<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>TRex: C:/Users/Roth/STM32CubeIDE/workspace_1.11.0/TRex/lib/hal/Drivers/STM32H7xx_HAL_Driver/Src/stm32h7xx_hal_rcc_ex.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="Dino.png"/></td>
  <td id="projectalign">
   <div id="projectname">TRex<span id="projectnumber">&#160;1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_e870e4dac26de7990352b1cb7547818f.html">hal</a></li><li class="navelem"><a class="el" href="dir_ae62e3357f614e3cf01ac4a474f749da.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_71989d2b58c1cfc074c8431853356cf8.html">STM32H7xx_HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_131dfcce1b254e5e8548c702521e4e82.html">Src</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">stm32h7xx_hal_rcc_ex.c</div></div>
</div><!--header-->
<div class="contents">
<a href="stm32h7xx__hal__rcc__ex_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment">/* Includes ------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#include &quot;<a class="code" href="stm32h7xx__hal_8h.html">stm32h7xx_hal.h</a>&quot;</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span> </div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="preprocessor">#ifdef HAL_RCC_MODULE_ENABLED</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span> </div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment">/* Private typedef -----------------------------------------------------------*/</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment">/* Private defines -----------------------------------------------------------*/</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="preprocessor">#define PLL2_TIMEOUT_VALUE         PLL_TIMEOUT_VALUE    </span><span class="comment">/* 2 ms */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="preprocessor">#define PLL3_TIMEOUT_VALUE         PLL_TIMEOUT_VALUE    </span><span class="comment">/* 2 ms */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span> </div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="preprocessor">#define DIVIDER_P_UPDATE          0U</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="preprocessor">#define DIVIDER_Q_UPDATE          1U</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="preprocessor">#define DIVIDER_R_UPDATE          2U</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment">/* Private macros ------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="comment">/* Private variables ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="comment">/* Private function prototypes -----------------------------------------------*/</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="keyword">static</span> <a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> RCCEx_PLL2_Config(<a class="code hl_struct" href="struct_r_c_c___p_l_l2_init_type_def.html">RCC_PLL2InitTypeDef</a> *pll2, uint32_t Divider);</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="keyword">static</span> <a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> RCCEx_PLL3_Config(<a class="code hl_struct" href="struct_r_c_c___p_l_l3_init_type_def.html">RCC_PLL3InitTypeDef</a> *pll3, uint32_t Divider);</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span> </div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment">/* Exported functions --------------------------------------------------------*/</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> <a class="code hl_function" href="group___r_c_c_ex___exported___functions___group1.html#ga0c0f61a1e2f47cc81bc43d83ba3e0d95">HAL_RCCEx_PeriphCLKConfig</a>(<a class="code hl_struct" href="struct_r_c_c___periph_c_l_k_init_type_def.html">RCC_PeriphCLKInitTypeDef</a>  *PeriphClkInit)</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>{</div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span>  uint32_t tmpreg;</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>  uint32_t tickstart;</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>  <a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> ret = <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;      <span class="comment">/* Intermediate status */</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>  <a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> status = <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;   <span class="comment">/* Final status */</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span> </div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>  <span class="comment">/*---------------------------- SPDIFRX configuration -------------------------------*/</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span> </div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>  <span class="keywordflow">if</span>(((PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a82dae3f6a5ae6c184bd1b95a88d41fc2">PeriphClockSelection</a>) &amp; <a class="code hl_define" href="group___r_c_c_ex___periph___clock___selection.html#gae696b64cfe8a0c2ba96030c427fa77d5">RCC_PERIPHCLK_SPDIFRX</a>) == <a class="code hl_define" href="group___r_c_c_ex___periph___clock___selection.html#gae696b64cfe8a0c2ba96030c427fa77d5">RCC_PERIPHCLK_SPDIFRX</a>)</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>  {</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span> </div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>    <span class="keywordflow">switch</span>(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a4d9395629c1c0acaab6e26d27bff767f">SpdifrxClockSelection</a>)</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>    {</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___s_p_d_i_f_r_x___clock___source.html#ga17e49b2294631b11bce86f698e359484">RCC_SPDIFRXCLKSOURCE_PLL</a>:      <span class="comment">/* PLL is used as clock source for SPDIFRX*/</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span>      <span class="comment">/* Enable PLL1Q Clock output generated form System PLL . */</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span>      <a class="code hl_define" href="group___r_c_c___exported___macros.html#ga3b91ed3c583825f511ad281054186fee">__HAL_RCC_PLLCLKOUT_ENABLE</a>(<a class="code hl_define" href="group___r_c_c___p_l_l___clock___output.html#ga17b76fed00a13293497b825af7863d99">RCC_PLL1_DIVQ</a>);</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span> </div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span>      <span class="comment">/* SPDIFRX clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span> </div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___s_p_d_i_f_r_x___clock___source.html#ga7d55b4b50c422af002ac3080469986a4">RCC_SPDIFRXCLKSOURCE_PLL2</a>: <span class="comment">/* PLL2 is used as clock source for SPDIFRX*/</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span> </div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>      ret = RCCEx_PLL2_Config(&amp;(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a5342634e61f15982b45ac98bc0754f31">PLL2</a>),DIVIDER_R_UPDATE);</div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span> </div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span>      <span class="comment">/* SPDIFRX clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span> </div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___s_p_d_i_f_r_x___clock___source.html#gacb3279fa03f70c59133e7c10da4f2ee8">RCC_SPDIFRXCLKSOURCE_PLL3</a>:  <span class="comment">/* PLL3 is used as clock source for SPDIFRX*/</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>      ret = RCCEx_PLL3_Config(&amp;(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a175a36b5867bccd31a4a066da476fd80">PLL3</a>),DIVIDER_R_UPDATE);</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span> </div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span>      <span class="comment">/* SPDIFRX clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span> </div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___s_p_d_i_f_r_x___clock___source.html#ga28acdd60100e01c45556d8a5903736c5">RCC_SPDIFRXCLKSOURCE_HSI</a>:</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span>      <span class="comment">/* Internal OSC clock is used as source of SPDIFRX clock*/</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span>      <span class="comment">/* SPDIFRX clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span> </div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span>      ret = <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span>    }</div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span> </div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span>    <span class="keywordflow">if</span>(ret == <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>)</div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>    {</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span>      <span class="comment">/* Set the source of SPDIFRX clock*/</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span>      <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#ga6cf17efbf8f472437732901308320283">__HAL_RCC_SPDIFRX_CONFIG</a>(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a4d9395629c1c0acaab6e26d27bff767f">SpdifrxClockSelection</a>);</div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span>    }</div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>    {</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span>      <span class="comment">/* set overall return value */</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span>      status = ret;</div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>    }</div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>  }</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span> </div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>  <span class="comment">/*---------------------------- SAI1 configuration -------------------------------*/</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>  <span class="keywordflow">if</span>(((PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a82dae3f6a5ae6c184bd1b95a88d41fc2">PeriphClockSelection</a>) &amp; <a class="code hl_define" href="group___r_c_c_ex___periph___clock___selection.html#ga9b5a57e48c326c3b477b8361f6f246b8">RCC_PERIPHCLK_SAI1</a>) == <a class="code hl_define" href="group___r_c_c_ex___periph___clock___selection.html#ga9b5a57e48c326c3b477b8361f6f246b8">RCC_PERIPHCLK_SAI1</a>)</div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>  {</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>    <span class="keywordflow">switch</span>(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a7123ff32cc22d9aef2ba9824d27c54ce">Sai1ClockSelection</a>)</div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span>    {</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___s_a_i1___clock___source.html#gae8340f1b05a35966d08c1e547663b3ec">RCC_SAI1CLKSOURCE_PLL</a>:      <span class="comment">/* PLL is used as clock source for SAI1*/</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>      <span class="comment">/* Enable SAI Clock output generated form System PLL . */</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>      <a class="code hl_define" href="group___r_c_c___exported___macros.html#ga3b91ed3c583825f511ad281054186fee">__HAL_RCC_PLLCLKOUT_ENABLE</a>(<a class="code hl_define" href="group___r_c_c___p_l_l___clock___output.html#ga17b76fed00a13293497b825af7863d99">RCC_PLL1_DIVQ</a>);</div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span> </div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>      <span class="comment">/* SAI1 clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span> </div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___s_a_i1___clock___source.html#ga1742f4cc98186bc395ad1a03f2dda0ce">RCC_SAI1CLKSOURCE_PLL2</a>: <span class="comment">/* PLL2 is used as clock source for SAI1*/</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span> </div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>      ret = RCCEx_PLL2_Config(&amp;(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a5342634e61f15982b45ac98bc0754f31">PLL2</a>),DIVIDER_P_UPDATE);</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span> </div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span>      <span class="comment">/* SAI1 clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span> </div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___s_a_i1___clock___source.html#gae30dc8fcfbd1d6a20dcd13e224909d85">RCC_SAI1CLKSOURCE_PLL3</a>:  <span class="comment">/* PLL3 is used as clock source for SAI1*/</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span>      ret = RCCEx_PLL3_Config(&amp;(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a175a36b5867bccd31a4a066da476fd80">PLL3</a>),DIVIDER_P_UPDATE);</div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span> </div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span>      <span class="comment">/* SAI1 clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span> </div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___s_a_i1___clock___source.html#ga29ce7333b6f1e3430d2ba46b58513ba9">RCC_SAI1CLKSOURCE_PIN</a>:</div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span>      <span class="comment">/* External clock is used as source of SAI1 clock*/</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>      <span class="comment">/* SAI1 clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span> </div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___s_a_i1___clock___source.html#ga11b4d76d667085634f428410fc425425">RCC_SAI1CLKSOURCE_CLKP</a>:</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>      <span class="comment">/* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span>      <span class="comment">/* SAI1 clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span> </div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>      ret = <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>    }</div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span> </div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span>    <span class="keywordflow">if</span>(ret == <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>)</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span>    {</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>      <span class="comment">/* Set the source of SAI1 clock*/</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span>      <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#ga0c98df7eb7d710df2bf05427a4a10bc7">__HAL_RCC_SAI1_CONFIG</a>(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a7123ff32cc22d9aef2ba9824d27c54ce">Sai1ClockSelection</a>);</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>    }</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span>    {</div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>      <span class="comment">/* set overall return value */</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span>      status = ret;</div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span>    }</div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span>  }</div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span> </div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="preprocessor">#if defined(SAI3)</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>  <span class="comment">/*---------------------------- SAI2/3 configuration -------------------------------*/</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>  <span class="keywordflow">if</span>(((PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a82dae3f6a5ae6c184bd1b95a88d41fc2">PeriphClockSelection</a>) &amp; RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span>  {</div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>    <span class="keywordflow">switch</span>(PeriphClkInit-&gt;Sai23ClockSelection)</div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span>    {</div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span>    <span class="keywordflow">case</span> RCC_SAI23CLKSOURCE_PLL:      <span class="comment">/* PLL is used as clock source for SAI2/3 */</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>      <span class="comment">/* Enable SAI Clock output generated form System PLL . */</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>      <a class="code hl_define" href="group___r_c_c___exported___macros.html#ga3b91ed3c583825f511ad281054186fee">__HAL_RCC_PLLCLKOUT_ENABLE</a>(<a class="code hl_define" href="group___r_c_c___p_l_l___clock___output.html#ga17b76fed00a13293497b825af7863d99">RCC_PLL1_DIVQ</a>);</div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span> </div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span>      <span class="comment">/* SAI2/3 clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span> </div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span>    <span class="keywordflow">case</span> RCC_SAI23CLKSOURCE_PLL2: <span class="comment">/* PLL2 is used as clock source for SAI2/3 */</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span> </div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span>      ret = RCCEx_PLL2_Config(&amp;(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a5342634e61f15982b45ac98bc0754f31">PLL2</a>),DIVIDER_P_UPDATE);</div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span> </div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span>      <span class="comment">/* SAI2/3 clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span> </div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span>    <span class="keywordflow">case</span> RCC_SAI23CLKSOURCE_PLL3:  <span class="comment">/* PLL3 is used as clock source for SAI2/3 */</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>      ret = RCCEx_PLL3_Config(&amp;(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a175a36b5867bccd31a4a066da476fd80">PLL3</a>),DIVIDER_P_UPDATE);</div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span> </div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>      <span class="comment">/* SAI2/3 clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span> </div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>    <span class="keywordflow">case</span> RCC_SAI23CLKSOURCE_PIN:</div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>      <span class="comment">/* External clock is used as source of SAI2/3 clock*/</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span>      <span class="comment">/* SAI2/3 clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span> </div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span>    <span class="keywordflow">case</span> RCC_SAI23CLKSOURCE_CLKP:</div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span>      <span class="comment">/* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span>      <span class="comment">/* SAI2/3 clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span> </div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span>      ret = <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>    }</div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span> </div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span>    <span class="keywordflow">if</span>(ret == <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>)</div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span>    {</div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span>      <span class="comment">/* Set the source of SAI2/3 clock*/</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>      __HAL_RCC_SAI23_CONFIG(PeriphClkInit-&gt;Sai23ClockSelection);</div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span>    }</div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span>    {</div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span>      <span class="comment">/* set overall return value */</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span>      status = ret;</div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span>    }</div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span>  }</div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span> </div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="preprocessor">#endif </span><span class="comment">/* SAI3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span> </div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="preprocessor">#if defined(RCC_CDCCIP1R_SAI2ASEL)</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span>  <span class="comment">/*---------------------------- SAI2A configuration -------------------------------*/</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span>  <span class="keywordflow">if</span>(((PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a82dae3f6a5ae6c184bd1b95a88d41fc2">PeriphClockSelection</a>) &amp; RCC_PERIPHCLK_SAI2A) == RCC_PERIPHCLK_SAI2A)</div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>  {</div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>    <span class="keywordflow">switch</span>(PeriphClkInit-&gt;Sai2AClockSelection)</div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span>    {</div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span>    <span class="keywordflow">case</span> RCC_SAI2ACLKSOURCE_PLL:      <span class="comment">/* PLL is used as clock source for SAI2A */</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span>      <span class="comment">/* Enable SAI2A Clock output generated form System PLL . */</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span>      <a class="code hl_define" href="group___r_c_c___exported___macros.html#ga3b91ed3c583825f511ad281054186fee">__HAL_RCC_PLLCLKOUT_ENABLE</a>(<a class="code hl_define" href="group___r_c_c___p_l_l___clock___output.html#ga17b76fed00a13293497b825af7863d99">RCC_PLL1_DIVQ</a>);</div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span> </div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span>      <span class="comment">/* SAI2A clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span> </div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span>    <span class="keywordflow">case</span> RCC_SAI2ACLKSOURCE_PLL2: <span class="comment">/* PLL2 is used as clock source for SAI2A */</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span> </div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span>      ret = RCCEx_PLL2_Config(&amp;(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a5342634e61f15982b45ac98bc0754f31">PLL2</a>),DIVIDER_P_UPDATE);</div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span> </div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span>      <span class="comment">/* SAI2A clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span> </div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span>    <span class="keywordflow">case</span> RCC_SAI2ACLKSOURCE_PLL3:  <span class="comment">/* PLL3 is used as clock source for SAI2A */</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span>      ret = RCCEx_PLL3_Config(&amp;(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a175a36b5867bccd31a4a066da476fd80">PLL3</a>),DIVIDER_P_UPDATE);</div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span> </div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span>      <span class="comment">/* SAI2A clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span> </div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span>    <span class="keywordflow">case</span> RCC_SAI2ACLKSOURCE_PIN:</div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span>      <span class="comment">/* External clock is used as source of SAI2A clock*/</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span>      <span class="comment">/* SAI2A clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span> </div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span>    <span class="keywordflow">case</span> RCC_SAI2ACLKSOURCE_CLKP:</div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span>      <span class="comment">/* HSI, HSE, or CSI oscillator is used as source of SAI2A clock */</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span>      <span class="comment">/* SAI2A clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span> </div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span>    <span class="keywordflow">case</span> RCC_SAI2ACLKSOURCE_SPDIF:</div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span>      <span class="comment">/* SPDIF clock is used as source of SAI2A clock */</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span>      <span class="comment">/* SAI2A clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span> </div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span>      ret = <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span>    }</div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span> </div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span>    <span class="keywordflow">if</span>(ret == <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>)</div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span>    {</div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span>      <span class="comment">/* Set the source of SAI2A clock*/</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span>      __HAL_RCC_SAI2A_CONFIG(PeriphClkInit-&gt;Sai2AClockSelection);</div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span>    }</div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span>    {</div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span>      <span class="comment">/* set overall return value */</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span>      status = ret;</div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span>    }</div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span>  }</div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="preprocessor">#endif  </span><span class="comment">/*SAI2A*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span> </div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span><span class="preprocessor">#if defined(RCC_CDCCIP1R_SAI2BSEL)</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span> </div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span>  <span class="comment">/*---------------------------- SAI2B configuration -------------------------------*/</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span>  <span class="keywordflow">if</span>(((PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a82dae3f6a5ae6c184bd1b95a88d41fc2">PeriphClockSelection</a>) &amp; RCC_PERIPHCLK_SAI2B) == RCC_PERIPHCLK_SAI2B)</div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span>  {</div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span>    <span class="keywordflow">switch</span>(PeriphClkInit-&gt;Sai2BClockSelection)</div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span>    {</div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span>    <span class="keywordflow">case</span> RCC_SAI2BCLKSOURCE_PLL:      <span class="comment">/* PLL is used as clock source for SAI2B */</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span>      <span class="comment">/* Enable SAI Clock output generated form System PLL . */</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span>      <a class="code hl_define" href="group___r_c_c___exported___macros.html#ga3b91ed3c583825f511ad281054186fee">__HAL_RCC_PLLCLKOUT_ENABLE</a>(<a class="code hl_define" href="group___r_c_c___p_l_l___clock___output.html#ga17b76fed00a13293497b825af7863d99">RCC_PLL1_DIVQ</a>);</div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span> </div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span>      <span class="comment">/* SAI2B clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span> </div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span>    <span class="keywordflow">case</span> RCC_SAI2BCLKSOURCE_PLL2: <span class="comment">/* PLL2 is used as clock source for SAI2B */</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span> </div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span>      ret = RCCEx_PLL2_Config(&amp;(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a5342634e61f15982b45ac98bc0754f31">PLL2</a>),DIVIDER_P_UPDATE);</div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span> </div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span>      <span class="comment">/* SAI2B clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span> </div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span>    <span class="keywordflow">case</span> RCC_SAI2BCLKSOURCE_PLL3:  <span class="comment">/* PLL3 is used as clock source for SAI2B */</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span>      ret = RCCEx_PLL3_Config(&amp;(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a175a36b5867bccd31a4a066da476fd80">PLL3</a>),DIVIDER_P_UPDATE);</div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span> </div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span>      <span class="comment">/* SAI2B clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span> </div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span>    <span class="keywordflow">case</span> RCC_SAI2BCLKSOURCE_PIN:</div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span>      <span class="comment">/* External clock is used as source of SAI2B clock*/</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span>      <span class="comment">/* SAI2B clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span> </div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span>    <span class="keywordflow">case</span> RCC_SAI2BCLKSOURCE_CLKP:</div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span>      <span class="comment">/* HSI, HSE, or CSI oscillator is used as source of SAI2B clock */</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span>      <span class="comment">/* SAI2B clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span> </div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span>    <span class="keywordflow">case</span> RCC_SAI2BCLKSOURCE_SPDIF:</div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span>      <span class="comment">/* SPDIF clock is used as source of SAI2B clock */</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span>      <span class="comment">/* SAI2B clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span> </div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span>      ret = <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span>    }</div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span> </div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span>    <span class="keywordflow">if</span>(ret == <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>)</div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span>    {</div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span>      <span class="comment">/* Set the source of SAI2B clock*/</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span>      __HAL_RCC_SAI2B_CONFIG(PeriphClkInit-&gt;Sai2BClockSelection);</div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span>    }</div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span>    {</div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span>      <span class="comment">/* set overall return value */</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span>      status = ret;</div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span>    }</div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span>  }</div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span><span class="preprocessor">#endif  </span><span class="comment">/*SAI2B*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span> </div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span><span class="preprocessor">#if defined(SAI4)</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span>  <span class="comment">/*---------------------------- SAI4A configuration -------------------------------*/</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span>  <span class="keywordflow">if</span>(((PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a82dae3f6a5ae6c184bd1b95a88d41fc2">PeriphClockSelection</a>) &amp; RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)</div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span>  {</div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span>    <span class="keywordflow">switch</span>(PeriphClkInit-&gt;Sai4AClockSelection)</div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span>    {</div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span>    <span class="keywordflow">case</span> RCC_SAI4ACLKSOURCE_PLL:      <span class="comment">/* PLL is used as clock source for SAI2*/</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span>      <span class="comment">/* Enable SAI Clock output generated form System PLL . */</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span>      <a class="code hl_define" href="group___r_c_c___exported___macros.html#ga3b91ed3c583825f511ad281054186fee">__HAL_RCC_PLLCLKOUT_ENABLE</a>(<a class="code hl_define" href="group___r_c_c___p_l_l___clock___output.html#ga17b76fed00a13293497b825af7863d99">RCC_PLL1_DIVQ</a>);</div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span> </div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span>      <span class="comment">/* SAI1 clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span> </div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span>    <span class="keywordflow">case</span> RCC_SAI4ACLKSOURCE_PLL2: <span class="comment">/* PLL2 is used as clock source for SAI2*/</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span> </div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span>      ret = RCCEx_PLL2_Config(&amp;(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a5342634e61f15982b45ac98bc0754f31">PLL2</a>),DIVIDER_P_UPDATE);</div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span> </div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span>      <span class="comment">/* SAI2 clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span> </div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span>    <span class="keywordflow">case</span> RCC_SAI4ACLKSOURCE_PLL3:  <span class="comment">/* PLL3 is used as clock source for SAI2*/</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span>      ret = RCCEx_PLL3_Config(&amp;(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a175a36b5867bccd31a4a066da476fd80">PLL3</a>),DIVIDER_P_UPDATE);</div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span> </div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span>      <span class="comment">/* SAI1 clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span> </div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span>    <span class="keywordflow">case</span> RCC_SAI4ACLKSOURCE_PIN:</div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span>      <span class="comment">/* External clock is used as source of SAI2 clock*/</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span>      <span class="comment">/* SAI2 clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span> </div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span>    <span class="keywordflow">case</span> RCC_SAI4ACLKSOURCE_CLKP:</div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span>      <span class="comment">/* HSI, HSE, or CSI oscillator is used as source of SAI2 clock */</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span>      <span class="comment">/* SAI1 clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span> </div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span><span class="preprocessor">#if defined(RCC_VER_3_0)</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span>    <span class="keywordflow">case</span> RCC_SAI4ACLKSOURCE_SPDIF:</div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span>      <span class="comment">/* SPDIF clock is used as source of SAI4A clock */</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span>      <span class="comment">/* SAI4A clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_VER_3_0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span> </div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span>      ret = <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span>    }</div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span> </div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span>    <span class="keywordflow">if</span>(ret == <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>)</div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span>    {</div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span>      <span class="comment">/* Set the source of SAI4A clock*/</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span>      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit-&gt;Sai4AClockSelection);</div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span>    }</div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span>    {</div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span>      <span class="comment">/* set overall return value */</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span>      status = ret;</div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span>    }</div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span>  }</div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span>  <span class="comment">/*---------------------------- SAI4B configuration -------------------------------*/</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span>  <span class="keywordflow">if</span>(((PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a82dae3f6a5ae6c184bd1b95a88d41fc2">PeriphClockSelection</a>) &amp; RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)</div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span>  {</div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span>    <span class="keywordflow">switch</span>(PeriphClkInit-&gt;Sai4BClockSelection)</div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span>    {</div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span>    <span class="keywordflow">case</span> RCC_SAI4BCLKSOURCE_PLL:      <span class="comment">/* PLL is used as clock source for SAI2*/</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span>      <span class="comment">/* Enable SAI Clock output generated form System PLL . */</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span>      <a class="code hl_define" href="group___r_c_c___exported___macros.html#ga3b91ed3c583825f511ad281054186fee">__HAL_RCC_PLLCLKOUT_ENABLE</a>(<a class="code hl_define" href="group___r_c_c___p_l_l___clock___output.html#ga17b76fed00a13293497b825af7863d99">RCC_PLL1_DIVQ</a>);</div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span> </div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span>      <span class="comment">/* SAI1 clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span> </div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span>    <span class="keywordflow">case</span> RCC_SAI4BCLKSOURCE_PLL2: <span class="comment">/* PLL2 is used as clock source for SAI2*/</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span> </div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span>      ret = RCCEx_PLL2_Config(&amp;(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a5342634e61f15982b45ac98bc0754f31">PLL2</a>),DIVIDER_P_UPDATE);</div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span> </div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span>      <span class="comment">/* SAI2 clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span> </div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span>    <span class="keywordflow">case</span> RCC_SAI4BCLKSOURCE_PLL3:  <span class="comment">/* PLL3 is used as clock source for SAI2*/</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span>      ret = RCCEx_PLL3_Config(&amp;(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a175a36b5867bccd31a4a066da476fd80">PLL3</a>), DIVIDER_P_UPDATE);</div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span> </div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span>      <span class="comment">/* SAI1 clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span> </div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span>    <span class="keywordflow">case</span> RCC_SAI4BCLKSOURCE_PIN:</div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span>      <span class="comment">/* External clock is used as source of SAI2 clock*/</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span>      <span class="comment">/* SAI2 clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span> </div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span>    <span class="keywordflow">case</span> RCC_SAI4BCLKSOURCE_CLKP:</div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span>      <span class="comment">/* HSI, HSE, or CSI oscillator is used as source of SAI2 clock */</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span>      <span class="comment">/* SAI1 clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span> </div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span><span class="preprocessor">#if defined(RCC_VER_3_0)</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span>    <span class="keywordflow">case</span> RCC_SAI4BCLKSOURCE_SPDIF:</div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span>      <span class="comment">/* SPDIF clock is used as source of SAI4B clock */</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span>      <span class="comment">/* SAI4B clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_VER_3_0 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span> </div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span>      ret = <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span>    }</div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span> </div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span>    <span class="keywordflow">if</span>(ret == <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>)</div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span>    {</div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span>      <span class="comment">/* Set the source of SAI4B clock*/</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span>      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit-&gt;Sai4BClockSelection);</div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span>    }</div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span>    {</div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span>      <span class="comment">/* set overall return value */</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span>      status = ret;</div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span>    }</div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span>  }</div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span><span class="preprocessor">#endif  </span><span class="comment">/*SAI4*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span> </div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span><span class="preprocessor">#if defined(QUADSPI)</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span>  <span class="comment">/*---------------------------- QSPI configuration -------------------------------*/</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span>  <span class="keywordflow">if</span>(((PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a82dae3f6a5ae6c184bd1b95a88d41fc2">PeriphClockSelection</a>) &amp; RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)</div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span>  {</div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span>    <span class="keywordflow">switch</span>(PeriphClkInit-&gt;QspiClockSelection)</div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span>    {</div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span>    <span class="keywordflow">case</span> RCC_QSPICLKSOURCE_PLL:      <span class="comment">/* PLL is used as clock source for QSPI*/</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span>      <span class="comment">/* Enable QSPI Clock output generated form System PLL . */</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span>      <a class="code hl_define" href="group___r_c_c___exported___macros.html#ga3b91ed3c583825f511ad281054186fee">__HAL_RCC_PLLCLKOUT_ENABLE</a>(<a class="code hl_define" href="group___r_c_c___p_l_l___clock___output.html#ga17b76fed00a13293497b825af7863d99">RCC_PLL1_DIVQ</a>);</div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span> </div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span>      <span class="comment">/* QSPI clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span> </div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span>    <span class="keywordflow">case</span> RCC_QSPICLKSOURCE_PLL2: <span class="comment">/* PLL2 is used as clock source for QSPI*/</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span> </div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span>      ret = RCCEx_PLL2_Config(&amp;(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a5342634e61f15982b45ac98bc0754f31">PLL2</a>),DIVIDER_R_UPDATE);</div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span> </div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span>      <span class="comment">/* QSPI clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span> </div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span> </div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span>    <span class="keywordflow">case</span> RCC_QSPICLKSOURCE_CLKP:</div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span>      <span class="comment">/* HSI, HSE, or CSI oscillator is used as source of QSPI clock */</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span>      <span class="comment">/* QSPI clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span> </div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span>    <span class="keywordflow">case</span> RCC_QSPICLKSOURCE_D1HCLK:</div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span>      <span class="comment">/* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span> </div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span>      ret = <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span>    }</div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span> </div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span>    <span class="keywordflow">if</span>(ret == <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>)</div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span>    {</div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span>      <span class="comment">/* Set the source of QSPI clock*/</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span>      __HAL_RCC_QSPI_CONFIG(PeriphClkInit-&gt;QspiClockSelection);</div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span>    }</div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span>    {</div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span>      <span class="comment">/* set overall return value */</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span>      status = ret;</div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span>    }</div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span>  }</div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span><span class="preprocessor">#endif  </span><span class="comment">/*QUADSPI*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span> </div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span><span class="preprocessor">#if defined(OCTOSPI1) || defined(OCTOSPI2)</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span>  <span class="comment">/*---------------------------- OCTOSPI configuration -------------------------------*/</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span>  <span class="keywordflow">if</span>(((PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a82dae3f6a5ae6c184bd1b95a88d41fc2">PeriphClockSelection</a>) &amp; RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)</div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span>  {</div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span>    <span class="keywordflow">switch</span>(PeriphClkInit-&gt;OspiClockSelection)</div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span>    {</div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span>    <span class="keywordflow">case</span> RCC_OSPICLKSOURCE_PLL:      <span class="comment">/* PLL is used as clock source for OSPI*/</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span>      <span class="comment">/* Enable OSPI Clock output generated form System PLL . */</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span>      <a class="code hl_define" href="group___r_c_c___exported___macros.html#ga3b91ed3c583825f511ad281054186fee">__HAL_RCC_PLLCLKOUT_ENABLE</a>(<a class="code hl_define" href="group___r_c_c___p_l_l___clock___output.html#ga17b76fed00a13293497b825af7863d99">RCC_PLL1_DIVQ</a>);</div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span> </div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span>      <span class="comment">/* OSPI clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span> </div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span>    <span class="keywordflow">case</span> RCC_OSPICLKSOURCE_PLL2: <span class="comment">/* PLL2 is used as clock source for OSPI*/</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span> </div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span>      ret = RCCEx_PLL2_Config(&amp;(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a5342634e61f15982b45ac98bc0754f31">PLL2</a>),DIVIDER_R_UPDATE);</div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span> </div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span>      <span class="comment">/* OSPI clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span> </div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span> </div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span>    <span class="keywordflow">case</span> RCC_OSPICLKSOURCE_CLKP:</div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span>      <span class="comment">/* HSI, HSE, or CSI oscillator is used as source of OSPI clock */</span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span>      <span class="comment">/* OSPI clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span> </div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span>    <span class="keywordflow">case</span> RCC_OSPICLKSOURCE_HCLK:</div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span>      <span class="comment">/* HCLK clock selected as OSPI kernel peripheral clock */</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span> </div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span>      ret = <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span>    }</div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span> </div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span>    <span class="keywordflow">if</span>(ret == <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>)</div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span>    {</div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span>      <span class="comment">/* Set the source of OSPI clock*/</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span>      __HAL_RCC_OSPI_CONFIG(PeriphClkInit-&gt;OspiClockSelection);</div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span>    }</div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span>    {</div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span>      <span class="comment">/* set overall return value */</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span>      status = ret;</div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span>    }</div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span>  }</div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span><span class="preprocessor">#endif  </span><span class="comment">/*OCTOSPI*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span> </div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span>  <span class="comment">/*---------------------------- SPI1/2/3 configuration -------------------------------*/</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span>  <span class="keywordflow">if</span>(((PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a82dae3f6a5ae6c184bd1b95a88d41fc2">PeriphClockSelection</a>) &amp; <a class="code hl_define" href="group___r_c_c_ex___periph___clock___selection.html#gaf8c4aab56fe7efe14ef559cb6625daa3">RCC_PERIPHCLK_SPI123</a>) == <a class="code hl_define" href="group___r_c_c_ex___periph___clock___selection.html#gaf8c4aab56fe7efe14ef559cb6625daa3">RCC_PERIPHCLK_SPI123</a>)</div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span>  {</div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span>    <span class="keywordflow">switch</span>(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a75f3b81f202c54a91c968759db0ecf6e">Spi123ClockSelection</a>)</div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span>    {</div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___s_p_i123___clock___source.html#gae3bfafad4e86b1af48ed38cdd697e5c9">RCC_SPI123CLKSOURCE_PLL</a>:      <span class="comment">/* PLL is used as clock source for SPI1/2/3 */</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span>      <span class="comment">/* Enable SPI Clock output generated form System PLL . */</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span>      <a class="code hl_define" href="group___r_c_c___exported___macros.html#ga3b91ed3c583825f511ad281054186fee">__HAL_RCC_PLLCLKOUT_ENABLE</a>(<a class="code hl_define" href="group___r_c_c___p_l_l___clock___output.html#ga17b76fed00a13293497b825af7863d99">RCC_PLL1_DIVQ</a>);</div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span> </div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span>      <span class="comment">/* SPI1/2/3 clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span> </div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___s_p_i123___clock___source.html#gaf60b7d0ea15db9a37238dc94ab87f184">RCC_SPI123CLKSOURCE_PLL2</a>: <span class="comment">/* PLL2 is used as clock source for SPI1/2/3 */</span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span>      ret = RCCEx_PLL2_Config(&amp;(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a5342634e61f15982b45ac98bc0754f31">PLL2</a>),DIVIDER_P_UPDATE);</div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span> </div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span>      <span class="comment">/* SPI1/2/3 clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span> </div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___s_p_i123___clock___source.html#gacbadc35126113cb8f1b53c6cc30e58ee">RCC_SPI123CLKSOURCE_PLL3</a>:  <span class="comment">/* PLL3 is used as clock source for SPI1/2/3 */</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span>      ret = RCCEx_PLL3_Config(&amp;(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a175a36b5867bccd31a4a066da476fd80">PLL3</a>),DIVIDER_P_UPDATE);</div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span> </div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span>      <span class="comment">/* SPI1/2/3 clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span> </div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___s_p_i123___clock___source.html#ga0982b4a41a154d3e258fa248223d9747">RCC_SPI123CLKSOURCE_PIN</a>:</div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span>      <span class="comment">/* External clock is used as source of SPI1/2/3 clock*/</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span>      <span class="comment">/* SPI1/2/3 clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span> </div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___s_p_i123___clock___source.html#ga9eef1a3aa0b1e399cbee0a25402aff88">RCC_SPI123CLKSOURCE_CLKP</a>:</div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span>      <span class="comment">/* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */</span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span>      <span class="comment">/* SPI1/2/3 clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span> </div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span>      ret = <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span>    }</div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span> </div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span>    <span class="keywordflow">if</span>(ret == <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>)</div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span>    {</div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span>      <span class="comment">/* Set the source of SPI1/2/3 clock*/</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span>      <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#ga8da215b69bc3712d5bb359c66198d374">__HAL_RCC_SPI123_CONFIG</a>(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a75f3b81f202c54a91c968759db0ecf6e">Spi123ClockSelection</a>);</div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span>    }</div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span>    {</div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span>      <span class="comment">/* set overall return value */</span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span>      status = ret;</div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span>    }</div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span>  }</div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span> </div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span>  <span class="comment">/*---------------------------- SPI4/5 configuration -------------------------------*/</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span>  <span class="keywordflow">if</span>(((PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a82dae3f6a5ae6c184bd1b95a88d41fc2">PeriphClockSelection</a>) &amp; <a class="code hl_define" href="group___r_c_c_ex___periph___clock___selection.html#ga7bfb4c81ab8d98c5dc871f7f0b0a6a23">RCC_PERIPHCLK_SPI45</a>) == <a class="code hl_define" href="group___r_c_c_ex___periph___clock___selection.html#ga7bfb4c81ab8d98c5dc871f7f0b0a6a23">RCC_PERIPHCLK_SPI45</a>)</div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span>  {</div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span>    <span class="keywordflow">switch</span>(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#abed3ec857e0ee216ac90a3287741035a">Spi45ClockSelection</a>)</div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span>    {</div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___s_p_i45___clock___source.html#ga1a8e3c42cf77b5cfe95a410ba39f98dc">RCC_SPI45CLKSOURCE_PCLK1</a>:      <span class="comment">/* CD/D2 PCLK1 as clock source for SPI4/5 */</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span>      <span class="comment">/* SPI4/5 clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span> </div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___s_p_i45___clock___source.html#ga684ce82d9175bd83580dfa9d317f752a">RCC_SPI45CLKSOURCE_PLL2</a>: <span class="comment">/* PLL2 is used as clock source for SPI4/5 */</span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span> </div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span>      ret = RCCEx_PLL2_Config(&amp;(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a5342634e61f15982b45ac98bc0754f31">PLL2</a>),DIVIDER_Q_UPDATE);</div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span> </div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span>      <span class="comment">/* SPI4/5 clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___s_p_i45___clock___source.html#gaba0a58197b2c104dcf5ff0bc2006f387">RCC_SPI45CLKSOURCE_PLL3</a>:  <span class="comment">/* PLL3 is used as clock source for SPI4/5 */</span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span>      ret = RCCEx_PLL3_Config(&amp;(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a175a36b5867bccd31a4a066da476fd80">PLL3</a>),DIVIDER_Q_UPDATE);</div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span>      <span class="comment">/* SPI4/5 clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span> </div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___s_p_i45___clock___source.html#gaf093d7e6a5c99e1b2d1dd5243dc2572c">RCC_SPI45CLKSOURCE_HSI</a>:</div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span>      <span class="comment">/* HSI oscillator clock is used as source of SPI4/5 clock*/</span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span>      <span class="comment">/* SPI4/5 clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span> </div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___s_p_i45___clock___source.html#gaf4b1d99f669f1640d24e9eaa278c0adb">RCC_SPI45CLKSOURCE_CSI</a>:</div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span>      <span class="comment">/*  CSI oscillator clock is used as source of SPI4/5 clock */</span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span>      <span class="comment">/* SPI4/5 clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span> </div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___s_p_i45___clock___source.html#ga7e1c696dcae79089756372b5453d11f2">RCC_SPI45CLKSOURCE_HSE</a>:</div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span>      <span class="comment">/* HSE,  oscillator is used as source of SPI4/5 clock */</span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span>      <span class="comment">/* SPI4/5 clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span> </div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span>      ret = <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span>    }</div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span> </div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span>    <span class="keywordflow">if</span>(ret == <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>)</div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span>    {</div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span>      <span class="comment">/* Set the source of SPI4/5 clock*/</span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span>      <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#gaecfe51f0d81f0130e1a5a06408320b72">__HAL_RCC_SPI45_CONFIG</a>(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#abed3ec857e0ee216ac90a3287741035a">Spi45ClockSelection</a>);</div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span>    }</div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span>    {</div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span>      <span class="comment">/* set overall return value */</span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span>      status = ret;</div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span>    }</div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span>  }</div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span> </div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span>  <span class="comment">/*---------------------------- SPI6 configuration -------------------------------*/</span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span>  <span class="keywordflow">if</span>(((PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a82dae3f6a5ae6c184bd1b95a88d41fc2">PeriphClockSelection</a>) &amp; <a class="code hl_define" href="group___r_c_c_ex___periph___clock___selection.html#gaa9c7d698e69f5a590a9e6a2153859b0c">RCC_PERIPHCLK_SPI6</a>) == <a class="code hl_define" href="group___r_c_c_ex___periph___clock___selection.html#gaa9c7d698e69f5a590a9e6a2153859b0c">RCC_PERIPHCLK_SPI6</a>)</div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span>  {</div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span>    <span class="keywordflow">switch</span>(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#ae25171683fc9359e790357e8d49fd1b8">Spi6ClockSelection</a>)</div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span>    {</div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___s_p_i6___clock___source.html#gaaa20d4dd0e235b8bc8a5821c3de090e4">RCC_SPI6CLKSOURCE_PCLK4</a>:      <span class="comment">/* SRD/D3 PCLK1 (PCLK4) as clock source for SPI6*/</span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span>      <span class="comment">/* SPI6 clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span> </div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___s_p_i6___clock___source.html#ga94283b1603f36abfb1280636d56bdb1d">RCC_SPI6CLKSOURCE_PLL2</a>: <span class="comment">/* PLL2 is used as clock source for SPI6*/</span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span> </div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span>      ret = RCCEx_PLL2_Config(&amp;(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a5342634e61f15982b45ac98bc0754f31">PLL2</a>),DIVIDER_Q_UPDATE);</div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span> </div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span>      <span class="comment">/* SPI6 clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___s_p_i6___clock___source.html#ga45e773e678525438afb65511204e138b">RCC_SPI6CLKSOURCE_PLL3</a>:  <span class="comment">/* PLL3 is used as clock source for SPI6*/</span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span>      ret = RCCEx_PLL3_Config(&amp;(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a175a36b5867bccd31a4a066da476fd80">PLL3</a>),DIVIDER_Q_UPDATE);</div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span>      <span class="comment">/* SPI6 clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span> </div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___s_p_i6___clock___source.html#gad5f6da243f5ea158b13d4b271cba58e3">RCC_SPI6CLKSOURCE_HSI</a>:</div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span>      <span class="comment">/* HSI oscillator clock is used as source of SPI6 clock*/</span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span>      <span class="comment">/* SPI6 clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span> </div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___s_p_i6___clock___source.html#ga4ce32f7d2f56ac96d6809f18761f16eb">RCC_SPI6CLKSOURCE_CSI</a>:</div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span>      <span class="comment">/*  CSI oscillator clock is used as source of SPI6 clock */</span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span>      <span class="comment">/* SPI6 clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span> </div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___s_p_i6___clock___source.html#ga4b4a6f2025575d875f99c8277f8d918d">RCC_SPI6CLKSOURCE_HSE</a>:</div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span>      <span class="comment">/* HSE,  oscillator is used as source of SPI6 clock */</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span>      <span class="comment">/* SPI6 clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span><span class="preprocessor">#if defined(RCC_SPI6CLKSOURCE_PIN)</span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___s_p_i6___clock___source.html#ga0817fa9a51cc40c402b007dbd28f9716">RCC_SPI6CLKSOURCE_PIN</a>:</div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span>      <span class="comment">/* 2S_CKIN is used as source of SPI6 clock */</span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span>      <span class="comment">/* SPI6 clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span> </div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span>      ret = <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span>    }</div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span> </div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span>    <span class="keywordflow">if</span>(ret == <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>)</div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span>    {</div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span>      <span class="comment">/* Set the source of SPI6 clock*/</span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span>      <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#ga1170019b0ed2e1301d2284c2af149f33">__HAL_RCC_SPI6_CONFIG</a>(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#ae25171683fc9359e790357e8d49fd1b8">Spi6ClockSelection</a>);</div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span>    }</div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span>    {</div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span>      <span class="comment">/* set overall return value */</span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span>      status = ret;</div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span>    }</div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span>  }</div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span> </div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span><span class="preprocessor">#if defined(DSI)</span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span>  <span class="comment">/*---------------------------- DSI configuration -------------------------------*/</span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span>  <span class="keywordflow">if</span>(((PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a82dae3f6a5ae6c184bd1b95a88d41fc2">PeriphClockSelection</a>) &amp; <a class="code hl_define" href="group___r_c_c_ex___periph___clock___selection.html#gaedf8160ad5c145e88f671d092f1f32cd">RCC_PERIPHCLK_DSI</a>) == <a class="code hl_define" href="group___r_c_c_ex___periph___clock___selection.html#gaedf8160ad5c145e88f671d092f1f32cd">RCC_PERIPHCLK_DSI</a>)</div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span>  {</div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span>    <span class="keywordflow">switch</span>(PeriphClkInit-&gt;DsiClockSelection)</div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span>    {</div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span> </div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span>    <span class="keywordflow">case</span> RCC_DSICLKSOURCE_PLL2: <span class="comment">/* PLL2 is used as clock source for DSI*/</span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span> </div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span>      ret = RCCEx_PLL2_Config(&amp;(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a5342634e61f15982b45ac98bc0754f31">PLL2</a>),DIVIDER_Q_UPDATE);</div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span> </div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span>      <span class="comment">/* DSI clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span> </div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span>    <span class="keywordflow">case</span> RCC_DSICLKSOURCE_PHY:</div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span>      <span class="comment">/* PHY is used as clock source for DSI*/</span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span>      <span class="comment">/* DSI clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span> </div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span>      ret = <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span>    }</div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span> </div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span>    <span class="keywordflow">if</span>(ret == <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>)</div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span>    {</div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span>      <span class="comment">/* Set the source of DSI clock*/</span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span>      __HAL_RCC_DSI_CONFIG(PeriphClkInit-&gt;DsiClockSelection);</div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span>    }</div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span>    {</div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span>      <span class="comment">/* set overall return value */</span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span>      status = ret;</div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span>    }</div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span>  }</div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span><span class="preprocessor">#endif </span><span class="comment">/*DSI*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span> </div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span><span class="preprocessor">#if defined(FDCAN1) || defined(FDCAN2)</span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span>  <span class="comment">/*---------------------------- FDCAN configuration -------------------------------*/</span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span>  <span class="keywordflow">if</span>(((PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a82dae3f6a5ae6c184bd1b95a88d41fc2">PeriphClockSelection</a>) &amp; <a class="code hl_define" href="group___r_c_c_ex___periph___clock___selection.html#gaf3b7c71407e825f89f9c0b0ac1bf20fc">RCC_PERIPHCLK_FDCAN</a>) == <a class="code hl_define" href="group___r_c_c_ex___periph___clock___selection.html#gaf3b7c71407e825f89f9c0b0ac1bf20fc">RCC_PERIPHCLK_FDCAN</a>)</div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span>  {</div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span>    <span class="keywordflow">switch</span>(PeriphClkInit-&gt;FdcanClockSelection)</div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span>    {</div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span>    <span class="keywordflow">case</span> RCC_FDCANCLKSOURCE_PLL:      <span class="comment">/* PLL is used as clock source for FDCAN*/</span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span>      <span class="comment">/* Enable FDCAN Clock output generated form System PLL . */</span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span>      <a class="code hl_define" href="group___r_c_c___exported___macros.html#ga3b91ed3c583825f511ad281054186fee">__HAL_RCC_PLLCLKOUT_ENABLE</a>(<a class="code hl_define" href="group___r_c_c___p_l_l___clock___output.html#ga17b76fed00a13293497b825af7863d99">RCC_PLL1_DIVQ</a>);</div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span> </div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span>      <span class="comment">/* FDCAN clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span> </div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span>    <span class="keywordflow">case</span> RCC_FDCANCLKSOURCE_PLL2: <span class="comment">/* PLL2 is used as clock source for FDCAN*/</span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span> </div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span>      ret = RCCEx_PLL2_Config(&amp;(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a5342634e61f15982b45ac98bc0754f31">PLL2</a>),DIVIDER_Q_UPDATE);</div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span> </div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span>      <span class="comment">/* FDCAN clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span> </div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span>    <span class="keywordflow">case</span> RCC_FDCANCLKSOURCE_HSE:</div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span>      <span class="comment">/* HSE is used as clock source for FDCAN*/</span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span>      <span class="comment">/* FDCAN clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span> </div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span>      ret = <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span>    }</div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span> </div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span>    <span class="keywordflow">if</span>(ret == <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>)</div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span>    {</div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span>      <span class="comment">/* Set the source of FDCAN clock*/</span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span>      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit-&gt;FdcanClockSelection);</div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span>    }</div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span>    {</div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span>      <span class="comment">/* set overall return value */</span></div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span>      status = ret;</div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span>    }</div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span>  }</div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span><span class="preprocessor">#endif </span><span class="comment">/*FDCAN1 || FDCAN2*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span> </div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span>  <span class="comment">/*---------------------------- FMC configuration -------------------------------*/</span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span>  <span class="keywordflow">if</span>(((PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a82dae3f6a5ae6c184bd1b95a88d41fc2">PeriphClockSelection</a>) &amp; <a class="code hl_define" href="group___r_c_c_ex___periph___clock___selection.html#gab42d62d34c68d96f93e4cbb9a0b03af5">RCC_PERIPHCLK_FMC</a>) == <a class="code hl_define" href="group___r_c_c_ex___periph___clock___selection.html#gab42d62d34c68d96f93e4cbb9a0b03af5">RCC_PERIPHCLK_FMC</a>)</div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span>  {</div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span>    <span class="keywordflow">switch</span>(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#add8b46eef0569a1b9af4af413da0b634">FmcClockSelection</a>)</div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span>    {</div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___f_m_c___clock___source.html#ga26391adaa79f6b0b9c1c19b7695a1e7a">RCC_FMCCLKSOURCE_PLL</a>:      <span class="comment">/* PLL is used as clock source for FMC*/</span></div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span>      <span class="comment">/* Enable FMC Clock output generated form System PLL . */</span></div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span>      <a class="code hl_define" href="group___r_c_c___exported___macros.html#ga3b91ed3c583825f511ad281054186fee">__HAL_RCC_PLLCLKOUT_ENABLE</a>(<a class="code hl_define" href="group___r_c_c___p_l_l___clock___output.html#ga17b76fed00a13293497b825af7863d99">RCC_PLL1_DIVQ</a>);</div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span> </div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span>      <span class="comment">/* FMC clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span> </div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___f_m_c___clock___source.html#ga5e5fd7651f33d60b2e5b35304cc961aa">RCC_FMCCLKSOURCE_PLL2</a>: <span class="comment">/* PLL2 is used as clock source for FMC*/</span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span> </div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span>      ret = RCCEx_PLL2_Config(&amp;(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a5342634e61f15982b45ac98bc0754f31">PLL2</a>),DIVIDER_R_UPDATE);</div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span> </div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span>      <span class="comment">/* FMC clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno">  863</span> </div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span> </div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___f_m_c___clock___source.html#ga972dfd4c24f32884f3c076e59f76f813">RCC_FMCCLKSOURCE_CLKP</a>:</div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span>      <span class="comment">/* HSI, HSE, or CSI oscillator is used as source of FMC clock */</span></div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span>      <span class="comment">/* FMC clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span> </div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___f_m_c___clock___source.html#ga085b4b556406e730d282dce7f1c52d2d">RCC_FMCCLKSOURCE_HCLK</a>:</div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span>      <span class="comment">/* D1/CD HCLK  clock selected as FMC kernel peripheral clock */</span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span> </div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span>      ret = <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span>    }</div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span> </div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span>    <span class="keywordflow">if</span>(ret == <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>)</div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span>    {</div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span>      <span class="comment">/* Set the source of FMC clock*/</span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span>      <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#ga18a22f0e5f811ba9fee8bb2906dfa60b">__HAL_RCC_FMC_CONFIG</a>(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#add8b46eef0569a1b9af4af413da0b634">FmcClockSelection</a>);</div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span>    }</div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span>    {</div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span>      <span class="comment">/* set overall return value */</span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno">  887</span>      status = ret;</div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span>    }</div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span>  }</div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span> </div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span>  <span class="comment">/*---------------------------- RTC configuration -------------------------------*/</span></div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span>  <span class="keywordflow">if</span>(((PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a82dae3f6a5ae6c184bd1b95a88d41fc2">PeriphClockSelection</a>) &amp; <a class="code hl_define" href="group___r_c_c_ex___periph___clock___selection.html#gaede03aaafb5319bb39767bf50182406f">RCC_PERIPHCLK_RTC</a>) == <a class="code hl_define" href="group___r_c_c_ex___periph___clock___selection.html#gaede03aaafb5319bb39767bf50182406f">RCC_PERIPHCLK_RTC</a>)</div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span>  {</div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span>    <span class="comment">/* check for RTC Parameters used to output RTCCLK */</span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span>    <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___i_s___r_c_c___definitions.html#gad15919da708f31ad296809804307df1d">IS_RCC_RTCCLKSOURCE</a>(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a831cc6023077b77683871743290aa720">RTCClockSelection</a>));</div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span> </div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span>    <span class="comment">/* Enable write access to Backup domain */</span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span>    <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR1, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga09950f76d292eb9d01f72dd825082f1b">PWR_CR1_DBP</a>);</div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span> </div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span>    <span class="comment">/* Wait for Backup domain Write protection disable */</span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span>    tickstart = <a class="code hl_function" href="group___h_a_l.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a>();</div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span> </div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span>    <span class="keywordflow">while</span>((<a class="code hl_define" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a>-&gt;CR1 &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga09950f76d292eb9d01f72dd825082f1b">PWR_CR1_DBP</a>) == 0U)</div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span>    {</div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span>      <span class="keywordflow">if</span>((<a class="code hl_function" href="group___h_a_l.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a>() - tickstart) &gt; <a class="code hl_define" href="group___r_c_c___private___constants.html#gae578b5efd6bd38193ab426ce65cb77b1">RCC_DBP_TIMEOUT_VALUE</a>)</div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span>      {</div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span>        ret = <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5">HAL_TIMEOUT</a>;</div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span>        <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span>      }</div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span>    }</div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span> </div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span>    <span class="keywordflow">if</span>(ret == <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>)</div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span>    {</div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span>      <span class="comment">/* Reset the Backup domain only if the RTC Clock source selection is modified */</span></div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span>      <span class="keywordflow">if</span>((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gabe30dbd38f6456990ee641648bc05d40">RCC_BDCR_RTCSEL</a>) != (PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a831cc6023077b77683871743290aa720">RTCClockSelection</a> &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gabe30dbd38f6456990ee641648bc05d40">RCC_BDCR_RTCSEL</a>))</div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span>      {</div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span>        <span class="comment">/* Store the content of BDCR register before the reset of Backup Domain */</span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span>        tmpreg = (<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR &amp; ~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gabe30dbd38f6456990ee641648bc05d40">RCC_BDCR_RTCSEL</a>));</div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span>        <span class="comment">/* RTC Clock selection can be changed only if the Backup Domain is reset */</span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span>        <a class="code hl_define" href="group___r_c_c___exported___macros.html#ga3bf7da608ff985873ca8e248fb1dc4f0">__HAL_RCC_BACKUPRESET_FORCE</a>();</div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span>        <a class="code hl_define" href="group___r_c_c___exported___macros.html#ga14f32622c65f4ae239ba8cb00d510321">__HAL_RCC_BACKUPRESET_RELEASE</a>();</div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span>        <span class="comment">/* Restore the Content of BDCR register */</span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span>        <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR = tmpreg;</div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span>      }</div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span> </div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span>      <span class="comment">/* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */</span></div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span>      <span class="keywordflow">if</span>(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a831cc6023077b77683871743290aa720">RTCClockSelection</a> == <a class="code hl_define" href="group___r_c_c___r_t_c___clock___source.html#ga5dca8d63f250a20bd6bc005670d0c150">RCC_RTCCLKSOURCE_LSE</a>)</div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span>      {</div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span>        <span class="comment">/* Get Start Tick*/</span></div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span>        tickstart = <a class="code hl_function" href="group___h_a_l.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a>();</div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span> </div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span>        <span class="comment">/* Wait till LSE is ready */</span></div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span>        <span class="keywordflow">while</span>(<a class="code hl_define" href="group___r_c_c___flags___interrupts___management.html#gae2d7d461630562bf2a2ddb31b1f96449">__HAL_RCC_GET_FLAG</a>(<a class="code hl_define" href="group___r_c_c___flag.html#gac9fb963db446c16e46a18908f7fe1927">RCC_FLAG_LSERDY</a>) == 0U)</div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span>        {</div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span>          <span class="keywordflow">if</span>((<a class="code hl_function" href="group___h_a_l.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a>() - tickstart) &gt; <a class="code hl_define" href="group___r_c_c___private___constants.html#gafe8ed1c0ca0e1c17ea69e09391498cc7">RCC_LSE_TIMEOUT_VALUE</a>)</div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span>          {</div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span>            ret = <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5">HAL_TIMEOUT</a>;</div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span>            <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span>          }</div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span>        }</div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span>      }</div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span> </div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span>      <span class="keywordflow">if</span>(ret == <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>)</div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span>      {</div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span>        <a class="code hl_define" href="group___r_c_c___exported___macros.html#ga2b1e5349631886f29040d7a31c002718">__HAL_RCC_RTC_CONFIG</a>(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a831cc6023077b77683871743290aa720">RTCClockSelection</a>);</div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span>      }</div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span>      <span class="keywordflow">else</span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span>      {</div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span>        <span class="comment">/* set overall return value */</span></div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span>        status = ret;</div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span>      }</div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span>    }</div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span>    {</div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span>      <span class="comment">/* set overall return value */</span></div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span>      status = ret;</div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span>    }</div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span>  }</div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span> </div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span> </div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span>  <span class="comment">/*-------------------------- USART1/6 configuration --------------------------*/</span></div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span>  <span class="keywordflow">if</span>(((PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a82dae3f6a5ae6c184bd1b95a88d41fc2">PeriphClockSelection</a>) &amp; <a class="code hl_define" href="group___r_c_c_ex___periph___clock___selection.html#ga54ddeff374b2db50d36a2217d040af41">RCC_PERIPHCLK_USART16</a>) == <a class="code hl_define" href="group___r_c_c_ex___periph___clock___selection.html#ga54ddeff374b2db50d36a2217d040af41">RCC_PERIPHCLK_USART16</a>)</div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span>  {</div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span>    <span class="keywordflow">switch</span>(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#aa45c8166ee733dd26bd9278edbb23d23">Usart16ClockSelection</a>)</div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span>    {</div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno">  966</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___u_s_a_r_t16___clock___source.html#gaa437b084f1801cf187602874fac78099">RCC_USART16CLKSOURCE_PCLK2</a>: <span class="comment">/* CD/D2 PCLK2 as clock source for USART1/6 */</span></div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno">  967</span>      <span class="comment">/* USART1/6 clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span> </div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___u_s_a_r_t16___clock___source.html#ga79a0c6d9edd464957521646ac448b0d2">RCC_USART16CLKSOURCE_PLL2</a>: <span class="comment">/* PLL2 is used as clock source for USART1/6 */</span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span>      ret = RCCEx_PLL2_Config(&amp;(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a5342634e61f15982b45ac98bc0754f31">PLL2</a>),DIVIDER_Q_UPDATE);</div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span>      <span class="comment">/* USART1/6 clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span> </div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno">  975</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___u_s_a_r_t16___clock___source.html#ga51e714999f5025f65333dd0aa3fff570">RCC_USART16CLKSOURCE_PLL3</a>: <span class="comment">/* PLL3 is used as clock source for USART1/6 */</span></div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span>      ret = RCCEx_PLL3_Config(&amp;(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a175a36b5867bccd31a4a066da476fd80">PLL3</a>),DIVIDER_Q_UPDATE);</div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno">  977</span>      <span class="comment">/* USART1/6 clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno">  978</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span> </div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___u_s_a_r_t16___clock___source.html#ga9af8c7d1c7c73a9ac2922b51f2f9fdfb">RCC_USART16CLKSOURCE_HSI</a>:</div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span>      <span class="comment">/* HSI oscillator clock is used as source of USART1/6 clock */</span></div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span>      <span class="comment">/* USART1/6 clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno">  983</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span> </div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___u_s_a_r_t16___clock___source.html#ga2c35468d9c9a715041fa956aa0fdbea2">RCC_USART16CLKSOURCE_CSI</a>:</div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span>      <span class="comment">/* CSI oscillator clock is used as source of USART1/6 clock */</span></div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span>      <span class="comment">/* USART1/6 clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span> </div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___u_s_a_r_t16___clock___source.html#ga483e0f749b5502232ff81ff1389206f4">RCC_USART16CLKSOURCE_LSE</a>:</div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span>      <span class="comment">/* LSE,  oscillator is used as source of USART1/6 clock */</span></div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span>      <span class="comment">/* USART1/6 clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span> </div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno">  995</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span>      ret = <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span>    }</div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span> </div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span>    <span class="keywordflow">if</span>(ret == <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>)</div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span>    {</div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"> 1002</span>      <span class="comment">/* Set the source of USART1/6 clock */</span></div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"> 1003</span>      <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#gacc82f34fbb358dd2cad032a06eaf7ede">__HAL_RCC_USART16_CONFIG</a>(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#aa45c8166ee733dd26bd9278edbb23d23">Usart16ClockSelection</a>);</div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"> 1004</span>    }</div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span>    {</div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span>      <span class="comment">/* set overall return value */</span></div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span>      status = ret;</div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span>    }</div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span>  }</div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span> </div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span>  <span class="comment">/*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/</span></div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span>  <span class="keywordflow">if</span>(((PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a82dae3f6a5ae6c184bd1b95a88d41fc2">PeriphClockSelection</a>) &amp; <a class="code hl_define" href="group___r_c_c_ex___periph___clock___selection.html#ga64f415fab5843cf299108977f893b9da">RCC_PERIPHCLK_USART234578</a>) == <a class="code hl_define" href="group___r_c_c_ex___periph___clock___selection.html#ga64f415fab5843cf299108977f893b9da">RCC_PERIPHCLK_USART234578</a>)</div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span>  {</div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span>    <span class="keywordflow">switch</span>(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#aedaf6244b914e772dbd8fb5726952c30">Usart234578ClockSelection</a>)</div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span>    {</div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___u_s_a_r_t234578___clock___source.html#ga27a5ab8288f33d584d746b0902255a47">RCC_USART234578CLKSOURCE_PCLK1</a>: <span class="comment">/* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */</span></div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span>      <span class="comment">/* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span> </div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___u_s_a_r_t234578___clock___source.html#gad3d143447de46a306282b7f1c2b5c680">RCC_USART234578CLKSOURCE_PLL2</a>: <span class="comment">/* PLL2 is used as clock source for USART2/3/4/5/7/8 */</span></div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span>      ret = RCCEx_PLL2_Config(&amp;(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a5342634e61f15982b45ac98bc0754f31">PLL2</a>),DIVIDER_Q_UPDATE);</div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span>      <span class="comment">/* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span> </div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___u_s_a_r_t234578___clock___source.html#ga3ec34de2376f899e2cf8e686641db386">RCC_USART234578CLKSOURCE_PLL3</a>: <span class="comment">/* PLL3 is used as clock source for USART2/3/4/5/7/8 */</span></div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span>      ret = RCCEx_PLL3_Config(&amp;(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a175a36b5867bccd31a4a066da476fd80">PLL3</a>),DIVIDER_Q_UPDATE);</div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"> 1028</span>      <span class="comment">/* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span> </div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___u_s_a_r_t234578___clock___source.html#ga6de28a2265e45e2b754ea7ca398fc087">RCC_USART234578CLKSOURCE_HSI</a>:</div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span>      <span class="comment">/* HSI oscillator clock is used as source of USART2/3/4/5/7/8 clock */</span></div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span>      <span class="comment">/* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span> </div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___u_s_a_r_t234578___clock___source.html#ga4dd0846b76200dbd72e1d734caa861aa">RCC_USART234578CLKSOURCE_CSI</a>:</div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span>      <span class="comment">/* CSI oscillator clock is used as source of USART2/3/4/5/7/8 clock */</span></div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"> 1038</span>      <span class="comment">/* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"> 1039</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span> </div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___u_s_a_r_t234578___clock___source.html#gacae24e07e782d267e97c2944bc118ece">RCC_USART234578CLKSOURCE_LSE</a>:</div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span>      <span class="comment">/* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */</span></div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span>      <span class="comment">/* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span> </div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"> 1047</span>      ret = <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"> 1048</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"> 1049</span>    }</div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"> 1050</span> </div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span>    <span class="keywordflow">if</span>(ret == <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>)</div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span>    {</div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span>      <span class="comment">/* Set the source of USART2/3/4/5/7/8 clock */</span></div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span>      <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#ga67f80d0a54e4800370619e3247e3ae01">__HAL_RCC_USART234578_CONFIG</a>(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#aedaf6244b914e772dbd8fb5726952c30">Usart234578ClockSelection</a>);</div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span>    }</div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"> 1056</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"> 1057</span>    {</div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"> 1058</span>      <span class="comment">/* set overall return value */</span></div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span>      status = ret;</div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"> 1060</span>    }</div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"> 1061</span>  }</div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"> 1062</span> </div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"> 1063</span>  <span class="comment">/*-------------------------- LPUART1 Configuration -------------------------*/</span></div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span>  <span class="keywordflow">if</span>(((PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a82dae3f6a5ae6c184bd1b95a88d41fc2">PeriphClockSelection</a>) &amp; <a class="code hl_define" href="group___r_c_c_ex___periph___clock___selection.html#ga26dd46ff44eb9a532070bb3790ce0086">RCC_PERIPHCLK_LPUART1</a>) == <a class="code hl_define" href="group___r_c_c_ex___periph___clock___selection.html#ga26dd46ff44eb9a532070bb3790ce0086">RCC_PERIPHCLK_LPUART1</a>)</div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"> 1065</span>  {</div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span>    <span class="keywordflow">switch</span>(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a85cccba6173592abc09b69859459de55">Lpuart1ClockSelection</a>)</div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span>    {</div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___l_p_u_a_r_t1___clock___source.html#gabed023a11092add20f286d81ef1118d3">RCC_LPUART1CLKSOURCE_PCLK4</a>: <span class="comment">/* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */</span></div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"> 1069</span>      <span class="comment">/* LPUART1 clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"> 1070</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"> 1071</span> </div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"> 1072</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___l_p_u_a_r_t1___clock___source.html#gab61aaa04caaf1a51d14698578c86ac6d">RCC_LPUART1CLKSOURCE_PLL2</a>: <span class="comment">/* PLL2 is used as clock source for LPUART1 */</span></div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"> 1073</span>      ret = RCCEx_PLL2_Config(&amp;(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a5342634e61f15982b45ac98bc0754f31">PLL2</a>),DIVIDER_Q_UPDATE);</div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"> 1074</span>      <span class="comment">/* LPUART1 clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"> 1075</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"> 1076</span> </div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"> 1077</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___l_p_u_a_r_t1___clock___source.html#ga8b09c48c67f59eb78c11b714d54f1e02">RCC_LPUART1CLKSOURCE_PLL3</a>: <span class="comment">/* PLL3 is used as clock source for LPUART1 */</span></div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"> 1078</span>      ret = RCCEx_PLL3_Config(&amp;(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a175a36b5867bccd31a4a066da476fd80">PLL3</a>),DIVIDER_Q_UPDATE);</div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"> 1079</span>      <span class="comment">/* LPUART1 clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"> 1080</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"> 1081</span> </div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"> 1082</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___l_p_u_a_r_t1___clock___source.html#gacbe5b8226a6804b33af9409d3de4986d">RCC_LPUART1CLKSOURCE_HSI</a>:</div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"> 1083</span>      <span class="comment">/* HSI oscillator clock is used as source of LPUART1 clock */</span></div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"> 1084</span>      <span class="comment">/* LPUART1 clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"> 1085</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"> 1086</span> </div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"> 1087</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___l_p_u_a_r_t1___clock___source.html#ga93f8bebe1b4f3434794beb18549fad6d">RCC_LPUART1CLKSOURCE_CSI</a>:</div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"> 1088</span>      <span class="comment">/* CSI oscillator clock is used as source of LPUART1 clock */</span></div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"> 1089</span>      <span class="comment">/* LPUART1 clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span> </div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___l_p_u_a_r_t1___clock___source.html#gaf12ce77cb8bf9ec5b4053c7c3df8d8a0">RCC_LPUART1CLKSOURCE_LSE</a>:</div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"> 1093</span>      <span class="comment">/* LSE,  oscillator is used as source of LPUART1 clock */</span></div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"> 1094</span>      <span class="comment">/* LPUART1 clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"> 1095</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"> 1096</span> </div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"> 1097</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"> 1098</span>      ret = <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"> 1099</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span>    }</div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"> 1101</span> </div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"> 1102</span>    <span class="keywordflow">if</span>(ret == <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>)</div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"> 1103</span>    {</div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"> 1104</span>      <span class="comment">/* Set the source of LPUART1 clock */</span></div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"> 1105</span>      <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#ga2859926bab56d03f5d4bfbf0941a0a3f">__HAL_RCC_LPUART1_CONFIG</a>(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a85cccba6173592abc09b69859459de55">Lpuart1ClockSelection</a>);</div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"> 1106</span>    }</div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"> 1107</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"> 1108</span>    {</div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"> 1109</span>      <span class="comment">/* set overall return value */</span></div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"> 1110</span>      status = ret;</div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"> 1111</span>    }</div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"> 1112</span>  }</div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"> 1113</span> </div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span>  <span class="comment">/*---------------------------- LPTIM1 configuration -------------------------------*/</span></div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"> 1115</span>  <span class="keywordflow">if</span>(((PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a82dae3f6a5ae6c184bd1b95a88d41fc2">PeriphClockSelection</a>) &amp; <a class="code hl_define" href="group___r_c_c_ex___periph___clock___selection.html#ga56ca7e8b3726ee68934795277eb0cbce">RCC_PERIPHCLK_LPTIM1</a>) == <a class="code hl_define" href="group___r_c_c_ex___periph___clock___selection.html#ga56ca7e8b3726ee68934795277eb0cbce">RCC_PERIPHCLK_LPTIM1</a>)</div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"> 1116</span>  {</div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"> 1117</span>    <span class="keywordflow">switch</span>(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#ae6bfd4f746dcca2aba6d7b2a72a2bdb3">Lptim1ClockSelection</a>)</div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"> 1118</span>    {</div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"> 1119</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___l_p_t_i_m1___clock___source.html#ga40cdb170aad26d4c4d0860ad5b35b455">RCC_LPTIM1CLKSOURCE_PCLK1</a>:      <span class="comment">/* CD/D2 PCLK1 as clock source for LPTIM1*/</span></div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"> 1120</span>      <span class="comment">/* LPTIM1 clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"> 1121</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"> 1122</span> </div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"> 1123</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___l_p_t_i_m1___clock___source.html#ga6ca3455b869c90d84216c3880c1d6f96">RCC_LPTIM1CLKSOURCE_PLL2</a>: <span class="comment">/* PLL2 is used as clock source for LPTIM1*/</span></div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"> 1124</span> </div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"> 1125</span>      ret = RCCEx_PLL2_Config(&amp;(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a5342634e61f15982b45ac98bc0754f31">PLL2</a>),DIVIDER_P_UPDATE);</div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"> 1126</span> </div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"> 1127</span>      <span class="comment">/* LPTIM1 clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"> 1128</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"> 1129</span> </div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"> 1130</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___l_p_t_i_m1___clock___source.html#ga311e4bbe4859aa8245df3373d58a57c6">RCC_LPTIM1CLKSOURCE_PLL3</a>:  <span class="comment">/* PLL3 is used as clock source for LPTIM1*/</span></div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"> 1131</span>      ret = RCCEx_PLL3_Config(&amp;(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a175a36b5867bccd31a4a066da476fd80">PLL3</a>),DIVIDER_R_UPDATE);</div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"> 1132</span> </div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"> 1133</span>      <span class="comment">/* LPTIM1 clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"> 1134</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"> 1135</span> </div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"> 1136</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___l_p_t_i_m1___clock___source.html#ga6f268c170b61a50711db963c02356874">RCC_LPTIM1CLKSOURCE_LSE</a>:</div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"> 1137</span>      <span class="comment">/* External low speed OSC clock is used as source of LPTIM1 clock*/</span></div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"> 1138</span>      <span class="comment">/* LPTIM1 clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"> 1139</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"> 1140</span> </div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"> 1141</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___l_p_t_i_m1___clock___source.html#gac6dc141d42b90f46a14f6dc653856055">RCC_LPTIM1CLKSOURCE_LSI</a>:</div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"> 1142</span>      <span class="comment">/* Internal  low speed OSC clock is used  as source of LPTIM1 clock*/</span></div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"> 1143</span>      <span class="comment">/* LPTIM1 clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"> 1144</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"> 1145</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___l_p_t_i_m1___clock___source.html#ga165eb3f710b2b499ac0a30beefe75cd8">RCC_LPTIM1CLKSOURCE_CLKP</a>:</div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"> 1146</span>      <span class="comment">/* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */</span></div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"> 1147</span>      <span class="comment">/* LPTIM1 clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"> 1148</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"> 1149</span> </div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"> 1150</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"> 1151</span>      ret = <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"> 1152</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"> 1153</span>    }</div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"> 1154</span> </div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"> 1155</span>    <span class="keywordflow">if</span>(ret == <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>)</div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"> 1156</span>    {</div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"> 1157</span>      <span class="comment">/* Set the source of LPTIM1 clock*/</span></div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"> 1158</span>      <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#ga3ef78c8916149398bba06596863734ab">__HAL_RCC_LPTIM1_CONFIG</a>(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#ae6bfd4f746dcca2aba6d7b2a72a2bdb3">Lptim1ClockSelection</a>);</div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"> 1159</span>    }</div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"> 1160</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"> 1161</span>    {</div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"> 1162</span>      <span class="comment">/* set overall return value */</span></div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"> 1163</span>      status = ret;</div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"> 1164</span>    }</div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"> 1165</span>  }</div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"> 1166</span> </div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"> 1167</span>  <span class="comment">/*---------------------------- LPTIM2 configuration -------------------------------*/</span></div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"> 1168</span>  <span class="keywordflow">if</span>(((PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a82dae3f6a5ae6c184bd1b95a88d41fc2">PeriphClockSelection</a>) &amp; <a class="code hl_define" href="group___r_c_c_ex___periph___clock___selection.html#ga561fc62cb1c8790b7647d9a6fd24818d">RCC_PERIPHCLK_LPTIM2</a>) == <a class="code hl_define" href="group___r_c_c_ex___periph___clock___selection.html#ga561fc62cb1c8790b7647d9a6fd24818d">RCC_PERIPHCLK_LPTIM2</a>)</div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"> 1169</span>  {</div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"> 1170</span>    <span class="keywordflow">switch</span>(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a417ceec4819ae29f6b0cf9b455d985c4">Lptim2ClockSelection</a>)</div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"> 1171</span>    {</div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"> 1172</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___l_p_t_i_m2___clock___source.html#gaf1016f275b7079162b0a2e05db994f41">RCC_LPTIM2CLKSOURCE_PCLK4</a>:      <span class="comment">/* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM2*/</span></div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"> 1173</span>      <span class="comment">/* LPTIM2 clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"> 1174</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"> 1175</span> </div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"> 1176</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___l_p_t_i_m2___clock___source.html#gafcdefe32eb226b5da4dd926e0be9988e">RCC_LPTIM2CLKSOURCE_PLL2</a>: <span class="comment">/* PLL2 is used as clock source for LPTIM2*/</span></div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"> 1177</span> </div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"> 1178</span>      ret = RCCEx_PLL2_Config(&amp;(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a5342634e61f15982b45ac98bc0754f31">PLL2</a>),DIVIDER_P_UPDATE);</div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"> 1179</span> </div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"> 1180</span>      <span class="comment">/* LPTIM2 clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"> 1181</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"> 1182</span> </div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"> 1183</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___l_p_t_i_m2___clock___source.html#gae469f5ee473c4f1155deb8259681811a">RCC_LPTIM2CLKSOURCE_PLL3</a>:  <span class="comment">/* PLL3 is used as clock source for LPTIM2*/</span></div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"> 1184</span>      ret = RCCEx_PLL3_Config(&amp;(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a175a36b5867bccd31a4a066da476fd80">PLL3</a>),DIVIDER_R_UPDATE);</div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"> 1185</span> </div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"> 1186</span>      <span class="comment">/* LPTIM2 clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"> 1187</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"> 1188</span> </div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"> 1189</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___l_p_t_i_m2___clock___source.html#ga9a2d055b3c47d3ef219b44b2819317e6">RCC_LPTIM2CLKSOURCE_LSE</a>:</div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"> 1190</span>      <span class="comment">/* External low speed OSC clock is used as source of LPTIM2 clock*/</span></div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"> 1191</span>      <span class="comment">/* LPTIM2 clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"> 1192</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"> 1193</span> </div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"> 1194</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___l_p_t_i_m2___clock___source.html#ga56818e296ec1095f2449787e98ae8b56">RCC_LPTIM2CLKSOURCE_LSI</a>:</div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"> 1195</span>      <span class="comment">/* Internal  low speed OSC clock is used  as source of LPTIM2 clock*/</span></div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"> 1196</span>      <span class="comment">/* LPTIM2 clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"> 1197</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"> 1198</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___l_p_t_i_m2___clock___source.html#ga38feddb1bd885729514444662be4af1c">RCC_LPTIM2CLKSOURCE_CLKP</a>:</div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"> 1199</span>      <span class="comment">/* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */</span></div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"> 1200</span>      <span class="comment">/* LPTIM2 clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"> 1201</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"> 1202</span> </div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"> 1203</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"> 1204</span>      ret = <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"> 1205</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"> 1206</span>    }</div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"> 1207</span> </div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"> 1208</span>    <span class="keywordflow">if</span>(ret == <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>)</div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"> 1209</span>    {</div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"> 1210</span>      <span class="comment">/* Set the source of LPTIM2 clock*/</span></div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"> 1211</span>      <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#gabe82d482e8127576b6ce1f331fcc7e1a">__HAL_RCC_LPTIM2_CONFIG</a>(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a417ceec4819ae29f6b0cf9b455d985c4">Lptim2ClockSelection</a>);</div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"> 1212</span>    }</div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"> 1213</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"> 1214</span>    {</div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"> 1215</span>      <span class="comment">/* set overall return value */</span></div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"> 1216</span>      status = ret;</div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"> 1217</span>    }</div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"> 1218</span>  }</div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"> 1219</span> </div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span>  <span class="comment">/*---------------------------- LPTIM345 configuration -------------------------------*/</span></div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"> 1221</span>  <span class="keywordflow">if</span>(((PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a82dae3f6a5ae6c184bd1b95a88d41fc2">PeriphClockSelection</a>) &amp; <a class="code hl_define" href="group___r_c_c_ex___periph___clock___selection.html#ga0b49d5ee0ada7638b26f60ac1f52c23c">RCC_PERIPHCLK_LPTIM345</a>) == <a class="code hl_define" href="group___r_c_c_ex___periph___clock___selection.html#ga0b49d5ee0ada7638b26f60ac1f52c23c">RCC_PERIPHCLK_LPTIM345</a>)</div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"> 1222</span>  {</div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"> 1223</span>    <span class="keywordflow">switch</span>(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a2eb631fb934ebcd2a59e166582ade78c">Lptim345ClockSelection</a>)</div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"> 1224</span>    {</div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"> 1225</span> </div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"> 1226</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___l_p_t_i_m345___clock___source.html#ga6acceaaeba394660f1aa0ee86aa15241">RCC_LPTIM345CLKSOURCE_PCLK4</a>:      <span class="comment">/* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */</span></div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"> 1227</span>      <span class="comment">/* LPTIM3/4/5 clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"> 1228</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"> 1229</span> </div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"> 1230</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___l_p_t_i_m345___clock___source.html#ga0fe567d7f25fbd00c4e44f73551aec54">RCC_LPTIM345CLKSOURCE_PLL2</a>: <span class="comment">/* PLL2 is used as clock source for LPTIM3/4/5 */</span></div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"> 1231</span>      ret = RCCEx_PLL2_Config(&amp;(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a5342634e61f15982b45ac98bc0754f31">PLL2</a>),DIVIDER_P_UPDATE);</div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"> 1232</span> </div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"> 1233</span>      <span class="comment">/* LPTIM3/4/5 clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"> 1234</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"> 1235</span> </div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"> 1236</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___l_p_t_i_m345___clock___source.html#gacde685e1b75dbbf48d1a748570726839">RCC_LPTIM345CLKSOURCE_PLL3</a>:  <span class="comment">/* PLL3 is used as clock source for LPTIM3/4/5 */</span></div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"> 1237</span>      ret = RCCEx_PLL3_Config(&amp;(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a175a36b5867bccd31a4a066da476fd80">PLL3</a>),DIVIDER_R_UPDATE);</div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"> 1238</span> </div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"> 1239</span>      <span class="comment">/* LPTIM3/4/5 clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"> 1240</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"> 1241</span> </div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"> 1242</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___l_p_t_i_m345___clock___source.html#gaf33b06e2aa3a573a41b01c2b756b37d4">RCC_LPTIM345CLKSOURCE_LSE</a>:</div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"> 1243</span>      <span class="comment">/* External low speed OSC clock is used as source of LPTIM3/4/5 clock */</span></div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"> 1244</span>      <span class="comment">/* LPTIM3/4/5 clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"> 1245</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"> 1246</span> </div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"> 1247</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___l_p_t_i_m345___clock___source.html#gabb27515bd77a38b1bfdd70b8cfd898cf">RCC_LPTIM345CLKSOURCE_LSI</a>:</div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"> 1248</span>      <span class="comment">/* Internal  low speed OSC clock is used  as source of LPTIM3/4/5 clock */</span></div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"> 1249</span>      <span class="comment">/* LPTIM3/4/5 clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"> 1250</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"> 1251</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___l_p_t_i_m345___clock___source.html#ga27fa9259d71f31f4683942fba08ff759">RCC_LPTIM345CLKSOURCE_CLKP</a>:</div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"> 1252</span>      <span class="comment">/* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */</span></div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"> 1253</span>      <span class="comment">/* LPTIM3/4/5 clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"> 1254</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"> 1255</span> </div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"> 1256</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"> 1257</span>      ret = <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"> 1258</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"> 1259</span>    }</div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"> 1260</span> </div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"> 1261</span>    <span class="keywordflow">if</span>(ret == <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>)</div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"> 1262</span>    {</div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"> 1263</span>      <span class="comment">/* Set the source of LPTIM3/4/5 clock */</span></div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"> 1264</span>      <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#gac11efaec3a89a1b6d9696eb6e9e8048e">__HAL_RCC_LPTIM345_CONFIG</a>(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a2eb631fb934ebcd2a59e166582ade78c">Lptim345ClockSelection</a>);</div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"> 1265</span>    }</div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"> 1266</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"> 1267</span>    {</div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"> 1268</span>      <span class="comment">/* set overall return value */</span></div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"> 1269</span>      status = ret;</div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"> 1270</span>    }</div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"> 1271</span>  }</div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"> 1272</span> </div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"> 1273</span>  <span class="comment">/*------------------------------ I2C1/2/3/5* Configuration ------------------------*/</span></div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"> 1274</span><span class="preprocessor">#if defined(I2C5)</span></div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"> 1275</span>  <span class="keywordflow">if</span>(((PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a82dae3f6a5ae6c184bd1b95a88d41fc2">PeriphClockSelection</a>) &amp; RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)</div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"> 1276</span>  {</div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"> 1277</span>    <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"> 1278</span>    <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit-&gt;I2c1235ClockSelection));</div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"> 1279</span> </div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"> 1280</span>    <span class="keywordflow">if</span> ((PeriphClkInit-&gt;I2c1235ClockSelection )== RCC_I2C1235CLKSOURCE_PLL3 )</div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"> 1281</span>    {</div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"> 1282</span>        <span class="keywordflow">if</span>(RCCEx_PLL3_Config(&amp;(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a175a36b5867bccd31a4a066da476fd80">PLL3</a>),DIVIDER_R_UPDATE)!= <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>)</div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"> 1283</span>        {</div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"> 1284</span>          status = <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"> 1285</span>        }</div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"> 1286</span>    }</div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"> 1287</span> </div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"> 1288</span>      <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#gafd775b802b35eddc3763819b696c8dc6">__HAL_RCC_I2C1235_CONFIG</a>(PeriphClkInit-&gt;I2c1235ClockSelection);</div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"> 1289</span> </div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"> 1290</span>  }</div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"> 1291</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"> 1292</span>  <span class="keywordflow">if</span>(((PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a82dae3f6a5ae6c184bd1b95a88d41fc2">PeriphClockSelection</a>) &amp; <a class="code hl_define" href="group___r_c_c_ex___periph___clock___selection.html#ga282acd83d464231efa634331b10e9a4d">RCC_PERIPHCLK_I2C123</a>) == <a class="code hl_define" href="group___r_c_c_ex___periph___clock___selection.html#ga282acd83d464231efa634331b10e9a4d">RCC_PERIPHCLK_I2C123</a>)</div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"> 1293</span>  {</div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"> 1294</span>    <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"> 1295</span>    <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c_ex___i_s___r_c_c___definitions.html#ga4da652409de876f4865b148c60492c45">IS_RCC_I2C123CLKSOURCE</a>(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a31e95932213f430767f8a3fa71b13c17">I2c123ClockSelection</a>));</div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"> 1296</span> </div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"> 1297</span>    <span class="keywordflow">if</span> ((PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a31e95932213f430767f8a3fa71b13c17">I2c123ClockSelection</a> )== RCC_I2C123CLKSOURCE_PLL3 )</div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"> 1298</span>    {</div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"> 1299</span>        <span class="keywordflow">if</span>(RCCEx_PLL3_Config(&amp;(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a175a36b5867bccd31a4a066da476fd80">PLL3</a>),DIVIDER_R_UPDATE)!= <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>)</div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"> 1300</span>        {</div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"> 1301</span>          status = <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"> 1302</span>        }</div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"> 1303</span>    }</div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"> 1304</span> </div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"> 1305</span>      <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#ga1c11406787c87ef39597619fae00bd88">__HAL_RCC_I2C123_CONFIG</a>(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a31e95932213f430767f8a3fa71b13c17">I2c123ClockSelection</a>);</div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"> 1306</span> </div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"> 1307</span>  }</div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"> 1308</span><span class="preprocessor">#endif </span><span class="comment">/* I2C5 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"> 1309</span> </div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"> 1310</span>  <span class="comment">/*------------------------------ I2C4 Configuration ------------------------*/</span></div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"> 1311</span>  <span class="keywordflow">if</span>(((PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a82dae3f6a5ae6c184bd1b95a88d41fc2">PeriphClockSelection</a>) &amp; <a class="code hl_define" href="group___r_c_c_ex___periph___clock___selection.html#ga43446cae0c5716620fd3bb0ab129715b">RCC_PERIPHCLK_I2C4</a>) == <a class="code hl_define" href="group___r_c_c_ex___periph___clock___selection.html#ga43446cae0c5716620fd3bb0ab129715b">RCC_PERIPHCLK_I2C4</a>)</div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"> 1312</span>  {</div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"> 1313</span>    <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"> 1314</span>    <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c_ex___i_s___r_c_c___definitions.html#gae09979039363e6d3dd27cf28b73f3aa3">IS_RCC_I2C4CLKSOURCE</a>(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a6a3119ef1737f9c82ef446ad74b3fd0e">I2c4ClockSelection</a>));</div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"> 1315</span> </div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"> 1316</span>    <span class="keywordflow">if</span> ((PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a6a3119ef1737f9c82ef446ad74b3fd0e">I2c4ClockSelection</a>) == <a class="code hl_define" href="group___r_c_c_ex___i2_c4___clock___source.html#ga49995d80cf908c925fb62df0b3516f4d">RCC_I2C4CLKSOURCE_PLL3</a> )</div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"> 1317</span>    {</div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"> 1318</span>      <span class="keywordflow">if</span>(RCCEx_PLL3_Config(&amp;(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a175a36b5867bccd31a4a066da476fd80">PLL3</a>),DIVIDER_R_UPDATE)!= <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>)</div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"> 1319</span>      {</div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"> 1320</span>        status = <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"> 1321</span>      }</div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"> 1322</span>    }</div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"> 1323</span> </div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"> 1324</span>      <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#gac63fbd88afa59e3453a7d5d7c32fb1dc">__HAL_RCC_I2C4_CONFIG</a>(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a6a3119ef1737f9c82ef446ad74b3fd0e">I2c4ClockSelection</a>);</div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"> 1325</span> </div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"> 1326</span>  }</div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"> 1327</span> </div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"> 1328</span>  <span class="comment">/*---------------------------- ADC configuration -------------------------------*/</span></div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"> 1329</span>  <span class="keywordflow">if</span>(((PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a82dae3f6a5ae6c184bd1b95a88d41fc2">PeriphClockSelection</a>) &amp; <a class="code hl_define" href="group___r_c_c_ex___periph___clock___selection.html#gaa234e496ace2f188b106dc15a95ed6bc">RCC_PERIPHCLK_ADC</a>) == <a class="code hl_define" href="group___r_c_c_ex___periph___clock___selection.html#gaa234e496ace2f188b106dc15a95ed6bc">RCC_PERIPHCLK_ADC</a>)</div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"> 1330</span>  {</div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"> 1331</span>    <span class="keywordflow">switch</span>(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a28e358df2e95d000ccf4984cd14250e8">AdcClockSelection</a>)</div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"> 1332</span>    {</div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"> 1333</span> </div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"> 1334</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___a_d_c___clock___source.html#gaac8951308d2abaed9daa4f596d092dd5">RCC_ADCCLKSOURCE_PLL2</a>: <span class="comment">/* PLL2 is used as clock source for ADC*/</span></div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"> 1335</span> </div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"> 1336</span>      ret = RCCEx_PLL2_Config(&amp;(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a5342634e61f15982b45ac98bc0754f31">PLL2</a>),DIVIDER_P_UPDATE);</div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"> 1337</span> </div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"> 1338</span>      <span class="comment">/* ADC clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"> 1339</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"> 1340</span> </div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"> 1341</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___a_d_c___clock___source.html#gad05173624318bceb82c54ccc3698dbf8">RCC_ADCCLKSOURCE_PLL3</a>:  <span class="comment">/* PLL3 is used as clock source for ADC*/</span></div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"> 1342</span>      ret = RCCEx_PLL3_Config(&amp;(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a175a36b5867bccd31a4a066da476fd80">PLL3</a>),DIVIDER_R_UPDATE);</div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"> 1343</span> </div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"> 1344</span>      <span class="comment">/* ADC clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"> 1345</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"> 1346</span> </div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"> 1347</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___a_d_c___clock___source.html#ga1ba73db5320d6e04b2cc4e3e9bfa6553">RCC_ADCCLKSOURCE_CLKP</a>:</div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"> 1348</span>      <span class="comment">/* HSI, HSE, or CSI oscillator is used as source of ADC clock */</span></div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"> 1349</span>      <span class="comment">/* ADC clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"> 1350</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"> 1351</span> </div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"> 1352</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"> 1353</span>      ret = <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"> 1354</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"> 1355</span>    }</div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"> 1356</span> </div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"> 1357</span>    <span class="keywordflow">if</span>(ret == <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>)</div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"> 1358</span>    {</div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"> 1359</span>      <span class="comment">/* Set the source of ADC clock*/</span></div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"> 1360</span>      <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#ga03642b548896f327c3efc876aff4b349">__HAL_RCC_ADC_CONFIG</a>(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a28e358df2e95d000ccf4984cd14250e8">AdcClockSelection</a>);</div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"> 1361</span>    }</div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"> 1362</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"> 1363</span>    {</div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"> 1364</span>      <span class="comment">/* set overall return value */</span></div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"> 1365</span>      status = ret;</div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"> 1366</span>    }</div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"> 1367</span>  }</div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"> 1368</span> </div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"> 1369</span>  <span class="comment">/*------------------------------ USB Configuration -------------------------*/</span></div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"> 1370</span>  <span class="keywordflow">if</span>(((PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a82dae3f6a5ae6c184bd1b95a88d41fc2">PeriphClockSelection</a>) &amp; <a class="code hl_define" href="group___r_c_c_ex___periph___clock___selection.html#gadcb42dbf21f29d046443b8158f95fb81">RCC_PERIPHCLK_USB</a>) == <a class="code hl_define" href="group___r_c_c_ex___periph___clock___selection.html#gadcb42dbf21f29d046443b8158f95fb81">RCC_PERIPHCLK_USB</a>)</div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"> 1371</span>  {</div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"> 1372</span> </div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"> 1373</span>    <span class="keywordflow">switch</span>(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a4fc582af08e1d5123cb69df41a412777">UsbClockSelection</a>)</div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"> 1374</span>    {</div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"> 1375</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___u_s_b___clock___source.html#ga7c8ae5c57a3a902a17308812ea888cf5">RCC_USBCLKSOURCE_PLL</a>:      <span class="comment">/* PLL is used as clock source for USB*/</span></div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"> 1376</span>      <span class="comment">/* Enable USB Clock output generated form System USB . */</span></div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"> 1377</span>      <a class="code hl_define" href="group___r_c_c___exported___macros.html#ga3b91ed3c583825f511ad281054186fee">__HAL_RCC_PLLCLKOUT_ENABLE</a>(<a class="code hl_define" href="group___r_c_c___p_l_l___clock___output.html#ga17b76fed00a13293497b825af7863d99">RCC_PLL1_DIVQ</a>);</div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"> 1378</span> </div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"> 1379</span>      <span class="comment">/* USB clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"> 1380</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"> 1381</span> </div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"> 1382</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___u_s_b___clock___source.html#ga40ed0e91776c6dab9de2978a30a44190">RCC_USBCLKSOURCE_PLL3</a>: <span class="comment">/* PLL3 is used as clock source for USB*/</span></div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"> 1383</span> </div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"> 1384</span>      ret = RCCEx_PLL3_Config(&amp;(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a175a36b5867bccd31a4a066da476fd80">PLL3</a>),DIVIDER_Q_UPDATE);</div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"> 1385</span> </div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"> 1386</span>      <span class="comment">/* USB clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"> 1387</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"> 1388</span> </div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"> 1389</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___u_s_b___clock___source.html#gab07d0cd905b63a05c953bc6e0daa9982">RCC_USBCLKSOURCE_HSI48</a>:</div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"> 1390</span>      <span class="comment">/* HSI48 oscillator is used as source of USB clock */</span></div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"> 1391</span>      <span class="comment">/* USB clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"> 1392</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"> 1393</span> </div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"> 1394</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"> 1395</span>      ret = <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"> 1396</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"> 1397</span>    }</div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"> 1398</span> </div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"> 1399</span>    <span class="keywordflow">if</span>(ret == <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>)</div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"> 1400</span>    {</div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"> 1401</span>      <span class="comment">/* Set the source of USB clock*/</span></div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"> 1402</span>      <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#ga1c690ec86648d92efb97d2598a0cb2f1">__HAL_RCC_USB_CONFIG</a>(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a4fc582af08e1d5123cb69df41a412777">UsbClockSelection</a>);</div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"> 1403</span>    }</div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"> 1404</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"> 1405</span>    {</div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"> 1406</span>      <span class="comment">/* set overall return value */</span></div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"> 1407</span>      status = ret;</div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"> 1408</span>    }</div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"> 1409</span> </div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"> 1410</span>  }</div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"> 1411</span> </div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"> 1412</span>  <span class="comment">/*------------------------------------- SDMMC Configuration ------------------------------------*/</span></div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"> 1413</span>  <span class="keywordflow">if</span>(((PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a82dae3f6a5ae6c184bd1b95a88d41fc2">PeriphClockSelection</a>) &amp; <a class="code hl_define" href="group___r_c_c_ex___periph___clock___selection.html#gaf0fd9e547da2fba4a071a4ad6153d24a">RCC_PERIPHCLK_SDMMC</a>) == <a class="code hl_define" href="group___r_c_c_ex___periph___clock___selection.html#gaf0fd9e547da2fba4a071a4ad6153d24a">RCC_PERIPHCLK_SDMMC</a>)</div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"> 1414</span>  {</div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"> 1415</span>    <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"> 1416</span>    <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c_ex___i_s___r_c_c___definitions.html#ga4313715e6dab01244eccc4e62fd3f3bb">IS_RCC_SDMMC</a>(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a174913c08c7f3bcda4f6a97edbe8628b">SdmmcClockSelection</a>));</div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"> 1417</span> </div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"> 1418</span>    <span class="keywordflow">switch</span>(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a174913c08c7f3bcda4f6a97edbe8628b">SdmmcClockSelection</a>)</div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"> 1419</span>    {</div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"> 1420</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___s_d_m_m_c___clock___source.html#gaaab8c67bd3171f5720a48e29e1ce333f">RCC_SDMMCCLKSOURCE_PLL</a>:      <span class="comment">/* PLL is used as clock source for SDMMC*/</span></div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"> 1421</span>      <span class="comment">/* Enable SDMMC Clock output generated form System PLL . */</span></div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"> 1422</span>      <a class="code hl_define" href="group___r_c_c___exported___macros.html#ga3b91ed3c583825f511ad281054186fee">__HAL_RCC_PLLCLKOUT_ENABLE</a>(<a class="code hl_define" href="group___r_c_c___p_l_l___clock___output.html#ga17b76fed00a13293497b825af7863d99">RCC_PLL1_DIVQ</a>);</div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"> 1423</span> </div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"> 1424</span>      <span class="comment">/* SDMMC clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"> 1425</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"> 1426</span> </div>
<div class="line"><a id="l01427" name="l01427"></a><span class="lineno"> 1427</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___s_d_m_m_c___clock___source.html#gabe4c50e2db93d96799b205aedf8a9725">RCC_SDMMCCLKSOURCE_PLL2</a>: <span class="comment">/* PLL2 is used as clock source for SDMMC*/</span></div>
<div class="line"><a id="l01428" name="l01428"></a><span class="lineno"> 1428</span> </div>
<div class="line"><a id="l01429" name="l01429"></a><span class="lineno"> 1429</span>      ret = RCCEx_PLL2_Config(&amp;(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a5342634e61f15982b45ac98bc0754f31">PLL2</a>),DIVIDER_R_UPDATE);</div>
<div class="line"><a id="l01430" name="l01430"></a><span class="lineno"> 1430</span> </div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"> 1431</span>      <span class="comment">/* SDMMC clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"> 1432</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"> 1433</span> </div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"> 1434</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01435" name="l01435"></a><span class="lineno"> 1435</span>      ret = <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l01436" name="l01436"></a><span class="lineno"> 1436</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"> 1437</span>    }</div>
<div class="line"><a id="l01438" name="l01438"></a><span class="lineno"> 1438</span> </div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"> 1439</span>    <span class="keywordflow">if</span>(ret == <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>)</div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"> 1440</span>    {</div>
<div class="line"><a id="l01441" name="l01441"></a><span class="lineno"> 1441</span>      <span class="comment">/* Set the source of SDMMC clock*/</span></div>
<div class="line"><a id="l01442" name="l01442"></a><span class="lineno"> 1442</span>      <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#ga7754edd5cc00e691c5007f22d3a93d38">__HAL_RCC_SDMMC_CONFIG</a>(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a174913c08c7f3bcda4f6a97edbe8628b">SdmmcClockSelection</a>);</div>
<div class="line"><a id="l01443" name="l01443"></a><span class="lineno"> 1443</span>    }</div>
<div class="line"><a id="l01444" name="l01444"></a><span class="lineno"> 1444</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l01445" name="l01445"></a><span class="lineno"> 1445</span>    {</div>
<div class="line"><a id="l01446" name="l01446"></a><span class="lineno"> 1446</span>      <span class="comment">/* set overall return value */</span></div>
<div class="line"><a id="l01447" name="l01447"></a><span class="lineno"> 1447</span>      status = ret;</div>
<div class="line"><a id="l01448" name="l01448"></a><span class="lineno"> 1448</span>    }</div>
<div class="line"><a id="l01449" name="l01449"></a><span class="lineno"> 1449</span>  }</div>
<div class="line"><a id="l01450" name="l01450"></a><span class="lineno"> 1450</span> </div>
<div class="line"><a id="l01451" name="l01451"></a><span class="lineno"> 1451</span><span class="preprocessor">#if defined(LTDC)</span></div>
<div class="line"><a id="l01452" name="l01452"></a><span class="lineno"> 1452</span>  <span class="comment">/*-------------------------------------- LTDC Configuration -----------------------------------*/</span></div>
<div class="line"><a id="l01453" name="l01453"></a><span class="lineno"> 1453</span>  <span class="keywordflow">if</span>(((PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a82dae3f6a5ae6c184bd1b95a88d41fc2">PeriphClockSelection</a>) &amp; RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)</div>
<div class="line"><a id="l01454" name="l01454"></a><span class="lineno"> 1454</span>  {</div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"> 1455</span>    <span class="keywordflow">if</span>(RCCEx_PLL3_Config(&amp;(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a175a36b5867bccd31a4a066da476fd80">PLL3</a>),DIVIDER_R_UPDATE)!=<a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>)</div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"> 1456</span>    {</div>
<div class="line"><a id="l01457" name="l01457"></a><span class="lineno"> 1457</span>      status=<a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l01458" name="l01458"></a><span class="lineno"> 1458</span>    }</div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"> 1459</span>  }</div>
<div class="line"><a id="l01460" name="l01460"></a><span class="lineno"> 1460</span><span class="preprocessor">#endif </span><span class="comment">/* LTDC */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"> 1461</span> </div>
<div class="line"><a id="l01462" name="l01462"></a><span class="lineno"> 1462</span>  <span class="comment">/*------------------------------ RNG Configuration -------------------------*/</span></div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"> 1463</span>  <span class="keywordflow">if</span>(((PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a82dae3f6a5ae6c184bd1b95a88d41fc2">PeriphClockSelection</a>) &amp; <a class="code hl_define" href="group___r_c_c_ex___periph___clock___selection.html#ga0390b2c914194fb8ed71ec93c7b3bef1">RCC_PERIPHCLK_RNG</a>) == <a class="code hl_define" href="group___r_c_c_ex___periph___clock___selection.html#ga0390b2c914194fb8ed71ec93c7b3bef1">RCC_PERIPHCLK_RNG</a>)</div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"> 1464</span>  {</div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"> 1465</span> </div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"> 1466</span>    <span class="keywordflow">switch</span>(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#ad2ddb2fbd0dbfc86cc5ae6dfab26b195">RngClockSelection</a>)</div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"> 1467</span>    {</div>
<div class="line"><a id="l01468" name="l01468"></a><span class="lineno"> 1468</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___r_n_g___clock___source.html#ga600007fdf65479d864fe0144cfbc260f">RCC_RNGCLKSOURCE_PLL</a>:     <span class="comment">/* PLL is used as clock source for RNG*/</span></div>
<div class="line"><a id="l01469" name="l01469"></a><span class="lineno"> 1469</span>      <span class="comment">/* Enable RNG Clock output generated form System RNG . */</span></div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"> 1470</span>      <a class="code hl_define" href="group___r_c_c___exported___macros.html#ga3b91ed3c583825f511ad281054186fee">__HAL_RCC_PLLCLKOUT_ENABLE</a>(<a class="code hl_define" href="group___r_c_c___p_l_l___clock___output.html#ga17b76fed00a13293497b825af7863d99">RCC_PLL1_DIVQ</a>);</div>
<div class="line"><a id="l01471" name="l01471"></a><span class="lineno"> 1471</span> </div>
<div class="line"><a id="l01472" name="l01472"></a><span class="lineno"> 1472</span>      <span class="comment">/* RNG clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l01473" name="l01473"></a><span class="lineno"> 1473</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01474" name="l01474"></a><span class="lineno"> 1474</span> </div>
<div class="line"><a id="l01475" name="l01475"></a><span class="lineno"> 1475</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___r_n_g___clock___source.html#gad24da555a5911627241abc7a76675149">RCC_RNGCLKSOURCE_LSE</a>: <span class="comment">/* LSE is used as clock source for RNG*/</span></div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"> 1476</span> </div>
<div class="line"><a id="l01477" name="l01477"></a><span class="lineno"> 1477</span>      <span class="comment">/* RNG clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"> 1478</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01479" name="l01479"></a><span class="lineno"> 1479</span> </div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"> 1480</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___r_n_g___clock___source.html#ga24db3e934cb86dca56b473c253f98dee">RCC_RNGCLKSOURCE_LSI</a>: <span class="comment">/* LSI is used as clock source for RNG*/</span></div>
<div class="line"><a id="l01481" name="l01481"></a><span class="lineno"> 1481</span> </div>
<div class="line"><a id="l01482" name="l01482"></a><span class="lineno"> 1482</span>      <span class="comment">/* RNG clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l01483" name="l01483"></a><span class="lineno"> 1483</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01484" name="l01484"></a><span class="lineno"> 1484</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___r_n_g___clock___source.html#ga0703612cc8c099955c74adcbf8ec0aa6">RCC_RNGCLKSOURCE_HSI48</a>:</div>
<div class="line"><a id="l01485" name="l01485"></a><span class="lineno"> 1485</span>      <span class="comment">/* HSI48 oscillator is used as source of RNG clock */</span></div>
<div class="line"><a id="l01486" name="l01486"></a><span class="lineno"> 1486</span>      <span class="comment">/* RNG clock source configuration done later after clock selection check */</span></div>
<div class="line"><a id="l01487" name="l01487"></a><span class="lineno"> 1487</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"> 1488</span> </div>
<div class="line"><a id="l01489" name="l01489"></a><span class="lineno"> 1489</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"> 1490</span>      ret = <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l01491" name="l01491"></a><span class="lineno"> 1491</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01492" name="l01492"></a><span class="lineno"> 1492</span>    }</div>
<div class="line"><a id="l01493" name="l01493"></a><span class="lineno"> 1493</span> </div>
<div class="line"><a id="l01494" name="l01494"></a><span class="lineno"> 1494</span>    <span class="keywordflow">if</span>(ret == <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>)</div>
<div class="line"><a id="l01495" name="l01495"></a><span class="lineno"> 1495</span>    {</div>
<div class="line"><a id="l01496" name="l01496"></a><span class="lineno"> 1496</span>      <span class="comment">/* Set the source of RNG clock*/</span></div>
<div class="line"><a id="l01497" name="l01497"></a><span class="lineno"> 1497</span>      <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#gae34a5e47c3e3a519bfca1f4313a88f9f">__HAL_RCC_RNG_CONFIG</a>(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#ad2ddb2fbd0dbfc86cc5ae6dfab26b195">RngClockSelection</a>);</div>
<div class="line"><a id="l01498" name="l01498"></a><span class="lineno"> 1498</span>    }</div>
<div class="line"><a id="l01499" name="l01499"></a><span class="lineno"> 1499</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l01500" name="l01500"></a><span class="lineno"> 1500</span>    {</div>
<div class="line"><a id="l01501" name="l01501"></a><span class="lineno"> 1501</span>      <span class="comment">/* set overall return value */</span></div>
<div class="line"><a id="l01502" name="l01502"></a><span class="lineno"> 1502</span>      status = ret;</div>
<div class="line"><a id="l01503" name="l01503"></a><span class="lineno"> 1503</span>    }</div>
<div class="line"><a id="l01504" name="l01504"></a><span class="lineno"> 1504</span> </div>
<div class="line"><a id="l01505" name="l01505"></a><span class="lineno"> 1505</span>  }</div>
<div class="line"><a id="l01506" name="l01506"></a><span class="lineno"> 1506</span> </div>
<div class="line"><a id="l01507" name="l01507"></a><span class="lineno"> 1507</span>  <span class="comment">/*------------------------------ SWPMI1 Configuration ------------------------*/</span></div>
<div class="line"><a id="l01508" name="l01508"></a><span class="lineno"> 1508</span>  <span class="keywordflow">if</span>(((PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a82dae3f6a5ae6c184bd1b95a88d41fc2">PeriphClockSelection</a>) &amp; <a class="code hl_define" href="group___r_c_c_ex___periph___clock___selection.html#ga6c88e64f3bcb820efd9f7d65d9aee729">RCC_PERIPHCLK_SWPMI1</a>) == <a class="code hl_define" href="group___r_c_c_ex___periph___clock___selection.html#ga6c88e64f3bcb820efd9f7d65d9aee729">RCC_PERIPHCLK_SWPMI1</a>)</div>
<div class="line"><a id="l01509" name="l01509"></a><span class="lineno"> 1509</span>  {</div>
<div class="line"><a id="l01510" name="l01510"></a><span class="lineno"> 1510</span>    <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01511" name="l01511"></a><span class="lineno"> 1511</span>    <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c_ex___i_s___r_c_c___definitions.html#gaa2d874dccf5a93f5fda9ce18bca4df6a">IS_RCC_SWPMI1CLKSOURCE</a>(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#ae302304bf47f553c65d3618d17f84e3b">Swpmi1ClockSelection</a>));</div>
<div class="line"><a id="l01512" name="l01512"></a><span class="lineno"> 1512</span> </div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"> 1513</span>    <span class="comment">/* Configure the SWPMI1 interface clock source */</span></div>
<div class="line"><a id="l01514" name="l01514"></a><span class="lineno"> 1514</span>    <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#gac23e7b662783a7131e3e892ff0c21f06">__HAL_RCC_SWPMI1_CONFIG</a>(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#ae302304bf47f553c65d3618d17f84e3b">Swpmi1ClockSelection</a>);</div>
<div class="line"><a id="l01515" name="l01515"></a><span class="lineno"> 1515</span>  }</div>
<div class="line"><a id="l01516" name="l01516"></a><span class="lineno"> 1516</span><span class="preprocessor">#if defined(HRTIM1)</span></div>
<div class="line"><a id="l01517" name="l01517"></a><span class="lineno"> 1517</span>  <span class="comment">/*------------------------------ HRTIM1 clock Configuration ----------------*/</span></div>
<div class="line"><a id="l01518" name="l01518"></a><span class="lineno"> 1518</span>  <span class="keywordflow">if</span>(((PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a82dae3f6a5ae6c184bd1b95a88d41fc2">PeriphClockSelection</a>) &amp; RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)</div>
<div class="line"><a id="l01519" name="l01519"></a><span class="lineno"> 1519</span>  {</div>
<div class="line"><a id="l01520" name="l01520"></a><span class="lineno"> 1520</span>    <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01521" name="l01521"></a><span class="lineno"> 1521</span>    <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit-&gt;Hrtim1ClockSelection));</div>
<div class="line"><a id="l01522" name="l01522"></a><span class="lineno"> 1522</span> </div>
<div class="line"><a id="l01523" name="l01523"></a><span class="lineno"> 1523</span>    <span class="comment">/* Configure the HRTIM1 clock source */</span></div>
<div class="line"><a id="l01524" name="l01524"></a><span class="lineno"> 1524</span>    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit-&gt;Hrtim1ClockSelection);</div>
<div class="line"><a id="l01525" name="l01525"></a><span class="lineno"> 1525</span>  }</div>
<div class="line"><a id="l01526" name="l01526"></a><span class="lineno"> 1526</span><span class="preprocessor">#endif  </span><span class="comment">/*HRTIM1*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01527" name="l01527"></a><span class="lineno"> 1527</span>  <span class="comment">/*------------------------------ DFSDM1 Configuration ------------------------*/</span></div>
<div class="line"><a id="l01528" name="l01528"></a><span class="lineno"> 1528</span>  <span class="keywordflow">if</span>(((PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a82dae3f6a5ae6c184bd1b95a88d41fc2">PeriphClockSelection</a>) &amp; <a class="code hl_define" href="group___r_c_c_ex___periph___clock___selection.html#gae6bdd3eb25568e35eed326af9b75d359">RCC_PERIPHCLK_DFSDM1</a>) == <a class="code hl_define" href="group___r_c_c_ex___periph___clock___selection.html#gae6bdd3eb25568e35eed326af9b75d359">RCC_PERIPHCLK_DFSDM1</a>)</div>
<div class="line"><a id="l01529" name="l01529"></a><span class="lineno"> 1529</span>  {</div>
<div class="line"><a id="l01530" name="l01530"></a><span class="lineno"> 1530</span>    <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01531" name="l01531"></a><span class="lineno"> 1531</span>    <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c_ex___i_s___r_c_c___definitions.html#ga877f232cbefe951b3ede7d30f308efc4">IS_RCC_DFSDM1CLKSOURCE</a>(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a76b4f8efa54d7a59d686b8da6aab5e73">Dfsdm1ClockSelection</a>));</div>
<div class="line"><a id="l01532" name="l01532"></a><span class="lineno"> 1532</span> </div>
<div class="line"><a id="l01533" name="l01533"></a><span class="lineno"> 1533</span>    <span class="comment">/* Configure the DFSDM1 interface clock source */</span></div>
<div class="line"><a id="l01534" name="l01534"></a><span class="lineno"> 1534</span>    <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#ga79c4e732154d11fb10e6b5752ab31fc4">__HAL_RCC_DFSDM1_CONFIG</a>(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a76b4f8efa54d7a59d686b8da6aab5e73">Dfsdm1ClockSelection</a>);</div>
<div class="line"><a id="l01535" name="l01535"></a><span class="lineno"> 1535</span>  }</div>
<div class="line"><a id="l01536" name="l01536"></a><span class="lineno"> 1536</span> </div>
<div class="line"><a id="l01537" name="l01537"></a><span class="lineno"> 1537</span><span class="preprocessor">#if defined(DFSDM2_BASE)</span></div>
<div class="line"><a id="l01538" name="l01538"></a><span class="lineno"> 1538</span>  <span class="comment">/*------------------------------ DFSDM2 Configuration ------------------------*/</span></div>
<div class="line"><a id="l01539" name="l01539"></a><span class="lineno"> 1539</span>  <span class="keywordflow">if</span>(((PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a82dae3f6a5ae6c184bd1b95a88d41fc2">PeriphClockSelection</a>) &amp; RCC_PERIPHCLK_DFSDM2) == RCC_PERIPHCLK_DFSDM2)</div>
<div class="line"><a id="l01540" name="l01540"></a><span class="lineno"> 1540</span>  {</div>
<div class="line"><a id="l01541" name="l01541"></a><span class="lineno"> 1541</span>    <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01542" name="l01542"></a><span class="lineno"> 1542</span>    <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_RCC_DFSDM2CLKSOURCE(PeriphClkInit-&gt;Dfsdm2ClockSelection));</div>
<div class="line"><a id="l01543" name="l01543"></a><span class="lineno"> 1543</span> </div>
<div class="line"><a id="l01544" name="l01544"></a><span class="lineno"> 1544</span>    <span class="comment">/* Configure the DFSDM2 interface clock source */</span></div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"> 1545</span>    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit-&gt;Dfsdm2ClockSelection);</div>
<div class="line"><a id="l01546" name="l01546"></a><span class="lineno"> 1546</span>  }</div>
<div class="line"><a id="l01547" name="l01547"></a><span class="lineno"> 1547</span><span class="preprocessor">#endif  </span><span class="comment">/* DFSDM2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01548" name="l01548"></a><span class="lineno"> 1548</span> </div>
<div class="line"><a id="l01549" name="l01549"></a><span class="lineno"> 1549</span>  <span class="comment">/*------------------------------------ TIM configuration --------------------------------------*/</span></div>
<div class="line"><a id="l01550" name="l01550"></a><span class="lineno"> 1550</span>  <span class="keywordflow">if</span>(((PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a82dae3f6a5ae6c184bd1b95a88d41fc2">PeriphClockSelection</a>) &amp; <a class="code hl_define" href="group___r_c_c_ex___periph___clock___selection.html#ga6a377fb8665c389cb263cddbfa44bec6">RCC_PERIPHCLK_TIM</a>) == <a class="code hl_define" href="group___r_c_c_ex___periph___clock___selection.html#ga6a377fb8665c389cb263cddbfa44bec6">RCC_PERIPHCLK_TIM</a>)</div>
<div class="line"><a id="l01551" name="l01551"></a><span class="lineno"> 1551</span>  {</div>
<div class="line"><a id="l01552" name="l01552"></a><span class="lineno"> 1552</span>    <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01553" name="l01553"></a><span class="lineno"> 1553</span>    <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c_ex___i_s___r_c_c___definitions.html#gae39160e663f013f1c34faafdae884388">IS_RCC_TIMPRES</a>(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a3ed872be022ac98c5443730c10dfc5c4">TIMPresSelection</a>));</div>
<div class="line"><a id="l01554" name="l01554"></a><span class="lineno"> 1554</span> </div>
<div class="line"><a id="l01555" name="l01555"></a><span class="lineno"> 1555</span>    <span class="comment">/* Configure Timer Prescaler */</span></div>
<div class="line"><a id="l01556" name="l01556"></a><span class="lineno"> 1556</span>    <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#ga292ca7c84f192778314125ed6d7c8333">__HAL_RCC_TIMCLKPRESCALER</a>(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a3ed872be022ac98c5443730c10dfc5c4">TIMPresSelection</a>);</div>
<div class="line"><a id="l01557" name="l01557"></a><span class="lineno"> 1557</span>  }</div>
<div class="line"><a id="l01558" name="l01558"></a><span class="lineno"> 1558</span> </div>
<div class="line"><a id="l01559" name="l01559"></a><span class="lineno"> 1559</span>  <span class="comment">/*------------------------------------ CKPER configuration --------------------------------------*/</span></div>
<div class="line"><a id="l01560" name="l01560"></a><span class="lineno"> 1560</span>  <span class="keywordflow">if</span>(((PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a82dae3f6a5ae6c184bd1b95a88d41fc2">PeriphClockSelection</a>) &amp; <a class="code hl_define" href="group___r_c_c_ex___periph___clock___selection.html#ga510c6f116e397f75d30024f32510a917">RCC_PERIPHCLK_CKPER</a>) == <a class="code hl_define" href="group___r_c_c_ex___periph___clock___selection.html#ga510c6f116e397f75d30024f32510a917">RCC_PERIPHCLK_CKPER</a>)</div>
<div class="line"><a id="l01561" name="l01561"></a><span class="lineno"> 1561</span>  {</div>
<div class="line"><a id="l01562" name="l01562"></a><span class="lineno"> 1562</span>    <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01563" name="l01563"></a><span class="lineno"> 1563</span>    <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c_ex___i_s___r_c_c___definitions.html#ga39d03b55df0de78c00b340e27e966a68">IS_RCC_CLKPSOURCE</a>(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a051738051123d1e7e1e735eaf06d7fba">CkperClockSelection</a>));</div>
<div class="line"><a id="l01564" name="l01564"></a><span class="lineno"> 1564</span> </div>
<div class="line"><a id="l01565" name="l01565"></a><span class="lineno"> 1565</span>    <span class="comment">/* Configure the CKPER clock source */</span></div>
<div class="line"><a id="l01566" name="l01566"></a><span class="lineno"> 1566</span>    <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#gaa463f3972818967005d31114221e1cdc">__HAL_RCC_CLKP_CONFIG</a>(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a051738051123d1e7e1e735eaf06d7fba">CkperClockSelection</a>);</div>
<div class="line"><a id="l01567" name="l01567"></a><span class="lineno"> 1567</span>  }</div>
<div class="line"><a id="l01568" name="l01568"></a><span class="lineno"> 1568</span> </div>
<div class="line"><a id="l01569" name="l01569"></a><span class="lineno"> 1569</span>  <span class="comment">/*------------------------------ CEC Configuration ------------------------*/</span></div>
<div class="line"><a id="l01570" name="l01570"></a><span class="lineno"> 1570</span>  <span class="keywordflow">if</span>(((PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a82dae3f6a5ae6c184bd1b95a88d41fc2">PeriphClockSelection</a>) &amp; <a class="code hl_define" href="group___r_c_c_ex___periph___clock___selection.html#gae7b08ed2b8df3517d5de1013e2f4ac8e">RCC_PERIPHCLK_CEC</a>) == <a class="code hl_define" href="group___r_c_c_ex___periph___clock___selection.html#gae7b08ed2b8df3517d5de1013e2f4ac8e">RCC_PERIPHCLK_CEC</a>)</div>
<div class="line"><a id="l01571" name="l01571"></a><span class="lineno"> 1571</span>  {</div>
<div class="line"><a id="l01572" name="l01572"></a><span class="lineno"> 1572</span>    <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01573" name="l01573"></a><span class="lineno"> 1573</span>    <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c_ex___i_s___r_c_c___definitions.html#ga007960aa04439c47fd14e2d2226681a5">IS_RCC_CECCLKSOURCE</a>(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a6d9e430dc55e4e7875b3f7850a0def3c">CecClockSelection</a>));</div>
<div class="line"><a id="l01574" name="l01574"></a><span class="lineno"> 1574</span> </div>
<div class="line"><a id="l01575" name="l01575"></a><span class="lineno"> 1575</span>    <span class="comment">/* Configure the CEC interface clock source */</span></div>
<div class="line"><a id="l01576" name="l01576"></a><span class="lineno"> 1576</span>    <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#ga7aff87df867beb2eb7eddbbfe06fcdc6">__HAL_RCC_CEC_CONFIG</a>(PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a6d9e430dc55e4e7875b3f7850a0def3c">CecClockSelection</a>);</div>
<div class="line"><a id="l01577" name="l01577"></a><span class="lineno"> 1577</span>  }</div>
<div class="line"><a id="l01578" name="l01578"></a><span class="lineno"> 1578</span> </div>
<div class="line"><a id="l01579" name="l01579"></a><span class="lineno"> 1579</span>  <span class="keywordflow">if</span> (status == <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>)</div>
<div class="line"><a id="l01580" name="l01580"></a><span class="lineno"> 1580</span>  {</div>
<div class="line"><a id="l01581" name="l01581"></a><span class="lineno"> 1581</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l01582" name="l01582"></a><span class="lineno"> 1582</span>  }</div>
<div class="line"><a id="l01583" name="l01583"></a><span class="lineno"> 1583</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l01584" name="l01584"></a><span class="lineno"> 1584</span>}</div>
<div class="line"><a id="l01585" name="l01585"></a><span class="lineno"> 1585</span> </div>
<div class="line"><a id="l01597" name="l01597"></a><span class="lineno"> 1597</span><span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c_ex___exported___functions___group1.html#ga754fc5136c63ad52b7c459aafc8a3927">HAL_RCCEx_GetPeriphCLKConfig</a>(<a class="code hl_struct" href="struct_r_c_c___periph_c_l_k_init_type_def.html">RCC_PeriphCLKInitTypeDef</a>  *PeriphClkInit)</div>
<div class="line"><a id="l01598" name="l01598"></a><span class="lineno"> 1598</span>{</div>
<div class="line"><a id="l01599" name="l01599"></a><span class="lineno"> 1599</span>  <span class="comment">/* Set all possible values for the extended clock type parameter------------*/</span></div>
<div class="line"><a id="l01600" name="l01600"></a><span class="lineno"> 1600</span>  PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a82dae3f6a5ae6c184bd1b95a88d41fc2">PeriphClockSelection</a> =</div>
<div class="line"><a id="l01601" name="l01601"></a><span class="lineno"> 1601</span>                 <a class="code hl_define" href="group___r_c_c_ex___periph___clock___selection.html#ga54ddeff374b2db50d36a2217d040af41">RCC_PERIPHCLK_USART16</a> | <a class="code hl_define" href="group___r_c_c_ex___periph___clock___selection.html#ga64f415fab5843cf299108977f893b9da">RCC_PERIPHCLK_USART234578</a> | <a class="code hl_define" href="group___r_c_c_ex___periph___clock___selection.html#ga26dd46ff44eb9a532070bb3790ce0086">RCC_PERIPHCLK_LPUART1</a> |</div>
<div class="line"><a id="l01602" name="l01602"></a><span class="lineno"> 1602</span>                 <a class="code hl_define" href="group___r_c_c_ex___periph___clock___selection.html#ga43446cae0c5716620fd3bb0ab129715b">RCC_PERIPHCLK_I2C4</a>    | <a class="code hl_define" href="group___r_c_c_ex___periph___clock___selection.html#ga56ca7e8b3726ee68934795277eb0cbce">RCC_PERIPHCLK_LPTIM1</a>      | <a class="code hl_define" href="group___r_c_c_ex___periph___clock___selection.html#ga561fc62cb1c8790b7647d9a6fd24818d">RCC_PERIPHCLK_LPTIM2</a>  | <a class="code hl_define" href="group___r_c_c_ex___periph___clock___selection.html#ga0b49d5ee0ada7638b26f60ac1f52c23c">RCC_PERIPHCLK_LPTIM345</a> |</div>
<div class="line"><a id="l01603" name="l01603"></a><span class="lineno"> 1603</span>                 <a class="code hl_define" href="group___r_c_c_ex___periph___clock___selection.html#ga9b5a57e48c326c3b477b8361f6f246b8">RCC_PERIPHCLK_SAI1</a>    | <a class="code hl_define" href="group___r_c_c_ex___periph___clock___selection.html#gaf8c4aab56fe7efe14ef559cb6625daa3">RCC_PERIPHCLK_SPI123</a>      | <a class="code hl_define" href="group___r_c_c_ex___periph___clock___selection.html#ga7bfb4c81ab8d98c5dc871f7f0b0a6a23">RCC_PERIPHCLK_SPI45</a>   | <a class="code hl_define" href="group___r_c_c_ex___periph___clock___selection.html#gaa9c7d698e69f5a590a9e6a2153859b0c">RCC_PERIPHCLK_SPI6</a>     |</div>
<div class="line"><a id="l01604" name="l01604"></a><span class="lineno"> 1604</span>             <a class="code hl_define" href="group___r_c_c_ex___periph___clock___selection.html#gaf3b7c71407e825f89f9c0b0ac1bf20fc">RCC_PERIPHCLK_FDCAN</a>   | <a class="code hl_define" href="group___r_c_c_ex___periph___clock___selection.html#gaf0fd9e547da2fba4a071a4ad6153d24a">RCC_PERIPHCLK_SDMMC</a>       | <a class="code hl_define" href="group___r_c_c_ex___periph___clock___selection.html#ga0390b2c914194fb8ed71ec93c7b3bef1">RCC_PERIPHCLK_RNG</a>     | <a class="code hl_define" href="group___r_c_c_ex___periph___clock___selection.html#gadcb42dbf21f29d046443b8158f95fb81">RCC_PERIPHCLK_USB</a>      |</div>
<div class="line"><a id="l01605" name="l01605"></a><span class="lineno"> 1605</span>             <a class="code hl_define" href="group___r_c_c_ex___periph___clock___selection.html#gaa234e496ace2f188b106dc15a95ed6bc">RCC_PERIPHCLK_ADC</a>     | <a class="code hl_define" href="group___r_c_c_ex___periph___clock___selection.html#ga6c88e64f3bcb820efd9f7d65d9aee729">RCC_PERIPHCLK_SWPMI1</a>      | <a class="code hl_define" href="group___r_c_c_ex___periph___clock___selection.html#gae6bdd3eb25568e35eed326af9b75d359">RCC_PERIPHCLK_DFSDM1</a>  | <a class="code hl_define" href="group___r_c_c_ex___periph___clock___selection.html#gaede03aaafb5319bb39767bf50182406f">RCC_PERIPHCLK_RTC</a>      |</div>
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"> 1606</span>             <a class="code hl_define" href="group___r_c_c_ex___periph___clock___selection.html#gae7b08ed2b8df3517d5de1013e2f4ac8e">RCC_PERIPHCLK_CEC</a>     | <a class="code hl_define" href="group___r_c_c_ex___periph___clock___selection.html#gab42d62d34c68d96f93e4cbb9a0b03af5">RCC_PERIPHCLK_FMC</a>         | <a class="code hl_define" href="group___r_c_c_ex___periph___clock___selection.html#gae696b64cfe8a0c2ba96030c427fa77d5">RCC_PERIPHCLK_SPDIFRX</a> | <a class="code hl_define" href="group___r_c_c_ex___periph___clock___selection.html#ga6a377fb8665c389cb263cddbfa44bec6">RCC_PERIPHCLK_TIM</a>      |</div>
<div class="line"><a id="l01607" name="l01607"></a><span class="lineno"> 1607</span>             <a class="code hl_define" href="group___r_c_c_ex___periph___clock___selection.html#ga510c6f116e397f75d30024f32510a917">RCC_PERIPHCLK_CKPER</a>;</div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"> 1608</span> </div>
<div class="line"><a id="l01609" name="l01609"></a><span class="lineno"> 1609</span><span class="preprocessor">#if defined(I2C5)</span></div>
<div class="line"><a id="l01610" name="l01610"></a><span class="lineno"> 1610</span>PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a82dae3f6a5ae6c184bd1b95a88d41fc2">PeriphClockSelection</a> |= RCC_PERIPHCLK_I2C1235;</div>
<div class="line"><a id="l01611" name="l01611"></a><span class="lineno"> 1611</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01612" name="l01612"></a><span class="lineno"> 1612</span>PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a82dae3f6a5ae6c184bd1b95a88d41fc2">PeriphClockSelection</a> |= <a class="code hl_define" href="group___r_c_c_ex___periph___clock___selection.html#ga282acd83d464231efa634331b10e9a4d">RCC_PERIPHCLK_I2C123</a>;</div>
<div class="line"><a id="l01613" name="l01613"></a><span class="lineno"> 1613</span><span class="preprocessor">#endif </span><span class="comment">/*I2C5*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01614" name="l01614"></a><span class="lineno"> 1614</span><span class="preprocessor">#if defined(RCC_CDCCIP1R_SAI2ASEL)</span></div>
<div class="line"><a id="l01615" name="l01615"></a><span class="lineno"> 1615</span>  PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a82dae3f6a5ae6c184bd1b95a88d41fc2">PeriphClockSelection</a> |= RCC_PERIPHCLK_SAI2A;</div>
<div class="line"><a id="l01616" name="l01616"></a><span class="lineno"> 1616</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CDCCIP1R_SAI2ASEL */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01617" name="l01617"></a><span class="lineno"> 1617</span><span class="preprocessor">#if defined(RCC_CDCCIP1R_SAI2BSEL)       </span></div>
<div class="line"><a id="l01618" name="l01618"></a><span class="lineno"> 1618</span>  PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a82dae3f6a5ae6c184bd1b95a88d41fc2">PeriphClockSelection</a> |= RCC_PERIPHCLK_SAI2B;</div>
<div class="line"><a id="l01619" name="l01619"></a><span class="lineno"> 1619</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_CDCCIP1R_SAI2BSEL */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01620" name="l01620"></a><span class="lineno"> 1620</span><span class="preprocessor">#if defined(SAI3)    </span></div>
<div class="line"><a id="l01621" name="l01621"></a><span class="lineno"> 1621</span>  PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a82dae3f6a5ae6c184bd1b95a88d41fc2">PeriphClockSelection</a> |= RCC_PERIPHCLK_SAI23;</div>
<div class="line"><a id="l01622" name="l01622"></a><span class="lineno"> 1622</span><span class="preprocessor">#endif </span><span class="comment">/* SAI3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01623" name="l01623"></a><span class="lineno"> 1623</span><span class="preprocessor">#if defined(SAI4)</span></div>
<div class="line"><a id="l01624" name="l01624"></a><span class="lineno"> 1624</span>  PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a82dae3f6a5ae6c184bd1b95a88d41fc2">PeriphClockSelection</a> |= RCC_PERIPHCLK_SAI4A;</div>
<div class="line"><a id="l01625" name="l01625"></a><span class="lineno"> 1625</span>  PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a82dae3f6a5ae6c184bd1b95a88d41fc2">PeriphClockSelection</a> |= RCC_PERIPHCLK_SAI4B;</div>
<div class="line"><a id="l01626" name="l01626"></a><span class="lineno"> 1626</span><span class="preprocessor">#endif </span><span class="comment">/* SAI4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01627" name="l01627"></a><span class="lineno"> 1627</span><span class="preprocessor">#if defined(DFSDM2_BASE)</span></div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"> 1628</span>  PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a82dae3f6a5ae6c184bd1b95a88d41fc2">PeriphClockSelection</a> |= RCC_PERIPHCLK_DFSDM2;</div>
<div class="line"><a id="l01629" name="l01629"></a><span class="lineno"> 1629</span><span class="preprocessor">#endif </span><span class="comment">/* DFSDM2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01630" name="l01630"></a><span class="lineno"> 1630</span><span class="preprocessor">#if defined(QUADSPI)</span></div>
<div class="line"><a id="l01631" name="l01631"></a><span class="lineno"> 1631</span>  PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a82dae3f6a5ae6c184bd1b95a88d41fc2">PeriphClockSelection</a> |= RCC_PERIPHCLK_QSPI;</div>
<div class="line"><a id="l01632" name="l01632"></a><span class="lineno"> 1632</span><span class="preprocessor">#endif </span><span class="comment">/* QUADSPI */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01633" name="l01633"></a><span class="lineno"> 1633</span><span class="preprocessor">#if defined(OCTOSPI1) || defined(OCTOSPI2)</span></div>
<div class="line"><a id="l01634" name="l01634"></a><span class="lineno"> 1634</span>  PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a82dae3f6a5ae6c184bd1b95a88d41fc2">PeriphClockSelection</a> |= RCC_PERIPHCLK_OSPI;</div>
<div class="line"><a id="l01635" name="l01635"></a><span class="lineno"> 1635</span><span class="preprocessor">#endif </span><span class="comment">/* OCTOSPI1 || OCTOSPI2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01636" name="l01636"></a><span class="lineno"> 1636</span><span class="preprocessor">#if defined(HRTIM1)</span></div>
<div class="line"><a id="l01637" name="l01637"></a><span class="lineno"> 1637</span>  PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a82dae3f6a5ae6c184bd1b95a88d41fc2">PeriphClockSelection</a> |= RCC_PERIPHCLK_HRTIM1;</div>
<div class="line"><a id="l01638" name="l01638"></a><span class="lineno"> 1638</span><span class="preprocessor">#endif </span><span class="comment">/* HRTIM1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01639" name="l01639"></a><span class="lineno"> 1639</span><span class="preprocessor">#if defined(LTDC)</span></div>
<div class="line"><a id="l01640" name="l01640"></a><span class="lineno"> 1640</span>  PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a82dae3f6a5ae6c184bd1b95a88d41fc2">PeriphClockSelection</a> |= RCC_PERIPHCLK_LTDC;</div>
<div class="line"><a id="l01641" name="l01641"></a><span class="lineno"> 1641</span><span class="preprocessor">#endif </span><span class="comment">/* LTDC */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01642" name="l01642"></a><span class="lineno"> 1642</span><span class="preprocessor">#if defined(DSI)</span></div>
<div class="line"><a id="l01643" name="l01643"></a><span class="lineno"> 1643</span>  PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a82dae3f6a5ae6c184bd1b95a88d41fc2">PeriphClockSelection</a> |= <a class="code hl_define" href="group___r_c_c_ex___periph___clock___selection.html#gaedf8160ad5c145e88f671d092f1f32cd">RCC_PERIPHCLK_DSI</a>;</div>
<div class="line"><a id="l01644" name="l01644"></a><span class="lineno"> 1644</span><span class="preprocessor">#endif </span><span class="comment">/* DSI */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01645" name="l01645"></a><span class="lineno"> 1645</span> </div>
<div class="line"><a id="l01646" name="l01646"></a><span class="lineno"> 1646</span>  <span class="comment">/* Get the PLL3 Clock configuration -----------------------------------------------*/</span></div>
<div class="line"><a id="l01647" name="l01647"></a><span class="lineno"> 1647</span>  PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a175a36b5867bccd31a4a066da476fd80">PLL3</a>.<a class="code hl_variable" href="struct_r_c_c___p_l_l3_init_type_def.html#a5587c368ebacdc27205eb832c2f91af6">PLL3M</a> = (uint32_t)((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCKSELR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6d759fc82747523a2117e8e46901153e">RCC_PLLCKSELR_DIVM3</a>)&gt;&gt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa6116082c7e2d0c981d8a96015fdef12">RCC_PLLCKSELR_DIVM3_Pos</a>);</div>
<div class="line"><a id="l01648" name="l01648"></a><span class="lineno"> 1648</span>  PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a175a36b5867bccd31a4a066da476fd80">PLL3</a>.<a class="code hl_variable" href="struct_r_c_c___p_l_l3_init_type_def.html#a21a36271c6710b44403dbcfb419dc1fb">PLL3N</a> = (uint32_t)((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL3DIVR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa52428cddd23d232709c3229a9a86179">RCC_PLL3DIVR_N3</a>) &gt;&gt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga02dd090dca3e3e3f35bb364946865be1">RCC_PLL3DIVR_N3_Pos</a>)+ 1U;</div>
<div class="line"><a id="l01649" name="l01649"></a><span class="lineno"> 1649</span>  PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a175a36b5867bccd31a4a066da476fd80">PLL3</a>.<a class="code hl_variable" href="struct_r_c_c___p_l_l3_init_type_def.html#a3fd91d26d5651e1adccba173871475f5">PLL3R</a> = (uint32_t)((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL3DIVR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6ec1972dcb702e449f9a60d1a3b89acd">RCC_PLL3DIVR_R3</a>) &gt;&gt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gade95ab4a87d7ea4ba7f367a244078488">RCC_PLL3DIVR_R3_Pos</a>)+ 1U;</div>
<div class="line"><a id="l01650" name="l01650"></a><span class="lineno"> 1650</span>  PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a175a36b5867bccd31a4a066da476fd80">PLL3</a>.<a class="code hl_variable" href="struct_r_c_c___p_l_l3_init_type_def.html#aae5e3f3fa4d08e1167cd4aaad2711f5a">PLL3P</a> = (uint32_t)((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL3DIVR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga18f03661d2240aecc7dc92bbea131485">RCC_PLL3DIVR_P3</a>) &gt;&gt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga86f125dca6411d60d43d6d711d75610e">RCC_PLL3DIVR_P3_Pos</a>)+ 1U;</div>
<div class="line"><a id="l01651" name="l01651"></a><span class="lineno"> 1651</span>  PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a175a36b5867bccd31a4a066da476fd80">PLL3</a>.<a class="code hl_variable" href="struct_r_c_c___p_l_l3_init_type_def.html#a9dd2986188104a0ef363cbc04c61ad0f">PLL3Q</a> = (uint32_t)((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL3DIVR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga97da48a285b7ec4b828f36b3c8dca6ca">RCC_PLL3DIVR_Q3</a>) &gt;&gt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga858928cb5f1e49e1034e54ff86562f9a">RCC_PLL3DIVR_Q3_Pos</a>)+ 1U;</div>
<div class="line"><a id="l01652" name="l01652"></a><span class="lineno"> 1652</span>  PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a175a36b5867bccd31a4a066da476fd80">PLL3</a>.<a class="code hl_variable" href="struct_r_c_c___p_l_l3_init_type_def.html#a67d78f132dc1414771190177e34165a2">PLL3RGE</a> = (uint32_t)((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gabfa3d0cd97f9cfb1e8d94babadf18d42">RCC_PLLCFGR_PLL3RGE</a>) &gt;&gt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8f0171374a075c49daa75d22180695b5">RCC_PLLCFGR_PLL3RGE_Pos</a>);</div>
<div class="line"><a id="l01653" name="l01653"></a><span class="lineno"> 1653</span>  PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a175a36b5867bccd31a4a066da476fd80">PLL3</a>.<a class="code hl_variable" href="struct_r_c_c___p_l_l3_init_type_def.html#a83f1fbc4b616e3e344c574154ca96402">PLL3VCOSEL</a> = (uint32_t)((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7d609c550c8b8bdd43f5558608268b86">RCC_PLLCFGR_PLL3VCOSEL</a>) &gt;&gt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga9ab1c2db0db02ad76820af493c248d9b">RCC_PLLCFGR_PLL3VCOSEL_Pos</a>);</div>
<div class="line"><a id="l01654" name="l01654"></a><span class="lineno"> 1654</span> </div>
<div class="line"><a id="l01655" name="l01655"></a><span class="lineno"> 1655</span>  <span class="comment">/* Get the PLL2 Clock configuration -----------------------------------------------*/</span></div>
<div class="line"><a id="l01656" name="l01656"></a><span class="lineno"> 1656</span>  PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a5342634e61f15982b45ac98bc0754f31">PLL2</a>.<a class="code hl_variable" href="struct_r_c_c___p_l_l2_init_type_def.html#a83eca8b6efcc48c2201fbe14e08e7422">PLL2M</a> = (uint32_t)((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCKSELR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5be6ede9f2d1eedf6c81c01fa06e49a1">RCC_PLLCKSELR_DIVM2</a>)&gt;&gt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga767ad676ddcc8b72bbcd90a94acd01e8">RCC_PLLCKSELR_DIVM2_Pos</a>);</div>
<div class="line"><a id="l01657" name="l01657"></a><span class="lineno"> 1657</span>  PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a5342634e61f15982b45ac98bc0754f31">PLL2</a>.<a class="code hl_variable" href="struct_r_c_c___p_l_l2_init_type_def.html#a762f17d416d8eb4077efbb4902f6ee0c">PLL2N</a> = (uint32_t)((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL2DIVR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5c44c75e6593d78387415353b47b747b">RCC_PLL2DIVR_N2</a>) &gt;&gt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1eefa3b1ee14059e86918f48dd772e08">RCC_PLL2DIVR_N2_Pos</a>)+ 1U;</div>
<div class="line"><a id="l01658" name="l01658"></a><span class="lineno"> 1658</span>  PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a5342634e61f15982b45ac98bc0754f31">PLL2</a>.<a class="code hl_variable" href="struct_r_c_c___p_l_l2_init_type_def.html#adf7940e4bf0166ca23933077ab61ce0b">PLL2R</a> = (uint32_t)((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL2DIVR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa6c3d96aed272b3afe610b408edf04d1">RCC_PLL2DIVR_R2</a>) &gt;&gt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacf52b7b3dbf1ff8b5b1a04155cd3c413">RCC_PLL2DIVR_R2_Pos</a>)+ 1U;</div>
<div class="line"><a id="l01659" name="l01659"></a><span class="lineno"> 1659</span>  PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a5342634e61f15982b45ac98bc0754f31">PLL2</a>.<a class="code hl_variable" href="struct_r_c_c___p_l_l2_init_type_def.html#aa92b48cc78194ebefd09891c76d978d9">PLL2P</a> = (uint32_t)((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL2DIVR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafa50fa2745c1e70c30667151fb5c34b8">RCC_PLL2DIVR_P2</a>) &gt;&gt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf6736391781cb19e755da71d12b1d7e4">RCC_PLL2DIVR_P2_Pos</a>)+ 1U;</div>
<div class="line"><a id="l01660" name="l01660"></a><span class="lineno"> 1660</span>  PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a5342634e61f15982b45ac98bc0754f31">PLL2</a>.<a class="code hl_variable" href="struct_r_c_c___p_l_l2_init_type_def.html#a0390228752feb6154d24c930ecc5e77f">PLL2Q</a> = (uint32_t)((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL2DIVR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0900f30cd7ede7f1be8ded6f31d17aa0">RCC_PLL2DIVR_Q2</a>) &gt;&gt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga98d947b845fd6a236b37bfa4f539ef07">RCC_PLL2DIVR_Q2_Pos</a>)+ 1U;</div>
<div class="line"><a id="l01661" name="l01661"></a><span class="lineno"> 1661</span>  PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a5342634e61f15982b45ac98bc0754f31">PLL2</a>.<a class="code hl_variable" href="struct_r_c_c___p_l_l2_init_type_def.html#a64e8a8643041abc8f6975b46f5bf23dd">PLL2RGE</a> = (uint32_t)((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4567ae4ee2618a3e4fc6c20e4424ea85">RCC_PLLCFGR_PLL2RGE</a>) &gt;&gt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0571960ebae22faa3eec3e21f404ecde">RCC_PLLCFGR_PLL2RGE_Pos</a>);</div>
<div class="line"><a id="l01662" name="l01662"></a><span class="lineno"> 1662</span>  PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a5342634e61f15982b45ac98bc0754f31">PLL2</a>.<a class="code hl_variable" href="struct_r_c_c___p_l_l2_init_type_def.html#a31d2b90e692776de4068d1cced9529e9">PLL2VCOSEL</a> = (uint32_t)((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafd50ec4b0700ec174c89e1f9cec6fed4">RCC_PLLCFGR_PLL2VCOSEL</a>) &gt;&gt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7cb155416c545d8e329f46dfd8f37731">RCC_PLLCFGR_PLL2VCOSEL_Pos</a>);</div>
<div class="line"><a id="l01663" name="l01663"></a><span class="lineno"> 1663</span> </div>
<div class="line"><a id="l01664" name="l01664"></a><span class="lineno"> 1664</span>  <span class="comment">/* Get the USART1 configuration --------------------------------------------*/</span></div>
<div class="line"><a id="l01665" name="l01665"></a><span class="lineno"> 1665</span>  PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#aa45c8166ee733dd26bd9278edbb23d23">Usart16ClockSelection</a>      = <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#gad51ff313be41917e24d3b074f56bb0ba">__HAL_RCC_GET_USART16_SOURCE</a>();</div>
<div class="line"><a id="l01666" name="l01666"></a><span class="lineno"> 1666</span>  <span class="comment">/* Get the USART2/3/4/5/7/8 clock source -----------------------------------*/</span></div>
<div class="line"><a id="l01667" name="l01667"></a><span class="lineno"> 1667</span>  PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#aedaf6244b914e772dbd8fb5726952c30">Usart234578ClockSelection</a>  = <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#ga2de2c847f3e490a5b6ac8b1d13b66883">__HAL_RCC_GET_USART234578_SOURCE</a>();</div>
<div class="line"><a id="l01668" name="l01668"></a><span class="lineno"> 1668</span>  <span class="comment">/* Get the LPUART1 clock source --------------------------------------------*/</span></div>
<div class="line"><a id="l01669" name="l01669"></a><span class="lineno"> 1669</span>  PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a85cccba6173592abc09b69859459de55">Lpuart1ClockSelection</a>      = <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#ga193015f4df5fb541bd4fbbc20d1e20ae">__HAL_RCC_GET_LPUART1_SOURCE</a>();</div>
<div class="line"><a id="l01670" name="l01670"></a><span class="lineno"> 1670</span><span class="preprocessor">#if defined(I2C5)</span></div>
<div class="line"><a id="l01671" name="l01671"></a><span class="lineno"> 1671</span>  <span class="comment">/* Get the I2C1/2/3/5 clock source -----------------------------------------*/</span></div>
<div class="line"><a id="l01672" name="l01672"></a><span class="lineno"> 1672</span>  PeriphClkInit-&gt;I2c1235ClockSelection       = <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#gabc9e99366b5dfab7a6c535f8f48af8d3">__HAL_RCC_GET_I2C1_SOURCE</a>();</div>
<div class="line"><a id="l01673" name="l01673"></a><span class="lineno"> 1673</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01674" name="l01674"></a><span class="lineno"> 1674</span>  <span class="comment">/* Get the I2C1/2/3 clock source -------------------------------------------*/</span></div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"> 1675</span>  PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a31e95932213f430767f8a3fa71b13c17">I2c123ClockSelection</a>       = <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#gabc9e99366b5dfab7a6c535f8f48af8d3">__HAL_RCC_GET_I2C1_SOURCE</a>();</div>
<div class="line"><a id="l01676" name="l01676"></a><span class="lineno"> 1676</span><span class="preprocessor">#endif </span><span class="comment">/*I2C5*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01677" name="l01677"></a><span class="lineno"> 1677</span>  <span class="comment">/* Get the LPTIM1 clock source ---------------------------------------------*/</span></div>
<div class="line"><a id="l01678" name="l01678"></a><span class="lineno"> 1678</span>  PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#ae6bfd4f746dcca2aba6d7b2a72a2bdb3">Lptim1ClockSelection</a>       = <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#gad6688c07a2a8c314df547de8caf378bb">__HAL_RCC_GET_LPTIM1_SOURCE</a>();</div>
<div class="line"><a id="l01679" name="l01679"></a><span class="lineno"> 1679</span>  <span class="comment">/* Get the LPTIM2 clock source ---------------------------------------------*/</span></div>
<div class="line"><a id="l01680" name="l01680"></a><span class="lineno"> 1680</span>  PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a417ceec4819ae29f6b0cf9b455d985c4">Lptim2ClockSelection</a>       = <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#ga806f1d6e6a7d741b4d0524aa849f8ed8">__HAL_RCC_GET_LPTIM2_SOURCE</a>();</div>
<div class="line"><a id="l01681" name="l01681"></a><span class="lineno"> 1681</span>  <span class="comment">/* Get the LPTIM3/4/5 clock source -----------------------------------------*/</span></div>
<div class="line"><a id="l01682" name="l01682"></a><span class="lineno"> 1682</span>  PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a2eb631fb934ebcd2a59e166582ade78c">Lptim345ClockSelection</a>     = <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#ga6b2263ea1e054aee45c85e64dcfeb99f">__HAL_RCC_GET_LPTIM345_SOURCE</a>();</div>
<div class="line"><a id="l01683" name="l01683"></a><span class="lineno"> 1683</span>  <span class="comment">/* Get the SAI1 clock source -----------------------------------------------*/</span></div>
<div class="line"><a id="l01684" name="l01684"></a><span class="lineno"> 1684</span>  PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a7123ff32cc22d9aef2ba9824d27c54ce">Sai1ClockSelection</a>         = <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#ga9af45dae7c2f2f1c8848be68d7bded7e">__HAL_RCC_GET_SAI1_SOURCE</a>();</div>
<div class="line"><a id="l01685" name="l01685"></a><span class="lineno"> 1685</span><span class="preprocessor">#if defined(SAI3)</span></div>
<div class="line"><a id="l01686" name="l01686"></a><span class="lineno"> 1686</span>  <span class="comment">/* Get the SAI2/3 clock source ---------------------------------------------*/</span></div>
<div class="line"><a id="l01687" name="l01687"></a><span class="lineno"> 1687</span>  PeriphClkInit-&gt;Sai23ClockSelection        = __HAL_RCC_GET_SAI23_SOURCE();</div>
<div class="line"><a id="l01688" name="l01688"></a><span class="lineno"> 1688</span><span class="preprocessor">#endif  </span><span class="comment">/*SAI3*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01689" name="l01689"></a><span class="lineno"> 1689</span><span class="preprocessor">#if defined(RCC_CDCCIP1R_SAI2ASEL_0)</span></div>
<div class="line"><a id="l01690" name="l01690"></a><span class="lineno"> 1690</span>  <span class="comment">/* Get the SAI2A clock source ---------------------------------------------*/</span></div>
<div class="line"><a id="l01691" name="l01691"></a><span class="lineno"> 1691</span>  PeriphClkInit-&gt;Sai2AClockSelection        = __HAL_RCC_GET_SAI2A_SOURCE();</div>
<div class="line"><a id="l01692" name="l01692"></a><span class="lineno"> 1692</span><span class="preprocessor">#endif  </span><span class="comment">/*SAI2A*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01693" name="l01693"></a><span class="lineno"> 1693</span><span class="preprocessor">#if defined(RCC_CDCCIP1R_SAI2BSEL_0)</span></div>
<div class="line"><a id="l01694" name="l01694"></a><span class="lineno"> 1694</span>  <span class="comment">/* Get the SAI2B clock source ---------------------------------------------*/</span></div>
<div class="line"><a id="l01695" name="l01695"></a><span class="lineno"> 1695</span>  PeriphClkInit-&gt;Sai2BClockSelection        = __HAL_RCC_GET_SAI2B_SOURCE();</div>
<div class="line"><a id="l01696" name="l01696"></a><span class="lineno"> 1696</span><span class="preprocessor">#endif  </span><span class="comment">/*SAI2B*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01697" name="l01697"></a><span class="lineno"> 1697</span><span class="preprocessor">#if defined(SAI4)</span></div>
<div class="line"><a id="l01698" name="l01698"></a><span class="lineno"> 1698</span>  <span class="comment">/* Get the SAI4A clock source ----------------------------------------------*/</span></div>
<div class="line"><a id="l01699" name="l01699"></a><span class="lineno"> 1699</span>  PeriphClkInit-&gt;Sai4AClockSelection        = __HAL_RCC_GET_SAI4A_SOURCE();</div>
<div class="line"><a id="l01700" name="l01700"></a><span class="lineno"> 1700</span>  <span class="comment">/* Get the SAI4B clock source ----------------------------------------------*/</span></div>
<div class="line"><a id="l01701" name="l01701"></a><span class="lineno"> 1701</span>  PeriphClkInit-&gt;Sai4BClockSelection        = __HAL_RCC_GET_SAI4B_SOURCE();</div>
<div class="line"><a id="l01702" name="l01702"></a><span class="lineno"> 1702</span><span class="preprocessor">#endif  </span><span class="comment">/*SAI4*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01703" name="l01703"></a><span class="lineno"> 1703</span>  <span class="comment">/* Get the RTC clock source ------------------------------------------------*/</span></div>
<div class="line"><a id="l01704" name="l01704"></a><span class="lineno"> 1704</span>  PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a831cc6023077b77683871743290aa720">RTCClockSelection</a>          = <a class="code hl_define" href="group___r_c_c___exported___macros.html#gad40d00ff1c984ebd011ea9f6e7f93c44">__HAL_RCC_GET_RTC_SOURCE</a>();</div>
<div class="line"><a id="l01705" name="l01705"></a><span class="lineno"> 1705</span>  <span class="comment">/* Get the USB clock source ------------------------------------------------*/</span></div>
<div class="line"><a id="l01706" name="l01706"></a><span class="lineno"> 1706</span>  PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a4fc582af08e1d5123cb69df41a412777">UsbClockSelection</a>          = <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#ga2b796e523b7f4c4cd7b5f06b7f995315">__HAL_RCC_GET_USB_SOURCE</a>();</div>
<div class="line"><a id="l01707" name="l01707"></a><span class="lineno"> 1707</span>  <span class="comment">/* Get the SDMMC clock source ----------------------------------------------*/</span></div>
<div class="line"><a id="l01708" name="l01708"></a><span class="lineno"> 1708</span>  PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a174913c08c7f3bcda4f6a97edbe8628b">SdmmcClockSelection</a>        = <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#gacccdca63ee93770444eaab77cd831c75">__HAL_RCC_GET_SDMMC_SOURCE</a>();</div>
<div class="line"><a id="l01709" name="l01709"></a><span class="lineno"> 1709</span>  <span class="comment">/* Get the RNG clock source ------------------------------------------------*/</span></div>
<div class="line"><a id="l01710" name="l01710"></a><span class="lineno"> 1710</span>  PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#ad2ddb2fbd0dbfc86cc5ae6dfab26b195">RngClockSelection</a>          = <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#gad8f27c485f7252991877f8e423b73d46">__HAL_RCC_GET_RNG_SOURCE</a>();</div>
<div class="line"><a id="l01711" name="l01711"></a><span class="lineno"> 1711</span><span class="preprocessor">#if defined(HRTIM1)</span></div>
<div class="line"><a id="l01712" name="l01712"></a><span class="lineno"> 1712</span>  <span class="comment">/* Get the HRTIM1 clock source ---------------------------------------------*/</span></div>
<div class="line"><a id="l01713" name="l01713"></a><span class="lineno"> 1713</span>  PeriphClkInit-&gt;Hrtim1ClockSelection       = __HAL_RCC_GET_HRTIM1_SOURCE();</div>
<div class="line"><a id="l01714" name="l01714"></a><span class="lineno"> 1714</span><span class="preprocessor">#endif </span><span class="comment">/* HRTIM1 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01715" name="l01715"></a><span class="lineno"> 1715</span>  <span class="comment">/* Get the ADC clock source ------------------------------------------------*/</span></div>
<div class="line"><a id="l01716" name="l01716"></a><span class="lineno"> 1716</span>  PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a28e358df2e95d000ccf4984cd14250e8">AdcClockSelection</a>          = <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#ga2ee9f1838a8450f949b548a06ed3bc58">__HAL_RCC_GET_ADC_SOURCE</a>();</div>
<div class="line"><a id="l01717" name="l01717"></a><span class="lineno"> 1717</span>  <span class="comment">/* Get the SWPMI1 clock source ---------------------------------------------*/</span></div>
<div class="line"><a id="l01718" name="l01718"></a><span class="lineno"> 1718</span>  PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#ae302304bf47f553c65d3618d17f84e3b">Swpmi1ClockSelection</a>       = <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#ga3ddf343654e802758b5e779d81122404">__HAL_RCC_GET_SWPMI1_SOURCE</a>();</div>
<div class="line"><a id="l01719" name="l01719"></a><span class="lineno"> 1719</span>  <span class="comment">/* Get the DFSDM1 clock source ---------------------------------------------*/</span></div>
<div class="line"><a id="l01720" name="l01720"></a><span class="lineno"> 1720</span>  PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a76b4f8efa54d7a59d686b8da6aab5e73">Dfsdm1ClockSelection</a>       = <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#ga5bd849cb75a56ae9a27a164e7d3c8575">__HAL_RCC_GET_DFSDM1_SOURCE</a>();</div>
<div class="line"><a id="l01721" name="l01721"></a><span class="lineno"> 1721</span><span class="preprocessor">#if defined(DFSDM2_BASE)</span></div>
<div class="line"><a id="l01722" name="l01722"></a><span class="lineno"> 1722</span>  <span class="comment">/* Get the DFSDM2 clock source ---------------------------------------------*/</span></div>
<div class="line"><a id="l01723" name="l01723"></a><span class="lineno"> 1723</span>  PeriphClkInit-&gt;Dfsdm2ClockSelection       = __HAL_RCC_GET_DFSDM2_SOURCE();</div>
<div class="line"><a id="l01724" name="l01724"></a><span class="lineno"> 1724</span><span class="preprocessor">#endif </span><span class="comment">/* DFSDM2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01725" name="l01725"></a><span class="lineno"> 1725</span>  <span class="comment">/* Get the SPDIFRX clock source --------------------------------------------*/</span></div>
<div class="line"><a id="l01726" name="l01726"></a><span class="lineno"> 1726</span>  PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a4d9395629c1c0acaab6e26d27bff767f">SpdifrxClockSelection</a>      = <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#gad3ddc626288e3b401da0b8547f2ac0d3">__HAL_RCC_GET_SPDIFRX_SOURCE</a>();</div>
<div class="line"><a id="l01727" name="l01727"></a><span class="lineno"> 1727</span>  <span class="comment">/* Get the SPI1/2/3 clock source -------------------------------------------*/</span></div>
<div class="line"><a id="l01728" name="l01728"></a><span class="lineno"> 1728</span>  PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a75f3b81f202c54a91c968759db0ecf6e">Spi123ClockSelection</a>       = <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#ga28d7eae98ab899dc6e1d4e80b8aea33d">__HAL_RCC_GET_SPI123_SOURCE</a>();</div>
<div class="line"><a id="l01729" name="l01729"></a><span class="lineno"> 1729</span>  <span class="comment">/* Get the SPI4/5 clock source ---------------------------------------------*/</span></div>
<div class="line"><a id="l01730" name="l01730"></a><span class="lineno"> 1730</span>  PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#abed3ec857e0ee216ac90a3287741035a">Spi45ClockSelection</a>        = <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#gafdcff08fc3544c712d1f4d2d17994842">__HAL_RCC_GET_SPI45_SOURCE</a>();</div>
<div class="line"><a id="l01731" name="l01731"></a><span class="lineno"> 1731</span>  <span class="comment">/* Get the SPI6 clock source -----------------------------------------------*/</span></div>
<div class="line"><a id="l01732" name="l01732"></a><span class="lineno"> 1732</span>  PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#ae25171683fc9359e790357e8d49fd1b8">Spi6ClockSelection</a>         = <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#ga8e7af9e242f90f474d245e72066e163f">__HAL_RCC_GET_SPI6_SOURCE</a>();</div>
<div class="line"><a id="l01733" name="l01733"></a><span class="lineno"> 1733</span>  <span class="comment">/* Get the FDCAN clock source ----------------------------------------------*/</span></div>
<div class="line"><a id="l01734" name="l01734"></a><span class="lineno"> 1734</span>  PeriphClkInit-&gt;FdcanClockSelection        = __HAL_RCC_GET_FDCAN_SOURCE();</div>
<div class="line"><a id="l01735" name="l01735"></a><span class="lineno"> 1735</span>  <span class="comment">/* Get the CEC clock source ------------------------------------------------*/</span></div>
<div class="line"><a id="l01736" name="l01736"></a><span class="lineno"> 1736</span>  PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a6d9e430dc55e4e7875b3f7850a0def3c">CecClockSelection</a>          = <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#ga7a636a5c50887bba7270924c3eb6ef2f">__HAL_RCC_GET_CEC_SOURCE</a>();</div>
<div class="line"><a id="l01737" name="l01737"></a><span class="lineno"> 1737</span>  <span class="comment">/* Get the FMC clock source ------------------------------------------------*/</span></div>
<div class="line"><a id="l01738" name="l01738"></a><span class="lineno"> 1738</span>  PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#add8b46eef0569a1b9af4af413da0b634">FmcClockSelection</a>          = <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#ga48733b3d8faeb67777184a503bbbf2fa">__HAL_RCC_GET_FMC_SOURCE</a>();</div>
<div class="line"><a id="l01739" name="l01739"></a><span class="lineno"> 1739</span><span class="preprocessor">#if defined(QUADSPI)</span></div>
<div class="line"><a id="l01740" name="l01740"></a><span class="lineno"> 1740</span>  <span class="comment">/* Get the QSPI clock source -----------------------------------------------*/</span></div>
<div class="line"><a id="l01741" name="l01741"></a><span class="lineno"> 1741</span>  PeriphClkInit-&gt;QspiClockSelection         = __HAL_RCC_GET_QSPI_SOURCE();</div>
<div class="line"><a id="l01742" name="l01742"></a><span class="lineno"> 1742</span><span class="preprocessor">#endif </span><span class="comment">/* QUADSPI */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01743" name="l01743"></a><span class="lineno"> 1743</span><span class="preprocessor">#if defined(OCTOSPI1) || defined(OCTOSPI2)</span></div>
<div class="line"><a id="l01744" name="l01744"></a><span class="lineno"> 1744</span>  <span class="comment">/* Get the OSPI clock source -----------------------------------------------*/</span></div>
<div class="line"><a id="l01745" name="l01745"></a><span class="lineno"> 1745</span>  PeriphClkInit-&gt;OspiClockSelection         = __HAL_RCC_GET_OSPI_SOURCE();</div>
<div class="line"><a id="l01746" name="l01746"></a><span class="lineno"> 1746</span><span class="preprocessor">#endif </span><span class="comment">/* OCTOSPI1 || OCTOSPI2 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01747" name="l01747"></a><span class="lineno"> 1747</span> </div>
<div class="line"><a id="l01748" name="l01748"></a><span class="lineno"> 1748</span><span class="preprocessor">#if defined(DSI)</span></div>
<div class="line"><a id="l01749" name="l01749"></a><span class="lineno"> 1749</span>  <span class="comment">/* Get the DSI clock source ------------------------------------------------*/</span></div>
<div class="line"><a id="l01750" name="l01750"></a><span class="lineno"> 1750</span>  PeriphClkInit-&gt;DsiClockSelection          = __HAL_RCC_GET_DSI_SOURCE();</div>
<div class="line"><a id="l01751" name="l01751"></a><span class="lineno"> 1751</span><span class="preprocessor">#endif </span><span class="comment">/*DSI*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01752" name="l01752"></a><span class="lineno"> 1752</span> </div>
<div class="line"><a id="l01753" name="l01753"></a><span class="lineno"> 1753</span>  <span class="comment">/* Get the CKPER clock source ----------------------------------------------*/</span></div>
<div class="line"><a id="l01754" name="l01754"></a><span class="lineno"> 1754</span>  PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a051738051123d1e7e1e735eaf06d7fba">CkperClockSelection</a>        = <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#ga5d047265ca753e28b45b09e53c3f50fe">__HAL_RCC_GET_CLKP_SOURCE</a>();</div>
<div class="line"><a id="l01755" name="l01755"></a><span class="lineno"> 1755</span> </div>
<div class="line"><a id="l01756" name="l01756"></a><span class="lineno"> 1756</span>  <span class="comment">/* Get the TIM Prescaler configuration -------------------------------------*/</span></div>
<div class="line"><a id="l01757" name="l01757"></a><span class="lineno"> 1757</span>  <span class="keywordflow">if</span> ((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6d6448d5ee420f8cc87b22b1201f5be2">RCC_CFGR_TIMPRE</a>) == 0U)</div>
<div class="line"><a id="l01758" name="l01758"></a><span class="lineno"> 1758</span>  {</div>
<div class="line"><a id="l01759" name="l01759"></a><span class="lineno"> 1759</span>    PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a3ed872be022ac98c5443730c10dfc5c4">TIMPresSelection</a> = <a class="code hl_define" href="group___r_c_c_ex___t_i_m___prescaler___selection.html#ga8151264a427f3eec6e6b641b8bbcbafa">RCC_TIMPRES_DESACTIVATED</a>;</div>
<div class="line"><a id="l01760" name="l01760"></a><span class="lineno"> 1760</span>  }</div>
<div class="line"><a id="l01761" name="l01761"></a><span class="lineno"> 1761</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01762" name="l01762"></a><span class="lineno"> 1762</span>  {</div>
<div class="line"><a id="l01763" name="l01763"></a><span class="lineno"> 1763</span>    PeriphClkInit-&gt;<a class="code hl_variable" href="struct_r_c_c___periph_c_l_k_init_type_def.html#a3ed872be022ac98c5443730c10dfc5c4">TIMPresSelection</a> = <a class="code hl_define" href="group___r_c_c_ex___t_i_m___prescaler___selection.html#gae93dc9065111c8aa0e44c30dacc38536">RCC_TIMPRES_ACTIVATED</a>;</div>
<div class="line"><a id="l01764" name="l01764"></a><span class="lineno"> 1764</span>  }</div>
<div class="line"><a id="l01765" name="l01765"></a><span class="lineno"> 1765</span>}</div>
<div class="line"><a id="l01766" name="l01766"></a><span class="lineno"> 1766</span> </div>
<div class="line"><a id="l01786" name="l01786"></a><span class="lineno"> 1786</span>uint32_t <a class="code hl_function" href="group___r_c_c_ex___exported___functions___group1.html#ga14acaeb88163a6bb0839470b753ba1bd">HAL_RCCEx_GetPeriphCLKFreq</a>(uint32_t PeriphClk)</div>
<div class="line"><a id="l01787" name="l01787"></a><span class="lineno"> 1787</span>{</div>
<div class="line"><a id="l01788" name="l01788"></a><span class="lineno"> 1788</span>  <a class="code hl_struct" href="struct_p_l_l1___clocks_type_def.html">PLL1_ClocksTypeDef</a> pll1_clocks;</div>
<div class="line"><a id="l01789" name="l01789"></a><span class="lineno"> 1789</span>  <a class="code hl_struct" href="struct_p_l_l2___clocks_type_def.html">PLL2_ClocksTypeDef</a> pll2_clocks;</div>
<div class="line"><a id="l01790" name="l01790"></a><span class="lineno"> 1790</span>  <a class="code hl_struct" href="struct_p_l_l3___clocks_type_def.html">PLL3_ClocksTypeDef</a> pll3_clocks;</div>
<div class="line"><a id="l01791" name="l01791"></a><span class="lineno"> 1791</span> </div>
<div class="line"><a id="l01792" name="l01792"></a><span class="lineno"> 1792</span>  <span class="comment">/* This variable is used to store the clock frequency (value in Hz) */</span></div>
<div class="line"><a id="l01793" name="l01793"></a><span class="lineno"> 1793</span>  uint32_t frequency;</div>
<div class="line"><a id="l01794" name="l01794"></a><span class="lineno"> 1794</span>  <span class="comment">/* This variable is used to store the SAI and CKP clock source */</span></div>
<div class="line"><a id="l01795" name="l01795"></a><span class="lineno"> 1795</span>  uint32_t saiclocksource;</div>
<div class="line"><a id="l01796" name="l01796"></a><span class="lineno"> 1796</span>  uint32_t ckpclocksource;</div>
<div class="line"><a id="l01797" name="l01797"></a><span class="lineno"> 1797</span>  uint32_t srcclk;</div>
<div class="line"><a id="l01798" name="l01798"></a><span class="lineno"> 1798</span> </div>
<div class="line"><a id="l01799" name="l01799"></a><span class="lineno"> 1799</span>  <span class="keywordflow">if</span> (PeriphClk == <a class="code hl_define" href="group___r_c_c_ex___periph___clock___selection.html#ga9b5a57e48c326c3b477b8361f6f246b8">RCC_PERIPHCLK_SAI1</a>)</div>
<div class="line"><a id="l01800" name="l01800"></a><span class="lineno"> 1800</span>    {</div>
<div class="line"><a id="l01801" name="l01801"></a><span class="lineno"> 1801</span> </div>
<div class="line"><a id="l01802" name="l01802"></a><span class="lineno"> 1802</span>      saiclocksource= <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#ga9af45dae7c2f2f1c8848be68d7bded7e">__HAL_RCC_GET_SAI1_SOURCE</a>();</div>
<div class="line"><a id="l01803" name="l01803"></a><span class="lineno"> 1803</span> </div>
<div class="line"><a id="l01804" name="l01804"></a><span class="lineno"> 1804</span>      <span class="keywordflow">switch</span> (saiclocksource)</div>
<div class="line"><a id="l01805" name="l01805"></a><span class="lineno"> 1805</span>      {</div>
<div class="line"><a id="l01806" name="l01806"></a><span class="lineno"> 1806</span>      <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___s_a_i1___clock___source.html#gae8340f1b05a35966d08c1e547663b3ec">RCC_SAI1CLKSOURCE_PLL</a>: <span class="comment">/* PLL1 is the clock source for SAI1 */</span></div>
<div class="line"><a id="l01807" name="l01807"></a><span class="lineno"> 1807</span>        {</div>
<div class="line"><a id="l01808" name="l01808"></a><span class="lineno"> 1808</span>         <span class="keywordflow">if</span> (<a class="code hl_define" href="stm32h7xx__hal__def_8h.html#a5b44dfd2a26f85f7b628b0945daff2c3">HAL_IS_BIT_SET</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga36cbfbda9151a0d8953f3460e07a95db">RCC_CR_PLL1RDY</a>))</div>
<div class="line"><a id="l01809" name="l01809"></a><span class="lineno"> 1809</span>         {</div>
<div class="line"><a id="l01810" name="l01810"></a><span class="lineno"> 1810</span>           <a class="code hl_function" href="group___r_c_c_ex___exported___functions___group1.html#gab337c3e7337cd51213340dc99aed1307">HAL_RCCEx_GetPLL1ClockFreq</a>(&amp;pll1_clocks);</div>
<div class="line"><a id="l01811" name="l01811"></a><span class="lineno"> 1811</span>           frequency = pll1_clocks.<a class="code hl_variable" href="struct_p_l_l1___clocks_type_def.html#a10a577df67784eb604e643e00de75ac9">PLL1_Q_Frequency</a>;</div>
<div class="line"><a id="l01812" name="l01812"></a><span class="lineno"> 1812</span>         }</div>
<div class="line"><a id="l01813" name="l01813"></a><span class="lineno"> 1813</span>         <span class="keywordflow">else</span></div>
<div class="line"><a id="l01814" name="l01814"></a><span class="lineno"> 1814</span>         {</div>
<div class="line"><a id="l01815" name="l01815"></a><span class="lineno"> 1815</span>           frequency = 0;</div>
<div class="line"><a id="l01816" name="l01816"></a><span class="lineno"> 1816</span>         }</div>
<div class="line"><a id="l01817" name="l01817"></a><span class="lineno"> 1817</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01818" name="l01818"></a><span class="lineno"> 1818</span>        }</div>
<div class="line"><a id="l01819" name="l01819"></a><span class="lineno"> 1819</span>      <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___s_a_i1___clock___source.html#ga1742f4cc98186bc395ad1a03f2dda0ce">RCC_SAI1CLKSOURCE_PLL2</a>: <span class="comment">/* PLL2 is the clock source for SAI1 */</span></div>
<div class="line"><a id="l01820" name="l01820"></a><span class="lineno"> 1820</span>        {</div>
<div class="line"><a id="l01821" name="l01821"></a><span class="lineno"> 1821</span>         <span class="keywordflow">if</span> (<a class="code hl_define" href="stm32h7xx__hal__def_8h.html#a5b44dfd2a26f85f7b628b0945daff2c3">HAL_IS_BIT_SET</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga24fa002379ec3fd9063457f412250327">RCC_CR_PLL2RDY</a>))</div>
<div class="line"><a id="l01822" name="l01822"></a><span class="lineno"> 1822</span>         {</div>
<div class="line"><a id="l01823" name="l01823"></a><span class="lineno"> 1823</span>          <a class="code hl_function" href="group___r_c_c_ex___exported___functions___group1.html#gafef61fa6c64f47497900d47b258c609a">HAL_RCCEx_GetPLL2ClockFreq</a>(&amp;pll2_clocks);</div>
<div class="line"><a id="l01824" name="l01824"></a><span class="lineno"> 1824</span>          frequency = pll2_clocks.<a class="code hl_variable" href="struct_p_l_l2___clocks_type_def.html#ad3c6da0c257e094ee41777e7079dd90c">PLL2_P_Frequency</a>;</div>
<div class="line"><a id="l01825" name="l01825"></a><span class="lineno"> 1825</span>         }</div>
<div class="line"><a id="l01826" name="l01826"></a><span class="lineno"> 1826</span>         <span class="keywordflow">else</span></div>
<div class="line"><a id="l01827" name="l01827"></a><span class="lineno"> 1827</span>         {</div>
<div class="line"><a id="l01828" name="l01828"></a><span class="lineno"> 1828</span>           frequency = 0;</div>
<div class="line"><a id="l01829" name="l01829"></a><span class="lineno"> 1829</span>         }</div>
<div class="line"><a id="l01830" name="l01830"></a><span class="lineno"> 1830</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01831" name="l01831"></a><span class="lineno"> 1831</span>        }</div>
<div class="line"><a id="l01832" name="l01832"></a><span class="lineno"> 1832</span> </div>
<div class="line"><a id="l01833" name="l01833"></a><span class="lineno"> 1833</span>      <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___s_a_i1___clock___source.html#gae30dc8fcfbd1d6a20dcd13e224909d85">RCC_SAI1CLKSOURCE_PLL3</a>: <span class="comment">/* PLL3 is the clock source for SAI1 */</span></div>
<div class="line"><a id="l01834" name="l01834"></a><span class="lineno"> 1834</span>        {</div>
<div class="line"><a id="l01835" name="l01835"></a><span class="lineno"> 1835</span>         <span class="keywordflow">if</span> (<a class="code hl_define" href="stm32h7xx__hal__def_8h.html#a5b44dfd2a26f85f7b628b0945daff2c3">HAL_IS_BIT_SET</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3ea07157abac14618b2ac3f2e9bfa9b9">RCC_CR_PLL3RDY</a>))</div>
<div class="line"><a id="l01836" name="l01836"></a><span class="lineno"> 1836</span>         {</div>
<div class="line"><a id="l01837" name="l01837"></a><span class="lineno"> 1837</span>          <a class="code hl_function" href="group___r_c_c_ex___exported___functions___group1.html#ga95d5e7fe6070aa6e9b94d8d6b6aa0f19">HAL_RCCEx_GetPLL3ClockFreq</a>(&amp;pll3_clocks);</div>
<div class="line"><a id="l01838" name="l01838"></a><span class="lineno"> 1838</span>          frequency = pll3_clocks.<a class="code hl_variable" href="struct_p_l_l3___clocks_type_def.html#a06be9b7819d4e9009ea78c9ac1a68e9c">PLL3_P_Frequency</a>;</div>
<div class="line"><a id="l01839" name="l01839"></a><span class="lineno"> 1839</span>         }</div>
<div class="line"><a id="l01840" name="l01840"></a><span class="lineno"> 1840</span>         <span class="keywordflow">else</span></div>
<div class="line"><a id="l01841" name="l01841"></a><span class="lineno"> 1841</span>         {</div>
<div class="line"><a id="l01842" name="l01842"></a><span class="lineno"> 1842</span>           frequency = 0;</div>
<div class="line"><a id="l01843" name="l01843"></a><span class="lineno"> 1843</span>         }</div>
<div class="line"><a id="l01844" name="l01844"></a><span class="lineno"> 1844</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01845" name="l01845"></a><span class="lineno"> 1845</span>        }</div>
<div class="line"><a id="l01846" name="l01846"></a><span class="lineno"> 1846</span> </div>
<div class="line"><a id="l01847" name="l01847"></a><span class="lineno"> 1847</span>      <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___s_a_i1___clock___source.html#ga11b4d76d667085634f428410fc425425">RCC_SAI1CLKSOURCE_CLKP</a>: <span class="comment">/* CKPER is the clock source for SAI1*/</span></div>
<div class="line"><a id="l01848" name="l01848"></a><span class="lineno"> 1848</span>        {</div>
<div class="line"><a id="l01849" name="l01849"></a><span class="lineno"> 1849</span> </div>
<div class="line"><a id="l01850" name="l01850"></a><span class="lineno"> 1850</span>          ckpclocksource= <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#ga5d047265ca753e28b45b09e53c3f50fe">__HAL_RCC_GET_CLKP_SOURCE</a>();</div>
<div class="line"><a id="l01851" name="l01851"></a><span class="lineno"> 1851</span> </div>
<div class="line"><a id="l01852" name="l01852"></a><span class="lineno"> 1852</span>          <span class="keywordflow">if</span> ((<a class="code hl_define" href="stm32h7xx__hal__def_8h.html#a5b44dfd2a26f85f7b628b0945daff2c3">HAL_IS_BIT_SET</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a>)) &amp;&amp; (ckpclocksource == <a class="code hl_define" href="group___r_c_c_ex___c_l_k_p___clock___source.html#ga931812906ad59e0f5ff675063888c2a3">RCC_CLKPSOURCE_HSI</a>))</div>
<div class="line"><a id="l01853" name="l01853"></a><span class="lineno"> 1853</span>          {</div>
<div class="line"><a id="l01854" name="l01854"></a><span class="lineno"> 1854</span>            <span class="comment">/* In Case the CKPER Source is HSI */</span></div>
<div class="line"><a id="l01855" name="l01855"></a><span class="lineno"> 1855</span>            frequency = (<a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#aaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a> &gt;&gt; (<a class="code hl_define" href="group___r_c_c___exported___macros.html#ga8850afc9537ef7183af070aa77e26481">__HAL_RCC_GET_HSI_DIVIDER</a>()&gt;&gt; 3));</div>
<div class="line"><a id="l01856" name="l01856"></a><span class="lineno"> 1856</span>          }</div>
<div class="line"><a id="l01857" name="l01857"></a><span class="lineno"> 1857</span> </div>
<div class="line"><a id="l01858" name="l01858"></a><span class="lineno"> 1858</span>          <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((<a class="code hl_define" href="stm32h7xx__hal__def_8h.html#a5b44dfd2a26f85f7b628b0945daff2c3">HAL_IS_BIT_SET</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0d971927bd61ee8d8c607e0c93a82b27">RCC_CR_CSIRDY</a>)) &amp;&amp; (ckpclocksource == <a class="code hl_define" href="group___r_c_c_ex___c_l_k_p___clock___source.html#ga7010519d2a24e177d73354af81eff627">RCC_CLKPSOURCE_CSI</a>))</div>
<div class="line"><a id="l01859" name="l01859"></a><span class="lineno"> 1859</span>          {</div>
<div class="line"><a id="l01860" name="l01860"></a><span class="lineno"> 1860</span>            <span class="comment">/* In Case the CKPER Source is CSI */</span></div>
<div class="line"><a id="l01861" name="l01861"></a><span class="lineno"> 1861</span>            frequency = <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a4dcbff36a4b1cfd045c01d59084255d0">CSI_VALUE</a>;</div>
<div class="line"><a id="l01862" name="l01862"></a><span class="lineno"> 1862</span>          }</div>
<div class="line"><a id="l01863" name="l01863"></a><span class="lineno"> 1863</span> </div>
<div class="line"><a id="l01864" name="l01864"></a><span class="lineno"> 1864</span>          <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((<a class="code hl_define" href="stm32h7xx__hal__def_8h.html#a5b44dfd2a26f85f7b628b0945daff2c3">HAL_IS_BIT_SET</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>)) &amp;&amp; (ckpclocksource == <a class="code hl_define" href="group___r_c_c_ex___c_l_k_p___clock___source.html#gace3d6bfba43dc6ccd64a1ea3e66a7f1a">RCC_CLKPSOURCE_HSE</a>))</div>
<div class="line"><a id="l01865" name="l01865"></a><span class="lineno"> 1865</span>          {</div>
<div class="line"><a id="l01866" name="l01866"></a><span class="lineno"> 1866</span>            <span class="comment">/* In Case the CKPER Source is HSE */</span></div>
<div class="line"><a id="l01867" name="l01867"></a><span class="lineno"> 1867</span>            frequency = <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#aeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a>;</div>
<div class="line"><a id="l01868" name="l01868"></a><span class="lineno"> 1868</span>          }</div>
<div class="line"><a id="l01869" name="l01869"></a><span class="lineno"> 1869</span> </div>
<div class="line"><a id="l01870" name="l01870"></a><span class="lineno"> 1870</span>          <span class="keywordflow">else</span></div>
<div class="line"><a id="l01871" name="l01871"></a><span class="lineno"> 1871</span>          {</div>
<div class="line"><a id="l01872" name="l01872"></a><span class="lineno"> 1872</span>            <span class="comment">/* In Case the CKPER is disabled*/</span></div>
<div class="line"><a id="l01873" name="l01873"></a><span class="lineno"> 1873</span>            frequency = 0;</div>
<div class="line"><a id="l01874" name="l01874"></a><span class="lineno"> 1874</span>          }</div>
<div class="line"><a id="l01875" name="l01875"></a><span class="lineno"> 1875</span> </div>
<div class="line"><a id="l01876" name="l01876"></a><span class="lineno"> 1876</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01877" name="l01877"></a><span class="lineno"> 1877</span>        }</div>
<div class="line"><a id="l01878" name="l01878"></a><span class="lineno"> 1878</span> </div>
<div class="line"><a id="l01879" name="l01879"></a><span class="lineno"> 1879</span>      <span class="keywordflow">case</span> (<a class="code hl_define" href="group___r_c_c_ex___s_a_i1___clock___source.html#ga29ce7333b6f1e3430d2ba46b58513ba9">RCC_SAI1CLKSOURCE_PIN</a>): <span class="comment">/* External clock is the clock source for SAI1 */</span></div>
<div class="line"><a id="l01880" name="l01880"></a><span class="lineno"> 1880</span>        {</div>
<div class="line"><a id="l01881" name="l01881"></a><span class="lineno"> 1881</span>          frequency = <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a8c47c935e91e70569098b41718558648">EXTERNAL_CLOCK_VALUE</a>;</div>
<div class="line"><a id="l01882" name="l01882"></a><span class="lineno"> 1882</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01883" name="l01883"></a><span class="lineno"> 1883</span>        }</div>
<div class="line"><a id="l01884" name="l01884"></a><span class="lineno"> 1884</span>      default :</div>
<div class="line"><a id="l01885" name="l01885"></a><span class="lineno"> 1885</span>        {</div>
<div class="line"><a id="l01886" name="l01886"></a><span class="lineno"> 1886</span>          frequency = 0;</div>
<div class="line"><a id="l01887" name="l01887"></a><span class="lineno"> 1887</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01888" name="l01888"></a><span class="lineno"> 1888</span>        }</div>
<div class="line"><a id="l01889" name="l01889"></a><span class="lineno"> 1889</span>      }</div>
<div class="line"><a id="l01890" name="l01890"></a><span class="lineno"> 1890</span>    }</div>
<div class="line"><a id="l01891" name="l01891"></a><span class="lineno"> 1891</span> </div>
<div class="line"><a id="l01892" name="l01892"></a><span class="lineno"> 1892</span><span class="preprocessor">#if defined(SAI3)</span></div>
<div class="line"><a id="l01893" name="l01893"></a><span class="lineno"> 1893</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PeriphClk == RCC_PERIPHCLK_SAI23)</div>
<div class="line"><a id="l01894" name="l01894"></a><span class="lineno"> 1894</span>    {</div>
<div class="line"><a id="l01895" name="l01895"></a><span class="lineno"> 1895</span> </div>
<div class="line"><a id="l01896" name="l01896"></a><span class="lineno"> 1896</span>      saiclocksource= __HAL_RCC_GET_SAI23_SOURCE();</div>
<div class="line"><a id="l01897" name="l01897"></a><span class="lineno"> 1897</span> </div>
<div class="line"><a id="l01898" name="l01898"></a><span class="lineno"> 1898</span>      <span class="keywordflow">switch</span> (saiclocksource)</div>
<div class="line"><a id="l01899" name="l01899"></a><span class="lineno"> 1899</span>      {</div>
<div class="line"><a id="l01900" name="l01900"></a><span class="lineno"> 1900</span>      <span class="keywordflow">case</span> RCC_SAI23CLKSOURCE_PLL: <span class="comment">/* PLL1 is the clock source for SAI2/3 */</span></div>
<div class="line"><a id="l01901" name="l01901"></a><span class="lineno"> 1901</span>        {</div>
<div class="line"><a id="l01902" name="l01902"></a><span class="lineno"> 1902</span>         <span class="keywordflow">if</span> (<a class="code hl_define" href="stm32h7xx__hal__def_8h.html#a5b44dfd2a26f85f7b628b0945daff2c3">HAL_IS_BIT_SET</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga36cbfbda9151a0d8953f3460e07a95db">RCC_CR_PLL1RDY</a>))</div>
<div class="line"><a id="l01903" name="l01903"></a><span class="lineno"> 1903</span>         {</div>
<div class="line"><a id="l01904" name="l01904"></a><span class="lineno"> 1904</span>          <a class="code hl_function" href="group___r_c_c_ex___exported___functions___group1.html#gab337c3e7337cd51213340dc99aed1307">HAL_RCCEx_GetPLL1ClockFreq</a>(&amp;pll1_clocks);</div>
<div class="line"><a id="l01905" name="l01905"></a><span class="lineno"> 1905</span>          frequency = pll1_clocks.<a class="code hl_variable" href="struct_p_l_l1___clocks_type_def.html#a10a577df67784eb604e643e00de75ac9">PLL1_Q_Frequency</a>;</div>
<div class="line"><a id="l01906" name="l01906"></a><span class="lineno"> 1906</span>         }</div>
<div class="line"><a id="l01907" name="l01907"></a><span class="lineno"> 1907</span>         <span class="keywordflow">else</span></div>
<div class="line"><a id="l01908" name="l01908"></a><span class="lineno"> 1908</span>         {</div>
<div class="line"><a id="l01909" name="l01909"></a><span class="lineno"> 1909</span>           frequency = 0;</div>
<div class="line"><a id="l01910" name="l01910"></a><span class="lineno"> 1910</span>         }</div>
<div class="line"><a id="l01911" name="l01911"></a><span class="lineno"> 1911</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01912" name="l01912"></a><span class="lineno"> 1912</span>        }</div>
<div class="line"><a id="l01913" name="l01913"></a><span class="lineno"> 1913</span>      <span class="keywordflow">case</span> RCC_SAI23CLKSOURCE_PLL2: <span class="comment">/* PLL2 is the clock source for SAI2/3 */</span></div>
<div class="line"><a id="l01914" name="l01914"></a><span class="lineno"> 1914</span>        {</div>
<div class="line"><a id="l01915" name="l01915"></a><span class="lineno"> 1915</span>         <span class="keywordflow">if</span> (<a class="code hl_define" href="stm32h7xx__hal__def_8h.html#a5b44dfd2a26f85f7b628b0945daff2c3">HAL_IS_BIT_SET</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga24fa002379ec3fd9063457f412250327">RCC_CR_PLL2RDY</a>))</div>
<div class="line"><a id="l01916" name="l01916"></a><span class="lineno"> 1916</span>         {</div>
<div class="line"><a id="l01917" name="l01917"></a><span class="lineno"> 1917</span>          <a class="code hl_function" href="group___r_c_c_ex___exported___functions___group1.html#gafef61fa6c64f47497900d47b258c609a">HAL_RCCEx_GetPLL2ClockFreq</a>(&amp;pll2_clocks);</div>
<div class="line"><a id="l01918" name="l01918"></a><span class="lineno"> 1918</span>          frequency = pll2_clocks.<a class="code hl_variable" href="struct_p_l_l2___clocks_type_def.html#ad3c6da0c257e094ee41777e7079dd90c">PLL2_P_Frequency</a>;</div>
<div class="line"><a id="l01919" name="l01919"></a><span class="lineno"> 1919</span>         }</div>
<div class="line"><a id="l01920" name="l01920"></a><span class="lineno"> 1920</span>         <span class="keywordflow">else</span></div>
<div class="line"><a id="l01921" name="l01921"></a><span class="lineno"> 1921</span>         {</div>
<div class="line"><a id="l01922" name="l01922"></a><span class="lineno"> 1922</span>           frequency = 0;</div>
<div class="line"><a id="l01923" name="l01923"></a><span class="lineno"> 1923</span>         }</div>
<div class="line"><a id="l01924" name="l01924"></a><span class="lineno"> 1924</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01925" name="l01925"></a><span class="lineno"> 1925</span>        }</div>
<div class="line"><a id="l01926" name="l01926"></a><span class="lineno"> 1926</span> </div>
<div class="line"><a id="l01927" name="l01927"></a><span class="lineno"> 1927</span>      <span class="keywordflow">case</span> RCC_SAI23CLKSOURCE_PLL3: <span class="comment">/* PLL3 is the clock source for SAI2/3 */</span></div>
<div class="line"><a id="l01928" name="l01928"></a><span class="lineno"> 1928</span>        {</div>
<div class="line"><a id="l01929" name="l01929"></a><span class="lineno"> 1929</span>         <span class="keywordflow">if</span> (<a class="code hl_define" href="stm32h7xx__hal__def_8h.html#a5b44dfd2a26f85f7b628b0945daff2c3">HAL_IS_BIT_SET</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3ea07157abac14618b2ac3f2e9bfa9b9">RCC_CR_PLL3RDY</a>))</div>
<div class="line"><a id="l01930" name="l01930"></a><span class="lineno"> 1930</span>         {</div>
<div class="line"><a id="l01931" name="l01931"></a><span class="lineno"> 1931</span>          <a class="code hl_function" href="group___r_c_c_ex___exported___functions___group1.html#ga95d5e7fe6070aa6e9b94d8d6b6aa0f19">HAL_RCCEx_GetPLL3ClockFreq</a>(&amp;pll3_clocks);</div>
<div class="line"><a id="l01932" name="l01932"></a><span class="lineno"> 1932</span>          frequency = pll3_clocks.<a class="code hl_variable" href="struct_p_l_l3___clocks_type_def.html#a06be9b7819d4e9009ea78c9ac1a68e9c">PLL3_P_Frequency</a>;</div>
<div class="line"><a id="l01933" name="l01933"></a><span class="lineno"> 1933</span>         }</div>
<div class="line"><a id="l01934" name="l01934"></a><span class="lineno"> 1934</span>         <span class="keywordflow">else</span></div>
<div class="line"><a id="l01935" name="l01935"></a><span class="lineno"> 1935</span>         {</div>
<div class="line"><a id="l01936" name="l01936"></a><span class="lineno"> 1936</span>           frequency = 0;</div>
<div class="line"><a id="l01937" name="l01937"></a><span class="lineno"> 1937</span>         }</div>
<div class="line"><a id="l01938" name="l01938"></a><span class="lineno"> 1938</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01939" name="l01939"></a><span class="lineno"> 1939</span>        }</div>
<div class="line"><a id="l01940" name="l01940"></a><span class="lineno"> 1940</span> </div>
<div class="line"><a id="l01941" name="l01941"></a><span class="lineno"> 1941</span>      <span class="keywordflow">case</span> RCC_SAI23CLKSOURCE_CLKP: <span class="comment">/* CKPER is the clock source for SAI2/3 */</span></div>
<div class="line"><a id="l01942" name="l01942"></a><span class="lineno"> 1942</span>        {</div>
<div class="line"><a id="l01943" name="l01943"></a><span class="lineno"> 1943</span> </div>
<div class="line"><a id="l01944" name="l01944"></a><span class="lineno"> 1944</span>          ckpclocksource= <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#ga5d047265ca753e28b45b09e53c3f50fe">__HAL_RCC_GET_CLKP_SOURCE</a>();</div>
<div class="line"><a id="l01945" name="l01945"></a><span class="lineno"> 1945</span> </div>
<div class="line"><a id="l01946" name="l01946"></a><span class="lineno"> 1946</span>          <span class="keywordflow">if</span> ((<a class="code hl_define" href="stm32h7xx__hal__def_8h.html#a5b44dfd2a26f85f7b628b0945daff2c3">HAL_IS_BIT_SET</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a>)) &amp;&amp; (ckpclocksource == <a class="code hl_define" href="group___r_c_c_ex___c_l_k_p___clock___source.html#ga931812906ad59e0f5ff675063888c2a3">RCC_CLKPSOURCE_HSI</a>))</div>
<div class="line"><a id="l01947" name="l01947"></a><span class="lineno"> 1947</span>          {</div>
<div class="line"><a id="l01948" name="l01948"></a><span class="lineno"> 1948</span>            <span class="comment">/* In Case the CKPER Source is HSI */</span></div>
<div class="line"><a id="l01949" name="l01949"></a><span class="lineno"> 1949</span>            frequency = (<a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#aaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a> &gt;&gt; (<a class="code hl_define" href="group___r_c_c___exported___macros.html#ga8850afc9537ef7183af070aa77e26481">__HAL_RCC_GET_HSI_DIVIDER</a>()&gt;&gt; 3));</div>
<div class="line"><a id="l01950" name="l01950"></a><span class="lineno"> 1950</span>          }</div>
<div class="line"><a id="l01951" name="l01951"></a><span class="lineno"> 1951</span> </div>
<div class="line"><a id="l01952" name="l01952"></a><span class="lineno"> 1952</span>          <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((<a class="code hl_define" href="stm32h7xx__hal__def_8h.html#a5b44dfd2a26f85f7b628b0945daff2c3">HAL_IS_BIT_SET</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0d971927bd61ee8d8c607e0c93a82b27">RCC_CR_CSIRDY</a>)) &amp;&amp; (ckpclocksource == <a class="code hl_define" href="group___r_c_c_ex___c_l_k_p___clock___source.html#ga7010519d2a24e177d73354af81eff627">RCC_CLKPSOURCE_CSI</a>))</div>
<div class="line"><a id="l01953" name="l01953"></a><span class="lineno"> 1953</span>          {</div>
<div class="line"><a id="l01954" name="l01954"></a><span class="lineno"> 1954</span>            <span class="comment">/* In Case the CKPER Source is CSI */</span></div>
<div class="line"><a id="l01955" name="l01955"></a><span class="lineno"> 1955</span>            frequency = <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a4dcbff36a4b1cfd045c01d59084255d0">CSI_VALUE</a>;</div>
<div class="line"><a id="l01956" name="l01956"></a><span class="lineno"> 1956</span>          }</div>
<div class="line"><a id="l01957" name="l01957"></a><span class="lineno"> 1957</span> </div>
<div class="line"><a id="l01958" name="l01958"></a><span class="lineno"> 1958</span>          <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((<a class="code hl_define" href="stm32h7xx__hal__def_8h.html#a5b44dfd2a26f85f7b628b0945daff2c3">HAL_IS_BIT_SET</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>)) &amp;&amp; (ckpclocksource == <a class="code hl_define" href="group___r_c_c_ex___c_l_k_p___clock___source.html#gace3d6bfba43dc6ccd64a1ea3e66a7f1a">RCC_CLKPSOURCE_HSE</a>))</div>
<div class="line"><a id="l01959" name="l01959"></a><span class="lineno"> 1959</span>          {</div>
<div class="line"><a id="l01960" name="l01960"></a><span class="lineno"> 1960</span>            <span class="comment">/* In Case the CKPER Source is HSE */</span></div>
<div class="line"><a id="l01961" name="l01961"></a><span class="lineno"> 1961</span>            frequency = <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#aeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a>;</div>
<div class="line"><a id="l01962" name="l01962"></a><span class="lineno"> 1962</span>          }</div>
<div class="line"><a id="l01963" name="l01963"></a><span class="lineno"> 1963</span> </div>
<div class="line"><a id="l01964" name="l01964"></a><span class="lineno"> 1964</span>          <span class="keywordflow">else</span></div>
<div class="line"><a id="l01965" name="l01965"></a><span class="lineno"> 1965</span>          {</div>
<div class="line"><a id="l01966" name="l01966"></a><span class="lineno"> 1966</span>            <span class="comment">/* In Case the CKPER is disabled*/</span></div>
<div class="line"><a id="l01967" name="l01967"></a><span class="lineno"> 1967</span>            frequency = 0;</div>
<div class="line"><a id="l01968" name="l01968"></a><span class="lineno"> 1968</span>          }</div>
<div class="line"><a id="l01969" name="l01969"></a><span class="lineno"> 1969</span> </div>
<div class="line"><a id="l01970" name="l01970"></a><span class="lineno"> 1970</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01971" name="l01971"></a><span class="lineno"> 1971</span>        }</div>
<div class="line"><a id="l01972" name="l01972"></a><span class="lineno"> 1972</span> </div>
<div class="line"><a id="l01973" name="l01973"></a><span class="lineno"> 1973</span>      <span class="keywordflow">case</span> (RCC_SAI23CLKSOURCE_PIN): <span class="comment">/* External clock is the clock source for SAI2/3 */</span></div>
<div class="line"><a id="l01974" name="l01974"></a><span class="lineno"> 1974</span>        {</div>
<div class="line"><a id="l01975" name="l01975"></a><span class="lineno"> 1975</span>          frequency = <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a8c47c935e91e70569098b41718558648">EXTERNAL_CLOCK_VALUE</a>;</div>
<div class="line"><a id="l01976" name="l01976"></a><span class="lineno"> 1976</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01977" name="l01977"></a><span class="lineno"> 1977</span>        }</div>
<div class="line"><a id="l01978" name="l01978"></a><span class="lineno"> 1978</span>      default :</div>
<div class="line"><a id="l01979" name="l01979"></a><span class="lineno"> 1979</span>        {</div>
<div class="line"><a id="l01980" name="l01980"></a><span class="lineno"> 1980</span>          frequency = 0;</div>
<div class="line"><a id="l01981" name="l01981"></a><span class="lineno"> 1981</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l01982" name="l01982"></a><span class="lineno"> 1982</span>        }</div>
<div class="line"><a id="l01983" name="l01983"></a><span class="lineno"> 1983</span>      }</div>
<div class="line"><a id="l01984" name="l01984"></a><span class="lineno"> 1984</span>    }</div>
<div class="line"><a id="l01985" name="l01985"></a><span class="lineno"> 1985</span><span class="preprocessor">#endif </span><span class="comment">/* SAI3 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01986" name="l01986"></a><span class="lineno"> 1986</span> </div>
<div class="line"><a id="l01987" name="l01987"></a><span class="lineno"> 1987</span><span class="preprocessor">#if  defined(RCC_CDCCIP1R_SAI2ASEL)</span></div>
<div class="line"><a id="l01988" name="l01988"></a><span class="lineno"> 1988</span> </div>
<div class="line"><a id="l01989" name="l01989"></a><span class="lineno"> 1989</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PeriphClk == RCC_PERIPHCLK_SAI2A)</div>
<div class="line"><a id="l01990" name="l01990"></a><span class="lineno"> 1990</span>    {</div>
<div class="line"><a id="l01991" name="l01991"></a><span class="lineno"> 1991</span>      saiclocksource= __HAL_RCC_GET_SAI2A_SOURCE();</div>
<div class="line"><a id="l01992" name="l01992"></a><span class="lineno"> 1992</span> </div>
<div class="line"><a id="l01993" name="l01993"></a><span class="lineno"> 1993</span>      <span class="keywordflow">switch</span> (saiclocksource)</div>
<div class="line"><a id="l01994" name="l01994"></a><span class="lineno"> 1994</span>      {</div>
<div class="line"><a id="l01995" name="l01995"></a><span class="lineno"> 1995</span>      <span class="keywordflow">case</span> RCC_SAI2ACLKSOURCE_PLL: <span class="comment">/* PLL1 is the clock source for SAI2A */</span></div>
<div class="line"><a id="l01996" name="l01996"></a><span class="lineno"> 1996</span>        {</div>
<div class="line"><a id="l01997" name="l01997"></a><span class="lineno"> 1997</span>         <span class="keywordflow">if</span> (<a class="code hl_define" href="stm32h7xx__hal__def_8h.html#a5b44dfd2a26f85f7b628b0945daff2c3">HAL_IS_BIT_SET</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga36cbfbda9151a0d8953f3460e07a95db">RCC_CR_PLL1RDY</a>))</div>
<div class="line"><a id="l01998" name="l01998"></a><span class="lineno"> 1998</span>         {</div>
<div class="line"><a id="l01999" name="l01999"></a><span class="lineno"> 1999</span>          <a class="code hl_function" href="group___r_c_c_ex___exported___functions___group1.html#gab337c3e7337cd51213340dc99aed1307">HAL_RCCEx_GetPLL1ClockFreq</a>(&amp;pll1_clocks);</div>
<div class="line"><a id="l02000" name="l02000"></a><span class="lineno"> 2000</span>          frequency = pll1_clocks.<a class="code hl_variable" href="struct_p_l_l1___clocks_type_def.html#a10a577df67784eb604e643e00de75ac9">PLL1_Q_Frequency</a>;</div>
<div class="line"><a id="l02001" name="l02001"></a><span class="lineno"> 2001</span>         }</div>
<div class="line"><a id="l02002" name="l02002"></a><span class="lineno"> 2002</span>         <span class="keywordflow">else</span></div>
<div class="line"><a id="l02003" name="l02003"></a><span class="lineno"> 2003</span>         {</div>
<div class="line"><a id="l02004" name="l02004"></a><span class="lineno"> 2004</span>           frequency = 0;</div>
<div class="line"><a id="l02005" name="l02005"></a><span class="lineno"> 2005</span>         }</div>
<div class="line"><a id="l02006" name="l02006"></a><span class="lineno"> 2006</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02007" name="l02007"></a><span class="lineno"> 2007</span>        }</div>
<div class="line"><a id="l02008" name="l02008"></a><span class="lineno"> 2008</span>      <span class="keywordflow">case</span> RCC_SAI2ACLKSOURCE_PLL2: <span class="comment">/* PLLI2 is the clock source for SAI2A */</span></div>
<div class="line"><a id="l02009" name="l02009"></a><span class="lineno"> 2009</span>        {</div>
<div class="line"><a id="l02010" name="l02010"></a><span class="lineno"> 2010</span>         <span class="keywordflow">if</span> (<a class="code hl_define" href="stm32h7xx__hal__def_8h.html#a5b44dfd2a26f85f7b628b0945daff2c3">HAL_IS_BIT_SET</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga24fa002379ec3fd9063457f412250327">RCC_CR_PLL2RDY</a>))</div>
<div class="line"><a id="l02011" name="l02011"></a><span class="lineno"> 2011</span>         {</div>
<div class="line"><a id="l02012" name="l02012"></a><span class="lineno"> 2012</span>          <a class="code hl_function" href="group___r_c_c_ex___exported___functions___group1.html#gafef61fa6c64f47497900d47b258c609a">HAL_RCCEx_GetPLL2ClockFreq</a>(&amp;pll2_clocks);</div>
<div class="line"><a id="l02013" name="l02013"></a><span class="lineno"> 2013</span>          frequency = pll2_clocks.<a class="code hl_variable" href="struct_p_l_l2___clocks_type_def.html#ad3c6da0c257e094ee41777e7079dd90c">PLL2_P_Frequency</a>;</div>
<div class="line"><a id="l02014" name="l02014"></a><span class="lineno"> 2014</span>         }</div>
<div class="line"><a id="l02015" name="l02015"></a><span class="lineno"> 2015</span>         <span class="keywordflow">else</span></div>
<div class="line"><a id="l02016" name="l02016"></a><span class="lineno"> 2016</span>         {</div>
<div class="line"><a id="l02017" name="l02017"></a><span class="lineno"> 2017</span>           frequency = 0;</div>
<div class="line"><a id="l02018" name="l02018"></a><span class="lineno"> 2018</span>         }</div>
<div class="line"><a id="l02019" name="l02019"></a><span class="lineno"> 2019</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02020" name="l02020"></a><span class="lineno"> 2020</span>        }</div>
<div class="line"><a id="l02021" name="l02021"></a><span class="lineno"> 2021</span> </div>
<div class="line"><a id="l02022" name="l02022"></a><span class="lineno"> 2022</span>      <span class="keywordflow">case</span> RCC_SAI2ACLKSOURCE_PLL3: <span class="comment">/* PLLI3 is the clock source for SAI2A  */</span></div>
<div class="line"><a id="l02023" name="l02023"></a><span class="lineno"> 2023</span>        {</div>
<div class="line"><a id="l02024" name="l02024"></a><span class="lineno"> 2024</span>         <span class="keywordflow">if</span> (<a class="code hl_define" href="stm32h7xx__hal__def_8h.html#a5b44dfd2a26f85f7b628b0945daff2c3">HAL_IS_BIT_SET</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3ea07157abac14618b2ac3f2e9bfa9b9">RCC_CR_PLL3RDY</a>))</div>
<div class="line"><a id="l02025" name="l02025"></a><span class="lineno"> 2025</span>         {</div>
<div class="line"><a id="l02026" name="l02026"></a><span class="lineno"> 2026</span>          <a class="code hl_function" href="group___r_c_c_ex___exported___functions___group1.html#ga95d5e7fe6070aa6e9b94d8d6b6aa0f19">HAL_RCCEx_GetPLL3ClockFreq</a>(&amp;pll3_clocks);</div>
<div class="line"><a id="l02027" name="l02027"></a><span class="lineno"> 2027</span>          frequency = pll3_clocks.<a class="code hl_variable" href="struct_p_l_l3___clocks_type_def.html#a06be9b7819d4e9009ea78c9ac1a68e9c">PLL3_P_Frequency</a>;</div>
<div class="line"><a id="l02028" name="l02028"></a><span class="lineno"> 2028</span>         }</div>
<div class="line"><a id="l02029" name="l02029"></a><span class="lineno"> 2029</span>         <span class="keywordflow">else</span></div>
<div class="line"><a id="l02030" name="l02030"></a><span class="lineno"> 2030</span>         {</div>
<div class="line"><a id="l02031" name="l02031"></a><span class="lineno"> 2031</span>           frequency = 0;</div>
<div class="line"><a id="l02032" name="l02032"></a><span class="lineno"> 2032</span>         }</div>
<div class="line"><a id="l02033" name="l02033"></a><span class="lineno"> 2033</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02034" name="l02034"></a><span class="lineno"> 2034</span>        }</div>
<div class="line"><a id="l02035" name="l02035"></a><span class="lineno"> 2035</span> </div>
<div class="line"><a id="l02036" name="l02036"></a><span class="lineno"> 2036</span>      <span class="keywordflow">case</span> RCC_SAI2ACLKSOURCE_CLKP: <span class="comment">/* CKPER is the clock source for SAI2A  */</span></div>
<div class="line"><a id="l02037" name="l02037"></a><span class="lineno"> 2037</span>        {</div>
<div class="line"><a id="l02038" name="l02038"></a><span class="lineno"> 2038</span> </div>
<div class="line"><a id="l02039" name="l02039"></a><span class="lineno"> 2039</span>          ckpclocksource= <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#ga5d047265ca753e28b45b09e53c3f50fe">__HAL_RCC_GET_CLKP_SOURCE</a>();</div>
<div class="line"><a id="l02040" name="l02040"></a><span class="lineno"> 2040</span> </div>
<div class="line"><a id="l02041" name="l02041"></a><span class="lineno"> 2041</span>         <span class="keywordflow">if</span> ((<a class="code hl_define" href="stm32h7xx__hal__def_8h.html#a5b44dfd2a26f85f7b628b0945daff2c3">HAL_IS_BIT_SET</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a>)) &amp;&amp; (ckpclocksource == <a class="code hl_define" href="group___r_c_c_ex___c_l_k_p___clock___source.html#ga931812906ad59e0f5ff675063888c2a3">RCC_CLKPSOURCE_HSI</a>))</div>
<div class="line"><a id="l02042" name="l02042"></a><span class="lineno"> 2042</span>          {</div>
<div class="line"><a id="l02043" name="l02043"></a><span class="lineno"> 2043</span>            <span class="comment">/* In Case the CKPER Source is HSI */</span></div>
<div class="line"><a id="l02044" name="l02044"></a><span class="lineno"> 2044</span>            frequency = (<a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#aaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a> &gt;&gt; (<a class="code hl_define" href="group___r_c_c___exported___macros.html#ga8850afc9537ef7183af070aa77e26481">__HAL_RCC_GET_HSI_DIVIDER</a>()&gt;&gt; 3));</div>
<div class="line"><a id="l02045" name="l02045"></a><span class="lineno"> 2045</span>          }</div>
<div class="line"><a id="l02046" name="l02046"></a><span class="lineno"> 2046</span> </div>
<div class="line"><a id="l02047" name="l02047"></a><span class="lineno"> 2047</span>          <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((<a class="code hl_define" href="stm32h7xx__hal__def_8h.html#a5b44dfd2a26f85f7b628b0945daff2c3">HAL_IS_BIT_SET</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0d971927bd61ee8d8c607e0c93a82b27">RCC_CR_CSIRDY</a>)) &amp;&amp; (ckpclocksource == <a class="code hl_define" href="group___r_c_c_ex___c_l_k_p___clock___source.html#ga7010519d2a24e177d73354af81eff627">RCC_CLKPSOURCE_CSI</a>))</div>
<div class="line"><a id="l02048" name="l02048"></a><span class="lineno"> 2048</span>          {</div>
<div class="line"><a id="l02049" name="l02049"></a><span class="lineno"> 2049</span>            <span class="comment">/* In Case the CKPER Source is CSI */</span></div>
<div class="line"><a id="l02050" name="l02050"></a><span class="lineno"> 2050</span>            frequency = <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a4dcbff36a4b1cfd045c01d59084255d0">CSI_VALUE</a>;</div>
<div class="line"><a id="l02051" name="l02051"></a><span class="lineno"> 2051</span>          }</div>
<div class="line"><a id="l02052" name="l02052"></a><span class="lineno"> 2052</span> </div>
<div class="line"><a id="l02053" name="l02053"></a><span class="lineno"> 2053</span>          <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((<a class="code hl_define" href="stm32h7xx__hal__def_8h.html#a5b44dfd2a26f85f7b628b0945daff2c3">HAL_IS_BIT_SET</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>)) &amp;&amp; (ckpclocksource == <a class="code hl_define" href="group___r_c_c_ex___c_l_k_p___clock___source.html#gace3d6bfba43dc6ccd64a1ea3e66a7f1a">RCC_CLKPSOURCE_HSE</a>))</div>
<div class="line"><a id="l02054" name="l02054"></a><span class="lineno"> 2054</span>          {</div>
<div class="line"><a id="l02055" name="l02055"></a><span class="lineno"> 2055</span>            <span class="comment">/* In Case the CKPER Source is HSE */</span></div>
<div class="line"><a id="l02056" name="l02056"></a><span class="lineno"> 2056</span>            frequency = <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#aeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a>;</div>
<div class="line"><a id="l02057" name="l02057"></a><span class="lineno"> 2057</span>          }</div>
<div class="line"><a id="l02058" name="l02058"></a><span class="lineno"> 2058</span> </div>
<div class="line"><a id="l02059" name="l02059"></a><span class="lineno"> 2059</span>          <span class="keywordflow">else</span></div>
<div class="line"><a id="l02060" name="l02060"></a><span class="lineno"> 2060</span>          {</div>
<div class="line"><a id="l02061" name="l02061"></a><span class="lineno"> 2061</span>            <span class="comment">/* In Case the CKPER is disabled*/</span></div>
<div class="line"><a id="l02062" name="l02062"></a><span class="lineno"> 2062</span>            frequency = 0;</div>
<div class="line"><a id="l02063" name="l02063"></a><span class="lineno"> 2063</span>          }</div>
<div class="line"><a id="l02064" name="l02064"></a><span class="lineno"> 2064</span> </div>
<div class="line"><a id="l02065" name="l02065"></a><span class="lineno"> 2065</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02066" name="l02066"></a><span class="lineno"> 2066</span>        }</div>
<div class="line"><a id="l02067" name="l02067"></a><span class="lineno"> 2067</span> </div>
<div class="line"><a id="l02068" name="l02068"></a><span class="lineno"> 2068</span>      <span class="keywordflow">case</span> (RCC_SAI2ACLKSOURCE_PIN): <span class="comment">/* External clock is the clock source for SAI2A */</span></div>
<div class="line"><a id="l02069" name="l02069"></a><span class="lineno"> 2069</span>        {</div>
<div class="line"><a id="l02070" name="l02070"></a><span class="lineno"> 2070</span>          frequency = <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a8c47c935e91e70569098b41718558648">EXTERNAL_CLOCK_VALUE</a>;</div>
<div class="line"><a id="l02071" name="l02071"></a><span class="lineno"> 2071</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02072" name="l02072"></a><span class="lineno"> 2072</span>        }</div>
<div class="line"><a id="l02073" name="l02073"></a><span class="lineno"> 2073</span> </div>
<div class="line"><a id="l02074" name="l02074"></a><span class="lineno"> 2074</span>      default :</div>
<div class="line"><a id="l02075" name="l02075"></a><span class="lineno"> 2075</span>        {</div>
<div class="line"><a id="l02076" name="l02076"></a><span class="lineno"> 2076</span>          frequency = 0;</div>
<div class="line"><a id="l02077" name="l02077"></a><span class="lineno"> 2077</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02078" name="l02078"></a><span class="lineno"> 2078</span>        }</div>
<div class="line"><a id="l02079" name="l02079"></a><span class="lineno"> 2079</span>      }</div>
<div class="line"><a id="l02080" name="l02080"></a><span class="lineno"> 2080</span> </div>
<div class="line"><a id="l02081" name="l02081"></a><span class="lineno"> 2081</span>    }</div>
<div class="line"><a id="l02082" name="l02082"></a><span class="lineno"> 2082</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l02083" name="l02083"></a><span class="lineno"> 2083</span> </div>
<div class="line"><a id="l02084" name="l02084"></a><span class="lineno"> 2084</span><span class="preprocessor">#if  defined(RCC_CDCCIP1R_SAI2BSEL_0)</span></div>
<div class="line"><a id="l02085" name="l02085"></a><span class="lineno"> 2085</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PeriphClk == RCC_PERIPHCLK_SAI2B)</div>
<div class="line"><a id="l02086" name="l02086"></a><span class="lineno"> 2086</span>    {</div>
<div class="line"><a id="l02087" name="l02087"></a><span class="lineno"> 2087</span> </div>
<div class="line"><a id="l02088" name="l02088"></a><span class="lineno"> 2088</span>      saiclocksource= __HAL_RCC_GET_SAI2B_SOURCE();</div>
<div class="line"><a id="l02089" name="l02089"></a><span class="lineno"> 2089</span> </div>
<div class="line"><a id="l02090" name="l02090"></a><span class="lineno"> 2090</span>      <span class="keywordflow">switch</span> (saiclocksource)</div>
<div class="line"><a id="l02091" name="l02091"></a><span class="lineno"> 2091</span>      {</div>
<div class="line"><a id="l02092" name="l02092"></a><span class="lineno"> 2092</span>      <span class="keywordflow">case</span> RCC_SAI2BCLKSOURCE_PLL: <span class="comment">/* PLL1 is the clock source for SAI2B */</span></div>
<div class="line"><a id="l02093" name="l02093"></a><span class="lineno"> 2093</span>        {</div>
<div class="line"><a id="l02094" name="l02094"></a><span class="lineno"> 2094</span>         <span class="keywordflow">if</span> (<a class="code hl_define" href="stm32h7xx__hal__def_8h.html#a5b44dfd2a26f85f7b628b0945daff2c3">HAL_IS_BIT_SET</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga36cbfbda9151a0d8953f3460e07a95db">RCC_CR_PLL1RDY</a>))</div>
<div class="line"><a id="l02095" name="l02095"></a><span class="lineno"> 2095</span>         {</div>
<div class="line"><a id="l02096" name="l02096"></a><span class="lineno"> 2096</span>          <a class="code hl_function" href="group___r_c_c_ex___exported___functions___group1.html#gab337c3e7337cd51213340dc99aed1307">HAL_RCCEx_GetPLL1ClockFreq</a>(&amp;pll1_clocks);</div>
<div class="line"><a id="l02097" name="l02097"></a><span class="lineno"> 2097</span>          frequency = pll1_clocks.<a class="code hl_variable" href="struct_p_l_l1___clocks_type_def.html#a10a577df67784eb604e643e00de75ac9">PLL1_Q_Frequency</a>;</div>
<div class="line"><a id="l02098" name="l02098"></a><span class="lineno"> 2098</span>         }</div>
<div class="line"><a id="l02099" name="l02099"></a><span class="lineno"> 2099</span>         <span class="keywordflow">else</span></div>
<div class="line"><a id="l02100" name="l02100"></a><span class="lineno"> 2100</span>         {</div>
<div class="line"><a id="l02101" name="l02101"></a><span class="lineno"> 2101</span>           frequency = 0;</div>
<div class="line"><a id="l02102" name="l02102"></a><span class="lineno"> 2102</span>         }</div>
<div class="line"><a id="l02103" name="l02103"></a><span class="lineno"> 2103</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02104" name="l02104"></a><span class="lineno"> 2104</span>        }</div>
<div class="line"><a id="l02105" name="l02105"></a><span class="lineno"> 2105</span>      <span class="keywordflow">case</span> RCC_SAI2BCLKSOURCE_PLL2: <span class="comment">/* PLLI2 is the clock source for SAI2B */</span></div>
<div class="line"><a id="l02106" name="l02106"></a><span class="lineno"> 2106</span>        {</div>
<div class="line"><a id="l02107" name="l02107"></a><span class="lineno"> 2107</span>         <span class="keywordflow">if</span> (<a class="code hl_define" href="stm32h7xx__hal__def_8h.html#a5b44dfd2a26f85f7b628b0945daff2c3">HAL_IS_BIT_SET</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga24fa002379ec3fd9063457f412250327">RCC_CR_PLL2RDY</a>))</div>
<div class="line"><a id="l02108" name="l02108"></a><span class="lineno"> 2108</span>         {</div>
<div class="line"><a id="l02109" name="l02109"></a><span class="lineno"> 2109</span>          <a class="code hl_function" href="group___r_c_c_ex___exported___functions___group1.html#gafef61fa6c64f47497900d47b258c609a">HAL_RCCEx_GetPLL2ClockFreq</a>(&amp;pll2_clocks);</div>
<div class="line"><a id="l02110" name="l02110"></a><span class="lineno"> 2110</span>          frequency = pll2_clocks.<a class="code hl_variable" href="struct_p_l_l2___clocks_type_def.html#ad3c6da0c257e094ee41777e7079dd90c">PLL2_P_Frequency</a>;</div>
<div class="line"><a id="l02111" name="l02111"></a><span class="lineno"> 2111</span>         }</div>
<div class="line"><a id="l02112" name="l02112"></a><span class="lineno"> 2112</span>         <span class="keywordflow">else</span></div>
<div class="line"><a id="l02113" name="l02113"></a><span class="lineno"> 2113</span>         {</div>
<div class="line"><a id="l02114" name="l02114"></a><span class="lineno"> 2114</span>           frequency = 0;</div>
<div class="line"><a id="l02115" name="l02115"></a><span class="lineno"> 2115</span>         }</div>
<div class="line"><a id="l02116" name="l02116"></a><span class="lineno"> 2116</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02117" name="l02117"></a><span class="lineno"> 2117</span>        }</div>
<div class="line"><a id="l02118" name="l02118"></a><span class="lineno"> 2118</span> </div>
<div class="line"><a id="l02119" name="l02119"></a><span class="lineno"> 2119</span>      <span class="keywordflow">case</span> RCC_SAI2BCLKSOURCE_PLL3: <span class="comment">/* PLLI3 is the clock source for SAI2B */</span></div>
<div class="line"><a id="l02120" name="l02120"></a><span class="lineno"> 2120</span>        {</div>
<div class="line"><a id="l02121" name="l02121"></a><span class="lineno"> 2121</span>         <span class="keywordflow">if</span> (<a class="code hl_define" href="stm32h7xx__hal__def_8h.html#a5b44dfd2a26f85f7b628b0945daff2c3">HAL_IS_BIT_SET</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3ea07157abac14618b2ac3f2e9bfa9b9">RCC_CR_PLL3RDY</a>))</div>
<div class="line"><a id="l02122" name="l02122"></a><span class="lineno"> 2122</span>         {</div>
<div class="line"><a id="l02123" name="l02123"></a><span class="lineno"> 2123</span>          <a class="code hl_function" href="group___r_c_c_ex___exported___functions___group1.html#ga95d5e7fe6070aa6e9b94d8d6b6aa0f19">HAL_RCCEx_GetPLL3ClockFreq</a>(&amp;pll3_clocks);</div>
<div class="line"><a id="l02124" name="l02124"></a><span class="lineno"> 2124</span>          frequency = pll3_clocks.<a class="code hl_variable" href="struct_p_l_l3___clocks_type_def.html#a06be9b7819d4e9009ea78c9ac1a68e9c">PLL3_P_Frequency</a>;</div>
<div class="line"><a id="l02125" name="l02125"></a><span class="lineno"> 2125</span>         }</div>
<div class="line"><a id="l02126" name="l02126"></a><span class="lineno"> 2126</span>         <span class="keywordflow">else</span></div>
<div class="line"><a id="l02127" name="l02127"></a><span class="lineno"> 2127</span>         {</div>
<div class="line"><a id="l02128" name="l02128"></a><span class="lineno"> 2128</span>           frequency = 0;</div>
<div class="line"><a id="l02129" name="l02129"></a><span class="lineno"> 2129</span>         }</div>
<div class="line"><a id="l02130" name="l02130"></a><span class="lineno"> 2130</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02131" name="l02131"></a><span class="lineno"> 2131</span>        }</div>
<div class="line"><a id="l02132" name="l02132"></a><span class="lineno"> 2132</span> </div>
<div class="line"><a id="l02133" name="l02133"></a><span class="lineno"> 2133</span>      <span class="keywordflow">case</span> RCC_SAI2BCLKSOURCE_CLKP: <span class="comment">/* CKPER is the clock source for SAI2B*/</span></div>
<div class="line"><a id="l02134" name="l02134"></a><span class="lineno"> 2134</span>        {</div>
<div class="line"><a id="l02135" name="l02135"></a><span class="lineno"> 2135</span> </div>
<div class="line"><a id="l02136" name="l02136"></a><span class="lineno"> 2136</span>          ckpclocksource= <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#ga5d047265ca753e28b45b09e53c3f50fe">__HAL_RCC_GET_CLKP_SOURCE</a>();</div>
<div class="line"><a id="l02137" name="l02137"></a><span class="lineno"> 2137</span> </div>
<div class="line"><a id="l02138" name="l02138"></a><span class="lineno"> 2138</span>         <span class="keywordflow">if</span> ((<a class="code hl_define" href="stm32h7xx__hal__def_8h.html#a5b44dfd2a26f85f7b628b0945daff2c3">HAL_IS_BIT_SET</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a>)) &amp;&amp; (ckpclocksource == <a class="code hl_define" href="group___r_c_c_ex___c_l_k_p___clock___source.html#ga931812906ad59e0f5ff675063888c2a3">RCC_CLKPSOURCE_HSI</a>))</div>
<div class="line"><a id="l02139" name="l02139"></a><span class="lineno"> 2139</span>          {</div>
<div class="line"><a id="l02140" name="l02140"></a><span class="lineno"> 2140</span>            <span class="comment">/* In Case the CKPER Source is HSI */</span></div>
<div class="line"><a id="l02141" name="l02141"></a><span class="lineno"> 2141</span>            frequency = (<a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#aaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a> &gt;&gt; (<a class="code hl_define" href="group___r_c_c___exported___macros.html#ga8850afc9537ef7183af070aa77e26481">__HAL_RCC_GET_HSI_DIVIDER</a>()&gt;&gt; 3));</div>
<div class="line"><a id="l02142" name="l02142"></a><span class="lineno"> 2142</span>          }</div>
<div class="line"><a id="l02143" name="l02143"></a><span class="lineno"> 2143</span> </div>
<div class="line"><a id="l02144" name="l02144"></a><span class="lineno"> 2144</span>          <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((<a class="code hl_define" href="stm32h7xx__hal__def_8h.html#a5b44dfd2a26f85f7b628b0945daff2c3">HAL_IS_BIT_SET</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0d971927bd61ee8d8c607e0c93a82b27">RCC_CR_CSIRDY</a>)) &amp;&amp; (ckpclocksource == <a class="code hl_define" href="group___r_c_c_ex___c_l_k_p___clock___source.html#ga7010519d2a24e177d73354af81eff627">RCC_CLKPSOURCE_CSI</a>))</div>
<div class="line"><a id="l02145" name="l02145"></a><span class="lineno"> 2145</span>          {</div>
<div class="line"><a id="l02146" name="l02146"></a><span class="lineno"> 2146</span>            <span class="comment">/* In Case the CKPER Source is CSI */</span></div>
<div class="line"><a id="l02147" name="l02147"></a><span class="lineno"> 2147</span>            frequency = <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a4dcbff36a4b1cfd045c01d59084255d0">CSI_VALUE</a>;</div>
<div class="line"><a id="l02148" name="l02148"></a><span class="lineno"> 2148</span>          }</div>
<div class="line"><a id="l02149" name="l02149"></a><span class="lineno"> 2149</span> </div>
<div class="line"><a id="l02150" name="l02150"></a><span class="lineno"> 2150</span>          <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((<a class="code hl_define" href="stm32h7xx__hal__def_8h.html#a5b44dfd2a26f85f7b628b0945daff2c3">HAL_IS_BIT_SET</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>)) &amp;&amp; (ckpclocksource == <a class="code hl_define" href="group___r_c_c_ex___c_l_k_p___clock___source.html#gace3d6bfba43dc6ccd64a1ea3e66a7f1a">RCC_CLKPSOURCE_HSE</a>))</div>
<div class="line"><a id="l02151" name="l02151"></a><span class="lineno"> 2151</span>          {</div>
<div class="line"><a id="l02152" name="l02152"></a><span class="lineno"> 2152</span>            <span class="comment">/* In Case the CKPER Source is HSE */</span></div>
<div class="line"><a id="l02153" name="l02153"></a><span class="lineno"> 2153</span>            frequency = <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#aeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a>;</div>
<div class="line"><a id="l02154" name="l02154"></a><span class="lineno"> 2154</span>          }</div>
<div class="line"><a id="l02155" name="l02155"></a><span class="lineno"> 2155</span> </div>
<div class="line"><a id="l02156" name="l02156"></a><span class="lineno"> 2156</span>          <span class="keywordflow">else</span></div>
<div class="line"><a id="l02157" name="l02157"></a><span class="lineno"> 2157</span>          {</div>
<div class="line"><a id="l02158" name="l02158"></a><span class="lineno"> 2158</span>            <span class="comment">/* In Case the CKPER is disabled*/</span></div>
<div class="line"><a id="l02159" name="l02159"></a><span class="lineno"> 2159</span>            frequency = 0;</div>
<div class="line"><a id="l02160" name="l02160"></a><span class="lineno"> 2160</span>          }</div>
<div class="line"><a id="l02161" name="l02161"></a><span class="lineno"> 2161</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02162" name="l02162"></a><span class="lineno"> 2162</span>        }</div>
<div class="line"><a id="l02163" name="l02163"></a><span class="lineno"> 2163</span> </div>
<div class="line"><a id="l02164" name="l02164"></a><span class="lineno"> 2164</span>      <span class="keywordflow">case</span> (RCC_SAI2BCLKSOURCE_PIN): <span class="comment">/* External clock is the clock source for SAI2B */</span></div>
<div class="line"><a id="l02165" name="l02165"></a><span class="lineno"> 2165</span>        {</div>
<div class="line"><a id="l02166" name="l02166"></a><span class="lineno"> 2166</span>          frequency = <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a8c47c935e91e70569098b41718558648">EXTERNAL_CLOCK_VALUE</a>;</div>
<div class="line"><a id="l02167" name="l02167"></a><span class="lineno"> 2167</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02168" name="l02168"></a><span class="lineno"> 2168</span>        }</div>
<div class="line"><a id="l02169" name="l02169"></a><span class="lineno"> 2169</span> </div>
<div class="line"><a id="l02170" name="l02170"></a><span class="lineno"> 2170</span>      default :</div>
<div class="line"><a id="l02171" name="l02171"></a><span class="lineno"> 2171</span>        {</div>
<div class="line"><a id="l02172" name="l02172"></a><span class="lineno"> 2172</span>          frequency = 0;</div>
<div class="line"><a id="l02173" name="l02173"></a><span class="lineno"> 2173</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02174" name="l02174"></a><span class="lineno"> 2174</span>        }</div>
<div class="line"><a id="l02175" name="l02175"></a><span class="lineno"> 2175</span>      }</div>
<div class="line"><a id="l02176" name="l02176"></a><span class="lineno"> 2176</span>    }</div>
<div class="line"><a id="l02177" name="l02177"></a><span class="lineno"> 2177</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l02178" name="l02178"></a><span class="lineno"> 2178</span> </div>
<div class="line"><a id="l02179" name="l02179"></a><span class="lineno"> 2179</span><span class="preprocessor">#if defined(SAI4)</span></div>
<div class="line"><a id="l02180" name="l02180"></a><span class="lineno"> 2180</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PeriphClk == RCC_PERIPHCLK_SAI4A)</div>
<div class="line"><a id="l02181" name="l02181"></a><span class="lineno"> 2181</span>    {</div>
<div class="line"><a id="l02182" name="l02182"></a><span class="lineno"> 2182</span> </div>
<div class="line"><a id="l02183" name="l02183"></a><span class="lineno"> 2183</span>      saiclocksource= __HAL_RCC_GET_SAI4A_SOURCE();</div>
<div class="line"><a id="l02184" name="l02184"></a><span class="lineno"> 2184</span> </div>
<div class="line"><a id="l02185" name="l02185"></a><span class="lineno"> 2185</span>      <span class="keywordflow">switch</span> (saiclocksource)</div>
<div class="line"><a id="l02186" name="l02186"></a><span class="lineno"> 2186</span>      {</div>
<div class="line"><a id="l02187" name="l02187"></a><span class="lineno"> 2187</span>      <span class="keywordflow">case</span> RCC_SAI4ACLKSOURCE_PLL: <span class="comment">/* PLL1 is the clock source for SAI4A */</span></div>
<div class="line"><a id="l02188" name="l02188"></a><span class="lineno"> 2188</span>        {</div>
<div class="line"><a id="l02189" name="l02189"></a><span class="lineno"> 2189</span>         <span class="keywordflow">if</span> (<a class="code hl_define" href="stm32h7xx__hal__def_8h.html#a5b44dfd2a26f85f7b628b0945daff2c3">HAL_IS_BIT_SET</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga36cbfbda9151a0d8953f3460e07a95db">RCC_CR_PLL1RDY</a>))</div>
<div class="line"><a id="l02190" name="l02190"></a><span class="lineno"> 2190</span>         {</div>
<div class="line"><a id="l02191" name="l02191"></a><span class="lineno"> 2191</span>          <a class="code hl_function" href="group___r_c_c_ex___exported___functions___group1.html#gab337c3e7337cd51213340dc99aed1307">HAL_RCCEx_GetPLL1ClockFreq</a>(&amp;pll1_clocks);</div>
<div class="line"><a id="l02192" name="l02192"></a><span class="lineno"> 2192</span>          frequency = pll1_clocks.<a class="code hl_variable" href="struct_p_l_l1___clocks_type_def.html#a10a577df67784eb604e643e00de75ac9">PLL1_Q_Frequency</a>;</div>
<div class="line"><a id="l02193" name="l02193"></a><span class="lineno"> 2193</span>         }</div>
<div class="line"><a id="l02194" name="l02194"></a><span class="lineno"> 2194</span>         <span class="keywordflow">else</span></div>
<div class="line"><a id="l02195" name="l02195"></a><span class="lineno"> 2195</span>         {</div>
<div class="line"><a id="l02196" name="l02196"></a><span class="lineno"> 2196</span>           frequency = 0;</div>
<div class="line"><a id="l02197" name="l02197"></a><span class="lineno"> 2197</span>         }</div>
<div class="line"><a id="l02198" name="l02198"></a><span class="lineno"> 2198</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02199" name="l02199"></a><span class="lineno"> 2199</span>        }</div>
<div class="line"><a id="l02200" name="l02200"></a><span class="lineno"> 2200</span>      <span class="keywordflow">case</span> RCC_SAI4ACLKSOURCE_PLL2: <span class="comment">/* PLLI2 is the clock source for SAI4A */</span></div>
<div class="line"><a id="l02201" name="l02201"></a><span class="lineno"> 2201</span>        {</div>
<div class="line"><a id="l02202" name="l02202"></a><span class="lineno"> 2202</span>         <span class="keywordflow">if</span> (<a class="code hl_define" href="stm32h7xx__hal__def_8h.html#a5b44dfd2a26f85f7b628b0945daff2c3">HAL_IS_BIT_SET</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga24fa002379ec3fd9063457f412250327">RCC_CR_PLL2RDY</a>))</div>
<div class="line"><a id="l02203" name="l02203"></a><span class="lineno"> 2203</span>         {</div>
<div class="line"><a id="l02204" name="l02204"></a><span class="lineno"> 2204</span>          <a class="code hl_function" href="group___r_c_c_ex___exported___functions___group1.html#gafef61fa6c64f47497900d47b258c609a">HAL_RCCEx_GetPLL2ClockFreq</a>(&amp;pll2_clocks);</div>
<div class="line"><a id="l02205" name="l02205"></a><span class="lineno"> 2205</span>          frequency = pll2_clocks.<a class="code hl_variable" href="struct_p_l_l2___clocks_type_def.html#ad3c6da0c257e094ee41777e7079dd90c">PLL2_P_Frequency</a>;</div>
<div class="line"><a id="l02206" name="l02206"></a><span class="lineno"> 2206</span>         }</div>
<div class="line"><a id="l02207" name="l02207"></a><span class="lineno"> 2207</span>         <span class="keywordflow">else</span></div>
<div class="line"><a id="l02208" name="l02208"></a><span class="lineno"> 2208</span>         {</div>
<div class="line"><a id="l02209" name="l02209"></a><span class="lineno"> 2209</span>           frequency = 0;</div>
<div class="line"><a id="l02210" name="l02210"></a><span class="lineno"> 2210</span>         }</div>
<div class="line"><a id="l02211" name="l02211"></a><span class="lineno"> 2211</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02212" name="l02212"></a><span class="lineno"> 2212</span>        }</div>
<div class="line"><a id="l02213" name="l02213"></a><span class="lineno"> 2213</span> </div>
<div class="line"><a id="l02214" name="l02214"></a><span class="lineno"> 2214</span>      <span class="keywordflow">case</span> RCC_SAI4ACLKSOURCE_PLL3: <span class="comment">/* PLLI3 is the clock source for SAI4A */</span></div>
<div class="line"><a id="l02215" name="l02215"></a><span class="lineno"> 2215</span>        {</div>
<div class="line"><a id="l02216" name="l02216"></a><span class="lineno"> 2216</span>          <span class="keywordflow">if</span> (<a class="code hl_define" href="stm32h7xx__hal__def_8h.html#a5b44dfd2a26f85f7b628b0945daff2c3">HAL_IS_BIT_SET</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3ea07157abac14618b2ac3f2e9bfa9b9">RCC_CR_PLL3RDY</a>))</div>
<div class="line"><a id="l02217" name="l02217"></a><span class="lineno"> 2217</span>         {</div>
<div class="line"><a id="l02218" name="l02218"></a><span class="lineno"> 2218</span>          <a class="code hl_function" href="group___r_c_c_ex___exported___functions___group1.html#ga95d5e7fe6070aa6e9b94d8d6b6aa0f19">HAL_RCCEx_GetPLL3ClockFreq</a>(&amp;pll3_clocks);</div>
<div class="line"><a id="l02219" name="l02219"></a><span class="lineno"> 2219</span>          frequency = pll3_clocks.<a class="code hl_variable" href="struct_p_l_l3___clocks_type_def.html#a06be9b7819d4e9009ea78c9ac1a68e9c">PLL3_P_Frequency</a>;</div>
<div class="line"><a id="l02220" name="l02220"></a><span class="lineno"> 2220</span>         }</div>
<div class="line"><a id="l02221" name="l02221"></a><span class="lineno"> 2221</span>         <span class="keywordflow">else</span></div>
<div class="line"><a id="l02222" name="l02222"></a><span class="lineno"> 2222</span>         {</div>
<div class="line"><a id="l02223" name="l02223"></a><span class="lineno"> 2223</span>           frequency = 0;</div>
<div class="line"><a id="l02224" name="l02224"></a><span class="lineno"> 2224</span>         }</div>
<div class="line"><a id="l02225" name="l02225"></a><span class="lineno"> 2225</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02226" name="l02226"></a><span class="lineno"> 2226</span>        }</div>
<div class="line"><a id="l02227" name="l02227"></a><span class="lineno"> 2227</span> </div>
<div class="line"><a id="l02228" name="l02228"></a><span class="lineno"> 2228</span>      <span class="keywordflow">case</span> RCC_SAI4ACLKSOURCE_CLKP: <span class="comment">/* CKPER is the clock source for SAI4A*/</span></div>
<div class="line"><a id="l02229" name="l02229"></a><span class="lineno"> 2229</span>        {</div>
<div class="line"><a id="l02230" name="l02230"></a><span class="lineno"> 2230</span> </div>
<div class="line"><a id="l02231" name="l02231"></a><span class="lineno"> 2231</span>          ckpclocksource= <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#ga5d047265ca753e28b45b09e53c3f50fe">__HAL_RCC_GET_CLKP_SOURCE</a>();</div>
<div class="line"><a id="l02232" name="l02232"></a><span class="lineno"> 2232</span> </div>
<div class="line"><a id="l02233" name="l02233"></a><span class="lineno"> 2233</span>          <span class="keywordflow">if</span> ((<a class="code hl_define" href="stm32h7xx__hal__def_8h.html#a5b44dfd2a26f85f7b628b0945daff2c3">HAL_IS_BIT_SET</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a>)) &amp;&amp; (ckpclocksource == <a class="code hl_define" href="group___r_c_c_ex___c_l_k_p___clock___source.html#ga931812906ad59e0f5ff675063888c2a3">RCC_CLKPSOURCE_HSI</a>))</div>
<div class="line"><a id="l02234" name="l02234"></a><span class="lineno"> 2234</span>          {</div>
<div class="line"><a id="l02235" name="l02235"></a><span class="lineno"> 2235</span>            <span class="comment">/* In Case the CKPER Source is HSI */</span></div>
<div class="line"><a id="l02236" name="l02236"></a><span class="lineno"> 2236</span>            frequency = (<a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#aaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a> &gt;&gt; (<a class="code hl_define" href="group___r_c_c___exported___macros.html#ga8850afc9537ef7183af070aa77e26481">__HAL_RCC_GET_HSI_DIVIDER</a>()&gt;&gt; 3));</div>
<div class="line"><a id="l02237" name="l02237"></a><span class="lineno"> 2237</span>          }</div>
<div class="line"><a id="l02238" name="l02238"></a><span class="lineno"> 2238</span> </div>
<div class="line"><a id="l02239" name="l02239"></a><span class="lineno"> 2239</span>          <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((<a class="code hl_define" href="stm32h7xx__hal__def_8h.html#a5b44dfd2a26f85f7b628b0945daff2c3">HAL_IS_BIT_SET</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0d971927bd61ee8d8c607e0c93a82b27">RCC_CR_CSIRDY</a>)) &amp;&amp; (ckpclocksource == <a class="code hl_define" href="group___r_c_c_ex___c_l_k_p___clock___source.html#ga7010519d2a24e177d73354af81eff627">RCC_CLKPSOURCE_CSI</a>))</div>
<div class="line"><a id="l02240" name="l02240"></a><span class="lineno"> 2240</span>          {</div>
<div class="line"><a id="l02241" name="l02241"></a><span class="lineno"> 2241</span>            <span class="comment">/* In Case the CKPER Source is CSI */</span></div>
<div class="line"><a id="l02242" name="l02242"></a><span class="lineno"> 2242</span>            frequency = <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a4dcbff36a4b1cfd045c01d59084255d0">CSI_VALUE</a>;</div>
<div class="line"><a id="l02243" name="l02243"></a><span class="lineno"> 2243</span>          }</div>
<div class="line"><a id="l02244" name="l02244"></a><span class="lineno"> 2244</span> </div>
<div class="line"><a id="l02245" name="l02245"></a><span class="lineno"> 2245</span>          <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((<a class="code hl_define" href="stm32h7xx__hal__def_8h.html#a5b44dfd2a26f85f7b628b0945daff2c3">HAL_IS_BIT_SET</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>)) &amp;&amp; (ckpclocksource == <a class="code hl_define" href="group___r_c_c_ex___c_l_k_p___clock___source.html#gace3d6bfba43dc6ccd64a1ea3e66a7f1a">RCC_CLKPSOURCE_HSE</a>))</div>
<div class="line"><a id="l02246" name="l02246"></a><span class="lineno"> 2246</span>          {</div>
<div class="line"><a id="l02247" name="l02247"></a><span class="lineno"> 2247</span>            <span class="comment">/* In Case the CKPER Source is HSE */</span></div>
<div class="line"><a id="l02248" name="l02248"></a><span class="lineno"> 2248</span>            frequency = <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#aeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a>;</div>
<div class="line"><a id="l02249" name="l02249"></a><span class="lineno"> 2249</span>          }</div>
<div class="line"><a id="l02250" name="l02250"></a><span class="lineno"> 2250</span> </div>
<div class="line"><a id="l02251" name="l02251"></a><span class="lineno"> 2251</span>          <span class="keywordflow">else</span></div>
<div class="line"><a id="l02252" name="l02252"></a><span class="lineno"> 2252</span>          {</div>
<div class="line"><a id="l02253" name="l02253"></a><span class="lineno"> 2253</span>            <span class="comment">/* In Case the CKPER is disabled*/</span></div>
<div class="line"><a id="l02254" name="l02254"></a><span class="lineno"> 2254</span>            frequency = 0;</div>
<div class="line"><a id="l02255" name="l02255"></a><span class="lineno"> 2255</span>          }</div>
<div class="line"><a id="l02256" name="l02256"></a><span class="lineno"> 2256</span> </div>
<div class="line"><a id="l02257" name="l02257"></a><span class="lineno"> 2257</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02258" name="l02258"></a><span class="lineno"> 2258</span>        }</div>
<div class="line"><a id="l02259" name="l02259"></a><span class="lineno"> 2259</span> </div>
<div class="line"><a id="l02260" name="l02260"></a><span class="lineno"> 2260</span>      <span class="keywordflow">case</span> RCC_SAI4ACLKSOURCE_PIN: <span class="comment">/* External clock is the clock source for SAI4A */</span></div>
<div class="line"><a id="l02261" name="l02261"></a><span class="lineno"> 2261</span>        {</div>
<div class="line"><a id="l02262" name="l02262"></a><span class="lineno"> 2262</span>          frequency = <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a8c47c935e91e70569098b41718558648">EXTERNAL_CLOCK_VALUE</a>;</div>
<div class="line"><a id="l02263" name="l02263"></a><span class="lineno"> 2263</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02264" name="l02264"></a><span class="lineno"> 2264</span>        }</div>
<div class="line"><a id="l02265" name="l02265"></a><span class="lineno"> 2265</span> </div>
<div class="line"><a id="l02266" name="l02266"></a><span class="lineno"> 2266</span>      default :</div>
<div class="line"><a id="l02267" name="l02267"></a><span class="lineno"> 2267</span>        {</div>
<div class="line"><a id="l02268" name="l02268"></a><span class="lineno"> 2268</span>          frequency = 0;</div>
<div class="line"><a id="l02269" name="l02269"></a><span class="lineno"> 2269</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02270" name="l02270"></a><span class="lineno"> 2270</span>        }</div>
<div class="line"><a id="l02271" name="l02271"></a><span class="lineno"> 2271</span>      }</div>
<div class="line"><a id="l02272" name="l02272"></a><span class="lineno"> 2272</span>    }</div>
<div class="line"><a id="l02273" name="l02273"></a><span class="lineno"> 2273</span> </div>
<div class="line"><a id="l02274" name="l02274"></a><span class="lineno"> 2274</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PeriphClk == RCC_PERIPHCLK_SAI4B)</div>
<div class="line"><a id="l02275" name="l02275"></a><span class="lineno"> 2275</span>    {</div>
<div class="line"><a id="l02276" name="l02276"></a><span class="lineno"> 2276</span> </div>
<div class="line"><a id="l02277" name="l02277"></a><span class="lineno"> 2277</span>      saiclocksource= __HAL_RCC_GET_SAI4B_SOURCE();</div>
<div class="line"><a id="l02278" name="l02278"></a><span class="lineno"> 2278</span> </div>
<div class="line"><a id="l02279" name="l02279"></a><span class="lineno"> 2279</span>      <span class="keywordflow">switch</span> (saiclocksource)</div>
<div class="line"><a id="l02280" name="l02280"></a><span class="lineno"> 2280</span>      {</div>
<div class="line"><a id="l02281" name="l02281"></a><span class="lineno"> 2281</span>      <span class="keywordflow">case</span> RCC_SAI4BCLKSOURCE_PLL: <span class="comment">/* PLL1 is the clock source for SAI4B */</span></div>
<div class="line"><a id="l02282" name="l02282"></a><span class="lineno"> 2282</span>        {</div>
<div class="line"><a id="l02283" name="l02283"></a><span class="lineno"> 2283</span>         <span class="keywordflow">if</span> (<a class="code hl_define" href="stm32h7xx__hal__def_8h.html#a5b44dfd2a26f85f7b628b0945daff2c3">HAL_IS_BIT_SET</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga36cbfbda9151a0d8953f3460e07a95db">RCC_CR_PLL1RDY</a>))</div>
<div class="line"><a id="l02284" name="l02284"></a><span class="lineno"> 2284</span>         {</div>
<div class="line"><a id="l02285" name="l02285"></a><span class="lineno"> 2285</span>          <a class="code hl_function" href="group___r_c_c_ex___exported___functions___group1.html#gab337c3e7337cd51213340dc99aed1307">HAL_RCCEx_GetPLL1ClockFreq</a>(&amp;pll1_clocks);</div>
<div class="line"><a id="l02286" name="l02286"></a><span class="lineno"> 2286</span>          frequency = pll1_clocks.<a class="code hl_variable" href="struct_p_l_l1___clocks_type_def.html#a10a577df67784eb604e643e00de75ac9">PLL1_Q_Frequency</a>;</div>
<div class="line"><a id="l02287" name="l02287"></a><span class="lineno"> 2287</span>         }</div>
<div class="line"><a id="l02288" name="l02288"></a><span class="lineno"> 2288</span>         <span class="keywordflow">else</span></div>
<div class="line"><a id="l02289" name="l02289"></a><span class="lineno"> 2289</span>         {</div>
<div class="line"><a id="l02290" name="l02290"></a><span class="lineno"> 2290</span>           frequency = 0;</div>
<div class="line"><a id="l02291" name="l02291"></a><span class="lineno"> 2291</span>         }</div>
<div class="line"><a id="l02292" name="l02292"></a><span class="lineno"> 2292</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02293" name="l02293"></a><span class="lineno"> 2293</span>        }</div>
<div class="line"><a id="l02294" name="l02294"></a><span class="lineno"> 2294</span>      <span class="keywordflow">case</span> RCC_SAI4BCLKSOURCE_PLL2: <span class="comment">/* PLLI2 is the clock source for SAI4B */</span></div>
<div class="line"><a id="l02295" name="l02295"></a><span class="lineno"> 2295</span>        {</div>
<div class="line"><a id="l02296" name="l02296"></a><span class="lineno"> 2296</span>         <span class="keywordflow">if</span> (<a class="code hl_define" href="stm32h7xx__hal__def_8h.html#a5b44dfd2a26f85f7b628b0945daff2c3">HAL_IS_BIT_SET</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga24fa002379ec3fd9063457f412250327">RCC_CR_PLL2RDY</a>))</div>
<div class="line"><a id="l02297" name="l02297"></a><span class="lineno"> 2297</span>         {</div>
<div class="line"><a id="l02298" name="l02298"></a><span class="lineno"> 2298</span>          <a class="code hl_function" href="group___r_c_c_ex___exported___functions___group1.html#gafef61fa6c64f47497900d47b258c609a">HAL_RCCEx_GetPLL2ClockFreq</a>(&amp;pll2_clocks);</div>
<div class="line"><a id="l02299" name="l02299"></a><span class="lineno"> 2299</span>          frequency = pll2_clocks.<a class="code hl_variable" href="struct_p_l_l2___clocks_type_def.html#ad3c6da0c257e094ee41777e7079dd90c">PLL2_P_Frequency</a>;</div>
<div class="line"><a id="l02300" name="l02300"></a><span class="lineno"> 2300</span>          }</div>
<div class="line"><a id="l02301" name="l02301"></a><span class="lineno"> 2301</span>         <span class="keywordflow">else</span></div>
<div class="line"><a id="l02302" name="l02302"></a><span class="lineno"> 2302</span>         {</div>
<div class="line"><a id="l02303" name="l02303"></a><span class="lineno"> 2303</span>           frequency = 0;</div>
<div class="line"><a id="l02304" name="l02304"></a><span class="lineno"> 2304</span>         }</div>
<div class="line"><a id="l02305" name="l02305"></a><span class="lineno"> 2305</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02306" name="l02306"></a><span class="lineno"> 2306</span>        }</div>
<div class="line"><a id="l02307" name="l02307"></a><span class="lineno"> 2307</span> </div>
<div class="line"><a id="l02308" name="l02308"></a><span class="lineno"> 2308</span>      <span class="keywordflow">case</span> RCC_SAI4BCLKSOURCE_PLL3: <span class="comment">/* PLLI3 is the clock source for SAI4B */</span></div>
<div class="line"><a id="l02309" name="l02309"></a><span class="lineno"> 2309</span>        {</div>
<div class="line"><a id="l02310" name="l02310"></a><span class="lineno"> 2310</span>         <span class="keywordflow">if</span> (<a class="code hl_define" href="stm32h7xx__hal__def_8h.html#a5b44dfd2a26f85f7b628b0945daff2c3">HAL_IS_BIT_SET</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3ea07157abac14618b2ac3f2e9bfa9b9">RCC_CR_PLL3RDY</a>))</div>
<div class="line"><a id="l02311" name="l02311"></a><span class="lineno"> 2311</span>         {</div>
<div class="line"><a id="l02312" name="l02312"></a><span class="lineno"> 2312</span>          <a class="code hl_function" href="group___r_c_c_ex___exported___functions___group1.html#ga95d5e7fe6070aa6e9b94d8d6b6aa0f19">HAL_RCCEx_GetPLL3ClockFreq</a>(&amp;pll3_clocks);</div>
<div class="line"><a id="l02313" name="l02313"></a><span class="lineno"> 2313</span>          frequency = pll3_clocks.<a class="code hl_variable" href="struct_p_l_l3___clocks_type_def.html#a06be9b7819d4e9009ea78c9ac1a68e9c">PLL3_P_Frequency</a>;</div>
<div class="line"><a id="l02314" name="l02314"></a><span class="lineno"> 2314</span>         }</div>
<div class="line"><a id="l02315" name="l02315"></a><span class="lineno"> 2315</span>         <span class="keywordflow">else</span></div>
<div class="line"><a id="l02316" name="l02316"></a><span class="lineno"> 2316</span>         {</div>
<div class="line"><a id="l02317" name="l02317"></a><span class="lineno"> 2317</span>           frequency = 0;</div>
<div class="line"><a id="l02318" name="l02318"></a><span class="lineno"> 2318</span>         }</div>
<div class="line"><a id="l02319" name="l02319"></a><span class="lineno"> 2319</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02320" name="l02320"></a><span class="lineno"> 2320</span>        }</div>
<div class="line"><a id="l02321" name="l02321"></a><span class="lineno"> 2321</span> </div>
<div class="line"><a id="l02322" name="l02322"></a><span class="lineno"> 2322</span>      <span class="keywordflow">case</span> RCC_SAI4BCLKSOURCE_CLKP: <span class="comment">/* CKPER is the clock source for SAI4B*/</span></div>
<div class="line"><a id="l02323" name="l02323"></a><span class="lineno"> 2323</span>        {</div>
<div class="line"><a id="l02324" name="l02324"></a><span class="lineno"> 2324</span> </div>
<div class="line"><a id="l02325" name="l02325"></a><span class="lineno"> 2325</span>          ckpclocksource= <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#ga5d047265ca753e28b45b09e53c3f50fe">__HAL_RCC_GET_CLKP_SOURCE</a>();</div>
<div class="line"><a id="l02326" name="l02326"></a><span class="lineno"> 2326</span> </div>
<div class="line"><a id="l02327" name="l02327"></a><span class="lineno"> 2327</span>         <span class="keywordflow">if</span> ((<a class="code hl_define" href="stm32h7xx__hal__def_8h.html#a5b44dfd2a26f85f7b628b0945daff2c3">HAL_IS_BIT_SET</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a>)) &amp;&amp; (ckpclocksource == <a class="code hl_define" href="group___r_c_c_ex___c_l_k_p___clock___source.html#ga931812906ad59e0f5ff675063888c2a3">RCC_CLKPSOURCE_HSI</a>))</div>
<div class="line"><a id="l02328" name="l02328"></a><span class="lineno"> 2328</span>          {</div>
<div class="line"><a id="l02329" name="l02329"></a><span class="lineno"> 2329</span>            <span class="comment">/* In Case the CKPER Source is HSI */</span></div>
<div class="line"><a id="l02330" name="l02330"></a><span class="lineno"> 2330</span>            frequency = (<a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#aaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a> &gt;&gt; (<a class="code hl_define" href="group___r_c_c___exported___macros.html#ga8850afc9537ef7183af070aa77e26481">__HAL_RCC_GET_HSI_DIVIDER</a>()&gt;&gt; 3));</div>
<div class="line"><a id="l02331" name="l02331"></a><span class="lineno"> 2331</span>          }</div>
<div class="line"><a id="l02332" name="l02332"></a><span class="lineno"> 2332</span> </div>
<div class="line"><a id="l02333" name="l02333"></a><span class="lineno"> 2333</span>          <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((<a class="code hl_define" href="stm32h7xx__hal__def_8h.html#a5b44dfd2a26f85f7b628b0945daff2c3">HAL_IS_BIT_SET</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0d971927bd61ee8d8c607e0c93a82b27">RCC_CR_CSIRDY</a>)) &amp;&amp; (ckpclocksource == <a class="code hl_define" href="group___r_c_c_ex___c_l_k_p___clock___source.html#ga7010519d2a24e177d73354af81eff627">RCC_CLKPSOURCE_CSI</a>))</div>
<div class="line"><a id="l02334" name="l02334"></a><span class="lineno"> 2334</span>          {</div>
<div class="line"><a id="l02335" name="l02335"></a><span class="lineno"> 2335</span>            <span class="comment">/* In Case the CKPER Source is CSI */</span></div>
<div class="line"><a id="l02336" name="l02336"></a><span class="lineno"> 2336</span>            frequency = <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a4dcbff36a4b1cfd045c01d59084255d0">CSI_VALUE</a>;</div>
<div class="line"><a id="l02337" name="l02337"></a><span class="lineno"> 2337</span>          }</div>
<div class="line"><a id="l02338" name="l02338"></a><span class="lineno"> 2338</span> </div>
<div class="line"><a id="l02339" name="l02339"></a><span class="lineno"> 2339</span>          <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((<a class="code hl_define" href="stm32h7xx__hal__def_8h.html#a5b44dfd2a26f85f7b628b0945daff2c3">HAL_IS_BIT_SET</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>)) &amp;&amp; (ckpclocksource == <a class="code hl_define" href="group___r_c_c_ex___c_l_k_p___clock___source.html#gace3d6bfba43dc6ccd64a1ea3e66a7f1a">RCC_CLKPSOURCE_HSE</a>))</div>
<div class="line"><a id="l02340" name="l02340"></a><span class="lineno"> 2340</span>          {</div>
<div class="line"><a id="l02341" name="l02341"></a><span class="lineno"> 2341</span>            <span class="comment">/* In Case the CKPER Source is HSE */</span></div>
<div class="line"><a id="l02342" name="l02342"></a><span class="lineno"> 2342</span>            frequency = <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#aeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a>;</div>
<div class="line"><a id="l02343" name="l02343"></a><span class="lineno"> 2343</span>          }</div>
<div class="line"><a id="l02344" name="l02344"></a><span class="lineno"> 2344</span> </div>
<div class="line"><a id="l02345" name="l02345"></a><span class="lineno"> 2345</span>          <span class="keywordflow">else</span></div>
<div class="line"><a id="l02346" name="l02346"></a><span class="lineno"> 2346</span>          {</div>
<div class="line"><a id="l02347" name="l02347"></a><span class="lineno"> 2347</span>            <span class="comment">/* In Case the CKPER is disabled*/</span></div>
<div class="line"><a id="l02348" name="l02348"></a><span class="lineno"> 2348</span>            frequency = 0;</div>
<div class="line"><a id="l02349" name="l02349"></a><span class="lineno"> 2349</span>          }</div>
<div class="line"><a id="l02350" name="l02350"></a><span class="lineno"> 2350</span> </div>
<div class="line"><a id="l02351" name="l02351"></a><span class="lineno"> 2351</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02352" name="l02352"></a><span class="lineno"> 2352</span>        }</div>
<div class="line"><a id="l02353" name="l02353"></a><span class="lineno"> 2353</span> </div>
<div class="line"><a id="l02354" name="l02354"></a><span class="lineno"> 2354</span>      <span class="keywordflow">case</span> RCC_SAI4BCLKSOURCE_PIN: <span class="comment">/* External clock is the clock source for SAI4B */</span></div>
<div class="line"><a id="l02355" name="l02355"></a><span class="lineno"> 2355</span>        {</div>
<div class="line"><a id="l02356" name="l02356"></a><span class="lineno"> 2356</span>          frequency = <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a8c47c935e91e70569098b41718558648">EXTERNAL_CLOCK_VALUE</a>;</div>
<div class="line"><a id="l02357" name="l02357"></a><span class="lineno"> 2357</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02358" name="l02358"></a><span class="lineno"> 2358</span>        }</div>
<div class="line"><a id="l02359" name="l02359"></a><span class="lineno"> 2359</span> </div>
<div class="line"><a id="l02360" name="l02360"></a><span class="lineno"> 2360</span>      default :</div>
<div class="line"><a id="l02361" name="l02361"></a><span class="lineno"> 2361</span>        {</div>
<div class="line"><a id="l02362" name="l02362"></a><span class="lineno"> 2362</span>          frequency = 0;</div>
<div class="line"><a id="l02363" name="l02363"></a><span class="lineno"> 2363</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02364" name="l02364"></a><span class="lineno"> 2364</span>        }</div>
<div class="line"><a id="l02365" name="l02365"></a><span class="lineno"> 2365</span>      }</div>
<div class="line"><a id="l02366" name="l02366"></a><span class="lineno"> 2366</span>    }</div>
<div class="line"><a id="l02367" name="l02367"></a><span class="lineno"> 2367</span><span class="preprocessor">#endif </span><span class="comment">/*SAI4*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02368" name="l02368"></a><span class="lineno"> 2368</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PeriphClk == <a class="code hl_define" href="group___r_c_c_ex___periph___clock___selection.html#gaf8c4aab56fe7efe14ef559cb6625daa3">RCC_PERIPHCLK_SPI123</a>)</div>
<div class="line"><a id="l02369" name="l02369"></a><span class="lineno"> 2369</span>    {</div>
<div class="line"><a id="l02370" name="l02370"></a><span class="lineno"> 2370</span>      <span class="comment">/* Get SPI1/2/3 clock source */</span></div>
<div class="line"><a id="l02371" name="l02371"></a><span class="lineno"> 2371</span>      srcclk= <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#ga28d7eae98ab899dc6e1d4e80b8aea33d">__HAL_RCC_GET_SPI123_SOURCE</a>();</div>
<div class="line"><a id="l02372" name="l02372"></a><span class="lineno"> 2372</span> </div>
<div class="line"><a id="l02373" name="l02373"></a><span class="lineno"> 2373</span>      <span class="keywordflow">switch</span> (srcclk)</div>
<div class="line"><a id="l02374" name="l02374"></a><span class="lineno"> 2374</span>      {</div>
<div class="line"><a id="l02375" name="l02375"></a><span class="lineno"> 2375</span>      <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___s_p_i123___clock___source.html#gae3bfafad4e86b1af48ed38cdd697e5c9">RCC_SPI123CLKSOURCE_PLL</a>: <span class="comment">/* PLL1 is the clock source for SPI123 */</span></div>
<div class="line"><a id="l02376" name="l02376"></a><span class="lineno"> 2376</span>        {</div>
<div class="line"><a id="l02377" name="l02377"></a><span class="lineno"> 2377</span>         <span class="keywordflow">if</span> (<a class="code hl_define" href="stm32h7xx__hal__def_8h.html#a5b44dfd2a26f85f7b628b0945daff2c3">HAL_IS_BIT_SET</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga36cbfbda9151a0d8953f3460e07a95db">RCC_CR_PLL1RDY</a>))</div>
<div class="line"><a id="l02378" name="l02378"></a><span class="lineno"> 2378</span>         {</div>
<div class="line"><a id="l02379" name="l02379"></a><span class="lineno"> 2379</span>          <a class="code hl_function" href="group___r_c_c_ex___exported___functions___group1.html#gab337c3e7337cd51213340dc99aed1307">HAL_RCCEx_GetPLL1ClockFreq</a>(&amp;pll1_clocks);</div>
<div class="line"><a id="l02380" name="l02380"></a><span class="lineno"> 2380</span>          frequency = pll1_clocks.<a class="code hl_variable" href="struct_p_l_l1___clocks_type_def.html#a10a577df67784eb604e643e00de75ac9">PLL1_Q_Frequency</a>;</div>
<div class="line"><a id="l02381" name="l02381"></a><span class="lineno"> 2381</span>         }</div>
<div class="line"><a id="l02382" name="l02382"></a><span class="lineno"> 2382</span>         <span class="keywordflow">else</span></div>
<div class="line"><a id="l02383" name="l02383"></a><span class="lineno"> 2383</span>         {</div>
<div class="line"><a id="l02384" name="l02384"></a><span class="lineno"> 2384</span>           frequency = 0;</div>
<div class="line"><a id="l02385" name="l02385"></a><span class="lineno"> 2385</span>         }</div>
<div class="line"><a id="l02386" name="l02386"></a><span class="lineno"> 2386</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02387" name="l02387"></a><span class="lineno"> 2387</span>        }</div>
<div class="line"><a id="l02388" name="l02388"></a><span class="lineno"> 2388</span>      <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___s_p_i123___clock___source.html#gaf60b7d0ea15db9a37238dc94ab87f184">RCC_SPI123CLKSOURCE_PLL2</a>: <span class="comment">/* PLL2 is the clock source for SPI123 */</span></div>
<div class="line"><a id="l02389" name="l02389"></a><span class="lineno"> 2389</span>        {</div>
<div class="line"><a id="l02390" name="l02390"></a><span class="lineno"> 2390</span>         <span class="keywordflow">if</span> (<a class="code hl_define" href="stm32h7xx__hal__def_8h.html#a5b44dfd2a26f85f7b628b0945daff2c3">HAL_IS_BIT_SET</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga24fa002379ec3fd9063457f412250327">RCC_CR_PLL2RDY</a>))</div>
<div class="line"><a id="l02391" name="l02391"></a><span class="lineno"> 2391</span>         {</div>
<div class="line"><a id="l02392" name="l02392"></a><span class="lineno"> 2392</span>          <a class="code hl_function" href="group___r_c_c_ex___exported___functions___group1.html#gafef61fa6c64f47497900d47b258c609a">HAL_RCCEx_GetPLL2ClockFreq</a>(&amp;pll2_clocks);</div>
<div class="line"><a id="l02393" name="l02393"></a><span class="lineno"> 2393</span>          frequency = pll2_clocks.<a class="code hl_variable" href="struct_p_l_l2___clocks_type_def.html#ad3c6da0c257e094ee41777e7079dd90c">PLL2_P_Frequency</a>;</div>
<div class="line"><a id="l02394" name="l02394"></a><span class="lineno"> 2394</span>         }</div>
<div class="line"><a id="l02395" name="l02395"></a><span class="lineno"> 2395</span>         <span class="keywordflow">else</span></div>
<div class="line"><a id="l02396" name="l02396"></a><span class="lineno"> 2396</span>         {</div>
<div class="line"><a id="l02397" name="l02397"></a><span class="lineno"> 2397</span>           frequency = 0;</div>
<div class="line"><a id="l02398" name="l02398"></a><span class="lineno"> 2398</span>         }</div>
<div class="line"><a id="l02399" name="l02399"></a><span class="lineno"> 2399</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02400" name="l02400"></a><span class="lineno"> 2400</span>        }</div>
<div class="line"><a id="l02401" name="l02401"></a><span class="lineno"> 2401</span> </div>
<div class="line"><a id="l02402" name="l02402"></a><span class="lineno"> 2402</span>      <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___s_p_i123___clock___source.html#gacbadc35126113cb8f1b53c6cc30e58ee">RCC_SPI123CLKSOURCE_PLL3</a>: <span class="comment">/* PLL3 is the clock source for SPI123 */</span></div>
<div class="line"><a id="l02403" name="l02403"></a><span class="lineno"> 2403</span>        {</div>
<div class="line"><a id="l02404" name="l02404"></a><span class="lineno"> 2404</span>         <span class="keywordflow">if</span> (<a class="code hl_define" href="stm32h7xx__hal__def_8h.html#a5b44dfd2a26f85f7b628b0945daff2c3">HAL_IS_BIT_SET</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3ea07157abac14618b2ac3f2e9bfa9b9">RCC_CR_PLL3RDY</a>))</div>
<div class="line"><a id="l02405" name="l02405"></a><span class="lineno"> 2405</span>         {</div>
<div class="line"><a id="l02406" name="l02406"></a><span class="lineno"> 2406</span>          <a class="code hl_function" href="group___r_c_c_ex___exported___functions___group1.html#ga95d5e7fe6070aa6e9b94d8d6b6aa0f19">HAL_RCCEx_GetPLL3ClockFreq</a>(&amp;pll3_clocks);</div>
<div class="line"><a id="l02407" name="l02407"></a><span class="lineno"> 2407</span>          frequency = pll3_clocks.<a class="code hl_variable" href="struct_p_l_l3___clocks_type_def.html#a06be9b7819d4e9009ea78c9ac1a68e9c">PLL3_P_Frequency</a>;</div>
<div class="line"><a id="l02408" name="l02408"></a><span class="lineno"> 2408</span>         }</div>
<div class="line"><a id="l02409" name="l02409"></a><span class="lineno"> 2409</span>         <span class="keywordflow">else</span></div>
<div class="line"><a id="l02410" name="l02410"></a><span class="lineno"> 2410</span>         {</div>
<div class="line"><a id="l02411" name="l02411"></a><span class="lineno"> 2411</span>           frequency = 0;</div>
<div class="line"><a id="l02412" name="l02412"></a><span class="lineno"> 2412</span>         }</div>
<div class="line"><a id="l02413" name="l02413"></a><span class="lineno"> 2413</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02414" name="l02414"></a><span class="lineno"> 2414</span>        }</div>
<div class="line"><a id="l02415" name="l02415"></a><span class="lineno"> 2415</span> </div>
<div class="line"><a id="l02416" name="l02416"></a><span class="lineno"> 2416</span>      <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___s_p_i123___clock___source.html#ga9eef1a3aa0b1e399cbee0a25402aff88">RCC_SPI123CLKSOURCE_CLKP</a>: <span class="comment">/* CKPER is the clock source for SPI123 */</span></div>
<div class="line"><a id="l02417" name="l02417"></a><span class="lineno"> 2417</span>        {</div>
<div class="line"><a id="l02418" name="l02418"></a><span class="lineno"> 2418</span> </div>
<div class="line"><a id="l02419" name="l02419"></a><span class="lineno"> 2419</span>          ckpclocksource= <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#ga5d047265ca753e28b45b09e53c3f50fe">__HAL_RCC_GET_CLKP_SOURCE</a>();</div>
<div class="line"><a id="l02420" name="l02420"></a><span class="lineno"> 2420</span> </div>
<div class="line"><a id="l02421" name="l02421"></a><span class="lineno"> 2421</span>         <span class="keywordflow">if</span> ((<a class="code hl_define" href="stm32h7xx__hal__def_8h.html#a5b44dfd2a26f85f7b628b0945daff2c3">HAL_IS_BIT_SET</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a>)) &amp;&amp; (ckpclocksource == <a class="code hl_define" href="group___r_c_c_ex___c_l_k_p___clock___source.html#ga931812906ad59e0f5ff675063888c2a3">RCC_CLKPSOURCE_HSI</a>))</div>
<div class="line"><a id="l02422" name="l02422"></a><span class="lineno"> 2422</span>          {</div>
<div class="line"><a id="l02423" name="l02423"></a><span class="lineno"> 2423</span>            <span class="comment">/* In Case the CKPER Source is HSI */</span></div>
<div class="line"><a id="l02424" name="l02424"></a><span class="lineno"> 2424</span>            frequency = (<a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#aaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a> &gt;&gt; (<a class="code hl_define" href="group___r_c_c___exported___macros.html#ga8850afc9537ef7183af070aa77e26481">__HAL_RCC_GET_HSI_DIVIDER</a>()&gt;&gt; 3));</div>
<div class="line"><a id="l02425" name="l02425"></a><span class="lineno"> 2425</span>          }</div>
<div class="line"><a id="l02426" name="l02426"></a><span class="lineno"> 2426</span> </div>
<div class="line"><a id="l02427" name="l02427"></a><span class="lineno"> 2427</span>          <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((<a class="code hl_define" href="stm32h7xx__hal__def_8h.html#a5b44dfd2a26f85f7b628b0945daff2c3">HAL_IS_BIT_SET</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0d971927bd61ee8d8c607e0c93a82b27">RCC_CR_CSIRDY</a>)) &amp;&amp; (ckpclocksource == <a class="code hl_define" href="group___r_c_c_ex___c_l_k_p___clock___source.html#ga7010519d2a24e177d73354af81eff627">RCC_CLKPSOURCE_CSI</a>))</div>
<div class="line"><a id="l02428" name="l02428"></a><span class="lineno"> 2428</span>          {</div>
<div class="line"><a id="l02429" name="l02429"></a><span class="lineno"> 2429</span>            <span class="comment">/* In Case the CKPER Source is CSI */</span></div>
<div class="line"><a id="l02430" name="l02430"></a><span class="lineno"> 2430</span>            frequency = <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a4dcbff36a4b1cfd045c01d59084255d0">CSI_VALUE</a>;</div>
<div class="line"><a id="l02431" name="l02431"></a><span class="lineno"> 2431</span>          }</div>
<div class="line"><a id="l02432" name="l02432"></a><span class="lineno"> 2432</span> </div>
<div class="line"><a id="l02433" name="l02433"></a><span class="lineno"> 2433</span>          <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((<a class="code hl_define" href="stm32h7xx__hal__def_8h.html#a5b44dfd2a26f85f7b628b0945daff2c3">HAL_IS_BIT_SET</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>)) &amp;&amp; (ckpclocksource == <a class="code hl_define" href="group___r_c_c_ex___c_l_k_p___clock___source.html#gace3d6bfba43dc6ccd64a1ea3e66a7f1a">RCC_CLKPSOURCE_HSE</a>))</div>
<div class="line"><a id="l02434" name="l02434"></a><span class="lineno"> 2434</span>          {</div>
<div class="line"><a id="l02435" name="l02435"></a><span class="lineno"> 2435</span>            <span class="comment">/* In Case the CKPER Source is HSE */</span></div>
<div class="line"><a id="l02436" name="l02436"></a><span class="lineno"> 2436</span>            frequency = <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#aeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a>;</div>
<div class="line"><a id="l02437" name="l02437"></a><span class="lineno"> 2437</span>          }</div>
<div class="line"><a id="l02438" name="l02438"></a><span class="lineno"> 2438</span> </div>
<div class="line"><a id="l02439" name="l02439"></a><span class="lineno"> 2439</span>          <span class="keywordflow">else</span></div>
<div class="line"><a id="l02440" name="l02440"></a><span class="lineno"> 2440</span>          {</div>
<div class="line"><a id="l02441" name="l02441"></a><span class="lineno"> 2441</span>            <span class="comment">/* In Case the CKPER is disabled*/</span></div>
<div class="line"><a id="l02442" name="l02442"></a><span class="lineno"> 2442</span>            frequency = 0;</div>
<div class="line"><a id="l02443" name="l02443"></a><span class="lineno"> 2443</span>          }</div>
<div class="line"><a id="l02444" name="l02444"></a><span class="lineno"> 2444</span> </div>
<div class="line"><a id="l02445" name="l02445"></a><span class="lineno"> 2445</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02446" name="l02446"></a><span class="lineno"> 2446</span>        }</div>
<div class="line"><a id="l02447" name="l02447"></a><span class="lineno"> 2447</span> </div>
<div class="line"><a id="l02448" name="l02448"></a><span class="lineno"> 2448</span>      <span class="keywordflow">case</span> (<a class="code hl_define" href="group___r_c_c_ex___s_p_i123___clock___source.html#ga0982b4a41a154d3e258fa248223d9747">RCC_SPI123CLKSOURCE_PIN</a>): <span class="comment">/* External clock is the clock source for I2S */</span></div>
<div class="line"><a id="l02449" name="l02449"></a><span class="lineno"> 2449</span>        {</div>
<div class="line"><a id="l02450" name="l02450"></a><span class="lineno"> 2450</span>          frequency = <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a8c47c935e91e70569098b41718558648">EXTERNAL_CLOCK_VALUE</a>;</div>
<div class="line"><a id="l02451" name="l02451"></a><span class="lineno"> 2451</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02452" name="l02452"></a><span class="lineno"> 2452</span>        }</div>
<div class="line"><a id="l02453" name="l02453"></a><span class="lineno"> 2453</span>      default :</div>
<div class="line"><a id="l02454" name="l02454"></a><span class="lineno"> 2454</span>        {</div>
<div class="line"><a id="l02455" name="l02455"></a><span class="lineno"> 2455</span>          frequency = 0;</div>
<div class="line"><a id="l02456" name="l02456"></a><span class="lineno"> 2456</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02457" name="l02457"></a><span class="lineno"> 2457</span>        }</div>
<div class="line"><a id="l02458" name="l02458"></a><span class="lineno"> 2458</span>      }</div>
<div class="line"><a id="l02459" name="l02459"></a><span class="lineno"> 2459</span>    }</div>
<div class="line"><a id="l02460" name="l02460"></a><span class="lineno"> 2460</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PeriphClk == <a class="code hl_define" href="group___r_c_c_ex___periph___clock___selection.html#gaa234e496ace2f188b106dc15a95ed6bc">RCC_PERIPHCLK_ADC</a>)</div>
<div class="line"><a id="l02461" name="l02461"></a><span class="lineno"> 2461</span>    {</div>
<div class="line"><a id="l02462" name="l02462"></a><span class="lineno"> 2462</span>      <span class="comment">/* Get ADC clock source */</span></div>
<div class="line"><a id="l02463" name="l02463"></a><span class="lineno"> 2463</span>      srcclk= <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#ga2ee9f1838a8450f949b548a06ed3bc58">__HAL_RCC_GET_ADC_SOURCE</a>();</div>
<div class="line"><a id="l02464" name="l02464"></a><span class="lineno"> 2464</span> </div>
<div class="line"><a id="l02465" name="l02465"></a><span class="lineno"> 2465</span>      <span class="keywordflow">switch</span> (srcclk)</div>
<div class="line"><a id="l02466" name="l02466"></a><span class="lineno"> 2466</span>      {</div>
<div class="line"><a id="l02467" name="l02467"></a><span class="lineno"> 2467</span>      <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___a_d_c___clock___source.html#gaac8951308d2abaed9daa4f596d092dd5">RCC_ADCCLKSOURCE_PLL2</a>:</div>
<div class="line"><a id="l02468" name="l02468"></a><span class="lineno"> 2468</span>        {</div>
<div class="line"><a id="l02469" name="l02469"></a><span class="lineno"> 2469</span>         <span class="keywordflow">if</span> (<a class="code hl_define" href="stm32h7xx__hal__def_8h.html#a5b44dfd2a26f85f7b628b0945daff2c3">HAL_IS_BIT_SET</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga24fa002379ec3fd9063457f412250327">RCC_CR_PLL2RDY</a>))</div>
<div class="line"><a id="l02470" name="l02470"></a><span class="lineno"> 2470</span>         {</div>
<div class="line"><a id="l02471" name="l02471"></a><span class="lineno"> 2471</span>          <a class="code hl_function" href="group___r_c_c_ex___exported___functions___group1.html#gafef61fa6c64f47497900d47b258c609a">HAL_RCCEx_GetPLL2ClockFreq</a>(&amp;pll2_clocks);</div>
<div class="line"><a id="l02472" name="l02472"></a><span class="lineno"> 2472</span>          frequency = pll2_clocks.<a class="code hl_variable" href="struct_p_l_l2___clocks_type_def.html#ad3c6da0c257e094ee41777e7079dd90c">PLL2_P_Frequency</a>;</div>
<div class="line"><a id="l02473" name="l02473"></a><span class="lineno"> 2473</span>         }</div>
<div class="line"><a id="l02474" name="l02474"></a><span class="lineno"> 2474</span>         <span class="keywordflow">else</span></div>
<div class="line"><a id="l02475" name="l02475"></a><span class="lineno"> 2475</span>         {</div>
<div class="line"><a id="l02476" name="l02476"></a><span class="lineno"> 2476</span>           frequency = 0;</div>
<div class="line"><a id="l02477" name="l02477"></a><span class="lineno"> 2477</span>         }</div>
<div class="line"><a id="l02478" name="l02478"></a><span class="lineno"> 2478</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02479" name="l02479"></a><span class="lineno"> 2479</span>        }</div>
<div class="line"><a id="l02480" name="l02480"></a><span class="lineno"> 2480</span>      <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___a_d_c___clock___source.html#gad05173624318bceb82c54ccc3698dbf8">RCC_ADCCLKSOURCE_PLL3</a>:</div>
<div class="line"><a id="l02481" name="l02481"></a><span class="lineno"> 2481</span>        {</div>
<div class="line"><a id="l02482" name="l02482"></a><span class="lineno"> 2482</span>         <span class="keywordflow">if</span> (<a class="code hl_define" href="stm32h7xx__hal__def_8h.html#a5b44dfd2a26f85f7b628b0945daff2c3">HAL_IS_BIT_SET</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3ea07157abac14618b2ac3f2e9bfa9b9">RCC_CR_PLL3RDY</a>))</div>
<div class="line"><a id="l02483" name="l02483"></a><span class="lineno"> 2483</span>         {</div>
<div class="line"><a id="l02484" name="l02484"></a><span class="lineno"> 2484</span>          <a class="code hl_function" href="group___r_c_c_ex___exported___functions___group1.html#ga95d5e7fe6070aa6e9b94d8d6b6aa0f19">HAL_RCCEx_GetPLL3ClockFreq</a>(&amp;pll3_clocks);</div>
<div class="line"><a id="l02485" name="l02485"></a><span class="lineno"> 2485</span>          frequency = pll3_clocks.<a class="code hl_variable" href="struct_p_l_l3___clocks_type_def.html#a854763e028dd249fc4041e682fbdba11">PLL3_R_Frequency</a>;</div>
<div class="line"><a id="l02486" name="l02486"></a><span class="lineno"> 2486</span>         }</div>
<div class="line"><a id="l02487" name="l02487"></a><span class="lineno"> 2487</span>         <span class="keywordflow">else</span></div>
<div class="line"><a id="l02488" name="l02488"></a><span class="lineno"> 2488</span>         {</div>
<div class="line"><a id="l02489" name="l02489"></a><span class="lineno"> 2489</span>           frequency = 0;</div>
<div class="line"><a id="l02490" name="l02490"></a><span class="lineno"> 2490</span>         }</div>
<div class="line"><a id="l02491" name="l02491"></a><span class="lineno"> 2491</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02492" name="l02492"></a><span class="lineno"> 2492</span>        }</div>
<div class="line"><a id="l02493" name="l02493"></a><span class="lineno"> 2493</span> </div>
<div class="line"><a id="l02494" name="l02494"></a><span class="lineno"> 2494</span>      <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___a_d_c___clock___source.html#ga1ba73db5320d6e04b2cc4e3e9bfa6553">RCC_ADCCLKSOURCE_CLKP</a>:</div>
<div class="line"><a id="l02495" name="l02495"></a><span class="lineno"> 2495</span>        {</div>
<div class="line"><a id="l02496" name="l02496"></a><span class="lineno"> 2496</span> </div>
<div class="line"><a id="l02497" name="l02497"></a><span class="lineno"> 2497</span>          ckpclocksource= <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#ga5d047265ca753e28b45b09e53c3f50fe">__HAL_RCC_GET_CLKP_SOURCE</a>();</div>
<div class="line"><a id="l02498" name="l02498"></a><span class="lineno"> 2498</span> </div>
<div class="line"><a id="l02499" name="l02499"></a><span class="lineno"> 2499</span>         <span class="keywordflow">if</span> ((<a class="code hl_define" href="stm32h7xx__hal__def_8h.html#a5b44dfd2a26f85f7b628b0945daff2c3">HAL_IS_BIT_SET</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a>)) &amp;&amp; (ckpclocksource == <a class="code hl_define" href="group___r_c_c_ex___c_l_k_p___clock___source.html#ga931812906ad59e0f5ff675063888c2a3">RCC_CLKPSOURCE_HSI</a>))</div>
<div class="line"><a id="l02500" name="l02500"></a><span class="lineno"> 2500</span>          {</div>
<div class="line"><a id="l02501" name="l02501"></a><span class="lineno"> 2501</span>            <span class="comment">/* In Case the CKPER Source is HSI */</span></div>
<div class="line"><a id="l02502" name="l02502"></a><span class="lineno"> 2502</span>            frequency = (<a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#aaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a> &gt;&gt; (<a class="code hl_define" href="group___r_c_c___exported___macros.html#ga8850afc9537ef7183af070aa77e26481">__HAL_RCC_GET_HSI_DIVIDER</a>()&gt;&gt; 3));</div>
<div class="line"><a id="l02503" name="l02503"></a><span class="lineno"> 2503</span>          }</div>
<div class="line"><a id="l02504" name="l02504"></a><span class="lineno"> 2504</span> </div>
<div class="line"><a id="l02505" name="l02505"></a><span class="lineno"> 2505</span>          <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((<a class="code hl_define" href="stm32h7xx__hal__def_8h.html#a5b44dfd2a26f85f7b628b0945daff2c3">HAL_IS_BIT_SET</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0d971927bd61ee8d8c607e0c93a82b27">RCC_CR_CSIRDY</a>)) &amp;&amp; (ckpclocksource == <a class="code hl_define" href="group___r_c_c_ex___c_l_k_p___clock___source.html#ga7010519d2a24e177d73354af81eff627">RCC_CLKPSOURCE_CSI</a>))</div>
<div class="line"><a id="l02506" name="l02506"></a><span class="lineno"> 2506</span>          {</div>
<div class="line"><a id="l02507" name="l02507"></a><span class="lineno"> 2507</span>            <span class="comment">/* In Case the CKPER Source is CSI */</span></div>
<div class="line"><a id="l02508" name="l02508"></a><span class="lineno"> 2508</span>            frequency = <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a4dcbff36a4b1cfd045c01d59084255d0">CSI_VALUE</a>;</div>
<div class="line"><a id="l02509" name="l02509"></a><span class="lineno"> 2509</span>          }</div>
<div class="line"><a id="l02510" name="l02510"></a><span class="lineno"> 2510</span> </div>
<div class="line"><a id="l02511" name="l02511"></a><span class="lineno"> 2511</span>          <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((<a class="code hl_define" href="stm32h7xx__hal__def_8h.html#a5b44dfd2a26f85f7b628b0945daff2c3">HAL_IS_BIT_SET</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>)) &amp;&amp; (ckpclocksource == <a class="code hl_define" href="group___r_c_c_ex___c_l_k_p___clock___source.html#gace3d6bfba43dc6ccd64a1ea3e66a7f1a">RCC_CLKPSOURCE_HSE</a>))</div>
<div class="line"><a id="l02512" name="l02512"></a><span class="lineno"> 2512</span>          {</div>
<div class="line"><a id="l02513" name="l02513"></a><span class="lineno"> 2513</span>            <span class="comment">/* In Case the CKPER Source is HSE */</span></div>
<div class="line"><a id="l02514" name="l02514"></a><span class="lineno"> 2514</span>            frequency = <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#aeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a>;</div>
<div class="line"><a id="l02515" name="l02515"></a><span class="lineno"> 2515</span>          }</div>
<div class="line"><a id="l02516" name="l02516"></a><span class="lineno"> 2516</span> </div>
<div class="line"><a id="l02517" name="l02517"></a><span class="lineno"> 2517</span>          <span class="keywordflow">else</span></div>
<div class="line"><a id="l02518" name="l02518"></a><span class="lineno"> 2518</span>          {</div>
<div class="line"><a id="l02519" name="l02519"></a><span class="lineno"> 2519</span>            <span class="comment">/* In Case the CKPER is disabled*/</span></div>
<div class="line"><a id="l02520" name="l02520"></a><span class="lineno"> 2520</span>            frequency = 0;</div>
<div class="line"><a id="l02521" name="l02521"></a><span class="lineno"> 2521</span>          }</div>
<div class="line"><a id="l02522" name="l02522"></a><span class="lineno"> 2522</span> </div>
<div class="line"><a id="l02523" name="l02523"></a><span class="lineno"> 2523</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02524" name="l02524"></a><span class="lineno"> 2524</span>        }</div>
<div class="line"><a id="l02525" name="l02525"></a><span class="lineno"> 2525</span> </div>
<div class="line"><a id="l02526" name="l02526"></a><span class="lineno"> 2526</span>      default :</div>
<div class="line"><a id="l02527" name="l02527"></a><span class="lineno"> 2527</span>        {</div>
<div class="line"><a id="l02528" name="l02528"></a><span class="lineno"> 2528</span>          frequency = 0;</div>
<div class="line"><a id="l02529" name="l02529"></a><span class="lineno"> 2529</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02530" name="l02530"></a><span class="lineno"> 2530</span>        }</div>
<div class="line"><a id="l02531" name="l02531"></a><span class="lineno"> 2531</span>      }</div>
<div class="line"><a id="l02532" name="l02532"></a><span class="lineno"> 2532</span>    }</div>
<div class="line"><a id="l02533" name="l02533"></a><span class="lineno"> 2533</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PeriphClk == <a class="code hl_define" href="group___r_c_c_ex___periph___clock___selection.html#gaf0fd9e547da2fba4a071a4ad6153d24a">RCC_PERIPHCLK_SDMMC</a>)</div>
<div class="line"><a id="l02534" name="l02534"></a><span class="lineno"> 2534</span>    {</div>
<div class="line"><a id="l02535" name="l02535"></a><span class="lineno"> 2535</span>      <span class="comment">/* Get SDMMC clock source */</span></div>
<div class="line"><a id="l02536" name="l02536"></a><span class="lineno"> 2536</span>      srcclk= <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#gacccdca63ee93770444eaab77cd831c75">__HAL_RCC_GET_SDMMC_SOURCE</a>();</div>
<div class="line"><a id="l02537" name="l02537"></a><span class="lineno"> 2537</span> </div>
<div class="line"><a id="l02538" name="l02538"></a><span class="lineno"> 2538</span>      <span class="keywordflow">switch</span> (srcclk)</div>
<div class="line"><a id="l02539" name="l02539"></a><span class="lineno"> 2539</span>      {</div>
<div class="line"><a id="l02540" name="l02540"></a><span class="lineno"> 2540</span>      <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___s_d_m_m_c___clock___source.html#gaaab8c67bd3171f5720a48e29e1ce333f">RCC_SDMMCCLKSOURCE_PLL</a>: <span class="comment">/* PLL1 is the clock source for SDMMC */</span></div>
<div class="line"><a id="l02541" name="l02541"></a><span class="lineno"> 2541</span>        {</div>
<div class="line"><a id="l02542" name="l02542"></a><span class="lineno"> 2542</span>         <span class="keywordflow">if</span> (<a class="code hl_define" href="stm32h7xx__hal__def_8h.html#a5b44dfd2a26f85f7b628b0945daff2c3">HAL_IS_BIT_SET</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga36cbfbda9151a0d8953f3460e07a95db">RCC_CR_PLL1RDY</a>))</div>
<div class="line"><a id="l02543" name="l02543"></a><span class="lineno"> 2543</span>         {</div>
<div class="line"><a id="l02544" name="l02544"></a><span class="lineno"> 2544</span>          <a class="code hl_function" href="group___r_c_c_ex___exported___functions___group1.html#gab337c3e7337cd51213340dc99aed1307">HAL_RCCEx_GetPLL1ClockFreq</a>(&amp;pll1_clocks);</div>
<div class="line"><a id="l02545" name="l02545"></a><span class="lineno"> 2545</span>          frequency = pll1_clocks.<a class="code hl_variable" href="struct_p_l_l1___clocks_type_def.html#a10a577df67784eb604e643e00de75ac9">PLL1_Q_Frequency</a>;</div>
<div class="line"><a id="l02546" name="l02546"></a><span class="lineno"> 2546</span>         }</div>
<div class="line"><a id="l02547" name="l02547"></a><span class="lineno"> 2547</span>         <span class="keywordflow">else</span></div>
<div class="line"><a id="l02548" name="l02548"></a><span class="lineno"> 2548</span>         {</div>
<div class="line"><a id="l02549" name="l02549"></a><span class="lineno"> 2549</span>          frequency = 0;</div>
<div class="line"><a id="l02550" name="l02550"></a><span class="lineno"> 2550</span>         }</div>
<div class="line"><a id="l02551" name="l02551"></a><span class="lineno"> 2551</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02552" name="l02552"></a><span class="lineno"> 2552</span>        }</div>
<div class="line"><a id="l02553" name="l02553"></a><span class="lineno"> 2553</span>      <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___s_d_m_m_c___clock___source.html#gabe4c50e2db93d96799b205aedf8a9725">RCC_SDMMCCLKSOURCE_PLL2</a>: <span class="comment">/* PLL2 is the clock source for SDMMC */</span></div>
<div class="line"><a id="l02554" name="l02554"></a><span class="lineno"> 2554</span>        {</div>
<div class="line"><a id="l02555" name="l02555"></a><span class="lineno"> 2555</span>          <span class="keywordflow">if</span> (<a class="code hl_define" href="stm32h7xx__hal__def_8h.html#a5b44dfd2a26f85f7b628b0945daff2c3">HAL_IS_BIT_SET</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga24fa002379ec3fd9063457f412250327">RCC_CR_PLL2RDY</a>))</div>
<div class="line"><a id="l02556" name="l02556"></a><span class="lineno"> 2556</span>         {</div>
<div class="line"><a id="l02557" name="l02557"></a><span class="lineno"> 2557</span>          <a class="code hl_function" href="group___r_c_c_ex___exported___functions___group1.html#gafef61fa6c64f47497900d47b258c609a">HAL_RCCEx_GetPLL2ClockFreq</a>(&amp;pll2_clocks);</div>
<div class="line"><a id="l02558" name="l02558"></a><span class="lineno"> 2558</span>          frequency = pll2_clocks.<a class="code hl_variable" href="struct_p_l_l2___clocks_type_def.html#a20fe0e2c3e8e970013dc8ac261196a83">PLL2_R_Frequency</a>;</div>
<div class="line"><a id="l02559" name="l02559"></a><span class="lineno"> 2559</span>         }</div>
<div class="line"><a id="l02560" name="l02560"></a><span class="lineno"> 2560</span>         <span class="keywordflow">else</span></div>
<div class="line"><a id="l02561" name="l02561"></a><span class="lineno"> 2561</span>         {</div>
<div class="line"><a id="l02562" name="l02562"></a><span class="lineno"> 2562</span>          frequency = 0;</div>
<div class="line"><a id="l02563" name="l02563"></a><span class="lineno"> 2563</span>         }</div>
<div class="line"><a id="l02564" name="l02564"></a><span class="lineno"> 2564</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02565" name="l02565"></a><span class="lineno"> 2565</span>        }</div>
<div class="line"><a id="l02566" name="l02566"></a><span class="lineno"> 2566</span> </div>
<div class="line"><a id="l02567" name="l02567"></a><span class="lineno"> 2567</span>      default :</div>
<div class="line"><a id="l02568" name="l02568"></a><span class="lineno"> 2568</span>        {</div>
<div class="line"><a id="l02569" name="l02569"></a><span class="lineno"> 2569</span>          frequency = 0;</div>
<div class="line"><a id="l02570" name="l02570"></a><span class="lineno"> 2570</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02571" name="l02571"></a><span class="lineno"> 2571</span>        }</div>
<div class="line"><a id="l02572" name="l02572"></a><span class="lineno"> 2572</span>      }</div>
<div class="line"><a id="l02573" name="l02573"></a><span class="lineno"> 2573</span>    }</div>
<div class="line"><a id="l02574" name="l02574"></a><span class="lineno"> 2574</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PeriphClk == <a class="code hl_define" href="group___r_c_c_ex___periph___clock___selection.html#gaa9c7d698e69f5a590a9e6a2153859b0c">RCC_PERIPHCLK_SPI6</a>)</div>
<div class="line"><a id="l02575" name="l02575"></a><span class="lineno"> 2575</span>    {</div>
<div class="line"><a id="l02576" name="l02576"></a><span class="lineno"> 2576</span>      <span class="comment">/* Get SPI6 clock source */</span></div>
<div class="line"><a id="l02577" name="l02577"></a><span class="lineno"> 2577</span>      srcclk= <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#ga8e7af9e242f90f474d245e72066e163f">__HAL_RCC_GET_SPI6_SOURCE</a>();</div>
<div class="line"><a id="l02578" name="l02578"></a><span class="lineno"> 2578</span> </div>
<div class="line"><a id="l02579" name="l02579"></a><span class="lineno"> 2579</span>      <span class="keywordflow">switch</span> (srcclk)</div>
<div class="line"><a id="l02580" name="l02580"></a><span class="lineno"> 2580</span>      {</div>
<div class="line"><a id="l02581" name="l02581"></a><span class="lineno"> 2581</span>      <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___s_p_i6___clock___source.html#gae7a778f5d8451b232aab8e5f0c6b760d">RCC_SPI6CLKSOURCE_D3PCLK1</a>: <span class="comment">/* D3PCLK1 (PCLK4) is the clock source for SPI6 */</span></div>
<div class="line"><a id="l02582" name="l02582"></a><span class="lineno"> 2582</span>        {</div>
<div class="line"><a id="l02583" name="l02583"></a><span class="lineno"> 2583</span>          frequency = <a class="code hl_function" href="group___r_c_c_ex___exported___functions___group1.html#ga2d01123c5ecc1b82fcc44b231650c287">HAL_RCCEx_GetD3PCLK1Freq</a>();</div>
<div class="line"><a id="l02584" name="l02584"></a><span class="lineno"> 2584</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02585" name="l02585"></a><span class="lineno"> 2585</span>        }</div>
<div class="line"><a id="l02586" name="l02586"></a><span class="lineno"> 2586</span>      <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___s_p_i6___clock___source.html#ga94283b1603f36abfb1280636d56bdb1d">RCC_SPI6CLKSOURCE_PLL2</a>: <span class="comment">/* PLL2 is the clock source for SPI6 */</span></div>
<div class="line"><a id="l02587" name="l02587"></a><span class="lineno"> 2587</span>        {</div>
<div class="line"><a id="l02588" name="l02588"></a><span class="lineno"> 2588</span>         <span class="keywordflow">if</span> (<a class="code hl_define" href="stm32h7xx__hal__def_8h.html#a5b44dfd2a26f85f7b628b0945daff2c3">HAL_IS_BIT_SET</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga24fa002379ec3fd9063457f412250327">RCC_CR_PLL2RDY</a>))</div>
<div class="line"><a id="l02589" name="l02589"></a><span class="lineno"> 2589</span>         {</div>
<div class="line"><a id="l02590" name="l02590"></a><span class="lineno"> 2590</span>          <a class="code hl_function" href="group___r_c_c_ex___exported___functions___group1.html#gafef61fa6c64f47497900d47b258c609a">HAL_RCCEx_GetPLL2ClockFreq</a>(&amp;pll2_clocks);</div>
<div class="line"><a id="l02591" name="l02591"></a><span class="lineno"> 2591</span>          frequency = pll2_clocks.<a class="code hl_variable" href="struct_p_l_l2___clocks_type_def.html#a8d593d9adc8448a4912e52322f9db3bb">PLL2_Q_Frequency</a>;</div>
<div class="line"><a id="l02592" name="l02592"></a><span class="lineno"> 2592</span>         }</div>
<div class="line"><a id="l02593" name="l02593"></a><span class="lineno"> 2593</span>         <span class="keywordflow">else</span></div>
<div class="line"><a id="l02594" name="l02594"></a><span class="lineno"> 2594</span>         {</div>
<div class="line"><a id="l02595" name="l02595"></a><span class="lineno"> 2595</span>          frequency = 0;</div>
<div class="line"><a id="l02596" name="l02596"></a><span class="lineno"> 2596</span>         }</div>
<div class="line"><a id="l02597" name="l02597"></a><span class="lineno"> 2597</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02598" name="l02598"></a><span class="lineno"> 2598</span>        }</div>
<div class="line"><a id="l02599" name="l02599"></a><span class="lineno"> 2599</span>      <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___s_p_i6___clock___source.html#ga45e773e678525438afb65511204e138b">RCC_SPI6CLKSOURCE_PLL3</a>: <span class="comment">/* PLL3 is the clock source for SPI6 */</span></div>
<div class="line"><a id="l02600" name="l02600"></a><span class="lineno"> 2600</span>        {</div>
<div class="line"><a id="l02601" name="l02601"></a><span class="lineno"> 2601</span>         <span class="keywordflow">if</span> (<a class="code hl_define" href="stm32h7xx__hal__def_8h.html#a5b44dfd2a26f85f7b628b0945daff2c3">HAL_IS_BIT_SET</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3ea07157abac14618b2ac3f2e9bfa9b9">RCC_CR_PLL3RDY</a>))</div>
<div class="line"><a id="l02602" name="l02602"></a><span class="lineno"> 2602</span>         {</div>
<div class="line"><a id="l02603" name="l02603"></a><span class="lineno"> 2603</span>          <a class="code hl_function" href="group___r_c_c_ex___exported___functions___group1.html#ga95d5e7fe6070aa6e9b94d8d6b6aa0f19">HAL_RCCEx_GetPLL3ClockFreq</a>(&amp;pll3_clocks);</div>
<div class="line"><a id="l02604" name="l02604"></a><span class="lineno"> 2604</span>          frequency = pll3_clocks.<a class="code hl_variable" href="struct_p_l_l3___clocks_type_def.html#af27ca591d9171cf662708ed99a172f1b">PLL3_Q_Frequency</a>;</div>
<div class="line"><a id="l02605" name="l02605"></a><span class="lineno"> 2605</span>         }</div>
<div class="line"><a id="l02606" name="l02606"></a><span class="lineno"> 2606</span>         <span class="keywordflow">else</span></div>
<div class="line"><a id="l02607" name="l02607"></a><span class="lineno"> 2607</span>         {</div>
<div class="line"><a id="l02608" name="l02608"></a><span class="lineno"> 2608</span>          frequency = 0;</div>
<div class="line"><a id="l02609" name="l02609"></a><span class="lineno"> 2609</span>         }</div>
<div class="line"><a id="l02610" name="l02610"></a><span class="lineno"> 2610</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02611" name="l02611"></a><span class="lineno"> 2611</span>        }</div>
<div class="line"><a id="l02612" name="l02612"></a><span class="lineno"> 2612</span>      <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___s_p_i6___clock___source.html#gad5f6da243f5ea158b13d4b271cba58e3">RCC_SPI6CLKSOURCE_HSI</a>: <span class="comment">/* HSI is the clock source for SPI6 */</span></div>
<div class="line"><a id="l02613" name="l02613"></a><span class="lineno"> 2613</span>        {</div>
<div class="line"><a id="l02614" name="l02614"></a><span class="lineno"> 2614</span>         <span class="keywordflow">if</span> (<a class="code hl_define" href="stm32h7xx__hal__def_8h.html#a5b44dfd2a26f85f7b628b0945daff2c3">HAL_IS_BIT_SET</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a>))</div>
<div class="line"><a id="l02615" name="l02615"></a><span class="lineno"> 2615</span>         {</div>
<div class="line"><a id="l02616" name="l02616"></a><span class="lineno"> 2616</span>          frequency = (<a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#aaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a> &gt;&gt; (<a class="code hl_define" href="group___r_c_c___exported___macros.html#ga8850afc9537ef7183af070aa77e26481">__HAL_RCC_GET_HSI_DIVIDER</a>()&gt;&gt; 3));</div>
<div class="line"><a id="l02617" name="l02617"></a><span class="lineno"> 2617</span>         }</div>
<div class="line"><a id="l02618" name="l02618"></a><span class="lineno"> 2618</span>         <span class="keywordflow">else</span></div>
<div class="line"><a id="l02619" name="l02619"></a><span class="lineno"> 2619</span>         {</div>
<div class="line"><a id="l02620" name="l02620"></a><span class="lineno"> 2620</span>          frequency = 0;</div>
<div class="line"><a id="l02621" name="l02621"></a><span class="lineno"> 2621</span>         }</div>
<div class="line"><a id="l02622" name="l02622"></a><span class="lineno"> 2622</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02623" name="l02623"></a><span class="lineno"> 2623</span>        }</div>
<div class="line"><a id="l02624" name="l02624"></a><span class="lineno"> 2624</span>      <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___s_p_i6___clock___source.html#ga4ce32f7d2f56ac96d6809f18761f16eb">RCC_SPI6CLKSOURCE_CSI</a>: <span class="comment">/* CSI is the clock source for SPI6 */</span></div>
<div class="line"><a id="l02625" name="l02625"></a><span class="lineno"> 2625</span>        {</div>
<div class="line"><a id="l02626" name="l02626"></a><span class="lineno"> 2626</span>         <span class="keywordflow">if</span> (<a class="code hl_define" href="stm32h7xx__hal__def_8h.html#a5b44dfd2a26f85f7b628b0945daff2c3">HAL_IS_BIT_SET</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0d971927bd61ee8d8c607e0c93a82b27">RCC_CR_CSIRDY</a>))</div>
<div class="line"><a id="l02627" name="l02627"></a><span class="lineno"> 2627</span>         {</div>
<div class="line"><a id="l02628" name="l02628"></a><span class="lineno"> 2628</span>          frequency = <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a4dcbff36a4b1cfd045c01d59084255d0">CSI_VALUE</a>;</div>
<div class="line"><a id="l02629" name="l02629"></a><span class="lineno"> 2629</span>         }</div>
<div class="line"><a id="l02630" name="l02630"></a><span class="lineno"> 2630</span>         <span class="keywordflow">else</span></div>
<div class="line"><a id="l02631" name="l02631"></a><span class="lineno"> 2631</span>         {</div>
<div class="line"><a id="l02632" name="l02632"></a><span class="lineno"> 2632</span>           frequency = 0;</div>
<div class="line"><a id="l02633" name="l02633"></a><span class="lineno"> 2633</span>         }</div>
<div class="line"><a id="l02634" name="l02634"></a><span class="lineno"> 2634</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02635" name="l02635"></a><span class="lineno"> 2635</span>        }</div>
<div class="line"><a id="l02636" name="l02636"></a><span class="lineno"> 2636</span>      <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___s_p_i6___clock___source.html#ga4b4a6f2025575d875f99c8277f8d918d">RCC_SPI6CLKSOURCE_HSE</a>: <span class="comment">/* HSE is the clock source for SPI6 */</span></div>
<div class="line"><a id="l02637" name="l02637"></a><span class="lineno"> 2637</span>        {</div>
<div class="line"><a id="l02638" name="l02638"></a><span class="lineno"> 2638</span>         <span class="keywordflow">if</span> (<a class="code hl_define" href="stm32h7xx__hal__def_8h.html#a5b44dfd2a26f85f7b628b0945daff2c3">HAL_IS_BIT_SET</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>))</div>
<div class="line"><a id="l02639" name="l02639"></a><span class="lineno"> 2639</span>         {</div>
<div class="line"><a id="l02640" name="l02640"></a><span class="lineno"> 2640</span>          frequency = <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#aeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a>;</div>
<div class="line"><a id="l02641" name="l02641"></a><span class="lineno"> 2641</span>         }</div>
<div class="line"><a id="l02642" name="l02642"></a><span class="lineno"> 2642</span>         <span class="keywordflow">else</span></div>
<div class="line"><a id="l02643" name="l02643"></a><span class="lineno"> 2643</span>         {</div>
<div class="line"><a id="l02644" name="l02644"></a><span class="lineno"> 2644</span>          frequency = 0;</div>
<div class="line"><a id="l02645" name="l02645"></a><span class="lineno"> 2645</span>         }</div>
<div class="line"><a id="l02646" name="l02646"></a><span class="lineno"> 2646</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02647" name="l02647"></a><span class="lineno"> 2647</span>        }</div>
<div class="line"><a id="l02648" name="l02648"></a><span class="lineno"> 2648</span><span class="preprocessor">#if defined(RCC_SPI6CLKSOURCE_PIN)</span></div>
<div class="line"><a id="l02649" name="l02649"></a><span class="lineno"> 2649</span>      <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c_ex___s_p_i6___clock___source.html#ga0817fa9a51cc40c402b007dbd28f9716">RCC_SPI6CLKSOURCE_PIN</a>: <span class="comment">/* External clock is the clock source for SPI6 */</span></div>
<div class="line"><a id="l02650" name="l02650"></a><span class="lineno"> 2650</span>        {</div>
<div class="line"><a id="l02651" name="l02651"></a><span class="lineno"> 2651</span>          frequency = <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a8c47c935e91e70569098b41718558648">EXTERNAL_CLOCK_VALUE</a>;</div>
<div class="line"><a id="l02652" name="l02652"></a><span class="lineno"> 2652</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02653" name="l02653"></a><span class="lineno"> 2653</span>        }</div>
<div class="line"><a id="l02654" name="l02654"></a><span class="lineno"> 2654</span><span class="preprocessor">#endif </span><span class="comment">/* RCC_SPI6CLKSOURCE_PIN */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02655" name="l02655"></a><span class="lineno"> 2655</span>      default :</div>
<div class="line"><a id="l02656" name="l02656"></a><span class="lineno"> 2656</span>        {</div>
<div class="line"><a id="l02657" name="l02657"></a><span class="lineno"> 2657</span>          frequency = 0;</div>
<div class="line"><a id="l02658" name="l02658"></a><span class="lineno"> 2658</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02659" name="l02659"></a><span class="lineno"> 2659</span>        }</div>
<div class="line"><a id="l02660" name="l02660"></a><span class="lineno"> 2660</span>      }</div>
<div class="line"><a id="l02661" name="l02661"></a><span class="lineno"> 2661</span>    }</div>
<div class="line"><a id="l02662" name="l02662"></a><span class="lineno"> 2662</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (PeriphClk == <a class="code hl_define" href="group___r_c_c_ex___periph___clock___selection.html#gaf3b7c71407e825f89f9c0b0ac1bf20fc">RCC_PERIPHCLK_FDCAN</a>)</div>
<div class="line"><a id="l02663" name="l02663"></a><span class="lineno"> 2663</span>    {</div>
<div class="line"><a id="l02664" name="l02664"></a><span class="lineno"> 2664</span>      <span class="comment">/* Get FDCAN clock source */</span></div>
<div class="line"><a id="l02665" name="l02665"></a><span class="lineno"> 2665</span>      srcclk= __HAL_RCC_GET_FDCAN_SOURCE();</div>
<div class="line"><a id="l02666" name="l02666"></a><span class="lineno"> 2666</span> </div>
<div class="line"><a id="l02667" name="l02667"></a><span class="lineno"> 2667</span>      <span class="keywordflow">switch</span> (srcclk)</div>
<div class="line"><a id="l02668" name="l02668"></a><span class="lineno"> 2668</span>      {</div>
<div class="line"><a id="l02669" name="l02669"></a><span class="lineno"> 2669</span>      <span class="keywordflow">case</span> RCC_FDCANCLKSOURCE_HSE: <span class="comment">/* HSE is the clock source for FDCAN */</span></div>
<div class="line"><a id="l02670" name="l02670"></a><span class="lineno"> 2670</span>        {</div>
<div class="line"><a id="l02671" name="l02671"></a><span class="lineno"> 2671</span>         <span class="keywordflow">if</span> (<a class="code hl_define" href="stm32h7xx__hal__def_8h.html#a5b44dfd2a26f85f7b628b0945daff2c3">HAL_IS_BIT_SET</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>))</div>
<div class="line"><a id="l02672" name="l02672"></a><span class="lineno"> 2672</span>         {</div>
<div class="line"><a id="l02673" name="l02673"></a><span class="lineno"> 2673</span>          frequency = <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#aeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a>;</div>
<div class="line"><a id="l02674" name="l02674"></a><span class="lineno"> 2674</span>         }</div>
<div class="line"><a id="l02675" name="l02675"></a><span class="lineno"> 2675</span>         <span class="keywordflow">else</span></div>
<div class="line"><a id="l02676" name="l02676"></a><span class="lineno"> 2676</span>         {</div>
<div class="line"><a id="l02677" name="l02677"></a><span class="lineno"> 2677</span>          frequency = 0;</div>
<div class="line"><a id="l02678" name="l02678"></a><span class="lineno"> 2678</span>         }</div>
<div class="line"><a id="l02679" name="l02679"></a><span class="lineno"> 2679</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02680" name="l02680"></a><span class="lineno"> 2680</span>        }</div>
<div class="line"><a id="l02681" name="l02681"></a><span class="lineno"> 2681</span>      <span class="keywordflow">case</span> RCC_FDCANCLKSOURCE_PLL: <span class="comment">/* PLL is the clock source for FDCAN */</span></div>
<div class="line"><a id="l02682" name="l02682"></a><span class="lineno"> 2682</span>        {</div>
<div class="line"><a id="l02683" name="l02683"></a><span class="lineno"> 2683</span>         <span class="keywordflow">if</span> (<a class="code hl_define" href="stm32h7xx__hal__def_8h.html#a5b44dfd2a26f85f7b628b0945daff2c3">HAL_IS_BIT_SET</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga36cbfbda9151a0d8953f3460e07a95db">RCC_CR_PLL1RDY</a>))</div>
<div class="line"><a id="l02684" name="l02684"></a><span class="lineno"> 2684</span>         {</div>
<div class="line"><a id="l02685" name="l02685"></a><span class="lineno"> 2685</span>          <a class="code hl_function" href="group___r_c_c_ex___exported___functions___group1.html#gab337c3e7337cd51213340dc99aed1307">HAL_RCCEx_GetPLL1ClockFreq</a>(&amp;pll1_clocks);</div>
<div class="line"><a id="l02686" name="l02686"></a><span class="lineno"> 2686</span>          frequency = pll1_clocks.<a class="code hl_variable" href="struct_p_l_l1___clocks_type_def.html#a10a577df67784eb604e643e00de75ac9">PLL1_Q_Frequency</a>;</div>
<div class="line"><a id="l02687" name="l02687"></a><span class="lineno"> 2687</span>         }</div>
<div class="line"><a id="l02688" name="l02688"></a><span class="lineno"> 2688</span>         <span class="keywordflow">else</span></div>
<div class="line"><a id="l02689" name="l02689"></a><span class="lineno"> 2689</span>         {</div>
<div class="line"><a id="l02690" name="l02690"></a><span class="lineno"> 2690</span>          frequency = 0;</div>
<div class="line"><a id="l02691" name="l02691"></a><span class="lineno"> 2691</span>         }</div>
<div class="line"><a id="l02692" name="l02692"></a><span class="lineno"> 2692</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02693" name="l02693"></a><span class="lineno"> 2693</span>        }</div>
<div class="line"><a id="l02694" name="l02694"></a><span class="lineno"> 2694</span>      <span class="keywordflow">case</span> RCC_FDCANCLKSOURCE_PLL2: <span class="comment">/* PLL2 is the clock source for FDCAN */</span></div>
<div class="line"><a id="l02695" name="l02695"></a><span class="lineno"> 2695</span>        {</div>
<div class="line"><a id="l02696" name="l02696"></a><span class="lineno"> 2696</span>         <span class="keywordflow">if</span> (<a class="code hl_define" href="stm32h7xx__hal__def_8h.html#a5b44dfd2a26f85f7b628b0945daff2c3">HAL_IS_BIT_SET</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga24fa002379ec3fd9063457f412250327">RCC_CR_PLL2RDY</a>))</div>
<div class="line"><a id="l02697" name="l02697"></a><span class="lineno"> 2697</span>         {</div>
<div class="line"><a id="l02698" name="l02698"></a><span class="lineno"> 2698</span>          <a class="code hl_function" href="group___r_c_c_ex___exported___functions___group1.html#gafef61fa6c64f47497900d47b258c609a">HAL_RCCEx_GetPLL2ClockFreq</a>(&amp;pll2_clocks);</div>
<div class="line"><a id="l02699" name="l02699"></a><span class="lineno"> 2699</span>          frequency = pll2_clocks.<a class="code hl_variable" href="struct_p_l_l2___clocks_type_def.html#a8d593d9adc8448a4912e52322f9db3bb">PLL2_Q_Frequency</a>;</div>
<div class="line"><a id="l02700" name="l02700"></a><span class="lineno"> 2700</span>         }</div>
<div class="line"><a id="l02701" name="l02701"></a><span class="lineno"> 2701</span>         <span class="keywordflow">else</span></div>
<div class="line"><a id="l02702" name="l02702"></a><span class="lineno"> 2702</span>         {</div>
<div class="line"><a id="l02703" name="l02703"></a><span class="lineno"> 2703</span>          frequency = 0;</div>
<div class="line"><a id="l02704" name="l02704"></a><span class="lineno"> 2704</span>         }</div>
<div class="line"><a id="l02705" name="l02705"></a><span class="lineno"> 2705</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02706" name="l02706"></a><span class="lineno"> 2706</span>        }</div>
<div class="line"><a id="l02707" name="l02707"></a><span class="lineno"> 2707</span>      default :</div>
<div class="line"><a id="l02708" name="l02708"></a><span class="lineno"> 2708</span>        {</div>
<div class="line"><a id="l02709" name="l02709"></a><span class="lineno"> 2709</span>          frequency = 0;</div>
<div class="line"><a id="l02710" name="l02710"></a><span class="lineno"> 2710</span>          <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02711" name="l02711"></a><span class="lineno"> 2711</span>        }</div>
<div class="line"><a id="l02712" name="l02712"></a><span class="lineno"> 2712</span>      }</div>
<div class="line"><a id="l02713" name="l02713"></a><span class="lineno"> 2713</span>    }</div>
<div class="line"><a id="l02714" name="l02714"></a><span class="lineno"> 2714</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02715" name="l02715"></a><span class="lineno"> 2715</span>    {</div>
<div class="line"><a id="l02716" name="l02716"></a><span class="lineno"> 2716</span>      frequency = 0;</div>
<div class="line"><a id="l02717" name="l02717"></a><span class="lineno"> 2717</span>    }</div>
<div class="line"><a id="l02718" name="l02718"></a><span class="lineno"> 2718</span> </div>
<div class="line"><a id="l02719" name="l02719"></a><span class="lineno"> 2719</span>  <span class="keywordflow">return</span> frequency;</div>
<div class="line"><a id="l02720" name="l02720"></a><span class="lineno"> 2720</span>}</div>
<div class="line"><a id="l02721" name="l02721"></a><span class="lineno"> 2721</span> </div>
<div class="line"><a id="l02722" name="l02722"></a><span class="lineno"> 2722</span> </div>
<div class="line"><a id="l02729" name="l02729"></a><span class="lineno"> 2729</span>uint32_t <a class="code hl_function" href="group___r_c_c_ex___exported___functions___group1.html#ga8f57272fd5ec28bfff6cd591e69fafa8">HAL_RCCEx_GetD1PCLK1Freq</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02730" name="l02730"></a><span class="lineno"> 2730</span>{</div>
<div class="line"><a id="l02731" name="l02731"></a><span class="lineno"> 2731</span><span class="preprocessor">#if defined(RCC_D1CFGR_D1PPRE)</span></div>
<div class="line"><a id="l02732" name="l02732"></a><span class="lineno"> 2732</span>  <span class="comment">/* Get HCLK source and Compute D1PCLK1 frequency ---------------------------*/</span></div>
<div class="line"><a id="l02733" name="l02733"></a><span class="lineno"> 2733</span>  <span class="keywordflow">return</span> (<a class="code hl_function" href="group___r_c_c___exported___functions___group2.html#ga38d6c5c7a5d8758849912c9aa0a2156d">HAL_RCC_GetHCLKFreq</a>() &gt;&gt; (<a class="code hl_variable" href="group___s_t_m32_h7xx___system___private___variables.html#gac0142b24f5548d68accaf0d9b795c9e1">D1CorePrescTable</a>[(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;D1CFGR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga156ad49f4491b54e9c1bd6029814a03d">RCC_D1CFGR_D1PPRE</a>)&gt;&gt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga12ee7750507095c6817ff334c736e151">RCC_D1CFGR_D1PPRE_Pos</a>] &amp; 0x1FU));</div>
<div class="line"><a id="l02734" name="l02734"></a><span class="lineno"> 2734</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l02735" name="l02735"></a><span class="lineno"> 2735</span><span class="comment">/* Get HCLK source and Compute D1PCLK1 frequency ---------------------------*/</span></div>
<div class="line"><a id="l02736" name="l02736"></a><span class="lineno"> 2736</span>  <span class="keywordflow">return</span> (<a class="code hl_function" href="group___r_c_c___exported___functions___group2.html#ga38d6c5c7a5d8758849912c9aa0a2156d">HAL_RCC_GetHCLKFreq</a>() &gt;&gt; (<a class="code hl_variable" href="group___s_t_m32_h7xx___system___private___variables.html#gac0142b24f5548d68accaf0d9b795c9e1">D1CorePrescTable</a>[(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CDCFGR1 &amp; RCC_CDCFGR1_CDPPRE)&gt;&gt; RCC_CDCFGR1_CDPPRE_Pos] &amp; 0x1FU));</div>
<div class="line"><a id="l02737" name="l02737"></a><span class="lineno"> 2737</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l02738" name="l02738"></a><span class="lineno"> 2738</span>}</div>
<div class="line"><a id="l02739" name="l02739"></a><span class="lineno"> 2739</span> </div>
<div class="line"><a id="l02746" name="l02746"></a><span class="lineno"> 2746</span>uint32_t <a class="code hl_function" href="group___r_c_c_ex___exported___functions___group1.html#ga2d01123c5ecc1b82fcc44b231650c287">HAL_RCCEx_GetD3PCLK1Freq</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02747" name="l02747"></a><span class="lineno"> 2747</span>{</div>
<div class="line"><a id="l02748" name="l02748"></a><span class="lineno"> 2748</span><span class="preprocessor">#if defined(RCC_D3CFGR_D3PPRE)</span></div>
<div class="line"><a id="l02749" name="l02749"></a><span class="lineno"> 2749</span>  <span class="comment">/* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/</span></div>
<div class="line"><a id="l02750" name="l02750"></a><span class="lineno"> 2750</span>  <span class="keywordflow">return</span> (<a class="code hl_function" href="group___r_c_c___exported___functions___group2.html#ga38d6c5c7a5d8758849912c9aa0a2156d">HAL_RCC_GetHCLKFreq</a>() &gt;&gt; (<a class="code hl_variable" href="group___s_t_m32_h7xx___system___private___variables.html#gac0142b24f5548d68accaf0d9b795c9e1">D1CorePrescTable</a>[(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;D3CFGR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8c6b1922986a9444c5835cb0f9de4be5">RCC_D3CFGR_D3PPRE</a>)&gt;&gt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab92df8385a7e296303680e6428e28fd0">RCC_D3CFGR_D3PPRE_Pos</a>] &amp; 0x1FU));</div>
<div class="line"><a id="l02751" name="l02751"></a><span class="lineno"> 2751</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l02752" name="l02752"></a><span class="lineno"> 2752</span>  <span class="comment">/* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/</span></div>
<div class="line"><a id="l02753" name="l02753"></a><span class="lineno"> 2753</span>  <span class="keywordflow">return</span> (<a class="code hl_function" href="group___r_c_c___exported___functions___group2.html#ga38d6c5c7a5d8758849912c9aa0a2156d">HAL_RCC_GetHCLKFreq</a>() &gt;&gt; (<a class="code hl_variable" href="group___s_t_m32_h7xx___system___private___variables.html#gac0142b24f5548d68accaf0d9b795c9e1">D1CorePrescTable</a>[(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;SRDCFGR &amp; RCC_SRDCFGR_SRDPPRE)&gt;&gt; RCC_SRDCFGR_SRDPPRE_Pos] &amp; 0x1FU));</div>
<div class="line"><a id="l02754" name="l02754"></a><span class="lineno"> 2754</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l02755" name="l02755"></a><span class="lineno"> 2755</span>}</div>
<div class="line"><a id="l02770" name="l02770"></a><span class="lineno"> 2770</span><span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c_ex___exported___functions___group1.html#gafef61fa6c64f47497900d47b258c609a">HAL_RCCEx_GetPLL2ClockFreq</a>(<a class="code hl_struct" href="struct_p_l_l2___clocks_type_def.html">PLL2_ClocksTypeDef</a>* PLL2_Clocks)</div>
<div class="line"><a id="l02771" name="l02771"></a><span class="lineno"> 2771</span>{</div>
<div class="line"><a id="l02772" name="l02772"></a><span class="lineno"> 2772</span>  uint32_t  pllsource, pll2m,  pll2fracen, hsivalue;</div>
<div class="line"><a id="l02773" name="l02773"></a><span class="lineno"> 2773</span>  float_t fracn2, pll2vco;</div>
<div class="line"><a id="l02774" name="l02774"></a><span class="lineno"> 2774</span> </div>
<div class="line"><a id="l02775" name="l02775"></a><span class="lineno"> 2775</span>  <span class="comment">/* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N</span></div>
<div class="line"><a id="l02776" name="l02776"></a><span class="lineno"> 2776</span><span class="comment">     PLL2xCLK = PLL2_VCO / PLL2x</span></div>
<div class="line"><a id="l02777" name="l02777"></a><span class="lineno"> 2777</span><span class="comment">  */</span></div>
<div class="line"><a id="l02778" name="l02778"></a><span class="lineno"> 2778</span>  pllsource = (<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCKSELR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga575ca1449a059bb26ab0b0b55db24311">RCC_PLLCKSELR_PLLSRC</a>);</div>
<div class="line"><a id="l02779" name="l02779"></a><span class="lineno"> 2779</span>  pll2m = ((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCKSELR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5be6ede9f2d1eedf6c81c01fa06e49a1">RCC_PLLCKSELR_DIVM2</a>)&gt;&gt; 12);</div>
<div class="line"><a id="l02780" name="l02780"></a><span class="lineno"> 2780</span>  pll2fracen = (<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3d5186fd3b0b265fe835aaddd986f705">RCC_PLLCFGR_PLL2FRACEN</a>) &gt;&gt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5feaf27fedc905c1bfff5894b1cb745f">RCC_PLLCFGR_PLL2FRACEN_Pos</a>;</div>
<div class="line"><a id="l02781" name="l02781"></a><span class="lineno"> 2781</span>  fracn2 =(float_t)(uint32_t)(pll2fracen* ((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL2FRACR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7bf5891746ebb55af2cb0b5224964dff">RCC_PLL2FRACR_FRACN2</a>)&gt;&gt; 3));</div>
<div class="line"><a id="l02782" name="l02782"></a><span class="lineno"> 2782</span> </div>
<div class="line"><a id="l02783" name="l02783"></a><span class="lineno"> 2783</span>  <span class="keywordflow">if</span> (pll2m != 0U)</div>
<div class="line"><a id="l02784" name="l02784"></a><span class="lineno"> 2784</span>  {</div>
<div class="line"><a id="l02785" name="l02785"></a><span class="lineno"> 2785</span>    <span class="keywordflow">switch</span> (pllsource)</div>
<div class="line"><a id="l02786" name="l02786"></a><span class="lineno"> 2786</span>    {</div>
<div class="line"><a id="l02787" name="l02787"></a><span class="lineno"> 2787</span> </div>
<div class="line"><a id="l02788" name="l02788"></a><span class="lineno"> 2788</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c___p_l_l___clock___source.html#ga0e07703f1ccb3d60f8a47a2dc631c218">RCC_PLLSOURCE_HSI</a>:  <span class="comment">/* HSI used as PLL clock source */</span></div>
<div class="line"><a id="l02789" name="l02789"></a><span class="lineno"> 2789</span> </div>
<div class="line"><a id="l02790" name="l02790"></a><span class="lineno"> 2790</span>      <span class="keywordflow">if</span> (<a class="code hl_define" href="group___r_c_c___flags___interrupts___management.html#gae2d7d461630562bf2a2ddb31b1f96449">__HAL_RCC_GET_FLAG</a>(<a class="code hl_define" href="group___r_c_c___flag.html#ga6e292483906a4b87c6edefa8c53366ea">RCC_FLAG_HSIDIV</a>) != 0U)</div>
<div class="line"><a id="l02791" name="l02791"></a><span class="lineno"> 2791</span>      {</div>
<div class="line"><a id="l02792" name="l02792"></a><span class="lineno"> 2792</span>        hsivalue = (<a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#aaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a> &gt;&gt; (<a class="code hl_define" href="group___r_c_c___exported___macros.html#ga8850afc9537ef7183af070aa77e26481">__HAL_RCC_GET_HSI_DIVIDER</a>()&gt;&gt; 3));</div>
<div class="line"><a id="l02793" name="l02793"></a><span class="lineno"> 2793</span>        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL2DIVR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5c44c75e6593d78387415353b47b747b">RCC_PLL2DIVR_N2</a>) + (fracn2/(float_t)0x2000) +(float_t)1 );</div>
<div class="line"><a id="l02794" name="l02794"></a><span class="lineno"> 2794</span>      }</div>
<div class="line"><a id="l02795" name="l02795"></a><span class="lineno"> 2795</span>      <span class="keywordflow">else</span></div>
<div class="line"><a id="l02796" name="l02796"></a><span class="lineno"> 2796</span>      {</div>
<div class="line"><a id="l02797" name="l02797"></a><span class="lineno"> 2797</span>        pll2vco = ((float_t)<a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#aaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a> / (float_t)pll2m) * ((float_t)(uint32_t)(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL2DIVR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5c44c75e6593d78387415353b47b747b">RCC_PLL2DIVR_N2</a>) + (fracn2/(float_t)0x2000) +(float_t)1 );</div>
<div class="line"><a id="l02798" name="l02798"></a><span class="lineno"> 2798</span>      }</div>
<div class="line"><a id="l02799" name="l02799"></a><span class="lineno"> 2799</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02800" name="l02800"></a><span class="lineno"> 2800</span> </div>
<div class="line"><a id="l02801" name="l02801"></a><span class="lineno"> 2801</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c___p_l_l___clock___source.html#gaa89dc859b01ab8b7d925976e684c9057">RCC_PLLSOURCE_CSI</a>:  <span class="comment">/* CSI used as PLL clock source */</span></div>
<div class="line"><a id="l02802" name="l02802"></a><span class="lineno"> 2802</span>      pll2vco = ((float_t)<a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a4dcbff36a4b1cfd045c01d59084255d0">CSI_VALUE</a> / (float_t)pll2m) * ((float_t)(uint32_t)(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL2DIVR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5c44c75e6593d78387415353b47b747b">RCC_PLL2DIVR_N2</a>) + (fracn2/(float_t)0x2000) +(float_t)1 );</div>
<div class="line"><a id="l02803" name="l02803"></a><span class="lineno"> 2803</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02804" name="l02804"></a><span class="lineno"> 2804</span> </div>
<div class="line"><a id="l02805" name="l02805"></a><span class="lineno"> 2805</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c___p_l_l___clock___source.html#ga197cea7fe5c2db26fe7fcdb0f99dd4d7">RCC_PLLSOURCE_HSE</a>:  <span class="comment">/* HSE used as PLL clock source */</span></div>
<div class="line"><a id="l02806" name="l02806"></a><span class="lineno"> 2806</span>      pll2vco = ((float_t)<a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#aeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a> / (float_t)pll2m) * ((float_t)(uint32_t)(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL2DIVR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5c44c75e6593d78387415353b47b747b">RCC_PLL2DIVR_N2</a>) + (fracn2/(float_t)0x2000) +(float_t)1 );</div>
<div class="line"><a id="l02807" name="l02807"></a><span class="lineno"> 2807</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02808" name="l02808"></a><span class="lineno"> 2808</span> </div>
<div class="line"><a id="l02809" name="l02809"></a><span class="lineno"> 2809</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l02810" name="l02810"></a><span class="lineno"> 2810</span>      pll2vco = ((float_t)<a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a4dcbff36a4b1cfd045c01d59084255d0">CSI_VALUE</a> / (float_t)pll2m) * ((float_t)(uint32_t)(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL2DIVR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5c44c75e6593d78387415353b47b747b">RCC_PLL2DIVR_N2</a>) + (fracn2/(float_t)0x2000) +(float_t)1 );</div>
<div class="line"><a id="l02811" name="l02811"></a><span class="lineno"> 2811</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02812" name="l02812"></a><span class="lineno"> 2812</span>    }</div>
<div class="line"><a id="l02813" name="l02813"></a><span class="lineno"> 2813</span>    PLL2_Clocks-&gt;<a class="code hl_variable" href="struct_p_l_l2___clocks_type_def.html#ad3c6da0c257e094ee41777e7079dd90c">PLL2_P_Frequency</a> = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL2DIVR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafa50fa2745c1e70c30667151fb5c34b8">RCC_PLL2DIVR_P2</a>) &gt;&gt;9)  + (float_t)1 )) ;</div>
<div class="line"><a id="l02814" name="l02814"></a><span class="lineno"> 2814</span>    PLL2_Clocks-&gt;<a class="code hl_variable" href="struct_p_l_l2___clocks_type_def.html#a8d593d9adc8448a4912e52322f9db3bb">PLL2_Q_Frequency</a> = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL2DIVR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga0900f30cd7ede7f1be8ded6f31d17aa0">RCC_PLL2DIVR_Q2</a>) &gt;&gt;16) + (float_t)1 )) ;</div>
<div class="line"><a id="l02815" name="l02815"></a><span class="lineno"> 2815</span>    PLL2_Clocks-&gt;<a class="code hl_variable" href="struct_p_l_l2___clocks_type_def.html#a20fe0e2c3e8e970013dc8ac261196a83">PLL2_R_Frequency</a> = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL2DIVR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa6c3d96aed272b3afe610b408edf04d1">RCC_PLL2DIVR_R2</a>) &gt;&gt;24) + (float_t)1 )) ;</div>
<div class="line"><a id="l02816" name="l02816"></a><span class="lineno"> 2816</span>  }</div>
<div class="line"><a id="l02817" name="l02817"></a><span class="lineno"> 2817</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02818" name="l02818"></a><span class="lineno"> 2818</span>  {</div>
<div class="line"><a id="l02819" name="l02819"></a><span class="lineno"> 2819</span>    PLL2_Clocks-&gt;<a class="code hl_variable" href="struct_p_l_l2___clocks_type_def.html#ad3c6da0c257e094ee41777e7079dd90c">PLL2_P_Frequency</a> = 0U;</div>
<div class="line"><a id="l02820" name="l02820"></a><span class="lineno"> 2820</span>    PLL2_Clocks-&gt;<a class="code hl_variable" href="struct_p_l_l2___clocks_type_def.html#a8d593d9adc8448a4912e52322f9db3bb">PLL2_Q_Frequency</a> = 0U;</div>
<div class="line"><a id="l02821" name="l02821"></a><span class="lineno"> 2821</span>    PLL2_Clocks-&gt;<a class="code hl_variable" href="struct_p_l_l2___clocks_type_def.html#a20fe0e2c3e8e970013dc8ac261196a83">PLL2_R_Frequency</a> = 0U;</div>
<div class="line"><a id="l02822" name="l02822"></a><span class="lineno"> 2822</span>  }</div>
<div class="line"><a id="l02823" name="l02823"></a><span class="lineno"> 2823</span>}</div>
<div class="line"><a id="l02824" name="l02824"></a><span class="lineno"> 2824</span> </div>
<div class="line"><a id="l02839" name="l02839"></a><span class="lineno"> 2839</span><span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c_ex___exported___functions___group1.html#ga95d5e7fe6070aa6e9b94d8d6b6aa0f19">HAL_RCCEx_GetPLL3ClockFreq</a>(<a class="code hl_struct" href="struct_p_l_l3___clocks_type_def.html">PLL3_ClocksTypeDef</a>* PLL3_Clocks)</div>
<div class="line"><a id="l02840" name="l02840"></a><span class="lineno"> 2840</span>{</div>
<div class="line"><a id="l02841" name="l02841"></a><span class="lineno"> 2841</span>  uint32_t pllsource, pll3m, pll3fracen, hsivalue;</div>
<div class="line"><a id="l02842" name="l02842"></a><span class="lineno"> 2842</span>  float_t fracn3, pll3vco;</div>
<div class="line"><a id="l02843" name="l02843"></a><span class="lineno"> 2843</span> </div>
<div class="line"><a id="l02844" name="l02844"></a><span class="lineno"> 2844</span>  <span class="comment">/* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N</span></div>
<div class="line"><a id="l02845" name="l02845"></a><span class="lineno"> 2845</span><span class="comment">     PLL3xCLK = PLL3_VCO / PLLxR</span></div>
<div class="line"><a id="l02846" name="l02846"></a><span class="lineno"> 2846</span><span class="comment">  */</span></div>
<div class="line"><a id="l02847" name="l02847"></a><span class="lineno"> 2847</span>  pllsource = (<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCKSELR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga575ca1449a059bb26ab0b0b55db24311">RCC_PLLCKSELR_PLLSRC</a>);</div>
<div class="line"><a id="l02848" name="l02848"></a><span class="lineno"> 2848</span>  pll3m = ((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCKSELR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6d759fc82747523a2117e8e46901153e">RCC_PLLCKSELR_DIVM3</a>)&gt;&gt; 20)  ;</div>
<div class="line"><a id="l02849" name="l02849"></a><span class="lineno"> 2849</span>  pll3fracen = (<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gabcac18a560fdc03476989c1a684543be">RCC_PLLCFGR_PLL3FRACEN</a>) &gt;&gt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad042ad14ae22c34e1c1261f773951e12">RCC_PLLCFGR_PLL3FRACEN_Pos</a>;</div>
<div class="line"><a id="l02850" name="l02850"></a><span class="lineno"> 2850</span>  fracn3 = (float_t)(uint32_t)(pll3fracen* ((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL3FRACR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga60f9be7a9e752cfeedd30f2cc8872e5e">RCC_PLL3FRACR_FRACN3</a>)&gt;&gt; 3));</div>
<div class="line"><a id="l02851" name="l02851"></a><span class="lineno"> 2851</span> </div>
<div class="line"><a id="l02852" name="l02852"></a><span class="lineno"> 2852</span>  <span class="keywordflow">if</span> (pll3m != 0U)</div>
<div class="line"><a id="l02853" name="l02853"></a><span class="lineno"> 2853</span>  {</div>
<div class="line"><a id="l02854" name="l02854"></a><span class="lineno"> 2854</span>    <span class="keywordflow">switch</span> (pllsource)</div>
<div class="line"><a id="l02855" name="l02855"></a><span class="lineno"> 2855</span>    {</div>
<div class="line"><a id="l02856" name="l02856"></a><span class="lineno"> 2856</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c___p_l_l___clock___source.html#ga0e07703f1ccb3d60f8a47a2dc631c218">RCC_PLLSOURCE_HSI</a>:  <span class="comment">/* HSI used as PLL clock source */</span></div>
<div class="line"><a id="l02857" name="l02857"></a><span class="lineno"> 2857</span> </div>
<div class="line"><a id="l02858" name="l02858"></a><span class="lineno"> 2858</span>      <span class="keywordflow">if</span> (<a class="code hl_define" href="group___r_c_c___flags___interrupts___management.html#gae2d7d461630562bf2a2ddb31b1f96449">__HAL_RCC_GET_FLAG</a>(<a class="code hl_define" href="group___r_c_c___flag.html#ga6e292483906a4b87c6edefa8c53366ea">RCC_FLAG_HSIDIV</a>) != 0U)</div>
<div class="line"><a id="l02859" name="l02859"></a><span class="lineno"> 2859</span>      {</div>
<div class="line"><a id="l02860" name="l02860"></a><span class="lineno"> 2860</span>        hsivalue = (<a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#aaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a> &gt;&gt; (<a class="code hl_define" href="group___r_c_c___exported___macros.html#ga8850afc9537ef7183af070aa77e26481">__HAL_RCC_GET_HSI_DIVIDER</a>()&gt;&gt; 3));</div>
<div class="line"><a id="l02861" name="l02861"></a><span class="lineno"> 2861</span>        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL3DIVR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa52428cddd23d232709c3229a9a86179">RCC_PLL3DIVR_N3</a>) + (fracn3/(float_t)0x2000) +(float_t)1 );</div>
<div class="line"><a id="l02862" name="l02862"></a><span class="lineno"> 2862</span>      }</div>
<div class="line"><a id="l02863" name="l02863"></a><span class="lineno"> 2863</span>      <span class="keywordflow">else</span></div>
<div class="line"><a id="l02864" name="l02864"></a><span class="lineno"> 2864</span>      {</div>
<div class="line"><a id="l02865" name="l02865"></a><span class="lineno"> 2865</span>        pll3vco = ((float_t)<a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#aaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a> / (float_t)pll3m) * ((float_t)(uint32_t)(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL3DIVR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa52428cddd23d232709c3229a9a86179">RCC_PLL3DIVR_N3</a>) + (fracn3/(float_t)0x2000) +(float_t)1 );</div>
<div class="line"><a id="l02866" name="l02866"></a><span class="lineno"> 2866</span>      }</div>
<div class="line"><a id="l02867" name="l02867"></a><span class="lineno"> 2867</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02868" name="l02868"></a><span class="lineno"> 2868</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c___p_l_l___clock___source.html#gaa89dc859b01ab8b7d925976e684c9057">RCC_PLLSOURCE_CSI</a>:  <span class="comment">/* CSI used as PLL clock source */</span></div>
<div class="line"><a id="l02869" name="l02869"></a><span class="lineno"> 2869</span>      pll3vco = ((float_t)<a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a4dcbff36a4b1cfd045c01d59084255d0">CSI_VALUE</a> / (float_t)pll3m) * ((float_t)(uint32_t)(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL3DIVR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa52428cddd23d232709c3229a9a86179">RCC_PLL3DIVR_N3</a>) + (fracn3/(float_t)0x2000) +(float_t)1 );</div>
<div class="line"><a id="l02870" name="l02870"></a><span class="lineno"> 2870</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02871" name="l02871"></a><span class="lineno"> 2871</span> </div>
<div class="line"><a id="l02872" name="l02872"></a><span class="lineno"> 2872</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c___p_l_l___clock___source.html#ga197cea7fe5c2db26fe7fcdb0f99dd4d7">RCC_PLLSOURCE_HSE</a>:  <span class="comment">/* HSE used as PLL clock source */</span></div>
<div class="line"><a id="l02873" name="l02873"></a><span class="lineno"> 2873</span>      pll3vco = ((float_t)<a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#aeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a> / (float_t)pll3m) * ((float_t)(uint32_t)(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL3DIVR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa52428cddd23d232709c3229a9a86179">RCC_PLL3DIVR_N3</a>) + (fracn3/(float_t)0x2000) +(float_t)1 );</div>
<div class="line"><a id="l02874" name="l02874"></a><span class="lineno"> 2874</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02875" name="l02875"></a><span class="lineno"> 2875</span> </div>
<div class="line"><a id="l02876" name="l02876"></a><span class="lineno"> 2876</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l02877" name="l02877"></a><span class="lineno"> 2877</span>      pll3vco = ((float_t)<a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a4dcbff36a4b1cfd045c01d59084255d0">CSI_VALUE</a> / (float_t)pll3m) * ((float_t)(uint32_t)(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL3DIVR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa52428cddd23d232709c3229a9a86179">RCC_PLL3DIVR_N3</a>) + (fracn3/(float_t)0x2000) +(float_t)1 );</div>
<div class="line"><a id="l02878" name="l02878"></a><span class="lineno"> 2878</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02879" name="l02879"></a><span class="lineno"> 2879</span>    }</div>
<div class="line"><a id="l02880" name="l02880"></a><span class="lineno"> 2880</span>    PLL3_Clocks-&gt;<a class="code hl_variable" href="struct_p_l_l3___clocks_type_def.html#a06be9b7819d4e9009ea78c9ac1a68e9c">PLL3_P_Frequency</a> = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL3DIVR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga18f03661d2240aecc7dc92bbea131485">RCC_PLL3DIVR_P3</a>) &gt;&gt;9)  + (float_t)1 )) ;</div>
<div class="line"><a id="l02881" name="l02881"></a><span class="lineno"> 2881</span>    PLL3_Clocks-&gt;<a class="code hl_variable" href="struct_p_l_l3___clocks_type_def.html#af27ca591d9171cf662708ed99a172f1b">PLL3_Q_Frequency</a> = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL3DIVR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga97da48a285b7ec4b828f36b3c8dca6ca">RCC_PLL3DIVR_Q3</a>) &gt;&gt;16) + (float_t)1 )) ;</div>
<div class="line"><a id="l02882" name="l02882"></a><span class="lineno"> 2882</span>    PLL3_Clocks-&gt;<a class="code hl_variable" href="struct_p_l_l3___clocks_type_def.html#a854763e028dd249fc4041e682fbdba11">PLL3_R_Frequency</a> = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL3DIVR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga6ec1972dcb702e449f9a60d1a3b89acd">RCC_PLL3DIVR_R3</a>) &gt;&gt;24) + (float_t)1 )) ;</div>
<div class="line"><a id="l02883" name="l02883"></a><span class="lineno"> 2883</span>  }</div>
<div class="line"><a id="l02884" name="l02884"></a><span class="lineno"> 2884</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02885" name="l02885"></a><span class="lineno"> 2885</span>  {</div>
<div class="line"><a id="l02886" name="l02886"></a><span class="lineno"> 2886</span>    PLL3_Clocks-&gt;<a class="code hl_variable" href="struct_p_l_l3___clocks_type_def.html#a06be9b7819d4e9009ea78c9ac1a68e9c">PLL3_P_Frequency</a> = 0U;</div>
<div class="line"><a id="l02887" name="l02887"></a><span class="lineno"> 2887</span>    PLL3_Clocks-&gt;<a class="code hl_variable" href="struct_p_l_l3___clocks_type_def.html#af27ca591d9171cf662708ed99a172f1b">PLL3_Q_Frequency</a> = 0U;</div>
<div class="line"><a id="l02888" name="l02888"></a><span class="lineno"> 2888</span>    PLL3_Clocks-&gt;<a class="code hl_variable" href="struct_p_l_l3___clocks_type_def.html#a854763e028dd249fc4041e682fbdba11">PLL3_R_Frequency</a> = 0U;</div>
<div class="line"><a id="l02889" name="l02889"></a><span class="lineno"> 2889</span>  }</div>
<div class="line"><a id="l02890" name="l02890"></a><span class="lineno"> 2890</span> </div>
<div class="line"><a id="l02891" name="l02891"></a><span class="lineno"> 2891</span>}</div>
<div class="line"><a id="l02892" name="l02892"></a><span class="lineno"> 2892</span> </div>
<div class="line"><a id="l02907" name="l02907"></a><span class="lineno"> 2907</span><span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c_ex___exported___functions___group1.html#gab337c3e7337cd51213340dc99aed1307">HAL_RCCEx_GetPLL1ClockFreq</a>(<a class="code hl_struct" href="struct_p_l_l1___clocks_type_def.html">PLL1_ClocksTypeDef</a>* PLL1_Clocks)</div>
<div class="line"><a id="l02908" name="l02908"></a><span class="lineno"> 2908</span>{</div>
<div class="line"><a id="l02909" name="l02909"></a><span class="lineno"> 2909</span>  uint32_t pllsource, pll1m, pll1fracen, hsivalue;</div>
<div class="line"><a id="l02910" name="l02910"></a><span class="lineno"> 2910</span>  float_t fracn1, pll1vco;</div>
<div class="line"><a id="l02911" name="l02911"></a><span class="lineno"> 2911</span> </div>
<div class="line"><a id="l02912" name="l02912"></a><span class="lineno"> 2912</span>  pllsource = (<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCKSELR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga575ca1449a059bb26ab0b0b55db24311">RCC_PLLCKSELR_PLLSRC</a>);</div>
<div class="line"><a id="l02913" name="l02913"></a><span class="lineno"> 2913</span>  pll1m = ((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCKSELR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga62d7520bd8319bbd736bdce7fcd14abd">RCC_PLLCKSELR_DIVM1</a>)&gt;&gt; 4);</div>
<div class="line"><a id="l02914" name="l02914"></a><span class="lineno"> 2914</span>  pll1fracen = <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacccc906cb3df07252188f3f032dab36a">RCC_PLLCFGR_PLL1FRACEN</a>;</div>
<div class="line"><a id="l02915" name="l02915"></a><span class="lineno"> 2915</span>  fracn1 = (float_t)(uint32_t)(pll1fracen * ((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL1FRACR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaeffe166d187ebffffc8a3d6cbee864ea">RCC_PLL1FRACR_FRACN1</a>)&gt;&gt; 3));</div>
<div class="line"><a id="l02916" name="l02916"></a><span class="lineno"> 2916</span> </div>
<div class="line"><a id="l02917" name="l02917"></a><span class="lineno"> 2917</span>  <span class="keywordflow">if</span> (pll1m != 0U)</div>
<div class="line"><a id="l02918" name="l02918"></a><span class="lineno"> 2918</span>  {</div>
<div class="line"><a id="l02919" name="l02919"></a><span class="lineno"> 2919</span>    <span class="keywordflow">switch</span> (pllsource)</div>
<div class="line"><a id="l02920" name="l02920"></a><span class="lineno"> 2920</span>    {</div>
<div class="line"><a id="l02921" name="l02921"></a><span class="lineno"> 2921</span> </div>
<div class="line"><a id="l02922" name="l02922"></a><span class="lineno"> 2922</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c___p_l_l___clock___source.html#ga0e07703f1ccb3d60f8a47a2dc631c218">RCC_PLLSOURCE_HSI</a>:  <span class="comment">/* HSI used as PLL clock source */</span></div>
<div class="line"><a id="l02923" name="l02923"></a><span class="lineno"> 2923</span> </div>
<div class="line"><a id="l02924" name="l02924"></a><span class="lineno"> 2924</span>      <span class="keywordflow">if</span> (<a class="code hl_define" href="group___r_c_c___flags___interrupts___management.html#gae2d7d461630562bf2a2ddb31b1f96449">__HAL_RCC_GET_FLAG</a>(<a class="code hl_define" href="group___r_c_c___flag.html#ga6e292483906a4b87c6edefa8c53366ea">RCC_FLAG_HSIDIV</a>) != 0U)</div>
<div class="line"><a id="l02925" name="l02925"></a><span class="lineno"> 2925</span>      {</div>
<div class="line"><a id="l02926" name="l02926"></a><span class="lineno"> 2926</span>        hsivalue = (<a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#aaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a> &gt;&gt; (<a class="code hl_define" href="group___r_c_c___exported___macros.html#ga8850afc9537ef7183af070aa77e26481">__HAL_RCC_GET_HSI_DIVIDER</a>()&gt;&gt; 3));</div>
<div class="line"><a id="l02927" name="l02927"></a><span class="lineno"> 2927</span>        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL1DIVR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1e0e0b8eb91ca44747c20f77808c2bb3">RCC_PLL1DIVR_N1</a>) + (fracn1/(float_t)0x2000) +(float_t)1 );</div>
<div class="line"><a id="l02928" name="l02928"></a><span class="lineno"> 2928</span>      }</div>
<div class="line"><a id="l02929" name="l02929"></a><span class="lineno"> 2929</span>      <span class="keywordflow">else</span></div>
<div class="line"><a id="l02930" name="l02930"></a><span class="lineno"> 2930</span>      {</div>
<div class="line"><a id="l02931" name="l02931"></a><span class="lineno"> 2931</span>        pll1vco = ((float_t)<a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#aaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a> / (float_t)pll1m) * ((float_t)(uint32_t)(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL1DIVR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1e0e0b8eb91ca44747c20f77808c2bb3">RCC_PLL1DIVR_N1</a>) + (fracn1/(float_t)0x2000) +(float_t)1 );</div>
<div class="line"><a id="l02932" name="l02932"></a><span class="lineno"> 2932</span>      }</div>
<div class="line"><a id="l02933" name="l02933"></a><span class="lineno"> 2933</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02934" name="l02934"></a><span class="lineno"> 2934</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c___p_l_l___clock___source.html#gaa89dc859b01ab8b7d925976e684c9057">RCC_PLLSOURCE_CSI</a>:  <span class="comment">/* CSI used as PLL clock source */</span></div>
<div class="line"><a id="l02935" name="l02935"></a><span class="lineno"> 2935</span>      pll1vco = ((float_t)<a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a4dcbff36a4b1cfd045c01d59084255d0">CSI_VALUE</a> / (float_t)pll1m) * ((float_t)(uint32_t)(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL1DIVR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1e0e0b8eb91ca44747c20f77808c2bb3">RCC_PLL1DIVR_N1</a>) + (fracn1/(float_t)0x2000) +(float_t)1 );</div>
<div class="line"><a id="l02936" name="l02936"></a><span class="lineno"> 2936</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02937" name="l02937"></a><span class="lineno"> 2937</span> </div>
<div class="line"><a id="l02938" name="l02938"></a><span class="lineno"> 2938</span>    <span class="keywordflow">case</span> <a class="code hl_define" href="group___r_c_c___p_l_l___clock___source.html#ga197cea7fe5c2db26fe7fcdb0f99dd4d7">RCC_PLLSOURCE_HSE</a>:  <span class="comment">/* HSE used as PLL clock source */</span></div>
<div class="line"><a id="l02939" name="l02939"></a><span class="lineno"> 2939</span>      pll1vco = ((float_t)<a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#aeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a> / (float_t)pll1m) * ((float_t)(uint32_t)(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL1DIVR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1e0e0b8eb91ca44747c20f77808c2bb3">RCC_PLL1DIVR_N1</a>) + (fracn1/(float_t)0x2000) +(float_t)1 );</div>
<div class="line"><a id="l02940" name="l02940"></a><span class="lineno"> 2940</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02941" name="l02941"></a><span class="lineno"> 2941</span> </div>
<div class="line"><a id="l02942" name="l02942"></a><span class="lineno"> 2942</span>    <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l02943" name="l02943"></a><span class="lineno"> 2943</span>      pll1vco = ((float_t)<a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#aaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a> / (float_t)pll1m) * ((float_t)(uint32_t)(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL1DIVR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga1e0e0b8eb91ca44747c20f77808c2bb3">RCC_PLL1DIVR_N1</a>) + (fracn1/(float_t)0x2000) +(float_t)1 );</div>
<div class="line"><a id="l02944" name="l02944"></a><span class="lineno"> 2944</span>      <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l02945" name="l02945"></a><span class="lineno"> 2945</span>    }</div>
<div class="line"><a id="l02946" name="l02946"></a><span class="lineno"> 2946</span> </div>
<div class="line"><a id="l02947" name="l02947"></a><span class="lineno"> 2947</span>    PLL1_Clocks-&gt;<a class="code hl_variable" href="struct_p_l_l1___clocks_type_def.html#a16fe5a250c66c30c2036962b5282c9ca">PLL1_P_Frequency</a> = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL1DIVR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga284e67aeb169d8333cb135a1a9a22672">RCC_PLL1DIVR_P1</a>) &gt;&gt;9)  + (float_t)1 )) ;</div>
<div class="line"><a id="l02948" name="l02948"></a><span class="lineno"> 2948</span>    PLL1_Clocks-&gt;<a class="code hl_variable" href="struct_p_l_l1___clocks_type_def.html#a10a577df67784eb604e643e00de75ac9">PLL1_Q_Frequency</a> = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL1DIVR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gac6965c5f2e17323730cd19e0f6aed913">RCC_PLL1DIVR_Q1</a>) &gt;&gt;16) + (float_t)1 )) ;</div>
<div class="line"><a id="l02949" name="l02949"></a><span class="lineno"> 2949</span>    PLL1_Clocks-&gt;<a class="code hl_variable" href="struct_p_l_l1___clocks_type_def.html#a63951bf9b7bfc4f1a651f85e7aeae8f6">PLL1_R_Frequency</a> = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLL1DIVR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7fb12b765200d5379ce6c31533bd7467">RCC_PLL1DIVR_R1</a>) &gt;&gt;24) + (float_t)1 )) ;</div>
<div class="line"><a id="l02950" name="l02950"></a><span class="lineno"> 2950</span>  }</div>
<div class="line"><a id="l02951" name="l02951"></a><span class="lineno"> 2951</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02952" name="l02952"></a><span class="lineno"> 2952</span>  {</div>
<div class="line"><a id="l02953" name="l02953"></a><span class="lineno"> 2953</span>    PLL1_Clocks-&gt;<a class="code hl_variable" href="struct_p_l_l1___clocks_type_def.html#a16fe5a250c66c30c2036962b5282c9ca">PLL1_P_Frequency</a> = 0U;</div>
<div class="line"><a id="l02954" name="l02954"></a><span class="lineno"> 2954</span>    PLL1_Clocks-&gt;<a class="code hl_variable" href="struct_p_l_l1___clocks_type_def.html#a10a577df67784eb604e643e00de75ac9">PLL1_Q_Frequency</a> = 0U;</div>
<div class="line"><a id="l02955" name="l02955"></a><span class="lineno"> 2955</span>    PLL1_Clocks-&gt;<a class="code hl_variable" href="struct_p_l_l1___clocks_type_def.html#a63951bf9b7bfc4f1a651f85e7aeae8f6">PLL1_R_Frequency</a> = 0U;</div>
<div class="line"><a id="l02956" name="l02956"></a><span class="lineno"> 2956</span>  }</div>
<div class="line"><a id="l02957" name="l02957"></a><span class="lineno"> 2957</span> </div>
<div class="line"><a id="l02958" name="l02958"></a><span class="lineno"> 2958</span>}</div>
<div class="line"><a id="l02959" name="l02959"></a><span class="lineno"> 2959</span> </div>
<div class="line"><a id="l02968" name="l02968"></a><span class="lineno"> 2968</span>uint32_t <a class="code hl_function" href="group___r_c_c_ex___exported___functions___group1.html#gaf9d7b3f29992e92239629830c35492f1">HAL_RCCEx_GetD1SysClockFreq</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02969" name="l02969"></a><span class="lineno"> 2969</span>{</div>
<div class="line"><a id="l02970" name="l02970"></a><span class="lineno"> 2970</span>uint32_t common_system_clock;</div>
<div class="line"><a id="l02971" name="l02971"></a><span class="lineno"> 2971</span> </div>
<div class="line"><a id="l02972" name="l02972"></a><span class="lineno"> 2972</span><span class="preprocessor">#if defined(RCC_D1CFGR_D1CPRE)</span></div>
<div class="line"><a id="l02973" name="l02973"></a><span class="lineno"> 2973</span>  common_system_clock = <a class="code hl_function" href="group___r_c_c___exported___functions___group2.html#ga887cafe88b21a059061b077a1e3fa7d8">HAL_RCC_GetSysClockFreq</a>() &gt;&gt; (<a class="code hl_variable" href="group___s_t_m32_h7xx___system___private___variables.html#gac0142b24f5548d68accaf0d9b795c9e1">D1CorePrescTable</a>[(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;D1CFGR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga3540a30f12c991c09836c93c80f4162c">RCC_D1CFGR_D1CPRE</a>)&gt;&gt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf075091ec4a9333ce9b1f9e0ae70f157">RCC_D1CFGR_D1CPRE_Pos</a>] &amp; 0x1FU);</div>
<div class="line"><a id="l02974" name="l02974"></a><span class="lineno"> 2974</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l02975" name="l02975"></a><span class="lineno"> 2975</span>  common_system_clock = <a class="code hl_function" href="group___r_c_c___exported___functions___group2.html#ga887cafe88b21a059061b077a1e3fa7d8">HAL_RCC_GetSysClockFreq</a>() &gt;&gt; (<a class="code hl_variable" href="group___s_t_m32_h7xx___system___private___variables.html#gac0142b24f5548d68accaf0d9b795c9e1">D1CorePrescTable</a>[(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CDCFGR1 &amp; RCC_CDCFGR1_CDCPRE)&gt;&gt; RCC_CDCFGR1_CDCPRE_Pos] &amp; 0x1FU);</div>
<div class="line"><a id="l02976" name="l02976"></a><span class="lineno"> 2976</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l02977" name="l02977"></a><span class="lineno"> 2977</span> </div>
<div class="line"><a id="l02978" name="l02978"></a><span class="lineno"> 2978</span>  <span class="comment">/* Update the SystemD2Clock global variable */</span></div>
<div class="line"><a id="l02979" name="l02979"></a><span class="lineno"> 2979</span><span class="preprocessor">#if defined(RCC_D1CFGR_HPRE)</span></div>
<div class="line"><a id="l02980" name="l02980"></a><span class="lineno"> 2980</span>  <a class="code hl_variable" href="group___s_t_m32_h7xx___system___private___variables.html#gaa3016e42a01e5655e438fcf76e4ba5b0">SystemD2Clock</a> = (common_system_clock &gt;&gt; ((<a class="code hl_variable" href="group___s_t_m32_h7xx___system___private___variables.html#gac0142b24f5548d68accaf0d9b795c9e1">D1CorePrescTable</a>[(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;D1CFGR &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga960b9d04afa68703b8bca77c5c02b4df">RCC_D1CFGR_HPRE</a>)&gt;&gt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf921ff3e34351696bdd78d5302c47f02">RCC_D1CFGR_HPRE_Pos</a>]) &amp; 0x1FU));</div>
<div class="line"><a id="l02981" name="l02981"></a><span class="lineno"> 2981</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l02982" name="l02982"></a><span class="lineno"> 2982</span>  <a class="code hl_variable" href="group___s_t_m32_h7xx___system___private___variables.html#gaa3016e42a01e5655e438fcf76e4ba5b0">SystemD2Clock</a> = (common_system_clock &gt;&gt; ((<a class="code hl_variable" href="group___s_t_m32_h7xx___system___private___variables.html#gac0142b24f5548d68accaf0d9b795c9e1">D1CorePrescTable</a>[(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CDCFGR1 &amp; RCC_CDCFGR1_HPRE)&gt;&gt; RCC_CDCFGR1_HPRE_Pos]) &amp; 0x1FU));</div>
<div class="line"><a id="l02983" name="l02983"></a><span class="lineno"> 2983</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l02984" name="l02984"></a><span class="lineno"> 2984</span> </div>
<div class="line"><a id="l02985" name="l02985"></a><span class="lineno"> 2985</span><span class="preprocessor">#if defined(DUAL_CORE) &amp;&amp; defined(CORE_CM4)</span></div>
<div class="line"><a id="l02986" name="l02986"></a><span class="lineno"> 2986</span>  <a class="code hl_variable" href="group___s_t_m32_h7xx___system___private___variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = <a class="code hl_variable" href="group___s_t_m32_h7xx___system___private___variables.html#gaa3016e42a01e5655e438fcf76e4ba5b0">SystemD2Clock</a>;</div>
<div class="line"><a id="l02987" name="l02987"></a><span class="lineno"> 2987</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l02988" name="l02988"></a><span class="lineno"> 2988</span>  <a class="code hl_variable" href="group___s_t_m32_h7xx___system___private___variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = common_system_clock;</div>
<div class="line"><a id="l02989" name="l02989"></a><span class="lineno"> 2989</span><span class="preprocessor">#endif </span><span class="comment">/* DUAL_CORE &amp;&amp; CORE_CM4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02990" name="l02990"></a><span class="lineno"> 2990</span> </div>
<div class="line"><a id="l02991" name="l02991"></a><span class="lineno"> 2991</span>  <span class="keywordflow">return</span> common_system_clock;</div>
<div class="line"><a id="l02992" name="l02992"></a><span class="lineno"> 2992</span>}</div>
<div class="line"><a id="l03008" name="l03008"></a><span class="lineno"> 3008</span><span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c_ex___exported___functions___group2.html#ga7d237da5647613e86a997794b864f0fa">HAL_RCCEx_EnableLSECSS</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l03009" name="l03009"></a><span class="lineno"> 3009</span>{</div>
<div class="line"><a id="l03010" name="l03010"></a><span class="lineno"> 3010</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7322dea74a1902218faade21090a3209">RCC_BDCR_LSECSSON</a>) ;</div>
<div class="line"><a id="l03011" name="l03011"></a><span class="lineno"> 3011</span>}</div>
<div class="line"><a id="l03012" name="l03012"></a><span class="lineno"> 3012</span> </div>
<div class="line"><a id="l03018" name="l03018"></a><span class="lineno"> 3018</span><span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c_ex___exported___functions___group2.html#gae5959cd3a8acfbed2c967f7b2336151c">HAL_RCCEx_DisableLSECSS</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l03019" name="l03019"></a><span class="lineno"> 3019</span>{</div>
<div class="line"><a id="l03020" name="l03020"></a><span class="lineno"> 3020</span>  <a class="code hl_define" href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7322dea74a1902218faade21090a3209">RCC_BDCR_LSECSSON</a>) ;</div>
<div class="line"><a id="l03021" name="l03021"></a><span class="lineno"> 3021</span>  <span class="comment">/* Disable LSE CSS IT if any */</span></div>
<div class="line"><a id="l03022" name="l03022"></a><span class="lineno"> 3022</span>  <a class="code hl_define" href="group___r_c_c___flags___interrupts___management.html#gafc4df8cd4df0a529d11f18bf1f7e9f50">__HAL_RCC_DISABLE_IT</a>(<a class="code hl_define" href="group___r_c_c___interrupt.html#gaf3f259914cb56820b1649c9d4413736c">RCC_IT_LSECSS</a>);</div>
<div class="line"><a id="l03023" name="l03023"></a><span class="lineno"> 3023</span>}</div>
<div class="line"><a id="l03024" name="l03024"></a><span class="lineno"> 3024</span> </div>
<div class="line"><a id="l03030" name="l03030"></a><span class="lineno"> 3030</span><span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c_ex___exported___functions___group2.html#ga8ddfc54f96412cceafa11f4a6389e261">HAL_RCCEx_EnableLSECSS_IT</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l03031" name="l03031"></a><span class="lineno"> 3031</span>{</div>
<div class="line"><a id="l03032" name="l03032"></a><span class="lineno"> 3032</span>  <span class="comment">/* Enable LSE CSS */</span></div>
<div class="line"><a id="l03033" name="l03033"></a><span class="lineno"> 3033</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7322dea74a1902218faade21090a3209">RCC_BDCR_LSECSSON</a>) ;</div>
<div class="line"><a id="l03034" name="l03034"></a><span class="lineno"> 3034</span> </div>
<div class="line"><a id="l03035" name="l03035"></a><span class="lineno"> 3035</span>  <span class="comment">/* Enable LSE CSS IT */</span></div>
<div class="line"><a id="l03036" name="l03036"></a><span class="lineno"> 3036</span>  <a class="code hl_define" href="group___r_c_c___flags___interrupts___management.html#ga180fb20a37b31a6e4f7e59213a6c0405">__HAL_RCC_ENABLE_IT</a>(<a class="code hl_define" href="group___r_c_c___interrupt.html#gaf3f259914cb56820b1649c9d4413736c">RCC_IT_LSECSS</a>);</div>
<div class="line"><a id="l03037" name="l03037"></a><span class="lineno"> 3037</span> </div>
<div class="line"><a id="l03038" name="l03038"></a><span class="lineno"> 3038</span>  <span class="comment">/* Enable IT on EXTI Line 18 */</span></div>
<div class="line"><a id="l03039" name="l03039"></a><span class="lineno"> 3039</span><span class="preprocessor">#if defined(DUAL_CORE) &amp;&amp; defined(CORE_CM4)</span></div>
<div class="line"><a id="l03040" name="l03040"></a><span class="lineno"> 3040</span>  __HAL_RCC_C2_LSECSS_EXTI_ENABLE_IT();</div>
<div class="line"><a id="l03041" name="l03041"></a><span class="lineno"> 3041</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l03042" name="l03042"></a><span class="lineno"> 3042</span>  <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#gafca78bb6fbfed8a31ef7ee030d424b50">__HAL_RCC_LSECSS_EXTI_ENABLE_IT</a>();</div>
<div class="line"><a id="l03043" name="l03043"></a><span class="lineno"> 3043</span><span class="preprocessor">#endif </span><span class="comment">/* DUAL_CORE &amp;&amp; CORE_CM4 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03044" name="l03044"></a><span class="lineno"> 3044</span>  <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#ga14487ed9c109cb494cae4a9762b7c294">__HAL_RCC_LSECSS_EXTI_ENABLE_RISING_EDGE</a>();</div>
<div class="line"><a id="l03045" name="l03045"></a><span class="lineno"> 3045</span>}</div>
<div class="line"><a id="l03046" name="l03046"></a><span class="lineno"> 3046</span> </div>
<div class="line"><a id="l03057" name="l03057"></a><span class="lineno"> 3057</span><span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c_ex___exported___functions___group2.html#gab5a363cbbf01f48cc19db511919c5a1a">HAL_RCCEx_WakeUpStopCLKConfig</a>(uint32_t WakeUpClk)</div>
<div class="line"><a id="l03058" name="l03058"></a><span class="lineno"> 3058</span>{</div>
<div class="line"><a id="l03059" name="l03059"></a><span class="lineno"> 3059</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___i_s___r_c_c___definitions.html#ga861e69393015a4ea785b7ddd5c6e3f0c">IS_RCC_STOP_WAKEUPCLOCK</a>(WakeUpClk));</div>
<div class="line"><a id="l03060" name="l03060"></a><span class="lineno"> 3060</span> </div>
<div class="line"><a id="l03061" name="l03061"></a><span class="lineno"> 3061</span>  <a class="code hl_define" href="group___r_c_c___exported___macros.html#gada37410b216acbb9cd062f17c585517b">__HAL_RCC_WAKEUPSTOP_CLK_CONFIG</a>(WakeUpClk);</div>
<div class="line"><a id="l03062" name="l03062"></a><span class="lineno"> 3062</span>}</div>
<div class="line"><a id="l03063" name="l03063"></a><span class="lineno"> 3063</span> </div>
<div class="line"><a id="l03072" name="l03072"></a><span class="lineno"> 3072</span><span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c_ex___exported___functions___group2.html#ga0f34a5e49a0da8ce17f1ee14f4c38b99">HAL_RCCEx_KerWakeUpStopCLKConfig</a>(uint32_t WakeUpClk)</div>
<div class="line"><a id="l03073" name="l03073"></a><span class="lineno"> 3073</span>{</div>
<div class="line"><a id="l03074" name="l03074"></a><span class="lineno"> 3074</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___i_s___r_c_c___definitions.html#gad0dc34f195b3b9fdbf30843e3ddceee4">IS_RCC_STOP_KERWAKEUPCLOCK</a>(WakeUpClk));</div>
<div class="line"><a id="l03075" name="l03075"></a><span class="lineno"> 3075</span> </div>
<div class="line"><a id="l03076" name="l03076"></a><span class="lineno"> 3076</span>  <a class="code hl_define" href="group___r_c_c___exported___macros.html#gae392379f2184e3e299cfe4f31d603ca3">__HAL_RCC_KERWAKEUPSTOP_CLK_CONFIG</a>(WakeUpClk);</div>
<div class="line"><a id="l03077" name="l03077"></a><span class="lineno"> 3077</span>}</div>
<div class="line"><a id="l03078" name="l03078"></a><span class="lineno"> 3078</span> </div>
<div class="line"><a id="l03079" name="l03079"></a><span class="lineno"> 3079</span><span class="preprocessor">#if defined(DUAL_CORE)</span></div>
<div class="line"><a id="l03090" name="l03090"></a><span class="lineno"> 3090</span><span class="keywordtype">void</span> HAL_RCCEx_EnableBootCore(uint32_t RCC_BootCx)</div>
<div class="line"><a id="l03091" name="l03091"></a><span class="lineno"> 3091</span>{</div>
<div class="line"><a id="l03092" name="l03092"></a><span class="lineno"> 3092</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(IS_RCC_BOOT_CORE(RCC_BootCx));</div>
<div class="line"><a id="l03093" name="l03093"></a><span class="lineno"> 3093</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;GCR, RCC_BootCx) ;</div>
<div class="line"><a id="l03094" name="l03094"></a><span class="lineno"> 3094</span>}</div>
<div class="line"><a id="l03095" name="l03095"></a><span class="lineno"> 3095</span> </div>
<div class="line"><a id="l03096" name="l03096"></a><span class="lineno"> 3096</span><span class="preprocessor">#endif </span><span class="comment">/*DUAL_CORE*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03097" name="l03097"></a><span class="lineno"> 3097</span> </div>
<div class="line"><a id="l03098" name="l03098"></a><span class="lineno"> 3098</span><span class="preprocessor">#if defined(DUAL_CORE)</span></div>
<div class="line"><a id="l03109" name="l03109"></a><span class="lineno"> 3109</span><span class="keywordtype">void</span> HAL_RCCEx_WWDGxSysResetConfig(uint32_t RCC_WWDGx)</div>
<div class="line"><a id="l03110" name="l03110"></a><span class="lineno"> 3110</span>{</div>
<div class="line"><a id="l03111" name="l03111"></a><span class="lineno"> 3111</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c_ex___i_s___r_c_c___definitions.html#ga1b83c1225c7c356e40d6429a2397f3d6">IS_RCC_SCOPE_WWDG</a>(RCC_WWDGx));</div>
<div class="line"><a id="l03112" name="l03112"></a><span class="lineno"> 3112</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;GCR, RCC_WWDGx) ;</div>
<div class="line"><a id="l03113" name="l03113"></a><span class="lineno"> 3113</span>}</div>
<div class="line"><a id="l03114" name="l03114"></a><span class="lineno"> 3114</span> </div>
<div class="line"><a id="l03115" name="l03115"></a><span class="lineno"> 3115</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l03116" name="l03116"></a><span class="lineno"> 3116</span><span class="preprocessor">#if defined(RCC_GCR_WW1RSC)</span></div>
<div class="line"><a id="l03126" name="l03126"></a><span class="lineno"> 3126</span><span class="keywordtype">void</span> HAL_RCCEx_WWDGxSysResetConfig(uint32_t RCC_WWDGx)</div>
<div class="line"><a id="l03127" name="l03127"></a><span class="lineno"> 3127</span>{</div>
<div class="line"><a id="l03128" name="l03128"></a><span class="lineno"> 3128</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c_ex___i_s___r_c_c___definitions.html#ga1b83c1225c7c356e40d6429a2397f3d6">IS_RCC_SCOPE_WWDG</a>(RCC_WWDGx));</div>
<div class="line"><a id="l03129" name="l03129"></a><span class="lineno"> 3129</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;GCR, RCC_WWDGx) ;</div>
<div class="line"><a id="l03130" name="l03130"></a><span class="lineno"> 3130</span>}</div>
<div class="line"><a id="l03131" name="l03131"></a><span class="lineno"> 3131</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l03132" name="l03132"></a><span class="lineno"> 3132</span><span class="preprocessor">#endif </span><span class="comment">/*DUAL_CORE*/</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03133" name="l03133"></a><span class="lineno"> 3133</span> </div>
<div class="line"><a id="l03207" name="l03207"></a><span class="lineno"> 3207</span><span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c_ex___exported___functions___group3.html#gaf167fbc1ac3357b0d0832d9a6adef16a">HAL_RCCEx_CRSConfig</a>(<a class="code hl_struct" href="struct_r_c_c___c_r_s_init_type_def.html">RCC_CRSInitTypeDef</a> *pInit)</div>
<div class="line"><a id="l03208" name="l03208"></a><span class="lineno"> 3208</span>{</div>
<div class="line"><a id="l03209" name="l03209"></a><span class="lineno"> 3209</span>  uint32_t value;</div>
<div class="line"><a id="l03210" name="l03210"></a><span class="lineno"> 3210</span> </div>
<div class="line"><a id="l03211" name="l03211"></a><span class="lineno"> 3211</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l03212" name="l03212"></a><span class="lineno"> 3212</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c_ex___i_s___r_c_c___definitions.html#gaea1219bf86f53408e2fe7f6635af114a">IS_RCC_CRS_SYNC_DIV</a>(pInit-&gt;<a class="code hl_variable" href="struct_r_c_c___c_r_s_init_type_def.html#affb82025da5b8d4a06e61f1690460f4d">Prescaler</a>));</div>
<div class="line"><a id="l03213" name="l03213"></a><span class="lineno"> 3213</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c_ex___i_s___r_c_c___definitions.html#ga2fd1229d31ed8850789d9e4a144f8308">IS_RCC_CRS_SYNC_SOURCE</a>(pInit-&gt;<a class="code hl_variable" href="struct_r_c_c___c_r_s_init_type_def.html#a8ce78da716e053d4aa5a8c972524f4ad">Source</a>));</div>
<div class="line"><a id="l03214" name="l03214"></a><span class="lineno"> 3214</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c_ex___i_s___r_c_c___definitions.html#gab50c54ca7f73196e1ba4d5e57cff4f0c">IS_RCC_CRS_SYNC_POLARITY</a>(pInit-&gt;<a class="code hl_variable" href="struct_r_c_c___c_r_s_init_type_def.html#aa8163c013b720459c0e6a92c84d5bef9">Polarity</a>));</div>
<div class="line"><a id="l03215" name="l03215"></a><span class="lineno"> 3215</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c_ex___i_s___r_c_c___definitions.html#gadd5287c3fd0e1fbaf6dfe6f49e129c89">IS_RCC_CRS_RELOADVALUE</a>(pInit-&gt;<a class="code hl_variable" href="struct_r_c_c___c_r_s_init_type_def.html#a670045cfad50e7e4b3a31c0119d6e4fd">ReloadValue</a>));</div>
<div class="line"><a id="l03216" name="l03216"></a><span class="lineno"> 3216</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c_ex___i_s___r_c_c___definitions.html#gac3cf3243c3534e979173808f3aa5242c">IS_RCC_CRS_ERRORLIMIT</a>(pInit-&gt;<a class="code hl_variable" href="struct_r_c_c___c_r_s_init_type_def.html#a70e47ab67aa8deb615b77b4b120c5863">ErrorLimitValue</a>));</div>
<div class="line"><a id="l03217" name="l03217"></a><span class="lineno"> 3217</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c_ex___i_s___r_c_c___definitions.html#ga2a18f27194a0568a5e4c175aab9ca78a">IS_RCC_CRS_HSI48CALIBRATION</a>(pInit-&gt;<a class="code hl_variable" href="struct_r_c_c___c_r_s_init_type_def.html#a33d4291a43bf4a02c59e67c23d090c32">HSI48CalibrationValue</a>));</div>
<div class="line"><a id="l03218" name="l03218"></a><span class="lineno"> 3218</span> </div>
<div class="line"><a id="l03219" name="l03219"></a><span class="lineno"> 3219</span>  <span class="comment">/* CONFIGURATION */</span></div>
<div class="line"><a id="l03220" name="l03220"></a><span class="lineno"> 3220</span> </div>
<div class="line"><a id="l03221" name="l03221"></a><span class="lineno"> 3221</span>  <span class="comment">/* Before configuration, reset CRS registers to their default values*/</span></div>
<div class="line"><a id="l03222" name="l03222"></a><span class="lineno"> 3222</span>  <a class="code hl_define" href="group___r_c_c___exported___macros.html#ga03a62cae9d5aa34f2809ec31fd0c6e36">__HAL_RCC_CRS_FORCE_RESET</a>();</div>
<div class="line"><a id="l03223" name="l03223"></a><span class="lineno"> 3223</span>  <a class="code hl_define" href="group___r_c_c___exported___macros.html#ga17634ef4587b3247b81e73af7e0b32be">__HAL_RCC_CRS_RELEASE_RESET</a>();</div>
<div class="line"><a id="l03224" name="l03224"></a><span class="lineno"> 3224</span> </div>
<div class="line"><a id="l03225" name="l03225"></a><span class="lineno"> 3225</span>  <span class="comment">/* Set the SYNCDIV[2:0] bits according to Pre-scaler value */</span></div>
<div class="line"><a id="l03226" name="l03226"></a><span class="lineno"> 3226</span>  <span class="comment">/* Set the SYNCSRC[1:0] bits according to Source value */</span></div>
<div class="line"><a id="l03227" name="l03227"></a><span class="lineno"> 3227</span>  <span class="comment">/* Set the SYNCSPOL bit according to Polarity value */</span></div>
<div class="line"><a id="l03228" name="l03228"></a><span class="lineno"> 3228</span>  <span class="keywordflow">if</span> ((<a class="code hl_function" href="group___h_a_l.html#gae051ef9e932404b21f5877c7186406b8">HAL_GetREVID</a>() &lt;= <a class="code hl_define" href="group___r_e_v___i_d.html#ga498b4d7f48050305fc773434d2ccfc96">REV_ID_Y</a>) &amp;&amp; (pInit-&gt;<a class="code hl_variable" href="struct_r_c_c___c_r_s_init_type_def.html#a8ce78da716e053d4aa5a8c972524f4ad">Source</a> == <a class="code hl_define" href="group___r_c_c_ex___c_r_s___synchro_source.html#ga427f17635c19200b4aeadb4b5a8040ab">RCC_CRS_SYNC_SOURCE_USB2</a>))</div>
<div class="line"><a id="l03229" name="l03229"></a><span class="lineno"> 3229</span>  {</div>
<div class="line"><a id="l03230" name="l03230"></a><span class="lineno"> 3230</span>    <span class="comment">/* Use Rev.Y value of USB2 */</span></div>
<div class="line"><a id="l03231" name="l03231"></a><span class="lineno"> 3231</span>    value = (pInit-&gt;<a class="code hl_variable" href="struct_r_c_c___c_r_s_init_type_def.html#affb82025da5b8d4a06e61f1690460f4d">Prescaler</a> | <a class="code hl_define" href="group___r_c_c_ex___c_r_s___synchro_source.html#ga92286a7b70051d3ad899b3b4cf7c9840">RCC_CRS_SYNC_SOURCE_PIN</a> | pInit-&gt;<a class="code hl_variable" href="struct_r_c_c___c_r_s_init_type_def.html#aa8163c013b720459c0e6a92c84d5bef9">Polarity</a>);</div>
<div class="line"><a id="l03232" name="l03232"></a><span class="lineno"> 3232</span>  }</div>
<div class="line"><a id="l03233" name="l03233"></a><span class="lineno"> 3233</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l03234" name="l03234"></a><span class="lineno"> 3234</span>  {</div>
<div class="line"><a id="l03235" name="l03235"></a><span class="lineno"> 3235</span>    value = (pInit-&gt;<a class="code hl_variable" href="struct_r_c_c___c_r_s_init_type_def.html#affb82025da5b8d4a06e61f1690460f4d">Prescaler</a> | pInit-&gt;<a class="code hl_variable" href="struct_r_c_c___c_r_s_init_type_def.html#a8ce78da716e053d4aa5a8c972524f4ad">Source</a> | pInit-&gt;<a class="code hl_variable" href="struct_r_c_c___c_r_s_init_type_def.html#aa8163c013b720459c0e6a92c84d5bef9">Polarity</a>);</div>
<div class="line"><a id="l03236" name="l03236"></a><span class="lineno"> 3236</span>  }</div>
<div class="line"><a id="l03237" name="l03237"></a><span class="lineno"> 3237</span>  <span class="comment">/* Set the RELOAD[15:0] bits according to ReloadValue value */</span></div>
<div class="line"><a id="l03238" name="l03238"></a><span class="lineno"> 3238</span>  value |= pInit-&gt;<a class="code hl_variable" href="struct_r_c_c___c_r_s_init_type_def.html#a670045cfad50e7e4b3a31c0119d6e4fd">ReloadValue</a>;</div>
<div class="line"><a id="l03239" name="l03239"></a><span class="lineno"> 3239</span>  <span class="comment">/* Set the FELIM[7:0] bits according to ErrorLimitValue value */</span></div>
<div class="line"><a id="l03240" name="l03240"></a><span class="lineno"> 3240</span>  value |= (pInit-&gt;<a class="code hl_variable" href="struct_r_c_c___c_r_s_init_type_def.html#a70e47ab67aa8deb615b77b4b120c5863">ErrorLimitValue</a> &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5e716be61ad7e9eec068b4dff4a96a7b">CRS_CFGR_FELIM_Pos</a>);</div>
<div class="line"><a id="l03241" name="l03241"></a><span class="lineno"> 3241</span>  <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#gad151b2f8dbc243ac0ce1fad0c4306328">CRS</a>-&gt;CFGR, value);</div>
<div class="line"><a id="l03242" name="l03242"></a><span class="lineno"> 3242</span> </div>
<div class="line"><a id="l03243" name="l03243"></a><span class="lineno"> 3243</span>  <span class="comment">/* Adjust HSI48 oscillator smooth trimming */</span></div>
<div class="line"><a id="l03244" name="l03244"></a><span class="lineno"> 3244</span>  <span class="comment">/* Set the TRIM[5:0] bits according to RCC_CRS_HSI48CalibrationValue value */</span></div>
<div class="line"><a id="l03245" name="l03245"></a><span class="lineno"> 3245</span>  <a class="code hl_define" href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#gad151b2f8dbc243ac0ce1fad0c4306328">CRS</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga755d695431db14c1b3b15a48ede61c13">CRS_CR_TRIM</a>, (pInit-&gt;<a class="code hl_variable" href="struct_r_c_c___c_r_s_init_type_def.html#a33d4291a43bf4a02c59e67c23d090c32">HSI48CalibrationValue</a> &lt;&lt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8403e00f9da8b5d82edf71bad235fdfe">CRS_CR_TRIM_Pos</a>));</div>
<div class="line"><a id="l03246" name="l03246"></a><span class="lineno"> 3246</span> </div>
<div class="line"><a id="l03247" name="l03247"></a><span class="lineno"> 3247</span>  <span class="comment">/* START AUTOMATIC SYNCHRONIZATION*/</span></div>
<div class="line"><a id="l03248" name="l03248"></a><span class="lineno"> 3248</span> </div>
<div class="line"><a id="l03249" name="l03249"></a><span class="lineno"> 3249</span>  <span class="comment">/* Enable Automatic trimming &amp; Frequency error counter */</span></div>
<div class="line"><a id="l03250" name="l03250"></a><span class="lineno"> 3250</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#gad151b2f8dbc243ac0ce1fad0c4306328">CRS</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gafa48432b942f1896e05a2eff91178edd">CRS_CR_AUTOTRIMEN</a> | <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gace21476d647129c935f84daf84d91699">CRS_CR_CEN</a>);</div>
<div class="line"><a id="l03251" name="l03251"></a><span class="lineno"> 3251</span>}</div>
<div class="line"><a id="l03252" name="l03252"></a><span class="lineno"> 3252</span> </div>
<div class="line"><a id="l03257" name="l03257"></a><span class="lineno"> 3257</span><span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c_ex___exported___functions___group3.html#ga86396ba393ce7d6f281e05f48cd3ec2b">HAL_RCCEx_CRSSoftwareSynchronizationGenerate</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l03258" name="l03258"></a><span class="lineno"> 3258</span>{</div>
<div class="line"><a id="l03259" name="l03259"></a><span class="lineno"> 3259</span>  <a class="code hl_define" href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#gad151b2f8dbc243ac0ce1fad0c4306328">CRS</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga53d79706214ba4ee9310e4b678d67e44">CRS_CR_SWSYNC</a>);</div>
<div class="line"><a id="l03260" name="l03260"></a><span class="lineno"> 3260</span>}</div>
<div class="line"><a id="l03261" name="l03261"></a><span class="lineno"> 3261</span> </div>
<div class="line"><a id="l03267" name="l03267"></a><span class="lineno"> 3267</span><span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c_ex___exported___functions___group3.html#gac754e839322ace8f02877dc1319b34a3">HAL_RCCEx_CRSGetSynchronizationInfo</a>(<a class="code hl_struct" href="struct_r_c_c___c_r_s_synchro_info_type_def.html">RCC_CRSSynchroInfoTypeDef</a> *pSynchroInfo)</div>
<div class="line"><a id="l03268" name="l03268"></a><span class="lineno"> 3268</span>{</div>
<div class="line"><a id="l03269" name="l03269"></a><span class="lineno"> 3269</span>  <span class="comment">/* Check the parameter */</span></div>
<div class="line"><a id="l03270" name="l03270"></a><span class="lineno"> 3270</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(pSynchroInfo != (<span class="keywordtype">void</span> *)<a class="code hl_define" href="group___u_s_b___d_e_f___exported___defines.html#ga070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a>);</div>
<div class="line"><a id="l03271" name="l03271"></a><span class="lineno"> 3271</span> </div>
<div class="line"><a id="l03272" name="l03272"></a><span class="lineno"> 3272</span>  <span class="comment">/* Get the reload value */</span></div>
<div class="line"><a id="l03273" name="l03273"></a><span class="lineno"> 3273</span>  pSynchroInfo-&gt;<a class="code hl_variable" href="struct_r_c_c___c_r_s_synchro_info_type_def.html#a670045cfad50e7e4b3a31c0119d6e4fd">ReloadValue</a> = (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#gad151b2f8dbc243ac0ce1fad0c4306328">CRS</a>-&gt;CFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga7e54b011ada0eeb4b6ed9cdd24d517f9">CRS_CFGR_RELOAD</a>));</div>
<div class="line"><a id="l03274" name="l03274"></a><span class="lineno"> 3274</span> </div>
<div class="line"><a id="l03275" name="l03275"></a><span class="lineno"> 3275</span>  <span class="comment">/* Get HSI48 oscillator smooth trimming */</span></div>
<div class="line"><a id="l03276" name="l03276"></a><span class="lineno"> 3276</span>  pSynchroInfo-&gt;<a class="code hl_variable" href="struct_r_c_c___c_r_s_synchro_info_type_def.html#a33d4291a43bf4a02c59e67c23d090c32">HSI48CalibrationValue</a> = (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#gad151b2f8dbc243ac0ce1fad0c4306328">CRS</a>-&gt;CR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga755d695431db14c1b3b15a48ede61c13">CRS_CR_TRIM</a>) &gt;&gt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga8403e00f9da8b5d82edf71bad235fdfe">CRS_CR_TRIM_Pos</a>);</div>
<div class="line"><a id="l03277" name="l03277"></a><span class="lineno"> 3277</span> </div>
<div class="line"><a id="l03278" name="l03278"></a><span class="lineno"> 3278</span>  <span class="comment">/* Get Frequency error capture */</span></div>
<div class="line"><a id="l03279" name="l03279"></a><span class="lineno"> 3279</span>  pSynchroInfo-&gt;<a class="code hl_variable" href="struct_r_c_c___c_r_s_synchro_info_type_def.html#a4daae605939159f7f1dd079c6cfe59a8">FreqErrorCapture</a> = (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#gad151b2f8dbc243ac0ce1fad0c4306328">CRS</a>-&gt;ISR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaf0b8a9757678f28814b1a0c1baca63e2">CRS_ISR_FECAP</a>) &gt;&gt; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4a4fbc555cf26b952581829f83c57764">CRS_ISR_FECAP_Pos</a>);</div>
<div class="line"><a id="l03280" name="l03280"></a><span class="lineno"> 3280</span> </div>
<div class="line"><a id="l03281" name="l03281"></a><span class="lineno"> 3281</span>  <span class="comment">/* Get Frequency error direction */</span></div>
<div class="line"><a id="l03282" name="l03282"></a><span class="lineno"> 3282</span>  pSynchroInfo-&gt;<a class="code hl_variable" href="struct_r_c_c___c_r_s_synchro_info_type_def.html#a25a4c347bbdb1f1c8f6d977fc83a0817">FreqErrorDirection</a> = (uint32_t)(<a class="code hl_define" href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#gad151b2f8dbc243ac0ce1fad0c4306328">CRS</a>-&gt;ISR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga91196b059d8ff52c4f28bc964c8a446a">CRS_ISR_FEDIR</a>));</div>
<div class="line"><a id="l03283" name="l03283"></a><span class="lineno"> 3283</span>}</div>
<div class="line"><a id="l03284" name="l03284"></a><span class="lineno"> 3284</span> </div>
<div class="line"><a id="l03300" name="l03300"></a><span class="lineno"> 3300</span>uint32_t <a class="code hl_function" href="group___r_c_c_ex___exported___functions___group3.html#ga623701a0cb366305413543c2c89bef29">HAL_RCCEx_CRSWaitSynchronization</a>(uint32_t Timeout)</div>
<div class="line"><a id="l03301" name="l03301"></a><span class="lineno"> 3301</span>{</div>
<div class="line"><a id="l03302" name="l03302"></a><span class="lineno"> 3302</span>  uint32_t crsstatus = <a class="code hl_define" href="group___r_c_c_ex___c_r_s___status.html#ga2ccbdb370beb2773f46e0b06c9ab648d">RCC_CRS_NONE</a>;</div>
<div class="line"><a id="l03303" name="l03303"></a><span class="lineno"> 3303</span>  uint32_t tickstart;</div>
<div class="line"><a id="l03304" name="l03304"></a><span class="lineno"> 3304</span> </div>
<div class="line"><a id="l03305" name="l03305"></a><span class="lineno"> 3305</span>  <span class="comment">/* Get time-out */</span></div>
<div class="line"><a id="l03306" name="l03306"></a><span class="lineno"> 3306</span>  tickstart = <a class="code hl_function" href="group___h_a_l.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a>();</div>
<div class="line"><a id="l03307" name="l03307"></a><span class="lineno"> 3307</span> </div>
<div class="line"><a id="l03308" name="l03308"></a><span class="lineno"> 3308</span>  <span class="comment">/* Wait for CRS flag or time-out detection */</span></div>
<div class="line"><a id="l03309" name="l03309"></a><span class="lineno"> 3309</span>  <span class="keywordflow">do</span></div>
<div class="line"><a id="l03310" name="l03310"></a><span class="lineno"> 3310</span>  {</div>
<div class="line"><a id="l03311" name="l03311"></a><span class="lineno"> 3311</span>    <span class="keywordflow">if</span>(Timeout != <a class="code hl_define" href="stm32h7xx__hal__def_8h.html#aad28bc64749c50dcedd6bf819fdc6974">HAL_MAX_DELAY</a>)</div>
<div class="line"><a id="l03312" name="l03312"></a><span class="lineno"> 3312</span>    {</div>
<div class="line"><a id="l03313" name="l03313"></a><span class="lineno"> 3313</span>      <span class="keywordflow">if</span>(((<a class="code hl_function" href="group___h_a_l.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a>() - tickstart) &gt; Timeout) || (Timeout == 0U))</div>
<div class="line"><a id="l03314" name="l03314"></a><span class="lineno"> 3314</span>      {</div>
<div class="line"><a id="l03315" name="l03315"></a><span class="lineno"> 3315</span>        crsstatus = <a class="code hl_define" href="group___r_c_c_ex___c_r_s___status.html#ga75d32f733245dcf68f24b0f5eea7d0fc">RCC_CRS_TIMEOUT</a>;</div>
<div class="line"><a id="l03316" name="l03316"></a><span class="lineno"> 3316</span>      }</div>
<div class="line"><a id="l03317" name="l03317"></a><span class="lineno"> 3317</span>    }</div>
<div class="line"><a id="l03318" name="l03318"></a><span class="lineno"> 3318</span>    <span class="comment">/* Check CRS SYNCOK flag  */</span></div>
<div class="line"><a id="l03319" name="l03319"></a><span class="lineno"> 3319</span>    <span class="keywordflow">if</span>(<a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#gad40507a114061cddd85528ecc7555e1b">__HAL_RCC_CRS_GET_FLAG</a>(<a class="code hl_define" href="group___r_c_c_ex___c_r_s___flags.html#ga27e1ae14c7854ca42faf5379bea5ac39">RCC_CRS_FLAG_SYNCOK</a>))</div>
<div class="line"><a id="l03320" name="l03320"></a><span class="lineno"> 3320</span>    {</div>
<div class="line"><a id="l03321" name="l03321"></a><span class="lineno"> 3321</span>      <span class="comment">/* CRS SYNC event OK */</span></div>
<div class="line"><a id="l03322" name="l03322"></a><span class="lineno"> 3322</span>      crsstatus |= <a class="code hl_define" href="group___r_c_c_ex___c_r_s___status.html#ga504077e15ea9710a0ae89b4fe45492e6">RCC_CRS_SYNCOK</a>;</div>
<div class="line"><a id="l03323" name="l03323"></a><span class="lineno"> 3323</span> </div>
<div class="line"><a id="l03324" name="l03324"></a><span class="lineno"> 3324</span>      <span class="comment">/* Clear CRS SYNC event OK bit */</span></div>
<div class="line"><a id="l03325" name="l03325"></a><span class="lineno"> 3325</span>      <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#gaf8b5160a2401847e5b9410c9a01e5922">__HAL_RCC_CRS_CLEAR_FLAG</a>(<a class="code hl_define" href="group___r_c_c_ex___c_r_s___flags.html#ga27e1ae14c7854ca42faf5379bea5ac39">RCC_CRS_FLAG_SYNCOK</a>);</div>
<div class="line"><a id="l03326" name="l03326"></a><span class="lineno"> 3326</span>    }</div>
<div class="line"><a id="l03327" name="l03327"></a><span class="lineno"> 3327</span> </div>
<div class="line"><a id="l03328" name="l03328"></a><span class="lineno"> 3328</span>    <span class="comment">/* Check CRS SYNCWARN flag  */</span></div>
<div class="line"><a id="l03329" name="l03329"></a><span class="lineno"> 3329</span>    <span class="keywordflow">if</span>(<a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#gad40507a114061cddd85528ecc7555e1b">__HAL_RCC_CRS_GET_FLAG</a>(<a class="code hl_define" href="group___r_c_c_ex___c_r_s___flags.html#ga244c3ca47b8099a79212ab10d8e823c9">RCC_CRS_FLAG_SYNCWARN</a>))</div>
<div class="line"><a id="l03330" name="l03330"></a><span class="lineno"> 3330</span>    {</div>
<div class="line"><a id="l03331" name="l03331"></a><span class="lineno"> 3331</span>      <span class="comment">/* CRS SYNC warning */</span></div>
<div class="line"><a id="l03332" name="l03332"></a><span class="lineno"> 3332</span>      crsstatus |= <a class="code hl_define" href="group___r_c_c_ex___c_r_s___status.html#ga1efe7a0a04d56b56f3f5231b8f554258">RCC_CRS_SYNCWARN</a>;</div>
<div class="line"><a id="l03333" name="l03333"></a><span class="lineno"> 3333</span> </div>
<div class="line"><a id="l03334" name="l03334"></a><span class="lineno"> 3334</span>      <span class="comment">/* Clear CRS SYNCWARN bit */</span></div>
<div class="line"><a id="l03335" name="l03335"></a><span class="lineno"> 3335</span>      <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#gaf8b5160a2401847e5b9410c9a01e5922">__HAL_RCC_CRS_CLEAR_FLAG</a>(<a class="code hl_define" href="group___r_c_c_ex___c_r_s___flags.html#ga244c3ca47b8099a79212ab10d8e823c9">RCC_CRS_FLAG_SYNCWARN</a>);</div>
<div class="line"><a id="l03336" name="l03336"></a><span class="lineno"> 3336</span>    }</div>
<div class="line"><a id="l03337" name="l03337"></a><span class="lineno"> 3337</span> </div>
<div class="line"><a id="l03338" name="l03338"></a><span class="lineno"> 3338</span>    <span class="comment">/* Check CRS TRIM overflow flag  */</span></div>
<div class="line"><a id="l03339" name="l03339"></a><span class="lineno"> 3339</span>    <span class="keywordflow">if</span>(<a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#gad40507a114061cddd85528ecc7555e1b">__HAL_RCC_CRS_GET_FLAG</a>(<a class="code hl_define" href="group___r_c_c_ex___c_r_s___flags.html#ga4c4c324494f9c6469e53d225242c73d4">RCC_CRS_FLAG_TRIMOVF</a>))</div>
<div class="line"><a id="l03340" name="l03340"></a><span class="lineno"> 3340</span>    {</div>
<div class="line"><a id="l03341" name="l03341"></a><span class="lineno"> 3341</span>      <span class="comment">/* CRS SYNC Error */</span></div>
<div class="line"><a id="l03342" name="l03342"></a><span class="lineno"> 3342</span>      crsstatus |= <a class="code hl_define" href="group___r_c_c_ex___c_r_s___status.html#ga3b8442b9afa0823a03695ad813c3277c">RCC_CRS_TRIMOVF</a>;</div>
<div class="line"><a id="l03343" name="l03343"></a><span class="lineno"> 3343</span> </div>
<div class="line"><a id="l03344" name="l03344"></a><span class="lineno"> 3344</span>      <span class="comment">/* Clear CRS Error bit */</span></div>
<div class="line"><a id="l03345" name="l03345"></a><span class="lineno"> 3345</span>      <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#gaf8b5160a2401847e5b9410c9a01e5922">__HAL_RCC_CRS_CLEAR_FLAG</a>(<a class="code hl_define" href="group___r_c_c_ex___c_r_s___flags.html#ga4c4c324494f9c6469e53d225242c73d4">RCC_CRS_FLAG_TRIMOVF</a>);</div>
<div class="line"><a id="l03346" name="l03346"></a><span class="lineno"> 3346</span>    }</div>
<div class="line"><a id="l03347" name="l03347"></a><span class="lineno"> 3347</span> </div>
<div class="line"><a id="l03348" name="l03348"></a><span class="lineno"> 3348</span>    <span class="comment">/* Check CRS Error flag  */</span></div>
<div class="line"><a id="l03349" name="l03349"></a><span class="lineno"> 3349</span>    <span class="keywordflow">if</span>(<a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#gad40507a114061cddd85528ecc7555e1b">__HAL_RCC_CRS_GET_FLAG</a>(<a class="code hl_define" href="group___r_c_c_ex___c_r_s___flags.html#gad49f59e34225920835b69a34f1b4c02b">RCC_CRS_FLAG_SYNCERR</a>))</div>
<div class="line"><a id="l03350" name="l03350"></a><span class="lineno"> 3350</span>    {</div>
<div class="line"><a id="l03351" name="l03351"></a><span class="lineno"> 3351</span>      <span class="comment">/* CRS SYNC Error */</span></div>
<div class="line"><a id="l03352" name="l03352"></a><span class="lineno"> 3352</span>      crsstatus |= <a class="code hl_define" href="group___r_c_c_ex___c_r_s___status.html#ga2768c937149c68dc19d03adcef1afb99">RCC_CRS_SYNCERR</a>;</div>
<div class="line"><a id="l03353" name="l03353"></a><span class="lineno"> 3353</span> </div>
<div class="line"><a id="l03354" name="l03354"></a><span class="lineno"> 3354</span>      <span class="comment">/* Clear CRS Error bit */</span></div>
<div class="line"><a id="l03355" name="l03355"></a><span class="lineno"> 3355</span>      <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#gaf8b5160a2401847e5b9410c9a01e5922">__HAL_RCC_CRS_CLEAR_FLAG</a>(<a class="code hl_define" href="group___r_c_c_ex___c_r_s___flags.html#gad49f59e34225920835b69a34f1b4c02b">RCC_CRS_FLAG_SYNCERR</a>);</div>
<div class="line"><a id="l03356" name="l03356"></a><span class="lineno"> 3356</span>    }</div>
<div class="line"><a id="l03357" name="l03357"></a><span class="lineno"> 3357</span> </div>
<div class="line"><a id="l03358" name="l03358"></a><span class="lineno"> 3358</span>    <span class="comment">/* Check CRS SYNC Missed flag  */</span></div>
<div class="line"><a id="l03359" name="l03359"></a><span class="lineno"> 3359</span>    <span class="keywordflow">if</span>(<a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#gad40507a114061cddd85528ecc7555e1b">__HAL_RCC_CRS_GET_FLAG</a>(<a class="code hl_define" href="group___r_c_c_ex___c_r_s___flags.html#ga78549e9f343ad843d6e5d45b4e08433c">RCC_CRS_FLAG_SYNCMISS</a>))</div>
<div class="line"><a id="l03360" name="l03360"></a><span class="lineno"> 3360</span>    {</div>
<div class="line"><a id="l03361" name="l03361"></a><span class="lineno"> 3361</span>      <span class="comment">/* CRS SYNC Missed */</span></div>
<div class="line"><a id="l03362" name="l03362"></a><span class="lineno"> 3362</span>      crsstatus |= <a class="code hl_define" href="group___r_c_c_ex___c_r_s___status.html#ga76117c3ea462c88bf6cd3a0ff37a8c31">RCC_CRS_SYNCMISS</a>;</div>
<div class="line"><a id="l03363" name="l03363"></a><span class="lineno"> 3363</span> </div>
<div class="line"><a id="l03364" name="l03364"></a><span class="lineno"> 3364</span>      <span class="comment">/* Clear CRS SYNC Missed bit */</span></div>
<div class="line"><a id="l03365" name="l03365"></a><span class="lineno"> 3365</span>      <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#gaf8b5160a2401847e5b9410c9a01e5922">__HAL_RCC_CRS_CLEAR_FLAG</a>(<a class="code hl_define" href="group___r_c_c_ex___c_r_s___flags.html#ga78549e9f343ad843d6e5d45b4e08433c">RCC_CRS_FLAG_SYNCMISS</a>);</div>
<div class="line"><a id="l03366" name="l03366"></a><span class="lineno"> 3366</span>    }</div>
<div class="line"><a id="l03367" name="l03367"></a><span class="lineno"> 3367</span> </div>
<div class="line"><a id="l03368" name="l03368"></a><span class="lineno"> 3368</span>    <span class="comment">/* Check CRS Expected SYNC flag  */</span></div>
<div class="line"><a id="l03369" name="l03369"></a><span class="lineno"> 3369</span>    <span class="keywordflow">if</span>(<a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#gad40507a114061cddd85528ecc7555e1b">__HAL_RCC_CRS_GET_FLAG</a>(<a class="code hl_define" href="group___r_c_c_ex___c_r_s___flags.html#ga10697d7c12b710c52c26db522c11986b">RCC_CRS_FLAG_ESYNC</a>))</div>
<div class="line"><a id="l03370" name="l03370"></a><span class="lineno"> 3370</span>    {</div>
<div class="line"><a id="l03371" name="l03371"></a><span class="lineno"> 3371</span>      <span class="comment">/* frequency error counter reached a zero value */</span></div>
<div class="line"><a id="l03372" name="l03372"></a><span class="lineno"> 3372</span>      <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#gaf8b5160a2401847e5b9410c9a01e5922">__HAL_RCC_CRS_CLEAR_FLAG</a>(<a class="code hl_define" href="group___r_c_c_ex___c_r_s___flags.html#ga10697d7c12b710c52c26db522c11986b">RCC_CRS_FLAG_ESYNC</a>);</div>
<div class="line"><a id="l03373" name="l03373"></a><span class="lineno"> 3373</span>    }</div>
<div class="line"><a id="l03374" name="l03374"></a><span class="lineno"> 3374</span>  } <span class="keywordflow">while</span>(<a class="code hl_define" href="group___r_c_c_ex___c_r_s___status.html#ga2ccbdb370beb2773f46e0b06c9ab648d">RCC_CRS_NONE</a> == crsstatus);</div>
<div class="line"><a id="l03375" name="l03375"></a><span class="lineno"> 3375</span> </div>
<div class="line"><a id="l03376" name="l03376"></a><span class="lineno"> 3376</span>  <span class="keywordflow">return</span> crsstatus;</div>
<div class="line"><a id="l03377" name="l03377"></a><span class="lineno"> 3377</span>}</div>
<div class="line"><a id="l03378" name="l03378"></a><span class="lineno"> 3378</span> </div>
<div class="line"><a id="l03383" name="l03383"></a><span class="lineno"> 3383</span><span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c_ex___exported___functions___group3.html#ga3710de647aea4827fdbf7905b5ce2924">HAL_RCCEx_CRS_IRQHandler</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l03384" name="l03384"></a><span class="lineno"> 3384</span>{</div>
<div class="line"><a id="l03385" name="l03385"></a><span class="lineno"> 3385</span>  uint32_t crserror = <a class="code hl_define" href="group___r_c_c_ex___c_r_s___status.html#ga2ccbdb370beb2773f46e0b06c9ab648d">RCC_CRS_NONE</a>;</div>
<div class="line"><a id="l03386" name="l03386"></a><span class="lineno"> 3386</span>  <span class="comment">/* Get current IT flags and IT sources values */</span></div>
<div class="line"><a id="l03387" name="l03387"></a><span class="lineno"> 3387</span>  uint32_t itflags = <a class="code hl_define" href="group___exported__macros.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#gad151b2f8dbc243ac0ce1fad0c4306328">CRS</a>-&gt;ISR);</div>
<div class="line"><a id="l03388" name="l03388"></a><span class="lineno"> 3388</span>  uint32_t itsources = <a class="code hl_define" href="group___exported__macros.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#gad151b2f8dbc243ac0ce1fad0c4306328">CRS</a>-&gt;CR);</div>
<div class="line"><a id="l03389" name="l03389"></a><span class="lineno"> 3389</span> </div>
<div class="line"><a id="l03390" name="l03390"></a><span class="lineno"> 3390</span>  <span class="comment">/* Check CRS SYNCOK flag  */</span></div>
<div class="line"><a id="l03391" name="l03391"></a><span class="lineno"> 3391</span>  <span class="keywordflow">if</span>(((itflags &amp; <a class="code hl_define" href="group___r_c_c_ex___c_r_s___flags.html#ga27e1ae14c7854ca42faf5379bea5ac39">RCC_CRS_FLAG_SYNCOK</a>) != 0U) &amp;&amp; ((itsources &amp; <a class="code hl_define" href="group___r_c_c_ex___c_r_s___interrupt___sources.html#ga772a7eb77eaea0622fb3e3b20275a37f">RCC_CRS_IT_SYNCOK</a>) != 0U))</div>
<div class="line"><a id="l03392" name="l03392"></a><span class="lineno"> 3392</span>  {</div>
<div class="line"><a id="l03393" name="l03393"></a><span class="lineno"> 3393</span>    <span class="comment">/* Clear CRS SYNC event OK flag */</span></div>
<div class="line"><a id="l03394" name="l03394"></a><span class="lineno"> 3394</span>    <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#gad151b2f8dbc243ac0ce1fad0c4306328">CRS</a>-&gt;ICR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gaa42110e626aeef3ca9d76c8bda1f08d6">CRS_ICR_SYNCOKC</a>);</div>
<div class="line"><a id="l03395" name="l03395"></a><span class="lineno"> 3395</span> </div>
<div class="line"><a id="l03396" name="l03396"></a><span class="lineno"> 3396</span>    <span class="comment">/* user callback */</span></div>
<div class="line"><a id="l03397" name="l03397"></a><span class="lineno"> 3397</span>    <a class="code hl_function" href="group___r_c_c_ex___exported___functions___group3.html#gaddbb57481193443f55447c286a020bab">HAL_RCCEx_CRS_SyncOkCallback</a>();</div>
<div class="line"><a id="l03398" name="l03398"></a><span class="lineno"> 3398</span>  }</div>
<div class="line"><a id="l03399" name="l03399"></a><span class="lineno"> 3399</span>  <span class="comment">/* Check CRS SYNCWARN flag  */</span></div>
<div class="line"><a id="l03400" name="l03400"></a><span class="lineno"> 3400</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span>(((itflags &amp; <a class="code hl_define" href="group___r_c_c_ex___c_r_s___flags.html#ga244c3ca47b8099a79212ab10d8e823c9">RCC_CRS_FLAG_SYNCWARN</a>) != 0U) &amp;&amp; ((itsources &amp; <a class="code hl_define" href="group___r_c_c_ex___c_r_s___interrupt___sources.html#ga8b9e2cbfa3fd8d7c18f81685c24a394f">RCC_CRS_IT_SYNCWARN</a>) != 0U))</div>
<div class="line"><a id="l03401" name="l03401"></a><span class="lineno"> 3401</span>  {</div>
<div class="line"><a id="l03402" name="l03402"></a><span class="lineno"> 3402</span>    <span class="comment">/* Clear CRS SYNCWARN flag */</span></div>
<div class="line"><a id="l03403" name="l03403"></a><span class="lineno"> 3403</span>    <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#gad151b2f8dbc243ac0ce1fad0c4306328">CRS</a>-&gt;ICR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gab772d21f8bc42ad5761a270d663be1ce">CRS_ICR_SYNCWARNC</a>);</div>
<div class="line"><a id="l03404" name="l03404"></a><span class="lineno"> 3404</span> </div>
<div class="line"><a id="l03405" name="l03405"></a><span class="lineno"> 3405</span>    <span class="comment">/* user callback */</span></div>
<div class="line"><a id="l03406" name="l03406"></a><span class="lineno"> 3406</span>    <a class="code hl_function" href="group___r_c_c_ex___exported___functions___group3.html#ga28bef4e082590e1da595636a618b2987">HAL_RCCEx_CRS_SyncWarnCallback</a>();</div>
<div class="line"><a id="l03407" name="l03407"></a><span class="lineno"> 3407</span>  }</div>
<div class="line"><a id="l03408" name="l03408"></a><span class="lineno"> 3408</span>  <span class="comment">/* Check CRS Expected SYNC flag  */</span></div>
<div class="line"><a id="l03409" name="l03409"></a><span class="lineno"> 3409</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span>(((itflags &amp; <a class="code hl_define" href="group___r_c_c_ex___c_r_s___flags.html#ga10697d7c12b710c52c26db522c11986b">RCC_CRS_FLAG_ESYNC</a>) != 0U) &amp;&amp; ((itsources &amp; <a class="code hl_define" href="group___r_c_c_ex___c_r_s___interrupt___sources.html#gadf2de3907d21dfaea6b2444d66adfe13">RCC_CRS_IT_ESYNC</a>) != 0U))</div>
<div class="line"><a id="l03410" name="l03410"></a><span class="lineno"> 3410</span>  {</div>
<div class="line"><a id="l03411" name="l03411"></a><span class="lineno"> 3411</span>    <span class="comment">/* frequency error counter reached a zero value */</span></div>
<div class="line"><a id="l03412" name="l03412"></a><span class="lineno"> 3412</span>    <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#gad151b2f8dbc243ac0ce1fad0c4306328">CRS</a>-&gt;ICR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gacfaa0b3004143ca5b1a7fe5ed23daccf">CRS_ICR_ESYNCC</a>);</div>
<div class="line"><a id="l03413" name="l03413"></a><span class="lineno"> 3413</span> </div>
<div class="line"><a id="l03414" name="l03414"></a><span class="lineno"> 3414</span>    <span class="comment">/* user callback */</span></div>
<div class="line"><a id="l03415" name="l03415"></a><span class="lineno"> 3415</span>    <a class="code hl_function" href="group___r_c_c_ex___exported___functions___group3.html#ga5d79ff3aaa03c7c75492da2d1f4dda98">HAL_RCCEx_CRS_ExpectedSyncCallback</a>();</div>
<div class="line"><a id="l03416" name="l03416"></a><span class="lineno"> 3416</span>  }</div>
<div class="line"><a id="l03417" name="l03417"></a><span class="lineno"> 3417</span>  <span class="comment">/* Check CRS Error flags  */</span></div>
<div class="line"><a id="l03418" name="l03418"></a><span class="lineno"> 3418</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l03419" name="l03419"></a><span class="lineno"> 3419</span>  {</div>
<div class="line"><a id="l03420" name="l03420"></a><span class="lineno"> 3420</span>    <span class="keywordflow">if</span>(((itflags &amp; <a class="code hl_define" href="group___r_c_c_ex___c_r_s___flags.html#ga92be7705ece62c427a262355305527fa">RCC_CRS_FLAG_ERR</a>) != 0U) &amp;&amp; ((itsources &amp; <a class="code hl_define" href="group___r_c_c_ex___c_r_s___interrupt___sources.html#ga01a198f277ff33e6fd5a9c2a6ad908b9">RCC_CRS_IT_ERR</a>) != 0U))</div>
<div class="line"><a id="l03421" name="l03421"></a><span class="lineno"> 3421</span>    {</div>
<div class="line"><a id="l03422" name="l03422"></a><span class="lineno"> 3422</span>      <span class="keywordflow">if</span>((itflags &amp; <a class="code hl_define" href="group___r_c_c_ex___c_r_s___flags.html#gad49f59e34225920835b69a34f1b4c02b">RCC_CRS_FLAG_SYNCERR</a>) != 0U)</div>
<div class="line"><a id="l03423" name="l03423"></a><span class="lineno"> 3423</span>      {</div>
<div class="line"><a id="l03424" name="l03424"></a><span class="lineno"> 3424</span>        crserror |= <a class="code hl_define" href="group___r_c_c_ex___c_r_s___status.html#ga2768c937149c68dc19d03adcef1afb99">RCC_CRS_SYNCERR</a>;</div>
<div class="line"><a id="l03425" name="l03425"></a><span class="lineno"> 3425</span>      }</div>
<div class="line"><a id="l03426" name="l03426"></a><span class="lineno"> 3426</span>      <span class="keywordflow">if</span>((itflags &amp; <a class="code hl_define" href="group___r_c_c_ex___c_r_s___flags.html#ga78549e9f343ad843d6e5d45b4e08433c">RCC_CRS_FLAG_SYNCMISS</a>) != 0U)</div>
<div class="line"><a id="l03427" name="l03427"></a><span class="lineno"> 3427</span>      {</div>
<div class="line"><a id="l03428" name="l03428"></a><span class="lineno"> 3428</span>        crserror |= <a class="code hl_define" href="group___r_c_c_ex___c_r_s___status.html#ga76117c3ea462c88bf6cd3a0ff37a8c31">RCC_CRS_SYNCMISS</a>;</div>
<div class="line"><a id="l03429" name="l03429"></a><span class="lineno"> 3429</span>      }</div>
<div class="line"><a id="l03430" name="l03430"></a><span class="lineno"> 3430</span>      <span class="keywordflow">if</span>((itflags &amp; <a class="code hl_define" href="group___r_c_c_ex___c_r_s___flags.html#ga4c4c324494f9c6469e53d225242c73d4">RCC_CRS_FLAG_TRIMOVF</a>) != 0U)</div>
<div class="line"><a id="l03431" name="l03431"></a><span class="lineno"> 3431</span>      {</div>
<div class="line"><a id="l03432" name="l03432"></a><span class="lineno"> 3432</span>        crserror |= <a class="code hl_define" href="group___r_c_c_ex___c_r_s___status.html#ga3b8442b9afa0823a03695ad813c3277c">RCC_CRS_TRIMOVF</a>;</div>
<div class="line"><a id="l03433" name="l03433"></a><span class="lineno"> 3433</span>      }</div>
<div class="line"><a id="l03434" name="l03434"></a><span class="lineno"> 3434</span> </div>
<div class="line"><a id="l03435" name="l03435"></a><span class="lineno"> 3435</span>      <span class="comment">/* Clear CRS Error flags */</span></div>
<div class="line"><a id="l03436" name="l03436"></a><span class="lineno"> 3436</span>      <a class="code hl_define" href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#gad151b2f8dbc243ac0ce1fad0c4306328">CRS</a>-&gt;ICR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gae67dc4a9e576468b0c322902c7c47793">CRS_ICR_ERRC</a>);</div>
<div class="line"><a id="l03437" name="l03437"></a><span class="lineno"> 3437</span> </div>
<div class="line"><a id="l03438" name="l03438"></a><span class="lineno"> 3438</span>      <span class="comment">/* user error callback */</span></div>
<div class="line"><a id="l03439" name="l03439"></a><span class="lineno"> 3439</span>      <a class="code hl_function" href="group___r_c_c_ex___exported___functions___group3.html#ga5f6495c4f5eb276c52e54a84623f0f88">HAL_RCCEx_CRS_ErrorCallback</a>(crserror);</div>
<div class="line"><a id="l03440" name="l03440"></a><span class="lineno"> 3440</span>    }</div>
<div class="line"><a id="l03441" name="l03441"></a><span class="lineno"> 3441</span>  }</div>
<div class="line"><a id="l03442" name="l03442"></a><span class="lineno"> 3442</span>}</div>
<div class="line"><a id="l03443" name="l03443"></a><span class="lineno"> 3443</span> </div>
<div class="line"><a id="l03448" name="l03448"></a><span class="lineno"> 3448</span>__weak <span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c_ex___exported___functions___group3.html#gaddbb57481193443f55447c286a020bab">HAL_RCCEx_CRS_SyncOkCallback</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l03449" name="l03449"></a><span class="lineno"> 3449</span>{</div>
<div class="line"><a id="l03450" name="l03450"></a><span class="lineno"> 3450</span>  <span class="comment">/* NOTE : This function should not be modified, when the callback is needed,</span></div>
<div class="line"><a id="l03451" name="l03451"></a><span class="lineno"> 3451</span><span class="comment">            the @ref HAL_RCCEx_CRS_SyncOkCallback should be implemented in the user file</span></div>
<div class="line"><a id="l03452" name="l03452"></a><span class="lineno"> 3452</span><span class="comment">   */</span></div>
<div class="line"><a id="l03453" name="l03453"></a><span class="lineno"> 3453</span>}</div>
<div class="line"><a id="l03454" name="l03454"></a><span class="lineno"> 3454</span> </div>
<div class="line"><a id="l03459" name="l03459"></a><span class="lineno"> 3459</span>__weak <span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c_ex___exported___functions___group3.html#ga28bef4e082590e1da595636a618b2987">HAL_RCCEx_CRS_SyncWarnCallback</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l03460" name="l03460"></a><span class="lineno"> 3460</span>{</div>
<div class="line"><a id="l03461" name="l03461"></a><span class="lineno"> 3461</span>  <span class="comment">/* NOTE : This function should not be modified, when the callback is needed,</span></div>
<div class="line"><a id="l03462" name="l03462"></a><span class="lineno"> 3462</span><span class="comment">            the @ref HAL_RCCEx_CRS_SyncWarnCallback should be implemented in the user file</span></div>
<div class="line"><a id="l03463" name="l03463"></a><span class="lineno"> 3463</span><span class="comment">   */</span></div>
<div class="line"><a id="l03464" name="l03464"></a><span class="lineno"> 3464</span>}</div>
<div class="line"><a id="l03465" name="l03465"></a><span class="lineno"> 3465</span> </div>
<div class="line"><a id="l03470" name="l03470"></a><span class="lineno"> 3470</span>__weak <span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c_ex___exported___functions___group3.html#ga5d79ff3aaa03c7c75492da2d1f4dda98">HAL_RCCEx_CRS_ExpectedSyncCallback</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l03471" name="l03471"></a><span class="lineno"> 3471</span>{</div>
<div class="line"><a id="l03472" name="l03472"></a><span class="lineno"> 3472</span>  <span class="comment">/* NOTE : This function should not be modified, when the callback is needed,</span></div>
<div class="line"><a id="l03473" name="l03473"></a><span class="lineno"> 3473</span><span class="comment">            the @ref HAL_RCCEx_CRS_ExpectedSyncCallback should be implemented in the user file</span></div>
<div class="line"><a id="l03474" name="l03474"></a><span class="lineno"> 3474</span><span class="comment">   */</span></div>
<div class="line"><a id="l03475" name="l03475"></a><span class="lineno"> 3475</span>}</div>
<div class="line"><a id="l03476" name="l03476"></a><span class="lineno"> 3476</span> </div>
<div class="line"><a id="l03486" name="l03486"></a><span class="lineno"> 3486</span>__weak <span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c_ex___exported___functions___group3.html#ga5f6495c4f5eb276c52e54a84623f0f88">HAL_RCCEx_CRS_ErrorCallback</a>(uint32_t Error)</div>
<div class="line"><a id="l03487" name="l03487"></a><span class="lineno"> 3487</span>{</div>
<div class="line"><a id="l03488" name="l03488"></a><span class="lineno"> 3488</span>  <span class="comment">/* Prevent unused argument(s) compilation warning */</span></div>
<div class="line"><a id="l03489" name="l03489"></a><span class="lineno"> 3489</span>  <a class="code hl_define" href="stm32h7xx__hal__def_8h.html#a86d500a34c624c2cae56bc25a31b12f3">UNUSED</a>(Error);</div>
<div class="line"><a id="l03490" name="l03490"></a><span class="lineno"> 3490</span> </div>
<div class="line"><a id="l03491" name="l03491"></a><span class="lineno"> 3491</span>  <span class="comment">/* NOTE : This function should not be modified, when the callback is needed,</span></div>
<div class="line"><a id="l03492" name="l03492"></a><span class="lineno"> 3492</span><span class="comment">            the @ref HAL_RCCEx_CRS_ErrorCallback should be implemented in the user file</span></div>
<div class="line"><a id="l03493" name="l03493"></a><span class="lineno"> 3493</span><span class="comment">   */</span></div>
<div class="line"><a id="l03494" name="l03494"></a><span class="lineno"> 3494</span>}</div>
<div class="line"><a id="l03495" name="l03495"></a><span class="lineno"> 3495</span> </div>
<div class="line"><a id="l03496" name="l03496"></a><span class="lineno"> 3496</span> </div>
<div class="line"><a id="l03517" name="l03517"></a><span class="lineno"> 3517</span><span class="keyword">static</span> <a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> RCCEx_PLL2_Config(<a class="code hl_struct" href="struct_r_c_c___p_l_l2_init_type_def.html">RCC_PLL2InitTypeDef</a> *pll2, uint32_t Divider)</div>
<div class="line"><a id="l03518" name="l03518"></a><span class="lineno"> 3518</span>{</div>
<div class="line"><a id="l03519" name="l03519"></a><span class="lineno"> 3519</span> </div>
<div class="line"><a id="l03520" name="l03520"></a><span class="lineno"> 3520</span>  uint32_t tickstart;</div>
<div class="line"><a id="l03521" name="l03521"></a><span class="lineno"> 3521</span>  <a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> status = <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l03522" name="l03522"></a><span class="lineno"> 3522</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c_ex___i_s___r_c_c___definitions.html#ga73e7fe932b8ca6e414489a527e8e9083">IS_RCC_PLL2M_VALUE</a>(pll2-&gt;<a class="code hl_variable" href="struct_r_c_c___p_l_l2_init_type_def.html#a83eca8b6efcc48c2201fbe14e08e7422">PLL2M</a>));</div>
<div class="line"><a id="l03523" name="l03523"></a><span class="lineno"> 3523</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c_ex___i_s___r_c_c___definitions.html#gaae926b21847d1cd8e2bd90cdd51dee7b">IS_RCC_PLL2N_VALUE</a>(pll2-&gt;<a class="code hl_variable" href="struct_r_c_c___p_l_l2_init_type_def.html#a762f17d416d8eb4077efbb4902f6ee0c">PLL2N</a>));</div>
<div class="line"><a id="l03524" name="l03524"></a><span class="lineno"> 3524</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c_ex___i_s___r_c_c___definitions.html#ga53ac83f3b3ce834a6cf736864cc500ac">IS_RCC_PLL2P_VALUE</a>(pll2-&gt;<a class="code hl_variable" href="struct_r_c_c___p_l_l2_init_type_def.html#aa92b48cc78194ebefd09891c76d978d9">PLL2P</a>));</div>
<div class="line"><a id="l03525" name="l03525"></a><span class="lineno"> 3525</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c_ex___i_s___r_c_c___definitions.html#gafec08472ea1a737416ac1c7209a7a091">IS_RCC_PLL2R_VALUE</a>(pll2-&gt;<a class="code hl_variable" href="struct_r_c_c___p_l_l2_init_type_def.html#adf7940e4bf0166ca23933077ab61ce0b">PLL2R</a>));</div>
<div class="line"><a id="l03526" name="l03526"></a><span class="lineno"> 3526</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c_ex___i_s___r_c_c___definitions.html#gaad640313b88eb83c5da4920f2d1bdf59">IS_RCC_PLL2Q_VALUE</a>(pll2-&gt;<a class="code hl_variable" href="struct_r_c_c___p_l_l2_init_type_def.html#a0390228752feb6154d24c930ecc5e77f">PLL2Q</a>));</div>
<div class="line"><a id="l03527" name="l03527"></a><span class="lineno"> 3527</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c_ex___i_s___r_c_c___definitions.html#gac83449a89057cd13810a7c63ae51f72b">IS_RCC_PLL2RGE_VALUE</a>(pll2-&gt;<a class="code hl_variable" href="struct_r_c_c___p_l_l2_init_type_def.html#a64e8a8643041abc8f6975b46f5bf23dd">PLL2RGE</a>));</div>
<div class="line"><a id="l03528" name="l03528"></a><span class="lineno"> 3528</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c_ex___i_s___r_c_c___definitions.html#ga7de83381cdcba7ba402b79148c63df0d">IS_RCC_PLL2VCO_VALUE</a>(pll2-&gt;<a class="code hl_variable" href="struct_r_c_c___p_l_l2_init_type_def.html#a31d2b90e692776de4068d1cced9529e9">PLL2VCOSEL</a>));</div>
<div class="line"><a id="l03529" name="l03529"></a><span class="lineno"> 3529</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___i_s___r_c_c___definitions.html#ga5206be7b66589b81309ee462699c6b11">IS_RCC_PLLFRACN_VALUE</a>(pll2-&gt;<a class="code hl_variable" href="struct_r_c_c___p_l_l2_init_type_def.html#ab2038a39196a31cc9a4c5b70d048c6cc">PLL2FRACN</a>));</div>
<div class="line"><a id="l03530" name="l03530"></a><span class="lineno"> 3530</span> </div>
<div class="line"><a id="l03531" name="l03531"></a><span class="lineno"> 3531</span>  <span class="comment">/* Check that PLL2 OSC clock source is already set */</span></div>
<div class="line"><a id="l03532" name="l03532"></a><span class="lineno"> 3532</span>  <span class="keywordflow">if</span>(<a class="code hl_define" href="group___r_c_c___exported___macros.html#ga3ea1390f8124e2b3b8d53e95541d6e53">__HAL_RCC_GET_PLL_OSCSOURCE</a>() == <a class="code hl_define" href="group___r_c_c___p_l_l___clock___source.html#ga2a440b01eaeb8f3a6282598fc748ef1f">RCC_PLLSOURCE_NONE</a>)</div>
<div class="line"><a id="l03533" name="l03533"></a><span class="lineno"> 3533</span>  {</div>
<div class="line"><a id="l03534" name="l03534"></a><span class="lineno"> 3534</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l03535" name="l03535"></a><span class="lineno"> 3535</span>  }</div>
<div class="line"><a id="l03536" name="l03536"></a><span class="lineno"> 3536</span> </div>
<div class="line"><a id="l03537" name="l03537"></a><span class="lineno"> 3537</span> </div>
<div class="line"><a id="l03538" name="l03538"></a><span class="lineno"> 3538</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l03539" name="l03539"></a><span class="lineno"> 3539</span>  {</div>
<div class="line"><a id="l03540" name="l03540"></a><span class="lineno"> 3540</span>    <span class="comment">/* Disable  PLL2. */</span></div>
<div class="line"><a id="l03541" name="l03541"></a><span class="lineno"> 3541</span>    <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#ga1e44121d27a8d6096c170d4a2e7c1981">__HAL_RCC_PLL2_DISABLE</a>();</div>
<div class="line"><a id="l03542" name="l03542"></a><span class="lineno"> 3542</span> </div>
<div class="line"><a id="l03543" name="l03543"></a><span class="lineno"> 3543</span>    <span class="comment">/* Get Start Tick*/</span></div>
<div class="line"><a id="l03544" name="l03544"></a><span class="lineno"> 3544</span>    tickstart = <a class="code hl_function" href="group___h_a_l.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a>();</div>
<div class="line"><a id="l03545" name="l03545"></a><span class="lineno"> 3545</span> </div>
<div class="line"><a id="l03546" name="l03546"></a><span class="lineno"> 3546</span>    <span class="comment">/* Wait till PLL is disabled */</span></div>
<div class="line"><a id="l03547" name="l03547"></a><span class="lineno"> 3547</span>    <span class="keywordflow">while</span>(<a class="code hl_define" href="group___r_c_c___flags___interrupts___management.html#gae2d7d461630562bf2a2ddb31b1f96449">__HAL_RCC_GET_FLAG</a>(<a class="code hl_define" href="group___r_c_c___flag.html#ga1a766526379aac32d5c74d4a0f1d4dbd">RCC_FLAG_PLL2RDY</a>) != 0U)</div>
<div class="line"><a id="l03548" name="l03548"></a><span class="lineno"> 3548</span>    {</div>
<div class="line"><a id="l03549" name="l03549"></a><span class="lineno"> 3549</span>      <span class="keywordflow">if</span>( (<a class="code hl_function" href="group___h_a_l.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a>() - tickstart ) &gt; PLL2_TIMEOUT_VALUE)</div>
<div class="line"><a id="l03550" name="l03550"></a><span class="lineno"> 3550</span>      {</div>
<div class="line"><a id="l03551" name="l03551"></a><span class="lineno"> 3551</span>        <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5">HAL_TIMEOUT</a>;</div>
<div class="line"><a id="l03552" name="l03552"></a><span class="lineno"> 3552</span>      }</div>
<div class="line"><a id="l03553" name="l03553"></a><span class="lineno"> 3553</span>    }</div>
<div class="line"><a id="l03554" name="l03554"></a><span class="lineno"> 3554</span> </div>
<div class="line"><a id="l03555" name="l03555"></a><span class="lineno"> 3555</span>    <span class="comment">/* Configure PLL2 multiplication and division factors. */</span></div>
<div class="line"><a id="l03556" name="l03556"></a><span class="lineno"> 3556</span>    <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#ga1b17f7d45a505cc6acce76a1a80d9aca">__HAL_RCC_PLL2_CONFIG</a>(pll2-&gt;<a class="code hl_variable" href="struct_r_c_c___p_l_l2_init_type_def.html#a83eca8b6efcc48c2201fbe14e08e7422">PLL2M</a>,</div>
<div class="line"><a id="l03557" name="l03557"></a><span class="lineno"> 3557</span>                          pll2-&gt;<a class="code hl_variable" href="struct_r_c_c___p_l_l2_init_type_def.html#a762f17d416d8eb4077efbb4902f6ee0c">PLL2N</a>,</div>
<div class="line"><a id="l03558" name="l03558"></a><span class="lineno"> 3558</span>                          pll2-&gt;<a class="code hl_variable" href="struct_r_c_c___p_l_l2_init_type_def.html#aa92b48cc78194ebefd09891c76d978d9">PLL2P</a>,</div>
<div class="line"><a id="l03559" name="l03559"></a><span class="lineno"> 3559</span>                          pll2-&gt;<a class="code hl_variable" href="struct_r_c_c___p_l_l2_init_type_def.html#a0390228752feb6154d24c930ecc5e77f">PLL2Q</a>,</div>
<div class="line"><a id="l03560" name="l03560"></a><span class="lineno"> 3560</span>                          pll2-&gt;<a class="code hl_variable" href="struct_r_c_c___p_l_l2_init_type_def.html#adf7940e4bf0166ca23933077ab61ce0b">PLL2R</a>);</div>
<div class="line"><a id="l03561" name="l03561"></a><span class="lineno"> 3561</span> </div>
<div class="line"><a id="l03562" name="l03562"></a><span class="lineno"> 3562</span>    <span class="comment">/* Select PLL2 input reference frequency range: VCI */</span></div>
<div class="line"><a id="l03563" name="l03563"></a><span class="lineno"> 3563</span>    <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#ga88d12a5c64e4a820268b9f7f50d74179">__HAL_RCC_PLL2_VCIRANGE</a>(pll2-&gt;<a class="code hl_variable" href="struct_r_c_c___p_l_l2_init_type_def.html#a64e8a8643041abc8f6975b46f5bf23dd">PLL2RGE</a>) ;</div>
<div class="line"><a id="l03564" name="l03564"></a><span class="lineno"> 3564</span> </div>
<div class="line"><a id="l03565" name="l03565"></a><span class="lineno"> 3565</span>    <span class="comment">/* Select PLL2 output frequency range : VCO */</span></div>
<div class="line"><a id="l03566" name="l03566"></a><span class="lineno"> 3566</span>    <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#ga5b448c0dab856525467ba9146db00432">__HAL_RCC_PLL2_VCORANGE</a>(pll2-&gt;<a class="code hl_variable" href="struct_r_c_c___p_l_l2_init_type_def.html#a31d2b90e692776de4068d1cced9529e9">PLL2VCOSEL</a>) ;</div>
<div class="line"><a id="l03567" name="l03567"></a><span class="lineno"> 3567</span> </div>
<div class="line"><a id="l03568" name="l03568"></a><span class="lineno"> 3568</span>    <span class="comment">/* Disable PLL2FRACN . */</span></div>
<div class="line"><a id="l03569" name="l03569"></a><span class="lineno"> 3569</span>    <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#ga320b2becbdbe9830622f1b96526a5d7b">__HAL_RCC_PLL2FRACN_DISABLE</a>();</div>
<div class="line"><a id="l03570" name="l03570"></a><span class="lineno"> 3570</span> </div>
<div class="line"><a id="l03571" name="l03571"></a><span class="lineno"> 3571</span>    <span class="comment">/* Configures PLL2 clock Fractional Part Of The Multiplication Factor */</span></div>
<div class="line"><a id="l03572" name="l03572"></a><span class="lineno"> 3572</span>    <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#gac2cb75d60618ffea824634490f9d81eb">__HAL_RCC_PLL2FRACN_CONFIG</a>(pll2-&gt;<a class="code hl_variable" href="struct_r_c_c___p_l_l2_init_type_def.html#ab2038a39196a31cc9a4c5b70d048c6cc">PLL2FRACN</a>);</div>
<div class="line"><a id="l03573" name="l03573"></a><span class="lineno"> 3573</span> </div>
<div class="line"><a id="l03574" name="l03574"></a><span class="lineno"> 3574</span>    <span class="comment">/* Enable PLL2FRACN . */</span></div>
<div class="line"><a id="l03575" name="l03575"></a><span class="lineno"> 3575</span>    <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#ga25e0f4d0ef5f525a3c0c5c0a155d0ac6">__HAL_RCC_PLL2FRACN_ENABLE</a>();</div>
<div class="line"><a id="l03576" name="l03576"></a><span class="lineno"> 3576</span> </div>
<div class="line"><a id="l03577" name="l03577"></a><span class="lineno"> 3577</span>    <span class="comment">/* Enable the PLL2 clock output */</span></div>
<div class="line"><a id="l03578" name="l03578"></a><span class="lineno"> 3578</span>    <span class="keywordflow">if</span>(Divider == DIVIDER_P_UPDATE)</div>
<div class="line"><a id="l03579" name="l03579"></a><span class="lineno"> 3579</span>    {</div>
<div class="line"><a id="l03580" name="l03580"></a><span class="lineno"> 3580</span>      <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#gadee20de14af30b0f958fda51d852066b">__HAL_RCC_PLL2CLKOUT_ENABLE</a>(<a class="code hl_define" href="group___r_c_c___p_l_l2___clock___output.html#gad1a8a81a015f275a253b4d399c0016b9">RCC_PLL2_DIVP</a>);</div>
<div class="line"><a id="l03581" name="l03581"></a><span class="lineno"> 3581</span>    }</div>
<div class="line"><a id="l03582" name="l03582"></a><span class="lineno"> 3582</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span>(Divider == DIVIDER_Q_UPDATE)</div>
<div class="line"><a id="l03583" name="l03583"></a><span class="lineno"> 3583</span>    {</div>
<div class="line"><a id="l03584" name="l03584"></a><span class="lineno"> 3584</span>      <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#gadee20de14af30b0f958fda51d852066b">__HAL_RCC_PLL2CLKOUT_ENABLE</a>(<a class="code hl_define" href="group___r_c_c___p_l_l2___clock___output.html#ga06627c6c5a9c03fafd82d1bbb8916dd8">RCC_PLL2_DIVQ</a>);</div>
<div class="line"><a id="l03585" name="l03585"></a><span class="lineno"> 3585</span>    }</div>
<div class="line"><a id="l03586" name="l03586"></a><span class="lineno"> 3586</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l03587" name="l03587"></a><span class="lineno"> 3587</span>    {</div>
<div class="line"><a id="l03588" name="l03588"></a><span class="lineno"> 3588</span>      <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#gadee20de14af30b0f958fda51d852066b">__HAL_RCC_PLL2CLKOUT_ENABLE</a>(<a class="code hl_define" href="group___r_c_c___p_l_l2___clock___output.html#ga23a9f811301522d6b81ad0b1cc249d1e">RCC_PLL2_DIVR</a>);</div>
<div class="line"><a id="l03589" name="l03589"></a><span class="lineno"> 3589</span>    }</div>
<div class="line"><a id="l03590" name="l03590"></a><span class="lineno"> 3590</span> </div>
<div class="line"><a id="l03591" name="l03591"></a><span class="lineno"> 3591</span>    <span class="comment">/* Enable  PLL2. */</span></div>
<div class="line"><a id="l03592" name="l03592"></a><span class="lineno"> 3592</span>    <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#gacc1a8ad328f57e3dcade01e5355e0add">__HAL_RCC_PLL2_ENABLE</a>();</div>
<div class="line"><a id="l03593" name="l03593"></a><span class="lineno"> 3593</span> </div>
<div class="line"><a id="l03594" name="l03594"></a><span class="lineno"> 3594</span>    <span class="comment">/* Get Start Tick*/</span></div>
<div class="line"><a id="l03595" name="l03595"></a><span class="lineno"> 3595</span>    tickstart = <a class="code hl_function" href="group___h_a_l.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a>();</div>
<div class="line"><a id="l03596" name="l03596"></a><span class="lineno"> 3596</span> </div>
<div class="line"><a id="l03597" name="l03597"></a><span class="lineno"> 3597</span>    <span class="comment">/* Wait till PLL2 is ready */</span></div>
<div class="line"><a id="l03598" name="l03598"></a><span class="lineno"> 3598</span>    <span class="keywordflow">while</span>(<a class="code hl_define" href="group___r_c_c___flags___interrupts___management.html#gae2d7d461630562bf2a2ddb31b1f96449">__HAL_RCC_GET_FLAG</a>(<a class="code hl_define" href="group___r_c_c___flag.html#ga1a766526379aac32d5c74d4a0f1d4dbd">RCC_FLAG_PLL2RDY</a>) == 0U)</div>
<div class="line"><a id="l03599" name="l03599"></a><span class="lineno"> 3599</span>    {</div>
<div class="line"><a id="l03600" name="l03600"></a><span class="lineno"> 3600</span>      <span class="keywordflow">if</span>( (<a class="code hl_function" href="group___h_a_l.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a>() - tickstart ) &gt; PLL2_TIMEOUT_VALUE)</div>
<div class="line"><a id="l03601" name="l03601"></a><span class="lineno"> 3601</span>      {</div>
<div class="line"><a id="l03602" name="l03602"></a><span class="lineno"> 3602</span>        <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5">HAL_TIMEOUT</a>;</div>
<div class="line"><a id="l03603" name="l03603"></a><span class="lineno"> 3603</span>      }</div>
<div class="line"><a id="l03604" name="l03604"></a><span class="lineno"> 3604</span>    }</div>
<div class="line"><a id="l03605" name="l03605"></a><span class="lineno"> 3605</span> </div>
<div class="line"><a id="l03606" name="l03606"></a><span class="lineno"> 3606</span>  }</div>
<div class="line"><a id="l03607" name="l03607"></a><span class="lineno"> 3607</span> </div>
<div class="line"><a id="l03608" name="l03608"></a><span class="lineno"> 3608</span> </div>
<div class="line"><a id="l03609" name="l03609"></a><span class="lineno"> 3609</span>  <span class="keywordflow">return</span> status;</div>
<div class="line"><a id="l03610" name="l03610"></a><span class="lineno"> 3610</span>}</div>
<div class="line"><a id="l03611" name="l03611"></a><span class="lineno"> 3611</span> </div>
<div class="line"><a id="l03612" name="l03612"></a><span class="lineno"> 3612</span> </div>
<div class="line"><a id="l03622" name="l03622"></a><span class="lineno"> 3622</span><span class="keyword">static</span> <a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> RCCEx_PLL3_Config(<a class="code hl_struct" href="struct_r_c_c___p_l_l3_init_type_def.html">RCC_PLL3InitTypeDef</a> *pll3, uint32_t Divider)</div>
<div class="line"><a id="l03623" name="l03623"></a><span class="lineno"> 3623</span>{</div>
<div class="line"><a id="l03624" name="l03624"></a><span class="lineno"> 3624</span>  uint32_t tickstart;</div>
<div class="line"><a id="l03625" name="l03625"></a><span class="lineno"> 3625</span>  <a class="code hl_enumeration" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> status = <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a>;</div>
<div class="line"><a id="l03626" name="l03626"></a><span class="lineno"> 3626</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c_ex___i_s___r_c_c___definitions.html#gae8bc41c01dcd05975b75ad637b7e2012">IS_RCC_PLL3M_VALUE</a>(pll3-&gt;<a class="code hl_variable" href="struct_r_c_c___p_l_l3_init_type_def.html#a5587c368ebacdc27205eb832c2f91af6">PLL3M</a>));</div>
<div class="line"><a id="l03627" name="l03627"></a><span class="lineno"> 3627</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c_ex___i_s___r_c_c___definitions.html#ga4534f3c60b720f3c9046462248f3d0b1">IS_RCC_PLL3N_VALUE</a>(pll3-&gt;<a class="code hl_variable" href="struct_r_c_c___p_l_l3_init_type_def.html#a21a36271c6710b44403dbcfb419dc1fb">PLL3N</a>));</div>
<div class="line"><a id="l03628" name="l03628"></a><span class="lineno"> 3628</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c_ex___i_s___r_c_c___definitions.html#gaa74eb7af486ba492518a0a89a7ab2859">IS_RCC_PLL3P_VALUE</a>(pll3-&gt;<a class="code hl_variable" href="struct_r_c_c___p_l_l3_init_type_def.html#aae5e3f3fa4d08e1167cd4aaad2711f5a">PLL3P</a>));</div>
<div class="line"><a id="l03629" name="l03629"></a><span class="lineno"> 3629</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c_ex___i_s___r_c_c___definitions.html#ga94b3f7650c70dfe268073f1664e36987">IS_RCC_PLL3R_VALUE</a>(pll3-&gt;<a class="code hl_variable" href="struct_r_c_c___p_l_l3_init_type_def.html#a3fd91d26d5651e1adccba173871475f5">PLL3R</a>));</div>
<div class="line"><a id="l03630" name="l03630"></a><span class="lineno"> 3630</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c_ex___i_s___r_c_c___definitions.html#ga4c935f0f4764202c1557b046696a0b52">IS_RCC_PLL3Q_VALUE</a>(pll3-&gt;<a class="code hl_variable" href="struct_r_c_c___p_l_l3_init_type_def.html#a9dd2986188104a0ef363cbc04c61ad0f">PLL3Q</a>));</div>
<div class="line"><a id="l03631" name="l03631"></a><span class="lineno"> 3631</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c_ex___i_s___r_c_c___definitions.html#ga31d03c773b60c3efee9da343b8b42a70">IS_RCC_PLL3RGE_VALUE</a>(pll3-&gt;<a class="code hl_variable" href="struct_r_c_c___p_l_l3_init_type_def.html#a67d78f132dc1414771190177e34165a2">PLL3RGE</a>));</div>
<div class="line"><a id="l03632" name="l03632"></a><span class="lineno"> 3632</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c_ex___i_s___r_c_c___definitions.html#gaa61565322d743e1b61451cf289e1422f">IS_RCC_PLL3VCO_VALUE</a>(pll3-&gt;<a class="code hl_variable" href="struct_r_c_c___p_l_l3_init_type_def.html#a83f1fbc4b616e3e344c574154ca96402">PLL3VCOSEL</a>));</div>
<div class="line"><a id="l03633" name="l03633"></a><span class="lineno"> 3633</span>  <a class="code hl_define" href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___r_c_c___i_s___r_c_c___definitions.html#ga5206be7b66589b81309ee462699c6b11">IS_RCC_PLLFRACN_VALUE</a>(pll3-&gt;<a class="code hl_variable" href="struct_r_c_c___p_l_l3_init_type_def.html#ab3f92197f68d0959987e610a0e938f7b">PLL3FRACN</a>));</div>
<div class="line"><a id="l03634" name="l03634"></a><span class="lineno"> 3634</span> </div>
<div class="line"><a id="l03635" name="l03635"></a><span class="lineno"> 3635</span>  <span class="comment">/* Check that PLL3 OSC clock source is already set */</span></div>
<div class="line"><a id="l03636" name="l03636"></a><span class="lineno"> 3636</span>  <span class="keywordflow">if</span>(<a class="code hl_define" href="group___r_c_c___exported___macros.html#ga3ea1390f8124e2b3b8d53e95541d6e53">__HAL_RCC_GET_PLL_OSCSOURCE</a>() == <a class="code hl_define" href="group___r_c_c___p_l_l___clock___source.html#ga2a440b01eaeb8f3a6282598fc748ef1f">RCC_PLLSOURCE_NONE</a>)</div>
<div class="line"><a id="l03637" name="l03637"></a><span class="lineno"> 3637</span>  {</div>
<div class="line"><a id="l03638" name="l03638"></a><span class="lineno"> 3638</span>    <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a>;</div>
<div class="line"><a id="l03639" name="l03639"></a><span class="lineno"> 3639</span>  }</div>
<div class="line"><a id="l03640" name="l03640"></a><span class="lineno"> 3640</span> </div>
<div class="line"><a id="l03641" name="l03641"></a><span class="lineno"> 3641</span> </div>
<div class="line"><a id="l03642" name="l03642"></a><span class="lineno"> 3642</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l03643" name="l03643"></a><span class="lineno"> 3643</span>  {</div>
<div class="line"><a id="l03644" name="l03644"></a><span class="lineno"> 3644</span>    <span class="comment">/* Disable  PLL3. */</span></div>
<div class="line"><a id="l03645" name="l03645"></a><span class="lineno"> 3645</span>    <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#ga9eccd5f7fbfd12da15ba7d76d9a21d18">__HAL_RCC_PLL3_DISABLE</a>();</div>
<div class="line"><a id="l03646" name="l03646"></a><span class="lineno"> 3646</span> </div>
<div class="line"><a id="l03647" name="l03647"></a><span class="lineno"> 3647</span>    <span class="comment">/* Get Start Tick*/</span></div>
<div class="line"><a id="l03648" name="l03648"></a><span class="lineno"> 3648</span>    tickstart = <a class="code hl_function" href="group___h_a_l.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a>();</div>
<div class="line"><a id="l03649" name="l03649"></a><span class="lineno"> 3649</span>    <span class="comment">/* Wait till PLL3 is ready */</span></div>
<div class="line"><a id="l03650" name="l03650"></a><span class="lineno"> 3650</span>    <span class="keywordflow">while</span>(<a class="code hl_define" href="group___r_c_c___flags___interrupts___management.html#gae2d7d461630562bf2a2ddb31b1f96449">__HAL_RCC_GET_FLAG</a>(<a class="code hl_define" href="group___r_c_c___flag.html#ga006798ddfe13f33bc0192f169eaf1bd3">RCC_FLAG_PLL3RDY</a>) != 0U)</div>
<div class="line"><a id="l03651" name="l03651"></a><span class="lineno"> 3651</span>    {</div>
<div class="line"><a id="l03652" name="l03652"></a><span class="lineno"> 3652</span>      <span class="keywordflow">if</span>( (<a class="code hl_function" href="group___h_a_l.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a>() - tickstart ) &gt; PLL3_TIMEOUT_VALUE)</div>
<div class="line"><a id="l03653" name="l03653"></a><span class="lineno"> 3653</span>      {</div>
<div class="line"><a id="l03654" name="l03654"></a><span class="lineno"> 3654</span>        <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5">HAL_TIMEOUT</a>;</div>
<div class="line"><a id="l03655" name="l03655"></a><span class="lineno"> 3655</span>      }</div>
<div class="line"><a id="l03656" name="l03656"></a><span class="lineno"> 3656</span>    }</div>
<div class="line"><a id="l03657" name="l03657"></a><span class="lineno"> 3657</span> </div>
<div class="line"><a id="l03658" name="l03658"></a><span class="lineno"> 3658</span>    <span class="comment">/* Configure the PLL3  multiplication and division factors. */</span></div>
<div class="line"><a id="l03659" name="l03659"></a><span class="lineno"> 3659</span>    <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#gac5020a08025c53436a32d77640786d5d">__HAL_RCC_PLL3_CONFIG</a>(pll3-&gt;<a class="code hl_variable" href="struct_r_c_c___p_l_l3_init_type_def.html#a5587c368ebacdc27205eb832c2f91af6">PLL3M</a>,</div>
<div class="line"><a id="l03660" name="l03660"></a><span class="lineno"> 3660</span>                          pll3-&gt;<a class="code hl_variable" href="struct_r_c_c___p_l_l3_init_type_def.html#a21a36271c6710b44403dbcfb419dc1fb">PLL3N</a>,</div>
<div class="line"><a id="l03661" name="l03661"></a><span class="lineno"> 3661</span>                          pll3-&gt;<a class="code hl_variable" href="struct_r_c_c___p_l_l3_init_type_def.html#aae5e3f3fa4d08e1167cd4aaad2711f5a">PLL3P</a>,</div>
<div class="line"><a id="l03662" name="l03662"></a><span class="lineno"> 3662</span>                          pll3-&gt;<a class="code hl_variable" href="struct_r_c_c___p_l_l3_init_type_def.html#a9dd2986188104a0ef363cbc04c61ad0f">PLL3Q</a>,</div>
<div class="line"><a id="l03663" name="l03663"></a><span class="lineno"> 3663</span>                          pll3-&gt;<a class="code hl_variable" href="struct_r_c_c___p_l_l3_init_type_def.html#a3fd91d26d5651e1adccba173871475f5">PLL3R</a>);</div>
<div class="line"><a id="l03664" name="l03664"></a><span class="lineno"> 3664</span> </div>
<div class="line"><a id="l03665" name="l03665"></a><span class="lineno"> 3665</span>    <span class="comment">/* Select PLL3 input reference frequency range: VCI */</span></div>
<div class="line"><a id="l03666" name="l03666"></a><span class="lineno"> 3666</span>    <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#ga5825c7707fdbf1432a215fbf3ef4b766">__HAL_RCC_PLL3_VCIRANGE</a>(pll3-&gt;<a class="code hl_variable" href="struct_r_c_c___p_l_l3_init_type_def.html#a67d78f132dc1414771190177e34165a2">PLL3RGE</a>) ;</div>
<div class="line"><a id="l03667" name="l03667"></a><span class="lineno"> 3667</span> </div>
<div class="line"><a id="l03668" name="l03668"></a><span class="lineno"> 3668</span>    <span class="comment">/* Select PLL3 output frequency range : VCO */</span></div>
<div class="line"><a id="l03669" name="l03669"></a><span class="lineno"> 3669</span>    <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#ga7c53c8f29406ecd9c45434db4b2af32d">__HAL_RCC_PLL3_VCORANGE</a>(pll3-&gt;<a class="code hl_variable" href="struct_r_c_c___p_l_l3_init_type_def.html#a83f1fbc4b616e3e344c574154ca96402">PLL3VCOSEL</a>) ;</div>
<div class="line"><a id="l03670" name="l03670"></a><span class="lineno"> 3670</span> </div>
<div class="line"><a id="l03671" name="l03671"></a><span class="lineno"> 3671</span>    <span class="comment">/* Disable PLL3FRACN . */</span></div>
<div class="line"><a id="l03672" name="l03672"></a><span class="lineno"> 3672</span>    <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#ga4a2fb65aefcf9fd35d55a5de8000173e">__HAL_RCC_PLL3FRACN_DISABLE</a>();</div>
<div class="line"><a id="l03673" name="l03673"></a><span class="lineno"> 3673</span> </div>
<div class="line"><a id="l03674" name="l03674"></a><span class="lineno"> 3674</span>    <span class="comment">/* Configures PLL3 clock Fractional Part Of The Multiplication Factor */</span></div>
<div class="line"><a id="l03675" name="l03675"></a><span class="lineno"> 3675</span>    <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#ga3c6bb3051b93d8f3051ace7b1611c5c1">__HAL_RCC_PLL3FRACN_CONFIG</a>(pll3-&gt;<a class="code hl_variable" href="struct_r_c_c___p_l_l3_init_type_def.html#ab3f92197f68d0959987e610a0e938f7b">PLL3FRACN</a>);</div>
<div class="line"><a id="l03676" name="l03676"></a><span class="lineno"> 3676</span> </div>
<div class="line"><a id="l03677" name="l03677"></a><span class="lineno"> 3677</span>    <span class="comment">/* Enable PLL3FRACN . */</span></div>
<div class="line"><a id="l03678" name="l03678"></a><span class="lineno"> 3678</span>    <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#ga35af940f02bf692f69ca9cf2dd598f24">__HAL_RCC_PLL3FRACN_ENABLE</a>();</div>
<div class="line"><a id="l03679" name="l03679"></a><span class="lineno"> 3679</span> </div>
<div class="line"><a id="l03680" name="l03680"></a><span class="lineno"> 3680</span>    <span class="comment">/* Enable the PLL3 clock output */</span></div>
<div class="line"><a id="l03681" name="l03681"></a><span class="lineno"> 3681</span>    <span class="keywordflow">if</span>(Divider == DIVIDER_P_UPDATE)</div>
<div class="line"><a id="l03682" name="l03682"></a><span class="lineno"> 3682</span>    {</div>
<div class="line"><a id="l03683" name="l03683"></a><span class="lineno"> 3683</span>      <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#ga44dba3c4e64245e760eb3e780096b4da">__HAL_RCC_PLL3CLKOUT_ENABLE</a>(<a class="code hl_define" href="group___r_c_c___p_l_l3___clock___output.html#ga664df2bf7bbe2f75e073e27c6c8fb40c">RCC_PLL3_DIVP</a>);</div>
<div class="line"><a id="l03684" name="l03684"></a><span class="lineno"> 3684</span>    }</div>
<div class="line"><a id="l03685" name="l03685"></a><span class="lineno"> 3685</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span>(Divider == DIVIDER_Q_UPDATE)</div>
<div class="line"><a id="l03686" name="l03686"></a><span class="lineno"> 3686</span>    {</div>
<div class="line"><a id="l03687" name="l03687"></a><span class="lineno"> 3687</span>      <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#ga44dba3c4e64245e760eb3e780096b4da">__HAL_RCC_PLL3CLKOUT_ENABLE</a>(<a class="code hl_define" href="group___r_c_c___p_l_l3___clock___output.html#ga58150c9e8b0085fb5a0e53248b0c7262">RCC_PLL3_DIVQ</a>);</div>
<div class="line"><a id="l03688" name="l03688"></a><span class="lineno"> 3688</span>    }</div>
<div class="line"><a id="l03689" name="l03689"></a><span class="lineno"> 3689</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l03690" name="l03690"></a><span class="lineno"> 3690</span>    {</div>
<div class="line"><a id="l03691" name="l03691"></a><span class="lineno"> 3691</span>      <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#ga44dba3c4e64245e760eb3e780096b4da">__HAL_RCC_PLL3CLKOUT_ENABLE</a>(<a class="code hl_define" href="group___r_c_c___p_l_l3___clock___output.html#gacbb8dc9089f9de817a2acc3a18208203">RCC_PLL3_DIVR</a>);</div>
<div class="line"><a id="l03692" name="l03692"></a><span class="lineno"> 3692</span>    }</div>
<div class="line"><a id="l03693" name="l03693"></a><span class="lineno"> 3693</span> </div>
<div class="line"><a id="l03694" name="l03694"></a><span class="lineno"> 3694</span>    <span class="comment">/* Enable  PLL3. */</span></div>
<div class="line"><a id="l03695" name="l03695"></a><span class="lineno"> 3695</span>    <a class="code hl_define" href="group___r_c_c_ex___exported___macros.html#gac7c3a26323f470a939b021ad76f29518">__HAL_RCC_PLL3_ENABLE</a>();</div>
<div class="line"><a id="l03696" name="l03696"></a><span class="lineno"> 3696</span> </div>
<div class="line"><a id="l03697" name="l03697"></a><span class="lineno"> 3697</span>    <span class="comment">/* Get Start Tick*/</span></div>
<div class="line"><a id="l03698" name="l03698"></a><span class="lineno"> 3698</span>    tickstart = <a class="code hl_function" href="group___h_a_l.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a>();</div>
<div class="line"><a id="l03699" name="l03699"></a><span class="lineno"> 3699</span> </div>
<div class="line"><a id="l03700" name="l03700"></a><span class="lineno"> 3700</span>    <span class="comment">/* Wait till PLL3 is ready */</span></div>
<div class="line"><a id="l03701" name="l03701"></a><span class="lineno"> 3701</span>    <span class="keywordflow">while</span>(<a class="code hl_define" href="group___r_c_c___flags___interrupts___management.html#gae2d7d461630562bf2a2ddb31b1f96449">__HAL_RCC_GET_FLAG</a>(<a class="code hl_define" href="group___r_c_c___flag.html#ga006798ddfe13f33bc0192f169eaf1bd3">RCC_FLAG_PLL3RDY</a>) == 0U)</div>
<div class="line"><a id="l03702" name="l03702"></a><span class="lineno"> 3702</span>    {</div>
<div class="line"><a id="l03703" name="l03703"></a><span class="lineno"> 3703</span>      <span class="keywordflow">if</span>( (<a class="code hl_function" href="group___h_a_l.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a>() - tickstart ) &gt; PLL3_TIMEOUT_VALUE)</div>
<div class="line"><a id="l03704" name="l03704"></a><span class="lineno"> 3704</span>      {</div>
<div class="line"><a id="l03705" name="l03705"></a><span class="lineno"> 3705</span>        <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5">HAL_TIMEOUT</a>;</div>
<div class="line"><a id="l03706" name="l03706"></a><span class="lineno"> 3706</span>      }</div>
<div class="line"><a id="l03707" name="l03707"></a><span class="lineno"> 3707</span>    }</div>
<div class="line"><a id="l03708" name="l03708"></a><span class="lineno"> 3708</span> </div>
<div class="line"><a id="l03709" name="l03709"></a><span class="lineno"> 3709</span>  }</div>
<div class="line"><a id="l03710" name="l03710"></a><span class="lineno"> 3710</span> </div>
<div class="line"><a id="l03711" name="l03711"></a><span class="lineno"> 3711</span> </div>
<div class="line"><a id="l03712" name="l03712"></a><span class="lineno"> 3712</span>  <span class="keywordflow">return</span> status;</div>
<div class="line"><a id="l03713" name="l03713"></a><span class="lineno"> 3713</span>}</div>
<div class="line"><a id="l03714" name="l03714"></a><span class="lineno"> 3714</span> </div>
<div class="line"><a id="l03719" name="l03719"></a><span class="lineno"> 3719</span><span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c_ex___exported___functions___group2.html#ga88a422344cd65e2eda4107252c1fc749">HAL_RCCEx_LSECSS_IRQHandler</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l03720" name="l03720"></a><span class="lineno"> 3720</span>{</div>
<div class="line"><a id="l03721" name="l03721"></a><span class="lineno"> 3721</span>  <span class="comment">/* Check RCC LSE CSSF flag  */</span></div>
<div class="line"><a id="l03722" name="l03722"></a><span class="lineno"> 3722</span>  <span class="keywordflow">if</span>(<a class="code hl_define" href="group___r_c_c___flags___interrupts___management.html#ga134af980b892f362c05ae21922cd828d">__HAL_RCC_GET_IT</a>(<a class="code hl_define" href="group___r_c_c___interrupt.html#gaf3f259914cb56820b1649c9d4413736c">RCC_IT_LSECSS</a>))</div>
<div class="line"><a id="l03723" name="l03723"></a><span class="lineno"> 3723</span>  {</div>
<div class="line"><a id="l03724" name="l03724"></a><span class="lineno"> 3724</span> </div>
<div class="line"><a id="l03725" name="l03725"></a><span class="lineno"> 3725</span>    <span class="comment">/* Clear RCC LSE CSS pending bit */</span></div>
<div class="line"><a id="l03726" name="l03726"></a><span class="lineno"> 3726</span>    <a class="code hl_define" href="group___r_c_c___flags___interrupts___management.html#ga9d8ab157f58045b8daf8136bee54f139">__HAL_RCC_CLEAR_IT</a>(<a class="code hl_define" href="group___r_c_c___interrupt.html#gaf3f259914cb56820b1649c9d4413736c">RCC_IT_LSECSS</a>);</div>
<div class="line"><a id="l03727" name="l03727"></a><span class="lineno"> 3727</span> </div>
<div class="line"><a id="l03728" name="l03728"></a><span class="lineno"> 3728</span>    <span class="comment">/* RCC LSE Clock Security System interrupt user callback */</span></div>
<div class="line"><a id="l03729" name="l03729"></a><span class="lineno"> 3729</span>    <a class="code hl_function" href="group___r_c_c_ex___exported___functions___group2.html#ga6a0c850cc08b2788116cf0c2bf993778">HAL_RCCEx_LSECSS_Callback</a>();</div>
<div class="line"><a id="l03730" name="l03730"></a><span class="lineno"> 3730</span> </div>
<div class="line"><a id="l03731" name="l03731"></a><span class="lineno"> 3731</span>  }</div>
<div class="line"><a id="l03732" name="l03732"></a><span class="lineno"> 3732</span>}</div>
<div class="line"><a id="l03733" name="l03733"></a><span class="lineno"> 3733</span> </div>
<div class="line"><a id="l03738" name="l03738"></a><span class="lineno"> 3738</span>__weak <span class="keywordtype">void</span> <a class="code hl_function" href="group___r_c_c_ex___exported___functions___group2.html#ga6a0c850cc08b2788116cf0c2bf993778">HAL_RCCEx_LSECSS_Callback</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l03739" name="l03739"></a><span class="lineno"> 3739</span>{</div>
<div class="line"><a id="l03740" name="l03740"></a><span class="lineno"> 3740</span>  <span class="comment">/* NOTE : This function should not be modified, when the callback is needed,</span></div>
<div class="line"><a id="l03741" name="l03741"></a><span class="lineno"> 3741</span><span class="comment">            the @ref HAL_RCCEx_LSECSS_Callback should be implemented in the user file</span></div>
<div class="line"><a id="l03742" name="l03742"></a><span class="lineno"> 3742</span><span class="comment">  */</span></div>
<div class="line"><a id="l03743" name="l03743"></a><span class="lineno"> 3743</span>}</div>
<div class="line"><a id="l03744" name="l03744"></a><span class="lineno"> 3744</span> </div>
<div class="line"><a id="l03745" name="l03745"></a><span class="lineno"> 3745</span> </div>
<div class="line"><a id="l03746" name="l03746"></a><span class="lineno"> 3746</span> </div>
<div class="line"><a id="l03751" name="l03751"></a><span class="lineno"> 3751</span><span class="preprocessor">#endif </span><span class="comment">/* HAL_RCC_MODULE_ENABLED */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03760" name="l03760"></a><span class="lineno"> 3760</span><span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div>
<div class="ttc" id="agroup___exported__macros_html_ga133aae6fc0d41bffab39ab223a7001de"><div class="ttname"><a href="group___exported__macros.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a></div><div class="ttdeci">#define CLEAR_BIT(REG, BIT)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx_8h_source.html#l00203">stm32h7xx.h:203</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga26474f43799fbade9cf300e21dd3a91a"><div class="ttname"><a href="group___exported__macros.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a></div><div class="ttdeci">#define SET_BIT(REG, BIT)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx_8h_source.html#l00201">stm32h7xx.h:201</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga32f78bffcaf6d13023dcd7f05e0c4d57"><div class="ttname"><a href="group___exported__macros.html#ga32f78bffcaf6d13023dcd7f05e0c4d57">WRITE_REG</a></div><div class="ttdeci">#define WRITE_REG(REG, VAL)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx_8h_source.html#l00209">stm32h7xx.h:209</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga6553c99f510c3bab8cc0a91602053247"><div class="ttname"><a href="group___exported__macros.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a></div><div class="ttdeci">#define MODIFY_REG(REG, CLEARMASK, SETMASK)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx_8h_source.html#l00213">stm32h7xx.h:213</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_ga822bb1bb9710d5f2fa6396b84e583c33"><div class="ttname"><a href="group___exported__macros.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a></div><div class="ttdeci">#define READ_BIT(REG, BIT)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx_8h_source.html#l00205">stm32h7xx.h:205</a></div></div>
<div class="ttc" id="agroup___exported__macros_html_gae7f188a4d26c9e713a48414783421071"><div class="ttname"><a href="group___exported__macros.html#gae7f188a4d26c9e713a48414783421071">READ_REG</a></div><div class="ttdeci">#define READ_REG(REG)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx_8h_source.html#l00211">stm32h7xx.h:211</a></div></div>
<div class="ttc" id="agroup___h_a_l_html_gae051ef9e932404b21f5877c7186406b8"><div class="ttname"><a href="group___h_a_l.html#gae051ef9e932404b21f5877c7186406b8">HAL_GetREVID</a></div><div class="ttdeci">uint32_t HAL_GetREVID(void)</div><div class="ttdoc">Returns the device revision identifier.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal_8c_source.html#l00465">stm32h7xx_hal.c:465</a></div></div>
<div class="ttc" id="agroup___h_a_l_html_gaf2c4f03d53e997a54e1fd5e80daa55c4"><div class="ttname"><a href="group___h_a_l.html#gaf2c4f03d53e997a54e1fd5e80daa55c4">HAL_GetTick</a></div><div class="ttdeci">uint32_t HAL_GetTick(void)</div><div class="ttdoc">Provides a tick value in millisecond.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal_8c_source.html#l00338">stm32h7xx_hal.c:338</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga02dd090dca3e3e3f35bb364946865be1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga02dd090dca3e3e3f35bb364946865be1">RCC_PLL3DIVR_N3_Pos</a></div><div class="ttdeci">#define RCC_PLL3DIVR_N3_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14870">stm32h743xx.h:14870</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0571960ebae22faa3eec3e21f404ecde"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0571960ebae22faa3eec3e21f404ecde">RCC_PLLCFGR_PLL2RGE_Pos</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLL2RGE_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14778">stm32h743xx.h:14778</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0900f30cd7ede7f1be8ded6f31d17aa0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0900f30cd7ede7f1be8ded6f31d17aa0">RCC_PLL2DIVR_Q2</a></div><div class="ttdeci">#define RCC_PLL2DIVR_Q2</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14859">stm32h743xx.h:14859</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga09950f76d292eb9d01f72dd825082f1b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga09950f76d292eb9d01f72dd825082f1b">PWR_CR1_DBP</a></div><div class="ttdeci">#define PWR_CR1_DBP</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14028">stm32h743xx.h:14028</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0d971927bd61ee8d8c607e0c93a82b27"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0d971927bd61ee8d8c607e0c93a82b27">RCC_CR_CSIRDY</a></div><div class="ttdeci">#define RCC_CR_CSIRDY</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14328">stm32h743xx.h:14328</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga12ee7750507095c6817ff334c736e151"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga12ee7750507095c6817ff334c736e151">RCC_D1CFGR_D1PPRE_Pos</a></div><div class="ttdeci">#define RCC_D1CFGR_D1PPRE_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14586">stm32h743xx.h:14586</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga156ad49f4491b54e9c1bd6029814a03d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga156ad49f4491b54e9c1bd6029814a03d">RCC_D1CFGR_D1PPRE</a></div><div class="ttdeci">#define RCC_D1CFGR_D1PPRE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14588">stm32h743xx.h:14588</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga18f03661d2240aecc7dc92bbea131485"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga18f03661d2240aecc7dc92bbea131485">RCC_PLL3DIVR_P3</a></div><div class="ttdeci">#define RCC_PLL3DIVR_P3</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14875">stm32h743xx.h:14875</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1e0e0b8eb91ca44747c20f77808c2bb3"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1e0e0b8eb91ca44747c20f77808c2bb3">RCC_PLL1DIVR_N1</a></div><div class="ttdeci">#define RCC_PLL1DIVR_N1</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14834">stm32h743xx.h:14834</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1eefa3b1ee14059e86918f48dd772e08"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1eefa3b1ee14059e86918f48dd772e08">RCC_PLL2DIVR_N2_Pos</a></div><div class="ttdeci">#define RCC_PLL2DIVR_N2_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14851">stm32h743xx.h:14851</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga24fa002379ec3fd9063457f412250327"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga24fa002379ec3fd9063457f412250327">RCC_CR_PLL2RDY</a></div><div class="ttdeci">#define RCC_CR_PLL2RDY</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14371">stm32h743xx.h:14371</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga284e67aeb169d8333cb135a1a9a22672"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga284e67aeb169d8333cb135a1a9a22672">RCC_PLL1DIVR_P1</a></div><div class="ttdeci">#define RCC_PLL1DIVR_P1</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14837">stm32h743xx.h:14837</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3540a30f12c991c09836c93c80f4162c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3540a30f12c991c09836c93c80f4162c">RCC_D1CFGR_D1CPRE</a></div><div class="ttdeci">#define RCC_D1CFGR_D1CPRE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14609">stm32h743xx.h:14609</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga36cbfbda9151a0d8953f3460e07a95db"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga36cbfbda9151a0d8953f3460e07a95db">RCC_CR_PLL1RDY</a></div><div class="ttdeci">#define RCC_CR_PLL1RDY</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14365">stm32h743xx.h:14365</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3d5186fd3b0b265fe835aaddd986f705"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3d5186fd3b0b265fe835aaddd986f705">RCC_PLLCFGR_PLL2FRACEN</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLL2FRACEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14774">stm32h743xx.h:14774</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3ea07157abac14618b2ac3f2e9bfa9b9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3ea07157abac14618b2ac3f2e9bfa9b9">RCC_CR_PLL3RDY</a></div><div class="ttdeci">#define RCC_CR_PLL3RDY</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14377">stm32h743xx.h:14377</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4567ae4ee2618a3e4fc6c20e4424ea85"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4567ae4ee2618a3e4fc6c20e4424ea85">RCC_PLLCFGR_PLL2RGE</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLL2RGE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14780">stm32h743xx.h:14780</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4a4fbc555cf26b952581829f83c57764"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4a4fbc555cf26b952581829f83c57764">CRS_ISR_FECAP_Pos</a></div><div class="ttdeci">#define CRS_ISR_FECAP_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l05696">stm32h743xx.h:5696</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga53d79706214ba4ee9310e4b678d67e44"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga53d79706214ba4ee9310e4b678d67e44">CRS_CR_SWSYNC</a></div><div class="ttdeci">#define CRS_CR_SWSYNC</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l05641">stm32h743xx.h:5641</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga575ca1449a059bb26ab0b0b55db24311"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga575ca1449a059bb26ab0b0b55db24311">RCC_PLLCKSELR_PLLSRC</a></div><div class="ttdeci">#define RCC_PLLCKSELR_PLLSRC</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14713">stm32h743xx.h:14713</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5be6ede9f2d1eedf6c81c01fa06e49a1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5be6ede9f2d1eedf6c81c01fa06e49a1">RCC_PLLCKSELR_DIVM2</a></div><div class="ttdeci">#define RCC_PLLCKSELR_DIVM2</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14738">stm32h743xx.h:14738</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5c44c75e6593d78387415353b47b747b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5c44c75e6593d78387415353b47b747b">RCC_PLL2DIVR_N2</a></div><div class="ttdeci">#define RCC_PLL2DIVR_N2</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14853">stm32h743xx.h:14853</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5e716be61ad7e9eec068b4dff4a96a7b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5e716be61ad7e9eec068b4dff4a96a7b">CRS_CFGR_FELIM_Pos</a></div><div class="ttdeci">#define CRS_CFGR_FELIM_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l05650">stm32h743xx.h:5650</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5feaf27fedc905c1bfff5894b1cb745f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5feaf27fedc905c1bfff5894b1cb745f">RCC_PLLCFGR_PLL2FRACEN_Pos</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLL2FRACEN_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14772">stm32h743xx.h:14772</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga60f9be7a9e752cfeedd30f2cc8872e5e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga60f9be7a9e752cfeedd30f2cc8872e5e">RCC_PLL3FRACR_FRACN3</a></div><div class="ttdeci">#define RCC_PLL3FRACR_FRACN3</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14886">stm32h743xx.h:14886</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga62d7520bd8319bbd736bdce7fcd14abd"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga62d7520bd8319bbd736bdce7fcd14abd">RCC_PLLCKSELR_DIVM1</a></div><div class="ttdeci">#define RCC_PLLCKSELR_DIVM1</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14728">stm32h743xx.h:14728</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6d6448d5ee420f8cc87b22b1201f5be2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6d6448d5ee420f8cc87b22b1201f5be2">RCC_CFGR_TIMPRE</a></div><div class="ttdeci">#define RCC_CFGR_TIMPRE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14517">stm32h743xx.h:14515</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6d759fc82747523a2117e8e46901153e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6d759fc82747523a2117e8e46901153e">RCC_PLLCKSELR_DIVM3</a></div><div class="ttdeci">#define RCC_PLLCKSELR_DIVM3</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14748">stm32h743xx.h:14748</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6ec1972dcb702e449f9a60d1a3b89acd"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6ec1972dcb702e449f9a60d1a3b89acd">RCC_PLL3DIVR_R3</a></div><div class="ttdeci">#define RCC_PLL3DIVR_R3</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14881">stm32h743xx.h:14881</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga7322dea74a1902218faade21090a3209"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7322dea74a1902218faade21090a3209">RCC_BDCR_LSECSSON</a></div><div class="ttdeci">#define RCC_BDCR_LSECSSON</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l15178">stm32h743xx.h:15178</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga755d695431db14c1b3b15a48ede61c13"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga755d695431db14c1b3b15a48ede61c13">CRS_CR_TRIM</a></div><div class="ttdeci">#define CRS_CR_TRIM</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l05644">stm32h743xx.h:5644</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga767ad676ddcc8b72bbcd90a94acd01e8"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga767ad676ddcc8b72bbcd90a94acd01e8">RCC_PLLCKSELR_DIVM2_Pos</a></div><div class="ttdeci">#define RCC_PLLCKSELR_DIVM2_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14736">stm32h743xx.h:14736</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga7bf5891746ebb55af2cb0b5224964dff"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7bf5891746ebb55af2cb0b5224964dff">RCC_PLL2FRACR_FRACN2</a></div><div class="ttdeci">#define RCC_PLL2FRACR_FRACN2</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14867">stm32h743xx.h:14867</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga7cb155416c545d8e329f46dfd8f37731"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7cb155416c545d8e329f46dfd8f37731">RCC_PLLCFGR_PLL2VCOSEL_Pos</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLL2VCOSEL_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14775">stm32h743xx.h:14775</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga7d609c550c8b8bdd43f5558608268b86"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7d609c550c8b8bdd43f5558608268b86">RCC_PLLCFGR_PLL3VCOSEL</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLL3VCOSEL</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14791">stm32h743xx.h:14791</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga7e54b011ada0eeb4b6ed9cdd24d517f9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7e54b011ada0eeb4b6ed9cdd24d517f9">CRS_CFGR_RELOAD</a></div><div class="ttdeci">#define CRS_CFGR_RELOAD</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l05649">stm32h743xx.h:5649</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga7fb12b765200d5379ce6c31533bd7467"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7fb12b765200d5379ce6c31533bd7467">RCC_PLL1DIVR_R1</a></div><div class="ttdeci">#define RCC_PLL1DIVR_R1</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14843">stm32h743xx.h:14843</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8403e00f9da8b5d82edf71bad235fdfe"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8403e00f9da8b5d82edf71bad235fdfe">CRS_CR_TRIM_Pos</a></div><div class="ttdeci">#define CRS_CR_TRIM_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l05642">stm32h743xx.h:5642</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga858928cb5f1e49e1034e54ff86562f9a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga858928cb5f1e49e1034e54ff86562f9a">RCC_PLL3DIVR_Q3_Pos</a></div><div class="ttdeci">#define RCC_PLL3DIVR_Q3_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14876">stm32h743xx.h:14876</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga86a34e00182c83409d89ff566cb02cc4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a></div><div class="ttdeci">#define RCC_CR_HSERDY</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14351">stm32h743xx.h:14351</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga86f125dca6411d60d43d6d711d75610e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga86f125dca6411d60d43d6d711d75610e">RCC_PLL3DIVR_P3_Pos</a></div><div class="ttdeci">#define RCC_PLL3DIVR_P3_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14873">stm32h743xx.h:14873</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8c6b1922986a9444c5835cb0f9de4be5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8c6b1922986a9444c5835cb0f9de4be5">RCC_D3CFGR_D3PPRE</a></div><div class="ttdeci">#define RCC_D3CFGR_D3PPRE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14690">stm32h743xx.h:14690</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8f0171374a075c49daa75d22180695b5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8f0171374a075c49daa75d22180695b5">RCC_PLLCFGR_PLL3RGE_Pos</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLL3RGE_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14792">stm32h743xx.h:14792</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga91196b059d8ff52c4f28bc964c8a446a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga91196b059d8ff52c4f28bc964c8a446a">CRS_ISR_FEDIR</a></div><div class="ttdeci">#define CRS_ISR_FEDIR</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l05695">stm32h743xx.h:5695</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga960b9d04afa68703b8bca77c5c02b4df"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga960b9d04afa68703b8bca77c5c02b4df">RCC_D1CFGR_HPRE</a></div><div class="ttdeci">#define RCC_D1CFGR_HPRE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14552">stm32h743xx.h:14552</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga97da48a285b7ec4b828f36b3c8dca6ca"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga97da48a285b7ec4b828f36b3c8dca6ca">RCC_PLL3DIVR_Q3</a></div><div class="ttdeci">#define RCC_PLL3DIVR_Q3</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14878">stm32h743xx.h:14878</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga98d947b845fd6a236b37bfa4f539ef07"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga98d947b845fd6a236b37bfa4f539ef07">RCC_PLL2DIVR_Q2_Pos</a></div><div class="ttdeci">#define RCC_PLL2DIVR_Q2_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14857">stm32h743xx.h:14857</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga9ab1c2db0db02ad76820af493c248d9b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9ab1c2db0db02ad76820af493c248d9b">RCC_PLLCFGR_PLL3VCOSEL_Pos</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLL3VCOSEL_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14789">stm32h743xx.h:14789</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a></div><div class="ttdeci">#define RCC_CR_HSIRDY</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14311">stm32h743xx.h:14311</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa42110e626aeef3ca9d76c8bda1f08d6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa42110e626aeef3ca9d76c8bda1f08d6">CRS_ICR_SYNCOKC</a></div><div class="ttdeci">#define CRS_ICR_SYNCOKC</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l05703">stm32h743xx.h:5703</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa52428cddd23d232709c3229a9a86179"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa52428cddd23d232709c3229a9a86179">RCC_PLL3DIVR_N3</a></div><div class="ttdeci">#define RCC_PLL3DIVR_N3</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14872">stm32h743xx.h:14872</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa6116082c7e2d0c981d8a96015fdef12"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa6116082c7e2d0c981d8a96015fdef12">RCC_PLLCKSELR_DIVM3_Pos</a></div><div class="ttdeci">#define RCC_PLLCKSELR_DIVM3_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14746">stm32h743xx.h:14746</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa6c3d96aed272b3afe610b408edf04d1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa6c3d96aed272b3afe610b408edf04d1">RCC_PLL2DIVR_R2</a></div><div class="ttdeci">#define RCC_PLL2DIVR_R2</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14862">stm32h743xx.h:14862</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab772d21f8bc42ad5761a270d663be1ce"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab772d21f8bc42ad5761a270d663be1ce">CRS_ICR_SYNCWARNC</a></div><div class="ttdeci">#define CRS_ICR_SYNCWARNC</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l05706">stm32h743xx.h:5706</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab92df8385a7e296303680e6428e28fd0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab92df8385a7e296303680e6428e28fd0">RCC_D3CFGR_D3PPRE_Pos</a></div><div class="ttdeci">#define RCC_D3CFGR_D3PPRE_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14688">stm32h743xx.h:14688</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gabcac18a560fdc03476989c1a684543be"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabcac18a560fdc03476989c1a684543be">RCC_PLLCFGR_PLL3FRACEN</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLL3FRACEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14788">stm32h743xx.h:14788</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gabe30dbd38f6456990ee641648bc05d40"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabe30dbd38f6456990ee641648bc05d40">RCC_BDCR_RTCSEL</a></div><div class="ttdeci">#define RCC_BDCR_RTCSEL</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l15185">stm32h743xx.h:15185</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gabfa3d0cd97f9cfb1e8d94babadf18d42"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabfa3d0cd97f9cfb1e8d94babadf18d42">RCC_PLLCFGR_PLL3RGE</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLL3RGE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14794">stm32h743xx.h:14794</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac6965c5f2e17323730cd19e0f6aed913"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac6965c5f2e17323730cd19e0f6aed913">RCC_PLL1DIVR_Q1</a></div><div class="ttdeci">#define RCC_PLL1DIVR_Q1</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14840">stm32h743xx.h:14840</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gacccc906cb3df07252188f3f032dab36a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacccc906cb3df07252188f3f032dab36a">RCC_PLLCFGR_PLL1FRACEN</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLL1FRACEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14760">stm32h743xx.h:14760</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gace21476d647129c935f84daf84d91699"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gace21476d647129c935f84daf84d91699">CRS_CR_CEN</a></div><div class="ttdeci">#define CRS_CR_CEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l05635">stm32h743xx.h:5635</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gacf52b7b3dbf1ff8b5b1a04155cd3c413"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacf52b7b3dbf1ff8b5b1a04155cd3c413">RCC_PLL2DIVR_R2_Pos</a></div><div class="ttdeci">#define RCC_PLL2DIVR_R2_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14860">stm32h743xx.h:14860</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gacfaa0b3004143ca5b1a7fe5ed23daccf"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacfaa0b3004143ca5b1a7fe5ed23daccf">CRS_ICR_ESYNCC</a></div><div class="ttdeci">#define CRS_ICR_ESYNCC</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l05712">stm32h743xx.h:5712</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad042ad14ae22c34e1c1261f773951e12"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad042ad14ae22c34e1c1261f773951e12">RCC_PLLCFGR_PLL3FRACEN_Pos</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLL3FRACEN_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14786">stm32h743xx.h:14786</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gade95ab4a87d7ea4ba7f367a244078488"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gade95ab4a87d7ea4ba7f367a244078488">RCC_PLL3DIVR_R3_Pos</a></div><div class="ttdeci">#define RCC_PLL3DIVR_R3_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14879">stm32h743xx.h:14879</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae67dc4a9e576468b0c322902c7c47793"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae67dc4a9e576468b0c322902c7c47793">CRS_ICR_ERRC</a></div><div class="ttdeci">#define CRS_ICR_ERRC</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l05709">stm32h743xx.h:5709</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaeffe166d187ebffffc8a3d6cbee864ea"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaeffe166d187ebffffc8a3d6cbee864ea">RCC_PLL1FRACR_FRACN1</a></div><div class="ttdeci">#define RCC_PLL1FRACR_FRACN1</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14848">stm32h743xx.h:14848</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf075091ec4a9333ce9b1f9e0ae70f157"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf075091ec4a9333ce9b1f9e0ae70f157">RCC_D1CFGR_D1CPRE_Pos</a></div><div class="ttdeci">#define RCC_D1CFGR_D1CPRE_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14607">stm32h743xx.h:14607</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf0b8a9757678f28814b1a0c1baca63e2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf0b8a9757678f28814b1a0c1baca63e2">CRS_ISR_FECAP</a></div><div class="ttdeci">#define CRS_ISR_FECAP</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l05698">stm32h743xx.h:5698</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf6736391781cb19e755da71d12b1d7e4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf6736391781cb19e755da71d12b1d7e4">RCC_PLL2DIVR_P2_Pos</a></div><div class="ttdeci">#define RCC_PLL2DIVR_P2_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14854">stm32h743xx.h:14854</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf921ff3e34351696bdd78d5302c47f02"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf921ff3e34351696bdd78d5302c47f02">RCC_D1CFGR_HPRE_Pos</a></div><div class="ttdeci">#define RCC_D1CFGR_HPRE_Pos</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14550">stm32h743xx.h:14550</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gafa48432b942f1896e05a2eff91178edd"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafa48432b942f1896e05a2eff91178edd">CRS_CR_AUTOTRIMEN</a></div><div class="ttdeci">#define CRS_CR_AUTOTRIMEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l05638">stm32h743xx.h:5638</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gafa50fa2745c1e70c30667151fb5c34b8"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafa50fa2745c1e70c30667151fb5c34b8">RCC_PLL2DIVR_P2</a></div><div class="ttdeci">#define RCC_PLL2DIVR_P2</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14856">stm32h743xx.h:14856</a></div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gafd50ec4b0700ec174c89e1f9cec6fed4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafd50ec4b0700ec174c89e1f9cec6fed4">RCC_PLLCFGR_PLL2VCOSEL</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLL2VCOSEL</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l14777">stm32h743xx.h:14777</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_ga04651c526497822a859942b928e57f8e"><div class="ttname"><a href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e">PWR</a></div><div class="ttdeci">#define PWR</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l02459">stm32h743xx.h:2459</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_ga74944438a086975793d26ae48d5882d4"><div class="ttname"><a href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a></div><div class="ttdeci">#define RCC</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l02524">stm32h743xx.h:2524</a></div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_gad151b2f8dbc243ac0ce1fad0c4306328"><div class="ttname"><a href="group___peripheral__declaration.html#gad151b2f8dbc243ac0ce1fad0c4306328">CRS</a></div><div class="ttdeci">#define CRS</div><div class="ttdef"><b>Definition:</b> <a href="stm32h743xx_8h_source.html#l02447">stm32h743xx.h:2447</a></div></div>
<div class="ttc" id="agroup___r_c_c___exported___functions___group2_html_ga38d6c5c7a5d8758849912c9aa0a2156d"><div class="ttname"><a href="group___r_c_c___exported___functions___group2.html#ga38d6c5c7a5d8758849912c9aa0a2156d">HAL_RCC_GetHCLKFreq</a></div><div class="ttdeci">uint32_t HAL_RCC_GetHCLKFreq(void)</div></div>
<div class="ttc" id="agroup___r_c_c___exported___functions___group2_html_ga887cafe88b21a059061b077a1e3fa7d8"><div class="ttname"><a href="group___r_c_c___exported___functions___group2.html#ga887cafe88b21a059061b077a1e3fa7d8">HAL_RCC_GetSysClockFreq</a></div><div class="ttdeci">uint32_t HAL_RCC_GetSysClockFreq(void)</div></div>
<div class="ttc" id="agroup___r_c_c___exported___macros_html_ga03a62cae9d5aa34f2809ec31fd0c6e36"><div class="ttname"><a href="group___r_c_c___exported___macros.html#ga03a62cae9d5aa34f2809ec31fd0c6e36">__HAL_RCC_CRS_FORCE_RESET</a></div><div class="ttdeci">#define __HAL_RCC_CRS_FORCE_RESET()</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l04971">stm32h7xx_hal_rcc.h:4971</a></div></div>
<div class="ttc" id="agroup___r_c_c___exported___macros_html_ga14f32622c65f4ae239ba8cb00d510321"><div class="ttname"><a href="group___r_c_c___exported___macros.html#ga14f32622c65f4ae239ba8cb00d510321">__HAL_RCC_BACKUPRESET_RELEASE</a></div><div class="ttdeci">#define __HAL_RCC_BACKUPRESET_RELEASE()</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l07508">stm32h7xx_hal_rcc.h:7508</a></div></div>
<div class="ttc" id="agroup___r_c_c___exported___macros_html_ga17634ef4587b3247b81e73af7e0b32be"><div class="ttname"><a href="group___r_c_c___exported___macros.html#ga17634ef4587b3247b81e73af7e0b32be">__HAL_RCC_CRS_RELEASE_RESET</a></div><div class="ttdeci">#define __HAL_RCC_CRS_RELEASE_RESET()</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l05012">stm32h7xx_hal_rcc.h:5012</a></div></div>
<div class="ttc" id="agroup___r_c_c___exported___macros_html_ga2b1e5349631886f29040d7a31c002718"><div class="ttname"><a href="group___r_c_c___exported___macros.html#ga2b1e5349631886f29040d7a31c002718">__HAL_RCC_RTC_CONFIG</a></div><div class="ttdeci">#define __HAL_RCC_RTC_CONFIG(__RTCCLKSource__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l07495">stm32h7xx_hal_rcc.h:7495</a></div></div>
<div class="ttc" id="agroup___r_c_c___exported___macros_html_ga3b91ed3c583825f511ad281054186fee"><div class="ttname"><a href="group___r_c_c___exported___macros.html#ga3b91ed3c583825f511ad281054186fee">__HAL_RCC_PLLCLKOUT_ENABLE</a></div><div class="ttdeci">#define __HAL_RCC_PLLCLKOUT_ENABLE(__RCC_PLL1ClockOut__)</div><div class="ttdoc">Enables or disables each clock output (PLL_P_CLK, PLL_Q_CLK, PLL_R_CLK)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l07537">stm32h7xx_hal_rcc.h:7537</a></div></div>
<div class="ttc" id="agroup___r_c_c___exported___macros_html_ga3bf7da608ff985873ca8e248fb1dc4f0"><div class="ttname"><a href="group___r_c_c___exported___macros.html#ga3bf7da608ff985873ca8e248fb1dc4f0">__HAL_RCC_BACKUPRESET_FORCE</a></div><div class="ttdeci">#define __HAL_RCC_BACKUPRESET_FORCE()</div><div class="ttdoc">Macros to force or release the Backup domain reset.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l07507">stm32h7xx_hal_rcc.h:7507</a></div></div>
<div class="ttc" id="agroup___r_c_c___exported___macros_html_ga3ea1390f8124e2b3b8d53e95541d6e53"><div class="ttname"><a href="group___r_c_c___exported___macros.html#ga3ea1390f8124e2b3b8d53e95541d6e53">__HAL_RCC_GET_PLL_OSCSOURCE</a></div><div class="ttdeci">#define __HAL_RCC_GET_PLL_OSCSOURCE()</div><div class="ttdoc">Macro to get the oscillator used as PLL clock source.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l07689">stm32h7xx_hal_rcc.h:7689</a></div></div>
<div class="ttc" id="agroup___r_c_c___exported___macros_html_ga8850afc9537ef7183af070aa77e26481"><div class="ttname"><a href="group___r_c_c___exported___macros.html#ga8850afc9537ef7183af070aa77e26481">__HAL_RCC_GET_HSI_DIVIDER</a></div><div class="ttdeci">#define __HAL_RCC_GET_HSI_DIVIDER()</div><div class="ttdoc">Macro to get the HSI divider.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l07145">stm32h7xx_hal_rcc.h:7145</a></div></div>
<div class="ttc" id="agroup___r_c_c___exported___macros_html_gad40d00ff1c984ebd011ea9f6e7f93c44"><div class="ttname"><a href="group___r_c_c___exported___macros.html#gad40d00ff1c984ebd011ea9f6e7f93c44">__HAL_RCC_GET_RTC_SOURCE</a></div><div class="ttdeci">#define __HAL_RCC_GET_RTC_SOURCE()</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l07499">stm32h7xx_hal_rcc.h:7499</a></div></div>
<div class="ttc" id="agroup___r_c_c___exported___macros_html_gada37410b216acbb9cd062f17c585517b"><div class="ttname"><a href="group___r_c_c___exported___macros.html#gada37410b216acbb9cd062f17c585517b">__HAL_RCC_WAKEUPSTOP_CLK_CONFIG</a></div><div class="ttdeci">#define __HAL_RCC_WAKEUPSTOP_CLK_CONFIG(__RCC_STOPWUCLK__)</div><div class="ttdoc">Macro to configure the wake up from stop clock.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l07769">stm32h7xx_hal_rcc.h:7769</a></div></div>
<div class="ttc" id="agroup___r_c_c___exported___macros_html_gae392379f2184e3e299cfe4f31d603ca3"><div class="ttname"><a href="group___r_c_c___exported___macros.html#gae392379f2184e3e299cfe4f31d603ca3">__HAL_RCC_KERWAKEUPSTOP_CLK_CONFIG</a></div><div class="ttdeci">#define __HAL_RCC_KERWAKEUPSTOP_CLK_CONFIG(__RCC_STOPKERWUCLK__)</div><div class="ttdoc">Macro to configure the Kernel wake up from stop clock.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l07780">stm32h7xx_hal_rcc.h:7780</a></div></div>
<div class="ttc" id="agroup___r_c_c___flag_html_ga006798ddfe13f33bc0192f169eaf1bd3"><div class="ttname"><a href="group___r_c_c___flag.html#ga006798ddfe13f33bc0192f169eaf1bd3">RCC_FLAG_PLL3RDY</a></div><div class="ttdeci">#define RCC_FLAG_PLL3RDY</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00670">stm32h7xx_hal_rcc.h:670</a></div></div>
<div class="ttc" id="agroup___r_c_c___flag_html_ga1a766526379aac32d5c74d4a0f1d4dbd"><div class="ttname"><a href="group___r_c_c___flag.html#ga1a766526379aac32d5c74d4a0f1d4dbd">RCC_FLAG_PLL2RDY</a></div><div class="ttdeci">#define RCC_FLAG_PLL2RDY</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00669">stm32h7xx_hal_rcc.h:669</a></div></div>
<div class="ttc" id="agroup___r_c_c___flag_html_ga6e292483906a4b87c6edefa8c53366ea"><div class="ttname"><a href="group___r_c_c___flag.html#ga6e292483906a4b87c6edefa8c53366ea">RCC_FLAG_HSIDIV</a></div><div class="ttdeci">#define RCC_FLAG_HSIDIV</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00652">stm32h7xx_hal_rcc.h:652</a></div></div>
<div class="ttc" id="agroup___r_c_c___flag_html_gac9fb963db446c16e46a18908f7fe1927"><div class="ttname"><a href="group___r_c_c___flag.html#gac9fb963db446c16e46a18908f7fe1927">RCC_FLAG_LSERDY</a></div><div class="ttdeci">#define RCC_FLAG_LSERDY</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00672">stm32h7xx_hal_rcc.h:672</a></div></div>
<div class="ttc" id="agroup___r_c_c___flags___interrupts___management_html_ga134af980b892f362c05ae21922cd828d"><div class="ttname"><a href="group___r_c_c___flags___interrupts___management.html#ga134af980b892f362c05ae21922cd828d">__HAL_RCC_GET_IT</a></div><div class="ttdeci">#define __HAL_RCC_GET_IT(__INTERRUPT__)</div><div class="ttdoc">Check the RCC's interrupt has occurred or not.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l07852">stm32h7xx_hal_rcc.h:7852</a></div></div>
<div class="ttc" id="agroup___r_c_c___flags___interrupts___management_html_ga180fb20a37b31a6e4f7e59213a6c0405"><div class="ttname"><a href="group___r_c_c___flags___interrupts___management.html#ga180fb20a37b31a6e4f7e59213a6c0405">__HAL_RCC_ENABLE_IT</a></div><div class="ttdeci">#define __HAL_RCC_ENABLE_IT(__INTERRUPT__)</div><div class="ttdoc">Enable RCC interrupt.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l07801">stm32h7xx_hal_rcc.h:7801</a></div></div>
<div class="ttc" id="agroup___r_c_c___flags___interrupts___management_html_ga9d8ab157f58045b8daf8136bee54f139"><div class="ttname"><a href="group___r_c_c___flags___interrupts___management.html#ga9d8ab157f58045b8daf8136bee54f139">__HAL_RCC_CLEAR_IT</a></div><div class="ttdeci">#define __HAL_RCC_CLEAR_IT(__INTERRUPT__)</div><div class="ttdoc">Clear the RCC's interrupt pending bits.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l07834">stm32h7xx_hal_rcc.h:7834</a></div></div>
<div class="ttc" id="agroup___r_c_c___flags___interrupts___management_html_gae2d7d461630562bf2a2ddb31b1f96449"><div class="ttname"><a href="group___r_c_c___flags___interrupts___management.html#gae2d7d461630562bf2a2ddb31b1f96449">__HAL_RCC_GET_FLAG</a></div><div class="ttdeci">#define __HAL_RCC_GET_FLAG(__FLAG__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l07945">stm32h7xx_hal_rcc.h:7945</a></div></div>
<div class="ttc" id="agroup___r_c_c___flags___interrupts___management_html_gafc4df8cd4df0a529d11f18bf1f7e9f50"><div class="ttname"><a href="group___r_c_c___flags___interrupts___management.html#gafc4df8cd4df0a529d11f18bf1f7e9f50">__HAL_RCC_DISABLE_IT</a></div><div class="ttdeci">#define __HAL_RCC_DISABLE_IT(__INTERRUPT__)</div><div class="ttdoc">Disable RCC interrupt.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l07817">stm32h7xx_hal_rcc.h:7817</a></div></div>
<div class="ttc" id="agroup___r_c_c___i_s___r_c_c___definitions_html_ga5206be7b66589b81309ee462699c6b11"><div class="ttname"><a href="group___r_c_c___i_s___r_c_c___definitions.html#ga5206be7b66589b81309ee462699c6b11">IS_RCC_PLLFRACN_VALUE</a></div><div class="ttdeci">#define IS_RCC_PLLFRACN_VALUE(VALUE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l08084">stm32h7xx_hal_rcc.h:8084</a></div></div>
<div class="ttc" id="agroup___r_c_c___i_s___r_c_c___definitions_html_ga861e69393015a4ea785b7ddd5c6e3f0c"><div class="ttname"><a href="group___r_c_c___i_s___r_c_c___definitions.html#ga861e69393015a4ea785b7ddd5c6e3f0c">IS_RCC_STOP_WAKEUPCLOCK</a></div><div class="ttdeci">#define IS_RCC_STOP_WAKEUPCLOCK(SOURCE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l08242">stm32h7xx_hal_rcc.h:8242</a></div></div>
<div class="ttc" id="agroup___r_c_c___i_s___r_c_c___definitions_html_gad0dc34f195b3b9fdbf30843e3ddceee4"><div class="ttname"><a href="group___r_c_c___i_s___r_c_c___definitions.html#gad0dc34f195b3b9fdbf30843e3ddceee4">IS_RCC_STOP_KERWAKEUPCLOCK</a></div><div class="ttdeci">#define IS_RCC_STOP_KERWAKEUPCLOCK(SOURCE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l08245">stm32h7xx_hal_rcc.h:8245</a></div></div>
<div class="ttc" id="agroup___r_c_c___i_s___r_c_c___definitions_html_gad15919da708f31ad296809804307df1d"><div class="ttname"><a href="group___r_c_c___i_s___r_c_c___definitions.html#gad15919da708f31ad296809804307df1d">IS_RCC_RTCCLKSOURCE</a></div><div class="ttdeci">#define IS_RCC_RTCCLKSOURCE(SOURCE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l08140">stm32h7xx_hal_rcc.h:8140</a></div></div>
<div class="ttc" id="agroup___r_c_c___interrupt_html_gaf3f259914cb56820b1649c9d4413736c"><div class="ttname"><a href="group___r_c_c___interrupt.html#gaf3f259914cb56820b1649c9d4413736c">RCC_IT_LSECSS</a></div><div class="ttdeci">#define RCC_IT_LSECSS</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00634">stm32h7xx_hal_rcc.h:634</a></div></div>
<div class="ttc" id="agroup___r_c_c___p_l_l2___clock___output_html_ga06627c6c5a9c03fafd82d1bbb8916dd8"><div class="ttname"><a href="group___r_c_c___p_l_l2___clock___output.html#ga06627c6c5a9c03fafd82d1bbb8916dd8">RCC_PLL2_DIVQ</a></div><div class="ttdeci">#define RCC_PLL2_DIVQ</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00467">stm32h7xx_hal_rcc_ex.h:467</a></div></div>
<div class="ttc" id="agroup___r_c_c___p_l_l2___clock___output_html_ga23a9f811301522d6b81ad0b1cc249d1e"><div class="ttname"><a href="group___r_c_c___p_l_l2___clock___output.html#ga23a9f811301522d6b81ad0b1cc249d1e">RCC_PLL2_DIVR</a></div><div class="ttdeci">#define RCC_PLL2_DIVR</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00468">stm32h7xx_hal_rcc_ex.h:468</a></div></div>
<div class="ttc" id="agroup___r_c_c___p_l_l2___clock___output_html_gad1a8a81a015f275a253b4d399c0016b9"><div class="ttname"><a href="group___r_c_c___p_l_l2___clock___output.html#gad1a8a81a015f275a253b4d399c0016b9">RCC_PLL2_DIVP</a></div><div class="ttdeci">#define RCC_PLL2_DIVP</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00466">stm32h7xx_hal_rcc_ex.h:466</a></div></div>
<div class="ttc" id="agroup___r_c_c___p_l_l3___clock___output_html_ga58150c9e8b0085fb5a0e53248b0c7262"><div class="ttname"><a href="group___r_c_c___p_l_l3___clock___output.html#ga58150c9e8b0085fb5a0e53248b0c7262">RCC_PLL3_DIVQ</a></div><div class="ttdeci">#define RCC_PLL3_DIVQ</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00478">stm32h7xx_hal_rcc_ex.h:478</a></div></div>
<div class="ttc" id="agroup___r_c_c___p_l_l3___clock___output_html_ga664df2bf7bbe2f75e073e27c6c8fb40c"><div class="ttname"><a href="group___r_c_c___p_l_l3___clock___output.html#ga664df2bf7bbe2f75e073e27c6c8fb40c">RCC_PLL3_DIVP</a></div><div class="ttdeci">#define RCC_PLL3_DIVP</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00477">stm32h7xx_hal_rcc_ex.h:477</a></div></div>
<div class="ttc" id="agroup___r_c_c___p_l_l3___clock___output_html_gacbb8dc9089f9de817a2acc3a18208203"><div class="ttname"><a href="group___r_c_c___p_l_l3___clock___output.html#gacbb8dc9089f9de817a2acc3a18208203">RCC_PLL3_DIVR</a></div><div class="ttdeci">#define RCC_PLL3_DIVR</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00479">stm32h7xx_hal_rcc_ex.h:479</a></div></div>
<div class="ttc" id="agroup___r_c_c___p_l_l___clock___output_html_ga17b76fed00a13293497b825af7863d99"><div class="ttname"><a href="group___r_c_c___p_l_l___clock___output.html#ga17b76fed00a13293497b825af7863d99">RCC_PLL1_DIVQ</a></div><div class="ttdeci">#define RCC_PLL1_DIVQ</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00277">stm32h7xx_hal_rcc.h:277</a></div></div>
<div class="ttc" id="agroup___r_c_c___p_l_l___clock___source_html_ga0e07703f1ccb3d60f8a47a2dc631c218"><div class="ttname"><a href="group___r_c_c___p_l_l___clock___source.html#ga0e07703f1ccb3d60f8a47a2dc631c218">RCC_PLLSOURCE_HSI</a></div><div class="ttdeci">#define RCC_PLLSOURCE_HSI</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00265">stm32h7xx_hal_rcc.h:265</a></div></div>
<div class="ttc" id="agroup___r_c_c___p_l_l___clock___source_html_ga197cea7fe5c2db26fe7fcdb0f99dd4d7"><div class="ttname"><a href="group___r_c_c___p_l_l___clock___source.html#ga197cea7fe5c2db26fe7fcdb0f99dd4d7">RCC_PLLSOURCE_HSE</a></div><div class="ttdeci">#define RCC_PLLSOURCE_HSE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00267">stm32h7xx_hal_rcc.h:267</a></div></div>
<div class="ttc" id="agroup___r_c_c___p_l_l___clock___source_html_ga2a440b01eaeb8f3a6282598fc748ef1f"><div class="ttname"><a href="group___r_c_c___p_l_l___clock___source.html#ga2a440b01eaeb8f3a6282598fc748ef1f">RCC_PLLSOURCE_NONE</a></div><div class="ttdeci">#define RCC_PLLSOURCE_NONE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00268">stm32h7xx_hal_rcc.h:268</a></div></div>
<div class="ttc" id="agroup___r_c_c___p_l_l___clock___source_html_gaa89dc859b01ab8b7d925976e684c9057"><div class="ttname"><a href="group___r_c_c___p_l_l___clock___source.html#gaa89dc859b01ab8b7d925976e684c9057">RCC_PLLSOURCE_CSI</a></div><div class="ttdeci">#define RCC_PLLSOURCE_CSI</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00266">stm32h7xx_hal_rcc.h:266</a></div></div>
<div class="ttc" id="agroup___r_c_c___private___constants_html_gae578b5efd6bd38193ab426ce65cb77b1"><div class="ttname"><a href="group___r_c_c___private___constants.html#gae578b5efd6bd38193ab426ce65cb77b1">RCC_DBP_TIMEOUT_VALUE</a></div><div class="ttdeci">#define RCC_DBP_TIMEOUT_VALUE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l08019">stm32h7xx_hal_rcc.h:8019</a></div></div>
<div class="ttc" id="agroup___r_c_c___private___constants_html_gafe8ed1c0ca0e1c17ea69e09391498cc7"><div class="ttname"><a href="group___r_c_c___private___constants.html#gafe8ed1c0ca0e1c17ea69e09391498cc7">RCC_LSE_TIMEOUT_VALUE</a></div><div class="ttdeci">#define RCC_LSE_TIMEOUT_VALUE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l08020">stm32h7xx_hal_rcc.h:8020</a></div></div>
<div class="ttc" id="agroup___r_c_c___r_t_c___clock___source_html_ga5dca8d63f250a20bd6bc005670d0c150"><div class="ttname"><a href="group___r_c_c___r_t_c___clock___source.html#ga5dca8d63f250a20bd6bc005670d0c150">RCC_RTCCLKSOURCE_LSE</a></div><div class="ttdeci">#define RCC_RTCCLKSOURCE_LSE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc_8h_source.html#l00490">stm32h7xx_hal_rcc.h:490</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___a_d_c___clock___source_html_ga1ba73db5320d6e04b2cc4e3e9bfa6553"><div class="ttname"><a href="group___r_c_c_ex___a_d_c___clock___source.html#ga1ba73db5320d6e04b2cc4e3e9bfa6553">RCC_ADCCLKSOURCE_CLKP</a></div><div class="ttdeci">#define RCC_ADCCLKSOURCE_CLKP</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01476">stm32h7xx_hal_rcc_ex.h:1476</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___a_d_c___clock___source_html_gaac8951308d2abaed9daa4f596d092dd5"><div class="ttname"><a href="group___r_c_c_ex___a_d_c___clock___source.html#gaac8951308d2abaed9daa4f596d092dd5">RCC_ADCCLKSOURCE_PLL2</a></div><div class="ttdeci">#define RCC_ADCCLKSOURCE_PLL2</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01474">stm32h7xx_hal_rcc_ex.h:1474</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___a_d_c___clock___source_html_gad05173624318bceb82c54ccc3698dbf8"><div class="ttname"><a href="group___r_c_c_ex___a_d_c___clock___source.html#gad05173624318bceb82c54ccc3698dbf8">RCC_ADCCLKSOURCE_PLL3</a></div><div class="ttdeci">#define RCC_ADCCLKSOURCE_PLL3</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01475">stm32h7xx_hal_rcc_ex.h:1475</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___c_l_k_p___clock___source_html_ga7010519d2a24e177d73354af81eff627"><div class="ttname"><a href="group___r_c_c_ex___c_l_k_p___clock___source.html#ga7010519d2a24e177d73354af81eff627">RCC_CLKPSOURCE_CSI</a></div><div class="ttdeci">#define RCC_CLKPSOURCE_CSI</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01571">stm32h7xx_hal_rcc_ex.h:1571</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___c_l_k_p___clock___source_html_ga931812906ad59e0f5ff675063888c2a3"><div class="ttname"><a href="group___r_c_c_ex___c_l_k_p___clock___source.html#ga931812906ad59e0f5ff675063888c2a3">RCC_CLKPSOURCE_HSI</a></div><div class="ttdeci">#define RCC_CLKPSOURCE_HSI</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01570">stm32h7xx_hal_rcc_ex.h:1570</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___c_l_k_p___clock___source_html_gace3d6bfba43dc6ccd64a1ea3e66a7f1a"><div class="ttname"><a href="group___r_c_c_ex___c_l_k_p___clock___source.html#gace3d6bfba43dc6ccd64a1ea3e66a7f1a">RCC_CLKPSOURCE_HSE</a></div><div class="ttdeci">#define RCC_CLKPSOURCE_HSE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01572">stm32h7xx_hal_rcc_ex.h:1572</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___c_r_s___flags_html_ga10697d7c12b710c52c26db522c11986b"><div class="ttname"><a href="group___r_c_c_ex___c_r_s___flags.html#ga10697d7c12b710c52c26db522c11986b">RCC_CRS_FLAG_ESYNC</a></div><div class="ttdeci">#define RCC_CRS_FLAG_ESYNC</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01741">stm32h7xx_hal_rcc_ex.h:1741</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___c_r_s___flags_html_ga244c3ca47b8099a79212ab10d8e823c9"><div class="ttname"><a href="group___r_c_c_ex___c_r_s___flags.html#ga244c3ca47b8099a79212ab10d8e823c9">RCC_CRS_FLAG_SYNCWARN</a></div><div class="ttdeci">#define RCC_CRS_FLAG_SYNCWARN</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01739">stm32h7xx_hal_rcc_ex.h:1739</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___c_r_s___flags_html_ga27e1ae14c7854ca42faf5379bea5ac39"><div class="ttname"><a href="group___r_c_c_ex___c_r_s___flags.html#ga27e1ae14c7854ca42faf5379bea5ac39">RCC_CRS_FLAG_SYNCOK</a></div><div class="ttdeci">#define RCC_CRS_FLAG_SYNCOK</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01738">stm32h7xx_hal_rcc_ex.h:1738</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___c_r_s___flags_html_ga4c4c324494f9c6469e53d225242c73d4"><div class="ttname"><a href="group___r_c_c_ex___c_r_s___flags.html#ga4c4c324494f9c6469e53d225242c73d4">RCC_CRS_FLAG_TRIMOVF</a></div><div class="ttdeci">#define RCC_CRS_FLAG_TRIMOVF</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01744">stm32h7xx_hal_rcc_ex.h:1744</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___c_r_s___flags_html_ga78549e9f343ad843d6e5d45b4e08433c"><div class="ttname"><a href="group___r_c_c_ex___c_r_s___flags.html#ga78549e9f343ad843d6e5d45b4e08433c">RCC_CRS_FLAG_SYNCMISS</a></div><div class="ttdeci">#define RCC_CRS_FLAG_SYNCMISS</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01743">stm32h7xx_hal_rcc_ex.h:1743</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___c_r_s___flags_html_ga92be7705ece62c427a262355305527fa"><div class="ttname"><a href="group___r_c_c_ex___c_r_s___flags.html#ga92be7705ece62c427a262355305527fa">RCC_CRS_FLAG_ERR</a></div><div class="ttdeci">#define RCC_CRS_FLAG_ERR</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01740">stm32h7xx_hal_rcc_ex.h:1740</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___c_r_s___flags_html_gad49f59e34225920835b69a34f1b4c02b"><div class="ttname"><a href="group___r_c_c_ex___c_r_s___flags.html#gad49f59e34225920835b69a34f1b4c02b">RCC_CRS_FLAG_SYNCERR</a></div><div class="ttdeci">#define RCC_CRS_FLAG_SYNCERR</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01742">stm32h7xx_hal_rcc_ex.h:1742</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___c_r_s___interrupt___sources_html_ga01a198f277ff33e6fd5a9c2a6ad908b9"><div class="ttname"><a href="group___r_c_c_ex___c_r_s___interrupt___sources.html#ga01a198f277ff33e6fd5a9c2a6ad908b9">RCC_CRS_IT_ERR</a></div><div class="ttdeci">#define RCC_CRS_IT_ERR</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01725">stm32h7xx_hal_rcc_ex.h:1725</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___c_r_s___interrupt___sources_html_ga772a7eb77eaea0622fb3e3b20275a37f"><div class="ttname"><a href="group___r_c_c_ex___c_r_s___interrupt___sources.html#ga772a7eb77eaea0622fb3e3b20275a37f">RCC_CRS_IT_SYNCOK</a></div><div class="ttdeci">#define RCC_CRS_IT_SYNCOK</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01723">stm32h7xx_hal_rcc_ex.h:1723</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___c_r_s___interrupt___sources_html_ga8b9e2cbfa3fd8d7c18f81685c24a394f"><div class="ttname"><a href="group___r_c_c_ex___c_r_s___interrupt___sources.html#ga8b9e2cbfa3fd8d7c18f81685c24a394f">RCC_CRS_IT_SYNCWARN</a></div><div class="ttdeci">#define RCC_CRS_IT_SYNCWARN</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01724">stm32h7xx_hal_rcc_ex.h:1724</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___c_r_s___interrupt___sources_html_gadf2de3907d21dfaea6b2444d66adfe13"><div class="ttname"><a href="group___r_c_c_ex___c_r_s___interrupt___sources.html#gadf2de3907d21dfaea6b2444d66adfe13">RCC_CRS_IT_ESYNC</a></div><div class="ttdeci">#define RCC_CRS_IT_ESYNC</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01726">stm32h7xx_hal_rcc_ex.h:1726</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___c_r_s___status_html_ga1efe7a0a04d56b56f3f5231b8f554258"><div class="ttname"><a href="group___r_c_c_ex___c_r_s___status.html#ga1efe7a0a04d56b56f3f5231b8f554258">RCC_CRS_SYNCWARN</a></div><div class="ttdeci">#define RCC_CRS_SYNCWARN</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01639">stm32h7xx_hal_rcc_ex.h:1639</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___c_r_s___status_html_ga2768c937149c68dc19d03adcef1afb99"><div class="ttname"><a href="group___r_c_c_ex___c_r_s___status.html#ga2768c937149c68dc19d03adcef1afb99">RCC_CRS_SYNCERR</a></div><div class="ttdeci">#define RCC_CRS_SYNCERR</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01640">stm32h7xx_hal_rcc_ex.h:1640</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___c_r_s___status_html_ga2ccbdb370beb2773f46e0b06c9ab648d"><div class="ttname"><a href="group___r_c_c_ex___c_r_s___status.html#ga2ccbdb370beb2773f46e0b06c9ab648d">RCC_CRS_NONE</a></div><div class="ttdeci">#define RCC_CRS_NONE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01636">stm32h7xx_hal_rcc_ex.h:1636</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___c_r_s___status_html_ga3b8442b9afa0823a03695ad813c3277c"><div class="ttname"><a href="group___r_c_c_ex___c_r_s___status.html#ga3b8442b9afa0823a03695ad813c3277c">RCC_CRS_TRIMOVF</a></div><div class="ttdeci">#define RCC_CRS_TRIMOVF</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01642">stm32h7xx_hal_rcc_ex.h:1642</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___c_r_s___status_html_ga504077e15ea9710a0ae89b4fe45492e6"><div class="ttname"><a href="group___r_c_c_ex___c_r_s___status.html#ga504077e15ea9710a0ae89b4fe45492e6">RCC_CRS_SYNCOK</a></div><div class="ttdeci">#define RCC_CRS_SYNCOK</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01638">stm32h7xx_hal_rcc_ex.h:1638</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___c_r_s___status_html_ga75d32f733245dcf68f24b0f5eea7d0fc"><div class="ttname"><a href="group___r_c_c_ex___c_r_s___status.html#ga75d32f733245dcf68f24b0f5eea7d0fc">RCC_CRS_TIMEOUT</a></div><div class="ttdeci">#define RCC_CRS_TIMEOUT</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01637">stm32h7xx_hal_rcc_ex.h:1637</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___c_r_s___status_html_ga76117c3ea462c88bf6cd3a0ff37a8c31"><div class="ttname"><a href="group___r_c_c_ex___c_r_s___status.html#ga76117c3ea462c88bf6cd3a0ff37a8c31">RCC_CRS_SYNCMISS</a></div><div class="ttdeci">#define RCC_CRS_SYNCMISS</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01641">stm32h7xx_hal_rcc_ex.h:1641</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___c_r_s___synchro_source_html_ga427f17635c19200b4aeadb4b5a8040ab"><div class="ttname"><a href="group___r_c_c_ex___c_r_s___synchro_source.html#ga427f17635c19200b4aeadb4b5a8040ab">RCC_CRS_SYNC_SOURCE_USB2</a></div><div class="ttdeci">#define RCC_CRS_SYNC_SOURCE_USB2</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01653">stm32h7xx_hal_rcc_ex.h:1653</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___c_r_s___synchro_source_html_ga92286a7b70051d3ad899b3b4cf7c9840"><div class="ttname"><a href="group___r_c_c_ex___c_r_s___synchro_source.html#ga92286a7b70051d3ad899b3b4cf7c9840">RCC_CRS_SYNC_SOURCE_PIN</a></div><div class="ttdeci">#define RCC_CRS_SYNC_SOURCE_PIN</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01650">stm32h7xx_hal_rcc_ex.h:1650</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___functions___group1_html_ga0c0f61a1e2f47cc81bc43d83ba3e0d95"><div class="ttname"><a href="group___r_c_c_ex___exported___functions___group1.html#ga0c0f61a1e2f47cc81bc43d83ba3e0d95">HAL_RCCEx_PeriphCLKConfig</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef *PeriphClkInit)</div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___functions___group1_html_ga14acaeb88163a6bb0839470b753ba1bd"><div class="ttname"><a href="group___r_c_c_ex___exported___functions___group1.html#ga14acaeb88163a6bb0839470b753ba1bd">HAL_RCCEx_GetPeriphCLKFreq</a></div><div class="ttdeci">uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)</div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___functions___group1_html_ga2d01123c5ecc1b82fcc44b231650c287"><div class="ttname"><a href="group___r_c_c_ex___exported___functions___group1.html#ga2d01123c5ecc1b82fcc44b231650c287">HAL_RCCEx_GetD3PCLK1Freq</a></div><div class="ttdeci">uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)</div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___functions___group1_html_ga754fc5136c63ad52b7c459aafc8a3927"><div class="ttname"><a href="group___r_c_c_ex___exported___functions___group1.html#ga754fc5136c63ad52b7c459aafc8a3927">HAL_RCCEx_GetPeriphCLKConfig</a></div><div class="ttdeci">void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef *PeriphClkInit)</div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___functions___group1_html_ga8f57272fd5ec28bfff6cd591e69fafa8"><div class="ttname"><a href="group___r_c_c_ex___exported___functions___group1.html#ga8f57272fd5ec28bfff6cd591e69fafa8">HAL_RCCEx_GetD1PCLK1Freq</a></div><div class="ttdeci">uint32_t HAL_RCCEx_GetD1PCLK1Freq(void)</div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___functions___group1_html_ga95d5e7fe6070aa6e9b94d8d6b6aa0f19"><div class="ttname"><a href="group___r_c_c_ex___exported___functions___group1.html#ga95d5e7fe6070aa6e9b94d8d6b6aa0f19">HAL_RCCEx_GetPLL3ClockFreq</a></div><div class="ttdeci">void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)</div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___functions___group1_html_gab337c3e7337cd51213340dc99aed1307"><div class="ttname"><a href="group___r_c_c_ex___exported___functions___group1.html#gab337c3e7337cd51213340dc99aed1307">HAL_RCCEx_GetPLL1ClockFreq</a></div><div class="ttdeci">void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)</div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___functions___group1_html_gaf9d7b3f29992e92239629830c35492f1"><div class="ttname"><a href="group___r_c_c_ex___exported___functions___group1.html#gaf9d7b3f29992e92239629830c35492f1">HAL_RCCEx_GetD1SysClockFreq</a></div><div class="ttdeci">uint32_t HAL_RCCEx_GetD1SysClockFreq(void)</div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___functions___group1_html_gafef61fa6c64f47497900d47b258c609a"><div class="ttname"><a href="group___r_c_c_ex___exported___functions___group1.html#gafef61fa6c64f47497900d47b258c609a">HAL_RCCEx_GetPLL2ClockFreq</a></div><div class="ttdeci">void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)</div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___functions___group2_html_ga0f34a5e49a0da8ce17f1ee14f4c38b99"><div class="ttname"><a href="group___r_c_c_ex___exported___functions___group2.html#ga0f34a5e49a0da8ce17f1ee14f4c38b99">HAL_RCCEx_KerWakeUpStopCLKConfig</a></div><div class="ttdeci">void HAL_RCCEx_KerWakeUpStopCLKConfig(uint32_t WakeUpClk)</div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___functions___group2_html_ga6a0c850cc08b2788116cf0c2bf993778"><div class="ttname"><a href="group___r_c_c_ex___exported___functions___group2.html#ga6a0c850cc08b2788116cf0c2bf993778">HAL_RCCEx_LSECSS_Callback</a></div><div class="ttdeci">void HAL_RCCEx_LSECSS_Callback(void)</div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___functions___group2_html_ga7d237da5647613e86a997794b864f0fa"><div class="ttname"><a href="group___r_c_c_ex___exported___functions___group2.html#ga7d237da5647613e86a997794b864f0fa">HAL_RCCEx_EnableLSECSS</a></div><div class="ttdeci">void HAL_RCCEx_EnableLSECSS(void)</div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___functions___group2_html_ga88a422344cd65e2eda4107252c1fc749"><div class="ttname"><a href="group___r_c_c_ex___exported___functions___group2.html#ga88a422344cd65e2eda4107252c1fc749">HAL_RCCEx_LSECSS_IRQHandler</a></div><div class="ttdeci">void HAL_RCCEx_LSECSS_IRQHandler(void)</div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___functions___group2_html_ga8ddfc54f96412cceafa11f4a6389e261"><div class="ttname"><a href="group___r_c_c_ex___exported___functions___group2.html#ga8ddfc54f96412cceafa11f4a6389e261">HAL_RCCEx_EnableLSECSS_IT</a></div><div class="ttdeci">void HAL_RCCEx_EnableLSECSS_IT(void)</div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___functions___group2_html_gab5a363cbbf01f48cc19db511919c5a1a"><div class="ttname"><a href="group___r_c_c_ex___exported___functions___group2.html#gab5a363cbbf01f48cc19db511919c5a1a">HAL_RCCEx_WakeUpStopCLKConfig</a></div><div class="ttdeci">void HAL_RCCEx_WakeUpStopCLKConfig(uint32_t WakeUpClk)</div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___functions___group2_html_gae5959cd3a8acfbed2c967f7b2336151c"><div class="ttname"><a href="group___r_c_c_ex___exported___functions___group2.html#gae5959cd3a8acfbed2c967f7b2336151c">HAL_RCCEx_DisableLSECSS</a></div><div class="ttdeci">void HAL_RCCEx_DisableLSECSS(void)</div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___functions___group3_html_ga28bef4e082590e1da595636a618b2987"><div class="ttname"><a href="group___r_c_c_ex___exported___functions___group3.html#ga28bef4e082590e1da595636a618b2987">HAL_RCCEx_CRS_SyncWarnCallback</a></div><div class="ttdeci">void HAL_RCCEx_CRS_SyncWarnCallback(void)</div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___functions___group3_html_ga3710de647aea4827fdbf7905b5ce2924"><div class="ttname"><a href="group___r_c_c_ex___exported___functions___group3.html#ga3710de647aea4827fdbf7905b5ce2924">HAL_RCCEx_CRS_IRQHandler</a></div><div class="ttdeci">void HAL_RCCEx_CRS_IRQHandler(void)</div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___functions___group3_html_ga5d79ff3aaa03c7c75492da2d1f4dda98"><div class="ttname"><a href="group___r_c_c_ex___exported___functions___group3.html#ga5d79ff3aaa03c7c75492da2d1f4dda98">HAL_RCCEx_CRS_ExpectedSyncCallback</a></div><div class="ttdeci">void HAL_RCCEx_CRS_ExpectedSyncCallback(void)</div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___functions___group3_html_ga5f6495c4f5eb276c52e54a84623f0f88"><div class="ttname"><a href="group___r_c_c_ex___exported___functions___group3.html#ga5f6495c4f5eb276c52e54a84623f0f88">HAL_RCCEx_CRS_ErrorCallback</a></div><div class="ttdeci">void HAL_RCCEx_CRS_ErrorCallback(uint32_t Error)</div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___functions___group3_html_ga623701a0cb366305413543c2c89bef29"><div class="ttname"><a href="group___r_c_c_ex___exported___functions___group3.html#ga623701a0cb366305413543c2c89bef29">HAL_RCCEx_CRSWaitSynchronization</a></div><div class="ttdeci">uint32_t HAL_RCCEx_CRSWaitSynchronization(uint32_t Timeout)</div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___functions___group3_html_ga86396ba393ce7d6f281e05f48cd3ec2b"><div class="ttname"><a href="group___r_c_c_ex___exported___functions___group3.html#ga86396ba393ce7d6f281e05f48cd3ec2b">HAL_RCCEx_CRSSoftwareSynchronizationGenerate</a></div><div class="ttdeci">void HAL_RCCEx_CRSSoftwareSynchronizationGenerate(void)</div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___functions___group3_html_gac754e839322ace8f02877dc1319b34a3"><div class="ttname"><a href="group___r_c_c_ex___exported___functions___group3.html#gac754e839322ace8f02877dc1319b34a3">HAL_RCCEx_CRSGetSynchronizationInfo</a></div><div class="ttdeci">void HAL_RCCEx_CRSGetSynchronizationInfo(RCC_CRSSynchroInfoTypeDef *pSynchroInfo)</div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___functions___group3_html_gaddbb57481193443f55447c286a020bab"><div class="ttname"><a href="group___r_c_c_ex___exported___functions___group3.html#gaddbb57481193443f55447c286a020bab">HAL_RCCEx_CRS_SyncOkCallback</a></div><div class="ttdeci">void HAL_RCCEx_CRS_SyncOkCallback(void)</div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___functions___group3_html_gaf167fbc1ac3357b0d0832d9a6adef16a"><div class="ttname"><a href="group___r_c_c_ex___exported___functions___group3.html#gaf167fbc1ac3357b0d0832d9a6adef16a">HAL_RCCEx_CRSConfig</a></div><div class="ttdeci">void HAL_RCCEx_CRSConfig(RCC_CRSInitTypeDef *pInit)</div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_ga03642b548896f327c3efc876aff4b349"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#ga03642b548896f327c3efc876aff4b349">__HAL_RCC_ADC_CONFIG</a></div><div class="ttdeci">#define __HAL_RCC_ADC_CONFIG(__ADCCLKSource__)</div><div class="ttdoc">Macro to configure the ADC clock.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l03116">stm32h7xx_hal_rcc_ex.h:3116</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_ga0c98df7eb7d710df2bf05427a4a10bc7"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#ga0c98df7eb7d710df2bf05427a4a10bc7">__HAL_RCC_SAI1_CONFIG</a></div><div class="ttdeci">#define __HAL_RCC_SAI1_CONFIG(__RCC_SAI1CLKSource__)</div><div class="ttdoc">Macro to Configure the SAI1 clock source.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l02020">stm32h7xx_hal_rcc_ex.h:2020</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_ga1170019b0ed2e1301d2284c2af149f33"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#ga1170019b0ed2e1301d2284c2af149f33">__HAL_RCC_SPI6_CONFIG</a></div><div class="ttdeci">#define __HAL_RCC_SPI6_CONFIG(__RCC_SPI6CLKSource__)</div><div class="ttdoc">Macro to Configure the SPI6 clock source.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l03501">stm32h7xx_hal_rcc_ex.h:3501</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_ga14487ed9c109cb494cae4a9762b7c294"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#ga14487ed9c109cb494cae4a9762b7c294">__HAL_RCC_LSECSS_EXTI_ENABLE_RISING_EDGE</a></div><div class="ttdeci">#define __HAL_RCC_LSECSS_EXTI_ENABLE_RISING_EDGE()</div><div class="ttdoc">Enable the RCC LSE CSS Extended Interrupt Rising Trigger.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l03673">stm32h7xx_hal_rcc_ex.h:3673</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_ga18a22f0e5f811ba9fee8bb2906dfa60b"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#ga18a22f0e5f811ba9fee8bb2906dfa60b">__HAL_RCC_FMC_CONFIG</a></div><div class="ttdeci">#define __HAL_RCC_FMC_CONFIG(__FMCCLKSource__)</div><div class="ttdoc">macro to configure the FMC clock source.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l03061">stm32h7xx_hal_rcc_ex.h:3061</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_ga193015f4df5fb541bd4fbbc20d1e20ae"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#ga193015f4df5fb541bd4fbbc20d1e20ae">__HAL_RCC_GET_LPUART1_SOURCE</a></div><div class="ttdeci">#define __HAL_RCC_GET_LPUART1_SOURCE()</div><div class="ttdoc">macro to get the LPUART1 clock source.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l02796">stm32h7xx_hal_rcc_ex.h:2796</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_ga1b17f7d45a505cc6acce76a1a80d9aca"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#ga1b17f7d45a505cc6acce76a1a80d9aca">__HAL_RCC_PLL2_CONFIG</a></div><div class="ttdeci">#define __HAL_RCC_PLL2_CONFIG(__PLL2M__, __PLL2N__, __PLL2P__, __PLL2Q__, __PLL2R__)</div><div class="ttdoc">Macro to configures the PLL2 multiplication and division factors.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01831">stm32h7xx_hal_rcc_ex.h:1831</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_ga1c11406787c87ef39597619fae00bd88"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#ga1c11406787c87ef39597619fae00bd88">__HAL_RCC_I2C123_CONFIG</a></div><div class="ttdeci">#define __HAL_RCC_I2C123_CONFIG</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l02276">stm32h7xx_hal_rcc_ex.h:2276</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_ga1c690ec86648d92efb97d2598a0cb2f1"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#ga1c690ec86648d92efb97d2598a0cb2f1">__HAL_RCC_USB_CONFIG</a></div><div class="ttdeci">#define __HAL_RCC_USB_CONFIG(__USBCLKSource__)</div><div class="ttdoc">Macro to configure the USB clock (USBCLK).</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l03089">stm32h7xx_hal_rcc_ex.h:3089</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_ga1e44121d27a8d6096c170d4a2e7c1981"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#ga1e44121d27a8d6096c170d4a2e7c1981">__HAL_RCC_PLL2_DISABLE</a></div><div class="ttdeci">#define __HAL_RCC_PLL2_DISABLE()</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01768">stm32h7xx_hal_rcc_ex.h:1768</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_ga25e0f4d0ef5f525a3c0c5c0a155d0ac6"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#ga25e0f4d0ef5f525a3c0c5c0a155d0ac6">__HAL_RCC_PLL2FRACN_ENABLE</a></div><div class="ttdeci">#define __HAL_RCC_PLL2FRACN_ENABLE()</div><div class="ttdoc">Enables or disables Fractional Part Of The Multiplication Factor of PLL2 VCO.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01795">stm32h7xx_hal_rcc_ex.h:1795</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_ga2859926bab56d03f5d4bfbf0941a0a3f"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#ga2859926bab56d03f5d4bfbf0941a0a3f">__HAL_RCC_LPUART1_CONFIG</a></div><div class="ttdeci">#define __HAL_RCC_LPUART1_CONFIG(__LPUART1CLKSource__)</div><div class="ttdoc">macro to configure the LPUART1 clock (LPUART1CLK).</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l02780">stm32h7xx_hal_rcc_ex.h:2780</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_ga28d7eae98ab899dc6e1d4e80b8aea33d"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#ga28d7eae98ab899dc6e1d4e80b8aea33d">__HAL_RCC_GET_SPI123_SOURCE</a></div><div class="ttdeci">#define __HAL_RCC_GET_SPI123_SOURCE()</div><div class="ttdoc">Macro to get the SPI1/2/3 clock source.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l03316">stm32h7xx_hal_rcc_ex.h:3316</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_ga292ca7c84f192778314125ed6d7c8333"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#ga292ca7c84f192778314125ed6d7c8333">__HAL_RCC_TIMCLKPRESCALER</a></div><div class="ttdeci">#define __HAL_RCC_TIMCLKPRESCALER(__PRESC__)</div><div class="ttdoc">Macro to configure the Timers clocks prescalers.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l03601">stm32h7xx_hal_rcc_ex.h:3601</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_ga2b796e523b7f4c4cd7b5f06b7f995315"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#ga2b796e523b7f4c4cd7b5f06b7f995315">__HAL_RCC_GET_USB_SOURCE</a></div><div class="ttdeci">#define __HAL_RCC_GET_USB_SOURCE()</div><div class="ttdoc">Macro to get the USB clock source.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l03102">stm32h7xx_hal_rcc_ex.h:3102</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_ga2de2c847f3e490a5b6ac8b1d13b66883"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#ga2de2c847f3e490a5b6ac8b1d13b66883">__HAL_RCC_GET_USART234578_SOURCE</a></div><div class="ttdeci">#define __HAL_RCC_GET_USART234578_SOURCE()</div><div class="ttdoc">macro to get the USART2/3/4/5/7/8 clock source.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l02518">stm32h7xx_hal_rcc_ex.h:2518</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_ga2ee9f1838a8450f949b548a06ed3bc58"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#ga2ee9f1838a8450f949b548a06ed3bc58">__HAL_RCC_GET_ADC_SOURCE</a></div><div class="ttdeci">#define __HAL_RCC_GET_ADC_SOURCE()</div><div class="ttdoc">Macro to get the ADC clock source.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l03129">stm32h7xx_hal_rcc_ex.h:3129</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_ga320b2becbdbe9830622f1b96526a5d7b"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#ga320b2becbdbe9830622f1b96526a5d7b">__HAL_RCC_PLL2FRACN_DISABLE</a></div><div class="ttdeci">#define __HAL_RCC_PLL2FRACN_DISABLE()</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01797">stm32h7xx_hal_rcc_ex.h:1797</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_ga35af940f02bf692f69ca9cf2dd598f24"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#ga35af940f02bf692f69ca9cf2dd598f24">__HAL_RCC_PLL3FRACN_ENABLE</a></div><div class="ttdeci">#define __HAL_RCC_PLL3FRACN_ENABLE()</div><div class="ttdoc">Enables or disables Fractional Part Of The Multiplication Factor of PLL3 VCO.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01897">stm32h7xx_hal_rcc_ex.h:1897</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_ga3c6bb3051b93d8f3051ace7b1611c5c1"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#ga3c6bb3051b93d8f3051ace7b1611c5c1">__HAL_RCC_PLL3FRACN_CONFIG</a></div><div class="ttdeci">#define __HAL_RCC_PLL3FRACN_CONFIG(__RCC_PLL3FRACN__)</div><div class="ttdoc">Macro to configures PLL3 clock Fractional Part of The Multiplication Factor.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01977">stm32h7xx_hal_rcc_ex.h:1977</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_ga3ddf343654e802758b5e779d81122404"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#ga3ddf343654e802758b5e779d81122404">__HAL_RCC_GET_SWPMI1_SOURCE</a></div><div class="ttdeci">#define __HAL_RCC_GET_SWPMI1_SOURCE()</div><div class="ttdoc">Macro to get the SWPMI1 clock source.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l03154">stm32h7xx_hal_rcc_ex.h:3154</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_ga3ef78c8916149398bba06596863734ab"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#ga3ef78c8916149398bba06596863734ab">__HAL_RCC_LPTIM1_CONFIG</a></div><div class="ttdeci">#define __HAL_RCC_LPTIM1_CONFIG(__LPTIM1CLKSource__)</div><div class="ttdoc">macro to configure the LPTIM1 clock source.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l02814">stm32h7xx_hal_rcc_ex.h:2814</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_ga44dba3c4e64245e760eb3e780096b4da"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#ga44dba3c4e64245e760eb3e780096b4da">__HAL_RCC_PLL3CLKOUT_ENABLE</a></div><div class="ttdeci">#define __HAL_RCC_PLL3CLKOUT_ENABLE(__RCC_PLL3ClockOut__)</div><div class="ttdoc">Enables or disables each clock output (PLL3_P_CLK, PLL3_Q_CLK, PLL3_R_CLK)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01917">stm32h7xx_hal_rcc_ex.h:1917</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_ga48733b3d8faeb67777184a503bbbf2fa"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#ga48733b3d8faeb67777184a503bbbf2fa">__HAL_RCC_GET_FMC_SOURCE</a></div><div class="ttdeci">#define __HAL_RCC_GET_FMC_SOURCE()</div><div class="ttdoc">macro to get the FMC clock source.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l03075">stm32h7xx_hal_rcc_ex.h:3075</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_ga4a2fb65aefcf9fd35d55a5de8000173e"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#ga4a2fb65aefcf9fd35d55a5de8000173e">__HAL_RCC_PLL3FRACN_DISABLE</a></div><div class="ttdeci">#define __HAL_RCC_PLL3FRACN_DISABLE()</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01899">stm32h7xx_hal_rcc_ex.h:1899</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_ga5825c7707fdbf1432a215fbf3ef4b766"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#ga5825c7707fdbf1432a215fbf3ef4b766">__HAL_RCC_PLL3_VCIRANGE</a></div><div class="ttdeci">#define __HAL_RCC_PLL3_VCIRANGE(__RCC_PLL3VCIRange__)</div><div class="ttdoc">Macro to select the PLL3 reference frequency range.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01988">stm32h7xx_hal_rcc_ex.h:1988</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_ga5b448c0dab856525467ba9146db00432"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#ga5b448c0dab856525467ba9146db00432">__HAL_RCC_PLL2_VCORANGE</a></div><div class="ttdeci">#define __HAL_RCC_PLL2_VCORANGE(__RCC_PLL2VCORange__)</div><div class="ttdoc">Macro to select the PLL2 reference frequency range.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01880">stm32h7xx_hal_rcc_ex.h:1880</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_ga5bd849cb75a56ae9a27a164e7d3c8575"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#ga5bd849cb75a56ae9a27a164e7d3c8575">__HAL_RCC_GET_DFSDM1_SOURCE</a></div><div class="ttdeci">#define __HAL_RCC_GET_DFSDM1_SOURCE()</div><div class="ttdoc">Macro to get the DFSDM1 clock source.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l03179">stm32h7xx_hal_rcc_ex.h:3179</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_ga5d047265ca753e28b45b09e53c3f50fe"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#ga5d047265ca753e28b45b09e53c3f50fe">__HAL_RCC_GET_CLKP_SOURCE</a></div><div class="ttdeci">#define __HAL_RCC_GET_CLKP_SOURCE()</div><div class="ttdoc">Macro to get the Oscillator clock for peripheral source.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l03252">stm32h7xx_hal_rcc_ex.h:3252</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_ga67f80d0a54e4800370619e3247e3ae01"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#ga67f80d0a54e4800370619e3247e3ae01">__HAL_RCC_USART234578_CONFIG</a></div><div class="ttdeci">#define __HAL_RCC_USART234578_CONFIG(__USART234578CLKSource__)</div><div class="ttdoc">macro to configure the USART234578 clock (USART234578CLK).</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l02502">stm32h7xx_hal_rcc_ex.h:2502</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_ga6b2263ea1e054aee45c85e64dcfeb99f"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#ga6b2263ea1e054aee45c85e64dcfeb99f">__HAL_RCC_GET_LPTIM345_SOURCE</a></div><div class="ttdeci">#define __HAL_RCC_GET_LPTIM345_SOURCE()</div><div class="ttdoc">macro to get the LPTIM3/4/5 clock source.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l02897">stm32h7xx_hal_rcc_ex.h:2897</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_ga6cf17efbf8f472437732901308320283"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#ga6cf17efbf8f472437732901308320283">__HAL_RCC_SPDIFRX_CONFIG</a></div><div class="ttdeci">#define __HAL_RCC_SPDIFRX_CONFIG(__RCC_SPDIFCLKSource__)</div><div class="ttdoc">Macro to Configure the SPDIFRX clock source.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l02053">stm32h7xx_hal_rcc_ex.h:2053</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_ga7754edd5cc00e691c5007f22d3a93d38"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#ga7754edd5cc00e691c5007f22d3a93d38">__HAL_RCC_SDMMC_CONFIG</a></div><div class="ttdeci">#define __HAL_RCC_SDMMC_CONFIG(__SDMMCCLKSource__)</div><div class="ttdoc">Macro to configure the SDMMC clock.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l03531">stm32h7xx_hal_rcc_ex.h:3531</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_ga79c4e732154d11fb10e6b5752ab31fc4"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#ga79c4e732154d11fb10e6b5752ab31fc4">__HAL_RCC_DFSDM1_CONFIG</a></div><div class="ttdeci">#define __HAL_RCC_DFSDM1_CONFIG(__DFSDM1CLKSource__)</div><div class="ttdoc">Macro to configure the DFSDM1 clock.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l03167">stm32h7xx_hal_rcc_ex.h:3167</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_ga7a636a5c50887bba7270924c3eb6ef2f"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#ga7a636a5c50887bba7270924c3eb6ef2f">__HAL_RCC_GET_CEC_SOURCE</a></div><div class="ttdeci">#define __HAL_RCC_GET_CEC_SOURCE()</div><div class="ttdoc">macro to get the CEC clock source.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l03225">stm32h7xx_hal_rcc_ex.h:3225</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_ga7aff87df867beb2eb7eddbbfe06fcdc6"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#ga7aff87df867beb2eb7eddbbfe06fcdc6">__HAL_RCC_CEC_CONFIG</a></div><div class="ttdeci">#define __HAL_RCC_CEC_CONFIG(__CECCLKSource__)</div><div class="ttdoc">macro to configure the CEC clock (CECCLK).</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l03212">stm32h7xx_hal_rcc_ex.h:3212</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_ga7c53c8f29406ecd9c45434db4b2af32d"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#ga7c53c8f29406ecd9c45434db4b2af32d">__HAL_RCC_PLL3_VCORANGE</a></div><div class="ttdeci">#define __HAL_RCC_PLL3_VCORANGE(__RCC_PLL3VCORange__)</div><div class="ttdoc">Macro to select the PLL3 reference frequency range.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l02002">stm32h7xx_hal_rcc_ex.h:2002</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_ga806f1d6e6a7d741b4d0524aa849f8ed8"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#ga806f1d6e6a7d741b4d0524aa849f8ed8">__HAL_RCC_GET_LPTIM2_SOURCE</a></div><div class="ttdeci">#define __HAL_RCC_GET_LPTIM2_SOURCE()</div><div class="ttdoc">macro to get the LPTIM2 clock source.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l02864">stm32h7xx_hal_rcc_ex.h:2864</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_ga88d12a5c64e4a820268b9f7f50d74179"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#ga88d12a5c64e4a820268b9f7f50d74179">__HAL_RCC_PLL2_VCIRANGE</a></div><div class="ttdeci">#define __HAL_RCC_PLL2_VCIRANGE(__RCC_PLL2VCIRange__)</div><div class="ttdoc">Macro to select the PLL2 reference frequency range.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01866">stm32h7xx_hal_rcc_ex.h:1866</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_ga8da215b69bc3712d5bb359c66198d374"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#ga8da215b69bc3712d5bb359c66198d374">__HAL_RCC_SPI123_CONFIG</a></div><div class="ttdeci">#define __HAL_RCC_SPI123_CONFIG(__RCC_SPI123CLKSource__)</div><div class="ttdoc">Macro to Configure the SPI1/2/3 clock source.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l03301">stm32h7xx_hal_rcc_ex.h:3301</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_ga8e7af9e242f90f474d245e72066e163f"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#ga8e7af9e242f90f474d245e72066e163f">__HAL_RCC_GET_SPI6_SOURCE</a></div><div class="ttdeci">#define __HAL_RCC_GET_SPI6_SOURCE()</div><div class="ttdoc">Macro to get the SPI6 clock source.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l03518">stm32h7xx_hal_rcc_ex.h:3518</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_ga9af45dae7c2f2f1c8848be68d7bded7e"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#ga9af45dae7c2f2f1c8848be68d7bded7e">__HAL_RCC_GET_SAI1_SOURCE</a></div><div class="ttdeci">#define __HAL_RCC_GET_SAI1_SOURCE()</div><div class="ttdoc">Macro to get the SAI1 clock source.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l02035">stm32h7xx_hal_rcc_ex.h:2035</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_ga9eccd5f7fbfd12da15ba7d76d9a21d18"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#ga9eccd5f7fbfd12da15ba7d76d9a21d18">__HAL_RCC_PLL3_DISABLE</a></div><div class="ttdeci">#define __HAL_RCC_PLL3_DISABLE()</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01890">stm32h7xx_hal_rcc_ex.h:1890</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_gaa463f3972818967005d31114221e1cdc"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#gaa463f3972818967005d31114221e1cdc">__HAL_RCC_CLKP_CONFIG</a></div><div class="ttdeci">#define __HAL_RCC_CLKP_CONFIG(__CLKPSource__)</div><div class="ttdoc">Macro to configure the CLKP : Oscillator clock for peripheral.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l03239">stm32h7xx_hal_rcc_ex.h:3239</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_gabc9e99366b5dfab7a6c535f8f48af8d3"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#gabc9e99366b5dfab7a6c535f8f48af8d3">__HAL_RCC_GET_I2C1_SOURCE</a></div><div class="ttdeci">#define __HAL_RCC_GET_I2C1_SOURCE</div><div class="ttdoc">macro to get the I2C1 clock source.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l02323">stm32h7xx_hal_rcc_ex.h:2323</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_gabe82d482e8127576b6ce1f331fcc7e1a"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#gabe82d482e8127576b6ce1f331fcc7e1a">__HAL_RCC_LPTIM2_CONFIG</a></div><div class="ttdeci">#define __HAL_RCC_LPTIM2_CONFIG(__LPTIM2CLKSource__)</div><div class="ttdoc">macro to configure the LPTIM2 clock source.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l02848">stm32h7xx_hal_rcc_ex.h:2848</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_gac11efaec3a89a1b6d9696eb6e9e8048e"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#gac11efaec3a89a1b6d9696eb6e9e8048e">__HAL_RCC_LPTIM345_CONFIG</a></div><div class="ttdeci">#define __HAL_RCC_LPTIM345_CONFIG(__LPTIM345CLKSource__)</div><div class="ttdoc">macro to configure the LPTIM3/4/5 clock source.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l02881">stm32h7xx_hal_rcc_ex.h:2881</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_gac23e7b662783a7131e3e892ff0c21f06"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#gac23e7b662783a7131e3e892ff0c21f06">__HAL_RCC_SWPMI1_CONFIG</a></div><div class="ttdeci">#define __HAL_RCC_SWPMI1_CONFIG(__SWPMI1CLKSource__)</div><div class="ttdoc">Macro to configure the SWPMI1 clock.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l03142">stm32h7xx_hal_rcc_ex.h:3142</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_gac2cb75d60618ffea824634490f9d81eb"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#gac2cb75d60618ffea824634490f9d81eb">__HAL_RCC_PLL2FRACN_CONFIG</a></div><div class="ttdeci">#define __HAL_RCC_PLL2FRACN_CONFIG(__RCC_PLL2FRACN__)</div><div class="ttdoc">Macro to configures PLL2 clock Fractional Part Of The Multiplication Factor.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01854">stm32h7xx_hal_rcc_ex.h:1854</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_gac5020a08025c53436a32d77640786d5d"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#gac5020a08025c53436a32d77640786d5d">__HAL_RCC_PLL3_CONFIG</a></div><div class="ttdeci">#define __HAL_RCC_PLL3_CONFIG(__PLL3M__, __PLL3N__, __PLL3P__, __PLL3Q__, __PLL3R__)</div><div class="ttdoc">Macro to configures the PLL3 multiplication and division factors.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01953">stm32h7xx_hal_rcc_ex.h:1953</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_gac63fbd88afa59e3453a7d5d7c32fb1dc"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#gac63fbd88afa59e3453a7d5d7c32fb1dc">__HAL_RCC_I2C4_CONFIG</a></div><div class="ttdeci">#define __HAL_RCC_I2C4_CONFIG(__I2C4CLKSource__)</div><div class="ttdoc">macro to configure the I2C4 clock (I2C4CLK).</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l02395">stm32h7xx_hal_rcc_ex.h:2395</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_gac7c3a26323f470a939b021ad76f29518"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#gac7c3a26323f470a939b021ad76f29518">__HAL_RCC_PLL3_ENABLE</a></div><div class="ttdeci">#define __HAL_RCC_PLL3_ENABLE()</div><div class="ttdoc">Macros to enable or disable the main PLL3.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01889">stm32h7xx_hal_rcc_ex.h:1889</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_gacc1a8ad328f57e3dcade01e5355e0add"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#gacc1a8ad328f57e3dcade01e5355e0add">__HAL_RCC_PLL2_ENABLE</a></div><div class="ttdeci">#define __HAL_RCC_PLL2_ENABLE()</div><div class="ttdoc">Macros to enable or disable PLL2.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01767">stm32h7xx_hal_rcc_ex.h:1767</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_gacc82f34fbb358dd2cad032a06eaf7ede"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#gacc82f34fbb358dd2cad032a06eaf7ede">__HAL_RCC_USART16_CONFIG</a></div><div class="ttdeci">#define __HAL_RCC_USART16_CONFIG</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l02461">stm32h7xx_hal_rcc_ex.h:2461</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_gacccdca63ee93770444eaab77cd831c75"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#gacccdca63ee93770444eaab77cd831c75">__HAL_RCC_GET_SDMMC_SOURCE</a></div><div class="ttdeci">#define __HAL_RCC_GET_SDMMC_SOURCE()</div><div class="ttdoc">Macro to get the SDMMC clock.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l03540">stm32h7xx_hal_rcc_ex.h:3540</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_gad3ddc626288e3b401da0b8547f2ac0d3"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#gad3ddc626288e3b401da0b8547f2ac0d3">__HAL_RCC_GET_SPDIFRX_SOURCE</a></div><div class="ttdeci">#define __HAL_RCC_GET_SPDIFRX_SOURCE()</div><div class="ttdoc">Macro to get the SPDIFRX clock source.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l02064">stm32h7xx_hal_rcc_ex.h:2064</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_gad40507a114061cddd85528ecc7555e1b"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#gad40507a114061cddd85528ecc7555e1b">__HAL_RCC_CRS_GET_FLAG</a></div><div class="ttdeci">#define __HAL_RCC_CRS_GET_FLAG(__FLAG__)</div><div class="ttdoc">Check whether the specified CRS flag is set or not.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l03805">stm32h7xx_hal_rcc_ex.h:3805</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_gad51ff313be41917e24d3b074f56bb0ba"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#gad51ff313be41917e24d3b074f56bb0ba">__HAL_RCC_GET_USART16_SOURCE</a></div><div class="ttdeci">#define __HAL_RCC_GET_USART16_SOURCE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l02484">stm32h7xx_hal_rcc_ex.h:2484</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_gad6688c07a2a8c314df547de8caf378bb"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#gad6688c07a2a8c314df547de8caf378bb">__HAL_RCC_GET_LPTIM1_SOURCE</a></div><div class="ttdeci">#define __HAL_RCC_GET_LPTIM1_SOURCE()</div><div class="ttdoc">macro to get the LPTIM1 clock source.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l02830">stm32h7xx_hal_rcc_ex.h:2830</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_gad8f27c485f7252991877f8e423b73d46"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#gad8f27c485f7252991877f8e423b73d46">__HAL_RCC_GET_RNG_SOURCE</a></div><div class="ttdeci">#define __HAL_RCC_GET_RNG_SOURCE()</div><div class="ttdoc">macro to get the RNG clock source.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l03570">stm32h7xx_hal_rcc_ex.h:3570</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_gadee20de14af30b0f958fda51d852066b"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#gadee20de14af30b0f958fda51d852066b">__HAL_RCC_PLL2CLKOUT_ENABLE</a></div><div class="ttdeci">#define __HAL_RCC_PLL2CLKOUT_ENABLE(__RCC_PLL2ClockOut__)</div><div class="ttdoc">Enables or disables each clock output (PLL2_P_CLK, PLL2_Q_CLK, PLL2_R_CLK)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01786">stm32h7xx_hal_rcc_ex.h:1786</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_gae34a5e47c3e3a519bfca1f4313a88f9f"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#gae34a5e47c3e3a519bfca1f4313a88f9f">__HAL_RCC_RNG_CONFIG</a></div><div class="ttdeci">#define __HAL_RCC_RNG_CONFIG(__RNGCLKSource__)</div><div class="ttdoc">macro to configure the RNG clock (RNGCLK).</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l03556">stm32h7xx_hal_rcc_ex.h:3556</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_gaecfe51f0d81f0130e1a5a06408320b72"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#gaecfe51f0d81f0130e1a5a06408320b72">__HAL_RCC_SPI45_CONFIG</a></div><div class="ttdeci">#define __HAL_RCC_SPI45_CONFIG(__RCC_SPI45CLKSource__)</div><div class="ttdoc">Macro to Configure the SPI4/5 clock source.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l03408">stm32h7xx_hal_rcc_ex.h:3408</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_gaf8b5160a2401847e5b9410c9a01e5922"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#gaf8b5160a2401847e5b9410c9a01e5922">__HAL_RCC_CRS_CLEAR_FLAG</a></div><div class="ttdeci">#define __HAL_RCC_CRS_CLEAR_FLAG(__FLAG__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l03825">stm32h7xx_hal_rcc_ex.h:3825</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_gafca78bb6fbfed8a31ef7ee030d424b50"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#gafca78bb6fbfed8a31ef7ee030d424b50">__HAL_RCC_LSECSS_EXTI_ENABLE_IT</a></div><div class="ttdeci">#define __HAL_RCC_LSECSS_EXTI_ENABLE_IT()</div><div class="ttdoc">Enable the RCC LSE CSS Extended Interrupt Line.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l03609">stm32h7xx_hal_rcc_ex.h:3609</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_gafd775b802b35eddc3763819b696c8dc6"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#gafd775b802b35eddc3763819b696c8dc6">__HAL_RCC_I2C1235_CONFIG</a></div><div class="ttdeci">#define __HAL_RCC_I2C1235_CONFIG(__I2C1235CLKSource__)</div><div class="ttdoc">macro to configure the I2C1/2/3/5* clock (I2C123CLK).</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l02273">stm32h7xx_hal_rcc_ex.h:2273</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_gafdcff08fc3544c712d1f4d2d17994842"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#gafdcff08fc3544c712d1f4d2d17994842">__HAL_RCC_GET_SPI45_SOURCE</a></div><div class="ttdeci">#define __HAL_RCC_GET_SPI45_SOURCE()</div><div class="ttdoc">Macro to get the SPI4/5 clock source.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l03424">stm32h7xx_hal_rcc_ex.h:3424</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___f_m_c___clock___source_html_ga085b4b556406e730d282dce7f1c52d2d"><div class="ttname"><a href="group___r_c_c_ex___f_m_c___clock___source.html#ga085b4b556406e730d282dce7f1c52d2d">RCC_FMCCLKSOURCE_HCLK</a></div><div class="ttdeci">#define RCC_FMCCLKSOURCE_HCLK</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01421">stm32h7xx_hal_rcc_ex.h:1421</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___f_m_c___clock___source_html_ga26391adaa79f6b0b9c1c19b7695a1e7a"><div class="ttname"><a href="group___r_c_c_ex___f_m_c___clock___source.html#ga26391adaa79f6b0b9c1c19b7695a1e7a">RCC_FMCCLKSOURCE_PLL</a></div><div class="ttdeci">#define RCC_FMCCLKSOURCE_PLL</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01424">stm32h7xx_hal_rcc_ex.h:1424</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___f_m_c___clock___source_html_ga5e5fd7651f33d60b2e5b35304cc961aa"><div class="ttname"><a href="group___r_c_c_ex___f_m_c___clock___source.html#ga5e5fd7651f33d60b2e5b35304cc961aa">RCC_FMCCLKSOURCE_PLL2</a></div><div class="ttdeci">#define RCC_FMCCLKSOURCE_PLL2</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01425">stm32h7xx_hal_rcc_ex.h:1425</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___f_m_c___clock___source_html_ga972dfd4c24f32884f3c076e59f76f813"><div class="ttname"><a href="group___r_c_c_ex___f_m_c___clock___source.html#ga972dfd4c24f32884f3c076e59f76f813">RCC_FMCCLKSOURCE_CLKP</a></div><div class="ttdeci">#define RCC_FMCCLKSOURCE_CLKP</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01426">stm32h7xx_hal_rcc_ex.h:1426</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___i2_c4___clock___source_html_ga49995d80cf908c925fb62df0b3516f4d"><div class="ttname"><a href="group___r_c_c_ex___i2_c4___clock___source.html#ga49995d80cf908c925fb62df0b3516f4d">RCC_I2C4CLKSOURCE_PLL3</a></div><div class="ttdeci">#define RCC_I2C4CLKSOURCE_PLL3</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00889">stm32h7xx_hal_rcc_ex.h:889</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___i_s___r_c_c___definitions_html_ga007960aa04439c47fd14e2d2226681a5"><div class="ttname"><a href="group___r_c_c_ex___i_s___r_c_c___definitions.html#ga007960aa04439c47fd14e2d2226681a5">IS_RCC_CECCLKSOURCE</a></div><div class="ttdeci">#define IS_RCC_CECCLKSOURCE(SOURCE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l04411">stm32h7xx_hal_rcc_ex.h:4411</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___i_s___r_c_c___definitions_html_ga1b83c1225c7c356e40d6429a2397f3d6"><div class="ttname"><a href="group___r_c_c_ex___i_s___r_c_c___definitions.html#ga1b83c1225c7c356e40d6429a2397f3d6">IS_RCC_SCOPE_WWDG</a></div><div class="ttdeci">#define IS_RCC_SCOPE_WWDG(WWDG)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l04431">stm32h7xx_hal_rcc_ex.h:4431</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___i_s___r_c_c___definitions_html_ga2a18f27194a0568a5e4c175aab9ca78a"><div class="ttname"><a href="group___r_c_c_ex___i_s___r_c_c___definitions.html#ga2a18f27194a0568a5e4c175aab9ca78a">IS_RCC_CRS_HSI48CALIBRATION</a></div><div class="ttdeci">#define IS_RCC_CRS_HSI48CALIBRATION(__VALUE__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l04452">stm32h7xx_hal_rcc_ex.h:4452</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___i_s___r_c_c___definitions_html_ga2fd1229d31ed8850789d9e4a144f8308"><div class="ttname"><a href="group___r_c_c_ex___i_s___r_c_c___definitions.html#ga2fd1229d31ed8850789d9e4a144f8308">IS_RCC_CRS_SYNC_SOURCE</a></div><div class="ttdeci">#define IS_RCC_CRS_SYNC_SOURCE(__SOURCE__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l04435">stm32h7xx_hal_rcc_ex.h:4435</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___i_s___r_c_c___definitions_html_ga31d03c773b60c3efee9da343b8b42a70"><div class="ttname"><a href="group___r_c_c_ex___i_s___r_c_c___definitions.html#ga31d03c773b60c3efee9da343b8b42a70">IS_RCC_PLL3RGE_VALUE</a></div><div class="ttdeci">#define IS_RCC_PLL3RGE_VALUE(VALUE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l04295">stm32h7xx_hal_rcc_ex.h:4295</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___i_s___r_c_c___definitions_html_ga39d03b55df0de78c00b340e27e966a68"><div class="ttname"><a href="group___r_c_c_ex___i_s___r_c_c___definitions.html#ga39d03b55df0de78c00b340e27e966a68">IS_RCC_CLKPSOURCE</a></div><div class="ttdeci">#define IS_RCC_CLKPSOURCE(SOURCE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l04415">stm32h7xx_hal_rcc_ex.h:4415</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___i_s___r_c_c___definitions_html_ga4313715e6dab01244eccc4e62fd3f3bb"><div class="ttname"><a href="group___r_c_c_ex___i_s___r_c_c___definitions.html#ga4313715e6dab01244eccc4e62fd3f3bb">IS_RCC_SDMMC</a></div><div class="ttdeci">#define IS_RCC_SDMMC(__SOURCE__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l04387">stm32h7xx_hal_rcc_ex.h:4387</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___i_s___r_c_c___definitions_html_ga4534f3c60b720f3c9046462248f3d0b1"><div class="ttname"><a href="group___r_c_c_ex___i_s___r_c_c___definitions.html#ga4534f3c60b720f3c9046462248f3d0b1">IS_RCC_PLL3N_VALUE</a></div><div class="ttdeci">#define IS_RCC_PLL3N_VALUE(VALUE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l04279">stm32h7xx_hal_rcc_ex.h:4279</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___i_s___r_c_c___definitions_html_ga4c935f0f4764202c1557b046696a0b52"><div class="ttname"><a href="group___r_c_c_ex___i_s___r_c_c___definitions.html#ga4c935f0f4764202c1557b046696a0b52">IS_RCC_PLL3Q_VALUE</a></div><div class="ttdeci">#define IS_RCC_PLL3Q_VALUE(VALUE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l04281">stm32h7xx_hal_rcc_ex.h:4281</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___i_s___r_c_c___definitions_html_ga4da652409de876f4865b148c60492c45"><div class="ttname"><a href="group___r_c_c_ex___i_s___r_c_c___definitions.html#ga4da652409de876f4865b148c60492c45">IS_RCC_I2C123CLKSOURCE</a></div><div class="ttdeci">#define IS_RCC_I2C123CLKSOURCE(SOURCE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l04093">stm32h7xx_hal_rcc_ex.h:4093</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___i_s___r_c_c___definitions_html_ga53ac83f3b3ce834a6cf736864cc500ac"><div class="ttname"><a href="group___r_c_c_ex___i_s___r_c_c___definitions.html#ga53ac83f3b3ce834a6cf736864cc500ac">IS_RCC_PLL2P_VALUE</a></div><div class="ttdeci">#define IS_RCC_PLL2P_VALUE(VALUE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l04286">stm32h7xx_hal_rcc_ex.h:4286</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___i_s___r_c_c___definitions_html_ga73e7fe932b8ca6e414489a527e8e9083"><div class="ttname"><a href="group___r_c_c_ex___i_s___r_c_c___definitions.html#ga73e7fe932b8ca6e414489a527e8e9083">IS_RCC_PLL2M_VALUE</a></div><div class="ttdeci">#define IS_RCC_PLL2M_VALUE(VALUE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l04284">stm32h7xx_hal_rcc_ex.h:4284</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___i_s___r_c_c___definitions_html_ga7de83381cdcba7ba402b79148c63df0d"><div class="ttname"><a href="group___r_c_c_ex___i_s___r_c_c___definitions.html#ga7de83381cdcba7ba402b79148c63df0d">IS_RCC_PLL2VCO_VALUE</a></div><div class="ttdeci">#define IS_RCC_PLL2VCO_VALUE(VALUE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l04300">stm32h7xx_hal_rcc_ex.h:4300</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___i_s___r_c_c___definitions_html_ga877f232cbefe951b3ede7d30f308efc4"><div class="ttname"><a href="group___r_c_c_ex___i_s___r_c_c___definitions.html#ga877f232cbefe951b3ede7d30f308efc4">IS_RCC_DFSDM1CLKSOURCE</a></div><div class="ttdeci">#define IS_RCC_DFSDM1CLKSOURCE(SOURCE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l04398">stm32h7xx_hal_rcc_ex.h:4398</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___i_s___r_c_c___definitions_html_ga94b3f7650c70dfe268073f1664e36987"><div class="ttname"><a href="group___r_c_c_ex___i_s___r_c_c___definitions.html#ga94b3f7650c70dfe268073f1664e36987">IS_RCC_PLL3R_VALUE</a></div><div class="ttdeci">#define IS_RCC_PLL3R_VALUE(VALUE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l04282">stm32h7xx_hal_rcc_ex.h:4282</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___i_s___r_c_c___definitions_html_gaa2d874dccf5a93f5fda9ce18bca4df6a"><div class="ttname"><a href="group___r_c_c_ex___i_s___r_c_c___definitions.html#gaa2d874dccf5a93f5fda9ce18bca4df6a">IS_RCC_SWPMI1CLKSOURCE</a></div><div class="ttdeci">#define IS_RCC_SWPMI1CLKSOURCE(SOURCE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l04395">stm32h7xx_hal_rcc_ex.h:4395</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___i_s___r_c_c___definitions_html_gaa61565322d743e1b61451cf289e1422f"><div class="ttname"><a href="group___r_c_c_ex___i_s___r_c_c___definitions.html#gaa61565322d743e1b61451cf289e1422f">IS_RCC_PLL3VCO_VALUE</a></div><div class="ttdeci">#define IS_RCC_PLL3VCO_VALUE(VALUE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l04303">stm32h7xx_hal_rcc_ex.h:4303</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___i_s___r_c_c___definitions_html_gaa74eb7af486ba492518a0a89a7ab2859"><div class="ttname"><a href="group___r_c_c_ex___i_s___r_c_c___definitions.html#gaa74eb7af486ba492518a0a89a7ab2859">IS_RCC_PLL3P_VALUE</a></div><div class="ttdeci">#define IS_RCC_PLL3P_VALUE(VALUE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l04280">stm32h7xx_hal_rcc_ex.h:4280</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___i_s___r_c_c___definitions_html_gaad640313b88eb83c5da4920f2d1bdf59"><div class="ttname"><a href="group___r_c_c_ex___i_s___r_c_c___definitions.html#gaad640313b88eb83c5da4920f2d1bdf59">IS_RCC_PLL2Q_VALUE</a></div><div class="ttdeci">#define IS_RCC_PLL2Q_VALUE(VALUE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l04287">stm32h7xx_hal_rcc_ex.h:4287</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___i_s___r_c_c___definitions_html_gaae926b21847d1cd8e2bd90cdd51dee7b"><div class="ttname"><a href="group___r_c_c_ex___i_s___r_c_c___definitions.html#gaae926b21847d1cd8e2bd90cdd51dee7b">IS_RCC_PLL2N_VALUE</a></div><div class="ttdeci">#define IS_RCC_PLL2N_VALUE(VALUE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l04285">stm32h7xx_hal_rcc_ex.h:4285</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___i_s___r_c_c___definitions_html_gab50c54ca7f73196e1ba4d5e57cff4f0c"><div class="ttname"><a href="group___r_c_c_ex___i_s___r_c_c___definitions.html#gab50c54ca7f73196e1ba4d5e57cff4f0c">IS_RCC_CRS_SYNC_POLARITY</a></div><div class="ttdeci">#define IS_RCC_CRS_SYNC_POLARITY(__POLARITY__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l04445">stm32h7xx_hal_rcc_ex.h:4445</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___i_s___r_c_c___definitions_html_gac3cf3243c3534e979173808f3aa5242c"><div class="ttname"><a href="group___r_c_c_ex___i_s___r_c_c___definitions.html#gac3cf3243c3534e979173808f3aa5242c">IS_RCC_CRS_ERRORLIMIT</a></div><div class="ttdeci">#define IS_RCC_CRS_ERRORLIMIT(__VALUE__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l04450">stm32h7xx_hal_rcc_ex.h:4450</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___i_s___r_c_c___definitions_html_gac83449a89057cd13810a7c63ae51f72b"><div class="ttname"><a href="group___r_c_c_ex___i_s___r_c_c___definitions.html#gac83449a89057cd13810a7c63ae51f72b">IS_RCC_PLL2RGE_VALUE</a></div><div class="ttdeci">#define IS_RCC_PLL2RGE_VALUE(VALUE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l04290">stm32h7xx_hal_rcc_ex.h:4290</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___i_s___r_c_c___definitions_html_gadd5287c3fd0e1fbaf6dfe6f49e129c89"><div class="ttname"><a href="group___r_c_c_ex___i_s___r_c_c___definitions.html#gadd5287c3fd0e1fbaf6dfe6f49e129c89">IS_RCC_CRS_RELOADVALUE</a></div><div class="ttdeci">#define IS_RCC_CRS_RELOADVALUE(__VALUE__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l04448">stm32h7xx_hal_rcc_ex.h:4448</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___i_s___r_c_c___definitions_html_gae09979039363e6d3dd27cf28b73f3aa3"><div class="ttname"><a href="group___r_c_c_ex___i_s___r_c_c___definitions.html#gae09979039363e6d3dd27cf28b73f3aa3">IS_RCC_I2C4CLKSOURCE</a></div><div class="ttdeci">#define IS_RCC_I2C4CLKSOURCE(SOURCE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l04114">stm32h7xx_hal_rcc_ex.h:4114</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___i_s___r_c_c___definitions_html_gae39160e663f013f1c34faafdae884388"><div class="ttname"><a href="group___r_c_c_ex___i_s___r_c_c___definitions.html#gae39160e663f013f1c34faafdae884388">IS_RCC_TIMPRES</a></div><div class="ttdeci">#define IS_RCC_TIMPRES(VALUE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l04418">stm32h7xx_hal_rcc_ex.h:4418</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___i_s___r_c_c___definitions_html_gae8bc41c01dcd05975b75ad637b7e2012"><div class="ttname"><a href="group___r_c_c_ex___i_s___r_c_c___definitions.html#gae8bc41c01dcd05975b75ad637b7e2012">IS_RCC_PLL3M_VALUE</a></div><div class="ttdeci">#define IS_RCC_PLL3M_VALUE(VALUE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l04278">stm32h7xx_hal_rcc_ex.h:4278</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___i_s___r_c_c___definitions_html_gaea1219bf86f53408e2fe7f6635af114a"><div class="ttname"><a href="group___r_c_c_ex___i_s___r_c_c___definitions.html#gaea1219bf86f53408e2fe7f6635af114a">IS_RCC_CRS_SYNC_DIV</a></div><div class="ttdeci">#define IS_RCC_CRS_SYNC_DIV(__DIV__)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l04440">stm32h7xx_hal_rcc_ex.h:4440</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___i_s___r_c_c___definitions_html_gafec08472ea1a737416ac1c7209a7a091"><div class="ttname"><a href="group___r_c_c_ex___i_s___r_c_c___definitions.html#gafec08472ea1a737416ac1c7209a7a091">IS_RCC_PLL2R_VALUE</a></div><div class="ttdeci">#define IS_RCC_PLL2R_VALUE(VALUE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l04288">stm32h7xx_hal_rcc_ex.h:4288</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___l_p_t_i_m1___clock___source_html_ga165eb3f710b2b499ac0a30beefe75cd8"><div class="ttname"><a href="group___r_c_c_ex___l_p_t_i_m1___clock___source.html#ga165eb3f710b2b499ac0a30beefe75cd8">RCC_LPTIM1CLKSOURCE_CLKP</a></div><div class="ttdeci">#define RCC_LPTIM1CLKSOURCE_CLKP</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01251">stm32h7xx_hal_rcc_ex.h:1251</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___l_p_t_i_m1___clock___source_html_ga311e4bbe4859aa8245df3373d58a57c6"><div class="ttname"><a href="group___r_c_c_ex___l_p_t_i_m1___clock___source.html#ga311e4bbe4859aa8245df3373d58a57c6">RCC_LPTIM1CLKSOURCE_PLL3</a></div><div class="ttdeci">#define RCC_LPTIM1CLKSOURCE_PLL3</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01248">stm32h7xx_hal_rcc_ex.h:1248</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___l_p_t_i_m1___clock___source_html_ga40cdb170aad26d4c4d0860ad5b35b455"><div class="ttname"><a href="group___r_c_c_ex___l_p_t_i_m1___clock___source.html#ga40cdb170aad26d4c4d0860ad5b35b455">RCC_LPTIM1CLKSOURCE_PCLK1</a></div><div class="ttdeci">#define RCC_LPTIM1CLKSOURCE_PCLK1</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01245">stm32h7xx_hal_rcc_ex.h:1245</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___l_p_t_i_m1___clock___source_html_ga6ca3455b869c90d84216c3880c1d6f96"><div class="ttname"><a href="group___r_c_c_ex___l_p_t_i_m1___clock___source.html#ga6ca3455b869c90d84216c3880c1d6f96">RCC_LPTIM1CLKSOURCE_PLL2</a></div><div class="ttdeci">#define RCC_LPTIM1CLKSOURCE_PLL2</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01247">stm32h7xx_hal_rcc_ex.h:1247</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___l_p_t_i_m1___clock___source_html_ga6f268c170b61a50711db963c02356874"><div class="ttname"><a href="group___r_c_c_ex___l_p_t_i_m1___clock___source.html#ga6f268c170b61a50711db963c02356874">RCC_LPTIM1CLKSOURCE_LSE</a></div><div class="ttdeci">#define RCC_LPTIM1CLKSOURCE_LSE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01249">stm32h7xx_hal_rcc_ex.h:1249</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___l_p_t_i_m1___clock___source_html_gac6dc141d42b90f46a14f6dc653856055"><div class="ttname"><a href="group___r_c_c_ex___l_p_t_i_m1___clock___source.html#gac6dc141d42b90f46a14f6dc653856055">RCC_LPTIM1CLKSOURCE_LSI</a></div><div class="ttdeci">#define RCC_LPTIM1CLKSOURCE_LSI</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01250">stm32h7xx_hal_rcc_ex.h:1250</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___l_p_t_i_m2___clock___source_html_ga38feddb1bd885729514444662be4af1c"><div class="ttname"><a href="group___r_c_c_ex___l_p_t_i_m2___clock___source.html#ga38feddb1bd885729514444662be4af1c">RCC_LPTIM2CLKSOURCE_CLKP</a></div><div class="ttdeci">#define RCC_LPTIM2CLKSOURCE_CLKP</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01279">stm32h7xx_hal_rcc_ex.h:1279</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___l_p_t_i_m2___clock___source_html_ga56818e296ec1095f2449787e98ae8b56"><div class="ttname"><a href="group___r_c_c_ex___l_p_t_i_m2___clock___source.html#ga56818e296ec1095f2449787e98ae8b56">RCC_LPTIM2CLKSOURCE_LSI</a></div><div class="ttdeci">#define RCC_LPTIM2CLKSOURCE_LSI</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01278">stm32h7xx_hal_rcc_ex.h:1278</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___l_p_t_i_m2___clock___source_html_ga9a2d055b3c47d3ef219b44b2819317e6"><div class="ttname"><a href="group___r_c_c_ex___l_p_t_i_m2___clock___source.html#ga9a2d055b3c47d3ef219b44b2819317e6">RCC_LPTIM2CLKSOURCE_LSE</a></div><div class="ttdeci">#define RCC_LPTIM2CLKSOURCE_LSE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01277">stm32h7xx_hal_rcc_ex.h:1277</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___l_p_t_i_m2___clock___source_html_gae469f5ee473c4f1155deb8259681811a"><div class="ttname"><a href="group___r_c_c_ex___l_p_t_i_m2___clock___source.html#gae469f5ee473c4f1155deb8259681811a">RCC_LPTIM2CLKSOURCE_PLL3</a></div><div class="ttdeci">#define RCC_LPTIM2CLKSOURCE_PLL3</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01276">stm32h7xx_hal_rcc_ex.h:1276</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___l_p_t_i_m2___clock___source_html_gaf1016f275b7079162b0a2e05db994f41"><div class="ttname"><a href="group___r_c_c_ex___l_p_t_i_m2___clock___source.html#gaf1016f275b7079162b0a2e05db994f41">RCC_LPTIM2CLKSOURCE_PCLK4</a></div><div class="ttdeci">#define RCC_LPTIM2CLKSOURCE_PCLK4</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01273">stm32h7xx_hal_rcc_ex.h:1273</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___l_p_t_i_m2___clock___source_html_gafcdefe32eb226b5da4dd926e0be9988e"><div class="ttname"><a href="group___r_c_c_ex___l_p_t_i_m2___clock___source.html#gafcdefe32eb226b5da4dd926e0be9988e">RCC_LPTIM2CLKSOURCE_PLL2</a></div><div class="ttdeci">#define RCC_LPTIM2CLKSOURCE_PLL2</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01275">stm32h7xx_hal_rcc_ex.h:1275</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___l_p_t_i_m345___clock___source_html_ga0fe567d7f25fbd00c4e44f73551aec54"><div class="ttname"><a href="group___r_c_c_ex___l_p_t_i_m345___clock___source.html#ga0fe567d7f25fbd00c4e44f73551aec54">RCC_LPTIM345CLKSOURCE_PLL2</a></div><div class="ttdeci">#define RCC_LPTIM345CLKSOURCE_PLL2</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01302">stm32h7xx_hal_rcc_ex.h:1302</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___l_p_t_i_m345___clock___source_html_ga27fa9259d71f31f4683942fba08ff759"><div class="ttname"><a href="group___r_c_c_ex___l_p_t_i_m345___clock___source.html#ga27fa9259d71f31f4683942fba08ff759">RCC_LPTIM345CLKSOURCE_CLKP</a></div><div class="ttdeci">#define RCC_LPTIM345CLKSOURCE_CLKP</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01306">stm32h7xx_hal_rcc_ex.h:1306</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___l_p_t_i_m345___clock___source_html_ga6acceaaeba394660f1aa0ee86aa15241"><div class="ttname"><a href="group___r_c_c_ex___l_p_t_i_m345___clock___source.html#ga6acceaaeba394660f1aa0ee86aa15241">RCC_LPTIM345CLKSOURCE_PCLK4</a></div><div class="ttdeci">#define RCC_LPTIM345CLKSOURCE_PCLK4</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01300">stm32h7xx_hal_rcc_ex.h:1300</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___l_p_t_i_m345___clock___source_html_gabb27515bd77a38b1bfdd70b8cfd898cf"><div class="ttname"><a href="group___r_c_c_ex___l_p_t_i_m345___clock___source.html#gabb27515bd77a38b1bfdd70b8cfd898cf">RCC_LPTIM345CLKSOURCE_LSI</a></div><div class="ttdeci">#define RCC_LPTIM345CLKSOURCE_LSI</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01305">stm32h7xx_hal_rcc_ex.h:1305</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___l_p_t_i_m345___clock___source_html_gacde685e1b75dbbf48d1a748570726839"><div class="ttname"><a href="group___r_c_c_ex___l_p_t_i_m345___clock___source.html#gacde685e1b75dbbf48d1a748570726839">RCC_LPTIM345CLKSOURCE_PLL3</a></div><div class="ttdeci">#define RCC_LPTIM345CLKSOURCE_PLL3</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01303">stm32h7xx_hal_rcc_ex.h:1303</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___l_p_t_i_m345___clock___source_html_gaf33b06e2aa3a573a41b01c2b756b37d4"><div class="ttname"><a href="group___r_c_c_ex___l_p_t_i_m345___clock___source.html#gaf33b06e2aa3a573a41b01c2b756b37d4">RCC_LPTIM345CLKSOURCE_LSE</a></div><div class="ttdeci">#define RCC_LPTIM345CLKSOURCE_LSE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01304">stm32h7xx_hal_rcc_ex.h:1304</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___l_p_u_a_r_t1___clock___source_html_ga8b09c48c67f59eb78c11b714d54f1e02"><div class="ttname"><a href="group___r_c_c_ex___l_p_u_a_r_t1___clock___source.html#ga8b09c48c67f59eb78c11b714d54f1e02">RCC_LPUART1CLKSOURCE_PLL3</a></div><div class="ttdeci">#define RCC_LPUART1CLKSOURCE_PLL3</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00771">stm32h7xx_hal_rcc_ex.h:771</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___l_p_u_a_r_t1___clock___source_html_ga93f8bebe1b4f3434794beb18549fad6d"><div class="ttname"><a href="group___r_c_c_ex___l_p_u_a_r_t1___clock___source.html#ga93f8bebe1b4f3434794beb18549fad6d">RCC_LPUART1CLKSOURCE_CSI</a></div><div class="ttdeci">#define RCC_LPUART1CLKSOURCE_CSI</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00773">stm32h7xx_hal_rcc_ex.h:773</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___l_p_u_a_r_t1___clock___source_html_gab61aaa04caaf1a51d14698578c86ac6d"><div class="ttname"><a href="group___r_c_c_ex___l_p_u_a_r_t1___clock___source.html#gab61aaa04caaf1a51d14698578c86ac6d">RCC_LPUART1CLKSOURCE_PLL2</a></div><div class="ttdeci">#define RCC_LPUART1CLKSOURCE_PLL2</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00770">stm32h7xx_hal_rcc_ex.h:770</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___l_p_u_a_r_t1___clock___source_html_gabed023a11092add20f286d81ef1118d3"><div class="ttname"><a href="group___r_c_c_ex___l_p_u_a_r_t1___clock___source.html#gabed023a11092add20f286d81ef1118d3">RCC_LPUART1CLKSOURCE_PCLK4</a></div><div class="ttdeci">#define RCC_LPUART1CLKSOURCE_PCLK4</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00768">stm32h7xx_hal_rcc_ex.h:768</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___l_p_u_a_r_t1___clock___source_html_gacbe5b8226a6804b33af9409d3de4986d"><div class="ttname"><a href="group___r_c_c_ex___l_p_u_a_r_t1___clock___source.html#gacbe5b8226a6804b33af9409d3de4986d">RCC_LPUART1CLKSOURCE_HSI</a></div><div class="ttdeci">#define RCC_LPUART1CLKSOURCE_HSI</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00772">stm32h7xx_hal_rcc_ex.h:772</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___l_p_u_a_r_t1___clock___source_html_gaf12ce77cb8bf9ec5b4053c7c3df8d8a0"><div class="ttname"><a href="group___r_c_c_ex___l_p_u_a_r_t1___clock___source.html#gaf12ce77cb8bf9ec5b4053c7c3df8d8a0">RCC_LPUART1CLKSOURCE_LSE</a></div><div class="ttdeci">#define RCC_LPUART1CLKSOURCE_LSE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00774">stm32h7xx_hal_rcc_ex.h:774</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___periph___clock___selection_html_ga0390b2c914194fb8ed71ec93c7b3bef1"><div class="ttname"><a href="group___r_c_c_ex___periph___clock___selection.html#ga0390b2c914194fb8ed71ec93c7b3bef1">RCC_PERIPHCLK_RNG</a></div><div class="ttdeci">#define RCC_PERIPHCLK_RNG</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00430">stm32h7xx_hal_rcc_ex.h:430</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___periph___clock___selection_html_ga0b49d5ee0ada7638b26f60ac1f52c23c"><div class="ttname"><a href="group___r_c_c_ex___periph___clock___selection.html#ga0b49d5ee0ada7638b26f60ac1f52c23c">RCC_PERIPHCLK_LPTIM345</a></div><div class="ttdeci">#define RCC_PERIPHCLK_LPTIM345</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00396">stm32h7xx_hal_rcc_ex.h:396</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___periph___clock___selection_html_ga26dd46ff44eb9a532070bb3790ce0086"><div class="ttname"><a href="group___r_c_c_ex___periph___clock___selection.html#ga26dd46ff44eb9a532070bb3790ce0086">RCC_PERIPHCLK_LPUART1</a></div><div class="ttdeci">#define RCC_PERIPHCLK_LPUART1</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00376">stm32h7xx_hal_rcc_ex.h:376</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___periph___clock___selection_html_ga282acd83d464231efa634331b10e9a4d"><div class="ttname"><a href="group___r_c_c_ex___periph___clock___selection.html#ga282acd83d464231efa634331b10e9a4d">RCC_PERIPHCLK_I2C123</a></div><div class="ttdeci">#define RCC_PERIPHCLK_I2C123</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00385">stm32h7xx_hal_rcc_ex.h:385</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___periph___clock___selection_html_ga43446cae0c5716620fd3bb0ab129715b"><div class="ttname"><a href="group___r_c_c_ex___periph___clock___selection.html#ga43446cae0c5716620fd3bb0ab129715b">RCC_PERIPHCLK_I2C4</a></div><div class="ttdeci">#define RCC_PERIPHCLK_I2C4</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00390">stm32h7xx_hal_rcc_ex.h:390</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___periph___clock___selection_html_ga510c6f116e397f75d30024f32510a917"><div class="ttname"><a href="group___r_c_c_ex___periph___clock___selection.html#ga510c6f116e397f75d30024f32510a917">RCC_PERIPHCLK_CKPER</a></div><div class="ttdeci">#define RCC_PERIPHCLK_CKPER</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00456">stm32h7xx_hal_rcc_ex.h:456</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___periph___clock___selection_html_ga54ddeff374b2db50d36a2217d040af41"><div class="ttname"><a href="group___r_c_c_ex___periph___clock___selection.html#ga54ddeff374b2db50d36a2217d040af41">RCC_PERIPHCLK_USART16</a></div><div class="ttdeci">#define RCC_PERIPHCLK_USART16</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00363">stm32h7xx_hal_rcc_ex.h:363</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___periph___clock___selection_html_ga561fc62cb1c8790b7647d9a6fd24818d"><div class="ttname"><a href="group___r_c_c_ex___periph___clock___selection.html#ga561fc62cb1c8790b7647d9a6fd24818d">RCC_PERIPHCLK_LPTIM2</a></div><div class="ttdeci">#define RCC_PERIPHCLK_LPTIM2</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00395">stm32h7xx_hal_rcc_ex.h:395</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___periph___clock___selection_html_ga56ca7e8b3726ee68934795277eb0cbce"><div class="ttname"><a href="group___r_c_c_ex___periph___clock___selection.html#ga56ca7e8b3726ee68934795277eb0cbce">RCC_PERIPHCLK_LPTIM1</a></div><div class="ttdeci">#define RCC_PERIPHCLK_LPTIM1</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00394">stm32h7xx_hal_rcc_ex.h:394</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___periph___clock___selection_html_ga64f415fab5843cf299108977f893b9da"><div class="ttname"><a href="group___r_c_c_ex___periph___clock___selection.html#ga64f415fab5843cf299108977f893b9da">RCC_PERIPHCLK_USART234578</a></div><div class="ttdeci">#define RCC_PERIPHCLK_USART234578</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00369">stm32h7xx_hal_rcc_ex.h:369</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___periph___clock___selection_html_ga6a377fb8665c389cb263cddbfa44bec6"><div class="ttname"><a href="group___r_c_c_ex___periph___clock___selection.html#ga6a377fb8665c389cb263cddbfa44bec6">RCC_PERIPHCLK_TIM</a></div><div class="ttdeci">#define RCC_PERIPHCLK_TIM</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00455">stm32h7xx_hal_rcc_ex.h:455</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___periph___clock___selection_html_ga6c88e64f3bcb820efd9f7d65d9aee729"><div class="ttname"><a href="group___r_c_c_ex___periph___clock___selection.html#ga6c88e64f3bcb820efd9f7d65d9aee729">RCC_PERIPHCLK_SWPMI1</a></div><div class="ttdeci">#define RCC_PERIPHCLK_SWPMI1</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00433">stm32h7xx_hal_rcc_ex.h:433</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___periph___clock___selection_html_ga7bfb4c81ab8d98c5dc871f7f0b0a6a23"><div class="ttname"><a href="group___r_c_c_ex___periph___clock___selection.html#ga7bfb4c81ab8d98c5dc871f7f0b0a6a23">RCC_PERIPHCLK_SPI45</a></div><div class="ttdeci">#define RCC_PERIPHCLK_SPI45</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00424">stm32h7xx_hal_rcc_ex.h:424</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___periph___clock___selection_html_ga9b5a57e48c326c3b477b8361f6f246b8"><div class="ttname"><a href="group___r_c_c_ex___periph___clock___selection.html#ga9b5a57e48c326c3b477b8361f6f246b8">RCC_PERIPHCLK_SAI1</a></div><div class="ttdeci">#define RCC_PERIPHCLK_SAI1</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00404">stm32h7xx_hal_rcc_ex.h:404</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___periph___clock___selection_html_gaa234e496ace2f188b106dc15a95ed6bc"><div class="ttname"><a href="group___r_c_c_ex___periph___clock___selection.html#gaa234e496ace2f188b106dc15a95ed6bc">RCC_PERIPHCLK_ADC</a></div><div class="ttdeci">#define RCC_PERIPHCLK_ADC</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00432">stm32h7xx_hal_rcc_ex.h:432</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___periph___clock___selection_html_gaa9c7d698e69f5a590a9e6a2153859b0c"><div class="ttname"><a href="group___r_c_c_ex___periph___clock___selection.html#gaa9c7d698e69f5a590a9e6a2153859b0c">RCC_PERIPHCLK_SPI6</a></div><div class="ttdeci">#define RCC_PERIPHCLK_SPI6</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00427">stm32h7xx_hal_rcc_ex.h:427</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___periph___clock___selection_html_gab42d62d34c68d96f93e4cbb9a0b03af5"><div class="ttname"><a href="group___r_c_c_ex___periph___clock___selection.html#gab42d62d34c68d96f93e4cbb9a0b03af5">RCC_PERIPHCLK_FMC</a></div><div class="ttdeci">#define RCC_PERIPHCLK_FMC</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00440">stm32h7xx_hal_rcc_ex.h:440</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___periph___clock___selection_html_gadcb42dbf21f29d046443b8158f95fb81"><div class="ttname"><a href="group___r_c_c_ex___periph___clock___selection.html#gadcb42dbf21f29d046443b8158f95fb81">RCC_PERIPHCLK_USB</a></div><div class="ttdeci">#define RCC_PERIPHCLK_USB</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00431">stm32h7xx_hal_rcc_ex.h:431</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___periph___clock___selection_html_gae696b64cfe8a0c2ba96030c427fa77d5"><div class="ttname"><a href="group___r_c_c_ex___periph___clock___selection.html#gae696b64cfe8a0c2ba96030c427fa77d5">RCC_PERIPHCLK_SPDIFRX</a></div><div class="ttdeci">#define RCC_PERIPHCLK_SPDIFRX</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00448">stm32h7xx_hal_rcc_ex.h:448</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___periph___clock___selection_html_gae6bdd3eb25568e35eed326af9b75d359"><div class="ttname"><a href="group___r_c_c_ex___periph___clock___selection.html#gae6bdd3eb25568e35eed326af9b75d359">RCC_PERIPHCLK_DFSDM1</a></div><div class="ttdeci">#define RCC_PERIPHCLK_DFSDM1</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00434">stm32h7xx_hal_rcc_ex.h:434</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___periph___clock___selection_html_gae7b08ed2b8df3517d5de1013e2f4ac8e"><div class="ttname"><a href="group___r_c_c_ex___periph___clock___selection.html#gae7b08ed2b8df3517d5de1013e2f4ac8e">RCC_PERIPHCLK_CEC</a></div><div class="ttdeci">#define RCC_PERIPHCLK_CEC</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00439">stm32h7xx_hal_rcc_ex.h:439</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___periph___clock___selection_html_gaede03aaafb5319bb39767bf50182406f"><div class="ttname"><a href="group___r_c_c_ex___periph___clock___selection.html#gaede03aaafb5319bb39767bf50182406f">RCC_PERIPHCLK_RTC</a></div><div class="ttdeci">#define RCC_PERIPHCLK_RTC</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00438">stm32h7xx_hal_rcc_ex.h:438</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___periph___clock___selection_html_gaedf8160ad5c145e88f671d092f1f32cd"><div class="ttname"><a href="group___r_c_c_ex___periph___clock___selection.html#gaedf8160ad5c145e88f671d092f1f32cd">RCC_PERIPHCLK_DSI</a></div><div class="ttdeci">#define RCC_PERIPHCLK_DSI</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00447">stm32h7xx_hal_rcc_ex.h:447</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___periph___clock___selection_html_gaf0fd9e547da2fba4a071a4ad6153d24a"><div class="ttname"><a href="group___r_c_c_ex___periph___clock___selection.html#gaf0fd9e547da2fba4a071a4ad6153d24a">RCC_PERIPHCLK_SDMMC</a></div><div class="ttdeci">#define RCC_PERIPHCLK_SDMMC</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00429">stm32h7xx_hal_rcc_ex.h:429</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___periph___clock___selection_html_gaf3b7c71407e825f89f9c0b0ac1bf20fc"><div class="ttname"><a href="group___r_c_c_ex___periph___clock___selection.html#gaf3b7c71407e825f89f9c0b0ac1bf20fc">RCC_PERIPHCLK_FDCAN</a></div><div class="ttdeci">#define RCC_PERIPHCLK_FDCAN</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00428">stm32h7xx_hal_rcc_ex.h:428</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___periph___clock___selection_html_gaf8c4aab56fe7efe14ef559cb6625daa3"><div class="ttname"><a href="group___r_c_c_ex___periph___clock___selection.html#gaf8c4aab56fe7efe14ef559cb6625daa3">RCC_PERIPHCLK_SPI123</a></div><div class="ttdeci">#define RCC_PERIPHCLK_SPI123</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00420">stm32h7xx_hal_rcc_ex.h:420</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___r_n_g___clock___source_html_ga0703612cc8c099955c74adcbf8ec0aa6"><div class="ttname"><a href="group___r_c_c_ex___r_n_g___clock___source.html#ga0703612cc8c099955c74adcbf8ec0aa6">RCC_RNGCLKSOURCE_HSI48</a></div><div class="ttdeci">#define RCC_RNGCLKSOURCE_HSI48</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00920">stm32h7xx_hal_rcc_ex.h:920</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___r_n_g___clock___source_html_ga24db3e934cb86dca56b473c253f98dee"><div class="ttname"><a href="group___r_c_c_ex___r_n_g___clock___source.html#ga24db3e934cb86dca56b473c253f98dee">RCC_RNGCLKSOURCE_LSI</a></div><div class="ttdeci">#define RCC_RNGCLKSOURCE_LSI</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00923">stm32h7xx_hal_rcc_ex.h:923</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___r_n_g___clock___source_html_ga600007fdf65479d864fe0144cfbc260f"><div class="ttname"><a href="group___r_c_c_ex___r_n_g___clock___source.html#ga600007fdf65479d864fe0144cfbc260f">RCC_RNGCLKSOURCE_PLL</a></div><div class="ttdeci">#define RCC_RNGCLKSOURCE_PLL</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00921">stm32h7xx_hal_rcc_ex.h:921</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___r_n_g___clock___source_html_gad24da555a5911627241abc7a76675149"><div class="ttname"><a href="group___r_c_c_ex___r_n_g___clock___source.html#gad24da555a5911627241abc7a76675149">RCC_RNGCLKSOURCE_LSE</a></div><div class="ttdeci">#define RCC_RNGCLKSOURCE_LSE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00922">stm32h7xx_hal_rcc_ex.h:922</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___s_a_i1___clock___source_html_ga11b4d76d667085634f428410fc425425"><div class="ttname"><a href="group___r_c_c_ex___s_a_i1___clock___source.html#ga11b4d76d667085634f428410fc425425">RCC_SAI1CLKSOURCE_CLKP</a></div><div class="ttdeci">#define RCC_SAI1CLKSOURCE_CLKP</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00973">stm32h7xx_hal_rcc_ex.h:973</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___s_a_i1___clock___source_html_ga1742f4cc98186bc395ad1a03f2dda0ce"><div class="ttname"><a href="group___r_c_c_ex___s_a_i1___clock___source.html#ga1742f4cc98186bc395ad1a03f2dda0ce">RCC_SAI1CLKSOURCE_PLL2</a></div><div class="ttdeci">#define RCC_SAI1CLKSOURCE_PLL2</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00970">stm32h7xx_hal_rcc_ex.h:970</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___s_a_i1___clock___source_html_ga29ce7333b6f1e3430d2ba46b58513ba9"><div class="ttname"><a href="group___r_c_c_ex___s_a_i1___clock___source.html#ga29ce7333b6f1e3430d2ba46b58513ba9">RCC_SAI1CLKSOURCE_PIN</a></div><div class="ttdeci">#define RCC_SAI1CLKSOURCE_PIN</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00972">stm32h7xx_hal_rcc_ex.h:972</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___s_a_i1___clock___source_html_gae30dc8fcfbd1d6a20dcd13e224909d85"><div class="ttname"><a href="group___r_c_c_ex___s_a_i1___clock___source.html#gae30dc8fcfbd1d6a20dcd13e224909d85">RCC_SAI1CLKSOURCE_PLL3</a></div><div class="ttdeci">#define RCC_SAI1CLKSOURCE_PLL3</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00971">stm32h7xx_hal_rcc_ex.h:971</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___s_a_i1___clock___source_html_gae8340f1b05a35966d08c1e547663b3ec"><div class="ttname"><a href="group___r_c_c_ex___s_a_i1___clock___source.html#gae8340f1b05a35966d08c1e547663b3ec">RCC_SAI1CLKSOURCE_PLL</a></div><div class="ttdeci">#define RCC_SAI1CLKSOURCE_PLL</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00969">stm32h7xx_hal_rcc_ex.h:969</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___s_d_m_m_c___clock___source_html_gaaab8c67bd3171f5720a48e29e1ce333f"><div class="ttname"><a href="group___r_c_c_ex___s_d_m_m_c___clock___source.html#gaaab8c67bd3171f5720a48e29e1ce333f">RCC_SDMMCCLKSOURCE_PLL</a></div><div class="ttdeci">#define RCC_SDMMCCLKSOURCE_PLL</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01458">stm32h7xx_hal_rcc_ex.h:1458</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___s_d_m_m_c___clock___source_html_gabe4c50e2db93d96799b205aedf8a9725"><div class="ttname"><a href="group___r_c_c_ex___s_d_m_m_c___clock___source.html#gabe4c50e2db93d96799b205aedf8a9725">RCC_SDMMCCLKSOURCE_PLL2</a></div><div class="ttdeci">#define RCC_SDMMCCLKSOURCE_PLL2</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01459">stm32h7xx_hal_rcc_ex.h:1459</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___s_p_d_i_f_r_x___clock___source_html_ga17e49b2294631b11bce86f698e359484"><div class="ttname"><a href="group___r_c_c_ex___s_p_d_i_f_r_x___clock___source.html#ga17e49b2294631b11bce86f698e359484">RCC_SPDIFRXCLKSOURCE_PLL</a></div><div class="ttdeci">#define RCC_SPDIFRXCLKSOURCE_PLL</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01536">stm32h7xx_hal_rcc_ex.h:1536</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___s_p_d_i_f_r_x___clock___source_html_ga28acdd60100e01c45556d8a5903736c5"><div class="ttname"><a href="group___r_c_c_ex___s_p_d_i_f_r_x___clock___source.html#ga28acdd60100e01c45556d8a5903736c5">RCC_SPDIFRXCLKSOURCE_HSI</a></div><div class="ttdeci">#define RCC_SPDIFRXCLKSOURCE_HSI</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01539">stm32h7xx_hal_rcc_ex.h:1539</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___s_p_d_i_f_r_x___clock___source_html_ga7d55b4b50c422af002ac3080469986a4"><div class="ttname"><a href="group___r_c_c_ex___s_p_d_i_f_r_x___clock___source.html#ga7d55b4b50c422af002ac3080469986a4">RCC_SPDIFRXCLKSOURCE_PLL2</a></div><div class="ttdeci">#define RCC_SPDIFRXCLKSOURCE_PLL2</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01537">stm32h7xx_hal_rcc_ex.h:1537</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___s_p_d_i_f_r_x___clock___source_html_gacb3279fa03f70c59133e7c10da4f2ee8"><div class="ttname"><a href="group___r_c_c_ex___s_p_d_i_f_r_x___clock___source.html#gacb3279fa03f70c59133e7c10da4f2ee8">RCC_SPDIFRXCLKSOURCE_PLL3</a></div><div class="ttdeci">#define RCC_SPDIFRXCLKSOURCE_PLL3</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01538">stm32h7xx_hal_rcc_ex.h:1538</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___s_p_i123___clock___source_html_ga0982b4a41a154d3e258fa248223d9747"><div class="ttname"><a href="group___r_c_c_ex___s_p_i123___clock___source.html#ga0982b4a41a154d3e258fa248223d9747">RCC_SPI123CLKSOURCE_PIN</a></div><div class="ttdeci">#define RCC_SPI123CLKSOURCE_PIN</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01062">stm32h7xx_hal_rcc_ex.h:1062</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___s_p_i123___clock___source_html_ga9eef1a3aa0b1e399cbee0a25402aff88"><div class="ttname"><a href="group___r_c_c_ex___s_p_i123___clock___source.html#ga9eef1a3aa0b1e399cbee0a25402aff88">RCC_SPI123CLKSOURCE_CLKP</a></div><div class="ttdeci">#define RCC_SPI123CLKSOURCE_CLKP</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01063">stm32h7xx_hal_rcc_ex.h:1063</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___s_p_i123___clock___source_html_gacbadc35126113cb8f1b53c6cc30e58ee"><div class="ttname"><a href="group___r_c_c_ex___s_p_i123___clock___source.html#gacbadc35126113cb8f1b53c6cc30e58ee">RCC_SPI123CLKSOURCE_PLL3</a></div><div class="ttdeci">#define RCC_SPI123CLKSOURCE_PLL3</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01061">stm32h7xx_hal_rcc_ex.h:1061</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___s_p_i123___clock___source_html_gae3bfafad4e86b1af48ed38cdd697e5c9"><div class="ttname"><a href="group___r_c_c_ex___s_p_i123___clock___source.html#gae3bfafad4e86b1af48ed38cdd697e5c9">RCC_SPI123CLKSOURCE_PLL</a></div><div class="ttdeci">#define RCC_SPI123CLKSOURCE_PLL</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01059">stm32h7xx_hal_rcc_ex.h:1059</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___s_p_i123___clock___source_html_gaf60b7d0ea15db9a37238dc94ab87f184"><div class="ttname"><a href="group___r_c_c_ex___s_p_i123___clock___source.html#gaf60b7d0ea15db9a37238dc94ab87f184">RCC_SPI123CLKSOURCE_PLL2</a></div><div class="ttdeci">#define RCC_SPI123CLKSOURCE_PLL2</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01060">stm32h7xx_hal_rcc_ex.h:1060</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___s_p_i45___clock___source_html_ga1a8e3c42cf77b5cfe95a410ba39f98dc"><div class="ttname"><a href="group___r_c_c_ex___s_p_i45___clock___source.html#ga1a8e3c42cf77b5cfe95a410ba39f98dc">RCC_SPI45CLKSOURCE_PCLK1</a></div><div class="ttdeci">#define RCC_SPI45CLKSOURCE_PCLK1</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01123">stm32h7xx_hal_rcc_ex.h:1123</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___s_p_i45___clock___source_html_ga684ce82d9175bd83580dfa9d317f752a"><div class="ttname"><a href="group___r_c_c_ex___s_p_i45___clock___source.html#ga684ce82d9175bd83580dfa9d317f752a">RCC_SPI45CLKSOURCE_PLL2</a></div><div class="ttdeci">#define RCC_SPI45CLKSOURCE_PLL2</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01124">stm32h7xx_hal_rcc_ex.h:1124</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___s_p_i45___clock___source_html_ga7e1c696dcae79089756372b5453d11f2"><div class="ttname"><a href="group___r_c_c_ex___s_p_i45___clock___source.html#ga7e1c696dcae79089756372b5453d11f2">RCC_SPI45CLKSOURCE_HSE</a></div><div class="ttdeci">#define RCC_SPI45CLKSOURCE_HSE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01128">stm32h7xx_hal_rcc_ex.h:1128</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___s_p_i45___clock___source_html_gaba0a58197b2c104dcf5ff0bc2006f387"><div class="ttname"><a href="group___r_c_c_ex___s_p_i45___clock___source.html#gaba0a58197b2c104dcf5ff0bc2006f387">RCC_SPI45CLKSOURCE_PLL3</a></div><div class="ttdeci">#define RCC_SPI45CLKSOURCE_PLL3</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01125">stm32h7xx_hal_rcc_ex.h:1125</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___s_p_i45___clock___source_html_gaf093d7e6a5c99e1b2d1dd5243dc2572c"><div class="ttname"><a href="group___r_c_c_ex___s_p_i45___clock___source.html#gaf093d7e6a5c99e1b2d1dd5243dc2572c">RCC_SPI45CLKSOURCE_HSI</a></div><div class="ttdeci">#define RCC_SPI45CLKSOURCE_HSI</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01126">stm32h7xx_hal_rcc_ex.h:1126</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___s_p_i45___clock___source_html_gaf4b1d99f669f1640d24e9eaa278c0adb"><div class="ttname"><a href="group___r_c_c_ex___s_p_i45___clock___source.html#gaf4b1d99f669f1640d24e9eaa278c0adb">RCC_SPI45CLKSOURCE_CSI</a></div><div class="ttdeci">#define RCC_SPI45CLKSOURCE_CSI</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01127">stm32h7xx_hal_rcc_ex.h:1127</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___s_p_i6___clock___source_html_ga0817fa9a51cc40c402b007dbd28f9716"><div class="ttname"><a href="group___r_c_c_ex___s_p_i6___clock___source.html#ga0817fa9a51cc40c402b007dbd28f9716">RCC_SPI6CLKSOURCE_PIN</a></div><div class="ttdeci">#define RCC_SPI6CLKSOURCE_PIN</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01183">stm32h7xx_hal_rcc_ex.h:1183</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___s_p_i6___clock___source_html_ga45e773e678525438afb65511204e138b"><div class="ttname"><a href="group___r_c_c_ex___s_p_i6___clock___source.html#ga45e773e678525438afb65511204e138b">RCC_SPI6CLKSOURCE_PLL3</a></div><div class="ttdeci">#define RCC_SPI6CLKSOURCE_PLL3</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01179">stm32h7xx_hal_rcc_ex.h:1179</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___s_p_i6___clock___source_html_ga4b4a6f2025575d875f99c8277f8d918d"><div class="ttname"><a href="group___r_c_c_ex___s_p_i6___clock___source.html#ga4b4a6f2025575d875f99c8277f8d918d">RCC_SPI6CLKSOURCE_HSE</a></div><div class="ttdeci">#define RCC_SPI6CLKSOURCE_HSE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01182">stm32h7xx_hal_rcc_ex.h:1182</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___s_p_i6___clock___source_html_ga4ce32f7d2f56ac96d6809f18761f16eb"><div class="ttname"><a href="group___r_c_c_ex___s_p_i6___clock___source.html#ga4ce32f7d2f56ac96d6809f18761f16eb">RCC_SPI6CLKSOURCE_CSI</a></div><div class="ttdeci">#define RCC_SPI6CLKSOURCE_CSI</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01181">stm32h7xx_hal_rcc_ex.h:1181</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___s_p_i6___clock___source_html_ga94283b1603f36abfb1280636d56bdb1d"><div class="ttname"><a href="group___r_c_c_ex___s_p_i6___clock___source.html#ga94283b1603f36abfb1280636d56bdb1d">RCC_SPI6CLKSOURCE_PLL2</a></div><div class="ttdeci">#define RCC_SPI6CLKSOURCE_PLL2</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01178">stm32h7xx_hal_rcc_ex.h:1178</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___s_p_i6___clock___source_html_gaaa20d4dd0e235b8bc8a5821c3de090e4"><div class="ttname"><a href="group___r_c_c_ex___s_p_i6___clock___source.html#gaaa20d4dd0e235b8bc8a5821c3de090e4">RCC_SPI6CLKSOURCE_PCLK4</a></div><div class="ttdeci">#define RCC_SPI6CLKSOURCE_PCLK4</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01177">stm32h7xx_hal_rcc_ex.h:1177</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___s_p_i6___clock___source_html_gad5f6da243f5ea158b13d4b271cba58e3"><div class="ttname"><a href="group___r_c_c_ex___s_p_i6___clock___source.html#gad5f6da243f5ea158b13d4b271cba58e3">RCC_SPI6CLKSOURCE_HSI</a></div><div class="ttdeci">#define RCC_SPI6CLKSOURCE_HSI</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01180">stm32h7xx_hal_rcc_ex.h:1180</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___s_p_i6___clock___source_html_gae7a778f5d8451b232aab8e5f0c6b760d"><div class="ttname"><a href="group___r_c_c_ex___s_p_i6___clock___source.html#gae7a778f5d8451b232aab8e5f0c6b760d">RCC_SPI6CLKSOURCE_D3PCLK1</a></div><div class="ttdeci">#define RCC_SPI6CLKSOURCE_D3PCLK1</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01176">stm32h7xx_hal_rcc_ex.h:1176</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___t_i_m___prescaler___selection_html_ga8151264a427f3eec6e6b641b8bbcbafa"><div class="ttname"><a href="group___r_c_c_ex___t_i_m___prescaler___selection.html#ga8151264a427f3eec6e6b641b8bbcbafa">RCC_TIMPRES_DESACTIVATED</a></div><div class="ttdeci">#define RCC_TIMPRES_DESACTIVATED</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01581">stm32h7xx_hal_rcc_ex.h:1581</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___t_i_m___prescaler___selection_html_gae93dc9065111c8aa0e44c30dacc38536"><div class="ttname"><a href="group___r_c_c_ex___t_i_m___prescaler___selection.html#gae93dc9065111c8aa0e44c30dacc38536">RCC_TIMPRES_ACTIVATED</a></div><div class="ttdeci">#define RCC_TIMPRES_ACTIVATED</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l01582">stm32h7xx_hal_rcc_ex.h:1582</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___u_s_a_r_t16___clock___source_html_ga2c35468d9c9a715041fa956aa0fdbea2"><div class="ttname"><a href="group___r_c_c_ex___u_s_a_r_t16___clock___source.html#ga2c35468d9c9a715041fa956aa0fdbea2">RCC_USART16CLKSOURCE_CSI</a></div><div class="ttdeci">#define RCC_USART16CLKSOURCE_CSI</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00578">stm32h7xx_hal_rcc_ex.h:578</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___u_s_a_r_t16___clock___source_html_ga483e0f749b5502232ff81ff1389206f4"><div class="ttname"><a href="group___r_c_c_ex___u_s_a_r_t16___clock___source.html#ga483e0f749b5502232ff81ff1389206f4">RCC_USART16CLKSOURCE_LSE</a></div><div class="ttdeci">#define RCC_USART16CLKSOURCE_LSE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00579">stm32h7xx_hal_rcc_ex.h:579</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___u_s_a_r_t16___clock___source_html_ga51e714999f5025f65333dd0aa3fff570"><div class="ttname"><a href="group___r_c_c_ex___u_s_a_r_t16___clock___source.html#ga51e714999f5025f65333dd0aa3fff570">RCC_USART16CLKSOURCE_PLL3</a></div><div class="ttdeci">#define RCC_USART16CLKSOURCE_PLL3</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00576">stm32h7xx_hal_rcc_ex.h:576</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___u_s_a_r_t16___clock___source_html_ga79a0c6d9edd464957521646ac448b0d2"><div class="ttname"><a href="group___r_c_c_ex___u_s_a_r_t16___clock___source.html#ga79a0c6d9edd464957521646ac448b0d2">RCC_USART16CLKSOURCE_PLL2</a></div><div class="ttdeci">#define RCC_USART16CLKSOURCE_PLL2</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00575">stm32h7xx_hal_rcc_ex.h:575</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___u_s_a_r_t16___clock___source_html_ga9af8c7d1c7c73a9ac2922b51f2f9fdfb"><div class="ttname"><a href="group___r_c_c_ex___u_s_a_r_t16___clock___source.html#ga9af8c7d1c7c73a9ac2922b51f2f9fdfb">RCC_USART16CLKSOURCE_HSI</a></div><div class="ttdeci">#define RCC_USART16CLKSOURCE_HSI</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00577">stm32h7xx_hal_rcc_ex.h:577</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___u_s_a_r_t16___clock___source_html_gaa437b084f1801cf187602874fac78099"><div class="ttname"><a href="group___r_c_c_ex___u_s_a_r_t16___clock___source.html#gaa437b084f1801cf187602874fac78099">RCC_USART16CLKSOURCE_PCLK2</a></div><div class="ttdeci">#define RCC_USART16CLKSOURCE_PCLK2</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00574">stm32h7xx_hal_rcc_ex.h:574</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___u_s_a_r_t234578___clock___source_html_ga27a5ab8288f33d584d746b0902255a47"><div class="ttname"><a href="group___r_c_c_ex___u_s_a_r_t234578___clock___source.html#ga27a5ab8288f33d584d746b0902255a47">RCC_USART234578CLKSOURCE_PCLK1</a></div><div class="ttdeci">#define RCC_USART234578CLKSOURCE_PCLK1</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00657">stm32h7xx_hal_rcc_ex.h:657</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___u_s_a_r_t234578___clock___source_html_ga3ec34de2376f899e2cf8e686641db386"><div class="ttname"><a href="group___r_c_c_ex___u_s_a_r_t234578___clock___source.html#ga3ec34de2376f899e2cf8e686641db386">RCC_USART234578CLKSOURCE_PLL3</a></div><div class="ttdeci">#define RCC_USART234578CLKSOURCE_PLL3</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00660">stm32h7xx_hal_rcc_ex.h:660</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___u_s_a_r_t234578___clock___source_html_ga4dd0846b76200dbd72e1d734caa861aa"><div class="ttname"><a href="group___r_c_c_ex___u_s_a_r_t234578___clock___source.html#ga4dd0846b76200dbd72e1d734caa861aa">RCC_USART234578CLKSOURCE_CSI</a></div><div class="ttdeci">#define RCC_USART234578CLKSOURCE_CSI</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00662">stm32h7xx_hal_rcc_ex.h:662</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___u_s_a_r_t234578___clock___source_html_ga6de28a2265e45e2b754ea7ca398fc087"><div class="ttname"><a href="group___r_c_c_ex___u_s_a_r_t234578___clock___source.html#ga6de28a2265e45e2b754ea7ca398fc087">RCC_USART234578CLKSOURCE_HSI</a></div><div class="ttdeci">#define RCC_USART234578CLKSOURCE_HSI</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00661">stm32h7xx_hal_rcc_ex.h:661</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___u_s_a_r_t234578___clock___source_html_gacae24e07e782d267e97c2944bc118ece"><div class="ttname"><a href="group___r_c_c_ex___u_s_a_r_t234578___clock___source.html#gacae24e07e782d267e97c2944bc118ece">RCC_USART234578CLKSOURCE_LSE</a></div><div class="ttdeci">#define RCC_USART234578CLKSOURCE_LSE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00663">stm32h7xx_hal_rcc_ex.h:663</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___u_s_a_r_t234578___clock___source_html_gad3d143447de46a306282b7f1c2b5c680"><div class="ttname"><a href="group___r_c_c_ex___u_s_a_r_t234578___clock___source.html#gad3d143447de46a306282b7f1c2b5c680">RCC_USART234578CLKSOURCE_PLL2</a></div><div class="ttdeci">#define RCC_USART234578CLKSOURCE_PLL2</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00659">stm32h7xx_hal_rcc_ex.h:659</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___u_s_b___clock___source_html_ga40ed0e91776c6dab9de2978a30a44190"><div class="ttname"><a href="group___r_c_c_ex___u_s_b___clock___source.html#ga40ed0e91776c6dab9de2978a30a44190">RCC_USBCLKSOURCE_PLL3</a></div><div class="ttdeci">#define RCC_USBCLKSOURCE_PLL3</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00951">stm32h7xx_hal_rcc_ex.h:951</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___u_s_b___clock___source_html_ga7c8ae5c57a3a902a17308812ea888cf5"><div class="ttname"><a href="group___r_c_c_ex___u_s_b___clock___source.html#ga7c8ae5c57a3a902a17308812ea888cf5">RCC_USBCLKSOURCE_PLL</a></div><div class="ttdeci">#define RCC_USBCLKSOURCE_PLL</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00950">stm32h7xx_hal_rcc_ex.h:950</a></div></div>
<div class="ttc" id="agroup___r_c_c_ex___u_s_b___clock___source_html_gab07d0cd905b63a05c953bc6e0daa9982"><div class="ttname"><a href="group___r_c_c_ex___u_s_b___clock___source.html#gab07d0cd905b63a05c953bc6e0daa9982">RCC_USBCLKSOURCE_HSI48</a></div><div class="ttdeci">#define RCC_USBCLKSOURCE_HSI48</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00952">stm32h7xx_hal_rcc_ex.h:952</a></div></div>
<div class="ttc" id="agroup___r_e_v___i_d_html_ga498b4d7f48050305fc773434d2ccfc96"><div class="ttname"><a href="group___r_e_v___i_d.html#ga498b4d7f48050305fc773434d2ccfc96">REV_ID_Y</a></div><div class="ttdeci">#define REV_ID_Y</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal_8h_source.html#l00060">stm32h7xx_hal.h:60</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h7xx___system___private___variables_html_gaa3016e42a01e5655e438fcf76e4ba5b0"><div class="ttname"><a href="group___s_t_m32_h7xx___system___private___variables.html#gaa3016e42a01e5655e438fcf76e4ba5b0">SystemD2Clock</a></div><div class="ttdeci">uint32_t SystemD2Clock</div><div class="ttdef"><b>Definition:</b> <a href="system__stm32h7xx_8c_source.html#l00114">system_stm32h7xx.c:114</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h7xx___system___private___variables_html_gaa3cd3e43291e81e795d642b79b6088e6"><div class="ttname"><a href="group___s_t_m32_h7xx___system___private___variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a></div><div class="ttdeci">uint32_t SystemCoreClock</div><div class="ttdef"><b>Definition:</b> <a href="system__stm32h7xx_8c_source.html#l00113">system_stm32h7xx.c:113</a></div></div>
<div class="ttc" id="agroup___s_t_m32_h7xx___system___private___variables_html_gac0142b24f5548d68accaf0d9b795c9e1"><div class="ttname"><a href="group___s_t_m32_h7xx___system___private___variables.html#gac0142b24f5548d68accaf0d9b795c9e1">D1CorePrescTable</a></div><div class="ttdeci">const uint8_t D1CorePrescTable[16]</div><div class="ttdef"><b>Definition:</b> <a href="system__stm32h7xx_8c_source.html#l00115">system_stm32h7xx.c:115</a></div></div>
<div class="ttc" id="agroup___u_s_b___d_e_f___exported___defines_html_ga070d2ce7b6bb7e5c05602aa8c308d0c4"><div class="ttname"><a href="group___u_s_b___d_e_f___exported___defines.html#ga070d2ce7b6bb7e5c05602aa8c308d0c4">NULL</a></div><div class="ttdeci">#define NULL</div><div class="ttdef"><b>Definition:</b> <a href="usbd__def_8h_source.html#l00045">usbd_def.h:45</a></div></div>
<div class="ttc" id="astm32h7xx__hal_8h_html"><div class="ttname"><a href="stm32h7xx__hal_8h.html">stm32h7xx_hal.h</a></div><div class="ttdoc">This file contains all the functions prototypes for the HAL module driver.</div></div>
<div class="ttc" id="astm32h7xx__hal__conf_8h_html_a4dcbff36a4b1cfd045c01d59084255d0"><div class="ttname"><a href="stm32h7xx__hal__conf_8h.html#a4dcbff36a4b1cfd045c01d59084255d0">CSI_VALUE</a></div><div class="ttdeci">#define CSI_VALUE</div><div class="ttdoc">Internal oscillator (CSI) default value. This value is the default CSI value after Reset.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__conf_8h_source.html#l00121">stm32h7xx_hal_conf.h:121</a></div></div>
<div class="ttc" id="astm32h7xx__hal__conf_8h_html_a631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="stm32h7xx__hal__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdoc">Uncomment the line below to expanse the &quot;assert_param&quot; macro in the HAL drivers code.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__conf_8h_source.html#l00503">stm32h7xx_hal_conf.h:503</a></div></div>
<div class="ttc" id="astm32h7xx__hal__conf_8h_html_a8c47c935e91e70569098b41718558648"><div class="ttname"><a href="stm32h7xx__hal__conf_8h.html#a8c47c935e91e70569098b41718558648">EXTERNAL_CLOCK_VALUE</a></div><div class="ttdeci">#define EXTERNAL_CLOCK_VALUE</div><div class="ttdoc">External clock source for I2S peripheral This value is used by the I2S HAL module to compute the I2S ...</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__conf_8h_source.html#l00157">stm32h7xx_hal_conf.h:157</a></div></div>
<div class="ttc" id="astm32h7xx__hal__conf_8h_html_aaa8c76e274d0f6dd2cefb5d0b17fbc37"><div class="ttname"><a href="stm32h7xx__hal__conf_8h.html#aaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a></div><div class="ttdeci">#define HSI_VALUE</div><div class="ttdoc">Internal High Speed oscillator (HSI) value. This value is used by the RCC HAL module to compute the s...</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__conf_8h_source.html#l00130">stm32h7xx_hal_conf.h:130</a></div></div>
<div class="ttc" id="astm32h7xx__hal__conf_8h_html_aeafcff4f57440c60e64812dddd13e7cb"><div class="ttname"><a href="stm32h7xx__hal__conf_8h.html#aeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a></div><div class="ttdeci">#define HSE_VALUE</div><div class="ttdoc">Adjust the value of External High Speed oscillator (HSE) used in your application....</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__conf_8h_source.html#l00109">stm32h7xx_hal_conf.h:109</a></div></div>
<div class="ttc" id="astm32h7xx__hal__def_8h_html_a5b44dfd2a26f85f7b628b0945daff2c3"><div class="ttname"><a href="stm32h7xx__hal__def_8h.html#a5b44dfd2a26f85f7b628b0945daff2c3">HAL_IS_BIT_SET</a></div><div class="ttdeci">#define HAL_IS_BIT_SET(REG, BIT)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__def_8h_source.html#l00061">stm32h7xx_hal_def.h:61</a></div></div>
<div class="ttc" id="astm32h7xx__hal__def_8h_html_a63c0679d1cb8b8c684fbb0632743478f"><div class="ttname"><a href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a></div><div class="ttdeci">HAL_StatusTypeDef</div><div class="ttdoc">HAL Status structures definition.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__def_8h_source.html#l00040">stm32h7xx_hal_def.h:41</a></div></div>
<div class="ttc" id="astm32h7xx__hal__def_8h_html_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5"><div class="ttname"><a href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5">HAL_TIMEOUT</a></div><div class="ttdeci">@ HAL_TIMEOUT</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__def_8h_source.html#l00046">stm32h7xx_hal_def.h:45</a></div></div>
<div class="ttc" id="astm32h7xx__hal__def_8h_html_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4"><div class="ttname"><a href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4">HAL_ERROR</a></div><div class="ttdeci">@ HAL_ERROR</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__def_8h_source.html#l00043">stm32h7xx_hal_def.h:43</a></div></div>
<div class="ttc" id="astm32h7xx__hal__def_8h_html_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632"><div class="ttname"><a href="stm32h7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632">HAL_OK</a></div><div class="ttdeci">@ HAL_OK</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__def_8h_source.html#l00042">stm32h7xx_hal_def.h:42</a></div></div>
<div class="ttc" id="astm32h7xx__hal__def_8h_html_a86d500a34c624c2cae56bc25a31b12f3"><div class="ttname"><a href="stm32h7xx__hal__def_8h.html#a86d500a34c624c2cae56bc25a31b12f3">UNUSED</a></div><div class="ttdeci">#define UNUSED(x)</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__def_8h_source.html#l00070">stm32h7xx_hal_def.h:70</a></div></div>
<div class="ttc" id="astm32h7xx__hal__def_8h_html_aad28bc64749c50dcedd6bf819fdc6974"><div class="ttname"><a href="stm32h7xx__hal__def_8h.html#aad28bc64749c50dcedd6bf819fdc6974">HAL_MAX_DELAY</a></div><div class="ttdeci">#define HAL_MAX_DELAY</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__def_8h_source.html#l00059">stm32h7xx_hal_def.h:59</a></div></div>
<div class="ttc" id="astruct_p_l_l1___clocks_type_def_html"><div class="ttname"><a href="struct_p_l_l1___clocks_type_def.html">PLL1_ClocksTypeDef</a></div><div class="ttdoc">RCC PLL1 Clocks structure definition.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00111">stm32h7xx_hal_rcc_ex.h:112</a></div></div>
<div class="ttc" id="astruct_p_l_l1___clocks_type_def_html_a10a577df67784eb604e643e00de75ac9"><div class="ttname"><a href="struct_p_l_l1___clocks_type_def.html#a10a577df67784eb604e643e00de75ac9">PLL1_ClocksTypeDef::PLL1_Q_Frequency</a></div><div class="ttdeci">uint32_t PLL1_Q_Frequency</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00114">stm32h7xx_hal_rcc_ex.h:114</a></div></div>
<div class="ttc" id="astruct_p_l_l1___clocks_type_def_html_a16fe5a250c66c30c2036962b5282c9ca"><div class="ttname"><a href="struct_p_l_l1___clocks_type_def.html#a16fe5a250c66c30c2036962b5282c9ca">PLL1_ClocksTypeDef::PLL1_P_Frequency</a></div><div class="ttdeci">uint32_t PLL1_P_Frequency</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00113">stm32h7xx_hal_rcc_ex.h:113</a></div></div>
<div class="ttc" id="astruct_p_l_l1___clocks_type_def_html_a63951bf9b7bfc4f1a651f85e7aeae8f6"><div class="ttname"><a href="struct_p_l_l1___clocks_type_def.html#a63951bf9b7bfc4f1a651f85e7aeae8f6">PLL1_ClocksTypeDef::PLL1_R_Frequency</a></div><div class="ttdeci">uint32_t PLL1_R_Frequency</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00115">stm32h7xx_hal_rcc_ex.h:115</a></div></div>
<div class="ttc" id="astruct_p_l_l2___clocks_type_def_html"><div class="ttname"><a href="struct_p_l_l2___clocks_type_def.html">PLL2_ClocksTypeDef</a></div><div class="ttdoc">RCC PLL2 Clocks structure definition.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00121">stm32h7xx_hal_rcc_ex.h:122</a></div></div>
<div class="ttc" id="astruct_p_l_l2___clocks_type_def_html_a20fe0e2c3e8e970013dc8ac261196a83"><div class="ttname"><a href="struct_p_l_l2___clocks_type_def.html#a20fe0e2c3e8e970013dc8ac261196a83">PLL2_ClocksTypeDef::PLL2_R_Frequency</a></div><div class="ttdeci">uint32_t PLL2_R_Frequency</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00125">stm32h7xx_hal_rcc_ex.h:125</a></div></div>
<div class="ttc" id="astruct_p_l_l2___clocks_type_def_html_a8d593d9adc8448a4912e52322f9db3bb"><div class="ttname"><a href="struct_p_l_l2___clocks_type_def.html#a8d593d9adc8448a4912e52322f9db3bb">PLL2_ClocksTypeDef::PLL2_Q_Frequency</a></div><div class="ttdeci">uint32_t PLL2_Q_Frequency</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00124">stm32h7xx_hal_rcc_ex.h:124</a></div></div>
<div class="ttc" id="astruct_p_l_l2___clocks_type_def_html_ad3c6da0c257e094ee41777e7079dd90c"><div class="ttname"><a href="struct_p_l_l2___clocks_type_def.html#ad3c6da0c257e094ee41777e7079dd90c">PLL2_ClocksTypeDef::PLL2_P_Frequency</a></div><div class="ttdeci">uint32_t PLL2_P_Frequency</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00123">stm32h7xx_hal_rcc_ex.h:123</a></div></div>
<div class="ttc" id="astruct_p_l_l3___clocks_type_def_html"><div class="ttname"><a href="struct_p_l_l3___clocks_type_def.html">PLL3_ClocksTypeDef</a></div><div class="ttdoc">RCC PLL3 Clocks structure definition.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00131">stm32h7xx_hal_rcc_ex.h:132</a></div></div>
<div class="ttc" id="astruct_p_l_l3___clocks_type_def_html_a06be9b7819d4e9009ea78c9ac1a68e9c"><div class="ttname"><a href="struct_p_l_l3___clocks_type_def.html#a06be9b7819d4e9009ea78c9ac1a68e9c">PLL3_ClocksTypeDef::PLL3_P_Frequency</a></div><div class="ttdeci">uint32_t PLL3_P_Frequency</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00133">stm32h7xx_hal_rcc_ex.h:133</a></div></div>
<div class="ttc" id="astruct_p_l_l3___clocks_type_def_html_a854763e028dd249fc4041e682fbdba11"><div class="ttname"><a href="struct_p_l_l3___clocks_type_def.html#a854763e028dd249fc4041e682fbdba11">PLL3_ClocksTypeDef::PLL3_R_Frequency</a></div><div class="ttdeci">uint32_t PLL3_R_Frequency</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00135">stm32h7xx_hal_rcc_ex.h:135</a></div></div>
<div class="ttc" id="astruct_p_l_l3___clocks_type_def_html_af27ca591d9171cf662708ed99a172f1b"><div class="ttname"><a href="struct_p_l_l3___clocks_type_def.html#af27ca591d9171cf662708ed99a172f1b">PLL3_ClocksTypeDef::PLL3_Q_Frequency</a></div><div class="ttdeci">uint32_t PLL3_Q_Frequency</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00134">stm32h7xx_hal_rcc_ex.h:134</a></div></div>
<div class="ttc" id="astruct_r_c_c___c_r_s_init_type_def_html"><div class="ttname"><a href="struct_r_c_c___c_r_s_init_type_def.html">RCC_CRSInitTypeDef</a></div><div class="ttdoc">RCC_CRS Init structure definition.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00295">stm32h7xx_hal_rcc_ex.h:296</a></div></div>
<div class="ttc" id="astruct_r_c_c___c_r_s_init_type_def_html_a33d4291a43bf4a02c59e67c23d090c32"><div class="ttname"><a href="struct_r_c_c___c_r_s_init_type_def.html#a33d4291a43bf4a02c59e67c23d090c32">RCC_CRSInitTypeDef::HSI48CalibrationValue</a></div><div class="ttdeci">uint32_t HSI48CalibrationValue</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00313">stm32h7xx_hal_rcc_ex.h:313</a></div></div>
<div class="ttc" id="astruct_r_c_c___c_r_s_init_type_def_html_a670045cfad50e7e4b3a31c0119d6e4fd"><div class="ttname"><a href="struct_r_c_c___c_r_s_init_type_def.html#a670045cfad50e7e4b3a31c0119d6e4fd">RCC_CRSInitTypeDef::ReloadValue</a></div><div class="ttdeci">uint32_t ReloadValue</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00306">stm32h7xx_hal_rcc_ex.h:306</a></div></div>
<div class="ttc" id="astruct_r_c_c___c_r_s_init_type_def_html_a70e47ab67aa8deb615b77b4b120c5863"><div class="ttname"><a href="struct_r_c_c___c_r_s_init_type_def.html#a70e47ab67aa8deb615b77b4b120c5863">RCC_CRSInitTypeDef::ErrorLimitValue</a></div><div class="ttdeci">uint32_t ErrorLimitValue</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00310">stm32h7xx_hal_rcc_ex.h:310</a></div></div>
<div class="ttc" id="astruct_r_c_c___c_r_s_init_type_def_html_a8ce78da716e053d4aa5a8c972524f4ad"><div class="ttname"><a href="struct_r_c_c___c_r_s_init_type_def.html#a8ce78da716e053d4aa5a8c972524f4ad">RCC_CRSInitTypeDef::Source</a></div><div class="ttdeci">uint32_t Source</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00300">stm32h7xx_hal_rcc_ex.h:300</a></div></div>
<div class="ttc" id="astruct_r_c_c___c_r_s_init_type_def_html_aa8163c013b720459c0e6a92c84d5bef9"><div class="ttname"><a href="struct_r_c_c___c_r_s_init_type_def.html#aa8163c013b720459c0e6a92c84d5bef9">RCC_CRSInitTypeDef::Polarity</a></div><div class="ttdeci">uint32_t Polarity</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00303">stm32h7xx_hal_rcc_ex.h:303</a></div></div>
<div class="ttc" id="astruct_r_c_c___c_r_s_init_type_def_html_affb82025da5b8d4a06e61f1690460f4d"><div class="ttname"><a href="struct_r_c_c___c_r_s_init_type_def.html#affb82025da5b8d4a06e61f1690460f4d">RCC_CRSInitTypeDef::Prescaler</a></div><div class="ttdeci">uint32_t Prescaler</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00297">stm32h7xx_hal_rcc_ex.h:297</a></div></div>
<div class="ttc" id="astruct_r_c_c___c_r_s_synchro_info_type_def_html"><div class="ttname"><a href="struct_r_c_c___c_r_s_synchro_info_type_def.html">RCC_CRSSynchroInfoTypeDef</a></div><div class="ttdoc">RCC_CRS Synchronization structure definition.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00321">stm32h7xx_hal_rcc_ex.h:322</a></div></div>
<div class="ttc" id="astruct_r_c_c___c_r_s_synchro_info_type_def_html_a25a4c347bbdb1f1c8f6d977fc83a0817"><div class="ttname"><a href="struct_r_c_c___c_r_s_synchro_info_type_def.html#a25a4c347bbdb1f1c8f6d977fc83a0817">RCC_CRSSynchroInfoTypeDef::FreqErrorDirection</a></div><div class="ttdeci">uint32_t FreqErrorDirection</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00333">stm32h7xx_hal_rcc_ex.h:333</a></div></div>
<div class="ttc" id="astruct_r_c_c___c_r_s_synchro_info_type_def_html_a33d4291a43bf4a02c59e67c23d090c32"><div class="ttname"><a href="struct_r_c_c___c_r_s_synchro_info_type_def.html#a33d4291a43bf4a02c59e67c23d090c32">RCC_CRSSynchroInfoTypeDef::HSI48CalibrationValue</a></div><div class="ttdeci">uint32_t HSI48CalibrationValue</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00326">stm32h7xx_hal_rcc_ex.h:326</a></div></div>
<div class="ttc" id="astruct_r_c_c___c_r_s_synchro_info_type_def_html_a4daae605939159f7f1dd079c6cfe59a8"><div class="ttname"><a href="struct_r_c_c___c_r_s_synchro_info_type_def.html#a4daae605939159f7f1dd079c6cfe59a8">RCC_CRSSynchroInfoTypeDef::FreqErrorCapture</a></div><div class="ttdeci">uint32_t FreqErrorCapture</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00329">stm32h7xx_hal_rcc_ex.h:329</a></div></div>
<div class="ttc" id="astruct_r_c_c___c_r_s_synchro_info_type_def_html_a670045cfad50e7e4b3a31c0119d6e4fd"><div class="ttname"><a href="struct_r_c_c___c_r_s_synchro_info_type_def.html#a670045cfad50e7e4b3a31c0119d6e4fd">RCC_CRSSynchroInfoTypeDef::ReloadValue</a></div><div class="ttdeci">uint32_t ReloadValue</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00323">stm32h7xx_hal_rcc_ex.h:323</a></div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l2_init_type_def_html"><div class="ttname"><a href="struct_r_c_c___p_l_l2_init_type_def.html">RCC_PLL2InitTypeDef</a></div><div class="ttdoc">PLL2 Clock structure definition.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00047">stm32h7xx_hal_rcc_ex.h:48</a></div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l2_init_type_def_html_a0390228752feb6154d24c930ecc5e77f"><div class="ttname"><a href="struct_r_c_c___p_l_l2_init_type_def.html#a0390228752feb6154d24c930ecc5e77f">RCC_PLL2InitTypeDef::PLL2Q</a></div><div class="ttdeci">uint32_t PLL2Q</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00062">stm32h7xx_hal_rcc_ex.h:62</a></div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l2_init_type_def_html_a31d2b90e692776de4068d1cced9529e9"><div class="ttname"><a href="struct_r_c_c___p_l_l2_init_type_def.html#a31d2b90e692776de4068d1cced9529e9">RCC_PLL2InitTypeDef::PLL2VCOSEL</a></div><div class="ttdeci">uint32_t PLL2VCOSEL</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00069">stm32h7xx_hal_rcc_ex.h:69</a></div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l2_init_type_def_html_a64e8a8643041abc8f6975b46f5bf23dd"><div class="ttname"><a href="struct_r_c_c___p_l_l2_init_type_def.html#a64e8a8643041abc8f6975b46f5bf23dd">RCC_PLL2InitTypeDef::PLL2RGE</a></div><div class="ttdeci">uint32_t PLL2RGE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00067">stm32h7xx_hal_rcc_ex.h:67</a></div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l2_init_type_def_html_a762f17d416d8eb4077efbb4902f6ee0c"><div class="ttname"><a href="struct_r_c_c___p_l_l2_init_type_def.html#a762f17d416d8eb4077efbb4902f6ee0c">RCC_PLL2InitTypeDef::PLL2N</a></div><div class="ttdeci">uint32_t PLL2N</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00053">stm32h7xx_hal_rcc_ex.h:53</a></div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l2_init_type_def_html_a83eca8b6efcc48c2201fbe14e08e7422"><div class="ttname"><a href="struct_r_c_c___p_l_l2_init_type_def.html#a83eca8b6efcc48c2201fbe14e08e7422">RCC_PLL2InitTypeDef::PLL2M</a></div><div class="ttdeci">uint32_t PLL2M</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00050">stm32h7xx_hal_rcc_ex.h:50</a></div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l2_init_type_def_html_aa92b48cc78194ebefd09891c76d978d9"><div class="ttname"><a href="struct_r_c_c___p_l_l2_init_type_def.html#aa92b48cc78194ebefd09891c76d978d9">RCC_PLL2InitTypeDef::PLL2P</a></div><div class="ttdeci">uint32_t PLL2P</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00058">stm32h7xx_hal_rcc_ex.h:58</a></div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l2_init_type_def_html_ab2038a39196a31cc9a4c5b70d048c6cc"><div class="ttname"><a href="struct_r_c_c___p_l_l2_init_type_def.html#ab2038a39196a31cc9a4c5b70d048c6cc">RCC_PLL2InitTypeDef::PLL2FRACN</a></div><div class="ttdeci">uint32_t PLL2FRACN</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00072">stm32h7xx_hal_rcc_ex.h:72</a></div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l2_init_type_def_html_adf7940e4bf0166ca23933077ab61ce0b"><div class="ttname"><a href="struct_r_c_c___p_l_l2_init_type_def.html#adf7940e4bf0166ca23933077ab61ce0b">RCC_PLL2InitTypeDef::PLL2R</a></div><div class="ttdeci">uint32_t PLL2R</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00065">stm32h7xx_hal_rcc_ex.h:65</a></div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l3_init_type_def_html"><div class="ttname"><a href="struct_r_c_c___p_l_l3_init_type_def.html">RCC_PLL3InitTypeDef</a></div><div class="ttdoc">PLL3 Clock structure definition.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00079">stm32h7xx_hal_rcc_ex.h:80</a></div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l3_init_type_def_html_a21a36271c6710b44403dbcfb419dc1fb"><div class="ttname"><a href="struct_r_c_c___p_l_l3_init_type_def.html#a21a36271c6710b44403dbcfb419dc1fb">RCC_PLL3InitTypeDef::PLL3N</a></div><div class="ttdeci">uint32_t PLL3N</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00085">stm32h7xx_hal_rcc_ex.h:85</a></div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l3_init_type_def_html_a3fd91d26d5651e1adccba173871475f5"><div class="ttname"><a href="struct_r_c_c___p_l_l3_init_type_def.html#a3fd91d26d5651e1adccba173871475f5">RCC_PLL3InitTypeDef::PLL3R</a></div><div class="ttdeci">uint32_t PLL3R</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00097">stm32h7xx_hal_rcc_ex.h:97</a></div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l3_init_type_def_html_a5587c368ebacdc27205eb832c2f91af6"><div class="ttname"><a href="struct_r_c_c___p_l_l3_init_type_def.html#a5587c368ebacdc27205eb832c2f91af6">RCC_PLL3InitTypeDef::PLL3M</a></div><div class="ttdeci">uint32_t PLL3M</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00082">stm32h7xx_hal_rcc_ex.h:82</a></div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l3_init_type_def_html_a67d78f132dc1414771190177e34165a2"><div class="ttname"><a href="struct_r_c_c___p_l_l3_init_type_def.html#a67d78f132dc1414771190177e34165a2">RCC_PLL3InitTypeDef::PLL3RGE</a></div><div class="ttdeci">uint32_t PLL3RGE</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00099">stm32h7xx_hal_rcc_ex.h:99</a></div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l3_init_type_def_html_a83f1fbc4b616e3e344c574154ca96402"><div class="ttname"><a href="struct_r_c_c___p_l_l3_init_type_def.html#a83f1fbc4b616e3e344c574154ca96402">RCC_PLL3InitTypeDef::PLL3VCOSEL</a></div><div class="ttdeci">uint32_t PLL3VCOSEL</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00101">stm32h7xx_hal_rcc_ex.h:101</a></div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l3_init_type_def_html_a9dd2986188104a0ef363cbc04c61ad0f"><div class="ttname"><a href="struct_r_c_c___p_l_l3_init_type_def.html#a9dd2986188104a0ef363cbc04c61ad0f">RCC_PLL3InitTypeDef::PLL3Q</a></div><div class="ttdeci">uint32_t PLL3Q</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00094">stm32h7xx_hal_rcc_ex.h:94</a></div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l3_init_type_def_html_aae5e3f3fa4d08e1167cd4aaad2711f5a"><div class="ttname"><a href="struct_r_c_c___p_l_l3_init_type_def.html#aae5e3f3fa4d08e1167cd4aaad2711f5a">RCC_PLL3InitTypeDef::PLL3P</a></div><div class="ttdeci">uint32_t PLL3P</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00090">stm32h7xx_hal_rcc_ex.h:90</a></div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l3_init_type_def_html_ab3f92197f68d0959987e610a0e938f7b"><div class="ttname"><a href="struct_r_c_c___p_l_l3_init_type_def.html#ab3f92197f68d0959987e610a0e938f7b">RCC_PLL3InitTypeDef::PLL3FRACN</a></div><div class="ttdeci">uint32_t PLL3FRACN</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00104">stm32h7xx_hal_rcc_ex.h:104</a></div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html">RCC_PeriphCLKInitTypeDef</a></div><div class="ttdoc">RCC extended clocks structure definition.</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00142">stm32h7xx_hal_rcc_ex.h:143</a></div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html_a051738051123d1e7e1e735eaf06d7fba"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#a051738051123d1e7e1e735eaf06d7fba">RCC_PeriphCLKInitTypeDef::CkperClockSelection</a></div><div class="ttdeci">uint32_t CkperClockSelection</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00175">stm32h7xx_hal_rcc_ex.h:175</a></div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html_a174913c08c7f3bcda4f6a97edbe8628b"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#a174913c08c7f3bcda4f6a97edbe8628b">RCC_PeriphCLKInitTypeDef::SdmmcClockSelection</a></div><div class="ttdeci">uint32_t SdmmcClockSelection</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00172">stm32h7xx_hal_rcc_ex.h:172</a></div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html_a175a36b5867bccd31a4a066da476fd80"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#a175a36b5867bccd31a4a066da476fd80">RCC_PeriphCLKInitTypeDef::PLL3</a></div><div class="ttdeci">RCC_PLL3InitTypeDef PLL3</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00150">stm32h7xx_hal_rcc_ex.h:150</a></div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html_a28e358df2e95d000ccf4984cd14250e8"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#a28e358df2e95d000ccf4984cd14250e8">RCC_PeriphCLKInitTypeDef::AdcClockSelection</a></div><div class="ttdeci">uint32_t AdcClockSelection</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00259">stm32h7xx_hal_rcc_ex.h:259</a></div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html_a2eb631fb934ebcd2a59e166582ade78c"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#a2eb631fb934ebcd2a59e166582ade78c">RCC_PeriphCLKInitTypeDef::Lptim345ClockSelection</a></div><div class="ttdeci">uint32_t Lptim345ClockSelection</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00256">stm32h7xx_hal_rcc_ex.h:256</a></div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html_a31e95932213f430767f8a3fa71b13c17"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#a31e95932213f430767f8a3fa71b13c17">RCC_PeriphCLKInitTypeDef::I2c123ClockSelection</a></div><div class="ttdeci">uint32_t I2c123ClockSelection</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00234">stm32h7xx_hal_rcc_ex.h:234</a></div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html_a3ed872be022ac98c5443730c10dfc5c4"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#a3ed872be022ac98c5443730c10dfc5c4">RCC_PeriphCLKInitTypeDef::TIMPresSelection</a></div><div class="ttdeci">uint32_t TIMPresSelection</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00280">stm32h7xx_hal_rcc_ex.h:280</a></div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html_a417ceec4819ae29f6b0cf9b455d985c4"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#a417ceec4819ae29f6b0cf9b455d985c4">RCC_PeriphCLKInitTypeDef::Lptim2ClockSelection</a></div><div class="ttdeci">uint32_t Lptim2ClockSelection</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00253">stm32h7xx_hal_rcc_ex.h:253</a></div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html_a4d9395629c1c0acaab6e26d27bff767f"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#a4d9395629c1c0acaab6e26d27bff767f">RCC_PeriphCLKInitTypeDef::SpdifrxClockSelection</a></div><div class="ttdeci">uint32_t SpdifrxClockSelection</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00202">stm32h7xx_hal_rcc_ex.h:202</a></div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html_a4fc582af08e1d5123cb69df41a412777"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#a4fc582af08e1d5123cb69df41a412777">RCC_PeriphCLKInitTypeDef::UsbClockSelection</a></div><div class="ttdeci">uint32_t UsbClockSelection</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00238">stm32h7xx_hal_rcc_ex.h:238</a></div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html_a5342634e61f15982b45ac98bc0754f31"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#a5342634e61f15982b45ac98bc0754f31">RCC_PeriphCLKInitTypeDef::PLL2</a></div><div class="ttdeci">RCC_PLL2InitTypeDef PLL2</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00147">stm32h7xx_hal_rcc_ex.h:147</a></div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html_a6a3119ef1737f9c82ef446ad74b3fd0e"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#a6a3119ef1737f9c82ef446ad74b3fd0e">RCC_PeriphCLKInitTypeDef::I2c4ClockSelection</a></div><div class="ttdeci">uint32_t I2c4ClockSelection</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00250">stm32h7xx_hal_rcc_ex.h:250</a></div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html_a6d9e430dc55e4e7875b3f7850a0def3c"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#a6d9e430dc55e4e7875b3f7850a0def3c">RCC_PeriphCLKInitTypeDef::CecClockSelection</a></div><div class="ttdeci">uint32_t CecClockSelection</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00241">stm32h7xx_hal_rcc_ex.h:241</a></div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html_a7123ff32cc22d9aef2ba9824d27c54ce"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#a7123ff32cc22d9aef2ba9824d27c54ce">RCC_PeriphCLKInitTypeDef::Sai1ClockSelection</a></div><div class="ttdeci">uint32_t Sai1ClockSelection</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00178">stm32h7xx_hal_rcc_ex.h:178</a></div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html_a75f3b81f202c54a91c968759db0ecf6e"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#a75f3b81f202c54a91c968759db0ecf6e">RCC_PeriphCLKInitTypeDef::Spi123ClockSelection</a></div><div class="ttdeci">uint32_t Spi123ClockSelection</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00196">stm32h7xx_hal_rcc_ex.h:196</a></div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html_a76b4f8efa54d7a59d686b8da6aab5e73"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#a76b4f8efa54d7a59d686b8da6aab5e73">RCC_PeriphCLKInitTypeDef::Dfsdm1ClockSelection</a></div><div class="ttdeci">uint32_t Dfsdm1ClockSelection</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00205">stm32h7xx_hal_rcc_ex.h:205</a></div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html_a82dae3f6a5ae6c184bd1b95a88d41fc2"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#a82dae3f6a5ae6c184bd1b95a88d41fc2">RCC_PeriphCLKInitTypeDef::PeriphClockSelection</a></div><div class="ttdeci">uint32_t PeriphClockSelection</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00144">stm32h7xx_hal_rcc_ex.h:144</a></div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html_a831cc6023077b77683871743290aa720"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#a831cc6023077b77683871743290aa720">RCC_PeriphCLKInitTypeDef::RTCClockSelection</a></div><div class="ttdeci">uint32_t RTCClockSelection</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00272">stm32h7xx_hal_rcc_ex.h:272</a></div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html_a85cccba6173592abc09b69859459de55"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#a85cccba6173592abc09b69859459de55">RCC_PeriphCLKInitTypeDef::Lpuart1ClockSelection</a></div><div class="ttdeci">uint32_t Lpuart1ClockSelection</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00247">stm32h7xx_hal_rcc_ex.h:247</a></div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html_aa45c8166ee733dd26bd9278edbb23d23"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#aa45c8166ee733dd26bd9278edbb23d23">RCC_PeriphCLKInitTypeDef::Usart16ClockSelection</a></div><div class="ttdeci">uint32_t Usart16ClockSelection</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00224">stm32h7xx_hal_rcc_ex.h:224</a></div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html_abed3ec857e0ee216ac90a3287741035a"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#abed3ec857e0ee216ac90a3287741035a">RCC_PeriphCLKInitTypeDef::Spi45ClockSelection</a></div><div class="ttdeci">uint32_t Spi45ClockSelection</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00199">stm32h7xx_hal_rcc_ex.h:199</a></div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html_ad2ddb2fbd0dbfc86cc5ae6dfab26b195"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#ad2ddb2fbd0dbfc86cc5ae6dfab26b195">RCC_PeriphCLKInitTypeDef::RngClockSelection</a></div><div class="ttdeci">uint32_t RngClockSelection</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00227">stm32h7xx_hal_rcc_ex.h:227</a></div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html_add8b46eef0569a1b9af4af413da0b634"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#add8b46eef0569a1b9af4af413da0b634">RCC_PeriphCLKInitTypeDef::FmcClockSelection</a></div><div class="ttdeci">uint32_t FmcClockSelection</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00153">stm32h7xx_hal_rcc_ex.h:153</a></div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html_ae25171683fc9359e790357e8d49fd1b8"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#ae25171683fc9359e790357e8d49fd1b8">RCC_PeriphCLKInitTypeDef::Spi6ClockSelection</a></div><div class="ttdeci">uint32_t Spi6ClockSelection</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00269">stm32h7xx_hal_rcc_ex.h:269</a></div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html_ae302304bf47f553c65d3618d17f84e3b"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#ae302304bf47f553c65d3618d17f84e3b">RCC_PeriphCLKInitTypeDef::Swpmi1ClockSelection</a></div><div class="ttdeci">uint32_t Swpmi1ClockSelection</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00218">stm32h7xx_hal_rcc_ex.h:218</a></div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html_ae6bfd4f746dcca2aba6d7b2a72a2bdb3"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#ae6bfd4f746dcca2aba6d7b2a72a2bdb3">RCC_PeriphCLKInitTypeDef::Lptim1ClockSelection</a></div><div class="ttdeci">uint32_t Lptim1ClockSelection</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00244">stm32h7xx_hal_rcc_ex.h:244</a></div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html_aedaf6244b914e772dbd8fb5726952c30"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#aedaf6244b914e772dbd8fb5726952c30">RCC_PeriphCLKInitTypeDef::Usart234578ClockSelection</a></div><div class="ttdeci">uint32_t Usart234578ClockSelection</div><div class="ttdef"><b>Definition:</b> <a href="stm32h7xx__hal__rcc__ex_8h_source.html#l00221">stm32h7xx_hal_rcc_ex.h:221</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
