Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4.1 (win64) Build 2117270 Tue Jan 30 15:32:00 MST 2018
| Date         : Mon Sep 23 16:26:00 2019
| Host         : Laptop-T470p running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file LED_TOP_timing_summary_routed.rpt -rpx LED_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : LED_TOP
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 31 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     35.686        0.000                      0                   47        0.129        0.000                      0                   47        3.000        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK_100Mhz              {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_100Mhz                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         35.686        0.000                      0                   47        0.226        0.000                      0                   47       19.500        0.000                       0                    33  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       35.689        0.000                      0                   47        0.226        0.000                      0                   47       19.500        0.000                       0                    33  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         35.686        0.000                      0                   47        0.129        0.000                      0                   47  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       35.686        0.000                      0                   47        0.129        0.000                      0                   47  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_100Mhz
  To Clock:  CLK_100Mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_100Mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_100Mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.686ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.686ns  (required time - arrival time)
  Source:                 tick_generator_inst/rvTick1ms_q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rvLedTemp_q_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.807ns  (logic 0.916ns (24.059%)  route 2.891ns (75.941%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 38.554 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          1.623    -0.844    tick_generator_inst/clk_out1
    SLICE_X60Y55         FDCE                                         r  tick_generator_inst/rvTick1ms_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDCE (Prop_fdce_C_Q)         0.518    -0.326 f  tick_generator_inst/rvTick1ms_q_reg[12]/Q
                         net (fo=2, routed)           0.842     0.516    tick_generator_inst/rvTick1ms_q[12]
    SLICE_X60Y54         LUT4 (Prop_lut4_I1_O)        0.124     0.640 f  tick_generator_inst/rvTick1ms_q[14]_i_3/O
                         net (fo=18, routed)          1.250     1.891    tick_generator_inst/rvTick1ms_q[14]_i_3_n_0
    SLICE_X63Y52         LUT6 (Prop_lut6_I0_O)        0.124     2.015 r  tick_generator_inst/rvTick1s_q[7]_i_1/O
                         net (fo=10, routed)          0.456     2.470    tick_generator_inst/rvTick1s_q[7]_i_1_n_0
    SLICE_X63Y52         LUT2 (Prop_lut2_I0_O)        0.150     2.620 r  tick_generator_inst/rvLedTemp_q[3]_i_1/O
                         net (fo=4, routed)           0.343     2.963    tick_generator_inst_n_1
    SLICE_X64Y53         FDCE                                         r  rvLedTemp_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          1.506    38.554    clk
    SLICE_X64Y53         FDCE                                         r  rvLedTemp_q_reg[0]/C
                         clock pessimism              0.564    39.118    
                         clock uncertainty           -0.098    39.020    
    SLICE_X64Y53         FDCE (Setup_fdce_C_CE)      -0.371    38.649    rvLedTemp_q_reg[0]
  -------------------------------------------------------------------
                         required time                         38.649    
                         arrival time                          -2.963    
  -------------------------------------------------------------------
                         slack                                 35.686    

Slack (MET) :             35.686ns  (required time - arrival time)
  Source:                 tick_generator_inst/rvTick1ms_q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rvLedTemp_q_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.807ns  (logic 0.916ns (24.059%)  route 2.891ns (75.941%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 38.554 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          1.623    -0.844    tick_generator_inst/clk_out1
    SLICE_X60Y55         FDCE                                         r  tick_generator_inst/rvTick1ms_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDCE (Prop_fdce_C_Q)         0.518    -0.326 f  tick_generator_inst/rvTick1ms_q_reg[12]/Q
                         net (fo=2, routed)           0.842     0.516    tick_generator_inst/rvTick1ms_q[12]
    SLICE_X60Y54         LUT4 (Prop_lut4_I1_O)        0.124     0.640 f  tick_generator_inst/rvTick1ms_q[14]_i_3/O
                         net (fo=18, routed)          1.250     1.891    tick_generator_inst/rvTick1ms_q[14]_i_3_n_0
    SLICE_X63Y52         LUT6 (Prop_lut6_I0_O)        0.124     2.015 r  tick_generator_inst/rvTick1s_q[7]_i_1/O
                         net (fo=10, routed)          0.456     2.470    tick_generator_inst/rvTick1s_q[7]_i_1_n_0
    SLICE_X63Y52         LUT2 (Prop_lut2_I0_O)        0.150     2.620 r  tick_generator_inst/rvLedTemp_q[3]_i_1/O
                         net (fo=4, routed)           0.343     2.963    tick_generator_inst_n_1
    SLICE_X64Y53         FDCE                                         r  rvLedTemp_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          1.506    38.554    clk
    SLICE_X64Y53         FDCE                                         r  rvLedTemp_q_reg[1]/C
                         clock pessimism              0.564    39.118    
                         clock uncertainty           -0.098    39.020    
    SLICE_X64Y53         FDCE (Setup_fdce_C_CE)      -0.371    38.649    rvLedTemp_q_reg[1]
  -------------------------------------------------------------------
                         required time                         38.649    
                         arrival time                          -2.963    
  -------------------------------------------------------------------
                         slack                                 35.686    

Slack (MET) :             35.686ns  (required time - arrival time)
  Source:                 tick_generator_inst/rvTick1ms_q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rvLedTemp_q_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.807ns  (logic 0.916ns (24.059%)  route 2.891ns (75.941%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 38.554 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          1.623    -0.844    tick_generator_inst/clk_out1
    SLICE_X60Y55         FDCE                                         r  tick_generator_inst/rvTick1ms_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDCE (Prop_fdce_C_Q)         0.518    -0.326 f  tick_generator_inst/rvTick1ms_q_reg[12]/Q
                         net (fo=2, routed)           0.842     0.516    tick_generator_inst/rvTick1ms_q[12]
    SLICE_X60Y54         LUT4 (Prop_lut4_I1_O)        0.124     0.640 f  tick_generator_inst/rvTick1ms_q[14]_i_3/O
                         net (fo=18, routed)          1.250     1.891    tick_generator_inst/rvTick1ms_q[14]_i_3_n_0
    SLICE_X63Y52         LUT6 (Prop_lut6_I0_O)        0.124     2.015 r  tick_generator_inst/rvTick1s_q[7]_i_1/O
                         net (fo=10, routed)          0.456     2.470    tick_generator_inst/rvTick1s_q[7]_i_1_n_0
    SLICE_X63Y52         LUT2 (Prop_lut2_I0_O)        0.150     2.620 r  tick_generator_inst/rvLedTemp_q[3]_i_1/O
                         net (fo=4, routed)           0.343     2.963    tick_generator_inst_n_1
    SLICE_X64Y53         FDCE                                         r  rvLedTemp_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          1.506    38.554    clk
    SLICE_X64Y53         FDCE                                         r  rvLedTemp_q_reg[2]/C
                         clock pessimism              0.564    39.118    
                         clock uncertainty           -0.098    39.020    
    SLICE_X64Y53         FDCE (Setup_fdce_C_CE)      -0.371    38.649    rvLedTemp_q_reg[2]
  -------------------------------------------------------------------
                         required time                         38.649    
                         arrival time                          -2.963    
  -------------------------------------------------------------------
                         slack                                 35.686    

Slack (MET) :             35.686ns  (required time - arrival time)
  Source:                 tick_generator_inst/rvTick1ms_q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rvLedTemp_q_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.807ns  (logic 0.916ns (24.059%)  route 2.891ns (75.941%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 38.554 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          1.623    -0.844    tick_generator_inst/clk_out1
    SLICE_X60Y55         FDCE                                         r  tick_generator_inst/rvTick1ms_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDCE (Prop_fdce_C_Q)         0.518    -0.326 f  tick_generator_inst/rvTick1ms_q_reg[12]/Q
                         net (fo=2, routed)           0.842     0.516    tick_generator_inst/rvTick1ms_q[12]
    SLICE_X60Y54         LUT4 (Prop_lut4_I1_O)        0.124     0.640 f  tick_generator_inst/rvTick1ms_q[14]_i_3/O
                         net (fo=18, routed)          1.250     1.891    tick_generator_inst/rvTick1ms_q[14]_i_3_n_0
    SLICE_X63Y52         LUT6 (Prop_lut6_I0_O)        0.124     2.015 r  tick_generator_inst/rvTick1s_q[7]_i_1/O
                         net (fo=10, routed)          0.456     2.470    tick_generator_inst/rvTick1s_q[7]_i_1_n_0
    SLICE_X63Y52         LUT2 (Prop_lut2_I0_O)        0.150     2.620 r  tick_generator_inst/rvLedTemp_q[3]_i_1/O
                         net (fo=4, routed)           0.343     2.963    tick_generator_inst_n_1
    SLICE_X64Y53         FDCE                                         r  rvLedTemp_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          1.506    38.554    clk
    SLICE_X64Y53         FDCE                                         r  rvLedTemp_q_reg[3]/C
                         clock pessimism              0.564    39.118    
                         clock uncertainty           -0.098    39.020    
    SLICE_X64Y53         FDCE (Setup_fdce_C_CE)      -0.371    38.649    rvLedTemp_q_reg[3]
  -------------------------------------------------------------------
                         required time                         38.649    
                         arrival time                          -2.963    
  -------------------------------------------------------------------
                         slack                                 35.686    

Slack (MET) :             36.305ns  (required time - arrival time)
  Source:                 tick_generator_inst/rvTick1ms_q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tick_generator_inst/rvTick1s_q_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.354ns  (logic 0.766ns (22.836%)  route 2.588ns (77.164%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 38.554 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          1.623    -0.844    tick_generator_inst/clk_out1
    SLICE_X60Y55         FDCE                                         r  tick_generator_inst/rvTick1ms_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDCE (Prop_fdce_C_Q)         0.518    -0.326 f  tick_generator_inst/rvTick1ms_q_reg[12]/Q
                         net (fo=2, routed)           0.842     0.516    tick_generator_inst/rvTick1ms_q[12]
    SLICE_X60Y54         LUT4 (Prop_lut4_I1_O)        0.124     0.640 f  tick_generator_inst/rvTick1ms_q[14]_i_3/O
                         net (fo=18, routed)          1.250     1.891    tick_generator_inst/rvTick1ms_q[14]_i_3_n_0
    SLICE_X63Y52         LUT6 (Prop_lut6_I0_O)        0.124     2.015 r  tick_generator_inst/rvTick1s_q[7]_i_1/O
                         net (fo=10, routed)          0.496     2.510    tick_generator_inst/rvTick1s_q[7]_i_1_n_0
    SLICE_X62Y53         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          1.506    38.554    tick_generator_inst/clk_out1
    SLICE_X62Y53         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[0]/C
                         clock pessimism              0.564    39.118    
                         clock uncertainty           -0.098    39.020    
    SLICE_X62Y53         FDCE (Setup_fdce_C_CE)      -0.205    38.815    tick_generator_inst/rvTick1s_q_reg[0]
  -------------------------------------------------------------------
                         required time                         38.815    
                         arrival time                          -2.510    
  -------------------------------------------------------------------
                         slack                                 36.305    

Slack (MET) :             36.305ns  (required time - arrival time)
  Source:                 tick_generator_inst/rvTick1ms_q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tick_generator_inst/rvTick1s_q_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.354ns  (logic 0.766ns (22.836%)  route 2.588ns (77.164%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 38.554 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          1.623    -0.844    tick_generator_inst/clk_out1
    SLICE_X60Y55         FDCE                                         r  tick_generator_inst/rvTick1ms_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDCE (Prop_fdce_C_Q)         0.518    -0.326 f  tick_generator_inst/rvTick1ms_q_reg[12]/Q
                         net (fo=2, routed)           0.842     0.516    tick_generator_inst/rvTick1ms_q[12]
    SLICE_X60Y54         LUT4 (Prop_lut4_I1_O)        0.124     0.640 f  tick_generator_inst/rvTick1ms_q[14]_i_3/O
                         net (fo=18, routed)          1.250     1.891    tick_generator_inst/rvTick1ms_q[14]_i_3_n_0
    SLICE_X63Y52         LUT6 (Prop_lut6_I0_O)        0.124     2.015 r  tick_generator_inst/rvTick1s_q[7]_i_1/O
                         net (fo=10, routed)          0.496     2.510    tick_generator_inst/rvTick1s_q[7]_i_1_n_0
    SLICE_X62Y53         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          1.506    38.554    tick_generator_inst/clk_out1
    SLICE_X62Y53         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[1]/C
                         clock pessimism              0.564    39.118    
                         clock uncertainty           -0.098    39.020    
    SLICE_X62Y53         FDCE (Setup_fdce_C_CE)      -0.205    38.815    tick_generator_inst/rvTick1s_q_reg[1]
  -------------------------------------------------------------------
                         required time                         38.815    
                         arrival time                          -2.510    
  -------------------------------------------------------------------
                         slack                                 36.305    

Slack (MET) :             36.305ns  (required time - arrival time)
  Source:                 tick_generator_inst/rvTick1ms_q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tick_generator_inst/rvTick1s_q_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.354ns  (logic 0.766ns (22.836%)  route 2.588ns (77.164%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 38.554 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          1.623    -0.844    tick_generator_inst/clk_out1
    SLICE_X60Y55         FDCE                                         r  tick_generator_inst/rvTick1ms_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDCE (Prop_fdce_C_Q)         0.518    -0.326 f  tick_generator_inst/rvTick1ms_q_reg[12]/Q
                         net (fo=2, routed)           0.842     0.516    tick_generator_inst/rvTick1ms_q[12]
    SLICE_X60Y54         LUT4 (Prop_lut4_I1_O)        0.124     0.640 f  tick_generator_inst/rvTick1ms_q[14]_i_3/O
                         net (fo=18, routed)          1.250     1.891    tick_generator_inst/rvTick1ms_q[14]_i_3_n_0
    SLICE_X63Y52         LUT6 (Prop_lut6_I0_O)        0.124     2.015 r  tick_generator_inst/rvTick1s_q[7]_i_1/O
                         net (fo=10, routed)          0.496     2.510    tick_generator_inst/rvTick1s_q[7]_i_1_n_0
    SLICE_X62Y53         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          1.506    38.554    tick_generator_inst/clk_out1
    SLICE_X62Y53         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[2]/C
                         clock pessimism              0.564    39.118    
                         clock uncertainty           -0.098    39.020    
    SLICE_X62Y53         FDCE (Setup_fdce_C_CE)      -0.205    38.815    tick_generator_inst/rvTick1s_q_reg[2]
  -------------------------------------------------------------------
                         required time                         38.815    
                         arrival time                          -2.510    
  -------------------------------------------------------------------
                         slack                                 36.305    

Slack (MET) :             36.305ns  (required time - arrival time)
  Source:                 tick_generator_inst/rvTick1ms_q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tick_generator_inst/rvTick1s_q_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.354ns  (logic 0.766ns (22.836%)  route 2.588ns (77.164%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 38.554 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          1.623    -0.844    tick_generator_inst/clk_out1
    SLICE_X60Y55         FDCE                                         r  tick_generator_inst/rvTick1ms_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDCE (Prop_fdce_C_Q)         0.518    -0.326 f  tick_generator_inst/rvTick1ms_q_reg[12]/Q
                         net (fo=2, routed)           0.842     0.516    tick_generator_inst/rvTick1ms_q[12]
    SLICE_X60Y54         LUT4 (Prop_lut4_I1_O)        0.124     0.640 f  tick_generator_inst/rvTick1ms_q[14]_i_3/O
                         net (fo=18, routed)          1.250     1.891    tick_generator_inst/rvTick1ms_q[14]_i_3_n_0
    SLICE_X63Y52         LUT6 (Prop_lut6_I0_O)        0.124     2.015 r  tick_generator_inst/rvTick1s_q[7]_i_1/O
                         net (fo=10, routed)          0.496     2.510    tick_generator_inst/rvTick1s_q[7]_i_1_n_0
    SLICE_X62Y53         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          1.506    38.554    tick_generator_inst/clk_out1
    SLICE_X62Y53         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[5]/C
                         clock pessimism              0.564    39.118    
                         clock uncertainty           -0.098    39.020    
    SLICE_X62Y53         FDCE (Setup_fdce_C_CE)      -0.205    38.815    tick_generator_inst/rvTick1s_q_reg[5]
  -------------------------------------------------------------------
                         required time                         38.815    
                         arrival time                          -2.510    
  -------------------------------------------------------------------
                         slack                                 36.305    

Slack (MET) :             36.400ns  (required time - arrival time)
  Source:                 tick_generator_inst/rvTick1ms_q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tick_generator_inst/rvTick1s_q_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.261ns  (logic 0.766ns (23.492%)  route 2.495ns (76.508%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 38.555 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          1.623    -0.844    tick_generator_inst/clk_out1
    SLICE_X60Y55         FDCE                                         r  tick_generator_inst/rvTick1ms_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDCE (Prop_fdce_C_Q)         0.518    -0.326 f  tick_generator_inst/rvTick1ms_q_reg[12]/Q
                         net (fo=2, routed)           0.842     0.516    tick_generator_inst/rvTick1ms_q[12]
    SLICE_X60Y54         LUT4 (Prop_lut4_I1_O)        0.124     0.640 f  tick_generator_inst/rvTick1ms_q[14]_i_3/O
                         net (fo=18, routed)          1.250     1.891    tick_generator_inst/rvTick1ms_q[14]_i_3_n_0
    SLICE_X63Y52         LUT6 (Prop_lut6_I0_O)        0.124     2.015 r  tick_generator_inst/rvTick1s_q[7]_i_1/O
                         net (fo=10, routed)          0.402     2.417    tick_generator_inst/rvTick1s_q[7]_i_1_n_0
    SLICE_X62Y52         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          1.507    38.555    tick_generator_inst/clk_out1
    SLICE_X62Y52         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[3]/C
                         clock pessimism              0.564    39.119    
                         clock uncertainty           -0.098    39.021    
    SLICE_X62Y52         FDCE (Setup_fdce_C_CE)      -0.205    38.816    tick_generator_inst/rvTick1s_q_reg[3]
  -------------------------------------------------------------------
                         required time                         38.816    
                         arrival time                          -2.417    
  -------------------------------------------------------------------
                         slack                                 36.400    

Slack (MET) :             36.400ns  (required time - arrival time)
  Source:                 tick_generator_inst/rvTick1ms_q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tick_generator_inst/rvTick1s_q_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.261ns  (logic 0.766ns (23.492%)  route 2.495ns (76.508%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 38.555 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          1.623    -0.844    tick_generator_inst/clk_out1
    SLICE_X60Y55         FDCE                                         r  tick_generator_inst/rvTick1ms_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDCE (Prop_fdce_C_Q)         0.518    -0.326 f  tick_generator_inst/rvTick1ms_q_reg[12]/Q
                         net (fo=2, routed)           0.842     0.516    tick_generator_inst/rvTick1ms_q[12]
    SLICE_X60Y54         LUT4 (Prop_lut4_I1_O)        0.124     0.640 f  tick_generator_inst/rvTick1ms_q[14]_i_3/O
                         net (fo=18, routed)          1.250     1.891    tick_generator_inst/rvTick1ms_q[14]_i_3_n_0
    SLICE_X63Y52         LUT6 (Prop_lut6_I0_O)        0.124     2.015 r  tick_generator_inst/rvTick1s_q[7]_i_1/O
                         net (fo=10, routed)          0.402     2.417    tick_generator_inst/rvTick1s_q[7]_i_1_n_0
    SLICE_X62Y52         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          1.507    38.555    tick_generator_inst/clk_out1
    SLICE_X62Y52         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[4]/C
                         clock pessimism              0.564    39.119    
                         clock uncertainty           -0.098    39.021    
    SLICE_X62Y52         FDCE (Setup_fdce_C_CE)      -0.205    38.816    tick_generator_inst/rvTick1s_q_reg[4]
  -------------------------------------------------------------------
                         required time                         38.816    
                         arrival time                          -2.417    
  -------------------------------------------------------------------
                         slack                                 36.400    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 tick_generator_inst/rvTick1s_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tick_generator_inst/rvTick1s_q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.782%)  route 0.147ns (44.218%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          0.592    -0.555    tick_generator_inst/clk_out1
    SLICE_X62Y52         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y52         FDCE (Prop_fdce_C_Q)         0.141    -0.414 r  tick_generator_inst/rvTick1s_q_reg[3]/Q
                         net (fo=5, routed)           0.147    -0.267    tick_generator_inst/rvTick1s_q[3]
    SLICE_X62Y53         LUT6 (Prop_lut6_I1_O)        0.045    -0.222 r  tick_generator_inst/rvTick1s_q[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    tick_generator_inst/rvTick1s_d[5]
    SLICE_X62Y53         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          0.861    -0.793    tick_generator_inst/clk_out1
    SLICE_X62Y53         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[5]/C
                         clock pessimism              0.253    -0.540    
    SLICE_X62Y53         FDCE (Hold_fdce_C_D)         0.092    -0.448    tick_generator_inst/rvTick1s_q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 tick_generator_inst/rvTick1ms_q_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tick_generator_inst/rvTick1ms_q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.636%)  route 0.160ns (43.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          0.590    -0.557    tick_generator_inst/clk_out1
    SLICE_X60Y55         FDCE                                         r  tick_generator_inst/rvTick1ms_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDCE (Prop_fdce_C_Q)         0.164    -0.393 f  tick_generator_inst/rvTick1ms_q_reg[14]/Q
                         net (fo=19, routed)          0.160    -0.233    tick_generator_inst/rvTick1ms_q[14]
    SLICE_X60Y54         LUT6 (Prop_lut6_I1_O)        0.045    -0.188 r  tick_generator_inst/rvTick1ms_q[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    tick_generator_inst/rvTick1ms_d[11]
    SLICE_X60Y54         FDCE                                         r  tick_generator_inst/rvTick1ms_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          0.860    -0.795    tick_generator_inst/clk_out1
    SLICE_X60Y54         FDCE                                         r  tick_generator_inst/rvTick1ms_q_reg[11]/C
                         clock pessimism              0.254    -0.541    
    SLICE_X60Y54         FDCE (Hold_fdce_C_D)         0.121    -0.420    tick_generator_inst/rvTick1ms_q_reg[11]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 tick_generator_inst/rvTick5ms_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tick_generator_inst/rvTick5ms_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          0.592    -0.555    tick_generator_inst/clk_out1
    SLICE_X64Y52         FDCE                                         r  tick_generator_inst/rvTick5ms_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDCE (Prop_fdce_C_Q)         0.164    -0.391 r  tick_generator_inst/rvTick5ms_q_reg[3]/Q
                         net (fo=2, routed)           0.163    -0.228    tick_generator_inst/rvTick5ms_q_reg[3]
    SLICE_X64Y52         LUT4 (Prop_lut4_I0_O)        0.043    -0.185 r  tick_generator_inst/rvTick5ms_q[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.185    tick_generator_inst/rvTick5ms_d[3]
    SLICE_X64Y52         FDCE                                         r  tick_generator_inst/rvTick5ms_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          0.863    -0.792    tick_generator_inst/clk_out1
    SLICE_X64Y52         FDCE                                         r  tick_generator_inst/rvTick5ms_q_reg[3]/C
                         clock pessimism              0.237    -0.555    
    SLICE_X64Y52         FDCE (Hold_fdce_C_D)         0.133    -0.422    tick_generator_inst/rvTick5ms_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 tick_generator_inst/rvTick1s_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tick_generator_inst/rvTick1s_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.547%)  route 0.161ns (46.453%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          0.591    -0.556    tick_generator_inst/clk_out1
    SLICE_X62Y53         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDCE (Prop_fdce_C_Q)         0.141    -0.415 r  tick_generator_inst/rvTick1s_q_reg[1]/Q
                         net (fo=7, routed)           0.161    -0.254    tick_generator_inst/rvTick1s_q[1]
    SLICE_X62Y52         LUT6 (Prop_lut6_I3_O)        0.045    -0.209 r  tick_generator_inst/rvTick1s_q[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    tick_generator_inst/rvTick1s_d[3]
    SLICE_X62Y52         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          0.863    -0.792    tick_generator_inst/clk_out1
    SLICE_X62Y52         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[3]/C
                         clock pessimism              0.253    -0.539    
    SLICE_X62Y52         FDCE (Hold_fdce_C_D)         0.092    -0.447    tick_generator_inst/rvTick1s_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 tick_generator_inst/rvTick5ms_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tick_generator_inst/rvTick5ms_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.188ns (47.799%)  route 0.205ns (52.201%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          0.592    -0.555    tick_generator_inst/clk_out1
    SLICE_X63Y52         FDCE                                         r  tick_generator_inst/rvTick5ms_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDCE (Prop_fdce_C_Q)         0.141    -0.414 r  tick_generator_inst/rvTick5ms_q_reg[0]/Q
                         net (fo=5, routed)           0.205    -0.209    tick_generator_inst/rvTick5ms_q_reg[0]
    SLICE_X64Y52         LUT4 (Prop_lut4_I0_O)        0.047    -0.162 r  tick_generator_inst/rvTick5ms_q[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.162    tick_generator_inst/rvTick5ms_d[2]
    SLICE_X64Y52         FDCE                                         r  tick_generator_inst/rvTick5ms_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          0.863    -0.792    tick_generator_inst/clk_out1
    SLICE_X64Y52         FDCE                                         r  tick_generator_inst/rvTick5ms_q_reg[2]/C
                         clock pessimism              0.253    -0.539    
    SLICE_X64Y52         FDCE (Hold_fdce_C_D)         0.131    -0.408    tick_generator_inst/rvTick5ms_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 tick_generator_inst/rvTick1ms_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tick_generator_inst/rvTick1ms_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.430%)  route 0.161ns (43.570%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          0.591    -0.556    tick_generator_inst/clk_out1
    SLICE_X60Y51         FDCE                                         r  tick_generator_inst/rvTick1ms_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y51         FDCE (Prop_fdce_C_Q)         0.164    -0.392 f  tick_generator_inst/rvTick1ms_q_reg[0]/Q
                         net (fo=3, routed)           0.161    -0.231    tick_generator_inst/rvTick1ms_q[0]
    SLICE_X60Y51         LUT6 (Prop_lut6_I5_O)        0.045    -0.186 r  tick_generator_inst/rvTick1ms_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.186    tick_generator_inst/rvTick1ms_d[0]
    SLICE_X60Y51         FDCE                                         r  tick_generator_inst/rvTick1ms_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          0.861    -0.794    tick_generator_inst/clk_out1
    SLICE_X60Y51         FDCE                                         r  tick_generator_inst/rvTick1ms_q_reg[0]/C
                         clock pessimism              0.238    -0.556    
    SLICE_X60Y51         FDCE (Hold_fdce_C_D)         0.121    -0.435    tick_generator_inst/rvTick1ms_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 tick_generator_inst/rvTick5ms_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tick_generator_inst/rvTick5ms_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.532%)  route 0.205ns (52.468%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          0.592    -0.555    tick_generator_inst/clk_out1
    SLICE_X63Y52         FDCE                                         r  tick_generator_inst/rvTick5ms_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDCE (Prop_fdce_C_Q)         0.141    -0.414 r  tick_generator_inst/rvTick5ms_q_reg[0]/Q
                         net (fo=5, routed)           0.205    -0.209    tick_generator_inst/rvTick5ms_q_reg[0]
    SLICE_X64Y52         LUT2 (Prop_lut2_I0_O)        0.045    -0.164 r  tick_generator_inst/rvTick5ms_q[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.164    tick_generator_inst/rvTick5ms_d[1]
    SLICE_X64Y52         FDCE                                         r  tick_generator_inst/rvTick5ms_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          0.863    -0.792    tick_generator_inst/clk_out1
    SLICE_X64Y52         FDCE                                         r  tick_generator_inst/rvTick5ms_q_reg[1]/C
                         clock pessimism              0.253    -0.539    
    SLICE_X64Y52         FDCE (Hold_fdce_C_D)         0.121    -0.418    tick_generator_inst/rvTick5ms_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 tick_generator_inst/rvTick1s_q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tick_generator_inst/rvTick1s_q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          0.592    -0.555    tick_generator_inst/clk_out1
    SLICE_X62Y52         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y52         FDCE (Prop_fdce_C_Q)         0.141    -0.414 r  tick_generator_inst/rvTick1s_q_reg[6]/Q
                         net (fo=3, routed)           0.185    -0.229    tick_generator_inst/rvTick1s_q[6]
    SLICE_X62Y52         LUT4 (Prop_lut4_I1_O)        0.042    -0.187 r  tick_generator_inst/rvTick1s_q[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.187    tick_generator_inst/rvTick1s_d[7]
    SLICE_X62Y52         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          0.863    -0.792    tick_generator_inst/clk_out1
    SLICE_X62Y52         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[7]/C
                         clock pessimism              0.237    -0.555    
    SLICE_X62Y52         FDCE (Hold_fdce_C_D)         0.107    -0.448    tick_generator_inst/rvTick1s_q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 tick_generator_inst/rvTick5ms_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tick_generator_inst/rvTick5ms_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          0.592    -0.555    tick_generator_inst/clk_out1
    SLICE_X63Y52         FDCE                                         r  tick_generator_inst/rvTick5ms_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDCE (Prop_fdce_C_Q)         0.141    -0.414 f  tick_generator_inst/rvTick5ms_q_reg[0]/Q
                         net (fo=5, routed)           0.168    -0.246    tick_generator_inst/rvTick5ms_q_reg[0]
    SLICE_X63Y52         LUT2 (Prop_lut2_I0_O)        0.045    -0.201 r  tick_generator_inst/rvTick5ms_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    tick_generator_inst/rvTick5ms_d[0]
    SLICE_X63Y52         FDCE                                         r  tick_generator_inst/rvTick5ms_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          0.863    -0.792    tick_generator_inst/clk_out1
    SLICE_X63Y52         FDCE                                         r  tick_generator_inst/rvTick5ms_q_reg[0]/C
                         clock pessimism              0.237    -0.555    
    SLICE_X63Y52         FDCE (Hold_fdce_C_D)         0.091    -0.464    tick_generator_inst/rvTick5ms_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 tick_generator_inst/rvTick1s_q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tick_generator_inst/rvTick1s_q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          0.592    -0.555    tick_generator_inst/clk_out1
    SLICE_X62Y52         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y52         FDCE (Prop_fdce_C_Q)         0.141    -0.414 r  tick_generator_inst/rvTick1s_q_reg[6]/Q
                         net (fo=3, routed)           0.185    -0.229    tick_generator_inst/rvTick1s_q[6]
    SLICE_X62Y52         LUT4 (Prop_lut4_I3_O)        0.045    -0.184 r  tick_generator_inst/rvTick1s_q[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.184    tick_generator_inst/rvTick1s_d[6]
    SLICE_X62Y52         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          0.863    -0.792    tick_generator_inst/clk_out1
    SLICE_X62Y52         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[6]/C
                         clock pessimism              0.237    -0.555    
    SLICE_X62Y52         FDCE (Hold_fdce_C_D)         0.091    -0.464    tick_generator_inst/rvTick1s_q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   clk_wiz_0_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X64Y53     rvLedTemp_q_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X64Y53     rvLedTemp_q_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X64Y53     rvLedTemp_q_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X64Y53     rvLedTemp_q_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X60Y51     tick_generator_inst/rvTick1ms_q_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X60Y54     tick_generator_inst/rvTick1ms_q_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X60Y54     tick_generator_inst/rvTick1ms_q_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X60Y55     tick_generator_inst/rvTick1ms_q_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y1  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y54     tick_generator_inst/rvTick1ms_q_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y54     tick_generator_inst/rvTick1ms_q_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y55     tick_generator_inst/rvTick1ms_q_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y55     tick_generator_inst/rvTick1ms_q_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y55     tick_generator_inst/rvTick1ms_q_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y53     tick_generator_inst/rvTick1ms_q_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y53     tick_generator_inst/rvTick1ms_q_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y53     tick_generator_inst/rvTick1ms_q_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y53     tick_generator_inst/rvTick1ms_q_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y54     tick_generator_inst/rvTick1ms_q_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X64Y53     rvLedTemp_q_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X64Y53     rvLedTemp_q_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X64Y53     rvLedTemp_q_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X64Y53     rvLedTemp_q_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X64Y53     rvLedTemp_q_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X64Y53     rvLedTemp_q_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X64Y53     rvLedTemp_q_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X64Y53     rvLedTemp_q_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y51     tick_generator_inst/rvTick1ms_q_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y54     tick_generator_inst/rvTick1ms_q_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_wiz_0_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_100Mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.689ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.689ns  (required time - arrival time)
  Source:                 tick_generator_inst/rvTick1ms_q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rvLedTemp_q_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.807ns  (logic 0.916ns (24.059%)  route 2.891ns (75.941%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 38.554 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          1.623    -0.844    tick_generator_inst/clk_out1
    SLICE_X60Y55         FDCE                                         r  tick_generator_inst/rvTick1ms_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDCE (Prop_fdce_C_Q)         0.518    -0.326 f  tick_generator_inst/rvTick1ms_q_reg[12]/Q
                         net (fo=2, routed)           0.842     0.516    tick_generator_inst/rvTick1ms_q[12]
    SLICE_X60Y54         LUT4 (Prop_lut4_I1_O)        0.124     0.640 f  tick_generator_inst/rvTick1ms_q[14]_i_3/O
                         net (fo=18, routed)          1.250     1.891    tick_generator_inst/rvTick1ms_q[14]_i_3_n_0
    SLICE_X63Y52         LUT6 (Prop_lut6_I0_O)        0.124     2.015 r  tick_generator_inst/rvTick1s_q[7]_i_1/O
                         net (fo=10, routed)          0.456     2.470    tick_generator_inst/rvTick1s_q[7]_i_1_n_0
    SLICE_X63Y52         LUT2 (Prop_lut2_I0_O)        0.150     2.620 r  tick_generator_inst/rvLedTemp_q[3]_i_1/O
                         net (fo=4, routed)           0.343     2.963    tick_generator_inst_n_1
    SLICE_X64Y53         FDCE                                         r  rvLedTemp_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          1.506    38.554    clk
    SLICE_X64Y53         FDCE                                         r  rvLedTemp_q_reg[0]/C
                         clock pessimism              0.564    39.118    
                         clock uncertainty           -0.094    39.024    
    SLICE_X64Y53         FDCE (Setup_fdce_C_CE)      -0.371    38.653    rvLedTemp_q_reg[0]
  -------------------------------------------------------------------
                         required time                         38.653    
                         arrival time                          -2.963    
  -------------------------------------------------------------------
                         slack                                 35.689    

Slack (MET) :             35.689ns  (required time - arrival time)
  Source:                 tick_generator_inst/rvTick1ms_q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rvLedTemp_q_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.807ns  (logic 0.916ns (24.059%)  route 2.891ns (75.941%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 38.554 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          1.623    -0.844    tick_generator_inst/clk_out1
    SLICE_X60Y55         FDCE                                         r  tick_generator_inst/rvTick1ms_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDCE (Prop_fdce_C_Q)         0.518    -0.326 f  tick_generator_inst/rvTick1ms_q_reg[12]/Q
                         net (fo=2, routed)           0.842     0.516    tick_generator_inst/rvTick1ms_q[12]
    SLICE_X60Y54         LUT4 (Prop_lut4_I1_O)        0.124     0.640 f  tick_generator_inst/rvTick1ms_q[14]_i_3/O
                         net (fo=18, routed)          1.250     1.891    tick_generator_inst/rvTick1ms_q[14]_i_3_n_0
    SLICE_X63Y52         LUT6 (Prop_lut6_I0_O)        0.124     2.015 r  tick_generator_inst/rvTick1s_q[7]_i_1/O
                         net (fo=10, routed)          0.456     2.470    tick_generator_inst/rvTick1s_q[7]_i_1_n_0
    SLICE_X63Y52         LUT2 (Prop_lut2_I0_O)        0.150     2.620 r  tick_generator_inst/rvLedTemp_q[3]_i_1/O
                         net (fo=4, routed)           0.343     2.963    tick_generator_inst_n_1
    SLICE_X64Y53         FDCE                                         r  rvLedTemp_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          1.506    38.554    clk
    SLICE_X64Y53         FDCE                                         r  rvLedTemp_q_reg[1]/C
                         clock pessimism              0.564    39.118    
                         clock uncertainty           -0.094    39.024    
    SLICE_X64Y53         FDCE (Setup_fdce_C_CE)      -0.371    38.653    rvLedTemp_q_reg[1]
  -------------------------------------------------------------------
                         required time                         38.653    
                         arrival time                          -2.963    
  -------------------------------------------------------------------
                         slack                                 35.689    

Slack (MET) :             35.689ns  (required time - arrival time)
  Source:                 tick_generator_inst/rvTick1ms_q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rvLedTemp_q_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.807ns  (logic 0.916ns (24.059%)  route 2.891ns (75.941%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 38.554 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          1.623    -0.844    tick_generator_inst/clk_out1
    SLICE_X60Y55         FDCE                                         r  tick_generator_inst/rvTick1ms_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDCE (Prop_fdce_C_Q)         0.518    -0.326 f  tick_generator_inst/rvTick1ms_q_reg[12]/Q
                         net (fo=2, routed)           0.842     0.516    tick_generator_inst/rvTick1ms_q[12]
    SLICE_X60Y54         LUT4 (Prop_lut4_I1_O)        0.124     0.640 f  tick_generator_inst/rvTick1ms_q[14]_i_3/O
                         net (fo=18, routed)          1.250     1.891    tick_generator_inst/rvTick1ms_q[14]_i_3_n_0
    SLICE_X63Y52         LUT6 (Prop_lut6_I0_O)        0.124     2.015 r  tick_generator_inst/rvTick1s_q[7]_i_1/O
                         net (fo=10, routed)          0.456     2.470    tick_generator_inst/rvTick1s_q[7]_i_1_n_0
    SLICE_X63Y52         LUT2 (Prop_lut2_I0_O)        0.150     2.620 r  tick_generator_inst/rvLedTemp_q[3]_i_1/O
                         net (fo=4, routed)           0.343     2.963    tick_generator_inst_n_1
    SLICE_X64Y53         FDCE                                         r  rvLedTemp_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          1.506    38.554    clk
    SLICE_X64Y53         FDCE                                         r  rvLedTemp_q_reg[2]/C
                         clock pessimism              0.564    39.118    
                         clock uncertainty           -0.094    39.024    
    SLICE_X64Y53         FDCE (Setup_fdce_C_CE)      -0.371    38.653    rvLedTemp_q_reg[2]
  -------------------------------------------------------------------
                         required time                         38.653    
                         arrival time                          -2.963    
  -------------------------------------------------------------------
                         slack                                 35.689    

Slack (MET) :             35.689ns  (required time - arrival time)
  Source:                 tick_generator_inst/rvTick1ms_q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rvLedTemp_q_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.807ns  (logic 0.916ns (24.059%)  route 2.891ns (75.941%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 38.554 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          1.623    -0.844    tick_generator_inst/clk_out1
    SLICE_X60Y55         FDCE                                         r  tick_generator_inst/rvTick1ms_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDCE (Prop_fdce_C_Q)         0.518    -0.326 f  tick_generator_inst/rvTick1ms_q_reg[12]/Q
                         net (fo=2, routed)           0.842     0.516    tick_generator_inst/rvTick1ms_q[12]
    SLICE_X60Y54         LUT4 (Prop_lut4_I1_O)        0.124     0.640 f  tick_generator_inst/rvTick1ms_q[14]_i_3/O
                         net (fo=18, routed)          1.250     1.891    tick_generator_inst/rvTick1ms_q[14]_i_3_n_0
    SLICE_X63Y52         LUT6 (Prop_lut6_I0_O)        0.124     2.015 r  tick_generator_inst/rvTick1s_q[7]_i_1/O
                         net (fo=10, routed)          0.456     2.470    tick_generator_inst/rvTick1s_q[7]_i_1_n_0
    SLICE_X63Y52         LUT2 (Prop_lut2_I0_O)        0.150     2.620 r  tick_generator_inst/rvLedTemp_q[3]_i_1/O
                         net (fo=4, routed)           0.343     2.963    tick_generator_inst_n_1
    SLICE_X64Y53         FDCE                                         r  rvLedTemp_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          1.506    38.554    clk
    SLICE_X64Y53         FDCE                                         r  rvLedTemp_q_reg[3]/C
                         clock pessimism              0.564    39.118    
                         clock uncertainty           -0.094    39.024    
    SLICE_X64Y53         FDCE (Setup_fdce_C_CE)      -0.371    38.653    rvLedTemp_q_reg[3]
  -------------------------------------------------------------------
                         required time                         38.653    
                         arrival time                          -2.963    
  -------------------------------------------------------------------
                         slack                                 35.689    

Slack (MET) :             36.308ns  (required time - arrival time)
  Source:                 tick_generator_inst/rvTick1ms_q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tick_generator_inst/rvTick1s_q_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.354ns  (logic 0.766ns (22.836%)  route 2.588ns (77.164%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 38.554 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          1.623    -0.844    tick_generator_inst/clk_out1
    SLICE_X60Y55         FDCE                                         r  tick_generator_inst/rvTick1ms_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDCE (Prop_fdce_C_Q)         0.518    -0.326 f  tick_generator_inst/rvTick1ms_q_reg[12]/Q
                         net (fo=2, routed)           0.842     0.516    tick_generator_inst/rvTick1ms_q[12]
    SLICE_X60Y54         LUT4 (Prop_lut4_I1_O)        0.124     0.640 f  tick_generator_inst/rvTick1ms_q[14]_i_3/O
                         net (fo=18, routed)          1.250     1.891    tick_generator_inst/rvTick1ms_q[14]_i_3_n_0
    SLICE_X63Y52         LUT6 (Prop_lut6_I0_O)        0.124     2.015 r  tick_generator_inst/rvTick1s_q[7]_i_1/O
                         net (fo=10, routed)          0.496     2.510    tick_generator_inst/rvTick1s_q[7]_i_1_n_0
    SLICE_X62Y53         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          1.506    38.554    tick_generator_inst/clk_out1
    SLICE_X62Y53         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[0]/C
                         clock pessimism              0.564    39.118    
                         clock uncertainty           -0.094    39.024    
    SLICE_X62Y53         FDCE (Setup_fdce_C_CE)      -0.205    38.819    tick_generator_inst/rvTick1s_q_reg[0]
  -------------------------------------------------------------------
                         required time                         38.819    
                         arrival time                          -2.510    
  -------------------------------------------------------------------
                         slack                                 36.308    

Slack (MET) :             36.308ns  (required time - arrival time)
  Source:                 tick_generator_inst/rvTick1ms_q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tick_generator_inst/rvTick1s_q_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.354ns  (logic 0.766ns (22.836%)  route 2.588ns (77.164%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 38.554 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          1.623    -0.844    tick_generator_inst/clk_out1
    SLICE_X60Y55         FDCE                                         r  tick_generator_inst/rvTick1ms_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDCE (Prop_fdce_C_Q)         0.518    -0.326 f  tick_generator_inst/rvTick1ms_q_reg[12]/Q
                         net (fo=2, routed)           0.842     0.516    tick_generator_inst/rvTick1ms_q[12]
    SLICE_X60Y54         LUT4 (Prop_lut4_I1_O)        0.124     0.640 f  tick_generator_inst/rvTick1ms_q[14]_i_3/O
                         net (fo=18, routed)          1.250     1.891    tick_generator_inst/rvTick1ms_q[14]_i_3_n_0
    SLICE_X63Y52         LUT6 (Prop_lut6_I0_O)        0.124     2.015 r  tick_generator_inst/rvTick1s_q[7]_i_1/O
                         net (fo=10, routed)          0.496     2.510    tick_generator_inst/rvTick1s_q[7]_i_1_n_0
    SLICE_X62Y53         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          1.506    38.554    tick_generator_inst/clk_out1
    SLICE_X62Y53         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[1]/C
                         clock pessimism              0.564    39.118    
                         clock uncertainty           -0.094    39.024    
    SLICE_X62Y53         FDCE (Setup_fdce_C_CE)      -0.205    38.819    tick_generator_inst/rvTick1s_q_reg[1]
  -------------------------------------------------------------------
                         required time                         38.819    
                         arrival time                          -2.510    
  -------------------------------------------------------------------
                         slack                                 36.308    

Slack (MET) :             36.308ns  (required time - arrival time)
  Source:                 tick_generator_inst/rvTick1ms_q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tick_generator_inst/rvTick1s_q_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.354ns  (logic 0.766ns (22.836%)  route 2.588ns (77.164%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 38.554 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          1.623    -0.844    tick_generator_inst/clk_out1
    SLICE_X60Y55         FDCE                                         r  tick_generator_inst/rvTick1ms_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDCE (Prop_fdce_C_Q)         0.518    -0.326 f  tick_generator_inst/rvTick1ms_q_reg[12]/Q
                         net (fo=2, routed)           0.842     0.516    tick_generator_inst/rvTick1ms_q[12]
    SLICE_X60Y54         LUT4 (Prop_lut4_I1_O)        0.124     0.640 f  tick_generator_inst/rvTick1ms_q[14]_i_3/O
                         net (fo=18, routed)          1.250     1.891    tick_generator_inst/rvTick1ms_q[14]_i_3_n_0
    SLICE_X63Y52         LUT6 (Prop_lut6_I0_O)        0.124     2.015 r  tick_generator_inst/rvTick1s_q[7]_i_1/O
                         net (fo=10, routed)          0.496     2.510    tick_generator_inst/rvTick1s_q[7]_i_1_n_0
    SLICE_X62Y53         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          1.506    38.554    tick_generator_inst/clk_out1
    SLICE_X62Y53         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[2]/C
                         clock pessimism              0.564    39.118    
                         clock uncertainty           -0.094    39.024    
    SLICE_X62Y53         FDCE (Setup_fdce_C_CE)      -0.205    38.819    tick_generator_inst/rvTick1s_q_reg[2]
  -------------------------------------------------------------------
                         required time                         38.819    
                         arrival time                          -2.510    
  -------------------------------------------------------------------
                         slack                                 36.308    

Slack (MET) :             36.308ns  (required time - arrival time)
  Source:                 tick_generator_inst/rvTick1ms_q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tick_generator_inst/rvTick1s_q_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.354ns  (logic 0.766ns (22.836%)  route 2.588ns (77.164%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 38.554 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          1.623    -0.844    tick_generator_inst/clk_out1
    SLICE_X60Y55         FDCE                                         r  tick_generator_inst/rvTick1ms_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDCE (Prop_fdce_C_Q)         0.518    -0.326 f  tick_generator_inst/rvTick1ms_q_reg[12]/Q
                         net (fo=2, routed)           0.842     0.516    tick_generator_inst/rvTick1ms_q[12]
    SLICE_X60Y54         LUT4 (Prop_lut4_I1_O)        0.124     0.640 f  tick_generator_inst/rvTick1ms_q[14]_i_3/O
                         net (fo=18, routed)          1.250     1.891    tick_generator_inst/rvTick1ms_q[14]_i_3_n_0
    SLICE_X63Y52         LUT6 (Prop_lut6_I0_O)        0.124     2.015 r  tick_generator_inst/rvTick1s_q[7]_i_1/O
                         net (fo=10, routed)          0.496     2.510    tick_generator_inst/rvTick1s_q[7]_i_1_n_0
    SLICE_X62Y53         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          1.506    38.554    tick_generator_inst/clk_out1
    SLICE_X62Y53         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[5]/C
                         clock pessimism              0.564    39.118    
                         clock uncertainty           -0.094    39.024    
    SLICE_X62Y53         FDCE (Setup_fdce_C_CE)      -0.205    38.819    tick_generator_inst/rvTick1s_q_reg[5]
  -------------------------------------------------------------------
                         required time                         38.819    
                         arrival time                          -2.510    
  -------------------------------------------------------------------
                         slack                                 36.308    

Slack (MET) :             36.403ns  (required time - arrival time)
  Source:                 tick_generator_inst/rvTick1ms_q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tick_generator_inst/rvTick1s_q_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.261ns  (logic 0.766ns (23.492%)  route 2.495ns (76.508%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 38.555 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          1.623    -0.844    tick_generator_inst/clk_out1
    SLICE_X60Y55         FDCE                                         r  tick_generator_inst/rvTick1ms_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDCE (Prop_fdce_C_Q)         0.518    -0.326 f  tick_generator_inst/rvTick1ms_q_reg[12]/Q
                         net (fo=2, routed)           0.842     0.516    tick_generator_inst/rvTick1ms_q[12]
    SLICE_X60Y54         LUT4 (Prop_lut4_I1_O)        0.124     0.640 f  tick_generator_inst/rvTick1ms_q[14]_i_3/O
                         net (fo=18, routed)          1.250     1.891    tick_generator_inst/rvTick1ms_q[14]_i_3_n_0
    SLICE_X63Y52         LUT6 (Prop_lut6_I0_O)        0.124     2.015 r  tick_generator_inst/rvTick1s_q[7]_i_1/O
                         net (fo=10, routed)          0.402     2.417    tick_generator_inst/rvTick1s_q[7]_i_1_n_0
    SLICE_X62Y52         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          1.507    38.555    tick_generator_inst/clk_out1
    SLICE_X62Y52         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[3]/C
                         clock pessimism              0.564    39.119    
                         clock uncertainty           -0.094    39.025    
    SLICE_X62Y52         FDCE (Setup_fdce_C_CE)      -0.205    38.820    tick_generator_inst/rvTick1s_q_reg[3]
  -------------------------------------------------------------------
                         required time                         38.820    
                         arrival time                          -2.417    
  -------------------------------------------------------------------
                         slack                                 36.403    

Slack (MET) :             36.403ns  (required time - arrival time)
  Source:                 tick_generator_inst/rvTick1ms_q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tick_generator_inst/rvTick1s_q_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.261ns  (logic 0.766ns (23.492%)  route 2.495ns (76.508%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 38.555 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          1.623    -0.844    tick_generator_inst/clk_out1
    SLICE_X60Y55         FDCE                                         r  tick_generator_inst/rvTick1ms_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDCE (Prop_fdce_C_Q)         0.518    -0.326 f  tick_generator_inst/rvTick1ms_q_reg[12]/Q
                         net (fo=2, routed)           0.842     0.516    tick_generator_inst/rvTick1ms_q[12]
    SLICE_X60Y54         LUT4 (Prop_lut4_I1_O)        0.124     0.640 f  tick_generator_inst/rvTick1ms_q[14]_i_3/O
                         net (fo=18, routed)          1.250     1.891    tick_generator_inst/rvTick1ms_q[14]_i_3_n_0
    SLICE_X63Y52         LUT6 (Prop_lut6_I0_O)        0.124     2.015 r  tick_generator_inst/rvTick1s_q[7]_i_1/O
                         net (fo=10, routed)          0.402     2.417    tick_generator_inst/rvTick1s_q[7]_i_1_n_0
    SLICE_X62Y52         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          1.507    38.555    tick_generator_inst/clk_out1
    SLICE_X62Y52         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[4]/C
                         clock pessimism              0.564    39.119    
                         clock uncertainty           -0.094    39.025    
    SLICE_X62Y52         FDCE (Setup_fdce_C_CE)      -0.205    38.820    tick_generator_inst/rvTick1s_q_reg[4]
  -------------------------------------------------------------------
                         required time                         38.820    
                         arrival time                          -2.417    
  -------------------------------------------------------------------
                         slack                                 36.403    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 tick_generator_inst/rvTick1s_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tick_generator_inst/rvTick1s_q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.782%)  route 0.147ns (44.218%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          0.592    -0.555    tick_generator_inst/clk_out1
    SLICE_X62Y52         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y52         FDCE (Prop_fdce_C_Q)         0.141    -0.414 r  tick_generator_inst/rvTick1s_q_reg[3]/Q
                         net (fo=5, routed)           0.147    -0.267    tick_generator_inst/rvTick1s_q[3]
    SLICE_X62Y53         LUT6 (Prop_lut6_I1_O)        0.045    -0.222 r  tick_generator_inst/rvTick1s_q[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    tick_generator_inst/rvTick1s_d[5]
    SLICE_X62Y53         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          0.861    -0.793    tick_generator_inst/clk_out1
    SLICE_X62Y53         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[5]/C
                         clock pessimism              0.253    -0.540    
    SLICE_X62Y53         FDCE (Hold_fdce_C_D)         0.092    -0.448    tick_generator_inst/rvTick1s_q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 tick_generator_inst/rvTick1ms_q_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tick_generator_inst/rvTick1ms_q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.636%)  route 0.160ns (43.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          0.590    -0.557    tick_generator_inst/clk_out1
    SLICE_X60Y55         FDCE                                         r  tick_generator_inst/rvTick1ms_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDCE (Prop_fdce_C_Q)         0.164    -0.393 f  tick_generator_inst/rvTick1ms_q_reg[14]/Q
                         net (fo=19, routed)          0.160    -0.233    tick_generator_inst/rvTick1ms_q[14]
    SLICE_X60Y54         LUT6 (Prop_lut6_I1_O)        0.045    -0.188 r  tick_generator_inst/rvTick1ms_q[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    tick_generator_inst/rvTick1ms_d[11]
    SLICE_X60Y54         FDCE                                         r  tick_generator_inst/rvTick1ms_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          0.860    -0.795    tick_generator_inst/clk_out1
    SLICE_X60Y54         FDCE                                         r  tick_generator_inst/rvTick1ms_q_reg[11]/C
                         clock pessimism              0.254    -0.541    
    SLICE_X60Y54         FDCE (Hold_fdce_C_D)         0.121    -0.420    tick_generator_inst/rvTick1ms_q_reg[11]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 tick_generator_inst/rvTick5ms_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tick_generator_inst/rvTick5ms_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          0.592    -0.555    tick_generator_inst/clk_out1
    SLICE_X64Y52         FDCE                                         r  tick_generator_inst/rvTick5ms_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDCE (Prop_fdce_C_Q)         0.164    -0.391 r  tick_generator_inst/rvTick5ms_q_reg[3]/Q
                         net (fo=2, routed)           0.163    -0.228    tick_generator_inst/rvTick5ms_q_reg[3]
    SLICE_X64Y52         LUT4 (Prop_lut4_I0_O)        0.043    -0.185 r  tick_generator_inst/rvTick5ms_q[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.185    tick_generator_inst/rvTick5ms_d[3]
    SLICE_X64Y52         FDCE                                         r  tick_generator_inst/rvTick5ms_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          0.863    -0.792    tick_generator_inst/clk_out1
    SLICE_X64Y52         FDCE                                         r  tick_generator_inst/rvTick5ms_q_reg[3]/C
                         clock pessimism              0.237    -0.555    
    SLICE_X64Y52         FDCE (Hold_fdce_C_D)         0.133    -0.422    tick_generator_inst/rvTick5ms_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 tick_generator_inst/rvTick1s_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tick_generator_inst/rvTick1s_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.547%)  route 0.161ns (46.453%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          0.591    -0.556    tick_generator_inst/clk_out1
    SLICE_X62Y53         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDCE (Prop_fdce_C_Q)         0.141    -0.415 r  tick_generator_inst/rvTick1s_q_reg[1]/Q
                         net (fo=7, routed)           0.161    -0.254    tick_generator_inst/rvTick1s_q[1]
    SLICE_X62Y52         LUT6 (Prop_lut6_I3_O)        0.045    -0.209 r  tick_generator_inst/rvTick1s_q[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    tick_generator_inst/rvTick1s_d[3]
    SLICE_X62Y52         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          0.863    -0.792    tick_generator_inst/clk_out1
    SLICE_X62Y52         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[3]/C
                         clock pessimism              0.253    -0.539    
    SLICE_X62Y52         FDCE (Hold_fdce_C_D)         0.092    -0.447    tick_generator_inst/rvTick1s_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 tick_generator_inst/rvTick5ms_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tick_generator_inst/rvTick5ms_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.188ns (47.799%)  route 0.205ns (52.201%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          0.592    -0.555    tick_generator_inst/clk_out1
    SLICE_X63Y52         FDCE                                         r  tick_generator_inst/rvTick5ms_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDCE (Prop_fdce_C_Q)         0.141    -0.414 r  tick_generator_inst/rvTick5ms_q_reg[0]/Q
                         net (fo=5, routed)           0.205    -0.209    tick_generator_inst/rvTick5ms_q_reg[0]
    SLICE_X64Y52         LUT4 (Prop_lut4_I0_O)        0.047    -0.162 r  tick_generator_inst/rvTick5ms_q[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.162    tick_generator_inst/rvTick5ms_d[2]
    SLICE_X64Y52         FDCE                                         r  tick_generator_inst/rvTick5ms_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          0.863    -0.792    tick_generator_inst/clk_out1
    SLICE_X64Y52         FDCE                                         r  tick_generator_inst/rvTick5ms_q_reg[2]/C
                         clock pessimism              0.253    -0.539    
    SLICE_X64Y52         FDCE (Hold_fdce_C_D)         0.131    -0.408    tick_generator_inst/rvTick5ms_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 tick_generator_inst/rvTick1ms_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tick_generator_inst/rvTick1ms_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.430%)  route 0.161ns (43.570%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          0.591    -0.556    tick_generator_inst/clk_out1
    SLICE_X60Y51         FDCE                                         r  tick_generator_inst/rvTick1ms_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y51         FDCE (Prop_fdce_C_Q)         0.164    -0.392 f  tick_generator_inst/rvTick1ms_q_reg[0]/Q
                         net (fo=3, routed)           0.161    -0.231    tick_generator_inst/rvTick1ms_q[0]
    SLICE_X60Y51         LUT6 (Prop_lut6_I5_O)        0.045    -0.186 r  tick_generator_inst/rvTick1ms_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.186    tick_generator_inst/rvTick1ms_d[0]
    SLICE_X60Y51         FDCE                                         r  tick_generator_inst/rvTick1ms_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          0.861    -0.794    tick_generator_inst/clk_out1
    SLICE_X60Y51         FDCE                                         r  tick_generator_inst/rvTick1ms_q_reg[0]/C
                         clock pessimism              0.238    -0.556    
    SLICE_X60Y51         FDCE (Hold_fdce_C_D)         0.121    -0.435    tick_generator_inst/rvTick1ms_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 tick_generator_inst/rvTick5ms_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tick_generator_inst/rvTick5ms_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.532%)  route 0.205ns (52.468%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          0.592    -0.555    tick_generator_inst/clk_out1
    SLICE_X63Y52         FDCE                                         r  tick_generator_inst/rvTick5ms_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDCE (Prop_fdce_C_Q)         0.141    -0.414 r  tick_generator_inst/rvTick5ms_q_reg[0]/Q
                         net (fo=5, routed)           0.205    -0.209    tick_generator_inst/rvTick5ms_q_reg[0]
    SLICE_X64Y52         LUT2 (Prop_lut2_I0_O)        0.045    -0.164 r  tick_generator_inst/rvTick5ms_q[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.164    tick_generator_inst/rvTick5ms_d[1]
    SLICE_X64Y52         FDCE                                         r  tick_generator_inst/rvTick5ms_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          0.863    -0.792    tick_generator_inst/clk_out1
    SLICE_X64Y52         FDCE                                         r  tick_generator_inst/rvTick5ms_q_reg[1]/C
                         clock pessimism              0.253    -0.539    
    SLICE_X64Y52         FDCE (Hold_fdce_C_D)         0.121    -0.418    tick_generator_inst/rvTick5ms_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 tick_generator_inst/rvTick1s_q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tick_generator_inst/rvTick1s_q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          0.592    -0.555    tick_generator_inst/clk_out1
    SLICE_X62Y52         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y52         FDCE (Prop_fdce_C_Q)         0.141    -0.414 r  tick_generator_inst/rvTick1s_q_reg[6]/Q
                         net (fo=3, routed)           0.185    -0.229    tick_generator_inst/rvTick1s_q[6]
    SLICE_X62Y52         LUT4 (Prop_lut4_I1_O)        0.042    -0.187 r  tick_generator_inst/rvTick1s_q[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.187    tick_generator_inst/rvTick1s_d[7]
    SLICE_X62Y52         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          0.863    -0.792    tick_generator_inst/clk_out1
    SLICE_X62Y52         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[7]/C
                         clock pessimism              0.237    -0.555    
    SLICE_X62Y52         FDCE (Hold_fdce_C_D)         0.107    -0.448    tick_generator_inst/rvTick1s_q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 tick_generator_inst/rvTick5ms_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tick_generator_inst/rvTick5ms_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          0.592    -0.555    tick_generator_inst/clk_out1
    SLICE_X63Y52         FDCE                                         r  tick_generator_inst/rvTick5ms_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDCE (Prop_fdce_C_Q)         0.141    -0.414 f  tick_generator_inst/rvTick5ms_q_reg[0]/Q
                         net (fo=5, routed)           0.168    -0.246    tick_generator_inst/rvTick5ms_q_reg[0]
    SLICE_X63Y52         LUT2 (Prop_lut2_I0_O)        0.045    -0.201 r  tick_generator_inst/rvTick5ms_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    tick_generator_inst/rvTick5ms_d[0]
    SLICE_X63Y52         FDCE                                         r  tick_generator_inst/rvTick5ms_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          0.863    -0.792    tick_generator_inst/clk_out1
    SLICE_X63Y52         FDCE                                         r  tick_generator_inst/rvTick5ms_q_reg[0]/C
                         clock pessimism              0.237    -0.555    
    SLICE_X63Y52         FDCE (Hold_fdce_C_D)         0.091    -0.464    tick_generator_inst/rvTick5ms_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 tick_generator_inst/rvTick1s_q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tick_generator_inst/rvTick1s_q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          0.592    -0.555    tick_generator_inst/clk_out1
    SLICE_X62Y52         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y52         FDCE (Prop_fdce_C_Q)         0.141    -0.414 r  tick_generator_inst/rvTick1s_q_reg[6]/Q
                         net (fo=3, routed)           0.185    -0.229    tick_generator_inst/rvTick1s_q[6]
    SLICE_X62Y52         LUT4 (Prop_lut4_I3_O)        0.045    -0.184 r  tick_generator_inst/rvTick1s_q[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.184    tick_generator_inst/rvTick1s_d[6]
    SLICE_X62Y52         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          0.863    -0.792    tick_generator_inst/clk_out1
    SLICE_X62Y52         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[6]/C
                         clock pessimism              0.237    -0.555    
    SLICE_X62Y52         FDCE (Hold_fdce_C_D)         0.091    -0.464    tick_generator_inst/rvTick1s_q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   clk_wiz_0_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X64Y53     rvLedTemp_q_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X64Y53     rvLedTemp_q_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X64Y53     rvLedTemp_q_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X64Y53     rvLedTemp_q_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X60Y51     tick_generator_inst/rvTick1ms_q_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X60Y54     tick_generator_inst/rvTick1ms_q_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X60Y54     tick_generator_inst/rvTick1ms_q_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X60Y55     tick_generator_inst/rvTick1ms_q_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y1  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y54     tick_generator_inst/rvTick1ms_q_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y54     tick_generator_inst/rvTick1ms_q_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y55     tick_generator_inst/rvTick1ms_q_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y55     tick_generator_inst/rvTick1ms_q_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y55     tick_generator_inst/rvTick1ms_q_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y53     tick_generator_inst/rvTick1ms_q_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y53     tick_generator_inst/rvTick1ms_q_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y53     tick_generator_inst/rvTick1ms_q_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y53     tick_generator_inst/rvTick1ms_q_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y54     tick_generator_inst/rvTick1ms_q_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X64Y53     rvLedTemp_q_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X64Y53     rvLedTemp_q_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X64Y53     rvLedTemp_q_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X64Y53     rvLedTemp_q_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X64Y53     rvLedTemp_q_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X64Y53     rvLedTemp_q_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X64Y53     rvLedTemp_q_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X64Y53     rvLedTemp_q_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y51     tick_generator_inst/rvTick1ms_q_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y54     tick_generator_inst/rvTick1ms_q_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_wiz_0_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.686ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.686ns  (required time - arrival time)
  Source:                 tick_generator_inst/rvTick1ms_q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rvLedTemp_q_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.807ns  (logic 0.916ns (24.059%)  route 2.891ns (75.941%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 38.554 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          1.623    -0.844    tick_generator_inst/clk_out1
    SLICE_X60Y55         FDCE                                         r  tick_generator_inst/rvTick1ms_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDCE (Prop_fdce_C_Q)         0.518    -0.326 f  tick_generator_inst/rvTick1ms_q_reg[12]/Q
                         net (fo=2, routed)           0.842     0.516    tick_generator_inst/rvTick1ms_q[12]
    SLICE_X60Y54         LUT4 (Prop_lut4_I1_O)        0.124     0.640 f  tick_generator_inst/rvTick1ms_q[14]_i_3/O
                         net (fo=18, routed)          1.250     1.891    tick_generator_inst/rvTick1ms_q[14]_i_3_n_0
    SLICE_X63Y52         LUT6 (Prop_lut6_I0_O)        0.124     2.015 r  tick_generator_inst/rvTick1s_q[7]_i_1/O
                         net (fo=10, routed)          0.456     2.470    tick_generator_inst/rvTick1s_q[7]_i_1_n_0
    SLICE_X63Y52         LUT2 (Prop_lut2_I0_O)        0.150     2.620 r  tick_generator_inst/rvLedTemp_q[3]_i_1/O
                         net (fo=4, routed)           0.343     2.963    tick_generator_inst_n_1
    SLICE_X64Y53         FDCE                                         r  rvLedTemp_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          1.506    38.554    clk
    SLICE_X64Y53         FDCE                                         r  rvLedTemp_q_reg[0]/C
                         clock pessimism              0.564    39.118    
                         clock uncertainty           -0.098    39.020    
    SLICE_X64Y53         FDCE (Setup_fdce_C_CE)      -0.371    38.649    rvLedTemp_q_reg[0]
  -------------------------------------------------------------------
                         required time                         38.649    
                         arrival time                          -2.963    
  -------------------------------------------------------------------
                         slack                                 35.686    

Slack (MET) :             35.686ns  (required time - arrival time)
  Source:                 tick_generator_inst/rvTick1ms_q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rvLedTemp_q_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.807ns  (logic 0.916ns (24.059%)  route 2.891ns (75.941%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 38.554 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          1.623    -0.844    tick_generator_inst/clk_out1
    SLICE_X60Y55         FDCE                                         r  tick_generator_inst/rvTick1ms_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDCE (Prop_fdce_C_Q)         0.518    -0.326 f  tick_generator_inst/rvTick1ms_q_reg[12]/Q
                         net (fo=2, routed)           0.842     0.516    tick_generator_inst/rvTick1ms_q[12]
    SLICE_X60Y54         LUT4 (Prop_lut4_I1_O)        0.124     0.640 f  tick_generator_inst/rvTick1ms_q[14]_i_3/O
                         net (fo=18, routed)          1.250     1.891    tick_generator_inst/rvTick1ms_q[14]_i_3_n_0
    SLICE_X63Y52         LUT6 (Prop_lut6_I0_O)        0.124     2.015 r  tick_generator_inst/rvTick1s_q[7]_i_1/O
                         net (fo=10, routed)          0.456     2.470    tick_generator_inst/rvTick1s_q[7]_i_1_n_0
    SLICE_X63Y52         LUT2 (Prop_lut2_I0_O)        0.150     2.620 r  tick_generator_inst/rvLedTemp_q[3]_i_1/O
                         net (fo=4, routed)           0.343     2.963    tick_generator_inst_n_1
    SLICE_X64Y53         FDCE                                         r  rvLedTemp_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          1.506    38.554    clk
    SLICE_X64Y53         FDCE                                         r  rvLedTemp_q_reg[1]/C
                         clock pessimism              0.564    39.118    
                         clock uncertainty           -0.098    39.020    
    SLICE_X64Y53         FDCE (Setup_fdce_C_CE)      -0.371    38.649    rvLedTemp_q_reg[1]
  -------------------------------------------------------------------
                         required time                         38.649    
                         arrival time                          -2.963    
  -------------------------------------------------------------------
                         slack                                 35.686    

Slack (MET) :             35.686ns  (required time - arrival time)
  Source:                 tick_generator_inst/rvTick1ms_q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rvLedTemp_q_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.807ns  (logic 0.916ns (24.059%)  route 2.891ns (75.941%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 38.554 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          1.623    -0.844    tick_generator_inst/clk_out1
    SLICE_X60Y55         FDCE                                         r  tick_generator_inst/rvTick1ms_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDCE (Prop_fdce_C_Q)         0.518    -0.326 f  tick_generator_inst/rvTick1ms_q_reg[12]/Q
                         net (fo=2, routed)           0.842     0.516    tick_generator_inst/rvTick1ms_q[12]
    SLICE_X60Y54         LUT4 (Prop_lut4_I1_O)        0.124     0.640 f  tick_generator_inst/rvTick1ms_q[14]_i_3/O
                         net (fo=18, routed)          1.250     1.891    tick_generator_inst/rvTick1ms_q[14]_i_3_n_0
    SLICE_X63Y52         LUT6 (Prop_lut6_I0_O)        0.124     2.015 r  tick_generator_inst/rvTick1s_q[7]_i_1/O
                         net (fo=10, routed)          0.456     2.470    tick_generator_inst/rvTick1s_q[7]_i_1_n_0
    SLICE_X63Y52         LUT2 (Prop_lut2_I0_O)        0.150     2.620 r  tick_generator_inst/rvLedTemp_q[3]_i_1/O
                         net (fo=4, routed)           0.343     2.963    tick_generator_inst_n_1
    SLICE_X64Y53         FDCE                                         r  rvLedTemp_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          1.506    38.554    clk
    SLICE_X64Y53         FDCE                                         r  rvLedTemp_q_reg[2]/C
                         clock pessimism              0.564    39.118    
                         clock uncertainty           -0.098    39.020    
    SLICE_X64Y53         FDCE (Setup_fdce_C_CE)      -0.371    38.649    rvLedTemp_q_reg[2]
  -------------------------------------------------------------------
                         required time                         38.649    
                         arrival time                          -2.963    
  -------------------------------------------------------------------
                         slack                                 35.686    

Slack (MET) :             35.686ns  (required time - arrival time)
  Source:                 tick_generator_inst/rvTick1ms_q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rvLedTemp_q_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.807ns  (logic 0.916ns (24.059%)  route 2.891ns (75.941%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 38.554 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          1.623    -0.844    tick_generator_inst/clk_out1
    SLICE_X60Y55         FDCE                                         r  tick_generator_inst/rvTick1ms_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDCE (Prop_fdce_C_Q)         0.518    -0.326 f  tick_generator_inst/rvTick1ms_q_reg[12]/Q
                         net (fo=2, routed)           0.842     0.516    tick_generator_inst/rvTick1ms_q[12]
    SLICE_X60Y54         LUT4 (Prop_lut4_I1_O)        0.124     0.640 f  tick_generator_inst/rvTick1ms_q[14]_i_3/O
                         net (fo=18, routed)          1.250     1.891    tick_generator_inst/rvTick1ms_q[14]_i_3_n_0
    SLICE_X63Y52         LUT6 (Prop_lut6_I0_O)        0.124     2.015 r  tick_generator_inst/rvTick1s_q[7]_i_1/O
                         net (fo=10, routed)          0.456     2.470    tick_generator_inst/rvTick1s_q[7]_i_1_n_0
    SLICE_X63Y52         LUT2 (Prop_lut2_I0_O)        0.150     2.620 r  tick_generator_inst/rvLedTemp_q[3]_i_1/O
                         net (fo=4, routed)           0.343     2.963    tick_generator_inst_n_1
    SLICE_X64Y53         FDCE                                         r  rvLedTemp_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          1.506    38.554    clk
    SLICE_X64Y53         FDCE                                         r  rvLedTemp_q_reg[3]/C
                         clock pessimism              0.564    39.118    
                         clock uncertainty           -0.098    39.020    
    SLICE_X64Y53         FDCE (Setup_fdce_C_CE)      -0.371    38.649    rvLedTemp_q_reg[3]
  -------------------------------------------------------------------
                         required time                         38.649    
                         arrival time                          -2.963    
  -------------------------------------------------------------------
                         slack                                 35.686    

Slack (MET) :             36.305ns  (required time - arrival time)
  Source:                 tick_generator_inst/rvTick1ms_q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tick_generator_inst/rvTick1s_q_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.354ns  (logic 0.766ns (22.836%)  route 2.588ns (77.164%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 38.554 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          1.623    -0.844    tick_generator_inst/clk_out1
    SLICE_X60Y55         FDCE                                         r  tick_generator_inst/rvTick1ms_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDCE (Prop_fdce_C_Q)         0.518    -0.326 f  tick_generator_inst/rvTick1ms_q_reg[12]/Q
                         net (fo=2, routed)           0.842     0.516    tick_generator_inst/rvTick1ms_q[12]
    SLICE_X60Y54         LUT4 (Prop_lut4_I1_O)        0.124     0.640 f  tick_generator_inst/rvTick1ms_q[14]_i_3/O
                         net (fo=18, routed)          1.250     1.891    tick_generator_inst/rvTick1ms_q[14]_i_3_n_0
    SLICE_X63Y52         LUT6 (Prop_lut6_I0_O)        0.124     2.015 r  tick_generator_inst/rvTick1s_q[7]_i_1/O
                         net (fo=10, routed)          0.496     2.510    tick_generator_inst/rvTick1s_q[7]_i_1_n_0
    SLICE_X62Y53         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          1.506    38.554    tick_generator_inst/clk_out1
    SLICE_X62Y53         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[0]/C
                         clock pessimism              0.564    39.118    
                         clock uncertainty           -0.098    39.020    
    SLICE_X62Y53         FDCE (Setup_fdce_C_CE)      -0.205    38.815    tick_generator_inst/rvTick1s_q_reg[0]
  -------------------------------------------------------------------
                         required time                         38.815    
                         arrival time                          -2.510    
  -------------------------------------------------------------------
                         slack                                 36.305    

Slack (MET) :             36.305ns  (required time - arrival time)
  Source:                 tick_generator_inst/rvTick1ms_q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tick_generator_inst/rvTick1s_q_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.354ns  (logic 0.766ns (22.836%)  route 2.588ns (77.164%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 38.554 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          1.623    -0.844    tick_generator_inst/clk_out1
    SLICE_X60Y55         FDCE                                         r  tick_generator_inst/rvTick1ms_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDCE (Prop_fdce_C_Q)         0.518    -0.326 f  tick_generator_inst/rvTick1ms_q_reg[12]/Q
                         net (fo=2, routed)           0.842     0.516    tick_generator_inst/rvTick1ms_q[12]
    SLICE_X60Y54         LUT4 (Prop_lut4_I1_O)        0.124     0.640 f  tick_generator_inst/rvTick1ms_q[14]_i_3/O
                         net (fo=18, routed)          1.250     1.891    tick_generator_inst/rvTick1ms_q[14]_i_3_n_0
    SLICE_X63Y52         LUT6 (Prop_lut6_I0_O)        0.124     2.015 r  tick_generator_inst/rvTick1s_q[7]_i_1/O
                         net (fo=10, routed)          0.496     2.510    tick_generator_inst/rvTick1s_q[7]_i_1_n_0
    SLICE_X62Y53         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          1.506    38.554    tick_generator_inst/clk_out1
    SLICE_X62Y53         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[1]/C
                         clock pessimism              0.564    39.118    
                         clock uncertainty           -0.098    39.020    
    SLICE_X62Y53         FDCE (Setup_fdce_C_CE)      -0.205    38.815    tick_generator_inst/rvTick1s_q_reg[1]
  -------------------------------------------------------------------
                         required time                         38.815    
                         arrival time                          -2.510    
  -------------------------------------------------------------------
                         slack                                 36.305    

Slack (MET) :             36.305ns  (required time - arrival time)
  Source:                 tick_generator_inst/rvTick1ms_q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tick_generator_inst/rvTick1s_q_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.354ns  (logic 0.766ns (22.836%)  route 2.588ns (77.164%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 38.554 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          1.623    -0.844    tick_generator_inst/clk_out1
    SLICE_X60Y55         FDCE                                         r  tick_generator_inst/rvTick1ms_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDCE (Prop_fdce_C_Q)         0.518    -0.326 f  tick_generator_inst/rvTick1ms_q_reg[12]/Q
                         net (fo=2, routed)           0.842     0.516    tick_generator_inst/rvTick1ms_q[12]
    SLICE_X60Y54         LUT4 (Prop_lut4_I1_O)        0.124     0.640 f  tick_generator_inst/rvTick1ms_q[14]_i_3/O
                         net (fo=18, routed)          1.250     1.891    tick_generator_inst/rvTick1ms_q[14]_i_3_n_0
    SLICE_X63Y52         LUT6 (Prop_lut6_I0_O)        0.124     2.015 r  tick_generator_inst/rvTick1s_q[7]_i_1/O
                         net (fo=10, routed)          0.496     2.510    tick_generator_inst/rvTick1s_q[7]_i_1_n_0
    SLICE_X62Y53         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          1.506    38.554    tick_generator_inst/clk_out1
    SLICE_X62Y53         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[2]/C
                         clock pessimism              0.564    39.118    
                         clock uncertainty           -0.098    39.020    
    SLICE_X62Y53         FDCE (Setup_fdce_C_CE)      -0.205    38.815    tick_generator_inst/rvTick1s_q_reg[2]
  -------------------------------------------------------------------
                         required time                         38.815    
                         arrival time                          -2.510    
  -------------------------------------------------------------------
                         slack                                 36.305    

Slack (MET) :             36.305ns  (required time - arrival time)
  Source:                 tick_generator_inst/rvTick1ms_q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tick_generator_inst/rvTick1s_q_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.354ns  (logic 0.766ns (22.836%)  route 2.588ns (77.164%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 38.554 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          1.623    -0.844    tick_generator_inst/clk_out1
    SLICE_X60Y55         FDCE                                         r  tick_generator_inst/rvTick1ms_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDCE (Prop_fdce_C_Q)         0.518    -0.326 f  tick_generator_inst/rvTick1ms_q_reg[12]/Q
                         net (fo=2, routed)           0.842     0.516    tick_generator_inst/rvTick1ms_q[12]
    SLICE_X60Y54         LUT4 (Prop_lut4_I1_O)        0.124     0.640 f  tick_generator_inst/rvTick1ms_q[14]_i_3/O
                         net (fo=18, routed)          1.250     1.891    tick_generator_inst/rvTick1ms_q[14]_i_3_n_0
    SLICE_X63Y52         LUT6 (Prop_lut6_I0_O)        0.124     2.015 r  tick_generator_inst/rvTick1s_q[7]_i_1/O
                         net (fo=10, routed)          0.496     2.510    tick_generator_inst/rvTick1s_q[7]_i_1_n_0
    SLICE_X62Y53         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          1.506    38.554    tick_generator_inst/clk_out1
    SLICE_X62Y53         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[5]/C
                         clock pessimism              0.564    39.118    
                         clock uncertainty           -0.098    39.020    
    SLICE_X62Y53         FDCE (Setup_fdce_C_CE)      -0.205    38.815    tick_generator_inst/rvTick1s_q_reg[5]
  -------------------------------------------------------------------
                         required time                         38.815    
                         arrival time                          -2.510    
  -------------------------------------------------------------------
                         slack                                 36.305    

Slack (MET) :             36.400ns  (required time - arrival time)
  Source:                 tick_generator_inst/rvTick1ms_q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tick_generator_inst/rvTick1s_q_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.261ns  (logic 0.766ns (23.492%)  route 2.495ns (76.508%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 38.555 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          1.623    -0.844    tick_generator_inst/clk_out1
    SLICE_X60Y55         FDCE                                         r  tick_generator_inst/rvTick1ms_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDCE (Prop_fdce_C_Q)         0.518    -0.326 f  tick_generator_inst/rvTick1ms_q_reg[12]/Q
                         net (fo=2, routed)           0.842     0.516    tick_generator_inst/rvTick1ms_q[12]
    SLICE_X60Y54         LUT4 (Prop_lut4_I1_O)        0.124     0.640 f  tick_generator_inst/rvTick1ms_q[14]_i_3/O
                         net (fo=18, routed)          1.250     1.891    tick_generator_inst/rvTick1ms_q[14]_i_3_n_0
    SLICE_X63Y52         LUT6 (Prop_lut6_I0_O)        0.124     2.015 r  tick_generator_inst/rvTick1s_q[7]_i_1/O
                         net (fo=10, routed)          0.402     2.417    tick_generator_inst/rvTick1s_q[7]_i_1_n_0
    SLICE_X62Y52         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          1.507    38.555    tick_generator_inst/clk_out1
    SLICE_X62Y52         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[3]/C
                         clock pessimism              0.564    39.119    
                         clock uncertainty           -0.098    39.021    
    SLICE_X62Y52         FDCE (Setup_fdce_C_CE)      -0.205    38.816    tick_generator_inst/rvTick1s_q_reg[3]
  -------------------------------------------------------------------
                         required time                         38.816    
                         arrival time                          -2.417    
  -------------------------------------------------------------------
                         slack                                 36.400    

Slack (MET) :             36.400ns  (required time - arrival time)
  Source:                 tick_generator_inst/rvTick1ms_q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tick_generator_inst/rvTick1s_q_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.261ns  (logic 0.766ns (23.492%)  route 2.495ns (76.508%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 38.555 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          1.623    -0.844    tick_generator_inst/clk_out1
    SLICE_X60Y55         FDCE                                         r  tick_generator_inst/rvTick1ms_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDCE (Prop_fdce_C_Q)         0.518    -0.326 f  tick_generator_inst/rvTick1ms_q_reg[12]/Q
                         net (fo=2, routed)           0.842     0.516    tick_generator_inst/rvTick1ms_q[12]
    SLICE_X60Y54         LUT4 (Prop_lut4_I1_O)        0.124     0.640 f  tick_generator_inst/rvTick1ms_q[14]_i_3/O
                         net (fo=18, routed)          1.250     1.891    tick_generator_inst/rvTick1ms_q[14]_i_3_n_0
    SLICE_X63Y52         LUT6 (Prop_lut6_I0_O)        0.124     2.015 r  tick_generator_inst/rvTick1s_q[7]_i_1/O
                         net (fo=10, routed)          0.402     2.417    tick_generator_inst/rvTick1s_q[7]_i_1_n_0
    SLICE_X62Y52         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          1.507    38.555    tick_generator_inst/clk_out1
    SLICE_X62Y52         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[4]/C
                         clock pessimism              0.564    39.119    
                         clock uncertainty           -0.098    39.021    
    SLICE_X62Y52         FDCE (Setup_fdce_C_CE)      -0.205    38.816    tick_generator_inst/rvTick1s_q_reg[4]
  -------------------------------------------------------------------
                         required time                         38.816    
                         arrival time                          -2.417    
  -------------------------------------------------------------------
                         slack                                 36.400    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 tick_generator_inst/rvTick1s_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tick_generator_inst/rvTick1s_q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.782%)  route 0.147ns (44.218%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          0.592    -0.555    tick_generator_inst/clk_out1
    SLICE_X62Y52         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y52         FDCE (Prop_fdce_C_Q)         0.141    -0.414 r  tick_generator_inst/rvTick1s_q_reg[3]/Q
                         net (fo=5, routed)           0.147    -0.267    tick_generator_inst/rvTick1s_q[3]
    SLICE_X62Y53         LUT6 (Prop_lut6_I1_O)        0.045    -0.222 r  tick_generator_inst/rvTick1s_q[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    tick_generator_inst/rvTick1s_d[5]
    SLICE_X62Y53         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          0.861    -0.793    tick_generator_inst/clk_out1
    SLICE_X62Y53         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[5]/C
                         clock pessimism              0.253    -0.540    
                         clock uncertainty            0.098    -0.443    
    SLICE_X62Y53         FDCE (Hold_fdce_C_D)         0.092    -0.351    tick_generator_inst/rvTick1s_q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 tick_generator_inst/rvTick1ms_q_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tick_generator_inst/rvTick1ms_q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.636%)  route 0.160ns (43.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          0.590    -0.557    tick_generator_inst/clk_out1
    SLICE_X60Y55         FDCE                                         r  tick_generator_inst/rvTick1ms_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDCE (Prop_fdce_C_Q)         0.164    -0.393 f  tick_generator_inst/rvTick1ms_q_reg[14]/Q
                         net (fo=19, routed)          0.160    -0.233    tick_generator_inst/rvTick1ms_q[14]
    SLICE_X60Y54         LUT6 (Prop_lut6_I1_O)        0.045    -0.188 r  tick_generator_inst/rvTick1ms_q[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    tick_generator_inst/rvTick1ms_d[11]
    SLICE_X60Y54         FDCE                                         r  tick_generator_inst/rvTick1ms_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          0.860    -0.795    tick_generator_inst/clk_out1
    SLICE_X60Y54         FDCE                                         r  tick_generator_inst/rvTick1ms_q_reg[11]/C
                         clock pessimism              0.254    -0.541    
                         clock uncertainty            0.098    -0.444    
    SLICE_X60Y54         FDCE (Hold_fdce_C_D)         0.121    -0.323    tick_generator_inst/rvTick1ms_q_reg[11]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 tick_generator_inst/rvTick5ms_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tick_generator_inst/rvTick5ms_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          0.592    -0.555    tick_generator_inst/clk_out1
    SLICE_X64Y52         FDCE                                         r  tick_generator_inst/rvTick5ms_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDCE (Prop_fdce_C_Q)         0.164    -0.391 r  tick_generator_inst/rvTick5ms_q_reg[3]/Q
                         net (fo=2, routed)           0.163    -0.228    tick_generator_inst/rvTick5ms_q_reg[3]
    SLICE_X64Y52         LUT4 (Prop_lut4_I0_O)        0.043    -0.185 r  tick_generator_inst/rvTick5ms_q[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.185    tick_generator_inst/rvTick5ms_d[3]
    SLICE_X64Y52         FDCE                                         r  tick_generator_inst/rvTick5ms_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          0.863    -0.792    tick_generator_inst/clk_out1
    SLICE_X64Y52         FDCE                                         r  tick_generator_inst/rvTick5ms_q_reg[3]/C
                         clock pessimism              0.237    -0.555    
                         clock uncertainty            0.098    -0.458    
    SLICE_X64Y52         FDCE (Hold_fdce_C_D)         0.133    -0.325    tick_generator_inst/rvTick5ms_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 tick_generator_inst/rvTick1s_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tick_generator_inst/rvTick1s_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.547%)  route 0.161ns (46.453%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          0.591    -0.556    tick_generator_inst/clk_out1
    SLICE_X62Y53         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDCE (Prop_fdce_C_Q)         0.141    -0.415 r  tick_generator_inst/rvTick1s_q_reg[1]/Q
                         net (fo=7, routed)           0.161    -0.254    tick_generator_inst/rvTick1s_q[1]
    SLICE_X62Y52         LUT6 (Prop_lut6_I3_O)        0.045    -0.209 r  tick_generator_inst/rvTick1s_q[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    tick_generator_inst/rvTick1s_d[3]
    SLICE_X62Y52         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          0.863    -0.792    tick_generator_inst/clk_out1
    SLICE_X62Y52         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[3]/C
                         clock pessimism              0.253    -0.539    
                         clock uncertainty            0.098    -0.442    
    SLICE_X62Y52         FDCE (Hold_fdce_C_D)         0.092    -0.350    tick_generator_inst/rvTick1s_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 tick_generator_inst/rvTick5ms_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tick_generator_inst/rvTick5ms_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.188ns (47.799%)  route 0.205ns (52.201%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          0.592    -0.555    tick_generator_inst/clk_out1
    SLICE_X63Y52         FDCE                                         r  tick_generator_inst/rvTick5ms_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDCE (Prop_fdce_C_Q)         0.141    -0.414 r  tick_generator_inst/rvTick5ms_q_reg[0]/Q
                         net (fo=5, routed)           0.205    -0.209    tick_generator_inst/rvTick5ms_q_reg[0]
    SLICE_X64Y52         LUT4 (Prop_lut4_I0_O)        0.047    -0.162 r  tick_generator_inst/rvTick5ms_q[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.162    tick_generator_inst/rvTick5ms_d[2]
    SLICE_X64Y52         FDCE                                         r  tick_generator_inst/rvTick5ms_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          0.863    -0.792    tick_generator_inst/clk_out1
    SLICE_X64Y52         FDCE                                         r  tick_generator_inst/rvTick5ms_q_reg[2]/C
                         clock pessimism              0.253    -0.539    
                         clock uncertainty            0.098    -0.442    
    SLICE_X64Y52         FDCE (Hold_fdce_C_D)         0.131    -0.311    tick_generator_inst/rvTick5ms_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 tick_generator_inst/rvTick1ms_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tick_generator_inst/rvTick1ms_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.430%)  route 0.161ns (43.570%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          0.591    -0.556    tick_generator_inst/clk_out1
    SLICE_X60Y51         FDCE                                         r  tick_generator_inst/rvTick1ms_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y51         FDCE (Prop_fdce_C_Q)         0.164    -0.392 f  tick_generator_inst/rvTick1ms_q_reg[0]/Q
                         net (fo=3, routed)           0.161    -0.231    tick_generator_inst/rvTick1ms_q[0]
    SLICE_X60Y51         LUT6 (Prop_lut6_I5_O)        0.045    -0.186 r  tick_generator_inst/rvTick1ms_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.186    tick_generator_inst/rvTick1ms_d[0]
    SLICE_X60Y51         FDCE                                         r  tick_generator_inst/rvTick1ms_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          0.861    -0.794    tick_generator_inst/clk_out1
    SLICE_X60Y51         FDCE                                         r  tick_generator_inst/rvTick1ms_q_reg[0]/C
                         clock pessimism              0.238    -0.556    
                         clock uncertainty            0.098    -0.459    
    SLICE_X60Y51         FDCE (Hold_fdce_C_D)         0.121    -0.338    tick_generator_inst/rvTick1ms_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 tick_generator_inst/rvTick5ms_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tick_generator_inst/rvTick5ms_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.532%)  route 0.205ns (52.468%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          0.592    -0.555    tick_generator_inst/clk_out1
    SLICE_X63Y52         FDCE                                         r  tick_generator_inst/rvTick5ms_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDCE (Prop_fdce_C_Q)         0.141    -0.414 r  tick_generator_inst/rvTick5ms_q_reg[0]/Q
                         net (fo=5, routed)           0.205    -0.209    tick_generator_inst/rvTick5ms_q_reg[0]
    SLICE_X64Y52         LUT2 (Prop_lut2_I0_O)        0.045    -0.164 r  tick_generator_inst/rvTick5ms_q[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.164    tick_generator_inst/rvTick5ms_d[1]
    SLICE_X64Y52         FDCE                                         r  tick_generator_inst/rvTick5ms_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          0.863    -0.792    tick_generator_inst/clk_out1
    SLICE_X64Y52         FDCE                                         r  tick_generator_inst/rvTick5ms_q_reg[1]/C
                         clock pessimism              0.253    -0.539    
                         clock uncertainty            0.098    -0.442    
    SLICE_X64Y52         FDCE (Hold_fdce_C_D)         0.121    -0.321    tick_generator_inst/rvTick5ms_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 tick_generator_inst/rvTick1s_q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tick_generator_inst/rvTick1s_q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          0.592    -0.555    tick_generator_inst/clk_out1
    SLICE_X62Y52         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y52         FDCE (Prop_fdce_C_Q)         0.141    -0.414 r  tick_generator_inst/rvTick1s_q_reg[6]/Q
                         net (fo=3, routed)           0.185    -0.229    tick_generator_inst/rvTick1s_q[6]
    SLICE_X62Y52         LUT4 (Prop_lut4_I1_O)        0.042    -0.187 r  tick_generator_inst/rvTick1s_q[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.187    tick_generator_inst/rvTick1s_d[7]
    SLICE_X62Y52         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          0.863    -0.792    tick_generator_inst/clk_out1
    SLICE_X62Y52         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[7]/C
                         clock pessimism              0.237    -0.555    
                         clock uncertainty            0.098    -0.458    
    SLICE_X62Y52         FDCE (Hold_fdce_C_D)         0.107    -0.351    tick_generator_inst/rvTick1s_q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 tick_generator_inst/rvTick5ms_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tick_generator_inst/rvTick5ms_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          0.592    -0.555    tick_generator_inst/clk_out1
    SLICE_X63Y52         FDCE                                         r  tick_generator_inst/rvTick5ms_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDCE (Prop_fdce_C_Q)         0.141    -0.414 f  tick_generator_inst/rvTick5ms_q_reg[0]/Q
                         net (fo=5, routed)           0.168    -0.246    tick_generator_inst/rvTick5ms_q_reg[0]
    SLICE_X63Y52         LUT2 (Prop_lut2_I0_O)        0.045    -0.201 r  tick_generator_inst/rvTick5ms_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    tick_generator_inst/rvTick5ms_d[0]
    SLICE_X63Y52         FDCE                                         r  tick_generator_inst/rvTick5ms_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          0.863    -0.792    tick_generator_inst/clk_out1
    SLICE_X63Y52         FDCE                                         r  tick_generator_inst/rvTick5ms_q_reg[0]/C
                         clock pessimism              0.237    -0.555    
                         clock uncertainty            0.098    -0.458    
    SLICE_X63Y52         FDCE (Hold_fdce_C_D)         0.091    -0.367    tick_generator_inst/rvTick5ms_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 tick_generator_inst/rvTick1s_q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tick_generator_inst/rvTick1s_q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          0.592    -0.555    tick_generator_inst/clk_out1
    SLICE_X62Y52         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y52         FDCE (Prop_fdce_C_Q)         0.141    -0.414 r  tick_generator_inst/rvTick1s_q_reg[6]/Q
                         net (fo=3, routed)           0.185    -0.229    tick_generator_inst/rvTick1s_q[6]
    SLICE_X62Y52         LUT4 (Prop_lut4_I3_O)        0.045    -0.184 r  tick_generator_inst/rvTick1s_q[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.184    tick_generator_inst/rvTick1s_d[6]
    SLICE_X62Y52         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          0.863    -0.792    tick_generator_inst/clk_out1
    SLICE_X62Y52         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[6]/C
                         clock pessimism              0.237    -0.555    
                         clock uncertainty            0.098    -0.458    
    SLICE_X62Y52         FDCE (Hold_fdce_C_D)         0.091    -0.367    tick_generator_inst/rvTick1s_q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.182    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.686ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.686ns  (required time - arrival time)
  Source:                 tick_generator_inst/rvTick1ms_q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rvLedTemp_q_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.807ns  (logic 0.916ns (24.059%)  route 2.891ns (75.941%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 38.554 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          1.623    -0.844    tick_generator_inst/clk_out1
    SLICE_X60Y55         FDCE                                         r  tick_generator_inst/rvTick1ms_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDCE (Prop_fdce_C_Q)         0.518    -0.326 f  tick_generator_inst/rvTick1ms_q_reg[12]/Q
                         net (fo=2, routed)           0.842     0.516    tick_generator_inst/rvTick1ms_q[12]
    SLICE_X60Y54         LUT4 (Prop_lut4_I1_O)        0.124     0.640 f  tick_generator_inst/rvTick1ms_q[14]_i_3/O
                         net (fo=18, routed)          1.250     1.891    tick_generator_inst/rvTick1ms_q[14]_i_3_n_0
    SLICE_X63Y52         LUT6 (Prop_lut6_I0_O)        0.124     2.015 r  tick_generator_inst/rvTick1s_q[7]_i_1/O
                         net (fo=10, routed)          0.456     2.470    tick_generator_inst/rvTick1s_q[7]_i_1_n_0
    SLICE_X63Y52         LUT2 (Prop_lut2_I0_O)        0.150     2.620 r  tick_generator_inst/rvLedTemp_q[3]_i_1/O
                         net (fo=4, routed)           0.343     2.963    tick_generator_inst_n_1
    SLICE_X64Y53         FDCE                                         r  rvLedTemp_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          1.506    38.554    clk
    SLICE_X64Y53         FDCE                                         r  rvLedTemp_q_reg[0]/C
                         clock pessimism              0.564    39.118    
                         clock uncertainty           -0.098    39.020    
    SLICE_X64Y53         FDCE (Setup_fdce_C_CE)      -0.371    38.649    rvLedTemp_q_reg[0]
  -------------------------------------------------------------------
                         required time                         38.649    
                         arrival time                          -2.963    
  -------------------------------------------------------------------
                         slack                                 35.686    

Slack (MET) :             35.686ns  (required time - arrival time)
  Source:                 tick_generator_inst/rvTick1ms_q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rvLedTemp_q_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.807ns  (logic 0.916ns (24.059%)  route 2.891ns (75.941%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 38.554 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          1.623    -0.844    tick_generator_inst/clk_out1
    SLICE_X60Y55         FDCE                                         r  tick_generator_inst/rvTick1ms_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDCE (Prop_fdce_C_Q)         0.518    -0.326 f  tick_generator_inst/rvTick1ms_q_reg[12]/Q
                         net (fo=2, routed)           0.842     0.516    tick_generator_inst/rvTick1ms_q[12]
    SLICE_X60Y54         LUT4 (Prop_lut4_I1_O)        0.124     0.640 f  tick_generator_inst/rvTick1ms_q[14]_i_3/O
                         net (fo=18, routed)          1.250     1.891    tick_generator_inst/rvTick1ms_q[14]_i_3_n_0
    SLICE_X63Y52         LUT6 (Prop_lut6_I0_O)        0.124     2.015 r  tick_generator_inst/rvTick1s_q[7]_i_1/O
                         net (fo=10, routed)          0.456     2.470    tick_generator_inst/rvTick1s_q[7]_i_1_n_0
    SLICE_X63Y52         LUT2 (Prop_lut2_I0_O)        0.150     2.620 r  tick_generator_inst/rvLedTemp_q[3]_i_1/O
                         net (fo=4, routed)           0.343     2.963    tick_generator_inst_n_1
    SLICE_X64Y53         FDCE                                         r  rvLedTemp_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          1.506    38.554    clk
    SLICE_X64Y53         FDCE                                         r  rvLedTemp_q_reg[1]/C
                         clock pessimism              0.564    39.118    
                         clock uncertainty           -0.098    39.020    
    SLICE_X64Y53         FDCE (Setup_fdce_C_CE)      -0.371    38.649    rvLedTemp_q_reg[1]
  -------------------------------------------------------------------
                         required time                         38.649    
                         arrival time                          -2.963    
  -------------------------------------------------------------------
                         slack                                 35.686    

Slack (MET) :             35.686ns  (required time - arrival time)
  Source:                 tick_generator_inst/rvTick1ms_q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rvLedTemp_q_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.807ns  (logic 0.916ns (24.059%)  route 2.891ns (75.941%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 38.554 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          1.623    -0.844    tick_generator_inst/clk_out1
    SLICE_X60Y55         FDCE                                         r  tick_generator_inst/rvTick1ms_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDCE (Prop_fdce_C_Q)         0.518    -0.326 f  tick_generator_inst/rvTick1ms_q_reg[12]/Q
                         net (fo=2, routed)           0.842     0.516    tick_generator_inst/rvTick1ms_q[12]
    SLICE_X60Y54         LUT4 (Prop_lut4_I1_O)        0.124     0.640 f  tick_generator_inst/rvTick1ms_q[14]_i_3/O
                         net (fo=18, routed)          1.250     1.891    tick_generator_inst/rvTick1ms_q[14]_i_3_n_0
    SLICE_X63Y52         LUT6 (Prop_lut6_I0_O)        0.124     2.015 r  tick_generator_inst/rvTick1s_q[7]_i_1/O
                         net (fo=10, routed)          0.456     2.470    tick_generator_inst/rvTick1s_q[7]_i_1_n_0
    SLICE_X63Y52         LUT2 (Prop_lut2_I0_O)        0.150     2.620 r  tick_generator_inst/rvLedTemp_q[3]_i_1/O
                         net (fo=4, routed)           0.343     2.963    tick_generator_inst_n_1
    SLICE_X64Y53         FDCE                                         r  rvLedTemp_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          1.506    38.554    clk
    SLICE_X64Y53         FDCE                                         r  rvLedTemp_q_reg[2]/C
                         clock pessimism              0.564    39.118    
                         clock uncertainty           -0.098    39.020    
    SLICE_X64Y53         FDCE (Setup_fdce_C_CE)      -0.371    38.649    rvLedTemp_q_reg[2]
  -------------------------------------------------------------------
                         required time                         38.649    
                         arrival time                          -2.963    
  -------------------------------------------------------------------
                         slack                                 35.686    

Slack (MET) :             35.686ns  (required time - arrival time)
  Source:                 tick_generator_inst/rvTick1ms_q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rvLedTemp_q_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.807ns  (logic 0.916ns (24.059%)  route 2.891ns (75.941%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 38.554 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          1.623    -0.844    tick_generator_inst/clk_out1
    SLICE_X60Y55         FDCE                                         r  tick_generator_inst/rvTick1ms_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDCE (Prop_fdce_C_Q)         0.518    -0.326 f  tick_generator_inst/rvTick1ms_q_reg[12]/Q
                         net (fo=2, routed)           0.842     0.516    tick_generator_inst/rvTick1ms_q[12]
    SLICE_X60Y54         LUT4 (Prop_lut4_I1_O)        0.124     0.640 f  tick_generator_inst/rvTick1ms_q[14]_i_3/O
                         net (fo=18, routed)          1.250     1.891    tick_generator_inst/rvTick1ms_q[14]_i_3_n_0
    SLICE_X63Y52         LUT6 (Prop_lut6_I0_O)        0.124     2.015 r  tick_generator_inst/rvTick1s_q[7]_i_1/O
                         net (fo=10, routed)          0.456     2.470    tick_generator_inst/rvTick1s_q[7]_i_1_n_0
    SLICE_X63Y52         LUT2 (Prop_lut2_I0_O)        0.150     2.620 r  tick_generator_inst/rvLedTemp_q[3]_i_1/O
                         net (fo=4, routed)           0.343     2.963    tick_generator_inst_n_1
    SLICE_X64Y53         FDCE                                         r  rvLedTemp_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          1.506    38.554    clk
    SLICE_X64Y53         FDCE                                         r  rvLedTemp_q_reg[3]/C
                         clock pessimism              0.564    39.118    
                         clock uncertainty           -0.098    39.020    
    SLICE_X64Y53         FDCE (Setup_fdce_C_CE)      -0.371    38.649    rvLedTemp_q_reg[3]
  -------------------------------------------------------------------
                         required time                         38.649    
                         arrival time                          -2.963    
  -------------------------------------------------------------------
                         slack                                 35.686    

Slack (MET) :             36.305ns  (required time - arrival time)
  Source:                 tick_generator_inst/rvTick1ms_q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tick_generator_inst/rvTick1s_q_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.354ns  (logic 0.766ns (22.836%)  route 2.588ns (77.164%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 38.554 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          1.623    -0.844    tick_generator_inst/clk_out1
    SLICE_X60Y55         FDCE                                         r  tick_generator_inst/rvTick1ms_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDCE (Prop_fdce_C_Q)         0.518    -0.326 f  tick_generator_inst/rvTick1ms_q_reg[12]/Q
                         net (fo=2, routed)           0.842     0.516    tick_generator_inst/rvTick1ms_q[12]
    SLICE_X60Y54         LUT4 (Prop_lut4_I1_O)        0.124     0.640 f  tick_generator_inst/rvTick1ms_q[14]_i_3/O
                         net (fo=18, routed)          1.250     1.891    tick_generator_inst/rvTick1ms_q[14]_i_3_n_0
    SLICE_X63Y52         LUT6 (Prop_lut6_I0_O)        0.124     2.015 r  tick_generator_inst/rvTick1s_q[7]_i_1/O
                         net (fo=10, routed)          0.496     2.510    tick_generator_inst/rvTick1s_q[7]_i_1_n_0
    SLICE_X62Y53         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          1.506    38.554    tick_generator_inst/clk_out1
    SLICE_X62Y53         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[0]/C
                         clock pessimism              0.564    39.118    
                         clock uncertainty           -0.098    39.020    
    SLICE_X62Y53         FDCE (Setup_fdce_C_CE)      -0.205    38.815    tick_generator_inst/rvTick1s_q_reg[0]
  -------------------------------------------------------------------
                         required time                         38.815    
                         arrival time                          -2.510    
  -------------------------------------------------------------------
                         slack                                 36.305    

Slack (MET) :             36.305ns  (required time - arrival time)
  Source:                 tick_generator_inst/rvTick1ms_q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tick_generator_inst/rvTick1s_q_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.354ns  (logic 0.766ns (22.836%)  route 2.588ns (77.164%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 38.554 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          1.623    -0.844    tick_generator_inst/clk_out1
    SLICE_X60Y55         FDCE                                         r  tick_generator_inst/rvTick1ms_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDCE (Prop_fdce_C_Q)         0.518    -0.326 f  tick_generator_inst/rvTick1ms_q_reg[12]/Q
                         net (fo=2, routed)           0.842     0.516    tick_generator_inst/rvTick1ms_q[12]
    SLICE_X60Y54         LUT4 (Prop_lut4_I1_O)        0.124     0.640 f  tick_generator_inst/rvTick1ms_q[14]_i_3/O
                         net (fo=18, routed)          1.250     1.891    tick_generator_inst/rvTick1ms_q[14]_i_3_n_0
    SLICE_X63Y52         LUT6 (Prop_lut6_I0_O)        0.124     2.015 r  tick_generator_inst/rvTick1s_q[7]_i_1/O
                         net (fo=10, routed)          0.496     2.510    tick_generator_inst/rvTick1s_q[7]_i_1_n_0
    SLICE_X62Y53         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          1.506    38.554    tick_generator_inst/clk_out1
    SLICE_X62Y53         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[1]/C
                         clock pessimism              0.564    39.118    
                         clock uncertainty           -0.098    39.020    
    SLICE_X62Y53         FDCE (Setup_fdce_C_CE)      -0.205    38.815    tick_generator_inst/rvTick1s_q_reg[1]
  -------------------------------------------------------------------
                         required time                         38.815    
                         arrival time                          -2.510    
  -------------------------------------------------------------------
                         slack                                 36.305    

Slack (MET) :             36.305ns  (required time - arrival time)
  Source:                 tick_generator_inst/rvTick1ms_q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tick_generator_inst/rvTick1s_q_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.354ns  (logic 0.766ns (22.836%)  route 2.588ns (77.164%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 38.554 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          1.623    -0.844    tick_generator_inst/clk_out1
    SLICE_X60Y55         FDCE                                         r  tick_generator_inst/rvTick1ms_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDCE (Prop_fdce_C_Q)         0.518    -0.326 f  tick_generator_inst/rvTick1ms_q_reg[12]/Q
                         net (fo=2, routed)           0.842     0.516    tick_generator_inst/rvTick1ms_q[12]
    SLICE_X60Y54         LUT4 (Prop_lut4_I1_O)        0.124     0.640 f  tick_generator_inst/rvTick1ms_q[14]_i_3/O
                         net (fo=18, routed)          1.250     1.891    tick_generator_inst/rvTick1ms_q[14]_i_3_n_0
    SLICE_X63Y52         LUT6 (Prop_lut6_I0_O)        0.124     2.015 r  tick_generator_inst/rvTick1s_q[7]_i_1/O
                         net (fo=10, routed)          0.496     2.510    tick_generator_inst/rvTick1s_q[7]_i_1_n_0
    SLICE_X62Y53         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          1.506    38.554    tick_generator_inst/clk_out1
    SLICE_X62Y53         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[2]/C
                         clock pessimism              0.564    39.118    
                         clock uncertainty           -0.098    39.020    
    SLICE_X62Y53         FDCE (Setup_fdce_C_CE)      -0.205    38.815    tick_generator_inst/rvTick1s_q_reg[2]
  -------------------------------------------------------------------
                         required time                         38.815    
                         arrival time                          -2.510    
  -------------------------------------------------------------------
                         slack                                 36.305    

Slack (MET) :             36.305ns  (required time - arrival time)
  Source:                 tick_generator_inst/rvTick1ms_q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tick_generator_inst/rvTick1s_q_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.354ns  (logic 0.766ns (22.836%)  route 2.588ns (77.164%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 38.554 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          1.623    -0.844    tick_generator_inst/clk_out1
    SLICE_X60Y55         FDCE                                         r  tick_generator_inst/rvTick1ms_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDCE (Prop_fdce_C_Q)         0.518    -0.326 f  tick_generator_inst/rvTick1ms_q_reg[12]/Q
                         net (fo=2, routed)           0.842     0.516    tick_generator_inst/rvTick1ms_q[12]
    SLICE_X60Y54         LUT4 (Prop_lut4_I1_O)        0.124     0.640 f  tick_generator_inst/rvTick1ms_q[14]_i_3/O
                         net (fo=18, routed)          1.250     1.891    tick_generator_inst/rvTick1ms_q[14]_i_3_n_0
    SLICE_X63Y52         LUT6 (Prop_lut6_I0_O)        0.124     2.015 r  tick_generator_inst/rvTick1s_q[7]_i_1/O
                         net (fo=10, routed)          0.496     2.510    tick_generator_inst/rvTick1s_q[7]_i_1_n_0
    SLICE_X62Y53         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          1.506    38.554    tick_generator_inst/clk_out1
    SLICE_X62Y53         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[5]/C
                         clock pessimism              0.564    39.118    
                         clock uncertainty           -0.098    39.020    
    SLICE_X62Y53         FDCE (Setup_fdce_C_CE)      -0.205    38.815    tick_generator_inst/rvTick1s_q_reg[5]
  -------------------------------------------------------------------
                         required time                         38.815    
                         arrival time                          -2.510    
  -------------------------------------------------------------------
                         slack                                 36.305    

Slack (MET) :             36.400ns  (required time - arrival time)
  Source:                 tick_generator_inst/rvTick1ms_q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tick_generator_inst/rvTick1s_q_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.261ns  (logic 0.766ns (23.492%)  route 2.495ns (76.508%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 38.555 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          1.623    -0.844    tick_generator_inst/clk_out1
    SLICE_X60Y55         FDCE                                         r  tick_generator_inst/rvTick1ms_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDCE (Prop_fdce_C_Q)         0.518    -0.326 f  tick_generator_inst/rvTick1ms_q_reg[12]/Q
                         net (fo=2, routed)           0.842     0.516    tick_generator_inst/rvTick1ms_q[12]
    SLICE_X60Y54         LUT4 (Prop_lut4_I1_O)        0.124     0.640 f  tick_generator_inst/rvTick1ms_q[14]_i_3/O
                         net (fo=18, routed)          1.250     1.891    tick_generator_inst/rvTick1ms_q[14]_i_3_n_0
    SLICE_X63Y52         LUT6 (Prop_lut6_I0_O)        0.124     2.015 r  tick_generator_inst/rvTick1s_q[7]_i_1/O
                         net (fo=10, routed)          0.402     2.417    tick_generator_inst/rvTick1s_q[7]_i_1_n_0
    SLICE_X62Y52         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          1.507    38.555    tick_generator_inst/clk_out1
    SLICE_X62Y52         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[3]/C
                         clock pessimism              0.564    39.119    
                         clock uncertainty           -0.098    39.021    
    SLICE_X62Y52         FDCE (Setup_fdce_C_CE)      -0.205    38.816    tick_generator_inst/rvTick1s_q_reg[3]
  -------------------------------------------------------------------
                         required time                         38.816    
                         arrival time                          -2.417    
  -------------------------------------------------------------------
                         slack                                 36.400    

Slack (MET) :             36.400ns  (required time - arrival time)
  Source:                 tick_generator_inst/rvTick1ms_q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tick_generator_inst/rvTick1s_q_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.261ns  (logic 0.766ns (23.492%)  route 2.495ns (76.508%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 38.555 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          1.623    -0.844    tick_generator_inst/clk_out1
    SLICE_X60Y55         FDCE                                         r  tick_generator_inst/rvTick1ms_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDCE (Prop_fdce_C_Q)         0.518    -0.326 f  tick_generator_inst/rvTick1ms_q_reg[12]/Q
                         net (fo=2, routed)           0.842     0.516    tick_generator_inst/rvTick1ms_q[12]
    SLICE_X60Y54         LUT4 (Prop_lut4_I1_O)        0.124     0.640 f  tick_generator_inst/rvTick1ms_q[14]_i_3/O
                         net (fo=18, routed)          1.250     1.891    tick_generator_inst/rvTick1ms_q[14]_i_3_n_0
    SLICE_X63Y52         LUT6 (Prop_lut6_I0_O)        0.124     2.015 r  tick_generator_inst/rvTick1s_q[7]_i_1/O
                         net (fo=10, routed)          0.402     2.417    tick_generator_inst/rvTick1s_q[7]_i_1_n_0
    SLICE_X62Y52         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000    40.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    41.418 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.580    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    35.376 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.957    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.048 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          1.507    38.555    tick_generator_inst/clk_out1
    SLICE_X62Y52         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[4]/C
                         clock pessimism              0.564    39.119    
                         clock uncertainty           -0.098    39.021    
    SLICE_X62Y52         FDCE (Setup_fdce_C_CE)      -0.205    38.816    tick_generator_inst/rvTick1s_q_reg[4]
  -------------------------------------------------------------------
                         required time                         38.816    
                         arrival time                          -2.417    
  -------------------------------------------------------------------
                         slack                                 36.400    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 tick_generator_inst/rvTick1s_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tick_generator_inst/rvTick1s_q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.782%)  route 0.147ns (44.218%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          0.592    -0.555    tick_generator_inst/clk_out1
    SLICE_X62Y52         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y52         FDCE (Prop_fdce_C_Q)         0.141    -0.414 r  tick_generator_inst/rvTick1s_q_reg[3]/Q
                         net (fo=5, routed)           0.147    -0.267    tick_generator_inst/rvTick1s_q[3]
    SLICE_X62Y53         LUT6 (Prop_lut6_I1_O)        0.045    -0.222 r  tick_generator_inst/rvTick1s_q[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.222    tick_generator_inst/rvTick1s_d[5]
    SLICE_X62Y53         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          0.861    -0.793    tick_generator_inst/clk_out1
    SLICE_X62Y53         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[5]/C
                         clock pessimism              0.253    -0.540    
                         clock uncertainty            0.098    -0.443    
    SLICE_X62Y53         FDCE (Hold_fdce_C_D)         0.092    -0.351    tick_generator_inst/rvTick1s_q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 tick_generator_inst/rvTick1ms_q_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tick_generator_inst/rvTick1ms_q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.636%)  route 0.160ns (43.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          0.590    -0.557    tick_generator_inst/clk_out1
    SLICE_X60Y55         FDCE                                         r  tick_generator_inst/rvTick1ms_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDCE (Prop_fdce_C_Q)         0.164    -0.393 f  tick_generator_inst/rvTick1ms_q_reg[14]/Q
                         net (fo=19, routed)          0.160    -0.233    tick_generator_inst/rvTick1ms_q[14]
    SLICE_X60Y54         LUT6 (Prop_lut6_I1_O)        0.045    -0.188 r  tick_generator_inst/rvTick1ms_q[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    tick_generator_inst/rvTick1ms_d[11]
    SLICE_X60Y54         FDCE                                         r  tick_generator_inst/rvTick1ms_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          0.860    -0.795    tick_generator_inst/clk_out1
    SLICE_X60Y54         FDCE                                         r  tick_generator_inst/rvTick1ms_q_reg[11]/C
                         clock pessimism              0.254    -0.541    
                         clock uncertainty            0.098    -0.444    
    SLICE_X60Y54         FDCE (Hold_fdce_C_D)         0.121    -0.323    tick_generator_inst/rvTick1ms_q_reg[11]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 tick_generator_inst/rvTick5ms_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tick_generator_inst/rvTick5ms_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          0.592    -0.555    tick_generator_inst/clk_out1
    SLICE_X64Y52         FDCE                                         r  tick_generator_inst/rvTick5ms_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDCE (Prop_fdce_C_Q)         0.164    -0.391 r  tick_generator_inst/rvTick5ms_q_reg[3]/Q
                         net (fo=2, routed)           0.163    -0.228    tick_generator_inst/rvTick5ms_q_reg[3]
    SLICE_X64Y52         LUT4 (Prop_lut4_I0_O)        0.043    -0.185 r  tick_generator_inst/rvTick5ms_q[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.185    tick_generator_inst/rvTick5ms_d[3]
    SLICE_X64Y52         FDCE                                         r  tick_generator_inst/rvTick5ms_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          0.863    -0.792    tick_generator_inst/clk_out1
    SLICE_X64Y52         FDCE                                         r  tick_generator_inst/rvTick5ms_q_reg[3]/C
                         clock pessimism              0.237    -0.555    
                         clock uncertainty            0.098    -0.458    
    SLICE_X64Y52         FDCE (Hold_fdce_C_D)         0.133    -0.325    tick_generator_inst/rvTick5ms_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.325    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 tick_generator_inst/rvTick1s_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tick_generator_inst/rvTick1s_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.547%)  route 0.161ns (46.453%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          0.591    -0.556    tick_generator_inst/clk_out1
    SLICE_X62Y53         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDCE (Prop_fdce_C_Q)         0.141    -0.415 r  tick_generator_inst/rvTick1s_q_reg[1]/Q
                         net (fo=7, routed)           0.161    -0.254    tick_generator_inst/rvTick1s_q[1]
    SLICE_X62Y52         LUT6 (Prop_lut6_I3_O)        0.045    -0.209 r  tick_generator_inst/rvTick1s_q[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.209    tick_generator_inst/rvTick1s_d[3]
    SLICE_X62Y52         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          0.863    -0.792    tick_generator_inst/clk_out1
    SLICE_X62Y52         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[3]/C
                         clock pessimism              0.253    -0.539    
                         clock uncertainty            0.098    -0.442    
    SLICE_X62Y52         FDCE (Hold_fdce_C_D)         0.092    -0.350    tick_generator_inst/rvTick1s_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 tick_generator_inst/rvTick5ms_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tick_generator_inst/rvTick5ms_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.188ns (47.799%)  route 0.205ns (52.201%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          0.592    -0.555    tick_generator_inst/clk_out1
    SLICE_X63Y52         FDCE                                         r  tick_generator_inst/rvTick5ms_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDCE (Prop_fdce_C_Q)         0.141    -0.414 r  tick_generator_inst/rvTick5ms_q_reg[0]/Q
                         net (fo=5, routed)           0.205    -0.209    tick_generator_inst/rvTick5ms_q_reg[0]
    SLICE_X64Y52         LUT4 (Prop_lut4_I0_O)        0.047    -0.162 r  tick_generator_inst/rvTick5ms_q[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.162    tick_generator_inst/rvTick5ms_d[2]
    SLICE_X64Y52         FDCE                                         r  tick_generator_inst/rvTick5ms_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          0.863    -0.792    tick_generator_inst/clk_out1
    SLICE_X64Y52         FDCE                                         r  tick_generator_inst/rvTick5ms_q_reg[2]/C
                         clock pessimism              0.253    -0.539    
                         clock uncertainty            0.098    -0.442    
    SLICE_X64Y52         FDCE (Hold_fdce_C_D)         0.131    -0.311    tick_generator_inst/rvTick5ms_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 tick_generator_inst/rvTick1ms_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tick_generator_inst/rvTick1ms_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.430%)  route 0.161ns (43.570%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          0.591    -0.556    tick_generator_inst/clk_out1
    SLICE_X60Y51         FDCE                                         r  tick_generator_inst/rvTick1ms_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y51         FDCE (Prop_fdce_C_Q)         0.164    -0.392 f  tick_generator_inst/rvTick1ms_q_reg[0]/Q
                         net (fo=3, routed)           0.161    -0.231    tick_generator_inst/rvTick1ms_q[0]
    SLICE_X60Y51         LUT6 (Prop_lut6_I5_O)        0.045    -0.186 r  tick_generator_inst/rvTick1ms_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.186    tick_generator_inst/rvTick1ms_d[0]
    SLICE_X60Y51         FDCE                                         r  tick_generator_inst/rvTick1ms_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          0.861    -0.794    tick_generator_inst/clk_out1
    SLICE_X60Y51         FDCE                                         r  tick_generator_inst/rvTick1ms_q_reg[0]/C
                         clock pessimism              0.238    -0.556    
                         clock uncertainty            0.098    -0.459    
    SLICE_X60Y51         FDCE (Hold_fdce_C_D)         0.121    -0.338    tick_generator_inst/rvTick1ms_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 tick_generator_inst/rvTick5ms_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tick_generator_inst/rvTick5ms_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.532%)  route 0.205ns (52.468%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          0.592    -0.555    tick_generator_inst/clk_out1
    SLICE_X63Y52         FDCE                                         r  tick_generator_inst/rvTick5ms_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDCE (Prop_fdce_C_Q)         0.141    -0.414 r  tick_generator_inst/rvTick5ms_q_reg[0]/Q
                         net (fo=5, routed)           0.205    -0.209    tick_generator_inst/rvTick5ms_q_reg[0]
    SLICE_X64Y52         LUT2 (Prop_lut2_I0_O)        0.045    -0.164 r  tick_generator_inst/rvTick5ms_q[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.164    tick_generator_inst/rvTick5ms_d[1]
    SLICE_X64Y52         FDCE                                         r  tick_generator_inst/rvTick5ms_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          0.863    -0.792    tick_generator_inst/clk_out1
    SLICE_X64Y52         FDCE                                         r  tick_generator_inst/rvTick5ms_q_reg[1]/C
                         clock pessimism              0.253    -0.539    
                         clock uncertainty            0.098    -0.442    
    SLICE_X64Y52         FDCE (Hold_fdce_C_D)         0.121    -0.321    tick_generator_inst/rvTick5ms_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 tick_generator_inst/rvTick1s_q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tick_generator_inst/rvTick1s_q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          0.592    -0.555    tick_generator_inst/clk_out1
    SLICE_X62Y52         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y52         FDCE (Prop_fdce_C_Q)         0.141    -0.414 r  tick_generator_inst/rvTick1s_q_reg[6]/Q
                         net (fo=3, routed)           0.185    -0.229    tick_generator_inst/rvTick1s_q[6]
    SLICE_X62Y52         LUT4 (Prop_lut4_I1_O)        0.042    -0.187 r  tick_generator_inst/rvTick1s_q[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.187    tick_generator_inst/rvTick1s_d[7]
    SLICE_X62Y52         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          0.863    -0.792    tick_generator_inst/clk_out1
    SLICE_X62Y52         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[7]/C
                         clock pessimism              0.237    -0.555    
                         clock uncertainty            0.098    -0.458    
    SLICE_X62Y52         FDCE (Hold_fdce_C_D)         0.107    -0.351    tick_generator_inst/rvTick1s_q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 tick_generator_inst/rvTick5ms_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tick_generator_inst/rvTick5ms_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          0.592    -0.555    tick_generator_inst/clk_out1
    SLICE_X63Y52         FDCE                                         r  tick_generator_inst/rvTick5ms_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDCE (Prop_fdce_C_Q)         0.141    -0.414 f  tick_generator_inst/rvTick5ms_q_reg[0]/Q
                         net (fo=5, routed)           0.168    -0.246    tick_generator_inst/rvTick5ms_q_reg[0]
    SLICE_X63Y52         LUT2 (Prop_lut2_I0_O)        0.045    -0.201 r  tick_generator_inst/rvTick5ms_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    tick_generator_inst/rvTick5ms_d[0]
    SLICE_X63Y52         FDCE                                         r  tick_generator_inst/rvTick5ms_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          0.863    -0.792    tick_generator_inst/clk_out1
    SLICE_X63Y52         FDCE                                         r  tick_generator_inst/rvTick5ms_q_reg[0]/C
                         clock pessimism              0.237    -0.555    
                         clock uncertainty            0.098    -0.458    
    SLICE_X63Y52         FDCE (Hold_fdce_C_D)         0.091    -0.367    tick_generator_inst/rvTick5ms_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 tick_generator_inst/rvTick1s_q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tick_generator_inst/rvTick1s_q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          0.592    -0.555    tick_generator_inst/clk_out1
    SLICE_X62Y52         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y52         FDCE (Prop_fdce_C_Q)         0.141    -0.414 r  tick_generator_inst/rvTick1s_q_reg[6]/Q
                         net (fo=3, routed)           0.185    -0.229    tick_generator_inst/rvTick1s_q[6]
    SLICE_X62Y52         LUT4 (Prop_lut4_I3_O)        0.045    -0.184 r  tick_generator_inst/rvTick1s_q[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.184    tick_generator_inst/rvTick1s_d[6]
    SLICE_X62Y52         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=31, routed)          0.863    -0.792    tick_generator_inst/clk_out1
    SLICE_X62Y52         FDCE                                         r  tick_generator_inst/rvTick1s_q_reg[6]/C
                         clock pessimism              0.237    -0.555    
                         clock uncertainty            0.098    -0.458    
    SLICE_X62Y52         FDCE (Hold_fdce_C_D)         0.091    -0.367    tick_generator_inst/rvTick1s_q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.182    





