Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sun Dec 18 05:41:59 2022
| Host         : soganli-G3-3579 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_utilization -file dataProcessor_utilization_synth.rpt -pb dataProcessor_utilization_synth.pb
| Design       : dataProcessor
| Device       : xcku11pffvd900-2
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs*                  | 1367 |     0 |    298560 |  0.46 |
|   LUT as Logic             |  562 |     0 |    298560 |  0.19 |
|   LUT as Memory            |  805 |     0 |    148320 |  0.54 |
|     LUT as Distributed RAM |  160 |     0 |           |       |
|     LUT as Shift Register  |  645 |     0 |           |       |
| CLB Registers              | 1349 |     0 |    597120 |  0.23 |
|   Register as Flip Flop    | 1349 |     0 |    597120 |  0.23 |
|   Register as Latch        |    0 |     0 |    597120 |  0.00 |
| CARRY8                     |   23 |     0 |     37320 |  0.06 |
| F7 Muxes                   |   96 |     0 |    149280 |  0.06 |
| F8 Muxes                   |    0 |     0 |     74640 |  0.00 |
| F9 Muxes                   |    0 |     0 |     37320 |  0.00 |
+----------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 26    |          Yes |         Set |            - |
| 1323  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   44 |     0 |       600 |  7.33 |
|   RAMB36/FIFO*    |   42 |     0 |       600 |  7.00 |
|     RAMB36E2 only |   42 |       |           |       |
|   RAMB18          |    4 |     0 |      1200 |  0.33 |
|     RAMB18E2 only |    4 |       |           |       |
| URAM              |    0 |     0 |        80 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |   17 |     0 |      2928 |  0.58 |
|   DSP48E2 only |   17 |       |           |       |
+----------------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |   88 |     0 |       408 | 21.57 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    1 |     0 |       688 |  0.15 |
|   BUFGCE             |    1 |     0 |       208 |  0.48 |
|   BUFGCE_DIV         |    0 |     0 |        32 |  0.00 |
|   BUFG_GT            |    0 |     0 |       312 |  0.00 |
|   BUFG_PS            |    0 |     0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        64 |  0.00 |
| PLL                  |    0 |     0 |        16 |  0.00 |
| MMCM                 |    0 |     0 |         8 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         2 |  0.00 |
| GTHE4_CHANNEL   |    0 |     0 |        16 |  0.00 |
| GTHE4_COMMON    |    0 |     0 |         4 |  0.00 |
| ILKNE4          |    0 |     0 |         1 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |         8 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |         8 |  0.00 |
| PCIE40E4        |    0 |     0 |         4 |  0.00 |
| PS8             |    0 |     0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 1323 |            Register |
| SRLC32E  |  384 |                 CLB |
| SRL16E   |  261 |                 CLB |
| LUT2     |  176 |                 CLB |
| LUT6     |  168 |                 CLB |
| LUT4     |  111 |                 CLB |
| LUT3     |  101 |                 CLB |
| RAMD64E  |   96 |                 CLB |
| MUXF7    |   96 |                 CLB |
| LUT5     |   94 |                 CLB |
| RAMD32   |   64 |                 CLB |
| INBUF    |   54 |                 I/O |
| IBUFCTRL |   54 |              Others |
| RAMB36E2 |   42 |            BLOCKRAM |
| OBUF     |   33 |                 I/O |
| FDSE     |   26 |            Register |
| CARRY8   |   23 |                 CLB |
| LUT1     |   19 |                 CLB |
| DSP48E2  |   17 |          Arithmetic |
| RAMB18E2 |    4 |            BLOCKRAM |
| OBUFT    |    1 |                 I/O |
| BUFGCE   |    1 |               Clock |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


