<!doctype html>
<html>
<head>
<title>ERROR_STATUS_2 (PMU_GLOBAL) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___pmu_global.html")>PMU_GLOBAL Module</a> &gt; ERROR_STATUS_2 (PMU_GLOBAL) Register</p><h1>ERROR_STATUS_2 (PMU_GLOBAL) Register</h1>
<h2>ERROR_STATUS_2 (PMU_GLOBAL) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>ERROR_STATUS_2</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000540</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FFD80540 (PMU_GLOBAL)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00000000</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>System Errors; Interrupt Clear and Status, Reg 2.</td></tr>
</table>
<p>Status and clear of System Errors. Read: 0: no error. 1: system error active. Write: 0: no effect. 1: clear the bit to 0. Note: If a Status bit is 1 and its Mask is 0, then the interrupt signal is active to the interrupt controllers. The system errors can be generated by many areas of the PS and PL. For details on bit fields, refer to the ERROR_STATUS_2 register description. Register is reset only by the PS_POR_B reset signal pin.</p>
<h2>ERROR_STATUS_2 (PMU_GLOBAL) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">31:27</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>reserved</td></tr>
<tr valign=top><td>CSU_ROM</td><td class="center">26</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>CSU BootROM Sequence Error. CSU_BR_ERROR [BR_ERROR] bit is set and the [ERR_TYPE] bit field contains the error code.</td></tr>
<tr valign=top><td>PMU_PB</td><td class="center">25</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>Error occurred during PMU Pre-Boot Sequence; fatal, may indicate a defective device.</td></tr>
<tr valign=top><td>PMU_SERVICE</td><td class="center">24</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>Request for Services cause error while executing from ROM.</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">23:22</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>reserved</td></tr>
<tr valign=top><td>PMU_FW</td><td class="center">21:18</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>Four (4) Firmware defined error bits.<br/>Bits [21:18] can be activated by user firmware.</td></tr>
<tr valign=top><td>PMU_UC</td><td class="center">17</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>PMU BootROM Error. Includes PMU ROM validation error, PMU Triple Module Redundancy (TMR) error, PMU RAM uncorrectable ECC error, and PMU Local Register address error.</td></tr>
<tr valign=top><td>CSU</td><td class="center">16</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>CSU hardware generated error including CSU ROM validation error. CSU boot fails, ROM is not executed.</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">15:13</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>reserved</td></tr>
<tr valign=top><td>PLL_LOCK</td><td class="center">12:8</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>PLL Lock Errors.<br/>Bit [8] is for IOPLL.<br/>Bit [9] is for RPLL.<br/>Bit [10] is for APLL.<br/>Bit [11] is for DPLL.<br/>Bit [12] is for VPLL.</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center"> 7:6</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>reserved</td></tr>
<tr valign=top><td>PL</td><td class="center"> 5:2</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>PL to PS Signals.<br/>Bit [2] is PL System Error Signal.<br/>Bit [3] is PL System Error Signal.<br/>Bit [4] is PL System Error Signal.<br/>Bit [5] is PL System Error Signal.</td></tr>
<tr valign=top><td>TO</td><td class="center"> 1:0</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>AXI Timeout Buffer (ATB).<br/>Bit [0] is for ATB's in the LPD.<br/>Bit [1] is for ATB's in the FPD.<br/>The ATB timeout signals within a power domain are OR'ed together</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>