[["Scope - quality retaining display rendering workload scaling based on user-smartphone distance.", ["Kent W. Nixon", "Xiang Chen", "Yiran Chen"], "https://doi.org/10.1145/2966986.2967073", 0], ["NVSim-CAM: a circuit-level simulator for emerging nonvolatile memory based content-addressable memory.", ["Shuangchen Li", "Liu Liu", "Peng Gu", "Cong Xu", "Yuan Xie"], "https://doi.org/10.1145/2966986.2967059", 0], ["Design technology for fault-free and maximally-parallel wavelength-routed optical networks-on-chip.", ["Andrea Peano", "Luca Ramini", "Marco Gavanelli", "Maddalena Nonato", "Davide Bertozzi"], "https://doi.org/10.1145/2966986.2967023", 0], ["Fast generation of lexicographic satisfiable assignments: enabling canonicity in SAT-based applications.", ["Ana Petkovska", "Alan Mishchenko", "Mathias Soeken", "Giovanni De Micheli", "Robert K. Brayton", "Paolo Ienne"], "https://doi.org/10.1145/2966986.2967040", 0], ["Analytic approaches to the collapse operation and equivalence verification of threshold logic circuits.", ["Nian-Ze Lee", "Hao-Yuan Kuo", "Yi-Hsiang Lai", "Jie-Hong R. Jiang"], "https://doi.org/10.1145/2966986.2967001", 0], ["A flash-based digital circuit design flow.", ["Monther Abusultan", "Sunil P. Khatri"], "https://doi.org/10.1145/2966986.2966990", 0], ["MrDP: multiple-row detailed placement of heterogeneous-sized cells for advanced nodes.", ["Yibo Lin", "Bei Yu", "Xiaoqing Xu", "Jhih-Rong Gao", "Natarajan Viswanathan", "Wen-Hao Liu", "Zhuo Li", "Charles J. Alpert", "David Z. Pan"], "https://doi.org/10.1145/2966986.2967055", 0], ["OWARU: free space-aware timing-driven incremental placement.", ["Jinwook Jung", "Gi-Joon Nam", "Lakshmi N. Reddy", "Iris Hui-Ru Jiang", "Youngsoo Shin"], "https://doi.org/10.1145/2966986.2967062", 0], ["Detailed placement for modern FPGAs using 2D dynamic programming.", ["Shounak Dhar", "Saurabh N. Adya", "Love Singhal", "Mahesh A. Iyer", "David Z. Pan"], "https://doi.org/10.1145/2966986.2967024", 0], ["Security and privacy threats to on-chip non-volatile memories and countermeasures.", ["Swaroop Ghosh", "Mohammad Nasim Imtiaz Khan", "Asmit De", "Jae-Won Jang"], "https://doi.org/10.1145/2966986.2980064", 0], ["Security engineering of nanostructures and nanomaterials.", ["Davood Shahrjerdi", "Bayan Nasri", "D. Armstrong", "Abdullah Alharbi", "Ramesh Karri"], "https://doi.org/10.1145/2966986.2980065", 0], ["Caffeine: towards uniformed representation and acceleration for deep convolutional neural networks.", ["Chen Zhang", "Zhenman Fang", "Peipei Zhou", "Peichen Pan", "Jason Cong"], "https://doi.org/10.1145/2966986.2967011", 0], ["Re-architecting the on-chip memory sub-system of machine-learning accelerator for embedded devices.", ["Ying Wang", "Huawei Li", "Xiaowei Li"], "https://doi.org/10.1145/2966986.2967068", 0], ["A data locality-aware design framework for reconfigurable sparse matrix-vector multiplication kernel.", ["Sicheng Li", "Yandan Wang", "Wujie Wen", "Yu Wang", "Yiran Chen", "Hai Li"], "https://doi.org/10.1145/2966986.2966987", 0], ["Compact oscillation neuron exploiting metal-insulator-transition for neuromorphic computing.", ["Pai-Yu Chen", "Jae-sun Seo", "Yu Cao", "Shimeng Yu"], "https://doi.org/10.1145/2966986.2967015", 0], ["A new tightly-coupled transient electro-thermal simulation method for power electronics.", ["Quan Chen", "Wim Schoenmaker"], "https://doi.org/10.1145/2966986.2966993", 0], ["A tensor-based volterra series black-box nonlinear system identification and simulation framework.", ["Kim Batselier", "Zhongming Chen", "Haotian Liu", "Ngai Wong"], "https://doi.org/10.1145/2966986.2966996", 0], ["Efficient statistical analysis for correlated rare failure events via asymptotic probability approximation.", ["Handi Yu", "Jun Tao", "Changhai Liao", "Yangfeng Su", "Dian Zhou", "Xuan Zeng", "Xin Li"], "https://doi.org/10.1145/2966986.2967029", 0], ["Duplex: simultaneous parameter-performance exploration for optimizing analog circuits.", ["Seyed Nematollah Ahmadyan", "Shobha Vasudevan"], "https://doi.org/10.1145/2966986.2967026", 0], ["Improved flop tray-based design implementation for power reduction.", ["Andrew B. Kahng", "Jiajia Li", "Lutong Wang"], "https://doi.org/10.1145/2966986.2967047", 0], ["RC-aware global routing.", ["Rudolf Scheifele"], "https://doi.org/10.1145/2966986.2967067", 0], ["Scalable, high-quality, SAT-based multi-layer escape routing.", ["Sam Bayless", "Holger H. Hoos", "Alan J. Hu"], "https://doi.org/10.1145/2966986.2967072", 0], ["Redistribution layer routing for integrated fan-out wafer-level chip-scale packages.", ["Bo-Qiao Lin", "Ting-Chou Lin", "Yao-Wen Chang"], "https://doi.org/10.1145/2966986.2967070", 0], ["The architecture value engine: measuring and delivering sustainable SoC improvement.", ["Juan Antonio Carballo", "Bangqi Xu"], "https://doi.org/10.1145/2966986.2980066", 0], ["Circuit valorization in the IC design ecosystem.", ["Jose Pineda de Gyvez", "Hamed Fatemi", "Maarten Vertregt"], "https://doi.org/10.1145/2966986.2980067", 0], ["Interconnect-aware device targeting from PPA perspective.", ["Mustafa Badaroglu", "Jeff Xu"], "https://doi.org/10.1145/2966986.2980068", 0], ["Measuring progress and value of IC implementation technology.", ["Andrew B. Kahng", "Hyein Lee", "Jiajia Li"], "https://doi.org/10.1145/2966986.2980069", 0], ["Provably secure camouflaging strategy for IC protection.", ["Meng Li", "Kaveh Shamsi", "Travis Meade", "Zheng Zhao", "Bei Yu", "Yier Jin", "David Z. Pan"], "https://doi.org/10.1145/2966986.2967065", 0], ["CamoPerturb: secure IC camouflaging for minterm protection.", ["Muhammad Yasin", "Bodhisatwa Mazumdar", "Ozgur Sinanoglu", "Jeyavijayan Rajendran"], "https://doi.org/10.1145/2966986.2967012", 0], ["Chip editor: leveraging circuit edit for logic obfuscation and trusted fabrication.", ["Bicky Shakya", "Navid Asadizanjani", "Domenic Forte", "Mark Mohammad Tehranipoor"], "https://doi.org/10.1145/2966986.2967014", 0], ["Arbitrary streaming permutations with minimum memory and latency.", ["Thaddeus Koehn", "Peter M. Athanas"], "https://doi.org/10.1145/2966986.2967004", 0], ["Multibank memory optimization for parallel data access in multiple data arrays.", ["Shouyi Yin", "Zhicong Xie", "Chenyue Meng", "Leibo Liu", "Shaojun Wei"], "https://doi.org/10.1145/2966986.2967056", 0], ["Allocation of multi-bit flip-flops in logic synthesis for power optimization.", ["Dongyoun Yi", "Taewhan Kim"], "https://doi.org/10.1145/2966986.2966998", 0], ["Model-based design of resource-efficient automotive control software.", ["Wanli Chang", "Debayan Roy", "Licong Zhang", "Samarjit Chakraborty"], "https://doi.org/10.1145/2966986.2980075", 0], ["Testing automotive embedded systems under X-in-the-loop setups.", ["Ghizlane Tibba", "Christoph Malz", "Christoph Stoermer", "Natarajan Nagarajan", "Licong Zhang", "Samarjit Chakraborty"], "https://doi.org/10.1145/2966986.2980076", 0], ["Efficient statistical validation of machine learning systems for autonomous driving.", ["Weijing Shi", "Mohamed Baker Alawieh", "Xin Li", "Huafeng Yu", "Nikos Arechiga", "Nobuyuki Tomatsu"], "https://doi.org/10.1145/2966986.2980077", 0], ["CONVINCE: a cross-layer modeling, exploration and validation framework for next-generation connected vehicles.", ["Bowen Zheng", "Chung-Wei Lin", "Huafeng Yu", "Hengyi Liang", "Qi Zhu"], "https://doi.org/10.1145/2966986.2980078", 0], ["Overview of the 2016 CAD contest at ICCAD.", ["Shih-Hsu Huang", "Rung-Bin Lin", "Myung-Chul Kim", "Shigetoshi Nakatake"], "https://doi.org/10.1145/2966986.2980070", 0], ["ICCAD-2016 CAD contest in large-scale identical fault search.", ["Tangent Wei", "Luke Lin"], "https://doi.org/10.1145/2966986.2980071", 0], ["ICCAD-2016 CAD contest in non-exact projective NPNP boolean matching and benchmark suite.", ["Chi-An Rocky Wu", "Chih-Jen Jacky Hsu", "Kei-Yong Khoo"], "https://doi.org/10.1145/2966986.2980072", 0], ["ICCAD-2016 CAD contest in pattern classification for integrated circuit design space analysis and benchmark suite.", ["Rasit Onur Topaloglu"], "https://doi.org/10.1145/2966986.2980073", 0], ["OpenDesign flow database: the infrastructure for VLSI design and design automation research.", ["Jinwook Jung", "Iris Hui-Ru Jiang", "Gi-Joon Nam", "Victor N. Kravets", "Laleh Behjat", "Yih-Lang Li"], "https://doi.org/10.1145/2966986.2980074", 0], ["Malicious LUT: a stealthy FPGA trojan injected and triggered by the design flow.", ["Christian Krieg", "Clifford Wolf", "Axel Jantsch"], "https://doi.org/10.1145/2966986.2967054", 0], ["On detecting delay anomalies introduced by hardware trojans.", ["Dylan Ismari", "Jim Plusquellic", "Charles Lamech", "Swarup Bhunia", "Fareena Saqib"], "https://doi.org/10.1145/2966986.2967061", 0], ["An optimization-theoretic approach for attacking physical unclonable functions.", ["Yuntao Liu", "Yang Xie", "Chongxi Bao", "Ankur Srivastava"], "https://doi.org/10.1145/2966986.2967000", 0], ["LRR-DPUF: learning resilient and reliable digital physical unclonable function.", ["Jin Miao", "Meng Li", "Subhendu Roy", "Bei Yu"], "https://doi.org/10.1145/2966986.2967051", 0], ["Enabling online learning in lithography hotspot detection with information-theoretic feature optimization.", ["Hang Zhang", "Bei Yu", "Evangeline F. Y. Young"], "https://doi.org/10.1145/2966986.2967032", 0], ["Incorporating cut redistribution with mask assignment to enable 1D gridded design.", ["Jian Kuang", "Evangeline F. Y. Young", "Bei Yu"], "https://doi.org/10.1145/2966986.2967048", 0], ["VCR: simultaneous via-template and cut-template-aware routing for directed self-assembly technology.", ["Yu-Hsuan Su", "Yao-Wen Chang"], "https://doi.org/10.1145/2966986.2967082", 0], ["DSA-compliant routing for two-dimensional patterns using block copolymer lithography.", ["Yu-Hsuan Su", "Yao-Wen Chang"], "https://doi.org/10.1145/2966986.2967025", 0], ["The art of semi-formal bug hunting.", ["Pradeep Kumar Nalla", "Raj Kumar Gajavelly", "Jason Baumgartner", "Hari Mony", "Robert Kanzelman", "Alexander Ivrii"], "https://doi.org/10.1145/2966986.2967079", 0], ["Compiled symbolic simulation for systemC.", ["Vladimir Herdt", "Hoang M. Le", "Daniel Grosse", "Rolf Drechsler"], "https://doi.org/10.1145/2966986.2967016", 0], ["Exact diagnosis using boolean satisfiability.", ["Heinz Riener", "Gorschwin Fey"], "https://doi.org/10.1145/2966986.2967036", 0], ["Efficient and accurate analysis of single event transients propagation using SMT-based techniques.", ["Ghaith Bany Hamad", "Ghaith Kazma", "Otmane Ait Mohamed", "Yvon Savaria"], "https://doi.org/10.1145/2966986.2967027", 0], ["Power delivery in 3D packages: current crowding effects, dynamic IR drop and compensation network using sensors (invited paper).", ["Sukeshwar Kannan", "Mehdi Sadi", "Luke England"], "https://doi.org/10.1145/2966986.2980094", 0], ["Cost analysis and cost-driven IP reuse methodology for SoC design based on 2.5D/3D integration.", ["Dylan Stow", "Itir Akgun", "Russell Barnes", "Peng Gu", "Yuan Xie"], "https://doi.org/10.1145/2966986.2980095", 0], ["Energy-efficient and reliable 3D network-on-chip (NoC): architectures and optimization algorithms.", ["Sourav Das", "Janardhan Rao Doppa", "Partha Pratim Pande", "Krishnendu Chakrabarty"], "https://doi.org/10.1145/2966986.2980096", 0], ["The hype, myths, and realities of testing 3D integrated circuits.", ["Ran Wang", "Sergej Deutsch", "Mukesh Agrawal", "Krishnendu Chakrabarty"], "https://doi.org/10.1145/2966986.2980097", 0], ["TASA: toolchain-agnostic static software randomisation for critical real-time systems.", ["Leonidas Kosmidis", "Roberto Vargas", "David Morales", "Eduardo Quinones", "Jaume Abella", "Francisco J. Cazorla"], "https://doi.org/10.1145/2966986.2967078", 0], ["Splitting functions in code management on scratchpad memories.", ["Youngbin Kim", "Jian Cai", "Yooseong Kim", "Kyoungwoo Lee", "Aviral Shrivastava"], "https://doi.org/10.1145/2966986.2967075", 0], ["Adaptive performance prediction for integrated GPUs.", ["Ujjwal Gupta", "Joseph Campbell", "Umit Y. Ogras", "Raid Ayoub", "Michael Kishinevsky", "Francesco Paterna", "Suat Gumussoy"], "https://doi.org/10.1145/2966986.2966997", 0], ["Energy-efficient fault tolerance approach for internet of things applications.", ["Teng Xu", "Miodrag Potkonjak"], "https://doi.org/10.1145/2966986.2967034", 0], ["Critical path isolation for time-to-failure extension and lower voltage operation.", ["Yutaka Masuda", "Masanori Hashimoto", "Takao Onoye"], "https://doi.org/10.1145/2966986.2967019", 0], ["Control synthesis and delay sensor deployment for efficient ASV designs.", ["Chaofan Li", "Sachin S. Sapatnekar", "Jiang Hu"], "https://doi.org/10.1145/2966986.2967017", 0], ["Performance driven routing for modern FPGAs.", ["Parivallal Kannan", "Satish Sivaswamy"], "https://doi.org/10.1145/2966986.2980082", 0], ["UTPlaceF: a routability-driven FPGA placer with physical and congestion aware packing.", ["Wuxi Li", "Shounak Dhar", "David Z. Pan"], "https://doi.org/10.1145/2966986.2980083", 0], ["RippleFPGA: a routability-driven placement for large-scale heterogeneous FPGAs.", ["Chak-Wa Pui", "Gengjie Chen", "Wing-Kai Chow", "Ka-Chun Lam", "Jian Kuang", "Peishan Tu", "Hang Zhang", "Evangeline F. Y. Young", "Bei Yu"], "https://doi.org/10.1145/2966986.2980084", 0], ["GPlace: a congestion-aware placement tool for ultrascale FPGAs.", ["Ryan Pattison", "Ziad Abuowaimer", "Shawki Areibi", "Gary Grewal", "Anthony Vannelli"], "https://doi.org/10.1145/2966986.2980085", 0], ["Resiliency in dynamically power managed designs.", ["Liangzhen Lai", "Vikas Chandra", "Rob Aitken"], "https://doi.org/10.1145/2966986.2980079", 0], ["Dynamic reliability management for near-threshold dark silicon processors.", ["Taeyoung Kim", "Zeyu Sun", "Chase Cook", "Jagadeesh Gaddipati", "Hai Wang", "Hai-Bao Chen", "Sheldon X.-D. Tan"], "https://doi.org/10.1145/2966986.2980080", 0], ["A cross-layer approach for resiliency and energy efficiency in near threshold computing.", ["Mohammad Saber Golanbari", "Anteneh Gebregiorgis", "Fabian Oboril", "Saman Kiamehr", "Mehdi Baradaran Tahoori"], "https://doi.org/10.1145/2966986.2980081", 0], ["Design space exploration of drone infrastructure for large-scale delivery services.", ["Sangyoung Park", "Licong Zhang", "Samarjit Chakraborty"], "https://doi.org/10.1145/2966986.2967022", 0], ["Multi-objective design optimization for flexible hybrid electronics.", ["Ganapati Bhat", "Ujjwal Gupta", "Nicholas Tran", "Jaehyun Park", "Sule Ozev", "Umit Y. Ogras"], "https://doi.org/10.1145/2966986.2967057", 0], ["KCAD: kinetic cyber-attack detection method for cyber-physical additive manufacturing systems.", ["Sujit Rokka Chhetri", "Arquimedes Canedo", "Mohammad Abdullah Al Faruque"], "https://doi.org/10.1145/2966986.2967050", 0], ["Autonomous sensor-context learning in dynamic human-centered internet-of-things environments.", ["Seyed Ali Rokni", "Hassan Ghasemzadeh"], "https://doi.org/10.1145/2966986.2967008", 0], ["Formulating customized specifications for resource allocation problem of distributed embedded systems.", ["Xinhai Zhang", "Lei Feng", "Martin Torngren", "De-Jiu Chen"], "https://doi.org/10.1145/2966986.2967042", 0], ["A polyhedral model-based framework for dataflow implementation on FPGA devices of iterative stencil loops.", ["Giuseppe Natale", "Giulio Stramondo", "Pietro Bressana", "Riccardo Cattaneo", "Donatella Sciuto", "Marco D. Santambrogio"], "https://doi.org/10.1145/2966986.2966995", 0], ["Efficient memory compression in deep neural networks using coarse-grain sparsification for speech applications.", ["Deepak Kadetotad", "Sairam Arunachalam", "Chaitali Chakrabarti", "Jae-sun Seo"], "https://doi.org/10.1145/2966986.2967028", 0], ["Parallel code-specific CPU simulation with dynamic phase convergence modeling for HW/SW co-design.", ["Warren Kemmerer", "Wei Zuo", "Deming Chen"], "https://doi.org/10.1145/2966986.2967063", 0], ["Architectural-space exploration of approximate multipliers.", ["Semeen Rehman", "Walaa El-Harouni", "Muhammad Shafique", "Akash Kumar", "Jorg Henkel"], "https://doi.org/10.1145/2966986.2967005", 0], ["Design of power-efficient approximate multipliers for approximate artificial neural networks.", ["Vojtech Mrazek", "Syed Shakib Sarwar", "Lukas Sekanina", "Zdenek Vasicek", "Kaushik Roy"], "https://doi.org/10.1145/2966986.2967021", 0], ["Automated error prediction for approximate sequential circuits.", ["Amrut Kapare", "Hari Cherupalli", "John Sartori"], "https://doi.org/10.1145/2966986.2967007", 0], ["Approximation-aware rewriting of AIGs for error tolerant applications.", ["Arun Chandrasekharan", "Mathias Soeken", "Daniel Grosse", "Rolf Drechsler"], "https://doi.org/10.1145/2966986.2967003", 0], ["Properties first? a new design methodology for hardware, and its perspectives in safety analysis.", ["Joakim Urdahl", "Shrinidhi Udupi", "Tobias Ludwig", "Dominik Stoffel", "Wolfgang Kunz"], "https://doi.org/10.1145/2966986.2980086", 0], ["Where formal verification can help in functional safety analysis.", ["Alessandro Bernardini", "Wolfgang Ecker", "Ulf Schlichtmann"], "https://doi.org/10.1145/2966986.2980087", 0], ["Formal approaches to design of active cell balancing architectures in battery management systems.", ["Sebastian Steinhorst", "Martin Lukasiewycz"], "https://doi.org/10.1145/2966986.2980088", 0], ["How much cost reduction justifies the adoption of monolithic 3D ICs at 7nm node?", ["Bon Woong Ku", "Peter Debacker", "Dragomir Milojevic", "Praveen Raghavan", "Sung Kyu Lim"], "https://doi.org/10.1145/2966986.2967044", 0], ["A novel unified dummy fill insertion framework with SQP-based optimization method.", ["Yudong Tao", "Changhao Yan", "Yibo Lin", "Sheng-Guo Wang", "David Z. Pan", "Xuan Zeng"], "https://doi.org/10.1145/2966986.2966994", 0], ["Efficient yield estimation through generalized importance sampling with application to NBL-assisted SRAM bitcells.", ["Lorenzo Ciampolini", "Jean-Christophe Lafont", "Faress Tissafi Drissi", "Jean-Paul Morin", "David Turgis", "Xavier Jonsson", "Cyril Descleves", "Joseph Nguyen"], "https://doi.org/10.1145/2966986.2967031", 0], ["Are proximity attacks a threat to the security of split manufacturing of integrated circuits?", ["Jonathon Magana", "Daohang Shi", "Azadeh Davoodi"], "https://doi.org/10.1145/2966986.2967006", 0], ["Making split-fabrication more secure.", ["Ping-Lin Yang", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/2966986.2967053", 0], ["A machine learning approach to fab-of-origin attestation.", ["Ali Ahmadi", "Mohammad-Mahdi Bidmeshki", "Amit Nahar", "Bob Orr", "Michael Pas", "Yiorgos Makris"], "https://doi.org/10.1145/2966986.2966992", 0], ["OpenRAM: an open-source memory compiler.", ["Matthew R. Guthaus", "James E. Stine", "Samira Ataei", "Brian Chen", "Bin Wu", "Mehedi Sarwar"], "https://doi.org/10.1145/2966986.2980098", 0], ["A hardware-based technique for efficient implicit information flow tracking.", ["Jangseop Shin", "Hongce Zhang", "Jinyong Lee", "Ingoo Heo", "Yu-Yuan Chen", "Ruby B. Lee", "Yunheung Paek"], "https://doi.org/10.1145/2966986.2966991", 0], ["Imprecise security: quality and complexity tradeoffs for hardware information flow tracking.", ["Wei Hu", "Andrew Becker", "Armita Ardeshiricham", "Yu Tai", "Paolo Ienne", "Dejun Mu", "Ryan Kastner"], "https://doi.org/10.1145/2966986.2967046", 0], ["Encasing block ciphers to foil key recovery attempts via side channel.", ["Giovanni Agosta", "Alessandro Barenghi", "Gerardo Pelosi", "Michele Scandale"], "https://doi.org/10.1145/2966986.2967033", 0], ["Security of neuromorphic computing: thwarting learning attacks using memristor's obsolescence effect.", ["Chaofei Yang", "Beiye Liu", "Hai Li", "Yiran Chen", "Wujie Wen", "Mark Barnell", "Qing Wu", "Jeyavijayan Rajendran"], "https://doi.org/10.1145/2966986.2967074", 0], ["Generation and use of statistical timing macro-models considering slew and load variability.", ["Debjit Sinha", "Vladimir Zolotov", "Jin Hu", "Sheshashayee K. Raghunathan", "Adil Bhanji", "Christine M. Casey"], "https://doi.org/10.1145/2966986.2967043", 0], ["TinySPICE plus: scaling up statistical SPICE simulations on GPU leveraging shared-memory based sparse matrix solution techniques.", ["Lengfei Han", "Zhuo Feng"], "https://doi.org/10.1145/2966986.2967081", 0], ["PieceTimer: a holistic timing analysis framework considering setup/hold time interdependency using a piecewise model.", ["Grace Li Zhang", "Bing Li", "Ulf Schlichtmann"], "https://doi.org/10.1145/2966986.2967064", 0], ["A fast layer elimination approach for power grid reduction.", ["Abdul-Amir Yassine", "Farid N. Najm"], "https://doi.org/10.1145/2966986.2966989", 0], ["A deterministic approach to stochastic computation.", ["Devon Jenson", "Marc Riedel"], "https://doi.org/10.1145/2966986.2966988", 0], ["Control-fluidic CoDesign for paper-based digital microfluidic biochips.", ["Qin Wang", "Zeyan Li", "Haena Cheong", "Oh-Sun Kwon", "Hailong Yao", "Tsung-Yi Ho", "Kwanwoo Shin", "Bing Li", "Ulf Schlichtmann", "Yici Cai"], "https://doi.org/10.1145/2966986.2967018", 0], ["Neural networks designing neural networks: multi-objective hyper-parameter optimization.", ["Sean C. Smithson", "Guang Yang", "Warren J. Gross", "Brett H. Meyer"], "https://doi.org/10.1145/2966986.2967058", 0], ["Error recovery in a micro-electrode-dot-array digital microfluidic biochip?", ["Zipeng Li", "Kelvin Yi-Tse Lai", "Po-Hsien Yu", "Krishnendu Chakrabarty", "Miroslav Pajic", "Tsung-Yi Ho", "Chen-Yi Lee"], "https://doi.org/10.1145/2966986.2967035", 0], ["Privacy protection via appliance scheduling in smart homes.", ["Jie Wu", "Jinglan Liu", "Xiaobo Sharon Hu", "Yiyu Shi"], "https://doi.org/10.1145/2966986.2980089", 0], ["Framework designs to enhance reliable and timely services of disaster management systems.", ["Chi-Sheng Shih", "Pi-Cheng Hsiu", "Yuan-Hao Chang", "Tei-Wei Kuo"], "https://doi.org/10.1145/2966986.2980090", 0], ["Analysis of production data manipulation attacks in petroleum cyber-physical systems.", ["Xiaodao Chen", "Yuchen Zhou", "Hong Zhou", "Chaowei Wan", "Qi Zhu", "Wenchao Li", "Shiyan Hu"], "https://doi.org/10.1145/2966986.2980091", 0], ["Security challenges in smart surveillance systems and the solutions based on emerging nano-devices.", ["Chaofei Yang", "Chunpeng Wu", "Hai Li", "Yiran Chen", "Mark Barnell", "Qing Wu"], "https://doi.org/10.1145/2966986.2980092", 0], ["Fast physics-based electromigration checking for on-die power grids.", ["Sandeep Chatterjee", "Valeriy Sukharev", "Farid N. Najm"], "https://doi.org/10.1145/2966986.2967041", 0], ["Exploring aging deceleration in FinFET-based multi-core systems.", ["Ermao Cai", "Dimitrios Stamoulis", "Diana Marculescu"], "https://doi.org/10.1145/2966986.2967039", 0], ["An efficient and accurate algorithm for computing RC current response with applications to EM reliability evaluation.", ["Zhong Guan", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/2966986.2966999", 0], ["Voltage-based electromigration immortality check for general multi-branch interconnects.", ["Zeyu Sun", "Ertugrul Demircan", "Mehul D. Shroff", "Taeyoung Kim", "Xin Huang", "Sheldon X.-D. Tan"], "https://doi.org/10.1145/2966986.2967083", 0], ["Exploiting randomness in sketching for efficient hardware implementation of machine learning applications.", ["Ye Wang", "Constantine Caramanis", "Michael Orshansky"], "https://doi.org/10.1145/2966986.2967038", 0], ["Making neural encoding robust and energy efficient: an advanced analog temporal encoder for brain-inspired computing systems.", ["Chenyuan Zhao", "Jialing Li", "Yang Yi"], "https://doi.org/10.1145/2966986.2967052", 0], ["Statistical methodology to identify optimal placement of on-chip process monitors for predicting fmax.", ["Szu-Pang Mu", "Wen-Hsiang Chang", "Mango C.-T. Chao", "Yi-Ming Wang", "Ming-Tung Chang", "Min-Hsiu Tsai"], "https://doi.org/10.1145/2966986.2967076", 0], ["BugMD: automatic mismatch diagnosis for bug triaging.", ["Biruk Mammo", "Milind Furia", "Valeria Bertacco", "Scott A. Mahlke", "Daya Shanker Khudia"], "https://doi.org/10.1145/2966986.2967010", 0], ["ODESY: a novel 3T-3MTJ cell design with optimized area DEnsity, scalability and latencY.", ["Linuo Xue", "Yuanqing Cheng", "Jianlei Yang", "Peiyuan Wang", "Yuan Xie"], "https://doi.org/10.1145/2966986.2967060", 0], ["Delay-optimal technology mapping for in-memory computing using ReRAM devices.", ["Debjyoti Bhattacharjee", "Anupam Chattopadhyay"], "https://doi.org/10.1145/2966986.2967020", 0], ["Reconfigurable in-memory computing with resistive memory crossbar.", ["Yue Zha", "Jing Li"], "https://doi.org/10.1145/2966986.2967069", 0], ["Exploiting ferroelectric FETs for low-power non-volatile logic-in-memory circuits.", ["Xunzhao Yin", "Ahmedullah Aziz", "Joseph Nahas", "Suman Datta", "Sumeet Kumar Gupta", "Michael T. Niemier", "Xiaobo Sharon Hu"], "https://doi.org/10.1145/2966986.2967037", 0], ["Approximation knob: power capping meets energy efficiency.", ["Anil Kanduri", "Mohammad Hashem Haghbayan", "Amir-Mohammad Rahmani", "Pasi Liljeberg", "Axel Jantsch", "Nikil D. Dutt", "Hannu Tenhunen"], "https://doi.org/10.1145/2966986.2967002", 0], ["IC thermal analyzer for versatile 3-D structures using multigrid preconditioned krylov methods.", ["Scott Ladenheim", "Yi-Chung Chen", "Milan Mihajlovic", "Vasilis F. Pavlidis"], "https://doi.org/10.1145/2966986.2967045", 0], ["BoostNoC: power efficient network-on-chip architecture for near threshold computing.", ["Chidhambaranathan Rajamanikkam", "Rajesh J. S.", "Koushik Chakraborty", "Sanghamitra Roy"], "https://doi.org/10.1145/2966986.2967009", 0], ["QScale: thermally-efficient QoS management on heterogeneous mobile platforms.", ["Onur Sahin", "Ayse Kivilcim Coskun"], "https://doi.org/10.1145/2966986.2967066", 0], ["Synthesis of statically analyzable accelerator networks from sequential programs.", ["Shaoyi Cheng", "John Wawrzynek"], "https://doi.org/10.1145/2966986.2967077", 0], ["Joint loop mapping and data placement for coarse-grained reconfigurable architecture with multi-bank memory.", ["Shouyi Yin", "Xianqing Yao", "Tianyi Lu", "Leibo Liu", "Shaojun Wei"], "https://doi.org/10.1145/2966986.2967049", 0], ["Efficient synthesis of graph methods: a dynamically scheduled architecture.", ["Marco Minutoli", "Vito Giovanni Castellana", "Antonino Tumeo", "Marco Lattuada", "Fabrizio Ferrandi"], "https://doi.org/10.1145/2966986.2967030", 0], ["Tier partitioning strategy to mitigate BEOL degradation and cost issues in monolithic 3D ICs.", ["Sandeep Kumar Samal", "Deepak Nayak", "Motoi Ichihashi", "Srinivasa Banna", "Sung Kyu Lim"], "https://doi.org/10.1145/2966986.2967080", 0], ["Cascade2D: A design-aware partitioning approach to monolithic 3D IC with 2D commercial tools.", ["Kyungwook Chang", "Saurabh Sinha", "Brian Cline", "Raney Southerland", "Michael Doherty", "Greg Yeric", "Sung Kyu Lim"], "https://doi.org/10.1145/2966986.2967013", 0], ["SAINT: handling module folding and alignment in fixed-outline floorplans for 3D ICs.", ["Jai-Ming Lin", "Po-Yang Chiu", "Yen-Fu Chang"], "https://doi.org/10.1145/2966986.2967071", 0], ["From biochips to quantum circuits: computer-aided design for emerging technologies.", ["Robert Wille", "Bing Li", "Ulf Schlichtmann", "Rolf Drechsler"], "https://doi.org/10.1145/2966986.2980099", 0], ["Multilevel design understanding: from specification to logic (invited paper).", ["Sandip Ray", "Ian G. Harris", "Gorschwin Fey", "Mathias Soeken"], "https://doi.org/10.1145/2966986.2980093", 0]]