Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto a3af9bf5e804434a863246e8b66d9eaf --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_Pep9_CPU_behav xil_defaultlib.testbench_Pep9_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/PSUProj/ece361f18/pep9Verilog/Pep9_CPU.v" Line 13. Module Top_Pep9CPU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/PSUProj/ece361f18/pep9Verilog/Pep9_CPU.v" Line 110. Module Decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/PSUProj/ece361f18/pep9Verilog/Pep9_CPU.v" Line 651. Module RegSet doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/PSUProj/ece361f18/pep9Verilog/Pep9_CPU.v" Line 336. Module Execute doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/PSUProj/ece361f18/pep9Verilog/Pep9_CPU.v" Line 369. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/PSUProj/ece361f18/pep9Verilog/Pep9_CPU.v" Line 618. Module Store doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/PSUProj/ece361f18/pep9Verilog/Pep9_CPU.v" Line 651. Module RegSet doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RegSet
Compiling module xil_defaultlib.Decode
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Execute
Compiling module xil_defaultlib.Store
Compiling module xil_defaultlib.Top_Pep9CPU
Compiling module xil_defaultlib.testbench_Pep9_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_Pep9_CPU_behav
