Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Fri Oct 24 14:40:38 2025
| Host         : eecs-digital-14 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_drc -file obj/post_imp_drc.rpt
| Design       : top_level
| Device       : xc7s50csga324-1
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: top_level
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max checks: <unlimited>
             Checks found: 2
+-----------+----------+-------------------+--------+
| Rule      | Severity | Description       | Checks |
+-----------+----------+-------------------+--------+
| DPIP-1    | Warning  | Input pipelining  | 1      |
| RTSTAT-10 | Warning  | No routable loads | 1      |
+-----------+----------+-------------------+--------+

2. REPORT DETAILS
-----------------
DPIP-1#1 Warning
Input pipelining  
DSP upsampler_i/accum_reg input upsampler_i/accum_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
12 net(s) have no routable loads. The problem bus(es) and/or net(s) are drd/dram_read_fifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/full_n,
drd_req/dram_read_addr_fifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/full_n,
drd_req/dram_read_addr_fifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[24],
drd_req/dram_read_addr_fifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[25],
drd_req/dram_read_addr_fifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[26],
drd_req/dram_read_addr_fifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[27],
drd_req/dram_read_addr_fifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[28],
drd_req/dram_read_addr_fifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[29],
drd_req/dram_read_addr_fifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[30],
drd_req/dram_read_addr_fifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[31],
drd_req/dram_read_addr_fifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[32]
drd_req/dram_read_addr_fifo/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/doutb[33].
Related violations: <none>


