TimeQuest Timing Analyzer report for DE0_NANO_G_Sensor
Fri Dec 16 15:54:46 2016
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 15. Slow 1200mV 85C Model Hold: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Recovery: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 18. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 19. Slow 1200mV 85C Model Removal: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 22. Setup Times
 23. Hold Times
 24. Clock to Output Times
 25. Minimum Clock to Output Times
 26. Propagation Delay
 27. Minimum Propagation Delay
 28. Output Enable Times
 29. Minimum Output Enable Times
 30. Output Disable Times
 31. Minimum Output Disable Times
 32. Slow 1200mV 85C Model Metastability Report
 33. Slow 1200mV 0C Model Fmax Summary
 34. Slow 1200mV 0C Model Setup Summary
 35. Slow 1200mV 0C Model Hold Summary
 36. Slow 1200mV 0C Model Recovery Summary
 37. Slow 1200mV 0C Model Removal Summary
 38. Slow 1200mV 0C Model Minimum Pulse Width Summary
 39. Slow 1200mV 0C Model Setup: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 40. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 41. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 42. Slow 1200mV 0C Model Hold: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 43. Slow 1200mV 0C Model Recovery: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 44. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 45. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 46. Slow 1200mV 0C Model Removal: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 47. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 48. Slow 1200mV 0C Model Minimum Pulse Width: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 49. Setup Times
 50. Hold Times
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Propagation Delay
 54. Minimum Propagation Delay
 55. Output Enable Times
 56. Minimum Output Enable Times
 57. Output Disable Times
 58. Minimum Output Disable Times
 59. Slow 1200mV 0C Model Metastability Report
 60. Fast 1200mV 0C Model Setup Summary
 61. Fast 1200mV 0C Model Hold Summary
 62. Fast 1200mV 0C Model Recovery Summary
 63. Fast 1200mV 0C Model Removal Summary
 64. Fast 1200mV 0C Model Minimum Pulse Width Summary
 65. Fast 1200mV 0C Model Setup: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 66. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 67. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 68. Fast 1200mV 0C Model Hold: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 69. Fast 1200mV 0C Model Recovery: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 70. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 71. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 72. Fast 1200mV 0C Model Removal: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 73. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 74. Fast 1200mV 0C Model Minimum Pulse Width: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 75. Setup Times
 76. Hold Times
 77. Clock to Output Times
 78. Minimum Clock to Output Times
 79. Propagation Delay
 80. Minimum Propagation Delay
 81. Output Enable Times
 82. Minimum Output Enable Times
 83. Output Disable Times
 84. Minimum Output Disable Times
 85. Fast 1200mV 0C Model Metastability Report
 86. Multicorner Timing Analysis Summary
 87. Setup Times
 88. Hold Times
 89. Clock to Output Times
 90. Minimum Clock to Output Times
 91. Progagation Delay
 92. Minimum Progagation Delay
 93. Board Trace Model Assignments
 94. Input Transition Times
 95. Signal Integrity Metrics (Slow 1200mv 0c Model)
 96. Signal Integrity Metrics (Slow 1200mv 85c Model)
 97. Signal Integrity Metrics (Fast 1200mv 0c Model)
 98. Setup Transfers
 99. Hold Transfers
100. Recovery Transfers
101. Removal Transfers
102. Report TCCS
103. Report RSKM
104. Unconstrained Paths
105. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; DE0_NANO_G_Sensor                                                 ;
; Device Family      ; Cyclone IV E                                                      ;
; Device Name        ; EP4CE22F17C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------+-----------+---------+-----------+---------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period  ; Frequency ; Rise    ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+---------+-----------+---------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------+----------------------------------------------------------+
; CLOCK_50                                             ; Base      ; 20.000  ; 50.0 MHz  ; 0.000   ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                        ; { CLOCK_50 }                                             ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 500.000 ; 2.0 MHz   ; 200.000 ; 450.000 ; 50.00      ; 25        ; 1           ; 144.0 ;        ;           ;            ; false    ; CLOCK_50 ; u_spipll|altpll_component|auto_generated|pll1|inclk[0] ; { u_spipll|altpll_component|auto_generated|pll1|clk[0] } ;
; u_spipll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 500.000 ; 2.0 MHz   ; 166.666 ; 416.666 ; 50.00      ; 25        ; 1           ; 120.0 ;        ;           ;            ; false    ; CLOCK_50 ; u_spipll|altpll_component|auto_generated|pll1|inclk[0] ; { u_spipll|altpll_component|auto_generated|pll1|clk[1] } ;
+------------------------------------------------------+-----------+---------+-----------+---------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                  ;
+------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note                                                          ;
+------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
; 240.96 MHz ; 240.96 MHz      ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 286.78 MHz ; 250.0 MHz       ; CLOCK_50                                             ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 14.477 ; 0.000         ;
; CLOCK_50                                             ; 16.513 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; CLOCK_50                                             ; 0.358 ; 0.000         ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.358 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                        ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 15.672 ; 0.000         ;
; CLOCK_50                                             ; 17.829 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                        ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; CLOCK_50                                             ; 1.522 ; 0.000         ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 3.329 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+---------+---------------+
; Clock                                                ; Slack   ; End Point TNS ;
+------------------------------------------------------+---------+---------------+
; CLOCK_50                                             ; 9.596   ; 0.000         ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 249.747 ; 0.000         ;
+------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                      ;
+---------+--------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                  ; To Node                                                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 14.477  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|oDATA_H[1]                                   ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.340     ; 3.128      ;
; 14.477  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|oDATA_H[0]                                   ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.340     ; 3.128      ;
; 14.477  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|oDATA_L[6]                                   ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.340     ; 3.128      ;
; 14.477  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|oDATA_L[7]                                   ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.340     ; 3.128      ;
; 14.477  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|oDATA_L[5]                                   ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.340     ; 3.128      ;
; 14.840  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|low_byte_data[6]                             ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.343     ; 2.762      ;
; 14.840  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|low_byte_data[7]                             ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.343     ; 2.762      ;
; 14.840  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|low_byte_data[5]                             ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.343     ; 2.762      ;
; 15.030  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.338     ; 2.577      ;
; 15.030  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.338     ; 2.577      ;
; 15.030  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.338     ; 2.577      ;
; 15.030  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.338     ; 2.577      ;
; 15.030  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.338     ; 2.577      ;
; 15.030  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.338     ; 2.577      ;
; 15.030  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.338     ; 2.577      ;
; 15.125  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                 ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.338     ; 2.482      ;
; 15.125  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                 ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.338     ; 2.482      ;
; 15.125  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                 ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.338     ; 2.482      ;
; 15.125  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                 ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.338     ; 2.482      ;
; 15.250  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.339     ; 2.356      ;
; 15.250  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.339     ; 2.356      ;
; 15.459  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[0] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.343     ; 2.143      ;
; 15.459  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[1] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.343     ; 2.143      ;
; 15.459  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[2] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.343     ; 2.143      ;
; 15.459  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[3] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.343     ; 2.143      ;
; 15.459  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[4] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.343     ; 2.143      ;
; 15.459  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[5] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.343     ; 2.143      ;
; 15.459  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[6] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.343     ; 2.143      ;
; 15.459  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[7] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.343     ; 2.143      ;
; 15.981  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|read_ready                                   ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.339     ; 1.625      ;
; 495.850 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.054     ; 4.091      ;
; 495.850 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.054     ; 4.091      ;
; 495.850 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.054     ; 4.091      ;
; 495.850 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.054     ; 4.091      ;
; 495.850 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.054     ; 4.091      ;
; 495.850 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.054     ; 4.091      ;
; 495.850 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.054     ; 4.091      ;
; 495.850 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.054     ; 4.091      ;
; 495.850 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.054     ; 4.091      ;
; 495.850 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.054     ; 4.091      ;
; 495.850 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.054     ; 4.091      ;
; 495.850 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.054     ; 4.091      ;
; 495.850 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.054     ; 4.091      ;
; 495.850 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.054     ; 4.091      ;
; 495.850 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.054     ; 4.091      ;
; 495.869 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.054     ; 4.072      ;
; 495.869 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.054     ; 4.072      ;
; 495.869 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.054     ; 4.072      ;
; 495.869 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.054     ; 4.072      ;
; 495.869 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.054     ; 4.072      ;
; 495.869 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.054     ; 4.072      ;
; 495.869 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.054     ; 4.072      ;
; 495.869 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.054     ; 4.072      ;
; 495.869 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.054     ; 4.072      ;
; 495.869 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.054     ; 4.072      ;
; 495.869 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.054     ; 4.072      ;
; 495.869 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.054     ; 4.072      ;
; 495.869 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.054     ; 4.072      ;
; 495.869 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.054     ; 4.072      ;
; 495.869 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.054     ; 4.072      ;
; 495.885 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_H[1]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.059     ; 4.051      ;
; 495.885 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_H[0]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.059     ; 4.051      ;
; 495.885 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_L[6]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.059     ; 4.051      ;
; 495.885 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_L[7]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.059     ; 4.051      ;
; 495.885 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_L[5]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.059     ; 4.051      ;
; 495.904 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_H[1]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.059     ; 4.032      ;
; 495.904 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_H[0]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.059     ; 4.032      ;
; 495.904 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_L[6]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.059     ; 4.032      ;
; 495.904 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_L[7]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.059     ; 4.032      ;
; 495.904 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_L[5]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.059     ; 4.032      ;
; 495.921 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.054     ; 4.020      ;
; 495.921 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.054     ; 4.020      ;
; 495.921 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.054     ; 4.020      ;
; 495.921 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.054     ; 4.020      ;
; 495.921 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.054     ; 4.020      ;
; 495.921 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.054     ; 4.020      ;
; 495.921 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.054     ; 4.020      ;
; 495.921 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.054     ; 4.020      ;
; 495.921 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.054     ; 4.020      ;
; 495.921 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.054     ; 4.020      ;
; 495.921 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.054     ; 4.020      ;
; 495.921 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.054     ; 4.020      ;
; 495.921 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.054     ; 4.020      ;
; 495.921 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.054     ; 4.020      ;
; 495.921 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.054     ; 4.020      ;
; 495.956 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_H[1]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.059     ; 3.980      ;
; 495.956 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_H[0]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.059     ; 3.980      ;
; 495.956 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_L[6]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.059     ; 3.980      ;
; 495.956 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_L[7]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.059     ; 3.980      ;
; 495.956 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_L[5]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.059     ; 3.980      ;
; 496.019 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_data[6]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 3.914      ;
; 496.019 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_data[7]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 3.914      ;
; 496.019 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_data[5]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 3.914      ;
; 496.038 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|low_byte_data[6]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 3.895      ;
; 496.038 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|low_byte_data[7]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 3.895      ;
; 496.038 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|low_byte_data[5]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 3.895      ;
; 496.044 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|oDATA_H[1]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.067     ; 3.884      ;
; 496.044 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|oDATA_H[0]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.067     ; 3.884      ;
; 496.044 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|oDATA_L[6]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.067     ; 3.884      ;
; 496.044 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|oDATA_L[7]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.067     ; 3.884      ;
+---------+--------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                        ;
+--------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.513 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.417      ;
; 16.574 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.357      ;
; 16.592 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.338      ;
; 16.594 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.337      ;
; 16.605 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.325      ;
; 16.617 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.313      ;
; 16.632 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.298      ;
; 16.636 ; led_driver:u_led_driver|int2_count[11] ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.297      ;
; 16.637 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.293      ;
; 16.661 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.269      ;
; 16.684 ; led_driver:u_led_driver|int2_count[10] ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.250      ;
; 16.686 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.245      ;
; 16.711 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.219      ;
; 16.713 ; led_driver:u_led_driver|int2_count[10] ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.220      ;
; 16.717 ; led_driver:u_led_driver|int2_count[11] ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.217      ;
; 16.721 ; led_driver:u_led_driver|int2_count[5]  ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.209      ;
; 16.724 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.206      ;
; 16.727 ; led_driver:u_led_driver|int2_count[10] ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.206      ;
; 16.728 ; led_driver:u_led_driver|int2_count[9]  ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.205      ;
; 16.729 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.201      ;
; 16.740 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.190      ;
; 16.745 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.185      ;
; 16.753 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.177      ;
; 16.755 ; led_driver:u_led_driver|int2_count[11] ; led_driver:u_led_driver|int2_count[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.178      ;
; 16.756 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.174      ;
; 16.760 ; led_driver:u_led_driver|int2_count[11] ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.173      ;
; 16.764 ; led_driver:u_led_driver|int2_count[23] ; led_driver:u_led_driver|int2_count[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 3.171      ;
; 16.764 ; led_driver:u_led_driver|int2_count[23] ; led_driver:u_led_driver|int2_count[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 3.171      ;
; 16.764 ; led_driver:u_led_driver|int2_count[23] ; led_driver:u_led_driver|int2_count[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 3.171      ;
; 16.764 ; led_driver:u_led_driver|int2_count[23] ; led_driver:u_led_driver|int2_count[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.060     ; 3.171      ;
; 16.766 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.164      ;
; 16.772 ; led_driver:u_led_driver|int2_count[8]  ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.162      ;
; 16.776 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.154      ;
; 16.783 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.147      ;
; 16.784 ; led_driver:u_led_driver|int2_d[1]      ; led_driver:u_led_driver|int2_count[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.149      ;
; 16.784 ; led_driver:u_led_driver|int2_d[1]      ; led_driver:u_led_driver|int2_count[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.149      ;
; 16.784 ; led_driver:u_led_driver|int2_d[1]      ; led_driver:u_led_driver|int2_count[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.149      ;
; 16.784 ; led_driver:u_led_driver|int2_d[1]      ; led_driver:u_led_driver|int2_count[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.149      ;
; 16.784 ; led_driver:u_led_driver|int2_count[11] ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.149      ;
; 16.786 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.144      ;
; 16.790 ; led_driver:u_led_driver|int2_count[8]  ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.143      ;
; 16.802 ; led_driver:u_led_driver|int2_count[5]  ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.064     ; 3.129      ;
; 16.803 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.127      ;
; 16.809 ; led_driver:u_led_driver|int2_count[9]  ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.061     ; 3.125      ;
; 16.815 ; led_driver:u_led_driver|int2_count[8]  ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.118      ;
; 16.821 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.109      ;
; 16.823 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.107      ;
; 16.824 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.106      ;
; 16.831 ; led_driver:u_led_driver|int2_count[2]  ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 3.098      ;
; 16.832 ; led_driver:u_led_driver|int2_count[2]  ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.098      ;
; 16.832 ; led_driver:u_led_driver|int2_count[10] ; led_driver:u_led_driver|int2_count[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.101      ;
; 16.837 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.093      ;
; 16.840 ; led_driver:u_led_driver|int2_count[5]  ; led_driver:u_led_driver|int2_count[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.090      ;
; 16.845 ; led_driver:u_led_driver|int2_count[5]  ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.085      ;
; 16.847 ; led_driver:u_led_driver|int2_count[9]  ; led_driver:u_led_driver|int2_count[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.086      ;
; 16.852 ; led_driver:u_led_driver|int2_count[9]  ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.081      ;
; 16.861 ; led_driver:u_led_driver|int2_count[10] ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.072      ;
; 16.866 ; led_driver:u_led_driver|int2_count[10] ; led_driver:u_led_driver|int2_count[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.067      ;
; 16.868 ; led_driver:u_led_driver|int2_count[11] ; led_driver:u_led_driver|int2_count[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.065      ;
; 16.868 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.062      ;
; 16.869 ; led_driver:u_led_driver|int2_count[5]  ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.061      ;
; 16.875 ; led_driver:u_led_driver|int2_count[2]  ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 3.054      ;
; 16.876 ; led_driver:u_led_driver|int2_count[9]  ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.057      ;
; 16.876 ; led_driver:u_led_driver|int2_count[10] ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.057      ;
; 16.878 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.052      ;
; 16.884 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.046      ;
; 16.893 ; led_driver:u_led_driver|int2_count[10] ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.040      ;
; 16.895 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.035      ;
; 16.899 ; led_driver:u_led_driver|int2_count[11] ; led_driver:u_led_driver|int2_count[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.034      ;
; 16.900 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.030      ;
; 16.902 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.028      ;
; 16.904 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.026      ;
; 16.909 ; led_driver:u_led_driver|int2_count[8]  ; led_driver:u_led_driver|int2_count[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.024      ;
; 16.909 ; led_driver:u_led_driver|int2_count[11] ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.024      ;
; 16.913 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.017      ;
; 16.915 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 3.015      ;
; 16.926 ; led_driver:u_led_driver|int2_count[11] ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 3.007      ;
; 16.938 ; led_driver:u_led_driver|int2_count[8]  ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.995      ;
; 16.944 ; led_driver:u_led_driver|int2_count[4]  ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.986      ;
; 16.944 ; led_driver:u_led_driver|int2_count[11] ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.989      ;
; 16.945 ; led_driver:u_led_driver|int2_count[10] ; led_driver:u_led_driver|int2_count[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.988      ;
; 16.949 ; led_driver:u_led_driver|int2_count[4]  ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 2.980      ;
; 16.950 ; led_driver:u_led_driver|int2_count[2]  ; led_driver:u_led_driver|int2_count[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 2.979      ;
; 16.953 ; led_driver:u_led_driver|int2_count[5]  ; led_driver:u_led_driver|int2_count[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.977      ;
; 16.954 ; led_driver:u_led_driver|int2_count[8]  ; led_driver:u_led_driver|int2_count[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.979      ;
; 16.960 ; led_driver:u_led_driver|int2_count[9]  ; led_driver:u_led_driver|int2_count[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.973      ;
; 16.964 ; led_driver:u_led_driver|int2_count[8]  ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.969      ;
; 16.979 ; led_driver:u_led_driver|int2_count[7]  ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 2.950      ;
; 16.979 ; led_driver:u_led_driver|int2_count[2]  ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 2.950      ;
; 16.981 ; led_driver:u_led_driver|int2_count[8]  ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.952      ;
; 16.984 ; led_driver:u_led_driver|int2_count[5]  ; led_driver:u_led_driver|int2_count[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.946      ;
; 16.987 ; led_driver:u_led_driver|int2_count[4]  ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.066     ; 2.942      ;
; 16.991 ; led_driver:u_led_driver|int2_count[9]  ; led_driver:u_led_driver|int2_count[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.942      ;
; 16.994 ; led_driver:u_led_driver|int2_count[23] ; led_driver:u_led_driver|int2_count[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 2.942      ;
; 16.994 ; led_driver:u_led_driver|int2_count[23] ; led_driver:u_led_driver|int2_count[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 2.942      ;
; 16.994 ; led_driver:u_led_driver|int2_count[23] ; led_driver:u_led_driver|int2_count[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 2.942      ;
; 16.994 ; led_driver:u_led_driver|int2_count[23] ; led_driver:u_led_driver|int2_count[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 2.942      ;
; 16.994 ; led_driver:u_led_driver|int2_count[5]  ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.936      ;
; 16.994 ; led_driver:u_led_driver|int2_count[10] ; led_driver:u_led_driver|int2_count[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.062     ; 2.939      ;
; 16.996 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.065     ; 2.934      ;
+--------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                        ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.358 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[20]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; led_driver:u_led_driver|int2_count[23] ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.361 ; reset_delay:u_reset_delay|cont[0]      ; reset_delay:u_reset_delay|cont[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.580      ;
; 0.414 ; led_driver:u_led_driver|int2_d[1]      ; led_driver:u_led_driver|int2_count[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.633      ;
; 0.415 ; led_driver:u_led_driver|int2_d[1]      ; led_driver:u_led_driver|int2_count[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.634      ;
; 0.416 ; led_driver:u_led_driver|int2_d[1]      ; led_driver:u_led_driver|int2_count[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.635      ;
; 0.548 ; reset_delay:u_reset_delay|cont[8]      ; reset_delay:u_reset_delay|cont[8]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.767      ;
; 0.548 ; reset_delay:u_reset_delay|cont[10]     ; reset_delay:u_reset_delay|cont[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.767      ;
; 0.549 ; reset_delay:u_reset_delay|cont[6]      ; reset_delay:u_reset_delay|cont[6]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.768      ;
; 0.549 ; reset_delay:u_reset_delay|cont[14]     ; reset_delay:u_reset_delay|cont[14]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.768      ;
; 0.550 ; reset_delay:u_reset_delay|cont[12]     ; reset_delay:u_reset_delay|cont[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.769      ;
; 0.550 ; reset_delay:u_reset_delay|cont[16]     ; reset_delay:u_reset_delay|cont[16]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.769      ;
; 0.551 ; reset_delay:u_reset_delay|cont[11]     ; reset_delay:u_reset_delay|cont[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.770      ;
; 0.551 ; reset_delay:u_reset_delay|cont[17]     ; reset_delay:u_reset_delay|cont[17]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.770      ;
; 0.552 ; reset_delay:u_reset_delay|cont[2]      ; reset_delay:u_reset_delay|cont[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.771      ;
; 0.552 ; reset_delay:u_reset_delay|cont[4]      ; reset_delay:u_reset_delay|cont[4]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.771      ;
; 0.552 ; reset_delay:u_reset_delay|cont[9]      ; reset_delay:u_reset_delay|cont[9]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.771      ;
; 0.553 ; reset_delay:u_reset_delay|cont[7]      ; reset_delay:u_reset_delay|cont[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.772      ;
; 0.553 ; reset_delay:u_reset_delay|cont[13]     ; reset_delay:u_reset_delay|cont[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.772      ;
; 0.553 ; reset_delay:u_reset_delay|cont[18]     ; reset_delay:u_reset_delay|cont[18]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.772      ;
; 0.554 ; reset_delay:u_reset_delay|cont[3]      ; reset_delay:u_reset_delay|cont[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.773      ;
; 0.554 ; reset_delay:u_reset_delay|cont[5]      ; reset_delay:u_reset_delay|cont[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.773      ;
; 0.554 ; reset_delay:u_reset_delay|cont[15]     ; reset_delay:u_reset_delay|cont[15]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.773      ;
; 0.555 ; reset_delay:u_reset_delay|cont[19]     ; reset_delay:u_reset_delay|cont[19]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.774      ;
; 0.564 ; reset_delay:u_reset_delay|cont[0]      ; reset_delay:u_reset_delay|cont[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.783      ;
; 0.586 ; led_driver:u_led_driver|int2_d[0]      ; led_driver:u_led_driver|int2_count[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.805      ;
; 0.591 ; led_driver:u_led_driver|int2_d[0]      ; led_driver:u_led_driver|int2_count[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.810      ;
; 0.593 ; led_driver:u_led_driver|int2_d[0]      ; led_driver:u_led_driver|int2_count[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.812      ;
; 0.594 ; led_driver:u_led_driver|int2_d[0]      ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.813      ;
; 0.596 ; led_driver:u_led_driver|int2_d[1]      ; led_driver:u_led_driver|int2_count[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.815      ;
; 0.596 ; led_driver:u_led_driver|int2_d[0]      ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.815      ;
; 0.597 ; led_driver:u_led_driver|int2_d[0]      ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.816      ;
; 0.598 ; led_driver:u_led_driver|int2_d[0]      ; led_driver:u_led_driver|int2_count[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.817      ;
; 0.598 ; led_driver:u_led_driver|int2_d[0]      ; led_driver:u_led_driver|int2_count[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.817      ;
; 0.600 ; led_driver:u_led_driver|int2_d[0]      ; led_driver:u_led_driver|int2_count[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.819      ;
; 0.600 ; led_driver:u_led_driver|int2_d[0]      ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.819      ;
; 0.602 ; led_driver:u_led_driver|int2_d[0]      ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.821      ;
; 0.684 ; led_driver:u_led_driver|int2_d[1]      ; led_driver:u_led_driver|int2_count[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.904      ;
; 0.684 ; led_driver:u_led_driver|int2_d[1]      ; led_driver:u_led_driver|int2_count[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.904      ;
; 0.685 ; led_driver:u_led_driver|int2_d[1]      ; led_driver:u_led_driver|int2_count[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.905      ;
; 0.694 ; reset_delay:u_reset_delay|cont[1]      ; reset_delay:u_reset_delay|cont[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.913      ;
; 0.709 ; led_driver:u_led_driver|int2_d[0]      ; led_driver:u_led_driver|int2_count[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.928      ;
; 0.709 ; led_driver:u_led_driver|int2_d[0]      ; led_driver:u_led_driver|int2_count[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.928      ;
; 0.719 ; led_driver:u_led_driver|int2_d[0]      ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.938      ;
; 0.721 ; led_driver:u_led_driver|int2_d[0]      ; led_driver:u_led_driver|int2_count[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.940      ;
; 0.751 ; led_driver:u_led_driver|int2_d[0]      ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.971      ;
; 0.767 ; led_driver:u_led_driver|int2_d[1]      ; led_driver:u_led_driver|int2_count[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.987      ;
; 0.799 ; led_driver:u_led_driver|int2_d[1]      ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.016      ;
; 0.822 ; reset_delay:u_reset_delay|cont[10]     ; reset_delay:u_reset_delay|cont[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.042      ;
; 0.823 ; reset_delay:u_reset_delay|cont[8]      ; reset_delay:u_reset_delay|cont[9]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.042      ;
; 0.824 ; reset_delay:u_reset_delay|cont[6]      ; reset_delay:u_reset_delay|cont[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.043      ;
; 0.824 ; reset_delay:u_reset_delay|cont[12]     ; reset_delay:u_reset_delay|cont[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.043      ;
; 0.824 ; reset_delay:u_reset_delay|cont[14]     ; reset_delay:u_reset_delay|cont[15]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.043      ;
; 0.825 ; reset_delay:u_reset_delay|cont[16]     ; reset_delay:u_reset_delay|cont[17]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.044      ;
; 0.826 ; reset_delay:u_reset_delay|cont[2]      ; reset_delay:u_reset_delay|cont[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.045      ;
; 0.826 ; reset_delay:u_reset_delay|cont[4]      ; reset_delay:u_reset_delay|cont[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.045      ;
; 0.827 ; reset_delay:u_reset_delay|cont[18]     ; reset_delay:u_reset_delay|cont[19]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.046      ;
; 0.838 ; reset_delay:u_reset_delay|cont[11]     ; reset_delay:u_reset_delay|cont[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.057      ;
; 0.838 ; reset_delay:u_reset_delay|cont[0]      ; reset_delay:u_reset_delay|cont[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.057      ;
; 0.839 ; reset_delay:u_reset_delay|cont[9]      ; reset_delay:u_reset_delay|cont[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.058      ;
; 0.839 ; reset_delay:u_reset_delay|cont[17]     ; reset_delay:u_reset_delay|cont[18]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.058      ;
; 0.840 ; reset_delay:u_reset_delay|cont[7]      ; reset_delay:u_reset_delay|cont[8]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.059      ;
; 0.840 ; reset_delay:u_reset_delay|cont[13]     ; reset_delay:u_reset_delay|cont[14]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.059      ;
; 0.840 ; reset_delay:u_reset_delay|cont[9]      ; reset_delay:u_reset_delay|cont[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.060      ;
; 0.840 ; reset_delay:u_reset_delay|cont[11]     ; reset_delay:u_reset_delay|cont[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.059      ;
; 0.840 ; reset_delay:u_reset_delay|cont[0]      ; reset_delay:u_reset_delay|cont[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.059      ;
; 0.841 ; reset_delay:u_reset_delay|cont[5]      ; reset_delay:u_reset_delay|cont[6]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.060      ;
; 0.841 ; reset_delay:u_reset_delay|cont[15]     ; reset_delay:u_reset_delay|cont[16]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.060      ;
; 0.841 ; reset_delay:u_reset_delay|cont[3]      ; reset_delay:u_reset_delay|cont[4]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.060      ;
; 0.841 ; reset_delay:u_reset_delay|cont[17]     ; reset_delay:u_reset_delay|cont[19]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.060      ;
; 0.842 ; led_driver:u_led_driver|int2_count[2]  ; led_driver:u_led_driver|int2_count[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.061      ;
; 0.842 ; reset_delay:u_reset_delay|cont[7]      ; reset_delay:u_reset_delay|cont[9]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.061      ;
; 0.842 ; reset_delay:u_reset_delay|cont[13]     ; reset_delay:u_reset_delay|cont[15]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.061      ;
; 0.843 ; reset_delay:u_reset_delay|cont[5]      ; reset_delay:u_reset_delay|cont[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.062      ;
; 0.843 ; reset_delay:u_reset_delay|cont[15]     ; reset_delay:u_reset_delay|cont[17]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.062      ;
; 0.843 ; reset_delay:u_reset_delay|cont[3]      ; reset_delay:u_reset_delay|cont[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.062      ;
; 0.845 ; led_driver:u_led_driver|int2_count[4]  ; led_driver:u_led_driver|int2_count[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.064      ;
; 0.848 ; led_driver:u_led_driver|int2_count[6]  ; led_driver:u_led_driver|int2_count[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.067      ;
; 0.916 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.135      ;
; 0.916 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.135      ;
; 0.916 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.135      ;
; 0.916 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[14]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.135      ;
; 0.916 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[15]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.135      ;
; 0.916 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[16]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.135      ;
; 0.916 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[17]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.135      ;
; 0.916 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[18]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.135      ;
; 0.916 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[19]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.135      ;
; 0.932 ; reset_delay:u_reset_delay|cont[10]     ; reset_delay:u_reset_delay|cont[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.152      ;
; 0.933 ; reset_delay:u_reset_delay|cont[8]      ; reset_delay:u_reset_delay|cont[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.152      ;
; 0.934 ; reset_delay:u_reset_delay|cont[6]      ; reset_delay:u_reset_delay|cont[8]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.153      ;
; 0.934 ; reset_delay:u_reset_delay|cont[12]     ; reset_delay:u_reset_delay|cont[14]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.153      ;
; 0.934 ; reset_delay:u_reset_delay|cont[8]      ; reset_delay:u_reset_delay|cont[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.154      ;
; 0.934 ; reset_delay:u_reset_delay|cont[10]     ; reset_delay:u_reset_delay|cont[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.154      ;
; 0.934 ; reset_delay:u_reset_delay|cont[14]     ; reset_delay:u_reset_delay|cont[16]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.153      ;
; 0.935 ; reset_delay:u_reset_delay|cont[16]     ; reset_delay:u_reset_delay|cont[18]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.154      ;
; 0.936 ; reset_delay:u_reset_delay|cont[4]      ; reset_delay:u_reset_delay|cont[6]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.155      ;
; 0.936 ; reset_delay:u_reset_delay|cont[2]      ; reset_delay:u_reset_delay|cont[4]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.155      ;
; 0.936 ; reset_delay:u_reset_delay|cont[6]      ; reset_delay:u_reset_delay|cont[9]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.155      ;
; 0.936 ; reset_delay:u_reset_delay|cont[12]     ; reset_delay:u_reset_delay|cont[15]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.155      ;
; 0.936 ; reset_delay:u_reset_delay|cont[14]     ; reset_delay:u_reset_delay|cont[17]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.155      ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node                                                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.358 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; spi_ee_config:u_spi_ee_config|high_byte                                    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_ee_config:u_spi_ee_config|read_ready                                   ; spi_ee_config:u_spi_ee_config|read_ready                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|spi_go                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.362 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.580      ;
; 0.374 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[2] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[7] ; spi_ee_config:u_spi_ee_config|low_byte_data[7]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[4] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.379 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[6] ; spi_ee_config:u_spi_ee_config|low_byte_data[6]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.598      ;
; 0.382 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[6] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.601      ;
; 0.389 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.608      ;
; 0.393 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[0] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.612      ;
; 0.401 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.619      ;
; 0.509 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.728      ;
; 0.516 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[3] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.735      ;
; 0.518 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.737      ;
; 0.523 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[5] ; spi_ee_config:u_spi_ee_config|low_byte_data[5]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.742      ;
; 0.526 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[5] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.745      ;
; 0.529 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.747      ;
; 0.531 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.749      ;
; 0.535 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[1] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.754      ;
; 0.549 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.768      ;
; 0.549 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.768      ;
; 0.550 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.769      ;
; 0.550 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.769      ;
; 0.550 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.769      ;
; 0.551 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.770      ;
; 0.552 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.771      ;
; 0.553 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.772      ;
; 0.553 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.772      ;
; 0.554 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.773      ;
; 0.554 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.773      ;
; 0.555 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.774      ;
; 0.555 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.774      ;
; 0.571 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.582 ; spi_ee_config:u_spi_ee_config|read_ready                                   ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.801      ;
; 0.582 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.800      ;
; 0.599 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.818      ;
; 0.604 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.822      ;
; 0.610 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.828      ;
; 0.611 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.830      ;
; 0.620 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.838      ;
; 0.627 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.845      ;
; 0.703 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.922      ;
; 0.703 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.922      ;
; 0.703 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.922      ;
; 0.703 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.922      ;
; 0.703 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.922      ;
; 0.703 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.922      ;
; 0.703 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.922      ;
; 0.703 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.922      ;
; 0.703 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.922      ;
; 0.703 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.922      ;
; 0.703 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.922      ;
; 0.703 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.922      ;
; 0.703 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.922      ;
; 0.703 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.922      ;
; 0.703 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.922      ;
; 0.723 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.941      ;
; 0.731 ; spi_ee_config:u_spi_ee_config|read_back                                    ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.950      ;
; 0.749 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.967      ;
; 0.775 ; spi_ee_config:u_spi_ee_config|read_back                                    ; spi_ee_config:u_spi_ee_config|high_byte                                    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.994      ;
; 0.789 ; spi_ee_config:u_spi_ee_config|read_back                                    ; spi_ee_config:u_spi_ee_config|clear_status                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.008      ;
; 0.824 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.043      ;
; 0.824 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.043      ;
; 0.824 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.043      ;
; 0.825 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.044      ;
; 0.825 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.044      ;
; 0.826 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.045      ;
; 0.827 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.046      ;
; 0.836 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.054      ;
; 0.836 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.054      ;
; 0.838 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.057      ;
; 0.839 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.058      ;
; 0.840 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.059      ;
; 0.840 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.059      ;
; 0.841 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.060      ;
; 0.841 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.060      ;
; 0.841 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.060      ;
; 0.842 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.061      ;
; 0.842 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.061      ;
; 0.842 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.061      ;
; 0.843 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.062      ;
; 0.843 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.062      ;
; 0.844 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.063      ;
; 0.844 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.063      ;
; 0.870 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[1] ; spi_ee_config:u_spi_ee_config|oDATA_H[1]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.092      ;
; 0.874 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.092      ;
; 0.883 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.102      ;
; 0.894 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.116      ;
; 0.894 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.116      ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                              ;
+--------+--------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                                                    ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 15.672 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.339     ; 1.934      ;
; 15.672 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.339     ; 1.934      ;
; 15.672 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.339     ; 1.934      ;
; 15.672 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.339     ; 1.934      ;
; 15.672 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.339     ; 1.934      ;
; 15.672 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.339     ; 1.934      ;
; 15.672 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.339     ; 1.934      ;
; 15.672 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.339     ; 1.934      ;
; 15.672 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.339     ; 1.934      ;
; 15.708 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.335     ; 1.902      ;
; 15.708 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.335     ; 1.902      ;
; 15.708 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.335     ; 1.902      ;
; 15.708 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.335     ; 1.902      ;
; 15.708 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.335     ; 1.902      ;
; 15.708 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.335     ; 1.902      ;
; 15.708 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.335     ; 1.902      ;
; 15.708 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.335     ; 1.902      ;
; 15.708 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.335     ; 1.902      ;
; 15.708 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.335     ; 1.902      ;
; 15.708 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.335     ; 1.902      ;
; 15.708 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.335     ; 1.902      ;
; 15.708 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.335     ; 1.902      ;
; 15.708 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.335     ; 1.902      ;
; 15.708 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.335     ; 1.902      ;
; 15.708 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.335     ; 1.902      ;
; 15.711 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.342     ; 1.892      ;
; 15.711 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.342     ; 1.892      ;
; 15.711 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.342     ; 1.892      ;
; 15.711 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.342     ; 1.892      ;
; 15.711 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.342     ; 1.892      ;
; 15.711 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.342     ; 1.892      ;
; 15.711 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.342     ; 1.892      ;
; 15.711 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.342     ; 1.892      ;
; 15.711 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.342     ; 1.892      ;
+--------+--------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                             ;
+--------+--------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.829 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.108      ;
; 17.829 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.108      ;
; 17.829 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.108      ;
; 17.829 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.108      ;
; 17.829 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.108      ;
; 17.829 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.108      ;
; 17.829 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.108      ;
; 17.829 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.108      ;
; 17.829 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.108      ;
; 17.829 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.108      ;
; 17.829 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.108      ;
; 17.829 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.108      ;
; 17.829 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.108      ;
; 17.829 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.108      ;
; 17.829 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.108      ;
; 17.958 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.982      ;
; 17.958 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.982      ;
; 17.958 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.982      ;
; 17.958 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 1.982      ;
; 17.978 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.057     ; 1.960      ;
; 18.003 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.938      ;
; 18.003 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.938      ;
; 18.003 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.938      ;
; 18.003 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 1.938      ;
+--------+--------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                             ;
+-------+--------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.522 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.749      ;
; 1.522 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.749      ;
; 1.522 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.749      ;
; 1.522 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.749      ;
; 1.548 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 1.772      ;
; 1.565 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.791      ;
; 1.565 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.791      ;
; 1.565 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.791      ;
; 1.565 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 1.791      ;
; 1.698 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.921      ;
; 1.698 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.921      ;
; 1.698 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.921      ;
; 1.698 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.921      ;
; 1.698 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.921      ;
; 1.698 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.921      ;
; 1.698 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.921      ;
; 1.698 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.921      ;
; 1.698 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.921      ;
; 1.698 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.921      ;
; 1.698 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.921      ;
; 1.698 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.921      ;
; 1.698 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.921      ;
; 1.698 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.921      ;
; 1.698 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.066      ; 1.921      ;
+-------+--------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                              ;
+-------+--------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                                                    ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 3.329 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.856     ; 1.730      ;
; 3.329 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.856     ; 1.730      ;
; 3.329 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.856     ; 1.730      ;
; 3.329 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.856     ; 1.730      ;
; 3.329 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.856     ; 1.730      ;
; 3.329 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.856     ; 1.730      ;
; 3.329 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.856     ; 1.730      ;
; 3.329 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.856     ; 1.730      ;
; 3.329 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.856     ; 1.730      ;
; 3.349 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.848     ; 1.758      ;
; 3.349 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.848     ; 1.758      ;
; 3.349 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.848     ; 1.758      ;
; 3.349 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.848     ; 1.758      ;
; 3.349 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.848     ; 1.758      ;
; 3.349 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.848     ; 1.758      ;
; 3.349 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.848     ; 1.758      ;
; 3.349 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.848     ; 1.758      ;
; 3.349 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.848     ; 1.758      ;
; 3.349 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.848     ; 1.758      ;
; 3.349 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.848     ; 1.758      ;
; 3.349 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.848     ; 1.758      ;
; 3.349 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.848     ; 1.758      ;
; 3.349 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.848     ; 1.758      ;
; 3.349 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.848     ; 1.758      ;
; 3.349 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.848     ; 1.758      ;
; 3.367 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.852     ; 1.772      ;
; 3.367 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.852     ; 1.772      ;
; 3.367 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.852     ; 1.772      ;
; 3.367 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.852     ; 1.772      ;
; 3.367 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.852     ; 1.772      ;
; 3.367 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.852     ; 1.772      ;
; 3.367 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.852     ; 1.772      ;
; 3.367 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.852     ; 1.772      ;
; 3.367 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.852     ; 1.772      ;
+-------+--------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                            ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                         ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------+
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[0]                          ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[10]                         ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[11]                         ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[12]                         ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[13]                         ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[14]                         ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[15]                         ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[16]                         ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[17]                         ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[18]                         ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[19]                         ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[1]                          ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[20]                         ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[21]                         ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[22]                         ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[2]                          ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[3]                          ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[4]                          ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[5]                          ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[6]                          ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[7]                          ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[8]                          ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[9]                          ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_d[0]                              ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_d[1]                              ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[11]                             ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[12]                             ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[13]                             ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[14]                             ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[15]                             ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[16]                             ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[17]                             ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[18]                             ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[19]                             ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[20]                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[23]                         ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[0]                              ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[10]                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[1]                              ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[2]                              ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[3]                              ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[4]                              ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[5]                              ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[6]                              ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[7]                              ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[8]                              ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[9]                              ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|oRST                                 ;
; 9.747 ; 9.747        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                               ;
; 9.747 ; 9.747        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.747 ; 9.747        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.747 ; 9.747        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[0]|clk                                 ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[10]|clk                                ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[11]|clk                                ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[12]|clk                                ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[13]|clk                                ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[14]|clk                                ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[15]|clk                                ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[16]|clk                                ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[17]|clk                                ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[18]|clk                                ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[19]|clk                                ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[1]|clk                                 ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[20]|clk                                ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[21]|clk                                ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[22]|clk                                ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[2]|clk                                 ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[3]|clk                                 ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[4]|clk                                 ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[5]|clk                                 ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[6]|clk                                 ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[7]|clk                                 ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[8]|clk                                 ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[9]|clk                                 ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_d[0]|clk                                     ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_d[1]|clk                                     ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[11]|clk                                     ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[12]|clk                                     ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[13]|clk                                     ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[14]|clk                                     ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[15]|clk                                     ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[16]|clk                                     ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[17]|clk                                     ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[18]|clk                                     ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[19]|clk                                     ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[20]|clk                                     ;
; 9.759 ; 9.759        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[23]|clk                                ;
; 9.759 ; 9.759        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[0]|clk                                      ;
; 9.759 ; 9.759        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[10]|clk                                     ;
; 9.759 ; 9.759        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[1]|clk                                      ;
; 9.759 ; 9.759        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[2]|clk                                      ;
; 9.759 ; 9.759        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[3]|clk                                      ;
; 9.759 ; 9.759        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[4]|clk                                      ;
; 9.759 ; 9.759        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[5]|clk                                      ;
; 9.759 ; 9.759        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[6]|clk                                      ;
; 9.759 ; 9.759        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[7]|clk                                      ;
; 9.759 ; 9.759        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[8]|clk                                      ;
; 9.759 ; 9.759        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[9]|clk                                      ;
; 9.759 ; 9.759        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|oRST|clk                                         ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                           ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                     ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                 ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                 ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                 ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                 ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_go                                       ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status                                 ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte                                    ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_H[0]                                   ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_H[1]                                   ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_L[5]                                   ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_L[6]                                   ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_L[7]                                   ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                  ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                  ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_back                                    ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_back_d                                  ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_ready                                   ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ;
; 249.749 ; 249.965      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_data[5]                             ;
; 249.749 ; 249.965      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_data[6]                             ;
; 249.749 ; 249.965      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_data[7]                             ;
; 249.749 ; 249.965      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[0] ;
; 249.749 ; 249.965      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[1] ;
; 249.749 ; 249.965      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[2] ;
; 249.749 ; 249.965      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[3] ;
; 249.749 ; 249.965      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[4] ;
; 249.749 ; 249.965      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[5] ;
; 249.749 ; 249.965      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[6] ;
; 249.749 ; 249.965      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[7] ;
; 249.849 ; 250.033      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ;
; 249.849 ; 250.033      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ;
; 249.849 ; 250.033      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ;
; 249.849 ; 250.033      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ;
; 249.849 ; 250.033      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ;
; 249.849 ; 250.033      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ;
; 249.849 ; 250.033      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ;
; 249.849 ; 250.033      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ;
; 249.849 ; 250.033      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ;
; 249.850 ; 250.034      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_data[5]                             ;
; 249.850 ; 250.034      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_data[6]                             ;
; 249.850 ; 250.034      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_data[7]                             ;
; 249.850 ; 250.034      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                  ;
; 249.850 ; 250.034      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                 ;
; 249.850 ; 250.034      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                 ;
; 249.850 ; 250.034      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                 ;
; 249.850 ; 250.034      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                 ;
; 249.850 ; 250.034      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                  ;
; 249.850 ; 250.034      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                  ;
; 249.850 ; 250.034      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                  ;
; 249.850 ; 250.034      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                  ;
; 249.850 ; 250.034      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                  ;
; 249.850 ; 250.034      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                  ;
; 249.850 ; 250.034      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[0] ;
; 249.850 ; 250.034      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[1] ;
; 249.850 ; 250.034      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[2] ;
; 249.850 ; 250.034      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[3] ;
; 249.850 ; 250.034      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[4] ;
; 249.850 ; 250.034      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[5] ;
; 249.850 ; 250.034      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[6] ;
; 249.850 ; 250.034      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[7] ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status                                 ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise     ; Fall     ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+
; G_SENSOR_INT ; CLOCK_50   ; 0.501    ; 0.638    ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_INT ; CLOCK_50   ; -195.162 ; -195.088 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; -195.629 ; -195.084 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                        ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+
; G_SENSOR_INT ; CLOCK_50   ; -0.191  ; -0.332  ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_INT ; CLOCK_50   ; 196.250 ; 196.126 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; 196.328 ; 195.797 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; LED[*]        ; CLOCK_50   ; 11.370  ; 11.554  ; Rise       ; CLOCK_50                                             ;
;  LED[0]       ; CLOCK_50   ; 7.794   ; 7.699   ; Rise       ; CLOCK_50                                             ;
;  LED[1]       ; CLOCK_50   ; 7.964   ; 7.911   ; Rise       ; CLOCK_50                                             ;
;  LED[2]       ; CLOCK_50   ; 7.640   ; 7.568   ; Rise       ; CLOCK_50                                             ;
;  LED[3]       ; CLOCK_50   ; 8.236   ; 8.087   ; Rise       ; CLOCK_50                                             ;
;  LED[4]       ; CLOCK_50   ; 9.882   ; 9.715   ; Rise       ; CLOCK_50                                             ;
;  LED[5]       ; CLOCK_50   ; 10.358  ; 10.557  ; Rise       ; CLOCK_50                                             ;
;  LED[6]       ; CLOCK_50   ; 8.307   ; 8.358   ; Rise       ; CLOCK_50                                             ;
;  LED[7]       ; CLOCK_50   ; 11.370  ; 11.554  ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_CS_N ; CLOCK_50   ; 205.898 ; 205.904 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 205.914 ; 205.822 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT      ; CLOCK_50   ; 208.696 ; 208.611 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; LED[*]        ; CLOCK_50   ; 210.583 ; 210.827 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[0]       ; CLOCK_50   ; 206.976 ; 207.010 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[1]       ; CLOCK_50   ; 207.383 ; 207.245 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[2]       ; CLOCK_50   ; 207.279 ; 207.243 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[3]       ; CLOCK_50   ; 207.661 ; 207.508 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[4]       ; CLOCK_50   ; 209.307 ; 209.050 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[5]       ; CLOCK_50   ; 209.720 ; 210.108 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[6]       ; CLOCK_50   ; 207.520 ; 207.631 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[7]       ; CLOCK_50   ; 210.583 ; 210.827 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 171.656 ;         ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SCLK      ; CLOCK_50   ;         ; 171.658 ; Fall       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; LED[*]        ; CLOCK_50   ; 6.687   ; 6.634   ; Rise       ; CLOCK_50                                             ;
;  LED[0]       ; CLOCK_50   ; 7.231   ; 7.208   ; Rise       ; CLOCK_50                                             ;
;  LED[1]       ; CLOCK_50   ; 6.687   ; 6.634   ; Rise       ; CLOCK_50                                             ;
;  LED[2]       ; CLOCK_50   ; 7.149   ; 6.949   ; Rise       ; CLOCK_50                                             ;
;  LED[3]       ; CLOCK_50   ; 7.207   ; 7.112   ; Rise       ; CLOCK_50                                             ;
;  LED[4]       ; CLOCK_50   ; 8.676   ; 8.530   ; Rise       ; CLOCK_50                                             ;
;  LED[5]       ; CLOCK_50   ; 9.806   ; 10.109  ; Rise       ; CLOCK_50                                             ;
;  LED[6]       ; CLOCK_50   ; 7.373   ; 7.436   ; Rise       ; CLOCK_50                                             ;
;  LED[7]       ; CLOCK_50   ; 10.691  ; 10.920  ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_CS_N ; CLOCK_50   ; 205.299 ; 205.307 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 205.247 ; 205.163 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT      ; CLOCK_50   ; 205.437 ; 205.324 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; LED[*]        ; CLOCK_50   ; 204.161 ; 204.040 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[0]       ; CLOCK_50   ; 205.118 ; 205.060 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[1]       ; CLOCK_50   ; 205.096 ; 205.019 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[2]       ; CLOCK_50   ; 204.161 ; 204.040 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[3]       ; CLOCK_50   ; 204.747 ; 204.664 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[4]       ; CLOCK_50   ; 206.234 ; 206.092 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[5]       ; CLOCK_50   ; 207.145 ; 207.351 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[6]       ; CLOCK_50   ; 204.771 ; 204.764 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[7]       ; CLOCK_50   ; 207.942 ; 208.115 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 171.108 ;         ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SCLK      ; CLOCK_50   ;         ; 171.107 ; Fall       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+


+----------------------------------------------------------------+
; Propagation Delay                                              ;
+--------------+-------------+--------+--------+--------+--------+
; Input Port   ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+--------------+-------------+--------+--------+--------+--------+
; G_SENSOR_INT ; LED[0]      ; 7.532  ; 8.482  ; 8.606  ; 7.575  ;
; G_SENSOR_INT ; LED[1]      ; 8.855  ; 7.801  ; 7.948  ; 8.875  ;
; G_SENSOR_INT ; LED[2]      ; 8.804  ; 8.768  ; 8.949  ; 8.809  ;
; G_SENSOR_INT ; LED[3]      ; 9.133  ; 8.980  ; 9.054  ; 9.052  ;
; G_SENSOR_INT ; LED[4]      ; 10.779 ; 10.513 ; 10.620 ; 10.680 ;
; G_SENSOR_INT ; LED[5]      ; 11.245 ; 11.633 ; 11.390 ; 11.674 ;
; G_SENSOR_INT ; LED[6]      ; 8.183  ; 9.156  ; 9.207  ; 8.238  ;
; G_SENSOR_INT ; LED[7]      ; 10.406 ; 12.352 ; 12.270 ; 10.672 ;
+--------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------------+
; Minimum Propagation Delay                                      ;
+--------------+-------------+--------+--------+--------+--------+
; Input Port   ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+--------------+-------------+--------+--------+--------+--------+
; G_SENSOR_INT ; LED[0]      ; 7.241  ; 7.324  ; 7.543  ; 7.295  ;
; G_SENSOR_INT ; LED[1]      ; 7.623  ; 7.204  ; 7.425  ; 7.676  ;
; G_SENSOR_INT ; LED[2]      ; 7.178  ; 7.068  ; 7.310  ; 7.191  ;
; G_SENSOR_INT ; LED[3]      ; 6.932  ; 7.439  ; 7.601  ; 6.993  ;
; G_SENSOR_INT ; LED[4]      ; 9.011  ; 8.941  ; 9.106  ; 9.067  ;
; G_SENSOR_INT ; LED[5]      ; 9.621  ; 9.938  ; 9.753  ; 10.061 ;
; G_SENSOR_INT ; LED[6]      ; 7.695  ; 6.887  ; 7.006  ; 7.758  ;
; G_SENSOR_INT ; LED[7]      ; 10.065 ; 11.084 ; 11.017 ; 10.350 ;
+--------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                            ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 205.264 ; 205.142 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                    ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 204.204 ; 204.082 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                               ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 205.153   ; 205.275   ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                       ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 204.233   ; 204.355   ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                   ;
+------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note                                                          ;
+------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
; 270.42 MHz ; 270.42 MHz      ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 323.1 MHz  ; 250.0 MHz       ; CLOCK_50                                             ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 15.042 ; 0.000         ;
; CLOCK_50                                             ; 16.905 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; CLOCK_50                                             ; 0.311 ; 0.000         ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.311 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 16.184 ; 0.000         ;
; CLOCK_50                                             ; 18.076 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; CLOCK_50                                             ; 1.386 ; 0.000         ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 2.956 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                               ;
+------------------------------------------------------+---------+---------------+
; Clock                                                ; Slack   ; End Point TNS ;
+------------------------------------------------------+---------+---------------+
; CLOCK_50                                             ; 9.596   ; 0.000         ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 249.743 ; 0.000         ;
+------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                       ;
+---------+--------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                  ; To Node                                                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 15.042  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|oDATA_H[1]                                   ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.047     ; 2.856      ;
; 15.042  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|oDATA_H[0]                                   ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.047     ; 2.856      ;
; 15.042  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|oDATA_L[6]                                   ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.047     ; 2.856      ;
; 15.042  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|oDATA_L[7]                                   ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.047     ; 2.856      ;
; 15.042  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|oDATA_L[5]                                   ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.047     ; 2.856      ;
; 15.361  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|low_byte_data[6]                             ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 2.533      ;
; 15.361  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|low_byte_data[7]                             ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 2.533      ;
; 15.361  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|low_byte_data[5]                             ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 2.533      ;
; 15.578  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.045     ; 2.322      ;
; 15.578  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.045     ; 2.322      ;
; 15.578  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.045     ; 2.322      ;
; 15.578  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.045     ; 2.322      ;
; 15.578  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.045     ; 2.322      ;
; 15.578  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.045     ; 2.322      ;
; 15.578  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.045     ; 2.322      ;
; 15.628  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                 ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.045     ; 2.272      ;
; 15.628  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                 ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.045     ; 2.272      ;
; 15.628  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                 ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.045     ; 2.272      ;
; 15.628  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                 ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.045     ; 2.272      ;
; 15.749  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.046     ; 2.150      ;
; 15.749  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.046     ; 2.150      ;
; 15.950  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[0] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 1.944      ;
; 15.950  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[1] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 1.944      ;
; 15.950  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[2] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 1.944      ;
; 15.950  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[3] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 1.944      ;
; 15.950  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[4] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 1.944      ;
; 15.950  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[5] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 1.944      ;
; 15.950  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[6] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 1.944      ;
; 15.950  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[7] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 1.944      ;
; 16.453  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|read_ready                                   ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.046     ; 1.446      ;
; 496.302 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 3.646      ;
; 496.302 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 3.646      ;
; 496.302 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 3.646      ;
; 496.302 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 3.646      ;
; 496.302 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 3.646      ;
; 496.302 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 3.646      ;
; 496.302 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 3.646      ;
; 496.302 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 3.646      ;
; 496.302 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 3.646      ;
; 496.302 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 3.646      ;
; 496.302 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 3.646      ;
; 496.302 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 3.646      ;
; 496.302 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 3.646      ;
; 496.302 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 3.646      ;
; 496.302 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 3.646      ;
; 496.309 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 3.639      ;
; 496.309 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 3.639      ;
; 496.309 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 3.639      ;
; 496.309 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 3.639      ;
; 496.309 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 3.639      ;
; 496.309 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 3.639      ;
; 496.309 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 3.639      ;
; 496.309 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 3.639      ;
; 496.309 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 3.639      ;
; 496.309 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 3.639      ;
; 496.309 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 3.639      ;
; 496.309 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 3.639      ;
; 496.309 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 3.639      ;
; 496.309 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 3.639      ;
; 496.309 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 3.639      ;
; 496.336 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_H[1]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 3.607      ;
; 496.336 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_H[0]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 3.607      ;
; 496.336 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_L[6]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 3.607      ;
; 496.336 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_L[7]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 3.607      ;
; 496.336 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_L[5]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 3.607      ;
; 496.351 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_H[1]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 3.592      ;
; 496.351 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_H[0]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 3.592      ;
; 496.351 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_L[6]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 3.592      ;
; 496.351 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_L[7]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 3.592      ;
; 496.351 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_L[5]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 3.592      ;
; 496.359 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 3.589      ;
; 496.359 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 3.589      ;
; 496.359 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 3.589      ;
; 496.359 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 3.589      ;
; 496.359 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 3.589      ;
; 496.359 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 3.589      ;
; 496.359 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 3.589      ;
; 496.359 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 3.589      ;
; 496.359 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 3.589      ;
; 496.359 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 3.589      ;
; 496.359 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 3.589      ;
; 496.359 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 3.589      ;
; 496.359 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 3.589      ;
; 496.359 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 3.589      ;
; 496.359 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.047     ; 3.589      ;
; 496.393 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_H[1]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 3.550      ;
; 496.393 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_H[0]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 3.550      ;
; 496.393 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_L[6]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 3.550      ;
; 496.393 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_L[7]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 3.550      ;
; 496.393 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_L[5]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.052     ; 3.550      ;
; 496.410 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|oDATA_H[1]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.061     ; 3.524      ;
; 496.410 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|oDATA_H[0]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.061     ; 3.524      ;
; 496.410 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|oDATA_L[6]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.061     ; 3.524      ;
; 496.410 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|oDATA_L[7]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.061     ; 3.524      ;
; 496.410 ; spi_ee_config:u_spi_ee_config|spi_go       ; spi_ee_config:u_spi_ee_config|oDATA_L[5]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.061     ; 3.524      ;
; 496.442 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_data[6]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.056     ; 3.497      ;
; 496.442 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_data[7]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.056     ; 3.497      ;
; 496.442 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_data[5]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.056     ; 3.497      ;
; 496.457 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|low_byte_data[6]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.056     ; 3.482      ;
; 496.457 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|low_byte_data[7]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.056     ; 3.482      ;
+---------+--------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                         ;
+--------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.905 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 3.032      ;
; 16.971 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.966      ;
; 16.973 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.964      ;
; 16.985 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.952      ;
; 17.000 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.937      ;
; 17.003 ; led_driver:u_led_driver|int2_count[11] ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.937      ;
; 17.009 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.928      ;
; 17.017 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.920      ;
; 17.025 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.912      ;
; 17.037 ; led_driver:u_led_driver|int2_count[10] ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.903      ;
; 17.040 ; led_driver:u_led_driver|int2_count[23] ; led_driver:u_led_driver|int2_count[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.902      ;
; 17.040 ; led_driver:u_led_driver|int2_count[23] ; led_driver:u_led_driver|int2_count[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.902      ;
; 17.040 ; led_driver:u_led_driver|int2_count[23] ; led_driver:u_led_driver|int2_count[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.902      ;
; 17.040 ; led_driver:u_led_driver|int2_count[23] ; led_driver:u_led_driver|int2_count[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.053     ; 2.902      ;
; 17.054 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.883      ;
; 17.064 ; led_driver:u_led_driver|int2_count[10] ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.876      ;
; 17.067 ; led_driver:u_led_driver|int2_count[10] ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.873      ;
; 17.083 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.854      ;
; 17.084 ; led_driver:u_led_driver|int2_count[5]  ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.853      ;
; 17.085 ; led_driver:u_led_driver|int2_count[9]  ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.855      ;
; 17.089 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.848      ;
; 17.090 ; led_driver:u_led_driver|int2_d[1]      ; led_driver:u_led_driver|int2_count[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.850      ;
; 17.090 ; led_driver:u_led_driver|int2_d[1]      ; led_driver:u_led_driver|int2_count[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.850      ;
; 17.090 ; led_driver:u_led_driver|int2_d[1]      ; led_driver:u_led_driver|int2_count[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.850      ;
; 17.090 ; led_driver:u_led_driver|int2_d[1]      ; led_driver:u_led_driver|int2_count[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.850      ;
; 17.091 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.846      ;
; 17.097 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.840      ;
; 17.105 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.832      ;
; 17.107 ; led_driver:u_led_driver|int2_count[11] ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.833      ;
; 17.115 ; led_driver:u_led_driver|int2_count[11] ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.825      ;
; 17.123 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.814      ;
; 17.123 ; led_driver:u_led_driver|int2_count[11] ; led_driver:u_led_driver|int2_count[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.817      ;
; 17.130 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.807      ;
; 17.134 ; led_driver:u_led_driver|int2_count[8]  ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.806      ;
; 17.134 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.803      ;
; 17.135 ; led_driver:u_led_driver|int2_count[8]  ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.805      ;
; 17.136 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.801      ;
; 17.137 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.800      ;
; 17.152 ; led_driver:u_led_driver|int2_count[11] ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.788      ;
; 17.162 ; led_driver:u_led_driver|int2_count[8]  ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.778      ;
; 17.173 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.764      ;
; 17.178 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.759      ;
; 17.179 ; led_driver:u_led_driver|int2_count[2]  ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 2.757      ;
; 17.179 ; led_driver:u_led_driver|int2_count[10] ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.761      ;
; 17.183 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.754      ;
; 17.186 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.751      ;
; 17.187 ; led_driver:u_led_driver|int2_count[10] ; led_driver:u_led_driver|int2_count[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.753      ;
; 17.188 ; led_driver:u_led_driver|int2_count[5]  ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.749      ;
; 17.189 ; led_driver:u_led_driver|int2_count[9]  ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.751      ;
; 17.189 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.748      ;
; 17.194 ; led_driver:u_led_driver|int2_count[10] ; led_driver:u_led_driver|int2_count[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.746      ;
; 17.196 ; led_driver:u_led_driver|int2_count[5]  ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.741      ;
; 17.197 ; led_driver:u_led_driver|int2_count[9]  ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.743      ;
; 17.200 ; led_driver:u_led_driver|int2_count[10] ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.740      ;
; 17.201 ; led_driver:u_led_driver|int2_count[10] ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.739      ;
; 17.203 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.734      ;
; 17.204 ; led_driver:u_led_driver|int2_count[5]  ; led_driver:u_led_driver|int2_count[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.733      ;
; 17.205 ; led_driver:u_led_driver|int2_count[9]  ; led_driver:u_led_driver|int2_count[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.735      ;
; 17.205 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.732      ;
; 17.212 ; led_driver:u_led_driver|int2_count[2]  ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 2.724      ;
; 17.221 ; led_driver:u_led_driver|int2_count[11] ; led_driver:u_led_driver|int2_count[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.719      ;
; 17.224 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.713      ;
; 17.233 ; led_driver:u_led_driver|int2_count[5]  ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.704      ;
; 17.234 ; led_driver:u_led_driver|int2_count[9]  ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.706      ;
; 17.239 ; led_driver:u_led_driver|int2_count[2]  ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 2.697      ;
; 17.246 ; led_driver:u_led_driver|int2_count[8]  ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.694      ;
; 17.248 ; led_driver:u_led_driver|int2_count[23] ; led_driver:u_led_driver|int2_count[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 2.695      ;
; 17.248 ; led_driver:u_led_driver|int2_count[23] ; led_driver:u_led_driver|int2_count[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 2.695      ;
; 17.248 ; led_driver:u_led_driver|int2_count[23] ; led_driver:u_led_driver|int2_count[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 2.695      ;
; 17.248 ; led_driver:u_led_driver|int2_count[23] ; led_driver:u_led_driver|int2_count[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.052     ; 2.695      ;
; 17.249 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.688      ;
; 17.252 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.685      ;
; 17.253 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.684      ;
; 17.254 ; led_driver:u_led_driver|int2_count[8]  ; led_driver:u_led_driver|int2_count[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.686      ;
; 17.258 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.679      ;
; 17.263 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.674      ;
; 17.266 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.671      ;
; 17.271 ; led_driver:u_led_driver|int2_count[11] ; led_driver:u_led_driver|int2_count[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.669      ;
; 17.275 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.662      ;
; 17.276 ; led_driver:u_led_driver|int2_count[11] ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.664      ;
; 17.281 ; led_driver:u_led_driver|int2_count[11] ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.659      ;
; 17.283 ; led_driver:u_led_driver|int2_count[4]  ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 2.653      ;
; 17.285 ; led_driver:u_led_driver|int2_count[10] ; led_driver:u_led_driver|int2_count[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.655      ;
; 17.285 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.652      ;
; 17.288 ; led_driver:u_led_driver|int2_count[10] ; led_driver:u_led_driver|int2_count[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.652      ;
; 17.291 ; led_driver:u_led_driver|int2_count[2]  ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 2.645      ;
; 17.292 ; led_driver:u_led_driver|int2_count[8]  ; led_driver:u_led_driver|int2_count[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.648      ;
; 17.298 ; led_driver:u_led_driver|int2_count[8]  ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.642      ;
; 17.298 ; led_driver:u_led_driver|int2_d[1]      ; led_driver:u_led_driver|int2_count[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.643      ;
; 17.298 ; led_driver:u_led_driver|int2_d[1]      ; led_driver:u_led_driver|int2_count[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.643      ;
; 17.298 ; led_driver:u_led_driver|int2_d[1]      ; led_driver:u_led_driver|int2_count[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.643      ;
; 17.298 ; led_driver:u_led_driver|int2_d[1]      ; led_driver:u_led_driver|int2_count[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.054     ; 2.643      ;
; 17.299 ; led_driver:u_led_driver|int2_count[2]  ; led_driver:u_led_driver|int2_count[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 2.637      ;
; 17.299 ; led_driver:u_led_driver|int2_count[8]  ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.641      ;
; 17.302 ; led_driver:u_led_driver|int2_count[5]  ; led_driver:u_led_driver|int2_count[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.058     ; 2.635      ;
; 17.303 ; led_driver:u_led_driver|int2_count[9]  ; led_driver:u_led_driver|int2_count[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.637      ;
; 17.303 ; led_driver:u_led_driver|int2_count[11] ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.055     ; 2.637      ;
; 17.308 ; led_driver:u_led_driver|int2_count[4]  ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 2.628      ;
; 17.311 ; led_driver:u_led_driver|int2_count[7]  ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 2.625      ;
; 17.335 ; led_driver:u_led_driver|int2_count[4]  ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.059     ; 2.601      ;
+--------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                         ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.311 ; led_driver:u_led_driver|int2_count[23] ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[20]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; reset_delay:u_reset_delay|cont[0]      ; reset_delay:u_reset_delay|cont[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.519      ;
; 0.374 ; led_driver:u_led_driver|int2_d[1]      ; led_driver:u_led_driver|int2_count[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.573      ;
; 0.375 ; led_driver:u_led_driver|int2_d[1]      ; led_driver:u_led_driver|int2_count[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.574      ;
; 0.377 ; led_driver:u_led_driver|int2_d[1]      ; led_driver:u_led_driver|int2_count[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.576      ;
; 0.492 ; reset_delay:u_reset_delay|cont[8]      ; reset_delay:u_reset_delay|cont[8]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.691      ;
; 0.492 ; reset_delay:u_reset_delay|cont[10]     ; reset_delay:u_reset_delay|cont[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.691      ;
; 0.493 ; reset_delay:u_reset_delay|cont[6]      ; reset_delay:u_reset_delay|cont[6]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.692      ;
; 0.493 ; reset_delay:u_reset_delay|cont[14]     ; reset_delay:u_reset_delay|cont[14]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.692      ;
; 0.494 ; reset_delay:u_reset_delay|cont[16]     ; reset_delay:u_reset_delay|cont[16]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.693      ;
; 0.495 ; reset_delay:u_reset_delay|cont[12]     ; reset_delay:u_reset_delay|cont[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.694      ;
; 0.495 ; reset_delay:u_reset_delay|cont[17]     ; reset_delay:u_reset_delay|cont[17]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.694      ;
; 0.496 ; reset_delay:u_reset_delay|cont[2]      ; reset_delay:u_reset_delay|cont[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.695      ;
; 0.496 ; reset_delay:u_reset_delay|cont[4]      ; reset_delay:u_reset_delay|cont[4]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.695      ;
; 0.496 ; reset_delay:u_reset_delay|cont[11]     ; reset_delay:u_reset_delay|cont[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.695      ;
; 0.497 ; reset_delay:u_reset_delay|cont[9]      ; reset_delay:u_reset_delay|cont[9]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.696      ;
; 0.497 ; reset_delay:u_reset_delay|cont[13]     ; reset_delay:u_reset_delay|cont[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.696      ;
; 0.497 ; reset_delay:u_reset_delay|cont[18]     ; reset_delay:u_reset_delay|cont[18]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.696      ;
; 0.498 ; reset_delay:u_reset_delay|cont[3]      ; reset_delay:u_reset_delay|cont[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.697      ;
; 0.498 ; reset_delay:u_reset_delay|cont[5]      ; reset_delay:u_reset_delay|cont[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.697      ;
; 0.498 ; reset_delay:u_reset_delay|cont[7]      ; reset_delay:u_reset_delay|cont[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.697      ;
; 0.499 ; reset_delay:u_reset_delay|cont[15]     ; reset_delay:u_reset_delay|cont[15]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; reset_delay:u_reset_delay|cont[19]     ; reset_delay:u_reset_delay|cont[19]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.698      ;
; 0.508 ; reset_delay:u_reset_delay|cont[0]      ; reset_delay:u_reset_delay|cont[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.707      ;
; 0.514 ; led_driver:u_led_driver|int2_d[0]      ; led_driver:u_led_driver|int2_count[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.713      ;
; 0.519 ; led_driver:u_led_driver|int2_d[0]      ; led_driver:u_led_driver|int2_count[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.718      ;
; 0.520 ; led_driver:u_led_driver|int2_d[0]      ; led_driver:u_led_driver|int2_count[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.719      ;
; 0.521 ; led_driver:u_led_driver|int2_d[0]      ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.720      ;
; 0.524 ; led_driver:u_led_driver|int2_d[0]      ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.723      ;
; 0.524 ; led_driver:u_led_driver|int2_d[0]      ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.723      ;
; 0.524 ; led_driver:u_led_driver|int2_d[0]      ; led_driver:u_led_driver|int2_count[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.723      ;
; 0.525 ; led_driver:u_led_driver|int2_d[0]      ; led_driver:u_led_driver|int2_count[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.724      ;
; 0.527 ; led_driver:u_led_driver|int2_d[0]      ; led_driver:u_led_driver|int2_count[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.726      ;
; 0.527 ; led_driver:u_led_driver|int2_d[0]      ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.726      ;
; 0.529 ; led_driver:u_led_driver|int2_d[0]      ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.728      ;
; 0.536 ; led_driver:u_led_driver|int2_d[1]      ; led_driver:u_led_driver|int2_count[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.735      ;
; 0.619 ; led_driver:u_led_driver|int2_d[1]      ; led_driver:u_led_driver|int2_count[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.819      ;
; 0.619 ; led_driver:u_led_driver|int2_d[0]      ; led_driver:u_led_driver|int2_count[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.818      ;
; 0.620 ; led_driver:u_led_driver|int2_d[1]      ; led_driver:u_led_driver|int2_count[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.820      ;
; 0.620 ; led_driver:u_led_driver|int2_d[1]      ; led_driver:u_led_driver|int2_count[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.820      ;
; 0.620 ; led_driver:u_led_driver|int2_d[0]      ; led_driver:u_led_driver|int2_count[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.819      ;
; 0.629 ; led_driver:u_led_driver|int2_d[0]      ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.828      ;
; 0.631 ; led_driver:u_led_driver|int2_d[0]      ; led_driver:u_led_driver|int2_count[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.830      ;
; 0.639 ; reset_delay:u_reset_delay|cont[1]      ; reset_delay:u_reset_delay|cont[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.838      ;
; 0.682 ; led_driver:u_led_driver|int2_d[0]      ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.882      ;
; 0.694 ; led_driver:u_led_driver|int2_d[1]      ; led_driver:u_led_driver|int2_count[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.894      ;
; 0.727 ; led_driver:u_led_driver|int2_d[1]      ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 0.924      ;
; 0.735 ; reset_delay:u_reset_delay|cont[10]     ; reset_delay:u_reset_delay|cont[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.935      ;
; 0.736 ; reset_delay:u_reset_delay|cont[8]      ; reset_delay:u_reset_delay|cont[9]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.935      ;
; 0.737 ; reset_delay:u_reset_delay|cont[6]      ; reset_delay:u_reset_delay|cont[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.936      ;
; 0.737 ; reset_delay:u_reset_delay|cont[14]     ; reset_delay:u_reset_delay|cont[15]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.936      ;
; 0.738 ; reset_delay:u_reset_delay|cont[16]     ; reset_delay:u_reset_delay|cont[17]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.937      ;
; 0.740 ; reset_delay:u_reset_delay|cont[12]     ; reset_delay:u_reset_delay|cont[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.939      ;
; 0.741 ; reset_delay:u_reset_delay|cont[2]      ; reset_delay:u_reset_delay|cont[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.940      ;
; 0.741 ; reset_delay:u_reset_delay|cont[4]      ; reset_delay:u_reset_delay|cont[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.940      ;
; 0.742 ; reset_delay:u_reset_delay|cont[18]     ; reset_delay:u_reset_delay|cont[19]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.941      ;
; 0.743 ; reset_delay:u_reset_delay|cont[0]      ; reset_delay:u_reset_delay|cont[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.942      ;
; 0.744 ; reset_delay:u_reset_delay|cont[17]     ; reset_delay:u_reset_delay|cont[18]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.943      ;
; 0.745 ; reset_delay:u_reset_delay|cont[11]     ; reset_delay:u_reset_delay|cont[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.944      ;
; 0.746 ; reset_delay:u_reset_delay|cont[9]      ; reset_delay:u_reset_delay|cont[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.945      ;
; 0.746 ; reset_delay:u_reset_delay|cont[13]     ; reset_delay:u_reset_delay|cont[14]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.945      ;
; 0.747 ; reset_delay:u_reset_delay|cont[7]      ; reset_delay:u_reset_delay|cont[8]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.946      ;
; 0.747 ; reset_delay:u_reset_delay|cont[5]      ; reset_delay:u_reset_delay|cont[6]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.946      ;
; 0.747 ; reset_delay:u_reset_delay|cont[3]      ; reset_delay:u_reset_delay|cont[4]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.946      ;
; 0.748 ; reset_delay:u_reset_delay|cont[15]     ; reset_delay:u_reset_delay|cont[16]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.947      ;
; 0.750 ; reset_delay:u_reset_delay|cont[0]      ; reset_delay:u_reset_delay|cont[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.949      ;
; 0.751 ; reset_delay:u_reset_delay|cont[17]     ; reset_delay:u_reset_delay|cont[19]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.950      ;
; 0.752 ; reset_delay:u_reset_delay|cont[9]      ; reset_delay:u_reset_delay|cont[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.952      ;
; 0.752 ; reset_delay:u_reset_delay|cont[11]     ; reset_delay:u_reset_delay|cont[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.951      ;
; 0.753 ; reset_delay:u_reset_delay|cont[13]     ; reset_delay:u_reset_delay|cont[15]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.952      ;
; 0.754 ; reset_delay:u_reset_delay|cont[7]      ; reset_delay:u_reset_delay|cont[9]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.953      ;
; 0.754 ; reset_delay:u_reset_delay|cont[5]      ; reset_delay:u_reset_delay|cont[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.953      ;
; 0.754 ; reset_delay:u_reset_delay|cont[3]      ; reset_delay:u_reset_delay|cont[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.953      ;
; 0.755 ; reset_delay:u_reset_delay|cont[15]     ; reset_delay:u_reset_delay|cont[17]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.954      ;
; 0.761 ; led_driver:u_led_driver|int2_count[2]  ; led_driver:u_led_driver|int2_count[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.960      ;
; 0.765 ; led_driver:u_led_driver|int2_count[4]  ; led_driver:u_led_driver|int2_count[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.964      ;
; 0.767 ; led_driver:u_led_driver|int2_count[6]  ; led_driver:u_led_driver|int2_count[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.966      ;
; 0.824 ; reset_delay:u_reset_delay|cont[10]     ; reset_delay:u_reset_delay|cont[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.024      ;
; 0.825 ; reset_delay:u_reset_delay|cont[8]      ; reset_delay:u_reset_delay|cont[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.024      ;
; 0.826 ; reset_delay:u_reset_delay|cont[6]      ; reset_delay:u_reset_delay|cont[8]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.025      ;
; 0.826 ; reset_delay:u_reset_delay|cont[14]     ; reset_delay:u_reset_delay|cont[16]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.025      ;
; 0.827 ; reset_delay:u_reset_delay|cont[16]     ; reset_delay:u_reset_delay|cont[18]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.026      ;
; 0.829 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.028      ;
; 0.829 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.028      ;
; 0.829 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.028      ;
; 0.829 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[14]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.028      ;
; 0.829 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[15]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.028      ;
; 0.829 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[16]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.028      ;
; 0.829 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[17]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.028      ;
; 0.829 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[18]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.028      ;
; 0.829 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[19]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.028      ;
; 0.829 ; reset_delay:u_reset_delay|cont[12]     ; reset_delay:u_reset_delay|cont[14]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.028      ;
; 0.830 ; reset_delay:u_reset_delay|cont[4]      ; reset_delay:u_reset_delay|cont[6]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.029      ;
; 0.830 ; reset_delay:u_reset_delay|cont[2]      ; reset_delay:u_reset_delay|cont[4]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.029      ;
; 0.831 ; reset_delay:u_reset_delay|cont[8]      ; reset_delay:u_reset_delay|cont[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.031      ;
; 0.831 ; reset_delay:u_reset_delay|cont[10]     ; reset_delay:u_reset_delay|cont[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.031      ;
; 0.833 ; reset_delay:u_reset_delay|cont[6]      ; reset_delay:u_reset_delay|cont[9]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.032      ;
; 0.833 ; reset_delay:u_reset_delay|cont[14]     ; reset_delay:u_reset_delay|cont[17]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.032      ;
; 0.834 ; reset_delay:u_reset_delay|cont[16]     ; reset_delay:u_reset_delay|cont[19]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.033      ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node                                                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.311 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; spi_ee_config:u_spi_ee_config|high_byte                                    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; spi_ee_config:u_spi_ee_config|read_ready                                   ; spi_ee_config:u_spi_ee_config|read_ready                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|spi_go                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.338 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.538      ;
; 0.339 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.539      ;
; 0.340 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[2] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[7] ; spi_ee_config:u_spi_ee_config|low_byte_data[7]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[4] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.344 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[6] ; spi_ee_config:u_spi_ee_config|low_byte_data[6]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.543      ;
; 0.345 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.545      ;
; 0.347 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[6] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.546      ;
; 0.355 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.554      ;
; 0.357 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[0] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.556      ;
; 0.464 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.664      ;
; 0.466 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.666      ;
; 0.466 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[3] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.665      ;
; 0.471 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[5] ; spi_ee_config:u_spi_ee_config|low_byte_data[5]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.670      ;
; 0.473 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.672      ;
; 0.474 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[5] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.673      ;
; 0.483 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[1] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.682      ;
; 0.492 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.692      ;
; 0.492 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.692      ;
; 0.492 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.691      ;
; 0.493 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.693      ;
; 0.493 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.693      ;
; 0.494 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.694      ;
; 0.494 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.694      ;
; 0.496 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.696      ;
; 0.496 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.696      ;
; 0.496 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.696      ;
; 0.498 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.698      ;
; 0.498 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.698      ;
; 0.498 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.698      ;
; 0.498 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.698      ;
; 0.511 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.711      ;
; 0.523 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.722      ;
; 0.524 ; spi_ee_config:u_spi_ee_config|read_ready                                   ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.724      ;
; 0.534 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.734      ;
; 0.536 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.735      ;
; 0.542 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.741      ;
; 0.547 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.747      ;
; 0.554 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.753      ;
; 0.562 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.761      ;
; 0.634 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.834      ;
; 0.634 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.834      ;
; 0.634 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.834      ;
; 0.634 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.834      ;
; 0.634 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.834      ;
; 0.634 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.834      ;
; 0.634 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.834      ;
; 0.634 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.834      ;
; 0.634 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.834      ;
; 0.634 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.834      ;
; 0.634 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.834      ;
; 0.634 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.834      ;
; 0.634 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.834      ;
; 0.634 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.834      ;
; 0.634 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.834      ;
; 0.655 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.854      ;
; 0.659 ; spi_ee_config:u_spi_ee_config|read_back                                    ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.859      ;
; 0.681 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.880      ;
; 0.698 ; spi_ee_config:u_spi_ee_config|read_back                                    ; spi_ee_config:u_spi_ee_config|high_byte                                    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.898      ;
; 0.714 ; spi_ee_config:u_spi_ee_config|read_back                                    ; spi_ee_config:u_spi_ee_config|clear_status                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.914      ;
; 0.736 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.936      ;
; 0.736 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.936      ;
; 0.737 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.937      ;
; 0.737 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.937      ;
; 0.739 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.939      ;
; 0.741 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.941      ;
; 0.741 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.941      ;
; 0.743 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.943      ;
; 0.744 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.944      ;
; 0.745 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.945      ;
; 0.747 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.947      ;
; 0.747 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.947      ;
; 0.747 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.947      ;
; 0.747 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.947      ;
; 0.750 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.950      ;
; 0.751 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.951      ;
; 0.752 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.952      ;
; 0.754 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.954      ;
; 0.754 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.954      ;
; 0.754 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.954      ;
; 0.754 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.954      ;
; 0.762 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.961      ;
; 0.763 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.962      ;
; 0.790 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.989      ;
; 0.797 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[1] ; spi_ee_config:u_spi_ee_config|oDATA_H[1]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.001      ;
; 0.810 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.014      ;
; 0.812 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.016      ;
; 0.813 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.017      ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                               ;
+--------+--------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                                                    ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 16.184 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.046     ; 1.715      ;
; 16.184 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.046     ; 1.715      ;
; 16.184 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.046     ; 1.715      ;
; 16.184 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.046     ; 1.715      ;
; 16.184 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.046     ; 1.715      ;
; 16.184 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.046     ; 1.715      ;
; 16.184 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.046     ; 1.715      ;
; 16.184 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.046     ; 1.715      ;
; 16.184 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.046     ; 1.715      ;
; 16.202 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.042     ; 1.701      ;
; 16.202 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.042     ; 1.701      ;
; 16.202 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.042     ; 1.701      ;
; 16.202 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.042     ; 1.701      ;
; 16.202 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.042     ; 1.701      ;
; 16.202 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.042     ; 1.701      ;
; 16.202 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.042     ; 1.701      ;
; 16.202 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.042     ; 1.701      ;
; 16.202 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.042     ; 1.701      ;
; 16.202 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.042     ; 1.701      ;
; 16.202 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.042     ; 1.701      ;
; 16.202 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.042     ; 1.701      ;
; 16.202 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.042     ; 1.701      ;
; 16.202 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.042     ; 1.701      ;
; 16.202 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.042     ; 1.701      ;
; 16.202 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.042     ; 1.701      ;
; 16.212 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.050     ; 1.683      ;
; 16.212 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.050     ; 1.683      ;
; 16.212 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.050     ; 1.683      ;
; 16.212 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.050     ; 1.683      ;
; 16.212 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.050     ; 1.683      ;
; 16.212 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.050     ; 1.683      ;
; 16.212 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.050     ; 1.683      ;
; 16.212 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.050     ; 1.683      ;
; 16.212 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.050     ; 1.683      ;
+--------+--------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                              ;
+--------+--------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.076 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 1.868      ;
; 18.076 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 1.868      ;
; 18.076 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 1.868      ;
; 18.076 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 1.868      ;
; 18.076 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 1.868      ;
; 18.076 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 1.868      ;
; 18.076 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 1.868      ;
; 18.076 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 1.868      ;
; 18.076 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 1.868      ;
; 18.076 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 1.868      ;
; 18.076 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 1.868      ;
; 18.076 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 1.868      ;
; 18.076 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 1.868      ;
; 18.076 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 1.868      ;
; 18.076 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 1.868      ;
; 18.190 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.757      ;
; 18.190 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.757      ;
; 18.190 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.757      ;
; 18.190 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.048     ; 1.757      ;
; 18.209 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.051     ; 1.735      ;
; 18.233 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 1.715      ;
; 18.233 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 1.715      ;
; 18.233 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 1.715      ;
; 18.233 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.047     ; 1.715      ;
+--------+--------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                              ;
+-------+--------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.386 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.593      ;
; 1.386 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.593      ;
; 1.386 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.593      ;
; 1.386 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.593      ;
; 1.408 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.060      ; 1.612      ;
; 1.429 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.635      ;
; 1.429 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.635      ;
; 1.429 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.635      ;
; 1.429 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.635      ;
; 1.556 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.759      ;
; 1.556 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.759      ;
; 1.556 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.759      ;
; 1.556 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.759      ;
; 1.556 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.759      ;
; 1.556 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.759      ;
; 1.556 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.759      ;
; 1.556 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.759      ;
; 1.556 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.759      ;
; 1.556 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.759      ;
; 1.556 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.759      ;
; 1.556 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.759      ;
; 1.556 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.759      ;
; 1.556 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.759      ;
; 1.556 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 1.759      ;
+-------+--------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                               ;
+-------+--------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                                                    ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 2.956 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.620     ; 1.580      ;
; 2.956 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.620     ; 1.580      ;
; 2.956 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.620     ; 1.580      ;
; 2.956 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.620     ; 1.580      ;
; 2.956 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.620     ; 1.580      ;
; 2.956 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.620     ; 1.580      ;
; 2.956 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.620     ; 1.580      ;
; 2.956 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.620     ; 1.580      ;
; 2.956 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.620     ; 1.580      ;
; 2.960 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.611     ; 1.593      ;
; 2.960 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.611     ; 1.593      ;
; 2.960 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.611     ; 1.593      ;
; 2.960 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.611     ; 1.593      ;
; 2.960 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.611     ; 1.593      ;
; 2.960 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.611     ; 1.593      ;
; 2.960 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.611     ; 1.593      ;
; 2.960 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.611     ; 1.593      ;
; 2.960 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.611     ; 1.593      ;
; 2.960 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.611     ; 1.593      ;
; 2.960 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.611     ; 1.593      ;
; 2.960 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.611     ; 1.593      ;
; 2.960 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.611     ; 1.593      ;
; 2.960 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.611     ; 1.593      ;
; 2.960 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.611     ; 1.593      ;
; 2.960 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.611     ; 1.593      ;
; 2.981 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.615     ; 1.610      ;
; 2.981 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.615     ; 1.610      ;
; 2.981 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.615     ; 1.610      ;
; 2.981 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.615     ; 1.610      ;
; 2.981 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.615     ; 1.610      ;
; 2.981 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.615     ; 1.610      ;
; 2.981 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.615     ; 1.610      ;
; 2.981 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.615     ; 1.610      ;
; 2.981 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.615     ; 1.610      ;
+-------+--------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                             ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                         ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------+
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[0]                          ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[1]                          ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[3]                          ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[5]                          ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_d[1]                              ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[10]                         ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[11]                         ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[12]                         ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[13]                         ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[14]                         ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[15]                         ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[16]                         ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[17]                         ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[18]                         ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[19]                         ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[20]                         ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[21]                         ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[22]                         ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[23]                         ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[2]                          ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[4]                          ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[6]                          ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[7]                          ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[8]                          ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[9]                          ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_d[0]                              ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[0]                              ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[10]                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[11]                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[12]                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[13]                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[14]                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[15]                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[16]                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[17]                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[18]                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[19]                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[1]                              ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[20]                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[2]                              ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[3]                              ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[4]                              ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[5]                              ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[6]                              ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[7]                              ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[8]                              ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[9]                              ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|oRST                                 ;
; 9.709 ; 9.709        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.709 ; 9.709        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.709 ; 9.709        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.751 ; 9.751        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                               ;
; 9.756 ; 9.756        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[0]|clk                                 ;
; 9.756 ; 9.756        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[1]|clk                                 ;
; 9.756 ; 9.756        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[3]|clk                                 ;
; 9.756 ; 9.756        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[5]|clk                                 ;
; 9.756 ; 9.756        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_d[1]|clk                                     ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[10]|clk                                ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[11]|clk                                ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[12]|clk                                ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[13]|clk                                ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[14]|clk                                ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[15]|clk                                ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[16]|clk                                ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[17]|clk                                ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[18]|clk                                ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[19]|clk                                ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[20]|clk                                ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[21]|clk                                ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[22]|clk                                ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[23]|clk                                ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[2]|clk                                 ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[4]|clk                                 ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[6]|clk                                 ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[7]|clk                                 ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[8]|clk                                 ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[9]|clk                                 ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_d[0]|clk                                     ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[0]|clk                                      ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[10]|clk                                     ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[11]|clk                                     ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[12]|clk                                     ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[13]|clk                                     ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[14]|clk                                     ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[15]|clk                                     ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[16]|clk                                     ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[17]|clk                                     ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[18]|clk                                     ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[19]|clk                                     ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[1]|clk                                      ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[20]|clk                                     ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[2]|clk                                      ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[3]|clk                                      ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[4]|clk                                      ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[5]|clk                                      ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[6]|clk                                      ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[7]|clk                                      ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[8]|clk                                      ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[9]|clk                                      ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|oRST|clk                                         ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                            ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                     ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status                                 ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte                                    ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                  ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                  ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_back                                    ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_back_d                                  ;
; 249.743 ; 249.959      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_ready                                   ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_H[0]                                   ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_H[1]                                   ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_L[5]                                   ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_L[6]                                   ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_L[7]                                   ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                  ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                 ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                 ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                 ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                 ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                  ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                  ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                  ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                  ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                  ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                  ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_go                                       ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_data[5]                             ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_data[6]                             ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_data[7]                             ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[0] ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[1] ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[2] ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[3] ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[4] ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[5] ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[6] ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[7] ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_data[5]                             ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_data[6]                             ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_data[7]                             ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[0] ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[1] ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[2] ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[3] ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[4] ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[5] ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[6] ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[7] ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status                                 ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte                                    ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_H[0]                                   ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_H[1]                                   ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_L[5]                                   ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_L[6]                                   ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_L[7]                                   ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                  ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                  ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_back                                    ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_back_d                                  ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise     ; Fall     ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+
; G_SENSOR_INT ; CLOCK_50   ; 0.460    ; 0.655    ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_INT ; CLOCK_50   ; -195.684 ; -195.535 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; -196.191 ; -195.736 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                        ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+
; G_SENSOR_INT ; CLOCK_50   ; -0.181  ; -0.378  ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_INT ; CLOCK_50   ; 196.668 ; 196.484 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; 196.809 ; 196.364 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; LED[*]        ; CLOCK_50   ; 9.994   ; 10.409  ; Rise       ; CLOCK_50                                             ;
;  LED[0]       ; CLOCK_50   ; 7.036   ; 6.891   ; Rise       ; CLOCK_50                                             ;
;  LED[1]       ; CLOCK_50   ; 7.184   ; 7.103   ; Rise       ; CLOCK_50                                             ;
;  LED[2]       ; CLOCK_50   ; 6.887   ; 6.755   ; Rise       ; CLOCK_50                                             ;
;  LED[3]       ; CLOCK_50   ; 7.420   ; 7.254   ; Rise       ; CLOCK_50                                             ;
;  LED[4]       ; CLOCK_50   ; 8.976   ; 8.646   ; Rise       ; CLOCK_50                                             ;
;  LED[5]       ; CLOCK_50   ; 9.103   ; 9.563   ; Rise       ; CLOCK_50                                             ;
;  LED[6]       ; CLOCK_50   ; 7.431   ; 7.540   ; Rise       ; CLOCK_50                                             ;
;  LED[7]       ; CLOCK_50   ; 9.994   ; 10.409  ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_CS_N ; CLOCK_50   ; 205.302 ; 205.496 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 205.384 ; 205.206 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT      ; CLOCK_50   ; 207.995 ; 207.743 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; LED[*]        ; CLOCK_50   ; 209.321 ; 209.845 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[0]       ; CLOCK_50   ; 206.382 ; 206.287 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[1]       ; CLOCK_50   ; 206.682 ; 206.572 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[2]       ; CLOCK_50   ; 206.666 ; 206.558 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[3]       ; CLOCK_50   ; 206.920 ; 206.735 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[4]       ; CLOCK_50   ; 208.476 ; 208.115 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[5]       ; CLOCK_50   ; 208.636 ; 209.207 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[6]       ; CLOCK_50   ; 206.758 ; 206.976 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[7]       ; CLOCK_50   ; 209.321 ; 209.845 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 171.223 ;         ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SCLK      ; CLOCK_50   ;         ; 171.117 ; Fall       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; LED[*]        ; CLOCK_50   ; 6.039   ; 5.930   ; Rise       ; CLOCK_50                                             ;
;  LED[0]       ; CLOCK_50   ; 6.541   ; 6.425   ; Rise       ; CLOCK_50                                             ;
;  LED[1]       ; CLOCK_50   ; 6.039   ; 5.930   ; Rise       ; CLOCK_50                                             ;
;  LED[2]       ; CLOCK_50   ; 6.432   ; 6.231   ; Rise       ; CLOCK_50                                             ;
;  LED[3]       ; CLOCK_50   ; 6.490   ; 6.377   ; Rise       ; CLOCK_50                                             ;
;  LED[4]       ; CLOCK_50   ; 7.882   ; 7.576   ; Rise       ; CLOCK_50                                             ;
;  LED[5]       ; CLOCK_50   ; 8.644   ; 9.140   ; Rise       ; CLOCK_50                                             ;
;  LED[6]       ; CLOCK_50   ; 6.612   ; 6.708   ; Rise       ; CLOCK_50                                             ;
;  LED[7]       ; CLOCK_50   ; 9.408   ; 9.817   ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_CS_N ; CLOCK_50   ; 204.759 ; 204.948 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 204.777 ; 204.610 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT      ; CLOCK_50   ; 205.022 ; 204.780 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; LED[*]        ; CLOCK_50   ; 203.816 ; 203.640 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[0]       ; CLOCK_50   ; 204.694 ; 204.556 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[1]       ; CLOCK_50   ; 204.634 ; 204.553 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[2]       ; CLOCK_50   ; 203.816 ; 203.640 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[3]       ; CLOCK_50   ; 204.352 ; 204.196 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[4]       ; CLOCK_50   ; 205.737 ; 205.441 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[5]       ; CLOCK_50   ; 206.274 ; 206.687 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[6]       ; CLOCK_50   ; 204.300 ; 204.371 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[7]       ; CLOCK_50   ; 206.970 ; 207.361 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 170.722 ;         ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SCLK      ; CLOCK_50   ;         ; 170.616 ; Fall       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+


+---------------------------------------------------------------+
; Propagation Delay                                             ;
+--------------+-------------+-------+--------+--------+--------+
; Input Port   ; Output Port ; RR    ; RF     ; FR     ; FF     ;
+--------------+-------------+-------+--------+--------+--------+
; G_SENSOR_INT ; LED[0]      ; 6.845 ; 7.591  ; 7.891  ; 6.860  ;
; G_SENSOR_INT ; LED[1]      ; 7.986 ; 7.035  ; 7.255  ; 8.081  ;
; G_SENSOR_INT ; LED[2]      ; 8.021 ; 7.913  ; 8.158  ; 7.957  ;
; G_SENSOR_INT ; LED[3]      ; 8.224 ; 8.039  ; 8.286  ; 8.232  ;
; G_SENSOR_INT ; LED[4]      ; 9.780 ; 9.352  ; 9.769  ; 9.624  ;
; G_SENSOR_INT ; LED[5]      ; 9.991 ; 10.562 ; 10.128 ; 10.606 ;
; G_SENSOR_INT ; LED[6]      ; 7.324 ; 8.331  ; 8.320  ; 7.557  ;
; G_SENSOR_INT ; LED[7]      ; 9.161 ; 11.200 ; 10.883 ; 9.706  ;
+--------------+-------------+-------+--------+--------+--------+


+------------------------------------------------------------+
; Minimum Propagation Delay                                  ;
+--------------+-------------+-------+-------+-------+-------+
; Input Port   ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+--------------+-------------+-------+-------+-------+-------+
; G_SENSOR_INT ; LED[0]      ; 6.569 ; 6.580 ; 6.868 ; 6.595 ;
; G_SENSOR_INT ; LED[1]      ; 6.878 ; 6.487 ; 6.762 ; 6.972 ;
; G_SENSOR_INT ; LED[2]      ; 6.506 ; 6.332 ; 6.680 ; 6.500 ;
; G_SENSOR_INT ; LED[3]      ; 6.286 ; 6.699 ; 6.915 ; 6.324 ;
; G_SENSOR_INT ; LED[4]      ; 8.226 ; 7.973 ; 8.340 ; 8.115 ;
; G_SENSOR_INT ; LED[5]      ; 8.480 ; 8.981 ; 8.654 ; 9.149 ;
; G_SENSOR_INT ; LED[6]      ; 6.888 ; 6.246 ; 6.339 ; 7.108 ;
; G_SENSOR_INT ; LED[7]      ; 8.845 ; 9.984 ; 9.778 ; 9.400 ;
+--------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                            ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 204.759 ; 204.617 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                    ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 203.815 ; 203.673 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                               ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 204.611   ; 204.753   ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                       ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 203.770   ; 203.912   ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 16.731 ; 0.000         ;
; CLOCK_50                                             ; 18.009 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; CLOCK_50                                             ; 0.187 ; 0.000         ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.187 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 17.412 ; 0.000         ;
; CLOCK_50                                             ; 18.729 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; CLOCK_50                                             ; 0.834 ; 0.000         ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 1.842 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                               ;
+------------------------------------------------------+---------+---------------+
; Clock                                                ; Slack   ; End Point TNS ;
+------------------------------------------------------+---------+---------------+
; CLOCK_50                                             ; 9.273   ; 0.000         ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 249.781 ; 0.000         ;
+------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                       ;
+---------+--------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                  ; To Node                                                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 16.731  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|oDATA_H[1]                                   ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.391     ; 1.815      ;
; 16.731  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|oDATA_H[0]                                   ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.391     ; 1.815      ;
; 16.731  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|oDATA_L[6]                                   ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.391     ; 1.815      ;
; 16.731  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|oDATA_L[7]                                   ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.391     ; 1.815      ;
; 16.731  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|oDATA_L[5]                                   ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.391     ; 1.815      ;
; 16.941  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|low_byte_data[6]                             ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.395     ; 1.601      ;
; 16.941  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|low_byte_data[7]                             ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.395     ; 1.601      ;
; 16.941  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|low_byte_data[5]                             ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.395     ; 1.601      ;
; 17.058  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.390     ; 1.489      ;
; 17.058  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.390     ; 1.489      ;
; 17.058  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.390     ; 1.489      ;
; 17.058  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.390     ; 1.489      ;
; 17.058  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.390     ; 1.489      ;
; 17.058  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.390     ; 1.489      ;
; 17.058  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.390     ; 1.489      ;
; 17.137  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                 ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.390     ; 1.410      ;
; 17.137  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                 ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.390     ; 1.410      ;
; 17.137  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                 ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.390     ; 1.410      ;
; 17.137  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                 ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.390     ; 1.410      ;
; 17.201  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.391     ; 1.345      ;
; 17.201  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.391     ; 1.345      ;
; 17.331  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[0] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.395     ; 1.211      ;
; 17.331  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[1] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.395     ; 1.211      ;
; 17.331  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[2] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.395     ; 1.211      ;
; 17.331  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[3] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.395     ; 1.211      ;
; 17.331  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[4] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.395     ; 1.211      ;
; 17.331  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[5] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.395     ; 1.211      ;
; 17.331  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[6] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.395     ; 1.211      ;
; 17.331  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[7] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.395     ; 1.211      ;
; 17.598  ; reset_delay:u_reset_delay|oRST             ; spi_ee_config:u_spi_ee_config|read_ready                                   ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.391     ; 0.948      ;
; 497.547 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.029     ; 2.411      ;
; 497.547 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.029     ; 2.411      ;
; 497.547 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.029     ; 2.411      ;
; 497.547 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.029     ; 2.411      ;
; 497.547 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.029     ; 2.411      ;
; 497.547 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.029     ; 2.411      ;
; 497.547 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.029     ; 2.411      ;
; 497.547 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.029     ; 2.411      ;
; 497.547 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.029     ; 2.411      ;
; 497.547 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.029     ; 2.411      ;
; 497.547 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.029     ; 2.411      ;
; 497.547 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.029     ; 2.411      ;
; 497.547 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.029     ; 2.411      ;
; 497.547 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.029     ; 2.411      ;
; 497.547 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.029     ; 2.411      ;
; 497.567 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.029     ; 2.391      ;
; 497.567 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.029     ; 2.391      ;
; 497.567 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.029     ; 2.391      ;
; 497.567 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.029     ; 2.391      ;
; 497.567 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.029     ; 2.391      ;
; 497.567 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.029     ; 2.391      ;
; 497.567 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.029     ; 2.391      ;
; 497.567 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.029     ; 2.391      ;
; 497.567 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.029     ; 2.391      ;
; 497.567 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.029     ; 2.391      ;
; 497.567 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.029     ; 2.391      ;
; 497.567 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.029     ; 2.391      ;
; 497.567 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.029     ; 2.391      ;
; 497.567 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.029     ; 2.391      ;
; 497.567 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.029     ; 2.391      ;
; 497.591 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.029     ; 2.367      ;
; 497.591 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.029     ; 2.367      ;
; 497.591 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.029     ; 2.367      ;
; 497.591 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.029     ; 2.367      ;
; 497.591 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.029     ; 2.367      ;
; 497.591 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.029     ; 2.367      ;
; 497.591 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.029     ; 2.367      ;
; 497.591 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.029     ; 2.367      ;
; 497.591 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.029     ; 2.367      ;
; 497.591 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.029     ; 2.367      ;
; 497.591 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.029     ; 2.367      ;
; 497.591 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.029     ; 2.367      ;
; 497.591 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.029     ; 2.367      ;
; 497.591 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.029     ; 2.367      ;
; 497.591 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.029     ; 2.367      ;
; 497.609 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_H[1]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.032     ; 2.346      ;
; 497.609 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_H[0]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.032     ; 2.346      ;
; 497.609 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_L[6]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.032     ; 2.346      ;
; 497.609 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_L[7]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.032     ; 2.346      ;
; 497.609 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|oDATA_L[5]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.032     ; 2.346      ;
; 497.629 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_H[1]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.032     ; 2.326      ;
; 497.629 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_H[0]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.032     ; 2.326      ;
; 497.629 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_L[6]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.032     ; 2.326      ;
; 497.629 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_L[7]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.032     ; 2.326      ;
; 497.629 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_L[5]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.032     ; 2.326      ;
; 497.653 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_H[1]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.032     ; 2.302      ;
; 497.653 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_H[0]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.032     ; 2.302      ;
; 497.653 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_L[6]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.032     ; 2.302      ;
; 497.653 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_L[7]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.032     ; 2.302      ;
; 497.653 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_L[5]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.032     ; 2.302      ;
; 497.663 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|read_ready                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.032     ; 2.292      ;
; 497.676 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_data[6]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 2.275      ;
; 497.676 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_data[7]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 2.275      ;
; 497.676 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|low_byte_data[5]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 2.275      ;
; 497.683 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|read_ready                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.032     ; 2.272      ;
; 497.696 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|low_byte_data[6]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 2.255      ;
; 497.696 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|low_byte_data[7]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 2.255      ;
; 497.696 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|low_byte_data[5]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 2.255      ;
; 497.707 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|read_ready                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.032     ; 2.248      ;
; 497.720 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|low_byte_data[6]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 2.231      ;
+---------+--------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                         ;
+--------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.009 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.939      ;
; 18.055 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 1.894      ;
; 18.055 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.893      ;
; 18.064 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.884      ;
; 18.065 ; led_driver:u_led_driver|int2_count[11] ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.885      ;
; 18.072 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 1.877      ;
; 18.081 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.867      ;
; 18.084 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.864      ;
; 18.085 ; led_driver:u_led_driver|int2_count[23] ; led_driver:u_led_driver|int2_count[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.868      ;
; 18.085 ; led_driver:u_led_driver|int2_count[23] ; led_driver:u_led_driver|int2_count[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.868      ;
; 18.085 ; led_driver:u_led_driver|int2_count[23] ; led_driver:u_led_driver|int2_count[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.868      ;
; 18.085 ; led_driver:u_led_driver|int2_count[23] ; led_driver:u_led_driver|int2_count[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.868      ;
; 18.089 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.859      ;
; 18.098 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.850      ;
; 18.105 ; led_driver:u_led_driver|int2_count[10] ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.845      ;
; 18.110 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 1.839      ;
; 18.111 ; led_driver:u_led_driver|int2_count[11] ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.840      ;
; 18.116 ; led_driver:u_led_driver|int2_count[9]  ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.834      ;
; 18.130 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.818      ;
; 18.132 ; led_driver:u_led_driver|int2_count[5]  ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.816      ;
; 18.135 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.813      ;
; 18.136 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.812      ;
; 18.137 ; led_driver:u_led_driver|int2_count[11] ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.813      ;
; 18.139 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.809      ;
; 18.140 ; led_driver:u_led_driver|int2_count[11] ; led_driver:u_led_driver|int2_count[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.810      ;
; 18.144 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.804      ;
; 18.145 ; led_driver:u_led_driver|int2_count[11] ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.805      ;
; 18.150 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.798      ;
; 18.151 ; led_driver:u_led_driver|int2_count[10] ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.800      ;
; 18.154 ; led_driver:u_led_driver|int2_count[8]  ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.796      ;
; 18.161 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.787      ;
; 18.162 ; led_driver:u_led_driver|int2_count[9]  ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.789      ;
; 18.165 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.783      ;
; 18.169 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.779      ;
; 18.176 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.772      ;
; 18.177 ; led_driver:u_led_driver|int2_count[10] ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.773      ;
; 18.178 ; led_driver:u_led_driver|int2_count[5]  ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 1.771      ;
; 18.178 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.770      ;
; 18.180 ; led_driver:u_led_driver|int2_count[10] ; led_driver:u_led_driver|int2_count[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.770      ;
; 18.182 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.766      ;
; 18.185 ; led_driver:u_led_driver|int2_count[10] ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.765      ;
; 18.186 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.762      ;
; 18.186 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.762      ;
; 18.188 ; led_driver:u_led_driver|int2_count[9]  ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.762      ;
; 18.191 ; led_driver:u_led_driver|int2_count[9]  ; led_driver:u_led_driver|int2_count[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.759      ;
; 18.193 ; led_driver:u_led_driver|int2_d[1]      ; led_driver:u_led_driver|int2_count[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.758      ;
; 18.193 ; led_driver:u_led_driver|int2_d[1]      ; led_driver:u_led_driver|int2_count[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.758      ;
; 18.193 ; led_driver:u_led_driver|int2_d[1]      ; led_driver:u_led_driver|int2_count[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.758      ;
; 18.193 ; led_driver:u_led_driver|int2_d[1]      ; led_driver:u_led_driver|int2_count[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.758      ;
; 18.196 ; led_driver:u_led_driver|int2_count[9]  ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.754      ;
; 18.196 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.752      ;
; 18.198 ; led_driver:u_led_driver|int2_count[2]  ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.749      ;
; 18.198 ; led_driver:u_led_driver|int2_count[8]  ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.036     ; 1.753      ;
; 18.204 ; led_driver:u_led_driver|int2_count[5]  ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.744      ;
; 18.205 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.743      ;
; 18.206 ; led_driver:u_led_driver|int2_count[11] ; led_driver:u_led_driver|int2_count[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.744      ;
; 18.207 ; led_driver:u_led_driver|int2_count[5]  ; led_driver:u_led_driver|int2_count[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.741      ;
; 18.210 ; led_driver:u_led_driver|int2_count[2]  ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.738      ;
; 18.212 ; led_driver:u_led_driver|int2_count[5]  ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.736      ;
; 18.216 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.732      ;
; 18.217 ; led_driver:u_led_driver|int2_count[11] ; led_driver:u_led_driver|int2_count[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.733      ;
; 18.219 ; led_driver:u_led_driver|int2_count[23] ; led_driver:u_led_driver|int2_count[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.734      ;
; 18.219 ; led_driver:u_led_driver|int2_count[23] ; led_driver:u_led_driver|int2_count[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.734      ;
; 18.219 ; led_driver:u_led_driver|int2_count[23] ; led_driver:u_led_driver|int2_count[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.734      ;
; 18.219 ; led_driver:u_led_driver|int2_count[23] ; led_driver:u_led_driver|int2_count[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 1.734      ;
; 18.220 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.728      ;
; 18.221 ; led_driver:u_led_driver|int2_count[11] ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.729      ;
; 18.222 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.726      ;
; 18.224 ; led_driver:u_led_driver|int2_count[8]  ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.726      ;
; 18.224 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.724      ;
; 18.225 ; led_driver:u_led_driver|int2_count[11] ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.725      ;
; 18.229 ; led_driver:u_led_driver|int2_count[8]  ; led_driver:u_led_driver|int2_count[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.721      ;
; 18.231 ; led_driver:u_led_driver|int2_count[1]  ; led_driver:u_led_driver|int2_count[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.717      ;
; 18.231 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.717      ;
; 18.232 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.716      ;
; 18.234 ; led_driver:u_led_driver|int2_count[8]  ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.716      ;
; 18.236 ; led_driver:u_led_driver|int2_count[2]  ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.711      ;
; 18.241 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.707      ;
; 18.242 ; led_driver:u_led_driver|int2_count[11] ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.708      ;
; 18.246 ; led_driver:u_led_driver|int2_count[10] ; led_driver:u_led_driver|int2_count[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.704      ;
; 18.248 ; led_driver:u_led_driver|int2_count[0]  ; led_driver:u_led_driver|int2_count[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.700      ;
; 18.257 ; led_driver:u_led_driver|int2_count[9]  ; led_driver:u_led_driver|int2_count[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.693      ;
; 18.257 ; led_driver:u_led_driver|int2_count[10] ; led_driver:u_led_driver|int2_count[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.693      ;
; 18.261 ; led_driver:u_led_driver|int2_count[10] ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.689      ;
; 18.264 ; led_driver:u_led_driver|int2_count[4]  ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.683      ;
; 18.265 ; led_driver:u_led_driver|int2_count[10] ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.685      ;
; 18.268 ; led_driver:u_led_driver|int2_count[9]  ; led_driver:u_led_driver|int2_count[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.682      ;
; 18.272 ; led_driver:u_led_driver|int2_count[9]  ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.678      ;
; 18.273 ; led_driver:u_led_driver|int2_count[2]  ; led_driver:u_led_driver|int2_count[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.674      ;
; 18.273 ; led_driver:u_led_driver|int2_count[5]  ; led_driver:u_led_driver|int2_count[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.675      ;
; 18.276 ; led_driver:u_led_driver|int2_count[4]  ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.672      ;
; 18.276 ; led_driver:u_led_driver|int2_count[9]  ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.674      ;
; 18.278 ; led_driver:u_led_driver|int2_count[2]  ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.669      ;
; 18.282 ; led_driver:u_led_driver|int2_count[7]  ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.040     ; 1.665      ;
; 18.282 ; led_driver:u_led_driver|int2_count[10] ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.668      ;
; 18.283 ; led_driver:u_led_driver|int2_count[9]  ; led_driver:u_led_driver|int2_count[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.037     ; 1.667      ;
; 18.284 ; led_driver:u_led_driver|int2_count[5]  ; led_driver:u_led_driver|int2_count[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.664      ;
; 18.286 ; led_driver:u_led_driver|int2_count[3]  ; led_driver:u_led_driver|int2_count[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.662      ;
; 18.288 ; led_driver:u_led_driver|int2_count[5]  ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.660      ;
; 18.292 ; led_driver:u_led_driver|int2_count[5]  ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.039     ; 1.656      ;
+--------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                         ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.187 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[20]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; led_driver:u_led_driver|int2_count[23] ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; reset_delay:u_reset_delay|cont[0]      ; reset_delay:u_reset_delay|cont[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.217 ; led_driver:u_led_driver|int2_d[1]      ; led_driver:u_led_driver|int2_count[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.337      ;
; 0.218 ; led_driver:u_led_driver|int2_d[1]      ; led_driver:u_led_driver|int2_count[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.338      ;
; 0.220 ; led_driver:u_led_driver|int2_d[1]      ; led_driver:u_led_driver|int2_count[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.340      ;
; 0.291 ; reset_delay:u_reset_delay|cont[10]     ; reset_delay:u_reset_delay|cont[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.412      ;
; 0.292 ; reset_delay:u_reset_delay|cont[6]      ; reset_delay:u_reset_delay|cont[6]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; reset_delay:u_reset_delay|cont[8]      ; reset_delay:u_reset_delay|cont[8]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.413      ;
; 0.293 ; reset_delay:u_reset_delay|cont[2]      ; reset_delay:u_reset_delay|cont[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; reset_delay:u_reset_delay|cont[4]      ; reset_delay:u_reset_delay|cont[4]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; reset_delay:u_reset_delay|cont[14]     ; reset_delay:u_reset_delay|cont[14]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.413      ;
; 0.294 ; reset_delay:u_reset_delay|cont[3]      ; reset_delay:u_reset_delay|cont[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; reset_delay:u_reset_delay|cont[7]      ; reset_delay:u_reset_delay|cont[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; reset_delay:u_reset_delay|cont[9]      ; reset_delay:u_reset_delay|cont[9]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; reset_delay:u_reset_delay|cont[11]     ; reset_delay:u_reset_delay|cont[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; reset_delay:u_reset_delay|cont[12]     ; reset_delay:u_reset_delay|cont[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; reset_delay:u_reset_delay|cont[16]     ; reset_delay:u_reset_delay|cont[16]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; reset_delay:u_reset_delay|cont[5]      ; reset_delay:u_reset_delay|cont[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; reset_delay:u_reset_delay|cont[13]     ; reset_delay:u_reset_delay|cont[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; reset_delay:u_reset_delay|cont[17]     ; reset_delay:u_reset_delay|cont[17]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; reset_delay:u_reset_delay|cont[18]     ; reset_delay:u_reset_delay|cont[18]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; reset_delay:u_reset_delay|cont[15]     ; reset_delay:u_reset_delay|cont[15]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; reset_delay:u_reset_delay|cont[19]     ; reset_delay:u_reset_delay|cont[19]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.416      ;
; 0.299 ; reset_delay:u_reset_delay|cont[0]      ; reset_delay:u_reset_delay|cont[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.420      ;
; 0.318 ; led_driver:u_led_driver|int2_d[1]      ; led_driver:u_led_driver|int2_count[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.438      ;
; 0.320 ; led_driver:u_led_driver|int2_d[0]      ; led_driver:u_led_driver|int2_count[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.441      ;
; 0.322 ; led_driver:u_led_driver|int2_d[0]      ; led_driver:u_led_driver|int2_count[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.443      ;
; 0.324 ; led_driver:u_led_driver|int2_d[0]      ; led_driver:u_led_driver|int2_count[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.445      ;
; 0.324 ; led_driver:u_led_driver|int2_d[0]      ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.445      ;
; 0.325 ; led_driver:u_led_driver|int2_d[0]      ; led_driver:u_led_driver|int2_count[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.446      ;
; 0.326 ; led_driver:u_led_driver|int2_d[0]      ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.447      ;
; 0.328 ; led_driver:u_led_driver|int2_d[0]      ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.449      ;
; 0.329 ; led_driver:u_led_driver|int2_d[0]      ; led_driver:u_led_driver|int2_count[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.450      ;
; 0.329 ; led_driver:u_led_driver|int2_d[0]      ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.450      ;
; 0.330 ; led_driver:u_led_driver|int2_d[0]      ; led_driver:u_led_driver|int2_count[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.451      ;
; 0.330 ; led_driver:u_led_driver|int2_d[0]      ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.451      ;
; 0.357 ; led_driver:u_led_driver|int2_d[1]      ; led_driver:u_led_driver|int2_count[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.478      ;
; 0.357 ; led_driver:u_led_driver|int2_d[1]      ; led_driver:u_led_driver|int2_count[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.478      ;
; 0.358 ; led_driver:u_led_driver|int2_d[1]      ; led_driver:u_led_driver|int2_count[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.479      ;
; 0.366 ; reset_delay:u_reset_delay|cont[1]      ; reset_delay:u_reset_delay|cont[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.487      ;
; 0.388 ; led_driver:u_led_driver|int2_d[0]      ; led_driver:u_led_driver|int2_count[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.509      ;
; 0.388 ; led_driver:u_led_driver|int2_d[0]      ; led_driver:u_led_driver|int2_count[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.509      ;
; 0.393 ; led_driver:u_led_driver|int2_d[0]      ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.514      ;
; 0.398 ; led_driver:u_led_driver|int2_d[0]      ; led_driver:u_led_driver|int2_count[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.519      ;
; 0.398 ; led_driver:u_led_driver|int2_d[0]      ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.519      ;
; 0.406 ; led_driver:u_led_driver|int2_d[1]      ; led_driver:u_led_driver|int2_count[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.527      ;
; 0.427 ; led_driver:u_led_driver|int2_d[1]      ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.545      ;
; 0.439 ; reset_delay:u_reset_delay|cont[10]     ; reset_delay:u_reset_delay|cont[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.561      ;
; 0.441 ; reset_delay:u_reset_delay|cont[6]      ; reset_delay:u_reset_delay|cont[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.562      ;
; 0.441 ; reset_delay:u_reset_delay|cont[8]      ; reset_delay:u_reset_delay|cont[9]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.562      ;
; 0.442 ; reset_delay:u_reset_delay|cont[2]      ; reset_delay:u_reset_delay|cont[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.563      ;
; 0.442 ; reset_delay:u_reset_delay|cont[4]      ; reset_delay:u_reset_delay|cont[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.563      ;
; 0.442 ; reset_delay:u_reset_delay|cont[14]     ; reset_delay:u_reset_delay|cont[15]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.562      ;
; 0.443 ; reset_delay:u_reset_delay|cont[12]     ; reset_delay:u_reset_delay|cont[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; reset_delay:u_reset_delay|cont[16]     ; reset_delay:u_reset_delay|cont[17]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.563      ;
; 0.444 ; reset_delay:u_reset_delay|cont[18]     ; reset_delay:u_reset_delay|cont[19]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.564      ;
; 0.445 ; led_driver:u_led_driver|int2_count[2]  ; led_driver:u_led_driver|int2_count[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.566      ;
; 0.448 ; led_driver:u_led_driver|int2_count[4]  ; led_driver:u_led_driver|int2_count[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.569      ;
; 0.450 ; led_driver:u_led_driver|int2_count[6]  ; led_driver:u_led_driver|int2_count[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.571      ;
; 0.451 ; reset_delay:u_reset_delay|cont[0]      ; reset_delay:u_reset_delay|cont[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.572      ;
; 0.452 ; reset_delay:u_reset_delay|cont[9]      ; reset_delay:u_reset_delay|cont[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; reset_delay:u_reset_delay|cont[7]      ; reset_delay:u_reset_delay|cont[8]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; reset_delay:u_reset_delay|cont[3]      ; reset_delay:u_reset_delay|cont[4]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; reset_delay:u_reset_delay|cont[11]     ; reset_delay:u_reset_delay|cont[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.572      ;
; 0.453 ; reset_delay:u_reset_delay|cont[5]      ; reset_delay:u_reset_delay|cont[6]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; reset_delay:u_reset_delay|cont[13]     ; reset_delay:u_reset_delay|cont[14]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; reset_delay:u_reset_delay|cont[17]     ; reset_delay:u_reset_delay|cont[18]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.573      ;
; 0.454 ; reset_delay:u_reset_delay|cont[15]     ; reset_delay:u_reset_delay|cont[16]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; reset_delay:u_reset_delay|cont[9]      ; reset_delay:u_reset_delay|cont[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.576      ;
; 0.454 ; reset_delay:u_reset_delay|cont[0]      ; reset_delay:u_reset_delay|cont[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.575      ;
; 0.455 ; reset_delay:u_reset_delay|cont[7]      ; reset_delay:u_reset_delay|cont[9]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; reset_delay:u_reset_delay|cont[3]      ; reset_delay:u_reset_delay|cont[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; reset_delay:u_reset_delay|cont[11]     ; reset_delay:u_reset_delay|cont[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.575      ;
; 0.456 ; reset_delay:u_reset_delay|cont[5]      ; reset_delay:u_reset_delay|cont[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.577      ;
; 0.456 ; reset_delay:u_reset_delay|cont[13]     ; reset_delay:u_reset_delay|cont[15]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; reset_delay:u_reset_delay|cont[17]     ; reset_delay:u_reset_delay|cont[19]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.576      ;
; 0.457 ; reset_delay:u_reset_delay|cont[15]     ; reset_delay:u_reset_delay|cont[17]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.577      ;
; 0.495 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.615      ;
; 0.495 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.615      ;
; 0.495 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.615      ;
; 0.495 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[14]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.615      ;
; 0.495 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[15]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.615      ;
; 0.495 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[16]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.615      ;
; 0.495 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[17]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.615      ;
; 0.495 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[18]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.615      ;
; 0.495 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|cont[19]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.615      ;
; 0.502 ; reset_delay:u_reset_delay|cont[10]     ; reset_delay:u_reset_delay|cont[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.624      ;
; 0.504 ; reset_delay:u_reset_delay|cont[8]      ; reset_delay:u_reset_delay|cont[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.625      ;
; 0.504 ; reset_delay:u_reset_delay|cont[6]      ; reset_delay:u_reset_delay|cont[8]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.625      ;
; 0.505 ; reset_delay:u_reset_delay|cont[20]     ; reset_delay:u_reset_delay|oRST         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.624      ;
; 0.505 ; reset_delay:u_reset_delay|cont[2]      ; reset_delay:u_reset_delay|cont[4]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.626      ;
; 0.505 ; reset_delay:u_reset_delay|cont[4]      ; reset_delay:u_reset_delay|cont[6]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.626      ;
; 0.505 ; reset_delay:u_reset_delay|cont[14]     ; reset_delay:u_reset_delay|cont[16]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.625      ;
; 0.505 ; reset_delay:u_reset_delay|cont[10]     ; reset_delay:u_reset_delay|cont[13]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.627      ;
; 0.506 ; reset_delay:u_reset_delay|cont[12]     ; reset_delay:u_reset_delay|cont[14]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.626      ;
; 0.506 ; reset_delay:u_reset_delay|cont[16]     ; reset_delay:u_reset_delay|cont[18]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.626      ;
; 0.506 ; reset_delay:u_reset_delay|cont[8]      ; reset_delay:u_reset_delay|cont[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.628      ;
; 0.507 ; reset_delay:u_reset_delay|cont[6]      ; reset_delay:u_reset_delay|cont[9]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.628      ;
; 0.508 ; reset_delay:u_reset_delay|cont[2]      ; reset_delay:u_reset_delay|cont[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.629      ;
+-------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node                                                                    ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.187 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|spi_go                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; spi_ee_config:u_spi_ee_config|high_byte                                    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|read_ready                                   ; spi_ee_config:u_spi_ee_config|read_ready                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.195 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.196 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[2] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[7] ; spi_ee_config:u_spi_ee_config|low_byte_data[7]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.315      ;
; 0.197 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[4] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[6] ; spi_ee_config:u_spi_ee_config|low_byte_data[6]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.316      ;
; 0.200 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[6] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.319      ;
; 0.204 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.324      ;
; 0.206 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[0] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.325      ;
; 0.213 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.332      ;
; 0.263 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.382      ;
; 0.268 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[3] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.387      ;
; 0.271 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.390      ;
; 0.271 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[5] ; spi_ee_config:u_spi_ee_config|low_byte_data[5]                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.390      ;
; 0.273 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.392      ;
; 0.275 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[5] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.394      ;
; 0.279 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[1] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.398      ;
; 0.287 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.406      ;
; 0.293 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.294 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.305 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.312 ; spi_ee_config:u_spi_ee_config|read_ready                                   ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.431      ;
; 0.312 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.431      ;
; 0.325 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.444      ;
; 0.325 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.444      ;
; 0.329 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.448      ;
; 0.331 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.450      ;
; 0.336 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.455      ;
; 0.342 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.461      ;
; 0.368 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.488      ;
; 0.368 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.488      ;
; 0.368 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.488      ;
; 0.368 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.488      ;
; 0.368 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.488      ;
; 0.368 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.488      ;
; 0.368 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.488      ;
; 0.368 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.488      ;
; 0.368 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.488      ;
; 0.368 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.488      ;
; 0.368 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.488      ;
; 0.368 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.488      ;
; 0.368 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.488      ;
; 0.368 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.488      ;
; 0.368 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.488      ;
; 0.375 ; spi_ee_config:u_spi_ee_config|read_back                                    ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.494      ;
; 0.382 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.501      ;
; 0.393 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.512      ;
; 0.409 ; spi_ee_config:u_spi_ee_config|read_back                                    ; spi_ee_config:u_spi_ee_config|high_byte                                    ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.528      ;
; 0.416 ; spi_ee_config:u_spi_ee_config|read_back                                    ; spi_ee_config:u_spi_ee_config|clear_status                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.535      ;
; 0.435 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.554      ;
; 0.435 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.554      ;
; 0.442 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.562      ;
; 0.443 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.563      ;
; 0.444 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.564      ;
; 0.444 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.564      ;
; 0.452 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[1] ; spi_ee_config:u_spi_ee_config|oDATA_H[1]                                   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.575      ;
; 0.452 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.572      ;
; 0.453 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.454 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.456 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.457 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.577      ;
; 0.457 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.577      ;
; 0.457 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.577      ;
; 0.457 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.577      ;
; 0.466 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.585      ;
; 0.484 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.607      ;
; 0.486 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.609      ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                               ;
+--------+--------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                                                    ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 17.412 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.391     ; 1.134      ;
; 17.412 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.391     ; 1.134      ;
; 17.412 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.391     ; 1.134      ;
; 17.412 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.391     ; 1.134      ;
; 17.412 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.391     ; 1.134      ;
; 17.412 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.391     ; 1.134      ;
; 17.412 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.391     ; 1.134      ;
; 17.412 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.391     ; 1.134      ;
; 17.412 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.391     ; 1.134      ;
; 17.445 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.388     ; 1.104      ;
; 17.445 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.388     ; 1.104      ;
; 17.445 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.388     ; 1.104      ;
; 17.445 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.388     ; 1.104      ;
; 17.445 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.388     ; 1.104      ;
; 17.445 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.388     ; 1.104      ;
; 17.445 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.388     ; 1.104      ;
; 17.445 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.388     ; 1.104      ;
; 17.445 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.388     ; 1.104      ;
; 17.445 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.388     ; 1.104      ;
; 17.445 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.388     ; 1.104      ;
; 17.445 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.388     ; 1.104      ;
; 17.445 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.388     ; 1.104      ;
; 17.445 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.388     ; 1.104      ;
; 17.445 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.388     ; 1.104      ;
; 17.445 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.388     ; 1.104      ;
; 17.456 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.394     ; 1.087      ;
; 17.456 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.394     ; 1.087      ;
; 17.456 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.394     ; 1.087      ;
; 17.456 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.394     ; 1.087      ;
; 17.456 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.394     ; 1.087      ;
; 17.456 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.394     ; 1.087      ;
; 17.456 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.394     ; 1.087      ;
; 17.456 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.394     ; 1.087      ;
; 17.456 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.394     ; 1.087      ;
+--------+--------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                              ;
+--------+--------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.729 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 1.225      ;
; 18.729 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 1.225      ;
; 18.729 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 1.225      ;
; 18.729 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 1.225      ;
; 18.729 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 1.225      ;
; 18.729 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 1.225      ;
; 18.729 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 1.225      ;
; 18.729 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 1.225      ;
; 18.729 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 1.225      ;
; 18.729 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 1.225      ;
; 18.729 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 1.225      ;
; 18.729 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 1.225      ;
; 18.729 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 1.225      ;
; 18.729 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 1.225      ;
; 18.729 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.033     ; 1.225      ;
; 18.801 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 1.156      ;
; 18.801 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 1.156      ;
; 18.801 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 1.156      ;
; 18.801 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 1.156      ;
; 18.813 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.032     ; 1.142      ;
; 18.829 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 1.128      ;
; 18.829 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 1.128      ;
; 18.829 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 1.128      ;
; 18.829 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.030     ; 1.128      ;
+--------+--------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                              ;
+-------+--------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.834 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.962      ;
; 0.834 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.962      ;
; 0.834 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.962      ;
; 0.834 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.962      ;
; 0.845 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[23] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.970      ;
; 0.853 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.980      ;
; 0.853 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.980      ;
; 0.853 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.980      ;
; 0.853 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.980      ;
; 0.925 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.050      ;
; 0.925 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.050      ;
; 0.925 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.050      ;
; 0.925 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.050      ;
; 0.925 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.050      ;
; 0.925 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.050      ;
; 0.925 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.050      ;
; 0.925 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.050      ;
; 0.925 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[16] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.050      ;
; 0.925 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[17] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.050      ;
; 0.925 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[18] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.050      ;
; 0.925 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[19] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.050      ;
; 0.925 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[20] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.050      ;
; 0.925 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[21] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.050      ;
; 0.925 ; reset_delay:u_reset_delay|oRST ; led_driver:u_led_driver|int2_count[22] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.050      ;
+-------+--------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                               ;
+-------+--------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                                                    ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 1.842 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.100     ; 0.926      ;
; 1.842 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.100     ; 0.926      ;
; 1.842 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.100     ; 0.926      ;
; 1.842 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.100     ; 0.926      ;
; 1.842 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.100     ; 0.926      ;
; 1.842 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.100     ; 0.926      ;
; 1.842 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.100     ; 0.926      ;
; 1.842 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.100     ; 0.926      ;
; 1.842 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.100     ; 0.926      ;
; 1.851 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.093     ; 0.942      ;
; 1.851 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.093     ; 0.942      ;
; 1.851 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.093     ; 0.942      ;
; 1.851 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.093     ; 0.942      ;
; 1.851 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.093     ; 0.942      ;
; 1.851 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.093     ; 0.942      ;
; 1.851 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.093     ; 0.942      ;
; 1.851 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.093     ; 0.942      ;
; 1.851 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.093     ; 0.942      ;
; 1.851 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.093     ; 0.942      ;
; 1.851 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.093     ; 0.942      ;
; 1.851 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.093     ; 0.942      ;
; 1.851 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.093     ; 0.942      ;
; 1.851 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.093     ; 0.942      ;
; 1.851 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.093     ; 0.942      ;
; 1.851 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.093     ; 0.942      ;
; 1.872 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.097     ; 0.959      ;
; 1.872 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.097     ; 0.959      ;
; 1.872 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.097     ; 0.959      ;
; 1.872 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.097     ; 0.959      ;
; 1.872 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.097     ; 0.959      ;
; 1.872 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.097     ; 0.959      ;
; 1.872 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.097     ; 0.959      ;
; 1.872 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.097     ; 0.959      ;
; 1.872 ; reset_delay:u_reset_delay|oRST ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.097     ; 0.959      ;
+-------+--------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                             ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                         ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------+
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[0]                          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[1]                          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[23]                         ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[2]                          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[3]                          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[4]                          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[5]                          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[6]                          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[7]                          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_d[1]                              ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[10]                         ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[11]                         ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[12]                         ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[13]                         ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[14]                         ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[15]                         ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[16]                         ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[17]                         ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[18]                         ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[19]                         ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[20]                         ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[21]                         ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[22]                         ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[8]                          ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_count[9]                          ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; led_driver:u_led_driver|int2_d[0]                              ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[0]                              ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[10]                             ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[11]                             ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[12]                             ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[13]                             ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[14]                             ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[15]                             ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[16]                             ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[17]                             ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[18]                             ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[19]                             ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[1]                              ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[20]                             ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[2]                              ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[3]                              ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[4]                              ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[5]                              ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[6]                              ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[7]                              ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[8]                              ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[9]                              ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|oRST                                 ;
; 9.416 ; 9.416        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.416 ; 9.416        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.416 ; 9.416        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.449 ; 9.449        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                               ;
; 9.452 ; 9.452        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[2]|clk                                 ;
; 9.452 ; 9.452        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[4]|clk                                 ;
; 9.452 ; 9.452        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[6]|clk                                 ;
; 9.452 ; 9.452        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[7]|clk                                 ;
; 9.452 ; 9.452        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[0]|clk                                      ;
; 9.452 ; 9.452        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[10]|clk                                     ;
; 9.452 ; 9.452        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[1]|clk                                      ;
; 9.452 ; 9.452        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[2]|clk                                      ;
; 9.452 ; 9.452        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[3]|clk                                      ;
; 9.452 ; 9.452        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[4]|clk                                      ;
; 9.452 ; 9.452        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[5]|clk                                      ;
; 9.452 ; 9.452        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[6]|clk                                      ;
; 9.452 ; 9.452        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[7]|clk                                      ;
; 9.452 ; 9.452        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[8]|clk                                      ;
; 9.452 ; 9.452        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[9]|clk                                      ;
; 9.452 ; 9.452        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|oRST|clk                                         ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[0]|clk                                 ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[10]|clk                                ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[11]|clk                                ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[12]|clk                                ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[13]|clk                                ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[14]|clk                                ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[15]|clk                                ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[16]|clk                                ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[17]|clk                                ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[18]|clk                                ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[19]|clk                                ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[1]|clk                                 ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[20]|clk                                ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[21]|clk                                ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[22]|clk                                ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[23]|clk                                ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[3]|clk                                 ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[5]|clk                                 ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[8]|clk                                 ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_count[9]|clk                                 ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_d[0]|clk                                     ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_led_driver|int2_d[1]|clk                                     ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[11]|clk                                     ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[12]|clk                                     ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[13]|clk                                     ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[14]|clk                                     ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[15]|clk                                     ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[16]|clk                                     ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[17]|clk                                     ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[18]|clk                                     ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[19]|clk                                     ;
; 9.453 ; 9.453        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[20]|clk                                     ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                            ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                     ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status                                 ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte                                    ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_H[0]                                   ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_H[1]                                   ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_L[5]                                   ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_L[6]                                   ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_L[7]                                   ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                 ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                 ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                 ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                 ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_back                                    ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_back_d                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_ready                                   ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_go                                       ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_data[5]                             ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_data[6]                             ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_data[7]                             ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[0] ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[1] ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[2] ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[3] ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[4] ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[5] ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[6] ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[7] ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_data[5]                             ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_data[6]                             ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_data[7]                             ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[0] ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[1] ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[2] ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[3] ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[4] ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[5] ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[6] ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA[7] ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ;
; 249.817 ; 250.001      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status                                 ;
; 249.817 ; 250.001      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ;
; 249.817 ; 250.001      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ;
; 249.817 ; 250.001      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ;
; 249.817 ; 250.001      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ;
; 249.817 ; 250.001      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte                                    ;
; 249.817 ; 250.001      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ;
; 249.817 ; 250.001      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_H[0]                                   ;
; 249.817 ; 250.001      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_H[1]                                   ;
; 249.817 ; 250.001      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_L[5]                                   ;
; 249.817 ; 250.001      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_L[6]                                   ;
; 249.817 ; 250.001      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_L[7]                                   ;
; 249.817 ; 250.001      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                  ;
; 249.817 ; 250.001      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                 ;
; 249.817 ; 250.001      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                 ;
; 249.817 ; 250.001      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                 ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise     ; Fall     ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+
; G_SENSOR_INT ; CLOCK_50   ; 0.327    ; 0.730    ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_INT ; CLOCK_50   ; -197.140 ; -196.802 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; -197.472 ; -196.671 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                        ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+
; G_SENSOR_INT ; CLOCK_50   ; -0.148  ; -0.556  ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_INT ; CLOCK_50   ; 197.761 ; 197.398 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; 197.883 ; 197.090 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; LED[*]        ; CLOCK_50   ; 7.043   ; 7.087   ; Rise       ; CLOCK_50                                             ;
;  LED[0]       ; CLOCK_50   ; 4.556   ; 4.499   ; Rise       ; CLOCK_50                                             ;
;  LED[1]       ; CLOCK_50   ; 4.610   ; 4.582   ; Rise       ; CLOCK_50                                             ;
;  LED[2]       ; CLOCK_50   ; 4.442   ; 4.491   ; Rise       ; CLOCK_50                                             ;
;  LED[3]       ; CLOCK_50   ; 4.786   ; 4.694   ; Rise       ; CLOCK_50                                             ;
;  LED[4]       ; CLOCK_50   ; 5.697   ; 5.687   ; Rise       ; CLOCK_50                                             ;
;  LED[5]       ; CLOCK_50   ; 6.446   ; 6.441   ; Rise       ; CLOCK_50                                             ;
;  LED[6]       ; CLOCK_50   ; 4.942   ; 4.904   ; Rise       ; CLOCK_50                                             ;
;  LED[7]       ; CLOCK_50   ; 7.043   ; 7.087   ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_CS_N ; CLOCK_50   ; 203.544 ; 203.376 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 203.413 ; 203.476 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT      ; CLOCK_50   ; 205.001 ; 205.108 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; LED[*]        ; CLOCK_50   ; 206.576 ; 206.547 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[0]       ; CLOCK_50   ; 203.948 ; 204.117 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[1]       ; CLOCK_50   ; 204.247 ; 204.117 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[2]       ; CLOCK_50   ; 204.189 ; 204.213 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[3]       ; CLOCK_50   ; 204.424 ; 204.393 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[4]       ; CLOCK_50   ; 205.335 ; 205.324 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[5]       ; CLOCK_50   ; 206.044 ; 206.141 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[6]       ; CLOCK_50   ; 204.475 ; 204.364 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[7]       ; CLOCK_50   ; 206.576 ; 206.547 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 169.543 ;         ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SCLK      ; CLOCK_50   ;         ; 169.703 ; Fall       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; LED[*]        ; CLOCK_50   ; 3.846   ; 3.932   ; Rise       ; CLOCK_50                                             ;
;  LED[0]       ; CLOCK_50   ; 4.165   ; 4.225   ; Rise       ; CLOCK_50                                             ;
;  LED[1]       ; CLOCK_50   ; 3.846   ; 3.932   ; Rise       ; CLOCK_50                                             ;
;  LED[2]       ; CLOCK_50   ; 4.155   ; 4.090   ; Rise       ; CLOCK_50                                             ;
;  LED[3]       ; CLOCK_50   ; 4.208   ; 4.152   ; Rise       ; CLOCK_50                                             ;
;  LED[4]       ; CLOCK_50   ; 5.016   ; 5.026   ; Rise       ; CLOCK_50                                             ;
;  LED[5]       ; CLOCK_50   ; 6.080   ; 6.189   ; Rise       ; CLOCK_50                                             ;
;  LED[6]       ; CLOCK_50   ; 4.376   ; 4.366   ; Rise       ; CLOCK_50                                             ;
;  LED[7]       ; CLOCK_50   ; 6.617   ; 6.724   ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_CS_N ; CLOCK_50   ; 203.182 ; 203.023 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 203.012 ; 203.080 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT      ; CLOCK_50   ; 203.072 ; 203.159 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; LED[*]        ; CLOCK_50   ; 202.358 ; 202.389 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[0]       ; CLOCK_50   ; 202.909 ; 202.968 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[1]       ; CLOCK_50   ; 202.929 ; 202.874 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[2]       ; CLOCK_50   ; 202.358 ; 202.389 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[3]       ; CLOCK_50   ; 202.689 ; 202.768 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[4]       ; CLOCK_50   ; 203.587 ; 203.586 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[5]       ; CLOCK_50   ; 204.515 ; 204.565 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[6]       ; CLOCK_50   ; 202.841 ; 202.739 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[7]       ; CLOCK_50   ; 204.991 ; 205.037 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 169.218 ;         ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SCLK      ; CLOCK_50   ;         ; 169.369 ; Fall       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+


+------------------------------------------------------------+
; Propagation Delay                                          ;
+--------------+-------------+-------+-------+-------+-------+
; Input Port   ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+--------------+-------------+-------+-------+-------+-------+
; G_SENSOR_INT ; LED[0]      ; 4.419 ; 5.075 ; 5.324 ; 4.890 ;
; G_SENSOR_INT ; LED[1]      ; 5.205 ; 4.588 ; 5.020 ; 5.493 ;
; G_SENSOR_INT ; LED[2]      ; 5.084 ; 5.163 ; 5.597 ; 5.621 ;
; G_SENSOR_INT ; LED[3]      ; 5.382 ; 5.351 ; 5.552 ; 5.616 ;
; G_SENSOR_INT ; LED[4]      ; 6.293 ; 6.282 ; 6.416 ; 6.598 ;
; G_SENSOR_INT ; LED[5]      ; 6.939 ; 7.091 ; 7.452 ; 7.549 ;
; G_SENSOR_INT ; LED[6]      ; 4.915 ; 5.349 ; 5.883 ; 5.147 ;
; G_SENSOR_INT ; LED[7]      ; 6.534 ; 7.532 ; 7.984 ; 6.953 ;
+--------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------+
; Minimum Propagation Delay                                  ;
+--------------+-------------+-------+-------+-------+-------+
; Input Port   ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+--------------+-------------+-------+-------+-------+-------+
; G_SENSOR_INT ; LED[0]      ; 4.248 ; 4.345 ; 4.822 ; 4.724 ;
; G_SENSOR_INT ; LED[1]      ; 4.476 ; 4.251 ; 4.712 ; 4.835 ;
; G_SENSOR_INT ; LED[2]      ; 4.175 ; 4.219 ; 4.588 ; 4.625 ;
; G_SENSOR_INT ; LED[3]      ; 4.066 ; 4.392 ; 4.811 ; 4.551 ;
; G_SENSOR_INT ; LED[4]      ; 5.212 ; 5.319 ; 5.645 ; 5.772 ;
; G_SENSOR_INT ; LED[5]      ; 6.027 ; 6.152 ; 6.440 ; 6.558 ;
; G_SENSOR_INT ; LED[6]      ; 4.635 ; 4.078 ; 4.571 ; 4.875 ;
; G_SENSOR_INT ; LED[7]      ; 6.330 ; 6.851 ; 7.168 ; 6.767 ;
+--------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                            ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 203.093 ; 203.000 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                    ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 202.437 ; 202.344 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                               ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 203.024   ; 203.117   ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                       ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 202.502   ; 202.595   ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; 14.477 ; 0.187 ; 15.672   ; 0.834   ; 9.273               ;
;  CLOCK_50                                             ; 16.513 ; 0.187 ; 17.829   ; 0.834   ; 9.273               ;
;  u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 14.477 ; 0.187 ; 15.672   ; 1.842   ; 249.743             ;
; Design-wide TNS                                       ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                             ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise     ; Fall     ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+
; G_SENSOR_INT ; CLOCK_50   ; 0.501    ; 0.730    ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_INT ; CLOCK_50   ; -195.162 ; -195.088 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; -195.629 ; -195.084 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                        ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+
; G_SENSOR_INT ; CLOCK_50   ; -0.148  ; -0.332  ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_INT ; CLOCK_50   ; 197.761 ; 197.398 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; 197.883 ; 197.090 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; LED[*]        ; CLOCK_50   ; 11.370  ; 11.554  ; Rise       ; CLOCK_50                                             ;
;  LED[0]       ; CLOCK_50   ; 7.794   ; 7.699   ; Rise       ; CLOCK_50                                             ;
;  LED[1]       ; CLOCK_50   ; 7.964   ; 7.911   ; Rise       ; CLOCK_50                                             ;
;  LED[2]       ; CLOCK_50   ; 7.640   ; 7.568   ; Rise       ; CLOCK_50                                             ;
;  LED[3]       ; CLOCK_50   ; 8.236   ; 8.087   ; Rise       ; CLOCK_50                                             ;
;  LED[4]       ; CLOCK_50   ; 9.882   ; 9.715   ; Rise       ; CLOCK_50                                             ;
;  LED[5]       ; CLOCK_50   ; 10.358  ; 10.557  ; Rise       ; CLOCK_50                                             ;
;  LED[6]       ; CLOCK_50   ; 8.307   ; 8.358   ; Rise       ; CLOCK_50                                             ;
;  LED[7]       ; CLOCK_50   ; 11.370  ; 11.554  ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_CS_N ; CLOCK_50   ; 205.898 ; 205.904 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 205.914 ; 205.822 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT      ; CLOCK_50   ; 208.696 ; 208.611 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; LED[*]        ; CLOCK_50   ; 210.583 ; 210.827 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[0]       ; CLOCK_50   ; 206.976 ; 207.010 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[1]       ; CLOCK_50   ; 207.383 ; 207.245 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[2]       ; CLOCK_50   ; 207.279 ; 207.243 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[3]       ; CLOCK_50   ; 207.661 ; 207.508 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[4]       ; CLOCK_50   ; 209.307 ; 209.050 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[5]       ; CLOCK_50   ; 209.720 ; 210.108 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[6]       ; CLOCK_50   ; 207.520 ; 207.631 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[7]       ; CLOCK_50   ; 210.583 ; 210.827 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 171.656 ;         ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SCLK      ; CLOCK_50   ;         ; 171.658 ; Fall       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; LED[*]        ; CLOCK_50   ; 3.846   ; 3.932   ; Rise       ; CLOCK_50                                             ;
;  LED[0]       ; CLOCK_50   ; 4.165   ; 4.225   ; Rise       ; CLOCK_50                                             ;
;  LED[1]       ; CLOCK_50   ; 3.846   ; 3.932   ; Rise       ; CLOCK_50                                             ;
;  LED[2]       ; CLOCK_50   ; 4.155   ; 4.090   ; Rise       ; CLOCK_50                                             ;
;  LED[3]       ; CLOCK_50   ; 4.208   ; 4.152   ; Rise       ; CLOCK_50                                             ;
;  LED[4]       ; CLOCK_50   ; 5.016   ; 5.026   ; Rise       ; CLOCK_50                                             ;
;  LED[5]       ; CLOCK_50   ; 6.080   ; 6.189   ; Rise       ; CLOCK_50                                             ;
;  LED[6]       ; CLOCK_50   ; 4.376   ; 4.366   ; Rise       ; CLOCK_50                                             ;
;  LED[7]       ; CLOCK_50   ; 6.617   ; 6.724   ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_CS_N ; CLOCK_50   ; 203.182 ; 203.023 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 203.012 ; 203.080 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT      ; CLOCK_50   ; 203.072 ; 203.159 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; LED[*]        ; CLOCK_50   ; 202.358 ; 202.389 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[0]       ; CLOCK_50   ; 202.909 ; 202.968 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[1]       ; CLOCK_50   ; 202.929 ; 202.874 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[2]       ; CLOCK_50   ; 202.358 ; 202.389 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[3]       ; CLOCK_50   ; 202.689 ; 202.768 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[4]       ; CLOCK_50   ; 203.587 ; 203.586 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[5]       ; CLOCK_50   ; 204.515 ; 204.565 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[6]       ; CLOCK_50   ; 202.841 ; 202.739 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
;  LED[7]       ; CLOCK_50   ; 204.991 ; 205.037 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 169.218 ;         ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SCLK      ; CLOCK_50   ;         ; 169.369 ; Fall       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+


+----------------------------------------------------------------+
; Progagation Delay                                              ;
+--------------+-------------+--------+--------+--------+--------+
; Input Port   ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+--------------+-------------+--------+--------+--------+--------+
; G_SENSOR_INT ; LED[0]      ; 7.532  ; 8.482  ; 8.606  ; 7.575  ;
; G_SENSOR_INT ; LED[1]      ; 8.855  ; 7.801  ; 7.948  ; 8.875  ;
; G_SENSOR_INT ; LED[2]      ; 8.804  ; 8.768  ; 8.949  ; 8.809  ;
; G_SENSOR_INT ; LED[3]      ; 9.133  ; 8.980  ; 9.054  ; 9.052  ;
; G_SENSOR_INT ; LED[4]      ; 10.779 ; 10.513 ; 10.620 ; 10.680 ;
; G_SENSOR_INT ; LED[5]      ; 11.245 ; 11.633 ; 11.390 ; 11.674 ;
; G_SENSOR_INT ; LED[6]      ; 8.183  ; 9.156  ; 9.207  ; 8.238  ;
; G_SENSOR_INT ; LED[7]      ; 10.406 ; 12.352 ; 12.270 ; 10.672 ;
+--------------+-------------+--------+--------+--------+--------+


+------------------------------------------------------------+
; Minimum Progagation Delay                                  ;
+--------------+-------------+-------+-------+-------+-------+
; Input Port   ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+--------------+-------------+-------+-------+-------+-------+
; G_SENSOR_INT ; LED[0]      ; 4.248 ; 4.345 ; 4.822 ; 4.724 ;
; G_SENSOR_INT ; LED[1]      ; 4.476 ; 4.251 ; 4.712 ; 4.835 ;
; G_SENSOR_INT ; LED[2]      ; 4.175 ; 4.219 ; 4.588 ; 4.625 ;
; G_SENSOR_INT ; LED[3]      ; 4.066 ; 4.392 ; 4.811 ; 4.551 ;
; G_SENSOR_INT ; LED[4]      ; 5.212 ; 5.319 ; 5.645 ; 5.772 ;
; G_SENSOR_INT ; LED[5]      ; 6.027 ; 6.152 ; 6.440 ; 6.558 ;
; G_SENSOR_INT ; LED[6]      ; 4.635 ; 4.078 ; 4.571 ; 4.875 ;
; G_SENSOR_INT ; LED[7]      ; 6.330 ; 6.851 ; 7.168 ; 6.767 ;
+--------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G_SENSOR_CS_N ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; G_SENSOR_INT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; LED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; LED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; G_SENSOR_CS_N ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; LED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; LED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; G_SENSOR_CS_N ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; G_SENSOR_CS_N ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                             ; CLOCK_50                                             ; 674      ; 0        ; 0        ; 0        ;
; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 30       ; 0        ; 0        ; 0        ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 667      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                             ; CLOCK_50                                             ; 674      ; 0        ; 0        ; 0        ;
; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 30       ; 0        ; 0        ; 0        ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 667      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                            ;
+------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50                                             ; 24       ; 0        ; 0        ; 0        ;
; CLOCK_50   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 34       ; 0        ; 0        ; 0        ;
+------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                             ;
+------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50                                             ; 24       ; 0        ; 0        ; 0        ;
; CLOCK_50   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 34       ; 0        ; 0        ; 0        ;
+------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 40    ; 40   ;
; Unconstrained Output Ports      ; 11    ; 11   ;
; Unconstrained Output Port Paths ; 83    ; 83   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Dec 16 15:54:43 2016
Info: Command: quartus_sta DE0_NANO_G_Sensor -c DE0_NANO_G_Sensor
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DE_NANO_G_Sensor.SDC'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {u_spipll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -phase 144.00 -duty_cycle 50.00 -name {u_spipll|altpll_component|auto_generated|pll1|clk[0]} {u_spipll|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u_spipll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -phase 120.00 -duty_cycle 50.00 -name {u_spipll|altpll_component|auto_generated|pll1|clk[1]} {u_spipll|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 14.477
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    14.477         0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    16.513         0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.358
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.358         0.000 CLOCK_50 
    Info (332119):     0.358         0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 15.672
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    15.672         0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    17.829         0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 1.522
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.522         0.000 CLOCK_50 
    Info (332119):     3.329         0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.596
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.596         0.000 CLOCK_50 
    Info (332119):   249.747         0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 15.042
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    15.042         0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    16.905         0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.311
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.311         0.000 CLOCK_50 
    Info (332119):     0.311         0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 16.184
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    16.184         0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    18.076         0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 1.386
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.386         0.000 CLOCK_50 
    Info (332119):     2.956         0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.596
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.596         0.000 CLOCK_50 
    Info (332119):   249.743         0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 16.731
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    16.731         0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    18.009         0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.187
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.187         0.000 CLOCK_50 
    Info (332119):     0.187         0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 17.412
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    17.412         0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    18.729         0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 0.834
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.834         0.000 CLOCK_50 
    Info (332119):     1.842         0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.273
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.273         0.000 CLOCK_50 
    Info (332119):   249.781         0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 513 megabytes
    Info: Processing ended: Fri Dec 16 15:54:46 2016
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


