// Seed: 4011071702
module module_0 (
    output uwire id_0,
    input tri0 id_1,
    output tri1 id_2,
    output wand id_3,
    output tri0 id_4,
    output tri0 id_5,
    input tri0 id_6,
    output wand id_7,
    input wor id_8,
    input tri1 id_9,
    input wire id_10,
    output supply0 id_11,
    input tri0 id_12,
    input supply1 id_13,
    input uwire id_14,
    input tri1 id_15,
    output supply1 id_16,
    input wor id_17,
    input tri id_18,
    output tri0 id_19,
    input tri id_20,
    output supply1 id_21,
    output uwire id_22,
    output tri0 id_23,
    input wor id_24
);
  assign id_5 = 1 < 1;
  wire id_26;
  assign id_21 = 1;
  tri1 id_27 = 1;
endmodule
module module_1 (
    output tri0 id_0,
    output wire id_1,
    input uwire id_2,
    input tri1 id_3,
    input tri id_4,
    input supply0 id_5,
    output tri id_6,
    input wor id_7,
    input supply0 id_8,
    input uwire id_9,
    output uwire id_10,
    output supply1 id_11,
    output tri1 id_12,
    output supply0 id_13,
    input tri0 id_14,
    input uwire id_15
);
  wire id_17;
  module_0(
      id_6,
      id_5,
      id_13,
      id_12,
      id_1,
      id_13,
      id_8,
      id_12,
      id_2,
      id_7,
      id_9,
      id_6,
      id_3,
      id_2,
      id_14,
      id_2,
      id_10,
      id_7,
      id_5,
      id_0,
      id_14,
      id_6,
      id_1,
      id_6,
      id_2
  );
endmodule
