
Jarvis9_J.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000aff0  00400000  00400000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0040aff0  0040aff0  00012ff0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009a4  20000000  0040aff8  00018000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000002c4  200009a4  0040b99c  000189a4  2**2
                  ALLOC
  4 .stack        00000800  20000c68  0040bc60  000189a4  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  000189a4  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  000189cd  2**0
                  CONTENTS, READONLY
  7 .debug_info   00010ae3  00000000  00000000  00018a28  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00002da2  00000000  00000000  0002950b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    000065c8  00000000  00000000  0002c2ad  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000bb0  00000000  00000000  00032875  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000a78  00000000  00000000  00033425  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0001136d  00000000  00000000  00033e9d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000ed8a  00000000  00000000  0004520a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0003e299  00000000  00000000  00053f94  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  000029bc  00000000  00000000  00092230  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20001468 	.word	0x20001468
  400004:	00401b71 	.word	0x00401b71
  400008:	00401b6d 	.word	0x00401b6d
  40000c:	00401b6d 	.word	0x00401b6d
  400010:	00401b6d 	.word	0x00401b6d
  400014:	00401b6d 	.word	0x00401b6d
  400018:	00401b6d 	.word	0x00401b6d
	...
  40002c:	00401b6d 	.word	0x00401b6d
  400030:	00401b6d 	.word	0x00401b6d
  400034:	00000000 	.word	0x00000000
  400038:	00401b6d 	.word	0x00401b6d
  40003c:	00401051 	.word	0x00401051
  400040:	00401b6d 	.word	0x00401b6d
  400044:	00401b6d 	.word	0x00401b6d
  400048:	00401b6d 	.word	0x00401b6d
  40004c:	00401b6d 	.word	0x00401b6d
  400050:	00401b6d 	.word	0x00401b6d
  400054:	00401b6d 	.word	0x00401b6d
  400058:	00401b6d 	.word	0x00401b6d
  40005c:	00401b6d 	.word	0x00401b6d
  400060:	00401285 	.word	0x00401285
  400064:	00401b6d 	.word	0x00401b6d
  400068:	00401b6d 	.word	0x00401b6d
  40006c:	00401a1d 	.word	0x00401a1d
  400070:	00401a31 	.word	0x00401a31
  400074:	00401a45 	.word	0x00401a45
  400078:	00401b6d 	.word	0x00401b6d
  40007c:	00401b6d 	.word	0x00401b6d
  400080:	00401b6d 	.word	0x00401b6d
  400084:	00401b6d 	.word	0x00401b6d
  400088:	00401b6d 	.word	0x00401b6d
  40008c:	00401b6d 	.word	0x00401b6d
  400090:	00401b6d 	.word	0x00401b6d
  400094:	00401b6d 	.word	0x00401b6d
  400098:	00401b6d 	.word	0x00401b6d
  40009c:	00401b6d 	.word	0x00401b6d
  4000a0:	00401b6d 	.word	0x00401b6d
  4000a4:	00400fc1 	.word	0x00400fc1
  4000a8:	0040100d 	.word	0x0040100d
  4000ac:	00401b6d 	.word	0x00401b6d
  4000b0:	00401b6d 	.word	0x00401b6d
  4000b4:	00401b6d 	.word	0x00401b6d
  4000b8:	00401b6d 	.word	0x00401b6d
  4000bc:	00401b6d 	.word	0x00401b6d
  4000c0:	00401b6d 	.word	0x00401b6d

004000c4 <__do_global_dtors_aux>:
  4000c4:	b510      	push	{r4, lr}
  4000c6:	4c05      	ldr	r4, [pc, #20]	; (4000dc <__do_global_dtors_aux+0x18>)
  4000c8:	7823      	ldrb	r3, [r4, #0]
  4000ca:	b933      	cbnz	r3, 4000da <__do_global_dtors_aux+0x16>
  4000cc:	4b04      	ldr	r3, [pc, #16]	; (4000e0 <__do_global_dtors_aux+0x1c>)
  4000ce:	b113      	cbz	r3, 4000d6 <__do_global_dtors_aux+0x12>
  4000d0:	4804      	ldr	r0, [pc, #16]	; (4000e4 <__do_global_dtors_aux+0x20>)
  4000d2:	f3af 8000 	nop.w
  4000d6:	2301      	movs	r3, #1
  4000d8:	7023      	strb	r3, [r4, #0]
  4000da:	bd10      	pop	{r4, pc}
  4000dc:	200009a4 	.word	0x200009a4
  4000e0:	00000000 	.word	0x00000000
  4000e4:	0040aff8 	.word	0x0040aff8

004000e8 <frame_dummy>:
  4000e8:	b508      	push	{r3, lr}
  4000ea:	4b06      	ldr	r3, [pc, #24]	; (400104 <frame_dummy+0x1c>)
  4000ec:	b11b      	cbz	r3, 4000f6 <frame_dummy+0xe>
  4000ee:	4806      	ldr	r0, [pc, #24]	; (400108 <frame_dummy+0x20>)
  4000f0:	4906      	ldr	r1, [pc, #24]	; (40010c <frame_dummy+0x24>)
  4000f2:	f3af 8000 	nop.w
  4000f6:	4806      	ldr	r0, [pc, #24]	; (400110 <frame_dummy+0x28>)
  4000f8:	6803      	ldr	r3, [r0, #0]
  4000fa:	b113      	cbz	r3, 400102 <frame_dummy+0x1a>
  4000fc:	4b05      	ldr	r3, [pc, #20]	; (400114 <frame_dummy+0x2c>)
  4000fe:	b103      	cbz	r3, 400102 <frame_dummy+0x1a>
  400100:	4798      	blx	r3
  400102:	bd08      	pop	{r3, pc}
  400104:	00000000 	.word	0x00000000
  400108:	0040aff8 	.word	0x0040aff8
  40010c:	200009a8 	.word	0x200009a8
  400110:	0040aff8 	.word	0x0040aff8
  400114:	00000000 	.word	0x00000000

00400118 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400118:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40011c:	460c      	mov	r4, r1
  40011e:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
  400120:	b960      	cbnz	r0, 40013c <_read+0x24>
		return -1;
	}

	for (; len > 0; --len) {
  400122:	2a00      	cmp	r2, #0
  400124:	dd0e      	ble.n	400144 <_read+0x2c>
  400126:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  400128:	4e09      	ldr	r6, [pc, #36]	; (400150 <_read+0x38>)
  40012a:	4d0a      	ldr	r5, [pc, #40]	; (400154 <_read+0x3c>)
  40012c:	6830      	ldr	r0, [r6, #0]
  40012e:	4621      	mov	r1, r4
  400130:	682b      	ldr	r3, [r5, #0]
  400132:	4798      	blx	r3
		ptr++;
  400134:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  400136:	42bc      	cmp	r4, r7
  400138:	d1f8      	bne.n	40012c <_read+0x14>
  40013a:	e006      	b.n	40014a <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
  40013c:	f04f 30ff 	mov.w	r0, #4294967295
  400140:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len > 0; --len) {
  400144:	2000      	movs	r0, #0
  400146:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
  40014a:	4640      	mov	r0, r8
	}
	return nChars;
}
  40014c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400150:	20000b40 	.word	0x20000b40
  400154:	20000ac8 	.word	0x20000ac8

00400158 <twi_set_speed>:
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
  400158:	4b0f      	ldr	r3, [pc, #60]	; (400198 <twi_set_speed+0x40>)
  40015a:	4299      	cmp	r1, r3
  40015c:	d819      	bhi.n	400192 <twi_set_speed+0x3a>
		return FAIL;
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  40015e:	0049      	lsls	r1, r1, #1
  400160:	fbb2 f2f1 	udiv	r2, r2, r1
  400164:	3a04      	subs	r2, #4

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  400166:	2aff      	cmp	r2, #255	; 0xff
  400168:	d907      	bls.n	40017a <twi_set_speed+0x22>
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
  40016a:	2300      	movs	r3, #0
	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
		/* Increase clock divider */
		ckdiv++;
  40016c:	3301      	adds	r3, #1
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
  40016e:	0852      	lsrs	r2, r2, #1
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  400170:	2aff      	cmp	r2, #255	; 0xff
  400172:	d903      	bls.n	40017c <twi_set_speed+0x24>
  400174:	2b07      	cmp	r3, #7
  400176:	d1f9      	bne.n	40016c <twi_set_speed+0x14>
  400178:	e000      	b.n	40017c <twi_set_speed+0x24>
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
  40017a:	2300      	movs	r3, #0
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  40017c:	0211      	lsls	r1, r2, #8
  40017e:	b289      	uxth	r1, r1
			TWI_CWGR_CKDIV(ckdiv);
  400180:	041b      	lsls	r3, r3, #16
  400182:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  400186:	430b      	orrs	r3, r1
  400188:	b2d2      	uxtb	r2, r2
  40018a:	431a      	orrs	r2, r3
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
  40018c:	6102      	str	r2, [r0, #16]
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
			TWI_CWGR_CKDIV(ckdiv);

	return PASS;
  40018e:	2000      	movs	r0, #0
  400190:	4770      	bx	lr
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
		return FAIL;
  400192:	2001      	movs	r0, #1
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
			TWI_CWGR_CKDIV(ckdiv);

	return PASS;
}
  400194:	4770      	bx	lr
  400196:	bf00      	nop
  400198:	00061a80 	.word	0x00061a80

0040019c <twi_master_init>:
 * \param p_opt Options for initializing the TWI module (see \ref twi_options_t).
 *
 * \return TWI_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t twi_master_init(Twi *p_twi, const twi_options_t *p_opt)
{
  40019c:	b538      	push	{r3, r4, r5, lr}
  40019e:	4604      	mov	r4, r0
  4001a0:	460d      	mov	r5, r1
	uint32_t status = TWI_SUCCESS;

	/* Disable TWI interrupts */
	p_twi->TWI_IDR = ~0UL;
  4001a2:	f04f 33ff 	mov.w	r3, #4294967295
  4001a6:	6283      	str	r3, [r0, #40]	; 0x28

	/* Dummy read in status register */
	p_twi->TWI_SR;
  4001a8:	6a03      	ldr	r3, [r0, #32]
 * \param p_twi Pointer to a TWI instance.
 */
void twi_reset(Twi *p_twi)
{
	/* Set SWRST bit to reset TWI peripheral */
	p_twi->TWI_CR = TWI_CR_SWRST;
  4001aa:	2380      	movs	r3, #128	; 0x80
  4001ac:	6003      	str	r3, [r0, #0]
	p_twi->TWI_RHR;
  4001ae:	6b03      	ldr	r3, [r0, #48]	; 0x30
 * \param p_twi Pointer to a TWI instance.
 */
void twi_enable_master_mode(Twi *p_twi)
{
	/* Set Master Disable bit and Slave Disable bit */
	p_twi->TWI_CR = TWI_CR_MSDIS;
  4001b0:	2308      	movs	r3, #8
  4001b2:	6003      	str	r3, [r0, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
  4001b4:	2320      	movs	r3, #32
  4001b6:	6003      	str	r3, [r0, #0]

	/* Set Master Enable bit */
	p_twi->TWI_CR = TWI_CR_MSEN;
  4001b8:	2304      	movs	r3, #4
  4001ba:	6003      	str	r3, [r0, #0]
	twi_reset(p_twi);

	twi_enable_master_mode(p_twi);

	/* Select the speed */
	if (twi_set_speed(p_twi, p_opt->speed, p_opt->master_clk) == FAIL) {
  4001bc:	6849      	ldr	r1, [r1, #4]
  4001be:	682a      	ldr	r2, [r5, #0]
  4001c0:	4b05      	ldr	r3, [pc, #20]	; (4001d8 <twi_master_init+0x3c>)
  4001c2:	4798      	blx	r3
  4001c4:	2801      	cmp	r0, #1
  4001c6:	bf14      	ite	ne
  4001c8:	2000      	movne	r0, #0
  4001ca:	2001      	moveq	r0, #1
		/* The desired speed setting is rejected */
		status = TWI_INVALID_ARGUMENT;
	}

	if (p_opt->smbus == 1) {
  4001cc:	7a6b      	ldrb	r3, [r5, #9]
  4001ce:	2b01      	cmp	r3, #1
		p_twi->TWI_CR = TWI_CR_QUICK;
  4001d0:	bf04      	itt	eq
  4001d2:	2340      	moveq	r3, #64	; 0x40
  4001d4:	6023      	streq	r3, [r4, #0]
	}

	return status;
}
  4001d6:	bd38      	pop	{r3, r4, r5, pc}
  4001d8:	00400159 	.word	0x00400159

004001dc <twi_master_read>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were read, error code otherwise.
 */
uint32_t twi_master_read(Twi *p_twi, twi_packet_t *p_packet)
{
  4001dc:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
  4001e0:	4604      	mov	r4, r0
	uint32_t status;
	uint32_t cnt = p_packet->length;
  4001e2:	68cb      	ldr	r3, [r1, #12]
	uint8_t *buffer = p_packet->buffer;
  4001e4:	688e      	ldr	r6, [r1, #8]
	uint8_t stop_sent = 0;
	uint32_t timeout = TWI_TIMEOUT;;
	
	/* Check argument */
	if (cnt == 0) {
  4001e6:	2b00      	cmp	r3, #0
  4001e8:	d049      	beq.n	40027e <twi_master_read+0xa2>
		return TWI_INVALID_ARGUMENT;
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
  4001ea:	2200      	movs	r2, #0
  4001ec:	6042      	str	r2, [r0, #4]
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
  4001ee:	6848      	ldr	r0, [r1, #4]
  4001f0:	0200      	lsls	r0, r0, #8
  4001f2:	f400 7040 	and.w	r0, r0, #768	; 0x300
		return TWI_INVALID_ARGUMENT;
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
  4001f6:	f440 5080 	orr.w	r0, r0, #4096	; 0x1000
  4001fa:	7c0d      	ldrb	r5, [r1, #16]
  4001fc:	042d      	lsls	r5, r5, #16
  4001fe:	f405 05fe 	and.w	r5, r5, #8323072	; 0x7f0000
  400202:	4328      	orrs	r0, r5
  400204:	6060      	str	r0, [r4, #4]
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
  400206:	60e2      	str	r2, [r4, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  400208:	684a      	ldr	r2, [r1, #4]
 */
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
  40020a:	b15a      	cbz	r2, 400224 <twi_master_read+0x48>
		return 0;

	val = addr[0];
  40020c:	7808      	ldrb	r0, [r1, #0]
	if (len > 1) {
  40020e:	2a01      	cmp	r2, #1
		val <<= 8;
		val |= addr[1];
  400210:	bfc4      	itt	gt
  400212:	784d      	ldrbgt	r5, [r1, #1]
  400214:	ea45 2000 	orrgt.w	r0, r5, r0, lsl #8
	}
	if (len > 2) {
  400218:	2a02      	cmp	r2, #2
  40021a:	dd04      	ble.n	400226 <twi_master_read+0x4a>
		val <<= 8;
		val |= addr[2];
  40021c:	788a      	ldrb	r2, [r1, #2]
  40021e:	ea42 2000 	orr.w	r0, r2, r0, lsl #8
  400222:	e000      	b.n	400226 <twi_master_read+0x4a>
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
		return 0;
  400224:	2000      	movs	r0, #0
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  400226:	60e0      	str	r0, [r4, #12]

	/* Send a START condition */
	if (cnt == 1) {
  400228:	2b01      	cmp	r3, #1
  40022a:	d104      	bne.n	400236 <twi_master_read+0x5a>
		p_twi->TWI_CR = TWI_CR_START | TWI_CR_STOP;
  40022c:	2203      	movs	r2, #3
  40022e:	6022      	str	r2, [r4, #0]
		stop_sent = 1;
  400230:	f04f 0c01 	mov.w	ip, #1
  400234:	e02b      	b.n	40028e <twi_master_read+0xb2>
	} else {
		p_twi->TWI_CR = TWI_CR_START;
  400236:	2201      	movs	r2, #1
  400238:	6022      	str	r2, [r4, #0]
		stop_sent = 0;
  40023a:	f04f 0c00 	mov.w	ip, #0
  40023e:	e026      	b.n	40028e <twi_master_read+0xb2>
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
  400240:	6a21      	ldr	r1, [r4, #32]
		if (status & TWI_SR_NACK) {
  400242:	f411 7f80 	tst.w	r1, #256	; 0x100
  400246:	d11c      	bne.n	400282 <twi_master_read+0xa6>
			return TWI_RECEIVE_NACK;
		}

		if (!timeout--) {
  400248:	1e55      	subs	r5, r2, #1
  40024a:	b1e2      	cbz	r2, 400286 <twi_master_read+0xaa>
  40024c:	462a      	mov	r2, r5
			return TWI_ERROR_TIMEOUT;
		}
				
		/* Last byte ? */
		if (cnt == 1  && !stop_sent) {
  40024e:	2b01      	cmp	r3, #1
  400250:	d105      	bne.n	40025e <twi_master_read+0x82>
  400252:	f1bc 0f00 	cmp.w	ip, #0
  400256:	d102      	bne.n	40025e <twi_master_read+0x82>
			p_twi->TWI_CR = TWI_CR_STOP;
  400258:	f8c4 9000 	str.w	r9, [r4]
			stop_sent = 1;
  40025c:	46c4      	mov	ip, r8
		}

		if (!(status & TWI_SR_RXRDY)) {
  40025e:	f011 0f02 	tst.w	r1, #2
  400262:	d004      	beq.n	40026e <twi_master_read+0x92>
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;
  400264:	6b22      	ldr	r2, [r4, #48]	; 0x30
  400266:	7032      	strb	r2, [r6, #0]

		cnt--;
  400268:	3b01      	subs	r3, #1
		}

		if (!(status & TWI_SR_RXRDY)) {
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;
  40026a:	3601      	adds	r6, #1

		cnt--;
		timeout = TWI_TIMEOUT;
  40026c:	463a      	mov	r2, r7
	} else {
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
  40026e:	2b00      	cmp	r3, #0
  400270:	d1e6      	bne.n	400240 <twi_master_read+0x64>

		cnt--;
		timeout = TWI_TIMEOUT;
	}

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
  400272:	6a23      	ldr	r3, [r4, #32]
  400274:	f013 0f01 	tst.w	r3, #1
  400278:	d0fb      	beq.n	400272 <twi_master_read+0x96>
	}

	p_twi->TWI_SR;
  40027a:	6a23      	ldr	r3, [r4, #32]

	return TWI_SUCCESS;
  40027c:	e014      	b.n	4002a8 <twi_master_read+0xcc>
	uint8_t stop_sent = 0;
	uint32_t timeout = TWI_TIMEOUT;;
	
	/* Check argument */
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
  40027e:	2001      	movs	r0, #1
  400280:	e012      	b.n	4002a8 <twi_master_read+0xcc>
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  400282:	2005      	movs	r0, #5
  400284:	e010      	b.n	4002a8 <twi_master_read+0xcc>
		}

		if (!timeout--) {
			return TWI_ERROR_TIMEOUT;
  400286:	2009      	movs	r0, #9
  400288:	e00e      	b.n	4002a8 <twi_master_read+0xcc>
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  40028a:	2005      	movs	r0, #5
  40028c:	e00c      	b.n	4002a8 <twi_master_read+0xcc>
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
  40028e:	6a21      	ldr	r1, [r4, #32]
		if (status & TWI_SR_NACK) {
  400290:	f411 7080 	ands.w	r0, r1, #256	; 0x100
  400294:	d1f9      	bne.n	40028a <twi_master_read+0xae>
			return TWI_RECEIVE_NACK;
		}

		if (!timeout--) {
  400296:	f643 2297 	movw	r2, #14999	; 0x3a97
			return TWI_ERROR_TIMEOUT;
		}
				
		/* Last byte ? */
		if (cnt == 1  && !stop_sent) {
			p_twi->TWI_CR = TWI_CR_STOP;
  40029a:	f04f 0902 	mov.w	r9, #2
			stop_sent = 1;
  40029e:	f04f 0801 	mov.w	r8, #1
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;

		cnt--;
		timeout = TWI_TIMEOUT;
  4002a2:	f643 2798 	movw	r7, #15000	; 0x3a98
  4002a6:	e7d2      	b.n	40024e <twi_master_read+0x72>
	}

	p_twi->TWI_SR;

	return TWI_SUCCESS;
}
  4002a8:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
  4002ac:	4770      	bx	lr
  4002ae:	bf00      	nop

004002b0 <twi_master_write>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were written, error code otherwise.
 */
uint32_t twi_master_write(Twi *p_twi, twi_packet_t *p_packet)
{
  4002b0:	b470      	push	{r4, r5, r6}
  4002b2:	4603      	mov	r3, r0
	uint32_t status;
	uint32_t cnt = p_packet->length;
  4002b4:	68ca      	ldr	r2, [r1, #12]
	uint8_t *buffer = p_packet->buffer;
  4002b6:	6888      	ldr	r0, [r1, #8]

	/* Check argument */
	if (cnt == 0) {
  4002b8:	2a00      	cmp	r2, #0
  4002ba:	d03f      	beq.n	40033c <twi_master_write+0x8c>
		return TWI_INVALID_ARGUMENT;
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
  4002bc:	2400      	movs	r4, #0
  4002be:	605c      	str	r4, [r3, #4]
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  4002c0:	7c0e      	ldrb	r6, [r1, #16]
  4002c2:	0436      	lsls	r6, r6, #16
  4002c4:	f406 06fe 	and.w	r6, r6, #8323072	; 0x7f0000
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
  4002c8:	684d      	ldr	r5, [r1, #4]
  4002ca:	022d      	lsls	r5, r5, #8
  4002cc:	f405 7540 	and.w	r5, r5, #768	; 0x300
		return TWI_INVALID_ARGUMENT;
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  4002d0:	4335      	orrs	r5, r6
  4002d2:	605d      	str	r5, [r3, #4]
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
  4002d4:	60dc      	str	r4, [r3, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  4002d6:	684c      	ldr	r4, [r1, #4]
 */
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
  4002d8:	b15c      	cbz	r4, 4002f2 <twi_master_write+0x42>
		return 0;

	val = addr[0];
  4002da:	780d      	ldrb	r5, [r1, #0]
	if (len > 1) {
  4002dc:	2c01      	cmp	r4, #1
		val <<= 8;
		val |= addr[1];
  4002de:	bfc4      	itt	gt
  4002e0:	784e      	ldrbgt	r6, [r1, #1]
  4002e2:	ea46 2505 	orrgt.w	r5, r6, r5, lsl #8
	}
	if (len > 2) {
  4002e6:	2c02      	cmp	r4, #2
  4002e8:	dd04      	ble.n	4002f4 <twi_master_write+0x44>
		val <<= 8;
		val |= addr[2];
  4002ea:	7889      	ldrb	r1, [r1, #2]
  4002ec:	ea41 2505 	orr.w	r5, r1, r5, lsl #8
  4002f0:	e000      	b.n	4002f4 <twi_master_write+0x44>
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
		return 0;
  4002f2:	2500      	movs	r5, #0
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  4002f4:	60dd      	str	r5, [r3, #12]
  4002f6:	e00b      	b.n	400310 <twi_master_write+0x60>

	/* Send all bytes */
	while (cnt > 0) {
		status = p_twi->TWI_SR;
  4002f8:	6a19      	ldr	r1, [r3, #32]
		if (status & TWI_SR_NACK) {
  4002fa:	f411 7f80 	tst.w	r1, #256	; 0x100
  4002fe:	d11f      	bne.n	400340 <twi_master_write+0x90>
			return TWI_RECEIVE_NACK;
		}

		if (!(status & TWI_SR_TXRDY)) {
  400300:	f011 0f04 	tst.w	r1, #4
  400304:	d0f8      	beq.n	4002f8 <twi_master_write+0x48>
			continue;
		}
		p_twi->TWI_THR = *buffer++;
  400306:	f810 1b01 	ldrb.w	r1, [r0], #1
  40030a:	6359      	str	r1, [r3, #52]	; 0x34
	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);

	/* Send all bytes */
	while (cnt > 0) {
  40030c:	3a01      	subs	r2, #1
  40030e:	d007      	beq.n	400320 <twi_master_write+0x70>
		status = p_twi->TWI_SR;
  400310:	6a19      	ldr	r1, [r3, #32]
		if (status & TWI_SR_NACK) {
  400312:	f411 7f80 	tst.w	r1, #256	; 0x100
  400316:	d115      	bne.n	400344 <twi_master_write+0x94>
			return TWI_RECEIVE_NACK;
		}

		if (!(status & TWI_SR_TXRDY)) {
  400318:	f011 0f04 	tst.w	r1, #4
  40031c:	d1f3      	bne.n	400306 <twi_master_write+0x56>
  40031e:	e7eb      	b.n	4002f8 <twi_master_write+0x48>

		cnt--;
	}

	while (1) {
		status = p_twi->TWI_SR;
  400320:	6a1a      	ldr	r2, [r3, #32]
		if (status & TWI_SR_NACK) {
  400322:	f412 7080 	ands.w	r0, r2, #256	; 0x100
  400326:	d10f      	bne.n	400348 <twi_master_write+0x98>
			return TWI_RECEIVE_NACK;
		}

		if (status & TWI_SR_TXRDY) {
  400328:	f012 0f04 	tst.w	r2, #4
  40032c:	d0f8      	beq.n	400320 <twi_master_write+0x70>
			break;
		}
	}

	p_twi->TWI_CR = TWI_CR_STOP;
  40032e:	2202      	movs	r2, #2
  400330:	601a      	str	r2, [r3, #0]

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
  400332:	6a1a      	ldr	r2, [r3, #32]
  400334:	f012 0f01 	tst.w	r2, #1
  400338:	d0fb      	beq.n	400332 <twi_master_write+0x82>
  40033a:	e006      	b.n	40034a <twi_master_write+0x9a>
	uint32_t cnt = p_packet->length;
	uint8_t *buffer = p_packet->buffer;

	/* Check argument */
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
  40033c:	2001      	movs	r0, #1
  40033e:	e004      	b.n	40034a <twi_master_write+0x9a>

	/* Send all bytes */
	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  400340:	2005      	movs	r0, #5
  400342:	e002      	b.n	40034a <twi_master_write+0x9a>
  400344:	2005      	movs	r0, #5
  400346:	e000      	b.n	40034a <twi_master_write+0x9a>
	}

	while (1) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  400348:	2005      	movs	r0, #5

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
	}

	return TWI_SUCCESS;
}
  40034a:	bc70      	pop	{r4, r5, r6}
  40034c:	4770      	bx	lr
  40034e:	bf00      	nop

00400350 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  400350:	6943      	ldr	r3, [r0, #20]
  400352:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  400356:	bf1d      	ittte	ne
  400358:	f3c1 0108 	ubfxne	r1, r1, #0, #9
  40035c:	61c1      	strne	r1, [r0, #28]
	return 0;
  40035e:	2000      	movne	r0, #0
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
  400360:	2001      	moveq	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
  400362:	4770      	bx	lr

00400364 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  400364:	6943      	ldr	r3, [r0, #20]
  400366:	f013 0f01 	tst.w	r3, #1
  40036a:	d005      	beq.n	400378 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  40036c:	6983      	ldr	r3, [r0, #24]
  40036e:	f3c3 0308 	ubfx	r3, r3, #0, #9
  400372:	600b      	str	r3, [r1, #0]

	return 0;
  400374:	2000      	movs	r0, #0
  400376:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
  400378:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
  40037a:	4770      	bx	lr

0040037c <twi_init>:
			mdelay(5000);	//Delay 500.0 ms
		}
	}
}

uint8_t twi_init(void){
  40037c:	b510      	push	{r4, lr}
  40037e:	b084      	sub	sp, #16
	/*TWI0:
	- Clock:	PA4 (Laranja)
	- Data:		PA3 (Cinza)
	- Terra:	GND (Preta)
	- VCC:		3V3 (Branco)*/
	gpio_configure_pin(TWI0_DATA_GPIO, TWI0_DATA_FLAGS);
  400380:	2003      	movs	r0, #3
  400382:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400386:	4c0b      	ldr	r4, [pc, #44]	; (4003b4 <twi_init+0x38>)
  400388:	47a0      	blx	r4
	gpio_configure_pin(TWI0_CLK_GPIO, TWI0_CLK_FLAGS);
  40038a:	2004      	movs	r0, #4
  40038c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400390:	47a0      	blx	r4
	
	twi_options_t opt_twi;
	
	pmc_enable_periph_clk(ID_TWI0);	
  400392:	2013      	movs	r0, #19
  400394:	4b08      	ldr	r3, [pc, #32]	; (4003b8 <twi_init+0x3c>)
  400396:	4798      	blx	r3
	
	opt_twi.master_clk = sysclk_get_cpu_hz();
  400398:	4b08      	ldr	r3, [pc, #32]	; (4003bc <twi_init+0x40>)
  40039a:	9301      	str	r3, [sp, #4]
	opt_twi.speed = TWI_SPEED;
  40039c:	4b08      	ldr	r3, [pc, #32]	; (4003c0 <twi_init+0x44>)
  40039e:	9302      	str	r3, [sp, #8]
	opt_twi.smbus = 0;
  4003a0:	2300      	movs	r3, #0
  4003a2:	f88d 300d 	strb.w	r3, [sp, #13]
	
	uint8_t twi_status = twi_master_init(TWI0, &opt_twi);
  4003a6:	4807      	ldr	r0, [pc, #28]	; (4003c4 <twi_init+0x48>)
  4003a8:	a901      	add	r1, sp, #4
  4003aa:	4b07      	ldr	r3, [pc, #28]	; (4003c8 <twi_init+0x4c>)
  4003ac:	4798      	blx	r3
	
	return twi_status;
}
  4003ae:	b2c0      	uxtb	r0, r0
  4003b0:	b004      	add	sp, #16
  4003b2:	bd10      	pop	{r4, pc}
  4003b4:	00401789 	.word	0x00401789
  4003b8:	00401b41 	.word	0x00401b41
  4003bc:	02dc6c00 	.word	0x02dc6c00
  4003c0:	00061a80 	.word	0x00061a80
  4003c4:	40018000 	.word	0x40018000
  4003c8:	0040019d 	.word	0x0040019d

004003cc <adxl_write>:
}

uint32_t adxl_write(
				uint8_t index,
				uint8_t  value,
				uint8_t addr){
  4003cc:	b500      	push	{lr}
  4003ce:	b089      	sub	sp, #36	; 0x24
  4003d0:	f88d 1007 	strb.w	r1, [sp, #7]
	twi_packet_t tx;
	
	tx.addr[0]		=	index;
  4003d4:	f88d 000c 	strb.w	r0, [sp, #12]
	tx.addr_length	=	1;
  4003d8:	2301      	movs	r3, #1
  4003da:	9304      	str	r3, [sp, #16]
	tx.buffer		=	&value;
  4003dc:	f10d 0107 	add.w	r1, sp, #7
  4003e0:	9105      	str	r1, [sp, #20]
	tx.length		=	1;
  4003e2:	9306      	str	r3, [sp, #24]
	tx.chip			=	addr;
  4003e4:	f88d 201c 	strb.w	r2, [sp, #28]
	
	return	twi_master_write(TWI0, &tx);
  4003e8:	4803      	ldr	r0, [pc, #12]	; (4003f8 <adxl_write+0x2c>)
  4003ea:	a903      	add	r1, sp, #12
  4003ec:	4b03      	ldr	r3, [pc, #12]	; (4003fc <adxl_write+0x30>)
  4003ee:	4798      	blx	r3
}
  4003f0:	b009      	add	sp, #36	; 0x24
  4003f2:	f85d fb04 	ldr.w	pc, [sp], #4
  4003f6:	bf00      	nop
  4003f8:	40018000 	.word	0x40018000
  4003fc:	004002b1 	.word	0x004002b1

00400400 <adxl_init>:
	
	return twi_status;
}

void adxl_init(void) 
{
  400400:	b510      	push	{r4, lr}
	//Low Address:
	adxl_write(ADXL_ADDR_DATAFORMAT,0x0B,ADXL_ADDR_LOW);	//16-bit, 13-bit mode
  400402:	2031      	movs	r0, #49	; 0x31
  400404:	210b      	movs	r1, #11
  400406:	2253      	movs	r2, #83	; 0x53
  400408:	4c0b      	ldr	r4, [pc, #44]	; (400438 <adxl_init+0x38>)
  40040a:	47a0      	blx	r4
	//adxl_write(ADXL_ADDR_BW_RATE,0x0F,ADXL_ADDR_LOW);		//Sample rate = 3200Hz = 0,3125ms LPF = 1600Hz
	//adxl_write(ADXL_ADDR_BW_RATE,0x0D,ADXL_ADDR_LOW);		//Sample rate = 800Hz = 1,25ms LPF = 400Hz
	//adxl_write(ADXL_ADDR_BW_RATE,0x0C,ADXL_ADDR_LOW);		//Sample rate = 400Hz = 2,5ms LPF = 200Hz
	//adxl_write(ADXL_ADDR_BW_RATE,0x0A,ADXL_ADDR_LOW);		//Sample rate = 100Hz = 10ms LPF = 50Hz
	adxl_write(ADXL_ADDR_BW_RATE,0x09,ADXL_ADDR_LOW);		//Sample rate = 50Hz = 20ms LPF = 25Hz
  40040c:	202c      	movs	r0, #44	; 0x2c
  40040e:	2109      	movs	r1, #9
  400410:	2253      	movs	r2, #83	; 0x53
  400412:	47a0      	blx	r4
	adxl_write(ADXL_ADDR_POWERCTL,0x08,ADXL_ADDR_LOW);		//Start Measurement
  400414:	202d      	movs	r0, #45	; 0x2d
  400416:	2108      	movs	r1, #8
  400418:	2253      	movs	r2, #83	; 0x53
  40041a:	47a0      	blx	r4
	
	//High Address:
	adxl_write(ADXL_ADDR_DATAFORMAT,0x0B,ADXL_ADDR_HIGH);	//16-bit, 13-bit mode
  40041c:	2031      	movs	r0, #49	; 0x31
  40041e:	210b      	movs	r1, #11
  400420:	221d      	movs	r2, #29
  400422:	47a0      	blx	r4
	//adxl_write(ADXL_ADDR_BW_RATE,0x0F,ADXL_ADDR_HIGH);		//Sample rate = 3200Hz = 0,3125ms
	//adxl_write(ADXL_ADDR_BW_RATE,0x0D,ADXL_ADDR_HIGH);		//Sample rate = 800Hz = 1,25ms
	//adxl_write(ADXL_ADDR_BW_RATE,0x0C,ADXL_ADDR_HIGH);		//Sample rate = 400Hz = 2,5ms LPF = 200Hz
	//adxl_write(ADXL_ADDR_BW_RATE,0x0A,ADXL_ADDR_HIGH);		//Sample rate = 100Hz = 10ms LPF = 50Hz
	adxl_write(ADXL_ADDR_BW_RATE,0x09,ADXL_ADDR_LOW);		//Sample rate = 50Hz = 20ms LPF = 25Hz
  400424:	202c      	movs	r0, #44	; 0x2c
  400426:	2109      	movs	r1, #9
  400428:	2253      	movs	r2, #83	; 0x53
  40042a:	47a0      	blx	r4
	adxl_write(ADXL_ADDR_POWERCTL,0x08,ADXL_ADDR_HIGH);		//Start Measurement	
  40042c:	202d      	movs	r0, #45	; 0x2d
  40042e:	2108      	movs	r1, #8
  400430:	221d      	movs	r2, #29
  400432:	47a0      	blx	r4
  400434:	bd10      	pop	{r4, pc}
  400436:	bf00      	nop
  400438:	004003cd 	.word	0x004003cd

0040043c <itg_write>:
}

uint32_t itg_write(
				uint8_t index,
				uint8_t  value,
				uint8_t addr){
  40043c:	b500      	push	{lr}
  40043e:	b089      	sub	sp, #36	; 0x24
  400440:	f88d 1007 	strb.w	r1, [sp, #7]
	twi_packet_t tx = {
  400444:	2300      	movs	r3, #0
  400446:	9303      	str	r3, [sp, #12]
  400448:	9307      	str	r3, [sp, #28]
  40044a:	f88d 000c 	strb.w	r0, [sp, #12]
  40044e:	2301      	movs	r3, #1
  400450:	9304      	str	r3, [sp, #16]
  400452:	f10d 0107 	add.w	r1, sp, #7
  400456:	9105      	str	r1, [sp, #20]
  400458:	9306      	str	r3, [sp, #24]
  40045a:	f88d 201c 	strb.w	r2, [sp, #28]
		.buffer			= &value,
		.length			= 1,
		.chip			= addr
	};
	
	return	twi_master_write(TWI0, &tx);
  40045e:	4803      	ldr	r0, [pc, #12]	; (40046c <itg_write+0x30>)
  400460:	a903      	add	r1, sp, #12
  400462:	4b03      	ldr	r3, [pc, #12]	; (400470 <itg_write+0x34>)
  400464:	4798      	blx	r3
}
  400466:	b009      	add	sp, #36	; 0x24
  400468:	f85d fb04 	ldr.w	pc, [sp], #4
  40046c:	40018000 	.word	0x40018000
  400470:	004002b1 	.word	0x004002b1

00400474 <itg_init>:
	adxl_write(ADXL_ADDR_BW_RATE,0x09,ADXL_ADDR_LOW);		//Sample rate = 50Hz = 20ms LPF = 25Hz
	adxl_write(ADXL_ADDR_POWERCTL,0x08,ADXL_ADDR_HIGH);		//Start Measurement	
}

void itg_init(void)
{
  400474:	b510      	push	{r4, lr}
	//Low Address:
	//itg_write(ITG_ADDR_DLPF_FS,0x18,ITG_ADDR_LOW);	//2000º/s - Sample Rate: 8KHz - LPF: 256Hz
	//itg_write(ITG_ADDR_DLPF_FS,0x1E,ITG_ADDR_LOW);	//2000º/s - Sample Rate: 1KHz - LPF: 5Hz
	itg_write(ITG_ADDR_DLPF_FS,0x1B,ITG_ADDR_LOW);	//2000º/s - Sample Rate: 1KHz - LPF: 42Hz
  400476:	2016      	movs	r0, #22
  400478:	211b      	movs	r1, #27
  40047a:	2268      	movs	r2, #104	; 0x68
  40047c:	4c0f      	ldr	r4, [pc, #60]	; (4004bc <itg_init+0x48>)
  40047e:	47a0      	blx	r4
	itg_write(ITG_ADDR_SMPLRT_DIV, 0,ITG_ADDR_LOW);	//Fsample = 8KHz/(0 + 1) = 8KHz : 0,125ms
  400480:	2015      	movs	r0, #21
  400482:	2100      	movs	r1, #0
  400484:	2268      	movs	r2, #104	; 0x68
  400486:	47a0      	blx	r4
	itg_write(ITG_ADDR_INT_CFG,0x11,ITG_ADDR_LOW);	//Latch mode: 50us Pulse INT when data is ready - Clear INT when any register is read
  400488:	2017      	movs	r0, #23
  40048a:	2111      	movs	r1, #17
  40048c:	2268      	movs	r2, #104	; 0x68
  40048e:	47a0      	blx	r4
	itg_write(ITG_ADDR_PWR_MGM,0x00,ITG_ADDR_LOW);	//Clock Source: Internal Oscillator
  400490:	203e      	movs	r0, #62	; 0x3e
  400492:	2100      	movs	r1, #0
  400494:	2268      	movs	r2, #104	; 0x68
  400496:	47a0      	blx	r4
	
	//High Address:
	//itg_write(ITG_ADDR_DLPF_FS,0x18,ITG_ADDR_HIGH);	//2000º/s - Sample Rate: 8KHz - LPF: 256Hz
	//itg_write(ITG_ADDR_DLPF_FS,0x1E,ITG_ADDR_HIGH);	//2000º/s - Sample Rate: 1KHz - LPF: 5Hz
	itg_write(ITG_ADDR_DLPF_FS,0x1B,ITG_ADDR_HIGH);	//2000º/s - Sample Rate: 1KHz - LPF: 42Hz
  400498:	2016      	movs	r0, #22
  40049a:	211b      	movs	r1, #27
  40049c:	2269      	movs	r2, #105	; 0x69
  40049e:	47a0      	blx	r4
	itg_write(ITG_ADDR_SMPLRT_DIV, 0,ITG_ADDR_HIGH);//Fsample = 8KHz/(0 + 1) = 8KHz : 0,125ms
  4004a0:	2015      	movs	r0, #21
  4004a2:	2100      	movs	r1, #0
  4004a4:	2269      	movs	r2, #105	; 0x69
  4004a6:	47a0      	blx	r4
	itg_write(ITG_ADDR_INT_CFG,0x11,ITG_ADDR_HIGH);	//Latch mode: 50us Pulse INT when data is ready - Clear INT when any register is read
  4004a8:	2017      	movs	r0, #23
  4004aa:	2111      	movs	r1, #17
  4004ac:	2269      	movs	r2, #105	; 0x69
  4004ae:	47a0      	blx	r4
	itg_write(ITG_ADDR_PWR_MGM,0x00,ITG_ADDR_HIGH);	//Clock Source: Internal Oscillator
  4004b0:	203e      	movs	r0, #62	; 0x3e
  4004b2:	2100      	movs	r1, #0
  4004b4:	2269      	movs	r2, #105	; 0x69
  4004b6:	47a0      	blx	r4
  4004b8:	bd10      	pop	{r4, pc}
  4004ba:	bf00      	nop
  4004bc:	0040043d 	.word	0x0040043d

004004c0 <config_IMU>:

#include <asf.h>
#include <math.h>
#include "IMU.h"

void config_IMU(void){
  4004c0:	b570      	push	{r4, r5, r6, lr}
	if (twi_init() == TWI_SUCCESS){
  4004c2:	4b08      	ldr	r3, [pc, #32]	; (4004e4 <config_IMU+0x24>)
  4004c4:	4798      	blx	r3
  4004c6:	b920      	cbnz	r0, 4004d2 <config_IMU+0x12>
		adxl_init();
  4004c8:	4b07      	ldr	r3, [pc, #28]	; (4004e8 <config_IMU+0x28>)
  4004ca:	4798      	blx	r3
		itg_init();
  4004cc:	4b07      	ldr	r3, [pc, #28]	; (4004ec <config_IMU+0x2c>)
  4004ce:	4798      	blx	r3
  4004d0:	bd70      	pop	{r4, r5, r6, pc}
		} else {
		while(1){
			gpio_toggle_pin(LED2_GPIO);
  4004d2:	2619      	movs	r6, #25
  4004d4:	4d06      	ldr	r5, [pc, #24]	; (4004f0 <config_IMU+0x30>)
			mdelay(5000);	//Delay 500.0 ms
  4004d6:	4c07      	ldr	r4, [pc, #28]	; (4004f4 <config_IMU+0x34>)
	if (twi_init() == TWI_SUCCESS){
		adxl_init();
		itg_init();
		} else {
		while(1){
			gpio_toggle_pin(LED2_GPIO);
  4004d8:	4630      	mov	r0, r6
  4004da:	47a8      	blx	r5
			mdelay(5000);	//Delay 500.0 ms
  4004dc:	f241 3088 	movw	r0, #5000	; 0x1388
  4004e0:	47a0      	blx	r4
  4004e2:	e7f9      	b.n	4004d8 <config_IMU+0x18>
  4004e4:	0040037d 	.word	0x0040037d
  4004e8:	00400401 	.word	0x00400401
  4004ec:	00400475 	.word	0x00400475
  4004f0:	00401765 	.word	0x00401765
  4004f4:	00401081 	.word	0x00401081

004004f8 <itg_read>:
}

uint32_t itg_read(
				uint8_t index,
				uint8_t *value,
				uint8_t addr){
  4004f8:	b500      	push	{lr}
  4004fa:	b087      	sub	sp, #28
	
	twi_packet_t rx = {
  4004fc:	2300      	movs	r3, #0
  4004fe:	9301      	str	r3, [sp, #4]
  400500:	9305      	str	r3, [sp, #20]
  400502:	f88d 0004 	strb.w	r0, [sp, #4]
  400506:	2301      	movs	r3, #1
  400508:	9302      	str	r3, [sp, #8]
  40050a:	9103      	str	r1, [sp, #12]
  40050c:	9304      	str	r3, [sp, #16]
  40050e:	f88d 2014 	strb.w	r2, [sp, #20]
		.buffer			= value,
		.length			= 1,
		.chip			= addr
	};
	
	return	twi_master_read(TWI0, &rx);
  400512:	4803      	ldr	r0, [pc, #12]	; (400520 <itg_read+0x28>)
  400514:	a901      	add	r1, sp, #4
  400516:	4b03      	ldr	r3, [pc, #12]	; (400524 <itg_read+0x2c>)
  400518:	4798      	blx	r3
}
  40051a:	b007      	add	sp, #28
  40051c:	f85d fb04 	ldr.w	pc, [sp], #4
  400520:	40018000 	.word	0x40018000
  400524:	004001dd 	.word	0x004001dd

00400528 <adxl_multiplereads>:

uint32_t adxl_multiplereads(uint8_t index,
							uint8_t *value, 
							uint8_t length,
							uint8_t addr)
{
  400528:	b500      	push	{lr}
  40052a:	b087      	sub	sp, #28
	
	twi_packet_t rx;
	
	rx.addr[0]		=	index;
  40052c:	f88d 0004 	strb.w	r0, [sp, #4]
	rx.addr_length	=	1;
  400530:	2001      	movs	r0, #1
  400532:	9002      	str	r0, [sp, #8]
	rx.buffer		=	value;
  400534:	9103      	str	r1, [sp, #12]
	rx.length		=	length;
  400536:	9204      	str	r2, [sp, #16]
	rx.chip			=	addr;
  400538:	f88d 3014 	strb.w	r3, [sp, #20]
	
	return	twi_master_read(TWI0, &rx);
  40053c:	4803      	ldr	r0, [pc, #12]	; (40054c <adxl_multiplereads+0x24>)
  40053e:	a901      	add	r1, sp, #4
  400540:	4b03      	ldr	r3, [pc, #12]	; (400550 <adxl_multiplereads+0x28>)
  400542:	4798      	blx	r3
}
  400544:	b007      	add	sp, #28
  400546:	f85d fb04 	ldr.w	pc, [sp], #4
  40054a:	bf00      	nop
  40054c:	40018000 	.word	0x40018000
  400550:	004001dd 	.word	0x004001dd

00400554 <shift_right>:
	}
	vetor[0] = final;
}

void shift_right (float *vetor, uint32_t size ){
	for (uint32_t k = (size-1); k > 0; k-- ){
  400554:	1e4b      	subs	r3, r1, #1
  400556:	d007      	beq.n	400568 <shift_right+0x14>
  400558:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		vetor[k] = vetor[k-1];
  40055c:	f850 2c08 	ldr.w	r2, [r0, #-8]
  400560:	f840 2d04 	str.w	r2, [r0, #-4]!
	}
	vetor[0] = final;
}

void shift_right (float *vetor, uint32_t size ){
	for (uint32_t k = (size-1); k > 0; k-- ){
  400564:	3b01      	subs	r3, #1
  400566:	d1f9      	bne.n	40055c <shift_right+0x8>
  400568:	4770      	bx	lr
  40056a:	bf00      	nop
  40056c:	0000      	movs	r0, r0
	...

00400570 <angleXY_dynamic>:
		while(!flag_time_sample);
		angleXY_dynamic(angle);
	}
}

uint8_t angleXY_dynamic(float *angle){
  400570:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400574:	4606      	mov	r6, r0
	static uint8_t buf[4];
	uint16_t adxl = 0;
	float valueX_high,valueY_high,valueX_low,valueY_low;
	
	//ADDR HIGH:
	uint32_t check = adxl_multiplereads(ADXL_ADDR_DATAX0, &buf, 4, ADXL_ADDR_HIGH);
  400576:	2032      	movs	r0, #50	; 0x32
  400578:	4997      	ldr	r1, [pc, #604]	; (4007d8 <angleXY_dynamic+0x268>)
  40057a:	2204      	movs	r2, #4
  40057c:	231d      	movs	r3, #29
  40057e:	4c97      	ldr	r4, [pc, #604]	; (4007dc <angleXY_dynamic+0x26c>)
  400580:	47a0      	blx	r4
	if (check != TWI_SUCCESS)
  400582:	b110      	cbz	r0, 40058a <angleXY_dynamic+0x1a>
		return check;
  400584:	b2c0      	uxtb	r0, r0
  400586:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	//EIXO X:
	if ( (buf[1] & 0xF0) == 0xF0 ){
  40058a:	4b93      	ldr	r3, [pc, #588]	; (4007d8 <angleXY_dynamic+0x268>)
  40058c:	785b      	ldrb	r3, [r3, #1]
  40058e:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
  400592:	2af0      	cmp	r2, #240	; 0xf0
  400594:	d114      	bne.n	4005c0 <angleXY_dynamic+0x50>
		adxl = (buf[1] << 8) | (buf[0]);
  400596:	4a90      	ldr	r2, [pc, #576]	; (4007d8 <angleXY_dynamic+0x268>)
  400598:	7810      	ldrb	r0, [r2, #0]
  40059a:	ea40 2303 	orr.w	r3, r0, r3, lsl #8
		adxl = ( ( (~adxl) +1 ) & 0x0FFF);
  40059e:	4258      	negs	r0, r3
		valueX_high = -(ADXL_SCALE_FACTOR * ((float)adxl));
  4005a0:	f3c0 000b 	ubfx	r0, r0, #0, #12
  4005a4:	4b8e      	ldr	r3, [pc, #568]	; (4007e0 <angleXY_dynamic+0x270>)
  4005a6:	4798      	blx	r3
  4005a8:	4b8e      	ldr	r3, [pc, #568]	; (4007e4 <angleXY_dynamic+0x274>)
  4005aa:	4798      	blx	r3
  4005ac:	a382      	add	r3, pc, #520	; (adr r3, 4007b8 <angleXY_dynamic+0x248>)
  4005ae:	e9d3 2300 	ldrd	r2, r3, [r3]
  4005b2:	4c8d      	ldr	r4, [pc, #564]	; (4007e8 <angleXY_dynamic+0x278>)
  4005b4:	47a0      	blx	r4
  4005b6:	4b8d      	ldr	r3, [pc, #564]	; (4007ec <angleXY_dynamic+0x27c>)
  4005b8:	4798      	blx	r3
  4005ba:	f100 4700 	add.w	r7, r0, #2147483648	; 0x80000000
  4005be:	e00f      	b.n	4005e0 <angleXY_dynamic+0x70>
	}
	else {
		adxl = (buf[1] << 8) | (buf[0]);
  4005c0:	4a85      	ldr	r2, [pc, #532]	; (4007d8 <angleXY_dynamic+0x268>)
  4005c2:	7810      	ldrb	r0, [r2, #0]
		valueX_high = (ADXL_SCALE_FACTOR * ((float)adxl));
  4005c4:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
  4005c8:	4b85      	ldr	r3, [pc, #532]	; (4007e0 <angleXY_dynamic+0x270>)
  4005ca:	4798      	blx	r3
  4005cc:	4b85      	ldr	r3, [pc, #532]	; (4007e4 <angleXY_dynamic+0x274>)
  4005ce:	4798      	blx	r3
  4005d0:	a379      	add	r3, pc, #484	; (adr r3, 4007b8 <angleXY_dynamic+0x248>)
  4005d2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4005d6:	4c84      	ldr	r4, [pc, #528]	; (4007e8 <angleXY_dynamic+0x278>)
  4005d8:	47a0      	blx	r4
  4005da:	4b84      	ldr	r3, [pc, #528]	; (4007ec <angleXY_dynamic+0x27c>)
  4005dc:	4798      	blx	r3
  4005de:	4607      	mov	r7, r0
	}
	//EIXO Y:
	if ( (buf[3] & 0xF0) == 0xF0 ){
  4005e0:	4b7d      	ldr	r3, [pc, #500]	; (4007d8 <angleXY_dynamic+0x268>)
  4005e2:	78db      	ldrb	r3, [r3, #3]
  4005e4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
  4005e8:	2af0      	cmp	r2, #240	; 0xf0
  4005ea:	d114      	bne.n	400616 <angleXY_dynamic+0xa6>
		adxl = (buf[3] << 8) | (buf[2]);
  4005ec:	4a7a      	ldr	r2, [pc, #488]	; (4007d8 <angleXY_dynamic+0x268>)
  4005ee:	7890      	ldrb	r0, [r2, #2]
  4005f0:	ea40 2303 	orr.w	r3, r0, r3, lsl #8
		adxl = ( ( (~adxl) +1 ) & 0x0FFF);
  4005f4:	4258      	negs	r0, r3
		valueY_high = -(ADXL_SCALE_FACTOR * ((float)adxl));
  4005f6:	f3c0 000b 	ubfx	r0, r0, #0, #12
  4005fa:	4b79      	ldr	r3, [pc, #484]	; (4007e0 <angleXY_dynamic+0x270>)
  4005fc:	4798      	blx	r3
  4005fe:	4b79      	ldr	r3, [pc, #484]	; (4007e4 <angleXY_dynamic+0x274>)
  400600:	4798      	blx	r3
  400602:	a36d      	add	r3, pc, #436	; (adr r3, 4007b8 <angleXY_dynamic+0x248>)
  400604:	e9d3 2300 	ldrd	r2, r3, [r3]
  400608:	4c77      	ldr	r4, [pc, #476]	; (4007e8 <angleXY_dynamic+0x278>)
  40060a:	47a0      	blx	r4
  40060c:	4b77      	ldr	r3, [pc, #476]	; (4007ec <angleXY_dynamic+0x27c>)
  40060e:	4798      	blx	r3
  400610:	f100 4800 	add.w	r8, r0, #2147483648	; 0x80000000
  400614:	e00f      	b.n	400636 <angleXY_dynamic+0xc6>
	}
	else {
		adxl = (buf[3] << 8) | (buf[2]);
  400616:	4a70      	ldr	r2, [pc, #448]	; (4007d8 <angleXY_dynamic+0x268>)
  400618:	7890      	ldrb	r0, [r2, #2]
		valueY_high = (ADXL_SCALE_FACTOR * ((float)adxl));
  40061a:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
  40061e:	4b70      	ldr	r3, [pc, #448]	; (4007e0 <angleXY_dynamic+0x270>)
  400620:	4798      	blx	r3
  400622:	4b70      	ldr	r3, [pc, #448]	; (4007e4 <angleXY_dynamic+0x274>)
  400624:	4798      	blx	r3
  400626:	a364      	add	r3, pc, #400	; (adr r3, 4007b8 <angleXY_dynamic+0x248>)
  400628:	e9d3 2300 	ldrd	r2, r3, [r3]
  40062c:	4c6e      	ldr	r4, [pc, #440]	; (4007e8 <angleXY_dynamic+0x278>)
  40062e:	47a0      	blx	r4
  400630:	4b6e      	ldr	r3, [pc, #440]	; (4007ec <angleXY_dynamic+0x27c>)
  400632:	4798      	blx	r3
  400634:	4680      	mov	r8, r0
	}
	
	//ADDR LOW:
	check = adxl_multiplereads(ADXL_ADDR_DATAX0, &buf, 4, ADXL_ADDR_LOW);
  400636:	2032      	movs	r0, #50	; 0x32
  400638:	4967      	ldr	r1, [pc, #412]	; (4007d8 <angleXY_dynamic+0x268>)
  40063a:	2204      	movs	r2, #4
  40063c:	2353      	movs	r3, #83	; 0x53
  40063e:	4c67      	ldr	r4, [pc, #412]	; (4007dc <angleXY_dynamic+0x26c>)
  400640:	47a0      	blx	r4
	if (check != TWI_SUCCESS)
  400642:	b110      	cbz	r0, 40064a <angleXY_dynamic+0xda>
	return check;
  400644:	b2c0      	uxtb	r0, r0
  400646:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	//EIXO X:
	if ( (buf[1] & 0xF0) == 0xF0 ){
  40064a:	4b63      	ldr	r3, [pc, #396]	; (4007d8 <angleXY_dynamic+0x268>)
  40064c:	785b      	ldrb	r3, [r3, #1]
  40064e:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
  400652:	2af0      	cmp	r2, #240	; 0xf0
  400654:	d114      	bne.n	400680 <angleXY_dynamic+0x110>
		adxl = (buf[1] << 8) | (buf[0]);
  400656:	4a60      	ldr	r2, [pc, #384]	; (4007d8 <angleXY_dynamic+0x268>)
  400658:	7810      	ldrb	r0, [r2, #0]
  40065a:	ea40 2303 	orr.w	r3, r0, r3, lsl #8
		adxl = ( ( (~adxl) +1 ) & 0x0FFF);
  40065e:	4258      	negs	r0, r3
		valueX_low = -(ADXL_SCALE_FACTOR * ((float)adxl));
  400660:	f3c0 000b 	ubfx	r0, r0, #0, #12
  400664:	4b5e      	ldr	r3, [pc, #376]	; (4007e0 <angleXY_dynamic+0x270>)
  400666:	4798      	blx	r3
  400668:	4b5e      	ldr	r3, [pc, #376]	; (4007e4 <angleXY_dynamic+0x274>)
  40066a:	4798      	blx	r3
  40066c:	a352      	add	r3, pc, #328	; (adr r3, 4007b8 <angleXY_dynamic+0x248>)
  40066e:	e9d3 2300 	ldrd	r2, r3, [r3]
  400672:	4c5d      	ldr	r4, [pc, #372]	; (4007e8 <angleXY_dynamic+0x278>)
  400674:	47a0      	blx	r4
  400676:	4b5d      	ldr	r3, [pc, #372]	; (4007ec <angleXY_dynamic+0x27c>)
  400678:	4798      	blx	r3
  40067a:	f100 4900 	add.w	r9, r0, #2147483648	; 0x80000000
  40067e:	e00f      	b.n	4006a0 <angleXY_dynamic+0x130>
	}
	else {
		adxl = (buf[1] << 8) | (buf[0]);
  400680:	4a55      	ldr	r2, [pc, #340]	; (4007d8 <angleXY_dynamic+0x268>)
  400682:	7810      	ldrb	r0, [r2, #0]
		valueX_low = (ADXL_SCALE_FACTOR * ((float)adxl));
  400684:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
  400688:	4b55      	ldr	r3, [pc, #340]	; (4007e0 <angleXY_dynamic+0x270>)
  40068a:	4798      	blx	r3
  40068c:	4b55      	ldr	r3, [pc, #340]	; (4007e4 <angleXY_dynamic+0x274>)
  40068e:	4798      	blx	r3
  400690:	a349      	add	r3, pc, #292	; (adr r3, 4007b8 <angleXY_dynamic+0x248>)
  400692:	e9d3 2300 	ldrd	r2, r3, [r3]
  400696:	4c54      	ldr	r4, [pc, #336]	; (4007e8 <angleXY_dynamic+0x278>)
  400698:	47a0      	blx	r4
  40069a:	4b54      	ldr	r3, [pc, #336]	; (4007ec <angleXY_dynamic+0x27c>)
  40069c:	4798      	blx	r3
  40069e:	4681      	mov	r9, r0
	}
	//EIXO Y:
	if ( (buf[3] & 0xF0) == 0xF0 ){
  4006a0:	4b4d      	ldr	r3, [pc, #308]	; (4007d8 <angleXY_dynamic+0x268>)
  4006a2:	78db      	ldrb	r3, [r3, #3]
  4006a4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
  4006a8:	2af0      	cmp	r2, #240	; 0xf0
  4006aa:	d114      	bne.n	4006d6 <angleXY_dynamic+0x166>
		adxl = (buf[3] << 8) | (buf[2]);
  4006ac:	4a4a      	ldr	r2, [pc, #296]	; (4007d8 <angleXY_dynamic+0x268>)
  4006ae:	7890      	ldrb	r0, [r2, #2]
  4006b0:	ea40 2303 	orr.w	r3, r0, r3, lsl #8
		adxl = ( ( (~adxl) +1 ) & 0x0FFF);
  4006b4:	4258      	negs	r0, r3
		valueY_low = -(ADXL_SCALE_FACTOR * ((float)adxl));
  4006b6:	f3c0 000b 	ubfx	r0, r0, #0, #12
  4006ba:	4b49      	ldr	r3, [pc, #292]	; (4007e0 <angleXY_dynamic+0x270>)
  4006bc:	4798      	blx	r3
  4006be:	4b49      	ldr	r3, [pc, #292]	; (4007e4 <angleXY_dynamic+0x274>)
  4006c0:	4798      	blx	r3
  4006c2:	a33d      	add	r3, pc, #244	; (adr r3, 4007b8 <angleXY_dynamic+0x248>)
  4006c4:	e9d3 2300 	ldrd	r2, r3, [r3]
  4006c8:	4c47      	ldr	r4, [pc, #284]	; (4007e8 <angleXY_dynamic+0x278>)
  4006ca:	47a0      	blx	r4
  4006cc:	4b47      	ldr	r3, [pc, #284]	; (4007ec <angleXY_dynamic+0x27c>)
  4006ce:	4798      	blx	r3
  4006d0:	f100 4a00 	add.w	sl, r0, #2147483648	; 0x80000000
  4006d4:	e00f      	b.n	4006f6 <angleXY_dynamic+0x186>
	}
	else {
		adxl = (buf[3] << 8) | (buf[2]);
  4006d6:	4a40      	ldr	r2, [pc, #256]	; (4007d8 <angleXY_dynamic+0x268>)
  4006d8:	7890      	ldrb	r0, [r2, #2]
		valueY_low = (ADXL_SCALE_FACTOR * ((float)adxl));
  4006da:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
  4006de:	4b40      	ldr	r3, [pc, #256]	; (4007e0 <angleXY_dynamic+0x270>)
  4006e0:	4798      	blx	r3
  4006e2:	4b40      	ldr	r3, [pc, #256]	; (4007e4 <angleXY_dynamic+0x274>)
  4006e4:	4798      	blx	r3
  4006e6:	a334      	add	r3, pc, #208	; (adr r3, 4007b8 <angleXY_dynamic+0x248>)
  4006e8:	e9d3 2300 	ldrd	r2, r3, [r3]
  4006ec:	4c3e      	ldr	r4, [pc, #248]	; (4007e8 <angleXY_dynamic+0x278>)
  4006ee:	47a0      	blx	r4
  4006f0:	4b3e      	ldr	r3, [pc, #248]	; (4007ec <angleXY_dynamic+0x27c>)
  4006f2:	4798      	blx	r3
  4006f4:	4682      	mov	sl, r0
	}
	
	//Offset dos Eixos:
	valueX_high = valueX_high + ADXL_OFSTX_HIGH;
  4006f6:	4d3e      	ldr	r5, [pc, #248]	; (4007f0 <angleXY_dynamic+0x280>)
  4006f8:	4638      	mov	r0, r7
  4006fa:	493e      	ldr	r1, [pc, #248]	; (4007f4 <angleXY_dynamic+0x284>)
  4006fc:	47a8      	blx	r5
  4006fe:	4683      	mov	fp, r0
	valueY_high = valueY_high + ADXL_OFSTY_HIGH;
	valueX_low = valueX_low + ADXL_OFSTX_LOW;
  400700:	4c3d      	ldr	r4, [pc, #244]	; (4007f8 <angleXY_dynamic+0x288>)
  400702:	4648      	mov	r0, r9
  400704:	493d      	ldr	r1, [pc, #244]	; (4007fc <angleXY_dynamic+0x28c>)
  400706:	47a0      	blx	r4
	valueY_low = valueY_low + ADXL_OFSTY_LOW;
	
	//ELIMINANDO FATOR DINAMICO:
	float mx, my;
	
	mx = valueX_high - U*(valueX_low);
  400708:	4f3d      	ldr	r7, [pc, #244]	; (400800 <angleXY_dynamic+0x290>)
  40070a:	493e      	ldr	r1, [pc, #248]	; (400804 <angleXY_dynamic+0x294>)
  40070c:	47b8      	blx	r7
  40070e:	4601      	mov	r1, r0
  400710:	4658      	mov	r0, fp
  400712:	47a0      	blx	r4
  400714:	4681      	mov	r9, r0
		valueY_low = (ADXL_SCALE_FACTOR * ((float)adxl));
	}
	
	//Offset dos Eixos:
	valueX_high = valueX_high + ADXL_OFSTX_HIGH;
	valueY_high = valueY_high + ADXL_OFSTY_HIGH;
  400716:	4640      	mov	r0, r8
  400718:	493b      	ldr	r1, [pc, #236]	; (400808 <angleXY_dynamic+0x298>)
  40071a:	47a8      	blx	r5
  40071c:	4680      	mov	r8, r0
	valueX_low = valueX_low + ADXL_OFSTX_LOW;
	valueY_low = valueY_low + ADXL_OFSTY_LOW;
  40071e:	4650      	mov	r0, sl
  400720:	493a      	ldr	r1, [pc, #232]	; (40080c <angleXY_dynamic+0x29c>)
  400722:	47a8      	blx	r5
	
	//ELIMINANDO FATOR DINAMICO:
	float mx, my;
	
	mx = valueX_high - U*(valueX_low);
	my = valueY_high - U*(valueY_low);
  400724:	4937      	ldr	r1, [pc, #220]	; (400804 <angleXY_dynamic+0x294>)
  400726:	47b8      	blx	r7
  400728:	4601      	mov	r1, r0
  40072a:	4640      	mov	r0, r8
  40072c:	47a0      	blx	r4
  40072e:	4605      	mov	r5, r0
	
	shift_right(&angle_measure, SIZE_ANGLE);
  400730:	f8df b0e8 	ldr.w	fp, [pc, #232]	; 40081c <angleXY_dynamic+0x2ac>
  400734:	4658      	mov	r0, fp
  400736:	2103      	movs	r1, #3
  400738:	4c35      	ldr	r4, [pc, #212]	; (400810 <angleXY_dynamic+0x2a0>)
  40073a:	47a0      	blx	r4
	shift_right(angle, SIZE_ANGLE);
  40073c:	4630      	mov	r0, r6
  40073e:	2103      	movs	r1, #3
  400740:	47a0      	blx	r4
	angle_measure[0] = atanf(-mx/my);
  400742:	f109 4000 	add.w	r0, r9, #2147483648	; 0x80000000
  400746:	4629      	mov	r1, r5
  400748:	4b32      	ldr	r3, [pc, #200]	; (400814 <angleXY_dynamic+0x2a4>)
  40074a:	4798      	blx	r3
  40074c:	4b32      	ldr	r3, [pc, #200]	; (400818 <angleXY_dynamic+0x2a8>)
  40074e:	4798      	blx	r3
	angle_measure[0] += DYNAMIC_OFFSET;
  400750:	4f24      	ldr	r7, [pc, #144]	; (4007e4 <angleXY_dynamic+0x274>)
  400752:	47b8      	blx	r7
  400754:	f8df 80c8 	ldr.w	r8, [pc, #200]	; 400820 <angleXY_dynamic+0x2b0>
  400758:	a319      	add	r3, pc, #100	; (adr r3, 4007c0 <angleXY_dynamic+0x250>)
  40075a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40075e:	47c0      	blx	r8
  400760:	f8df a088 	ldr.w	sl, [pc, #136]	; 4007ec <angleXY_dynamic+0x27c>
  400764:	47d0      	blx	sl
  400766:	f8cb 0000 	str.w	r0, [fp]
	
	angle[0] = I0*angle_measure[0] + I1*angle_measure[1] + O1*angle[1];
  40076a:	47b8      	blx	r7
  40076c:	f8df 9078 	ldr.w	r9, [pc, #120]	; 4007e8 <angleXY_dynamic+0x278>
  400770:	a315      	add	r3, pc, #84	; (adr r3, 4007c8 <angleXY_dynamic+0x258>)
  400772:	e9d3 2300 	ldrd	r2, r3, [r3]
  400776:	47c8      	blx	r9
  400778:	4604      	mov	r4, r0
  40077a:	460d      	mov	r5, r1
  40077c:	f8db 0004 	ldr.w	r0, [fp, #4]
  400780:	47b8      	blx	r7
  400782:	a311      	add	r3, pc, #68	; (adr r3, 4007c8 <angleXY_dynamic+0x258>)
  400784:	e9d3 2300 	ldrd	r2, r3, [r3]
  400788:	47c8      	blx	r9
  40078a:	4602      	mov	r2, r0
  40078c:	460b      	mov	r3, r1
  40078e:	4620      	mov	r0, r4
  400790:	4629      	mov	r1, r5
  400792:	47c0      	blx	r8
  400794:	4604      	mov	r4, r0
  400796:	460d      	mov	r5, r1
  400798:	6870      	ldr	r0, [r6, #4]
  40079a:	47b8      	blx	r7
  40079c:	a30c      	add	r3, pc, #48	; (adr r3, 4007d0 <angleXY_dynamic+0x260>)
  40079e:	e9d3 2300 	ldrd	r2, r3, [r3]
  4007a2:	47c8      	blx	r9
  4007a4:	4602      	mov	r2, r0
  4007a6:	460b      	mov	r3, r1
  4007a8:	4620      	mov	r0, r4
  4007aa:	4629      	mov	r1, r5
  4007ac:	47c0      	blx	r8
  4007ae:	47d0      	blx	sl
  4007b0:	6030      	str	r0, [r6, #0]
	
	return check;
  4007b2:	2000      	movs	r0, #0
}
  4007b4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4007b8:	33333333 	.word	0x33333333
  4007bc:	400f3333 	.word	0x400f3333
  4007c0:	22d4405f 	.word	0x22d4405f
  4007c4:	3fa1df47 	.word	0x3fa1df47
  4007c8:	ff583a54 	.word	0xff583a54
  4007cc:	3f9f30e7 	.word	0x3f9f30e7
  4007d0:	71758e22 	.word	0x71758e22
  4007d4:	3fee0d1b 	.word	0x3fee0d1b
  4007d8:	200009c4 	.word	0x200009c4
  4007dc:	00400529 	.word	0x00400529
  4007e0:	004030e9 	.word	0x004030e9
  4007e4:	004028c1 	.word	0x004028c1
  4007e8:	00402969 	.word	0x00402969
  4007ec:	00402edd 	.word	0x00402edd
  4007f0:	00402f89 	.word	0x00402f89
  4007f4:	43340000 	.word	0x43340000
  4007f8:	00402f85 	.word	0x00402f85
  4007fc:	43960000 	.word	0x43960000
  400800:	00403199 	.word	0x00403199
  400804:	40345d17 	.word	0x40345d17
  400808:	44238000 	.word	0x44238000
  40080c:	43f50000 	.word	0x43f50000
  400810:	00400555 	.word	0x00400555
  400814:	00403301 	.word	0x00403301
  400818:	004023c5 	.word	0x004023c5
  40081c:	20000acc 	.word	0x20000acc
  400820:	00402605 	.word	0x00402605
  400824:	f3af 8000 	nop.w

00400828 <init_angle_dynamic>:
	*angle_real = (*angle_real + *gyroData*dt)*alpha + beta*angle_measure;
	
	return TWI_SUCCESS;
}

void init_angle_dynamic(float *angle){
  400828:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40082c:	4606      	mov	r6, r0
	for (uint32_t j = 0; j < SIZE_ANGLE; j++){
		angle[j] = 0;
  40082e:	2300      	movs	r3, #0
  400830:	6003      	str	r3, [r0, #0]
		angle_measure[j] = 0;
  400832:	4a0d      	ldr	r2, [pc, #52]	; (400868 <init_angle_dynamic+0x40>)
  400834:	6013      	str	r3, [r2, #0]
	return TWI_SUCCESS;
}

void init_angle_dynamic(float *angle){
	for (uint32_t j = 0; j < SIZE_ANGLE; j++){
		angle[j] = 0;
  400836:	6043      	str	r3, [r0, #4]
		angle_measure[j] = 0;
  400838:	6053      	str	r3, [r2, #4]
	return TWI_SUCCESS;
}

void init_angle_dynamic(float *angle){
	for (uint32_t j = 0; j < SIZE_ANGLE; j++){
		angle[j] = 0;
  40083a:	6083      	str	r3, [r0, #8]
		angle_measure[j] = 0;
  40083c:	6093      	str	r3, [r2, #8]
	}
	flag_time_sample = 0;
  40083e:	2200      	movs	r2, #0
  400840:	4b0a      	ldr	r3, [pc, #40]	; (40086c <init_angle_dynamic+0x44>)
  400842:	701a      	strb	r2, [r3, #0]
  400844:	f44f 75fa 	mov.w	r5, #500	; 0x1f4
	for ( uint32_t i = 0; i < 500; i++){
		flag_time_sample = 0;
  400848:	461c      	mov	r4, r3
  40084a:	f04f 0800 	mov.w	r8, #0
		while(!flag_time_sample);
		angleXY_dynamic(angle);
  40084e:	4f08      	ldr	r7, [pc, #32]	; (400870 <init_angle_dynamic+0x48>)
		angle[j] = 0;
		angle_measure[j] = 0;
	}
	flag_time_sample = 0;
	for ( uint32_t i = 0; i < 500; i++){
		flag_time_sample = 0;
  400850:	f884 8000 	strb.w	r8, [r4]
		while(!flag_time_sample);
  400854:	7823      	ldrb	r3, [r4, #0]
  400856:	f013 0fff 	tst.w	r3, #255	; 0xff
  40085a:	d0fb      	beq.n	400854 <init_angle_dynamic+0x2c>
		angleXY_dynamic(angle);
  40085c:	4630      	mov	r0, r6
  40085e:	47b8      	blx	r7
	for (uint32_t j = 0; j < SIZE_ANGLE; j++){
		angle[j] = 0;
		angle_measure[j] = 0;
	}
	flag_time_sample = 0;
	for ( uint32_t i = 0; i < 500; i++){
  400860:	3d01      	subs	r5, #1
  400862:	d1f5      	bne.n	400850 <init_angle_dynamic+0x28>
		flag_time_sample = 0;
		while(!flag_time_sample);
		angleXY_dynamic(angle);
	}
}
  400864:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400868:	20000acc 	.word	0x20000acc
  40086c:	200009ec 	.word	0x200009ec
  400870:	00400571 	.word	0x00400571
  400874:	00000000 	.word	0x00000000

00400878 <get_gyro_value>:
		value[1] += ADXL_OFSTY_LOW;
		value[2] += ADXL_OFSTZ_LOW;
	}
}

float get_gyro_value(char eixo, uint8_t addr){
  400878:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40087c:	4604      	mov	r4, r0
  40087e:	460d      	mov	r5, r1
	float valor = 0;
	uint16_t itg = 0;
	static uint8_t buf = 0;
	
	switch (eixo){
  400880:	2859      	cmp	r0, #89	; 0x59
  400882:	d010      	beq.n	4008a6 <get_gyro_value+0x2e>
  400884:	285a      	cmp	r0, #90	; 0x5a
  400886:	d01b      	beq.n	4008c0 <get_gyro_value+0x48>
  400888:	2858      	cmp	r0, #88	; 0x58
  40088a:	d126      	bne.n	4008da <get_gyro_value+0x62>
		case 'X':
		itg_read(ITG_ADDR_DATAX0, &buf, addr);
  40088c:	4f34      	ldr	r7, [pc, #208]	; (400960 <get_gyro_value+0xe8>)
  40088e:	201e      	movs	r0, #30
  400890:	4639      	mov	r1, r7
  400892:	462a      	mov	r2, r5
  400894:	f8df 80ec 	ldr.w	r8, [pc, #236]	; 400984 <get_gyro_value+0x10c>
  400898:	47c0      	blx	r8
		itg |= buf;
  40089a:	783e      	ldrb	r6, [r7, #0]
		itg_read(ITG_ADDR_DATAX1, &buf, addr);
  40089c:	201d      	movs	r0, #29
  40089e:	4639      	mov	r1, r7
  4008a0:	462a      	mov	r2, r5
  4008a2:	47c0      	blx	r8
		break;
  4008a4:	e01a      	b.n	4008dc <get_gyro_value+0x64>
		case 'Y':
		itg_read(ITG_ADDR_DATAY0, &buf, addr);
  4008a6:	4f2e      	ldr	r7, [pc, #184]	; (400960 <get_gyro_value+0xe8>)
  4008a8:	2020      	movs	r0, #32
  4008aa:	4639      	mov	r1, r7
  4008ac:	462a      	mov	r2, r5
  4008ae:	f8df 80d4 	ldr.w	r8, [pc, #212]	; 400984 <get_gyro_value+0x10c>
  4008b2:	47c0      	blx	r8
		itg |= buf;
  4008b4:	783e      	ldrb	r6, [r7, #0]
		itg_read(ITG_ADDR_DATAY1, &buf, addr);
  4008b6:	201f      	movs	r0, #31
  4008b8:	4639      	mov	r1, r7
  4008ba:	462a      	mov	r2, r5
  4008bc:	47c0      	blx	r8
		break;
  4008be:	e00d      	b.n	4008dc <get_gyro_value+0x64>
		case 'Z':
		itg_read(ITG_ADDR_DATAZ0, &buf, addr);
  4008c0:	4f27      	ldr	r7, [pc, #156]	; (400960 <get_gyro_value+0xe8>)
  4008c2:	2022      	movs	r0, #34	; 0x22
  4008c4:	4639      	mov	r1, r7
  4008c6:	462a      	mov	r2, r5
  4008c8:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 400984 <get_gyro_value+0x10c>
  4008cc:	47c0      	blx	r8
		itg |= buf;
  4008ce:	783e      	ldrb	r6, [r7, #0]
		itg_read(ITG_ADDR_DATAZ1, &buf, addr);
  4008d0:	2021      	movs	r0, #33	; 0x21
  4008d2:	4639      	mov	r1, r7
  4008d4:	462a      	mov	r2, r5
  4008d6:	47c0      	blx	r8
		break;
  4008d8:	e000      	b.n	4008dc <get_gyro_value+0x64>
	}
}

float get_gyro_value(char eixo, uint8_t addr){
	float valor = 0;
	uint16_t itg = 0;
  4008da:	2600      	movs	r6, #0
		itg |= buf;
		itg_read(ITG_ADDR_DATAZ1, &buf, addr);
		break;
	}
	
	if ((buf & 0x80) == 0x80){
  4008dc:	4b20      	ldr	r3, [pc, #128]	; (400960 <get_gyro_value+0xe8>)
  4008de:	7818      	ldrb	r0, [r3, #0]
  4008e0:	f010 0f80 	tst.w	r0, #128	; 0x80
  4008e4:	d00c      	beq.n	400900 <get_gyro_value+0x88>
		itg |= (buf << 8);
  4008e6:	ea46 2300 	orr.w	r3, r6, r0, lsl #8
		itg = ( ( (~itg) +1 ) & 0x7FFF);
  4008ea:	4258      	negs	r0, r3
		valor = -(((float)itg) / 14.375);
  4008ec:	f3c0 000e 	ubfx	r0, r0, #0, #15
  4008f0:	4b1c      	ldr	r3, [pc, #112]	; (400964 <get_gyro_value+0xec>)
  4008f2:	4798      	blx	r3
  4008f4:	491c      	ldr	r1, [pc, #112]	; (400968 <get_gyro_value+0xf0>)
  4008f6:	4b1d      	ldr	r3, [pc, #116]	; (40096c <get_gyro_value+0xf4>)
  4008f8:	4798      	blx	r3
  4008fa:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  4008fe:	e006      	b.n	40090e <get_gyro_value+0x96>
		} else {
		itg |= ( buf << 8);
		valor = ((float)itg) / 14.375;
  400900:	ea46 2000 	orr.w	r0, r6, r0, lsl #8
  400904:	4b17      	ldr	r3, [pc, #92]	; (400964 <get_gyro_value+0xec>)
  400906:	4798      	blx	r3
  400908:	4917      	ldr	r1, [pc, #92]	; (400968 <get_gyro_value+0xf0>)
  40090a:	4b18      	ldr	r3, [pc, #96]	; (40096c <get_gyro_value+0xf4>)
  40090c:	4798      	blx	r3
	}
	
	if (eixo == 'Z'){
  40090e:	2c5a      	cmp	r4, #90	; 0x5a
  400910:	d110      	bne.n	400934 <get_gyro_value+0xbc>
		if (addr == ITG_ADDR_LOW){
  400912:	2d68      	cmp	r5, #104	; 0x68
  400914:	d109      	bne.n	40092a <get_gyro_value+0xb2>
			valor += ITG_OFSTZ_LOW;
  400916:	4b16      	ldr	r3, [pc, #88]	; (400970 <get_gyro_value+0xf8>)
  400918:	4798      	blx	r3
  40091a:	a30d      	add	r3, pc, #52	; (adr r3, 400950 <get_gyro_value+0xd8>)
  40091c:	e9d3 2300 	ldrd	r2, r3, [r3]
  400920:	4c14      	ldr	r4, [pc, #80]	; (400974 <get_gyro_value+0xfc>)
  400922:	47a0      	blx	r4
  400924:	4b14      	ldr	r3, [pc, #80]	; (400978 <get_gyro_value+0x100>)
  400926:	4798      	blx	r3
  400928:	e004      	b.n	400934 <get_gyro_value+0xbc>
		} 
		else if (addr == ITG_ADDR_HIGH){
  40092a:	2d69      	cmp	r5, #105	; 0x69
  40092c:	d102      	bne.n	400934 <get_gyro_value+0xbc>
			valor += ITG_OFSTZ_HIGH;
  40092e:	2100      	movs	r1, #0
  400930:	4b12      	ldr	r3, [pc, #72]	; (40097c <get_gyro_value+0x104>)
  400932:	4798      	blx	r3
		}
	}
	
	valor = (-valor*DegreesToRad);
  400934:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  400938:	4b0d      	ldr	r3, [pc, #52]	; (400970 <get_gyro_value+0xf8>)
  40093a:	4798      	blx	r3
  40093c:	a306      	add	r3, pc, #24	; (adr r3, 400958 <get_gyro_value+0xe0>)
  40093e:	e9d3 2300 	ldrd	r2, r3, [r3]
  400942:	4c0f      	ldr	r4, [pc, #60]	; (400980 <get_gyro_value+0x108>)
  400944:	47a0      	blx	r4
  400946:	4b0c      	ldr	r3, [pc, #48]	; (400978 <get_gyro_value+0x100>)
  400948:	4798      	blx	r3
	
	return valor;
}
  40094a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40094e:	bf00      	nop
  400950:	1eb851ec 	.word	0x1eb851ec
  400954:	3fe1eb85 	.word	0x3fe1eb85
  400958:	a25ca311 	.word	0xa25ca311
  40095c:	3f91df46 	.word	0x3f91df46
  400960:	200009c0 	.word	0x200009c0
  400964:	004030e9 	.word	0x004030e9
  400968:	41660000 	.word	0x41660000
  40096c:	00403301 	.word	0x00403301
  400970:	004028c1 	.word	0x004028c1
  400974:	00402601 	.word	0x00402601
  400978:	00402edd 	.word	0x00402edd
  40097c:	00402f89 	.word	0x00402f89
  400980:	00402969 	.word	0x00402969
  400984:	004004f9 	.word	0x004004f9

00400988 <pin_riseedge_handler>:
	tc_enable_interrupt(TC1, TC_CHANNEL_CAP_DUTY, TC_IER_LDRBS);
	tc_start(TC1, TC_CHANNEL_CAP_DUTY);
}

void pin_riseedge_handler(uint32_t id, uint32_t mask){
	if ( (id == ID_HALL) && ( mask == GPIO_HALLB ) ){		
  400988:	280b      	cmp	r0, #11
  40098a:	d114      	bne.n	4009b6 <pin_riseedge_handler+0x2e>
  40098c:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  400990:	d10e      	bne.n	4009b0 <pin_riseedge_handler+0x28>
		hallB = 1;
  400992:	2201      	movs	r2, #1
  400994:	4b08      	ldr	r3, [pc, #32]	; (4009b8 <pin_riseedge_handler+0x30>)
  400996:	701a      	strb	r2, [r3, #0]
		if (hallA){
  400998:	4b08      	ldr	r3, [pc, #32]	; (4009bc <pin_riseedge_handler+0x34>)
  40099a:	781b      	ldrb	r3, [r3, #0]
  40099c:	b15b      	cbz	r3, 4009b6 <pin_riseedge_handler+0x2e>
			flag_neg = 1;
  40099e:	4b08      	ldr	r3, [pc, #32]	; (4009c0 <pin_riseedge_handler+0x38>)
  4009a0:	701a      	strb	r2, [r3, #0]
  4009a2:	4770      	bx	lr
		}
	}
	if ( (id == ID_HALL) && ( mask == GPIO_HALLC ) ){		
		hallA = 0;
  4009a4:	2300      	movs	r3, #0
  4009a6:	4a05      	ldr	r2, [pc, #20]	; (4009bc <pin_riseedge_handler+0x34>)
  4009a8:	7013      	strb	r3, [r2, #0]
		hallB = 0;
  4009aa:	4a03      	ldr	r2, [pc, #12]	; (4009b8 <pin_riseedge_handler+0x30>)
  4009ac:	7013      	strb	r3, [r2, #0]
  4009ae:	4770      	bx	lr
		hallB = 1;
		if (hallA){
			flag_neg = 1;
		}
	}
	if ( (id == ID_HALL) && ( mask == GPIO_HALLC ) ){		
  4009b0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  4009b4:	d0f6      	beq.n	4009a4 <pin_riseedge_handler+0x1c>
  4009b6:	4770      	bx	lr
  4009b8:	200009e2 	.word	0x200009e2
  4009bc:	200009e1 	.word	0x200009e1
  4009c0:	200009e3 	.word	0x200009e3
  4009c4:	00000000 	.word	0x00000000

004009c8 <update_speed_motor>:
	//CONFIGURANDO PORTA OPEN-DRAIN:
	gpio_configure_pin( GPIO_FR , GPIO_FR_conf );
	Foward_Motor;
}

void update_speed_motor(float speed){
  4009c8:	b570      	push	{r4, r5, r6, lr}
  4009ca:	4604      	mov	r4, r0
	//Verificando a necessidade de alterar a rotação do motor:
	if ( (speed < 0) && (MotorIsFoward) ){
  4009cc:	2100      	movs	r1, #0
  4009ce:	4b32      	ldr	r3, [pc, #200]	; (400a98 <update_speed_motor+0xd0>)
  4009d0:	4798      	blx	r3
  4009d2:	b198      	cbz	r0, 4009fc <update_speed_motor+0x34>
  4009d4:	2002      	movs	r0, #2
  4009d6:	4b31      	ldr	r3, [pc, #196]	; (400a9c <update_speed_motor+0xd4>)
  4009d8:	4798      	blx	r3
  4009da:	b978      	cbnz	r0, 4009fc <update_speed_motor+0x34>
		Reverse_Motor; //Invertendo rotação do Motor
  4009dc:	2002      	movs	r0, #2
  4009de:	4b30      	ldr	r3, [pc, #192]	; (400aa0 <update_speed_motor+0xd8>)
  4009e0:	4798      	blx	r3
		//speed = -speed;
		flag_revertion = !flag_revertion;
  4009e2:	4b30      	ldr	r3, [pc, #192]	; (400aa4 <update_speed_motor+0xdc>)
  4009e4:	781a      	ldrb	r2, [r3, #0]
  4009e6:	f1d2 0201 	rsbs	r2, r2, #1
  4009ea:	bf38      	it	cc
  4009ec:	2200      	movcc	r2, #0
  4009ee:	701a      	strb	r2, [r3, #0]
		hallA = 0;
  4009f0:	2300      	movs	r3, #0
  4009f2:	4a2d      	ldr	r2, [pc, #180]	; (400aa8 <update_speed_motor+0xe0>)
  4009f4:	7013      	strb	r3, [r2, #0]
		hallB = 0;
  4009f6:	4a2d      	ldr	r2, [pc, #180]	; (400aac <update_speed_motor+0xe4>)
  4009f8:	7013      	strb	r3, [r2, #0]
  4009fa:	e01c      	b.n	400a36 <update_speed_motor+0x6e>
	} else if ( (speed > 0) && (MotorIsReverse) ) {
  4009fc:	4620      	mov	r0, r4
  4009fe:	2100      	movs	r1, #0
  400a00:	4b2b      	ldr	r3, [pc, #172]	; (400ab0 <update_speed_motor+0xe8>)
  400a02:	4798      	blx	r3
  400a04:	b190      	cbz	r0, 400a2c <update_speed_motor+0x64>
  400a06:	2002      	movs	r0, #2
  400a08:	4b24      	ldr	r3, [pc, #144]	; (400a9c <update_speed_motor+0xd4>)
  400a0a:	4798      	blx	r3
  400a0c:	b170      	cbz	r0, 400a2c <update_speed_motor+0x64>
		Foward_Motor;
  400a0e:	2002      	movs	r0, #2
  400a10:	4b28      	ldr	r3, [pc, #160]	; (400ab4 <update_speed_motor+0xec>)
  400a12:	4798      	blx	r3
		flag_revertion = !flag_revertion;
  400a14:	4b23      	ldr	r3, [pc, #140]	; (400aa4 <update_speed_motor+0xdc>)
  400a16:	781a      	ldrb	r2, [r3, #0]
  400a18:	f1d2 0201 	rsbs	r2, r2, #1
  400a1c:	bf38      	it	cc
  400a1e:	2200      	movcc	r2, #0
  400a20:	701a      	strb	r2, [r3, #0]
		hallA = 0;
  400a22:	2300      	movs	r3, #0
  400a24:	4a20      	ldr	r2, [pc, #128]	; (400aa8 <update_speed_motor+0xe0>)
  400a26:	7013      	strb	r3, [r2, #0]
		hallB = 0;
  400a28:	4a20      	ldr	r2, [pc, #128]	; (400aac <update_speed_motor+0xe4>)
  400a2a:	7013      	strb	r3, [r2, #0]
	}
	
	if (speed < 0){
  400a2c:	4620      	mov	r0, r4
  400a2e:	2100      	movs	r1, #0
  400a30:	4b19      	ldr	r3, [pc, #100]	; (400a98 <update_speed_motor+0xd0>)
  400a32:	4798      	blx	r3
  400a34:	b108      	cbz	r0, 400a3a <update_speed_motor+0x72>
		speed = -speed;
  400a36:	f104 4400 	add.w	r4, r4, #2147483648	; 0x80000000
	}
	
	if (speed > MOTOR_MAX_RPM){
  400a3a:	4620      	mov	r0, r4
  400a3c:	4b1e      	ldr	r3, [pc, #120]	; (400ab8 <update_speed_motor+0xf0>)
  400a3e:	4798      	blx	r3
  400a40:	a311      	add	r3, pc, #68	; (adr r3, 400a88 <update_speed_motor+0xc0>)
  400a42:	e9d3 2300 	ldrd	r2, r3, [r3]
  400a46:	4d1d      	ldr	r5, [pc, #116]	; (400abc <update_speed_motor+0xf4>)
  400a48:	47a8      	blx	r5
  400a4a:	b100      	cbz	r0, 400a4e <update_speed_motor+0x86>
		speed = MOTOR_MAX_RPM;
  400a4c:	4c1c      	ldr	r4, [pc, #112]	; (400ac0 <update_speed_motor+0xf8>)
	}
	//Transformar Valor de RPM para DAC(0-1023)
	uint32_t dac_val = speed*RPMtoDAC + yo;
  400a4e:	4620      	mov	r0, r4
  400a50:	4b19      	ldr	r3, [pc, #100]	; (400ab8 <update_speed_motor+0xf0>)
  400a52:	4798      	blx	r3
  400a54:	a30e      	add	r3, pc, #56	; (adr r3, 400a90 <update_speed_motor+0xc8>)
  400a56:	e9d3 2300 	ldrd	r2, r3, [r3]
  400a5a:	4c1a      	ldr	r4, [pc, #104]	; (400ac4 <update_speed_motor+0xfc>)
  400a5c:	47a0      	blx	r4
  400a5e:	2200      	movs	r2, #0
  400a60:	2300      	movs	r3, #0
  400a62:	4c19      	ldr	r4, [pc, #100]	; (400ac8 <update_speed_motor+0x100>)
  400a64:	47a0      	blx	r4
  400a66:	4b19      	ldr	r3, [pc, #100]	; (400acc <update_speed_motor+0x104>)
  400a68:	4798      	blx	r3
  400a6a:	4606      	mov	r6, r0
	while((dacc_get_interrupt_status(DACC) & DACC_ISR_TXRDY) != DACC_ISR_TXRDY);
  400a6c:	4d18      	ldr	r5, [pc, #96]	; (400ad0 <update_speed_motor+0x108>)
  400a6e:	4c19      	ldr	r4, [pc, #100]	; (400ad4 <update_speed_motor+0x10c>)
  400a70:	4628      	mov	r0, r5
  400a72:	47a0      	blx	r4
  400a74:	f010 0f01 	tst.w	r0, #1
  400a78:	d0fa      	beq.n	400a70 <update_speed_motor+0xa8>
	dacc_write_conversion_data(DACC, dac_val);
  400a7a:	4815      	ldr	r0, [pc, #84]	; (400ad0 <update_speed_motor+0x108>)
  400a7c:	4631      	mov	r1, r6
  400a7e:	4b16      	ldr	r3, [pc, #88]	; (400ad8 <update_speed_motor+0x110>)
  400a80:	4798      	blx	r3
  400a82:	bd70      	pop	{r4, r5, r6, pc}
  400a84:	f3af 8000 	nop.w
  400a88:	0346dc5d 	.word	0x0346dc5d
  400a8c:	40bd8b78 	.word	0x40bd8b78
  400a90:	1eb851ec 	.word	0x1eb851ec
  400a94:	3fc1eb85 	.word	0x3fc1eb85
  400a98:	004034d5 	.word	0x004034d5
  400a9c:	00401711 	.word	0x00401711
  400aa0:	0040172d 	.word	0x0040172d
  400aa4:	200000e4 	.word	0x200000e4
  400aa8:	200009e1 	.word	0x200009e1
  400aac:	200009e2 	.word	0x200009e2
  400ab0:	00403511 	.word	0x00403511
  400ab4:	00401749 	.word	0x00401749
  400ab8:	004028c1 	.word	0x004028c1
  400abc:	00402e89 	.word	0x00402e89
  400ac0:	45ec5bc0 	.word	0x45ec5bc0
  400ac4:	00402969 	.word	0x00402969
  400ac8:	00402605 	.word	0x00402605
  400acc:	00402e9d 	.word	0x00402e9d
  400ad0:	4003c000 	.word	0x4003c000
  400ad4:	00401399 	.word	0x00401399
  400ad8:	0040139d 	.word	0x0040139d
  400adc:	f3af 8000 	nop.w

00400ae0 <update_speed_motor_dac>:
}

void update_speed_motor_dac(float dac_float){
  400ae0:	b570      	push	{r4, r5, r6, lr}
  400ae2:	4605      	mov	r5, r0
	dac_float = -dac_float;
  400ae4:	f100 4400 	add.w	r4, r0, #2147483648	; 0x80000000
	//Verificando a necessidade de alterar a rotação do motor:
	if ( (dac_float < 0) && (MotorIsFoward) ){
  400ae8:	4620      	mov	r0, r4
  400aea:	2100      	movs	r1, #0
  400aec:	4b25      	ldr	r3, [pc, #148]	; (400b84 <update_speed_motor_dac+0xa4>)
  400aee:	4798      	blx	r3
  400af0:	b198      	cbz	r0, 400b1a <update_speed_motor_dac+0x3a>
  400af2:	2002      	movs	r0, #2
  400af4:	4b24      	ldr	r3, [pc, #144]	; (400b88 <update_speed_motor_dac+0xa8>)
  400af6:	4798      	blx	r3
  400af8:	b978      	cbnz	r0, 400b1a <update_speed_motor_dac+0x3a>
		Reverse_Motor; //Invertendo rotação do Motor
  400afa:	2002      	movs	r0, #2
  400afc:	4b23      	ldr	r3, [pc, #140]	; (400b8c <update_speed_motor_dac+0xac>)
  400afe:	4798      	blx	r3
		flag_revertion = !flag_revertion;
  400b00:	4b23      	ldr	r3, [pc, #140]	; (400b90 <update_speed_motor_dac+0xb0>)
  400b02:	781a      	ldrb	r2, [r3, #0]
  400b04:	f1d2 0201 	rsbs	r2, r2, #1
  400b08:	bf38      	it	cc
  400b0a:	2200      	movcc	r2, #0
  400b0c:	701a      	strb	r2, [r3, #0]
		hallA = 0;
  400b0e:	2300      	movs	r3, #0
  400b10:	4a20      	ldr	r2, [pc, #128]	; (400b94 <update_speed_motor_dac+0xb4>)
  400b12:	7013      	strb	r3, [r2, #0]
		hallB = 0;
  400b14:	4a20      	ldr	r2, [pc, #128]	; (400b98 <update_speed_motor_dac+0xb8>)
  400b16:	7013      	strb	r3, [r2, #0]
  400b18:	e01c      	b.n	400b54 <update_speed_motor_dac+0x74>
	} else if ( (dac_float > 0) && (MotorIsReverse) ) {
  400b1a:	4620      	mov	r0, r4
  400b1c:	2100      	movs	r1, #0
  400b1e:	4b1f      	ldr	r3, [pc, #124]	; (400b9c <update_speed_motor_dac+0xbc>)
  400b20:	4798      	blx	r3
  400b22:	b190      	cbz	r0, 400b4a <update_speed_motor_dac+0x6a>
  400b24:	2002      	movs	r0, #2
  400b26:	4b18      	ldr	r3, [pc, #96]	; (400b88 <update_speed_motor_dac+0xa8>)
  400b28:	4798      	blx	r3
  400b2a:	b170      	cbz	r0, 400b4a <update_speed_motor_dac+0x6a>
		Foward_Motor;
  400b2c:	2002      	movs	r0, #2
  400b2e:	4b1c      	ldr	r3, [pc, #112]	; (400ba0 <update_speed_motor_dac+0xc0>)
  400b30:	4798      	blx	r3
		flag_revertion = !flag_revertion;
  400b32:	4b17      	ldr	r3, [pc, #92]	; (400b90 <update_speed_motor_dac+0xb0>)
  400b34:	781a      	ldrb	r2, [r3, #0]
  400b36:	f1d2 0201 	rsbs	r2, r2, #1
  400b3a:	bf38      	it	cc
  400b3c:	2200      	movcc	r2, #0
  400b3e:	701a      	strb	r2, [r3, #0]
		hallA = 0;
  400b40:	2300      	movs	r3, #0
  400b42:	4a14      	ldr	r2, [pc, #80]	; (400b94 <update_speed_motor_dac+0xb4>)
  400b44:	7013      	strb	r3, [r2, #0]
		hallB = 0;
  400b46:	4a14      	ldr	r2, [pc, #80]	; (400b98 <update_speed_motor_dac+0xb8>)
  400b48:	7013      	strb	r3, [r2, #0]
	}
	
	if (dac_float < 0){
  400b4a:	4620      	mov	r0, r4
  400b4c:	2100      	movs	r1, #0
  400b4e:	4b0d      	ldr	r3, [pc, #52]	; (400b84 <update_speed_motor_dac+0xa4>)
  400b50:	4798      	blx	r3
  400b52:	b100      	cbz	r0, 400b56 <update_speed_motor_dac+0x76>
		dac_float = -dac_float;
  400b54:	462c      	mov	r4, r5
	}
	
	if (dac_float > DACC_MAX_DATA){
  400b56:	4620      	mov	r0, r4
  400b58:	4912      	ldr	r1, [pc, #72]	; (400ba4 <update_speed_motor_dac+0xc4>)
  400b5a:	4b10      	ldr	r3, [pc, #64]	; (400b9c <update_speed_motor_dac+0xbc>)
  400b5c:	4798      	blx	r3
  400b5e:	b100      	cbz	r0, 400b62 <update_speed_motor_dac+0x82>
		dac_float = DACC_MAX_DATA;
  400b60:	4c10      	ldr	r4, [pc, #64]	; (400ba4 <update_speed_motor_dac+0xc4>)
	}
	//Transformar Valor de RPM para DAC(0-1023)
	uint32_t dac_value = dac_float;
  400b62:	4620      	mov	r0, r4
  400b64:	4b10      	ldr	r3, [pc, #64]	; (400ba8 <update_speed_motor_dac+0xc8>)
  400b66:	4798      	blx	r3
  400b68:	4606      	mov	r6, r0
	while((dacc_get_interrupt_status(DACC) & DACC_ISR_TXRDY) != DACC_ISR_TXRDY);
  400b6a:	4d10      	ldr	r5, [pc, #64]	; (400bac <update_speed_motor_dac+0xcc>)
  400b6c:	4c10      	ldr	r4, [pc, #64]	; (400bb0 <update_speed_motor_dac+0xd0>)
  400b6e:	4628      	mov	r0, r5
  400b70:	47a0      	blx	r4
  400b72:	f010 0f01 	tst.w	r0, #1
  400b76:	d0fa      	beq.n	400b6e <update_speed_motor_dac+0x8e>
	dacc_write_conversion_data(DACC, dac_value);
  400b78:	480c      	ldr	r0, [pc, #48]	; (400bac <update_speed_motor_dac+0xcc>)
  400b7a:	4631      	mov	r1, r6
  400b7c:	4b0d      	ldr	r3, [pc, #52]	; (400bb4 <update_speed_motor_dac+0xd4>)
  400b7e:	4798      	blx	r3
  400b80:	bd70      	pop	{r4, r5, r6, pc}
  400b82:	bf00      	nop
  400b84:	004034d5 	.word	0x004034d5
  400b88:	00401711 	.word	0x00401711
  400b8c:	0040172d 	.word	0x0040172d
  400b90:	200000e4 	.word	0x200000e4
  400b94:	200009e1 	.word	0x200009e1
  400b98:	200009e2 	.word	0x200009e2
  400b9c:	00403511 	.word	0x00403511
  400ba0:	00401749 	.word	0x00401749
  400ba4:	447fc000 	.word	0x447fc000
  400ba8:	00403525 	.word	0x00403525
  400bac:	4003c000 	.word	0x4003c000
  400bb0:	00401399 	.word	0x00401399
  400bb4:	0040139d 	.word	0x0040139d

00400bb8 <init_speed_motor>:
	return new_speed;
}

void init_speed_motor(float *speed){
	for (uint32_t j = 0; j < SIZE_SPEED; j++){
		speed[j] = 0;
  400bb8:	2300      	movs	r3, #0
  400bba:	6003      	str	r3, [r0, #0]
		speed_measure[j] = 0;
  400bbc:	4a04      	ldr	r2, [pc, #16]	; (400bd0 <init_speed_motor+0x18>)
  400bbe:	6013      	str	r3, [r2, #0]
	return new_speed;
}

void init_speed_motor(float *speed){
	for (uint32_t j = 0; j < SIZE_SPEED; j++){
		speed[j] = 0;
  400bc0:	6043      	str	r3, [r0, #4]
		speed_measure[j] = 0;
  400bc2:	6053      	str	r3, [r2, #4]
	return new_speed;
}

void init_speed_motor(float *speed){
	for (uint32_t j = 0; j < SIZE_SPEED; j++){
		speed[j] = 0;
  400bc4:	6083      	str	r3, [r0, #8]
		speed_measure[j] = 0;
  400bc6:	6093      	str	r3, [r2, #8]
	}
	flag_speed = SPEED_DUTY;
  400bc8:	2200      	movs	r2, #0
  400bca:	4b02      	ldr	r3, [pc, #8]	; (400bd4 <init_speed_motor+0x1c>)
  400bcc:	701a      	strb	r2, [r3, #0]
  400bce:	4770      	bx	lr
  400bd0:	200009c8 	.word	0x200009c8
  400bd4:	200009e0 	.word	0x200009e0

00400bd8 <measure_speed_freq>:
		}
	}*/
	speed[0] = speed_measure[0];
}

void measure_speed_freq(float *s_freq){
  400bd8:	b538      	push	{r3, r4, r5, lr}
  400bda:	4604      	mov	r4, r0
	// Em RPM:
	if (capture_rb_freq != 0){
  400bdc:	4b0e      	ldr	r3, [pc, #56]	; (400c18 <measure_speed_freq+0x40>)
  400bde:	6818      	ldr	r0, [r3, #0]
  400be0:	b1b0      	cbz	r0, 400c10 <measure_speed_freq+0x38>
		*s_freq = ((float)((float)(sysclk_get_peripheral_bus_hz(TC0) / divisors[TC_CAPTURE_TCCLKS])) / (capture_rb_freq))*RPStoRPM;
  400be2:	4b0e      	ldr	r3, [pc, #56]	; (400c1c <measure_speed_freq+0x44>)
  400be4:	4798      	blx	r3
  400be6:	4601      	mov	r1, r0
  400be8:	480d      	ldr	r0, [pc, #52]	; (400c20 <measure_speed_freq+0x48>)
  400bea:	4b0e      	ldr	r3, [pc, #56]	; (400c24 <measure_speed_freq+0x4c>)
  400bec:	4798      	blx	r3
  400bee:	4d0e      	ldr	r5, [pc, #56]	; (400c28 <measure_speed_freq+0x50>)
  400bf0:	490e      	ldr	r1, [pc, #56]	; (400c2c <measure_speed_freq+0x54>)
  400bf2:	47a8      	blx	r5
  400bf4:	f04f 5178 	mov.w	r1, #1040187392	; 0x3e000000
  400bf8:	47a8      	blx	r5
  400bfa:	6020      	str	r0, [r4, #0]
		capture_rb_freq = 0;
  400bfc:	2200      	movs	r2, #0
  400bfe:	4b06      	ldr	r3, [pc, #24]	; (400c18 <measure_speed_freq+0x40>)
  400c00:	601a      	str	r2, [r3, #0]
		if (flag_neg){
  400c02:	4b0b      	ldr	r3, [pc, #44]	; (400c30 <measure_speed_freq+0x58>)
  400c04:	781b      	ldrb	r3, [r3, #0]
  400c06:	b12b      	cbz	r3, 400c14 <measure_speed_freq+0x3c>
			*s_freq = - *s_freq;
  400c08:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  400c0c:	6020      	str	r0, [r4, #0]
  400c0e:	bd38      	pop	{r3, r4, r5, pc}
		}
	} else {
		*s_freq = 0;
  400c10:	2300      	movs	r3, #0
  400c12:	6023      	str	r3, [r4, #0]
  400c14:	bd38      	pop	{r3, r4, r5, pc}
  400c16:	bf00      	nop
  400c18:	200009d4 	.word	0x200009d4
  400c1c:	004030e9 	.word	0x004030e9
  400c20:	49b71b00 	.word	0x49b71b00
  400c24:	00403301 	.word	0x00403301
  400c28:	00403199 	.word	0x00403199
  400c2c:	42700000 	.word	0x42700000
  400c30:	200009e3 	.word	0x200009e3

00400c34 <measure_speed_duty>:
	}
}

void measure_speed_duty(float *s_duty){
  400c34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  400c36:	4605      	mov	r5, r0
	// Definir Fator_Duty
	if ( (capture_rb_duty != 0) && (capture_ra_duty != 0) ){
  400c38:	4b14      	ldr	r3, [pc, #80]	; (400c8c <measure_speed_duty+0x58>)
  400c3a:	681c      	ldr	r4, [r3, #0]
  400c3c:	b314      	cbz	r4, 400c84 <measure_speed_duty+0x50>
  400c3e:	4b14      	ldr	r3, [pc, #80]	; (400c90 <measure_speed_duty+0x5c>)
  400c40:	6818      	ldr	r0, [r3, #0]
  400c42:	b1f8      	cbz	r0, 400c84 <measure_speed_duty+0x50>
		*s_duty = ((1-((float)capture_ra_duty/capture_rb_duty))*100)*Fator_Duty;
  400c44:	4e13      	ldr	r6, [pc, #76]	; (400c94 <measure_speed_duty+0x60>)
  400c46:	47b0      	blx	r6
  400c48:	4607      	mov	r7, r0
  400c4a:	4620      	mov	r0, r4
  400c4c:	47b0      	blx	r6
  400c4e:	4601      	mov	r1, r0
  400c50:	4638      	mov	r0, r7
  400c52:	4b11      	ldr	r3, [pc, #68]	; (400c98 <measure_speed_duty+0x64>)
  400c54:	4798      	blx	r3
  400c56:	4601      	mov	r1, r0
  400c58:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  400c5c:	4b0f      	ldr	r3, [pc, #60]	; (400c9c <measure_speed_duty+0x68>)
  400c5e:	4798      	blx	r3
  400c60:	4c0f      	ldr	r4, [pc, #60]	; (400ca0 <measure_speed_duty+0x6c>)
  400c62:	4910      	ldr	r1, [pc, #64]	; (400ca4 <measure_speed_duty+0x70>)
  400c64:	47a0      	blx	r4
  400c66:	4910      	ldr	r1, [pc, #64]	; (400ca8 <measure_speed_duty+0x74>)
  400c68:	47a0      	blx	r4
  400c6a:	6028      	str	r0, [r5, #0]
		capture_rb_duty = 0;
  400c6c:	2300      	movs	r3, #0
  400c6e:	4a07      	ldr	r2, [pc, #28]	; (400c8c <measure_speed_duty+0x58>)
  400c70:	6013      	str	r3, [r2, #0]
		capture_ra_duty = 0;
  400c72:	4a07      	ldr	r2, [pc, #28]	; (400c90 <measure_speed_duty+0x5c>)
  400c74:	6013      	str	r3, [r2, #0]
		if (flag_neg){
  400c76:	4b0d      	ldr	r3, [pc, #52]	; (400cac <measure_speed_duty+0x78>)
  400c78:	781b      	ldrb	r3, [r3, #0]
  400c7a:	b12b      	cbz	r3, 400c88 <measure_speed_duty+0x54>
			*s_duty = -*s_duty;
  400c7c:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  400c80:	6028      	str	r0, [r5, #0]
  400c82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		}
	} else {
		*s_duty = 0;
  400c84:	2300      	movs	r3, #0
  400c86:	602b      	str	r3, [r5, #0]
  400c88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400c8a:	bf00      	nop
  400c8c:	200009d8 	.word	0x200009d8
  400c90:	200009dc 	.word	0x200009dc
  400c94:	004030e9 	.word	0x004030e9
  400c98:	00403301 	.word	0x00403301
  400c9c:	00402f85 	.word	0x00402f85
  400ca0:	00403199 	.word	0x00403199
  400ca4:	42c80000 	.word	0x42c80000
  400ca8:	42a00000 	.word	0x42a00000
  400cac:	200009e3 	.word	0x200009e3

00400cb0 <measure_speed>:
		speed_measure[j] = 0;
	}
	flag_speed = SPEED_DUTY;
}

void measure_speed (float *speed){
  400cb0:	b570      	push	{r4, r5, r6, lr}
  400cb2:	4605      	mov	r5, r0
	shift_right(&speed_measure,SIZE_SPEED);
  400cb4:	481c      	ldr	r0, [pc, #112]	; (400d28 <measure_speed+0x78>)
  400cb6:	2103      	movs	r1, #3
  400cb8:	4b1c      	ldr	r3, [pc, #112]	; (400d2c <measure_speed+0x7c>)
  400cba:	4798      	blx	r3
	
	//Medição de velocidade pela Duty:
	if (flag_speed == SPEED_DUTY){
  400cbc:	4b1c      	ldr	r3, [pc, #112]	; (400d30 <measure_speed+0x80>)
  400cbe:	781b      	ldrb	r3, [r3, #0]
  400cc0:	f013 0fff 	tst.w	r3, #255	; 0xff
  400cc4:	d10c      	bne.n	400ce0 <measure_speed+0x30>
		measure_speed_duty(&speed_measure);
  400cc6:	4c18      	ldr	r4, [pc, #96]	; (400d28 <measure_speed+0x78>)
  400cc8:	4620      	mov	r0, r4
  400cca:	4b1a      	ldr	r3, [pc, #104]	; (400d34 <measure_speed+0x84>)
  400ccc:	4798      	blx	r3
		if (speed_measure[0] > MAX_DUTY){
  400cce:	6820      	ldr	r0, [r4, #0]
  400cd0:	4919      	ldr	r1, [pc, #100]	; (400d38 <measure_speed+0x88>)
  400cd2:	4b1a      	ldr	r3, [pc, #104]	; (400d3c <measure_speed+0x8c>)
  400cd4:	4798      	blx	r3
  400cd6:	b1a0      	cbz	r0, 400d02 <measure_speed+0x52>
			flag_speed = SPEED_FREQ;
  400cd8:	2201      	movs	r2, #1
  400cda:	4b15      	ldr	r3, [pc, #84]	; (400d30 <measure_speed+0x80>)
  400cdc:	701a      	strb	r2, [r3, #0]
  400cde:	e010      	b.n	400d02 <measure_speed+0x52>
		}
	} 
	//Medição de velocidade pela Freq:
	else if (flag_speed == SPEED_FREQ){
  400ce0:	4b13      	ldr	r3, [pc, #76]	; (400d30 <measure_speed+0x80>)
  400ce2:	781b      	ldrb	r3, [r3, #0]
  400ce4:	b2db      	uxtb	r3, r3
  400ce6:	2b01      	cmp	r3, #1
  400ce8:	d10b      	bne.n	400d02 <measure_speed+0x52>
		measure_speed_freq(speed);
  400cea:	4628      	mov	r0, r5
  400cec:	4b14      	ldr	r3, [pc, #80]	; (400d40 <measure_speed+0x90>)
  400cee:	4798      	blx	r3
		if (speed_measure[0] < MIN_FREQ){
  400cf0:	4b0d      	ldr	r3, [pc, #52]	; (400d28 <measure_speed+0x78>)
  400cf2:	6818      	ldr	r0, [r3, #0]
  400cf4:	4913      	ldr	r1, [pc, #76]	; (400d44 <measure_speed+0x94>)
  400cf6:	4b14      	ldr	r3, [pc, #80]	; (400d48 <measure_speed+0x98>)
  400cf8:	4798      	blx	r3
  400cfa:	b110      	cbz	r0, 400d02 <measure_speed+0x52>
			flag_speed = SPEED_DUTY;
  400cfc:	2200      	movs	r2, #0
  400cfe:	4b0c      	ldr	r3, [pc, #48]	; (400d30 <measure_speed+0x80>)
  400d00:	701a      	strb	r2, [r3, #0]
		}
	}
	speed_measure[0] = speed_measure[0]*RPMtoRADs;	//Convertendo RPM para Rad/s
  400d02:	4c09      	ldr	r4, [pc, #36]	; (400d28 <measure_speed+0x78>)
  400d04:	6820      	ldr	r0, [r4, #0]
  400d06:	4b11      	ldr	r3, [pc, #68]	; (400d4c <measure_speed+0x9c>)
  400d08:	4798      	blx	r3
  400d0a:	a305      	add	r3, pc, #20	; (adr r3, 400d20 <measure_speed+0x70>)
  400d0c:	e9d3 2300 	ldrd	r2, r3, [r3]
  400d10:	4e0f      	ldr	r6, [pc, #60]	; (400d50 <measure_speed+0xa0>)
  400d12:	47b0      	blx	r6
  400d14:	4b0f      	ldr	r3, [pc, #60]	; (400d54 <measure_speed+0xa4>)
  400d16:	4798      	blx	r3
  400d18:	6020      	str	r0, [r4, #0]
		resp = ( (float) speed_measure[i]*Hd_Motor[i] );
		if (!isnan(resp)){
			filter += resp;
		}
	}*/
	speed[0] = speed_measure[0];
  400d1a:	6028      	str	r0, [r5, #0]
  400d1c:	bd70      	pop	{r4, r5, r6, pc}
  400d1e:	bf00      	nop
  400d20:	f38af49a 	.word	0xf38af49a
  400d24:	3fbacee9 	.word	0x3fbacee9
  400d28:	200009c8 	.word	0x200009c8
  400d2c:	00400555 	.word	0x00400555
  400d30:	200009e0 	.word	0x200009e0
  400d34:	00400c35 	.word	0x00400c35
  400d38:	44160000 	.word	0x44160000
  400d3c:	00403511 	.word	0x00403511
  400d40:	00400bd9 	.word	0x00400bd9
  400d44:	43fa0000 	.word	0x43fa0000
  400d48:	004034d5 	.word	0x004034d5
  400d4c:	004028c1 	.word	0x004028c1
  400d50:	00402969 	.word	0x00402969
  400d54:	00402edd 	.word	0x00402edd

00400d58 <config_hall_interrupt>:
	} else {
		*s_duty = 0;
	}
}

void config_hall_interrupt (void){
  400d58:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  400d5c:	b083      	sub	sp, #12
	pmc_enable_periph_clk(ID_HALL);
  400d5e:	200b      	movs	r0, #11
  400d60:	4b20      	ldr	r3, [pc, #128]	; (400de4 <config_hall_interrupt+0x8c>)
  400d62:	4798      	blx	r3
	
	pio_set_input(PIOA, GPIO_HALLB, PIO_DEFAULT);
  400d64:	4c20      	ldr	r4, [pc, #128]	; (400de8 <config_hall_interrupt+0x90>)
  400d66:	4620      	mov	r0, r4
  400d68:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  400d6c:	2200      	movs	r2, #0
  400d6e:	f8df 908c 	ldr.w	r9, [pc, #140]	; 400dfc <config_hall_interrupt+0xa4>
  400d72:	47c8      	blx	r9
	pio_pull_down(PIOA, GPIO_HALLB, ENABLE);
  400d74:	4620      	mov	r0, r4
  400d76:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  400d7a:	2201      	movs	r2, #1
  400d7c:	f8df 8080 	ldr.w	r8, [pc, #128]	; 400e00 <config_hall_interrupt+0xa8>
  400d80:	47c0      	blx	r8
	pio_handler_set(PIOA, ID_HALL, GPIO_HALLB, PIO_IT_RISE_EDGE, pin_riseedge_handler);
  400d82:	4f1a      	ldr	r7, [pc, #104]	; (400dec <config_hall_interrupt+0x94>)
  400d84:	9700      	str	r7, [sp, #0]
  400d86:	4620      	mov	r0, r4
  400d88:	210b      	movs	r1, #11
  400d8a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
  400d8e:	2370      	movs	r3, #112	; 0x70
  400d90:	4e17      	ldr	r6, [pc, #92]	; (400df0 <config_hall_interrupt+0x98>)
  400d92:	47b0      	blx	r6
	pio_enable_interrupt(PIOA, GPIO_HALLB);
  400d94:	4620      	mov	r0, r4
  400d96:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  400d9a:	4d16      	ldr	r5, [pc, #88]	; (400df4 <config_hall_interrupt+0x9c>)
  400d9c:	47a8      	blx	r5
	
	pio_set_input(PIOA, GPIO_HALLC, PIO_DEFAULT);
  400d9e:	4620      	mov	r0, r4
  400da0:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
  400da4:	2200      	movs	r2, #0
  400da6:	47c8      	blx	r9
	pio_pull_down(PIOA, GPIO_HALLC, ENABLE);
  400da8:	4620      	mov	r0, r4
  400daa:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
  400dae:	2201      	movs	r2, #1
  400db0:	47c0      	blx	r8
	pio_handler_set(PIOA, ID_HALL, GPIO_HALLC, PIO_IT_FALL_EDGE, pin_riseedge_handler);
  400db2:	9700      	str	r7, [sp, #0]
  400db4:	4620      	mov	r0, r4
  400db6:	210b      	movs	r1, #11
  400db8:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400dbc:	2350      	movs	r3, #80	; 0x50
  400dbe:	47b0      	blx	r6
	pio_enable_interrupt(PIOA, GPIO_HALLC);
  400dc0:	4620      	mov	r0, r4
  400dc2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
  400dc6:	47a8      	blx	r5

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  400dc8:	4b0b      	ldr	r3, [pc, #44]	; (400df8 <config_hall_interrupt+0xa0>)
  400dca:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400dce:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  400dd2:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  400dd6:	2100      	movs	r1, #0
  400dd8:	f883 130b 	strb.w	r1, [r3, #779]	; 0x30b

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
  400ddc:	601a      	str	r2, [r3, #0]
	
	NVIC_DisableIRQ(PIOA_IRQn);
	NVIC_ClearPendingIRQ(PIOA_IRQn);
	NVIC_SetPriority(PIOA_IRQn, 0);
	NVIC_EnableIRQ(PIOA_IRQn);
}
  400dde:	b003      	add	sp, #12
  400de0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  400de4:	00401b41 	.word	0x00401b41
  400de8:	400e0e00 	.word	0x400e0e00
  400dec:	00400989 	.word	0x00400989
  400df0:	004019e1 	.word	0x004019e1
  400df4:	00401701 	.word	0x00401701
  400df8:	e000e100 	.word	0xe000e100
  400dfc:	00401665 	.word	0x00401665
  400e00:	004016c1 	.word	0x004016c1

00400e04 <config_dacc>:

void config_dacc(void){
  400e04:	b538      	push	{r3, r4, r5, lr}
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400e06:	201e      	movs	r0, #30
  400e08:	4b10      	ldr	r3, [pc, #64]	; (400e4c <config_dacc+0x48>)
  400e0a:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_DACC);
	/* Reset DACC registers */
	dacc_reset(DACC);
  400e0c:	4c10      	ldr	r4, [pc, #64]	; (400e50 <config_dacc+0x4c>)
  400e0e:	4620      	mov	r0, r4
  400e10:	4b10      	ldr	r3, [pc, #64]	; (400e54 <config_dacc+0x50>)
  400e12:	4798      	blx	r3
	/* Half-Word transfer mode */
	dacc_set_transfer_mode(DACC, 0);
  400e14:	4620      	mov	r0, r4
  400e16:	2100      	movs	r1, #0
  400e18:	4b0f      	ldr	r3, [pc, #60]	; (400e58 <config_dacc+0x54>)
  400e1a:	4798      	blx	r3
	/* Timing:
	 * startup                - 0x10 (17 clocks)
	 * internal trigger clock - 0x60 (96 clocks)
	 */
	dacc_set_timing(DACC, 0x10, 0x60);
  400e1c:	4620      	mov	r0, r4
  400e1e:	2110      	movs	r1, #16
  400e20:	2260      	movs	r2, #96	; 0x60
  400e22:	4b0e      	ldr	r3, [pc, #56]	; (400e5c <config_dacc+0x58>)
  400e24:	4798      	blx	r3
	/*External trigger mode disabled. DACC in free running mode.*/
	dacc_disable_trigger(DACC);
  400e26:	4620      	mov	r0, r4
  400e28:	4b0d      	ldr	r3, [pc, #52]	; (400e60 <config_dacc+0x5c>)
  400e2a:	4798      	blx	r3
	/* Enable DAC */
	dacc_enable(DACC);
  400e2c:	4620      	mov	r0, r4
  400e2e:	4b0d      	ldr	r3, [pc, #52]	; (400e64 <config_dacc+0x60>)
  400e30:	4798      	blx	r3
	
	while((dacc_get_interrupt_status(DACC) & DACC_ISR_TXRDY) != DACC_ISR_TXRDY);
  400e32:	4625      	mov	r5, r4
  400e34:	4c0c      	ldr	r4, [pc, #48]	; (400e68 <config_dacc+0x64>)
  400e36:	4628      	mov	r0, r5
  400e38:	47a0      	blx	r4
  400e3a:	f010 0f01 	tst.w	r0, #1
  400e3e:	d0fa      	beq.n	400e36 <config_dacc+0x32>
	dacc_write_conversion_data(DACC, 0);
  400e40:	4803      	ldr	r0, [pc, #12]	; (400e50 <config_dacc+0x4c>)
  400e42:	2100      	movs	r1, #0
  400e44:	4b09      	ldr	r3, [pc, #36]	; (400e6c <config_dacc+0x68>)
  400e46:	4798      	blx	r3
  400e48:	bd38      	pop	{r3, r4, r5, pc}
  400e4a:	bf00      	nop
  400e4c:	00401b41 	.word	0x00401b41
  400e50:	4003c000 	.word	0x4003c000
  400e54:	0040136d 	.word	0x0040136d
  400e58:	00401381 	.word	0x00401381
  400e5c:	004013ad 	.word	0x004013ad
  400e60:	00401375 	.word	0x00401375
  400e64:	004013a1 	.word	0x004013a1
  400e68:	00401399 	.word	0x00401399
  400e6c:	0040139d 	.word	0x0040139d

00400e70 <config_tccapture_freq>:
}

void config_tccapture_freq(void){
  400e70:	b510      	push	{r4, lr}
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
  400e72:	4b18      	ldr	r3, [pc, #96]	; (400ed4 <config_tccapture_freq+0x64>)
  400e74:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  400e78:	661a      	str	r2, [r3, #96]	; 0x60

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  400e7a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  400e7e:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  400e80:	625a      	str	r2, [r3, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  400e82:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
  400e86:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400e88:	4311      	orrs	r1, r2
  400e8a:	6719      	str	r1, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  400e8c:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400e8e:	f021 6180 	bic.w	r1, r1, #67108864	; 0x4000000
  400e92:	6759      	str	r1, [r3, #116]	; 0x74
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400e94:	605a      	str	r2, [r3, #4]
  400e96:	2019      	movs	r0, #25
  400e98:	4b0f      	ldr	r3, [pc, #60]	; (400ed8 <config_tccapture_freq+0x68>)
  400e9a:	4798      	blx	r3
	/** Disable I/O to enable peripheral mode) */
	ioport_disable_pin(PIN_TC0_TIOA2);
	
	sysclk_enable_peripheral_clock(ID_TC2);
	
	tc_init(TC0, TC_CHANNEL_CAP_FREQ,
  400e9c:	4c0f      	ldr	r4, [pc, #60]	; (400edc <config_tccapture_freq+0x6c>)
  400e9e:	4620      	mov	r0, r4
  400ea0:	2102      	movs	r1, #2
  400ea2:	4a0f      	ldr	r2, [pc, #60]	; (400ee0 <config_tccapture_freq+0x70>)
  400ea4:	4b0f      	ldr	r3, [pc, #60]	; (400ee4 <config_tccapture_freq+0x74>)
  400ea6:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  400ea8:	4b0f      	ldr	r3, [pc, #60]	; (400ee8 <config_tccapture_freq+0x78>)
  400eaa:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  400eae:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  400eb2:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  400eb6:	2100      	movs	r1, #0
  400eb8:	f883 1319 	strb.w	r1, [r3, #793]	; 0x319

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
  400ebc:	601a      	str	r2, [r3, #0]
	NVIC_DisableIRQ(TC2_IRQn);
	NVIC_ClearPendingIRQ(TC2_IRQn);
	NVIC_SetPriority(TC2_IRQn, 0);
	NVIC_EnableIRQ(TC2_IRQn);
	
	tc_enable_interrupt(TC0, TC_CHANNEL_CAP_FREQ, TC_IER_LDRBS);
  400ebe:	4620      	mov	r0, r4
  400ec0:	2102      	movs	r1, #2
  400ec2:	2240      	movs	r2, #64	; 0x40
  400ec4:	4b09      	ldr	r3, [pc, #36]	; (400eec <config_tccapture_freq+0x7c>)
  400ec6:	4798      	blx	r3
	tc_start(TC0, TC_CHANNEL_CAP_FREQ);
  400ec8:	4620      	mov	r0, r4
  400eca:	2102      	movs	r1, #2
  400ecc:	4b08      	ldr	r3, [pc, #32]	; (400ef0 <config_tccapture_freq+0x80>)
  400ece:	4798      	blx	r3
  400ed0:	bd10      	pop	{r4, pc}
  400ed2:	bf00      	nop
  400ed4:	400e0e00 	.word	0x400e0e00
  400ed8:	00401b41 	.word	0x00401b41
  400edc:	40010000 	.word	0x40010000
  400ee0:	00090602 	.word	0x00090602
  400ee4:	004013c1 	.word	0x004013c1
  400ee8:	e000e100 	.word	0xe000e100
  400eec:	004013f5 	.word	0x004013f5
  400ef0:	004013dd 	.word	0x004013dd

00400ef4 <config_tccapture_duty>:
}

void config_tccapture_duty(void){
  400ef4:	b538      	push	{r3, r4, r5, lr}
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
  400ef6:	4b18      	ldr	r3, [pc, #96]	; (400f58 <config_tccapture_duty+0x64>)
  400ef8:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  400efc:	661a      	str	r2, [r3, #96]	; 0x60

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  400efe:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  400f02:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  400f04:	625a      	str	r2, [r3, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  400f06:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
  400f0a:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400f0c:	4311      	orrs	r1, r2
  400f0e:	6719      	str	r1, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  400f10:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400f12:	f421 0100 	bic.w	r1, r1, #8388608	; 0x800000
  400f16:	6759      	str	r1, [r3, #116]	; 0x74
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400f18:	605a      	str	r2, [r3, #4]
  400f1a:	201a      	movs	r0, #26
  400f1c:	4b0f      	ldr	r3, [pc, #60]	; (400f5c <config_tccapture_duty+0x68>)
  400f1e:	4798      	blx	r3
	/** Disable I/O to enable peripheral mode) */
	ioport_disable_pin(PIO_PC23_IDX);
	
	sysclk_enable_peripheral_clock(ID_TC3);
	
	tc_init(TC1, TC_CHANNEL_CAP_DUTY,
  400f20:	4d0f      	ldr	r5, [pc, #60]	; (400f60 <config_tccapture_duty+0x6c>)
  400f22:	4628      	mov	r0, r5
  400f24:	2100      	movs	r1, #0
  400f26:	4a0f      	ldr	r2, [pc, #60]	; (400f64 <config_tccapture_duty+0x70>)
  400f28:	4b0f      	ldr	r3, [pc, #60]	; (400f68 <config_tccapture_duty+0x74>)
  400f2a:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  400f2c:	4b0f      	ldr	r3, [pc, #60]	; (400f6c <config_tccapture_duty+0x78>)
  400f2e:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  400f32:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  400f36:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  400f3a:	2400      	movs	r4, #0
  400f3c:	f883 431a 	strb.w	r4, [r3, #794]	; 0x31a

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
  400f40:	601a      	str	r2, [r3, #0]
	NVIC_DisableIRQ(TC3_IRQn);
	NVIC_ClearPendingIRQ(TC3_IRQn);
	NVIC_SetPriority(TC3_IRQn, 0);
	NVIC_EnableIRQ(TC3_IRQn);
	
	tc_enable_interrupt(TC1, TC_CHANNEL_CAP_DUTY, TC_IER_LDRBS);
  400f42:	4628      	mov	r0, r5
  400f44:	4621      	mov	r1, r4
  400f46:	2240      	movs	r2, #64	; 0x40
  400f48:	4b09      	ldr	r3, [pc, #36]	; (400f70 <config_tccapture_duty+0x7c>)
  400f4a:	4798      	blx	r3
	tc_start(TC1, TC_CHANNEL_CAP_DUTY);
  400f4c:	4628      	mov	r0, r5
  400f4e:	4621      	mov	r1, r4
  400f50:	4b08      	ldr	r3, [pc, #32]	; (400f74 <config_tccapture_duty+0x80>)
  400f52:	4798      	blx	r3
  400f54:	bd38      	pop	{r3, r4, r5, pc}
  400f56:	bf00      	nop
  400f58:	400e1200 	.word	0x400e1200
  400f5c:	00401b41 	.word	0x00401b41
  400f60:	40014000 	.word	0x40014000
  400f64:	00090602 	.word	0x00090602
  400f68:	004013c1 	.word	0x004013c1
  400f6c:	e000e100 	.word	0xe000e100
  400f70:	004013f5 	.word	0x004013f5
  400f74:	004013dd 	.word	0x004013dd

00400f78 <config_motor>:

static float speed_measure[SIZE_SPEED];

static float Hd_Motor[] = {0.12, 0.7, 0.12};

void config_motor(void){
  400f78:	b508      	push	{r3, lr}
	/*DACC = PB13*/
	config_dacc();
  400f7a:	4b09      	ldr	r3, [pc, #36]	; (400fa0 <config_motor+0x28>)
  400f7c:	4798      	blx	r3
	update_speed_motor(0);
  400f7e:	2000      	movs	r0, #0
  400f80:	4b08      	ldr	r3, [pc, #32]	; (400fa4 <config_motor+0x2c>)
  400f82:	4798      	blx	r3
	/*TC_Freq = PA26*/
	config_tccapture_freq();
  400f84:	4b08      	ldr	r3, [pc, #32]	; (400fa8 <config_motor+0x30>)
  400f86:	4798      	blx	r3
	/*TC_Duty = PC23*/
	config_tccapture_duty();
  400f88:	4b08      	ldr	r3, [pc, #32]	; (400fac <config_motor+0x34>)
  400f8a:	4798      	blx	r3
	
	/*GPIO_HALLB = PA20
	  GPIO_HALLC = PA18*/
	config_hall_interrupt();
  400f8c:	4b08      	ldr	r3, [pc, #32]	; (400fb0 <config_motor+0x38>)
  400f8e:	4798      	blx	r3
	
	//CONFIGURANDO PORTA OPEN-DRAIN:
	gpio_configure_pin( GPIO_FR , GPIO_FR_conf );
  400f90:	2002      	movs	r0, #2
  400f92:	4908      	ldr	r1, [pc, #32]	; (400fb4 <config_motor+0x3c>)
  400f94:	4b08      	ldr	r3, [pc, #32]	; (400fb8 <config_motor+0x40>)
  400f96:	4798      	blx	r3
	Foward_Motor;
  400f98:	2002      	movs	r0, #2
  400f9a:	4b08      	ldr	r3, [pc, #32]	; (400fbc <config_motor+0x44>)
  400f9c:	4798      	blx	r3
  400f9e:	bd08      	pop	{r3, pc}
  400fa0:	00400e05 	.word	0x00400e05
  400fa4:	004009c9 	.word	0x004009c9
  400fa8:	00400e71 	.word	0x00400e71
  400fac:	00400ef5 	.word	0x00400ef5
  400fb0:	00400d59 	.word	0x00400d59
  400fb4:	38000004 	.word	0x38000004
  400fb8:	00401789 	.word	0x00401789
  400fbc:	00401749 	.word	0x00401749

00400fc0 <TC2_Handler>:
		hallA = 0;
		hallB = 0;
	}
}

void TC_FREQ_HANDLER(void){
  400fc0:	b508      	push	{r3, lr}
	if ((tc_get_status(TC0, TC_CHANNEL_CAP_FREQ) & TC_SR_LDRBS) == TC_SR_LDRBS) {
  400fc2:	480b      	ldr	r0, [pc, #44]	; (400ff0 <TC2_Handler+0x30>)
  400fc4:	2102      	movs	r1, #2
  400fc6:	4b0b      	ldr	r3, [pc, #44]	; (400ff4 <TC2_Handler+0x34>)
  400fc8:	4798      	blx	r3
  400fca:	f010 0f40 	tst.w	r0, #64	; 0x40
  400fce:	d00e      	beq.n	400fee <TC2_Handler+0x2e>
		capture_rb_freq = tc_read_rb(TC0, TC_CHANNEL_CAP_FREQ);
  400fd0:	4807      	ldr	r0, [pc, #28]	; (400ff0 <TC2_Handler+0x30>)
  400fd2:	2102      	movs	r1, #2
  400fd4:	4b08      	ldr	r3, [pc, #32]	; (400ff8 <TC2_Handler+0x38>)
  400fd6:	4798      	blx	r3
  400fd8:	4b08      	ldr	r3, [pc, #32]	; (400ffc <TC2_Handler+0x3c>)
  400fda:	6018      	str	r0, [r3, #0]
		
		hallA = 1;
  400fdc:	2201      	movs	r2, #1
  400fde:	4b08      	ldr	r3, [pc, #32]	; (401000 <TC2_Handler+0x40>)
  400fe0:	701a      	strb	r2, [r3, #0]
		if (hallB){
  400fe2:	4b08      	ldr	r3, [pc, #32]	; (401004 <TC2_Handler+0x44>)
  400fe4:	781b      	ldrb	r3, [r3, #0]
  400fe6:	b113      	cbz	r3, 400fee <TC2_Handler+0x2e>
			flag_neg = 0;
  400fe8:	2200      	movs	r2, #0
  400fea:	4b07      	ldr	r3, [pc, #28]	; (401008 <TC2_Handler+0x48>)
  400fec:	701a      	strb	r2, [r3, #0]
  400fee:	bd08      	pop	{r3, pc}
  400ff0:	40010000 	.word	0x40010000
  400ff4:	004013fd 	.word	0x004013fd
  400ff8:	004013ed 	.word	0x004013ed
  400ffc:	200009d4 	.word	0x200009d4
  401000:	200009e1 	.word	0x200009e1
  401004:	200009e2 	.word	0x200009e2
  401008:	200009e3 	.word	0x200009e3

0040100c <TC3_Handler>:
		}
	}
}

void TC_DUTY_HANDLER(void){
  40100c:	b510      	push	{r4, lr}
	if ((tc_get_status(TC1, TC_CHANNEL_CAP_DUTY) & TC_SR_LDRBS) == TC_SR_LDRBS) {
  40100e:	480a      	ldr	r0, [pc, #40]	; (401038 <TC3_Handler+0x2c>)
  401010:	2100      	movs	r1, #0
  401012:	4b0a      	ldr	r3, [pc, #40]	; (40103c <TC3_Handler+0x30>)
  401014:	4798      	blx	r3
  401016:	f010 0f40 	tst.w	r0, #64	; 0x40
  40101a:	d00c      	beq.n	401036 <TC3_Handler+0x2a>
		capture_ra_duty = tc_read_ra(TC1, TC_CHANNEL_CAP_DUTY);
  40101c:	4c06      	ldr	r4, [pc, #24]	; (401038 <TC3_Handler+0x2c>)
  40101e:	4620      	mov	r0, r4
  401020:	2100      	movs	r1, #0
  401022:	4b07      	ldr	r3, [pc, #28]	; (401040 <TC3_Handler+0x34>)
  401024:	4798      	blx	r3
  401026:	4b07      	ldr	r3, [pc, #28]	; (401044 <TC3_Handler+0x38>)
  401028:	6018      	str	r0, [r3, #0]
		capture_rb_duty = tc_read_rb(TC1, TC_CHANNEL_CAP_DUTY);
  40102a:	4620      	mov	r0, r4
  40102c:	2100      	movs	r1, #0
  40102e:	4b06      	ldr	r3, [pc, #24]	; (401048 <TC3_Handler+0x3c>)
  401030:	4798      	blx	r3
  401032:	4b06      	ldr	r3, [pc, #24]	; (40104c <TC3_Handler+0x40>)
  401034:	6018      	str	r0, [r3, #0]
  401036:	bd10      	pop	{r4, pc}
  401038:	40014000 	.word	0x40014000
  40103c:	004013fd 	.word	0x004013fd
  401040:	004013e5 	.word	0x004013e5
  401044:	200009dc 	.word	0x200009dc
  401048:	004013ed 	.word	0x004013ed
  40104c:	200009d8 	.word	0x200009d8

00401050 <SysTick_Handler>:
 *
 *  Process System Tick Event
 *  increments the timestamp counter.
 */
void SysTick_Handler(void){
	g_ul_ms_ticks++;
  401050:	4b08      	ldr	r3, [pc, #32]	; (401074 <SysTick_Handler+0x24>)
  401052:	681a      	ldr	r2, [r3, #0]
  401054:	3201      	adds	r2, #1
  401056:	601a      	str	r2, [r3, #0]
	
	if ( (g_ul_ms_ticks - cont_ticks) >= TIME_SAMPLE ){
  401058:	681a      	ldr	r2, [r3, #0]
  40105a:	4b07      	ldr	r3, [pc, #28]	; (401078 <SysTick_Handler+0x28>)
  40105c:	681b      	ldr	r3, [r3, #0]
  40105e:	1ad3      	subs	r3, r2, r3
  401060:	2b63      	cmp	r3, #99	; 0x63
  401062:	d906      	bls.n	401072 <SysTick_Handler+0x22>
		flag_time_sample = 1;
  401064:	2201      	movs	r2, #1
  401066:	4b05      	ldr	r3, [pc, #20]	; (40107c <SysTick_Handler+0x2c>)
  401068:	701a      	strb	r2, [r3, #0]
		cont_ticks = g_ul_ms_ticks;
  40106a:	4b02      	ldr	r3, [pc, #8]	; (401074 <SysTick_Handler+0x24>)
  40106c:	681a      	ldr	r2, [r3, #0]
  40106e:	4b02      	ldr	r3, [pc, #8]	; (401078 <SysTick_Handler+0x28>)
  401070:	601a      	str	r2, [r3, #0]
  401072:	4770      	bx	lr
  401074:	200009e8 	.word	0x200009e8
  401078:	200009e4 	.word	0x200009e4
  40107c:	200009ec 	.word	0x200009ec

00401080 <mdelay>:
 *  \param ul_dly_ticks  Delay to wait for, in milliseconds.
 */
void mdelay(uint32_t ul_dly_ticks){
	uint32_t ul_cur_ticks;

	ul_cur_ticks = g_ul_ms_ticks;
  401080:	4b03      	ldr	r3, [pc, #12]	; (401090 <mdelay+0x10>)
  401082:	6819      	ldr	r1, [r3, #0]
	while ((g_ul_ms_ticks - ul_cur_ticks) < ul_dly_ticks);
  401084:	461a      	mov	r2, r3
  401086:	6813      	ldr	r3, [r2, #0]
  401088:	1a5b      	subs	r3, r3, r1
  40108a:	4283      	cmp	r3, r0
  40108c:	d3fb      	bcc.n	401086 <mdelay+0x6>
}
  40108e:	4770      	bx	lr
  401090:	200009e8 	.word	0x200009e8

00401094 <config_timer>:
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
  401094:	4b06      	ldr	r3, [pc, #24]	; (4010b0 <config_timer+0x1c>)
  401096:	f241 22bf 	movw	r2, #4799	; 0x12bf
  40109a:	605a      	str	r2, [r3, #4]
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  40109c:	21f0      	movs	r1, #240	; 0xf0
  40109e:	4a05      	ldr	r2, [pc, #20]	; (4010b4 <config_timer+0x20>)
  4010a0:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
  4010a4:	2200      	movs	r2, #0
  4010a6:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
  4010a8:	2207      	movs	r2, #7
  4010aa:	601a      	str	r2, [r3, #0]
  4010ac:	4770      	bx	lr
  4010ae:	bf00      	nop
  4010b0:	e000e010 	.word	0xe000e010
  4010b4:	e000ed00 	.word	0xe000ed00

004010b8 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  4010b8:	b5f0      	push	{r4, r5, r6, r7, lr}
  4010ba:	b083      	sub	sp, #12
  4010bc:	4605      	mov	r5, r0
  4010be:	460c      	mov	r4, r1
	uint32_t val = 0;
  4010c0:	2300      	movs	r3, #0
  4010c2:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4010c4:	4b18      	ldr	r3, [pc, #96]	; (401128 <usart_serial_getchar+0x70>)
  4010c6:	4298      	cmp	r0, r3
  4010c8:	d107      	bne.n	4010da <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
  4010ca:	461f      	mov	r7, r3
  4010cc:	4e17      	ldr	r6, [pc, #92]	; (40112c <usart_serial_getchar+0x74>)
  4010ce:	4638      	mov	r0, r7
  4010d0:	4621      	mov	r1, r4
  4010d2:	47b0      	blx	r6
  4010d4:	2800      	cmp	r0, #0
  4010d6:	d1fa      	bne.n	4010ce <usart_serial_getchar+0x16>
  4010d8:	e017      	b.n	40110a <usart_serial_getchar+0x52>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4010da:	4b15      	ldr	r3, [pc, #84]	; (401130 <usart_serial_getchar+0x78>)
  4010dc:	4298      	cmp	r0, r3
  4010de:	d107      	bne.n	4010f0 <usart_serial_getchar+0x38>
		while (uart_read((Uart*)p_usart, data));
  4010e0:	461e      	mov	r6, r3
  4010e2:	4d12      	ldr	r5, [pc, #72]	; (40112c <usart_serial_getchar+0x74>)
  4010e4:	4630      	mov	r0, r6
  4010e6:	4621      	mov	r1, r4
  4010e8:	47a8      	blx	r5
  4010ea:	2800      	cmp	r0, #0
  4010ec:	d1fa      	bne.n	4010e4 <usart_serial_getchar+0x2c>
  4010ee:	e018      	b.n	401122 <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4010f0:	4b10      	ldr	r3, [pc, #64]	; (401134 <usart_serial_getchar+0x7c>)
  4010f2:	4298      	cmp	r0, r3
  4010f4:	d109      	bne.n	40110a <usart_serial_getchar+0x52>
		while (usart_read(p_usart, &val));
  4010f6:	461e      	mov	r6, r3
  4010f8:	4d0f      	ldr	r5, [pc, #60]	; (401138 <usart_serial_getchar+0x80>)
  4010fa:	4630      	mov	r0, r6
  4010fc:	a901      	add	r1, sp, #4
  4010fe:	47a8      	blx	r5
  401100:	2800      	cmp	r0, #0
  401102:	d1fa      	bne.n	4010fa <usart_serial_getchar+0x42>
		*data = (uint8_t)(val & 0xFF);
  401104:	9b01      	ldr	r3, [sp, #4]
  401106:	7023      	strb	r3, [r4, #0]
  401108:	e00b      	b.n	401122 <usart_serial_getchar+0x6a>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  40110a:	4b0c      	ldr	r3, [pc, #48]	; (40113c <usart_serial_getchar+0x84>)
  40110c:	429d      	cmp	r5, r3
  40110e:	d108      	bne.n	401122 <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
  401110:	461e      	mov	r6, r3
  401112:	4d09      	ldr	r5, [pc, #36]	; (401138 <usart_serial_getchar+0x80>)
  401114:	4630      	mov	r0, r6
  401116:	a901      	add	r1, sp, #4
  401118:	47a8      	blx	r5
  40111a:	2800      	cmp	r0, #0
  40111c:	d1fa      	bne.n	401114 <usart_serial_getchar+0x5c>
		*data = (uint8_t)(val & 0xFF);
  40111e:	9b01      	ldr	r3, [sp, #4]
  401120:	7023      	strb	r3, [r4, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  401122:	b003      	add	sp, #12
  401124:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401126:	bf00      	nop
  401128:	400e0600 	.word	0x400e0600
  40112c:	00401455 	.word	0x00401455
  401130:	400e0800 	.word	0x400e0800
  401134:	40024000 	.word	0x40024000
  401138:	00400365 	.word	0x00400365
  40113c:	40028000 	.word	0x40028000

00401140 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  401140:	b570      	push	{r4, r5, r6, lr}
  401142:	460c      	mov	r4, r1
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  401144:	4b1a      	ldr	r3, [pc, #104]	; (4011b0 <usart_serial_putchar+0x70>)
  401146:	4298      	cmp	r0, r3
  401148:	d107      	bne.n	40115a <usart_serial_putchar+0x1a>
		while (uart_write((Uart*)p_usart, c)!=0);
  40114a:	461e      	mov	r6, r3
  40114c:	4d19      	ldr	r5, [pc, #100]	; (4011b4 <usart_serial_putchar+0x74>)
  40114e:	4630      	mov	r0, r6
  401150:	4621      	mov	r1, r4
  401152:	47a8      	blx	r5
  401154:	2800      	cmp	r0, #0
  401156:	d1fa      	bne.n	40114e <usart_serial_putchar+0xe>
  401158:	e020      	b.n	40119c <usart_serial_putchar+0x5c>
		return 1;
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  40115a:	4b17      	ldr	r3, [pc, #92]	; (4011b8 <usart_serial_putchar+0x78>)
  40115c:	4298      	cmp	r0, r3
  40115e:	d107      	bne.n	401170 <usart_serial_putchar+0x30>
		while (uart_write((Uart*)p_usart, c)!=0);
  401160:	461e      	mov	r6, r3
  401162:	4d14      	ldr	r5, [pc, #80]	; (4011b4 <usart_serial_putchar+0x74>)
  401164:	4630      	mov	r0, r6
  401166:	4621      	mov	r1, r4
  401168:	47a8      	blx	r5
  40116a:	2800      	cmp	r0, #0
  40116c:	d1fa      	bne.n	401164 <usart_serial_putchar+0x24>
  40116e:	e017      	b.n	4011a0 <usart_serial_putchar+0x60>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  401170:	4b12      	ldr	r3, [pc, #72]	; (4011bc <usart_serial_putchar+0x7c>)
  401172:	4298      	cmp	r0, r3
  401174:	d107      	bne.n	401186 <usart_serial_putchar+0x46>
		while (usart_write(p_usart, c)!=0);
  401176:	461e      	mov	r6, r3
  401178:	4d11      	ldr	r5, [pc, #68]	; (4011c0 <usart_serial_putchar+0x80>)
  40117a:	4630      	mov	r0, r6
  40117c:	4621      	mov	r1, r4
  40117e:	47a8      	blx	r5
  401180:	2800      	cmp	r0, #0
  401182:	d1fa      	bne.n	40117a <usart_serial_putchar+0x3a>
  401184:	e00e      	b.n	4011a4 <usart_serial_putchar+0x64>
		return 1;
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  401186:	4b0f      	ldr	r3, [pc, #60]	; (4011c4 <usart_serial_putchar+0x84>)
  401188:	4298      	cmp	r0, r3
  40118a:	d10d      	bne.n	4011a8 <usart_serial_putchar+0x68>
		while (usart_write(p_usart, c)!=0);
  40118c:	461e      	mov	r6, r3
  40118e:	4d0c      	ldr	r5, [pc, #48]	; (4011c0 <usart_serial_putchar+0x80>)
  401190:	4630      	mov	r0, r6
  401192:	4621      	mov	r1, r4
  401194:	47a8      	blx	r5
  401196:	2800      	cmp	r0, #0
  401198:	d1fa      	bne.n	401190 <usart_serial_putchar+0x50>
  40119a:	e007      	b.n	4011ac <usart_serial_putchar+0x6c>
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
  40119c:	2001      	movs	r0, #1
  40119e:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
  4011a0:	2001      	movs	r0, #1
  4011a2:	bd70      	pop	{r4, r5, r6, pc}
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
  4011a4:	2001      	movs	r0, #1
  4011a6:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  4011a8:	2000      	movs	r0, #0
  4011aa:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
  4011ac:	2001      	movs	r0, #1
	}
# endif
#endif /* ifdef USART */

	return 0;
}
  4011ae:	bd70      	pop	{r4, r5, r6, pc}
  4011b0:	400e0600 	.word	0x400e0600
  4011b4:	00401445 	.word	0x00401445
  4011b8:	400e0800 	.word	0x400e0800
  4011bc:	40024000 	.word	0x40024000
  4011c0:	00400351 	.word	0x00400351
  4011c4:	40028000 	.word	0x40028000

004011c8 <configure_console>:
volatile uint8_t uc_flag = 0;

/**
 * \brief Configure the console UART.
 */
void configure_console(void){
  4011c8:	b570      	push	{r4, r5, r6, lr}
  4011ca:	b084      	sub	sp, #16
  4011cc:	2008      	movs	r0, #8
  4011ce:	4d1a      	ldr	r5, [pc, #104]	; (401238 <configure_console+0x70>)
  4011d0:	47a8      	blx	r5
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  4011d2:	4c1a      	ldr	r4, [pc, #104]	; (40123c <configure_console+0x74>)
  4011d4:	4b1a      	ldr	r3, [pc, #104]	; (401240 <configure_console+0x78>)
  4011d6:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  4011d8:	4a1a      	ldr	r2, [pc, #104]	; (401244 <configure_console+0x7c>)
  4011da:	4b1b      	ldr	r3, [pc, #108]	; (401248 <configure_console+0x80>)
  4011dc:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  4011de:	4a1b      	ldr	r2, [pc, #108]	; (40124c <configure_console+0x84>)
  4011e0:	4b1b      	ldr	r3, [pc, #108]	; (401250 <configure_console+0x88>)
  4011e2:	601a      	str	r2, [r3, #0]
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  4011e4:	4b1b      	ldr	r3, [pc, #108]	; (401254 <configure_console+0x8c>)
  4011e6:	9301      	str	r3, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
  4011e8:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  4011ec:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
  4011ee:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4011f2:	9303      	str	r3, [sp, #12]
  4011f4:	2008      	movs	r0, #8
  4011f6:	47a8      	blx	r5
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART0);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  4011f8:	4620      	mov	r0, r4
  4011fa:	a901      	add	r1, sp, #4
  4011fc:	4b16      	ldr	r3, [pc, #88]	; (401258 <configure_console+0x90>)
  4011fe:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  401200:	4e16      	ldr	r6, [pc, #88]	; (40125c <configure_console+0x94>)
  401202:	6833      	ldr	r3, [r6, #0]
  401204:	6898      	ldr	r0, [r3, #8]
  401206:	2100      	movs	r1, #0
  401208:	4d15      	ldr	r5, [pc, #84]	; (401260 <configure_console+0x98>)
  40120a:	47a8      	blx	r5
	setbuf(stdin, NULL);
  40120c:	6833      	ldr	r3, [r6, #0]
  40120e:	6858      	ldr	r0, [r3, #4]
  401210:	2100      	movs	r1, #0
  401212:	47a8      	blx	r5

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  401214:	4b13      	ldr	r3, [pc, #76]	; (401264 <configure_console+0x9c>)
  401216:	f44f 7280 	mov.w	r2, #256	; 0x100
  40121a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  40121e:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  401222:	2110      	movs	r1, #16
  401224:	f883 1308 	strb.w	r1, [r3, #776]	; 0x308

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
  401228:	601a      	str	r2, [r3, #0]
	NVIC_DisableIRQ(UART0_IRQn);
	NVIC_ClearPendingIRQ(UART0_IRQn);
	NVIC_SetPriority(UART0_IRQn, 1);
	NVIC_EnableIRQ(UART0_IRQn);
	
	uart_enable_interrupt(UART0, UART_IER_RXRDY);
  40122a:	4620      	mov	r0, r4
  40122c:	2101      	movs	r1, #1
  40122e:	4b0e      	ldr	r3, [pc, #56]	; (401268 <configure_console+0xa0>)
  401230:	4798      	blx	r3
}
  401232:	b004      	add	sp, #16
  401234:	bd70      	pop	{r4, r5, r6, pc}
  401236:	bf00      	nop
  401238:	00401b41 	.word	0x00401b41
  40123c:	400e0600 	.word	0x400e0600
  401240:	20000b40 	.word	0x20000b40
  401244:	00401141 	.word	0x00401141
  401248:	20000b3c 	.word	0x20000b3c
  40124c:	004010b9 	.word	0x004010b9
  401250:	20000ac8 	.word	0x20000ac8
  401254:	02dc6c00 	.word	0x02dc6c00
  401258:	00401405 	.word	0x00401405
  40125c:	20000530 	.word	0x20000530
  401260:	00403679 	.word	0x00403679
  401264:	e000e100 	.word	0xe000e100
  401268:	0040143d 	.word	0x0040143d

0040126c <clear_keys>:

void clear_keys(void){
  40126c:	4b04      	ldr	r3, [pc, #16]	; (401280 <clear_keys+0x14>)
  40126e:	f103 0164 	add.w	r1, r3, #100	; 0x64
	for (unsigned int i = 0; i < sizeof(keys); i++){
		keys[i] = 0;
  401272:	2200      	movs	r2, #0
  401274:	f803 2f01 	strb.w	r2, [r3, #1]!
	
	uart_enable_interrupt(UART0, UART_IER_RXRDY);
}

void clear_keys(void){
	for (unsigned int i = 0; i < sizeof(keys); i++){
  401278:	428b      	cmp	r3, r1
  40127a:	d1fb      	bne.n	401274 <clear_keys+0x8>
		keys[i] = 0;
	}
}
  40127c:	4770      	bx	lr
  40127e:	bf00      	nop
  401280:	20000ad7 	.word	0x20000ad7

00401284 <UART0_Handler>:

void UART0_Handler (void){	
  401284:	b510      	push	{r4, lr}
	uint32_t ul_status;
	ul_status = uart_get_status(UART0);
  401286:	4815      	ldr	r0, [pc, #84]	; (4012dc <UART0_Handler+0x58>)
  401288:	4b15      	ldr	r3, [pc, #84]	; (4012e0 <UART0_Handler+0x5c>)
  40128a:	4798      	blx	r3
	
	if (ul_status & UART_SR_RXRDY){
  40128c:	f010 0f01 	tst.w	r0, #1
  401290:	d022      	beq.n	4012d8 <UART0_Handler+0x54>
		uart_read(UART0, &uc_char);
  401292:	4812      	ldr	r0, [pc, #72]	; (4012dc <UART0_Handler+0x58>)
  401294:	4913      	ldr	r1, [pc, #76]	; (4012e4 <UART0_Handler+0x60>)
  401296:	4b14      	ldr	r3, [pc, #80]	; (4012e8 <UART0_Handler+0x64>)
  401298:	4798      	blx	r3
		if (cont_char == 0){
  40129a:	4b14      	ldr	r3, [pc, #80]	; (4012ec <UART0_Handler+0x68>)
  40129c:	781c      	ldrb	r4, [r3, #0]
  40129e:	b90c      	cbnz	r4, 4012a4 <UART0_Handler+0x20>
			clear_keys();
  4012a0:	4b13      	ldr	r3, [pc, #76]	; (4012f0 <UART0_Handler+0x6c>)
  4012a2:	4798      	blx	r3
		}
		//Fim do comando, character "Enter"
		if (uc_char == 13){
  4012a4:	4b0f      	ldr	r3, [pc, #60]	; (4012e4 <UART0_Handler+0x60>)
  4012a6:	781b      	ldrb	r3, [r3, #0]
  4012a8:	2b0d      	cmp	r3, #13
  4012aa:	d106      	bne.n	4012ba <UART0_Handler+0x36>
			cont_char = 0;
  4012ac:	2200      	movs	r2, #0
  4012ae:	4b0f      	ldr	r3, [pc, #60]	; (4012ec <UART0_Handler+0x68>)
  4012b0:	701a      	strb	r2, [r3, #0]
			uc_flag = 1;
  4012b2:	2201      	movs	r2, #1
  4012b4:	4b0f      	ldr	r3, [pc, #60]	; (4012f4 <UART0_Handler+0x70>)
  4012b6:	701a      	strb	r2, [r3, #0]
  4012b8:	bd10      	pop	{r4, pc}
		} 
		//Implementando Backspace:
		else if ( uc_char == 8 ){
  4012ba:	2b08      	cmp	r3, #8
  4012bc:	d107      	bne.n	4012ce <UART0_Handler+0x4a>
			keys[--cont_char] = 0;
  4012be:	3c01      	subs	r4, #1
  4012c0:	b2e4      	uxtb	r4, r4
  4012c2:	4b0a      	ldr	r3, [pc, #40]	; (4012ec <UART0_Handler+0x68>)
  4012c4:	701c      	strb	r4, [r3, #0]
  4012c6:	2200      	movs	r2, #0
  4012c8:	4b0b      	ldr	r3, [pc, #44]	; (4012f8 <UART0_Handler+0x74>)
  4012ca:	551a      	strb	r2, [r3, r4]
  4012cc:	bd10      	pop	{r4, pc}
		}
		else {
			keys[cont_char++] = uc_char;
  4012ce:	1c61      	adds	r1, r4, #1
  4012d0:	4a06      	ldr	r2, [pc, #24]	; (4012ec <UART0_Handler+0x68>)
  4012d2:	7011      	strb	r1, [r2, #0]
  4012d4:	4a08      	ldr	r2, [pc, #32]	; (4012f8 <UART0_Handler+0x74>)
  4012d6:	5513      	strb	r3, [r2, r4]
  4012d8:	bd10      	pop	{r4, pc}
  4012da:	bf00      	nop
  4012dc:	400e0600 	.word	0x400e0600
  4012e0:	00401441 	.word	0x00401441
  4012e4:	200009ee 	.word	0x200009ee
  4012e8:	00401455 	.word	0x00401455
  4012ec:	200009ef 	.word	0x200009ef
  4012f0:	0040126d 	.word	0x0040126d
  4012f4:	200009ed 	.word	0x200009ed
  4012f8:	20000ad8 	.word	0x20000ad8

004012fc <shift_left>:
		}
	}
}

void shift_left (uint8_t *items, uint8_t size){
  4012fc:	b410      	push	{r4}
	for (unsigned int k = 0; k < size; k++){
  4012fe:	460c      	mov	r4, r1
  401300:	b131      	cbz	r1, 401310 <shift_left+0x14>
  401302:	2300      	movs	r3, #0
		items[k] = items[k+1];
  401304:	3301      	adds	r3, #1
  401306:	7842      	ldrb	r2, [r0, #1]
  401308:	f800 2b01 	strb.w	r2, [r0], #1
		}
	}
}

void shift_left (uint8_t *items, uint8_t size){
	for (unsigned int k = 0; k < size; k++){
  40130c:	42a3      	cmp	r3, r4
  40130e:	d3f9      	bcc.n	401304 <shift_left+0x8>
		items[k] = items[k+1];
	}
  401310:	f85d 4b04 	ldr.w	r4, [sp], #4
  401314:	4770      	bx	lr
  401316:	bf00      	nop

00401318 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  401318:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40131c:	460e      	mov	r6, r1
  40131e:	4615      	mov	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  401320:	3801      	subs	r0, #1
  401322:	2802      	cmp	r0, #2
  401324:	d80f      	bhi.n	401346 <_write+0x2e>
		return -1;
	}

	for (; len != 0; --len) {
  401326:	b192      	cbz	r2, 40134e <_write+0x36>
  401328:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
  40132a:	f8df 803c 	ldr.w	r8, [pc, #60]	; 401368 <_write+0x50>
  40132e:	4f0d      	ldr	r7, [pc, #52]	; (401364 <_write+0x4c>)
  401330:	f8d8 0000 	ldr.w	r0, [r8]
  401334:	5d31      	ldrb	r1, [r6, r4]
  401336:	683b      	ldr	r3, [r7, #0]
  401338:	4798      	blx	r3
  40133a:	2800      	cmp	r0, #0
  40133c:	db0a      	blt.n	401354 <_write+0x3c>
			return -1;
		}
		++nChars;
  40133e:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  401340:	42a5      	cmp	r5, r4
  401342:	d1f5      	bne.n	401330 <_write+0x18>
  401344:	e00a      	b.n	40135c <_write+0x44>
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
  401346:	f04f 30ff 	mov.w	r0, #4294967295
  40134a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len != 0; --len) {
  40134e:	2000      	movs	r0, #0
  401350:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
  401354:	f04f 30ff 	mov.w	r0, #4294967295
  401358:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		}
		++nChars;
  40135c:	4620      	mov	r0, r4
	}
	return nChars;
}
  40135e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401362:	bf00      	nop
  401364:	20000b3c 	.word	0x20000b3c
  401368:	20000b40 	.word	0x20000b40

0040136c <dacc_reset>:
 *
 * \param p_dacc Pointer to a DACC instance. 
 */
void dacc_reset(Dacc *p_dacc)
{
	p_dacc->DACC_CR = DACC_CR_SWRST;
  40136c:	2301      	movs	r3, #1
  40136e:	6003      	str	r3, [r0, #0]
  401370:	4770      	bx	lr
  401372:	bf00      	nop

00401374 <dacc_disable_trigger>:
 *
 * \param p_dacc Pointer to a DACC instance. 
 */
void dacc_disable_trigger(Dacc *p_dacc)
{
	p_dacc->DACC_MR &= ~DACC_MR_TRGEN;
  401374:	6843      	ldr	r3, [r0, #4]
  401376:	f023 0301 	bic.w	r3, r3, #1
  40137a:	6043      	str	r3, [r0, #4]
  40137c:	4770      	bx	lr
  40137e:	bf00      	nop

00401380 <dacc_set_transfer_mode>:
 *
 * \return \ref DACC_RC_OK for OK.
 */
uint32_t dacc_set_transfer_mode(Dacc *p_dacc, uint32_t ul_mode)
{
	if (ul_mode) {
  401380:	b121      	cbz	r1, 40138c <dacc_set_transfer_mode+0xc>
#if (SAM3N) || (SAM4L) || (SAM4N)
		p_dacc->DACC_MR |= DACC_MR_WORD;
  401382:	6843      	ldr	r3, [r0, #4]
  401384:	f043 0320 	orr.w	r3, r3, #32
  401388:	6043      	str	r3, [r0, #4]
  40138a:	e003      	b.n	401394 <dacc_set_transfer_mode+0x14>
#else
		p_dacc->DACC_MR |= DACC_MR_WORD_WORD;
#endif
	} else {
#if (SAM3N) || (SAM4L) || (SAM4N)
		p_dacc->DACC_MR &= (~DACC_MR_WORD);
  40138c:	6843      	ldr	r3, [r0, #4]
  40138e:	f023 0320 	bic.w	r3, r3, #32
  401392:	6043      	str	r3, [r0, #4]
#else
		p_dacc->DACC_MR &= (~DACC_MR_WORD_WORD);
#endif
	}
	return DACC_RC_OK;
}
  401394:	2000      	movs	r0, #0
  401396:	4770      	bx	lr

00401398 <dacc_get_interrupt_status>:
 *
 * \return The interrupt status.
 */
uint32_t dacc_get_interrupt_status(Dacc *p_dacc)
{
	return p_dacc->DACC_ISR;
  401398:	6980      	ldr	r0, [r0, #24]
}
  40139a:	4770      	bx	lr

0040139c <dacc_write_conversion_data>:
 * \param p_dacc Pointer to a DACC instance. 
 * \param ul_data The data to be transferred to analog value.
 */
void dacc_write_conversion_data(Dacc *p_dacc, uint32_t ul_data)
{
	p_dacc->DACC_CDR = ul_data;
  40139c:	6081      	str	r1, [r0, #8]
  40139e:	4770      	bx	lr

004013a0 <dacc_enable>:
 *
 * \param p_dacc Pointer to a DACC instance. 
 */
void dacc_enable(Dacc *p_dacc)
{
	p_dacc->DACC_MR |= DACC_MR_DACEN;
  4013a0:	6843      	ldr	r3, [r0, #4]
  4013a2:	f043 0310 	orr.w	r3, r3, #16
  4013a6:	6043      	str	r3, [r0, #4]
  4013a8:	4770      	bx	lr
  4013aa:	bf00      	nop

004013ac <dacc_set_timing>:
 * \return \ref DACC_RC_OK for OK.
 */
uint32_t dacc_set_timing(Dacc *p_dacc, uint32_t ul_startup,
		uint32_t ul_clock_divider)
{
	uint32_t mr = p_dacc->DACC_MR
  4013ac:	6843      	ldr	r3, [r0, #4]
  4013ae:	b2db      	uxtb	r3, r3
		& ~(DACC_MR_STARTUP_Msk | DACC_MR_CLKDIV_Msk);
	p_dacc->DACC_MR = mr | DACC_MR_STARTUP(ul_startup)
  4013b0:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  4013b4:	0209      	lsls	r1, r1, #8
  4013b6:	b28b      	uxth	r3, r1
		| DACC_MR_CLKDIV(ul_clock_divider);
  4013b8:	431a      	orrs	r2, r3
uint32_t dacc_set_timing(Dacc *p_dacc, uint32_t ul_startup,
		uint32_t ul_clock_divider)
{
	uint32_t mr = p_dacc->DACC_MR
		& ~(DACC_MR_STARTUP_Msk | DACC_MR_CLKDIV_Msk);
	p_dacc->DACC_MR = mr | DACC_MR_STARTUP(ul_startup)
  4013ba:	6042      	str	r2, [r0, #4]
		| DACC_MR_CLKDIV(ul_clock_divider);
	return DACC_RC_OK;
}
  4013bc:	2000      	movs	r0, #0
  4013be:	4770      	bx	lr

004013c0 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  4013c0:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4013c2:	0189      	lsls	r1, r1, #6
  4013c4:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  4013c6:	2402      	movs	r4, #2
  4013c8:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  4013ca:	f04f 31ff 	mov.w	r1, #4294967295
  4013ce:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  4013d0:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  4013d2:	605a      	str	r2, [r3, #4]
}
  4013d4:	f85d 4b04 	ldr.w	r4, [sp], #4
  4013d8:	4770      	bx	lr
  4013da:	bf00      	nop

004013dc <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  4013dc:	0189      	lsls	r1, r1, #6
  4013de:	2305      	movs	r3, #5
  4013e0:	5043      	str	r3, [r0, r1]
  4013e2:	4770      	bx	lr

004013e4 <tc_read_ra>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	return p_tc->TC_CHANNEL[ul_channel].TC_RA;
  4013e4:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  4013e8:	6948      	ldr	r0, [r1, #20]
}
  4013ea:	4770      	bx	lr

004013ec <tc_read_rb>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	return p_tc->TC_CHANNEL[ul_channel].TC_RB;
  4013ec:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  4013f0:	6988      	ldr	r0, [r1, #24]
}
  4013f2:	4770      	bx	lr

004013f4 <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4013f4:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
  4013f8:	624a      	str	r2, [r1, #36]	; 0x24
  4013fa:	4770      	bx	lr

004013fc <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4013fc:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
  401400:	6a08      	ldr	r0, [r1, #32]
}
  401402:	4770      	bx	lr

00401404 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  401404:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  401406:	23ac      	movs	r3, #172	; 0xac
  401408:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  40140a:	680a      	ldr	r2, [r1, #0]
  40140c:	684b      	ldr	r3, [r1, #4]
  40140e:	fbb2 f3f3 	udiv	r3, r2, r3
  401412:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  401414:	1e5c      	subs	r4, r3, #1
  401416:	f64f 72fe 	movw	r2, #65534	; 0xfffe
  40141a:	4294      	cmp	r4, r2
  40141c:	d80a      	bhi.n	401434 <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
  40141e:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  401420:	688b      	ldr	r3, [r1, #8]
  401422:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  401424:	f240 2302 	movw	r3, #514	; 0x202
  401428:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  40142c:	2350      	movs	r3, #80	; 0x50
  40142e:	6003      	str	r3, [r0, #0]

	return 0;
  401430:	2000      	movs	r0, #0
  401432:	e000      	b.n	401436 <uart_init+0x32>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
  401434:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
  401436:	f85d 4b04 	ldr.w	r4, [sp], #4
  40143a:	4770      	bx	lr

0040143c <uart_enable_interrupt>:
 * \param p_uart Pointer to a UART instance.
 *  \param ul_sources Interrupts to be enabled.
 */
void uart_enable_interrupt(Uart *p_uart, uint32_t ul_sources)
{
	p_uart->UART_IER = ul_sources;
  40143c:	6081      	str	r1, [r0, #8]
  40143e:	4770      	bx	lr

00401440 <uart_get_status>:
 *
 * \return The current UART status.
 */
uint32_t uart_get_status(Uart *p_uart)
{
	return p_uart->UART_SR;
  401440:	6940      	ldr	r0, [r0, #20]
}
  401442:	4770      	bx	lr

00401444 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  401444:	6943      	ldr	r3, [r0, #20]
  401446:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  40144a:	bf1a      	itte	ne
  40144c:	61c1      	strne	r1, [r0, #28]
	return 0;
  40144e:	2000      	movne	r0, #0
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
  401450:	2001      	moveq	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
  401452:	4770      	bx	lr

00401454 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  401454:	6943      	ldr	r3, [r0, #20]
  401456:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  40145a:	bf1d      	ittte	ne
  40145c:	6983      	ldrne	r3, [r0, #24]
  40145e:	700b      	strbne	r3, [r1, #0]
	return 0;
  401460:	2000      	movne	r0, #0
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
  401462:	2001      	moveq	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
  401464:	4770      	bx	lr
  401466:	bf00      	nop

00401468 <sysclk_init>:
{
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  401468:	b510      	push	{r4, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  40146a:	480e      	ldr	r0, [pc, #56]	; (4014a4 <sysclk_init+0x3c>)
  40146c:	4b0e      	ldr	r3, [pc, #56]	; (4014a8 <sysclk_init+0x40>)
  40146e:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  401470:	2000      	movs	r0, #0
  401472:	213e      	movs	r1, #62	; 0x3e
  401474:	4b0d      	ldr	r3, [pc, #52]	; (4014ac <sysclk_init+0x44>)
  401476:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  401478:	4c0d      	ldr	r4, [pc, #52]	; (4014b0 <sysclk_init+0x48>)
  40147a:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  40147c:	2800      	cmp	r0, #0
  40147e:	d0fc      	beq.n	40147a <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  401480:	4b0c      	ldr	r3, [pc, #48]	; (4014b4 <sysclk_init+0x4c>)
  401482:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  401484:	4a0c      	ldr	r2, [pc, #48]	; (4014b8 <sysclk_init+0x50>)
  401486:	4b0d      	ldr	r3, [pc, #52]	; (4014bc <sysclk_init+0x54>)
  401488:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  40148a:	4c0d      	ldr	r4, [pc, #52]	; (4014c0 <sysclk_init+0x58>)
  40148c:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40148e:	2800      	cmp	r0, #0
  401490:	d0fc      	beq.n	40148c <sysclk_init+0x24>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  401492:	2010      	movs	r0, #16
  401494:	4b0b      	ldr	r3, [pc, #44]	; (4014c4 <sysclk_init+0x5c>)
  401496:	4798      	blx	r3
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  401498:	4b0b      	ldr	r3, [pc, #44]	; (4014c8 <sysclk_init+0x60>)
  40149a:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  40149c:	4801      	ldr	r0, [pc, #4]	; (4014a4 <sysclk_init+0x3c>)
  40149e:	4b02      	ldr	r3, [pc, #8]	; (4014a8 <sysclk_init+0x40>)
  4014a0:	4798      	blx	r3
  4014a2:	bd10      	pop	{r4, pc}
  4014a4:	02dc6c00 	.word	0x02dc6c00
  4014a8:	200000a1 	.word	0x200000a1
  4014ac:	00401abd 	.word	0x00401abd
  4014b0:	00401b11 	.word	0x00401b11
  4014b4:	00401b21 	.word	0x00401b21
  4014b8:	20073f01 	.word	0x20073f01
  4014bc:	400e0400 	.word	0x400e0400
  4014c0:	00401b31 	.word	0x00401b31
  4014c4:	00401a59 	.word	0x00401a59
  4014c8:	00401c21 	.word	0x00401c21

004014cc <unconnected_pin>:
#include "gpio.h"
#include "ioport.h"

void unconnected_pin (Pio *p_pio, const uint32_t pino);

void unconnected_pin (Pio *p_pio, const uint32_t pino){
  4014cc:	b538      	push	{r3, r4, r5, lr}
  4014ce:	4605      	mov	r5, r0
  4014d0:	460c      	mov	r4, r1
	gpio_configure_pin(pino, PIO_INPUT |PIO_DEFAULT);
  4014d2:	4608      	mov	r0, r1
  4014d4:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  4014d8:	4b03      	ldr	r3, [pc, #12]	; (4014e8 <unconnected_pin+0x1c>)
  4014da:	4798      	blx	r3
	//gpio_configure_pin(pino, PIO_OUTPUT_0 |PIO_DEFAULT);
	pio_pull_down(p_pio, pino, ENABLE);
  4014dc:	4628      	mov	r0, r5
  4014de:	4621      	mov	r1, r4
  4014e0:	2201      	movs	r2, #1
  4014e2:	4b02      	ldr	r3, [pc, #8]	; (4014ec <unconnected_pin+0x20>)
  4014e4:	4798      	blx	r3
  4014e6:	bd38      	pop	{r3, r4, r5, pc}
  4014e8:	00401789 	.word	0x00401789
  4014ec:	004016c1 	.word	0x004016c1

004014f0 <board_init>:
}

void board_init(void)
{
  4014f0:	b538      	push	{r3, r4, r5, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  4014f2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4014f6:	4b31      	ldr	r3, [pc, #196]	; (4015bc <board_init+0xcc>)
  4014f8:	605a      	str	r2, [r3, #4]
  4014fa:	200b      	movs	r0, #11
  4014fc:	4c30      	ldr	r4, [pc, #192]	; (4015c0 <board_init+0xd0>)
  4014fe:	47a0      	blx	r4
  401500:	200c      	movs	r0, #12
  401502:	47a0      	blx	r4
  401504:	200d      	movs	r0, #13
  401506:	47a0      	blx	r4
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();

	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  401508:	2017      	movs	r0, #23
  40150a:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  40150e:	4c2d      	ldr	r4, [pc, #180]	; (4015c4 <board_init+0xd4>)
  401510:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
  401512:	202e      	movs	r0, #46	; 0x2e
  401514:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  401518:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
  40151a:	2019      	movs	r0, #25
  40151c:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  401520:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  401522:	4d29      	ldr	r5, [pc, #164]	; (4015c8 <board_init+0xd8>)
  401524:	4628      	mov	r0, r5
  401526:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  40152a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  40152e:	4b27      	ldr	r3, [pc, #156]	; (4015cc <board_init+0xdc>)
  401530:	4798      	blx	r3
	/* Configure ISO7816 interface TXD & SCK pin */
	gpio_configure_pin(PIN_USART0_TXD_IDX, PIN_USART0_TXD_FLAGS);
	gpio_configure_pin(PIN_USART0_SCK_IDX, PIN_USART0_SCK_FLAGS);
#endif

	unconnected_pin(PIOA, PIO_PA0);
  401532:	4628      	mov	r0, r5
  401534:	2101      	movs	r1, #1
  401536:	4c26      	ldr	r4, [pc, #152]	; (4015d0 <board_init+0xe0>)
  401538:	47a0      	blx	r4
	unconnected_pin(PIOA, PIO_PA1);
  40153a:	4628      	mov	r0, r5
  40153c:	2102      	movs	r1, #2
  40153e:	47a0      	blx	r4
	unconnected_pin(PIOA, PIO_PA5);
  401540:	4628      	mov	r0, r5
  401542:	2120      	movs	r1, #32
  401544:	47a0      	blx	r4
	unconnected_pin(PIOA, PIO_PA6);
  401546:	4628      	mov	r0, r5
  401548:	2140      	movs	r1, #64	; 0x40
  40154a:	47a0      	blx	r4
	unconnected_pin(PIOA, PIO_PA21);
  40154c:	4628      	mov	r0, r5
  40154e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
  401552:	47a0      	blx	r4
	unconnected_pin(PIOA, PIO_PA28);
  401554:	4628      	mov	r0, r5
  401556:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40155a:	47a0      	blx	r4
	unconnected_pin(PIOA, PIO_PA29);
  40155c:	4628      	mov	r0, r5
  40155e:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  401562:	47a0      	blx	r4
	unconnected_pin(PIOA, PIO_PA30);
  401564:	4628      	mov	r0, r5
  401566:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  40156a:	47a0      	blx	r4
	unconnected_pin(PIOA, PIO_PA31);
  40156c:	4628      	mov	r0, r5
  40156e:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  401572:	47a0      	blx	r4
	
	unconnected_pin(PIOB, PIO_PB1);
  401574:	f505 7500 	add.w	r5, r5, #512	; 0x200
  401578:	4628      	mov	r0, r5
  40157a:	2102      	movs	r1, #2
  40157c:	47a0      	blx	r4
	unconnected_pin(PIOB, PIO_PB2);
  40157e:	4628      	mov	r0, r5
  401580:	2104      	movs	r1, #4
  401582:	47a0      	blx	r4
	unconnected_pin(PIOB, PIO_PB3);
  401584:	4628      	mov	r0, r5
  401586:	2108      	movs	r1, #8
  401588:	47a0      	blx	r4
	
	unconnected_pin(PIOC, PIO_PC0);
  40158a:	f505 7500 	add.w	r5, r5, #512	; 0x200
  40158e:	4628      	mov	r0, r5
  401590:	2101      	movs	r1, #1
  401592:	47a0      	blx	r4
	unconnected_pin(PIOC, PIO_PC1);
  401594:	4628      	mov	r0, r5
  401596:	2102      	movs	r1, #2
  401598:	47a0      	blx	r4
	unconnected_pin(PIOC, PIO_PC2);
  40159a:	4628      	mov	r0, r5
  40159c:	2104      	movs	r1, #4
  40159e:	47a0      	blx	r4
	unconnected_pin(PIOC, PIO_PC3);
  4015a0:	4628      	mov	r0, r5
  4015a2:	2108      	movs	r1, #8
  4015a4:	47a0      	blx	r4
	unconnected_pin(PIOC, PIO_PC4);
  4015a6:	4628      	mov	r0, r5
  4015a8:	2110      	movs	r1, #16
  4015aa:	47a0      	blx	r4
	unconnected_pin(PIOC, PIO_PC5);
  4015ac:	4628      	mov	r0, r5
  4015ae:	2120      	movs	r1, #32
  4015b0:	47a0      	blx	r4
	unconnected_pin(PIOC, PIO_PC6);
  4015b2:	4628      	mov	r0, r5
  4015b4:	2140      	movs	r1, #64	; 0x40
  4015b6:	47a0      	blx	r4
  4015b8:	bd38      	pop	{r3, r4, r5, pc}
  4015ba:	bf00      	nop
  4015bc:	400e1450 	.word	0x400e1450
  4015c0:	00401b41 	.word	0x00401b41
  4015c4:	00401789 	.word	0x00401789
  4015c8:	400e0e00 	.word	0x400e0e00
  4015cc:	004018ad 	.word	0x004018ad
  4015d0:	004014cd 	.word	0x004014cd

004015d4 <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  4015d4:	b410      	push	{r4}
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  4015d6:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  4015d8:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  4015dc:	d02e      	beq.n	40163c <pio_set_peripheral+0x68>
  4015de:	d808      	bhi.n	4015f2 <pio_set_peripheral+0x1e>
  4015e0:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  4015e4:	d014      	beq.n	401610 <pio_set_peripheral+0x3c>
  4015e6:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  4015ea:	d01d      	beq.n	401628 <pio_set_peripheral+0x54>
  4015ec:	2900      	cmp	r1, #0
  4015ee:	d135      	bne.n	40165c <pio_set_peripheral+0x88>
  4015f0:	e035      	b.n	40165e <pio_set_peripheral+0x8a>
  4015f2:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  4015f6:	d032      	beq.n	40165e <pio_set_peripheral+0x8a>
  4015f8:	d803      	bhi.n	401602 <pio_set_peripheral+0x2e>
  4015fa:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  4015fe:	d027      	beq.n	401650 <pio_set_peripheral+0x7c>
  401600:	e02c      	b.n	40165c <pio_set_peripheral+0x88>
  401602:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  401606:	d02a      	beq.n	40165e <pio_set_peripheral+0x8a>
  401608:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  40160c:	d027      	beq.n	40165e <pio_set_peripheral+0x8a>
  40160e:	e025      	b.n	40165c <pio_set_peripheral+0x88>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401610:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401612:	6f04      	ldr	r4, [r0, #112]	; 0x70
  401614:	43d3      	mvns	r3, r2
  401616:	4021      	ands	r1, r4
  401618:	4019      	ands	r1, r3
  40161a:	6701      	str	r1, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  40161c:	6f41      	ldr	r1, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  40161e:	6f44      	ldr	r4, [r0, #116]	; 0x74
  401620:	4021      	ands	r1, r4
  401622:	400b      	ands	r3, r1
  401624:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  401626:	e019      	b.n	40165c <pio_set_peripheral+0x88>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401628:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40162a:	4313      	orrs	r3, r2
  40162c:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  40162e:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401630:	6f41      	ldr	r1, [r0, #116]	; 0x74
  401632:	400b      	ands	r3, r1
  401634:	ea23 0302 	bic.w	r3, r3, r2
  401638:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  40163a:	e00f      	b.n	40165c <pio_set_peripheral+0x88>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  40163c:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  40163e:	6f01      	ldr	r1, [r0, #112]	; 0x70
  401640:	400b      	ands	r3, r1
  401642:	ea23 0302 	bic.w	r3, r3, r2
  401646:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401648:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40164a:	4313      	orrs	r3, r2
  40164c:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  40164e:	e005      	b.n	40165c <pio_set_peripheral+0x88>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401650:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401652:	4313      	orrs	r3, r2
  401654:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401656:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401658:	4313      	orrs	r3, r2
  40165a:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  40165c:	6042      	str	r2, [r0, #4]
}
  40165e:	f85d 4b04 	ldr.w	r4, [sp], #4
  401662:	4770      	bx	lr

00401664 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  401664:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401666:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
  40166a:	bf14      	ite	ne
  40166c:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40166e:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  401670:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
  401674:	bf14      	ite	ne
  401676:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
  401678:	6241      	streq	r1, [r0, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  40167a:	f012 0f02 	tst.w	r2, #2
  40167e:	d002      	beq.n	401686 <pio_set_input+0x22>
		p_pio->PIO_IFSCDR = ul_mask;
  401680:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  401684:	e004      	b.n	401690 <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  401686:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_IFSCER = ul_mask;
  40168a:	bf18      	it	ne
  40168c:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  401690:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  401692:	6001      	str	r1, [r0, #0]
  401694:	4770      	bx	lr
  401696:	bf00      	nop

00401698 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  401698:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  40169a:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40169c:	9c01      	ldr	r4, [sp, #4]
  40169e:	b10c      	cbz	r4, 4016a4 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
  4016a0:	6641      	str	r1, [r0, #100]	; 0x64
  4016a2:	e000      	b.n	4016a6 <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4016a4:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  4016a6:	b10b      	cbz	r3, 4016ac <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
  4016a8:	6501      	str	r1, [r0, #80]	; 0x50
  4016aa:	e000      	b.n	4016ae <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  4016ac:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  4016ae:	b10a      	cbz	r2, 4016b4 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
  4016b0:	6301      	str	r1, [r0, #48]	; 0x30
  4016b2:	e000      	b.n	4016b6 <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
  4016b4:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  4016b6:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  4016b8:	6001      	str	r1, [r0, #0]
}
  4016ba:	f85d 4b04 	ldr.w	r4, [sp], #4
  4016be:	4770      	bx	lr

004016c0 <pio_pull_down>:
 */
void pio_pull_down(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_down_enable)
{
	/* Enable the pull-down if necessary */
	if (ul_pull_down_enable) {
  4016c0:	b112      	cbz	r2, 4016c8 <pio_pull_down+0x8>
		p_pio->PIO_PPDER = ul_mask;
  4016c2:	f8c0 1094 	str.w	r1, [r0, #148]	; 0x94
  4016c6:	4770      	bx	lr
	} else {
		p_pio->PIO_PPDDR = ul_mask;
  4016c8:	f8c0 1090 	str.w	r1, [r0, #144]	; 0x90
  4016cc:	4770      	bx	lr
  4016ce:	bf00      	nop

004016d0 <pio_configure_interrupt>:
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  4016d0:	f012 0f10 	tst.w	r2, #16
  4016d4:	d010      	beq.n	4016f8 <pio_configure_interrupt+0x28>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  4016d6:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  4016da:	f012 0f20 	tst.w	r2, #32
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  4016de:	bf14      	ite	ne
  4016e0:	f8c0 10d4 	strne.w	r1, [r0, #212]	; 0xd4
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  4016e4:	f8c0 10d0 	streq.w	r1, [r0, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  4016e8:	f012 0f40 	tst.w	r2, #64	; 0x40
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  4016ec:	bf14      	ite	ne
  4016ee:	f8c0 10c0 	strne.w	r1, [r0, #192]	; 0xc0
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
  4016f2:	f8c0 10c4 	streq.w	r1, [r0, #196]	; 0xc4
  4016f6:	4770      	bx	lr
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
  4016f8:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  4016fc:	4770      	bx	lr
  4016fe:	bf00      	nop

00401700 <pio_enable_interrupt>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_ISR;
  401700:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
	p_pio->PIO_IER = ul_mask;
  401702:	6401      	str	r1, [r0, #64]	; 0x40
  401704:	4770      	bx	lr
  401706:	bf00      	nop

00401708 <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  401708:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  40170a:	4770      	bx	lr

0040170c <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  40170c:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  40170e:	4770      	bx	lr

00401710 <pio_get_pin_value>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  401710:	0943      	lsrs	r3, r0, #5
  401712:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  401716:	f203 7307 	addw	r3, r3, #1799	; 0x707
  40171a:	025b      	lsls	r3, r3, #9
 */
uint32_t pio_get_pin_value(uint32_t ul_pin)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	return (p_pio->PIO_PDSR >> (ul_pin & 0x1F)) & 1;
  40171c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  40171e:	f000 001f 	and.w	r0, r0, #31
  401722:	fa23 f000 	lsr.w	r0, r3, r0
}
  401726:	f000 0001 	and.w	r0, r0, #1
  40172a:	4770      	bx	lr

0040172c <pio_set_pin_high>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  40172c:	0943      	lsrs	r3, r0, #5
  40172e:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  401732:	f203 7307 	addw	r3, r3, #1799	; 0x707
  401736:	025b      	lsls	r3, r3, #9
void pio_set_pin_high(uint32_t ul_pin)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Value to be driven on the I/O line: 1. */
	p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  401738:	f000 001f 	and.w	r0, r0, #31
  40173c:	2201      	movs	r2, #1
  40173e:	fa02 f000 	lsl.w	r0, r2, r0
  401742:	6318      	str	r0, [r3, #48]	; 0x30
  401744:	4770      	bx	lr
  401746:	bf00      	nop

00401748 <pio_set_pin_low>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  401748:	0943      	lsrs	r3, r0, #5
  40174a:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  40174e:	f203 7307 	addw	r3, r3, #1799	; 0x707
  401752:	025b      	lsls	r3, r3, #9
void pio_set_pin_low(uint32_t ul_pin)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Value to be driven on the I/O line: 0. */
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  401754:	f000 001f 	and.w	r0, r0, #31
  401758:	2201      	movs	r2, #1
  40175a:	fa02 f000 	lsl.w	r0, r2, r0
  40175e:	6358      	str	r0, [r3, #52]	; 0x34
  401760:	4770      	bx	lr
  401762:	bf00      	nop

00401764 <pio_toggle_pin>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  401764:	0943      	lsrs	r3, r0, #5
  401766:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  40176a:	f203 7307 	addw	r3, r3, #1799	; 0x707
  40176e:	025b      	lsls	r3, r3, #9
 */
void pio_toggle_pin(uint32_t ul_pin)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	if (p_pio->PIO_ODSR & (1 << (ul_pin & 0x1F))) {
  401770:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  401772:	f000 001f 	and.w	r0, r0, #31
  401776:	2101      	movs	r1, #1
  401778:	fa01 f000 	lsl.w	r0, r1, r0
  40177c:	4210      	tst	r0, r2
		/* Value to be driven on the I/O line: 0. */
		p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  40177e:	bf14      	ite	ne
  401780:	6358      	strne	r0, [r3, #52]	; 0x34
	} else {
		/* Value to be driven on the I/O line: 1. */
		p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  401782:	6318      	streq	r0, [r3, #48]	; 0x30
  401784:	4770      	bx	lr
  401786:	bf00      	nop

00401788 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  401788:	b570      	push	{r4, r5, r6, lr}
  40178a:	b082      	sub	sp, #8
  40178c:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  40178e:	0944      	lsrs	r4, r0, #5
  401790:	f504 1400 	add.w	r4, r4, #2097152	; 0x200000
  401794:	f204 7407 	addw	r4, r4, #1799	; 0x707
  401798:	0266      	lsls	r6, r4, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  40179a:	f001 44f0 	and.w	r4, r1, #2013265920	; 0x78000000
  40179e:	f1b4 5f00 	cmp.w	r4, #536870912	; 0x20000000
  4017a2:	d047      	beq.n	401834 <pio_configure_pin+0xac>
  4017a4:	d809      	bhi.n	4017ba <pio_configure_pin+0x32>
  4017a6:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
  4017aa:	d021      	beq.n	4017f0 <pio_configure_pin+0x68>
  4017ac:	f1b4 5fc0 	cmp.w	r4, #402653184	; 0x18000000
  4017b0:	d02f      	beq.n	401812 <pio_configure_pin+0x8a>
  4017b2:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
  4017b6:	d16f      	bne.n	401898 <pio_configure_pin+0x110>
  4017b8:	e009      	b.n	4017ce <pio_configure_pin+0x46>
  4017ba:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
  4017be:	d055      	beq.n	40186c <pio_configure_pin+0xe4>
  4017c0:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
  4017c4:	d052      	beq.n	40186c <pio_configure_pin+0xe4>
  4017c6:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
  4017ca:	d044      	beq.n	401856 <pio_configure_pin+0xce>
  4017cc:	e064      	b.n	401898 <pio_configure_pin+0x110>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  4017ce:	f000 001f 	and.w	r0, r0, #31
  4017d2:	2401      	movs	r4, #1
  4017d4:	4084      	lsls	r4, r0
  4017d6:	4630      	mov	r0, r6
  4017d8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4017dc:	4622      	mov	r2, r4
  4017de:	4b30      	ldr	r3, [pc, #192]	; (4018a0 <pio_configure_pin+0x118>)
  4017e0:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4017e2:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  4017e6:	bf14      	ite	ne
  4017e8:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4017ea:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  4017ec:	2001      	movs	r0, #1
  4017ee:	e054      	b.n	40189a <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  4017f0:	f000 001f 	and.w	r0, r0, #31
  4017f4:	2401      	movs	r4, #1
  4017f6:	4084      	lsls	r4, r0
  4017f8:	4630      	mov	r0, r6
  4017fa:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4017fe:	4622      	mov	r2, r4
  401800:	4b27      	ldr	r3, [pc, #156]	; (4018a0 <pio_configure_pin+0x118>)
  401802:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401804:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  401808:	bf14      	ite	ne
  40180a:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40180c:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40180e:	2001      	movs	r0, #1
  401810:	e043      	b.n	40189a <pio_configure_pin+0x112>
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  401812:	f000 001f 	and.w	r0, r0, #31
  401816:	2401      	movs	r4, #1
  401818:	4084      	lsls	r4, r0
  40181a:	4630      	mov	r0, r6
  40181c:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  401820:	4622      	mov	r2, r4
  401822:	4b1f      	ldr	r3, [pc, #124]	; (4018a0 <pio_configure_pin+0x118>)
  401824:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401826:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  40182a:	bf14      	ite	ne
  40182c:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40182e:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  401830:	2001      	movs	r0, #1
  401832:	e032      	b.n	40189a <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  401834:	f000 001f 	and.w	r0, r0, #31
  401838:	2401      	movs	r4, #1
  40183a:	4084      	lsls	r4, r0
  40183c:	4630      	mov	r0, r6
  40183e:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  401842:	4622      	mov	r2, r4
  401844:	4b16      	ldr	r3, [pc, #88]	; (4018a0 <pio_configure_pin+0x118>)
  401846:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401848:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  40184c:	bf14      	ite	ne
  40184e:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401850:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  401852:	2001      	movs	r0, #1
  401854:	e021      	b.n	40189a <pio_configure_pin+0x112>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  401856:	f000 011f 	and.w	r1, r0, #31
  40185a:	2401      	movs	r4, #1
  40185c:	4630      	mov	r0, r6
  40185e:	fa04 f101 	lsl.w	r1, r4, r1
  401862:	462a      	mov	r2, r5
  401864:	4b0f      	ldr	r3, [pc, #60]	; (4018a4 <pio_configure_pin+0x11c>)
  401866:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  401868:	4620      	mov	r0, r4
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
  40186a:	e016      	b.n	40189a <pio_configure_pin+0x112>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  40186c:	f000 011f 	and.w	r1, r0, #31
  401870:	2401      	movs	r4, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  401872:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  401876:	ea05 0304 	and.w	r3, r5, r4
  40187a:	9300      	str	r3, [sp, #0]
  40187c:	4630      	mov	r0, r6
  40187e:	fa04 f101 	lsl.w	r1, r4, r1
  401882:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  401886:	bf14      	ite	ne
  401888:	2200      	movne	r2, #0
  40188a:	2201      	moveq	r2, #1
  40188c:	f3c5 0380 	ubfx	r3, r5, #2, #1
  401890:	4d05      	ldr	r5, [pc, #20]	; (4018a8 <pio_configure_pin+0x120>)
  401892:	47a8      	blx	r5

	default:
		return 0;
	}

	return 1;
  401894:	4620      	mov	r0, r4
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  401896:	e000      	b.n	40189a <pio_configure_pin+0x112>

	default:
		return 0;
  401898:	2000      	movs	r0, #0
	}

	return 1;
}
  40189a:	b002      	add	sp, #8
  40189c:	bd70      	pop	{r4, r5, r6, pc}
  40189e:	bf00      	nop
  4018a0:	004015d5 	.word	0x004015d5
  4018a4:	00401665 	.word	0x00401665
  4018a8:	00401699 	.word	0x00401699

004018ac <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
  4018ac:	b5f0      	push	{r4, r5, r6, r7, lr}
  4018ae:	b083      	sub	sp, #12
  4018b0:	4607      	mov	r7, r0
  4018b2:	460e      	mov	r6, r1
  4018b4:	4615      	mov	r5, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  4018b6:	f002 44f0 	and.w	r4, r2, #2013265920	; 0x78000000
  4018ba:	f1b4 5f00 	cmp.w	r4, #536870912	; 0x20000000
  4018be:	d038      	beq.n	401932 <pio_configure_pin_group+0x86>
  4018c0:	d809      	bhi.n	4018d6 <pio_configure_pin_group+0x2a>
  4018c2:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
  4018c6:	d01c      	beq.n	401902 <pio_configure_pin_group+0x56>
  4018c8:	f1b4 5fc0 	cmp.w	r4, #402653184	; 0x18000000
  4018cc:	d025      	beq.n	40191a <pio_configure_pin_group+0x6e>
  4018ce:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
  4018d2:	d150      	bne.n	401976 <pio_configure_pin_group+0xca>
  4018d4:	e009      	b.n	4018ea <pio_configure_pin_group+0x3e>
  4018d6:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
  4018da:	d03a      	beq.n	401952 <pio_configure_pin_group+0xa6>
  4018dc:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
  4018e0:	d037      	beq.n	401952 <pio_configure_pin_group+0xa6>
  4018e2:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
  4018e6:	d030      	beq.n	40194a <pio_configure_pin_group+0x9e>
  4018e8:	e045      	b.n	401976 <pio_configure_pin_group+0xca>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  4018ea:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4018ee:	4632      	mov	r2, r6
  4018f0:	4b22      	ldr	r3, [pc, #136]	; (40197c <pio_configure_pin_group+0xd0>)
  4018f2:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4018f4:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  4018f8:	bf14      	ite	ne
  4018fa:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4018fc:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  4018fe:	2001      	movs	r0, #1
  401900:	e03a      	b.n	401978 <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  401902:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401906:	4632      	mov	r2, r6
  401908:	4b1c      	ldr	r3, [pc, #112]	; (40197c <pio_configure_pin_group+0xd0>)
  40190a:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40190c:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  401910:	bf14      	ite	ne
  401912:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401914:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  401916:	2001      	movs	r0, #1
  401918:	e02e      	b.n	401978 <pio_configure_pin_group+0xcc>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  40191a:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  40191e:	4632      	mov	r2, r6
  401920:	4b16      	ldr	r3, [pc, #88]	; (40197c <pio_configure_pin_group+0xd0>)
  401922:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401924:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  401928:	bf14      	ite	ne
  40192a:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40192c:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40192e:	2001      	movs	r0, #1
  401930:	e022      	b.n	401978 <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  401932:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  401936:	4632      	mov	r2, r6
  401938:	4b10      	ldr	r3, [pc, #64]	; (40197c <pio_configure_pin_group+0xd0>)
  40193a:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40193c:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  401940:	bf14      	ite	ne
  401942:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401944:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  401946:	2001      	movs	r0, #1
  401948:	e016      	b.n	401978 <pio_configure_pin_group+0xcc>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
  40194a:	4b0d      	ldr	r3, [pc, #52]	; (401980 <pio_configure_pin_group+0xd4>)
  40194c:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  40194e:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
  401950:	e012      	b.n	401978 <pio_configure_pin_group+0xcc>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  401952:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  401956:	f005 0301 	and.w	r3, r5, #1
  40195a:	9300      	str	r3, [sp, #0]
  40195c:	4638      	mov	r0, r7
  40195e:	4631      	mov	r1, r6
  401960:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  401964:	bf14      	ite	ne
  401966:	2200      	movne	r2, #0
  401968:	2201      	moveq	r2, #1
  40196a:	f3c5 0380 	ubfx	r3, r5, #2, #1
  40196e:	4c05      	ldr	r4, [pc, #20]	; (401984 <pio_configure_pin_group+0xd8>)
  401970:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
  401972:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  401974:	e000      	b.n	401978 <pio_configure_pin_group+0xcc>

	default:
		return 0;
  401976:	2000      	movs	r0, #0
	}

	return 1;
}
  401978:	b003      	add	sp, #12
  40197a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40197c:	004015d5 	.word	0x004015d5
  401980:	00401665 	.word	0x00401665
  401984:	00401699 	.word	0x00401699

00401988 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  401988:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40198c:	4604      	mov	r4, r0
  40198e:	460e      	mov	r6, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  401990:	4b10      	ldr	r3, [pc, #64]	; (4019d4 <pio_handler_process+0x4c>)
  401992:	4798      	blx	r3
  401994:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  401996:	4620      	mov	r0, r4
  401998:	4b0f      	ldr	r3, [pc, #60]	; (4019d8 <pio_handler_process+0x50>)
  40199a:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  40199c:	4005      	ands	r5, r0
  40199e:	d017      	beq.n	4019d0 <pio_handler_process+0x48>
  4019a0:	4f0e      	ldr	r7, [pc, #56]	; (4019dc <pio_handler_process+0x54>)
  4019a2:	f107 040c 	add.w	r4, r7, #12
  4019a6:	376c      	adds	r7, #108	; 0x6c
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  4019a8:	f854 3c0c 	ldr.w	r3, [r4, #-12]
  4019ac:	42b3      	cmp	r3, r6
  4019ae:	d10a      	bne.n	4019c6 <pio_handler_process+0x3e>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4019b0:	f854 1c08 	ldr.w	r1, [r4, #-8]
  4019b4:	4229      	tst	r1, r5
  4019b6:	d006      	beq.n	4019c6 <pio_handler_process+0x3e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4019b8:	6823      	ldr	r3, [r4, #0]
  4019ba:	4630      	mov	r0, r6
  4019bc:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  4019be:	f854 3c08 	ldr.w	r3, [r4, #-8]
  4019c2:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  4019c6:	42bc      	cmp	r4, r7
  4019c8:	d002      	beq.n	4019d0 <pio_handler_process+0x48>
  4019ca:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  4019cc:	2d00      	cmp	r5, #0
  4019ce:	d1eb      	bne.n	4019a8 <pio_handler_process+0x20>
  4019d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4019d4:	00401709 	.word	0x00401709
  4019d8:	0040170d 	.word	0x0040170d
  4019dc:	200009f4 	.word	0x200009f4

004019e0 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  4019e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  4019e2:	4c0b      	ldr	r4, [pc, #44]	; (401a10 <pio_handler_set+0x30>)
  4019e4:	6824      	ldr	r4, [r4, #0]
  4019e6:	2c06      	cmp	r4, #6
  4019e8:	d810      	bhi.n	401a0c <pio_handler_set+0x2c>
		return 1;

	/* Define new source */
	pSource = &(gs_interrupt_sources[gs_ul_nb_sources]);
  4019ea:	4f0a      	ldr	r7, [pc, #40]	; (401a14 <pio_handler_set+0x34>)
  4019ec:	0126      	lsls	r6, r4, #4
  4019ee:	19bd      	adds	r5, r7, r6
	pSource->id = ul_id;
  4019f0:	51b9      	str	r1, [r7, r6]
	pSource->mask = ul_mask;
  4019f2:	606a      	str	r2, [r5, #4]
	pSource->attr = ul_attr;
  4019f4:	60ab      	str	r3, [r5, #8]
	pSource->handler = p_handler;
  4019f6:	9906      	ldr	r1, [sp, #24]
  4019f8:	60e9      	str	r1, [r5, #12]
	gs_ul_nb_sources++;
  4019fa:	3401      	adds	r4, #1
  4019fc:	4904      	ldr	r1, [pc, #16]	; (401a10 <pio_handler_set+0x30>)
  4019fe:	600c      	str	r4, [r1, #0]

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  401a00:	4611      	mov	r1, r2
  401a02:	461a      	mov	r2, r3
  401a04:	4b04      	ldr	r3, [pc, #16]	; (401a18 <pio_handler_set+0x38>)
  401a06:	4798      	blx	r3

	return 0;
  401a08:	2000      	movs	r0, #0
  401a0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
		return 1;
  401a0c:	2001      	movs	r0, #1

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);

	return 0;
}
  401a0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401a10:	200009f0 	.word	0x200009f0
  401a14:	200009f4 	.word	0x200009f4
  401a18:	004016d1 	.word	0x004016d1

00401a1c <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  401a1c:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  401a1e:	4802      	ldr	r0, [pc, #8]	; (401a28 <PIOA_Handler+0xc>)
  401a20:	210b      	movs	r1, #11
  401a22:	4b02      	ldr	r3, [pc, #8]	; (401a2c <PIOA_Handler+0x10>)
  401a24:	4798      	blx	r3
  401a26:	bd08      	pop	{r3, pc}
  401a28:	400e0e00 	.word	0x400e0e00
  401a2c:	00401989 	.word	0x00401989

00401a30 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  401a30:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  401a32:	4802      	ldr	r0, [pc, #8]	; (401a3c <PIOB_Handler+0xc>)
  401a34:	210c      	movs	r1, #12
  401a36:	4b02      	ldr	r3, [pc, #8]	; (401a40 <PIOB_Handler+0x10>)
  401a38:	4798      	blx	r3
  401a3a:	bd08      	pop	{r3, pc}
  401a3c:	400e1000 	.word	0x400e1000
  401a40:	00401989 	.word	0x00401989

00401a44 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  401a44:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  401a46:	4802      	ldr	r0, [pc, #8]	; (401a50 <PIOC_Handler+0xc>)
  401a48:	210d      	movs	r1, #13
  401a4a:	4b02      	ldr	r3, [pc, #8]	; (401a54 <PIOC_Handler+0x10>)
  401a4c:	4798      	blx	r3
  401a4e:	bd08      	pop	{r3, pc}
  401a50:	400e1200 	.word	0x400e1200
  401a54:	00401989 	.word	0x00401989

00401a58 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  401a58:	4b17      	ldr	r3, [pc, #92]	; (401ab8 <pmc_switch_mck_to_pllack+0x60>)
  401a5a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  401a5c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  401a60:	4310      	orrs	r0, r2
  401a62:	6318      	str	r0, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401a64:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401a66:	f013 0f08 	tst.w	r3, #8
  401a6a:	d109      	bne.n	401a80 <pmc_switch_mck_to_pllack+0x28>
  401a6c:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401a70:	4911      	ldr	r1, [pc, #68]	; (401ab8 <pmc_switch_mck_to_pllack+0x60>)
  401a72:	e001      	b.n	401a78 <pmc_switch_mck_to_pllack+0x20>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401a74:	3b01      	subs	r3, #1
  401a76:	d019      	beq.n	401aac <pmc_switch_mck_to_pllack+0x54>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401a78:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  401a7a:	f012 0f08 	tst.w	r2, #8
  401a7e:	d0f9      	beq.n	401a74 <pmc_switch_mck_to_pllack+0x1c>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  401a80:	4b0d      	ldr	r3, [pc, #52]	; (401ab8 <pmc_switch_mck_to_pllack+0x60>)
  401a82:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  401a84:	f022 0203 	bic.w	r2, r2, #3
  401a88:	f042 0202 	orr.w	r2, r2, #2
  401a8c:	631a      	str	r2, [r3, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401a8e:	6e98      	ldr	r0, [r3, #104]	; 0x68
  401a90:	f010 0008 	ands.w	r0, r0, #8
  401a94:	d10c      	bne.n	401ab0 <pmc_switch_mck_to_pllack+0x58>
  401a96:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401a9a:	4907      	ldr	r1, [pc, #28]	; (401ab8 <pmc_switch_mck_to_pllack+0x60>)
  401a9c:	e001      	b.n	401aa2 <pmc_switch_mck_to_pllack+0x4a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401a9e:	3b01      	subs	r3, #1
  401aa0:	d008      	beq.n	401ab4 <pmc_switch_mck_to_pllack+0x5c>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401aa2:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  401aa4:	f012 0f08 	tst.w	r2, #8
  401aa8:	d0f9      	beq.n	401a9e <pmc_switch_mck_to_pllack+0x46>
  401aaa:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  401aac:	2001      	movs	r0, #1
  401aae:	4770      	bx	lr
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  401ab0:	2000      	movs	r0, #0
  401ab2:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  401ab4:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  401ab6:	4770      	bx	lr
  401ab8:	400e0400 	.word	0x400e0400

00401abc <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  401abc:	b138      	cbz	r0, 401ace <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401abe:	4911      	ldr	r1, [pc, #68]	; (401b04 <pmc_switch_mainck_to_xtal+0x48>)
  401ac0:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  401ac2:	4a11      	ldr	r2, [pc, #68]	; (401b08 <pmc_switch_mainck_to_xtal+0x4c>)
  401ac4:	401a      	ands	r2, r3
  401ac6:	4b11      	ldr	r3, [pc, #68]	; (401b0c <pmc_switch_mainck_to_xtal+0x50>)
  401ac8:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401aca:	620b      	str	r3, [r1, #32]
  401acc:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401ace:	4a0d      	ldr	r2, [pc, #52]	; (401b04 <pmc_switch_mainck_to_xtal+0x48>)
  401ad0:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401ad2:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  401ad6:	f023 0303 	bic.w	r3, r3, #3
  401ada:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  401ade:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  401ae2:	0209      	lsls	r1, r1, #8
  401ae4:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401ae6:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401ae8:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  401aea:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401aec:	f013 0f01 	tst.w	r3, #1
  401af0:	d0fb      	beq.n	401aea <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  401af2:	4a04      	ldr	r2, [pc, #16]	; (401b04 <pmc_switch_mainck_to_xtal+0x48>)
  401af4:	6a13      	ldr	r3, [r2, #32]
  401af6:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  401afa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  401afe:	6213      	str	r3, [r2, #32]
  401b00:	4770      	bx	lr
  401b02:	bf00      	nop
  401b04:	400e0400 	.word	0x400e0400
  401b08:	fec8fffc 	.word	0xfec8fffc
  401b0c:	01370002 	.word	0x01370002

00401b10 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  401b10:	4b02      	ldr	r3, [pc, #8]	; (401b1c <pmc_osc_is_ready_mainck+0xc>)
  401b12:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401b14:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  401b18:	4770      	bx	lr
  401b1a:	bf00      	nop
  401b1c:	400e0400 	.word	0x400e0400

00401b20 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  401b20:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  401b24:	4b01      	ldr	r3, [pc, #4]	; (401b2c <pmc_disable_pllack+0xc>)
  401b26:	629a      	str	r2, [r3, #40]	; 0x28
  401b28:	4770      	bx	lr
  401b2a:	bf00      	nop
  401b2c:	400e0400 	.word	0x400e0400

00401b30 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  401b30:	4b02      	ldr	r3, [pc, #8]	; (401b3c <pmc_is_locked_pllack+0xc>)
  401b32:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401b34:	f000 0002 	and.w	r0, r0, #2
  401b38:	4770      	bx	lr
  401b3a:	bf00      	nop
  401b3c:	400e0400 	.word	0x400e0400

00401b40 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  401b40:	281f      	cmp	r0, #31
  401b42:	d80d      	bhi.n	401b60 <pmc_enable_periph_clk+0x20>
		return 1;
	}

	if (ul_id < 32) {
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  401b44:	4b08      	ldr	r3, [pc, #32]	; (401b68 <pmc_enable_periph_clk+0x28>)
  401b46:	699a      	ldr	r2, [r3, #24]
  401b48:	2301      	movs	r3, #1
  401b4a:	4083      	lsls	r3, r0
  401b4c:	401a      	ands	r2, r3
  401b4e:	4293      	cmp	r3, r2
  401b50:	d008      	beq.n	401b64 <pmc_enable_periph_clk+0x24>
			PMC->PMC_PCER0 = 1 << ul_id;
  401b52:	2301      	movs	r3, #1
  401b54:	fa03 f000 	lsl.w	r0, r3, r0
  401b58:	4b03      	ldr	r3, [pc, #12]	; (401b68 <pmc_enable_periph_clk+0x28>)
  401b5a:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  401b5c:	2000      	movs	r0, #0
  401b5e:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
  401b60:	2001      	movs	r0, #1
  401b62:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  401b64:	2000      	movs	r0, #0
}
  401b66:	4770      	bx	lr
  401b68:	400e0400 	.word	0x400e0400

00401b6c <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  401b6c:	e7fe      	b.n	401b6c <Dummy_Handler>
  401b6e:	bf00      	nop

00401b70 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  401b70:	b510      	push	{r4, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
  401b72:	4b1e      	ldr	r3, [pc, #120]	; (401bec <Reset_Handler+0x7c>)
  401b74:	4a1e      	ldr	r2, [pc, #120]	; (401bf0 <Reset_Handler+0x80>)
  401b76:	429a      	cmp	r2, r3
  401b78:	d003      	beq.n	401b82 <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
  401b7a:	4b1e      	ldr	r3, [pc, #120]	; (401bf4 <Reset_Handler+0x84>)
  401b7c:	4a1b      	ldr	r2, [pc, #108]	; (401bec <Reset_Handler+0x7c>)
  401b7e:	429a      	cmp	r2, r3
  401b80:	d304      	bcc.n	401b8c <Reset_Handler+0x1c>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  401b82:	4b1d      	ldr	r3, [pc, #116]	; (401bf8 <Reset_Handler+0x88>)
  401b84:	4a1d      	ldr	r2, [pc, #116]	; (401bfc <Reset_Handler+0x8c>)
  401b86:	429a      	cmp	r2, r3
  401b88:	d30f      	bcc.n	401baa <Reset_Handler+0x3a>
  401b8a:	e01a      	b.n	401bc2 <Reset_Handler+0x52>
  401b8c:	4b1c      	ldr	r3, [pc, #112]	; (401c00 <Reset_Handler+0x90>)
  401b8e:	4c1d      	ldr	r4, [pc, #116]	; (401c04 <Reset_Handler+0x94>)
  401b90:	1ae4      	subs	r4, r4, r3
  401b92:	f024 0403 	bic.w	r4, r4, #3
  401b96:	3404      	adds	r4, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
  401b98:	2300      	movs	r3, #0
			*pDest++ = *pSrc++;
  401b9a:	4814      	ldr	r0, [pc, #80]	; (401bec <Reset_Handler+0x7c>)
  401b9c:	4914      	ldr	r1, [pc, #80]	; (401bf0 <Reset_Handler+0x80>)
  401b9e:	585a      	ldr	r2, [r3, r1]
  401ba0:	501a      	str	r2, [r3, r0]
  401ba2:	3304      	adds	r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
  401ba4:	42a3      	cmp	r3, r4
  401ba6:	d1fa      	bne.n	401b9e <Reset_Handler+0x2e>
  401ba8:	e7eb      	b.n	401b82 <Reset_Handler+0x12>
  401baa:	4b17      	ldr	r3, [pc, #92]	; (401c08 <Reset_Handler+0x98>)
  401bac:	4917      	ldr	r1, [pc, #92]	; (401c0c <Reset_Handler+0x9c>)
  401bae:	1ac9      	subs	r1, r1, r3
  401bb0:	f021 0103 	bic.w	r1, r1, #3
  401bb4:	1d1a      	adds	r2, r3, #4
  401bb6:	4411      	add	r1, r2
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
		*pDest++ = 0;
  401bb8:	2200      	movs	r2, #0
  401bba:	f843 2f04 	str.w	r2, [r3, #4]!
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  401bbe:	428b      	cmp	r3, r1
  401bc0:	d1fb      	bne.n	401bba <Reset_Handler+0x4a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  401bc2:	4a13      	ldr	r2, [pc, #76]	; (401c10 <Reset_Handler+0xa0>)
  401bc4:	f022 4360 	bic.w	r3, r2, #3758096384	; 0xe0000000
  401bc8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  401bcc:	4911      	ldr	r1, [pc, #68]	; (401c14 <Reset_Handler+0xa4>)
  401bce:	608b      	str	r3, [r1, #8]

	if (((uint32_t) pSrc >= IRAM_ADDR) && ((uint32_t) pSrc < IRAM_ADDR + IRAM_SIZE)) {
  401bd0:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
  401bd4:	f5b2 4fc0 	cmp.w	r2, #24576	; 0x6000
  401bd8:	d203      	bcs.n	401be2 <Reset_Handler+0x72>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
  401bda:	688a      	ldr	r2, [r1, #8]
  401bdc:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
  401be0:	608a      	str	r2, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
  401be2:	4b0d      	ldr	r3, [pc, #52]	; (401c18 <Reset_Handler+0xa8>)
  401be4:	4798      	blx	r3

	/* Branch to main function */
	main();
  401be6:	4b0d      	ldr	r3, [pc, #52]	; (401c1c <Reset_Handler+0xac>)
  401be8:	4798      	blx	r3
  401bea:	e7fe      	b.n	401bea <Reset_Handler+0x7a>
  401bec:	20000000 	.word	0x20000000
  401bf0:	0040aff8 	.word	0x0040aff8
  401bf4:	200009a4 	.word	0x200009a4
  401bf8:	20000c68 	.word	0x20000c68
  401bfc:	200009a4 	.word	0x200009a4
  401c00:	20000004 	.word	0x20000004
  401c04:	200009a7 	.word	0x200009a7
  401c08:	200009a0 	.word	0x200009a0
  401c0c:	20000c63 	.word	0x20000c63
  401c10:	00400000 	.word	0x00400000
  401c14:	e000ed00 	.word	0xe000ed00
  401c18:	0040356d 	.word	0x0040356d
  401c1c:	00402309 	.word	0x00402309

00401c20 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
  401c20:	4b39      	ldr	r3, [pc, #228]	; (401d08 <SystemCoreClockUpdate+0xe8>)
  401c22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401c24:	f003 0303 	and.w	r3, r3, #3
  401c28:	2b01      	cmp	r3, #1
  401c2a:	d00f      	beq.n	401c4c <SystemCoreClockUpdate+0x2c>
  401c2c:	b113      	cbz	r3, 401c34 <SystemCoreClockUpdate+0x14>
  401c2e:	2b02      	cmp	r3, #2
  401c30:	d029      	beq.n	401c86 <SystemCoreClockUpdate+0x66>
  401c32:	e051      	b.n	401cd8 <SystemCoreClockUpdate+0xb8>
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
  401c34:	4b35      	ldr	r3, [pc, #212]	; (401d0c <SystemCoreClockUpdate+0xec>)
  401c36:	695b      	ldr	r3, [r3, #20]
  401c38:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401c3c:	bf14      	ite	ne
  401c3e:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
  401c42:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  401c46:	4b32      	ldr	r3, [pc, #200]	; (401d10 <SystemCoreClockUpdate+0xf0>)
  401c48:	601a      	str	r2, [r3, #0]
  401c4a:	e045      	b.n	401cd8 <SystemCoreClockUpdate+0xb8>
		}
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
  401c4c:	4b2e      	ldr	r3, [pc, #184]	; (401d08 <SystemCoreClockUpdate+0xe8>)
  401c4e:	6a1b      	ldr	r3, [r3, #32]
  401c50:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401c54:	d003      	beq.n	401c5e <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
  401c56:	4a2f      	ldr	r2, [pc, #188]	; (401d14 <SystemCoreClockUpdate+0xf4>)
  401c58:	4b2d      	ldr	r3, [pc, #180]	; (401d10 <SystemCoreClockUpdate+0xf0>)
  401c5a:	601a      	str	r2, [r3, #0]
  401c5c:	e03c      	b.n	401cd8 <SystemCoreClockUpdate+0xb8>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401c5e:	4a2e      	ldr	r2, [pc, #184]	; (401d18 <SystemCoreClockUpdate+0xf8>)
  401c60:	4b2b      	ldr	r3, [pc, #172]	; (401d10 <SystemCoreClockUpdate+0xf0>)
  401c62:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
  401c64:	4b28      	ldr	r3, [pc, #160]	; (401d08 <SystemCoreClockUpdate+0xe8>)
  401c66:	6a1b      	ldr	r3, [r3, #32]
  401c68:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401c6c:	2b10      	cmp	r3, #16
  401c6e:	d002      	beq.n	401c76 <SystemCoreClockUpdate+0x56>
  401c70:	2b20      	cmp	r3, #32
  401c72:	d004      	beq.n	401c7e <SystemCoreClockUpdate+0x5e>
  401c74:	e030      	b.n	401cd8 <SystemCoreClockUpdate+0xb8>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
  401c76:	4a29      	ldr	r2, [pc, #164]	; (401d1c <SystemCoreClockUpdate+0xfc>)
  401c78:	4b25      	ldr	r3, [pc, #148]	; (401d10 <SystemCoreClockUpdate+0xf0>)
  401c7a:	601a      	str	r2, [r3, #0]
				break;
  401c7c:	e02c      	b.n	401cd8 <SystemCoreClockUpdate+0xb8>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
  401c7e:	4a25      	ldr	r2, [pc, #148]	; (401d14 <SystemCoreClockUpdate+0xf4>)
  401c80:	4b23      	ldr	r3, [pc, #140]	; (401d10 <SystemCoreClockUpdate+0xf0>)
  401c82:	601a      	str	r2, [r3, #0]
				break;
  401c84:	e028      	b.n	401cd8 <SystemCoreClockUpdate+0xb8>
				break;
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
  401c86:	4b20      	ldr	r3, [pc, #128]	; (401d08 <SystemCoreClockUpdate+0xe8>)
  401c88:	6a1b      	ldr	r3, [r3, #32]
  401c8a:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401c8e:	d003      	beq.n	401c98 <SystemCoreClockUpdate+0x78>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
  401c90:	4a20      	ldr	r2, [pc, #128]	; (401d14 <SystemCoreClockUpdate+0xf4>)
  401c92:	4b1f      	ldr	r3, [pc, #124]	; (401d10 <SystemCoreClockUpdate+0xf0>)
  401c94:	601a      	str	r2, [r3, #0]
  401c96:	e012      	b.n	401cbe <SystemCoreClockUpdate+0x9e>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401c98:	4a1f      	ldr	r2, [pc, #124]	; (401d18 <SystemCoreClockUpdate+0xf8>)
  401c9a:	4b1d      	ldr	r3, [pc, #116]	; (401d10 <SystemCoreClockUpdate+0xf0>)
  401c9c:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
  401c9e:	4b1a      	ldr	r3, [pc, #104]	; (401d08 <SystemCoreClockUpdate+0xe8>)
  401ca0:	6a1b      	ldr	r3, [r3, #32]
  401ca2:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401ca6:	2b10      	cmp	r3, #16
  401ca8:	d002      	beq.n	401cb0 <SystemCoreClockUpdate+0x90>
  401caa:	2b20      	cmp	r3, #32
  401cac:	d004      	beq.n	401cb8 <SystemCoreClockUpdate+0x98>
  401cae:	e006      	b.n	401cbe <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
  401cb0:	4a1a      	ldr	r2, [pc, #104]	; (401d1c <SystemCoreClockUpdate+0xfc>)
  401cb2:	4b17      	ldr	r3, [pc, #92]	; (401d10 <SystemCoreClockUpdate+0xf0>)
  401cb4:	601a      	str	r2, [r3, #0]
				break;
  401cb6:	e002      	b.n	401cbe <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
  401cb8:	4a16      	ldr	r2, [pc, #88]	; (401d14 <SystemCoreClockUpdate+0xf4>)
  401cba:	4b15      	ldr	r3, [pc, #84]	; (401d10 <SystemCoreClockUpdate+0xf0>)
  401cbc:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
  401cbe:	4b12      	ldr	r3, [pc, #72]	; (401d08 <SystemCoreClockUpdate+0xe8>)
  401cc0:	6a98      	ldr	r0, [r3, #40]	; 0x28
			                         CKGR_PLLAR_MULA_Pos) + 1U);
		SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
  401cc2:	6a99      	ldr	r1, [r3, #40]	; 0x28
  401cc4:	4b12      	ldr	r3, [pc, #72]	; (401d10 <SystemCoreClockUpdate+0xf0>)
				break;
			default:
				break;
			}
		}
		SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
  401cc6:	f3c0 400a 	ubfx	r0, r0, #16, #11
  401cca:	681a      	ldr	r2, [r3, #0]
  401ccc:	fb00 2202 	mla	r2, r0, r2, r2
			                         CKGR_PLLAR_MULA_Pos) + 1U);
		SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
  401cd0:	b2c9      	uxtb	r1, r1
  401cd2:	fbb2 f2f1 	udiv	r2, r2, r1
  401cd6:	601a      	str	r2, [r3, #0]
			                         CKGR_PLLAR_DIVA_Pos));
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
  401cd8:	4b0b      	ldr	r3, [pc, #44]	; (401d08 <SystemCoreClockUpdate+0xe8>)
  401cda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401cdc:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401ce0:	2b70      	cmp	r3, #112	; 0x70
  401ce2:	d107      	bne.n	401cf4 <SystemCoreClockUpdate+0xd4>
		SystemCoreClock /= 3U;
  401ce4:	4b0a      	ldr	r3, [pc, #40]	; (401d10 <SystemCoreClockUpdate+0xf0>)
  401ce6:	681a      	ldr	r2, [r3, #0]
  401ce8:	490d      	ldr	r1, [pc, #52]	; (401d20 <SystemCoreClockUpdate+0x100>)
  401cea:	fba1 0202 	umull	r0, r2, r1, r2
  401cee:	0852      	lsrs	r2, r2, #1
  401cf0:	601a      	str	r2, [r3, #0]
  401cf2:	4770      	bx	lr
	} else { 
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
  401cf4:	4b04      	ldr	r3, [pc, #16]	; (401d08 <SystemCoreClockUpdate+0xe8>)
  401cf6:	6b19      	ldr	r1, [r3, #48]	; 0x30
  401cf8:	4b05      	ldr	r3, [pc, #20]	; (401d10 <SystemCoreClockUpdate+0xf0>)
  401cfa:	f3c1 1102 	ubfx	r1, r1, #4, #3
  401cfe:	681a      	ldr	r2, [r3, #0]
  401d00:	40ca      	lsrs	r2, r1
  401d02:	601a      	str	r2, [r3, #0]
  401d04:	4770      	bx	lr
  401d06:	bf00      	nop
  401d08:	400e0400 	.word	0x400e0400
  401d0c:	400e1410 	.word	0x400e1410
  401d10:	200000e8 	.word	0x200000e8
  401d14:	00b71b00 	.word	0x00b71b00
  401d18:	003d0900 	.word	0x003d0900
  401d1c:	007a1200 	.word	0x007a1200
  401d20:	aaaaaaab 	.word	0xaaaaaaab

00401d24 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  401d24:	4b09      	ldr	r3, [pc, #36]	; (401d4c <_sbrk+0x28>)
  401d26:	681b      	ldr	r3, [r3, #0]
  401d28:	b913      	cbnz	r3, 401d30 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
  401d2a:	4a09      	ldr	r2, [pc, #36]	; (401d50 <_sbrk+0x2c>)
  401d2c:	4b07      	ldr	r3, [pc, #28]	; (401d4c <_sbrk+0x28>)
  401d2e:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  401d30:	4b06      	ldr	r3, [pc, #24]	; (401d4c <_sbrk+0x28>)
  401d32:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  401d34:	181a      	adds	r2, r3, r0
  401d36:	4907      	ldr	r1, [pc, #28]	; (401d54 <_sbrk+0x30>)
  401d38:	4291      	cmp	r1, r2
  401d3a:	db04      	blt.n	401d46 <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
  401d3c:	4610      	mov	r0, r2
  401d3e:	4a03      	ldr	r2, [pc, #12]	; (401d4c <_sbrk+0x28>)
  401d40:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  401d42:	4618      	mov	r0, r3
  401d44:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
  401d46:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
  401d4a:	4770      	bx	lr
  401d4c:	20000a64 	.word	0x20000a64
  401d50:	20001468 	.word	0x20001468
  401d54:	20005ffc 	.word	0x20005ffc

00401d58 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  401d58:	f04f 30ff 	mov.w	r0, #4294967295
  401d5c:	4770      	bx	lr
  401d5e:	bf00      	nop

00401d60 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  401d60:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  401d64:	604b      	str	r3, [r1, #4]

	return 0;
}
  401d66:	2000      	movs	r0, #0
  401d68:	4770      	bx	lr
  401d6a:	bf00      	nop

00401d6c <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  401d6c:	2001      	movs	r0, #1
  401d6e:	4770      	bx	lr

00401d70 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  401d70:	2000      	movs	r0, #0
  401d72:	4770      	bx	lr

00401d74 <init_control>:
//char buffer[50];
uint32_t cont_t = 0;
uint32_t cont_t_exib = 0;
uint32_t cont_LED = 0;

void init_control (void){
  401d74:	b510      	push	{r4, lr}
	gpio_set_pin_low(LED0_GPIO);
  401d76:	2017      	movs	r0, #23
  401d78:	4b0c      	ldr	r3, [pc, #48]	; (401dac <init_control+0x38>)
  401d7a:	4798      	blx	r3
	
	init_speed_motor(&speed_motor);		//Zerar speed_motor
  401d7c:	480c      	ldr	r0, [pc, #48]	; (401db0 <init_control+0x3c>)
  401d7e:	4b0d      	ldr	r3, [pc, #52]	; (401db4 <init_control+0x40>)
  401d80:	4798      	blx	r3
	output = 0;							//Zerar Output
  401d82:	2400      	movs	r4, #0
  401d84:	4b0c      	ldr	r3, [pc, #48]	; (401db8 <init_control+0x44>)
  401d86:	601c      	str	r4, [r3, #0]
	output_vetor[0] = 0;
  401d88:	4b0c      	ldr	r3, [pc, #48]	; (401dbc <init_control+0x48>)
  401d8a:	601c      	str	r4, [r3, #0]
	output_vetor[1] = 0;
  401d8c:	605c      	str	r4, [r3, #4]
	output_vetor[2] = 0;
  401d8e:	609c      	str	r4, [r3, #8]
	init_angle_dynamic(&angle_body);	//Esperar Convergencia do Angulo
  401d90:	480b      	ldr	r0, [pc, #44]	; (401dc0 <init_control+0x4c>)
  401d92:	4b0c      	ldr	r3, [pc, #48]	; (401dc4 <init_control+0x50>)
  401d94:	4798      	blx	r3
	Control_I = 0;
  401d96:	4b0c      	ldr	r3, [pc, #48]	; (401dc8 <init_control+0x54>)
  401d98:	601c      	str	r4, [r3, #0]
	Control_P = 0;
  401d9a:	4b0c      	ldr	r3, [pc, #48]	; (401dcc <init_control+0x58>)
  401d9c:	601c      	str	r4, [r3, #0]
	Control_D = 0;
  401d9e:	4b0c      	ldr	r3, [pc, #48]	; (401dd0 <init_control+0x5c>)
  401da0:	601c      	str	r4, [r3, #0]
	
	gpio_set_pin_high(LED0_GPIO);
  401da2:	2017      	movs	r0, #23
  401da4:	4b0b      	ldr	r3, [pc, #44]	; (401dd4 <init_control+0x60>)
  401da6:	4798      	blx	r3
  401da8:	bd10      	pop	{r4, pc}
  401daa:	bf00      	nop
  401dac:	00401749 	.word	0x00401749
  401db0:	20000b44 	.word	0x20000b44
  401db4:	00400bb9 	.word	0x00400bb9
  401db8:	20000a80 	.word	0x20000a80
  401dbc:	20000b50 	.word	0x20000b50
  401dc0:	20000c58 	.word	0x20000c58
  401dc4:	00400829 	.word	0x00400829
  401dc8:	20000a70 	.word	0x20000a70
  401dcc:	20000a7c 	.word	0x20000a7c
  401dd0:	20000a68 	.word	0x20000a68
  401dd4:	0040172d 	.word	0x0040172d

00401dd8 <print_constants>:
}

void print_constants (void){
  401dd8:	b530      	push	{r4, r5, lr}
  401dda:	b08d      	sub	sp, #52	; 0x34
	snprintf(buf, sizeof(buf), "COMPENSADOR:\r\nTempo de Teste: %.3f\r\nKd = %.3f\r\nKi = %.3f\r\nKp = %.3f\r\nKt = %.3f\r\nSP = %.3f\r\n",
  401ddc:	4d14      	ldr	r5, [pc, #80]	; (401e30 <print_constants+0x58>)
  401dde:	4c15      	ldr	r4, [pc, #84]	; (401e34 <print_constants+0x5c>)
  401de0:	4b15      	ldr	r3, [pc, #84]	; (401e38 <print_constants+0x60>)
  401de2:	6818      	ldr	r0, [r3, #0]
  401de4:	47a0      	blx	r4
  401de6:	e9cd 0100 	strd	r0, r1, [sp]
  401dea:	4b14      	ldr	r3, [pc, #80]	; (401e3c <print_constants+0x64>)
  401dec:	6818      	ldr	r0, [r3, #0]
  401dee:	47a0      	blx	r4
  401df0:	e9cd 0102 	strd	r0, r1, [sp, #8]
  401df4:	4b12      	ldr	r3, [pc, #72]	; (401e40 <print_constants+0x68>)
  401df6:	6818      	ldr	r0, [r3, #0]
  401df8:	47a0      	blx	r4
  401dfa:	e9cd 0104 	strd	r0, r1, [sp, #16]
  401dfe:	4b11      	ldr	r3, [pc, #68]	; (401e44 <print_constants+0x6c>)
  401e00:	6818      	ldr	r0, [r3, #0]
  401e02:	47a0      	blx	r4
  401e04:	e9cd 0106 	strd	r0, r1, [sp, #24]
  401e08:	4b0f      	ldr	r3, [pc, #60]	; (401e48 <print_constants+0x70>)
  401e0a:	6818      	ldr	r0, [r3, #0]
  401e0c:	47a0      	blx	r4
  401e0e:	e9cd 0108 	strd	r0, r1, [sp, #32]
  401e12:	4b0e      	ldr	r3, [pc, #56]	; (401e4c <print_constants+0x74>)
  401e14:	6818      	ldr	r0, [r3, #0]
  401e16:	47a0      	blx	r4
  401e18:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
  401e1c:	4628      	mov	r0, r5
  401e1e:	21fa      	movs	r1, #250	; 0xfa
  401e20:	4a0b      	ldr	r2, [pc, #44]	; (401e50 <print_constants+0x78>)
  401e22:	4b0c      	ldr	r3, [pc, #48]	; (401e54 <print_constants+0x7c>)
  401e24:	4798      	blx	r3
								time_test, Kd, Ki, Kp, Kt, setpoint);
	printf(buf);
  401e26:	4628      	mov	r0, r5
  401e28:	4b0b      	ldr	r3, [pc, #44]	; (401e58 <print_constants+0x80>)
  401e2a:	4798      	blx	r3
}
  401e2c:	b00d      	add	sp, #52	; 0x34
  401e2e:	bd30      	pop	{r4, r5, pc}
  401e30:	20000b5c 	.word	0x20000b5c
  401e34:	004028c1 	.word	0x004028c1
  401e38:	20000100 	.word	0x20000100
  401e3c:	200000f8 	.word	0x200000f8
  401e40:	200000fc 	.word	0x200000fc
  401e44:	200000ec 	.word	0x200000ec
  401e48:	200000f0 	.word	0x200000f0
  401e4c:	200000f4 	.word	0x200000f4
  401e50:	0040ac24 	.word	0x0040ac24
  401e54:	00403789 	.word	0x00403789
  401e58:	004035bd 	.word	0x004035bd

00401e5c <receive_serial>:

void receive_serial (void){
  401e5c:	b510      	push	{r4, lr}
	if (uc_flag){
  401e5e:	4b76      	ldr	r3, [pc, #472]	; (402038 <receive_serial+0x1dc>)
  401e60:	781b      	ldrb	r3, [r3, #0]
  401e62:	f013 0fff 	tst.w	r3, #255	; 0xff
  401e66:	f000 80e5 	beq.w	402034 <receive_serial+0x1d8>
		uc_flag = 0;
  401e6a:	2200      	movs	r2, #0
  401e6c:	4b72      	ldr	r3, [pc, #456]	; (402038 <receive_serial+0x1dc>)
  401e6e:	701a      	strb	r2, [r3, #0]
		
		switch (keys[0]){
  401e70:	4b72      	ldr	r3, [pc, #456]	; (40203c <receive_serial+0x1e0>)
  401e72:	781b      	ldrb	r3, [r3, #0]
  401e74:	3b4b      	subs	r3, #75	; 0x4b
  401e76:	2b29      	cmp	r3, #41	; 0x29
  401e78:	f200 80dc 	bhi.w	402034 <receive_serial+0x1d8>
  401e7c:	e8df f013 	tbh	[pc, r3, lsl #1]
  401e80:	00da0087 	.word	0x00da0087
  401e84:	00da00da 	.word	0x00da00da
  401e88:	00da00da 	.word	0x00da00da
  401e8c:	00da00da 	.word	0x00da00da
  401e90:	00da0047 	.word	0x00da0047
  401e94:	00da00da 	.word	0x00da00da
  401e98:	00da00da 	.word	0x00da00da
  401e9c:	00da00da 	.word	0x00da00da
  401ea0:	00da00da 	.word	0x00da00da
  401ea4:	00da00da 	.word	0x00da00da
  401ea8:	00da00da 	.word	0x00da00da
  401eac:	00da00da 	.word	0x00da00da
  401eb0:	00da006d 	.word	0x00da006d
  401eb4:	00da00da 	.word	0x00da00da
  401eb8:	00da002a 	.word	0x00da002a
  401ebc:	00da00da 	.word	0x00da00da
  401ec0:	00da00da 	.word	0x00da00da
  401ec4:	00da00da 	.word	0x00da00da
  401ec8:	00da00da 	.word	0x00da00da
  401ecc:	00da00da 	.word	0x00da00da
  401ed0:	005d0070 	.word	0x005d0070
			case 'g':
				if ( keys[1] == 'o' ){					
  401ed4:	4b59      	ldr	r3, [pc, #356]	; (40203c <receive_serial+0x1e0>)
  401ed6:	785b      	ldrb	r3, [r3, #1]
  401ed8:	2b6f      	cmp	r3, #111	; 0x6f
  401eda:	f040 80ab 	bne.w	402034 <receive_serial+0x1d8>
					init_control();
  401ede:	4b58      	ldr	r3, [pc, #352]	; (402040 <receive_serial+0x1e4>)
  401ee0:	4798      	blx	r3
					
					flag_go = 1;
  401ee2:	2201      	movs	r2, #1
  401ee4:	4b57      	ldr	r3, [pc, #348]	; (402044 <receive_serial+0x1e8>)
  401ee6:	701a      	strb	r2, [r3, #0]
					cont_test = (time_test*TIMER_CONSTANT)/TIME_SAMPLE;
  401ee8:	4b57      	ldr	r3, [pc, #348]	; (402048 <receive_serial+0x1ec>)
  401eea:	6818      	ldr	r0, [r3, #0]
  401eec:	4957      	ldr	r1, [pc, #348]	; (40204c <receive_serial+0x1f0>)
  401eee:	4b58      	ldr	r3, [pc, #352]	; (402050 <receive_serial+0x1f4>)
  401ef0:	4798      	blx	r3
  401ef2:	4958      	ldr	r1, [pc, #352]	; (402054 <receive_serial+0x1f8>)
  401ef4:	4b58      	ldr	r3, [pc, #352]	; (402058 <receive_serial+0x1fc>)
  401ef6:	4798      	blx	r3
  401ef8:	4b58      	ldr	r3, [pc, #352]	; (40205c <receive_serial+0x200>)
  401efa:	4798      	blx	r3
  401efc:	4b58      	ldr	r3, [pc, #352]	; (402060 <receive_serial+0x204>)
  401efe:	6018      	str	r0, [r3, #0]
					cont_timer = 0;
  401f00:	2200      	movs	r2, #0
  401f02:	4b58      	ldr	r3, [pc, #352]	; (402064 <receive_serial+0x208>)
  401f04:	601a      	str	r2, [r3, #0]
				
					gpio_set_pin_low(LED1_GPIO);		
  401f06:	202e      	movs	r0, #46	; 0x2e
  401f08:	4b57      	ldr	r3, [pc, #348]	; (402068 <receive_serial+0x20c>)
  401f0a:	4798      	blx	r3
  401f0c:	bd10      	pop	{r4, pc}
				}
			break;
			
			case 'S':
				if ( (keys[1] == 'T') && (keys[2] == 'O') && (keys[3] == 'P') ){
  401f0e:	4b4b      	ldr	r3, [pc, #300]	; (40203c <receive_serial+0x1e0>)
  401f10:	785b      	ldrb	r3, [r3, #1]
  401f12:	2b54      	cmp	r3, #84	; 0x54
  401f14:	f040 808e 	bne.w	402034 <receive_serial+0x1d8>
  401f18:	4b48      	ldr	r3, [pc, #288]	; (40203c <receive_serial+0x1e0>)
  401f1a:	789b      	ldrb	r3, [r3, #2]
  401f1c:	2b4f      	cmp	r3, #79	; 0x4f
  401f1e:	f040 8089 	bne.w	402034 <receive_serial+0x1d8>
  401f22:	4b46      	ldr	r3, [pc, #280]	; (40203c <receive_serial+0x1e0>)
  401f24:	78db      	ldrb	r3, [r3, #3]
  401f26:	2b50      	cmp	r3, #80	; 0x50
  401f28:	f040 8084 	bne.w	402034 <receive_serial+0x1d8>
					flag_go = 0;
  401f2c:	2200      	movs	r2, #0
  401f2e:	4b45      	ldr	r3, [pc, #276]	; (402044 <receive_serial+0x1e8>)
  401f30:	701a      	strb	r2, [r3, #0]
					gpio_set_pin_high(LED1_GPIO);
  401f32:	202e      	movs	r0, #46	; 0x2e
  401f34:	4b4d      	ldr	r3, [pc, #308]	; (40206c <receive_serial+0x210>)
  401f36:	4798      	blx	r3
  401f38:	bd10      	pop	{r4, pc}
				}
			break;
			
			case 't':
				shift_left(keys, sizeof(keys));
  401f3a:	4c40      	ldr	r4, [pc, #256]	; (40203c <receive_serial+0x1e0>)
  401f3c:	4620      	mov	r0, r4
  401f3e:	2164      	movs	r1, #100	; 0x64
  401f40:	4b4b      	ldr	r3, [pc, #300]	; (402070 <receive_serial+0x214>)
  401f42:	4798      	blx	r3
				if ( (keys[0] >= '0') && (keys[0] <= '9') ){
  401f44:	7823      	ldrb	r3, [r4, #0]
  401f46:	3b30      	subs	r3, #48	; 0x30
  401f48:	b2db      	uxtb	r3, r3
  401f4a:	2b09      	cmp	r3, #9
  401f4c:	d872      	bhi.n	402034 <receive_serial+0x1d8>
					time_test = atoff(keys);
  401f4e:	4620      	mov	r0, r4
  401f50:	4b48      	ldr	r3, [pc, #288]	; (402074 <receive_serial+0x218>)
  401f52:	4798      	blx	r3
  401f54:	4b3c      	ldr	r3, [pc, #240]	; (402048 <receive_serial+0x1ec>)
  401f56:	6018      	str	r0, [r3, #0]
  401f58:	bd10      	pop	{r4, pc}
				}
			break;
			
			case 'c':
				print_constants();
  401f5a:	4b47      	ldr	r3, [pc, #284]	; (402078 <receive_serial+0x21c>)
  401f5c:	4798      	blx	r3
			break;
  401f5e:	bd10      	pop	{r4, pc}
			
			case 's':
				shift_left(keys, sizeof(keys));
  401f60:	4c36      	ldr	r4, [pc, #216]	; (40203c <receive_serial+0x1e0>)
  401f62:	4620      	mov	r0, r4
  401f64:	2164      	movs	r1, #100	; 0x64
  401f66:	4b42      	ldr	r3, [pc, #264]	; (402070 <receive_serial+0x214>)
  401f68:	4798      	blx	r3
				if (keys[0] == 'p'){
  401f6a:	7823      	ldrb	r3, [r4, #0]
  401f6c:	2b70      	cmp	r3, #112	; 0x70
  401f6e:	d161      	bne.n	402034 <receive_serial+0x1d8>
					shift_left(keys, sizeof(keys));
  401f70:	4620      	mov	r0, r4
  401f72:	2164      	movs	r1, #100	; 0x64
  401f74:	4b3e      	ldr	r3, [pc, #248]	; (402070 <receive_serial+0x214>)
  401f76:	4798      	blx	r3
					if ( (keys[0] >= '-') && (keys[0] <= '9') ){
  401f78:	7823      	ldrb	r3, [r4, #0]
  401f7a:	3b2d      	subs	r3, #45	; 0x2d
  401f7c:	b2db      	uxtb	r3, r3
  401f7e:	2b0c      	cmp	r3, #12
  401f80:	d858      	bhi.n	402034 <receive_serial+0x1d8>
						setpoint = atoff(keys);
  401f82:	4620      	mov	r0, r4
  401f84:	4b3b      	ldr	r3, [pc, #236]	; (402074 <receive_serial+0x218>)
  401f86:	4798      	blx	r3
  401f88:	4b3c      	ldr	r3, [pc, #240]	; (40207c <receive_serial+0x220>)
  401f8a:	6018      	str	r0, [r3, #0]
  401f8c:	bd10      	pop	{r4, pc}
					}
				}
			break;
			
			case 'K':
				shift_left(keys, sizeof(keys));
  401f8e:	4c2b      	ldr	r4, [pc, #172]	; (40203c <receive_serial+0x1e0>)
  401f90:	4620      	mov	r0, r4
  401f92:	2164      	movs	r1, #100	; 0x64
  401f94:	4b36      	ldr	r3, [pc, #216]	; (402070 <receive_serial+0x214>)
  401f96:	4798      	blx	r3
				switch (keys[0]){
  401f98:	7823      	ldrb	r3, [r4, #0]
  401f9a:	3b64      	subs	r3, #100	; 0x64
  401f9c:	2b10      	cmp	r3, #16
  401f9e:	d849      	bhi.n	402034 <receive_serial+0x1d8>
  401fa0:	e8df f003 	tbb	[pc, r3]
  401fa4:	48484809 	.word	0x48484809
  401fa8:	48481948 	.word	0x48481948
  401fac:	48484848 	.word	0x48484848
  401fb0:	48484839 	.word	0x48484839
  401fb4:	29          	.byte	0x29
  401fb5:	00          	.byte	0x00
					
					case 'd':
						shift_left(keys, sizeof(keys));
  401fb6:	4c21      	ldr	r4, [pc, #132]	; (40203c <receive_serial+0x1e0>)
  401fb8:	4620      	mov	r0, r4
  401fba:	2164      	movs	r1, #100	; 0x64
  401fbc:	4b2c      	ldr	r3, [pc, #176]	; (402070 <receive_serial+0x214>)
  401fbe:	4798      	blx	r3
						if ( (keys[0] >= '-') && (keys[0] <= '9') ){
  401fc0:	7823      	ldrb	r3, [r4, #0]
  401fc2:	3b2d      	subs	r3, #45	; 0x2d
  401fc4:	b2db      	uxtb	r3, r3
  401fc6:	2b0c      	cmp	r3, #12
  401fc8:	d834      	bhi.n	402034 <receive_serial+0x1d8>
							Kd = atoff(keys);
  401fca:	4620      	mov	r0, r4
  401fcc:	4b29      	ldr	r3, [pc, #164]	; (402074 <receive_serial+0x218>)
  401fce:	4798      	blx	r3
  401fd0:	4b2b      	ldr	r3, [pc, #172]	; (402080 <receive_serial+0x224>)
  401fd2:	6018      	str	r0, [r3, #0]
  401fd4:	bd10      	pop	{r4, pc}
						}
					break;
					
					case 'i':
						shift_left(keys, sizeof(keys));
  401fd6:	4c19      	ldr	r4, [pc, #100]	; (40203c <receive_serial+0x1e0>)
  401fd8:	4620      	mov	r0, r4
  401fda:	2164      	movs	r1, #100	; 0x64
  401fdc:	4b24      	ldr	r3, [pc, #144]	; (402070 <receive_serial+0x214>)
  401fde:	4798      	blx	r3
						if ( (keys[0] >= '-') && (keys[0] <= '9') ){
  401fe0:	7823      	ldrb	r3, [r4, #0]
  401fe2:	3b2d      	subs	r3, #45	; 0x2d
  401fe4:	b2db      	uxtb	r3, r3
  401fe6:	2b0c      	cmp	r3, #12
  401fe8:	d824      	bhi.n	402034 <receive_serial+0x1d8>
							Ki = atoff(keys);
  401fea:	4620      	mov	r0, r4
  401fec:	4b21      	ldr	r3, [pc, #132]	; (402074 <receive_serial+0x218>)
  401fee:	4798      	blx	r3
  401ff0:	4b24      	ldr	r3, [pc, #144]	; (402084 <receive_serial+0x228>)
  401ff2:	6018      	str	r0, [r3, #0]
  401ff4:	bd10      	pop	{r4, pc}
						}
					break;
					
					case 't':
						shift_left(keys, sizeof(keys));
  401ff6:	4c11      	ldr	r4, [pc, #68]	; (40203c <receive_serial+0x1e0>)
  401ff8:	4620      	mov	r0, r4
  401ffa:	2164      	movs	r1, #100	; 0x64
  401ffc:	4b1c      	ldr	r3, [pc, #112]	; (402070 <receive_serial+0x214>)
  401ffe:	4798      	blx	r3
						if ( (keys[0] >= '-') && (keys[0] <= '9') ){
  402000:	7823      	ldrb	r3, [r4, #0]
  402002:	3b2d      	subs	r3, #45	; 0x2d
  402004:	b2db      	uxtb	r3, r3
  402006:	2b0c      	cmp	r3, #12
  402008:	d814      	bhi.n	402034 <receive_serial+0x1d8>
							Kt = atoff(keys);
  40200a:	4620      	mov	r0, r4
  40200c:	4b19      	ldr	r3, [pc, #100]	; (402074 <receive_serial+0x218>)
  40200e:	4798      	blx	r3
  402010:	4b1d      	ldr	r3, [pc, #116]	; (402088 <receive_serial+0x22c>)
  402012:	6018      	str	r0, [r3, #0]
  402014:	bd10      	pop	{r4, pc}
						}
					break;
					
					case 'p':
						shift_left(keys, sizeof(keys));
  402016:	4c09      	ldr	r4, [pc, #36]	; (40203c <receive_serial+0x1e0>)
  402018:	4620      	mov	r0, r4
  40201a:	2164      	movs	r1, #100	; 0x64
  40201c:	4b14      	ldr	r3, [pc, #80]	; (402070 <receive_serial+0x214>)
  40201e:	4798      	blx	r3
						if ( (keys[0] >= '-') && (keys[0] <= '9') ){
  402020:	7823      	ldrb	r3, [r4, #0]
  402022:	3b2d      	subs	r3, #45	; 0x2d
  402024:	b2db      	uxtb	r3, r3
  402026:	2b0c      	cmp	r3, #12
  402028:	d804      	bhi.n	402034 <receive_serial+0x1d8>
							Kp = atoff(keys);
  40202a:	4620      	mov	r0, r4
  40202c:	4b11      	ldr	r3, [pc, #68]	; (402074 <receive_serial+0x218>)
  40202e:	4798      	blx	r3
  402030:	4b16      	ldr	r3, [pc, #88]	; (40208c <receive_serial+0x230>)
  402032:	6018      	str	r0, [r3, #0]
  402034:	bd10      	pop	{r4, pc}
  402036:	bf00      	nop
  402038:	200009ed 	.word	0x200009ed
  40203c:	20000ad8 	.word	0x20000ad8
  402040:	00401d75 	.word	0x00401d75
  402044:	20000a74 	.word	0x20000a74
  402048:	20000100 	.word	0x20000100
  40204c:	461c4000 	.word	0x461c4000
  402050:	00403199 	.word	0x00403199
  402054:	42c80000 	.word	0x42c80000
  402058:	00403301 	.word	0x00403301
  40205c:	00403525 	.word	0x00403525
  402060:	20000a84 	.word	0x20000a84
  402064:	20000a8c 	.word	0x20000a8c
  402068:	00401749 	.word	0x00401749
  40206c:	0040172d 	.word	0x0040172d
  402070:	004012fd 	.word	0x004012fd
  402074:	00403565 	.word	0x00403565
  402078:	00401dd9 	.word	0x00401dd9
  40207c:	200000f4 	.word	0x200000f4
  402080:	200000f8 	.word	0x200000f8
  402084:	200000fc 	.word	0x200000fc
  402088:	200000f0 	.word	0x200000f0
  40208c:	200000ec 	.word	0x200000ec

00402090 <controle>:
			break;
		}
	}
}

void controle(void){
  402090:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402094:	b08d      	sub	sp, #52	; 0x34
	if (flag_time_sample){
  402096:	4b68      	ldr	r3, [pc, #416]	; (402238 <controle+0x1a8>)
  402098:	781b      	ldrb	r3, [r3, #0]
  40209a:	f013 0fff 	tst.w	r3, #255	; 0xff
  40209e:	f000 80c1 	beq.w	402224 <controle+0x194>
		float v = 0;
		cont_t = g_ul_ms_ticks;
  4020a2:	4b66      	ldr	r3, [pc, #408]	; (40223c <controle+0x1ac>)
  4020a4:	681a      	ldr	r2, [r3, #0]
  4020a6:	4b66      	ldr	r3, [pc, #408]	; (402240 <controle+0x1b0>)
  4020a8:	601a      	str	r2, [r3, #0]
		angleXY_dynamic(&angle_body);
  4020aa:	4c66      	ldr	r4, [pc, #408]	; (402244 <controle+0x1b4>)
  4020ac:	4620      	mov	r0, r4
  4020ae:	4b66      	ldr	r3, [pc, #408]	; (402248 <controle+0x1b8>)
  4020b0:	4798      	blx	r3
		measure_speed(&speed_motor);
  4020b2:	4866      	ldr	r0, [pc, #408]	; (40224c <controle+0x1bc>)
  4020b4:	4b66      	ldr	r3, [pc, #408]	; (402250 <controle+0x1c0>)
  4020b6:	4798      	blx	r3
						 
		shift_right(output_vetor,sizeof(output_vetor));
  4020b8:	4866      	ldr	r0, [pc, #408]	; (402254 <controle+0x1c4>)
  4020ba:	210c      	movs	r1, #12
  4020bc:	4b66      	ldr	r3, [pc, #408]	; (402258 <controle+0x1c8>)
  4020be:	4798      	blx	r3
		
		gyroZ = get_gyro_value('Z',ITG_ADDR_LOW);
  4020c0:	205a      	movs	r0, #90	; 0x5a
  4020c2:	2168      	movs	r1, #104	; 0x68
  4020c4:	4b65      	ldr	r3, [pc, #404]	; (40225c <controle+0x1cc>)
  4020c6:	4798      	blx	r3
  4020c8:	4606      	mov	r6, r0
  4020ca:	4b65      	ldr	r3, [pc, #404]	; (402260 <controle+0x1d0>)
  4020cc:	6018      	str	r0, [r3, #0]
		Control_P = Kp*(setpoint-angle_body[0]);
  4020ce:	4b65      	ldr	r3, [pc, #404]	; (402264 <controle+0x1d4>)
  4020d0:	6818      	ldr	r0, [r3, #0]
  4020d2:	6821      	ldr	r1, [r4, #0]
  4020d4:	4b64      	ldr	r3, [pc, #400]	; (402268 <controle+0x1d8>)
  4020d6:	4798      	blx	r3
  4020d8:	4c64      	ldr	r4, [pc, #400]	; (40226c <controle+0x1dc>)
  4020da:	4b65      	ldr	r3, [pc, #404]	; (402270 <controle+0x1e0>)
  4020dc:	6819      	ldr	r1, [r3, #0]
  4020de:	47a0      	blx	r4
  4020e0:	4605      	mov	r5, r0
  4020e2:	4b64      	ldr	r3, [pc, #400]	; (402274 <controle+0x1e4>)
  4020e4:	6018      	str	r0, [r3, #0]
		Control_D = Kd*gyroZ;
  4020e6:	4630      	mov	r0, r6
  4020e8:	4b63      	ldr	r3, [pc, #396]	; (402278 <controle+0x1e8>)
  4020ea:	6819      	ldr	r1, [r3, #0]
  4020ec:	47a0      	blx	r4
  4020ee:	4b63      	ldr	r3, [pc, #396]	; (40227c <controle+0x1ec>)
  4020f0:	6018      	str	r0, [r3, #0]
		
		output_vetor[0] = Control_D + Control_I + Control_P;
  4020f2:	4c63      	ldr	r4, [pc, #396]	; (402280 <controle+0x1f0>)
  4020f4:	4b63      	ldr	r3, [pc, #396]	; (402284 <controle+0x1f4>)
  4020f6:	6819      	ldr	r1, [r3, #0]
  4020f8:	47a0      	blx	r4
  4020fa:	4601      	mov	r1, r0
  4020fc:	4628      	mov	r0, r5
  4020fe:	47a0      	blx	r4
  402100:	4683      	mov	fp, r0
		v = output_vetor[0];
		if ( v > SATURACAO_PID ){
  402102:	4961      	ldr	r1, [pc, #388]	; (402288 <controle+0x1f8>)
  402104:	4b61      	ldr	r3, [pc, #388]	; (40228c <controle+0x1fc>)
  402106:	4798      	blx	r3
  402108:	b118      	cbz	r0, 402112 <controle+0x82>
			output_vetor[0] = SATURACAO_PID;
  40210a:	4a5f      	ldr	r2, [pc, #380]	; (402288 <controle+0x1f8>)
  40210c:	4b51      	ldr	r3, [pc, #324]	; (402254 <controle+0x1c4>)
  40210e:	601a      	str	r2, [r3, #0]
  402110:	e00b      	b.n	40212a <controle+0x9a>
		} 
		else if ( v < (-SATURACAO_PID) ){
  402112:	4658      	mov	r0, fp
  402114:	495e      	ldr	r1, [pc, #376]	; (402290 <controle+0x200>)
  402116:	4b5f      	ldr	r3, [pc, #380]	; (402294 <controle+0x204>)
  402118:	4798      	blx	r3
  40211a:	b918      	cbnz	r0, 402124 <controle+0x94>
		
		gyroZ = get_gyro_value('Z',ITG_ADDR_LOW);
		Control_P = Kp*(setpoint-angle_body[0]);
		Control_D = Kd*gyroZ;
		
		output_vetor[0] = Control_D + Control_I + Control_P;
  40211c:	4b4d      	ldr	r3, [pc, #308]	; (402254 <controle+0x1c4>)
  40211e:	f8c3 b000 	str.w	fp, [r3]
  402122:	e002      	b.n	40212a <controle+0x9a>
		v = output_vetor[0];
		if ( v > SATURACAO_PID ){
			output_vetor[0] = SATURACAO_PID;
		} 
		else if ( v < (-SATURACAO_PID) ){
			output_vetor[0] = -SATURACAO_PID;
  402124:	4a5a      	ldr	r2, [pc, #360]	; (402290 <controle+0x200>)
  402126:	4b4b      	ldr	r3, [pc, #300]	; (402254 <controle+0x1c4>)
  402128:	601a      	str	r2, [r3, #0]
		}
		update_speed_motor_dac(output_vetor[0]);
  40212a:	4d4a      	ldr	r5, [pc, #296]	; (402254 <controle+0x1c4>)
  40212c:	6828      	ldr	r0, [r5, #0]
  40212e:	4b5a      	ldr	r3, [pc, #360]	; (402298 <controle+0x208>)
  402130:	4798      	blx	r3
		
		Control_I = Control_I + Ki*(setpoint-angle_body[0]) + Kt*( output_vetor[0] - v );
  402132:	4c44      	ldr	r4, [pc, #272]	; (402244 <controle+0x1b4>)
  402134:	6826      	ldr	r6, [r4, #0]
  402136:	682d      	ldr	r5, [r5, #0]
  402138:	4f52      	ldr	r7, [pc, #328]	; (402284 <controle+0x1f4>)
  40213a:	f8df 9128 	ldr.w	r9, [pc, #296]	; 402264 <controle+0x1d4>
  40213e:	f8df a128 	ldr.w	sl, [pc, #296]	; 402268 <controle+0x1d8>
  402142:	f8d9 0000 	ldr.w	r0, [r9]
  402146:	4631      	mov	r1, r6
  402148:	47d0      	blx	sl
  40214a:	4b54      	ldr	r3, [pc, #336]	; (40229c <controle+0x20c>)
  40214c:	6819      	ldr	r1, [r3, #0]
  40214e:	4b47      	ldr	r3, [pc, #284]	; (40226c <controle+0x1dc>)
  402150:	4798      	blx	r3
  402152:	f8df 812c 	ldr.w	r8, [pc, #300]	; 402280 <controle+0x1f0>
  402156:	6839      	ldr	r1, [r7, #0]
  402158:	47c0      	blx	r8
  40215a:	900b      	str	r0, [sp, #44]	; 0x2c
  40215c:	4628      	mov	r0, r5
  40215e:	4659      	mov	r1, fp
  402160:	47d0      	blx	sl
  402162:	4b4f      	ldr	r3, [pc, #316]	; (4022a0 <controle+0x210>)
  402164:	6819      	ldr	r1, [r3, #0]
  402166:	4b41      	ldr	r3, [pc, #260]	; (40226c <controle+0x1dc>)
  402168:	4798      	blx	r3
  40216a:	4601      	mov	r1, r0
  40216c:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40216e:	47c0      	blx	r8
  402170:	6038      	str	r0, [r7, #0]
						
		snprintf(buf, sizeof(buf), "%.3f %.3f %.3f %.3f %u\r\n", angle_body[0], speed_motor[0], gyroZ, output_vetor[0], cont_t_exib);
  402172:	f8df 8158 	ldr.w	r8, [pc, #344]	; 4022cc <controle+0x23c>
  402176:	4f4b      	ldr	r7, [pc, #300]	; (4022a4 <controle+0x214>)
  402178:	4630      	mov	r0, r6
  40217a:	47b8      	blx	r7
  40217c:	e9cd 0100 	strd	r0, r1, [sp]
  402180:	4b32      	ldr	r3, [pc, #200]	; (40224c <controle+0x1bc>)
  402182:	6818      	ldr	r0, [r3, #0]
  402184:	47b8      	blx	r7
  402186:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40218a:	4b35      	ldr	r3, [pc, #212]	; (402260 <controle+0x1d0>)
  40218c:	6818      	ldr	r0, [r3, #0]
  40218e:	47b8      	blx	r7
  402190:	e9cd 0104 	strd	r0, r1, [sp, #16]
  402194:	4628      	mov	r0, r5
  402196:	47b8      	blx	r7
  402198:	e9cd 0106 	strd	r0, r1, [sp, #24]
  40219c:	4d42      	ldr	r5, [pc, #264]	; (4022a8 <controle+0x218>)
  40219e:	682b      	ldr	r3, [r5, #0]
  4021a0:	9308      	str	r3, [sp, #32]
  4021a2:	4640      	mov	r0, r8
  4021a4:	21fa      	movs	r1, #250	; 0xfa
  4021a6:	4a41      	ldr	r2, [pc, #260]	; (4022ac <controle+0x21c>)
  4021a8:	4b41      	ldr	r3, [pc, #260]	; (4022b0 <controle+0x220>)
  4021aa:	4798      	blx	r3
		printf(buf);
  4021ac:	4640      	mov	r0, r8
  4021ae:	4b41      	ldr	r3, [pc, #260]	; (4022b4 <controle+0x224>)
  4021b0:	4798      	blx	r3
		
		cont_t_exib = g_ul_ms_ticks - cont_t;
  4021b2:	4b22      	ldr	r3, [pc, #136]	; (40223c <controle+0x1ac>)
  4021b4:	681a      	ldr	r2, [r3, #0]
  4021b6:	4b22      	ldr	r3, [pc, #136]	; (402240 <controle+0x1b0>)
  4021b8:	681b      	ldr	r3, [r3, #0]
  4021ba:	1ad3      	subs	r3, r2, r3
  4021bc:	602b      	str	r3, [r5, #0]
		
		if ( (angle_body[0] > (setpoint+Angle_low) ) && (angle_body[0] < (setpoint+Angle_High) ) ){
  4021be:	6820      	ldr	r0, [r4, #0]
  4021c0:	47b8      	blx	r7
  4021c2:	4604      	mov	r4, r0
  4021c4:	460d      	mov	r5, r1
  4021c6:	f8d9 0000 	ldr.w	r0, [r9]
  4021ca:	47b8      	blx	r7
  4021cc:	4606      	mov	r6, r0
  4021ce:	460f      	mov	r7, r1
  4021d0:	a317      	add	r3, pc, #92	; (adr r3, 402230 <controle+0x1a0>)
  4021d2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4021d6:	f8df c0f8 	ldr.w	ip, [pc, #248]	; 4022d0 <controle+0x240>
  4021da:	47e0      	blx	ip
  4021dc:	4602      	mov	r2, r0
  4021de:	460b      	mov	r3, r1
  4021e0:	4620      	mov	r0, r4
  4021e2:	4629      	mov	r1, r5
  4021e4:	f8df c0ec 	ldr.w	ip, [pc, #236]	; 4022d4 <controle+0x244>
  4021e8:	47e0      	blx	ip
  4021ea:	b188      	cbz	r0, 402210 <controle+0x180>
  4021ec:	4630      	mov	r0, r6
  4021ee:	4639      	mov	r1, r7
  4021f0:	a30f      	add	r3, pc, #60	; (adr r3, 402230 <controle+0x1a0>)
  4021f2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4021f6:	4e30      	ldr	r6, [pc, #192]	; (4022b8 <controle+0x228>)
  4021f8:	47b0      	blx	r6
  4021fa:	4602      	mov	r2, r0
  4021fc:	460b      	mov	r3, r1
  4021fe:	4620      	mov	r0, r4
  402200:	4629      	mov	r1, r5
  402202:	4c2e      	ldr	r4, [pc, #184]	; (4022bc <controle+0x22c>)
  402204:	47a0      	blx	r4
  402206:	b118      	cbz	r0, 402210 <controle+0x180>
			gpio_set_pin_low(LED0_GPIO);
  402208:	2017      	movs	r0, #23
  40220a:	4b2d      	ldr	r3, [pc, #180]	; (4022c0 <controle+0x230>)
  40220c:	4798      	blx	r3
  40220e:	e002      	b.n	402216 <controle+0x186>
		} 
		else{
			gpio_set_pin_high(LED0_GPIO);
  402210:	2017      	movs	r0, #23
  402212:	4b2c      	ldr	r3, [pc, #176]	; (4022c4 <controle+0x234>)
  402214:	4798      	blx	r3
		}
		
		flag_time_sample = 0;
  402216:	2200      	movs	r2, #0
  402218:	4b07      	ldr	r3, [pc, #28]	; (402238 <controle+0x1a8>)
  40221a:	701a      	strb	r2, [r3, #0]
		cont_timer++;	
  40221c:	4b2a      	ldr	r3, [pc, #168]	; (4022c8 <controle+0x238>)
  40221e:	681a      	ldr	r2, [r3, #0]
  402220:	3201      	adds	r2, #1
  402222:	601a      	str	r2, [r3, #0]
	}
}
  402224:	b00d      	add	sp, #52	; 0x34
  402226:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40222a:	bf00      	nop
  40222c:	f3af 8000 	nop.w
  402230:	d1539a31 	.word	0xd1539a31
  402234:	3f6c9871 	.word	0x3f6c9871
  402238:	200009ec 	.word	0x200009ec
  40223c:	200009e8 	.word	0x200009e8
  402240:	20000a88 	.word	0x20000a88
  402244:	20000c58 	.word	0x20000c58
  402248:	00400571 	.word	0x00400571
  40224c:	20000b44 	.word	0x20000b44
  402250:	00400cb1 	.word	0x00400cb1
  402254:	20000b50 	.word	0x20000b50
  402258:	00400555 	.word	0x00400555
  40225c:	00400879 	.word	0x00400879
  402260:	20000a6c 	.word	0x20000a6c
  402264:	200000f4 	.word	0x200000f4
  402268:	00402f85 	.word	0x00402f85
  40226c:	00403199 	.word	0x00403199
  402270:	200000ec 	.word	0x200000ec
  402274:	20000a7c 	.word	0x20000a7c
  402278:	200000f8 	.word	0x200000f8
  40227c:	20000a68 	.word	0x20000a68
  402280:	00402f89 	.word	0x00402f89
  402284:	20000a70 	.word	0x20000a70
  402288:	43fa0000 	.word	0x43fa0000
  40228c:	00403511 	.word	0x00403511
  402290:	c3fa0000 	.word	0xc3fa0000
  402294:	004034d5 	.word	0x004034d5
  402298:	00400ae1 	.word	0x00400ae1
  40229c:	200000fc 	.word	0x200000fc
  4022a0:	200000f0 	.word	0x200000f0
  4022a4:	004028c1 	.word	0x004028c1
  4022a8:	20000a78 	.word	0x20000a78
  4022ac:	0040ac80 	.word	0x0040ac80
  4022b0:	00403789 	.word	0x00403789
  4022b4:	004035bd 	.word	0x004035bd
  4022b8:	00402605 	.word	0x00402605
  4022bc:	00402e4d 	.word	0x00402e4d
  4022c0:	00401749 	.word	0x00401749
  4022c4:	0040172d 	.word	0x0040172d
  4022c8:	20000a8c 	.word	0x20000a8c
  4022cc:	20000b5c 	.word	0x20000b5c
  4022d0:	00402601 	.word	0x00402601
  4022d4:	00402e89 	.word	0x00402e89

004022d8 <pisca_LED>:

void pisca_LED (void){
  4022d8:	b508      	push	{r3, lr}
	if ( (g_ul_ms_ticks - cont_LED) >= 5000 ){
  4022da:	4b08      	ldr	r3, [pc, #32]	; (4022fc <pisca_LED+0x24>)
  4022dc:	681a      	ldr	r2, [r3, #0]
  4022de:	4b08      	ldr	r3, [pc, #32]	; (402300 <pisca_LED+0x28>)
  4022e0:	681b      	ldr	r3, [r3, #0]
  4022e2:	1ad2      	subs	r2, r2, r3
  4022e4:	f241 3387 	movw	r3, #4999	; 0x1387
  4022e8:	429a      	cmp	r2, r3
  4022ea:	d906      	bls.n	4022fa <pisca_LED+0x22>
		gpio_toggle_pin(LED2_GPIO);
  4022ec:	2019      	movs	r0, #25
  4022ee:	4b05      	ldr	r3, [pc, #20]	; (402304 <pisca_LED+0x2c>)
  4022f0:	4798      	blx	r3
		cont_LED = g_ul_ms_ticks;
  4022f2:	4b02      	ldr	r3, [pc, #8]	; (4022fc <pisca_LED+0x24>)
  4022f4:	681a      	ldr	r2, [r3, #0]
  4022f6:	4b02      	ldr	r3, [pc, #8]	; (402300 <pisca_LED+0x28>)
  4022f8:	601a      	str	r2, [r3, #0]
  4022fa:	bd08      	pop	{r3, pc}
  4022fc:	200009e8 	.word	0x200009e8
  402300:	20000a90 	.word	0x20000a90
  402304:	00401765 	.word	0x00401765

00402308 <main>:
	}
}

int main (void)
{
  402308:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	/* Insert system clock initialization code here (sysclk_init()). */

	sysclk_init();
  40230c:	4b1a      	ldr	r3, [pc, #104]	; (402378 <main+0x70>)
  40230e:	4798      	blx	r3
	board_init();
  402310:	4b1a      	ldr	r3, [pc, #104]	; (40237c <main+0x74>)
  402312:	4798      	blx	r3

	/* Insert application code here, after the board has been initialized. */
		
	gpio_set_pin_low(LED2_GPIO);
  402314:	2019      	movs	r0, #25
  402316:	4b1a      	ldr	r3, [pc, #104]	; (402380 <main+0x78>)
  402318:	4798      	blx	r3
	config_timer();
  40231a:	4b1a      	ldr	r3, [pc, #104]	; (402384 <main+0x7c>)
  40231c:	4798      	blx	r3
	mdelay(5000);
  40231e:	f241 3088 	movw	r0, #5000	; 0x1388
  402322:	4b19      	ldr	r3, [pc, #100]	; (402388 <main+0x80>)
  402324:	4798      	blx	r3
	configure_console();
  402326:	4b19      	ldr	r3, [pc, #100]	; (40238c <main+0x84>)
  402328:	4798      	blx	r3
	config_motor();
  40232a:	4b19      	ldr	r3, [pc, #100]	; (402390 <main+0x88>)
  40232c:	4798      	blx	r3
	config_IMU();
  40232e:	4b19      	ldr	r3, [pc, #100]	; (402394 <main+0x8c>)
  402330:	4798      	blx	r3
	
	print_constants();
  402332:	4b19      	ldr	r3, [pc, #100]	; (402398 <main+0x90>)
  402334:	4798      	blx	r3
		
	//cont_LED = g_ul_ms_ticks;
	while(1){
		pisca_LED();
  402336:	4e19      	ldr	r6, [pc, #100]	; (40239c <main+0x94>)
		
		receive_serial();
  402338:	4d19      	ldr	r5, [pc, #100]	; (4023a0 <main+0x98>)
		
		if (flag_go){
  40233a:	4c1a      	ldr	r4, [pc, #104]	; (4023a4 <main+0x9c>)
			if (cont_timer >= cont_test){
				flag_go = 0;
				printf("STOP\r\n");
				gpio_set_pin_high(LED1_GPIO);
				gpio_set_pin_high(LED0_GPIO);
				update_speed_motor(0);
  40233c:	f04f 0800 	mov.w	r8, #0
		pisca_LED();
		
		receive_serial();
		
		if (flag_go){
			controle();
  402340:	4f19      	ldr	r7, [pc, #100]	; (4023a8 <main+0xa0>)
	
	print_constants();
		
	//cont_LED = g_ul_ms_ticks;
	while(1){
		pisca_LED();
  402342:	47b0      	blx	r6
		
		receive_serial();
  402344:	47a8      	blx	r5
		
		if (flag_go){
  402346:	7823      	ldrb	r3, [r4, #0]
  402348:	2b00      	cmp	r3, #0
  40234a:	d0fa      	beq.n	402342 <main+0x3a>
			controle();
  40234c:	47b8      	blx	r7
			
			if (cont_timer >= cont_test){
  40234e:	4b17      	ldr	r3, [pc, #92]	; (4023ac <main+0xa4>)
  402350:	681a      	ldr	r2, [r3, #0]
  402352:	4b17      	ldr	r3, [pc, #92]	; (4023b0 <main+0xa8>)
  402354:	681b      	ldr	r3, [r3, #0]
  402356:	429a      	cmp	r2, r3
  402358:	d3f3      	bcc.n	402342 <main+0x3a>
				flag_go = 0;
  40235a:	2300      	movs	r3, #0
  40235c:	7023      	strb	r3, [r4, #0]
				printf("STOP\r\n");
  40235e:	4815      	ldr	r0, [pc, #84]	; (4023b4 <main+0xac>)
  402360:	4b15      	ldr	r3, [pc, #84]	; (4023b8 <main+0xb0>)
  402362:	4798      	blx	r3
				gpio_set_pin_high(LED1_GPIO);
  402364:	202e      	movs	r0, #46	; 0x2e
  402366:	4f15      	ldr	r7, [pc, #84]	; (4023bc <main+0xb4>)
  402368:	47b8      	blx	r7
				gpio_set_pin_high(LED0_GPIO);
  40236a:	2017      	movs	r0, #23
  40236c:	47b8      	blx	r7
				update_speed_motor(0);
  40236e:	4640      	mov	r0, r8
  402370:	4b13      	ldr	r3, [pc, #76]	; (4023c0 <main+0xb8>)
  402372:	4798      	blx	r3
  402374:	e7e4      	b.n	402340 <main+0x38>
  402376:	bf00      	nop
  402378:	00401469 	.word	0x00401469
  40237c:	004014f1 	.word	0x004014f1
  402380:	00401749 	.word	0x00401749
  402384:	00401095 	.word	0x00401095
  402388:	00401081 	.word	0x00401081
  40238c:	004011c9 	.word	0x004011c9
  402390:	00400f79 	.word	0x00400f79
  402394:	004004c1 	.word	0x004004c1
  402398:	00401dd9 	.word	0x00401dd9
  40239c:	004022d9 	.word	0x004022d9
  4023a0:	00401e5d 	.word	0x00401e5d
  4023a4:	20000a74 	.word	0x20000a74
  4023a8:	00402091 	.word	0x00402091
  4023ac:	20000a8c 	.word	0x20000a8c
  4023b0:	20000a84 	.word	0x20000a84
  4023b4:	0040ac9c 	.word	0x0040ac9c
  4023b8:	004035bd 	.word	0x004035bd
  4023bc:	0040172d 	.word	0x0040172d
  4023c0:	004009c9 	.word	0x004009c9

004023c4 <atanf>:
  4023c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4023c8:	f020 4500 	bic.w	r5, r0, #2147483648	; 0x80000000
  4023cc:	f1b5 4fa1 	cmp.w	r5, #1350565888	; 0x50800000
  4023d0:	4604      	mov	r4, r0
  4023d2:	4606      	mov	r6, r0
  4023d4:	db08      	blt.n	4023e8 <atanf+0x24>
  4023d6:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
  4023da:	dc6f      	bgt.n	4024bc <atanf+0xf8>
  4023dc:	2800      	cmp	r0, #0
  4023de:	f340 80a0 	ble.w	402522 <atanf+0x15e>
  4023e2:	486f      	ldr	r0, [pc, #444]	; (4025a0 <atanf+0x1dc>)
  4023e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4023e8:	4b6e      	ldr	r3, [pc, #440]	; (4025a4 <atanf+0x1e0>)
  4023ea:	429d      	cmp	r5, r3
  4023ec:	dc77      	bgt.n	4024de <atanf+0x11a>
  4023ee:	f1b5 5f44 	cmp.w	r5, #822083584	; 0x31000000
  4023f2:	db68      	blt.n	4024c6 <atanf+0x102>
  4023f4:	f04f 37ff 	mov.w	r7, #4294967295
  4023f8:	4621      	mov	r1, r4
  4023fa:	4620      	mov	r0, r4
  4023fc:	f000 fecc 	bl	403198 <__aeabi_fmul>
  402400:	4601      	mov	r1, r0
  402402:	4680      	mov	r8, r0
  402404:	f000 fec8 	bl	403198 <__aeabi_fmul>
  402408:	4967      	ldr	r1, [pc, #412]	; (4025a8 <atanf+0x1e4>)
  40240a:	4605      	mov	r5, r0
  40240c:	f000 fec4 	bl	403198 <__aeabi_fmul>
  402410:	4966      	ldr	r1, [pc, #408]	; (4025ac <atanf+0x1e8>)
  402412:	f000 fdb9 	bl	402f88 <__addsf3>
  402416:	4629      	mov	r1, r5
  402418:	f000 febe 	bl	403198 <__aeabi_fmul>
  40241c:	4964      	ldr	r1, [pc, #400]	; (4025b0 <atanf+0x1ec>)
  40241e:	f000 fdb3 	bl	402f88 <__addsf3>
  402422:	4629      	mov	r1, r5
  402424:	f000 feb8 	bl	403198 <__aeabi_fmul>
  402428:	4962      	ldr	r1, [pc, #392]	; (4025b4 <atanf+0x1f0>)
  40242a:	f000 fdad 	bl	402f88 <__addsf3>
  40242e:	4629      	mov	r1, r5
  402430:	f000 feb2 	bl	403198 <__aeabi_fmul>
  402434:	4960      	ldr	r1, [pc, #384]	; (4025b8 <atanf+0x1f4>)
  402436:	f000 fda7 	bl	402f88 <__addsf3>
  40243a:	4629      	mov	r1, r5
  40243c:	f000 feac 	bl	403198 <__aeabi_fmul>
  402440:	495e      	ldr	r1, [pc, #376]	; (4025bc <atanf+0x1f8>)
  402442:	f000 fda1 	bl	402f88 <__addsf3>
  402446:	4641      	mov	r1, r8
  402448:	f000 fea6 	bl	403198 <__aeabi_fmul>
  40244c:	495c      	ldr	r1, [pc, #368]	; (4025c0 <atanf+0x1fc>)
  40244e:	4680      	mov	r8, r0
  402450:	4628      	mov	r0, r5
  402452:	f000 fea1 	bl	403198 <__aeabi_fmul>
  402456:	495b      	ldr	r1, [pc, #364]	; (4025c4 <atanf+0x200>)
  402458:	f000 fd94 	bl	402f84 <__aeabi_fsub>
  40245c:	4629      	mov	r1, r5
  40245e:	f000 fe9b 	bl	403198 <__aeabi_fmul>
  402462:	4959      	ldr	r1, [pc, #356]	; (4025c8 <atanf+0x204>)
  402464:	f000 fd8e 	bl	402f84 <__aeabi_fsub>
  402468:	4629      	mov	r1, r5
  40246a:	f000 fe95 	bl	403198 <__aeabi_fmul>
  40246e:	4957      	ldr	r1, [pc, #348]	; (4025cc <atanf+0x208>)
  402470:	f000 fd88 	bl	402f84 <__aeabi_fsub>
  402474:	4629      	mov	r1, r5
  402476:	f000 fe8f 	bl	403198 <__aeabi_fmul>
  40247a:	4955      	ldr	r1, [pc, #340]	; (4025d0 <atanf+0x20c>)
  40247c:	f000 fd82 	bl	402f84 <__aeabi_fsub>
  402480:	4629      	mov	r1, r5
  402482:	f000 fe89 	bl	403198 <__aeabi_fmul>
  402486:	1c7b      	adds	r3, r7, #1
  402488:	4601      	mov	r1, r0
  40248a:	4640      	mov	r0, r8
  40248c:	d04c      	beq.n	402528 <atanf+0x164>
  40248e:	f000 fd7b 	bl	402f88 <__addsf3>
  402492:	4621      	mov	r1, r4
  402494:	f000 fe80 	bl	403198 <__aeabi_fmul>
  402498:	4b4e      	ldr	r3, [pc, #312]	; (4025d4 <atanf+0x210>)
  40249a:	4d4f      	ldr	r5, [pc, #316]	; (4025d8 <atanf+0x214>)
  40249c:	f853 1027 	ldr.w	r1, [r3, r7, lsl #2]
  4024a0:	f000 fd70 	bl	402f84 <__aeabi_fsub>
  4024a4:	4621      	mov	r1, r4
  4024a6:	f000 fd6d 	bl	402f84 <__aeabi_fsub>
  4024aa:	4601      	mov	r1, r0
  4024ac:	f855 0027 	ldr.w	r0, [r5, r7, lsl #2]
  4024b0:	f000 fd68 	bl	402f84 <__aeabi_fsub>
  4024b4:	2e00      	cmp	r6, #0
  4024b6:	db30      	blt.n	40251a <atanf+0x156>
  4024b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4024bc:	4601      	mov	r1, r0
  4024be:	f000 fd63 	bl	402f88 <__addsf3>
  4024c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4024c6:	4945      	ldr	r1, [pc, #276]	; (4025dc <atanf+0x218>)
  4024c8:	f000 fd5e 	bl	402f88 <__addsf3>
  4024cc:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  4024d0:	f001 f81e 	bl	403510 <__aeabi_fcmpgt>
  4024d4:	2800      	cmp	r0, #0
  4024d6:	d08d      	beq.n	4023f4 <atanf+0x30>
  4024d8:	4620      	mov	r0, r4
  4024da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4024de:	f000 f887 	bl	4025f0 <fabsf>
  4024e2:	4b3f      	ldr	r3, [pc, #252]	; (4025e0 <atanf+0x21c>)
  4024e4:	4604      	mov	r4, r0
  4024e6:	429d      	cmp	r5, r3
  4024e8:	dc29      	bgt.n	40253e <atanf+0x17a>
  4024ea:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
  4024ee:	429d      	cmp	r5, r3
  4024f0:	dc44      	bgt.n	40257c <atanf+0x1b8>
  4024f2:	4601      	mov	r1, r0
  4024f4:	f000 fd48 	bl	402f88 <__addsf3>
  4024f8:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  4024fc:	f000 fd42 	bl	402f84 <__aeabi_fsub>
  402500:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  402504:	4605      	mov	r5, r0
  402506:	4620      	mov	r0, r4
  402508:	f000 fd3e 	bl	402f88 <__addsf3>
  40250c:	4601      	mov	r1, r0
  40250e:	4628      	mov	r0, r5
  402510:	f000 fef6 	bl	403300 <__aeabi_fdiv>
  402514:	2700      	movs	r7, #0
  402516:	4604      	mov	r4, r0
  402518:	e76e      	b.n	4023f8 <atanf+0x34>
  40251a:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  40251e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402522:	4830      	ldr	r0, [pc, #192]	; (4025e4 <atanf+0x220>)
  402524:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402528:	f000 fd2e 	bl	402f88 <__addsf3>
  40252c:	4621      	mov	r1, r4
  40252e:	f000 fe33 	bl	403198 <__aeabi_fmul>
  402532:	4601      	mov	r1, r0
  402534:	4620      	mov	r0, r4
  402536:	f000 fd25 	bl	402f84 <__aeabi_fsub>
  40253a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40253e:	4b2a      	ldr	r3, [pc, #168]	; (4025e8 <atanf+0x224>)
  402540:	429d      	cmp	r5, r3
  402542:	dc14      	bgt.n	40256e <atanf+0x1aa>
  402544:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
  402548:	f000 fd1c 	bl	402f84 <__aeabi_fsub>
  40254c:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
  402550:	4605      	mov	r5, r0
  402552:	4620      	mov	r0, r4
  402554:	f000 fe20 	bl	403198 <__aeabi_fmul>
  402558:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  40255c:	f000 fd14 	bl	402f88 <__addsf3>
  402560:	4601      	mov	r1, r0
  402562:	4628      	mov	r0, r5
  402564:	f000 fecc 	bl	403300 <__aeabi_fdiv>
  402568:	2702      	movs	r7, #2
  40256a:	4604      	mov	r4, r0
  40256c:	e744      	b.n	4023f8 <atanf+0x34>
  40256e:	4601      	mov	r1, r0
  402570:	481e      	ldr	r0, [pc, #120]	; (4025ec <atanf+0x228>)
  402572:	f000 fec5 	bl	403300 <__aeabi_fdiv>
  402576:	2703      	movs	r7, #3
  402578:	4604      	mov	r4, r0
  40257a:	e73d      	b.n	4023f8 <atanf+0x34>
  40257c:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  402580:	f000 fd00 	bl	402f84 <__aeabi_fsub>
  402584:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  402588:	4605      	mov	r5, r0
  40258a:	4620      	mov	r0, r4
  40258c:	f000 fcfc 	bl	402f88 <__addsf3>
  402590:	4601      	mov	r1, r0
  402592:	4628      	mov	r0, r5
  402594:	f000 feb4 	bl	403300 <__aeabi_fdiv>
  402598:	2701      	movs	r7, #1
  40259a:	4604      	mov	r4, r0
  40259c:	e72c      	b.n	4023f8 <atanf+0x34>
  40259e:	bf00      	nop
  4025a0:	3fc90fdb 	.word	0x3fc90fdb
  4025a4:	3edfffff 	.word	0x3edfffff
  4025a8:	3c8569d7 	.word	0x3c8569d7
  4025ac:	3d4bda59 	.word	0x3d4bda59
  4025b0:	3d886b35 	.word	0x3d886b35
  4025b4:	3dba2e6e 	.word	0x3dba2e6e
  4025b8:	3e124925 	.word	0x3e124925
  4025bc:	3eaaaaab 	.word	0x3eaaaaab
  4025c0:	bd15a221 	.word	0xbd15a221
  4025c4:	3d6ef16b 	.word	0x3d6ef16b
  4025c8:	3d9d8795 	.word	0x3d9d8795
  4025cc:	3de38e38 	.word	0x3de38e38
  4025d0:	3e4ccccd 	.word	0x3e4ccccd
  4025d4:	0040aca4 	.word	0x0040aca4
  4025d8:	0040acb4 	.word	0x0040acb4
  4025dc:	7149f2ca 	.word	0x7149f2ca
  4025e0:	3f97ffff 	.word	0x3f97ffff
  4025e4:	bfc90fdb 	.word	0xbfc90fdb
  4025e8:	401bffff 	.word	0x401bffff
  4025ec:	bf800000 	.word	0xbf800000

004025f0 <fabsf>:
  4025f0:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
  4025f4:	4770      	bx	lr
  4025f6:	bf00      	nop

004025f8 <__aeabi_drsub>:
  4025f8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  4025fc:	e002      	b.n	402604 <__adddf3>
  4025fe:	bf00      	nop

00402600 <__aeabi_dsub>:
  402600:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00402604 <__adddf3>:
  402604:	b530      	push	{r4, r5, lr}
  402606:	ea4f 0441 	mov.w	r4, r1, lsl #1
  40260a:	ea4f 0543 	mov.w	r5, r3, lsl #1
  40260e:	ea94 0f05 	teq	r4, r5
  402612:	bf08      	it	eq
  402614:	ea90 0f02 	teqeq	r0, r2
  402618:	bf1f      	itttt	ne
  40261a:	ea54 0c00 	orrsne.w	ip, r4, r0
  40261e:	ea55 0c02 	orrsne.w	ip, r5, r2
  402622:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  402626:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  40262a:	f000 80e2 	beq.w	4027f2 <__adddf3+0x1ee>
  40262e:	ea4f 5454 	mov.w	r4, r4, lsr #21
  402632:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  402636:	bfb8      	it	lt
  402638:	426d      	neglt	r5, r5
  40263a:	dd0c      	ble.n	402656 <__adddf3+0x52>
  40263c:	442c      	add	r4, r5
  40263e:	ea80 0202 	eor.w	r2, r0, r2
  402642:	ea81 0303 	eor.w	r3, r1, r3
  402646:	ea82 0000 	eor.w	r0, r2, r0
  40264a:	ea83 0101 	eor.w	r1, r3, r1
  40264e:	ea80 0202 	eor.w	r2, r0, r2
  402652:	ea81 0303 	eor.w	r3, r1, r3
  402656:	2d36      	cmp	r5, #54	; 0x36
  402658:	bf88      	it	hi
  40265a:	bd30      	pophi	{r4, r5, pc}
  40265c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  402660:	ea4f 3101 	mov.w	r1, r1, lsl #12
  402664:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  402668:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  40266c:	d002      	beq.n	402674 <__adddf3+0x70>
  40266e:	4240      	negs	r0, r0
  402670:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  402674:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  402678:	ea4f 3303 	mov.w	r3, r3, lsl #12
  40267c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  402680:	d002      	beq.n	402688 <__adddf3+0x84>
  402682:	4252      	negs	r2, r2
  402684:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  402688:	ea94 0f05 	teq	r4, r5
  40268c:	f000 80a7 	beq.w	4027de <__adddf3+0x1da>
  402690:	f1a4 0401 	sub.w	r4, r4, #1
  402694:	f1d5 0e20 	rsbs	lr, r5, #32
  402698:	db0d      	blt.n	4026b6 <__adddf3+0xb2>
  40269a:	fa02 fc0e 	lsl.w	ip, r2, lr
  40269e:	fa22 f205 	lsr.w	r2, r2, r5
  4026a2:	1880      	adds	r0, r0, r2
  4026a4:	f141 0100 	adc.w	r1, r1, #0
  4026a8:	fa03 f20e 	lsl.w	r2, r3, lr
  4026ac:	1880      	adds	r0, r0, r2
  4026ae:	fa43 f305 	asr.w	r3, r3, r5
  4026b2:	4159      	adcs	r1, r3
  4026b4:	e00e      	b.n	4026d4 <__adddf3+0xd0>
  4026b6:	f1a5 0520 	sub.w	r5, r5, #32
  4026ba:	f10e 0e20 	add.w	lr, lr, #32
  4026be:	2a01      	cmp	r2, #1
  4026c0:	fa03 fc0e 	lsl.w	ip, r3, lr
  4026c4:	bf28      	it	cs
  4026c6:	f04c 0c02 	orrcs.w	ip, ip, #2
  4026ca:	fa43 f305 	asr.w	r3, r3, r5
  4026ce:	18c0      	adds	r0, r0, r3
  4026d0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  4026d4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4026d8:	d507      	bpl.n	4026ea <__adddf3+0xe6>
  4026da:	f04f 0e00 	mov.w	lr, #0
  4026de:	f1dc 0c00 	rsbs	ip, ip, #0
  4026e2:	eb7e 0000 	sbcs.w	r0, lr, r0
  4026e6:	eb6e 0101 	sbc.w	r1, lr, r1
  4026ea:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  4026ee:	d31b      	bcc.n	402728 <__adddf3+0x124>
  4026f0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  4026f4:	d30c      	bcc.n	402710 <__adddf3+0x10c>
  4026f6:	0849      	lsrs	r1, r1, #1
  4026f8:	ea5f 0030 	movs.w	r0, r0, rrx
  4026fc:	ea4f 0c3c 	mov.w	ip, ip, rrx
  402700:	f104 0401 	add.w	r4, r4, #1
  402704:	ea4f 5244 	mov.w	r2, r4, lsl #21
  402708:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  40270c:	f080 809a 	bcs.w	402844 <__adddf3+0x240>
  402710:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  402714:	bf08      	it	eq
  402716:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40271a:	f150 0000 	adcs.w	r0, r0, #0
  40271e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  402722:	ea41 0105 	orr.w	r1, r1, r5
  402726:	bd30      	pop	{r4, r5, pc}
  402728:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  40272c:	4140      	adcs	r0, r0
  40272e:	eb41 0101 	adc.w	r1, r1, r1
  402732:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  402736:	f1a4 0401 	sub.w	r4, r4, #1
  40273a:	d1e9      	bne.n	402710 <__adddf3+0x10c>
  40273c:	f091 0f00 	teq	r1, #0
  402740:	bf04      	itt	eq
  402742:	4601      	moveq	r1, r0
  402744:	2000      	moveq	r0, #0
  402746:	fab1 f381 	clz	r3, r1
  40274a:	bf08      	it	eq
  40274c:	3320      	addeq	r3, #32
  40274e:	f1a3 030b 	sub.w	r3, r3, #11
  402752:	f1b3 0220 	subs.w	r2, r3, #32
  402756:	da0c      	bge.n	402772 <__adddf3+0x16e>
  402758:	320c      	adds	r2, #12
  40275a:	dd08      	ble.n	40276e <__adddf3+0x16a>
  40275c:	f102 0c14 	add.w	ip, r2, #20
  402760:	f1c2 020c 	rsb	r2, r2, #12
  402764:	fa01 f00c 	lsl.w	r0, r1, ip
  402768:	fa21 f102 	lsr.w	r1, r1, r2
  40276c:	e00c      	b.n	402788 <__adddf3+0x184>
  40276e:	f102 0214 	add.w	r2, r2, #20
  402772:	bfd8      	it	le
  402774:	f1c2 0c20 	rsble	ip, r2, #32
  402778:	fa01 f102 	lsl.w	r1, r1, r2
  40277c:	fa20 fc0c 	lsr.w	ip, r0, ip
  402780:	bfdc      	itt	le
  402782:	ea41 010c 	orrle.w	r1, r1, ip
  402786:	4090      	lslle	r0, r2
  402788:	1ae4      	subs	r4, r4, r3
  40278a:	bfa2      	ittt	ge
  40278c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  402790:	4329      	orrge	r1, r5
  402792:	bd30      	popge	{r4, r5, pc}
  402794:	ea6f 0404 	mvn.w	r4, r4
  402798:	3c1f      	subs	r4, #31
  40279a:	da1c      	bge.n	4027d6 <__adddf3+0x1d2>
  40279c:	340c      	adds	r4, #12
  40279e:	dc0e      	bgt.n	4027be <__adddf3+0x1ba>
  4027a0:	f104 0414 	add.w	r4, r4, #20
  4027a4:	f1c4 0220 	rsb	r2, r4, #32
  4027a8:	fa20 f004 	lsr.w	r0, r0, r4
  4027ac:	fa01 f302 	lsl.w	r3, r1, r2
  4027b0:	ea40 0003 	orr.w	r0, r0, r3
  4027b4:	fa21 f304 	lsr.w	r3, r1, r4
  4027b8:	ea45 0103 	orr.w	r1, r5, r3
  4027bc:	bd30      	pop	{r4, r5, pc}
  4027be:	f1c4 040c 	rsb	r4, r4, #12
  4027c2:	f1c4 0220 	rsb	r2, r4, #32
  4027c6:	fa20 f002 	lsr.w	r0, r0, r2
  4027ca:	fa01 f304 	lsl.w	r3, r1, r4
  4027ce:	ea40 0003 	orr.w	r0, r0, r3
  4027d2:	4629      	mov	r1, r5
  4027d4:	bd30      	pop	{r4, r5, pc}
  4027d6:	fa21 f004 	lsr.w	r0, r1, r4
  4027da:	4629      	mov	r1, r5
  4027dc:	bd30      	pop	{r4, r5, pc}
  4027de:	f094 0f00 	teq	r4, #0
  4027e2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  4027e6:	bf06      	itte	eq
  4027e8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  4027ec:	3401      	addeq	r4, #1
  4027ee:	3d01      	subne	r5, #1
  4027f0:	e74e      	b.n	402690 <__adddf3+0x8c>
  4027f2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4027f6:	bf18      	it	ne
  4027f8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4027fc:	d029      	beq.n	402852 <__adddf3+0x24e>
  4027fe:	ea94 0f05 	teq	r4, r5
  402802:	bf08      	it	eq
  402804:	ea90 0f02 	teqeq	r0, r2
  402808:	d005      	beq.n	402816 <__adddf3+0x212>
  40280a:	ea54 0c00 	orrs.w	ip, r4, r0
  40280e:	bf04      	itt	eq
  402810:	4619      	moveq	r1, r3
  402812:	4610      	moveq	r0, r2
  402814:	bd30      	pop	{r4, r5, pc}
  402816:	ea91 0f03 	teq	r1, r3
  40281a:	bf1e      	ittt	ne
  40281c:	2100      	movne	r1, #0
  40281e:	2000      	movne	r0, #0
  402820:	bd30      	popne	{r4, r5, pc}
  402822:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  402826:	d105      	bne.n	402834 <__adddf3+0x230>
  402828:	0040      	lsls	r0, r0, #1
  40282a:	4149      	adcs	r1, r1
  40282c:	bf28      	it	cs
  40282e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  402832:	bd30      	pop	{r4, r5, pc}
  402834:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  402838:	bf3c      	itt	cc
  40283a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  40283e:	bd30      	popcc	{r4, r5, pc}
  402840:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  402844:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  402848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  40284c:	f04f 0000 	mov.w	r0, #0
  402850:	bd30      	pop	{r4, r5, pc}
  402852:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  402856:	bf1a      	itte	ne
  402858:	4619      	movne	r1, r3
  40285a:	4610      	movne	r0, r2
  40285c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  402860:	bf1c      	itt	ne
  402862:	460b      	movne	r3, r1
  402864:	4602      	movne	r2, r0
  402866:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40286a:	bf06      	itte	eq
  40286c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  402870:	ea91 0f03 	teqeq	r1, r3
  402874:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  402878:	bd30      	pop	{r4, r5, pc}
  40287a:	bf00      	nop

0040287c <__aeabi_ui2d>:
  40287c:	f090 0f00 	teq	r0, #0
  402880:	bf04      	itt	eq
  402882:	2100      	moveq	r1, #0
  402884:	4770      	bxeq	lr
  402886:	b530      	push	{r4, r5, lr}
  402888:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40288c:	f104 0432 	add.w	r4, r4, #50	; 0x32
  402890:	f04f 0500 	mov.w	r5, #0
  402894:	f04f 0100 	mov.w	r1, #0
  402898:	e750      	b.n	40273c <__adddf3+0x138>
  40289a:	bf00      	nop

0040289c <__aeabi_i2d>:
  40289c:	f090 0f00 	teq	r0, #0
  4028a0:	bf04      	itt	eq
  4028a2:	2100      	moveq	r1, #0
  4028a4:	4770      	bxeq	lr
  4028a6:	b530      	push	{r4, r5, lr}
  4028a8:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4028ac:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4028b0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  4028b4:	bf48      	it	mi
  4028b6:	4240      	negmi	r0, r0
  4028b8:	f04f 0100 	mov.w	r1, #0
  4028bc:	e73e      	b.n	40273c <__adddf3+0x138>
  4028be:	bf00      	nop

004028c0 <__aeabi_f2d>:
  4028c0:	0042      	lsls	r2, r0, #1
  4028c2:	ea4f 01e2 	mov.w	r1, r2, asr #3
  4028c6:	ea4f 0131 	mov.w	r1, r1, rrx
  4028ca:	ea4f 7002 	mov.w	r0, r2, lsl #28
  4028ce:	bf1f      	itttt	ne
  4028d0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  4028d4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4028d8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  4028dc:	4770      	bxne	lr
  4028de:	f092 0f00 	teq	r2, #0
  4028e2:	bf14      	ite	ne
  4028e4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4028e8:	4770      	bxeq	lr
  4028ea:	b530      	push	{r4, r5, lr}
  4028ec:	f44f 7460 	mov.w	r4, #896	; 0x380
  4028f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4028f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4028f8:	e720      	b.n	40273c <__adddf3+0x138>
  4028fa:	bf00      	nop

004028fc <__aeabi_ul2d>:
  4028fc:	ea50 0201 	orrs.w	r2, r0, r1
  402900:	bf08      	it	eq
  402902:	4770      	bxeq	lr
  402904:	b530      	push	{r4, r5, lr}
  402906:	f04f 0500 	mov.w	r5, #0
  40290a:	e00a      	b.n	402922 <__aeabi_l2d+0x16>

0040290c <__aeabi_l2d>:
  40290c:	ea50 0201 	orrs.w	r2, r0, r1
  402910:	bf08      	it	eq
  402912:	4770      	bxeq	lr
  402914:	b530      	push	{r4, r5, lr}
  402916:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  40291a:	d502      	bpl.n	402922 <__aeabi_l2d+0x16>
  40291c:	4240      	negs	r0, r0
  40291e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  402922:	f44f 6480 	mov.w	r4, #1024	; 0x400
  402926:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40292a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  40292e:	f43f aedc 	beq.w	4026ea <__adddf3+0xe6>
  402932:	f04f 0203 	mov.w	r2, #3
  402936:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40293a:	bf18      	it	ne
  40293c:	3203      	addne	r2, #3
  40293e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  402942:	bf18      	it	ne
  402944:	3203      	addne	r2, #3
  402946:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  40294a:	f1c2 0320 	rsb	r3, r2, #32
  40294e:	fa00 fc03 	lsl.w	ip, r0, r3
  402952:	fa20 f002 	lsr.w	r0, r0, r2
  402956:	fa01 fe03 	lsl.w	lr, r1, r3
  40295a:	ea40 000e 	orr.w	r0, r0, lr
  40295e:	fa21 f102 	lsr.w	r1, r1, r2
  402962:	4414      	add	r4, r2
  402964:	e6c1      	b.n	4026ea <__adddf3+0xe6>
  402966:	bf00      	nop

00402968 <__aeabi_dmul>:
  402968:	b570      	push	{r4, r5, r6, lr}
  40296a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40296e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  402972:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  402976:	bf1d      	ittte	ne
  402978:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40297c:	ea94 0f0c 	teqne	r4, ip
  402980:	ea95 0f0c 	teqne	r5, ip
  402984:	f000 f8de 	bleq	402b44 <__aeabi_dmul+0x1dc>
  402988:	442c      	add	r4, r5
  40298a:	ea81 0603 	eor.w	r6, r1, r3
  40298e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  402992:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  402996:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  40299a:	bf18      	it	ne
  40299c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  4029a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4029a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4029a8:	d038      	beq.n	402a1c <__aeabi_dmul+0xb4>
  4029aa:	fba0 ce02 	umull	ip, lr, r0, r2
  4029ae:	f04f 0500 	mov.w	r5, #0
  4029b2:	fbe1 e502 	umlal	lr, r5, r1, r2
  4029b6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  4029ba:	fbe0 e503 	umlal	lr, r5, r0, r3
  4029be:	f04f 0600 	mov.w	r6, #0
  4029c2:	fbe1 5603 	umlal	r5, r6, r1, r3
  4029c6:	f09c 0f00 	teq	ip, #0
  4029ca:	bf18      	it	ne
  4029cc:	f04e 0e01 	orrne.w	lr, lr, #1
  4029d0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  4029d4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  4029d8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  4029dc:	d204      	bcs.n	4029e8 <__aeabi_dmul+0x80>
  4029de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  4029e2:	416d      	adcs	r5, r5
  4029e4:	eb46 0606 	adc.w	r6, r6, r6
  4029e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  4029ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  4029f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  4029f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  4029f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  4029fc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  402a00:	bf88      	it	hi
  402a02:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  402a06:	d81e      	bhi.n	402a46 <__aeabi_dmul+0xde>
  402a08:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  402a0c:	bf08      	it	eq
  402a0e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  402a12:	f150 0000 	adcs.w	r0, r0, #0
  402a16:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  402a1a:	bd70      	pop	{r4, r5, r6, pc}
  402a1c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  402a20:	ea46 0101 	orr.w	r1, r6, r1
  402a24:	ea40 0002 	orr.w	r0, r0, r2
  402a28:	ea81 0103 	eor.w	r1, r1, r3
  402a2c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  402a30:	bfc2      	ittt	gt
  402a32:	ebd4 050c 	rsbsgt	r5, r4, ip
  402a36:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  402a3a:	bd70      	popgt	{r4, r5, r6, pc}
  402a3c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  402a40:	f04f 0e00 	mov.w	lr, #0
  402a44:	3c01      	subs	r4, #1
  402a46:	f300 80ab 	bgt.w	402ba0 <__aeabi_dmul+0x238>
  402a4a:	f114 0f36 	cmn.w	r4, #54	; 0x36
  402a4e:	bfde      	ittt	le
  402a50:	2000      	movle	r0, #0
  402a52:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  402a56:	bd70      	pople	{r4, r5, r6, pc}
  402a58:	f1c4 0400 	rsb	r4, r4, #0
  402a5c:	3c20      	subs	r4, #32
  402a5e:	da35      	bge.n	402acc <__aeabi_dmul+0x164>
  402a60:	340c      	adds	r4, #12
  402a62:	dc1b      	bgt.n	402a9c <__aeabi_dmul+0x134>
  402a64:	f104 0414 	add.w	r4, r4, #20
  402a68:	f1c4 0520 	rsb	r5, r4, #32
  402a6c:	fa00 f305 	lsl.w	r3, r0, r5
  402a70:	fa20 f004 	lsr.w	r0, r0, r4
  402a74:	fa01 f205 	lsl.w	r2, r1, r5
  402a78:	ea40 0002 	orr.w	r0, r0, r2
  402a7c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  402a80:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  402a84:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  402a88:	fa21 f604 	lsr.w	r6, r1, r4
  402a8c:	eb42 0106 	adc.w	r1, r2, r6
  402a90:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  402a94:	bf08      	it	eq
  402a96:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  402a9a:	bd70      	pop	{r4, r5, r6, pc}
  402a9c:	f1c4 040c 	rsb	r4, r4, #12
  402aa0:	f1c4 0520 	rsb	r5, r4, #32
  402aa4:	fa00 f304 	lsl.w	r3, r0, r4
  402aa8:	fa20 f005 	lsr.w	r0, r0, r5
  402aac:	fa01 f204 	lsl.w	r2, r1, r4
  402ab0:	ea40 0002 	orr.w	r0, r0, r2
  402ab4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402ab8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  402abc:	f141 0100 	adc.w	r1, r1, #0
  402ac0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  402ac4:	bf08      	it	eq
  402ac6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  402aca:	bd70      	pop	{r4, r5, r6, pc}
  402acc:	f1c4 0520 	rsb	r5, r4, #32
  402ad0:	fa00 f205 	lsl.w	r2, r0, r5
  402ad4:	ea4e 0e02 	orr.w	lr, lr, r2
  402ad8:	fa20 f304 	lsr.w	r3, r0, r4
  402adc:	fa01 f205 	lsl.w	r2, r1, r5
  402ae0:	ea43 0302 	orr.w	r3, r3, r2
  402ae4:	fa21 f004 	lsr.w	r0, r1, r4
  402ae8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402aec:	fa21 f204 	lsr.w	r2, r1, r4
  402af0:	ea20 0002 	bic.w	r0, r0, r2
  402af4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  402af8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  402afc:	bf08      	it	eq
  402afe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  402b02:	bd70      	pop	{r4, r5, r6, pc}
  402b04:	f094 0f00 	teq	r4, #0
  402b08:	d10f      	bne.n	402b2a <__aeabi_dmul+0x1c2>
  402b0a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  402b0e:	0040      	lsls	r0, r0, #1
  402b10:	eb41 0101 	adc.w	r1, r1, r1
  402b14:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  402b18:	bf08      	it	eq
  402b1a:	3c01      	subeq	r4, #1
  402b1c:	d0f7      	beq.n	402b0e <__aeabi_dmul+0x1a6>
  402b1e:	ea41 0106 	orr.w	r1, r1, r6
  402b22:	f095 0f00 	teq	r5, #0
  402b26:	bf18      	it	ne
  402b28:	4770      	bxne	lr
  402b2a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  402b2e:	0052      	lsls	r2, r2, #1
  402b30:	eb43 0303 	adc.w	r3, r3, r3
  402b34:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  402b38:	bf08      	it	eq
  402b3a:	3d01      	subeq	r5, #1
  402b3c:	d0f7      	beq.n	402b2e <__aeabi_dmul+0x1c6>
  402b3e:	ea43 0306 	orr.w	r3, r3, r6
  402b42:	4770      	bx	lr
  402b44:	ea94 0f0c 	teq	r4, ip
  402b48:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  402b4c:	bf18      	it	ne
  402b4e:	ea95 0f0c 	teqne	r5, ip
  402b52:	d00c      	beq.n	402b6e <__aeabi_dmul+0x206>
  402b54:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  402b58:	bf18      	it	ne
  402b5a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  402b5e:	d1d1      	bne.n	402b04 <__aeabi_dmul+0x19c>
  402b60:	ea81 0103 	eor.w	r1, r1, r3
  402b64:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402b68:	f04f 0000 	mov.w	r0, #0
  402b6c:	bd70      	pop	{r4, r5, r6, pc}
  402b6e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  402b72:	bf06      	itte	eq
  402b74:	4610      	moveq	r0, r2
  402b76:	4619      	moveq	r1, r3
  402b78:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  402b7c:	d019      	beq.n	402bb2 <__aeabi_dmul+0x24a>
  402b7e:	ea94 0f0c 	teq	r4, ip
  402b82:	d102      	bne.n	402b8a <__aeabi_dmul+0x222>
  402b84:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  402b88:	d113      	bne.n	402bb2 <__aeabi_dmul+0x24a>
  402b8a:	ea95 0f0c 	teq	r5, ip
  402b8e:	d105      	bne.n	402b9c <__aeabi_dmul+0x234>
  402b90:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  402b94:	bf1c      	itt	ne
  402b96:	4610      	movne	r0, r2
  402b98:	4619      	movne	r1, r3
  402b9a:	d10a      	bne.n	402bb2 <__aeabi_dmul+0x24a>
  402b9c:	ea81 0103 	eor.w	r1, r1, r3
  402ba0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402ba4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  402ba8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  402bac:	f04f 0000 	mov.w	r0, #0
  402bb0:	bd70      	pop	{r4, r5, r6, pc}
  402bb2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  402bb6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  402bba:	bd70      	pop	{r4, r5, r6, pc}

00402bbc <__aeabi_ddiv>:
  402bbc:	b570      	push	{r4, r5, r6, lr}
  402bbe:	f04f 0cff 	mov.w	ip, #255	; 0xff
  402bc2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  402bc6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  402bca:	bf1d      	ittte	ne
  402bcc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  402bd0:	ea94 0f0c 	teqne	r4, ip
  402bd4:	ea95 0f0c 	teqne	r5, ip
  402bd8:	f000 f8a7 	bleq	402d2a <__aeabi_ddiv+0x16e>
  402bdc:	eba4 0405 	sub.w	r4, r4, r5
  402be0:	ea81 0e03 	eor.w	lr, r1, r3
  402be4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  402be8:	ea4f 3101 	mov.w	r1, r1, lsl #12
  402bec:	f000 8088 	beq.w	402d00 <__aeabi_ddiv+0x144>
  402bf0:	ea4f 3303 	mov.w	r3, r3, lsl #12
  402bf4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  402bf8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  402bfc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  402c00:	ea4f 2202 	mov.w	r2, r2, lsl #8
  402c04:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  402c08:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  402c0c:	ea4f 2600 	mov.w	r6, r0, lsl #8
  402c10:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  402c14:	429d      	cmp	r5, r3
  402c16:	bf08      	it	eq
  402c18:	4296      	cmpeq	r6, r2
  402c1a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  402c1e:	f504 7440 	add.w	r4, r4, #768	; 0x300
  402c22:	d202      	bcs.n	402c2a <__aeabi_ddiv+0x6e>
  402c24:	085b      	lsrs	r3, r3, #1
  402c26:	ea4f 0232 	mov.w	r2, r2, rrx
  402c2a:	1ab6      	subs	r6, r6, r2
  402c2c:	eb65 0503 	sbc.w	r5, r5, r3
  402c30:	085b      	lsrs	r3, r3, #1
  402c32:	ea4f 0232 	mov.w	r2, r2, rrx
  402c36:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  402c3a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  402c3e:	ebb6 0e02 	subs.w	lr, r6, r2
  402c42:	eb75 0e03 	sbcs.w	lr, r5, r3
  402c46:	bf22      	ittt	cs
  402c48:	1ab6      	subcs	r6, r6, r2
  402c4a:	4675      	movcs	r5, lr
  402c4c:	ea40 000c 	orrcs.w	r0, r0, ip
  402c50:	085b      	lsrs	r3, r3, #1
  402c52:	ea4f 0232 	mov.w	r2, r2, rrx
  402c56:	ebb6 0e02 	subs.w	lr, r6, r2
  402c5a:	eb75 0e03 	sbcs.w	lr, r5, r3
  402c5e:	bf22      	ittt	cs
  402c60:	1ab6      	subcs	r6, r6, r2
  402c62:	4675      	movcs	r5, lr
  402c64:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  402c68:	085b      	lsrs	r3, r3, #1
  402c6a:	ea4f 0232 	mov.w	r2, r2, rrx
  402c6e:	ebb6 0e02 	subs.w	lr, r6, r2
  402c72:	eb75 0e03 	sbcs.w	lr, r5, r3
  402c76:	bf22      	ittt	cs
  402c78:	1ab6      	subcs	r6, r6, r2
  402c7a:	4675      	movcs	r5, lr
  402c7c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  402c80:	085b      	lsrs	r3, r3, #1
  402c82:	ea4f 0232 	mov.w	r2, r2, rrx
  402c86:	ebb6 0e02 	subs.w	lr, r6, r2
  402c8a:	eb75 0e03 	sbcs.w	lr, r5, r3
  402c8e:	bf22      	ittt	cs
  402c90:	1ab6      	subcs	r6, r6, r2
  402c92:	4675      	movcs	r5, lr
  402c94:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  402c98:	ea55 0e06 	orrs.w	lr, r5, r6
  402c9c:	d018      	beq.n	402cd0 <__aeabi_ddiv+0x114>
  402c9e:	ea4f 1505 	mov.w	r5, r5, lsl #4
  402ca2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  402ca6:	ea4f 1606 	mov.w	r6, r6, lsl #4
  402caa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  402cae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  402cb2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  402cb6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  402cba:	d1c0      	bne.n	402c3e <__aeabi_ddiv+0x82>
  402cbc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  402cc0:	d10b      	bne.n	402cda <__aeabi_ddiv+0x11e>
  402cc2:	ea41 0100 	orr.w	r1, r1, r0
  402cc6:	f04f 0000 	mov.w	r0, #0
  402cca:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  402cce:	e7b6      	b.n	402c3e <__aeabi_ddiv+0x82>
  402cd0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  402cd4:	bf04      	itt	eq
  402cd6:	4301      	orreq	r1, r0
  402cd8:	2000      	moveq	r0, #0
  402cda:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  402cde:	bf88      	it	hi
  402ce0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  402ce4:	f63f aeaf 	bhi.w	402a46 <__aeabi_dmul+0xde>
  402ce8:	ebb5 0c03 	subs.w	ip, r5, r3
  402cec:	bf04      	itt	eq
  402cee:	ebb6 0c02 	subseq.w	ip, r6, r2
  402cf2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  402cf6:	f150 0000 	adcs.w	r0, r0, #0
  402cfa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  402cfe:	bd70      	pop	{r4, r5, r6, pc}
  402d00:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  402d04:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  402d08:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  402d0c:	bfc2      	ittt	gt
  402d0e:	ebd4 050c 	rsbsgt	r5, r4, ip
  402d12:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  402d16:	bd70      	popgt	{r4, r5, r6, pc}
  402d18:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  402d1c:	f04f 0e00 	mov.w	lr, #0
  402d20:	3c01      	subs	r4, #1
  402d22:	e690      	b.n	402a46 <__aeabi_dmul+0xde>
  402d24:	ea45 0e06 	orr.w	lr, r5, r6
  402d28:	e68d      	b.n	402a46 <__aeabi_dmul+0xde>
  402d2a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  402d2e:	ea94 0f0c 	teq	r4, ip
  402d32:	bf08      	it	eq
  402d34:	ea95 0f0c 	teqeq	r5, ip
  402d38:	f43f af3b 	beq.w	402bb2 <__aeabi_dmul+0x24a>
  402d3c:	ea94 0f0c 	teq	r4, ip
  402d40:	d10a      	bne.n	402d58 <__aeabi_ddiv+0x19c>
  402d42:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  402d46:	f47f af34 	bne.w	402bb2 <__aeabi_dmul+0x24a>
  402d4a:	ea95 0f0c 	teq	r5, ip
  402d4e:	f47f af25 	bne.w	402b9c <__aeabi_dmul+0x234>
  402d52:	4610      	mov	r0, r2
  402d54:	4619      	mov	r1, r3
  402d56:	e72c      	b.n	402bb2 <__aeabi_dmul+0x24a>
  402d58:	ea95 0f0c 	teq	r5, ip
  402d5c:	d106      	bne.n	402d6c <__aeabi_ddiv+0x1b0>
  402d5e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  402d62:	f43f aefd 	beq.w	402b60 <__aeabi_dmul+0x1f8>
  402d66:	4610      	mov	r0, r2
  402d68:	4619      	mov	r1, r3
  402d6a:	e722      	b.n	402bb2 <__aeabi_dmul+0x24a>
  402d6c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  402d70:	bf18      	it	ne
  402d72:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  402d76:	f47f aec5 	bne.w	402b04 <__aeabi_dmul+0x19c>
  402d7a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  402d7e:	f47f af0d 	bne.w	402b9c <__aeabi_dmul+0x234>
  402d82:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  402d86:	f47f aeeb 	bne.w	402b60 <__aeabi_dmul+0x1f8>
  402d8a:	e712      	b.n	402bb2 <__aeabi_dmul+0x24a>

00402d8c <__gedf2>:
  402d8c:	f04f 3cff 	mov.w	ip, #4294967295
  402d90:	e006      	b.n	402da0 <__cmpdf2+0x4>
  402d92:	bf00      	nop

00402d94 <__ledf2>:
  402d94:	f04f 0c01 	mov.w	ip, #1
  402d98:	e002      	b.n	402da0 <__cmpdf2+0x4>
  402d9a:	bf00      	nop

00402d9c <__cmpdf2>:
  402d9c:	f04f 0c01 	mov.w	ip, #1
  402da0:	f84d cd04 	str.w	ip, [sp, #-4]!
  402da4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  402da8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  402dac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  402db0:	bf18      	it	ne
  402db2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  402db6:	d01b      	beq.n	402df0 <__cmpdf2+0x54>
  402db8:	b001      	add	sp, #4
  402dba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  402dbe:	bf0c      	ite	eq
  402dc0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  402dc4:	ea91 0f03 	teqne	r1, r3
  402dc8:	bf02      	ittt	eq
  402dca:	ea90 0f02 	teqeq	r0, r2
  402dce:	2000      	moveq	r0, #0
  402dd0:	4770      	bxeq	lr
  402dd2:	f110 0f00 	cmn.w	r0, #0
  402dd6:	ea91 0f03 	teq	r1, r3
  402dda:	bf58      	it	pl
  402ddc:	4299      	cmppl	r1, r3
  402dde:	bf08      	it	eq
  402de0:	4290      	cmpeq	r0, r2
  402de2:	bf2c      	ite	cs
  402de4:	17d8      	asrcs	r0, r3, #31
  402de6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  402dea:	f040 0001 	orr.w	r0, r0, #1
  402dee:	4770      	bx	lr
  402df0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  402df4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  402df8:	d102      	bne.n	402e00 <__cmpdf2+0x64>
  402dfa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  402dfe:	d107      	bne.n	402e10 <__cmpdf2+0x74>
  402e00:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  402e04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  402e08:	d1d6      	bne.n	402db8 <__cmpdf2+0x1c>
  402e0a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  402e0e:	d0d3      	beq.n	402db8 <__cmpdf2+0x1c>
  402e10:	f85d 0b04 	ldr.w	r0, [sp], #4
  402e14:	4770      	bx	lr
  402e16:	bf00      	nop

00402e18 <__aeabi_cdrcmple>:
  402e18:	4684      	mov	ip, r0
  402e1a:	4610      	mov	r0, r2
  402e1c:	4662      	mov	r2, ip
  402e1e:	468c      	mov	ip, r1
  402e20:	4619      	mov	r1, r3
  402e22:	4663      	mov	r3, ip
  402e24:	e000      	b.n	402e28 <__aeabi_cdcmpeq>
  402e26:	bf00      	nop

00402e28 <__aeabi_cdcmpeq>:
  402e28:	b501      	push	{r0, lr}
  402e2a:	f7ff ffb7 	bl	402d9c <__cmpdf2>
  402e2e:	2800      	cmp	r0, #0
  402e30:	bf48      	it	mi
  402e32:	f110 0f00 	cmnmi.w	r0, #0
  402e36:	bd01      	pop	{r0, pc}

00402e38 <__aeabi_dcmpeq>:
  402e38:	f84d ed08 	str.w	lr, [sp, #-8]!
  402e3c:	f7ff fff4 	bl	402e28 <__aeabi_cdcmpeq>
  402e40:	bf0c      	ite	eq
  402e42:	2001      	moveq	r0, #1
  402e44:	2000      	movne	r0, #0
  402e46:	f85d fb08 	ldr.w	pc, [sp], #8
  402e4a:	bf00      	nop

00402e4c <__aeabi_dcmplt>:
  402e4c:	f84d ed08 	str.w	lr, [sp, #-8]!
  402e50:	f7ff ffea 	bl	402e28 <__aeabi_cdcmpeq>
  402e54:	bf34      	ite	cc
  402e56:	2001      	movcc	r0, #1
  402e58:	2000      	movcs	r0, #0
  402e5a:	f85d fb08 	ldr.w	pc, [sp], #8
  402e5e:	bf00      	nop

00402e60 <__aeabi_dcmple>:
  402e60:	f84d ed08 	str.w	lr, [sp, #-8]!
  402e64:	f7ff ffe0 	bl	402e28 <__aeabi_cdcmpeq>
  402e68:	bf94      	ite	ls
  402e6a:	2001      	movls	r0, #1
  402e6c:	2000      	movhi	r0, #0
  402e6e:	f85d fb08 	ldr.w	pc, [sp], #8
  402e72:	bf00      	nop

00402e74 <__aeabi_dcmpge>:
  402e74:	f84d ed08 	str.w	lr, [sp, #-8]!
  402e78:	f7ff ffce 	bl	402e18 <__aeabi_cdrcmple>
  402e7c:	bf94      	ite	ls
  402e7e:	2001      	movls	r0, #1
  402e80:	2000      	movhi	r0, #0
  402e82:	f85d fb08 	ldr.w	pc, [sp], #8
  402e86:	bf00      	nop

00402e88 <__aeabi_dcmpgt>:
  402e88:	f84d ed08 	str.w	lr, [sp, #-8]!
  402e8c:	f7ff ffc4 	bl	402e18 <__aeabi_cdrcmple>
  402e90:	bf34      	ite	cc
  402e92:	2001      	movcc	r0, #1
  402e94:	2000      	movcs	r0, #0
  402e96:	f85d fb08 	ldr.w	pc, [sp], #8
  402e9a:	bf00      	nop

00402e9c <__aeabi_d2uiz>:
  402e9c:	004a      	lsls	r2, r1, #1
  402e9e:	d211      	bcs.n	402ec4 <__aeabi_d2uiz+0x28>
  402ea0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  402ea4:	d211      	bcs.n	402eca <__aeabi_d2uiz+0x2e>
  402ea6:	d50d      	bpl.n	402ec4 <__aeabi_d2uiz+0x28>
  402ea8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  402eac:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  402eb0:	d40e      	bmi.n	402ed0 <__aeabi_d2uiz+0x34>
  402eb2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  402eb6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  402eba:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  402ebe:	fa23 f002 	lsr.w	r0, r3, r2
  402ec2:	4770      	bx	lr
  402ec4:	f04f 0000 	mov.w	r0, #0
  402ec8:	4770      	bx	lr
  402eca:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  402ece:	d102      	bne.n	402ed6 <__aeabi_d2uiz+0x3a>
  402ed0:	f04f 30ff 	mov.w	r0, #4294967295
  402ed4:	4770      	bx	lr
  402ed6:	f04f 0000 	mov.w	r0, #0
  402eda:	4770      	bx	lr

00402edc <__aeabi_d2f>:
  402edc:	ea4f 0241 	mov.w	r2, r1, lsl #1
  402ee0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
  402ee4:	bf24      	itt	cs
  402ee6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
  402eea:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
  402eee:	d90d      	bls.n	402f0c <__aeabi_d2f+0x30>
  402ef0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  402ef4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
  402ef8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
  402efc:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
  402f00:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
  402f04:	bf08      	it	eq
  402f06:	f020 0001 	biceq.w	r0, r0, #1
  402f0a:	4770      	bx	lr
  402f0c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
  402f10:	d121      	bne.n	402f56 <__aeabi_d2f+0x7a>
  402f12:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
  402f16:	bfbc      	itt	lt
  402f18:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
  402f1c:	4770      	bxlt	lr
  402f1e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  402f22:	ea4f 5252 	mov.w	r2, r2, lsr #21
  402f26:	f1c2 0218 	rsb	r2, r2, #24
  402f2a:	f1c2 0c20 	rsb	ip, r2, #32
  402f2e:	fa10 f30c 	lsls.w	r3, r0, ip
  402f32:	fa20 f002 	lsr.w	r0, r0, r2
  402f36:	bf18      	it	ne
  402f38:	f040 0001 	orrne.w	r0, r0, #1
  402f3c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  402f40:	ea4f 23d3 	mov.w	r3, r3, lsr #11
  402f44:	fa03 fc0c 	lsl.w	ip, r3, ip
  402f48:	ea40 000c 	orr.w	r0, r0, ip
  402f4c:	fa23 f302 	lsr.w	r3, r3, r2
  402f50:	ea4f 0343 	mov.w	r3, r3, lsl #1
  402f54:	e7cc      	b.n	402ef0 <__aeabi_d2f+0x14>
  402f56:	ea7f 5362 	mvns.w	r3, r2, asr #21
  402f5a:	d107      	bne.n	402f6c <__aeabi_d2f+0x90>
  402f5c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
  402f60:	bf1e      	ittt	ne
  402f62:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
  402f66:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
  402f6a:	4770      	bxne	lr
  402f6c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
  402f70:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  402f74:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  402f78:	4770      	bx	lr
  402f7a:	bf00      	nop

00402f7c <__aeabi_frsub>:
  402f7c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
  402f80:	e002      	b.n	402f88 <__addsf3>
  402f82:	bf00      	nop

00402f84 <__aeabi_fsub>:
  402f84:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

00402f88 <__addsf3>:
  402f88:	0042      	lsls	r2, r0, #1
  402f8a:	bf1f      	itttt	ne
  402f8c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
  402f90:	ea92 0f03 	teqne	r2, r3
  402f94:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
  402f98:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  402f9c:	d06a      	beq.n	403074 <__addsf3+0xec>
  402f9e:	ea4f 6212 	mov.w	r2, r2, lsr #24
  402fa2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
  402fa6:	bfc1      	itttt	gt
  402fa8:	18d2      	addgt	r2, r2, r3
  402faa:	4041      	eorgt	r1, r0
  402fac:	4048      	eorgt	r0, r1
  402fae:	4041      	eorgt	r1, r0
  402fb0:	bfb8      	it	lt
  402fb2:	425b      	neglt	r3, r3
  402fb4:	2b19      	cmp	r3, #25
  402fb6:	bf88      	it	hi
  402fb8:	4770      	bxhi	lr
  402fba:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
  402fbe:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  402fc2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
  402fc6:	bf18      	it	ne
  402fc8:	4240      	negne	r0, r0
  402fca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  402fce:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
  402fd2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
  402fd6:	bf18      	it	ne
  402fd8:	4249      	negne	r1, r1
  402fda:	ea92 0f03 	teq	r2, r3
  402fde:	d03f      	beq.n	403060 <__addsf3+0xd8>
  402fe0:	f1a2 0201 	sub.w	r2, r2, #1
  402fe4:	fa41 fc03 	asr.w	ip, r1, r3
  402fe8:	eb10 000c 	adds.w	r0, r0, ip
  402fec:	f1c3 0320 	rsb	r3, r3, #32
  402ff0:	fa01 f103 	lsl.w	r1, r1, r3
  402ff4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  402ff8:	d502      	bpl.n	403000 <__addsf3+0x78>
  402ffa:	4249      	negs	r1, r1
  402ffc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
  403000:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
  403004:	d313      	bcc.n	40302e <__addsf3+0xa6>
  403006:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
  40300a:	d306      	bcc.n	40301a <__addsf3+0x92>
  40300c:	0840      	lsrs	r0, r0, #1
  40300e:	ea4f 0131 	mov.w	r1, r1, rrx
  403012:	f102 0201 	add.w	r2, r2, #1
  403016:	2afe      	cmp	r2, #254	; 0xfe
  403018:	d251      	bcs.n	4030be <__addsf3+0x136>
  40301a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
  40301e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  403022:	bf08      	it	eq
  403024:	f020 0001 	biceq.w	r0, r0, #1
  403028:	ea40 0003 	orr.w	r0, r0, r3
  40302c:	4770      	bx	lr
  40302e:	0049      	lsls	r1, r1, #1
  403030:	eb40 0000 	adc.w	r0, r0, r0
  403034:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
  403038:	f1a2 0201 	sub.w	r2, r2, #1
  40303c:	d1ed      	bne.n	40301a <__addsf3+0x92>
  40303e:	fab0 fc80 	clz	ip, r0
  403042:	f1ac 0c08 	sub.w	ip, ip, #8
  403046:	ebb2 020c 	subs.w	r2, r2, ip
  40304a:	fa00 f00c 	lsl.w	r0, r0, ip
  40304e:	bfaa      	itet	ge
  403050:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
  403054:	4252      	neglt	r2, r2
  403056:	4318      	orrge	r0, r3
  403058:	bfbc      	itt	lt
  40305a:	40d0      	lsrlt	r0, r2
  40305c:	4318      	orrlt	r0, r3
  40305e:	4770      	bx	lr
  403060:	f092 0f00 	teq	r2, #0
  403064:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
  403068:	bf06      	itte	eq
  40306a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
  40306e:	3201      	addeq	r2, #1
  403070:	3b01      	subne	r3, #1
  403072:	e7b5      	b.n	402fe0 <__addsf3+0x58>
  403074:	ea4f 0341 	mov.w	r3, r1, lsl #1
  403078:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  40307c:	bf18      	it	ne
  40307e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  403082:	d021      	beq.n	4030c8 <__addsf3+0x140>
  403084:	ea92 0f03 	teq	r2, r3
  403088:	d004      	beq.n	403094 <__addsf3+0x10c>
  40308a:	f092 0f00 	teq	r2, #0
  40308e:	bf08      	it	eq
  403090:	4608      	moveq	r0, r1
  403092:	4770      	bx	lr
  403094:	ea90 0f01 	teq	r0, r1
  403098:	bf1c      	itt	ne
  40309a:	2000      	movne	r0, #0
  40309c:	4770      	bxne	lr
  40309e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
  4030a2:	d104      	bne.n	4030ae <__addsf3+0x126>
  4030a4:	0040      	lsls	r0, r0, #1
  4030a6:	bf28      	it	cs
  4030a8:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
  4030ac:	4770      	bx	lr
  4030ae:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
  4030b2:	bf3c      	itt	cc
  4030b4:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
  4030b8:	4770      	bxcc	lr
  4030ba:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  4030be:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
  4030c2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  4030c6:	4770      	bx	lr
  4030c8:	ea7f 6222 	mvns.w	r2, r2, asr #24
  4030cc:	bf16      	itet	ne
  4030ce:	4608      	movne	r0, r1
  4030d0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
  4030d4:	4601      	movne	r1, r0
  4030d6:	0242      	lsls	r2, r0, #9
  4030d8:	bf06      	itte	eq
  4030da:	ea5f 2341 	movseq.w	r3, r1, lsl #9
  4030de:	ea90 0f01 	teqeq	r0, r1
  4030e2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
  4030e6:	4770      	bx	lr

004030e8 <__aeabi_ui2f>:
  4030e8:	f04f 0300 	mov.w	r3, #0
  4030ec:	e004      	b.n	4030f8 <__aeabi_i2f+0x8>
  4030ee:	bf00      	nop

004030f0 <__aeabi_i2f>:
  4030f0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
  4030f4:	bf48      	it	mi
  4030f6:	4240      	negmi	r0, r0
  4030f8:	ea5f 0c00 	movs.w	ip, r0
  4030fc:	bf08      	it	eq
  4030fe:	4770      	bxeq	lr
  403100:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
  403104:	4601      	mov	r1, r0
  403106:	f04f 0000 	mov.w	r0, #0
  40310a:	e01c      	b.n	403146 <__aeabi_l2f+0x2a>

0040310c <__aeabi_ul2f>:
  40310c:	ea50 0201 	orrs.w	r2, r0, r1
  403110:	bf08      	it	eq
  403112:	4770      	bxeq	lr
  403114:	f04f 0300 	mov.w	r3, #0
  403118:	e00a      	b.n	403130 <__aeabi_l2f+0x14>
  40311a:	bf00      	nop

0040311c <__aeabi_l2f>:
  40311c:	ea50 0201 	orrs.w	r2, r0, r1
  403120:	bf08      	it	eq
  403122:	4770      	bxeq	lr
  403124:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
  403128:	d502      	bpl.n	403130 <__aeabi_l2f+0x14>
  40312a:	4240      	negs	r0, r0
  40312c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  403130:	ea5f 0c01 	movs.w	ip, r1
  403134:	bf02      	ittt	eq
  403136:	4684      	moveq	ip, r0
  403138:	4601      	moveq	r1, r0
  40313a:	2000      	moveq	r0, #0
  40313c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
  403140:	bf08      	it	eq
  403142:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
  403146:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
  40314a:	fabc f28c 	clz	r2, ip
  40314e:	3a08      	subs	r2, #8
  403150:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
  403154:	db10      	blt.n	403178 <__aeabi_l2f+0x5c>
  403156:	fa01 fc02 	lsl.w	ip, r1, r2
  40315a:	4463      	add	r3, ip
  40315c:	fa00 fc02 	lsl.w	ip, r0, r2
  403160:	f1c2 0220 	rsb	r2, r2, #32
  403164:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  403168:	fa20 f202 	lsr.w	r2, r0, r2
  40316c:	eb43 0002 	adc.w	r0, r3, r2
  403170:	bf08      	it	eq
  403172:	f020 0001 	biceq.w	r0, r0, #1
  403176:	4770      	bx	lr
  403178:	f102 0220 	add.w	r2, r2, #32
  40317c:	fa01 fc02 	lsl.w	ip, r1, r2
  403180:	f1c2 0220 	rsb	r2, r2, #32
  403184:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
  403188:	fa21 f202 	lsr.w	r2, r1, r2
  40318c:	eb43 0002 	adc.w	r0, r3, r2
  403190:	bf08      	it	eq
  403192:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  403196:	4770      	bx	lr

00403198 <__aeabi_fmul>:
  403198:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40319c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  4031a0:	bf1e      	ittt	ne
  4031a2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  4031a6:	ea92 0f0c 	teqne	r2, ip
  4031aa:	ea93 0f0c 	teqne	r3, ip
  4031ae:	d06f      	beq.n	403290 <__aeabi_fmul+0xf8>
  4031b0:	441a      	add	r2, r3
  4031b2:	ea80 0c01 	eor.w	ip, r0, r1
  4031b6:	0240      	lsls	r0, r0, #9
  4031b8:	bf18      	it	ne
  4031ba:	ea5f 2141 	movsne.w	r1, r1, lsl #9
  4031be:	d01e      	beq.n	4031fe <__aeabi_fmul+0x66>
  4031c0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
  4031c4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
  4031c8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
  4031cc:	fba0 3101 	umull	r3, r1, r0, r1
  4031d0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  4031d4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
  4031d8:	bf3e      	ittt	cc
  4031da:	0049      	lslcc	r1, r1, #1
  4031dc:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
  4031e0:	005b      	lslcc	r3, r3, #1
  4031e2:	ea40 0001 	orr.w	r0, r0, r1
  4031e6:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
  4031ea:	2afd      	cmp	r2, #253	; 0xfd
  4031ec:	d81d      	bhi.n	40322a <__aeabi_fmul+0x92>
  4031ee:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
  4031f2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  4031f6:	bf08      	it	eq
  4031f8:	f020 0001 	biceq.w	r0, r0, #1
  4031fc:	4770      	bx	lr
  4031fe:	f090 0f00 	teq	r0, #0
  403202:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  403206:	bf08      	it	eq
  403208:	0249      	lsleq	r1, r1, #9
  40320a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  40320e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
  403212:	3a7f      	subs	r2, #127	; 0x7f
  403214:	bfc2      	ittt	gt
  403216:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  40321a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  40321e:	4770      	bxgt	lr
  403220:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  403224:	f04f 0300 	mov.w	r3, #0
  403228:	3a01      	subs	r2, #1
  40322a:	dc5d      	bgt.n	4032e8 <__aeabi_fmul+0x150>
  40322c:	f112 0f19 	cmn.w	r2, #25
  403230:	bfdc      	itt	le
  403232:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
  403236:	4770      	bxle	lr
  403238:	f1c2 0200 	rsb	r2, r2, #0
  40323c:	0041      	lsls	r1, r0, #1
  40323e:	fa21 f102 	lsr.w	r1, r1, r2
  403242:	f1c2 0220 	rsb	r2, r2, #32
  403246:	fa00 fc02 	lsl.w	ip, r0, r2
  40324a:	ea5f 0031 	movs.w	r0, r1, rrx
  40324e:	f140 0000 	adc.w	r0, r0, #0
  403252:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
  403256:	bf08      	it	eq
  403258:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  40325c:	4770      	bx	lr
  40325e:	f092 0f00 	teq	r2, #0
  403262:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  403266:	bf02      	ittt	eq
  403268:	0040      	lsleq	r0, r0, #1
  40326a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  40326e:	3a01      	subeq	r2, #1
  403270:	d0f9      	beq.n	403266 <__aeabi_fmul+0xce>
  403272:	ea40 000c 	orr.w	r0, r0, ip
  403276:	f093 0f00 	teq	r3, #0
  40327a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  40327e:	bf02      	ittt	eq
  403280:	0049      	lsleq	r1, r1, #1
  403282:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  403286:	3b01      	subeq	r3, #1
  403288:	d0f9      	beq.n	40327e <__aeabi_fmul+0xe6>
  40328a:	ea41 010c 	orr.w	r1, r1, ip
  40328e:	e78f      	b.n	4031b0 <__aeabi_fmul+0x18>
  403290:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  403294:	ea92 0f0c 	teq	r2, ip
  403298:	bf18      	it	ne
  40329a:	ea93 0f0c 	teqne	r3, ip
  40329e:	d00a      	beq.n	4032b6 <__aeabi_fmul+0x11e>
  4032a0:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  4032a4:	bf18      	it	ne
  4032a6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  4032aa:	d1d8      	bne.n	40325e <__aeabi_fmul+0xc6>
  4032ac:	ea80 0001 	eor.w	r0, r0, r1
  4032b0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  4032b4:	4770      	bx	lr
  4032b6:	f090 0f00 	teq	r0, #0
  4032ba:	bf17      	itett	ne
  4032bc:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
  4032c0:	4608      	moveq	r0, r1
  4032c2:	f091 0f00 	teqne	r1, #0
  4032c6:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
  4032ca:	d014      	beq.n	4032f6 <__aeabi_fmul+0x15e>
  4032cc:	ea92 0f0c 	teq	r2, ip
  4032d0:	d101      	bne.n	4032d6 <__aeabi_fmul+0x13e>
  4032d2:	0242      	lsls	r2, r0, #9
  4032d4:	d10f      	bne.n	4032f6 <__aeabi_fmul+0x15e>
  4032d6:	ea93 0f0c 	teq	r3, ip
  4032da:	d103      	bne.n	4032e4 <__aeabi_fmul+0x14c>
  4032dc:	024b      	lsls	r3, r1, #9
  4032de:	bf18      	it	ne
  4032e0:	4608      	movne	r0, r1
  4032e2:	d108      	bne.n	4032f6 <__aeabi_fmul+0x15e>
  4032e4:	ea80 0001 	eor.w	r0, r0, r1
  4032e8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  4032ec:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  4032f0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  4032f4:	4770      	bx	lr
  4032f6:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  4032fa:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
  4032fe:	4770      	bx	lr

00403300 <__aeabi_fdiv>:
  403300:	f04f 0cff 	mov.w	ip, #255	; 0xff
  403304:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  403308:	bf1e      	ittt	ne
  40330a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  40330e:	ea92 0f0c 	teqne	r2, ip
  403312:	ea93 0f0c 	teqne	r3, ip
  403316:	d069      	beq.n	4033ec <__aeabi_fdiv+0xec>
  403318:	eba2 0203 	sub.w	r2, r2, r3
  40331c:	ea80 0c01 	eor.w	ip, r0, r1
  403320:	0249      	lsls	r1, r1, #9
  403322:	ea4f 2040 	mov.w	r0, r0, lsl #9
  403326:	d037      	beq.n	403398 <__aeabi_fdiv+0x98>
  403328:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  40332c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
  403330:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
  403334:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  403338:	428b      	cmp	r3, r1
  40333a:	bf38      	it	cc
  40333c:	005b      	lslcc	r3, r3, #1
  40333e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
  403342:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
  403346:	428b      	cmp	r3, r1
  403348:	bf24      	itt	cs
  40334a:	1a5b      	subcs	r3, r3, r1
  40334c:	ea40 000c 	orrcs.w	r0, r0, ip
  403350:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
  403354:	bf24      	itt	cs
  403356:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
  40335a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  40335e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
  403362:	bf24      	itt	cs
  403364:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
  403368:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  40336c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
  403370:	bf24      	itt	cs
  403372:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
  403376:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  40337a:	011b      	lsls	r3, r3, #4
  40337c:	bf18      	it	ne
  40337e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
  403382:	d1e0      	bne.n	403346 <__aeabi_fdiv+0x46>
  403384:	2afd      	cmp	r2, #253	; 0xfd
  403386:	f63f af50 	bhi.w	40322a <__aeabi_fmul+0x92>
  40338a:	428b      	cmp	r3, r1
  40338c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  403390:	bf08      	it	eq
  403392:	f020 0001 	biceq.w	r0, r0, #1
  403396:	4770      	bx	lr
  403398:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  40339c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  4033a0:	327f      	adds	r2, #127	; 0x7f
  4033a2:	bfc2      	ittt	gt
  4033a4:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  4033a8:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  4033ac:	4770      	bxgt	lr
  4033ae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  4033b2:	f04f 0300 	mov.w	r3, #0
  4033b6:	3a01      	subs	r2, #1
  4033b8:	e737      	b.n	40322a <__aeabi_fmul+0x92>
  4033ba:	f092 0f00 	teq	r2, #0
  4033be:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  4033c2:	bf02      	ittt	eq
  4033c4:	0040      	lsleq	r0, r0, #1
  4033c6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  4033ca:	3a01      	subeq	r2, #1
  4033cc:	d0f9      	beq.n	4033c2 <__aeabi_fdiv+0xc2>
  4033ce:	ea40 000c 	orr.w	r0, r0, ip
  4033d2:	f093 0f00 	teq	r3, #0
  4033d6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  4033da:	bf02      	ittt	eq
  4033dc:	0049      	lsleq	r1, r1, #1
  4033de:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  4033e2:	3b01      	subeq	r3, #1
  4033e4:	d0f9      	beq.n	4033da <__aeabi_fdiv+0xda>
  4033e6:	ea41 010c 	orr.w	r1, r1, ip
  4033ea:	e795      	b.n	403318 <__aeabi_fdiv+0x18>
  4033ec:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  4033f0:	ea92 0f0c 	teq	r2, ip
  4033f4:	d108      	bne.n	403408 <__aeabi_fdiv+0x108>
  4033f6:	0242      	lsls	r2, r0, #9
  4033f8:	f47f af7d 	bne.w	4032f6 <__aeabi_fmul+0x15e>
  4033fc:	ea93 0f0c 	teq	r3, ip
  403400:	f47f af70 	bne.w	4032e4 <__aeabi_fmul+0x14c>
  403404:	4608      	mov	r0, r1
  403406:	e776      	b.n	4032f6 <__aeabi_fmul+0x15e>
  403408:	ea93 0f0c 	teq	r3, ip
  40340c:	d104      	bne.n	403418 <__aeabi_fdiv+0x118>
  40340e:	024b      	lsls	r3, r1, #9
  403410:	f43f af4c 	beq.w	4032ac <__aeabi_fmul+0x114>
  403414:	4608      	mov	r0, r1
  403416:	e76e      	b.n	4032f6 <__aeabi_fmul+0x15e>
  403418:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  40341c:	bf18      	it	ne
  40341e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  403422:	d1ca      	bne.n	4033ba <__aeabi_fdiv+0xba>
  403424:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
  403428:	f47f af5c 	bne.w	4032e4 <__aeabi_fmul+0x14c>
  40342c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
  403430:	f47f af3c 	bne.w	4032ac <__aeabi_fmul+0x114>
  403434:	e75f      	b.n	4032f6 <__aeabi_fmul+0x15e>
  403436:	bf00      	nop

00403438 <__gesf2>:
  403438:	f04f 3cff 	mov.w	ip, #4294967295
  40343c:	e006      	b.n	40344c <__cmpsf2+0x4>
  40343e:	bf00      	nop

00403440 <__lesf2>:
  403440:	f04f 0c01 	mov.w	ip, #1
  403444:	e002      	b.n	40344c <__cmpsf2+0x4>
  403446:	bf00      	nop

00403448 <__cmpsf2>:
  403448:	f04f 0c01 	mov.w	ip, #1
  40344c:	f84d cd04 	str.w	ip, [sp, #-4]!
  403450:	ea4f 0240 	mov.w	r2, r0, lsl #1
  403454:	ea4f 0341 	mov.w	r3, r1, lsl #1
  403458:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  40345c:	bf18      	it	ne
  40345e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  403462:	d011      	beq.n	403488 <__cmpsf2+0x40>
  403464:	b001      	add	sp, #4
  403466:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
  40346a:	bf18      	it	ne
  40346c:	ea90 0f01 	teqne	r0, r1
  403470:	bf58      	it	pl
  403472:	ebb2 0003 	subspl.w	r0, r2, r3
  403476:	bf88      	it	hi
  403478:	17c8      	asrhi	r0, r1, #31
  40347a:	bf38      	it	cc
  40347c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
  403480:	bf18      	it	ne
  403482:	f040 0001 	orrne.w	r0, r0, #1
  403486:	4770      	bx	lr
  403488:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  40348c:	d102      	bne.n	403494 <__cmpsf2+0x4c>
  40348e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
  403492:	d105      	bne.n	4034a0 <__cmpsf2+0x58>
  403494:	ea7f 6c23 	mvns.w	ip, r3, asr #24
  403498:	d1e4      	bne.n	403464 <__cmpsf2+0x1c>
  40349a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
  40349e:	d0e1      	beq.n	403464 <__cmpsf2+0x1c>
  4034a0:	f85d 0b04 	ldr.w	r0, [sp], #4
  4034a4:	4770      	bx	lr
  4034a6:	bf00      	nop

004034a8 <__aeabi_cfrcmple>:
  4034a8:	4684      	mov	ip, r0
  4034aa:	4608      	mov	r0, r1
  4034ac:	4661      	mov	r1, ip
  4034ae:	e7ff      	b.n	4034b0 <__aeabi_cfcmpeq>

004034b0 <__aeabi_cfcmpeq>:
  4034b0:	b50f      	push	{r0, r1, r2, r3, lr}
  4034b2:	f7ff ffc9 	bl	403448 <__cmpsf2>
  4034b6:	2800      	cmp	r0, #0
  4034b8:	bf48      	it	mi
  4034ba:	f110 0f00 	cmnmi.w	r0, #0
  4034be:	bd0f      	pop	{r0, r1, r2, r3, pc}

004034c0 <__aeabi_fcmpeq>:
  4034c0:	f84d ed08 	str.w	lr, [sp, #-8]!
  4034c4:	f7ff fff4 	bl	4034b0 <__aeabi_cfcmpeq>
  4034c8:	bf0c      	ite	eq
  4034ca:	2001      	moveq	r0, #1
  4034cc:	2000      	movne	r0, #0
  4034ce:	f85d fb08 	ldr.w	pc, [sp], #8
  4034d2:	bf00      	nop

004034d4 <__aeabi_fcmplt>:
  4034d4:	f84d ed08 	str.w	lr, [sp, #-8]!
  4034d8:	f7ff ffea 	bl	4034b0 <__aeabi_cfcmpeq>
  4034dc:	bf34      	ite	cc
  4034de:	2001      	movcc	r0, #1
  4034e0:	2000      	movcs	r0, #0
  4034e2:	f85d fb08 	ldr.w	pc, [sp], #8
  4034e6:	bf00      	nop

004034e8 <__aeabi_fcmple>:
  4034e8:	f84d ed08 	str.w	lr, [sp, #-8]!
  4034ec:	f7ff ffe0 	bl	4034b0 <__aeabi_cfcmpeq>
  4034f0:	bf94      	ite	ls
  4034f2:	2001      	movls	r0, #1
  4034f4:	2000      	movhi	r0, #0
  4034f6:	f85d fb08 	ldr.w	pc, [sp], #8
  4034fa:	bf00      	nop

004034fc <__aeabi_fcmpge>:
  4034fc:	f84d ed08 	str.w	lr, [sp, #-8]!
  403500:	f7ff ffd2 	bl	4034a8 <__aeabi_cfrcmple>
  403504:	bf94      	ite	ls
  403506:	2001      	movls	r0, #1
  403508:	2000      	movhi	r0, #0
  40350a:	f85d fb08 	ldr.w	pc, [sp], #8
  40350e:	bf00      	nop

00403510 <__aeabi_fcmpgt>:
  403510:	f84d ed08 	str.w	lr, [sp, #-8]!
  403514:	f7ff ffc8 	bl	4034a8 <__aeabi_cfrcmple>
  403518:	bf34      	ite	cc
  40351a:	2001      	movcc	r0, #1
  40351c:	2000      	movcs	r0, #0
  40351e:	f85d fb08 	ldr.w	pc, [sp], #8
  403522:	bf00      	nop

00403524 <__aeabi_f2uiz>:
  403524:	0042      	lsls	r2, r0, #1
  403526:	d20e      	bcs.n	403546 <__aeabi_f2uiz+0x22>
  403528:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
  40352c:	d30b      	bcc.n	403546 <__aeabi_f2uiz+0x22>
  40352e:	f04f 039e 	mov.w	r3, #158	; 0x9e
  403532:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
  403536:	d409      	bmi.n	40354c <__aeabi_f2uiz+0x28>
  403538:	ea4f 2300 	mov.w	r3, r0, lsl #8
  40353c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  403540:	fa23 f002 	lsr.w	r0, r3, r2
  403544:	4770      	bx	lr
  403546:	f04f 0000 	mov.w	r0, #0
  40354a:	4770      	bx	lr
  40354c:	f112 0f61 	cmn.w	r2, #97	; 0x61
  403550:	d101      	bne.n	403556 <__aeabi_f2uiz+0x32>
  403552:	0242      	lsls	r2, r0, #9
  403554:	d102      	bne.n	40355c <__aeabi_f2uiz+0x38>
  403556:	f04f 30ff 	mov.w	r0, #4294967295
  40355a:	4770      	bx	lr
  40355c:	f04f 0000 	mov.w	r0, #0
  403560:	4770      	bx	lr
  403562:	bf00      	nop

00403564 <atoff>:
  403564:	2100      	movs	r1, #0
  403566:	f001 b903 	b.w	404770 <strtof>
  40356a:	bf00      	nop

0040356c <__libc_init_array>:
  40356c:	b570      	push	{r4, r5, r6, lr}
  40356e:	4e0f      	ldr	r6, [pc, #60]	; (4035ac <__libc_init_array+0x40>)
  403570:	4d0f      	ldr	r5, [pc, #60]	; (4035b0 <__libc_init_array+0x44>)
  403572:	1b76      	subs	r6, r6, r5
  403574:	10b6      	asrs	r6, r6, #2
  403576:	d007      	beq.n	403588 <__libc_init_array+0x1c>
  403578:	3d04      	subs	r5, #4
  40357a:	2400      	movs	r4, #0
  40357c:	3401      	adds	r4, #1
  40357e:	f855 3f04 	ldr.w	r3, [r5, #4]!
  403582:	4798      	blx	r3
  403584:	42a6      	cmp	r6, r4
  403586:	d1f9      	bne.n	40357c <__libc_init_array+0x10>
  403588:	4e0a      	ldr	r6, [pc, #40]	; (4035b4 <__libc_init_array+0x48>)
  40358a:	4d0b      	ldr	r5, [pc, #44]	; (4035b8 <__libc_init_array+0x4c>)
  40358c:	f007 fd1e 	bl	40afcc <_init>
  403590:	1b76      	subs	r6, r6, r5
  403592:	10b6      	asrs	r6, r6, #2
  403594:	d008      	beq.n	4035a8 <__libc_init_array+0x3c>
  403596:	3d04      	subs	r5, #4
  403598:	2400      	movs	r4, #0
  40359a:	3401      	adds	r4, #1
  40359c:	f855 3f04 	ldr.w	r3, [r5, #4]!
  4035a0:	4798      	blx	r3
  4035a2:	42a6      	cmp	r6, r4
  4035a4:	d1f9      	bne.n	40359a <__libc_init_array+0x2e>
  4035a6:	bd70      	pop	{r4, r5, r6, pc}
  4035a8:	bd70      	pop	{r4, r5, r6, pc}
  4035aa:	bf00      	nop
  4035ac:	0040afd8 	.word	0x0040afd8
  4035b0:	0040afd8 	.word	0x0040afd8
  4035b4:	0040afe0 	.word	0x0040afe0
  4035b8:	0040afd8 	.word	0x0040afd8

004035bc <iprintf>:
  4035bc:	b40f      	push	{r0, r1, r2, r3}
  4035be:	b510      	push	{r4, lr}
  4035c0:	4b07      	ldr	r3, [pc, #28]	; (4035e0 <iprintf+0x24>)
  4035c2:	b082      	sub	sp, #8
  4035c4:	ac04      	add	r4, sp, #16
  4035c6:	f854 2b04 	ldr.w	r2, [r4], #4
  4035ca:	6818      	ldr	r0, [r3, #0]
  4035cc:	4623      	mov	r3, r4
  4035ce:	6881      	ldr	r1, [r0, #8]
  4035d0:	9401      	str	r4, [sp, #4]
  4035d2:	f002 fb91 	bl	405cf8 <_vfiprintf_r>
  4035d6:	b002      	add	sp, #8
  4035d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4035dc:	b004      	add	sp, #16
  4035de:	4770      	bx	lr
  4035e0:	20000530 	.word	0x20000530

004035e4 <memset>:
  4035e4:	b4f0      	push	{r4, r5, r6, r7}
  4035e6:	0784      	lsls	r4, r0, #30
  4035e8:	d043      	beq.n	403672 <memset+0x8e>
  4035ea:	1e54      	subs	r4, r2, #1
  4035ec:	2a00      	cmp	r2, #0
  4035ee:	d03e      	beq.n	40366e <memset+0x8a>
  4035f0:	b2cd      	uxtb	r5, r1
  4035f2:	4603      	mov	r3, r0
  4035f4:	e003      	b.n	4035fe <memset+0x1a>
  4035f6:	1e62      	subs	r2, r4, #1
  4035f8:	2c00      	cmp	r4, #0
  4035fa:	d038      	beq.n	40366e <memset+0x8a>
  4035fc:	4614      	mov	r4, r2
  4035fe:	f803 5b01 	strb.w	r5, [r3], #1
  403602:	079a      	lsls	r2, r3, #30
  403604:	d1f7      	bne.n	4035f6 <memset+0x12>
  403606:	2c03      	cmp	r4, #3
  403608:	d92a      	bls.n	403660 <memset+0x7c>
  40360a:	b2cd      	uxtb	r5, r1
  40360c:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  403610:	2c0f      	cmp	r4, #15
  403612:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  403616:	d915      	bls.n	403644 <memset+0x60>
  403618:	f1a4 0710 	sub.w	r7, r4, #16
  40361c:	093f      	lsrs	r7, r7, #4
  40361e:	f103 0610 	add.w	r6, r3, #16
  403622:	eb06 1607 	add.w	r6, r6, r7, lsl #4
  403626:	461a      	mov	r2, r3
  403628:	6015      	str	r5, [r2, #0]
  40362a:	6055      	str	r5, [r2, #4]
  40362c:	6095      	str	r5, [r2, #8]
  40362e:	60d5      	str	r5, [r2, #12]
  403630:	3210      	adds	r2, #16
  403632:	42b2      	cmp	r2, r6
  403634:	d1f8      	bne.n	403628 <memset+0x44>
  403636:	f004 040f 	and.w	r4, r4, #15
  40363a:	3701      	adds	r7, #1
  40363c:	2c03      	cmp	r4, #3
  40363e:	eb03 1307 	add.w	r3, r3, r7, lsl #4
  403642:	d90d      	bls.n	403660 <memset+0x7c>
  403644:	461e      	mov	r6, r3
  403646:	4622      	mov	r2, r4
  403648:	3a04      	subs	r2, #4
  40364a:	2a03      	cmp	r2, #3
  40364c:	f846 5b04 	str.w	r5, [r6], #4
  403650:	d8fa      	bhi.n	403648 <memset+0x64>
  403652:	1f22      	subs	r2, r4, #4
  403654:	f022 0203 	bic.w	r2, r2, #3
  403658:	3204      	adds	r2, #4
  40365a:	4413      	add	r3, r2
  40365c:	f004 0403 	and.w	r4, r4, #3
  403660:	b12c      	cbz	r4, 40366e <memset+0x8a>
  403662:	b2c9      	uxtb	r1, r1
  403664:	441c      	add	r4, r3
  403666:	f803 1b01 	strb.w	r1, [r3], #1
  40366a:	42a3      	cmp	r3, r4
  40366c:	d1fb      	bne.n	403666 <memset+0x82>
  40366e:	bcf0      	pop	{r4, r5, r6, r7}
  403670:	4770      	bx	lr
  403672:	4614      	mov	r4, r2
  403674:	4603      	mov	r3, r0
  403676:	e7c6      	b.n	403606 <memset+0x22>

00403678 <setbuf>:
  403678:	2900      	cmp	r1, #0
  40367a:	bf0c      	ite	eq
  40367c:	2202      	moveq	r2, #2
  40367e:	2200      	movne	r2, #0
  403680:	f44f 6380 	mov.w	r3, #1024	; 0x400
  403684:	f000 b800 	b.w	403688 <setvbuf>

00403688 <setvbuf>:
  403688:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40368c:	4d3c      	ldr	r5, [pc, #240]	; (403780 <setvbuf+0xf8>)
  40368e:	4604      	mov	r4, r0
  403690:	682d      	ldr	r5, [r5, #0]
  403692:	4688      	mov	r8, r1
  403694:	4616      	mov	r6, r2
  403696:	461f      	mov	r7, r3
  403698:	b115      	cbz	r5, 4036a0 <setvbuf+0x18>
  40369a:	6bab      	ldr	r3, [r5, #56]	; 0x38
  40369c:	2b00      	cmp	r3, #0
  40369e:	d04f      	beq.n	403740 <setvbuf+0xb8>
  4036a0:	2e02      	cmp	r6, #2
  4036a2:	d830      	bhi.n	403706 <setvbuf+0x7e>
  4036a4:	2f00      	cmp	r7, #0
  4036a6:	db2e      	blt.n	403706 <setvbuf+0x7e>
  4036a8:	4628      	mov	r0, r5
  4036aa:	4621      	mov	r1, r4
  4036ac:	f004 fa58 	bl	407b60 <_fflush_r>
  4036b0:	89a3      	ldrh	r3, [r4, #12]
  4036b2:	2200      	movs	r2, #0
  4036b4:	6062      	str	r2, [r4, #4]
  4036b6:	61a2      	str	r2, [r4, #24]
  4036b8:	061a      	lsls	r2, r3, #24
  4036ba:	d428      	bmi.n	40370e <setvbuf+0x86>
  4036bc:	f023 0383 	bic.w	r3, r3, #131	; 0x83
  4036c0:	b29b      	uxth	r3, r3
  4036c2:	2e02      	cmp	r6, #2
  4036c4:	81a3      	strh	r3, [r4, #12]
  4036c6:	d02d      	beq.n	403724 <setvbuf+0x9c>
  4036c8:	f1b8 0f00 	cmp.w	r8, #0
  4036cc:	d03c      	beq.n	403748 <setvbuf+0xc0>
  4036ce:	2e01      	cmp	r6, #1
  4036d0:	d013      	beq.n	4036fa <setvbuf+0x72>
  4036d2:	b29b      	uxth	r3, r3
  4036d4:	f003 0008 	and.w	r0, r3, #8
  4036d8:	4a2a      	ldr	r2, [pc, #168]	; (403784 <setvbuf+0xfc>)
  4036da:	b280      	uxth	r0, r0
  4036dc:	63ea      	str	r2, [r5, #60]	; 0x3c
  4036de:	f8c4 8000 	str.w	r8, [r4]
  4036e2:	f8c4 8010 	str.w	r8, [r4, #16]
  4036e6:	6167      	str	r7, [r4, #20]
  4036e8:	b178      	cbz	r0, 40370a <setvbuf+0x82>
  4036ea:	f013 0f03 	tst.w	r3, #3
  4036ee:	bf18      	it	ne
  4036f0:	2700      	movne	r7, #0
  4036f2:	60a7      	str	r7, [r4, #8]
  4036f4:	2000      	movs	r0, #0
  4036f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4036fa:	f043 0301 	orr.w	r3, r3, #1
  4036fe:	427a      	negs	r2, r7
  403700:	81a3      	strh	r3, [r4, #12]
  403702:	61a2      	str	r2, [r4, #24]
  403704:	e7e5      	b.n	4036d2 <setvbuf+0x4a>
  403706:	f04f 30ff 	mov.w	r0, #4294967295
  40370a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40370e:	4628      	mov	r0, r5
  403710:	6921      	ldr	r1, [r4, #16]
  403712:	f004 fb85 	bl	407e20 <_free_r>
  403716:	89a3      	ldrh	r3, [r4, #12]
  403718:	2e02      	cmp	r6, #2
  40371a:	f023 0383 	bic.w	r3, r3, #131	; 0x83
  40371e:	b29b      	uxth	r3, r3
  403720:	81a3      	strh	r3, [r4, #12]
  403722:	d1d1      	bne.n	4036c8 <setvbuf+0x40>
  403724:	2000      	movs	r0, #0
  403726:	f104 0243 	add.w	r2, r4, #67	; 0x43
  40372a:	f043 0302 	orr.w	r3, r3, #2
  40372e:	2500      	movs	r5, #0
  403730:	2101      	movs	r1, #1
  403732:	81a3      	strh	r3, [r4, #12]
  403734:	60a5      	str	r5, [r4, #8]
  403736:	6022      	str	r2, [r4, #0]
  403738:	6122      	str	r2, [r4, #16]
  40373a:	6161      	str	r1, [r4, #20]
  40373c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403740:	4628      	mov	r0, r5
  403742:	f004 fa29 	bl	407b98 <__sinit>
  403746:	e7ab      	b.n	4036a0 <setvbuf+0x18>
  403748:	2f00      	cmp	r7, #0
  40374a:	bf08      	it	eq
  40374c:	f44f 6780 	moveq.w	r7, #1024	; 0x400
  403750:	4638      	mov	r0, r7
  403752:	f005 fa0f 	bl	408b74 <malloc>
  403756:	4680      	mov	r8, r0
  403758:	b128      	cbz	r0, 403766 <setvbuf+0xde>
  40375a:	89a3      	ldrh	r3, [r4, #12]
  40375c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  403760:	b29b      	uxth	r3, r3
  403762:	81a3      	strh	r3, [r4, #12]
  403764:	e7b3      	b.n	4036ce <setvbuf+0x46>
  403766:	f44f 6080 	mov.w	r0, #1024	; 0x400
  40376a:	f005 fa03 	bl	408b74 <malloc>
  40376e:	4680      	mov	r8, r0
  403770:	b918      	cbnz	r0, 40377a <setvbuf+0xf2>
  403772:	89a3      	ldrh	r3, [r4, #12]
  403774:	f04f 30ff 	mov.w	r0, #4294967295
  403778:	e7d5      	b.n	403726 <setvbuf+0x9e>
  40377a:	f44f 6780 	mov.w	r7, #1024	; 0x400
  40377e:	e7ec      	b.n	40375a <setvbuf+0xd2>
  403780:	20000530 	.word	0x20000530
  403784:	00407b8d 	.word	0x00407b8d

00403788 <snprintf>:
  403788:	b40c      	push	{r2, r3}
  40378a:	b5f0      	push	{r4, r5, r6, r7, lr}
  40378c:	4b17      	ldr	r3, [pc, #92]	; (4037ec <snprintf+0x64>)
  40378e:	1e0c      	subs	r4, r1, #0
  403790:	b09d      	sub	sp, #116	; 0x74
  403792:	681f      	ldr	r7, [r3, #0]
  403794:	db24      	blt.n	4037e0 <snprintf+0x58>
  403796:	f44f 7302 	mov.w	r3, #520	; 0x208
  40379a:	ad23      	add	r5, sp, #140	; 0x8c
  40379c:	bf14      	ite	ne
  40379e:	f104 36ff 	addne.w	r6, r4, #4294967295
  4037a2:	4626      	moveq	r6, r4
  4037a4:	9002      	str	r0, [sp, #8]
  4037a6:	9006      	str	r0, [sp, #24]
  4037a8:	f8ad 3014 	strh.w	r3, [sp, #20]
  4037ac:	f64f 7eff 	movw	lr, #65535	; 0xffff
  4037b0:	462b      	mov	r3, r5
  4037b2:	4638      	mov	r0, r7
  4037b4:	a902      	add	r1, sp, #8
  4037b6:	9a22      	ldr	r2, [sp, #136]	; 0x88
  4037b8:	9604      	str	r6, [sp, #16]
  4037ba:	9607      	str	r6, [sp, #28]
  4037bc:	9501      	str	r5, [sp, #4]
  4037be:	f8ad e016 	strh.w	lr, [sp, #22]
  4037c2:	f000 ffed 	bl	4047a0 <_svfprintf_r>
  4037c6:	1c43      	adds	r3, r0, #1
  4037c8:	bfbc      	itt	lt
  4037ca:	238b      	movlt	r3, #139	; 0x8b
  4037cc:	603b      	strlt	r3, [r7, #0]
  4037ce:	b114      	cbz	r4, 4037d6 <snprintf+0x4e>
  4037d0:	9b02      	ldr	r3, [sp, #8]
  4037d2:	2200      	movs	r2, #0
  4037d4:	701a      	strb	r2, [r3, #0]
  4037d6:	b01d      	add	sp, #116	; 0x74
  4037d8:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  4037dc:	b002      	add	sp, #8
  4037de:	4770      	bx	lr
  4037e0:	238b      	movs	r3, #139	; 0x8b
  4037e2:	603b      	str	r3, [r7, #0]
  4037e4:	f04f 30ff 	mov.w	r0, #4294967295
  4037e8:	e7f5      	b.n	4037d6 <snprintf+0x4e>
  4037ea:	bf00      	nop
  4037ec:	20000530 	.word	0x20000530

004037f0 <sulp>:
  4037f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4037f4:	460d      	mov	r5, r1
  4037f6:	4690      	mov	r8, r2
  4037f8:	f006 f882 	bl	409900 <__ulp>
  4037fc:	4606      	mov	r6, r0
  4037fe:	460f      	mov	r7, r1
  403800:	f1b8 0f00 	cmp.w	r8, #0
  403804:	d00f      	beq.n	403826 <sulp+0x36>
  403806:	f3c5 530a 	ubfx	r3, r5, #20, #11
  40380a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
  40380e:	2b00      	cmp	r3, #0
  403810:	dd09      	ble.n	403826 <sulp+0x36>
  403812:	051c      	lsls	r4, r3, #20
  403814:	f104 537f 	add.w	r3, r4, #1069547520	; 0x3fc00000
  403818:	f503 1340 	add.w	r3, r3, #3145728	; 0x300000
  40381c:	2200      	movs	r2, #0
  40381e:	f7ff f8a3 	bl	402968 <__aeabi_dmul>
  403822:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403826:	4630      	mov	r0, r6
  403828:	4639      	mov	r1, r7
  40382a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40382e:	bf00      	nop

00403830 <_strtod_r>:
  403830:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403834:	b09f      	sub	sp, #124	; 0x7c
  403836:	460d      	mov	r5, r1
  403838:	9119      	str	r1, [sp, #100]	; 0x64
  40383a:	4683      	mov	fp, r0
  40383c:	9205      	str	r2, [sp, #20]
  40383e:	2000      	movs	r0, #0
  403840:	460a      	mov	r2, r1
  403842:	2100      	movs	r1, #0
  403844:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403848:	2300      	movs	r3, #0
  40384a:	931a      	str	r3, [sp, #104]	; 0x68
  40384c:	4616      	mov	r6, r2
  40384e:	f812 4b01 	ldrb.w	r4, [r2], #1
  403852:	2c2d      	cmp	r4, #45	; 0x2d
  403854:	f200 8158 	bhi.w	403b08 <_strtod_r+0x2d8>
  403858:	e8df f014 	tbh	[pc, r4, lsl #1]
  40385c:	01560039 	.word	0x01560039
  403860:	01560156 	.word	0x01560156
  403864:	01560156 	.word	0x01560156
  403868:	01560156 	.word	0x01560156
  40386c:	007c0156 	.word	0x007c0156
  403870:	007c007c 	.word	0x007c007c
  403874:	007c007c 	.word	0x007c007c
  403878:	01560156 	.word	0x01560156
  40387c:	01560156 	.word	0x01560156
  403880:	01560156 	.word	0x01560156
  403884:	01560156 	.word	0x01560156
  403888:	01560156 	.word	0x01560156
  40388c:	01560156 	.word	0x01560156
  403890:	01560156 	.word	0x01560156
  403894:	01560156 	.word	0x01560156
  403898:	01560156 	.word	0x01560156
  40389c:	0156007c 	.word	0x0156007c
  4038a0:	01560156 	.word	0x01560156
  4038a4:	01560156 	.word	0x01560156
  4038a8:	01560156 	.word	0x01560156
  4038ac:	01560156 	.word	0x01560156
  4038b0:	004d0156 	.word	0x004d0156
  4038b4:	007e0156 	.word	0x007e0156
  4038b8:	2300      	movs	r3, #0
  4038ba:	2101      	movs	r1, #1
  4038bc:	469a      	mov	sl, r3
  4038be:	910b      	str	r1, [sp, #44]	; 0x2c
  4038c0:	2800      	cmp	r0, #0
  4038c2:	f040 8151 	bne.w	403b68 <_strtod_r+0x338>
  4038c6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4038c8:	2a00      	cmp	r2, #0
  4038ca:	f040 814d 	bne.w	403b68 <_strtod_r+0x338>
  4038ce:	2000      	movs	r0, #0
  4038d0:	f04f 0800 	mov.w	r8, #0
  4038d4:	f04f 0900 	mov.w	r9, #0
  4038d8:	9519      	str	r5, [sp, #100]	; 0x64
  4038da:	9007      	str	r0, [sp, #28]
  4038dc:	9905      	ldr	r1, [sp, #20]
  4038de:	b109      	cbz	r1, 4038e4 <_strtod_r+0xb4>
  4038e0:	9b19      	ldr	r3, [sp, #100]	; 0x64
  4038e2:	600b      	str	r3, [r1, #0]
  4038e4:	9a07      	ldr	r2, [sp, #28]
  4038e6:	2a00      	cmp	r2, #0
  4038e8:	f040 809e 	bne.w	403a28 <_strtod_r+0x1f8>
  4038ec:	4640      	mov	r0, r8
  4038ee:	4649      	mov	r1, r9
  4038f0:	b01f      	add	sp, #124	; 0x7c
  4038f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4038f6:	2300      	movs	r3, #0
  4038f8:	9307      	str	r3, [sp, #28]
  4038fa:	1c73      	adds	r3, r6, #1
  4038fc:	9319      	str	r3, [sp, #100]	; 0x64
  4038fe:	7874      	ldrb	r4, [r6, #1]
  403900:	2c00      	cmp	r4, #0
  403902:	d0e4      	beq.n	4038ce <_strtod_r+0x9e>
  403904:	2c30      	cmp	r4, #48	; 0x30
  403906:	461e      	mov	r6, r3
  403908:	f000 8103 	beq.w	403b12 <_strtod_r+0x2e2>
  40390c:	2300      	movs	r3, #0
  40390e:	9606      	str	r6, [sp, #24]
  403910:	930a      	str	r3, [sp, #40]	; 0x28
  403912:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
  403916:	2700      	movs	r7, #0
  403918:	2b09      	cmp	r3, #9
  40391a:	46b9      	mov	r9, r7
  40391c:	463e      	mov	r6, r7
  40391e:	d81e      	bhi.n	40395e <_strtod_r+0x12e>
  403920:	9806      	ldr	r0, [sp, #24]
  403922:	1c43      	adds	r3, r0, #1
  403924:	e00e      	b.n	403944 <_strtod_r+0x114>
  403926:	eb09 0989 	add.w	r9, r9, r9, lsl #2
  40392a:	eb04 0949 	add.w	r9, r4, r9, lsl #1
  40392e:	f1a9 0930 	sub.w	r9, r9, #48	; 0x30
  403932:	9319      	str	r3, [sp, #100]	; 0x64
  403934:	4698      	mov	r8, r3
  403936:	f813 4b01 	ldrb.w	r4, [r3], #1
  40393a:	3601      	adds	r6, #1
  40393c:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
  403940:	2a09      	cmp	r2, #9
  403942:	d80e      	bhi.n	403962 <_strtod_r+0x132>
  403944:	2e08      	cmp	r6, #8
  403946:	ddee      	ble.n	403926 <_strtod_r+0xf6>
  403948:	eb07 0787 	add.w	r7, r7, r7, lsl #2
  40394c:	eb04 0747 	add.w	r7, r4, r7, lsl #1
  403950:	3f30      	subs	r7, #48	; 0x30
  403952:	e7ee      	b.n	403932 <_strtod_r+0x102>
  403954:	9219      	str	r2, [sp, #100]	; 0x64
  403956:	e779      	b.n	40384c <_strtod_r+0x1c>
  403958:	2201      	movs	r2, #1
  40395a:	9207      	str	r2, [sp, #28]
  40395c:	e7cd      	b.n	4038fa <_strtod_r+0xca>
  40395e:	f8dd 8018 	ldr.w	r8, [sp, #24]
  403962:	4658      	mov	r0, fp
  403964:	f005 f892 	bl	408a8c <_localeconv_r>
  403968:	f8d0 a000 	ldr.w	sl, [r0]
  40396c:	4658      	mov	r0, fp
  40396e:	f005 f88d 	bl	408a8c <_localeconv_r>
  403972:	6800      	ldr	r0, [r0, #0]
  403974:	f006 fb7a 	bl	40a06c <strlen>
  403978:	4651      	mov	r1, sl
  40397a:	4602      	mov	r2, r0
  40397c:	4640      	mov	r0, r8
  40397e:	f006 fba5 	bl	40a0cc <strncmp>
  403982:	4680      	mov	r8, r0
  403984:	2800      	cmp	r0, #0
  403986:	f000 8146 	beq.w	403c16 <_strtod_r+0x3e6>
  40398a:	2000      	movs	r0, #0
  40398c:	4603      	mov	r3, r0
  40398e:	900b      	str	r0, [sp, #44]	; 0x2c
  403990:	46b2      	mov	sl, r6
  403992:	f024 0220 	bic.w	r2, r4, #32
  403996:	2a45      	cmp	r2, #69	; 0x45
  403998:	f000 80e2 	beq.w	403b60 <_strtod_r+0x330>
  40399c:	2100      	movs	r1, #0
  40399e:	f1ba 0f00 	cmp.w	sl, #0
  4039a2:	d055      	beq.n	403a50 <_strtod_r+0x220>
  4039a4:	1acb      	subs	r3, r1, r3
  4039a6:	4648      	mov	r0, r9
  4039a8:	9308      	str	r3, [sp, #32]
  4039aa:	f7fe ff67 	bl	40287c <__aeabi_ui2d>
  4039ae:	f1ba 0f10 	cmp.w	sl, #16
  4039b2:	bfb4      	ite	lt
  4039b4:	46d0      	movlt	r8, sl
  4039b6:	f04f 0810 	movge.w	r8, #16
  4039ba:	2e00      	cmp	r6, #0
  4039bc:	bf08      	it	eq
  4039be:	4656      	moveq	r6, sl
  4039c0:	f1b8 0f09 	cmp.w	r8, #9
  4039c4:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4039c8:	dd13      	ble.n	4039f2 <_strtod_r+0x1c2>
  4039ca:	4ba0      	ldr	r3, [pc, #640]	; (403c4c <_strtod_r+0x41c>)
  4039cc:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
  4039d0:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
  4039d4:	f7fe ffc8 	bl	402968 <__aeabi_dmul>
  4039d8:	4604      	mov	r4, r0
  4039da:	4638      	mov	r0, r7
  4039dc:	460d      	mov	r5, r1
  4039de:	f7fe ff4d 	bl	40287c <__aeabi_ui2d>
  4039e2:	4602      	mov	r2, r0
  4039e4:	460b      	mov	r3, r1
  4039e6:	4620      	mov	r0, r4
  4039e8:	4629      	mov	r1, r5
  4039ea:	f7fe fe0b 	bl	402604 <__adddf3>
  4039ee:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4039f2:	f1ba 0f0f 	cmp.w	sl, #15
  4039f6:	f300 812b 	bgt.w	403c50 <_strtod_r+0x420>
  4039fa:	9908      	ldr	r1, [sp, #32]
  4039fc:	2900      	cmp	r1, #0
  4039fe:	f000 80ac 	beq.w	403b5a <_strtod_r+0x32a>
  403a02:	f340 8581 	ble.w	404508 <_strtod_r+0xcd8>
  403a06:	9a08      	ldr	r2, [sp, #32]
  403a08:	2a16      	cmp	r2, #22
  403a0a:	f300 84f1 	bgt.w	4043f0 <_strtod_r+0xbc0>
  403a0e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403a12:	498e      	ldr	r1, [pc, #568]	; (403c4c <_strtod_r+0x41c>)
  403a14:	9808      	ldr	r0, [sp, #32]
  403a16:	eb01 0ac0 	add.w	sl, r1, r0, lsl #3
  403a1a:	e9da 0100 	ldrd	r0, r1, [sl]
  403a1e:	f7fe ffa3 	bl	402968 <__aeabi_dmul>
  403a22:	4680      	mov	r8, r0
  403a24:	4689      	mov	r9, r1
  403a26:	e759      	b.n	4038dc <_strtod_r+0xac>
  403a28:	4640      	mov	r0, r8
  403a2a:	f109 4100 	add.w	r1, r9, #2147483648	; 0x80000000
  403a2e:	b01f      	add	sp, #124	; 0x7c
  403a30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403a34:	4633      	mov	r3, r6
  403a36:	f1a4 0231 	sub.w	r2, r4, #49	; 0x31
  403a3a:	2a08      	cmp	r2, #8
  403a3c:	f240 833d 	bls.w	4040ba <_strtod_r+0x88a>
  403a40:	f024 0220 	bic.w	r2, r4, #32
  403a44:	2a45      	cmp	r2, #69	; 0x45
  403a46:	4618      	mov	r0, r3
  403a48:	f43f af36 	beq.w	4038b8 <_strtod_r+0x88>
  403a4c:	2101      	movs	r1, #1
  403a4e:	910b      	str	r1, [sp, #44]	; 0x2c
  403a50:	2800      	cmp	r0, #0
  403a52:	d171      	bne.n	403b38 <_strtod_r+0x308>
  403a54:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403a56:	2b00      	cmp	r3, #0
  403a58:	d16e      	bne.n	403b38 <_strtod_r+0x308>
  403a5a:	980b      	ldr	r0, [sp, #44]	; 0x2c
  403a5c:	2800      	cmp	r0, #0
  403a5e:	f47f af36 	bne.w	4038ce <_strtod_r+0x9e>
  403a62:	3c49      	subs	r4, #73	; 0x49
  403a64:	2c25      	cmp	r4, #37	; 0x25
  403a66:	f63f af32 	bhi.w	4038ce <_strtod_r+0x9e>
  403a6a:	a101      	add	r1, pc, #4	; (adr r1, 403a70 <_strtod_r+0x240>)
  403a6c:	f851 f024 	ldr.w	pc, [r1, r4, lsl #2]
  403a70:	00404135 	.word	0x00404135
  403a74:	004038cf 	.word	0x004038cf
  403a78:	004038cf 	.word	0x004038cf
  403a7c:	004038cf 	.word	0x004038cf
  403a80:	004038cf 	.word	0x004038cf
  403a84:	004040fd 	.word	0x004040fd
  403a88:	004038cf 	.word	0x004038cf
  403a8c:	004038cf 	.word	0x004038cf
  403a90:	004038cf 	.word	0x004038cf
  403a94:	004038cf 	.word	0x004038cf
  403a98:	004038cf 	.word	0x004038cf
  403a9c:	004038cf 	.word	0x004038cf
  403aa0:	004038cf 	.word	0x004038cf
  403aa4:	004038cf 	.word	0x004038cf
  403aa8:	004038cf 	.word	0x004038cf
  403aac:	004038cf 	.word	0x004038cf
  403ab0:	004038cf 	.word	0x004038cf
  403ab4:	004038cf 	.word	0x004038cf
  403ab8:	004038cf 	.word	0x004038cf
  403abc:	004038cf 	.word	0x004038cf
  403ac0:	004038cf 	.word	0x004038cf
  403ac4:	004038cf 	.word	0x004038cf
  403ac8:	004038cf 	.word	0x004038cf
  403acc:	004038cf 	.word	0x004038cf
  403ad0:	004038cf 	.word	0x004038cf
  403ad4:	004038cf 	.word	0x004038cf
  403ad8:	004038cf 	.word	0x004038cf
  403adc:	004038cf 	.word	0x004038cf
  403ae0:	004038cf 	.word	0x004038cf
  403ae4:	004038cf 	.word	0x004038cf
  403ae8:	004038cf 	.word	0x004038cf
  403aec:	004038cf 	.word	0x004038cf
  403af0:	00404135 	.word	0x00404135
  403af4:	004038cf 	.word	0x004038cf
  403af8:	004038cf 	.word	0x004038cf
  403afc:	004038cf 	.word	0x004038cf
  403b00:	004038cf 	.word	0x004038cf
  403b04:	004040fd 	.word	0x004040fd
  403b08:	2000      	movs	r0, #0
  403b0a:	2c30      	cmp	r4, #48	; 0x30
  403b0c:	9007      	str	r0, [sp, #28]
  403b0e:	f47f aefd 	bne.w	40390c <_strtod_r+0xdc>
  403b12:	7873      	ldrb	r3, [r6, #1]
  403b14:	2b58      	cmp	r3, #88	; 0x58
  403b16:	f000 8337 	beq.w	404188 <_strtod_r+0x958>
  403b1a:	2b78      	cmp	r3, #120	; 0x78
  403b1c:	f000 8334 	beq.w	404188 <_strtod_r+0x958>
  403b20:	3601      	adds	r6, #1
  403b22:	9619      	str	r6, [sp, #100]	; 0x64
  403b24:	4633      	mov	r3, r6
  403b26:	f816 4b01 	ldrb.w	r4, [r6], #1
  403b2a:	2c30      	cmp	r4, #48	; 0x30
  403b2c:	d0f9      	beq.n	403b22 <_strtod_r+0x2f2>
  403b2e:	b11c      	cbz	r4, 403b38 <_strtod_r+0x308>
  403b30:	9306      	str	r3, [sp, #24]
  403b32:	2301      	movs	r3, #1
  403b34:	930a      	str	r3, [sp, #40]	; 0x28
  403b36:	e6ec      	b.n	403912 <_strtod_r+0xe2>
  403b38:	f04f 0800 	mov.w	r8, #0
  403b3c:	f04f 0900 	mov.w	r9, #0
  403b40:	e6cc      	b.n	4038dc <_strtod_r+0xac>
  403b42:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
  403b46:	f04f 30ff 	mov.w	r0, #4294967295
  403b4a:	9303      	str	r3, [sp, #12]
  403b4c:	9002      	str	r0, [sp, #8]
  403b4e:	0722      	lsls	r2, r4, #28
  403b50:	bf42      	ittt	mi
  403b52:	9903      	ldrmi	r1, [sp, #12]
  403b54:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
  403b58:	9103      	strmi	r1, [sp, #12]
  403b5a:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
  403b5e:	e6bd      	b.n	4038dc <_strtod_r+0xac>
  403b60:	f1ba 0f00 	cmp.w	sl, #0
  403b64:	f43f aeac 	beq.w	4038c0 <_strtod_r+0x90>
  403b68:	9d19      	ldr	r5, [sp, #100]	; 0x64
  403b6a:	1c6a      	adds	r2, r5, #1
  403b6c:	9219      	str	r2, [sp, #100]	; 0x64
  403b6e:	786c      	ldrb	r4, [r5, #1]
  403b70:	2c2b      	cmp	r4, #43	; 0x2b
  403b72:	f000 824b 	beq.w	40400c <_strtod_r+0x7dc>
  403b76:	2c2d      	cmp	r4, #45	; 0x2d
  403b78:	f040 8245 	bne.w	404006 <_strtod_r+0x7d6>
  403b7c:	2101      	movs	r1, #1
  403b7e:	9108      	str	r1, [sp, #32]
  403b80:	1caa      	adds	r2, r5, #2
  403b82:	9219      	str	r2, [sp, #100]	; 0x64
  403b84:	78ac      	ldrb	r4, [r5, #2]
  403b86:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
  403b8a:	2a09      	cmp	r2, #9
  403b8c:	f200 81e5 	bhi.w	403f5a <_strtod_r+0x72a>
  403b90:	2c30      	cmp	r4, #48	; 0x30
  403b92:	d106      	bne.n	403ba2 <_strtod_r+0x372>
  403b94:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403b96:	3201      	adds	r2, #1
  403b98:	9219      	str	r2, [sp, #100]	; 0x64
  403b9a:	f812 4b01 	ldrb.w	r4, [r2], #1
  403b9e:	2c30      	cmp	r4, #48	; 0x30
  403ba0:	d0fa      	beq.n	403b98 <_strtod_r+0x368>
  403ba2:	f1a4 0231 	sub.w	r2, r4, #49	; 0x31
  403ba6:	2a08      	cmp	r2, #8
  403ba8:	f63f aef8 	bhi.w	40399c <_strtod_r+0x16c>
  403bac:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403bae:	f1a4 0130 	sub.w	r1, r4, #48	; 0x30
  403bb2:	f102 0801 	add.w	r8, r2, #1
  403bb6:	f8cd 8064 	str.w	r8, [sp, #100]	; 0x64
  403bba:	7854      	ldrb	r4, [r2, #1]
  403bbc:	920e      	str	r2, [sp, #56]	; 0x38
  403bbe:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
  403bc2:	2a09      	cmp	r2, #9
  403bc4:	d811      	bhi.n	403bea <_strtod_r+0x3ba>
  403bc6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403bc8:	f102 0c02 	add.w	ip, r2, #2
  403bcc:	4662      	mov	r2, ip
  403bce:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  403bd2:	9219      	str	r2, [sp, #100]	; 0x64
  403bd4:	eb04 0141 	add.w	r1, r4, r1, lsl #1
  403bd8:	4690      	mov	r8, r2
  403bda:	f812 4b01 	ldrb.w	r4, [r2], #1
  403bde:	3930      	subs	r1, #48	; 0x30
  403be0:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
  403be4:	f1bc 0f09 	cmp.w	ip, #9
  403be8:	d9f1      	bls.n	403bce <_strtod_r+0x39e>
  403bea:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403bec:	ebc2 0808 	rsb	r8, r2, r8
  403bf0:	f1b8 0f08 	cmp.w	r8, #8
  403bf4:	f300 83f4 	bgt.w	4043e0 <_strtod_r+0xbb0>
  403bf8:	f644 621f 	movw	r2, #19999	; 0x4e1f
  403bfc:	4291      	cmp	r1, r2
  403bfe:	bfa8      	it	ge
  403c00:	4611      	movge	r1, r2
  403c02:	9a08      	ldr	r2, [sp, #32]
  403c04:	2a00      	cmp	r2, #0
  403c06:	f43f aeca 	beq.w	40399e <_strtod_r+0x16e>
  403c0a:	4249      	negs	r1, r1
  403c0c:	f1ba 0f00 	cmp.w	sl, #0
  403c10:	f47f aec8 	bne.w	4039a4 <_strtod_r+0x174>
  403c14:	e71c      	b.n	403a50 <_strtod_r+0x220>
  403c16:	4658      	mov	r0, fp
  403c18:	9c19      	ldr	r4, [sp, #100]	; 0x64
  403c1a:	f004 ff37 	bl	408a8c <_localeconv_r>
  403c1e:	6800      	ldr	r0, [r0, #0]
  403c20:	f006 fa24 	bl	40a06c <strlen>
  403c24:	1823      	adds	r3, r4, r0
  403c26:	9319      	str	r3, [sp, #100]	; 0x64
  403c28:	5c24      	ldrb	r4, [r4, r0]
  403c2a:	2e00      	cmp	r6, #0
  403c2c:	f040 81c4 	bne.w	403fb8 <_strtod_r+0x788>
  403c30:	2c30      	cmp	r4, #48	; 0x30
  403c32:	f47f aeff 	bne.w	403a34 <_strtod_r+0x204>
  403c36:	461a      	mov	r2, r3
  403c38:	4633      	mov	r3, r6
  403c3a:	e000      	b.n	403c3e <_strtod_r+0x40e>
  403c3c:	460a      	mov	r2, r1
  403c3e:	1c51      	adds	r1, r2, #1
  403c40:	9119      	str	r1, [sp, #100]	; 0x64
  403c42:	7854      	ldrb	r4, [r2, #1]
  403c44:	3301      	adds	r3, #1
  403c46:	2c30      	cmp	r4, #48	; 0x30
  403c48:	d0f8      	beq.n	403c3c <_strtod_r+0x40c>
  403c4a:	e6f4      	b.n	403a36 <_strtod_r+0x206>
  403c4c:	0040aed0 	.word	0x0040aed0
  403c50:	9b08      	ldr	r3, [sp, #32]
  403c52:	ebc8 080a 	rsb	r8, r8, sl
  403c56:	4498      	add	r8, r3
  403c58:	f1b8 0f00 	cmp.w	r8, #0
  403c5c:	f340 836b 	ble.w	404336 <_strtod_r+0xb06>
  403c60:	f018 010f 	ands.w	r1, r8, #15
  403c64:	d00a      	beq.n	403c7c <_strtod_r+0x44c>
  403c66:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403c6a:	48a7      	ldr	r0, [pc, #668]	; (403f08 <_strtod_r+0x6d8>)
  403c6c:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
  403c70:	e9d1 0100 	ldrd	r0, r1, [r1]
  403c74:	f7fe fe78 	bl	402968 <__aeabi_dmul>
  403c78:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403c7c:	f038 040f 	bics.w	r4, r8, #15
  403c80:	f040 81ca 	bne.w	404018 <_strtod_r+0x7e8>
  403c84:	2000      	movs	r0, #0
  403c86:	900a      	str	r0, [sp, #40]	; 0x28
  403c88:	f8cd 9000 	str.w	r9, [sp]
  403c8c:	9906      	ldr	r1, [sp, #24]
  403c8e:	4632      	mov	r2, r6
  403c90:	4653      	mov	r3, sl
  403c92:	4658      	mov	r0, fp
  403c94:	f005 fbb6 	bl	409404 <__s2b>
  403c98:	900b      	str	r0, [sp, #44]	; 0x2c
  403c9a:	2800      	cmp	r0, #0
  403c9c:	f000 82d7 	beq.w	40424e <_strtod_r+0xa1e>
  403ca0:	9b08      	ldr	r3, [sp, #32]
  403ca2:	9908      	ldr	r1, [sp, #32]
  403ca4:	2000      	movs	r0, #0
  403ca6:	2b00      	cmp	r3, #0
  403ca8:	f1c3 0300 	rsb	r3, r3, #0
  403cac:	bfa8      	it	ge
  403cae:	4603      	movge	r3, r0
  403cb0:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
  403cb4:	9006      	str	r0, [sp, #24]
  403cb6:	930e      	str	r3, [sp, #56]	; 0x38
  403cb8:	910f      	str	r1, [sp, #60]	; 0x3c
  403cba:	4607      	mov	r7, r0
  403cbc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403cbe:	4658      	mov	r0, fp
  403cc0:	6851      	ldr	r1, [r2, #4]
  403cc2:	f005 fb25 	bl	409310 <_Balloc>
  403cc6:	4606      	mov	r6, r0
  403cc8:	2800      	cmp	r0, #0
  403cca:	f000 82ce 	beq.w	40426a <_strtod_r+0xa3a>
  403cce:	980b      	ldr	r0, [sp, #44]	; 0x2c
  403cd0:	6903      	ldr	r3, [r0, #16]
  403cd2:	f106 000c 	add.w	r0, r6, #12
  403cd6:	1c9a      	adds	r2, r3, #2
  403cd8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403cda:	0092      	lsls	r2, r2, #2
  403cdc:	f103 010c 	add.w	r1, r3, #12
  403ce0:	f005 fa36 	bl	409150 <memcpy>
  403ce4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403ce8:	e9cd 0108 	strd	r0, r1, [sp, #32]
  403cec:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
  403cf0:	a81b      	add	r0, sp, #108	; 0x6c
  403cf2:	a91c      	add	r1, sp, #112	; 0x70
  403cf4:	e88d 0003 	stmia.w	sp, {r0, r1}
  403cf8:	4658      	mov	r0, fp
  403cfa:	f005 fe7d 	bl	4099f8 <__d2b>
  403cfe:	901a      	str	r0, [sp, #104]	; 0x68
  403d00:	2800      	cmp	r0, #0
  403d02:	f000 8413 	beq.w	40452c <_strtod_r+0xcfc>
  403d06:	4658      	mov	r0, fp
  403d08:	2101      	movs	r1, #1
  403d0a:	f005 fc15 	bl	409538 <__i2b>
  403d0e:	4607      	mov	r7, r0
  403d10:	2800      	cmp	r0, #0
  403d12:	f000 82aa 	beq.w	40426a <_strtod_r+0xa3a>
  403d16:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
  403d18:	2b00      	cmp	r3, #0
  403d1a:	f2c0 8111 	blt.w	403f40 <_strtod_r+0x710>
  403d1e:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
  403d22:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403d24:	4499      	add	r9, r3
  403d26:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403d28:	991c      	ldr	r1, [sp, #112]	; 0x70
  403d2a:	1a9b      	subs	r3, r3, r2
  403d2c:	440b      	add	r3, r1
  403d2e:	f46f 727f 	mvn.w	r2, #1020	; 0x3fc
  403d32:	4293      	cmp	r3, r2
  403d34:	f1c1 0a36 	rsb	sl, r1, #54	; 0x36
  403d38:	f280 80da 	bge.w	403ef0 <_strtod_r+0x6c0>
  403d3c:	1ad2      	subs	r2, r2, r3
  403d3e:	2a1f      	cmp	r2, #31
  403d40:	ebc2 0a0a 	rsb	sl, r2, sl
  403d44:	f300 8101 	bgt.w	403f4a <_strtod_r+0x71a>
  403d48:	f04f 0801 	mov.w	r8, #1
  403d4c:	fa08 f802 	lsl.w	r8, r8, r2
  403d50:	2300      	movs	r3, #0
  403d52:	930c      	str	r3, [sp, #48]	; 0x30
  403d54:	980a      	ldr	r0, [sp, #40]	; 0x28
  403d56:	4455      	add	r5, sl
  403d58:	44ca      	add	sl, r9
  403d5a:	45ca      	cmp	sl, r9
  403d5c:	bfb4      	ite	lt
  403d5e:	4653      	movlt	r3, sl
  403d60:	464b      	movge	r3, r9
  403d62:	4405      	add	r5, r0
  403d64:	42ab      	cmp	r3, r5
  403d66:	bfa8      	it	ge
  403d68:	462b      	movge	r3, r5
  403d6a:	2b00      	cmp	r3, #0
  403d6c:	dd04      	ble.n	403d78 <_strtod_r+0x548>
  403d6e:	ebc3 0a0a 	rsb	sl, r3, sl
  403d72:	1aed      	subs	r5, r5, r3
  403d74:	ebc3 0909 	rsb	r9, r3, r9
  403d78:	990e      	ldr	r1, [sp, #56]	; 0x38
  403d7a:	b1b1      	cbz	r1, 403daa <_strtod_r+0x57a>
  403d7c:	4639      	mov	r1, r7
  403d7e:	4658      	mov	r0, fp
  403d80:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403d82:	f005 fc81 	bl	409688 <__pow5mult>
  403d86:	4607      	mov	r7, r0
  403d88:	2800      	cmp	r0, #0
  403d8a:	f000 826e 	beq.w	40426a <_strtod_r+0xa3a>
  403d8e:	4658      	mov	r0, fp
  403d90:	4639      	mov	r1, r7
  403d92:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  403d94:	f005 fbda 	bl	40954c <__multiply>
  403d98:	4604      	mov	r4, r0
  403d9a:	2800      	cmp	r0, #0
  403d9c:	f000 8265 	beq.w	40426a <_strtod_r+0xa3a>
  403da0:	4658      	mov	r0, fp
  403da2:	991a      	ldr	r1, [sp, #104]	; 0x68
  403da4:	f005 fada 	bl	40935c <_Bfree>
  403da8:	941a      	str	r4, [sp, #104]	; 0x68
  403daa:	f1ba 0f00 	cmp.w	sl, #0
  403dae:	dd08      	ble.n	403dc2 <_strtod_r+0x592>
  403db0:	4652      	mov	r2, sl
  403db2:	4658      	mov	r0, fp
  403db4:	991a      	ldr	r1, [sp, #104]	; 0x68
  403db6:	f005 fcb5 	bl	409724 <__lshift>
  403dba:	901a      	str	r0, [sp, #104]	; 0x68
  403dbc:	2800      	cmp	r0, #0
  403dbe:	f000 83b5 	beq.w	40452c <_strtod_r+0xcfc>
  403dc2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403dc4:	b142      	cbz	r2, 403dd8 <_strtod_r+0x5a8>
  403dc6:	4631      	mov	r1, r6
  403dc8:	4658      	mov	r0, fp
  403dca:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403dcc:	f005 fc5c 	bl	409688 <__pow5mult>
  403dd0:	4606      	mov	r6, r0
  403dd2:	2800      	cmp	r0, #0
  403dd4:	f000 8249 	beq.w	40426a <_strtod_r+0xa3a>
  403dd8:	2d00      	cmp	r5, #0
  403dda:	dd08      	ble.n	403dee <_strtod_r+0x5be>
  403ddc:	4631      	mov	r1, r6
  403dde:	462a      	mov	r2, r5
  403de0:	4658      	mov	r0, fp
  403de2:	f005 fc9f 	bl	409724 <__lshift>
  403de6:	4606      	mov	r6, r0
  403de8:	2800      	cmp	r0, #0
  403dea:	f000 823e 	beq.w	40426a <_strtod_r+0xa3a>
  403dee:	f1b9 0f00 	cmp.w	r9, #0
  403df2:	dd08      	ble.n	403e06 <_strtod_r+0x5d6>
  403df4:	4639      	mov	r1, r7
  403df6:	464a      	mov	r2, r9
  403df8:	4658      	mov	r0, fp
  403dfa:	f005 fc93 	bl	409724 <__lshift>
  403dfe:	4607      	mov	r7, r0
  403e00:	2800      	cmp	r0, #0
  403e02:	f000 8232 	beq.w	40426a <_strtod_r+0xa3a>
  403e06:	4658      	mov	r0, fp
  403e08:	991a      	ldr	r1, [sp, #104]	; 0x68
  403e0a:	4632      	mov	r2, r6
  403e0c:	f005 fd0c 	bl	409828 <__mdiff>
  403e10:	9006      	str	r0, [sp, #24]
  403e12:	2800      	cmp	r0, #0
  403e14:	f000 8229 	beq.w	40426a <_strtod_r+0xa3a>
  403e18:	9906      	ldr	r1, [sp, #24]
  403e1a:	2300      	movs	r3, #0
  403e1c:	f8d1 a00c 	ldr.w	sl, [r1, #12]
  403e20:	60cb      	str	r3, [r1, #12]
  403e22:	4639      	mov	r1, r7
  403e24:	f005 fcdc 	bl	4097e0 <__mcmp>
  403e28:	2800      	cmp	r0, #0
  403e2a:	f2c0 83cc 	blt.w	4045c6 <_strtod_r+0xd96>
  403e2e:	f000 8389 	beq.w	404544 <_strtod_r+0xd14>
  403e32:	9806      	ldr	r0, [sp, #24]
  403e34:	4639      	mov	r1, r7
  403e36:	f005 fe3d 	bl	409ab4 <__ratio>
  403e3a:	2200      	movs	r2, #0
  403e3c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  403e40:	4604      	mov	r4, r0
  403e42:	460d      	mov	r5, r1
  403e44:	f7ff f80c 	bl	402e60 <__aeabi_dcmple>
  403e48:	2800      	cmp	r0, #0
  403e4a:	d065      	beq.n	403f18 <_strtod_r+0x6e8>
  403e4c:	f1ba 0f00 	cmp.w	sl, #0
  403e50:	f000 808f 	beq.w	403f72 <_strtod_r+0x742>
  403e54:	4d2d      	ldr	r5, [pc, #180]	; (403f0c <_strtod_r+0x6dc>)
  403e56:	2400      	movs	r4, #0
  403e58:	4622      	mov	r2, r4
  403e5a:	462b      	mov	r3, r5
  403e5c:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
  403e60:	f8dd 900c 	ldr.w	r9, [sp, #12]
  403e64:	f8df 80ac 	ldr.w	r8, [pc, #172]	; 403f14 <_strtod_r+0x6e4>
  403e68:	4b29      	ldr	r3, [pc, #164]	; (403f10 <_strtod_r+0x6e0>)
  403e6a:	ea09 0808 	and.w	r8, r9, r8
  403e6e:	4598      	cmp	r8, r3
  403e70:	f000 81c0 	beq.w	4041f4 <_strtod_r+0x9c4>
  403e74:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403e76:	b182      	cbz	r2, 403e9a <_strtod_r+0x66a>
  403e78:	f1b8 6fd4 	cmp.w	r8, #111149056	; 0x6a00000
  403e7c:	d80d      	bhi.n	403e9a <_strtod_r+0x66a>
  403e7e:	a320      	add	r3, pc, #128	; (adr r3, 403f00 <_strtod_r+0x6d0>)
  403e80:	e9d3 2300 	ldrd	r2, r3, [r3]
  403e84:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  403e88:	f7fe ffea 	bl	402e60 <__aeabi_dcmple>
  403e8c:	2800      	cmp	r0, #0
  403e8e:	f040 811d 	bne.w	4040cc <_strtod_r+0x89c>
  403e92:	f105 63d6 	add.w	r3, r5, #112197632	; 0x6b00000
  403e96:	ebc8 0503 	rsb	r5, r8, r3
  403e9a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403e9e:	f005 fd2f 	bl	409900 <__ulp>
  403ea2:	4602      	mov	r2, r0
  403ea4:	460b      	mov	r3, r1
  403ea6:	4620      	mov	r0, r4
  403ea8:	4629      	mov	r1, r5
  403eaa:	f7fe fd5d 	bl	402968 <__aeabi_dmul>
  403eae:	4602      	mov	r2, r0
  403eb0:	460b      	mov	r3, r1
  403eb2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403eb6:	f7fe fba5 	bl	402604 <__adddf3>
  403eba:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403ebe:	9c03      	ldr	r4, [sp, #12]
  403ec0:	990a      	ldr	r1, [sp, #40]	; 0x28
  403ec2:	b921      	cbnz	r1, 403ece <_strtod_r+0x69e>
  403ec4:	4b13      	ldr	r3, [pc, #76]	; (403f14 <_strtod_r+0x6e4>)
  403ec6:	4023      	ands	r3, r4
  403ec8:	4598      	cmp	r8, r3
  403eca:	f000 81ee 	beq.w	4042aa <_strtod_r+0xa7a>
  403ece:	4658      	mov	r0, fp
  403ed0:	991a      	ldr	r1, [sp, #104]	; 0x68
  403ed2:	f005 fa43 	bl	40935c <_Bfree>
  403ed6:	4658      	mov	r0, fp
  403ed8:	4631      	mov	r1, r6
  403eda:	f005 fa3f 	bl	40935c <_Bfree>
  403ede:	4658      	mov	r0, fp
  403ee0:	4639      	mov	r1, r7
  403ee2:	f005 fa3b 	bl	40935c <_Bfree>
  403ee6:	4658      	mov	r0, fp
  403ee8:	9906      	ldr	r1, [sp, #24]
  403eea:	f005 fa37 	bl	40935c <_Bfree>
  403eee:	e6e5      	b.n	403cbc <_strtod_r+0x48c>
  403ef0:	2300      	movs	r3, #0
  403ef2:	930c      	str	r3, [sp, #48]	; 0x30
  403ef4:	f04f 0801 	mov.w	r8, #1
  403ef8:	e72c      	b.n	403d54 <_strtod_r+0x524>
  403efa:	bf00      	nop
  403efc:	f3af 8000 	nop.w
  403f00:	ffc00000 	.word	0xffc00000
  403f04:	41dfffff 	.word	0x41dfffff
  403f08:	0040aed0 	.word	0x0040aed0
  403f0c:	3ff00000 	.word	0x3ff00000
  403f10:	7fe00000 	.word	0x7fe00000
  403f14:	7ff00000 	.word	0x7ff00000
  403f18:	4620      	mov	r0, r4
  403f1a:	4629      	mov	r1, r5
  403f1c:	2200      	movs	r2, #0
  403f1e:	4ba8      	ldr	r3, [pc, #672]	; (4041c0 <_strtod_r+0x990>)
  403f20:	f7fe fd22 	bl	402968 <__aeabi_dmul>
  403f24:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  403f28:	f1ba 0f00 	cmp.w	sl, #0
  403f2c:	d11c      	bne.n	403f68 <_strtod_r+0x738>
  403f2e:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  403f32:	9010      	str	r0, [sp, #64]	; 0x40
  403f34:	9111      	str	r1, [sp, #68]	; 0x44
  403f36:	e9dd 4510 	ldrd	r4, r5, [sp, #64]	; 0x40
  403f3a:	f8dd 900c 	ldr.w	r9, [sp, #12]
  403f3e:	e791      	b.n	403e64 <_strtod_r+0x634>
  403f40:	990f      	ldr	r1, [sp, #60]	; 0x3c
  403f42:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
  403f46:	1acd      	subs	r5, r1, r3
  403f48:	e6ed      	b.n	403d26 <_strtod_r+0x4f6>
  403f4a:	4c9e      	ldr	r4, [pc, #632]	; (4041c4 <_strtod_r+0x994>)
  403f4c:	f04f 0801 	mov.w	r8, #1
  403f50:	1ae4      	subs	r4, r4, r3
  403f52:	fa08 f404 	lsl.w	r4, r8, r4
  403f56:	940c      	str	r4, [sp, #48]	; 0x30
  403f58:	e6fc      	b.n	403d54 <_strtod_r+0x524>
  403f5a:	9519      	str	r5, [sp, #100]	; 0x64
  403f5c:	2100      	movs	r1, #0
  403f5e:	f1ba 0f00 	cmp.w	sl, #0
  403f62:	f47f ad1f 	bne.w	4039a4 <_strtod_r+0x174>
  403f66:	e573      	b.n	403a50 <_strtod_r+0x220>
  403f68:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
  403f6c:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
  403f70:	e7e1      	b.n	403f36 <_strtod_r+0x706>
  403f72:	9b02      	ldr	r3, [sp, #8]
  403f74:	2b00      	cmp	r3, #0
  403f76:	f040 8093 	bne.w	4040a0 <_strtod_r+0x870>
  403f7a:	9803      	ldr	r0, [sp, #12]
  403f7c:	f3c0 0313 	ubfx	r3, r0, #0, #20
  403f80:	4681      	mov	r9, r0
  403f82:	2b00      	cmp	r3, #0
  403f84:	f040 8092 	bne.w	4040ac <_strtod_r+0x87c>
  403f88:	4620      	mov	r0, r4
  403f8a:	4629      	mov	r1, r5
  403f8c:	2200      	movs	r2, #0
  403f8e:	4b8e      	ldr	r3, [pc, #568]	; (4041c8 <_strtod_r+0x998>)
  403f90:	f7fe ff5c 	bl	402e4c <__aeabi_dcmplt>
  403f94:	2800      	cmp	r0, #0
  403f96:	f040 8356 	bne.w	404646 <_strtod_r+0xe16>
  403f9a:	4620      	mov	r0, r4
  403f9c:	4629      	mov	r1, r5
  403f9e:	2200      	movs	r2, #0
  403fa0:	4b87      	ldr	r3, [pc, #540]	; (4041c0 <_strtod_r+0x990>)
  403fa2:	f7fe fce1 	bl	402968 <__aeabi_dmul>
  403fa6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  403faa:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  403fae:	9016      	str	r0, [sp, #88]	; 0x58
  403fb0:	9117      	str	r1, [sp, #92]	; 0x5c
  403fb2:	e9dd 4516 	ldrd	r4, r5, [sp, #88]	; 0x58
  403fb6:	e755      	b.n	403e64 <_strtod_r+0x634>
  403fb8:	4640      	mov	r0, r8
  403fba:	4643      	mov	r3, r8
  403fbc:	46b2      	mov	sl, r6
  403fbe:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
  403fc2:	2a09      	cmp	r2, #9
  403fc4:	d825      	bhi.n	404012 <_strtod_r+0x7e2>
  403fc6:	9c19      	ldr	r4, [sp, #100]	; 0x64
  403fc8:	3001      	adds	r0, #1
  403fca:	2a00      	cmp	r2, #0
  403fcc:	f000 81af 	beq.w	40432e <_strtod_r+0xafe>
  403fd0:	2801      	cmp	r0, #1
  403fd2:	4403      	add	r3, r0
  403fd4:	f000 81a0 	beq.w	404318 <_strtod_r+0xae8>
  403fd8:	4450      	add	r0, sl
  403fda:	3801      	subs	r0, #1
  403fdc:	e006      	b.n	403fec <_strtod_r+0x7bc>
  403fde:	eb09 0989 	add.w	r9, r9, r9, lsl #2
  403fe2:	ea4f 0949 	mov.w	r9, r9, lsl #1
  403fe6:	4582      	cmp	sl, r0
  403fe8:	f000 8197 	beq.w	40431a <_strtod_r+0xaea>
  403fec:	f10a 0a01 	add.w	sl, sl, #1
  403ff0:	f10a 31ff 	add.w	r1, sl, #4294967295
  403ff4:	2908      	cmp	r1, #8
  403ff6:	ddf2      	ble.n	403fde <_strtod_r+0x7ae>
  403ff8:	f1ba 0f10 	cmp.w	sl, #16
  403ffc:	bfdc      	itt	le
  403ffe:	eb07 0787 	addle.w	r7, r7, r7, lsl #2
  404002:	007f      	lslle	r7, r7, #1
  404004:	e7ef      	b.n	403fe6 <_strtod_r+0x7b6>
  404006:	2200      	movs	r2, #0
  404008:	9208      	str	r2, [sp, #32]
  40400a:	e5bc      	b.n	403b86 <_strtod_r+0x356>
  40400c:	2100      	movs	r1, #0
  40400e:	9108      	str	r1, [sp, #32]
  404010:	e5b6      	b.n	403b80 <_strtod_r+0x350>
  404012:	2201      	movs	r2, #1
  404014:	920b      	str	r2, [sp, #44]	; 0x2c
  404016:	e4bc      	b.n	403992 <_strtod_r+0x162>
  404018:	f5b4 7f9a 	cmp.w	r4, #308	; 0x134
  40401c:	f300 8117 	bgt.w	40424e <_strtod_r+0xa1e>
  404020:	1124      	asrs	r4, r4, #4
  404022:	2c01      	cmp	r4, #1
  404024:	f8df 81c8 	ldr.w	r8, [pc, #456]	; 4041f0 <_strtod_r+0x9c0>
  404028:	f340 832a 	ble.w	404680 <_strtod_r+0xe50>
  40402c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  404030:	4645      	mov	r5, r8
  404032:	2700      	movs	r7, #0
  404034:	f014 0f01 	tst.w	r4, #1
  404038:	f107 0701 	add.w	r7, r7, #1
  40403c:	ea4f 0464 	mov.w	r4, r4, asr #1
  404040:	d003      	beq.n	40404a <_strtod_r+0x81a>
  404042:	e9d5 2300 	ldrd	r2, r3, [r5]
  404046:	f7fe fc8f 	bl	402968 <__aeabi_dmul>
  40404a:	2c01      	cmp	r4, #1
  40404c:	f105 0508 	add.w	r5, r5, #8
  404050:	dcf0      	bgt.n	404034 <_strtod_r+0x804>
  404052:	e9cd 0102 	strd	r0, r1, [sp, #8]
  404056:	9903      	ldr	r1, [sp, #12]
  404058:	eb08 07c7 	add.w	r7, r8, r7, lsl #3
  40405c:	f1a1 7154 	sub.w	r1, r1, #55574528	; 0x3500000
  404060:	9103      	str	r1, [sp, #12]
  404062:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  404066:	e9d7 0100 	ldrd	r0, r1, [r7]
  40406a:	f7fe fc7d 	bl	402968 <__aeabi_dmul>
  40406e:	e9cd 0102 	strd	r0, r1, [sp, #8]
  404072:	9a03      	ldr	r2, [sp, #12]
  404074:	9903      	ldr	r1, [sp, #12]
  404076:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
  40407a:	0d1b      	lsrs	r3, r3, #20
  40407c:	4a53      	ldr	r2, [pc, #332]	; (4041cc <_strtod_r+0x99c>)
  40407e:	051b      	lsls	r3, r3, #20
  404080:	4293      	cmp	r3, r2
  404082:	f200 80e4 	bhi.w	40424e <_strtod_r+0xa1e>
  404086:	f5a2 1280 	sub.w	r2, r2, #1048576	; 0x100000
  40408a:	4293      	cmp	r3, r2
  40408c:	f240 82d4 	bls.w	404638 <_strtod_r+0xe08>
  404090:	4b4f      	ldr	r3, [pc, #316]	; (4041d0 <_strtod_r+0x9a0>)
  404092:	2000      	movs	r0, #0
  404094:	f04f 31ff 	mov.w	r1, #4294967295
  404098:	9303      	str	r3, [sp, #12]
  40409a:	900a      	str	r0, [sp, #40]	; 0x28
  40409c:	9102      	str	r1, [sp, #8]
  40409e:	e5f3      	b.n	403c88 <_strtod_r+0x458>
  4040a0:	9902      	ldr	r1, [sp, #8]
  4040a2:	f8dd 900c 	ldr.w	r9, [sp, #12]
  4040a6:	2901      	cmp	r1, #1
  4040a8:	f000 81c9 	beq.w	40443e <_strtod_r+0xc0e>
  4040ac:	4946      	ldr	r1, [pc, #280]	; (4041c8 <_strtod_r+0x998>)
  4040ae:	2000      	movs	r0, #0
  4040b0:	2400      	movs	r4, #0
  4040b2:	4d48      	ldr	r5, [pc, #288]	; (4041d4 <_strtod_r+0x9a4>)
  4040b4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  4040b8:	e6d4      	b.n	403e64 <_strtod_r+0x634>
  4040ba:	9919      	ldr	r1, [sp, #100]	; 0x64
  4040bc:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
  4040c0:	9106      	str	r1, [sp, #24]
  4040c2:	460c      	mov	r4, r1
  4040c4:	f04f 0a00 	mov.w	sl, #0
  4040c8:	2001      	movs	r0, #1
  4040ca:	e77e      	b.n	403fca <_strtod_r+0x79a>
  4040cc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  4040d0:	f7fe fee4 	bl	402e9c <__aeabi_d2uiz>
  4040d4:	2800      	cmp	r0, #0
  4040d6:	f000 81ad 	beq.w	404434 <_strtod_r+0xc04>
  4040da:	f7fe fbcf 	bl	40287c <__aeabi_ui2d>
  4040de:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  4040e2:	f1ba 0f00 	cmp.w	sl, #0
  4040e6:	f040 81a0 	bne.w	40442a <_strtod_r+0xbfa>
  4040ea:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  4040ec:	990c      	ldr	r1, [sp, #48]	; 0x30
  4040ee:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
  4040f2:	9114      	str	r1, [sp, #80]	; 0x50
  4040f4:	9215      	str	r2, [sp, #84]	; 0x54
  4040f6:	e9dd 4514 	ldrd	r4, r5, [sp, #80]	; 0x50
  4040fa:	e6ca      	b.n	403e92 <_strtod_r+0x662>
  4040fc:	4836      	ldr	r0, [pc, #216]	; (4041d8 <_strtod_r+0x9a8>)
  4040fe:	9919      	ldr	r1, [sp, #100]	; 0x64
  404100:	e009      	b.n	404116 <_strtod_r+0x8e6>
  404102:	f811 3f01 	ldrb.w	r3, [r1, #1]!
  404106:	f1a3 0441 	sub.w	r4, r3, #65	; 0x41
  40410a:	2c19      	cmp	r4, #25
  40410c:	bf98      	it	ls
  40410e:	3320      	addls	r3, #32
  404110:	4293      	cmp	r3, r2
  404112:	f47f abdc 	bne.w	4038ce <_strtod_r+0x9e>
  404116:	f810 2f01 	ldrb.w	r2, [r0, #1]!
  40411a:	2a00      	cmp	r2, #0
  40411c:	d1f1      	bne.n	404102 <_strtod_r+0x8d2>
  40411e:	1c4b      	adds	r3, r1, #1
  404120:	9319      	str	r3, [sp, #100]	; 0x64
  404122:	784b      	ldrb	r3, [r1, #1]
  404124:	2b28      	cmp	r3, #40	; 0x28
  404126:	f000 82e1 	beq.w	4046ec <_strtod_r+0xebc>
  40412a:	4a2c      	ldr	r2, [pc, #176]	; (4041dc <_strtod_r+0x9ac>)
  40412c:	2300      	movs	r3, #0
  40412e:	9203      	str	r2, [sp, #12]
  404130:	9302      	str	r3, [sp, #8]
  404132:	e512      	b.n	403b5a <_strtod_r+0x32a>
  404134:	482a      	ldr	r0, [pc, #168]	; (4041e0 <_strtod_r+0x9b0>)
  404136:	9919      	ldr	r1, [sp, #100]	; 0x64
  404138:	e009      	b.n	40414e <_strtod_r+0x91e>
  40413a:	f811 3f01 	ldrb.w	r3, [r1, #1]!
  40413e:	f1a3 0441 	sub.w	r4, r3, #65	; 0x41
  404142:	2c19      	cmp	r4, #25
  404144:	bf98      	it	ls
  404146:	3320      	addls	r3, #32
  404148:	4293      	cmp	r3, r2
  40414a:	f47f abc0 	bne.w	4038ce <_strtod_r+0x9e>
  40414e:	f810 2f01 	ldrb.w	r2, [r0, #1]!
  404152:	2a00      	cmp	r2, #0
  404154:	d1f1      	bne.n	40413a <_strtod_r+0x90a>
  404156:	9119      	str	r1, [sp, #100]	; 0x64
  404158:	4c22      	ldr	r4, [pc, #136]	; (4041e4 <_strtod_r+0x9b4>)
  40415a:	4608      	mov	r0, r1
  40415c:	e009      	b.n	404172 <_strtod_r+0x942>
  40415e:	f810 3f01 	ldrb.w	r3, [r0, #1]!
  404162:	f1a3 0541 	sub.w	r5, r3, #65	; 0x41
  404166:	2d19      	cmp	r5, #25
  404168:	bf98      	it	ls
  40416a:	3320      	addls	r3, #32
  40416c:	4293      	cmp	r3, r2
  40416e:	f040 8284 	bne.w	40467a <_strtod_r+0xe4a>
  404172:	f814 2f01 	ldrb.w	r2, [r4, #1]!
  404176:	2a00      	cmp	r2, #0
  404178:	d1f1      	bne.n	40415e <_strtod_r+0x92e>
  40417a:	3001      	adds	r0, #1
  40417c:	9019      	str	r0, [sp, #100]	; 0x64
  40417e:	4a1a      	ldr	r2, [pc, #104]	; (4041e8 <_strtod_r+0x9b8>)
  404180:	2300      	movs	r3, #0
  404182:	9203      	str	r2, [sp, #12]
  404184:	9302      	str	r3, [sp, #8]
  404186:	e4e8      	b.n	403b5a <_strtod_r+0x32a>
  404188:	9907      	ldr	r1, [sp, #28]
  40418a:	ab1a      	add	r3, sp, #104	; 0x68
  40418c:	9101      	str	r1, [sp, #4]
  40418e:	9300      	str	r3, [sp, #0]
  404190:	4658      	mov	r0, fp
  404192:	a919      	add	r1, sp, #100	; 0x64
  404194:	4a15      	ldr	r2, [pc, #84]	; (4041ec <_strtod_r+0x9bc>)
  404196:	ab1b      	add	r3, sp, #108	; 0x6c
  404198:	f004 f90e 	bl	4083b8 <__gethex>
  40419c:	f010 0507 	ands.w	r5, r0, #7
  4041a0:	4604      	mov	r4, r0
  4041a2:	f43f acc9 	beq.w	403b38 <_strtod_r+0x308>
  4041a6:	2d06      	cmp	r5, #6
  4041a8:	f040 8157 	bne.w	40445a <_strtod_r+0xc2a>
  4041ac:	3601      	adds	r6, #1
  4041ae:	2200      	movs	r2, #0
  4041b0:	9619      	str	r6, [sp, #100]	; 0x64
  4041b2:	f04f 0800 	mov.w	r8, #0
  4041b6:	f04f 0900 	mov.w	r9, #0
  4041ba:	9207      	str	r2, [sp, #28]
  4041bc:	f7ff bb8e 	b.w	4038dc <_strtod_r+0xac>
  4041c0:	3fe00000 	.word	0x3fe00000
  4041c4:	fffffbe3 	.word	0xfffffbe3
  4041c8:	3ff00000 	.word	0x3ff00000
  4041cc:	7ca00000 	.word	0x7ca00000
  4041d0:	7fefffff 	.word	0x7fefffff
  4041d4:	bff00000 	.word	0xbff00000
  4041d8:	0040aceb 	.word	0x0040aceb
  4041dc:	fff80000 	.word	0xfff80000
  4041e0:	0040acdf 	.word	0x0040acdf
  4041e4:	0040ace3 	.word	0x0040ace3
  4041e8:	7ff00000 	.word	0x7ff00000
  4041ec:	0040accc 	.word	0x0040accc
  4041f0:	0040af98 	.word	0x0040af98
  4041f4:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
  4041f8:	f8cd 900c 	str.w	r9, [sp, #12]
  4041fc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  404200:	f005 fb7e 	bl	409900 <__ulp>
  404204:	4602      	mov	r2, r0
  404206:	460b      	mov	r3, r1
  404208:	4620      	mov	r0, r4
  40420a:	4629      	mov	r1, r5
  40420c:	f7fe fbac 	bl	402968 <__aeabi_dmul>
  404210:	4602      	mov	r2, r0
  404212:	460b      	mov	r3, r1
  404214:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  404218:	f7fe f9f4 	bl	402604 <__adddf3>
  40421c:	e9cd 0102 	strd	r0, r1, [sp, #8]
  404220:	9903      	ldr	r1, [sp, #12]
  404222:	4aad      	ldr	r2, [pc, #692]	; (4044d8 <_strtod_r+0xca8>)
  404224:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
  404228:	0d1b      	lsrs	r3, r3, #20
  40422a:	051b      	lsls	r3, r3, #20
  40422c:	4293      	cmp	r3, r2
  40422e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  404232:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  404236:	f240 80d6 	bls.w	4043e6 <_strtod_r+0xbb6>
  40423a:	4ba8      	ldr	r3, [pc, #672]	; (4044dc <_strtod_r+0xcac>)
  40423c:	9913      	ldr	r1, [sp, #76]	; 0x4c
  40423e:	4299      	cmp	r1, r3
  404240:	d010      	beq.n	404264 <_strtod_r+0xa34>
  404242:	4ba6      	ldr	r3, [pc, #664]	; (4044dc <_strtod_r+0xcac>)
  404244:	f04f 30ff 	mov.w	r0, #4294967295
  404248:	9303      	str	r3, [sp, #12]
  40424a:	9002      	str	r0, [sp, #8]
  40424c:	e63f      	b.n	403ece <_strtod_r+0x69e>
  40424e:	4ba4      	ldr	r3, [pc, #656]	; (4044e0 <_strtod_r+0xcb0>)
  404250:	2000      	movs	r0, #0
  404252:	9303      	str	r3, [sp, #12]
  404254:	9002      	str	r0, [sp, #8]
  404256:	2322      	movs	r3, #34	; 0x22
  404258:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
  40425c:	f8cb 3000 	str.w	r3, [fp]
  404260:	f7ff bb3c 	b.w	4038dc <_strtod_r+0xac>
  404264:	9a12      	ldr	r2, [sp, #72]	; 0x48
  404266:	3201      	adds	r2, #1
  404268:	d1eb      	bne.n	404242 <_strtod_r+0xa12>
  40426a:	46b2      	mov	sl, r6
  40426c:	991a      	ldr	r1, [sp, #104]	; 0x68
  40426e:	4a9c      	ldr	r2, [pc, #624]	; (4044e0 <_strtod_r+0xcb0>)
  404270:	2322      	movs	r3, #34	; 0x22
  404272:	2000      	movs	r0, #0
  404274:	9203      	str	r2, [sp, #12]
  404276:	9002      	str	r0, [sp, #8]
  404278:	f8cb 3000 	str.w	r3, [fp]
  40427c:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
  404280:	4658      	mov	r0, fp
  404282:	f005 f86b 	bl	40935c <_Bfree>
  404286:	4658      	mov	r0, fp
  404288:	4651      	mov	r1, sl
  40428a:	f005 f867 	bl	40935c <_Bfree>
  40428e:	4658      	mov	r0, fp
  404290:	4639      	mov	r1, r7
  404292:	f005 f863 	bl	40935c <_Bfree>
  404296:	4658      	mov	r0, fp
  404298:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40429a:	f005 f85f 	bl	40935c <_Bfree>
  40429e:	4658      	mov	r0, fp
  4042a0:	9906      	ldr	r1, [sp, #24]
  4042a2:	f005 f85b 	bl	40935c <_Bfree>
  4042a6:	f7ff bb19 	b.w	4038dc <_strtod_r+0xac>
  4042aa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  4042ae:	f006 f9b1 	bl	40a614 <__aeabi_d2iz>
  4042b2:	f7fe faf3 	bl	40289c <__aeabi_i2d>
  4042b6:	4602      	mov	r2, r0
  4042b8:	460b      	mov	r3, r1
  4042ba:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  4042be:	f7fe f99f 	bl	402600 <__aeabi_dsub>
  4042c2:	4680      	mov	r8, r0
  4042c4:	4689      	mov	r9, r1
  4042c6:	f1ba 0f00 	cmp.w	sl, #0
  4042ca:	d111      	bne.n	4042f0 <_strtod_r+0xac0>
  4042cc:	9a02      	ldr	r2, [sp, #8]
  4042ce:	b97a      	cbnz	r2, 4042f0 <_strtod_r+0xac0>
  4042d0:	f3c4 0413 	ubfx	r4, r4, #0, #20
  4042d4:	b964      	cbnz	r4, 4042f0 <_strtod_r+0xac0>
  4042d6:	a37a      	add	r3, pc, #488	; (adr r3, 4044c0 <_strtod_r+0xc90>)
  4042d8:	e9d3 2300 	ldrd	r2, r3, [r3]
  4042dc:	f7fe fdb6 	bl	402e4c <__aeabi_dcmplt>
  4042e0:	2800      	cmp	r0, #0
  4042e2:	f43f adf4 	beq.w	403ece <_strtod_r+0x69e>
  4042e6:	46b2      	mov	sl, r6
  4042e8:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
  4042ec:	991a      	ldr	r1, [sp, #104]	; 0x68
  4042ee:	e7c7      	b.n	404280 <_strtod_r+0xa50>
  4042f0:	4640      	mov	r0, r8
  4042f2:	4649      	mov	r1, r9
  4042f4:	a374      	add	r3, pc, #464	; (adr r3, 4044c8 <_strtod_r+0xc98>)
  4042f6:	e9d3 2300 	ldrd	r2, r3, [r3]
  4042fa:	f7fe fda7 	bl	402e4c <__aeabi_dcmplt>
  4042fe:	2800      	cmp	r0, #0
  404300:	d1f1      	bne.n	4042e6 <_strtod_r+0xab6>
  404302:	4640      	mov	r0, r8
  404304:	4649      	mov	r1, r9
  404306:	a372      	add	r3, pc, #456	; (adr r3, 4044d0 <_strtod_r+0xca0>)
  404308:	e9d3 2300 	ldrd	r2, r3, [r3]
  40430c:	f7fe fdbc 	bl	402e88 <__aeabi_dcmpgt>
  404310:	2800      	cmp	r0, #0
  404312:	f43f addc 	beq.w	403ece <_strtod_r+0x69e>
  404316:	e7e6      	b.n	4042e6 <_strtod_r+0xab6>
  404318:	4650      	mov	r0, sl
  40431a:	2808      	cmp	r0, #8
  40431c:	f100 0a01 	add.w	sl, r0, #1
  404320:	f300 8107 	bgt.w	404532 <_strtod_r+0xd02>
  404324:	eb09 0989 	add.w	r9, r9, r9, lsl #2
  404328:	eb02 0949 	add.w	r9, r2, r9, lsl #1
  40432c:	2000      	movs	r0, #0
  40432e:	1c62      	adds	r2, r4, #1
  404330:	9219      	str	r2, [sp, #100]	; 0x64
  404332:	7864      	ldrb	r4, [r4, #1]
  404334:	e643      	b.n	403fbe <_strtod_r+0x78e>
  404336:	f43f aca5 	beq.w	403c84 <_strtod_r+0x454>
  40433a:	f1c8 0400 	rsb	r4, r8, #0
  40433e:	f014 030f 	ands.w	r3, r4, #15
  404342:	d00a      	beq.n	40435a <_strtod_r+0xb2a>
  404344:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  404348:	4a66      	ldr	r2, [pc, #408]	; (4044e4 <_strtod_r+0xcb4>)
  40434a:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  40434e:	e9d3 2300 	ldrd	r2, r3, [r3]
  404352:	f7fe fc33 	bl	402bbc <__aeabi_ddiv>
  404356:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40435a:	1124      	asrs	r4, r4, #4
  40435c:	f43f ac92 	beq.w	403c84 <_strtod_r+0x454>
  404360:	2c1f      	cmp	r4, #31
  404362:	dc34      	bgt.n	4043ce <_strtod_r+0xb9e>
  404364:	f014 0f10 	tst.w	r4, #16
  404368:	bf14      	ite	ne
  40436a:	236a      	movne	r3, #106	; 0x6a
  40436c:	2300      	moveq	r3, #0
  40436e:	2c00      	cmp	r4, #0
  404370:	930a      	str	r3, [sp, #40]	; 0x28
  404372:	dd0e      	ble.n	404392 <_strtod_r+0xb62>
  404374:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  404378:	4d5b      	ldr	r5, [pc, #364]	; (4044e8 <_strtod_r+0xcb8>)
  40437a:	07e3      	lsls	r3, r4, #31
  40437c:	d503      	bpl.n	404386 <_strtod_r+0xb56>
  40437e:	e9d5 2300 	ldrd	r2, r3, [r5]
  404382:	f7fe faf1 	bl	402968 <__aeabi_dmul>
  404386:	1064      	asrs	r4, r4, #1
  404388:	f105 0508 	add.w	r5, r5, #8
  40438c:	d1f5      	bne.n	40437a <_strtod_r+0xb4a>
  40438e:	e9cd 0102 	strd	r0, r1, [sp, #8]
  404392:	980a      	ldr	r0, [sp, #40]	; 0x28
  404394:	b190      	cbz	r0, 4043bc <_strtod_r+0xb8c>
  404396:	9903      	ldr	r1, [sp, #12]
  404398:	f3c1 530a 	ubfx	r3, r1, #20, #11
  40439c:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
  4043a0:	2b00      	cmp	r3, #0
  4043a2:	460a      	mov	r2, r1
  4043a4:	dd0a      	ble.n	4043bc <_strtod_r+0xb8c>
  4043a6:	2b1f      	cmp	r3, #31
  4043a8:	f340 81bc 	ble.w	404724 <_strtod_r+0xef4>
  4043ac:	2000      	movs	r0, #0
  4043ae:	2b34      	cmp	r3, #52	; 0x34
  4043b0:	9002      	str	r0, [sp, #8]
  4043b2:	f340 81bf 	ble.w	404734 <_strtod_r+0xf04>
  4043b6:	f04f 715c 	mov.w	r1, #57671680	; 0x3700000
  4043ba:	9103      	str	r1, [sp, #12]
  4043bc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4043c0:	2200      	movs	r2, #0
  4043c2:	2300      	movs	r3, #0
  4043c4:	f7fe fd38 	bl	402e38 <__aeabi_dcmpeq>
  4043c8:	2800      	cmp	r0, #0
  4043ca:	f43f ac5d 	beq.w	403c88 <_strtod_r+0x458>
  4043ce:	2322      	movs	r3, #34	; 0x22
  4043d0:	f8cb 3000 	str.w	r3, [fp]
  4043d4:	f04f 0800 	mov.w	r8, #0
  4043d8:	f04f 0900 	mov.w	r9, #0
  4043dc:	f7ff ba7e 	b.w	4038dc <_strtod_r+0xac>
  4043e0:	f644 611f 	movw	r1, #19999	; 0x4e1f
  4043e4:	e40d      	b.n	403c02 <_strtod_r+0x3d2>
  4043e6:	9903      	ldr	r1, [sp, #12]
  4043e8:	f101 7454 	add.w	r4, r1, #55574528	; 0x3500000
  4043ec:	9403      	str	r4, [sp, #12]
  4043ee:	e567      	b.n	403ec0 <_strtod_r+0x690>
  4043f0:	9908      	ldr	r1, [sp, #32]
  4043f2:	f1ca 0325 	rsb	r3, sl, #37	; 0x25
  4043f6:	4299      	cmp	r1, r3
  4043f8:	f73f ac2a 	bgt.w	403c50 <_strtod_r+0x420>
  4043fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  404400:	4c38      	ldr	r4, [pc, #224]	; (4044e4 <_strtod_r+0xcb4>)
  404402:	f1ca 050f 	rsb	r5, sl, #15
  404406:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
  40440a:	e9d1 0100 	ldrd	r0, r1, [r1]
  40440e:	f7fe faab 	bl	402968 <__aeabi_dmul>
  404412:	9a08      	ldr	r2, [sp, #32]
  404414:	1b55      	subs	r5, r2, r5
  404416:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
  40441a:	e9d4 2300 	ldrd	r2, r3, [r4]
  40441e:	f7fe faa3 	bl	402968 <__aeabi_dmul>
  404422:	4680      	mov	r8, r0
  404424:	4689      	mov	r9, r1
  404426:	f7ff ba59 	b.w	4038dc <_strtod_r+0xac>
  40442a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  40442e:	e9cd 0114 	strd	r0, r1, [sp, #80]	; 0x50
  404432:	e660      	b.n	4040f6 <_strtod_r+0x8c6>
  404434:	492d      	ldr	r1, [pc, #180]	; (4044ec <_strtod_r+0xcbc>)
  404436:	2000      	movs	r0, #0
  404438:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  40443c:	e651      	b.n	4040e2 <_strtod_r+0x8b2>
  40443e:	464a      	mov	r2, r9
  404440:	2a00      	cmp	r2, #0
  404442:	f47f ae33 	bne.w	4040ac <_strtod_r+0x87c>
  404446:	46b2      	mov	sl, r6
  404448:	2322      	movs	r3, #34	; 0x22
  40444a:	f8cb 3000 	str.w	r3, [fp]
  40444e:	991a      	ldr	r1, [sp, #104]	; 0x68
  404450:	f04f 0800 	mov.w	r8, #0
  404454:	f04f 0900 	mov.w	r9, #0
  404458:	e712      	b.n	404280 <_strtod_r+0xa50>
  40445a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  40445c:	b13a      	cbz	r2, 40446e <_strtod_r+0xc3e>
  40445e:	a81c      	add	r0, sp, #112	; 0x70
  404460:	2135      	movs	r1, #53	; 0x35
  404462:	f005 fb4f 	bl	409b04 <__copybits>
  404466:	4658      	mov	r0, fp
  404468:	991a      	ldr	r1, [sp, #104]	; 0x68
  40446a:	f004 ff77 	bl	40935c <_Bfree>
  40446e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
  404470:	2d06      	cmp	r5, #6
  404472:	f63f ab6c 	bhi.w	403b4e <_strtod_r+0x31e>
  404476:	a001      	add	r0, pc, #4	; (adr r0, 40447c <_strtod_r+0xc4c>)
  404478:	f850 f025 	ldr.w	pc, [r0, r5, lsl #2]
  40447c:	004044b1 	.word	0x004044b1
  404480:	004044f1 	.word	0x004044f1
  404484:	004044a5 	.word	0x004044a5
  404488:	00404499 	.word	0x00404499
  40448c:	00403b43 	.word	0x00403b43
  404490:	004044f1 	.word	0x004044f1
  404494:	004044b1 	.word	0x004044b1
  404498:	4911      	ldr	r1, [pc, #68]	; (4044e0 <_strtod_r+0xcb0>)
  40449a:	2200      	movs	r2, #0
  40449c:	9103      	str	r1, [sp, #12]
  40449e:	9202      	str	r2, [sp, #8]
  4044a0:	f7ff bb55 	b.w	403b4e <_strtod_r+0x31e>
  4044a4:	9a1c      	ldr	r2, [sp, #112]	; 0x70
  4044a6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  4044a8:	9202      	str	r2, [sp, #8]
  4044aa:	9303      	str	r3, [sp, #12]
  4044ac:	f7ff bb4f 	b.w	403b4e <_strtod_r+0x31e>
  4044b0:	2100      	movs	r1, #0
  4044b2:	9103      	str	r1, [sp, #12]
  4044b4:	9102      	str	r1, [sp, #8]
  4044b6:	f7ff bb4a 	b.w	403b4e <_strtod_r+0x31e>
  4044ba:	bf00      	nop
  4044bc:	f3af 8000 	nop.w
  4044c0:	94a03595 	.word	0x94a03595
  4044c4:	3fcfffff 	.word	0x3fcfffff
  4044c8:	94a03595 	.word	0x94a03595
  4044cc:	3fdfffff 	.word	0x3fdfffff
  4044d0:	35afe535 	.word	0x35afe535
  4044d4:	3fe00000 	.word	0x3fe00000
  4044d8:	7c9fffff 	.word	0x7c9fffff
  4044dc:	7fefffff 	.word	0x7fefffff
  4044e0:	7ff00000 	.word	0x7ff00000
  4044e4:	0040aed0 	.word	0x0040aed0
  4044e8:	0040ad08 	.word	0x0040ad08
  4044ec:	3ff00000 	.word	0x3ff00000
  4044f0:	9a1d      	ldr	r2, [sp, #116]	; 0x74
  4044f2:	981c      	ldr	r0, [sp, #112]	; 0x70
  4044f4:	f203 4333 	addw	r3, r3, #1075	; 0x433
  4044f8:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
  4044fc:	ea42 5203 	orr.w	r2, r2, r3, lsl #20
  404500:	9002      	str	r0, [sp, #8]
  404502:	9203      	str	r2, [sp, #12]
  404504:	f7ff bb23 	b.w	403b4e <_strtod_r+0x31e>
  404508:	9b08      	ldr	r3, [sp, #32]
  40450a:	3316      	adds	r3, #22
  40450c:	f6ff aba0 	blt.w	403c50 <_strtod_r+0x420>
  404510:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  404514:	4b8d      	ldr	r3, [pc, #564]	; (40474c <_strtod_r+0xf1c>)
  404516:	9a08      	ldr	r2, [sp, #32]
  404518:	eba3 0ac2 	sub.w	sl, r3, r2, lsl #3
  40451c:	e9da 2300 	ldrd	r2, r3, [sl]
  404520:	f7fe fb4c 	bl	402bbc <__aeabi_ddiv>
  404524:	4680      	mov	r8, r0
  404526:	4689      	mov	r9, r1
  404528:	f7ff b9d8 	b.w	4038dc <_strtod_r+0xac>
  40452c:	46b2      	mov	sl, r6
  40452e:	4601      	mov	r1, r0
  404530:	e69d      	b.n	40426e <_strtod_r+0xa3e>
  404532:	f1ba 0f10 	cmp.w	sl, #16
  404536:	bfdc      	itt	le
  404538:	eb07 0787 	addle.w	r7, r7, r7, lsl #2
  40453c:	eb02 0747 	addle.w	r7, r2, r7, lsl #1
  404540:	2000      	movs	r0, #0
  404542:	e6f4      	b.n	40432e <_strtod_r+0xafe>
  404544:	4655      	mov	r5, sl
  404546:	46c4      	mov	ip, r8
  404548:	46b2      	mov	sl, r6
  40454a:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  40454e:	2d00      	cmp	r5, #0
  404550:	f000 8082 	beq.w	404658 <_strtod_r+0xe28>
  404554:	9a03      	ldr	r2, [sp, #12]
  404556:	4b7e      	ldr	r3, [pc, #504]	; (404750 <_strtod_r+0xf20>)
  404558:	f3c2 0113 	ubfx	r1, r2, #0, #20
  40455c:	4299      	cmp	r1, r3
  40455e:	f000 80a3 	beq.w	4046a8 <_strtod_r+0xe78>
  404562:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404564:	2b00      	cmp	r3, #0
  404566:	f000 8083 	beq.w	404670 <_strtod_r+0xe40>
  40456a:	9803      	ldr	r0, [sp, #12]
  40456c:	4203      	tst	r3, r0
  40456e:	d00f      	beq.n	404590 <_strtod_r+0xd60>
  404570:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  404574:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  404576:	2d00      	cmp	r5, #0
  404578:	f000 8084 	beq.w	404684 <_strtod_r+0xe54>
  40457c:	f7ff f938 	bl	4037f0 <sulp>
  404580:	4602      	mov	r2, r0
  404582:	460b      	mov	r3, r1
  404584:	4640      	mov	r0, r8
  404586:	4649      	mov	r1, r9
  404588:	f7fe f83c 	bl	402604 <__adddf3>
  40458c:	4680      	mov	r8, r0
  40458e:	4689      	mov	r9, r1
  404590:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404592:	b1b3      	cbz	r3, 4045c2 <_strtod_r+0xd92>
  404594:	486f      	ldr	r0, [pc, #444]	; (404754 <_strtod_r+0xf24>)
  404596:	2200      	movs	r2, #0
  404598:	9013      	str	r0, [sp, #76]	; 0x4c
  40459a:	9212      	str	r2, [sp, #72]	; 0x48
  40459c:	4640      	mov	r0, r8
  40459e:	4649      	mov	r1, r9
  4045a0:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
  4045a4:	f7fe f9e0 	bl	402968 <__aeabi_dmul>
  4045a8:	4680      	mov	r8, r0
  4045aa:	4689      	mov	r9, r1
  4045ac:	e9cd 8902 	strd	r8, r9, [sp, #8]
  4045b0:	9b03      	ldr	r3, [sp, #12]
  4045b2:	b933      	cbnz	r3, 4045c2 <_strtod_r+0xd92>
  4045b4:	9802      	ldr	r0, [sp, #8]
  4045b6:	b920      	cbnz	r0, 4045c2 <_strtod_r+0xd92>
  4045b8:	2322      	movs	r3, #34	; 0x22
  4045ba:	991a      	ldr	r1, [sp, #104]	; 0x68
  4045bc:	f8cb 3000 	str.w	r3, [fp]
  4045c0:	e65e      	b.n	404280 <_strtod_r+0xa50>
  4045c2:	991a      	ldr	r1, [sp, #104]	; 0x68
  4045c4:	e65c      	b.n	404280 <_strtod_r+0xa50>
  4045c6:	4655      	mov	r5, sl
  4045c8:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  4045cc:	46b2      	mov	sl, r6
  4045ce:	2d00      	cmp	r5, #0
  4045d0:	d1de      	bne.n	404590 <_strtod_r+0xd60>
  4045d2:	9a02      	ldr	r2, [sp, #8]
  4045d4:	2a00      	cmp	r2, #0
  4045d6:	d1db      	bne.n	404590 <_strtod_r+0xd60>
  4045d8:	9803      	ldr	r0, [sp, #12]
  4045da:	f3c0 0313 	ubfx	r3, r0, #0, #20
  4045de:	4604      	mov	r4, r0
  4045e0:	2b00      	cmp	r3, #0
  4045e2:	d1d5      	bne.n	404590 <_strtod_r+0xd60>
  4045e4:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
  4045e8:	0d1b      	lsrs	r3, r3, #20
  4045ea:	051b      	lsls	r3, r3, #20
  4045ec:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
  4045f0:	d9ce      	bls.n	404590 <_strtod_r+0xd60>
  4045f2:	9906      	ldr	r1, [sp, #24]
  4045f4:	694b      	ldr	r3, [r1, #20]
  4045f6:	b913      	cbnz	r3, 4045fe <_strtod_r+0xdce>
  4045f8:	690b      	ldr	r3, [r1, #16]
  4045fa:	2b01      	cmp	r3, #1
  4045fc:	ddc8      	ble.n	404590 <_strtod_r+0xd60>
  4045fe:	9906      	ldr	r1, [sp, #24]
  404600:	2201      	movs	r2, #1
  404602:	4658      	mov	r0, fp
  404604:	f005 f88e 	bl	409724 <__lshift>
  404608:	4639      	mov	r1, r7
  40460a:	9006      	str	r0, [sp, #24]
  40460c:	f005 f8e8 	bl	4097e0 <__mcmp>
  404610:	2800      	cmp	r0, #0
  404612:	ddbd      	ble.n	404590 <_strtod_r+0xd60>
  404614:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404616:	2b00      	cmp	r3, #0
  404618:	d17a      	bne.n	404710 <_strtod_r+0xee0>
  40461a:	4b4f      	ldr	r3, [pc, #316]	; (404758 <_strtod_r+0xf28>)
  40461c:	4023      	ands	r3, r4
  40461e:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
  404622:	ea6f 5313 	mvn.w	r3, r3, lsr #20
  404626:	ea6f 5003 	mvn.w	r0, r3, lsl #20
  40462a:	f04f 31ff 	mov.w	r1, #4294967295
  40462e:	9003      	str	r0, [sp, #12]
  404630:	9102      	str	r1, [sp, #8]
  404632:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
  404636:	e7ab      	b.n	404590 <_strtod_r+0xd60>
  404638:	f101 7154 	add.w	r1, r1, #55574528	; 0x3500000
  40463c:	2200      	movs	r2, #0
  40463e:	9103      	str	r1, [sp, #12]
  404640:	920a      	str	r2, [sp, #40]	; 0x28
  404642:	f7ff bb21 	b.w	403c88 <_strtod_r+0x458>
  404646:	4b45      	ldr	r3, [pc, #276]	; (40475c <_strtod_r+0xf2c>)
  404648:	4945      	ldr	r1, [pc, #276]	; (404760 <_strtod_r+0xf30>)
  40464a:	2200      	movs	r2, #0
  40464c:	2000      	movs	r0, #0
  40464e:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
  404652:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  404656:	e4ac      	b.n	403fb2 <_strtod_r+0x782>
  404658:	9903      	ldr	r1, [sp, #12]
  40465a:	f3c1 0313 	ubfx	r3, r1, #0, #20
  40465e:	460c      	mov	r4, r1
  404660:	2b00      	cmp	r3, #0
  404662:	f47f af7e 	bne.w	404562 <_strtod_r+0xd32>
  404666:	9a02      	ldr	r2, [sp, #8]
  404668:	2a00      	cmp	r2, #0
  40466a:	f47f af7a 	bne.w	404562 <_strtod_r+0xd32>
  40466e:	e7d1      	b.n	404614 <_strtod_r+0xde4>
  404670:	9902      	ldr	r1, [sp, #8]
  404672:	ea1c 0f01 	tst.w	ip, r1
  404676:	d08b      	beq.n	404590 <_strtod_r+0xd60>
  404678:	e77a      	b.n	404570 <_strtod_r+0xd40>
  40467a:	3101      	adds	r1, #1
  40467c:	9119      	str	r1, [sp, #100]	; 0x64
  40467e:	e57e      	b.n	40417e <_strtod_r+0x94e>
  404680:	2700      	movs	r7, #0
  404682:	e4e8      	b.n	404056 <_strtod_r+0x826>
  404684:	f7ff f8b4 	bl	4037f0 <sulp>
  404688:	4602      	mov	r2, r0
  40468a:	460b      	mov	r3, r1
  40468c:	4640      	mov	r0, r8
  40468e:	4649      	mov	r1, r9
  404690:	f7fd ffb6 	bl	402600 <__aeabi_dsub>
  404694:	2200      	movs	r2, #0
  404696:	2300      	movs	r3, #0
  404698:	4680      	mov	r8, r0
  40469a:	4689      	mov	r9, r1
  40469c:	f7fe fbcc 	bl	402e38 <__aeabi_dcmpeq>
  4046a0:	2800      	cmp	r0, #0
  4046a2:	f47f aed1 	bne.w	404448 <_strtod_r+0xc18>
  4046a6:	e773      	b.n	404590 <_strtod_r+0xd60>
  4046a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4046aa:	9902      	ldr	r1, [sp, #8]
  4046ac:	b1db      	cbz	r3, 4046e6 <_strtod_r+0xeb6>
  4046ae:	4b2a      	ldr	r3, [pc, #168]	; (404758 <_strtod_r+0xf28>)
  4046b0:	4013      	ands	r3, r2
  4046b2:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
  4046b6:	d816      	bhi.n	4046e6 <_strtod_r+0xeb6>
  4046b8:	0d1b      	lsrs	r3, r3, #20
  4046ba:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
  4046be:	f04f 30ff 	mov.w	r0, #4294967295
  4046c2:	fa00 f303 	lsl.w	r3, r0, r3
  4046c6:	4299      	cmp	r1, r3
  4046c8:	f47f af4b 	bne.w	404562 <_strtod_r+0xd32>
  4046cc:	4b25      	ldr	r3, [pc, #148]	; (404764 <_strtod_r+0xf34>)
  4046ce:	429a      	cmp	r2, r3
  4046d0:	d038      	beq.n	404744 <_strtod_r+0xf14>
  4046d2:	4b21      	ldr	r3, [pc, #132]	; (404758 <_strtod_r+0xf28>)
  4046d4:	2000      	movs	r0, #0
  4046d6:	4013      	ands	r3, r2
  4046d8:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
  4046dc:	9303      	str	r3, [sp, #12]
  4046de:	9002      	str	r0, [sp, #8]
  4046e0:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
  4046e4:	e754      	b.n	404590 <_strtod_r+0xd60>
  4046e6:	f04f 33ff 	mov.w	r3, #4294967295
  4046ea:	e7ec      	b.n	4046c6 <_strtod_r+0xe96>
  4046ec:	a819      	add	r0, sp, #100	; 0x64
  4046ee:	491e      	ldr	r1, [pc, #120]	; (404768 <_strtod_r+0xf38>)
  4046f0:	aa1c      	add	r2, sp, #112	; 0x70
  4046f2:	f004 f8f7 	bl	4088e4 <__hexnan>
  4046f6:	2805      	cmp	r0, #5
  4046f8:	f47f ad17 	bne.w	40412a <_strtod_r+0x8fa>
  4046fc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  4046fe:	991c      	ldr	r1, [sp, #112]	; 0x70
  404700:	f043 43ff 	orr.w	r3, r3, #2139095040	; 0x7f800000
  404704:	f443 00e0 	orr.w	r0, r3, #7340032	; 0x700000
  404708:	9003      	str	r0, [sp, #12]
  40470a:	9102      	str	r1, [sp, #8]
  40470c:	f7ff ba25 	b.w	403b5a <_strtod_r+0x32a>
  404710:	4b11      	ldr	r3, [pc, #68]	; (404758 <_strtod_r+0xf28>)
  404712:	4023      	ands	r3, r4
  404714:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
  404718:	d881      	bhi.n	40461e <_strtod_r+0xdee>
  40471a:	f1b3 7f5c 	cmp.w	r3, #57671680	; 0x3700000
  40471e:	f63f af39 	bhi.w	404594 <_strtod_r+0xd64>
  404722:	e691      	b.n	404448 <_strtod_r+0xc18>
  404724:	f04f 32ff 	mov.w	r2, #4294967295
  404728:	fa02 f303 	lsl.w	r3, r2, r3
  40472c:	9a02      	ldr	r2, [sp, #8]
  40472e:	4013      	ands	r3, r2
  404730:	9302      	str	r3, [sp, #8]
  404732:	e643      	b.n	4043bc <_strtod_r+0xb8c>
  404734:	3b20      	subs	r3, #32
  404736:	f04f 31ff 	mov.w	r1, #4294967295
  40473a:	fa01 f303 	lsl.w	r3, r1, r3
  40473e:	4013      	ands	r3, r2
  404740:	9303      	str	r3, [sp, #12]
  404742:	e63b      	b.n	4043bc <_strtod_r+0xb8c>
  404744:	3101      	adds	r1, #1
  404746:	d1c4      	bne.n	4046d2 <_strtod_r+0xea2>
  404748:	e590      	b.n	40426c <_strtod_r+0xa3c>
  40474a:	bf00      	nop
  40474c:	0040aed0 	.word	0x0040aed0
  404750:	000fffff 	.word	0x000fffff
  404754:	39500000 	.word	0x39500000
  404758:	7ff00000 	.word	0x7ff00000
  40475c:	bfe00000 	.word	0xbfe00000
  404760:	3fe00000 	.word	0x3fe00000
  404764:	7fefffff 	.word	0x7fefffff
  404768:	0040acf0 	.word	0x0040acf0
  40476c:	f3af 8000 	nop.w

00404770 <strtof>:
  404770:	b538      	push	{r3, r4, r5, lr}
  404772:	4b0a      	ldr	r3, [pc, #40]	; (40479c <strtof+0x2c>)
  404774:	460a      	mov	r2, r1
  404776:	4601      	mov	r1, r0
  404778:	6818      	ldr	r0, [r3, #0]
  40477a:	f7ff f859 	bl	403830 <_strtod_r>
  40477e:	4604      	mov	r4, r0
  404780:	460d      	mov	r5, r1
  404782:	f005 fbf3 	bl	409f6c <__fpclassifyd>
  404786:	b120      	cbz	r0, 404792 <strtof+0x22>
  404788:	4620      	mov	r0, r4
  40478a:	4629      	mov	r1, r5
  40478c:	f7fe fba6 	bl	402edc <__aeabi_d2f>
  404790:	bd38      	pop	{r3, r4, r5, pc}
  404792:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  404796:	f005 bc23 	b.w	409fe0 <nanf>
  40479a:	bf00      	nop
  40479c:	20000530 	.word	0x20000530

004047a0 <_svfprintf_r>:
  4047a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4047a4:	b0c9      	sub	sp, #292	; 0x124
  4047a6:	9310      	str	r3, [sp, #64]	; 0x40
  4047a8:	910c      	str	r1, [sp, #48]	; 0x30
  4047aa:	4691      	mov	r9, r2
  4047ac:	900d      	str	r0, [sp, #52]	; 0x34
  4047ae:	f004 f96d 	bl	408a8c <_localeconv_r>
  4047b2:	6800      	ldr	r0, [r0, #0]
  4047b4:	9015      	str	r0, [sp, #84]	; 0x54
  4047b6:	f005 fc59 	bl	40a06c <strlen>
  4047ba:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4047bc:	9018      	str	r0, [sp, #96]	; 0x60
  4047be:	89a3      	ldrh	r3, [r4, #12]
  4047c0:	061e      	lsls	r6, r3, #24
  4047c2:	d503      	bpl.n	4047cc <_svfprintf_r+0x2c>
  4047c4:	6923      	ldr	r3, [r4, #16]
  4047c6:	2b00      	cmp	r3, #0
  4047c8:	f001 8081 	beq.w	4058ce <_svfprintf_r+0x112e>
  4047cc:	ac38      	add	r4, sp, #224	; 0xe0
  4047ce:	46a4      	mov	ip, r4
  4047d0:	9408      	str	r4, [sp, #32]
  4047d2:	942b      	str	r4, [sp, #172]	; 0xac
  4047d4:	2500      	movs	r5, #0
  4047d6:	2400      	movs	r4, #0
  4047d8:	e9cd 4516 	strd	r4, r5, [sp, #88]	; 0x58
  4047dc:	2300      	movs	r3, #0
  4047de:	9311      	str	r3, [sp, #68]	; 0x44
  4047e0:	932d      	str	r3, [sp, #180]	; 0xb4
  4047e2:	932c      	str	r3, [sp, #176]	; 0xb0
  4047e4:	931a      	str	r3, [sp, #104]	; 0x68
  4047e6:	9319      	str	r3, [sp, #100]	; 0x64
  4047e8:	930e      	str	r3, [sp, #56]	; 0x38
  4047ea:	4666      	mov	r6, ip
  4047ec:	f899 3000 	ldrb.w	r3, [r9]
  4047f0:	2b00      	cmp	r3, #0
  4047f2:	f000 80f8 	beq.w	4049e6 <_svfprintf_r+0x246>
  4047f6:	2b25      	cmp	r3, #37	; 0x25
  4047f8:	f000 80f5 	beq.w	4049e6 <_svfprintf_r+0x246>
  4047fc:	f109 0201 	add.w	r2, r9, #1
  404800:	e001      	b.n	404806 <_svfprintf_r+0x66>
  404802:	2b25      	cmp	r3, #37	; 0x25
  404804:	d004      	beq.n	404810 <_svfprintf_r+0x70>
  404806:	7813      	ldrb	r3, [r2, #0]
  404808:	4614      	mov	r4, r2
  40480a:	3201      	adds	r2, #1
  40480c:	2b00      	cmp	r3, #0
  40480e:	d1f8      	bne.n	404802 <_svfprintf_r+0x62>
  404810:	ebc9 0504 	rsb	r5, r9, r4
  404814:	b17d      	cbz	r5, 404836 <_svfprintf_r+0x96>
  404816:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  404818:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  40481a:	3301      	adds	r3, #1
  40481c:	442a      	add	r2, r5
  40481e:	2b07      	cmp	r3, #7
  404820:	f8c6 9000 	str.w	r9, [r6]
  404824:	6075      	str	r5, [r6, #4]
  404826:	922d      	str	r2, [sp, #180]	; 0xb4
  404828:	932c      	str	r3, [sp, #176]	; 0xb0
  40482a:	f300 80c2 	bgt.w	4049b2 <_svfprintf_r+0x212>
  40482e:	3608      	adds	r6, #8
  404830:	980e      	ldr	r0, [sp, #56]	; 0x38
  404832:	4428      	add	r0, r5
  404834:	900e      	str	r0, [sp, #56]	; 0x38
  404836:	7823      	ldrb	r3, [r4, #0]
  404838:	2b00      	cmp	r3, #0
  40483a:	f000 80c2 	beq.w	4049c2 <_svfprintf_r+0x222>
  40483e:	2300      	movs	r3, #0
  404840:	f894 8001 	ldrb.w	r8, [r4, #1]
  404844:	461a      	mov	r2, r3
  404846:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
  40484a:	930f      	str	r3, [sp, #60]	; 0x3c
  40484c:	9309      	str	r3, [sp, #36]	; 0x24
  40484e:	f104 0901 	add.w	r9, r4, #1
  404852:	f04f 34ff 	mov.w	r4, #4294967295
  404856:	940a      	str	r4, [sp, #40]	; 0x28
  404858:	f109 0901 	add.w	r9, r9, #1
  40485c:	f1a8 0320 	sub.w	r3, r8, #32
  404860:	2b58      	cmp	r3, #88	; 0x58
  404862:	f200 83c5 	bhi.w	404ff0 <_svfprintf_r+0x850>
  404866:	e8df f013 	tbh	[pc, r3, lsl #1]
  40486a:	026a      	.short	0x026a
  40486c:	03c303c3 	.word	0x03c303c3
  404870:	03c30271 	.word	0x03c30271
  404874:	03c303c3 	.word	0x03c303c3
  404878:	03c303c3 	.word	0x03c303c3
  40487c:	031403c3 	.word	0x031403c3
  404880:	03c30366 	.word	0x03c30366
  404884:	00c0009d 	.word	0x00c0009d
  404888:	027803c3 	.word	0x027803c3
  40488c:	027f027f 	.word	0x027f027f
  404890:	027f027f 	.word	0x027f027f
  404894:	027f027f 	.word	0x027f027f
  404898:	027f027f 	.word	0x027f027f
  40489c:	03c3027f 	.word	0x03c3027f
  4048a0:	03c303c3 	.word	0x03c303c3
  4048a4:	03c303c3 	.word	0x03c303c3
  4048a8:	03c303c3 	.word	0x03c303c3
  4048ac:	03c303c3 	.word	0x03c303c3
  4048b0:	029003c3 	.word	0x029003c3
  4048b4:	03c30371 	.word	0x03c30371
  4048b8:	03c30371 	.word	0x03c30371
  4048bc:	03c303c3 	.word	0x03c303c3
  4048c0:	036a03c3 	.word	0x036a03c3
  4048c4:	03c303c3 	.word	0x03c303c3
  4048c8:	03c30078 	.word	0x03c30078
  4048cc:	03c303c3 	.word	0x03c303c3
  4048d0:	03c303c3 	.word	0x03c303c3
  4048d4:	03c30059 	.word	0x03c30059
  4048d8:	02af03c3 	.word	0x02af03c3
  4048dc:	03c303c3 	.word	0x03c303c3
  4048e0:	03c303c3 	.word	0x03c303c3
  4048e4:	03c303c3 	.word	0x03c303c3
  4048e8:	03c303c3 	.word	0x03c303c3
  4048ec:	03c303c3 	.word	0x03c303c3
  4048f0:	03480337 	.word	0x03480337
  4048f4:	03710371 	.word	0x03710371
  4048f8:	02ff0371 	.word	0x02ff0371
  4048fc:	03c30348 	.word	0x03c30348
  404900:	030803c3 	.word	0x030803c3
  404904:	02c503c3 	.word	0x02c503c3
  404908:	0320007c 	.word	0x0320007c
  40490c:	03c303a3 	.word	0x03c303a3
  404910:	03c302d9 	.word	0x03c302d9
  404914:	03c3005f 	.word	0x03c3005f
  404918:	00de03c3 	.word	0x00de03c3
  40491c:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  404920:	f04c 0c10 	orr.w	ip, ip, #16
  404924:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  404928:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40492a:	06a2      	lsls	r2, r4, #26
  40492c:	f100 8354 	bmi.w	404fd8 <_svfprintf_r+0x838>
  404930:	9c09      	ldr	r4, [sp, #36]	; 0x24
  404932:	06e3      	lsls	r3, r4, #27
  404934:	f100 85bd 	bmi.w	4054b2 <_svfprintf_r+0xd12>
  404938:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40493c:	f01c 0f40 	tst.w	ip, #64	; 0x40
  404940:	f000 85b7 	beq.w	4054b2 <_svfprintf_r+0xd12>
  404944:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  404948:	2500      	movs	r5, #0
  40494a:	f8bc 4000 	ldrh.w	r4, [ip]
  40494e:	f10c 0c04 	add.w	ip, ip, #4
  404952:	2301      	movs	r3, #1
  404954:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  404958:	e08c      	b.n	404a74 <_svfprintf_r+0x2d4>
  40495a:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40495c:	f045 0510 	orr.w	r5, r5, #16
  404960:	9509      	str	r5, [sp, #36]	; 0x24
  404962:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  404966:	f01c 0320 	ands.w	r3, ip, #32
  40496a:	f040 832a 	bne.w	404fc2 <_svfprintf_r+0x822>
  40496e:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  404972:	f01c 0210 	ands.w	r2, ip, #16
  404976:	f040 85a4 	bne.w	4054c2 <_svfprintf_r+0xd22>
  40497a:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40497e:	f01c 0340 	ands.w	r3, ip, #64	; 0x40
  404982:	f000 859e 	beq.w	4054c2 <_svfprintf_r+0xd22>
  404986:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  40498a:	4613      	mov	r3, r2
  40498c:	f8bc 4000 	ldrh.w	r4, [ip]
  404990:	f10c 0c04 	add.w	ip, ip, #4
  404994:	2500      	movs	r5, #0
  404996:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  40499a:	e06b      	b.n	404a74 <_svfprintf_r+0x2d4>
  40499c:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  40499e:	9310      	str	r3, [sp, #64]	; 0x40
  4049a0:	4264      	negs	r4, r4
  4049a2:	940f      	str	r4, [sp, #60]	; 0x3c
  4049a4:	9d09      	ldr	r5, [sp, #36]	; 0x24
  4049a6:	f045 0504 	orr.w	r5, r5, #4
  4049aa:	9509      	str	r5, [sp, #36]	; 0x24
  4049ac:	f899 8000 	ldrb.w	r8, [r9]
  4049b0:	e752      	b.n	404858 <_svfprintf_r+0xb8>
  4049b2:	980d      	ldr	r0, [sp, #52]	; 0x34
  4049b4:	990c      	ldr	r1, [sp, #48]	; 0x30
  4049b6:	aa2b      	add	r2, sp, #172	; 0xac
  4049b8:	f005 fbe2 	bl	40a180 <__ssprint_r>
  4049bc:	b940      	cbnz	r0, 4049d0 <_svfprintf_r+0x230>
  4049be:	ae38      	add	r6, sp, #224	; 0xe0
  4049c0:	e736      	b.n	404830 <_svfprintf_r+0x90>
  4049c2:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
  4049c4:	b123      	cbz	r3, 4049d0 <_svfprintf_r+0x230>
  4049c6:	980d      	ldr	r0, [sp, #52]	; 0x34
  4049c8:	990c      	ldr	r1, [sp, #48]	; 0x30
  4049ca:	aa2b      	add	r2, sp, #172	; 0xac
  4049cc:	f005 fbd8 	bl	40a180 <__ssprint_r>
  4049d0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4049d2:	980e      	ldr	r0, [sp, #56]	; 0x38
  4049d4:	89a3      	ldrh	r3, [r4, #12]
  4049d6:	f013 0f40 	tst.w	r3, #64	; 0x40
  4049da:	bf18      	it	ne
  4049dc:	f04f 30ff 	movne.w	r0, #4294967295
  4049e0:	b049      	add	sp, #292	; 0x124
  4049e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4049e6:	464c      	mov	r4, r9
  4049e8:	e725      	b.n	404836 <_svfprintf_r+0x96>
  4049ea:	f899 8000 	ldrb.w	r8, [r9]
  4049ee:	f109 0001 	add.w	r0, r9, #1
  4049f2:	f1b8 0f2a 	cmp.w	r8, #42	; 0x2a
  4049f6:	f001 810c 	beq.w	405c12 <_svfprintf_r+0x1472>
  4049fa:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
  4049fe:	2b09      	cmp	r3, #9
  404a00:	bf98      	it	ls
  404a02:	2100      	movls	r1, #0
  404a04:	f201 806b 	bhi.w	405ade <_svfprintf_r+0x133e>
  404a08:	f810 8b01 	ldrb.w	r8, [r0], #1
  404a0c:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  404a10:	eb03 0141 	add.w	r1, r3, r1, lsl #1
  404a14:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
  404a18:	2b09      	cmp	r3, #9
  404a1a:	d9f5      	bls.n	404a08 <_svfprintf_r+0x268>
  404a1c:	ea41 71e1 	orr.w	r1, r1, r1, asr #31
  404a20:	910a      	str	r1, [sp, #40]	; 0x28
  404a22:	4681      	mov	r9, r0
  404a24:	e71a      	b.n	40485c <_svfprintf_r+0xbc>
  404a26:	9d09      	ldr	r5, [sp, #36]	; 0x24
  404a28:	4ca1      	ldr	r4, [pc, #644]	; (404cb0 <_svfprintf_r+0x510>)
  404a2a:	06af      	lsls	r7, r5, #26
  404a2c:	941a      	str	r4, [sp, #104]	; 0x68
  404a2e:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  404a32:	f140 81d1 	bpl.w	404dd8 <_svfprintf_r+0x638>
  404a36:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  404a3a:	f10c 0307 	add.w	r3, ip, #7
  404a3e:	f023 0307 	bic.w	r3, r3, #7
  404a42:	f103 0408 	add.w	r4, r3, #8
  404a46:	9410      	str	r4, [sp, #64]	; 0x40
  404a48:	e9d3 4500 	ldrd	r4, r5, [r3]
  404a4c:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  404a50:	f01c 0f01 	tst.w	ip, #1
  404a54:	f000 8462 	beq.w	40531c <_svfprintf_r+0xb7c>
  404a58:	ea54 0005 	orrs.w	r0, r4, r5
  404a5c:	f000 845e 	beq.w	40531c <_svfprintf_r+0xb7c>
  404a60:	2330      	movs	r3, #48	; 0x30
  404a62:	f04c 0c02 	orr.w	ip, ip, #2
  404a66:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
  404a6a:	f88d 8091 	strb.w	r8, [sp, #145]	; 0x91
  404a6e:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  404a72:	2302      	movs	r3, #2
  404a74:	f04f 0a00 	mov.w	sl, #0
  404a78:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  404a7c:	990a      	ldr	r1, [sp, #40]	; 0x28
  404a7e:	2900      	cmp	r1, #0
  404a80:	db05      	blt.n	404a8e <_svfprintf_r+0x2ee>
  404a82:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  404a86:	f02c 0c80 	bic.w	ip, ip, #128	; 0x80
  404a8a:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  404a8e:	ea54 0005 	orrs.w	r0, r4, r5
  404a92:	f040 82c5 	bne.w	405020 <_svfprintf_r+0x880>
  404a96:	990a      	ldr	r1, [sp, #40]	; 0x28
  404a98:	2900      	cmp	r1, #0
  404a9a:	f040 82c1 	bne.w	405020 <_svfprintf_r+0x880>
  404a9e:	2b00      	cmp	r3, #0
  404aa0:	f040 8438 	bne.w	405314 <_svfprintf_r+0xb74>
  404aa4:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  404aa8:	f01c 0f01 	tst.w	ip, #1
  404aac:	f000 8432 	beq.w	405314 <_svfprintf_r+0xb74>
  404ab0:	af48      	add	r7, sp, #288	; 0x120
  404ab2:	2330      	movs	r3, #48	; 0x30
  404ab4:	9d08      	ldr	r5, [sp, #32]
  404ab6:	f807 3d41 	strb.w	r3, [r7, #-65]!
  404aba:	1bec      	subs	r4, r5, r7
  404abc:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
  404ac0:	2500      	movs	r5, #0
  404ac2:	4564      	cmp	r4, ip
  404ac4:	bfa8      	it	ge
  404ac6:	46a4      	movge	ip, r4
  404ac8:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  404acc:	9514      	str	r5, [sp, #80]	; 0x50
  404ace:	f1ba 0f00 	cmp.w	sl, #0
  404ad2:	d002      	beq.n	404ada <_svfprintf_r+0x33a>
  404ad4:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  404ad6:	3501      	adds	r5, #1
  404ad8:	950b      	str	r5, [sp, #44]	; 0x2c
  404ada:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404adc:	f013 0302 	ands.w	r3, r3, #2
  404ae0:	9312      	str	r3, [sp, #72]	; 0x48
  404ae2:	d002      	beq.n	404aea <_svfprintf_r+0x34a>
  404ae4:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  404ae6:	3502      	adds	r5, #2
  404ae8:	950b      	str	r5, [sp, #44]	; 0x2c
  404aea:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  404aee:	f01c 0c84 	ands.w	ip, ip, #132	; 0x84
  404af2:	f8cd c04c 	str.w	ip, [sp, #76]	; 0x4c
  404af6:	f040 8290 	bne.w	40501a <_svfprintf_r+0x87a>
  404afa:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  404afc:	f8dd c02c 	ldr.w	ip, [sp, #44]	; 0x2c
  404b00:	ebcc 0b05 	rsb	fp, ip, r5
  404b04:	f1bb 0f00 	cmp.w	fp, #0
  404b08:	f340 8287 	ble.w	40501a <_svfprintf_r+0x87a>
  404b0c:	f1bb 0f10 	cmp.w	fp, #16
  404b10:	992d      	ldr	r1, [sp, #180]	; 0xb4
  404b12:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
  404b14:	f8df a1a0 	ldr.w	sl, [pc, #416]	; 404cb8 <_svfprintf_r+0x518>
  404b18:	dd2c      	ble.n	404b74 <_svfprintf_r+0x3d4>
  404b1a:	971b      	str	r7, [sp, #108]	; 0x6c
  404b1c:	4630      	mov	r0, r6
  404b1e:	4657      	mov	r7, sl
  404b20:	2510      	movs	r5, #16
  404b22:	46ca      	mov	sl, r9
  404b24:	9e0c      	ldr	r6, [sp, #48]	; 0x30
  404b26:	46a1      	mov	r9, r4
  404b28:	9c0d      	ldr	r4, [sp, #52]	; 0x34
  404b2a:	e006      	b.n	404b3a <_svfprintf_r+0x39a>
  404b2c:	f1ab 0b10 	sub.w	fp, fp, #16
  404b30:	f1bb 0f10 	cmp.w	fp, #16
  404b34:	f100 0008 	add.w	r0, r0, #8
  404b38:	dd17      	ble.n	404b6a <_svfprintf_r+0x3ca>
  404b3a:	3201      	adds	r2, #1
  404b3c:	3110      	adds	r1, #16
  404b3e:	2a07      	cmp	r2, #7
  404b40:	912d      	str	r1, [sp, #180]	; 0xb4
  404b42:	922c      	str	r2, [sp, #176]	; 0xb0
  404b44:	6007      	str	r7, [r0, #0]
  404b46:	6045      	str	r5, [r0, #4]
  404b48:	ddf0      	ble.n	404b2c <_svfprintf_r+0x38c>
  404b4a:	4620      	mov	r0, r4
  404b4c:	4631      	mov	r1, r6
  404b4e:	aa2b      	add	r2, sp, #172	; 0xac
  404b50:	f005 fb16 	bl	40a180 <__ssprint_r>
  404b54:	2800      	cmp	r0, #0
  404b56:	f47f af3b 	bne.w	4049d0 <_svfprintf_r+0x230>
  404b5a:	f1ab 0b10 	sub.w	fp, fp, #16
  404b5e:	f1bb 0f10 	cmp.w	fp, #16
  404b62:	992d      	ldr	r1, [sp, #180]	; 0xb4
  404b64:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
  404b66:	a838      	add	r0, sp, #224	; 0xe0
  404b68:	dce7      	bgt.n	404b3a <_svfprintf_r+0x39a>
  404b6a:	464c      	mov	r4, r9
  404b6c:	46d1      	mov	r9, sl
  404b6e:	46ba      	mov	sl, r7
  404b70:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
  404b72:	4606      	mov	r6, r0
  404b74:	3201      	adds	r2, #1
  404b76:	eb0b 0c01 	add.w	ip, fp, r1
  404b7a:	2a07      	cmp	r2, #7
  404b7c:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  404b80:	922c      	str	r2, [sp, #176]	; 0xb0
  404b82:	e886 0c00 	stmia.w	r6, {sl, fp}
  404b86:	f300 841a 	bgt.w	4053be <_svfprintf_r+0xc1e>
  404b8a:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  404b8e:	3608      	adds	r6, #8
  404b90:	f1ba 0f00 	cmp.w	sl, #0
  404b94:	d00f      	beq.n	404bb6 <_svfprintf_r+0x416>
  404b96:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  404b98:	f10c 0c01 	add.w	ip, ip, #1
  404b9c:	3301      	adds	r3, #1
  404b9e:	f10d 018f 	add.w	r1, sp, #143	; 0x8f
  404ba2:	2201      	movs	r2, #1
  404ba4:	2b07      	cmp	r3, #7
  404ba6:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  404baa:	932c      	str	r3, [sp, #176]	; 0xb0
  404bac:	e886 0006 	stmia.w	r6, {r1, r2}
  404bb0:	f300 83a4 	bgt.w	4052fc <_svfprintf_r+0xb5c>
  404bb4:	3608      	adds	r6, #8
  404bb6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404bb8:	b173      	cbz	r3, 404bd8 <_svfprintf_r+0x438>
  404bba:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  404bbc:	f10c 0c02 	add.w	ip, ip, #2
  404bc0:	3301      	adds	r3, #1
  404bc2:	a924      	add	r1, sp, #144	; 0x90
  404bc4:	2202      	movs	r2, #2
  404bc6:	2b07      	cmp	r3, #7
  404bc8:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  404bcc:	932c      	str	r3, [sp, #176]	; 0xb0
  404bce:	e886 0006 	stmia.w	r6, {r1, r2}
  404bd2:	f300 8387 	bgt.w	4052e4 <_svfprintf_r+0xb44>
  404bd6:	3608      	adds	r6, #8
  404bd8:	9d13      	ldr	r5, [sp, #76]	; 0x4c
  404bda:	2d80      	cmp	r5, #128	; 0x80
  404bdc:	f000 82ca 	beq.w	405174 <_svfprintf_r+0x9d4>
  404be0:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  404be2:	ebc4 0a05 	rsb	sl, r4, r5
  404be6:	f1ba 0f00 	cmp.w	sl, #0
  404bea:	dd3b      	ble.n	404c64 <_svfprintf_r+0x4c4>
  404bec:	f1ba 0f10 	cmp.w	sl, #16
  404bf0:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  404bf2:	4d30      	ldr	r5, [pc, #192]	; (404cb4 <_svfprintf_r+0x514>)
  404bf4:	dd2b      	ble.n	404c4e <_svfprintf_r+0x4ae>
  404bf6:	940a      	str	r4, [sp, #40]	; 0x28
  404bf8:	4632      	mov	r2, r6
  404bfa:	f04f 0b10 	mov.w	fp, #16
  404bfe:	462e      	mov	r6, r5
  404c00:	4661      	mov	r1, ip
  404c02:	9c0d      	ldr	r4, [sp, #52]	; 0x34
  404c04:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  404c06:	e006      	b.n	404c16 <_svfprintf_r+0x476>
  404c08:	f1aa 0a10 	sub.w	sl, sl, #16
  404c0c:	f1ba 0f10 	cmp.w	sl, #16
  404c10:	f102 0208 	add.w	r2, r2, #8
  404c14:	dd17      	ble.n	404c46 <_svfprintf_r+0x4a6>
  404c16:	3301      	adds	r3, #1
  404c18:	3110      	adds	r1, #16
  404c1a:	2b07      	cmp	r3, #7
  404c1c:	912d      	str	r1, [sp, #180]	; 0xb4
  404c1e:	932c      	str	r3, [sp, #176]	; 0xb0
  404c20:	e882 0840 	stmia.w	r2, {r6, fp}
  404c24:	ddf0      	ble.n	404c08 <_svfprintf_r+0x468>
  404c26:	4620      	mov	r0, r4
  404c28:	4629      	mov	r1, r5
  404c2a:	aa2b      	add	r2, sp, #172	; 0xac
  404c2c:	f005 faa8 	bl	40a180 <__ssprint_r>
  404c30:	2800      	cmp	r0, #0
  404c32:	f47f aecd 	bne.w	4049d0 <_svfprintf_r+0x230>
  404c36:	f1aa 0a10 	sub.w	sl, sl, #16
  404c3a:	f1ba 0f10 	cmp.w	sl, #16
  404c3e:	992d      	ldr	r1, [sp, #180]	; 0xb4
  404c40:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  404c42:	aa38      	add	r2, sp, #224	; 0xe0
  404c44:	dce7      	bgt.n	404c16 <_svfprintf_r+0x476>
  404c46:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  404c48:	4635      	mov	r5, r6
  404c4a:	468c      	mov	ip, r1
  404c4c:	4616      	mov	r6, r2
  404c4e:	3301      	adds	r3, #1
  404c50:	44d4      	add	ip, sl
  404c52:	2b07      	cmp	r3, #7
  404c54:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  404c58:	932c      	str	r3, [sp, #176]	; 0xb0
  404c5a:	e886 0420 	stmia.w	r6, {r5, sl}
  404c5e:	f300 8335 	bgt.w	4052cc <_svfprintf_r+0xb2c>
  404c62:	3608      	adds	r6, #8
  404c64:	9d09      	ldr	r5, [sp, #36]	; 0x24
  404c66:	05ed      	lsls	r5, r5, #23
  404c68:	f100 8224 	bmi.w	4050b4 <_svfprintf_r+0x914>
  404c6c:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  404c6e:	44a4      	add	ip, r4
  404c70:	3301      	adds	r3, #1
  404c72:	2b07      	cmp	r3, #7
  404c74:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  404c78:	6037      	str	r7, [r6, #0]
  404c7a:	6074      	str	r4, [r6, #4]
  404c7c:	932c      	str	r3, [sp, #176]	; 0xb0
  404c7e:	f300 830f 	bgt.w	4052a0 <_svfprintf_r+0xb00>
  404c82:	3608      	adds	r6, #8
  404c84:	9c09      	ldr	r4, [sp, #36]	; 0x24
  404c86:	0763      	lsls	r3, r4, #29
  404c88:	d549      	bpl.n	404d1e <_svfprintf_r+0x57e>
  404c8a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  404c8c:	980b      	ldr	r0, [sp, #44]	; 0x2c
  404c8e:	1a2c      	subs	r4, r5, r0
  404c90:	2c00      	cmp	r4, #0
  404c92:	dd44      	ble.n	404d1e <_svfprintf_r+0x57e>
  404c94:	2c10      	cmp	r4, #16
  404c96:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  404c98:	f8df a01c 	ldr.w	sl, [pc, #28]	; 404cb8 <_svfprintf_r+0x518>
  404c9c:	dd2b      	ble.n	404cf6 <_svfprintf_r+0x556>
  404c9e:	4657      	mov	r7, sl
  404ca0:	2510      	movs	r5, #16
  404ca2:	4662      	mov	r2, ip
  404ca4:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
  404ca8:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
  404cac:	e00b      	b.n	404cc6 <_svfprintf_r+0x526>
  404cae:	bf00      	nop
  404cb0:	0040ad64 	.word	0x0040ad64
  404cb4:	0040ad30 	.word	0x0040ad30
  404cb8:	0040ad84 	.word	0x0040ad84
  404cbc:	3c10      	subs	r4, #16
  404cbe:	2c10      	cmp	r4, #16
  404cc0:	f106 0608 	add.w	r6, r6, #8
  404cc4:	dd15      	ble.n	404cf2 <_svfprintf_r+0x552>
  404cc6:	3301      	adds	r3, #1
  404cc8:	3210      	adds	r2, #16
  404cca:	2b07      	cmp	r3, #7
  404ccc:	922d      	str	r2, [sp, #180]	; 0xb4
  404cce:	932c      	str	r3, [sp, #176]	; 0xb0
  404cd0:	6037      	str	r7, [r6, #0]
  404cd2:	6075      	str	r5, [r6, #4]
  404cd4:	ddf2      	ble.n	404cbc <_svfprintf_r+0x51c>
  404cd6:	4650      	mov	r0, sl
  404cd8:	4641      	mov	r1, r8
  404cda:	aa2b      	add	r2, sp, #172	; 0xac
  404cdc:	f005 fa50 	bl	40a180 <__ssprint_r>
  404ce0:	2800      	cmp	r0, #0
  404ce2:	f47f ae75 	bne.w	4049d0 <_svfprintf_r+0x230>
  404ce6:	3c10      	subs	r4, #16
  404ce8:	2c10      	cmp	r4, #16
  404cea:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  404cec:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  404cee:	ae38      	add	r6, sp, #224	; 0xe0
  404cf0:	dce9      	bgt.n	404cc6 <_svfprintf_r+0x526>
  404cf2:	4694      	mov	ip, r2
  404cf4:	46ba      	mov	sl, r7
  404cf6:	3301      	adds	r3, #1
  404cf8:	44a4      	add	ip, r4
  404cfa:	2b07      	cmp	r3, #7
  404cfc:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  404d00:	932c      	str	r3, [sp, #176]	; 0xb0
  404d02:	f8c6 a000 	str.w	sl, [r6]
  404d06:	6074      	str	r4, [r6, #4]
  404d08:	dd09      	ble.n	404d1e <_svfprintf_r+0x57e>
  404d0a:	980d      	ldr	r0, [sp, #52]	; 0x34
  404d0c:	990c      	ldr	r1, [sp, #48]	; 0x30
  404d0e:	aa2b      	add	r2, sp, #172	; 0xac
  404d10:	f005 fa36 	bl	40a180 <__ssprint_r>
  404d14:	2800      	cmp	r0, #0
  404d16:	f47f ae5b 	bne.w	4049d0 <_svfprintf_r+0x230>
  404d1a:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  404d1e:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  404d20:	980b      	ldr	r0, [sp, #44]	; 0x2c
  404d22:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  404d24:	42a8      	cmp	r0, r5
  404d26:	bfac      	ite	ge
  404d28:	1824      	addge	r4, r4, r0
  404d2a:	1964      	addlt	r4, r4, r5
  404d2c:	940e      	str	r4, [sp, #56]	; 0x38
  404d2e:	f1bc 0f00 	cmp.w	ip, #0
  404d32:	f040 82c1 	bne.w	4052b8 <_svfprintf_r+0xb18>
  404d36:	2300      	movs	r3, #0
  404d38:	932c      	str	r3, [sp, #176]	; 0xb0
  404d3a:	ae38      	add	r6, sp, #224	; 0xe0
  404d3c:	e556      	b.n	4047ec <_svfprintf_r+0x4c>
  404d3e:	f899 8000 	ldrb.w	r8, [r9]
  404d42:	2a00      	cmp	r2, #0
  404d44:	f47f ad88 	bne.w	404858 <_svfprintf_r+0xb8>
  404d48:	2220      	movs	r2, #32
  404d4a:	e585      	b.n	404858 <_svfprintf_r+0xb8>
  404d4c:	9d09      	ldr	r5, [sp, #36]	; 0x24
  404d4e:	f045 0501 	orr.w	r5, r5, #1
  404d52:	9509      	str	r5, [sp, #36]	; 0x24
  404d54:	f899 8000 	ldrb.w	r8, [r9]
  404d58:	e57e      	b.n	404858 <_svfprintf_r+0xb8>
  404d5a:	9d09      	ldr	r5, [sp, #36]	; 0x24
  404d5c:	f045 0580 	orr.w	r5, r5, #128	; 0x80
  404d60:	9509      	str	r5, [sp, #36]	; 0x24
  404d62:	f899 8000 	ldrb.w	r8, [r9]
  404d66:	e577      	b.n	404858 <_svfprintf_r+0xb8>
  404d68:	2400      	movs	r4, #0
  404d6a:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
  404d6e:	940f      	str	r4, [sp, #60]	; 0x3c
  404d70:	4621      	mov	r1, r4
  404d72:	f819 8b01 	ldrb.w	r8, [r9], #1
  404d76:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  404d7a:	eb03 0141 	add.w	r1, r3, r1, lsl #1
  404d7e:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
  404d82:	2b09      	cmp	r3, #9
  404d84:	d9f5      	bls.n	404d72 <_svfprintf_r+0x5d2>
  404d86:	910f      	str	r1, [sp, #60]	; 0x3c
  404d88:	e568      	b.n	40485c <_svfprintf_r+0xbc>
  404d8a:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  404d8e:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  404d92:	f04c 0c10 	orr.w	ip, ip, #16
  404d96:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  404d9a:	9c09      	ldr	r4, [sp, #36]	; 0x24
  404d9c:	06a5      	lsls	r5, r4, #26
  404d9e:	f140 80b2 	bpl.w	404f06 <_svfprintf_r+0x766>
  404da2:	9d10      	ldr	r5, [sp, #64]	; 0x40
  404da4:	1de9      	adds	r1, r5, #7
  404da6:	f021 0107 	bic.w	r1, r1, #7
  404daa:	e9d1 2300 	ldrd	r2, r3, [r1]
  404dae:	3108      	adds	r1, #8
  404db0:	9110      	str	r1, [sp, #64]	; 0x40
  404db2:	4614      	mov	r4, r2
  404db4:	461d      	mov	r5, r3
  404db6:	2a00      	cmp	r2, #0
  404db8:	f173 0c00 	sbcs.w	ip, r3, #0
  404dbc:	f2c0 8394 	blt.w	4054e8 <_svfprintf_r+0xd48>
  404dc0:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  404dc4:	2301      	movs	r3, #1
  404dc6:	e659      	b.n	404a7c <_svfprintf_r+0x2dc>
  404dc8:	9d09      	ldr	r5, [sp, #36]	; 0x24
  404dca:	4cb6      	ldr	r4, [pc, #728]	; (4050a4 <_svfprintf_r+0x904>)
  404dcc:	06af      	lsls	r7, r5, #26
  404dce:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  404dd2:	941a      	str	r4, [sp, #104]	; 0x68
  404dd4:	f53f ae2f 	bmi.w	404a36 <_svfprintf_r+0x296>
  404dd8:	9d09      	ldr	r5, [sp, #36]	; 0x24
  404dda:	06ed      	lsls	r5, r5, #27
  404ddc:	f140 8443 	bpl.w	405666 <_svfprintf_r+0xec6>
  404de0:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  404de4:	2500      	movs	r5, #0
  404de6:	f8dc 4000 	ldr.w	r4, [ip]
  404dea:	f10c 0c04 	add.w	ip, ip, #4
  404dee:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  404df2:	e62b      	b.n	404a4c <_svfprintf_r+0x2ac>
  404df4:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  404df8:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  404dfc:	f01c 0f20 	tst.w	ip, #32
  404e00:	f000 8440 	beq.w	405684 <_svfprintf_r+0xee4>
  404e04:	9c10      	ldr	r4, [sp, #64]	; 0x40
  404e06:	6821      	ldr	r1, [r4, #0]
  404e08:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  404e0a:	17e5      	asrs	r5, r4, #31
  404e0c:	462b      	mov	r3, r5
  404e0e:	9d10      	ldr	r5, [sp, #64]	; 0x40
  404e10:	4622      	mov	r2, r4
  404e12:	3504      	adds	r5, #4
  404e14:	9510      	str	r5, [sp, #64]	; 0x40
  404e16:	e9c1 2300 	strd	r2, r3, [r1]
  404e1a:	e4e7      	b.n	4047ec <_svfprintf_r+0x4c>
  404e1c:	9c10      	ldr	r4, [sp, #64]	; 0x40
  404e1e:	f04f 0a00 	mov.w	sl, #0
  404e22:	6827      	ldr	r7, [r4, #0]
  404e24:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  404e28:	1d25      	adds	r5, r4, #4
  404e2a:	2f00      	cmp	r7, #0
  404e2c:	f000 85e9 	beq.w	405a02 <_svfprintf_r+0x1262>
  404e30:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  404e32:	4638      	mov	r0, r7
  404e34:	2c00      	cmp	r4, #0
  404e36:	f2c0 859b 	blt.w	405970 <_svfprintf_r+0x11d0>
  404e3a:	4651      	mov	r1, sl
  404e3c:	4622      	mov	r2, r4
  404e3e:	f004 f93d 	bl	4090bc <memchr>
  404e42:	2800      	cmp	r0, #0
  404e44:	f000 8613 	beq.w	405a6e <_svfprintf_r+0x12ce>
  404e48:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  404e4a:	1bc0      	subs	r0, r0, r7
  404e4c:	42a0      	cmp	r0, r4
  404e4e:	bfb8      	it	lt
  404e50:	4604      	movlt	r4, r0
  404e52:	9510      	str	r5, [sp, #64]	; 0x40
  404e54:	ea24 75e4 	bic.w	r5, r4, r4, asr #31
  404e58:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  404e5c:	f8cd a050 	str.w	sl, [sp, #80]	; 0x50
  404e60:	950b      	str	r5, [sp, #44]	; 0x2c
  404e62:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  404e66:	e632      	b.n	404ace <_svfprintf_r+0x32e>
  404e68:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  404e6c:	f04c 0c40 	orr.w	ip, ip, #64	; 0x40
  404e70:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  404e74:	f899 8000 	ldrb.w	r8, [r9]
  404e78:	e4ee      	b.n	404858 <_svfprintf_r+0xb8>
  404e7a:	f899 8000 	ldrb.w	r8, [r9]
  404e7e:	464b      	mov	r3, r9
  404e80:	f1b8 0f6c 	cmp.w	r8, #108	; 0x6c
  404e84:	f000 847f 	beq.w	405786 <_svfprintf_r+0xfe6>
  404e88:	9d09      	ldr	r5, [sp, #36]	; 0x24
  404e8a:	f045 0510 	orr.w	r5, r5, #16
  404e8e:	9509      	str	r5, [sp, #36]	; 0x24
  404e90:	e4e2      	b.n	404858 <_svfprintf_r+0xb8>
  404e92:	9c10      	ldr	r4, [sp, #64]	; 0x40
  404e94:	9d10      	ldr	r5, [sp, #64]	; 0x40
  404e96:	6824      	ldr	r4, [r4, #0]
  404e98:	1d2b      	adds	r3, r5, #4
  404e9a:	2c00      	cmp	r4, #0
  404e9c:	940f      	str	r4, [sp, #60]	; 0x3c
  404e9e:	f6ff ad7d 	blt.w	40499c <_svfprintf_r+0x1fc>
  404ea2:	9310      	str	r3, [sp, #64]	; 0x40
  404ea4:	f899 8000 	ldrb.w	r8, [r9]
  404ea8:	e4d6      	b.n	404858 <_svfprintf_r+0xb8>
  404eaa:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404eac:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  404eb0:	9d10      	ldr	r5, [sp, #64]	; 0x40
  404eb2:	487d      	ldr	r0, [pc, #500]	; (4050a8 <_svfprintf_r+0x908>)
  404eb4:	3504      	adds	r5, #4
  404eb6:	681c      	ldr	r4, [r3, #0]
  404eb8:	f04f 0878 	mov.w	r8, #120	; 0x78
  404ebc:	2330      	movs	r3, #48	; 0x30
  404ebe:	f04c 0c02 	orr.w	ip, ip, #2
  404ec2:	9510      	str	r5, [sp, #64]	; 0x40
  404ec4:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
  404ec8:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  404ecc:	2500      	movs	r5, #0
  404ece:	f88d 8091 	strb.w	r8, [sp, #145]	; 0x91
  404ed2:	901a      	str	r0, [sp, #104]	; 0x68
  404ed4:	2302      	movs	r3, #2
  404ed6:	e5cd      	b.n	404a74 <_svfprintf_r+0x2d4>
  404ed8:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404eda:	9d10      	ldr	r5, [sp, #64]	; 0x40
  404edc:	681a      	ldr	r2, [r3, #0]
  404ede:	2401      	movs	r4, #1
  404ee0:	2300      	movs	r3, #0
  404ee2:	3504      	adds	r5, #4
  404ee4:	469a      	mov	sl, r3
  404ee6:	940b      	str	r4, [sp, #44]	; 0x2c
  404ee8:	f88d 20b8 	strb.w	r2, [sp, #184]	; 0xb8
  404eec:	9510      	str	r5, [sp, #64]	; 0x40
  404eee:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
  404ef2:	930a      	str	r3, [sp, #40]	; 0x28
  404ef4:	9314      	str	r3, [sp, #80]	; 0x50
  404ef6:	af2e      	add	r7, sp, #184	; 0xb8
  404ef8:	e5ef      	b.n	404ada <_svfprintf_r+0x33a>
  404efa:	9c09      	ldr	r4, [sp, #36]	; 0x24
  404efc:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  404f00:	06a5      	lsls	r5, r4, #26
  404f02:	f53f af4e 	bmi.w	404da2 <_svfprintf_r+0x602>
  404f06:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  404f0a:	f01c 0f10 	tst.w	ip, #16
  404f0e:	f040 82df 	bne.w	4054d0 <_svfprintf_r+0xd30>
  404f12:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  404f16:	f01c 0f40 	tst.w	ip, #64	; 0x40
  404f1a:	f000 82d9 	beq.w	4054d0 <_svfprintf_r+0xd30>
  404f1e:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  404f22:	f9bc 4000 	ldrsh.w	r4, [ip]
  404f26:	f10c 0c04 	add.w	ip, ip, #4
  404f2a:	17e5      	asrs	r5, r4, #31
  404f2c:	4622      	mov	r2, r4
  404f2e:	462b      	mov	r3, r5
  404f30:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  404f34:	e73f      	b.n	404db6 <_svfprintf_r+0x616>
  404f36:	f899 8000 	ldrb.w	r8, [r9]
  404f3a:	222b      	movs	r2, #43	; 0x2b
  404f3c:	e48c      	b.n	404858 <_svfprintf_r+0xb8>
  404f3e:	9d09      	ldr	r5, [sp, #36]	; 0x24
  404f40:	f045 0508 	orr.w	r5, r5, #8
  404f44:	9509      	str	r5, [sp, #36]	; 0x24
  404f46:	f899 8000 	ldrb.w	r8, [r9]
  404f4a:	e485      	b.n	404858 <_svfprintf_r+0xb8>
  404f4c:	9d10      	ldr	r5, [sp, #64]	; 0x40
  404f4e:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  404f52:	1deb      	adds	r3, r5, #7
  404f54:	f023 0307 	bic.w	r3, r3, #7
  404f58:	f103 0c08 	add.w	ip, r3, #8
  404f5c:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  404f60:	e9d3 4500 	ldrd	r4, r5, [r3]
  404f64:	e9cd 4516 	strd	r4, r5, [sp, #88]	; 0x58
  404f68:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  404f6c:	f004 fffe 	bl	409f6c <__fpclassifyd>
  404f70:	2801      	cmp	r0, #1
  404f72:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  404f76:	f040 835c 	bne.w	405632 <_svfprintf_r+0xe92>
  404f7a:	2200      	movs	r2, #0
  404f7c:	2300      	movs	r3, #0
  404f7e:	f7fd ff65 	bl	402e4c <__aeabi_dcmplt>
  404f82:	2800      	cmp	r0, #0
  404f84:	f040 8563 	bne.w	405a4e <_svfprintf_r+0x12ae>
  404f88:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  404f8c:	2503      	movs	r5, #3
  404f8e:	950b      	str	r5, [sp, #44]	; 0x2c
  404f90:	9d09      	ldr	r5, [sp, #36]	; 0x24
  404f92:	4f46      	ldr	r7, [pc, #280]	; (4050ac <_svfprintf_r+0x90c>)
  404f94:	f025 0580 	bic.w	r5, r5, #128	; 0x80
  404f98:	4b45      	ldr	r3, [pc, #276]	; (4050b0 <_svfprintf_r+0x910>)
  404f9a:	2400      	movs	r4, #0
  404f9c:	9509      	str	r5, [sp, #36]	; 0x24
  404f9e:	2500      	movs	r5, #0
  404fa0:	940a      	str	r4, [sp, #40]	; 0x28
  404fa2:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
  404fa6:	bfd8      	it	le
  404fa8:	461f      	movle	r7, r3
  404faa:	2403      	movs	r4, #3
  404fac:	9514      	str	r5, [sp, #80]	; 0x50
  404fae:	e58e      	b.n	404ace <_svfprintf_r+0x32e>
  404fb0:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  404fb4:	f04c 0c20 	orr.w	ip, ip, #32
  404fb8:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  404fbc:	f899 8000 	ldrb.w	r8, [r9]
  404fc0:	e44a      	b.n	404858 <_svfprintf_r+0xb8>
  404fc2:	9c10      	ldr	r4, [sp, #64]	; 0x40
  404fc4:	1de3      	adds	r3, r4, #7
  404fc6:	f023 0307 	bic.w	r3, r3, #7
  404fca:	f103 0508 	add.w	r5, r3, #8
  404fce:	9510      	str	r5, [sp, #64]	; 0x40
  404fd0:	e9d3 4500 	ldrd	r4, r5, [r3]
  404fd4:	2300      	movs	r3, #0
  404fd6:	e54d      	b.n	404a74 <_svfprintf_r+0x2d4>
  404fd8:	9d10      	ldr	r5, [sp, #64]	; 0x40
  404fda:	1deb      	adds	r3, r5, #7
  404fdc:	f023 0307 	bic.w	r3, r3, #7
  404fe0:	f103 0c08 	add.w	ip, r3, #8
  404fe4:	e9d3 4500 	ldrd	r4, r5, [r3]
  404fe8:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  404fec:	2301      	movs	r3, #1
  404fee:	e541      	b.n	404a74 <_svfprintf_r+0x2d4>
  404ff0:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  404ff4:	f1b8 0f00 	cmp.w	r8, #0
  404ff8:	f43f ace3 	beq.w	4049c2 <_svfprintf_r+0x222>
  404ffc:	2300      	movs	r3, #0
  404ffe:	f04f 0c01 	mov.w	ip, #1
  405002:	469a      	mov	sl, r3
  405004:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  405008:	f88d 80b8 	strb.w	r8, [sp, #184]	; 0xb8
  40500c:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
  405010:	930a      	str	r3, [sp, #40]	; 0x28
  405012:	9314      	str	r3, [sp, #80]	; 0x50
  405014:	4664      	mov	r4, ip
  405016:	af2e      	add	r7, sp, #184	; 0xb8
  405018:	e55f      	b.n	404ada <_svfprintf_r+0x33a>
  40501a:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40501e:	e5b7      	b.n	404b90 <_svfprintf_r+0x3f0>
  405020:	2b01      	cmp	r3, #1
  405022:	f000 80ec 	beq.w	4051fe <_svfprintf_r+0xa5e>
  405026:	2b02      	cmp	r3, #2
  405028:	f10d 03df 	add.w	r3, sp, #223	; 0xdf
  40502c:	d118      	bne.n	405060 <_svfprintf_r+0x8c0>
  40502e:	f8dd c068 	ldr.w	ip, [sp, #104]	; 0x68
  405032:	4619      	mov	r1, r3
  405034:	f004 000f 	and.w	r0, r4, #15
  405038:	0922      	lsrs	r2, r4, #4
  40503a:	f81c 0000 	ldrb.w	r0, [ip, r0]
  40503e:	ea42 7205 	orr.w	r2, r2, r5, lsl #28
  405042:	092b      	lsrs	r3, r5, #4
  405044:	7008      	strb	r0, [r1, #0]
  405046:	ea52 0003 	orrs.w	r0, r2, r3
  40504a:	460f      	mov	r7, r1
  40504c:	4614      	mov	r4, r2
  40504e:	461d      	mov	r5, r3
  405050:	f101 31ff 	add.w	r1, r1, #4294967295
  405054:	d1ee      	bne.n	405034 <_svfprintf_r+0x894>
  405056:	9d08      	ldr	r5, [sp, #32]
  405058:	e9cd 231e 	strd	r2, r3, [sp, #120]	; 0x78
  40505c:	1bec      	subs	r4, r5, r7
  40505e:	e52d      	b.n	404abc <_svfprintf_r+0x31c>
  405060:	08e0      	lsrs	r0, r4, #3
  405062:	ea40 7045 	orr.w	r0, r0, r5, lsl #29
  405066:	f004 0207 	and.w	r2, r4, #7
  40506a:	08e9      	lsrs	r1, r5, #3
  40506c:	3230      	adds	r2, #48	; 0x30
  40506e:	ea50 0c01 	orrs.w	ip, r0, r1
  405072:	461f      	mov	r7, r3
  405074:	701a      	strb	r2, [r3, #0]
  405076:	4604      	mov	r4, r0
  405078:	460d      	mov	r5, r1
  40507a:	f103 33ff 	add.w	r3, r3, #4294967295
  40507e:	d1ef      	bne.n	405060 <_svfprintf_r+0x8c0>
  405080:	9c09      	ldr	r4, [sp, #36]	; 0x24
  405082:	e9cd 011c 	strd	r0, r1, [sp, #112]	; 0x70
  405086:	07e0      	lsls	r0, r4, #31
  405088:	4639      	mov	r1, r7
  40508a:	f140 80c1 	bpl.w	405210 <_svfprintf_r+0xa70>
  40508e:	2a30      	cmp	r2, #48	; 0x30
  405090:	f000 80be 	beq.w	405210 <_svfprintf_r+0xa70>
  405094:	9d08      	ldr	r5, [sp, #32]
  405096:	461f      	mov	r7, r3
  405098:	2330      	movs	r3, #48	; 0x30
  40509a:	1bec      	subs	r4, r5, r7
  40509c:	f801 3c01 	strb.w	r3, [r1, #-1]
  4050a0:	e50c      	b.n	404abc <_svfprintf_r+0x31c>
  4050a2:	bf00      	nop
  4050a4:	0040ad50 	.word	0x0040ad50
  4050a8:	0040ad64 	.word	0x0040ad64
  4050ac:	0040ad44 	.word	0x0040ad44
  4050b0:	0040ad40 	.word	0x0040ad40
  4050b4:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
  4050b8:	f340 80ad 	ble.w	405216 <_svfprintf_r+0xa76>
  4050bc:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  4050c0:	2200      	movs	r2, #0
  4050c2:	2300      	movs	r3, #0
  4050c4:	f8cd c01c 	str.w	ip, [sp, #28]
  4050c8:	f7fd feb6 	bl	402e38 <__aeabi_dcmpeq>
  4050cc:	f8dd c01c 	ldr.w	ip, [sp, #28]
  4050d0:	2800      	cmp	r0, #0
  4050d2:	f000 8126 	beq.w	405322 <_svfprintf_r+0xb82>
  4050d6:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  4050d8:	49aa      	ldr	r1, [pc, #680]	; (405384 <_svfprintf_r+0xbe4>)
  4050da:	3301      	adds	r3, #1
  4050dc:	f10c 0c01 	add.w	ip, ip, #1
  4050e0:	2201      	movs	r2, #1
  4050e2:	2b07      	cmp	r3, #7
  4050e4:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  4050e8:	932c      	str	r3, [sp, #176]	; 0xb0
  4050ea:	e886 0006 	stmia.w	r6, {r1, r2}
  4050ee:	f300 82ed 	bgt.w	4056cc <_svfprintf_r+0xf2c>
  4050f2:	3608      	adds	r6, #8
  4050f4:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4050f6:	9c11      	ldr	r4, [sp, #68]	; 0x44
  4050f8:	42a3      	cmp	r3, r4
  4050fa:	db03      	blt.n	405104 <_svfprintf_r+0x964>
  4050fc:	9d09      	ldr	r5, [sp, #36]	; 0x24
  4050fe:	07ec      	lsls	r4, r5, #31
  405100:	f57f adc0 	bpl.w	404c84 <_svfprintf_r+0x4e4>
  405104:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  405106:	9c18      	ldr	r4, [sp, #96]	; 0x60
  405108:	3301      	adds	r3, #1
  40510a:	9d15      	ldr	r5, [sp, #84]	; 0x54
  40510c:	44a4      	add	ip, r4
  40510e:	2b07      	cmp	r3, #7
  405110:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  405114:	6035      	str	r5, [r6, #0]
  405116:	6074      	str	r4, [r6, #4]
  405118:	932c      	str	r3, [sp, #176]	; 0xb0
  40511a:	f300 833e 	bgt.w	40579a <_svfprintf_r+0xffa>
  40511e:	3608      	adds	r6, #8
  405120:	9d11      	ldr	r5, [sp, #68]	; 0x44
  405122:	1e6c      	subs	r4, r5, #1
  405124:	2c00      	cmp	r4, #0
  405126:	f77f adad 	ble.w	404c84 <_svfprintf_r+0x4e4>
  40512a:	2c10      	cmp	r4, #16
  40512c:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40512e:	4d96      	ldr	r5, [pc, #600]	; (405388 <_svfprintf_r+0xbe8>)
  405130:	f340 8197 	ble.w	405462 <_svfprintf_r+0xcc2>
  405134:	2710      	movs	r7, #16
  405136:	4662      	mov	r2, ip
  405138:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  40513c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
  405140:	e004      	b.n	40514c <_svfprintf_r+0x9ac>
  405142:	3608      	adds	r6, #8
  405144:	3c10      	subs	r4, #16
  405146:	2c10      	cmp	r4, #16
  405148:	f340 818a 	ble.w	405460 <_svfprintf_r+0xcc0>
  40514c:	3301      	adds	r3, #1
  40514e:	3210      	adds	r2, #16
  405150:	2b07      	cmp	r3, #7
  405152:	922d      	str	r2, [sp, #180]	; 0xb4
  405154:	932c      	str	r3, [sp, #176]	; 0xb0
  405156:	e886 00a0 	stmia.w	r6, {r5, r7}
  40515a:	ddf2      	ble.n	405142 <_svfprintf_r+0x9a2>
  40515c:	4640      	mov	r0, r8
  40515e:	4651      	mov	r1, sl
  405160:	aa2b      	add	r2, sp, #172	; 0xac
  405162:	f005 f80d 	bl	40a180 <__ssprint_r>
  405166:	2800      	cmp	r0, #0
  405168:	f47f ac32 	bne.w	4049d0 <_svfprintf_r+0x230>
  40516c:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  40516e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  405170:	ae38      	add	r6, sp, #224	; 0xe0
  405172:	e7e7      	b.n	405144 <_svfprintf_r+0x9a4>
  405174:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  405176:	980b      	ldr	r0, [sp, #44]	; 0x2c
  405178:	ebc0 0a05 	rsb	sl, r0, r5
  40517c:	f1ba 0f00 	cmp.w	sl, #0
  405180:	f77f ad2e 	ble.w	404be0 <_svfprintf_r+0x440>
  405184:	f1ba 0f10 	cmp.w	sl, #16
  405188:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40518a:	4d7f      	ldr	r5, [pc, #508]	; (405388 <_svfprintf_r+0xbe8>)
  40518c:	dd2b      	ble.n	4051e6 <_svfprintf_r+0xa46>
  40518e:	9412      	str	r4, [sp, #72]	; 0x48
  405190:	4632      	mov	r2, r6
  405192:	f04f 0b10 	mov.w	fp, #16
  405196:	462e      	mov	r6, r5
  405198:	4661      	mov	r1, ip
  40519a:	9c0d      	ldr	r4, [sp, #52]	; 0x34
  40519c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  40519e:	e006      	b.n	4051ae <_svfprintf_r+0xa0e>
  4051a0:	f1aa 0a10 	sub.w	sl, sl, #16
  4051a4:	f1ba 0f10 	cmp.w	sl, #16
  4051a8:	f102 0208 	add.w	r2, r2, #8
  4051ac:	dd17      	ble.n	4051de <_svfprintf_r+0xa3e>
  4051ae:	3301      	adds	r3, #1
  4051b0:	3110      	adds	r1, #16
  4051b2:	2b07      	cmp	r3, #7
  4051b4:	912d      	str	r1, [sp, #180]	; 0xb4
  4051b6:	932c      	str	r3, [sp, #176]	; 0xb0
  4051b8:	e882 0840 	stmia.w	r2, {r6, fp}
  4051bc:	ddf0      	ble.n	4051a0 <_svfprintf_r+0xa00>
  4051be:	4620      	mov	r0, r4
  4051c0:	4629      	mov	r1, r5
  4051c2:	aa2b      	add	r2, sp, #172	; 0xac
  4051c4:	f004 ffdc 	bl	40a180 <__ssprint_r>
  4051c8:	2800      	cmp	r0, #0
  4051ca:	f47f ac01 	bne.w	4049d0 <_svfprintf_r+0x230>
  4051ce:	f1aa 0a10 	sub.w	sl, sl, #16
  4051d2:	f1ba 0f10 	cmp.w	sl, #16
  4051d6:	992d      	ldr	r1, [sp, #180]	; 0xb4
  4051d8:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  4051da:	aa38      	add	r2, sp, #224	; 0xe0
  4051dc:	dce7      	bgt.n	4051ae <_svfprintf_r+0xa0e>
  4051de:	9c12      	ldr	r4, [sp, #72]	; 0x48
  4051e0:	4635      	mov	r5, r6
  4051e2:	468c      	mov	ip, r1
  4051e4:	4616      	mov	r6, r2
  4051e6:	3301      	adds	r3, #1
  4051e8:	44d4      	add	ip, sl
  4051ea:	2b07      	cmp	r3, #7
  4051ec:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  4051f0:	932c      	str	r3, [sp, #176]	; 0xb0
  4051f2:	e886 0420 	stmia.w	r6, {r5, sl}
  4051f6:	f300 820f 	bgt.w	405618 <_svfprintf_r+0xe78>
  4051fa:	3608      	adds	r6, #8
  4051fc:	e4f0      	b.n	404be0 <_svfprintf_r+0x440>
  4051fe:	2d00      	cmp	r5, #0
  405200:	bf08      	it	eq
  405202:	2c0a      	cmpeq	r4, #10
  405204:	f080 8138 	bcs.w	405478 <_svfprintf_r+0xcd8>
  405208:	3430      	adds	r4, #48	; 0x30
  40520a:	af48      	add	r7, sp, #288	; 0x120
  40520c:	f807 4d41 	strb.w	r4, [r7, #-65]!
  405210:	9d08      	ldr	r5, [sp, #32]
  405212:	1bec      	subs	r4, r5, r7
  405214:	e452      	b.n	404abc <_svfprintf_r+0x31c>
  405216:	9c11      	ldr	r4, [sp, #68]	; 0x44
  405218:	2c01      	cmp	r4, #1
  40521a:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  40521c:	f340 81d2 	ble.w	4055c4 <_svfprintf_r+0xe24>
  405220:	3401      	adds	r4, #1
  405222:	f10c 0301 	add.w	r3, ip, #1
  405226:	2201      	movs	r2, #1
  405228:	2c07      	cmp	r4, #7
  40522a:	932d      	str	r3, [sp, #180]	; 0xb4
  40522c:	6037      	str	r7, [r6, #0]
  40522e:	942c      	str	r4, [sp, #176]	; 0xb0
  405230:	6072      	str	r2, [r6, #4]
  405232:	f300 81d8 	bgt.w	4055e6 <_svfprintf_r+0xe46>
  405236:	3608      	adds	r6, #8
  405238:	9d15      	ldr	r5, [sp, #84]	; 0x54
  40523a:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
  40523e:	3401      	adds	r4, #1
  405240:	6035      	str	r5, [r6, #0]
  405242:	9d18      	ldr	r5, [sp, #96]	; 0x60
  405244:	4498      	add	r8, r3
  405246:	2c07      	cmp	r4, #7
  405248:	f8cd 80b4 	str.w	r8, [sp, #180]	; 0xb4
  40524c:	942c      	str	r4, [sp, #176]	; 0xb0
  40524e:	6075      	str	r5, [r6, #4]
  405250:	f300 81d5 	bgt.w	4055fe <_svfprintf_r+0xe5e>
  405254:	3608      	adds	r6, #8
  405256:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  40525a:	2200      	movs	r2, #0
  40525c:	2300      	movs	r3, #0
  40525e:	f7fd fdeb 	bl	402e38 <__aeabi_dcmpeq>
  405262:	9d11      	ldr	r5, [sp, #68]	; 0x44
  405264:	2800      	cmp	r0, #0
  405266:	f040 80b9 	bne.w	4053dc <_svfprintf_r+0xc3c>
  40526a:	1e6b      	subs	r3, r5, #1
  40526c:	3401      	adds	r4, #1
  40526e:	3701      	adds	r7, #1
  405270:	4498      	add	r8, r3
  405272:	2c07      	cmp	r4, #7
  405274:	942c      	str	r4, [sp, #176]	; 0xb0
  405276:	f8cd 80b4 	str.w	r8, [sp, #180]	; 0xb4
  40527a:	6037      	str	r7, [r6, #0]
  40527c:	6073      	str	r3, [r6, #4]
  40527e:	f300 80e2 	bgt.w	405446 <_svfprintf_r+0xca6>
  405282:	3608      	adds	r6, #8
  405284:	f8dd c064 	ldr.w	ip, [sp, #100]	; 0x64
  405288:	3401      	adds	r4, #1
  40528a:	9d19      	ldr	r5, [sp, #100]	; 0x64
  40528c:	44c4      	add	ip, r8
  40528e:	ab27      	add	r3, sp, #156	; 0x9c
  405290:	2c07      	cmp	r4, #7
  405292:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  405296:	942c      	str	r4, [sp, #176]	; 0xb0
  405298:	e886 0028 	stmia.w	r6, {r3, r5}
  40529c:	f77f acf1 	ble.w	404c82 <_svfprintf_r+0x4e2>
  4052a0:	980d      	ldr	r0, [sp, #52]	; 0x34
  4052a2:	990c      	ldr	r1, [sp, #48]	; 0x30
  4052a4:	aa2b      	add	r2, sp, #172	; 0xac
  4052a6:	f004 ff6b 	bl	40a180 <__ssprint_r>
  4052aa:	2800      	cmp	r0, #0
  4052ac:	f47f ab90 	bne.w	4049d0 <_svfprintf_r+0x230>
  4052b0:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  4052b4:	ae38      	add	r6, sp, #224	; 0xe0
  4052b6:	e4e5      	b.n	404c84 <_svfprintf_r+0x4e4>
  4052b8:	980d      	ldr	r0, [sp, #52]	; 0x34
  4052ba:	990c      	ldr	r1, [sp, #48]	; 0x30
  4052bc:	aa2b      	add	r2, sp, #172	; 0xac
  4052be:	f004 ff5f 	bl	40a180 <__ssprint_r>
  4052c2:	2800      	cmp	r0, #0
  4052c4:	f43f ad37 	beq.w	404d36 <_svfprintf_r+0x596>
  4052c8:	f7ff bb82 	b.w	4049d0 <_svfprintf_r+0x230>
  4052cc:	980d      	ldr	r0, [sp, #52]	; 0x34
  4052ce:	990c      	ldr	r1, [sp, #48]	; 0x30
  4052d0:	aa2b      	add	r2, sp, #172	; 0xac
  4052d2:	f004 ff55 	bl	40a180 <__ssprint_r>
  4052d6:	2800      	cmp	r0, #0
  4052d8:	f47f ab7a 	bne.w	4049d0 <_svfprintf_r+0x230>
  4052dc:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  4052e0:	ae38      	add	r6, sp, #224	; 0xe0
  4052e2:	e4bf      	b.n	404c64 <_svfprintf_r+0x4c4>
  4052e4:	980d      	ldr	r0, [sp, #52]	; 0x34
  4052e6:	990c      	ldr	r1, [sp, #48]	; 0x30
  4052e8:	aa2b      	add	r2, sp, #172	; 0xac
  4052ea:	f004 ff49 	bl	40a180 <__ssprint_r>
  4052ee:	2800      	cmp	r0, #0
  4052f0:	f47f ab6e 	bne.w	4049d0 <_svfprintf_r+0x230>
  4052f4:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  4052f8:	ae38      	add	r6, sp, #224	; 0xe0
  4052fa:	e46d      	b.n	404bd8 <_svfprintf_r+0x438>
  4052fc:	980d      	ldr	r0, [sp, #52]	; 0x34
  4052fe:	990c      	ldr	r1, [sp, #48]	; 0x30
  405300:	aa2b      	add	r2, sp, #172	; 0xac
  405302:	f004 ff3d 	bl	40a180 <__ssprint_r>
  405306:	2800      	cmp	r0, #0
  405308:	f47f ab62 	bne.w	4049d0 <_svfprintf_r+0x230>
  40530c:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  405310:	ae38      	add	r6, sp, #224	; 0xe0
  405312:	e450      	b.n	404bb6 <_svfprintf_r+0x416>
  405314:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  405316:	af38      	add	r7, sp, #224	; 0xe0
  405318:	f7ff bbd0 	b.w	404abc <_svfprintf_r+0x31c>
  40531c:	2302      	movs	r3, #2
  40531e:	f7ff bba9 	b.w	404a74 <_svfprintf_r+0x2d4>
  405322:	9b25      	ldr	r3, [sp, #148]	; 0x94
  405324:	2b00      	cmp	r3, #0
  405326:	f340 81dd 	ble.w	4056e4 <_svfprintf_r+0xf44>
  40532a:	9c11      	ldr	r4, [sp, #68]	; 0x44
  40532c:	9d14      	ldr	r5, [sp, #80]	; 0x50
  40532e:	f8dd a044 	ldr.w	sl, [sp, #68]	; 0x44
  405332:	42ac      	cmp	r4, r5
  405334:	bfa8      	it	ge
  405336:	462c      	movge	r4, r5
  405338:	2c00      	cmp	r4, #0
  40533a:	44ba      	add	sl, r7
  40533c:	dd0b      	ble.n	405356 <_svfprintf_r+0xbb6>
  40533e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  405340:	44a4      	add	ip, r4
  405342:	3301      	adds	r3, #1
  405344:	2b07      	cmp	r3, #7
  405346:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40534a:	6037      	str	r7, [r6, #0]
  40534c:	6074      	str	r4, [r6, #4]
  40534e:	932c      	str	r3, [sp, #176]	; 0xb0
  405350:	f300 831e 	bgt.w	405990 <_svfprintf_r+0x11f0>
  405354:	3608      	adds	r6, #8
  405356:	9d14      	ldr	r5, [sp, #80]	; 0x50
  405358:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
  40535c:	1b2c      	subs	r4, r5, r4
  40535e:	2c00      	cmp	r4, #0
  405360:	f340 80d7 	ble.w	405512 <_svfprintf_r+0xd72>
  405364:	2c10      	cmp	r4, #16
  405366:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  405368:	4d07      	ldr	r5, [pc, #28]	; (405388 <_svfprintf_r+0xbe8>)
  40536a:	f340 81a3 	ble.w	4056b4 <_svfprintf_r+0xf14>
  40536e:	970a      	str	r7, [sp, #40]	; 0x28
  405370:	f04f 0810 	mov.w	r8, #16
  405374:	462f      	mov	r7, r5
  405376:	4662      	mov	r2, ip
  405378:	4625      	mov	r5, r4
  40537a:	f8dd b034 	ldr.w	fp, [sp, #52]	; 0x34
  40537e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  405380:	e009      	b.n	405396 <_svfprintf_r+0xbf6>
  405382:	bf00      	nop
  405384:	0040ad80 	.word	0x0040ad80
  405388:	0040ad30 	.word	0x0040ad30
  40538c:	3608      	adds	r6, #8
  40538e:	3d10      	subs	r5, #16
  405390:	2d10      	cmp	r5, #16
  405392:	f340 818b 	ble.w	4056ac <_svfprintf_r+0xf0c>
  405396:	3301      	adds	r3, #1
  405398:	3210      	adds	r2, #16
  40539a:	2b07      	cmp	r3, #7
  40539c:	922d      	str	r2, [sp, #180]	; 0xb4
  40539e:	932c      	str	r3, [sp, #176]	; 0xb0
  4053a0:	e886 0180 	stmia.w	r6, {r7, r8}
  4053a4:	ddf2      	ble.n	40538c <_svfprintf_r+0xbec>
  4053a6:	4658      	mov	r0, fp
  4053a8:	4621      	mov	r1, r4
  4053aa:	aa2b      	add	r2, sp, #172	; 0xac
  4053ac:	f004 fee8 	bl	40a180 <__ssprint_r>
  4053b0:	2800      	cmp	r0, #0
  4053b2:	f47f ab0d 	bne.w	4049d0 <_svfprintf_r+0x230>
  4053b6:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  4053b8:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  4053ba:	ae38      	add	r6, sp, #224	; 0xe0
  4053bc:	e7e7      	b.n	40538e <_svfprintf_r+0xbee>
  4053be:	980d      	ldr	r0, [sp, #52]	; 0x34
  4053c0:	990c      	ldr	r1, [sp, #48]	; 0x30
  4053c2:	aa2b      	add	r2, sp, #172	; 0xac
  4053c4:	f004 fedc 	bl	40a180 <__ssprint_r>
  4053c8:	2800      	cmp	r0, #0
  4053ca:	f47f ab01 	bne.w	4049d0 <_svfprintf_r+0x230>
  4053ce:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  4053d2:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  4053d6:	ae38      	add	r6, sp, #224	; 0xe0
  4053d8:	f7ff bbda 	b.w	404b90 <_svfprintf_r+0x3f0>
  4053dc:	1e6f      	subs	r7, r5, #1
  4053de:	2f00      	cmp	r7, #0
  4053e0:	f77f af50 	ble.w	405284 <_svfprintf_r+0xae4>
  4053e4:	2f10      	cmp	r7, #16
  4053e6:	4dae      	ldr	r5, [pc, #696]	; (4056a0 <_svfprintf_r+0xf00>)
  4053e8:	dd23      	ble.n	405432 <_svfprintf_r+0xc92>
  4053ea:	4643      	mov	r3, r8
  4053ec:	f04f 0a10 	mov.w	sl, #16
  4053f0:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  4053f4:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  4053f8:	e004      	b.n	405404 <_svfprintf_r+0xc64>
  4053fa:	3f10      	subs	r7, #16
  4053fc:	2f10      	cmp	r7, #16
  4053fe:	f106 0608 	add.w	r6, r6, #8
  405402:	dd15      	ble.n	405430 <_svfprintf_r+0xc90>
  405404:	3401      	adds	r4, #1
  405406:	3310      	adds	r3, #16
  405408:	2c07      	cmp	r4, #7
  40540a:	932d      	str	r3, [sp, #180]	; 0xb4
  40540c:	942c      	str	r4, [sp, #176]	; 0xb0
  40540e:	e886 0420 	stmia.w	r6, {r5, sl}
  405412:	ddf2      	ble.n	4053fa <_svfprintf_r+0xc5a>
  405414:	4640      	mov	r0, r8
  405416:	4659      	mov	r1, fp
  405418:	aa2b      	add	r2, sp, #172	; 0xac
  40541a:	f004 feb1 	bl	40a180 <__ssprint_r>
  40541e:	2800      	cmp	r0, #0
  405420:	f47f aad6 	bne.w	4049d0 <_svfprintf_r+0x230>
  405424:	3f10      	subs	r7, #16
  405426:	2f10      	cmp	r7, #16
  405428:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
  40542a:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  40542c:	ae38      	add	r6, sp, #224	; 0xe0
  40542e:	dce9      	bgt.n	405404 <_svfprintf_r+0xc64>
  405430:	4698      	mov	r8, r3
  405432:	3401      	adds	r4, #1
  405434:	44b8      	add	r8, r7
  405436:	2c07      	cmp	r4, #7
  405438:	f8cd 80b4 	str.w	r8, [sp, #180]	; 0xb4
  40543c:	942c      	str	r4, [sp, #176]	; 0xb0
  40543e:	e886 00a0 	stmia.w	r6, {r5, r7}
  405442:	f77f af1e 	ble.w	405282 <_svfprintf_r+0xae2>
  405446:	980d      	ldr	r0, [sp, #52]	; 0x34
  405448:	990c      	ldr	r1, [sp, #48]	; 0x30
  40544a:	aa2b      	add	r2, sp, #172	; 0xac
  40544c:	f004 fe98 	bl	40a180 <__ssprint_r>
  405450:	2800      	cmp	r0, #0
  405452:	f47f aabd 	bne.w	4049d0 <_svfprintf_r+0x230>
  405456:	f8dd 80b4 	ldr.w	r8, [sp, #180]	; 0xb4
  40545a:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  40545c:	ae38      	add	r6, sp, #224	; 0xe0
  40545e:	e711      	b.n	405284 <_svfprintf_r+0xae4>
  405460:	4694      	mov	ip, r2
  405462:	3301      	adds	r3, #1
  405464:	44a4      	add	ip, r4
  405466:	2b07      	cmp	r3, #7
  405468:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40546c:	932c      	str	r3, [sp, #176]	; 0xb0
  40546e:	6035      	str	r5, [r6, #0]
  405470:	6074      	str	r4, [r6, #4]
  405472:	f77f ac06 	ble.w	404c82 <_svfprintf_r+0x4e2>
  405476:	e713      	b.n	4052a0 <_svfprintf_r+0xb00>
  405478:	f10d 0bdf 	add.w	fp, sp, #223	; 0xdf
  40547c:	4620      	mov	r0, r4
  40547e:	4629      	mov	r1, r5
  405480:	220a      	movs	r2, #10
  405482:	2300      	movs	r3, #0
  405484:	f005 f8ee 	bl	40a664 <__aeabi_uldivmod>
  405488:	3230      	adds	r2, #48	; 0x30
  40548a:	f88b 2000 	strb.w	r2, [fp]
  40548e:	4620      	mov	r0, r4
  405490:	4629      	mov	r1, r5
  405492:	220a      	movs	r2, #10
  405494:	2300      	movs	r3, #0
  405496:	f005 f8e5 	bl	40a664 <__aeabi_uldivmod>
  40549a:	4604      	mov	r4, r0
  40549c:	460d      	mov	r5, r1
  40549e:	ea54 0c05 	orrs.w	ip, r4, r5
  4054a2:	465f      	mov	r7, fp
  4054a4:	f10b 3bff 	add.w	fp, fp, #4294967295
  4054a8:	d1e8      	bne.n	40547c <_svfprintf_r+0xcdc>
  4054aa:	9d08      	ldr	r5, [sp, #32]
  4054ac:	1bec      	subs	r4, r5, r7
  4054ae:	f7ff bb05 	b.w	404abc <_svfprintf_r+0x31c>
  4054b2:	9d10      	ldr	r5, [sp, #64]	; 0x40
  4054b4:	2301      	movs	r3, #1
  4054b6:	682c      	ldr	r4, [r5, #0]
  4054b8:	3504      	adds	r5, #4
  4054ba:	9510      	str	r5, [sp, #64]	; 0x40
  4054bc:	2500      	movs	r5, #0
  4054be:	f7ff bad9 	b.w	404a74 <_svfprintf_r+0x2d4>
  4054c2:	9d10      	ldr	r5, [sp, #64]	; 0x40
  4054c4:	682c      	ldr	r4, [r5, #0]
  4054c6:	3504      	adds	r5, #4
  4054c8:	9510      	str	r5, [sp, #64]	; 0x40
  4054ca:	2500      	movs	r5, #0
  4054cc:	f7ff bad2 	b.w	404a74 <_svfprintf_r+0x2d4>
  4054d0:	9d10      	ldr	r5, [sp, #64]	; 0x40
  4054d2:	682c      	ldr	r4, [r5, #0]
  4054d4:	3504      	adds	r5, #4
  4054d6:	9510      	str	r5, [sp, #64]	; 0x40
  4054d8:	17e5      	asrs	r5, r4, #31
  4054da:	4622      	mov	r2, r4
  4054dc:	462b      	mov	r3, r5
  4054de:	2a00      	cmp	r2, #0
  4054e0:	f173 0c00 	sbcs.w	ip, r3, #0
  4054e4:	f6bf ac6c 	bge.w	404dc0 <_svfprintf_r+0x620>
  4054e8:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  4054ec:	4264      	negs	r4, r4
  4054ee:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  4054f2:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  4054f6:	2301      	movs	r3, #1
  4054f8:	f7ff bac0 	b.w	404a7c <_svfprintf_r+0x2dc>
  4054fc:	980d      	ldr	r0, [sp, #52]	; 0x34
  4054fe:	990c      	ldr	r1, [sp, #48]	; 0x30
  405500:	aa2b      	add	r2, sp, #172	; 0xac
  405502:	f004 fe3d 	bl	40a180 <__ssprint_r>
  405506:	2800      	cmp	r0, #0
  405508:	f47f aa62 	bne.w	4049d0 <_svfprintf_r+0x230>
  40550c:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  405510:	ae38      	add	r6, sp, #224	; 0xe0
  405512:	9d14      	ldr	r5, [sp, #80]	; 0x50
  405514:	9c25      	ldr	r4, [sp, #148]	; 0x94
  405516:	442f      	add	r7, r5
  405518:	9d11      	ldr	r5, [sp, #68]	; 0x44
  40551a:	42ac      	cmp	r4, r5
  40551c:	db42      	blt.n	4055a4 <_svfprintf_r+0xe04>
  40551e:	9d09      	ldr	r5, [sp, #36]	; 0x24
  405520:	07e9      	lsls	r1, r5, #31
  405522:	d43f      	bmi.n	4055a4 <_svfprintf_r+0xe04>
  405524:	9811      	ldr	r0, [sp, #68]	; 0x44
  405526:	ebc7 050a 	rsb	r5, r7, sl
  40552a:	1b04      	subs	r4, r0, r4
  40552c:	42ac      	cmp	r4, r5
  40552e:	bfb8      	it	lt
  405530:	4625      	movlt	r5, r4
  405532:	2d00      	cmp	r5, #0
  405534:	dd0b      	ble.n	40554e <_svfprintf_r+0xdae>
  405536:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  405538:	44ac      	add	ip, r5
  40553a:	3301      	adds	r3, #1
  40553c:	2b07      	cmp	r3, #7
  40553e:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  405542:	6037      	str	r7, [r6, #0]
  405544:	6075      	str	r5, [r6, #4]
  405546:	932c      	str	r3, [sp, #176]	; 0xb0
  405548:	f300 824c 	bgt.w	4059e4 <_svfprintf_r+0x1244>
  40554c:	3608      	adds	r6, #8
  40554e:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
  405552:	1b64      	subs	r4, r4, r5
  405554:	2c00      	cmp	r4, #0
  405556:	f77f ab95 	ble.w	404c84 <_svfprintf_r+0x4e4>
  40555a:	2c10      	cmp	r4, #16
  40555c:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40555e:	4d50      	ldr	r5, [pc, #320]	; (4056a0 <_svfprintf_r+0xf00>)
  405560:	f77f af7f 	ble.w	405462 <_svfprintf_r+0xcc2>
  405564:	2710      	movs	r7, #16
  405566:	4662      	mov	r2, ip
  405568:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  40556c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
  405570:	e004      	b.n	40557c <_svfprintf_r+0xddc>
  405572:	3608      	adds	r6, #8
  405574:	3c10      	subs	r4, #16
  405576:	2c10      	cmp	r4, #16
  405578:	f77f af72 	ble.w	405460 <_svfprintf_r+0xcc0>
  40557c:	3301      	adds	r3, #1
  40557e:	3210      	adds	r2, #16
  405580:	2b07      	cmp	r3, #7
  405582:	922d      	str	r2, [sp, #180]	; 0xb4
  405584:	932c      	str	r3, [sp, #176]	; 0xb0
  405586:	e886 00a0 	stmia.w	r6, {r5, r7}
  40558a:	ddf2      	ble.n	405572 <_svfprintf_r+0xdd2>
  40558c:	4640      	mov	r0, r8
  40558e:	4651      	mov	r1, sl
  405590:	aa2b      	add	r2, sp, #172	; 0xac
  405592:	f004 fdf5 	bl	40a180 <__ssprint_r>
  405596:	2800      	cmp	r0, #0
  405598:	f47f aa1a 	bne.w	4049d0 <_svfprintf_r+0x230>
  40559c:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  40559e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  4055a0:	ae38      	add	r6, sp, #224	; 0xe0
  4055a2:	e7e7      	b.n	405574 <_svfprintf_r+0xdd4>
  4055a4:	9d18      	ldr	r5, [sp, #96]	; 0x60
  4055a6:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  4055a8:	44ac      	add	ip, r5
  4055aa:	9d15      	ldr	r5, [sp, #84]	; 0x54
  4055ac:	3301      	adds	r3, #1
  4055ae:	6035      	str	r5, [r6, #0]
  4055b0:	9d18      	ldr	r5, [sp, #96]	; 0x60
  4055b2:	2b07      	cmp	r3, #7
  4055b4:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  4055b8:	6075      	str	r5, [r6, #4]
  4055ba:	932c      	str	r3, [sp, #176]	; 0xb0
  4055bc:	f300 81f4 	bgt.w	4059a8 <_svfprintf_r+0x1208>
  4055c0:	3608      	adds	r6, #8
  4055c2:	e7af      	b.n	405524 <_svfprintf_r+0xd84>
  4055c4:	9d09      	ldr	r5, [sp, #36]	; 0x24
  4055c6:	07ea      	lsls	r2, r5, #31
  4055c8:	f53f ae2a 	bmi.w	405220 <_svfprintf_r+0xa80>
  4055cc:	3401      	adds	r4, #1
  4055ce:	f10c 0801 	add.w	r8, ip, #1
  4055d2:	2301      	movs	r3, #1
  4055d4:	2c07      	cmp	r4, #7
  4055d6:	f8cd 80b4 	str.w	r8, [sp, #180]	; 0xb4
  4055da:	942c      	str	r4, [sp, #176]	; 0xb0
  4055dc:	6037      	str	r7, [r6, #0]
  4055de:	6073      	str	r3, [r6, #4]
  4055e0:	f77f ae4f 	ble.w	405282 <_svfprintf_r+0xae2>
  4055e4:	e72f      	b.n	405446 <_svfprintf_r+0xca6>
  4055e6:	980d      	ldr	r0, [sp, #52]	; 0x34
  4055e8:	990c      	ldr	r1, [sp, #48]	; 0x30
  4055ea:	aa2b      	add	r2, sp, #172	; 0xac
  4055ec:	f004 fdc8 	bl	40a180 <__ssprint_r>
  4055f0:	2800      	cmp	r0, #0
  4055f2:	f47f a9ed 	bne.w	4049d0 <_svfprintf_r+0x230>
  4055f6:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
  4055f8:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  4055fa:	ae38      	add	r6, sp, #224	; 0xe0
  4055fc:	e61c      	b.n	405238 <_svfprintf_r+0xa98>
  4055fe:	980d      	ldr	r0, [sp, #52]	; 0x34
  405600:	990c      	ldr	r1, [sp, #48]	; 0x30
  405602:	aa2b      	add	r2, sp, #172	; 0xac
  405604:	f004 fdbc 	bl	40a180 <__ssprint_r>
  405608:	2800      	cmp	r0, #0
  40560a:	f47f a9e1 	bne.w	4049d0 <_svfprintf_r+0x230>
  40560e:	f8dd 80b4 	ldr.w	r8, [sp, #180]	; 0xb4
  405612:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  405614:	ae38      	add	r6, sp, #224	; 0xe0
  405616:	e61e      	b.n	405256 <_svfprintf_r+0xab6>
  405618:	980d      	ldr	r0, [sp, #52]	; 0x34
  40561a:	990c      	ldr	r1, [sp, #48]	; 0x30
  40561c:	aa2b      	add	r2, sp, #172	; 0xac
  40561e:	f004 fdaf 	bl	40a180 <__ssprint_r>
  405622:	2800      	cmp	r0, #0
  405624:	f47f a9d4 	bne.w	4049d0 <_svfprintf_r+0x230>
  405628:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40562c:	ae38      	add	r6, sp, #224	; 0xe0
  40562e:	f7ff bad7 	b.w	404be0 <_svfprintf_r+0x440>
  405632:	f004 fc9b 	bl	409f6c <__fpclassifyd>
  405636:	2800      	cmp	r0, #0
  405638:	f040 80bb 	bne.w	4057b2 <_svfprintf_r+0x1012>
  40563c:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40563e:	4f19      	ldr	r7, [pc, #100]	; (4056a4 <_svfprintf_r+0xf04>)
  405640:	4b19      	ldr	r3, [pc, #100]	; (4056a8 <_svfprintf_r+0xf08>)
  405642:	f04f 0c03 	mov.w	ip, #3
  405646:	f024 0480 	bic.w	r4, r4, #128	; 0x80
  40564a:	9409      	str	r4, [sp, #36]	; 0x24
  40564c:	900a      	str	r0, [sp, #40]	; 0x28
  40564e:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  405652:	9014      	str	r0, [sp, #80]	; 0x50
  405654:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
  405658:	bfd8      	it	le
  40565a:	461f      	movle	r7, r3
  40565c:	4664      	mov	r4, ip
  40565e:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  405662:	f7ff ba34 	b.w	404ace <_svfprintf_r+0x32e>
  405666:	9c09      	ldr	r4, [sp, #36]	; 0x24
  405668:	0664      	lsls	r4, r4, #25
  40566a:	f140 8150 	bpl.w	40590e <_svfprintf_r+0x116e>
  40566e:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  405672:	2500      	movs	r5, #0
  405674:	f8bc 4000 	ldrh.w	r4, [ip]
  405678:	f10c 0c04 	add.w	ip, ip, #4
  40567c:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  405680:	f7ff b9e4 	b.w	404a4c <_svfprintf_r+0x2ac>
  405684:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  405688:	f01c 0f10 	tst.w	ip, #16
  40568c:	f000 8146 	beq.w	40591c <_svfprintf_r+0x117c>
  405690:	9c10      	ldr	r4, [sp, #64]	; 0x40
  405692:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  405694:	6823      	ldr	r3, [r4, #0]
  405696:	3404      	adds	r4, #4
  405698:	9410      	str	r4, [sp, #64]	; 0x40
  40569a:	601d      	str	r5, [r3, #0]
  40569c:	f7ff b8a6 	b.w	4047ec <_svfprintf_r+0x4c>
  4056a0:	0040ad30 	.word	0x0040ad30
  4056a4:	0040ad4c 	.word	0x0040ad4c
  4056a8:	0040ad48 	.word	0x0040ad48
  4056ac:	462c      	mov	r4, r5
  4056ae:	463d      	mov	r5, r7
  4056b0:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  4056b2:	4694      	mov	ip, r2
  4056b4:	3301      	adds	r3, #1
  4056b6:	44a4      	add	ip, r4
  4056b8:	2b07      	cmp	r3, #7
  4056ba:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  4056be:	932c      	str	r3, [sp, #176]	; 0xb0
  4056c0:	6035      	str	r5, [r6, #0]
  4056c2:	6074      	str	r4, [r6, #4]
  4056c4:	f73f af1a 	bgt.w	4054fc <_svfprintf_r+0xd5c>
  4056c8:	3608      	adds	r6, #8
  4056ca:	e722      	b.n	405512 <_svfprintf_r+0xd72>
  4056cc:	980d      	ldr	r0, [sp, #52]	; 0x34
  4056ce:	990c      	ldr	r1, [sp, #48]	; 0x30
  4056d0:	aa2b      	add	r2, sp, #172	; 0xac
  4056d2:	f004 fd55 	bl	40a180 <__ssprint_r>
  4056d6:	2800      	cmp	r0, #0
  4056d8:	f47f a97a 	bne.w	4049d0 <_svfprintf_r+0x230>
  4056dc:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  4056e0:	ae38      	add	r6, sp, #224	; 0xe0
  4056e2:	e507      	b.n	4050f4 <_svfprintf_r+0x954>
  4056e4:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
  4056e6:	49b7      	ldr	r1, [pc, #732]	; (4059c4 <_svfprintf_r+0x1224>)
  4056e8:	3201      	adds	r2, #1
  4056ea:	f10c 0c01 	add.w	ip, ip, #1
  4056ee:	2001      	movs	r0, #1
  4056f0:	2a07      	cmp	r2, #7
  4056f2:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  4056f6:	922c      	str	r2, [sp, #176]	; 0xb0
  4056f8:	6031      	str	r1, [r6, #0]
  4056fa:	6070      	str	r0, [r6, #4]
  4056fc:	f300 80f7 	bgt.w	4058ee <_svfprintf_r+0x114e>
  405700:	3608      	adds	r6, #8
  405702:	461c      	mov	r4, r3
  405704:	b92c      	cbnz	r4, 405712 <_svfprintf_r+0xf72>
  405706:	9d11      	ldr	r5, [sp, #68]	; 0x44
  405708:	b91d      	cbnz	r5, 405712 <_svfprintf_r+0xf72>
  40570a:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40570c:	07e8      	lsls	r0, r5, #31
  40570e:	f57f aab9 	bpl.w	404c84 <_svfprintf_r+0x4e4>
  405712:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  405714:	9d15      	ldr	r5, [sp, #84]	; 0x54
  405716:	9918      	ldr	r1, [sp, #96]	; 0x60
  405718:	3301      	adds	r3, #1
  40571a:	6035      	str	r5, [r6, #0]
  40571c:	9d18      	ldr	r5, [sp, #96]	; 0x60
  40571e:	4461      	add	r1, ip
  405720:	2b07      	cmp	r3, #7
  405722:	912d      	str	r1, [sp, #180]	; 0xb4
  405724:	6075      	str	r5, [r6, #4]
  405726:	932c      	str	r3, [sp, #176]	; 0xb0
  405728:	f300 81de 	bgt.w	405ae8 <_svfprintf_r+0x1348>
  40572c:	f106 0208 	add.w	r2, r6, #8
  405730:	4264      	negs	r4, r4
  405732:	2c00      	cmp	r4, #0
  405734:	f340 810b 	ble.w	40594e <_svfprintf_r+0x11ae>
  405738:	2c10      	cmp	r4, #16
  40573a:	4da3      	ldr	r5, [pc, #652]	; (4059c8 <_svfprintf_r+0x1228>)
  40573c:	f340 8148 	ble.w	4059d0 <_svfprintf_r+0x1230>
  405740:	46a3      	mov	fp, r4
  405742:	2610      	movs	r6, #16
  405744:	460c      	mov	r4, r1
  405746:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  40574a:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
  40574e:	e006      	b.n	40575e <_svfprintf_r+0xfbe>
  405750:	3208      	adds	r2, #8
  405752:	f1ab 0b10 	sub.w	fp, fp, #16
  405756:	f1bb 0f10 	cmp.w	fp, #16
  40575a:	f340 8137 	ble.w	4059cc <_svfprintf_r+0x122c>
  40575e:	3301      	adds	r3, #1
  405760:	3410      	adds	r4, #16
  405762:	2b07      	cmp	r3, #7
  405764:	942d      	str	r4, [sp, #180]	; 0xb4
  405766:	932c      	str	r3, [sp, #176]	; 0xb0
  405768:	e882 0060 	stmia.w	r2, {r5, r6}
  40576c:	ddf0      	ble.n	405750 <_svfprintf_r+0xfb0>
  40576e:	4640      	mov	r0, r8
  405770:	4651      	mov	r1, sl
  405772:	aa2b      	add	r2, sp, #172	; 0xac
  405774:	f004 fd04 	bl	40a180 <__ssprint_r>
  405778:	2800      	cmp	r0, #0
  40577a:	f47f a929 	bne.w	4049d0 <_svfprintf_r+0x230>
  40577e:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
  405780:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  405782:	aa38      	add	r2, sp, #224	; 0xe0
  405784:	e7e5      	b.n	405752 <_svfprintf_r+0xfb2>
  405786:	9c09      	ldr	r4, [sp, #36]	; 0x24
  405788:	f109 0901 	add.w	r9, r9, #1
  40578c:	f044 0420 	orr.w	r4, r4, #32
  405790:	9409      	str	r4, [sp, #36]	; 0x24
  405792:	f893 8001 	ldrb.w	r8, [r3, #1]
  405796:	f7ff b85f 	b.w	404858 <_svfprintf_r+0xb8>
  40579a:	980d      	ldr	r0, [sp, #52]	; 0x34
  40579c:	990c      	ldr	r1, [sp, #48]	; 0x30
  40579e:	aa2b      	add	r2, sp, #172	; 0xac
  4057a0:	f004 fcee 	bl	40a180 <__ssprint_r>
  4057a4:	2800      	cmp	r0, #0
  4057a6:	f47f a913 	bne.w	4049d0 <_svfprintf_r+0x230>
  4057aa:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  4057ae:	ae38      	add	r6, sp, #224	; 0xe0
  4057b0:	e4b6      	b.n	405120 <_svfprintf_r+0x980>
  4057b2:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  4057b4:	f028 0a20 	bic.w	sl, r8, #32
  4057b8:	3501      	adds	r5, #1
  4057ba:	f000 80a5 	beq.w	405908 <_svfprintf_r+0x1168>
  4057be:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
  4057c2:	d104      	bne.n	4057ce <_svfprintf_r+0x102e>
  4057c4:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  4057c6:	2d00      	cmp	r5, #0
  4057c8:	bf08      	it	eq
  4057ca:	2501      	moveq	r5, #1
  4057cc:	950a      	str	r5, [sp, #40]	; 0x28
  4057ce:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  4057d2:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  4057d6:	f44c 7c80 	orr.w	ip, ip, #256	; 0x100
  4057da:	2b00      	cmp	r3, #0
  4057dc:	f8cd c048 	str.w	ip, [sp, #72]	; 0x48
  4057e0:	f2c0 819c 	blt.w	405b1c <_svfprintf_r+0x137c>
  4057e4:	e9dd 4516 	ldrd	r4, r5, [sp, #88]	; 0x58
  4057e8:	e9cd 4520 	strd	r4, r5, [sp, #128]	; 0x80
  4057ec:	f04f 0b00 	mov.w	fp, #0
  4057f0:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
  4057f4:	f000 819b 	beq.w	405b2e <_svfprintf_r+0x138e>
  4057f8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
  4057fc:	f000 81a9 	beq.w	405b52 <_svfprintf_r+0x13b2>
  405800:	f1ba 0f45 	cmp.w	sl, #69	; 0x45
  405804:	bf0a      	itet	eq
  405806:	9c0a      	ldreq	r4, [sp, #40]	; 0x28
  405808:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  40580a:	1c65      	addeq	r5, r4, #1
  40580c:	2002      	movs	r0, #2
  40580e:	a925      	add	r1, sp, #148	; 0x94
  405810:	aa26      	add	r2, sp, #152	; 0x98
  405812:	ab29      	add	r3, sp, #164	; 0xa4
  405814:	e88d 0021 	stmia.w	sp, {r0, r5}
  405818:	9203      	str	r2, [sp, #12]
  40581a:	9304      	str	r3, [sp, #16]
  40581c:	9102      	str	r1, [sp, #8]
  40581e:	980d      	ldr	r0, [sp, #52]	; 0x34
  405820:	e9dd 2320 	ldrd	r2, r3, [sp, #128]	; 0x80
  405824:	f001 f9dc 	bl	406be0 <_dtoa_r>
  405828:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
  40582c:	4607      	mov	r7, r0
  40582e:	d002      	beq.n	405836 <_svfprintf_r+0x1096>
  405830:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
  405834:	d105      	bne.n	405842 <_svfprintf_r+0x10a2>
  405836:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40583a:	f01c 0f01 	tst.w	ip, #1
  40583e:	f000 819c 	beq.w	405b7a <_svfprintf_r+0x13da>
  405842:	f1ba 0f46 	cmp.w	sl, #70	; 0x46
  405846:	eb07 0405 	add.w	r4, r7, r5
  40584a:	f000 811c 	beq.w	405a86 <_svfprintf_r+0x12e6>
  40584e:	e9dd 0120 	ldrd	r0, r1, [sp, #128]	; 0x80
  405852:	2200      	movs	r2, #0
  405854:	2300      	movs	r3, #0
  405856:	f7fd faef 	bl	402e38 <__aeabi_dcmpeq>
  40585a:	2800      	cmp	r0, #0
  40585c:	f040 8105 	bne.w	405a6a <_svfprintf_r+0x12ca>
  405860:	9b29      	ldr	r3, [sp, #164]	; 0xa4
  405862:	429c      	cmp	r4, r3
  405864:	d906      	bls.n	405874 <_svfprintf_r+0x10d4>
  405866:	2130      	movs	r1, #48	; 0x30
  405868:	1c5a      	adds	r2, r3, #1
  40586a:	9229      	str	r2, [sp, #164]	; 0xa4
  40586c:	7019      	strb	r1, [r3, #0]
  40586e:	9b29      	ldr	r3, [sp, #164]	; 0xa4
  405870:	429c      	cmp	r4, r3
  405872:	d8f9      	bhi.n	405868 <_svfprintf_r+0x10c8>
  405874:	1bdb      	subs	r3, r3, r7
  405876:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
  40587a:	9311      	str	r3, [sp, #68]	; 0x44
  40587c:	f000 80ed 	beq.w	405a5a <_svfprintf_r+0x12ba>
  405880:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
  405884:	f340 81f2 	ble.w	405c6c <_svfprintf_r+0x14cc>
  405888:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
  40588c:	f000 8168 	beq.w	405b60 <_svfprintf_r+0x13c0>
  405890:	9c25      	ldr	r4, [sp, #148]	; 0x94
  405892:	9414      	str	r4, [sp, #80]	; 0x50
  405894:	9c11      	ldr	r4, [sp, #68]	; 0x44
  405896:	9d14      	ldr	r5, [sp, #80]	; 0x50
  405898:	42ac      	cmp	r4, r5
  40589a:	f300 8132 	bgt.w	405b02 <_svfprintf_r+0x1362>
  40589e:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  4058a2:	f01c 0f01 	tst.w	ip, #1
  4058a6:	f040 81ad 	bne.w	405c04 <_svfprintf_r+0x1464>
  4058aa:	ea25 73e5 	bic.w	r3, r5, r5, asr #31
  4058ae:	462c      	mov	r4, r5
  4058b0:	f04f 0867 	mov.w	r8, #103	; 0x67
  4058b4:	f1bb 0f00 	cmp.w	fp, #0
  4058b8:	f040 80b2 	bne.w	405a20 <_svfprintf_r+0x1280>
  4058bc:	9d12      	ldr	r5, [sp, #72]	; 0x48
  4058be:	930b      	str	r3, [sp, #44]	; 0x2c
  4058c0:	9509      	str	r5, [sp, #36]	; 0x24
  4058c2:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
  4058c6:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  4058ca:	f7ff b900 	b.w	404ace <_svfprintf_r+0x32e>
  4058ce:	980d      	ldr	r0, [sp, #52]	; 0x34
  4058d0:	2140      	movs	r1, #64	; 0x40
  4058d2:	f003 f957 	bl	408b84 <_malloc_r>
  4058d6:	6020      	str	r0, [r4, #0]
  4058d8:	6120      	str	r0, [r4, #16]
  4058da:	2800      	cmp	r0, #0
  4058dc:	f000 81bf 	beq.w	405c5e <_svfprintf_r+0x14be>
  4058e0:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
  4058e4:	2340      	movs	r3, #64	; 0x40
  4058e6:	f8cc 3014 	str.w	r3, [ip, #20]
  4058ea:	f7fe bf6f 	b.w	4047cc <_svfprintf_r+0x2c>
  4058ee:	980d      	ldr	r0, [sp, #52]	; 0x34
  4058f0:	990c      	ldr	r1, [sp, #48]	; 0x30
  4058f2:	aa2b      	add	r2, sp, #172	; 0xac
  4058f4:	f004 fc44 	bl	40a180 <__ssprint_r>
  4058f8:	2800      	cmp	r0, #0
  4058fa:	f47f a869 	bne.w	4049d0 <_svfprintf_r+0x230>
  4058fe:	9c25      	ldr	r4, [sp, #148]	; 0x94
  405900:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  405904:	ae38      	add	r6, sp, #224	; 0xe0
  405906:	e6fd      	b.n	405704 <_svfprintf_r+0xf64>
  405908:	2406      	movs	r4, #6
  40590a:	940a      	str	r4, [sp, #40]	; 0x28
  40590c:	e75f      	b.n	4057ce <_svfprintf_r+0x102e>
  40590e:	9d10      	ldr	r5, [sp, #64]	; 0x40
  405910:	682c      	ldr	r4, [r5, #0]
  405912:	3504      	adds	r5, #4
  405914:	9510      	str	r5, [sp, #64]	; 0x40
  405916:	2500      	movs	r5, #0
  405918:	f7ff b898 	b.w	404a4c <_svfprintf_r+0x2ac>
  40591c:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  405920:	f01c 0f40 	tst.w	ip, #64	; 0x40
  405924:	f000 8087 	beq.w	405a36 <_svfprintf_r+0x1296>
  405928:	9c10      	ldr	r4, [sp, #64]	; 0x40
  40592a:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  40592c:	6823      	ldr	r3, [r4, #0]
  40592e:	3404      	adds	r4, #4
  405930:	9410      	str	r4, [sp, #64]	; 0x40
  405932:	801d      	strh	r5, [r3, #0]
  405934:	f7fe bf5a 	b.w	4047ec <_svfprintf_r+0x4c>
  405938:	980d      	ldr	r0, [sp, #52]	; 0x34
  40593a:	990c      	ldr	r1, [sp, #48]	; 0x30
  40593c:	aa2b      	add	r2, sp, #172	; 0xac
  40593e:	f004 fc1f 	bl	40a180 <__ssprint_r>
  405942:	2800      	cmp	r0, #0
  405944:	f47f a844 	bne.w	4049d0 <_svfprintf_r+0x230>
  405948:	992d      	ldr	r1, [sp, #180]	; 0xb4
  40594a:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40594c:	aa38      	add	r2, sp, #224	; 0xe0
  40594e:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
  405952:	3301      	adds	r3, #1
  405954:	9c11      	ldr	r4, [sp, #68]	; 0x44
  405956:	448c      	add	ip, r1
  405958:	2b07      	cmp	r3, #7
  40595a:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40595e:	932c      	str	r3, [sp, #176]	; 0xb0
  405960:	6017      	str	r7, [r2, #0]
  405962:	6054      	str	r4, [r2, #4]
  405964:	f73f ac9c 	bgt.w	4052a0 <_svfprintf_r+0xb00>
  405968:	f102 0608 	add.w	r6, r2, #8
  40596c:	f7ff b98a 	b.w	404c84 <_svfprintf_r+0x4e4>
  405970:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  405974:	f004 fb7a 	bl	40a06c <strlen>
  405978:	9510      	str	r5, [sp, #64]	; 0x40
  40597a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40597c:	ea20 7ce0 	bic.w	ip, r0, r0, asr #31
  405980:	4604      	mov	r4, r0
  405982:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  405986:	9514      	str	r5, [sp, #80]	; 0x50
  405988:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40598c:	f7ff b89f 	b.w	404ace <_svfprintf_r+0x32e>
  405990:	980d      	ldr	r0, [sp, #52]	; 0x34
  405992:	990c      	ldr	r1, [sp, #48]	; 0x30
  405994:	aa2b      	add	r2, sp, #172	; 0xac
  405996:	f004 fbf3 	bl	40a180 <__ssprint_r>
  40599a:	2800      	cmp	r0, #0
  40599c:	f47f a818 	bne.w	4049d0 <_svfprintf_r+0x230>
  4059a0:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  4059a4:	ae38      	add	r6, sp, #224	; 0xe0
  4059a6:	e4d6      	b.n	405356 <_svfprintf_r+0xbb6>
  4059a8:	980d      	ldr	r0, [sp, #52]	; 0x34
  4059aa:	990c      	ldr	r1, [sp, #48]	; 0x30
  4059ac:	aa2b      	add	r2, sp, #172	; 0xac
  4059ae:	f004 fbe7 	bl	40a180 <__ssprint_r>
  4059b2:	2800      	cmp	r0, #0
  4059b4:	f47f a80c 	bne.w	4049d0 <_svfprintf_r+0x230>
  4059b8:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4059ba:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  4059be:	ae38      	add	r6, sp, #224	; 0xe0
  4059c0:	e5b0      	b.n	405524 <_svfprintf_r+0xd84>
  4059c2:	bf00      	nop
  4059c4:	0040ad80 	.word	0x0040ad80
  4059c8:	0040ad30 	.word	0x0040ad30
  4059cc:	4621      	mov	r1, r4
  4059ce:	465c      	mov	r4, fp
  4059d0:	3301      	adds	r3, #1
  4059d2:	4421      	add	r1, r4
  4059d4:	2b07      	cmp	r3, #7
  4059d6:	912d      	str	r1, [sp, #180]	; 0xb4
  4059d8:	932c      	str	r3, [sp, #176]	; 0xb0
  4059da:	6015      	str	r5, [r2, #0]
  4059dc:	6054      	str	r4, [r2, #4]
  4059de:	dcab      	bgt.n	405938 <_svfprintf_r+0x1198>
  4059e0:	3208      	adds	r2, #8
  4059e2:	e7b4      	b.n	40594e <_svfprintf_r+0x11ae>
  4059e4:	980d      	ldr	r0, [sp, #52]	; 0x34
  4059e6:	990c      	ldr	r1, [sp, #48]	; 0x30
  4059e8:	aa2b      	add	r2, sp, #172	; 0xac
  4059ea:	f004 fbc9 	bl	40a180 <__ssprint_r>
  4059ee:	2800      	cmp	r0, #0
  4059f0:	f47e afee 	bne.w	4049d0 <_svfprintf_r+0x230>
  4059f4:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4059f6:	9911      	ldr	r1, [sp, #68]	; 0x44
  4059f8:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  4059fc:	1b0c      	subs	r4, r1, r4
  4059fe:	ae38      	add	r6, sp, #224	; 0xe0
  405a00:	e5a5      	b.n	40554e <_svfprintf_r+0xdae>
  405a02:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  405a04:	46ba      	mov	sl, r7
  405a06:	2c06      	cmp	r4, #6
  405a08:	bf28      	it	cs
  405a0a:	2406      	movcs	r4, #6
  405a0c:	ea24 7ce4 	bic.w	ip, r4, r4, asr #31
  405a10:	970a      	str	r7, [sp, #40]	; 0x28
  405a12:	9714      	str	r7, [sp, #80]	; 0x50
  405a14:	9510      	str	r5, [sp, #64]	; 0x40
  405a16:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  405a1a:	4f97      	ldr	r7, [pc, #604]	; (405c78 <_svfprintf_r+0x14d8>)
  405a1c:	f7ff b857 	b.w	404ace <_svfprintf_r+0x32e>
  405a20:	9d12      	ldr	r5, [sp, #72]	; 0x48
  405a22:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  405a26:	9509      	str	r5, [sp, #36]	; 0x24
  405a28:	2500      	movs	r5, #0
  405a2a:	930b      	str	r3, [sp, #44]	; 0x2c
  405a2c:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  405a30:	950a      	str	r5, [sp, #40]	; 0x28
  405a32:	f7ff b84f 	b.w	404ad4 <_svfprintf_r+0x334>
  405a36:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  405a3a:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  405a3c:	f8dc 3000 	ldr.w	r3, [ip]
  405a40:	f10c 0c04 	add.w	ip, ip, #4
  405a44:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  405a48:	601c      	str	r4, [r3, #0]
  405a4a:	f7fe becf 	b.w	4047ec <_svfprintf_r+0x4c>
  405a4e:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  405a52:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  405a56:	f7ff ba99 	b.w	404f8c <_svfprintf_r+0x7ec>
  405a5a:	9b25      	ldr	r3, [sp, #148]	; 0x94
  405a5c:	1cdc      	adds	r4, r3, #3
  405a5e:	db19      	blt.n	405a94 <_svfprintf_r+0x12f4>
  405a60:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  405a62:	429c      	cmp	r4, r3
  405a64:	db16      	blt.n	405a94 <_svfprintf_r+0x12f4>
  405a66:	9314      	str	r3, [sp, #80]	; 0x50
  405a68:	e714      	b.n	405894 <_svfprintf_r+0x10f4>
  405a6a:	4623      	mov	r3, r4
  405a6c:	e702      	b.n	405874 <_svfprintf_r+0x10d4>
  405a6e:	ea24 7ce4 	bic.w	ip, r4, r4, asr #31
  405a72:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  405a76:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  405a78:	9510      	str	r5, [sp, #64]	; 0x40
  405a7a:	900a      	str	r0, [sp, #40]	; 0x28
  405a7c:	9014      	str	r0, [sp, #80]	; 0x50
  405a7e:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  405a82:	f7ff b824 	b.w	404ace <_svfprintf_r+0x32e>
  405a86:	783b      	ldrb	r3, [r7, #0]
  405a88:	2b30      	cmp	r3, #48	; 0x30
  405a8a:	f000 80ad 	beq.w	405be8 <_svfprintf_r+0x1448>
  405a8e:	9d25      	ldr	r5, [sp, #148]	; 0x94
  405a90:	442c      	add	r4, r5
  405a92:	e6dc      	b.n	40584e <_svfprintf_r+0x10ae>
  405a94:	f1a8 0802 	sub.w	r8, r8, #2
  405a98:	1e59      	subs	r1, r3, #1
  405a9a:	2900      	cmp	r1, #0
  405a9c:	9125      	str	r1, [sp, #148]	; 0x94
  405a9e:	bfba      	itte	lt
  405aa0:	4249      	neglt	r1, r1
  405aa2:	232d      	movlt	r3, #45	; 0x2d
  405aa4:	232b      	movge	r3, #43	; 0x2b
  405aa6:	2909      	cmp	r1, #9
  405aa8:	f88d 809c 	strb.w	r8, [sp, #156]	; 0x9c
  405aac:	f88d 309d 	strb.w	r3, [sp, #157]	; 0x9d
  405ab0:	dc65      	bgt.n	405b7e <_svfprintf_r+0x13de>
  405ab2:	2330      	movs	r3, #48	; 0x30
  405ab4:	3130      	adds	r1, #48	; 0x30
  405ab6:	f88d 309e 	strb.w	r3, [sp, #158]	; 0x9e
  405aba:	f88d 109f 	strb.w	r1, [sp, #159]	; 0x9f
  405abe:	ab28      	add	r3, sp, #160	; 0xa0
  405ac0:	9d11      	ldr	r5, [sp, #68]	; 0x44
  405ac2:	aa27      	add	r2, sp, #156	; 0x9c
  405ac4:	9c11      	ldr	r4, [sp, #68]	; 0x44
  405ac6:	1a9a      	subs	r2, r3, r2
  405ac8:	2d01      	cmp	r5, #1
  405aca:	9219      	str	r2, [sp, #100]	; 0x64
  405acc:	4414      	add	r4, r2
  405ace:	f340 80b7 	ble.w	405c40 <_svfprintf_r+0x14a0>
  405ad2:	3401      	adds	r4, #1
  405ad4:	2500      	movs	r5, #0
  405ad6:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  405ada:	9514      	str	r5, [sp, #80]	; 0x50
  405adc:	e6ea      	b.n	4058b4 <_svfprintf_r+0x1114>
  405ade:	2400      	movs	r4, #0
  405ae0:	4681      	mov	r9, r0
  405ae2:	940a      	str	r4, [sp, #40]	; 0x28
  405ae4:	f7fe beba 	b.w	40485c <_svfprintf_r+0xbc>
  405ae8:	980d      	ldr	r0, [sp, #52]	; 0x34
  405aea:	990c      	ldr	r1, [sp, #48]	; 0x30
  405aec:	aa2b      	add	r2, sp, #172	; 0xac
  405aee:	f004 fb47 	bl	40a180 <__ssprint_r>
  405af2:	2800      	cmp	r0, #0
  405af4:	f47e af6c 	bne.w	4049d0 <_svfprintf_r+0x230>
  405af8:	9c25      	ldr	r4, [sp, #148]	; 0x94
  405afa:	992d      	ldr	r1, [sp, #180]	; 0xb4
  405afc:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  405afe:	aa38      	add	r2, sp, #224	; 0xe0
  405b00:	e616      	b.n	405730 <_svfprintf_r+0xf90>
  405b02:	9c14      	ldr	r4, [sp, #80]	; 0x50
  405b04:	9d11      	ldr	r5, [sp, #68]	; 0x44
  405b06:	2c00      	cmp	r4, #0
  405b08:	bfd4      	ite	le
  405b0a:	f1c4 0402 	rsble	r4, r4, #2
  405b0e:	2401      	movgt	r4, #1
  405b10:	442c      	add	r4, r5
  405b12:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  405b16:	f04f 0867 	mov.w	r8, #103	; 0x67
  405b1a:	e6cb      	b.n	4058b4 <_svfprintf_r+0x1114>
  405b1c:	9917      	ldr	r1, [sp, #92]	; 0x5c
  405b1e:	9816      	ldr	r0, [sp, #88]	; 0x58
  405b20:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  405b24:	9020      	str	r0, [sp, #128]	; 0x80
  405b26:	9121      	str	r1, [sp, #132]	; 0x84
  405b28:	f04f 0b2d 	mov.w	fp, #45	; 0x2d
  405b2c:	e660      	b.n	4057f0 <_svfprintf_r+0x1050>
  405b2e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  405b30:	2003      	movs	r0, #3
  405b32:	a925      	add	r1, sp, #148	; 0x94
  405b34:	aa26      	add	r2, sp, #152	; 0x98
  405b36:	ab29      	add	r3, sp, #164	; 0xa4
  405b38:	9501      	str	r5, [sp, #4]
  405b3a:	9000      	str	r0, [sp, #0]
  405b3c:	9203      	str	r2, [sp, #12]
  405b3e:	9304      	str	r3, [sp, #16]
  405b40:	9102      	str	r1, [sp, #8]
  405b42:	980d      	ldr	r0, [sp, #52]	; 0x34
  405b44:	e9dd 2320 	ldrd	r2, r3, [sp, #128]	; 0x80
  405b48:	f001 f84a 	bl	406be0 <_dtoa_r>
  405b4c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  405b4e:	4607      	mov	r7, r0
  405b50:	e677      	b.n	405842 <_svfprintf_r+0x10a2>
  405b52:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  405b54:	2003      	movs	r0, #3
  405b56:	a925      	add	r1, sp, #148	; 0x94
  405b58:	aa26      	add	r2, sp, #152	; 0x98
  405b5a:	ab29      	add	r3, sp, #164	; 0xa4
  405b5c:	9401      	str	r4, [sp, #4]
  405b5e:	e7ec      	b.n	405b3a <_svfprintf_r+0x139a>
  405b60:	9d25      	ldr	r5, [sp, #148]	; 0x94
  405b62:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  405b64:	2d00      	cmp	r5, #0
  405b66:	9514      	str	r5, [sp, #80]	; 0x50
  405b68:	dd63      	ble.n	405c32 <_svfprintf_r+0x1492>
  405b6a:	bbb4      	cbnz	r4, 405bda <_svfprintf_r+0x143a>
  405b6c:	9d09      	ldr	r5, [sp, #36]	; 0x24
  405b6e:	07e8      	lsls	r0, r5, #31
  405b70:	d433      	bmi.n	405bda <_svfprintf_r+0x143a>
  405b72:	9c14      	ldr	r4, [sp, #80]	; 0x50
  405b74:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  405b78:	e69c      	b.n	4058b4 <_svfprintf_r+0x1114>
  405b7a:	9b29      	ldr	r3, [sp, #164]	; 0xa4
  405b7c:	e67a      	b.n	405874 <_svfprintf_r+0x10d4>
  405b7e:	f10d 02aa 	add.w	r2, sp, #170	; 0xaa
  405b82:	4d3e      	ldr	r5, [pc, #248]	; (405c7c <_svfprintf_r+0x14dc>)
  405b84:	17cb      	asrs	r3, r1, #31
  405b86:	fb85 5001 	smull	r5, r0, r5, r1
  405b8a:	ebc3 00a0 	rsb	r0, r3, r0, asr #2
  405b8e:	eb00 0380 	add.w	r3, r0, r0, lsl #2
  405b92:	eba1 0143 	sub.w	r1, r1, r3, lsl #1
  405b96:	2809      	cmp	r0, #9
  405b98:	4613      	mov	r3, r2
  405b9a:	f101 0230 	add.w	r2, r1, #48	; 0x30
  405b9e:	701a      	strb	r2, [r3, #0]
  405ba0:	4601      	mov	r1, r0
  405ba2:	f103 32ff 	add.w	r2, r3, #4294967295
  405ba6:	dcec      	bgt.n	405b82 <_svfprintf_r+0x13e2>
  405ba8:	f100 0130 	add.w	r1, r0, #48	; 0x30
  405bac:	f10d 04ab 	add.w	r4, sp, #171	; 0xab
  405bb0:	b2c9      	uxtb	r1, r1
  405bb2:	4294      	cmp	r4, r2
  405bb4:	f803 1c01 	strb.w	r1, [r3, #-1]
  405bb8:	d95a      	bls.n	405c70 <_svfprintf_r+0x14d0>
  405bba:	f10d 009d 	add.w	r0, sp, #157	; 0x9d
  405bbe:	461a      	mov	r2, r3
  405bc0:	e001      	b.n	405bc6 <_svfprintf_r+0x1426>
  405bc2:	f812 1b01 	ldrb.w	r1, [r2], #1
  405bc6:	42a2      	cmp	r2, r4
  405bc8:	f800 1f01 	strb.w	r1, [r0, #1]!
  405bcc:	d1f9      	bne.n	405bc2 <_svfprintf_r+0x1422>
  405bce:	f50d 7c90 	add.w	ip, sp, #288	; 0x120
  405bd2:	ebc3 034c 	rsb	r3, r3, ip, lsl #1
  405bd6:	3bf6      	subs	r3, #246	; 0xf6
  405bd8:	e772      	b.n	405ac0 <_svfprintf_r+0x1320>
  405bda:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  405bdc:	1c6c      	adds	r4, r5, #1
  405bde:	9d14      	ldr	r5, [sp, #80]	; 0x50
  405be0:	442c      	add	r4, r5
  405be2:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  405be6:	e665      	b.n	4058b4 <_svfprintf_r+0x1114>
  405be8:	e9dd 0120 	ldrd	r0, r1, [sp, #128]	; 0x80
  405bec:	2200      	movs	r2, #0
  405bee:	2300      	movs	r3, #0
  405bf0:	f7fd f922 	bl	402e38 <__aeabi_dcmpeq>
  405bf4:	2800      	cmp	r0, #0
  405bf6:	f47f af4a 	bne.w	405a8e <_svfprintf_r+0x12ee>
  405bfa:	f1c5 0501 	rsb	r5, r5, #1
  405bfe:	9525      	str	r5, [sp, #148]	; 0x94
  405c00:	442c      	add	r4, r5
  405c02:	e624      	b.n	40584e <_svfprintf_r+0x10ae>
  405c04:	9d14      	ldr	r5, [sp, #80]	; 0x50
  405c06:	f04f 0867 	mov.w	r8, #103	; 0x67
  405c0a:	1c6c      	adds	r4, r5, #1
  405c0c:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  405c10:	e650      	b.n	4058b4 <_svfprintf_r+0x1114>
  405c12:	9d10      	ldr	r5, [sp, #64]	; 0x40
  405c14:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  405c18:	682d      	ldr	r5, [r5, #0]
  405c1a:	f10c 0304 	add.w	r3, ip, #4
  405c1e:	2d00      	cmp	r5, #0
  405c20:	f899 8001 	ldrb.w	r8, [r9, #1]
  405c24:	950a      	str	r5, [sp, #40]	; 0x28
  405c26:	9310      	str	r3, [sp, #64]	; 0x40
  405c28:	4681      	mov	r9, r0
  405c2a:	f6be ae15 	bge.w	404858 <_svfprintf_r+0xb8>
  405c2e:	f7fe be10 	b.w	404852 <_svfprintf_r+0xb2>
  405c32:	b97c      	cbnz	r4, 405c54 <_svfprintf_r+0x14b4>
  405c34:	9d09      	ldr	r5, [sp, #36]	; 0x24
  405c36:	07e9      	lsls	r1, r5, #31
  405c38:	d40c      	bmi.n	405c54 <_svfprintf_r+0x14b4>
  405c3a:	2301      	movs	r3, #1
  405c3c:	461c      	mov	r4, r3
  405c3e:	e639      	b.n	4058b4 <_svfprintf_r+0x1114>
  405c40:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  405c44:	f01c 0301 	ands.w	r3, ip, #1
  405c48:	f47f af43 	bne.w	405ad2 <_svfprintf_r+0x1332>
  405c4c:	9314      	str	r3, [sp, #80]	; 0x50
  405c4e:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  405c52:	e62f      	b.n	4058b4 <_svfprintf_r+0x1114>
  405c54:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  405c56:	1cac      	adds	r4, r5, #2
  405c58:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  405c5c:	e62a      	b.n	4058b4 <_svfprintf_r+0x1114>
  405c5e:	9d0d      	ldr	r5, [sp, #52]	; 0x34
  405c60:	230c      	movs	r3, #12
  405c62:	602b      	str	r3, [r5, #0]
  405c64:	f04f 30ff 	mov.w	r0, #4294967295
  405c68:	f7fe beba 	b.w	4049e0 <_svfprintf_r+0x240>
  405c6c:	9b25      	ldr	r3, [sp, #148]	; 0x94
  405c6e:	e713      	b.n	405a98 <_svfprintf_r+0x12f8>
  405c70:	f10d 039e 	add.w	r3, sp, #158	; 0x9e
  405c74:	e724      	b.n	405ac0 <_svfprintf_r+0x1320>
  405c76:	bf00      	nop
  405c78:	0040ad78 	.word	0x0040ad78
  405c7c:	66666667 	.word	0x66666667

00405c80 <__sprint_r.part.0>:
  405c80:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  405c82:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  405c86:	049c      	lsls	r4, r3, #18
  405c88:	460e      	mov	r6, r1
  405c8a:	4680      	mov	r8, r0
  405c8c:	4691      	mov	r9, r2
  405c8e:	d52a      	bpl.n	405ce6 <__sprint_r.part.0+0x66>
  405c90:	6893      	ldr	r3, [r2, #8]
  405c92:	6812      	ldr	r2, [r2, #0]
  405c94:	f102 0a08 	add.w	sl, r2, #8
  405c98:	b31b      	cbz	r3, 405ce2 <__sprint_r.part.0+0x62>
  405c9a:	e91a 00a0 	ldmdb	sl, {r5, r7}
  405c9e:	08bf      	lsrs	r7, r7, #2
  405ca0:	d017      	beq.n	405cd2 <__sprint_r.part.0+0x52>
  405ca2:	3d04      	subs	r5, #4
  405ca4:	2400      	movs	r4, #0
  405ca6:	e001      	b.n	405cac <__sprint_r.part.0+0x2c>
  405ca8:	42a7      	cmp	r7, r4
  405caa:	d010      	beq.n	405cce <__sprint_r.part.0+0x4e>
  405cac:	4640      	mov	r0, r8
  405cae:	f855 1f04 	ldr.w	r1, [r5, #4]!
  405cb2:	4632      	mov	r2, r6
  405cb4:	f002 f806 	bl	407cc4 <_fputwc_r>
  405cb8:	1c43      	adds	r3, r0, #1
  405cba:	f104 0401 	add.w	r4, r4, #1
  405cbe:	d1f3      	bne.n	405ca8 <__sprint_r.part.0+0x28>
  405cc0:	2300      	movs	r3, #0
  405cc2:	f8c9 3008 	str.w	r3, [r9, #8]
  405cc6:	f8c9 3004 	str.w	r3, [r9, #4]
  405cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405cce:	f8d9 3008 	ldr.w	r3, [r9, #8]
  405cd2:	eba3 0387 	sub.w	r3, r3, r7, lsl #2
  405cd6:	f8c9 3008 	str.w	r3, [r9, #8]
  405cda:	f10a 0a08 	add.w	sl, sl, #8
  405cde:	2b00      	cmp	r3, #0
  405ce0:	d1db      	bne.n	405c9a <__sprint_r.part.0+0x1a>
  405ce2:	2000      	movs	r0, #0
  405ce4:	e7ec      	b.n	405cc0 <__sprint_r.part.0+0x40>
  405ce6:	f002 f967 	bl	407fb8 <__sfvwrite_r>
  405cea:	2300      	movs	r3, #0
  405cec:	f8c9 3008 	str.w	r3, [r9, #8]
  405cf0:	f8c9 3004 	str.w	r3, [r9, #4]
  405cf4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00405cf8 <_vfiprintf_r>:
  405cf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405cfc:	b0b1      	sub	sp, #196	; 0xc4
  405cfe:	461c      	mov	r4, r3
  405d00:	9102      	str	r1, [sp, #8]
  405d02:	4690      	mov	r8, r2
  405d04:	9308      	str	r3, [sp, #32]
  405d06:	9006      	str	r0, [sp, #24]
  405d08:	b118      	cbz	r0, 405d12 <_vfiprintf_r+0x1a>
  405d0a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  405d0c:	2b00      	cmp	r3, #0
  405d0e:	f000 80e8 	beq.w	405ee2 <_vfiprintf_r+0x1ea>
  405d12:	9d02      	ldr	r5, [sp, #8]
  405d14:	89ab      	ldrh	r3, [r5, #12]
  405d16:	b29a      	uxth	r2, r3
  405d18:	0490      	lsls	r0, r2, #18
  405d1a:	d407      	bmi.n	405d2c <_vfiprintf_r+0x34>
  405d1c:	6e6a      	ldr	r2, [r5, #100]	; 0x64
  405d1e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  405d22:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
  405d26:	81ab      	strh	r3, [r5, #12]
  405d28:	b29a      	uxth	r2, r3
  405d2a:	6669      	str	r1, [r5, #100]	; 0x64
  405d2c:	0711      	lsls	r1, r2, #28
  405d2e:	f140 80b7 	bpl.w	405ea0 <_vfiprintf_r+0x1a8>
  405d32:	f8dd b008 	ldr.w	fp, [sp, #8]
  405d36:	f8db 3010 	ldr.w	r3, [fp, #16]
  405d3a:	2b00      	cmp	r3, #0
  405d3c:	f000 80b0 	beq.w	405ea0 <_vfiprintf_r+0x1a8>
  405d40:	f002 021a 	and.w	r2, r2, #26
  405d44:	2a0a      	cmp	r2, #10
  405d46:	f000 80b7 	beq.w	405eb8 <_vfiprintf_r+0x1c0>
  405d4a:	2300      	movs	r3, #0
  405d4c:	f10d 0980 	add.w	r9, sp, #128	; 0x80
  405d50:	930a      	str	r3, [sp, #40]	; 0x28
  405d52:	9315      	str	r3, [sp, #84]	; 0x54
  405d54:	9314      	str	r3, [sp, #80]	; 0x50
  405d56:	9309      	str	r3, [sp, #36]	; 0x24
  405d58:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
  405d5c:	464e      	mov	r6, r9
  405d5e:	f898 3000 	ldrb.w	r3, [r8]
  405d62:	2b00      	cmp	r3, #0
  405d64:	f000 84c8 	beq.w	4066f8 <_vfiprintf_r+0xa00>
  405d68:	2b25      	cmp	r3, #37	; 0x25
  405d6a:	f000 84c5 	beq.w	4066f8 <_vfiprintf_r+0xa00>
  405d6e:	f108 0201 	add.w	r2, r8, #1
  405d72:	e001      	b.n	405d78 <_vfiprintf_r+0x80>
  405d74:	2b25      	cmp	r3, #37	; 0x25
  405d76:	d004      	beq.n	405d82 <_vfiprintf_r+0x8a>
  405d78:	7813      	ldrb	r3, [r2, #0]
  405d7a:	4614      	mov	r4, r2
  405d7c:	3201      	adds	r2, #1
  405d7e:	2b00      	cmp	r3, #0
  405d80:	d1f8      	bne.n	405d74 <_vfiprintf_r+0x7c>
  405d82:	ebc8 0504 	rsb	r5, r8, r4
  405d86:	b195      	cbz	r5, 405dae <_vfiprintf_r+0xb6>
  405d88:	9b14      	ldr	r3, [sp, #80]	; 0x50
  405d8a:	9a15      	ldr	r2, [sp, #84]	; 0x54
  405d8c:	3301      	adds	r3, #1
  405d8e:	442a      	add	r2, r5
  405d90:	2b07      	cmp	r3, #7
  405d92:	f8c6 8000 	str.w	r8, [r6]
  405d96:	6075      	str	r5, [r6, #4]
  405d98:	9215      	str	r2, [sp, #84]	; 0x54
  405d9a:	9314      	str	r3, [sp, #80]	; 0x50
  405d9c:	dd7b      	ble.n	405e96 <_vfiprintf_r+0x19e>
  405d9e:	2a00      	cmp	r2, #0
  405da0:	f040 84d5 	bne.w	40674e <_vfiprintf_r+0xa56>
  405da4:	9809      	ldr	r0, [sp, #36]	; 0x24
  405da6:	9214      	str	r2, [sp, #80]	; 0x50
  405da8:	4428      	add	r0, r5
  405daa:	464e      	mov	r6, r9
  405dac:	9009      	str	r0, [sp, #36]	; 0x24
  405dae:	7823      	ldrb	r3, [r4, #0]
  405db0:	2b00      	cmp	r3, #0
  405db2:	f000 83ed 	beq.w	406590 <_vfiprintf_r+0x898>
  405db6:	2100      	movs	r1, #0
  405db8:	f04f 0200 	mov.w	r2, #0
  405dbc:	f04f 3cff 	mov.w	ip, #4294967295
  405dc0:	7863      	ldrb	r3, [r4, #1]
  405dc2:	f88d 2047 	strb.w	r2, [sp, #71]	; 0x47
  405dc6:	9104      	str	r1, [sp, #16]
  405dc8:	468a      	mov	sl, r1
  405dca:	f104 0801 	add.w	r8, r4, #1
  405dce:	4608      	mov	r0, r1
  405dd0:	4665      	mov	r5, ip
  405dd2:	f108 0801 	add.w	r8, r8, #1
  405dd6:	f1a3 0220 	sub.w	r2, r3, #32
  405dda:	2a58      	cmp	r2, #88	; 0x58
  405ddc:	f200 82d9 	bhi.w	406392 <_vfiprintf_r+0x69a>
  405de0:	e8df f012 	tbh	[pc, r2, lsl #1]
  405de4:	02d702cb 	.word	0x02d702cb
  405de8:	02d202d7 	.word	0x02d202d7
  405dec:	02d702d7 	.word	0x02d702d7
  405df0:	02d702d7 	.word	0x02d702d7
  405df4:	02d702d7 	.word	0x02d702d7
  405df8:	028f0282 	.word	0x028f0282
  405dfc:	008402d7 	.word	0x008402d7
  405e00:	02d70293 	.word	0x02d70293
  405e04:	0196012b 	.word	0x0196012b
  405e08:	01960196 	.word	0x01960196
  405e0c:	01960196 	.word	0x01960196
  405e10:	01960196 	.word	0x01960196
  405e14:	01960196 	.word	0x01960196
  405e18:	02d702d7 	.word	0x02d702d7
  405e1c:	02d702d7 	.word	0x02d702d7
  405e20:	02d702d7 	.word	0x02d702d7
  405e24:	02d702d7 	.word	0x02d702d7
  405e28:	02d702d7 	.word	0x02d702d7
  405e2c:	02d70130 	.word	0x02d70130
  405e30:	02d702d7 	.word	0x02d702d7
  405e34:	02d702d7 	.word	0x02d702d7
  405e38:	02d702d7 	.word	0x02d702d7
  405e3c:	02d702d7 	.word	0x02d702d7
  405e40:	017b02d7 	.word	0x017b02d7
  405e44:	02d702d7 	.word	0x02d702d7
  405e48:	02d702d7 	.word	0x02d702d7
  405e4c:	01a402d7 	.word	0x01a402d7
  405e50:	02d702d7 	.word	0x02d702d7
  405e54:	02d701bf 	.word	0x02d701bf
  405e58:	02d702d7 	.word	0x02d702d7
  405e5c:	02d702d7 	.word	0x02d702d7
  405e60:	02d702d7 	.word	0x02d702d7
  405e64:	02d702d7 	.word	0x02d702d7
  405e68:	01e402d7 	.word	0x01e402d7
  405e6c:	02d701fa 	.word	0x02d701fa
  405e70:	02d702d7 	.word	0x02d702d7
  405e74:	01fa0216 	.word	0x01fa0216
  405e78:	02d702d7 	.word	0x02d702d7
  405e7c:	02d7021b 	.word	0x02d7021b
  405e80:	00890228 	.word	0x00890228
  405e84:	027d0266 	.word	0x027d0266
  405e88:	023a02d7 	.word	0x023a02d7
  405e8c:	011902d7 	.word	0x011902d7
  405e90:	02d702d7 	.word	0x02d702d7
  405e94:	02af      	.short	0x02af
  405e96:	3608      	adds	r6, #8
  405e98:	9809      	ldr	r0, [sp, #36]	; 0x24
  405e9a:	4428      	add	r0, r5
  405e9c:	9009      	str	r0, [sp, #36]	; 0x24
  405e9e:	e786      	b.n	405dae <_vfiprintf_r+0xb6>
  405ea0:	9806      	ldr	r0, [sp, #24]
  405ea2:	9902      	ldr	r1, [sp, #8]
  405ea4:	f000 fd90 	bl	4069c8 <__swsetup_r>
  405ea8:	b9b0      	cbnz	r0, 405ed8 <_vfiprintf_r+0x1e0>
  405eaa:	9d02      	ldr	r5, [sp, #8]
  405eac:	89aa      	ldrh	r2, [r5, #12]
  405eae:	f002 021a 	and.w	r2, r2, #26
  405eb2:	2a0a      	cmp	r2, #10
  405eb4:	f47f af49 	bne.w	405d4a <_vfiprintf_r+0x52>
  405eb8:	f8dd b008 	ldr.w	fp, [sp, #8]
  405ebc:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  405ec0:	2b00      	cmp	r3, #0
  405ec2:	f6ff af42 	blt.w	405d4a <_vfiprintf_r+0x52>
  405ec6:	9806      	ldr	r0, [sp, #24]
  405ec8:	4659      	mov	r1, fp
  405eca:	4642      	mov	r2, r8
  405ecc:	4623      	mov	r3, r4
  405ece:	f000 fd3d 	bl	40694c <__sbprintf>
  405ed2:	b031      	add	sp, #196	; 0xc4
  405ed4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405ed8:	f04f 30ff 	mov.w	r0, #4294967295
  405edc:	b031      	add	sp, #196	; 0xc4
  405ede:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405ee2:	f001 fe59 	bl	407b98 <__sinit>
  405ee6:	e714      	b.n	405d12 <_vfiprintf_r+0x1a>
  405ee8:	4240      	negs	r0, r0
  405eea:	9308      	str	r3, [sp, #32]
  405eec:	f04a 0a04 	orr.w	sl, sl, #4
  405ef0:	f898 3000 	ldrb.w	r3, [r8]
  405ef4:	e76d      	b.n	405dd2 <_vfiprintf_r+0xda>
  405ef6:	f01a 0320 	ands.w	r3, sl, #32
  405efa:	9004      	str	r0, [sp, #16]
  405efc:	46ac      	mov	ip, r5
  405efe:	f000 80f4 	beq.w	4060ea <_vfiprintf_r+0x3f2>
  405f02:	f8dd b020 	ldr.w	fp, [sp, #32]
  405f06:	f10b 0307 	add.w	r3, fp, #7
  405f0a:	f023 0307 	bic.w	r3, r3, #7
  405f0e:	f103 0408 	add.w	r4, r3, #8
  405f12:	9408      	str	r4, [sp, #32]
  405f14:	e9d3 4500 	ldrd	r4, r5, [r3]
  405f18:	2300      	movs	r3, #0
  405f1a:	f04f 0000 	mov.w	r0, #0
  405f1e:	2100      	movs	r1, #0
  405f20:	f88d 0047 	strb.w	r0, [sp, #71]	; 0x47
  405f24:	f8cd c014 	str.w	ip, [sp, #20]
  405f28:	9107      	str	r1, [sp, #28]
  405f2a:	f1bc 0f00 	cmp.w	ip, #0
  405f2e:	bfa8      	it	ge
  405f30:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
  405f34:	ea54 0205 	orrs.w	r2, r4, r5
  405f38:	f040 80ad 	bne.w	406096 <_vfiprintf_r+0x39e>
  405f3c:	f1bc 0f00 	cmp.w	ip, #0
  405f40:	f040 80a9 	bne.w	406096 <_vfiprintf_r+0x39e>
  405f44:	2b00      	cmp	r3, #0
  405f46:	f040 83c0 	bne.w	4066ca <_vfiprintf_r+0x9d2>
  405f4a:	f01a 0f01 	tst.w	sl, #1
  405f4e:	f000 83bc 	beq.w	4066ca <_vfiprintf_r+0x9d2>
  405f52:	2330      	movs	r3, #48	; 0x30
  405f54:	af30      	add	r7, sp, #192	; 0xc0
  405f56:	f807 3d41 	strb.w	r3, [r7, #-65]!
  405f5a:	ebc7 0409 	rsb	r4, r7, r9
  405f5e:	9405      	str	r4, [sp, #20]
  405f60:	f8dd b014 	ldr.w	fp, [sp, #20]
  405f64:	9c07      	ldr	r4, [sp, #28]
  405f66:	45e3      	cmp	fp, ip
  405f68:	bfb8      	it	lt
  405f6a:	46e3      	movlt	fp, ip
  405f6c:	f8cd b00c 	str.w	fp, [sp, #12]
  405f70:	b11c      	cbz	r4, 405f7a <_vfiprintf_r+0x282>
  405f72:	f10b 0b01 	add.w	fp, fp, #1
  405f76:	f8cd b00c 	str.w	fp, [sp, #12]
  405f7a:	f01a 0502 	ands.w	r5, sl, #2
  405f7e:	9507      	str	r5, [sp, #28]
  405f80:	d005      	beq.n	405f8e <_vfiprintf_r+0x296>
  405f82:	f8dd b00c 	ldr.w	fp, [sp, #12]
  405f86:	f10b 0b02 	add.w	fp, fp, #2
  405f8a:	f8cd b00c 	str.w	fp, [sp, #12]
  405f8e:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
  405f92:	930b      	str	r3, [sp, #44]	; 0x2c
  405f94:	f040 821b 	bne.w	4063ce <_vfiprintf_r+0x6d6>
  405f98:	9d04      	ldr	r5, [sp, #16]
  405f9a:	f8dd b00c 	ldr.w	fp, [sp, #12]
  405f9e:	ebcb 0405 	rsb	r4, fp, r5
  405fa2:	2c00      	cmp	r4, #0
  405fa4:	f340 8213 	ble.w	4063ce <_vfiprintf_r+0x6d6>
  405fa8:	2c10      	cmp	r4, #16
  405faa:	f340 8489 	ble.w	4068c0 <_vfiprintf_r+0xbc8>
  405fae:	4dbe      	ldr	r5, [pc, #760]	; (4062a8 <_vfiprintf_r+0x5b0>)
  405fb0:	9a15      	ldr	r2, [sp, #84]	; 0x54
  405fb2:	462b      	mov	r3, r5
  405fb4:	9814      	ldr	r0, [sp, #80]	; 0x50
  405fb6:	4625      	mov	r5, r4
  405fb8:	f04f 0b10 	mov.w	fp, #16
  405fbc:	4664      	mov	r4, ip
  405fbe:	46b4      	mov	ip, r6
  405fc0:	461e      	mov	r6, r3
  405fc2:	e006      	b.n	405fd2 <_vfiprintf_r+0x2da>
  405fc4:	1c83      	adds	r3, r0, #2
  405fc6:	f10c 0c08 	add.w	ip, ip, #8
  405fca:	4608      	mov	r0, r1
  405fcc:	3d10      	subs	r5, #16
  405fce:	2d10      	cmp	r5, #16
  405fd0:	dd11      	ble.n	405ff6 <_vfiprintf_r+0x2fe>
  405fd2:	1c41      	adds	r1, r0, #1
  405fd4:	3210      	adds	r2, #16
  405fd6:	2907      	cmp	r1, #7
  405fd8:	9215      	str	r2, [sp, #84]	; 0x54
  405fda:	e88c 0840 	stmia.w	ip, {r6, fp}
  405fde:	9114      	str	r1, [sp, #80]	; 0x50
  405fe0:	ddf0      	ble.n	405fc4 <_vfiprintf_r+0x2cc>
  405fe2:	2a00      	cmp	r2, #0
  405fe4:	f040 81e6 	bne.w	4063b4 <_vfiprintf_r+0x6bc>
  405fe8:	3d10      	subs	r5, #16
  405fea:	2d10      	cmp	r5, #16
  405fec:	f04f 0301 	mov.w	r3, #1
  405ff0:	4610      	mov	r0, r2
  405ff2:	46cc      	mov	ip, r9
  405ff4:	dced      	bgt.n	405fd2 <_vfiprintf_r+0x2da>
  405ff6:	4631      	mov	r1, r6
  405ff8:	4666      	mov	r6, ip
  405ffa:	46a4      	mov	ip, r4
  405ffc:	462c      	mov	r4, r5
  405ffe:	460d      	mov	r5, r1
  406000:	4422      	add	r2, r4
  406002:	2b07      	cmp	r3, #7
  406004:	9215      	str	r2, [sp, #84]	; 0x54
  406006:	6035      	str	r5, [r6, #0]
  406008:	6074      	str	r4, [r6, #4]
  40600a:	9314      	str	r3, [sp, #80]	; 0x50
  40600c:	f300 836d 	bgt.w	4066ea <_vfiprintf_r+0x9f2>
  406010:	3608      	adds	r6, #8
  406012:	1c59      	adds	r1, r3, #1
  406014:	e1de      	b.n	4063d4 <_vfiprintf_r+0x6dc>
  406016:	f01a 0f20 	tst.w	sl, #32
  40601a:	9004      	str	r0, [sp, #16]
  40601c:	46ac      	mov	ip, r5
  40601e:	f000 808d 	beq.w	40613c <_vfiprintf_r+0x444>
  406022:	9d08      	ldr	r5, [sp, #32]
  406024:	1deb      	adds	r3, r5, #7
  406026:	f023 0307 	bic.w	r3, r3, #7
  40602a:	f103 0b08 	add.w	fp, r3, #8
  40602e:	e9d3 4500 	ldrd	r4, r5, [r3]
  406032:	f8cd b020 	str.w	fp, [sp, #32]
  406036:	2301      	movs	r3, #1
  406038:	e76f      	b.n	405f1a <_vfiprintf_r+0x222>
  40603a:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
  40603e:	f898 3000 	ldrb.w	r3, [r8]
  406042:	e6c6      	b.n	405dd2 <_vfiprintf_r+0xda>
  406044:	f04a 0a10 	orr.w	sl, sl, #16
  406048:	f01a 0f20 	tst.w	sl, #32
  40604c:	9004      	str	r0, [sp, #16]
  40604e:	46ac      	mov	ip, r5
  406050:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  406054:	f000 80c8 	beq.w	4061e8 <_vfiprintf_r+0x4f0>
  406058:	9c08      	ldr	r4, [sp, #32]
  40605a:	1de1      	adds	r1, r4, #7
  40605c:	f021 0107 	bic.w	r1, r1, #7
  406060:	e9d1 2300 	ldrd	r2, r3, [r1]
  406064:	3108      	adds	r1, #8
  406066:	9108      	str	r1, [sp, #32]
  406068:	4614      	mov	r4, r2
  40606a:	461d      	mov	r5, r3
  40606c:	2a00      	cmp	r2, #0
  40606e:	f173 0b00 	sbcs.w	fp, r3, #0
  406072:	f2c0 83ce 	blt.w	406812 <_vfiprintf_r+0xb1a>
  406076:	f1bc 0f00 	cmp.w	ip, #0
  40607a:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
  40607e:	bfa8      	it	ge
  406080:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
  406084:	ea54 0205 	orrs.w	r2, r4, r5
  406088:	9007      	str	r0, [sp, #28]
  40608a:	f8cd c014 	str.w	ip, [sp, #20]
  40608e:	f04f 0301 	mov.w	r3, #1
  406092:	f43f af53 	beq.w	405f3c <_vfiprintf_r+0x244>
  406096:	2b01      	cmp	r3, #1
  406098:	f000 8319 	beq.w	4066ce <_vfiprintf_r+0x9d6>
  40609c:	2b02      	cmp	r3, #2
  40609e:	f10d 037f 	add.w	r3, sp, #127	; 0x7f
  4060a2:	f040 824c 	bne.w	40653e <_vfiprintf_r+0x846>
  4060a6:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  4060aa:	4619      	mov	r1, r3
  4060ac:	f004 000f 	and.w	r0, r4, #15
  4060b0:	0922      	lsrs	r2, r4, #4
  4060b2:	f81b 0000 	ldrb.w	r0, [fp, r0]
  4060b6:	ea42 7205 	orr.w	r2, r2, r5, lsl #28
  4060ba:	092b      	lsrs	r3, r5, #4
  4060bc:	7008      	strb	r0, [r1, #0]
  4060be:	ea52 0003 	orrs.w	r0, r2, r3
  4060c2:	460f      	mov	r7, r1
  4060c4:	4614      	mov	r4, r2
  4060c6:	461d      	mov	r5, r3
  4060c8:	f101 31ff 	add.w	r1, r1, #4294967295
  4060cc:	d1ee      	bne.n	4060ac <_vfiprintf_r+0x3b4>
  4060ce:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  4060d2:	ebc7 0309 	rsb	r3, r7, r9
  4060d6:	9305      	str	r3, [sp, #20]
  4060d8:	e742      	b.n	405f60 <_vfiprintf_r+0x268>
  4060da:	f04a 0a10 	orr.w	sl, sl, #16
  4060de:	f01a 0320 	ands.w	r3, sl, #32
  4060e2:	9004      	str	r0, [sp, #16]
  4060e4:	46ac      	mov	ip, r5
  4060e6:	f47f af0c 	bne.w	405f02 <_vfiprintf_r+0x20a>
  4060ea:	f01a 0210 	ands.w	r2, sl, #16
  4060ee:	f040 8311 	bne.w	406714 <_vfiprintf_r+0xa1c>
  4060f2:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
  4060f6:	f000 830d 	beq.w	406714 <_vfiprintf_r+0xa1c>
  4060fa:	f8dd b020 	ldr.w	fp, [sp, #32]
  4060fe:	4613      	mov	r3, r2
  406100:	f8bb 4000 	ldrh.w	r4, [fp]
  406104:	f10b 0b04 	add.w	fp, fp, #4
  406108:	2500      	movs	r5, #0
  40610a:	f8cd b020 	str.w	fp, [sp, #32]
  40610e:	e704      	b.n	405f1a <_vfiprintf_r+0x222>
  406110:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  406114:	2000      	movs	r0, #0
  406116:	f818 3b01 	ldrb.w	r3, [r8], #1
  40611a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  40611e:	eb02 0040 	add.w	r0, r2, r0, lsl #1
  406122:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  406126:	2a09      	cmp	r2, #9
  406128:	d9f5      	bls.n	406116 <_vfiprintf_r+0x41e>
  40612a:	e654      	b.n	405dd6 <_vfiprintf_r+0xde>
  40612c:	f04a 0a10 	orr.w	sl, sl, #16
  406130:	f01a 0f20 	tst.w	sl, #32
  406134:	9004      	str	r0, [sp, #16]
  406136:	46ac      	mov	ip, r5
  406138:	f47f af73 	bne.w	406022 <_vfiprintf_r+0x32a>
  40613c:	f01a 0f10 	tst.w	sl, #16
  406140:	f040 82ef 	bne.w	406722 <_vfiprintf_r+0xa2a>
  406144:	f01a 0f40 	tst.w	sl, #64	; 0x40
  406148:	f000 82eb 	beq.w	406722 <_vfiprintf_r+0xa2a>
  40614c:	f8dd b020 	ldr.w	fp, [sp, #32]
  406150:	2500      	movs	r5, #0
  406152:	f8bb 4000 	ldrh.w	r4, [fp]
  406156:	f10b 0b04 	add.w	fp, fp, #4
  40615a:	2301      	movs	r3, #1
  40615c:	f8cd b020 	str.w	fp, [sp, #32]
  406160:	e6db      	b.n	405f1a <_vfiprintf_r+0x222>
  406162:	46ac      	mov	ip, r5
  406164:	4d51      	ldr	r5, [pc, #324]	; (4062ac <_vfiprintf_r+0x5b4>)
  406166:	f01a 0f20 	tst.w	sl, #32
  40616a:	9004      	str	r0, [sp, #16]
  40616c:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  406170:	950a      	str	r5, [sp, #40]	; 0x28
  406172:	f000 80f0 	beq.w	406356 <_vfiprintf_r+0x65e>
  406176:	9d08      	ldr	r5, [sp, #32]
  406178:	1dea      	adds	r2, r5, #7
  40617a:	f022 0207 	bic.w	r2, r2, #7
  40617e:	f102 0b08 	add.w	fp, r2, #8
  406182:	f8cd b020 	str.w	fp, [sp, #32]
  406186:	e9d2 4500 	ldrd	r4, r5, [r2]
  40618a:	f01a 0f01 	tst.w	sl, #1
  40618e:	f000 82aa 	beq.w	4066e6 <_vfiprintf_r+0x9ee>
  406192:	ea54 0b05 	orrs.w	fp, r4, r5
  406196:	f000 82a6 	beq.w	4066e6 <_vfiprintf_r+0x9ee>
  40619a:	2230      	movs	r2, #48	; 0x30
  40619c:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
  4061a0:	f04a 0a02 	orr.w	sl, sl, #2
  4061a4:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  4061a8:	2302      	movs	r3, #2
  4061aa:	e6b6      	b.n	405f1a <_vfiprintf_r+0x222>
  4061ac:	9b08      	ldr	r3, [sp, #32]
  4061ae:	f8dd b020 	ldr.w	fp, [sp, #32]
  4061b2:	681b      	ldr	r3, [r3, #0]
  4061b4:	2401      	movs	r4, #1
  4061b6:	f04f 0500 	mov.w	r5, #0
  4061ba:	f10b 0b04 	add.w	fp, fp, #4
  4061be:	9004      	str	r0, [sp, #16]
  4061c0:	9403      	str	r4, [sp, #12]
  4061c2:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
  4061c6:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
  4061ca:	f8cd b020 	str.w	fp, [sp, #32]
  4061ce:	9405      	str	r4, [sp, #20]
  4061d0:	af16      	add	r7, sp, #88	; 0x58
  4061d2:	f04f 0c00 	mov.w	ip, #0
  4061d6:	e6d0      	b.n	405f7a <_vfiprintf_r+0x282>
  4061d8:	f01a 0f20 	tst.w	sl, #32
  4061dc:	9004      	str	r0, [sp, #16]
  4061de:	46ac      	mov	ip, r5
  4061e0:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  4061e4:	f47f af38 	bne.w	406058 <_vfiprintf_r+0x360>
  4061e8:	f01a 0f10 	tst.w	sl, #16
  4061ec:	f040 82a7 	bne.w	40673e <_vfiprintf_r+0xa46>
  4061f0:	f01a 0f40 	tst.w	sl, #64	; 0x40
  4061f4:	f000 82a3 	beq.w	40673e <_vfiprintf_r+0xa46>
  4061f8:	f8dd b020 	ldr.w	fp, [sp, #32]
  4061fc:	f9bb 4000 	ldrsh.w	r4, [fp]
  406200:	f10b 0b04 	add.w	fp, fp, #4
  406204:	17e5      	asrs	r5, r4, #31
  406206:	4622      	mov	r2, r4
  406208:	462b      	mov	r3, r5
  40620a:	f8cd b020 	str.w	fp, [sp, #32]
  40620e:	e72d      	b.n	40606c <_vfiprintf_r+0x374>
  406210:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
  406214:	f898 3000 	ldrb.w	r3, [r8]
  406218:	e5db      	b.n	405dd2 <_vfiprintf_r+0xda>
  40621a:	f898 3000 	ldrb.w	r3, [r8]
  40621e:	4642      	mov	r2, r8
  406220:	2b6c      	cmp	r3, #108	; 0x6c
  406222:	bf03      	ittte	eq
  406224:	f108 0801 	addeq.w	r8, r8, #1
  406228:	f04a 0a20 	orreq.w	sl, sl, #32
  40622c:	7853      	ldrbeq	r3, [r2, #1]
  40622e:	f04a 0a10 	orrne.w	sl, sl, #16
  406232:	e5ce      	b.n	405dd2 <_vfiprintf_r+0xda>
  406234:	f01a 0f20 	tst.w	sl, #32
  406238:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  40623c:	f000 82f7 	beq.w	40682e <_vfiprintf_r+0xb36>
  406240:	9c08      	ldr	r4, [sp, #32]
  406242:	6821      	ldr	r1, [r4, #0]
  406244:	9c09      	ldr	r4, [sp, #36]	; 0x24
  406246:	17e5      	asrs	r5, r4, #31
  406248:	462b      	mov	r3, r5
  40624a:	9d08      	ldr	r5, [sp, #32]
  40624c:	4622      	mov	r2, r4
  40624e:	3504      	adds	r5, #4
  406250:	9508      	str	r5, [sp, #32]
  406252:	e9c1 2300 	strd	r2, r3, [r1]
  406256:	e582      	b.n	405d5e <_vfiprintf_r+0x66>
  406258:	9c08      	ldr	r4, [sp, #32]
  40625a:	46ac      	mov	ip, r5
  40625c:	6827      	ldr	r7, [r4, #0]
  40625e:	f04f 0500 	mov.w	r5, #0
  406262:	9004      	str	r0, [sp, #16]
  406264:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
  406268:	3404      	adds	r4, #4
  40626a:	2f00      	cmp	r7, #0
  40626c:	f000 8332 	beq.w	4068d4 <_vfiprintf_r+0xbdc>
  406270:	f1bc 0f00 	cmp.w	ip, #0
  406274:	4638      	mov	r0, r7
  406276:	f2c0 8307 	blt.w	406888 <_vfiprintf_r+0xb90>
  40627a:	4662      	mov	r2, ip
  40627c:	2100      	movs	r1, #0
  40627e:	f8cd c004 	str.w	ip, [sp, #4]
  406282:	f002 ff1b 	bl	4090bc <memchr>
  406286:	f8dd c004 	ldr.w	ip, [sp, #4]
  40628a:	2800      	cmp	r0, #0
  40628c:	f000 833a 	beq.w	406904 <_vfiprintf_r+0xc0c>
  406290:	1bc0      	subs	r0, r0, r7
  406292:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
  406296:	4560      	cmp	r0, ip
  406298:	bfa8      	it	ge
  40629a:	4660      	movge	r0, ip
  40629c:	9005      	str	r0, [sp, #20]
  40629e:	9408      	str	r4, [sp, #32]
  4062a0:	9507      	str	r5, [sp, #28]
  4062a2:	f04f 0c00 	mov.w	ip, #0
  4062a6:	e65b      	b.n	405f60 <_vfiprintf_r+0x268>
  4062a8:	0040ada4 	.word	0x0040ada4
  4062ac:	0040ad50 	.word	0x0040ad50
  4062b0:	9b08      	ldr	r3, [sp, #32]
  4062b2:	f8dd b020 	ldr.w	fp, [sp, #32]
  4062b6:	9004      	str	r0, [sp, #16]
  4062b8:	48b2      	ldr	r0, [pc, #712]	; (406584 <_vfiprintf_r+0x88c>)
  4062ba:	681c      	ldr	r4, [r3, #0]
  4062bc:	2230      	movs	r2, #48	; 0x30
  4062be:	2378      	movs	r3, #120	; 0x78
  4062c0:	f10b 0b04 	add.w	fp, fp, #4
  4062c4:	46ac      	mov	ip, r5
  4062c6:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
  4062ca:	f04a 0a02 	orr.w	sl, sl, #2
  4062ce:	f8cd b020 	str.w	fp, [sp, #32]
  4062d2:	2500      	movs	r5, #0
  4062d4:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  4062d8:	900a      	str	r0, [sp, #40]	; 0x28
  4062da:	2302      	movs	r3, #2
  4062dc:	e61d      	b.n	405f1a <_vfiprintf_r+0x222>
  4062de:	f04a 0a20 	orr.w	sl, sl, #32
  4062e2:	f898 3000 	ldrb.w	r3, [r8]
  4062e6:	e574      	b.n	405dd2 <_vfiprintf_r+0xda>
  4062e8:	f8dd b020 	ldr.w	fp, [sp, #32]
  4062ec:	f8db 0000 	ldr.w	r0, [fp]
  4062f0:	f10b 0304 	add.w	r3, fp, #4
  4062f4:	2800      	cmp	r0, #0
  4062f6:	f6ff adf7 	blt.w	405ee8 <_vfiprintf_r+0x1f0>
  4062fa:	9308      	str	r3, [sp, #32]
  4062fc:	f898 3000 	ldrb.w	r3, [r8]
  406300:	e567      	b.n	405dd2 <_vfiprintf_r+0xda>
  406302:	f898 3000 	ldrb.w	r3, [r8]
  406306:	212b      	movs	r1, #43	; 0x2b
  406308:	e563      	b.n	405dd2 <_vfiprintf_r+0xda>
  40630a:	f898 3000 	ldrb.w	r3, [r8]
  40630e:	f108 0401 	add.w	r4, r8, #1
  406312:	2b2a      	cmp	r3, #42	; 0x2a
  406314:	f000 8305 	beq.w	406922 <_vfiprintf_r+0xc2a>
  406318:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  40631c:	2a09      	cmp	r2, #9
  40631e:	bf98      	it	ls
  406320:	2500      	movls	r5, #0
  406322:	f200 82fa 	bhi.w	40691a <_vfiprintf_r+0xc22>
  406326:	f814 3b01 	ldrb.w	r3, [r4], #1
  40632a:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  40632e:	eb02 0545 	add.w	r5, r2, r5, lsl #1
  406332:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  406336:	2a09      	cmp	r2, #9
  406338:	d9f5      	bls.n	406326 <_vfiprintf_r+0x62e>
  40633a:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
  40633e:	46a0      	mov	r8, r4
  406340:	e549      	b.n	405dd6 <_vfiprintf_r+0xde>
  406342:	4c90      	ldr	r4, [pc, #576]	; (406584 <_vfiprintf_r+0x88c>)
  406344:	f01a 0f20 	tst.w	sl, #32
  406348:	9004      	str	r0, [sp, #16]
  40634a:	46ac      	mov	ip, r5
  40634c:	940a      	str	r4, [sp, #40]	; 0x28
  40634e:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  406352:	f47f af10 	bne.w	406176 <_vfiprintf_r+0x47e>
  406356:	f01a 0f10 	tst.w	sl, #16
  40635a:	f040 81ea 	bne.w	406732 <_vfiprintf_r+0xa3a>
  40635e:	f01a 0f40 	tst.w	sl, #64	; 0x40
  406362:	f000 81e6 	beq.w	406732 <_vfiprintf_r+0xa3a>
  406366:	f8dd b020 	ldr.w	fp, [sp, #32]
  40636a:	2500      	movs	r5, #0
  40636c:	f8bb 4000 	ldrh.w	r4, [fp]
  406370:	f10b 0b04 	add.w	fp, fp, #4
  406374:	f8cd b020 	str.w	fp, [sp, #32]
  406378:	e707      	b.n	40618a <_vfiprintf_r+0x492>
  40637a:	f898 3000 	ldrb.w	r3, [r8]
  40637e:	2900      	cmp	r1, #0
  406380:	f47f ad27 	bne.w	405dd2 <_vfiprintf_r+0xda>
  406384:	2120      	movs	r1, #32
  406386:	e524      	b.n	405dd2 <_vfiprintf_r+0xda>
  406388:	f04a 0a01 	orr.w	sl, sl, #1
  40638c:	f898 3000 	ldrb.w	r3, [r8]
  406390:	e51f      	b.n	405dd2 <_vfiprintf_r+0xda>
  406392:	9004      	str	r0, [sp, #16]
  406394:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  406398:	2b00      	cmp	r3, #0
  40639a:	f000 80f9 	beq.w	406590 <_vfiprintf_r+0x898>
  40639e:	2501      	movs	r5, #1
  4063a0:	f04f 0b00 	mov.w	fp, #0
  4063a4:	9503      	str	r5, [sp, #12]
  4063a6:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
  4063aa:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
  4063ae:	9505      	str	r5, [sp, #20]
  4063b0:	af16      	add	r7, sp, #88	; 0x58
  4063b2:	e70e      	b.n	4061d2 <_vfiprintf_r+0x4da>
  4063b4:	9806      	ldr	r0, [sp, #24]
  4063b6:	9902      	ldr	r1, [sp, #8]
  4063b8:	aa13      	add	r2, sp, #76	; 0x4c
  4063ba:	f7ff fc61 	bl	405c80 <__sprint_r.part.0>
  4063be:	2800      	cmp	r0, #0
  4063c0:	f040 80ed 	bne.w	40659e <_vfiprintf_r+0x8a6>
  4063c4:	9814      	ldr	r0, [sp, #80]	; 0x50
  4063c6:	9a15      	ldr	r2, [sp, #84]	; 0x54
  4063c8:	1c43      	adds	r3, r0, #1
  4063ca:	46cc      	mov	ip, r9
  4063cc:	e5fe      	b.n	405fcc <_vfiprintf_r+0x2d4>
  4063ce:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4063d0:	9a15      	ldr	r2, [sp, #84]	; 0x54
  4063d2:	1c59      	adds	r1, r3, #1
  4063d4:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
  4063d8:	b168      	cbz	r0, 4063f6 <_vfiprintf_r+0x6fe>
  4063da:	3201      	adds	r2, #1
  4063dc:	f10d 0047 	add.w	r0, sp, #71	; 0x47
  4063e0:	2301      	movs	r3, #1
  4063e2:	2907      	cmp	r1, #7
  4063e4:	9215      	str	r2, [sp, #84]	; 0x54
  4063e6:	9114      	str	r1, [sp, #80]	; 0x50
  4063e8:	e886 0009 	stmia.w	r6, {r0, r3}
  4063ec:	f300 8160 	bgt.w	4066b0 <_vfiprintf_r+0x9b8>
  4063f0:	460b      	mov	r3, r1
  4063f2:	3608      	adds	r6, #8
  4063f4:	3101      	adds	r1, #1
  4063f6:	9c07      	ldr	r4, [sp, #28]
  4063f8:	b164      	cbz	r4, 406414 <_vfiprintf_r+0x71c>
  4063fa:	3202      	adds	r2, #2
  4063fc:	a812      	add	r0, sp, #72	; 0x48
  4063fe:	2302      	movs	r3, #2
  406400:	2907      	cmp	r1, #7
  406402:	9215      	str	r2, [sp, #84]	; 0x54
  406404:	9114      	str	r1, [sp, #80]	; 0x50
  406406:	e886 0009 	stmia.w	r6, {r0, r3}
  40640a:	f300 8157 	bgt.w	4066bc <_vfiprintf_r+0x9c4>
  40640e:	460b      	mov	r3, r1
  406410:	3608      	adds	r6, #8
  406412:	3101      	adds	r1, #1
  406414:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  406416:	2d80      	cmp	r5, #128	; 0x80
  406418:	f000 8101 	beq.w	40661e <_vfiprintf_r+0x926>
  40641c:	9d05      	ldr	r5, [sp, #20]
  40641e:	ebc5 040c 	rsb	r4, r5, ip
  406422:	2c00      	cmp	r4, #0
  406424:	dd2f      	ble.n	406486 <_vfiprintf_r+0x78e>
  406426:	2c10      	cmp	r4, #16
  406428:	4d57      	ldr	r5, [pc, #348]	; (406588 <_vfiprintf_r+0x890>)
  40642a:	dd22      	ble.n	406472 <_vfiprintf_r+0x77a>
  40642c:	4630      	mov	r0, r6
  40642e:	f04f 0b10 	mov.w	fp, #16
  406432:	462e      	mov	r6, r5
  406434:	4625      	mov	r5, r4
  406436:	9c06      	ldr	r4, [sp, #24]
  406438:	e006      	b.n	406448 <_vfiprintf_r+0x750>
  40643a:	f103 0c02 	add.w	ip, r3, #2
  40643e:	3008      	adds	r0, #8
  406440:	460b      	mov	r3, r1
  406442:	3d10      	subs	r5, #16
  406444:	2d10      	cmp	r5, #16
  406446:	dd10      	ble.n	40646a <_vfiprintf_r+0x772>
  406448:	1c59      	adds	r1, r3, #1
  40644a:	3210      	adds	r2, #16
  40644c:	2907      	cmp	r1, #7
  40644e:	9215      	str	r2, [sp, #84]	; 0x54
  406450:	e880 0840 	stmia.w	r0, {r6, fp}
  406454:	9114      	str	r1, [sp, #80]	; 0x50
  406456:	ddf0      	ble.n	40643a <_vfiprintf_r+0x742>
  406458:	2a00      	cmp	r2, #0
  40645a:	d163      	bne.n	406524 <_vfiprintf_r+0x82c>
  40645c:	3d10      	subs	r5, #16
  40645e:	2d10      	cmp	r5, #16
  406460:	f04f 0c01 	mov.w	ip, #1
  406464:	4613      	mov	r3, r2
  406466:	4648      	mov	r0, r9
  406468:	dcee      	bgt.n	406448 <_vfiprintf_r+0x750>
  40646a:	462c      	mov	r4, r5
  40646c:	4661      	mov	r1, ip
  40646e:	4635      	mov	r5, r6
  406470:	4606      	mov	r6, r0
  406472:	4422      	add	r2, r4
  406474:	2907      	cmp	r1, #7
  406476:	9215      	str	r2, [sp, #84]	; 0x54
  406478:	6035      	str	r5, [r6, #0]
  40647a:	6074      	str	r4, [r6, #4]
  40647c:	9114      	str	r1, [sp, #80]	; 0x50
  40647e:	f300 80c1 	bgt.w	406604 <_vfiprintf_r+0x90c>
  406482:	3608      	adds	r6, #8
  406484:	3101      	adds	r1, #1
  406486:	9d05      	ldr	r5, [sp, #20]
  406488:	2907      	cmp	r1, #7
  40648a:	442a      	add	r2, r5
  40648c:	9215      	str	r2, [sp, #84]	; 0x54
  40648e:	6037      	str	r7, [r6, #0]
  406490:	6075      	str	r5, [r6, #4]
  406492:	9114      	str	r1, [sp, #80]	; 0x50
  406494:	f340 80c1 	ble.w	40661a <_vfiprintf_r+0x922>
  406498:	2a00      	cmp	r2, #0
  40649a:	f040 8130 	bne.w	4066fe <_vfiprintf_r+0xa06>
  40649e:	9214      	str	r2, [sp, #80]	; 0x50
  4064a0:	464e      	mov	r6, r9
  4064a2:	f01a 0f04 	tst.w	sl, #4
  4064a6:	f000 808b 	beq.w	4065c0 <_vfiprintf_r+0x8c8>
  4064aa:	9d04      	ldr	r5, [sp, #16]
  4064ac:	f8dd b00c 	ldr.w	fp, [sp, #12]
  4064b0:	ebcb 0405 	rsb	r4, fp, r5
  4064b4:	2c00      	cmp	r4, #0
  4064b6:	f340 8083 	ble.w	4065c0 <_vfiprintf_r+0x8c8>
  4064ba:	2c10      	cmp	r4, #16
  4064bc:	f340 821e 	ble.w	4068fc <_vfiprintf_r+0xc04>
  4064c0:	9914      	ldr	r1, [sp, #80]	; 0x50
  4064c2:	4d32      	ldr	r5, [pc, #200]	; (40658c <_vfiprintf_r+0x894>)
  4064c4:	2710      	movs	r7, #16
  4064c6:	f8dd a018 	ldr.w	sl, [sp, #24]
  4064ca:	f8dd b008 	ldr.w	fp, [sp, #8]
  4064ce:	e005      	b.n	4064dc <_vfiprintf_r+0x7e4>
  4064d0:	1c88      	adds	r0, r1, #2
  4064d2:	3608      	adds	r6, #8
  4064d4:	4619      	mov	r1, r3
  4064d6:	3c10      	subs	r4, #16
  4064d8:	2c10      	cmp	r4, #16
  4064da:	dd10      	ble.n	4064fe <_vfiprintf_r+0x806>
  4064dc:	1c4b      	adds	r3, r1, #1
  4064de:	3210      	adds	r2, #16
  4064e0:	2b07      	cmp	r3, #7
  4064e2:	9215      	str	r2, [sp, #84]	; 0x54
  4064e4:	e886 00a0 	stmia.w	r6, {r5, r7}
  4064e8:	9314      	str	r3, [sp, #80]	; 0x50
  4064ea:	ddf1      	ble.n	4064d0 <_vfiprintf_r+0x7d8>
  4064ec:	2a00      	cmp	r2, #0
  4064ee:	d17d      	bne.n	4065ec <_vfiprintf_r+0x8f4>
  4064f0:	3c10      	subs	r4, #16
  4064f2:	2c10      	cmp	r4, #16
  4064f4:	f04f 0001 	mov.w	r0, #1
  4064f8:	4611      	mov	r1, r2
  4064fa:	464e      	mov	r6, r9
  4064fc:	dcee      	bgt.n	4064dc <_vfiprintf_r+0x7e4>
  4064fe:	4422      	add	r2, r4
  406500:	2807      	cmp	r0, #7
  406502:	9215      	str	r2, [sp, #84]	; 0x54
  406504:	6035      	str	r5, [r6, #0]
  406506:	6074      	str	r4, [r6, #4]
  406508:	9014      	str	r0, [sp, #80]	; 0x50
  40650a:	dd59      	ble.n	4065c0 <_vfiprintf_r+0x8c8>
  40650c:	2a00      	cmp	r2, #0
  40650e:	d14f      	bne.n	4065b0 <_vfiprintf_r+0x8b8>
  406510:	9c09      	ldr	r4, [sp, #36]	; 0x24
  406512:	f8dd b00c 	ldr.w	fp, [sp, #12]
  406516:	9d04      	ldr	r5, [sp, #16]
  406518:	45ab      	cmp	fp, r5
  40651a:	bfac      	ite	ge
  40651c:	445c      	addge	r4, fp
  40651e:	1964      	addlt	r4, r4, r5
  406520:	9409      	str	r4, [sp, #36]	; 0x24
  406522:	e05e      	b.n	4065e2 <_vfiprintf_r+0x8ea>
  406524:	4620      	mov	r0, r4
  406526:	9902      	ldr	r1, [sp, #8]
  406528:	aa13      	add	r2, sp, #76	; 0x4c
  40652a:	f7ff fba9 	bl	405c80 <__sprint_r.part.0>
  40652e:	2800      	cmp	r0, #0
  406530:	d135      	bne.n	40659e <_vfiprintf_r+0x8a6>
  406532:	9b14      	ldr	r3, [sp, #80]	; 0x50
  406534:	9a15      	ldr	r2, [sp, #84]	; 0x54
  406536:	f103 0c01 	add.w	ip, r3, #1
  40653a:	4648      	mov	r0, r9
  40653c:	e781      	b.n	406442 <_vfiprintf_r+0x74a>
  40653e:	08e0      	lsrs	r0, r4, #3
  406540:	ea40 7045 	orr.w	r0, r0, r5, lsl #29
  406544:	f004 0207 	and.w	r2, r4, #7
  406548:	08e9      	lsrs	r1, r5, #3
  40654a:	3230      	adds	r2, #48	; 0x30
  40654c:	ea50 0b01 	orrs.w	fp, r0, r1
  406550:	461f      	mov	r7, r3
  406552:	701a      	strb	r2, [r3, #0]
  406554:	4604      	mov	r4, r0
  406556:	460d      	mov	r5, r1
  406558:	f103 33ff 	add.w	r3, r3, #4294967295
  40655c:	d1ef      	bne.n	40653e <_vfiprintf_r+0x846>
  40655e:	f01a 0f01 	tst.w	sl, #1
  406562:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  406566:	4639      	mov	r1, r7
  406568:	f000 80b9 	beq.w	4066de <_vfiprintf_r+0x9e6>
  40656c:	2a30      	cmp	r2, #48	; 0x30
  40656e:	f43f acf4 	beq.w	405f5a <_vfiprintf_r+0x262>
  406572:	461f      	mov	r7, r3
  406574:	ebc7 0509 	rsb	r5, r7, r9
  406578:	2330      	movs	r3, #48	; 0x30
  40657a:	9505      	str	r5, [sp, #20]
  40657c:	f801 3c01 	strb.w	r3, [r1, #-1]
  406580:	e4ee      	b.n	405f60 <_vfiprintf_r+0x268>
  406582:	bf00      	nop
  406584:	0040ad64 	.word	0x0040ad64
  406588:	0040ad94 	.word	0x0040ad94
  40658c:	0040ada4 	.word	0x0040ada4
  406590:	9b15      	ldr	r3, [sp, #84]	; 0x54
  406592:	b123      	cbz	r3, 40659e <_vfiprintf_r+0x8a6>
  406594:	9806      	ldr	r0, [sp, #24]
  406596:	9902      	ldr	r1, [sp, #8]
  406598:	aa13      	add	r2, sp, #76	; 0x4c
  40659a:	f7ff fb71 	bl	405c80 <__sprint_r.part.0>
  40659e:	9c02      	ldr	r4, [sp, #8]
  4065a0:	89a3      	ldrh	r3, [r4, #12]
  4065a2:	065b      	lsls	r3, r3, #25
  4065a4:	f53f ac98 	bmi.w	405ed8 <_vfiprintf_r+0x1e0>
  4065a8:	9809      	ldr	r0, [sp, #36]	; 0x24
  4065aa:	b031      	add	sp, #196	; 0xc4
  4065ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4065b0:	9806      	ldr	r0, [sp, #24]
  4065b2:	9902      	ldr	r1, [sp, #8]
  4065b4:	aa13      	add	r2, sp, #76	; 0x4c
  4065b6:	f7ff fb63 	bl	405c80 <__sprint_r.part.0>
  4065ba:	2800      	cmp	r0, #0
  4065bc:	d1ef      	bne.n	40659e <_vfiprintf_r+0x8a6>
  4065be:	9a15      	ldr	r2, [sp, #84]	; 0x54
  4065c0:	9c09      	ldr	r4, [sp, #36]	; 0x24
  4065c2:	f8dd b00c 	ldr.w	fp, [sp, #12]
  4065c6:	9d04      	ldr	r5, [sp, #16]
  4065c8:	45ab      	cmp	fp, r5
  4065ca:	bfac      	ite	ge
  4065cc:	445c      	addge	r4, fp
  4065ce:	1964      	addlt	r4, r4, r5
  4065d0:	9409      	str	r4, [sp, #36]	; 0x24
  4065d2:	b132      	cbz	r2, 4065e2 <_vfiprintf_r+0x8ea>
  4065d4:	9806      	ldr	r0, [sp, #24]
  4065d6:	9902      	ldr	r1, [sp, #8]
  4065d8:	aa13      	add	r2, sp, #76	; 0x4c
  4065da:	f7ff fb51 	bl	405c80 <__sprint_r.part.0>
  4065de:	2800      	cmp	r0, #0
  4065e0:	d1dd      	bne.n	40659e <_vfiprintf_r+0x8a6>
  4065e2:	2000      	movs	r0, #0
  4065e4:	9014      	str	r0, [sp, #80]	; 0x50
  4065e6:	464e      	mov	r6, r9
  4065e8:	f7ff bbb9 	b.w	405d5e <_vfiprintf_r+0x66>
  4065ec:	4650      	mov	r0, sl
  4065ee:	4659      	mov	r1, fp
  4065f0:	aa13      	add	r2, sp, #76	; 0x4c
  4065f2:	f7ff fb45 	bl	405c80 <__sprint_r.part.0>
  4065f6:	2800      	cmp	r0, #0
  4065f8:	d1d1      	bne.n	40659e <_vfiprintf_r+0x8a6>
  4065fa:	9914      	ldr	r1, [sp, #80]	; 0x50
  4065fc:	9a15      	ldr	r2, [sp, #84]	; 0x54
  4065fe:	1c48      	adds	r0, r1, #1
  406600:	464e      	mov	r6, r9
  406602:	e768      	b.n	4064d6 <_vfiprintf_r+0x7de>
  406604:	2a00      	cmp	r2, #0
  406606:	f040 80f7 	bne.w	4067f8 <_vfiprintf_r+0xb00>
  40660a:	9c05      	ldr	r4, [sp, #20]
  40660c:	2301      	movs	r3, #1
  40660e:	9720      	str	r7, [sp, #128]	; 0x80
  406610:	9421      	str	r4, [sp, #132]	; 0x84
  406612:	9415      	str	r4, [sp, #84]	; 0x54
  406614:	4622      	mov	r2, r4
  406616:	9314      	str	r3, [sp, #80]	; 0x50
  406618:	464e      	mov	r6, r9
  40661a:	3608      	adds	r6, #8
  40661c:	e741      	b.n	4064a2 <_vfiprintf_r+0x7aa>
  40661e:	9d04      	ldr	r5, [sp, #16]
  406620:	f8dd b00c 	ldr.w	fp, [sp, #12]
  406624:	ebcb 0405 	rsb	r4, fp, r5
  406628:	2c00      	cmp	r4, #0
  40662a:	f77f aef7 	ble.w	40641c <_vfiprintf_r+0x724>
  40662e:	2c10      	cmp	r4, #16
  406630:	4da6      	ldr	r5, [pc, #664]	; (4068cc <_vfiprintf_r+0xbd4>)
  406632:	f340 8170 	ble.w	406916 <_vfiprintf_r+0xc1e>
  406636:	4629      	mov	r1, r5
  406638:	f04f 0b10 	mov.w	fp, #16
  40663c:	4625      	mov	r5, r4
  40663e:	4664      	mov	r4, ip
  406640:	46b4      	mov	ip, r6
  406642:	460e      	mov	r6, r1
  406644:	e006      	b.n	406654 <_vfiprintf_r+0x95c>
  406646:	1c98      	adds	r0, r3, #2
  406648:	f10c 0c08 	add.w	ip, ip, #8
  40664c:	460b      	mov	r3, r1
  40664e:	3d10      	subs	r5, #16
  406650:	2d10      	cmp	r5, #16
  406652:	dd0f      	ble.n	406674 <_vfiprintf_r+0x97c>
  406654:	1c59      	adds	r1, r3, #1
  406656:	3210      	adds	r2, #16
  406658:	2907      	cmp	r1, #7
  40665a:	9215      	str	r2, [sp, #84]	; 0x54
  40665c:	e88c 0840 	stmia.w	ip, {r6, fp}
  406660:	9114      	str	r1, [sp, #80]	; 0x50
  406662:	ddf0      	ble.n	406646 <_vfiprintf_r+0x94e>
  406664:	b9ba      	cbnz	r2, 406696 <_vfiprintf_r+0x99e>
  406666:	3d10      	subs	r5, #16
  406668:	2d10      	cmp	r5, #16
  40666a:	f04f 0001 	mov.w	r0, #1
  40666e:	4613      	mov	r3, r2
  406670:	46cc      	mov	ip, r9
  406672:	dcef      	bgt.n	406654 <_vfiprintf_r+0x95c>
  406674:	4633      	mov	r3, r6
  406676:	4666      	mov	r6, ip
  406678:	46a4      	mov	ip, r4
  40667a:	462c      	mov	r4, r5
  40667c:	461d      	mov	r5, r3
  40667e:	4422      	add	r2, r4
  406680:	2807      	cmp	r0, #7
  406682:	9215      	str	r2, [sp, #84]	; 0x54
  406684:	6035      	str	r5, [r6, #0]
  406686:	6074      	str	r4, [r6, #4]
  406688:	9014      	str	r0, [sp, #80]	; 0x50
  40668a:	f300 80af 	bgt.w	4067ec <_vfiprintf_r+0xaf4>
  40668e:	3608      	adds	r6, #8
  406690:	1c41      	adds	r1, r0, #1
  406692:	4603      	mov	r3, r0
  406694:	e6c2      	b.n	40641c <_vfiprintf_r+0x724>
  406696:	9806      	ldr	r0, [sp, #24]
  406698:	9902      	ldr	r1, [sp, #8]
  40669a:	aa13      	add	r2, sp, #76	; 0x4c
  40669c:	f7ff faf0 	bl	405c80 <__sprint_r.part.0>
  4066a0:	2800      	cmp	r0, #0
  4066a2:	f47f af7c 	bne.w	40659e <_vfiprintf_r+0x8a6>
  4066a6:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4066a8:	9a15      	ldr	r2, [sp, #84]	; 0x54
  4066aa:	1c58      	adds	r0, r3, #1
  4066ac:	46cc      	mov	ip, r9
  4066ae:	e7ce      	b.n	40664e <_vfiprintf_r+0x956>
  4066b0:	2a00      	cmp	r2, #0
  4066b2:	d179      	bne.n	4067a8 <_vfiprintf_r+0xab0>
  4066b4:	4619      	mov	r1, r3
  4066b6:	464e      	mov	r6, r9
  4066b8:	4613      	mov	r3, r2
  4066ba:	e69c      	b.n	4063f6 <_vfiprintf_r+0x6fe>
  4066bc:	2a00      	cmp	r2, #0
  4066be:	f040 8084 	bne.w	4067ca <_vfiprintf_r+0xad2>
  4066c2:	2101      	movs	r1, #1
  4066c4:	4613      	mov	r3, r2
  4066c6:	464e      	mov	r6, r9
  4066c8:	e6a4      	b.n	406414 <_vfiprintf_r+0x71c>
  4066ca:	464f      	mov	r7, r9
  4066cc:	e448      	b.n	405f60 <_vfiprintf_r+0x268>
  4066ce:	2d00      	cmp	r5, #0
  4066d0:	bf08      	it	eq
  4066d2:	2c0a      	cmpeq	r4, #10
  4066d4:	d246      	bcs.n	406764 <_vfiprintf_r+0xa6c>
  4066d6:	3430      	adds	r4, #48	; 0x30
  4066d8:	af30      	add	r7, sp, #192	; 0xc0
  4066da:	f807 4d41 	strb.w	r4, [r7, #-65]!
  4066de:	ebc7 0309 	rsb	r3, r7, r9
  4066e2:	9305      	str	r3, [sp, #20]
  4066e4:	e43c      	b.n	405f60 <_vfiprintf_r+0x268>
  4066e6:	2302      	movs	r3, #2
  4066e8:	e417      	b.n	405f1a <_vfiprintf_r+0x222>
  4066ea:	2a00      	cmp	r2, #0
  4066ec:	f040 80af 	bne.w	40684e <_vfiprintf_r+0xb56>
  4066f0:	4613      	mov	r3, r2
  4066f2:	2101      	movs	r1, #1
  4066f4:	464e      	mov	r6, r9
  4066f6:	e66d      	b.n	4063d4 <_vfiprintf_r+0x6dc>
  4066f8:	4644      	mov	r4, r8
  4066fa:	f7ff bb58 	b.w	405dae <_vfiprintf_r+0xb6>
  4066fe:	9806      	ldr	r0, [sp, #24]
  406700:	9902      	ldr	r1, [sp, #8]
  406702:	aa13      	add	r2, sp, #76	; 0x4c
  406704:	f7ff fabc 	bl	405c80 <__sprint_r.part.0>
  406708:	2800      	cmp	r0, #0
  40670a:	f47f af48 	bne.w	40659e <_vfiprintf_r+0x8a6>
  40670e:	9a15      	ldr	r2, [sp, #84]	; 0x54
  406710:	464e      	mov	r6, r9
  406712:	e6c6      	b.n	4064a2 <_vfiprintf_r+0x7aa>
  406714:	9d08      	ldr	r5, [sp, #32]
  406716:	682c      	ldr	r4, [r5, #0]
  406718:	3504      	adds	r5, #4
  40671a:	9508      	str	r5, [sp, #32]
  40671c:	2500      	movs	r5, #0
  40671e:	f7ff bbfc 	b.w	405f1a <_vfiprintf_r+0x222>
  406722:	9d08      	ldr	r5, [sp, #32]
  406724:	2301      	movs	r3, #1
  406726:	682c      	ldr	r4, [r5, #0]
  406728:	3504      	adds	r5, #4
  40672a:	9508      	str	r5, [sp, #32]
  40672c:	2500      	movs	r5, #0
  40672e:	f7ff bbf4 	b.w	405f1a <_vfiprintf_r+0x222>
  406732:	9d08      	ldr	r5, [sp, #32]
  406734:	682c      	ldr	r4, [r5, #0]
  406736:	3504      	adds	r5, #4
  406738:	9508      	str	r5, [sp, #32]
  40673a:	2500      	movs	r5, #0
  40673c:	e525      	b.n	40618a <_vfiprintf_r+0x492>
  40673e:	9d08      	ldr	r5, [sp, #32]
  406740:	682c      	ldr	r4, [r5, #0]
  406742:	3504      	adds	r5, #4
  406744:	9508      	str	r5, [sp, #32]
  406746:	17e5      	asrs	r5, r4, #31
  406748:	4622      	mov	r2, r4
  40674a:	462b      	mov	r3, r5
  40674c:	e48e      	b.n	40606c <_vfiprintf_r+0x374>
  40674e:	9806      	ldr	r0, [sp, #24]
  406750:	9902      	ldr	r1, [sp, #8]
  406752:	aa13      	add	r2, sp, #76	; 0x4c
  406754:	f7ff fa94 	bl	405c80 <__sprint_r.part.0>
  406758:	2800      	cmp	r0, #0
  40675a:	f47f af20 	bne.w	40659e <_vfiprintf_r+0x8a6>
  40675e:	464e      	mov	r6, r9
  406760:	f7ff bb9a 	b.w	405e98 <_vfiprintf_r+0x1a0>
  406764:	f10d 0b7f 	add.w	fp, sp, #127	; 0x7f
  406768:	9603      	str	r6, [sp, #12]
  40676a:	465e      	mov	r6, fp
  40676c:	46e3      	mov	fp, ip
  40676e:	4620      	mov	r0, r4
  406770:	4629      	mov	r1, r5
  406772:	220a      	movs	r2, #10
  406774:	2300      	movs	r3, #0
  406776:	f003 ff75 	bl	40a664 <__aeabi_uldivmod>
  40677a:	3230      	adds	r2, #48	; 0x30
  40677c:	7032      	strb	r2, [r6, #0]
  40677e:	4620      	mov	r0, r4
  406780:	4629      	mov	r1, r5
  406782:	220a      	movs	r2, #10
  406784:	2300      	movs	r3, #0
  406786:	f003 ff6d 	bl	40a664 <__aeabi_uldivmod>
  40678a:	4604      	mov	r4, r0
  40678c:	460d      	mov	r5, r1
  40678e:	ea54 0005 	orrs.w	r0, r4, r5
  406792:	4637      	mov	r7, r6
  406794:	f106 36ff 	add.w	r6, r6, #4294967295
  406798:	d1e9      	bne.n	40676e <_vfiprintf_r+0xa76>
  40679a:	ebc7 0309 	rsb	r3, r7, r9
  40679e:	46dc      	mov	ip, fp
  4067a0:	9e03      	ldr	r6, [sp, #12]
  4067a2:	9305      	str	r3, [sp, #20]
  4067a4:	f7ff bbdc 	b.w	405f60 <_vfiprintf_r+0x268>
  4067a8:	9806      	ldr	r0, [sp, #24]
  4067aa:	9902      	ldr	r1, [sp, #8]
  4067ac:	aa13      	add	r2, sp, #76	; 0x4c
  4067ae:	f8cd c004 	str.w	ip, [sp, #4]
  4067b2:	f7ff fa65 	bl	405c80 <__sprint_r.part.0>
  4067b6:	f8dd c004 	ldr.w	ip, [sp, #4]
  4067ba:	2800      	cmp	r0, #0
  4067bc:	f47f aeef 	bne.w	40659e <_vfiprintf_r+0x8a6>
  4067c0:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4067c2:	9a15      	ldr	r2, [sp, #84]	; 0x54
  4067c4:	1c59      	adds	r1, r3, #1
  4067c6:	464e      	mov	r6, r9
  4067c8:	e615      	b.n	4063f6 <_vfiprintf_r+0x6fe>
  4067ca:	9806      	ldr	r0, [sp, #24]
  4067cc:	9902      	ldr	r1, [sp, #8]
  4067ce:	aa13      	add	r2, sp, #76	; 0x4c
  4067d0:	f8cd c004 	str.w	ip, [sp, #4]
  4067d4:	f7ff fa54 	bl	405c80 <__sprint_r.part.0>
  4067d8:	f8dd c004 	ldr.w	ip, [sp, #4]
  4067dc:	2800      	cmp	r0, #0
  4067de:	f47f aede 	bne.w	40659e <_vfiprintf_r+0x8a6>
  4067e2:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4067e4:	9a15      	ldr	r2, [sp, #84]	; 0x54
  4067e6:	1c59      	adds	r1, r3, #1
  4067e8:	464e      	mov	r6, r9
  4067ea:	e613      	b.n	406414 <_vfiprintf_r+0x71c>
  4067ec:	2a00      	cmp	r2, #0
  4067ee:	d156      	bne.n	40689e <_vfiprintf_r+0xba6>
  4067f0:	2101      	movs	r1, #1
  4067f2:	4613      	mov	r3, r2
  4067f4:	464e      	mov	r6, r9
  4067f6:	e611      	b.n	40641c <_vfiprintf_r+0x724>
  4067f8:	9806      	ldr	r0, [sp, #24]
  4067fa:	9902      	ldr	r1, [sp, #8]
  4067fc:	aa13      	add	r2, sp, #76	; 0x4c
  4067fe:	f7ff fa3f 	bl	405c80 <__sprint_r.part.0>
  406802:	2800      	cmp	r0, #0
  406804:	f47f aecb 	bne.w	40659e <_vfiprintf_r+0x8a6>
  406808:	9914      	ldr	r1, [sp, #80]	; 0x50
  40680a:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40680c:	3101      	adds	r1, #1
  40680e:	464e      	mov	r6, r9
  406810:	e639      	b.n	406486 <_vfiprintf_r+0x78e>
  406812:	f04f 0b2d 	mov.w	fp, #45	; 0x2d
  406816:	4264      	negs	r4, r4
  406818:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  40681c:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
  406820:	f8cd b01c 	str.w	fp, [sp, #28]
  406824:	f8cd c014 	str.w	ip, [sp, #20]
  406828:	2301      	movs	r3, #1
  40682a:	f7ff bb7e 	b.w	405f2a <_vfiprintf_r+0x232>
  40682e:	f01a 0f10 	tst.w	sl, #16
  406832:	d11d      	bne.n	406870 <_vfiprintf_r+0xb78>
  406834:	f01a 0f40 	tst.w	sl, #64	; 0x40
  406838:	d058      	beq.n	4068ec <_vfiprintf_r+0xbf4>
  40683a:	9d08      	ldr	r5, [sp, #32]
  40683c:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  406840:	682b      	ldr	r3, [r5, #0]
  406842:	3504      	adds	r5, #4
  406844:	9508      	str	r5, [sp, #32]
  406846:	f8a3 b000 	strh.w	fp, [r3]
  40684a:	f7ff ba88 	b.w	405d5e <_vfiprintf_r+0x66>
  40684e:	9806      	ldr	r0, [sp, #24]
  406850:	9902      	ldr	r1, [sp, #8]
  406852:	aa13      	add	r2, sp, #76	; 0x4c
  406854:	f8cd c004 	str.w	ip, [sp, #4]
  406858:	f7ff fa12 	bl	405c80 <__sprint_r.part.0>
  40685c:	f8dd c004 	ldr.w	ip, [sp, #4]
  406860:	2800      	cmp	r0, #0
  406862:	f47f ae9c 	bne.w	40659e <_vfiprintf_r+0x8a6>
  406866:	9b14      	ldr	r3, [sp, #80]	; 0x50
  406868:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40686a:	1c59      	adds	r1, r3, #1
  40686c:	464e      	mov	r6, r9
  40686e:	e5b1      	b.n	4063d4 <_vfiprintf_r+0x6dc>
  406870:	f8dd b020 	ldr.w	fp, [sp, #32]
  406874:	9c09      	ldr	r4, [sp, #36]	; 0x24
  406876:	f8db 3000 	ldr.w	r3, [fp]
  40687a:	f10b 0b04 	add.w	fp, fp, #4
  40687e:	f8cd b020 	str.w	fp, [sp, #32]
  406882:	601c      	str	r4, [r3, #0]
  406884:	f7ff ba6b 	b.w	405d5e <_vfiprintf_r+0x66>
  406888:	9408      	str	r4, [sp, #32]
  40688a:	f003 fbef 	bl	40a06c <strlen>
  40688e:	f89d 4047 	ldrb.w	r4, [sp, #71]	; 0x47
  406892:	9005      	str	r0, [sp, #20]
  406894:	9407      	str	r4, [sp, #28]
  406896:	f04f 0c00 	mov.w	ip, #0
  40689a:	f7ff bb61 	b.w	405f60 <_vfiprintf_r+0x268>
  40689e:	9806      	ldr	r0, [sp, #24]
  4068a0:	9902      	ldr	r1, [sp, #8]
  4068a2:	aa13      	add	r2, sp, #76	; 0x4c
  4068a4:	f8cd c004 	str.w	ip, [sp, #4]
  4068a8:	f7ff f9ea 	bl	405c80 <__sprint_r.part.0>
  4068ac:	f8dd c004 	ldr.w	ip, [sp, #4]
  4068b0:	2800      	cmp	r0, #0
  4068b2:	f47f ae74 	bne.w	40659e <_vfiprintf_r+0x8a6>
  4068b6:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4068b8:	9a15      	ldr	r2, [sp, #84]	; 0x54
  4068ba:	1c59      	adds	r1, r3, #1
  4068bc:	464e      	mov	r6, r9
  4068be:	e5ad      	b.n	40641c <_vfiprintf_r+0x724>
  4068c0:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4068c2:	9a15      	ldr	r2, [sp, #84]	; 0x54
  4068c4:	3301      	adds	r3, #1
  4068c6:	4d02      	ldr	r5, [pc, #8]	; (4068d0 <_vfiprintf_r+0xbd8>)
  4068c8:	f7ff bb9a 	b.w	406000 <_vfiprintf_r+0x308>
  4068cc:	0040ad94 	.word	0x0040ad94
  4068d0:	0040ada4 	.word	0x0040ada4
  4068d4:	f1bc 0f06 	cmp.w	ip, #6
  4068d8:	bf34      	ite	cc
  4068da:	4663      	movcc	r3, ip
  4068dc:	2306      	movcs	r3, #6
  4068de:	9408      	str	r4, [sp, #32]
  4068e0:	ea23 74e3 	bic.w	r4, r3, r3, asr #31
  4068e4:	9305      	str	r3, [sp, #20]
  4068e6:	9403      	str	r4, [sp, #12]
  4068e8:	4f16      	ldr	r7, [pc, #88]	; (406944 <_vfiprintf_r+0xc4c>)
  4068ea:	e472      	b.n	4061d2 <_vfiprintf_r+0x4da>
  4068ec:	9c08      	ldr	r4, [sp, #32]
  4068ee:	9d09      	ldr	r5, [sp, #36]	; 0x24
  4068f0:	6823      	ldr	r3, [r4, #0]
  4068f2:	3404      	adds	r4, #4
  4068f4:	9408      	str	r4, [sp, #32]
  4068f6:	601d      	str	r5, [r3, #0]
  4068f8:	f7ff ba31 	b.w	405d5e <_vfiprintf_r+0x66>
  4068fc:	9814      	ldr	r0, [sp, #80]	; 0x50
  4068fe:	4d12      	ldr	r5, [pc, #72]	; (406948 <_vfiprintf_r+0xc50>)
  406900:	3001      	adds	r0, #1
  406902:	e5fc      	b.n	4064fe <_vfiprintf_r+0x806>
  406904:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
  406908:	f8cd c014 	str.w	ip, [sp, #20]
  40690c:	9507      	str	r5, [sp, #28]
  40690e:	9408      	str	r4, [sp, #32]
  406910:	4684      	mov	ip, r0
  406912:	f7ff bb25 	b.w	405f60 <_vfiprintf_r+0x268>
  406916:	4608      	mov	r0, r1
  406918:	e6b1      	b.n	40667e <_vfiprintf_r+0x986>
  40691a:	46a0      	mov	r8, r4
  40691c:	2500      	movs	r5, #0
  40691e:	f7ff ba5a 	b.w	405dd6 <_vfiprintf_r+0xde>
  406922:	f8dd b020 	ldr.w	fp, [sp, #32]
  406926:	f898 3001 	ldrb.w	r3, [r8, #1]
  40692a:	f8db 5000 	ldr.w	r5, [fp]
  40692e:	f10b 0204 	add.w	r2, fp, #4
  406932:	2d00      	cmp	r5, #0
  406934:	9208      	str	r2, [sp, #32]
  406936:	46a0      	mov	r8, r4
  406938:	f6bf aa4b 	bge.w	405dd2 <_vfiprintf_r+0xda>
  40693c:	f04f 35ff 	mov.w	r5, #4294967295
  406940:	f7ff ba47 	b.w	405dd2 <_vfiprintf_r+0xda>
  406944:	0040ad78 	.word	0x0040ad78
  406948:	0040ada4 	.word	0x0040ada4

0040694c <__sbprintf>:
  40694c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  406950:	6e4f      	ldr	r7, [r1, #100]	; 0x64
  406952:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  406956:	4688      	mov	r8, r1
  406958:	9719      	str	r7, [sp, #100]	; 0x64
  40695a:	f8d8 701c 	ldr.w	r7, [r8, #28]
  40695e:	f8b1 a00c 	ldrh.w	sl, [r1, #12]
  406962:	f8b1 900e 	ldrh.w	r9, [r1, #14]
  406966:	9707      	str	r7, [sp, #28]
  406968:	f8d8 7024 	ldr.w	r7, [r8, #36]	; 0x24
  40696c:	ac1a      	add	r4, sp, #104	; 0x68
  40696e:	f44f 6580 	mov.w	r5, #1024	; 0x400
  406972:	f02a 0a02 	bic.w	sl, sl, #2
  406976:	2600      	movs	r6, #0
  406978:	4669      	mov	r1, sp
  40697a:	9400      	str	r4, [sp, #0]
  40697c:	9404      	str	r4, [sp, #16]
  40697e:	9502      	str	r5, [sp, #8]
  406980:	9505      	str	r5, [sp, #20]
  406982:	f8ad a00c 	strh.w	sl, [sp, #12]
  406986:	f8ad 900e 	strh.w	r9, [sp, #14]
  40698a:	9709      	str	r7, [sp, #36]	; 0x24
  40698c:	9606      	str	r6, [sp, #24]
  40698e:	4605      	mov	r5, r0
  406990:	f7ff f9b2 	bl	405cf8 <_vfiprintf_r>
  406994:	1e04      	subs	r4, r0, #0
  406996:	db07      	blt.n	4069a8 <__sbprintf+0x5c>
  406998:	4628      	mov	r0, r5
  40699a:	4669      	mov	r1, sp
  40699c:	f001 f8e0 	bl	407b60 <_fflush_r>
  4069a0:	42b0      	cmp	r0, r6
  4069a2:	bf18      	it	ne
  4069a4:	f04f 34ff 	movne.w	r4, #4294967295
  4069a8:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  4069ac:	065b      	lsls	r3, r3, #25
  4069ae:	d505      	bpl.n	4069bc <__sbprintf+0x70>
  4069b0:	f8b8 300c 	ldrh.w	r3, [r8, #12]
  4069b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4069b8:	f8a8 300c 	strh.w	r3, [r8, #12]
  4069bc:	4620      	mov	r0, r4
  4069be:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  4069c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4069c6:	bf00      	nop

004069c8 <__swsetup_r>:
  4069c8:	4b2f      	ldr	r3, [pc, #188]	; (406a88 <__swsetup_r+0xc0>)
  4069ca:	b570      	push	{r4, r5, r6, lr}
  4069cc:	4606      	mov	r6, r0
  4069ce:	6818      	ldr	r0, [r3, #0]
  4069d0:	460c      	mov	r4, r1
  4069d2:	b110      	cbz	r0, 4069da <__swsetup_r+0x12>
  4069d4:	6b82      	ldr	r2, [r0, #56]	; 0x38
  4069d6:	2a00      	cmp	r2, #0
  4069d8:	d036      	beq.n	406a48 <__swsetup_r+0x80>
  4069da:	89a5      	ldrh	r5, [r4, #12]
  4069dc:	b2ab      	uxth	r3, r5
  4069de:	0719      	lsls	r1, r3, #28
  4069e0:	d50c      	bpl.n	4069fc <__swsetup_r+0x34>
  4069e2:	6922      	ldr	r2, [r4, #16]
  4069e4:	b1aa      	cbz	r2, 406a12 <__swsetup_r+0x4a>
  4069e6:	f013 0101 	ands.w	r1, r3, #1
  4069ea:	d01e      	beq.n	406a2a <__swsetup_r+0x62>
  4069ec:	6963      	ldr	r3, [r4, #20]
  4069ee:	2100      	movs	r1, #0
  4069f0:	425b      	negs	r3, r3
  4069f2:	61a3      	str	r3, [r4, #24]
  4069f4:	60a1      	str	r1, [r4, #8]
  4069f6:	b1f2      	cbz	r2, 406a36 <__swsetup_r+0x6e>
  4069f8:	2000      	movs	r0, #0
  4069fa:	bd70      	pop	{r4, r5, r6, pc}
  4069fc:	06da      	lsls	r2, r3, #27
  4069fe:	d53a      	bpl.n	406a76 <__swsetup_r+0xae>
  406a00:	075b      	lsls	r3, r3, #29
  406a02:	d424      	bmi.n	406a4e <__swsetup_r+0x86>
  406a04:	6922      	ldr	r2, [r4, #16]
  406a06:	f045 0308 	orr.w	r3, r5, #8
  406a0a:	81a3      	strh	r3, [r4, #12]
  406a0c:	b29b      	uxth	r3, r3
  406a0e:	2a00      	cmp	r2, #0
  406a10:	d1e9      	bne.n	4069e6 <__swsetup_r+0x1e>
  406a12:	f403 7120 	and.w	r1, r3, #640	; 0x280
  406a16:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
  406a1a:	d0e4      	beq.n	4069e6 <__swsetup_r+0x1e>
  406a1c:	4630      	mov	r0, r6
  406a1e:	4621      	mov	r1, r4
  406a20:	f002 f838 	bl	408a94 <__smakebuf_r>
  406a24:	89a3      	ldrh	r3, [r4, #12]
  406a26:	6922      	ldr	r2, [r4, #16]
  406a28:	e7dd      	b.n	4069e6 <__swsetup_r+0x1e>
  406a2a:	0798      	lsls	r0, r3, #30
  406a2c:	bf58      	it	pl
  406a2e:	6961      	ldrpl	r1, [r4, #20]
  406a30:	60a1      	str	r1, [r4, #8]
  406a32:	2a00      	cmp	r2, #0
  406a34:	d1e0      	bne.n	4069f8 <__swsetup_r+0x30>
  406a36:	89a3      	ldrh	r3, [r4, #12]
  406a38:	061a      	lsls	r2, r3, #24
  406a3a:	d5dd      	bpl.n	4069f8 <__swsetup_r+0x30>
  406a3c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406a40:	81a3      	strh	r3, [r4, #12]
  406a42:	f04f 30ff 	mov.w	r0, #4294967295
  406a46:	bd70      	pop	{r4, r5, r6, pc}
  406a48:	f001 f8a6 	bl	407b98 <__sinit>
  406a4c:	e7c5      	b.n	4069da <__swsetup_r+0x12>
  406a4e:	6b21      	ldr	r1, [r4, #48]	; 0x30
  406a50:	b149      	cbz	r1, 406a66 <__swsetup_r+0x9e>
  406a52:	f104 0340 	add.w	r3, r4, #64	; 0x40
  406a56:	4299      	cmp	r1, r3
  406a58:	d003      	beq.n	406a62 <__swsetup_r+0x9a>
  406a5a:	4630      	mov	r0, r6
  406a5c:	f001 f9e0 	bl	407e20 <_free_r>
  406a60:	89a5      	ldrh	r5, [r4, #12]
  406a62:	2300      	movs	r3, #0
  406a64:	6323      	str	r3, [r4, #48]	; 0x30
  406a66:	6922      	ldr	r2, [r4, #16]
  406a68:	f025 0524 	bic.w	r5, r5, #36	; 0x24
  406a6c:	2100      	movs	r1, #0
  406a6e:	b2ad      	uxth	r5, r5
  406a70:	6022      	str	r2, [r4, #0]
  406a72:	6061      	str	r1, [r4, #4]
  406a74:	e7c7      	b.n	406a06 <__swsetup_r+0x3e>
  406a76:	f045 0540 	orr.w	r5, r5, #64	; 0x40
  406a7a:	2309      	movs	r3, #9
  406a7c:	6033      	str	r3, [r6, #0]
  406a7e:	f04f 30ff 	mov.w	r0, #4294967295
  406a82:	81a5      	strh	r5, [r4, #12]
  406a84:	bd70      	pop	{r4, r5, r6, pc}
  406a86:	bf00      	nop
  406a88:	20000530 	.word	0x20000530

00406a8c <register_fini>:
  406a8c:	4b02      	ldr	r3, [pc, #8]	; (406a98 <register_fini+0xc>)
  406a8e:	b113      	cbz	r3, 406a96 <register_fini+0xa>
  406a90:	4802      	ldr	r0, [pc, #8]	; (406a9c <register_fini+0x10>)
  406a92:	f000 b805 	b.w	406aa0 <atexit>
  406a96:	4770      	bx	lr
  406a98:	00000000 	.word	0x00000000
  406a9c:	00407c95 	.word	0x00407c95

00406aa0 <atexit>:
  406aa0:	4601      	mov	r1, r0
  406aa2:	2000      	movs	r0, #0
  406aa4:	4602      	mov	r2, r0
  406aa6:	4603      	mov	r3, r0
  406aa8:	f003 bc88 	b.w	40a3bc <__register_exitproc>

00406aac <quorem>:
  406aac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406ab0:	6903      	ldr	r3, [r0, #16]
  406ab2:	690d      	ldr	r5, [r1, #16]
  406ab4:	b083      	sub	sp, #12
  406ab6:	429d      	cmp	r5, r3
  406ab8:	4683      	mov	fp, r0
  406aba:	f300 808c 	bgt.w	406bd6 <quorem+0x12a>
  406abe:	3d01      	subs	r5, #1
  406ac0:	f101 0414 	add.w	r4, r1, #20
  406ac4:	f100 0a14 	add.w	sl, r0, #20
  406ac8:	f854 2025 	ldr.w	r2, [r4, r5, lsl #2]
  406acc:	f85a 3025 	ldr.w	r3, [sl, r5, lsl #2]
  406ad0:	3201      	adds	r2, #1
  406ad2:	fbb3 f8f2 	udiv	r8, r3, r2
  406ad6:	00aa      	lsls	r2, r5, #2
  406ad8:	4691      	mov	r9, r2
  406ada:	9200      	str	r2, [sp, #0]
  406adc:	4452      	add	r2, sl
  406ade:	44a1      	add	r9, r4
  406ae0:	9201      	str	r2, [sp, #4]
  406ae2:	f1b8 0f00 	cmp.w	r8, #0
  406ae6:	d03e      	beq.n	406b66 <quorem+0xba>
  406ae8:	2600      	movs	r6, #0
  406aea:	4630      	mov	r0, r6
  406aec:	4622      	mov	r2, r4
  406aee:	4653      	mov	r3, sl
  406af0:	468c      	mov	ip, r1
  406af2:	f852 7b04 	ldr.w	r7, [r2], #4
  406af6:	6819      	ldr	r1, [r3, #0]
  406af8:	fa1f fe87 	uxth.w	lr, r7
  406afc:	0c3f      	lsrs	r7, r7, #16
  406afe:	fb0e 6e08 	mla	lr, lr, r8, r6
  406b02:	fb07 f608 	mul.w	r6, r7, r8
  406b06:	eb06 461e 	add.w	r6, r6, lr, lsr #16
  406b0a:	fa1f fe8e 	uxth.w	lr, lr
  406b0e:	ebce 0e00 	rsb	lr, lr, r0
  406b12:	b28f      	uxth	r7, r1
  406b14:	b2b0      	uxth	r0, r6
  406b16:	4477      	add	r7, lr
  406b18:	ebc0 4011 	rsb	r0, r0, r1, lsr #16
  406b1c:	eb00 4027 	add.w	r0, r0, r7, asr #16
  406b20:	b2bf      	uxth	r7, r7
  406b22:	ea47 4700 	orr.w	r7, r7, r0, lsl #16
  406b26:	4591      	cmp	r9, r2
  406b28:	f843 7b04 	str.w	r7, [r3], #4
  406b2c:	ea4f 4020 	mov.w	r0, r0, asr #16
  406b30:	ea4f 4616 	mov.w	r6, r6, lsr #16
  406b34:	d2dd      	bcs.n	406af2 <quorem+0x46>
  406b36:	9a00      	ldr	r2, [sp, #0]
  406b38:	4661      	mov	r1, ip
  406b3a:	f85a 3002 	ldr.w	r3, [sl, r2]
  406b3e:	b993      	cbnz	r3, 406b66 <quorem+0xba>
  406b40:	9a01      	ldr	r2, [sp, #4]
  406b42:	1f13      	subs	r3, r2, #4
  406b44:	459a      	cmp	sl, r3
  406b46:	d20c      	bcs.n	406b62 <quorem+0xb6>
  406b48:	f852 3c04 	ldr.w	r3, [r2, #-4]
  406b4c:	b94b      	cbnz	r3, 406b62 <quorem+0xb6>
  406b4e:	f1a2 0308 	sub.w	r3, r2, #8
  406b52:	e002      	b.n	406b5a <quorem+0xae>
  406b54:	681a      	ldr	r2, [r3, #0]
  406b56:	3b04      	subs	r3, #4
  406b58:	b91a      	cbnz	r2, 406b62 <quorem+0xb6>
  406b5a:	459a      	cmp	sl, r3
  406b5c:	f105 35ff 	add.w	r5, r5, #4294967295
  406b60:	d3f8      	bcc.n	406b54 <quorem+0xa8>
  406b62:	f8cb 5010 	str.w	r5, [fp, #16]
  406b66:	4658      	mov	r0, fp
  406b68:	f002 fe3a 	bl	4097e0 <__mcmp>
  406b6c:	2800      	cmp	r0, #0
  406b6e:	db2e      	blt.n	406bce <quorem+0x122>
  406b70:	f108 0801 	add.w	r8, r8, #1
  406b74:	4653      	mov	r3, sl
  406b76:	2200      	movs	r2, #0
  406b78:	f854 6b04 	ldr.w	r6, [r4], #4
  406b7c:	6818      	ldr	r0, [r3, #0]
  406b7e:	b2b1      	uxth	r1, r6
  406b80:	1a51      	subs	r1, r2, r1
  406b82:	b287      	uxth	r7, r0
  406b84:	0c36      	lsrs	r6, r6, #16
  406b86:	4439      	add	r1, r7
  406b88:	ebc6 4010 	rsb	r0, r6, r0, lsr #16
  406b8c:	eb00 4221 	add.w	r2, r0, r1, asr #16
  406b90:	b289      	uxth	r1, r1
  406b92:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
  406b96:	45a1      	cmp	r9, r4
  406b98:	f843 1b04 	str.w	r1, [r3], #4
  406b9c:	ea4f 4222 	mov.w	r2, r2, asr #16
  406ba0:	d2ea      	bcs.n	406b78 <quorem+0xcc>
  406ba2:	f85a 2025 	ldr.w	r2, [sl, r5, lsl #2]
  406ba6:	eb0a 0385 	add.w	r3, sl, r5, lsl #2
  406baa:	b982      	cbnz	r2, 406bce <quorem+0x122>
  406bac:	1f1a      	subs	r2, r3, #4
  406bae:	4592      	cmp	sl, r2
  406bb0:	d20b      	bcs.n	406bca <quorem+0x11e>
  406bb2:	f853 2c04 	ldr.w	r2, [r3, #-4]
  406bb6:	b942      	cbnz	r2, 406bca <quorem+0x11e>
  406bb8:	3b08      	subs	r3, #8
  406bba:	e002      	b.n	406bc2 <quorem+0x116>
  406bbc:	681a      	ldr	r2, [r3, #0]
  406bbe:	3b04      	subs	r3, #4
  406bc0:	b91a      	cbnz	r2, 406bca <quorem+0x11e>
  406bc2:	459a      	cmp	sl, r3
  406bc4:	f105 35ff 	add.w	r5, r5, #4294967295
  406bc8:	d3f8      	bcc.n	406bbc <quorem+0x110>
  406bca:	f8cb 5010 	str.w	r5, [fp, #16]
  406bce:	4640      	mov	r0, r8
  406bd0:	b003      	add	sp, #12
  406bd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406bd6:	2000      	movs	r0, #0
  406bd8:	b003      	add	sp, #12
  406bda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406bde:	bf00      	nop

00406be0 <_dtoa_r>:
  406be0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406be4:	6c01      	ldr	r1, [r0, #64]	; 0x40
  406be6:	b09b      	sub	sp, #108	; 0x6c
  406be8:	4604      	mov	r4, r0
  406bea:	4692      	mov	sl, r2
  406bec:	469b      	mov	fp, r3
  406bee:	9d27      	ldr	r5, [sp, #156]	; 0x9c
  406bf0:	b141      	cbz	r1, 406c04 <_dtoa_r+0x24>
  406bf2:	6c43      	ldr	r3, [r0, #68]	; 0x44
  406bf4:	2201      	movs	r2, #1
  406bf6:	409a      	lsls	r2, r3
  406bf8:	604b      	str	r3, [r1, #4]
  406bfa:	608a      	str	r2, [r1, #8]
  406bfc:	f002 fbae 	bl	40935c <_Bfree>
  406c00:	2300      	movs	r3, #0
  406c02:	6423      	str	r3, [r4, #64]	; 0x40
  406c04:	f1bb 0f00 	cmp.w	fp, #0
  406c08:	46d9      	mov	r9, fp
  406c0a:	db33      	blt.n	406c74 <_dtoa_r+0x94>
  406c0c:	2300      	movs	r3, #0
  406c0e:	602b      	str	r3, [r5, #0]
  406c10:	4ba5      	ldr	r3, [pc, #660]	; (406ea8 <_dtoa_r+0x2c8>)
  406c12:	461a      	mov	r2, r3
  406c14:	ea09 0303 	and.w	r3, r9, r3
  406c18:	4293      	cmp	r3, r2
  406c1a:	d014      	beq.n	406c46 <_dtoa_r+0x66>
  406c1c:	4650      	mov	r0, sl
  406c1e:	4659      	mov	r1, fp
  406c20:	2200      	movs	r2, #0
  406c22:	2300      	movs	r3, #0
  406c24:	f7fc f908 	bl	402e38 <__aeabi_dcmpeq>
  406c28:	4680      	mov	r8, r0
  406c2a:	b348      	cbz	r0, 406c80 <_dtoa_r+0xa0>
  406c2c:	9e26      	ldr	r6, [sp, #152]	; 0x98
  406c2e:	9d28      	ldr	r5, [sp, #160]	; 0xa0
  406c30:	2301      	movs	r3, #1
  406c32:	6033      	str	r3, [r6, #0]
  406c34:	2d00      	cmp	r5, #0
  406c36:	f000 80ca 	beq.w	406dce <_dtoa_r+0x1ee>
  406c3a:	489c      	ldr	r0, [pc, #624]	; (406eac <_dtoa_r+0x2cc>)
  406c3c:	6028      	str	r0, [r5, #0]
  406c3e:	3801      	subs	r0, #1
  406c40:	b01b      	add	sp, #108	; 0x6c
  406c42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406c46:	9d26      	ldr	r5, [sp, #152]	; 0x98
  406c48:	f242 730f 	movw	r3, #9999	; 0x270f
  406c4c:	602b      	str	r3, [r5, #0]
  406c4e:	f1ba 0f00 	cmp.w	sl, #0
  406c52:	f000 80a5 	beq.w	406da0 <_dtoa_r+0x1c0>
  406c56:	4896      	ldr	r0, [pc, #600]	; (406eb0 <_dtoa_r+0x2d0>)
  406c58:	9e28      	ldr	r6, [sp, #160]	; 0xa0
  406c5a:	2e00      	cmp	r6, #0
  406c5c:	d0f0      	beq.n	406c40 <_dtoa_r+0x60>
  406c5e:	78c3      	ldrb	r3, [r0, #3]
  406c60:	2b00      	cmp	r3, #0
  406c62:	f000 80b6 	beq.w	406dd2 <_dtoa_r+0x1f2>
  406c66:	f100 0308 	add.w	r3, r0, #8
  406c6a:	9d28      	ldr	r5, [sp, #160]	; 0xa0
  406c6c:	602b      	str	r3, [r5, #0]
  406c6e:	b01b      	add	sp, #108	; 0x6c
  406c70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406c74:	2301      	movs	r3, #1
  406c76:	f02b 4900 	bic.w	r9, fp, #2147483648	; 0x80000000
  406c7a:	602b      	str	r3, [r5, #0]
  406c7c:	46cb      	mov	fp, r9
  406c7e:	e7c7      	b.n	406c10 <_dtoa_r+0x30>
  406c80:	aa19      	add	r2, sp, #100	; 0x64
  406c82:	ab18      	add	r3, sp, #96	; 0x60
  406c84:	e88d 000c 	stmia.w	sp, {r2, r3}
  406c88:	4620      	mov	r0, r4
  406c8a:	4652      	mov	r2, sl
  406c8c:	465b      	mov	r3, fp
  406c8e:	f002 feb3 	bl	4099f8 <__d2b>
  406c92:	ea5f 5519 	movs.w	r5, r9, lsr #20
  406c96:	900a      	str	r0, [sp, #40]	; 0x28
  406c98:	f040 808b 	bne.w	406db2 <_dtoa_r+0x1d2>
  406c9c:	9f18      	ldr	r7, [sp, #96]	; 0x60
  406c9e:	9d19      	ldr	r5, [sp, #100]	; 0x64
  406ca0:	f46f 6382 	mvn.w	r3, #1040	; 0x410
  406ca4:	443d      	add	r5, r7
  406ca6:	429d      	cmp	r5, r3
  406ca8:	f2c0 8295 	blt.w	4071d6 <_dtoa_r+0x5f6>
  406cac:	331f      	adds	r3, #31
  406cae:	f205 4212 	addw	r2, r5, #1042	; 0x412
  406cb2:	1b5b      	subs	r3, r3, r5
  406cb4:	fa09 f303 	lsl.w	r3, r9, r3
  406cb8:	fa2a f202 	lsr.w	r2, sl, r2
  406cbc:	ea43 0002 	orr.w	r0, r3, r2
  406cc0:	f7fb fddc 	bl	40287c <__aeabi_ui2d>
  406cc4:	2601      	movs	r6, #1
  406cc6:	3d01      	subs	r5, #1
  406cc8:	46b8      	mov	r8, r7
  406cca:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  406cce:	9616      	str	r6, [sp, #88]	; 0x58
  406cd0:	2200      	movs	r2, #0
  406cd2:	4b78      	ldr	r3, [pc, #480]	; (406eb4 <_dtoa_r+0x2d4>)
  406cd4:	f7fb fc94 	bl	402600 <__aeabi_dsub>
  406cd8:	a36d      	add	r3, pc, #436	; (adr r3, 406e90 <_dtoa_r+0x2b0>)
  406cda:	e9d3 2300 	ldrd	r2, r3, [r3]
  406cde:	f7fb fe43 	bl	402968 <__aeabi_dmul>
  406ce2:	a36d      	add	r3, pc, #436	; (adr r3, 406e98 <_dtoa_r+0x2b8>)
  406ce4:	e9d3 2300 	ldrd	r2, r3, [r3]
  406ce8:	f7fb fc8c 	bl	402604 <__adddf3>
  406cec:	4606      	mov	r6, r0
  406cee:	4628      	mov	r0, r5
  406cf0:	460f      	mov	r7, r1
  406cf2:	f7fb fdd3 	bl	40289c <__aeabi_i2d>
  406cf6:	a36a      	add	r3, pc, #424	; (adr r3, 406ea0 <_dtoa_r+0x2c0>)
  406cf8:	e9d3 2300 	ldrd	r2, r3, [r3]
  406cfc:	f7fb fe34 	bl	402968 <__aeabi_dmul>
  406d00:	4602      	mov	r2, r0
  406d02:	460b      	mov	r3, r1
  406d04:	4630      	mov	r0, r6
  406d06:	4639      	mov	r1, r7
  406d08:	f7fb fc7c 	bl	402604 <__adddf3>
  406d0c:	4606      	mov	r6, r0
  406d0e:	460f      	mov	r7, r1
  406d10:	f003 fc80 	bl	40a614 <__aeabi_d2iz>
  406d14:	4639      	mov	r1, r7
  406d16:	9007      	str	r0, [sp, #28]
  406d18:	2200      	movs	r2, #0
  406d1a:	4630      	mov	r0, r6
  406d1c:	2300      	movs	r3, #0
  406d1e:	f7fc f895 	bl	402e4c <__aeabi_dcmplt>
  406d22:	2800      	cmp	r0, #0
  406d24:	f040 8229 	bne.w	40717a <_dtoa_r+0x59a>
  406d28:	9e07      	ldr	r6, [sp, #28]
  406d2a:	2e16      	cmp	r6, #22
  406d2c:	f200 8222 	bhi.w	407174 <_dtoa_r+0x594>
  406d30:	4961      	ldr	r1, [pc, #388]	; (406eb8 <_dtoa_r+0x2d8>)
  406d32:	4652      	mov	r2, sl
  406d34:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
  406d38:	465b      	mov	r3, fp
  406d3a:	e9d1 0100 	ldrd	r0, r1, [r1]
  406d3e:	f7fc f8a3 	bl	402e88 <__aeabi_dcmpgt>
  406d42:	2800      	cmp	r0, #0
  406d44:	f000 824c 	beq.w	4071e0 <_dtoa_r+0x600>
  406d48:	3e01      	subs	r6, #1
  406d4a:	9607      	str	r6, [sp, #28]
  406d4c:	2600      	movs	r6, #0
  406d4e:	960e      	str	r6, [sp, #56]	; 0x38
  406d50:	ebc5 0508 	rsb	r5, r5, r8
  406d54:	3d01      	subs	r5, #1
  406d56:	9506      	str	r5, [sp, #24]
  406d58:	f100 8226 	bmi.w	4071a8 <_dtoa_r+0x5c8>
  406d5c:	2500      	movs	r5, #0
  406d5e:	9508      	str	r5, [sp, #32]
  406d60:	9e07      	ldr	r6, [sp, #28]
  406d62:	2e00      	cmp	r6, #0
  406d64:	f2c0 8217 	blt.w	407196 <_dtoa_r+0x5b6>
  406d68:	9d06      	ldr	r5, [sp, #24]
  406d6a:	960d      	str	r6, [sp, #52]	; 0x34
  406d6c:	4435      	add	r5, r6
  406d6e:	2600      	movs	r6, #0
  406d70:	9506      	str	r5, [sp, #24]
  406d72:	960c      	str	r6, [sp, #48]	; 0x30
  406d74:	9d24      	ldr	r5, [sp, #144]	; 0x90
  406d76:	2d09      	cmp	r5, #9
  406d78:	d82d      	bhi.n	406dd6 <_dtoa_r+0x1f6>
  406d7a:	2d05      	cmp	r5, #5
  406d7c:	bfc4      	itt	gt
  406d7e:	3d04      	subgt	r5, #4
  406d80:	9524      	strgt	r5, [sp, #144]	; 0x90
  406d82:	9e24      	ldr	r6, [sp, #144]	; 0x90
  406d84:	bfc8      	it	gt
  406d86:	2500      	movgt	r5, #0
  406d88:	f1a6 0302 	sub.w	r3, r6, #2
  406d8c:	bfd8      	it	le
  406d8e:	2501      	movle	r5, #1
  406d90:	2b03      	cmp	r3, #3
  406d92:	d822      	bhi.n	406dda <_dtoa_r+0x1fa>
  406d94:	e8df f013 	tbh	[pc, r3, lsl #1]
  406d98:	029e03b7 	.word	0x029e03b7
  406d9c:	049a03c0 	.word	0x049a03c0
  406da0:	4a46      	ldr	r2, [pc, #280]	; (406ebc <_dtoa_r+0x2dc>)
  406da2:	4b43      	ldr	r3, [pc, #268]	; (406eb0 <_dtoa_r+0x2d0>)
  406da4:	f3c9 0013 	ubfx	r0, r9, #0, #20
  406da8:	2800      	cmp	r0, #0
  406daa:	bf0c      	ite	eq
  406dac:	4610      	moveq	r0, r2
  406dae:	4618      	movne	r0, r3
  406db0:	e752      	b.n	406c58 <_dtoa_r+0x78>
  406db2:	f3cb 0313 	ubfx	r3, fp, #0, #20
  406db6:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
  406dba:	f8cd 8058 	str.w	r8, [sp, #88]	; 0x58
  406dbe:	4650      	mov	r0, sl
  406dc0:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
  406dc4:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  406dc8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
  406dcc:	e780      	b.n	406cd0 <_dtoa_r+0xf0>
  406dce:	483c      	ldr	r0, [pc, #240]	; (406ec0 <_dtoa_r+0x2e0>)
  406dd0:	e736      	b.n	406c40 <_dtoa_r+0x60>
  406dd2:	1cc3      	adds	r3, r0, #3
  406dd4:	e749      	b.n	406c6a <_dtoa_r+0x8a>
  406dd6:	2500      	movs	r5, #0
  406dd8:	9524      	str	r5, [sp, #144]	; 0x90
  406dda:	2500      	movs	r5, #0
  406ddc:	6465      	str	r5, [r4, #68]	; 0x44
  406dde:	4629      	mov	r1, r5
  406de0:	4620      	mov	r0, r4
  406de2:	f002 fa95 	bl	409310 <_Balloc>
  406de6:	f04f 39ff 	mov.w	r9, #4294967295
  406dea:	2601      	movs	r6, #1
  406dec:	9009      	str	r0, [sp, #36]	; 0x24
  406dee:	9525      	str	r5, [sp, #148]	; 0x94
  406df0:	6420      	str	r0, [r4, #64]	; 0x40
  406df2:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  406df6:	960b      	str	r6, [sp, #44]	; 0x2c
  406df8:	9b19      	ldr	r3, [sp, #100]	; 0x64
  406dfa:	2b00      	cmp	r3, #0
  406dfc:	f2c0 80d2 	blt.w	406fa4 <_dtoa_r+0x3c4>
  406e00:	9e07      	ldr	r6, [sp, #28]
  406e02:	2e0e      	cmp	r6, #14
  406e04:	f300 80ce 	bgt.w	406fa4 <_dtoa_r+0x3c4>
  406e08:	4b2b      	ldr	r3, [pc, #172]	; (406eb8 <_dtoa_r+0x2d8>)
  406e0a:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
  406e0e:	e9d3 0100 	ldrd	r0, r1, [r3]
  406e12:	e9cd 0104 	strd	r0, r1, [sp, #16]
  406e16:	9925      	ldr	r1, [sp, #148]	; 0x94
  406e18:	2900      	cmp	r1, #0
  406e1a:	f2c0 8380 	blt.w	40751e <_dtoa_r+0x93e>
  406e1e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  406e22:	4659      	mov	r1, fp
  406e24:	4650      	mov	r0, sl
  406e26:	f7fb fec9 	bl	402bbc <__aeabi_ddiv>
  406e2a:	f003 fbf3 	bl	40a614 <__aeabi_d2iz>
  406e2e:	4605      	mov	r5, r0
  406e30:	f7fb fd34 	bl	40289c <__aeabi_i2d>
  406e34:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  406e38:	f7fb fd96 	bl	402968 <__aeabi_dmul>
  406e3c:	4602      	mov	r2, r0
  406e3e:	460b      	mov	r3, r1
  406e40:	4650      	mov	r0, sl
  406e42:	4659      	mov	r1, fp
  406e44:	f7fb fbdc 	bl	402600 <__aeabi_dsub>
  406e48:	9a09      	ldr	r2, [sp, #36]	; 0x24
  406e4a:	f105 0330 	add.w	r3, r5, #48	; 0x30
  406e4e:	f1b9 0f01 	cmp.w	r9, #1
  406e52:	4606      	mov	r6, r0
  406e54:	460f      	mov	r7, r1
  406e56:	7013      	strb	r3, [r2, #0]
  406e58:	f102 0b01 	add.w	fp, r2, #1
  406e5c:	d064      	beq.n	406f28 <_dtoa_r+0x348>
  406e5e:	2200      	movs	r2, #0
  406e60:	4b18      	ldr	r3, [pc, #96]	; (406ec4 <_dtoa_r+0x2e4>)
  406e62:	f7fb fd81 	bl	402968 <__aeabi_dmul>
  406e66:	2200      	movs	r2, #0
  406e68:	2300      	movs	r3, #0
  406e6a:	4606      	mov	r6, r0
  406e6c:	460f      	mov	r7, r1
  406e6e:	f7fb ffe3 	bl	402e38 <__aeabi_dcmpeq>
  406e72:	2800      	cmp	r0, #0
  406e74:	f040 8081 	bne.w	406f7a <_dtoa_r+0x39a>
  406e78:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
  406e7c:	9d09      	ldr	r5, [sp, #36]	; 0x24
  406e7e:	44c8      	add	r8, r9
  406e80:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
  406e84:	f105 0902 	add.w	r9, r5, #2
  406e88:	9403      	str	r4, [sp, #12]
  406e8a:	e028      	b.n	406ede <_dtoa_r+0x2fe>
  406e8c:	f3af 8000 	nop.w
  406e90:	636f4361 	.word	0x636f4361
  406e94:	3fd287a7 	.word	0x3fd287a7
  406e98:	8b60c8b3 	.word	0x8b60c8b3
  406e9c:	3fc68a28 	.word	0x3fc68a28
  406ea0:	509f79fb 	.word	0x509f79fb
  406ea4:	3fd34413 	.word	0x3fd34413
  406ea8:	7ff00000 	.word	0x7ff00000
  406eac:	0040ad81 	.word	0x0040ad81
  406eb0:	0040adc0 	.word	0x0040adc0
  406eb4:	3ff80000 	.word	0x3ff80000
  406eb8:	0040aed0 	.word	0x0040aed0
  406ebc:	0040adb4 	.word	0x0040adb4
  406ec0:	0040ad80 	.word	0x0040ad80
  406ec4:	40240000 	.word	0x40240000
  406ec8:	f7fb fd4e 	bl	402968 <__aeabi_dmul>
  406ecc:	2200      	movs	r2, #0
  406ece:	2300      	movs	r3, #0
  406ed0:	4606      	mov	r6, r0
  406ed2:	460f      	mov	r7, r1
  406ed4:	f7fb ffb0 	bl	402e38 <__aeabi_dcmpeq>
  406ed8:	2800      	cmp	r0, #0
  406eda:	f040 83c1 	bne.w	407660 <_dtoa_r+0xa80>
  406ede:	4652      	mov	r2, sl
  406ee0:	465b      	mov	r3, fp
  406ee2:	4630      	mov	r0, r6
  406ee4:	4639      	mov	r1, r7
  406ee6:	f7fb fe69 	bl	402bbc <__aeabi_ddiv>
  406eea:	f003 fb93 	bl	40a614 <__aeabi_d2iz>
  406eee:	4605      	mov	r5, r0
  406ef0:	f7fb fcd4 	bl	40289c <__aeabi_i2d>
  406ef4:	4652      	mov	r2, sl
  406ef6:	465b      	mov	r3, fp
  406ef8:	f7fb fd36 	bl	402968 <__aeabi_dmul>
  406efc:	4602      	mov	r2, r0
  406efe:	460b      	mov	r3, r1
  406f00:	4630      	mov	r0, r6
  406f02:	4639      	mov	r1, r7
  406f04:	f7fb fb7c 	bl	402600 <__aeabi_dsub>
  406f08:	f105 0e30 	add.w	lr, r5, #48	; 0x30
  406f0c:	45c1      	cmp	r9, r8
  406f0e:	f809 ec01 	strb.w	lr, [r9, #-1]
  406f12:	464c      	mov	r4, r9
  406f14:	4606      	mov	r6, r0
  406f16:	460f      	mov	r7, r1
  406f18:	f04f 0200 	mov.w	r2, #0
  406f1c:	4ba7      	ldr	r3, [pc, #668]	; (4071bc <_dtoa_r+0x5dc>)
  406f1e:	f109 0901 	add.w	r9, r9, #1
  406f22:	d1d1      	bne.n	406ec8 <_dtoa_r+0x2e8>
  406f24:	46a3      	mov	fp, r4
  406f26:	9c03      	ldr	r4, [sp, #12]
  406f28:	4632      	mov	r2, r6
  406f2a:	463b      	mov	r3, r7
  406f2c:	4630      	mov	r0, r6
  406f2e:	4639      	mov	r1, r7
  406f30:	f7fb fb68 	bl	402604 <__adddf3>
  406f34:	4606      	mov	r6, r0
  406f36:	460f      	mov	r7, r1
  406f38:	4632      	mov	r2, r6
  406f3a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  406f3e:	463b      	mov	r3, r7
  406f40:	f7fb ff84 	bl	402e4c <__aeabi_dcmplt>
  406f44:	b940      	cbnz	r0, 406f58 <_dtoa_r+0x378>
  406f46:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  406f4a:	4632      	mov	r2, r6
  406f4c:	463b      	mov	r3, r7
  406f4e:	f7fb ff73 	bl	402e38 <__aeabi_dcmpeq>
  406f52:	b190      	cbz	r0, 406f7a <_dtoa_r+0x39a>
  406f54:	07eb      	lsls	r3, r5, #31
  406f56:	d510      	bpl.n	406f7a <_dtoa_r+0x39a>
  406f58:	f81b 5c01 	ldrb.w	r5, [fp, #-1]
  406f5c:	9a09      	ldr	r2, [sp, #36]	; 0x24
  406f5e:	e005      	b.n	406f6c <_dtoa_r+0x38c>
  406f60:	429a      	cmp	r2, r3
  406f62:	f000 8429 	beq.w	4077b8 <_dtoa_r+0xbd8>
  406f66:	f813 5c01 	ldrb.w	r5, [r3, #-1]
  406f6a:	469b      	mov	fp, r3
  406f6c:	2d39      	cmp	r5, #57	; 0x39
  406f6e:	f10b 33ff 	add.w	r3, fp, #4294967295
  406f72:	d0f5      	beq.n	406f60 <_dtoa_r+0x380>
  406f74:	1c6a      	adds	r2, r5, #1
  406f76:	b2d2      	uxtb	r2, r2
  406f78:	701a      	strb	r2, [r3, #0]
  406f7a:	4620      	mov	r0, r4
  406f7c:	990a      	ldr	r1, [sp, #40]	; 0x28
  406f7e:	f002 f9ed 	bl	40935c <_Bfree>
  406f82:	9e07      	ldr	r6, [sp, #28]
  406f84:	9d26      	ldr	r5, [sp, #152]	; 0x98
  406f86:	1c73      	adds	r3, r6, #1
  406f88:	9e28      	ldr	r6, [sp, #160]	; 0xa0
  406f8a:	2200      	movs	r2, #0
  406f8c:	f88b 2000 	strb.w	r2, [fp]
  406f90:	602b      	str	r3, [r5, #0]
  406f92:	2e00      	cmp	r6, #0
  406f94:	f000 8325 	beq.w	4075e2 <_dtoa_r+0xa02>
  406f98:	9809      	ldr	r0, [sp, #36]	; 0x24
  406f9a:	f8c6 b000 	str.w	fp, [r6]
  406f9e:	b01b      	add	sp, #108	; 0x6c
  406fa0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406fa4:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  406fa6:	2d00      	cmp	r5, #0
  406fa8:	f000 8103 	beq.w	4071b2 <_dtoa_r+0x5d2>
  406fac:	9e24      	ldr	r6, [sp, #144]	; 0x90
  406fae:	2e01      	cmp	r6, #1
  406fb0:	f340 82dc 	ble.w	40756c <_dtoa_r+0x98c>
  406fb4:	9e0c      	ldr	r6, [sp, #48]	; 0x30
  406fb6:	f109 37ff 	add.w	r7, r9, #4294967295
  406fba:	42be      	cmp	r6, r7
  406fbc:	f2c0 8389 	blt.w	4076d2 <_dtoa_r+0xaf2>
  406fc0:	1bf7      	subs	r7, r6, r7
  406fc2:	f1b9 0f00 	cmp.w	r9, #0
  406fc6:	f2c0 8487 	blt.w	4078d8 <_dtoa_r+0xcf8>
  406fca:	9d08      	ldr	r5, [sp, #32]
  406fcc:	464b      	mov	r3, r9
  406fce:	9e08      	ldr	r6, [sp, #32]
  406fd0:	4620      	mov	r0, r4
  406fd2:	441e      	add	r6, r3
  406fd4:	9608      	str	r6, [sp, #32]
  406fd6:	9e06      	ldr	r6, [sp, #24]
  406fd8:	2101      	movs	r1, #1
  406fda:	441e      	add	r6, r3
  406fdc:	9606      	str	r6, [sp, #24]
  406fde:	f002 faab 	bl	409538 <__i2b>
  406fe2:	4606      	mov	r6, r0
  406fe4:	b165      	cbz	r5, 407000 <_dtoa_r+0x420>
  406fe6:	9806      	ldr	r0, [sp, #24]
  406fe8:	2800      	cmp	r0, #0
  406fea:	dd09      	ble.n	407000 <_dtoa_r+0x420>
  406fec:	4603      	mov	r3, r0
  406fee:	9908      	ldr	r1, [sp, #32]
  406ff0:	42ab      	cmp	r3, r5
  406ff2:	bfa8      	it	ge
  406ff4:	462b      	movge	r3, r5
  406ff6:	1ac9      	subs	r1, r1, r3
  406ff8:	1ac0      	subs	r0, r0, r3
  406ffa:	9108      	str	r1, [sp, #32]
  406ffc:	1aed      	subs	r5, r5, r3
  406ffe:	9006      	str	r0, [sp, #24]
  407000:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  407002:	2a00      	cmp	r2, #0
  407004:	dd1d      	ble.n	407042 <_dtoa_r+0x462>
  407006:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  407008:	2b00      	cmp	r3, #0
  40700a:	f000 8358 	beq.w	4076be <_dtoa_r+0xade>
  40700e:	2f00      	cmp	r7, #0
  407010:	dd11      	ble.n	407036 <_dtoa_r+0x456>
  407012:	4631      	mov	r1, r6
  407014:	463a      	mov	r2, r7
  407016:	4620      	mov	r0, r4
  407018:	f002 fb36 	bl	409688 <__pow5mult>
  40701c:	4606      	mov	r6, r0
  40701e:	4631      	mov	r1, r6
  407020:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  407022:	4620      	mov	r0, r4
  407024:	f002 fa92 	bl	40954c <__multiply>
  407028:	990a      	ldr	r1, [sp, #40]	; 0x28
  40702a:	4680      	mov	r8, r0
  40702c:	4620      	mov	r0, r4
  40702e:	f002 f995 	bl	40935c <_Bfree>
  407032:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
  407036:	f8dd e030 	ldr.w	lr, [sp, #48]	; 0x30
  40703a:	ebbe 0207 	subs.w	r2, lr, r7
  40703e:	f040 828f 	bne.w	407560 <_dtoa_r+0x980>
  407042:	4620      	mov	r0, r4
  407044:	2101      	movs	r1, #1
  407046:	f002 fa77 	bl	409538 <__i2b>
  40704a:	4680      	mov	r8, r0
  40704c:	980d      	ldr	r0, [sp, #52]	; 0x34
  40704e:	2800      	cmp	r0, #0
  407050:	dd05      	ble.n	40705e <_dtoa_r+0x47e>
  407052:	4641      	mov	r1, r8
  407054:	4620      	mov	r0, r4
  407056:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  407058:	f002 fb16 	bl	409688 <__pow5mult>
  40705c:	4680      	mov	r8, r0
  40705e:	9924      	ldr	r1, [sp, #144]	; 0x90
  407060:	2901      	cmp	r1, #1
  407062:	f340 82c1 	ble.w	4075e8 <_dtoa_r+0xa08>
  407066:	2700      	movs	r7, #0
  407068:	980d      	ldr	r0, [sp, #52]	; 0x34
  40706a:	2800      	cmp	r0, #0
  40706c:	f040 82af 	bne.w	4075ce <_dtoa_r+0x9ee>
  407070:	2001      	movs	r0, #1
  407072:	9b06      	ldr	r3, [sp, #24]
  407074:	4403      	add	r3, r0
  407076:	f013 031f 	ands.w	r3, r3, #31
  40707a:	f000 80a1 	beq.w	4071c0 <_dtoa_r+0x5e0>
  40707e:	f1c3 0220 	rsb	r2, r3, #32
  407082:	2a04      	cmp	r2, #4
  407084:	f340 84b7 	ble.w	4079f6 <_dtoa_r+0xe16>
  407088:	9908      	ldr	r1, [sp, #32]
  40708a:	9a06      	ldr	r2, [sp, #24]
  40708c:	f1c3 031c 	rsb	r3, r3, #28
  407090:	4419      	add	r1, r3
  407092:	441a      	add	r2, r3
  407094:	9108      	str	r1, [sp, #32]
  407096:	441d      	add	r5, r3
  407098:	9206      	str	r2, [sp, #24]
  40709a:	9908      	ldr	r1, [sp, #32]
  40709c:	2900      	cmp	r1, #0
  40709e:	dd05      	ble.n	4070ac <_dtoa_r+0x4cc>
  4070a0:	990a      	ldr	r1, [sp, #40]	; 0x28
  4070a2:	9a08      	ldr	r2, [sp, #32]
  4070a4:	4620      	mov	r0, r4
  4070a6:	f002 fb3d 	bl	409724 <__lshift>
  4070aa:	900a      	str	r0, [sp, #40]	; 0x28
  4070ac:	9a06      	ldr	r2, [sp, #24]
  4070ae:	2a00      	cmp	r2, #0
  4070b0:	dd04      	ble.n	4070bc <_dtoa_r+0x4dc>
  4070b2:	4641      	mov	r1, r8
  4070b4:	4620      	mov	r0, r4
  4070b6:	f002 fb35 	bl	409724 <__lshift>
  4070ba:	4680      	mov	r8, r0
  4070bc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4070be:	2b00      	cmp	r3, #0
  4070c0:	f040 826a 	bne.w	407598 <_dtoa_r+0x9b8>
  4070c4:	f1b9 0f00 	cmp.w	r9, #0
  4070c8:	f340 82a6 	ble.w	407618 <_dtoa_r+0xa38>
  4070cc:	980b      	ldr	r0, [sp, #44]	; 0x2c
  4070ce:	2800      	cmp	r0, #0
  4070d0:	f040 8088 	bne.w	4071e4 <_dtoa_r+0x604>
  4070d4:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4070d6:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  4070d8:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  4070dc:	e006      	b.n	4070ec <_dtoa_r+0x50c>
  4070de:	4639      	mov	r1, r7
  4070e0:	4620      	mov	r0, r4
  4070e2:	220a      	movs	r2, #10
  4070e4:	2300      	movs	r3, #0
  4070e6:	f002 f943 	bl	409370 <__multadd>
  4070ea:	4607      	mov	r7, r0
  4070ec:	4638      	mov	r0, r7
  4070ee:	4641      	mov	r1, r8
  4070f0:	f7ff fcdc 	bl	406aac <quorem>
  4070f4:	3030      	adds	r0, #48	; 0x30
  4070f6:	f80b 0005 	strb.w	r0, [fp, r5]
  4070fa:	3501      	adds	r5, #1
  4070fc:	45a9      	cmp	r9, r5
  4070fe:	dcee      	bgt.n	4070de <_dtoa_r+0x4fe>
  407100:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  407104:	4682      	mov	sl, r0
  407106:	970a      	str	r7, [sp, #40]	; 0x28
  407108:	f1b9 0f01 	cmp.w	r9, #1
  40710c:	bfac      	ite	ge
  40710e:	44cb      	addge	fp, r9
  407110:	f10b 0b01 	addlt.w	fp, fp, #1
  407114:	2500      	movs	r5, #0
  407116:	990a      	ldr	r1, [sp, #40]	; 0x28
  407118:	2201      	movs	r2, #1
  40711a:	4620      	mov	r0, r4
  40711c:	f002 fb02 	bl	409724 <__lshift>
  407120:	4641      	mov	r1, r8
  407122:	900a      	str	r0, [sp, #40]	; 0x28
  407124:	f002 fb5c 	bl	4097e0 <__mcmp>
  407128:	2800      	cmp	r0, #0
  40712a:	f340 8309 	ble.w	407740 <_dtoa_r+0xb60>
  40712e:	f81b 2c01 	ldrb.w	r2, [fp, #-1]
  407132:	9909      	ldr	r1, [sp, #36]	; 0x24
  407134:	e005      	b.n	407142 <_dtoa_r+0x562>
  407136:	4299      	cmp	r1, r3
  407138:	f000 828b 	beq.w	407652 <_dtoa_r+0xa72>
  40713c:	f813 2c01 	ldrb.w	r2, [r3, #-1]
  407140:	469b      	mov	fp, r3
  407142:	2a39      	cmp	r2, #57	; 0x39
  407144:	f10b 33ff 	add.w	r3, fp, #4294967295
  407148:	d0f5      	beq.n	407136 <_dtoa_r+0x556>
  40714a:	3201      	adds	r2, #1
  40714c:	701a      	strb	r2, [r3, #0]
  40714e:	4641      	mov	r1, r8
  407150:	4620      	mov	r0, r4
  407152:	f002 f903 	bl	40935c <_Bfree>
  407156:	2e00      	cmp	r6, #0
  407158:	f43f af0f 	beq.w	406f7a <_dtoa_r+0x39a>
  40715c:	b12d      	cbz	r5, 40716a <_dtoa_r+0x58a>
  40715e:	42b5      	cmp	r5, r6
  407160:	d003      	beq.n	40716a <_dtoa_r+0x58a>
  407162:	4629      	mov	r1, r5
  407164:	4620      	mov	r0, r4
  407166:	f002 f8f9 	bl	40935c <_Bfree>
  40716a:	4631      	mov	r1, r6
  40716c:	4620      	mov	r0, r4
  40716e:	f002 f8f5 	bl	40935c <_Bfree>
  407172:	e702      	b.n	406f7a <_dtoa_r+0x39a>
  407174:	2601      	movs	r6, #1
  407176:	960e      	str	r6, [sp, #56]	; 0x38
  407178:	e5ea      	b.n	406d50 <_dtoa_r+0x170>
  40717a:	9807      	ldr	r0, [sp, #28]
  40717c:	f7fb fb8e 	bl	40289c <__aeabi_i2d>
  407180:	4632      	mov	r2, r6
  407182:	463b      	mov	r3, r7
  407184:	f7fb fe58 	bl	402e38 <__aeabi_dcmpeq>
  407188:	2800      	cmp	r0, #0
  40718a:	f47f adcd 	bne.w	406d28 <_dtoa_r+0x148>
  40718e:	9e07      	ldr	r6, [sp, #28]
  407190:	3e01      	subs	r6, #1
  407192:	9607      	str	r6, [sp, #28]
  407194:	e5c8      	b.n	406d28 <_dtoa_r+0x148>
  407196:	9e07      	ldr	r6, [sp, #28]
  407198:	9d08      	ldr	r5, [sp, #32]
  40719a:	1bad      	subs	r5, r5, r6
  40719c:	9508      	str	r5, [sp, #32]
  40719e:	4275      	negs	r5, r6
  4071a0:	2600      	movs	r6, #0
  4071a2:	950c      	str	r5, [sp, #48]	; 0x30
  4071a4:	960d      	str	r6, [sp, #52]	; 0x34
  4071a6:	e5e5      	b.n	406d74 <_dtoa_r+0x194>
  4071a8:	426d      	negs	r5, r5
  4071aa:	2600      	movs	r6, #0
  4071ac:	9508      	str	r5, [sp, #32]
  4071ae:	9606      	str	r6, [sp, #24]
  4071b0:	e5d6      	b.n	406d60 <_dtoa_r+0x180>
  4071b2:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4071b4:	9d08      	ldr	r5, [sp, #32]
  4071b6:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  4071b8:	e714      	b.n	406fe4 <_dtoa_r+0x404>
  4071ba:	bf00      	nop
  4071bc:	40240000 	.word	0x40240000
  4071c0:	231c      	movs	r3, #28
  4071c2:	f8dd e020 	ldr.w	lr, [sp, #32]
  4071c6:	9806      	ldr	r0, [sp, #24]
  4071c8:	449e      	add	lr, r3
  4071ca:	4418      	add	r0, r3
  4071cc:	f8cd e020 	str.w	lr, [sp, #32]
  4071d0:	441d      	add	r5, r3
  4071d2:	9006      	str	r0, [sp, #24]
  4071d4:	e761      	b.n	40709a <_dtoa_r+0x4ba>
  4071d6:	48a7      	ldr	r0, [pc, #668]	; (407474 <_dtoa_r+0x894>)
  4071d8:	1b40      	subs	r0, r0, r5
  4071da:	fa0a f000 	lsl.w	r0, sl, r0
  4071de:	e56f      	b.n	406cc0 <_dtoa_r+0xe0>
  4071e0:	900e      	str	r0, [sp, #56]	; 0x38
  4071e2:	e5b5      	b.n	406d50 <_dtoa_r+0x170>
  4071e4:	2d00      	cmp	r5, #0
  4071e6:	dd05      	ble.n	4071f4 <_dtoa_r+0x614>
  4071e8:	4631      	mov	r1, r6
  4071ea:	462a      	mov	r2, r5
  4071ec:	4620      	mov	r0, r4
  4071ee:	f002 fa99 	bl	409724 <__lshift>
  4071f2:	4606      	mov	r6, r0
  4071f4:	2f00      	cmp	r7, #0
  4071f6:	f040 82e9 	bne.w	4077cc <_dtoa_r+0xbec>
  4071fa:	4637      	mov	r7, r6
  4071fc:	9d09      	ldr	r5, [sp, #36]	; 0x24
  4071fe:	9809      	ldr	r0, [sp, #36]	; 0x24
  407200:	444d      	add	r5, r9
  407202:	9508      	str	r5, [sp, #32]
  407204:	f00a 0501 	and.w	r5, sl, #1
  407208:	950b      	str	r5, [sp, #44]	; 0x2c
  40720a:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
  40720e:	1c45      	adds	r5, r0, #1
  407210:	e00a      	b.n	407228 <_dtoa_r+0x648>
  407212:	f002 f8ad 	bl	409370 <__multadd>
  407216:	4639      	mov	r1, r7
  407218:	4606      	mov	r6, r0
  40721a:	220a      	movs	r2, #10
  40721c:	4620      	mov	r0, r4
  40721e:	2300      	movs	r3, #0
  407220:	f002 f8a6 	bl	409370 <__multadd>
  407224:	4607      	mov	r7, r0
  407226:	3501      	adds	r5, #1
  407228:	4641      	mov	r1, r8
  40722a:	4648      	mov	r0, r9
  40722c:	f7ff fc3e 	bl	406aac <quorem>
  407230:	4631      	mov	r1, r6
  407232:	4683      	mov	fp, r0
  407234:	4648      	mov	r0, r9
  407236:	f002 fad3 	bl	4097e0 <__mcmp>
  40723a:	4641      	mov	r1, r8
  40723c:	9003      	str	r0, [sp, #12]
  40723e:	463a      	mov	r2, r7
  407240:	4620      	mov	r0, r4
  407242:	f002 faf1 	bl	409828 <__mdiff>
  407246:	68c2      	ldr	r2, [r0, #12]
  407248:	1e69      	subs	r1, r5, #1
  40724a:	4603      	mov	r3, r0
  40724c:	f10b 0a30 	add.w	sl, fp, #48	; 0x30
  407250:	9106      	str	r1, [sp, #24]
  407252:	2a00      	cmp	r2, #0
  407254:	f040 8193 	bne.w	40757e <_dtoa_r+0x99e>
  407258:	4619      	mov	r1, r3
  40725a:	4648      	mov	r0, r9
  40725c:	9302      	str	r3, [sp, #8]
  40725e:	f002 fabf 	bl	4097e0 <__mcmp>
  407262:	9b02      	ldr	r3, [sp, #8]
  407264:	4602      	mov	r2, r0
  407266:	4619      	mov	r1, r3
  407268:	4620      	mov	r0, r4
  40726a:	9202      	str	r2, [sp, #8]
  40726c:	f002 f876 	bl	40935c <_Bfree>
  407270:	9a02      	ldr	r2, [sp, #8]
  407272:	b92a      	cbnz	r2, 407280 <_dtoa_r+0x6a0>
  407274:	9b24      	ldr	r3, [sp, #144]	; 0x90
  407276:	b91b      	cbnz	r3, 407280 <_dtoa_r+0x6a0>
  407278:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40727a:	2800      	cmp	r0, #0
  40727c:	f000 8393 	beq.w	4079a6 <_dtoa_r+0xdc6>
  407280:	9b03      	ldr	r3, [sp, #12]
  407282:	2b00      	cmp	r3, #0
  407284:	f2c0 8234 	blt.w	4076f0 <_dtoa_r+0xb10>
  407288:	d105      	bne.n	407296 <_dtoa_r+0x6b6>
  40728a:	9824      	ldr	r0, [sp, #144]	; 0x90
  40728c:	b918      	cbnz	r0, 407296 <_dtoa_r+0x6b6>
  40728e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  407290:	2900      	cmp	r1, #0
  407292:	f000 822d 	beq.w	4076f0 <_dtoa_r+0xb10>
  407296:	2a00      	cmp	r2, #0
  407298:	f300 82ac 	bgt.w	4077f4 <_dtoa_r+0xc14>
  40729c:	f8dd e020 	ldr.w	lr, [sp, #32]
  4072a0:	f805 ac01 	strb.w	sl, [r5, #-1]
  4072a4:	4575      	cmp	r5, lr
  4072a6:	46ab      	mov	fp, r5
  4072a8:	f000 82b4 	beq.w	407814 <_dtoa_r+0xc34>
  4072ac:	4649      	mov	r1, r9
  4072ae:	220a      	movs	r2, #10
  4072b0:	2300      	movs	r3, #0
  4072b2:	4620      	mov	r0, r4
  4072b4:	f002 f85c 	bl	409370 <__multadd>
  4072b8:	42be      	cmp	r6, r7
  4072ba:	4681      	mov	r9, r0
  4072bc:	4631      	mov	r1, r6
  4072be:	4620      	mov	r0, r4
  4072c0:	f04f 020a 	mov.w	r2, #10
  4072c4:	f04f 0300 	mov.w	r3, #0
  4072c8:	d1a3      	bne.n	407212 <_dtoa_r+0x632>
  4072ca:	f002 f851 	bl	409370 <__multadd>
  4072ce:	4606      	mov	r6, r0
  4072d0:	4607      	mov	r7, r0
  4072d2:	e7a8      	b.n	407226 <_dtoa_r+0x646>
  4072d4:	2600      	movs	r6, #0
  4072d6:	960b      	str	r6, [sp, #44]	; 0x2c
  4072d8:	9e07      	ldr	r6, [sp, #28]
  4072da:	f8dd e094 	ldr.w	lr, [sp, #148]	; 0x94
  4072de:	44b6      	add	lr, r6
  4072e0:	f10e 0901 	add.w	r9, lr, #1
  4072e4:	f1b9 0f00 	cmp.w	r9, #0
  4072e8:	f8cd e03c 	str.w	lr, [sp, #60]	; 0x3c
  4072ec:	464e      	mov	r6, r9
  4072ee:	f340 8150 	ble.w	407592 <_dtoa_r+0x9b2>
  4072f2:	2100      	movs	r1, #0
  4072f4:	2e17      	cmp	r6, #23
  4072f6:	6461      	str	r1, [r4, #68]	; 0x44
  4072f8:	d90a      	bls.n	407310 <_dtoa_r+0x730>
  4072fa:	2201      	movs	r2, #1
  4072fc:	2304      	movs	r3, #4
  4072fe:	005b      	lsls	r3, r3, #1
  407300:	f103 0014 	add.w	r0, r3, #20
  407304:	42b0      	cmp	r0, r6
  407306:	4611      	mov	r1, r2
  407308:	f102 0201 	add.w	r2, r2, #1
  40730c:	d9f7      	bls.n	4072fe <_dtoa_r+0x71e>
  40730e:	6461      	str	r1, [r4, #68]	; 0x44
  407310:	4620      	mov	r0, r4
  407312:	f001 fffd 	bl	409310 <_Balloc>
  407316:	2e0e      	cmp	r6, #14
  407318:	9009      	str	r0, [sp, #36]	; 0x24
  40731a:	6420      	str	r0, [r4, #64]	; 0x40
  40731c:	f63f ad6c 	bhi.w	406df8 <_dtoa_r+0x218>
  407320:	2d00      	cmp	r5, #0
  407322:	f43f ad69 	beq.w	406df8 <_dtoa_r+0x218>
  407326:	9d07      	ldr	r5, [sp, #28]
  407328:	e9cd ab12 	strd	sl, fp, [sp, #72]	; 0x48
  40732c:	2d00      	cmp	r5, #0
  40732e:	f340 821c 	ble.w	40776a <_dtoa_r+0xb8a>
  407332:	4b51      	ldr	r3, [pc, #324]	; (407478 <_dtoa_r+0x898>)
  407334:	f005 020f 	and.w	r2, r5, #15
  407338:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40733c:	112d      	asrs	r5, r5, #4
  40733e:	e9d3 6700 	ldrd	r6, r7, [r3]
  407342:	06eb      	lsls	r3, r5, #27
  407344:	f140 81cd 	bpl.w	4076e2 <_dtoa_r+0xb02>
  407348:	4b4c      	ldr	r3, [pc, #304]	; (40747c <_dtoa_r+0x89c>)
  40734a:	4650      	mov	r0, sl
  40734c:	4659      	mov	r1, fp
  40734e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  407352:	f7fb fc33 	bl	402bbc <__aeabi_ddiv>
  407356:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  40735a:	f005 050f 	and.w	r5, r5, #15
  40735e:	f04f 0803 	mov.w	r8, #3
  407362:	b18d      	cbz	r5, 407388 <_dtoa_r+0x7a8>
  407364:	f8df a114 	ldr.w	sl, [pc, #276]	; 40747c <_dtoa_r+0x89c>
  407368:	4630      	mov	r0, r6
  40736a:	4639      	mov	r1, r7
  40736c:	07ee      	lsls	r6, r5, #31
  40736e:	d505      	bpl.n	40737c <_dtoa_r+0x79c>
  407370:	e9da 2300 	ldrd	r2, r3, [sl]
  407374:	f108 0801 	add.w	r8, r8, #1
  407378:	f7fb faf6 	bl	402968 <__aeabi_dmul>
  40737c:	106d      	asrs	r5, r5, #1
  40737e:	f10a 0a08 	add.w	sl, sl, #8
  407382:	d1f3      	bne.n	40736c <_dtoa_r+0x78c>
  407384:	4606      	mov	r6, r0
  407386:	460f      	mov	r7, r1
  407388:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  40738c:	4632      	mov	r2, r6
  40738e:	463b      	mov	r3, r7
  407390:	f7fb fc14 	bl	402bbc <__aeabi_ddiv>
  407394:	4682      	mov	sl, r0
  407396:	468b      	mov	fp, r1
  407398:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  40739a:	b145      	cbz	r5, 4073ae <_dtoa_r+0x7ce>
  40739c:	4650      	mov	r0, sl
  40739e:	4659      	mov	r1, fp
  4073a0:	2200      	movs	r2, #0
  4073a2:	4b37      	ldr	r3, [pc, #220]	; (407480 <_dtoa_r+0x8a0>)
  4073a4:	f7fb fd52 	bl	402e4c <__aeabi_dcmplt>
  4073a8:	2800      	cmp	r0, #0
  4073aa:	f040 82aa 	bne.w	407902 <_dtoa_r+0xd22>
  4073ae:	4640      	mov	r0, r8
  4073b0:	f7fb fa74 	bl	40289c <__aeabi_i2d>
  4073b4:	4652      	mov	r2, sl
  4073b6:	465b      	mov	r3, fp
  4073b8:	f7fb fad6 	bl	402968 <__aeabi_dmul>
  4073bc:	2200      	movs	r2, #0
  4073be:	4b31      	ldr	r3, [pc, #196]	; (407484 <_dtoa_r+0x8a4>)
  4073c0:	f7fb f920 	bl	402604 <__adddf3>
  4073c4:	4606      	mov	r6, r0
  4073c6:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  4073ca:	f1b9 0f00 	cmp.w	r9, #0
  4073ce:	f000 815a 	beq.w	407686 <_dtoa_r+0xaa6>
  4073d2:	9d07      	ldr	r5, [sp, #28]
  4073d4:	46c8      	mov	r8, r9
  4073d6:	9517      	str	r5, [sp, #92]	; 0x5c
  4073d8:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4073da:	2d00      	cmp	r5, #0
  4073dc:	f000 8223 	beq.w	407826 <_dtoa_r+0xc46>
  4073e0:	4b25      	ldr	r3, [pc, #148]	; (407478 <_dtoa_r+0x898>)
  4073e2:	2000      	movs	r0, #0
  4073e4:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
  4073e8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  4073ec:	4926      	ldr	r1, [pc, #152]	; (407488 <_dtoa_r+0x8a8>)
  4073ee:	f7fb fbe5 	bl	402bbc <__aeabi_ddiv>
  4073f2:	4632      	mov	r2, r6
  4073f4:	463b      	mov	r3, r7
  4073f6:	f7fb f903 	bl	402600 <__aeabi_dsub>
  4073fa:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  4073fe:	4659      	mov	r1, fp
  407400:	4650      	mov	r0, sl
  407402:	f003 f907 	bl	40a614 <__aeabi_d2iz>
  407406:	4605      	mov	r5, r0
  407408:	f7fb fa48 	bl	40289c <__aeabi_i2d>
  40740c:	4602      	mov	r2, r0
  40740e:	460b      	mov	r3, r1
  407410:	4650      	mov	r0, sl
  407412:	4659      	mov	r1, fp
  407414:	f7fb f8f4 	bl	402600 <__aeabi_dsub>
  407418:	3530      	adds	r5, #48	; 0x30
  40741a:	9e09      	ldr	r6, [sp, #36]	; 0x24
  40741c:	e9cd 0104 	strd	r0, r1, [sp, #16]
  407420:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  407424:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  407428:	b2ed      	uxtb	r5, r5
  40742a:	7035      	strb	r5, [r6, #0]
  40742c:	f106 0b01 	add.w	fp, r6, #1
  407430:	f7fb fd2a 	bl	402e88 <__aeabi_dcmpgt>
  407434:	2800      	cmp	r0, #0
  407436:	f040 82ab 	bne.w	407990 <_dtoa_r+0xdb0>
  40743a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  40743e:	2000      	movs	r0, #0
  407440:	490f      	ldr	r1, [pc, #60]	; (407480 <_dtoa_r+0x8a0>)
  407442:	f7fb f8dd 	bl	402600 <__aeabi_dsub>
  407446:	4602      	mov	r2, r0
  407448:	460b      	mov	r3, r1
  40744a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  40744e:	f7fb fd1b 	bl	402e88 <__aeabi_dcmpgt>
  407452:	2800      	cmp	r0, #0
  407454:	f040 82a2 	bne.w	40799c <_dtoa_r+0xdbc>
  407458:	f1b8 0f01 	cmp.w	r8, #1
  40745c:	f340 8181 	ble.w	407762 <_dtoa_r+0xb82>
  407460:	44b0      	add	r8, r6
  407462:	f8cd 9050 	str.w	r9, [sp, #80]	; 0x50
  407466:	46a2      	mov	sl, r4
  407468:	46c1      	mov	r9, r8
  40746a:	e9dd 6704 	ldrd	r6, r7, [sp, #16]
  40746e:	e9dd 4510 	ldrd	r4, r5, [sp, #64]	; 0x40
  407472:	e019      	b.n	4074a8 <_dtoa_r+0x8c8>
  407474:	fffffbee 	.word	0xfffffbee
  407478:	0040aed0 	.word	0x0040aed0
  40747c:	0040af98 	.word	0x0040af98
  407480:	3ff00000 	.word	0x3ff00000
  407484:	401c0000 	.word	0x401c0000
  407488:	3fe00000 	.word	0x3fe00000
  40748c:	2000      	movs	r0, #0
  40748e:	49a8      	ldr	r1, [pc, #672]	; (407730 <_dtoa_r+0xb50>)
  407490:	f7fb f8b6 	bl	402600 <__aeabi_dsub>
  407494:	4622      	mov	r2, r4
  407496:	462b      	mov	r3, r5
  407498:	f7fb fcd8 	bl	402e4c <__aeabi_dcmplt>
  40749c:	2800      	cmp	r0, #0
  40749e:	f040 827b 	bne.w	407998 <_dtoa_r+0xdb8>
  4074a2:	45cb      	cmp	fp, r9
  4074a4:	f000 815a 	beq.w	40775c <_dtoa_r+0xb7c>
  4074a8:	4620      	mov	r0, r4
  4074aa:	4629      	mov	r1, r5
  4074ac:	2200      	movs	r2, #0
  4074ae:	4ba1      	ldr	r3, [pc, #644]	; (407734 <_dtoa_r+0xb54>)
  4074b0:	f7fb fa5a 	bl	402968 <__aeabi_dmul>
  4074b4:	2200      	movs	r2, #0
  4074b6:	4b9f      	ldr	r3, [pc, #636]	; (407734 <_dtoa_r+0xb54>)
  4074b8:	4604      	mov	r4, r0
  4074ba:	460d      	mov	r5, r1
  4074bc:	4630      	mov	r0, r6
  4074be:	4639      	mov	r1, r7
  4074c0:	f7fb fa52 	bl	402968 <__aeabi_dmul>
  4074c4:	460f      	mov	r7, r1
  4074c6:	4606      	mov	r6, r0
  4074c8:	f003 f8a4 	bl	40a614 <__aeabi_d2iz>
  4074cc:	4680      	mov	r8, r0
  4074ce:	f7fb f9e5 	bl	40289c <__aeabi_i2d>
  4074d2:	4602      	mov	r2, r0
  4074d4:	460b      	mov	r3, r1
  4074d6:	4630      	mov	r0, r6
  4074d8:	4639      	mov	r1, r7
  4074da:	f7fb f891 	bl	402600 <__aeabi_dsub>
  4074de:	f108 0830 	add.w	r8, r8, #48	; 0x30
  4074e2:	fa5f f888 	uxtb.w	r8, r8
  4074e6:	4622      	mov	r2, r4
  4074e8:	462b      	mov	r3, r5
  4074ea:	f80b 8b01 	strb.w	r8, [fp], #1
  4074ee:	4606      	mov	r6, r0
  4074f0:	460f      	mov	r7, r1
  4074f2:	f7fb fcab 	bl	402e4c <__aeabi_dcmplt>
  4074f6:	4632      	mov	r2, r6
  4074f8:	463b      	mov	r3, r7
  4074fa:	2800      	cmp	r0, #0
  4074fc:	d0c6      	beq.n	40748c <_dtoa_r+0x8ac>
  4074fe:	9e17      	ldr	r6, [sp, #92]	; 0x5c
  407500:	4654      	mov	r4, sl
  407502:	9607      	str	r6, [sp, #28]
  407504:	e539      	b.n	406f7a <_dtoa_r+0x39a>
  407506:	2600      	movs	r6, #0
  407508:	960b      	str	r6, [sp, #44]	; 0x2c
  40750a:	9825      	ldr	r0, [sp, #148]	; 0x94
  40750c:	2800      	cmp	r0, #0
  40750e:	dd3c      	ble.n	40758a <_dtoa_r+0x9aa>
  407510:	4606      	mov	r6, r0
  407512:	900f      	str	r0, [sp, #60]	; 0x3c
  407514:	4681      	mov	r9, r0
  407516:	e6ec      	b.n	4072f2 <_dtoa_r+0x712>
  407518:	2601      	movs	r6, #1
  40751a:	960b      	str	r6, [sp, #44]	; 0x2c
  40751c:	e7f5      	b.n	40750a <_dtoa_r+0x92a>
  40751e:	f1b9 0f00 	cmp.w	r9, #0
  407522:	f73f ac7c 	bgt.w	406e1e <_dtoa_r+0x23e>
  407526:	f040 80c6 	bne.w	4076b6 <_dtoa_r+0xad6>
  40752a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40752e:	2200      	movs	r2, #0
  407530:	4b81      	ldr	r3, [pc, #516]	; (407738 <_dtoa_r+0xb58>)
  407532:	f7fb fa19 	bl	402968 <__aeabi_dmul>
  407536:	4652      	mov	r2, sl
  407538:	465b      	mov	r3, fp
  40753a:	f7fb fc9b 	bl	402e74 <__aeabi_dcmpge>
  40753e:	46c8      	mov	r8, r9
  407540:	464e      	mov	r6, r9
  407542:	2800      	cmp	r0, #0
  407544:	d07c      	beq.n	407640 <_dtoa_r+0xa60>
  407546:	9d25      	ldr	r5, [sp, #148]	; 0x94
  407548:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  40754c:	43ed      	mvns	r5, r5
  40754e:	9507      	str	r5, [sp, #28]
  407550:	4641      	mov	r1, r8
  407552:	4620      	mov	r0, r4
  407554:	f001 ff02 	bl	40935c <_Bfree>
  407558:	2e00      	cmp	r6, #0
  40755a:	f47f ae06 	bne.w	40716a <_dtoa_r+0x58a>
  40755e:	e50c      	b.n	406f7a <_dtoa_r+0x39a>
  407560:	990a      	ldr	r1, [sp, #40]	; 0x28
  407562:	4620      	mov	r0, r4
  407564:	f002 f890 	bl	409688 <__pow5mult>
  407568:	900a      	str	r0, [sp, #40]	; 0x28
  40756a:	e56a      	b.n	407042 <_dtoa_r+0x462>
  40756c:	9d16      	ldr	r5, [sp, #88]	; 0x58
  40756e:	2d00      	cmp	r5, #0
  407570:	f000 81b8 	beq.w	4078e4 <_dtoa_r+0xd04>
  407574:	f203 4333 	addw	r3, r3, #1075	; 0x433
  407578:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40757a:	9d08      	ldr	r5, [sp, #32]
  40757c:	e527      	b.n	406fce <_dtoa_r+0x3ee>
  40757e:	4601      	mov	r1, r0
  407580:	4620      	mov	r0, r4
  407582:	f001 feeb 	bl	40935c <_Bfree>
  407586:	2201      	movs	r2, #1
  407588:	e67a      	b.n	407280 <_dtoa_r+0x6a0>
  40758a:	2601      	movs	r6, #1
  40758c:	9625      	str	r6, [sp, #148]	; 0x94
  40758e:	960f      	str	r6, [sp, #60]	; 0x3c
  407590:	46b1      	mov	r9, r6
  407592:	2100      	movs	r1, #0
  407594:	6461      	str	r1, [r4, #68]	; 0x44
  407596:	e6bb      	b.n	407310 <_dtoa_r+0x730>
  407598:	980a      	ldr	r0, [sp, #40]	; 0x28
  40759a:	4641      	mov	r1, r8
  40759c:	f002 f920 	bl	4097e0 <__mcmp>
  4075a0:	2800      	cmp	r0, #0
  4075a2:	f6bf ad8f 	bge.w	4070c4 <_dtoa_r+0x4e4>
  4075a6:	f8dd e01c 	ldr.w	lr, [sp, #28]
  4075aa:	990a      	ldr	r1, [sp, #40]	; 0x28
  4075ac:	f10e 3eff 	add.w	lr, lr, #4294967295
  4075b0:	4620      	mov	r0, r4
  4075b2:	220a      	movs	r2, #10
  4075b4:	2300      	movs	r3, #0
  4075b6:	f8cd e01c 	str.w	lr, [sp, #28]
  4075ba:	f001 fed9 	bl	409370 <__multadd>
  4075be:	900a      	str	r0, [sp, #40]	; 0x28
  4075c0:	980b      	ldr	r0, [sp, #44]	; 0x2c
  4075c2:	2800      	cmp	r0, #0
  4075c4:	f040 8209 	bne.w	4079da <_dtoa_r+0xdfa>
  4075c8:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
  4075cc:	e57a      	b.n	4070c4 <_dtoa_r+0x4e4>
  4075ce:	f8d8 3010 	ldr.w	r3, [r8, #16]
  4075d2:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  4075d6:	6918      	ldr	r0, [r3, #16]
  4075d8:	f001 ff60 	bl	40949c <__hi0bits>
  4075dc:	f1c0 0020 	rsb	r0, r0, #32
  4075e0:	e547      	b.n	407072 <_dtoa_r+0x492>
  4075e2:	9809      	ldr	r0, [sp, #36]	; 0x24
  4075e4:	f7ff bb2c 	b.w	406c40 <_dtoa_r+0x60>
  4075e8:	f1ba 0f00 	cmp.w	sl, #0
  4075ec:	f47f ad3b 	bne.w	407066 <_dtoa_r+0x486>
  4075f0:	f3cb 0313 	ubfx	r3, fp, #0, #20
  4075f4:	2b00      	cmp	r3, #0
  4075f6:	f040 817c 	bne.w	4078f2 <_dtoa_r+0xd12>
  4075fa:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  4075fe:	0d3f      	lsrs	r7, r7, #20
  407600:	053f      	lsls	r7, r7, #20
  407602:	2f00      	cmp	r7, #0
  407604:	f43f ad30 	beq.w	407068 <_dtoa_r+0x488>
  407608:	9a08      	ldr	r2, [sp, #32]
  40760a:	9b06      	ldr	r3, [sp, #24]
  40760c:	3201      	adds	r2, #1
  40760e:	3301      	adds	r3, #1
  407610:	9208      	str	r2, [sp, #32]
  407612:	9306      	str	r3, [sp, #24]
  407614:	2701      	movs	r7, #1
  407616:	e527      	b.n	407068 <_dtoa_r+0x488>
  407618:	9924      	ldr	r1, [sp, #144]	; 0x90
  40761a:	2902      	cmp	r1, #2
  40761c:	f77f ad56 	ble.w	4070cc <_dtoa_r+0x4ec>
  407620:	f1b9 0f00 	cmp.w	r9, #0
  407624:	d18f      	bne.n	407546 <_dtoa_r+0x966>
  407626:	4641      	mov	r1, r8
  407628:	464b      	mov	r3, r9
  40762a:	2205      	movs	r2, #5
  40762c:	4620      	mov	r0, r4
  40762e:	f001 fe9f 	bl	409370 <__multadd>
  407632:	4680      	mov	r8, r0
  407634:	4641      	mov	r1, r8
  407636:	980a      	ldr	r0, [sp, #40]	; 0x28
  407638:	f002 f8d2 	bl	4097e0 <__mcmp>
  40763c:	2800      	cmp	r0, #0
  40763e:	dd82      	ble.n	407546 <_dtoa_r+0x966>
  407640:	9d07      	ldr	r5, [sp, #28]
  407642:	2331      	movs	r3, #49	; 0x31
  407644:	3501      	adds	r5, #1
  407646:	9507      	str	r5, [sp, #28]
  407648:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40764a:	702b      	strb	r3, [r5, #0]
  40764c:	f105 0b01 	add.w	fp, r5, #1
  407650:	e77e      	b.n	407550 <_dtoa_r+0x970>
  407652:	9807      	ldr	r0, [sp, #28]
  407654:	9909      	ldr	r1, [sp, #36]	; 0x24
  407656:	2331      	movs	r3, #49	; 0x31
  407658:	3001      	adds	r0, #1
  40765a:	9007      	str	r0, [sp, #28]
  40765c:	700b      	strb	r3, [r1, #0]
  40765e:	e576      	b.n	40714e <_dtoa_r+0x56e>
  407660:	46a3      	mov	fp, r4
  407662:	9c03      	ldr	r4, [sp, #12]
  407664:	e489      	b.n	406f7a <_dtoa_r+0x39a>
  407666:	4640      	mov	r0, r8
  407668:	f7fb f918 	bl	40289c <__aeabi_i2d>
  40766c:	4602      	mov	r2, r0
  40766e:	460b      	mov	r3, r1
  407670:	4650      	mov	r0, sl
  407672:	4659      	mov	r1, fp
  407674:	f7fb f978 	bl	402968 <__aeabi_dmul>
  407678:	2200      	movs	r2, #0
  40767a:	4b30      	ldr	r3, [pc, #192]	; (40773c <_dtoa_r+0xb5c>)
  40767c:	f7fa ffc2 	bl	402604 <__adddf3>
  407680:	4606      	mov	r6, r0
  407682:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  407686:	4650      	mov	r0, sl
  407688:	4659      	mov	r1, fp
  40768a:	2200      	movs	r2, #0
  40768c:	4b2a      	ldr	r3, [pc, #168]	; (407738 <_dtoa_r+0xb58>)
  40768e:	f7fa ffb7 	bl	402600 <__aeabi_dsub>
  407692:	4632      	mov	r2, r6
  407694:	463b      	mov	r3, r7
  407696:	4682      	mov	sl, r0
  407698:	468b      	mov	fp, r1
  40769a:	f7fb fbf5 	bl	402e88 <__aeabi_dcmpgt>
  40769e:	2800      	cmp	r0, #0
  4076a0:	f040 80bd 	bne.w	40781e <_dtoa_r+0xc3e>
  4076a4:	4632      	mov	r2, r6
  4076a6:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
  4076aa:	4650      	mov	r0, sl
  4076ac:	4659      	mov	r1, fp
  4076ae:	f7fb fbcd 	bl	402e4c <__aeabi_dcmplt>
  4076b2:	2800      	cmp	r0, #0
  4076b4:	d055      	beq.n	407762 <_dtoa_r+0xb82>
  4076b6:	f04f 0800 	mov.w	r8, #0
  4076ba:	4646      	mov	r6, r8
  4076bc:	e743      	b.n	407546 <_dtoa_r+0x966>
  4076be:	990a      	ldr	r1, [sp, #40]	; 0x28
  4076c0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4076c2:	4620      	mov	r0, r4
  4076c4:	f001 ffe0 	bl	409688 <__pow5mult>
  4076c8:	900a      	str	r0, [sp, #40]	; 0x28
  4076ca:	e4ba      	b.n	407042 <_dtoa_r+0x462>
  4076cc:	2601      	movs	r6, #1
  4076ce:	960b      	str	r6, [sp, #44]	; 0x2c
  4076d0:	e602      	b.n	4072d8 <_dtoa_r+0x6f8>
  4076d2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  4076d4:	9e0d      	ldr	r6, [sp, #52]	; 0x34
  4076d6:	1b7b      	subs	r3, r7, r5
  4076d8:	441e      	add	r6, r3
  4076da:	970c      	str	r7, [sp, #48]	; 0x30
  4076dc:	960d      	str	r6, [sp, #52]	; 0x34
  4076de:	2700      	movs	r7, #0
  4076e0:	e46f      	b.n	406fc2 <_dtoa_r+0x3e2>
  4076e2:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  4076e6:	f04f 0802 	mov.w	r8, #2
  4076ea:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  4076ee:	e638      	b.n	407362 <_dtoa_r+0x782>
  4076f0:	2a00      	cmp	r2, #0
  4076f2:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
  4076f6:	46d9      	mov	r9, fp
  4076f8:	dd11      	ble.n	40771e <_dtoa_r+0xb3e>
  4076fa:	990a      	ldr	r1, [sp, #40]	; 0x28
  4076fc:	2201      	movs	r2, #1
  4076fe:	4620      	mov	r0, r4
  407700:	f002 f810 	bl	409724 <__lshift>
  407704:	4641      	mov	r1, r8
  407706:	900a      	str	r0, [sp, #40]	; 0x28
  407708:	f002 f86a 	bl	4097e0 <__mcmp>
  40770c:	2800      	cmp	r0, #0
  40770e:	f340 815d 	ble.w	4079cc <_dtoa_r+0xdec>
  407712:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  407716:	f000 811b 	beq.w	407950 <_dtoa_r+0xd70>
  40771a:	f109 0a31 	add.w	sl, r9, #49	; 0x31
  40771e:	9b06      	ldr	r3, [sp, #24]
  407720:	4635      	mov	r5, r6
  407722:	f883 a000 	strb.w	sl, [r3]
  407726:	f103 0b01 	add.w	fp, r3, #1
  40772a:	463e      	mov	r6, r7
  40772c:	e50f      	b.n	40714e <_dtoa_r+0x56e>
  40772e:	bf00      	nop
  407730:	3ff00000 	.word	0x3ff00000
  407734:	40240000 	.word	0x40240000
  407738:	40140000 	.word	0x40140000
  40773c:	401c0000 	.word	0x401c0000
  407740:	d103      	bne.n	40774a <_dtoa_r+0xb6a>
  407742:	f01a 0f01 	tst.w	sl, #1
  407746:	f47f acf2 	bne.w	40712e <_dtoa_r+0x54e>
  40774a:	465b      	mov	r3, fp
  40774c:	f813 2c01 	ldrb.w	r2, [r3, #-1]
  407750:	469b      	mov	fp, r3
  407752:	2a30      	cmp	r2, #48	; 0x30
  407754:	f103 33ff 	add.w	r3, r3, #4294967295
  407758:	d0f8      	beq.n	40774c <_dtoa_r+0xb6c>
  40775a:	e4f8      	b.n	40714e <_dtoa_r+0x56e>
  40775c:	f8dd 9050 	ldr.w	r9, [sp, #80]	; 0x50
  407760:	4654      	mov	r4, sl
  407762:	e9dd ab12 	ldrd	sl, fp, [sp, #72]	; 0x48
  407766:	f7ff bb47 	b.w	406df8 <_dtoa_r+0x218>
  40776a:	9e07      	ldr	r6, [sp, #28]
  40776c:	4275      	negs	r5, r6
  40776e:	2d00      	cmp	r5, #0
  407770:	f000 80c2 	beq.w	4078f8 <_dtoa_r+0xd18>
  407774:	4ba3      	ldr	r3, [pc, #652]	; (407a04 <_dtoa_r+0xe24>)
  407776:	f005 020f 	and.w	r2, r5, #15
  40777a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40777e:	e9d3 2300 	ldrd	r2, r3, [r3]
  407782:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  407786:	f7fb f8ef 	bl	402968 <__aeabi_dmul>
  40778a:	112d      	asrs	r5, r5, #4
  40778c:	4682      	mov	sl, r0
  40778e:	468b      	mov	fp, r1
  407790:	f000 812e 	beq.w	4079f0 <_dtoa_r+0xe10>
  407794:	4e9c      	ldr	r6, [pc, #624]	; (407a08 <_dtoa_r+0xe28>)
  407796:	f04f 0802 	mov.w	r8, #2
  40779a:	07ea      	lsls	r2, r5, #31
  40779c:	d505      	bpl.n	4077aa <_dtoa_r+0xbca>
  40779e:	e9d6 2300 	ldrd	r2, r3, [r6]
  4077a2:	f108 0801 	add.w	r8, r8, #1
  4077a6:	f7fb f8df 	bl	402968 <__aeabi_dmul>
  4077aa:	106d      	asrs	r5, r5, #1
  4077ac:	f106 0608 	add.w	r6, r6, #8
  4077b0:	d1f3      	bne.n	40779a <_dtoa_r+0xbba>
  4077b2:	4682      	mov	sl, r0
  4077b4:	468b      	mov	fp, r1
  4077b6:	e5ef      	b.n	407398 <_dtoa_r+0x7b8>
  4077b8:	9e07      	ldr	r6, [sp, #28]
  4077ba:	9d09      	ldr	r5, [sp, #36]	; 0x24
  4077bc:	2230      	movs	r2, #48	; 0x30
  4077be:	702a      	strb	r2, [r5, #0]
  4077c0:	3601      	adds	r6, #1
  4077c2:	2231      	movs	r2, #49	; 0x31
  4077c4:	9607      	str	r6, [sp, #28]
  4077c6:	701a      	strb	r2, [r3, #0]
  4077c8:	f7ff bbd7 	b.w	406f7a <_dtoa_r+0x39a>
  4077cc:	6871      	ldr	r1, [r6, #4]
  4077ce:	4620      	mov	r0, r4
  4077d0:	f001 fd9e 	bl	409310 <_Balloc>
  4077d4:	6933      	ldr	r3, [r6, #16]
  4077d6:	4605      	mov	r5, r0
  4077d8:	1c9a      	adds	r2, r3, #2
  4077da:	0092      	lsls	r2, r2, #2
  4077dc:	f106 010c 	add.w	r1, r6, #12
  4077e0:	300c      	adds	r0, #12
  4077e2:	f001 fcb5 	bl	409150 <memcpy>
  4077e6:	4620      	mov	r0, r4
  4077e8:	4629      	mov	r1, r5
  4077ea:	2201      	movs	r2, #1
  4077ec:	f001 ff9a 	bl	409724 <__lshift>
  4077f0:	4607      	mov	r7, r0
  4077f2:	e503      	b.n	4071fc <_dtoa_r+0x61c>
  4077f4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  4077f8:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
  4077fc:	f000 80a8 	beq.w	407950 <_dtoa_r+0xd70>
  407800:	9d06      	ldr	r5, [sp, #24]
  407802:	f10a 0301 	add.w	r3, sl, #1
  407806:	702b      	strb	r3, [r5, #0]
  407808:	4635      	mov	r5, r6
  40780a:	9e06      	ldr	r6, [sp, #24]
  40780c:	f106 0b01 	add.w	fp, r6, #1
  407810:	463e      	mov	r6, r7
  407812:	e49c      	b.n	40714e <_dtoa_r+0x56e>
  407814:	4635      	mov	r5, r6
  407816:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
  40781a:	463e      	mov	r6, r7
  40781c:	e47b      	b.n	407116 <_dtoa_r+0x536>
  40781e:	f04f 0800 	mov.w	r8, #0
  407822:	4646      	mov	r6, r8
  407824:	e70c      	b.n	407640 <_dtoa_r+0xa60>
  407826:	4977      	ldr	r1, [pc, #476]	; (407a04 <_dtoa_r+0xe24>)
  407828:	f108 35ff 	add.w	r5, r8, #4294967295
  40782c:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
  407830:	4632      	mov	r2, r6
  407832:	463b      	mov	r3, r7
  407834:	e9d1 0100 	ldrd	r0, r1, [r1]
  407838:	9510      	str	r5, [sp, #64]	; 0x40
  40783a:	f7fb f895 	bl	402968 <__aeabi_dmul>
  40783e:	e9cd 0114 	strd	r0, r1, [sp, #80]	; 0x50
  407842:	4659      	mov	r1, fp
  407844:	4650      	mov	r0, sl
  407846:	f002 fee5 	bl	40a614 <__aeabi_d2iz>
  40784a:	4605      	mov	r5, r0
  40784c:	f7fb f826 	bl	40289c <__aeabi_i2d>
  407850:	4602      	mov	r2, r0
  407852:	460b      	mov	r3, r1
  407854:	4650      	mov	r0, sl
  407856:	4659      	mov	r1, fp
  407858:	f7fa fed2 	bl	402600 <__aeabi_dsub>
  40785c:	f8dd e024 	ldr.w	lr, [sp, #36]	; 0x24
  407860:	3530      	adds	r5, #48	; 0x30
  407862:	f1b8 0f01 	cmp.w	r8, #1
  407866:	4606      	mov	r6, r0
  407868:	460f      	mov	r7, r1
  40786a:	f88e 5000 	strb.w	r5, [lr]
  40786e:	f10e 0b01 	add.w	fp, lr, #1
  407872:	d01e      	beq.n	4078b2 <_dtoa_r+0xcd2>
  407874:	9d09      	ldr	r5, [sp, #36]	; 0x24
  407876:	1e6b      	subs	r3, r5, #1
  407878:	eb03 0a08 	add.w	sl, r3, r8
  40787c:	2200      	movs	r2, #0
  40787e:	4b63      	ldr	r3, [pc, #396]	; (407a0c <_dtoa_r+0xe2c>)
  407880:	f7fb f872 	bl	402968 <__aeabi_dmul>
  407884:	460f      	mov	r7, r1
  407886:	4606      	mov	r6, r0
  407888:	f002 fec4 	bl	40a614 <__aeabi_d2iz>
  40788c:	4680      	mov	r8, r0
  40788e:	f7fb f805 	bl	40289c <__aeabi_i2d>
  407892:	f108 0830 	add.w	r8, r8, #48	; 0x30
  407896:	4602      	mov	r2, r0
  407898:	460b      	mov	r3, r1
  40789a:	4630      	mov	r0, r6
  40789c:	4639      	mov	r1, r7
  40789e:	f7fa feaf 	bl	402600 <__aeabi_dsub>
  4078a2:	f805 8f01 	strb.w	r8, [r5, #1]!
  4078a6:	4555      	cmp	r5, sl
  4078a8:	d1e8      	bne.n	40787c <_dtoa_r+0xc9c>
  4078aa:	9d10      	ldr	r5, [sp, #64]	; 0x40
  4078ac:	4606      	mov	r6, r0
  4078ae:	460f      	mov	r7, r1
  4078b0:	44ab      	add	fp, r5
  4078b2:	2200      	movs	r2, #0
  4078b4:	4b56      	ldr	r3, [pc, #344]	; (407a10 <_dtoa_r+0xe30>)
  4078b6:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
  4078ba:	f7fa fea3 	bl	402604 <__adddf3>
  4078be:	4632      	mov	r2, r6
  4078c0:	463b      	mov	r3, r7
  4078c2:	f7fb fac3 	bl	402e4c <__aeabi_dcmplt>
  4078c6:	2800      	cmp	r0, #0
  4078c8:	d04d      	beq.n	407966 <_dtoa_r+0xd86>
  4078ca:	9e17      	ldr	r6, [sp, #92]	; 0x5c
  4078cc:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4078ce:	9607      	str	r6, [sp, #28]
  4078d0:	f81b 5c01 	ldrb.w	r5, [fp, #-1]
  4078d4:	f7ff bb4a 	b.w	406f6c <_dtoa_r+0x38c>
  4078d8:	9e08      	ldr	r6, [sp, #32]
  4078da:	2300      	movs	r3, #0
  4078dc:	ebc9 0506 	rsb	r5, r9, r6
  4078e0:	f7ff bb75 	b.w	406fce <_dtoa_r+0x3ee>
  4078e4:	9b18      	ldr	r3, [sp, #96]	; 0x60
  4078e6:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4078e8:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  4078ec:	9d08      	ldr	r5, [sp, #32]
  4078ee:	f7ff bb6e 	b.w	406fce <_dtoa_r+0x3ee>
  4078f2:	4657      	mov	r7, sl
  4078f4:	f7ff bbb8 	b.w	407068 <_dtoa_r+0x488>
  4078f8:	e9dd ab12 	ldrd	sl, fp, [sp, #72]	; 0x48
  4078fc:	f04f 0802 	mov.w	r8, #2
  407900:	e54a      	b.n	407398 <_dtoa_r+0x7b8>
  407902:	f1b9 0f00 	cmp.w	r9, #0
  407906:	f43f aeae 	beq.w	407666 <_dtoa_r+0xa86>
  40790a:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
  40790c:	2e00      	cmp	r6, #0
  40790e:	f77f af28 	ble.w	407762 <_dtoa_r+0xb82>
  407912:	2200      	movs	r2, #0
  407914:	4b3d      	ldr	r3, [pc, #244]	; (407a0c <_dtoa_r+0xe2c>)
  407916:	4650      	mov	r0, sl
  407918:	4659      	mov	r1, fp
  40791a:	f7fb f825 	bl	402968 <__aeabi_dmul>
  40791e:	4682      	mov	sl, r0
  407920:	f108 0001 	add.w	r0, r8, #1
  407924:	468b      	mov	fp, r1
  407926:	f7fa ffb9 	bl	40289c <__aeabi_i2d>
  40792a:	4602      	mov	r2, r0
  40792c:	460b      	mov	r3, r1
  40792e:	4650      	mov	r0, sl
  407930:	4659      	mov	r1, fp
  407932:	f7fb f819 	bl	402968 <__aeabi_dmul>
  407936:	2200      	movs	r2, #0
  407938:	4b36      	ldr	r3, [pc, #216]	; (407a14 <_dtoa_r+0xe34>)
  40793a:	f7fa fe63 	bl	402604 <__adddf3>
  40793e:	9d07      	ldr	r5, [sp, #28]
  407940:	4606      	mov	r6, r0
  407942:	3d01      	subs	r5, #1
  407944:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  407948:	9517      	str	r5, [sp, #92]	; 0x5c
  40794a:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
  40794e:	e543      	b.n	4073d8 <_dtoa_r+0x7f8>
  407950:	4635      	mov	r5, r6
  407952:	9b06      	ldr	r3, [sp, #24]
  407954:	9e06      	ldr	r6, [sp, #24]
  407956:	2239      	movs	r2, #57	; 0x39
  407958:	7032      	strb	r2, [r6, #0]
  40795a:	f103 0b01 	add.w	fp, r3, #1
  40795e:	463e      	mov	r6, r7
  407960:	9909      	ldr	r1, [sp, #36]	; 0x24
  407962:	f7ff bbee 	b.w	407142 <_dtoa_r+0x562>
  407966:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
  40796a:	2000      	movs	r0, #0
  40796c:	4928      	ldr	r1, [pc, #160]	; (407a10 <_dtoa_r+0xe30>)
  40796e:	f7fa fe47 	bl	402600 <__aeabi_dsub>
  407972:	4632      	mov	r2, r6
  407974:	463b      	mov	r3, r7
  407976:	f7fb fa87 	bl	402e88 <__aeabi_dcmpgt>
  40797a:	2800      	cmp	r0, #0
  40797c:	f43f aef1 	beq.w	407762 <_dtoa_r+0xb82>
  407980:	465b      	mov	r3, fp
  407982:	f813 2c01 	ldrb.w	r2, [r3, #-1]
  407986:	469b      	mov	fp, r3
  407988:	2a30      	cmp	r2, #48	; 0x30
  40798a:	f103 33ff 	add.w	r3, r3, #4294967295
  40798e:	d0f8      	beq.n	407982 <_dtoa_r+0xda2>
  407990:	9d17      	ldr	r5, [sp, #92]	; 0x5c
  407992:	9507      	str	r5, [sp, #28]
  407994:	f7ff baf1 	b.w	406f7a <_dtoa_r+0x39a>
  407998:	4645      	mov	r5, r8
  40799a:	4654      	mov	r4, sl
  40799c:	9e17      	ldr	r6, [sp, #92]	; 0x5c
  40799e:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4079a0:	9607      	str	r6, [sp, #28]
  4079a2:	f7ff bae3 	b.w	406f6c <_dtoa_r+0x38c>
  4079a6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  4079aa:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
  4079ae:	d0cf      	beq.n	407950 <_dtoa_r+0xd70>
  4079b0:	9b03      	ldr	r3, [sp, #12]
  4079b2:	4635      	mov	r5, r6
  4079b4:	2b00      	cmp	r3, #0
  4079b6:	9e06      	ldr	r6, [sp, #24]
  4079b8:	bfc8      	it	gt
  4079ba:	f10b 0a31 	addgt.w	sl, fp, #49	; 0x31
  4079be:	f886 a000 	strb.w	sl, [r6]
  4079c2:	f106 0b01 	add.w	fp, r6, #1
  4079c6:	463e      	mov	r6, r7
  4079c8:	f7ff bbc1 	b.w	40714e <_dtoa_r+0x56e>
  4079cc:	f47f aea7 	bne.w	40771e <_dtoa_r+0xb3e>
  4079d0:	f01a 0f01 	tst.w	sl, #1
  4079d4:	f43f aea3 	beq.w	40771e <_dtoa_r+0xb3e>
  4079d8:	e69b      	b.n	407712 <_dtoa_r+0xb32>
  4079da:	4631      	mov	r1, r6
  4079dc:	4620      	mov	r0, r4
  4079de:	220a      	movs	r2, #10
  4079e0:	2300      	movs	r3, #0
  4079e2:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
  4079e6:	f001 fcc3 	bl	409370 <__multadd>
  4079ea:	4606      	mov	r6, r0
  4079ec:	f7ff bb6a 	b.w	4070c4 <_dtoa_r+0x4e4>
  4079f0:	f04f 0802 	mov.w	r8, #2
  4079f4:	e4d0      	b.n	407398 <_dtoa_r+0x7b8>
  4079f6:	f43f ab50 	beq.w	40709a <_dtoa_r+0x4ba>
  4079fa:	f1c3 033c 	rsb	r3, r3, #60	; 0x3c
  4079fe:	f7ff bbe0 	b.w	4071c2 <_dtoa_r+0x5e2>
  407a02:	bf00      	nop
  407a04:	0040aed0 	.word	0x0040aed0
  407a08:	0040af98 	.word	0x0040af98
  407a0c:	40240000 	.word	0x40240000
  407a10:	3fe00000 	.word	0x3fe00000
  407a14:	401c0000 	.word	0x401c0000

00407a18 <__sflush_r>:
  407a18:	898b      	ldrh	r3, [r1, #12]
  407a1a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407a1e:	b29a      	uxth	r2, r3
  407a20:	460d      	mov	r5, r1
  407a22:	0711      	lsls	r1, r2, #28
  407a24:	4680      	mov	r8, r0
  407a26:	d43c      	bmi.n	407aa2 <__sflush_r+0x8a>
  407a28:	686a      	ldr	r2, [r5, #4]
  407a2a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  407a2e:	2a00      	cmp	r2, #0
  407a30:	81ab      	strh	r3, [r5, #12]
  407a32:	dd59      	ble.n	407ae8 <__sflush_r+0xd0>
  407a34:	6aac      	ldr	r4, [r5, #40]	; 0x28
  407a36:	2c00      	cmp	r4, #0
  407a38:	d04b      	beq.n	407ad2 <__sflush_r+0xba>
  407a3a:	b29b      	uxth	r3, r3
  407a3c:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  407a40:	2100      	movs	r1, #0
  407a42:	b292      	uxth	r2, r2
  407a44:	f8d8 6000 	ldr.w	r6, [r8]
  407a48:	f8c8 1000 	str.w	r1, [r8]
  407a4c:	2a00      	cmp	r2, #0
  407a4e:	d04f      	beq.n	407af0 <__sflush_r+0xd8>
  407a50:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  407a52:	075f      	lsls	r7, r3, #29
  407a54:	d505      	bpl.n	407a62 <__sflush_r+0x4a>
  407a56:	6869      	ldr	r1, [r5, #4]
  407a58:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  407a5a:	1a52      	subs	r2, r2, r1
  407a5c:	b10b      	cbz	r3, 407a62 <__sflush_r+0x4a>
  407a5e:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  407a60:	1ad2      	subs	r2, r2, r3
  407a62:	4640      	mov	r0, r8
  407a64:	69e9      	ldr	r1, [r5, #28]
  407a66:	2300      	movs	r3, #0
  407a68:	47a0      	blx	r4
  407a6a:	1c44      	adds	r4, r0, #1
  407a6c:	d04a      	beq.n	407b04 <__sflush_r+0xec>
  407a6e:	89ab      	ldrh	r3, [r5, #12]
  407a70:	692a      	ldr	r2, [r5, #16]
  407a72:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  407a76:	b29b      	uxth	r3, r3
  407a78:	2100      	movs	r1, #0
  407a7a:	602a      	str	r2, [r5, #0]
  407a7c:	04da      	lsls	r2, r3, #19
  407a7e:	81ab      	strh	r3, [r5, #12]
  407a80:	6069      	str	r1, [r5, #4]
  407a82:	d44c      	bmi.n	407b1e <__sflush_r+0x106>
  407a84:	6b29      	ldr	r1, [r5, #48]	; 0x30
  407a86:	f8c8 6000 	str.w	r6, [r8]
  407a8a:	b311      	cbz	r1, 407ad2 <__sflush_r+0xba>
  407a8c:	f105 0340 	add.w	r3, r5, #64	; 0x40
  407a90:	4299      	cmp	r1, r3
  407a92:	d002      	beq.n	407a9a <__sflush_r+0x82>
  407a94:	4640      	mov	r0, r8
  407a96:	f000 f9c3 	bl	407e20 <_free_r>
  407a9a:	2000      	movs	r0, #0
  407a9c:	6328      	str	r0, [r5, #48]	; 0x30
  407a9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407aa2:	692e      	ldr	r6, [r5, #16]
  407aa4:	b1ae      	cbz	r6, 407ad2 <__sflush_r+0xba>
  407aa6:	0791      	lsls	r1, r2, #30
  407aa8:	682c      	ldr	r4, [r5, #0]
  407aaa:	bf0c      	ite	eq
  407aac:	696b      	ldreq	r3, [r5, #20]
  407aae:	2300      	movne	r3, #0
  407ab0:	602e      	str	r6, [r5, #0]
  407ab2:	1ba4      	subs	r4, r4, r6
  407ab4:	60ab      	str	r3, [r5, #8]
  407ab6:	e00a      	b.n	407ace <__sflush_r+0xb6>
  407ab8:	4632      	mov	r2, r6
  407aba:	4623      	mov	r3, r4
  407abc:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  407abe:	4640      	mov	r0, r8
  407ac0:	69e9      	ldr	r1, [r5, #28]
  407ac2:	47b8      	blx	r7
  407ac4:	2800      	cmp	r0, #0
  407ac6:	ebc0 0404 	rsb	r4, r0, r4
  407aca:	4406      	add	r6, r0
  407acc:	dd04      	ble.n	407ad8 <__sflush_r+0xc0>
  407ace:	2c00      	cmp	r4, #0
  407ad0:	dcf2      	bgt.n	407ab8 <__sflush_r+0xa0>
  407ad2:	2000      	movs	r0, #0
  407ad4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407ad8:	89ab      	ldrh	r3, [r5, #12]
  407ada:	f04f 30ff 	mov.w	r0, #4294967295
  407ade:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  407ae2:	81ab      	strh	r3, [r5, #12]
  407ae4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407ae8:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  407aea:	2a00      	cmp	r2, #0
  407aec:	dca2      	bgt.n	407a34 <__sflush_r+0x1c>
  407aee:	e7f0      	b.n	407ad2 <__sflush_r+0xba>
  407af0:	2301      	movs	r3, #1
  407af2:	4640      	mov	r0, r8
  407af4:	69e9      	ldr	r1, [r5, #28]
  407af6:	47a0      	blx	r4
  407af8:	1c43      	adds	r3, r0, #1
  407afa:	4602      	mov	r2, r0
  407afc:	d01e      	beq.n	407b3c <__sflush_r+0x124>
  407afe:	89ab      	ldrh	r3, [r5, #12]
  407b00:	6aac      	ldr	r4, [r5, #40]	; 0x28
  407b02:	e7a6      	b.n	407a52 <__sflush_r+0x3a>
  407b04:	f8d8 3000 	ldr.w	r3, [r8]
  407b08:	b95b      	cbnz	r3, 407b22 <__sflush_r+0x10a>
  407b0a:	89aa      	ldrh	r2, [r5, #12]
  407b0c:	6929      	ldr	r1, [r5, #16]
  407b0e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
  407b12:	b292      	uxth	r2, r2
  407b14:	606b      	str	r3, [r5, #4]
  407b16:	04d3      	lsls	r3, r2, #19
  407b18:	81aa      	strh	r2, [r5, #12]
  407b1a:	6029      	str	r1, [r5, #0]
  407b1c:	d5b2      	bpl.n	407a84 <__sflush_r+0x6c>
  407b1e:	6528      	str	r0, [r5, #80]	; 0x50
  407b20:	e7b0      	b.n	407a84 <__sflush_r+0x6c>
  407b22:	2b1d      	cmp	r3, #29
  407b24:	d001      	beq.n	407b2a <__sflush_r+0x112>
  407b26:	2b16      	cmp	r3, #22
  407b28:	d113      	bne.n	407b52 <__sflush_r+0x13a>
  407b2a:	89a9      	ldrh	r1, [r5, #12]
  407b2c:	692b      	ldr	r3, [r5, #16]
  407b2e:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  407b32:	2200      	movs	r2, #0
  407b34:	81a9      	strh	r1, [r5, #12]
  407b36:	602b      	str	r3, [r5, #0]
  407b38:	606a      	str	r2, [r5, #4]
  407b3a:	e7a3      	b.n	407a84 <__sflush_r+0x6c>
  407b3c:	f8d8 3000 	ldr.w	r3, [r8]
  407b40:	2b00      	cmp	r3, #0
  407b42:	d0dc      	beq.n	407afe <__sflush_r+0xe6>
  407b44:	2b1d      	cmp	r3, #29
  407b46:	d001      	beq.n	407b4c <__sflush_r+0x134>
  407b48:	2b16      	cmp	r3, #22
  407b4a:	d1c5      	bne.n	407ad8 <__sflush_r+0xc0>
  407b4c:	f8c8 6000 	str.w	r6, [r8]
  407b50:	e7bf      	b.n	407ad2 <__sflush_r+0xba>
  407b52:	89ab      	ldrh	r3, [r5, #12]
  407b54:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  407b58:	81ab      	strh	r3, [r5, #12]
  407b5a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407b5e:	bf00      	nop

00407b60 <_fflush_r>:
  407b60:	b510      	push	{r4, lr}
  407b62:	4604      	mov	r4, r0
  407b64:	b082      	sub	sp, #8
  407b66:	b108      	cbz	r0, 407b6c <_fflush_r+0xc>
  407b68:	6b83      	ldr	r3, [r0, #56]	; 0x38
  407b6a:	b153      	cbz	r3, 407b82 <_fflush_r+0x22>
  407b6c:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  407b70:	b908      	cbnz	r0, 407b76 <_fflush_r+0x16>
  407b72:	b002      	add	sp, #8
  407b74:	bd10      	pop	{r4, pc}
  407b76:	4620      	mov	r0, r4
  407b78:	b002      	add	sp, #8
  407b7a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  407b7e:	f7ff bf4b 	b.w	407a18 <__sflush_r>
  407b82:	9101      	str	r1, [sp, #4]
  407b84:	f000 f808 	bl	407b98 <__sinit>
  407b88:	9901      	ldr	r1, [sp, #4]
  407b8a:	e7ef      	b.n	407b6c <_fflush_r+0xc>

00407b8c <_cleanup_r>:
  407b8c:	4901      	ldr	r1, [pc, #4]	; (407b94 <_cleanup_r+0x8>)
  407b8e:	f000 bb9f 	b.w	4082d0 <_fwalk>
  407b92:	bf00      	nop
  407b94:	0040a569 	.word	0x0040a569

00407b98 <__sinit>:
  407b98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407b9c:	6b84      	ldr	r4, [r0, #56]	; 0x38
  407b9e:	b083      	sub	sp, #12
  407ba0:	4607      	mov	r7, r0
  407ba2:	2c00      	cmp	r4, #0
  407ba4:	d165      	bne.n	407c72 <__sinit+0xda>
  407ba6:	687d      	ldr	r5, [r7, #4]
  407ba8:	4833      	ldr	r0, [pc, #204]	; (407c78 <__sinit+0xe0>)
  407baa:	2304      	movs	r3, #4
  407bac:	2103      	movs	r1, #3
  407bae:	f507 723b 	add.w	r2, r7, #748	; 0x2ec
  407bb2:	63f8      	str	r0, [r7, #60]	; 0x3c
  407bb4:	f8c7 12e4 	str.w	r1, [r7, #740]	; 0x2e4
  407bb8:	f8c7 22e8 	str.w	r2, [r7, #744]	; 0x2e8
  407bbc:	f8c7 42e0 	str.w	r4, [r7, #736]	; 0x2e0
  407bc0:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  407bc4:	81ab      	strh	r3, [r5, #12]
  407bc6:	602c      	str	r4, [r5, #0]
  407bc8:	606c      	str	r4, [r5, #4]
  407bca:	60ac      	str	r4, [r5, #8]
  407bcc:	666c      	str	r4, [r5, #100]	; 0x64
  407bce:	81ec      	strh	r4, [r5, #14]
  407bd0:	612c      	str	r4, [r5, #16]
  407bd2:	616c      	str	r4, [r5, #20]
  407bd4:	61ac      	str	r4, [r5, #24]
  407bd6:	4621      	mov	r1, r4
  407bd8:	2208      	movs	r2, #8
  407bda:	f7fb fd03 	bl	4035e4 <memset>
  407bde:	f8df b09c 	ldr.w	fp, [pc, #156]	; 407c7c <__sinit+0xe4>
  407be2:	68be      	ldr	r6, [r7, #8]
  407be4:	f8df a098 	ldr.w	sl, [pc, #152]	; 407c80 <__sinit+0xe8>
  407be8:	f8df 9098 	ldr.w	r9, [pc, #152]	; 407c84 <__sinit+0xec>
  407bec:	f8df 8098 	ldr.w	r8, [pc, #152]	; 407c88 <__sinit+0xf0>
  407bf0:	2301      	movs	r3, #1
  407bf2:	2209      	movs	r2, #9
  407bf4:	61ed      	str	r5, [r5, #28]
  407bf6:	f8c5 b020 	str.w	fp, [r5, #32]
  407bfa:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  407bfe:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  407c02:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  407c06:	4621      	mov	r1, r4
  407c08:	81f3      	strh	r3, [r6, #14]
  407c0a:	81b2      	strh	r2, [r6, #12]
  407c0c:	6034      	str	r4, [r6, #0]
  407c0e:	6074      	str	r4, [r6, #4]
  407c10:	60b4      	str	r4, [r6, #8]
  407c12:	6674      	str	r4, [r6, #100]	; 0x64
  407c14:	6134      	str	r4, [r6, #16]
  407c16:	6174      	str	r4, [r6, #20]
  407c18:	61b4      	str	r4, [r6, #24]
  407c1a:	2208      	movs	r2, #8
  407c1c:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  407c20:	9301      	str	r3, [sp, #4]
  407c22:	f7fb fcdf 	bl	4035e4 <memset>
  407c26:	68fd      	ldr	r5, [r7, #12]
  407c28:	2012      	movs	r0, #18
  407c2a:	2202      	movs	r2, #2
  407c2c:	61f6      	str	r6, [r6, #28]
  407c2e:	f8c6 b020 	str.w	fp, [r6, #32]
  407c32:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  407c36:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  407c3a:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  407c3e:	4621      	mov	r1, r4
  407c40:	81a8      	strh	r0, [r5, #12]
  407c42:	81ea      	strh	r2, [r5, #14]
  407c44:	602c      	str	r4, [r5, #0]
  407c46:	606c      	str	r4, [r5, #4]
  407c48:	60ac      	str	r4, [r5, #8]
  407c4a:	666c      	str	r4, [r5, #100]	; 0x64
  407c4c:	612c      	str	r4, [r5, #16]
  407c4e:	616c      	str	r4, [r5, #20]
  407c50:	61ac      	str	r4, [r5, #24]
  407c52:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  407c56:	2208      	movs	r2, #8
  407c58:	f7fb fcc4 	bl	4035e4 <memset>
  407c5c:	9b01      	ldr	r3, [sp, #4]
  407c5e:	61ed      	str	r5, [r5, #28]
  407c60:	f8c5 b020 	str.w	fp, [r5, #32]
  407c64:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  407c68:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  407c6c:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  407c70:	63bb      	str	r3, [r7, #56]	; 0x38
  407c72:	b003      	add	sp, #12
  407c74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407c78:	00407b8d 	.word	0x00407b8d
  407c7c:	00409fe9 	.word	0x00409fe9
  407c80:	0040a00d 	.word	0x0040a00d
  407c84:	0040a045 	.word	0x0040a045
  407c88:	0040a065 	.word	0x0040a065

00407c8c <__sfp_lock_acquire>:
  407c8c:	4770      	bx	lr
  407c8e:	bf00      	nop

00407c90 <__sfp_lock_release>:
  407c90:	4770      	bx	lr
  407c92:	bf00      	nop

00407c94 <__libc_fini_array>:
  407c94:	b538      	push	{r3, r4, r5, lr}
  407c96:	4d09      	ldr	r5, [pc, #36]	; (407cbc <__libc_fini_array+0x28>)
  407c98:	4c09      	ldr	r4, [pc, #36]	; (407cc0 <__libc_fini_array+0x2c>)
  407c9a:	1b64      	subs	r4, r4, r5
  407c9c:	10a4      	asrs	r4, r4, #2
  407c9e:	bf18      	it	ne
  407ca0:	eb05 0584 	addne.w	r5, r5, r4, lsl #2
  407ca4:	d005      	beq.n	407cb2 <__libc_fini_array+0x1e>
  407ca6:	3c01      	subs	r4, #1
  407ca8:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  407cac:	4798      	blx	r3
  407cae:	2c00      	cmp	r4, #0
  407cb0:	d1f9      	bne.n	407ca6 <__libc_fini_array+0x12>
  407cb2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  407cb6:	f003 b993 	b.w	40afe0 <_fini>
  407cba:	bf00      	nop
  407cbc:	0040afec 	.word	0x0040afec
  407cc0:	0040aff0 	.word	0x0040aff0

00407cc4 <_fputwc_r>:
  407cc4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407cc8:	8993      	ldrh	r3, [r2, #12]
  407cca:	460f      	mov	r7, r1
  407ccc:	0499      	lsls	r1, r3, #18
  407cce:	b082      	sub	sp, #8
  407cd0:	4614      	mov	r4, r2
  407cd2:	4680      	mov	r8, r0
  407cd4:	d406      	bmi.n	407ce4 <_fputwc_r+0x20>
  407cd6:	6e52      	ldr	r2, [r2, #100]	; 0x64
  407cd8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  407cdc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  407ce0:	81a3      	strh	r3, [r4, #12]
  407ce2:	6662      	str	r2, [r4, #100]	; 0x64
  407ce4:	f000 fecc 	bl	408a80 <__locale_mb_cur_max>
  407ce8:	2801      	cmp	r0, #1
  407cea:	d03e      	beq.n	407d6a <_fputwc_r+0xa6>
  407cec:	463a      	mov	r2, r7
  407cee:	4640      	mov	r0, r8
  407cf0:	a901      	add	r1, sp, #4
  407cf2:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  407cf6:	f002 fb17 	bl	40a328 <_wcrtomb_r>
  407cfa:	1c42      	adds	r2, r0, #1
  407cfc:	4606      	mov	r6, r0
  407cfe:	d02d      	beq.n	407d5c <_fputwc_r+0x98>
  407d00:	2800      	cmp	r0, #0
  407d02:	d03a      	beq.n	407d7a <_fputwc_r+0xb6>
  407d04:	f89d 1004 	ldrb.w	r1, [sp, #4]
  407d08:	2500      	movs	r5, #0
  407d0a:	e009      	b.n	407d20 <_fputwc_r+0x5c>
  407d0c:	6823      	ldr	r3, [r4, #0]
  407d0e:	7019      	strb	r1, [r3, #0]
  407d10:	6823      	ldr	r3, [r4, #0]
  407d12:	3301      	adds	r3, #1
  407d14:	6023      	str	r3, [r4, #0]
  407d16:	3501      	adds	r5, #1
  407d18:	42b5      	cmp	r5, r6
  407d1a:	d22e      	bcs.n	407d7a <_fputwc_r+0xb6>
  407d1c:	ab01      	add	r3, sp, #4
  407d1e:	5ce9      	ldrb	r1, [r5, r3]
  407d20:	68a3      	ldr	r3, [r4, #8]
  407d22:	3b01      	subs	r3, #1
  407d24:	2b00      	cmp	r3, #0
  407d26:	60a3      	str	r3, [r4, #8]
  407d28:	daf0      	bge.n	407d0c <_fputwc_r+0x48>
  407d2a:	69a2      	ldr	r2, [r4, #24]
  407d2c:	4293      	cmp	r3, r2
  407d2e:	db06      	blt.n	407d3e <_fputwc_r+0x7a>
  407d30:	6823      	ldr	r3, [r4, #0]
  407d32:	7019      	strb	r1, [r3, #0]
  407d34:	6823      	ldr	r3, [r4, #0]
  407d36:	7819      	ldrb	r1, [r3, #0]
  407d38:	3301      	adds	r3, #1
  407d3a:	290a      	cmp	r1, #10
  407d3c:	d1ea      	bne.n	407d14 <_fputwc_r+0x50>
  407d3e:	4640      	mov	r0, r8
  407d40:	4622      	mov	r2, r4
  407d42:	f002 fa9d 	bl	40a280 <__swbuf_r>
  407d46:	f1b0 33ff 	subs.w	r3, r0, #4294967295
  407d4a:	4258      	negs	r0, r3
  407d4c:	4158      	adcs	r0, r3
  407d4e:	2800      	cmp	r0, #0
  407d50:	d0e1      	beq.n	407d16 <_fputwc_r+0x52>
  407d52:	f04f 30ff 	mov.w	r0, #4294967295
  407d56:	b002      	add	sp, #8
  407d58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407d5c:	89a3      	ldrh	r3, [r4, #12]
  407d5e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  407d62:	81a3      	strh	r3, [r4, #12]
  407d64:	b002      	add	sp, #8
  407d66:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407d6a:	1e7b      	subs	r3, r7, #1
  407d6c:	2bfe      	cmp	r3, #254	; 0xfe
  407d6e:	d8bd      	bhi.n	407cec <_fputwc_r+0x28>
  407d70:	b2f9      	uxtb	r1, r7
  407d72:	4606      	mov	r6, r0
  407d74:	f88d 1004 	strb.w	r1, [sp, #4]
  407d78:	e7c6      	b.n	407d08 <_fputwc_r+0x44>
  407d7a:	4638      	mov	r0, r7
  407d7c:	b002      	add	sp, #8
  407d7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407d82:	bf00      	nop

00407d84 <_malloc_trim_r>:
  407d84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  407d86:	4d23      	ldr	r5, [pc, #140]	; (407e14 <_malloc_trim_r+0x90>)
  407d88:	460f      	mov	r7, r1
  407d8a:	4604      	mov	r4, r0
  407d8c:	f001 fabc 	bl	409308 <__malloc_lock>
  407d90:	68ab      	ldr	r3, [r5, #8]
  407d92:	685e      	ldr	r6, [r3, #4]
  407d94:	f026 0603 	bic.w	r6, r6, #3
  407d98:	1bf1      	subs	r1, r6, r7
  407d9a:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  407d9e:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  407da2:	f021 010f 	bic.w	r1, r1, #15
  407da6:	f5a1 5780 	sub.w	r7, r1, #4096	; 0x1000
  407daa:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
  407dae:	db07      	blt.n	407dc0 <_malloc_trim_r+0x3c>
  407db0:	4620      	mov	r0, r4
  407db2:	2100      	movs	r1, #0
  407db4:	f002 f902 	bl	409fbc <_sbrk_r>
  407db8:	68ab      	ldr	r3, [r5, #8]
  407dba:	4433      	add	r3, r6
  407dbc:	4298      	cmp	r0, r3
  407dbe:	d004      	beq.n	407dca <_malloc_trim_r+0x46>
  407dc0:	4620      	mov	r0, r4
  407dc2:	f001 faa3 	bl	40930c <__malloc_unlock>
  407dc6:	2000      	movs	r0, #0
  407dc8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  407dca:	4620      	mov	r0, r4
  407dcc:	4279      	negs	r1, r7
  407dce:	f002 f8f5 	bl	409fbc <_sbrk_r>
  407dd2:	3001      	adds	r0, #1
  407dd4:	d00d      	beq.n	407df2 <_malloc_trim_r+0x6e>
  407dd6:	4b10      	ldr	r3, [pc, #64]	; (407e18 <_malloc_trim_r+0x94>)
  407dd8:	68aa      	ldr	r2, [r5, #8]
  407dda:	6819      	ldr	r1, [r3, #0]
  407ddc:	1bf6      	subs	r6, r6, r7
  407dde:	f046 0601 	orr.w	r6, r6, #1
  407de2:	4620      	mov	r0, r4
  407de4:	1bc9      	subs	r1, r1, r7
  407de6:	6056      	str	r6, [r2, #4]
  407de8:	6019      	str	r1, [r3, #0]
  407dea:	f001 fa8f 	bl	40930c <__malloc_unlock>
  407dee:	2001      	movs	r0, #1
  407df0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  407df2:	4620      	mov	r0, r4
  407df4:	2100      	movs	r1, #0
  407df6:	f002 f8e1 	bl	409fbc <_sbrk_r>
  407dfa:	68ab      	ldr	r3, [r5, #8]
  407dfc:	1ac2      	subs	r2, r0, r3
  407dfe:	2a0f      	cmp	r2, #15
  407e00:	ddde      	ble.n	407dc0 <_malloc_trim_r+0x3c>
  407e02:	4d06      	ldr	r5, [pc, #24]	; (407e1c <_malloc_trim_r+0x98>)
  407e04:	4904      	ldr	r1, [pc, #16]	; (407e18 <_malloc_trim_r+0x94>)
  407e06:	682d      	ldr	r5, [r5, #0]
  407e08:	f042 0201 	orr.w	r2, r2, #1
  407e0c:	1b40      	subs	r0, r0, r5
  407e0e:	605a      	str	r2, [r3, #4]
  407e10:	6008      	str	r0, [r1, #0]
  407e12:	e7d5      	b.n	407dc0 <_malloc_trim_r+0x3c>
  407e14:	20000590 	.word	0x20000590
  407e18:	20000aa0 	.word	0x20000aa0
  407e1c:	2000099c 	.word	0x2000099c

00407e20 <_free_r>:
  407e20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407e24:	460d      	mov	r5, r1
  407e26:	4606      	mov	r6, r0
  407e28:	2900      	cmp	r1, #0
  407e2a:	d055      	beq.n	407ed8 <_free_r+0xb8>
  407e2c:	f001 fa6c 	bl	409308 <__malloc_lock>
  407e30:	f855 1c04 	ldr.w	r1, [r5, #-4]
  407e34:	f8df c170 	ldr.w	ip, [pc, #368]	; 407fa8 <_free_r+0x188>
  407e38:	f1a5 0408 	sub.w	r4, r5, #8
  407e3c:	f021 0301 	bic.w	r3, r1, #1
  407e40:	18e2      	adds	r2, r4, r3
  407e42:	f8dc 0008 	ldr.w	r0, [ip, #8]
  407e46:	6857      	ldr	r7, [r2, #4]
  407e48:	4290      	cmp	r0, r2
  407e4a:	f027 0703 	bic.w	r7, r7, #3
  407e4e:	d068      	beq.n	407f22 <_free_r+0x102>
  407e50:	f011 0101 	ands.w	r1, r1, #1
  407e54:	6057      	str	r7, [r2, #4]
  407e56:	d032      	beq.n	407ebe <_free_r+0x9e>
  407e58:	2100      	movs	r1, #0
  407e5a:	19d0      	adds	r0, r2, r7
  407e5c:	6840      	ldr	r0, [r0, #4]
  407e5e:	07c0      	lsls	r0, r0, #31
  407e60:	d406      	bmi.n	407e70 <_free_r+0x50>
  407e62:	443b      	add	r3, r7
  407e64:	6890      	ldr	r0, [r2, #8]
  407e66:	2900      	cmp	r1, #0
  407e68:	d04d      	beq.n	407f06 <_free_r+0xe6>
  407e6a:	68d2      	ldr	r2, [r2, #12]
  407e6c:	60c2      	str	r2, [r0, #12]
  407e6e:	6090      	str	r0, [r2, #8]
  407e70:	f043 0201 	orr.w	r2, r3, #1
  407e74:	6062      	str	r2, [r4, #4]
  407e76:	50e3      	str	r3, [r4, r3]
  407e78:	b9e1      	cbnz	r1, 407eb4 <_free_r+0x94>
  407e7a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  407e7e:	d32d      	bcc.n	407edc <_free_r+0xbc>
  407e80:	0a5a      	lsrs	r2, r3, #9
  407e82:	2a04      	cmp	r2, #4
  407e84:	d869      	bhi.n	407f5a <_free_r+0x13a>
  407e86:	0998      	lsrs	r0, r3, #6
  407e88:	3038      	adds	r0, #56	; 0x38
  407e8a:	0041      	lsls	r1, r0, #1
  407e8c:	eb0c 0c81 	add.w	ip, ip, r1, lsl #2
  407e90:	f8dc 2008 	ldr.w	r2, [ip, #8]
  407e94:	4944      	ldr	r1, [pc, #272]	; (407fa8 <_free_r+0x188>)
  407e96:	4562      	cmp	r2, ip
  407e98:	d065      	beq.n	407f66 <_free_r+0x146>
  407e9a:	6851      	ldr	r1, [r2, #4]
  407e9c:	f021 0103 	bic.w	r1, r1, #3
  407ea0:	428b      	cmp	r3, r1
  407ea2:	d202      	bcs.n	407eaa <_free_r+0x8a>
  407ea4:	6892      	ldr	r2, [r2, #8]
  407ea6:	4594      	cmp	ip, r2
  407ea8:	d1f7      	bne.n	407e9a <_free_r+0x7a>
  407eaa:	68d3      	ldr	r3, [r2, #12]
  407eac:	60e3      	str	r3, [r4, #12]
  407eae:	60a2      	str	r2, [r4, #8]
  407eb0:	609c      	str	r4, [r3, #8]
  407eb2:	60d4      	str	r4, [r2, #12]
  407eb4:	4630      	mov	r0, r6
  407eb6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  407eba:	f001 ba27 	b.w	40930c <__malloc_unlock>
  407ebe:	f855 5c08 	ldr.w	r5, [r5, #-8]
  407ec2:	f10c 0808 	add.w	r8, ip, #8
  407ec6:	1b64      	subs	r4, r4, r5
  407ec8:	68a0      	ldr	r0, [r4, #8]
  407eca:	442b      	add	r3, r5
  407ecc:	4540      	cmp	r0, r8
  407ece:	d042      	beq.n	407f56 <_free_r+0x136>
  407ed0:	68e5      	ldr	r5, [r4, #12]
  407ed2:	60c5      	str	r5, [r0, #12]
  407ed4:	60a8      	str	r0, [r5, #8]
  407ed6:	e7c0      	b.n	407e5a <_free_r+0x3a>
  407ed8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407edc:	08db      	lsrs	r3, r3, #3
  407ede:	109a      	asrs	r2, r3, #2
  407ee0:	2001      	movs	r0, #1
  407ee2:	4090      	lsls	r0, r2
  407ee4:	f8dc 1004 	ldr.w	r1, [ip, #4]
  407ee8:	eb0c 03c3 	add.w	r3, ip, r3, lsl #3
  407eec:	689a      	ldr	r2, [r3, #8]
  407eee:	4301      	orrs	r1, r0
  407ef0:	60a2      	str	r2, [r4, #8]
  407ef2:	60e3      	str	r3, [r4, #12]
  407ef4:	f8cc 1004 	str.w	r1, [ip, #4]
  407ef8:	4630      	mov	r0, r6
  407efa:	609c      	str	r4, [r3, #8]
  407efc:	60d4      	str	r4, [r2, #12]
  407efe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  407f02:	f001 ba03 	b.w	40930c <__malloc_unlock>
  407f06:	4d29      	ldr	r5, [pc, #164]	; (407fac <_free_r+0x18c>)
  407f08:	42a8      	cmp	r0, r5
  407f0a:	d1ae      	bne.n	407e6a <_free_r+0x4a>
  407f0c:	f043 0201 	orr.w	r2, r3, #1
  407f10:	f8cc 4014 	str.w	r4, [ip, #20]
  407f14:	f8cc 4010 	str.w	r4, [ip, #16]
  407f18:	60e0      	str	r0, [r4, #12]
  407f1a:	60a0      	str	r0, [r4, #8]
  407f1c:	6062      	str	r2, [r4, #4]
  407f1e:	50e3      	str	r3, [r4, r3]
  407f20:	e7c8      	b.n	407eb4 <_free_r+0x94>
  407f22:	441f      	add	r7, r3
  407f24:	07cb      	lsls	r3, r1, #31
  407f26:	d407      	bmi.n	407f38 <_free_r+0x118>
  407f28:	f855 1c08 	ldr.w	r1, [r5, #-8]
  407f2c:	1a64      	subs	r4, r4, r1
  407f2e:	68e3      	ldr	r3, [r4, #12]
  407f30:	68a2      	ldr	r2, [r4, #8]
  407f32:	440f      	add	r7, r1
  407f34:	60d3      	str	r3, [r2, #12]
  407f36:	609a      	str	r2, [r3, #8]
  407f38:	4b1d      	ldr	r3, [pc, #116]	; (407fb0 <_free_r+0x190>)
  407f3a:	f047 0201 	orr.w	r2, r7, #1
  407f3e:	681b      	ldr	r3, [r3, #0]
  407f40:	6062      	str	r2, [r4, #4]
  407f42:	429f      	cmp	r7, r3
  407f44:	f8cc 4008 	str.w	r4, [ip, #8]
  407f48:	d3b4      	bcc.n	407eb4 <_free_r+0x94>
  407f4a:	4b1a      	ldr	r3, [pc, #104]	; (407fb4 <_free_r+0x194>)
  407f4c:	4630      	mov	r0, r6
  407f4e:	6819      	ldr	r1, [r3, #0]
  407f50:	f7ff ff18 	bl	407d84 <_malloc_trim_r>
  407f54:	e7ae      	b.n	407eb4 <_free_r+0x94>
  407f56:	2101      	movs	r1, #1
  407f58:	e77f      	b.n	407e5a <_free_r+0x3a>
  407f5a:	2a14      	cmp	r2, #20
  407f5c:	d80b      	bhi.n	407f76 <_free_r+0x156>
  407f5e:	f102 005b 	add.w	r0, r2, #91	; 0x5b
  407f62:	0041      	lsls	r1, r0, #1
  407f64:	e792      	b.n	407e8c <_free_r+0x6c>
  407f66:	1080      	asrs	r0, r0, #2
  407f68:	2501      	movs	r5, #1
  407f6a:	4085      	lsls	r5, r0
  407f6c:	6848      	ldr	r0, [r1, #4]
  407f6e:	4613      	mov	r3, r2
  407f70:	4328      	orrs	r0, r5
  407f72:	6048      	str	r0, [r1, #4]
  407f74:	e79a      	b.n	407eac <_free_r+0x8c>
  407f76:	2a54      	cmp	r2, #84	; 0x54
  407f78:	d803      	bhi.n	407f82 <_free_r+0x162>
  407f7a:	0b18      	lsrs	r0, r3, #12
  407f7c:	306e      	adds	r0, #110	; 0x6e
  407f7e:	0041      	lsls	r1, r0, #1
  407f80:	e784      	b.n	407e8c <_free_r+0x6c>
  407f82:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  407f86:	d803      	bhi.n	407f90 <_free_r+0x170>
  407f88:	0bd8      	lsrs	r0, r3, #15
  407f8a:	3077      	adds	r0, #119	; 0x77
  407f8c:	0041      	lsls	r1, r0, #1
  407f8e:	e77d      	b.n	407e8c <_free_r+0x6c>
  407f90:	f240 5154 	movw	r1, #1364	; 0x554
  407f94:	428a      	cmp	r2, r1
  407f96:	d803      	bhi.n	407fa0 <_free_r+0x180>
  407f98:	0c98      	lsrs	r0, r3, #18
  407f9a:	307c      	adds	r0, #124	; 0x7c
  407f9c:	0041      	lsls	r1, r0, #1
  407f9e:	e775      	b.n	407e8c <_free_r+0x6c>
  407fa0:	21fc      	movs	r1, #252	; 0xfc
  407fa2:	207e      	movs	r0, #126	; 0x7e
  407fa4:	e772      	b.n	407e8c <_free_r+0x6c>
  407fa6:	bf00      	nop
  407fa8:	20000590 	.word	0x20000590
  407fac:	20000598 	.word	0x20000598
  407fb0:	20000998 	.word	0x20000998
  407fb4:	20000a9c 	.word	0x20000a9c

00407fb8 <__sfvwrite_r>:
  407fb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407fbc:	6893      	ldr	r3, [r2, #8]
  407fbe:	b083      	sub	sp, #12
  407fc0:	4616      	mov	r6, r2
  407fc2:	4681      	mov	r9, r0
  407fc4:	460c      	mov	r4, r1
  407fc6:	b32b      	cbz	r3, 408014 <__sfvwrite_r+0x5c>
  407fc8:	898b      	ldrh	r3, [r1, #12]
  407fca:	0719      	lsls	r1, r3, #28
  407fcc:	d526      	bpl.n	40801c <__sfvwrite_r+0x64>
  407fce:	6922      	ldr	r2, [r4, #16]
  407fd0:	b322      	cbz	r2, 40801c <__sfvwrite_r+0x64>
  407fd2:	f003 0202 	and.w	r2, r3, #2
  407fd6:	b292      	uxth	r2, r2
  407fd8:	6835      	ldr	r5, [r6, #0]
  407fda:	2a00      	cmp	r2, #0
  407fdc:	d02c      	beq.n	408038 <__sfvwrite_r+0x80>
  407fde:	f04f 0a00 	mov.w	sl, #0
  407fe2:	f8df b2e8 	ldr.w	fp, [pc, #744]	; 4082cc <__sfvwrite_r+0x314>
  407fe6:	46d0      	mov	r8, sl
  407fe8:	45d8      	cmp	r8, fp
  407fea:	bf34      	ite	cc
  407fec:	4643      	movcc	r3, r8
  407fee:	465b      	movcs	r3, fp
  407ff0:	4652      	mov	r2, sl
  407ff2:	4648      	mov	r0, r9
  407ff4:	f1b8 0f00 	cmp.w	r8, #0
  407ff8:	d04f      	beq.n	40809a <__sfvwrite_r+0xe2>
  407ffa:	69e1      	ldr	r1, [r4, #28]
  407ffc:	6a67      	ldr	r7, [r4, #36]	; 0x24
  407ffe:	47b8      	blx	r7
  408000:	2800      	cmp	r0, #0
  408002:	dd56      	ble.n	4080b2 <__sfvwrite_r+0xfa>
  408004:	68b3      	ldr	r3, [r6, #8]
  408006:	4482      	add	sl, r0
  408008:	1a1b      	subs	r3, r3, r0
  40800a:	ebc0 0808 	rsb	r8, r0, r8
  40800e:	60b3      	str	r3, [r6, #8]
  408010:	2b00      	cmp	r3, #0
  408012:	d1e9      	bne.n	407fe8 <__sfvwrite_r+0x30>
  408014:	2000      	movs	r0, #0
  408016:	b003      	add	sp, #12
  408018:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40801c:	4648      	mov	r0, r9
  40801e:	4621      	mov	r1, r4
  408020:	f7fe fcd2 	bl	4069c8 <__swsetup_r>
  408024:	2800      	cmp	r0, #0
  408026:	f040 8148 	bne.w	4082ba <__sfvwrite_r+0x302>
  40802a:	89a3      	ldrh	r3, [r4, #12]
  40802c:	6835      	ldr	r5, [r6, #0]
  40802e:	f003 0202 	and.w	r2, r3, #2
  408032:	b292      	uxth	r2, r2
  408034:	2a00      	cmp	r2, #0
  408036:	d1d2      	bne.n	407fde <__sfvwrite_r+0x26>
  408038:	f013 0a01 	ands.w	sl, r3, #1
  40803c:	d142      	bne.n	4080c4 <__sfvwrite_r+0x10c>
  40803e:	46d0      	mov	r8, sl
  408040:	f1b8 0f00 	cmp.w	r8, #0
  408044:	d023      	beq.n	40808e <__sfvwrite_r+0xd6>
  408046:	059a      	lsls	r2, r3, #22
  408048:	68a7      	ldr	r7, [r4, #8]
  40804a:	d576      	bpl.n	40813a <__sfvwrite_r+0x182>
  40804c:	45b8      	cmp	r8, r7
  40804e:	f0c0 80a4 	bcc.w	40819a <__sfvwrite_r+0x1e2>
  408052:	f413 6f90 	tst.w	r3, #1152	; 0x480
  408056:	f040 80b2 	bne.w	4081be <__sfvwrite_r+0x206>
  40805a:	6820      	ldr	r0, [r4, #0]
  40805c:	46bb      	mov	fp, r7
  40805e:	4651      	mov	r1, sl
  408060:	465a      	mov	r2, fp
  408062:	f001 f8eb 	bl	40923c <memmove>
  408066:	68a2      	ldr	r2, [r4, #8]
  408068:	6821      	ldr	r1, [r4, #0]
  40806a:	1bd2      	subs	r2, r2, r7
  40806c:	eb01 030b 	add.w	r3, r1, fp
  408070:	60a2      	str	r2, [r4, #8]
  408072:	6023      	str	r3, [r4, #0]
  408074:	4642      	mov	r2, r8
  408076:	68b3      	ldr	r3, [r6, #8]
  408078:	4492      	add	sl, r2
  40807a:	1a9b      	subs	r3, r3, r2
  40807c:	ebc2 0808 	rsb	r8, r2, r8
  408080:	60b3      	str	r3, [r6, #8]
  408082:	2b00      	cmp	r3, #0
  408084:	d0c6      	beq.n	408014 <__sfvwrite_r+0x5c>
  408086:	89a3      	ldrh	r3, [r4, #12]
  408088:	f1b8 0f00 	cmp.w	r8, #0
  40808c:	d1db      	bne.n	408046 <__sfvwrite_r+0x8e>
  40808e:	f8d5 a000 	ldr.w	sl, [r5]
  408092:	f8d5 8004 	ldr.w	r8, [r5, #4]
  408096:	3508      	adds	r5, #8
  408098:	e7d2      	b.n	408040 <__sfvwrite_r+0x88>
  40809a:	f8d5 a000 	ldr.w	sl, [r5]
  40809e:	f8d5 8004 	ldr.w	r8, [r5, #4]
  4080a2:	3508      	adds	r5, #8
  4080a4:	e7a0      	b.n	407fe8 <__sfvwrite_r+0x30>
  4080a6:	4648      	mov	r0, r9
  4080a8:	4621      	mov	r1, r4
  4080aa:	f7ff fd59 	bl	407b60 <_fflush_r>
  4080ae:	2800      	cmp	r0, #0
  4080b0:	d059      	beq.n	408166 <__sfvwrite_r+0x1ae>
  4080b2:	89a3      	ldrh	r3, [r4, #12]
  4080b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4080b8:	f04f 30ff 	mov.w	r0, #4294967295
  4080bc:	81a3      	strh	r3, [r4, #12]
  4080be:	b003      	add	sp, #12
  4080c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4080c4:	4692      	mov	sl, r2
  4080c6:	9201      	str	r2, [sp, #4]
  4080c8:	4693      	mov	fp, r2
  4080ca:	4690      	mov	r8, r2
  4080cc:	f1b8 0f00 	cmp.w	r8, #0
  4080d0:	d02b      	beq.n	40812a <__sfvwrite_r+0x172>
  4080d2:	9f01      	ldr	r7, [sp, #4]
  4080d4:	2f00      	cmp	r7, #0
  4080d6:	d064      	beq.n	4081a2 <__sfvwrite_r+0x1ea>
  4080d8:	6820      	ldr	r0, [r4, #0]
  4080da:	6921      	ldr	r1, [r4, #16]
  4080dc:	45c2      	cmp	sl, r8
  4080de:	bf34      	ite	cc
  4080e0:	4653      	movcc	r3, sl
  4080e2:	4643      	movcs	r3, r8
  4080e4:	4288      	cmp	r0, r1
  4080e6:	461f      	mov	r7, r3
  4080e8:	f8d4 c008 	ldr.w	ip, [r4, #8]
  4080ec:	6962      	ldr	r2, [r4, #20]
  4080ee:	d903      	bls.n	4080f8 <__sfvwrite_r+0x140>
  4080f0:	4494      	add	ip, r2
  4080f2:	4563      	cmp	r3, ip
  4080f4:	f300 80ae 	bgt.w	408254 <__sfvwrite_r+0x29c>
  4080f8:	4293      	cmp	r3, r2
  4080fa:	db36      	blt.n	40816a <__sfvwrite_r+0x1b2>
  4080fc:	4613      	mov	r3, r2
  4080fe:	6a67      	ldr	r7, [r4, #36]	; 0x24
  408100:	4648      	mov	r0, r9
  408102:	69e1      	ldr	r1, [r4, #28]
  408104:	465a      	mov	r2, fp
  408106:	47b8      	blx	r7
  408108:	1e07      	subs	r7, r0, #0
  40810a:	ddd2      	ble.n	4080b2 <__sfvwrite_r+0xfa>
  40810c:	ebba 0a07 	subs.w	sl, sl, r7
  408110:	d03a      	beq.n	408188 <__sfvwrite_r+0x1d0>
  408112:	68b3      	ldr	r3, [r6, #8]
  408114:	44bb      	add	fp, r7
  408116:	1bdb      	subs	r3, r3, r7
  408118:	ebc7 0808 	rsb	r8, r7, r8
  40811c:	60b3      	str	r3, [r6, #8]
  40811e:	2b00      	cmp	r3, #0
  408120:	f43f af78 	beq.w	408014 <__sfvwrite_r+0x5c>
  408124:	f1b8 0f00 	cmp.w	r8, #0
  408128:	d1d3      	bne.n	4080d2 <__sfvwrite_r+0x11a>
  40812a:	2700      	movs	r7, #0
  40812c:	f8d5 b000 	ldr.w	fp, [r5]
  408130:	f8d5 8004 	ldr.w	r8, [r5, #4]
  408134:	9701      	str	r7, [sp, #4]
  408136:	3508      	adds	r5, #8
  408138:	e7c8      	b.n	4080cc <__sfvwrite_r+0x114>
  40813a:	6820      	ldr	r0, [r4, #0]
  40813c:	6923      	ldr	r3, [r4, #16]
  40813e:	4298      	cmp	r0, r3
  408140:	d802      	bhi.n	408148 <__sfvwrite_r+0x190>
  408142:	6963      	ldr	r3, [r4, #20]
  408144:	4598      	cmp	r8, r3
  408146:	d272      	bcs.n	40822e <__sfvwrite_r+0x276>
  408148:	45b8      	cmp	r8, r7
  40814a:	bf38      	it	cc
  40814c:	4647      	movcc	r7, r8
  40814e:	463a      	mov	r2, r7
  408150:	4651      	mov	r1, sl
  408152:	f001 f873 	bl	40923c <memmove>
  408156:	68a3      	ldr	r3, [r4, #8]
  408158:	6822      	ldr	r2, [r4, #0]
  40815a:	1bdb      	subs	r3, r3, r7
  40815c:	443a      	add	r2, r7
  40815e:	60a3      	str	r3, [r4, #8]
  408160:	6022      	str	r2, [r4, #0]
  408162:	2b00      	cmp	r3, #0
  408164:	d09f      	beq.n	4080a6 <__sfvwrite_r+0xee>
  408166:	463a      	mov	r2, r7
  408168:	e785      	b.n	408076 <__sfvwrite_r+0xbe>
  40816a:	461a      	mov	r2, r3
  40816c:	4659      	mov	r1, fp
  40816e:	9300      	str	r3, [sp, #0]
  408170:	f001 f864 	bl	40923c <memmove>
  408174:	9b00      	ldr	r3, [sp, #0]
  408176:	68a1      	ldr	r1, [r4, #8]
  408178:	6822      	ldr	r2, [r4, #0]
  40817a:	1ac9      	subs	r1, r1, r3
  40817c:	ebba 0a07 	subs.w	sl, sl, r7
  408180:	4413      	add	r3, r2
  408182:	60a1      	str	r1, [r4, #8]
  408184:	6023      	str	r3, [r4, #0]
  408186:	d1c4      	bne.n	408112 <__sfvwrite_r+0x15a>
  408188:	4648      	mov	r0, r9
  40818a:	4621      	mov	r1, r4
  40818c:	f7ff fce8 	bl	407b60 <_fflush_r>
  408190:	2800      	cmp	r0, #0
  408192:	d18e      	bne.n	4080b2 <__sfvwrite_r+0xfa>
  408194:	f8cd a004 	str.w	sl, [sp, #4]
  408198:	e7bb      	b.n	408112 <__sfvwrite_r+0x15a>
  40819a:	6820      	ldr	r0, [r4, #0]
  40819c:	4647      	mov	r7, r8
  40819e:	46c3      	mov	fp, r8
  4081a0:	e75d      	b.n	40805e <__sfvwrite_r+0xa6>
  4081a2:	4658      	mov	r0, fp
  4081a4:	210a      	movs	r1, #10
  4081a6:	4642      	mov	r2, r8
  4081a8:	f000 ff88 	bl	4090bc <memchr>
  4081ac:	2800      	cmp	r0, #0
  4081ae:	d07f      	beq.n	4082b0 <__sfvwrite_r+0x2f8>
  4081b0:	f100 0a01 	add.w	sl, r0, #1
  4081b4:	2701      	movs	r7, #1
  4081b6:	ebcb 0a0a 	rsb	sl, fp, sl
  4081ba:	9701      	str	r7, [sp, #4]
  4081bc:	e78c      	b.n	4080d8 <__sfvwrite_r+0x120>
  4081be:	6822      	ldr	r2, [r4, #0]
  4081c0:	6921      	ldr	r1, [r4, #16]
  4081c2:	6967      	ldr	r7, [r4, #20]
  4081c4:	ebc1 0c02 	rsb	ip, r1, r2
  4081c8:	eb07 0747 	add.w	r7, r7, r7, lsl #1
  4081cc:	f10c 0201 	add.w	r2, ip, #1
  4081d0:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
  4081d4:	4442      	add	r2, r8
  4081d6:	107f      	asrs	r7, r7, #1
  4081d8:	4297      	cmp	r7, r2
  4081da:	bf34      	ite	cc
  4081dc:	4617      	movcc	r7, r2
  4081de:	463a      	movcs	r2, r7
  4081e0:	055b      	lsls	r3, r3, #21
  4081e2:	d54f      	bpl.n	408284 <__sfvwrite_r+0x2cc>
  4081e4:	4611      	mov	r1, r2
  4081e6:	4648      	mov	r0, r9
  4081e8:	f8cd c000 	str.w	ip, [sp]
  4081ec:	f000 fcca 	bl	408b84 <_malloc_r>
  4081f0:	f8dd c000 	ldr.w	ip, [sp]
  4081f4:	4683      	mov	fp, r0
  4081f6:	2800      	cmp	r0, #0
  4081f8:	d062      	beq.n	4082c0 <__sfvwrite_r+0x308>
  4081fa:	4662      	mov	r2, ip
  4081fc:	6921      	ldr	r1, [r4, #16]
  4081fe:	f8cd c000 	str.w	ip, [sp]
  408202:	f000 ffa5 	bl	409150 <memcpy>
  408206:	89a2      	ldrh	r2, [r4, #12]
  408208:	f8dd c000 	ldr.w	ip, [sp]
  40820c:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  408210:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  408214:	81a2      	strh	r2, [r4, #12]
  408216:	eb0b 000c 	add.w	r0, fp, ip
  40821a:	ebcc 0207 	rsb	r2, ip, r7
  40821e:	f8c4 b010 	str.w	fp, [r4, #16]
  408222:	6167      	str	r7, [r4, #20]
  408224:	6020      	str	r0, [r4, #0]
  408226:	60a2      	str	r2, [r4, #8]
  408228:	4647      	mov	r7, r8
  40822a:	46c3      	mov	fp, r8
  40822c:	e717      	b.n	40805e <__sfvwrite_r+0xa6>
  40822e:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
  408232:	4590      	cmp	r8, r2
  408234:	bf38      	it	cc
  408236:	4642      	movcc	r2, r8
  408238:	fb92 f2f3 	sdiv	r2, r2, r3
  40823c:	fb02 f303 	mul.w	r3, r2, r3
  408240:	6a67      	ldr	r7, [r4, #36]	; 0x24
  408242:	4648      	mov	r0, r9
  408244:	69e1      	ldr	r1, [r4, #28]
  408246:	4652      	mov	r2, sl
  408248:	47b8      	blx	r7
  40824a:	2800      	cmp	r0, #0
  40824c:	f77f af31 	ble.w	4080b2 <__sfvwrite_r+0xfa>
  408250:	4602      	mov	r2, r0
  408252:	e710      	b.n	408076 <__sfvwrite_r+0xbe>
  408254:	4662      	mov	r2, ip
  408256:	4659      	mov	r1, fp
  408258:	f8cd c000 	str.w	ip, [sp]
  40825c:	f000 ffee 	bl	40923c <memmove>
  408260:	f8dd c000 	ldr.w	ip, [sp]
  408264:	6823      	ldr	r3, [r4, #0]
  408266:	4648      	mov	r0, r9
  408268:	4463      	add	r3, ip
  40826a:	6023      	str	r3, [r4, #0]
  40826c:	4621      	mov	r1, r4
  40826e:	f8cd c000 	str.w	ip, [sp]
  408272:	f7ff fc75 	bl	407b60 <_fflush_r>
  408276:	f8dd c000 	ldr.w	ip, [sp]
  40827a:	2800      	cmp	r0, #0
  40827c:	f47f af19 	bne.w	4080b2 <__sfvwrite_r+0xfa>
  408280:	4667      	mov	r7, ip
  408282:	e743      	b.n	40810c <__sfvwrite_r+0x154>
  408284:	4648      	mov	r0, r9
  408286:	f8cd c000 	str.w	ip, [sp]
  40828a:	f001 fc8f 	bl	409bac <_realloc_r>
  40828e:	f8dd c000 	ldr.w	ip, [sp]
  408292:	4683      	mov	fp, r0
  408294:	2800      	cmp	r0, #0
  408296:	d1be      	bne.n	408216 <__sfvwrite_r+0x25e>
  408298:	4648      	mov	r0, r9
  40829a:	6921      	ldr	r1, [r4, #16]
  40829c:	f7ff fdc0 	bl	407e20 <_free_r>
  4082a0:	89a3      	ldrh	r3, [r4, #12]
  4082a2:	220c      	movs	r2, #12
  4082a4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  4082a8:	b29b      	uxth	r3, r3
  4082aa:	f8c9 2000 	str.w	r2, [r9]
  4082ae:	e701      	b.n	4080b4 <__sfvwrite_r+0xfc>
  4082b0:	2701      	movs	r7, #1
  4082b2:	f108 0a01 	add.w	sl, r8, #1
  4082b6:	9701      	str	r7, [sp, #4]
  4082b8:	e70e      	b.n	4080d8 <__sfvwrite_r+0x120>
  4082ba:	f04f 30ff 	mov.w	r0, #4294967295
  4082be:	e6aa      	b.n	408016 <__sfvwrite_r+0x5e>
  4082c0:	230c      	movs	r3, #12
  4082c2:	f8c9 3000 	str.w	r3, [r9]
  4082c6:	89a3      	ldrh	r3, [r4, #12]
  4082c8:	e6f4      	b.n	4080b4 <__sfvwrite_r+0xfc>
  4082ca:	bf00      	nop
  4082cc:	7ffffc00 	.word	0x7ffffc00

004082d0 <_fwalk>:
  4082d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4082d4:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  4082d8:	4688      	mov	r8, r1
  4082da:	d019      	beq.n	408310 <_fwalk+0x40>
  4082dc:	2600      	movs	r6, #0
  4082de:	687d      	ldr	r5, [r7, #4]
  4082e0:	68bc      	ldr	r4, [r7, #8]
  4082e2:	3d01      	subs	r5, #1
  4082e4:	d40e      	bmi.n	408304 <_fwalk+0x34>
  4082e6:	89a3      	ldrh	r3, [r4, #12]
  4082e8:	3d01      	subs	r5, #1
  4082ea:	2b01      	cmp	r3, #1
  4082ec:	d906      	bls.n	4082fc <_fwalk+0x2c>
  4082ee:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  4082f2:	4620      	mov	r0, r4
  4082f4:	3301      	adds	r3, #1
  4082f6:	d001      	beq.n	4082fc <_fwalk+0x2c>
  4082f8:	47c0      	blx	r8
  4082fa:	4306      	orrs	r6, r0
  4082fc:	1c6b      	adds	r3, r5, #1
  4082fe:	f104 0468 	add.w	r4, r4, #104	; 0x68
  408302:	d1f0      	bne.n	4082e6 <_fwalk+0x16>
  408304:	683f      	ldr	r7, [r7, #0]
  408306:	2f00      	cmp	r7, #0
  408308:	d1e9      	bne.n	4082de <_fwalk+0xe>
  40830a:	4630      	mov	r0, r6
  40830c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  408310:	463e      	mov	r6, r7
  408312:	4630      	mov	r0, r6
  408314:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00408318 <rshift>:
  408318:	6902      	ldr	r2, [r0, #16]
  40831a:	114b      	asrs	r3, r1, #5
  40831c:	4293      	cmp	r3, r2
  40831e:	e92d 01f0 	stmdb	sp!, {r4, r5, r6, r7, r8}
  408322:	f100 0814 	add.w	r8, r0, #20
  408326:	da28      	bge.n	40837a <rshift+0x62>
  408328:	f011 0c1f 	ands.w	ip, r1, #31
  40832c:	eb08 0282 	add.w	r2, r8, r2, lsl #2
  408330:	eb08 0783 	add.w	r7, r8, r3, lsl #2
  408334:	d028      	beq.n	408388 <rshift+0x70>
  408336:	f858 4023 	ldr.w	r4, [r8, r3, lsl #2]
  40833a:	1d3b      	adds	r3, r7, #4
  40833c:	429a      	cmp	r2, r3
  40833e:	fa24 f40c 	lsr.w	r4, r4, ip
  408342:	f1cc 0120 	rsb	r1, ip, #32
  408346:	d935      	bls.n	4083b4 <rshift+0x9c>
  408348:	4645      	mov	r5, r8
  40834a:	681e      	ldr	r6, [r3, #0]
  40834c:	408e      	lsls	r6, r1
  40834e:	4334      	orrs	r4, r6
  408350:	f845 4b04 	str.w	r4, [r5], #4
  408354:	f853 4b04 	ldr.w	r4, [r3], #4
  408358:	4293      	cmp	r3, r2
  40835a:	fa24 f40c 	lsr.w	r4, r4, ip
  40835e:	d3f4      	bcc.n	40834a <rshift+0x32>
  408360:	1bd3      	subs	r3, r2, r7
  408362:	3b05      	subs	r3, #5
  408364:	f023 0303 	bic.w	r3, r3, #3
  408368:	3304      	adds	r3, #4
  40836a:	4443      	add	r3, r8
  40836c:	601c      	str	r4, [r3, #0]
  40836e:	b104      	cbz	r4, 408372 <rshift+0x5a>
  408370:	3304      	adds	r3, #4
  408372:	ebc8 0303 	rsb	r3, r8, r3
  408376:	109b      	asrs	r3, r3, #2
  408378:	e016      	b.n	4083a8 <rshift+0x90>
  40837a:	2300      	movs	r3, #0
  40837c:	6103      	str	r3, [r0, #16]
  40837e:	2300      	movs	r3, #0
  408380:	6143      	str	r3, [r0, #20]
  408382:	e8bd 01f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8}
  408386:	4770      	bx	lr
  408388:	42ba      	cmp	r2, r7
  40838a:	d9f6      	bls.n	40837a <rshift+0x62>
  40838c:	4641      	mov	r1, r8
  40838e:	463b      	mov	r3, r7
  408390:	f853 4b04 	ldr.w	r4, [r3], #4
  408394:	429a      	cmp	r2, r3
  408396:	f841 4b04 	str.w	r4, [r1], #4
  40839a:	d8f9      	bhi.n	408390 <rshift+0x78>
  40839c:	43fb      	mvns	r3, r7
  40839e:	4413      	add	r3, r2
  4083a0:	f023 0303 	bic.w	r3, r3, #3
  4083a4:	3304      	adds	r3, #4
  4083a6:	109b      	asrs	r3, r3, #2
  4083a8:	6103      	str	r3, [r0, #16]
  4083aa:	2b00      	cmp	r3, #0
  4083ac:	d0e7      	beq.n	40837e <rshift+0x66>
  4083ae:	e8bd 01f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8}
  4083b2:	4770      	bx	lr
  4083b4:	4643      	mov	r3, r8
  4083b6:	e7d9      	b.n	40836c <rshift+0x54>

004083b8 <__gethex>:
  4083b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4083bc:	b08b      	sub	sp, #44	; 0x2c
  4083be:	4688      	mov	r8, r1
  4083c0:	9206      	str	r2, [sp, #24]
  4083c2:	9309      	str	r3, [sp, #36]	; 0x24
  4083c4:	9007      	str	r0, [sp, #28]
  4083c6:	f000 fb61 	bl	408a8c <_localeconv_r>
  4083ca:	6800      	ldr	r0, [r0, #0]
  4083cc:	9002      	str	r0, [sp, #8]
  4083ce:	f001 fe4d 	bl	40a06c <strlen>
  4083d2:	f8d8 3000 	ldr.w	r3, [r8]
  4083d6:	9902      	ldr	r1, [sp, #8]
  4083d8:	789a      	ldrb	r2, [r3, #2]
  4083da:	4401      	add	r1, r0
  4083dc:	2a30      	cmp	r2, #48	; 0x30
  4083de:	9003      	str	r0, [sp, #12]
  4083e0:	f811 ac01 	ldrb.w	sl, [r1, #-1]
  4083e4:	f103 0502 	add.w	r5, r3, #2
  4083e8:	f040 81a4 	bne.w	408734 <__gethex+0x37c>
  4083ec:	3303      	adds	r3, #3
  4083ee:	2700      	movs	r7, #0
  4083f0:	461d      	mov	r5, r3
  4083f2:	f813 2b01 	ldrb.w	r2, [r3], #1
  4083f6:	3701      	adds	r7, #1
  4083f8:	2a30      	cmp	r2, #48	; 0x30
  4083fa:	d0f9      	beq.n	4083f0 <__gethex+0x38>
  4083fc:	4eb0      	ldr	r6, [pc, #704]	; (4086c0 <__gethex+0x308>)
  4083fe:	5cb4      	ldrb	r4, [r6, r2]
  408400:	2c00      	cmp	r4, #0
  408402:	f000 80f3 	beq.w	4085ec <__gethex+0x234>
  408406:	782b      	ldrb	r3, [r5, #0]
  408408:	f04f 0900 	mov.w	r9, #0
  40840c:	5cf3      	ldrb	r3, [r6, r3]
  40840e:	46cb      	mov	fp, r9
  408410:	2b00      	cmp	r3, #0
  408412:	f000 8197 	beq.w	408744 <__gethex+0x38c>
  408416:	1c6b      	adds	r3, r5, #1
  408418:	781a      	ldrb	r2, [r3, #0]
  40841a:	461c      	mov	r4, r3
  40841c:	5cb2      	ldrb	r2, [r6, r2]
  40841e:	3301      	adds	r3, #1
  408420:	2a00      	cmp	r2, #0
  408422:	d1f9      	bne.n	408418 <__gethex+0x60>
  408424:	4620      	mov	r0, r4
  408426:	9902      	ldr	r1, [sp, #8]
  408428:	9a03      	ldr	r2, [sp, #12]
  40842a:	f001 fe4f 	bl	40a0cc <strncmp>
  40842e:	b1e0      	cbz	r0, 40846a <__gethex+0xb2>
  408430:	7823      	ldrb	r3, [r4, #0]
  408432:	f1bb 0f00 	cmp.w	fp, #0
  408436:	f000 816b 	beq.w	408710 <__gethex+0x358>
  40843a:	ebc4 0b0b 	rsb	fp, r4, fp
  40843e:	ea4f 028b 	mov.w	r2, fp, lsl #2
  408442:	9204      	str	r2, [sp, #16]
  408444:	2b50      	cmp	r3, #80	; 0x50
  408446:	f000 809e 	beq.w	408586 <__gethex+0x1ce>
  40844a:	2b70      	cmp	r3, #112	; 0x70
  40844c:	f000 809b 	beq.w	408586 <__gethex+0x1ce>
  408450:	4623      	mov	r3, r4
  408452:	f8c8 3000 	str.w	r3, [r8]
  408456:	f1b9 0f00 	cmp.w	r9, #0
  40845a:	d00c      	beq.n	408476 <__gethex+0xbe>
  40845c:	2f00      	cmp	r7, #0
  40845e:	bf0c      	ite	eq
  408460:	2006      	moveq	r0, #6
  408462:	2000      	movne	r0, #0
  408464:	b00b      	add	sp, #44	; 0x2c
  408466:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40846a:	f1bb 0f00 	cmp.w	fp, #0
  40846e:	f000 818b 	beq.w	408788 <__gethex+0x3d0>
  408472:	7823      	ldrb	r3, [r4, #0]
  408474:	e7e1      	b.n	40843a <__gethex+0x82>
  408476:	1b63      	subs	r3, r4, r5
  408478:	3b01      	subs	r3, #1
  40847a:	2b07      	cmp	r3, #7
  40847c:	4649      	mov	r1, r9
  40847e:	dd04      	ble.n	40848a <__gethex+0xd2>
  408480:	105b      	asrs	r3, r3, #1
  408482:	2b07      	cmp	r3, #7
  408484:	f101 0101 	add.w	r1, r1, #1
  408488:	dcfa      	bgt.n	408480 <__gethex+0xc8>
  40848a:	9807      	ldr	r0, [sp, #28]
  40848c:	f000 ff40 	bl	409310 <_Balloc>
  408490:	42a5      	cmp	r5, r4
  408492:	f100 0314 	add.w	r3, r0, #20
  408496:	9005      	str	r0, [sp, #20]
  408498:	9308      	str	r3, [sp, #32]
  40849a:	f080 81cc 	bcs.w	408836 <__gethex+0x47e>
  40849e:	469b      	mov	fp, r3
  4084a0:	9b03      	ldr	r3, [sp, #12]
  4084a2:	f04f 0900 	mov.w	r9, #0
  4084a6:	464f      	mov	r7, r9
  4084a8:	f1c3 0c01 	rsb	ip, r3, #1
  4084ac:	e00f      	b.n	4084ce <__gethex+0x116>
  4084ae:	2f20      	cmp	r7, #32
  4084b0:	d060      	beq.n	408574 <__gethex+0x1bc>
  4084b2:	463a      	mov	r2, r7
  4084b4:	3704      	adds	r7, #4
  4084b6:	f814 3c01 	ldrb.w	r3, [r4, #-1]
  4084ba:	4545      	cmp	r5, r8
  4084bc:	5cf3      	ldrb	r3, [r6, r3]
  4084be:	f003 030f 	and.w	r3, r3, #15
  4084c2:	fa03 f302 	lsl.w	r3, r3, r2
  4084c6:	ea49 0903 	orr.w	r9, r9, r3
  4084ca:	d21a      	bcs.n	408502 <__gethex+0x14a>
  4084cc:	4644      	mov	r4, r8
  4084ce:	f814 3c01 	ldrb.w	r3, [r4, #-1]
  4084d2:	f104 38ff 	add.w	r8, r4, #4294967295
  4084d6:	4553      	cmp	r3, sl
  4084d8:	d1e9      	bne.n	4084ae <__gethex+0xf6>
  4084da:	eb08 030c 	add.w	r3, r8, ip
  4084de:	429d      	cmp	r5, r3
  4084e0:	d8e5      	bhi.n	4084ae <__gethex+0xf6>
  4084e2:	4618      	mov	r0, r3
  4084e4:	9902      	ldr	r1, [sp, #8]
  4084e6:	9a03      	ldr	r2, [sp, #12]
  4084e8:	9301      	str	r3, [sp, #4]
  4084ea:	f8cd c000 	str.w	ip, [sp]
  4084ee:	f001 fded 	bl	40a0cc <strncmp>
  4084f2:	9b01      	ldr	r3, [sp, #4]
  4084f4:	f8dd c000 	ldr.w	ip, [sp]
  4084f8:	2800      	cmp	r0, #0
  4084fa:	d1d8      	bne.n	4084ae <__gethex+0xf6>
  4084fc:	4698      	mov	r8, r3
  4084fe:	4545      	cmp	r5, r8
  408500:	d3e4      	bcc.n	4084cc <__gethex+0x114>
  408502:	9b08      	ldr	r3, [sp, #32]
  408504:	f84b 9b04 	str.w	r9, [fp], #4
  408508:	9805      	ldr	r0, [sp, #20]
  40850a:	ebc3 0b0b 	rsb	fp, r3, fp
  40850e:	ea4f 03ab 	mov.w	r3, fp, asr #2
  408512:	6103      	str	r3, [r0, #16]
  408514:	4648      	mov	r0, r9
  408516:	015d      	lsls	r5, r3, #5
  408518:	f000 ffc0 	bl	40949c <__hi0bits>
  40851c:	9906      	ldr	r1, [sp, #24]
  40851e:	1a28      	subs	r0, r5, r0
  408520:	680c      	ldr	r4, [r1, #0]
  408522:	42a0      	cmp	r0, r4
  408524:	f300 80ce 	bgt.w	4086c4 <__gethex+0x30c>
  408528:	f2c0 80f5 	blt.w	408716 <__gethex+0x35e>
  40852c:	2600      	movs	r6, #0
  40852e:	9806      	ldr	r0, [sp, #24]
  408530:	9904      	ldr	r1, [sp, #16]
  408532:	6883      	ldr	r3, [r0, #8]
  408534:	4299      	cmp	r1, r3
  408536:	f300 8091 	bgt.w	40865c <__gethex+0x2a4>
  40853a:	9806      	ldr	r0, [sp, #24]
  40853c:	9904      	ldr	r1, [sp, #16]
  40853e:	6843      	ldr	r3, [r0, #4]
  408540:	4299      	cmp	r1, r3
  408542:	f280 80a1 	bge.w	408688 <__gethex+0x2d0>
  408546:	1a5d      	subs	r5, r3, r1
  408548:	42ac      	cmp	r4, r5
  40854a:	f300 80fd 	bgt.w	408748 <__gethex+0x390>
  40854e:	68c2      	ldr	r2, [r0, #12]
  408550:	2a02      	cmp	r2, #2
  408552:	f000 8186 	beq.w	408862 <__gethex+0x4aa>
  408556:	2a03      	cmp	r2, #3
  408558:	f000 8154 	beq.w	408804 <__gethex+0x44c>
  40855c:	2a01      	cmp	r2, #1
  40855e:	f000 8171 	beq.w	408844 <__gethex+0x48c>
  408562:	9807      	ldr	r0, [sp, #28]
  408564:	9905      	ldr	r1, [sp, #20]
  408566:	f000 fef9 	bl	40935c <_Bfree>
  40856a:	9a14      	ldr	r2, [sp, #80]	; 0x50
  40856c:	2300      	movs	r3, #0
  40856e:	6013      	str	r3, [r2, #0]
  408570:	2050      	movs	r0, #80	; 0x50
  408572:	e777      	b.n	408464 <__gethex+0xac>
  408574:	f8cb 9000 	str.w	r9, [fp]
  408578:	f04f 0900 	mov.w	r9, #0
  40857c:	f10b 0b04 	add.w	fp, fp, #4
  408580:	464a      	mov	r2, r9
  408582:	2704      	movs	r7, #4
  408584:	e797      	b.n	4084b6 <__gethex+0xfe>
  408586:	7863      	ldrb	r3, [r4, #1]
  408588:	2b2b      	cmp	r3, #43	; 0x2b
  40858a:	f000 8096 	beq.w	4086ba <__gethex+0x302>
  40858e:	2b2d      	cmp	r3, #45	; 0x2d
  408590:	d06f      	beq.n	408672 <__gethex+0x2ba>
  408592:	1c60      	adds	r0, r4, #1
  408594:	f04f 0b00 	mov.w	fp, #0
  408598:	5cf2      	ldrb	r2, [r6, r3]
  40859a:	4b49      	ldr	r3, [pc, #292]	; (4086c0 <__gethex+0x308>)
  40859c:	1e51      	subs	r1, r2, #1
  40859e:	2918      	cmp	r1, #24
  4085a0:	f63f af56 	bhi.w	408450 <__gethex+0x98>
  4085a4:	7841      	ldrb	r1, [r0, #1]
  4085a6:	3a10      	subs	r2, #16
  4085a8:	5c59      	ldrb	r1, [r3, r1]
  4085aa:	1c43      	adds	r3, r0, #1
  4085ac:	f101 3cff 	add.w	ip, r1, #4294967295
  4085b0:	f1bc 0f18 	cmp.w	ip, #24
  4085b4:	d812      	bhi.n	4085dc <__gethex+0x224>
  4085b6:	3002      	adds	r0, #2
  4085b8:	f890 c000 	ldrb.w	ip, [r0]
  4085bc:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  4085c0:	eb01 0242 	add.w	r2, r1, r2, lsl #1
  4085c4:	f816 100c 	ldrb.w	r1, [r6, ip]
  4085c8:	4603      	mov	r3, r0
  4085ca:	f101 3cff 	add.w	ip, r1, #4294967295
  4085ce:	f1bc 0f18 	cmp.w	ip, #24
  4085d2:	f1a2 0210 	sub.w	r2, r2, #16
  4085d6:	f100 0001 	add.w	r0, r0, #1
  4085da:	d9ed      	bls.n	4085b8 <__gethex+0x200>
  4085dc:	f1bb 0f00 	cmp.w	fp, #0
  4085e0:	d000      	beq.n	4085e4 <__gethex+0x22c>
  4085e2:	4252      	negs	r2, r2
  4085e4:	9804      	ldr	r0, [sp, #16]
  4085e6:	4410      	add	r0, r2
  4085e8:	9004      	str	r0, [sp, #16]
  4085ea:	e732      	b.n	408452 <__gethex+0x9a>
  4085ec:	4628      	mov	r0, r5
  4085ee:	9902      	ldr	r1, [sp, #8]
  4085f0:	9a03      	ldr	r2, [sp, #12]
  4085f2:	f001 fd6b 	bl	40a0cc <strncmp>
  4085f6:	2800      	cmp	r0, #0
  4085f8:	d140      	bne.n	40867c <__gethex+0x2c4>
  4085fa:	9803      	ldr	r0, [sp, #12]
  4085fc:	5c2b      	ldrb	r3, [r5, r0]
  4085fe:	4604      	mov	r4, r0
  408600:	5cf2      	ldrb	r2, [r6, r3]
  408602:	442c      	add	r4, r5
  408604:	2a00      	cmp	r2, #0
  408606:	f000 8097 	beq.w	408738 <__gethex+0x380>
  40860a:	2b30      	cmp	r3, #48	; 0x30
  40860c:	f040 8142 	bne.w	408894 <__gethex+0x4dc>
  408610:	1c62      	adds	r2, r4, #1
  408612:	7813      	ldrb	r3, [r2, #0]
  408614:	4615      	mov	r5, r2
  408616:	2b30      	cmp	r3, #48	; 0x30
  408618:	f102 0201 	add.w	r2, r2, #1
  40861c:	d0f9      	beq.n	408612 <__gethex+0x25a>
  40861e:	5cf3      	ldrb	r3, [r6, r3]
  408620:	f1d3 0901 	rsbs	r9, r3, #1
  408624:	46a3      	mov	fp, r4
  408626:	bf38      	it	cc
  408628:	f04f 0900 	movcc.w	r9, #0
  40862c:	2701      	movs	r7, #1
  40862e:	e6ef      	b.n	408410 <__gethex+0x58>
  408630:	4447      	add	r7, r8
  408632:	f857 0c04 	ldr.w	r0, [r7, #-4]
  408636:	f000 ff31 	bl	40949c <__hi0bits>
  40863a:	f1c4 0320 	rsb	r3, r4, #32
  40863e:	4298      	cmp	r0, r3
  408640:	f280 80dc 	bge.w	4087fc <__gethex+0x444>
  408644:	9805      	ldr	r0, [sp, #20]
  408646:	2101      	movs	r1, #1
  408648:	f7ff fe66 	bl	408318 <rshift>
  40864c:	9806      	ldr	r0, [sp, #24]
  40864e:	9904      	ldr	r1, [sp, #16]
  408650:	6883      	ldr	r3, [r0, #8]
  408652:	3101      	adds	r1, #1
  408654:	4299      	cmp	r1, r3
  408656:	9104      	str	r1, [sp, #16]
  408658:	f340 80d0 	ble.w	4087fc <__gethex+0x444>
  40865c:	9807      	ldr	r0, [sp, #28]
  40865e:	9905      	ldr	r1, [sp, #20]
  408660:	f000 fe7c 	bl	40935c <_Bfree>
  408664:	9a14      	ldr	r2, [sp, #80]	; 0x50
  408666:	2300      	movs	r3, #0
  408668:	20a3      	movs	r0, #163	; 0xa3
  40866a:	6013      	str	r3, [r2, #0]
  40866c:	b00b      	add	sp, #44	; 0x2c
  40866e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408672:	f04f 0b01 	mov.w	fp, #1
  408676:	78a3      	ldrb	r3, [r4, #2]
  408678:	1ca0      	adds	r0, r4, #2
  40867a:	e78d      	b.n	408598 <__gethex+0x1e0>
  40867c:	9404      	str	r4, [sp, #16]
  40867e:	782b      	ldrb	r3, [r5, #0]
  408680:	462c      	mov	r4, r5
  408682:	f04f 0901 	mov.w	r9, #1
  408686:	e6dd      	b.n	408444 <__gethex+0x8c>
  408688:	2501      	movs	r5, #1
  40868a:	b166      	cbz	r6, 4086a6 <__gethex+0x2ee>
  40868c:	9806      	ldr	r0, [sp, #24]
  40868e:	68c3      	ldr	r3, [r0, #12]
  408690:	2b02      	cmp	r3, #2
  408692:	f000 808a 	beq.w	4087aa <__gethex+0x3f2>
  408696:	2b03      	cmp	r3, #3
  408698:	f000 808b 	beq.w	4087b2 <__gethex+0x3fa>
  40869c:	2b01      	cmp	r3, #1
  40869e:	f000 80c1 	beq.w	408824 <__gethex+0x46c>
  4086a2:	f045 0510 	orr.w	r5, r5, #16
  4086a6:	9b05      	ldr	r3, [sp, #20]
  4086a8:	9814      	ldr	r0, [sp, #80]	; 0x50
  4086aa:	9909      	ldr	r1, [sp, #36]	; 0x24
  4086ac:	6003      	str	r3, [r0, #0]
  4086ae:	9b04      	ldr	r3, [sp, #16]
  4086b0:	4628      	mov	r0, r5
  4086b2:	600b      	str	r3, [r1, #0]
  4086b4:	b00b      	add	sp, #44	; 0x2c
  4086b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4086ba:	f04f 0b00 	mov.w	fp, #0
  4086be:	e7da      	b.n	408676 <__gethex+0x2be>
  4086c0:	0040adc4 	.word	0x0040adc4
  4086c4:	1b05      	subs	r5, r0, r4
  4086c6:	4629      	mov	r1, r5
  4086c8:	9805      	ldr	r0, [sp, #20]
  4086ca:	f001 fa3f 	bl	409b4c <__any_on>
  4086ce:	2800      	cmp	r0, #0
  4086d0:	d036      	beq.n	408740 <__gethex+0x388>
  4086d2:	1e6b      	subs	r3, r5, #1
  4086d4:	f003 011f 	and.w	r1, r3, #31
  4086d8:	2601      	movs	r6, #1
  4086da:	fa06 f101 	lsl.w	r1, r6, r1
  4086de:	9808      	ldr	r0, [sp, #32]
  4086e0:	115a      	asrs	r2, r3, #5
  4086e2:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
  4086e6:	4211      	tst	r1, r2
  4086e8:	d00a      	beq.n	408700 <__gethex+0x348>
  4086ea:	42b3      	cmp	r3, r6
  4086ec:	f340 80a8 	ble.w	408840 <__gethex+0x488>
  4086f0:	9805      	ldr	r0, [sp, #20]
  4086f2:	1ea9      	subs	r1, r5, #2
  4086f4:	f001 fa2a 	bl	409b4c <__any_on>
  4086f8:	2800      	cmp	r0, #0
  4086fa:	f000 80a1 	beq.w	408840 <__gethex+0x488>
  4086fe:	2603      	movs	r6, #3
  408700:	9b04      	ldr	r3, [sp, #16]
  408702:	4629      	mov	r1, r5
  408704:	442b      	add	r3, r5
  408706:	9805      	ldr	r0, [sp, #20]
  408708:	9304      	str	r3, [sp, #16]
  40870a:	f7ff fe05 	bl	408318 <rshift>
  40870e:	e70e      	b.n	40852e <__gethex+0x176>
  408710:	f8cd b010 	str.w	fp, [sp, #16]
  408714:	e696      	b.n	408444 <__gethex+0x8c>
  408716:	1a25      	subs	r5, r4, r0
  408718:	9905      	ldr	r1, [sp, #20]
  40871a:	462a      	mov	r2, r5
  40871c:	9807      	ldr	r0, [sp, #28]
  40871e:	f001 f801 	bl	409724 <__lshift>
  408722:	9b04      	ldr	r3, [sp, #16]
  408724:	9005      	str	r0, [sp, #20]
  408726:	1b5b      	subs	r3, r3, r5
  408728:	9304      	str	r3, [sp, #16]
  40872a:	f100 0314 	add.w	r3, r0, #20
  40872e:	9308      	str	r3, [sp, #32]
  408730:	2600      	movs	r6, #0
  408732:	e6fc      	b.n	40852e <__gethex+0x176>
  408734:	2700      	movs	r7, #0
  408736:	e661      	b.n	4083fc <__gethex+0x44>
  408738:	9204      	str	r2, [sp, #16]
  40873a:	f04f 0901 	mov.w	r9, #1
  40873e:	e681      	b.n	408444 <__gethex+0x8c>
  408740:	4606      	mov	r6, r0
  408742:	e7dd      	b.n	408700 <__gethex+0x348>
  408744:	462c      	mov	r4, r5
  408746:	e66d      	b.n	408424 <__gethex+0x6c>
  408748:	1e6f      	subs	r7, r5, #1
  40874a:	2e00      	cmp	r6, #0
  40874c:	d158      	bne.n	408800 <__gethex+0x448>
  40874e:	2f00      	cmp	r7, #0
  408750:	dd04      	ble.n	40875c <__gethex+0x3a4>
  408752:	9805      	ldr	r0, [sp, #20]
  408754:	4639      	mov	r1, r7
  408756:	f001 f9f9 	bl	409b4c <__any_on>
  40875a:	4606      	mov	r6, r0
  40875c:	f007 031f 	and.w	r3, r7, #31
  408760:	2201      	movs	r2, #1
  408762:	409a      	lsls	r2, r3
  408764:	9808      	ldr	r0, [sp, #32]
  408766:	117f      	asrs	r7, r7, #5
  408768:	f850 3027 	ldr.w	r3, [r0, r7, lsl #2]
  40876c:	4629      	mov	r1, r5
  40876e:	421a      	tst	r2, r3
  408770:	9805      	ldr	r0, [sp, #20]
  408772:	bf18      	it	ne
  408774:	f046 0602 	orrne.w	r6, r6, #2
  408778:	f7ff fdce 	bl	408318 <rshift>
  40877c:	9b06      	ldr	r3, [sp, #24]
  40877e:	1b64      	subs	r4, r4, r5
  408780:	685b      	ldr	r3, [r3, #4]
  408782:	2502      	movs	r5, #2
  408784:	9304      	str	r3, [sp, #16]
  408786:	e780      	b.n	40868a <__gethex+0x2d2>
  408788:	9903      	ldr	r1, [sp, #12]
  40878a:	5c63      	ldrb	r3, [r4, r1]
  40878c:	468b      	mov	fp, r1
  40878e:	5cf2      	ldrb	r2, [r6, r3]
  408790:	44a3      	add	fp, r4
  408792:	2a00      	cmp	r2, #0
  408794:	f000 8081 	beq.w	40889a <__gethex+0x4e2>
  408798:	f10b 0201 	add.w	r2, fp, #1
  40879c:	7813      	ldrb	r3, [r2, #0]
  40879e:	4614      	mov	r4, r2
  4087a0:	5cf1      	ldrb	r1, [r6, r3]
  4087a2:	3201      	adds	r2, #1
  4087a4:	2900      	cmp	r1, #0
  4087a6:	d1f9      	bne.n	40879c <__gethex+0x3e4>
  4087a8:	e647      	b.n	40843a <__gethex+0x82>
  4087aa:	9a15      	ldr	r2, [sp, #84]	; 0x54
  4087ac:	f1c2 0201 	rsb	r2, r2, #1
  4087b0:	9215      	str	r2, [sp, #84]	; 0x54
  4087b2:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4087b4:	2b00      	cmp	r3, #0
  4087b6:	f43f af74 	beq.w	4086a2 <__gethex+0x2ea>
  4087ba:	9b05      	ldr	r3, [sp, #20]
  4087bc:	2000      	movs	r0, #0
  4087be:	691e      	ldr	r6, [r3, #16]
  4087c0:	9b08      	ldr	r3, [sp, #32]
  4087c2:	ea4f 0886 	mov.w	r8, r6, lsl #2
  4087c6:	461f      	mov	r7, r3
  4087c8:	4447      	add	r7, r8
  4087ca:	e003      	b.n	4087d4 <__gethex+0x41c>
  4087cc:	429f      	cmp	r7, r3
  4087ce:	f843 0c04 	str.w	r0, [r3, #-4]
  4087d2:	d94a      	bls.n	40886a <__gethex+0x4b2>
  4087d4:	4619      	mov	r1, r3
  4087d6:	f853 2b04 	ldr.w	r2, [r3], #4
  4087da:	f1b2 3fff 	cmp.w	r2, #4294967295
  4087de:	d0f5      	beq.n	4087cc <__gethex+0x414>
  4087e0:	3201      	adds	r2, #1
  4087e2:	9f08      	ldr	r7, [sp, #32]
  4087e4:	600a      	str	r2, [r1, #0]
  4087e6:	2d02      	cmp	r5, #2
  4087e8:	d04d      	beq.n	408886 <__gethex+0x4ce>
  4087ea:	9a05      	ldr	r2, [sp, #20]
  4087ec:	6913      	ldr	r3, [r2, #16]
  4087ee:	429e      	cmp	r6, r3
  4087f0:	f6ff af28 	blt.w	408644 <__gethex+0x28c>
  4087f4:	f014 041f 	ands.w	r4, r4, #31
  4087f8:	f47f af1a 	bne.w	408630 <__gethex+0x278>
  4087fc:	2521      	movs	r5, #33	; 0x21
  4087fe:	e752      	b.n	4086a6 <__gethex+0x2ee>
  408800:	2601      	movs	r6, #1
  408802:	e7ab      	b.n	40875c <__gethex+0x3a4>
  408804:	9915      	ldr	r1, [sp, #84]	; 0x54
  408806:	2900      	cmp	r1, #0
  408808:	f43f aeab 	beq.w	408562 <__gethex+0x1aa>
  40880c:	9809      	ldr	r0, [sp, #36]	; 0x24
  40880e:	2201      	movs	r2, #1
  408810:	6003      	str	r3, [r0, #0]
  408812:	9b05      	ldr	r3, [sp, #20]
  408814:	9914      	ldr	r1, [sp, #80]	; 0x50
  408816:	611a      	str	r2, [r3, #16]
  408818:	9b08      	ldr	r3, [sp, #32]
  40881a:	2062      	movs	r0, #98	; 0x62
  40881c:	601a      	str	r2, [r3, #0]
  40881e:	9b05      	ldr	r3, [sp, #20]
  408820:	600b      	str	r3, [r1, #0]
  408822:	e61f      	b.n	408464 <__gethex+0xac>
  408824:	07b2      	lsls	r2, r6, #30
  408826:	f57f af3c 	bpl.w	4086a2 <__gethex+0x2ea>
  40882a:	9908      	ldr	r1, [sp, #32]
  40882c:	680b      	ldr	r3, [r1, #0]
  40882e:	4333      	orrs	r3, r6
  408830:	07db      	lsls	r3, r3, #31
  408832:	d4c2      	bmi.n	4087ba <__gethex+0x402>
  408834:	e735      	b.n	4086a2 <__gethex+0x2ea>
  408836:	f8dd b020 	ldr.w	fp, [sp, #32]
  40883a:	f04f 0900 	mov.w	r9, #0
  40883e:	e660      	b.n	408502 <__gethex+0x14a>
  408840:	2602      	movs	r6, #2
  408842:	e75d      	b.n	408700 <__gethex+0x348>
  408844:	42a5      	cmp	r5, r4
  408846:	f47f ae8c 	bne.w	408562 <__gethex+0x1aa>
  40884a:	2c01      	cmp	r4, #1
  40884c:	ddde      	ble.n	40880c <__gethex+0x454>
  40884e:	1e61      	subs	r1, r4, #1
  408850:	9805      	ldr	r0, [sp, #20]
  408852:	f001 f97b 	bl	409b4c <__any_on>
  408856:	2800      	cmp	r0, #0
  408858:	f43f ae83 	beq.w	408562 <__gethex+0x1aa>
  40885c:	9a06      	ldr	r2, [sp, #24]
  40885e:	6853      	ldr	r3, [r2, #4]
  408860:	e7d4      	b.n	40880c <__gethex+0x454>
  408862:	9815      	ldr	r0, [sp, #84]	; 0x54
  408864:	2800      	cmp	r0, #0
  408866:	d0d1      	beq.n	40880c <__gethex+0x454>
  408868:	e67b      	b.n	408562 <__gethex+0x1aa>
  40886a:	9805      	ldr	r0, [sp, #20]
  40886c:	6883      	ldr	r3, [r0, #8]
  40886e:	429e      	cmp	r6, r3
  408870:	da15      	bge.n	40889e <__gethex+0x4e6>
  408872:	9f08      	ldr	r7, [sp, #32]
  408874:	4633      	mov	r3, r6
  408876:	9805      	ldr	r0, [sp, #20]
  408878:	1c5a      	adds	r2, r3, #1
  40887a:	2101      	movs	r1, #1
  40887c:	eb00 0383 	add.w	r3, r0, r3, lsl #2
  408880:	6102      	str	r2, [r0, #16]
  408882:	6159      	str	r1, [r3, #20]
  408884:	e7af      	b.n	4087e6 <__gethex+0x42e>
  408886:	9906      	ldr	r1, [sp, #24]
  408888:	680b      	ldr	r3, [r1, #0]
  40888a:	3b01      	subs	r3, #1
  40888c:	42a3      	cmp	r3, r4
  40888e:	d01c      	beq.n	4088ca <__gethex+0x512>
  408890:	2522      	movs	r5, #34	; 0x22
  408892:	e708      	b.n	4086a6 <__gethex+0x2ee>
  408894:	4613      	mov	r3, r2
  408896:	4625      	mov	r5, r4
  408898:	e6c2      	b.n	408620 <__gethex+0x268>
  40889a:	465c      	mov	r4, fp
  40889c:	e5cd      	b.n	40843a <__gethex+0x82>
  40889e:	6841      	ldr	r1, [r0, #4]
  4088a0:	9807      	ldr	r0, [sp, #28]
  4088a2:	3101      	adds	r1, #1
  4088a4:	f000 fd34 	bl	409310 <_Balloc>
  4088a8:	9905      	ldr	r1, [sp, #20]
  4088aa:	4607      	mov	r7, r0
  4088ac:	690b      	ldr	r3, [r1, #16]
  4088ae:	300c      	adds	r0, #12
  4088b0:	1c9a      	adds	r2, r3, #2
  4088b2:	0092      	lsls	r2, r2, #2
  4088b4:	310c      	adds	r1, #12
  4088b6:	f000 fc4b 	bl	409150 <memcpy>
  4088ba:	9807      	ldr	r0, [sp, #28]
  4088bc:	9905      	ldr	r1, [sp, #20]
  4088be:	f000 fd4d 	bl	40935c <_Bfree>
  4088c2:	9705      	str	r7, [sp, #20]
  4088c4:	693b      	ldr	r3, [r7, #16]
  4088c6:	3714      	adds	r7, #20
  4088c8:	e7d5      	b.n	408876 <__gethex+0x4be>
  4088ca:	f004 031f 	and.w	r3, r4, #31
  4088ce:	2201      	movs	r2, #1
  4088d0:	409a      	lsls	r2, r3
  4088d2:	1164      	asrs	r4, r4, #5
  4088d4:	f857 3024 	ldr.w	r3, [r7, r4, lsl #2]
  4088d8:	421a      	tst	r2, r3
  4088da:	bf14      	ite	ne
  4088dc:	2521      	movne	r5, #33	; 0x21
  4088de:	2522      	moveq	r5, #34	; 0x22
  4088e0:	e6e1      	b.n	4086a6 <__gethex+0x2ee>
  4088e2:	bf00      	nop

004088e4 <__hexnan>:
  4088e4:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  4088e8:	680b      	ldr	r3, [r1, #0]
  4088ea:	4691      	mov	r9, r2
  4088ec:	115a      	asrs	r2, r3, #5
  4088ee:	b084      	sub	sp, #16
  4088f0:	eb09 0282 	add.w	r2, r9, r2, lsl #2
  4088f4:	f013 031f 	ands.w	r3, r3, #31
  4088f8:	9200      	str	r2, [sp, #0]
  4088fa:	bf18      	it	ne
  4088fc:	3204      	addne	r2, #4
  4088fe:	9001      	str	r0, [sp, #4]
  408900:	bf18      	it	ne
  408902:	9200      	strne	r2, [sp, #0]
  408904:	9900      	ldr	r1, [sp, #0]
  408906:	9a01      	ldr	r2, [sp, #4]
  408908:	9303      	str	r3, [sp, #12]
  40890a:	2300      	movs	r3, #0
  40890c:	1f0f      	subs	r7, r1, #4
  40890e:	f841 3c04 	str.w	r3, [r1, #-4]
  408912:	6811      	ldr	r1, [r2, #0]
  408914:	469a      	mov	sl, r3
  408916:	461d      	mov	r5, r3
  408918:	461e      	mov	r6, r3
  40891a:	784b      	ldrb	r3, [r1, #1]
  40891c:	46bc      	mov	ip, r7
  40891e:	4638      	mov	r0, r7
  408920:	f8df 8150 	ldr.w	r8, [pc, #336]	; 408a74 <__hexnan+0x190>
  408924:	9702      	str	r7, [sp, #8]
  408926:	b33b      	cbz	r3, 408978 <__hexnan+0x94>
  408928:	f818 2003 	ldrb.w	r2, [r8, r3]
  40892c:	2a00      	cmp	r2, #0
  40892e:	d148      	bne.n	4089c2 <__hexnan+0xde>
  408930:	2b20      	cmp	r3, #32
  408932:	d866      	bhi.n	408a02 <__hexnan+0x11e>
  408934:	42ae      	cmp	r6, r5
  408936:	dd1b      	ble.n	408970 <__hexnan+0x8c>
  408938:	4560      	cmp	r0, ip
  40893a:	d215      	bcs.n	408968 <__hexnan+0x84>
  40893c:	f1ba 0f07 	cmp.w	sl, #7
  408940:	dc12      	bgt.n	408968 <__hexnan+0x84>
  408942:	f1ca 0a08 	rsb	sl, sl, #8
  408946:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
  40894a:	6802      	ldr	r2, [r0, #0]
  40894c:	f1ca 0b20 	rsb	fp, sl, #32
  408950:	4603      	mov	r3, r0
  408952:	685c      	ldr	r4, [r3, #4]
  408954:	fa04 f70b 	lsl.w	r7, r4, fp
  408958:	4317      	orrs	r7, r2
  40895a:	fa24 f20a 	lsr.w	r2, r4, sl
  40895e:	601f      	str	r7, [r3, #0]
  408960:	f843 2f04 	str.w	r2, [r3, #4]!
  408964:	459c      	cmp	ip, r3
  408966:	d8f4      	bhi.n	408952 <__hexnan+0x6e>
  408968:	4548      	cmp	r0, r9
  40896a:	d841      	bhi.n	4089f0 <__hexnan+0x10c>
  40896c:	f04f 0a08 	mov.w	sl, #8
  408970:	3101      	adds	r1, #1
  408972:	784b      	ldrb	r3, [r1, #1]
  408974:	2b00      	cmp	r3, #0
  408976:	d1d7      	bne.n	408928 <__hexnan+0x44>
  408978:	9f02      	ldr	r7, [sp, #8]
  40897a:	2e00      	cmp	r6, #0
  40897c:	d044      	beq.n	408a08 <__hexnan+0x124>
  40897e:	4560      	cmp	r0, ip
  408980:	d202      	bcs.n	408988 <__hexnan+0xa4>
  408982:	f1ba 0f07 	cmp.w	sl, #7
  408986:	dd61      	ble.n	408a4c <__hexnan+0x168>
  408988:	4581      	cmp	r9, r0
  40898a:	d242      	bcs.n	408a12 <__hexnan+0x12e>
  40898c:	464b      	mov	r3, r9
  40898e:	f850 2b04 	ldr.w	r2, [r0], #4
  408992:	4287      	cmp	r7, r0
  408994:	f843 2b04 	str.w	r2, [r3], #4
  408998:	d2f9      	bcs.n	40898e <__hexnan+0xaa>
  40899a:	2200      	movs	r2, #0
  40899c:	f843 2b04 	str.w	r2, [r3], #4
  4089a0:	429f      	cmp	r7, r3
  4089a2:	d2fb      	bcs.n	40899c <__hexnan+0xb8>
  4089a4:	9900      	ldr	r1, [sp, #0]
  4089a6:	f851 3c04 	ldr.w	r3, [r1, #-4]
  4089aa:	b92b      	cbnz	r3, 4089b8 <__hexnan+0xd4>
  4089ac:	45b9      	cmp	r9, r7
  4089ae:	d040      	beq.n	408a32 <__hexnan+0x14e>
  4089b0:	f857 3d04 	ldr.w	r3, [r7, #-4]!
  4089b4:	2b00      	cmp	r3, #0
  4089b6:	d0f9      	beq.n	4089ac <__hexnan+0xc8>
  4089b8:	2005      	movs	r0, #5
  4089ba:	b004      	add	sp, #16
  4089bc:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  4089c0:	4770      	bx	lr
  4089c2:	f10a 0a01 	add.w	sl, sl, #1
  4089c6:	f1ba 0f08 	cmp.w	sl, #8
  4089ca:	f106 0601 	add.w	r6, r6, #1
  4089ce:	dc06      	bgt.n	4089de <__hexnan+0xfa>
  4089d0:	6803      	ldr	r3, [r0, #0]
  4089d2:	011b      	lsls	r3, r3, #4
  4089d4:	f002 020f 	and.w	r2, r2, #15
  4089d8:	431a      	orrs	r2, r3
  4089da:	6002      	str	r2, [r0, #0]
  4089dc:	e7c8      	b.n	408970 <__hexnan+0x8c>
  4089de:	4548      	cmp	r0, r9
  4089e0:	d9c6      	bls.n	408970 <__hexnan+0x8c>
  4089e2:	2300      	movs	r3, #0
  4089e4:	f840 3c04 	str.w	r3, [r0, #-4]
  4089e8:	f04f 0a01 	mov.w	sl, #1
  4089ec:	3804      	subs	r0, #4
  4089ee:	e7f1      	b.n	4089d4 <__hexnan+0xf0>
  4089f0:	2300      	movs	r3, #0
  4089f2:	f1a0 0c04 	sub.w	ip, r0, #4
  4089f6:	f840 3c04 	str.w	r3, [r0, #-4]
  4089fa:	4635      	mov	r5, r6
  4089fc:	4660      	mov	r0, ip
  4089fe:	469a      	mov	sl, r3
  408a00:	e7b6      	b.n	408970 <__hexnan+0x8c>
  408a02:	2b29      	cmp	r3, #41	; 0x29
  408a04:	9f02      	ldr	r7, [sp, #8]
  408a06:	d01b      	beq.n	408a40 <__hexnan+0x15c>
  408a08:	2004      	movs	r0, #4
  408a0a:	b004      	add	sp, #16
  408a0c:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  408a10:	4770      	bx	lr
  408a12:	9a03      	ldr	r2, [sp, #12]
  408a14:	2a00      	cmp	r2, #0
  408a16:	d0c5      	beq.n	4089a4 <__hexnan+0xc0>
  408a18:	9a03      	ldr	r2, [sp, #12]
  408a1a:	9900      	ldr	r1, [sp, #0]
  408a1c:	f1c2 0320 	rsb	r3, r2, #32
  408a20:	f04f 32ff 	mov.w	r2, #4294967295
  408a24:	40da      	lsrs	r2, r3
  408a26:	f851 3c04 	ldr.w	r3, [r1, #-4]
  408a2a:	4013      	ands	r3, r2
  408a2c:	f841 3c04 	str.w	r3, [r1, #-4]
  408a30:	e7bb      	b.n	4089aa <__hexnan+0xc6>
  408a32:	2301      	movs	r3, #1
  408a34:	2005      	movs	r0, #5
  408a36:	603b      	str	r3, [r7, #0]
  408a38:	b004      	add	sp, #16
  408a3a:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  408a3e:	4770      	bx	lr
  408a40:	9a01      	ldr	r2, [sp, #4]
  408a42:	3102      	adds	r1, #2
  408a44:	6011      	str	r1, [r2, #0]
  408a46:	2e00      	cmp	r6, #0
  408a48:	d199      	bne.n	40897e <__hexnan+0x9a>
  408a4a:	e7dd      	b.n	408a08 <__hexnan+0x124>
  408a4c:	f1ca 0508 	rsb	r5, sl, #8
  408a50:	00ad      	lsls	r5, r5, #2
  408a52:	6802      	ldr	r2, [r0, #0]
  408a54:	f1c5 0620 	rsb	r6, r5, #32
  408a58:	4603      	mov	r3, r0
  408a5a:	6859      	ldr	r1, [r3, #4]
  408a5c:	fa01 f406 	lsl.w	r4, r1, r6
  408a60:	4314      	orrs	r4, r2
  408a62:	fa21 f205 	lsr.w	r2, r1, r5
  408a66:	601c      	str	r4, [r3, #0]
  408a68:	f843 2f04 	str.w	r2, [r3, #4]!
  408a6c:	4563      	cmp	r3, ip
  408a6e:	d3f4      	bcc.n	408a5a <__hexnan+0x176>
  408a70:	e78a      	b.n	408988 <__hexnan+0xa4>
  408a72:	bf00      	nop
  408a74:	0040adc4 	.word	0x0040adc4

00408a78 <__locale_charset>:
  408a78:	4800      	ldr	r0, [pc, #0]	; (408a7c <__locale_charset+0x4>)
  408a7a:	4770      	bx	lr
  408a7c:	2000056c 	.word	0x2000056c

00408a80 <__locale_mb_cur_max>:
  408a80:	4b01      	ldr	r3, [pc, #4]	; (408a88 <__locale_mb_cur_max+0x8>)
  408a82:	6818      	ldr	r0, [r3, #0]
  408a84:	4770      	bx	lr
  408a86:	bf00      	nop
  408a88:	2000058c 	.word	0x2000058c

00408a8c <_localeconv_r>:
  408a8c:	4800      	ldr	r0, [pc, #0]	; (408a90 <_localeconv_r+0x4>)
  408a8e:	4770      	bx	lr
  408a90:	20000534 	.word	0x20000534

00408a94 <__smakebuf_r>:
  408a94:	b5f0      	push	{r4, r5, r6, r7, lr}
  408a96:	898b      	ldrh	r3, [r1, #12]
  408a98:	b091      	sub	sp, #68	; 0x44
  408a9a:	b29a      	uxth	r2, r3
  408a9c:	0796      	lsls	r6, r2, #30
  408a9e:	460c      	mov	r4, r1
  408aa0:	4605      	mov	r5, r0
  408aa2:	d437      	bmi.n	408b14 <__smakebuf_r+0x80>
  408aa4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  408aa8:	2900      	cmp	r1, #0
  408aaa:	db17      	blt.n	408adc <__smakebuf_r+0x48>
  408aac:	aa01      	add	r2, sp, #4
  408aae:	f001 fd63 	bl	40a578 <_fstat_r>
  408ab2:	2800      	cmp	r0, #0
  408ab4:	db10      	blt.n	408ad8 <__smakebuf_r+0x44>
  408ab6:	9b02      	ldr	r3, [sp, #8]
  408ab8:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
  408abc:	f5b3 5100 	subs.w	r1, r3, #8192	; 0x2000
  408ac0:	424f      	negs	r7, r1
  408ac2:	414f      	adcs	r7, r1
  408ac4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
  408ac8:	d02c      	beq.n	408b24 <__smakebuf_r+0x90>
  408aca:	89a3      	ldrh	r3, [r4, #12]
  408acc:	f44f 6680 	mov.w	r6, #1024	; 0x400
  408ad0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  408ad4:	81a3      	strh	r3, [r4, #12]
  408ad6:	e00b      	b.n	408af0 <__smakebuf_r+0x5c>
  408ad8:	89a3      	ldrh	r3, [r4, #12]
  408ada:	b29a      	uxth	r2, r3
  408adc:	f012 0f80 	tst.w	r2, #128	; 0x80
  408ae0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  408ae4:	81a3      	strh	r3, [r4, #12]
  408ae6:	bf14      	ite	ne
  408ae8:	2640      	movne	r6, #64	; 0x40
  408aea:	f44f 6680 	moveq.w	r6, #1024	; 0x400
  408aee:	2700      	movs	r7, #0
  408af0:	4628      	mov	r0, r5
  408af2:	4631      	mov	r1, r6
  408af4:	f000 f846 	bl	408b84 <_malloc_r>
  408af8:	89a3      	ldrh	r3, [r4, #12]
  408afa:	2800      	cmp	r0, #0
  408afc:	d029      	beq.n	408b52 <__smakebuf_r+0xbe>
  408afe:	4a1b      	ldr	r2, [pc, #108]	; (408b6c <__smakebuf_r+0xd8>)
  408b00:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  408b04:	63ea      	str	r2, [r5, #60]	; 0x3c
  408b06:	81a3      	strh	r3, [r4, #12]
  408b08:	6020      	str	r0, [r4, #0]
  408b0a:	6120      	str	r0, [r4, #16]
  408b0c:	6166      	str	r6, [r4, #20]
  408b0e:	b9a7      	cbnz	r7, 408b3a <__smakebuf_r+0xa6>
  408b10:	b011      	add	sp, #68	; 0x44
  408b12:	bdf0      	pop	{r4, r5, r6, r7, pc}
  408b14:	f101 0343 	add.w	r3, r1, #67	; 0x43
  408b18:	2201      	movs	r2, #1
  408b1a:	600b      	str	r3, [r1, #0]
  408b1c:	610b      	str	r3, [r1, #16]
  408b1e:	614a      	str	r2, [r1, #20]
  408b20:	b011      	add	sp, #68	; 0x44
  408b22:	bdf0      	pop	{r4, r5, r6, r7, pc}
  408b24:	4a12      	ldr	r2, [pc, #72]	; (408b70 <__smakebuf_r+0xdc>)
  408b26:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  408b28:	4293      	cmp	r3, r2
  408b2a:	d1ce      	bne.n	408aca <__smakebuf_r+0x36>
  408b2c:	89a3      	ldrh	r3, [r4, #12]
  408b2e:	f44f 6680 	mov.w	r6, #1024	; 0x400
  408b32:	4333      	orrs	r3, r6
  408b34:	81a3      	strh	r3, [r4, #12]
  408b36:	64e6      	str	r6, [r4, #76]	; 0x4c
  408b38:	e7da      	b.n	408af0 <__smakebuf_r+0x5c>
  408b3a:	4628      	mov	r0, r5
  408b3c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  408b40:	f001 fd2e 	bl	40a5a0 <_isatty_r>
  408b44:	2800      	cmp	r0, #0
  408b46:	d0e3      	beq.n	408b10 <__smakebuf_r+0x7c>
  408b48:	89a3      	ldrh	r3, [r4, #12]
  408b4a:	f043 0301 	orr.w	r3, r3, #1
  408b4e:	81a3      	strh	r3, [r4, #12]
  408b50:	e7de      	b.n	408b10 <__smakebuf_r+0x7c>
  408b52:	059a      	lsls	r2, r3, #22
  408b54:	d4dc      	bmi.n	408b10 <__smakebuf_r+0x7c>
  408b56:	f104 0243 	add.w	r2, r4, #67	; 0x43
  408b5a:	f043 0302 	orr.w	r3, r3, #2
  408b5e:	2101      	movs	r1, #1
  408b60:	81a3      	strh	r3, [r4, #12]
  408b62:	6022      	str	r2, [r4, #0]
  408b64:	6122      	str	r2, [r4, #16]
  408b66:	6161      	str	r1, [r4, #20]
  408b68:	e7d2      	b.n	408b10 <__smakebuf_r+0x7c>
  408b6a:	bf00      	nop
  408b6c:	00407b8d 	.word	0x00407b8d
  408b70:	0040a045 	.word	0x0040a045

00408b74 <malloc>:
  408b74:	4b02      	ldr	r3, [pc, #8]	; (408b80 <malloc+0xc>)
  408b76:	4601      	mov	r1, r0
  408b78:	6818      	ldr	r0, [r3, #0]
  408b7a:	f000 b803 	b.w	408b84 <_malloc_r>
  408b7e:	bf00      	nop
  408b80:	20000530 	.word	0x20000530

00408b84 <_malloc_r>:
  408b84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  408b88:	f101 050b 	add.w	r5, r1, #11
  408b8c:	2d16      	cmp	r5, #22
  408b8e:	b083      	sub	sp, #12
  408b90:	4606      	mov	r6, r0
  408b92:	d927      	bls.n	408be4 <_malloc_r+0x60>
  408b94:	f035 0507 	bics.w	r5, r5, #7
  408b98:	d427      	bmi.n	408bea <_malloc_r+0x66>
  408b9a:	42a9      	cmp	r1, r5
  408b9c:	d825      	bhi.n	408bea <_malloc_r+0x66>
  408b9e:	4630      	mov	r0, r6
  408ba0:	f000 fbb2 	bl	409308 <__malloc_lock>
  408ba4:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  408ba8:	d226      	bcs.n	408bf8 <_malloc_r+0x74>
  408baa:	4fc1      	ldr	r7, [pc, #772]	; (408eb0 <_malloc_r+0x32c>)
  408bac:	ea4f 0cd5 	mov.w	ip, r5, lsr #3
  408bb0:	eb07 03cc 	add.w	r3, r7, ip, lsl #3
  408bb4:	68dc      	ldr	r4, [r3, #12]
  408bb6:	429c      	cmp	r4, r3
  408bb8:	f000 81d2 	beq.w	408f60 <_malloc_r+0x3dc>
  408bbc:	6863      	ldr	r3, [r4, #4]
  408bbe:	68e2      	ldr	r2, [r4, #12]
  408bc0:	f023 0303 	bic.w	r3, r3, #3
  408bc4:	4423      	add	r3, r4
  408bc6:	6858      	ldr	r0, [r3, #4]
  408bc8:	68a1      	ldr	r1, [r4, #8]
  408bca:	f040 0501 	orr.w	r5, r0, #1
  408bce:	60ca      	str	r2, [r1, #12]
  408bd0:	4630      	mov	r0, r6
  408bd2:	6091      	str	r1, [r2, #8]
  408bd4:	605d      	str	r5, [r3, #4]
  408bd6:	f000 fb99 	bl	40930c <__malloc_unlock>
  408bda:	3408      	adds	r4, #8
  408bdc:	4620      	mov	r0, r4
  408bde:	b003      	add	sp, #12
  408be0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408be4:	2510      	movs	r5, #16
  408be6:	42a9      	cmp	r1, r5
  408be8:	d9d9      	bls.n	408b9e <_malloc_r+0x1a>
  408bea:	2400      	movs	r4, #0
  408bec:	230c      	movs	r3, #12
  408bee:	4620      	mov	r0, r4
  408bf0:	6033      	str	r3, [r6, #0]
  408bf2:	b003      	add	sp, #12
  408bf4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408bf8:	ea5f 2c55 	movs.w	ip, r5, lsr #9
  408bfc:	f000 8089 	beq.w	408d12 <_malloc_r+0x18e>
  408c00:	f1bc 0f04 	cmp.w	ip, #4
  408c04:	f200 8160 	bhi.w	408ec8 <_malloc_r+0x344>
  408c08:	ea4f 1c95 	mov.w	ip, r5, lsr #6
  408c0c:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
  408c10:	ea4f 014c 	mov.w	r1, ip, lsl #1
  408c14:	4fa6      	ldr	r7, [pc, #664]	; (408eb0 <_malloc_r+0x32c>)
  408c16:	eb07 0181 	add.w	r1, r7, r1, lsl #2
  408c1a:	68cc      	ldr	r4, [r1, #12]
  408c1c:	42a1      	cmp	r1, r4
  408c1e:	d105      	bne.n	408c2c <_malloc_r+0xa8>
  408c20:	e00c      	b.n	408c3c <_malloc_r+0xb8>
  408c22:	2b00      	cmp	r3, #0
  408c24:	da79      	bge.n	408d1a <_malloc_r+0x196>
  408c26:	68e4      	ldr	r4, [r4, #12]
  408c28:	42a1      	cmp	r1, r4
  408c2a:	d007      	beq.n	408c3c <_malloc_r+0xb8>
  408c2c:	6862      	ldr	r2, [r4, #4]
  408c2e:	f022 0203 	bic.w	r2, r2, #3
  408c32:	1b53      	subs	r3, r2, r5
  408c34:	2b0f      	cmp	r3, #15
  408c36:	ddf4      	ble.n	408c22 <_malloc_r+0x9e>
  408c38:	f10c 3cff 	add.w	ip, ip, #4294967295
  408c3c:	f10c 0c01 	add.w	ip, ip, #1
  408c40:	4b9b      	ldr	r3, [pc, #620]	; (408eb0 <_malloc_r+0x32c>)
  408c42:	693c      	ldr	r4, [r7, #16]
  408c44:	f103 0e08 	add.w	lr, r3, #8
  408c48:	4574      	cmp	r4, lr
  408c4a:	f000 817e 	beq.w	408f4a <_malloc_r+0x3c6>
  408c4e:	6861      	ldr	r1, [r4, #4]
  408c50:	f021 0103 	bic.w	r1, r1, #3
  408c54:	1b4a      	subs	r2, r1, r5
  408c56:	2a0f      	cmp	r2, #15
  408c58:	f300 8164 	bgt.w	408f24 <_malloc_r+0x3a0>
  408c5c:	2a00      	cmp	r2, #0
  408c5e:	f8c3 e014 	str.w	lr, [r3, #20]
  408c62:	f8c3 e010 	str.w	lr, [r3, #16]
  408c66:	da69      	bge.n	408d3c <_malloc_r+0x1b8>
  408c68:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
  408c6c:	f080 813a 	bcs.w	408ee4 <_malloc_r+0x360>
  408c70:	08c9      	lsrs	r1, r1, #3
  408c72:	108a      	asrs	r2, r1, #2
  408c74:	f04f 0801 	mov.w	r8, #1
  408c78:	fa08 f802 	lsl.w	r8, r8, r2
  408c7c:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
  408c80:	685a      	ldr	r2, [r3, #4]
  408c82:	6888      	ldr	r0, [r1, #8]
  408c84:	ea48 0202 	orr.w	r2, r8, r2
  408c88:	60a0      	str	r0, [r4, #8]
  408c8a:	60e1      	str	r1, [r4, #12]
  408c8c:	605a      	str	r2, [r3, #4]
  408c8e:	608c      	str	r4, [r1, #8]
  408c90:	60c4      	str	r4, [r0, #12]
  408c92:	ea4f 03ac 	mov.w	r3, ip, asr #2
  408c96:	2001      	movs	r0, #1
  408c98:	4098      	lsls	r0, r3
  408c9a:	4290      	cmp	r0, r2
  408c9c:	d85b      	bhi.n	408d56 <_malloc_r+0x1d2>
  408c9e:	4202      	tst	r2, r0
  408ca0:	d106      	bne.n	408cb0 <_malloc_r+0x12c>
  408ca2:	f02c 0c03 	bic.w	ip, ip, #3
  408ca6:	0040      	lsls	r0, r0, #1
  408ca8:	4202      	tst	r2, r0
  408caa:	f10c 0c04 	add.w	ip, ip, #4
  408cae:	d0fa      	beq.n	408ca6 <_malloc_r+0x122>
  408cb0:	eb07 08cc 	add.w	r8, r7, ip, lsl #3
  408cb4:	4644      	mov	r4, r8
  408cb6:	46e1      	mov	r9, ip
  408cb8:	68e3      	ldr	r3, [r4, #12]
  408cba:	429c      	cmp	r4, r3
  408cbc:	d107      	bne.n	408cce <_malloc_r+0x14a>
  408cbe:	e146      	b.n	408f4e <_malloc_r+0x3ca>
  408cc0:	2a00      	cmp	r2, #0
  408cc2:	f280 8157 	bge.w	408f74 <_malloc_r+0x3f0>
  408cc6:	68db      	ldr	r3, [r3, #12]
  408cc8:	429c      	cmp	r4, r3
  408cca:	f000 8140 	beq.w	408f4e <_malloc_r+0x3ca>
  408cce:	6859      	ldr	r1, [r3, #4]
  408cd0:	f021 0103 	bic.w	r1, r1, #3
  408cd4:	1b4a      	subs	r2, r1, r5
  408cd6:	2a0f      	cmp	r2, #15
  408cd8:	ddf2      	ble.n	408cc0 <_malloc_r+0x13c>
  408cda:	461c      	mov	r4, r3
  408cdc:	f854 cf08 	ldr.w	ip, [r4, #8]!
  408ce0:	68d9      	ldr	r1, [r3, #12]
  408ce2:	f045 0901 	orr.w	r9, r5, #1
  408ce6:	f042 0801 	orr.w	r8, r2, #1
  408cea:	441d      	add	r5, r3
  408cec:	f8c3 9004 	str.w	r9, [r3, #4]
  408cf0:	4630      	mov	r0, r6
  408cf2:	f8cc 100c 	str.w	r1, [ip, #12]
  408cf6:	f8c1 c008 	str.w	ip, [r1, #8]
  408cfa:	617d      	str	r5, [r7, #20]
  408cfc:	613d      	str	r5, [r7, #16]
  408cfe:	f8c5 e00c 	str.w	lr, [r5, #12]
  408d02:	f8c5 e008 	str.w	lr, [r5, #8]
  408d06:	f8c5 8004 	str.w	r8, [r5, #4]
  408d0a:	50aa      	str	r2, [r5, r2]
  408d0c:	f000 fafe 	bl	40930c <__malloc_unlock>
  408d10:	e764      	b.n	408bdc <_malloc_r+0x58>
  408d12:	217e      	movs	r1, #126	; 0x7e
  408d14:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
  408d18:	e77c      	b.n	408c14 <_malloc_r+0x90>
  408d1a:	4422      	add	r2, r4
  408d1c:	6850      	ldr	r0, [r2, #4]
  408d1e:	68e3      	ldr	r3, [r4, #12]
  408d20:	68a1      	ldr	r1, [r4, #8]
  408d22:	f040 0501 	orr.w	r5, r0, #1
  408d26:	60cb      	str	r3, [r1, #12]
  408d28:	4630      	mov	r0, r6
  408d2a:	6099      	str	r1, [r3, #8]
  408d2c:	6055      	str	r5, [r2, #4]
  408d2e:	f000 faed 	bl	40930c <__malloc_unlock>
  408d32:	3408      	adds	r4, #8
  408d34:	4620      	mov	r0, r4
  408d36:	b003      	add	sp, #12
  408d38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408d3c:	4421      	add	r1, r4
  408d3e:	684b      	ldr	r3, [r1, #4]
  408d40:	4630      	mov	r0, r6
  408d42:	f043 0301 	orr.w	r3, r3, #1
  408d46:	604b      	str	r3, [r1, #4]
  408d48:	f000 fae0 	bl	40930c <__malloc_unlock>
  408d4c:	3408      	adds	r4, #8
  408d4e:	4620      	mov	r0, r4
  408d50:	b003      	add	sp, #12
  408d52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408d56:	68bc      	ldr	r4, [r7, #8]
  408d58:	6863      	ldr	r3, [r4, #4]
  408d5a:	f023 0903 	bic.w	r9, r3, #3
  408d5e:	45a9      	cmp	r9, r5
  408d60:	d304      	bcc.n	408d6c <_malloc_r+0x1e8>
  408d62:	ebc5 0309 	rsb	r3, r5, r9
  408d66:	2b0f      	cmp	r3, #15
  408d68:	f300 8091 	bgt.w	408e8e <_malloc_r+0x30a>
  408d6c:	4b51      	ldr	r3, [pc, #324]	; (408eb4 <_malloc_r+0x330>)
  408d6e:	4a52      	ldr	r2, [pc, #328]	; (408eb8 <_malloc_r+0x334>)
  408d70:	6819      	ldr	r1, [r3, #0]
  408d72:	6813      	ldr	r3, [r2, #0]
  408d74:	eb05 0a01 	add.w	sl, r5, r1
  408d78:	3301      	adds	r3, #1
  408d7a:	eb04 0b09 	add.w	fp, r4, r9
  408d7e:	f000 8161 	beq.w	409044 <_malloc_r+0x4c0>
  408d82:	f50a 5a80 	add.w	sl, sl, #4096	; 0x1000
  408d86:	f10a 0a0f 	add.w	sl, sl, #15
  408d8a:	f42a 6a7f 	bic.w	sl, sl, #4080	; 0xff0
  408d8e:	f02a 0a0f 	bic.w	sl, sl, #15
  408d92:	4630      	mov	r0, r6
  408d94:	4651      	mov	r1, sl
  408d96:	9201      	str	r2, [sp, #4]
  408d98:	f001 f910 	bl	409fbc <_sbrk_r>
  408d9c:	f1b0 3fff 	cmp.w	r0, #4294967295
  408da0:	4680      	mov	r8, r0
  408da2:	9a01      	ldr	r2, [sp, #4]
  408da4:	f000 8101 	beq.w	408faa <_malloc_r+0x426>
  408da8:	4583      	cmp	fp, r0
  408daa:	f200 80fb 	bhi.w	408fa4 <_malloc_r+0x420>
  408dae:	f8df c114 	ldr.w	ip, [pc, #276]	; 408ec4 <_malloc_r+0x340>
  408db2:	45c3      	cmp	fp, r8
  408db4:	f8dc 3000 	ldr.w	r3, [ip]
  408db8:	4453      	add	r3, sl
  408dba:	f8cc 3000 	str.w	r3, [ip]
  408dbe:	f000 814a 	beq.w	409056 <_malloc_r+0x4d2>
  408dc2:	6812      	ldr	r2, [r2, #0]
  408dc4:	493c      	ldr	r1, [pc, #240]	; (408eb8 <_malloc_r+0x334>)
  408dc6:	3201      	adds	r2, #1
  408dc8:	bf1b      	ittet	ne
  408dca:	ebcb 0b08 	rsbne	fp, fp, r8
  408dce:	445b      	addne	r3, fp
  408dd0:	f8c1 8000 	streq.w	r8, [r1]
  408dd4:	f8cc 3000 	strne.w	r3, [ip]
  408dd8:	f018 0307 	ands.w	r3, r8, #7
  408ddc:	f000 8114 	beq.w	409008 <_malloc_r+0x484>
  408de0:	f1c3 0208 	rsb	r2, r3, #8
  408de4:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
  408de8:	4490      	add	r8, r2
  408dea:	3308      	adds	r3, #8
  408dec:	44c2      	add	sl, r8
  408dee:	f3ca 0a0b 	ubfx	sl, sl, #0, #12
  408df2:	ebca 0a03 	rsb	sl, sl, r3
  408df6:	4651      	mov	r1, sl
  408df8:	4630      	mov	r0, r6
  408dfa:	f8cd c004 	str.w	ip, [sp, #4]
  408dfe:	f001 f8dd 	bl	409fbc <_sbrk_r>
  408e02:	1c43      	adds	r3, r0, #1
  408e04:	f8dd c004 	ldr.w	ip, [sp, #4]
  408e08:	f000 8135 	beq.w	409076 <_malloc_r+0x4f2>
  408e0c:	ebc8 0200 	rsb	r2, r8, r0
  408e10:	4452      	add	r2, sl
  408e12:	f042 0201 	orr.w	r2, r2, #1
  408e16:	f8dc 3000 	ldr.w	r3, [ip]
  408e1a:	42bc      	cmp	r4, r7
  408e1c:	4453      	add	r3, sl
  408e1e:	f8c7 8008 	str.w	r8, [r7, #8]
  408e22:	f8cc 3000 	str.w	r3, [ip]
  408e26:	f8c8 2004 	str.w	r2, [r8, #4]
  408e2a:	f8df a098 	ldr.w	sl, [pc, #152]	; 408ec4 <_malloc_r+0x340>
  408e2e:	d015      	beq.n	408e5c <_malloc_r+0x2d8>
  408e30:	f1b9 0f0f 	cmp.w	r9, #15
  408e34:	f240 80eb 	bls.w	40900e <_malloc_r+0x48a>
  408e38:	6861      	ldr	r1, [r4, #4]
  408e3a:	f1a9 020c 	sub.w	r2, r9, #12
  408e3e:	f022 0207 	bic.w	r2, r2, #7
  408e42:	f001 0101 	and.w	r1, r1, #1
  408e46:	ea42 0e01 	orr.w	lr, r2, r1
  408e4a:	2005      	movs	r0, #5
  408e4c:	18a1      	adds	r1, r4, r2
  408e4e:	2a0f      	cmp	r2, #15
  408e50:	f8c4 e004 	str.w	lr, [r4, #4]
  408e54:	6048      	str	r0, [r1, #4]
  408e56:	6088      	str	r0, [r1, #8]
  408e58:	f200 8111 	bhi.w	40907e <_malloc_r+0x4fa>
  408e5c:	4a17      	ldr	r2, [pc, #92]	; (408ebc <_malloc_r+0x338>)
  408e5e:	68bc      	ldr	r4, [r7, #8]
  408e60:	6811      	ldr	r1, [r2, #0]
  408e62:	428b      	cmp	r3, r1
  408e64:	bf88      	it	hi
  408e66:	6013      	strhi	r3, [r2, #0]
  408e68:	4a15      	ldr	r2, [pc, #84]	; (408ec0 <_malloc_r+0x33c>)
  408e6a:	6811      	ldr	r1, [r2, #0]
  408e6c:	428b      	cmp	r3, r1
  408e6e:	bf88      	it	hi
  408e70:	6013      	strhi	r3, [r2, #0]
  408e72:	6862      	ldr	r2, [r4, #4]
  408e74:	f022 0203 	bic.w	r2, r2, #3
  408e78:	4295      	cmp	r5, r2
  408e7a:	ebc5 0302 	rsb	r3, r5, r2
  408e7e:	d801      	bhi.n	408e84 <_malloc_r+0x300>
  408e80:	2b0f      	cmp	r3, #15
  408e82:	dc04      	bgt.n	408e8e <_malloc_r+0x30a>
  408e84:	4630      	mov	r0, r6
  408e86:	f000 fa41 	bl	40930c <__malloc_unlock>
  408e8a:	2400      	movs	r4, #0
  408e8c:	e6a6      	b.n	408bdc <_malloc_r+0x58>
  408e8e:	f045 0201 	orr.w	r2, r5, #1
  408e92:	f043 0301 	orr.w	r3, r3, #1
  408e96:	4425      	add	r5, r4
  408e98:	6062      	str	r2, [r4, #4]
  408e9a:	4630      	mov	r0, r6
  408e9c:	60bd      	str	r5, [r7, #8]
  408e9e:	606b      	str	r3, [r5, #4]
  408ea0:	f000 fa34 	bl	40930c <__malloc_unlock>
  408ea4:	3408      	adds	r4, #8
  408ea6:	4620      	mov	r0, r4
  408ea8:	b003      	add	sp, #12
  408eaa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408eae:	bf00      	nop
  408eb0:	20000590 	.word	0x20000590
  408eb4:	20000a9c 	.word	0x20000a9c
  408eb8:	2000099c 	.word	0x2000099c
  408ebc:	20000a98 	.word	0x20000a98
  408ec0:	20000a94 	.word	0x20000a94
  408ec4:	20000aa0 	.word	0x20000aa0
  408ec8:	f1bc 0f14 	cmp.w	ip, #20
  408ecc:	d961      	bls.n	408f92 <_malloc_r+0x40e>
  408ece:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
  408ed2:	f200 808f 	bhi.w	408ff4 <_malloc_r+0x470>
  408ed6:	ea4f 3c15 	mov.w	ip, r5, lsr #12
  408eda:	f10c 0c6e 	add.w	ip, ip, #110	; 0x6e
  408ede:	ea4f 014c 	mov.w	r1, ip, lsl #1
  408ee2:	e697      	b.n	408c14 <_malloc_r+0x90>
  408ee4:	0a4b      	lsrs	r3, r1, #9
  408ee6:	2b04      	cmp	r3, #4
  408ee8:	d958      	bls.n	408f9c <_malloc_r+0x418>
  408eea:	2b14      	cmp	r3, #20
  408eec:	f200 80ad 	bhi.w	40904a <_malloc_r+0x4c6>
  408ef0:	f103 025b 	add.w	r2, r3, #91	; 0x5b
  408ef4:	0050      	lsls	r0, r2, #1
  408ef6:	eb07 0080 	add.w	r0, r7, r0, lsl #2
  408efa:	6883      	ldr	r3, [r0, #8]
  408efc:	f8df 81b8 	ldr.w	r8, [pc, #440]	; 4090b8 <_malloc_r+0x534>
  408f00:	4283      	cmp	r3, r0
  408f02:	f000 808a 	beq.w	40901a <_malloc_r+0x496>
  408f06:	685a      	ldr	r2, [r3, #4]
  408f08:	f022 0203 	bic.w	r2, r2, #3
  408f0c:	4291      	cmp	r1, r2
  408f0e:	d202      	bcs.n	408f16 <_malloc_r+0x392>
  408f10:	689b      	ldr	r3, [r3, #8]
  408f12:	4298      	cmp	r0, r3
  408f14:	d1f7      	bne.n	408f06 <_malloc_r+0x382>
  408f16:	68d9      	ldr	r1, [r3, #12]
  408f18:	687a      	ldr	r2, [r7, #4]
  408f1a:	60e1      	str	r1, [r4, #12]
  408f1c:	60a3      	str	r3, [r4, #8]
  408f1e:	608c      	str	r4, [r1, #8]
  408f20:	60dc      	str	r4, [r3, #12]
  408f22:	e6b6      	b.n	408c92 <_malloc_r+0x10e>
  408f24:	f045 0701 	orr.w	r7, r5, #1
  408f28:	f042 0101 	orr.w	r1, r2, #1
  408f2c:	4425      	add	r5, r4
  408f2e:	6067      	str	r7, [r4, #4]
  408f30:	4630      	mov	r0, r6
  408f32:	615d      	str	r5, [r3, #20]
  408f34:	611d      	str	r5, [r3, #16]
  408f36:	f8c5 e00c 	str.w	lr, [r5, #12]
  408f3a:	f8c5 e008 	str.w	lr, [r5, #8]
  408f3e:	6069      	str	r1, [r5, #4]
  408f40:	50aa      	str	r2, [r5, r2]
  408f42:	3408      	adds	r4, #8
  408f44:	f000 f9e2 	bl	40930c <__malloc_unlock>
  408f48:	e648      	b.n	408bdc <_malloc_r+0x58>
  408f4a:	685a      	ldr	r2, [r3, #4]
  408f4c:	e6a1      	b.n	408c92 <_malloc_r+0x10e>
  408f4e:	f109 0901 	add.w	r9, r9, #1
  408f52:	f019 0f03 	tst.w	r9, #3
  408f56:	f104 0408 	add.w	r4, r4, #8
  408f5a:	f47f aead 	bne.w	408cb8 <_malloc_r+0x134>
  408f5e:	e02d      	b.n	408fbc <_malloc_r+0x438>
  408f60:	f104 0308 	add.w	r3, r4, #8
  408f64:	6964      	ldr	r4, [r4, #20]
  408f66:	42a3      	cmp	r3, r4
  408f68:	bf08      	it	eq
  408f6a:	f10c 0c02 	addeq.w	ip, ip, #2
  408f6e:	f43f ae67 	beq.w	408c40 <_malloc_r+0xbc>
  408f72:	e623      	b.n	408bbc <_malloc_r+0x38>
  408f74:	4419      	add	r1, r3
  408f76:	6848      	ldr	r0, [r1, #4]
  408f78:	461c      	mov	r4, r3
  408f7a:	f854 2f08 	ldr.w	r2, [r4, #8]!
  408f7e:	68db      	ldr	r3, [r3, #12]
  408f80:	f040 0501 	orr.w	r5, r0, #1
  408f84:	604d      	str	r5, [r1, #4]
  408f86:	4630      	mov	r0, r6
  408f88:	60d3      	str	r3, [r2, #12]
  408f8a:	609a      	str	r2, [r3, #8]
  408f8c:	f000 f9be 	bl	40930c <__malloc_unlock>
  408f90:	e624      	b.n	408bdc <_malloc_r+0x58>
  408f92:	f10c 0c5b 	add.w	ip, ip, #91	; 0x5b
  408f96:	ea4f 014c 	mov.w	r1, ip, lsl #1
  408f9a:	e63b      	b.n	408c14 <_malloc_r+0x90>
  408f9c:	098a      	lsrs	r2, r1, #6
  408f9e:	3238      	adds	r2, #56	; 0x38
  408fa0:	0050      	lsls	r0, r2, #1
  408fa2:	e7a8      	b.n	408ef6 <_malloc_r+0x372>
  408fa4:	42bc      	cmp	r4, r7
  408fa6:	f43f af02 	beq.w	408dae <_malloc_r+0x22a>
  408faa:	68bc      	ldr	r4, [r7, #8]
  408fac:	6862      	ldr	r2, [r4, #4]
  408fae:	f022 0203 	bic.w	r2, r2, #3
  408fb2:	e761      	b.n	408e78 <_malloc_r+0x2f4>
  408fb4:	f8d8 8000 	ldr.w	r8, [r8]
  408fb8:	4598      	cmp	r8, r3
  408fba:	d17a      	bne.n	4090b2 <_malloc_r+0x52e>
  408fbc:	f01c 0f03 	tst.w	ip, #3
  408fc0:	f1a8 0308 	sub.w	r3, r8, #8
  408fc4:	f10c 3cff 	add.w	ip, ip, #4294967295
  408fc8:	d1f4      	bne.n	408fb4 <_malloc_r+0x430>
  408fca:	687b      	ldr	r3, [r7, #4]
  408fcc:	ea23 0300 	bic.w	r3, r3, r0
  408fd0:	607b      	str	r3, [r7, #4]
  408fd2:	0040      	lsls	r0, r0, #1
  408fd4:	4298      	cmp	r0, r3
  408fd6:	f63f aebe 	bhi.w	408d56 <_malloc_r+0x1d2>
  408fda:	2800      	cmp	r0, #0
  408fdc:	f43f aebb 	beq.w	408d56 <_malloc_r+0x1d2>
  408fe0:	4203      	tst	r3, r0
  408fe2:	46cc      	mov	ip, r9
  408fe4:	f47f ae64 	bne.w	408cb0 <_malloc_r+0x12c>
  408fe8:	0040      	lsls	r0, r0, #1
  408fea:	4203      	tst	r3, r0
  408fec:	f10c 0c04 	add.w	ip, ip, #4
  408ff0:	d0fa      	beq.n	408fe8 <_malloc_r+0x464>
  408ff2:	e65d      	b.n	408cb0 <_malloc_r+0x12c>
  408ff4:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
  408ff8:	d819      	bhi.n	40902e <_malloc_r+0x4aa>
  408ffa:	ea4f 3cd5 	mov.w	ip, r5, lsr #15
  408ffe:	f10c 0c77 	add.w	ip, ip, #119	; 0x77
  409002:	ea4f 014c 	mov.w	r1, ip, lsl #1
  409006:	e605      	b.n	408c14 <_malloc_r+0x90>
  409008:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  40900c:	e6ee      	b.n	408dec <_malloc_r+0x268>
  40900e:	2301      	movs	r3, #1
  409010:	f8c8 3004 	str.w	r3, [r8, #4]
  409014:	4644      	mov	r4, r8
  409016:	2200      	movs	r2, #0
  409018:	e72e      	b.n	408e78 <_malloc_r+0x2f4>
  40901a:	1092      	asrs	r2, r2, #2
  40901c:	2001      	movs	r0, #1
  40901e:	4090      	lsls	r0, r2
  409020:	f8d8 2004 	ldr.w	r2, [r8, #4]
  409024:	4619      	mov	r1, r3
  409026:	4302      	orrs	r2, r0
  409028:	f8c8 2004 	str.w	r2, [r8, #4]
  40902c:	e775      	b.n	408f1a <_malloc_r+0x396>
  40902e:	f240 5354 	movw	r3, #1364	; 0x554
  409032:	459c      	cmp	ip, r3
  409034:	d81b      	bhi.n	40906e <_malloc_r+0x4ea>
  409036:	ea4f 4c95 	mov.w	ip, r5, lsr #18
  40903a:	f10c 0c7c 	add.w	ip, ip, #124	; 0x7c
  40903e:	ea4f 014c 	mov.w	r1, ip, lsl #1
  409042:	e5e7      	b.n	408c14 <_malloc_r+0x90>
  409044:	f10a 0a10 	add.w	sl, sl, #16
  409048:	e6a3      	b.n	408d92 <_malloc_r+0x20e>
  40904a:	2b54      	cmp	r3, #84	; 0x54
  40904c:	d81f      	bhi.n	40908e <_malloc_r+0x50a>
  40904e:	0b0a      	lsrs	r2, r1, #12
  409050:	326e      	adds	r2, #110	; 0x6e
  409052:	0050      	lsls	r0, r2, #1
  409054:	e74f      	b.n	408ef6 <_malloc_r+0x372>
  409056:	f3cb 010b 	ubfx	r1, fp, #0, #12
  40905a:	2900      	cmp	r1, #0
  40905c:	f47f aeb1 	bne.w	408dc2 <_malloc_r+0x23e>
  409060:	eb0a 0109 	add.w	r1, sl, r9
  409064:	68ba      	ldr	r2, [r7, #8]
  409066:	f041 0101 	orr.w	r1, r1, #1
  40906a:	6051      	str	r1, [r2, #4]
  40906c:	e6f6      	b.n	408e5c <_malloc_r+0x2d8>
  40906e:	21fc      	movs	r1, #252	; 0xfc
  409070:	f04f 0c7e 	mov.w	ip, #126	; 0x7e
  409074:	e5ce      	b.n	408c14 <_malloc_r+0x90>
  409076:	2201      	movs	r2, #1
  409078:	f04f 0a00 	mov.w	sl, #0
  40907c:	e6cb      	b.n	408e16 <_malloc_r+0x292>
  40907e:	f104 0108 	add.w	r1, r4, #8
  409082:	4630      	mov	r0, r6
  409084:	f7fe fecc 	bl	407e20 <_free_r>
  409088:	f8da 3000 	ldr.w	r3, [sl]
  40908c:	e6e6      	b.n	408e5c <_malloc_r+0x2d8>
  40908e:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  409092:	d803      	bhi.n	40909c <_malloc_r+0x518>
  409094:	0bca      	lsrs	r2, r1, #15
  409096:	3277      	adds	r2, #119	; 0x77
  409098:	0050      	lsls	r0, r2, #1
  40909a:	e72c      	b.n	408ef6 <_malloc_r+0x372>
  40909c:	f240 5254 	movw	r2, #1364	; 0x554
  4090a0:	4293      	cmp	r3, r2
  4090a2:	d803      	bhi.n	4090ac <_malloc_r+0x528>
  4090a4:	0c8a      	lsrs	r2, r1, #18
  4090a6:	327c      	adds	r2, #124	; 0x7c
  4090a8:	0050      	lsls	r0, r2, #1
  4090aa:	e724      	b.n	408ef6 <_malloc_r+0x372>
  4090ac:	20fc      	movs	r0, #252	; 0xfc
  4090ae:	227e      	movs	r2, #126	; 0x7e
  4090b0:	e721      	b.n	408ef6 <_malloc_r+0x372>
  4090b2:	687b      	ldr	r3, [r7, #4]
  4090b4:	e78d      	b.n	408fd2 <_malloc_r+0x44e>
  4090b6:	bf00      	nop
  4090b8:	20000590 	.word	0x20000590

004090bc <memchr>:
  4090bc:	0783      	lsls	r3, r0, #30
  4090be:	b470      	push	{r4, r5, r6}
  4090c0:	b2c9      	uxtb	r1, r1
  4090c2:	d040      	beq.n	409146 <memchr+0x8a>
  4090c4:	1e54      	subs	r4, r2, #1
  4090c6:	b32a      	cbz	r2, 409114 <memchr+0x58>
  4090c8:	7803      	ldrb	r3, [r0, #0]
  4090ca:	428b      	cmp	r3, r1
  4090cc:	d023      	beq.n	409116 <memchr+0x5a>
  4090ce:	1c43      	adds	r3, r0, #1
  4090d0:	e004      	b.n	4090dc <memchr+0x20>
  4090d2:	b1fc      	cbz	r4, 409114 <memchr+0x58>
  4090d4:	7805      	ldrb	r5, [r0, #0]
  4090d6:	4614      	mov	r4, r2
  4090d8:	428d      	cmp	r5, r1
  4090da:	d01c      	beq.n	409116 <memchr+0x5a>
  4090dc:	f013 0f03 	tst.w	r3, #3
  4090e0:	4618      	mov	r0, r3
  4090e2:	f104 32ff 	add.w	r2, r4, #4294967295
  4090e6:	f103 0301 	add.w	r3, r3, #1
  4090ea:	d1f2      	bne.n	4090d2 <memchr+0x16>
  4090ec:	2c03      	cmp	r4, #3
  4090ee:	d814      	bhi.n	40911a <memchr+0x5e>
  4090f0:	1e65      	subs	r5, r4, #1
  4090f2:	b354      	cbz	r4, 40914a <memchr+0x8e>
  4090f4:	7803      	ldrb	r3, [r0, #0]
  4090f6:	428b      	cmp	r3, r1
  4090f8:	d00d      	beq.n	409116 <memchr+0x5a>
  4090fa:	1c42      	adds	r2, r0, #1
  4090fc:	2300      	movs	r3, #0
  4090fe:	e002      	b.n	409106 <memchr+0x4a>
  409100:	7804      	ldrb	r4, [r0, #0]
  409102:	428c      	cmp	r4, r1
  409104:	d007      	beq.n	409116 <memchr+0x5a>
  409106:	42ab      	cmp	r3, r5
  409108:	4610      	mov	r0, r2
  40910a:	f103 0301 	add.w	r3, r3, #1
  40910e:	f102 0201 	add.w	r2, r2, #1
  409112:	d1f5      	bne.n	409100 <memchr+0x44>
  409114:	2000      	movs	r0, #0
  409116:	bc70      	pop	{r4, r5, r6}
  409118:	4770      	bx	lr
  40911a:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
  40911e:	4603      	mov	r3, r0
  409120:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
  409124:	681a      	ldr	r2, [r3, #0]
  409126:	4618      	mov	r0, r3
  409128:	4072      	eors	r2, r6
  40912a:	f1a2 3501 	sub.w	r5, r2, #16843009	; 0x1010101
  40912e:	ea25 0202 	bic.w	r2, r5, r2
  409132:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  409136:	f103 0304 	add.w	r3, r3, #4
  40913a:	d1d9      	bne.n	4090f0 <memchr+0x34>
  40913c:	3c04      	subs	r4, #4
  40913e:	2c03      	cmp	r4, #3
  409140:	4618      	mov	r0, r3
  409142:	d8ef      	bhi.n	409124 <memchr+0x68>
  409144:	e7d4      	b.n	4090f0 <memchr+0x34>
  409146:	4614      	mov	r4, r2
  409148:	e7d0      	b.n	4090ec <memchr+0x30>
  40914a:	4620      	mov	r0, r4
  40914c:	e7e3      	b.n	409116 <memchr+0x5a>
  40914e:	bf00      	nop

00409150 <memcpy>:
  409150:	4684      	mov	ip, r0
  409152:	ea41 0300 	orr.w	r3, r1, r0
  409156:	f013 0303 	ands.w	r3, r3, #3
  40915a:	d149      	bne.n	4091f0 <memcpy+0xa0>
  40915c:	3a40      	subs	r2, #64	; 0x40
  40915e:	d323      	bcc.n	4091a8 <memcpy+0x58>
  409160:	680b      	ldr	r3, [r1, #0]
  409162:	6003      	str	r3, [r0, #0]
  409164:	684b      	ldr	r3, [r1, #4]
  409166:	6043      	str	r3, [r0, #4]
  409168:	688b      	ldr	r3, [r1, #8]
  40916a:	6083      	str	r3, [r0, #8]
  40916c:	68cb      	ldr	r3, [r1, #12]
  40916e:	60c3      	str	r3, [r0, #12]
  409170:	690b      	ldr	r3, [r1, #16]
  409172:	6103      	str	r3, [r0, #16]
  409174:	694b      	ldr	r3, [r1, #20]
  409176:	6143      	str	r3, [r0, #20]
  409178:	698b      	ldr	r3, [r1, #24]
  40917a:	6183      	str	r3, [r0, #24]
  40917c:	69cb      	ldr	r3, [r1, #28]
  40917e:	61c3      	str	r3, [r0, #28]
  409180:	6a0b      	ldr	r3, [r1, #32]
  409182:	6203      	str	r3, [r0, #32]
  409184:	6a4b      	ldr	r3, [r1, #36]	; 0x24
  409186:	6243      	str	r3, [r0, #36]	; 0x24
  409188:	6a8b      	ldr	r3, [r1, #40]	; 0x28
  40918a:	6283      	str	r3, [r0, #40]	; 0x28
  40918c:	6acb      	ldr	r3, [r1, #44]	; 0x2c
  40918e:	62c3      	str	r3, [r0, #44]	; 0x2c
  409190:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  409192:	6303      	str	r3, [r0, #48]	; 0x30
  409194:	6b4b      	ldr	r3, [r1, #52]	; 0x34
  409196:	6343      	str	r3, [r0, #52]	; 0x34
  409198:	6b8b      	ldr	r3, [r1, #56]	; 0x38
  40919a:	6383      	str	r3, [r0, #56]	; 0x38
  40919c:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
  40919e:	63c3      	str	r3, [r0, #60]	; 0x3c
  4091a0:	3040      	adds	r0, #64	; 0x40
  4091a2:	3140      	adds	r1, #64	; 0x40
  4091a4:	3a40      	subs	r2, #64	; 0x40
  4091a6:	d2db      	bcs.n	409160 <memcpy+0x10>
  4091a8:	3230      	adds	r2, #48	; 0x30
  4091aa:	d30b      	bcc.n	4091c4 <memcpy+0x74>
  4091ac:	680b      	ldr	r3, [r1, #0]
  4091ae:	6003      	str	r3, [r0, #0]
  4091b0:	684b      	ldr	r3, [r1, #4]
  4091b2:	6043      	str	r3, [r0, #4]
  4091b4:	688b      	ldr	r3, [r1, #8]
  4091b6:	6083      	str	r3, [r0, #8]
  4091b8:	68cb      	ldr	r3, [r1, #12]
  4091ba:	60c3      	str	r3, [r0, #12]
  4091bc:	3010      	adds	r0, #16
  4091be:	3110      	adds	r1, #16
  4091c0:	3a10      	subs	r2, #16
  4091c2:	d2f3      	bcs.n	4091ac <memcpy+0x5c>
  4091c4:	320c      	adds	r2, #12
  4091c6:	d305      	bcc.n	4091d4 <memcpy+0x84>
  4091c8:	f851 3b04 	ldr.w	r3, [r1], #4
  4091cc:	f840 3b04 	str.w	r3, [r0], #4
  4091d0:	3a04      	subs	r2, #4
  4091d2:	d2f9      	bcs.n	4091c8 <memcpy+0x78>
  4091d4:	3204      	adds	r2, #4
  4091d6:	d008      	beq.n	4091ea <memcpy+0x9a>
  4091d8:	07d2      	lsls	r2, r2, #31
  4091da:	bf1c      	itt	ne
  4091dc:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4091e0:	f800 3b01 	strbne.w	r3, [r0], #1
  4091e4:	d301      	bcc.n	4091ea <memcpy+0x9a>
  4091e6:	880b      	ldrh	r3, [r1, #0]
  4091e8:	8003      	strh	r3, [r0, #0]
  4091ea:	4660      	mov	r0, ip
  4091ec:	4770      	bx	lr
  4091ee:	bf00      	nop
  4091f0:	2a08      	cmp	r2, #8
  4091f2:	d313      	bcc.n	40921c <memcpy+0xcc>
  4091f4:	078b      	lsls	r3, r1, #30
  4091f6:	d0b1      	beq.n	40915c <memcpy+0xc>
  4091f8:	f010 0303 	ands.w	r3, r0, #3
  4091fc:	d0ae      	beq.n	40915c <memcpy+0xc>
  4091fe:	f1c3 0304 	rsb	r3, r3, #4
  409202:	1ad2      	subs	r2, r2, r3
  409204:	07db      	lsls	r3, r3, #31
  409206:	bf1c      	itt	ne
  409208:	f811 3b01 	ldrbne.w	r3, [r1], #1
  40920c:	f800 3b01 	strbne.w	r3, [r0], #1
  409210:	d3a4      	bcc.n	40915c <memcpy+0xc>
  409212:	f831 3b02 	ldrh.w	r3, [r1], #2
  409216:	f820 3b02 	strh.w	r3, [r0], #2
  40921a:	e79f      	b.n	40915c <memcpy+0xc>
  40921c:	3a04      	subs	r2, #4
  40921e:	d3d9      	bcc.n	4091d4 <memcpy+0x84>
  409220:	3a01      	subs	r2, #1
  409222:	f811 3b01 	ldrb.w	r3, [r1], #1
  409226:	f800 3b01 	strb.w	r3, [r0], #1
  40922a:	d2f9      	bcs.n	409220 <memcpy+0xd0>
  40922c:	780b      	ldrb	r3, [r1, #0]
  40922e:	7003      	strb	r3, [r0, #0]
  409230:	784b      	ldrb	r3, [r1, #1]
  409232:	7043      	strb	r3, [r0, #1]
  409234:	788b      	ldrb	r3, [r1, #2]
  409236:	7083      	strb	r3, [r0, #2]
  409238:	4660      	mov	r0, ip
  40923a:	4770      	bx	lr

0040923c <memmove>:
  40923c:	4288      	cmp	r0, r1
  40923e:	b4f0      	push	{r4, r5, r6, r7}
  409240:	d910      	bls.n	409264 <memmove+0x28>
  409242:	188c      	adds	r4, r1, r2
  409244:	42a0      	cmp	r0, r4
  409246:	d20d      	bcs.n	409264 <memmove+0x28>
  409248:	1885      	adds	r5, r0, r2
  40924a:	1e53      	subs	r3, r2, #1
  40924c:	b142      	cbz	r2, 409260 <memmove+0x24>
  40924e:	4621      	mov	r1, r4
  409250:	462a      	mov	r2, r5
  409252:	f811 4d01 	ldrb.w	r4, [r1, #-1]!
  409256:	3b01      	subs	r3, #1
  409258:	f802 4d01 	strb.w	r4, [r2, #-1]!
  40925c:	1c5c      	adds	r4, r3, #1
  40925e:	d1f8      	bne.n	409252 <memmove+0x16>
  409260:	bcf0      	pop	{r4, r5, r6, r7}
  409262:	4770      	bx	lr
  409264:	2a0f      	cmp	r2, #15
  409266:	d944      	bls.n	4092f2 <memmove+0xb6>
  409268:	ea40 0301 	orr.w	r3, r0, r1
  40926c:	079b      	lsls	r3, r3, #30
  40926e:	d144      	bne.n	4092fa <memmove+0xbe>
  409270:	f1a2 0710 	sub.w	r7, r2, #16
  409274:	093f      	lsrs	r7, r7, #4
  409276:	eb00 1607 	add.w	r6, r0, r7, lsl #4
  40927a:	3610      	adds	r6, #16
  40927c:	460c      	mov	r4, r1
  40927e:	4603      	mov	r3, r0
  409280:	6825      	ldr	r5, [r4, #0]
  409282:	3310      	adds	r3, #16
  409284:	f843 5c10 	str.w	r5, [r3, #-16]
  409288:	6865      	ldr	r5, [r4, #4]
  40928a:	3410      	adds	r4, #16
  40928c:	f843 5c0c 	str.w	r5, [r3, #-12]
  409290:	f854 5c08 	ldr.w	r5, [r4, #-8]
  409294:	f843 5c08 	str.w	r5, [r3, #-8]
  409298:	f854 5c04 	ldr.w	r5, [r4, #-4]
  40929c:	f843 5c04 	str.w	r5, [r3, #-4]
  4092a0:	42b3      	cmp	r3, r6
  4092a2:	d1ed      	bne.n	409280 <memmove+0x44>
  4092a4:	1c7b      	adds	r3, r7, #1
  4092a6:	f002 0c0f 	and.w	ip, r2, #15
  4092aa:	011b      	lsls	r3, r3, #4
  4092ac:	f1bc 0f03 	cmp.w	ip, #3
  4092b0:	4419      	add	r1, r3
  4092b2:	4403      	add	r3, r0
  4092b4:	d923      	bls.n	4092fe <memmove+0xc2>
  4092b6:	460e      	mov	r6, r1
  4092b8:	461d      	mov	r5, r3
  4092ba:	4664      	mov	r4, ip
  4092bc:	f856 7b04 	ldr.w	r7, [r6], #4
  4092c0:	3c04      	subs	r4, #4
  4092c2:	2c03      	cmp	r4, #3
  4092c4:	f845 7b04 	str.w	r7, [r5], #4
  4092c8:	d8f8      	bhi.n	4092bc <memmove+0x80>
  4092ca:	f1ac 0404 	sub.w	r4, ip, #4
  4092ce:	f024 0403 	bic.w	r4, r4, #3
  4092d2:	3404      	adds	r4, #4
  4092d4:	f002 0203 	and.w	r2, r2, #3
  4092d8:	4423      	add	r3, r4
  4092da:	4421      	add	r1, r4
  4092dc:	2a00      	cmp	r2, #0
  4092de:	d0bf      	beq.n	409260 <memmove+0x24>
  4092e0:	441a      	add	r2, r3
  4092e2:	f811 4b01 	ldrb.w	r4, [r1], #1
  4092e6:	f803 4b01 	strb.w	r4, [r3], #1
  4092ea:	4293      	cmp	r3, r2
  4092ec:	d1f9      	bne.n	4092e2 <memmove+0xa6>
  4092ee:	bcf0      	pop	{r4, r5, r6, r7}
  4092f0:	4770      	bx	lr
  4092f2:	4603      	mov	r3, r0
  4092f4:	2a00      	cmp	r2, #0
  4092f6:	d1f3      	bne.n	4092e0 <memmove+0xa4>
  4092f8:	e7b2      	b.n	409260 <memmove+0x24>
  4092fa:	4603      	mov	r3, r0
  4092fc:	e7f0      	b.n	4092e0 <memmove+0xa4>
  4092fe:	4662      	mov	r2, ip
  409300:	2a00      	cmp	r2, #0
  409302:	d1ed      	bne.n	4092e0 <memmove+0xa4>
  409304:	e7ac      	b.n	409260 <memmove+0x24>
  409306:	bf00      	nop

00409308 <__malloc_lock>:
  409308:	4770      	bx	lr
  40930a:	bf00      	nop

0040930c <__malloc_unlock>:
  40930c:	4770      	bx	lr
  40930e:	bf00      	nop

00409310 <_Balloc>:
  409310:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
  409312:	b570      	push	{r4, r5, r6, lr}
  409314:	4605      	mov	r5, r0
  409316:	460c      	mov	r4, r1
  409318:	b14a      	cbz	r2, 40932e <_Balloc+0x1e>
  40931a:	f852 0024 	ldr.w	r0, [r2, r4, lsl #2]
  40931e:	b180      	cbz	r0, 409342 <_Balloc+0x32>
  409320:	6801      	ldr	r1, [r0, #0]
  409322:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
  409326:	2200      	movs	r2, #0
  409328:	6102      	str	r2, [r0, #16]
  40932a:	60c2      	str	r2, [r0, #12]
  40932c:	bd70      	pop	{r4, r5, r6, pc}
  40932e:	2221      	movs	r2, #33	; 0x21
  409330:	2104      	movs	r1, #4
  409332:	f001 f897 	bl	40a464 <_calloc_r>
  409336:	64e8      	str	r0, [r5, #76]	; 0x4c
  409338:	4602      	mov	r2, r0
  40933a:	2800      	cmp	r0, #0
  40933c:	d1ed      	bne.n	40931a <_Balloc+0xa>
  40933e:	2000      	movs	r0, #0
  409340:	bd70      	pop	{r4, r5, r6, pc}
  409342:	2101      	movs	r1, #1
  409344:	fa01 f604 	lsl.w	r6, r1, r4
  409348:	1d72      	adds	r2, r6, #5
  40934a:	4628      	mov	r0, r5
  40934c:	0092      	lsls	r2, r2, #2
  40934e:	f001 f889 	bl	40a464 <_calloc_r>
  409352:	2800      	cmp	r0, #0
  409354:	d0f3      	beq.n	40933e <_Balloc+0x2e>
  409356:	6044      	str	r4, [r0, #4]
  409358:	6086      	str	r6, [r0, #8]
  40935a:	e7e4      	b.n	409326 <_Balloc+0x16>

0040935c <_Bfree>:
  40935c:	b131      	cbz	r1, 40936c <_Bfree+0x10>
  40935e:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  409360:	684a      	ldr	r2, [r1, #4]
  409362:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  409366:	6008      	str	r0, [r1, #0]
  409368:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  40936c:	4770      	bx	lr
  40936e:	bf00      	nop

00409370 <__multadd>:
  409370:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  409374:	690f      	ldr	r7, [r1, #16]
  409376:	b083      	sub	sp, #12
  409378:	4688      	mov	r8, r1
  40937a:	4681      	mov	r9, r0
  40937c:	f101 0514 	add.w	r5, r1, #20
  409380:	2400      	movs	r4, #0
  409382:	682e      	ldr	r6, [r5, #0]
  409384:	3401      	adds	r4, #1
  409386:	b2b1      	uxth	r1, r6
  409388:	0c36      	lsrs	r6, r6, #16
  40938a:	fb02 3301 	mla	r3, r2, r1, r3
  40938e:	fb02 f606 	mul.w	r6, r2, r6
  409392:	b299      	uxth	r1, r3
  409394:	eb06 4313 	add.w	r3, r6, r3, lsr #16
  409398:	eb01 4103 	add.w	r1, r1, r3, lsl #16
  40939c:	42a7      	cmp	r7, r4
  40939e:	f845 1b04 	str.w	r1, [r5], #4
  4093a2:	ea4f 4313 	mov.w	r3, r3, lsr #16
  4093a6:	dcec      	bgt.n	409382 <__multadd+0x12>
  4093a8:	b14b      	cbz	r3, 4093be <__multadd+0x4e>
  4093aa:	f8d8 2008 	ldr.w	r2, [r8, #8]
  4093ae:	4297      	cmp	r7, r2
  4093b0:	da09      	bge.n	4093c6 <__multadd+0x56>
  4093b2:	eb08 0287 	add.w	r2, r8, r7, lsl #2
  4093b6:	3701      	adds	r7, #1
  4093b8:	6153      	str	r3, [r2, #20]
  4093ba:	f8c8 7010 	str.w	r7, [r8, #16]
  4093be:	4640      	mov	r0, r8
  4093c0:	b003      	add	sp, #12
  4093c2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4093c6:	f8d8 1004 	ldr.w	r1, [r8, #4]
  4093ca:	4648      	mov	r0, r9
  4093cc:	3101      	adds	r1, #1
  4093ce:	9301      	str	r3, [sp, #4]
  4093d0:	f7ff ff9e 	bl	409310 <_Balloc>
  4093d4:	f8d8 2010 	ldr.w	r2, [r8, #16]
  4093d8:	f108 010c 	add.w	r1, r8, #12
  4093dc:	3202      	adds	r2, #2
  4093de:	4604      	mov	r4, r0
  4093e0:	0092      	lsls	r2, r2, #2
  4093e2:	300c      	adds	r0, #12
  4093e4:	f7ff feb4 	bl	409150 <memcpy>
  4093e8:	f8d9 204c 	ldr.w	r2, [r9, #76]	; 0x4c
  4093ec:	f8d8 1004 	ldr.w	r1, [r8, #4]
  4093f0:	9b01      	ldr	r3, [sp, #4]
  4093f2:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  4093f6:	f8c8 0000 	str.w	r0, [r8]
  4093fa:	f842 8021 	str.w	r8, [r2, r1, lsl #2]
  4093fe:	46a0      	mov	r8, r4
  409400:	e7d7      	b.n	4093b2 <__multadd+0x42>
  409402:	bf00      	nop

00409404 <__s2b>:
  409404:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  409408:	4699      	mov	r9, r3
  40940a:	4b23      	ldr	r3, [pc, #140]	; (409498 <__s2b+0x94>)
  40940c:	f109 0408 	add.w	r4, r9, #8
  409410:	fb83 5304 	smull	r5, r3, r3, r4
  409414:	17e4      	asrs	r4, r4, #31
  409416:	ebc4 0363 	rsb	r3, r4, r3, asr #1
  40941a:	2b01      	cmp	r3, #1
  40941c:	4607      	mov	r7, r0
  40941e:	460c      	mov	r4, r1
  409420:	4690      	mov	r8, r2
  409422:	9e08      	ldr	r6, [sp, #32]
  409424:	dd35      	ble.n	409492 <__s2b+0x8e>
  409426:	2501      	movs	r5, #1
  409428:	2100      	movs	r1, #0
  40942a:	006d      	lsls	r5, r5, #1
  40942c:	42ab      	cmp	r3, r5
  40942e:	f101 0101 	add.w	r1, r1, #1
  409432:	dcfa      	bgt.n	40942a <__s2b+0x26>
  409434:	4638      	mov	r0, r7
  409436:	f7ff ff6b 	bl	409310 <_Balloc>
  40943a:	2301      	movs	r3, #1
  40943c:	f1b8 0f09 	cmp.w	r8, #9
  409440:	6146      	str	r6, [r0, #20]
  409442:	6103      	str	r3, [r0, #16]
  409444:	dd21      	ble.n	40948a <__s2b+0x86>
  409446:	f104 0609 	add.w	r6, r4, #9
  40944a:	4635      	mov	r5, r6
  40944c:	4444      	add	r4, r8
  40944e:	f815 3b01 	ldrb.w	r3, [r5], #1
  409452:	4601      	mov	r1, r0
  409454:	3b30      	subs	r3, #48	; 0x30
  409456:	4638      	mov	r0, r7
  409458:	220a      	movs	r2, #10
  40945a:	f7ff ff89 	bl	409370 <__multadd>
  40945e:	42a5      	cmp	r5, r4
  409460:	d1f5      	bne.n	40944e <__s2b+0x4a>
  409462:	eb06 0408 	add.w	r4, r6, r8
  409466:	3c08      	subs	r4, #8
  409468:	45c1      	cmp	r9, r8
  40946a:	dd0c      	ble.n	409486 <__s2b+0x82>
  40946c:	ebc8 0809 	rsb	r8, r8, r9
  409470:	44a0      	add	r8, r4
  409472:	f814 3b01 	ldrb.w	r3, [r4], #1
  409476:	4601      	mov	r1, r0
  409478:	3b30      	subs	r3, #48	; 0x30
  40947a:	4638      	mov	r0, r7
  40947c:	220a      	movs	r2, #10
  40947e:	f7ff ff77 	bl	409370 <__multadd>
  409482:	4544      	cmp	r4, r8
  409484:	d1f5      	bne.n	409472 <__s2b+0x6e>
  409486:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40948a:	340a      	adds	r4, #10
  40948c:	f04f 0809 	mov.w	r8, #9
  409490:	e7ea      	b.n	409468 <__s2b+0x64>
  409492:	2100      	movs	r1, #0
  409494:	e7ce      	b.n	409434 <__s2b+0x30>
  409496:	bf00      	nop
  409498:	38e38e39 	.word	0x38e38e39

0040949c <__hi0bits>:
  40949c:	0c03      	lsrs	r3, r0, #16
  40949e:	041b      	lsls	r3, r3, #16
  4094a0:	b9b3      	cbnz	r3, 4094d0 <__hi0bits+0x34>
  4094a2:	0400      	lsls	r0, r0, #16
  4094a4:	2310      	movs	r3, #16
  4094a6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
  4094aa:	bf04      	itt	eq
  4094ac:	0200      	lsleq	r0, r0, #8
  4094ae:	3308      	addeq	r3, #8
  4094b0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
  4094b4:	bf04      	itt	eq
  4094b6:	0100      	lsleq	r0, r0, #4
  4094b8:	3304      	addeq	r3, #4
  4094ba:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
  4094be:	bf04      	itt	eq
  4094c0:	0080      	lsleq	r0, r0, #2
  4094c2:	3302      	addeq	r3, #2
  4094c4:	2800      	cmp	r0, #0
  4094c6:	db07      	blt.n	4094d8 <__hi0bits+0x3c>
  4094c8:	0042      	lsls	r2, r0, #1
  4094ca:	d403      	bmi.n	4094d4 <__hi0bits+0x38>
  4094cc:	2020      	movs	r0, #32
  4094ce:	4770      	bx	lr
  4094d0:	2300      	movs	r3, #0
  4094d2:	e7e8      	b.n	4094a6 <__hi0bits+0xa>
  4094d4:	1c58      	adds	r0, r3, #1
  4094d6:	4770      	bx	lr
  4094d8:	4618      	mov	r0, r3
  4094da:	4770      	bx	lr

004094dc <__lo0bits>:
  4094dc:	6803      	ldr	r3, [r0, #0]
  4094de:	f013 0207 	ands.w	r2, r3, #7
  4094e2:	d007      	beq.n	4094f4 <__lo0bits+0x18>
  4094e4:	07d9      	lsls	r1, r3, #31
  4094e6:	d420      	bmi.n	40952a <__lo0bits+0x4e>
  4094e8:	079a      	lsls	r2, r3, #30
  4094ea:	d420      	bmi.n	40952e <__lo0bits+0x52>
  4094ec:	089b      	lsrs	r3, r3, #2
  4094ee:	6003      	str	r3, [r0, #0]
  4094f0:	2002      	movs	r0, #2
  4094f2:	4770      	bx	lr
  4094f4:	b299      	uxth	r1, r3
  4094f6:	b909      	cbnz	r1, 4094fc <__lo0bits+0x20>
  4094f8:	0c1b      	lsrs	r3, r3, #16
  4094fa:	2210      	movs	r2, #16
  4094fc:	f013 0fff 	tst.w	r3, #255	; 0xff
  409500:	bf04      	itt	eq
  409502:	0a1b      	lsreq	r3, r3, #8
  409504:	3208      	addeq	r2, #8
  409506:	0719      	lsls	r1, r3, #28
  409508:	bf04      	itt	eq
  40950a:	091b      	lsreq	r3, r3, #4
  40950c:	3204      	addeq	r2, #4
  40950e:	0799      	lsls	r1, r3, #30
  409510:	bf04      	itt	eq
  409512:	089b      	lsreq	r3, r3, #2
  409514:	3202      	addeq	r2, #2
  409516:	07d9      	lsls	r1, r3, #31
  409518:	d404      	bmi.n	409524 <__lo0bits+0x48>
  40951a:	085b      	lsrs	r3, r3, #1
  40951c:	d101      	bne.n	409522 <__lo0bits+0x46>
  40951e:	2020      	movs	r0, #32
  409520:	4770      	bx	lr
  409522:	3201      	adds	r2, #1
  409524:	6003      	str	r3, [r0, #0]
  409526:	4610      	mov	r0, r2
  409528:	4770      	bx	lr
  40952a:	2000      	movs	r0, #0
  40952c:	4770      	bx	lr
  40952e:	085b      	lsrs	r3, r3, #1
  409530:	6003      	str	r3, [r0, #0]
  409532:	2001      	movs	r0, #1
  409534:	4770      	bx	lr
  409536:	bf00      	nop

00409538 <__i2b>:
  409538:	b510      	push	{r4, lr}
  40953a:	460c      	mov	r4, r1
  40953c:	2101      	movs	r1, #1
  40953e:	f7ff fee7 	bl	409310 <_Balloc>
  409542:	2201      	movs	r2, #1
  409544:	6144      	str	r4, [r0, #20]
  409546:	6102      	str	r2, [r0, #16]
  409548:	bd10      	pop	{r4, pc}
  40954a:	bf00      	nop

0040954c <__multiply>:
  40954c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  409550:	690d      	ldr	r5, [r1, #16]
  409552:	f8d2 9010 	ldr.w	r9, [r2, #16]
  409556:	b085      	sub	sp, #20
  409558:	454d      	cmp	r5, r9
  40955a:	460c      	mov	r4, r1
  40955c:	4692      	mov	sl, r2
  40955e:	da04      	bge.n	40956a <__multiply+0x1e>
  409560:	462a      	mov	r2, r5
  409562:	4654      	mov	r4, sl
  409564:	464d      	mov	r5, r9
  409566:	468a      	mov	sl, r1
  409568:	4691      	mov	r9, r2
  40956a:	68a3      	ldr	r3, [r4, #8]
  40956c:	eb05 0709 	add.w	r7, r5, r9
  409570:	6861      	ldr	r1, [r4, #4]
  409572:	429f      	cmp	r7, r3
  409574:	bfc8      	it	gt
  409576:	3101      	addgt	r1, #1
  409578:	f7ff feca 	bl	409310 <_Balloc>
  40957c:	f100 0614 	add.w	r6, r0, #20
  409580:	eb06 0887 	add.w	r8, r6, r7, lsl #2
  409584:	4546      	cmp	r6, r8
  409586:	9001      	str	r0, [sp, #4]
  409588:	d205      	bcs.n	409596 <__multiply+0x4a>
  40958a:	4633      	mov	r3, r6
  40958c:	2000      	movs	r0, #0
  40958e:	f843 0b04 	str.w	r0, [r3], #4
  409592:	4598      	cmp	r8, r3
  409594:	d8fb      	bhi.n	40958e <__multiply+0x42>
  409596:	f10a 0c14 	add.w	ip, sl, #20
  40959a:	eb0c 0989 	add.w	r9, ip, r9, lsl #2
  40959e:	3414      	adds	r4, #20
  4095a0:	45cc      	cmp	ip, r9
  4095a2:	9400      	str	r4, [sp, #0]
  4095a4:	eb04 0585 	add.w	r5, r4, r5, lsl #2
  4095a8:	d25b      	bcs.n	409662 <__multiply+0x116>
  4095aa:	f8cd 8008 	str.w	r8, [sp, #8]
  4095ae:	9703      	str	r7, [sp, #12]
  4095b0:	46c8      	mov	r8, r9
  4095b2:	f85c 3b04 	ldr.w	r3, [ip], #4
  4095b6:	b29c      	uxth	r4, r3
  4095b8:	b324      	cbz	r4, 409604 <__multiply+0xb8>
  4095ba:	9a00      	ldr	r2, [sp, #0]
  4095bc:	4633      	mov	r3, r6
  4095be:	f04f 0900 	mov.w	r9, #0
  4095c2:	e000      	b.n	4095c6 <__multiply+0x7a>
  4095c4:	460b      	mov	r3, r1
  4095c6:	f852 7b04 	ldr.w	r7, [r2], #4
  4095ca:	6819      	ldr	r1, [r3, #0]
  4095cc:	fa1f fb87 	uxth.w	fp, r7
  4095d0:	fa1f fa81 	uxth.w	sl, r1
  4095d4:	0c38      	lsrs	r0, r7, #16
  4095d6:	0c09      	lsrs	r1, r1, #16
  4095d8:	fb04 aa0b 	mla	sl, r4, fp, sl
  4095dc:	fb04 1000 	mla	r0, r4, r0, r1
  4095e0:	44d1      	add	r9, sl
  4095e2:	eb00 4019 	add.w	r0, r0, r9, lsr #16
  4095e6:	fa1f f989 	uxth.w	r9, r9
  4095ea:	ea49 4700 	orr.w	r7, r9, r0, lsl #16
  4095ee:	4619      	mov	r1, r3
  4095f0:	4295      	cmp	r5, r2
  4095f2:	ea4f 4910 	mov.w	r9, r0, lsr #16
  4095f6:	f841 7b04 	str.w	r7, [r1], #4
  4095fa:	d8e3      	bhi.n	4095c4 <__multiply+0x78>
  4095fc:	f8c3 9004 	str.w	r9, [r3, #4]
  409600:	f85c 3c04 	ldr.w	r3, [ip, #-4]
  409604:	ea5f 4913 	movs.w	r9, r3, lsr #16
  409608:	d024      	beq.n	409654 <__multiply+0x108>
  40960a:	f8d6 a000 	ldr.w	sl, [r6]
  40960e:	9b00      	ldr	r3, [sp, #0]
  409610:	4650      	mov	r0, sl
  409612:	4631      	mov	r1, r6
  409614:	f04f 0b00 	mov.w	fp, #0
  409618:	e000      	b.n	40961c <__multiply+0xd0>
  40961a:	4611      	mov	r1, r2
  40961c:	881a      	ldrh	r2, [r3, #0]
  40961e:	0c00      	lsrs	r0, r0, #16
  409620:	fb09 0002 	mla	r0, r9, r2, r0
  409624:	fa1f fa8a 	uxth.w	sl, sl
  409628:	4483      	add	fp, r0
  40962a:	ea4a 400b 	orr.w	r0, sl, fp, lsl #16
  40962e:	460a      	mov	r2, r1
  409630:	f842 0b04 	str.w	r0, [r2], #4
  409634:	f853 7b04 	ldr.w	r7, [r3], #4
  409638:	6848      	ldr	r0, [r1, #4]
  40963a:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  40963e:	b284      	uxth	r4, r0
  409640:	fb09 4a0a 	mla	sl, r9, sl, r4
  409644:	429d      	cmp	r5, r3
  409646:	eb0a 4a1b 	add.w	sl, sl, fp, lsr #16
  40964a:	ea4f 4b1a 	mov.w	fp, sl, lsr #16
  40964e:	d8e4      	bhi.n	40961a <__multiply+0xce>
  409650:	f8c1 a004 	str.w	sl, [r1, #4]
  409654:	45e0      	cmp	r8, ip
  409656:	f106 0604 	add.w	r6, r6, #4
  40965a:	d8aa      	bhi.n	4095b2 <__multiply+0x66>
  40965c:	f8dd 8008 	ldr.w	r8, [sp, #8]
  409660:	9f03      	ldr	r7, [sp, #12]
  409662:	2f00      	cmp	r7, #0
  409664:	dd0a      	ble.n	40967c <__multiply+0x130>
  409666:	f858 3c04 	ldr.w	r3, [r8, #-4]
  40966a:	f1a8 0804 	sub.w	r8, r8, #4
  40966e:	b11b      	cbz	r3, 409678 <__multiply+0x12c>
  409670:	e004      	b.n	40967c <__multiply+0x130>
  409672:	f858 3d04 	ldr.w	r3, [r8, #-4]!
  409676:	b90b      	cbnz	r3, 40967c <__multiply+0x130>
  409678:	3f01      	subs	r7, #1
  40967a:	d1fa      	bne.n	409672 <__multiply+0x126>
  40967c:	9b01      	ldr	r3, [sp, #4]
  40967e:	4618      	mov	r0, r3
  409680:	611f      	str	r7, [r3, #16]
  409682:	b005      	add	sp, #20
  409684:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00409688 <__pow5mult>:
  409688:	f012 0303 	ands.w	r3, r2, #3
  40968c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  409690:	4614      	mov	r4, r2
  409692:	4607      	mov	r7, r0
  409694:	460e      	mov	r6, r1
  409696:	d12c      	bne.n	4096f2 <__pow5mult+0x6a>
  409698:	10a4      	asrs	r4, r4, #2
  40969a:	d01c      	beq.n	4096d6 <__pow5mult+0x4e>
  40969c:	6cbd      	ldr	r5, [r7, #72]	; 0x48
  40969e:	2d00      	cmp	r5, #0
  4096a0:	d030      	beq.n	409704 <__pow5mult+0x7c>
  4096a2:	f04f 0800 	mov.w	r8, #0
  4096a6:	e004      	b.n	4096b2 <__pow5mult+0x2a>
  4096a8:	1064      	asrs	r4, r4, #1
  4096aa:	d014      	beq.n	4096d6 <__pow5mult+0x4e>
  4096ac:	6828      	ldr	r0, [r5, #0]
  4096ae:	b1a8      	cbz	r0, 4096dc <__pow5mult+0x54>
  4096b0:	4605      	mov	r5, r0
  4096b2:	07e3      	lsls	r3, r4, #31
  4096b4:	d5f8      	bpl.n	4096a8 <__pow5mult+0x20>
  4096b6:	4638      	mov	r0, r7
  4096b8:	4631      	mov	r1, r6
  4096ba:	462a      	mov	r2, r5
  4096bc:	f7ff ff46 	bl	40954c <__multiply>
  4096c0:	b1ae      	cbz	r6, 4096ee <__pow5mult+0x66>
  4096c2:	6872      	ldr	r2, [r6, #4]
  4096c4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  4096c6:	1064      	asrs	r4, r4, #1
  4096c8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  4096cc:	6031      	str	r1, [r6, #0]
  4096ce:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  4096d2:	4606      	mov	r6, r0
  4096d4:	d1ea      	bne.n	4096ac <__pow5mult+0x24>
  4096d6:	4630      	mov	r0, r6
  4096d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4096dc:	4638      	mov	r0, r7
  4096de:	4629      	mov	r1, r5
  4096e0:	462a      	mov	r2, r5
  4096e2:	f7ff ff33 	bl	40954c <__multiply>
  4096e6:	6028      	str	r0, [r5, #0]
  4096e8:	f8c0 8000 	str.w	r8, [r0]
  4096ec:	e7e0      	b.n	4096b0 <__pow5mult+0x28>
  4096ee:	4606      	mov	r6, r0
  4096f0:	e7da      	b.n	4096a8 <__pow5mult+0x20>
  4096f2:	4a0b      	ldr	r2, [pc, #44]	; (409720 <__pow5mult+0x98>)
  4096f4:	3b01      	subs	r3, #1
  4096f6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
  4096fa:	2300      	movs	r3, #0
  4096fc:	f7ff fe38 	bl	409370 <__multadd>
  409700:	4606      	mov	r6, r0
  409702:	e7c9      	b.n	409698 <__pow5mult+0x10>
  409704:	2101      	movs	r1, #1
  409706:	4638      	mov	r0, r7
  409708:	f7ff fe02 	bl	409310 <_Balloc>
  40970c:	f240 2171 	movw	r1, #625	; 0x271
  409710:	2201      	movs	r2, #1
  409712:	2300      	movs	r3, #0
  409714:	6141      	str	r1, [r0, #20]
  409716:	6102      	str	r2, [r0, #16]
  409718:	4605      	mov	r5, r0
  40971a:	64b8      	str	r0, [r7, #72]	; 0x48
  40971c:	6003      	str	r3, [r0, #0]
  40971e:	e7c0      	b.n	4096a2 <__pow5mult+0x1a>
  409720:	0040afc0 	.word	0x0040afc0

00409724 <__lshift>:
  409724:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  409728:	690b      	ldr	r3, [r1, #16]
  40972a:	ea4f 1a62 	mov.w	sl, r2, asr #5
  40972e:	eb0a 0903 	add.w	r9, sl, r3
  409732:	688b      	ldr	r3, [r1, #8]
  409734:	f109 0601 	add.w	r6, r9, #1
  409738:	429e      	cmp	r6, r3
  40973a:	460f      	mov	r7, r1
  40973c:	4693      	mov	fp, r2
  40973e:	4680      	mov	r8, r0
  409740:	6849      	ldr	r1, [r1, #4]
  409742:	dd04      	ble.n	40974e <__lshift+0x2a>
  409744:	005b      	lsls	r3, r3, #1
  409746:	429e      	cmp	r6, r3
  409748:	f101 0101 	add.w	r1, r1, #1
  40974c:	dcfa      	bgt.n	409744 <__lshift+0x20>
  40974e:	4640      	mov	r0, r8
  409750:	f7ff fdde 	bl	409310 <_Balloc>
  409754:	f1ba 0f00 	cmp.w	sl, #0
  409758:	f100 0414 	add.w	r4, r0, #20
  40975c:	dd09      	ble.n	409772 <__lshift+0x4e>
  40975e:	2300      	movs	r3, #0
  409760:	461a      	mov	r2, r3
  409762:	4625      	mov	r5, r4
  409764:	3301      	adds	r3, #1
  409766:	4553      	cmp	r3, sl
  409768:	f845 2b04 	str.w	r2, [r5], #4
  40976c:	d1fa      	bne.n	409764 <__lshift+0x40>
  40976e:	eb04 0483 	add.w	r4, r4, r3, lsl #2
  409772:	693a      	ldr	r2, [r7, #16]
  409774:	f107 0314 	add.w	r3, r7, #20
  409778:	f01b 0b1f 	ands.w	fp, fp, #31
  40977c:	eb03 0c82 	add.w	ip, r3, r2, lsl #2
  409780:	d021      	beq.n	4097c6 <__lshift+0xa2>
  409782:	f1cb 0a20 	rsb	sl, fp, #32
  409786:	2200      	movs	r2, #0
  409788:	e000      	b.n	40978c <__lshift+0x68>
  40978a:	462c      	mov	r4, r5
  40978c:	6819      	ldr	r1, [r3, #0]
  40978e:	4625      	mov	r5, r4
  409790:	fa01 f10b 	lsl.w	r1, r1, fp
  409794:	430a      	orrs	r2, r1
  409796:	f845 2b04 	str.w	r2, [r5], #4
  40979a:	f853 2b04 	ldr.w	r2, [r3], #4
  40979e:	4563      	cmp	r3, ip
  4097a0:	fa22 f20a 	lsr.w	r2, r2, sl
  4097a4:	d3f1      	bcc.n	40978a <__lshift+0x66>
  4097a6:	6062      	str	r2, [r4, #4]
  4097a8:	b10a      	cbz	r2, 4097ae <__lshift+0x8a>
  4097aa:	f109 0602 	add.w	r6, r9, #2
  4097ae:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
  4097b2:	687a      	ldr	r2, [r7, #4]
  4097b4:	3e01      	subs	r6, #1
  4097b6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  4097ba:	6106      	str	r6, [r0, #16]
  4097bc:	6039      	str	r1, [r7, #0]
  4097be:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  4097c2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4097c6:	f853 2b04 	ldr.w	r2, [r3], #4
  4097ca:	459c      	cmp	ip, r3
  4097cc:	f844 2b04 	str.w	r2, [r4], #4
  4097d0:	d9ed      	bls.n	4097ae <__lshift+0x8a>
  4097d2:	f853 2b04 	ldr.w	r2, [r3], #4
  4097d6:	459c      	cmp	ip, r3
  4097d8:	f844 2b04 	str.w	r2, [r4], #4
  4097dc:	d8f3      	bhi.n	4097c6 <__lshift+0xa2>
  4097de:	e7e6      	b.n	4097ae <__lshift+0x8a>

004097e0 <__mcmp>:
  4097e0:	6902      	ldr	r2, [r0, #16]
  4097e2:	690b      	ldr	r3, [r1, #16]
  4097e4:	b410      	push	{r4}
  4097e6:	1ad2      	subs	r2, r2, r3
  4097e8:	d115      	bne.n	409816 <__mcmp+0x36>
  4097ea:	009b      	lsls	r3, r3, #2
  4097ec:	3014      	adds	r0, #20
  4097ee:	3114      	adds	r1, #20
  4097f0:	4419      	add	r1, r3
  4097f2:	4403      	add	r3, r0
  4097f4:	e001      	b.n	4097fa <__mcmp+0x1a>
  4097f6:	4298      	cmp	r0, r3
  4097f8:	d211      	bcs.n	40981e <__mcmp+0x3e>
  4097fa:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  4097fe:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  409802:	42a2      	cmp	r2, r4
  409804:	d0f7      	beq.n	4097f6 <__mcmp+0x16>
  409806:	4294      	cmp	r4, r2
  409808:	bf94      	ite	ls
  40980a:	2001      	movls	r0, #1
  40980c:	f04f 30ff 	movhi.w	r0, #4294967295
  409810:	f85d 4b04 	ldr.w	r4, [sp], #4
  409814:	4770      	bx	lr
  409816:	4610      	mov	r0, r2
  409818:	f85d 4b04 	ldr.w	r4, [sp], #4
  40981c:	4770      	bx	lr
  40981e:	2000      	movs	r0, #0
  409820:	f85d 4b04 	ldr.w	r4, [sp], #4
  409824:	4770      	bx	lr
  409826:	bf00      	nop

00409828 <__mdiff>:
  409828:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40982c:	460d      	mov	r5, r1
  40982e:	4604      	mov	r4, r0
  409830:	4611      	mov	r1, r2
  409832:	4628      	mov	r0, r5
  409834:	4616      	mov	r6, r2
  409836:	f7ff ffd3 	bl	4097e0 <__mcmp>
  40983a:	1e07      	subs	r7, r0, #0
  40983c:	d056      	beq.n	4098ec <__mdiff+0xc4>
  40983e:	db4f      	blt.n	4098e0 <__mdiff+0xb8>
  409840:	f04f 0900 	mov.w	r9, #0
  409844:	6869      	ldr	r1, [r5, #4]
  409846:	4620      	mov	r0, r4
  409848:	f7ff fd62 	bl	409310 <_Balloc>
  40984c:	692f      	ldr	r7, [r5, #16]
  40984e:	6932      	ldr	r2, [r6, #16]
  409850:	3514      	adds	r5, #20
  409852:	3614      	adds	r6, #20
  409854:	f8c0 900c 	str.w	r9, [r0, #12]
  409858:	f100 0314 	add.w	r3, r0, #20
  40985c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
  409860:	eb06 0882 	add.w	r8, r6, r2, lsl #2
  409864:	2100      	movs	r1, #0
  409866:	f855 4b04 	ldr.w	r4, [r5], #4
  40986a:	f856 2b04 	ldr.w	r2, [r6], #4
  40986e:	fa1f fa84 	uxth.w	sl, r4
  409872:	448a      	add	sl, r1
  409874:	fa1f f982 	uxth.w	r9, r2
  409878:	0c11      	lsrs	r1, r2, #16
  40987a:	ebc1 4114 	rsb	r1, r1, r4, lsr #16
  40987e:	ebc9 020a 	rsb	r2, r9, sl
  409882:	eb01 4122 	add.w	r1, r1, r2, asr #16
  409886:	b292      	uxth	r2, r2
  409888:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
  40988c:	45b0      	cmp	r8, r6
  40988e:	f843 2b04 	str.w	r2, [r3], #4
  409892:	ea4f 4121 	mov.w	r1, r1, asr #16
  409896:	462c      	mov	r4, r5
  409898:	d8e5      	bhi.n	409866 <__mdiff+0x3e>
  40989a:	45ac      	cmp	ip, r5
  40989c:	4698      	mov	r8, r3
  40989e:	d915      	bls.n	4098cc <__mdiff+0xa4>
  4098a0:	f854 6b04 	ldr.w	r6, [r4], #4
  4098a4:	b2b2      	uxth	r2, r6
  4098a6:	4411      	add	r1, r2
  4098a8:	0c36      	lsrs	r6, r6, #16
  4098aa:	eb06 4621 	add.w	r6, r6, r1, asr #16
  4098ae:	b289      	uxth	r1, r1
  4098b0:	ea41 4206 	orr.w	r2, r1, r6, lsl #16
  4098b4:	45a4      	cmp	ip, r4
  4098b6:	f843 2b04 	str.w	r2, [r3], #4
  4098ba:	ea4f 4126 	mov.w	r1, r6, asr #16
  4098be:	d8ef      	bhi.n	4098a0 <__mdiff+0x78>
  4098c0:	43eb      	mvns	r3, r5
  4098c2:	4463      	add	r3, ip
  4098c4:	f023 0303 	bic.w	r3, r3, #3
  4098c8:	3304      	adds	r3, #4
  4098ca:	4443      	add	r3, r8
  4098cc:	3b04      	subs	r3, #4
  4098ce:	b922      	cbnz	r2, 4098da <__mdiff+0xb2>
  4098d0:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  4098d4:	3f01      	subs	r7, #1
  4098d6:	2a00      	cmp	r2, #0
  4098d8:	d0fa      	beq.n	4098d0 <__mdiff+0xa8>
  4098da:	6107      	str	r7, [r0, #16]
  4098dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4098e0:	462b      	mov	r3, r5
  4098e2:	f04f 0901 	mov.w	r9, #1
  4098e6:	4635      	mov	r5, r6
  4098e8:	461e      	mov	r6, r3
  4098ea:	e7ab      	b.n	409844 <__mdiff+0x1c>
  4098ec:	4620      	mov	r0, r4
  4098ee:	4639      	mov	r1, r7
  4098f0:	f7ff fd0e 	bl	409310 <_Balloc>
  4098f4:	2301      	movs	r3, #1
  4098f6:	6147      	str	r7, [r0, #20]
  4098f8:	6103      	str	r3, [r0, #16]
  4098fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4098fe:	bf00      	nop

00409900 <__ulp>:
  409900:	4b0e      	ldr	r3, [pc, #56]	; (40993c <__ulp+0x3c>)
  409902:	400b      	ands	r3, r1
  409904:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
  409908:	2b00      	cmp	r3, #0
  40990a:	dd02      	ble.n	409912 <__ulp+0x12>
  40990c:	4619      	mov	r1, r3
  40990e:	2000      	movs	r0, #0
  409910:	4770      	bx	lr
  409912:	425b      	negs	r3, r3
  409914:	151b      	asrs	r3, r3, #20
  409916:	2b13      	cmp	r3, #19
  409918:	dd0a      	ble.n	409930 <__ulp+0x30>
  40991a:	2b32      	cmp	r3, #50	; 0x32
  40991c:	bfdd      	ittte	le
  40991e:	f1c3 0333 	rsble	r3, r3, #51	; 0x33
  409922:	2201      	movle	r2, #1
  409924:	fa02 f303 	lslle.w	r3, r2, r3
  409928:	2301      	movgt	r3, #1
  40992a:	2100      	movs	r1, #0
  40992c:	4618      	mov	r0, r3
  40992e:	4770      	bx	lr
  409930:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  409934:	fa42 f103 	asr.w	r1, r2, r3
  409938:	2000      	movs	r0, #0
  40993a:	4770      	bx	lr
  40993c:	7ff00000 	.word	0x7ff00000

00409940 <__b2d>:
  409940:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  409942:	6904      	ldr	r4, [r0, #16]
  409944:	f100 0614 	add.w	r6, r0, #20
  409948:	eb06 0484 	add.w	r4, r6, r4, lsl #2
  40994c:	f854 5c04 	ldr.w	r5, [r4, #-4]
  409950:	460f      	mov	r7, r1
  409952:	4628      	mov	r0, r5
  409954:	f7ff fda2 	bl	40949c <__hi0bits>
  409958:	f1c0 0320 	rsb	r3, r0, #32
  40995c:	280a      	cmp	r0, #10
  40995e:	603b      	str	r3, [r7, #0]
  409960:	f1a4 0104 	sub.w	r1, r4, #4
  409964:	dc19      	bgt.n	40999a <__b2d+0x5a>
  409966:	428e      	cmp	r6, r1
  409968:	f1c0 070b 	rsb	r7, r0, #11
  40996c:	bf38      	it	cc
  40996e:	f854 1c08 	ldrcc.w	r1, [r4, #-8]
  409972:	fa25 fc07 	lsr.w	ip, r5, r7
  409976:	f100 0015 	add.w	r0, r0, #21
  40997a:	bf38      	it	cc
  40997c:	fa21 f707 	lsrcc.w	r7, r1, r7
  409980:	fa05 f500 	lsl.w	r5, r5, r0
  409984:	f04c 537f 	orr.w	r3, ip, #1069547520	; 0x3fc00000
  409988:	bf28      	it	cs
  40998a:	2700      	movcs	r7, #0
  40998c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
  409990:	ea47 0205 	orr.w	r2, r7, r5
  409994:	4610      	mov	r0, r2
  409996:	4619      	mov	r1, r3
  409998:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40999a:	428e      	cmp	r6, r1
  40999c:	bf36      	itet	cc
  40999e:	f1a4 0108 	subcc.w	r1, r4, #8
  4099a2:	2400      	movcs	r4, #0
  4099a4:	f854 4c08 	ldrcc.w	r4, [r4, #-8]
  4099a8:	f1b0 070b 	subs.w	r7, r0, #11
  4099ac:	d01b      	beq.n	4099e6 <__b2d+0xa6>
  4099ae:	42b1      	cmp	r1, r6
  4099b0:	bf88      	it	hi
  4099b2:	f851 1c04 	ldrhi.w	r1, [r1, #-4]
  4099b6:	fa05 f507 	lsl.w	r5, r5, r7
  4099ba:	f1c0 002b 	rsb	r0, r0, #43	; 0x2b
  4099be:	fa24 fc00 	lsr.w	ip, r4, r0
  4099c2:	bf88      	it	hi
  4099c4:	fa21 f000 	lsrhi.w	r0, r1, r0
  4099c8:	fa04 f407 	lsl.w	r4, r4, r7
  4099cc:	f045 557f 	orr.w	r5, r5, #1069547520	; 0x3fc00000
  4099d0:	bf98      	it	ls
  4099d2:	2000      	movls	r0, #0
  4099d4:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
  4099d8:	ea45 030c 	orr.w	r3, r5, ip
  4099dc:	ea40 0204 	orr.w	r2, r0, r4
  4099e0:	4610      	mov	r0, r2
  4099e2:	4619      	mov	r1, r3
  4099e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4099e6:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
  4099ea:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
  4099ee:	4622      	mov	r2, r4
  4099f0:	4610      	mov	r0, r2
  4099f2:	4619      	mov	r1, r3
  4099f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4099f6:	bf00      	nop

004099f8 <__d2b>:
  4099f8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4099fc:	2101      	movs	r1, #1
  4099fe:	b083      	sub	sp, #12
  409a00:	461d      	mov	r5, r3
  409a02:	f3c3 560a 	ubfx	r6, r3, #20, #11
  409a06:	4614      	mov	r4, r2
  409a08:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  409a0a:	f7ff fc81 	bl	409310 <_Balloc>
  409a0e:	f3c5 0313 	ubfx	r3, r5, #0, #20
  409a12:	4680      	mov	r8, r0
  409a14:	b10e      	cbz	r6, 409a1a <__d2b+0x22>
  409a16:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  409a1a:	9301      	str	r3, [sp, #4]
  409a1c:	b324      	cbz	r4, 409a68 <__d2b+0x70>
  409a1e:	a802      	add	r0, sp, #8
  409a20:	f840 4d08 	str.w	r4, [r0, #-8]!
  409a24:	4668      	mov	r0, sp
  409a26:	f7ff fd59 	bl	4094dc <__lo0bits>
  409a2a:	2800      	cmp	r0, #0
  409a2c:	d135      	bne.n	409a9a <__d2b+0xa2>
  409a2e:	e89d 000c 	ldmia.w	sp, {r2, r3}
  409a32:	f8c8 2014 	str.w	r2, [r8, #20]
  409a36:	2b00      	cmp	r3, #0
  409a38:	bf0c      	ite	eq
  409a3a:	2401      	moveq	r4, #1
  409a3c:	2402      	movne	r4, #2
  409a3e:	f8c8 3018 	str.w	r3, [r8, #24]
  409a42:	f8c8 4010 	str.w	r4, [r8, #16]
  409a46:	b9de      	cbnz	r6, 409a80 <__d2b+0x88>
  409a48:	eb08 0384 	add.w	r3, r8, r4, lsl #2
  409a4c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  409a50:	6038      	str	r0, [r7, #0]
  409a52:	6918      	ldr	r0, [r3, #16]
  409a54:	f7ff fd22 	bl	40949c <__hi0bits>
  409a58:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  409a5a:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
  409a5e:	6018      	str	r0, [r3, #0]
  409a60:	4640      	mov	r0, r8
  409a62:	b003      	add	sp, #12
  409a64:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  409a68:	a801      	add	r0, sp, #4
  409a6a:	f7ff fd37 	bl	4094dc <__lo0bits>
  409a6e:	9b01      	ldr	r3, [sp, #4]
  409a70:	2401      	movs	r4, #1
  409a72:	3020      	adds	r0, #32
  409a74:	f8c8 3014 	str.w	r3, [r8, #20]
  409a78:	f8c8 4010 	str.w	r4, [r8, #16]
  409a7c:	2e00      	cmp	r6, #0
  409a7e:	d0e3      	beq.n	409a48 <__d2b+0x50>
  409a80:	f2a6 4933 	subw	r9, r6, #1075	; 0x433
  409a84:	eb09 0300 	add.w	r3, r9, r0
  409a88:	603b      	str	r3, [r7, #0]
  409a8a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  409a8c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  409a90:	6018      	str	r0, [r3, #0]
  409a92:	4640      	mov	r0, r8
  409a94:	b003      	add	sp, #12
  409a96:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  409a9a:	9b01      	ldr	r3, [sp, #4]
  409a9c:	f1c0 0120 	rsb	r1, r0, #32
  409aa0:	fa03 f101 	lsl.w	r1, r3, r1
  409aa4:	40c3      	lsrs	r3, r0
  409aa6:	9a00      	ldr	r2, [sp, #0]
  409aa8:	9301      	str	r3, [sp, #4]
  409aaa:	430a      	orrs	r2, r1
  409aac:	f8c8 2014 	str.w	r2, [r8, #20]
  409ab0:	e7c1      	b.n	409a36 <__d2b+0x3e>
  409ab2:	bf00      	nop

00409ab4 <__ratio>:
  409ab4:	b5f0      	push	{r4, r5, r6, r7, lr}
  409ab6:	b083      	sub	sp, #12
  409ab8:	460e      	mov	r6, r1
  409aba:	4669      	mov	r1, sp
  409abc:	4607      	mov	r7, r0
  409abe:	f7ff ff3f 	bl	409940 <__b2d>
  409ac2:	4604      	mov	r4, r0
  409ac4:	460d      	mov	r5, r1
  409ac6:	4630      	mov	r0, r6
  409ac8:	a901      	add	r1, sp, #4
  409aca:	f7ff ff39 	bl	409940 <__b2d>
  409ace:	693f      	ldr	r7, [r7, #16]
  409ad0:	6936      	ldr	r6, [r6, #16]
  409ad2:	4602      	mov	r2, r0
  409ad4:	460b      	mov	r3, r1
  409ad6:	ebc6 0e07 	rsb	lr, r6, r7
  409ada:	e89d 0003 	ldmia.w	sp, {r0, r1}
  409ade:	1a41      	subs	r1, r0, r1
  409ae0:	eb01 1e4e 	add.w	lr, r1, lr, lsl #5
  409ae4:	f1be 0f00 	cmp.w	lr, #0
  409ae8:	dd08      	ble.n	409afc <__ratio+0x48>
  409aea:	eb05 510e 	add.w	r1, r5, lr, lsl #20
  409aee:	460d      	mov	r5, r1
  409af0:	4620      	mov	r0, r4
  409af2:	4629      	mov	r1, r5
  409af4:	f7f9 f862 	bl	402bbc <__aeabi_ddiv>
  409af8:	b003      	add	sp, #12
  409afa:	bdf0      	pop	{r4, r5, r6, r7, pc}
  409afc:	eba3 570e 	sub.w	r7, r3, lr, lsl #20
  409b00:	463b      	mov	r3, r7
  409b02:	e7f5      	b.n	409af0 <__ratio+0x3c>

00409b04 <__copybits>:
  409b04:	b470      	push	{r4, r5, r6}
  409b06:	6915      	ldr	r5, [r2, #16]
  409b08:	f102 0314 	add.w	r3, r2, #20
  409b0c:	3901      	subs	r1, #1
  409b0e:	114e      	asrs	r6, r1, #5
  409b10:	eb03 0585 	add.w	r5, r3, r5, lsl #2
  409b14:	3601      	adds	r6, #1
  409b16:	42ab      	cmp	r3, r5
  409b18:	eb00 0686 	add.w	r6, r0, r6, lsl #2
  409b1c:	d20c      	bcs.n	409b38 <__copybits+0x34>
  409b1e:	4601      	mov	r1, r0
  409b20:	f853 4b04 	ldr.w	r4, [r3], #4
  409b24:	429d      	cmp	r5, r3
  409b26:	f841 4b04 	str.w	r4, [r1], #4
  409b2a:	d8f9      	bhi.n	409b20 <__copybits+0x1c>
  409b2c:	1aab      	subs	r3, r5, r2
  409b2e:	3b15      	subs	r3, #21
  409b30:	f023 0303 	bic.w	r3, r3, #3
  409b34:	3304      	adds	r3, #4
  409b36:	4418      	add	r0, r3
  409b38:	4286      	cmp	r6, r0
  409b3a:	d904      	bls.n	409b46 <__copybits+0x42>
  409b3c:	2300      	movs	r3, #0
  409b3e:	f840 3b04 	str.w	r3, [r0], #4
  409b42:	4286      	cmp	r6, r0
  409b44:	d8fb      	bhi.n	409b3e <__copybits+0x3a>
  409b46:	bc70      	pop	{r4, r5, r6}
  409b48:	4770      	bx	lr
  409b4a:	bf00      	nop

00409b4c <__any_on>:
  409b4c:	6903      	ldr	r3, [r0, #16]
  409b4e:	114a      	asrs	r2, r1, #5
  409b50:	4293      	cmp	r3, r2
  409b52:	b410      	push	{r4}
  409b54:	f100 0414 	add.w	r4, r0, #20
  409b58:	da10      	bge.n	409b7c <__any_on+0x30>
  409b5a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
  409b5e:	429c      	cmp	r4, r3
  409b60:	d221      	bcs.n	409ba6 <__any_on+0x5a>
  409b62:	f853 0c04 	ldr.w	r0, [r3, #-4]
  409b66:	3b04      	subs	r3, #4
  409b68:	b118      	cbz	r0, 409b72 <__any_on+0x26>
  409b6a:	e015      	b.n	409b98 <__any_on+0x4c>
  409b6c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  409b70:	b992      	cbnz	r2, 409b98 <__any_on+0x4c>
  409b72:	429c      	cmp	r4, r3
  409b74:	d3fa      	bcc.n	409b6c <__any_on+0x20>
  409b76:	f85d 4b04 	ldr.w	r4, [sp], #4
  409b7a:	4770      	bx	lr
  409b7c:	dd10      	ble.n	409ba0 <__any_on+0x54>
  409b7e:	f011 011f 	ands.w	r1, r1, #31
  409b82:	d00d      	beq.n	409ba0 <__any_on+0x54>
  409b84:	f854 0022 	ldr.w	r0, [r4, r2, lsl #2]
  409b88:	eb04 0382 	add.w	r3, r4, r2, lsl #2
  409b8c:	fa20 f201 	lsr.w	r2, r0, r1
  409b90:	fa02 f101 	lsl.w	r1, r2, r1
  409b94:	4281      	cmp	r1, r0
  409b96:	d0e2      	beq.n	409b5e <__any_on+0x12>
  409b98:	2001      	movs	r0, #1
  409b9a:	f85d 4b04 	ldr.w	r4, [sp], #4
  409b9e:	4770      	bx	lr
  409ba0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
  409ba4:	e7db      	b.n	409b5e <__any_on+0x12>
  409ba6:	2000      	movs	r0, #0
  409ba8:	e7e5      	b.n	409b76 <__any_on+0x2a>
  409baa:	bf00      	nop

00409bac <_realloc_r>:
  409bac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  409bb0:	460c      	mov	r4, r1
  409bb2:	b083      	sub	sp, #12
  409bb4:	4690      	mov	r8, r2
  409bb6:	4681      	mov	r9, r0
  409bb8:	2900      	cmp	r1, #0
  409bba:	f000 80ba 	beq.w	409d32 <_realloc_r+0x186>
  409bbe:	f7ff fba3 	bl	409308 <__malloc_lock>
  409bc2:	f108 060b 	add.w	r6, r8, #11
  409bc6:	f854 3c04 	ldr.w	r3, [r4, #-4]
  409bca:	2e16      	cmp	r6, #22
  409bcc:	f023 0503 	bic.w	r5, r3, #3
  409bd0:	f1a4 0708 	sub.w	r7, r4, #8
  409bd4:	d84b      	bhi.n	409c6e <_realloc_r+0xc2>
  409bd6:	2110      	movs	r1, #16
  409bd8:	460e      	mov	r6, r1
  409bda:	45b0      	cmp	r8, r6
  409bdc:	d84c      	bhi.n	409c78 <_realloc_r+0xcc>
  409bde:	428d      	cmp	r5, r1
  409be0:	da51      	bge.n	409c86 <_realloc_r+0xda>
  409be2:	f8df b384 	ldr.w	fp, [pc, #900]	; 409f68 <_realloc_r+0x3bc>
  409be6:	1978      	adds	r0, r7, r5
  409be8:	f8db e008 	ldr.w	lr, [fp, #8]
  409bec:	4586      	cmp	lr, r0
  409bee:	f000 80a6 	beq.w	409d3e <_realloc_r+0x192>
  409bf2:	6842      	ldr	r2, [r0, #4]
  409bf4:	f022 0c01 	bic.w	ip, r2, #1
  409bf8:	4484      	add	ip, r0
  409bfa:	f8dc c004 	ldr.w	ip, [ip, #4]
  409bfe:	f01c 0f01 	tst.w	ip, #1
  409c02:	d054      	beq.n	409cae <_realloc_r+0x102>
  409c04:	2200      	movs	r2, #0
  409c06:	4610      	mov	r0, r2
  409c08:	07db      	lsls	r3, r3, #31
  409c0a:	d46f      	bmi.n	409cec <_realloc_r+0x140>
  409c0c:	f854 3c08 	ldr.w	r3, [r4, #-8]
  409c10:	ebc3 0a07 	rsb	sl, r3, r7
  409c14:	f8da 3004 	ldr.w	r3, [sl, #4]
  409c18:	f023 0303 	bic.w	r3, r3, #3
  409c1c:	442b      	add	r3, r5
  409c1e:	2800      	cmp	r0, #0
  409c20:	d062      	beq.n	409ce8 <_realloc_r+0x13c>
  409c22:	4570      	cmp	r0, lr
  409c24:	f000 80e9 	beq.w	409dfa <_realloc_r+0x24e>
  409c28:	eb02 0e03 	add.w	lr, r2, r3
  409c2c:	458e      	cmp	lr, r1
  409c2e:	db5b      	blt.n	409ce8 <_realloc_r+0x13c>
  409c30:	68c3      	ldr	r3, [r0, #12]
  409c32:	6882      	ldr	r2, [r0, #8]
  409c34:	46d0      	mov	r8, sl
  409c36:	60d3      	str	r3, [r2, #12]
  409c38:	609a      	str	r2, [r3, #8]
  409c3a:	f858 1f08 	ldr.w	r1, [r8, #8]!
  409c3e:	f8da 300c 	ldr.w	r3, [sl, #12]
  409c42:	1f2a      	subs	r2, r5, #4
  409c44:	2a24      	cmp	r2, #36	; 0x24
  409c46:	60cb      	str	r3, [r1, #12]
  409c48:	6099      	str	r1, [r3, #8]
  409c4a:	f200 8123 	bhi.w	409e94 <_realloc_r+0x2e8>
  409c4e:	2a13      	cmp	r2, #19
  409c50:	f240 80b0 	bls.w	409db4 <_realloc_r+0x208>
  409c54:	6823      	ldr	r3, [r4, #0]
  409c56:	2a1b      	cmp	r2, #27
  409c58:	f8ca 3008 	str.w	r3, [sl, #8]
  409c5c:	6863      	ldr	r3, [r4, #4]
  409c5e:	f8ca 300c 	str.w	r3, [sl, #12]
  409c62:	f200 812b 	bhi.w	409ebc <_realloc_r+0x310>
  409c66:	3408      	adds	r4, #8
  409c68:	f10a 0310 	add.w	r3, sl, #16
  409c6c:	e0a3      	b.n	409db6 <_realloc_r+0x20a>
  409c6e:	f026 0607 	bic.w	r6, r6, #7
  409c72:	2e00      	cmp	r6, #0
  409c74:	4631      	mov	r1, r6
  409c76:	dab0      	bge.n	409bda <_realloc_r+0x2e>
  409c78:	230c      	movs	r3, #12
  409c7a:	2000      	movs	r0, #0
  409c7c:	f8c9 3000 	str.w	r3, [r9]
  409c80:	b003      	add	sp, #12
  409c82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409c86:	46a0      	mov	r8, r4
  409c88:	1baa      	subs	r2, r5, r6
  409c8a:	2a0f      	cmp	r2, #15
  409c8c:	f003 0301 	and.w	r3, r3, #1
  409c90:	d81a      	bhi.n	409cc8 <_realloc_r+0x11c>
  409c92:	432b      	orrs	r3, r5
  409c94:	607b      	str	r3, [r7, #4]
  409c96:	443d      	add	r5, r7
  409c98:	686b      	ldr	r3, [r5, #4]
  409c9a:	f043 0301 	orr.w	r3, r3, #1
  409c9e:	606b      	str	r3, [r5, #4]
  409ca0:	4648      	mov	r0, r9
  409ca2:	f7ff fb33 	bl	40930c <__malloc_unlock>
  409ca6:	4640      	mov	r0, r8
  409ca8:	b003      	add	sp, #12
  409caa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409cae:	f022 0203 	bic.w	r2, r2, #3
  409cb2:	eb02 0c05 	add.w	ip, r2, r5
  409cb6:	458c      	cmp	ip, r1
  409cb8:	dba6      	blt.n	409c08 <_realloc_r+0x5c>
  409cba:	68c2      	ldr	r2, [r0, #12]
  409cbc:	6881      	ldr	r1, [r0, #8]
  409cbe:	46a0      	mov	r8, r4
  409cc0:	60ca      	str	r2, [r1, #12]
  409cc2:	4665      	mov	r5, ip
  409cc4:	6091      	str	r1, [r2, #8]
  409cc6:	e7df      	b.n	409c88 <_realloc_r+0xdc>
  409cc8:	19b9      	adds	r1, r7, r6
  409cca:	4333      	orrs	r3, r6
  409ccc:	f042 0001 	orr.w	r0, r2, #1
  409cd0:	607b      	str	r3, [r7, #4]
  409cd2:	440a      	add	r2, r1
  409cd4:	6048      	str	r0, [r1, #4]
  409cd6:	6853      	ldr	r3, [r2, #4]
  409cd8:	3108      	adds	r1, #8
  409cda:	f043 0301 	orr.w	r3, r3, #1
  409cde:	6053      	str	r3, [r2, #4]
  409ce0:	4648      	mov	r0, r9
  409ce2:	f7fe f89d 	bl	407e20 <_free_r>
  409ce6:	e7db      	b.n	409ca0 <_realloc_r+0xf4>
  409ce8:	428b      	cmp	r3, r1
  409cea:	da33      	bge.n	409d54 <_realloc_r+0x1a8>
  409cec:	4641      	mov	r1, r8
  409cee:	4648      	mov	r0, r9
  409cf0:	f7fe ff48 	bl	408b84 <_malloc_r>
  409cf4:	4680      	mov	r8, r0
  409cf6:	2800      	cmp	r0, #0
  409cf8:	d0d2      	beq.n	409ca0 <_realloc_r+0xf4>
  409cfa:	f854 3c04 	ldr.w	r3, [r4, #-4]
  409cfe:	f1a0 0108 	sub.w	r1, r0, #8
  409d02:	f023 0201 	bic.w	r2, r3, #1
  409d06:	443a      	add	r2, r7
  409d08:	4291      	cmp	r1, r2
  409d0a:	f000 80bc 	beq.w	409e86 <_realloc_r+0x2da>
  409d0e:	1f2a      	subs	r2, r5, #4
  409d10:	2a24      	cmp	r2, #36	; 0x24
  409d12:	d86e      	bhi.n	409df2 <_realloc_r+0x246>
  409d14:	2a13      	cmp	r2, #19
  409d16:	d842      	bhi.n	409d9e <_realloc_r+0x1f2>
  409d18:	4603      	mov	r3, r0
  409d1a:	4622      	mov	r2, r4
  409d1c:	6811      	ldr	r1, [r2, #0]
  409d1e:	6019      	str	r1, [r3, #0]
  409d20:	6851      	ldr	r1, [r2, #4]
  409d22:	6059      	str	r1, [r3, #4]
  409d24:	6892      	ldr	r2, [r2, #8]
  409d26:	609a      	str	r2, [r3, #8]
  409d28:	4621      	mov	r1, r4
  409d2a:	4648      	mov	r0, r9
  409d2c:	f7fe f878 	bl	407e20 <_free_r>
  409d30:	e7b6      	b.n	409ca0 <_realloc_r+0xf4>
  409d32:	4611      	mov	r1, r2
  409d34:	b003      	add	sp, #12
  409d36:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  409d3a:	f7fe bf23 	b.w	408b84 <_malloc_r>
  409d3e:	f8de 2004 	ldr.w	r2, [lr, #4]
  409d42:	f106 0c10 	add.w	ip, r6, #16
  409d46:	f022 0203 	bic.w	r2, r2, #3
  409d4a:	1950      	adds	r0, r2, r5
  409d4c:	4560      	cmp	r0, ip
  409d4e:	da3d      	bge.n	409dcc <_realloc_r+0x220>
  409d50:	4670      	mov	r0, lr
  409d52:	e759      	b.n	409c08 <_realloc_r+0x5c>
  409d54:	46d0      	mov	r8, sl
  409d56:	f858 0f08 	ldr.w	r0, [r8, #8]!
  409d5a:	f8da 100c 	ldr.w	r1, [sl, #12]
  409d5e:	1f2a      	subs	r2, r5, #4
  409d60:	2a24      	cmp	r2, #36	; 0x24
  409d62:	60c1      	str	r1, [r0, #12]
  409d64:	6088      	str	r0, [r1, #8]
  409d66:	f200 80a0 	bhi.w	409eaa <_realloc_r+0x2fe>
  409d6a:	2a13      	cmp	r2, #19
  409d6c:	f240 809b 	bls.w	409ea6 <_realloc_r+0x2fa>
  409d70:	6821      	ldr	r1, [r4, #0]
  409d72:	2a1b      	cmp	r2, #27
  409d74:	f8ca 1008 	str.w	r1, [sl, #8]
  409d78:	6861      	ldr	r1, [r4, #4]
  409d7a:	f8ca 100c 	str.w	r1, [sl, #12]
  409d7e:	f200 80b2 	bhi.w	409ee6 <_realloc_r+0x33a>
  409d82:	3408      	adds	r4, #8
  409d84:	f10a 0210 	add.w	r2, sl, #16
  409d88:	6821      	ldr	r1, [r4, #0]
  409d8a:	461d      	mov	r5, r3
  409d8c:	6011      	str	r1, [r2, #0]
  409d8e:	6861      	ldr	r1, [r4, #4]
  409d90:	4657      	mov	r7, sl
  409d92:	6051      	str	r1, [r2, #4]
  409d94:	68a3      	ldr	r3, [r4, #8]
  409d96:	6093      	str	r3, [r2, #8]
  409d98:	f8da 3004 	ldr.w	r3, [sl, #4]
  409d9c:	e774      	b.n	409c88 <_realloc_r+0xdc>
  409d9e:	6823      	ldr	r3, [r4, #0]
  409da0:	2a1b      	cmp	r2, #27
  409da2:	6003      	str	r3, [r0, #0]
  409da4:	6863      	ldr	r3, [r4, #4]
  409da6:	6043      	str	r3, [r0, #4]
  409da8:	d862      	bhi.n	409e70 <_realloc_r+0x2c4>
  409daa:	f100 0308 	add.w	r3, r0, #8
  409dae:	f104 0208 	add.w	r2, r4, #8
  409db2:	e7b3      	b.n	409d1c <_realloc_r+0x170>
  409db4:	4643      	mov	r3, r8
  409db6:	6822      	ldr	r2, [r4, #0]
  409db8:	4675      	mov	r5, lr
  409dba:	601a      	str	r2, [r3, #0]
  409dbc:	6862      	ldr	r2, [r4, #4]
  409dbe:	4657      	mov	r7, sl
  409dc0:	605a      	str	r2, [r3, #4]
  409dc2:	68a2      	ldr	r2, [r4, #8]
  409dc4:	609a      	str	r2, [r3, #8]
  409dc6:	f8da 3004 	ldr.w	r3, [sl, #4]
  409dca:	e75d      	b.n	409c88 <_realloc_r+0xdc>
  409dcc:	1b83      	subs	r3, r0, r6
  409dce:	4437      	add	r7, r6
  409dd0:	f043 0301 	orr.w	r3, r3, #1
  409dd4:	f8cb 7008 	str.w	r7, [fp, #8]
  409dd8:	607b      	str	r3, [r7, #4]
  409dda:	f854 3c04 	ldr.w	r3, [r4, #-4]
  409dde:	4648      	mov	r0, r9
  409de0:	f003 0301 	and.w	r3, r3, #1
  409de4:	431e      	orrs	r6, r3
  409de6:	f844 6c04 	str.w	r6, [r4, #-4]
  409dea:	f7ff fa8f 	bl	40930c <__malloc_unlock>
  409dee:	4620      	mov	r0, r4
  409df0:	e75a      	b.n	409ca8 <_realloc_r+0xfc>
  409df2:	4621      	mov	r1, r4
  409df4:	f7ff fa22 	bl	40923c <memmove>
  409df8:	e796      	b.n	409d28 <_realloc_r+0x17c>
  409dfa:	eb02 0c03 	add.w	ip, r2, r3
  409dfe:	f106 0210 	add.w	r2, r6, #16
  409e02:	4594      	cmp	ip, r2
  409e04:	f6ff af70 	blt.w	409ce8 <_realloc_r+0x13c>
  409e08:	4657      	mov	r7, sl
  409e0a:	f857 1f08 	ldr.w	r1, [r7, #8]!
  409e0e:	f8da 300c 	ldr.w	r3, [sl, #12]
  409e12:	1f2a      	subs	r2, r5, #4
  409e14:	2a24      	cmp	r2, #36	; 0x24
  409e16:	60cb      	str	r3, [r1, #12]
  409e18:	6099      	str	r1, [r3, #8]
  409e1a:	f200 8086 	bhi.w	409f2a <_realloc_r+0x37e>
  409e1e:	2a13      	cmp	r2, #19
  409e20:	d977      	bls.n	409f12 <_realloc_r+0x366>
  409e22:	6823      	ldr	r3, [r4, #0]
  409e24:	2a1b      	cmp	r2, #27
  409e26:	f8ca 3008 	str.w	r3, [sl, #8]
  409e2a:	6863      	ldr	r3, [r4, #4]
  409e2c:	f8ca 300c 	str.w	r3, [sl, #12]
  409e30:	f200 8084 	bhi.w	409f3c <_realloc_r+0x390>
  409e34:	3408      	adds	r4, #8
  409e36:	f10a 0310 	add.w	r3, sl, #16
  409e3a:	6822      	ldr	r2, [r4, #0]
  409e3c:	601a      	str	r2, [r3, #0]
  409e3e:	6862      	ldr	r2, [r4, #4]
  409e40:	605a      	str	r2, [r3, #4]
  409e42:	68a2      	ldr	r2, [r4, #8]
  409e44:	609a      	str	r2, [r3, #8]
  409e46:	ebc6 020c 	rsb	r2, r6, ip
  409e4a:	eb0a 0306 	add.w	r3, sl, r6
  409e4e:	f042 0201 	orr.w	r2, r2, #1
  409e52:	f8cb 3008 	str.w	r3, [fp, #8]
  409e56:	605a      	str	r2, [r3, #4]
  409e58:	f8da 3004 	ldr.w	r3, [sl, #4]
  409e5c:	4648      	mov	r0, r9
  409e5e:	f003 0301 	and.w	r3, r3, #1
  409e62:	431e      	orrs	r6, r3
  409e64:	f8ca 6004 	str.w	r6, [sl, #4]
  409e68:	f7ff fa50 	bl	40930c <__malloc_unlock>
  409e6c:	4638      	mov	r0, r7
  409e6e:	e71b      	b.n	409ca8 <_realloc_r+0xfc>
  409e70:	68a3      	ldr	r3, [r4, #8]
  409e72:	2a24      	cmp	r2, #36	; 0x24
  409e74:	6083      	str	r3, [r0, #8]
  409e76:	68e3      	ldr	r3, [r4, #12]
  409e78:	60c3      	str	r3, [r0, #12]
  409e7a:	d02b      	beq.n	409ed4 <_realloc_r+0x328>
  409e7c:	f100 0310 	add.w	r3, r0, #16
  409e80:	f104 0210 	add.w	r2, r4, #16
  409e84:	e74a      	b.n	409d1c <_realloc_r+0x170>
  409e86:	f850 2c04 	ldr.w	r2, [r0, #-4]
  409e8a:	46a0      	mov	r8, r4
  409e8c:	f022 0203 	bic.w	r2, r2, #3
  409e90:	4415      	add	r5, r2
  409e92:	e6f9      	b.n	409c88 <_realloc_r+0xdc>
  409e94:	4621      	mov	r1, r4
  409e96:	4640      	mov	r0, r8
  409e98:	4675      	mov	r5, lr
  409e9a:	4657      	mov	r7, sl
  409e9c:	f7ff f9ce 	bl	40923c <memmove>
  409ea0:	f8da 3004 	ldr.w	r3, [sl, #4]
  409ea4:	e6f0      	b.n	409c88 <_realloc_r+0xdc>
  409ea6:	4642      	mov	r2, r8
  409ea8:	e76e      	b.n	409d88 <_realloc_r+0x1dc>
  409eaa:	4621      	mov	r1, r4
  409eac:	4640      	mov	r0, r8
  409eae:	461d      	mov	r5, r3
  409eb0:	4657      	mov	r7, sl
  409eb2:	f7ff f9c3 	bl	40923c <memmove>
  409eb6:	f8da 3004 	ldr.w	r3, [sl, #4]
  409eba:	e6e5      	b.n	409c88 <_realloc_r+0xdc>
  409ebc:	68a3      	ldr	r3, [r4, #8]
  409ebe:	2a24      	cmp	r2, #36	; 0x24
  409ec0:	f8ca 3010 	str.w	r3, [sl, #16]
  409ec4:	68e3      	ldr	r3, [r4, #12]
  409ec6:	f8ca 3014 	str.w	r3, [sl, #20]
  409eca:	d018      	beq.n	409efe <_realloc_r+0x352>
  409ecc:	3410      	adds	r4, #16
  409ece:	f10a 0318 	add.w	r3, sl, #24
  409ed2:	e770      	b.n	409db6 <_realloc_r+0x20a>
  409ed4:	6922      	ldr	r2, [r4, #16]
  409ed6:	f100 0318 	add.w	r3, r0, #24
  409eda:	6102      	str	r2, [r0, #16]
  409edc:	6961      	ldr	r1, [r4, #20]
  409ede:	f104 0218 	add.w	r2, r4, #24
  409ee2:	6141      	str	r1, [r0, #20]
  409ee4:	e71a      	b.n	409d1c <_realloc_r+0x170>
  409ee6:	68a1      	ldr	r1, [r4, #8]
  409ee8:	2a24      	cmp	r2, #36	; 0x24
  409eea:	f8ca 1010 	str.w	r1, [sl, #16]
  409eee:	68e1      	ldr	r1, [r4, #12]
  409ef0:	f8ca 1014 	str.w	r1, [sl, #20]
  409ef4:	d00f      	beq.n	409f16 <_realloc_r+0x36a>
  409ef6:	3410      	adds	r4, #16
  409ef8:	f10a 0218 	add.w	r2, sl, #24
  409efc:	e744      	b.n	409d88 <_realloc_r+0x1dc>
  409efe:	6922      	ldr	r2, [r4, #16]
  409f00:	f10a 0320 	add.w	r3, sl, #32
  409f04:	f8ca 2018 	str.w	r2, [sl, #24]
  409f08:	6962      	ldr	r2, [r4, #20]
  409f0a:	3418      	adds	r4, #24
  409f0c:	f8ca 201c 	str.w	r2, [sl, #28]
  409f10:	e751      	b.n	409db6 <_realloc_r+0x20a>
  409f12:	463b      	mov	r3, r7
  409f14:	e791      	b.n	409e3a <_realloc_r+0x28e>
  409f16:	6921      	ldr	r1, [r4, #16]
  409f18:	f10a 0220 	add.w	r2, sl, #32
  409f1c:	f8ca 1018 	str.w	r1, [sl, #24]
  409f20:	6961      	ldr	r1, [r4, #20]
  409f22:	3418      	adds	r4, #24
  409f24:	f8ca 101c 	str.w	r1, [sl, #28]
  409f28:	e72e      	b.n	409d88 <_realloc_r+0x1dc>
  409f2a:	4621      	mov	r1, r4
  409f2c:	4638      	mov	r0, r7
  409f2e:	f8cd c004 	str.w	ip, [sp, #4]
  409f32:	f7ff f983 	bl	40923c <memmove>
  409f36:	f8dd c004 	ldr.w	ip, [sp, #4]
  409f3a:	e784      	b.n	409e46 <_realloc_r+0x29a>
  409f3c:	68a3      	ldr	r3, [r4, #8]
  409f3e:	2a24      	cmp	r2, #36	; 0x24
  409f40:	f8ca 3010 	str.w	r3, [sl, #16]
  409f44:	68e3      	ldr	r3, [r4, #12]
  409f46:	f8ca 3014 	str.w	r3, [sl, #20]
  409f4a:	d003      	beq.n	409f54 <_realloc_r+0x3a8>
  409f4c:	3410      	adds	r4, #16
  409f4e:	f10a 0318 	add.w	r3, sl, #24
  409f52:	e772      	b.n	409e3a <_realloc_r+0x28e>
  409f54:	6922      	ldr	r2, [r4, #16]
  409f56:	f10a 0320 	add.w	r3, sl, #32
  409f5a:	f8ca 2018 	str.w	r2, [sl, #24]
  409f5e:	6962      	ldr	r2, [r4, #20]
  409f60:	3418      	adds	r4, #24
  409f62:	f8ca 201c 	str.w	r2, [sl, #28]
  409f66:	e768      	b.n	409e3a <_realloc_r+0x28e>
  409f68:	20000590 	.word	0x20000590

00409f6c <__fpclassifyd>:
  409f6c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
  409f70:	b410      	push	{r4}
  409f72:	d008      	beq.n	409f86 <__fpclassifyd+0x1a>
  409f74:	4a0f      	ldr	r2, [pc, #60]	; (409fb4 <__fpclassifyd+0x48>)
  409f76:	f5a3 1480 	sub.w	r4, r3, #1048576	; 0x100000
  409f7a:	4294      	cmp	r4, r2
  409f7c:	d80a      	bhi.n	409f94 <__fpclassifyd+0x28>
  409f7e:	2004      	movs	r0, #4
  409f80:	f85d 4b04 	ldr.w	r4, [sp], #4
  409f84:	4770      	bx	lr
  409f86:	2800      	cmp	r0, #0
  409f88:	bf0c      	ite	eq
  409f8a:	2002      	moveq	r0, #2
  409f8c:	2003      	movne	r0, #3
  409f8e:	f85d 4b04 	ldr.w	r4, [sp], #4
  409f92:	4770      	bx	lr
  409f94:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
  409f98:	d201      	bcs.n	409f9e <__fpclassifyd+0x32>
  409f9a:	2003      	movs	r0, #3
  409f9c:	e7f7      	b.n	409f8e <__fpclassifyd+0x22>
  409f9e:	4a06      	ldr	r2, [pc, #24]	; (409fb8 <__fpclassifyd+0x4c>)
  409fa0:	4293      	cmp	r3, r2
  409fa2:	d001      	beq.n	409fa8 <__fpclassifyd+0x3c>
  409fa4:	2000      	movs	r0, #0
  409fa6:	e7f2      	b.n	409f8e <__fpclassifyd+0x22>
  409fa8:	f1d0 0001 	rsbs	r0, r0, #1
  409fac:	bf38      	it	cc
  409fae:	2000      	movcc	r0, #0
  409fb0:	e7ed      	b.n	409f8e <__fpclassifyd+0x22>
  409fb2:	bf00      	nop
  409fb4:	7fdfffff 	.word	0x7fdfffff
  409fb8:	7ff00000 	.word	0x7ff00000

00409fbc <_sbrk_r>:
  409fbc:	b538      	push	{r3, r4, r5, lr}
  409fbe:	4c07      	ldr	r4, [pc, #28]	; (409fdc <_sbrk_r+0x20>)
  409fc0:	2300      	movs	r3, #0
  409fc2:	4605      	mov	r5, r0
  409fc4:	4608      	mov	r0, r1
  409fc6:	6023      	str	r3, [r4, #0]
  409fc8:	f7f7 feac 	bl	401d24 <_sbrk>
  409fcc:	1c43      	adds	r3, r0, #1
  409fce:	d000      	beq.n	409fd2 <_sbrk_r+0x16>
  409fd0:	bd38      	pop	{r3, r4, r5, pc}
  409fd2:	6823      	ldr	r3, [r4, #0]
  409fd4:	2b00      	cmp	r3, #0
  409fd6:	d0fb      	beq.n	409fd0 <_sbrk_r+0x14>
  409fd8:	602b      	str	r3, [r5, #0]
  409fda:	bd38      	pop	{r3, r4, r5, pc}
  409fdc:	20000c64 	.word	0x20000c64

00409fe0 <nanf>:
  409fe0:	4800      	ldr	r0, [pc, #0]	; (409fe4 <nanf+0x4>)
  409fe2:	4770      	bx	lr
  409fe4:	7fc00000 	.word	0x7fc00000

00409fe8 <__sread>:
  409fe8:	b510      	push	{r4, lr}
  409fea:	460c      	mov	r4, r1
  409fec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  409ff0:	f000 fafc 	bl	40a5ec <_read_r>
  409ff4:	2800      	cmp	r0, #0
  409ff6:	db03      	blt.n	40a000 <__sread+0x18>
  409ff8:	6d23      	ldr	r3, [r4, #80]	; 0x50
  409ffa:	4403      	add	r3, r0
  409ffc:	6523      	str	r3, [r4, #80]	; 0x50
  409ffe:	bd10      	pop	{r4, pc}
  40a000:	89a3      	ldrh	r3, [r4, #12]
  40a002:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  40a006:	81a3      	strh	r3, [r4, #12]
  40a008:	bd10      	pop	{r4, pc}
  40a00a:	bf00      	nop

0040a00c <__swrite>:
  40a00c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40a010:	460c      	mov	r4, r1
  40a012:	8989      	ldrh	r1, [r1, #12]
  40a014:	461d      	mov	r5, r3
  40a016:	05cb      	lsls	r3, r1, #23
  40a018:	4616      	mov	r6, r2
  40a01a:	4607      	mov	r7, r0
  40a01c:	d506      	bpl.n	40a02c <__swrite+0x20>
  40a01e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40a022:	2200      	movs	r2, #0
  40a024:	2302      	movs	r3, #2
  40a026:	f000 facd 	bl	40a5c4 <_lseek_r>
  40a02a:	89a1      	ldrh	r1, [r4, #12]
  40a02c:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
  40a030:	81a1      	strh	r1, [r4, #12]
  40a032:	4638      	mov	r0, r7
  40a034:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40a038:	4632      	mov	r2, r6
  40a03a:	462b      	mov	r3, r5
  40a03c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40a040:	f000 b9a8 	b.w	40a394 <_write_r>

0040a044 <__sseek>:
  40a044:	b510      	push	{r4, lr}
  40a046:	460c      	mov	r4, r1
  40a048:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40a04c:	f000 faba 	bl	40a5c4 <_lseek_r>
  40a050:	89a3      	ldrh	r3, [r4, #12]
  40a052:	1c42      	adds	r2, r0, #1
  40a054:	bf0e      	itee	eq
  40a056:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  40a05a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  40a05e:	6520      	strne	r0, [r4, #80]	; 0x50
  40a060:	81a3      	strh	r3, [r4, #12]
  40a062:	bd10      	pop	{r4, pc}

0040a064 <__sclose>:
  40a064:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40a068:	f000 ba2c 	b.w	40a4c4 <_close_r>

0040a06c <strlen>:
  40a06c:	f020 0103 	bic.w	r1, r0, #3
  40a070:	f010 0003 	ands.w	r0, r0, #3
  40a074:	f1c0 0000 	rsb	r0, r0, #0
  40a078:	f851 3b04 	ldr.w	r3, [r1], #4
  40a07c:	f100 0c04 	add.w	ip, r0, #4
  40a080:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
  40a084:	f06f 0200 	mvn.w	r2, #0
  40a088:	bf1c      	itt	ne
  40a08a:	fa22 f20c 	lsrne.w	r2, r2, ip
  40a08e:	4313      	orrne	r3, r2
  40a090:	f04f 0c01 	mov.w	ip, #1
  40a094:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
  40a098:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
  40a09c:	eba3 020c 	sub.w	r2, r3, ip
  40a0a0:	ea22 0203 	bic.w	r2, r2, r3
  40a0a4:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
  40a0a8:	bf04      	itt	eq
  40a0aa:	f851 3b04 	ldreq.w	r3, [r1], #4
  40a0ae:	3004      	addeq	r0, #4
  40a0b0:	d0f4      	beq.n	40a09c <strlen+0x30>
  40a0b2:	f013 0fff 	tst.w	r3, #255	; 0xff
  40a0b6:	bf1f      	itttt	ne
  40a0b8:	3001      	addne	r0, #1
  40a0ba:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
  40a0be:	3001      	addne	r0, #1
  40a0c0:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
  40a0c4:	bf18      	it	ne
  40a0c6:	3001      	addne	r0, #1
  40a0c8:	4770      	bx	lr
  40a0ca:	bf00      	nop

0040a0cc <strncmp>:
  40a0cc:	b430      	push	{r4, r5}
  40a0ce:	2a00      	cmp	r2, #0
  40a0d0:	d04a      	beq.n	40a168 <strncmp+0x9c>
  40a0d2:	ea40 0301 	orr.w	r3, r0, r1
  40a0d6:	f013 0303 	ands.w	r3, r3, #3
  40a0da:	d12d      	bne.n	40a138 <strncmp+0x6c>
  40a0dc:	2a03      	cmp	r2, #3
  40a0de:	d92b      	bls.n	40a138 <strncmp+0x6c>
  40a0e0:	6804      	ldr	r4, [r0, #0]
  40a0e2:	680d      	ldr	r5, [r1, #0]
  40a0e4:	42ac      	cmp	r4, r5
  40a0e6:	d127      	bne.n	40a138 <strncmp+0x6c>
  40a0e8:	3a04      	subs	r2, #4
  40a0ea:	d03d      	beq.n	40a168 <strncmp+0x9c>
  40a0ec:	f1a4 3501 	sub.w	r5, r4, #16843009	; 0x1010101
  40a0f0:	ea25 0404 	bic.w	r4, r5, r4
  40a0f4:	f014 3f80 	tst.w	r4, #2155905152	; 0x80808080
  40a0f8:	d13c      	bne.n	40a174 <strncmp+0xa8>
  40a0fa:	460c      	mov	r4, r1
  40a0fc:	4603      	mov	r3, r0
  40a0fe:	e00e      	b.n	40a11e <strncmp+0x52>
  40a100:	685b      	ldr	r3, [r3, #4]
  40a102:	6864      	ldr	r4, [r4, #4]
  40a104:	f1a3 3501 	sub.w	r5, r3, #16843009	; 0x1010101
  40a108:	42a3      	cmp	r3, r4
  40a10a:	ea25 0503 	bic.w	r5, r5, r3
  40a10e:	d113      	bne.n	40a138 <strncmp+0x6c>
  40a110:	3a04      	subs	r2, #4
  40a112:	d029      	beq.n	40a168 <strncmp+0x9c>
  40a114:	f015 3f80 	tst.w	r5, #2155905152	; 0x80808080
  40a118:	d129      	bne.n	40a16e <strncmp+0xa2>
  40a11a:	4603      	mov	r3, r0
  40a11c:	460c      	mov	r4, r1
  40a11e:	2a03      	cmp	r2, #3
  40a120:	f100 0004 	add.w	r0, r0, #4
  40a124:	f101 0104 	add.w	r1, r1, #4
  40a128:	d8ea      	bhi.n	40a100 <strncmp+0x34>
  40a12a:	1e55      	subs	r5, r2, #1
  40a12c:	b92a      	cbnz	r2, 40a13a <strncmp+0x6e>
  40a12e:	7918      	ldrb	r0, [r3, #4]
  40a130:	7922      	ldrb	r2, [r4, #4]
  40a132:	1a80      	subs	r0, r0, r2
  40a134:	bc30      	pop	{r4, r5}
  40a136:	4770      	bx	lr
  40a138:	1e55      	subs	r5, r2, #1
  40a13a:	7803      	ldrb	r3, [r0, #0]
  40a13c:	780a      	ldrb	r2, [r1, #0]
  40a13e:	4293      	cmp	r3, r2
  40a140:	d11a      	bne.n	40a178 <strncmp+0xac>
  40a142:	b1dd      	cbz	r5, 40a17c <strncmp+0xb0>
  40a144:	b1b3      	cbz	r3, 40a174 <strncmp+0xa8>
  40a146:	1c6c      	adds	r4, r5, #1
  40a148:	440c      	add	r4, r1
  40a14a:	1c8b      	adds	r3, r1, #2
  40a14c:	4601      	mov	r1, r0
  40a14e:	e004      	b.n	40a15a <strncmp+0x8e>
  40a150:	42a3      	cmp	r3, r4
  40a152:	d00c      	beq.n	40a16e <strncmp+0xa2>
  40a154:	3301      	adds	r3, #1
  40a156:	2800      	cmp	r0, #0
  40a158:	d0ec      	beq.n	40a134 <strncmp+0x68>
  40a15a:	f811 0f01 	ldrb.w	r0, [r1, #1]!
  40a15e:	f813 2c01 	ldrb.w	r2, [r3, #-1]
  40a162:	4290      	cmp	r0, r2
  40a164:	d0f4      	beq.n	40a150 <strncmp+0x84>
  40a166:	e7e4      	b.n	40a132 <strncmp+0x66>
  40a168:	4610      	mov	r0, r2
  40a16a:	bc30      	pop	{r4, r5}
  40a16c:	4770      	bx	lr
  40a16e:	2000      	movs	r0, #0
  40a170:	bc30      	pop	{r4, r5}
  40a172:	4770      	bx	lr
  40a174:	4618      	mov	r0, r3
  40a176:	e7dd      	b.n	40a134 <strncmp+0x68>
  40a178:	4618      	mov	r0, r3
  40a17a:	e7da      	b.n	40a132 <strncmp+0x66>
  40a17c:	4628      	mov	r0, r5
  40a17e:	e7d9      	b.n	40a134 <strncmp+0x68>

0040a180 <__ssprint_r>:
  40a180:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40a184:	6894      	ldr	r4, [r2, #8]
  40a186:	b083      	sub	sp, #12
  40a188:	4692      	mov	sl, r2
  40a18a:	4680      	mov	r8, r0
  40a18c:	460d      	mov	r5, r1
  40a18e:	6816      	ldr	r6, [r2, #0]
  40a190:	2c00      	cmp	r4, #0
  40a192:	d06f      	beq.n	40a274 <__ssprint_r+0xf4>
  40a194:	f04f 0b00 	mov.w	fp, #0
  40a198:	6808      	ldr	r0, [r1, #0]
  40a19a:	688b      	ldr	r3, [r1, #8]
  40a19c:	465c      	mov	r4, fp
  40a19e:	2c00      	cmp	r4, #0
  40a1a0:	d043      	beq.n	40a22a <__ssprint_r+0xaa>
  40a1a2:	429c      	cmp	r4, r3
  40a1a4:	461f      	mov	r7, r3
  40a1a6:	d345      	bcc.n	40a234 <__ssprint_r+0xb4>
  40a1a8:	89ab      	ldrh	r3, [r5, #12]
  40a1aa:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40a1ae:	d044      	beq.n	40a23a <__ssprint_r+0xba>
  40a1b0:	696f      	ldr	r7, [r5, #20]
  40a1b2:	6929      	ldr	r1, [r5, #16]
  40a1b4:	eb07 0747 	add.w	r7, r7, r7, lsl #1
  40a1b8:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
  40a1bc:	ebc1 0900 	rsb	r9, r1, r0
  40a1c0:	1c62      	adds	r2, r4, #1
  40a1c2:	107f      	asrs	r7, r7, #1
  40a1c4:	444a      	add	r2, r9
  40a1c6:	4297      	cmp	r7, r2
  40a1c8:	bf34      	ite	cc
  40a1ca:	4617      	movcc	r7, r2
  40a1cc:	463a      	movcs	r2, r7
  40a1ce:	055b      	lsls	r3, r3, #21
  40a1d0:	d535      	bpl.n	40a23e <__ssprint_r+0xbe>
  40a1d2:	4611      	mov	r1, r2
  40a1d4:	4640      	mov	r0, r8
  40a1d6:	f7fe fcd5 	bl	408b84 <_malloc_r>
  40a1da:	2800      	cmp	r0, #0
  40a1dc:	d039      	beq.n	40a252 <__ssprint_r+0xd2>
  40a1de:	6929      	ldr	r1, [r5, #16]
  40a1e0:	464a      	mov	r2, r9
  40a1e2:	9001      	str	r0, [sp, #4]
  40a1e4:	f7fe ffb4 	bl	409150 <memcpy>
  40a1e8:	89aa      	ldrh	r2, [r5, #12]
  40a1ea:	9b01      	ldr	r3, [sp, #4]
  40a1ec:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  40a1f0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  40a1f4:	81aa      	strh	r2, [r5, #12]
  40a1f6:	ebc9 0207 	rsb	r2, r9, r7
  40a1fa:	eb03 0009 	add.w	r0, r3, r9
  40a1fe:	616f      	str	r7, [r5, #20]
  40a200:	612b      	str	r3, [r5, #16]
  40a202:	6028      	str	r0, [r5, #0]
  40a204:	60aa      	str	r2, [r5, #8]
  40a206:	4627      	mov	r7, r4
  40a208:	46a1      	mov	r9, r4
  40a20a:	464a      	mov	r2, r9
  40a20c:	4659      	mov	r1, fp
  40a20e:	f7ff f815 	bl	40923c <memmove>
  40a212:	f8da 2008 	ldr.w	r2, [sl, #8]
  40a216:	68ab      	ldr	r3, [r5, #8]
  40a218:	6828      	ldr	r0, [r5, #0]
  40a21a:	1bdb      	subs	r3, r3, r7
  40a21c:	4448      	add	r0, r9
  40a21e:	1b14      	subs	r4, r2, r4
  40a220:	60ab      	str	r3, [r5, #8]
  40a222:	6028      	str	r0, [r5, #0]
  40a224:	f8ca 4008 	str.w	r4, [sl, #8]
  40a228:	b324      	cbz	r4, 40a274 <__ssprint_r+0xf4>
  40a22a:	f8d6 b000 	ldr.w	fp, [r6]
  40a22e:	6874      	ldr	r4, [r6, #4]
  40a230:	3608      	adds	r6, #8
  40a232:	e7b4      	b.n	40a19e <__ssprint_r+0x1e>
  40a234:	4627      	mov	r7, r4
  40a236:	46a1      	mov	r9, r4
  40a238:	e7e7      	b.n	40a20a <__ssprint_r+0x8a>
  40a23a:	46b9      	mov	r9, r7
  40a23c:	e7e5      	b.n	40a20a <__ssprint_r+0x8a>
  40a23e:	4640      	mov	r0, r8
  40a240:	f7ff fcb4 	bl	409bac <_realloc_r>
  40a244:	4603      	mov	r3, r0
  40a246:	2800      	cmp	r0, #0
  40a248:	d1d5      	bne.n	40a1f6 <__ssprint_r+0x76>
  40a24a:	4640      	mov	r0, r8
  40a24c:	6929      	ldr	r1, [r5, #16]
  40a24e:	f7fd fde7 	bl	407e20 <_free_r>
  40a252:	89aa      	ldrh	r2, [r5, #12]
  40a254:	230c      	movs	r3, #12
  40a256:	f8c8 3000 	str.w	r3, [r8]
  40a25a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  40a25e:	2300      	movs	r3, #0
  40a260:	f04f 30ff 	mov.w	r0, #4294967295
  40a264:	81aa      	strh	r2, [r5, #12]
  40a266:	f8ca 3008 	str.w	r3, [sl, #8]
  40a26a:	f8ca 3004 	str.w	r3, [sl, #4]
  40a26e:	b003      	add	sp, #12
  40a270:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a274:	4620      	mov	r0, r4
  40a276:	f8ca 4004 	str.w	r4, [sl, #4]
  40a27a:	b003      	add	sp, #12
  40a27c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0040a280 <__swbuf_r>:
  40a280:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40a282:	460d      	mov	r5, r1
  40a284:	4614      	mov	r4, r2
  40a286:	4607      	mov	r7, r0
  40a288:	b110      	cbz	r0, 40a290 <__swbuf_r+0x10>
  40a28a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40a28c:	2b00      	cmp	r3, #0
  40a28e:	d048      	beq.n	40a322 <__swbuf_r+0xa2>
  40a290:	89a2      	ldrh	r2, [r4, #12]
  40a292:	69a0      	ldr	r0, [r4, #24]
  40a294:	b293      	uxth	r3, r2
  40a296:	60a0      	str	r0, [r4, #8]
  40a298:	0718      	lsls	r0, r3, #28
  40a29a:	d538      	bpl.n	40a30e <__swbuf_r+0x8e>
  40a29c:	6926      	ldr	r6, [r4, #16]
  40a29e:	2e00      	cmp	r6, #0
  40a2a0:	d035      	beq.n	40a30e <__swbuf_r+0x8e>
  40a2a2:	0499      	lsls	r1, r3, #18
  40a2a4:	b2ed      	uxtb	r5, r5
  40a2a6:	d515      	bpl.n	40a2d4 <__swbuf_r+0x54>
  40a2a8:	6823      	ldr	r3, [r4, #0]
  40a2aa:	6962      	ldr	r2, [r4, #20]
  40a2ac:	1b9e      	subs	r6, r3, r6
  40a2ae:	4296      	cmp	r6, r2
  40a2b0:	da1c      	bge.n	40a2ec <__swbuf_r+0x6c>
  40a2b2:	3601      	adds	r6, #1
  40a2b4:	68a2      	ldr	r2, [r4, #8]
  40a2b6:	1c59      	adds	r1, r3, #1
  40a2b8:	3a01      	subs	r2, #1
  40a2ba:	60a2      	str	r2, [r4, #8]
  40a2bc:	6021      	str	r1, [r4, #0]
  40a2be:	701d      	strb	r5, [r3, #0]
  40a2c0:	6963      	ldr	r3, [r4, #20]
  40a2c2:	42b3      	cmp	r3, r6
  40a2c4:	d01a      	beq.n	40a2fc <__swbuf_r+0x7c>
  40a2c6:	89a3      	ldrh	r3, [r4, #12]
  40a2c8:	07db      	lsls	r3, r3, #31
  40a2ca:	d501      	bpl.n	40a2d0 <__swbuf_r+0x50>
  40a2cc:	2d0a      	cmp	r5, #10
  40a2ce:	d015      	beq.n	40a2fc <__swbuf_r+0x7c>
  40a2d0:	4628      	mov	r0, r5
  40a2d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40a2d4:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40a2d6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  40a2da:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  40a2de:	6663      	str	r3, [r4, #100]	; 0x64
  40a2e0:	6823      	ldr	r3, [r4, #0]
  40a2e2:	81a2      	strh	r2, [r4, #12]
  40a2e4:	6962      	ldr	r2, [r4, #20]
  40a2e6:	1b9e      	subs	r6, r3, r6
  40a2e8:	4296      	cmp	r6, r2
  40a2ea:	dbe2      	blt.n	40a2b2 <__swbuf_r+0x32>
  40a2ec:	4638      	mov	r0, r7
  40a2ee:	4621      	mov	r1, r4
  40a2f0:	f7fd fc36 	bl	407b60 <_fflush_r>
  40a2f4:	b940      	cbnz	r0, 40a308 <__swbuf_r+0x88>
  40a2f6:	6823      	ldr	r3, [r4, #0]
  40a2f8:	2601      	movs	r6, #1
  40a2fa:	e7db      	b.n	40a2b4 <__swbuf_r+0x34>
  40a2fc:	4638      	mov	r0, r7
  40a2fe:	4621      	mov	r1, r4
  40a300:	f7fd fc2e 	bl	407b60 <_fflush_r>
  40a304:	2800      	cmp	r0, #0
  40a306:	d0e3      	beq.n	40a2d0 <__swbuf_r+0x50>
  40a308:	f04f 30ff 	mov.w	r0, #4294967295
  40a30c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40a30e:	4638      	mov	r0, r7
  40a310:	4621      	mov	r1, r4
  40a312:	f7fc fb59 	bl	4069c8 <__swsetup_r>
  40a316:	2800      	cmp	r0, #0
  40a318:	d1f6      	bne.n	40a308 <__swbuf_r+0x88>
  40a31a:	89a2      	ldrh	r2, [r4, #12]
  40a31c:	6926      	ldr	r6, [r4, #16]
  40a31e:	b293      	uxth	r3, r2
  40a320:	e7bf      	b.n	40a2a2 <__swbuf_r+0x22>
  40a322:	f7fd fc39 	bl	407b98 <__sinit>
  40a326:	e7b3      	b.n	40a290 <__swbuf_r+0x10>

0040a328 <_wcrtomb_r>:
  40a328:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40a32c:	461e      	mov	r6, r3
  40a32e:	b086      	sub	sp, #24
  40a330:	460c      	mov	r4, r1
  40a332:	4605      	mov	r5, r0
  40a334:	4617      	mov	r7, r2
  40a336:	4b0f      	ldr	r3, [pc, #60]	; (40a374 <_wcrtomb_r+0x4c>)
  40a338:	b191      	cbz	r1, 40a360 <_wcrtomb_r+0x38>
  40a33a:	f8d3 8000 	ldr.w	r8, [r3]
  40a33e:	f7fe fb9b 	bl	408a78 <__locale_charset>
  40a342:	9600      	str	r6, [sp, #0]
  40a344:	4603      	mov	r3, r0
  40a346:	4621      	mov	r1, r4
  40a348:	463a      	mov	r2, r7
  40a34a:	4628      	mov	r0, r5
  40a34c:	47c0      	blx	r8
  40a34e:	1c43      	adds	r3, r0, #1
  40a350:	d103      	bne.n	40a35a <_wcrtomb_r+0x32>
  40a352:	2200      	movs	r2, #0
  40a354:	238a      	movs	r3, #138	; 0x8a
  40a356:	6032      	str	r2, [r6, #0]
  40a358:	602b      	str	r3, [r5, #0]
  40a35a:	b006      	add	sp, #24
  40a35c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40a360:	681f      	ldr	r7, [r3, #0]
  40a362:	f7fe fb89 	bl	408a78 <__locale_charset>
  40a366:	9600      	str	r6, [sp, #0]
  40a368:	4603      	mov	r3, r0
  40a36a:	4622      	mov	r2, r4
  40a36c:	4628      	mov	r0, r5
  40a36e:	a903      	add	r1, sp, #12
  40a370:	47b8      	blx	r7
  40a372:	e7ec      	b.n	40a34e <_wcrtomb_r+0x26>
  40a374:	200009a0 	.word	0x200009a0

0040a378 <__ascii_wctomb>:
  40a378:	b121      	cbz	r1, 40a384 <__ascii_wctomb+0xc>
  40a37a:	2aff      	cmp	r2, #255	; 0xff
  40a37c:	d804      	bhi.n	40a388 <__ascii_wctomb+0x10>
  40a37e:	700a      	strb	r2, [r1, #0]
  40a380:	2001      	movs	r0, #1
  40a382:	4770      	bx	lr
  40a384:	4608      	mov	r0, r1
  40a386:	4770      	bx	lr
  40a388:	238a      	movs	r3, #138	; 0x8a
  40a38a:	6003      	str	r3, [r0, #0]
  40a38c:	f04f 30ff 	mov.w	r0, #4294967295
  40a390:	4770      	bx	lr
  40a392:	bf00      	nop

0040a394 <_write_r>:
  40a394:	b570      	push	{r4, r5, r6, lr}
  40a396:	4c08      	ldr	r4, [pc, #32]	; (40a3b8 <_write_r+0x24>)
  40a398:	4606      	mov	r6, r0
  40a39a:	2500      	movs	r5, #0
  40a39c:	4608      	mov	r0, r1
  40a39e:	4611      	mov	r1, r2
  40a3a0:	461a      	mov	r2, r3
  40a3a2:	6025      	str	r5, [r4, #0]
  40a3a4:	f7f6 ffb8 	bl	401318 <_write>
  40a3a8:	1c43      	adds	r3, r0, #1
  40a3aa:	d000      	beq.n	40a3ae <_write_r+0x1a>
  40a3ac:	bd70      	pop	{r4, r5, r6, pc}
  40a3ae:	6823      	ldr	r3, [r4, #0]
  40a3b0:	2b00      	cmp	r3, #0
  40a3b2:	d0fb      	beq.n	40a3ac <_write_r+0x18>
  40a3b4:	6033      	str	r3, [r6, #0]
  40a3b6:	bd70      	pop	{r4, r5, r6, pc}
  40a3b8:	20000c64 	.word	0x20000c64

0040a3bc <__register_exitproc>:
  40a3bc:	b5f0      	push	{r4, r5, r6, r7, lr}
  40a3be:	4c27      	ldr	r4, [pc, #156]	; (40a45c <__register_exitproc+0xa0>)
  40a3c0:	b085      	sub	sp, #20
  40a3c2:	6826      	ldr	r6, [r4, #0]
  40a3c4:	4607      	mov	r7, r0
  40a3c6:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
  40a3ca:	2c00      	cmp	r4, #0
  40a3cc:	d040      	beq.n	40a450 <__register_exitproc+0x94>
  40a3ce:	6865      	ldr	r5, [r4, #4]
  40a3d0:	2d1f      	cmp	r5, #31
  40a3d2:	dd1e      	ble.n	40a412 <__register_exitproc+0x56>
  40a3d4:	4822      	ldr	r0, [pc, #136]	; (40a460 <__register_exitproc+0xa4>)
  40a3d6:	b918      	cbnz	r0, 40a3e0 <__register_exitproc+0x24>
  40a3d8:	f04f 30ff 	mov.w	r0, #4294967295
  40a3dc:	b005      	add	sp, #20
  40a3de:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40a3e0:	f44f 70c8 	mov.w	r0, #400	; 0x190
  40a3e4:	9103      	str	r1, [sp, #12]
  40a3e6:	9202      	str	r2, [sp, #8]
  40a3e8:	9301      	str	r3, [sp, #4]
  40a3ea:	f7fe fbc3 	bl	408b74 <malloc>
  40a3ee:	9903      	ldr	r1, [sp, #12]
  40a3f0:	4604      	mov	r4, r0
  40a3f2:	9a02      	ldr	r2, [sp, #8]
  40a3f4:	9b01      	ldr	r3, [sp, #4]
  40a3f6:	2800      	cmp	r0, #0
  40a3f8:	d0ee      	beq.n	40a3d8 <__register_exitproc+0x1c>
  40a3fa:	f8d6 5148 	ldr.w	r5, [r6, #328]	; 0x148
  40a3fe:	2000      	movs	r0, #0
  40a400:	6025      	str	r5, [r4, #0]
  40a402:	6060      	str	r0, [r4, #4]
  40a404:	4605      	mov	r5, r0
  40a406:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
  40a40a:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
  40a40e:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
  40a412:	b93f      	cbnz	r7, 40a424 <__register_exitproc+0x68>
  40a414:	1c6b      	adds	r3, r5, #1
  40a416:	2000      	movs	r0, #0
  40a418:	3502      	adds	r5, #2
  40a41a:	6063      	str	r3, [r4, #4]
  40a41c:	f844 1025 	str.w	r1, [r4, r5, lsl #2]
  40a420:	b005      	add	sp, #20
  40a422:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40a424:	2601      	movs	r6, #1
  40a426:	40ae      	lsls	r6, r5
  40a428:	eb04 0085 	add.w	r0, r4, r5, lsl #2
  40a42c:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
  40a430:	f8d4 2188 	ldr.w	r2, [r4, #392]	; 0x188
  40a434:	2f02      	cmp	r7, #2
  40a436:	ea42 0206 	orr.w	r2, r2, r6
  40a43a:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
  40a43e:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
  40a442:	d1e7      	bne.n	40a414 <__register_exitproc+0x58>
  40a444:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
  40a448:	431e      	orrs	r6, r3
  40a44a:	f8c4 618c 	str.w	r6, [r4, #396]	; 0x18c
  40a44e:	e7e1      	b.n	40a414 <__register_exitproc+0x58>
  40a450:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
  40a454:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
  40a458:	e7b9      	b.n	40a3ce <__register_exitproc+0x12>
  40a45a:	bf00      	nop
  40a45c:	0040acc8 	.word	0x0040acc8
  40a460:	00408b75 	.word	0x00408b75

0040a464 <_calloc_r>:
  40a464:	b510      	push	{r4, lr}
  40a466:	fb02 f101 	mul.w	r1, r2, r1
  40a46a:	f7fe fb8b 	bl	408b84 <_malloc_r>
  40a46e:	4604      	mov	r4, r0
  40a470:	b168      	cbz	r0, 40a48e <_calloc_r+0x2a>
  40a472:	f850 2c04 	ldr.w	r2, [r0, #-4]
  40a476:	f022 0203 	bic.w	r2, r2, #3
  40a47a:	3a04      	subs	r2, #4
  40a47c:	2a24      	cmp	r2, #36	; 0x24
  40a47e:	d818      	bhi.n	40a4b2 <_calloc_r+0x4e>
  40a480:	2a13      	cmp	r2, #19
  40a482:	d806      	bhi.n	40a492 <_calloc_r+0x2e>
  40a484:	4603      	mov	r3, r0
  40a486:	2200      	movs	r2, #0
  40a488:	601a      	str	r2, [r3, #0]
  40a48a:	605a      	str	r2, [r3, #4]
  40a48c:	609a      	str	r2, [r3, #8]
  40a48e:	4620      	mov	r0, r4
  40a490:	bd10      	pop	{r4, pc}
  40a492:	2300      	movs	r3, #0
  40a494:	2a1b      	cmp	r2, #27
  40a496:	6003      	str	r3, [r0, #0]
  40a498:	6043      	str	r3, [r0, #4]
  40a49a:	d90f      	bls.n	40a4bc <_calloc_r+0x58>
  40a49c:	2a24      	cmp	r2, #36	; 0x24
  40a49e:	6083      	str	r3, [r0, #8]
  40a4a0:	60c3      	str	r3, [r0, #12]
  40a4a2:	bf05      	ittet	eq
  40a4a4:	6103      	streq	r3, [r0, #16]
  40a4a6:	6143      	streq	r3, [r0, #20]
  40a4a8:	f100 0310 	addne.w	r3, r0, #16
  40a4ac:	f100 0318 	addeq.w	r3, r0, #24
  40a4b0:	e7e9      	b.n	40a486 <_calloc_r+0x22>
  40a4b2:	2100      	movs	r1, #0
  40a4b4:	f7f9 f896 	bl	4035e4 <memset>
  40a4b8:	4620      	mov	r0, r4
  40a4ba:	bd10      	pop	{r4, pc}
  40a4bc:	f100 0308 	add.w	r3, r0, #8
  40a4c0:	e7e1      	b.n	40a486 <_calloc_r+0x22>
  40a4c2:	bf00      	nop

0040a4c4 <_close_r>:
  40a4c4:	b538      	push	{r3, r4, r5, lr}
  40a4c6:	4c07      	ldr	r4, [pc, #28]	; (40a4e4 <_close_r+0x20>)
  40a4c8:	2300      	movs	r3, #0
  40a4ca:	4605      	mov	r5, r0
  40a4cc:	4608      	mov	r0, r1
  40a4ce:	6023      	str	r3, [r4, #0]
  40a4d0:	f7f7 fc42 	bl	401d58 <_close>
  40a4d4:	1c43      	adds	r3, r0, #1
  40a4d6:	d000      	beq.n	40a4da <_close_r+0x16>
  40a4d8:	bd38      	pop	{r3, r4, r5, pc}
  40a4da:	6823      	ldr	r3, [r4, #0]
  40a4dc:	2b00      	cmp	r3, #0
  40a4de:	d0fb      	beq.n	40a4d8 <_close_r+0x14>
  40a4e0:	602b      	str	r3, [r5, #0]
  40a4e2:	bd38      	pop	{r3, r4, r5, pc}
  40a4e4:	20000c64 	.word	0x20000c64

0040a4e8 <_fclose_r>:
  40a4e8:	b570      	push	{r4, r5, r6, lr}
  40a4ea:	460c      	mov	r4, r1
  40a4ec:	4605      	mov	r5, r0
  40a4ee:	b131      	cbz	r1, 40a4fe <_fclose_r+0x16>
  40a4f0:	b110      	cbz	r0, 40a4f8 <_fclose_r+0x10>
  40a4f2:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40a4f4:	2b00      	cmp	r3, #0
  40a4f6:	d02f      	beq.n	40a558 <_fclose_r+0x70>
  40a4f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40a4fc:	b90b      	cbnz	r3, 40a502 <_fclose_r+0x1a>
  40a4fe:	2000      	movs	r0, #0
  40a500:	bd70      	pop	{r4, r5, r6, pc}
  40a502:	4628      	mov	r0, r5
  40a504:	4621      	mov	r1, r4
  40a506:	f7fd fb2b 	bl	407b60 <_fflush_r>
  40a50a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  40a50c:	4606      	mov	r6, r0
  40a50e:	b133      	cbz	r3, 40a51e <_fclose_r+0x36>
  40a510:	4628      	mov	r0, r5
  40a512:	69e1      	ldr	r1, [r4, #28]
  40a514:	4798      	blx	r3
  40a516:	2800      	cmp	r0, #0
  40a518:	bfb8      	it	lt
  40a51a:	f04f 36ff 	movlt.w	r6, #4294967295
  40a51e:	89a3      	ldrh	r3, [r4, #12]
  40a520:	061b      	lsls	r3, r3, #24
  40a522:	d41c      	bmi.n	40a55e <_fclose_r+0x76>
  40a524:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40a526:	b141      	cbz	r1, 40a53a <_fclose_r+0x52>
  40a528:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40a52c:	4299      	cmp	r1, r3
  40a52e:	d002      	beq.n	40a536 <_fclose_r+0x4e>
  40a530:	4628      	mov	r0, r5
  40a532:	f7fd fc75 	bl	407e20 <_free_r>
  40a536:	2300      	movs	r3, #0
  40a538:	6323      	str	r3, [r4, #48]	; 0x30
  40a53a:	6c61      	ldr	r1, [r4, #68]	; 0x44
  40a53c:	b121      	cbz	r1, 40a548 <_fclose_r+0x60>
  40a53e:	4628      	mov	r0, r5
  40a540:	f7fd fc6e 	bl	407e20 <_free_r>
  40a544:	2300      	movs	r3, #0
  40a546:	6463      	str	r3, [r4, #68]	; 0x44
  40a548:	f7fd fba0 	bl	407c8c <__sfp_lock_acquire>
  40a54c:	2300      	movs	r3, #0
  40a54e:	81a3      	strh	r3, [r4, #12]
  40a550:	f7fd fb9e 	bl	407c90 <__sfp_lock_release>
  40a554:	4630      	mov	r0, r6
  40a556:	bd70      	pop	{r4, r5, r6, pc}
  40a558:	f7fd fb1e 	bl	407b98 <__sinit>
  40a55c:	e7cc      	b.n	40a4f8 <_fclose_r+0x10>
  40a55e:	4628      	mov	r0, r5
  40a560:	6921      	ldr	r1, [r4, #16]
  40a562:	f7fd fc5d 	bl	407e20 <_free_r>
  40a566:	e7dd      	b.n	40a524 <_fclose_r+0x3c>

0040a568 <fclose>:
  40a568:	4b02      	ldr	r3, [pc, #8]	; (40a574 <fclose+0xc>)
  40a56a:	4601      	mov	r1, r0
  40a56c:	6818      	ldr	r0, [r3, #0]
  40a56e:	f7ff bfbb 	b.w	40a4e8 <_fclose_r>
  40a572:	bf00      	nop
  40a574:	20000530 	.word	0x20000530

0040a578 <_fstat_r>:
  40a578:	b538      	push	{r3, r4, r5, lr}
  40a57a:	4c08      	ldr	r4, [pc, #32]	; (40a59c <_fstat_r+0x24>)
  40a57c:	2300      	movs	r3, #0
  40a57e:	4605      	mov	r5, r0
  40a580:	4608      	mov	r0, r1
  40a582:	4611      	mov	r1, r2
  40a584:	6023      	str	r3, [r4, #0]
  40a586:	f7f7 fbeb 	bl	401d60 <_fstat>
  40a58a:	1c43      	adds	r3, r0, #1
  40a58c:	d000      	beq.n	40a590 <_fstat_r+0x18>
  40a58e:	bd38      	pop	{r3, r4, r5, pc}
  40a590:	6823      	ldr	r3, [r4, #0]
  40a592:	2b00      	cmp	r3, #0
  40a594:	d0fb      	beq.n	40a58e <_fstat_r+0x16>
  40a596:	602b      	str	r3, [r5, #0]
  40a598:	bd38      	pop	{r3, r4, r5, pc}
  40a59a:	bf00      	nop
  40a59c:	20000c64 	.word	0x20000c64

0040a5a0 <_isatty_r>:
  40a5a0:	b538      	push	{r3, r4, r5, lr}
  40a5a2:	4c07      	ldr	r4, [pc, #28]	; (40a5c0 <_isatty_r+0x20>)
  40a5a4:	2300      	movs	r3, #0
  40a5a6:	4605      	mov	r5, r0
  40a5a8:	4608      	mov	r0, r1
  40a5aa:	6023      	str	r3, [r4, #0]
  40a5ac:	f7f7 fbde 	bl	401d6c <_isatty>
  40a5b0:	1c43      	adds	r3, r0, #1
  40a5b2:	d000      	beq.n	40a5b6 <_isatty_r+0x16>
  40a5b4:	bd38      	pop	{r3, r4, r5, pc}
  40a5b6:	6823      	ldr	r3, [r4, #0]
  40a5b8:	2b00      	cmp	r3, #0
  40a5ba:	d0fb      	beq.n	40a5b4 <_isatty_r+0x14>
  40a5bc:	602b      	str	r3, [r5, #0]
  40a5be:	bd38      	pop	{r3, r4, r5, pc}
  40a5c0:	20000c64 	.word	0x20000c64

0040a5c4 <_lseek_r>:
  40a5c4:	b570      	push	{r4, r5, r6, lr}
  40a5c6:	4c08      	ldr	r4, [pc, #32]	; (40a5e8 <_lseek_r+0x24>)
  40a5c8:	4606      	mov	r6, r0
  40a5ca:	2500      	movs	r5, #0
  40a5cc:	4608      	mov	r0, r1
  40a5ce:	4611      	mov	r1, r2
  40a5d0:	461a      	mov	r2, r3
  40a5d2:	6025      	str	r5, [r4, #0]
  40a5d4:	f7f7 fbcc 	bl	401d70 <_lseek>
  40a5d8:	1c43      	adds	r3, r0, #1
  40a5da:	d000      	beq.n	40a5de <_lseek_r+0x1a>
  40a5dc:	bd70      	pop	{r4, r5, r6, pc}
  40a5de:	6823      	ldr	r3, [r4, #0]
  40a5e0:	2b00      	cmp	r3, #0
  40a5e2:	d0fb      	beq.n	40a5dc <_lseek_r+0x18>
  40a5e4:	6033      	str	r3, [r6, #0]
  40a5e6:	bd70      	pop	{r4, r5, r6, pc}
  40a5e8:	20000c64 	.word	0x20000c64

0040a5ec <_read_r>:
  40a5ec:	b570      	push	{r4, r5, r6, lr}
  40a5ee:	4c08      	ldr	r4, [pc, #32]	; (40a610 <_read_r+0x24>)
  40a5f0:	4606      	mov	r6, r0
  40a5f2:	2500      	movs	r5, #0
  40a5f4:	4608      	mov	r0, r1
  40a5f6:	4611      	mov	r1, r2
  40a5f8:	461a      	mov	r2, r3
  40a5fa:	6025      	str	r5, [r4, #0]
  40a5fc:	f7f5 fd8c 	bl	400118 <_read>
  40a600:	1c43      	adds	r3, r0, #1
  40a602:	d000      	beq.n	40a606 <_read_r+0x1a>
  40a604:	bd70      	pop	{r4, r5, r6, pc}
  40a606:	6823      	ldr	r3, [r4, #0]
  40a608:	2b00      	cmp	r3, #0
  40a60a:	d0fb      	beq.n	40a604 <_read_r+0x18>
  40a60c:	6033      	str	r3, [r6, #0]
  40a60e:	bd70      	pop	{r4, r5, r6, pc}
  40a610:	20000c64 	.word	0x20000c64

0040a614 <__aeabi_d2iz>:
  40a614:	ea4f 0241 	mov.w	r2, r1, lsl #1
  40a618:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  40a61c:	d215      	bcs.n	40a64a <__aeabi_d2iz+0x36>
  40a61e:	d511      	bpl.n	40a644 <__aeabi_d2iz+0x30>
  40a620:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  40a624:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  40a628:	d912      	bls.n	40a650 <__aeabi_d2iz+0x3c>
  40a62a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40a62e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40a632:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  40a636:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40a63a:	fa23 f002 	lsr.w	r0, r3, r2
  40a63e:	bf18      	it	ne
  40a640:	4240      	negne	r0, r0
  40a642:	4770      	bx	lr
  40a644:	f04f 0000 	mov.w	r0, #0
  40a648:	4770      	bx	lr
  40a64a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40a64e:	d105      	bne.n	40a65c <__aeabi_d2iz+0x48>
  40a650:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  40a654:	bf08      	it	eq
  40a656:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40a65a:	4770      	bx	lr
  40a65c:	f04f 0000 	mov.w	r0, #0
  40a660:	4770      	bx	lr
  40a662:	bf00      	nop

0040a664 <__aeabi_uldivmod>:
  40a664:	b94b      	cbnz	r3, 40a67a <__aeabi_uldivmod+0x16>
  40a666:	b942      	cbnz	r2, 40a67a <__aeabi_uldivmod+0x16>
  40a668:	2900      	cmp	r1, #0
  40a66a:	bf08      	it	eq
  40a66c:	2800      	cmpeq	r0, #0
  40a66e:	d002      	beq.n	40a676 <__aeabi_uldivmod+0x12>
  40a670:	f04f 31ff 	mov.w	r1, #4294967295
  40a674:	4608      	mov	r0, r1
  40a676:	f000 b83b 	b.w	40a6f0 <__aeabi_idiv0>
  40a67a:	b082      	sub	sp, #8
  40a67c:	46ec      	mov	ip, sp
  40a67e:	e92d 5000 	stmdb	sp!, {ip, lr}
  40a682:	f000 f81d 	bl	40a6c0 <__gnu_uldivmod_helper>
  40a686:	f8dd e004 	ldr.w	lr, [sp, #4]
  40a68a:	b002      	add	sp, #8
  40a68c:	bc0c      	pop	{r2, r3}
  40a68e:	4770      	bx	lr

0040a690 <__gnu_ldivmod_helper>:
  40a690:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
  40a694:	9e08      	ldr	r6, [sp, #32]
  40a696:	4614      	mov	r4, r2
  40a698:	461d      	mov	r5, r3
  40a69a:	4680      	mov	r8, r0
  40a69c:	4689      	mov	r9, r1
  40a69e:	f000 f829 	bl	40a6f4 <__divdi3>
  40a6a2:	fb04 f301 	mul.w	r3, r4, r1
  40a6a6:	fba4 ab00 	umull	sl, fp, r4, r0
  40a6aa:	fb00 3205 	mla	r2, r0, r5, r3
  40a6ae:	4493      	add	fp, r2
  40a6b0:	ebb8 080a 	subs.w	r8, r8, sl
  40a6b4:	eb69 090b 	sbc.w	r9, r9, fp
  40a6b8:	e9c6 8900 	strd	r8, r9, [r6]
  40a6bc:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

0040a6c0 <__gnu_uldivmod_helper>:
  40a6c0:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
  40a6c4:	9e08      	ldr	r6, [sp, #32]
  40a6c6:	4614      	mov	r4, r2
  40a6c8:	461d      	mov	r5, r3
  40a6ca:	4680      	mov	r8, r0
  40a6cc:	4689      	mov	r9, r1
  40a6ce:	f000 f961 	bl	40a994 <__udivdi3>
  40a6d2:	fb00 f505 	mul.w	r5, r0, r5
  40a6d6:	fba0 ab04 	umull	sl, fp, r0, r4
  40a6da:	fb04 5401 	mla	r4, r4, r1, r5
  40a6de:	44a3      	add	fp, r4
  40a6e0:	ebb8 080a 	subs.w	r8, r8, sl
  40a6e4:	eb69 090b 	sbc.w	r9, r9, fp
  40a6e8:	e9c6 8900 	strd	r8, r9, [r6]
  40a6ec:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

0040a6f0 <__aeabi_idiv0>:
  40a6f0:	4770      	bx	lr
  40a6f2:	bf00      	nop

0040a6f4 <__divdi3>:
  40a6f4:	2900      	cmp	r1, #0
  40a6f6:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40a6fa:	f2c0 80a1 	blt.w	40a840 <__divdi3+0x14c>
  40a6fe:	2400      	movs	r4, #0
  40a700:	2b00      	cmp	r3, #0
  40a702:	f2c0 8098 	blt.w	40a836 <__divdi3+0x142>
  40a706:	4615      	mov	r5, r2
  40a708:	4606      	mov	r6, r0
  40a70a:	460f      	mov	r7, r1
  40a70c:	2b00      	cmp	r3, #0
  40a70e:	d13f      	bne.n	40a790 <__divdi3+0x9c>
  40a710:	428a      	cmp	r2, r1
  40a712:	d958      	bls.n	40a7c6 <__divdi3+0xd2>
  40a714:	fab2 f382 	clz	r3, r2
  40a718:	b14b      	cbz	r3, 40a72e <__divdi3+0x3a>
  40a71a:	f1c3 0220 	rsb	r2, r3, #32
  40a71e:	fa01 f703 	lsl.w	r7, r1, r3
  40a722:	fa20 f202 	lsr.w	r2, r0, r2
  40a726:	409d      	lsls	r5, r3
  40a728:	fa00 f603 	lsl.w	r6, r0, r3
  40a72c:	4317      	orrs	r7, r2
  40a72e:	0c29      	lsrs	r1, r5, #16
  40a730:	fbb7 f2f1 	udiv	r2, r7, r1
  40a734:	fb01 7712 	mls	r7, r1, r2, r7
  40a738:	b2a8      	uxth	r0, r5
  40a73a:	fb00 f302 	mul.w	r3, r0, r2
  40a73e:	ea4f 4c16 	mov.w	ip, r6, lsr #16
  40a742:	ea4c 4707 	orr.w	r7, ip, r7, lsl #16
  40a746:	42bb      	cmp	r3, r7
  40a748:	d909      	bls.n	40a75e <__divdi3+0x6a>
  40a74a:	197f      	adds	r7, r7, r5
  40a74c:	f102 3cff 	add.w	ip, r2, #4294967295
  40a750:	f080 8105 	bcs.w	40a95e <__divdi3+0x26a>
  40a754:	42bb      	cmp	r3, r7
  40a756:	f240 8102 	bls.w	40a95e <__divdi3+0x26a>
  40a75a:	3a02      	subs	r2, #2
  40a75c:	442f      	add	r7, r5
  40a75e:	1aff      	subs	r7, r7, r3
  40a760:	fbb7 f3f1 	udiv	r3, r7, r1
  40a764:	fb01 7113 	mls	r1, r1, r3, r7
  40a768:	fb00 f003 	mul.w	r0, r0, r3
  40a76c:	b2b6      	uxth	r6, r6
  40a76e:	ea46 4101 	orr.w	r1, r6, r1, lsl #16
  40a772:	4288      	cmp	r0, r1
  40a774:	d908      	bls.n	40a788 <__divdi3+0x94>
  40a776:	1949      	adds	r1, r1, r5
  40a778:	f103 37ff 	add.w	r7, r3, #4294967295
  40a77c:	f080 80f1 	bcs.w	40a962 <__divdi3+0x26e>
  40a780:	4288      	cmp	r0, r1
  40a782:	f240 80ee 	bls.w	40a962 <__divdi3+0x26e>
  40a786:	3b02      	subs	r3, #2
  40a788:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  40a78c:	2300      	movs	r3, #0
  40a78e:	e003      	b.n	40a798 <__divdi3+0xa4>
  40a790:	428b      	cmp	r3, r1
  40a792:	d90a      	bls.n	40a7aa <__divdi3+0xb6>
  40a794:	2300      	movs	r3, #0
  40a796:	461a      	mov	r2, r3
  40a798:	4610      	mov	r0, r2
  40a79a:	4619      	mov	r1, r3
  40a79c:	b114      	cbz	r4, 40a7a4 <__divdi3+0xb0>
  40a79e:	4240      	negs	r0, r0
  40a7a0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40a7a4:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40a7a8:	4770      	bx	lr
  40a7aa:	fab3 f883 	clz	r8, r3
  40a7ae:	f1b8 0f00 	cmp.w	r8, #0
  40a7b2:	f040 8088 	bne.w	40a8c6 <__divdi3+0x1d2>
  40a7b6:	428b      	cmp	r3, r1
  40a7b8:	d302      	bcc.n	40a7c0 <__divdi3+0xcc>
  40a7ba:	4282      	cmp	r2, r0
  40a7bc:	f200 80e2 	bhi.w	40a984 <__divdi3+0x290>
  40a7c0:	2300      	movs	r3, #0
  40a7c2:	2201      	movs	r2, #1
  40a7c4:	e7e8      	b.n	40a798 <__divdi3+0xa4>
  40a7c6:	b912      	cbnz	r2, 40a7ce <__divdi3+0xda>
  40a7c8:	2301      	movs	r3, #1
  40a7ca:	fbb3 f5f2 	udiv	r5, r3, r2
  40a7ce:	fab5 f285 	clz	r2, r5
  40a7d2:	2a00      	cmp	r2, #0
  40a7d4:	d13a      	bne.n	40a84c <__divdi3+0x158>
  40a7d6:	1b7f      	subs	r7, r7, r5
  40a7d8:	0c28      	lsrs	r0, r5, #16
  40a7da:	fa1f fc85 	uxth.w	ip, r5
  40a7de:	2301      	movs	r3, #1
  40a7e0:	fbb7 f1f0 	udiv	r1, r7, r0
  40a7e4:	fb00 7711 	mls	r7, r0, r1, r7
  40a7e8:	fb0c f201 	mul.w	r2, ip, r1
  40a7ec:	ea4f 4816 	mov.w	r8, r6, lsr #16
  40a7f0:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
  40a7f4:	42ba      	cmp	r2, r7
  40a7f6:	d907      	bls.n	40a808 <__divdi3+0x114>
  40a7f8:	197f      	adds	r7, r7, r5
  40a7fa:	f101 38ff 	add.w	r8, r1, #4294967295
  40a7fe:	d202      	bcs.n	40a806 <__divdi3+0x112>
  40a800:	42ba      	cmp	r2, r7
  40a802:	f200 80c4 	bhi.w	40a98e <__divdi3+0x29a>
  40a806:	4641      	mov	r1, r8
  40a808:	1abf      	subs	r7, r7, r2
  40a80a:	fbb7 f2f0 	udiv	r2, r7, r0
  40a80e:	fb00 7012 	mls	r0, r0, r2, r7
  40a812:	fb0c fc02 	mul.w	ip, ip, r2
  40a816:	b2b6      	uxth	r6, r6
  40a818:	ea46 4000 	orr.w	r0, r6, r0, lsl #16
  40a81c:	4584      	cmp	ip, r0
  40a81e:	d907      	bls.n	40a830 <__divdi3+0x13c>
  40a820:	1940      	adds	r0, r0, r5
  40a822:	f102 37ff 	add.w	r7, r2, #4294967295
  40a826:	d202      	bcs.n	40a82e <__divdi3+0x13a>
  40a828:	4584      	cmp	ip, r0
  40a82a:	f200 80ae 	bhi.w	40a98a <__divdi3+0x296>
  40a82e:	463a      	mov	r2, r7
  40a830:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
  40a834:	e7b0      	b.n	40a798 <__divdi3+0xa4>
  40a836:	43e4      	mvns	r4, r4
  40a838:	4252      	negs	r2, r2
  40a83a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  40a83e:	e762      	b.n	40a706 <__divdi3+0x12>
  40a840:	4240      	negs	r0, r0
  40a842:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40a846:	f04f 34ff 	mov.w	r4, #4294967295
  40a84a:	e759      	b.n	40a700 <__divdi3+0xc>
  40a84c:	4095      	lsls	r5, r2
  40a84e:	f1c2 0920 	rsb	r9, r2, #32
  40a852:	fa27 f109 	lsr.w	r1, r7, r9
  40a856:	fa26 f909 	lsr.w	r9, r6, r9
  40a85a:	4097      	lsls	r7, r2
  40a85c:	0c28      	lsrs	r0, r5, #16
  40a85e:	fbb1 f8f0 	udiv	r8, r1, r0
  40a862:	fb00 1118 	mls	r1, r0, r8, r1
  40a866:	fa1f fc85 	uxth.w	ip, r5
  40a86a:	fb0c f308 	mul.w	r3, ip, r8
  40a86e:	ea49 0907 	orr.w	r9, r9, r7
  40a872:	ea4f 4719 	mov.w	r7, r9, lsr #16
  40a876:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
  40a87a:	428b      	cmp	r3, r1
  40a87c:	fa06 f602 	lsl.w	r6, r6, r2
  40a880:	d908      	bls.n	40a894 <__divdi3+0x1a0>
  40a882:	1949      	adds	r1, r1, r5
  40a884:	f108 32ff 	add.w	r2, r8, #4294967295
  40a888:	d27a      	bcs.n	40a980 <__divdi3+0x28c>
  40a88a:	428b      	cmp	r3, r1
  40a88c:	d978      	bls.n	40a980 <__divdi3+0x28c>
  40a88e:	f1a8 0802 	sub.w	r8, r8, #2
  40a892:	4429      	add	r1, r5
  40a894:	1ac9      	subs	r1, r1, r3
  40a896:	fbb1 f3f0 	udiv	r3, r1, r0
  40a89a:	fb00 1713 	mls	r7, r0, r3, r1
  40a89e:	fb0c f203 	mul.w	r2, ip, r3
  40a8a2:	fa1f f989 	uxth.w	r9, r9
  40a8a6:	ea49 4707 	orr.w	r7, r9, r7, lsl #16
  40a8aa:	42ba      	cmp	r2, r7
  40a8ac:	d907      	bls.n	40a8be <__divdi3+0x1ca>
  40a8ae:	197f      	adds	r7, r7, r5
  40a8b0:	f103 31ff 	add.w	r1, r3, #4294967295
  40a8b4:	d260      	bcs.n	40a978 <__divdi3+0x284>
  40a8b6:	42ba      	cmp	r2, r7
  40a8b8:	d95e      	bls.n	40a978 <__divdi3+0x284>
  40a8ba:	3b02      	subs	r3, #2
  40a8bc:	442f      	add	r7, r5
  40a8be:	1abf      	subs	r7, r7, r2
  40a8c0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  40a8c4:	e78c      	b.n	40a7e0 <__divdi3+0xec>
  40a8c6:	f1c8 0220 	rsb	r2, r8, #32
  40a8ca:	fa25 f102 	lsr.w	r1, r5, r2
  40a8ce:	fa03 fc08 	lsl.w	ip, r3, r8
  40a8d2:	fa27 f302 	lsr.w	r3, r7, r2
  40a8d6:	fa20 f202 	lsr.w	r2, r0, r2
  40a8da:	fa07 f708 	lsl.w	r7, r7, r8
  40a8de:	ea41 0c0c 	orr.w	ip, r1, ip
  40a8e2:	ea4f 491c 	mov.w	r9, ip, lsr #16
  40a8e6:	fbb3 f1f9 	udiv	r1, r3, r9
  40a8ea:	fb09 3311 	mls	r3, r9, r1, r3
  40a8ee:	fa1f fa8c 	uxth.w	sl, ip
  40a8f2:	fb0a fb01 	mul.w	fp, sl, r1
  40a8f6:	4317      	orrs	r7, r2
  40a8f8:	0c3a      	lsrs	r2, r7, #16
  40a8fa:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
  40a8fe:	459b      	cmp	fp, r3
  40a900:	fa05 f008 	lsl.w	r0, r5, r8
  40a904:	d908      	bls.n	40a918 <__divdi3+0x224>
  40a906:	eb13 030c 	adds.w	r3, r3, ip
  40a90a:	f101 32ff 	add.w	r2, r1, #4294967295
  40a90e:	d235      	bcs.n	40a97c <__divdi3+0x288>
  40a910:	459b      	cmp	fp, r3
  40a912:	d933      	bls.n	40a97c <__divdi3+0x288>
  40a914:	3902      	subs	r1, #2
  40a916:	4463      	add	r3, ip
  40a918:	ebcb 0303 	rsb	r3, fp, r3
  40a91c:	fbb3 f2f9 	udiv	r2, r3, r9
  40a920:	fb09 3312 	mls	r3, r9, r2, r3
  40a924:	fb0a fa02 	mul.w	sl, sl, r2
  40a928:	b2bf      	uxth	r7, r7
  40a92a:	ea47 4703 	orr.w	r7, r7, r3, lsl #16
  40a92e:	45ba      	cmp	sl, r7
  40a930:	d908      	bls.n	40a944 <__divdi3+0x250>
  40a932:	eb17 070c 	adds.w	r7, r7, ip
  40a936:	f102 33ff 	add.w	r3, r2, #4294967295
  40a93a:	d21b      	bcs.n	40a974 <__divdi3+0x280>
  40a93c:	45ba      	cmp	sl, r7
  40a93e:	d919      	bls.n	40a974 <__divdi3+0x280>
  40a940:	3a02      	subs	r2, #2
  40a942:	4467      	add	r7, ip
  40a944:	ea42 4501 	orr.w	r5, r2, r1, lsl #16
  40a948:	fba5 0100 	umull	r0, r1, r5, r0
  40a94c:	ebca 0707 	rsb	r7, sl, r7
  40a950:	428f      	cmp	r7, r1
  40a952:	f04f 0300 	mov.w	r3, #0
  40a956:	d30a      	bcc.n	40a96e <__divdi3+0x27a>
  40a958:	d005      	beq.n	40a966 <__divdi3+0x272>
  40a95a:	462a      	mov	r2, r5
  40a95c:	e71c      	b.n	40a798 <__divdi3+0xa4>
  40a95e:	4662      	mov	r2, ip
  40a960:	e6fd      	b.n	40a75e <__divdi3+0x6a>
  40a962:	463b      	mov	r3, r7
  40a964:	e710      	b.n	40a788 <__divdi3+0x94>
  40a966:	fa06 f608 	lsl.w	r6, r6, r8
  40a96a:	4286      	cmp	r6, r0
  40a96c:	d2f5      	bcs.n	40a95a <__divdi3+0x266>
  40a96e:	1e6a      	subs	r2, r5, #1
  40a970:	2300      	movs	r3, #0
  40a972:	e711      	b.n	40a798 <__divdi3+0xa4>
  40a974:	461a      	mov	r2, r3
  40a976:	e7e5      	b.n	40a944 <__divdi3+0x250>
  40a978:	460b      	mov	r3, r1
  40a97a:	e7a0      	b.n	40a8be <__divdi3+0x1ca>
  40a97c:	4611      	mov	r1, r2
  40a97e:	e7cb      	b.n	40a918 <__divdi3+0x224>
  40a980:	4690      	mov	r8, r2
  40a982:	e787      	b.n	40a894 <__divdi3+0x1a0>
  40a984:	4643      	mov	r3, r8
  40a986:	4642      	mov	r2, r8
  40a988:	e706      	b.n	40a798 <__divdi3+0xa4>
  40a98a:	3a02      	subs	r2, #2
  40a98c:	e750      	b.n	40a830 <__divdi3+0x13c>
  40a98e:	3902      	subs	r1, #2
  40a990:	442f      	add	r7, r5
  40a992:	e739      	b.n	40a808 <__divdi3+0x114>

0040a994 <__udivdi3>:
  40a994:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40a998:	4614      	mov	r4, r2
  40a99a:	4605      	mov	r5, r0
  40a99c:	460e      	mov	r6, r1
  40a99e:	2b00      	cmp	r3, #0
  40a9a0:	d143      	bne.n	40aa2a <__udivdi3+0x96>
  40a9a2:	428a      	cmp	r2, r1
  40a9a4:	d953      	bls.n	40aa4e <__udivdi3+0xba>
  40a9a6:	fab2 f782 	clz	r7, r2
  40a9aa:	b157      	cbz	r7, 40a9c2 <__udivdi3+0x2e>
  40a9ac:	f1c7 0620 	rsb	r6, r7, #32
  40a9b0:	fa20 f606 	lsr.w	r6, r0, r6
  40a9b4:	fa01 f307 	lsl.w	r3, r1, r7
  40a9b8:	fa02 f407 	lsl.w	r4, r2, r7
  40a9bc:	fa00 f507 	lsl.w	r5, r0, r7
  40a9c0:	431e      	orrs	r6, r3
  40a9c2:	0c21      	lsrs	r1, r4, #16
  40a9c4:	fbb6 f2f1 	udiv	r2, r6, r1
  40a9c8:	fb01 6612 	mls	r6, r1, r2, r6
  40a9cc:	b2a0      	uxth	r0, r4
  40a9ce:	fb00 f302 	mul.w	r3, r0, r2
  40a9d2:	0c2f      	lsrs	r7, r5, #16
  40a9d4:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
  40a9d8:	42b3      	cmp	r3, r6
  40a9da:	d909      	bls.n	40a9f0 <__udivdi3+0x5c>
  40a9dc:	1936      	adds	r6, r6, r4
  40a9de:	f102 37ff 	add.w	r7, r2, #4294967295
  40a9e2:	f080 80fd 	bcs.w	40abe0 <__udivdi3+0x24c>
  40a9e6:	42b3      	cmp	r3, r6
  40a9e8:	f240 80fa 	bls.w	40abe0 <__udivdi3+0x24c>
  40a9ec:	3a02      	subs	r2, #2
  40a9ee:	4426      	add	r6, r4
  40a9f0:	1af6      	subs	r6, r6, r3
  40a9f2:	fbb6 f3f1 	udiv	r3, r6, r1
  40a9f6:	fb01 6113 	mls	r1, r1, r3, r6
  40a9fa:	fb00 f003 	mul.w	r0, r0, r3
  40a9fe:	b2ad      	uxth	r5, r5
  40aa00:	ea45 4101 	orr.w	r1, r5, r1, lsl #16
  40aa04:	4288      	cmp	r0, r1
  40aa06:	d908      	bls.n	40aa1a <__udivdi3+0x86>
  40aa08:	1909      	adds	r1, r1, r4
  40aa0a:	f103 36ff 	add.w	r6, r3, #4294967295
  40aa0e:	f080 80e9 	bcs.w	40abe4 <__udivdi3+0x250>
  40aa12:	4288      	cmp	r0, r1
  40aa14:	f240 80e6 	bls.w	40abe4 <__udivdi3+0x250>
  40aa18:	3b02      	subs	r3, #2
  40aa1a:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  40aa1e:	2300      	movs	r3, #0
  40aa20:	4610      	mov	r0, r2
  40aa22:	4619      	mov	r1, r3
  40aa24:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40aa28:	4770      	bx	lr
  40aa2a:	428b      	cmp	r3, r1
  40aa2c:	d84c      	bhi.n	40aac8 <__udivdi3+0x134>
  40aa2e:	fab3 f683 	clz	r6, r3
  40aa32:	2e00      	cmp	r6, #0
  40aa34:	d14f      	bne.n	40aad6 <__udivdi3+0x142>
  40aa36:	428b      	cmp	r3, r1
  40aa38:	d302      	bcc.n	40aa40 <__udivdi3+0xac>
  40aa3a:	4282      	cmp	r2, r0
  40aa3c:	f200 80dd 	bhi.w	40abfa <__udivdi3+0x266>
  40aa40:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40aa44:	2300      	movs	r3, #0
  40aa46:	2201      	movs	r2, #1
  40aa48:	4610      	mov	r0, r2
  40aa4a:	4619      	mov	r1, r3
  40aa4c:	4770      	bx	lr
  40aa4e:	b912      	cbnz	r2, 40aa56 <__udivdi3+0xc2>
  40aa50:	2401      	movs	r4, #1
  40aa52:	fbb4 f4f2 	udiv	r4, r4, r2
  40aa56:	fab4 f284 	clz	r2, r4
  40aa5a:	2a00      	cmp	r2, #0
  40aa5c:	f040 8082 	bne.w	40ab64 <__udivdi3+0x1d0>
  40aa60:	1b09      	subs	r1, r1, r4
  40aa62:	0c26      	lsrs	r6, r4, #16
  40aa64:	b2a7      	uxth	r7, r4
  40aa66:	2301      	movs	r3, #1
  40aa68:	fbb1 f0f6 	udiv	r0, r1, r6
  40aa6c:	fb06 1110 	mls	r1, r6, r0, r1
  40aa70:	fb07 f200 	mul.w	r2, r7, r0
  40aa74:	ea4f 4c15 	mov.w	ip, r5, lsr #16
  40aa78:	ea4c 4101 	orr.w	r1, ip, r1, lsl #16
  40aa7c:	428a      	cmp	r2, r1
  40aa7e:	d907      	bls.n	40aa90 <__udivdi3+0xfc>
  40aa80:	1909      	adds	r1, r1, r4
  40aa82:	f100 3cff 	add.w	ip, r0, #4294967295
  40aa86:	d202      	bcs.n	40aa8e <__udivdi3+0xfa>
  40aa88:	428a      	cmp	r2, r1
  40aa8a:	f200 80c8 	bhi.w	40ac1e <__udivdi3+0x28a>
  40aa8e:	4660      	mov	r0, ip
  40aa90:	1a89      	subs	r1, r1, r2
  40aa92:	fbb1 f2f6 	udiv	r2, r1, r6
  40aa96:	fb06 1112 	mls	r1, r6, r2, r1
  40aa9a:	fb07 f702 	mul.w	r7, r7, r2
  40aa9e:	b2ad      	uxth	r5, r5
  40aaa0:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
  40aaa4:	42af      	cmp	r7, r5
  40aaa6:	d908      	bls.n	40aaba <__udivdi3+0x126>
  40aaa8:	192c      	adds	r4, r5, r4
  40aaaa:	f102 31ff 	add.w	r1, r2, #4294967295
  40aaae:	f080 809b 	bcs.w	40abe8 <__udivdi3+0x254>
  40aab2:	42a7      	cmp	r7, r4
  40aab4:	f240 8098 	bls.w	40abe8 <__udivdi3+0x254>
  40aab8:	3a02      	subs	r2, #2
  40aaba:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
  40aabe:	4610      	mov	r0, r2
  40aac0:	4619      	mov	r1, r3
  40aac2:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40aac6:	4770      	bx	lr
  40aac8:	2300      	movs	r3, #0
  40aaca:	461a      	mov	r2, r3
  40aacc:	4610      	mov	r0, r2
  40aace:	4619      	mov	r1, r3
  40aad0:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40aad4:	4770      	bx	lr
  40aad6:	f1c6 0520 	rsb	r5, r6, #32
  40aada:	fa22 f705 	lsr.w	r7, r2, r5
  40aade:	fa03 f406 	lsl.w	r4, r3, r6
  40aae2:	fa21 f305 	lsr.w	r3, r1, r5
  40aae6:	fa01 fb06 	lsl.w	fp, r1, r6
  40aaea:	fa20 f505 	lsr.w	r5, r0, r5
  40aaee:	433c      	orrs	r4, r7
  40aaf0:	ea4f 4814 	mov.w	r8, r4, lsr #16
  40aaf4:	fbb3 fcf8 	udiv	ip, r3, r8
  40aaf8:	fb08 331c 	mls	r3, r8, ip, r3
  40aafc:	fa1f f984 	uxth.w	r9, r4
  40ab00:	fb09 fa0c 	mul.w	sl, r9, ip
  40ab04:	ea45 0b0b 	orr.w	fp, r5, fp
  40ab08:	ea4f 451b 	mov.w	r5, fp, lsr #16
  40ab0c:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
  40ab10:	459a      	cmp	sl, r3
  40ab12:	fa02 f206 	lsl.w	r2, r2, r6
  40ab16:	d904      	bls.n	40ab22 <__udivdi3+0x18e>
  40ab18:	191b      	adds	r3, r3, r4
  40ab1a:	f10c 35ff 	add.w	r5, ip, #4294967295
  40ab1e:	d36f      	bcc.n	40ac00 <__udivdi3+0x26c>
  40ab20:	46ac      	mov	ip, r5
  40ab22:	ebca 0303 	rsb	r3, sl, r3
  40ab26:	fbb3 f5f8 	udiv	r5, r3, r8
  40ab2a:	fb08 3315 	mls	r3, r8, r5, r3
  40ab2e:	fb09 f905 	mul.w	r9, r9, r5
  40ab32:	fa1f fb8b 	uxth.w	fp, fp
  40ab36:	ea4b 4703 	orr.w	r7, fp, r3, lsl #16
  40ab3a:	45b9      	cmp	r9, r7
  40ab3c:	d904      	bls.n	40ab48 <__udivdi3+0x1b4>
  40ab3e:	193f      	adds	r7, r7, r4
  40ab40:	f105 33ff 	add.w	r3, r5, #4294967295
  40ab44:	d362      	bcc.n	40ac0c <__udivdi3+0x278>
  40ab46:	461d      	mov	r5, r3
  40ab48:	ea45 4c0c 	orr.w	ip, r5, ip, lsl #16
  40ab4c:	fbac 2302 	umull	r2, r3, ip, r2
  40ab50:	ebc9 0707 	rsb	r7, r9, r7
  40ab54:	429f      	cmp	r7, r3
  40ab56:	f04f 0500 	mov.w	r5, #0
  40ab5a:	d34a      	bcc.n	40abf2 <__udivdi3+0x25e>
  40ab5c:	d046      	beq.n	40abec <__udivdi3+0x258>
  40ab5e:	4662      	mov	r2, ip
  40ab60:	462b      	mov	r3, r5
  40ab62:	e75d      	b.n	40aa20 <__udivdi3+0x8c>
  40ab64:	4094      	lsls	r4, r2
  40ab66:	f1c2 0920 	rsb	r9, r2, #32
  40ab6a:	fa21 fc09 	lsr.w	ip, r1, r9
  40ab6e:	4091      	lsls	r1, r2
  40ab70:	fa20 f909 	lsr.w	r9, r0, r9
  40ab74:	0c26      	lsrs	r6, r4, #16
  40ab76:	fbbc f8f6 	udiv	r8, ip, r6
  40ab7a:	fb06 cc18 	mls	ip, r6, r8, ip
  40ab7e:	b2a7      	uxth	r7, r4
  40ab80:	fb07 f308 	mul.w	r3, r7, r8
  40ab84:	ea49 0901 	orr.w	r9, r9, r1
  40ab88:	ea4f 4119 	mov.w	r1, r9, lsr #16
  40ab8c:	ea41 4c0c 	orr.w	ip, r1, ip, lsl #16
  40ab90:	4563      	cmp	r3, ip
  40ab92:	fa00 f502 	lsl.w	r5, r0, r2
  40ab96:	d909      	bls.n	40abac <__udivdi3+0x218>
  40ab98:	eb1c 0c04 	adds.w	ip, ip, r4
  40ab9c:	f108 32ff 	add.w	r2, r8, #4294967295
  40aba0:	d23b      	bcs.n	40ac1a <__udivdi3+0x286>
  40aba2:	4563      	cmp	r3, ip
  40aba4:	d939      	bls.n	40ac1a <__udivdi3+0x286>
  40aba6:	f1a8 0802 	sub.w	r8, r8, #2
  40abaa:	44a4      	add	ip, r4
  40abac:	ebc3 0c0c 	rsb	ip, r3, ip
  40abb0:	fbbc f3f6 	udiv	r3, ip, r6
  40abb4:	fb06 c113 	mls	r1, r6, r3, ip
  40abb8:	fb07 f203 	mul.w	r2, r7, r3
  40abbc:	fa1f f989 	uxth.w	r9, r9
  40abc0:	ea49 4101 	orr.w	r1, r9, r1, lsl #16
  40abc4:	428a      	cmp	r2, r1
  40abc6:	d907      	bls.n	40abd8 <__udivdi3+0x244>
  40abc8:	1909      	adds	r1, r1, r4
  40abca:	f103 30ff 	add.w	r0, r3, #4294967295
  40abce:	d222      	bcs.n	40ac16 <__udivdi3+0x282>
  40abd0:	428a      	cmp	r2, r1
  40abd2:	d920      	bls.n	40ac16 <__udivdi3+0x282>
  40abd4:	3b02      	subs	r3, #2
  40abd6:	4421      	add	r1, r4
  40abd8:	1a89      	subs	r1, r1, r2
  40abda:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  40abde:	e743      	b.n	40aa68 <__udivdi3+0xd4>
  40abe0:	463a      	mov	r2, r7
  40abe2:	e705      	b.n	40a9f0 <__udivdi3+0x5c>
  40abe4:	4633      	mov	r3, r6
  40abe6:	e718      	b.n	40aa1a <__udivdi3+0x86>
  40abe8:	460a      	mov	r2, r1
  40abea:	e766      	b.n	40aaba <__udivdi3+0x126>
  40abec:	40b0      	lsls	r0, r6
  40abee:	4290      	cmp	r0, r2
  40abf0:	d2b5      	bcs.n	40ab5e <__udivdi3+0x1ca>
  40abf2:	f10c 32ff 	add.w	r2, ip, #4294967295
  40abf6:	2300      	movs	r3, #0
  40abf8:	e712      	b.n	40aa20 <__udivdi3+0x8c>
  40abfa:	4633      	mov	r3, r6
  40abfc:	4632      	mov	r2, r6
  40abfe:	e70f      	b.n	40aa20 <__udivdi3+0x8c>
  40ac00:	459a      	cmp	sl, r3
  40ac02:	d98d      	bls.n	40ab20 <__udivdi3+0x18c>
  40ac04:	f1ac 0c02 	sub.w	ip, ip, #2
  40ac08:	4423      	add	r3, r4
  40ac0a:	e78a      	b.n	40ab22 <__udivdi3+0x18e>
  40ac0c:	45b9      	cmp	r9, r7
  40ac0e:	d99a      	bls.n	40ab46 <__udivdi3+0x1b2>
  40ac10:	3d02      	subs	r5, #2
  40ac12:	4427      	add	r7, r4
  40ac14:	e798      	b.n	40ab48 <__udivdi3+0x1b4>
  40ac16:	4603      	mov	r3, r0
  40ac18:	e7de      	b.n	40abd8 <__udivdi3+0x244>
  40ac1a:	4690      	mov	r8, r2
  40ac1c:	e7c6      	b.n	40abac <__udivdi3+0x218>
  40ac1e:	3802      	subs	r0, #2
  40ac20:	4421      	add	r1, r4
  40ac22:	e735      	b.n	40aa90 <__udivdi3+0xfc>
  40ac24:	504d4f43 	.word	0x504d4f43
  40ac28:	41534e45 	.word	0x41534e45
  40ac2c:	3a524f44 	.word	0x3a524f44
  40ac30:	65540a0d 	.word	0x65540a0d
  40ac34:	206f706d 	.word	0x206f706d
  40ac38:	54206564 	.word	0x54206564
  40ac3c:	65747365 	.word	0x65747365
  40ac40:	2e25203a 	.word	0x2e25203a
  40ac44:	0a0d6633 	.word	0x0a0d6633
  40ac48:	3d20644b 	.word	0x3d20644b
  40ac4c:	332e2520 	.word	0x332e2520
  40ac50:	4b0a0d66 	.word	0x4b0a0d66
  40ac54:	203d2069 	.word	0x203d2069
  40ac58:	66332e25 	.word	0x66332e25
  40ac5c:	704b0a0d 	.word	0x704b0a0d
  40ac60:	25203d20 	.word	0x25203d20
  40ac64:	0d66332e 	.word	0x0d66332e
  40ac68:	20744b0a 	.word	0x20744b0a
  40ac6c:	2e25203d 	.word	0x2e25203d
  40ac70:	0a0d6633 	.word	0x0a0d6633
  40ac74:	3d205053 	.word	0x3d205053
  40ac78:	332e2520 	.word	0x332e2520
  40ac7c:	000a0d66 	.word	0x000a0d66
  40ac80:	66332e25 	.word	0x66332e25
  40ac84:	332e2520 	.word	0x332e2520
  40ac88:	2e252066 	.word	0x2e252066
  40ac8c:	25206633 	.word	0x25206633
  40ac90:	2066332e 	.word	0x2066332e
  40ac94:	0a0d7525 	.word	0x0a0d7525
  40ac98:	00000000 	.word	0x00000000
  40ac9c:	504f5453 	.word	0x504f5453
  40aca0:	00000a0d 	.word	0x00000a0d

0040aca4 <atanlo>:
  40aca4:	31ac3769 33222168 33140fb4 33a22168     i7.1h!"3...3h!.3

0040acb4 <atanhi>:
  40acb4:	3eed6338 3f490fda 3f7b985e 3fc90fda     8c.>..I?^.{?...?
  40acc4:	00000043                                C...

0040acc8 <_global_impure_ptr>:
  40acc8:	20000108                                ... 

0040accc <fpi.5238>:
  40accc:	00000035 fffffbce 000003cb 00000001     5...............
  40acdc:	00000000 0000666e 74696e69 00000079     ....nf..inity...
  40acec:	00006e61                                an..

0040acf0 <fpinan.5274>:
  40acf0:	00000034 fffffbce 000003cb 00000001     4...............
	...

0040ad08 <tinytens>:
  40ad08:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
  40ad18:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
  40ad28:	64ac6f43 11680628                       Co.d(.h.

0040ad30 <zeroes.6763>:
  40ad30:	30303030 30303030 30303030 30303030     0000000000000000
  40ad40:	00464e49 00666e69 004e414e 006e616e     INF.inf.NAN.nan.
  40ad50:	33323130 37363534 42413938 46454443     0123456789ABCDEF
  40ad60:	00000000 33323130 37363534 62613938     ....0123456789ab
  40ad70:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
  40ad80:	00000030                                0...

0040ad84 <blanks.6762>:
  40ad84:	20202020 20202020 20202020 20202020                     

0040ad94 <zeroes.6721>:
  40ad94:	30303030 30303030 30303030 30303030     0000000000000000

0040ada4 <blanks.6720>:
  40ada4:	20202020 20202020 20202020 20202020                     
  40adb4:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.

0040adc4 <__hexdig>:
	...
  40adf4:	13121110 17161514 00001918 00000000     ................
  40ae04:	1c1b1a00 001f1e1d 00000000 00000000     ................
	...
  40ae24:	1c1b1a00 001f1e1d 00000000 00000000     ................
	...
  40aec4:	49534f50 00000058 0000002e              POSIX.......

0040aed0 <__mprec_tens>:
  40aed0:	00000000 3ff00000 00000000 40240000     .......?......$@
  40aee0:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  40aef0:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  40af00:	00000000 412e8480 00000000 416312d0     .......A......cA
  40af10:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  40af20:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  40af30:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  40af40:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  40af50:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  40af60:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  40af70:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  40af80:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  40af90:	79d99db4 44ea7843                       ...yCx.D

0040af98 <__mprec_bigtens>:
  40af98:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  40afa8:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  40afb8:	7f73bf3c 75154fdd                       <.s..O.u

0040afc0 <p05.5269>:
  40afc0:	00000005 00000019 0000007d              ........}...

0040afcc <_init>:
  40afcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40afce:	bf00      	nop
  40afd0:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40afd2:	bc08      	pop	{r3}
  40afd4:	469e      	mov	lr, r3
  40afd6:	4770      	bx	lr

0040afd8 <__init_array_start>:
  40afd8:	00406a8d 	.word	0x00406a8d

0040afdc <__frame_dummy_init_array_entry>:
  40afdc:	004000e9                                ..@.

0040afe0 <_fini>:
  40afe0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40afe2:	bf00      	nop
  40afe4:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40afe6:	bc08      	pop	{r3}
  40afe8:	469e      	mov	lr, r3
  40afea:	4770      	bx	lr

0040afec <__fini_array_start>:
  40afec:	004000c5 	.word	0x004000c5

Disassembly of section .relocate:

20000000 <SystemInit>:
__no_inline
RAMFUNC
void SystemInit(void)
{
	/* Set FWS according to SYS_BOARD_MCKR configuration */
	EFC->EEFC_FMR = EEFC_FMR_FWS(3);
20000000:	f44f 7240 	mov.w	r2, #768	; 0x300
20000004:	4b1f      	ldr	r3, [pc, #124]	; (20000084 <SystemInit+0x84>)
20000006:	601a      	str	r2, [r3, #0]

	/* Initialize main oscillator */
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
20000008:	f5a3 63c0 	sub.w	r3, r3, #1536	; 0x600
2000000c:	6a1b      	ldr	r3, [r3, #32]
2000000e:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20000012:	d107      	bne.n	20000024 <SystemInit+0x24>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20000014:	4a1c      	ldr	r2, [pc, #112]	; (20000088 <SystemInit+0x88>)
20000016:	4b1d      	ldr	r3, [pc, #116]	; (2000008c <SystemInit+0x8c>)
20000018:	621a      	str	r2, [r3, #32]
			                     CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2000001a:	461a      	mov	r2, r3
2000001c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2000001e:	f013 0f01 	tst.w	r3, #1
20000022:	d0fb      	beq.n	2000001c <SystemInit+0x1c>
		}
	}

	/* Switch to 3-20MHz Xtal oscillator */
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20000024:	4a1a      	ldr	r2, [pc, #104]	; (20000090 <SystemInit+0x90>)
20000026:	4b19      	ldr	r3, [pc, #100]	; (2000008c <SystemInit+0x8c>)
20000028:	621a      	str	r2, [r3, #32]
	CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;

	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2000002a:	461a      	mov	r2, r3
2000002c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2000002e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20000032:	d0fb      	beq.n	2000002c <SystemInit+0x2c>
	}
	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20000034:	4b15      	ldr	r3, [pc, #84]	; (2000008c <SystemInit+0x8c>)
20000036:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20000038:	f022 0203 	bic.w	r2, r2, #3
2000003c:	f042 0201 	orr.w	r2, r2, #1
20000040:	631a      	str	r2, [r3, #48]	; 0x30
		                    PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20000042:	461a      	mov	r2, r3
20000044:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000046:	f013 0f08 	tst.w	r3, #8
2000004a:	d0fb      	beq.n	20000044 <SystemInit+0x44>
	}

	/* Initialize PLL */
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
2000004c:	4a11      	ldr	r2, [pc, #68]	; (20000094 <SystemInit+0x94>)
2000004e:	4b0f      	ldr	r3, [pc, #60]	; (2000008c <SystemInit+0x8c>)
20000050:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20000052:	461a      	mov	r2, r3
20000054:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000056:	f013 0f02 	tst.w	r3, #2
2000005a:	d0fb      	beq.n	20000054 <SystemInit+0x54>
	}

	/* Switch to main clock */
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | 
2000005c:	2211      	movs	r2, #17
2000005e:	4b0b      	ldr	r3, [pc, #44]	; (2000008c <SystemInit+0x8c>)
20000060:	631a      	str	r2, [r3, #48]	; 0x30
	PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20000062:	461a      	mov	r2, r3
20000064:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000066:	f013 0f08 	tst.w	r3, #8
2000006a:	d0fb      	beq.n	20000064 <SystemInit+0x64>
	}

	/* Switch to PLLA */
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
2000006c:	2212      	movs	r2, #18
2000006e:	4b07      	ldr	r3, [pc, #28]	; (2000008c <SystemInit+0x8c>)
20000070:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20000072:	461a      	mov	r2, r3
20000074:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000076:	f013 0f08 	tst.w	r3, #8
2000007a:	d0fb      	beq.n	20000074 <SystemInit+0x74>
	}

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
2000007c:	4a06      	ldr	r2, [pc, #24]	; (20000098 <SystemInit+0x98>)
2000007e:	4b07      	ldr	r3, [pc, #28]	; (2000009c <SystemInit+0x9c>)
20000080:	601a      	str	r2, [r3, #0]
20000082:	4770      	bx	lr
20000084:	400e0a00 	.word	0x400e0a00
20000088:	00370809 	.word	0x00370809
2000008c:	400e0400 	.word	0x400e0400
20000090:	01370809 	.word	0x01370809
20000094:	20073f01 	.word	0x20073f01
20000098:	02dc6c00 	.word	0x02dc6c00
2000009c:	200000e8 	.word	0x200000e8

200000a0 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200000a0:	4b0c      	ldr	r3, [pc, #48]	; (200000d4 <system_init_flash+0x34>)
200000a2:	4298      	cmp	r0, r3
200000a4:	d803      	bhi.n	200000ae <system_init_flash+0xe>
		EFC->EEFC_FMR = EEFC_FMR_FWS(0);
200000a6:	2200      	movs	r2, #0
200000a8:	4b0b      	ldr	r3, [pc, #44]	; (200000d8 <system_init_flash+0x38>)
200000aa:	601a      	str	r2, [r3, #0]
200000ac:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200000ae:	4b0b      	ldr	r3, [pc, #44]	; (200000dc <system_init_flash+0x3c>)
200000b0:	4298      	cmp	r0, r3
200000b2:	d804      	bhi.n	200000be <system_init_flash+0x1e>
		EFC->EEFC_FMR = EEFC_FMR_FWS(1);
200000b4:	f44f 7280 	mov.w	r2, #256	; 0x100
200000b8:	4b07      	ldr	r3, [pc, #28]	; (200000d8 <system_init_flash+0x38>)
200000ba:	601a      	str	r2, [r3, #0]
200000bc:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200000be:	4b08      	ldr	r3, [pc, #32]	; (200000e0 <system_init_flash+0x40>)
200000c0:	4298      	cmp	r0, r3
		EFC->EEFC_FMR = EEFC_FMR_FWS(2);
200000c2:	bf94      	ite	ls
200000c4:	f44f 7200 	movls.w	r2, #512	; 0x200
	} else {
		EFC->EEFC_FMR = EEFC_FMR_FWS(3);
200000c8:	f44f 7240 	movhi.w	r2, #768	; 0x300
200000cc:	4b02      	ldr	r3, [pc, #8]	; (200000d8 <system_init_flash+0x38>)
200000ce:	601a      	str	r2, [r3, #0]
200000d0:	4770      	bx	lr
200000d2:	bf00      	nop
200000d4:	01406f3f 	.word	0x01406f3f
200000d8:	400e0a00 	.word	0x400e0a00
200000dc:	01e847ff 	.word	0x01e847ff
200000e0:	02dc6bff 	.word	0x02dc6bff

200000e4 <flag_revertion>:
200000e4:	00000001                                ....

200000e8 <SystemCoreClock>:
200000e8:	003d0900                                ..=.

200000ec <Kp>:
200000ec:	c1a00000                                ....

200000f0 <Kt>:
200000f0:	3f000000                                ...?

200000f4 <setpoint>:
200000f4:	3cd6773b                                ;w.<

200000f8 <Kd>:
200000f8:	c151154d                                M.Q.

200000fc <Ki>:
200000fc:	c2480000                                ..H.

20000100 <time_test>:
20000100:	40a00000 00000000                       ...@....

20000108 <impure_data>:
20000108:	00000000 200003f4 2000045c 200004c4     ....... \.. ... 
	...
2000013c:	0040acc4 00000000 00000000 00000000     ..@.............
	...
200001b0:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
200001c0:	0005deec 0000000b 00000000 00000000     ................
	...

20000530 <_impure_ptr>:
20000530:	20000108                                ... 

20000534 <lconv>:
20000534:	0040aecc 0040ac98 0040ac98 0040ac98     ..@...@...@...@.
20000544:	0040ac98 0040ac98 0040ac98 0040ac98     ..@...@...@...@.
20000554:	0040ac98 0040ac98 ffffffff ffffffff     ..@...@.........
20000564:	ffffffff 0000ffff                       ........

2000056c <lc_ctype_charset>:
2000056c:	49435341 00000049 00000000 00000000     ASCII...........
	...

2000058c <__mb_cur_max>:
2000058c:	00000001                                ....

20000590 <__malloc_av_>:
	...
20000598:	20000590 20000590 20000598 20000598     ... ... ... ... 
200005a8:	200005a0 200005a0 200005a8 200005a8     ... ... ... ... 
200005b8:	200005b0 200005b0 200005b8 200005b8     ... ... ... ... 
200005c8:	200005c0 200005c0 200005c8 200005c8     ... ... ... ... 
200005d8:	200005d0 200005d0 200005d8 200005d8     ... ... ... ... 
200005e8:	200005e0 200005e0 200005e8 200005e8     ... ... ... ... 
200005f8:	200005f0 200005f0 200005f8 200005f8     ... ... ... ... 
20000608:	20000600 20000600 20000608 20000608     ... ... ... ... 
20000618:	20000610 20000610 20000618 20000618     ... ... ... ... 
20000628:	20000620 20000620 20000628 20000628      ..  .. (.. (.. 
20000638:	20000630 20000630 20000638 20000638     0.. 0.. 8.. 8.. 
20000648:	20000640 20000640 20000648 20000648     @.. @.. H.. H.. 
20000658:	20000650 20000650 20000658 20000658     P.. P.. X.. X.. 
20000668:	20000660 20000660 20000668 20000668     `.. `.. h.. h.. 
20000678:	20000670 20000670 20000678 20000678     p.. p.. x.. x.. 
20000688:	20000680 20000680 20000688 20000688     ... ... ... ... 
20000698:	20000690 20000690 20000698 20000698     ... ... ... ... 
200006a8:	200006a0 200006a0 200006a8 200006a8     ... ... ... ... 
200006b8:	200006b0 200006b0 200006b8 200006b8     ... ... ... ... 
200006c8:	200006c0 200006c0 200006c8 200006c8     ... ... ... ... 
200006d8:	200006d0 200006d0 200006d8 200006d8     ... ... ... ... 
200006e8:	200006e0 200006e0 200006e8 200006e8     ... ... ... ... 
200006f8:	200006f0 200006f0 200006f8 200006f8     ... ... ... ... 
20000708:	20000700 20000700 20000708 20000708     ... ... ... ... 
20000718:	20000710 20000710 20000718 20000718     ... ... ... ... 
20000728:	20000720 20000720 20000728 20000728      ..  .. (.. (.. 
20000738:	20000730 20000730 20000738 20000738     0.. 0.. 8.. 8.. 
20000748:	20000740 20000740 20000748 20000748     @.. @.. H.. H.. 
20000758:	20000750 20000750 20000758 20000758     P.. P.. X.. X.. 
20000768:	20000760 20000760 20000768 20000768     `.. `.. h.. h.. 
20000778:	20000770 20000770 20000778 20000778     p.. p.. x.. x.. 
20000788:	20000780 20000780 20000788 20000788     ... ... ... ... 
20000798:	20000790 20000790 20000798 20000798     ... ... ... ... 
200007a8:	200007a0 200007a0 200007a8 200007a8     ... ... ... ... 
200007b8:	200007b0 200007b0 200007b8 200007b8     ... ... ... ... 
200007c8:	200007c0 200007c0 200007c8 200007c8     ... ... ... ... 
200007d8:	200007d0 200007d0 200007d8 200007d8     ... ... ... ... 
200007e8:	200007e0 200007e0 200007e8 200007e8     ... ... ... ... 
200007f8:	200007f0 200007f0 200007f8 200007f8     ... ... ... ... 
20000808:	20000800 20000800 20000808 20000808     ... ... ... ... 
20000818:	20000810 20000810 20000818 20000818     ... ... ... ... 
20000828:	20000820 20000820 20000828 20000828      ..  .. (.. (.. 
20000838:	20000830 20000830 20000838 20000838     0.. 0.. 8.. 8.. 
20000848:	20000840 20000840 20000848 20000848     @.. @.. H.. H.. 
20000858:	20000850 20000850 20000858 20000858     P.. P.. X.. X.. 
20000868:	20000860 20000860 20000868 20000868     `.. `.. h.. h.. 
20000878:	20000870 20000870 20000878 20000878     p.. p.. x.. x.. 
20000888:	20000880 20000880 20000888 20000888     ... ... ... ... 
20000898:	20000890 20000890 20000898 20000898     ... ... ... ... 
200008a8:	200008a0 200008a0 200008a8 200008a8     ... ... ... ... 
200008b8:	200008b0 200008b0 200008b8 200008b8     ... ... ... ... 
200008c8:	200008c0 200008c0 200008c8 200008c8     ... ... ... ... 
200008d8:	200008d0 200008d0 200008d8 200008d8     ... ... ... ... 
200008e8:	200008e0 200008e0 200008e8 200008e8     ... ... ... ... 
200008f8:	200008f0 200008f0 200008f8 200008f8     ... ... ... ... 
20000908:	20000900 20000900 20000908 20000908     ... ... ... ... 
20000918:	20000910 20000910 20000918 20000918     ... ... ... ... 
20000928:	20000920 20000920 20000928 20000928      ..  .. (.. (.. 
20000938:	20000930 20000930 20000938 20000938     0.. 0.. 8.. 8.. 
20000948:	20000940 20000940 20000948 20000948     @.. @.. H.. H.. 
20000958:	20000950 20000950 20000958 20000958     P.. P.. X.. X.. 
20000968:	20000960 20000960 20000968 20000968     `.. `.. h.. h.. 
20000978:	20000970 20000970 20000978 20000978     p.. p.. x.. x.. 
20000988:	20000980 20000980 20000988 20000988     ... ... ... ... 

20000998 <__malloc_trim_threshold>:
20000998:	00020000                                ....

2000099c <__malloc_sbrk_base>:
2000099c:	ffffffff                                ....

200009a0 <__wctomb>:
200009a0:	0040a379                                y.@.
