
RTOS-OLED-Xplained-Pro.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00006980  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00406980  00406980  00016980  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009c0  20400000  00406988  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000314  204009c0  00407348  000209c0  2**2
                  ALLOC
  4 .stack        00002004  20400cd4  0040765c  000209c0  2**0
                  ALLOC
  5 .heap         00000200  20402cd8  00409660  000209c0  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209c0  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209ee  2**0
                  CONTENTS, READONLY
  8 .debug_info   000231b1  00000000  00000000  00020a47  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00004886  00000000  00000000  00043bf8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000fc8  00000000  00000000  0004847e  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  00023096  00000000  00000000  00049446  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00012e35  00000000  00000000  0006c4dc  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00094bda  00000000  00000000  0007f311  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00009b2c  00000000  00000000  00113eeb  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001150  00000000  00000000  0011da17  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  000031f8  00000000  00000000  0011eb68  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	d8 2c 40 20 91 11 40 00 8f 11 40 00 8f 11 40 00     .,@ ..@...@...@.
  400010:	8f 11 40 00 8f 11 40 00 8f 11 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	69 15 40 00 8f 11 40 00 00 00 00 00 09 16 40 00     i.@...@.......@.
  40003c:	71 16 40 00 8f 11 40 00 8f 11 40 00 8f 11 40 00     q.@...@...@...@.
  40004c:	8f 11 40 00 8f 11 40 00 8f 11 40 00 8f 11 40 00     ..@...@...@...@.
  40005c:	8f 11 40 00 8f 11 40 00 00 00 00 00 81 0e 40 00     ..@...@.......@.
  40006c:	95 0e 40 00 a9 0e 40 00 8f 11 40 00 8f 11 40 00     ..@...@...@...@.
  40007c:	8f 11 40 00 bd 0e 40 00 d1 0e 40 00 8f 11 40 00     ..@...@...@...@.
  40008c:	8f 11 40 00 8f 11 40 00 8f 11 40 00 8f 11 40 00     ..@...@...@...@.
  40009c:	d1 33 40 00 8f 11 40 00 8f 11 40 00 8f 11 40 00     .3@...@...@...@.
  4000ac:	8f 11 40 00 8f 11 40 00 59 04 40 00 8f 11 40 00     ..@...@.Y.@...@.
  4000bc:	8f 11 40 00 8f 11 40 00 8f 11 40 00 8f 11 40 00     ..@...@...@...@.
  4000cc:	8f 11 40 00 00 00 00 00 8f 11 40 00 00 00 00 00     ..@.......@.....
  4000dc:	8f 11 40 00 6d 04 40 00 8f 11 40 00 8f 11 40 00     ..@.m.@...@...@.
  4000ec:	8f 11 40 00 8f 11 40 00 8f 11 40 00 8f 11 40 00     ..@...@...@...@.
  4000fc:	8f 11 40 00 8f 11 40 00 8f 11 40 00 8f 11 40 00     ..@...@...@...@.
  40010c:	8f 11 40 00 8f 11 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 8f 11 40 00 8f 11 40 00 8f 11 40 00     ......@...@...@.
  40012c:	8f 11 40 00 8f 11 40 00 00 00 00 00 8f 11 40 00     ..@...@.......@.
  40013c:	8f 11 40 00                                         ..@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009c0 	.word	0x204009c0
  40015c:	00000000 	.word	0x00000000
  400160:	00406988 	.word	0x00406988

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	00406988 	.word	0x00406988
  4001a0:	204009c4 	.word	0x204009c4
  4001a4:	00406988 	.word	0x00406988
  4001a8:	00000000 	.word	0x00000000

004001ac <afec_process_callback>:
 * \brief Call the callback function if the corresponding interrupt is asserted
 *
 * \param afec  Base address of the AFEC.
 */
static void afec_process_callback(Afec *const afec)
{
  4001ac:	b570      	push	{r4, r5, r6, lr}
  4001ae:	b082      	sub	sp, #8
 *
 * \return The interrupt status value.
 */
static inline uint32_t afec_get_interrupt_status(Afec *const afec)
{
	return afec->AFEC_ISR;
  4001b0:	6b02      	ldr	r2, [r0, #48]	; 0x30
 *
 * \return The interrupt mask value.
 */
static inline uint32_t afec_get_interrupt_mask(Afec *const afec)
{
	return afec->AFEC_IMR;
  4001b2:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
	volatile uint32_t status;
	uint32_t cnt, inst_num;

	status = afec_get_interrupt_status(afec) & afec_get_interrupt_mask(afec);
  4001b4:	4013      	ands	r3, r2
  4001b6:	9301      	str	r3, [sp, #4]
	inst_num = afec_find_inst_num(afec);

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  4001b8:	2400      	movs	r4, #0
	if (afec_callback_pointer[inst_num][source]) {
  4001ba:	4e1c      	ldr	r6, [pc, #112]	; (40022c <afec_process_callback+0x80>)
  4001bc:	4d1c      	ldr	r5, [pc, #112]	; (400230 <afec_process_callback+0x84>)
  4001be:	42a8      	cmp	r0, r5
  4001c0:	bf14      	ite	ne
  4001c2:	2000      	movne	r0, #0
  4001c4:	2001      	moveq	r0, #1
  4001c6:	0105      	lsls	r5, r0, #4
  4001c8:	e00b      	b.n	4001e2 <afec_process_callback+0x36>
		#elif defined __SAM4E8E__  || defined __SAM4E16E__ || SAMV71 || SAMV70 || SAMS70 || SAME70
			if (status & (1 << cnt)) {
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		#endif
		} else if (cnt < AFEC_INTERRUPT_TEMP_CHANGE) {
  4001ca:	2c0e      	cmp	r4, #14
  4001cc:	d81e      	bhi.n	40020c <afec_process_callback+0x60>
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1))) {
  4001ce:	9a01      	ldr	r2, [sp, #4]
  4001d0:	f104 010c 	add.w	r1, r4, #12
  4001d4:	2301      	movs	r3, #1
  4001d6:	408b      	lsls	r3, r1
  4001d8:	4213      	tst	r3, r2
  4001da:	d110      	bne.n	4001fe <afec_process_callback+0x52>
	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  4001dc:	3401      	adds	r4, #1
  4001de:	2c10      	cmp	r4, #16
  4001e0:	d022      	beq.n	400228 <afec_process_callback+0x7c>
		if (cnt < AFEC_INTERRUPT_DATA_READY) {
  4001e2:	2c0b      	cmp	r4, #11
  4001e4:	d8f1      	bhi.n	4001ca <afec_process_callback+0x1e>
			if (status & (1 << cnt)) {
  4001e6:	9a01      	ldr	r2, [sp, #4]
  4001e8:	2301      	movs	r3, #1
  4001ea:	40a3      	lsls	r3, r4
  4001ec:	4213      	tst	r3, r2
  4001ee:	d0f5      	beq.n	4001dc <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  4001f0:	192b      	adds	r3, r5, r4
  4001f2:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  4001f6:	2b00      	cmp	r3, #0
  4001f8:	d0f0      	beq.n	4001dc <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  4001fa:	4798      	blx	r3
  4001fc:	e7ee      	b.n	4001dc <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  4001fe:	192b      	adds	r3, r5, r4
  400200:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  400204:	2b00      	cmp	r3, #0
  400206:	d0e9      	beq.n	4001dc <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  400208:	4798      	blx	r3
  40020a:	e7e7      	b.n	4001dc <afec_process_callback+0x30>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		} else {
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1 + AFEC_INTERRUPT_GAP2))) {
  40020c:	9a01      	ldr	r2, [sp, #4]
  40020e:	f104 010f 	add.w	r1, r4, #15
  400212:	2301      	movs	r3, #1
  400214:	408b      	lsls	r3, r1
  400216:	4213      	tst	r3, r2
  400218:	d0e0      	beq.n	4001dc <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  40021a:	192b      	adds	r3, r5, r4
  40021c:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  400220:	2b00      	cmp	r3, #0
  400222:	d0db      	beq.n	4001dc <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  400224:	4798      	blx	r3
  400226:	e7d9      	b.n	4001dc <afec_process_callback+0x30>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		}
	}
}
  400228:	b002      	add	sp, #8
  40022a:	bd70      	pop	{r4, r5, r6, pc}
  40022c:	20400bdc 	.word	0x20400bdc
  400230:	40064000 	.word	0x40064000

00400234 <afec_ch_set_config>:
{
  400234:	b430      	push	{r4, r5}
	reg = afec->AFEC_DIFFR;
  400236:	6e04      	ldr	r4, [r0, #96]	; 0x60
	reg &= ~(0x1u << channel);
  400238:	2301      	movs	r3, #1
  40023a:	408b      	lsls	r3, r1
  40023c:	ea24 0403 	bic.w	r4, r4, r3
	reg |= (config->diff) ? (0x1u << channel) : 0;
  400240:	7815      	ldrb	r5, [r2, #0]
  400242:	2d00      	cmp	r5, #0
  400244:	bf08      	it	eq
  400246:	2300      	moveq	r3, #0
  400248:	4323      	orrs	r3, r4
	afec->AFEC_DIFFR = reg;
  40024a:	6603      	str	r3, [r0, #96]	; 0x60
	reg = afec->AFEC_CGR;
  40024c:	6d44      	ldr	r4, [r0, #84]	; 0x54
	reg &= ~(0x03u << (2 * channel));
  40024e:	004b      	lsls	r3, r1, #1
  400250:	2103      	movs	r1, #3
  400252:	4099      	lsls	r1, r3
  400254:	ea24 0401 	bic.w	r4, r4, r1
	reg |= (config->gain) << (2 * channel);
  400258:	7851      	ldrb	r1, [r2, #1]
  40025a:	4099      	lsls	r1, r3
  40025c:	4321      	orrs	r1, r4
	afec->AFEC_CGR = reg;
  40025e:	6541      	str	r1, [r0, #84]	; 0x54
}
  400260:	bc30      	pop	{r4, r5}
  400262:	4770      	bx	lr

00400264 <afec_temp_sensor_set_config>:
	reg = ((config->rctc) ? AFEC_TEMPMR_RTCT : 0) | (config->mode);
  400264:	784b      	ldrb	r3, [r1, #1]
  400266:	780a      	ldrb	r2, [r1, #0]
  400268:	4313      	orrs	r3, r2
	afec->AFEC_TEMPMR = reg;
  40026a:	6703      	str	r3, [r0, #112]	; 0x70
			AFEC_TEMPCWR_THIGHTHRES(config->high_threshold);
  40026c:	888a      	ldrh	r2, [r1, #4]
	afec->AFEC_TEMPCWR = AFEC_TEMPCWR_TLOWTHRES(config->low_threshold) |
  40026e:	884b      	ldrh	r3, [r1, #2]
  400270:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  400274:	6743      	str	r3, [r0, #116]	; 0x74
  400276:	4770      	bx	lr

00400278 <afec_get_config_defaults>:
	cfg->resolution = AFEC_12_BITS;
  400278:	2200      	movs	r2, #0
  40027a:	6002      	str	r2, [r0, #0]
	cfg->mck = sysclk_get_cpu_hz();
  40027c:	4b08      	ldr	r3, [pc, #32]	; (4002a0 <afec_get_config_defaults+0x28>)
  40027e:	6043      	str	r3, [r0, #4]
		cfg->afec_clock = 6000000UL;
  400280:	4b08      	ldr	r3, [pc, #32]	; (4002a4 <afec_get_config_defaults+0x2c>)
  400282:	6083      	str	r3, [r0, #8]
		cfg->startup_time = AFEC_STARTUP_TIME_4;
  400284:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  400288:	60c3      	str	r3, [r0, #12]
		cfg->tracktim = 2;
  40028a:	2302      	movs	r3, #2
  40028c:	7403      	strb	r3, [r0, #16]
		cfg->transfer = 1;
  40028e:	2301      	movs	r3, #1
  400290:	7443      	strb	r3, [r0, #17]
		cfg->anach = true;
  400292:	7483      	strb	r3, [r0, #18]
		cfg->useq = false;
  400294:	74c2      	strb	r2, [r0, #19]
		cfg->tag = true;
  400296:	7503      	strb	r3, [r0, #20]
		cfg->stm = true;
  400298:	7543      	strb	r3, [r0, #21]
		cfg->ibctl = 1;
  40029a:	7583      	strb	r3, [r0, #22]
  40029c:	4770      	bx	lr
  40029e:	bf00      	nop
  4002a0:	08f0d180 	.word	0x08f0d180
  4002a4:	005b8d80 	.word	0x005b8d80

004002a8 <afec_ch_get_config_defaults>:
	cfg->diff = false;
  4002a8:	2300      	movs	r3, #0
  4002aa:	7003      	strb	r3, [r0, #0]
   	cfg->gain = AFEC_GAINVALUE_1;
  4002ac:	2301      	movs	r3, #1
  4002ae:	7043      	strb	r3, [r0, #1]
  4002b0:	4770      	bx	lr

004002b2 <afec_temp_sensor_get_config_defaults>:
	cfg->rctc = false;
  4002b2:	2300      	movs	r3, #0
  4002b4:	7003      	strb	r3, [r0, #0]
	cfg->mode= AFEC_TEMP_CMP_MODE_2;
  4002b6:	2320      	movs	r3, #32
  4002b8:	7043      	strb	r3, [r0, #1]
	cfg->low_threshold= 0xFF;
  4002ba:	23ff      	movs	r3, #255	; 0xff
  4002bc:	8043      	strh	r3, [r0, #2]
	cfg->high_threshold= 0xFFF;
  4002be:	f640 73ff 	movw	r3, #4095	; 0xfff
  4002c2:	8083      	strh	r3, [r0, #4]
  4002c4:	4770      	bx	lr
	...

004002c8 <afec_init>:
	return afec->AFEC_ISR;
  4002c8:	6b02      	ldr	r2, [r0, #48]	; 0x30
	if ((afec_get_interrupt_status(afec) & AFEC_ISR_DRDY) == AFEC_ISR_DRDY) {
  4002ca:	f012 7280 	ands.w	r2, r2, #16777216	; 0x1000000
  4002ce:	d001      	beq.n	4002d4 <afec_init+0xc>
		return STATUS_ERR_BUSY;
  4002d0:	2019      	movs	r0, #25
  4002d2:	4770      	bx	lr
{
  4002d4:	b410      	push	{r4}
	afec->AFEC_CR = AFEC_CR_SWRST;
  4002d6:	2301      	movs	r3, #1
  4002d8:	6003      	str	r3, [r0, #0]
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  4002da:	7ccb      	ldrb	r3, [r1, #19]
  4002dc:	2b00      	cmp	r3, #0
  4002de:	bf18      	it	ne
  4002e0:	f04f 4200 	movne.w	r2, #2147483648	; 0x80000000
			AFEC_MR_PRESCAL((config->mck / config->afec_clock )- 1) |
  4002e4:	684b      	ldr	r3, [r1, #4]
  4002e6:	688c      	ldr	r4, [r1, #8]
  4002e8:	fbb3 f3f4 	udiv	r3, r3, r4
  4002ec:	3b01      	subs	r3, #1
  4002ee:	021b      	lsls	r3, r3, #8
  4002f0:	b29b      	uxth	r3, r3
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  4002f2:	68cc      	ldr	r4, [r1, #12]
  4002f4:	f444 0400 	orr.w	r4, r4, #8388608	; 0x800000
  4002f8:	4323      	orrs	r3, r4
			AFEC_MR_TRACKTIM(config->tracktim) |
  4002fa:	7c0c      	ldrb	r4, [r1, #16]
  4002fc:	0624      	lsls	r4, r4, #24
  4002fe:	f004 6470 	and.w	r4, r4, #251658240	; 0xf000000
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  400302:	4323      	orrs	r3, r4
			AFEC_MR_TRANSFER(config->transfer) |
  400304:	7c4c      	ldrb	r4, [r1, #17]
  400306:	0724      	lsls	r4, r4, #28
  400308:	f004 5440 	and.w	r4, r4, #805306368	; 0x30000000
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  40030c:	4323      	orrs	r3, r4
  40030e:	4313      	orrs	r3, r2
	afec->AFEC_MR = reg;
  400310:	6043      	str	r3, [r0, #4]
	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  400312:	7d0b      	ldrb	r3, [r1, #20]
  400314:	2b00      	cmp	r3, #0
  400316:	bf14      	ite	ne
  400318:	f04f 7380 	movne.w	r3, #16777216	; 0x1000000
  40031c:	2300      	moveq	r3, #0
  40031e:	680a      	ldr	r2, [r1, #0]
  400320:	4313      	orrs	r3, r2
			(config->stm ? AFEC_EMR_STM : 0);
  400322:	7d4a      	ldrb	r2, [r1, #21]
  400324:	2a00      	cmp	r2, #0
  400326:	bf14      	ite	ne
  400328:	f04f 7200 	movne.w	r2, #33554432	; 0x2000000
  40032c:	2200      	moveq	r2, #0
			(config->resolution) |
  40032e:	4313      	orrs	r3, r2
	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  400330:	6083      	str	r3, [r0, #8]
	afec->AFEC_ACR = AFEC_ACR_IBCTL(config->ibctl) | AFEC_ACR_PGA0EN | AFEC_ACR_PGA1EN;
  400332:	7d8b      	ldrb	r3, [r1, #22]
  400334:	021b      	lsls	r3, r3, #8
  400336:	f403 7340 	and.w	r3, r3, #768	; 0x300
  40033a:	f043 030c 	orr.w	r3, r3, #12
  40033e:	f8c0 3094 	str.w	r3, [r0, #148]	; 0x94
	if(afec == AFEC0) {
  400342:	4b0f      	ldr	r3, [pc, #60]	; (400380 <afec_init+0xb8>)
  400344:	4298      	cmp	r0, r3
  400346:	d006      	beq.n	400356 <afec_init+0x8e>
	if(afec == AFEC1) {
  400348:	4b0e      	ldr	r3, [pc, #56]	; (400384 <afec_init+0xbc>)
  40034a:	4298      	cmp	r0, r3
  40034c:	d00d      	beq.n	40036a <afec_init+0xa2>
	return STATUS_OK;
  40034e:	2000      	movs	r0, #0
}
  400350:	f85d 4b04 	ldr.w	r4, [sp], #4
  400354:	4770      	bx	lr
  400356:	4b0c      	ldr	r3, [pc, #48]	; (400388 <afec_init+0xc0>)
  400358:	f103 0140 	add.w	r1, r3, #64	; 0x40
			afec_callback_pointer[0][i] = 0;
  40035c:	2200      	movs	r2, #0
  40035e:	f843 2f04 	str.w	r2, [r3, #4]!
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  400362:	428b      	cmp	r3, r1
  400364:	d1fb      	bne.n	40035e <afec_init+0x96>
	return STATUS_OK;
  400366:	2000      	movs	r0, #0
  400368:	e7f2      	b.n	400350 <afec_init+0x88>
  40036a:	4b08      	ldr	r3, [pc, #32]	; (40038c <afec_init+0xc4>)
  40036c:	f103 0140 	add.w	r1, r3, #64	; 0x40
			afec_callback_pointer[1][i] = 0;
  400370:	2200      	movs	r2, #0
  400372:	f843 2b04 	str.w	r2, [r3], #4
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  400376:	428b      	cmp	r3, r1
  400378:	d1fb      	bne.n	400372 <afec_init+0xaa>
	return STATUS_OK;
  40037a:	2000      	movs	r0, #0
  40037c:	e7e8      	b.n	400350 <afec_init+0x88>
  40037e:	bf00      	nop
  400380:	4003c000 	.word	0x4003c000
  400384:	40064000 	.word	0x40064000
  400388:	20400bd8 	.word	0x20400bd8
  40038c:	20400c1c 	.word	0x20400c1c

00400390 <afec_enable_interrupt>:
	if (interrupt_source == AFEC_INTERRUPT_ALL) {
  400390:	4b0c      	ldr	r3, [pc, #48]	; (4003c4 <afec_enable_interrupt+0x34>)
  400392:	4299      	cmp	r1, r3
  400394:	d007      	beq.n	4003a6 <afec_enable_interrupt+0x16>
	if (interrupt_source < AFEC_INTERRUPT_DATA_READY) {
  400396:	290b      	cmp	r1, #11
  400398:	d80b      	bhi.n	4003b2 <afec_enable_interrupt+0x22>
		if (interrupt_source == AFEC_INTERRUPT_EOC_11) {
  40039a:	d006      	beq.n	4003aa <afec_enable_interrupt+0x1a>
			afec->AFEC_IER = 1 << interrupt_source;
  40039c:	2301      	movs	r3, #1
  40039e:	fa03 f101 	lsl.w	r1, r3, r1
  4003a2:	6241      	str	r1, [r0, #36]	; 0x24
  4003a4:	4770      	bx	lr
		afec->AFEC_IER = AFEC_INTERRUPT_ALL;
  4003a6:	6243      	str	r3, [r0, #36]	; 0x24
		return;
  4003a8:	4770      	bx	lr
			afec->AFEC_IER = 1 << AFEC_TEMP_INT_SOURCE_NUM;
  4003aa:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4003ae:	6243      	str	r3, [r0, #36]	; 0x24
  4003b0:	4770      	bx	lr
	} else if (interrupt_source < AFEC_INTERRUPT_TEMP_CHANGE) {
  4003b2:	290e      	cmp	r1, #14
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1);
  4003b4:	bf94      	ite	ls
  4003b6:	310c      	addls	r1, #12
				+ AFEC_INTERRUPT_GAP2);
  4003b8:	310f      	addhi	r1, #15
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1
  4003ba:	2301      	movs	r3, #1
  4003bc:	fa03 f101 	lsl.w	r1, r3, r1
  4003c0:	6241      	str	r1, [r0, #36]	; 0x24
  4003c2:	4770      	bx	lr
  4003c4:	47000fff 	.word	0x47000fff

004003c8 <afec_set_callback>:
{
  4003c8:	b538      	push	{r3, r4, r5, lr}
	if (afec == AFEC1) {
  4003ca:	4c11      	ldr	r4, [pc, #68]	; (400410 <afec_set_callback+0x48>)
  4003cc:	42a0      	cmp	r0, r4
	afec_callback_pointer[i][source] = callback;
  4003ce:	bf0c      	ite	eq
  4003d0:	2410      	moveq	r4, #16
  4003d2:	2400      	movne	r4, #0
  4003d4:	440c      	add	r4, r1
  4003d6:	4d0f      	ldr	r5, [pc, #60]	; (400414 <afec_set_callback+0x4c>)
  4003d8:	f845 2024 	str.w	r2, [r5, r4, lsl #2]
	if (!i) {
  4003dc:	d10a      	bne.n	4003f4 <afec_set_callback+0x2c>

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  4003de:	4a0e      	ldr	r2, [pc, #56]	; (400418 <afec_set_callback+0x50>)
  4003e0:	f44f 7480 	mov.w	r4, #256	; 0x100
  4003e4:	f8c2 4184 	str.w	r4, [r2, #388]	; 0x184
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4003e8:	015b      	lsls	r3, r3, #5
  4003ea:	b2db      	uxtb	r3, r3
  4003ec:	f882 3328 	strb.w	r3, [r2, #808]	; 0x328
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4003f0:	6054      	str	r4, [r2, #4]
  4003f2:	e009      	b.n	400408 <afec_set_callback+0x40>
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  4003f4:	4a08      	ldr	r2, [pc, #32]	; (400418 <afec_set_callback+0x50>)
  4003f6:	f04f 5400 	mov.w	r4, #536870912	; 0x20000000
  4003fa:	f8c2 4180 	str.w	r4, [r2, #384]	; 0x180
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4003fe:	015b      	lsls	r3, r3, #5
  400400:	b2db      	uxtb	r3, r3
  400402:	f882 331d 	strb.w	r3, [r2, #797]	; 0x31d
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400406:	6014      	str	r4, [r2, #0]
	afec_enable_interrupt(afec, source);
  400408:	4b04      	ldr	r3, [pc, #16]	; (40041c <afec_set_callback+0x54>)
  40040a:	4798      	blx	r3
  40040c:	bd38      	pop	{r3, r4, r5, pc}
  40040e:	bf00      	nop
  400410:	40064000 	.word	0x40064000
  400414:	20400bdc 	.word	0x20400bdc
  400418:	e000e100 	.word	0xe000e100
  40041c:	00400391 	.word	0x00400391

00400420 <afec_disable_interrupt>:
	if (interrupt_source == AFEC_INTERRUPT_ALL) {
  400420:	4b0c      	ldr	r3, [pc, #48]	; (400454 <afec_disable_interrupt+0x34>)
  400422:	4299      	cmp	r1, r3
  400424:	d007      	beq.n	400436 <afec_disable_interrupt+0x16>
	if (interrupt_source < AFEC_INTERRUPT_DATA_READY) {
  400426:	290b      	cmp	r1, #11
  400428:	d80b      	bhi.n	400442 <afec_disable_interrupt+0x22>
		if (interrupt_source == AFEC_INTERRUPT_EOC_11) {
  40042a:	d006      	beq.n	40043a <afec_disable_interrupt+0x1a>
			afec->AFEC_IDR = 1 << interrupt_source;
  40042c:	2301      	movs	r3, #1
  40042e:	fa03 f101 	lsl.w	r1, r3, r1
  400432:	6281      	str	r1, [r0, #40]	; 0x28
  400434:	4770      	bx	lr
		afec->AFEC_IDR = AFEC_INTERRUPT_ALL;
  400436:	6283      	str	r3, [r0, #40]	; 0x28
		return;
  400438:	4770      	bx	lr
			afec->AFEC_IDR = 1 << AFEC_TEMP_INT_SOURCE_NUM;
  40043a:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40043e:	6283      	str	r3, [r0, #40]	; 0x28
  400440:	4770      	bx	lr
	} else if (interrupt_source < AFEC_INTERRUPT_TEMP_CHANGE) {
  400442:	290e      	cmp	r1, #14
		afec->AFEC_IDR = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1);
  400444:	bf94      	ite	ls
  400446:	310c      	addls	r1, #12
				+ AFEC_INTERRUPT_GAP2);
  400448:	310f      	addhi	r1, #15
		afec->AFEC_IDR = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1
  40044a:	2301      	movs	r3, #1
  40044c:	fa03 f101 	lsl.w	r1, r3, r1
  400450:	6281      	str	r1, [r0, #40]	; 0x28
  400452:	4770      	bx	lr
  400454:	47000fff 	.word	0x47000fff

00400458 <AFEC0_Handler>:

/**
 * \brief Interrupt handler for AFEC0.
 */
void AFEC0_Handler(void)
{
  400458:	b508      	push	{r3, lr}
	afec_process_callback(AFEC0);
  40045a:	4802      	ldr	r0, [pc, #8]	; (400464 <AFEC0_Handler+0xc>)
  40045c:	4b02      	ldr	r3, [pc, #8]	; (400468 <AFEC0_Handler+0x10>)
  40045e:	4798      	blx	r3
  400460:	bd08      	pop	{r3, pc}
  400462:	bf00      	nop
  400464:	4003c000 	.word	0x4003c000
  400468:	004001ad 	.word	0x004001ad

0040046c <AFEC1_Handler>:

/**
 * \brief Interrupt handler for AFEC1.
 */
void AFEC1_Handler(void)
{
  40046c:	b508      	push	{r3, lr}
	afec_process_callback(AFEC1);
  40046e:	4802      	ldr	r0, [pc, #8]	; (400478 <AFEC1_Handler+0xc>)
  400470:	4b02      	ldr	r3, [pc, #8]	; (40047c <AFEC1_Handler+0x10>)
  400472:	4798      	blx	r3
  400474:	bd08      	pop	{r3, pc}
  400476:	bf00      	nop
  400478:	40064000 	.word	0x40064000
  40047c:	004001ad 	.word	0x004001ad

00400480 <afec_enable>:
 * \brief Enable AFEC Module.
 *
 * \param afec  Base address of the AFEC
 */
void afec_enable(Afec *const afec)
{
  400480:	b500      	push	{lr}
  400482:	b083      	sub	sp, #12
	Assert(afec);
	uint32_t pid;

	pid = afec_find_pid(afec);
	/* Enable peripheral clock. */
	pmc_enable_periph_clk(pid);
  400484:	4b13      	ldr	r3, [pc, #76]	; (4004d4 <afec_enable+0x54>)
  400486:	4298      	cmp	r0, r3
  400488:	bf0c      	ite	eq
  40048a:	2028      	moveq	r0, #40	; 0x28
  40048c:	201d      	movne	r0, #29
  40048e:	4b12      	ldr	r3, [pc, #72]	; (4004d8 <afec_enable+0x58>)
  400490:	4798      	blx	r3
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
  400492:	4b12      	ldr	r3, [pc, #72]	; (4004dc <afec_enable+0x5c>)
  400494:	789b      	ldrb	r3, [r3, #2]
  400496:	2bff      	cmp	r3, #255	; 0xff
  400498:	d01a      	beq.n	4004d0 <afec_enable+0x50>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  40049a:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  40049e:	fab3 f383 	clz	r3, r3
  4004a2:	095b      	lsrs	r3, r3, #5
  4004a4:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  4004a6:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  4004a8:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4004ac:	2200      	movs	r2, #0
  4004ae:	4b0c      	ldr	r3, [pc, #48]	; (4004e0 <afec_enable+0x60>)
  4004b0:	701a      	strb	r2, [r3, #0]
	return flags;
  4004b2:	9901      	ldr	r1, [sp, #4]
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
  4004b4:	4a09      	ldr	r2, [pc, #36]	; (4004dc <afec_enable+0x5c>)
  4004b6:	7893      	ldrb	r3, [r2, #2]
  4004b8:	3301      	adds	r3, #1
  4004ba:	7093      	strb	r3, [r2, #2]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  4004bc:	b129      	cbz	r1, 4004ca <afec_enable+0x4a>
		cpu_irq_enable();
  4004be:	2201      	movs	r2, #1
  4004c0:	4b07      	ldr	r3, [pc, #28]	; (4004e0 <afec_enable+0x60>)
  4004c2:	701a      	strb	r2, [r3, #0]
  4004c4:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4004c8:	b662      	cpsie	i
	sleepmgr_lock_mode(SLEEPMGR_SLEEP_WFI);
}
  4004ca:	b003      	add	sp, #12
  4004cc:	f85d fb04 	ldr.w	pc, [sp], #4
  4004d0:	e7fe      	b.n	4004d0 <afec_enable+0x50>
  4004d2:	bf00      	nop
  4004d4:	40064000 	.word	0x40064000
  4004d8:	00401005 	.word	0x00401005
  4004dc:	20400bd4 	.word	0x20400bd4
  4004e0:	20400000 	.word	0x20400000

004004e4 <sdramc_init>:
	if(sleepmgr_locks[mode] >= 0xff) {
  4004e4:	4b51      	ldr	r3, [pc, #324]	; (40062c <sdramc_init+0x148>)
  4004e6:	781b      	ldrb	r3, [r3, #0]
  4004e8:	2bff      	cmp	r3, #255	; 0xff
  4004ea:	f000 809d 	beq.w	400628 <sdramc_init+0x144>
 *
 * \param p_sdram  Pointer to the sdram memory structure.
 * \param ul_clk  SDRAM clock frequency.
 */
void sdramc_init(sdramc_memory_dev_t *p_sdram, uint32_t ul_clk)
{
  4004ee:	b4f0      	push	{r4, r5, r6, r7}
  4004f0:	b082      	sub	sp, #8
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  4004f2:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
  4004f6:	fab3 f383 	clz	r3, r3
  4004fa:	095b      	lsrs	r3, r3, #5
  4004fc:	9300      	str	r3, [sp, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  4004fe:	b672      	cpsid	i
  400500:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400504:	2200      	movs	r2, #0
  400506:	4b4a      	ldr	r3, [pc, #296]	; (400630 <sdramc_init+0x14c>)
  400508:	701a      	strb	r2, [r3, #0]
	return flags;
  40050a:	9c00      	ldr	r4, [sp, #0]
	++sleepmgr_locks[mode];
  40050c:	4a47      	ldr	r2, [pc, #284]	; (40062c <sdramc_init+0x148>)
  40050e:	7813      	ldrb	r3, [r2, #0]
  400510:	3301      	adds	r3, #1
  400512:	7013      	strb	r3, [r2, #0]
	if (cpu_irq_is_enabled_flags(flags))
  400514:	b12c      	cbz	r4, 400522 <sdramc_init+0x3e>
		cpu_irq_enable();
  400516:	2201      	movs	r2, #1
  400518:	4b45      	ldr	r3, [pc, #276]	; (400630 <sdramc_init+0x14c>)
  40051a:	701a      	strb	r2, [r3, #0]
  40051c:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  400520:	b662      	cpsie	i
	sleepmgr_lock_mode(SLEEPMGR_ACTIVE);

	/* SDRAM device configuration */
	/* Step 1. */
	/* Set the features of SDRAM device into the Configuration Register */
	SDRAMC->SDRAMC_CR = p_sdram->cr.ul_cfg;
  400522:	6883      	ldr	r3, [r0, #8]
  400524:	4a43      	ldr	r2, [pc, #268]	; (400634 <sdramc_init+0x150>)
  400526:	6093      	str	r3, [r2, #8]
	/* Step 2. */

	/* For low-power SDRAM, Temperature-Compensated Self Refresh (TCSR),
	   Drive Strength (DS) and Partial Array Self Refresh (PASR) must be set
	   in the Low-power Register. */
	SDRAMC->SDRAMC_LPR = 0;
  400528:	2300      	movs	r3, #0
  40052a:	6113      	str	r3, [r2, #16]

	/* Step 3. */
	/* Program the memory device type into the Memory Device Register */
	SDRAMC->SDRAMC_MDR = SDRAMC_MDR_MD_SDRAM;
  40052c:	6253      	str	r3, [r2, #36]	; 0x24

	/* Step 4. */

	/* A minimum pause of 200 Âµs is provided to precede any signal toggle.
	   (6 core cycles per iteration) */
	for (i = 0; i < ((ul_clk / 1000000) * 1000 / 6); i++) {
  40052e:	9301      	str	r3, [sp, #4]
  400530:	4b41      	ldr	r3, [pc, #260]	; (400638 <sdramc_init+0x154>)
  400532:	fba3 2301 	umull	r2, r3, r3, r1
  400536:	0c9a      	lsrs	r2, r3, #18
  400538:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
  40053c:	fb03 f302 	mul.w	r3, r3, r2
  400540:	4a3e      	ldr	r2, [pc, #248]	; (40063c <sdramc_init+0x158>)
  400542:	fba2 2303 	umull	r2, r3, r2, r3
  400546:	089b      	lsrs	r3, r3, #2
  400548:	9a01      	ldr	r2, [sp, #4]
  40054a:	4293      	cmp	r3, r2
  40054c:	d905      	bls.n	40055a <sdramc_init+0x76>
  40054e:	9a01      	ldr	r2, [sp, #4]
  400550:	3201      	adds	r2, #1
  400552:	9201      	str	r2, [sp, #4]
  400554:	9a01      	ldr	r2, [sp, #4]
  400556:	429a      	cmp	r2, r3
  400558:	d3f9      	bcc.n	40054e <sdramc_init+0x6a>
	/* A NOP command is issued to the SDR-SDRAM. Program NOP command into
	   Mode Register, and the application must set Mode to 1 in the Mode
	   Register. Perform a write access to any SDR-SDRAM address to
	   acknowledge this command. Now the clock which drives SDR-SDRAM
	   device is enabled. */
	SDRAMC->SDRAMC_MR = SDRAMC_MR_MODE_NOP;
  40055a:	4d36      	ldr	r5, [pc, #216]	; (400634 <sdramc_init+0x150>)
  40055c:	2201      	movs	r2, #1
  40055e:	602a      	str	r2, [r5, #0]
	*pSdram = 0x0;
  400560:	f04f 44e0 	mov.w	r4, #1879048192	; 0x70000000
  400564:	2200      	movs	r2, #0
  400566:	8022      	strh	r2, [r4, #0]

	/* An all banks precharge command is issued to the SDR-SDRAM. Program
	   all banks precharge command into Mode Register, and the application
	   must set Mode to 2 in the Mode Register. Perform a write access to
	   any SDRSDRAM address to acknowledge this command. */
	SDRAMC->SDRAMC_MR = SDRAMC_MR_MODE_ALLBANKS_PRECHARGE;
  400568:	2602      	movs	r6, #2
  40056a:	602e      	str	r6, [r5, #0]
	*pSdram = 0x0;
  40056c:	8022      	strh	r2, [r4, #0]

	/* Add some delays after precharge */
	for (i = 0; i < ((ul_clk / 1000000) * 1000 / 6); i++) {
  40056e:	9201      	str	r2, [sp, #4]
  400570:	9a01      	ldr	r2, [sp, #4]
  400572:	429a      	cmp	r2, r3
  400574:	d205      	bcs.n	400582 <sdramc_init+0x9e>
  400576:	9a01      	ldr	r2, [sp, #4]
  400578:	3201      	adds	r2, #1
  40057a:	9201      	str	r2, [sp, #4]
  40057c:	9a01      	ldr	r2, [sp, #4]
  40057e:	429a      	cmp	r2, r3
  400580:	d3f9      	bcc.n	400576 <sdramc_init+0x92>
	/* Step 7. */
	/* Eight auto-refresh (CBR) cycles are provided. Program the auto
	   refresh command (CBR) into Mode Register, and the application
	   must set Mode to 4 in the Mode Register. Once in the idle state,
	   eight AUTO REFRESH cycles must be performed. */
	SDRAMC->SDRAMC_MR = SDRAMC_MR_MODE_AUTO_REFRESH;
  400582:	4a2c      	ldr	r2, [pc, #176]	; (400634 <sdramc_init+0x150>)
  400584:	2404      	movs	r4, #4
  400586:	6014      	str	r4, [r2, #0]
	*pSdram = 0x1;
  400588:	f04f 45e0 	mov.w	r5, #1879048192	; 0x70000000
  40058c:	2601      	movs	r6, #1
  40058e:	802e      	strh	r6, [r5, #0]

	SDRAMC->SDRAMC_MR = SDRAMC_MR_MODE_AUTO_REFRESH;
  400590:	6014      	str	r4, [r2, #0]
	*pSdram = 0x2;
  400592:	2602      	movs	r6, #2
  400594:	802e      	strh	r6, [r5, #0]

	SDRAMC->SDRAMC_MR = SDRAMC_MR_MODE_AUTO_REFRESH;
  400596:	6014      	str	r4, [r2, #0]
	*pSdram = 0x3;
  400598:	2603      	movs	r6, #3
  40059a:	802e      	strh	r6, [r5, #0]

	SDRAMC->SDRAMC_MR = SDRAMC_MR_MODE_AUTO_REFRESH;
  40059c:	6014      	str	r4, [r2, #0]
	*pSdram = 0x4;
  40059e:	802c      	strh	r4, [r5, #0]

	SDRAMC->SDRAMC_MR = SDRAMC_MR_MODE_AUTO_REFRESH;
  4005a0:	6014      	str	r4, [r2, #0]
	*pSdram = 0x5;
  4005a2:	2705      	movs	r7, #5
  4005a4:	802f      	strh	r7, [r5, #0]

	SDRAMC->SDRAMC_MR = SDRAMC_MR_MODE_AUTO_REFRESH;
  4005a6:	6014      	str	r4, [r2, #0]
	*pSdram = 0x6;
  4005a8:	2706      	movs	r7, #6
  4005aa:	802f      	strh	r7, [r5, #0]

	SDRAMC->SDRAMC_MR = SDRAMC_MR_MODE_AUTO_REFRESH;
  4005ac:	6014      	str	r4, [r2, #0]
	*pSdram = 0x7;
  4005ae:	2707      	movs	r7, #7
  4005b0:	802f      	strh	r7, [r5, #0]

	SDRAMC->SDRAMC_MR = SDRAMC_MR_MODE_AUTO_REFRESH;
  4005b2:	6014      	str	r4, [r2, #0]
	*pSdram = 0x8;
  4005b4:	2408      	movs	r4, #8
  4005b6:	802c      	strh	r4, [r5, #0]

	/* Step 8. */
	/* A Mode Register Set (MRS) cycle is issued to program the parameters
	   of the SDRAM devices, in particular CAS latency and burst length. */
	SDRAMC->SDRAMC_MR = SDRAMC_MR_MODE_LOAD_MODEREG;
  4005b8:	6016      	str	r6, [r2, #0]
	*((uint16_t *)(pSdram + p_sdram->ul_mode)) = 0xcafe;
  4005ba:	6842      	ldr	r2, [r0, #4]
  4005bc:	0052      	lsls	r2, r2, #1
  4005be:	442a      	add	r2, r5
  4005c0:	f64c 24fe 	movw	r4, #51966	; 0xcafe
  4005c4:	8014      	strh	r4, [r2, #0]
    
	/* Add some delays */
	for (i = 0; i < ((ul_clk / 1000000) * 1000 / 6); i++) {
  4005c6:	2200      	movs	r2, #0
  4005c8:	9201      	str	r2, [sp, #4]
  4005ca:	9a01      	ldr	r2, [sp, #4]
  4005cc:	429a      	cmp	r2, r3
  4005ce:	d205      	bcs.n	4005dc <sdramc_init+0xf8>
  4005d0:	9a01      	ldr	r2, [sp, #4]
  4005d2:	3201      	adds	r2, #1
  4005d4:	9201      	str	r2, [sp, #4]
  4005d6:	9a01      	ldr	r2, [sp, #4]
  4005d8:	429a      	cmp	r2, r3
  4005da:	d3f9      	bcc.n	4005d0 <sdramc_init+0xec>

	/* For low-power SDR-SDRAM initialization, an Extended Mode Register Set
	   (EMRS) cycle is issued to program the SDR-SDRAM parameters (TCSR,
	   PASR, DS). The write address must be chosen so that BA[1] is set to
	   1 and BA[0] is set to 0. */
	SDRAMC->SDRAMC_MR = SDRAMC_MR_MODE_EXT_LOAD_MODEREG;
  4005dc:	4a15      	ldr	r2, [pc, #84]	; (400634 <sdramc_init+0x150>)
  4005de:	2305      	movs	r3, #5
  4005e0:	6013      	str	r3, [r2, #0]
	*((uint16_t *)(pSdram + (1 << p_sdram->ul_bk1))) = 0x0;
  4005e2:	6800      	ldr	r0, [r0, #0]
  4005e4:	2302      	movs	r3, #2
  4005e6:	4083      	lsls	r3, r0
  4005e8:	f103 43e0 	add.w	r3, r3, #1879048192	; 0x70000000
  4005ec:	2000      	movs	r0, #0
  4005ee:	8018      	strh	r0, [r3, #0]

	/* Step 10. */
	/* The application must go into Normal Mode, setting Mode to 0 in the
	   Mode Register and perform a write access at any location in the\
	   SDRAM to acknowledge this command. */
	SDRAMC->SDRAMC_MR = SDRAMC_MR_MODE_NORMAL;
  4005f0:	6010      	str	r0, [r2, #0]
	*pSdram = 0x0;
  4005f2:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
  4005f6:	8018      	strh	r0, [r3, #0]

	/* Step 11. */

	/* Write the refresh rate into the count field in the SDRAMC Refresh
	   Timer register. Set Refresh timer to 15.625 us. */
	i = ul_clk / 1000u;
  4005f8:	4b11      	ldr	r3, [pc, #68]	; (400640 <sdramc_init+0x15c>)
  4005fa:	fba3 1301 	umull	r1, r3, r3, r1
  4005fe:	099b      	lsrs	r3, r3, #6
  400600:	9301      	str	r3, [sp, #4]
	i *= 15625u;
  400602:	9901      	ldr	r1, [sp, #4]
  400604:	f643 5309 	movw	r3, #15625	; 0x3d09
  400608:	fb03 f301 	mul.w	r3, r3, r1
  40060c:	9301      	str	r3, [sp, #4]
	i /= 1000000u;
  40060e:	9b01      	ldr	r3, [sp, #4]
  400610:	4909      	ldr	r1, [pc, #36]	; (400638 <sdramc_init+0x154>)
  400612:	fba1 1303 	umull	r1, r3, r1, r3
  400616:	0c9b      	lsrs	r3, r3, #18
  400618:	9301      	str	r3, [sp, #4]
	SDRAMC->SDRAMC_TR = SDRAMC_TR_COUNT(i);
  40061a:	9b01      	ldr	r3, [sp, #4]
  40061c:	f3c3 030b 	ubfx	r3, r3, #0, #12
  400620:	6053      	str	r3, [r2, #4]
}
  400622:	b002      	add	sp, #8
  400624:	bcf0      	pop	{r4, r5, r6, r7}
  400626:	4770      	bx	lr
  400628:	e7fe      	b.n	400628 <sdramc_init+0x144>
  40062a:	bf00      	nop
  40062c:	20400bd4 	.word	0x20400bd4
  400630:	20400000 	.word	0x20400000
  400634:	40084000 	.word	0x40084000
  400638:	431bde83 	.word	0x431bde83
  40063c:	aaaaaaab 	.word	0xaaaaaaab
  400640:	10624dd3 	.word	0x10624dd3

00400644 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  400644:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400646:	0189      	lsls	r1, r1, #6
  400648:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  40064a:	2402      	movs	r4, #2
  40064c:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  40064e:	f04f 31ff 	mov.w	r1, #4294967295
  400652:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  400654:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  400656:	605a      	str	r2, [r3, #4]
}
  400658:	f85d 4b04 	ldr.w	r4, [sp], #4
  40065c:	4770      	bx	lr

0040065e <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  40065e:	0189      	lsls	r1, r1, #6
  400660:	2305      	movs	r3, #5
  400662:	5043      	str	r3, [r0, r1]
  400664:	4770      	bx	lr

00400666 <tc_write_ra>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RA = ul_value;
  400666:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  40066a:	614a      	str	r2, [r1, #20]
  40066c:	4770      	bx	lr

0040066e <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  40066e:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  400672:	61ca      	str	r2, [r1, #28]
  400674:	4770      	bx	lr

00400676 <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400676:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
  40067a:	6a08      	ldr	r0, [r1, #32]
}
  40067c:	4770      	bx	lr

0040067e <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  40067e:	b4f0      	push	{r4, r5, r6, r7}
  400680:	b086      	sub	sp, #24
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400682:	2402      	movs	r4, #2
  400684:	9401      	str	r4, [sp, #4]
  400686:	2408      	movs	r4, #8
  400688:	9402      	str	r4, [sp, #8]
  40068a:	2420      	movs	r4, #32
  40068c:	9403      	str	r4, [sp, #12]
  40068e:	2480      	movs	r4, #128	; 0x80
  400690:	9404      	str	r4, [sp, #16]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  400692:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  400694:	0be4      	lsrs	r4, r4, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400696:	9405      	str	r4, [sp, #20]
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
  400698:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
  40069c:	d814      	bhi.n	4006c8 <tc_find_mck_divisor+0x4a>
  40069e:	0c4c      	lsrs	r4, r1, #17
			return 0;
		} else if (ul_freq >= ul_low) {
  4006a0:	42a0      	cmp	r0, r4
  4006a2:	d217      	bcs.n	4006d4 <tc_find_mck_divisor+0x56>
  4006a4:	2501      	movs	r5, #1
		ul_high = ul_mck / divisors[ul_index];
  4006a6:	af01      	add	r7, sp, #4
  4006a8:	f857 4025 	ldr.w	r4, [r7, r5, lsl #2]
  4006ac:	fbb1 f4f4 	udiv	r4, r1, r4
		ul_low  = ul_high / TC_DIV_FACTOR;
  4006b0:	0c26      	lsrs	r6, r4, #16
		if (ul_freq > ul_high) {
  4006b2:	4284      	cmp	r4, r0
  4006b4:	d30a      	bcc.n	4006cc <tc_find_mck_divisor+0x4e>
		} else if (ul_freq >= ul_low) {
  4006b6:	4286      	cmp	r6, r0
  4006b8:	d90d      	bls.n	4006d6 <tc_find_mck_divisor+0x58>
			ul_index++) {
  4006ba:	3501      	adds	r5, #1
	for (ul_index = 0;
  4006bc:	2d05      	cmp	r5, #5
  4006be:	d1f3      	bne.n	4006a8 <tc_find_mck_divisor+0x2a>
			break;
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
  4006c0:	2000      	movs	r0, #0
	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
}
  4006c2:	b006      	add	sp, #24
  4006c4:	bcf0      	pop	{r4, r5, r6, r7}
  4006c6:	4770      	bx	lr
			return 0;
  4006c8:	2000      	movs	r0, #0
  4006ca:	e7fa      	b.n	4006c2 <tc_find_mck_divisor+0x44>
  4006cc:	2000      	movs	r0, #0
  4006ce:	e7f8      	b.n	4006c2 <tc_find_mck_divisor+0x44>
	return 1;
  4006d0:	2001      	movs	r0, #1
  4006d2:	e7f6      	b.n	4006c2 <tc_find_mck_divisor+0x44>
	for (ul_index = 0;
  4006d4:	2500      	movs	r5, #0
	if (p_uldiv) {
  4006d6:	b12a      	cbz	r2, 4006e4 <tc_find_mck_divisor+0x66>
		*p_uldiv = divisors[ul_index];
  4006d8:	a906      	add	r1, sp, #24
  4006da:	eb01 0185 	add.w	r1, r1, r5, lsl #2
  4006de:	f851 1c14 	ldr.w	r1, [r1, #-20]
  4006e2:	6011      	str	r1, [r2, #0]
	if (p_ultcclks) {
  4006e4:	2b00      	cmp	r3, #0
  4006e6:	d0f3      	beq.n	4006d0 <tc_find_mck_divisor+0x52>
		*p_ultcclks = ul_index;
  4006e8:	601d      	str	r5, [r3, #0]
	return 1;
  4006ea:	2001      	movs	r0, #1
  4006ec:	e7e9      	b.n	4006c2 <tc_find_mck_divisor+0x44>
	...

004006f0 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4006f0:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4006f2:	4810      	ldr	r0, [pc, #64]	; (400734 <sysclk_init+0x44>)
  4006f4:	4b10      	ldr	r3, [pc, #64]	; (400738 <sysclk_init+0x48>)
  4006f6:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4006f8:	213e      	movs	r1, #62	; 0x3e
  4006fa:	2000      	movs	r0, #0
  4006fc:	4b0f      	ldr	r3, [pc, #60]	; (40073c <sysclk_init+0x4c>)
  4006fe:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400700:	4c0f      	ldr	r4, [pc, #60]	; (400740 <sysclk_init+0x50>)
  400702:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400704:	2800      	cmp	r0, #0
  400706:	d0fc      	beq.n	400702 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400708:	4b0e      	ldr	r3, [pc, #56]	; (400744 <sysclk_init+0x54>)
  40070a:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  40070c:	4a0e      	ldr	r2, [pc, #56]	; (400748 <sysclk_init+0x58>)
  40070e:	4b0f      	ldr	r3, [pc, #60]	; (40074c <sysclk_init+0x5c>)
  400710:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  400712:	4c0f      	ldr	r4, [pc, #60]	; (400750 <sysclk_init+0x60>)
  400714:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400716:	2800      	cmp	r0, #0
  400718:	d0fc      	beq.n	400714 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  40071a:	2002      	movs	r0, #2
  40071c:	4b0d      	ldr	r3, [pc, #52]	; (400754 <sysclk_init+0x64>)
  40071e:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400720:	2010      	movs	r0, #16
  400722:	4b0d      	ldr	r3, [pc, #52]	; (400758 <sysclk_init+0x68>)
  400724:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400726:	4b0d      	ldr	r3, [pc, #52]	; (40075c <sysclk_init+0x6c>)
  400728:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  40072a:	480d      	ldr	r0, [pc, #52]	; (400760 <sysclk_init+0x70>)
  40072c:	4b02      	ldr	r3, [pc, #8]	; (400738 <sysclk_init+0x48>)
  40072e:	4798      	blx	r3
  400730:	bd10      	pop	{r4, pc}
  400732:	bf00      	nop
  400734:	11e1a300 	.word	0x11e1a300
  400738:	00401365 	.word	0x00401365
  40073c:	00400f81 	.word	0x00400f81
  400740:	00400fd5 	.word	0x00400fd5
  400744:	00400fe5 	.word	0x00400fe5
  400748:	20183f01 	.word	0x20183f01
  40074c:	400e0600 	.word	0x400e0600
  400750:	00400ff5 	.word	0x00400ff5
  400754:	00400ee5 	.word	0x00400ee5
  400758:	00400f1d 	.word	0x00400f1d
  40075c:	00401259 	.word	0x00401259
  400760:	08f0d180 	.word	0x08f0d180

00400764 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400764:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  400768:	b980      	cbnz	r0, 40078c <_read+0x28>
  40076a:	460c      	mov	r4, r1
  40076c:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  40076e:	2a00      	cmp	r2, #0
  400770:	dd0f      	ble.n	400792 <_read+0x2e>
  400772:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  400774:	4e08      	ldr	r6, [pc, #32]	; (400798 <_read+0x34>)
  400776:	4d09      	ldr	r5, [pc, #36]	; (40079c <_read+0x38>)
  400778:	6830      	ldr	r0, [r6, #0]
  40077a:	4621      	mov	r1, r4
  40077c:	682b      	ldr	r3, [r5, #0]
  40077e:	4798      	blx	r3
		ptr++;
  400780:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  400782:	42bc      	cmp	r4, r7
  400784:	d1f8      	bne.n	400778 <_read+0x14>
		nChars++;
	}
	return nChars;
}
  400786:	4640      	mov	r0, r8
  400788:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  40078c:	f04f 38ff 	mov.w	r8, #4294967295
  400790:	e7f9      	b.n	400786 <_read+0x22>
	for (; len > 0; --len) {
  400792:	4680      	mov	r8, r0
  400794:	e7f7      	b.n	400786 <_read+0x22>
  400796:	bf00      	nop
  400798:	20400c64 	.word	0x20400c64
  40079c:	20400c5c 	.word	0x20400c5c

004007a0 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  4007a0:	3801      	subs	r0, #1
  4007a2:	2802      	cmp	r0, #2
  4007a4:	d815      	bhi.n	4007d2 <_write+0x32>
{
  4007a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4007aa:	460e      	mov	r6, r1
  4007ac:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
  4007ae:	b19a      	cbz	r2, 4007d8 <_write+0x38>
  4007b0:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  4007b2:	f8df 8038 	ldr.w	r8, [pc, #56]	; 4007ec <_write+0x4c>
  4007b6:	4f0c      	ldr	r7, [pc, #48]	; (4007e8 <_write+0x48>)
  4007b8:	f8d8 0000 	ldr.w	r0, [r8]
  4007bc:	f815 1b01 	ldrb.w	r1, [r5], #1
  4007c0:	683b      	ldr	r3, [r7, #0]
  4007c2:	4798      	blx	r3
  4007c4:	2800      	cmp	r0, #0
  4007c6:	db0a      	blt.n	4007de <_write+0x3e>
  4007c8:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  4007ca:	3c01      	subs	r4, #1
  4007cc:	d1f4      	bne.n	4007b8 <_write+0x18>
  4007ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  4007d2:	f04f 30ff 	mov.w	r0, #4294967295
  4007d6:	4770      	bx	lr
	for (; len != 0; --len) {
  4007d8:	4610      	mov	r0, r2
  4007da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  4007de:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  4007e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4007e6:	bf00      	nop
  4007e8:	20400c60 	.word	0x20400c60
  4007ec:	20400c64 	.word	0x20400c64

004007f0 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  4007f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  4007f2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4007f6:	4ba6      	ldr	r3, [pc, #664]	; (400a90 <board_init+0x2a0>)
  4007f8:	605a      	str	r2, [r3, #4]
  __ASM volatile ("dsb");
  4007fa:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4007fe:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  400802:	4ba4      	ldr	r3, [pc, #656]	; (400a94 <board_init+0x2a4>)
  400804:	2200      	movs	r2, #0
  400806:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  40080a:	695a      	ldr	r2, [r3, #20]
  40080c:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  400810:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb");
  400812:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400816:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  40081a:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  40081e:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  400822:	f007 0007 	and.w	r0, r7, #7
  400826:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  400828:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  40082c:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  400830:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  400834:	f3bf 8f4f 	dsb	sy
  400838:	f04f 34ff 	mov.w	r4, #4294967295
  40083c:	fa04 fc00 	lsl.w	ip, r4, r0
  400840:	fa06 f000 	lsl.w	r0, r6, r0
  400844:	fa04 f40e 	lsl.w	r4, r4, lr
  400848:	fa07 fe0e 	lsl.w	lr, r7, lr

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  40084c:	461d      	mov	r5, r3
         int32_t tmpways = ways;
  40084e:	463a      	mov	r2, r7
  400850:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  400852:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCISW = sw;
  400856:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
            } while(tmpways--);
  40085a:	3a01      	subs	r2, #1
  40085c:	4423      	add	r3, r4
  40085e:	f1b2 3fff 	cmp.w	r2, #4294967295
  400862:	d1f6      	bne.n	400852 <board_init+0x62>
        } while(sets--);
  400864:	3e01      	subs	r6, #1
  400866:	4460      	add	r0, ip
  400868:	f1b6 3fff 	cmp.w	r6, #4294967295
  40086c:	d1ef      	bne.n	40084e <board_init+0x5e>
  40086e:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  400872:	4b88      	ldr	r3, [pc, #544]	; (400a94 <board_init+0x2a4>)
  400874:	695a      	ldr	r2, [r3, #20]
  400876:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  40087a:	615a      	str	r2, [r3, #20]
  40087c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400880:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400884:	4a84      	ldr	r2, [pc, #528]	; (400a98 <board_init+0x2a8>)
  400886:	4985      	ldr	r1, [pc, #532]	; (400a9c <board_init+0x2ac>)
  400888:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  40088a:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  40088e:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb");
  400890:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400894:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  400898:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  40089c:	f022 0201 	bic.w	r2, r2, #1
  4008a0:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  4008a4:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  4008a8:	f022 0201 	bic.w	r2, r2, #1
  4008ac:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  4008b0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4008b4:	f3bf 8f6f 	isb	sy
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  4008b8:	200a      	movs	r0, #10
  4008ba:	4c79      	ldr	r4, [pc, #484]	; (400aa0 <board_init+0x2b0>)
  4008bc:	47a0      	blx	r4
  4008be:	200b      	movs	r0, #11
  4008c0:	47a0      	blx	r4
  4008c2:	200c      	movs	r0, #12
  4008c4:	47a0      	blx	r4
  4008c6:	2010      	movs	r0, #16
  4008c8:	47a0      	blx	r4
  4008ca:	2011      	movs	r0, #17
  4008cc:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4008ce:	4b75      	ldr	r3, [pc, #468]	; (400aa4 <board_init+0x2b4>)
  4008d0:	f44f 7280 	mov.w	r2, #256	; 0x100
  4008d4:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4008d6:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4008da:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  4008dc:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  4008e0:	f44f 6200 	mov.w	r2, #2048	; 0x800
  4008e4:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4008e6:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  4008ea:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  4008ec:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4008f0:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  4008f2:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  4008f4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  4008f8:	6f19      	ldr	r1, [r3, #112]	; 0x70
  4008fa:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  4008fe:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400900:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400902:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400906:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400908:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  40090c:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  400910:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
		base->PIO_PUDR = mask;
  400914:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400918:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  40091a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  40091e:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  400920:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400922:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400926:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400928:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  40092c:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  40092e:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400930:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  400934:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400936:	605a      	str	r2, [r3, #4]
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  400938:	4e5b      	ldr	r6, [pc, #364]	; (400aa8 <board_init+0x2b8>)
  40093a:	f8d6 3114 	ldr.w	r3, [r6, #276]	; 0x114
  40093e:	f043 0310 	orr.w	r3, r3, #16
  400942:	f8c6 3114 	str.w	r3, [r6, #276]	; 0x114
		base->PIO_PUDR = mask;
  400946:	4b59      	ldr	r3, [pc, #356]	; (400aac <board_init+0x2bc>)
  400948:	2510      	movs	r5, #16
  40094a:	661d      	str	r5, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  40094c:	f8c3 5090 	str.w	r5, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400950:	655d      	str	r5, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  400952:	625d      	str	r5, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400954:	f8c3 5080 	str.w	r5, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  400958:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40095a:	432a      	orrs	r2, r5
  40095c:	671a      	str	r2, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  40095e:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400960:	432a      	orrs	r2, r5
  400962:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400964:	605d      	str	r5, [r3, #4]
	ioport_set_pin_dir(USB_ID_PIN, IOPORT_DIR_INPUT);
# endif
#endif

#ifdef CONF_BOARD_SDRAMC
	pio_configure_pin(SDRAM_BA0_PIO, SDRAM_BA0_FLAGS);
  400966:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  40096a:	2014      	movs	r0, #20
  40096c:	4c50      	ldr	r4, [pc, #320]	; (400ab0 <board_init+0x2c0>)
  40096e:	47a0      	blx	r4
	pio_configure_pin(SDRAM_SDCK_PIO, SDRAM_SDCK_FLAGS);
  400970:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400974:	2077      	movs	r0, #119	; 0x77
  400976:	47a0      	blx	r4
	pio_configure_pin(SDRAM_SDCKE_PIO, SDRAM_SDCKE_FLAGS);
  400978:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  40097c:	206e      	movs	r0, #110	; 0x6e
  40097e:	47a0      	blx	r4
	pio_configure_pin(SDRAM_SDCS_PIO, SDRAM_SDCS_FLAGS);
  400980:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400984:	204f      	movs	r0, #79	; 0x4f
  400986:	47a0      	blx	r4
	pio_configure_pin(SDRAM_RAS_PIO, SDRAM_RAS_FLAGS);
  400988:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  40098c:	2070      	movs	r0, #112	; 0x70
  40098e:	47a0      	blx	r4
	pio_configure_pin(SDRAM_CAS_PIO, SDRAM_CAS_FLAGS);
  400990:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400994:	2071      	movs	r0, #113	; 0x71
  400996:	47a0      	blx	r4
	pio_configure_pin(SDRAM_SDWE_PIO, SDRAM_SDWE_FLAGS);
  400998:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  40099c:	207d      	movs	r0, #125	; 0x7d
  40099e:	47a0      	blx	r4
	pio_configure_pin(SDRAM_NBS0_PIO, SDRAM_NBS0_FLAGS);
  4009a0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4009a4:	2052      	movs	r0, #82	; 0x52
  4009a6:	47a0      	blx	r4
	pio_configure_pin(SDRAM_NBS1_PIO, SDRAM_NBS1_FLAGS);
  4009a8:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  4009ac:	206f      	movs	r0, #111	; 0x6f
  4009ae:	47a0      	blx	r4
	pio_configure_pin(SDRAM_A2_PIO, SDRAM_A_FLAGS);  
  4009b0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4009b4:	2054      	movs	r0, #84	; 0x54
  4009b6:	47a0      	blx	r4
	pio_configure_pin(SDRAM_A3_PIO, SDRAM_A_FLAGS);  
  4009b8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4009bc:	2055      	movs	r0, #85	; 0x55
  4009be:	47a0      	blx	r4
	pio_configure_pin(SDRAM_A4_PIO, SDRAM_A_FLAGS);  
  4009c0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4009c4:	2056      	movs	r0, #86	; 0x56
  4009c6:	47a0      	blx	r4
	pio_configure_pin(SDRAM_A5_PIO, SDRAM_A_FLAGS);  
  4009c8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4009cc:	2057      	movs	r0, #87	; 0x57
  4009ce:	47a0      	blx	r4
	pio_configure_pin(SDRAM_A6_PIO, SDRAM_A_FLAGS);  
  4009d0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4009d4:	2058      	movs	r0, #88	; 0x58
  4009d6:	47a0      	blx	r4
	pio_configure_pin(SDRAM_A7_PIO, SDRAM_A_FLAGS);  
  4009d8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4009dc:	2059      	movs	r0, #89	; 0x59
  4009de:	47a0      	blx	r4
	pio_configure_pin(SDRAM_A8_PIO, SDRAM_A_FLAGS);  
  4009e0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4009e4:	205a      	movs	r0, #90	; 0x5a
  4009e6:	47a0      	blx	r4
	pio_configure_pin(SDRAM_A9_PIO, SDRAM_A_FLAGS);  
  4009e8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4009ec:	205b      	movs	r0, #91	; 0x5b
  4009ee:	47a0      	blx	r4
	pio_configure_pin(SDRAM_A10_PIO, SDRAM_A_FLAGS);  
  4009f0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4009f4:	205c      	movs	r0, #92	; 0x5c
  4009f6:	47a0      	blx	r4
	pio_configure_pin(SDRAM_A11_PIO, SDRAM_A_FLAGS);  
  4009f8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4009fc:	205d      	movs	r0, #93	; 0x5d
  4009fe:	47a0      	blx	r4
	pio_configure_pin(SDRAM_SDA10_PIO, SDRAM_SDA10_FLAGS);
  400a00:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400a04:	206d      	movs	r0, #109	; 0x6d
  400a06:	47a0      	blx	r4
	pio_configure_pin(SDRAM_D0_PIO, SDRAM_D_FLAGS);  
  400a08:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400a0c:	2040      	movs	r0, #64	; 0x40
  400a0e:	47a0      	blx	r4
	pio_configure_pin(SDRAM_D1_PIO, SDRAM_D_FLAGS);  
  400a10:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400a14:	2041      	movs	r0, #65	; 0x41
  400a16:	47a0      	blx	r4
	pio_configure_pin(SDRAM_D2_PIO, SDRAM_D_FLAGS);  
  400a18:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400a1c:	2042      	movs	r0, #66	; 0x42
  400a1e:	47a0      	blx	r4
	pio_configure_pin(SDRAM_D3_PIO, SDRAM_D_FLAGS);  
  400a20:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400a24:	2043      	movs	r0, #67	; 0x43
  400a26:	47a0      	blx	r4
	pio_configure_pin(SDRAM_D4_PIO, SDRAM_D_FLAGS);  
  400a28:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400a2c:	2044      	movs	r0, #68	; 0x44
  400a2e:	47a0      	blx	r4
	pio_configure_pin(SDRAM_D5_PIO, SDRAM_D_FLAGS);  
  400a30:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400a34:	2045      	movs	r0, #69	; 0x45
  400a36:	47a0      	blx	r4
	pio_configure_pin(SDRAM_D6_PIO, SDRAM_D_FLAGS);  
  400a38:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400a3c:	2046      	movs	r0, #70	; 0x46
  400a3e:	47a0      	blx	r4
	pio_configure_pin(SDRAM_D7_PIO, SDRAM_D_FLAGS);  
  400a40:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400a44:	2047      	movs	r0, #71	; 0x47
  400a46:	47a0      	blx	r4
	pio_configure_pin(SDRAM_D8_PIO, SDRAM_D_FLAGS);  
  400a48:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400a4c:	2080      	movs	r0, #128	; 0x80
  400a4e:	47a0      	blx	r4
	pio_configure_pin(SDRAM_D9_PIO, SDRAM_D_FLAGS);  
  400a50:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400a54:	2081      	movs	r0, #129	; 0x81
  400a56:	47a0      	blx	r4
	pio_configure_pin(SDRAM_D10_PIO, SDRAM_D_FLAGS); 
  400a58:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400a5c:	2082      	movs	r0, #130	; 0x82
  400a5e:	47a0      	blx	r4
	pio_configure_pin(SDRAM_D11_PIO, SDRAM_D_FLAGS); 
  400a60:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400a64:	2083      	movs	r0, #131	; 0x83
  400a66:	47a0      	blx	r4
	pio_configure_pin(SDRAM_D12_PIO, SDRAM_D_FLAGS); 
  400a68:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400a6c:	2084      	movs	r0, #132	; 0x84
  400a6e:	47a0      	blx	r4
	pio_configure_pin(SDRAM_D13_PIO, SDRAM_D_FLAGS); 
  400a70:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400a74:	2085      	movs	r0, #133	; 0x85
  400a76:	47a0      	blx	r4
	pio_configure_pin(SDRAM_D14_PIO, SDRAM_D_FLAGS); 
  400a78:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400a7c:	200f      	movs	r0, #15
  400a7e:	47a0      	blx	r4
	pio_configure_pin(SDRAM_D15_PIO, SDRAM_D_FLAGS); 
  400a80:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400a84:	4628      	mov	r0, r5
  400a86:	47a0      	blx	r4
	
	MATRIX->CCFG_SMCNFCS = CCFG_SMCNFCS_SDRAMEN;
  400a88:	f8c6 5124 	str.w	r5, [r6, #292]	; 0x124
  400a8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400a8e:	bf00      	nop
  400a90:	400e1850 	.word	0x400e1850
  400a94:	e000ed00 	.word	0xe000ed00
  400a98:	400e0c00 	.word	0x400e0c00
  400a9c:	5a00080c 	.word	0x5a00080c
  400aa0:	00401005 	.word	0x00401005
  400aa4:	400e1200 	.word	0x400e1200
  400aa8:	40088000 	.word	0x40088000
  400aac:	400e1000 	.word	0x400e1000
  400ab0:	00400c91 	.word	0x00400c91

00400ab4 <pio_set_debounce_filter>:
void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_cut_off)
{
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Set Debouncing, 0 bit field no effect */
	p_pio->PIO_IFSCER = ul_mask;
  400ab4:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
	/*
	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
	 * programmable Divided Slow Clock:
	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
	 */
	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
  400ab8:	0053      	lsls	r3, r2, #1
  400aba:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400abe:	fbb2 f2f3 	udiv	r2, r2, r3
  400ac2:	3a01      	subs	r2, #1
  400ac4:	f3c2 020d 	ubfx	r2, r2, #0, #14
  400ac8:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
  400acc:	4770      	bx	lr

00400ace <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400ace:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400ad0:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400ad4:	d03a      	beq.n	400b4c <pio_set_peripheral+0x7e>
  400ad6:	d813      	bhi.n	400b00 <pio_set_peripheral+0x32>
  400ad8:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400adc:	d025      	beq.n	400b2a <pio_set_peripheral+0x5c>
  400ade:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400ae2:	d10a      	bne.n	400afa <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400ae4:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400ae6:	4313      	orrs	r3, r2
  400ae8:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400aea:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400aec:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400aee:	400b      	ands	r3, r1
  400af0:	ea23 0302 	bic.w	r3, r3, r2
  400af4:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400af6:	6042      	str	r2, [r0, #4]
  400af8:	4770      	bx	lr
	switch (ul_type) {
  400afa:	2900      	cmp	r1, #0
  400afc:	d1fb      	bne.n	400af6 <pio_set_peripheral+0x28>
  400afe:	4770      	bx	lr
  400b00:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400b04:	d021      	beq.n	400b4a <pio_set_peripheral+0x7c>
  400b06:	d809      	bhi.n	400b1c <pio_set_peripheral+0x4e>
  400b08:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400b0c:	d1f3      	bne.n	400af6 <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  400b0e:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400b10:	4313      	orrs	r3, r2
  400b12:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400b14:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400b16:	4313      	orrs	r3, r2
  400b18:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400b1a:	e7ec      	b.n	400af6 <pio_set_peripheral+0x28>
	switch (ul_type) {
  400b1c:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400b20:	d013      	beq.n	400b4a <pio_set_peripheral+0x7c>
  400b22:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400b26:	d010      	beq.n	400b4a <pio_set_peripheral+0x7c>
  400b28:	e7e5      	b.n	400af6 <pio_set_peripheral+0x28>
{
  400b2a:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  400b2c:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400b2e:	6f04      	ldr	r4, [r0, #112]	; 0x70
  400b30:	43d3      	mvns	r3, r2
  400b32:	4021      	ands	r1, r4
  400b34:	461c      	mov	r4, r3
  400b36:	4019      	ands	r1, r3
  400b38:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400b3a:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400b3c:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400b3e:	400b      	ands	r3, r1
  400b40:	4023      	ands	r3, r4
  400b42:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  400b44:	6042      	str	r2, [r0, #4]
}
  400b46:	f85d 4b04 	ldr.w	r4, [sp], #4
  400b4a:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  400b4c:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400b4e:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400b50:	400b      	ands	r3, r1
  400b52:	ea23 0302 	bic.w	r3, r3, r2
  400b56:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400b58:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400b5a:	4313      	orrs	r3, r2
  400b5c:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400b5e:	e7ca      	b.n	400af6 <pio_set_peripheral+0x28>

00400b60 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400b60:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400b62:	f012 0f01 	tst.w	r2, #1
  400b66:	d10d      	bne.n	400b84 <pio_set_input+0x24>
		p_pio->PIO_PUDR = ul_mask;
  400b68:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400b6a:	f012 0f0a 	tst.w	r2, #10
  400b6e:	d00b      	beq.n	400b88 <pio_set_input+0x28>
		p_pio->PIO_IFER = ul_mask;
  400b70:	6201      	str	r1, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  400b72:	f012 0f02 	tst.w	r2, #2
  400b76:	d109      	bne.n	400b8c <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  400b78:	f012 0f08 	tst.w	r2, #8
  400b7c:	d008      	beq.n	400b90 <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  400b7e:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  400b82:	e005      	b.n	400b90 <pio_set_input+0x30>
		p_pio->PIO_PUER = ul_mask;
  400b84:	6641      	str	r1, [r0, #100]	; 0x64
  400b86:	e7f0      	b.n	400b6a <pio_set_input+0xa>
		p_pio->PIO_IFDR = ul_mask;
  400b88:	6241      	str	r1, [r0, #36]	; 0x24
  400b8a:	e7f2      	b.n	400b72 <pio_set_input+0x12>
		p_pio->PIO_IFSCDR = ul_mask;
  400b8c:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  400b90:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400b92:	6001      	str	r1, [r0, #0]
  400b94:	4770      	bx	lr

00400b96 <pio_set_output>:
{
  400b96:	b410      	push	{r4}
  400b98:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  400b9a:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400b9c:	b94c      	cbnz	r4, 400bb2 <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  400b9e:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  400ba0:	b14b      	cbz	r3, 400bb6 <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  400ba2:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  400ba4:	b94a      	cbnz	r2, 400bba <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  400ba6:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  400ba8:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400baa:	6001      	str	r1, [r0, #0]
}
  400bac:	f85d 4b04 	ldr.w	r4, [sp], #4
  400bb0:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  400bb2:	6641      	str	r1, [r0, #100]	; 0x64
  400bb4:	e7f4      	b.n	400ba0 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  400bb6:	6541      	str	r1, [r0, #84]	; 0x54
  400bb8:	e7f4      	b.n	400ba4 <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  400bba:	6301      	str	r1, [r0, #48]	; 0x30
  400bbc:	e7f4      	b.n	400ba8 <pio_set_output+0x12>
	...

00400bc0 <pio_configure>:
{
  400bc0:	b570      	push	{r4, r5, r6, lr}
  400bc2:	b082      	sub	sp, #8
  400bc4:	4605      	mov	r5, r0
  400bc6:	4616      	mov	r6, r2
  400bc8:	461c      	mov	r4, r3
	switch (ul_type) {
  400bca:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400bce:	d014      	beq.n	400bfa <pio_configure+0x3a>
  400bd0:	d90a      	bls.n	400be8 <pio_configure+0x28>
  400bd2:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400bd6:	d024      	beq.n	400c22 <pio_configure+0x62>
  400bd8:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400bdc:	d021      	beq.n	400c22 <pio_configure+0x62>
  400bde:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400be2:	d017      	beq.n	400c14 <pio_configure+0x54>
		return 0;
  400be4:	2000      	movs	r0, #0
  400be6:	e01a      	b.n	400c1e <pio_configure+0x5e>
	switch (ul_type) {
  400be8:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400bec:	d005      	beq.n	400bfa <pio_configure+0x3a>
  400bee:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400bf2:	d002      	beq.n	400bfa <pio_configure+0x3a>
  400bf4:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400bf8:	d1f4      	bne.n	400be4 <pio_configure+0x24>
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  400bfa:	4632      	mov	r2, r6
  400bfc:	4628      	mov	r0, r5
  400bfe:	4b11      	ldr	r3, [pc, #68]	; (400c44 <pio_configure+0x84>)
  400c00:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400c02:	f014 0f01 	tst.w	r4, #1
  400c06:	d102      	bne.n	400c0e <pio_configure+0x4e>
		p_pio->PIO_PUDR = ul_mask;
  400c08:	662e      	str	r6, [r5, #96]	; 0x60
	return 1;
  400c0a:	2001      	movs	r0, #1
  400c0c:	e007      	b.n	400c1e <pio_configure+0x5e>
		p_pio->PIO_PUER = ul_mask;
  400c0e:	666e      	str	r6, [r5, #100]	; 0x64
	return 1;
  400c10:	2001      	movs	r0, #1
  400c12:	e004      	b.n	400c1e <pio_configure+0x5e>
		pio_set_input(p_pio, ul_mask, ul_attribute);
  400c14:	461a      	mov	r2, r3
  400c16:	4631      	mov	r1, r6
  400c18:	4b0b      	ldr	r3, [pc, #44]	; (400c48 <pio_configure+0x88>)
  400c1a:	4798      	blx	r3
	return 1;
  400c1c:	2001      	movs	r0, #1
}
  400c1e:	b002      	add	sp, #8
  400c20:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  400c22:	f004 0301 	and.w	r3, r4, #1
  400c26:	9300      	str	r3, [sp, #0]
  400c28:	f3c4 0380 	ubfx	r3, r4, #2, #1
  400c2c:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400c30:	bf14      	ite	ne
  400c32:	2200      	movne	r2, #0
  400c34:	2201      	moveq	r2, #1
  400c36:	4631      	mov	r1, r6
  400c38:	4628      	mov	r0, r5
  400c3a:	4c04      	ldr	r4, [pc, #16]	; (400c4c <pio_configure+0x8c>)
  400c3c:	47a0      	blx	r4
	return 1;
  400c3e:	2001      	movs	r0, #1
		break;
  400c40:	e7ed      	b.n	400c1e <pio_configure+0x5e>
  400c42:	bf00      	nop
  400c44:	00400acf 	.word	0x00400acf
  400c48:	00400b61 	.word	0x00400b61
  400c4c:	00400b97 	.word	0x00400b97

00400c50 <pio_configure_interrupt>:
	if (ul_attr & PIO_IT_AIME) {
  400c50:	f012 0f10 	tst.w	r2, #16
  400c54:	d012      	beq.n	400c7c <pio_configure_interrupt+0x2c>
		p_pio->PIO_AIMER = ul_mask;
  400c56:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
		if (ul_attr & PIO_IT_RE_OR_HL) {
  400c5a:	f012 0f20 	tst.w	r2, #32
  400c5e:	d007      	beq.n	400c70 <pio_configure_interrupt+0x20>
			p_pio->PIO_REHLSR = ul_mask;
  400c60:	f8c0 10d4 	str.w	r1, [r0, #212]	; 0xd4
		if (ul_attr & PIO_IT_EDGE) {
  400c64:	f012 0f40 	tst.w	r2, #64	; 0x40
  400c68:	d005      	beq.n	400c76 <pio_configure_interrupt+0x26>
			p_pio->PIO_ESR = ul_mask;
  400c6a:	f8c0 10c0 	str.w	r1, [r0, #192]	; 0xc0
  400c6e:	4770      	bx	lr
			p_pio->PIO_FELLSR = ul_mask;
  400c70:	f8c0 10d0 	str.w	r1, [r0, #208]	; 0xd0
  400c74:	e7f6      	b.n	400c64 <pio_configure_interrupt+0x14>
			p_pio->PIO_LSR = ul_mask;
  400c76:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
  400c7a:	4770      	bx	lr
		p_pio->PIO_AIMDR = ul_mask;
  400c7c:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  400c80:	4770      	bx	lr

00400c82 <pio_enable_interrupt>:
	p_pio->PIO_IER = ul_mask;
  400c82:	6401      	str	r1, [r0, #64]	; 0x40
  400c84:	4770      	bx	lr

00400c86 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400c86:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400c88:	4770      	bx	lr

00400c8a <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400c8a:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400c8c:	4770      	bx	lr
	...

00400c90 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  400c90:	b570      	push	{r4, r5, r6, lr}
  400c92:	b082      	sub	sp, #8
  400c94:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400c96:	4c46      	ldr	r4, [pc, #280]	; (400db0 <pio_configure_pin+0x120>)
  400c98:	eb04 1450 	add.w	r4, r4, r0, lsr #5
  400c9c:	0264      	lsls	r4, r4, #9
	switch (ul_flags & PIO_TYPE_Msk) {
  400c9e:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
  400ca2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400ca6:	d059      	beq.n	400d5c <pio_configure_pin+0xcc>
  400ca8:	d80a      	bhi.n	400cc0 <pio_configure_pin+0x30>
  400caa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400cae:	d02f      	beq.n	400d10 <pio_configure_pin+0x80>
  400cb0:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400cb4:	d03f      	beq.n	400d36 <pio_configure_pin+0xa6>
  400cb6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400cba:	d016      	beq.n	400cea <pio_configure_pin+0x5a>
		return 0;
  400cbc:	2000      	movs	r0, #0
  400cbe:	e012      	b.n	400ce6 <pio_configure_pin+0x56>
	switch (ul_flags & PIO_TYPE_Msk) {
  400cc0:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400cc4:	d05d      	beq.n	400d82 <pio_configure_pin+0xf2>
  400cc6:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400cca:	d05a      	beq.n	400d82 <pio_configure_pin+0xf2>
  400ccc:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400cd0:	d1f4      	bne.n	400cbc <pio_configure_pin+0x2c>
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  400cd2:	f000 011f 	and.w	r1, r0, #31
  400cd6:	2601      	movs	r6, #1
  400cd8:	462a      	mov	r2, r5
  400cda:	fa06 f101 	lsl.w	r1, r6, r1
  400cde:	4620      	mov	r0, r4
  400ce0:	4b34      	ldr	r3, [pc, #208]	; (400db4 <pio_configure_pin+0x124>)
  400ce2:	4798      	blx	r3
	return 1;
  400ce4:	4630      	mov	r0, r6
}
  400ce6:	b002      	add	sp, #8
  400ce8:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  400cea:	f000 001f 	and.w	r0, r0, #31
  400cee:	2601      	movs	r6, #1
  400cf0:	4086      	lsls	r6, r0
  400cf2:	4632      	mov	r2, r6
  400cf4:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400cf8:	4620      	mov	r0, r4
  400cfa:	4b2f      	ldr	r3, [pc, #188]	; (400db8 <pio_configure_pin+0x128>)
  400cfc:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400cfe:	f015 0f01 	tst.w	r5, #1
  400d02:	d102      	bne.n	400d0a <pio_configure_pin+0x7a>
		p_pio->PIO_PUDR = ul_mask;
  400d04:	6626      	str	r6, [r4, #96]	; 0x60
	return 1;
  400d06:	2001      	movs	r0, #1
  400d08:	e7ed      	b.n	400ce6 <pio_configure_pin+0x56>
		p_pio->PIO_PUER = ul_mask;
  400d0a:	6666      	str	r6, [r4, #100]	; 0x64
	return 1;
  400d0c:	2001      	movs	r0, #1
  400d0e:	e7ea      	b.n	400ce6 <pio_configure_pin+0x56>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  400d10:	f000 001f 	and.w	r0, r0, #31
  400d14:	2601      	movs	r6, #1
  400d16:	4086      	lsls	r6, r0
  400d18:	4632      	mov	r2, r6
  400d1a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400d1e:	4620      	mov	r0, r4
  400d20:	4b25      	ldr	r3, [pc, #148]	; (400db8 <pio_configure_pin+0x128>)
  400d22:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400d24:	f015 0f01 	tst.w	r5, #1
  400d28:	d102      	bne.n	400d30 <pio_configure_pin+0xa0>
		p_pio->PIO_PUDR = ul_mask;
  400d2a:	6626      	str	r6, [r4, #96]	; 0x60
	return 1;
  400d2c:	2001      	movs	r0, #1
  400d2e:	e7da      	b.n	400ce6 <pio_configure_pin+0x56>
		p_pio->PIO_PUER = ul_mask;
  400d30:	6666      	str	r6, [r4, #100]	; 0x64
	return 1;
  400d32:	2001      	movs	r0, #1
  400d34:	e7d7      	b.n	400ce6 <pio_configure_pin+0x56>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  400d36:	f000 001f 	and.w	r0, r0, #31
  400d3a:	2601      	movs	r6, #1
  400d3c:	4086      	lsls	r6, r0
  400d3e:	4632      	mov	r2, r6
  400d40:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400d44:	4620      	mov	r0, r4
  400d46:	4b1c      	ldr	r3, [pc, #112]	; (400db8 <pio_configure_pin+0x128>)
  400d48:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400d4a:	f015 0f01 	tst.w	r5, #1
  400d4e:	d102      	bne.n	400d56 <pio_configure_pin+0xc6>
		p_pio->PIO_PUDR = ul_mask;
  400d50:	6626      	str	r6, [r4, #96]	; 0x60
	return 1;
  400d52:	2001      	movs	r0, #1
  400d54:	e7c7      	b.n	400ce6 <pio_configure_pin+0x56>
		p_pio->PIO_PUER = ul_mask;
  400d56:	6666      	str	r6, [r4, #100]	; 0x64
	return 1;
  400d58:	2001      	movs	r0, #1
  400d5a:	e7c4      	b.n	400ce6 <pio_configure_pin+0x56>
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  400d5c:	f000 001f 	and.w	r0, r0, #31
  400d60:	2601      	movs	r6, #1
  400d62:	4086      	lsls	r6, r0
  400d64:	4632      	mov	r2, r6
  400d66:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  400d6a:	4620      	mov	r0, r4
  400d6c:	4b12      	ldr	r3, [pc, #72]	; (400db8 <pio_configure_pin+0x128>)
  400d6e:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400d70:	f015 0f01 	tst.w	r5, #1
  400d74:	d102      	bne.n	400d7c <pio_configure_pin+0xec>
		p_pio->PIO_PUDR = ul_mask;
  400d76:	6626      	str	r6, [r4, #96]	; 0x60
	return 1;
  400d78:	2001      	movs	r0, #1
  400d7a:	e7b4      	b.n	400ce6 <pio_configure_pin+0x56>
		p_pio->PIO_PUER = ul_mask;
  400d7c:	6666      	str	r6, [r4, #100]	; 0x64
	return 1;
  400d7e:	2001      	movs	r0, #1
  400d80:	e7b1      	b.n	400ce6 <pio_configure_pin+0x56>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  400d82:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  400d86:	f000 011f 	and.w	r1, r0, #31
  400d8a:	2601      	movs	r6, #1
  400d8c:	ea05 0306 	and.w	r3, r5, r6
  400d90:	9300      	str	r3, [sp, #0]
  400d92:	f3c5 0380 	ubfx	r3, r5, #2, #1
  400d96:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  400d9a:	bf14      	ite	ne
  400d9c:	2200      	movne	r2, #0
  400d9e:	2201      	moveq	r2, #1
  400da0:	fa06 f101 	lsl.w	r1, r6, r1
  400da4:	4620      	mov	r0, r4
  400da6:	4c05      	ldr	r4, [pc, #20]	; (400dbc <pio_configure_pin+0x12c>)
  400da8:	47a0      	blx	r4
	return 1;
  400daa:	4630      	mov	r0, r6
		break;
  400dac:	e79b      	b.n	400ce6 <pio_configure_pin+0x56>
  400dae:	bf00      	nop
  400db0:	00200707 	.word	0x00200707
  400db4:	00400b61 	.word	0x00400b61
  400db8:	00400acf 	.word	0x00400acf
  400dbc:	00400b97 	.word	0x00400b97

00400dc0 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400dc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400dc4:	4604      	mov	r4, r0
  400dc6:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400dc8:	4b0e      	ldr	r3, [pc, #56]	; (400e04 <pio_handler_process+0x44>)
  400dca:	4798      	blx	r3
  400dcc:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400dce:	4620      	mov	r0, r4
  400dd0:	4b0d      	ldr	r3, [pc, #52]	; (400e08 <pio_handler_process+0x48>)
  400dd2:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400dd4:	4005      	ands	r5, r0
  400dd6:	d013      	beq.n	400e00 <pio_handler_process+0x40>
  400dd8:	4c0c      	ldr	r4, [pc, #48]	; (400e0c <pio_handler_process+0x4c>)
  400dda:	f104 0660 	add.w	r6, r4, #96	; 0x60
  400dde:	e003      	b.n	400de8 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400de0:	42b4      	cmp	r4, r6
  400de2:	d00d      	beq.n	400e00 <pio_handler_process+0x40>
  400de4:	3410      	adds	r4, #16
		while (status != 0) {
  400de6:	b15d      	cbz	r5, 400e00 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  400de8:	6820      	ldr	r0, [r4, #0]
  400dea:	4540      	cmp	r0, r8
  400dec:	d1f8      	bne.n	400de0 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400dee:	6861      	ldr	r1, [r4, #4]
  400df0:	4229      	tst	r1, r5
  400df2:	d0f5      	beq.n	400de0 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400df4:	68e3      	ldr	r3, [r4, #12]
  400df6:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  400df8:	6863      	ldr	r3, [r4, #4]
  400dfa:	ea25 0503 	bic.w	r5, r5, r3
  400dfe:	e7ef      	b.n	400de0 <pio_handler_process+0x20>
  400e00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400e04:	00400c87 	.word	0x00400c87
  400e08:	00400c8b 	.word	0x00400c8b
  400e0c:	204009dc 	.word	0x204009dc

00400e10 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  400e10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  400e12:	4c18      	ldr	r4, [pc, #96]	; (400e74 <pio_handler_set+0x64>)
  400e14:	6826      	ldr	r6, [r4, #0]
  400e16:	2e06      	cmp	r6, #6
  400e18:	d82a      	bhi.n	400e70 <pio_handler_set+0x60>
  400e1a:	f04f 0c00 	mov.w	ip, #0
  400e1e:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400e20:	4f15      	ldr	r7, [pc, #84]	; (400e78 <pio_handler_set+0x68>)
  400e22:	e004      	b.n	400e2e <pio_handler_set+0x1e>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400e24:	3401      	adds	r4, #1
  400e26:	b2e4      	uxtb	r4, r4
  400e28:	46a4      	mov	ip, r4
  400e2a:	42a6      	cmp	r6, r4
  400e2c:	d309      	bcc.n	400e42 <pio_handler_set+0x32>
		pSource = &(gs_interrupt_sources[i]);
  400e2e:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400e30:	0125      	lsls	r5, r4, #4
  400e32:	597d      	ldr	r5, [r7, r5]
  400e34:	428d      	cmp	r5, r1
  400e36:	d1f5      	bne.n	400e24 <pio_handler_set+0x14>
  400e38:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  400e3c:	686d      	ldr	r5, [r5, #4]
  400e3e:	4295      	cmp	r5, r2
  400e40:	d1f0      	bne.n	400e24 <pio_handler_set+0x14>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  400e42:	4d0d      	ldr	r5, [pc, #52]	; (400e78 <pio_handler_set+0x68>)
  400e44:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  400e48:	eb05 040e 	add.w	r4, r5, lr
  400e4c:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
  400e50:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
  400e52:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
  400e54:	9906      	ldr	r1, [sp, #24]
  400e56:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
  400e58:	3601      	adds	r6, #1
  400e5a:	4566      	cmp	r6, ip
  400e5c:	d005      	beq.n	400e6a <pio_handler_set+0x5a>
  400e5e:	4611      	mov	r1, r2
		gs_ul_nb_sources++;
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  400e60:	461a      	mov	r2, r3
  400e62:	4b06      	ldr	r3, [pc, #24]	; (400e7c <pio_handler_set+0x6c>)
  400e64:	4798      	blx	r3

	return 0;
  400e66:	2000      	movs	r0, #0
  400e68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		gs_ul_nb_sources++;
  400e6a:	4902      	ldr	r1, [pc, #8]	; (400e74 <pio_handler_set+0x64>)
  400e6c:	600e      	str	r6, [r1, #0]
  400e6e:	e7f6      	b.n	400e5e <pio_handler_set+0x4e>
		return 1;
  400e70:	2001      	movs	r0, #1
}
  400e72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400e74:	20400a4c 	.word	0x20400a4c
  400e78:	204009dc 	.word	0x204009dc
  400e7c:	00400c51 	.word	0x00400c51

00400e80 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400e80:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400e82:	210a      	movs	r1, #10
  400e84:	4801      	ldr	r0, [pc, #4]	; (400e8c <PIOA_Handler+0xc>)
  400e86:	4b02      	ldr	r3, [pc, #8]	; (400e90 <PIOA_Handler+0x10>)
  400e88:	4798      	blx	r3
  400e8a:	bd08      	pop	{r3, pc}
  400e8c:	400e0e00 	.word	0x400e0e00
  400e90:	00400dc1 	.word	0x00400dc1

00400e94 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400e94:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400e96:	210b      	movs	r1, #11
  400e98:	4801      	ldr	r0, [pc, #4]	; (400ea0 <PIOB_Handler+0xc>)
  400e9a:	4b02      	ldr	r3, [pc, #8]	; (400ea4 <PIOB_Handler+0x10>)
  400e9c:	4798      	blx	r3
  400e9e:	bd08      	pop	{r3, pc}
  400ea0:	400e1000 	.word	0x400e1000
  400ea4:	00400dc1 	.word	0x00400dc1

00400ea8 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400ea8:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400eaa:	210c      	movs	r1, #12
  400eac:	4801      	ldr	r0, [pc, #4]	; (400eb4 <PIOC_Handler+0xc>)
  400eae:	4b02      	ldr	r3, [pc, #8]	; (400eb8 <PIOC_Handler+0x10>)
  400eb0:	4798      	blx	r3
  400eb2:	bd08      	pop	{r3, pc}
  400eb4:	400e1200 	.word	0x400e1200
  400eb8:	00400dc1 	.word	0x00400dc1

00400ebc <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400ebc:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  400ebe:	2110      	movs	r1, #16
  400ec0:	4801      	ldr	r0, [pc, #4]	; (400ec8 <PIOD_Handler+0xc>)
  400ec2:	4b02      	ldr	r3, [pc, #8]	; (400ecc <PIOD_Handler+0x10>)
  400ec4:	4798      	blx	r3
  400ec6:	bd08      	pop	{r3, pc}
  400ec8:	400e1400 	.word	0x400e1400
  400ecc:	00400dc1 	.word	0x00400dc1

00400ed0 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400ed0:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  400ed2:	2111      	movs	r1, #17
  400ed4:	4801      	ldr	r0, [pc, #4]	; (400edc <PIOE_Handler+0xc>)
  400ed6:	4b02      	ldr	r3, [pc, #8]	; (400ee0 <PIOE_Handler+0x10>)
  400ed8:	4798      	blx	r3
  400eda:	bd08      	pop	{r3, pc}
  400edc:	400e1600 	.word	0x400e1600
  400ee0:	00400dc1 	.word	0x00400dc1

00400ee4 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  400ee4:	2803      	cmp	r0, #3
  400ee6:	d011      	beq.n	400f0c <pmc_mck_set_division+0x28>
  400ee8:	2804      	cmp	r0, #4
  400eea:	d012      	beq.n	400f12 <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400eec:	2802      	cmp	r0, #2
  400eee:	bf0c      	ite	eq
  400ef0:	f44f 7180 	moveq.w	r1, #256	; 0x100
  400ef4:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400ef6:	4a08      	ldr	r2, [pc, #32]	; (400f18 <pmc_mck_set_division+0x34>)
  400ef8:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400efa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  400efe:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  400f00:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400f02:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400f04:	f013 0f08 	tst.w	r3, #8
  400f08:	d0fb      	beq.n	400f02 <pmc_mck_set_division+0x1e>
}
  400f0a:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400f0c:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  400f10:	e7f1      	b.n	400ef6 <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400f12:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  400f16:	e7ee      	b.n	400ef6 <pmc_mck_set_division+0x12>
  400f18:	400e0600 	.word	0x400e0600

00400f1c <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400f1c:	4a17      	ldr	r2, [pc, #92]	; (400f7c <pmc_switch_mck_to_pllack+0x60>)
  400f1e:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400f20:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400f24:	4318      	orrs	r0, r3
  400f26:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400f28:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400f2a:	f013 0f08 	tst.w	r3, #8
  400f2e:	d10a      	bne.n	400f46 <pmc_switch_mck_to_pllack+0x2a>
  400f30:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400f34:	4911      	ldr	r1, [pc, #68]	; (400f7c <pmc_switch_mck_to_pllack+0x60>)
  400f36:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400f38:	f012 0f08 	tst.w	r2, #8
  400f3c:	d103      	bne.n	400f46 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400f3e:	3b01      	subs	r3, #1
  400f40:	d1f9      	bne.n	400f36 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  400f42:	2001      	movs	r0, #1
  400f44:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400f46:	4a0d      	ldr	r2, [pc, #52]	; (400f7c <pmc_switch_mck_to_pllack+0x60>)
  400f48:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400f4a:	f023 0303 	bic.w	r3, r3, #3
  400f4e:	f043 0302 	orr.w	r3, r3, #2
  400f52:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400f54:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400f56:	f013 0f08 	tst.w	r3, #8
  400f5a:	d10a      	bne.n	400f72 <pmc_switch_mck_to_pllack+0x56>
  400f5c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400f60:	4906      	ldr	r1, [pc, #24]	; (400f7c <pmc_switch_mck_to_pllack+0x60>)
  400f62:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400f64:	f012 0f08 	tst.w	r2, #8
  400f68:	d105      	bne.n	400f76 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400f6a:	3b01      	subs	r3, #1
  400f6c:	d1f9      	bne.n	400f62 <pmc_switch_mck_to_pllack+0x46>
			return 1;
  400f6e:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  400f70:	4770      	bx	lr
	return 0;
  400f72:	2000      	movs	r0, #0
  400f74:	4770      	bx	lr
  400f76:	2000      	movs	r0, #0
  400f78:	4770      	bx	lr
  400f7a:	bf00      	nop
  400f7c:	400e0600 	.word	0x400e0600

00400f80 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400f80:	b9a0      	cbnz	r0, 400fac <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400f82:	480e      	ldr	r0, [pc, #56]	; (400fbc <pmc_switch_mainck_to_xtal+0x3c>)
  400f84:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400f86:	0209      	lsls	r1, r1, #8
  400f88:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400f8a:	4a0d      	ldr	r2, [pc, #52]	; (400fc0 <pmc_switch_mainck_to_xtal+0x40>)
  400f8c:	401a      	ands	r2, r3
  400f8e:	4b0d      	ldr	r3, [pc, #52]	; (400fc4 <pmc_switch_mainck_to_xtal+0x44>)
  400f90:	4313      	orrs	r3, r2
  400f92:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400f94:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400f96:	4602      	mov	r2, r0
  400f98:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400f9a:	f013 0f01 	tst.w	r3, #1
  400f9e:	d0fb      	beq.n	400f98 <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400fa0:	4a06      	ldr	r2, [pc, #24]	; (400fbc <pmc_switch_mainck_to_xtal+0x3c>)
  400fa2:	6a11      	ldr	r1, [r2, #32]
  400fa4:	4b08      	ldr	r3, [pc, #32]	; (400fc8 <pmc_switch_mainck_to_xtal+0x48>)
  400fa6:	430b      	orrs	r3, r1
  400fa8:	6213      	str	r3, [r2, #32]
  400faa:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400fac:	4903      	ldr	r1, [pc, #12]	; (400fbc <pmc_switch_mainck_to_xtal+0x3c>)
  400fae:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400fb0:	4a06      	ldr	r2, [pc, #24]	; (400fcc <pmc_switch_mainck_to_xtal+0x4c>)
  400fb2:	401a      	ands	r2, r3
  400fb4:	4b06      	ldr	r3, [pc, #24]	; (400fd0 <pmc_switch_mainck_to_xtal+0x50>)
  400fb6:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400fb8:	620b      	str	r3, [r1, #32]
  400fba:	4770      	bx	lr
  400fbc:	400e0600 	.word	0x400e0600
  400fc0:	ffc8fffc 	.word	0xffc8fffc
  400fc4:	00370001 	.word	0x00370001
  400fc8:	01370000 	.word	0x01370000
  400fcc:	fec8fffc 	.word	0xfec8fffc
  400fd0:	01370002 	.word	0x01370002

00400fd4 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400fd4:	4b02      	ldr	r3, [pc, #8]	; (400fe0 <pmc_osc_is_ready_mainck+0xc>)
  400fd6:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400fd8:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  400fdc:	4770      	bx	lr
  400fde:	bf00      	nop
  400fe0:	400e0600 	.word	0x400e0600

00400fe4 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400fe4:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400fe8:	4b01      	ldr	r3, [pc, #4]	; (400ff0 <pmc_disable_pllack+0xc>)
  400fea:	629a      	str	r2, [r3, #40]	; 0x28
  400fec:	4770      	bx	lr
  400fee:	bf00      	nop
  400ff0:	400e0600 	.word	0x400e0600

00400ff4 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400ff4:	4b02      	ldr	r3, [pc, #8]	; (401000 <pmc_is_locked_pllack+0xc>)
  400ff6:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400ff8:	f000 0002 	and.w	r0, r0, #2
  400ffc:	4770      	bx	lr
  400ffe:	bf00      	nop
  401000:	400e0600 	.word	0x400e0600

00401004 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  401004:	283f      	cmp	r0, #63	; 0x3f
  401006:	d81e      	bhi.n	401046 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  401008:	281f      	cmp	r0, #31
  40100a:	d80c      	bhi.n	401026 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  40100c:	4b11      	ldr	r3, [pc, #68]	; (401054 <pmc_enable_periph_clk+0x50>)
  40100e:	699a      	ldr	r2, [r3, #24]
  401010:	2301      	movs	r3, #1
  401012:	4083      	lsls	r3, r0
  401014:	4393      	bics	r3, r2
  401016:	d018      	beq.n	40104a <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  401018:	2301      	movs	r3, #1
  40101a:	fa03 f000 	lsl.w	r0, r3, r0
  40101e:	4b0d      	ldr	r3, [pc, #52]	; (401054 <pmc_enable_periph_clk+0x50>)
  401020:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  401022:	2000      	movs	r0, #0
  401024:	4770      	bx	lr
		ul_id -= 32;
  401026:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  401028:	4b0a      	ldr	r3, [pc, #40]	; (401054 <pmc_enable_periph_clk+0x50>)
  40102a:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  40102e:	2301      	movs	r3, #1
  401030:	4083      	lsls	r3, r0
  401032:	4393      	bics	r3, r2
  401034:	d00b      	beq.n	40104e <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  401036:	2301      	movs	r3, #1
  401038:	fa03 f000 	lsl.w	r0, r3, r0
  40103c:	4b05      	ldr	r3, [pc, #20]	; (401054 <pmc_enable_periph_clk+0x50>)
  40103e:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  401042:	2000      	movs	r0, #0
  401044:	4770      	bx	lr
		return 1;
  401046:	2001      	movs	r0, #1
  401048:	4770      	bx	lr
	return 0;
  40104a:	2000      	movs	r0, #0
  40104c:	4770      	bx	lr
  40104e:	2000      	movs	r0, #0
}
  401050:	4770      	bx	lr
  401052:	bf00      	nop
  401054:	400e0600 	.word	0x400e0600

00401058 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  401058:	6943      	ldr	r3, [r0, #20]
  40105a:	f013 0f02 	tst.w	r3, #2
  40105e:	d002      	beq.n	401066 <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  401060:	61c1      	str	r1, [r0, #28]
	return 0;
  401062:	2000      	movs	r0, #0
  401064:	4770      	bx	lr
		return 1;
  401066:	2001      	movs	r0, #1
}
  401068:	4770      	bx	lr

0040106a <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  40106a:	6943      	ldr	r3, [r0, #20]
  40106c:	f013 0f01 	tst.w	r3, #1
  401070:	d003      	beq.n	40107a <uart_read+0x10>
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  401072:	6983      	ldr	r3, [r0, #24]
  401074:	700b      	strb	r3, [r1, #0]
	return 0;
  401076:	2000      	movs	r0, #0
  401078:	4770      	bx	lr
		return 1;
  40107a:	2001      	movs	r0, #1
}
  40107c:	4770      	bx	lr

0040107e <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  40107e:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  401080:	010b      	lsls	r3, r1, #4
  401082:	4293      	cmp	r3, r2
  401084:	d914      	bls.n	4010b0 <usart_set_async_baudrate+0x32>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  401086:	00c9      	lsls	r1, r1, #3
  401088:	084b      	lsrs	r3, r1, #1
  40108a:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  40108e:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
  401092:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  401094:	1e5c      	subs	r4, r3, #1
  401096:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  40109a:	428c      	cmp	r4, r1
  40109c:	d901      	bls.n	4010a2 <usart_set_async_baudrate+0x24>
		return 1;
  40109e:	2001      	movs	r0, #1
  4010a0:	e017      	b.n	4010d2 <usart_set_async_baudrate+0x54>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
  4010a2:	6841      	ldr	r1, [r0, #4]
  4010a4:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  4010a8:	6041      	str	r1, [r0, #4]
  4010aa:	e00c      	b.n	4010c6 <usart_set_async_baudrate+0x48>
		return 1;
  4010ac:	2001      	movs	r0, #1
  4010ae:	e010      	b.n	4010d2 <usart_set_async_baudrate+0x54>
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  4010b0:	0859      	lsrs	r1, r3, #1
  4010b2:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
  4010b6:	fbb2 f2f3 	udiv	r2, r2, r3
	cd = cd_fp >> 3;
  4010ba:	08d3      	lsrs	r3, r2, #3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  4010bc:	1e5c      	subs	r4, r3, #1
  4010be:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  4010c2:	428c      	cmp	r4, r1
  4010c4:	d8f2      	bhi.n	4010ac <usart_set_async_baudrate+0x2e>
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  4010c6:	0412      	lsls	r2, r2, #16
  4010c8:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  4010cc:	431a      	orrs	r2, r3
  4010ce:	6202      	str	r2, [r0, #32]

	return 0;
  4010d0:	2000      	movs	r0, #0
}
  4010d2:	f85d 4b04 	ldr.w	r4, [sp], #4
  4010d6:	4770      	bx	lr

004010d8 <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  4010d8:	4b08      	ldr	r3, [pc, #32]	; (4010fc <usart_reset+0x24>)
  4010da:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
	p_usart->US_MR = 0;
  4010de:	2300      	movs	r3, #0
  4010e0:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
  4010e2:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
  4010e4:	6283      	str	r3, [r0, #40]	; 0x28
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  4010e6:	2388      	movs	r3, #136	; 0x88
  4010e8:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  4010ea:	2324      	movs	r3, #36	; 0x24
  4010ec:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTSTA;
  4010ee:	f44f 7380 	mov.w	r3, #256	; 0x100
  4010f2:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RTSDIS;
  4010f4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  4010f8:	6003      	str	r3, [r0, #0]
  4010fa:	4770      	bx	lr
  4010fc:	55534100 	.word	0x55534100

00401100 <usart_init_rs232>:
{
  401100:	b570      	push	{r4, r5, r6, lr}
  401102:	4605      	mov	r5, r0
  401104:	460c      	mov	r4, r1
  401106:	4616      	mov	r6, r2
	usart_reset(p_usart);
  401108:	4b0f      	ldr	r3, [pc, #60]	; (401148 <usart_init_rs232+0x48>)
  40110a:	4798      	blx	r3
	ul_reg_val = 0;
  40110c:	2200      	movs	r2, #0
  40110e:	4b0f      	ldr	r3, [pc, #60]	; (40114c <usart_init_rs232+0x4c>)
  401110:	601a      	str	r2, [r3, #0]
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  401112:	b1a4      	cbz	r4, 40113e <usart_init_rs232+0x3e>
  401114:	4632      	mov	r2, r6
  401116:	6821      	ldr	r1, [r4, #0]
  401118:	4628      	mov	r0, r5
  40111a:	4b0d      	ldr	r3, [pc, #52]	; (401150 <usart_init_rs232+0x50>)
  40111c:	4798      	blx	r3
  40111e:	4602      	mov	r2, r0
  401120:	b978      	cbnz	r0, 401142 <usart_init_rs232+0x42>
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401122:	6863      	ldr	r3, [r4, #4]
  401124:	68a1      	ldr	r1, [r4, #8]
  401126:	430b      	orrs	r3, r1
  401128:	6921      	ldr	r1, [r4, #16]
  40112a:	430b      	orrs	r3, r1
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  40112c:	68e1      	ldr	r1, [r4, #12]
  40112e:	430b      	orrs	r3, r1
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401130:	4906      	ldr	r1, [pc, #24]	; (40114c <usart_init_rs232+0x4c>)
  401132:	600b      	str	r3, [r1, #0]
	p_usart->US_MR |= ul_reg_val;
  401134:	6869      	ldr	r1, [r5, #4]
  401136:	430b      	orrs	r3, r1
  401138:	606b      	str	r3, [r5, #4]
}
  40113a:	4610      	mov	r0, r2
  40113c:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
  40113e:	2201      	movs	r2, #1
  401140:	e7fb      	b.n	40113a <usart_init_rs232+0x3a>
  401142:	2201      	movs	r2, #1
  401144:	e7f9      	b.n	40113a <usart_init_rs232+0x3a>
  401146:	bf00      	nop
  401148:	004010d9 	.word	0x004010d9
  40114c:	20400a50 	.word	0x20400a50
  401150:	0040107f 	.word	0x0040107f

00401154 <usart_enable_tx>:
	p_usart->US_CR = US_CR_TXEN;
  401154:	2340      	movs	r3, #64	; 0x40
  401156:	6003      	str	r3, [r0, #0]
  401158:	4770      	bx	lr

0040115a <usart_enable_rx>:
	p_usart->US_CR = US_CR_RXEN;
  40115a:	2310      	movs	r3, #16
  40115c:	6003      	str	r3, [r0, #0]
  40115e:	4770      	bx	lr

00401160 <usart_write>:
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  401160:	6943      	ldr	r3, [r0, #20]
  401162:	f013 0f02 	tst.w	r3, #2
  401166:	d004      	beq.n	401172 <usart_write+0x12>
	p_usart->US_THR = US_THR_TXCHR(c);
  401168:	f3c1 0108 	ubfx	r1, r1, #0, #9
  40116c:	61c1      	str	r1, [r0, #28]
	return 0;
  40116e:	2000      	movs	r0, #0
  401170:	4770      	bx	lr
		return 1;
  401172:	2001      	movs	r0, #1
}
  401174:	4770      	bx	lr

00401176 <usart_read>:
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  401176:	6943      	ldr	r3, [r0, #20]
  401178:	f013 0f01 	tst.w	r3, #1
  40117c:	d005      	beq.n	40118a <usart_read+0x14>
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  40117e:	6983      	ldr	r3, [r0, #24]
  401180:	f3c3 0308 	ubfx	r3, r3, #0, #9
  401184:	600b      	str	r3, [r1, #0]
	return 0;
  401186:	2000      	movs	r0, #0
  401188:	4770      	bx	lr
		return 1;
  40118a:	2001      	movs	r0, #1
}
  40118c:	4770      	bx	lr

0040118e <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  40118e:	e7fe      	b.n	40118e <Dummy_Handler>

00401190 <Reset_Handler>:
{
  401190:	b500      	push	{lr}
  401192:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  401194:	4b25      	ldr	r3, [pc, #148]	; (40122c <Reset_Handler+0x9c>)
  401196:	4a26      	ldr	r2, [pc, #152]	; (401230 <Reset_Handler+0xa0>)
  401198:	429a      	cmp	r2, r3
  40119a:	d010      	beq.n	4011be <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  40119c:	4b25      	ldr	r3, [pc, #148]	; (401234 <Reset_Handler+0xa4>)
  40119e:	4a23      	ldr	r2, [pc, #140]	; (40122c <Reset_Handler+0x9c>)
  4011a0:	429a      	cmp	r2, r3
  4011a2:	d20c      	bcs.n	4011be <Reset_Handler+0x2e>
  4011a4:	3b01      	subs	r3, #1
  4011a6:	1a9b      	subs	r3, r3, r2
  4011a8:	f023 0303 	bic.w	r3, r3, #3
  4011ac:	3304      	adds	r3, #4
  4011ae:	4413      	add	r3, r2
  4011b0:	491f      	ldr	r1, [pc, #124]	; (401230 <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  4011b2:	f851 0b04 	ldr.w	r0, [r1], #4
  4011b6:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  4011ba:	429a      	cmp	r2, r3
  4011bc:	d1f9      	bne.n	4011b2 <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  4011be:	4b1e      	ldr	r3, [pc, #120]	; (401238 <Reset_Handler+0xa8>)
  4011c0:	4a1e      	ldr	r2, [pc, #120]	; (40123c <Reset_Handler+0xac>)
  4011c2:	429a      	cmp	r2, r3
  4011c4:	d20a      	bcs.n	4011dc <Reset_Handler+0x4c>
  4011c6:	3b01      	subs	r3, #1
  4011c8:	1a9b      	subs	r3, r3, r2
  4011ca:	f023 0303 	bic.w	r3, r3, #3
  4011ce:	3304      	adds	r3, #4
  4011d0:	4413      	add	r3, r2
                *pDest++ = 0;
  4011d2:	2100      	movs	r1, #0
  4011d4:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  4011d8:	4293      	cmp	r3, r2
  4011da:	d1fb      	bne.n	4011d4 <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  4011dc:	4a18      	ldr	r2, [pc, #96]	; (401240 <Reset_Handler+0xb0>)
  4011de:	4b19      	ldr	r3, [pc, #100]	; (401244 <Reset_Handler+0xb4>)
  4011e0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  4011e4:	6093      	str	r3, [r2, #8]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  4011e6:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
  4011ea:	fab3 f383 	clz	r3, r3
  4011ee:	095b      	lsrs	r3, r3, #5
  4011f0:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  4011f2:	b672      	cpsid	i
  __ASM volatile ("dmb");
  4011f4:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4011f8:	2200      	movs	r2, #0
  4011fa:	4b13      	ldr	r3, [pc, #76]	; (401248 <Reset_Handler+0xb8>)
  4011fc:	701a      	strb	r2, [r3, #0]
	return flags;
  4011fe:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  401200:	4a12      	ldr	r2, [pc, #72]	; (40124c <Reset_Handler+0xbc>)
  401202:	6813      	ldr	r3, [r2, #0]
  401204:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  401208:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  40120a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40120e:	f3bf 8f6f 	isb	sy
	if (cpu_irq_is_enabled_flags(flags))
  401212:	b129      	cbz	r1, 401220 <Reset_Handler+0x90>
		cpu_irq_enable();
  401214:	2201      	movs	r2, #1
  401216:	4b0c      	ldr	r3, [pc, #48]	; (401248 <Reset_Handler+0xb8>)
  401218:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  40121a:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  40121e:	b662      	cpsie	i
        __libc_init_array();
  401220:	4b0b      	ldr	r3, [pc, #44]	; (401250 <Reset_Handler+0xc0>)
  401222:	4798      	blx	r3
        main();
  401224:	4b0b      	ldr	r3, [pc, #44]	; (401254 <Reset_Handler+0xc4>)
  401226:	4798      	blx	r3
  401228:	e7fe      	b.n	401228 <Reset_Handler+0x98>
  40122a:	bf00      	nop
  40122c:	20400000 	.word	0x20400000
  401230:	00406988 	.word	0x00406988
  401234:	204009c0 	.word	0x204009c0
  401238:	20400cd4 	.word	0x20400cd4
  40123c:	204009c0 	.word	0x204009c0
  401240:	e000ed00 	.word	0xe000ed00
  401244:	00400000 	.word	0x00400000
  401248:	20400000 	.word	0x20400000
  40124c:	e000ed88 	.word	0xe000ed88
  401250:	004037c9 	.word	0x004037c9
  401254:	004035c9 	.word	0x004035c9

00401258 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  401258:	4b3b      	ldr	r3, [pc, #236]	; (401348 <SystemCoreClockUpdate+0xf0>)
  40125a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40125c:	f003 0303 	and.w	r3, r3, #3
  401260:	2b01      	cmp	r3, #1
  401262:	d01d      	beq.n	4012a0 <SystemCoreClockUpdate+0x48>
  401264:	b183      	cbz	r3, 401288 <SystemCoreClockUpdate+0x30>
  401266:	2b02      	cmp	r3, #2
  401268:	d036      	beq.n	4012d8 <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  40126a:	4b37      	ldr	r3, [pc, #220]	; (401348 <SystemCoreClockUpdate+0xf0>)
  40126c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40126e:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401272:	2b70      	cmp	r3, #112	; 0x70
  401274:	d05f      	beq.n	401336 <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  401276:	4b34      	ldr	r3, [pc, #208]	; (401348 <SystemCoreClockUpdate+0xf0>)
  401278:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  40127a:	4934      	ldr	r1, [pc, #208]	; (40134c <SystemCoreClockUpdate+0xf4>)
  40127c:	f3c2 1202 	ubfx	r2, r2, #4, #3
  401280:	680b      	ldr	r3, [r1, #0]
  401282:	40d3      	lsrs	r3, r2
  401284:	600b      	str	r3, [r1, #0]
  401286:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  401288:	4b31      	ldr	r3, [pc, #196]	; (401350 <SystemCoreClockUpdate+0xf8>)
  40128a:	695b      	ldr	r3, [r3, #20]
  40128c:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401290:	bf14      	ite	ne
  401292:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  401296:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  40129a:	4b2c      	ldr	r3, [pc, #176]	; (40134c <SystemCoreClockUpdate+0xf4>)
  40129c:	601a      	str	r2, [r3, #0]
  40129e:	e7e4      	b.n	40126a <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4012a0:	4b29      	ldr	r3, [pc, #164]	; (401348 <SystemCoreClockUpdate+0xf0>)
  4012a2:	6a1b      	ldr	r3, [r3, #32]
  4012a4:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4012a8:	d003      	beq.n	4012b2 <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  4012aa:	4a2a      	ldr	r2, [pc, #168]	; (401354 <SystemCoreClockUpdate+0xfc>)
  4012ac:	4b27      	ldr	r3, [pc, #156]	; (40134c <SystemCoreClockUpdate+0xf4>)
  4012ae:	601a      	str	r2, [r3, #0]
  4012b0:	e7db      	b.n	40126a <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4012b2:	4a29      	ldr	r2, [pc, #164]	; (401358 <SystemCoreClockUpdate+0x100>)
  4012b4:	4b25      	ldr	r3, [pc, #148]	; (40134c <SystemCoreClockUpdate+0xf4>)
  4012b6:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4012b8:	4b23      	ldr	r3, [pc, #140]	; (401348 <SystemCoreClockUpdate+0xf0>)
  4012ba:	6a1b      	ldr	r3, [r3, #32]
  4012bc:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4012c0:	2b10      	cmp	r3, #16
  4012c2:	d005      	beq.n	4012d0 <SystemCoreClockUpdate+0x78>
  4012c4:	2b20      	cmp	r3, #32
  4012c6:	d1d0      	bne.n	40126a <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  4012c8:	4a22      	ldr	r2, [pc, #136]	; (401354 <SystemCoreClockUpdate+0xfc>)
  4012ca:	4b20      	ldr	r3, [pc, #128]	; (40134c <SystemCoreClockUpdate+0xf4>)
  4012cc:	601a      	str	r2, [r3, #0]
          break;
  4012ce:	e7cc      	b.n	40126a <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  4012d0:	4a22      	ldr	r2, [pc, #136]	; (40135c <SystemCoreClockUpdate+0x104>)
  4012d2:	4b1e      	ldr	r3, [pc, #120]	; (40134c <SystemCoreClockUpdate+0xf4>)
  4012d4:	601a      	str	r2, [r3, #0]
          break;
  4012d6:	e7c8      	b.n	40126a <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4012d8:	4b1b      	ldr	r3, [pc, #108]	; (401348 <SystemCoreClockUpdate+0xf0>)
  4012da:	6a1b      	ldr	r3, [r3, #32]
  4012dc:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4012e0:	d016      	beq.n	401310 <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  4012e2:	4a1c      	ldr	r2, [pc, #112]	; (401354 <SystemCoreClockUpdate+0xfc>)
  4012e4:	4b19      	ldr	r3, [pc, #100]	; (40134c <SystemCoreClockUpdate+0xf4>)
  4012e6:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  4012e8:	4b17      	ldr	r3, [pc, #92]	; (401348 <SystemCoreClockUpdate+0xf0>)
  4012ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4012ec:	f003 0303 	and.w	r3, r3, #3
  4012f0:	2b02      	cmp	r3, #2
  4012f2:	d1ba      	bne.n	40126a <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4012f4:	4a14      	ldr	r2, [pc, #80]	; (401348 <SystemCoreClockUpdate+0xf0>)
  4012f6:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4012f8:	6a92      	ldr	r2, [r2, #40]	; 0x28
  4012fa:	4814      	ldr	r0, [pc, #80]	; (40134c <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4012fc:	f3c1 410a 	ubfx	r1, r1, #16, #11
  401300:	6803      	ldr	r3, [r0, #0]
  401302:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401306:	b2d2      	uxtb	r2, r2
  401308:	fbb3 f3f2 	udiv	r3, r3, r2
  40130c:	6003      	str	r3, [r0, #0]
  40130e:	e7ac      	b.n	40126a <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401310:	4a11      	ldr	r2, [pc, #68]	; (401358 <SystemCoreClockUpdate+0x100>)
  401312:	4b0e      	ldr	r3, [pc, #56]	; (40134c <SystemCoreClockUpdate+0xf4>)
  401314:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401316:	4b0c      	ldr	r3, [pc, #48]	; (401348 <SystemCoreClockUpdate+0xf0>)
  401318:	6a1b      	ldr	r3, [r3, #32]
  40131a:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40131e:	2b10      	cmp	r3, #16
  401320:	d005      	beq.n	40132e <SystemCoreClockUpdate+0xd6>
  401322:	2b20      	cmp	r3, #32
  401324:	d1e0      	bne.n	4012e8 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  401326:	4a0b      	ldr	r2, [pc, #44]	; (401354 <SystemCoreClockUpdate+0xfc>)
  401328:	4b08      	ldr	r3, [pc, #32]	; (40134c <SystemCoreClockUpdate+0xf4>)
  40132a:	601a      	str	r2, [r3, #0]
          break;
  40132c:	e7dc      	b.n	4012e8 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  40132e:	4a0b      	ldr	r2, [pc, #44]	; (40135c <SystemCoreClockUpdate+0x104>)
  401330:	4b06      	ldr	r3, [pc, #24]	; (40134c <SystemCoreClockUpdate+0xf4>)
  401332:	601a      	str	r2, [r3, #0]
          break;
  401334:	e7d8      	b.n	4012e8 <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  401336:	4a05      	ldr	r2, [pc, #20]	; (40134c <SystemCoreClockUpdate+0xf4>)
  401338:	6813      	ldr	r3, [r2, #0]
  40133a:	4909      	ldr	r1, [pc, #36]	; (401360 <SystemCoreClockUpdate+0x108>)
  40133c:	fba1 1303 	umull	r1, r3, r1, r3
  401340:	085b      	lsrs	r3, r3, #1
  401342:	6013      	str	r3, [r2, #0]
  401344:	4770      	bx	lr
  401346:	bf00      	nop
  401348:	400e0600 	.word	0x400e0600
  40134c:	20400004 	.word	0x20400004
  401350:	400e1810 	.word	0x400e1810
  401354:	00b71b00 	.word	0x00b71b00
  401358:	003d0900 	.word	0x003d0900
  40135c:	007a1200 	.word	0x007a1200
  401360:	aaaaaaab 	.word	0xaaaaaaab

00401364 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  401364:	4b16      	ldr	r3, [pc, #88]	; (4013c0 <system_init_flash+0x5c>)
  401366:	4298      	cmp	r0, r3
  401368:	d913      	bls.n	401392 <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  40136a:	4b16      	ldr	r3, [pc, #88]	; (4013c4 <system_init_flash+0x60>)
  40136c:	4298      	cmp	r0, r3
  40136e:	d915      	bls.n	40139c <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  401370:	4b15      	ldr	r3, [pc, #84]	; (4013c8 <system_init_flash+0x64>)
  401372:	4298      	cmp	r0, r3
  401374:	d916      	bls.n	4013a4 <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  401376:	4b15      	ldr	r3, [pc, #84]	; (4013cc <system_init_flash+0x68>)
  401378:	4298      	cmp	r0, r3
  40137a:	d917      	bls.n	4013ac <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  40137c:	4b14      	ldr	r3, [pc, #80]	; (4013d0 <system_init_flash+0x6c>)
  40137e:	4298      	cmp	r0, r3
  401380:	d918      	bls.n	4013b4 <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  401382:	4b14      	ldr	r3, [pc, #80]	; (4013d4 <system_init_flash+0x70>)
  401384:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  401386:	bf94      	ite	ls
  401388:	4a13      	ldrls	r2, [pc, #76]	; (4013d8 <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  40138a:	4a14      	ldrhi	r2, [pc, #80]	; (4013dc <system_init_flash+0x78>)
  40138c:	4b14      	ldr	r3, [pc, #80]	; (4013e0 <system_init_flash+0x7c>)
  40138e:	601a      	str	r2, [r3, #0]
  401390:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  401392:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  401396:	4b12      	ldr	r3, [pc, #72]	; (4013e0 <system_init_flash+0x7c>)
  401398:	601a      	str	r2, [r3, #0]
  40139a:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  40139c:	4a11      	ldr	r2, [pc, #68]	; (4013e4 <system_init_flash+0x80>)
  40139e:	4b10      	ldr	r3, [pc, #64]	; (4013e0 <system_init_flash+0x7c>)
  4013a0:	601a      	str	r2, [r3, #0]
  4013a2:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4013a4:	4a10      	ldr	r2, [pc, #64]	; (4013e8 <system_init_flash+0x84>)
  4013a6:	4b0e      	ldr	r3, [pc, #56]	; (4013e0 <system_init_flash+0x7c>)
  4013a8:	601a      	str	r2, [r3, #0]
  4013aa:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4013ac:	4a0f      	ldr	r2, [pc, #60]	; (4013ec <system_init_flash+0x88>)
  4013ae:	4b0c      	ldr	r3, [pc, #48]	; (4013e0 <system_init_flash+0x7c>)
  4013b0:	601a      	str	r2, [r3, #0]
  4013b2:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4013b4:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  4013b8:	4b09      	ldr	r3, [pc, #36]	; (4013e0 <system_init_flash+0x7c>)
  4013ba:	601a      	str	r2, [r3, #0]
  4013bc:	4770      	bx	lr
  4013be:	bf00      	nop
  4013c0:	015ef3bf 	.word	0x015ef3bf
  4013c4:	02bde77f 	.word	0x02bde77f
  4013c8:	041cdb3f 	.word	0x041cdb3f
  4013cc:	057bceff 	.word	0x057bceff
  4013d0:	06dac2bf 	.word	0x06dac2bf
  4013d4:	0839b67f 	.word	0x0839b67f
  4013d8:	04000500 	.word	0x04000500
  4013dc:	04000600 	.word	0x04000600
  4013e0:	400e0c00 	.word	0x400e0c00
  4013e4:	04000100 	.word	0x04000100
  4013e8:	04000200 	.word	0x04000200
  4013ec:	04000300 	.word	0x04000300

004013f0 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  4013f0:	4b0a      	ldr	r3, [pc, #40]	; (40141c <_sbrk+0x2c>)
  4013f2:	681b      	ldr	r3, [r3, #0]
  4013f4:	b153      	cbz	r3, 40140c <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  4013f6:	4b09      	ldr	r3, [pc, #36]	; (40141c <_sbrk+0x2c>)
  4013f8:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  4013fa:	181a      	adds	r2, r3, r0
  4013fc:	4908      	ldr	r1, [pc, #32]	; (401420 <_sbrk+0x30>)
  4013fe:	4291      	cmp	r1, r2
  401400:	db08      	blt.n	401414 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  401402:	4610      	mov	r0, r2
  401404:	4a05      	ldr	r2, [pc, #20]	; (40141c <_sbrk+0x2c>)
  401406:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  401408:	4618      	mov	r0, r3
  40140a:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  40140c:	4a05      	ldr	r2, [pc, #20]	; (401424 <_sbrk+0x34>)
  40140e:	4b03      	ldr	r3, [pc, #12]	; (40141c <_sbrk+0x2c>)
  401410:	601a      	str	r2, [r3, #0]
  401412:	e7f0      	b.n	4013f6 <_sbrk+0x6>
		return (caddr_t) -1;	
  401414:	f04f 30ff 	mov.w	r0, #4294967295
}
  401418:	4770      	bx	lr
  40141a:	bf00      	nop
  40141c:	20400a54 	.word	0x20400a54
  401420:	2045fffc 	.word	0x2045fffc
  401424:	20402ed8 	.word	0x20402ed8

00401428 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  401428:	f04f 30ff 	mov.w	r0, #4294967295
  40142c:	4770      	bx	lr

0040142e <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  40142e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  401432:	604b      	str	r3, [r1, #4]

	return 0;
}
  401434:	2000      	movs	r0, #0
  401436:	4770      	bx	lr

00401438 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  401438:	2001      	movs	r0, #1
  40143a:	4770      	bx	lr

0040143c <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  40143c:	2000      	movs	r0, #0
  40143e:	4770      	bx	lr

00401440 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  401440:	f100 0308 	add.w	r3, r0, #8
  401444:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
  401446:	f04f 32ff 	mov.w	r2, #4294967295
  40144a:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  40144c:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  40144e:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
  401450:	2300      	movs	r3, #0
  401452:	6003      	str	r3, [r0, #0]
  401454:	4770      	bx	lr

00401456 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
  401456:	2300      	movs	r3, #0
  401458:	6103      	str	r3, [r0, #16]
  40145a:	4770      	bx	lr

0040145c <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
  40145c:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
  40145e:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
  401460:	689a      	ldr	r2, [r3, #8]
  401462:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
  401464:	689a      	ldr	r2, [r3, #8]
  401466:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
  401468:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  40146a:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  40146c:	6803      	ldr	r3, [r0, #0]
  40146e:	3301      	adds	r3, #1
  401470:	6003      	str	r3, [r0, #0]
  401472:	4770      	bx	lr

00401474 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
  401474:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
  401476:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
  401478:	f1b5 3fff 	cmp.w	r5, #4294967295
  40147c:	d002      	beq.n	401484 <vListInsert+0x10>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  40147e:	f100 0208 	add.w	r2, r0, #8
  401482:	e002      	b.n	40148a <vListInsert+0x16>
		pxIterator = pxList->xListEnd.pxPrevious;
  401484:	6902      	ldr	r2, [r0, #16]
  401486:	e004      	b.n	401492 <vListInsert+0x1e>
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  401488:	461a      	mov	r2, r3
  40148a:	6853      	ldr	r3, [r2, #4]
  40148c:	681c      	ldr	r4, [r3, #0]
  40148e:	42a5      	cmp	r5, r4
  401490:	d2fa      	bcs.n	401488 <vListInsert+0x14>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
  401492:	6853      	ldr	r3, [r2, #4]
  401494:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
  401496:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
  401498:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
  40149a:	6051      	str	r1, [r2, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  40149c:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  40149e:	6803      	ldr	r3, [r0, #0]
  4014a0:	3301      	adds	r3, #1
  4014a2:	6003      	str	r3, [r0, #0]
}
  4014a4:	bc30      	pop	{r4, r5}
  4014a6:	4770      	bx	lr

004014a8 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
  4014a8:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
  4014aa:	6842      	ldr	r2, [r0, #4]
  4014ac:	6881      	ldr	r1, [r0, #8]
  4014ae:	6091      	str	r1, [r2, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
  4014b0:	6882      	ldr	r2, [r0, #8]
  4014b2:	6841      	ldr	r1, [r0, #4]
  4014b4:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
  4014b6:	685a      	ldr	r2, [r3, #4]
  4014b8:	4290      	cmp	r0, r2
  4014ba:	d005      	beq.n	4014c8 <uxListRemove+0x20>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
  4014bc:	2200      	movs	r2, #0
  4014be:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
  4014c0:	6818      	ldr	r0, [r3, #0]
  4014c2:	3801      	subs	r0, #1
  4014c4:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
  4014c6:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
  4014c8:	6882      	ldr	r2, [r0, #8]
  4014ca:	605a      	str	r2, [r3, #4]
  4014cc:	e7f6      	b.n	4014bc <uxListRemove+0x14>
	...

004014d0 <prvTaskExitError>:
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
  4014d0:	4b0d      	ldr	r3, [pc, #52]	; (401508 <prvTaskExitError+0x38>)
  4014d2:	681b      	ldr	r3, [r3, #0]
  4014d4:	f1b3 3fff 	cmp.w	r3, #4294967295
  4014d8:	d00a      	beq.n	4014f0 <prvTaskExitError+0x20>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
  4014da:	f04f 0380 	mov.w	r3, #128	; 0x80
  4014de:	b672      	cpsid	i
  4014e0:	f383 8811 	msr	BASEPRI, r3
  4014e4:	f3bf 8f6f 	isb	sy
  4014e8:	f3bf 8f4f 	dsb	sy
  4014ec:	b662      	cpsie	i
  4014ee:	e7fe      	b.n	4014ee <prvTaskExitError+0x1e>
  4014f0:	f04f 0380 	mov.w	r3, #128	; 0x80
  4014f4:	b672      	cpsid	i
  4014f6:	f383 8811 	msr	BASEPRI, r3
  4014fa:	f3bf 8f6f 	isb	sy
  4014fe:	f3bf 8f4f 	dsb	sy
  401502:	b662      	cpsie	i
  401504:	e7fe      	b.n	401504 <prvTaskExitError+0x34>
  401506:	bf00      	nop
  401508:	20400008 	.word	0x20400008

0040150c <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
  40150c:	4806      	ldr	r0, [pc, #24]	; (401528 <prvPortStartFirstTask+0x1c>)
  40150e:	6800      	ldr	r0, [r0, #0]
  401510:	6800      	ldr	r0, [r0, #0]
  401512:	f380 8808 	msr	MSP, r0
  401516:	b662      	cpsie	i
  401518:	b661      	cpsie	f
  40151a:	f3bf 8f4f 	dsb	sy
  40151e:	f3bf 8f6f 	isb	sy
  401522:	df00      	svc	0
  401524:	bf00      	nop
  401526:	0000      	.short	0x0000
  401528:	e000ed08 	.word	0xe000ed08

0040152c <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
  40152c:	f8df 000c 	ldr.w	r0, [pc, #12]	; 40153c <vPortEnableVFP+0x10>
  401530:	6801      	ldr	r1, [r0, #0]
  401532:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  401536:	6001      	str	r1, [r0, #0]
  401538:	4770      	bx	lr
  40153a:	0000      	.short	0x0000
  40153c:	e000ed88 	.word	0xe000ed88

00401540 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
  401540:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
  401544:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
  401548:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
  40154c:	4b05      	ldr	r3, [pc, #20]	; (401564 <pxPortInitialiseStack+0x24>)
  40154e:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
  401552:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
  401556:	f06f 0302 	mvn.w	r3, #2
  40155a:	f840 3c24 	str.w	r3, [r0, #-36]
}
  40155e:	3844      	subs	r0, #68	; 0x44
  401560:	4770      	bx	lr
  401562:	bf00      	nop
  401564:	004014d1 	.word	0x004014d1

00401568 <SVC_Handler>:
	__asm volatile (
  401568:	4b06      	ldr	r3, [pc, #24]	; (401584 <pxCurrentTCBConst2>)
  40156a:	6819      	ldr	r1, [r3, #0]
  40156c:	6808      	ldr	r0, [r1, #0]
  40156e:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401572:	f380 8809 	msr	PSP, r0
  401576:	f3bf 8f6f 	isb	sy
  40157a:	f04f 0000 	mov.w	r0, #0
  40157e:	f380 8811 	msr	BASEPRI, r0
  401582:	4770      	bx	lr

00401584 <pxCurrentTCBConst2>:
  401584:	20400a60 	.word	0x20400a60
  401588:	4770      	bx	lr
  40158a:	bf00      	nop

0040158c <vPortEnterCritical>:
  40158c:	f04f 0380 	mov.w	r3, #128	; 0x80
  401590:	b672      	cpsid	i
  401592:	f383 8811 	msr	BASEPRI, r3
  401596:	f3bf 8f6f 	isb	sy
  40159a:	f3bf 8f4f 	dsb	sy
  40159e:	b662      	cpsie	i
	uxCriticalNesting++;
  4015a0:	4a0b      	ldr	r2, [pc, #44]	; (4015d0 <vPortEnterCritical+0x44>)
  4015a2:	6813      	ldr	r3, [r2, #0]
  4015a4:	3301      	adds	r3, #1
  4015a6:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
  4015a8:	2b01      	cmp	r3, #1
  4015aa:	d10f      	bne.n	4015cc <vPortEnterCritical+0x40>
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
  4015ac:	4b09      	ldr	r3, [pc, #36]	; (4015d4 <vPortEnterCritical+0x48>)
  4015ae:	681b      	ldr	r3, [r3, #0]
  4015b0:	f013 0fff 	tst.w	r3, #255	; 0xff
  4015b4:	d00a      	beq.n	4015cc <vPortEnterCritical+0x40>
  4015b6:	f04f 0380 	mov.w	r3, #128	; 0x80
  4015ba:	b672      	cpsid	i
  4015bc:	f383 8811 	msr	BASEPRI, r3
  4015c0:	f3bf 8f6f 	isb	sy
  4015c4:	f3bf 8f4f 	dsb	sy
  4015c8:	b662      	cpsie	i
  4015ca:	e7fe      	b.n	4015ca <vPortEnterCritical+0x3e>
  4015cc:	4770      	bx	lr
  4015ce:	bf00      	nop
  4015d0:	20400008 	.word	0x20400008
  4015d4:	e000ed04 	.word	0xe000ed04

004015d8 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
  4015d8:	4b0a      	ldr	r3, [pc, #40]	; (401604 <vPortExitCritical+0x2c>)
  4015da:	681b      	ldr	r3, [r3, #0]
  4015dc:	b953      	cbnz	r3, 4015f4 <vPortExitCritical+0x1c>
  4015de:	f04f 0380 	mov.w	r3, #128	; 0x80
  4015e2:	b672      	cpsid	i
  4015e4:	f383 8811 	msr	BASEPRI, r3
  4015e8:	f3bf 8f6f 	isb	sy
  4015ec:	f3bf 8f4f 	dsb	sy
  4015f0:	b662      	cpsie	i
  4015f2:	e7fe      	b.n	4015f2 <vPortExitCritical+0x1a>
	uxCriticalNesting--;
  4015f4:	3b01      	subs	r3, #1
  4015f6:	4a03      	ldr	r2, [pc, #12]	; (401604 <vPortExitCritical+0x2c>)
  4015f8:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
  4015fa:	b90b      	cbnz	r3, 401600 <vPortExitCritical+0x28>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
  4015fc:	f383 8811 	msr	BASEPRI, r3
  401600:	4770      	bx	lr
  401602:	bf00      	nop
  401604:	20400008 	.word	0x20400008

00401608 <PendSV_Handler>:
	__asm volatile
  401608:	f3ef 8009 	mrs	r0, PSP
  40160c:	f3bf 8f6f 	isb	sy
  401610:	4b15      	ldr	r3, [pc, #84]	; (401668 <pxCurrentTCBConst>)
  401612:	681a      	ldr	r2, [r3, #0]
  401614:	f01e 0f10 	tst.w	lr, #16
  401618:	bf08      	it	eq
  40161a:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
  40161e:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401622:	6010      	str	r0, [r2, #0]
  401624:	f84d 3d04 	str.w	r3, [sp, #-4]!
  401628:	f04f 0080 	mov.w	r0, #128	; 0x80
  40162c:	b672      	cpsid	i
  40162e:	f380 8811 	msr	BASEPRI, r0
  401632:	f3bf 8f4f 	dsb	sy
  401636:	f3bf 8f6f 	isb	sy
  40163a:	b662      	cpsie	i
  40163c:	f001 f8fe 	bl	40283c <vTaskSwitchContext>
  401640:	f04f 0000 	mov.w	r0, #0
  401644:	f380 8811 	msr	BASEPRI, r0
  401648:	bc08      	pop	{r3}
  40164a:	6819      	ldr	r1, [r3, #0]
  40164c:	6808      	ldr	r0, [r1, #0]
  40164e:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401652:	f01e 0f10 	tst.w	lr, #16
  401656:	bf08      	it	eq
  401658:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
  40165c:	f380 8809 	msr	PSP, r0
  401660:	f3bf 8f6f 	isb	sy
  401664:	4770      	bx	lr
  401666:	bf00      	nop

00401668 <pxCurrentTCBConst>:
  401668:	20400a60 	.word	0x20400a60
  40166c:	4770      	bx	lr
  40166e:	bf00      	nop

00401670 <SysTick_Handler>:
{
  401670:	b508      	push	{r3, lr}
	__asm volatile
  401672:	f3ef 8311 	mrs	r3, BASEPRI
  401676:	f04f 0280 	mov.w	r2, #128	; 0x80
  40167a:	b672      	cpsid	i
  40167c:	f382 8811 	msr	BASEPRI, r2
  401680:	f3bf 8f6f 	isb	sy
  401684:	f3bf 8f4f 	dsb	sy
  401688:	b662      	cpsie	i
		if( xTaskIncrementTick() != pdFALSE )
  40168a:	4b05      	ldr	r3, [pc, #20]	; (4016a0 <SysTick_Handler+0x30>)
  40168c:	4798      	blx	r3
  40168e:	b118      	cbz	r0, 401698 <SysTick_Handler+0x28>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  401690:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401694:	4b03      	ldr	r3, [pc, #12]	; (4016a4 <SysTick_Handler+0x34>)
  401696:	601a      	str	r2, [r3, #0]
	__asm volatile
  401698:	2300      	movs	r3, #0
  40169a:	f383 8811 	msr	BASEPRI, r3
  40169e:	bd08      	pop	{r3, pc}
  4016a0:	004024a9 	.word	0x004024a9
  4016a4:	e000ed04 	.word	0xe000ed04

004016a8 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
  4016a8:	4a03      	ldr	r2, [pc, #12]	; (4016b8 <vPortSetupTimerInterrupt+0x10>)
  4016aa:	4b04      	ldr	r3, [pc, #16]	; (4016bc <vPortSetupTimerInterrupt+0x14>)
  4016ac:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
  4016ae:	2207      	movs	r2, #7
  4016b0:	3b04      	subs	r3, #4
  4016b2:	601a      	str	r2, [r3, #0]
  4016b4:	4770      	bx	lr
  4016b6:	bf00      	nop
  4016b8:	000927bf 	.word	0x000927bf
  4016bc:	e000e014 	.word	0xe000e014

004016c0 <xPortStartScheduler>:
{
  4016c0:	b500      	push	{lr}
  4016c2:	b083      	sub	sp, #12
		ulOriginalPriority = *pucFirstUserPriorityRegister;
  4016c4:	4b25      	ldr	r3, [pc, #148]	; (40175c <xPortStartScheduler+0x9c>)
  4016c6:	781a      	ldrb	r2, [r3, #0]
  4016c8:	b2d2      	uxtb	r2, r2
  4016ca:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
  4016cc:	22ff      	movs	r2, #255	; 0xff
  4016ce:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
  4016d0:	781b      	ldrb	r3, [r3, #0]
  4016d2:	b2db      	uxtb	r3, r3
  4016d4:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
  4016d8:	f89d 3003 	ldrb.w	r3, [sp, #3]
  4016dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
  4016e0:	4a1f      	ldr	r2, [pc, #124]	; (401760 <xPortStartScheduler+0xa0>)
  4016e2:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
  4016e4:	2207      	movs	r2, #7
  4016e6:	4b1f      	ldr	r3, [pc, #124]	; (401764 <xPortStartScheduler+0xa4>)
  4016e8:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
  4016ea:	f89d 3003 	ldrb.w	r3, [sp, #3]
  4016ee:	f013 0f80 	tst.w	r3, #128	; 0x80
  4016f2:	d010      	beq.n	401716 <xPortStartScheduler+0x56>
  4016f4:	2206      	movs	r2, #6
  4016f6:	e000      	b.n	4016fa <xPortStartScheduler+0x3a>
  4016f8:	460a      	mov	r2, r1
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
  4016fa:	f89d 3003 	ldrb.w	r3, [sp, #3]
  4016fe:	005b      	lsls	r3, r3, #1
  401700:	b2db      	uxtb	r3, r3
  401702:	f88d 3003 	strb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
  401706:	f89d 3003 	ldrb.w	r3, [sp, #3]
  40170a:	1e51      	subs	r1, r2, #1
  40170c:	f013 0f80 	tst.w	r3, #128	; 0x80
  401710:	d1f2      	bne.n	4016f8 <xPortStartScheduler+0x38>
  401712:	4b14      	ldr	r3, [pc, #80]	; (401764 <xPortStartScheduler+0xa4>)
  401714:	601a      	str	r2, [r3, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
  401716:	4a13      	ldr	r2, [pc, #76]	; (401764 <xPortStartScheduler+0xa4>)
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
  401718:	6813      	ldr	r3, [r2, #0]
  40171a:	021b      	lsls	r3, r3, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
  40171c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  401720:	6013      	str	r3, [r2, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
  401722:	9b01      	ldr	r3, [sp, #4]
  401724:	b2db      	uxtb	r3, r3
  401726:	4a0d      	ldr	r2, [pc, #52]	; (40175c <xPortStartScheduler+0x9c>)
  401728:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
  40172a:	4b0f      	ldr	r3, [pc, #60]	; (401768 <xPortStartScheduler+0xa8>)
  40172c:	681a      	ldr	r2, [r3, #0]
  40172e:	f442 0260 	orr.w	r2, r2, #14680064	; 0xe00000
  401732:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
  401734:	681a      	ldr	r2, [r3, #0]
  401736:	f042 4260 	orr.w	r2, r2, #3758096384	; 0xe0000000
  40173a:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
  40173c:	4b0b      	ldr	r3, [pc, #44]	; (40176c <xPortStartScheduler+0xac>)
  40173e:	4798      	blx	r3
	uxCriticalNesting = 0;
  401740:	2200      	movs	r2, #0
  401742:	4b0b      	ldr	r3, [pc, #44]	; (401770 <xPortStartScheduler+0xb0>)
  401744:	601a      	str	r2, [r3, #0]
	vPortEnableVFP();
  401746:	4b0b      	ldr	r3, [pc, #44]	; (401774 <xPortStartScheduler+0xb4>)
  401748:	4798      	blx	r3
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
  40174a:	4a0b      	ldr	r2, [pc, #44]	; (401778 <xPortStartScheduler+0xb8>)
  40174c:	6813      	ldr	r3, [r2, #0]
  40174e:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
  401752:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
  401754:	4b09      	ldr	r3, [pc, #36]	; (40177c <xPortStartScheduler+0xbc>)
  401756:	4798      	blx	r3
	prvTaskExitError();
  401758:	4b09      	ldr	r3, [pc, #36]	; (401780 <xPortStartScheduler+0xc0>)
  40175a:	4798      	blx	r3
  40175c:	e000e400 	.word	0xe000e400
  401760:	20400a58 	.word	0x20400a58
  401764:	20400a5c 	.word	0x20400a5c
  401768:	e000ed20 	.word	0xe000ed20
  40176c:	004016a9 	.word	0x004016a9
  401770:	20400008 	.word	0x20400008
  401774:	0040152d 	.word	0x0040152d
  401778:	e000ef34 	.word	0xe000ef34
  40177c:	0040150d 	.word	0x0040150d
  401780:	004014d1 	.word	0x004014d1

00401784 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
  401784:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
  401788:	2b0f      	cmp	r3, #15
  40178a:	d911      	bls.n	4017b0 <vPortValidateInterruptPriority+0x2c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
  40178c:	4a12      	ldr	r2, [pc, #72]	; (4017d8 <vPortValidateInterruptPriority+0x54>)
  40178e:	5c9b      	ldrb	r3, [r3, r2]
  401790:	b2db      	uxtb	r3, r3
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
  401792:	4a12      	ldr	r2, [pc, #72]	; (4017dc <vPortValidateInterruptPriority+0x58>)
  401794:	7812      	ldrb	r2, [r2, #0]
  401796:	429a      	cmp	r2, r3
  401798:	d90a      	bls.n	4017b0 <vPortValidateInterruptPriority+0x2c>
	__asm volatile
  40179a:	f04f 0380 	mov.w	r3, #128	; 0x80
  40179e:	b672      	cpsid	i
  4017a0:	f383 8811 	msr	BASEPRI, r3
  4017a4:	f3bf 8f6f 	isb	sy
  4017a8:	f3bf 8f4f 	dsb	sy
  4017ac:	b662      	cpsie	i
  4017ae:	e7fe      	b.n	4017ae <vPortValidateInterruptPriority+0x2a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
  4017b0:	4b0b      	ldr	r3, [pc, #44]	; (4017e0 <vPortValidateInterruptPriority+0x5c>)
  4017b2:	681b      	ldr	r3, [r3, #0]
  4017b4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  4017b8:	4a0a      	ldr	r2, [pc, #40]	; (4017e4 <vPortValidateInterruptPriority+0x60>)
  4017ba:	6812      	ldr	r2, [r2, #0]
  4017bc:	4293      	cmp	r3, r2
  4017be:	d90a      	bls.n	4017d6 <vPortValidateInterruptPriority+0x52>
  4017c0:	f04f 0380 	mov.w	r3, #128	; 0x80
  4017c4:	b672      	cpsid	i
  4017c6:	f383 8811 	msr	BASEPRI, r3
  4017ca:	f3bf 8f6f 	isb	sy
  4017ce:	f3bf 8f4f 	dsb	sy
  4017d2:	b662      	cpsie	i
  4017d4:	e7fe      	b.n	4017d4 <vPortValidateInterruptPriority+0x50>
  4017d6:	4770      	bx	lr
  4017d8:	e000e3f0 	.word	0xe000e3f0
  4017dc:	20400a58 	.word	0x20400a58
  4017e0:	e000ed0c 	.word	0xe000ed0c
  4017e4:	20400a5c 	.word	0x20400a5c

004017e8 <pvPortMalloc>:
#undef MPU_WRAPPERS_INCLUDED_FROM_API_FILE

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
  4017e8:	b510      	push	{r4, lr}
  4017ea:	4604      	mov	r4, r0
void *pvReturn;

	vTaskSuspendAll();
  4017ec:	4b06      	ldr	r3, [pc, #24]	; (401808 <pvPortMalloc+0x20>)
  4017ee:	4798      	blx	r3
	{
		pvReturn = malloc( xWantedSize );
  4017f0:	4620      	mov	r0, r4
  4017f2:	4b06      	ldr	r3, [pc, #24]	; (40180c <pvPortMalloc+0x24>)
  4017f4:	4798      	blx	r3
  4017f6:	4604      	mov	r4, r0
		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
  4017f8:	4b05      	ldr	r3, [pc, #20]	; (401810 <pvPortMalloc+0x28>)
  4017fa:	4798      	blx	r3

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
  4017fc:	b10c      	cbz	r4, 401802 <pvPortMalloc+0x1a>
		}
	}
	#endif

	return pvReturn;
}
  4017fe:	4620      	mov	r0, r4
  401800:	bd10      	pop	{r4, pc}
			vApplicationMallocFailedHook();
  401802:	4b04      	ldr	r3, [pc, #16]	; (401814 <pvPortMalloc+0x2c>)
  401804:	4798      	blx	r3
	return pvReturn;
  401806:	e7fa      	b.n	4017fe <pvPortMalloc+0x16>
  401808:	0040248d 	.word	0x0040248d
  40180c:	00403841 	.word	0x00403841
  401810:	004025f5 	.word	0x004025f5
  401814:	004033bb 	.word	0x004033bb

00401818 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
	if( pv )
  401818:	b148      	cbz	r0, 40182e <vPortFree+0x16>
{
  40181a:	b510      	push	{r4, lr}
  40181c:	4604      	mov	r4, r0
	{
		vTaskSuspendAll();
  40181e:	4b04      	ldr	r3, [pc, #16]	; (401830 <vPortFree+0x18>)
  401820:	4798      	blx	r3
		{
			free( pv );
  401822:	4620      	mov	r0, r4
  401824:	4b03      	ldr	r3, [pc, #12]	; (401834 <vPortFree+0x1c>)
  401826:	4798      	blx	r3
			traceFREE( pv, 0 );
		}
		( void ) xTaskResumeAll();
  401828:	4b03      	ldr	r3, [pc, #12]	; (401838 <vPortFree+0x20>)
  40182a:	4798      	blx	r3
  40182c:	bd10      	pop	{r4, pc}
  40182e:	4770      	bx	lr
  401830:	0040248d 	.word	0x0040248d
  401834:	00403851 	.word	0x00403851
  401838:	004025f5 	.word	0x004025f5

0040183c <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
  40183c:	b538      	push	{r3, r4, r5, lr}
  40183e:	4604      	mov	r4, r0
  401840:	4615      	mov	r5, r2
BaseType_t xReturn = pdFALSE;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
  401842:	6c02      	ldr	r2, [r0, #64]	; 0x40
  401844:	b95a      	cbnz	r2, 40185e <prvCopyDataToQueue+0x22>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  401846:	6803      	ldr	r3, [r0, #0]
  401848:	2b00      	cmp	r3, #0
  40184a:	d12e      	bne.n	4018aa <prvCopyDataToQueue+0x6e>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
  40184c:	6840      	ldr	r0, [r0, #4]
  40184e:	4b1b      	ldr	r3, [pc, #108]	; (4018bc <prvCopyDataToQueue+0x80>)
  401850:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
  401852:	2300      	movs	r3, #0
  401854:	6063      	str	r3, [r4, #4]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	++( pxQueue->uxMessagesWaiting );
  401856:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  401858:	3301      	adds	r3, #1
  40185a:	63a3      	str	r3, [r4, #56]	; 0x38

	return xReturn;
}
  40185c:	bd38      	pop	{r3, r4, r5, pc}
	else if( xPosition == queueSEND_TO_BACK )
  40185e:	b96d      	cbnz	r5, 40187c <prvCopyDataToQueue+0x40>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
  401860:	6880      	ldr	r0, [r0, #8]
  401862:	4b17      	ldr	r3, [pc, #92]	; (4018c0 <prvCopyDataToQueue+0x84>)
  401864:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
  401866:	68a3      	ldr	r3, [r4, #8]
  401868:	6c22      	ldr	r2, [r4, #64]	; 0x40
  40186a:	4413      	add	r3, r2
  40186c:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
  40186e:	6862      	ldr	r2, [r4, #4]
  401870:	4293      	cmp	r3, r2
  401872:	d31c      	bcc.n	4018ae <prvCopyDataToQueue+0x72>
			pxQueue->pcWriteTo = pxQueue->pcHead;
  401874:	6823      	ldr	r3, [r4, #0]
  401876:	60a3      	str	r3, [r4, #8]
BaseType_t xReturn = pdFALSE;
  401878:	2000      	movs	r0, #0
  40187a:	e7ec      	b.n	401856 <prvCopyDataToQueue+0x1a>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  40187c:	68c0      	ldr	r0, [r0, #12]
  40187e:	4b10      	ldr	r3, [pc, #64]	; (4018c0 <prvCopyDataToQueue+0x84>)
  401880:	4798      	blx	r3
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
  401882:	6c23      	ldr	r3, [r4, #64]	; 0x40
  401884:	425b      	negs	r3, r3
  401886:	68e2      	ldr	r2, [r4, #12]
  401888:	441a      	add	r2, r3
  40188a:	60e2      	str	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
  40188c:	6821      	ldr	r1, [r4, #0]
  40188e:	428a      	cmp	r2, r1
  401890:	d202      	bcs.n	401898 <prvCopyDataToQueue+0x5c>
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
  401892:	6862      	ldr	r2, [r4, #4]
  401894:	4413      	add	r3, r2
  401896:	60e3      	str	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
  401898:	2d02      	cmp	r5, #2
  40189a:	d10a      	bne.n	4018b2 <prvCopyDataToQueue+0x76>
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
  40189c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  40189e:	b153      	cbz	r3, 4018b6 <prvCopyDataToQueue+0x7a>
				--( pxQueue->uxMessagesWaiting );
  4018a0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  4018a2:	3b01      	subs	r3, #1
  4018a4:	63a3      	str	r3, [r4, #56]	; 0x38
BaseType_t xReturn = pdFALSE;
  4018a6:	2000      	movs	r0, #0
  4018a8:	e7d5      	b.n	401856 <prvCopyDataToQueue+0x1a>
  4018aa:	2000      	movs	r0, #0
  4018ac:	e7d3      	b.n	401856 <prvCopyDataToQueue+0x1a>
  4018ae:	2000      	movs	r0, #0
  4018b0:	e7d1      	b.n	401856 <prvCopyDataToQueue+0x1a>
  4018b2:	2000      	movs	r0, #0
  4018b4:	e7cf      	b.n	401856 <prvCopyDataToQueue+0x1a>
  4018b6:	2000      	movs	r0, #0
  4018b8:	e7cd      	b.n	401856 <prvCopyDataToQueue+0x1a>
  4018ba:	bf00      	nop
  4018bc:	00402c3d 	.word	0x00402c3d
  4018c0:	00403dc1 	.word	0x00403dc1

004018c4 <prvNotifyQueueSetContainer>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue, const BaseType_t xCopyPosition )
	{
  4018c4:	b530      	push	{r4, r5, lr}
  4018c6:	b083      	sub	sp, #12
  4018c8:	9001      	str	r0, [sp, #4]
	Queue_t *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
  4018ca:	6d44      	ldr	r4, [r0, #84]	; 0x54
	BaseType_t xReturn = pdFALSE;

		/* This function must be called form a critical section. */

		configASSERT( pxQueueSetContainer );
  4018cc:	b174      	cbz	r4, 4018ec <prvNotifyQueueSetContainer+0x28>
		configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );
  4018ce:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  4018d0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  4018d2:	429a      	cmp	r2, r3
  4018d4:	d315      	bcc.n	401902 <prvNotifyQueueSetContainer+0x3e>
  4018d6:	f04f 0380 	mov.w	r3, #128	; 0x80
  4018da:	b672      	cpsid	i
  4018dc:	f383 8811 	msr	BASEPRI, r3
  4018e0:	f3bf 8f6f 	isb	sy
  4018e4:	f3bf 8f4f 	dsb	sy
  4018e8:	b662      	cpsie	i
  4018ea:	e7fe      	b.n	4018ea <prvNotifyQueueSetContainer+0x26>
  4018ec:	f04f 0380 	mov.w	r3, #128	; 0x80
  4018f0:	b672      	cpsid	i
  4018f2:	f383 8811 	msr	BASEPRI, r3
  4018f6:	f3bf 8f6f 	isb	sy
  4018fa:	f3bf 8f4f 	dsb	sy
  4018fe:	b662      	cpsie	i
  401900:	e7fe      	b.n	401900 <prvNotifyQueueSetContainer+0x3c>

		if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
  401902:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  401904:	4293      	cmp	r3, r2
  401906:	d803      	bhi.n	401910 <prvNotifyQueueSetContainer+0x4c>
	BaseType_t xReturn = pdFALSE;
  401908:	2500      	movs	r5, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
  40190a:	4628      	mov	r0, r5
  40190c:	b003      	add	sp, #12
  40190e:	bd30      	pop	{r4, r5, pc}
  401910:	460a      	mov	r2, r1
			xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, xCopyPosition );
  401912:	a901      	add	r1, sp, #4
  401914:	4620      	mov	r0, r4
  401916:	4b0b      	ldr	r3, [pc, #44]	; (401944 <prvNotifyQueueSetContainer+0x80>)
  401918:	4798      	blx	r3
  40191a:	4605      	mov	r5, r0
			if( pxQueueSetContainer->xTxLock == queueUNLOCKED )
  40191c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  40191e:	f1b3 3fff 	cmp.w	r3, #4294967295
  401922:	d10a      	bne.n	40193a <prvNotifyQueueSetContainer+0x76>
				if( listLIST_IS_EMPTY( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) == pdFALSE )
  401924:	6a63      	ldr	r3, [r4, #36]	; 0x24
  401926:	2b00      	cmp	r3, #0
  401928:	d0ef      	beq.n	40190a <prvNotifyQueueSetContainer+0x46>
					if( xTaskRemoveFromEventList( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) != pdFALSE )
  40192a:	f104 0024 	add.w	r0, r4, #36	; 0x24
  40192e:	4b06      	ldr	r3, [pc, #24]	; (401948 <prvNotifyQueueSetContainer+0x84>)
  401930:	4798      	blx	r3
  401932:	2800      	cmp	r0, #0
						xReturn = pdTRUE;
  401934:	bf18      	it	ne
  401936:	2501      	movne	r5, #1
  401938:	e7e7      	b.n	40190a <prvNotifyQueueSetContainer+0x46>
				( pxQueueSetContainer->xTxLock )++;
  40193a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  40193c:	3301      	adds	r3, #1
  40193e:	64a3      	str	r3, [r4, #72]	; 0x48
  401940:	e7e3      	b.n	40190a <prvNotifyQueueSetContainer+0x46>
  401942:	bf00      	nop
  401944:	0040183d 	.word	0x0040183d
  401948:	00402a11 	.word	0x00402a11

0040194c <prvCopyDataFromQueue>:
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
  40194c:	6c02      	ldr	r2, [r0, #64]	; 0x40
  40194e:	b172      	cbz	r2, 40196e <prvCopyDataFromQueue+0x22>
{
  401950:	b510      	push	{r4, lr}
  401952:	4603      	mov	r3, r0
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
  401954:	68c4      	ldr	r4, [r0, #12]
  401956:	4414      	add	r4, r2
  401958:	60c4      	str	r4, [r0, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
  40195a:	6840      	ldr	r0, [r0, #4]
  40195c:	4284      	cmp	r4, r0
  40195e:	d301      	bcc.n	401964 <prvCopyDataFromQueue+0x18>
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
  401960:	6818      	ldr	r0, [r3, #0]
  401962:	60d8      	str	r0, [r3, #12]
  401964:	4608      	mov	r0, r1
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
  401966:	68d9      	ldr	r1, [r3, #12]
  401968:	4b01      	ldr	r3, [pc, #4]	; (401970 <prvCopyDataFromQueue+0x24>)
  40196a:	4798      	blx	r3
  40196c:	bd10      	pop	{r4, pc}
  40196e:	4770      	bx	lr
  401970:	00403dc1 	.word	0x00403dc1

00401974 <prvUnlockQueue>:
{
  401974:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  401976:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
  401978:	4b22      	ldr	r3, [pc, #136]	; (401a04 <prvUnlockQueue+0x90>)
  40197a:	4798      	blx	r3
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  40197c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  40197e:	2b00      	cmp	r3, #0
  401980:	dd1b      	ble.n	4019ba <prvUnlockQueue+0x46>
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
  401982:	4d21      	ldr	r5, [pc, #132]	; (401a08 <prvUnlockQueue+0x94>)
						vTaskMissedYield();
  401984:	4f21      	ldr	r7, [pc, #132]	; (401a0c <prvUnlockQueue+0x98>)
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  401986:	4e22      	ldr	r6, [pc, #136]	; (401a10 <prvUnlockQueue+0x9c>)
  401988:	e00b      	b.n	4019a2 <prvUnlockQueue+0x2e>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  40198a:	6a63      	ldr	r3, [r4, #36]	; 0x24
  40198c:	b1ab      	cbz	r3, 4019ba <prvUnlockQueue+0x46>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  40198e:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401992:	47b0      	blx	r6
  401994:	b978      	cbnz	r0, 4019b6 <prvUnlockQueue+0x42>
			--( pxQueue->xTxLock );
  401996:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401998:	3b01      	subs	r3, #1
  40199a:	64a3      	str	r3, [r4, #72]	; 0x48
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  40199c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  40199e:	2b00      	cmp	r3, #0
  4019a0:	dd0b      	ble.n	4019ba <prvUnlockQueue+0x46>
				if( pxQueue->pxQueueSetContainer != NULL )
  4019a2:	6d63      	ldr	r3, [r4, #84]	; 0x54
  4019a4:	2b00      	cmp	r3, #0
  4019a6:	d0f0      	beq.n	40198a <prvUnlockQueue+0x16>
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
  4019a8:	2100      	movs	r1, #0
  4019aa:	4620      	mov	r0, r4
  4019ac:	47a8      	blx	r5
  4019ae:	2801      	cmp	r0, #1
  4019b0:	d1f1      	bne.n	401996 <prvUnlockQueue+0x22>
						vTaskMissedYield();
  4019b2:	47b8      	blx	r7
  4019b4:	e7ef      	b.n	401996 <prvUnlockQueue+0x22>
							vTaskMissedYield();
  4019b6:	47b8      	blx	r7
  4019b8:	e7ed      	b.n	401996 <prvUnlockQueue+0x22>
		pxQueue->xTxLock = queueUNLOCKED;
  4019ba:	f04f 33ff 	mov.w	r3, #4294967295
  4019be:	64a3      	str	r3, [r4, #72]	; 0x48
	taskEXIT_CRITICAL();
  4019c0:	4b14      	ldr	r3, [pc, #80]	; (401a14 <prvUnlockQueue+0xa0>)
  4019c2:	4798      	blx	r3
	taskENTER_CRITICAL();
  4019c4:	4b0f      	ldr	r3, [pc, #60]	; (401a04 <prvUnlockQueue+0x90>)
  4019c6:	4798      	blx	r3
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  4019c8:	6c63      	ldr	r3, [r4, #68]	; 0x44
  4019ca:	2b00      	cmp	r3, #0
  4019cc:	dd14      	ble.n	4019f8 <prvUnlockQueue+0x84>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  4019ce:	6923      	ldr	r3, [r4, #16]
  4019d0:	b193      	cbz	r3, 4019f8 <prvUnlockQueue+0x84>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  4019d2:	f104 0610 	add.w	r6, r4, #16
  4019d6:	4d0e      	ldr	r5, [pc, #56]	; (401a10 <prvUnlockQueue+0x9c>)
					vTaskMissedYield();
  4019d8:	4f0c      	ldr	r7, [pc, #48]	; (401a0c <prvUnlockQueue+0x98>)
  4019da:	e007      	b.n	4019ec <prvUnlockQueue+0x78>
				--( pxQueue->xRxLock );
  4019dc:	6c63      	ldr	r3, [r4, #68]	; 0x44
  4019de:	3b01      	subs	r3, #1
  4019e0:	6463      	str	r3, [r4, #68]	; 0x44
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  4019e2:	6c63      	ldr	r3, [r4, #68]	; 0x44
  4019e4:	2b00      	cmp	r3, #0
  4019e6:	dd07      	ble.n	4019f8 <prvUnlockQueue+0x84>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  4019e8:	6923      	ldr	r3, [r4, #16]
  4019ea:	b12b      	cbz	r3, 4019f8 <prvUnlockQueue+0x84>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  4019ec:	4630      	mov	r0, r6
  4019ee:	47a8      	blx	r5
  4019f0:	2800      	cmp	r0, #0
  4019f2:	d0f3      	beq.n	4019dc <prvUnlockQueue+0x68>
					vTaskMissedYield();
  4019f4:	47b8      	blx	r7
  4019f6:	e7f1      	b.n	4019dc <prvUnlockQueue+0x68>
		pxQueue->xRxLock = queueUNLOCKED;
  4019f8:	f04f 33ff 	mov.w	r3, #4294967295
  4019fc:	6463      	str	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
  4019fe:	4b05      	ldr	r3, [pc, #20]	; (401a14 <prvUnlockQueue+0xa0>)
  401a00:	4798      	blx	r3
  401a02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401a04:	0040158d 	.word	0x0040158d
  401a08:	004018c5 	.word	0x004018c5
  401a0c:	00402b6d 	.word	0x00402b6d
  401a10:	00402a11 	.word	0x00402a11
  401a14:	004015d9 	.word	0x004015d9

00401a18 <xQueueGenericReset>:
{
  401a18:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
  401a1a:	b308      	cbz	r0, 401a60 <xQueueGenericReset+0x48>
  401a1c:	4604      	mov	r4, r0
  401a1e:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
  401a20:	4b1d      	ldr	r3, [pc, #116]	; (401a98 <xQueueGenericReset+0x80>)
  401a22:	4798      	blx	r3
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
  401a24:	6822      	ldr	r2, [r4, #0]
  401a26:	6c21      	ldr	r1, [r4, #64]	; 0x40
  401a28:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  401a2a:	fb03 f301 	mul.w	r3, r3, r1
  401a2e:	18d0      	adds	r0, r2, r3
  401a30:	6060      	str	r0, [r4, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
  401a32:	2000      	movs	r0, #0
  401a34:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
  401a36:	60a2      	str	r2, [r4, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
  401a38:	1a5b      	subs	r3, r3, r1
  401a3a:	4413      	add	r3, r2
  401a3c:	60e3      	str	r3, [r4, #12]
		pxQueue->xRxLock = queueUNLOCKED;
  401a3e:	f04f 33ff 	mov.w	r3, #4294967295
  401a42:	6463      	str	r3, [r4, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
  401a44:	64a3      	str	r3, [r4, #72]	; 0x48
		if( xNewQueue == pdFALSE )
  401a46:	b9fd      	cbnz	r5, 401a88 <xQueueGenericReset+0x70>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  401a48:	6923      	ldr	r3, [r4, #16]
  401a4a:	b12b      	cbz	r3, 401a58 <xQueueGenericReset+0x40>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  401a4c:	f104 0010 	add.w	r0, r4, #16
  401a50:	4b12      	ldr	r3, [pc, #72]	; (401a9c <xQueueGenericReset+0x84>)
  401a52:	4798      	blx	r3
  401a54:	2801      	cmp	r0, #1
  401a56:	d00e      	beq.n	401a76 <xQueueGenericReset+0x5e>
	taskEXIT_CRITICAL();
  401a58:	4b11      	ldr	r3, [pc, #68]	; (401aa0 <xQueueGenericReset+0x88>)
  401a5a:	4798      	blx	r3
}
  401a5c:	2001      	movs	r0, #1
  401a5e:	bd38      	pop	{r3, r4, r5, pc}
  401a60:	f04f 0380 	mov.w	r3, #128	; 0x80
  401a64:	b672      	cpsid	i
  401a66:	f383 8811 	msr	BASEPRI, r3
  401a6a:	f3bf 8f6f 	isb	sy
  401a6e:	f3bf 8f4f 	dsb	sy
  401a72:	b662      	cpsie	i
  401a74:	e7fe      	b.n	401a74 <xQueueGenericReset+0x5c>
					queueYIELD_IF_USING_PREEMPTION();
  401a76:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401a7a:	4b0a      	ldr	r3, [pc, #40]	; (401aa4 <xQueueGenericReset+0x8c>)
  401a7c:	601a      	str	r2, [r3, #0]
  401a7e:	f3bf 8f4f 	dsb	sy
  401a82:	f3bf 8f6f 	isb	sy
  401a86:	e7e7      	b.n	401a58 <xQueueGenericReset+0x40>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
  401a88:	f104 0010 	add.w	r0, r4, #16
  401a8c:	4d06      	ldr	r5, [pc, #24]	; (401aa8 <xQueueGenericReset+0x90>)
  401a8e:	47a8      	blx	r5
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
  401a90:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401a94:	47a8      	blx	r5
  401a96:	e7df      	b.n	401a58 <xQueueGenericReset+0x40>
  401a98:	0040158d 	.word	0x0040158d
  401a9c:	00402a11 	.word	0x00402a11
  401aa0:	004015d9 	.word	0x004015d9
  401aa4:	e000ed04 	.word	0xe000ed04
  401aa8:	00401441 	.word	0x00401441

00401aac <xQueueGenericCreate>:
{
  401aac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
  401aae:	b950      	cbnz	r0, 401ac6 <xQueueGenericCreate+0x1a>
  401ab0:	f04f 0380 	mov.w	r3, #128	; 0x80
  401ab4:	b672      	cpsid	i
  401ab6:	f383 8811 	msr	BASEPRI, r3
  401aba:	f3bf 8f6f 	isb	sy
  401abe:	f3bf 8f4f 	dsb	sy
  401ac2:	b662      	cpsie	i
  401ac4:	e7fe      	b.n	401ac4 <xQueueGenericCreate+0x18>
  401ac6:	4606      	mov	r6, r0
  401ac8:	4617      	mov	r7, r2
  401aca:	460d      	mov	r5, r1
	if( uxItemSize == ( UBaseType_t ) 0 )
  401acc:	b189      	cbz	r1, 401af2 <xQueueGenericCreate+0x46>
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  401ace:	fb01 f000 	mul.w	r0, r1, r0
	pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
  401ad2:	3059      	adds	r0, #89	; 0x59
  401ad4:	4b12      	ldr	r3, [pc, #72]	; (401b20 <xQueueGenericCreate+0x74>)
  401ad6:	4798      	blx	r3
	if( pxNewQueue != NULL )
  401ad8:	4604      	mov	r4, r0
  401ada:	b9e8      	cbnz	r0, 401b18 <xQueueGenericCreate+0x6c>
  401adc:	f04f 0380 	mov.w	r3, #128	; 0x80
  401ae0:	b672      	cpsid	i
  401ae2:	f383 8811 	msr	BASEPRI, r3
  401ae6:	f3bf 8f6f 	isb	sy
  401aea:	f3bf 8f4f 	dsb	sy
  401aee:	b662      	cpsie	i
  401af0:	e7fe      	b.n	401af0 <xQueueGenericCreate+0x44>
	pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
  401af2:	2058      	movs	r0, #88	; 0x58
  401af4:	4b0a      	ldr	r3, [pc, #40]	; (401b20 <xQueueGenericCreate+0x74>)
  401af6:	4798      	blx	r3
	if( pxNewQueue != NULL )
  401af8:	4604      	mov	r4, r0
  401afa:	2800      	cmp	r0, #0
  401afc:	d0ee      	beq.n	401adc <xQueueGenericCreate+0x30>
			pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
  401afe:	6020      	str	r0, [r4, #0]
		pxNewQueue->uxLength = uxQueueLength;
  401b00:	63e6      	str	r6, [r4, #60]	; 0x3c
		pxNewQueue->uxItemSize = uxItemSize;
  401b02:	6425      	str	r5, [r4, #64]	; 0x40
		( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
  401b04:	2101      	movs	r1, #1
  401b06:	4620      	mov	r0, r4
  401b08:	4b06      	ldr	r3, [pc, #24]	; (401b24 <xQueueGenericCreate+0x78>)
  401b0a:	4798      	blx	r3
			pxNewQueue->ucQueueType = ucQueueType;
  401b0c:	f884 7050 	strb.w	r7, [r4, #80]	; 0x50
			pxNewQueue->pxQueueSetContainer = NULL;
  401b10:	2300      	movs	r3, #0
  401b12:	6563      	str	r3, [r4, #84]	; 0x54
}
  401b14:	4620      	mov	r0, r4
  401b16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			pxNewQueue->pcHead = ( ( int8_t * ) pxNewQueue ) + sizeof( Queue_t );
  401b18:	f100 0358 	add.w	r3, r0, #88	; 0x58
  401b1c:	6003      	str	r3, [r0, #0]
  401b1e:	e7ef      	b.n	401b00 <xQueueGenericCreate+0x54>
  401b20:	004017e9 	.word	0x004017e9
  401b24:	00401a19 	.word	0x00401a19

00401b28 <xQueueGenericSend>:
{
  401b28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401b2c:	b085      	sub	sp, #20
  401b2e:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
  401b30:	b1b8      	cbz	r0, 401b62 <xQueueGenericSend+0x3a>
  401b32:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  401b34:	b301      	cbz	r1, 401b78 <xQueueGenericSend+0x50>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  401b36:	2b02      	cmp	r3, #2
  401b38:	d02c      	beq.n	401b94 <xQueueGenericSend+0x6c>
  401b3a:	461d      	mov	r5, r3
  401b3c:	4688      	mov	r8, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
  401b3e:	4b66      	ldr	r3, [pc, #408]	; (401cd8 <xQueueGenericSend+0x1b0>)
  401b40:	4798      	blx	r3
  401b42:	2800      	cmp	r0, #0
  401b44:	d134      	bne.n	401bb0 <xQueueGenericSend+0x88>
  401b46:	9b01      	ldr	r3, [sp, #4]
  401b48:	2b00      	cmp	r3, #0
  401b4a:	d038      	beq.n	401bbe <xQueueGenericSend+0x96>
  401b4c:	f04f 0380 	mov.w	r3, #128	; 0x80
  401b50:	b672      	cpsid	i
  401b52:	f383 8811 	msr	BASEPRI, r3
  401b56:	f3bf 8f6f 	isb	sy
  401b5a:	f3bf 8f4f 	dsb	sy
  401b5e:	b662      	cpsie	i
  401b60:	e7fe      	b.n	401b60 <xQueueGenericSend+0x38>
  401b62:	f04f 0380 	mov.w	r3, #128	; 0x80
  401b66:	b672      	cpsid	i
  401b68:	f383 8811 	msr	BASEPRI, r3
  401b6c:	f3bf 8f6f 	isb	sy
  401b70:	f3bf 8f4f 	dsb	sy
  401b74:	b662      	cpsie	i
  401b76:	e7fe      	b.n	401b76 <xQueueGenericSend+0x4e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  401b78:	6c02      	ldr	r2, [r0, #64]	; 0x40
  401b7a:	2a00      	cmp	r2, #0
  401b7c:	d0db      	beq.n	401b36 <xQueueGenericSend+0xe>
  401b7e:	f04f 0380 	mov.w	r3, #128	; 0x80
  401b82:	b672      	cpsid	i
  401b84:	f383 8811 	msr	BASEPRI, r3
  401b88:	f3bf 8f6f 	isb	sy
  401b8c:	f3bf 8f4f 	dsb	sy
  401b90:	b662      	cpsie	i
  401b92:	e7fe      	b.n	401b92 <xQueueGenericSend+0x6a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  401b94:	6be2      	ldr	r2, [r4, #60]	; 0x3c
  401b96:	2a01      	cmp	r2, #1
  401b98:	d0cf      	beq.n	401b3a <xQueueGenericSend+0x12>
  401b9a:	f04f 0380 	mov.w	r3, #128	; 0x80
  401b9e:	b672      	cpsid	i
  401ba0:	f383 8811 	msr	BASEPRI, r3
  401ba4:	f3bf 8f6f 	isb	sy
  401ba8:	f3bf 8f4f 	dsb	sy
  401bac:	b662      	cpsie	i
  401bae:	e7fe      	b.n	401bae <xQueueGenericSend+0x86>
  401bb0:	2700      	movs	r7, #0
		taskENTER_CRITICAL();
  401bb2:	4e4a      	ldr	r6, [pc, #296]	; (401cdc <xQueueGenericSend+0x1b4>)
					vTaskSetTimeOutState( &xTimeOut );
  401bb4:	f8df a150 	ldr.w	sl, [pc, #336]	; 401d08 <xQueueGenericSend+0x1e0>
					portYIELD_WITHIN_API();
  401bb8:	f8df 912c 	ldr.w	r9, [pc, #300]	; 401ce8 <xQueueGenericSend+0x1c0>
  401bbc:	e042      	b.n	401c44 <xQueueGenericSend+0x11c>
  401bbe:	2700      	movs	r7, #0
  401bc0:	e7f7      	b.n	401bb2 <xQueueGenericSend+0x8a>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  401bc2:	462a      	mov	r2, r5
  401bc4:	4641      	mov	r1, r8
  401bc6:	4620      	mov	r0, r4
  401bc8:	4b45      	ldr	r3, [pc, #276]	; (401ce0 <xQueueGenericSend+0x1b8>)
  401bca:	4798      	blx	r3
					if( pxQueue->pxQueueSetContainer != NULL )
  401bcc:	6d63      	ldr	r3, [r4, #84]	; 0x54
  401bce:	b19b      	cbz	r3, 401bf8 <xQueueGenericSend+0xd0>
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) == pdTRUE )
  401bd0:	4629      	mov	r1, r5
  401bd2:	4620      	mov	r0, r4
  401bd4:	4b43      	ldr	r3, [pc, #268]	; (401ce4 <xQueueGenericSend+0x1bc>)
  401bd6:	4798      	blx	r3
  401bd8:	2801      	cmp	r0, #1
  401bda:	d107      	bne.n	401bec <xQueueGenericSend+0xc4>
							queueYIELD_IF_USING_PREEMPTION();
  401bdc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401be0:	4b41      	ldr	r3, [pc, #260]	; (401ce8 <xQueueGenericSend+0x1c0>)
  401be2:	601a      	str	r2, [r3, #0]
  401be4:	f3bf 8f4f 	dsb	sy
  401be8:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
  401bec:	4b3f      	ldr	r3, [pc, #252]	; (401cec <xQueueGenericSend+0x1c4>)
  401bee:	4798      	blx	r3
				return pdPASS;
  401bf0:	2001      	movs	r0, #1
}
  401bf2:	b005      	add	sp, #20
  401bf4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  401bf8:	6a63      	ldr	r3, [r4, #36]	; 0x24
  401bfa:	b173      	cbz	r3, 401c1a <xQueueGenericSend+0xf2>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
  401bfc:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401c00:	4b3b      	ldr	r3, [pc, #236]	; (401cf0 <xQueueGenericSend+0x1c8>)
  401c02:	4798      	blx	r3
  401c04:	2801      	cmp	r0, #1
  401c06:	d1f1      	bne.n	401bec <xQueueGenericSend+0xc4>
								queueYIELD_IF_USING_PREEMPTION();
  401c08:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401c0c:	4b36      	ldr	r3, [pc, #216]	; (401ce8 <xQueueGenericSend+0x1c0>)
  401c0e:	601a      	str	r2, [r3, #0]
  401c10:	f3bf 8f4f 	dsb	sy
  401c14:	f3bf 8f6f 	isb	sy
  401c18:	e7e8      	b.n	401bec <xQueueGenericSend+0xc4>
						else if( xYieldRequired != pdFALSE )
  401c1a:	2800      	cmp	r0, #0
  401c1c:	d0e6      	beq.n	401bec <xQueueGenericSend+0xc4>
							queueYIELD_IF_USING_PREEMPTION();
  401c1e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401c22:	4b31      	ldr	r3, [pc, #196]	; (401ce8 <xQueueGenericSend+0x1c0>)
  401c24:	601a      	str	r2, [r3, #0]
  401c26:	f3bf 8f4f 	dsb	sy
  401c2a:	f3bf 8f6f 	isb	sy
  401c2e:	e7dd      	b.n	401bec <xQueueGenericSend+0xc4>
					taskEXIT_CRITICAL();
  401c30:	4b2e      	ldr	r3, [pc, #184]	; (401cec <xQueueGenericSend+0x1c4>)
  401c32:	4798      	blx	r3
					return errQUEUE_FULL;
  401c34:	2000      	movs	r0, #0
  401c36:	e7dc      	b.n	401bf2 <xQueueGenericSend+0xca>
				prvUnlockQueue( pxQueue );
  401c38:	4620      	mov	r0, r4
  401c3a:	4b2e      	ldr	r3, [pc, #184]	; (401cf4 <xQueueGenericSend+0x1cc>)
  401c3c:	4798      	blx	r3
				( void ) xTaskResumeAll();
  401c3e:	4b2e      	ldr	r3, [pc, #184]	; (401cf8 <xQueueGenericSend+0x1d0>)
  401c40:	4798      	blx	r3
  401c42:	2701      	movs	r7, #1
		taskENTER_CRITICAL();
  401c44:	47b0      	blx	r6
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
  401c46:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  401c48:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  401c4a:	429a      	cmp	r2, r3
  401c4c:	d3b9      	bcc.n	401bc2 <xQueueGenericSend+0x9a>
  401c4e:	2d02      	cmp	r5, #2
  401c50:	d0b7      	beq.n	401bc2 <xQueueGenericSend+0x9a>
				if( xTicksToWait == ( TickType_t ) 0 )
  401c52:	9b01      	ldr	r3, [sp, #4]
  401c54:	2b00      	cmp	r3, #0
  401c56:	d0eb      	beq.n	401c30 <xQueueGenericSend+0x108>
				else if( xEntryTimeSet == pdFALSE )
  401c58:	b90f      	cbnz	r7, 401c5e <xQueueGenericSend+0x136>
					vTaskSetTimeOutState( &xTimeOut );
  401c5a:	a802      	add	r0, sp, #8
  401c5c:	47d0      	blx	sl
		taskEXIT_CRITICAL();
  401c5e:	4b23      	ldr	r3, [pc, #140]	; (401cec <xQueueGenericSend+0x1c4>)
  401c60:	4798      	blx	r3
		vTaskSuspendAll();
  401c62:	4b26      	ldr	r3, [pc, #152]	; (401cfc <xQueueGenericSend+0x1d4>)
  401c64:	4798      	blx	r3
		prvLockQueue( pxQueue );
  401c66:	47b0      	blx	r6
  401c68:	6c63      	ldr	r3, [r4, #68]	; 0x44
  401c6a:	f1b3 3fff 	cmp.w	r3, #4294967295
  401c6e:	d101      	bne.n	401c74 <xQueueGenericSend+0x14c>
  401c70:	2300      	movs	r3, #0
  401c72:	6463      	str	r3, [r4, #68]	; 0x44
  401c74:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401c76:	f1b3 3fff 	cmp.w	r3, #4294967295
  401c7a:	d101      	bne.n	401c80 <xQueueGenericSend+0x158>
  401c7c:	2300      	movs	r3, #0
  401c7e:	64a3      	str	r3, [r4, #72]	; 0x48
  401c80:	4b1a      	ldr	r3, [pc, #104]	; (401cec <xQueueGenericSend+0x1c4>)
  401c82:	4798      	blx	r3
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  401c84:	a901      	add	r1, sp, #4
  401c86:	a802      	add	r0, sp, #8
  401c88:	4b1d      	ldr	r3, [pc, #116]	; (401d00 <xQueueGenericSend+0x1d8>)
  401c8a:	4798      	blx	r3
  401c8c:	b9e0      	cbnz	r0, 401cc8 <xQueueGenericSend+0x1a0>
	taskENTER_CRITICAL();
  401c8e:	47b0      	blx	r6
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
  401c90:	f8d4 b038 	ldr.w	fp, [r4, #56]	; 0x38
  401c94:	6be7      	ldr	r7, [r4, #60]	; 0x3c
	taskEXIT_CRITICAL();
  401c96:	4b15      	ldr	r3, [pc, #84]	; (401cec <xQueueGenericSend+0x1c4>)
  401c98:	4798      	blx	r3
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
  401c9a:	45bb      	cmp	fp, r7
  401c9c:	d1cc      	bne.n	401c38 <xQueueGenericSend+0x110>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
  401c9e:	9901      	ldr	r1, [sp, #4]
  401ca0:	f104 0010 	add.w	r0, r4, #16
  401ca4:	4b17      	ldr	r3, [pc, #92]	; (401d04 <xQueueGenericSend+0x1dc>)
  401ca6:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  401ca8:	4620      	mov	r0, r4
  401caa:	4b12      	ldr	r3, [pc, #72]	; (401cf4 <xQueueGenericSend+0x1cc>)
  401cac:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  401cae:	4b12      	ldr	r3, [pc, #72]	; (401cf8 <xQueueGenericSend+0x1d0>)
  401cb0:	4798      	blx	r3
  401cb2:	2800      	cmp	r0, #0
  401cb4:	d1c5      	bne.n	401c42 <xQueueGenericSend+0x11a>
					portYIELD_WITHIN_API();
  401cb6:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  401cba:	f8c9 3000 	str.w	r3, [r9]
  401cbe:	f3bf 8f4f 	dsb	sy
  401cc2:	f3bf 8f6f 	isb	sy
  401cc6:	e7bc      	b.n	401c42 <xQueueGenericSend+0x11a>
			prvUnlockQueue( pxQueue );
  401cc8:	4620      	mov	r0, r4
  401cca:	4b0a      	ldr	r3, [pc, #40]	; (401cf4 <xQueueGenericSend+0x1cc>)
  401ccc:	4798      	blx	r3
			( void ) xTaskResumeAll();
  401cce:	4b0a      	ldr	r3, [pc, #40]	; (401cf8 <xQueueGenericSend+0x1d0>)
  401cd0:	4798      	blx	r3
			return errQUEUE_FULL;
  401cd2:	2000      	movs	r0, #0
  401cd4:	e78d      	b.n	401bf2 <xQueueGenericSend+0xca>
  401cd6:	bf00      	nop
  401cd8:	00402b79 	.word	0x00402b79
  401cdc:	0040158d 	.word	0x0040158d
  401ce0:	0040183d 	.word	0x0040183d
  401ce4:	004018c5 	.word	0x004018c5
  401ce8:	e000ed04 	.word	0xe000ed04
  401cec:	004015d9 	.word	0x004015d9
  401cf0:	00402a11 	.word	0x00402a11
  401cf4:	00401975 	.word	0x00401975
  401cf8:	004025f5 	.word	0x004025f5
  401cfc:	0040248d 	.word	0x0040248d
  401d00:	00402ad9 	.word	0x00402ad9
  401d04:	0040290d 	.word	0x0040290d
  401d08:	00402aa9 	.word	0x00402aa9

00401d0c <xQueueGenericSendFromISR>:
	configASSERT( pxQueue );
  401d0c:	2800      	cmp	r0, #0
  401d0e:	d036      	beq.n	401d7e <xQueueGenericSendFromISR+0x72>
{
  401d10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401d14:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  401d16:	2900      	cmp	r1, #0
  401d18:	d03c      	beq.n	401d94 <xQueueGenericSendFromISR+0x88>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  401d1a:	2b02      	cmp	r3, #2
  401d1c:	d048      	beq.n	401db0 <xQueueGenericSendFromISR+0xa4>
  401d1e:	461e      	mov	r6, r3
  401d20:	4615      	mov	r5, r2
  401d22:	4688      	mov	r8, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
  401d24:	4b35      	ldr	r3, [pc, #212]	; (401dfc <xQueueGenericSendFromISR+0xf0>)
  401d26:	4798      	blx	r3
	__asm volatile
  401d28:	f3ef 8711 	mrs	r7, BASEPRI
  401d2c:	f04f 0380 	mov.w	r3, #128	; 0x80
  401d30:	b672      	cpsid	i
  401d32:	f383 8811 	msr	BASEPRI, r3
  401d36:	f3bf 8f6f 	isb	sy
  401d3a:	f3bf 8f4f 	dsb	sy
  401d3e:	b662      	cpsie	i
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
  401d40:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  401d42:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  401d44:	429a      	cmp	r2, r3
  401d46:	d301      	bcc.n	401d4c <xQueueGenericSendFromISR+0x40>
  401d48:	2e02      	cmp	r6, #2
  401d4a:	d14f      	bne.n	401dec <xQueueGenericSendFromISR+0xe0>
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  401d4c:	4632      	mov	r2, r6
  401d4e:	4641      	mov	r1, r8
  401d50:	4620      	mov	r0, r4
  401d52:	4b2b      	ldr	r3, [pc, #172]	; (401e00 <xQueueGenericSendFromISR+0xf4>)
  401d54:	4798      	blx	r3
			if( pxQueue->xTxLock == queueUNLOCKED )
  401d56:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401d58:	f1b3 3fff 	cmp.w	r3, #4294967295
  401d5c:	d141      	bne.n	401de2 <xQueueGenericSendFromISR+0xd6>
					if( pxQueue->pxQueueSetContainer != NULL )
  401d5e:	6d63      	ldr	r3, [r4, #84]	; 0x54
  401d60:	2b00      	cmp	r3, #0
  401d62:	d033      	beq.n	401dcc <xQueueGenericSendFromISR+0xc0>
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) == pdTRUE )
  401d64:	4631      	mov	r1, r6
  401d66:	4620      	mov	r0, r4
  401d68:	4b26      	ldr	r3, [pc, #152]	; (401e04 <xQueueGenericSendFromISR+0xf8>)
  401d6a:	4798      	blx	r3
							if( pxHigherPriorityTaskWoken != NULL )
  401d6c:	2d00      	cmp	r5, #0
  401d6e:	d03f      	beq.n	401df0 <xQueueGenericSendFromISR+0xe4>
  401d70:	2801      	cmp	r0, #1
  401d72:	d13d      	bne.n	401df0 <xQueueGenericSendFromISR+0xe4>
								*pxHigherPriorityTaskWoken = pdTRUE;
  401d74:	6028      	str	r0, [r5, #0]
	__asm volatile
  401d76:	f387 8811 	msr	BASEPRI, r7
}
  401d7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	__asm volatile
  401d7e:	f04f 0380 	mov.w	r3, #128	; 0x80
  401d82:	b672      	cpsid	i
  401d84:	f383 8811 	msr	BASEPRI, r3
  401d88:	f3bf 8f6f 	isb	sy
  401d8c:	f3bf 8f4f 	dsb	sy
  401d90:	b662      	cpsie	i
  401d92:	e7fe      	b.n	401d92 <xQueueGenericSendFromISR+0x86>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  401d94:	6c00      	ldr	r0, [r0, #64]	; 0x40
  401d96:	2800      	cmp	r0, #0
  401d98:	d0bf      	beq.n	401d1a <xQueueGenericSendFromISR+0xe>
  401d9a:	f04f 0380 	mov.w	r3, #128	; 0x80
  401d9e:	b672      	cpsid	i
  401da0:	f383 8811 	msr	BASEPRI, r3
  401da4:	f3bf 8f6f 	isb	sy
  401da8:	f3bf 8f4f 	dsb	sy
  401dac:	b662      	cpsie	i
  401dae:	e7fe      	b.n	401dae <xQueueGenericSendFromISR+0xa2>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  401db0:	6be0      	ldr	r0, [r4, #60]	; 0x3c
  401db2:	2801      	cmp	r0, #1
  401db4:	d0b3      	beq.n	401d1e <xQueueGenericSendFromISR+0x12>
  401db6:	f04f 0380 	mov.w	r3, #128	; 0x80
  401dba:	b672      	cpsid	i
  401dbc:	f383 8811 	msr	BASEPRI, r3
  401dc0:	f3bf 8f6f 	isb	sy
  401dc4:	f3bf 8f4f 	dsb	sy
  401dc8:	b662      	cpsie	i
  401dca:	e7fe      	b.n	401dca <xQueueGenericSendFromISR+0xbe>
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  401dcc:	6a63      	ldr	r3, [r4, #36]	; 0x24
  401dce:	b18b      	cbz	r3, 401df4 <xQueueGenericSendFromISR+0xe8>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  401dd0:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401dd4:	4b0c      	ldr	r3, [pc, #48]	; (401e08 <xQueueGenericSendFromISR+0xfc>)
  401dd6:	4798      	blx	r3
								if( pxHigherPriorityTaskWoken != NULL )
  401dd8:	b175      	cbz	r5, 401df8 <xQueueGenericSendFromISR+0xec>
  401dda:	b168      	cbz	r0, 401df8 <xQueueGenericSendFromISR+0xec>
									*pxHigherPriorityTaskWoken = pdTRUE;
  401ddc:	2001      	movs	r0, #1
  401dde:	6028      	str	r0, [r5, #0]
  401de0:	e7c9      	b.n	401d76 <xQueueGenericSendFromISR+0x6a>
				++( pxQueue->xTxLock );
  401de2:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401de4:	3301      	adds	r3, #1
  401de6:	64a3      	str	r3, [r4, #72]	; 0x48
			xReturn = pdPASS;
  401de8:	2001      	movs	r0, #1
  401dea:	e7c4      	b.n	401d76 <xQueueGenericSendFromISR+0x6a>
			xReturn = errQUEUE_FULL;
  401dec:	2000      	movs	r0, #0
  401dee:	e7c2      	b.n	401d76 <xQueueGenericSendFromISR+0x6a>
			xReturn = pdPASS;
  401df0:	2001      	movs	r0, #1
  401df2:	e7c0      	b.n	401d76 <xQueueGenericSendFromISR+0x6a>
  401df4:	2001      	movs	r0, #1
  401df6:	e7be      	b.n	401d76 <xQueueGenericSendFromISR+0x6a>
  401df8:	2001      	movs	r0, #1
  401dfa:	e7bc      	b.n	401d76 <xQueueGenericSendFromISR+0x6a>
  401dfc:	00401785 	.word	0x00401785
  401e00:	0040183d 	.word	0x0040183d
  401e04:	004018c5 	.word	0x004018c5
  401e08:	00402a11 	.word	0x00402a11

00401e0c <xQueueGiveFromISR>:
	configASSERT( pxQueue );
  401e0c:	b170      	cbz	r0, 401e2c <xQueueGiveFromISR+0x20>
{
  401e0e:	b570      	push	{r4, r5, r6, lr}
  401e10:	4604      	mov	r4, r0
	configASSERT( pxQueue->uxItemSize == 0 );
  401e12:	6c03      	ldr	r3, [r0, #64]	; 0x40
  401e14:	b1ab      	cbz	r3, 401e42 <xQueueGiveFromISR+0x36>
  401e16:	f04f 0380 	mov.w	r3, #128	; 0x80
  401e1a:	b672      	cpsid	i
  401e1c:	f383 8811 	msr	BASEPRI, r3
  401e20:	f3bf 8f6f 	isb	sy
  401e24:	f3bf 8f4f 	dsb	sy
  401e28:	b662      	cpsie	i
  401e2a:	e7fe      	b.n	401e2a <xQueueGiveFromISR+0x1e>
  401e2c:	f04f 0380 	mov.w	r3, #128	; 0x80
  401e30:	b672      	cpsid	i
  401e32:	f383 8811 	msr	BASEPRI, r3
  401e36:	f3bf 8f6f 	isb	sy
  401e3a:	f3bf 8f4f 	dsb	sy
  401e3e:	b662      	cpsie	i
  401e40:	e7fe      	b.n	401e40 <xQueueGiveFromISR+0x34>
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
  401e42:	6803      	ldr	r3, [r0, #0]
  401e44:	b333      	cbz	r3, 401e94 <xQueueGiveFromISR+0x88>
  401e46:	460d      	mov	r5, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
  401e48:	4b25      	ldr	r3, [pc, #148]	; (401ee0 <xQueueGiveFromISR+0xd4>)
  401e4a:	4798      	blx	r3
	__asm volatile
  401e4c:	f3ef 8611 	mrs	r6, BASEPRI
  401e50:	f04f 0380 	mov.w	r3, #128	; 0x80
  401e54:	b672      	cpsid	i
  401e56:	f383 8811 	msr	BASEPRI, r3
  401e5a:	f3bf 8f6f 	isb	sy
  401e5e:	f3bf 8f4f 	dsb	sy
  401e62:	b662      	cpsie	i
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
  401e64:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  401e66:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  401e68:	429a      	cmp	r2, r3
  401e6a:	d231      	bcs.n	401ed0 <xQueueGiveFromISR+0xc4>
			++( pxQueue->uxMessagesWaiting );
  401e6c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  401e6e:	3301      	adds	r3, #1
  401e70:	63a3      	str	r3, [r4, #56]	; 0x38
			if( pxQueue->xTxLock == queueUNLOCKED )
  401e72:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401e74:	f1b3 3fff 	cmp.w	r3, #4294967295
  401e78:	d125      	bne.n	401ec6 <xQueueGiveFromISR+0xba>
					if( pxQueue->pxQueueSetContainer != NULL )
  401e7a:	6d63      	ldr	r3, [r4, #84]	; 0x54
  401e7c:	b1c3      	cbz	r3, 401eb0 <xQueueGiveFromISR+0xa4>
						if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
  401e7e:	2100      	movs	r1, #0
  401e80:	4620      	mov	r0, r4
  401e82:	4b18      	ldr	r3, [pc, #96]	; (401ee4 <xQueueGiveFromISR+0xd8>)
  401e84:	4798      	blx	r3
							if( pxHigherPriorityTaskWoken != NULL )
  401e86:	b32d      	cbz	r5, 401ed4 <xQueueGiveFromISR+0xc8>
  401e88:	2801      	cmp	r0, #1
  401e8a:	d123      	bne.n	401ed4 <xQueueGiveFromISR+0xc8>
								*pxHigherPriorityTaskWoken = pdTRUE;
  401e8c:	6028      	str	r0, [r5, #0]
	__asm volatile
  401e8e:	f386 8811 	msr	BASEPRI, r6
}
  401e92:	bd70      	pop	{r4, r5, r6, pc}
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
  401e94:	6843      	ldr	r3, [r0, #4]
  401e96:	2b00      	cmp	r3, #0
  401e98:	d0d5      	beq.n	401e46 <xQueueGiveFromISR+0x3a>
	__asm volatile
  401e9a:	f04f 0380 	mov.w	r3, #128	; 0x80
  401e9e:	b672      	cpsid	i
  401ea0:	f383 8811 	msr	BASEPRI, r3
  401ea4:	f3bf 8f6f 	isb	sy
  401ea8:	f3bf 8f4f 	dsb	sy
  401eac:	b662      	cpsie	i
  401eae:	e7fe      	b.n	401eae <xQueueGiveFromISR+0xa2>
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  401eb0:	6a63      	ldr	r3, [r4, #36]	; 0x24
  401eb2:	b18b      	cbz	r3, 401ed8 <xQueueGiveFromISR+0xcc>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  401eb4:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401eb8:	4b0b      	ldr	r3, [pc, #44]	; (401ee8 <xQueueGiveFromISR+0xdc>)
  401eba:	4798      	blx	r3
								if( pxHigherPriorityTaskWoken != NULL )
  401ebc:	b175      	cbz	r5, 401edc <xQueueGiveFromISR+0xd0>
  401ebe:	b168      	cbz	r0, 401edc <xQueueGiveFromISR+0xd0>
									*pxHigherPriorityTaskWoken = pdTRUE;
  401ec0:	2001      	movs	r0, #1
  401ec2:	6028      	str	r0, [r5, #0]
  401ec4:	e7e3      	b.n	401e8e <xQueueGiveFromISR+0x82>
				++( pxQueue->xTxLock );
  401ec6:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  401ec8:	3301      	adds	r3, #1
  401eca:	64a3      	str	r3, [r4, #72]	; 0x48
			xReturn = pdPASS;
  401ecc:	2001      	movs	r0, #1
  401ece:	e7de      	b.n	401e8e <xQueueGiveFromISR+0x82>
			xReturn = errQUEUE_FULL;
  401ed0:	2000      	movs	r0, #0
  401ed2:	e7dc      	b.n	401e8e <xQueueGiveFromISR+0x82>
			xReturn = pdPASS;
  401ed4:	2001      	movs	r0, #1
  401ed6:	e7da      	b.n	401e8e <xQueueGiveFromISR+0x82>
  401ed8:	2001      	movs	r0, #1
  401eda:	e7d8      	b.n	401e8e <xQueueGiveFromISR+0x82>
  401edc:	2001      	movs	r0, #1
  401ede:	e7d6      	b.n	401e8e <xQueueGiveFromISR+0x82>
  401ee0:	00401785 	.word	0x00401785
  401ee4:	004018c5 	.word	0x004018c5
  401ee8:	00402a11 	.word	0x00402a11

00401eec <xQueueGenericReceive>:
{
  401eec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  401ef0:	b084      	sub	sp, #16
  401ef2:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
  401ef4:	b198      	cbz	r0, 401f1e <xQueueGenericReceive+0x32>
  401ef6:	4604      	mov	r4, r0
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  401ef8:	b1e1      	cbz	r1, 401f34 <xQueueGenericReceive+0x48>
  401efa:	4698      	mov	r8, r3
  401efc:	460f      	mov	r7, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
  401efe:	4b61      	ldr	r3, [pc, #388]	; (402084 <xQueueGenericReceive+0x198>)
  401f00:	4798      	blx	r3
  401f02:	bb28      	cbnz	r0, 401f50 <xQueueGenericReceive+0x64>
  401f04:	9b01      	ldr	r3, [sp, #4]
  401f06:	b353      	cbz	r3, 401f5e <xQueueGenericReceive+0x72>
  401f08:	f04f 0380 	mov.w	r3, #128	; 0x80
  401f0c:	b672      	cpsid	i
  401f0e:	f383 8811 	msr	BASEPRI, r3
  401f12:	f3bf 8f6f 	isb	sy
  401f16:	f3bf 8f4f 	dsb	sy
  401f1a:	b662      	cpsie	i
  401f1c:	e7fe      	b.n	401f1c <xQueueGenericReceive+0x30>
  401f1e:	f04f 0380 	mov.w	r3, #128	; 0x80
  401f22:	b672      	cpsid	i
  401f24:	f383 8811 	msr	BASEPRI, r3
  401f28:	f3bf 8f6f 	isb	sy
  401f2c:	f3bf 8f4f 	dsb	sy
  401f30:	b662      	cpsie	i
  401f32:	e7fe      	b.n	401f32 <xQueueGenericReceive+0x46>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  401f34:	6c02      	ldr	r2, [r0, #64]	; 0x40
  401f36:	2a00      	cmp	r2, #0
  401f38:	d0df      	beq.n	401efa <xQueueGenericReceive+0xe>
  401f3a:	f04f 0380 	mov.w	r3, #128	; 0x80
  401f3e:	b672      	cpsid	i
  401f40:	f383 8811 	msr	BASEPRI, r3
  401f44:	f3bf 8f6f 	isb	sy
  401f48:	f3bf 8f4f 	dsb	sy
  401f4c:	b662      	cpsie	i
  401f4e:	e7fe      	b.n	401f4e <xQueueGenericReceive+0x62>
  401f50:	2600      	movs	r6, #0
		taskENTER_CRITICAL();
  401f52:	4d4d      	ldr	r5, [pc, #308]	; (402088 <xQueueGenericReceive+0x19c>)
					vTaskSetTimeOutState( &xTimeOut );
  401f54:	f8df a160 	ldr.w	sl, [pc, #352]	; 4020b8 <xQueueGenericReceive+0x1cc>
					portYIELD_WITHIN_API();
  401f58:	f8df 913c 	ldr.w	r9, [pc, #316]	; 402098 <xQueueGenericReceive+0x1ac>
  401f5c:	e04b      	b.n	401ff6 <xQueueGenericReceive+0x10a>
  401f5e:	2600      	movs	r6, #0
  401f60:	e7f7      	b.n	401f52 <xQueueGenericReceive+0x66>
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
  401f62:	68e5      	ldr	r5, [r4, #12]
				prvCopyDataFromQueue( pxQueue, pvBuffer );
  401f64:	4639      	mov	r1, r7
  401f66:	4620      	mov	r0, r4
  401f68:	4b48      	ldr	r3, [pc, #288]	; (40208c <xQueueGenericReceive+0x1a0>)
  401f6a:	4798      	blx	r3
				if( xJustPeeking == pdFALSE )
  401f6c:	f1b8 0f00 	cmp.w	r8, #0
  401f70:	d11d      	bne.n	401fae <xQueueGenericReceive+0xc2>
					--( pxQueue->uxMessagesWaiting );
  401f72:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  401f74:	3b01      	subs	r3, #1
  401f76:	63a3      	str	r3, [r4, #56]	; 0x38
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  401f78:	6823      	ldr	r3, [r4, #0]
  401f7a:	b913      	cbnz	r3, 401f82 <xQueueGenericReceive+0x96>
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
  401f7c:	4b44      	ldr	r3, [pc, #272]	; (402090 <xQueueGenericReceive+0x1a4>)
  401f7e:	4798      	blx	r3
  401f80:	6060      	str	r0, [r4, #4]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  401f82:	6923      	ldr	r3, [r4, #16]
  401f84:	b16b      	cbz	r3, 401fa2 <xQueueGenericReceive+0xb6>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  401f86:	f104 0010 	add.w	r0, r4, #16
  401f8a:	4b42      	ldr	r3, [pc, #264]	; (402094 <xQueueGenericReceive+0x1a8>)
  401f8c:	4798      	blx	r3
  401f8e:	2801      	cmp	r0, #1
  401f90:	d107      	bne.n	401fa2 <xQueueGenericReceive+0xb6>
							queueYIELD_IF_USING_PREEMPTION();
  401f92:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401f96:	4b40      	ldr	r3, [pc, #256]	; (402098 <xQueueGenericReceive+0x1ac>)
  401f98:	601a      	str	r2, [r3, #0]
  401f9a:	f3bf 8f4f 	dsb	sy
  401f9e:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
  401fa2:	4b3e      	ldr	r3, [pc, #248]	; (40209c <xQueueGenericReceive+0x1b0>)
  401fa4:	4798      	blx	r3
				return pdPASS;
  401fa6:	2001      	movs	r0, #1
}
  401fa8:	b004      	add	sp, #16
  401faa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
  401fae:	60e5      	str	r5, [r4, #12]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  401fb0:	6a63      	ldr	r3, [r4, #36]	; 0x24
  401fb2:	2b00      	cmp	r3, #0
  401fb4:	d0f5      	beq.n	401fa2 <xQueueGenericReceive+0xb6>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  401fb6:	f104 0024 	add.w	r0, r4, #36	; 0x24
  401fba:	4b36      	ldr	r3, [pc, #216]	; (402094 <xQueueGenericReceive+0x1a8>)
  401fbc:	4798      	blx	r3
  401fbe:	2800      	cmp	r0, #0
  401fc0:	d0ef      	beq.n	401fa2 <xQueueGenericReceive+0xb6>
							queueYIELD_IF_USING_PREEMPTION();
  401fc2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  401fc6:	4b34      	ldr	r3, [pc, #208]	; (402098 <xQueueGenericReceive+0x1ac>)
  401fc8:	601a      	str	r2, [r3, #0]
  401fca:	f3bf 8f4f 	dsb	sy
  401fce:	f3bf 8f6f 	isb	sy
  401fd2:	e7e6      	b.n	401fa2 <xQueueGenericReceive+0xb6>
					taskEXIT_CRITICAL();
  401fd4:	4b31      	ldr	r3, [pc, #196]	; (40209c <xQueueGenericReceive+0x1b0>)
  401fd6:	4798      	blx	r3
					return errQUEUE_EMPTY;
  401fd8:	2000      	movs	r0, #0
  401fda:	e7e5      	b.n	401fa8 <xQueueGenericReceive+0xbc>
						taskENTER_CRITICAL();
  401fdc:	47a8      	blx	r5
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
  401fde:	6860      	ldr	r0, [r4, #4]
  401fe0:	4b2f      	ldr	r3, [pc, #188]	; (4020a0 <xQueueGenericReceive+0x1b4>)
  401fe2:	4798      	blx	r3
						taskEXIT_CRITICAL();
  401fe4:	4b2d      	ldr	r3, [pc, #180]	; (40209c <xQueueGenericReceive+0x1b0>)
  401fe6:	4798      	blx	r3
  401fe8:	e030      	b.n	40204c <xQueueGenericReceive+0x160>
				prvUnlockQueue( pxQueue );
  401fea:	4620      	mov	r0, r4
  401fec:	4b2d      	ldr	r3, [pc, #180]	; (4020a4 <xQueueGenericReceive+0x1b8>)
  401fee:	4798      	blx	r3
				( void ) xTaskResumeAll();
  401ff0:	4b2d      	ldr	r3, [pc, #180]	; (4020a8 <xQueueGenericReceive+0x1bc>)
  401ff2:	4798      	blx	r3
  401ff4:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
  401ff6:	47a8      	blx	r5
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
  401ff8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  401ffa:	2b00      	cmp	r3, #0
  401ffc:	d1b1      	bne.n	401f62 <xQueueGenericReceive+0x76>
				if( xTicksToWait == ( TickType_t ) 0 )
  401ffe:	9b01      	ldr	r3, [sp, #4]
  402000:	2b00      	cmp	r3, #0
  402002:	d0e7      	beq.n	401fd4 <xQueueGenericReceive+0xe8>
				else if( xEntryTimeSet == pdFALSE )
  402004:	b90e      	cbnz	r6, 40200a <xQueueGenericReceive+0x11e>
					vTaskSetTimeOutState( &xTimeOut );
  402006:	a802      	add	r0, sp, #8
  402008:	47d0      	blx	sl
		taskEXIT_CRITICAL();
  40200a:	4b24      	ldr	r3, [pc, #144]	; (40209c <xQueueGenericReceive+0x1b0>)
  40200c:	4798      	blx	r3
		vTaskSuspendAll();
  40200e:	4b27      	ldr	r3, [pc, #156]	; (4020ac <xQueueGenericReceive+0x1c0>)
  402010:	4798      	blx	r3
		prvLockQueue( pxQueue );
  402012:	47a8      	blx	r5
  402014:	6c63      	ldr	r3, [r4, #68]	; 0x44
  402016:	f1b3 3fff 	cmp.w	r3, #4294967295
  40201a:	d101      	bne.n	402020 <xQueueGenericReceive+0x134>
  40201c:	2300      	movs	r3, #0
  40201e:	6463      	str	r3, [r4, #68]	; 0x44
  402020:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402022:	f1b3 3fff 	cmp.w	r3, #4294967295
  402026:	d101      	bne.n	40202c <xQueueGenericReceive+0x140>
  402028:	2300      	movs	r3, #0
  40202a:	64a3      	str	r3, [r4, #72]	; 0x48
  40202c:	4b1b      	ldr	r3, [pc, #108]	; (40209c <xQueueGenericReceive+0x1b0>)
  40202e:	4798      	blx	r3
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  402030:	a901      	add	r1, sp, #4
  402032:	a802      	add	r0, sp, #8
  402034:	4b1e      	ldr	r3, [pc, #120]	; (4020b0 <xQueueGenericReceive+0x1c4>)
  402036:	4798      	blx	r3
  402038:	b9e8      	cbnz	r0, 402076 <xQueueGenericReceive+0x18a>
	taskENTER_CRITICAL();
  40203a:	47a8      	blx	r5
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
  40203c:	6ba6      	ldr	r6, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
  40203e:	4b17      	ldr	r3, [pc, #92]	; (40209c <xQueueGenericReceive+0x1b0>)
  402040:	4798      	blx	r3
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
  402042:	2e00      	cmp	r6, #0
  402044:	d1d1      	bne.n	401fea <xQueueGenericReceive+0xfe>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  402046:	6823      	ldr	r3, [r4, #0]
  402048:	2b00      	cmp	r3, #0
  40204a:	d0c7      	beq.n	401fdc <xQueueGenericReceive+0xf0>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  40204c:	9901      	ldr	r1, [sp, #4]
  40204e:	f104 0024 	add.w	r0, r4, #36	; 0x24
  402052:	4b18      	ldr	r3, [pc, #96]	; (4020b4 <xQueueGenericReceive+0x1c8>)
  402054:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  402056:	4620      	mov	r0, r4
  402058:	4b12      	ldr	r3, [pc, #72]	; (4020a4 <xQueueGenericReceive+0x1b8>)
  40205a:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  40205c:	4b12      	ldr	r3, [pc, #72]	; (4020a8 <xQueueGenericReceive+0x1bc>)
  40205e:	4798      	blx	r3
  402060:	2800      	cmp	r0, #0
  402062:	d1c7      	bne.n	401ff4 <xQueueGenericReceive+0x108>
					portYIELD_WITHIN_API();
  402064:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  402068:	f8c9 3000 	str.w	r3, [r9]
  40206c:	f3bf 8f4f 	dsb	sy
  402070:	f3bf 8f6f 	isb	sy
  402074:	e7be      	b.n	401ff4 <xQueueGenericReceive+0x108>
			prvUnlockQueue( pxQueue );
  402076:	4620      	mov	r0, r4
  402078:	4b0a      	ldr	r3, [pc, #40]	; (4020a4 <xQueueGenericReceive+0x1b8>)
  40207a:	4798      	blx	r3
			( void ) xTaskResumeAll();
  40207c:	4b0a      	ldr	r3, [pc, #40]	; (4020a8 <xQueueGenericReceive+0x1bc>)
  40207e:	4798      	blx	r3
			return errQUEUE_EMPTY;
  402080:	2000      	movs	r0, #0
  402082:	e791      	b.n	401fa8 <xQueueGenericReceive+0xbc>
  402084:	00402b79 	.word	0x00402b79
  402088:	0040158d 	.word	0x0040158d
  40208c:	0040194d 	.word	0x0040194d
  402090:	00402cf9 	.word	0x00402cf9
  402094:	00402a11 	.word	0x00402a11
  402098:	e000ed04 	.word	0xe000ed04
  40209c:	004015d9 	.word	0x004015d9
  4020a0:	00402b99 	.word	0x00402b99
  4020a4:	00401975 	.word	0x00401975
  4020a8:	004025f5 	.word	0x004025f5
  4020ac:	0040248d 	.word	0x0040248d
  4020b0:	00402ad9 	.word	0x00402ad9
  4020b4:	0040290d 	.word	0x0040290d
  4020b8:	00402aa9 	.word	0x00402aa9

004020bc <vQueueAddToRegistry>:
	{
  4020bc:	b410      	push	{r4}
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
  4020be:	4b0b      	ldr	r3, [pc, #44]	; (4020ec <vQueueAddToRegistry+0x30>)
  4020c0:	681b      	ldr	r3, [r3, #0]
  4020c2:	b153      	cbz	r3, 4020da <vQueueAddToRegistry+0x1e>
  4020c4:	2301      	movs	r3, #1
  4020c6:	4c09      	ldr	r4, [pc, #36]	; (4020ec <vQueueAddToRegistry+0x30>)
  4020c8:	f854 2033 	ldr.w	r2, [r4, r3, lsl #3]
  4020cc:	b132      	cbz	r2, 4020dc <vQueueAddToRegistry+0x20>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
  4020ce:	3301      	adds	r3, #1
  4020d0:	2b08      	cmp	r3, #8
  4020d2:	d1f9      	bne.n	4020c8 <vQueueAddToRegistry+0xc>
	}
  4020d4:	f85d 4b04 	ldr.w	r4, [sp], #4
  4020d8:	4770      	bx	lr
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
  4020da:	2300      	movs	r3, #0
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
  4020dc:	4a03      	ldr	r2, [pc, #12]	; (4020ec <vQueueAddToRegistry+0x30>)
  4020de:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
  4020e2:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  4020e6:	6058      	str	r0, [r3, #4]
				break;
  4020e8:	e7f4      	b.n	4020d4 <vQueueAddToRegistry+0x18>
  4020ea:	bf00      	nop
  4020ec:	20400c68 	.word	0x20400c68

004020f0 <vQueueWaitForMessageRestricted>:
	{
  4020f0:	b570      	push	{r4, r5, r6, lr}
  4020f2:	4604      	mov	r4, r0
  4020f4:	460d      	mov	r5, r1
  4020f6:	4616      	mov	r6, r2
		prvLockQueue( pxQueue );
  4020f8:	4b0f      	ldr	r3, [pc, #60]	; (402138 <vQueueWaitForMessageRestricted+0x48>)
  4020fa:	4798      	blx	r3
  4020fc:	6c63      	ldr	r3, [r4, #68]	; 0x44
  4020fe:	f1b3 3fff 	cmp.w	r3, #4294967295
  402102:	d00b      	beq.n	40211c <vQueueWaitForMessageRestricted+0x2c>
  402104:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  402106:	f1b3 3fff 	cmp.w	r3, #4294967295
  40210a:	d00a      	beq.n	402122 <vQueueWaitForMessageRestricted+0x32>
  40210c:	4b0b      	ldr	r3, [pc, #44]	; (40213c <vQueueWaitForMessageRestricted+0x4c>)
  40210e:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
  402110:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  402112:	b14b      	cbz	r3, 402128 <vQueueWaitForMessageRestricted+0x38>
		prvUnlockQueue( pxQueue );
  402114:	4620      	mov	r0, r4
  402116:	4b0a      	ldr	r3, [pc, #40]	; (402140 <vQueueWaitForMessageRestricted+0x50>)
  402118:	4798      	blx	r3
  40211a:	bd70      	pop	{r4, r5, r6, pc}
		prvLockQueue( pxQueue );
  40211c:	2300      	movs	r3, #0
  40211e:	6463      	str	r3, [r4, #68]	; 0x44
  402120:	e7f0      	b.n	402104 <vQueueWaitForMessageRestricted+0x14>
  402122:	2300      	movs	r3, #0
  402124:	64a3      	str	r3, [r4, #72]	; 0x48
  402126:	e7f1      	b.n	40210c <vQueueWaitForMessageRestricted+0x1c>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
  402128:	4632      	mov	r2, r6
  40212a:	4629      	mov	r1, r5
  40212c:	f104 0024 	add.w	r0, r4, #36	; 0x24
  402130:	4b04      	ldr	r3, [pc, #16]	; (402144 <vQueueWaitForMessageRestricted+0x54>)
  402132:	4798      	blx	r3
  402134:	e7ee      	b.n	402114 <vQueueWaitForMessageRestricted+0x24>
  402136:	bf00      	nop
  402138:	0040158d 	.word	0x0040158d
  40213c:	004015d9 	.word	0x004015d9
  402140:	00401975 	.word	0x00401975
  402144:	00402991 	.word	0x00402991

00402148 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  402148:	4b08      	ldr	r3, [pc, #32]	; (40216c <prvResetNextTaskUnblockTime+0x24>)
  40214a:	681b      	ldr	r3, [r3, #0]
  40214c:	681b      	ldr	r3, [r3, #0]
  40214e:	b13b      	cbz	r3, 402160 <prvResetNextTaskUnblockTime+0x18>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  402150:	4b06      	ldr	r3, [pc, #24]	; (40216c <prvResetNextTaskUnblockTime+0x24>)
  402152:	681b      	ldr	r3, [r3, #0]
  402154:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
  402156:	68db      	ldr	r3, [r3, #12]
  402158:	685a      	ldr	r2, [r3, #4]
  40215a:	4b05      	ldr	r3, [pc, #20]	; (402170 <prvResetNextTaskUnblockTime+0x28>)
  40215c:	601a      	str	r2, [r3, #0]
  40215e:	4770      	bx	lr
		xNextTaskUnblockTime = portMAX_DELAY;
  402160:	f04f 32ff 	mov.w	r2, #4294967295
  402164:	4b02      	ldr	r3, [pc, #8]	; (402170 <prvResetNextTaskUnblockTime+0x28>)
  402166:	601a      	str	r2, [r3, #0]
  402168:	4770      	bx	lr
  40216a:	bf00      	nop
  40216c:	20400a64 	.word	0x20400a64
  402170:	20400b10 	.word	0x20400b10

00402174 <prvAddCurrentTaskToDelayedList>:
{
  402174:	b510      	push	{r4, lr}
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
  402176:	4b0f      	ldr	r3, [pc, #60]	; (4021b4 <prvAddCurrentTaskToDelayedList+0x40>)
  402178:	681b      	ldr	r3, [r3, #0]
  40217a:	6058      	str	r0, [r3, #4]
	if( xTimeToWake < xTickCount )
  40217c:	4b0e      	ldr	r3, [pc, #56]	; (4021b8 <prvAddCurrentTaskToDelayedList+0x44>)
  40217e:	681b      	ldr	r3, [r3, #0]
  402180:	4298      	cmp	r0, r3
  402182:	d30e      	bcc.n	4021a2 <prvAddCurrentTaskToDelayedList+0x2e>
  402184:	4604      	mov	r4, r0
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  402186:	4b0d      	ldr	r3, [pc, #52]	; (4021bc <prvAddCurrentTaskToDelayedList+0x48>)
  402188:	6818      	ldr	r0, [r3, #0]
  40218a:	4b0a      	ldr	r3, [pc, #40]	; (4021b4 <prvAddCurrentTaskToDelayedList+0x40>)
  40218c:	6819      	ldr	r1, [r3, #0]
  40218e:	3104      	adds	r1, #4
  402190:	4b0b      	ldr	r3, [pc, #44]	; (4021c0 <prvAddCurrentTaskToDelayedList+0x4c>)
  402192:	4798      	blx	r3
		if( xTimeToWake < xNextTaskUnblockTime )
  402194:	4b0b      	ldr	r3, [pc, #44]	; (4021c4 <prvAddCurrentTaskToDelayedList+0x50>)
  402196:	681b      	ldr	r3, [r3, #0]
  402198:	429c      	cmp	r4, r3
  40219a:	d201      	bcs.n	4021a0 <prvAddCurrentTaskToDelayedList+0x2c>
			xNextTaskUnblockTime = xTimeToWake;
  40219c:	4b09      	ldr	r3, [pc, #36]	; (4021c4 <prvAddCurrentTaskToDelayedList+0x50>)
  40219e:	601c      	str	r4, [r3, #0]
  4021a0:	bd10      	pop	{r4, pc}
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  4021a2:	4b09      	ldr	r3, [pc, #36]	; (4021c8 <prvAddCurrentTaskToDelayedList+0x54>)
  4021a4:	6818      	ldr	r0, [r3, #0]
  4021a6:	4b03      	ldr	r3, [pc, #12]	; (4021b4 <prvAddCurrentTaskToDelayedList+0x40>)
  4021a8:	6819      	ldr	r1, [r3, #0]
  4021aa:	3104      	adds	r1, #4
  4021ac:	4b04      	ldr	r3, [pc, #16]	; (4021c0 <prvAddCurrentTaskToDelayedList+0x4c>)
  4021ae:	4798      	blx	r3
  4021b0:	bd10      	pop	{r4, pc}
  4021b2:	bf00      	nop
  4021b4:	20400a60 	.word	0x20400a60
  4021b8:	20400b58 	.word	0x20400b58
  4021bc:	20400a64 	.word	0x20400a64
  4021c0:	00401475 	.word	0x00401475
  4021c4:	20400b10 	.word	0x20400b10
  4021c8:	20400a68 	.word	0x20400a68

004021cc <xTaskGenericCreate>:
{
  4021cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4021d0:	b083      	sub	sp, #12
  4021d2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  4021d4:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
  4021d8:	9e0e      	ldr	r6, [sp, #56]	; 0x38
	configASSERT( pxTaskCode );
  4021da:	b160      	cbz	r0, 4021f6 <xTaskGenericCreate+0x2a>
	configASSERT( ( ( uxPriority & ( UBaseType_t ) ( ~portPRIVILEGE_BIT ) ) < ( UBaseType_t ) configMAX_PRIORITIES ) );
  4021dc:	2d04      	cmp	r5, #4
  4021de:	d915      	bls.n	40220c <xTaskGenericCreate+0x40>
  4021e0:	f04f 0380 	mov.w	r3, #128	; 0x80
  4021e4:	b672      	cpsid	i
  4021e6:	f383 8811 	msr	BASEPRI, r3
  4021ea:	f3bf 8f6f 	isb	sy
  4021ee:	f3bf 8f4f 	dsb	sy
  4021f2:	b662      	cpsie	i
  4021f4:	e7fe      	b.n	4021f4 <xTaskGenericCreate+0x28>
  4021f6:	f04f 0380 	mov.w	r3, #128	; 0x80
  4021fa:	b672      	cpsid	i
  4021fc:	f383 8811 	msr	BASEPRI, r3
  402200:	f3bf 8f6f 	isb	sy
  402204:	f3bf 8f4f 	dsb	sy
  402208:	b662      	cpsie	i
  40220a:	e7fe      	b.n	40220a <xTaskGenericCreate+0x3e>
  40220c:	9001      	str	r0, [sp, #4]
  40220e:	4698      	mov	r8, r3
  402210:	4691      	mov	r9, r2
  402212:	460f      	mov	r7, r1
		pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  402214:	b936      	cbnz	r6, 402224 <xTaskGenericCreate+0x58>
  402216:	0090      	lsls	r0, r2, #2
  402218:	4b62      	ldr	r3, [pc, #392]	; (4023a4 <xTaskGenericCreate+0x1d8>)
  40221a:	4798      	blx	r3
		if( pxStack != NULL )
  40221c:	4606      	mov	r6, r0
  40221e:	2800      	cmp	r0, #0
  402220:	f000 809e 	beq.w	402360 <xTaskGenericCreate+0x194>
			pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
  402224:	2058      	movs	r0, #88	; 0x58
  402226:	4b5f      	ldr	r3, [pc, #380]	; (4023a4 <xTaskGenericCreate+0x1d8>)
  402228:	4798      	blx	r3
			if( pxNewTCB != NULL )
  40222a:	4604      	mov	r4, r0
  40222c:	2800      	cmp	r0, #0
  40222e:	f000 8094 	beq.w	40235a <xTaskGenericCreate+0x18e>
				pxNewTCB->pxStack = pxStack;
  402232:	6306      	str	r6, [r0, #48]	; 0x30
			( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
  402234:	ea4f 0289 	mov.w	r2, r9, lsl #2
  402238:	21a5      	movs	r1, #165	; 0xa5
  40223a:	4630      	mov	r0, r6
  40223c:	4b5a      	ldr	r3, [pc, #360]	; (4023a8 <xTaskGenericCreate+0x1dc>)
  40223e:	4798      	blx	r3
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( uint16_t ) 1 );
  402240:	f06f 4640 	mvn.w	r6, #3221225472	; 0xc0000000
  402244:	444e      	add	r6, r9
  402246:	6b23      	ldr	r3, [r4, #48]	; 0x30
  402248:	eb03 0386 	add.w	r3, r3, r6, lsl #2
			pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
  40224c:	f023 0607 	bic.w	r6, r3, #7
		pxTCB->pcTaskName[ x ] = pcName[ x ];
  402250:	783b      	ldrb	r3, [r7, #0]
  402252:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
		if( pcName[ x ] == 0x00 )
  402256:	783b      	ldrb	r3, [r7, #0]
  402258:	2b00      	cmp	r3, #0
  40225a:	f040 8084 	bne.w	402366 <xTaskGenericCreate+0x19a>
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
  40225e:	2700      	movs	r7, #0
  402260:	f884 703d 	strb.w	r7, [r4, #61]	; 0x3d
	pxTCB->uxPriority = uxPriority;
  402264:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxTCB->uxBasePriority = uxPriority;
  402266:	64a5      	str	r5, [r4, #72]	; 0x48
		pxTCB->uxMutexesHeld = 0;
  402268:	64e7      	str	r7, [r4, #76]	; 0x4c
	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
  40226a:	f104 0904 	add.w	r9, r4, #4
  40226e:	4648      	mov	r0, r9
  402270:	f8df b184 	ldr.w	fp, [pc, #388]	; 4023f8 <xTaskGenericCreate+0x22c>
  402274:	47d8      	blx	fp
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
  402276:	f104 0018 	add.w	r0, r4, #24
  40227a:	47d8      	blx	fp
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
  40227c:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  40227e:	f1c5 0305 	rsb	r3, r5, #5
  402282:	61a3      	str	r3, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
  402284:	6264      	str	r4, [r4, #36]	; 0x24
		pxTCB->ulNotifiedValue = 0;
  402286:	6527      	str	r7, [r4, #80]	; 0x50
		pxTCB->eNotifyState = eNotWaitingNotification;
  402288:	f884 7054 	strb.w	r7, [r4, #84]	; 0x54
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
  40228c:	4642      	mov	r2, r8
  40228e:	9901      	ldr	r1, [sp, #4]
  402290:	4630      	mov	r0, r6
  402292:	4b46      	ldr	r3, [pc, #280]	; (4023ac <xTaskGenericCreate+0x1e0>)
  402294:	4798      	blx	r3
  402296:	6020      	str	r0, [r4, #0]
		if( ( void * ) pxCreatedTask != NULL )
  402298:	f1ba 0f00 	cmp.w	sl, #0
  40229c:	d001      	beq.n	4022a2 <xTaskGenericCreate+0xd6>
			*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
  40229e:	f8ca 4000 	str.w	r4, [sl]
		taskENTER_CRITICAL();
  4022a2:	4b43      	ldr	r3, [pc, #268]	; (4023b0 <xTaskGenericCreate+0x1e4>)
  4022a4:	4798      	blx	r3
			uxCurrentNumberOfTasks++;
  4022a6:	4a43      	ldr	r2, [pc, #268]	; (4023b4 <xTaskGenericCreate+0x1e8>)
  4022a8:	6813      	ldr	r3, [r2, #0]
  4022aa:	3301      	adds	r3, #1
  4022ac:	6013      	str	r3, [r2, #0]
			if( pxCurrentTCB == NULL )
  4022ae:	4b42      	ldr	r3, [pc, #264]	; (4023b8 <xTaskGenericCreate+0x1ec>)
  4022b0:	681b      	ldr	r3, [r3, #0]
  4022b2:	2b00      	cmp	r3, #0
  4022b4:	d166      	bne.n	402384 <xTaskGenericCreate+0x1b8>
				pxCurrentTCB =  pxNewTCB;
  4022b6:	4b40      	ldr	r3, [pc, #256]	; (4023b8 <xTaskGenericCreate+0x1ec>)
  4022b8:	601c      	str	r4, [r3, #0]
				if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
  4022ba:	6813      	ldr	r3, [r2, #0]
  4022bc:	2b01      	cmp	r3, #1
  4022be:	d121      	bne.n	402304 <xTaskGenericCreate+0x138>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
  4022c0:	4f3e      	ldr	r7, [pc, #248]	; (4023bc <xTaskGenericCreate+0x1f0>)
  4022c2:	4638      	mov	r0, r7
  4022c4:	4e3e      	ldr	r6, [pc, #248]	; (4023c0 <xTaskGenericCreate+0x1f4>)
  4022c6:	47b0      	blx	r6
  4022c8:	f107 0014 	add.w	r0, r7, #20
  4022cc:	47b0      	blx	r6
  4022ce:	f107 0028 	add.w	r0, r7, #40	; 0x28
  4022d2:	47b0      	blx	r6
  4022d4:	f107 003c 	add.w	r0, r7, #60	; 0x3c
  4022d8:	47b0      	blx	r6
  4022da:	f107 0050 	add.w	r0, r7, #80	; 0x50
  4022de:	47b0      	blx	r6
	vListInitialise( &xDelayedTaskList1 );
  4022e0:	f8df 8118 	ldr.w	r8, [pc, #280]	; 4023fc <xTaskGenericCreate+0x230>
  4022e4:	4640      	mov	r0, r8
  4022e6:	47b0      	blx	r6
	vListInitialise( &xDelayedTaskList2 );
  4022e8:	4f36      	ldr	r7, [pc, #216]	; (4023c4 <xTaskGenericCreate+0x1f8>)
  4022ea:	4638      	mov	r0, r7
  4022ec:	47b0      	blx	r6
	vListInitialise( &xPendingReadyList );
  4022ee:	4836      	ldr	r0, [pc, #216]	; (4023c8 <xTaskGenericCreate+0x1fc>)
  4022f0:	47b0      	blx	r6
		vListInitialise( &xTasksWaitingTermination );
  4022f2:	4836      	ldr	r0, [pc, #216]	; (4023cc <xTaskGenericCreate+0x200>)
  4022f4:	47b0      	blx	r6
		vListInitialise( &xSuspendedTaskList );
  4022f6:	4836      	ldr	r0, [pc, #216]	; (4023d0 <xTaskGenericCreate+0x204>)
  4022f8:	47b0      	blx	r6
	pxDelayedTaskList = &xDelayedTaskList1;
  4022fa:	4b36      	ldr	r3, [pc, #216]	; (4023d4 <xTaskGenericCreate+0x208>)
  4022fc:	f8c3 8000 	str.w	r8, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
  402300:	4b35      	ldr	r3, [pc, #212]	; (4023d8 <xTaskGenericCreate+0x20c>)
  402302:	601f      	str	r7, [r3, #0]
			uxTaskNumber++;
  402304:	4a35      	ldr	r2, [pc, #212]	; (4023dc <xTaskGenericCreate+0x210>)
  402306:	6813      	ldr	r3, [r2, #0]
  402308:	3301      	adds	r3, #1
  40230a:	6013      	str	r3, [r2, #0]
				pxNewTCB->uxTCBNumber = uxTaskNumber;
  40230c:	6423      	str	r3, [r4, #64]	; 0x40
			prvAddTaskToReadyList( pxNewTCB );
  40230e:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  402310:	4a33      	ldr	r2, [pc, #204]	; (4023e0 <xTaskGenericCreate+0x214>)
  402312:	6811      	ldr	r1, [r2, #0]
  402314:	2301      	movs	r3, #1
  402316:	4083      	lsls	r3, r0
  402318:	430b      	orrs	r3, r1
  40231a:	6013      	str	r3, [r2, #0]
  40231c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  402320:	4649      	mov	r1, r9
  402322:	4b26      	ldr	r3, [pc, #152]	; (4023bc <xTaskGenericCreate+0x1f0>)
  402324:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  402328:	4b2e      	ldr	r3, [pc, #184]	; (4023e4 <xTaskGenericCreate+0x218>)
  40232a:	4798      	blx	r3
		taskEXIT_CRITICAL();
  40232c:	4b2e      	ldr	r3, [pc, #184]	; (4023e8 <xTaskGenericCreate+0x21c>)
  40232e:	4798      	blx	r3
		if( xSchedulerRunning != pdFALSE )
  402330:	4b2e      	ldr	r3, [pc, #184]	; (4023ec <xTaskGenericCreate+0x220>)
  402332:	681b      	ldr	r3, [r3, #0]
  402334:	2b00      	cmp	r3, #0
  402336:	d031      	beq.n	40239c <xTaskGenericCreate+0x1d0>
			if( pxCurrentTCB->uxPriority < uxPriority )
  402338:	4b1f      	ldr	r3, [pc, #124]	; (4023b8 <xTaskGenericCreate+0x1ec>)
  40233a:	681b      	ldr	r3, [r3, #0]
  40233c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  40233e:	429d      	cmp	r5, r3
  402340:	d92e      	bls.n	4023a0 <xTaskGenericCreate+0x1d4>
				taskYIELD_IF_USING_PREEMPTION();
  402342:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  402346:	4b2a      	ldr	r3, [pc, #168]	; (4023f0 <xTaskGenericCreate+0x224>)
  402348:	601a      	str	r2, [r3, #0]
  40234a:	f3bf 8f4f 	dsb	sy
  40234e:	f3bf 8f6f 	isb	sy
			xReturn = pdPASS;
  402352:	2001      	movs	r0, #1
}
  402354:	b003      	add	sp, #12
  402356:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				vPortFree( pxStack );
  40235a:	4630      	mov	r0, r6
  40235c:	4b25      	ldr	r3, [pc, #148]	; (4023f4 <xTaskGenericCreate+0x228>)
  40235e:	4798      	blx	r3
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
  402360:	f04f 30ff 	mov.w	r0, #4294967295
  402364:	e7f6      	b.n	402354 <xTaskGenericCreate+0x188>
  402366:	463b      	mov	r3, r7
  402368:	f104 0234 	add.w	r2, r4, #52	; 0x34
  40236c:	3709      	adds	r7, #9
		pxTCB->pcTaskName[ x ] = pcName[ x ];
  40236e:	7859      	ldrb	r1, [r3, #1]
  402370:	f802 1f01 	strb.w	r1, [r2, #1]!
		if( pcName[ x ] == 0x00 )
  402374:	f813 1f01 	ldrb.w	r1, [r3, #1]!
  402378:	2900      	cmp	r1, #0
  40237a:	f43f af70 	beq.w	40225e <xTaskGenericCreate+0x92>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
  40237e:	42bb      	cmp	r3, r7
  402380:	d1f5      	bne.n	40236e <xTaskGenericCreate+0x1a2>
  402382:	e76c      	b.n	40225e <xTaskGenericCreate+0x92>
				if( xSchedulerRunning == pdFALSE )
  402384:	4b19      	ldr	r3, [pc, #100]	; (4023ec <xTaskGenericCreate+0x220>)
  402386:	681b      	ldr	r3, [r3, #0]
  402388:	2b00      	cmp	r3, #0
  40238a:	d1bb      	bne.n	402304 <xTaskGenericCreate+0x138>
					if( pxCurrentTCB->uxPriority <= uxPriority )
  40238c:	4b0a      	ldr	r3, [pc, #40]	; (4023b8 <xTaskGenericCreate+0x1ec>)
  40238e:	681b      	ldr	r3, [r3, #0]
  402390:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  402392:	429d      	cmp	r5, r3
  402394:	d3b6      	bcc.n	402304 <xTaskGenericCreate+0x138>
						pxCurrentTCB = pxNewTCB;
  402396:	4b08      	ldr	r3, [pc, #32]	; (4023b8 <xTaskGenericCreate+0x1ec>)
  402398:	601c      	str	r4, [r3, #0]
  40239a:	e7b3      	b.n	402304 <xTaskGenericCreate+0x138>
			xReturn = pdPASS;
  40239c:	2001      	movs	r0, #1
  40239e:	e7d9      	b.n	402354 <xTaskGenericCreate+0x188>
  4023a0:	2001      	movs	r0, #1
	return xReturn;
  4023a2:	e7d7      	b.n	402354 <xTaskGenericCreate+0x188>
  4023a4:	004017e9 	.word	0x004017e9
  4023a8:	00403ef5 	.word	0x00403ef5
  4023ac:	00401541 	.word	0x00401541
  4023b0:	0040158d 	.word	0x0040158d
  4023b4:	20400ad0 	.word	0x20400ad0
  4023b8:	20400a60 	.word	0x20400a60
  4023bc:	20400a6c 	.word	0x20400a6c
  4023c0:	00401441 	.word	0x00401441
  4023c4:	20400afc 	.word	0x20400afc
  4023c8:	20400b18 	.word	0x20400b18
  4023cc:	20400b44 	.word	0x20400b44
  4023d0:	20400b30 	.word	0x20400b30
  4023d4:	20400a64 	.word	0x20400a64
  4023d8:	20400a68 	.word	0x20400a68
  4023dc:	20400adc 	.word	0x20400adc
  4023e0:	20400ae4 	.word	0x20400ae4
  4023e4:	0040145d 	.word	0x0040145d
  4023e8:	004015d9 	.word	0x004015d9
  4023ec:	20400b2c 	.word	0x20400b2c
  4023f0:	e000ed04 	.word	0xe000ed04
  4023f4:	00401819 	.word	0x00401819
  4023f8:	00401457 	.word	0x00401457
  4023fc:	20400ae8 	.word	0x20400ae8

00402400 <vTaskStartScheduler>:
{
  402400:	b510      	push	{r4, lr}
  402402:	b084      	sub	sp, #16
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
  402404:	2300      	movs	r3, #0
  402406:	9303      	str	r3, [sp, #12]
  402408:	9302      	str	r3, [sp, #8]
  40240a:	9301      	str	r3, [sp, #4]
  40240c:	9300      	str	r3, [sp, #0]
  40240e:	2282      	movs	r2, #130	; 0x82
  402410:	4916      	ldr	r1, [pc, #88]	; (40246c <vTaskStartScheduler+0x6c>)
  402412:	4817      	ldr	r0, [pc, #92]	; (402470 <vTaskStartScheduler+0x70>)
  402414:	4c17      	ldr	r4, [pc, #92]	; (402474 <vTaskStartScheduler+0x74>)
  402416:	47a0      	blx	r4
		if( xReturn == pdPASS )
  402418:	2801      	cmp	r0, #1
  40241a:	d00b      	beq.n	402434 <vTaskStartScheduler+0x34>
		configASSERT( xReturn );
  40241c:	bb20      	cbnz	r0, 402468 <vTaskStartScheduler+0x68>
  40241e:	f04f 0380 	mov.w	r3, #128	; 0x80
  402422:	b672      	cpsid	i
  402424:	f383 8811 	msr	BASEPRI, r3
  402428:	f3bf 8f6f 	isb	sy
  40242c:	f3bf 8f4f 	dsb	sy
  402430:	b662      	cpsie	i
  402432:	e7fe      	b.n	402432 <vTaskStartScheduler+0x32>
			xReturn = xTimerCreateTimerTask();
  402434:	4b10      	ldr	r3, [pc, #64]	; (402478 <vTaskStartScheduler+0x78>)
  402436:	4798      	blx	r3
	if( xReturn == pdPASS )
  402438:	2801      	cmp	r0, #1
  40243a:	d1ef      	bne.n	40241c <vTaskStartScheduler+0x1c>
  40243c:	f04f 0380 	mov.w	r3, #128	; 0x80
  402440:	b672      	cpsid	i
  402442:	f383 8811 	msr	BASEPRI, r3
  402446:	f3bf 8f6f 	isb	sy
  40244a:	f3bf 8f4f 	dsb	sy
  40244e:	b662      	cpsie	i
		xNextTaskUnblockTime = portMAX_DELAY;
  402450:	f04f 32ff 	mov.w	r2, #4294967295
  402454:	4b09      	ldr	r3, [pc, #36]	; (40247c <vTaskStartScheduler+0x7c>)
  402456:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
  402458:	2201      	movs	r2, #1
  40245a:	4b09      	ldr	r3, [pc, #36]	; (402480 <vTaskStartScheduler+0x80>)
  40245c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
  40245e:	2200      	movs	r2, #0
  402460:	4b08      	ldr	r3, [pc, #32]	; (402484 <vTaskStartScheduler+0x84>)
  402462:	601a      	str	r2, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
  402464:	4b08      	ldr	r3, [pc, #32]	; (402488 <vTaskStartScheduler+0x88>)
  402466:	4798      	blx	r3
}
  402468:	b004      	add	sp, #16
  40246a:	bd10      	pop	{r4, pc}
  40246c:	00406758 	.word	0x00406758
  402470:	004027a5 	.word	0x004027a5
  402474:	004021cd 	.word	0x004021cd
  402478:	00402de5 	.word	0x00402de5
  40247c:	20400b10 	.word	0x20400b10
  402480:	20400b2c 	.word	0x20400b2c
  402484:	20400b58 	.word	0x20400b58
  402488:	004016c1 	.word	0x004016c1

0040248c <vTaskSuspendAll>:
	++uxSchedulerSuspended;
  40248c:	4a02      	ldr	r2, [pc, #8]	; (402498 <vTaskSuspendAll+0xc>)
  40248e:	6813      	ldr	r3, [r2, #0]
  402490:	3301      	adds	r3, #1
  402492:	6013      	str	r3, [r2, #0]
  402494:	4770      	bx	lr
  402496:	bf00      	nop
  402498:	20400ad8 	.word	0x20400ad8

0040249c <xTaskGetTickCount>:
		xTicks = xTickCount;
  40249c:	4b01      	ldr	r3, [pc, #4]	; (4024a4 <xTaskGetTickCount+0x8>)
  40249e:	6818      	ldr	r0, [r3, #0]
}
  4024a0:	4770      	bx	lr
  4024a2:	bf00      	nop
  4024a4:	20400b58 	.word	0x20400b58

004024a8 <xTaskIncrementTick>:
{
  4024a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  4024ac:	4b42      	ldr	r3, [pc, #264]	; (4025b8 <xTaskIncrementTick+0x110>)
  4024ae:	681b      	ldr	r3, [r3, #0]
  4024b0:	2b00      	cmp	r3, #0
  4024b2:	d178      	bne.n	4025a6 <xTaskIncrementTick+0xfe>
		++xTickCount;
  4024b4:	4b41      	ldr	r3, [pc, #260]	; (4025bc <xTaskIncrementTick+0x114>)
  4024b6:	681a      	ldr	r2, [r3, #0]
  4024b8:	3201      	adds	r2, #1
  4024ba:	601a      	str	r2, [r3, #0]
			const TickType_t xConstTickCount = xTickCount;
  4024bc:	681e      	ldr	r6, [r3, #0]
			if( xConstTickCount == ( TickType_t ) 0U )
  4024be:	b9d6      	cbnz	r6, 4024f6 <xTaskIncrementTick+0x4e>
				taskSWITCH_DELAYED_LISTS();
  4024c0:	4b3f      	ldr	r3, [pc, #252]	; (4025c0 <xTaskIncrementTick+0x118>)
  4024c2:	681b      	ldr	r3, [r3, #0]
  4024c4:	681b      	ldr	r3, [r3, #0]
  4024c6:	b153      	cbz	r3, 4024de <xTaskIncrementTick+0x36>
  4024c8:	f04f 0380 	mov.w	r3, #128	; 0x80
  4024cc:	b672      	cpsid	i
  4024ce:	f383 8811 	msr	BASEPRI, r3
  4024d2:	f3bf 8f6f 	isb	sy
  4024d6:	f3bf 8f4f 	dsb	sy
  4024da:	b662      	cpsie	i
  4024dc:	e7fe      	b.n	4024dc <xTaskIncrementTick+0x34>
  4024de:	4a38      	ldr	r2, [pc, #224]	; (4025c0 <xTaskIncrementTick+0x118>)
  4024e0:	6811      	ldr	r1, [r2, #0]
  4024e2:	4b38      	ldr	r3, [pc, #224]	; (4025c4 <xTaskIncrementTick+0x11c>)
  4024e4:	6818      	ldr	r0, [r3, #0]
  4024e6:	6010      	str	r0, [r2, #0]
  4024e8:	6019      	str	r1, [r3, #0]
  4024ea:	4a37      	ldr	r2, [pc, #220]	; (4025c8 <xTaskIncrementTick+0x120>)
  4024ec:	6813      	ldr	r3, [r2, #0]
  4024ee:	3301      	adds	r3, #1
  4024f0:	6013      	str	r3, [r2, #0]
  4024f2:	4b36      	ldr	r3, [pc, #216]	; (4025cc <xTaskIncrementTick+0x124>)
  4024f4:	4798      	blx	r3
			if( xConstTickCount >= xNextTaskUnblockTime )
  4024f6:	4b36      	ldr	r3, [pc, #216]	; (4025d0 <xTaskIncrementTick+0x128>)
  4024f8:	681b      	ldr	r3, [r3, #0]
  4024fa:	429e      	cmp	r6, r3
  4024fc:	d218      	bcs.n	402530 <xTaskIncrementTick+0x88>
BaseType_t xSwitchRequired = pdFALSE;
  4024fe:	2400      	movs	r4, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
  402500:	4b34      	ldr	r3, [pc, #208]	; (4025d4 <xTaskIncrementTick+0x12c>)
  402502:	681b      	ldr	r3, [r3, #0]
  402504:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  402506:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  40250a:	4a33      	ldr	r2, [pc, #204]	; (4025d8 <xTaskIncrementTick+0x130>)
  40250c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
				xSwitchRequired = pdTRUE;
  402510:	2b02      	cmp	r3, #2
  402512:	bf28      	it	cs
  402514:	2401      	movcs	r4, #1
			if( uxPendedTicks == ( UBaseType_t ) 0U )
  402516:	4b31      	ldr	r3, [pc, #196]	; (4025dc <xTaskIncrementTick+0x134>)
  402518:	681b      	ldr	r3, [r3, #0]
  40251a:	b90b      	cbnz	r3, 402520 <xTaskIncrementTick+0x78>
				vApplicationTickHook();
  40251c:	4b30      	ldr	r3, [pc, #192]	; (4025e0 <xTaskIncrementTick+0x138>)
  40251e:	4798      	blx	r3
		if( xYieldPending != pdFALSE )
  402520:	4b30      	ldr	r3, [pc, #192]	; (4025e4 <xTaskIncrementTick+0x13c>)
  402522:	681b      	ldr	r3, [r3, #0]
			xSwitchRequired = pdTRUE;
  402524:	2b00      	cmp	r3, #0
}
  402526:	bf0c      	ite	eq
  402528:	4620      	moveq	r0, r4
  40252a:	2001      	movne	r0, #1
  40252c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402530:	2400      	movs	r4, #0
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  402532:	f8df 908c 	ldr.w	r9, [pc, #140]	; 4025c0 <xTaskIncrementTick+0x118>
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  402536:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 4025f0 <xTaskIncrementTick+0x148>
						prvAddTaskToReadyList( pxTCB );
  40253a:	4f2b      	ldr	r7, [pc, #172]	; (4025e8 <xTaskIncrementTick+0x140>)
  40253c:	e01f      	b.n	40257e <xTaskIncrementTick+0xd6>
						xNextTaskUnblockTime = portMAX_DELAY;
  40253e:	f04f 32ff 	mov.w	r2, #4294967295
  402542:	4b23      	ldr	r3, [pc, #140]	; (4025d0 <xTaskIncrementTick+0x128>)
  402544:	601a      	str	r2, [r3, #0]
						break;
  402546:	e7db      	b.n	402500 <xTaskIncrementTick+0x58>
							xNextTaskUnblockTime = xItemValue;
  402548:	4a21      	ldr	r2, [pc, #132]	; (4025d0 <xTaskIncrementTick+0x128>)
  40254a:	6013      	str	r3, [r2, #0]
							break;
  40254c:	e7d8      	b.n	402500 <xTaskIncrementTick+0x58>
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  40254e:	f105 0018 	add.w	r0, r5, #24
  402552:	47c0      	blx	r8
						prvAddTaskToReadyList( pxTCB );
  402554:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
  402556:	683a      	ldr	r2, [r7, #0]
  402558:	2301      	movs	r3, #1
  40255a:	4083      	lsls	r3, r0
  40255c:	4313      	orrs	r3, r2
  40255e:	603b      	str	r3, [r7, #0]
  402560:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  402564:	4651      	mov	r1, sl
  402566:	4b1c      	ldr	r3, [pc, #112]	; (4025d8 <xTaskIncrementTick+0x130>)
  402568:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  40256c:	4b1f      	ldr	r3, [pc, #124]	; (4025ec <xTaskIncrementTick+0x144>)
  40256e:	4798      	blx	r3
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  402570:	4b18      	ldr	r3, [pc, #96]	; (4025d4 <xTaskIncrementTick+0x12c>)
  402572:	681b      	ldr	r3, [r3, #0]
  402574:	6aea      	ldr	r2, [r5, #44]	; 0x2c
  402576:	6adb      	ldr	r3, [r3, #44]	; 0x2c
								xSwitchRequired = pdTRUE;
  402578:	429a      	cmp	r2, r3
  40257a:	bf28      	it	cs
  40257c:	2401      	movcs	r4, #1
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  40257e:	f8d9 3000 	ldr.w	r3, [r9]
  402582:	681b      	ldr	r3, [r3, #0]
  402584:	2b00      	cmp	r3, #0
  402586:	d0da      	beq.n	40253e <xTaskIncrementTick+0x96>
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  402588:	f8d9 3000 	ldr.w	r3, [r9]
  40258c:	68db      	ldr	r3, [r3, #12]
  40258e:	68dd      	ldr	r5, [r3, #12]
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
  402590:	686b      	ldr	r3, [r5, #4]
						if( xConstTickCount < xItemValue )
  402592:	429e      	cmp	r6, r3
  402594:	d3d8      	bcc.n	402548 <xTaskIncrementTick+0xa0>
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  402596:	f105 0a04 	add.w	sl, r5, #4
  40259a:	4650      	mov	r0, sl
  40259c:	47c0      	blx	r8
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
  40259e:	6aab      	ldr	r3, [r5, #40]	; 0x28
  4025a0:	2b00      	cmp	r3, #0
  4025a2:	d1d4      	bne.n	40254e <xTaskIncrementTick+0xa6>
  4025a4:	e7d6      	b.n	402554 <xTaskIncrementTick+0xac>
		++uxPendedTicks;
  4025a6:	4a0d      	ldr	r2, [pc, #52]	; (4025dc <xTaskIncrementTick+0x134>)
  4025a8:	6813      	ldr	r3, [r2, #0]
  4025aa:	3301      	adds	r3, #1
  4025ac:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
  4025ae:	4b0c      	ldr	r3, [pc, #48]	; (4025e0 <xTaskIncrementTick+0x138>)
  4025b0:	4798      	blx	r3
BaseType_t xSwitchRequired = pdFALSE;
  4025b2:	2400      	movs	r4, #0
  4025b4:	e7b4      	b.n	402520 <xTaskIncrementTick+0x78>
  4025b6:	bf00      	nop
  4025b8:	20400ad8 	.word	0x20400ad8
  4025bc:	20400b58 	.word	0x20400b58
  4025c0:	20400a64 	.word	0x20400a64
  4025c4:	20400a68 	.word	0x20400a68
  4025c8:	20400b14 	.word	0x20400b14
  4025cc:	00402149 	.word	0x00402149
  4025d0:	20400b10 	.word	0x20400b10
  4025d4:	20400a60 	.word	0x20400a60
  4025d8:	20400a6c 	.word	0x20400a6c
  4025dc:	20400ad4 	.word	0x20400ad4
  4025e0:	004033b9 	.word	0x004033b9
  4025e4:	20400b5c 	.word	0x20400b5c
  4025e8:	20400ae4 	.word	0x20400ae4
  4025ec:	0040145d 	.word	0x0040145d
  4025f0:	004014a9 	.word	0x004014a9

004025f4 <xTaskResumeAll>:
{
  4025f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( uxSchedulerSuspended );
  4025f8:	4b38      	ldr	r3, [pc, #224]	; (4026dc <xTaskResumeAll+0xe8>)
  4025fa:	681b      	ldr	r3, [r3, #0]
  4025fc:	b953      	cbnz	r3, 402614 <xTaskResumeAll+0x20>
  4025fe:	f04f 0380 	mov.w	r3, #128	; 0x80
  402602:	b672      	cpsid	i
  402604:	f383 8811 	msr	BASEPRI, r3
  402608:	f3bf 8f6f 	isb	sy
  40260c:	f3bf 8f4f 	dsb	sy
  402610:	b662      	cpsie	i
  402612:	e7fe      	b.n	402612 <xTaskResumeAll+0x1e>
	taskENTER_CRITICAL();
  402614:	4b32      	ldr	r3, [pc, #200]	; (4026e0 <xTaskResumeAll+0xec>)
  402616:	4798      	blx	r3
		--uxSchedulerSuspended;
  402618:	4b30      	ldr	r3, [pc, #192]	; (4026dc <xTaskResumeAll+0xe8>)
  40261a:	681a      	ldr	r2, [r3, #0]
  40261c:	3a01      	subs	r2, #1
  40261e:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  402620:	681b      	ldr	r3, [r3, #0]
  402622:	2b00      	cmp	r3, #0
  402624:	d155      	bne.n	4026d2 <xTaskResumeAll+0xde>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
  402626:	4b2f      	ldr	r3, [pc, #188]	; (4026e4 <xTaskResumeAll+0xf0>)
  402628:	681b      	ldr	r3, [r3, #0]
  40262a:	2b00      	cmp	r3, #0
  40262c:	d132      	bne.n	402694 <xTaskResumeAll+0xa0>
BaseType_t xAlreadyYielded = pdFALSE;
  40262e:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
  402630:	4b2d      	ldr	r3, [pc, #180]	; (4026e8 <xTaskResumeAll+0xf4>)
  402632:	4798      	blx	r3
}
  402634:	4620      	mov	r0, r4
  402636:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
  40263a:	68fb      	ldr	r3, [r7, #12]
  40263c:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  40263e:	f104 0018 	add.w	r0, r4, #24
  402642:	47b0      	blx	r6
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  402644:	f104 0804 	add.w	r8, r4, #4
  402648:	4640      	mov	r0, r8
  40264a:	47b0      	blx	r6
					prvAddTaskToReadyList( pxTCB );
  40264c:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  40264e:	682a      	ldr	r2, [r5, #0]
  402650:	2301      	movs	r3, #1
  402652:	4083      	lsls	r3, r0
  402654:	4313      	orrs	r3, r2
  402656:	602b      	str	r3, [r5, #0]
  402658:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  40265c:	4641      	mov	r1, r8
  40265e:	eb09 0080 	add.w	r0, r9, r0, lsl #2
  402662:	4b22      	ldr	r3, [pc, #136]	; (4026ec <xTaskResumeAll+0xf8>)
  402664:	4798      	blx	r3
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  402666:	4b22      	ldr	r3, [pc, #136]	; (4026f0 <xTaskResumeAll+0xfc>)
  402668:	681b      	ldr	r3, [r3, #0]
  40266a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  40266c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  40266e:	429a      	cmp	r2, r3
  402670:	d20c      	bcs.n	40268c <xTaskResumeAll+0x98>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
  402672:	683b      	ldr	r3, [r7, #0]
  402674:	2b00      	cmp	r3, #0
  402676:	d1e0      	bne.n	40263a <xTaskResumeAll+0x46>
				if( uxPendedTicks > ( UBaseType_t ) 0U )
  402678:	4b1e      	ldr	r3, [pc, #120]	; (4026f4 <xTaskResumeAll+0x100>)
  40267a:	681b      	ldr	r3, [r3, #0]
  40267c:	b1db      	cbz	r3, 4026b6 <xTaskResumeAll+0xc2>
					while( uxPendedTicks > ( UBaseType_t ) 0U )
  40267e:	4b1d      	ldr	r3, [pc, #116]	; (4026f4 <xTaskResumeAll+0x100>)
  402680:	681b      	ldr	r3, [r3, #0]
  402682:	b1c3      	cbz	r3, 4026b6 <xTaskResumeAll+0xc2>
						if( xTaskIncrementTick() != pdFALSE )
  402684:	4e1c      	ldr	r6, [pc, #112]	; (4026f8 <xTaskResumeAll+0x104>)
							xYieldPending = pdTRUE;
  402686:	4d1d      	ldr	r5, [pc, #116]	; (4026fc <xTaskResumeAll+0x108>)
						--uxPendedTicks;
  402688:	4c1a      	ldr	r4, [pc, #104]	; (4026f4 <xTaskResumeAll+0x100>)
  40268a:	e00e      	b.n	4026aa <xTaskResumeAll+0xb6>
						xYieldPending = pdTRUE;
  40268c:	2201      	movs	r2, #1
  40268e:	4b1b      	ldr	r3, [pc, #108]	; (4026fc <xTaskResumeAll+0x108>)
  402690:	601a      	str	r2, [r3, #0]
  402692:	e7ee      	b.n	402672 <xTaskResumeAll+0x7e>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
  402694:	4f1a      	ldr	r7, [pc, #104]	; (402700 <xTaskResumeAll+0x10c>)
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  402696:	4e1b      	ldr	r6, [pc, #108]	; (402704 <xTaskResumeAll+0x110>)
					prvAddTaskToReadyList( pxTCB );
  402698:	4d1b      	ldr	r5, [pc, #108]	; (402708 <xTaskResumeAll+0x114>)
  40269a:	f8df 9074 	ldr.w	r9, [pc, #116]	; 402710 <xTaskResumeAll+0x11c>
  40269e:	e7e8      	b.n	402672 <xTaskResumeAll+0x7e>
						--uxPendedTicks;
  4026a0:	6823      	ldr	r3, [r4, #0]
  4026a2:	3b01      	subs	r3, #1
  4026a4:	6023      	str	r3, [r4, #0]
					while( uxPendedTicks > ( UBaseType_t ) 0U )
  4026a6:	6823      	ldr	r3, [r4, #0]
  4026a8:	b12b      	cbz	r3, 4026b6 <xTaskResumeAll+0xc2>
						if( xTaskIncrementTick() != pdFALSE )
  4026aa:	47b0      	blx	r6
  4026ac:	2800      	cmp	r0, #0
  4026ae:	d0f7      	beq.n	4026a0 <xTaskResumeAll+0xac>
							xYieldPending = pdTRUE;
  4026b0:	2301      	movs	r3, #1
  4026b2:	602b      	str	r3, [r5, #0]
  4026b4:	e7f4      	b.n	4026a0 <xTaskResumeAll+0xac>
				if( xYieldPending == pdTRUE )
  4026b6:	4b11      	ldr	r3, [pc, #68]	; (4026fc <xTaskResumeAll+0x108>)
  4026b8:	681b      	ldr	r3, [r3, #0]
  4026ba:	2b01      	cmp	r3, #1
  4026bc:	d10b      	bne.n	4026d6 <xTaskResumeAll+0xe2>
					taskYIELD_IF_USING_PREEMPTION();
  4026be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4026c2:	4b12      	ldr	r3, [pc, #72]	; (40270c <xTaskResumeAll+0x118>)
  4026c4:	601a      	str	r2, [r3, #0]
  4026c6:	f3bf 8f4f 	dsb	sy
  4026ca:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
  4026ce:	2401      	movs	r4, #1
  4026d0:	e7ae      	b.n	402630 <xTaskResumeAll+0x3c>
BaseType_t xAlreadyYielded = pdFALSE;
  4026d2:	2400      	movs	r4, #0
  4026d4:	e7ac      	b.n	402630 <xTaskResumeAll+0x3c>
  4026d6:	2400      	movs	r4, #0
  4026d8:	e7aa      	b.n	402630 <xTaskResumeAll+0x3c>
  4026da:	bf00      	nop
  4026dc:	20400ad8 	.word	0x20400ad8
  4026e0:	0040158d 	.word	0x0040158d
  4026e4:	20400ad0 	.word	0x20400ad0
  4026e8:	004015d9 	.word	0x004015d9
  4026ec:	0040145d 	.word	0x0040145d
  4026f0:	20400a60 	.word	0x20400a60
  4026f4:	20400ad4 	.word	0x20400ad4
  4026f8:	004024a9 	.word	0x004024a9
  4026fc:	20400b5c 	.word	0x20400b5c
  402700:	20400b18 	.word	0x20400b18
  402704:	004014a9 	.word	0x004014a9
  402708:	20400ae4 	.word	0x20400ae4
  40270c:	e000ed04 	.word	0xe000ed04
  402710:	20400a6c 	.word	0x20400a6c

00402714 <vTaskDelay>:
	{
  402714:	b510      	push	{r4, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
  402716:	2800      	cmp	r0, #0
  402718:	d029      	beq.n	40276e <vTaskDelay+0x5a>
  40271a:	4604      	mov	r4, r0
			configASSERT( uxSchedulerSuspended == 0 );
  40271c:	4b18      	ldr	r3, [pc, #96]	; (402780 <vTaskDelay+0x6c>)
  40271e:	681b      	ldr	r3, [r3, #0]
  402720:	b153      	cbz	r3, 402738 <vTaskDelay+0x24>
  402722:	f04f 0380 	mov.w	r3, #128	; 0x80
  402726:	b672      	cpsid	i
  402728:	f383 8811 	msr	BASEPRI, r3
  40272c:	f3bf 8f6f 	isb	sy
  402730:	f3bf 8f4f 	dsb	sy
  402734:	b662      	cpsie	i
  402736:	e7fe      	b.n	402736 <vTaskDelay+0x22>
			vTaskSuspendAll();
  402738:	4b12      	ldr	r3, [pc, #72]	; (402784 <vTaskDelay+0x70>)
  40273a:	4798      	blx	r3
				xTimeToWake = xTickCount + xTicksToDelay;
  40273c:	4b12      	ldr	r3, [pc, #72]	; (402788 <vTaskDelay+0x74>)
  40273e:	681b      	ldr	r3, [r3, #0]
  402740:	441c      	add	r4, r3
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  402742:	4b12      	ldr	r3, [pc, #72]	; (40278c <vTaskDelay+0x78>)
  402744:	6818      	ldr	r0, [r3, #0]
  402746:	3004      	adds	r0, #4
  402748:	4b11      	ldr	r3, [pc, #68]	; (402790 <vTaskDelay+0x7c>)
  40274a:	4798      	blx	r3
  40274c:	b948      	cbnz	r0, 402762 <vTaskDelay+0x4e>
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  40274e:	4b0f      	ldr	r3, [pc, #60]	; (40278c <vTaskDelay+0x78>)
  402750:	681a      	ldr	r2, [r3, #0]
  402752:	4910      	ldr	r1, [pc, #64]	; (402794 <vTaskDelay+0x80>)
  402754:	680b      	ldr	r3, [r1, #0]
  402756:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  402758:	2201      	movs	r2, #1
  40275a:	4082      	lsls	r2, r0
  40275c:	ea23 0302 	bic.w	r3, r3, r2
  402760:	600b      	str	r3, [r1, #0]
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  402762:	4620      	mov	r0, r4
  402764:	4b0c      	ldr	r3, [pc, #48]	; (402798 <vTaskDelay+0x84>)
  402766:	4798      	blx	r3
			xAlreadyYielded = xTaskResumeAll();
  402768:	4b0c      	ldr	r3, [pc, #48]	; (40279c <vTaskDelay+0x88>)
  40276a:	4798      	blx	r3
		if( xAlreadyYielded == pdFALSE )
  40276c:	b938      	cbnz	r0, 40277e <vTaskDelay+0x6a>
			portYIELD_WITHIN_API();
  40276e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  402772:	4b0b      	ldr	r3, [pc, #44]	; (4027a0 <vTaskDelay+0x8c>)
  402774:	601a      	str	r2, [r3, #0]
  402776:	f3bf 8f4f 	dsb	sy
  40277a:	f3bf 8f6f 	isb	sy
  40277e:	bd10      	pop	{r4, pc}
  402780:	20400ad8 	.word	0x20400ad8
  402784:	0040248d 	.word	0x0040248d
  402788:	20400b58 	.word	0x20400b58
  40278c:	20400a60 	.word	0x20400a60
  402790:	004014a9 	.word	0x004014a9
  402794:	20400ae4 	.word	0x20400ae4
  402798:	00402175 	.word	0x00402175
  40279c:	004025f5 	.word	0x004025f5
  4027a0:	e000ed04 	.word	0xe000ed04

004027a4 <prvIdleTask>:
{
  4027a4:	b580      	push	{r7, lr}
			vTaskSuspendAll();
  4027a6:	f8df 8088 	ldr.w	r8, [pc, #136]	; 402830 <prvIdleTask+0x8c>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  4027aa:	4e19      	ldr	r6, [pc, #100]	; (402810 <prvIdleTask+0x6c>)
				taskYIELD();
  4027ac:	f8df 9084 	ldr.w	r9, [pc, #132]	; 402834 <prvIdleTask+0x90>
  4027b0:	e02a      	b.n	402808 <prvIdleTask+0x64>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
  4027b2:	4b18      	ldr	r3, [pc, #96]	; (402814 <prvIdleTask+0x70>)
  4027b4:	681b      	ldr	r3, [r3, #0]
  4027b6:	2b01      	cmp	r3, #1
  4027b8:	d81e      	bhi.n	4027f8 <prvIdleTask+0x54>
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
  4027ba:	682b      	ldr	r3, [r5, #0]
  4027bc:	2b00      	cmp	r3, #0
  4027be:	d0f8      	beq.n	4027b2 <prvIdleTask+0xe>
			vTaskSuspendAll();
  4027c0:	47c0      	blx	r8
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  4027c2:	6834      	ldr	r4, [r6, #0]
			( void ) xTaskResumeAll();
  4027c4:	47b8      	blx	r7
			if( xListIsEmpty == pdFALSE )
  4027c6:	2c00      	cmp	r4, #0
  4027c8:	d0f7      	beq.n	4027ba <prvIdleTask+0x16>
				taskENTER_CRITICAL();
  4027ca:	4b13      	ldr	r3, [pc, #76]	; (402818 <prvIdleTask+0x74>)
  4027cc:	4798      	blx	r3
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
  4027ce:	68f3      	ldr	r3, [r6, #12]
  4027d0:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  4027d2:	1d20      	adds	r0, r4, #4
  4027d4:	4b11      	ldr	r3, [pc, #68]	; (40281c <prvIdleTask+0x78>)
  4027d6:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
  4027d8:	4a11      	ldr	r2, [pc, #68]	; (402820 <prvIdleTask+0x7c>)
  4027da:	6813      	ldr	r3, [r2, #0]
  4027dc:	3b01      	subs	r3, #1
  4027de:	6013      	str	r3, [r2, #0]
					--uxTasksDeleted;
  4027e0:	682b      	ldr	r3, [r5, #0]
  4027e2:	3b01      	subs	r3, #1
  4027e4:	602b      	str	r3, [r5, #0]
				taskEXIT_CRITICAL();
  4027e6:	4b0f      	ldr	r3, [pc, #60]	; (402824 <prvIdleTask+0x80>)
  4027e8:	4798      	blx	r3
			vPortFreeAligned( pxTCB->pxStack );
  4027ea:	6b20      	ldr	r0, [r4, #48]	; 0x30
  4027ec:	f8df a048 	ldr.w	sl, [pc, #72]	; 402838 <prvIdleTask+0x94>
  4027f0:	47d0      	blx	sl
		vPortFree( pxTCB );
  4027f2:	4620      	mov	r0, r4
  4027f4:	47d0      	blx	sl
  4027f6:	e7e0      	b.n	4027ba <prvIdleTask+0x16>
				taskYIELD();
  4027f8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  4027fc:	f8c9 3000 	str.w	r3, [r9]
  402800:	f3bf 8f4f 	dsb	sy
  402804:	f3bf 8f6f 	isb	sy
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
  402808:	4d07      	ldr	r5, [pc, #28]	; (402828 <prvIdleTask+0x84>)
			( void ) xTaskResumeAll();
  40280a:	4f08      	ldr	r7, [pc, #32]	; (40282c <prvIdleTask+0x88>)
  40280c:	e7d5      	b.n	4027ba <prvIdleTask+0x16>
  40280e:	bf00      	nop
  402810:	20400b44 	.word	0x20400b44
  402814:	20400a6c 	.word	0x20400a6c
  402818:	0040158d 	.word	0x0040158d
  40281c:	004014a9 	.word	0x004014a9
  402820:	20400ad0 	.word	0x20400ad0
  402824:	004015d9 	.word	0x004015d9
  402828:	20400ae0 	.word	0x20400ae0
  40282c:	004025f5 	.word	0x004025f5
  402830:	0040248d 	.word	0x0040248d
  402834:	e000ed04 	.word	0xe000ed04
  402838:	00401819 	.word	0x00401819

0040283c <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
  40283c:	4b2d      	ldr	r3, [pc, #180]	; (4028f4 <vTaskSwitchContext+0xb8>)
  40283e:	681b      	ldr	r3, [r3, #0]
  402840:	2b00      	cmp	r3, #0
  402842:	d12c      	bne.n	40289e <vTaskSwitchContext+0x62>
{
  402844:	b510      	push	{r4, lr}
		xYieldPending = pdFALSE;
  402846:	2200      	movs	r2, #0
  402848:	4b2b      	ldr	r3, [pc, #172]	; (4028f8 <vTaskSwitchContext+0xbc>)
  40284a:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
  40284c:	4b2b      	ldr	r3, [pc, #172]	; (4028fc <vTaskSwitchContext+0xc0>)
  40284e:	681b      	ldr	r3, [r3, #0]
  402850:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402852:	681a      	ldr	r2, [r3, #0]
  402854:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  402858:	d103      	bne.n	402862 <vTaskSwitchContext+0x26>
  40285a:	685a      	ldr	r2, [r3, #4]
  40285c:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  402860:	d021      	beq.n	4028a6 <vTaskSwitchContext+0x6a>
  402862:	4b26      	ldr	r3, [pc, #152]	; (4028fc <vTaskSwitchContext+0xc0>)
  402864:	6818      	ldr	r0, [r3, #0]
  402866:	6819      	ldr	r1, [r3, #0]
  402868:	3134      	adds	r1, #52	; 0x34
  40286a:	4b25      	ldr	r3, [pc, #148]	; (402900 <vTaskSwitchContext+0xc4>)
  40286c:	4798      	blx	r3
		taskSELECT_HIGHEST_PRIORITY_TASK();
  40286e:	4b25      	ldr	r3, [pc, #148]	; (402904 <vTaskSwitchContext+0xc8>)
  402870:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
  402872:	fab3 f383 	clz	r3, r3
  402876:	b2db      	uxtb	r3, r3
  402878:	f1c3 031f 	rsb	r3, r3, #31
  40287c:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  402880:	4a21      	ldr	r2, [pc, #132]	; (402908 <vTaskSwitchContext+0xcc>)
  402882:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  402886:	b9ba      	cbnz	r2, 4028b8 <vTaskSwitchContext+0x7c>
	__asm volatile
  402888:	f04f 0380 	mov.w	r3, #128	; 0x80
  40288c:	b672      	cpsid	i
  40288e:	f383 8811 	msr	BASEPRI, r3
  402892:	f3bf 8f6f 	isb	sy
  402896:	f3bf 8f4f 	dsb	sy
  40289a:	b662      	cpsie	i
  40289c:	e7fe      	b.n	40289c <vTaskSwitchContext+0x60>
		xYieldPending = pdTRUE;
  40289e:	2201      	movs	r2, #1
  4028a0:	4b15      	ldr	r3, [pc, #84]	; (4028f8 <vTaskSwitchContext+0xbc>)
  4028a2:	601a      	str	r2, [r3, #0]
  4028a4:	4770      	bx	lr
		taskCHECK_FOR_STACK_OVERFLOW();
  4028a6:	689a      	ldr	r2, [r3, #8]
  4028a8:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  4028ac:	d1d9      	bne.n	402862 <vTaskSwitchContext+0x26>
  4028ae:	68db      	ldr	r3, [r3, #12]
  4028b0:	f1b3 3fa5 	cmp.w	r3, #2779096485	; 0xa5a5a5a5
  4028b4:	d1d5      	bne.n	402862 <vTaskSwitchContext+0x26>
  4028b6:	e7da      	b.n	40286e <vTaskSwitchContext+0x32>
		taskSELECT_HIGHEST_PRIORITY_TASK();
  4028b8:	4a13      	ldr	r2, [pc, #76]	; (402908 <vTaskSwitchContext+0xcc>)
  4028ba:	0099      	lsls	r1, r3, #2
  4028bc:	18c8      	adds	r0, r1, r3
  4028be:	eb02 0080 	add.w	r0, r2, r0, lsl #2
  4028c2:	6844      	ldr	r4, [r0, #4]
  4028c4:	6864      	ldr	r4, [r4, #4]
  4028c6:	6044      	str	r4, [r0, #4]
  4028c8:	4419      	add	r1, r3
  4028ca:	4602      	mov	r2, r0
  4028cc:	3208      	adds	r2, #8
  4028ce:	4294      	cmp	r4, r2
  4028d0:	d009      	beq.n	4028e6 <vTaskSwitchContext+0xaa>
  4028d2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  4028d6:	4a0c      	ldr	r2, [pc, #48]	; (402908 <vTaskSwitchContext+0xcc>)
  4028d8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  4028dc:	685b      	ldr	r3, [r3, #4]
  4028de:	68da      	ldr	r2, [r3, #12]
  4028e0:	4b06      	ldr	r3, [pc, #24]	; (4028fc <vTaskSwitchContext+0xc0>)
  4028e2:	601a      	str	r2, [r3, #0]
  4028e4:	bd10      	pop	{r4, pc}
  4028e6:	6860      	ldr	r0, [r4, #4]
  4028e8:	4a07      	ldr	r2, [pc, #28]	; (402908 <vTaskSwitchContext+0xcc>)
  4028ea:	eb02 0281 	add.w	r2, r2, r1, lsl #2
  4028ee:	6050      	str	r0, [r2, #4]
  4028f0:	e7ef      	b.n	4028d2 <vTaskSwitchContext+0x96>
  4028f2:	bf00      	nop
  4028f4:	20400ad8 	.word	0x20400ad8
  4028f8:	20400b5c 	.word	0x20400b5c
  4028fc:	20400a60 	.word	0x20400a60
  402900:	004033a1 	.word	0x004033a1
  402904:	20400ae4 	.word	0x20400ae4
  402908:	20400a6c 	.word	0x20400a6c

0040290c <vTaskPlaceOnEventList>:
{
  40290c:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxEventList );
  40290e:	b1e0      	cbz	r0, 40294a <vTaskPlaceOnEventList+0x3e>
  402910:	460c      	mov	r4, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
  402912:	4d17      	ldr	r5, [pc, #92]	; (402970 <vTaskPlaceOnEventList+0x64>)
  402914:	6829      	ldr	r1, [r5, #0]
  402916:	3118      	adds	r1, #24
  402918:	4b16      	ldr	r3, [pc, #88]	; (402974 <vTaskPlaceOnEventList+0x68>)
  40291a:	4798      	blx	r3
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  40291c:	6828      	ldr	r0, [r5, #0]
  40291e:	3004      	adds	r0, #4
  402920:	4b15      	ldr	r3, [pc, #84]	; (402978 <vTaskPlaceOnEventList+0x6c>)
  402922:	4798      	blx	r3
  402924:	b940      	cbnz	r0, 402938 <vTaskPlaceOnEventList+0x2c>
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  402926:	682a      	ldr	r2, [r5, #0]
  402928:	4914      	ldr	r1, [pc, #80]	; (40297c <vTaskPlaceOnEventList+0x70>)
  40292a:	680b      	ldr	r3, [r1, #0]
  40292c:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  40292e:	2201      	movs	r2, #1
  402930:	4082      	lsls	r2, r0
  402932:	ea23 0302 	bic.w	r3, r3, r2
  402936:	600b      	str	r3, [r1, #0]
		if( xTicksToWait == portMAX_DELAY )
  402938:	f1b4 3fff 	cmp.w	r4, #4294967295
  40293c:	d010      	beq.n	402960 <vTaskPlaceOnEventList+0x54>
			xTimeToWake = xTickCount + xTicksToWait;
  40293e:	4b10      	ldr	r3, [pc, #64]	; (402980 <vTaskPlaceOnEventList+0x74>)
  402940:	6818      	ldr	r0, [r3, #0]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
  402942:	4420      	add	r0, r4
  402944:	4b0f      	ldr	r3, [pc, #60]	; (402984 <vTaskPlaceOnEventList+0x78>)
  402946:	4798      	blx	r3
  402948:	bd38      	pop	{r3, r4, r5, pc}
  40294a:	f04f 0380 	mov.w	r3, #128	; 0x80
  40294e:	b672      	cpsid	i
  402950:	f383 8811 	msr	BASEPRI, r3
  402954:	f3bf 8f6f 	isb	sy
  402958:	f3bf 8f4f 	dsb	sy
  40295c:	b662      	cpsie	i
  40295e:	e7fe      	b.n	40295e <vTaskPlaceOnEventList+0x52>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  402960:	4b03      	ldr	r3, [pc, #12]	; (402970 <vTaskPlaceOnEventList+0x64>)
  402962:	6819      	ldr	r1, [r3, #0]
  402964:	3104      	adds	r1, #4
  402966:	4808      	ldr	r0, [pc, #32]	; (402988 <vTaskPlaceOnEventList+0x7c>)
  402968:	4b08      	ldr	r3, [pc, #32]	; (40298c <vTaskPlaceOnEventList+0x80>)
  40296a:	4798      	blx	r3
  40296c:	bd38      	pop	{r3, r4, r5, pc}
  40296e:	bf00      	nop
  402970:	20400a60 	.word	0x20400a60
  402974:	00401475 	.word	0x00401475
  402978:	004014a9 	.word	0x004014a9
  40297c:	20400ae4 	.word	0x20400ae4
  402980:	20400b58 	.word	0x20400b58
  402984:	00402175 	.word	0x00402175
  402988:	20400b30 	.word	0x20400b30
  40298c:	0040145d 	.word	0x0040145d

00402990 <vTaskPlaceOnEventListRestricted>:
		configASSERT( pxEventList );
  402990:	b1e8      	cbz	r0, 4029ce <vTaskPlaceOnEventListRestricted+0x3e>
	{
  402992:	b570      	push	{r4, r5, r6, lr}
  402994:	4615      	mov	r5, r2
  402996:	460c      	mov	r4, r1
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
  402998:	4e16      	ldr	r6, [pc, #88]	; (4029f4 <vTaskPlaceOnEventListRestricted+0x64>)
  40299a:	6831      	ldr	r1, [r6, #0]
  40299c:	3118      	adds	r1, #24
  40299e:	4b16      	ldr	r3, [pc, #88]	; (4029f8 <vTaskPlaceOnEventListRestricted+0x68>)
  4029a0:	4798      	blx	r3
		if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  4029a2:	6830      	ldr	r0, [r6, #0]
  4029a4:	3004      	adds	r0, #4
  4029a6:	4b15      	ldr	r3, [pc, #84]	; (4029fc <vTaskPlaceOnEventListRestricted+0x6c>)
  4029a8:	4798      	blx	r3
  4029aa:	b940      	cbnz	r0, 4029be <vTaskPlaceOnEventListRestricted+0x2e>
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  4029ac:	6832      	ldr	r2, [r6, #0]
  4029ae:	4914      	ldr	r1, [pc, #80]	; (402a00 <vTaskPlaceOnEventListRestricted+0x70>)
  4029b0:	680b      	ldr	r3, [r1, #0]
  4029b2:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  4029b4:	2201      	movs	r2, #1
  4029b6:	4082      	lsls	r2, r0
  4029b8:	ea23 0302 	bic.w	r3, r3, r2
  4029bc:	600b      	str	r3, [r1, #0]
			if( xWaitIndefinitely == pdTRUE )
  4029be:	2d01      	cmp	r5, #1
  4029c0:	d010      	beq.n	4029e4 <vTaskPlaceOnEventListRestricted+0x54>
				xTimeToWake = xTickCount + xTicksToWait;
  4029c2:	4b10      	ldr	r3, [pc, #64]	; (402a04 <vTaskPlaceOnEventListRestricted+0x74>)
  4029c4:	6818      	ldr	r0, [r3, #0]
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  4029c6:	4420      	add	r0, r4
  4029c8:	4b0f      	ldr	r3, [pc, #60]	; (402a08 <vTaskPlaceOnEventListRestricted+0x78>)
  4029ca:	4798      	blx	r3
  4029cc:	bd70      	pop	{r4, r5, r6, pc}
  4029ce:	f04f 0380 	mov.w	r3, #128	; 0x80
  4029d2:	b672      	cpsid	i
  4029d4:	f383 8811 	msr	BASEPRI, r3
  4029d8:	f3bf 8f6f 	isb	sy
  4029dc:	f3bf 8f4f 	dsb	sy
  4029e0:	b662      	cpsie	i
  4029e2:	e7fe      	b.n	4029e2 <vTaskPlaceOnEventListRestricted+0x52>
				vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  4029e4:	4b03      	ldr	r3, [pc, #12]	; (4029f4 <vTaskPlaceOnEventListRestricted+0x64>)
  4029e6:	6819      	ldr	r1, [r3, #0]
  4029e8:	3104      	adds	r1, #4
  4029ea:	4808      	ldr	r0, [pc, #32]	; (402a0c <vTaskPlaceOnEventListRestricted+0x7c>)
  4029ec:	4b02      	ldr	r3, [pc, #8]	; (4029f8 <vTaskPlaceOnEventListRestricted+0x68>)
  4029ee:	4798      	blx	r3
  4029f0:	bd70      	pop	{r4, r5, r6, pc}
  4029f2:	bf00      	nop
  4029f4:	20400a60 	.word	0x20400a60
  4029f8:	0040145d 	.word	0x0040145d
  4029fc:	004014a9 	.word	0x004014a9
  402a00:	20400ae4 	.word	0x20400ae4
  402a04:	20400b58 	.word	0x20400b58
  402a08:	00402175 	.word	0x00402175
  402a0c:	20400b30 	.word	0x20400b30

00402a10 <xTaskRemoveFromEventList>:
{
  402a10:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
  402a12:	68c3      	ldr	r3, [r0, #12]
  402a14:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
  402a16:	b324      	cbz	r4, 402a62 <xTaskRemoveFromEventList+0x52>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
  402a18:	f104 0518 	add.w	r5, r4, #24
  402a1c:	4628      	mov	r0, r5
  402a1e:	4b1a      	ldr	r3, [pc, #104]	; (402a88 <xTaskRemoveFromEventList+0x78>)
  402a20:	4798      	blx	r3
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  402a22:	4b1a      	ldr	r3, [pc, #104]	; (402a8c <xTaskRemoveFromEventList+0x7c>)
  402a24:	681b      	ldr	r3, [r3, #0]
  402a26:	bb3b      	cbnz	r3, 402a78 <xTaskRemoveFromEventList+0x68>
		( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
  402a28:	1d25      	adds	r5, r4, #4
  402a2a:	4628      	mov	r0, r5
  402a2c:	4b16      	ldr	r3, [pc, #88]	; (402a88 <xTaskRemoveFromEventList+0x78>)
  402a2e:	4798      	blx	r3
		prvAddTaskToReadyList( pxUnblockedTCB );
  402a30:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  402a32:	4a17      	ldr	r2, [pc, #92]	; (402a90 <xTaskRemoveFromEventList+0x80>)
  402a34:	6811      	ldr	r1, [r2, #0]
  402a36:	2301      	movs	r3, #1
  402a38:	4083      	lsls	r3, r0
  402a3a:	430b      	orrs	r3, r1
  402a3c:	6013      	str	r3, [r2, #0]
  402a3e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  402a42:	4629      	mov	r1, r5
  402a44:	4b13      	ldr	r3, [pc, #76]	; (402a94 <xTaskRemoveFromEventList+0x84>)
  402a46:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  402a4a:	4b13      	ldr	r3, [pc, #76]	; (402a98 <xTaskRemoveFromEventList+0x88>)
  402a4c:	4798      	blx	r3
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
  402a4e:	4b13      	ldr	r3, [pc, #76]	; (402a9c <xTaskRemoveFromEventList+0x8c>)
  402a50:	681b      	ldr	r3, [r3, #0]
  402a52:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  402a54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  402a56:	429a      	cmp	r2, r3
  402a58:	d913      	bls.n	402a82 <xTaskRemoveFromEventList+0x72>
		xYieldPending = pdTRUE;
  402a5a:	2001      	movs	r0, #1
  402a5c:	4b10      	ldr	r3, [pc, #64]	; (402aa0 <xTaskRemoveFromEventList+0x90>)
  402a5e:	6018      	str	r0, [r3, #0]
  402a60:	bd38      	pop	{r3, r4, r5, pc}
  402a62:	f04f 0380 	mov.w	r3, #128	; 0x80
  402a66:	b672      	cpsid	i
  402a68:	f383 8811 	msr	BASEPRI, r3
  402a6c:	f3bf 8f6f 	isb	sy
  402a70:	f3bf 8f4f 	dsb	sy
  402a74:	b662      	cpsie	i
  402a76:	e7fe      	b.n	402a76 <xTaskRemoveFromEventList+0x66>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
  402a78:	4629      	mov	r1, r5
  402a7a:	480a      	ldr	r0, [pc, #40]	; (402aa4 <xTaskRemoveFromEventList+0x94>)
  402a7c:	4b06      	ldr	r3, [pc, #24]	; (402a98 <xTaskRemoveFromEventList+0x88>)
  402a7e:	4798      	blx	r3
  402a80:	e7e5      	b.n	402a4e <xTaskRemoveFromEventList+0x3e>
		xReturn = pdFALSE;
  402a82:	2000      	movs	r0, #0
}
  402a84:	bd38      	pop	{r3, r4, r5, pc}
  402a86:	bf00      	nop
  402a88:	004014a9 	.word	0x004014a9
  402a8c:	20400ad8 	.word	0x20400ad8
  402a90:	20400ae4 	.word	0x20400ae4
  402a94:	20400a6c 	.word	0x20400a6c
  402a98:	0040145d 	.word	0x0040145d
  402a9c:	20400a60 	.word	0x20400a60
  402aa0:	20400b5c 	.word	0x20400b5c
  402aa4:	20400b18 	.word	0x20400b18

00402aa8 <vTaskSetTimeOutState>:
	configASSERT( pxTimeOut );
  402aa8:	b130      	cbz	r0, 402ab8 <vTaskSetTimeOutState+0x10>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
  402aaa:	4a09      	ldr	r2, [pc, #36]	; (402ad0 <vTaskSetTimeOutState+0x28>)
  402aac:	6812      	ldr	r2, [r2, #0]
  402aae:	6002      	str	r2, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
  402ab0:	4a08      	ldr	r2, [pc, #32]	; (402ad4 <vTaskSetTimeOutState+0x2c>)
  402ab2:	6812      	ldr	r2, [r2, #0]
  402ab4:	6042      	str	r2, [r0, #4]
  402ab6:	4770      	bx	lr
  402ab8:	f04f 0380 	mov.w	r3, #128	; 0x80
  402abc:	b672      	cpsid	i
  402abe:	f383 8811 	msr	BASEPRI, r3
  402ac2:	f3bf 8f6f 	isb	sy
  402ac6:	f3bf 8f4f 	dsb	sy
  402aca:	b662      	cpsie	i
  402acc:	e7fe      	b.n	402acc <vTaskSetTimeOutState+0x24>
  402ace:	bf00      	nop
  402ad0:	20400b14 	.word	0x20400b14
  402ad4:	20400b58 	.word	0x20400b58

00402ad8 <xTaskCheckForTimeOut>:
{
  402ad8:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxTimeOut );
  402ada:	b1c0      	cbz	r0, 402b0e <xTaskCheckForTimeOut+0x36>
  402adc:	4604      	mov	r4, r0
	configASSERT( pxTicksToWait );
  402ade:	b309      	cbz	r1, 402b24 <xTaskCheckForTimeOut+0x4c>
  402ae0:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
  402ae2:	4b1d      	ldr	r3, [pc, #116]	; (402b58 <xTaskCheckForTimeOut+0x80>)
  402ae4:	4798      	blx	r3
		const TickType_t xConstTickCount = xTickCount;
  402ae6:	4b1d      	ldr	r3, [pc, #116]	; (402b5c <xTaskCheckForTimeOut+0x84>)
  402ae8:	681a      	ldr	r2, [r3, #0]
			if( *pxTicksToWait == portMAX_DELAY )
  402aea:	682b      	ldr	r3, [r5, #0]
  402aec:	f1b3 3fff 	cmp.w	r3, #4294967295
  402af0:	d02e      	beq.n	402b50 <xTaskCheckForTimeOut+0x78>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
  402af2:	491b      	ldr	r1, [pc, #108]	; (402b60 <xTaskCheckForTimeOut+0x88>)
  402af4:	6809      	ldr	r1, [r1, #0]
  402af6:	6820      	ldr	r0, [r4, #0]
  402af8:	4288      	cmp	r0, r1
  402afa:	d002      	beq.n	402b02 <xTaskCheckForTimeOut+0x2a>
  402afc:	6861      	ldr	r1, [r4, #4]
  402afe:	428a      	cmp	r2, r1
  402b00:	d228      	bcs.n	402b54 <xTaskCheckForTimeOut+0x7c>
		else if( ( xConstTickCount - pxTimeOut->xTimeOnEntering ) < *pxTicksToWait )
  402b02:	6861      	ldr	r1, [r4, #4]
  402b04:	1a50      	subs	r0, r2, r1
  402b06:	4283      	cmp	r3, r0
  402b08:	d817      	bhi.n	402b3a <xTaskCheckForTimeOut+0x62>
			xReturn = pdTRUE;
  402b0a:	2401      	movs	r4, #1
  402b0c:	e01c      	b.n	402b48 <xTaskCheckForTimeOut+0x70>
  402b0e:	f04f 0380 	mov.w	r3, #128	; 0x80
  402b12:	b672      	cpsid	i
  402b14:	f383 8811 	msr	BASEPRI, r3
  402b18:	f3bf 8f6f 	isb	sy
  402b1c:	f3bf 8f4f 	dsb	sy
  402b20:	b662      	cpsie	i
  402b22:	e7fe      	b.n	402b22 <xTaskCheckForTimeOut+0x4a>
  402b24:	f04f 0380 	mov.w	r3, #128	; 0x80
  402b28:	b672      	cpsid	i
  402b2a:	f383 8811 	msr	BASEPRI, r3
  402b2e:	f3bf 8f6f 	isb	sy
  402b32:	f3bf 8f4f 	dsb	sy
  402b36:	b662      	cpsie	i
  402b38:	e7fe      	b.n	402b38 <xTaskCheckForTimeOut+0x60>
			*pxTicksToWait -= ( xConstTickCount -  pxTimeOut->xTimeOnEntering );
  402b3a:	1a9b      	subs	r3, r3, r2
  402b3c:	440b      	add	r3, r1
  402b3e:	602b      	str	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
  402b40:	4620      	mov	r0, r4
  402b42:	4b08      	ldr	r3, [pc, #32]	; (402b64 <xTaskCheckForTimeOut+0x8c>)
  402b44:	4798      	blx	r3
			xReturn = pdFALSE;
  402b46:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
  402b48:	4b07      	ldr	r3, [pc, #28]	; (402b68 <xTaskCheckForTimeOut+0x90>)
  402b4a:	4798      	blx	r3
}
  402b4c:	4620      	mov	r0, r4
  402b4e:	bd38      	pop	{r3, r4, r5, pc}
				xReturn = pdFALSE;
  402b50:	2400      	movs	r4, #0
  402b52:	e7f9      	b.n	402b48 <xTaskCheckForTimeOut+0x70>
			xReturn = pdTRUE;
  402b54:	2401      	movs	r4, #1
  402b56:	e7f7      	b.n	402b48 <xTaskCheckForTimeOut+0x70>
  402b58:	0040158d 	.word	0x0040158d
  402b5c:	20400b58 	.word	0x20400b58
  402b60:	20400b14 	.word	0x20400b14
  402b64:	00402aa9 	.word	0x00402aa9
  402b68:	004015d9 	.word	0x004015d9

00402b6c <vTaskMissedYield>:
	xYieldPending = pdTRUE;
  402b6c:	2201      	movs	r2, #1
  402b6e:	4b01      	ldr	r3, [pc, #4]	; (402b74 <vTaskMissedYield+0x8>)
  402b70:	601a      	str	r2, [r3, #0]
  402b72:	4770      	bx	lr
  402b74:	20400b5c 	.word	0x20400b5c

00402b78 <xTaskGetSchedulerState>:

	BaseType_t xTaskGetSchedulerState( void )
	{
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
  402b78:	4b05      	ldr	r3, [pc, #20]	; (402b90 <xTaskGetSchedulerState+0x18>)
  402b7a:	681b      	ldr	r3, [r3, #0]
  402b7c:	b133      	cbz	r3, 402b8c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  402b7e:	4b05      	ldr	r3, [pc, #20]	; (402b94 <xTaskGetSchedulerState+0x1c>)
  402b80:	681b      	ldr	r3, [r3, #0]
			{
				xReturn = taskSCHEDULER_RUNNING;
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
  402b82:	2b00      	cmp	r3, #0
  402b84:	bf0c      	ite	eq
  402b86:	2002      	moveq	r0, #2
  402b88:	2000      	movne	r0, #0
  402b8a:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
  402b8c:	2001      	movs	r0, #1
			}
		}

		return xReturn;
	}
  402b8e:	4770      	bx	lr
  402b90:	20400b2c 	.word	0x20400b2c
  402b94:	20400ad8 	.word	0x20400ad8

00402b98 <vTaskPriorityInherit>:
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
  402b98:	2800      	cmp	r0, #0
  402b9a:	d044      	beq.n	402c26 <vTaskPriorityInherit+0x8e>
	{
  402b9c:	b538      	push	{r3, r4, r5, lr}
  402b9e:	4604      	mov	r4, r0
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
  402ba0:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  402ba2:	4921      	ldr	r1, [pc, #132]	; (402c28 <vTaskPriorityInherit+0x90>)
  402ba4:	6809      	ldr	r1, [r1, #0]
  402ba6:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  402ba8:	428a      	cmp	r2, r1
  402baa:	d214      	bcs.n	402bd6 <vTaskPriorityInherit+0x3e>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
  402bac:	6981      	ldr	r1, [r0, #24]
  402bae:	2900      	cmp	r1, #0
  402bb0:	db05      	blt.n	402bbe <vTaskPriorityInherit+0x26>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  402bb2:	491d      	ldr	r1, [pc, #116]	; (402c28 <vTaskPriorityInherit+0x90>)
  402bb4:	6809      	ldr	r1, [r1, #0]
  402bb6:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  402bb8:	f1c1 0105 	rsb	r1, r1, #5
  402bbc:	6181      	str	r1, [r0, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
  402bbe:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  402bc2:	491a      	ldr	r1, [pc, #104]	; (402c2c <vTaskPriorityInherit+0x94>)
  402bc4:	eb01 0282 	add.w	r2, r1, r2, lsl #2
  402bc8:	6961      	ldr	r1, [r4, #20]
  402bca:	4291      	cmp	r1, r2
  402bcc:	d004      	beq.n	402bd8 <vTaskPriorityInherit+0x40>
					prvAddTaskToReadyList( pxTCB );
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  402bce:	4a16      	ldr	r2, [pc, #88]	; (402c28 <vTaskPriorityInherit+0x90>)
  402bd0:	6812      	ldr	r2, [r2, #0]
  402bd2:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
  402bd4:	62e2      	str	r2, [r4, #44]	; 0x2c
  402bd6:	bd38      	pop	{r3, r4, r5, pc}
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  402bd8:	1d25      	adds	r5, r4, #4
  402bda:	4628      	mov	r0, r5
  402bdc:	4b14      	ldr	r3, [pc, #80]	; (402c30 <vTaskPriorityInherit+0x98>)
  402bde:	4798      	blx	r3
  402be0:	b970      	cbnz	r0, 402c00 <vTaskPriorityInherit+0x68>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
  402be2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  402be4:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  402be8:	4a10      	ldr	r2, [pc, #64]	; (402c2c <vTaskPriorityInherit+0x94>)
  402bea:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  402bee:	b93a      	cbnz	r2, 402c00 <vTaskPriorityInherit+0x68>
  402bf0:	4810      	ldr	r0, [pc, #64]	; (402c34 <vTaskPriorityInherit+0x9c>)
  402bf2:	6802      	ldr	r2, [r0, #0]
  402bf4:	2101      	movs	r1, #1
  402bf6:	fa01 f303 	lsl.w	r3, r1, r3
  402bfa:	ea22 0303 	bic.w	r3, r2, r3
  402bfe:	6003      	str	r3, [r0, #0]
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  402c00:	4b09      	ldr	r3, [pc, #36]	; (402c28 <vTaskPriorityInherit+0x90>)
  402c02:	681b      	ldr	r3, [r3, #0]
  402c04:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
  402c06:	62e0      	str	r0, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
  402c08:	4a0a      	ldr	r2, [pc, #40]	; (402c34 <vTaskPriorityInherit+0x9c>)
  402c0a:	6811      	ldr	r1, [r2, #0]
  402c0c:	2301      	movs	r3, #1
  402c0e:	4083      	lsls	r3, r0
  402c10:	430b      	orrs	r3, r1
  402c12:	6013      	str	r3, [r2, #0]
  402c14:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  402c18:	4629      	mov	r1, r5
  402c1a:	4b04      	ldr	r3, [pc, #16]	; (402c2c <vTaskPriorityInherit+0x94>)
  402c1c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  402c20:	4b05      	ldr	r3, [pc, #20]	; (402c38 <vTaskPriorityInherit+0xa0>)
  402c22:	4798      	blx	r3
  402c24:	bd38      	pop	{r3, r4, r5, pc}
  402c26:	4770      	bx	lr
  402c28:	20400a60 	.word	0x20400a60
  402c2c:	20400a6c 	.word	0x20400a6c
  402c30:	004014a9 	.word	0x004014a9
  402c34:	20400ae4 	.word	0x20400ae4
  402c38:	0040145d 	.word	0x0040145d

00402c3c <xTaskPriorityDisinherit>:
	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
	BaseType_t xReturn = pdFALSE;

		if( pxMutexHolder != NULL )
  402c3c:	2800      	cmp	r0, #0
  402c3e:	d04d      	beq.n	402cdc <xTaskPriorityDisinherit+0xa0>
	{
  402c40:	b538      	push	{r3, r4, r5, lr}
  402c42:	4604      	mov	r4, r0
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
  402c44:	4a27      	ldr	r2, [pc, #156]	; (402ce4 <xTaskPriorityDisinherit+0xa8>)
  402c46:	6812      	ldr	r2, [r2, #0]
  402c48:	4290      	cmp	r0, r2
  402c4a:	d00a      	beq.n	402c62 <xTaskPriorityDisinherit+0x26>
  402c4c:	f04f 0380 	mov.w	r3, #128	; 0x80
  402c50:	b672      	cpsid	i
  402c52:	f383 8811 	msr	BASEPRI, r3
  402c56:	f3bf 8f6f 	isb	sy
  402c5a:	f3bf 8f4f 	dsb	sy
  402c5e:	b662      	cpsie	i
  402c60:	e7fe      	b.n	402c60 <xTaskPriorityDisinherit+0x24>

			configASSERT( pxTCB->uxMutexesHeld );
  402c62:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
  402c64:	b952      	cbnz	r2, 402c7c <xTaskPriorityDisinherit+0x40>
  402c66:	f04f 0380 	mov.w	r3, #128	; 0x80
  402c6a:	b672      	cpsid	i
  402c6c:	f383 8811 	msr	BASEPRI, r3
  402c70:	f3bf 8f6f 	isb	sy
  402c74:	f3bf 8f4f 	dsb	sy
  402c78:	b662      	cpsie	i
  402c7a:	e7fe      	b.n	402c7a <xTaskPriorityDisinherit+0x3e>
			( pxTCB->uxMutexesHeld )--;
  402c7c:	3a01      	subs	r2, #1
  402c7e:	64c2      	str	r2, [r0, #76]	; 0x4c

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
  402c80:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
  402c82:	6ca1      	ldr	r1, [r4, #72]	; 0x48
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
  402c84:	4288      	cmp	r0, r1
  402c86:	d02b      	beq.n	402ce0 <xTaskPriorityDisinherit+0xa4>
  402c88:	bb52      	cbnz	r2, 402ce0 <xTaskPriorityDisinherit+0xa4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  402c8a:	1d25      	adds	r5, r4, #4
  402c8c:	4628      	mov	r0, r5
  402c8e:	4b16      	ldr	r3, [pc, #88]	; (402ce8 <xTaskPriorityDisinherit+0xac>)
  402c90:	4798      	blx	r3
  402c92:	b968      	cbnz	r0, 402cb0 <xTaskPriorityDisinherit+0x74>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
  402c94:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  402c96:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  402c9a:	4b14      	ldr	r3, [pc, #80]	; (402cec <xTaskPriorityDisinherit+0xb0>)
  402c9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  402ca0:	b933      	cbnz	r3, 402cb0 <xTaskPriorityDisinherit+0x74>
  402ca2:	4813      	ldr	r0, [pc, #76]	; (402cf0 <xTaskPriorityDisinherit+0xb4>)
  402ca4:	6803      	ldr	r3, [r0, #0]
  402ca6:	2201      	movs	r2, #1
  402ca8:	408a      	lsls	r2, r1
  402caa:	ea23 0302 	bic.w	r3, r3, r2
  402cae:	6003      	str	r3, [r0, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
  402cb0:	6ca0      	ldr	r0, [r4, #72]	; 0x48
  402cb2:	62e0      	str	r0, [r4, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  402cb4:	f1c0 0305 	rsb	r3, r0, #5
  402cb8:	61a3      	str	r3, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
  402cba:	4a0d      	ldr	r2, [pc, #52]	; (402cf0 <xTaskPriorityDisinherit+0xb4>)
  402cbc:	6811      	ldr	r1, [r2, #0]
  402cbe:	2401      	movs	r4, #1
  402cc0:	fa04 f300 	lsl.w	r3, r4, r0
  402cc4:	430b      	orrs	r3, r1
  402cc6:	6013      	str	r3, [r2, #0]
  402cc8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  402ccc:	4629      	mov	r1, r5
  402cce:	4b07      	ldr	r3, [pc, #28]	; (402cec <xTaskPriorityDisinherit+0xb0>)
  402cd0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  402cd4:	4b07      	ldr	r3, [pc, #28]	; (402cf4 <xTaskPriorityDisinherit+0xb8>)
  402cd6:	4798      	blx	r3
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
  402cd8:	4620      	mov	r0, r4
  402cda:	bd38      	pop	{r3, r4, r5, pc}
	BaseType_t xReturn = pdFALSE;
  402cdc:	2000      	movs	r0, #0
  402cde:	4770      	bx	lr
  402ce0:	2000      	movs	r0, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
  402ce2:	bd38      	pop	{r3, r4, r5, pc}
  402ce4:	20400a60 	.word	0x20400a60
  402ce8:	004014a9 	.word	0x004014a9
  402cec:	20400a6c 	.word	0x20400a6c
  402cf0:	20400ae4 	.word	0x20400ae4
  402cf4:	0040145d 	.word	0x0040145d

00402cf8 <pvTaskIncrementMutexHeldCount>:

	void *pvTaskIncrementMutexHeldCount( void )
	{
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
  402cf8:	4b05      	ldr	r3, [pc, #20]	; (402d10 <pvTaskIncrementMutexHeldCount+0x18>)
  402cfa:	681b      	ldr	r3, [r3, #0]
  402cfc:	b123      	cbz	r3, 402d08 <pvTaskIncrementMutexHeldCount+0x10>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
  402cfe:	4b04      	ldr	r3, [pc, #16]	; (402d10 <pvTaskIncrementMutexHeldCount+0x18>)
  402d00:	681a      	ldr	r2, [r3, #0]
  402d02:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
  402d04:	3301      	adds	r3, #1
  402d06:	64d3      	str	r3, [r2, #76]	; 0x4c
		}

		return pxCurrentTCB;
  402d08:	4b01      	ldr	r3, [pc, #4]	; (402d10 <pvTaskIncrementMutexHeldCount+0x18>)
  402d0a:	6818      	ldr	r0, [r3, #0]
	}
  402d0c:	4770      	bx	lr
  402d0e:	bf00      	nop
  402d10:	20400a60 	.word	0x20400a60

00402d14 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
  402d14:	b508      	push	{r3, lr}
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
  402d16:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  402d18:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
  402d1a:	4291      	cmp	r1, r2
  402d1c:	d80c      	bhi.n	402d38 <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( xTimeNow - xCommandTime ) >= pxTimer->xTimerPeriodInTicks )
  402d1e:	1ad2      	subs	r2, r2, r3
  402d20:	6983      	ldr	r3, [r0, #24]
  402d22:	429a      	cmp	r2, r3
  402d24:	d301      	bcc.n	402d2a <prvInsertTimerInActiveList+0x16>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
  402d26:	2001      	movs	r0, #1
  402d28:	bd08      	pop	{r3, pc}
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
  402d2a:	1d01      	adds	r1, r0, #4
  402d2c:	4b09      	ldr	r3, [pc, #36]	; (402d54 <prvInsertTimerInActiveList+0x40>)
  402d2e:	6818      	ldr	r0, [r3, #0]
  402d30:	4b09      	ldr	r3, [pc, #36]	; (402d58 <prvInsertTimerInActiveList+0x44>)
  402d32:	4798      	blx	r3
BaseType_t xProcessTimerNow = pdFALSE;
  402d34:	2000      	movs	r0, #0
  402d36:	bd08      	pop	{r3, pc}
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
  402d38:	429a      	cmp	r2, r3
  402d3a:	d203      	bcs.n	402d44 <prvInsertTimerInActiveList+0x30>
  402d3c:	4299      	cmp	r1, r3
  402d3e:	d301      	bcc.n	402d44 <prvInsertTimerInActiveList+0x30>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
  402d40:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
  402d42:	bd08      	pop	{r3, pc}
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  402d44:	1d01      	adds	r1, r0, #4
  402d46:	4b05      	ldr	r3, [pc, #20]	; (402d5c <prvInsertTimerInActiveList+0x48>)
  402d48:	6818      	ldr	r0, [r3, #0]
  402d4a:	4b03      	ldr	r3, [pc, #12]	; (402d58 <prvInsertTimerInActiveList+0x44>)
  402d4c:	4798      	blx	r3
BaseType_t xProcessTimerNow = pdFALSE;
  402d4e:	2000      	movs	r0, #0
  402d50:	bd08      	pop	{r3, pc}
  402d52:	bf00      	nop
  402d54:	20400b64 	.word	0x20400b64
  402d58:	00401475 	.word	0x00401475
  402d5c:	20400b60 	.word	0x20400b60

00402d60 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
  402d60:	b570      	push	{r4, r5, r6, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
  402d62:	4b15      	ldr	r3, [pc, #84]	; (402db8 <prvCheckForValidListAndQueue+0x58>)
  402d64:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
  402d66:	4b15      	ldr	r3, [pc, #84]	; (402dbc <prvCheckForValidListAndQueue+0x5c>)
  402d68:	681b      	ldr	r3, [r3, #0]
  402d6a:	b113      	cbz	r3, 402d72 <prvCheckForValidListAndQueue+0x12>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
  402d6c:	4b14      	ldr	r3, [pc, #80]	; (402dc0 <prvCheckForValidListAndQueue+0x60>)
  402d6e:	4798      	blx	r3
  402d70:	bd70      	pop	{r4, r5, r6, pc}
			vListInitialise( &xActiveTimerList1 );
  402d72:	4d14      	ldr	r5, [pc, #80]	; (402dc4 <prvCheckForValidListAndQueue+0x64>)
  402d74:	4628      	mov	r0, r5
  402d76:	4e14      	ldr	r6, [pc, #80]	; (402dc8 <prvCheckForValidListAndQueue+0x68>)
  402d78:	47b0      	blx	r6
			vListInitialise( &xActiveTimerList2 );
  402d7a:	4c14      	ldr	r4, [pc, #80]	; (402dcc <prvCheckForValidListAndQueue+0x6c>)
  402d7c:	4620      	mov	r0, r4
  402d7e:	47b0      	blx	r6
			pxCurrentTimerList = &xActiveTimerList1;
  402d80:	4b13      	ldr	r3, [pc, #76]	; (402dd0 <prvCheckForValidListAndQueue+0x70>)
  402d82:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
  402d84:	4b13      	ldr	r3, [pc, #76]	; (402dd4 <prvCheckForValidListAndQueue+0x74>)
  402d86:	601c      	str	r4, [r3, #0]
			xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
  402d88:	2200      	movs	r2, #0
  402d8a:	2110      	movs	r1, #16
  402d8c:	2005      	movs	r0, #5
  402d8e:	4b12      	ldr	r3, [pc, #72]	; (402dd8 <prvCheckForValidListAndQueue+0x78>)
  402d90:	4798      	blx	r3
  402d92:	4b0a      	ldr	r3, [pc, #40]	; (402dbc <prvCheckForValidListAndQueue+0x5c>)
  402d94:	6018      	str	r0, [r3, #0]
			configASSERT( xTimerQueue );
  402d96:	b118      	cbz	r0, 402da0 <prvCheckForValidListAndQueue+0x40>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
  402d98:	4910      	ldr	r1, [pc, #64]	; (402ddc <prvCheckForValidListAndQueue+0x7c>)
  402d9a:	4b11      	ldr	r3, [pc, #68]	; (402de0 <prvCheckForValidListAndQueue+0x80>)
  402d9c:	4798      	blx	r3
  402d9e:	e7e5      	b.n	402d6c <prvCheckForValidListAndQueue+0xc>
  402da0:	f04f 0380 	mov.w	r3, #128	; 0x80
  402da4:	b672      	cpsid	i
  402da6:	f383 8811 	msr	BASEPRI, r3
  402daa:	f3bf 8f6f 	isb	sy
  402dae:	f3bf 8f4f 	dsb	sy
  402db2:	b662      	cpsie	i
  402db4:	e7fe      	b.n	402db4 <prvCheckForValidListAndQueue+0x54>
  402db6:	bf00      	nop
  402db8:	0040158d 	.word	0x0040158d
  402dbc:	20400b94 	.word	0x20400b94
  402dc0:	004015d9 	.word	0x004015d9
  402dc4:	20400b68 	.word	0x20400b68
  402dc8:	00401441 	.word	0x00401441
  402dcc:	20400b7c 	.word	0x20400b7c
  402dd0:	20400b60 	.word	0x20400b60
  402dd4:	20400b64 	.word	0x20400b64
  402dd8:	00401aad 	.word	0x00401aad
  402ddc:	00406760 	.word	0x00406760
  402de0:	004020bd 	.word	0x004020bd

00402de4 <xTimerCreateTimerTask>:
{
  402de4:	b510      	push	{r4, lr}
  402de6:	b084      	sub	sp, #16
	prvCheckForValidListAndQueue();
  402de8:	4b0f      	ldr	r3, [pc, #60]	; (402e28 <xTimerCreateTimerTask+0x44>)
  402dea:	4798      	blx	r3
	if( xTimerQueue != NULL )
  402dec:	4b0f      	ldr	r3, [pc, #60]	; (402e2c <xTimerCreateTimerTask+0x48>)
  402dee:	681b      	ldr	r3, [r3, #0]
  402df0:	b173      	cbz	r3, 402e10 <xTimerCreateTimerTask+0x2c>
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
  402df2:	2300      	movs	r3, #0
  402df4:	9303      	str	r3, [sp, #12]
  402df6:	9302      	str	r3, [sp, #8]
  402df8:	9301      	str	r3, [sp, #4]
  402dfa:	2204      	movs	r2, #4
  402dfc:	9200      	str	r2, [sp, #0]
  402dfe:	f44f 7282 	mov.w	r2, #260	; 0x104
  402e02:	490b      	ldr	r1, [pc, #44]	; (402e30 <xTimerCreateTimerTask+0x4c>)
  402e04:	480b      	ldr	r0, [pc, #44]	; (402e34 <xTimerCreateTimerTask+0x50>)
  402e06:	4c0c      	ldr	r4, [pc, #48]	; (402e38 <xTimerCreateTimerTask+0x54>)
  402e08:	47a0      	blx	r4
	configASSERT( xReturn );
  402e0a:	b108      	cbz	r0, 402e10 <xTimerCreateTimerTask+0x2c>
}
  402e0c:	b004      	add	sp, #16
  402e0e:	bd10      	pop	{r4, pc}
  402e10:	f04f 0380 	mov.w	r3, #128	; 0x80
  402e14:	b672      	cpsid	i
  402e16:	f383 8811 	msr	BASEPRI, r3
  402e1a:	f3bf 8f6f 	isb	sy
  402e1e:	f3bf 8f4f 	dsb	sy
  402e22:	b662      	cpsie	i
  402e24:	e7fe      	b.n	402e24 <xTimerCreateTimerTask+0x40>
  402e26:	bf00      	nop
  402e28:	00402d61 	.word	0x00402d61
  402e2c:	20400b94 	.word	0x20400b94
  402e30:	00406768 	.word	0x00406768
  402e34:	00402f65 	.word	0x00402f65
  402e38:	004021cd 	.word	0x004021cd

00402e3c <xTimerGenericCommand>:
	configASSERT( xTimer );
  402e3c:	b1d8      	cbz	r0, 402e76 <xTimerGenericCommand+0x3a>
{
  402e3e:	b530      	push	{r4, r5, lr}
  402e40:	b085      	sub	sp, #20
  402e42:	4615      	mov	r5, r2
  402e44:	4604      	mov	r4, r0
	if( xTimerQueue != NULL )
  402e46:	4a15      	ldr	r2, [pc, #84]	; (402e9c <xTimerGenericCommand+0x60>)
  402e48:	6810      	ldr	r0, [r2, #0]
  402e4a:	b320      	cbz	r0, 402e96 <xTimerGenericCommand+0x5a>
  402e4c:	461a      	mov	r2, r3
		xMessage.xMessageID = xCommandID;
  402e4e:	9100      	str	r1, [sp, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
  402e50:	9501      	str	r5, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
  402e52:	9402      	str	r4, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
  402e54:	2905      	cmp	r1, #5
  402e56:	dc19      	bgt.n	402e8c <xTimerGenericCommand+0x50>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
  402e58:	4b11      	ldr	r3, [pc, #68]	; (402ea0 <xTimerGenericCommand+0x64>)
  402e5a:	4798      	blx	r3
  402e5c:	2802      	cmp	r0, #2
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
  402e5e:	f04f 0300 	mov.w	r3, #0
  402e62:	bf0c      	ite	eq
  402e64:	9a08      	ldreq	r2, [sp, #32]
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
  402e66:	461a      	movne	r2, r3
  402e68:	4669      	mov	r1, sp
  402e6a:	480c      	ldr	r0, [pc, #48]	; (402e9c <xTimerGenericCommand+0x60>)
  402e6c:	6800      	ldr	r0, [r0, #0]
  402e6e:	4c0d      	ldr	r4, [pc, #52]	; (402ea4 <xTimerGenericCommand+0x68>)
  402e70:	47a0      	blx	r4
}
  402e72:	b005      	add	sp, #20
  402e74:	bd30      	pop	{r4, r5, pc}
  402e76:	f04f 0380 	mov.w	r3, #128	; 0x80
  402e7a:	b672      	cpsid	i
  402e7c:	f383 8811 	msr	BASEPRI, r3
  402e80:	f3bf 8f6f 	isb	sy
  402e84:	f3bf 8f4f 	dsb	sy
  402e88:	b662      	cpsie	i
  402e8a:	e7fe      	b.n	402e8a <xTimerGenericCommand+0x4e>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
  402e8c:	2300      	movs	r3, #0
  402e8e:	4669      	mov	r1, sp
  402e90:	4c05      	ldr	r4, [pc, #20]	; (402ea8 <xTimerGenericCommand+0x6c>)
  402e92:	47a0      	blx	r4
  402e94:	e7ed      	b.n	402e72 <xTimerGenericCommand+0x36>
BaseType_t xReturn = pdFAIL;
  402e96:	2000      	movs	r0, #0
	return xReturn;
  402e98:	e7eb      	b.n	402e72 <xTimerGenericCommand+0x36>
  402e9a:	bf00      	nop
  402e9c:	20400b94 	.word	0x20400b94
  402ea0:	00402b79 	.word	0x00402b79
  402ea4:	00401b29 	.word	0x00401b29
  402ea8:	00401d0d 	.word	0x00401d0d

00402eac <prvSampleTimeNow>:
{
  402eac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402eb0:	b082      	sub	sp, #8
  402eb2:	4680      	mov	r8, r0
	xTimeNow = xTaskGetTickCount();
  402eb4:	4b24      	ldr	r3, [pc, #144]	; (402f48 <prvSampleTimeNow+0x9c>)
  402eb6:	4798      	blx	r3
  402eb8:	4607      	mov	r7, r0
	if( xTimeNow < xLastTime )
  402eba:	4b24      	ldr	r3, [pc, #144]	; (402f4c <prvSampleTimeNow+0xa0>)
  402ebc:	681b      	ldr	r3, [r3, #0]
  402ebe:	4298      	cmp	r0, r3
  402ec0:	d31b      	bcc.n	402efa <prvSampleTimeNow+0x4e>
		*pxTimerListsWereSwitched = pdFALSE;
  402ec2:	2300      	movs	r3, #0
  402ec4:	f8c8 3000 	str.w	r3, [r8]
	xLastTime = xTimeNow;
  402ec8:	4b20      	ldr	r3, [pc, #128]	; (402f4c <prvSampleTimeNow+0xa0>)
  402eca:	601f      	str	r7, [r3, #0]
}
  402ecc:	4638      	mov	r0, r7
  402ece:	b002      	add	sp, #8
  402ed0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
  402ed4:	2100      	movs	r1, #0
  402ed6:	9100      	str	r1, [sp, #0]
  402ed8:	460b      	mov	r3, r1
  402eda:	4652      	mov	r2, sl
  402edc:	4620      	mov	r0, r4
  402ede:	4c1c      	ldr	r4, [pc, #112]	; (402f50 <prvSampleTimeNow+0xa4>)
  402ee0:	47a0      	blx	r4
				configASSERT( xResult );
  402ee2:	b960      	cbnz	r0, 402efe <prvSampleTimeNow+0x52>
  402ee4:	f04f 0380 	mov.w	r3, #128	; 0x80
  402ee8:	b672      	cpsid	i
  402eea:	f383 8811 	msr	BASEPRI, r3
  402eee:	f3bf 8f6f 	isb	sy
  402ef2:	f3bf 8f4f 	dsb	sy
  402ef6:	b662      	cpsie	i
  402ef8:	e7fe      	b.n	402ef8 <prvSampleTimeNow+0x4c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  402efa:	4d16      	ldr	r5, [pc, #88]	; (402f54 <prvSampleTimeNow+0xa8>)
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  402efc:	4e16      	ldr	r6, [pc, #88]	; (402f58 <prvSampleTimeNow+0xac>)
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  402efe:	682b      	ldr	r3, [r5, #0]
  402f00:	681a      	ldr	r2, [r3, #0]
  402f02:	b1c2      	cbz	r2, 402f36 <prvSampleTimeNow+0x8a>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  402f04:	68db      	ldr	r3, [r3, #12]
  402f06:	f8d3 a000 	ldr.w	sl, [r3]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  402f0a:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  402f0c:	f104 0904 	add.w	r9, r4, #4
  402f10:	4648      	mov	r0, r9
  402f12:	47b0      	blx	r6
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  402f14:	6a63      	ldr	r3, [r4, #36]	; 0x24
  402f16:	4620      	mov	r0, r4
  402f18:	4798      	blx	r3
		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  402f1a:	69e3      	ldr	r3, [r4, #28]
  402f1c:	2b01      	cmp	r3, #1
  402f1e:	d1ee      	bne.n	402efe <prvSampleTimeNow+0x52>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
  402f20:	69a3      	ldr	r3, [r4, #24]
  402f22:	4453      	add	r3, sl
			if( xReloadTime > xNextExpireTime )
  402f24:	459a      	cmp	sl, r3
  402f26:	d2d5      	bcs.n	402ed4 <prvSampleTimeNow+0x28>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
  402f28:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  402f2a:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  402f2c:	4649      	mov	r1, r9
  402f2e:	6828      	ldr	r0, [r5, #0]
  402f30:	4b0a      	ldr	r3, [pc, #40]	; (402f5c <prvSampleTimeNow+0xb0>)
  402f32:	4798      	blx	r3
  402f34:	e7e3      	b.n	402efe <prvSampleTimeNow+0x52>
	pxCurrentTimerList = pxOverflowTimerList;
  402f36:	4a0a      	ldr	r2, [pc, #40]	; (402f60 <prvSampleTimeNow+0xb4>)
  402f38:	6810      	ldr	r0, [r2, #0]
  402f3a:	4906      	ldr	r1, [pc, #24]	; (402f54 <prvSampleTimeNow+0xa8>)
  402f3c:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
  402f3e:	6013      	str	r3, [r2, #0]
		*pxTimerListsWereSwitched = pdTRUE;
  402f40:	2301      	movs	r3, #1
  402f42:	f8c8 3000 	str.w	r3, [r8]
  402f46:	e7bf      	b.n	402ec8 <prvSampleTimeNow+0x1c>
  402f48:	0040249d 	.word	0x0040249d
  402f4c:	20400b90 	.word	0x20400b90
  402f50:	00402e3d 	.word	0x00402e3d
  402f54:	20400b60 	.word	0x20400b60
  402f58:	004014a9 	.word	0x004014a9
  402f5c:	00401475 	.word	0x00401475
  402f60:	20400b64 	.word	0x20400b64

00402f64 <prvTimerTask>:
{
  402f64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402f68:	b088      	sub	sp, #32
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  402f6a:	4e75      	ldr	r6, [pc, #468]	; (403140 <prvTimerTask+0x1dc>)
	vTaskSuspendAll();
  402f6c:	4f75      	ldr	r7, [pc, #468]	; (403144 <prvTimerTask+0x1e0>)
					portYIELD_WITHIN_API();
  402f6e:	f8df 91fc 	ldr.w	r9, [pc, #508]	; 40316c <prvTimerTask+0x208>
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  402f72:	f8df 81fc 	ldr.w	r8, [pc, #508]	; 403170 <prvTimerTask+0x20c>
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  402f76:	6833      	ldr	r3, [r6, #0]
	if( *pxListWasEmpty == pdFALSE )
  402f78:	681a      	ldr	r2, [r3, #0]
  402f7a:	2a00      	cmp	r2, #0
  402f7c:	f000 80ce 	beq.w	40311c <prvTimerTask+0x1b8>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  402f80:	68db      	ldr	r3, [r3, #12]
  402f82:	681c      	ldr	r4, [r3, #0]
	vTaskSuspendAll();
  402f84:	47b8      	blx	r7
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  402f86:	a804      	add	r0, sp, #16
  402f88:	4b6f      	ldr	r3, [pc, #444]	; (403148 <prvTimerTask+0x1e4>)
  402f8a:	4798      	blx	r3
  402f8c:	4605      	mov	r5, r0
		if( xTimerListsWereSwitched == pdFALSE )
  402f8e:	9b04      	ldr	r3, [sp, #16]
  402f90:	2b00      	cmp	r3, #0
  402f92:	d144      	bne.n	40301e <prvTimerTask+0xba>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
  402f94:	42a0      	cmp	r0, r4
  402f96:	d212      	bcs.n	402fbe <prvTimerTask+0x5a>
  402f98:	2200      	movs	r2, #0
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
  402f9a:	1b61      	subs	r1, r4, r5
  402f9c:	4b6b      	ldr	r3, [pc, #428]	; (40314c <prvTimerTask+0x1e8>)
  402f9e:	6818      	ldr	r0, [r3, #0]
  402fa0:	4b6b      	ldr	r3, [pc, #428]	; (403150 <prvTimerTask+0x1ec>)
  402fa2:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  402fa4:	4b6b      	ldr	r3, [pc, #428]	; (403154 <prvTimerTask+0x1f0>)
  402fa6:	4798      	blx	r3
  402fa8:	2800      	cmp	r0, #0
  402faa:	d13a      	bne.n	403022 <prvTimerTask+0xbe>
					portYIELD_WITHIN_API();
  402fac:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  402fb0:	f8c9 3000 	str.w	r3, [r9]
  402fb4:	f3bf 8f4f 	dsb	sy
  402fb8:	f3bf 8f6f 	isb	sy
  402fbc:	e031      	b.n	403022 <prvTimerTask+0xbe>
				( void ) xTaskResumeAll();
  402fbe:	4b65      	ldr	r3, [pc, #404]	; (403154 <prvTimerTask+0x1f0>)
  402fc0:	4798      	blx	r3
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  402fc2:	6833      	ldr	r3, [r6, #0]
  402fc4:	68db      	ldr	r3, [r3, #12]
  402fc6:	f8d3 a00c 	ldr.w	sl, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  402fca:	f10a 0004 	add.w	r0, sl, #4
  402fce:	47c0      	blx	r8
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  402fd0:	f8da 301c 	ldr.w	r3, [sl, #28]
  402fd4:	2b01      	cmp	r3, #1
  402fd6:	d004      	beq.n	402fe2 <prvTimerTask+0x7e>
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  402fd8:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
  402fdc:	4650      	mov	r0, sl
  402fde:	4798      	blx	r3
  402fe0:	e01f      	b.n	403022 <prvTimerTask+0xbe>
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
  402fe2:	f8da 1018 	ldr.w	r1, [sl, #24]
  402fe6:	4623      	mov	r3, r4
  402fe8:	462a      	mov	r2, r5
  402fea:	4421      	add	r1, r4
  402fec:	4650      	mov	r0, sl
  402fee:	4d5a      	ldr	r5, [pc, #360]	; (403158 <prvTimerTask+0x1f4>)
  402ff0:	47a8      	blx	r5
  402ff2:	2801      	cmp	r0, #1
  402ff4:	d1f0      	bne.n	402fd8 <prvTimerTask+0x74>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
  402ff6:	2100      	movs	r1, #0
  402ff8:	9100      	str	r1, [sp, #0]
  402ffa:	460b      	mov	r3, r1
  402ffc:	4622      	mov	r2, r4
  402ffe:	4650      	mov	r0, sl
  403000:	4c56      	ldr	r4, [pc, #344]	; (40315c <prvTimerTask+0x1f8>)
  403002:	47a0      	blx	r4
			configASSERT( xResult );
  403004:	2800      	cmp	r0, #0
  403006:	d1e7      	bne.n	402fd8 <prvTimerTask+0x74>
  403008:	f04f 0380 	mov.w	r3, #128	; 0x80
  40300c:	b672      	cpsid	i
  40300e:	f383 8811 	msr	BASEPRI, r3
  403012:	f3bf 8f6f 	isb	sy
  403016:	f3bf 8f4f 	dsb	sy
  40301a:	b662      	cpsie	i
  40301c:	e7fe      	b.n	40301c <prvTimerTask+0xb8>
			( void ) xTaskResumeAll();
  40301e:	4b4d      	ldr	r3, [pc, #308]	; (403154 <prvTimerTask+0x1f0>)
  403020:	4798      	blx	r3
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
  403022:	4d4a      	ldr	r5, [pc, #296]	; (40314c <prvTimerTask+0x1e8>)
  403024:	4c4e      	ldr	r4, [pc, #312]	; (403160 <prvTimerTask+0x1fc>)
  403026:	e006      	b.n	403036 <prvTimerTask+0xd2>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
  403028:	9907      	ldr	r1, [sp, #28]
  40302a:	9806      	ldr	r0, [sp, #24]
  40302c:	9b05      	ldr	r3, [sp, #20]
  40302e:	4798      	blx	r3
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
  403030:	9b04      	ldr	r3, [sp, #16]
  403032:	2b00      	cmp	r3, #0
  403034:	da09      	bge.n	40304a <prvTimerTask+0xe6>
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
  403036:	2300      	movs	r3, #0
  403038:	461a      	mov	r2, r3
  40303a:	a904      	add	r1, sp, #16
  40303c:	6828      	ldr	r0, [r5, #0]
  40303e:	47a0      	blx	r4
  403040:	2800      	cmp	r0, #0
  403042:	d098      	beq.n	402f76 <prvTimerTask+0x12>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
  403044:	9b04      	ldr	r3, [sp, #16]
  403046:	2b00      	cmp	r3, #0
  403048:	dbee      	blt.n	403028 <prvTimerTask+0xc4>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
  40304a:	f8dd a018 	ldr.w	sl, [sp, #24]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
  40304e:	f8da 3014 	ldr.w	r3, [sl, #20]
  403052:	b113      	cbz	r3, 40305a <prvTimerTask+0xf6>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  403054:	f10a 0004 	add.w	r0, sl, #4
  403058:	47c0      	blx	r8
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  40305a:	a803      	add	r0, sp, #12
  40305c:	4b3a      	ldr	r3, [pc, #232]	; (403148 <prvTimerTask+0x1e4>)
  40305e:	4798      	blx	r3
			switch( xMessage.xMessageID )
  403060:	9b04      	ldr	r3, [sp, #16]
  403062:	2b09      	cmp	r3, #9
  403064:	d8e7      	bhi.n	403036 <prvTimerTask+0xd2>
  403066:	a201      	add	r2, pc, #4	; (adr r2, 40306c <prvTimerTask+0x108>)
  403068:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40306c:	00403095 	.word	0x00403095
  403070:	00403095 	.word	0x00403095
  403074:	00403095 	.word	0x00403095
  403078:	00403037 	.word	0x00403037
  40307c:	004030e9 	.word	0x004030e9
  403080:	00403115 	.word	0x00403115
  403084:	00403095 	.word	0x00403095
  403088:	00403095 	.word	0x00403095
  40308c:	00403037 	.word	0x00403037
  403090:	004030e9 	.word	0x004030e9
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) == pdTRUE )
  403094:	9c05      	ldr	r4, [sp, #20]
  403096:	f8da 1018 	ldr.w	r1, [sl, #24]
  40309a:	4623      	mov	r3, r4
  40309c:	4602      	mov	r2, r0
  40309e:	4421      	add	r1, r4
  4030a0:	4650      	mov	r0, sl
  4030a2:	4c2d      	ldr	r4, [pc, #180]	; (403158 <prvTimerTask+0x1f4>)
  4030a4:	47a0      	blx	r4
  4030a6:	2801      	cmp	r0, #1
  4030a8:	d1bc      	bne.n	403024 <prvTimerTask+0xc0>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  4030aa:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
  4030ae:	4650      	mov	r0, sl
  4030b0:	4798      	blx	r3
						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  4030b2:	f8da 301c 	ldr.w	r3, [sl, #28]
  4030b6:	2b01      	cmp	r3, #1
  4030b8:	d1b4      	bne.n	403024 <prvTimerTask+0xc0>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
  4030ba:	f8da 2018 	ldr.w	r2, [sl, #24]
  4030be:	2100      	movs	r1, #0
  4030c0:	9100      	str	r1, [sp, #0]
  4030c2:	460b      	mov	r3, r1
  4030c4:	9805      	ldr	r0, [sp, #20]
  4030c6:	4402      	add	r2, r0
  4030c8:	4650      	mov	r0, sl
  4030ca:	4c24      	ldr	r4, [pc, #144]	; (40315c <prvTimerTask+0x1f8>)
  4030cc:	47a0      	blx	r4
							configASSERT( xResult );
  4030ce:	2800      	cmp	r0, #0
  4030d0:	d1a8      	bne.n	403024 <prvTimerTask+0xc0>
  4030d2:	f04f 0380 	mov.w	r3, #128	; 0x80
  4030d6:	b672      	cpsid	i
  4030d8:	f383 8811 	msr	BASEPRI, r3
  4030dc:	f3bf 8f6f 	isb	sy
  4030e0:	f3bf 8f4f 	dsb	sy
  4030e4:	b662      	cpsie	i
  4030e6:	e7fe      	b.n	4030e6 <prvTimerTask+0x182>
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
  4030e8:	9905      	ldr	r1, [sp, #20]
  4030ea:	f8ca 1018 	str.w	r1, [sl, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
  4030ee:	b131      	cbz	r1, 4030fe <prvTimerTask+0x19a>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
  4030f0:	4603      	mov	r3, r0
  4030f2:	4602      	mov	r2, r0
  4030f4:	4401      	add	r1, r0
  4030f6:	4650      	mov	r0, sl
  4030f8:	4c17      	ldr	r4, [pc, #92]	; (403158 <prvTimerTask+0x1f4>)
  4030fa:	47a0      	blx	r4
  4030fc:	e792      	b.n	403024 <prvTimerTask+0xc0>
  4030fe:	f04f 0380 	mov.w	r3, #128	; 0x80
  403102:	b672      	cpsid	i
  403104:	f383 8811 	msr	BASEPRI, r3
  403108:	f3bf 8f6f 	isb	sy
  40310c:	f3bf 8f4f 	dsb	sy
  403110:	b662      	cpsie	i
  403112:	e7fe      	b.n	403112 <prvTimerTask+0x1ae>
					vPortFree( pxTimer );
  403114:	4650      	mov	r0, sl
  403116:	4b13      	ldr	r3, [pc, #76]	; (403164 <prvTimerTask+0x200>)
  403118:	4798      	blx	r3
  40311a:	e783      	b.n	403024 <prvTimerTask+0xc0>
	vTaskSuspendAll();
  40311c:	47b8      	blx	r7
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  40311e:	a804      	add	r0, sp, #16
  403120:	4b09      	ldr	r3, [pc, #36]	; (403148 <prvTimerTask+0x1e4>)
  403122:	4798      	blx	r3
  403124:	4605      	mov	r5, r0
		if( xTimerListsWereSwitched == pdFALSE )
  403126:	9b04      	ldr	r3, [sp, #16]
  403128:	2b00      	cmp	r3, #0
  40312a:	f47f af78 	bne.w	40301e <prvTimerTask+0xba>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
  40312e:	4b0e      	ldr	r3, [pc, #56]	; (403168 <prvTimerTask+0x204>)
  403130:	681b      	ldr	r3, [r3, #0]
  403132:	681a      	ldr	r2, [r3, #0]
  403134:	fab2 f282 	clz	r2, r2
  403138:	0952      	lsrs	r2, r2, #5
  40313a:	2400      	movs	r4, #0
  40313c:	e72d      	b.n	402f9a <prvTimerTask+0x36>
  40313e:	bf00      	nop
  403140:	20400b60 	.word	0x20400b60
  403144:	0040248d 	.word	0x0040248d
  403148:	00402ead 	.word	0x00402ead
  40314c:	20400b94 	.word	0x20400b94
  403150:	004020f1 	.word	0x004020f1
  403154:	004025f5 	.word	0x004025f5
  403158:	00402d15 	.word	0x00402d15
  40315c:	00402e3d 	.word	0x00402e3d
  403160:	00401eed 	.word	0x00401eed
  403164:	00401819 	.word	0x00401819
  403168:	20400b64 	.word	0x20400b64
  40316c:	e000ed04 	.word	0xe000ed04
  403170:	004014a9 	.word	0x004014a9

00403174 <but_callback>:
volatile uint32_t g_sdram_cnt = 0 ;
uint32_t *g_sdram = (uint32_t *)BOARD_SDRAM_ADDR;
volatile char but_flag = 0;

void but_callback(void) {
	but_flag = 1;
  403174:	2201      	movs	r2, #1
  403176:	4b01      	ldr	r3, [pc, #4]	; (40317c <but_callback+0x8>)
  403178:	701a      	strb	r2, [r3, #0]
  40317a:	4770      	bx	lr
  40317c:	20400b98 	.word	0x20400b98

00403180 <AFEC_pot_Callback>:
	UNUSED(ul_dummy);

}

static void AFEC_pot_Callback(void){
	if(but_flag == 1) {
  403180:	4b14      	ldr	r3, [pc, #80]	; (4031d4 <AFEC_pot_Callback+0x54>)
  403182:	781b      	ldrb	r3, [r3, #0]
  403184:	b2db      	uxtb	r3, r3
  403186:	2b01      	cmp	r3, #1
  403188:	d000      	beq.n	40318c <AFEC_pot_Callback+0xc>
  40318a:	4770      	bx	lr
static void AFEC_pot_Callback(void){
  40318c:	b510      	push	{r4, lr}
		if(g_sdram_cnt < SOUND_LEN){
  40318e:	4b12      	ldr	r3, [pc, #72]	; (4031d8 <AFEC_pot_Callback+0x58>)
  403190:	681a      	ldr	r2, [r3, #0]
  403192:	f245 53ef 	movw	r3, #21999	; 0x55ef
  403196:	429a      	cmp	r2, r3
  403198:	d80d      	bhi.n	4031b6 <AFEC_pot_Callback+0x36>
			// pin_toggle(LED, LED_IDX_MASK);
			*(g_sdram + g_sdram_cnt) = afec_channel_get_value(AFEC_POT, AFEC_POT_CHANNEL);
  40319a:	4b0f      	ldr	r3, [pc, #60]	; (4031d8 <AFEC_pot_Callback+0x58>)
  40319c:	6818      	ldr	r0, [r3, #0]
  40319e:	4a0f      	ldr	r2, [pc, #60]	; (4031dc <AFEC_pot_Callback+0x5c>)
  4031a0:	6811      	ldr	r1, [r2, #0]
	afec->AFEC_CSELR = afec_ch;
  4031a2:	4a0f      	ldr	r2, [pc, #60]	; (4031e0 <AFEC_pot_Callback+0x60>)
  4031a4:	2400      	movs	r4, #0
  4031a6:	6654      	str	r4, [r2, #100]	; 0x64
	return afec->AFEC_CDR;
  4031a8:	6e92      	ldr	r2, [r2, #104]	; 0x68
  4031aa:	f841 2020 	str.w	r2, [r1, r0, lsl #2]
			g_sdram_cnt++;
  4031ae:	681a      	ldr	r2, [r3, #0]
  4031b0:	3201      	adds	r2, #1
  4031b2:	601a      	str	r2, [r3, #0]
  4031b4:	bd10      	pop	{r4, pc}
		} else {
			afec_disable_interrupt(AFEC_POT, AFEC_POT_CHANNEL);
  4031b6:	2100      	movs	r1, #0
  4031b8:	4809      	ldr	r0, [pc, #36]	; (4031e0 <AFEC_pot_Callback+0x60>)
  4031ba:	4b0a      	ldr	r3, [pc, #40]	; (4031e4 <AFEC_pot_Callback+0x64>)
  4031bc:	4798      	blx	r3
			xSemaphoreGiveFromISR(xSemaphore, 0);
  4031be:	2100      	movs	r1, #0
  4031c0:	4b09      	ldr	r3, [pc, #36]	; (4031e8 <AFEC_pot_Callback+0x68>)
  4031c2:	6818      	ldr	r0, [r3, #0]
  4031c4:	4b09      	ldr	r3, [pc, #36]	; (4031ec <AFEC_pot_Callback+0x6c>)
  4031c6:	4798      	blx	r3
			but_flag = 0;
  4031c8:	2300      	movs	r3, #0
  4031ca:	4a02      	ldr	r2, [pc, #8]	; (4031d4 <AFEC_pot_Callback+0x54>)
  4031cc:	7013      	strb	r3, [r2, #0]
			g_sdram_cnt = 0;
  4031ce:	4a02      	ldr	r2, [pc, #8]	; (4031d8 <AFEC_pot_Callback+0x58>)
  4031d0:	6013      	str	r3, [r2, #0]
  4031d2:	bd10      	pop	{r4, pc}
  4031d4:	20400b98 	.word	0x20400b98
  4031d8:	20400b9c 	.word	0x20400b9c
  4031dc:	2040000c 	.word	0x2040000c
  4031e0:	4003c000 	.word	0x4003c000
  4031e4:	00400421 	.word	0x00400421
  4031e8:	20400ca8 	.word	0x20400ca8
  4031ec:	00401e0d 	.word	0x00401e0d

004031f0 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  4031f0:	b5f0      	push	{r4, r5, r6, r7, lr}
  4031f2:	b083      	sub	sp, #12
  4031f4:	4605      	mov	r5, r0
  4031f6:	460c      	mov	r4, r1
	uint32_t val = 0;
  4031f8:	2300      	movs	r3, #0
  4031fa:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4031fc:	4b2a      	ldr	r3, [pc, #168]	; (4032a8 <usart_serial_getchar+0xb8>)
  4031fe:	4298      	cmp	r0, r3
  403200:	d013      	beq.n	40322a <usart_serial_getchar+0x3a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  403202:	4b2a      	ldr	r3, [pc, #168]	; (4032ac <usart_serial_getchar+0xbc>)
  403204:	4298      	cmp	r0, r3
  403206:	d018      	beq.n	40323a <usart_serial_getchar+0x4a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  403208:	4b29      	ldr	r3, [pc, #164]	; (4032b0 <usart_serial_getchar+0xc0>)
  40320a:	4298      	cmp	r0, r3
  40320c:	d01d      	beq.n	40324a <usart_serial_getchar+0x5a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  40320e:	4b29      	ldr	r3, [pc, #164]	; (4032b4 <usart_serial_getchar+0xc4>)
  403210:	429d      	cmp	r5, r3
  403212:	d022      	beq.n	40325a <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  403214:	4b28      	ldr	r3, [pc, #160]	; (4032b8 <usart_serial_getchar+0xc8>)
  403216:	429d      	cmp	r5, r3
  403218:	d027      	beq.n	40326a <usart_serial_getchar+0x7a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  40321a:	4b28      	ldr	r3, [pc, #160]	; (4032bc <usart_serial_getchar+0xcc>)
  40321c:	429d      	cmp	r5, r3
  40321e:	d02e      	beq.n	40327e <usart_serial_getchar+0x8e>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  403220:	4b27      	ldr	r3, [pc, #156]	; (4032c0 <usart_serial_getchar+0xd0>)
  403222:	429d      	cmp	r5, r3
  403224:	d035      	beq.n	403292 <usart_serial_getchar+0xa2>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  403226:	b003      	add	sp, #12
  403228:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
  40322a:	461f      	mov	r7, r3
  40322c:	4e25      	ldr	r6, [pc, #148]	; (4032c4 <usart_serial_getchar+0xd4>)
  40322e:	4621      	mov	r1, r4
  403230:	4638      	mov	r0, r7
  403232:	47b0      	blx	r6
  403234:	2800      	cmp	r0, #0
  403236:	d1fa      	bne.n	40322e <usart_serial_getchar+0x3e>
  403238:	e7e9      	b.n	40320e <usart_serial_getchar+0x1e>
		while (uart_read((Uart*)p_usart, data));
  40323a:	461f      	mov	r7, r3
  40323c:	4e21      	ldr	r6, [pc, #132]	; (4032c4 <usart_serial_getchar+0xd4>)
  40323e:	4621      	mov	r1, r4
  403240:	4638      	mov	r0, r7
  403242:	47b0      	blx	r6
  403244:	2800      	cmp	r0, #0
  403246:	d1fa      	bne.n	40323e <usart_serial_getchar+0x4e>
  403248:	e7e4      	b.n	403214 <usart_serial_getchar+0x24>
		while (uart_read((Uart*)p_usart, data));
  40324a:	461f      	mov	r7, r3
  40324c:	4e1d      	ldr	r6, [pc, #116]	; (4032c4 <usart_serial_getchar+0xd4>)
  40324e:	4621      	mov	r1, r4
  403250:	4638      	mov	r0, r7
  403252:	47b0      	blx	r6
  403254:	2800      	cmp	r0, #0
  403256:	d1fa      	bne.n	40324e <usart_serial_getchar+0x5e>
  403258:	e7df      	b.n	40321a <usart_serial_getchar+0x2a>
		while (uart_read((Uart*)p_usart, data));
  40325a:	461f      	mov	r7, r3
  40325c:	4e19      	ldr	r6, [pc, #100]	; (4032c4 <usart_serial_getchar+0xd4>)
  40325e:	4621      	mov	r1, r4
  403260:	4638      	mov	r0, r7
  403262:	47b0      	blx	r6
  403264:	2800      	cmp	r0, #0
  403266:	d1fa      	bne.n	40325e <usart_serial_getchar+0x6e>
  403268:	e7da      	b.n	403220 <usart_serial_getchar+0x30>
		while (usart_read(p_usart, &val));
  40326a:	461e      	mov	r6, r3
  40326c:	4d16      	ldr	r5, [pc, #88]	; (4032c8 <usart_serial_getchar+0xd8>)
  40326e:	a901      	add	r1, sp, #4
  403270:	4630      	mov	r0, r6
  403272:	47a8      	blx	r5
  403274:	2800      	cmp	r0, #0
  403276:	d1fa      	bne.n	40326e <usart_serial_getchar+0x7e>
		*data = (uint8_t)(val & 0xFF);
  403278:	9b01      	ldr	r3, [sp, #4]
  40327a:	7023      	strb	r3, [r4, #0]
  40327c:	e7d3      	b.n	403226 <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  40327e:	461e      	mov	r6, r3
  403280:	4d11      	ldr	r5, [pc, #68]	; (4032c8 <usart_serial_getchar+0xd8>)
  403282:	a901      	add	r1, sp, #4
  403284:	4630      	mov	r0, r6
  403286:	47a8      	blx	r5
  403288:	2800      	cmp	r0, #0
  40328a:	d1fa      	bne.n	403282 <usart_serial_getchar+0x92>
		*data = (uint8_t)(val & 0xFF);
  40328c:	9b01      	ldr	r3, [sp, #4]
  40328e:	7023      	strb	r3, [r4, #0]
  403290:	e7c9      	b.n	403226 <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  403292:	461e      	mov	r6, r3
  403294:	4d0c      	ldr	r5, [pc, #48]	; (4032c8 <usart_serial_getchar+0xd8>)
  403296:	a901      	add	r1, sp, #4
  403298:	4630      	mov	r0, r6
  40329a:	47a8      	blx	r5
  40329c:	2800      	cmp	r0, #0
  40329e:	d1fa      	bne.n	403296 <usart_serial_getchar+0xa6>
		*data = (uint8_t)(val & 0xFF);
  4032a0:	9b01      	ldr	r3, [sp, #4]
  4032a2:	7023      	strb	r3, [r4, #0]
}
  4032a4:	e7bf      	b.n	403226 <usart_serial_getchar+0x36>
  4032a6:	bf00      	nop
  4032a8:	400e0800 	.word	0x400e0800
  4032ac:	400e0a00 	.word	0x400e0a00
  4032b0:	400e1a00 	.word	0x400e1a00
  4032b4:	400e1c00 	.word	0x400e1c00
  4032b8:	40024000 	.word	0x40024000
  4032bc:	40028000 	.word	0x40028000
  4032c0:	4002c000 	.word	0x4002c000
  4032c4:	0040106b 	.word	0x0040106b
  4032c8:	00401177 	.word	0x00401177

004032cc <usart_serial_putchar>:
{
  4032cc:	b570      	push	{r4, r5, r6, lr}
  4032ce:	460c      	mov	r4, r1
	if (UART0 == (Uart*)p_usart) {
  4032d0:	4b2a      	ldr	r3, [pc, #168]	; (40337c <usart_serial_putchar+0xb0>)
  4032d2:	4298      	cmp	r0, r3
  4032d4:	d013      	beq.n	4032fe <usart_serial_putchar+0x32>
	if (UART1 == (Uart*)p_usart) {
  4032d6:	4b2a      	ldr	r3, [pc, #168]	; (403380 <usart_serial_putchar+0xb4>)
  4032d8:	4298      	cmp	r0, r3
  4032da:	d019      	beq.n	403310 <usart_serial_putchar+0x44>
	if (UART2 == (Uart*)p_usart) {
  4032dc:	4b29      	ldr	r3, [pc, #164]	; (403384 <usart_serial_putchar+0xb8>)
  4032de:	4298      	cmp	r0, r3
  4032e0:	d01f      	beq.n	403322 <usart_serial_putchar+0x56>
	if (UART3 == (Uart*)p_usart) {
  4032e2:	4b29      	ldr	r3, [pc, #164]	; (403388 <usart_serial_putchar+0xbc>)
  4032e4:	4298      	cmp	r0, r3
  4032e6:	d025      	beq.n	403334 <usart_serial_putchar+0x68>
	if (USART0 == p_usart) {
  4032e8:	4b28      	ldr	r3, [pc, #160]	; (40338c <usart_serial_putchar+0xc0>)
  4032ea:	4298      	cmp	r0, r3
  4032ec:	d02b      	beq.n	403346 <usart_serial_putchar+0x7a>
	if (USART1 == p_usart) {
  4032ee:	4b28      	ldr	r3, [pc, #160]	; (403390 <usart_serial_putchar+0xc4>)
  4032f0:	4298      	cmp	r0, r3
  4032f2:	d031      	beq.n	403358 <usart_serial_putchar+0x8c>
	if (USART2 == p_usart) {
  4032f4:	4b27      	ldr	r3, [pc, #156]	; (403394 <usart_serial_putchar+0xc8>)
  4032f6:	4298      	cmp	r0, r3
  4032f8:	d037      	beq.n	40336a <usart_serial_putchar+0x9e>
	return 0;
  4032fa:	2000      	movs	r0, #0
}
  4032fc:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  4032fe:	461e      	mov	r6, r3
  403300:	4d25      	ldr	r5, [pc, #148]	; (403398 <usart_serial_putchar+0xcc>)
  403302:	4621      	mov	r1, r4
  403304:	4630      	mov	r0, r6
  403306:	47a8      	blx	r5
  403308:	2800      	cmp	r0, #0
  40330a:	d1fa      	bne.n	403302 <usart_serial_putchar+0x36>
		return 1;
  40330c:	2001      	movs	r0, #1
  40330e:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  403310:	461e      	mov	r6, r3
  403312:	4d21      	ldr	r5, [pc, #132]	; (403398 <usart_serial_putchar+0xcc>)
  403314:	4621      	mov	r1, r4
  403316:	4630      	mov	r0, r6
  403318:	47a8      	blx	r5
  40331a:	2800      	cmp	r0, #0
  40331c:	d1fa      	bne.n	403314 <usart_serial_putchar+0x48>
		return 1;
  40331e:	2001      	movs	r0, #1
  403320:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  403322:	461e      	mov	r6, r3
  403324:	4d1c      	ldr	r5, [pc, #112]	; (403398 <usart_serial_putchar+0xcc>)
  403326:	4621      	mov	r1, r4
  403328:	4630      	mov	r0, r6
  40332a:	47a8      	blx	r5
  40332c:	2800      	cmp	r0, #0
  40332e:	d1fa      	bne.n	403326 <usart_serial_putchar+0x5a>
		return 1;
  403330:	2001      	movs	r0, #1
  403332:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  403334:	461e      	mov	r6, r3
  403336:	4d18      	ldr	r5, [pc, #96]	; (403398 <usart_serial_putchar+0xcc>)
  403338:	4621      	mov	r1, r4
  40333a:	4630      	mov	r0, r6
  40333c:	47a8      	blx	r5
  40333e:	2800      	cmp	r0, #0
  403340:	d1fa      	bne.n	403338 <usart_serial_putchar+0x6c>
		return 1;
  403342:	2001      	movs	r0, #1
  403344:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  403346:	461e      	mov	r6, r3
  403348:	4d14      	ldr	r5, [pc, #80]	; (40339c <usart_serial_putchar+0xd0>)
  40334a:	4621      	mov	r1, r4
  40334c:	4630      	mov	r0, r6
  40334e:	47a8      	blx	r5
  403350:	2800      	cmp	r0, #0
  403352:	d1fa      	bne.n	40334a <usart_serial_putchar+0x7e>
		return 1;
  403354:	2001      	movs	r0, #1
  403356:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  403358:	461e      	mov	r6, r3
  40335a:	4d10      	ldr	r5, [pc, #64]	; (40339c <usart_serial_putchar+0xd0>)
  40335c:	4621      	mov	r1, r4
  40335e:	4630      	mov	r0, r6
  403360:	47a8      	blx	r5
  403362:	2800      	cmp	r0, #0
  403364:	d1fa      	bne.n	40335c <usart_serial_putchar+0x90>
		return 1;
  403366:	2001      	movs	r0, #1
  403368:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  40336a:	461e      	mov	r6, r3
  40336c:	4d0b      	ldr	r5, [pc, #44]	; (40339c <usart_serial_putchar+0xd0>)
  40336e:	4621      	mov	r1, r4
  403370:	4630      	mov	r0, r6
  403372:	47a8      	blx	r5
  403374:	2800      	cmp	r0, #0
  403376:	d1fa      	bne.n	40336e <usart_serial_putchar+0xa2>
		return 1;
  403378:	2001      	movs	r0, #1
  40337a:	bd70      	pop	{r4, r5, r6, pc}
  40337c:	400e0800 	.word	0x400e0800
  403380:	400e0a00 	.word	0x400e0a00
  403384:	400e1a00 	.word	0x400e1a00
  403388:	400e1c00 	.word	0x400e1c00
  40338c:	40024000 	.word	0x40024000
  403390:	40028000 	.word	0x40028000
  403394:	4002c000 	.word	0x4002c000
  403398:	00401059 	.word	0x00401059
  40339c:	00401161 	.word	0x00401161

004033a0 <vApplicationStackOverflowHook>:
extern void vApplicationStackOverflowHook(xTaskHandle *pxTask, signed char *pcTaskName) {
  4033a0:	b508      	push	{r3, lr}
	printf("stack overflow %x %s\r\n", pxTask, (portCHAR *)pcTaskName);
  4033a2:	460a      	mov	r2, r1
  4033a4:	4601      	mov	r1, r0
  4033a6:	4802      	ldr	r0, [pc, #8]	; (4033b0 <vApplicationStackOverflowHook+0x10>)
  4033a8:	4b02      	ldr	r3, [pc, #8]	; (4033b4 <vApplicationStackOverflowHook+0x14>)
  4033aa:	4798      	blx	r3
  4033ac:	e7fe      	b.n	4033ac <vApplicationStackOverflowHook+0xc>
  4033ae:	bf00      	nop
  4033b0:	004067dc 	.word	0x004067dc
  4033b4:	00403819 	.word	0x00403819

004033b8 <vApplicationTickHook>:
extern void vApplicationTickHook(void) { }
  4033b8:	4770      	bx	lr

004033ba <vApplicationMallocFailedHook>:
  4033ba:	f04f 0380 	mov.w	r3, #128	; 0x80
  4033be:	b672      	cpsid	i
  4033c0:	f383 8811 	msr	BASEPRI, r3
  4033c4:	f3bf 8f6f 	isb	sy
  4033c8:	f3bf 8f4f 	dsb	sy
  4033cc:	b662      	cpsie	i
  4033ce:	e7fe      	b.n	4033ce <vApplicationMallocFailedHook+0x14>

004033d0 <TC0_Handler>:
void TC0_Handler(void){
  4033d0:	b500      	push	{lr}
  4033d2:	b083      	sub	sp, #12
	ul_dummy = tc_get_status(TC0, 0);
  4033d4:	2100      	movs	r1, #0
  4033d6:	4805      	ldr	r0, [pc, #20]	; (4033ec <TC0_Handler+0x1c>)
  4033d8:	4b05      	ldr	r3, [pc, #20]	; (4033f0 <TC0_Handler+0x20>)
  4033da:	4798      	blx	r3
  4033dc:	9001      	str	r0, [sp, #4]
	printf("[Debug] TC0 IRQ \n");
  4033de:	4805      	ldr	r0, [pc, #20]	; (4033f4 <TC0_Handler+0x24>)
  4033e0:	4b05      	ldr	r3, [pc, #20]	; (4033f8 <TC0_Handler+0x28>)
  4033e2:	4798      	blx	r3
	UNUSED(ul_dummy);
  4033e4:	9b01      	ldr	r3, [sp, #4]
}
  4033e6:	b003      	add	sp, #12
  4033e8:	f85d fb04 	ldr.w	pc, [sp], #4
  4033ec:	4000c000 	.word	0x4000c000
  4033f0:	00400677 	.word	0x00400677
  4033f4:	0040677c 	.word	0x0040677c
  4033f8:	00403819 	.word	0x00403819

004033fc <TC_init>:
		}
	}
}

void TC_init(Tc * TC, int ID_TC, int TC_CHANNEL, int freq){
  4033fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403400:	b084      	sub	sp, #16
  403402:	4605      	mov	r5, r0
  403404:	4616      	mov	r6, r2
  403406:	461f      	mov	r7, r3
	uint32_t ul_div;
	uint32_t ul_tcclks;
	uint32_t ul_sysclk = sysclk_get_cpu_hz();

	pmc_enable_periph_clk(ID_TC);
  403408:	4608      	mov	r0, r1
  40340a:	4b16      	ldr	r3, [pc, #88]	; (403464 <TC_init+0x68>)
  40340c:	4798      	blx	r3

	/** Configura o TC para operar em  4Mhz e interrup?c?o no RC compare */
	tc_find_mck_divisor(freq, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  40340e:	4c16      	ldr	r4, [pc, #88]	; (403468 <TC_init+0x6c>)
  403410:	9400      	str	r4, [sp, #0]
  403412:	ab02      	add	r3, sp, #8
  403414:	aa03      	add	r2, sp, #12
  403416:	4621      	mov	r1, r4
  403418:	4638      	mov	r0, r7
  40341a:	f8df 8064 	ldr.w	r8, [pc, #100]	; 403480 <TC_init+0x84>
  40341e:	47c0      	blx	r8
	
	//PMC->PMC_SCER = 1 << 14;
	ul_tcclks = 1;
  403420:	2301      	movs	r3, #1
  403422:	9302      	str	r3, [sp, #8]
	
	tc_init(TC, TC_CHANNEL, ul_tcclks 
  403424:	4a11      	ldr	r2, [pc, #68]	; (40346c <TC_init+0x70>)
  403426:	4631      	mov	r1, r6
  403428:	4628      	mov	r0, r5
  40342a:	4b11      	ldr	r3, [pc, #68]	; (403470 <TC_init+0x74>)
  40342c:	4798      	blx	r3
							| TC_CMR_ACPA_SET /* RA Compare Effect: set */
							| TC_CMR_ACPC_CLEAR /* RC Compare Effect: clear */
							| TC_CMR_CPCTRG /* UP mode with automatic trigger on RC Compare */
	);
	
	tc_write_rc(TC, TC_CHANNEL, (ul_sysclk / ul_div) / freq /8 );
  40342e:	9a03      	ldr	r2, [sp, #12]
  403430:	fbb4 f2f2 	udiv	r2, r4, r2
  403434:	fbb2 f2f7 	udiv	r2, r2, r7
  403438:	08d2      	lsrs	r2, r2, #3
  40343a:	4631      	mov	r1, r6
  40343c:	4628      	mov	r0, r5
  40343e:	4b0d      	ldr	r3, [pc, #52]	; (403474 <TC_init+0x78>)
  403440:	4798      	blx	r3
	tc_write_ra(TC, TC_CHANNEL, (ul_sysclk / ul_div) / freq / 8 / 2);
  403442:	9a03      	ldr	r2, [sp, #12]
  403444:	fbb4 f2f2 	udiv	r2, r4, r2
  403448:	fbb2 f2f7 	udiv	r2, r2, r7
  40344c:	0912      	lsrs	r2, r2, #4
  40344e:	4631      	mov	r1, r6
  403450:	4628      	mov	r0, r5
  403452:	4b09      	ldr	r3, [pc, #36]	; (403478 <TC_init+0x7c>)
  403454:	4798      	blx	r3

	tc_start(TC, TC_CHANNEL);
  403456:	4631      	mov	r1, r6
  403458:	4628      	mov	r0, r5
  40345a:	4b08      	ldr	r3, [pc, #32]	; (40347c <TC_init+0x80>)
  40345c:	4798      	blx	r3
}
  40345e:	b004      	add	sp, #16
  403460:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403464:	00401005 	.word	0x00401005
  403468:	08f0d180 	.word	0x08f0d180
  40346c:	0009c001 	.word	0x0009c001
  403470:	00400645 	.word	0x00400645
  403474:	0040066f 	.word	0x0040066f
  403478:	00400667 	.word	0x00400667
  40347c:	0040065f 	.word	0x0040065f
  403480:	0040067f 	.word	0x0040067f

00403484 <task_adc>:

/************************************************************************/
/* TASKS                                                                */
/************************************************************************/

void task_adc(void){
  403484:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  403488:	b08b      	sub	sp, #44	; 0x2c
	afec_enable(afec);
  40348a:	4c36      	ldr	r4, [pc, #216]	; (403564 <task_adc+0xe0>)
  40348c:	4620      	mov	r0, r4
  40348e:	4b36      	ldr	r3, [pc, #216]	; (403568 <task_adc+0xe4>)
  403490:	4798      	blx	r3
	afec_get_config_defaults(&afec_cfg);
  403492:	a804      	add	r0, sp, #16
  403494:	4b35      	ldr	r3, [pc, #212]	; (40356c <task_adc+0xe8>)
  403496:	4798      	blx	r3
	afec_init(afec, &afec_cfg);
  403498:	a904      	add	r1, sp, #16
  40349a:	4620      	mov	r0, r4
  40349c:	4b34      	ldr	r3, [pc, #208]	; (403570 <task_adc+0xec>)
  40349e:	4798      	blx	r3
	reg = afec->AFEC_MR;
  4034a0:	6863      	ldr	r3, [r4, #4]
		reg &= ~(AFEC_MR_TRGSEL_Msk | AFEC_MR_TRGEN | AFEC_MR_FREERUN_ON);
  4034a2:	f023 038f 	bic.w	r3, r3, #143	; 0x8f
		reg |= trigger;
  4034a6:	f043 0303 	orr.w	r3, r3, #3
	afec->AFEC_MR = reg;
  4034aa:	6063      	str	r3, [r4, #4]
	AFEC0->AFEC_MR |= 3;
  4034ac:	6863      	ldr	r3, [r4, #4]
  4034ae:	f043 0303 	orr.w	r3, r3, #3
  4034b2:	6063      	str	r3, [r4, #4]
	afec_ch_get_config_defaults(&afec_ch_cfg);
  4034b4:	a801      	add	r0, sp, #4
  4034b6:	4b2f      	ldr	r3, [pc, #188]	; (403574 <task_adc+0xf0>)
  4034b8:	4798      	blx	r3
	afec_ch_cfg.gain = AFEC_GAINVALUE_0;
  4034ba:	2500      	movs	r5, #0
  4034bc:	f88d 5005 	strb.w	r5, [sp, #5]
	afec_ch_set_config(afec, afec_channel, &afec_ch_cfg);
  4034c0:	aa01      	add	r2, sp, #4
  4034c2:	4629      	mov	r1, r5
  4034c4:	4620      	mov	r0, r4
  4034c6:	4b2c      	ldr	r3, [pc, #176]	; (403578 <task_adc+0xf4>)
  4034c8:	4798      	blx	r3
	afec->AFEC_CSELR = afec_ch;
  4034ca:	6665      	str	r5, [r4, #100]	; 0x64
	afec->AFEC_COCR = (aoffset & AFEC_COCR_AOFF_Msk);
  4034cc:	f44f 7300 	mov.w	r3, #512	; 0x200
  4034d0:	66e3      	str	r3, [r4, #108]	; 0x6c
	afec_temp_sensor_get_config_defaults(&afec_temp_sensor_cfg);
  4034d2:	a802      	add	r0, sp, #8
  4034d4:	4b29      	ldr	r3, [pc, #164]	; (40357c <task_adc+0xf8>)
  4034d6:	4798      	blx	r3
	afec_temp_sensor_set_config(afec, &afec_temp_sensor_cfg);
  4034d8:	a902      	add	r1, sp, #8
  4034da:	4620      	mov	r0, r4
  4034dc:	4b28      	ldr	r3, [pc, #160]	; (403580 <task_adc+0xfc>)
  4034de:	4798      	blx	r3
	afec_set_callback(afec, afec_channel,	callback, 1);
  4034e0:	2301      	movs	r3, #1
  4034e2:	4a28      	ldr	r2, [pc, #160]	; (403584 <task_adc+0x100>)
  4034e4:	4629      	mov	r1, r5
  4034e6:	4620      	mov	r0, r4
  4034e8:	4e27      	ldr	r6, [pc, #156]	; (403588 <task_adc+0x104>)
  4034ea:	47b0      	blx	r6
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4034ec:	4b27      	ldr	r3, [pc, #156]	; (40358c <task_adc+0x108>)
  4034ee:	2280      	movs	r2, #128	; 0x80
  4034f0:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4034f4:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4034f8:	601a      	str	r2, [r3, #0]
	afec->AFEC_CHER = (afec_ch == AFEC_CHANNEL_ALL) ?
  4034fa:	2301      	movs	r3, #1
  4034fc:	6163      	str	r3, [r4, #20]
	/* inicializa e configura adc */
	config_AFEC_pot(AFEC_POT, AFEC_POT_ID, AFEC_POT_CHANNEL, AFEC_pot_Callback);

	/* Selecina canal e inicializa conversão */
	afec_channel_enable(AFEC_POT, AFEC_POT_CHANNEL);
	TC_init(TC0, ID_TC0, 0, TS);
  4034fe:	f642 23f8 	movw	r3, #11000	; 0x2af8
  403502:	462a      	mov	r2, r5
  403504:	2117      	movs	r1, #23
  403506:	4822      	ldr	r0, [pc, #136]	; (403590 <task_adc+0x10c>)
  403508:	4c22      	ldr	r4, [pc, #136]	; (403594 <task_adc+0x110>)
  40350a:	47a0      	blx	r4

	while(1){
		if( xSemaphoreTake(xSemaphore, 500 / portTICK_PERIOD_MS) == pdTRUE ){
  40350c:	f8df 90b4 	ldr.w	r9, [pc, #180]	; 4035c4 <task_adc+0x140>
  403510:	46a8      	mov	r8, r5
			printf("init\n");
  403512:	4d21      	ldr	r5, [pc, #132]	; (403598 <task_adc+0x114>)
  403514:	e00b      	b.n	40352e <task_adc+0xaa>
				usart_write(USART0, *(g_sdram + i) >> 7);
				while(!usart_is_tx_ready(USART0)) {vTaskDelay(1 / portTICK_PERIOD_MS);}
				usart_write(USART0, *(g_sdram + i));*/
				printf("%d\n", *(g_sdram + i));
			}
			taskEXIT_CRITICAL();
  403516:	4b21      	ldr	r3, [pc, #132]	; (40359c <task_adc+0x118>)
  403518:	4798      	blx	r3
			printf("-=-=-=-=-=-=-=-=-=-=-\n");
  40351a:	4821      	ldr	r0, [pc, #132]	; (4035a0 <task_adc+0x11c>)
  40351c:	47a8      	blx	r5
			vTaskDelay(500 / portTICK_PERIOD_MS);
  40351e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
  403522:	4b20      	ldr	r3, [pc, #128]	; (4035a4 <task_adc+0x120>)
  403524:	4798      	blx	r3
			afec_enable_interrupt(AFEC_POT, AFEC_POT_CHANNEL);
  403526:	4641      	mov	r1, r8
  403528:	480e      	ldr	r0, [pc, #56]	; (403564 <task_adc+0xe0>)
  40352a:	4b1f      	ldr	r3, [pc, #124]	; (4035a8 <task_adc+0x124>)
  40352c:	4798      	blx	r3
		if( xSemaphoreTake(xSemaphore, 500 / portTICK_PERIOD_MS) == pdTRUE ){
  40352e:	4c1f      	ldr	r4, [pc, #124]	; (4035ac <task_adc+0x128>)
  403530:	4643      	mov	r3, r8
  403532:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
  403536:	4641      	mov	r1, r8
  403538:	f8d9 0000 	ldr.w	r0, [r9]
  40353c:	47a0      	blx	r4
  40353e:	2801      	cmp	r0, #1
  403540:	d1f6      	bne.n	403530 <task_adc+0xac>
			printf("init\n");
  403542:	481b      	ldr	r0, [pc, #108]	; (4035b0 <task_adc+0x12c>)
  403544:	47a8      	blx	r5
			taskENTER_CRITICAL();
  403546:	4b1b      	ldr	r3, [pc, #108]	; (4035b4 <task_adc+0x130>)
  403548:	4798      	blx	r3
  40354a:	2400      	movs	r4, #0
				printf("%d\n", *(g_sdram + i));
  40354c:	4f1a      	ldr	r7, [pc, #104]	; (4035b8 <task_adc+0x134>)
  40354e:	4e1b      	ldr	r6, [pc, #108]	; (4035bc <task_adc+0x138>)
  403550:	683b      	ldr	r3, [r7, #0]
  403552:	5919      	ldr	r1, [r3, r4]
  403554:	4630      	mov	r0, r6
  403556:	47a8      	blx	r5
  403558:	3404      	adds	r4, #4
			for(uint32_t i =0; i< SOUND_LEN; i++) {
  40355a:	4b19      	ldr	r3, [pc, #100]	; (4035c0 <task_adc+0x13c>)
  40355c:	429c      	cmp	r4, r3
  40355e:	d1f7      	bne.n	403550 <task_adc+0xcc>
  403560:	e7d9      	b.n	403516 <task_adc+0x92>
  403562:	bf00      	nop
  403564:	4003c000 	.word	0x4003c000
  403568:	00400481 	.word	0x00400481
  40356c:	00400279 	.word	0x00400279
  403570:	004002c9 	.word	0x004002c9
  403574:	004002a9 	.word	0x004002a9
  403578:	00400235 	.word	0x00400235
  40357c:	004002b3 	.word	0x004002b3
  403580:	00400265 	.word	0x00400265
  403584:	00403181 	.word	0x00403181
  403588:	004003c9 	.word	0x004003c9
  40358c:	e000e100 	.word	0xe000e100
  403590:	4000c000 	.word	0x4000c000
  403594:	004033fd 	.word	0x004033fd
  403598:	00403819 	.word	0x00403819
  40359c:	004015d9 	.word	0x004015d9
  4035a0:	004067c4 	.word	0x004067c4
  4035a4:	00402715 	.word	0x00402715
  4035a8:	00400391 	.word	0x00400391
  4035ac:	00401eed 	.word	0x00401eed
  4035b0:	004067b8 	.word	0x004067b8
  4035b4:	0040158d 	.word	0x0040158d
  4035b8:	2040000c 	.word	0x2040000c
  4035bc:	004067c0 	.word	0x004067c0
  4035c0:	000157c0 	.word	0x000157c0
  4035c4:	20400ca8 	.word	0x20400ca8

004035c8 <main>:
/************************************************************************/
/* main                                                                 */
/************************************************************************/


int main(void) {
  4035c8:	b580      	push	{r7, lr}
  4035ca:	b08a      	sub	sp, #40	; 0x28
	sysclk_init();
  4035cc:	4b5a      	ldr	r3, [pc, #360]	; (403738 <main+0x170>)
  4035ce:	4798      	blx	r3
	board_init();
  4035d0:	4b5a      	ldr	r3, [pc, #360]	; (40373c <main+0x174>)
  4035d2:	4798      	blx	r3
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  4035d4:	4e5a      	ldr	r6, [pc, #360]	; (403740 <main+0x178>)
  4035d6:	4b5b      	ldr	r3, [pc, #364]	; (403744 <main+0x17c>)
  4035d8:	601e      	str	r6, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  4035da:	4a5b      	ldr	r2, [pc, #364]	; (403748 <main+0x180>)
  4035dc:	4b5b      	ldr	r3, [pc, #364]	; (40374c <main+0x184>)
  4035de:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  4035e0:	4a5b      	ldr	r2, [pc, #364]	; (403750 <main+0x188>)
  4035e2:	4b5c      	ldr	r3, [pc, #368]	; (403754 <main+0x18c>)
  4035e4:	601a      	str	r2, [r3, #0]
	usart_settings.baudrate = opt->baudrate;
  4035e6:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  4035ea:	9304      	str	r3, [sp, #16]
	usart_settings.char_length = opt->charlength;
  4035ec:	23c0      	movs	r3, #192	; 0xc0
  4035ee:	9305      	str	r3, [sp, #20]
	usart_settings.parity_type = opt->paritytype;
  4035f0:	f44f 6500 	mov.w	r5, #2048	; 0x800
  4035f4:	9506      	str	r5, [sp, #24]
	usart_settings.stop_bits= opt->stopbits;
  4035f6:	2400      	movs	r4, #0
  4035f8:	9407      	str	r4, [sp, #28]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  4035fa:	9408      	str	r4, [sp, #32]
  4035fc:	200e      	movs	r0, #14
  4035fe:	4f56      	ldr	r7, [pc, #344]	; (403758 <main+0x190>)
  403600:	47b8      	blx	r7
		usart_init_rs232(p_usart, &usart_settings,
  403602:	4a56      	ldr	r2, [pc, #344]	; (40375c <main+0x194>)
  403604:	a904      	add	r1, sp, #16
  403606:	4630      	mov	r0, r6
  403608:	4b55      	ldr	r3, [pc, #340]	; (403760 <main+0x198>)
  40360a:	4798      	blx	r3
		usart_enable_tx(p_usart);
  40360c:	4630      	mov	r0, r6
  40360e:	4b55      	ldr	r3, [pc, #340]	; (403764 <main+0x19c>)
  403610:	4798      	blx	r3
		usart_enable_rx(p_usart);
  403612:	4630      	mov	r0, r6
  403614:	4b54      	ldr	r3, [pc, #336]	; (403768 <main+0x1a0>)
  403616:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  403618:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 4037c0 <main+0x1f8>
  40361c:	f8d8 3000 	ldr.w	r3, [r8]
  403620:	4621      	mov	r1, r4
  403622:	6898      	ldr	r0, [r3, #8]
  403624:	4e51      	ldr	r6, [pc, #324]	; (40376c <main+0x1a4>)
  403626:	47b0      	blx	r6
	setbuf(stdin, NULL);
  403628:	f8d8 3000 	ldr.w	r3, [r8]
  40362c:	4621      	mov	r1, r4
  40362e:	6858      	ldr	r0, [r3, #4]
  403630:	47b0      	blx	r6
	setbuf(stdout, NULL);
  403632:	f8d8 3000 	ldr.w	r3, [r8]
  403636:	4621      	mov	r1, r4
  403638:	6898      	ldr	r0, [r3, #8]
  40363a:	47b0      	blx	r6
  40363c:	4b4c      	ldr	r3, [pc, #304]	; (403770 <main+0x1a8>)
  40363e:	f44f 6280 	mov.w	r2, #1024	; 0x400
  403642:	601a      	str	r2, [r3, #0]
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  403644:	2280      	movs	r2, #128	; 0x80
  403646:	f883 230a 	strb.w	r2, [r3, #778]	; 0x30a
	pio_configure(BUT_PIO, PIO_INPUT, BUT_PIO_PIN_MASK, PIO_DEFAULT);
  40364a:	4e4a      	ldr	r6, [pc, #296]	; (403774 <main+0x1ac>)
  40364c:	4623      	mov	r3, r4
  40364e:	462a      	mov	r2, r5
  403650:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  403654:	4630      	mov	r0, r6
  403656:	f8df 816c 	ldr.w	r8, [pc, #364]	; 4037c4 <main+0x1fc>
  40365a:	47c0      	blx	r8
	pio_set_debounce_filter(BUT_PIO, BUT_PIO_PIN_MASK, 60);
  40365c:	223c      	movs	r2, #60	; 0x3c
  40365e:	4629      	mov	r1, r5
  403660:	4630      	mov	r0, r6
  403662:	4b45      	ldr	r3, [pc, #276]	; (403778 <main+0x1b0>)
  403664:	4798      	blx	r3
	pio_enable_interrupt(BUT_PIO, BUT_PIO_PIN_MASK);
  403666:	4629      	mov	r1, r5
  403668:	4630      	mov	r0, r6
  40366a:	4b44      	ldr	r3, [pc, #272]	; (40377c <main+0x1b4>)
  40366c:	4798      	blx	r3
	pio_handler_set(BUT_PIO, BUT_PIO_ID, BUT_PIO_PIN_MASK, PIO_IT_FALL_EDGE , but_callback);
  40366e:	4b44      	ldr	r3, [pc, #272]	; (403780 <main+0x1b8>)
  403670:	9300      	str	r3, [sp, #0]
  403672:	2350      	movs	r3, #80	; 0x50
  403674:	462a      	mov	r2, r5
  403676:	210a      	movs	r1, #10
  403678:	4630      	mov	r0, r6
  40367a:	4e42      	ldr	r6, [pc, #264]	; (403784 <main+0x1bc>)
  40367c:	47b0      	blx	r6
	pmc_enable_periph_clk(LED_ID);
  40367e:	2010      	movs	r0, #16
  403680:	47b8      	blx	r7
	pio_configure(LED, PIO_OUTPUT_0, LED_IDX_MASK, PIO_DEFAULT);
  403682:	4623      	mov	r3, r4
  403684:	462a      	mov	r2, r5
  403686:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  40368a:	483f      	ldr	r0, [pc, #252]	; (403788 <main+0x1c0>)
  40368c:	47c0      	blx	r8
	xSemaphore = xSemaphoreCreateBinary();
  40368e:	2203      	movs	r2, #3
  403690:	4621      	mov	r1, r4
  403692:	2001      	movs	r0, #1
  403694:	4b3d      	ldr	r3, [pc, #244]	; (40378c <main+0x1c4>)
  403696:	4798      	blx	r3
  403698:	4b3d      	ldr	r3, [pc, #244]	; (403790 <main+0x1c8>)
  40369a:	6018      	str	r0, [r3, #0]
	pmc_enable_periph_clk(ID_SDRAMC);
  40369c:	203e      	movs	r0, #62	; 0x3e
  40369e:	47b8      	blx	r7
	sdramc_init((sdramc_memory_dev_t *)&SDRAM_ISSI_IS42S16100E,	sysclk_get_cpu_hz());
  4036a0:	493c      	ldr	r1, [pc, #240]	; (403794 <main+0x1cc>)
  4036a2:	483d      	ldr	r0, [pc, #244]	; (403798 <main+0x1d0>)
  4036a4:	4b3d      	ldr	r3, [pc, #244]	; (40379c <main+0x1d4>)
  4036a6:	4798      	blx	r3
/**
 * \brief Unaligned access is supported.
 */
static inline void sdram_enable_unaligned_support(void)
{
	SDRAMC->SDRAMC_CFR1 |= SDRAMC_CFR1_UNAL;
  4036a8:	4a3d      	ldr	r2, [pc, #244]	; (4037a0 <main+0x1d8>)
  4036aa:	6a93      	ldr	r3, [r2, #40]	; 0x28
  4036ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  4036b0:	6293      	str	r3, [r2, #40]	; 0x28
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  4036b2:	4b3c      	ldr	r3, [pc, #240]	; (4037a4 <main+0x1dc>)
  4036b4:	f8d3 6080 	ldr.w	r6, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  4036b8:	f3c6 3e4e 	ubfx	lr, r6, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  4036bc:	f006 0007 	and.w	r0, r6, #7
  4036c0:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  4036c2:	f3c6 06c9 	ubfx	r6, r6, #3, #10
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  4036c6:	fab6 f386 	clz	r3, r6
    wshift  = __CLZ(ways) & 0x1f;
  4036ca:	f003 031f 	and.w	r3, r3, #31
  __ASM volatile ("dsb");
  4036ce:	f3bf 8f4f 	dsb	sy
  4036d2:	f04f 34ff 	mov.w	r4, #4294967295
  4036d6:	fa04 fc00 	lsl.w	ip, r4, r0
  4036da:	fa0e f000 	lsl.w	r0, lr, r0
  4036de:	409c      	lsls	r4, r3
  4036e0:	fa06 f703 	lsl.w	r7, r6, r3

    do {                                    // clean & invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCCISW = sw;
  4036e4:	4d2f      	ldr	r5, [pc, #188]	; (4037a4 <main+0x1dc>)
         int32_t tmpways = ways;
  4036e6:	4632      	mov	r2, r6
  4036e8:	463b      	mov	r3, r7
              sw = ((tmpways << wshift) | (sets << sshift));
  4036ea:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCCISW = sw;
  4036ee:	f8c5 1274 	str.w	r1, [r5, #628]	; 0x274
            } while(tmpways--);
  4036f2:	3a01      	subs	r2, #1
  4036f4:	4423      	add	r3, r4
  4036f6:	f1b2 3fff 	cmp.w	r2, #4294967295
  4036fa:	d1f6      	bne.n	4036ea <main+0x122>
        } while(sets--);
  4036fc:	f10e 3eff 	add.w	lr, lr, #4294967295
  403700:	4460      	add	r0, ip
  403702:	f1be 3fff 	cmp.w	lr, #4294967295
  403706:	d1ee      	bne.n	4036e6 <main+0x11e>
  403708:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40370c:	f3bf 8f6f 	isb	sy
	
	/* Initialize the SAM system */
	init();

	/* Create task to handler LCD */
	if (xTaskCreate(task_adc, "adc", TASK_LCD_STACK_SIZE, NULL, TASK_LCD_STACK_PRIORITY, NULL) != pdPASS) {
  403710:	2300      	movs	r3, #0
  403712:	9303      	str	r3, [sp, #12]
  403714:	9302      	str	r3, [sp, #8]
  403716:	9301      	str	r3, [sp, #4]
  403718:	9300      	str	r3, [sp, #0]
  40371a:	f44f 7280 	mov.w	r2, #256	; 0x100
  40371e:	4922      	ldr	r1, [pc, #136]	; (4037a8 <main+0x1e0>)
  403720:	4822      	ldr	r0, [pc, #136]	; (4037ac <main+0x1e4>)
  403722:	4c23      	ldr	r4, [pc, #140]	; (4037b0 <main+0x1e8>)
  403724:	47a0      	blx	r4
  403726:	2801      	cmp	r0, #1
  403728:	d002      	beq.n	403730 <main+0x168>
		printf("Failed to create test adc task\r\n");
  40372a:	4822      	ldr	r0, [pc, #136]	; (4037b4 <main+0x1ec>)
  40372c:	4b22      	ldr	r3, [pc, #136]	; (4037b8 <main+0x1f0>)
  40372e:	4798      	blx	r3
	}

	/* Start the scheduler. */
	vTaskStartScheduler();
  403730:	4b22      	ldr	r3, [pc, #136]	; (4037bc <main+0x1f4>)
  403732:	4798      	blx	r3
  403734:	e7fe      	b.n	403734 <main+0x16c>
  403736:	bf00      	nop
  403738:	004006f1 	.word	0x004006f1
  40373c:	004007f1 	.word	0x004007f1
  403740:	40028000 	.word	0x40028000
  403744:	20400c64 	.word	0x20400c64
  403748:	004032cd 	.word	0x004032cd
  40374c:	20400c60 	.word	0x20400c60
  403750:	004031f1 	.word	0x004031f1
  403754:	20400c5c 	.word	0x20400c5c
  403758:	00401005 	.word	0x00401005
  40375c:	047868c0 	.word	0x047868c0
  403760:	00401101 	.word	0x00401101
  403764:	00401155 	.word	0x00401155
  403768:	0040115b 	.word	0x0040115b
  40376c:	00403fcd 	.word	0x00403fcd
  403770:	e000e100 	.word	0xe000e100
  403774:	400e0e00 	.word	0x400e0e00
  403778:	00400ab5 	.word	0x00400ab5
  40377c:	00400c83 	.word	0x00400c83
  403780:	00403175 	.word	0x00403175
  403784:	00400e11 	.word	0x00400e11
  403788:	400e1400 	.word	0x400e1400
  40378c:	00401aad 	.word	0x00401aad
  403790:	20400ca8 	.word	0x20400ca8
  403794:	08f0d180 	.word	0x08f0d180
  403798:	00406770 	.word	0x00406770
  40379c:	004004e5 	.word	0x004004e5
  4037a0:	40084000 	.word	0x40084000
  4037a4:	e000ed00 	.word	0xe000ed00
  4037a8:	00406790 	.word	0x00406790
  4037ac:	00403485 	.word	0x00403485
  4037b0:	004021cd 	.word	0x004021cd
  4037b4:	00406794 	.word	0x00406794
  4037b8:	00403819 	.word	0x00403819
  4037bc:	00402401 	.word	0x00402401
  4037c0:	20400010 	.word	0x20400010
  4037c4:	00400bc1 	.word	0x00400bc1

004037c8 <__libc_init_array>:
  4037c8:	b570      	push	{r4, r5, r6, lr}
  4037ca:	4e0f      	ldr	r6, [pc, #60]	; (403808 <__libc_init_array+0x40>)
  4037cc:	4d0f      	ldr	r5, [pc, #60]	; (40380c <__libc_init_array+0x44>)
  4037ce:	1b76      	subs	r6, r6, r5
  4037d0:	10b6      	asrs	r6, r6, #2
  4037d2:	bf18      	it	ne
  4037d4:	2400      	movne	r4, #0
  4037d6:	d005      	beq.n	4037e4 <__libc_init_array+0x1c>
  4037d8:	3401      	adds	r4, #1
  4037da:	f855 3b04 	ldr.w	r3, [r5], #4
  4037de:	4798      	blx	r3
  4037e0:	42a6      	cmp	r6, r4
  4037e2:	d1f9      	bne.n	4037d8 <__libc_init_array+0x10>
  4037e4:	4e0a      	ldr	r6, [pc, #40]	; (403810 <__libc_init_array+0x48>)
  4037e6:	4d0b      	ldr	r5, [pc, #44]	; (403814 <__libc_init_array+0x4c>)
  4037e8:	1b76      	subs	r6, r6, r5
  4037ea:	f003 f8b7 	bl	40695c <_init>
  4037ee:	10b6      	asrs	r6, r6, #2
  4037f0:	bf18      	it	ne
  4037f2:	2400      	movne	r4, #0
  4037f4:	d006      	beq.n	403804 <__libc_init_array+0x3c>
  4037f6:	3401      	adds	r4, #1
  4037f8:	f855 3b04 	ldr.w	r3, [r5], #4
  4037fc:	4798      	blx	r3
  4037fe:	42a6      	cmp	r6, r4
  403800:	d1f9      	bne.n	4037f6 <__libc_init_array+0x2e>
  403802:	bd70      	pop	{r4, r5, r6, pc}
  403804:	bd70      	pop	{r4, r5, r6, pc}
  403806:	bf00      	nop
  403808:	00406968 	.word	0x00406968
  40380c:	00406968 	.word	0x00406968
  403810:	00406970 	.word	0x00406970
  403814:	00406968 	.word	0x00406968

00403818 <iprintf>:
  403818:	b40f      	push	{r0, r1, r2, r3}
  40381a:	b500      	push	{lr}
  40381c:	4907      	ldr	r1, [pc, #28]	; (40383c <iprintf+0x24>)
  40381e:	b083      	sub	sp, #12
  403820:	ab04      	add	r3, sp, #16
  403822:	6808      	ldr	r0, [r1, #0]
  403824:	f853 2b04 	ldr.w	r2, [r3], #4
  403828:	6881      	ldr	r1, [r0, #8]
  40382a:	9301      	str	r3, [sp, #4]
  40382c:	f000 fd56 	bl	4042dc <_vfiprintf_r>
  403830:	b003      	add	sp, #12
  403832:	f85d eb04 	ldr.w	lr, [sp], #4
  403836:	b004      	add	sp, #16
  403838:	4770      	bx	lr
  40383a:	bf00      	nop
  40383c:	20400010 	.word	0x20400010

00403840 <malloc>:
  403840:	4b02      	ldr	r3, [pc, #8]	; (40384c <malloc+0xc>)
  403842:	4601      	mov	r1, r0
  403844:	6818      	ldr	r0, [r3, #0]
  403846:	f000 b80b 	b.w	403860 <_malloc_r>
  40384a:	bf00      	nop
  40384c:	20400010 	.word	0x20400010

00403850 <free>:
  403850:	4b02      	ldr	r3, [pc, #8]	; (40385c <free+0xc>)
  403852:	4601      	mov	r1, r0
  403854:	6818      	ldr	r0, [r3, #0]
  403856:	f001 be5d 	b.w	405514 <_free_r>
  40385a:	bf00      	nop
  40385c:	20400010 	.word	0x20400010

00403860 <_malloc_r>:
  403860:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403864:	f101 060b 	add.w	r6, r1, #11
  403868:	2e16      	cmp	r6, #22
  40386a:	b083      	sub	sp, #12
  40386c:	4605      	mov	r5, r0
  40386e:	f240 809e 	bls.w	4039ae <_malloc_r+0x14e>
  403872:	f036 0607 	bics.w	r6, r6, #7
  403876:	f100 80bd 	bmi.w	4039f4 <_malloc_r+0x194>
  40387a:	42b1      	cmp	r1, r6
  40387c:	f200 80ba 	bhi.w	4039f4 <_malloc_r+0x194>
  403880:	f000 fb86 	bl	403f90 <__malloc_lock>
  403884:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  403888:	f0c0 8293 	bcc.w	403db2 <_malloc_r+0x552>
  40388c:	0a73      	lsrs	r3, r6, #9
  40388e:	f000 80b8 	beq.w	403a02 <_malloc_r+0x1a2>
  403892:	2b04      	cmp	r3, #4
  403894:	f200 8179 	bhi.w	403b8a <_malloc_r+0x32a>
  403898:	09b3      	lsrs	r3, r6, #6
  40389a:	f103 0039 	add.w	r0, r3, #57	; 0x39
  40389e:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  4038a2:	00c3      	lsls	r3, r0, #3
  4038a4:	4fbf      	ldr	r7, [pc, #764]	; (403ba4 <_malloc_r+0x344>)
  4038a6:	443b      	add	r3, r7
  4038a8:	f1a3 0108 	sub.w	r1, r3, #8
  4038ac:	685c      	ldr	r4, [r3, #4]
  4038ae:	42a1      	cmp	r1, r4
  4038b0:	d106      	bne.n	4038c0 <_malloc_r+0x60>
  4038b2:	e00c      	b.n	4038ce <_malloc_r+0x6e>
  4038b4:	2a00      	cmp	r2, #0
  4038b6:	f280 80aa 	bge.w	403a0e <_malloc_r+0x1ae>
  4038ba:	68e4      	ldr	r4, [r4, #12]
  4038bc:	42a1      	cmp	r1, r4
  4038be:	d006      	beq.n	4038ce <_malloc_r+0x6e>
  4038c0:	6863      	ldr	r3, [r4, #4]
  4038c2:	f023 0303 	bic.w	r3, r3, #3
  4038c6:	1b9a      	subs	r2, r3, r6
  4038c8:	2a0f      	cmp	r2, #15
  4038ca:	ddf3      	ble.n	4038b4 <_malloc_r+0x54>
  4038cc:	4670      	mov	r0, lr
  4038ce:	693c      	ldr	r4, [r7, #16]
  4038d0:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 403bb8 <_malloc_r+0x358>
  4038d4:	4574      	cmp	r4, lr
  4038d6:	f000 81ab 	beq.w	403c30 <_malloc_r+0x3d0>
  4038da:	6863      	ldr	r3, [r4, #4]
  4038dc:	f023 0303 	bic.w	r3, r3, #3
  4038e0:	1b9a      	subs	r2, r3, r6
  4038e2:	2a0f      	cmp	r2, #15
  4038e4:	f300 8190 	bgt.w	403c08 <_malloc_r+0x3a8>
  4038e8:	2a00      	cmp	r2, #0
  4038ea:	f8c7 e014 	str.w	lr, [r7, #20]
  4038ee:	f8c7 e010 	str.w	lr, [r7, #16]
  4038f2:	f280 809d 	bge.w	403a30 <_malloc_r+0x1d0>
  4038f6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4038fa:	f080 8161 	bcs.w	403bc0 <_malloc_r+0x360>
  4038fe:	08db      	lsrs	r3, r3, #3
  403900:	f103 0c01 	add.w	ip, r3, #1
  403904:	1099      	asrs	r1, r3, #2
  403906:	687a      	ldr	r2, [r7, #4]
  403908:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  40390c:	f8c4 8008 	str.w	r8, [r4, #8]
  403910:	2301      	movs	r3, #1
  403912:	408b      	lsls	r3, r1
  403914:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  403918:	4313      	orrs	r3, r2
  40391a:	3908      	subs	r1, #8
  40391c:	60e1      	str	r1, [r4, #12]
  40391e:	607b      	str	r3, [r7, #4]
  403920:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  403924:	f8c8 400c 	str.w	r4, [r8, #12]
  403928:	1082      	asrs	r2, r0, #2
  40392a:	2401      	movs	r4, #1
  40392c:	4094      	lsls	r4, r2
  40392e:	429c      	cmp	r4, r3
  403930:	f200 808b 	bhi.w	403a4a <_malloc_r+0x1ea>
  403934:	421c      	tst	r4, r3
  403936:	d106      	bne.n	403946 <_malloc_r+0xe6>
  403938:	f020 0003 	bic.w	r0, r0, #3
  40393c:	0064      	lsls	r4, r4, #1
  40393e:	421c      	tst	r4, r3
  403940:	f100 0004 	add.w	r0, r0, #4
  403944:	d0fa      	beq.n	40393c <_malloc_r+0xdc>
  403946:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  40394a:	46cc      	mov	ip, r9
  40394c:	4680      	mov	r8, r0
  40394e:	f8dc 300c 	ldr.w	r3, [ip, #12]
  403952:	459c      	cmp	ip, r3
  403954:	d107      	bne.n	403966 <_malloc_r+0x106>
  403956:	e16d      	b.n	403c34 <_malloc_r+0x3d4>
  403958:	2a00      	cmp	r2, #0
  40395a:	f280 817b 	bge.w	403c54 <_malloc_r+0x3f4>
  40395e:	68db      	ldr	r3, [r3, #12]
  403960:	459c      	cmp	ip, r3
  403962:	f000 8167 	beq.w	403c34 <_malloc_r+0x3d4>
  403966:	6859      	ldr	r1, [r3, #4]
  403968:	f021 0103 	bic.w	r1, r1, #3
  40396c:	1b8a      	subs	r2, r1, r6
  40396e:	2a0f      	cmp	r2, #15
  403970:	ddf2      	ble.n	403958 <_malloc_r+0xf8>
  403972:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  403976:	f8d3 8008 	ldr.w	r8, [r3, #8]
  40397a:	9300      	str	r3, [sp, #0]
  40397c:	199c      	adds	r4, r3, r6
  40397e:	4628      	mov	r0, r5
  403980:	f046 0601 	orr.w	r6, r6, #1
  403984:	f042 0501 	orr.w	r5, r2, #1
  403988:	605e      	str	r6, [r3, #4]
  40398a:	f8c8 c00c 	str.w	ip, [r8, #12]
  40398e:	f8cc 8008 	str.w	r8, [ip, #8]
  403992:	617c      	str	r4, [r7, #20]
  403994:	613c      	str	r4, [r7, #16]
  403996:	f8c4 e00c 	str.w	lr, [r4, #12]
  40399a:	f8c4 e008 	str.w	lr, [r4, #8]
  40399e:	6065      	str	r5, [r4, #4]
  4039a0:	505a      	str	r2, [r3, r1]
  4039a2:	f000 fafb 	bl	403f9c <__malloc_unlock>
  4039a6:	9b00      	ldr	r3, [sp, #0]
  4039a8:	f103 0408 	add.w	r4, r3, #8
  4039ac:	e01e      	b.n	4039ec <_malloc_r+0x18c>
  4039ae:	2910      	cmp	r1, #16
  4039b0:	d820      	bhi.n	4039f4 <_malloc_r+0x194>
  4039b2:	f000 faed 	bl	403f90 <__malloc_lock>
  4039b6:	2610      	movs	r6, #16
  4039b8:	2318      	movs	r3, #24
  4039ba:	2002      	movs	r0, #2
  4039bc:	4f79      	ldr	r7, [pc, #484]	; (403ba4 <_malloc_r+0x344>)
  4039be:	443b      	add	r3, r7
  4039c0:	f1a3 0208 	sub.w	r2, r3, #8
  4039c4:	685c      	ldr	r4, [r3, #4]
  4039c6:	4294      	cmp	r4, r2
  4039c8:	f000 813d 	beq.w	403c46 <_malloc_r+0x3e6>
  4039cc:	6863      	ldr	r3, [r4, #4]
  4039ce:	68e1      	ldr	r1, [r4, #12]
  4039d0:	68a6      	ldr	r6, [r4, #8]
  4039d2:	f023 0303 	bic.w	r3, r3, #3
  4039d6:	4423      	add	r3, r4
  4039d8:	4628      	mov	r0, r5
  4039da:	685a      	ldr	r2, [r3, #4]
  4039dc:	60f1      	str	r1, [r6, #12]
  4039de:	f042 0201 	orr.w	r2, r2, #1
  4039e2:	608e      	str	r6, [r1, #8]
  4039e4:	605a      	str	r2, [r3, #4]
  4039e6:	f000 fad9 	bl	403f9c <__malloc_unlock>
  4039ea:	3408      	adds	r4, #8
  4039ec:	4620      	mov	r0, r4
  4039ee:	b003      	add	sp, #12
  4039f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4039f4:	2400      	movs	r4, #0
  4039f6:	230c      	movs	r3, #12
  4039f8:	4620      	mov	r0, r4
  4039fa:	602b      	str	r3, [r5, #0]
  4039fc:	b003      	add	sp, #12
  4039fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403a02:	2040      	movs	r0, #64	; 0x40
  403a04:	f44f 7300 	mov.w	r3, #512	; 0x200
  403a08:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  403a0c:	e74a      	b.n	4038a4 <_malloc_r+0x44>
  403a0e:	4423      	add	r3, r4
  403a10:	68e1      	ldr	r1, [r4, #12]
  403a12:	685a      	ldr	r2, [r3, #4]
  403a14:	68a6      	ldr	r6, [r4, #8]
  403a16:	f042 0201 	orr.w	r2, r2, #1
  403a1a:	60f1      	str	r1, [r6, #12]
  403a1c:	4628      	mov	r0, r5
  403a1e:	608e      	str	r6, [r1, #8]
  403a20:	605a      	str	r2, [r3, #4]
  403a22:	f000 fabb 	bl	403f9c <__malloc_unlock>
  403a26:	3408      	adds	r4, #8
  403a28:	4620      	mov	r0, r4
  403a2a:	b003      	add	sp, #12
  403a2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403a30:	4423      	add	r3, r4
  403a32:	4628      	mov	r0, r5
  403a34:	685a      	ldr	r2, [r3, #4]
  403a36:	f042 0201 	orr.w	r2, r2, #1
  403a3a:	605a      	str	r2, [r3, #4]
  403a3c:	f000 faae 	bl	403f9c <__malloc_unlock>
  403a40:	3408      	adds	r4, #8
  403a42:	4620      	mov	r0, r4
  403a44:	b003      	add	sp, #12
  403a46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403a4a:	68bc      	ldr	r4, [r7, #8]
  403a4c:	6863      	ldr	r3, [r4, #4]
  403a4e:	f023 0803 	bic.w	r8, r3, #3
  403a52:	45b0      	cmp	r8, r6
  403a54:	d304      	bcc.n	403a60 <_malloc_r+0x200>
  403a56:	eba8 0306 	sub.w	r3, r8, r6
  403a5a:	2b0f      	cmp	r3, #15
  403a5c:	f300 8085 	bgt.w	403b6a <_malloc_r+0x30a>
  403a60:	f8df 9158 	ldr.w	r9, [pc, #344]	; 403bbc <_malloc_r+0x35c>
  403a64:	4b50      	ldr	r3, [pc, #320]	; (403ba8 <_malloc_r+0x348>)
  403a66:	f8d9 2000 	ldr.w	r2, [r9]
  403a6a:	681b      	ldr	r3, [r3, #0]
  403a6c:	3201      	adds	r2, #1
  403a6e:	4433      	add	r3, r6
  403a70:	eb04 0a08 	add.w	sl, r4, r8
  403a74:	f000 8155 	beq.w	403d22 <_malloc_r+0x4c2>
  403a78:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  403a7c:	330f      	adds	r3, #15
  403a7e:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  403a82:	f02b 0b0f 	bic.w	fp, fp, #15
  403a86:	4659      	mov	r1, fp
  403a88:	4628      	mov	r0, r5
  403a8a:	f000 fa8d 	bl	403fa8 <_sbrk_r>
  403a8e:	1c41      	adds	r1, r0, #1
  403a90:	4602      	mov	r2, r0
  403a92:	f000 80fc 	beq.w	403c8e <_malloc_r+0x42e>
  403a96:	4582      	cmp	sl, r0
  403a98:	f200 80f7 	bhi.w	403c8a <_malloc_r+0x42a>
  403a9c:	4b43      	ldr	r3, [pc, #268]	; (403bac <_malloc_r+0x34c>)
  403a9e:	6819      	ldr	r1, [r3, #0]
  403aa0:	4459      	add	r1, fp
  403aa2:	6019      	str	r1, [r3, #0]
  403aa4:	f000 814d 	beq.w	403d42 <_malloc_r+0x4e2>
  403aa8:	f8d9 0000 	ldr.w	r0, [r9]
  403aac:	3001      	adds	r0, #1
  403aae:	bf1b      	ittet	ne
  403ab0:	eba2 0a0a 	subne.w	sl, r2, sl
  403ab4:	4451      	addne	r1, sl
  403ab6:	f8c9 2000 	streq.w	r2, [r9]
  403aba:	6019      	strne	r1, [r3, #0]
  403abc:	f012 0107 	ands.w	r1, r2, #7
  403ac0:	f000 8115 	beq.w	403cee <_malloc_r+0x48e>
  403ac4:	f1c1 0008 	rsb	r0, r1, #8
  403ac8:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  403acc:	4402      	add	r2, r0
  403ace:	3108      	adds	r1, #8
  403ad0:	eb02 090b 	add.w	r9, r2, fp
  403ad4:	f3c9 090b 	ubfx	r9, r9, #0, #12
  403ad8:	eba1 0909 	sub.w	r9, r1, r9
  403adc:	4649      	mov	r1, r9
  403ade:	4628      	mov	r0, r5
  403ae0:	9301      	str	r3, [sp, #4]
  403ae2:	9200      	str	r2, [sp, #0]
  403ae4:	f000 fa60 	bl	403fa8 <_sbrk_r>
  403ae8:	1c43      	adds	r3, r0, #1
  403aea:	e89d 000c 	ldmia.w	sp, {r2, r3}
  403aee:	f000 8143 	beq.w	403d78 <_malloc_r+0x518>
  403af2:	1a80      	subs	r0, r0, r2
  403af4:	4448      	add	r0, r9
  403af6:	f040 0001 	orr.w	r0, r0, #1
  403afa:	6819      	ldr	r1, [r3, #0]
  403afc:	60ba      	str	r2, [r7, #8]
  403afe:	4449      	add	r1, r9
  403b00:	42bc      	cmp	r4, r7
  403b02:	6050      	str	r0, [r2, #4]
  403b04:	6019      	str	r1, [r3, #0]
  403b06:	d017      	beq.n	403b38 <_malloc_r+0x2d8>
  403b08:	f1b8 0f0f 	cmp.w	r8, #15
  403b0c:	f240 80fb 	bls.w	403d06 <_malloc_r+0x4a6>
  403b10:	6860      	ldr	r0, [r4, #4]
  403b12:	f1a8 020c 	sub.w	r2, r8, #12
  403b16:	f022 0207 	bic.w	r2, r2, #7
  403b1a:	eb04 0e02 	add.w	lr, r4, r2
  403b1e:	f000 0001 	and.w	r0, r0, #1
  403b22:	f04f 0c05 	mov.w	ip, #5
  403b26:	4310      	orrs	r0, r2
  403b28:	2a0f      	cmp	r2, #15
  403b2a:	6060      	str	r0, [r4, #4]
  403b2c:	f8ce c004 	str.w	ip, [lr, #4]
  403b30:	f8ce c008 	str.w	ip, [lr, #8]
  403b34:	f200 8117 	bhi.w	403d66 <_malloc_r+0x506>
  403b38:	4b1d      	ldr	r3, [pc, #116]	; (403bb0 <_malloc_r+0x350>)
  403b3a:	68bc      	ldr	r4, [r7, #8]
  403b3c:	681a      	ldr	r2, [r3, #0]
  403b3e:	4291      	cmp	r1, r2
  403b40:	bf88      	it	hi
  403b42:	6019      	strhi	r1, [r3, #0]
  403b44:	4b1b      	ldr	r3, [pc, #108]	; (403bb4 <_malloc_r+0x354>)
  403b46:	681a      	ldr	r2, [r3, #0]
  403b48:	4291      	cmp	r1, r2
  403b4a:	6862      	ldr	r2, [r4, #4]
  403b4c:	bf88      	it	hi
  403b4e:	6019      	strhi	r1, [r3, #0]
  403b50:	f022 0203 	bic.w	r2, r2, #3
  403b54:	4296      	cmp	r6, r2
  403b56:	eba2 0306 	sub.w	r3, r2, r6
  403b5a:	d801      	bhi.n	403b60 <_malloc_r+0x300>
  403b5c:	2b0f      	cmp	r3, #15
  403b5e:	dc04      	bgt.n	403b6a <_malloc_r+0x30a>
  403b60:	4628      	mov	r0, r5
  403b62:	f000 fa1b 	bl	403f9c <__malloc_unlock>
  403b66:	2400      	movs	r4, #0
  403b68:	e740      	b.n	4039ec <_malloc_r+0x18c>
  403b6a:	19a2      	adds	r2, r4, r6
  403b6c:	f043 0301 	orr.w	r3, r3, #1
  403b70:	f046 0601 	orr.w	r6, r6, #1
  403b74:	6066      	str	r6, [r4, #4]
  403b76:	4628      	mov	r0, r5
  403b78:	60ba      	str	r2, [r7, #8]
  403b7a:	6053      	str	r3, [r2, #4]
  403b7c:	f000 fa0e 	bl	403f9c <__malloc_unlock>
  403b80:	3408      	adds	r4, #8
  403b82:	4620      	mov	r0, r4
  403b84:	b003      	add	sp, #12
  403b86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403b8a:	2b14      	cmp	r3, #20
  403b8c:	d971      	bls.n	403c72 <_malloc_r+0x412>
  403b8e:	2b54      	cmp	r3, #84	; 0x54
  403b90:	f200 80a3 	bhi.w	403cda <_malloc_r+0x47a>
  403b94:	0b33      	lsrs	r3, r6, #12
  403b96:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  403b9a:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  403b9e:	00c3      	lsls	r3, r0, #3
  403ba0:	e680      	b.n	4038a4 <_malloc_r+0x44>
  403ba2:	bf00      	nop
  403ba4:	20400440 	.word	0x20400440
  403ba8:	20400bd0 	.word	0x20400bd0
  403bac:	20400ba0 	.word	0x20400ba0
  403bb0:	20400bc8 	.word	0x20400bc8
  403bb4:	20400bcc 	.word	0x20400bcc
  403bb8:	20400448 	.word	0x20400448
  403bbc:	20400848 	.word	0x20400848
  403bc0:	0a5a      	lsrs	r2, r3, #9
  403bc2:	2a04      	cmp	r2, #4
  403bc4:	d95b      	bls.n	403c7e <_malloc_r+0x41e>
  403bc6:	2a14      	cmp	r2, #20
  403bc8:	f200 80ae 	bhi.w	403d28 <_malloc_r+0x4c8>
  403bcc:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  403bd0:	00c9      	lsls	r1, r1, #3
  403bd2:	325b      	adds	r2, #91	; 0x5b
  403bd4:	eb07 0c01 	add.w	ip, r7, r1
  403bd8:	5879      	ldr	r1, [r7, r1]
  403bda:	f1ac 0c08 	sub.w	ip, ip, #8
  403bde:	458c      	cmp	ip, r1
  403be0:	f000 8088 	beq.w	403cf4 <_malloc_r+0x494>
  403be4:	684a      	ldr	r2, [r1, #4]
  403be6:	f022 0203 	bic.w	r2, r2, #3
  403bea:	4293      	cmp	r3, r2
  403bec:	d273      	bcs.n	403cd6 <_malloc_r+0x476>
  403bee:	6889      	ldr	r1, [r1, #8]
  403bf0:	458c      	cmp	ip, r1
  403bf2:	d1f7      	bne.n	403be4 <_malloc_r+0x384>
  403bf4:	f8dc 200c 	ldr.w	r2, [ip, #12]
  403bf8:	687b      	ldr	r3, [r7, #4]
  403bfa:	60e2      	str	r2, [r4, #12]
  403bfc:	f8c4 c008 	str.w	ip, [r4, #8]
  403c00:	6094      	str	r4, [r2, #8]
  403c02:	f8cc 400c 	str.w	r4, [ip, #12]
  403c06:	e68f      	b.n	403928 <_malloc_r+0xc8>
  403c08:	19a1      	adds	r1, r4, r6
  403c0a:	f046 0c01 	orr.w	ip, r6, #1
  403c0e:	f042 0601 	orr.w	r6, r2, #1
  403c12:	f8c4 c004 	str.w	ip, [r4, #4]
  403c16:	4628      	mov	r0, r5
  403c18:	6179      	str	r1, [r7, #20]
  403c1a:	6139      	str	r1, [r7, #16]
  403c1c:	f8c1 e00c 	str.w	lr, [r1, #12]
  403c20:	f8c1 e008 	str.w	lr, [r1, #8]
  403c24:	604e      	str	r6, [r1, #4]
  403c26:	50e2      	str	r2, [r4, r3]
  403c28:	f000 f9b8 	bl	403f9c <__malloc_unlock>
  403c2c:	3408      	adds	r4, #8
  403c2e:	e6dd      	b.n	4039ec <_malloc_r+0x18c>
  403c30:	687b      	ldr	r3, [r7, #4]
  403c32:	e679      	b.n	403928 <_malloc_r+0xc8>
  403c34:	f108 0801 	add.w	r8, r8, #1
  403c38:	f018 0f03 	tst.w	r8, #3
  403c3c:	f10c 0c08 	add.w	ip, ip, #8
  403c40:	f47f ae85 	bne.w	40394e <_malloc_r+0xee>
  403c44:	e02d      	b.n	403ca2 <_malloc_r+0x442>
  403c46:	68dc      	ldr	r4, [r3, #12]
  403c48:	42a3      	cmp	r3, r4
  403c4a:	bf08      	it	eq
  403c4c:	3002      	addeq	r0, #2
  403c4e:	f43f ae3e 	beq.w	4038ce <_malloc_r+0x6e>
  403c52:	e6bb      	b.n	4039cc <_malloc_r+0x16c>
  403c54:	4419      	add	r1, r3
  403c56:	461c      	mov	r4, r3
  403c58:	684a      	ldr	r2, [r1, #4]
  403c5a:	68db      	ldr	r3, [r3, #12]
  403c5c:	f854 6f08 	ldr.w	r6, [r4, #8]!
  403c60:	f042 0201 	orr.w	r2, r2, #1
  403c64:	604a      	str	r2, [r1, #4]
  403c66:	4628      	mov	r0, r5
  403c68:	60f3      	str	r3, [r6, #12]
  403c6a:	609e      	str	r6, [r3, #8]
  403c6c:	f000 f996 	bl	403f9c <__malloc_unlock>
  403c70:	e6bc      	b.n	4039ec <_malloc_r+0x18c>
  403c72:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  403c76:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  403c7a:	00c3      	lsls	r3, r0, #3
  403c7c:	e612      	b.n	4038a4 <_malloc_r+0x44>
  403c7e:	099a      	lsrs	r2, r3, #6
  403c80:	f102 0139 	add.w	r1, r2, #57	; 0x39
  403c84:	00c9      	lsls	r1, r1, #3
  403c86:	3238      	adds	r2, #56	; 0x38
  403c88:	e7a4      	b.n	403bd4 <_malloc_r+0x374>
  403c8a:	42bc      	cmp	r4, r7
  403c8c:	d054      	beq.n	403d38 <_malloc_r+0x4d8>
  403c8e:	68bc      	ldr	r4, [r7, #8]
  403c90:	6862      	ldr	r2, [r4, #4]
  403c92:	f022 0203 	bic.w	r2, r2, #3
  403c96:	e75d      	b.n	403b54 <_malloc_r+0x2f4>
  403c98:	f859 3908 	ldr.w	r3, [r9], #-8
  403c9c:	4599      	cmp	r9, r3
  403c9e:	f040 8086 	bne.w	403dae <_malloc_r+0x54e>
  403ca2:	f010 0f03 	tst.w	r0, #3
  403ca6:	f100 30ff 	add.w	r0, r0, #4294967295
  403caa:	d1f5      	bne.n	403c98 <_malloc_r+0x438>
  403cac:	687b      	ldr	r3, [r7, #4]
  403cae:	ea23 0304 	bic.w	r3, r3, r4
  403cb2:	607b      	str	r3, [r7, #4]
  403cb4:	0064      	lsls	r4, r4, #1
  403cb6:	429c      	cmp	r4, r3
  403cb8:	f63f aec7 	bhi.w	403a4a <_malloc_r+0x1ea>
  403cbc:	2c00      	cmp	r4, #0
  403cbe:	f43f aec4 	beq.w	403a4a <_malloc_r+0x1ea>
  403cc2:	421c      	tst	r4, r3
  403cc4:	4640      	mov	r0, r8
  403cc6:	f47f ae3e 	bne.w	403946 <_malloc_r+0xe6>
  403cca:	0064      	lsls	r4, r4, #1
  403ccc:	421c      	tst	r4, r3
  403cce:	f100 0004 	add.w	r0, r0, #4
  403cd2:	d0fa      	beq.n	403cca <_malloc_r+0x46a>
  403cd4:	e637      	b.n	403946 <_malloc_r+0xe6>
  403cd6:	468c      	mov	ip, r1
  403cd8:	e78c      	b.n	403bf4 <_malloc_r+0x394>
  403cda:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  403cde:	d815      	bhi.n	403d0c <_malloc_r+0x4ac>
  403ce0:	0bf3      	lsrs	r3, r6, #15
  403ce2:	f103 0078 	add.w	r0, r3, #120	; 0x78
  403ce6:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  403cea:	00c3      	lsls	r3, r0, #3
  403cec:	e5da      	b.n	4038a4 <_malloc_r+0x44>
  403cee:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  403cf2:	e6ed      	b.n	403ad0 <_malloc_r+0x270>
  403cf4:	687b      	ldr	r3, [r7, #4]
  403cf6:	1092      	asrs	r2, r2, #2
  403cf8:	2101      	movs	r1, #1
  403cfa:	fa01 f202 	lsl.w	r2, r1, r2
  403cfe:	4313      	orrs	r3, r2
  403d00:	607b      	str	r3, [r7, #4]
  403d02:	4662      	mov	r2, ip
  403d04:	e779      	b.n	403bfa <_malloc_r+0x39a>
  403d06:	2301      	movs	r3, #1
  403d08:	6053      	str	r3, [r2, #4]
  403d0a:	e729      	b.n	403b60 <_malloc_r+0x300>
  403d0c:	f240 5254 	movw	r2, #1364	; 0x554
  403d10:	4293      	cmp	r3, r2
  403d12:	d822      	bhi.n	403d5a <_malloc_r+0x4fa>
  403d14:	0cb3      	lsrs	r3, r6, #18
  403d16:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  403d1a:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  403d1e:	00c3      	lsls	r3, r0, #3
  403d20:	e5c0      	b.n	4038a4 <_malloc_r+0x44>
  403d22:	f103 0b10 	add.w	fp, r3, #16
  403d26:	e6ae      	b.n	403a86 <_malloc_r+0x226>
  403d28:	2a54      	cmp	r2, #84	; 0x54
  403d2a:	d829      	bhi.n	403d80 <_malloc_r+0x520>
  403d2c:	0b1a      	lsrs	r2, r3, #12
  403d2e:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  403d32:	00c9      	lsls	r1, r1, #3
  403d34:	326e      	adds	r2, #110	; 0x6e
  403d36:	e74d      	b.n	403bd4 <_malloc_r+0x374>
  403d38:	4b20      	ldr	r3, [pc, #128]	; (403dbc <_malloc_r+0x55c>)
  403d3a:	6819      	ldr	r1, [r3, #0]
  403d3c:	4459      	add	r1, fp
  403d3e:	6019      	str	r1, [r3, #0]
  403d40:	e6b2      	b.n	403aa8 <_malloc_r+0x248>
  403d42:	f3ca 000b 	ubfx	r0, sl, #0, #12
  403d46:	2800      	cmp	r0, #0
  403d48:	f47f aeae 	bne.w	403aa8 <_malloc_r+0x248>
  403d4c:	eb08 030b 	add.w	r3, r8, fp
  403d50:	68ba      	ldr	r2, [r7, #8]
  403d52:	f043 0301 	orr.w	r3, r3, #1
  403d56:	6053      	str	r3, [r2, #4]
  403d58:	e6ee      	b.n	403b38 <_malloc_r+0x2d8>
  403d5a:	207f      	movs	r0, #127	; 0x7f
  403d5c:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  403d60:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  403d64:	e59e      	b.n	4038a4 <_malloc_r+0x44>
  403d66:	f104 0108 	add.w	r1, r4, #8
  403d6a:	4628      	mov	r0, r5
  403d6c:	9300      	str	r3, [sp, #0]
  403d6e:	f001 fbd1 	bl	405514 <_free_r>
  403d72:	9b00      	ldr	r3, [sp, #0]
  403d74:	6819      	ldr	r1, [r3, #0]
  403d76:	e6df      	b.n	403b38 <_malloc_r+0x2d8>
  403d78:	2001      	movs	r0, #1
  403d7a:	f04f 0900 	mov.w	r9, #0
  403d7e:	e6bc      	b.n	403afa <_malloc_r+0x29a>
  403d80:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  403d84:	d805      	bhi.n	403d92 <_malloc_r+0x532>
  403d86:	0bda      	lsrs	r2, r3, #15
  403d88:	f102 0178 	add.w	r1, r2, #120	; 0x78
  403d8c:	00c9      	lsls	r1, r1, #3
  403d8e:	3277      	adds	r2, #119	; 0x77
  403d90:	e720      	b.n	403bd4 <_malloc_r+0x374>
  403d92:	f240 5154 	movw	r1, #1364	; 0x554
  403d96:	428a      	cmp	r2, r1
  403d98:	d805      	bhi.n	403da6 <_malloc_r+0x546>
  403d9a:	0c9a      	lsrs	r2, r3, #18
  403d9c:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  403da0:	00c9      	lsls	r1, r1, #3
  403da2:	327c      	adds	r2, #124	; 0x7c
  403da4:	e716      	b.n	403bd4 <_malloc_r+0x374>
  403da6:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  403daa:	227e      	movs	r2, #126	; 0x7e
  403dac:	e712      	b.n	403bd4 <_malloc_r+0x374>
  403dae:	687b      	ldr	r3, [r7, #4]
  403db0:	e780      	b.n	403cb4 <_malloc_r+0x454>
  403db2:	08f0      	lsrs	r0, r6, #3
  403db4:	f106 0308 	add.w	r3, r6, #8
  403db8:	e600      	b.n	4039bc <_malloc_r+0x15c>
  403dba:	bf00      	nop
  403dbc:	20400ba0 	.word	0x20400ba0

00403dc0 <memcpy>:
  403dc0:	4684      	mov	ip, r0
  403dc2:	ea41 0300 	orr.w	r3, r1, r0
  403dc6:	f013 0303 	ands.w	r3, r3, #3
  403dca:	d16d      	bne.n	403ea8 <memcpy+0xe8>
  403dcc:	3a40      	subs	r2, #64	; 0x40
  403dce:	d341      	bcc.n	403e54 <memcpy+0x94>
  403dd0:	f851 3b04 	ldr.w	r3, [r1], #4
  403dd4:	f840 3b04 	str.w	r3, [r0], #4
  403dd8:	f851 3b04 	ldr.w	r3, [r1], #4
  403ddc:	f840 3b04 	str.w	r3, [r0], #4
  403de0:	f851 3b04 	ldr.w	r3, [r1], #4
  403de4:	f840 3b04 	str.w	r3, [r0], #4
  403de8:	f851 3b04 	ldr.w	r3, [r1], #4
  403dec:	f840 3b04 	str.w	r3, [r0], #4
  403df0:	f851 3b04 	ldr.w	r3, [r1], #4
  403df4:	f840 3b04 	str.w	r3, [r0], #4
  403df8:	f851 3b04 	ldr.w	r3, [r1], #4
  403dfc:	f840 3b04 	str.w	r3, [r0], #4
  403e00:	f851 3b04 	ldr.w	r3, [r1], #4
  403e04:	f840 3b04 	str.w	r3, [r0], #4
  403e08:	f851 3b04 	ldr.w	r3, [r1], #4
  403e0c:	f840 3b04 	str.w	r3, [r0], #4
  403e10:	f851 3b04 	ldr.w	r3, [r1], #4
  403e14:	f840 3b04 	str.w	r3, [r0], #4
  403e18:	f851 3b04 	ldr.w	r3, [r1], #4
  403e1c:	f840 3b04 	str.w	r3, [r0], #4
  403e20:	f851 3b04 	ldr.w	r3, [r1], #4
  403e24:	f840 3b04 	str.w	r3, [r0], #4
  403e28:	f851 3b04 	ldr.w	r3, [r1], #4
  403e2c:	f840 3b04 	str.w	r3, [r0], #4
  403e30:	f851 3b04 	ldr.w	r3, [r1], #4
  403e34:	f840 3b04 	str.w	r3, [r0], #4
  403e38:	f851 3b04 	ldr.w	r3, [r1], #4
  403e3c:	f840 3b04 	str.w	r3, [r0], #4
  403e40:	f851 3b04 	ldr.w	r3, [r1], #4
  403e44:	f840 3b04 	str.w	r3, [r0], #4
  403e48:	f851 3b04 	ldr.w	r3, [r1], #4
  403e4c:	f840 3b04 	str.w	r3, [r0], #4
  403e50:	3a40      	subs	r2, #64	; 0x40
  403e52:	d2bd      	bcs.n	403dd0 <memcpy+0x10>
  403e54:	3230      	adds	r2, #48	; 0x30
  403e56:	d311      	bcc.n	403e7c <memcpy+0xbc>
  403e58:	f851 3b04 	ldr.w	r3, [r1], #4
  403e5c:	f840 3b04 	str.w	r3, [r0], #4
  403e60:	f851 3b04 	ldr.w	r3, [r1], #4
  403e64:	f840 3b04 	str.w	r3, [r0], #4
  403e68:	f851 3b04 	ldr.w	r3, [r1], #4
  403e6c:	f840 3b04 	str.w	r3, [r0], #4
  403e70:	f851 3b04 	ldr.w	r3, [r1], #4
  403e74:	f840 3b04 	str.w	r3, [r0], #4
  403e78:	3a10      	subs	r2, #16
  403e7a:	d2ed      	bcs.n	403e58 <memcpy+0x98>
  403e7c:	320c      	adds	r2, #12
  403e7e:	d305      	bcc.n	403e8c <memcpy+0xcc>
  403e80:	f851 3b04 	ldr.w	r3, [r1], #4
  403e84:	f840 3b04 	str.w	r3, [r0], #4
  403e88:	3a04      	subs	r2, #4
  403e8a:	d2f9      	bcs.n	403e80 <memcpy+0xc0>
  403e8c:	3204      	adds	r2, #4
  403e8e:	d008      	beq.n	403ea2 <memcpy+0xe2>
  403e90:	07d2      	lsls	r2, r2, #31
  403e92:	bf1c      	itt	ne
  403e94:	f811 3b01 	ldrbne.w	r3, [r1], #1
  403e98:	f800 3b01 	strbne.w	r3, [r0], #1
  403e9c:	d301      	bcc.n	403ea2 <memcpy+0xe2>
  403e9e:	880b      	ldrh	r3, [r1, #0]
  403ea0:	8003      	strh	r3, [r0, #0]
  403ea2:	4660      	mov	r0, ip
  403ea4:	4770      	bx	lr
  403ea6:	bf00      	nop
  403ea8:	2a08      	cmp	r2, #8
  403eaa:	d313      	bcc.n	403ed4 <memcpy+0x114>
  403eac:	078b      	lsls	r3, r1, #30
  403eae:	d08d      	beq.n	403dcc <memcpy+0xc>
  403eb0:	f010 0303 	ands.w	r3, r0, #3
  403eb4:	d08a      	beq.n	403dcc <memcpy+0xc>
  403eb6:	f1c3 0304 	rsb	r3, r3, #4
  403eba:	1ad2      	subs	r2, r2, r3
  403ebc:	07db      	lsls	r3, r3, #31
  403ebe:	bf1c      	itt	ne
  403ec0:	f811 3b01 	ldrbne.w	r3, [r1], #1
  403ec4:	f800 3b01 	strbne.w	r3, [r0], #1
  403ec8:	d380      	bcc.n	403dcc <memcpy+0xc>
  403eca:	f831 3b02 	ldrh.w	r3, [r1], #2
  403ece:	f820 3b02 	strh.w	r3, [r0], #2
  403ed2:	e77b      	b.n	403dcc <memcpy+0xc>
  403ed4:	3a04      	subs	r2, #4
  403ed6:	d3d9      	bcc.n	403e8c <memcpy+0xcc>
  403ed8:	3a01      	subs	r2, #1
  403eda:	f811 3b01 	ldrb.w	r3, [r1], #1
  403ede:	f800 3b01 	strb.w	r3, [r0], #1
  403ee2:	d2f9      	bcs.n	403ed8 <memcpy+0x118>
  403ee4:	780b      	ldrb	r3, [r1, #0]
  403ee6:	7003      	strb	r3, [r0, #0]
  403ee8:	784b      	ldrb	r3, [r1, #1]
  403eea:	7043      	strb	r3, [r0, #1]
  403eec:	788b      	ldrb	r3, [r1, #2]
  403eee:	7083      	strb	r3, [r0, #2]
  403ef0:	4660      	mov	r0, ip
  403ef2:	4770      	bx	lr

00403ef4 <memset>:
  403ef4:	b470      	push	{r4, r5, r6}
  403ef6:	0786      	lsls	r6, r0, #30
  403ef8:	d046      	beq.n	403f88 <memset+0x94>
  403efa:	1e54      	subs	r4, r2, #1
  403efc:	2a00      	cmp	r2, #0
  403efe:	d041      	beq.n	403f84 <memset+0x90>
  403f00:	b2ca      	uxtb	r2, r1
  403f02:	4603      	mov	r3, r0
  403f04:	e002      	b.n	403f0c <memset+0x18>
  403f06:	f114 34ff 	adds.w	r4, r4, #4294967295
  403f0a:	d33b      	bcc.n	403f84 <memset+0x90>
  403f0c:	f803 2b01 	strb.w	r2, [r3], #1
  403f10:	079d      	lsls	r5, r3, #30
  403f12:	d1f8      	bne.n	403f06 <memset+0x12>
  403f14:	2c03      	cmp	r4, #3
  403f16:	d92e      	bls.n	403f76 <memset+0x82>
  403f18:	b2cd      	uxtb	r5, r1
  403f1a:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  403f1e:	2c0f      	cmp	r4, #15
  403f20:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  403f24:	d919      	bls.n	403f5a <memset+0x66>
  403f26:	f103 0210 	add.w	r2, r3, #16
  403f2a:	4626      	mov	r6, r4
  403f2c:	3e10      	subs	r6, #16
  403f2e:	2e0f      	cmp	r6, #15
  403f30:	f842 5c10 	str.w	r5, [r2, #-16]
  403f34:	f842 5c0c 	str.w	r5, [r2, #-12]
  403f38:	f842 5c08 	str.w	r5, [r2, #-8]
  403f3c:	f842 5c04 	str.w	r5, [r2, #-4]
  403f40:	f102 0210 	add.w	r2, r2, #16
  403f44:	d8f2      	bhi.n	403f2c <memset+0x38>
  403f46:	f1a4 0210 	sub.w	r2, r4, #16
  403f4a:	f022 020f 	bic.w	r2, r2, #15
  403f4e:	f004 040f 	and.w	r4, r4, #15
  403f52:	3210      	adds	r2, #16
  403f54:	2c03      	cmp	r4, #3
  403f56:	4413      	add	r3, r2
  403f58:	d90d      	bls.n	403f76 <memset+0x82>
  403f5a:	461e      	mov	r6, r3
  403f5c:	4622      	mov	r2, r4
  403f5e:	3a04      	subs	r2, #4
  403f60:	2a03      	cmp	r2, #3
  403f62:	f846 5b04 	str.w	r5, [r6], #4
  403f66:	d8fa      	bhi.n	403f5e <memset+0x6a>
  403f68:	1f22      	subs	r2, r4, #4
  403f6a:	f022 0203 	bic.w	r2, r2, #3
  403f6e:	3204      	adds	r2, #4
  403f70:	4413      	add	r3, r2
  403f72:	f004 0403 	and.w	r4, r4, #3
  403f76:	b12c      	cbz	r4, 403f84 <memset+0x90>
  403f78:	b2c9      	uxtb	r1, r1
  403f7a:	441c      	add	r4, r3
  403f7c:	f803 1b01 	strb.w	r1, [r3], #1
  403f80:	429c      	cmp	r4, r3
  403f82:	d1fb      	bne.n	403f7c <memset+0x88>
  403f84:	bc70      	pop	{r4, r5, r6}
  403f86:	4770      	bx	lr
  403f88:	4614      	mov	r4, r2
  403f8a:	4603      	mov	r3, r0
  403f8c:	e7c2      	b.n	403f14 <memset+0x20>
  403f8e:	bf00      	nop

00403f90 <__malloc_lock>:
  403f90:	4801      	ldr	r0, [pc, #4]	; (403f98 <__malloc_lock+0x8>)
  403f92:	f001 bd59 	b.w	405a48 <__retarget_lock_acquire_recursive>
  403f96:	bf00      	nop
  403f98:	20400cbc 	.word	0x20400cbc

00403f9c <__malloc_unlock>:
  403f9c:	4801      	ldr	r0, [pc, #4]	; (403fa4 <__malloc_unlock+0x8>)
  403f9e:	f001 bd55 	b.w	405a4c <__retarget_lock_release_recursive>
  403fa2:	bf00      	nop
  403fa4:	20400cbc 	.word	0x20400cbc

00403fa8 <_sbrk_r>:
  403fa8:	b538      	push	{r3, r4, r5, lr}
  403faa:	4c07      	ldr	r4, [pc, #28]	; (403fc8 <_sbrk_r+0x20>)
  403fac:	2300      	movs	r3, #0
  403fae:	4605      	mov	r5, r0
  403fb0:	4608      	mov	r0, r1
  403fb2:	6023      	str	r3, [r4, #0]
  403fb4:	f7fd fa1c 	bl	4013f0 <_sbrk>
  403fb8:	1c43      	adds	r3, r0, #1
  403fba:	d000      	beq.n	403fbe <_sbrk_r+0x16>
  403fbc:	bd38      	pop	{r3, r4, r5, pc}
  403fbe:	6823      	ldr	r3, [r4, #0]
  403fc0:	2b00      	cmp	r3, #0
  403fc2:	d0fb      	beq.n	403fbc <_sbrk_r+0x14>
  403fc4:	602b      	str	r3, [r5, #0]
  403fc6:	bd38      	pop	{r3, r4, r5, pc}
  403fc8:	20400cd0 	.word	0x20400cd0

00403fcc <setbuf>:
  403fcc:	2900      	cmp	r1, #0
  403fce:	bf0c      	ite	eq
  403fd0:	2202      	moveq	r2, #2
  403fd2:	2200      	movne	r2, #0
  403fd4:	f44f 6380 	mov.w	r3, #1024	; 0x400
  403fd8:	f000 b800 	b.w	403fdc <setvbuf>

00403fdc <setvbuf>:
  403fdc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  403fe0:	4c61      	ldr	r4, [pc, #388]	; (404168 <setvbuf+0x18c>)
  403fe2:	6825      	ldr	r5, [r4, #0]
  403fe4:	b083      	sub	sp, #12
  403fe6:	4604      	mov	r4, r0
  403fe8:	460f      	mov	r7, r1
  403fea:	4690      	mov	r8, r2
  403fec:	461e      	mov	r6, r3
  403fee:	b115      	cbz	r5, 403ff6 <setvbuf+0x1a>
  403ff0:	6bab      	ldr	r3, [r5, #56]	; 0x38
  403ff2:	2b00      	cmp	r3, #0
  403ff4:	d064      	beq.n	4040c0 <setvbuf+0xe4>
  403ff6:	f1b8 0f02 	cmp.w	r8, #2
  403ffa:	d006      	beq.n	40400a <setvbuf+0x2e>
  403ffc:	f1b8 0f01 	cmp.w	r8, #1
  404000:	f200 809f 	bhi.w	404142 <setvbuf+0x166>
  404004:	2e00      	cmp	r6, #0
  404006:	f2c0 809c 	blt.w	404142 <setvbuf+0x166>
  40400a:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40400c:	07d8      	lsls	r0, r3, #31
  40400e:	d534      	bpl.n	40407a <setvbuf+0x9e>
  404010:	4621      	mov	r1, r4
  404012:	4628      	mov	r0, r5
  404014:	f001 f900 	bl	405218 <_fflush_r>
  404018:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40401a:	b141      	cbz	r1, 40402e <setvbuf+0x52>
  40401c:	f104 0340 	add.w	r3, r4, #64	; 0x40
  404020:	4299      	cmp	r1, r3
  404022:	d002      	beq.n	40402a <setvbuf+0x4e>
  404024:	4628      	mov	r0, r5
  404026:	f001 fa75 	bl	405514 <_free_r>
  40402a:	2300      	movs	r3, #0
  40402c:	6323      	str	r3, [r4, #48]	; 0x30
  40402e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404032:	2200      	movs	r2, #0
  404034:	61a2      	str	r2, [r4, #24]
  404036:	6062      	str	r2, [r4, #4]
  404038:	061a      	lsls	r2, r3, #24
  40403a:	d43a      	bmi.n	4040b2 <setvbuf+0xd6>
  40403c:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  404040:	f023 0303 	bic.w	r3, r3, #3
  404044:	f1b8 0f02 	cmp.w	r8, #2
  404048:	81a3      	strh	r3, [r4, #12]
  40404a:	d01d      	beq.n	404088 <setvbuf+0xac>
  40404c:	ab01      	add	r3, sp, #4
  40404e:	466a      	mov	r2, sp
  404050:	4621      	mov	r1, r4
  404052:	4628      	mov	r0, r5
  404054:	f001 fcfc 	bl	405a50 <__swhatbuf_r>
  404058:	89a3      	ldrh	r3, [r4, #12]
  40405a:	4318      	orrs	r0, r3
  40405c:	81a0      	strh	r0, [r4, #12]
  40405e:	2e00      	cmp	r6, #0
  404060:	d132      	bne.n	4040c8 <setvbuf+0xec>
  404062:	9e00      	ldr	r6, [sp, #0]
  404064:	4630      	mov	r0, r6
  404066:	f7ff fbeb 	bl	403840 <malloc>
  40406a:	4607      	mov	r7, r0
  40406c:	2800      	cmp	r0, #0
  40406e:	d06b      	beq.n	404148 <setvbuf+0x16c>
  404070:	89a3      	ldrh	r3, [r4, #12]
  404072:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  404076:	81a3      	strh	r3, [r4, #12]
  404078:	e028      	b.n	4040cc <setvbuf+0xf0>
  40407a:	89a3      	ldrh	r3, [r4, #12]
  40407c:	0599      	lsls	r1, r3, #22
  40407e:	d4c7      	bmi.n	404010 <setvbuf+0x34>
  404080:	6da0      	ldr	r0, [r4, #88]	; 0x58
  404082:	f001 fce1 	bl	405a48 <__retarget_lock_acquire_recursive>
  404086:	e7c3      	b.n	404010 <setvbuf+0x34>
  404088:	2500      	movs	r5, #0
  40408a:	6e61      	ldr	r1, [r4, #100]	; 0x64
  40408c:	2600      	movs	r6, #0
  40408e:	f104 0243 	add.w	r2, r4, #67	; 0x43
  404092:	f043 0302 	orr.w	r3, r3, #2
  404096:	2001      	movs	r0, #1
  404098:	60a6      	str	r6, [r4, #8]
  40409a:	07ce      	lsls	r6, r1, #31
  40409c:	81a3      	strh	r3, [r4, #12]
  40409e:	6022      	str	r2, [r4, #0]
  4040a0:	6122      	str	r2, [r4, #16]
  4040a2:	6160      	str	r0, [r4, #20]
  4040a4:	d401      	bmi.n	4040aa <setvbuf+0xce>
  4040a6:	0598      	lsls	r0, r3, #22
  4040a8:	d53e      	bpl.n	404128 <setvbuf+0x14c>
  4040aa:	4628      	mov	r0, r5
  4040ac:	b003      	add	sp, #12
  4040ae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4040b2:	6921      	ldr	r1, [r4, #16]
  4040b4:	4628      	mov	r0, r5
  4040b6:	f001 fa2d 	bl	405514 <_free_r>
  4040ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4040be:	e7bd      	b.n	40403c <setvbuf+0x60>
  4040c0:	4628      	mov	r0, r5
  4040c2:	f001 f901 	bl	4052c8 <__sinit>
  4040c6:	e796      	b.n	403ff6 <setvbuf+0x1a>
  4040c8:	2f00      	cmp	r7, #0
  4040ca:	d0cb      	beq.n	404064 <setvbuf+0x88>
  4040cc:	6bab      	ldr	r3, [r5, #56]	; 0x38
  4040ce:	2b00      	cmp	r3, #0
  4040d0:	d033      	beq.n	40413a <setvbuf+0x15e>
  4040d2:	9b00      	ldr	r3, [sp, #0]
  4040d4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4040d8:	6027      	str	r7, [r4, #0]
  4040da:	429e      	cmp	r6, r3
  4040dc:	bf1c      	itt	ne
  4040de:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  4040e2:	81a2      	strhne	r2, [r4, #12]
  4040e4:	f1b8 0f01 	cmp.w	r8, #1
  4040e8:	bf04      	itt	eq
  4040ea:	f042 0201 	orreq.w	r2, r2, #1
  4040ee:	81a2      	strheq	r2, [r4, #12]
  4040f0:	b292      	uxth	r2, r2
  4040f2:	f012 0308 	ands.w	r3, r2, #8
  4040f6:	6127      	str	r7, [r4, #16]
  4040f8:	6166      	str	r6, [r4, #20]
  4040fa:	d00e      	beq.n	40411a <setvbuf+0x13e>
  4040fc:	07d1      	lsls	r1, r2, #31
  4040fe:	d51a      	bpl.n	404136 <setvbuf+0x15a>
  404100:	6e65      	ldr	r5, [r4, #100]	; 0x64
  404102:	4276      	negs	r6, r6
  404104:	2300      	movs	r3, #0
  404106:	f015 0501 	ands.w	r5, r5, #1
  40410a:	61a6      	str	r6, [r4, #24]
  40410c:	60a3      	str	r3, [r4, #8]
  40410e:	d009      	beq.n	404124 <setvbuf+0x148>
  404110:	2500      	movs	r5, #0
  404112:	4628      	mov	r0, r5
  404114:	b003      	add	sp, #12
  404116:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40411a:	60a3      	str	r3, [r4, #8]
  40411c:	6e65      	ldr	r5, [r4, #100]	; 0x64
  40411e:	f015 0501 	ands.w	r5, r5, #1
  404122:	d1f5      	bne.n	404110 <setvbuf+0x134>
  404124:	0593      	lsls	r3, r2, #22
  404126:	d4c0      	bmi.n	4040aa <setvbuf+0xce>
  404128:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40412a:	f001 fc8f 	bl	405a4c <__retarget_lock_release_recursive>
  40412e:	4628      	mov	r0, r5
  404130:	b003      	add	sp, #12
  404132:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  404136:	60a6      	str	r6, [r4, #8]
  404138:	e7f0      	b.n	40411c <setvbuf+0x140>
  40413a:	4628      	mov	r0, r5
  40413c:	f001 f8c4 	bl	4052c8 <__sinit>
  404140:	e7c7      	b.n	4040d2 <setvbuf+0xf6>
  404142:	f04f 35ff 	mov.w	r5, #4294967295
  404146:	e7b0      	b.n	4040aa <setvbuf+0xce>
  404148:	f8dd 9000 	ldr.w	r9, [sp]
  40414c:	45b1      	cmp	r9, r6
  40414e:	d004      	beq.n	40415a <setvbuf+0x17e>
  404150:	4648      	mov	r0, r9
  404152:	f7ff fb75 	bl	403840 <malloc>
  404156:	4607      	mov	r7, r0
  404158:	b920      	cbnz	r0, 404164 <setvbuf+0x188>
  40415a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40415e:	f04f 35ff 	mov.w	r5, #4294967295
  404162:	e792      	b.n	40408a <setvbuf+0xae>
  404164:	464e      	mov	r6, r9
  404166:	e783      	b.n	404070 <setvbuf+0x94>
  404168:	20400010 	.word	0x20400010
	...

00404180 <strlen>:
  404180:	f890 f000 	pld	[r0]
  404184:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  404188:	f020 0107 	bic.w	r1, r0, #7
  40418c:	f06f 0c00 	mvn.w	ip, #0
  404190:	f010 0407 	ands.w	r4, r0, #7
  404194:	f891 f020 	pld	[r1, #32]
  404198:	f040 8049 	bne.w	40422e <strlen+0xae>
  40419c:	f04f 0400 	mov.w	r4, #0
  4041a0:	f06f 0007 	mvn.w	r0, #7
  4041a4:	e9d1 2300 	ldrd	r2, r3, [r1]
  4041a8:	f891 f040 	pld	[r1, #64]	; 0x40
  4041ac:	f100 0008 	add.w	r0, r0, #8
  4041b0:	fa82 f24c 	uadd8	r2, r2, ip
  4041b4:	faa4 f28c 	sel	r2, r4, ip
  4041b8:	fa83 f34c 	uadd8	r3, r3, ip
  4041bc:	faa2 f38c 	sel	r3, r2, ip
  4041c0:	bb4b      	cbnz	r3, 404216 <strlen+0x96>
  4041c2:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  4041c6:	fa82 f24c 	uadd8	r2, r2, ip
  4041ca:	f100 0008 	add.w	r0, r0, #8
  4041ce:	faa4 f28c 	sel	r2, r4, ip
  4041d2:	fa83 f34c 	uadd8	r3, r3, ip
  4041d6:	faa2 f38c 	sel	r3, r2, ip
  4041da:	b9e3      	cbnz	r3, 404216 <strlen+0x96>
  4041dc:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  4041e0:	fa82 f24c 	uadd8	r2, r2, ip
  4041e4:	f100 0008 	add.w	r0, r0, #8
  4041e8:	faa4 f28c 	sel	r2, r4, ip
  4041ec:	fa83 f34c 	uadd8	r3, r3, ip
  4041f0:	faa2 f38c 	sel	r3, r2, ip
  4041f4:	b97b      	cbnz	r3, 404216 <strlen+0x96>
  4041f6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  4041fa:	f101 0120 	add.w	r1, r1, #32
  4041fe:	fa82 f24c 	uadd8	r2, r2, ip
  404202:	f100 0008 	add.w	r0, r0, #8
  404206:	faa4 f28c 	sel	r2, r4, ip
  40420a:	fa83 f34c 	uadd8	r3, r3, ip
  40420e:	faa2 f38c 	sel	r3, r2, ip
  404212:	2b00      	cmp	r3, #0
  404214:	d0c6      	beq.n	4041a4 <strlen+0x24>
  404216:	2a00      	cmp	r2, #0
  404218:	bf04      	itt	eq
  40421a:	3004      	addeq	r0, #4
  40421c:	461a      	moveq	r2, r3
  40421e:	ba12      	rev	r2, r2
  404220:	fab2 f282 	clz	r2, r2
  404224:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  404228:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  40422c:	4770      	bx	lr
  40422e:	e9d1 2300 	ldrd	r2, r3, [r1]
  404232:	f004 0503 	and.w	r5, r4, #3
  404236:	f1c4 0000 	rsb	r0, r4, #0
  40423a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  40423e:	f014 0f04 	tst.w	r4, #4
  404242:	f891 f040 	pld	[r1, #64]	; 0x40
  404246:	fa0c f505 	lsl.w	r5, ip, r5
  40424a:	ea62 0205 	orn	r2, r2, r5
  40424e:	bf1c      	itt	ne
  404250:	ea63 0305 	ornne	r3, r3, r5
  404254:	4662      	movne	r2, ip
  404256:	f04f 0400 	mov.w	r4, #0
  40425a:	e7a9      	b.n	4041b0 <strlen+0x30>

0040425c <__sprint_r.part.0>:
  40425c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404260:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  404262:	049c      	lsls	r4, r3, #18
  404264:	4693      	mov	fp, r2
  404266:	d52f      	bpl.n	4042c8 <__sprint_r.part.0+0x6c>
  404268:	6893      	ldr	r3, [r2, #8]
  40426a:	6812      	ldr	r2, [r2, #0]
  40426c:	b353      	cbz	r3, 4042c4 <__sprint_r.part.0+0x68>
  40426e:	460e      	mov	r6, r1
  404270:	4607      	mov	r7, r0
  404272:	f102 0908 	add.w	r9, r2, #8
  404276:	e919 0420 	ldmdb	r9, {r5, sl}
  40427a:	ea5f 089a 	movs.w	r8, sl, lsr #2
  40427e:	d017      	beq.n	4042b0 <__sprint_r.part.0+0x54>
  404280:	3d04      	subs	r5, #4
  404282:	2400      	movs	r4, #0
  404284:	e001      	b.n	40428a <__sprint_r.part.0+0x2e>
  404286:	45a0      	cmp	r8, r4
  404288:	d010      	beq.n	4042ac <__sprint_r.part.0+0x50>
  40428a:	4632      	mov	r2, r6
  40428c:	f855 1f04 	ldr.w	r1, [r5, #4]!
  404290:	4638      	mov	r0, r7
  404292:	f001 f8bb 	bl	40540c <_fputwc_r>
  404296:	1c43      	adds	r3, r0, #1
  404298:	f104 0401 	add.w	r4, r4, #1
  40429c:	d1f3      	bne.n	404286 <__sprint_r.part.0+0x2a>
  40429e:	2300      	movs	r3, #0
  4042a0:	f8cb 3008 	str.w	r3, [fp, #8]
  4042a4:	f8cb 3004 	str.w	r3, [fp, #4]
  4042a8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4042ac:	f8db 3008 	ldr.w	r3, [fp, #8]
  4042b0:	f02a 0a03 	bic.w	sl, sl, #3
  4042b4:	eba3 030a 	sub.w	r3, r3, sl
  4042b8:	f8cb 3008 	str.w	r3, [fp, #8]
  4042bc:	f109 0908 	add.w	r9, r9, #8
  4042c0:	2b00      	cmp	r3, #0
  4042c2:	d1d8      	bne.n	404276 <__sprint_r.part.0+0x1a>
  4042c4:	2000      	movs	r0, #0
  4042c6:	e7ea      	b.n	40429e <__sprint_r.part.0+0x42>
  4042c8:	f001 fa0a 	bl	4056e0 <__sfvwrite_r>
  4042cc:	2300      	movs	r3, #0
  4042ce:	f8cb 3008 	str.w	r3, [fp, #8]
  4042d2:	f8cb 3004 	str.w	r3, [fp, #4]
  4042d6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4042da:	bf00      	nop

004042dc <_vfiprintf_r>:
  4042dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4042e0:	b0ad      	sub	sp, #180	; 0xb4
  4042e2:	461d      	mov	r5, r3
  4042e4:	468b      	mov	fp, r1
  4042e6:	4690      	mov	r8, r2
  4042e8:	9307      	str	r3, [sp, #28]
  4042ea:	9006      	str	r0, [sp, #24]
  4042ec:	b118      	cbz	r0, 4042f6 <_vfiprintf_r+0x1a>
  4042ee:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4042f0:	2b00      	cmp	r3, #0
  4042f2:	f000 80f3 	beq.w	4044dc <_vfiprintf_r+0x200>
  4042f6:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  4042fa:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  4042fe:	07df      	lsls	r7, r3, #31
  404300:	b281      	uxth	r1, r0
  404302:	d402      	bmi.n	40430a <_vfiprintf_r+0x2e>
  404304:	058e      	lsls	r6, r1, #22
  404306:	f140 80fc 	bpl.w	404502 <_vfiprintf_r+0x226>
  40430a:	048c      	lsls	r4, r1, #18
  40430c:	d40a      	bmi.n	404324 <_vfiprintf_r+0x48>
  40430e:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  404312:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
  404316:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  40431a:	f8ab 100c 	strh.w	r1, [fp, #12]
  40431e:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
  404322:	b289      	uxth	r1, r1
  404324:	0708      	lsls	r0, r1, #28
  404326:	f140 80b3 	bpl.w	404490 <_vfiprintf_r+0x1b4>
  40432a:	f8db 3010 	ldr.w	r3, [fp, #16]
  40432e:	2b00      	cmp	r3, #0
  404330:	f000 80ae 	beq.w	404490 <_vfiprintf_r+0x1b4>
  404334:	f001 031a 	and.w	r3, r1, #26
  404338:	2b0a      	cmp	r3, #10
  40433a:	f000 80b5 	beq.w	4044a8 <_vfiprintf_r+0x1cc>
  40433e:	2300      	movs	r3, #0
  404340:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  404344:	930b      	str	r3, [sp, #44]	; 0x2c
  404346:	9311      	str	r3, [sp, #68]	; 0x44
  404348:	9310      	str	r3, [sp, #64]	; 0x40
  40434a:	9303      	str	r3, [sp, #12]
  40434c:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  404350:	46ca      	mov	sl, r9
  404352:	f8cd b010 	str.w	fp, [sp, #16]
  404356:	f898 3000 	ldrb.w	r3, [r8]
  40435a:	4644      	mov	r4, r8
  40435c:	b1fb      	cbz	r3, 40439e <_vfiprintf_r+0xc2>
  40435e:	2b25      	cmp	r3, #37	; 0x25
  404360:	d102      	bne.n	404368 <_vfiprintf_r+0x8c>
  404362:	e01c      	b.n	40439e <_vfiprintf_r+0xc2>
  404364:	2b25      	cmp	r3, #37	; 0x25
  404366:	d003      	beq.n	404370 <_vfiprintf_r+0x94>
  404368:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  40436c:	2b00      	cmp	r3, #0
  40436e:	d1f9      	bne.n	404364 <_vfiprintf_r+0x88>
  404370:	eba4 0508 	sub.w	r5, r4, r8
  404374:	b19d      	cbz	r5, 40439e <_vfiprintf_r+0xc2>
  404376:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404378:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40437a:	f8ca 8000 	str.w	r8, [sl]
  40437e:	3301      	adds	r3, #1
  404380:	442a      	add	r2, r5
  404382:	2b07      	cmp	r3, #7
  404384:	f8ca 5004 	str.w	r5, [sl, #4]
  404388:	9211      	str	r2, [sp, #68]	; 0x44
  40438a:	9310      	str	r3, [sp, #64]	; 0x40
  40438c:	dd7a      	ble.n	404484 <_vfiprintf_r+0x1a8>
  40438e:	2a00      	cmp	r2, #0
  404390:	f040 84b0 	bne.w	404cf4 <_vfiprintf_r+0xa18>
  404394:	9b03      	ldr	r3, [sp, #12]
  404396:	9210      	str	r2, [sp, #64]	; 0x40
  404398:	442b      	add	r3, r5
  40439a:	46ca      	mov	sl, r9
  40439c:	9303      	str	r3, [sp, #12]
  40439e:	7823      	ldrb	r3, [r4, #0]
  4043a0:	2b00      	cmp	r3, #0
  4043a2:	f000 83e0 	beq.w	404b66 <_vfiprintf_r+0x88a>
  4043a6:	2000      	movs	r0, #0
  4043a8:	f04f 0300 	mov.w	r3, #0
  4043ac:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  4043b0:	f104 0801 	add.w	r8, r4, #1
  4043b4:	7862      	ldrb	r2, [r4, #1]
  4043b6:	4605      	mov	r5, r0
  4043b8:	4606      	mov	r6, r0
  4043ba:	4603      	mov	r3, r0
  4043bc:	f04f 34ff 	mov.w	r4, #4294967295
  4043c0:	f108 0801 	add.w	r8, r8, #1
  4043c4:	f1a2 0120 	sub.w	r1, r2, #32
  4043c8:	2958      	cmp	r1, #88	; 0x58
  4043ca:	f200 82de 	bhi.w	40498a <_vfiprintf_r+0x6ae>
  4043ce:	e8df f011 	tbh	[pc, r1, lsl #1]
  4043d2:	0221      	.short	0x0221
  4043d4:	02dc02dc 	.word	0x02dc02dc
  4043d8:	02dc0229 	.word	0x02dc0229
  4043dc:	02dc02dc 	.word	0x02dc02dc
  4043e0:	02dc02dc 	.word	0x02dc02dc
  4043e4:	028902dc 	.word	0x028902dc
  4043e8:	02dc0295 	.word	0x02dc0295
  4043ec:	02bd00a2 	.word	0x02bd00a2
  4043f0:	019f02dc 	.word	0x019f02dc
  4043f4:	01a401a4 	.word	0x01a401a4
  4043f8:	01a401a4 	.word	0x01a401a4
  4043fc:	01a401a4 	.word	0x01a401a4
  404400:	01a401a4 	.word	0x01a401a4
  404404:	02dc01a4 	.word	0x02dc01a4
  404408:	02dc02dc 	.word	0x02dc02dc
  40440c:	02dc02dc 	.word	0x02dc02dc
  404410:	02dc02dc 	.word	0x02dc02dc
  404414:	02dc02dc 	.word	0x02dc02dc
  404418:	01b202dc 	.word	0x01b202dc
  40441c:	02dc02dc 	.word	0x02dc02dc
  404420:	02dc02dc 	.word	0x02dc02dc
  404424:	02dc02dc 	.word	0x02dc02dc
  404428:	02dc02dc 	.word	0x02dc02dc
  40442c:	02dc02dc 	.word	0x02dc02dc
  404430:	02dc0197 	.word	0x02dc0197
  404434:	02dc02dc 	.word	0x02dc02dc
  404438:	02dc02dc 	.word	0x02dc02dc
  40443c:	02dc019b 	.word	0x02dc019b
  404440:	025302dc 	.word	0x025302dc
  404444:	02dc02dc 	.word	0x02dc02dc
  404448:	02dc02dc 	.word	0x02dc02dc
  40444c:	02dc02dc 	.word	0x02dc02dc
  404450:	02dc02dc 	.word	0x02dc02dc
  404454:	02dc02dc 	.word	0x02dc02dc
  404458:	021b025a 	.word	0x021b025a
  40445c:	02dc02dc 	.word	0x02dc02dc
  404460:	026e02dc 	.word	0x026e02dc
  404464:	02dc021b 	.word	0x02dc021b
  404468:	027302dc 	.word	0x027302dc
  40446c:	01f502dc 	.word	0x01f502dc
  404470:	02090182 	.word	0x02090182
  404474:	02dc02d7 	.word	0x02dc02d7
  404478:	02dc029a 	.word	0x02dc029a
  40447c:	02dc00a7 	.word	0x02dc00a7
  404480:	022e02dc 	.word	0x022e02dc
  404484:	f10a 0a08 	add.w	sl, sl, #8
  404488:	9b03      	ldr	r3, [sp, #12]
  40448a:	442b      	add	r3, r5
  40448c:	9303      	str	r3, [sp, #12]
  40448e:	e786      	b.n	40439e <_vfiprintf_r+0xc2>
  404490:	4659      	mov	r1, fp
  404492:	9806      	ldr	r0, [sp, #24]
  404494:	f000 fdac 	bl	404ff0 <__swsetup_r>
  404498:	bb18      	cbnz	r0, 4044e2 <_vfiprintf_r+0x206>
  40449a:	f8bb 100c 	ldrh.w	r1, [fp, #12]
  40449e:	f001 031a 	and.w	r3, r1, #26
  4044a2:	2b0a      	cmp	r3, #10
  4044a4:	f47f af4b 	bne.w	40433e <_vfiprintf_r+0x62>
  4044a8:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  4044ac:	2b00      	cmp	r3, #0
  4044ae:	f6ff af46 	blt.w	40433e <_vfiprintf_r+0x62>
  4044b2:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  4044b6:	07db      	lsls	r3, r3, #31
  4044b8:	d405      	bmi.n	4044c6 <_vfiprintf_r+0x1ea>
  4044ba:	058f      	lsls	r7, r1, #22
  4044bc:	d403      	bmi.n	4044c6 <_vfiprintf_r+0x1ea>
  4044be:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  4044c2:	f001 fac3 	bl	405a4c <__retarget_lock_release_recursive>
  4044c6:	462b      	mov	r3, r5
  4044c8:	4642      	mov	r2, r8
  4044ca:	4659      	mov	r1, fp
  4044cc:	9806      	ldr	r0, [sp, #24]
  4044ce:	f000 fd4d 	bl	404f6c <__sbprintf>
  4044d2:	9003      	str	r0, [sp, #12]
  4044d4:	9803      	ldr	r0, [sp, #12]
  4044d6:	b02d      	add	sp, #180	; 0xb4
  4044d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4044dc:	f000 fef4 	bl	4052c8 <__sinit>
  4044e0:	e709      	b.n	4042f6 <_vfiprintf_r+0x1a>
  4044e2:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  4044e6:	07d9      	lsls	r1, r3, #31
  4044e8:	d404      	bmi.n	4044f4 <_vfiprintf_r+0x218>
  4044ea:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  4044ee:	059a      	lsls	r2, r3, #22
  4044f0:	f140 84aa 	bpl.w	404e48 <_vfiprintf_r+0xb6c>
  4044f4:	f04f 33ff 	mov.w	r3, #4294967295
  4044f8:	9303      	str	r3, [sp, #12]
  4044fa:	9803      	ldr	r0, [sp, #12]
  4044fc:	b02d      	add	sp, #180	; 0xb4
  4044fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404502:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  404506:	f001 fa9f 	bl	405a48 <__retarget_lock_acquire_recursive>
  40450a:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  40450e:	b281      	uxth	r1, r0
  404510:	e6fb      	b.n	40430a <_vfiprintf_r+0x2e>
  404512:	4276      	negs	r6, r6
  404514:	9207      	str	r2, [sp, #28]
  404516:	f043 0304 	orr.w	r3, r3, #4
  40451a:	f898 2000 	ldrb.w	r2, [r8]
  40451e:	e74f      	b.n	4043c0 <_vfiprintf_r+0xe4>
  404520:	9608      	str	r6, [sp, #32]
  404522:	069e      	lsls	r6, r3, #26
  404524:	f100 8450 	bmi.w	404dc8 <_vfiprintf_r+0xaec>
  404528:	9907      	ldr	r1, [sp, #28]
  40452a:	06dd      	lsls	r5, r3, #27
  40452c:	460a      	mov	r2, r1
  40452e:	f100 83ef 	bmi.w	404d10 <_vfiprintf_r+0xa34>
  404532:	0658      	lsls	r0, r3, #25
  404534:	f140 83ec 	bpl.w	404d10 <_vfiprintf_r+0xa34>
  404538:	880e      	ldrh	r6, [r1, #0]
  40453a:	3104      	adds	r1, #4
  40453c:	2700      	movs	r7, #0
  40453e:	2201      	movs	r2, #1
  404540:	9107      	str	r1, [sp, #28]
  404542:	f04f 0100 	mov.w	r1, #0
  404546:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  40454a:	2500      	movs	r5, #0
  40454c:	1c61      	adds	r1, r4, #1
  40454e:	f000 8116 	beq.w	40477e <_vfiprintf_r+0x4a2>
  404552:	f023 0180 	bic.w	r1, r3, #128	; 0x80
  404556:	9102      	str	r1, [sp, #8]
  404558:	ea56 0107 	orrs.w	r1, r6, r7
  40455c:	f040 8114 	bne.w	404788 <_vfiprintf_r+0x4ac>
  404560:	2c00      	cmp	r4, #0
  404562:	f040 835c 	bne.w	404c1e <_vfiprintf_r+0x942>
  404566:	2a00      	cmp	r2, #0
  404568:	f040 83b7 	bne.w	404cda <_vfiprintf_r+0x9fe>
  40456c:	f013 0301 	ands.w	r3, r3, #1
  404570:	9305      	str	r3, [sp, #20]
  404572:	f000 8457 	beq.w	404e24 <_vfiprintf_r+0xb48>
  404576:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  40457a:	2330      	movs	r3, #48	; 0x30
  40457c:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  404580:	9b05      	ldr	r3, [sp, #20]
  404582:	42a3      	cmp	r3, r4
  404584:	bfb8      	it	lt
  404586:	4623      	movlt	r3, r4
  404588:	9301      	str	r3, [sp, #4]
  40458a:	b10d      	cbz	r5, 404590 <_vfiprintf_r+0x2b4>
  40458c:	3301      	adds	r3, #1
  40458e:	9301      	str	r3, [sp, #4]
  404590:	9b02      	ldr	r3, [sp, #8]
  404592:	f013 0302 	ands.w	r3, r3, #2
  404596:	9309      	str	r3, [sp, #36]	; 0x24
  404598:	d002      	beq.n	4045a0 <_vfiprintf_r+0x2c4>
  40459a:	9b01      	ldr	r3, [sp, #4]
  40459c:	3302      	adds	r3, #2
  40459e:	9301      	str	r3, [sp, #4]
  4045a0:	9b02      	ldr	r3, [sp, #8]
  4045a2:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  4045a6:	930a      	str	r3, [sp, #40]	; 0x28
  4045a8:	f040 8217 	bne.w	4049da <_vfiprintf_r+0x6fe>
  4045ac:	9b08      	ldr	r3, [sp, #32]
  4045ae:	9a01      	ldr	r2, [sp, #4]
  4045b0:	1a9d      	subs	r5, r3, r2
  4045b2:	2d00      	cmp	r5, #0
  4045b4:	f340 8211 	ble.w	4049da <_vfiprintf_r+0x6fe>
  4045b8:	2d10      	cmp	r5, #16
  4045ba:	f340 8490 	ble.w	404ede <_vfiprintf_r+0xc02>
  4045be:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4045c0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4045c2:	4ec4      	ldr	r6, [pc, #784]	; (4048d4 <_vfiprintf_r+0x5f8>)
  4045c4:	46d6      	mov	lr, sl
  4045c6:	2710      	movs	r7, #16
  4045c8:	46a2      	mov	sl, r4
  4045ca:	4619      	mov	r1, r3
  4045cc:	9c06      	ldr	r4, [sp, #24]
  4045ce:	e007      	b.n	4045e0 <_vfiprintf_r+0x304>
  4045d0:	f101 0c02 	add.w	ip, r1, #2
  4045d4:	f10e 0e08 	add.w	lr, lr, #8
  4045d8:	4601      	mov	r1, r0
  4045da:	3d10      	subs	r5, #16
  4045dc:	2d10      	cmp	r5, #16
  4045de:	dd11      	ble.n	404604 <_vfiprintf_r+0x328>
  4045e0:	1c48      	adds	r0, r1, #1
  4045e2:	3210      	adds	r2, #16
  4045e4:	2807      	cmp	r0, #7
  4045e6:	9211      	str	r2, [sp, #68]	; 0x44
  4045e8:	e88e 00c0 	stmia.w	lr, {r6, r7}
  4045ec:	9010      	str	r0, [sp, #64]	; 0x40
  4045ee:	ddef      	ble.n	4045d0 <_vfiprintf_r+0x2f4>
  4045f0:	2a00      	cmp	r2, #0
  4045f2:	f040 81e4 	bne.w	4049be <_vfiprintf_r+0x6e2>
  4045f6:	3d10      	subs	r5, #16
  4045f8:	2d10      	cmp	r5, #16
  4045fa:	4611      	mov	r1, r2
  4045fc:	f04f 0c01 	mov.w	ip, #1
  404600:	46ce      	mov	lr, r9
  404602:	dced      	bgt.n	4045e0 <_vfiprintf_r+0x304>
  404604:	4654      	mov	r4, sl
  404606:	4661      	mov	r1, ip
  404608:	46f2      	mov	sl, lr
  40460a:	442a      	add	r2, r5
  40460c:	2907      	cmp	r1, #7
  40460e:	9211      	str	r2, [sp, #68]	; 0x44
  404610:	f8ca 6000 	str.w	r6, [sl]
  404614:	f8ca 5004 	str.w	r5, [sl, #4]
  404618:	9110      	str	r1, [sp, #64]	; 0x40
  40461a:	f300 82ec 	bgt.w	404bf6 <_vfiprintf_r+0x91a>
  40461e:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  404622:	f10a 0a08 	add.w	sl, sl, #8
  404626:	1c48      	adds	r0, r1, #1
  404628:	2d00      	cmp	r5, #0
  40462a:	f040 81de 	bne.w	4049ea <_vfiprintf_r+0x70e>
  40462e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404630:	2b00      	cmp	r3, #0
  404632:	f000 81f8 	beq.w	404a26 <_vfiprintf_r+0x74a>
  404636:	3202      	adds	r2, #2
  404638:	a90e      	add	r1, sp, #56	; 0x38
  40463a:	2302      	movs	r3, #2
  40463c:	2807      	cmp	r0, #7
  40463e:	9211      	str	r2, [sp, #68]	; 0x44
  404640:	9010      	str	r0, [sp, #64]	; 0x40
  404642:	e88a 000a 	stmia.w	sl, {r1, r3}
  404646:	f340 81ea 	ble.w	404a1e <_vfiprintf_r+0x742>
  40464a:	2a00      	cmp	r2, #0
  40464c:	f040 838c 	bne.w	404d68 <_vfiprintf_r+0xa8c>
  404650:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404652:	2b80      	cmp	r3, #128	; 0x80
  404654:	f04f 0001 	mov.w	r0, #1
  404658:	4611      	mov	r1, r2
  40465a:	46ca      	mov	sl, r9
  40465c:	f040 81e7 	bne.w	404a2e <_vfiprintf_r+0x752>
  404660:	9b08      	ldr	r3, [sp, #32]
  404662:	9d01      	ldr	r5, [sp, #4]
  404664:	1b5e      	subs	r6, r3, r5
  404666:	2e00      	cmp	r6, #0
  404668:	f340 81e1 	ble.w	404a2e <_vfiprintf_r+0x752>
  40466c:	2e10      	cmp	r6, #16
  40466e:	4d9a      	ldr	r5, [pc, #616]	; (4048d8 <_vfiprintf_r+0x5fc>)
  404670:	f340 8450 	ble.w	404f14 <_vfiprintf_r+0xc38>
  404674:	46d4      	mov	ip, sl
  404676:	2710      	movs	r7, #16
  404678:	46a2      	mov	sl, r4
  40467a:	9c06      	ldr	r4, [sp, #24]
  40467c:	e007      	b.n	40468e <_vfiprintf_r+0x3b2>
  40467e:	f101 0e02 	add.w	lr, r1, #2
  404682:	f10c 0c08 	add.w	ip, ip, #8
  404686:	4601      	mov	r1, r0
  404688:	3e10      	subs	r6, #16
  40468a:	2e10      	cmp	r6, #16
  40468c:	dd11      	ble.n	4046b2 <_vfiprintf_r+0x3d6>
  40468e:	1c48      	adds	r0, r1, #1
  404690:	3210      	adds	r2, #16
  404692:	2807      	cmp	r0, #7
  404694:	9211      	str	r2, [sp, #68]	; 0x44
  404696:	e88c 00a0 	stmia.w	ip, {r5, r7}
  40469a:	9010      	str	r0, [sp, #64]	; 0x40
  40469c:	ddef      	ble.n	40467e <_vfiprintf_r+0x3a2>
  40469e:	2a00      	cmp	r2, #0
  4046a0:	f040 829d 	bne.w	404bde <_vfiprintf_r+0x902>
  4046a4:	3e10      	subs	r6, #16
  4046a6:	2e10      	cmp	r6, #16
  4046a8:	f04f 0e01 	mov.w	lr, #1
  4046ac:	4611      	mov	r1, r2
  4046ae:	46cc      	mov	ip, r9
  4046b0:	dced      	bgt.n	40468e <_vfiprintf_r+0x3b2>
  4046b2:	4654      	mov	r4, sl
  4046b4:	46e2      	mov	sl, ip
  4046b6:	4432      	add	r2, r6
  4046b8:	f1be 0f07 	cmp.w	lr, #7
  4046bc:	9211      	str	r2, [sp, #68]	; 0x44
  4046be:	e88a 0060 	stmia.w	sl, {r5, r6}
  4046c2:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  4046c6:	f300 8369 	bgt.w	404d9c <_vfiprintf_r+0xac0>
  4046ca:	f10a 0a08 	add.w	sl, sl, #8
  4046ce:	f10e 0001 	add.w	r0, lr, #1
  4046d2:	4671      	mov	r1, lr
  4046d4:	e1ab      	b.n	404a2e <_vfiprintf_r+0x752>
  4046d6:	9608      	str	r6, [sp, #32]
  4046d8:	f013 0220 	ands.w	r2, r3, #32
  4046dc:	f040 838c 	bne.w	404df8 <_vfiprintf_r+0xb1c>
  4046e0:	f013 0110 	ands.w	r1, r3, #16
  4046e4:	f040 831a 	bne.w	404d1c <_vfiprintf_r+0xa40>
  4046e8:	f013 0240 	ands.w	r2, r3, #64	; 0x40
  4046ec:	f000 8316 	beq.w	404d1c <_vfiprintf_r+0xa40>
  4046f0:	9807      	ldr	r0, [sp, #28]
  4046f2:	460a      	mov	r2, r1
  4046f4:	4601      	mov	r1, r0
  4046f6:	3104      	adds	r1, #4
  4046f8:	8806      	ldrh	r6, [r0, #0]
  4046fa:	9107      	str	r1, [sp, #28]
  4046fc:	2700      	movs	r7, #0
  4046fe:	e720      	b.n	404542 <_vfiprintf_r+0x266>
  404700:	9608      	str	r6, [sp, #32]
  404702:	f043 0310 	orr.w	r3, r3, #16
  404706:	e7e7      	b.n	4046d8 <_vfiprintf_r+0x3fc>
  404708:	9608      	str	r6, [sp, #32]
  40470a:	f043 0310 	orr.w	r3, r3, #16
  40470e:	e708      	b.n	404522 <_vfiprintf_r+0x246>
  404710:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  404714:	f898 2000 	ldrb.w	r2, [r8]
  404718:	e652      	b.n	4043c0 <_vfiprintf_r+0xe4>
  40471a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  40471e:	2600      	movs	r6, #0
  404720:	f818 2b01 	ldrb.w	r2, [r8], #1
  404724:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  404728:	eb01 0646 	add.w	r6, r1, r6, lsl #1
  40472c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  404730:	2909      	cmp	r1, #9
  404732:	d9f5      	bls.n	404720 <_vfiprintf_r+0x444>
  404734:	e646      	b.n	4043c4 <_vfiprintf_r+0xe8>
  404736:	9608      	str	r6, [sp, #32]
  404738:	2800      	cmp	r0, #0
  40473a:	f040 8408 	bne.w	404f4e <_vfiprintf_r+0xc72>
  40473e:	f043 0310 	orr.w	r3, r3, #16
  404742:	069e      	lsls	r6, r3, #26
  404744:	f100 834c 	bmi.w	404de0 <_vfiprintf_r+0xb04>
  404748:	06dd      	lsls	r5, r3, #27
  40474a:	f100 82f3 	bmi.w	404d34 <_vfiprintf_r+0xa58>
  40474e:	0658      	lsls	r0, r3, #25
  404750:	f140 82f0 	bpl.w	404d34 <_vfiprintf_r+0xa58>
  404754:	9d07      	ldr	r5, [sp, #28]
  404756:	f9b5 6000 	ldrsh.w	r6, [r5]
  40475a:	462a      	mov	r2, r5
  40475c:	17f7      	asrs	r7, r6, #31
  40475e:	3204      	adds	r2, #4
  404760:	4630      	mov	r0, r6
  404762:	4639      	mov	r1, r7
  404764:	9207      	str	r2, [sp, #28]
  404766:	2800      	cmp	r0, #0
  404768:	f171 0200 	sbcs.w	r2, r1, #0
  40476c:	f2c0 835d 	blt.w	404e2a <_vfiprintf_r+0xb4e>
  404770:	1c61      	adds	r1, r4, #1
  404772:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  404776:	f04f 0201 	mov.w	r2, #1
  40477a:	f47f aeea 	bne.w	404552 <_vfiprintf_r+0x276>
  40477e:	ea56 0107 	orrs.w	r1, r6, r7
  404782:	f000 824d 	beq.w	404c20 <_vfiprintf_r+0x944>
  404786:	9302      	str	r3, [sp, #8]
  404788:	2a01      	cmp	r2, #1
  40478a:	f000 828c 	beq.w	404ca6 <_vfiprintf_r+0x9ca>
  40478e:	2a02      	cmp	r2, #2
  404790:	f040 825c 	bne.w	404c4c <_vfiprintf_r+0x970>
  404794:	980b      	ldr	r0, [sp, #44]	; 0x2c
  404796:	46cb      	mov	fp, r9
  404798:	0933      	lsrs	r3, r6, #4
  40479a:	f006 010f 	and.w	r1, r6, #15
  40479e:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  4047a2:	093a      	lsrs	r2, r7, #4
  4047a4:	461e      	mov	r6, r3
  4047a6:	4617      	mov	r7, r2
  4047a8:	5c43      	ldrb	r3, [r0, r1]
  4047aa:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  4047ae:	ea56 0307 	orrs.w	r3, r6, r7
  4047b2:	d1f1      	bne.n	404798 <_vfiprintf_r+0x4bc>
  4047b4:	eba9 030b 	sub.w	r3, r9, fp
  4047b8:	9305      	str	r3, [sp, #20]
  4047ba:	e6e1      	b.n	404580 <_vfiprintf_r+0x2a4>
  4047bc:	2800      	cmp	r0, #0
  4047be:	f040 83c0 	bne.w	404f42 <_vfiprintf_r+0xc66>
  4047c2:	0699      	lsls	r1, r3, #26
  4047c4:	f100 8367 	bmi.w	404e96 <_vfiprintf_r+0xbba>
  4047c8:	06da      	lsls	r2, r3, #27
  4047ca:	f100 80f1 	bmi.w	4049b0 <_vfiprintf_r+0x6d4>
  4047ce:	065b      	lsls	r3, r3, #25
  4047d0:	f140 80ee 	bpl.w	4049b0 <_vfiprintf_r+0x6d4>
  4047d4:	9a07      	ldr	r2, [sp, #28]
  4047d6:	6813      	ldr	r3, [r2, #0]
  4047d8:	3204      	adds	r2, #4
  4047da:	9207      	str	r2, [sp, #28]
  4047dc:	f8bd 200c 	ldrh.w	r2, [sp, #12]
  4047e0:	801a      	strh	r2, [r3, #0]
  4047e2:	e5b8      	b.n	404356 <_vfiprintf_r+0x7a>
  4047e4:	9807      	ldr	r0, [sp, #28]
  4047e6:	4a3d      	ldr	r2, [pc, #244]	; (4048dc <_vfiprintf_r+0x600>)
  4047e8:	9608      	str	r6, [sp, #32]
  4047ea:	920b      	str	r2, [sp, #44]	; 0x2c
  4047ec:	6806      	ldr	r6, [r0, #0]
  4047ee:	2278      	movs	r2, #120	; 0x78
  4047f0:	2130      	movs	r1, #48	; 0x30
  4047f2:	3004      	adds	r0, #4
  4047f4:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  4047f8:	f043 0302 	orr.w	r3, r3, #2
  4047fc:	9007      	str	r0, [sp, #28]
  4047fe:	2700      	movs	r7, #0
  404800:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  404804:	2202      	movs	r2, #2
  404806:	e69c      	b.n	404542 <_vfiprintf_r+0x266>
  404808:	9608      	str	r6, [sp, #32]
  40480a:	2800      	cmp	r0, #0
  40480c:	d099      	beq.n	404742 <_vfiprintf_r+0x466>
  40480e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  404812:	e796      	b.n	404742 <_vfiprintf_r+0x466>
  404814:	f898 2000 	ldrb.w	r2, [r8]
  404818:	2d00      	cmp	r5, #0
  40481a:	f47f add1 	bne.w	4043c0 <_vfiprintf_r+0xe4>
  40481e:	2001      	movs	r0, #1
  404820:	2520      	movs	r5, #32
  404822:	e5cd      	b.n	4043c0 <_vfiprintf_r+0xe4>
  404824:	f043 0301 	orr.w	r3, r3, #1
  404828:	f898 2000 	ldrb.w	r2, [r8]
  40482c:	e5c8      	b.n	4043c0 <_vfiprintf_r+0xe4>
  40482e:	9608      	str	r6, [sp, #32]
  404830:	2800      	cmp	r0, #0
  404832:	f040 8393 	bne.w	404f5c <_vfiprintf_r+0xc80>
  404836:	4929      	ldr	r1, [pc, #164]	; (4048dc <_vfiprintf_r+0x600>)
  404838:	910b      	str	r1, [sp, #44]	; 0x2c
  40483a:	069f      	lsls	r7, r3, #26
  40483c:	f100 82e8 	bmi.w	404e10 <_vfiprintf_r+0xb34>
  404840:	9807      	ldr	r0, [sp, #28]
  404842:	06de      	lsls	r6, r3, #27
  404844:	4601      	mov	r1, r0
  404846:	f100 8270 	bmi.w	404d2a <_vfiprintf_r+0xa4e>
  40484a:	065d      	lsls	r5, r3, #25
  40484c:	f140 826d 	bpl.w	404d2a <_vfiprintf_r+0xa4e>
  404850:	3104      	adds	r1, #4
  404852:	8806      	ldrh	r6, [r0, #0]
  404854:	9107      	str	r1, [sp, #28]
  404856:	2700      	movs	r7, #0
  404858:	07d8      	lsls	r0, r3, #31
  40485a:	f140 8222 	bpl.w	404ca2 <_vfiprintf_r+0x9c6>
  40485e:	ea56 0107 	orrs.w	r1, r6, r7
  404862:	f000 821e 	beq.w	404ca2 <_vfiprintf_r+0x9c6>
  404866:	2130      	movs	r1, #48	; 0x30
  404868:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  40486c:	f043 0302 	orr.w	r3, r3, #2
  404870:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  404874:	2202      	movs	r2, #2
  404876:	e664      	b.n	404542 <_vfiprintf_r+0x266>
  404878:	9608      	str	r6, [sp, #32]
  40487a:	2800      	cmp	r0, #0
  40487c:	f040 836b 	bne.w	404f56 <_vfiprintf_r+0xc7a>
  404880:	4917      	ldr	r1, [pc, #92]	; (4048e0 <_vfiprintf_r+0x604>)
  404882:	910b      	str	r1, [sp, #44]	; 0x2c
  404884:	e7d9      	b.n	40483a <_vfiprintf_r+0x55e>
  404886:	9907      	ldr	r1, [sp, #28]
  404888:	9608      	str	r6, [sp, #32]
  40488a:	680a      	ldr	r2, [r1, #0]
  40488c:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  404890:	f04f 0000 	mov.w	r0, #0
  404894:	460a      	mov	r2, r1
  404896:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  40489a:	3204      	adds	r2, #4
  40489c:	2001      	movs	r0, #1
  40489e:	9001      	str	r0, [sp, #4]
  4048a0:	9207      	str	r2, [sp, #28]
  4048a2:	9005      	str	r0, [sp, #20]
  4048a4:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  4048a8:	9302      	str	r3, [sp, #8]
  4048aa:	2400      	movs	r4, #0
  4048ac:	e670      	b.n	404590 <_vfiprintf_r+0x2b4>
  4048ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4048b2:	f898 2000 	ldrb.w	r2, [r8]
  4048b6:	e583      	b.n	4043c0 <_vfiprintf_r+0xe4>
  4048b8:	f898 2000 	ldrb.w	r2, [r8]
  4048bc:	2a6c      	cmp	r2, #108	; 0x6c
  4048be:	bf03      	ittte	eq
  4048c0:	f898 2001 	ldrbeq.w	r2, [r8, #1]
  4048c4:	f043 0320 	orreq.w	r3, r3, #32
  4048c8:	f108 0801 	addeq.w	r8, r8, #1
  4048cc:	f043 0310 	orrne.w	r3, r3, #16
  4048d0:	e576      	b.n	4043c0 <_vfiprintf_r+0xe4>
  4048d2:	bf00      	nop
  4048d4:	00406828 	.word	0x00406828
  4048d8:	00406838 	.word	0x00406838
  4048dc:	0040680c 	.word	0x0040680c
  4048e0:	004067f8 	.word	0x004067f8
  4048e4:	9907      	ldr	r1, [sp, #28]
  4048e6:	680e      	ldr	r6, [r1, #0]
  4048e8:	460a      	mov	r2, r1
  4048ea:	2e00      	cmp	r6, #0
  4048ec:	f102 0204 	add.w	r2, r2, #4
  4048f0:	f6ff ae0f 	blt.w	404512 <_vfiprintf_r+0x236>
  4048f4:	9207      	str	r2, [sp, #28]
  4048f6:	f898 2000 	ldrb.w	r2, [r8]
  4048fa:	e561      	b.n	4043c0 <_vfiprintf_r+0xe4>
  4048fc:	f898 2000 	ldrb.w	r2, [r8]
  404900:	2001      	movs	r0, #1
  404902:	252b      	movs	r5, #43	; 0x2b
  404904:	e55c      	b.n	4043c0 <_vfiprintf_r+0xe4>
  404906:	9907      	ldr	r1, [sp, #28]
  404908:	9608      	str	r6, [sp, #32]
  40490a:	f8d1 b000 	ldr.w	fp, [r1]
  40490e:	f04f 0200 	mov.w	r2, #0
  404912:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  404916:	1d0e      	adds	r6, r1, #4
  404918:	f1bb 0f00 	cmp.w	fp, #0
  40491c:	f000 82e5 	beq.w	404eea <_vfiprintf_r+0xc0e>
  404920:	1c67      	adds	r7, r4, #1
  404922:	f000 82c4 	beq.w	404eae <_vfiprintf_r+0xbd2>
  404926:	4622      	mov	r2, r4
  404928:	2100      	movs	r1, #0
  40492a:	4658      	mov	r0, fp
  40492c:	9301      	str	r3, [sp, #4]
  40492e:	f001 f91f 	bl	405b70 <memchr>
  404932:	9b01      	ldr	r3, [sp, #4]
  404934:	2800      	cmp	r0, #0
  404936:	f000 82e5 	beq.w	404f04 <_vfiprintf_r+0xc28>
  40493a:	eba0 020b 	sub.w	r2, r0, fp
  40493e:	9205      	str	r2, [sp, #20]
  404940:	9607      	str	r6, [sp, #28]
  404942:	9302      	str	r3, [sp, #8]
  404944:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  404948:	2400      	movs	r4, #0
  40494a:	e619      	b.n	404580 <_vfiprintf_r+0x2a4>
  40494c:	f898 2000 	ldrb.w	r2, [r8]
  404950:	2a2a      	cmp	r2, #42	; 0x2a
  404952:	f108 0701 	add.w	r7, r8, #1
  404956:	f000 82e9 	beq.w	404f2c <_vfiprintf_r+0xc50>
  40495a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  40495e:	2909      	cmp	r1, #9
  404960:	46b8      	mov	r8, r7
  404962:	f04f 0400 	mov.w	r4, #0
  404966:	f63f ad2d 	bhi.w	4043c4 <_vfiprintf_r+0xe8>
  40496a:	f818 2b01 	ldrb.w	r2, [r8], #1
  40496e:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  404972:	eb01 0444 	add.w	r4, r1, r4, lsl #1
  404976:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  40497a:	2909      	cmp	r1, #9
  40497c:	d9f5      	bls.n	40496a <_vfiprintf_r+0x68e>
  40497e:	e521      	b.n	4043c4 <_vfiprintf_r+0xe8>
  404980:	f043 0320 	orr.w	r3, r3, #32
  404984:	f898 2000 	ldrb.w	r2, [r8]
  404988:	e51a      	b.n	4043c0 <_vfiprintf_r+0xe4>
  40498a:	9608      	str	r6, [sp, #32]
  40498c:	2800      	cmp	r0, #0
  40498e:	f040 82db 	bne.w	404f48 <_vfiprintf_r+0xc6c>
  404992:	2a00      	cmp	r2, #0
  404994:	f000 80e7 	beq.w	404b66 <_vfiprintf_r+0x88a>
  404998:	2101      	movs	r1, #1
  40499a:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  40499e:	f04f 0200 	mov.w	r2, #0
  4049a2:	9101      	str	r1, [sp, #4]
  4049a4:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  4049a8:	9105      	str	r1, [sp, #20]
  4049aa:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  4049ae:	e77b      	b.n	4048a8 <_vfiprintf_r+0x5cc>
  4049b0:	9a07      	ldr	r2, [sp, #28]
  4049b2:	6813      	ldr	r3, [r2, #0]
  4049b4:	3204      	adds	r2, #4
  4049b6:	9207      	str	r2, [sp, #28]
  4049b8:	9a03      	ldr	r2, [sp, #12]
  4049ba:	601a      	str	r2, [r3, #0]
  4049bc:	e4cb      	b.n	404356 <_vfiprintf_r+0x7a>
  4049be:	aa0f      	add	r2, sp, #60	; 0x3c
  4049c0:	9904      	ldr	r1, [sp, #16]
  4049c2:	4620      	mov	r0, r4
  4049c4:	f7ff fc4a 	bl	40425c <__sprint_r.part.0>
  4049c8:	2800      	cmp	r0, #0
  4049ca:	f040 8139 	bne.w	404c40 <_vfiprintf_r+0x964>
  4049ce:	9910      	ldr	r1, [sp, #64]	; 0x40
  4049d0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4049d2:	f101 0c01 	add.w	ip, r1, #1
  4049d6:	46ce      	mov	lr, r9
  4049d8:	e5ff      	b.n	4045da <_vfiprintf_r+0x2fe>
  4049da:	9910      	ldr	r1, [sp, #64]	; 0x40
  4049dc:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4049de:	1c48      	adds	r0, r1, #1
  4049e0:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4049e4:	2d00      	cmp	r5, #0
  4049e6:	f43f ae22 	beq.w	40462e <_vfiprintf_r+0x352>
  4049ea:	3201      	adds	r2, #1
  4049ec:	f10d 0537 	add.w	r5, sp, #55	; 0x37
  4049f0:	2101      	movs	r1, #1
  4049f2:	2807      	cmp	r0, #7
  4049f4:	9211      	str	r2, [sp, #68]	; 0x44
  4049f6:	9010      	str	r0, [sp, #64]	; 0x40
  4049f8:	f8ca 5000 	str.w	r5, [sl]
  4049fc:	f8ca 1004 	str.w	r1, [sl, #4]
  404a00:	f340 8108 	ble.w	404c14 <_vfiprintf_r+0x938>
  404a04:	2a00      	cmp	r2, #0
  404a06:	f040 81bc 	bne.w	404d82 <_vfiprintf_r+0xaa6>
  404a0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404a0c:	2b00      	cmp	r3, #0
  404a0e:	f43f ae1f 	beq.w	404650 <_vfiprintf_r+0x374>
  404a12:	ab0e      	add	r3, sp, #56	; 0x38
  404a14:	2202      	movs	r2, #2
  404a16:	4608      	mov	r0, r1
  404a18:	931c      	str	r3, [sp, #112]	; 0x70
  404a1a:	921d      	str	r2, [sp, #116]	; 0x74
  404a1c:	46ca      	mov	sl, r9
  404a1e:	4601      	mov	r1, r0
  404a20:	f10a 0a08 	add.w	sl, sl, #8
  404a24:	3001      	adds	r0, #1
  404a26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404a28:	2b80      	cmp	r3, #128	; 0x80
  404a2a:	f43f ae19 	beq.w	404660 <_vfiprintf_r+0x384>
  404a2e:	9b05      	ldr	r3, [sp, #20]
  404a30:	1ae4      	subs	r4, r4, r3
  404a32:	2c00      	cmp	r4, #0
  404a34:	dd2e      	ble.n	404a94 <_vfiprintf_r+0x7b8>
  404a36:	2c10      	cmp	r4, #16
  404a38:	4db3      	ldr	r5, [pc, #716]	; (404d08 <_vfiprintf_r+0xa2c>)
  404a3a:	dd1e      	ble.n	404a7a <_vfiprintf_r+0x79e>
  404a3c:	46d6      	mov	lr, sl
  404a3e:	2610      	movs	r6, #16
  404a40:	9f06      	ldr	r7, [sp, #24]
  404a42:	f8dd a010 	ldr.w	sl, [sp, #16]
  404a46:	e006      	b.n	404a56 <_vfiprintf_r+0x77a>
  404a48:	1c88      	adds	r0, r1, #2
  404a4a:	f10e 0e08 	add.w	lr, lr, #8
  404a4e:	4619      	mov	r1, r3
  404a50:	3c10      	subs	r4, #16
  404a52:	2c10      	cmp	r4, #16
  404a54:	dd10      	ble.n	404a78 <_vfiprintf_r+0x79c>
  404a56:	1c4b      	adds	r3, r1, #1
  404a58:	3210      	adds	r2, #16
  404a5a:	2b07      	cmp	r3, #7
  404a5c:	9211      	str	r2, [sp, #68]	; 0x44
  404a5e:	e88e 0060 	stmia.w	lr, {r5, r6}
  404a62:	9310      	str	r3, [sp, #64]	; 0x40
  404a64:	ddf0      	ble.n	404a48 <_vfiprintf_r+0x76c>
  404a66:	2a00      	cmp	r2, #0
  404a68:	d165      	bne.n	404b36 <_vfiprintf_r+0x85a>
  404a6a:	3c10      	subs	r4, #16
  404a6c:	2c10      	cmp	r4, #16
  404a6e:	f04f 0001 	mov.w	r0, #1
  404a72:	4611      	mov	r1, r2
  404a74:	46ce      	mov	lr, r9
  404a76:	dcee      	bgt.n	404a56 <_vfiprintf_r+0x77a>
  404a78:	46f2      	mov	sl, lr
  404a7a:	4422      	add	r2, r4
  404a7c:	2807      	cmp	r0, #7
  404a7e:	9211      	str	r2, [sp, #68]	; 0x44
  404a80:	f8ca 5000 	str.w	r5, [sl]
  404a84:	f8ca 4004 	str.w	r4, [sl, #4]
  404a88:	9010      	str	r0, [sp, #64]	; 0x40
  404a8a:	f300 8085 	bgt.w	404b98 <_vfiprintf_r+0x8bc>
  404a8e:	f10a 0a08 	add.w	sl, sl, #8
  404a92:	3001      	adds	r0, #1
  404a94:	9905      	ldr	r1, [sp, #20]
  404a96:	f8ca b000 	str.w	fp, [sl]
  404a9a:	440a      	add	r2, r1
  404a9c:	2807      	cmp	r0, #7
  404a9e:	9211      	str	r2, [sp, #68]	; 0x44
  404aa0:	f8ca 1004 	str.w	r1, [sl, #4]
  404aa4:	9010      	str	r0, [sp, #64]	; 0x40
  404aa6:	f340 8082 	ble.w	404bae <_vfiprintf_r+0x8d2>
  404aaa:	2a00      	cmp	r2, #0
  404aac:	f040 8118 	bne.w	404ce0 <_vfiprintf_r+0xa04>
  404ab0:	9b02      	ldr	r3, [sp, #8]
  404ab2:	9210      	str	r2, [sp, #64]	; 0x40
  404ab4:	0758      	lsls	r0, r3, #29
  404ab6:	d535      	bpl.n	404b24 <_vfiprintf_r+0x848>
  404ab8:	9b08      	ldr	r3, [sp, #32]
  404aba:	9901      	ldr	r1, [sp, #4]
  404abc:	1a5c      	subs	r4, r3, r1
  404abe:	2c00      	cmp	r4, #0
  404ac0:	f340 80e7 	ble.w	404c92 <_vfiprintf_r+0x9b6>
  404ac4:	46ca      	mov	sl, r9
  404ac6:	2c10      	cmp	r4, #16
  404ac8:	f340 8218 	ble.w	404efc <_vfiprintf_r+0xc20>
  404acc:	9910      	ldr	r1, [sp, #64]	; 0x40
  404ace:	4e8f      	ldr	r6, [pc, #572]	; (404d0c <_vfiprintf_r+0xa30>)
  404ad0:	9f06      	ldr	r7, [sp, #24]
  404ad2:	f8dd b010 	ldr.w	fp, [sp, #16]
  404ad6:	2510      	movs	r5, #16
  404ad8:	e006      	b.n	404ae8 <_vfiprintf_r+0x80c>
  404ada:	1c88      	adds	r0, r1, #2
  404adc:	f10a 0a08 	add.w	sl, sl, #8
  404ae0:	4619      	mov	r1, r3
  404ae2:	3c10      	subs	r4, #16
  404ae4:	2c10      	cmp	r4, #16
  404ae6:	dd11      	ble.n	404b0c <_vfiprintf_r+0x830>
  404ae8:	1c4b      	adds	r3, r1, #1
  404aea:	3210      	adds	r2, #16
  404aec:	2b07      	cmp	r3, #7
  404aee:	9211      	str	r2, [sp, #68]	; 0x44
  404af0:	f8ca 6000 	str.w	r6, [sl]
  404af4:	f8ca 5004 	str.w	r5, [sl, #4]
  404af8:	9310      	str	r3, [sp, #64]	; 0x40
  404afa:	ddee      	ble.n	404ada <_vfiprintf_r+0x7fe>
  404afc:	bb42      	cbnz	r2, 404b50 <_vfiprintf_r+0x874>
  404afe:	3c10      	subs	r4, #16
  404b00:	2c10      	cmp	r4, #16
  404b02:	f04f 0001 	mov.w	r0, #1
  404b06:	4611      	mov	r1, r2
  404b08:	46ca      	mov	sl, r9
  404b0a:	dced      	bgt.n	404ae8 <_vfiprintf_r+0x80c>
  404b0c:	4422      	add	r2, r4
  404b0e:	2807      	cmp	r0, #7
  404b10:	9211      	str	r2, [sp, #68]	; 0x44
  404b12:	f8ca 6000 	str.w	r6, [sl]
  404b16:	f8ca 4004 	str.w	r4, [sl, #4]
  404b1a:	9010      	str	r0, [sp, #64]	; 0x40
  404b1c:	dd51      	ble.n	404bc2 <_vfiprintf_r+0x8e6>
  404b1e:	2a00      	cmp	r2, #0
  404b20:	f040 819b 	bne.w	404e5a <_vfiprintf_r+0xb7e>
  404b24:	9b03      	ldr	r3, [sp, #12]
  404b26:	9a08      	ldr	r2, [sp, #32]
  404b28:	9901      	ldr	r1, [sp, #4]
  404b2a:	428a      	cmp	r2, r1
  404b2c:	bfac      	ite	ge
  404b2e:	189b      	addge	r3, r3, r2
  404b30:	185b      	addlt	r3, r3, r1
  404b32:	9303      	str	r3, [sp, #12]
  404b34:	e04e      	b.n	404bd4 <_vfiprintf_r+0x8f8>
  404b36:	aa0f      	add	r2, sp, #60	; 0x3c
  404b38:	4651      	mov	r1, sl
  404b3a:	4638      	mov	r0, r7
  404b3c:	f7ff fb8e 	bl	40425c <__sprint_r.part.0>
  404b40:	2800      	cmp	r0, #0
  404b42:	f040 813f 	bne.w	404dc4 <_vfiprintf_r+0xae8>
  404b46:	9910      	ldr	r1, [sp, #64]	; 0x40
  404b48:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404b4a:	1c48      	adds	r0, r1, #1
  404b4c:	46ce      	mov	lr, r9
  404b4e:	e77f      	b.n	404a50 <_vfiprintf_r+0x774>
  404b50:	aa0f      	add	r2, sp, #60	; 0x3c
  404b52:	4659      	mov	r1, fp
  404b54:	4638      	mov	r0, r7
  404b56:	f7ff fb81 	bl	40425c <__sprint_r.part.0>
  404b5a:	b960      	cbnz	r0, 404b76 <_vfiprintf_r+0x89a>
  404b5c:	9910      	ldr	r1, [sp, #64]	; 0x40
  404b5e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404b60:	1c48      	adds	r0, r1, #1
  404b62:	46ca      	mov	sl, r9
  404b64:	e7bd      	b.n	404ae2 <_vfiprintf_r+0x806>
  404b66:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404b68:	f8dd b010 	ldr.w	fp, [sp, #16]
  404b6c:	2b00      	cmp	r3, #0
  404b6e:	f040 81d4 	bne.w	404f1a <_vfiprintf_r+0xc3e>
  404b72:	2300      	movs	r3, #0
  404b74:	9310      	str	r3, [sp, #64]	; 0x40
  404b76:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  404b7a:	f013 0f01 	tst.w	r3, #1
  404b7e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  404b82:	d102      	bne.n	404b8a <_vfiprintf_r+0x8ae>
  404b84:	059a      	lsls	r2, r3, #22
  404b86:	f140 80de 	bpl.w	404d46 <_vfiprintf_r+0xa6a>
  404b8a:	065b      	lsls	r3, r3, #25
  404b8c:	f53f acb2 	bmi.w	4044f4 <_vfiprintf_r+0x218>
  404b90:	9803      	ldr	r0, [sp, #12]
  404b92:	b02d      	add	sp, #180	; 0xb4
  404b94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404b98:	2a00      	cmp	r2, #0
  404b9a:	f040 8106 	bne.w	404daa <_vfiprintf_r+0xace>
  404b9e:	9a05      	ldr	r2, [sp, #20]
  404ba0:	921d      	str	r2, [sp, #116]	; 0x74
  404ba2:	2301      	movs	r3, #1
  404ba4:	9211      	str	r2, [sp, #68]	; 0x44
  404ba6:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
  404baa:	9310      	str	r3, [sp, #64]	; 0x40
  404bac:	46ca      	mov	sl, r9
  404bae:	f10a 0a08 	add.w	sl, sl, #8
  404bb2:	9b02      	ldr	r3, [sp, #8]
  404bb4:	0759      	lsls	r1, r3, #29
  404bb6:	d504      	bpl.n	404bc2 <_vfiprintf_r+0x8e6>
  404bb8:	9b08      	ldr	r3, [sp, #32]
  404bba:	9901      	ldr	r1, [sp, #4]
  404bbc:	1a5c      	subs	r4, r3, r1
  404bbe:	2c00      	cmp	r4, #0
  404bc0:	dc81      	bgt.n	404ac6 <_vfiprintf_r+0x7ea>
  404bc2:	9b03      	ldr	r3, [sp, #12]
  404bc4:	9908      	ldr	r1, [sp, #32]
  404bc6:	9801      	ldr	r0, [sp, #4]
  404bc8:	4281      	cmp	r1, r0
  404bca:	bfac      	ite	ge
  404bcc:	185b      	addge	r3, r3, r1
  404bce:	181b      	addlt	r3, r3, r0
  404bd0:	9303      	str	r3, [sp, #12]
  404bd2:	bb72      	cbnz	r2, 404c32 <_vfiprintf_r+0x956>
  404bd4:	2300      	movs	r3, #0
  404bd6:	9310      	str	r3, [sp, #64]	; 0x40
  404bd8:	46ca      	mov	sl, r9
  404bda:	f7ff bbbc 	b.w	404356 <_vfiprintf_r+0x7a>
  404bde:	aa0f      	add	r2, sp, #60	; 0x3c
  404be0:	9904      	ldr	r1, [sp, #16]
  404be2:	4620      	mov	r0, r4
  404be4:	f7ff fb3a 	bl	40425c <__sprint_r.part.0>
  404be8:	bb50      	cbnz	r0, 404c40 <_vfiprintf_r+0x964>
  404bea:	9910      	ldr	r1, [sp, #64]	; 0x40
  404bec:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404bee:	f101 0e01 	add.w	lr, r1, #1
  404bf2:	46cc      	mov	ip, r9
  404bf4:	e548      	b.n	404688 <_vfiprintf_r+0x3ac>
  404bf6:	2a00      	cmp	r2, #0
  404bf8:	f040 8140 	bne.w	404e7c <_vfiprintf_r+0xba0>
  404bfc:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
  404c00:	2900      	cmp	r1, #0
  404c02:	f000 811b 	beq.w	404e3c <_vfiprintf_r+0xb60>
  404c06:	2201      	movs	r2, #1
  404c08:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  404c0c:	4610      	mov	r0, r2
  404c0e:	921d      	str	r2, [sp, #116]	; 0x74
  404c10:	911c      	str	r1, [sp, #112]	; 0x70
  404c12:	46ca      	mov	sl, r9
  404c14:	4601      	mov	r1, r0
  404c16:	f10a 0a08 	add.w	sl, sl, #8
  404c1a:	3001      	adds	r0, #1
  404c1c:	e507      	b.n	40462e <_vfiprintf_r+0x352>
  404c1e:	9b02      	ldr	r3, [sp, #8]
  404c20:	2a01      	cmp	r2, #1
  404c22:	f000 8098 	beq.w	404d56 <_vfiprintf_r+0xa7a>
  404c26:	2a02      	cmp	r2, #2
  404c28:	d10d      	bne.n	404c46 <_vfiprintf_r+0x96a>
  404c2a:	9302      	str	r3, [sp, #8]
  404c2c:	2600      	movs	r6, #0
  404c2e:	2700      	movs	r7, #0
  404c30:	e5b0      	b.n	404794 <_vfiprintf_r+0x4b8>
  404c32:	aa0f      	add	r2, sp, #60	; 0x3c
  404c34:	9904      	ldr	r1, [sp, #16]
  404c36:	9806      	ldr	r0, [sp, #24]
  404c38:	f7ff fb10 	bl	40425c <__sprint_r.part.0>
  404c3c:	2800      	cmp	r0, #0
  404c3e:	d0c9      	beq.n	404bd4 <_vfiprintf_r+0x8f8>
  404c40:	f8dd b010 	ldr.w	fp, [sp, #16]
  404c44:	e797      	b.n	404b76 <_vfiprintf_r+0x89a>
  404c46:	9302      	str	r3, [sp, #8]
  404c48:	2600      	movs	r6, #0
  404c4a:	2700      	movs	r7, #0
  404c4c:	4649      	mov	r1, r9
  404c4e:	e000      	b.n	404c52 <_vfiprintf_r+0x976>
  404c50:	4659      	mov	r1, fp
  404c52:	08f2      	lsrs	r2, r6, #3
  404c54:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  404c58:	08f8      	lsrs	r0, r7, #3
  404c5a:	f006 0307 	and.w	r3, r6, #7
  404c5e:	4607      	mov	r7, r0
  404c60:	4616      	mov	r6, r2
  404c62:	3330      	adds	r3, #48	; 0x30
  404c64:	ea56 0207 	orrs.w	r2, r6, r7
  404c68:	f801 3c01 	strb.w	r3, [r1, #-1]
  404c6c:	f101 3bff 	add.w	fp, r1, #4294967295
  404c70:	d1ee      	bne.n	404c50 <_vfiprintf_r+0x974>
  404c72:	9a02      	ldr	r2, [sp, #8]
  404c74:	07d6      	lsls	r6, r2, #31
  404c76:	f57f ad9d 	bpl.w	4047b4 <_vfiprintf_r+0x4d8>
  404c7a:	2b30      	cmp	r3, #48	; 0x30
  404c7c:	f43f ad9a 	beq.w	4047b4 <_vfiprintf_r+0x4d8>
  404c80:	3902      	subs	r1, #2
  404c82:	2330      	movs	r3, #48	; 0x30
  404c84:	f80b 3c01 	strb.w	r3, [fp, #-1]
  404c88:	eba9 0301 	sub.w	r3, r9, r1
  404c8c:	9305      	str	r3, [sp, #20]
  404c8e:	468b      	mov	fp, r1
  404c90:	e476      	b.n	404580 <_vfiprintf_r+0x2a4>
  404c92:	9b03      	ldr	r3, [sp, #12]
  404c94:	9a08      	ldr	r2, [sp, #32]
  404c96:	428a      	cmp	r2, r1
  404c98:	bfac      	ite	ge
  404c9a:	189b      	addge	r3, r3, r2
  404c9c:	185b      	addlt	r3, r3, r1
  404c9e:	9303      	str	r3, [sp, #12]
  404ca0:	e798      	b.n	404bd4 <_vfiprintf_r+0x8f8>
  404ca2:	2202      	movs	r2, #2
  404ca4:	e44d      	b.n	404542 <_vfiprintf_r+0x266>
  404ca6:	2f00      	cmp	r7, #0
  404ca8:	bf08      	it	eq
  404caa:	2e0a      	cmpeq	r6, #10
  404cac:	d352      	bcc.n	404d54 <_vfiprintf_r+0xa78>
  404cae:	46cb      	mov	fp, r9
  404cb0:	4630      	mov	r0, r6
  404cb2:	4639      	mov	r1, r7
  404cb4:	220a      	movs	r2, #10
  404cb6:	2300      	movs	r3, #0
  404cb8:	f001 fbc6 	bl	406448 <__aeabi_uldivmod>
  404cbc:	3230      	adds	r2, #48	; 0x30
  404cbe:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  404cc2:	4630      	mov	r0, r6
  404cc4:	4639      	mov	r1, r7
  404cc6:	2300      	movs	r3, #0
  404cc8:	220a      	movs	r2, #10
  404cca:	f001 fbbd 	bl	406448 <__aeabi_uldivmod>
  404cce:	4606      	mov	r6, r0
  404cd0:	460f      	mov	r7, r1
  404cd2:	ea56 0307 	orrs.w	r3, r6, r7
  404cd6:	d1eb      	bne.n	404cb0 <_vfiprintf_r+0x9d4>
  404cd8:	e56c      	b.n	4047b4 <_vfiprintf_r+0x4d8>
  404cda:	9405      	str	r4, [sp, #20]
  404cdc:	46cb      	mov	fp, r9
  404cde:	e44f      	b.n	404580 <_vfiprintf_r+0x2a4>
  404ce0:	aa0f      	add	r2, sp, #60	; 0x3c
  404ce2:	9904      	ldr	r1, [sp, #16]
  404ce4:	9806      	ldr	r0, [sp, #24]
  404ce6:	f7ff fab9 	bl	40425c <__sprint_r.part.0>
  404cea:	2800      	cmp	r0, #0
  404cec:	d1a8      	bne.n	404c40 <_vfiprintf_r+0x964>
  404cee:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404cf0:	46ca      	mov	sl, r9
  404cf2:	e75e      	b.n	404bb2 <_vfiprintf_r+0x8d6>
  404cf4:	aa0f      	add	r2, sp, #60	; 0x3c
  404cf6:	9904      	ldr	r1, [sp, #16]
  404cf8:	9806      	ldr	r0, [sp, #24]
  404cfa:	f7ff faaf 	bl	40425c <__sprint_r.part.0>
  404cfe:	2800      	cmp	r0, #0
  404d00:	d19e      	bne.n	404c40 <_vfiprintf_r+0x964>
  404d02:	46ca      	mov	sl, r9
  404d04:	f7ff bbc0 	b.w	404488 <_vfiprintf_r+0x1ac>
  404d08:	00406838 	.word	0x00406838
  404d0c:	00406828 	.word	0x00406828
  404d10:	3104      	adds	r1, #4
  404d12:	6816      	ldr	r6, [r2, #0]
  404d14:	9107      	str	r1, [sp, #28]
  404d16:	2201      	movs	r2, #1
  404d18:	2700      	movs	r7, #0
  404d1a:	e412      	b.n	404542 <_vfiprintf_r+0x266>
  404d1c:	9807      	ldr	r0, [sp, #28]
  404d1e:	4601      	mov	r1, r0
  404d20:	3104      	adds	r1, #4
  404d22:	6806      	ldr	r6, [r0, #0]
  404d24:	9107      	str	r1, [sp, #28]
  404d26:	2700      	movs	r7, #0
  404d28:	e40b      	b.n	404542 <_vfiprintf_r+0x266>
  404d2a:	680e      	ldr	r6, [r1, #0]
  404d2c:	3104      	adds	r1, #4
  404d2e:	9107      	str	r1, [sp, #28]
  404d30:	2700      	movs	r7, #0
  404d32:	e591      	b.n	404858 <_vfiprintf_r+0x57c>
  404d34:	9907      	ldr	r1, [sp, #28]
  404d36:	680e      	ldr	r6, [r1, #0]
  404d38:	460a      	mov	r2, r1
  404d3a:	17f7      	asrs	r7, r6, #31
  404d3c:	3204      	adds	r2, #4
  404d3e:	9207      	str	r2, [sp, #28]
  404d40:	4630      	mov	r0, r6
  404d42:	4639      	mov	r1, r7
  404d44:	e50f      	b.n	404766 <_vfiprintf_r+0x48a>
  404d46:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  404d4a:	f000 fe7f 	bl	405a4c <__retarget_lock_release_recursive>
  404d4e:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  404d52:	e71a      	b.n	404b8a <_vfiprintf_r+0x8ae>
  404d54:	9b02      	ldr	r3, [sp, #8]
  404d56:	9302      	str	r3, [sp, #8]
  404d58:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  404d5c:	3630      	adds	r6, #48	; 0x30
  404d5e:	2301      	movs	r3, #1
  404d60:	f80b 6d41 	strb.w	r6, [fp, #-65]!
  404d64:	9305      	str	r3, [sp, #20]
  404d66:	e40b      	b.n	404580 <_vfiprintf_r+0x2a4>
  404d68:	aa0f      	add	r2, sp, #60	; 0x3c
  404d6a:	9904      	ldr	r1, [sp, #16]
  404d6c:	9806      	ldr	r0, [sp, #24]
  404d6e:	f7ff fa75 	bl	40425c <__sprint_r.part.0>
  404d72:	2800      	cmp	r0, #0
  404d74:	f47f af64 	bne.w	404c40 <_vfiprintf_r+0x964>
  404d78:	9910      	ldr	r1, [sp, #64]	; 0x40
  404d7a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404d7c:	1c48      	adds	r0, r1, #1
  404d7e:	46ca      	mov	sl, r9
  404d80:	e651      	b.n	404a26 <_vfiprintf_r+0x74a>
  404d82:	aa0f      	add	r2, sp, #60	; 0x3c
  404d84:	9904      	ldr	r1, [sp, #16]
  404d86:	9806      	ldr	r0, [sp, #24]
  404d88:	f7ff fa68 	bl	40425c <__sprint_r.part.0>
  404d8c:	2800      	cmp	r0, #0
  404d8e:	f47f af57 	bne.w	404c40 <_vfiprintf_r+0x964>
  404d92:	9910      	ldr	r1, [sp, #64]	; 0x40
  404d94:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404d96:	1c48      	adds	r0, r1, #1
  404d98:	46ca      	mov	sl, r9
  404d9a:	e448      	b.n	40462e <_vfiprintf_r+0x352>
  404d9c:	2a00      	cmp	r2, #0
  404d9e:	f040 8091 	bne.w	404ec4 <_vfiprintf_r+0xbe8>
  404da2:	2001      	movs	r0, #1
  404da4:	4611      	mov	r1, r2
  404da6:	46ca      	mov	sl, r9
  404da8:	e641      	b.n	404a2e <_vfiprintf_r+0x752>
  404daa:	aa0f      	add	r2, sp, #60	; 0x3c
  404dac:	9904      	ldr	r1, [sp, #16]
  404dae:	9806      	ldr	r0, [sp, #24]
  404db0:	f7ff fa54 	bl	40425c <__sprint_r.part.0>
  404db4:	2800      	cmp	r0, #0
  404db6:	f47f af43 	bne.w	404c40 <_vfiprintf_r+0x964>
  404dba:	9810      	ldr	r0, [sp, #64]	; 0x40
  404dbc:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404dbe:	3001      	adds	r0, #1
  404dc0:	46ca      	mov	sl, r9
  404dc2:	e667      	b.n	404a94 <_vfiprintf_r+0x7b8>
  404dc4:	46d3      	mov	fp, sl
  404dc6:	e6d6      	b.n	404b76 <_vfiprintf_r+0x89a>
  404dc8:	9e07      	ldr	r6, [sp, #28]
  404dca:	3607      	adds	r6, #7
  404dcc:	f026 0207 	bic.w	r2, r6, #7
  404dd0:	f102 0108 	add.w	r1, r2, #8
  404dd4:	e9d2 6700 	ldrd	r6, r7, [r2]
  404dd8:	9107      	str	r1, [sp, #28]
  404dda:	2201      	movs	r2, #1
  404ddc:	f7ff bbb1 	b.w	404542 <_vfiprintf_r+0x266>
  404de0:	9e07      	ldr	r6, [sp, #28]
  404de2:	3607      	adds	r6, #7
  404de4:	f026 0607 	bic.w	r6, r6, #7
  404de8:	e9d6 0100 	ldrd	r0, r1, [r6]
  404dec:	f106 0208 	add.w	r2, r6, #8
  404df0:	9207      	str	r2, [sp, #28]
  404df2:	4606      	mov	r6, r0
  404df4:	460f      	mov	r7, r1
  404df6:	e4b6      	b.n	404766 <_vfiprintf_r+0x48a>
  404df8:	9e07      	ldr	r6, [sp, #28]
  404dfa:	3607      	adds	r6, #7
  404dfc:	f026 0207 	bic.w	r2, r6, #7
  404e00:	f102 0108 	add.w	r1, r2, #8
  404e04:	e9d2 6700 	ldrd	r6, r7, [r2]
  404e08:	9107      	str	r1, [sp, #28]
  404e0a:	2200      	movs	r2, #0
  404e0c:	f7ff bb99 	b.w	404542 <_vfiprintf_r+0x266>
  404e10:	9e07      	ldr	r6, [sp, #28]
  404e12:	3607      	adds	r6, #7
  404e14:	f026 0107 	bic.w	r1, r6, #7
  404e18:	f101 0008 	add.w	r0, r1, #8
  404e1c:	9007      	str	r0, [sp, #28]
  404e1e:	e9d1 6700 	ldrd	r6, r7, [r1]
  404e22:	e519      	b.n	404858 <_vfiprintf_r+0x57c>
  404e24:	46cb      	mov	fp, r9
  404e26:	f7ff bbab 	b.w	404580 <_vfiprintf_r+0x2a4>
  404e2a:	252d      	movs	r5, #45	; 0x2d
  404e2c:	4276      	negs	r6, r6
  404e2e:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  404e32:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  404e36:	2201      	movs	r2, #1
  404e38:	f7ff bb88 	b.w	40454c <_vfiprintf_r+0x270>
  404e3c:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404e3e:	b9b3      	cbnz	r3, 404e6e <_vfiprintf_r+0xb92>
  404e40:	4611      	mov	r1, r2
  404e42:	2001      	movs	r0, #1
  404e44:	46ca      	mov	sl, r9
  404e46:	e5f2      	b.n	404a2e <_vfiprintf_r+0x752>
  404e48:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  404e4c:	f000 fdfe 	bl	405a4c <__retarget_lock_release_recursive>
  404e50:	f04f 33ff 	mov.w	r3, #4294967295
  404e54:	9303      	str	r3, [sp, #12]
  404e56:	f7ff bb50 	b.w	4044fa <_vfiprintf_r+0x21e>
  404e5a:	aa0f      	add	r2, sp, #60	; 0x3c
  404e5c:	9904      	ldr	r1, [sp, #16]
  404e5e:	9806      	ldr	r0, [sp, #24]
  404e60:	f7ff f9fc 	bl	40425c <__sprint_r.part.0>
  404e64:	2800      	cmp	r0, #0
  404e66:	f47f aeeb 	bne.w	404c40 <_vfiprintf_r+0x964>
  404e6a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404e6c:	e6a9      	b.n	404bc2 <_vfiprintf_r+0x8e6>
  404e6e:	ab0e      	add	r3, sp, #56	; 0x38
  404e70:	2202      	movs	r2, #2
  404e72:	931c      	str	r3, [sp, #112]	; 0x70
  404e74:	921d      	str	r2, [sp, #116]	; 0x74
  404e76:	2001      	movs	r0, #1
  404e78:	46ca      	mov	sl, r9
  404e7a:	e5d0      	b.n	404a1e <_vfiprintf_r+0x742>
  404e7c:	aa0f      	add	r2, sp, #60	; 0x3c
  404e7e:	9904      	ldr	r1, [sp, #16]
  404e80:	9806      	ldr	r0, [sp, #24]
  404e82:	f7ff f9eb 	bl	40425c <__sprint_r.part.0>
  404e86:	2800      	cmp	r0, #0
  404e88:	f47f aeda 	bne.w	404c40 <_vfiprintf_r+0x964>
  404e8c:	9910      	ldr	r1, [sp, #64]	; 0x40
  404e8e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404e90:	1c48      	adds	r0, r1, #1
  404e92:	46ca      	mov	sl, r9
  404e94:	e5a4      	b.n	4049e0 <_vfiprintf_r+0x704>
  404e96:	9a07      	ldr	r2, [sp, #28]
  404e98:	9903      	ldr	r1, [sp, #12]
  404e9a:	6813      	ldr	r3, [r2, #0]
  404e9c:	17cd      	asrs	r5, r1, #31
  404e9e:	4608      	mov	r0, r1
  404ea0:	3204      	adds	r2, #4
  404ea2:	4629      	mov	r1, r5
  404ea4:	9207      	str	r2, [sp, #28]
  404ea6:	e9c3 0100 	strd	r0, r1, [r3]
  404eaa:	f7ff ba54 	b.w	404356 <_vfiprintf_r+0x7a>
  404eae:	4658      	mov	r0, fp
  404eb0:	9607      	str	r6, [sp, #28]
  404eb2:	9302      	str	r3, [sp, #8]
  404eb4:	f7ff f964 	bl	404180 <strlen>
  404eb8:	2400      	movs	r4, #0
  404eba:	9005      	str	r0, [sp, #20]
  404ebc:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  404ec0:	f7ff bb5e 	b.w	404580 <_vfiprintf_r+0x2a4>
  404ec4:	aa0f      	add	r2, sp, #60	; 0x3c
  404ec6:	9904      	ldr	r1, [sp, #16]
  404ec8:	9806      	ldr	r0, [sp, #24]
  404eca:	f7ff f9c7 	bl	40425c <__sprint_r.part.0>
  404ece:	2800      	cmp	r0, #0
  404ed0:	f47f aeb6 	bne.w	404c40 <_vfiprintf_r+0x964>
  404ed4:	9910      	ldr	r1, [sp, #64]	; 0x40
  404ed6:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404ed8:	1c48      	adds	r0, r1, #1
  404eda:	46ca      	mov	sl, r9
  404edc:	e5a7      	b.n	404a2e <_vfiprintf_r+0x752>
  404ede:	9910      	ldr	r1, [sp, #64]	; 0x40
  404ee0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404ee2:	4e20      	ldr	r6, [pc, #128]	; (404f64 <_vfiprintf_r+0xc88>)
  404ee4:	3101      	adds	r1, #1
  404ee6:	f7ff bb90 	b.w	40460a <_vfiprintf_r+0x32e>
  404eea:	2c06      	cmp	r4, #6
  404eec:	bf28      	it	cs
  404eee:	2406      	movcs	r4, #6
  404ef0:	9405      	str	r4, [sp, #20]
  404ef2:	9607      	str	r6, [sp, #28]
  404ef4:	9401      	str	r4, [sp, #4]
  404ef6:	f8df b070 	ldr.w	fp, [pc, #112]	; 404f68 <_vfiprintf_r+0xc8c>
  404efa:	e4d5      	b.n	4048a8 <_vfiprintf_r+0x5cc>
  404efc:	9810      	ldr	r0, [sp, #64]	; 0x40
  404efe:	4e19      	ldr	r6, [pc, #100]	; (404f64 <_vfiprintf_r+0xc88>)
  404f00:	3001      	adds	r0, #1
  404f02:	e603      	b.n	404b0c <_vfiprintf_r+0x830>
  404f04:	9405      	str	r4, [sp, #20]
  404f06:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  404f0a:	9607      	str	r6, [sp, #28]
  404f0c:	9302      	str	r3, [sp, #8]
  404f0e:	4604      	mov	r4, r0
  404f10:	f7ff bb36 	b.w	404580 <_vfiprintf_r+0x2a4>
  404f14:	4686      	mov	lr, r0
  404f16:	f7ff bbce 	b.w	4046b6 <_vfiprintf_r+0x3da>
  404f1a:	9806      	ldr	r0, [sp, #24]
  404f1c:	aa0f      	add	r2, sp, #60	; 0x3c
  404f1e:	4659      	mov	r1, fp
  404f20:	f7ff f99c 	bl	40425c <__sprint_r.part.0>
  404f24:	2800      	cmp	r0, #0
  404f26:	f43f ae24 	beq.w	404b72 <_vfiprintf_r+0x896>
  404f2a:	e624      	b.n	404b76 <_vfiprintf_r+0x89a>
  404f2c:	9907      	ldr	r1, [sp, #28]
  404f2e:	f898 2001 	ldrb.w	r2, [r8, #1]
  404f32:	680c      	ldr	r4, [r1, #0]
  404f34:	3104      	adds	r1, #4
  404f36:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  404f3a:	46b8      	mov	r8, r7
  404f3c:	9107      	str	r1, [sp, #28]
  404f3e:	f7ff ba3f 	b.w	4043c0 <_vfiprintf_r+0xe4>
  404f42:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  404f46:	e43c      	b.n	4047c2 <_vfiprintf_r+0x4e6>
  404f48:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  404f4c:	e521      	b.n	404992 <_vfiprintf_r+0x6b6>
  404f4e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  404f52:	f7ff bbf4 	b.w	40473e <_vfiprintf_r+0x462>
  404f56:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  404f5a:	e491      	b.n	404880 <_vfiprintf_r+0x5a4>
  404f5c:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  404f60:	e469      	b.n	404836 <_vfiprintf_r+0x55a>
  404f62:	bf00      	nop
  404f64:	00406828 	.word	0x00406828
  404f68:	00406820 	.word	0x00406820

00404f6c <__sbprintf>:
  404f6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404f70:	460c      	mov	r4, r1
  404f72:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  404f76:	8989      	ldrh	r1, [r1, #12]
  404f78:	6e66      	ldr	r6, [r4, #100]	; 0x64
  404f7a:	89e5      	ldrh	r5, [r4, #14]
  404f7c:	9619      	str	r6, [sp, #100]	; 0x64
  404f7e:	f021 0102 	bic.w	r1, r1, #2
  404f82:	4606      	mov	r6, r0
  404f84:	69e0      	ldr	r0, [r4, #28]
  404f86:	f8ad 100c 	strh.w	r1, [sp, #12]
  404f8a:	4617      	mov	r7, r2
  404f8c:	f44f 6180 	mov.w	r1, #1024	; 0x400
  404f90:	6a62      	ldr	r2, [r4, #36]	; 0x24
  404f92:	f8ad 500e 	strh.w	r5, [sp, #14]
  404f96:	4698      	mov	r8, r3
  404f98:	ad1a      	add	r5, sp, #104	; 0x68
  404f9a:	2300      	movs	r3, #0
  404f9c:	9007      	str	r0, [sp, #28]
  404f9e:	a816      	add	r0, sp, #88	; 0x58
  404fa0:	9209      	str	r2, [sp, #36]	; 0x24
  404fa2:	9306      	str	r3, [sp, #24]
  404fa4:	9500      	str	r5, [sp, #0]
  404fa6:	9504      	str	r5, [sp, #16]
  404fa8:	9102      	str	r1, [sp, #8]
  404faa:	9105      	str	r1, [sp, #20]
  404fac:	f000 fd48 	bl	405a40 <__retarget_lock_init_recursive>
  404fb0:	4643      	mov	r3, r8
  404fb2:	463a      	mov	r2, r7
  404fb4:	4669      	mov	r1, sp
  404fb6:	4630      	mov	r0, r6
  404fb8:	f7ff f990 	bl	4042dc <_vfiprintf_r>
  404fbc:	1e05      	subs	r5, r0, #0
  404fbe:	db07      	blt.n	404fd0 <__sbprintf+0x64>
  404fc0:	4630      	mov	r0, r6
  404fc2:	4669      	mov	r1, sp
  404fc4:	f000 f928 	bl	405218 <_fflush_r>
  404fc8:	2800      	cmp	r0, #0
  404fca:	bf18      	it	ne
  404fcc:	f04f 35ff 	movne.w	r5, #4294967295
  404fd0:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  404fd4:	065b      	lsls	r3, r3, #25
  404fd6:	d503      	bpl.n	404fe0 <__sbprintf+0x74>
  404fd8:	89a3      	ldrh	r3, [r4, #12]
  404fda:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404fde:	81a3      	strh	r3, [r4, #12]
  404fe0:	9816      	ldr	r0, [sp, #88]	; 0x58
  404fe2:	f000 fd2f 	bl	405a44 <__retarget_lock_close_recursive>
  404fe6:	4628      	mov	r0, r5
  404fe8:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  404fec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00404ff0 <__swsetup_r>:
  404ff0:	b538      	push	{r3, r4, r5, lr}
  404ff2:	4b30      	ldr	r3, [pc, #192]	; (4050b4 <__swsetup_r+0xc4>)
  404ff4:	681b      	ldr	r3, [r3, #0]
  404ff6:	4605      	mov	r5, r0
  404ff8:	460c      	mov	r4, r1
  404ffa:	b113      	cbz	r3, 405002 <__swsetup_r+0x12>
  404ffc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  404ffe:	2a00      	cmp	r2, #0
  405000:	d038      	beq.n	405074 <__swsetup_r+0x84>
  405002:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  405006:	b293      	uxth	r3, r2
  405008:	0718      	lsls	r0, r3, #28
  40500a:	d50c      	bpl.n	405026 <__swsetup_r+0x36>
  40500c:	6920      	ldr	r0, [r4, #16]
  40500e:	b1a8      	cbz	r0, 40503c <__swsetup_r+0x4c>
  405010:	f013 0201 	ands.w	r2, r3, #1
  405014:	d01e      	beq.n	405054 <__swsetup_r+0x64>
  405016:	6963      	ldr	r3, [r4, #20]
  405018:	2200      	movs	r2, #0
  40501a:	425b      	negs	r3, r3
  40501c:	61a3      	str	r3, [r4, #24]
  40501e:	60a2      	str	r2, [r4, #8]
  405020:	b1f0      	cbz	r0, 405060 <__swsetup_r+0x70>
  405022:	2000      	movs	r0, #0
  405024:	bd38      	pop	{r3, r4, r5, pc}
  405026:	06d9      	lsls	r1, r3, #27
  405028:	d53c      	bpl.n	4050a4 <__swsetup_r+0xb4>
  40502a:	0758      	lsls	r0, r3, #29
  40502c:	d426      	bmi.n	40507c <__swsetup_r+0x8c>
  40502e:	6920      	ldr	r0, [r4, #16]
  405030:	f042 0308 	orr.w	r3, r2, #8
  405034:	81a3      	strh	r3, [r4, #12]
  405036:	b29b      	uxth	r3, r3
  405038:	2800      	cmp	r0, #0
  40503a:	d1e9      	bne.n	405010 <__swsetup_r+0x20>
  40503c:	f403 7220 	and.w	r2, r3, #640	; 0x280
  405040:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  405044:	d0e4      	beq.n	405010 <__swsetup_r+0x20>
  405046:	4628      	mov	r0, r5
  405048:	4621      	mov	r1, r4
  40504a:	f000 fd2f 	bl	405aac <__smakebuf_r>
  40504e:	89a3      	ldrh	r3, [r4, #12]
  405050:	6920      	ldr	r0, [r4, #16]
  405052:	e7dd      	b.n	405010 <__swsetup_r+0x20>
  405054:	0799      	lsls	r1, r3, #30
  405056:	bf58      	it	pl
  405058:	6962      	ldrpl	r2, [r4, #20]
  40505a:	60a2      	str	r2, [r4, #8]
  40505c:	2800      	cmp	r0, #0
  40505e:	d1e0      	bne.n	405022 <__swsetup_r+0x32>
  405060:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405064:	061a      	lsls	r2, r3, #24
  405066:	d5dd      	bpl.n	405024 <__swsetup_r+0x34>
  405068:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40506c:	81a3      	strh	r3, [r4, #12]
  40506e:	f04f 30ff 	mov.w	r0, #4294967295
  405072:	bd38      	pop	{r3, r4, r5, pc}
  405074:	4618      	mov	r0, r3
  405076:	f000 f927 	bl	4052c8 <__sinit>
  40507a:	e7c2      	b.n	405002 <__swsetup_r+0x12>
  40507c:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40507e:	b151      	cbz	r1, 405096 <__swsetup_r+0xa6>
  405080:	f104 0340 	add.w	r3, r4, #64	; 0x40
  405084:	4299      	cmp	r1, r3
  405086:	d004      	beq.n	405092 <__swsetup_r+0xa2>
  405088:	4628      	mov	r0, r5
  40508a:	f000 fa43 	bl	405514 <_free_r>
  40508e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  405092:	2300      	movs	r3, #0
  405094:	6323      	str	r3, [r4, #48]	; 0x30
  405096:	2300      	movs	r3, #0
  405098:	6920      	ldr	r0, [r4, #16]
  40509a:	6063      	str	r3, [r4, #4]
  40509c:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  4050a0:	6020      	str	r0, [r4, #0]
  4050a2:	e7c5      	b.n	405030 <__swsetup_r+0x40>
  4050a4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  4050a8:	2309      	movs	r3, #9
  4050aa:	602b      	str	r3, [r5, #0]
  4050ac:	f04f 30ff 	mov.w	r0, #4294967295
  4050b0:	81a2      	strh	r2, [r4, #12]
  4050b2:	bd38      	pop	{r3, r4, r5, pc}
  4050b4:	20400010 	.word	0x20400010

004050b8 <register_fini>:
  4050b8:	4b02      	ldr	r3, [pc, #8]	; (4050c4 <register_fini+0xc>)
  4050ba:	b113      	cbz	r3, 4050c2 <register_fini+0xa>
  4050bc:	4802      	ldr	r0, [pc, #8]	; (4050c8 <register_fini+0x10>)
  4050be:	f000 b805 	b.w	4050cc <atexit>
  4050c2:	4770      	bx	lr
  4050c4:	00000000 	.word	0x00000000
  4050c8:	00405339 	.word	0x00405339

004050cc <atexit>:
  4050cc:	2300      	movs	r3, #0
  4050ce:	4601      	mov	r1, r0
  4050d0:	461a      	mov	r2, r3
  4050d2:	4618      	mov	r0, r3
  4050d4:	f001 b890 	b.w	4061f8 <__register_exitproc>

004050d8 <__sflush_r>:
  4050d8:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  4050dc:	b29a      	uxth	r2, r3
  4050de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4050e2:	460d      	mov	r5, r1
  4050e4:	0711      	lsls	r1, r2, #28
  4050e6:	4680      	mov	r8, r0
  4050e8:	d43a      	bmi.n	405160 <__sflush_r+0x88>
  4050ea:	686a      	ldr	r2, [r5, #4]
  4050ec:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  4050f0:	2a00      	cmp	r2, #0
  4050f2:	81ab      	strh	r3, [r5, #12]
  4050f4:	dd6f      	ble.n	4051d6 <__sflush_r+0xfe>
  4050f6:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4050f8:	2c00      	cmp	r4, #0
  4050fa:	d049      	beq.n	405190 <__sflush_r+0xb8>
  4050fc:	2200      	movs	r2, #0
  4050fe:	b29b      	uxth	r3, r3
  405100:	f8d8 6000 	ldr.w	r6, [r8]
  405104:	f8c8 2000 	str.w	r2, [r8]
  405108:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  40510c:	d067      	beq.n	4051de <__sflush_r+0x106>
  40510e:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  405110:	075f      	lsls	r7, r3, #29
  405112:	d505      	bpl.n	405120 <__sflush_r+0x48>
  405114:	6869      	ldr	r1, [r5, #4]
  405116:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  405118:	1a52      	subs	r2, r2, r1
  40511a:	b10b      	cbz	r3, 405120 <__sflush_r+0x48>
  40511c:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  40511e:	1ad2      	subs	r2, r2, r3
  405120:	2300      	movs	r3, #0
  405122:	69e9      	ldr	r1, [r5, #28]
  405124:	4640      	mov	r0, r8
  405126:	47a0      	blx	r4
  405128:	1c44      	adds	r4, r0, #1
  40512a:	d03c      	beq.n	4051a6 <__sflush_r+0xce>
  40512c:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  405130:	692a      	ldr	r2, [r5, #16]
  405132:	602a      	str	r2, [r5, #0]
  405134:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  405138:	2200      	movs	r2, #0
  40513a:	81ab      	strh	r3, [r5, #12]
  40513c:	04db      	lsls	r3, r3, #19
  40513e:	606a      	str	r2, [r5, #4]
  405140:	d447      	bmi.n	4051d2 <__sflush_r+0xfa>
  405142:	6b29      	ldr	r1, [r5, #48]	; 0x30
  405144:	f8c8 6000 	str.w	r6, [r8]
  405148:	b311      	cbz	r1, 405190 <__sflush_r+0xb8>
  40514a:	f105 0340 	add.w	r3, r5, #64	; 0x40
  40514e:	4299      	cmp	r1, r3
  405150:	d002      	beq.n	405158 <__sflush_r+0x80>
  405152:	4640      	mov	r0, r8
  405154:	f000 f9de 	bl	405514 <_free_r>
  405158:	2000      	movs	r0, #0
  40515a:	6328      	str	r0, [r5, #48]	; 0x30
  40515c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405160:	692e      	ldr	r6, [r5, #16]
  405162:	b1ae      	cbz	r6, 405190 <__sflush_r+0xb8>
  405164:	682c      	ldr	r4, [r5, #0]
  405166:	602e      	str	r6, [r5, #0]
  405168:	0791      	lsls	r1, r2, #30
  40516a:	bf0c      	ite	eq
  40516c:	696b      	ldreq	r3, [r5, #20]
  40516e:	2300      	movne	r3, #0
  405170:	1ba4      	subs	r4, r4, r6
  405172:	60ab      	str	r3, [r5, #8]
  405174:	e00a      	b.n	40518c <__sflush_r+0xb4>
  405176:	4623      	mov	r3, r4
  405178:	4632      	mov	r2, r6
  40517a:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  40517c:	69e9      	ldr	r1, [r5, #28]
  40517e:	4640      	mov	r0, r8
  405180:	47b8      	blx	r7
  405182:	2800      	cmp	r0, #0
  405184:	eba4 0400 	sub.w	r4, r4, r0
  405188:	4406      	add	r6, r0
  40518a:	dd04      	ble.n	405196 <__sflush_r+0xbe>
  40518c:	2c00      	cmp	r4, #0
  40518e:	dcf2      	bgt.n	405176 <__sflush_r+0x9e>
  405190:	2000      	movs	r0, #0
  405192:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405196:	89ab      	ldrh	r3, [r5, #12]
  405198:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40519c:	81ab      	strh	r3, [r5, #12]
  40519e:	f04f 30ff 	mov.w	r0, #4294967295
  4051a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4051a6:	f8d8 4000 	ldr.w	r4, [r8]
  4051aa:	2c1d      	cmp	r4, #29
  4051ac:	d8f3      	bhi.n	405196 <__sflush_r+0xbe>
  4051ae:	4b19      	ldr	r3, [pc, #100]	; (405214 <__sflush_r+0x13c>)
  4051b0:	40e3      	lsrs	r3, r4
  4051b2:	43db      	mvns	r3, r3
  4051b4:	f013 0301 	ands.w	r3, r3, #1
  4051b8:	d1ed      	bne.n	405196 <__sflush_r+0xbe>
  4051ba:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  4051be:	606b      	str	r3, [r5, #4]
  4051c0:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  4051c4:	6929      	ldr	r1, [r5, #16]
  4051c6:	81ab      	strh	r3, [r5, #12]
  4051c8:	04da      	lsls	r2, r3, #19
  4051ca:	6029      	str	r1, [r5, #0]
  4051cc:	d5b9      	bpl.n	405142 <__sflush_r+0x6a>
  4051ce:	2c00      	cmp	r4, #0
  4051d0:	d1b7      	bne.n	405142 <__sflush_r+0x6a>
  4051d2:	6528      	str	r0, [r5, #80]	; 0x50
  4051d4:	e7b5      	b.n	405142 <__sflush_r+0x6a>
  4051d6:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  4051d8:	2a00      	cmp	r2, #0
  4051da:	dc8c      	bgt.n	4050f6 <__sflush_r+0x1e>
  4051dc:	e7d8      	b.n	405190 <__sflush_r+0xb8>
  4051de:	2301      	movs	r3, #1
  4051e0:	69e9      	ldr	r1, [r5, #28]
  4051e2:	4640      	mov	r0, r8
  4051e4:	47a0      	blx	r4
  4051e6:	1c43      	adds	r3, r0, #1
  4051e8:	4602      	mov	r2, r0
  4051ea:	d002      	beq.n	4051f2 <__sflush_r+0x11a>
  4051ec:	89ab      	ldrh	r3, [r5, #12]
  4051ee:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4051f0:	e78e      	b.n	405110 <__sflush_r+0x38>
  4051f2:	f8d8 3000 	ldr.w	r3, [r8]
  4051f6:	2b00      	cmp	r3, #0
  4051f8:	d0f8      	beq.n	4051ec <__sflush_r+0x114>
  4051fa:	2b1d      	cmp	r3, #29
  4051fc:	d001      	beq.n	405202 <__sflush_r+0x12a>
  4051fe:	2b16      	cmp	r3, #22
  405200:	d102      	bne.n	405208 <__sflush_r+0x130>
  405202:	f8c8 6000 	str.w	r6, [r8]
  405206:	e7c3      	b.n	405190 <__sflush_r+0xb8>
  405208:	89ab      	ldrh	r3, [r5, #12]
  40520a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40520e:	81ab      	strh	r3, [r5, #12]
  405210:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405214:	20400001 	.word	0x20400001

00405218 <_fflush_r>:
  405218:	b538      	push	{r3, r4, r5, lr}
  40521a:	460d      	mov	r5, r1
  40521c:	4604      	mov	r4, r0
  40521e:	b108      	cbz	r0, 405224 <_fflush_r+0xc>
  405220:	6b83      	ldr	r3, [r0, #56]	; 0x38
  405222:	b1bb      	cbz	r3, 405254 <_fflush_r+0x3c>
  405224:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  405228:	b188      	cbz	r0, 40524e <_fflush_r+0x36>
  40522a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  40522c:	07db      	lsls	r3, r3, #31
  40522e:	d401      	bmi.n	405234 <_fflush_r+0x1c>
  405230:	0581      	lsls	r1, r0, #22
  405232:	d517      	bpl.n	405264 <_fflush_r+0x4c>
  405234:	4620      	mov	r0, r4
  405236:	4629      	mov	r1, r5
  405238:	f7ff ff4e 	bl	4050d8 <__sflush_r>
  40523c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  40523e:	07da      	lsls	r2, r3, #31
  405240:	4604      	mov	r4, r0
  405242:	d402      	bmi.n	40524a <_fflush_r+0x32>
  405244:	89ab      	ldrh	r3, [r5, #12]
  405246:	059b      	lsls	r3, r3, #22
  405248:	d507      	bpl.n	40525a <_fflush_r+0x42>
  40524a:	4620      	mov	r0, r4
  40524c:	bd38      	pop	{r3, r4, r5, pc}
  40524e:	4604      	mov	r4, r0
  405250:	4620      	mov	r0, r4
  405252:	bd38      	pop	{r3, r4, r5, pc}
  405254:	f000 f838 	bl	4052c8 <__sinit>
  405258:	e7e4      	b.n	405224 <_fflush_r+0xc>
  40525a:	6da8      	ldr	r0, [r5, #88]	; 0x58
  40525c:	f000 fbf6 	bl	405a4c <__retarget_lock_release_recursive>
  405260:	4620      	mov	r0, r4
  405262:	bd38      	pop	{r3, r4, r5, pc}
  405264:	6da8      	ldr	r0, [r5, #88]	; 0x58
  405266:	f000 fbef 	bl	405a48 <__retarget_lock_acquire_recursive>
  40526a:	e7e3      	b.n	405234 <_fflush_r+0x1c>

0040526c <_cleanup_r>:
  40526c:	4901      	ldr	r1, [pc, #4]	; (405274 <_cleanup_r+0x8>)
  40526e:	f000 bbaf 	b.w	4059d0 <_fwalk_reent>
  405272:	bf00      	nop
  405274:	004062e1 	.word	0x004062e1

00405278 <std.isra.0>:
  405278:	b510      	push	{r4, lr}
  40527a:	2300      	movs	r3, #0
  40527c:	4604      	mov	r4, r0
  40527e:	8181      	strh	r1, [r0, #12]
  405280:	81c2      	strh	r2, [r0, #14]
  405282:	6003      	str	r3, [r0, #0]
  405284:	6043      	str	r3, [r0, #4]
  405286:	6083      	str	r3, [r0, #8]
  405288:	6643      	str	r3, [r0, #100]	; 0x64
  40528a:	6103      	str	r3, [r0, #16]
  40528c:	6143      	str	r3, [r0, #20]
  40528e:	6183      	str	r3, [r0, #24]
  405290:	4619      	mov	r1, r3
  405292:	2208      	movs	r2, #8
  405294:	305c      	adds	r0, #92	; 0x5c
  405296:	f7fe fe2d 	bl	403ef4 <memset>
  40529a:	4807      	ldr	r0, [pc, #28]	; (4052b8 <std.isra.0+0x40>)
  40529c:	4907      	ldr	r1, [pc, #28]	; (4052bc <std.isra.0+0x44>)
  40529e:	4a08      	ldr	r2, [pc, #32]	; (4052c0 <std.isra.0+0x48>)
  4052a0:	4b08      	ldr	r3, [pc, #32]	; (4052c4 <std.isra.0+0x4c>)
  4052a2:	6220      	str	r0, [r4, #32]
  4052a4:	61e4      	str	r4, [r4, #28]
  4052a6:	6261      	str	r1, [r4, #36]	; 0x24
  4052a8:	62a2      	str	r2, [r4, #40]	; 0x28
  4052aa:	62e3      	str	r3, [r4, #44]	; 0x2c
  4052ac:	f104 0058 	add.w	r0, r4, #88	; 0x58
  4052b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4052b4:	f000 bbc4 	b.w	405a40 <__retarget_lock_init_recursive>
  4052b8:	00406025 	.word	0x00406025
  4052bc:	00406049 	.word	0x00406049
  4052c0:	00406085 	.word	0x00406085
  4052c4:	004060a5 	.word	0x004060a5

004052c8 <__sinit>:
  4052c8:	b510      	push	{r4, lr}
  4052ca:	4604      	mov	r4, r0
  4052cc:	4812      	ldr	r0, [pc, #72]	; (405318 <__sinit+0x50>)
  4052ce:	f000 fbbb 	bl	405a48 <__retarget_lock_acquire_recursive>
  4052d2:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  4052d4:	b9d2      	cbnz	r2, 40530c <__sinit+0x44>
  4052d6:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  4052da:	4810      	ldr	r0, [pc, #64]	; (40531c <__sinit+0x54>)
  4052dc:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  4052e0:	2103      	movs	r1, #3
  4052e2:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  4052e6:	63e0      	str	r0, [r4, #60]	; 0x3c
  4052e8:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  4052ec:	6860      	ldr	r0, [r4, #4]
  4052ee:	2104      	movs	r1, #4
  4052f0:	f7ff ffc2 	bl	405278 <std.isra.0>
  4052f4:	2201      	movs	r2, #1
  4052f6:	2109      	movs	r1, #9
  4052f8:	68a0      	ldr	r0, [r4, #8]
  4052fa:	f7ff ffbd 	bl	405278 <std.isra.0>
  4052fe:	2202      	movs	r2, #2
  405300:	2112      	movs	r1, #18
  405302:	68e0      	ldr	r0, [r4, #12]
  405304:	f7ff ffb8 	bl	405278 <std.isra.0>
  405308:	2301      	movs	r3, #1
  40530a:	63a3      	str	r3, [r4, #56]	; 0x38
  40530c:	4802      	ldr	r0, [pc, #8]	; (405318 <__sinit+0x50>)
  40530e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  405312:	f000 bb9b 	b.w	405a4c <__retarget_lock_release_recursive>
  405316:	bf00      	nop
  405318:	20400cb8 	.word	0x20400cb8
  40531c:	0040526d 	.word	0x0040526d

00405320 <__sfp_lock_acquire>:
  405320:	4801      	ldr	r0, [pc, #4]	; (405328 <__sfp_lock_acquire+0x8>)
  405322:	f000 bb91 	b.w	405a48 <__retarget_lock_acquire_recursive>
  405326:	bf00      	nop
  405328:	20400ccc 	.word	0x20400ccc

0040532c <__sfp_lock_release>:
  40532c:	4801      	ldr	r0, [pc, #4]	; (405334 <__sfp_lock_release+0x8>)
  40532e:	f000 bb8d 	b.w	405a4c <__retarget_lock_release_recursive>
  405332:	bf00      	nop
  405334:	20400ccc 	.word	0x20400ccc

00405338 <__libc_fini_array>:
  405338:	b538      	push	{r3, r4, r5, lr}
  40533a:	4c0a      	ldr	r4, [pc, #40]	; (405364 <__libc_fini_array+0x2c>)
  40533c:	4d0a      	ldr	r5, [pc, #40]	; (405368 <__libc_fini_array+0x30>)
  40533e:	1b64      	subs	r4, r4, r5
  405340:	10a4      	asrs	r4, r4, #2
  405342:	d00a      	beq.n	40535a <__libc_fini_array+0x22>
  405344:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  405348:	3b01      	subs	r3, #1
  40534a:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  40534e:	3c01      	subs	r4, #1
  405350:	f855 3904 	ldr.w	r3, [r5], #-4
  405354:	4798      	blx	r3
  405356:	2c00      	cmp	r4, #0
  405358:	d1f9      	bne.n	40534e <__libc_fini_array+0x16>
  40535a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40535e:	f001 bb07 	b.w	406970 <_fini>
  405362:	bf00      	nop
  405364:	00406980 	.word	0x00406980
  405368:	0040697c 	.word	0x0040697c

0040536c <__fputwc>:
  40536c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  405370:	b082      	sub	sp, #8
  405372:	4680      	mov	r8, r0
  405374:	4689      	mov	r9, r1
  405376:	4614      	mov	r4, r2
  405378:	f000 fb54 	bl	405a24 <__locale_mb_cur_max>
  40537c:	2801      	cmp	r0, #1
  40537e:	d036      	beq.n	4053ee <__fputwc+0x82>
  405380:	464a      	mov	r2, r9
  405382:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  405386:	a901      	add	r1, sp, #4
  405388:	4640      	mov	r0, r8
  40538a:	f000 fee7 	bl	40615c <_wcrtomb_r>
  40538e:	1c42      	adds	r2, r0, #1
  405390:	4606      	mov	r6, r0
  405392:	d025      	beq.n	4053e0 <__fputwc+0x74>
  405394:	b3a8      	cbz	r0, 405402 <__fputwc+0x96>
  405396:	f89d e004 	ldrb.w	lr, [sp, #4]
  40539a:	2500      	movs	r5, #0
  40539c:	f10d 0a04 	add.w	sl, sp, #4
  4053a0:	e009      	b.n	4053b6 <__fputwc+0x4a>
  4053a2:	6823      	ldr	r3, [r4, #0]
  4053a4:	1c5a      	adds	r2, r3, #1
  4053a6:	6022      	str	r2, [r4, #0]
  4053a8:	f883 e000 	strb.w	lr, [r3]
  4053ac:	3501      	adds	r5, #1
  4053ae:	42b5      	cmp	r5, r6
  4053b0:	d227      	bcs.n	405402 <__fputwc+0x96>
  4053b2:	f815 e00a 	ldrb.w	lr, [r5, sl]
  4053b6:	68a3      	ldr	r3, [r4, #8]
  4053b8:	3b01      	subs	r3, #1
  4053ba:	2b00      	cmp	r3, #0
  4053bc:	60a3      	str	r3, [r4, #8]
  4053be:	daf0      	bge.n	4053a2 <__fputwc+0x36>
  4053c0:	69a7      	ldr	r7, [r4, #24]
  4053c2:	42bb      	cmp	r3, r7
  4053c4:	4671      	mov	r1, lr
  4053c6:	4622      	mov	r2, r4
  4053c8:	4640      	mov	r0, r8
  4053ca:	db02      	blt.n	4053d2 <__fputwc+0x66>
  4053cc:	f1be 0f0a 	cmp.w	lr, #10
  4053d0:	d1e7      	bne.n	4053a2 <__fputwc+0x36>
  4053d2:	f000 fe6b 	bl	4060ac <__swbuf_r>
  4053d6:	1c43      	adds	r3, r0, #1
  4053d8:	d1e8      	bne.n	4053ac <__fputwc+0x40>
  4053da:	b002      	add	sp, #8
  4053dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4053e0:	89a3      	ldrh	r3, [r4, #12]
  4053e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4053e6:	81a3      	strh	r3, [r4, #12]
  4053e8:	b002      	add	sp, #8
  4053ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4053ee:	f109 33ff 	add.w	r3, r9, #4294967295
  4053f2:	2bfe      	cmp	r3, #254	; 0xfe
  4053f4:	d8c4      	bhi.n	405380 <__fputwc+0x14>
  4053f6:	fa5f fe89 	uxtb.w	lr, r9
  4053fa:	4606      	mov	r6, r0
  4053fc:	f88d e004 	strb.w	lr, [sp, #4]
  405400:	e7cb      	b.n	40539a <__fputwc+0x2e>
  405402:	4648      	mov	r0, r9
  405404:	b002      	add	sp, #8
  405406:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40540a:	bf00      	nop

0040540c <_fputwc_r>:
  40540c:	b530      	push	{r4, r5, lr}
  40540e:	6e53      	ldr	r3, [r2, #100]	; 0x64
  405410:	f013 0f01 	tst.w	r3, #1
  405414:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  405418:	4614      	mov	r4, r2
  40541a:	b083      	sub	sp, #12
  40541c:	4605      	mov	r5, r0
  40541e:	b29a      	uxth	r2, r3
  405420:	d101      	bne.n	405426 <_fputwc_r+0x1a>
  405422:	0590      	lsls	r0, r2, #22
  405424:	d51c      	bpl.n	405460 <_fputwc_r+0x54>
  405426:	0490      	lsls	r0, r2, #18
  405428:	d406      	bmi.n	405438 <_fputwc_r+0x2c>
  40542a:	6e62      	ldr	r2, [r4, #100]	; 0x64
  40542c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  405430:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  405434:	81a3      	strh	r3, [r4, #12]
  405436:	6662      	str	r2, [r4, #100]	; 0x64
  405438:	4628      	mov	r0, r5
  40543a:	4622      	mov	r2, r4
  40543c:	f7ff ff96 	bl	40536c <__fputwc>
  405440:	6e63      	ldr	r3, [r4, #100]	; 0x64
  405442:	07da      	lsls	r2, r3, #31
  405444:	4605      	mov	r5, r0
  405446:	d402      	bmi.n	40544e <_fputwc_r+0x42>
  405448:	89a3      	ldrh	r3, [r4, #12]
  40544a:	059b      	lsls	r3, r3, #22
  40544c:	d502      	bpl.n	405454 <_fputwc_r+0x48>
  40544e:	4628      	mov	r0, r5
  405450:	b003      	add	sp, #12
  405452:	bd30      	pop	{r4, r5, pc}
  405454:	6da0      	ldr	r0, [r4, #88]	; 0x58
  405456:	f000 faf9 	bl	405a4c <__retarget_lock_release_recursive>
  40545a:	4628      	mov	r0, r5
  40545c:	b003      	add	sp, #12
  40545e:	bd30      	pop	{r4, r5, pc}
  405460:	6da0      	ldr	r0, [r4, #88]	; 0x58
  405462:	9101      	str	r1, [sp, #4]
  405464:	f000 faf0 	bl	405a48 <__retarget_lock_acquire_recursive>
  405468:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40546c:	9901      	ldr	r1, [sp, #4]
  40546e:	b29a      	uxth	r2, r3
  405470:	e7d9      	b.n	405426 <_fputwc_r+0x1a>
  405472:	bf00      	nop

00405474 <_malloc_trim_r>:
  405474:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  405476:	4f24      	ldr	r7, [pc, #144]	; (405508 <_malloc_trim_r+0x94>)
  405478:	460c      	mov	r4, r1
  40547a:	4606      	mov	r6, r0
  40547c:	f7fe fd88 	bl	403f90 <__malloc_lock>
  405480:	68bb      	ldr	r3, [r7, #8]
  405482:	685d      	ldr	r5, [r3, #4]
  405484:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  405488:	310f      	adds	r1, #15
  40548a:	f025 0503 	bic.w	r5, r5, #3
  40548e:	4429      	add	r1, r5
  405490:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  405494:	f021 010f 	bic.w	r1, r1, #15
  405498:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  40549c:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  4054a0:	db07      	blt.n	4054b2 <_malloc_trim_r+0x3e>
  4054a2:	2100      	movs	r1, #0
  4054a4:	4630      	mov	r0, r6
  4054a6:	f7fe fd7f 	bl	403fa8 <_sbrk_r>
  4054aa:	68bb      	ldr	r3, [r7, #8]
  4054ac:	442b      	add	r3, r5
  4054ae:	4298      	cmp	r0, r3
  4054b0:	d004      	beq.n	4054bc <_malloc_trim_r+0x48>
  4054b2:	4630      	mov	r0, r6
  4054b4:	f7fe fd72 	bl	403f9c <__malloc_unlock>
  4054b8:	2000      	movs	r0, #0
  4054ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4054bc:	4261      	negs	r1, r4
  4054be:	4630      	mov	r0, r6
  4054c0:	f7fe fd72 	bl	403fa8 <_sbrk_r>
  4054c4:	3001      	adds	r0, #1
  4054c6:	d00d      	beq.n	4054e4 <_malloc_trim_r+0x70>
  4054c8:	4b10      	ldr	r3, [pc, #64]	; (40550c <_malloc_trim_r+0x98>)
  4054ca:	68ba      	ldr	r2, [r7, #8]
  4054cc:	6819      	ldr	r1, [r3, #0]
  4054ce:	1b2d      	subs	r5, r5, r4
  4054d0:	f045 0501 	orr.w	r5, r5, #1
  4054d4:	4630      	mov	r0, r6
  4054d6:	1b09      	subs	r1, r1, r4
  4054d8:	6055      	str	r5, [r2, #4]
  4054da:	6019      	str	r1, [r3, #0]
  4054dc:	f7fe fd5e 	bl	403f9c <__malloc_unlock>
  4054e0:	2001      	movs	r0, #1
  4054e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4054e4:	2100      	movs	r1, #0
  4054e6:	4630      	mov	r0, r6
  4054e8:	f7fe fd5e 	bl	403fa8 <_sbrk_r>
  4054ec:	68ba      	ldr	r2, [r7, #8]
  4054ee:	1a83      	subs	r3, r0, r2
  4054f0:	2b0f      	cmp	r3, #15
  4054f2:	ddde      	ble.n	4054b2 <_malloc_trim_r+0x3e>
  4054f4:	4c06      	ldr	r4, [pc, #24]	; (405510 <_malloc_trim_r+0x9c>)
  4054f6:	4905      	ldr	r1, [pc, #20]	; (40550c <_malloc_trim_r+0x98>)
  4054f8:	6824      	ldr	r4, [r4, #0]
  4054fa:	f043 0301 	orr.w	r3, r3, #1
  4054fe:	1b00      	subs	r0, r0, r4
  405500:	6053      	str	r3, [r2, #4]
  405502:	6008      	str	r0, [r1, #0]
  405504:	e7d5      	b.n	4054b2 <_malloc_trim_r+0x3e>
  405506:	bf00      	nop
  405508:	20400440 	.word	0x20400440
  40550c:	20400ba0 	.word	0x20400ba0
  405510:	20400848 	.word	0x20400848

00405514 <_free_r>:
  405514:	2900      	cmp	r1, #0
  405516:	d044      	beq.n	4055a2 <_free_r+0x8e>
  405518:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40551c:	460d      	mov	r5, r1
  40551e:	4680      	mov	r8, r0
  405520:	f7fe fd36 	bl	403f90 <__malloc_lock>
  405524:	f855 7c04 	ldr.w	r7, [r5, #-4]
  405528:	4969      	ldr	r1, [pc, #420]	; (4056d0 <_free_r+0x1bc>)
  40552a:	f027 0301 	bic.w	r3, r7, #1
  40552e:	f1a5 0408 	sub.w	r4, r5, #8
  405532:	18e2      	adds	r2, r4, r3
  405534:	688e      	ldr	r6, [r1, #8]
  405536:	6850      	ldr	r0, [r2, #4]
  405538:	42b2      	cmp	r2, r6
  40553a:	f020 0003 	bic.w	r0, r0, #3
  40553e:	d05e      	beq.n	4055fe <_free_r+0xea>
  405540:	07fe      	lsls	r6, r7, #31
  405542:	6050      	str	r0, [r2, #4]
  405544:	d40b      	bmi.n	40555e <_free_r+0x4a>
  405546:	f855 7c08 	ldr.w	r7, [r5, #-8]
  40554a:	1be4      	subs	r4, r4, r7
  40554c:	f101 0e08 	add.w	lr, r1, #8
  405550:	68a5      	ldr	r5, [r4, #8]
  405552:	4575      	cmp	r5, lr
  405554:	443b      	add	r3, r7
  405556:	d06d      	beq.n	405634 <_free_r+0x120>
  405558:	68e7      	ldr	r7, [r4, #12]
  40555a:	60ef      	str	r7, [r5, #12]
  40555c:	60bd      	str	r5, [r7, #8]
  40555e:	1815      	adds	r5, r2, r0
  405560:	686d      	ldr	r5, [r5, #4]
  405562:	07ed      	lsls	r5, r5, #31
  405564:	d53e      	bpl.n	4055e4 <_free_r+0xd0>
  405566:	f043 0201 	orr.w	r2, r3, #1
  40556a:	6062      	str	r2, [r4, #4]
  40556c:	50e3      	str	r3, [r4, r3]
  40556e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  405572:	d217      	bcs.n	4055a4 <_free_r+0x90>
  405574:	08db      	lsrs	r3, r3, #3
  405576:	1c58      	adds	r0, r3, #1
  405578:	109a      	asrs	r2, r3, #2
  40557a:	684d      	ldr	r5, [r1, #4]
  40557c:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  405580:	60a7      	str	r7, [r4, #8]
  405582:	2301      	movs	r3, #1
  405584:	4093      	lsls	r3, r2
  405586:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  40558a:	432b      	orrs	r3, r5
  40558c:	3a08      	subs	r2, #8
  40558e:	60e2      	str	r2, [r4, #12]
  405590:	604b      	str	r3, [r1, #4]
  405592:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  405596:	60fc      	str	r4, [r7, #12]
  405598:	4640      	mov	r0, r8
  40559a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40559e:	f7fe bcfd 	b.w	403f9c <__malloc_unlock>
  4055a2:	4770      	bx	lr
  4055a4:	0a5a      	lsrs	r2, r3, #9
  4055a6:	2a04      	cmp	r2, #4
  4055a8:	d852      	bhi.n	405650 <_free_r+0x13c>
  4055aa:	099a      	lsrs	r2, r3, #6
  4055ac:	f102 0739 	add.w	r7, r2, #57	; 0x39
  4055b0:	00ff      	lsls	r7, r7, #3
  4055b2:	f102 0538 	add.w	r5, r2, #56	; 0x38
  4055b6:	19c8      	adds	r0, r1, r7
  4055b8:	59ca      	ldr	r2, [r1, r7]
  4055ba:	3808      	subs	r0, #8
  4055bc:	4290      	cmp	r0, r2
  4055be:	d04f      	beq.n	405660 <_free_r+0x14c>
  4055c0:	6851      	ldr	r1, [r2, #4]
  4055c2:	f021 0103 	bic.w	r1, r1, #3
  4055c6:	428b      	cmp	r3, r1
  4055c8:	d232      	bcs.n	405630 <_free_r+0x11c>
  4055ca:	6892      	ldr	r2, [r2, #8]
  4055cc:	4290      	cmp	r0, r2
  4055ce:	d1f7      	bne.n	4055c0 <_free_r+0xac>
  4055d0:	68c3      	ldr	r3, [r0, #12]
  4055d2:	60a0      	str	r0, [r4, #8]
  4055d4:	60e3      	str	r3, [r4, #12]
  4055d6:	609c      	str	r4, [r3, #8]
  4055d8:	60c4      	str	r4, [r0, #12]
  4055da:	4640      	mov	r0, r8
  4055dc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4055e0:	f7fe bcdc 	b.w	403f9c <__malloc_unlock>
  4055e4:	6895      	ldr	r5, [r2, #8]
  4055e6:	4f3b      	ldr	r7, [pc, #236]	; (4056d4 <_free_r+0x1c0>)
  4055e8:	42bd      	cmp	r5, r7
  4055ea:	4403      	add	r3, r0
  4055ec:	d040      	beq.n	405670 <_free_r+0x15c>
  4055ee:	68d0      	ldr	r0, [r2, #12]
  4055f0:	60e8      	str	r0, [r5, #12]
  4055f2:	f043 0201 	orr.w	r2, r3, #1
  4055f6:	6085      	str	r5, [r0, #8]
  4055f8:	6062      	str	r2, [r4, #4]
  4055fa:	50e3      	str	r3, [r4, r3]
  4055fc:	e7b7      	b.n	40556e <_free_r+0x5a>
  4055fe:	07ff      	lsls	r7, r7, #31
  405600:	4403      	add	r3, r0
  405602:	d407      	bmi.n	405614 <_free_r+0x100>
  405604:	f855 2c08 	ldr.w	r2, [r5, #-8]
  405608:	1aa4      	subs	r4, r4, r2
  40560a:	4413      	add	r3, r2
  40560c:	68a0      	ldr	r0, [r4, #8]
  40560e:	68e2      	ldr	r2, [r4, #12]
  405610:	60c2      	str	r2, [r0, #12]
  405612:	6090      	str	r0, [r2, #8]
  405614:	4a30      	ldr	r2, [pc, #192]	; (4056d8 <_free_r+0x1c4>)
  405616:	6812      	ldr	r2, [r2, #0]
  405618:	f043 0001 	orr.w	r0, r3, #1
  40561c:	4293      	cmp	r3, r2
  40561e:	6060      	str	r0, [r4, #4]
  405620:	608c      	str	r4, [r1, #8]
  405622:	d3b9      	bcc.n	405598 <_free_r+0x84>
  405624:	4b2d      	ldr	r3, [pc, #180]	; (4056dc <_free_r+0x1c8>)
  405626:	4640      	mov	r0, r8
  405628:	6819      	ldr	r1, [r3, #0]
  40562a:	f7ff ff23 	bl	405474 <_malloc_trim_r>
  40562e:	e7b3      	b.n	405598 <_free_r+0x84>
  405630:	4610      	mov	r0, r2
  405632:	e7cd      	b.n	4055d0 <_free_r+0xbc>
  405634:	1811      	adds	r1, r2, r0
  405636:	6849      	ldr	r1, [r1, #4]
  405638:	07c9      	lsls	r1, r1, #31
  40563a:	d444      	bmi.n	4056c6 <_free_r+0x1b2>
  40563c:	6891      	ldr	r1, [r2, #8]
  40563e:	68d2      	ldr	r2, [r2, #12]
  405640:	60ca      	str	r2, [r1, #12]
  405642:	4403      	add	r3, r0
  405644:	f043 0001 	orr.w	r0, r3, #1
  405648:	6091      	str	r1, [r2, #8]
  40564a:	6060      	str	r0, [r4, #4]
  40564c:	50e3      	str	r3, [r4, r3]
  40564e:	e7a3      	b.n	405598 <_free_r+0x84>
  405650:	2a14      	cmp	r2, #20
  405652:	d816      	bhi.n	405682 <_free_r+0x16e>
  405654:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  405658:	00ff      	lsls	r7, r7, #3
  40565a:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  40565e:	e7aa      	b.n	4055b6 <_free_r+0xa2>
  405660:	10aa      	asrs	r2, r5, #2
  405662:	2301      	movs	r3, #1
  405664:	684d      	ldr	r5, [r1, #4]
  405666:	4093      	lsls	r3, r2
  405668:	432b      	orrs	r3, r5
  40566a:	604b      	str	r3, [r1, #4]
  40566c:	4603      	mov	r3, r0
  40566e:	e7b0      	b.n	4055d2 <_free_r+0xbe>
  405670:	f043 0201 	orr.w	r2, r3, #1
  405674:	614c      	str	r4, [r1, #20]
  405676:	610c      	str	r4, [r1, #16]
  405678:	60e5      	str	r5, [r4, #12]
  40567a:	60a5      	str	r5, [r4, #8]
  40567c:	6062      	str	r2, [r4, #4]
  40567e:	50e3      	str	r3, [r4, r3]
  405680:	e78a      	b.n	405598 <_free_r+0x84>
  405682:	2a54      	cmp	r2, #84	; 0x54
  405684:	d806      	bhi.n	405694 <_free_r+0x180>
  405686:	0b1a      	lsrs	r2, r3, #12
  405688:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  40568c:	00ff      	lsls	r7, r7, #3
  40568e:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  405692:	e790      	b.n	4055b6 <_free_r+0xa2>
  405694:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  405698:	d806      	bhi.n	4056a8 <_free_r+0x194>
  40569a:	0bda      	lsrs	r2, r3, #15
  40569c:	f102 0778 	add.w	r7, r2, #120	; 0x78
  4056a0:	00ff      	lsls	r7, r7, #3
  4056a2:	f102 0577 	add.w	r5, r2, #119	; 0x77
  4056a6:	e786      	b.n	4055b6 <_free_r+0xa2>
  4056a8:	f240 5054 	movw	r0, #1364	; 0x554
  4056ac:	4282      	cmp	r2, r0
  4056ae:	d806      	bhi.n	4056be <_free_r+0x1aa>
  4056b0:	0c9a      	lsrs	r2, r3, #18
  4056b2:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  4056b6:	00ff      	lsls	r7, r7, #3
  4056b8:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  4056bc:	e77b      	b.n	4055b6 <_free_r+0xa2>
  4056be:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  4056c2:	257e      	movs	r5, #126	; 0x7e
  4056c4:	e777      	b.n	4055b6 <_free_r+0xa2>
  4056c6:	f043 0101 	orr.w	r1, r3, #1
  4056ca:	6061      	str	r1, [r4, #4]
  4056cc:	6013      	str	r3, [r2, #0]
  4056ce:	e763      	b.n	405598 <_free_r+0x84>
  4056d0:	20400440 	.word	0x20400440
  4056d4:	20400448 	.word	0x20400448
  4056d8:	2040084c 	.word	0x2040084c
  4056dc:	20400bd0 	.word	0x20400bd0

004056e0 <__sfvwrite_r>:
  4056e0:	6893      	ldr	r3, [r2, #8]
  4056e2:	2b00      	cmp	r3, #0
  4056e4:	d073      	beq.n	4057ce <__sfvwrite_r+0xee>
  4056e6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4056ea:	898b      	ldrh	r3, [r1, #12]
  4056ec:	b083      	sub	sp, #12
  4056ee:	460c      	mov	r4, r1
  4056f0:	0719      	lsls	r1, r3, #28
  4056f2:	9000      	str	r0, [sp, #0]
  4056f4:	4616      	mov	r6, r2
  4056f6:	d526      	bpl.n	405746 <__sfvwrite_r+0x66>
  4056f8:	6922      	ldr	r2, [r4, #16]
  4056fa:	b322      	cbz	r2, 405746 <__sfvwrite_r+0x66>
  4056fc:	f013 0002 	ands.w	r0, r3, #2
  405700:	6835      	ldr	r5, [r6, #0]
  405702:	d02c      	beq.n	40575e <__sfvwrite_r+0x7e>
  405704:	f04f 0900 	mov.w	r9, #0
  405708:	4fb0      	ldr	r7, [pc, #704]	; (4059cc <__sfvwrite_r+0x2ec>)
  40570a:	46c8      	mov	r8, r9
  40570c:	46b2      	mov	sl, r6
  40570e:	45b8      	cmp	r8, r7
  405710:	4643      	mov	r3, r8
  405712:	464a      	mov	r2, r9
  405714:	bf28      	it	cs
  405716:	463b      	movcs	r3, r7
  405718:	9800      	ldr	r0, [sp, #0]
  40571a:	f1b8 0f00 	cmp.w	r8, #0
  40571e:	d050      	beq.n	4057c2 <__sfvwrite_r+0xe2>
  405720:	69e1      	ldr	r1, [r4, #28]
  405722:	6a66      	ldr	r6, [r4, #36]	; 0x24
  405724:	47b0      	blx	r6
  405726:	2800      	cmp	r0, #0
  405728:	dd58      	ble.n	4057dc <__sfvwrite_r+0xfc>
  40572a:	f8da 3008 	ldr.w	r3, [sl, #8]
  40572e:	1a1b      	subs	r3, r3, r0
  405730:	4481      	add	r9, r0
  405732:	eba8 0800 	sub.w	r8, r8, r0
  405736:	f8ca 3008 	str.w	r3, [sl, #8]
  40573a:	2b00      	cmp	r3, #0
  40573c:	d1e7      	bne.n	40570e <__sfvwrite_r+0x2e>
  40573e:	2000      	movs	r0, #0
  405740:	b003      	add	sp, #12
  405742:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405746:	4621      	mov	r1, r4
  405748:	9800      	ldr	r0, [sp, #0]
  40574a:	f7ff fc51 	bl	404ff0 <__swsetup_r>
  40574e:	2800      	cmp	r0, #0
  405750:	f040 8133 	bne.w	4059ba <__sfvwrite_r+0x2da>
  405754:	89a3      	ldrh	r3, [r4, #12]
  405756:	6835      	ldr	r5, [r6, #0]
  405758:	f013 0002 	ands.w	r0, r3, #2
  40575c:	d1d2      	bne.n	405704 <__sfvwrite_r+0x24>
  40575e:	f013 0901 	ands.w	r9, r3, #1
  405762:	d145      	bne.n	4057f0 <__sfvwrite_r+0x110>
  405764:	464f      	mov	r7, r9
  405766:	9601      	str	r6, [sp, #4]
  405768:	b337      	cbz	r7, 4057b8 <__sfvwrite_r+0xd8>
  40576a:	059a      	lsls	r2, r3, #22
  40576c:	f8d4 8008 	ldr.w	r8, [r4, #8]
  405770:	f140 8083 	bpl.w	40587a <__sfvwrite_r+0x19a>
  405774:	4547      	cmp	r7, r8
  405776:	46c3      	mov	fp, r8
  405778:	f0c0 80ab 	bcc.w	4058d2 <__sfvwrite_r+0x1f2>
  40577c:	f413 6f90 	tst.w	r3, #1152	; 0x480
  405780:	f040 80ac 	bne.w	4058dc <__sfvwrite_r+0x1fc>
  405784:	6820      	ldr	r0, [r4, #0]
  405786:	46ba      	mov	sl, r7
  405788:	465a      	mov	r2, fp
  40578a:	4649      	mov	r1, r9
  40578c:	f000 fa40 	bl	405c10 <memmove>
  405790:	68a2      	ldr	r2, [r4, #8]
  405792:	6823      	ldr	r3, [r4, #0]
  405794:	eba2 0208 	sub.w	r2, r2, r8
  405798:	445b      	add	r3, fp
  40579a:	60a2      	str	r2, [r4, #8]
  40579c:	6023      	str	r3, [r4, #0]
  40579e:	9a01      	ldr	r2, [sp, #4]
  4057a0:	6893      	ldr	r3, [r2, #8]
  4057a2:	eba3 030a 	sub.w	r3, r3, sl
  4057a6:	44d1      	add	r9, sl
  4057a8:	eba7 070a 	sub.w	r7, r7, sl
  4057ac:	6093      	str	r3, [r2, #8]
  4057ae:	2b00      	cmp	r3, #0
  4057b0:	d0c5      	beq.n	40573e <__sfvwrite_r+0x5e>
  4057b2:	89a3      	ldrh	r3, [r4, #12]
  4057b4:	2f00      	cmp	r7, #0
  4057b6:	d1d8      	bne.n	40576a <__sfvwrite_r+0x8a>
  4057b8:	f8d5 9000 	ldr.w	r9, [r5]
  4057bc:	686f      	ldr	r7, [r5, #4]
  4057be:	3508      	adds	r5, #8
  4057c0:	e7d2      	b.n	405768 <__sfvwrite_r+0x88>
  4057c2:	f8d5 9000 	ldr.w	r9, [r5]
  4057c6:	f8d5 8004 	ldr.w	r8, [r5, #4]
  4057ca:	3508      	adds	r5, #8
  4057cc:	e79f      	b.n	40570e <__sfvwrite_r+0x2e>
  4057ce:	2000      	movs	r0, #0
  4057d0:	4770      	bx	lr
  4057d2:	4621      	mov	r1, r4
  4057d4:	9800      	ldr	r0, [sp, #0]
  4057d6:	f7ff fd1f 	bl	405218 <_fflush_r>
  4057da:	b370      	cbz	r0, 40583a <__sfvwrite_r+0x15a>
  4057dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4057e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4057e4:	f04f 30ff 	mov.w	r0, #4294967295
  4057e8:	81a3      	strh	r3, [r4, #12]
  4057ea:	b003      	add	sp, #12
  4057ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4057f0:	4681      	mov	r9, r0
  4057f2:	4633      	mov	r3, r6
  4057f4:	464e      	mov	r6, r9
  4057f6:	46a8      	mov	r8, r5
  4057f8:	469a      	mov	sl, r3
  4057fa:	464d      	mov	r5, r9
  4057fc:	b34e      	cbz	r6, 405852 <__sfvwrite_r+0x172>
  4057fe:	b380      	cbz	r0, 405862 <__sfvwrite_r+0x182>
  405800:	6820      	ldr	r0, [r4, #0]
  405802:	6923      	ldr	r3, [r4, #16]
  405804:	6962      	ldr	r2, [r4, #20]
  405806:	45b1      	cmp	r9, r6
  405808:	46cb      	mov	fp, r9
  40580a:	bf28      	it	cs
  40580c:	46b3      	movcs	fp, r6
  40580e:	4298      	cmp	r0, r3
  405810:	465f      	mov	r7, fp
  405812:	d904      	bls.n	40581e <__sfvwrite_r+0x13e>
  405814:	68a3      	ldr	r3, [r4, #8]
  405816:	4413      	add	r3, r2
  405818:	459b      	cmp	fp, r3
  40581a:	f300 80a6 	bgt.w	40596a <__sfvwrite_r+0x28a>
  40581e:	4593      	cmp	fp, r2
  405820:	db4b      	blt.n	4058ba <__sfvwrite_r+0x1da>
  405822:	4613      	mov	r3, r2
  405824:	6a67      	ldr	r7, [r4, #36]	; 0x24
  405826:	69e1      	ldr	r1, [r4, #28]
  405828:	9800      	ldr	r0, [sp, #0]
  40582a:	462a      	mov	r2, r5
  40582c:	47b8      	blx	r7
  40582e:	1e07      	subs	r7, r0, #0
  405830:	ddd4      	ble.n	4057dc <__sfvwrite_r+0xfc>
  405832:	ebb9 0907 	subs.w	r9, r9, r7
  405836:	d0cc      	beq.n	4057d2 <__sfvwrite_r+0xf2>
  405838:	2001      	movs	r0, #1
  40583a:	f8da 3008 	ldr.w	r3, [sl, #8]
  40583e:	1bdb      	subs	r3, r3, r7
  405840:	443d      	add	r5, r7
  405842:	1bf6      	subs	r6, r6, r7
  405844:	f8ca 3008 	str.w	r3, [sl, #8]
  405848:	2b00      	cmp	r3, #0
  40584a:	f43f af78 	beq.w	40573e <__sfvwrite_r+0x5e>
  40584e:	2e00      	cmp	r6, #0
  405850:	d1d5      	bne.n	4057fe <__sfvwrite_r+0x11e>
  405852:	f108 0308 	add.w	r3, r8, #8
  405856:	e913 0060 	ldmdb	r3, {r5, r6}
  40585a:	4698      	mov	r8, r3
  40585c:	3308      	adds	r3, #8
  40585e:	2e00      	cmp	r6, #0
  405860:	d0f9      	beq.n	405856 <__sfvwrite_r+0x176>
  405862:	4632      	mov	r2, r6
  405864:	210a      	movs	r1, #10
  405866:	4628      	mov	r0, r5
  405868:	f000 f982 	bl	405b70 <memchr>
  40586c:	2800      	cmp	r0, #0
  40586e:	f000 80a1 	beq.w	4059b4 <__sfvwrite_r+0x2d4>
  405872:	3001      	adds	r0, #1
  405874:	eba0 0905 	sub.w	r9, r0, r5
  405878:	e7c2      	b.n	405800 <__sfvwrite_r+0x120>
  40587a:	6820      	ldr	r0, [r4, #0]
  40587c:	6923      	ldr	r3, [r4, #16]
  40587e:	4298      	cmp	r0, r3
  405880:	d802      	bhi.n	405888 <__sfvwrite_r+0x1a8>
  405882:	6963      	ldr	r3, [r4, #20]
  405884:	429f      	cmp	r7, r3
  405886:	d25d      	bcs.n	405944 <__sfvwrite_r+0x264>
  405888:	45b8      	cmp	r8, r7
  40588a:	bf28      	it	cs
  40588c:	46b8      	movcs	r8, r7
  40588e:	4642      	mov	r2, r8
  405890:	4649      	mov	r1, r9
  405892:	f000 f9bd 	bl	405c10 <memmove>
  405896:	68a3      	ldr	r3, [r4, #8]
  405898:	6822      	ldr	r2, [r4, #0]
  40589a:	eba3 0308 	sub.w	r3, r3, r8
  40589e:	4442      	add	r2, r8
  4058a0:	60a3      	str	r3, [r4, #8]
  4058a2:	6022      	str	r2, [r4, #0]
  4058a4:	b10b      	cbz	r3, 4058aa <__sfvwrite_r+0x1ca>
  4058a6:	46c2      	mov	sl, r8
  4058a8:	e779      	b.n	40579e <__sfvwrite_r+0xbe>
  4058aa:	4621      	mov	r1, r4
  4058ac:	9800      	ldr	r0, [sp, #0]
  4058ae:	f7ff fcb3 	bl	405218 <_fflush_r>
  4058b2:	2800      	cmp	r0, #0
  4058b4:	d192      	bne.n	4057dc <__sfvwrite_r+0xfc>
  4058b6:	46c2      	mov	sl, r8
  4058b8:	e771      	b.n	40579e <__sfvwrite_r+0xbe>
  4058ba:	465a      	mov	r2, fp
  4058bc:	4629      	mov	r1, r5
  4058be:	f000 f9a7 	bl	405c10 <memmove>
  4058c2:	68a2      	ldr	r2, [r4, #8]
  4058c4:	6823      	ldr	r3, [r4, #0]
  4058c6:	eba2 020b 	sub.w	r2, r2, fp
  4058ca:	445b      	add	r3, fp
  4058cc:	60a2      	str	r2, [r4, #8]
  4058ce:	6023      	str	r3, [r4, #0]
  4058d0:	e7af      	b.n	405832 <__sfvwrite_r+0x152>
  4058d2:	6820      	ldr	r0, [r4, #0]
  4058d4:	46b8      	mov	r8, r7
  4058d6:	46ba      	mov	sl, r7
  4058d8:	46bb      	mov	fp, r7
  4058da:	e755      	b.n	405788 <__sfvwrite_r+0xa8>
  4058dc:	6962      	ldr	r2, [r4, #20]
  4058de:	6820      	ldr	r0, [r4, #0]
  4058e0:	6921      	ldr	r1, [r4, #16]
  4058e2:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  4058e6:	eba0 0a01 	sub.w	sl, r0, r1
  4058ea:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  4058ee:	f10a 0001 	add.w	r0, sl, #1
  4058f2:	ea4f 0868 	mov.w	r8, r8, asr #1
  4058f6:	4438      	add	r0, r7
  4058f8:	4540      	cmp	r0, r8
  4058fa:	4642      	mov	r2, r8
  4058fc:	bf84      	itt	hi
  4058fe:	4680      	movhi	r8, r0
  405900:	4642      	movhi	r2, r8
  405902:	055b      	lsls	r3, r3, #21
  405904:	d544      	bpl.n	405990 <__sfvwrite_r+0x2b0>
  405906:	4611      	mov	r1, r2
  405908:	9800      	ldr	r0, [sp, #0]
  40590a:	f7fd ffa9 	bl	403860 <_malloc_r>
  40590e:	4683      	mov	fp, r0
  405910:	2800      	cmp	r0, #0
  405912:	d055      	beq.n	4059c0 <__sfvwrite_r+0x2e0>
  405914:	4652      	mov	r2, sl
  405916:	6921      	ldr	r1, [r4, #16]
  405918:	f7fe fa52 	bl	403dc0 <memcpy>
  40591c:	89a3      	ldrh	r3, [r4, #12]
  40591e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  405922:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  405926:	81a3      	strh	r3, [r4, #12]
  405928:	eb0b 000a 	add.w	r0, fp, sl
  40592c:	eba8 030a 	sub.w	r3, r8, sl
  405930:	f8c4 b010 	str.w	fp, [r4, #16]
  405934:	f8c4 8014 	str.w	r8, [r4, #20]
  405938:	6020      	str	r0, [r4, #0]
  40593a:	60a3      	str	r3, [r4, #8]
  40593c:	46b8      	mov	r8, r7
  40593e:	46ba      	mov	sl, r7
  405940:	46bb      	mov	fp, r7
  405942:	e721      	b.n	405788 <__sfvwrite_r+0xa8>
  405944:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  405948:	42b9      	cmp	r1, r7
  40594a:	bf28      	it	cs
  40594c:	4639      	movcs	r1, r7
  40594e:	464a      	mov	r2, r9
  405950:	fb91 f1f3 	sdiv	r1, r1, r3
  405954:	9800      	ldr	r0, [sp, #0]
  405956:	6a66      	ldr	r6, [r4, #36]	; 0x24
  405958:	fb03 f301 	mul.w	r3, r3, r1
  40595c:	69e1      	ldr	r1, [r4, #28]
  40595e:	47b0      	blx	r6
  405960:	f1b0 0a00 	subs.w	sl, r0, #0
  405964:	f73f af1b 	bgt.w	40579e <__sfvwrite_r+0xbe>
  405968:	e738      	b.n	4057dc <__sfvwrite_r+0xfc>
  40596a:	461a      	mov	r2, r3
  40596c:	4629      	mov	r1, r5
  40596e:	9301      	str	r3, [sp, #4]
  405970:	f000 f94e 	bl	405c10 <memmove>
  405974:	6822      	ldr	r2, [r4, #0]
  405976:	9b01      	ldr	r3, [sp, #4]
  405978:	9800      	ldr	r0, [sp, #0]
  40597a:	441a      	add	r2, r3
  40597c:	6022      	str	r2, [r4, #0]
  40597e:	4621      	mov	r1, r4
  405980:	f7ff fc4a 	bl	405218 <_fflush_r>
  405984:	9b01      	ldr	r3, [sp, #4]
  405986:	2800      	cmp	r0, #0
  405988:	f47f af28 	bne.w	4057dc <__sfvwrite_r+0xfc>
  40598c:	461f      	mov	r7, r3
  40598e:	e750      	b.n	405832 <__sfvwrite_r+0x152>
  405990:	9800      	ldr	r0, [sp, #0]
  405992:	f000 f9a1 	bl	405cd8 <_realloc_r>
  405996:	4683      	mov	fp, r0
  405998:	2800      	cmp	r0, #0
  40599a:	d1c5      	bne.n	405928 <__sfvwrite_r+0x248>
  40599c:	9d00      	ldr	r5, [sp, #0]
  40599e:	6921      	ldr	r1, [r4, #16]
  4059a0:	4628      	mov	r0, r5
  4059a2:	f7ff fdb7 	bl	405514 <_free_r>
  4059a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4059aa:	220c      	movs	r2, #12
  4059ac:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  4059b0:	602a      	str	r2, [r5, #0]
  4059b2:	e715      	b.n	4057e0 <__sfvwrite_r+0x100>
  4059b4:	f106 0901 	add.w	r9, r6, #1
  4059b8:	e722      	b.n	405800 <__sfvwrite_r+0x120>
  4059ba:	f04f 30ff 	mov.w	r0, #4294967295
  4059be:	e6bf      	b.n	405740 <__sfvwrite_r+0x60>
  4059c0:	9a00      	ldr	r2, [sp, #0]
  4059c2:	230c      	movs	r3, #12
  4059c4:	6013      	str	r3, [r2, #0]
  4059c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4059ca:	e709      	b.n	4057e0 <__sfvwrite_r+0x100>
  4059cc:	7ffffc00 	.word	0x7ffffc00

004059d0 <_fwalk_reent>:
  4059d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4059d4:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  4059d8:	d01f      	beq.n	405a1a <_fwalk_reent+0x4a>
  4059da:	4688      	mov	r8, r1
  4059dc:	4606      	mov	r6, r0
  4059de:	f04f 0900 	mov.w	r9, #0
  4059e2:	687d      	ldr	r5, [r7, #4]
  4059e4:	68bc      	ldr	r4, [r7, #8]
  4059e6:	3d01      	subs	r5, #1
  4059e8:	d411      	bmi.n	405a0e <_fwalk_reent+0x3e>
  4059ea:	89a3      	ldrh	r3, [r4, #12]
  4059ec:	2b01      	cmp	r3, #1
  4059ee:	f105 35ff 	add.w	r5, r5, #4294967295
  4059f2:	d908      	bls.n	405a06 <_fwalk_reent+0x36>
  4059f4:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  4059f8:	3301      	adds	r3, #1
  4059fa:	4621      	mov	r1, r4
  4059fc:	4630      	mov	r0, r6
  4059fe:	d002      	beq.n	405a06 <_fwalk_reent+0x36>
  405a00:	47c0      	blx	r8
  405a02:	ea49 0900 	orr.w	r9, r9, r0
  405a06:	1c6b      	adds	r3, r5, #1
  405a08:	f104 0468 	add.w	r4, r4, #104	; 0x68
  405a0c:	d1ed      	bne.n	4059ea <_fwalk_reent+0x1a>
  405a0e:	683f      	ldr	r7, [r7, #0]
  405a10:	2f00      	cmp	r7, #0
  405a12:	d1e6      	bne.n	4059e2 <_fwalk_reent+0x12>
  405a14:	4648      	mov	r0, r9
  405a16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405a1a:	46b9      	mov	r9, r7
  405a1c:	4648      	mov	r0, r9
  405a1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405a22:	bf00      	nop

00405a24 <__locale_mb_cur_max>:
  405a24:	4b04      	ldr	r3, [pc, #16]	; (405a38 <__locale_mb_cur_max+0x14>)
  405a26:	4a05      	ldr	r2, [pc, #20]	; (405a3c <__locale_mb_cur_max+0x18>)
  405a28:	681b      	ldr	r3, [r3, #0]
  405a2a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  405a2c:	2b00      	cmp	r3, #0
  405a2e:	bf08      	it	eq
  405a30:	4613      	moveq	r3, r2
  405a32:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  405a36:	4770      	bx	lr
  405a38:	20400010 	.word	0x20400010
  405a3c:	20400854 	.word	0x20400854

00405a40 <__retarget_lock_init_recursive>:
  405a40:	4770      	bx	lr
  405a42:	bf00      	nop

00405a44 <__retarget_lock_close_recursive>:
  405a44:	4770      	bx	lr
  405a46:	bf00      	nop

00405a48 <__retarget_lock_acquire_recursive>:
  405a48:	4770      	bx	lr
  405a4a:	bf00      	nop

00405a4c <__retarget_lock_release_recursive>:
  405a4c:	4770      	bx	lr
  405a4e:	bf00      	nop

00405a50 <__swhatbuf_r>:
  405a50:	b570      	push	{r4, r5, r6, lr}
  405a52:	460c      	mov	r4, r1
  405a54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405a58:	2900      	cmp	r1, #0
  405a5a:	b090      	sub	sp, #64	; 0x40
  405a5c:	4615      	mov	r5, r2
  405a5e:	461e      	mov	r6, r3
  405a60:	db14      	blt.n	405a8c <__swhatbuf_r+0x3c>
  405a62:	aa01      	add	r2, sp, #4
  405a64:	f000 fc9e 	bl	4063a4 <_fstat_r>
  405a68:	2800      	cmp	r0, #0
  405a6a:	db0f      	blt.n	405a8c <__swhatbuf_r+0x3c>
  405a6c:	9a02      	ldr	r2, [sp, #8]
  405a6e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  405a72:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  405a76:	fab2 f282 	clz	r2, r2
  405a7a:	0952      	lsrs	r2, r2, #5
  405a7c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  405a80:	f44f 6000 	mov.w	r0, #2048	; 0x800
  405a84:	6032      	str	r2, [r6, #0]
  405a86:	602b      	str	r3, [r5, #0]
  405a88:	b010      	add	sp, #64	; 0x40
  405a8a:	bd70      	pop	{r4, r5, r6, pc}
  405a8c:	89a2      	ldrh	r2, [r4, #12]
  405a8e:	2300      	movs	r3, #0
  405a90:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  405a94:	6033      	str	r3, [r6, #0]
  405a96:	d004      	beq.n	405aa2 <__swhatbuf_r+0x52>
  405a98:	2240      	movs	r2, #64	; 0x40
  405a9a:	4618      	mov	r0, r3
  405a9c:	602a      	str	r2, [r5, #0]
  405a9e:	b010      	add	sp, #64	; 0x40
  405aa0:	bd70      	pop	{r4, r5, r6, pc}
  405aa2:	f44f 6380 	mov.w	r3, #1024	; 0x400
  405aa6:	602b      	str	r3, [r5, #0]
  405aa8:	b010      	add	sp, #64	; 0x40
  405aaa:	bd70      	pop	{r4, r5, r6, pc}

00405aac <__smakebuf_r>:
  405aac:	898a      	ldrh	r2, [r1, #12]
  405aae:	0792      	lsls	r2, r2, #30
  405ab0:	460b      	mov	r3, r1
  405ab2:	d506      	bpl.n	405ac2 <__smakebuf_r+0x16>
  405ab4:	f101 0243 	add.w	r2, r1, #67	; 0x43
  405ab8:	2101      	movs	r1, #1
  405aba:	601a      	str	r2, [r3, #0]
  405abc:	611a      	str	r2, [r3, #16]
  405abe:	6159      	str	r1, [r3, #20]
  405ac0:	4770      	bx	lr
  405ac2:	b5f0      	push	{r4, r5, r6, r7, lr}
  405ac4:	b083      	sub	sp, #12
  405ac6:	ab01      	add	r3, sp, #4
  405ac8:	466a      	mov	r2, sp
  405aca:	460c      	mov	r4, r1
  405acc:	4606      	mov	r6, r0
  405ace:	f7ff ffbf 	bl	405a50 <__swhatbuf_r>
  405ad2:	9900      	ldr	r1, [sp, #0]
  405ad4:	4605      	mov	r5, r0
  405ad6:	4630      	mov	r0, r6
  405ad8:	f7fd fec2 	bl	403860 <_malloc_r>
  405adc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405ae0:	b1d8      	cbz	r0, 405b1a <__smakebuf_r+0x6e>
  405ae2:	9a01      	ldr	r2, [sp, #4]
  405ae4:	4f15      	ldr	r7, [pc, #84]	; (405b3c <__smakebuf_r+0x90>)
  405ae6:	9900      	ldr	r1, [sp, #0]
  405ae8:	63f7      	str	r7, [r6, #60]	; 0x3c
  405aea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  405aee:	81a3      	strh	r3, [r4, #12]
  405af0:	6020      	str	r0, [r4, #0]
  405af2:	6120      	str	r0, [r4, #16]
  405af4:	6161      	str	r1, [r4, #20]
  405af6:	b91a      	cbnz	r2, 405b00 <__smakebuf_r+0x54>
  405af8:	432b      	orrs	r3, r5
  405afa:	81a3      	strh	r3, [r4, #12]
  405afc:	b003      	add	sp, #12
  405afe:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405b00:	4630      	mov	r0, r6
  405b02:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  405b06:	f000 fc61 	bl	4063cc <_isatty_r>
  405b0a:	b1a0      	cbz	r0, 405b36 <__smakebuf_r+0x8a>
  405b0c:	89a3      	ldrh	r3, [r4, #12]
  405b0e:	f023 0303 	bic.w	r3, r3, #3
  405b12:	f043 0301 	orr.w	r3, r3, #1
  405b16:	b21b      	sxth	r3, r3
  405b18:	e7ee      	b.n	405af8 <__smakebuf_r+0x4c>
  405b1a:	059a      	lsls	r2, r3, #22
  405b1c:	d4ee      	bmi.n	405afc <__smakebuf_r+0x50>
  405b1e:	f023 0303 	bic.w	r3, r3, #3
  405b22:	f104 0243 	add.w	r2, r4, #67	; 0x43
  405b26:	f043 0302 	orr.w	r3, r3, #2
  405b2a:	2101      	movs	r1, #1
  405b2c:	81a3      	strh	r3, [r4, #12]
  405b2e:	6022      	str	r2, [r4, #0]
  405b30:	6122      	str	r2, [r4, #16]
  405b32:	6161      	str	r1, [r4, #20]
  405b34:	e7e2      	b.n	405afc <__smakebuf_r+0x50>
  405b36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405b3a:	e7dd      	b.n	405af8 <__smakebuf_r+0x4c>
  405b3c:	0040526d 	.word	0x0040526d

00405b40 <__ascii_mbtowc>:
  405b40:	b082      	sub	sp, #8
  405b42:	b149      	cbz	r1, 405b58 <__ascii_mbtowc+0x18>
  405b44:	b15a      	cbz	r2, 405b5e <__ascii_mbtowc+0x1e>
  405b46:	b16b      	cbz	r3, 405b64 <__ascii_mbtowc+0x24>
  405b48:	7813      	ldrb	r3, [r2, #0]
  405b4a:	600b      	str	r3, [r1, #0]
  405b4c:	7812      	ldrb	r2, [r2, #0]
  405b4e:	1c10      	adds	r0, r2, #0
  405b50:	bf18      	it	ne
  405b52:	2001      	movne	r0, #1
  405b54:	b002      	add	sp, #8
  405b56:	4770      	bx	lr
  405b58:	a901      	add	r1, sp, #4
  405b5a:	2a00      	cmp	r2, #0
  405b5c:	d1f3      	bne.n	405b46 <__ascii_mbtowc+0x6>
  405b5e:	4610      	mov	r0, r2
  405b60:	b002      	add	sp, #8
  405b62:	4770      	bx	lr
  405b64:	f06f 0001 	mvn.w	r0, #1
  405b68:	e7f4      	b.n	405b54 <__ascii_mbtowc+0x14>
  405b6a:	bf00      	nop
  405b6c:	0000      	movs	r0, r0
	...

00405b70 <memchr>:
  405b70:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  405b74:	2a10      	cmp	r2, #16
  405b76:	db2b      	blt.n	405bd0 <memchr+0x60>
  405b78:	f010 0f07 	tst.w	r0, #7
  405b7c:	d008      	beq.n	405b90 <memchr+0x20>
  405b7e:	f810 3b01 	ldrb.w	r3, [r0], #1
  405b82:	3a01      	subs	r2, #1
  405b84:	428b      	cmp	r3, r1
  405b86:	d02d      	beq.n	405be4 <memchr+0x74>
  405b88:	f010 0f07 	tst.w	r0, #7
  405b8c:	b342      	cbz	r2, 405be0 <memchr+0x70>
  405b8e:	d1f6      	bne.n	405b7e <memchr+0xe>
  405b90:	b4f0      	push	{r4, r5, r6, r7}
  405b92:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  405b96:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  405b9a:	f022 0407 	bic.w	r4, r2, #7
  405b9e:	f07f 0700 	mvns.w	r7, #0
  405ba2:	2300      	movs	r3, #0
  405ba4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  405ba8:	3c08      	subs	r4, #8
  405baa:	ea85 0501 	eor.w	r5, r5, r1
  405bae:	ea86 0601 	eor.w	r6, r6, r1
  405bb2:	fa85 f547 	uadd8	r5, r5, r7
  405bb6:	faa3 f587 	sel	r5, r3, r7
  405bba:	fa86 f647 	uadd8	r6, r6, r7
  405bbe:	faa5 f687 	sel	r6, r5, r7
  405bc2:	b98e      	cbnz	r6, 405be8 <memchr+0x78>
  405bc4:	d1ee      	bne.n	405ba4 <memchr+0x34>
  405bc6:	bcf0      	pop	{r4, r5, r6, r7}
  405bc8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  405bcc:	f002 0207 	and.w	r2, r2, #7
  405bd0:	b132      	cbz	r2, 405be0 <memchr+0x70>
  405bd2:	f810 3b01 	ldrb.w	r3, [r0], #1
  405bd6:	3a01      	subs	r2, #1
  405bd8:	ea83 0301 	eor.w	r3, r3, r1
  405bdc:	b113      	cbz	r3, 405be4 <memchr+0x74>
  405bde:	d1f8      	bne.n	405bd2 <memchr+0x62>
  405be0:	2000      	movs	r0, #0
  405be2:	4770      	bx	lr
  405be4:	3801      	subs	r0, #1
  405be6:	4770      	bx	lr
  405be8:	2d00      	cmp	r5, #0
  405bea:	bf06      	itte	eq
  405bec:	4635      	moveq	r5, r6
  405bee:	3803      	subeq	r0, #3
  405bf0:	3807      	subne	r0, #7
  405bf2:	f015 0f01 	tst.w	r5, #1
  405bf6:	d107      	bne.n	405c08 <memchr+0x98>
  405bf8:	3001      	adds	r0, #1
  405bfa:	f415 7f80 	tst.w	r5, #256	; 0x100
  405bfe:	bf02      	ittt	eq
  405c00:	3001      	addeq	r0, #1
  405c02:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  405c06:	3001      	addeq	r0, #1
  405c08:	bcf0      	pop	{r4, r5, r6, r7}
  405c0a:	3801      	subs	r0, #1
  405c0c:	4770      	bx	lr
  405c0e:	bf00      	nop

00405c10 <memmove>:
  405c10:	4288      	cmp	r0, r1
  405c12:	b5f0      	push	{r4, r5, r6, r7, lr}
  405c14:	d90d      	bls.n	405c32 <memmove+0x22>
  405c16:	188b      	adds	r3, r1, r2
  405c18:	4298      	cmp	r0, r3
  405c1a:	d20a      	bcs.n	405c32 <memmove+0x22>
  405c1c:	1884      	adds	r4, r0, r2
  405c1e:	2a00      	cmp	r2, #0
  405c20:	d051      	beq.n	405cc6 <memmove+0xb6>
  405c22:	4622      	mov	r2, r4
  405c24:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  405c28:	f802 4d01 	strb.w	r4, [r2, #-1]!
  405c2c:	4299      	cmp	r1, r3
  405c2e:	d1f9      	bne.n	405c24 <memmove+0x14>
  405c30:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405c32:	2a0f      	cmp	r2, #15
  405c34:	d948      	bls.n	405cc8 <memmove+0xb8>
  405c36:	ea41 0300 	orr.w	r3, r1, r0
  405c3a:	079b      	lsls	r3, r3, #30
  405c3c:	d146      	bne.n	405ccc <memmove+0xbc>
  405c3e:	f100 0410 	add.w	r4, r0, #16
  405c42:	f101 0310 	add.w	r3, r1, #16
  405c46:	4615      	mov	r5, r2
  405c48:	f853 6c10 	ldr.w	r6, [r3, #-16]
  405c4c:	f844 6c10 	str.w	r6, [r4, #-16]
  405c50:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  405c54:	f844 6c0c 	str.w	r6, [r4, #-12]
  405c58:	f853 6c08 	ldr.w	r6, [r3, #-8]
  405c5c:	f844 6c08 	str.w	r6, [r4, #-8]
  405c60:	3d10      	subs	r5, #16
  405c62:	f853 6c04 	ldr.w	r6, [r3, #-4]
  405c66:	f844 6c04 	str.w	r6, [r4, #-4]
  405c6a:	2d0f      	cmp	r5, #15
  405c6c:	f103 0310 	add.w	r3, r3, #16
  405c70:	f104 0410 	add.w	r4, r4, #16
  405c74:	d8e8      	bhi.n	405c48 <memmove+0x38>
  405c76:	f1a2 0310 	sub.w	r3, r2, #16
  405c7a:	f023 030f 	bic.w	r3, r3, #15
  405c7e:	f002 0e0f 	and.w	lr, r2, #15
  405c82:	3310      	adds	r3, #16
  405c84:	f1be 0f03 	cmp.w	lr, #3
  405c88:	4419      	add	r1, r3
  405c8a:	4403      	add	r3, r0
  405c8c:	d921      	bls.n	405cd2 <memmove+0xc2>
  405c8e:	1f1e      	subs	r6, r3, #4
  405c90:	460d      	mov	r5, r1
  405c92:	4674      	mov	r4, lr
  405c94:	3c04      	subs	r4, #4
  405c96:	f855 7b04 	ldr.w	r7, [r5], #4
  405c9a:	f846 7f04 	str.w	r7, [r6, #4]!
  405c9e:	2c03      	cmp	r4, #3
  405ca0:	d8f8      	bhi.n	405c94 <memmove+0x84>
  405ca2:	f1ae 0404 	sub.w	r4, lr, #4
  405ca6:	f024 0403 	bic.w	r4, r4, #3
  405caa:	3404      	adds	r4, #4
  405cac:	4421      	add	r1, r4
  405cae:	4423      	add	r3, r4
  405cb0:	f002 0203 	and.w	r2, r2, #3
  405cb4:	b162      	cbz	r2, 405cd0 <memmove+0xc0>
  405cb6:	3b01      	subs	r3, #1
  405cb8:	440a      	add	r2, r1
  405cba:	f811 4b01 	ldrb.w	r4, [r1], #1
  405cbe:	f803 4f01 	strb.w	r4, [r3, #1]!
  405cc2:	428a      	cmp	r2, r1
  405cc4:	d1f9      	bne.n	405cba <memmove+0xaa>
  405cc6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405cc8:	4603      	mov	r3, r0
  405cca:	e7f3      	b.n	405cb4 <memmove+0xa4>
  405ccc:	4603      	mov	r3, r0
  405cce:	e7f2      	b.n	405cb6 <memmove+0xa6>
  405cd0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405cd2:	4672      	mov	r2, lr
  405cd4:	e7ee      	b.n	405cb4 <memmove+0xa4>
  405cd6:	bf00      	nop

00405cd8 <_realloc_r>:
  405cd8:	2900      	cmp	r1, #0
  405cda:	f000 8095 	beq.w	405e08 <_realloc_r+0x130>
  405cde:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405ce2:	460d      	mov	r5, r1
  405ce4:	4616      	mov	r6, r2
  405ce6:	b083      	sub	sp, #12
  405ce8:	4680      	mov	r8, r0
  405cea:	f106 070b 	add.w	r7, r6, #11
  405cee:	f7fe f94f 	bl	403f90 <__malloc_lock>
  405cf2:	f855 ec04 	ldr.w	lr, [r5, #-4]
  405cf6:	2f16      	cmp	r7, #22
  405cf8:	f02e 0403 	bic.w	r4, lr, #3
  405cfc:	f1a5 0908 	sub.w	r9, r5, #8
  405d00:	d83c      	bhi.n	405d7c <_realloc_r+0xa4>
  405d02:	2210      	movs	r2, #16
  405d04:	4617      	mov	r7, r2
  405d06:	42be      	cmp	r6, r7
  405d08:	d83d      	bhi.n	405d86 <_realloc_r+0xae>
  405d0a:	4294      	cmp	r4, r2
  405d0c:	da43      	bge.n	405d96 <_realloc_r+0xbe>
  405d0e:	4bc4      	ldr	r3, [pc, #784]	; (406020 <_realloc_r+0x348>)
  405d10:	6899      	ldr	r1, [r3, #8]
  405d12:	eb09 0004 	add.w	r0, r9, r4
  405d16:	4288      	cmp	r0, r1
  405d18:	f000 80b4 	beq.w	405e84 <_realloc_r+0x1ac>
  405d1c:	6843      	ldr	r3, [r0, #4]
  405d1e:	f023 0101 	bic.w	r1, r3, #1
  405d22:	4401      	add	r1, r0
  405d24:	6849      	ldr	r1, [r1, #4]
  405d26:	07c9      	lsls	r1, r1, #31
  405d28:	d54c      	bpl.n	405dc4 <_realloc_r+0xec>
  405d2a:	f01e 0f01 	tst.w	lr, #1
  405d2e:	f000 809b 	beq.w	405e68 <_realloc_r+0x190>
  405d32:	4631      	mov	r1, r6
  405d34:	4640      	mov	r0, r8
  405d36:	f7fd fd93 	bl	403860 <_malloc_r>
  405d3a:	4606      	mov	r6, r0
  405d3c:	2800      	cmp	r0, #0
  405d3e:	d03a      	beq.n	405db6 <_realloc_r+0xde>
  405d40:	f855 3c04 	ldr.w	r3, [r5, #-4]
  405d44:	f023 0301 	bic.w	r3, r3, #1
  405d48:	444b      	add	r3, r9
  405d4a:	f1a0 0208 	sub.w	r2, r0, #8
  405d4e:	429a      	cmp	r2, r3
  405d50:	f000 8121 	beq.w	405f96 <_realloc_r+0x2be>
  405d54:	1f22      	subs	r2, r4, #4
  405d56:	2a24      	cmp	r2, #36	; 0x24
  405d58:	f200 8107 	bhi.w	405f6a <_realloc_r+0x292>
  405d5c:	2a13      	cmp	r2, #19
  405d5e:	f200 80db 	bhi.w	405f18 <_realloc_r+0x240>
  405d62:	4603      	mov	r3, r0
  405d64:	462a      	mov	r2, r5
  405d66:	6811      	ldr	r1, [r2, #0]
  405d68:	6019      	str	r1, [r3, #0]
  405d6a:	6851      	ldr	r1, [r2, #4]
  405d6c:	6059      	str	r1, [r3, #4]
  405d6e:	6892      	ldr	r2, [r2, #8]
  405d70:	609a      	str	r2, [r3, #8]
  405d72:	4629      	mov	r1, r5
  405d74:	4640      	mov	r0, r8
  405d76:	f7ff fbcd 	bl	405514 <_free_r>
  405d7a:	e01c      	b.n	405db6 <_realloc_r+0xde>
  405d7c:	f027 0707 	bic.w	r7, r7, #7
  405d80:	2f00      	cmp	r7, #0
  405d82:	463a      	mov	r2, r7
  405d84:	dabf      	bge.n	405d06 <_realloc_r+0x2e>
  405d86:	2600      	movs	r6, #0
  405d88:	230c      	movs	r3, #12
  405d8a:	4630      	mov	r0, r6
  405d8c:	f8c8 3000 	str.w	r3, [r8]
  405d90:	b003      	add	sp, #12
  405d92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405d96:	462e      	mov	r6, r5
  405d98:	1be3      	subs	r3, r4, r7
  405d9a:	2b0f      	cmp	r3, #15
  405d9c:	d81e      	bhi.n	405ddc <_realloc_r+0x104>
  405d9e:	f8d9 3004 	ldr.w	r3, [r9, #4]
  405da2:	f003 0301 	and.w	r3, r3, #1
  405da6:	4323      	orrs	r3, r4
  405da8:	444c      	add	r4, r9
  405daa:	f8c9 3004 	str.w	r3, [r9, #4]
  405dae:	6863      	ldr	r3, [r4, #4]
  405db0:	f043 0301 	orr.w	r3, r3, #1
  405db4:	6063      	str	r3, [r4, #4]
  405db6:	4640      	mov	r0, r8
  405db8:	f7fe f8f0 	bl	403f9c <__malloc_unlock>
  405dbc:	4630      	mov	r0, r6
  405dbe:	b003      	add	sp, #12
  405dc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405dc4:	f023 0303 	bic.w	r3, r3, #3
  405dc8:	18e1      	adds	r1, r4, r3
  405dca:	4291      	cmp	r1, r2
  405dcc:	db1f      	blt.n	405e0e <_realloc_r+0x136>
  405dce:	68c3      	ldr	r3, [r0, #12]
  405dd0:	6882      	ldr	r2, [r0, #8]
  405dd2:	462e      	mov	r6, r5
  405dd4:	60d3      	str	r3, [r2, #12]
  405dd6:	460c      	mov	r4, r1
  405dd8:	609a      	str	r2, [r3, #8]
  405dda:	e7dd      	b.n	405d98 <_realloc_r+0xc0>
  405ddc:	f8d9 2004 	ldr.w	r2, [r9, #4]
  405de0:	eb09 0107 	add.w	r1, r9, r7
  405de4:	f002 0201 	and.w	r2, r2, #1
  405de8:	444c      	add	r4, r9
  405dea:	f043 0301 	orr.w	r3, r3, #1
  405dee:	4317      	orrs	r7, r2
  405df0:	f8c9 7004 	str.w	r7, [r9, #4]
  405df4:	604b      	str	r3, [r1, #4]
  405df6:	6863      	ldr	r3, [r4, #4]
  405df8:	f043 0301 	orr.w	r3, r3, #1
  405dfc:	3108      	adds	r1, #8
  405dfe:	6063      	str	r3, [r4, #4]
  405e00:	4640      	mov	r0, r8
  405e02:	f7ff fb87 	bl	405514 <_free_r>
  405e06:	e7d6      	b.n	405db6 <_realloc_r+0xde>
  405e08:	4611      	mov	r1, r2
  405e0a:	f7fd bd29 	b.w	403860 <_malloc_r>
  405e0e:	f01e 0f01 	tst.w	lr, #1
  405e12:	d18e      	bne.n	405d32 <_realloc_r+0x5a>
  405e14:	f855 1c08 	ldr.w	r1, [r5, #-8]
  405e18:	eba9 0a01 	sub.w	sl, r9, r1
  405e1c:	f8da 1004 	ldr.w	r1, [sl, #4]
  405e20:	f021 0103 	bic.w	r1, r1, #3
  405e24:	440b      	add	r3, r1
  405e26:	4423      	add	r3, r4
  405e28:	4293      	cmp	r3, r2
  405e2a:	db25      	blt.n	405e78 <_realloc_r+0x1a0>
  405e2c:	68c2      	ldr	r2, [r0, #12]
  405e2e:	6881      	ldr	r1, [r0, #8]
  405e30:	4656      	mov	r6, sl
  405e32:	60ca      	str	r2, [r1, #12]
  405e34:	6091      	str	r1, [r2, #8]
  405e36:	f8da 100c 	ldr.w	r1, [sl, #12]
  405e3a:	f856 0f08 	ldr.w	r0, [r6, #8]!
  405e3e:	1f22      	subs	r2, r4, #4
  405e40:	2a24      	cmp	r2, #36	; 0x24
  405e42:	60c1      	str	r1, [r0, #12]
  405e44:	6088      	str	r0, [r1, #8]
  405e46:	f200 8094 	bhi.w	405f72 <_realloc_r+0x29a>
  405e4a:	2a13      	cmp	r2, #19
  405e4c:	d96f      	bls.n	405f2e <_realloc_r+0x256>
  405e4e:	6829      	ldr	r1, [r5, #0]
  405e50:	f8ca 1008 	str.w	r1, [sl, #8]
  405e54:	6869      	ldr	r1, [r5, #4]
  405e56:	f8ca 100c 	str.w	r1, [sl, #12]
  405e5a:	2a1b      	cmp	r2, #27
  405e5c:	f200 80a2 	bhi.w	405fa4 <_realloc_r+0x2cc>
  405e60:	3508      	adds	r5, #8
  405e62:	f10a 0210 	add.w	r2, sl, #16
  405e66:	e063      	b.n	405f30 <_realloc_r+0x258>
  405e68:	f855 3c08 	ldr.w	r3, [r5, #-8]
  405e6c:	eba9 0a03 	sub.w	sl, r9, r3
  405e70:	f8da 1004 	ldr.w	r1, [sl, #4]
  405e74:	f021 0103 	bic.w	r1, r1, #3
  405e78:	1863      	adds	r3, r4, r1
  405e7a:	4293      	cmp	r3, r2
  405e7c:	f6ff af59 	blt.w	405d32 <_realloc_r+0x5a>
  405e80:	4656      	mov	r6, sl
  405e82:	e7d8      	b.n	405e36 <_realloc_r+0x15e>
  405e84:	6841      	ldr	r1, [r0, #4]
  405e86:	f021 0b03 	bic.w	fp, r1, #3
  405e8a:	44a3      	add	fp, r4
  405e8c:	f107 0010 	add.w	r0, r7, #16
  405e90:	4583      	cmp	fp, r0
  405e92:	da56      	bge.n	405f42 <_realloc_r+0x26a>
  405e94:	f01e 0f01 	tst.w	lr, #1
  405e98:	f47f af4b 	bne.w	405d32 <_realloc_r+0x5a>
  405e9c:	f855 1c08 	ldr.w	r1, [r5, #-8]
  405ea0:	eba9 0a01 	sub.w	sl, r9, r1
  405ea4:	f8da 1004 	ldr.w	r1, [sl, #4]
  405ea8:	f021 0103 	bic.w	r1, r1, #3
  405eac:	448b      	add	fp, r1
  405eae:	4558      	cmp	r0, fp
  405eb0:	dce2      	bgt.n	405e78 <_realloc_r+0x1a0>
  405eb2:	4656      	mov	r6, sl
  405eb4:	f8da 100c 	ldr.w	r1, [sl, #12]
  405eb8:	f856 0f08 	ldr.w	r0, [r6, #8]!
  405ebc:	1f22      	subs	r2, r4, #4
  405ebe:	2a24      	cmp	r2, #36	; 0x24
  405ec0:	60c1      	str	r1, [r0, #12]
  405ec2:	6088      	str	r0, [r1, #8]
  405ec4:	f200 808f 	bhi.w	405fe6 <_realloc_r+0x30e>
  405ec8:	2a13      	cmp	r2, #19
  405eca:	f240 808a 	bls.w	405fe2 <_realloc_r+0x30a>
  405ece:	6829      	ldr	r1, [r5, #0]
  405ed0:	f8ca 1008 	str.w	r1, [sl, #8]
  405ed4:	6869      	ldr	r1, [r5, #4]
  405ed6:	f8ca 100c 	str.w	r1, [sl, #12]
  405eda:	2a1b      	cmp	r2, #27
  405edc:	f200 808a 	bhi.w	405ff4 <_realloc_r+0x31c>
  405ee0:	3508      	adds	r5, #8
  405ee2:	f10a 0210 	add.w	r2, sl, #16
  405ee6:	6829      	ldr	r1, [r5, #0]
  405ee8:	6011      	str	r1, [r2, #0]
  405eea:	6869      	ldr	r1, [r5, #4]
  405eec:	6051      	str	r1, [r2, #4]
  405eee:	68a9      	ldr	r1, [r5, #8]
  405ef0:	6091      	str	r1, [r2, #8]
  405ef2:	eb0a 0107 	add.w	r1, sl, r7
  405ef6:	ebab 0207 	sub.w	r2, fp, r7
  405efa:	f042 0201 	orr.w	r2, r2, #1
  405efe:	6099      	str	r1, [r3, #8]
  405f00:	604a      	str	r2, [r1, #4]
  405f02:	f8da 3004 	ldr.w	r3, [sl, #4]
  405f06:	f003 0301 	and.w	r3, r3, #1
  405f0a:	431f      	orrs	r7, r3
  405f0c:	4640      	mov	r0, r8
  405f0e:	f8ca 7004 	str.w	r7, [sl, #4]
  405f12:	f7fe f843 	bl	403f9c <__malloc_unlock>
  405f16:	e751      	b.n	405dbc <_realloc_r+0xe4>
  405f18:	682b      	ldr	r3, [r5, #0]
  405f1a:	6003      	str	r3, [r0, #0]
  405f1c:	686b      	ldr	r3, [r5, #4]
  405f1e:	6043      	str	r3, [r0, #4]
  405f20:	2a1b      	cmp	r2, #27
  405f22:	d82d      	bhi.n	405f80 <_realloc_r+0x2a8>
  405f24:	f100 0308 	add.w	r3, r0, #8
  405f28:	f105 0208 	add.w	r2, r5, #8
  405f2c:	e71b      	b.n	405d66 <_realloc_r+0x8e>
  405f2e:	4632      	mov	r2, r6
  405f30:	6829      	ldr	r1, [r5, #0]
  405f32:	6011      	str	r1, [r2, #0]
  405f34:	6869      	ldr	r1, [r5, #4]
  405f36:	6051      	str	r1, [r2, #4]
  405f38:	68a9      	ldr	r1, [r5, #8]
  405f3a:	6091      	str	r1, [r2, #8]
  405f3c:	461c      	mov	r4, r3
  405f3e:	46d1      	mov	r9, sl
  405f40:	e72a      	b.n	405d98 <_realloc_r+0xc0>
  405f42:	eb09 0107 	add.w	r1, r9, r7
  405f46:	ebab 0b07 	sub.w	fp, fp, r7
  405f4a:	f04b 0201 	orr.w	r2, fp, #1
  405f4e:	6099      	str	r1, [r3, #8]
  405f50:	604a      	str	r2, [r1, #4]
  405f52:	f855 3c04 	ldr.w	r3, [r5, #-4]
  405f56:	f003 0301 	and.w	r3, r3, #1
  405f5a:	431f      	orrs	r7, r3
  405f5c:	4640      	mov	r0, r8
  405f5e:	f845 7c04 	str.w	r7, [r5, #-4]
  405f62:	f7fe f81b 	bl	403f9c <__malloc_unlock>
  405f66:	462e      	mov	r6, r5
  405f68:	e728      	b.n	405dbc <_realloc_r+0xe4>
  405f6a:	4629      	mov	r1, r5
  405f6c:	f7ff fe50 	bl	405c10 <memmove>
  405f70:	e6ff      	b.n	405d72 <_realloc_r+0x9a>
  405f72:	4629      	mov	r1, r5
  405f74:	4630      	mov	r0, r6
  405f76:	461c      	mov	r4, r3
  405f78:	46d1      	mov	r9, sl
  405f7a:	f7ff fe49 	bl	405c10 <memmove>
  405f7e:	e70b      	b.n	405d98 <_realloc_r+0xc0>
  405f80:	68ab      	ldr	r3, [r5, #8]
  405f82:	6083      	str	r3, [r0, #8]
  405f84:	68eb      	ldr	r3, [r5, #12]
  405f86:	60c3      	str	r3, [r0, #12]
  405f88:	2a24      	cmp	r2, #36	; 0x24
  405f8a:	d017      	beq.n	405fbc <_realloc_r+0x2e4>
  405f8c:	f100 0310 	add.w	r3, r0, #16
  405f90:	f105 0210 	add.w	r2, r5, #16
  405f94:	e6e7      	b.n	405d66 <_realloc_r+0x8e>
  405f96:	f850 3c04 	ldr.w	r3, [r0, #-4]
  405f9a:	f023 0303 	bic.w	r3, r3, #3
  405f9e:	441c      	add	r4, r3
  405fa0:	462e      	mov	r6, r5
  405fa2:	e6f9      	b.n	405d98 <_realloc_r+0xc0>
  405fa4:	68a9      	ldr	r1, [r5, #8]
  405fa6:	f8ca 1010 	str.w	r1, [sl, #16]
  405faa:	68e9      	ldr	r1, [r5, #12]
  405fac:	f8ca 1014 	str.w	r1, [sl, #20]
  405fb0:	2a24      	cmp	r2, #36	; 0x24
  405fb2:	d00c      	beq.n	405fce <_realloc_r+0x2f6>
  405fb4:	3510      	adds	r5, #16
  405fb6:	f10a 0218 	add.w	r2, sl, #24
  405fba:	e7b9      	b.n	405f30 <_realloc_r+0x258>
  405fbc:	692b      	ldr	r3, [r5, #16]
  405fbe:	6103      	str	r3, [r0, #16]
  405fc0:	696b      	ldr	r3, [r5, #20]
  405fc2:	6143      	str	r3, [r0, #20]
  405fc4:	f105 0218 	add.w	r2, r5, #24
  405fc8:	f100 0318 	add.w	r3, r0, #24
  405fcc:	e6cb      	b.n	405d66 <_realloc_r+0x8e>
  405fce:	692a      	ldr	r2, [r5, #16]
  405fd0:	f8ca 2018 	str.w	r2, [sl, #24]
  405fd4:	696a      	ldr	r2, [r5, #20]
  405fd6:	f8ca 201c 	str.w	r2, [sl, #28]
  405fda:	3518      	adds	r5, #24
  405fdc:	f10a 0220 	add.w	r2, sl, #32
  405fe0:	e7a6      	b.n	405f30 <_realloc_r+0x258>
  405fe2:	4632      	mov	r2, r6
  405fe4:	e77f      	b.n	405ee6 <_realloc_r+0x20e>
  405fe6:	4629      	mov	r1, r5
  405fe8:	4630      	mov	r0, r6
  405fea:	9301      	str	r3, [sp, #4]
  405fec:	f7ff fe10 	bl	405c10 <memmove>
  405ff0:	9b01      	ldr	r3, [sp, #4]
  405ff2:	e77e      	b.n	405ef2 <_realloc_r+0x21a>
  405ff4:	68a9      	ldr	r1, [r5, #8]
  405ff6:	f8ca 1010 	str.w	r1, [sl, #16]
  405ffa:	68e9      	ldr	r1, [r5, #12]
  405ffc:	f8ca 1014 	str.w	r1, [sl, #20]
  406000:	2a24      	cmp	r2, #36	; 0x24
  406002:	d003      	beq.n	40600c <_realloc_r+0x334>
  406004:	3510      	adds	r5, #16
  406006:	f10a 0218 	add.w	r2, sl, #24
  40600a:	e76c      	b.n	405ee6 <_realloc_r+0x20e>
  40600c:	692a      	ldr	r2, [r5, #16]
  40600e:	f8ca 2018 	str.w	r2, [sl, #24]
  406012:	696a      	ldr	r2, [r5, #20]
  406014:	f8ca 201c 	str.w	r2, [sl, #28]
  406018:	3518      	adds	r5, #24
  40601a:	f10a 0220 	add.w	r2, sl, #32
  40601e:	e762      	b.n	405ee6 <_realloc_r+0x20e>
  406020:	20400440 	.word	0x20400440

00406024 <__sread>:
  406024:	b510      	push	{r4, lr}
  406026:	460c      	mov	r4, r1
  406028:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40602c:	f000 f9f6 	bl	40641c <_read_r>
  406030:	2800      	cmp	r0, #0
  406032:	db03      	blt.n	40603c <__sread+0x18>
  406034:	6d23      	ldr	r3, [r4, #80]	; 0x50
  406036:	4403      	add	r3, r0
  406038:	6523      	str	r3, [r4, #80]	; 0x50
  40603a:	bd10      	pop	{r4, pc}
  40603c:	89a3      	ldrh	r3, [r4, #12]
  40603e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  406042:	81a3      	strh	r3, [r4, #12]
  406044:	bd10      	pop	{r4, pc}
  406046:	bf00      	nop

00406048 <__swrite>:
  406048:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40604c:	4616      	mov	r6, r2
  40604e:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  406052:	461f      	mov	r7, r3
  406054:	05d3      	lsls	r3, r2, #23
  406056:	460c      	mov	r4, r1
  406058:	4605      	mov	r5, r0
  40605a:	d507      	bpl.n	40606c <__swrite+0x24>
  40605c:	2200      	movs	r2, #0
  40605e:	2302      	movs	r3, #2
  406060:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406064:	f000 f9c4 	bl	4063f0 <_lseek_r>
  406068:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40606c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  406070:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  406074:	81a2      	strh	r2, [r4, #12]
  406076:	463b      	mov	r3, r7
  406078:	4632      	mov	r2, r6
  40607a:	4628      	mov	r0, r5
  40607c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  406080:	f000 b8a4 	b.w	4061cc <_write_r>

00406084 <__sseek>:
  406084:	b510      	push	{r4, lr}
  406086:	460c      	mov	r4, r1
  406088:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40608c:	f000 f9b0 	bl	4063f0 <_lseek_r>
  406090:	89a3      	ldrh	r3, [r4, #12]
  406092:	1c42      	adds	r2, r0, #1
  406094:	bf0e      	itee	eq
  406096:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  40609a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  40609e:	6520      	strne	r0, [r4, #80]	; 0x50
  4060a0:	81a3      	strh	r3, [r4, #12]
  4060a2:	bd10      	pop	{r4, pc}

004060a4 <__sclose>:
  4060a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4060a8:	f000 b908 	b.w	4062bc <_close_r>

004060ac <__swbuf_r>:
  4060ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4060ae:	460d      	mov	r5, r1
  4060b0:	4614      	mov	r4, r2
  4060b2:	4606      	mov	r6, r0
  4060b4:	b110      	cbz	r0, 4060bc <__swbuf_r+0x10>
  4060b6:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4060b8:	2b00      	cmp	r3, #0
  4060ba:	d04b      	beq.n	406154 <__swbuf_r+0xa8>
  4060bc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4060c0:	69a3      	ldr	r3, [r4, #24]
  4060c2:	60a3      	str	r3, [r4, #8]
  4060c4:	b291      	uxth	r1, r2
  4060c6:	0708      	lsls	r0, r1, #28
  4060c8:	d539      	bpl.n	40613e <__swbuf_r+0x92>
  4060ca:	6923      	ldr	r3, [r4, #16]
  4060cc:	2b00      	cmp	r3, #0
  4060ce:	d036      	beq.n	40613e <__swbuf_r+0x92>
  4060d0:	b2ed      	uxtb	r5, r5
  4060d2:	0489      	lsls	r1, r1, #18
  4060d4:	462f      	mov	r7, r5
  4060d6:	d515      	bpl.n	406104 <__swbuf_r+0x58>
  4060d8:	6822      	ldr	r2, [r4, #0]
  4060da:	6961      	ldr	r1, [r4, #20]
  4060dc:	1ad3      	subs	r3, r2, r3
  4060de:	428b      	cmp	r3, r1
  4060e0:	da1c      	bge.n	40611c <__swbuf_r+0x70>
  4060e2:	3301      	adds	r3, #1
  4060e4:	68a1      	ldr	r1, [r4, #8]
  4060e6:	1c50      	adds	r0, r2, #1
  4060e8:	3901      	subs	r1, #1
  4060ea:	60a1      	str	r1, [r4, #8]
  4060ec:	6020      	str	r0, [r4, #0]
  4060ee:	7015      	strb	r5, [r2, #0]
  4060f0:	6962      	ldr	r2, [r4, #20]
  4060f2:	429a      	cmp	r2, r3
  4060f4:	d01a      	beq.n	40612c <__swbuf_r+0x80>
  4060f6:	89a3      	ldrh	r3, [r4, #12]
  4060f8:	07db      	lsls	r3, r3, #31
  4060fa:	d501      	bpl.n	406100 <__swbuf_r+0x54>
  4060fc:	2d0a      	cmp	r5, #10
  4060fe:	d015      	beq.n	40612c <__swbuf_r+0x80>
  406100:	4638      	mov	r0, r7
  406102:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406104:	6e61      	ldr	r1, [r4, #100]	; 0x64
  406106:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  40610a:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  40610e:	81a2      	strh	r2, [r4, #12]
  406110:	6822      	ldr	r2, [r4, #0]
  406112:	6661      	str	r1, [r4, #100]	; 0x64
  406114:	6961      	ldr	r1, [r4, #20]
  406116:	1ad3      	subs	r3, r2, r3
  406118:	428b      	cmp	r3, r1
  40611a:	dbe2      	blt.n	4060e2 <__swbuf_r+0x36>
  40611c:	4621      	mov	r1, r4
  40611e:	4630      	mov	r0, r6
  406120:	f7ff f87a 	bl	405218 <_fflush_r>
  406124:	b940      	cbnz	r0, 406138 <__swbuf_r+0x8c>
  406126:	6822      	ldr	r2, [r4, #0]
  406128:	2301      	movs	r3, #1
  40612a:	e7db      	b.n	4060e4 <__swbuf_r+0x38>
  40612c:	4621      	mov	r1, r4
  40612e:	4630      	mov	r0, r6
  406130:	f7ff f872 	bl	405218 <_fflush_r>
  406134:	2800      	cmp	r0, #0
  406136:	d0e3      	beq.n	406100 <__swbuf_r+0x54>
  406138:	f04f 37ff 	mov.w	r7, #4294967295
  40613c:	e7e0      	b.n	406100 <__swbuf_r+0x54>
  40613e:	4621      	mov	r1, r4
  406140:	4630      	mov	r0, r6
  406142:	f7fe ff55 	bl	404ff0 <__swsetup_r>
  406146:	2800      	cmp	r0, #0
  406148:	d1f6      	bne.n	406138 <__swbuf_r+0x8c>
  40614a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40614e:	6923      	ldr	r3, [r4, #16]
  406150:	b291      	uxth	r1, r2
  406152:	e7bd      	b.n	4060d0 <__swbuf_r+0x24>
  406154:	f7ff f8b8 	bl	4052c8 <__sinit>
  406158:	e7b0      	b.n	4060bc <__swbuf_r+0x10>
  40615a:	bf00      	nop

0040615c <_wcrtomb_r>:
  40615c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40615e:	4606      	mov	r6, r0
  406160:	b085      	sub	sp, #20
  406162:	461f      	mov	r7, r3
  406164:	b189      	cbz	r1, 40618a <_wcrtomb_r+0x2e>
  406166:	4c10      	ldr	r4, [pc, #64]	; (4061a8 <_wcrtomb_r+0x4c>)
  406168:	4d10      	ldr	r5, [pc, #64]	; (4061ac <_wcrtomb_r+0x50>)
  40616a:	6824      	ldr	r4, [r4, #0]
  40616c:	6b64      	ldr	r4, [r4, #52]	; 0x34
  40616e:	2c00      	cmp	r4, #0
  406170:	bf08      	it	eq
  406172:	462c      	moveq	r4, r5
  406174:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  406178:	47a0      	blx	r4
  40617a:	1c43      	adds	r3, r0, #1
  40617c:	d103      	bne.n	406186 <_wcrtomb_r+0x2a>
  40617e:	2200      	movs	r2, #0
  406180:	238a      	movs	r3, #138	; 0x8a
  406182:	603a      	str	r2, [r7, #0]
  406184:	6033      	str	r3, [r6, #0]
  406186:	b005      	add	sp, #20
  406188:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40618a:	460c      	mov	r4, r1
  40618c:	4906      	ldr	r1, [pc, #24]	; (4061a8 <_wcrtomb_r+0x4c>)
  40618e:	4a07      	ldr	r2, [pc, #28]	; (4061ac <_wcrtomb_r+0x50>)
  406190:	6809      	ldr	r1, [r1, #0]
  406192:	6b49      	ldr	r1, [r1, #52]	; 0x34
  406194:	2900      	cmp	r1, #0
  406196:	bf08      	it	eq
  406198:	4611      	moveq	r1, r2
  40619a:	4622      	mov	r2, r4
  40619c:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  4061a0:	a901      	add	r1, sp, #4
  4061a2:	47a0      	blx	r4
  4061a4:	e7e9      	b.n	40617a <_wcrtomb_r+0x1e>
  4061a6:	bf00      	nop
  4061a8:	20400010 	.word	0x20400010
  4061ac:	20400854 	.word	0x20400854

004061b0 <__ascii_wctomb>:
  4061b0:	b121      	cbz	r1, 4061bc <__ascii_wctomb+0xc>
  4061b2:	2aff      	cmp	r2, #255	; 0xff
  4061b4:	d804      	bhi.n	4061c0 <__ascii_wctomb+0x10>
  4061b6:	700a      	strb	r2, [r1, #0]
  4061b8:	2001      	movs	r0, #1
  4061ba:	4770      	bx	lr
  4061bc:	4608      	mov	r0, r1
  4061be:	4770      	bx	lr
  4061c0:	238a      	movs	r3, #138	; 0x8a
  4061c2:	6003      	str	r3, [r0, #0]
  4061c4:	f04f 30ff 	mov.w	r0, #4294967295
  4061c8:	4770      	bx	lr
  4061ca:	bf00      	nop

004061cc <_write_r>:
  4061cc:	b570      	push	{r4, r5, r6, lr}
  4061ce:	460d      	mov	r5, r1
  4061d0:	4c08      	ldr	r4, [pc, #32]	; (4061f4 <_write_r+0x28>)
  4061d2:	4611      	mov	r1, r2
  4061d4:	4606      	mov	r6, r0
  4061d6:	461a      	mov	r2, r3
  4061d8:	4628      	mov	r0, r5
  4061da:	2300      	movs	r3, #0
  4061dc:	6023      	str	r3, [r4, #0]
  4061de:	f7fa fadf 	bl	4007a0 <_write>
  4061e2:	1c43      	adds	r3, r0, #1
  4061e4:	d000      	beq.n	4061e8 <_write_r+0x1c>
  4061e6:	bd70      	pop	{r4, r5, r6, pc}
  4061e8:	6823      	ldr	r3, [r4, #0]
  4061ea:	2b00      	cmp	r3, #0
  4061ec:	d0fb      	beq.n	4061e6 <_write_r+0x1a>
  4061ee:	6033      	str	r3, [r6, #0]
  4061f0:	bd70      	pop	{r4, r5, r6, pc}
  4061f2:	bf00      	nop
  4061f4:	20400cd0 	.word	0x20400cd0

004061f8 <__register_exitproc>:
  4061f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4061fc:	4d2c      	ldr	r5, [pc, #176]	; (4062b0 <__register_exitproc+0xb8>)
  4061fe:	4606      	mov	r6, r0
  406200:	6828      	ldr	r0, [r5, #0]
  406202:	4698      	mov	r8, r3
  406204:	460f      	mov	r7, r1
  406206:	4691      	mov	r9, r2
  406208:	f7ff fc1e 	bl	405a48 <__retarget_lock_acquire_recursive>
  40620c:	4b29      	ldr	r3, [pc, #164]	; (4062b4 <__register_exitproc+0xbc>)
  40620e:	681c      	ldr	r4, [r3, #0]
  406210:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  406214:	2b00      	cmp	r3, #0
  406216:	d03e      	beq.n	406296 <__register_exitproc+0x9e>
  406218:	685a      	ldr	r2, [r3, #4]
  40621a:	2a1f      	cmp	r2, #31
  40621c:	dc1c      	bgt.n	406258 <__register_exitproc+0x60>
  40621e:	f102 0e01 	add.w	lr, r2, #1
  406222:	b176      	cbz	r6, 406242 <__register_exitproc+0x4a>
  406224:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  406228:	2401      	movs	r4, #1
  40622a:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  40622e:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  406232:	4094      	lsls	r4, r2
  406234:	4320      	orrs	r0, r4
  406236:	2e02      	cmp	r6, #2
  406238:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  40623c:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  406240:	d023      	beq.n	40628a <__register_exitproc+0x92>
  406242:	3202      	adds	r2, #2
  406244:	f8c3 e004 	str.w	lr, [r3, #4]
  406248:	6828      	ldr	r0, [r5, #0]
  40624a:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  40624e:	f7ff fbfd 	bl	405a4c <__retarget_lock_release_recursive>
  406252:	2000      	movs	r0, #0
  406254:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  406258:	4b17      	ldr	r3, [pc, #92]	; (4062b8 <__register_exitproc+0xc0>)
  40625a:	b30b      	cbz	r3, 4062a0 <__register_exitproc+0xa8>
  40625c:	f44f 70c8 	mov.w	r0, #400	; 0x190
  406260:	f7fd faee 	bl	403840 <malloc>
  406264:	4603      	mov	r3, r0
  406266:	b1d8      	cbz	r0, 4062a0 <__register_exitproc+0xa8>
  406268:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  40626c:	6002      	str	r2, [r0, #0]
  40626e:	2100      	movs	r1, #0
  406270:	6041      	str	r1, [r0, #4]
  406272:	460a      	mov	r2, r1
  406274:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  406278:	f04f 0e01 	mov.w	lr, #1
  40627c:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  406280:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  406284:	2e00      	cmp	r6, #0
  406286:	d0dc      	beq.n	406242 <__register_exitproc+0x4a>
  406288:	e7cc      	b.n	406224 <__register_exitproc+0x2c>
  40628a:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  40628e:	430c      	orrs	r4, r1
  406290:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  406294:	e7d5      	b.n	406242 <__register_exitproc+0x4a>
  406296:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  40629a:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  40629e:	e7bb      	b.n	406218 <__register_exitproc+0x20>
  4062a0:	6828      	ldr	r0, [r5, #0]
  4062a2:	f7ff fbd3 	bl	405a4c <__retarget_lock_release_recursive>
  4062a6:	f04f 30ff 	mov.w	r0, #4294967295
  4062aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4062ae:	bf00      	nop
  4062b0:	20400850 	.word	0x20400850
  4062b4:	004067f4 	.word	0x004067f4
  4062b8:	00403841 	.word	0x00403841

004062bc <_close_r>:
  4062bc:	b538      	push	{r3, r4, r5, lr}
  4062be:	4c07      	ldr	r4, [pc, #28]	; (4062dc <_close_r+0x20>)
  4062c0:	2300      	movs	r3, #0
  4062c2:	4605      	mov	r5, r0
  4062c4:	4608      	mov	r0, r1
  4062c6:	6023      	str	r3, [r4, #0]
  4062c8:	f7fb f8ae 	bl	401428 <_close>
  4062cc:	1c43      	adds	r3, r0, #1
  4062ce:	d000      	beq.n	4062d2 <_close_r+0x16>
  4062d0:	bd38      	pop	{r3, r4, r5, pc}
  4062d2:	6823      	ldr	r3, [r4, #0]
  4062d4:	2b00      	cmp	r3, #0
  4062d6:	d0fb      	beq.n	4062d0 <_close_r+0x14>
  4062d8:	602b      	str	r3, [r5, #0]
  4062da:	bd38      	pop	{r3, r4, r5, pc}
  4062dc:	20400cd0 	.word	0x20400cd0

004062e0 <_fclose_r>:
  4062e0:	b570      	push	{r4, r5, r6, lr}
  4062e2:	b159      	cbz	r1, 4062fc <_fclose_r+0x1c>
  4062e4:	4605      	mov	r5, r0
  4062e6:	460c      	mov	r4, r1
  4062e8:	b110      	cbz	r0, 4062f0 <_fclose_r+0x10>
  4062ea:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4062ec:	2b00      	cmp	r3, #0
  4062ee:	d03c      	beq.n	40636a <_fclose_r+0x8a>
  4062f0:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4062f2:	07d8      	lsls	r0, r3, #31
  4062f4:	d505      	bpl.n	406302 <_fclose_r+0x22>
  4062f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4062fa:	b92b      	cbnz	r3, 406308 <_fclose_r+0x28>
  4062fc:	2600      	movs	r6, #0
  4062fe:	4630      	mov	r0, r6
  406300:	bd70      	pop	{r4, r5, r6, pc}
  406302:	89a3      	ldrh	r3, [r4, #12]
  406304:	0599      	lsls	r1, r3, #22
  406306:	d53c      	bpl.n	406382 <_fclose_r+0xa2>
  406308:	4621      	mov	r1, r4
  40630a:	4628      	mov	r0, r5
  40630c:	f7fe fee4 	bl	4050d8 <__sflush_r>
  406310:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  406312:	4606      	mov	r6, r0
  406314:	b133      	cbz	r3, 406324 <_fclose_r+0x44>
  406316:	69e1      	ldr	r1, [r4, #28]
  406318:	4628      	mov	r0, r5
  40631a:	4798      	blx	r3
  40631c:	2800      	cmp	r0, #0
  40631e:	bfb8      	it	lt
  406320:	f04f 36ff 	movlt.w	r6, #4294967295
  406324:	89a3      	ldrh	r3, [r4, #12]
  406326:	061a      	lsls	r2, r3, #24
  406328:	d422      	bmi.n	406370 <_fclose_r+0x90>
  40632a:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40632c:	b141      	cbz	r1, 406340 <_fclose_r+0x60>
  40632e:	f104 0340 	add.w	r3, r4, #64	; 0x40
  406332:	4299      	cmp	r1, r3
  406334:	d002      	beq.n	40633c <_fclose_r+0x5c>
  406336:	4628      	mov	r0, r5
  406338:	f7ff f8ec 	bl	405514 <_free_r>
  40633c:	2300      	movs	r3, #0
  40633e:	6323      	str	r3, [r4, #48]	; 0x30
  406340:	6c61      	ldr	r1, [r4, #68]	; 0x44
  406342:	b121      	cbz	r1, 40634e <_fclose_r+0x6e>
  406344:	4628      	mov	r0, r5
  406346:	f7ff f8e5 	bl	405514 <_free_r>
  40634a:	2300      	movs	r3, #0
  40634c:	6463      	str	r3, [r4, #68]	; 0x44
  40634e:	f7fe ffe7 	bl	405320 <__sfp_lock_acquire>
  406352:	6e63      	ldr	r3, [r4, #100]	; 0x64
  406354:	2200      	movs	r2, #0
  406356:	07db      	lsls	r3, r3, #31
  406358:	81a2      	strh	r2, [r4, #12]
  40635a:	d50e      	bpl.n	40637a <_fclose_r+0x9a>
  40635c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40635e:	f7ff fb71 	bl	405a44 <__retarget_lock_close_recursive>
  406362:	f7fe ffe3 	bl	40532c <__sfp_lock_release>
  406366:	4630      	mov	r0, r6
  406368:	bd70      	pop	{r4, r5, r6, pc}
  40636a:	f7fe ffad 	bl	4052c8 <__sinit>
  40636e:	e7bf      	b.n	4062f0 <_fclose_r+0x10>
  406370:	6921      	ldr	r1, [r4, #16]
  406372:	4628      	mov	r0, r5
  406374:	f7ff f8ce 	bl	405514 <_free_r>
  406378:	e7d7      	b.n	40632a <_fclose_r+0x4a>
  40637a:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40637c:	f7ff fb66 	bl	405a4c <__retarget_lock_release_recursive>
  406380:	e7ec      	b.n	40635c <_fclose_r+0x7c>
  406382:	6da0      	ldr	r0, [r4, #88]	; 0x58
  406384:	f7ff fb60 	bl	405a48 <__retarget_lock_acquire_recursive>
  406388:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40638c:	2b00      	cmp	r3, #0
  40638e:	d1bb      	bne.n	406308 <_fclose_r+0x28>
  406390:	6e66      	ldr	r6, [r4, #100]	; 0x64
  406392:	f016 0601 	ands.w	r6, r6, #1
  406396:	d1b1      	bne.n	4062fc <_fclose_r+0x1c>
  406398:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40639a:	f7ff fb57 	bl	405a4c <__retarget_lock_release_recursive>
  40639e:	4630      	mov	r0, r6
  4063a0:	bd70      	pop	{r4, r5, r6, pc}
  4063a2:	bf00      	nop

004063a4 <_fstat_r>:
  4063a4:	b538      	push	{r3, r4, r5, lr}
  4063a6:	460b      	mov	r3, r1
  4063a8:	4c07      	ldr	r4, [pc, #28]	; (4063c8 <_fstat_r+0x24>)
  4063aa:	4605      	mov	r5, r0
  4063ac:	4611      	mov	r1, r2
  4063ae:	4618      	mov	r0, r3
  4063b0:	2300      	movs	r3, #0
  4063b2:	6023      	str	r3, [r4, #0]
  4063b4:	f7fb f83b 	bl	40142e <_fstat>
  4063b8:	1c43      	adds	r3, r0, #1
  4063ba:	d000      	beq.n	4063be <_fstat_r+0x1a>
  4063bc:	bd38      	pop	{r3, r4, r5, pc}
  4063be:	6823      	ldr	r3, [r4, #0]
  4063c0:	2b00      	cmp	r3, #0
  4063c2:	d0fb      	beq.n	4063bc <_fstat_r+0x18>
  4063c4:	602b      	str	r3, [r5, #0]
  4063c6:	bd38      	pop	{r3, r4, r5, pc}
  4063c8:	20400cd0 	.word	0x20400cd0

004063cc <_isatty_r>:
  4063cc:	b538      	push	{r3, r4, r5, lr}
  4063ce:	4c07      	ldr	r4, [pc, #28]	; (4063ec <_isatty_r+0x20>)
  4063d0:	2300      	movs	r3, #0
  4063d2:	4605      	mov	r5, r0
  4063d4:	4608      	mov	r0, r1
  4063d6:	6023      	str	r3, [r4, #0]
  4063d8:	f7fb f82e 	bl	401438 <_isatty>
  4063dc:	1c43      	adds	r3, r0, #1
  4063de:	d000      	beq.n	4063e2 <_isatty_r+0x16>
  4063e0:	bd38      	pop	{r3, r4, r5, pc}
  4063e2:	6823      	ldr	r3, [r4, #0]
  4063e4:	2b00      	cmp	r3, #0
  4063e6:	d0fb      	beq.n	4063e0 <_isatty_r+0x14>
  4063e8:	602b      	str	r3, [r5, #0]
  4063ea:	bd38      	pop	{r3, r4, r5, pc}
  4063ec:	20400cd0 	.word	0x20400cd0

004063f0 <_lseek_r>:
  4063f0:	b570      	push	{r4, r5, r6, lr}
  4063f2:	460d      	mov	r5, r1
  4063f4:	4c08      	ldr	r4, [pc, #32]	; (406418 <_lseek_r+0x28>)
  4063f6:	4611      	mov	r1, r2
  4063f8:	4606      	mov	r6, r0
  4063fa:	461a      	mov	r2, r3
  4063fc:	4628      	mov	r0, r5
  4063fe:	2300      	movs	r3, #0
  406400:	6023      	str	r3, [r4, #0]
  406402:	f7fb f81b 	bl	40143c <_lseek>
  406406:	1c43      	adds	r3, r0, #1
  406408:	d000      	beq.n	40640c <_lseek_r+0x1c>
  40640a:	bd70      	pop	{r4, r5, r6, pc}
  40640c:	6823      	ldr	r3, [r4, #0]
  40640e:	2b00      	cmp	r3, #0
  406410:	d0fb      	beq.n	40640a <_lseek_r+0x1a>
  406412:	6033      	str	r3, [r6, #0]
  406414:	bd70      	pop	{r4, r5, r6, pc}
  406416:	bf00      	nop
  406418:	20400cd0 	.word	0x20400cd0

0040641c <_read_r>:
  40641c:	b570      	push	{r4, r5, r6, lr}
  40641e:	460d      	mov	r5, r1
  406420:	4c08      	ldr	r4, [pc, #32]	; (406444 <_read_r+0x28>)
  406422:	4611      	mov	r1, r2
  406424:	4606      	mov	r6, r0
  406426:	461a      	mov	r2, r3
  406428:	4628      	mov	r0, r5
  40642a:	2300      	movs	r3, #0
  40642c:	6023      	str	r3, [r4, #0]
  40642e:	f7fa f999 	bl	400764 <_read>
  406432:	1c43      	adds	r3, r0, #1
  406434:	d000      	beq.n	406438 <_read_r+0x1c>
  406436:	bd70      	pop	{r4, r5, r6, pc}
  406438:	6823      	ldr	r3, [r4, #0]
  40643a:	2b00      	cmp	r3, #0
  40643c:	d0fb      	beq.n	406436 <_read_r+0x1a>
  40643e:	6033      	str	r3, [r6, #0]
  406440:	bd70      	pop	{r4, r5, r6, pc}
  406442:	bf00      	nop
  406444:	20400cd0 	.word	0x20400cd0

00406448 <__aeabi_uldivmod>:
  406448:	b953      	cbnz	r3, 406460 <__aeabi_uldivmod+0x18>
  40644a:	b94a      	cbnz	r2, 406460 <__aeabi_uldivmod+0x18>
  40644c:	2900      	cmp	r1, #0
  40644e:	bf08      	it	eq
  406450:	2800      	cmpeq	r0, #0
  406452:	bf1c      	itt	ne
  406454:	f04f 31ff 	movne.w	r1, #4294967295
  406458:	f04f 30ff 	movne.w	r0, #4294967295
  40645c:	f000 b97a 	b.w	406754 <__aeabi_idiv0>
  406460:	f1ad 0c08 	sub.w	ip, sp, #8
  406464:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  406468:	f000 f806 	bl	406478 <__udivmoddi4>
  40646c:	f8dd e004 	ldr.w	lr, [sp, #4]
  406470:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  406474:	b004      	add	sp, #16
  406476:	4770      	bx	lr

00406478 <__udivmoddi4>:
  406478:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40647c:	468c      	mov	ip, r1
  40647e:	460d      	mov	r5, r1
  406480:	4604      	mov	r4, r0
  406482:	9e08      	ldr	r6, [sp, #32]
  406484:	2b00      	cmp	r3, #0
  406486:	d151      	bne.n	40652c <__udivmoddi4+0xb4>
  406488:	428a      	cmp	r2, r1
  40648a:	4617      	mov	r7, r2
  40648c:	d96d      	bls.n	40656a <__udivmoddi4+0xf2>
  40648e:	fab2 fe82 	clz	lr, r2
  406492:	f1be 0f00 	cmp.w	lr, #0
  406496:	d00b      	beq.n	4064b0 <__udivmoddi4+0x38>
  406498:	f1ce 0c20 	rsb	ip, lr, #32
  40649c:	fa01 f50e 	lsl.w	r5, r1, lr
  4064a0:	fa20 fc0c 	lsr.w	ip, r0, ip
  4064a4:	fa02 f70e 	lsl.w	r7, r2, lr
  4064a8:	ea4c 0c05 	orr.w	ip, ip, r5
  4064ac:	fa00 f40e 	lsl.w	r4, r0, lr
  4064b0:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  4064b4:	0c25      	lsrs	r5, r4, #16
  4064b6:	fbbc f8fa 	udiv	r8, ip, sl
  4064ba:	fa1f f987 	uxth.w	r9, r7
  4064be:	fb0a cc18 	mls	ip, sl, r8, ip
  4064c2:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  4064c6:	fb08 f309 	mul.w	r3, r8, r9
  4064ca:	42ab      	cmp	r3, r5
  4064cc:	d90a      	bls.n	4064e4 <__udivmoddi4+0x6c>
  4064ce:	19ed      	adds	r5, r5, r7
  4064d0:	f108 32ff 	add.w	r2, r8, #4294967295
  4064d4:	f080 8123 	bcs.w	40671e <__udivmoddi4+0x2a6>
  4064d8:	42ab      	cmp	r3, r5
  4064da:	f240 8120 	bls.w	40671e <__udivmoddi4+0x2a6>
  4064de:	f1a8 0802 	sub.w	r8, r8, #2
  4064e2:	443d      	add	r5, r7
  4064e4:	1aed      	subs	r5, r5, r3
  4064e6:	b2a4      	uxth	r4, r4
  4064e8:	fbb5 f0fa 	udiv	r0, r5, sl
  4064ec:	fb0a 5510 	mls	r5, sl, r0, r5
  4064f0:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  4064f4:	fb00 f909 	mul.w	r9, r0, r9
  4064f8:	45a1      	cmp	r9, r4
  4064fa:	d909      	bls.n	406510 <__udivmoddi4+0x98>
  4064fc:	19e4      	adds	r4, r4, r7
  4064fe:	f100 33ff 	add.w	r3, r0, #4294967295
  406502:	f080 810a 	bcs.w	40671a <__udivmoddi4+0x2a2>
  406506:	45a1      	cmp	r9, r4
  406508:	f240 8107 	bls.w	40671a <__udivmoddi4+0x2a2>
  40650c:	3802      	subs	r0, #2
  40650e:	443c      	add	r4, r7
  406510:	eba4 0409 	sub.w	r4, r4, r9
  406514:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  406518:	2100      	movs	r1, #0
  40651a:	2e00      	cmp	r6, #0
  40651c:	d061      	beq.n	4065e2 <__udivmoddi4+0x16a>
  40651e:	fa24 f40e 	lsr.w	r4, r4, lr
  406522:	2300      	movs	r3, #0
  406524:	6034      	str	r4, [r6, #0]
  406526:	6073      	str	r3, [r6, #4]
  406528:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40652c:	428b      	cmp	r3, r1
  40652e:	d907      	bls.n	406540 <__udivmoddi4+0xc8>
  406530:	2e00      	cmp	r6, #0
  406532:	d054      	beq.n	4065de <__udivmoddi4+0x166>
  406534:	2100      	movs	r1, #0
  406536:	e886 0021 	stmia.w	r6, {r0, r5}
  40653a:	4608      	mov	r0, r1
  40653c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406540:	fab3 f183 	clz	r1, r3
  406544:	2900      	cmp	r1, #0
  406546:	f040 808e 	bne.w	406666 <__udivmoddi4+0x1ee>
  40654a:	42ab      	cmp	r3, r5
  40654c:	d302      	bcc.n	406554 <__udivmoddi4+0xdc>
  40654e:	4282      	cmp	r2, r0
  406550:	f200 80fa 	bhi.w	406748 <__udivmoddi4+0x2d0>
  406554:	1a84      	subs	r4, r0, r2
  406556:	eb65 0503 	sbc.w	r5, r5, r3
  40655a:	2001      	movs	r0, #1
  40655c:	46ac      	mov	ip, r5
  40655e:	2e00      	cmp	r6, #0
  406560:	d03f      	beq.n	4065e2 <__udivmoddi4+0x16a>
  406562:	e886 1010 	stmia.w	r6, {r4, ip}
  406566:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40656a:	b912      	cbnz	r2, 406572 <__udivmoddi4+0xfa>
  40656c:	2701      	movs	r7, #1
  40656e:	fbb7 f7f2 	udiv	r7, r7, r2
  406572:	fab7 fe87 	clz	lr, r7
  406576:	f1be 0f00 	cmp.w	lr, #0
  40657a:	d134      	bne.n	4065e6 <__udivmoddi4+0x16e>
  40657c:	1beb      	subs	r3, r5, r7
  40657e:	0c3a      	lsrs	r2, r7, #16
  406580:	fa1f fc87 	uxth.w	ip, r7
  406584:	2101      	movs	r1, #1
  406586:	fbb3 f8f2 	udiv	r8, r3, r2
  40658a:	0c25      	lsrs	r5, r4, #16
  40658c:	fb02 3318 	mls	r3, r2, r8, r3
  406590:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  406594:	fb0c f308 	mul.w	r3, ip, r8
  406598:	42ab      	cmp	r3, r5
  40659a:	d907      	bls.n	4065ac <__udivmoddi4+0x134>
  40659c:	19ed      	adds	r5, r5, r7
  40659e:	f108 30ff 	add.w	r0, r8, #4294967295
  4065a2:	d202      	bcs.n	4065aa <__udivmoddi4+0x132>
  4065a4:	42ab      	cmp	r3, r5
  4065a6:	f200 80d1 	bhi.w	40674c <__udivmoddi4+0x2d4>
  4065aa:	4680      	mov	r8, r0
  4065ac:	1aed      	subs	r5, r5, r3
  4065ae:	b2a3      	uxth	r3, r4
  4065b0:	fbb5 f0f2 	udiv	r0, r5, r2
  4065b4:	fb02 5510 	mls	r5, r2, r0, r5
  4065b8:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  4065bc:	fb0c fc00 	mul.w	ip, ip, r0
  4065c0:	45a4      	cmp	ip, r4
  4065c2:	d907      	bls.n	4065d4 <__udivmoddi4+0x15c>
  4065c4:	19e4      	adds	r4, r4, r7
  4065c6:	f100 33ff 	add.w	r3, r0, #4294967295
  4065ca:	d202      	bcs.n	4065d2 <__udivmoddi4+0x15a>
  4065cc:	45a4      	cmp	ip, r4
  4065ce:	f200 80b8 	bhi.w	406742 <__udivmoddi4+0x2ca>
  4065d2:	4618      	mov	r0, r3
  4065d4:	eba4 040c 	sub.w	r4, r4, ip
  4065d8:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  4065dc:	e79d      	b.n	40651a <__udivmoddi4+0xa2>
  4065de:	4631      	mov	r1, r6
  4065e0:	4630      	mov	r0, r6
  4065e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4065e6:	f1ce 0420 	rsb	r4, lr, #32
  4065ea:	fa05 f30e 	lsl.w	r3, r5, lr
  4065ee:	fa07 f70e 	lsl.w	r7, r7, lr
  4065f2:	fa20 f804 	lsr.w	r8, r0, r4
  4065f6:	0c3a      	lsrs	r2, r7, #16
  4065f8:	fa25 f404 	lsr.w	r4, r5, r4
  4065fc:	ea48 0803 	orr.w	r8, r8, r3
  406600:	fbb4 f1f2 	udiv	r1, r4, r2
  406604:	ea4f 4518 	mov.w	r5, r8, lsr #16
  406608:	fb02 4411 	mls	r4, r2, r1, r4
  40660c:	fa1f fc87 	uxth.w	ip, r7
  406610:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  406614:	fb01 f30c 	mul.w	r3, r1, ip
  406618:	42ab      	cmp	r3, r5
  40661a:	fa00 f40e 	lsl.w	r4, r0, lr
  40661e:	d909      	bls.n	406634 <__udivmoddi4+0x1bc>
  406620:	19ed      	adds	r5, r5, r7
  406622:	f101 30ff 	add.w	r0, r1, #4294967295
  406626:	f080 808a 	bcs.w	40673e <__udivmoddi4+0x2c6>
  40662a:	42ab      	cmp	r3, r5
  40662c:	f240 8087 	bls.w	40673e <__udivmoddi4+0x2c6>
  406630:	3902      	subs	r1, #2
  406632:	443d      	add	r5, r7
  406634:	1aeb      	subs	r3, r5, r3
  406636:	fa1f f588 	uxth.w	r5, r8
  40663a:	fbb3 f0f2 	udiv	r0, r3, r2
  40663e:	fb02 3310 	mls	r3, r2, r0, r3
  406642:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  406646:	fb00 f30c 	mul.w	r3, r0, ip
  40664a:	42ab      	cmp	r3, r5
  40664c:	d907      	bls.n	40665e <__udivmoddi4+0x1e6>
  40664e:	19ed      	adds	r5, r5, r7
  406650:	f100 38ff 	add.w	r8, r0, #4294967295
  406654:	d26f      	bcs.n	406736 <__udivmoddi4+0x2be>
  406656:	42ab      	cmp	r3, r5
  406658:	d96d      	bls.n	406736 <__udivmoddi4+0x2be>
  40665a:	3802      	subs	r0, #2
  40665c:	443d      	add	r5, r7
  40665e:	1aeb      	subs	r3, r5, r3
  406660:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  406664:	e78f      	b.n	406586 <__udivmoddi4+0x10e>
  406666:	f1c1 0720 	rsb	r7, r1, #32
  40666a:	fa22 f807 	lsr.w	r8, r2, r7
  40666e:	408b      	lsls	r3, r1
  406670:	fa05 f401 	lsl.w	r4, r5, r1
  406674:	ea48 0303 	orr.w	r3, r8, r3
  406678:	fa20 fe07 	lsr.w	lr, r0, r7
  40667c:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  406680:	40fd      	lsrs	r5, r7
  406682:	ea4e 0e04 	orr.w	lr, lr, r4
  406686:	fbb5 f9fc 	udiv	r9, r5, ip
  40668a:	ea4f 441e 	mov.w	r4, lr, lsr #16
  40668e:	fb0c 5519 	mls	r5, ip, r9, r5
  406692:	fa1f f883 	uxth.w	r8, r3
  406696:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  40669a:	fb09 f408 	mul.w	r4, r9, r8
  40669e:	42ac      	cmp	r4, r5
  4066a0:	fa02 f201 	lsl.w	r2, r2, r1
  4066a4:	fa00 fa01 	lsl.w	sl, r0, r1
  4066a8:	d908      	bls.n	4066bc <__udivmoddi4+0x244>
  4066aa:	18ed      	adds	r5, r5, r3
  4066ac:	f109 30ff 	add.w	r0, r9, #4294967295
  4066b0:	d243      	bcs.n	40673a <__udivmoddi4+0x2c2>
  4066b2:	42ac      	cmp	r4, r5
  4066b4:	d941      	bls.n	40673a <__udivmoddi4+0x2c2>
  4066b6:	f1a9 0902 	sub.w	r9, r9, #2
  4066ba:	441d      	add	r5, r3
  4066bc:	1b2d      	subs	r5, r5, r4
  4066be:	fa1f fe8e 	uxth.w	lr, lr
  4066c2:	fbb5 f0fc 	udiv	r0, r5, ip
  4066c6:	fb0c 5510 	mls	r5, ip, r0, r5
  4066ca:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  4066ce:	fb00 f808 	mul.w	r8, r0, r8
  4066d2:	45a0      	cmp	r8, r4
  4066d4:	d907      	bls.n	4066e6 <__udivmoddi4+0x26e>
  4066d6:	18e4      	adds	r4, r4, r3
  4066d8:	f100 35ff 	add.w	r5, r0, #4294967295
  4066dc:	d229      	bcs.n	406732 <__udivmoddi4+0x2ba>
  4066de:	45a0      	cmp	r8, r4
  4066e0:	d927      	bls.n	406732 <__udivmoddi4+0x2ba>
  4066e2:	3802      	subs	r0, #2
  4066e4:	441c      	add	r4, r3
  4066e6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  4066ea:	eba4 0408 	sub.w	r4, r4, r8
  4066ee:	fba0 8902 	umull	r8, r9, r0, r2
  4066f2:	454c      	cmp	r4, r9
  4066f4:	46c6      	mov	lr, r8
  4066f6:	464d      	mov	r5, r9
  4066f8:	d315      	bcc.n	406726 <__udivmoddi4+0x2ae>
  4066fa:	d012      	beq.n	406722 <__udivmoddi4+0x2aa>
  4066fc:	b156      	cbz	r6, 406714 <__udivmoddi4+0x29c>
  4066fe:	ebba 030e 	subs.w	r3, sl, lr
  406702:	eb64 0405 	sbc.w	r4, r4, r5
  406706:	fa04 f707 	lsl.w	r7, r4, r7
  40670a:	40cb      	lsrs	r3, r1
  40670c:	431f      	orrs	r7, r3
  40670e:	40cc      	lsrs	r4, r1
  406710:	6037      	str	r7, [r6, #0]
  406712:	6074      	str	r4, [r6, #4]
  406714:	2100      	movs	r1, #0
  406716:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40671a:	4618      	mov	r0, r3
  40671c:	e6f8      	b.n	406510 <__udivmoddi4+0x98>
  40671e:	4690      	mov	r8, r2
  406720:	e6e0      	b.n	4064e4 <__udivmoddi4+0x6c>
  406722:	45c2      	cmp	sl, r8
  406724:	d2ea      	bcs.n	4066fc <__udivmoddi4+0x284>
  406726:	ebb8 0e02 	subs.w	lr, r8, r2
  40672a:	eb69 0503 	sbc.w	r5, r9, r3
  40672e:	3801      	subs	r0, #1
  406730:	e7e4      	b.n	4066fc <__udivmoddi4+0x284>
  406732:	4628      	mov	r0, r5
  406734:	e7d7      	b.n	4066e6 <__udivmoddi4+0x26e>
  406736:	4640      	mov	r0, r8
  406738:	e791      	b.n	40665e <__udivmoddi4+0x1e6>
  40673a:	4681      	mov	r9, r0
  40673c:	e7be      	b.n	4066bc <__udivmoddi4+0x244>
  40673e:	4601      	mov	r1, r0
  406740:	e778      	b.n	406634 <__udivmoddi4+0x1bc>
  406742:	3802      	subs	r0, #2
  406744:	443c      	add	r4, r7
  406746:	e745      	b.n	4065d4 <__udivmoddi4+0x15c>
  406748:	4608      	mov	r0, r1
  40674a:	e708      	b.n	40655e <__udivmoddi4+0xe6>
  40674c:	f1a8 0802 	sub.w	r8, r8, #2
  406750:	443d      	add	r5, r7
  406752:	e72b      	b.n	4065ac <__udivmoddi4+0x134>

00406754 <__aeabi_idiv0>:
  406754:	4770      	bx	lr
  406756:	bf00      	nop
  406758:	454c4449 	.word	0x454c4449
  40675c:	00000000 	.word	0x00000000
  406760:	51726d54 	.word	0x51726d54
  406764:	00000000 	.word	0x00000000
  406768:	20726d54 	.word	0x20726d54
  40676c:	00637653 	.word	0x00637653

00406770 <SDRAM_ISSI_IS42S16100E>:
  406770:	00000016 00000030 f955d5e0 6265445b     ....0.....U.[Deb
  406780:	205d6775 20304354 20515249 0000000a     ug] TC0 IRQ ....
  406790:	00636461 6c696146 74206465 7263206f     adc.Failed to cr
  4067a0:	65746165 73657420 64612074 61742063     eate test adc ta
  4067b0:	0a0d6b73 00000000 74696e69 0000000a     sk......init....
  4067c0:	000a6425 3d2d3d2d 3d2d3d2d 3d2d3d2d     %d..-=-=-=-=-=-=
  4067d0:	3d2d3d2d 3d2d3d2d 00000a2d 63617473     -=-=-=-=-...stac
  4067e0:	766f206b 6c667265 2520776f 73252078     k overflow %x %s
  4067f0:	00000a0d                                ....

004067f4 <_global_impure_ptr>:
  4067f4:	20400018 33323130 37363534 42413938     ..@ 0123456789AB
  406804:	46454443 00000000 33323130 37363534     CDEF....01234567
  406814:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
  406824:	0000296c                                l)..

00406828 <blanks.7217>:
  406828:	20202020 20202020 20202020 20202020                     

00406838 <zeroes.7218>:
  406838:	30303030 30303030 30303030 30303030     0000000000000000
  406848:	00000043 49534f50 00000058 0000002e     C...POSIX.......

00406858 <_ctype_>:
  406858:	20202000 20202020 28282020 20282828     .         ((((( 
  406868:	20202020 20202020 20202020 20202020                     
  406878:	10108820 10101010 10101010 10101010      ...............
  406888:	04040410 04040404 10040404 10101010     ................
  406898:	41411010 41414141 01010101 01010101     ..AAAAAA........
  4068a8:	01010101 01010101 01010101 10101010     ................
  4068b8:	42421010 42424242 02020202 02020202     ..BBBBBB........
  4068c8:	02020202 02020202 02020202 10101010     ................
  4068d8:	00000020 00000000 00000000 00000000      ...............
	...

0040695c <_init>:
  40695c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40695e:	bf00      	nop
  406960:	bcf8      	pop	{r3, r4, r5, r6, r7}
  406962:	bc08      	pop	{r3}
  406964:	469e      	mov	lr, r3
  406966:	4770      	bx	lr

00406968 <__init_array_start>:
  406968:	004050b9 	.word	0x004050b9

0040696c <__frame_dummy_init_array_entry>:
  40696c:	00400165                                e.@.

00406970 <_fini>:
  406970:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406972:	bf00      	nop
  406974:	bcf8      	pop	{r3, r4, r5, r6, r7}
  406976:	bc08      	pop	{r3}
  406978:	469e      	mov	lr, r3
  40697a:	4770      	bx	lr

0040697c <__fini_array_start>:
  40697c:	00400141 	.word	0x00400141
