INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/WorkingClock/WorkingClock.srcs/sources_1/new/timezoneset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timezoneset
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/WorkingClock/WorkingClock.srcs/sim_1/new/timezoneset_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timezoneset_tb
INFO: [VRFC 10-2458] undeclared symbol currentState, assumed default net type wire [C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/WorkingClock/WorkingClock.srcs/sim_1/new/timezoneset_tb.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/oscar/Coding Projects/CSULB/CECS 361 FALL 2020/WorkingClock/WorkingClock.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
