 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 100
        -transition_time
        -capacitance
Design : fir4_transpose
Version: K-2015.06-SP2
Date   : Fri Dec 10 09:56:40 2021
****************************************

Operating Conditions: WCCOM   Library: tcbn65gpluswc
Wire Load Model Mode: segmented

  Startpoint: a[11] (input port clocked by clk)
  Endpoint: br_reg_15_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  a[11] (in)                                        0.000     0.000      0.200 f
  a[11] (net)                    6        0.049               0.000      0.200 f
  U299/ZN (ND2D8)                                   0.022     0.012      0.212 r
  n332 (net)                     2        0.005               0.000      0.212 r
  U298/ZN (OAI21D4)                                 0.032     0.033      0.245 f
  n13 (net)                      1        0.004               0.000      0.245 f
  U297/ZN (AOI21D4)                                 0.054     0.051      0.296 r
  n497 (net)                     4        0.005               0.000      0.296 r
  U695/ZN (OAI21D1)                                 0.032     0.031      0.327 f
  n356 (net)                     1        0.001               0.000      0.327 f
  U696/ZN (AOI21D1)                                 0.062     0.056      0.383 r
  n360 (net)                     1        0.002               0.000      0.383 r
  U698/ZN (XNR2D1)                                  0.036     0.081      0.464 f
  n361 (net)                     1        0.002               0.000      0.464 f
  U699/ZN (NR2XD1)                                  0.025     0.023      0.487 r
  N87 (net)                      1        0.001               0.000      0.487 r
  br_reg_15_/D (DFD1)                               0.025     0.000      0.487 r
  data arrival time                                                      0.487

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_15_/CP (DFD1)                                        0.000      0.500 r
  library setup time                                         -0.030      0.470
  data required time                                                     0.470
  -------------------------------------------------------------------------------
  data required time                                                     0.470
  data arrival time                                                     -0.487
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.017


  Startpoint: a[11] (input port clocked by clk)
  Endpoint: br_reg_14_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  a[11] (in)                                        0.000     0.000      0.200 f
  a[11] (net)                    6        0.049               0.000      0.200 f
  U299/ZN (ND2D8)                                   0.022     0.012      0.212 r
  n332 (net)                     2        0.005               0.000      0.212 r
  U298/ZN (OAI21D4)                                 0.032     0.033      0.245 f
  n13 (net)                      1        0.004               0.000      0.245 f
  U297/ZN (AOI21D4)                                 0.054     0.051      0.296 r
  n497 (net)                     4        0.005               0.000      0.296 r
  U687/ZN (OAI21D1)                                 0.032     0.031      0.327 f
  n347 (net)                     1        0.001               0.000      0.327 f
  U688/ZN (AOI21D1)                                 0.062     0.056      0.383 r
  n350 (net)                     1        0.002               0.000      0.383 r
  U690/ZN (XNR2D1)                                  0.036     0.081      0.464 f
  n351 (net)                     1        0.002               0.000      0.464 f
  U691/ZN (NR2XD1)                                  0.025     0.023      0.487 r
  N86 (net)                      1        0.001               0.000      0.487 r
  br_reg_14_/D (DFD1)                               0.025     0.000      0.487 r
  data arrival time                                                      0.487

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_14_/CP (DFD1)                                        0.000      0.500 r
  library setup time                                         -0.030      0.470
  data required time                                                     0.470
  -------------------------------------------------------------------------------
  data required time                                                     0.470
  data arrival time                                                     -0.487
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.017


  Startpoint: a[11] (input port clocked by clk)
  Endpoint: br_reg_13_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  a[11] (in)                                        0.000     0.000      0.200 f
  a[11] (net)                    6        0.049               0.000      0.200 f
  U299/ZN (ND2D8)                                   0.022     0.012      0.212 r
  n332 (net)                     2        0.005               0.000      0.212 r
  U298/ZN (OAI21D4)                                 0.032     0.033      0.245 f
  n13 (net)                      1        0.004               0.000      0.245 f
  U297/ZN (AOI21D4)                                 0.054     0.051      0.296 r
  n497 (net)                     4        0.005               0.000      0.296 r
  U701/ZN (OAI21D1)                                 0.032     0.031      0.327 f
  n364 (net)                     1        0.001               0.000      0.327 f
  U702/ZN (AOI21D1)                                 0.062     0.056      0.383 r
  n370 (net)                     1        0.002               0.000      0.383 r
  U703/ZN (XNR2D1)                                  0.036     0.081      0.464 f
  n371 (net)                     1        0.002               0.000      0.464 f
  U704/ZN (NR2XD1)                                  0.025     0.023      0.487 r
  N85 (net)                      1        0.001               0.000      0.487 r
  br_reg_13_/D (DFD1)                               0.025     0.000      0.487 r
  data arrival time                                                      0.487

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_13_/CP (DFD1)                                        0.000      0.500 r
  library setup time                                         -0.030      0.470
  data required time                                                     0.470
  -------------------------------------------------------------------------------
  data required time                                                     0.470
  data arrival time                                                     -0.487
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.017


  Startpoint: a[8] (input port clocked by clk)
  Endpoint: dr_reg_14_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  a[8] (in)                                         0.000     0.000      0.200 f
  a[8] (net)                     6        0.032               0.000      0.200 f
  U572/ZN (ND2D8)                                   0.027     0.013      0.213 r
  n612 (net)                     3        0.007               0.000      0.213 r
  U187/ZN (OAI22D4)                                 0.038     0.033      0.246 f
  n253 (net)                     1        0.004               0.000      0.246 f
  U130/ZN (ND2D4)                                   0.021     0.022      0.268 r
  n186 (net)                     1        0.004               0.000      0.268 r
  U144/ZN (CKND2D4)                                 0.025     0.022      0.290 f
  n163 (net)                     4        0.006               0.000      0.290 f
  U542/ZN (ND2D2)                                   0.020     0.018      0.308 r
  n249 (net)                     1        0.002               0.000      0.308 r
  U530/ZN (CKND2D2)                                 0.021     0.019      0.327 f
  n250 (net)                     1        0.002               0.000      0.327 f
  U492/ZN (AOI31D2)                                 0.060     0.055      0.381 r
  n251 (net)                     1        0.002               0.000      0.381 r
  U658/ZN (XNR2D1)                                  0.036     0.080      0.462 f
  n252 (net)                     1        0.002               0.000      0.462 f
  U659/ZN (NR2XD1)                                  0.025     0.023      0.485 r
  N121 (net)                     1        0.001               0.000      0.485 r
  dr_reg_14_/D (DFQD1)                              0.025     0.000      0.485 r
  data arrival time                                                      0.485

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_14_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.030      0.470
  data required time                                                     0.470
  -------------------------------------------------------------------------------
  data required time                                                     0.470
  data arrival time                                                     -0.485
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.016


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: cr_reg_16_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  a[1] (in)                                         0.000     0.000      0.200 f
  a[1] (net)                     8        0.045               0.000      0.200 f
  U520/ZN (ND2D8)                                   0.019     0.012      0.212 r
  n394 (net)                     1        0.005               0.000      0.212 r
  U535/ZN (ND2D4)                                   0.022     0.023      0.235 f
  n136 (net)                     1        0.004               0.000      0.235 f
  U540/ZN (ND2D4)                                   0.026     0.021      0.255 r
  n172 (net)                     2        0.007               0.000      0.255 r
  U134/ZN (NR2XD3)                                  0.025     0.021      0.276 f
  n450 (net)                     3        0.006               0.000      0.276 f
  U139/ZN (OAI21D2)                                 0.046     0.035      0.312 r
  n93 (net)                      1        0.002               0.000      0.312 r
  U503/ZN (ND2D2)                                   0.036     0.034      0.345 f
  n126 (net)                     3        0.005               0.000      0.345 f
  U133/Z (CKBD4)                                    0.023     0.045      0.390 f
  n133 (net)                     6        0.008               0.000      0.390 f
  U753/ZN (ND3D0)                                   0.044     0.030      0.420 r
  n576 (net)                     1        0.001               0.000      0.420 r
  U145/ZN (CKND2D1)                                 0.028     0.028      0.449 f
  n166 (net)                     1        0.001               0.000      0.449 f
  U246/ZN (NR2D1)                                   0.041     0.033      0.481 r
  N105 (net)                     1        0.001               0.000      0.481 r
  cr_reg_16_/D (DFQD1)                              0.041     0.000      0.481 r
  data arrival time                                                      0.481

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_16_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.481
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.016


  Startpoint: a[3] (input port clocked by clk)
  Endpoint: dr_reg_13_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  a[3] (in)                                         0.000     0.000      0.200 f
  a[3] (net)                     8        0.053               0.000      0.200 f
  U171/ZN (NR2XD3)                                  0.025     0.015      0.215 r
  n18 (net)                      1        0.002               0.000      0.215 r
  U312/ZN (NR2D2)                                   0.013     0.016      0.231 f
  n179 (net)                     1        0.002               0.000      0.231 f
  U562/ZN (NR2XD1)                                  0.035     0.025      0.256 r
  n162 (net)                     1        0.002               0.000      0.256 r
  U552/ZN (ND2D2)                                   0.033     0.033      0.289 f
  n150 (net)                     2        0.005               0.000      0.289 f
  U340/ZN (ND2D3)                                   0.031     0.026      0.315 r
  n219 (net)                     2        0.007               0.000      0.315 r
  U500/ZN (ND2D4)                                   0.033     0.030      0.345 f
  n123 (net)                     6        0.009               0.000      0.345 f
  U479/ZN (AOI21D2)                                 0.049     0.039      0.384 r
  n273 (net)                     1        0.002               0.000      0.384 r
  U664/ZN (XNR2D1)                                  0.036     0.078      0.462 f
  n274 (net)                     1        0.002               0.000      0.462 f
  U665/ZN (NR2XD1)                                  0.025     0.023      0.485 r
  N120 (net)                     1        0.001               0.000      0.485 r
  dr_reg_13_/D (DFQD1)                              0.025     0.000      0.485 r
  data arrival time                                                      0.485

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_13_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.030      0.470
  data required time                                                     0.470
  -------------------------------------------------------------------------------
  data required time                                                     0.470
  data arrival time                                                     -0.485
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.015


  Startpoint: a[3] (input port clocked by clk)
  Endpoint: dr_reg_11_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  a[3] (in)                                         0.000     0.000      0.200 f
  a[3] (net)                     8        0.053               0.000      0.200 f
  U171/ZN (NR2XD3)                                  0.025     0.015      0.215 r
  n18 (net)                      1        0.002               0.000      0.215 r
  U312/ZN (NR2D2)                                   0.013     0.016      0.231 f
  n179 (net)                     1        0.002               0.000      0.231 f
  U562/ZN (NR2XD1)                                  0.035     0.025      0.256 r
  n162 (net)                     1        0.002               0.000      0.256 r
  U552/ZN (ND2D2)                                   0.033     0.033      0.289 f
  n150 (net)                     2        0.005               0.000      0.289 f
  U340/ZN (ND2D3)                                   0.031     0.026      0.315 r
  n219 (net)                     2        0.007               0.000      0.315 r
  U500/ZN (ND2D4)                                   0.033     0.030      0.345 f
  n123 (net)                     6        0.009               0.000      0.345 f
  U168/ZN (AOI21D2)                                 0.049     0.039      0.384 r
  n244 (net)                     1        0.002               0.000      0.384 r
  U656/ZN (XNR2D1)                                  0.036     0.078      0.462 f
  n245 (net)                     1        0.002               0.000      0.462 f
  U657/ZN (NR2XD1)                                  0.025     0.023      0.485 r
  N118 (net)                     1        0.001               0.000      0.485 r
  dr_reg_11_/D (DFQD1)                              0.025     0.000      0.485 r
  data arrival time                                                      0.485

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_11_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.030      0.470
  data required time                                                     0.470
  -------------------------------------------------------------------------------
  data required time                                                     0.470
  data arrival time                                                     -0.485
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.015


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: cr_reg_8_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  a[1] (in)                                         0.000     0.000      0.200 f
  a[1] (net)                     8        0.045               0.000      0.200 f
  U520/ZN (ND2D8)                                   0.019     0.012      0.212 r
  n394 (net)                     1        0.005               0.000      0.212 r
  U535/ZN (ND2D4)                                   0.022     0.023      0.235 f
  n136 (net)                     1        0.004               0.000      0.235 f
  U540/ZN (ND2D4)                                   0.026     0.021      0.255 r
  n172 (net)                     2        0.007               0.000      0.255 r
  U134/ZN (NR2XD3)                                  0.025     0.021      0.276 f
  n450 (net)                     3        0.006               0.000      0.276 f
  U139/ZN (OAI21D2)                                 0.046     0.035      0.312 r
  n93 (net)                      1        0.002               0.000      0.312 r
  U503/ZN (ND2D2)                                   0.036     0.034      0.345 f
  n126 (net)                     3        0.005               0.000      0.345 f
  U133/Z (CKBD4)                                    0.023     0.045      0.390 f
  n133 (net)                     6        0.008               0.000      0.390 f
  U561/ZN (XNR2D1)                                  0.036     0.071      0.461 f
  n161 (net)                     1        0.002               0.000      0.461 f
  U560/ZN (NR2XD1)                                  0.025     0.023      0.485 r
  N97 (net)                      1        0.001               0.000      0.485 r
  cr_reg_8_/D (DFQD1)                               0.025     0.000      0.485 r
  data arrival time                                                      0.485

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_8_/CP (DFQD1)                                        0.000      0.500 r
  library setup time                                         -0.030      0.470
  data required time                                                     0.470
  -------------------------------------------------------------------------------
  data required time                                                     0.470
  data arrival time                                                     -0.485
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.015


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: br_reg_12_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  a[1] (in)                                         0.000     0.000      0.200 f
  a[1] (net)                     8        0.045               0.000      0.200 f
  U332/ZN (ND2D8)                                   0.034     0.013      0.213 r
  n401 (net)                     3        0.006               0.000      0.213 r
  U523/ZN (OAI21D4)                                 0.029     0.034      0.247 f
  n435 (net)                     2        0.003               0.000      0.247 f
  U556/ZN (ND2D2)                                   0.020     0.020      0.266 r
  n160 (net)                     1        0.002               0.000      0.266 r
  U554/ZN (ND2D2)                                   0.021     0.020      0.286 f
  n157 (net)                     1        0.002               0.000      0.286 f
  U151/ZN (ND2D2)                                   0.030     0.023      0.309 r
  n2 (net)                       1        0.004               0.000      0.309 r
  U150/ZN (ND2D4)                                   0.037     0.031      0.340 f
  n499 (net)                     9        0.010               0.000      0.340 f
  U674/ZN (AOI21D1)                                 0.062     0.041      0.381 r
  n318 (net)                     1        0.002               0.000      0.381 r
  U675/ZN (XNR2D1)                                  0.036     0.081      0.462 f
  n319 (net)                     1        0.002               0.000      0.462 f
  U676/ZN (NR2XD1)                                  0.025     0.023      0.485 r
  N84 (net)                      1        0.001               0.000      0.485 r
  br_reg_12_/D (DFD1)                               0.025     0.000      0.485 r
  data arrival time                                                      0.485

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_12_/CP (DFD1)                                        0.000      0.500 r
  library setup time                                         -0.030      0.470
  data required time                                                     0.470
  -------------------------------------------------------------------------------
  data required time                                                     0.470
  data arrival time                                                     -0.485
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.015


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: br_reg_11_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  a[1] (in)                                         0.000     0.000      0.200 f
  a[1] (net)                     8        0.045               0.000      0.200 f
  U332/ZN (ND2D8)                                   0.034     0.013      0.213 r
  n401 (net)                     3        0.006               0.000      0.213 r
  U523/ZN (OAI21D4)                                 0.029     0.034      0.247 f
  n435 (net)                     2        0.003               0.000      0.247 f
  U556/ZN (ND2D2)                                   0.020     0.020      0.266 r
  n160 (net)                     1        0.002               0.000      0.266 r
  U554/ZN (ND2D2)                                   0.021     0.020      0.286 f
  n157 (net)                     1        0.002               0.000      0.286 f
  U151/ZN (ND2D2)                                   0.030     0.023      0.309 r
  n2 (net)                       1        0.004               0.000      0.309 r
  U150/ZN (ND2D4)                                   0.037     0.031      0.340 f
  n499 (net)                     9        0.010               0.000      0.340 f
  U679/ZN (AOI21D1)                                 0.062     0.041      0.381 r
  n335 (net)                     1        0.002               0.000      0.381 r
  U680/ZN (XNR2D1)                                  0.036     0.081      0.462 f
  n336 (net)                     1        0.002               0.000      0.462 f
  U681/ZN (NR2XD1)                                  0.025     0.023      0.485 r
  N83 (net)                      1        0.001               0.000      0.485 r
  br_reg_11_/D (DFD1)                               0.025     0.000      0.485 r
  data arrival time                                                      0.485

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_11_/CP (DFD1)                                        0.000      0.500 r
  library setup time                                         -0.030      0.470
  data required time                                                     0.470
  -------------------------------------------------------------------------------
  data required time                                                     0.470
  data arrival time                                                     -0.485
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.015


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: br_reg_10_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  a[1] (in)                                         0.000     0.000      0.200 f
  a[1] (net)                     8        0.045               0.000      0.200 f
  U332/ZN (ND2D8)                                   0.034     0.013      0.213 r
  n401 (net)                     3        0.006               0.000      0.213 r
  U523/ZN (OAI21D4)                                 0.029     0.034      0.247 f
  n435 (net)                     2        0.003               0.000      0.247 f
  U556/ZN (ND2D2)                                   0.020     0.020      0.266 r
  n160 (net)                     1        0.002               0.000      0.266 r
  U554/ZN (ND2D2)                                   0.021     0.020      0.286 f
  n157 (net)                     1        0.002               0.000      0.286 f
  U151/ZN (ND2D2)                                   0.030     0.023      0.309 r
  n2 (net)                       1        0.004               0.000      0.309 r
  U150/ZN (ND2D4)                                   0.037     0.031      0.340 f
  n499 (net)                     9        0.010               0.000      0.340 f
  U682/ZN (AOI21D1)                                 0.062     0.041      0.381 r
  n343 (net)                     1        0.002               0.000      0.381 r
  U683/ZN (XNR2D1)                                  0.036     0.081      0.462 f
  n344 (net)                     1        0.002               0.000      0.462 f
  U684/ZN (NR2XD1)                                  0.025     0.023      0.485 r
  N82 (net)                      1        0.001               0.000      0.485 r
  br_reg_10_/D (DFD1)                               0.025     0.000      0.485 r
  data arrival time                                                      0.485

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_10_/CP (DFD1)                                        0.000      0.500 r
  library setup time                                         -0.030      0.470
  data required time                                                     0.470
  -------------------------------------------------------------------------------
  data required time                                                     0.470
  data arrival time                                                     -0.485
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.015


  Startpoint: a[8] (input port clocked by clk)
  Endpoint: cr_reg_14_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[8] (in)                                         0.000     0.000      0.200 r
  a[8] (net)                     6        0.032               0.000      0.200 r
  U155/ZN (ND2D4)                                   0.037     0.018      0.218 f
  n507 (net)                     3        0.006               0.000      0.218 f
  U154/ZN (OAI21D4)                                 0.045     0.037      0.255 r
  n603 (net)                     3        0.004               0.000      0.255 r
  U601/ZN (ND3D2)                                   0.045     0.039      0.294 f
  n200 (net)                     1        0.003               0.000      0.294 f
  U583/ZN (CKND2D3)                                 0.054     0.042      0.336 r
  n579 (net)                     5        0.010               0.000      0.336 r
  U294/ZN (AOI21D2)                                 0.031     0.032      0.368 f
  n141 (net)                     1        0.002               0.000      0.368 f
  U143/ZN (ND2D2)                                   0.020     0.022      0.390 r
  n140 (net)                     1        0.002               0.000      0.390 r
  U545/ZN (XNR2D1)                                  0.036     0.071      0.460 f
  n139 (net)                     1        0.002               0.000      0.460 f
  U544/ZN (NR2XD1)                                  0.025     0.023      0.484 r
  N103 (net)                     1        0.001               0.000      0.484 r
  cr_reg_14_/D (DFQD1)                              0.025     0.000      0.484 r
  data arrival time                                                      0.484

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_14_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.030      0.470
  data required time                                                     0.470
  -------------------------------------------------------------------------------
  data required time                                                     0.470
  data arrival time                                                     -0.484
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.014


  Startpoint: a[8] (input port clocked by clk)
  Endpoint: dr_reg_17_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  a[8] (in)                                         0.000     0.000      0.200 f
  a[8] (net)                     6        0.032               0.000      0.200 f
  U572/ZN (ND2D8)                                   0.027     0.013      0.213 r
  n612 (net)                     3        0.007               0.000      0.213 r
  U187/ZN (OAI22D4)                                 0.038     0.033      0.246 f
  n253 (net)                     1        0.004               0.000      0.246 f
  U130/ZN (ND2D4)                                   0.021     0.022      0.268 r
  n186 (net)                     1        0.004               0.000      0.268 r
  U144/ZN (CKND2D4)                                 0.025     0.022      0.290 f
  n163 (net)                     4        0.006               0.000      0.290 f
  U185/Z (BUFFD2)                                   0.023     0.045      0.335 f
  n137 (net)                     2        0.005               0.000      0.335 f
  U182/ZN (ND2D3)                                   0.026     0.020      0.355 r
  n595 (net)                     3        0.004               0.000      0.355 r
  U317/ZN (ND2D2)                                   0.033     0.027      0.382 f
  n206 (net)                     2        0.004               0.000      0.382 f
  U614/ZN (ND2D2)                                   0.023     0.021      0.403 r
  n309 (net)                     1        0.002               0.000      0.403 r
  U427/ZN (OAI211D2)                                0.046     0.047      0.450 f
  n311 (net)                     1        0.002               0.000      0.450 f
  U564/ZN (NR2XD1)                                  0.025     0.033      0.483 r
  N124 (net)                     1        0.001               0.000      0.483 r
  dr_reg_17_/D (DFQD1)                              0.025     0.000      0.483 r
  data arrival time                                                      0.483

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_17_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.030      0.470
  data required time                                                     0.470
  -------------------------------------------------------------------------------
  data required time                                                     0.470
  data arrival time                                                     -0.483
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.014


  Startpoint: a[8] (input port clocked by clk)
  Endpoint: dr_reg_16_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[8] (in)                                         0.000     0.000      0.200 r
  a[8] (net)                     6        0.032               0.000      0.200 r
  U572/ZN (ND2D8)                                   0.030     0.018      0.218 f
  n612 (net)                     3        0.007               0.000      0.218 f
  U187/ZN (OAI22D4)                                 0.073     0.043      0.260 r
  n253 (net)                     1        0.004               0.000      0.260 r
  U130/ZN (ND2D4)                                   0.030     0.030      0.291 f
  n186 (net)                     1        0.004               0.000      0.291 f
  U144/ZN (CKND2D4)                                 0.032     0.027      0.317 r
  n163 (net)                     4        0.006               0.000      0.317 r
  U185/Z (BUFFD2)                                   0.029     0.043      0.361 r
  n137 (net)                     2        0.005               0.000      0.361 r
  U182/ZN (ND2D3)                                   0.027     0.025      0.386 f
  n595 (net)                     3        0.004               0.000      0.386 f
  U757/ZN (NR2D1)                                   0.059     0.042      0.428 r
  n596 (net)                     1        0.002               0.000      0.428 r
  U607/ZN (AOI31D2)                                 0.045     0.031      0.459 f
  n599 (net)                     1        0.002               0.000      0.459 f
  U170/ZN (ND2D2)                                   0.024     0.022      0.482 r
  n11 (net)                      1        0.002               0.000      0.482 r
  U169/ZN (NR2XD1)                                  0.023     0.017      0.499 f
  n617 (net)                     1        0.001               0.000      0.499 f
  dr_reg_16_/D (DFQD1)                              0.023     0.000      0.499 f
  data arrival time                                                      0.499

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_16_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.014      0.486
  data required time                                                     0.486
  -------------------------------------------------------------------------------
  data required time                                                     0.486
  data arrival time                                                     -0.499
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.013


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: cr_reg_11_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  a[1] (in)                                         0.000     0.000      0.200 f
  a[1] (net)                     8        0.045               0.000      0.200 f
  U520/ZN (ND2D8)                                   0.019     0.012      0.212 r
  n394 (net)                     1        0.005               0.000      0.212 r
  U535/ZN (ND2D4)                                   0.022     0.023      0.235 f
  n136 (net)                     1        0.004               0.000      0.235 f
  U540/ZN (ND2D4)                                   0.026     0.021      0.255 r
  n172 (net)                     2        0.007               0.000      0.255 r
  U134/ZN (NR2XD3)                                  0.025     0.021      0.276 f
  n450 (net)                     3        0.006               0.000      0.276 f
  U135/ZN (OAI21D2)                                 0.045     0.034      0.311 r
  n192 (net)                     1        0.002               0.000      0.311 r
  U311/ZN (CKND2D2)                                 0.037     0.034      0.345 f
  n17 (net)                      4        0.005               0.000      0.345 f
  U153/ZN (AOI21D1)                                 0.065     0.043      0.388 r
  n208 (net)                     2        0.002               0.000      0.388 r
  U322/ZN (INVD1)                                   0.022     0.023      0.411 f
  n20 (net)                      1        0.001               0.000      0.411 f
  U253/ZN (ND2D1)                                   0.024     0.020      0.431 r
  n23 (net)                      1        0.001               0.000      0.431 r
  U321/ZN (ND2D1)                                   0.032     0.029      0.460 f
  n207 (net)                     1        0.002               0.000      0.460 f
  U616/ZN (NR2XD1)                                  0.025     0.022      0.483 r
  N100 (net)                     1        0.001               0.000      0.483 r
  cr_reg_11_/D (DFQD2)                              0.025     0.000      0.483 r
  data arrival time                                                      0.483

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_11_/CP (DFQD2)                                       0.000      0.500 r
  library setup time                                         -0.031      0.469
  data required time                                                     0.469
  -------------------------------------------------------------------------------
  data required time                                                     0.469
  data arrival time                                                     -0.483
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.013


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: cr_reg_10_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  a[1] (in)                                         0.000     0.000      0.200 f
  a[1] (net)                     8        0.045               0.000      0.200 f
  U520/ZN (ND2D8)                                   0.019     0.012      0.212 r
  n394 (net)                     1        0.005               0.000      0.212 r
  U535/ZN (ND2D4)                                   0.022     0.023      0.235 f
  n136 (net)                     1        0.004               0.000      0.235 f
  U540/ZN (ND2D4)                                   0.026     0.021      0.255 r
  n172 (net)                     2        0.007               0.000      0.255 r
  U134/ZN (NR2XD3)                                  0.025     0.021      0.276 f
  n450 (net)                     3        0.006               0.000      0.276 f
  U135/ZN (OAI21D2)                                 0.045     0.034      0.311 r
  n192 (net)                     1        0.002               0.000      0.311 r
  U311/ZN (CKND2D2)                                 0.037     0.034      0.345 f
  n17 (net)                      4        0.005               0.000      0.345 f
  U310/ZN (AOI21D1)                                 0.065     0.043      0.388 r
  n588 (net)                     2        0.002               0.000      0.388 r
  U325/ZN (INVD1)                                   0.022     0.023      0.411 f
  n24 (net)                      1        0.001               0.000      0.411 f
  U254/ZN (ND2D1)                                   0.024     0.020      0.431 r
  n27 (net)                      1        0.001               0.000      0.431 r
  U324/ZN (ND2D1)                                   0.032     0.029      0.460 f
  n589 (net)                     1        0.002               0.000      0.460 f
  U558/ZN (NR2XD1)                                  0.025     0.022      0.483 r
  N99 (net)                      1        0.001               0.000      0.483 r
  cr_reg_10_/D (DFQD1)                              0.025     0.000      0.483 r
  data arrival time                                                      0.483

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_10_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.030      0.470
  data required time                                                     0.470
  -------------------------------------------------------------------------------
  data required time                                                     0.470
  data arrival time                                                     -0.483
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.013


  Startpoint: a[3] (input port clocked by clk)
  Endpoint: dr_reg_12_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  a[3] (in)                                         0.000     0.000      0.200 f
  a[3] (net)                     8        0.053               0.000      0.200 f
  U171/ZN (NR2XD3)                                  0.025     0.015      0.215 r
  n18 (net)                      1        0.002               0.000      0.215 r
  U312/ZN (NR2D2)                                   0.013     0.016      0.231 f
  n179 (net)                     1        0.002               0.000      0.231 f
  U562/ZN (NR2XD1)                                  0.035     0.025      0.256 r
  n162 (net)                     1        0.002               0.000      0.256 r
  U552/ZN (ND2D2)                                   0.033     0.033      0.289 f
  n150 (net)                     2        0.005               0.000      0.289 f
  U340/ZN (ND2D3)                                   0.031     0.026      0.315 r
  n219 (net)                     2        0.007               0.000      0.315 r
  U500/ZN (ND2D4)                                   0.033     0.030      0.345 f
  n123 (net)                     6        0.009               0.000      0.345 f
  U329/ZN (AOI21D1)                                 0.067     0.048      0.393 r
  n217 (net)                     2        0.002               0.000      0.393 r
  U327/ZN (INVD1)                                   0.026     0.027      0.421 f
  n29 (net)                      1        0.002               0.000      0.421 f
  U166/ZN (ND2D2)                                   0.022     0.020      0.440 r
  n8 (net)                       1        0.002               0.000      0.440 r
  U165/ZN (ND2D2)                                   0.024     0.022      0.462 f
  n261 (net)                     1        0.002               0.000      0.462 f
  U661/ZN (NR2XD1)                                  0.024     0.021      0.483 r
  N119 (net)                     1        0.001               0.000      0.483 r
  dr_reg_12_/D (DFQD1)                              0.024     0.000      0.483 r
  data arrival time                                                      0.483

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_12_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.030      0.470
  data required time                                                     0.470
  -------------------------------------------------------------------------------
  data required time                                                     0.470
  data arrival time                                                     -0.483
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.013


  Startpoint: a[10] (input port clocked by clk)
  Endpoint: cr_reg_13_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  a[10] (in)                                        0.000     0.000      0.200 f
  a[10] (net)                    8        0.024               0.000      0.200 f
  U442/ZN (NR2D2)                                   0.043     0.028      0.228 r
  n602 (net)                     2        0.003               0.000      0.228 r
  U602/ZN (CKND2)                                   0.027     0.029      0.257 f
  n196 (net)                     4        0.006               0.000      0.257 f
  U587/ZN (ND3D2)                                   0.027     0.023      0.280 r
  n180 (net)                     1        0.002               0.000      0.280 r
  U586/ZN (CKND2)                                   0.024     0.023      0.303 f
  n580 (net)                     5        0.006               0.000      0.303 f
  U446/Z (CKAN2D1)                                  0.025     0.055      0.359 f
  n59 (net)                      1        0.001               0.000      0.359 f
  U309/ZN (CKND2D1)                                 0.040     0.029      0.388 r
  n79 (net)                      2        0.002               0.000      0.388 r
  U454/ZN (INVD0)                                   0.022     0.026      0.413 f
  n77 (net)                      1        0.001               0.000      0.413 f
  U430/ZN (ND2D1)                                   0.024     0.020      0.433 r
  n76 (net)                      1        0.001               0.000      0.433 r
  U244/ZN (ND2D1)                                   0.030     0.027      0.461 f
  n73 (net)                      1        0.002               0.000      0.461 f
  U453/ZN (NR2XD1)                                  0.025     0.022      0.483 r
  N102 (net)                     1        0.001               0.000      0.483 r
  cr_reg_13_/D (DFQD1)                              0.025     0.000      0.483 r
  data arrival time                                                      0.483

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_13_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.030      0.470
  data required time                                                     0.470
  -------------------------------------------------------------------------------
  data required time                                                     0.470
  data arrival time                                                     -0.483
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.013


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: cr_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  a[1] (in)                                         0.000     0.000      0.200 f
  a[1] (net)                     8        0.045               0.000      0.200 f
  U520/ZN (ND2D8)                                   0.019     0.012      0.212 r
  n394 (net)                     1        0.005               0.000      0.212 r
  U535/ZN (ND2D4)                                   0.022     0.023      0.235 f
  n136 (net)                     1        0.004               0.000      0.235 f
  U540/ZN (ND2D4)                                   0.026     0.021      0.255 r
  n172 (net)                     2        0.007               0.000      0.255 r
  U134/ZN (NR2XD3)                                  0.025     0.021      0.276 f
  n450 (net)                     3        0.006               0.000      0.276 f
  U452/ZN (INVD1)                                   0.026     0.023      0.299 r
  n66 (net)                      1        0.002               0.000      0.299 r
  U451/ZN (ND2D2)                                   0.038     0.031      0.330 f
  n526 (net)                     5        0.006               0.000      0.330 f
  U351/ZN (AOI21D1)                                 0.062     0.047      0.377 r
  n61 (net)                      1        0.002               0.000      0.377 r
  U357/ZN (XNR2D1)                                  0.036     0.081      0.458 f
  n529 (net)                     1        0.002               0.000      0.458 f
  U251/ZN (NR2XD1)                                  0.025     0.023      0.481 r
  N96 (net)                      1        0.001               0.000      0.481 r
  cr_reg_7_/D (DFQD2)                               0.025     0.000      0.481 r
  data arrival time                                                      0.481

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_7_/CP (DFQD2)                                        0.000      0.500 r
  library setup time                                         -0.031      0.469
  data required time                                                     0.469
  -------------------------------------------------------------------------------
  data required time                                                     0.469
  data arrival time                                                     -0.481
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.012


  Startpoint: a[3] (input port clocked by clk)
  Endpoint: dr_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  a[3] (in)                                         0.000     0.000      0.200 f
  a[3] (net)                     8        0.053               0.000      0.200 f
  U171/ZN (NR2XD3)                                  0.025     0.015      0.215 r
  n18 (net)                      1        0.002               0.000      0.215 r
  U312/ZN (NR2D2)                                   0.013     0.016      0.231 f
  n179 (net)                     1        0.002               0.000      0.231 f
  U562/ZN (NR2XD1)                                  0.035     0.025      0.256 r
  n162 (net)                     1        0.002               0.000      0.256 r
  U552/ZN (ND2D2)                                   0.033     0.033      0.289 f
  n150 (net)                     2        0.005               0.000      0.289 f
  U340/ZN (ND2D3)                                   0.031     0.026      0.315 r
  n219 (net)                     2        0.007               0.000      0.315 r
  U500/ZN (ND2D4)                                   0.033     0.030      0.345 f
  n123 (net)                     6        0.009               0.000      0.345 f
  U662/ZN (AOI21D1)                                 0.073     0.047      0.392 r
  n265 (net)                     2        0.002               0.000      0.392 r
  U344/ZN (INVD1)                                   0.028     0.029      0.420 f
  n40 (net)                      1        0.002               0.000      0.420 f
  U342/ZN (ND2D2)                                   0.022     0.020      0.440 r
  n43 (net)                      1        0.002               0.000      0.440 r
  U343/ZN (ND2D2)                                   0.020     0.022      0.462 f
  n168 (net)                     1        0.002               0.000      0.462 f
  U571/ZN (NR2XD1)                                  0.023     0.020      0.482 r
  N116 (net)                     1        0.001               0.000      0.482 r
  dr_reg_9_/D (DFQD1)                               0.023     0.000      0.482 r
  data arrival time                                                      0.482

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_9_/CP (DFQD1)                                        0.000      0.500 r
  library setup time                                         -0.030      0.470
  data required time                                                     0.470
  -------------------------------------------------------------------------------
  data required time                                                     0.470
  data arrival time                                                     -0.482
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.012


  Startpoint: a[3] (input port clocked by clk)
  Endpoint: dr_reg_10_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  a[3] (in)                                         0.000     0.000      0.200 f
  a[3] (net)                     8        0.053               0.000      0.200 f
  U171/ZN (NR2XD3)                                  0.025     0.015      0.215 r
  n18 (net)                      1        0.002               0.000      0.215 r
  U312/ZN (NR2D2)                                   0.013     0.016      0.231 f
  n179 (net)                     1        0.002               0.000      0.231 f
  U562/ZN (NR2XD1)                                  0.035     0.025      0.256 r
  n162 (net)                     1        0.002               0.000      0.256 r
  U552/ZN (ND2D2)                                   0.033     0.033      0.289 f
  n150 (net)                     2        0.005               0.000      0.289 f
  U340/ZN (ND2D3)                                   0.031     0.026      0.315 r
  n219 (net)                     2        0.007               0.000      0.315 r
  U500/ZN (ND2D4)                                   0.033     0.030      0.345 f
  n123 (net)                     6        0.009               0.000      0.345 f
  U660/ZN (AOI21D1)                                 0.073     0.047      0.392 r
  n258 (net)                     2        0.002               0.000      0.392 r
  U476/ZN (INVD1)                                   0.028     0.029      0.420 f
  n89 (net)                      1        0.002               0.000      0.420 f
  U474/ZN (ND2D2)                                   0.022     0.020      0.440 r
  n92 (net)                      1        0.002               0.000      0.440 r
  U475/ZN (ND2D2)                                   0.020     0.022      0.462 f
  n167 (net)                     1        0.002               0.000      0.462 f
  U570/ZN (NR2XD1)                                  0.023     0.020      0.482 r
  N117 (net)                     1        0.001               0.000      0.482 r
  dr_reg_10_/D (DFQD1)                              0.023     0.000      0.482 r
  data arrival time                                                      0.482

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_10_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.030      0.470
  data required time                                                     0.470
  -------------------------------------------------------------------------------
  data required time                                                     0.470
  data arrival time                                                     -0.482
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.012


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: cr_reg_12_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  a[1] (in)                                         0.000     0.000      0.200 f
  a[1] (net)                     8        0.045               0.000      0.200 f
  U520/ZN (ND2D8)                                   0.019     0.012      0.212 r
  n394 (net)                     1        0.005               0.000      0.212 r
  U535/ZN (ND2D4)                                   0.022     0.023      0.235 f
  n136 (net)                     1        0.004               0.000      0.235 f
  U540/ZN (ND2D4)                                   0.026     0.021      0.255 r
  n172 (net)                     2        0.007               0.000      0.255 r
  U134/ZN (NR2XD3)                                  0.025     0.021      0.276 f
  n450 (net)                     3        0.006               0.000      0.276 f
  U135/ZN (OAI21D2)                                 0.045     0.034      0.311 r
  n192 (net)                     1        0.002               0.000      0.311 r
  U311/ZN (CKND2D2)                                 0.037     0.034      0.345 f
  n17 (net)                      4        0.005               0.000      0.345 f
  U126/ZN (AOI21D2)                                 0.049     0.035      0.380 r
  n584 (net)                     1        0.002               0.000      0.380 r
  U754/ZN (XNR2D1)                                  0.036     0.078      0.457 f
  n585 (net)                     1        0.002               0.000      0.457 f
  U559/ZN (NR2XD1)                                  0.025     0.023      0.481 r
  N101 (net)                     1        0.001               0.000      0.481 r
  cr_reg_12_/D (DFD1)                               0.025     0.000      0.481 r
  data arrival time                                                      0.481

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_12_/CP (DFD1)                                        0.000      0.500 r
  library setup time                                         -0.030      0.470
  data required time                                                     0.470
  -------------------------------------------------------------------------------
  data required time                                                     0.470
  data arrival time                                                     -0.481
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.010


  Startpoint: a[3] (input port clocked by clk)
  Endpoint: dr_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  a[3] (in)                                         0.000     0.000      0.200 f
  a[3] (net)                     8        0.053               0.000      0.200 f
  U171/ZN (NR2XD3)                                  0.025     0.015      0.215 r
  n18 (net)                      1        0.002               0.000      0.215 r
  U312/ZN (NR2D2)                                   0.013     0.016      0.231 f
  n179 (net)                     1        0.002               0.000      0.231 f
  U562/ZN (NR2XD1)                                  0.035     0.025      0.256 r
  n162 (net)                     1        0.002               0.000      0.256 r
  U552/ZN (ND2D2)                                   0.033     0.033      0.289 f
  n150 (net)                     2        0.005               0.000      0.289 f
  U551/ZN (INVD1)                                   0.037     0.031      0.320 r
  n214 (net)                     2        0.003               0.000      0.320 r
  U528/ZN (INVD2)                                   0.022     0.024      0.343 f
  n215 (net)                     4        0.006               0.000      0.343 f
  U505/ZN (AOI21D1)                                 0.073     0.044      0.388 r
  n478 (net)                     2        0.002               0.000      0.388 r
  U338/ZN (INVD1)                                   0.024     0.024      0.412 f
  n36 (net)                      1        0.001               0.000      0.412 f
  U190/ZN (ND2D1)                                   0.032     0.025      0.437 r
  n39 (net)                      1        0.002               0.000      0.437 r
  U247/ZN (CKND2D2)                                 0.019     0.023      0.460 f
  n479 (net)                     1        0.002               0.000      0.460 f
  U242/ZN (NR2XD1)                                  0.023     0.019      0.480 r
  N113 (net)                     1        0.001               0.000      0.480 r
  dr_reg_6_/D (DFQD1)                               0.023     0.000      0.480 r
  data arrival time                                                      0.480

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_6_/CP (DFQD1)                                        0.000      0.500 r
  library setup time                                         -0.030      0.470
  data required time                                                     0.470
  -------------------------------------------------------------------------------
  data required time                                                     0.470
  data arrival time                                                     -0.480
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.010


  Startpoint: a[3] (input port clocked by clk)
  Endpoint: dr_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  a[3] (in)                                         0.000     0.000      0.200 f
  a[3] (net)                     8        0.053               0.000      0.200 f
  U171/ZN (NR2XD3)                                  0.025     0.015      0.215 r
  n18 (net)                      1        0.002               0.000      0.215 r
  U312/ZN (NR2D2)                                   0.013     0.016      0.231 f
  n179 (net)                     1        0.002               0.000      0.231 f
  U562/ZN (NR2XD1)                                  0.035     0.025      0.256 r
  n162 (net)                     1        0.002               0.000      0.256 r
  U552/ZN (ND2D2)                                   0.033     0.033      0.289 f
  n150 (net)                     2        0.005               0.000      0.289 f
  U551/ZN (INVD1)                                   0.037     0.031      0.320 r
  n214 (net)                     2        0.003               0.000      0.320 r
  U528/ZN (INVD2)                                   0.022     0.024      0.343 f
  n215 (net)                     4        0.006               0.000      0.343 f
  U732/ZN (AOI21D1)                                 0.073     0.044      0.388 r
  n485 (net)                     2        0.002               0.000      0.388 r
  U335/ZN (INVD1)                                   0.024     0.024      0.412 f
  n32 (net)                      1        0.001               0.000      0.412 f
  U189/ZN (ND2D1)                                   0.032     0.025      0.437 r
  n35 (net)                      1        0.002               0.000      0.437 r
  U245/ZN (CKND2D2)                                 0.019     0.023      0.460 f
  n486 (net)                     1        0.002               0.000      0.460 f
  U241/ZN (NR2XD1)                                  0.023     0.019      0.479 r
  N112 (net)                     1        0.001               0.000      0.479 r
  dr_reg_5_/D (DFQD1)                               0.023     0.000      0.479 r
  data arrival time                                                      0.479

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_5_/CP (DFQD1)                                        0.000      0.500 r
  library setup time                                         -0.030      0.470
  data required time                                                     0.470
  -------------------------------------------------------------------------------
  data required time                                                     0.470
  data arrival time                                                     -0.479
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.009


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: br_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  a[1] (in)                                         0.000     0.000      0.200 f
  a[1] (net)                     8        0.045               0.000      0.200 f
  U332/ZN (ND2D8)                                   0.034     0.013      0.213 r
  n401 (net)                     3        0.006               0.000      0.213 r
  U523/ZN (OAI21D4)                                 0.029     0.034      0.247 f
  n435 (net)                     2        0.003               0.000      0.247 f
  U710/ZN (IOA21D2)                                 0.039     0.066      0.313 f
  n550 (net)                     4        0.005               0.000      0.313 f
  U744/ZN (AOI21D1)                                 0.062     0.042      0.355 r
  n555 (net)                     1        0.002               0.000      0.355 r
  U746/Z (CKXOR2D1)                                 0.032     0.078      0.433 r
  n557 (net)                     1        0.001               0.000      0.433 r
  U747/Z (AN2XD1)                                   0.024     0.046      0.479 r
  N77 (net)                      1        0.001               0.000      0.479 r
  br_reg_5_/D (DFQD2)                               0.024     0.000      0.479 r
  data arrival time                                                      0.479

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_5_/CP (DFQD2)                                        0.000      0.500 r
  library setup time                                         -0.030      0.470
  data required time                                                     0.470
  -------------------------------------------------------------------------------
  data required time                                                     0.470
  data arrival time                                                     -0.479
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.009


  Startpoint: a[4] (input port clocked by clk)
  Endpoint: cr_reg_15_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[4] (in)                                         0.000     0.000      0.200 r
  a[4] (net)                     6        0.031               0.000      0.200 r
  U482/ZN (CKND16)                                  0.008     0.008      0.208 f
  n175 (net)                     3        0.009               0.000      0.208 f
  U534/ZN (ND2D3)                                   0.027     0.015      0.223 r
  n173 (net)                     1        0.003               0.000      0.223 r
  U156/ZN (ND2D3)                                   0.027     0.028      0.250 f
  n194 (net)                     3        0.005               0.000      0.250 f
  U464/ZN (NR2XD1)                                  0.032     0.033      0.283 r
  n83 (net)                      1        0.002               0.000      0.283 r
  U139/ZN (OAI21D2)                                 0.036     0.036      0.319 f
  n93 (net)                      1        0.002               0.000      0.319 f
  U503/ZN (ND2D2)                                   0.033     0.028      0.347 r
  n126 (net)                     3        0.005               0.000      0.347 r
  U133/Z (CKBD4)                                    0.026     0.042      0.388 r
  n133 (net)                     6        0.008               0.000      0.388 r
  U307/ZN (ND2D2)                                   0.022     0.021      0.410 f
  n16 (net)                      2        0.002               0.000      0.410 f
  U255/ZN (ND2D1)                                   0.024     0.020      0.430 r
  n151 (net)                     1        0.001               0.000      0.430 r
  U347/ZN (ND2D1)                                   0.030     0.027      0.457 f
  n129 (net)                     1        0.002               0.000      0.457 f
  U296/ZN (NR2XD1)                                  0.025     0.022      0.479 r
  N104 (net)                     1        0.001               0.000      0.479 r
  cr_reg_15_/D (DFQD1)                              0.025     0.000      0.479 r
  data arrival time                                                      0.479

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_15_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.030      0.470
  data required time                                                     0.470
  -------------------------------------------------------------------------------
  data required time                                                     0.470
  data arrival time                                                     -0.479
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.009


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: br_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  a[1] (in)                                         0.000     0.000      0.200 f
  a[1] (net)                     8        0.045               0.000      0.200 f
  U332/ZN (ND2D8)                                   0.034     0.013      0.213 r
  n401 (net)                     3        0.006               0.000      0.213 r
  U523/ZN (OAI21D4)                                 0.029     0.034      0.247 f
  n435 (net)                     2        0.003               0.000      0.247 f
  U710/ZN (IOA21D2)                                 0.039     0.066      0.313 f
  n550 (net)                     4        0.005               0.000      0.313 f
  U735/ZN (AOI21D1)                                 0.062     0.042      0.355 r
  n532 (net)                     1        0.002               0.000      0.355 r
  U737/Z (CKXOR2D1)                                 0.032     0.078      0.433 r
  n533 (net)                     1        0.001               0.000      0.433 r
  U738/Z (AN2XD1)                                   0.024     0.046      0.479 r
  N78 (net)                      1        0.001               0.000      0.479 r
  br_reg_6_/D (DFQD1)                               0.024     0.000      0.479 r
  data arrival time                                                      0.479

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_6_/CP (DFQD1)                                        0.000      0.500 r
  library setup time                                         -0.030      0.470
  data required time                                                     0.470
  -------------------------------------------------------------------------------
  data required time                                                     0.470
  data arrival time                                                     -0.479
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.009


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: br_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  a[1] (in)                                         0.000     0.000      0.200 f
  a[1] (net)                     8        0.045               0.000      0.200 f
  U332/ZN (ND2D8)                                   0.034     0.013      0.213 r
  n401 (net)                     3        0.006               0.000      0.213 r
  U523/ZN (OAI21D4)                                 0.029     0.034      0.247 f
  n435 (net)                     2        0.003               0.000      0.247 f
  U556/ZN (ND2D2)                                   0.020     0.020      0.266 r
  n160 (net)                     1        0.002               0.000      0.266 r
  U554/ZN (ND2D2)                                   0.021     0.020      0.286 f
  n157 (net)                     1        0.002               0.000      0.286 f
  U151/ZN (ND2D2)                                   0.030     0.023      0.309 r
  n2 (net)                       1        0.004               0.000      0.309 r
  U150/ZN (ND2D4)                                   0.037     0.031      0.340 f
  n499 (net)                     9        0.010               0.000      0.340 f
  U488/ZN (AOI21D1)                                 0.067     0.044      0.384 r
  n327 (net)                     2        0.002               0.000      0.384 r
  U471/ZN (INVD1)                                   0.023     0.023      0.407 f
  n84 (net)                      1        0.001               0.000      0.407 f
  U470/ZN (ND2D1)                                   0.024     0.020      0.427 r
  n87 (net)                      1        0.001               0.000      0.427 r
  U403/ZN (ND2D1)                                   0.031     0.029      0.456 f
  n328 (net)                     1        0.002               0.000      0.456 f
  U677/ZN (NR2XD1)                                  0.025     0.022      0.478 r
  N81 (net)                      1        0.001               0.000      0.478 r
  br_reg_9_/D (DFD2)                                0.025     0.000      0.478 r
  data arrival time                                                      0.478

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_9_/CP (DFD2)                                         0.000      0.500 r
  library setup time                                         -0.029      0.471
  data required time                                                     0.471
  -------------------------------------------------------------------------------
  data required time                                                     0.471
  data arrival time                                                     -0.478
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.008


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: dr_reg_15_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[1] (in)                                         0.000     0.000      0.200 r
  a[1] (net)                     8        0.046               0.000      0.200 r
  U463/ZN (ND2D4)                                   0.030     0.013      0.213 f
  n408 (net)                     1        0.002               0.000      0.213 f
  U281/ZN (ND2D2)                                   0.022     0.023      0.236 r
  n165 (net)                     1        0.002               0.000      0.236 r
  U565/ZN (ND3D2)                                   0.038     0.036      0.271 f
  n178 (net)                     1        0.002               0.000      0.271 f
  U552/ZN (ND2D2)                                   0.031     0.028      0.299 r
  n150 (net)                     2        0.005               0.000      0.299 r
  U340/ZN (ND2D3)                                   0.033     0.030      0.329 f
  n219 (net)                     2        0.007               0.000      0.329 f
  U501/ZN (ND2D2)                                   0.026     0.023      0.353 r
  n611 (net)                     2        0.003               0.000      0.353 r
  U668/ZN (ND2D1)                                   0.034     0.030      0.383 f
  n280 (net)                     1        0.002               0.000      0.383 f
  U486/ZN (ND2D2)                                   0.029     0.024      0.407 r
  n284 (net)                     2        0.004               0.000      0.407 r
  U485/ZN (INVD2)                                   0.013     0.015      0.422 f
  n112 (net)                     1        0.002               0.000      0.422 f
  U484/ZN (ND2D2)                                   0.021     0.015      0.437 r
  n115 (net)                     1        0.002               0.000      0.437 r
  U243/ZN (CKND2D2)                                 0.019     0.021      0.458 f
  n285 (net)                     1        0.002               0.000      0.458 f
  U669/ZN (NR2XD1)                                  0.023     0.019      0.477 r
  N122 (net)                     1        0.001               0.000      0.477 r
  dr_reg_15_/D (DFQD1)                              0.023     0.000      0.477 r
  data arrival time                                                      0.477

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_15_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.030      0.470
  data required time                                                     0.470
  -------------------------------------------------------------------------------
  data required time                                                     0.470
  data arrival time                                                     -0.477
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.007


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: cr_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  a[1] (in)                                         0.000     0.000      0.200 f
  a[1] (net)                     8        0.045               0.000      0.200 f
  U520/ZN (ND2D8)                                   0.019     0.012      0.212 r
  n394 (net)                     1        0.005               0.000      0.212 r
  U535/ZN (ND2D4)                                   0.022     0.023      0.235 f
  n136 (net)                     1        0.004               0.000      0.235 f
  U540/ZN (ND2D4)                                   0.026     0.021      0.255 r
  n172 (net)                     2        0.007               0.000      0.255 r
  U134/ZN (NR2XD3)                                  0.025     0.021      0.276 f
  n450 (net)                     3        0.006               0.000      0.276 f
  U452/ZN (INVD1)                                   0.026     0.023      0.299 r
  n66 (net)                      1        0.002               0.000      0.299 r
  U451/ZN (ND2D2)                                   0.038     0.031      0.330 f
  n526 (net)                     5        0.006               0.000      0.330 f
  U356/ZN (AOI21D1)                                 0.062     0.042      0.372 r
  n517 (net)                     1        0.002               0.000      0.372 r
  U355/ZN (XNR2D1)                                  0.036     0.081      0.453 f
  n518 (net)                     1        0.002               0.000      0.453 f
  U252/ZN (NR2XD1)                                  0.025     0.023      0.476 r
  N94 (net)                      1        0.001               0.000      0.476 r
  cr_reg_5_/D (DFQD2)                               0.025     0.000      0.476 r
  data arrival time                                                      0.476

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_5_/CP (DFQD2)                                        0.000      0.500 r
  library setup time                                         -0.031      0.469
  data required time                                                     0.469
  -------------------------------------------------------------------------------
  data required time                                                     0.469
  data arrival time                                                     -0.476
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.007


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: dr_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[1] (in)                                         0.000     0.000      0.200 r
  a[1] (net)                     8        0.046               0.000      0.200 r
  U463/ZN (ND2D4)                                   0.030     0.013      0.213 f
  n408 (net)                     1        0.002               0.000      0.213 f
  U281/ZN (ND2D2)                                   0.022     0.023      0.236 r
  n165 (net)                     1        0.002               0.000      0.236 r
  U565/ZN (ND3D2)                                   0.038     0.036      0.271 f
  n178 (net)                     1        0.002               0.000      0.271 f
  U552/ZN (ND2D2)                                   0.031     0.028      0.299 r
  n150 (net)                     2        0.005               0.000      0.299 r
  U551/ZN (INVD1)                                   0.024     0.024      0.323 f
  n214 (net)                     2        0.003               0.000      0.323 f
  U550/ZN (OAI211D1)                                0.068     0.047      0.370 r
  n147 (net)                     1        0.002               0.000      0.370 r
  U549/ZN (XNR2D1)                                  0.036     0.082      0.453 f
  n146 (net)                     1        0.002               0.000      0.453 f
  U548/ZN (NR2XD1)                                  0.025     0.023      0.476 r
  N114 (net)                     1        0.001               0.000      0.476 r
  dr_reg_7_/D (DFQD1)                               0.025     0.000      0.476 r
  data arrival time                                                      0.476

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_7_/CP (DFQD1)                                        0.000      0.500 r
  library setup time                                         -0.030      0.470
  data required time                                                     0.470
  -------------------------------------------------------------------------------
  data required time                                                     0.470
  data arrival time                                                     -0.476
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.006


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: dr_reg_8_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[1] (in)                                         0.000     0.000      0.200 r
  a[1] (net)                     8        0.046               0.000      0.200 r
  U463/ZN (ND2D4)                                   0.030     0.013      0.213 f
  n408 (net)                     1        0.002               0.000      0.213 f
  U281/ZN (ND2D2)                                   0.022     0.023      0.236 r
  n165 (net)                     1        0.002               0.000      0.236 r
  U565/ZN (ND3D2)                                   0.038     0.036      0.271 f
  n178 (net)                     1        0.002               0.000      0.271 f
  U552/ZN (ND2D2)                                   0.031     0.028      0.299 r
  n150 (net)                     2        0.005               0.000      0.299 r
  U340/ZN (ND2D3)                                   0.033     0.030      0.329 f
  n219 (net)                     2        0.007               0.000      0.329 f
  U500/ZN (ND2D4)                                   0.032     0.027      0.357 r
  n123 (net)                     6        0.010               0.000      0.357 r
  U759/Z (CKXOR2D1)                                 0.035     0.081      0.438 f
  n615 (net)                     1        0.001               0.000      0.438 f
  U760/ZN (NR2D1)                                   0.041     0.034      0.472 r
  N115 (net)                     1        0.001               0.000      0.472 r
  dr_reg_8_/D (DFQD1)                               0.041     0.000      0.472 r
  data arrival time                                                      0.472

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_8_/CP (DFQD1)                                        0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.472
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.006


  Startpoint: a[5] (input port clocked by clk)
  Endpoint: br_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  a[5] (in)                                         0.000     0.000      0.200 f
  a[5] (net)                    10        0.053               0.000      0.200 f
  U524/ZN (ND2D3)                                   0.032     0.015      0.215 r
  n552 (net)                     2        0.005               0.000      0.215 r
  U498/ZN (OAI21D4)                                 0.038     0.039      0.254 f
  n536 (net)                     3        0.007               0.000      0.254 f
  U741/ZN (INVD1)                                   0.022     0.022      0.276 r
  n539 (net)                     1        0.001               0.000      0.276 r
  U742/ZN (OAI21D1)                                 0.032     0.024      0.300 f
  n540 (net)                     1        0.001               0.000      0.300 f
  U202/ZN (AOI21D1)                                 0.062     0.056      0.356 r
  n546 (net)                     1        0.002               0.000      0.356 r
  U354/ZN (XNR2D1)                                  0.033     0.077      0.433 f
  n198 (net)                     1        0.001               0.000      0.433 f
  U259/ZN (NR2XD0)                                  0.038     0.031      0.464 r
  N79 (net)                      1        0.001               0.000      0.464 r
  br_reg_7_/D (DFQD4)                               0.038     0.000      0.464 r
  data arrival time                                                      0.464

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_7_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.037      0.463
  data required time                                                     0.463
  -------------------------------------------------------------------------------
  data required time                                                     0.463
  data arrival time                                                     -0.464
  -------------------------------------------------------------------------------
  slack (VIOLATED)                                                      -0.001


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: dr_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[1] (in)                                         0.000     0.000      0.200 r
  a[1] (net)                     8        0.046               0.000      0.200 r
  U463/ZN (ND2D4)                                   0.030     0.013      0.213 f
  n408 (net)                     1        0.002               0.000      0.213 f
  U281/ZN (ND2D2)                                   0.022     0.023      0.236 r
  n165 (net)                     1        0.002               0.000      0.236 r
  U565/ZN (ND3D2)                                   0.038     0.036      0.271 f
  n178 (net)                     1        0.002               0.000      0.271 f
  U552/ZN (ND2D2)                                   0.031     0.028      0.299 r
  n150 (net)                     2        0.005               0.000      0.299 r
  U551/ZN (INVD1)                                   0.024     0.024      0.323 f
  n214 (net)                     2        0.003               0.000      0.323 f
  U528/ZN (INVD2)                                   0.033     0.026      0.349 r
  n215 (net)                     4        0.006               0.000      0.349 r
  U712/Z (CKXOR2D1)                                 0.035     0.081      0.431 f
  n441 (net)                     1        0.001               0.000      0.431 f
  U713/ZN (NR2D1)                                   0.041     0.034      0.465 r
  N111 (net)                     1        0.001               0.000      0.465 r
  dr_reg_4_/D (DFQD1)                               0.041     0.000      0.465 r
  data arrival time                                                      0.465

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_4_/CP (DFQD1)                                        0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.465
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.001


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: cr_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  a[1] (in)                                         0.000     0.000      0.200 f
  a[1] (net)                     8        0.045               0.000      0.200 f
  U520/ZN (ND2D8)                                   0.019     0.012      0.212 r
  n394 (net)                     1        0.005               0.000      0.212 r
  U535/ZN (ND2D4)                                   0.022     0.023      0.235 f
  n136 (net)                     1        0.004               0.000      0.235 f
  U540/ZN (ND2D4)                                   0.026     0.021      0.255 r
  n172 (net)                     2        0.007               0.000      0.255 r
  U134/ZN (NR2XD3)                                  0.025     0.021      0.276 f
  n450 (net)                     3        0.006               0.000      0.276 f
  U139/ZN (OAI21D2)                                 0.046     0.035      0.312 r
  n93 (net)                      1        0.002               0.000      0.312 r
  U503/ZN (ND2D2)                                   0.036     0.034      0.345 f
  n126 (net)                     3        0.005               0.000      0.345 f
  U617/ZN (CKND2D0)                                 0.047     0.039      0.385 r
  n209 (net)                     1        0.001               0.000      0.385 r
  U413/ZN (ND3D1)                                   0.046     0.041      0.426 f
  n511 (net)                     1        0.001               0.000      0.426 f
  U734/ZN (NR2D1)                                   0.042     0.037      0.463 r
  N98 (net)                      1        0.001               0.000      0.463 r
  cr_reg_9_/D (DFQD2)                               0.042     0.000      0.463 r
  data arrival time                                                      0.463

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_9_/CP (DFQD2)                                        0.000      0.500 r
  library setup time                                         -0.035      0.465
  data required time                                                     0.465
  -------------------------------------------------------------------------------
  data required time                                                     0.465
  data arrival time                                                     -0.463
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: a[0] (input port clocked by clk)
  Endpoint: br_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[0] (in)                                         0.000     0.000      0.200 r
  a[0] (net)                     8        0.019               0.000      0.200 r
  U123/ZN (ND2D4)                                   0.032     0.020      0.220 f
  n403 (net)                     4        0.007               0.000      0.220 f
  U489/Z (OA21D1)                                   0.031     0.068      0.289 f
  n116 (net)                     2        0.003               0.000      0.289 f
  U348/ZN (OAI21D1)                                 0.055     0.041      0.330 r
  n429 (net)                     1        0.002               0.000      0.330 r
  U411/ZN (XNR2D0)                                  0.040     0.088      0.418 r
  n430 (net)                     1        0.001               0.000      0.418 r
  U204/Z (AN2XD1)                                   0.024     0.047      0.465 r
  n619 (net)                     1        0.001               0.000      0.465 r
  br_reg_3_/D (DFQD2)                               0.024     0.000      0.465 r
  data arrival time                                                      0.465

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_3_/CP (DFQD2)                                        0.000      0.500 r
  library setup time                                         -0.030      0.470
  data required time                                                     0.470
  -------------------------------------------------------------------------------
  data required time                                                     0.470
  data arrival time                                                     -0.465
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.004


  Startpoint: a[0] (input port clocked by clk)
  Endpoint: br_reg_8_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[0] (in)                                         0.000     0.000      0.200 r
  a[0] (net)                     8        0.019               0.000      0.200 r
  U123/ZN (ND2D4)                                   0.032     0.020      0.220 f
  n403 (net)                     4        0.007               0.000      0.220 f
  U523/ZN (OAI21D4)                                 0.041     0.039      0.259 r
  n435 (net)                     2        0.003               0.000      0.259 r
  U556/ZN (ND2D2)                                   0.023     0.025      0.284 f
  n160 (net)                     1        0.002               0.000      0.284 f
  U554/ZN (ND2D2)                                   0.020     0.018      0.301 r
  n157 (net)                     1        0.002               0.000      0.301 r
  U151/ZN (ND2D2)                                   0.032     0.027      0.328 f
  n2 (net)                       1        0.004               0.000      0.328 f
  U150/ZN (ND2D4)                                   0.035     0.028      0.356 r
  n499 (net)                     9        0.011               0.000      0.356 r
  U160/Z (CKXOR2D1)                                 0.038     0.085      0.441 f
  n7 (net)                       1        0.002               0.000      0.441 f
  U159/ZN (NR2XD1)                                  0.025     0.024      0.465 r
  n618 (net)                     1        0.001               0.000      0.465 r
  br_reg_8_/D (DFQD1)                               0.025     0.000      0.465 r
  data arrival time                                                      0.465

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_8_/CP (DFQD1)                                        0.000      0.500 r
  library setup time                                         -0.031      0.469
  data required time                                                     0.469
  -------------------------------------------------------------------------------
  data required time                                                     0.469
  data arrival time                                                     -0.465
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: a[0] (input port clocked by clk)
  Endpoint: br_reg_16_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[0] (in)                                         0.000     0.000      0.200 r
  a[0] (net)                     8        0.019               0.000      0.200 r
  U123/ZN (ND2D4)                                   0.032     0.020      0.220 f
  n403 (net)                     4        0.007               0.000      0.220 f
  U523/ZN (OAI21D4)                                 0.041     0.039      0.259 r
  n435 (net)                     2        0.003               0.000      0.259 r
  U556/ZN (ND2D2)                                   0.023     0.025      0.284 f
  n160 (net)                     1        0.002               0.000      0.284 f
  U554/ZN (ND2D2)                                   0.020     0.018      0.301 r
  n157 (net)                     1        0.002               0.000      0.301 r
  U151/ZN (ND2D2)                                   0.032     0.027      0.328 f
  n2 (net)                       1        0.004               0.000      0.328 f
  U150/ZN (ND2D4)                                   0.035     0.028      0.356 r
  n499 (net)                     9        0.011               0.000      0.356 r
  U478/ZN (INVD0)                                   0.020     0.023      0.379 f
  n106 (net)                     1        0.001               0.000      0.379 f
  U257/ZN (NR2XD0)                                  0.036     0.028      0.407 r
  n71 (net)                      1        0.001               0.000      0.407 r
  U250/ZN (NR2XD0)                                  0.025     0.025      0.432 f
  n67 (net)                      1        0.001               0.000      0.432 f
  U248/ZN (NR2XD0)                                  0.038     0.030      0.462 r
  N88 (net)                      1        0.001               0.000      0.462 r
  br_reg_16_/D (DFQD1)                              0.038     0.000      0.462 r
  data arrival time                                                      0.462

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_16_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.033      0.467
  data required time                                                     0.467
  -------------------------------------------------------------------------------
  data required time                                                     0.467
  data arrival time                                                     -0.462
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.005


  Startpoint: a[0] (input port clocked by clk)
  Endpoint: br_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[0] (in)                                         0.000     0.000      0.200 r
  a[0] (net)                     8        0.019               0.000      0.200 r
  U123/ZN (ND2D4)                                   0.032     0.020      0.220 f
  n403 (net)                     4        0.007               0.000      0.220 f
  U523/ZN (OAI21D4)                                 0.041     0.039      0.259 r
  n435 (net)                     2        0.003               0.000      0.259 r
  U710/ZN (IOA21D2)                                 0.041     0.071      0.331 r
  n550 (net)                     4        0.005               0.000      0.331 r
  U431/ZN (XNR2D0)                                  0.040     0.084      0.415 r
  n439 (net)                     1        0.001               0.000      0.415 r
  U195/Z (AN2XD1)                                   0.024     0.047      0.462 r
  n620 (net)                     1        0.001               0.000      0.462 r
  br_reg_4_/D (DFQD1)                               0.024     0.000      0.462 r
  data arrival time                                                      0.462

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_4_/CP (DFQD1)                                        0.000      0.500 r
  library setup time                                         -0.030      0.470
  data required time                                                     0.470
  -------------------------------------------------------------------------------
  data required time                                                     0.470
  data arrival time                                                     -0.462
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.008


  Startpoint: a[12] (input port clocked by clk)
  Endpoint: cr_reg_17_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[12] (in)                                        0.000     0.000      0.200 r
  a[12] (net)                    6        0.020               0.000      0.200 r
  U645/ZN (ND2D1)                                   0.026     0.019      0.219 f
  n375 (net)                     1        0.001               0.000      0.219 f
  U440/ZN (INVD1)                                   0.060     0.041      0.260 r
  n582 (net)                     3        0.006               0.000      0.260 r
  U568/ZN (AOI21D4)                                 0.030     0.031      0.291 f
  n468 (net)                     3        0.004               0.000      0.291 f
  U107/ZN (NR2D1)                                   0.072     0.051      0.342 r
  n571 (net)                     2        0.003               0.000      0.342 r
  U581/ZN (NR2XD1)                                  0.029     0.032      0.374 f
  n174 (net)                     1        0.002               0.000      0.374 f
  U580/ZN (CKND2D2)                                 0.035     0.031      0.405 r
  n566 (net)                     3        0.004               0.000      0.405 r
  U729/ZN (INVD1)                                   0.015     0.017      0.422 f
  n475 (net)                     1        0.001               0.000      0.422 f
  U91/ZN (AOI21D1)                                  0.052     0.031      0.453 r
  N106 (net)                     1        0.001               0.000      0.453 r
  cr_reg_17_/D (DFQD1)                              0.052     0.000      0.453 r
  data arrival time                                                      0.453

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_17_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.037      0.463
  data required time                                                     0.463
  -------------------------------------------------------------------------------
  data required time                                                     0.463
  data arrival time                                                     -0.453
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.010


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: dr_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  a[1] (in)                                         0.000     0.000      0.200 f
  a[1] (net)                     8        0.045               0.000      0.200 f
  U330/ZN (NR2XD4)                                  0.027     0.014      0.214 r
  n94 (net)                      1        0.003               0.000      0.214 r
  U124/ZN (CKND3)                                   0.017     0.019      0.233 f
  n407 (net)                     3        0.005               0.000      0.233 f
  U706/ZN (ND2D1)                                   0.024     0.019      0.252 r
  n409 (net)                     1        0.001               0.000      0.252 r
  U707/ZN (ND2D1)                                   0.041     0.033      0.285 f
  n445 (net)                     2        0.003               0.000      0.285 f
  U714/ZN (AOI21D1)                                 0.062     0.042      0.327 r
  n448 (net)                     1        0.002               0.000      0.327 r
  U716/Z (CKXOR2D1)                                 0.035     0.089      0.417 f
  n449 (net)                     1        0.001               0.000      0.417 f
  U717/ZN (NR2D1)                                   0.041     0.034      0.451 r
  N110 (net)                     1        0.001               0.000      0.451 r
  dr_reg_3_/D (DFQD1)                               0.041     0.000      0.451 r
  data arrival time                                                      0.451

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_3_/CP (DFQD1)                                        0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.451
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.015


  Startpoint: a[3] (input port clocked by clk)
  Endpoint: cr_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[3] (in)                                         0.000     0.000      0.200 r
  a[3] (net)                     8        0.056               0.000      0.200 r
  U495/ZN (NR2XD8)                                  0.028     0.011      0.211 f
  n118 (net)                     3        0.008               0.000      0.211 f
  U138/ZN (INVD4)                                   0.020     0.020      0.231 r
  n135 (net)                     2        0.006               0.000      0.231 r
  U132/ZN (ND2D4)                                   0.024     0.024      0.255 f
  n195 (net)                     1        0.005               0.000      0.255 f
  U134/ZN (NR2XD3)                                  0.032     0.032      0.287 r
  n450 (net)                     3        0.006               0.000      0.287 r
  U452/ZN (INVD1)                                   0.018     0.020      0.307 f
  n66 (net)                      1        0.002               0.000      0.307 f
  U451/ZN (ND2D2)                                   0.036     0.025      0.332 r
  n526 (net)                     5        0.006               0.000      0.332 r
  U723/Z (CKXOR2D1)                                 0.035     0.082      0.414 f
  n464 (net)                     1        0.001               0.000      0.414 f
  U724/ZN (NR2D1)                                   0.041     0.034      0.449 r
  N93 (net)                      1        0.001               0.000      0.449 r
  cr_reg_4_/D (DFQD1)                               0.041     0.000      0.449 r
  data arrival time                                                      0.449

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_4_/CP (DFQD1)                                        0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.449
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.017


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: cr_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  a[1] (in)                                         0.000     0.000      0.200 f
  a[1] (net)                     8        0.045               0.000      0.200 f
  U520/ZN (ND2D8)                                   0.019     0.012      0.212 r
  n394 (net)                     1        0.005               0.000      0.212 r
  U535/ZN (ND2D4)                                   0.022     0.023      0.235 f
  n136 (net)                     1        0.004               0.000      0.235 f
  U540/ZN (ND2D4)                                   0.026     0.021      0.255 r
  n172 (net)                     2        0.007               0.000      0.255 r
  U576/ZN (INVD1)                                   0.020     0.020      0.275 f
  n421 (net)                     2        0.003               0.000      0.275 f
  U708/ZN (AOI21D1)                                 0.062     0.038      0.313 r
  n424 (net)                     1        0.002               0.000      0.313 r
  U192/ZN (XNR2D1)                                  0.031     0.076      0.389 f
  n425 (net)                     1        0.001               0.000      0.389 f
  U180/ZN (NR2D0)                                   0.068     0.051      0.440 r
  N92 (net)                      1        0.001               0.000      0.440 r
  cr_reg_3_/D (DFQD2)                               0.068     0.000      0.440 r
  data arrival time                                                      0.440

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_3_/CP (DFQD2)                                        0.000      0.500 r
  library setup time                                         -0.041      0.459
  data required time                                                     0.459
  -------------------------------------------------------------------------------
  data required time                                                     0.459
  data arrival time                                                     -0.440
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.019


  Startpoint: a[5] (input port clocked by clk)
  Endpoint: cr_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  a[5] (in)                                         0.000     0.000      0.200 f
  a[5] (net)                    10        0.053               0.000      0.200 f
  U603/ZN (ND2D2)                                   0.035     0.019      0.219 r
  n514 (net)                     2        0.005               0.000      0.219 r
  U597/ZN (OAI21D4)                                 0.038     0.040      0.258 f
  n522 (net)                     3        0.007               0.000      0.258 f
  U718/ZN (INVD1)                                   0.024     0.024      0.282 r
  n454 (net)                     2        0.002               0.000      0.282 r
  U178/ZN (INVD0)                                   0.030     0.026      0.309 f
  n459 (net)                     2        0.002               0.000      0.309 f
  U264/ZN (AOI21D1)                                 0.054     0.035      0.344 r
  n456 (net)                     1        0.001               0.000      0.344 r
  U720/ZN (OAI211D1)                                0.058     0.061      0.405 f
  n462 (net)                     1        0.001               0.000      0.405 f
  U722/ZN (NR2D1)                                   0.044     0.040      0.445 r
  N95 (net)                      1        0.001               0.000      0.445 r
  cr_reg_6_/D (DFQD2)                               0.044     0.000      0.445 r
  data arrival time                                                      0.445

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_6_/CP (DFQD2)                                        0.000      0.500 r
  library setup time                                         -0.035      0.465
  data required time                                                     0.465
  -------------------------------------------------------------------------------
  data required time                                                     0.465
  data arrival time                                                     -0.445
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.020


  Startpoint: a[2] (input port clocked by clk)
  Endpoint: dr_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  a[2] (in)                                         0.000     0.000      0.200 f
  a[2] (net)                     6        0.034               0.000      0.200 f
  U313/ZN (ND2D2)                                   0.029     0.015      0.215 r
  n410 (net)                     2        0.003               0.000      0.215 r
  U394/ZN (INVD1)                                   0.017     0.019      0.234 f
  n443 (net)                     2        0.002               0.000      0.234 f
  U423/ZN (NR2D0)                                   0.057     0.042      0.275 r
  n411 (net)                     1        0.001               0.000      0.275 r
  U422/ZN (XNR2D0)                                  0.036     0.113      0.388 f
  n412 (net)                     1        0.001               0.000      0.388 f
  U261/ZN (NR2XD0)                                  0.038     0.032      0.421 r
  N109 (net)                     1        0.001               0.000      0.421 r
  dr_reg_2_/D (DFQD1)                               0.038     0.000      0.421 r
  data arrival time                                                      0.421

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_2_/CP (DFQD1)                                        0.000      0.500 r
  library setup time                                         -0.033      0.467
  data required time                                                     0.467
  -------------------------------------------------------------------------------
  data required time                                                     0.467
  data arrival time                                                     -0.421
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.046


  Startpoint: a[0] (input port clocked by clk)
  Endpoint: br_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[0] (in)                                         0.000     0.000      0.200 r
  a[0] (net)                     8        0.019               0.000      0.200 r
  U123/ZN (ND2D4)                                   0.032     0.020      0.220 f
  n403 (net)                     4        0.007               0.000      0.220 f
  U489/Z (OA21D1)                                   0.031     0.068      0.289 f
  n116 (net)                     2        0.003               0.000      0.289 f
  U266/Z (XOR2D0)                                   0.040     0.078      0.367 r
  n415 (net)                     1        0.001               0.000      0.367 r
  U196/Z (AN2XD1)                                   0.024     0.047      0.414 r
  N74 (net)                      1        0.001               0.000      0.414 r
  br_reg_2_/D (DFQD1)                               0.024     0.000      0.414 r
  data arrival time                                                      0.414

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_2_/CP (DFQD1)                                        0.000      0.500 r
  library setup time                                         -0.030      0.470
  data required time                                                     0.470
  -------------------------------------------------------------------------------
  data required time                                                     0.470
  data arrival time                                                     -0.414
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.056


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: cr_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[1] (in)                                         0.000     0.000      0.200 r
  a[1] (net)                     8        0.046               0.000      0.200 r
  U520/ZN (ND2D8)                                   0.020     0.016      0.216 f
  n394 (net)                     1        0.005               0.000      0.216 f
  U535/ZN (ND2D4)                                   0.021     0.020      0.236 r
  n136 (net)                     1        0.004               0.000      0.236 r
  U540/ZN (ND2D4)                                   0.026     0.023      0.259 f
  n172 (net)                     2        0.006               0.000      0.259 f
  U576/ZN (INVD1)                                   0.032     0.027      0.286 r
  n421 (net)                     2        0.003               0.000      0.286 r
  U199/Z (CKXOR2D1)                                 0.035     0.081      0.367 f
  n417 (net)                     1        0.001               0.000      0.367 f
  U193/ZN (NR2D1)                                   0.041     0.034      0.402 r
  N91 (net)                      1        0.001               0.000      0.402 r
  cr_reg_2_/D (DFQD1)                               0.041     0.000      0.402 r
  data arrival time                                                      0.402

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_2_/CP (DFQD1)                                        0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.402
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.064


  Startpoint: ar_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: br_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  ar_reg_1_/CP (DFQD1)                              0.000     0.000      0.000 r
  ar_reg_1_/Q (DFQD1)                               0.145     0.170      0.170 r
  ar[1] (net)                    2        0.016               0.000      0.170 r
  U331/ZN (NR2XD4)                                  0.043     0.048      0.218 f
  n400 (net)                     3        0.007               0.000      0.218 f
  U409/ZN (INVD1)                                   0.021     0.022      0.240 r
  n402 (net)                     1        0.001               0.000      0.240 r
  U127/ZN (CKND2D0)                                 0.050     0.038      0.278 f
  n404 (net)                     1        0.002               0.000      0.278 f
  U705/Z (CKXOR2D1)                                 0.032     0.075      0.353 r
  n405 (net)                     1        0.001               0.000      0.353 r
  U265/Z (AN2XD1)                                   0.024     0.046      0.399 r
  N73 (net)                      1        0.001               0.000      0.399 r
  br_reg_1_/D (DFQD4)                               0.024     0.000      0.399 r
  data arrival time                                                      0.399

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_1_/CP (DFQD4)                                        0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.399
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.068


  Startpoint: s_reg_17_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[17] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_17_/CP (DFQD2)                              0.000     0.000      0.000 r
  s_reg_17_/Q (DFQD2)                               0.219     0.215      0.215 r
  s[17] (net)                    1        0.050               0.000      0.215 r
  s[17] (out)                                       0.219     0.000      0.215 r
  data arrival time                                                      0.215

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: s_reg_16_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[16] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_16_/CP (DFQD2)                              0.000     0.000      0.000 r
  s_reg_16_/Q (DFQD2)                               0.219     0.215      0.215 r
  s[16] (net)                    1        0.050               0.000      0.215 r
  s[16] (out)                                       0.219     0.000      0.215 r
  data arrival time                                                      0.215

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: s_reg_15_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[15] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_15_/CP (DFQD2)                              0.000     0.000      0.000 r
  s_reg_15_/Q (DFQD2)                               0.219     0.215      0.215 r
  s[15] (net)                    1        0.050               0.000      0.215 r
  s[15] (out)                                       0.219     0.000      0.215 r
  data arrival time                                                      0.215

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: s_reg_14_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[14] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_14_/CP (DFQD2)                              0.000     0.000      0.000 r
  s_reg_14_/Q (DFQD2)                               0.219     0.215      0.215 r
  s[14] (net)                    1        0.050               0.000      0.215 r
  s[14] (out)                                       0.219     0.000      0.215 r
  data arrival time                                                      0.215

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: s_reg_13_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[13] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_13_/CP (DFQD2)                              0.000     0.000      0.000 r
  s_reg_13_/Q (DFQD2)                               0.219     0.215      0.215 r
  s[13] (net)                    1        0.050               0.000      0.215 r
  s[13] (out)                                       0.219     0.000      0.215 r
  data arrival time                                                      0.215

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: s_reg_12_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[12] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_12_/CP (DFQD2)                              0.000     0.000      0.000 r
  s_reg_12_/Q (DFQD2)                               0.219     0.215      0.215 r
  s[12] (net)                    1        0.050               0.000      0.215 r
  s[12] (out)                                       0.219     0.000      0.215 r
  data arrival time                                                      0.215

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: s_reg_11_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[11] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_11_/CP (DFQD2)                              0.000     0.000      0.000 r
  s_reg_11_/Q (DFQD2)                               0.219     0.215      0.215 r
  s[11] (net)                    1        0.050               0.000      0.215 r
  s[11] (out)                                       0.219     0.000      0.215 r
  data arrival time                                                      0.215

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: s_reg_10_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[10] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_10_/CP (DFQD2)                              0.000     0.000      0.000 r
  s_reg_10_/Q (DFQD2)                               0.219     0.215      0.215 r
  s[10] (net)                    1        0.050               0.000      0.215 r
  s[10] (out)                                       0.219     0.000      0.215 r
  data arrival time                                                      0.215

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: s_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[9] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_9_/CP (DFQD2)                               0.000     0.000      0.000 r
  s_reg_9_/Q (DFQD2)                                0.219     0.215      0.215 r
  s[9] (net)                     1        0.050               0.000      0.215 r
  s[9] (out)                                        0.219     0.000      0.215 r
  data arrival time                                                      0.215

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: s_reg_8_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[8] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_8_/CP (DFQD2)                               0.000     0.000      0.000 r
  s_reg_8_/Q (DFQD2)                                0.219     0.215      0.215 r
  s[8] (net)                     1        0.050               0.000      0.215 r
  s[8] (out)                                        0.219     0.000      0.215 r
  data arrival time                                                      0.215

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: s_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[7] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_7_/CP (DFQD2)                               0.000     0.000      0.000 r
  s_reg_7_/Q (DFQD2)                                0.219     0.215      0.215 r
  s[7] (net)                     1        0.050               0.000      0.215 r
  s[7] (out)                                        0.219     0.000      0.215 r
  data arrival time                                                      0.215

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: s_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[6] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_6_/CP (DFQD2)                               0.000     0.000      0.000 r
  s_reg_6_/Q (DFQD2)                                0.219     0.215      0.215 r
  s[6] (net)                     1        0.050               0.000      0.215 r
  s[6] (out)                                        0.219     0.000      0.215 r
  data arrival time                                                      0.215

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: s_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[5] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_5_/CP (DFQD2)                               0.000     0.000      0.000 r
  s_reg_5_/Q (DFQD2)                                0.219     0.215      0.215 r
  s[5] (net)                     1        0.050               0.000      0.215 r
  s[5] (out)                                        0.219     0.000      0.215 r
  data arrival time                                                      0.215

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: s_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[4] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_4_/CP (DFQD2)                               0.000     0.000      0.000 r
  s_reg_4_/Q (DFQD2)                                0.219     0.215      0.215 r
  s[4] (net)                     1        0.050               0.000      0.215 r
  s[4] (out)                                        0.219     0.000      0.215 r
  data arrival time                                                      0.215

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: s_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[3] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_3_/CP (DFQD2)                               0.000     0.000      0.000 r
  s_reg_3_/Q (DFQD2)                                0.219     0.215      0.215 r
  s[3] (net)                     1        0.050               0.000      0.215 r
  s[3] (out)                                        0.219     0.000      0.215 r
  data arrival time                                                      0.215

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: s_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[2] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_2_/CP (DFQD2)                               0.000     0.000      0.000 r
  s_reg_2_/Q (DFQD2)                                0.219     0.215      0.215 r
  s[2] (net)                     1        0.050               0.000      0.215 r
  s[2] (out)                                        0.219     0.000      0.215 r
  data arrival time                                                      0.215

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: s_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[1] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_1_/CP (DFQD2)                               0.000     0.000      0.000 r
  s_reg_1_/Q (DFQD2)                                0.219     0.215      0.215 r
  s[1] (net)                     1        0.050               0.000      0.215 r
  s[1] (out)                                        0.219     0.000      0.215 r
  data arrival time                                                      0.215

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: s_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Endpoint: s[0] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  s_reg_0_/CP (DFQD2)                               0.000     0.000      0.000 r
  s_reg_0_/Q (DFQD2)                                0.219     0.215      0.215 r
  s[0] (net)                     1        0.050               0.000      0.215 r
  s[0] (out)                                        0.219     0.000      0.215 r
  data arrival time                                                      0.215

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  output external delay                                      -0.200      0.300
  data required time                                                     0.300
  -------------------------------------------------------------------------------
  data required time                                                     0.300
  data arrival time                                                     -0.215
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: a[0] (input port clocked by clk)
  Endpoint: cr_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[0] (in)                                         0.000     0.000      0.200 r
  a[0] (net)                     8        0.019               0.000      0.200 r
  U383/Z (AN2XD1)                                   0.033     0.044      0.244 r
  n107 (net)                     2        0.002               0.000      0.244 r
  U208/Z (CKXOR2D1)                                 0.035     0.102      0.346 f
  n396 (net)                     1        0.001               0.000      0.346 f
  U203/ZN (NR2D1)                                   0.041     0.034      0.381 r
  N90 (net)                      1        0.001               0.000      0.381 r
  cr_reg_1_/D (DFQD1)                               0.041     0.000      0.381 r
  data arrival time                                                      0.381

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_1_/CP (DFQD1)                                        0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.381
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.085


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: dr_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[1] (in)                                         0.000     0.000      0.200 r
  a[1] (net)                     8        0.046               0.000      0.200 r
  U330/ZN (NR2XD4)                                  0.034     0.010      0.210 f
  n94 (net)                      1        0.003               0.000      0.210 f
  U124/ZN (CKND3)                                   0.022     0.022      0.232 r
  n407 (net)                     3        0.005               0.000      0.232 r
  U277/ZN (ND2D1)                                   0.031     0.027      0.259 f
  n398 (net)                     1        0.002               0.000      0.259 f
  U421/ZN (XNR2D0)                                  0.038     0.079      0.338 f
  n399 (net)                     1        0.001               0.000      0.338 f
  U201/ZN (NR2D1)                                   0.041     0.035      0.373 r
  N108 (net)                     1        0.001               0.000      0.373 r
  dr_reg_1_/D (DFQD1)                               0.041     0.000      0.373 r
  data arrival time                                                      0.373

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_1_/CP (DFQD1)                                        0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.373
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.093


  Startpoint: a[0] (input port clocked by clk)
  Endpoint: br_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[0] (in)                                         0.000     0.000      0.200 r
  a[0] (net)                     8        0.019               0.000      0.200 r
  U418/Z (OR2XD1)                                   0.018     0.024      0.224 r
  n390 (net)                     1        0.001               0.000      0.224 r
  U640/Z (CKAN2D1)                                  0.028     0.052      0.276 r
  n391 (net)                     1        0.001               0.000      0.276 r
  U276/Z (AN2XD1)                                   0.024     0.044      0.321 r
  n616 (net)                     1        0.001               0.000      0.321 r
  br_reg_0_/D (DFQD1)                               0.024     0.000      0.321 r
  data arrival time                                                      0.321

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  br_reg_0_/CP (DFQD1)                                        0.000      0.500 r
  library setup time                                         -0.030      0.470
  data required time                                                     0.470
  -------------------------------------------------------------------------------
  data required time                                                     0.470
  data arrival time                                                     -0.321
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.149


  Startpoint: reset (input port clocked by clk)
  Endpoint: cr_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   77        0.102               0.000      0.200 f
  U240/ZN (INVD2)                                   0.062     0.035      0.235 r
  n556 (net)                    11        0.013               0.000      0.235 r
  U229/ZN (OAI21D1)                                 0.037     0.043      0.278 f
  n393 (net)                     1        0.001               0.000      0.278 f
  U226/ZN (NR2D1)                                   0.041     0.035      0.313 r
  N89 (net)                      1        0.001               0.000      0.313 r
  cr_reg_0_/D (DFQD1)                               0.041     0.000      0.313 r
  data arrival time                                                      0.313

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  cr_reg_0_/CP (DFQD1)                                        0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.313
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.153


  Startpoint: reset (input port clocked by clk)
  Endpoint: dr_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   77        0.102               0.000      0.200 f
  U240/ZN (INVD2)                                   0.062     0.035      0.235 r
  n556 (net)                    11        0.013               0.000      0.235 r
  U227/ZN (OAI21D1)                                 0.035     0.043      0.278 f
  n392 (net)                     1        0.001               0.000      0.278 f
  U220/ZN (NR2D1)                                   0.041     0.034      0.313 r
  N107 (net)                     1        0.001               0.000      0.313 r
  dr_reg_0_/D (DFQD1)                               0.041     0.000      0.313 r
  data arrival time                                                      0.313

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  dr_reg_0_/CP (DFQD1)                                        0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.313
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.153


  Startpoint: a[3] (input port clocked by clk)
  Endpoint: ar_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[3] (in)                                         0.000     0.000      0.200 r
  a[3] (net)                     8        0.056               0.000      0.200 r
  U93/ZN (INVD0)                                    0.019     0.013      0.213 f
  n149 (net)                     1        0.001               0.000      0.213 f
  U235/ZN (NR2D1)                                   0.041     0.034      0.248 r
  N59 (net)                      1        0.001               0.000      0.248 r
  ar_reg_3_/D (DFQD2)                               0.041     0.000      0.248 r
  data arrival time                                                      0.248

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_3_/CP (DFQD2)                                        0.000      0.500 r
  library setup time                                         -0.035      0.465
  data required time                                                     0.465
  -------------------------------------------------------------------------------
  data required time                                                     0.465
  data arrival time                                                     -0.248
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.218


  Startpoint: a[5] (input port clocked by clk)
  Endpoint: ar_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[5] (in)                                         0.000     0.000      0.200 r
  a[5] (net)                    10        0.055               0.000      0.200 r
  U95/ZN (INVD0)                                    0.020     0.014      0.214 f
  n386 (net)                     1        0.001               0.000      0.214 f
  U236/ZN (NR2D1)                                   0.041     0.031      0.245 r
  N61 (net)                      1        0.001               0.000      0.245 r
  ar_reg_5_/D (DFQD2)                               0.041     0.000      0.245 r
  data arrival time                                                      0.245

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_5_/CP (DFQD2)                                        0.000      0.500 r
  library setup time                                         -0.035      0.465
  data required time                                                     0.465
  -------------------------------------------------------------------------------
  data required time                                                     0.465
  data arrival time                                                     -0.245
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.220


  Startpoint: a[7] (input port clocked by clk)
  Endpoint: ar_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[7] (in)                                         0.000     0.000      0.200 r
  a[7] (net)                     8        0.053               0.000      0.200 r
  U94/ZN (INVD0)                                    0.020     0.014      0.214 f
  n385 (net)                     1        0.001               0.000      0.214 f
  U238/ZN (NR2D1)                                   0.041     0.031      0.245 r
  N63 (net)                      1        0.001               0.000      0.245 r
  ar_reg_7_/D (DFQD2)                               0.041     0.000      0.245 r
  data arrival time                                                      0.245

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_7_/CP (DFQD2)                                        0.000      0.500 r
  library setup time                                         -0.035      0.465
  data required time                                                     0.465
  -------------------------------------------------------------------------------
  data required time                                                     0.465
  data arrival time                                                     -0.245
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.220


  Startpoint: a[4] (input port clocked by clk)
  Endpoint: ar_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[4] (in)                                         0.000     0.000      0.200 r
  a[4] (net)                     6        0.031               0.000      0.200 r
  U98/ZN (INVD0)                                    0.020     0.014      0.214 f
  n380 (net)                     1        0.001               0.000      0.214 f
  U234/ZN (NR2D1)                                   0.041     0.031      0.245 r
  N60 (net)                      1        0.001               0.000      0.245 r
  ar_reg_4_/D (DFQD1)                               0.041     0.000      0.245 r
  data arrival time                                                      0.245

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_4_/CP (DFQD1)                                        0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.245
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.221


  Startpoint: a[0] (input port clocked by clk)
  Endpoint: ar_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[0] (in)                                         0.000     0.000      0.200 r
  a[0] (net)                     8        0.019               0.000      0.200 r
  U97/ZN (INVD0)                                    0.020     0.014      0.214 f
  n387 (net)                     1        0.001               0.000      0.214 f
  U232/ZN (NR2D1)                                   0.041     0.031      0.245 r
  N56 (net)                      1        0.001               0.000      0.245 r
  ar_reg_0_/D (DFQD1)                               0.041     0.000      0.245 r
  data arrival time                                                      0.245

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_0_/CP (DFQD1)                                        0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.245
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.221


  Startpoint: a[10] (input port clocked by clk)
  Endpoint: ar_reg_10_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[10] (in)                                        0.000     0.000      0.200 r
  a[10] (net)                    8        0.025               0.000      0.200 r
  U96/ZN (INVD0)                                    0.020     0.014      0.214 f
  n388 (net)                     1        0.001               0.000      0.214 f
  U237/ZN (NR2D1)                                   0.041     0.031      0.245 r
  N66 (net)                      1        0.001               0.000      0.245 r
  ar_reg_10_/D (DFQD1)                              0.041     0.000      0.245 r
  data arrival time                                                      0.245

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_10_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.245
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.221


  Startpoint: a[11] (input port clocked by clk)
  Endpoint: ar_reg_11_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[11] (in)                                        0.000     0.000      0.200 r
  a[11] (net)                    6        0.052               0.000      0.200 r
  U630/ZN (INVD8)                                   0.008     0.007      0.207 f
  n381 (net)                     2        0.006               0.000      0.207 f
  U404/ZN (NR2D1)                                   0.041     0.029      0.236 r
  N67 (net)                      1        0.001               0.000      0.236 r
  ar_reg_11_/D (DFQD4)                              0.041     0.000      0.236 r
  data arrival time                                                      0.236

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_11_/CP (DFQD4)                                       0.000      0.500 r
  library setup time                                         -0.038      0.462
  data required time                                                     0.462
  -------------------------------------------------------------------------------
  data required time                                                     0.462
  data arrival time                                                     -0.236
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.226


  Startpoint: a[9] (input port clocked by clk)
  Endpoint: ar_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[9] (in)                                         0.000     0.000      0.200 r
  a[9] (net)                     8        0.041               0.000      0.200 r
  U146/ZN (INVD6)                                   0.009     0.007      0.207 f
  n187 (net)                     3        0.006               0.000      0.207 f
  U420/ZN (NR2D1)                                   0.041     0.032      0.239 r
  N65 (net)                      1        0.001               0.000      0.239 r
  ar_reg_9_/D (DFQD1)                               0.041     0.000      0.239 r
  data arrival time                                                      0.239

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_9_/CP (DFQD1)                                        0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.239
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.226


  Startpoint: a[14] (input port clocked by clk)
  Endpoint: ar_reg_14_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[14] (in)                                        0.000     0.000      0.200 r
  a[14] (net)                    6        0.017               0.000      0.200 r
  U122/ZN (INVD2)                                   0.013     0.009      0.209 f
  n384 (net)                     2        0.003               0.000      0.209 f
  U433/ZN (NR2D1)                                   0.041     0.030      0.239 r
  N70 (net)                      1        0.001               0.000      0.239 r
  ar_reg_14_/D (DFQD1)                              0.041     0.000      0.239 r
  data arrival time                                                      0.239

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_14_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.239
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.227


  Startpoint: a[13] (input port clocked by clk)
  Endpoint: ar_reg_13_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[13] (in)                                        0.000     0.000      0.200 r
  a[13] (net)                    6        0.024               0.000      0.200 r
  U605/ZN (INVD6)                                   0.008     0.007      0.207 f
  n379 (net)                     2        0.004               0.000      0.207 f
  U432/ZN (NR2D1)                                   0.041     0.032      0.238 r
  N69 (net)                      1        0.001               0.000      0.238 r
  ar_reg_13_/D (DFQD1)                              0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_13_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.228


  Startpoint: a[1] (input port clocked by clk)
  Endpoint: ar_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[1] (in)                                         0.000     0.000      0.200 r
  a[1] (net)                     8        0.046               0.000      0.200 r
  U305/ZN (CKND8)                                   0.009     0.008      0.208 f
  n389 (net)                     2        0.005               0.000      0.208 f
  U417/ZN (NR2D1)                                   0.041     0.029      0.238 r
  N57 (net)                      1        0.001               0.000      0.238 r
  ar_reg_1_/D (DFQD1)                               0.041     0.000      0.238 r
  data arrival time                                                      0.238

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_1_/CP (DFQD1)                                        0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.238
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.228


  Startpoint: a[8] (input port clocked by clk)
  Endpoint: ar_reg_8_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[8] (in)                                         0.000     0.000      0.200 r
  a[8] (net)                     6        0.032               0.000      0.200 r
  U651/ZN (INVD6)                                   0.007     0.006      0.206 f
  n382 (net)                     2        0.003               0.000      0.206 f
  U419/ZN (NR2D1)                                   0.041     0.031      0.237 r
  N64 (net)                      1        0.001               0.000      0.237 r
  ar_reg_8_/D (DFQD1)                               0.041     0.000      0.237 r
  data arrival time                                                      0.237

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_8_/CP (DFQD1)                                        0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.237
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.229


  Startpoint: a[12] (input port clocked by clk)
  Endpoint: ar_reg_12_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[12] (in)                                        0.000     0.000      0.200 r
  a[12] (net)                    6        0.020               0.000      0.200 r
  U239/ZN (CKND4)                                   0.009     0.008      0.208 f
  n197 (net)                     2        0.003               0.000      0.208 f
  U233/ZN (NR2D1)                                   0.041     0.029      0.237 r
  N68 (net)                      1        0.001               0.000      0.237 r
  ar_reg_12_/D (DFQD1)                              0.041     0.000      0.237 r
  data arrival time                                                      0.237

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_12_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.237
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.229


  Startpoint: a[6] (input port clocked by clk)
  Endpoint: ar_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[6] (in)                                         0.000     0.000      0.200 r
  a[6] (net)                     6        0.047               0.000      0.200 r
  U522/ZN (CKND16)                                  0.008     0.008      0.208 f
  n227 (net)                     2        0.009               0.000      0.208 f
  U410/ZN (NR2D1)                                   0.041     0.029      0.237 r
  N62 (net)                      1        0.001               0.000      0.237 r
  ar_reg_6_/D (DFQD1)                               0.041     0.000      0.237 r
  data arrival time                                                      0.237

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_6_/CP (DFQD1)                                        0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.237
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.229


  Startpoint: a[15] (input port clocked by clk)
  Endpoint: ar_reg_15_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[15] (in)                                        0.000     0.000      0.200 r
  a[15] (net)                    5        0.014               0.000      0.200 r
  U648/ZN (INVD8)                                   0.008     0.007      0.207 f
  n383 (net)                     3        0.007               0.000      0.207 f
  U434/ZN (NR2D1)                                   0.041     0.029      0.236 r
  N71 (net)                      1        0.001               0.000      0.236 r
  ar_reg_15_/D (DFQD1)                              0.041     0.000      0.236 r
  data arrival time                                                      0.236

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_15_/CP (DFQD1)                                       0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.236
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.229


  Startpoint: a[2] (input port clocked by clk)
  Endpoint: ar_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 r
  a[2] (in)                                         0.000     0.000      0.200 r
  a[2] (net)                     6        0.035               0.000      0.200 r
  U131/ZN (CKND16)                                  0.007     0.007      0.207 f
  n205 (net)                     2        0.006               0.000      0.207 f
  U416/ZN (NR2D1)                                   0.041     0.029      0.236 r
  N58 (net)                      1        0.001               0.000      0.236 r
  ar_reg_2_/D (DFQD1)                               0.041     0.000      0.236 r
  data arrival time                                                      0.236

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  ar_reg_2_/CP (DFQD1)                                        0.000      0.500 r
  library setup time                                         -0.034      0.466
  data required time                                                     0.466
  -------------------------------------------------------------------------------
  data required time                                                     0.466
  data arrival time                                                     -0.236
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.230


  Startpoint: reset (input port clocked by clk)
  Endpoint: s_reg_12_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   77        0.102               0.000      0.200 f
  U773/ZN (INR2D1)                                  0.043     0.029      0.229 r
  N137 (net)                     1        0.001               0.000      0.229 r
  s_reg_12_/D (DFQD2)                               0.043     0.000      0.229 r
  data arrival time                                                      0.229

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_12_/CP (DFQD2)                                        0.000      0.500 r
  library setup time                                         -0.035      0.465
  data required time                                                     0.465
  -------------------------------------------------------------------------------
  data required time                                                     0.465
  data arrival time                                                     -0.229
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.236


  Startpoint: reset (input port clocked by clk)
  Endpoint: s_reg_11_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   77        0.102               0.000      0.200 f
  U772/ZN (INR2D1)                                  0.043     0.029      0.229 r
  N136 (net)                     1        0.001               0.000      0.229 r
  s_reg_11_/D (DFQD2)                               0.043     0.000      0.229 r
  data arrival time                                                      0.229

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_11_/CP (DFQD2)                                        0.000      0.500 r
  library setup time                                         -0.035      0.465
  data required time                                                     0.465
  -------------------------------------------------------------------------------
  data required time                                                     0.465
  data arrival time                                                     -0.229
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.236


  Startpoint: reset (input port clocked by clk)
  Endpoint: s_reg_10_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   77        0.102               0.000      0.200 f
  U771/ZN (INR2D1)                                  0.043     0.029      0.229 r
  N135 (net)                     1        0.001               0.000      0.229 r
  s_reg_10_/D (DFQD2)                               0.043     0.000      0.229 r
  data arrival time                                                      0.229

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_10_/CP (DFQD2)                                        0.000      0.500 r
  library setup time                                         -0.035      0.465
  data required time                                                     0.465
  -------------------------------------------------------------------------------
  data required time                                                     0.465
  data arrival time                                                     -0.229
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.236


  Startpoint: reset (input port clocked by clk)
  Endpoint: s_reg_9_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   77        0.102               0.000      0.200 f
  U770/ZN (INR2D1)                                  0.043     0.029      0.229 r
  N134 (net)                     1        0.001               0.000      0.229 r
  s_reg_9_/D (DFQD2)                                0.043     0.000      0.229 r
  data arrival time                                                      0.229

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_9_/CP (DFQD2)                                         0.000      0.500 r
  library setup time                                         -0.035      0.465
  data required time                                                     0.465
  -------------------------------------------------------------------------------
  data required time                                                     0.465
  data arrival time                                                     -0.229
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.236


  Startpoint: reset (input port clocked by clk)
  Endpoint: s_reg_8_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   77        0.102               0.000      0.200 f
  U769/ZN (INR2D1)                                  0.043     0.029      0.229 r
  N133 (net)                     1        0.001               0.000      0.229 r
  s_reg_8_/D (DFQD2)                                0.043     0.000      0.229 r
  data arrival time                                                      0.229

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_8_/CP (DFQD2)                                         0.000      0.500 r
  library setup time                                         -0.035      0.465
  data required time                                                     0.465
  -------------------------------------------------------------------------------
  data required time                                                     0.465
  data arrival time                                                     -0.229
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.236


  Startpoint: reset (input port clocked by clk)
  Endpoint: s_reg_7_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   77        0.102               0.000      0.200 f
  U768/ZN (INR2D1)                                  0.043     0.029      0.229 r
  N132 (net)                     1        0.001               0.000      0.229 r
  s_reg_7_/D (DFQD2)                                0.043     0.000      0.229 r
  data arrival time                                                      0.229

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_7_/CP (DFQD2)                                         0.000      0.500 r
  library setup time                                         -0.035      0.465
  data required time                                                     0.465
  -------------------------------------------------------------------------------
  data required time                                                     0.465
  data arrival time                                                     -0.229
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.236


  Startpoint: reset (input port clocked by clk)
  Endpoint: s_reg_6_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   77        0.102               0.000      0.200 f
  U767/ZN (INR2D1)                                  0.043     0.029      0.229 r
  N131 (net)                     1        0.001               0.000      0.229 r
  s_reg_6_/D (DFQD2)                                0.043     0.000      0.229 r
  data arrival time                                                      0.229

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_6_/CP (DFQD2)                                         0.000      0.500 r
  library setup time                                         -0.035      0.465
  data required time                                                     0.465
  -------------------------------------------------------------------------------
  data required time                                                     0.465
  data arrival time                                                     -0.229
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.236


  Startpoint: reset (input port clocked by clk)
  Endpoint: s_reg_5_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   77        0.102               0.000      0.200 f
  U766/ZN (INR2D1)                                  0.043     0.029      0.229 r
  N130 (net)                     1        0.001               0.000      0.229 r
  s_reg_5_/D (DFQD2)                                0.043     0.000      0.229 r
  data arrival time                                                      0.229

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_5_/CP (DFQD2)                                         0.000      0.500 r
  library setup time                                         -0.035      0.465
  data required time                                                     0.465
  -------------------------------------------------------------------------------
  data required time                                                     0.465
  data arrival time                                                     -0.229
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.236


  Startpoint: reset (input port clocked by clk)
  Endpoint: s_reg_4_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   77        0.102               0.000      0.200 f
  U765/ZN (INR2D1)                                  0.043     0.029      0.229 r
  N129 (net)                     1        0.001               0.000      0.229 r
  s_reg_4_/D (DFQD2)                                0.043     0.000      0.229 r
  data arrival time                                                      0.229

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_4_/CP (DFQD2)                                         0.000      0.500 r
  library setup time                                         -0.035      0.465
  data required time                                                     0.465
  -------------------------------------------------------------------------------
  data required time                                                     0.465
  data arrival time                                                     -0.229
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.236


  Startpoint: reset (input port clocked by clk)
  Endpoint: s_reg_3_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   77        0.102               0.000      0.200 f
  U764/ZN (INR2D1)                                  0.043     0.029      0.229 r
  N128 (net)                     1        0.001               0.000      0.229 r
  s_reg_3_/D (DFQD2)                                0.043     0.000      0.229 r
  data arrival time                                                      0.229

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_3_/CP (DFQD2)                                         0.000      0.500 r
  library setup time                                         -0.035      0.465
  data required time                                                     0.465
  -------------------------------------------------------------------------------
  data required time                                                     0.465
  data arrival time                                                     -0.229
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.236


  Startpoint: reset (input port clocked by clk)
  Endpoint: s_reg_2_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   77        0.102               0.000      0.200 f
  U763/ZN (INR2D1)                                  0.043     0.029      0.229 r
  N127 (net)                     1        0.001               0.000      0.229 r
  s_reg_2_/D (DFQD2)                                0.043     0.000      0.229 r
  data arrival time                                                      0.229

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_2_/CP (DFQD2)                                         0.000      0.500 r
  library setup time                                         -0.035      0.465
  data required time                                                     0.465
  -------------------------------------------------------------------------------
  data required time                                                     0.465
  data arrival time                                                     -0.229
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.236


  Startpoint: reset (input port clocked by clk)
  Endpoint: s_reg_1_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   77        0.102               0.000      0.200 f
  U762/ZN (INR2D1)                                  0.043     0.029      0.229 r
  N126 (net)                     1        0.001               0.000      0.229 r
  s_reg_1_/D (DFQD2)                                0.043     0.000      0.229 r
  data arrival time                                                      0.229

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_1_/CP (DFQD2)                                         0.000      0.500 r
  library setup time                                         -0.035      0.465
  data required time                                                     0.465
  -------------------------------------------------------------------------------
  data required time                                                     0.465
  data arrival time                                                     -0.229
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.236


  Startpoint: reset (input port clocked by clk)
  Endpoint: s_reg_0_ (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fir4_transpose     ZeroWireload          tcbn65gpluswc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  reset (in)                                        0.000     0.000      0.200 f
  reset (net)                   77        0.102               0.000      0.200 f
  U761/ZN (INR2D1)                                  0.043     0.029      0.229 r
  N125 (net)                     1        0.001               0.000      0.229 r
  s_reg_0_/D (DFQD2)                                0.043     0.000      0.229 r
  data arrival time                                                      0.229

  clock clk (rise edge)                                       0.500      0.500
  clock network delay (ideal)                                 0.000      0.500
  s_reg_0_/CP (DFQD2)                                         0.000      0.500 r
  library setup time                                         -0.035      0.465
  data required time                                                     0.465
  -------------------------------------------------------------------------------
  data required time                                                     0.465
  data arrival time                                                     -0.229
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.236


1
