# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab2.ip_user_files/bd/MUX_4B/ipshared/e3e7/xup_inv.srcs/sources_1/new/xup_inv.v" \
"../../../../lab2.ip_user_files/bd/MUX_4B/ip/MUX_4B_xup_inv_0_0/sim/MUX_4B_xup_inv_0_0.v" \
"../../../../lab2.ip_user_files/bd/MUX_4B/ipshared/778c/xup_and2.srcs/sources_1/new/xup_and2.v" \
"../../../../lab2.ip_user_files/bd/MUX_4B/ip/MUX_4B_xup_and2_0_0/sim/MUX_4B_xup_and2_0_0.v" \
"../../../../lab2.ip_user_files/bd/MUX_4B/ip/MUX_4B_xup_and2_1_0/sim/MUX_4B_xup_and2_1_0.v" \
"../../../../lab2.ip_user_files/bd/MUX_4B/ip/MUX_4B_xup_and2_2_0/sim/MUX_4B_xup_and2_2_0.v" \
"../../../../lab2.ip_user_files/bd/MUX_4B/ip/MUX_4B_xup_and2_3_0/sim/MUX_4B_xup_and2_3_0.v" \
"../../../../lab2.ip_user_files/bd/MUX_4B/ip/MUX_4B_xup_and2_4_0/sim/MUX_4B_xup_and2_4_0.v" \
"../../../../lab2.ip_user_files/bd/MUX_4B/ip/MUX_4B_xup_and2_5_0/sim/MUX_4B_xup_and2_5_0.v" \
"../../../../lab2.ip_user_files/bd/MUX_4B/ip/MUX_4B_xup_and2_6_0/sim/MUX_4B_xup_and2_6_0.v" \
"../../../../lab2.ip_user_files/bd/MUX_4B/ip/MUX_4B_xup_and2_7_0/sim/MUX_4B_xup_and2_7_0.v" \
"../../../../lab2.ip_user_files/bd/MUX_4B/ipshared/1ec9/xup_or2.srcs/sources_1/new/xup_or2.v" \
"../../../../lab2.ip_user_files/bd/MUX_4B/ip/MUX_4B_xup_or2_0_0/sim/MUX_4B_xup_or2_0_0.v" \
"../../../../lab2.ip_user_files/bd/MUX_4B/ip/MUX_4B_xup_or2_1_0/sim/MUX_4B_xup_or2_1_0.v" \
"../../../../lab2.ip_user_files/bd/MUX_4B/ip/MUX_4B_xup_or2_2_0/sim/MUX_4B_xup_or2_2_0.v" \
"../../../../lab2.ip_user_files/bd/MUX_4B/ip/MUX_4B_xup_or2_3_0/sim/MUX_4B_xup_or2_3_0.v" \
"../../../../lab2.ip_user_files/bd/MUX_4B/ip/MUX_4B_xlconcat_0_1/sim/MUX_4B_xlconcat_0_1.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
