// Seed: 4119430627
module module_0 (
    input uwire id_0
    , id_16,
    input tri1 id_1,
    input wand id_2,
    input tri0 id_3,
    input tri1 id_4,
    output wor id_5,
    input tri id_6,
    input tri1 id_7,
    output supply1 id_8,
    output tri1 id_9,
    output uwire id_10,
    input supply1 id_11,
    input wand id_12,
    output tri id_13
    , id_17,
    output wor id_14
);
endmodule
module module_1 (
    output supply1 id_0,
    input wand id_1
);
  assign id_0 = 1'h0 - id_1;
  always @(posedge 1 or posedge "") id_0 = 1;
  module_0(
      id_1, id_1, id_1, id_1, id_1, id_0, id_1, id_1, id_0, id_0, id_0, id_1, id_1, id_0, id_0
  );
endmodule
