<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.16"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM32L4xx_HAL_Driver: APB1</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM32L4xx_HAL_Driver
   &#160;<span id="projectnumber">1.14.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.16 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('group__BUS__LL__EF__APB1.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">APB1<div class="ingroups"><a class="el" href="group__STM32L4xx__LL__Driver.html">STM32L4xx_LL_Driver</a> &raquo; <a class="el" href="group__BUS__LL.html">BUS</a> &raquo; <a class="el" href="group__BUS__LL__Exported__Functions.html">BUS Exported Functions</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gaabc406997b2370c34940a5e257b1205d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__BUS__LL__EF__APB1.html#gaabc406997b2370c34940a5e257b1205d">LL_APB1_GRP1_EnableClock</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:gaabc406997b2370c34940a5e257b1205d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable APB1 peripherals clock. @rmtoll APB1ENR1 TIM2EN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR1 TIM3EN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR1 TIM4EN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR1 TIM5EN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR1 TIM6EN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR1 TIM7EN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR1 LCDEN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR1 RTCAPBEN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR1 WWDGEN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR1 SPI2EN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR1 SPI3EN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR1 USART2EN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR1 USART3EN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR1 UART4EN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR1 UART5EN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR1 I2C1EN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR1 I2C2EN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR1 I2C3EN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR1 CRSEN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR1 CAN1EN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR1 USBFSEN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR1 CAN2EN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR1 PWREN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR1 DAC1EN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR1 OPAMPEN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR1 LPTIM1EN LL_APB1_GRP1_EnableClock.  <a href="group__BUS__LL__EF__APB1.html#gaabc406997b2370c34940a5e257b1205d">More...</a><br /></td></tr>
<tr class="separator:gaabc406997b2370c34940a5e257b1205d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea5be0a8611b8fde124dc1772636e912"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__BUS__LL__EF__APB1.html#gaea5be0a8611b8fde124dc1772636e912">LL_APB1_GRP2_EnableClock</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:gaea5be0a8611b8fde124dc1772636e912"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable APB1 peripherals clock. @rmtoll APB1ENR2 LPUART1EN LL_APB1_GRP2_EnableClock<br  />
 APB1ENR2 I2C4EN LL_APB1_GRP2_EnableClock<br  />
 APB1ENR2 SWPMI1EN LL_APB1_GRP2_EnableClock<br  />
 APB1ENR2 LPTIM2EN LL_APB1_GRP2_EnableClock.  <a href="group__BUS__LL__EF__APB1.html#gaea5be0a8611b8fde124dc1772636e912">More...</a><br /></td></tr>
<tr class="separator:gaea5be0a8611b8fde124dc1772636e912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga077cfecd38685d1f17adb8432bfb7bff"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__BUS__LL__EF__APB1.html#ga077cfecd38685d1f17adb8432bfb7bff">LL_APB1_GRP1_IsEnabledClock</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:ga077cfecd38685d1f17adb8432bfb7bff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if APB1 peripheral clock is enabled or not @rmtoll APB1ENR1 TIM2EN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR1 TIM3EN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR1 TIM4EN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR1 TIM5EN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR1 TIM6EN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR1 TIM7EN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR1 LCDEN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR1 RTCAPBEN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR1 WWDGEN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR1 SPI2EN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR1 SPI3EN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR1 USART2EN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR1 USART3EN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR1 UART4EN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR1 UART5EN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR1 I2C1EN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR1 I2C2EN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR1 I2C3EN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR1 CRSEN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR1 CAN1EN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR1 USBFSEN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR1 CAN2EN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR1 PWREN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR1 DAC1EN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR1 OPAMPEN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR1 LPTIM1EN LL_APB1_GRP1_IsEnabledClock.  <a href="group__BUS__LL__EF__APB1.html#ga077cfecd38685d1f17adb8432bfb7bff">More...</a><br /></td></tr>
<tr class="separator:ga077cfecd38685d1f17adb8432bfb7bff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62a59342626cb2e1802061c1d51046c2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__BUS__LL__EF__APB1.html#ga62a59342626cb2e1802061c1d51046c2">LL_APB1_GRP2_IsEnabledClock</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:ga62a59342626cb2e1802061c1d51046c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if APB1 peripheral clock is enabled or not @rmtoll APB1ENR2 LPUART1EN LL_APB1_GRP2_IsEnabledClock<br  />
 APB1ENR2 I2C4EN LL_APB1_GRP2_IsEnabledClock<br  />
 APB1ENR2 SWPMI1EN LL_APB1_GRP2_IsEnabledClock<br  />
 APB1ENR2 LPTIM2EN LL_APB1_GRP2_IsEnabledClock.  <a href="group__BUS__LL__EF__APB1.html#ga62a59342626cb2e1802061c1d51046c2">More...</a><br /></td></tr>
<tr class="separator:ga62a59342626cb2e1802061c1d51046c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e303864b406afd7db7bb50452368dca"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__BUS__LL__EF__APB1.html#ga4e303864b406afd7db7bb50452368dca">LL_APB1_GRP1_DisableClock</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:ga4e303864b406afd7db7bb50452368dca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable APB1 peripherals clock. @rmtoll APB1ENR1 TIM2EN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR1 TIM3EN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR1 TIM4EN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR1 TIM5EN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR1 TIM6EN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR1 TIM7EN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR1 LCDEN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR1 RTCAPBEN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR1 WWDGEN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR1 SPI2EN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR1 SPI3EN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR1 USART2EN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR1 USART3EN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR1 UART4EN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR1 UART5EN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR1 I2C1EN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR1 I2C2EN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR1 I2C3EN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR1 CRSEN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR1 CAN1EN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR1 USBFSEN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR1 CAN2EN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR1 PWREN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR1 DAC1EN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR1 OPAMPEN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR1 LPTIM1EN LL_APB1_GRP1_DisableClock.  <a href="group__BUS__LL__EF__APB1.html#ga4e303864b406afd7db7bb50452368dca">More...</a><br /></td></tr>
<tr class="separator:ga4e303864b406afd7db7bb50452368dca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66fdebc75f3c1a451a912591b052b618"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__BUS__LL__EF__APB1.html#ga66fdebc75f3c1a451a912591b052b618">LL_APB1_GRP2_DisableClock</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:ga66fdebc75f3c1a451a912591b052b618"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable APB1 peripherals clock. @rmtoll APB1ENR2 LPUART1EN LL_APB1_GRP2_DisableClock<br  />
 APB1ENR2 I2C4EN LL_APB1_GRP2_DisableClock<br  />
 APB1ENR2 SWPMI1EN LL_APB1_GRP2_DisableClock<br  />
 APB1ENR2 LPTIM2EN LL_APB1_GRP2_DisableClock.  <a href="group__BUS__LL__EF__APB1.html#ga66fdebc75f3c1a451a912591b052b618">More...</a><br /></td></tr>
<tr class="separator:ga66fdebc75f3c1a451a912591b052b618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45bf26f8c9e292710b66614c96a28096"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__BUS__LL__EF__APB1.html#ga45bf26f8c9e292710b66614c96a28096">LL_APB1_GRP1_ForceReset</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:ga45bf26f8c9e292710b66614c96a28096"><td class="mdescLeft">&#160;</td><td class="mdescRight">Force APB1 peripherals reset. @rmtoll APB1RSTR1 TIM2RST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR1 TIM3RST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR1 TIM4RST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR1 TIM5RST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR1 TIM6RST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR1 TIM7RST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR1 LCDRST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR1 SPI2RST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR1 SPI3RST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR1 USART2RST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR1 USART3RST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR1 UART4RST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR1 UART5RST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR1 I2C1RST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR1 I2C2RST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR1 I2C3RST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR1 CRSRST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR1 CAN1RST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR1 USBFSRST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR1 CAN2RST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR1 PWRRST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR1 DAC1RST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR1 OPAMPRST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR1 LPTIM1RST LL_APB1_GRP1_ForceReset.  <a href="group__BUS__LL__EF__APB1.html#ga45bf26f8c9e292710b66614c96a28096">More...</a><br /></td></tr>
<tr class="separator:ga45bf26f8c9e292710b66614c96a28096"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd78fbe558d1372f524ad176c7347a5c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__BUS__LL__EF__APB1.html#gacd78fbe558d1372f524ad176c7347a5c">LL_APB1_GRP2_ForceReset</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:gacd78fbe558d1372f524ad176c7347a5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Force APB1 peripherals reset. @rmtoll APB1RSTR2 LPUART1RST LL_APB1_GRP2_ForceReset<br  />
 APB1RSTR2 I2C4RST LL_APB1_GRP2_ForceReset<br  />
 APB1RSTR2 SWPMI1RST LL_APB1_GRP2_ForceReset<br  />
 APB1RSTR2 LPTIM2RST LL_APB1_GRP2_ForceReset.  <a href="group__BUS__LL__EF__APB1.html#gacd78fbe558d1372f524ad176c7347a5c">More...</a><br /></td></tr>
<tr class="separator:gacd78fbe558d1372f524ad176c7347a5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a4d59b573dcc16845ff1c6de5def5c2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__BUS__LL__EF__APB1.html#ga8a4d59b573dcc16845ff1c6de5def5c2">LL_APB1_GRP1_ReleaseReset</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:ga8a4d59b573dcc16845ff1c6de5def5c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Release APB1 peripherals reset. @rmtoll APB1RSTR1 TIM2RST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR1 TIM3RST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR1 TIM4RST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR1 TIM5RST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR1 TIM6RST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR1 TIM7RST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR1 LCDRST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR1 SPI2RST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR1 SPI3RST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR1 USART2RST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR1 USART3RST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR1 UART4RST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR1 UART5RST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR1 I2C1RST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR1 I2C2RST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR1 I2C3RST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR1 CRSRST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR1 CAN1RST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR1 USBFSRST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR1 CAN2RST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR1 PWRRST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR1 DAC1RST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR1 OPAMPRST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR1 LPTIM1RST LL_APB1_GRP1_ReleaseReset.  <a href="group__BUS__LL__EF__APB1.html#ga8a4d59b573dcc16845ff1c6de5def5c2">More...</a><br /></td></tr>
<tr class="separator:ga8a4d59b573dcc16845ff1c6de5def5c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaceb8a26dd51db7dd425aa54e023a6b4d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__BUS__LL__EF__APB1.html#gaceb8a26dd51db7dd425aa54e023a6b4d">LL_APB1_GRP2_ReleaseReset</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:gaceb8a26dd51db7dd425aa54e023a6b4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Release APB1 peripherals reset. @rmtoll APB1RSTR2 LPUART1RST LL_APB1_GRP2_ReleaseReset<br  />
 APB1RSTR2 I2C4RST LL_APB1_GRP2_ReleaseReset<br  />
 APB1RSTR2 SWPMI1RST LL_APB1_GRP2_ReleaseReset<br  />
 APB1RSTR2 LPTIM2RST LL_APB1_GRP2_ReleaseReset.  <a href="group__BUS__LL__EF__APB1.html#gaceb8a26dd51db7dd425aa54e023a6b4d">More...</a><br /></td></tr>
<tr class="separator:gaceb8a26dd51db7dd425aa54e023a6b4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb3dba5b89db4b9504fdf19e1ffb6519"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__BUS__LL__EF__APB1.html#gacb3dba5b89db4b9504fdf19e1ffb6519">LL_APB1_GRP1_EnableClockStopSleep</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:gacb3dba5b89db4b9504fdf19e1ffb6519"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable APB1 peripheral clocks in Sleep and Stop modes @rmtoll APB1SMENR1 TIM2SMEN LL_APB1_GRP1_EnableClockStopSleep<br  />
 APB1SMENR1 TIM3SMEN LL_APB1_GRP1_EnableClockStopSleep<br  />
 APB1SMENR1 TIM4SMEN LL_APB1_GRP1_EnableClockStopSleep<br  />
 APB1SMENR1 TIM5SMEN LL_APB1_GRP1_EnableClockStopSleep<br  />
 APB1SMENR1 TIM6SMEN LL_APB1_GRP1_EnableClockStopSleep<br  />
 APB1SMENR1 TIM7SMEN LL_APB1_GRP1_EnableClockStopSleep<br  />
 APB1SMENR1 LCDSMEN LL_APB1_GRP1_EnableClockStopSleep<br  />
 APB1SMENR1 RTCAPBSMEN LL_APB1_GRP1_EnableClockStopSleep<br  />
 APB1SMENR1 WWDGSMEN LL_APB1_GRP1_EnableClockStopSleep<br  />
 APB1SMENR1 SPI2SMEN LL_APB1_GRP1_EnableClockStopSleep<br  />
 APB1SMENR1 SPI3SMEN LL_APB1_GRP1_EnableClockStopSleep<br  />
 APB1SMENR1 USART2SMEN LL_APB1_GRP1_EnableClockStopSleep<br  />
 APB1SMENR1 USART3SMEN LL_APB1_GRP1_EnableClockStopSleep<br  />
 APB1SMENR1 UART4SMEN LL_APB1_GRP1_EnableClockStopSleep<br  />
 APB1SMENR1 UART5SMEN LL_APB1_GRP1_EnableClockStopSleep<br  />
 APB1SMENR1 I2C1SMEN LL_APB1_GRP1_EnableClockStopSleep<br  />
 APB1SMENR1 I2C2SMEN LL_APB1_GRP1_EnableClockStopSleep<br  />
 APB1SMENR1 I2C3SMEN LL_APB1_GRP1_EnableClockStopSleep<br  />
 APB1SMENR1 CRSSMEN LL_APB1_GRP1_EnableClockStopSleep<br  />
 APB1SMENR1 CAN1SMEN LL_APB1_GRP1_EnableClockStopSleep<br  />
 APB1SMENR1 USBFSSMEN LL_APB1_GRP1_EnableClockStopSleep<br  />
 APB1SMENR1 CAN2SMEN LL_APB1_GRP1_EnableClockStopSleep<br  />
 APB1SMENR1 PWRSMEN LL_APB1_GRP1_EnableClockStopSleep<br  />
 APB1SMENR1 DAC1SMEN LL_APB1_GRP1_EnableClockStopSleep<br  />
 APB1SMENR1 OPAMPSMEN LL_APB1_GRP1_EnableClockStopSleep<br  />
 APB1SMENR1 LPTIM1SMEN LL_APB1_GRP1_EnableClockStopSleep.  <a href="group__BUS__LL__EF__APB1.html#gacb3dba5b89db4b9504fdf19e1ffb6519">More...</a><br /></td></tr>
<tr class="separator:gacb3dba5b89db4b9504fdf19e1ffb6519"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7e7d67c0aea166e1cfe42a0a491ed4b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__BUS__LL__EF__APB1.html#gac7e7d67c0aea166e1cfe42a0a491ed4b">LL_APB1_GRP2_EnableClockStopSleep</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:gac7e7d67c0aea166e1cfe42a0a491ed4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable APB1 peripheral clocks in Sleep and Stop modes @rmtoll APB1SMENR2 LPUART1SMEN LL_APB1_GRP2_EnableClockStopSleep<br  />
 APB1SMENR2 I2C4SMEN LL_APB1_GRP2_EnableClockStopSleep<br  />
 APB1SMENR2 SWPMI1SMEN LL_APB1_GRP2_EnableClockStopSleep<br  />
 APB1SMENR2 LPTIM2SMEN LL_APB1_GRP2_EnableClockStopSleep.  <a href="group__BUS__LL__EF__APB1.html#gac7e7d67c0aea166e1cfe42a0a491ed4b">More...</a><br /></td></tr>
<tr class="separator:gac7e7d67c0aea166e1cfe42a0a491ed4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f5acec48ba3d3e98a3d2b5a99d4a883"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__BUS__LL__EF__APB1.html#ga0f5acec48ba3d3e98a3d2b5a99d4a883">LL_APB1_GRP1_DisableClockStopSleep</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:ga0f5acec48ba3d3e98a3d2b5a99d4a883"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable APB1 peripheral clocks in Sleep and Stop modes @rmtoll APB1SMENR1 TIM2SMEN LL_APB1_GRP1_DisableClockStopSleep<br  />
 APB1SMENR1 TIM3SMEN LL_APB1_GRP1_DisableClockStopSleep<br  />
 APB1SMENR1 TIM4SMEN LL_APB1_GRP1_DisableClockStopSleep<br  />
 APB1SMENR1 TIM5SMEN LL_APB1_GRP1_DisableClockStopSleep<br  />
 APB1SMENR1 TIM6SMEN LL_APB1_GRP1_DisableClockStopSleep<br  />
 APB1SMENR1 TIM7SMEN LL_APB1_GRP1_DisableClockStopSleep<br  />
 APB1SMENR1 LCDSMEN LL_APB1_GRP1_DisableClockStopSleep<br  />
 APB1SMENR1 RTCAPBSMEN LL_APB1_GRP1_DisableClockStopSleep<br  />
 APB1SMENR1 WWDGSMEN LL_APB1_GRP1_DisableClockStopSleep<br  />
 APB1SMENR1 SPI2SMEN LL_APB1_GRP1_DisableClockStopSleep<br  />
 APB1SMENR1 SPI3SMEN LL_APB1_GRP1_DisableClockStopSleep<br  />
 APB1SMENR1 USART2SMEN LL_APB1_GRP1_DisableClockStopSleep<br  />
 APB1SMENR1 USART3SMEN LL_APB1_GRP1_DisableClockStopSleep<br  />
 APB1SMENR1 UART4SMEN LL_APB1_GRP1_DisableClockStopSleep<br  />
 APB1SMENR1 UART5SMEN LL_APB1_GRP1_DisableClockStopSleep<br  />
 APB1SMENR1 I2C1SMEN LL_APB1_GRP1_DisableClockStopSleep<br  />
 APB1SMENR1 I2C2SMEN LL_APB1_GRP1_DisableClockStopSleep<br  />
 APB1SMENR1 I2C3SMEN LL_APB1_GRP1_DisableClockStopSleep<br  />
 APB1SMENR1 CRSSMEN LL_APB1_GRP1_DisableClockStopSleep<br  />
 APB1SMENR1 CAN1SMEN LL_APB1_GRP1_DisableClockStopSleep<br  />
 APB1SMENR1 USBFSSMEN LL_APB1_GRP1_DisableClockStopSleep<br  />
 APB1SMENR1 CAN2SMEN LL_APB1_GRP1_DisableClockStopSleep<br  />
 APB1SMENR1 PWRSMEN LL_APB1_GRP1_DisableClockStopSleep<br  />
 APB1SMENR1 DAC1SMEN LL_APB1_GRP1_DisableClockStopSleep<br  />
 APB1SMENR1 OPAMPSMEN LL_APB1_GRP1_DisableClockStopSleep<br  />
 APB1SMENR1 LPTIM1SMEN LL_APB1_GRP1_DisableClockStopSleep.  <a href="group__BUS__LL__EF__APB1.html#ga0f5acec48ba3d3e98a3d2b5a99d4a883">More...</a><br /></td></tr>
<tr class="separator:ga0f5acec48ba3d3e98a3d2b5a99d4a883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc5a7e7eaa28297f065ac116be7fd27d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__BUS__LL__EF__APB1.html#gafc5a7e7eaa28297f065ac116be7fd27d">LL_APB1_GRP2_DisableClockStopSleep</a> (uint32_t Periphs)</td></tr>
<tr class="memdesc:gafc5a7e7eaa28297f065ac116be7fd27d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable APB1 peripheral clocks in Sleep and Stop modes @rmtoll APB1SMENR2 LPUART1SMEN LL_APB1_GRP2_DisableClockStopSleep<br  />
 APB1SMENR2 I2C4SMEN LL_APB1_GRP2_DisableClockStopSleep<br  />
 APB1SMENR2 SWPMI1SMEN LL_APB1_GRP2_DisableClockStopSleep<br  />
 APB1SMENR2 LPTIM2SMEN LL_APB1_GRP2_DisableClockStopSleep.  <a href="group__BUS__LL__EF__APB1.html#gafc5a7e7eaa28297f065ac116be7fd27d">More...</a><br /></td></tr>
<tr class="separator:gafc5a7e7eaa28297f065ac116be7fd27d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga4e303864b406afd7db7bb50452368dca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e303864b406afd7db7bb50452368dca">&#9670;&nbsp;</a></span>LL_APB1_GRP1_DisableClock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_APB1_GRP1_DisableClock </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>Periphs</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable APB1 peripherals clock. @rmtoll APB1ENR1 TIM2EN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR1 TIM3EN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR1 TIM4EN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR1 TIM5EN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR1 TIM6EN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR1 TIM7EN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR1 LCDEN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR1 RTCAPBEN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR1 WWDGEN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR1 SPI2EN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR1 SPI3EN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR1 USART2EN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR1 USART3EN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR1 UART4EN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR1 UART5EN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR1 I2C1EN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR1 I2C2EN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR1 I2C3EN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR1 CRSEN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR1 CAN1EN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR1 USBFSEN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR1 CAN2EN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR1 PWREN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR1 DAC1EN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR1 OPAMPEN LL_APB1_GRP1_DisableClock<br  />
 APB1ENR1 LPTIM1EN LL_APB1_GRP1_DisableClock. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Periphs</td><td>This parameter can be a combination of the following values: <ul>
<li>LL_APB1_GRP1_PERIPH_TIM2 </li>
<li>LL_APB1_GRP1_PERIPH_TIM3 (*) </li>
<li>LL_APB1_GRP1_PERIPH_TIM4 (*) </li>
<li>LL_APB1_GRP1_PERIPH_TIM5 (*) </li>
<li>LL_APB1_GRP1_PERIPH_TIM6 </li>
<li>LL_APB1_GRP1_PERIPH_TIM7 </li>
<li>LL_APB1_GRP1_PERIPH_LCD (*) </li>
<li>LL_APB1_GRP1_PERIPH_RTCAPB (*) </li>
<li>LL_APB1_GRP1_PERIPH_WWDG </li>
<li>LL_APB1_GRP1_PERIPH_SPI2 (*) </li>
<li>LL_APB1_GRP1_PERIPH_SPI3 </li>
<li>LL_APB1_GRP1_PERIPH_USART2 </li>
<li>LL_APB1_GRP1_PERIPH_USART3 (*) </li>
<li>LL_APB1_GRP1_PERIPH_UART4 (*) </li>
<li>LL_APB1_GRP1_PERIPH_UART5 (*) </li>
<li>LL_APB1_GRP1_PERIPH_I2C1 </li>
<li>LL_APB1_GRP1_PERIPH_I2C2 (*) </li>
<li>LL_APB1_GRP1_PERIPH_I2C3 </li>
<li>LL_APB1_GRP1_PERIPH_CRS (*) </li>
<li>LL_APB1_GRP1_PERIPH_CAN1 </li>
<li>LL_APB1_GRP1_PERIPH_CAN2 (*) </li>
<li>LL_APB1_GRP1_PERIPH_USB (*) </li>
<li>LL_APB1_GRP1_PERIPH_PWR </li>
<li>LL_APB1_GRP1_PERIPH_DAC1 </li>
<li>LL_APB1_GRP1_PERIPH_OPAMP </li>
<li>LL_APB1_GRP1_PERIPH_LPTIM1</li>
</ul>
(*) value not defined in all devices. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__bus_8h_source.html#l01262">1262</a> of file <a class="el" href="stm32l4xx__ll__bus_8h_source.html">stm32l4xx_ll_bus.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;{</div>
<div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(RCC-&gt;APB1ENR1, Periphs);</div>
<div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ga0f5acec48ba3d3e98a3d2b5a99d4a883"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f5acec48ba3d3e98a3d2b5a99d4a883">&#9670;&nbsp;</a></span>LL_APB1_GRP1_DisableClockStopSleep()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_APB1_GRP1_DisableClockStopSleep </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>Periphs</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable APB1 peripheral clocks in Sleep and Stop modes @rmtoll APB1SMENR1 TIM2SMEN LL_APB1_GRP1_DisableClockStopSleep<br  />
 APB1SMENR1 TIM3SMEN LL_APB1_GRP1_DisableClockStopSleep<br  />
 APB1SMENR1 TIM4SMEN LL_APB1_GRP1_DisableClockStopSleep<br  />
 APB1SMENR1 TIM5SMEN LL_APB1_GRP1_DisableClockStopSleep<br  />
 APB1SMENR1 TIM6SMEN LL_APB1_GRP1_DisableClockStopSleep<br  />
 APB1SMENR1 TIM7SMEN LL_APB1_GRP1_DisableClockStopSleep<br  />
 APB1SMENR1 LCDSMEN LL_APB1_GRP1_DisableClockStopSleep<br  />
 APB1SMENR1 RTCAPBSMEN LL_APB1_GRP1_DisableClockStopSleep<br  />
 APB1SMENR1 WWDGSMEN LL_APB1_GRP1_DisableClockStopSleep<br  />
 APB1SMENR1 SPI2SMEN LL_APB1_GRP1_DisableClockStopSleep<br  />
 APB1SMENR1 SPI3SMEN LL_APB1_GRP1_DisableClockStopSleep<br  />
 APB1SMENR1 USART2SMEN LL_APB1_GRP1_DisableClockStopSleep<br  />
 APB1SMENR1 USART3SMEN LL_APB1_GRP1_DisableClockStopSleep<br  />
 APB1SMENR1 UART4SMEN LL_APB1_GRP1_DisableClockStopSleep<br  />
 APB1SMENR1 UART5SMEN LL_APB1_GRP1_DisableClockStopSleep<br  />
 APB1SMENR1 I2C1SMEN LL_APB1_GRP1_DisableClockStopSleep<br  />
 APB1SMENR1 I2C2SMEN LL_APB1_GRP1_DisableClockStopSleep<br  />
 APB1SMENR1 I2C3SMEN LL_APB1_GRP1_DisableClockStopSleep<br  />
 APB1SMENR1 CRSSMEN LL_APB1_GRP1_DisableClockStopSleep<br  />
 APB1SMENR1 CAN1SMEN LL_APB1_GRP1_DisableClockStopSleep<br  />
 APB1SMENR1 USBFSSMEN LL_APB1_GRP1_DisableClockStopSleep<br  />
 APB1SMENR1 CAN2SMEN LL_APB1_GRP1_DisableClockStopSleep<br  />
 APB1SMENR1 PWRSMEN LL_APB1_GRP1_DisableClockStopSleep<br  />
 APB1SMENR1 DAC1SMEN LL_APB1_GRP1_DisableClockStopSleep<br  />
 APB1SMENR1 OPAMPSMEN LL_APB1_GRP1_DisableClockStopSleep<br  />
 APB1SMENR1 LPTIM1SMEN LL_APB1_GRP1_DisableClockStopSleep. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Periphs</td><td>This parameter can be a combination of the following values: <ul>
<li>LL_APB1_GRP1_PERIPH_TIM2 </li>
<li>LL_APB1_GRP1_PERIPH_TIM3 (*) </li>
<li>LL_APB1_GRP1_PERIPH_TIM4 (*) </li>
<li>LL_APB1_GRP1_PERIPH_TIM5 (*) </li>
<li>LL_APB1_GRP1_PERIPH_TIM6 </li>
<li>LL_APB1_GRP1_PERIPH_TIM7 </li>
<li>LL_APB1_GRP1_PERIPH_LCD (*) </li>
<li>LL_APB1_GRP1_PERIPH_RTCAPB (*) </li>
<li>LL_APB1_GRP1_PERIPH_WWDG </li>
<li>LL_APB1_GRP1_PERIPH_SPI2 (*) </li>
<li>LL_APB1_GRP1_PERIPH_SPI3 </li>
<li>LL_APB1_GRP1_PERIPH_USART2 </li>
<li>LL_APB1_GRP1_PERIPH_USART3 (*) </li>
<li>LL_APB1_GRP1_PERIPH_UART4 (*) </li>
<li>LL_APB1_GRP1_PERIPH_UART5 (*) </li>
<li>LL_APB1_GRP1_PERIPH_I2C1 </li>
<li>LL_APB1_GRP1_PERIPH_I2C2 (*) </li>
<li>LL_APB1_GRP1_PERIPH_I2C3 </li>
<li>LL_APB1_GRP1_PERIPH_CRS (*) </li>
<li>LL_APB1_GRP1_PERIPH_CAN1 </li>
<li>LL_APB1_GRP1_PERIPH_CAN2 (*) </li>
<li>LL_APB1_GRP1_PERIPH_USB (*) </li>
<li>LL_APB1_GRP1_PERIPH_PWR </li>
<li>LL_APB1_GRP1_PERIPH_DAC1 </li>
<li>LL_APB1_GRP1_PERIPH_OPAMP </li>
<li>LL_APB1_GRP1_PERIPH_LPTIM1</li>
</ul>
(*) value not defined in all devices. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__bus_8h_source.html#l01602">1602</a> of file <a class="el" href="stm32l4xx__ll__bus_8h_source.html">stm32l4xx_ll_bus.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;{</div>
<div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(RCC-&gt;APB1SMENR1, Periphs);</div>
<div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="gaabc406997b2370c34940a5e257b1205d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaabc406997b2370c34940a5e257b1205d">&#9670;&nbsp;</a></span>LL_APB1_GRP1_EnableClock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_APB1_GRP1_EnableClock </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>Periphs</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable APB1 peripherals clock. @rmtoll APB1ENR1 TIM2EN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR1 TIM3EN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR1 TIM4EN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR1 TIM5EN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR1 TIM6EN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR1 TIM7EN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR1 LCDEN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR1 RTCAPBEN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR1 WWDGEN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR1 SPI2EN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR1 SPI3EN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR1 USART2EN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR1 USART3EN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR1 UART4EN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR1 UART5EN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR1 I2C1EN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR1 I2C2EN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR1 I2C3EN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR1 CRSEN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR1 CAN1EN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR1 USBFSEN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR1 CAN2EN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR1 PWREN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR1 DAC1EN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR1 OPAMPEN LL_APB1_GRP1_EnableClock<br  />
 APB1ENR1 LPTIM1EN LL_APB1_GRP1_EnableClock. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Periphs</td><td>This parameter can be a combination of the following values: <ul>
<li>LL_APB1_GRP1_PERIPH_TIM2 </li>
<li>LL_APB1_GRP1_PERIPH_TIM3 (*) </li>
<li>LL_APB1_GRP1_PERIPH_TIM4 (*) </li>
<li>LL_APB1_GRP1_PERIPH_TIM5 (*) </li>
<li>LL_APB1_GRP1_PERIPH_TIM6 </li>
<li>LL_APB1_GRP1_PERIPH_TIM7 </li>
<li>LL_APB1_GRP1_PERIPH_LCD (*) </li>
<li>LL_APB1_GRP1_PERIPH_RTCAPB (*) </li>
<li>LL_APB1_GRP1_PERIPH_WWDG </li>
<li>LL_APB1_GRP1_PERIPH_SPI2 (*) </li>
<li>LL_APB1_GRP1_PERIPH_SPI3 </li>
<li>LL_APB1_GRP1_PERIPH_USART2 </li>
<li>LL_APB1_GRP1_PERIPH_USART3 (*) </li>
<li>LL_APB1_GRP1_PERIPH_UART4 (*) </li>
<li>LL_APB1_GRP1_PERIPH_UART5 (*) </li>
<li>LL_APB1_GRP1_PERIPH_I2C1 </li>
<li>LL_APB1_GRP1_PERIPH_I2C2 (*) </li>
<li>LL_APB1_GRP1_PERIPH_I2C3 </li>
<li>LL_APB1_GRP1_PERIPH_CRS (*) </li>
<li>LL_APB1_GRP1_PERIPH_CAN1 </li>
<li>LL_APB1_GRP1_PERIPH_CAN2 (*) </li>
<li>LL_APB1_GRP1_PERIPH_USB (*) </li>
<li>LL_APB1_GRP1_PERIPH_PWR </li>
<li>LL_APB1_GRP1_PERIPH_DAC1 </li>
<li>LL_APB1_GRP1_PERIPH_OPAMP </li>
<li>LL_APB1_GRP1_PERIPH_LPTIM1</li>
</ul>
(*) value not defined in all devices. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__bus_8h_source.html#l01086">1086</a> of file <a class="el" href="stm32l4xx__ll__bus_8h_source.html">stm32l4xx_ll_bus.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;{</div>
<div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;  __IO uint32_t tmpreg;</div>
<div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;  SET_BIT(RCC-&gt;APB1ENR1, Periphs);</div>
<div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;  <span class="comment">/* Delay after an RCC peripheral clock enabling */</span></div>
<div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;  tmpreg = READ_BIT(RCC-&gt;APB1ENR1, Periphs);</div>
<div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;  (void)tmpreg;</div>
<div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="gacb3dba5b89db4b9504fdf19e1ffb6519"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacb3dba5b89db4b9504fdf19e1ffb6519">&#9670;&nbsp;</a></span>LL_APB1_GRP1_EnableClockStopSleep()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_APB1_GRP1_EnableClockStopSleep </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>Periphs</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable APB1 peripheral clocks in Sleep and Stop modes @rmtoll APB1SMENR1 TIM2SMEN LL_APB1_GRP1_EnableClockStopSleep<br  />
 APB1SMENR1 TIM3SMEN LL_APB1_GRP1_EnableClockStopSleep<br  />
 APB1SMENR1 TIM4SMEN LL_APB1_GRP1_EnableClockStopSleep<br  />
 APB1SMENR1 TIM5SMEN LL_APB1_GRP1_EnableClockStopSleep<br  />
 APB1SMENR1 TIM6SMEN LL_APB1_GRP1_EnableClockStopSleep<br  />
 APB1SMENR1 TIM7SMEN LL_APB1_GRP1_EnableClockStopSleep<br  />
 APB1SMENR1 LCDSMEN LL_APB1_GRP1_EnableClockStopSleep<br  />
 APB1SMENR1 RTCAPBSMEN LL_APB1_GRP1_EnableClockStopSleep<br  />
 APB1SMENR1 WWDGSMEN LL_APB1_GRP1_EnableClockStopSleep<br  />
 APB1SMENR1 SPI2SMEN LL_APB1_GRP1_EnableClockStopSleep<br  />
 APB1SMENR1 SPI3SMEN LL_APB1_GRP1_EnableClockStopSleep<br  />
 APB1SMENR1 USART2SMEN LL_APB1_GRP1_EnableClockStopSleep<br  />
 APB1SMENR1 USART3SMEN LL_APB1_GRP1_EnableClockStopSleep<br  />
 APB1SMENR1 UART4SMEN LL_APB1_GRP1_EnableClockStopSleep<br  />
 APB1SMENR1 UART5SMEN LL_APB1_GRP1_EnableClockStopSleep<br  />
 APB1SMENR1 I2C1SMEN LL_APB1_GRP1_EnableClockStopSleep<br  />
 APB1SMENR1 I2C2SMEN LL_APB1_GRP1_EnableClockStopSleep<br  />
 APB1SMENR1 I2C3SMEN LL_APB1_GRP1_EnableClockStopSleep<br  />
 APB1SMENR1 CRSSMEN LL_APB1_GRP1_EnableClockStopSleep<br  />
 APB1SMENR1 CAN1SMEN LL_APB1_GRP1_EnableClockStopSleep<br  />
 APB1SMENR1 USBFSSMEN LL_APB1_GRP1_EnableClockStopSleep<br  />
 APB1SMENR1 CAN2SMEN LL_APB1_GRP1_EnableClockStopSleep<br  />
 APB1SMENR1 PWRSMEN LL_APB1_GRP1_EnableClockStopSleep<br  />
 APB1SMENR1 DAC1SMEN LL_APB1_GRP1_EnableClockStopSleep<br  />
 APB1SMENR1 OPAMPSMEN LL_APB1_GRP1_EnableClockStopSleep<br  />
 APB1SMENR1 LPTIM1SMEN LL_APB1_GRP1_EnableClockStopSleep. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Periphs</td><td>This parameter can be a combination of the following values: <ul>
<li>LL_APB1_GRP1_PERIPH_TIM2 </li>
<li>LL_APB1_GRP1_PERIPH_TIM3 (*) </li>
<li>LL_APB1_GRP1_PERIPH_TIM4 (*) </li>
<li>LL_APB1_GRP1_PERIPH_TIM5 (*) </li>
<li>LL_APB1_GRP1_PERIPH_TIM6 </li>
<li>LL_APB1_GRP1_PERIPH_TIM7 </li>
<li>LL_APB1_GRP1_PERIPH_LCD (*) </li>
<li>LL_APB1_GRP1_PERIPH_RTCAPB (*) </li>
<li>LL_APB1_GRP1_PERIPH_WWDG </li>
<li>LL_APB1_GRP1_PERIPH_SPI2 (*) </li>
<li>LL_APB1_GRP1_PERIPH_SPI3 </li>
<li>LL_APB1_GRP1_PERIPH_USART2 </li>
<li>LL_APB1_GRP1_PERIPH_USART3 (*) </li>
<li>LL_APB1_GRP1_PERIPH_UART4 (*) </li>
<li>LL_APB1_GRP1_PERIPH_UART5 (*) </li>
<li>LL_APB1_GRP1_PERIPH_I2C1 </li>
<li>LL_APB1_GRP1_PERIPH_I2C2 (*) </li>
<li>LL_APB1_GRP1_PERIPH_I2C3 </li>
<li>LL_APB1_GRP1_PERIPH_CRS (*) </li>
<li>LL_APB1_GRP1_PERIPH_CAN1 </li>
<li>LL_APB1_GRP1_PERIPH_CAN2 (*) </li>
<li>LL_APB1_GRP1_PERIPH_USB (*) </li>
<li>LL_APB1_GRP1_PERIPH_PWR </li>
<li>LL_APB1_GRP1_PERIPH_DAC1 </li>
<li>LL_APB1_GRP1_PERIPH_OPAMP </li>
<li>LL_APB1_GRP1_PERIPH_LPTIM1</li>
</ul>
(*) value not defined in all devices. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__bus_8h_source.html#l01510">1510</a> of file <a class="el" href="stm32l4xx__ll__bus_8h_source.html">stm32l4xx_ll_bus.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;{</div>
<div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;  __IO uint32_t tmpreg;</div>
<div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;  SET_BIT(RCC-&gt;APB1SMENR1, Periphs);</div>
<div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;  <span class="comment">/* Delay after an RCC peripheral clock enabling */</span></div>
<div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;  tmpreg = READ_BIT(RCC-&gt;APB1SMENR1, Periphs);</div>
<div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;  (void)tmpreg;</div>
<div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ga45bf26f8c9e292710b66614c96a28096"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45bf26f8c9e292710b66614c96a28096">&#9670;&nbsp;</a></span>LL_APB1_GRP1_ForceReset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_APB1_GRP1_ForceReset </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>Periphs</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Force APB1 peripherals reset. @rmtoll APB1RSTR1 TIM2RST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR1 TIM3RST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR1 TIM4RST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR1 TIM5RST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR1 TIM6RST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR1 TIM7RST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR1 LCDRST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR1 SPI2RST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR1 SPI3RST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR1 USART2RST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR1 USART3RST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR1 UART4RST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR1 UART5RST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR1 I2C1RST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR1 I2C2RST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR1 I2C3RST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR1 CRSRST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR1 CAN1RST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR1 USBFSRST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR1 CAN2RST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR1 PWRRST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR1 DAC1RST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR1 OPAMPRST LL_APB1_GRP1_ForceReset<br  />
 APB1RSTR1 LPTIM1RST LL_APB1_GRP1_ForceReset. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Periphs</td><td>This parameter can be a combination of the following values: <ul>
<li>LL_APB1_GRP1_PERIPH_ALL </li>
<li>LL_APB1_GRP1_PERIPH_TIM2 </li>
<li>LL_APB1_GRP1_PERIPH_TIM3 (*) </li>
<li>LL_APB1_GRP1_PERIPH_TIM4 (*) </li>
<li>LL_APB1_GRP1_PERIPH_TIM5 (*) </li>
<li>LL_APB1_GRP1_PERIPH_TIM6 </li>
<li>LL_APB1_GRP1_PERIPH_TIM7 </li>
<li>LL_APB1_GRP1_PERIPH_LCD (*) </li>
<li>LL_APB1_GRP1_PERIPH_SPI2 (*) </li>
<li>LL_APB1_GRP1_PERIPH_SPI3 </li>
<li>LL_APB1_GRP1_PERIPH_USART2 </li>
<li>LL_APB1_GRP1_PERIPH_USART3 (*) </li>
<li>LL_APB1_GRP1_PERIPH_UART4 (*) </li>
<li>LL_APB1_GRP1_PERIPH_UART5 (*) </li>
<li>LL_APB1_GRP1_PERIPH_I2C1 </li>
<li>LL_APB1_GRP1_PERIPH_I2C2 (*) </li>
<li>LL_APB1_GRP1_PERIPH_I2C3 </li>
<li>LL_APB1_GRP1_PERIPH_CRS (*) </li>
<li>LL_APB1_GRP1_PERIPH_CAN1 </li>
<li>LL_APB1_GRP1_PERIPH_CAN2 (*) </li>
<li>LL_APB1_GRP1_PERIPH_USB (*) </li>
<li>LL_APB1_GRP1_PERIPH_PWR </li>
<li>LL_APB1_GRP1_PERIPH_DAC1 </li>
<li>LL_APB1_GRP1_PERIPH_OPAMP </li>
<li>LL_APB1_GRP1_PERIPH_LPTIM1</li>
</ul>
(*) value not defined in all devices. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__bus_8h_source.html#l01343">1343</a> of file <a class="el" href="stm32l4xx__ll__bus_8h_source.html">stm32l4xx_ll_bus.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;{</div>
<div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;  SET_BIT(RCC-&gt;APB1RSTR1, Periphs);</div>
<div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ga077cfecd38685d1f17adb8432bfb7bff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga077cfecd38685d1f17adb8432bfb7bff">&#9670;&nbsp;</a></span>LL_APB1_GRP1_IsEnabledClock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_APB1_GRP1_IsEnabledClock </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>Periphs</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check if APB1 peripheral clock is enabled or not @rmtoll APB1ENR1 TIM2EN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR1 TIM3EN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR1 TIM4EN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR1 TIM5EN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR1 TIM6EN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR1 TIM7EN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR1 LCDEN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR1 RTCAPBEN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR1 WWDGEN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR1 SPI2EN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR1 SPI3EN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR1 USART2EN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR1 USART3EN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR1 UART4EN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR1 UART5EN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR1 I2C1EN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR1 I2C2EN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR1 I2C3EN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR1 CRSEN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR1 CAN1EN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR1 USBFSEN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR1 CAN2EN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR1 PWREN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR1 DAC1EN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR1 OPAMPEN LL_APB1_GRP1_IsEnabledClock<br  />
 APB1ENR1 LPTIM1EN LL_APB1_GRP1_IsEnabledClock. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Periphs</td><td>This parameter can be a combination of the following values: <ul>
<li>LL_APB1_GRP1_PERIPH_TIM2 </li>
<li>LL_APB1_GRP1_PERIPH_TIM3 (*) </li>
<li>LL_APB1_GRP1_PERIPH_TIM4 (*) </li>
<li>LL_APB1_GRP1_PERIPH_TIM5 (*) </li>
<li>LL_APB1_GRP1_PERIPH_TIM6 </li>
<li>LL_APB1_GRP1_PERIPH_TIM7 </li>
<li>LL_APB1_GRP1_PERIPH_LCD (*) </li>
<li>LL_APB1_GRP1_PERIPH_RTCAPB (*) </li>
<li>LL_APB1_GRP1_PERIPH_WWDG </li>
<li>LL_APB1_GRP1_PERIPH_SPI2 (*) </li>
<li>LL_APB1_GRP1_PERIPH_SPI3 </li>
<li>LL_APB1_GRP1_PERIPH_USART2 </li>
<li>LL_APB1_GRP1_PERIPH_USART3 (*) </li>
<li>LL_APB1_GRP1_PERIPH_UART4 (*) </li>
<li>LL_APB1_GRP1_PERIPH_UART5 (*) </li>
<li>LL_APB1_GRP1_PERIPH_I2C1 </li>
<li>LL_APB1_GRP1_PERIPH_I2C2 (*) </li>
<li>LL_APB1_GRP1_PERIPH_I2C3 </li>
<li>LL_APB1_GRP1_PERIPH_CRS (*) </li>
<li>LL_APB1_GRP1_PERIPH_CAN1 </li>
<li>LL_APB1_GRP1_PERIPH_CAN2 (*) </li>
<li>LL_APB1_GRP1_PERIPH_USB (*) </li>
<li>LL_APB1_GRP1_PERIPH_PWR </li>
<li>LL_APB1_GRP1_PERIPH_DAC1 </li>
<li>LL_APB1_GRP1_PERIPH_OPAMP </li>
<li>LL_APB1_GRP1_PERIPH_LPTIM1</li>
</ul>
(*) value not defined in all devices. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of Periphs (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__bus_8h_source.html#l01178">1178</a> of file <a class="el" href="stm32l4xx__ll__bus_8h_source.html">stm32l4xx_ll_bus.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;{</div>
<div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(RCC-&gt;APB1ENR1, Periphs) == Periphs) ? 1UL : 0UL);</div>
<div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ga8a4d59b573dcc16845ff1c6de5def5c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a4d59b573dcc16845ff1c6de5def5c2">&#9670;&nbsp;</a></span>LL_APB1_GRP1_ReleaseReset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_APB1_GRP1_ReleaseReset </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>Periphs</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Release APB1 peripherals reset. @rmtoll APB1RSTR1 TIM2RST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR1 TIM3RST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR1 TIM4RST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR1 TIM5RST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR1 TIM6RST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR1 TIM7RST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR1 LCDRST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR1 SPI2RST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR1 SPI3RST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR1 USART2RST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR1 USART3RST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR1 UART4RST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR1 UART5RST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR1 I2C1RST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR1 I2C2RST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR1 I2C3RST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR1 CRSRST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR1 CAN1RST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR1 USBFSRST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR1 CAN2RST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR1 PWRRST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR1 DAC1RST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR1 OPAMPRST LL_APB1_GRP1_ReleaseReset<br  />
 APB1RSTR1 LPTIM1RST LL_APB1_GRP1_ReleaseReset. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Periphs</td><td>This parameter can be a combination of the following values: <ul>
<li>LL_APB1_GRP1_PERIPH_ALL </li>
<li>LL_APB1_GRP1_PERIPH_TIM2 </li>
<li>LL_APB1_GRP1_PERIPH_TIM3 (*) </li>
<li>LL_APB1_GRP1_PERIPH_TIM4 (*) </li>
<li>LL_APB1_GRP1_PERIPH_TIM5 (*) </li>
<li>LL_APB1_GRP1_PERIPH_TIM6 </li>
<li>LL_APB1_GRP1_PERIPH_TIM7 </li>
<li>LL_APB1_GRP1_PERIPH_LCD (*) </li>
<li>LL_APB1_GRP1_PERIPH_SPI2 (*) </li>
<li>LL_APB1_GRP1_PERIPH_SPI3 </li>
<li>LL_APB1_GRP1_PERIPH_USART2 </li>
<li>LL_APB1_GRP1_PERIPH_USART3 (*) </li>
<li>LL_APB1_GRP1_PERIPH_UART4 (*) </li>
<li>LL_APB1_GRP1_PERIPH_UART5 (*) </li>
<li>LL_APB1_GRP1_PERIPH_I2C1 </li>
<li>LL_APB1_GRP1_PERIPH_I2C2 (*) </li>
<li>LL_APB1_GRP1_PERIPH_I2C3 </li>
<li>LL_APB1_GRP1_PERIPH_CRS (*) </li>
<li>LL_APB1_GRP1_PERIPH_CAN1 </li>
<li>LL_APB1_GRP1_PERIPH_CAN2 (*) </li>
<li>LL_APB1_GRP1_PERIPH_USB (*) </li>
<li>LL_APB1_GRP1_PERIPH_PWR </li>
<li>LL_APB1_GRP1_PERIPH_DAC1 </li>
<li>LL_APB1_GRP1_PERIPH_OPAMP </li>
<li>LL_APB1_GRP1_PERIPH_LPTIM1</li>
</ul>
(*) value not defined in all devices. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__bus_8h_source.html#l01425">1425</a> of file <a class="el" href="stm32l4xx__ll__bus_8h_source.html">stm32l4xx_ll_bus.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;{</div>
<div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(RCC-&gt;APB1RSTR1, Periphs);</div>
<div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ga66fdebc75f3c1a451a912591b052b618"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66fdebc75f3c1a451a912591b052b618">&#9670;&nbsp;</a></span>LL_APB1_GRP2_DisableClock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_APB1_GRP2_DisableClock </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>Periphs</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable APB1 peripherals clock. @rmtoll APB1ENR2 LPUART1EN LL_APB1_GRP2_DisableClock<br  />
 APB1ENR2 I2C4EN LL_APB1_GRP2_DisableClock<br  />
 APB1ENR2 SWPMI1EN LL_APB1_GRP2_DisableClock<br  />
 APB1ENR2 LPTIM2EN LL_APB1_GRP2_DisableClock. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Periphs</td><td>This parameter can be a combination of the following values: <ul>
<li>LL_APB1_GRP2_PERIPH_LPUART1 </li>
<li>LL_APB1_GRP2_PERIPH_I2C4 (*) </li>
<li>LL_APB1_GRP2_PERIPH_SWPMI1 (*) </li>
<li>LL_APB1_GRP2_PERIPH_LPTIM2</li>
</ul>
(*) value not defined in all devices. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__bus_8h_source.html#l01282">1282</a> of file <a class="el" href="stm32l4xx__ll__bus_8h_source.html">stm32l4xx_ll_bus.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;{</div>
<div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(RCC-&gt;APB1ENR2, Periphs);</div>
<div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="gafc5a7e7eaa28297f065ac116be7fd27d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc5a7e7eaa28297f065ac116be7fd27d">&#9670;&nbsp;</a></span>LL_APB1_GRP2_DisableClockStopSleep()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_APB1_GRP2_DisableClockStopSleep </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>Periphs</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable APB1 peripheral clocks in Sleep and Stop modes @rmtoll APB1SMENR2 LPUART1SMEN LL_APB1_GRP2_DisableClockStopSleep<br  />
 APB1SMENR2 I2C4SMEN LL_APB1_GRP2_DisableClockStopSleep<br  />
 APB1SMENR2 SWPMI1SMEN LL_APB1_GRP2_DisableClockStopSleep<br  />
 APB1SMENR2 LPTIM2SMEN LL_APB1_GRP2_DisableClockStopSleep. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Periphs</td><td>This parameter can be a combination of the following values: <ul>
<li>LL_APB1_GRP2_PERIPH_LPUART1 </li>
<li>LL_APB1_GRP2_PERIPH_I2C4 (*) </li>
<li>LL_APB1_GRP2_PERIPH_SWPMI1 (*) </li>
<li>LL_APB1_GRP2_PERIPH_LPTIM2</li>
</ul>
(*) value not defined in all devices. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__bus_8h_source.html#l01622">1622</a> of file <a class="el" href="stm32l4xx__ll__bus_8h_source.html">stm32l4xx_ll_bus.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;{</div>
<div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(RCC-&gt;APB1SMENR2, Periphs);</div>
<div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="gaea5be0a8611b8fde124dc1772636e912"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea5be0a8611b8fde124dc1772636e912">&#9670;&nbsp;</a></span>LL_APB1_GRP2_EnableClock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_APB1_GRP2_EnableClock </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>Periphs</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable APB1 peripherals clock. @rmtoll APB1ENR2 LPUART1EN LL_APB1_GRP2_EnableClock<br  />
 APB1ENR2 I2C4EN LL_APB1_GRP2_EnableClock<br  />
 APB1ENR2 SWPMI1EN LL_APB1_GRP2_EnableClock<br  />
 APB1ENR2 LPTIM2EN LL_APB1_GRP2_EnableClock. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Periphs</td><td>This parameter can be a combination of the following values: <ul>
<li>LL_APB1_GRP2_PERIPH_LPUART1 </li>
<li>LL_APB1_GRP2_PERIPH_I2C4 (*) </li>
<li>LL_APB1_GRP2_PERIPH_SWPMI1 (*) </li>
<li>LL_APB1_GRP2_PERIPH_LPTIM2</li>
</ul>
(*) value not defined in all devices. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__bus_8h_source.html#l01110">1110</a> of file <a class="el" href="stm32l4xx__ll__bus_8h_source.html">stm32l4xx_ll_bus.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;{</div>
<div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;  __IO uint32_t tmpreg;</div>
<div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;  SET_BIT(RCC-&gt;APB1ENR2, Periphs);</div>
<div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;  <span class="comment">/* Delay after an RCC peripheral clock enabling */</span></div>
<div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;  tmpreg = READ_BIT(RCC-&gt;APB1ENR2, Periphs);</div>
<div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;  (void)tmpreg;</div>
<div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="gac7e7d67c0aea166e1cfe42a0a491ed4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7e7d67c0aea166e1cfe42a0a491ed4b">&#9670;&nbsp;</a></span>LL_APB1_GRP2_EnableClockStopSleep()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_APB1_GRP2_EnableClockStopSleep </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>Periphs</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable APB1 peripheral clocks in Sleep and Stop modes @rmtoll APB1SMENR2 LPUART1SMEN LL_APB1_GRP2_EnableClockStopSleep<br  />
 APB1SMENR2 I2C4SMEN LL_APB1_GRP2_EnableClockStopSleep<br  />
 APB1SMENR2 SWPMI1SMEN LL_APB1_GRP2_EnableClockStopSleep<br  />
 APB1SMENR2 LPTIM2SMEN LL_APB1_GRP2_EnableClockStopSleep. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Periphs</td><td>This parameter can be a combination of the following values: <ul>
<li>LL_APB1_GRP2_PERIPH_LPUART1 </li>
<li>LL_APB1_GRP2_PERIPH_I2C4 (*) </li>
<li>LL_APB1_GRP2_PERIPH_SWPMI1 (*) </li>
<li>LL_APB1_GRP2_PERIPH_LPTIM2</li>
</ul>
(*) value not defined in all devices. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__bus_8h_source.html#l01534">1534</a> of file <a class="el" href="stm32l4xx__ll__bus_8h_source.html">stm32l4xx_ll_bus.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;{</div>
<div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;  __IO uint32_t tmpreg;</div>
<div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;  SET_BIT(RCC-&gt;APB1SMENR2, Periphs);</div>
<div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;  <span class="comment">/* Delay after an RCC peripheral clock enabling */</span></div>
<div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;  tmpreg = READ_BIT(RCC-&gt;APB1SMENR2, Periphs);</div>
<div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;  (void)tmpreg;</div>
<div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="gacd78fbe558d1372f524ad176c7347a5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd78fbe558d1372f524ad176c7347a5c">&#9670;&nbsp;</a></span>LL_APB1_GRP2_ForceReset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_APB1_GRP2_ForceReset </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>Periphs</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Force APB1 peripherals reset. @rmtoll APB1RSTR2 LPUART1RST LL_APB1_GRP2_ForceReset<br  />
 APB1RSTR2 I2C4RST LL_APB1_GRP2_ForceReset<br  />
 APB1RSTR2 SWPMI1RST LL_APB1_GRP2_ForceReset<br  />
 APB1RSTR2 LPTIM2RST LL_APB1_GRP2_ForceReset. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Periphs</td><td>This parameter can be a combination of the following values: <ul>
<li>LL_APB1_GRP2_PERIPH_ALL </li>
<li>LL_APB1_GRP2_PERIPH_LPUART1 </li>
<li>LL_APB1_GRP2_PERIPH_I2C4 (*) </li>
<li>LL_APB1_GRP2_PERIPH_SWPMI1 (*) </li>
<li>LL_APB1_GRP2_PERIPH_LPTIM2</li>
</ul>
(*) value not defined in all devices. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__bus_8h_source.html#l01364">1364</a> of file <a class="el" href="stm32l4xx__ll__bus_8h_source.html">stm32l4xx_ll_bus.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;{</div>
<div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;  SET_BIT(RCC-&gt;APB1RSTR2, Periphs);</div>
<div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ga62a59342626cb2e1802061c1d51046c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga62a59342626cb2e1802061c1d51046c2">&#9670;&nbsp;</a></span>LL_APB1_GRP2_IsEnabledClock()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE uint32_t LL_APB1_GRP2_IsEnabledClock </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>Periphs</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check if APB1 peripheral clock is enabled or not @rmtoll APB1ENR2 LPUART1EN LL_APB1_GRP2_IsEnabledClock<br  />
 APB1ENR2 I2C4EN LL_APB1_GRP2_IsEnabledClock<br  />
 APB1ENR2 SWPMI1EN LL_APB1_GRP2_IsEnabledClock<br  />
 APB1ENR2 LPTIM2EN LL_APB1_GRP2_IsEnabledClock. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Periphs</td><td>This parameter can be a combination of the following values: <ul>
<li>LL_APB1_GRP2_PERIPH_LPUART1 </li>
<li>LL_APB1_GRP2_PERIPH_I2C4 (*) </li>
<li>LL_APB1_GRP2_PERIPH_SWPMI1 (*) </li>
<li>LL_APB1_GRP2_PERIPH_LPTIM2</li>
</ul>
(*) value not defined in all devices. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">State</td><td>of Periphs (1 or 0). </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__bus_8h_source.html#l01198">1198</a> of file <a class="el" href="stm32l4xx__ll__bus_8h_source.html">stm32l4xx_ll_bus.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;{</div>
<div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(RCC-&gt;APB1ENR2, Periphs) == Periphs) ? 1UL : 0UL);</div>
<div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a id="gaceb8a26dd51db7dd425aa54e023a6b4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaceb8a26dd51db7dd425aa54e023a6b4d">&#9670;&nbsp;</a></span>LL_APB1_GRP2_ReleaseReset()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_INLINE void LL_APB1_GRP2_ReleaseReset </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>Periphs</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Release APB1 peripherals reset. @rmtoll APB1RSTR2 LPUART1RST LL_APB1_GRP2_ReleaseReset<br  />
 APB1RSTR2 I2C4RST LL_APB1_GRP2_ReleaseReset<br  />
 APB1RSTR2 SWPMI1RST LL_APB1_GRP2_ReleaseReset<br  />
 APB1RSTR2 LPTIM2RST LL_APB1_GRP2_ReleaseReset. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Periphs</td><td>This parameter can be a combination of the following values: <ul>
<li>LL_APB1_GRP2_PERIPH_ALL </li>
<li>LL_APB1_GRP2_PERIPH_LPUART1 </li>
<li>LL_APB1_GRP2_PERIPH_I2C4 (*) </li>
<li>LL_APB1_GRP2_PERIPH_SWPMI1 (*) </li>
<li>LL_APB1_GRP2_PERIPH_LPTIM2</li>
</ul>
(*) value not defined in all devices. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="stm32l4xx__ll__bus_8h_source.html#l01446">1446</a> of file <a class="el" href="stm32l4xx__ll__bus_8h_source.html">stm32l4xx_ll_bus.h</a>.</p>
<div class="fragment"><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;{</div>
<div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;  <a class="code" href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a>(RCC-&gt;APB1RSTR2, Periphs);</div>
<div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<div class="ttc" id="agroup__RTCEx__Exported__Functions__Group2_html_ga4734c37dd6682d79ce748b9bff126f66"><div class="ttname"><a href="group__RTCEx__Exported__Functions__Group2.html#ga4734c37dd6682d79ce748b9bff126f66">CLEAR_BIT</a></div><div class="ttdeci">CLEAR_BIT(hrtc-&gt;Instance-&gt;CR, RTC_CR_WUTE)</div></div>
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.16 </li>
  </ul>
</div>
</body>
</html>
