0.7
2020.2
Apr 18 2022
16:05:34
C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/AESL_axi_master_gmem.v,1668352759,systemVerilog,,,,AESL_axi_master_gmem,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/AESL_axi_slave_control.v,1668352759,systemVerilog,,,,AESL_axi_slave_control,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/csv_file_dump.svh,1668352759,verilog,,,,,,,,,,,,
C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/dataflow_monitor.sv,1668352759,systemVerilog,C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/nodf_module_interface.svh;C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/seq_loop_interface.svh;C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/upc_loop_interface.svh,,C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/dump_file_agent.svh;C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/csv_file_dump.svh;C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/sample_agent.svh;C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/loop_sample_agent.svh;C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/sample_manager.svh;C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/nodf_module_interface.svh;C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/nodf_module_monitor.svh;C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/seq_loop_interface.svh;C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/seq_loop_monitor.svh;C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/upc_loop_interface.svh;C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/dump_file_agent.svh,1668352759,verilog,,,,,,,,,,,,
C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/dut.autotb.v,1668352759,systemVerilog,,,C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/fifo_para.vh,apatb_dut_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/dut.v,1668351810,systemVerilog,,,,dut,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/dut_control_s_axi.v,1668351811,systemVerilog,,,,dut_control_s_axi,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/dut_dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8.v,1668351808,systemVerilog,,,,dut_dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/dut_dut_Pipeline_VITIS_LOOP_132_9_VITIS_LOOP_133_10.v,1668351808,systemVerilog,,,,dut_dut_Pipeline_VITIS_LOOP_132_9_VITIS_LOOP_133_10,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/dut_dut_Pipeline_VITIS_LOOP_153_11_VITIS_LOOP_154_12.v,1668351808,systemVerilog,,,,dut_dut_Pipeline_VITIS_LOOP_153_11_VITIS_LOOP_154_12,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/dut_dut_Pipeline_VITIS_LOOP_164_13.v,1668351809,systemVerilog,,,,dut_dut_Pipeline_VITIS_LOOP_164_13,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/dut_dut_Pipeline_VITIS_LOOP_177_14.v,1668351809,systemVerilog,,,,dut_dut_Pipeline_VITIS_LOOP_177_14,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/dut_dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16.v,1668351809,systemVerilog,,,,dut_dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/dut_dut_Pipeline_VITIS_LOOP_204_17.v,1668351809,systemVerilog,,,,dut_dut_Pipeline_VITIS_LOOP_204_17,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/dut_dut_Pipeline_VITIS_LOOP_231_20.v,1668351810,systemVerilog,,,,dut_dut_Pipeline_VITIS_LOOP_231_20,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/dut_dut_Pipeline_VITIS_LOOP_40_2.v,1668351807,systemVerilog,,,,dut_dut_Pipeline_VITIS_LOOP_40_2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/dut_dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4.v,1668351807,systemVerilog,,,,dut_dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/dut_dut_Pipeline_VITIS_LOOP_88_5_VITIS_LOOP_89_6.v,1668351808,systemVerilog,,,,dut_dut_Pipeline_VITIS_LOOP_88_5_VITIS_LOOP_89_6,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/dut_flow_control_loop_pipe_sequential_init.v,1668351811,systemVerilog,,,,dut_flow_control_loop_pipe_sequential_init,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/dut_gmem_m_axi.v,1668351810,systemVerilog,,,,dut_gmem_m_axi;dut_gmem_m_axi_fifo;dut_gmem_m_axi_flushManager;dut_gmem_m_axi_load;dut_gmem_m_axi_mem;dut_gmem_m_axi_read;dut_gmem_m_axi_reg_slice;dut_gmem_m_axi_srl;dut_gmem_m_axi_store;dut_gmem_m_axi_throttle;dut_gmem_m_axi_write,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/dut_mul_32s_5ns_32_2_1.v,1668351810,systemVerilog,,,,dut_mul_32s_5ns_32_2_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/dut_var_string_length_RAM_AUTO_1R1W.v,1668351811,systemVerilog,,,,dut_var_string_length_RAM_AUTO_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_14;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/fifo_para.vh,1668352759,verilog,,,,,,,,,,,,
C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/loop_sample_agent.svh,1668352759,verilog,,,,,,,,,,,,
C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/nodf_module_interface.svh,1668352759,verilog,,,,nodf_module_intf,,,,,,,,
C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/nodf_module_monitor.svh,1668352759,verilog,,,,,,,,,,,,
C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/sample_agent.svh,1668352759,verilog,,,,,,,,,,,,
C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/sample_manager.svh,1668352759,verilog,,,,,,,,,,,,
C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/seq_loop_interface.svh,1668352759,verilog,,,,seq_loop_intf,,,,,,,,
C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/seq_loop_monitor.svh,1668352759,verilog,,,,,,,,,,,,
C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/upc_loop_interface.svh,1668352759,verilog,,,,upc_loop_intf,,,,,,,,
C:/Users/edan/Desktop/serialization/serialization_HLS/solution1/sim/verilog/upc_loop_monitor.svh,1668352759,verilog,,,,,,,,,,,,
