
bldc_v2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003588  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08003648  08003648  00013648  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003680  08003680  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08003680  08003680  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003680  08003680  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003680  08003680  00013680  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003684  08003684  00013684  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08003688  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000012c  2000000c  08003694  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000138  08003694  00020138  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b383  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000194e  00000000  00000000  0002b3b7  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000c40  00000000  00000000  0002cd08  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000b98  00000000  00000000  0002d948  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001109d  00000000  00000000  0002e4e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000a168  00000000  00000000  0003f57d  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00069868  00000000  00000000  000496e5  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000b2f4d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002c2c  00000000  00000000  000b2fc8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003630 	.word	0x08003630

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08003630 	.word	0x08003630

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	b082      	sub	sp, #8
 8000224:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000226:	f000 fcc1 	bl	8000bac <HAL_Init>
//     GPIOB->ODR &= 0x01FF;  // PB13-14-15 turned off

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800022a:	f000 f815 	bl	8000258 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800022e:	f000 fa1d 	bl	800066c <MX_GPIO_Init>
  MX_TIM1_Init();
 8000232:	f000 f907 	bl	8000444 <MX_TIM1_Init>
  MX_ADC_Init();
 8000236:	f000 f877 	bl	8000328 <MX_ADC_Init>
  MX_USART1_UART_Init();
 800023a:	f000 f9e7 	bl	800060c <MX_USART1_UART_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  int i;
  while (1)
  {
	  i++;
 800023e:	687b      	ldr	r3, [r7, #4]
 8000240:	3301      	adds	r3, #1
 8000242:	607b      	str	r3, [r7, #4]
	  if(i>=10000)i=0;
 8000244:	687b      	ldr	r3, [r7, #4]
 8000246:	4a03      	ldr	r2, [pc, #12]	; (8000254 <main+0x34>)
 8000248:	4293      	cmp	r3, r2
 800024a:	ddf8      	ble.n	800023e <main+0x1e>
 800024c:	2300      	movs	r3, #0
 800024e:	607b      	str	r3, [r7, #4]
	  i++;
 8000250:	e7f5      	b.n	800023e <main+0x1e>
 8000252:	46c0      	nop			; (mov r8, r8)
 8000254:	0000270f 	.word	0x0000270f

08000258 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000258:	b590      	push	{r4, r7, lr}
 800025a:	b095      	sub	sp, #84	; 0x54
 800025c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800025e:	2420      	movs	r4, #32
 8000260:	193b      	adds	r3, r7, r4
 8000262:	0018      	movs	r0, r3
 8000264:	2330      	movs	r3, #48	; 0x30
 8000266:	001a      	movs	r2, r3
 8000268:	2100      	movs	r1, #0
 800026a:	f003 f9d9 	bl	8003620 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800026e:	2310      	movs	r3, #16
 8000270:	18fb      	adds	r3, r7, r3
 8000272:	0018      	movs	r0, r3
 8000274:	2310      	movs	r3, #16
 8000276:	001a      	movs	r2, r3
 8000278:	2100      	movs	r1, #0
 800027a:	f003 f9d1 	bl	8003620 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800027e:	003b      	movs	r3, r7
 8000280:	0018      	movs	r0, r3
 8000282:	2310      	movs	r3, #16
 8000284:	001a      	movs	r2, r3
 8000286:	2100      	movs	r1, #0
 8000288:	f003 f9ca 	bl	8003620 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14;
 800028c:	0021      	movs	r1, r4
 800028e:	187b      	adds	r3, r7, r1
 8000290:	2212      	movs	r2, #18
 8000292:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000294:	187b      	adds	r3, r7, r1
 8000296:	2201      	movs	r2, #1
 8000298:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 800029a:	187b      	adds	r3, r7, r1
 800029c:	2201      	movs	r2, #1
 800029e:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002a0:	187b      	adds	r3, r7, r1
 80002a2:	2210      	movs	r2, #16
 80002a4:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 80002a6:	187b      	adds	r3, r7, r1
 80002a8:	2210      	movs	r2, #16
 80002aa:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002ac:	187b      	adds	r3, r7, r1
 80002ae:	2202      	movs	r2, #2
 80002b0:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80002b2:	187b      	adds	r3, r7, r1
 80002b4:	2200      	movs	r2, #0
 80002b6:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 80002b8:	187b      	adds	r3, r7, r1
 80002ba:	22a0      	movs	r2, #160	; 0xa0
 80002bc:	0392      	lsls	r2, r2, #14
 80002be:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80002c0:	187b      	adds	r3, r7, r1
 80002c2:	2200      	movs	r2, #0
 80002c4:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002c6:	187b      	adds	r3, r7, r1
 80002c8:	0018      	movs	r0, r3
 80002ca:	f001 f9ab 	bl	8001624 <HAL_RCC_OscConfig>
 80002ce:	1e03      	subs	r3, r0, #0
 80002d0:	d001      	beq.n	80002d6 <SystemClock_Config+0x7e>
  {
    Error_Handler();
 80002d2:	f000 fa93 	bl	80007fc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002d6:	2110      	movs	r1, #16
 80002d8:	187b      	adds	r3, r7, r1
 80002da:	2207      	movs	r2, #7
 80002dc:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002de:	187b      	adds	r3, r7, r1
 80002e0:	2202      	movs	r2, #2
 80002e2:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002e4:	187b      	adds	r3, r7, r1
 80002e6:	2200      	movs	r2, #0
 80002e8:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002ea:	187b      	adds	r3, r7, r1
 80002ec:	2200      	movs	r2, #0
 80002ee:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80002f0:	187b      	adds	r3, r7, r1
 80002f2:	2101      	movs	r1, #1
 80002f4:	0018      	movs	r0, r3
 80002f6:	f001 fcb1 	bl	8001c5c <HAL_RCC_ClockConfig>
 80002fa:	1e03      	subs	r3, r0, #0
 80002fc:	d001      	beq.n	8000302 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 80002fe:	f000 fa7d 	bl	80007fc <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000302:	003b      	movs	r3, r7
 8000304:	2201      	movs	r2, #1
 8000306:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8000308:	003b      	movs	r3, r7
 800030a:	2200      	movs	r2, #0
 800030c:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800030e:	003b      	movs	r3, r7
 8000310:	0018      	movs	r0, r3
 8000312:	f001 fdf5 	bl	8001f00 <HAL_RCCEx_PeriphCLKConfig>
 8000316:	1e03      	subs	r3, r0, #0
 8000318:	d001      	beq.n	800031e <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800031a:	f000 fa6f 	bl	80007fc <Error_Handler>
  }
}
 800031e:	46c0      	nop			; (mov r8, r8)
 8000320:	46bd      	mov	sp, r7
 8000322:	b015      	add	sp, #84	; 0x54
 8000324:	bd90      	pop	{r4, r7, pc}
	...

08000328 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8000328:	b580      	push	{r7, lr}
 800032a:	b084      	sub	sp, #16
 800032c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800032e:	1d3b      	adds	r3, r7, #4
 8000330:	0018      	movs	r0, r3
 8000332:	230c      	movs	r3, #12
 8000334:	001a      	movs	r2, r3
 8000336:	2100      	movs	r1, #0
 8000338:	f003 f972 	bl	8003620 <memset>
  /* USER CODE BEGIN ADC_Init 1 */

  /* USER CODE END ADC_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 800033c:	4b3f      	ldr	r3, [pc, #252]	; (800043c <MX_ADC_Init+0x114>)
 800033e:	4a40      	ldr	r2, [pc, #256]	; (8000440 <MX_ADC_Init+0x118>)
 8000340:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000342:	4b3e      	ldr	r3, [pc, #248]	; (800043c <MX_ADC_Init+0x114>)
 8000344:	2200      	movs	r2, #0
 8000346:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8000348:	4b3c      	ldr	r3, [pc, #240]	; (800043c <MX_ADC_Init+0x114>)
 800034a:	2200      	movs	r2, #0
 800034c:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_LEFT;
 800034e:	4b3b      	ldr	r3, [pc, #236]	; (800043c <MX_ADC_Init+0x114>)
 8000350:	2220      	movs	r2, #32
 8000352:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8000354:	4b39      	ldr	r3, [pc, #228]	; (800043c <MX_ADC_Init+0x114>)
 8000356:	2201      	movs	r2, #1
 8000358:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800035a:	4b38      	ldr	r3, [pc, #224]	; (800043c <MX_ADC_Init+0x114>)
 800035c:	2204      	movs	r2, #4
 800035e:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8000360:	4b36      	ldr	r3, [pc, #216]	; (800043c <MX_ADC_Init+0x114>)
 8000362:	2200      	movs	r2, #0
 8000364:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8000366:	4b35      	ldr	r3, [pc, #212]	; (800043c <MX_ADC_Init+0x114>)
 8000368:	2200      	movs	r2, #0
 800036a:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 800036c:	4b33      	ldr	r3, [pc, #204]	; (800043c <MX_ADC_Init+0x114>)
 800036e:	2200      	movs	r2, #0
 8000370:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8000372:	4b32      	ldr	r3, [pc, #200]	; (800043c <MX_ADC_Init+0x114>)
 8000374:	2200      	movs	r2, #0
 8000376:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T1_TRGO;
 8000378:	4b30      	ldr	r3, [pc, #192]	; (800043c <MX_ADC_Init+0x114>)
 800037a:	2200      	movs	r2, #0
 800037c:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800037e:	4b2f      	ldr	r3, [pc, #188]	; (800043c <MX_ADC_Init+0x114>)
 8000380:	2280      	movs	r2, #128	; 0x80
 8000382:	00d2      	lsls	r2, r2, #3
 8000384:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = DISABLE;
 8000386:	4b2d      	ldr	r3, [pc, #180]	; (800043c <MX_ADC_Init+0x114>)
 8000388:	2224      	movs	r2, #36	; 0x24
 800038a:	2100      	movs	r1, #0
 800038c:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800038e:	4b2b      	ldr	r3, [pc, #172]	; (800043c <MX_ADC_Init+0x114>)
 8000390:	2201      	movs	r2, #1
 8000392:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8000394:	4b29      	ldr	r3, [pc, #164]	; (800043c <MX_ADC_Init+0x114>)
 8000396:	0018      	movs	r0, r3
 8000398:	f000 fc6c 	bl	8000c74 <HAL_ADC_Init>
 800039c:	1e03      	subs	r3, r0, #0
 800039e:	d001      	beq.n	80003a4 <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 80003a0:	f000 fa2c 	bl	80007fc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80003a4:	1d3b      	adds	r3, r7, #4
 80003a6:	2203      	movs	r2, #3
 80003a8:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80003aa:	1d3b      	adds	r3, r7, #4
 80003ac:	2280      	movs	r2, #128	; 0x80
 80003ae:	0152      	lsls	r2, r2, #5
 80003b0:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_7CYCLES_5;
 80003b2:	1d3b      	adds	r3, r7, #4
 80003b4:	2201      	movs	r2, #1
 80003b6:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80003b8:	1d3a      	adds	r2, r7, #4
 80003ba:	4b20      	ldr	r3, [pc, #128]	; (800043c <MX_ADC_Init+0x114>)
 80003bc:	0011      	movs	r1, r2
 80003be:	0018      	movs	r0, r3
 80003c0:	f000 fd98 	bl	8000ef4 <HAL_ADC_ConfigChannel>
 80003c4:	1e03      	subs	r3, r0, #0
 80003c6:	d001      	beq.n	80003cc <MX_ADC_Init+0xa4>
  {
    Error_Handler();
 80003c8:	f000 fa18 	bl	80007fc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80003cc:	1d3b      	adds	r3, r7, #4
 80003ce:	2204      	movs	r2, #4
 80003d0:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80003d2:	1d3a      	adds	r2, r7, #4
 80003d4:	4b19      	ldr	r3, [pc, #100]	; (800043c <MX_ADC_Init+0x114>)
 80003d6:	0011      	movs	r1, r2
 80003d8:	0018      	movs	r0, r3
 80003da:	f000 fd8b 	bl	8000ef4 <HAL_ADC_ConfigChannel>
 80003de:	1e03      	subs	r3, r0, #0
 80003e0:	d001      	beq.n	80003e6 <MX_ADC_Init+0xbe>
  {
    Error_Handler();
 80003e2:	f000 fa0b 	bl	80007fc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80003e6:	1d3b      	adds	r3, r7, #4
 80003e8:	2205      	movs	r2, #5
 80003ea:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80003ec:	1d3a      	adds	r2, r7, #4
 80003ee:	4b13      	ldr	r3, [pc, #76]	; (800043c <MX_ADC_Init+0x114>)
 80003f0:	0011      	movs	r1, r2
 80003f2:	0018      	movs	r0, r3
 80003f4:	f000 fd7e 	bl	8000ef4 <HAL_ADC_ConfigChannel>
 80003f8:	1e03      	subs	r3, r0, #0
 80003fa:	d001      	beq.n	8000400 <MX_ADC_Init+0xd8>
  {
    Error_Handler();
 80003fc:	f000 f9fe 	bl	80007fc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8000400:	1d3b      	adds	r3, r7, #4
 8000402:	2206      	movs	r2, #6
 8000404:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000406:	1d3a      	adds	r2, r7, #4
 8000408:	4b0c      	ldr	r3, [pc, #48]	; (800043c <MX_ADC_Init+0x114>)
 800040a:	0011      	movs	r1, r2
 800040c:	0018      	movs	r0, r3
 800040e:	f000 fd71 	bl	8000ef4 <HAL_ADC_ConfigChannel>
 8000412:	1e03      	subs	r3, r0, #0
 8000414:	d001      	beq.n	800041a <MX_ADC_Init+0xf2>
  {
    Error_Handler();
 8000416:	f000 f9f1 	bl	80007fc <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 800041a:	1d3b      	adds	r3, r7, #4
 800041c:	2209      	movs	r2, #9
 800041e:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000420:	1d3a      	adds	r2, r7, #4
 8000422:	4b06      	ldr	r3, [pc, #24]	; (800043c <MX_ADC_Init+0x114>)
 8000424:	0011      	movs	r1, r2
 8000426:	0018      	movs	r0, r3
 8000428:	f000 fd64 	bl	8000ef4 <HAL_ADC_ConfigChannel>
 800042c:	1e03      	subs	r3, r0, #0
 800042e:	d001      	beq.n	8000434 <MX_ADC_Init+0x10c>
  {
    Error_Handler();
 8000430:	f000 f9e4 	bl	80007fc <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8000434:	46c0      	nop			; (mov r8, r8)
 8000436:	46bd      	mov	sp, r7
 8000438:	b004      	add	sp, #16
 800043a:	bd80      	pop	{r7, pc}
 800043c:	200000f4 	.word	0x200000f4
 8000440:	40012400 	.word	0x40012400

08000444 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000444:	b580      	push	{r7, lr}
 8000446:	b096      	sub	sp, #88	; 0x58
 8000448:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800044a:	2348      	movs	r3, #72	; 0x48
 800044c:	18fb      	adds	r3, r7, r3
 800044e:	0018      	movs	r0, r3
 8000450:	2310      	movs	r3, #16
 8000452:	001a      	movs	r2, r3
 8000454:	2100      	movs	r1, #0
 8000456:	f003 f8e3 	bl	8003620 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800045a:	2340      	movs	r3, #64	; 0x40
 800045c:	18fb      	adds	r3, r7, r3
 800045e:	0018      	movs	r0, r3
 8000460:	2308      	movs	r3, #8
 8000462:	001a      	movs	r2, r3
 8000464:	2100      	movs	r1, #0
 8000466:	f003 f8db 	bl	8003620 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 800046a:	2324      	movs	r3, #36	; 0x24
 800046c:	18fb      	adds	r3, r7, r3
 800046e:	0018      	movs	r0, r3
 8000470:	231c      	movs	r3, #28
 8000472:	001a      	movs	r2, r3
 8000474:	2100      	movs	r1, #0
 8000476:	f003 f8d3 	bl	8003620 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800047a:	1d3b      	adds	r3, r7, #4
 800047c:	0018      	movs	r0, r3
 800047e:	2320      	movs	r3, #32
 8000480:	001a      	movs	r2, r3
 8000482:	2100      	movs	r1, #0
 8000484:	f003 f8cc 	bl	8003620 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000488:	4b5d      	ldr	r3, [pc, #372]	; (8000600 <MX_TIM1_Init+0x1bc>)
 800048a:	4a5e      	ldr	r2, [pc, #376]	; (8000604 <MX_TIM1_Init+0x1c0>)
 800048c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800048e:	4b5c      	ldr	r3, [pc, #368]	; (8000600 <MX_TIM1_Init+0x1bc>)
 8000490:	2200      	movs	r2, #0
 8000492:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000494:	4b5a      	ldr	r3, [pc, #360]	; (8000600 <MX_TIM1_Init+0x1bc>)
 8000496:	2200      	movs	r2, #0
 8000498:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 2999;
 800049a:	4b59      	ldr	r3, [pc, #356]	; (8000600 <MX_TIM1_Init+0x1bc>)
 800049c:	4a5a      	ldr	r2, [pc, #360]	; (8000608 <MX_TIM1_Init+0x1c4>)
 800049e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80004a0:	4b57      	ldr	r3, [pc, #348]	; (8000600 <MX_TIM1_Init+0x1bc>)
 80004a2:	2200      	movs	r2, #0
 80004a4:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80004a6:	4b56      	ldr	r3, [pc, #344]	; (8000600 <MX_TIM1_Init+0x1bc>)
 80004a8:	2200      	movs	r2, #0
 80004aa:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80004ac:	4b54      	ldr	r3, [pc, #336]	; (8000600 <MX_TIM1_Init+0x1bc>)
 80004ae:	2200      	movs	r2, #0
 80004b0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80004b2:	4b53      	ldr	r3, [pc, #332]	; (8000600 <MX_TIM1_Init+0x1bc>)
 80004b4:	0018      	movs	r0, r3
 80004b6:	f001 fdf1 	bl	800209c <HAL_TIM_Base_Init>
 80004ba:	1e03      	subs	r3, r0, #0
 80004bc:	d001      	beq.n	80004c2 <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 80004be:	f000 f99d 	bl	80007fc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80004c2:	2148      	movs	r1, #72	; 0x48
 80004c4:	187b      	adds	r3, r7, r1
 80004c6:	2280      	movs	r2, #128	; 0x80
 80004c8:	0152      	lsls	r2, r2, #5
 80004ca:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80004cc:	187a      	adds	r2, r7, r1
 80004ce:	4b4c      	ldr	r3, [pc, #304]	; (8000600 <MX_TIM1_Init+0x1bc>)
 80004d0:	0011      	movs	r1, r2
 80004d2:	0018      	movs	r0, r3
 80004d4:	f002 f8ee 	bl	80026b4 <HAL_TIM_ConfigClockSource>
 80004d8:	1e03      	subs	r3, r0, #0
 80004da:	d001      	beq.n	80004e0 <MX_TIM1_Init+0x9c>
  {
    Error_Handler();
 80004dc:	f000 f98e 	bl	80007fc <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 80004e0:	4b47      	ldr	r3, [pc, #284]	; (8000600 <MX_TIM1_Init+0x1bc>)
 80004e2:	0018      	movs	r0, r3
 80004e4:	f001 fe2a 	bl	800213c <HAL_TIM_OC_Init>
 80004e8:	1e03      	subs	r3, r0, #0
 80004ea:	d001      	beq.n	80004f0 <MX_TIM1_Init+0xac>
  {
    Error_Handler();
 80004ec:	f000 f986 	bl	80007fc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80004f0:	4b43      	ldr	r3, [pc, #268]	; (8000600 <MX_TIM1_Init+0x1bc>)
 80004f2:	0018      	movs	r0, r3
 80004f4:	f001 fe7a 	bl	80021ec <HAL_TIM_PWM_Init>
 80004f8:	1e03      	subs	r3, r0, #0
 80004fa:	d001      	beq.n	8000500 <MX_TIM1_Init+0xbc>
  {
    Error_Handler();
 80004fc:	f000 f97e 	bl	80007fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000500:	2140      	movs	r1, #64	; 0x40
 8000502:	187b      	adds	r3, r7, r1
 8000504:	2200      	movs	r2, #0
 8000506:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000508:	187b      	adds	r3, r7, r1
 800050a:	2200      	movs	r2, #0
 800050c:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800050e:	187a      	adds	r2, r7, r1
 8000510:	4b3b      	ldr	r3, [pc, #236]	; (8000600 <MX_TIM1_Init+0x1bc>)
 8000512:	0011      	movs	r1, r2
 8000514:	0018      	movs	r0, r3
 8000516:	f002 fca3 	bl	8002e60 <HAL_TIMEx_MasterConfigSynchronization>
 800051a:	1e03      	subs	r3, r0, #0
 800051c:	d001      	beq.n	8000522 <MX_TIM1_Init+0xde>
  {
    Error_Handler();
 800051e:	f000 f96d 	bl	80007fc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8000522:	2124      	movs	r1, #36	; 0x24
 8000524:	187b      	adds	r3, r7, r1
 8000526:	2200      	movs	r2, #0
 8000528:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 800052a:	187b      	adds	r3, r7, r1
 800052c:	2200      	movs	r2, #0
 800052e:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000530:	187b      	adds	r3, r7, r1
 8000532:	2200      	movs	r2, #0
 8000534:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000536:	187b      	adds	r3, r7, r1
 8000538:	2200      	movs	r2, #0
 800053a:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800053c:	187b      	adds	r3, r7, r1
 800053e:	2200      	movs	r2, #0
 8000540:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000542:	187b      	adds	r3, r7, r1
 8000544:	2200      	movs	r2, #0
 8000546:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000548:	187b      	adds	r3, r7, r1
 800054a:	2200      	movs	r2, #0
 800054c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800054e:	1879      	adds	r1, r7, r1
 8000550:	4b2b      	ldr	r3, [pc, #172]	; (8000600 <MX_TIM1_Init+0x1bc>)
 8000552:	2200      	movs	r2, #0
 8000554:	0018      	movs	r0, r3
 8000556:	f001 ffb7 	bl	80024c8 <HAL_TIM_OC_ConfigChannel>
 800055a:	1e03      	subs	r3, r0, #0
 800055c:	d001      	beq.n	8000562 <MX_TIM1_Init+0x11e>
  {
    Error_Handler();
 800055e:	f000 f94d 	bl	80007fc <Error_Handler>
  }
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000562:	2324      	movs	r3, #36	; 0x24
 8000564:	18f9      	adds	r1, r7, r3
 8000566:	4b26      	ldr	r3, [pc, #152]	; (8000600 <MX_TIM1_Init+0x1bc>)
 8000568:	2204      	movs	r2, #4
 800056a:	0018      	movs	r0, r3
 800056c:	f001 ffac 	bl	80024c8 <HAL_TIM_OC_ConfigChannel>
 8000570:	1e03      	subs	r3, r0, #0
 8000572:	d001      	beq.n	8000578 <MX_TIM1_Init+0x134>
  {
    Error_Handler();
 8000574:	f000 f942 	bl	80007fc <Error_Handler>
  }
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000578:	2324      	movs	r3, #36	; 0x24
 800057a:	18f9      	adds	r1, r7, r3
 800057c:	4b20      	ldr	r3, [pc, #128]	; (8000600 <MX_TIM1_Init+0x1bc>)
 800057e:	2208      	movs	r2, #8
 8000580:	0018      	movs	r0, r3
 8000582:	f001 ffa1 	bl	80024c8 <HAL_TIM_OC_ConfigChannel>
 8000586:	1e03      	subs	r3, r0, #0
 8000588:	d001      	beq.n	800058e <MX_TIM1_Init+0x14a>
  {
    Error_Handler();
 800058a:	f000 f937 	bl	80007fc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800058e:	2124      	movs	r1, #36	; 0x24
 8000590:	187b      	adds	r3, r7, r1
 8000592:	2260      	movs	r2, #96	; 0x60
 8000594:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000596:	1879      	adds	r1, r7, r1
 8000598:	4b19      	ldr	r3, [pc, #100]	; (8000600 <MX_TIM1_Init+0x1bc>)
 800059a:	220c      	movs	r2, #12
 800059c:	0018      	movs	r0, r3
 800059e:	f001 ffd9 	bl	8002554 <HAL_TIM_PWM_ConfigChannel>
 80005a2:	1e03      	subs	r3, r0, #0
 80005a4:	d001      	beq.n	80005aa <MX_TIM1_Init+0x166>
  {
    Error_Handler();
 80005a6:	f000 f929 	bl	80007fc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80005aa:	1d3b      	adds	r3, r7, #4
 80005ac:	2200      	movs	r2, #0
 80005ae:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80005b0:	1d3b      	adds	r3, r7, #4
 80005b2:	2200      	movs	r2, #0
 80005b4:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80005b6:	1d3b      	adds	r3, r7, #4
 80005b8:	2200      	movs	r2, #0
 80005ba:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 80005bc:	1d3b      	adds	r3, r7, #4
 80005be:	2200      	movs	r2, #0
 80005c0:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_ENABLE;
 80005c2:	1d3b      	adds	r3, r7, #4
 80005c4:	2280      	movs	r2, #128	; 0x80
 80005c6:	0152      	lsls	r2, r2, #5
 80005c8:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80005ca:	1d3b      	adds	r3, r7, #4
 80005cc:	2280      	movs	r2, #128	; 0x80
 80005ce:	0192      	lsls	r2, r2, #6
 80005d0:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_ENABLE;
 80005d2:	1d3b      	adds	r3, r7, #4
 80005d4:	2280      	movs	r2, #128	; 0x80
 80005d6:	01d2      	lsls	r2, r2, #7
 80005d8:	61da      	str	r2, [r3, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80005da:	1d3a      	adds	r2, r7, #4
 80005dc:	4b08      	ldr	r3, [pc, #32]	; (8000600 <MX_TIM1_Init+0x1bc>)
 80005de:	0011      	movs	r1, r2
 80005e0:	0018      	movs	r0, r3
 80005e2:	f002 fc95 	bl	8002f10 <HAL_TIMEx_ConfigBreakDeadTime>
 80005e6:	1e03      	subs	r3, r0, #0
 80005e8:	d001      	beq.n	80005ee <MX_TIM1_Init+0x1aa>
  {
    Error_Handler();
 80005ea:	f000 f907 	bl	80007fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80005ee:	4b04      	ldr	r3, [pc, #16]	; (8000600 <MX_TIM1_Init+0x1bc>)
 80005f0:	0018      	movs	r0, r3
 80005f2:	f000 f9e7 	bl	80009c4 <HAL_TIM_MspPostInit>

}
 80005f6:	46c0      	nop			; (mov r8, r8)
 80005f8:	46bd      	mov	sp, r7
 80005fa:	b016      	add	sp, #88	; 0x58
 80005fc:	bd80      	pop	{r7, pc}
 80005fe:	46c0      	nop			; (mov r8, r8)
 8000600:	200000ac 	.word	0x200000ac
 8000604:	40012c00 	.word	0x40012c00
 8000608:	00000bb7 	.word	0x00000bb7

0800060c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000610:	4b14      	ldr	r3, [pc, #80]	; (8000664 <MX_USART1_UART_Init+0x58>)
 8000612:	4a15      	ldr	r2, [pc, #84]	; (8000668 <MX_USART1_UART_Init+0x5c>)
 8000614:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8000616:	4b13      	ldr	r3, [pc, #76]	; (8000664 <MX_USART1_UART_Init+0x58>)
 8000618:	2296      	movs	r2, #150	; 0x96
 800061a:	0192      	lsls	r2, r2, #6
 800061c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800061e:	4b11      	ldr	r3, [pc, #68]	; (8000664 <MX_USART1_UART_Init+0x58>)
 8000620:	2200      	movs	r2, #0
 8000622:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000624:	4b0f      	ldr	r3, [pc, #60]	; (8000664 <MX_USART1_UART_Init+0x58>)
 8000626:	2200      	movs	r2, #0
 8000628:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800062a:	4b0e      	ldr	r3, [pc, #56]	; (8000664 <MX_USART1_UART_Init+0x58>)
 800062c:	2200      	movs	r2, #0
 800062e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000630:	4b0c      	ldr	r3, [pc, #48]	; (8000664 <MX_USART1_UART_Init+0x58>)
 8000632:	220c      	movs	r2, #12
 8000634:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000636:	4b0b      	ldr	r3, [pc, #44]	; (8000664 <MX_USART1_UART_Init+0x58>)
 8000638:	2200      	movs	r2, #0
 800063a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800063c:	4b09      	ldr	r3, [pc, #36]	; (8000664 <MX_USART1_UART_Init+0x58>)
 800063e:	2200      	movs	r2, #0
 8000640:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000642:	4b08      	ldr	r3, [pc, #32]	; (8000664 <MX_USART1_UART_Init+0x58>)
 8000644:	2200      	movs	r2, #0
 8000646:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000648:	4b06      	ldr	r3, [pc, #24]	; (8000664 <MX_USART1_UART_Init+0x58>)
 800064a:	2200      	movs	r2, #0
 800064c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800064e:	4b05      	ldr	r3, [pc, #20]	; (8000664 <MX_USART1_UART_Init+0x58>)
 8000650:	0018      	movs	r0, r3
 8000652:	f002 fccb 	bl	8002fec <HAL_UART_Init>
 8000656:	1e03      	subs	r3, r0, #0
 8000658:	d001      	beq.n	800065e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800065a:	f000 f8cf 	bl	80007fc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800065e:	46c0      	nop			; (mov r8, r8)
 8000660:	46bd      	mov	sp, r7
 8000662:	bd80      	pop	{r7, pc}
 8000664:	20000028 	.word	0x20000028
 8000668:	40013800 	.word	0x40013800

0800066c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800066c:	b590      	push	{r4, r7, lr}
 800066e:	b089      	sub	sp, #36	; 0x24
 8000670:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000672:	240c      	movs	r4, #12
 8000674:	193b      	adds	r3, r7, r4
 8000676:	0018      	movs	r0, r3
 8000678:	2314      	movs	r3, #20
 800067a:	001a      	movs	r2, r3
 800067c:	2100      	movs	r1, #0
 800067e:	f002 ffcf 	bl	8003620 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000682:	4b5a      	ldr	r3, [pc, #360]	; (80007ec <MX_GPIO_Init+0x180>)
 8000684:	695a      	ldr	r2, [r3, #20]
 8000686:	4b59      	ldr	r3, [pc, #356]	; (80007ec <MX_GPIO_Init+0x180>)
 8000688:	2180      	movs	r1, #128	; 0x80
 800068a:	03c9      	lsls	r1, r1, #15
 800068c:	430a      	orrs	r2, r1
 800068e:	615a      	str	r2, [r3, #20]
 8000690:	4b56      	ldr	r3, [pc, #344]	; (80007ec <MX_GPIO_Init+0x180>)
 8000692:	695a      	ldr	r2, [r3, #20]
 8000694:	2380      	movs	r3, #128	; 0x80
 8000696:	03db      	lsls	r3, r3, #15
 8000698:	4013      	ands	r3, r2
 800069a:	60bb      	str	r3, [r7, #8]
 800069c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800069e:	4b53      	ldr	r3, [pc, #332]	; (80007ec <MX_GPIO_Init+0x180>)
 80006a0:	695a      	ldr	r2, [r3, #20]
 80006a2:	4b52      	ldr	r3, [pc, #328]	; (80007ec <MX_GPIO_Init+0x180>)
 80006a4:	2180      	movs	r1, #128	; 0x80
 80006a6:	0289      	lsls	r1, r1, #10
 80006a8:	430a      	orrs	r2, r1
 80006aa:	615a      	str	r2, [r3, #20]
 80006ac:	4b4f      	ldr	r3, [pc, #316]	; (80007ec <MX_GPIO_Init+0x180>)
 80006ae:	695a      	ldr	r2, [r3, #20]
 80006b0:	2380      	movs	r3, #128	; 0x80
 80006b2:	029b      	lsls	r3, r3, #10
 80006b4:	4013      	ands	r3, r2
 80006b6:	607b      	str	r3, [r7, #4]
 80006b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006ba:	4b4c      	ldr	r3, [pc, #304]	; (80007ec <MX_GPIO_Init+0x180>)
 80006bc:	695a      	ldr	r2, [r3, #20]
 80006be:	4b4b      	ldr	r3, [pc, #300]	; (80007ec <MX_GPIO_Init+0x180>)
 80006c0:	2180      	movs	r1, #128	; 0x80
 80006c2:	02c9      	lsls	r1, r1, #11
 80006c4:	430a      	orrs	r2, r1
 80006c6:	615a      	str	r2, [r3, #20]
 80006c8:	4b48      	ldr	r3, [pc, #288]	; (80007ec <MX_GPIO_Init+0x180>)
 80006ca:	695a      	ldr	r2, [r3, #20]
 80006cc:	2380      	movs	r3, #128	; 0x80
 80006ce:	02db      	lsls	r3, r3, #11
 80006d0:	4013      	ands	r3, r2
 80006d2:	603b      	str	r3, [r7, #0]
 80006d4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 80006d6:	23e0      	movs	r3, #224	; 0xe0
 80006d8:	021b      	lsls	r3, r3, #8
 80006da:	4845      	ldr	r0, [pc, #276]	; (80007f0 <MX_GPIO_Init+0x184>)
 80006dc:	2200      	movs	r2, #0
 80006de:	0019      	movs	r1, r3
 80006e0:	f000 ff5c 	bl	800159c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, oc_sel_Pin|_3fg_hiz_Pin, GPIO_PIN_RESET);
 80006e4:	23c0      	movs	r3, #192	; 0xc0
 80006e6:	0159      	lsls	r1, r3, #5
 80006e8:	2390      	movs	r3, #144	; 0x90
 80006ea:	05db      	lsls	r3, r3, #23
 80006ec:	2200      	movs	r2, #0
 80006ee:	0018      	movs	r0, r3
 80006f0:	f000 ff54 	bl	800159c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, octh2_Pin|octh1_Pin, GPIO_PIN_RESET);
 80006f4:	4b3f      	ldr	r3, [pc, #252]	; (80007f4 <MX_GPIO_Init+0x188>)
 80006f6:	2200      	movs	r2, #0
 80006f8:	21c0      	movs	r1, #192	; 0xc0
 80006fa:	0018      	movs	r0, r3
 80006fc:	f000 ff4e 	bl	800159c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : user1_Pin user2_Pin */
  GPIO_InitStruct.Pin = user1_Pin|user2_Pin;
 8000700:	0021      	movs	r1, r4
 8000702:	187b      	adds	r3, r7, r1
 8000704:	2203      	movs	r2, #3
 8000706:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000708:	187b      	adds	r3, r7, r1
 800070a:	2200      	movs	r2, #0
 800070c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800070e:	187b      	adds	r3, r7, r1
 8000710:	2200      	movs	r2, #0
 8000712:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000714:	000c      	movs	r4, r1
 8000716:	187b      	adds	r3, r7, r1
 8000718:	4a36      	ldr	r2, [pc, #216]	; (80007f4 <MX_GPIO_Init+0x188>)
 800071a:	0019      	movs	r1, r3
 800071c:	0010      	movs	r0, r2
 800071e:	f000 fdd5 	bl	80012cc <HAL_GPIO_Init>

  /*Configure GPIO pins : hall1_Pin hall2_Pin hall3_Pin */
  GPIO_InitStruct.Pin = hall1_Pin|hall2_Pin|hall3_Pin;
 8000722:	0021      	movs	r1, r4
 8000724:	187b      	adds	r3, r7, r1
 8000726:	2207      	movs	r2, #7
 8000728:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800072a:	187b      	adds	r3, r7, r1
 800072c:	4a32      	ldr	r2, [pc, #200]	; (80007f8 <MX_GPIO_Init+0x18c>)
 800072e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000730:	187b      	adds	r3, r7, r1
 8000732:	2200      	movs	r2, #0
 8000734:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000736:	000c      	movs	r4, r1
 8000738:	187a      	adds	r2, r7, r1
 800073a:	2390      	movs	r3, #144	; 0x90
 800073c:	05db      	lsls	r3, r3, #23
 800073e:	0011      	movs	r1, r2
 8000740:	0018      	movs	r0, r3
 8000742:	f000 fdc3 	bl	80012cc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB13 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8000746:	0021      	movs	r1, r4
 8000748:	187b      	adds	r3, r7, r1
 800074a:	22e0      	movs	r2, #224	; 0xe0
 800074c:	0212      	lsls	r2, r2, #8
 800074e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000750:	187b      	adds	r3, r7, r1
 8000752:	2201      	movs	r2, #1
 8000754:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000756:	187b      	adds	r3, r7, r1
 8000758:	2200      	movs	r2, #0
 800075a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800075c:	187b      	adds	r3, r7, r1
 800075e:	2200      	movs	r2, #0
 8000760:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000762:	000c      	movs	r4, r1
 8000764:	187b      	adds	r3, r7, r1
 8000766:	4a22      	ldr	r2, [pc, #136]	; (80007f0 <MX_GPIO_Init+0x184>)
 8000768:	0019      	movs	r1, r3
 800076a:	0010      	movs	r0, r2
 800076c:	f000 fdae 	bl	80012cc <HAL_GPIO_Init>

  /*Configure GPIO pins : oc_sel_Pin _3fg_hiz_Pin */
  GPIO_InitStruct.Pin = oc_sel_Pin|_3fg_hiz_Pin;
 8000770:	0021      	movs	r1, r4
 8000772:	187b      	adds	r3, r7, r1
 8000774:	22c0      	movs	r2, #192	; 0xc0
 8000776:	0152      	lsls	r2, r2, #5
 8000778:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800077a:	187b      	adds	r3, r7, r1
 800077c:	2201      	movs	r2, #1
 800077e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000780:	187b      	adds	r3, r7, r1
 8000782:	2200      	movs	r2, #0
 8000784:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000786:	187b      	adds	r3, r7, r1
 8000788:	2200      	movs	r2, #0
 800078a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800078c:	000c      	movs	r4, r1
 800078e:	187a      	adds	r2, r7, r1
 8000790:	2390      	movs	r3, #144	; 0x90
 8000792:	05db      	lsls	r3, r3, #23
 8000794:	0011      	movs	r1, r2
 8000796:	0018      	movs	r0, r3
 8000798:	f000 fd98 	bl	80012cc <HAL_GPIO_Init>

  /*Configure GPIO pins : octh2_Pin octh1_Pin */
  GPIO_InitStruct.Pin = octh2_Pin|octh1_Pin;
 800079c:	0021      	movs	r1, r4
 800079e:	187b      	adds	r3, r7, r1
 80007a0:	22c0      	movs	r2, #192	; 0xc0
 80007a2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007a4:	187b      	adds	r3, r7, r1
 80007a6:	2201      	movs	r2, #1
 80007a8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007aa:	187b      	adds	r3, r7, r1
 80007ac:	2200      	movs	r2, #0
 80007ae:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007b0:	187b      	adds	r3, r7, r1
 80007b2:	2200      	movs	r2, #0
 80007b4:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80007b6:	187b      	adds	r3, r7, r1
 80007b8:	4a0e      	ldr	r2, [pc, #56]	; (80007f4 <MX_GPIO_Init+0x188>)
 80007ba:	0019      	movs	r1, r3
 80007bc:	0010      	movs	r0, r2
 80007be:	f000 fd85 	bl	80012cc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 1, 0);
 80007c2:	2200      	movs	r2, #0
 80007c4:	2101      	movs	r1, #1
 80007c6:	2005      	movs	r0, #5
 80007c8:	f000 fd4e 	bl	8001268 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 80007cc:	2005      	movs	r0, #5
 80007ce:	f000 fd60 	bl	8001292 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 1, 0);
 80007d2:	2200      	movs	r2, #0
 80007d4:	2101      	movs	r1, #1
 80007d6:	2006      	movs	r0, #6
 80007d8:	f000 fd46 	bl	8001268 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 80007dc:	2006      	movs	r0, #6
 80007de:	f000 fd58 	bl	8001292 <HAL_NVIC_EnableIRQ>

}
 80007e2:	46c0      	nop			; (mov r8, r8)
 80007e4:	46bd      	mov	sp, r7
 80007e6:	b009      	add	sp, #36	; 0x24
 80007e8:	bd90      	pop	{r4, r7, pc}
 80007ea:	46c0      	nop			; (mov r8, r8)
 80007ec:	40021000 	.word	0x40021000
 80007f0:	48000400 	.word	0x48000400
 80007f4:	48001400 	.word	0x48001400
 80007f8:	10110000 	.word	0x10110000

080007fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000800:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000802:	e7fe      	b.n	8000802 <Error_Handler+0x6>

08000804 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	b082      	sub	sp, #8
 8000808:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800080a:	4b0f      	ldr	r3, [pc, #60]	; (8000848 <HAL_MspInit+0x44>)
 800080c:	699a      	ldr	r2, [r3, #24]
 800080e:	4b0e      	ldr	r3, [pc, #56]	; (8000848 <HAL_MspInit+0x44>)
 8000810:	2101      	movs	r1, #1
 8000812:	430a      	orrs	r2, r1
 8000814:	619a      	str	r2, [r3, #24]
 8000816:	4b0c      	ldr	r3, [pc, #48]	; (8000848 <HAL_MspInit+0x44>)
 8000818:	699b      	ldr	r3, [r3, #24]
 800081a:	2201      	movs	r2, #1
 800081c:	4013      	ands	r3, r2
 800081e:	607b      	str	r3, [r7, #4]
 8000820:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000822:	4b09      	ldr	r3, [pc, #36]	; (8000848 <HAL_MspInit+0x44>)
 8000824:	69da      	ldr	r2, [r3, #28]
 8000826:	4b08      	ldr	r3, [pc, #32]	; (8000848 <HAL_MspInit+0x44>)
 8000828:	2180      	movs	r1, #128	; 0x80
 800082a:	0549      	lsls	r1, r1, #21
 800082c:	430a      	orrs	r2, r1
 800082e:	61da      	str	r2, [r3, #28]
 8000830:	4b05      	ldr	r3, [pc, #20]	; (8000848 <HAL_MspInit+0x44>)
 8000832:	69da      	ldr	r2, [r3, #28]
 8000834:	2380      	movs	r3, #128	; 0x80
 8000836:	055b      	lsls	r3, r3, #21
 8000838:	4013      	ands	r3, r2
 800083a:	603b      	str	r3, [r7, #0]
 800083c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800083e:	46c0      	nop			; (mov r8, r8)
 8000840:	46bd      	mov	sp, r7
 8000842:	b002      	add	sp, #8
 8000844:	bd80      	pop	{r7, pc}
 8000846:	46c0      	nop			; (mov r8, r8)
 8000848:	40021000 	.word	0x40021000

0800084c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800084c:	b590      	push	{r4, r7, lr}
 800084e:	b08b      	sub	sp, #44	; 0x2c
 8000850:	af00      	add	r7, sp, #0
 8000852:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000854:	2314      	movs	r3, #20
 8000856:	18fb      	adds	r3, r7, r3
 8000858:	0018      	movs	r0, r3
 800085a:	2314      	movs	r3, #20
 800085c:	001a      	movs	r2, r3
 800085e:	2100      	movs	r1, #0
 8000860:	f002 fede 	bl	8003620 <memset>
  if(hadc->Instance==ADC1)
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	4a28      	ldr	r2, [pc, #160]	; (800090c <HAL_ADC_MspInit+0xc0>)
 800086a:	4293      	cmp	r3, r2
 800086c:	d149      	bne.n	8000902 <HAL_ADC_MspInit+0xb6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800086e:	4b28      	ldr	r3, [pc, #160]	; (8000910 <HAL_ADC_MspInit+0xc4>)
 8000870:	699a      	ldr	r2, [r3, #24]
 8000872:	4b27      	ldr	r3, [pc, #156]	; (8000910 <HAL_ADC_MspInit+0xc4>)
 8000874:	2180      	movs	r1, #128	; 0x80
 8000876:	0089      	lsls	r1, r1, #2
 8000878:	430a      	orrs	r2, r1
 800087a:	619a      	str	r2, [r3, #24]
 800087c:	4b24      	ldr	r3, [pc, #144]	; (8000910 <HAL_ADC_MspInit+0xc4>)
 800087e:	699a      	ldr	r2, [r3, #24]
 8000880:	2380      	movs	r3, #128	; 0x80
 8000882:	009b      	lsls	r3, r3, #2
 8000884:	4013      	ands	r3, r2
 8000886:	613b      	str	r3, [r7, #16]
 8000888:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800088a:	4b21      	ldr	r3, [pc, #132]	; (8000910 <HAL_ADC_MspInit+0xc4>)
 800088c:	695a      	ldr	r2, [r3, #20]
 800088e:	4b20      	ldr	r3, [pc, #128]	; (8000910 <HAL_ADC_MspInit+0xc4>)
 8000890:	2180      	movs	r1, #128	; 0x80
 8000892:	0289      	lsls	r1, r1, #10
 8000894:	430a      	orrs	r2, r1
 8000896:	615a      	str	r2, [r3, #20]
 8000898:	4b1d      	ldr	r3, [pc, #116]	; (8000910 <HAL_ADC_MspInit+0xc4>)
 800089a:	695a      	ldr	r2, [r3, #20]
 800089c:	2380      	movs	r3, #128	; 0x80
 800089e:	029b      	lsls	r3, r3, #10
 80008a0:	4013      	ands	r3, r2
 80008a2:	60fb      	str	r3, [r7, #12]
 80008a4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80008a6:	4b1a      	ldr	r3, [pc, #104]	; (8000910 <HAL_ADC_MspInit+0xc4>)
 80008a8:	695a      	ldr	r2, [r3, #20]
 80008aa:	4b19      	ldr	r3, [pc, #100]	; (8000910 <HAL_ADC_MspInit+0xc4>)
 80008ac:	2180      	movs	r1, #128	; 0x80
 80008ae:	02c9      	lsls	r1, r1, #11
 80008b0:	430a      	orrs	r2, r1
 80008b2:	615a      	str	r2, [r3, #20]
 80008b4:	4b16      	ldr	r3, [pc, #88]	; (8000910 <HAL_ADC_MspInit+0xc4>)
 80008b6:	695a      	ldr	r2, [r3, #20]
 80008b8:	2380      	movs	r3, #128	; 0x80
 80008ba:	02db      	lsls	r3, r3, #11
 80008bc:	4013      	ands	r3, r2
 80008be:	60bb      	str	r3, [r7, #8]
 80008c0:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> ADC_IN4
    PA5     ------> ADC_IN5
    PA6     ------> ADC_IN6
    PB1     ------> ADC_IN9
    */
    GPIO_InitStruct.Pin = i3_Pin|i2_Pin|i1_Pin|speed_Pin;
 80008c2:	2414      	movs	r4, #20
 80008c4:	193b      	adds	r3, r7, r4
 80008c6:	2278      	movs	r2, #120	; 0x78
 80008c8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80008ca:	193b      	adds	r3, r7, r4
 80008cc:	2203      	movs	r2, #3
 80008ce:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d0:	193b      	adds	r3, r7, r4
 80008d2:	2200      	movs	r2, #0
 80008d4:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008d6:	193a      	adds	r2, r7, r4
 80008d8:	2390      	movs	r3, #144	; 0x90
 80008da:	05db      	lsls	r3, r3, #23
 80008dc:	0011      	movs	r1, r2
 80008de:	0018      	movs	r0, r3
 80008e0:	f000 fcf4 	bl	80012cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = bv_Pin;
 80008e4:	193b      	adds	r3, r7, r4
 80008e6:	2202      	movs	r2, #2
 80008e8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80008ea:	193b      	adds	r3, r7, r4
 80008ec:	2203      	movs	r2, #3
 80008ee:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f0:	193b      	adds	r3, r7, r4
 80008f2:	2200      	movs	r2, #0
 80008f4:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(bv_GPIO_Port, &GPIO_InitStruct);
 80008f6:	193b      	adds	r3, r7, r4
 80008f8:	4a06      	ldr	r2, [pc, #24]	; (8000914 <HAL_ADC_MspInit+0xc8>)
 80008fa:	0019      	movs	r1, r3
 80008fc:	0010      	movs	r0, r2
 80008fe:	f000 fce5 	bl	80012cc <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000902:	46c0      	nop			; (mov r8, r8)
 8000904:	46bd      	mov	sp, r7
 8000906:	b00b      	add	sp, #44	; 0x2c
 8000908:	bd90      	pop	{r4, r7, pc}
 800090a:	46c0      	nop			; (mov r8, r8)
 800090c:	40012400 	.word	0x40012400
 8000910:	40021000 	.word	0x40021000
 8000914:	48000400 	.word	0x48000400

08000918 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	b08a      	sub	sp, #40	; 0x28
 800091c:	af00      	add	r7, sp, #0
 800091e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000920:	2314      	movs	r3, #20
 8000922:	18fb      	adds	r3, r7, r3
 8000924:	0018      	movs	r0, r3
 8000926:	2314      	movs	r3, #20
 8000928:	001a      	movs	r2, r3
 800092a:	2100      	movs	r1, #0
 800092c:	f002 fe78 	bl	8003620 <memset>
  if(htim_base->Instance==TIM1)
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	681b      	ldr	r3, [r3, #0]
 8000934:	4a20      	ldr	r2, [pc, #128]	; (80009b8 <HAL_TIM_Base_MspInit+0xa0>)
 8000936:	4293      	cmp	r3, r2
 8000938:	d13a      	bne.n	80009b0 <HAL_TIM_Base_MspInit+0x98>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800093a:	4b20      	ldr	r3, [pc, #128]	; (80009bc <HAL_TIM_Base_MspInit+0xa4>)
 800093c:	699a      	ldr	r2, [r3, #24]
 800093e:	4b1f      	ldr	r3, [pc, #124]	; (80009bc <HAL_TIM_Base_MspInit+0xa4>)
 8000940:	2180      	movs	r1, #128	; 0x80
 8000942:	0109      	lsls	r1, r1, #4
 8000944:	430a      	orrs	r2, r1
 8000946:	619a      	str	r2, [r3, #24]
 8000948:	4b1c      	ldr	r3, [pc, #112]	; (80009bc <HAL_TIM_Base_MspInit+0xa4>)
 800094a:	699a      	ldr	r2, [r3, #24]
 800094c:	2380      	movs	r3, #128	; 0x80
 800094e:	011b      	lsls	r3, r3, #4
 8000950:	4013      	ands	r3, r2
 8000952:	613b      	str	r3, [r7, #16]
 8000954:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000956:	4b19      	ldr	r3, [pc, #100]	; (80009bc <HAL_TIM_Base_MspInit+0xa4>)
 8000958:	695a      	ldr	r2, [r3, #20]
 800095a:	4b18      	ldr	r3, [pc, #96]	; (80009bc <HAL_TIM_Base_MspInit+0xa4>)
 800095c:	2180      	movs	r1, #128	; 0x80
 800095e:	02c9      	lsls	r1, r1, #11
 8000960:	430a      	orrs	r2, r1
 8000962:	615a      	str	r2, [r3, #20]
 8000964:	4b15      	ldr	r3, [pc, #84]	; (80009bc <HAL_TIM_Base_MspInit+0xa4>)
 8000966:	695a      	ldr	r2, [r3, #20]
 8000968:	2380      	movs	r3, #128	; 0x80
 800096a:	02db      	lsls	r3, r3, #11
 800096c:	4013      	ands	r3, r2
 800096e:	60fb      	str	r3, [r7, #12]
 8000970:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PB12     ------> TIM1_BKIN
    */
    GPIO_InitStruct.Pin = ocp_Pin;
 8000972:	2114      	movs	r1, #20
 8000974:	187b      	adds	r3, r7, r1
 8000976:	2280      	movs	r2, #128	; 0x80
 8000978:	0152      	lsls	r2, r2, #5
 800097a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800097c:	187b      	adds	r3, r7, r1
 800097e:	2202      	movs	r2, #2
 8000980:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000982:	187b      	adds	r3, r7, r1
 8000984:	2200      	movs	r2, #0
 8000986:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000988:	187b      	adds	r3, r7, r1
 800098a:	2200      	movs	r2, #0
 800098c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 800098e:	187b      	adds	r3, r7, r1
 8000990:	2202      	movs	r2, #2
 8000992:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(ocp_GPIO_Port, &GPIO_InitStruct);
 8000994:	187b      	adds	r3, r7, r1
 8000996:	4a0a      	ldr	r2, [pc, #40]	; (80009c0 <HAL_TIM_Base_MspInit+0xa8>)
 8000998:	0019      	movs	r1, r3
 800099a:	0010      	movs	r0, r2
 800099c:	f000 fc96 	bl	80012cc <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, 0, 0);
 80009a0:	2200      	movs	r2, #0
 80009a2:	2100      	movs	r1, #0
 80009a4:	200d      	movs	r0, #13
 80009a6:	f000 fc5f 	bl	8001268 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 80009aa:	200d      	movs	r0, #13
 80009ac:	f000 fc71 	bl	8001292 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80009b0:	46c0      	nop			; (mov r8, r8)
 80009b2:	46bd      	mov	sp, r7
 80009b4:	b00a      	add	sp, #40	; 0x28
 80009b6:	bd80      	pop	{r7, pc}
 80009b8:	40012c00 	.word	0x40012c00
 80009bc:	40021000 	.word	0x40021000
 80009c0:	48000400 	.word	0x48000400

080009c4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b088      	sub	sp, #32
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009cc:	230c      	movs	r3, #12
 80009ce:	18fb      	adds	r3, r7, r3
 80009d0:	0018      	movs	r0, r3
 80009d2:	2314      	movs	r3, #20
 80009d4:	001a      	movs	r2, r3
 80009d6:	2100      	movs	r1, #0
 80009d8:	f002 fe22 	bl	8003620 <memset>
  if(htim->Instance==TIM1)
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	681b      	ldr	r3, [r3, #0]
 80009e0:	4a16      	ldr	r2, [pc, #88]	; (8000a3c <HAL_TIM_MspPostInit+0x78>)
 80009e2:	4293      	cmp	r3, r2
 80009e4:	d125      	bne.n	8000a32 <HAL_TIM_MspPostInit+0x6e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009e6:	4b16      	ldr	r3, [pc, #88]	; (8000a40 <HAL_TIM_MspPostInit+0x7c>)
 80009e8:	695a      	ldr	r2, [r3, #20]
 80009ea:	4b15      	ldr	r3, [pc, #84]	; (8000a40 <HAL_TIM_MspPostInit+0x7c>)
 80009ec:	2180      	movs	r1, #128	; 0x80
 80009ee:	0289      	lsls	r1, r1, #10
 80009f0:	430a      	orrs	r2, r1
 80009f2:	615a      	str	r2, [r3, #20]
 80009f4:	4b12      	ldr	r3, [pc, #72]	; (8000a40 <HAL_TIM_MspPostInit+0x7c>)
 80009f6:	695a      	ldr	r2, [r3, #20]
 80009f8:	2380      	movs	r3, #128	; 0x80
 80009fa:	029b      	lsls	r3, r3, #10
 80009fc:	4013      	ands	r3, r2
 80009fe:	60bb      	str	r3, [r7, #8]
 8000a00:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8000a02:	210c      	movs	r1, #12
 8000a04:	187b      	adds	r3, r7, r1
 8000a06:	22e0      	movs	r2, #224	; 0xe0
 8000a08:	00d2      	lsls	r2, r2, #3
 8000a0a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a0c:	187b      	adds	r3, r7, r1
 8000a0e:	2202      	movs	r2, #2
 8000a10:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a12:	187b      	adds	r3, r7, r1
 8000a14:	2200      	movs	r2, #0
 8000a16:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a18:	187b      	adds	r3, r7, r1
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8000a1e:	187b      	adds	r3, r7, r1
 8000a20:	2202      	movs	r2, #2
 8000a22:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a24:	187a      	adds	r2, r7, r1
 8000a26:	2390      	movs	r3, #144	; 0x90
 8000a28:	05db      	lsls	r3, r3, #23
 8000a2a:	0011      	movs	r1, r2
 8000a2c:	0018      	movs	r0, r3
 8000a2e:	f000 fc4d 	bl	80012cc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8000a32:	46c0      	nop			; (mov r8, r8)
 8000a34:	46bd      	mov	sp, r7
 8000a36:	b008      	add	sp, #32
 8000a38:	bd80      	pop	{r7, pc}
 8000a3a:	46c0      	nop			; (mov r8, r8)
 8000a3c:	40012c00 	.word	0x40012c00
 8000a40:	40021000 	.word	0x40021000

08000a44 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	b08a      	sub	sp, #40	; 0x28
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a4c:	2314      	movs	r3, #20
 8000a4e:	18fb      	adds	r3, r7, r3
 8000a50:	0018      	movs	r0, r3
 8000a52:	2314      	movs	r3, #20
 8000a54:	001a      	movs	r2, r3
 8000a56:	2100      	movs	r1, #0
 8000a58:	f002 fde2 	bl	8003620 <memset>
  if(huart->Instance==USART1)
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	681b      	ldr	r3, [r3, #0]
 8000a60:	4a1c      	ldr	r2, [pc, #112]	; (8000ad4 <HAL_UART_MspInit+0x90>)
 8000a62:	4293      	cmp	r3, r2
 8000a64:	d131      	bne.n	8000aca <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000a66:	4b1c      	ldr	r3, [pc, #112]	; (8000ad8 <HAL_UART_MspInit+0x94>)
 8000a68:	699a      	ldr	r2, [r3, #24]
 8000a6a:	4b1b      	ldr	r3, [pc, #108]	; (8000ad8 <HAL_UART_MspInit+0x94>)
 8000a6c:	2180      	movs	r1, #128	; 0x80
 8000a6e:	01c9      	lsls	r1, r1, #7
 8000a70:	430a      	orrs	r2, r1
 8000a72:	619a      	str	r2, [r3, #24]
 8000a74:	4b18      	ldr	r3, [pc, #96]	; (8000ad8 <HAL_UART_MspInit+0x94>)
 8000a76:	699a      	ldr	r2, [r3, #24]
 8000a78:	2380      	movs	r3, #128	; 0x80
 8000a7a:	01db      	lsls	r3, r3, #7
 8000a7c:	4013      	ands	r3, r2
 8000a7e:	613b      	str	r3, [r7, #16]
 8000a80:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a82:	4b15      	ldr	r3, [pc, #84]	; (8000ad8 <HAL_UART_MspInit+0x94>)
 8000a84:	695a      	ldr	r2, [r3, #20]
 8000a86:	4b14      	ldr	r3, [pc, #80]	; (8000ad8 <HAL_UART_MspInit+0x94>)
 8000a88:	2180      	movs	r1, #128	; 0x80
 8000a8a:	02c9      	lsls	r1, r1, #11
 8000a8c:	430a      	orrs	r2, r1
 8000a8e:	615a      	str	r2, [r3, #20]
 8000a90:	4b11      	ldr	r3, [pc, #68]	; (8000ad8 <HAL_UART_MspInit+0x94>)
 8000a92:	695a      	ldr	r2, [r3, #20]
 8000a94:	2380      	movs	r3, #128	; 0x80
 8000a96:	02db      	lsls	r3, r3, #11
 8000a98:	4013      	ands	r3, r2
 8000a9a:	60fb      	str	r3, [r7, #12]
 8000a9c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000a9e:	2114      	movs	r1, #20
 8000aa0:	187b      	adds	r3, r7, r1
 8000aa2:	22c0      	movs	r2, #192	; 0xc0
 8000aa4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000aa6:	187b      	adds	r3, r7, r1
 8000aa8:	2202      	movs	r2, #2
 8000aaa:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aac:	187b      	adds	r3, r7, r1
 8000aae:	2200      	movs	r2, #0
 8000ab0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000ab2:	187b      	adds	r3, r7, r1
 8000ab4:	2203      	movs	r2, #3
 8000ab6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
 8000ab8:	187b      	adds	r3, r7, r1
 8000aba:	2200      	movs	r2, #0
 8000abc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000abe:	187b      	adds	r3, r7, r1
 8000ac0:	4a06      	ldr	r2, [pc, #24]	; (8000adc <HAL_UART_MspInit+0x98>)
 8000ac2:	0019      	movs	r1, r3
 8000ac4:	0010      	movs	r0, r2
 8000ac6:	f000 fc01 	bl	80012cc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000aca:	46c0      	nop			; (mov r8, r8)
 8000acc:	46bd      	mov	sp, r7
 8000ace:	b00a      	add	sp, #40	; 0x28
 8000ad0:	bd80      	pop	{r7, pc}
 8000ad2:	46c0      	nop			; (mov r8, r8)
 8000ad4:	40013800 	.word	0x40013800
 8000ad8:	40021000 	.word	0x40021000
 8000adc:	48000400 	.word	0x48000400

08000ae0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000ae4:	e7fe      	b.n	8000ae4 <NMI_Handler+0x4>

08000ae6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ae6:	b580      	push	{r7, lr}
 8000ae8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000aea:	e7fe      	b.n	8000aea <HardFault_Handler+0x4>

08000aec <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000af0:	46c0      	nop			; (mov r8, r8)
 8000af2:	46bd      	mov	sp, r7
 8000af4:	bd80      	pop	{r7, pc}

08000af6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000af6:	b580      	push	{r7, lr}
 8000af8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000afa:	46c0      	nop			; (mov r8, r8)
 8000afc:	46bd      	mov	sp, r7
 8000afe:	bd80      	pop	{r7, pc}

08000b00 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b04:	f000 f89a 	bl	8000c3c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b08:	46c0      	nop			; (mov r8, r8)
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	bd80      	pop	{r7, pc}

08000b0e <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 8000b0e:	b580      	push	{r7, lr}
 8000b10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8000b12:	2001      	movs	r0, #1
 8000b14:	f000 fd60 	bl	80015d8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8000b18:	2002      	movs	r0, #2
 8000b1a:	f000 fd5d 	bl	80015d8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 8000b1e:	46c0      	nop			; (mov r8, r8)
 8000b20:	46bd      	mov	sp, r7
 8000b22:	bd80      	pop	{r7, pc}

08000b24 <EXTI2_3_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 and 3 interrupts.
  */
void EXTI2_3_IRQHandler(void)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_3_IRQn 0 */

  /* USER CODE END EXTI2_3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8000b28:	2004      	movs	r0, #4
 8000b2a:	f000 fd55 	bl	80015d8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_3_IRQn 1 */

  /* USER CODE END EXTI2_3_IRQn 1 */
}
 8000b2e:	46c0      	nop			; (mov r8, r8)
 8000b30:	46bd      	mov	sp, r7
 8000b32:	bd80      	pop	{r7, pc}

08000b34 <TIM1_BRK_UP_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 break, update, trigger and commutation interrupts.
  */
void TIM1_BRK_UP_TRG_COM_IRQHandler(void)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000b38:	4b03      	ldr	r3, [pc, #12]	; (8000b48 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x14>)
 8000b3a:	0018      	movs	r0, r3
 8000b3c:	f001 fbae 	bl	800229c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 1 */
}
 8000b40:	46c0      	nop			; (mov r8, r8)
 8000b42:	46bd      	mov	sp, r7
 8000b44:	bd80      	pop	{r7, pc}
 8000b46:	46c0      	nop			; (mov r8, r8)
 8000b48:	200000ac 	.word	0x200000ac

08000b4c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000b50:	46c0      	nop			; (mov r8, r8)
 8000b52:	46bd      	mov	sp, r7
 8000b54:	bd80      	pop	{r7, pc}
	...

08000b58 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000b58:	480d      	ldr	r0, [pc, #52]	; (8000b90 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000b5a:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b5c:	480d      	ldr	r0, [pc, #52]	; (8000b94 <LoopForever+0x6>)
  ldr r1, =_edata
 8000b5e:	490e      	ldr	r1, [pc, #56]	; (8000b98 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000b60:	4a0e      	ldr	r2, [pc, #56]	; (8000b9c <LoopForever+0xe>)
  movs r3, #0
 8000b62:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b64:	e002      	b.n	8000b6c <LoopCopyDataInit>

08000b66 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b66:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b68:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b6a:	3304      	adds	r3, #4

08000b6c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b6c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b6e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b70:	d3f9      	bcc.n	8000b66 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b72:	4a0b      	ldr	r2, [pc, #44]	; (8000ba0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000b74:	4c0b      	ldr	r4, [pc, #44]	; (8000ba4 <LoopForever+0x16>)
  movs r3, #0
 8000b76:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b78:	e001      	b.n	8000b7e <LoopFillZerobss>

08000b7a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b7a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b7c:	3204      	adds	r2, #4

08000b7e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b7e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b80:	d3fb      	bcc.n	8000b7a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000b82:	f7ff ffe3 	bl	8000b4c <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8000b86:	f002 fd27 	bl	80035d8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000b8a:	f7ff fb49 	bl	8000220 <main>

08000b8e <LoopForever>:

LoopForever:
    b LoopForever
 8000b8e:	e7fe      	b.n	8000b8e <LoopForever>
  ldr   r0, =_estack
 8000b90:	20001000 	.word	0x20001000
  ldr r0, =_sdata
 8000b94:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b98:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000b9c:	08003688 	.word	0x08003688
  ldr r2, =_sbss
 8000ba0:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000ba4:	20000138 	.word	0x20000138

08000ba8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000ba8:	e7fe      	b.n	8000ba8 <ADC1_IRQHandler>
	...

08000bac <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000bb0:	4b07      	ldr	r3, [pc, #28]	; (8000bd0 <HAL_Init+0x24>)
 8000bb2:	681a      	ldr	r2, [r3, #0]
 8000bb4:	4b06      	ldr	r3, [pc, #24]	; (8000bd0 <HAL_Init+0x24>)
 8000bb6:	2110      	movs	r1, #16
 8000bb8:	430a      	orrs	r2, r1
 8000bba:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000bbc:	2000      	movs	r0, #0
 8000bbe:	f000 f809 	bl	8000bd4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000bc2:	f7ff fe1f 	bl	8000804 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000bc6:	2300      	movs	r3, #0
}
 8000bc8:	0018      	movs	r0, r3
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	bd80      	pop	{r7, pc}
 8000bce:	46c0      	nop			; (mov r8, r8)
 8000bd0:	40022000 	.word	0x40022000

08000bd4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000bd4:	b590      	push	{r4, r7, lr}
 8000bd6:	b083      	sub	sp, #12
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000bdc:	4b14      	ldr	r3, [pc, #80]	; (8000c30 <HAL_InitTick+0x5c>)
 8000bde:	681c      	ldr	r4, [r3, #0]
 8000be0:	4b14      	ldr	r3, [pc, #80]	; (8000c34 <HAL_InitTick+0x60>)
 8000be2:	781b      	ldrb	r3, [r3, #0]
 8000be4:	0019      	movs	r1, r3
 8000be6:	23fa      	movs	r3, #250	; 0xfa
 8000be8:	0098      	lsls	r0, r3, #2
 8000bea:	f7ff fa8d 	bl	8000108 <__udivsi3>
 8000bee:	0003      	movs	r3, r0
 8000bf0:	0019      	movs	r1, r3
 8000bf2:	0020      	movs	r0, r4
 8000bf4:	f7ff fa88 	bl	8000108 <__udivsi3>
 8000bf8:	0003      	movs	r3, r0
 8000bfa:	0018      	movs	r0, r3
 8000bfc:	f000 fb59 	bl	80012b2 <HAL_SYSTICK_Config>
 8000c00:	1e03      	subs	r3, r0, #0
 8000c02:	d001      	beq.n	8000c08 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000c04:	2301      	movs	r3, #1
 8000c06:	e00f      	b.n	8000c28 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	2b03      	cmp	r3, #3
 8000c0c:	d80b      	bhi.n	8000c26 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c0e:	6879      	ldr	r1, [r7, #4]
 8000c10:	2301      	movs	r3, #1
 8000c12:	425b      	negs	r3, r3
 8000c14:	2200      	movs	r2, #0
 8000c16:	0018      	movs	r0, r3
 8000c18:	f000 fb26 	bl	8001268 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c1c:	4b06      	ldr	r3, [pc, #24]	; (8000c38 <HAL_InitTick+0x64>)
 8000c1e:	687a      	ldr	r2, [r7, #4]
 8000c20:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000c22:	2300      	movs	r3, #0
 8000c24:	e000      	b.n	8000c28 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000c26:	2301      	movs	r3, #1
}
 8000c28:	0018      	movs	r0, r3
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	b003      	add	sp, #12
 8000c2e:	bd90      	pop	{r4, r7, pc}
 8000c30:	20000000 	.word	0x20000000
 8000c34:	20000008 	.word	0x20000008
 8000c38:	20000004 	.word	0x20000004

08000c3c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c40:	4b05      	ldr	r3, [pc, #20]	; (8000c58 <HAL_IncTick+0x1c>)
 8000c42:	781b      	ldrb	r3, [r3, #0]
 8000c44:	001a      	movs	r2, r3
 8000c46:	4b05      	ldr	r3, [pc, #20]	; (8000c5c <HAL_IncTick+0x20>)
 8000c48:	681b      	ldr	r3, [r3, #0]
 8000c4a:	18d2      	adds	r2, r2, r3
 8000c4c:	4b03      	ldr	r3, [pc, #12]	; (8000c5c <HAL_IncTick+0x20>)
 8000c4e:	601a      	str	r2, [r3, #0]
}
 8000c50:	46c0      	nop			; (mov r8, r8)
 8000c52:	46bd      	mov	sp, r7
 8000c54:	bd80      	pop	{r7, pc}
 8000c56:	46c0      	nop			; (mov r8, r8)
 8000c58:	20000008 	.word	0x20000008
 8000c5c:	20000134 	.word	0x20000134

08000c60 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	af00      	add	r7, sp, #0
  return uwTick;
 8000c64:	4b02      	ldr	r3, [pc, #8]	; (8000c70 <HAL_GetTick+0x10>)
 8000c66:	681b      	ldr	r3, [r3, #0]
}
 8000c68:	0018      	movs	r0, r3
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	bd80      	pop	{r7, pc}
 8000c6e:	46c0      	nop			; (mov r8, r8)
 8000c70:	20000134 	.word	0x20000134

08000c74 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000c74:	b580      	push	{r7, lr}
 8000c76:	b084      	sub	sp, #16
 8000c78:	af00      	add	r7, sp, #0
 8000c7a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000c7c:	230f      	movs	r3, #15
 8000c7e:	18fb      	adds	r3, r7, r3
 8000c80:	2200      	movs	r2, #0
 8000c82:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 8000c84:	2300      	movs	r3, #0
 8000c86:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d101      	bne.n	8000c92 <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 8000c8e:	2301      	movs	r3, #1
 8000c90:	e125      	b.n	8000ede <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	d10a      	bne.n	8000cb0 <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	2234      	movs	r2, #52	; 0x34
 8000ca4:	2100      	movs	r1, #0
 8000ca6:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	0018      	movs	r0, r3
 8000cac:	f7ff fdce 	bl	800084c <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000cb4:	2210      	movs	r2, #16
 8000cb6:	4013      	ands	r3, r2
 8000cb8:	d000      	beq.n	8000cbc <HAL_ADC_Init+0x48>
 8000cba:	e103      	b.n	8000ec4 <HAL_ADC_Init+0x250>
 8000cbc:	230f      	movs	r3, #15
 8000cbe:	18fb      	adds	r3, r7, r3
 8000cc0:	781b      	ldrb	r3, [r3, #0]
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d000      	beq.n	8000cc8 <HAL_ADC_Init+0x54>
 8000cc6:	e0fd      	b.n	8000ec4 <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	689b      	ldr	r3, [r3, #8]
 8000cce:	2204      	movs	r2, #4
 8000cd0:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 8000cd2:	d000      	beq.n	8000cd6 <HAL_ADC_Init+0x62>
 8000cd4:	e0f6      	b.n	8000ec4 <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000cda:	4a83      	ldr	r2, [pc, #524]	; (8000ee8 <HAL_ADC_Init+0x274>)
 8000cdc:	4013      	ands	r3, r2
 8000cde:	2202      	movs	r2, #2
 8000ce0:	431a      	orrs	r2, r3
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	639a      	str	r2, [r3, #56]	; 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	689b      	ldr	r3, [r3, #8]
 8000cec:	2203      	movs	r2, #3
 8000cee:	4013      	ands	r3, r2
 8000cf0:	2b01      	cmp	r3, #1
 8000cf2:	d112      	bne.n	8000d1a <HAL_ADC_Init+0xa6>
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	2201      	movs	r2, #1
 8000cfc:	4013      	ands	r3, r2
 8000cfe:	2b01      	cmp	r3, #1
 8000d00:	d009      	beq.n	8000d16 <HAL_ADC_Init+0xa2>
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	68da      	ldr	r2, [r3, #12]
 8000d08:	2380      	movs	r3, #128	; 0x80
 8000d0a:	021b      	lsls	r3, r3, #8
 8000d0c:	401a      	ands	r2, r3
 8000d0e:	2380      	movs	r3, #128	; 0x80
 8000d10:	021b      	lsls	r3, r3, #8
 8000d12:	429a      	cmp	r2, r3
 8000d14:	d101      	bne.n	8000d1a <HAL_ADC_Init+0xa6>
 8000d16:	2301      	movs	r3, #1
 8000d18:	e000      	b.n	8000d1c <HAL_ADC_Init+0xa8>
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d116      	bne.n	8000d4e <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	68db      	ldr	r3, [r3, #12]
 8000d26:	2218      	movs	r2, #24
 8000d28:	4393      	bics	r3, r2
 8000d2a:	0019      	movs	r1, r3
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	689a      	ldr	r2, [r3, #8]
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	430a      	orrs	r2, r1
 8000d36:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	691b      	ldr	r3, [r3, #16]
 8000d3e:	009b      	lsls	r3, r3, #2
 8000d40:	0899      	lsrs	r1, r3, #2
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	685a      	ldr	r2, [r3, #4]
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	430a      	orrs	r2, r1
 8000d4c:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	68da      	ldr	r2, [r3, #12]
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	4964      	ldr	r1, [pc, #400]	; (8000eec <HAL_ADC_Init+0x278>)
 8000d5a:	400a      	ands	r2, r1
 8000d5c:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	7e1b      	ldrb	r3, [r3, #24]
 8000d62:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	7e5b      	ldrb	r3, [r3, #25]
 8000d68:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8000d6a:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	7e9b      	ldrb	r3, [r3, #26]
 8000d70:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8000d72:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d78:	2b01      	cmp	r3, #1
 8000d7a:	d002      	beq.n	8000d82 <HAL_ADC_Init+0x10e>
 8000d7c:	2380      	movs	r3, #128	; 0x80
 8000d7e:	015b      	lsls	r3, r3, #5
 8000d80:	e000      	b.n	8000d84 <HAL_ADC_Init+0x110>
 8000d82:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8000d84:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8000d8a:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	691b      	ldr	r3, [r3, #16]
 8000d90:	2b02      	cmp	r3, #2
 8000d92:	d101      	bne.n	8000d98 <HAL_ADC_Init+0x124>
 8000d94:	2304      	movs	r3, #4
 8000d96:	e000      	b.n	8000d9a <HAL_ADC_Init+0x126>
 8000d98:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 8000d9a:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	2124      	movs	r1, #36	; 0x24
 8000da0:	5c5b      	ldrb	r3, [r3, r1]
 8000da2:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8000da4:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8000da6:	68ba      	ldr	r2, [r7, #8]
 8000da8:	4313      	orrs	r3, r2
 8000daa:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	7edb      	ldrb	r3, [r3, #27]
 8000db0:	2b01      	cmp	r3, #1
 8000db2:	d115      	bne.n	8000de0 <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	7e9b      	ldrb	r3, [r3, #26]
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d105      	bne.n	8000dc8 <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8000dbc:	68bb      	ldr	r3, [r7, #8]
 8000dbe:	2280      	movs	r2, #128	; 0x80
 8000dc0:	0252      	lsls	r2, r2, #9
 8000dc2:	4313      	orrs	r3, r2
 8000dc4:	60bb      	str	r3, [r7, #8]
 8000dc6:	e00b      	b.n	8000de0 <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000dcc:	2220      	movs	r2, #32
 8000dce:	431a      	orrs	r2, r3
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000dd8:	2201      	movs	r2, #1
 8000dda:	431a      	orrs	r2, r3
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	69da      	ldr	r2, [r3, #28]
 8000de4:	23c2      	movs	r3, #194	; 0xc2
 8000de6:	33ff      	adds	r3, #255	; 0xff
 8000de8:	429a      	cmp	r2, r3
 8000dea:	d007      	beq.n	8000dfc <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8000df4:	4313      	orrs	r3, r2
 8000df6:	68ba      	ldr	r2, [r7, #8]
 8000df8:	4313      	orrs	r3, r2
 8000dfa:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	68d9      	ldr	r1, [r3, #12]
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	68ba      	ldr	r2, [r7, #8]
 8000e08:	430a      	orrs	r2, r1
 8000e0a:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000e10:	2380      	movs	r3, #128	; 0x80
 8000e12:	055b      	lsls	r3, r3, #21
 8000e14:	429a      	cmp	r2, r3
 8000e16:	d01b      	beq.n	8000e50 <HAL_ADC_Init+0x1dc>
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e1c:	2b01      	cmp	r3, #1
 8000e1e:	d017      	beq.n	8000e50 <HAL_ADC_Init+0x1dc>
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e24:	2b02      	cmp	r3, #2
 8000e26:	d013      	beq.n	8000e50 <HAL_ADC_Init+0x1dc>
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e2c:	2b03      	cmp	r3, #3
 8000e2e:	d00f      	beq.n	8000e50 <HAL_ADC_Init+0x1dc>
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e34:	2b04      	cmp	r3, #4
 8000e36:	d00b      	beq.n	8000e50 <HAL_ADC_Init+0x1dc>
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e3c:	2b05      	cmp	r3, #5
 8000e3e:	d007      	beq.n	8000e50 <HAL_ADC_Init+0x1dc>
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e44:	2b06      	cmp	r3, #6
 8000e46:	d003      	beq.n	8000e50 <HAL_ADC_Init+0x1dc>
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e4c:	2b07      	cmp	r3, #7
 8000e4e:	d112      	bne.n	8000e76 <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	695a      	ldr	r2, [r3, #20]
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	2107      	movs	r1, #7
 8000e5c:	438a      	bics	r2, r1
 8000e5e:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	6959      	ldr	r1, [r3, #20]
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e6a:	2207      	movs	r2, #7
 8000e6c:	401a      	ands	r2, r3
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	430a      	orrs	r2, r1
 8000e74:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	681b      	ldr	r3, [r3, #0]
 8000e7a:	68db      	ldr	r3, [r3, #12]
 8000e7c:	4a1c      	ldr	r2, [pc, #112]	; (8000ef0 <HAL_ADC_Init+0x27c>)
 8000e7e:	4013      	ands	r3, r2
 8000e80:	68ba      	ldr	r2, [r7, #8]
 8000e82:	429a      	cmp	r2, r3
 8000e84:	d10b      	bne.n	8000e9e <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	2200      	movs	r2, #0
 8000e8a:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000e90:	2203      	movs	r2, #3
 8000e92:	4393      	bics	r3, r2
 8000e94:	2201      	movs	r2, #1
 8000e96:	431a      	orrs	r2, r3
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	639a      	str	r2, [r3, #56]	; 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8000e9c:	e01c      	b.n	8000ed8 <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000ea2:	2212      	movs	r2, #18
 8000ea4:	4393      	bics	r3, r2
 8000ea6:	2210      	movs	r2, #16
 8000ea8:	431a      	orrs	r2, r3
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000eb2:	2201      	movs	r2, #1
 8000eb4:	431a      	orrs	r2, r3
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	63da      	str	r2, [r3, #60]	; 0x3c
      
      tmp_hal_status = HAL_ERROR;
 8000eba:	230f      	movs	r3, #15
 8000ebc:	18fb      	adds	r3, r7, r3
 8000ebe:	2201      	movs	r2, #1
 8000ec0:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8000ec2:	e009      	b.n	8000ed8 <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000ec8:	2210      	movs	r2, #16
 8000eca:	431a      	orrs	r2, r3
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	639a      	str	r2, [r3, #56]	; 0x38
        
    tmp_hal_status = HAL_ERROR;
 8000ed0:	230f      	movs	r3, #15
 8000ed2:	18fb      	adds	r3, r7, r3
 8000ed4:	2201      	movs	r2, #1
 8000ed6:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000ed8:	230f      	movs	r3, #15
 8000eda:	18fb      	adds	r3, r7, r3
 8000edc:	781b      	ldrb	r3, [r3, #0]
}
 8000ede:	0018      	movs	r0, r3
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	b004      	add	sp, #16
 8000ee4:	bd80      	pop	{r7, pc}
 8000ee6:	46c0      	nop			; (mov r8, r8)
 8000ee8:	fffffefd 	.word	0xfffffefd
 8000eec:	fffe0219 	.word	0xfffe0219
 8000ef0:	833fffe7 	.word	0x833fffe7

08000ef4 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b084      	sub	sp, #16
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
 8000efc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000efe:	230f      	movs	r3, #15
 8000f00:	18fb      	adds	r3, r7, r3
 8000f02:	2200      	movs	r2, #0
 8000f04:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 8000f06:	2300      	movs	r3, #0
 8000f08:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000f0e:	2380      	movs	r3, #128	; 0x80
 8000f10:	055b      	lsls	r3, r3, #21
 8000f12:	429a      	cmp	r2, r3
 8000f14:	d011      	beq.n	8000f3a <HAL_ADC_ConfigChannel+0x46>
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f1a:	2b01      	cmp	r3, #1
 8000f1c:	d00d      	beq.n	8000f3a <HAL_ADC_ConfigChannel+0x46>
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f22:	2b02      	cmp	r3, #2
 8000f24:	d009      	beq.n	8000f3a <HAL_ADC_ConfigChannel+0x46>
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f2a:	2b03      	cmp	r3, #3
 8000f2c:	d005      	beq.n	8000f3a <HAL_ADC_ConfigChannel+0x46>
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f32:	2b04      	cmp	r3, #4
 8000f34:	d001      	beq.n	8000f3a <HAL_ADC_ConfigChannel+0x46>
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	2234      	movs	r2, #52	; 0x34
 8000f3e:	5c9b      	ldrb	r3, [r3, r2]
 8000f40:	2b01      	cmp	r3, #1
 8000f42:	d101      	bne.n	8000f48 <HAL_ADC_ConfigChannel+0x54>
 8000f44:	2302      	movs	r3, #2
 8000f46:	e0d0      	b.n	80010ea <HAL_ADC_ConfigChannel+0x1f6>
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	2234      	movs	r2, #52	; 0x34
 8000f4c:	2101      	movs	r1, #1
 8000f4e:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	689b      	ldr	r3, [r3, #8]
 8000f56:	2204      	movs	r2, #4
 8000f58:	4013      	ands	r3, r2
 8000f5a:	d000      	beq.n	8000f5e <HAL_ADC_ConfigChannel+0x6a>
 8000f5c:	e0b4      	b.n	80010c8 <HAL_ADC_ConfigChannel+0x1d4>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 8000f5e:	683b      	ldr	r3, [r7, #0]
 8000f60:	685b      	ldr	r3, [r3, #4]
 8000f62:	4a64      	ldr	r2, [pc, #400]	; (80010f4 <HAL_ADC_ConfigChannel+0x200>)
 8000f64:	4293      	cmp	r3, r2
 8000f66:	d100      	bne.n	8000f6a <HAL_ADC_ConfigChannel+0x76>
 8000f68:	e082      	b.n	8001070 <HAL_ADC_ConfigChannel+0x17c>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8000f70:	683b      	ldr	r3, [r7, #0]
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	2201      	movs	r2, #1
 8000f76:	409a      	lsls	r2, r3
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	430a      	orrs	r2, r1
 8000f7e:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000f84:	2380      	movs	r3, #128	; 0x80
 8000f86:	055b      	lsls	r3, r3, #21
 8000f88:	429a      	cmp	r2, r3
 8000f8a:	d037      	beq.n	8000ffc <HAL_ADC_ConfigChannel+0x108>
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f90:	2b01      	cmp	r3, #1
 8000f92:	d033      	beq.n	8000ffc <HAL_ADC_ConfigChannel+0x108>
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f98:	2b02      	cmp	r3, #2
 8000f9a:	d02f      	beq.n	8000ffc <HAL_ADC_ConfigChannel+0x108>
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fa0:	2b03      	cmp	r3, #3
 8000fa2:	d02b      	beq.n	8000ffc <HAL_ADC_ConfigChannel+0x108>
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fa8:	2b04      	cmp	r3, #4
 8000faa:	d027      	beq.n	8000ffc <HAL_ADC_ConfigChannel+0x108>
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fb0:	2b05      	cmp	r3, #5
 8000fb2:	d023      	beq.n	8000ffc <HAL_ADC_ConfigChannel+0x108>
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fb8:	2b06      	cmp	r3, #6
 8000fba:	d01f      	beq.n	8000ffc <HAL_ADC_ConfigChannel+0x108>
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fc0:	2b07      	cmp	r3, #7
 8000fc2:	d01b      	beq.n	8000ffc <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of reoccurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8000fc4:	683b      	ldr	r3, [r7, #0]
 8000fc6:	689a      	ldr	r2, [r3, #8]
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	695b      	ldr	r3, [r3, #20]
 8000fce:	2107      	movs	r1, #7
 8000fd0:	400b      	ands	r3, r1
 8000fd2:	429a      	cmp	r2, r3
 8000fd4:	d012      	beq.n	8000ffc <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	695a      	ldr	r2, [r3, #20]
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	2107      	movs	r1, #7
 8000fe2:	438a      	bics	r2, r1
 8000fe4:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	6959      	ldr	r1, [r3, #20]
 8000fec:	683b      	ldr	r3, [r7, #0]
 8000fee:	689b      	ldr	r3, [r3, #8]
 8000ff0:	2207      	movs	r2, #7
 8000ff2:	401a      	ands	r2, r3
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	430a      	orrs	r2, r1
 8000ffa:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8000ffc:	683b      	ldr	r3, [r7, #0]
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	2b10      	cmp	r3, #16
 8001002:	d007      	beq.n	8001014 <HAL_ADC_ConfigChannel+0x120>
 8001004:	683b      	ldr	r3, [r7, #0]
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	2b11      	cmp	r3, #17
 800100a:	d003      	beq.n	8001014 <HAL_ADC_ConfigChannel+0x120>
 800100c:	683b      	ldr	r3, [r7, #0]
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	2b12      	cmp	r3, #18
 8001012:	d163      	bne.n	80010dc <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8001014:	4b38      	ldr	r3, [pc, #224]	; (80010f8 <HAL_ADC_ConfigChannel+0x204>)
 8001016:	6819      	ldr	r1, [r3, #0]
 8001018:	683b      	ldr	r3, [r7, #0]
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	2b10      	cmp	r3, #16
 800101e:	d009      	beq.n	8001034 <HAL_ADC_ConfigChannel+0x140>
 8001020:	683b      	ldr	r3, [r7, #0]
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	2b11      	cmp	r3, #17
 8001026:	d102      	bne.n	800102e <HAL_ADC_ConfigChannel+0x13a>
 8001028:	2380      	movs	r3, #128	; 0x80
 800102a:	03db      	lsls	r3, r3, #15
 800102c:	e004      	b.n	8001038 <HAL_ADC_ConfigChannel+0x144>
 800102e:	2380      	movs	r3, #128	; 0x80
 8001030:	045b      	lsls	r3, r3, #17
 8001032:	e001      	b.n	8001038 <HAL_ADC_ConfigChannel+0x144>
 8001034:	2380      	movs	r3, #128	; 0x80
 8001036:	041b      	lsls	r3, r3, #16
 8001038:	4a2f      	ldr	r2, [pc, #188]	; (80010f8 <HAL_ADC_ConfigChannel+0x204>)
 800103a:	430b      	orrs	r3, r1
 800103c:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800103e:	683b      	ldr	r3, [r7, #0]
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	2b10      	cmp	r3, #16
 8001044:	d14a      	bne.n	80010dc <HAL_ADC_ConfigChannel+0x1e8>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001046:	4b2d      	ldr	r3, [pc, #180]	; (80010fc <HAL_ADC_ConfigChannel+0x208>)
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	492d      	ldr	r1, [pc, #180]	; (8001100 <HAL_ADC_ConfigChannel+0x20c>)
 800104c:	0018      	movs	r0, r3
 800104e:	f7ff f85b 	bl	8000108 <__udivsi3>
 8001052:	0003      	movs	r3, r0
 8001054:	001a      	movs	r2, r3
 8001056:	0013      	movs	r3, r2
 8001058:	009b      	lsls	r3, r3, #2
 800105a:	189b      	adds	r3, r3, r2
 800105c:	005b      	lsls	r3, r3, #1
 800105e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001060:	e002      	b.n	8001068 <HAL_ADC_ConfigChannel+0x174>
          {
            wait_loop_index--;
 8001062:	68bb      	ldr	r3, [r7, #8]
 8001064:	3b01      	subs	r3, #1
 8001066:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001068:	68bb      	ldr	r3, [r7, #8]
 800106a:	2b00      	cmp	r3, #0
 800106c:	d1f9      	bne.n	8001062 <HAL_ADC_ConfigChannel+0x16e>
 800106e:	e035      	b.n	80010dc <HAL_ADC_ConfigChannel+0x1e8>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001076:	683b      	ldr	r3, [r7, #0]
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	2101      	movs	r1, #1
 800107c:	4099      	lsls	r1, r3
 800107e:	000b      	movs	r3, r1
 8001080:	43d9      	mvns	r1, r3
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	400a      	ands	r2, r1
 8001088:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800108a:	683b      	ldr	r3, [r7, #0]
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	2b10      	cmp	r3, #16
 8001090:	d007      	beq.n	80010a2 <HAL_ADC_ConfigChannel+0x1ae>
 8001092:	683b      	ldr	r3, [r7, #0]
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	2b11      	cmp	r3, #17
 8001098:	d003      	beq.n	80010a2 <HAL_ADC_ConfigChannel+0x1ae>
 800109a:	683b      	ldr	r3, [r7, #0]
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	2b12      	cmp	r3, #18
 80010a0:	d11c      	bne.n	80010dc <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 80010a2:	4b15      	ldr	r3, [pc, #84]	; (80010f8 <HAL_ADC_ConfigChannel+0x204>)
 80010a4:	6819      	ldr	r1, [r3, #0]
 80010a6:	683b      	ldr	r3, [r7, #0]
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	2b10      	cmp	r3, #16
 80010ac:	d007      	beq.n	80010be <HAL_ADC_ConfigChannel+0x1ca>
 80010ae:	683b      	ldr	r3, [r7, #0]
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	2b11      	cmp	r3, #17
 80010b4:	d101      	bne.n	80010ba <HAL_ADC_ConfigChannel+0x1c6>
 80010b6:	4b13      	ldr	r3, [pc, #76]	; (8001104 <HAL_ADC_ConfigChannel+0x210>)
 80010b8:	e002      	b.n	80010c0 <HAL_ADC_ConfigChannel+0x1cc>
 80010ba:	4b13      	ldr	r3, [pc, #76]	; (8001108 <HAL_ADC_ConfigChannel+0x214>)
 80010bc:	e000      	b.n	80010c0 <HAL_ADC_ConfigChannel+0x1cc>
 80010be:	4b13      	ldr	r3, [pc, #76]	; (800110c <HAL_ADC_ConfigChannel+0x218>)
 80010c0:	4a0d      	ldr	r2, [pc, #52]	; (80010f8 <HAL_ADC_ConfigChannel+0x204>)
 80010c2:	400b      	ands	r3, r1
 80010c4:	6013      	str	r3, [r2, #0]
 80010c6:	e009      	b.n	80010dc <HAL_ADC_ConfigChannel+0x1e8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80010cc:	2220      	movs	r2, #32
 80010ce:	431a      	orrs	r2, r3
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 80010d4:	230f      	movs	r3, #15
 80010d6:	18fb      	adds	r3, r7, r3
 80010d8:	2201      	movs	r2, #1
 80010da:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	2234      	movs	r2, #52	; 0x34
 80010e0:	2100      	movs	r1, #0
 80010e2:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 80010e4:	230f      	movs	r3, #15
 80010e6:	18fb      	adds	r3, r7, r3
 80010e8:	781b      	ldrb	r3, [r3, #0]
}
 80010ea:	0018      	movs	r0, r3
 80010ec:	46bd      	mov	sp, r7
 80010ee:	b004      	add	sp, #16
 80010f0:	bd80      	pop	{r7, pc}
 80010f2:	46c0      	nop			; (mov r8, r8)
 80010f4:	00001001 	.word	0x00001001
 80010f8:	40012708 	.word	0x40012708
 80010fc:	20000000 	.word	0x20000000
 8001100:	000f4240 	.word	0x000f4240
 8001104:	ffbfffff 	.word	0xffbfffff
 8001108:	feffffff 	.word	0xfeffffff
 800110c:	ff7fffff 	.word	0xff7fffff

08001110 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b082      	sub	sp, #8
 8001114:	af00      	add	r7, sp, #0
 8001116:	0002      	movs	r2, r0
 8001118:	1dfb      	adds	r3, r7, #7
 800111a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800111c:	1dfb      	adds	r3, r7, #7
 800111e:	781b      	ldrb	r3, [r3, #0]
 8001120:	2b7f      	cmp	r3, #127	; 0x7f
 8001122:	d809      	bhi.n	8001138 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001124:	1dfb      	adds	r3, r7, #7
 8001126:	781b      	ldrb	r3, [r3, #0]
 8001128:	001a      	movs	r2, r3
 800112a:	231f      	movs	r3, #31
 800112c:	401a      	ands	r2, r3
 800112e:	4b04      	ldr	r3, [pc, #16]	; (8001140 <__NVIC_EnableIRQ+0x30>)
 8001130:	2101      	movs	r1, #1
 8001132:	4091      	lsls	r1, r2
 8001134:	000a      	movs	r2, r1
 8001136:	601a      	str	r2, [r3, #0]
  }
}
 8001138:	46c0      	nop			; (mov r8, r8)
 800113a:	46bd      	mov	sp, r7
 800113c:	b002      	add	sp, #8
 800113e:	bd80      	pop	{r7, pc}
 8001140:	e000e100 	.word	0xe000e100

08001144 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001144:	b590      	push	{r4, r7, lr}
 8001146:	b083      	sub	sp, #12
 8001148:	af00      	add	r7, sp, #0
 800114a:	0002      	movs	r2, r0
 800114c:	6039      	str	r1, [r7, #0]
 800114e:	1dfb      	adds	r3, r7, #7
 8001150:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001152:	1dfb      	adds	r3, r7, #7
 8001154:	781b      	ldrb	r3, [r3, #0]
 8001156:	2b7f      	cmp	r3, #127	; 0x7f
 8001158:	d828      	bhi.n	80011ac <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800115a:	4a2f      	ldr	r2, [pc, #188]	; (8001218 <__NVIC_SetPriority+0xd4>)
 800115c:	1dfb      	adds	r3, r7, #7
 800115e:	781b      	ldrb	r3, [r3, #0]
 8001160:	b25b      	sxtb	r3, r3
 8001162:	089b      	lsrs	r3, r3, #2
 8001164:	33c0      	adds	r3, #192	; 0xc0
 8001166:	009b      	lsls	r3, r3, #2
 8001168:	589b      	ldr	r3, [r3, r2]
 800116a:	1dfa      	adds	r2, r7, #7
 800116c:	7812      	ldrb	r2, [r2, #0]
 800116e:	0011      	movs	r1, r2
 8001170:	2203      	movs	r2, #3
 8001172:	400a      	ands	r2, r1
 8001174:	00d2      	lsls	r2, r2, #3
 8001176:	21ff      	movs	r1, #255	; 0xff
 8001178:	4091      	lsls	r1, r2
 800117a:	000a      	movs	r2, r1
 800117c:	43d2      	mvns	r2, r2
 800117e:	401a      	ands	r2, r3
 8001180:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001182:	683b      	ldr	r3, [r7, #0]
 8001184:	019b      	lsls	r3, r3, #6
 8001186:	22ff      	movs	r2, #255	; 0xff
 8001188:	401a      	ands	r2, r3
 800118a:	1dfb      	adds	r3, r7, #7
 800118c:	781b      	ldrb	r3, [r3, #0]
 800118e:	0018      	movs	r0, r3
 8001190:	2303      	movs	r3, #3
 8001192:	4003      	ands	r3, r0
 8001194:	00db      	lsls	r3, r3, #3
 8001196:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001198:	481f      	ldr	r0, [pc, #124]	; (8001218 <__NVIC_SetPriority+0xd4>)
 800119a:	1dfb      	adds	r3, r7, #7
 800119c:	781b      	ldrb	r3, [r3, #0]
 800119e:	b25b      	sxtb	r3, r3
 80011a0:	089b      	lsrs	r3, r3, #2
 80011a2:	430a      	orrs	r2, r1
 80011a4:	33c0      	adds	r3, #192	; 0xc0
 80011a6:	009b      	lsls	r3, r3, #2
 80011a8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80011aa:	e031      	b.n	8001210 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80011ac:	4a1b      	ldr	r2, [pc, #108]	; (800121c <__NVIC_SetPriority+0xd8>)
 80011ae:	1dfb      	adds	r3, r7, #7
 80011b0:	781b      	ldrb	r3, [r3, #0]
 80011b2:	0019      	movs	r1, r3
 80011b4:	230f      	movs	r3, #15
 80011b6:	400b      	ands	r3, r1
 80011b8:	3b08      	subs	r3, #8
 80011ba:	089b      	lsrs	r3, r3, #2
 80011bc:	3306      	adds	r3, #6
 80011be:	009b      	lsls	r3, r3, #2
 80011c0:	18d3      	adds	r3, r2, r3
 80011c2:	3304      	adds	r3, #4
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	1dfa      	adds	r2, r7, #7
 80011c8:	7812      	ldrb	r2, [r2, #0]
 80011ca:	0011      	movs	r1, r2
 80011cc:	2203      	movs	r2, #3
 80011ce:	400a      	ands	r2, r1
 80011d0:	00d2      	lsls	r2, r2, #3
 80011d2:	21ff      	movs	r1, #255	; 0xff
 80011d4:	4091      	lsls	r1, r2
 80011d6:	000a      	movs	r2, r1
 80011d8:	43d2      	mvns	r2, r2
 80011da:	401a      	ands	r2, r3
 80011dc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80011de:	683b      	ldr	r3, [r7, #0]
 80011e0:	019b      	lsls	r3, r3, #6
 80011e2:	22ff      	movs	r2, #255	; 0xff
 80011e4:	401a      	ands	r2, r3
 80011e6:	1dfb      	adds	r3, r7, #7
 80011e8:	781b      	ldrb	r3, [r3, #0]
 80011ea:	0018      	movs	r0, r3
 80011ec:	2303      	movs	r3, #3
 80011ee:	4003      	ands	r3, r0
 80011f0:	00db      	lsls	r3, r3, #3
 80011f2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80011f4:	4809      	ldr	r0, [pc, #36]	; (800121c <__NVIC_SetPriority+0xd8>)
 80011f6:	1dfb      	adds	r3, r7, #7
 80011f8:	781b      	ldrb	r3, [r3, #0]
 80011fa:	001c      	movs	r4, r3
 80011fc:	230f      	movs	r3, #15
 80011fe:	4023      	ands	r3, r4
 8001200:	3b08      	subs	r3, #8
 8001202:	089b      	lsrs	r3, r3, #2
 8001204:	430a      	orrs	r2, r1
 8001206:	3306      	adds	r3, #6
 8001208:	009b      	lsls	r3, r3, #2
 800120a:	18c3      	adds	r3, r0, r3
 800120c:	3304      	adds	r3, #4
 800120e:	601a      	str	r2, [r3, #0]
}
 8001210:	46c0      	nop			; (mov r8, r8)
 8001212:	46bd      	mov	sp, r7
 8001214:	b003      	add	sp, #12
 8001216:	bd90      	pop	{r4, r7, pc}
 8001218:	e000e100 	.word	0xe000e100
 800121c:	e000ed00 	.word	0xe000ed00

08001220 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b082      	sub	sp, #8
 8001224:	af00      	add	r7, sp, #0
 8001226:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	3b01      	subs	r3, #1
 800122c:	4a0c      	ldr	r2, [pc, #48]	; (8001260 <SysTick_Config+0x40>)
 800122e:	4293      	cmp	r3, r2
 8001230:	d901      	bls.n	8001236 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001232:	2301      	movs	r3, #1
 8001234:	e010      	b.n	8001258 <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001236:	4b0b      	ldr	r3, [pc, #44]	; (8001264 <SysTick_Config+0x44>)
 8001238:	687a      	ldr	r2, [r7, #4]
 800123a:	3a01      	subs	r2, #1
 800123c:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800123e:	2301      	movs	r3, #1
 8001240:	425b      	negs	r3, r3
 8001242:	2103      	movs	r1, #3
 8001244:	0018      	movs	r0, r3
 8001246:	f7ff ff7d 	bl	8001144 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800124a:	4b06      	ldr	r3, [pc, #24]	; (8001264 <SysTick_Config+0x44>)
 800124c:	2200      	movs	r2, #0
 800124e:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001250:	4b04      	ldr	r3, [pc, #16]	; (8001264 <SysTick_Config+0x44>)
 8001252:	2207      	movs	r2, #7
 8001254:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001256:	2300      	movs	r3, #0
}
 8001258:	0018      	movs	r0, r3
 800125a:	46bd      	mov	sp, r7
 800125c:	b002      	add	sp, #8
 800125e:	bd80      	pop	{r7, pc}
 8001260:	00ffffff 	.word	0x00ffffff
 8001264:	e000e010 	.word	0xe000e010

08001268 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001268:	b580      	push	{r7, lr}
 800126a:	b084      	sub	sp, #16
 800126c:	af00      	add	r7, sp, #0
 800126e:	60b9      	str	r1, [r7, #8]
 8001270:	607a      	str	r2, [r7, #4]
 8001272:	210f      	movs	r1, #15
 8001274:	187b      	adds	r3, r7, r1
 8001276:	1c02      	adds	r2, r0, #0
 8001278:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800127a:	68ba      	ldr	r2, [r7, #8]
 800127c:	187b      	adds	r3, r7, r1
 800127e:	781b      	ldrb	r3, [r3, #0]
 8001280:	b25b      	sxtb	r3, r3
 8001282:	0011      	movs	r1, r2
 8001284:	0018      	movs	r0, r3
 8001286:	f7ff ff5d 	bl	8001144 <__NVIC_SetPriority>
}
 800128a:	46c0      	nop			; (mov r8, r8)
 800128c:	46bd      	mov	sp, r7
 800128e:	b004      	add	sp, #16
 8001290:	bd80      	pop	{r7, pc}

08001292 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001292:	b580      	push	{r7, lr}
 8001294:	b082      	sub	sp, #8
 8001296:	af00      	add	r7, sp, #0
 8001298:	0002      	movs	r2, r0
 800129a:	1dfb      	adds	r3, r7, #7
 800129c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800129e:	1dfb      	adds	r3, r7, #7
 80012a0:	781b      	ldrb	r3, [r3, #0]
 80012a2:	b25b      	sxtb	r3, r3
 80012a4:	0018      	movs	r0, r3
 80012a6:	f7ff ff33 	bl	8001110 <__NVIC_EnableIRQ>
}
 80012aa:	46c0      	nop			; (mov r8, r8)
 80012ac:	46bd      	mov	sp, r7
 80012ae:	b002      	add	sp, #8
 80012b0:	bd80      	pop	{r7, pc}

080012b2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80012b2:	b580      	push	{r7, lr}
 80012b4:	b082      	sub	sp, #8
 80012b6:	af00      	add	r7, sp, #0
 80012b8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	0018      	movs	r0, r3
 80012be:	f7ff ffaf 	bl	8001220 <SysTick_Config>
 80012c2:	0003      	movs	r3, r0
}
 80012c4:	0018      	movs	r0, r3
 80012c6:	46bd      	mov	sp, r7
 80012c8:	b002      	add	sp, #8
 80012ca:	bd80      	pop	{r7, pc}

080012cc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b086      	sub	sp, #24
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
 80012d4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80012d6:	2300      	movs	r3, #0
 80012d8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80012da:	e149      	b.n	8001570 <HAL_GPIO_Init+0x2a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80012dc:	683b      	ldr	r3, [r7, #0]
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	2101      	movs	r1, #1
 80012e2:	697a      	ldr	r2, [r7, #20]
 80012e4:	4091      	lsls	r1, r2
 80012e6:	000a      	movs	r2, r1
 80012e8:	4013      	ands	r3, r2
 80012ea:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d100      	bne.n	80012f4 <HAL_GPIO_Init+0x28>
 80012f2:	e13a      	b.n	800156a <HAL_GPIO_Init+0x29e>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80012f4:	683b      	ldr	r3, [r7, #0]
 80012f6:	685b      	ldr	r3, [r3, #4]
 80012f8:	2b01      	cmp	r3, #1
 80012fa:	d00b      	beq.n	8001314 <HAL_GPIO_Init+0x48>
 80012fc:	683b      	ldr	r3, [r7, #0]
 80012fe:	685b      	ldr	r3, [r3, #4]
 8001300:	2b02      	cmp	r3, #2
 8001302:	d007      	beq.n	8001314 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001304:	683b      	ldr	r3, [r7, #0]
 8001306:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001308:	2b11      	cmp	r3, #17
 800130a:	d003      	beq.n	8001314 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800130c:	683b      	ldr	r3, [r7, #0]
 800130e:	685b      	ldr	r3, [r3, #4]
 8001310:	2b12      	cmp	r3, #18
 8001312:	d130      	bne.n	8001376 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	689b      	ldr	r3, [r3, #8]
 8001318:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800131a:	697b      	ldr	r3, [r7, #20]
 800131c:	005b      	lsls	r3, r3, #1
 800131e:	2203      	movs	r2, #3
 8001320:	409a      	lsls	r2, r3
 8001322:	0013      	movs	r3, r2
 8001324:	43da      	mvns	r2, r3
 8001326:	693b      	ldr	r3, [r7, #16]
 8001328:	4013      	ands	r3, r2
 800132a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800132c:	683b      	ldr	r3, [r7, #0]
 800132e:	68da      	ldr	r2, [r3, #12]
 8001330:	697b      	ldr	r3, [r7, #20]
 8001332:	005b      	lsls	r3, r3, #1
 8001334:	409a      	lsls	r2, r3
 8001336:	0013      	movs	r3, r2
 8001338:	693a      	ldr	r2, [r7, #16]
 800133a:	4313      	orrs	r3, r2
 800133c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	693a      	ldr	r2, [r7, #16]
 8001342:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	685b      	ldr	r3, [r3, #4]
 8001348:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800134a:	2201      	movs	r2, #1
 800134c:	697b      	ldr	r3, [r7, #20]
 800134e:	409a      	lsls	r2, r3
 8001350:	0013      	movs	r3, r2
 8001352:	43da      	mvns	r2, r3
 8001354:	693b      	ldr	r3, [r7, #16]
 8001356:	4013      	ands	r3, r2
 8001358:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800135a:	683b      	ldr	r3, [r7, #0]
 800135c:	685b      	ldr	r3, [r3, #4]
 800135e:	091b      	lsrs	r3, r3, #4
 8001360:	2201      	movs	r2, #1
 8001362:	401a      	ands	r2, r3
 8001364:	697b      	ldr	r3, [r7, #20]
 8001366:	409a      	lsls	r2, r3
 8001368:	0013      	movs	r3, r2
 800136a:	693a      	ldr	r2, [r7, #16]
 800136c:	4313      	orrs	r3, r2
 800136e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	693a      	ldr	r2, [r7, #16]
 8001374:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	68db      	ldr	r3, [r3, #12]
 800137a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 800137c:	697b      	ldr	r3, [r7, #20]
 800137e:	005b      	lsls	r3, r3, #1
 8001380:	2203      	movs	r2, #3
 8001382:	409a      	lsls	r2, r3
 8001384:	0013      	movs	r3, r2
 8001386:	43da      	mvns	r2, r3
 8001388:	693b      	ldr	r3, [r7, #16]
 800138a:	4013      	ands	r3, r2
 800138c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800138e:	683b      	ldr	r3, [r7, #0]
 8001390:	689a      	ldr	r2, [r3, #8]
 8001392:	697b      	ldr	r3, [r7, #20]
 8001394:	005b      	lsls	r3, r3, #1
 8001396:	409a      	lsls	r2, r3
 8001398:	0013      	movs	r3, r2
 800139a:	693a      	ldr	r2, [r7, #16]
 800139c:	4313      	orrs	r3, r2
 800139e:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	693a      	ldr	r2, [r7, #16]
 80013a4:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80013a6:	683b      	ldr	r3, [r7, #0]
 80013a8:	685b      	ldr	r3, [r3, #4]
 80013aa:	2b02      	cmp	r3, #2
 80013ac:	d003      	beq.n	80013b6 <HAL_GPIO_Init+0xea>
 80013ae:	683b      	ldr	r3, [r7, #0]
 80013b0:	685b      	ldr	r3, [r3, #4]
 80013b2:	2b12      	cmp	r3, #18
 80013b4:	d123      	bne.n	80013fe <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80013b6:	697b      	ldr	r3, [r7, #20]
 80013b8:	08da      	lsrs	r2, r3, #3
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	3208      	adds	r2, #8
 80013be:	0092      	lsls	r2, r2, #2
 80013c0:	58d3      	ldr	r3, [r2, r3]
 80013c2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80013c4:	697b      	ldr	r3, [r7, #20]
 80013c6:	2207      	movs	r2, #7
 80013c8:	4013      	ands	r3, r2
 80013ca:	009b      	lsls	r3, r3, #2
 80013cc:	220f      	movs	r2, #15
 80013ce:	409a      	lsls	r2, r3
 80013d0:	0013      	movs	r3, r2
 80013d2:	43da      	mvns	r2, r3
 80013d4:	693b      	ldr	r3, [r7, #16]
 80013d6:	4013      	ands	r3, r2
 80013d8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80013da:	683b      	ldr	r3, [r7, #0]
 80013dc:	691a      	ldr	r2, [r3, #16]
 80013de:	697b      	ldr	r3, [r7, #20]
 80013e0:	2107      	movs	r1, #7
 80013e2:	400b      	ands	r3, r1
 80013e4:	009b      	lsls	r3, r3, #2
 80013e6:	409a      	lsls	r2, r3
 80013e8:	0013      	movs	r3, r2
 80013ea:	693a      	ldr	r2, [r7, #16]
 80013ec:	4313      	orrs	r3, r2
 80013ee:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80013f0:	697b      	ldr	r3, [r7, #20]
 80013f2:	08da      	lsrs	r2, r3, #3
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	3208      	adds	r2, #8
 80013f8:	0092      	lsls	r2, r2, #2
 80013fa:	6939      	ldr	r1, [r7, #16]
 80013fc:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001404:	697b      	ldr	r3, [r7, #20]
 8001406:	005b      	lsls	r3, r3, #1
 8001408:	2203      	movs	r2, #3
 800140a:	409a      	lsls	r2, r3
 800140c:	0013      	movs	r3, r2
 800140e:	43da      	mvns	r2, r3
 8001410:	693b      	ldr	r3, [r7, #16]
 8001412:	4013      	ands	r3, r2
 8001414:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001416:	683b      	ldr	r3, [r7, #0]
 8001418:	685b      	ldr	r3, [r3, #4]
 800141a:	2203      	movs	r2, #3
 800141c:	401a      	ands	r2, r3
 800141e:	697b      	ldr	r3, [r7, #20]
 8001420:	005b      	lsls	r3, r3, #1
 8001422:	409a      	lsls	r2, r3
 8001424:	0013      	movs	r3, r2
 8001426:	693a      	ldr	r2, [r7, #16]
 8001428:	4313      	orrs	r3, r2
 800142a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	693a      	ldr	r2, [r7, #16]
 8001430:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001432:	683b      	ldr	r3, [r7, #0]
 8001434:	685a      	ldr	r2, [r3, #4]
 8001436:	2380      	movs	r3, #128	; 0x80
 8001438:	055b      	lsls	r3, r3, #21
 800143a:	4013      	ands	r3, r2
 800143c:	d100      	bne.n	8001440 <HAL_GPIO_Init+0x174>
 800143e:	e094      	b.n	800156a <HAL_GPIO_Init+0x29e>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001440:	4b51      	ldr	r3, [pc, #324]	; (8001588 <HAL_GPIO_Init+0x2bc>)
 8001442:	699a      	ldr	r2, [r3, #24]
 8001444:	4b50      	ldr	r3, [pc, #320]	; (8001588 <HAL_GPIO_Init+0x2bc>)
 8001446:	2101      	movs	r1, #1
 8001448:	430a      	orrs	r2, r1
 800144a:	619a      	str	r2, [r3, #24]
 800144c:	4b4e      	ldr	r3, [pc, #312]	; (8001588 <HAL_GPIO_Init+0x2bc>)
 800144e:	699b      	ldr	r3, [r3, #24]
 8001450:	2201      	movs	r2, #1
 8001452:	4013      	ands	r3, r2
 8001454:	60bb      	str	r3, [r7, #8]
 8001456:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001458:	4a4c      	ldr	r2, [pc, #304]	; (800158c <HAL_GPIO_Init+0x2c0>)
 800145a:	697b      	ldr	r3, [r7, #20]
 800145c:	089b      	lsrs	r3, r3, #2
 800145e:	3302      	adds	r3, #2
 8001460:	009b      	lsls	r3, r3, #2
 8001462:	589b      	ldr	r3, [r3, r2]
 8001464:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001466:	697b      	ldr	r3, [r7, #20]
 8001468:	2203      	movs	r2, #3
 800146a:	4013      	ands	r3, r2
 800146c:	009b      	lsls	r3, r3, #2
 800146e:	220f      	movs	r2, #15
 8001470:	409a      	lsls	r2, r3
 8001472:	0013      	movs	r3, r2
 8001474:	43da      	mvns	r2, r3
 8001476:	693b      	ldr	r3, [r7, #16]
 8001478:	4013      	ands	r3, r2
 800147a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800147c:	687a      	ldr	r2, [r7, #4]
 800147e:	2390      	movs	r3, #144	; 0x90
 8001480:	05db      	lsls	r3, r3, #23
 8001482:	429a      	cmp	r2, r3
 8001484:	d00d      	beq.n	80014a2 <HAL_GPIO_Init+0x1d6>
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	4a41      	ldr	r2, [pc, #260]	; (8001590 <HAL_GPIO_Init+0x2c4>)
 800148a:	4293      	cmp	r3, r2
 800148c:	d007      	beq.n	800149e <HAL_GPIO_Init+0x1d2>
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	4a40      	ldr	r2, [pc, #256]	; (8001594 <HAL_GPIO_Init+0x2c8>)
 8001492:	4293      	cmp	r3, r2
 8001494:	d101      	bne.n	800149a <HAL_GPIO_Init+0x1ce>
 8001496:	2302      	movs	r3, #2
 8001498:	e004      	b.n	80014a4 <HAL_GPIO_Init+0x1d8>
 800149a:	2305      	movs	r3, #5
 800149c:	e002      	b.n	80014a4 <HAL_GPIO_Init+0x1d8>
 800149e:	2301      	movs	r3, #1
 80014a0:	e000      	b.n	80014a4 <HAL_GPIO_Init+0x1d8>
 80014a2:	2300      	movs	r3, #0
 80014a4:	697a      	ldr	r2, [r7, #20]
 80014a6:	2103      	movs	r1, #3
 80014a8:	400a      	ands	r2, r1
 80014aa:	0092      	lsls	r2, r2, #2
 80014ac:	4093      	lsls	r3, r2
 80014ae:	693a      	ldr	r2, [r7, #16]
 80014b0:	4313      	orrs	r3, r2
 80014b2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80014b4:	4935      	ldr	r1, [pc, #212]	; (800158c <HAL_GPIO_Init+0x2c0>)
 80014b6:	697b      	ldr	r3, [r7, #20]
 80014b8:	089b      	lsrs	r3, r3, #2
 80014ba:	3302      	adds	r3, #2
 80014bc:	009b      	lsls	r3, r3, #2
 80014be:	693a      	ldr	r2, [r7, #16]
 80014c0:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80014c2:	4b35      	ldr	r3, [pc, #212]	; (8001598 <HAL_GPIO_Init+0x2cc>)
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	43da      	mvns	r2, r3
 80014cc:	693b      	ldr	r3, [r7, #16]
 80014ce:	4013      	ands	r3, r2
 80014d0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80014d2:	683b      	ldr	r3, [r7, #0]
 80014d4:	685a      	ldr	r2, [r3, #4]
 80014d6:	2380      	movs	r3, #128	; 0x80
 80014d8:	025b      	lsls	r3, r3, #9
 80014da:	4013      	ands	r3, r2
 80014dc:	d003      	beq.n	80014e6 <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 80014de:	693a      	ldr	r2, [r7, #16]
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	4313      	orrs	r3, r2
 80014e4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80014e6:	4b2c      	ldr	r3, [pc, #176]	; (8001598 <HAL_GPIO_Init+0x2cc>)
 80014e8:	693a      	ldr	r2, [r7, #16]
 80014ea:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 80014ec:	4b2a      	ldr	r3, [pc, #168]	; (8001598 <HAL_GPIO_Init+0x2cc>)
 80014ee:	685b      	ldr	r3, [r3, #4]
 80014f0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80014f2:	68fb      	ldr	r3, [r7, #12]
 80014f4:	43da      	mvns	r2, r3
 80014f6:	693b      	ldr	r3, [r7, #16]
 80014f8:	4013      	ands	r3, r2
 80014fa:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80014fc:	683b      	ldr	r3, [r7, #0]
 80014fe:	685a      	ldr	r2, [r3, #4]
 8001500:	2380      	movs	r3, #128	; 0x80
 8001502:	029b      	lsls	r3, r3, #10
 8001504:	4013      	ands	r3, r2
 8001506:	d003      	beq.n	8001510 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8001508:	693a      	ldr	r2, [r7, #16]
 800150a:	68fb      	ldr	r3, [r7, #12]
 800150c:	4313      	orrs	r3, r2
 800150e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001510:	4b21      	ldr	r3, [pc, #132]	; (8001598 <HAL_GPIO_Init+0x2cc>)
 8001512:	693a      	ldr	r2, [r7, #16]
 8001514:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001516:	4b20      	ldr	r3, [pc, #128]	; (8001598 <HAL_GPIO_Init+0x2cc>)
 8001518:	689b      	ldr	r3, [r3, #8]
 800151a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	43da      	mvns	r2, r3
 8001520:	693b      	ldr	r3, [r7, #16]
 8001522:	4013      	ands	r3, r2
 8001524:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001526:	683b      	ldr	r3, [r7, #0]
 8001528:	685a      	ldr	r2, [r3, #4]
 800152a:	2380      	movs	r3, #128	; 0x80
 800152c:	035b      	lsls	r3, r3, #13
 800152e:	4013      	ands	r3, r2
 8001530:	d003      	beq.n	800153a <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 8001532:	693a      	ldr	r2, [r7, #16]
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	4313      	orrs	r3, r2
 8001538:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800153a:	4b17      	ldr	r3, [pc, #92]	; (8001598 <HAL_GPIO_Init+0x2cc>)
 800153c:	693a      	ldr	r2, [r7, #16]
 800153e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001540:	4b15      	ldr	r3, [pc, #84]	; (8001598 <HAL_GPIO_Init+0x2cc>)
 8001542:	68db      	ldr	r3, [r3, #12]
 8001544:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	43da      	mvns	r2, r3
 800154a:	693b      	ldr	r3, [r7, #16]
 800154c:	4013      	ands	r3, r2
 800154e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001550:	683b      	ldr	r3, [r7, #0]
 8001552:	685a      	ldr	r2, [r3, #4]
 8001554:	2380      	movs	r3, #128	; 0x80
 8001556:	039b      	lsls	r3, r3, #14
 8001558:	4013      	ands	r3, r2
 800155a:	d003      	beq.n	8001564 <HAL_GPIO_Init+0x298>
        {
          temp |= iocurrent;
 800155c:	693a      	ldr	r2, [r7, #16]
 800155e:	68fb      	ldr	r3, [r7, #12]
 8001560:	4313      	orrs	r3, r2
 8001562:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001564:	4b0c      	ldr	r3, [pc, #48]	; (8001598 <HAL_GPIO_Init+0x2cc>)
 8001566:	693a      	ldr	r2, [r7, #16]
 8001568:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 800156a:	697b      	ldr	r3, [r7, #20]
 800156c:	3301      	adds	r3, #1
 800156e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001570:	683b      	ldr	r3, [r7, #0]
 8001572:	681a      	ldr	r2, [r3, #0]
 8001574:	697b      	ldr	r3, [r7, #20]
 8001576:	40da      	lsrs	r2, r3
 8001578:	1e13      	subs	r3, r2, #0
 800157a:	d000      	beq.n	800157e <HAL_GPIO_Init+0x2b2>
 800157c:	e6ae      	b.n	80012dc <HAL_GPIO_Init+0x10>
  } 
}
 800157e:	46c0      	nop			; (mov r8, r8)
 8001580:	46bd      	mov	sp, r7
 8001582:	b006      	add	sp, #24
 8001584:	bd80      	pop	{r7, pc}
 8001586:	46c0      	nop			; (mov r8, r8)
 8001588:	40021000 	.word	0x40021000
 800158c:	40010000 	.word	0x40010000
 8001590:	48000400 	.word	0x48000400
 8001594:	48000800 	.word	0x48000800
 8001598:	40010400 	.word	0x40010400

0800159c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b082      	sub	sp, #8
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
 80015a4:	0008      	movs	r0, r1
 80015a6:	0011      	movs	r1, r2
 80015a8:	1cbb      	adds	r3, r7, #2
 80015aa:	1c02      	adds	r2, r0, #0
 80015ac:	801a      	strh	r2, [r3, #0]
 80015ae:	1c7b      	adds	r3, r7, #1
 80015b0:	1c0a      	adds	r2, r1, #0
 80015b2:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80015b4:	1c7b      	adds	r3, r7, #1
 80015b6:	781b      	ldrb	r3, [r3, #0]
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d004      	beq.n	80015c6 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80015bc:	1cbb      	adds	r3, r7, #2
 80015be:	881a      	ldrh	r2, [r3, #0]
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80015c4:	e003      	b.n	80015ce <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80015c6:	1cbb      	adds	r3, r7, #2
 80015c8:	881a      	ldrh	r2, [r3, #0]
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	629a      	str	r2, [r3, #40]	; 0x28
}
 80015ce:	46c0      	nop			; (mov r8, r8)
 80015d0:	46bd      	mov	sp, r7
 80015d2:	b002      	add	sp, #8
 80015d4:	bd80      	pop	{r7, pc}
	...

080015d8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b082      	sub	sp, #8
 80015dc:	af00      	add	r7, sp, #0
 80015de:	0002      	movs	r2, r0
 80015e0:	1dbb      	adds	r3, r7, #6
 80015e2:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80015e4:	4b09      	ldr	r3, [pc, #36]	; (800160c <HAL_GPIO_EXTI_IRQHandler+0x34>)
 80015e6:	695b      	ldr	r3, [r3, #20]
 80015e8:	1dba      	adds	r2, r7, #6
 80015ea:	8812      	ldrh	r2, [r2, #0]
 80015ec:	4013      	ands	r3, r2
 80015ee:	d008      	beq.n	8001602 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80015f0:	4b06      	ldr	r3, [pc, #24]	; (800160c <HAL_GPIO_EXTI_IRQHandler+0x34>)
 80015f2:	1dba      	adds	r2, r7, #6
 80015f4:	8812      	ldrh	r2, [r2, #0]
 80015f6:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80015f8:	1dbb      	adds	r3, r7, #6
 80015fa:	881b      	ldrh	r3, [r3, #0]
 80015fc:	0018      	movs	r0, r3
 80015fe:	f000 f807 	bl	8001610 <HAL_GPIO_EXTI_Callback>
  }
}
 8001602:	46c0      	nop			; (mov r8, r8)
 8001604:	46bd      	mov	sp, r7
 8001606:	b002      	add	sp, #8
 8001608:	bd80      	pop	{r7, pc}
 800160a:	46c0      	nop			; (mov r8, r8)
 800160c:	40010400 	.word	0x40010400

08001610 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b082      	sub	sp, #8
 8001614:	af00      	add	r7, sp, #0
 8001616:	0002      	movs	r2, r0
 8001618:	1dbb      	adds	r3, r7, #6
 800161a:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
            the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */ 
}
 800161c:	46c0      	nop			; (mov r8, r8)
 800161e:	46bd      	mov	sp, r7
 8001620:	b002      	add	sp, #8
 8001622:	bd80      	pop	{r7, pc}

08001624 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	b088      	sub	sp, #32
 8001628:	af00      	add	r7, sp, #0
 800162a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	2b00      	cmp	r3, #0
 8001630:	d101      	bne.n	8001636 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001632:	2301      	movs	r3, #1
 8001634:	e303      	b.n	8001c3e <HAL_RCC_OscConfig+0x61a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	2201      	movs	r2, #1
 800163c:	4013      	ands	r3, r2
 800163e:	d100      	bne.n	8001642 <HAL_RCC_OscConfig+0x1e>
 8001640:	e08d      	b.n	800175e <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001642:	4bc4      	ldr	r3, [pc, #784]	; (8001954 <HAL_RCC_OscConfig+0x330>)
 8001644:	685b      	ldr	r3, [r3, #4]
 8001646:	220c      	movs	r2, #12
 8001648:	4013      	ands	r3, r2
 800164a:	2b04      	cmp	r3, #4
 800164c:	d00e      	beq.n	800166c <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800164e:	4bc1      	ldr	r3, [pc, #772]	; (8001954 <HAL_RCC_OscConfig+0x330>)
 8001650:	685b      	ldr	r3, [r3, #4]
 8001652:	220c      	movs	r2, #12
 8001654:	4013      	ands	r3, r2
 8001656:	2b08      	cmp	r3, #8
 8001658:	d116      	bne.n	8001688 <HAL_RCC_OscConfig+0x64>
 800165a:	4bbe      	ldr	r3, [pc, #760]	; (8001954 <HAL_RCC_OscConfig+0x330>)
 800165c:	685a      	ldr	r2, [r3, #4]
 800165e:	2380      	movs	r3, #128	; 0x80
 8001660:	025b      	lsls	r3, r3, #9
 8001662:	401a      	ands	r2, r3
 8001664:	2380      	movs	r3, #128	; 0x80
 8001666:	025b      	lsls	r3, r3, #9
 8001668:	429a      	cmp	r2, r3
 800166a:	d10d      	bne.n	8001688 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800166c:	4bb9      	ldr	r3, [pc, #740]	; (8001954 <HAL_RCC_OscConfig+0x330>)
 800166e:	681a      	ldr	r2, [r3, #0]
 8001670:	2380      	movs	r3, #128	; 0x80
 8001672:	029b      	lsls	r3, r3, #10
 8001674:	4013      	ands	r3, r2
 8001676:	d100      	bne.n	800167a <HAL_RCC_OscConfig+0x56>
 8001678:	e070      	b.n	800175c <HAL_RCC_OscConfig+0x138>
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	685b      	ldr	r3, [r3, #4]
 800167e:	2b00      	cmp	r3, #0
 8001680:	d000      	beq.n	8001684 <HAL_RCC_OscConfig+0x60>
 8001682:	e06b      	b.n	800175c <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8001684:	2301      	movs	r3, #1
 8001686:	e2da      	b.n	8001c3e <HAL_RCC_OscConfig+0x61a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	685b      	ldr	r3, [r3, #4]
 800168c:	2b01      	cmp	r3, #1
 800168e:	d107      	bne.n	80016a0 <HAL_RCC_OscConfig+0x7c>
 8001690:	4bb0      	ldr	r3, [pc, #704]	; (8001954 <HAL_RCC_OscConfig+0x330>)
 8001692:	681a      	ldr	r2, [r3, #0]
 8001694:	4baf      	ldr	r3, [pc, #700]	; (8001954 <HAL_RCC_OscConfig+0x330>)
 8001696:	2180      	movs	r1, #128	; 0x80
 8001698:	0249      	lsls	r1, r1, #9
 800169a:	430a      	orrs	r2, r1
 800169c:	601a      	str	r2, [r3, #0]
 800169e:	e02f      	b.n	8001700 <HAL_RCC_OscConfig+0xdc>
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	685b      	ldr	r3, [r3, #4]
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d10c      	bne.n	80016c2 <HAL_RCC_OscConfig+0x9e>
 80016a8:	4baa      	ldr	r3, [pc, #680]	; (8001954 <HAL_RCC_OscConfig+0x330>)
 80016aa:	681a      	ldr	r2, [r3, #0]
 80016ac:	4ba9      	ldr	r3, [pc, #676]	; (8001954 <HAL_RCC_OscConfig+0x330>)
 80016ae:	49aa      	ldr	r1, [pc, #680]	; (8001958 <HAL_RCC_OscConfig+0x334>)
 80016b0:	400a      	ands	r2, r1
 80016b2:	601a      	str	r2, [r3, #0]
 80016b4:	4ba7      	ldr	r3, [pc, #668]	; (8001954 <HAL_RCC_OscConfig+0x330>)
 80016b6:	681a      	ldr	r2, [r3, #0]
 80016b8:	4ba6      	ldr	r3, [pc, #664]	; (8001954 <HAL_RCC_OscConfig+0x330>)
 80016ba:	49a8      	ldr	r1, [pc, #672]	; (800195c <HAL_RCC_OscConfig+0x338>)
 80016bc:	400a      	ands	r2, r1
 80016be:	601a      	str	r2, [r3, #0]
 80016c0:	e01e      	b.n	8001700 <HAL_RCC_OscConfig+0xdc>
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	685b      	ldr	r3, [r3, #4]
 80016c6:	2b05      	cmp	r3, #5
 80016c8:	d10e      	bne.n	80016e8 <HAL_RCC_OscConfig+0xc4>
 80016ca:	4ba2      	ldr	r3, [pc, #648]	; (8001954 <HAL_RCC_OscConfig+0x330>)
 80016cc:	681a      	ldr	r2, [r3, #0]
 80016ce:	4ba1      	ldr	r3, [pc, #644]	; (8001954 <HAL_RCC_OscConfig+0x330>)
 80016d0:	2180      	movs	r1, #128	; 0x80
 80016d2:	02c9      	lsls	r1, r1, #11
 80016d4:	430a      	orrs	r2, r1
 80016d6:	601a      	str	r2, [r3, #0]
 80016d8:	4b9e      	ldr	r3, [pc, #632]	; (8001954 <HAL_RCC_OscConfig+0x330>)
 80016da:	681a      	ldr	r2, [r3, #0]
 80016dc:	4b9d      	ldr	r3, [pc, #628]	; (8001954 <HAL_RCC_OscConfig+0x330>)
 80016de:	2180      	movs	r1, #128	; 0x80
 80016e0:	0249      	lsls	r1, r1, #9
 80016e2:	430a      	orrs	r2, r1
 80016e4:	601a      	str	r2, [r3, #0]
 80016e6:	e00b      	b.n	8001700 <HAL_RCC_OscConfig+0xdc>
 80016e8:	4b9a      	ldr	r3, [pc, #616]	; (8001954 <HAL_RCC_OscConfig+0x330>)
 80016ea:	681a      	ldr	r2, [r3, #0]
 80016ec:	4b99      	ldr	r3, [pc, #612]	; (8001954 <HAL_RCC_OscConfig+0x330>)
 80016ee:	499a      	ldr	r1, [pc, #616]	; (8001958 <HAL_RCC_OscConfig+0x334>)
 80016f0:	400a      	ands	r2, r1
 80016f2:	601a      	str	r2, [r3, #0]
 80016f4:	4b97      	ldr	r3, [pc, #604]	; (8001954 <HAL_RCC_OscConfig+0x330>)
 80016f6:	681a      	ldr	r2, [r3, #0]
 80016f8:	4b96      	ldr	r3, [pc, #600]	; (8001954 <HAL_RCC_OscConfig+0x330>)
 80016fa:	4998      	ldr	r1, [pc, #608]	; (800195c <HAL_RCC_OscConfig+0x338>)
 80016fc:	400a      	ands	r2, r1
 80016fe:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	685b      	ldr	r3, [r3, #4]
 8001704:	2b00      	cmp	r3, #0
 8001706:	d014      	beq.n	8001732 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001708:	f7ff faaa 	bl	8000c60 <HAL_GetTick>
 800170c:	0003      	movs	r3, r0
 800170e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001710:	e008      	b.n	8001724 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001712:	f7ff faa5 	bl	8000c60 <HAL_GetTick>
 8001716:	0002      	movs	r2, r0
 8001718:	69bb      	ldr	r3, [r7, #24]
 800171a:	1ad3      	subs	r3, r2, r3
 800171c:	2b64      	cmp	r3, #100	; 0x64
 800171e:	d901      	bls.n	8001724 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8001720:	2303      	movs	r3, #3
 8001722:	e28c      	b.n	8001c3e <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001724:	4b8b      	ldr	r3, [pc, #556]	; (8001954 <HAL_RCC_OscConfig+0x330>)
 8001726:	681a      	ldr	r2, [r3, #0]
 8001728:	2380      	movs	r3, #128	; 0x80
 800172a:	029b      	lsls	r3, r3, #10
 800172c:	4013      	ands	r3, r2
 800172e:	d0f0      	beq.n	8001712 <HAL_RCC_OscConfig+0xee>
 8001730:	e015      	b.n	800175e <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001732:	f7ff fa95 	bl	8000c60 <HAL_GetTick>
 8001736:	0003      	movs	r3, r0
 8001738:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800173a:	e008      	b.n	800174e <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800173c:	f7ff fa90 	bl	8000c60 <HAL_GetTick>
 8001740:	0002      	movs	r2, r0
 8001742:	69bb      	ldr	r3, [r7, #24]
 8001744:	1ad3      	subs	r3, r2, r3
 8001746:	2b64      	cmp	r3, #100	; 0x64
 8001748:	d901      	bls.n	800174e <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 800174a:	2303      	movs	r3, #3
 800174c:	e277      	b.n	8001c3e <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800174e:	4b81      	ldr	r3, [pc, #516]	; (8001954 <HAL_RCC_OscConfig+0x330>)
 8001750:	681a      	ldr	r2, [r3, #0]
 8001752:	2380      	movs	r3, #128	; 0x80
 8001754:	029b      	lsls	r3, r3, #10
 8001756:	4013      	ands	r3, r2
 8001758:	d1f0      	bne.n	800173c <HAL_RCC_OscConfig+0x118>
 800175a:	e000      	b.n	800175e <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800175c:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	2202      	movs	r2, #2
 8001764:	4013      	ands	r3, r2
 8001766:	d100      	bne.n	800176a <HAL_RCC_OscConfig+0x146>
 8001768:	e069      	b.n	800183e <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800176a:	4b7a      	ldr	r3, [pc, #488]	; (8001954 <HAL_RCC_OscConfig+0x330>)
 800176c:	685b      	ldr	r3, [r3, #4]
 800176e:	220c      	movs	r2, #12
 8001770:	4013      	ands	r3, r2
 8001772:	d00b      	beq.n	800178c <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001774:	4b77      	ldr	r3, [pc, #476]	; (8001954 <HAL_RCC_OscConfig+0x330>)
 8001776:	685b      	ldr	r3, [r3, #4]
 8001778:	220c      	movs	r2, #12
 800177a:	4013      	ands	r3, r2
 800177c:	2b08      	cmp	r3, #8
 800177e:	d11c      	bne.n	80017ba <HAL_RCC_OscConfig+0x196>
 8001780:	4b74      	ldr	r3, [pc, #464]	; (8001954 <HAL_RCC_OscConfig+0x330>)
 8001782:	685a      	ldr	r2, [r3, #4]
 8001784:	2380      	movs	r3, #128	; 0x80
 8001786:	025b      	lsls	r3, r3, #9
 8001788:	4013      	ands	r3, r2
 800178a:	d116      	bne.n	80017ba <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800178c:	4b71      	ldr	r3, [pc, #452]	; (8001954 <HAL_RCC_OscConfig+0x330>)
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	2202      	movs	r2, #2
 8001792:	4013      	ands	r3, r2
 8001794:	d005      	beq.n	80017a2 <HAL_RCC_OscConfig+0x17e>
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	68db      	ldr	r3, [r3, #12]
 800179a:	2b01      	cmp	r3, #1
 800179c:	d001      	beq.n	80017a2 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800179e:	2301      	movs	r3, #1
 80017a0:	e24d      	b.n	8001c3e <HAL_RCC_OscConfig+0x61a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017a2:	4b6c      	ldr	r3, [pc, #432]	; (8001954 <HAL_RCC_OscConfig+0x330>)
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	22f8      	movs	r2, #248	; 0xf8
 80017a8:	4393      	bics	r3, r2
 80017aa:	0019      	movs	r1, r3
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	691b      	ldr	r3, [r3, #16]
 80017b0:	00da      	lsls	r2, r3, #3
 80017b2:	4b68      	ldr	r3, [pc, #416]	; (8001954 <HAL_RCC_OscConfig+0x330>)
 80017b4:	430a      	orrs	r2, r1
 80017b6:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80017b8:	e041      	b.n	800183e <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	68db      	ldr	r3, [r3, #12]
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d024      	beq.n	800180c <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80017c2:	4b64      	ldr	r3, [pc, #400]	; (8001954 <HAL_RCC_OscConfig+0x330>)
 80017c4:	681a      	ldr	r2, [r3, #0]
 80017c6:	4b63      	ldr	r3, [pc, #396]	; (8001954 <HAL_RCC_OscConfig+0x330>)
 80017c8:	2101      	movs	r1, #1
 80017ca:	430a      	orrs	r2, r1
 80017cc:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017ce:	f7ff fa47 	bl	8000c60 <HAL_GetTick>
 80017d2:	0003      	movs	r3, r0
 80017d4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017d6:	e008      	b.n	80017ea <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80017d8:	f7ff fa42 	bl	8000c60 <HAL_GetTick>
 80017dc:	0002      	movs	r2, r0
 80017de:	69bb      	ldr	r3, [r7, #24]
 80017e0:	1ad3      	subs	r3, r2, r3
 80017e2:	2b02      	cmp	r3, #2
 80017e4:	d901      	bls.n	80017ea <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 80017e6:	2303      	movs	r3, #3
 80017e8:	e229      	b.n	8001c3e <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017ea:	4b5a      	ldr	r3, [pc, #360]	; (8001954 <HAL_RCC_OscConfig+0x330>)
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	2202      	movs	r2, #2
 80017f0:	4013      	ands	r3, r2
 80017f2:	d0f1      	beq.n	80017d8 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017f4:	4b57      	ldr	r3, [pc, #348]	; (8001954 <HAL_RCC_OscConfig+0x330>)
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	22f8      	movs	r2, #248	; 0xf8
 80017fa:	4393      	bics	r3, r2
 80017fc:	0019      	movs	r1, r3
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	691b      	ldr	r3, [r3, #16]
 8001802:	00da      	lsls	r2, r3, #3
 8001804:	4b53      	ldr	r3, [pc, #332]	; (8001954 <HAL_RCC_OscConfig+0x330>)
 8001806:	430a      	orrs	r2, r1
 8001808:	601a      	str	r2, [r3, #0]
 800180a:	e018      	b.n	800183e <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800180c:	4b51      	ldr	r3, [pc, #324]	; (8001954 <HAL_RCC_OscConfig+0x330>)
 800180e:	681a      	ldr	r2, [r3, #0]
 8001810:	4b50      	ldr	r3, [pc, #320]	; (8001954 <HAL_RCC_OscConfig+0x330>)
 8001812:	2101      	movs	r1, #1
 8001814:	438a      	bics	r2, r1
 8001816:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001818:	f7ff fa22 	bl	8000c60 <HAL_GetTick>
 800181c:	0003      	movs	r3, r0
 800181e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001820:	e008      	b.n	8001834 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001822:	f7ff fa1d 	bl	8000c60 <HAL_GetTick>
 8001826:	0002      	movs	r2, r0
 8001828:	69bb      	ldr	r3, [r7, #24]
 800182a:	1ad3      	subs	r3, r2, r3
 800182c:	2b02      	cmp	r3, #2
 800182e:	d901      	bls.n	8001834 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8001830:	2303      	movs	r3, #3
 8001832:	e204      	b.n	8001c3e <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001834:	4b47      	ldr	r3, [pc, #284]	; (8001954 <HAL_RCC_OscConfig+0x330>)
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	2202      	movs	r2, #2
 800183a:	4013      	ands	r3, r2
 800183c:	d1f1      	bne.n	8001822 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	2208      	movs	r2, #8
 8001844:	4013      	ands	r3, r2
 8001846:	d036      	beq.n	80018b6 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	69db      	ldr	r3, [r3, #28]
 800184c:	2b00      	cmp	r3, #0
 800184e:	d019      	beq.n	8001884 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001850:	4b40      	ldr	r3, [pc, #256]	; (8001954 <HAL_RCC_OscConfig+0x330>)
 8001852:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001854:	4b3f      	ldr	r3, [pc, #252]	; (8001954 <HAL_RCC_OscConfig+0x330>)
 8001856:	2101      	movs	r1, #1
 8001858:	430a      	orrs	r2, r1
 800185a:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800185c:	f7ff fa00 	bl	8000c60 <HAL_GetTick>
 8001860:	0003      	movs	r3, r0
 8001862:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001864:	e008      	b.n	8001878 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001866:	f7ff f9fb 	bl	8000c60 <HAL_GetTick>
 800186a:	0002      	movs	r2, r0
 800186c:	69bb      	ldr	r3, [r7, #24]
 800186e:	1ad3      	subs	r3, r2, r3
 8001870:	2b02      	cmp	r3, #2
 8001872:	d901      	bls.n	8001878 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8001874:	2303      	movs	r3, #3
 8001876:	e1e2      	b.n	8001c3e <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001878:	4b36      	ldr	r3, [pc, #216]	; (8001954 <HAL_RCC_OscConfig+0x330>)
 800187a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800187c:	2202      	movs	r2, #2
 800187e:	4013      	ands	r3, r2
 8001880:	d0f1      	beq.n	8001866 <HAL_RCC_OscConfig+0x242>
 8001882:	e018      	b.n	80018b6 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001884:	4b33      	ldr	r3, [pc, #204]	; (8001954 <HAL_RCC_OscConfig+0x330>)
 8001886:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001888:	4b32      	ldr	r3, [pc, #200]	; (8001954 <HAL_RCC_OscConfig+0x330>)
 800188a:	2101      	movs	r1, #1
 800188c:	438a      	bics	r2, r1
 800188e:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001890:	f7ff f9e6 	bl	8000c60 <HAL_GetTick>
 8001894:	0003      	movs	r3, r0
 8001896:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001898:	e008      	b.n	80018ac <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800189a:	f7ff f9e1 	bl	8000c60 <HAL_GetTick>
 800189e:	0002      	movs	r2, r0
 80018a0:	69bb      	ldr	r3, [r7, #24]
 80018a2:	1ad3      	subs	r3, r2, r3
 80018a4:	2b02      	cmp	r3, #2
 80018a6:	d901      	bls.n	80018ac <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 80018a8:	2303      	movs	r3, #3
 80018aa:	e1c8      	b.n	8001c3e <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80018ac:	4b29      	ldr	r3, [pc, #164]	; (8001954 <HAL_RCC_OscConfig+0x330>)
 80018ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018b0:	2202      	movs	r2, #2
 80018b2:	4013      	ands	r3, r2
 80018b4:	d1f1      	bne.n	800189a <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	2204      	movs	r2, #4
 80018bc:	4013      	ands	r3, r2
 80018be:	d100      	bne.n	80018c2 <HAL_RCC_OscConfig+0x29e>
 80018c0:	e0b6      	b.n	8001a30 <HAL_RCC_OscConfig+0x40c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80018c2:	231f      	movs	r3, #31
 80018c4:	18fb      	adds	r3, r7, r3
 80018c6:	2200      	movs	r2, #0
 80018c8:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80018ca:	4b22      	ldr	r3, [pc, #136]	; (8001954 <HAL_RCC_OscConfig+0x330>)
 80018cc:	69da      	ldr	r2, [r3, #28]
 80018ce:	2380      	movs	r3, #128	; 0x80
 80018d0:	055b      	lsls	r3, r3, #21
 80018d2:	4013      	ands	r3, r2
 80018d4:	d111      	bne.n	80018fa <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80018d6:	4b1f      	ldr	r3, [pc, #124]	; (8001954 <HAL_RCC_OscConfig+0x330>)
 80018d8:	69da      	ldr	r2, [r3, #28]
 80018da:	4b1e      	ldr	r3, [pc, #120]	; (8001954 <HAL_RCC_OscConfig+0x330>)
 80018dc:	2180      	movs	r1, #128	; 0x80
 80018de:	0549      	lsls	r1, r1, #21
 80018e0:	430a      	orrs	r2, r1
 80018e2:	61da      	str	r2, [r3, #28]
 80018e4:	4b1b      	ldr	r3, [pc, #108]	; (8001954 <HAL_RCC_OscConfig+0x330>)
 80018e6:	69da      	ldr	r2, [r3, #28]
 80018e8:	2380      	movs	r3, #128	; 0x80
 80018ea:	055b      	lsls	r3, r3, #21
 80018ec:	4013      	ands	r3, r2
 80018ee:	60fb      	str	r3, [r7, #12]
 80018f0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80018f2:	231f      	movs	r3, #31
 80018f4:	18fb      	adds	r3, r7, r3
 80018f6:	2201      	movs	r2, #1
 80018f8:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018fa:	4b19      	ldr	r3, [pc, #100]	; (8001960 <HAL_RCC_OscConfig+0x33c>)
 80018fc:	681a      	ldr	r2, [r3, #0]
 80018fe:	2380      	movs	r3, #128	; 0x80
 8001900:	005b      	lsls	r3, r3, #1
 8001902:	4013      	ands	r3, r2
 8001904:	d11a      	bne.n	800193c <HAL_RCC_OscConfig+0x318>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001906:	4b16      	ldr	r3, [pc, #88]	; (8001960 <HAL_RCC_OscConfig+0x33c>)
 8001908:	681a      	ldr	r2, [r3, #0]
 800190a:	4b15      	ldr	r3, [pc, #84]	; (8001960 <HAL_RCC_OscConfig+0x33c>)
 800190c:	2180      	movs	r1, #128	; 0x80
 800190e:	0049      	lsls	r1, r1, #1
 8001910:	430a      	orrs	r2, r1
 8001912:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001914:	f7ff f9a4 	bl	8000c60 <HAL_GetTick>
 8001918:	0003      	movs	r3, r0
 800191a:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800191c:	e008      	b.n	8001930 <HAL_RCC_OscConfig+0x30c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800191e:	f7ff f99f 	bl	8000c60 <HAL_GetTick>
 8001922:	0002      	movs	r2, r0
 8001924:	69bb      	ldr	r3, [r7, #24]
 8001926:	1ad3      	subs	r3, r2, r3
 8001928:	2b64      	cmp	r3, #100	; 0x64
 800192a:	d901      	bls.n	8001930 <HAL_RCC_OscConfig+0x30c>
        {
          return HAL_TIMEOUT;
 800192c:	2303      	movs	r3, #3
 800192e:	e186      	b.n	8001c3e <HAL_RCC_OscConfig+0x61a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001930:	4b0b      	ldr	r3, [pc, #44]	; (8001960 <HAL_RCC_OscConfig+0x33c>)
 8001932:	681a      	ldr	r2, [r3, #0]
 8001934:	2380      	movs	r3, #128	; 0x80
 8001936:	005b      	lsls	r3, r3, #1
 8001938:	4013      	ands	r3, r2
 800193a:	d0f0      	beq.n	800191e <HAL_RCC_OscConfig+0x2fa>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	689b      	ldr	r3, [r3, #8]
 8001940:	2b01      	cmp	r3, #1
 8001942:	d10f      	bne.n	8001964 <HAL_RCC_OscConfig+0x340>
 8001944:	4b03      	ldr	r3, [pc, #12]	; (8001954 <HAL_RCC_OscConfig+0x330>)
 8001946:	6a1a      	ldr	r2, [r3, #32]
 8001948:	4b02      	ldr	r3, [pc, #8]	; (8001954 <HAL_RCC_OscConfig+0x330>)
 800194a:	2101      	movs	r1, #1
 800194c:	430a      	orrs	r2, r1
 800194e:	621a      	str	r2, [r3, #32]
 8001950:	e036      	b.n	80019c0 <HAL_RCC_OscConfig+0x39c>
 8001952:	46c0      	nop			; (mov r8, r8)
 8001954:	40021000 	.word	0x40021000
 8001958:	fffeffff 	.word	0xfffeffff
 800195c:	fffbffff 	.word	0xfffbffff
 8001960:	40007000 	.word	0x40007000
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	689b      	ldr	r3, [r3, #8]
 8001968:	2b00      	cmp	r3, #0
 800196a:	d10c      	bne.n	8001986 <HAL_RCC_OscConfig+0x362>
 800196c:	4bb6      	ldr	r3, [pc, #728]	; (8001c48 <HAL_RCC_OscConfig+0x624>)
 800196e:	6a1a      	ldr	r2, [r3, #32]
 8001970:	4bb5      	ldr	r3, [pc, #724]	; (8001c48 <HAL_RCC_OscConfig+0x624>)
 8001972:	2101      	movs	r1, #1
 8001974:	438a      	bics	r2, r1
 8001976:	621a      	str	r2, [r3, #32]
 8001978:	4bb3      	ldr	r3, [pc, #716]	; (8001c48 <HAL_RCC_OscConfig+0x624>)
 800197a:	6a1a      	ldr	r2, [r3, #32]
 800197c:	4bb2      	ldr	r3, [pc, #712]	; (8001c48 <HAL_RCC_OscConfig+0x624>)
 800197e:	2104      	movs	r1, #4
 8001980:	438a      	bics	r2, r1
 8001982:	621a      	str	r2, [r3, #32]
 8001984:	e01c      	b.n	80019c0 <HAL_RCC_OscConfig+0x39c>
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	689b      	ldr	r3, [r3, #8]
 800198a:	2b05      	cmp	r3, #5
 800198c:	d10c      	bne.n	80019a8 <HAL_RCC_OscConfig+0x384>
 800198e:	4bae      	ldr	r3, [pc, #696]	; (8001c48 <HAL_RCC_OscConfig+0x624>)
 8001990:	6a1a      	ldr	r2, [r3, #32]
 8001992:	4bad      	ldr	r3, [pc, #692]	; (8001c48 <HAL_RCC_OscConfig+0x624>)
 8001994:	2104      	movs	r1, #4
 8001996:	430a      	orrs	r2, r1
 8001998:	621a      	str	r2, [r3, #32]
 800199a:	4bab      	ldr	r3, [pc, #684]	; (8001c48 <HAL_RCC_OscConfig+0x624>)
 800199c:	6a1a      	ldr	r2, [r3, #32]
 800199e:	4baa      	ldr	r3, [pc, #680]	; (8001c48 <HAL_RCC_OscConfig+0x624>)
 80019a0:	2101      	movs	r1, #1
 80019a2:	430a      	orrs	r2, r1
 80019a4:	621a      	str	r2, [r3, #32]
 80019a6:	e00b      	b.n	80019c0 <HAL_RCC_OscConfig+0x39c>
 80019a8:	4ba7      	ldr	r3, [pc, #668]	; (8001c48 <HAL_RCC_OscConfig+0x624>)
 80019aa:	6a1a      	ldr	r2, [r3, #32]
 80019ac:	4ba6      	ldr	r3, [pc, #664]	; (8001c48 <HAL_RCC_OscConfig+0x624>)
 80019ae:	2101      	movs	r1, #1
 80019b0:	438a      	bics	r2, r1
 80019b2:	621a      	str	r2, [r3, #32]
 80019b4:	4ba4      	ldr	r3, [pc, #656]	; (8001c48 <HAL_RCC_OscConfig+0x624>)
 80019b6:	6a1a      	ldr	r2, [r3, #32]
 80019b8:	4ba3      	ldr	r3, [pc, #652]	; (8001c48 <HAL_RCC_OscConfig+0x624>)
 80019ba:	2104      	movs	r1, #4
 80019bc:	438a      	bics	r2, r1
 80019be:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	689b      	ldr	r3, [r3, #8]
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d014      	beq.n	80019f2 <HAL_RCC_OscConfig+0x3ce>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019c8:	f7ff f94a 	bl	8000c60 <HAL_GetTick>
 80019cc:	0003      	movs	r3, r0
 80019ce:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80019d0:	e009      	b.n	80019e6 <HAL_RCC_OscConfig+0x3c2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80019d2:	f7ff f945 	bl	8000c60 <HAL_GetTick>
 80019d6:	0002      	movs	r2, r0
 80019d8:	69bb      	ldr	r3, [r7, #24]
 80019da:	1ad3      	subs	r3, r2, r3
 80019dc:	4a9b      	ldr	r2, [pc, #620]	; (8001c4c <HAL_RCC_OscConfig+0x628>)
 80019de:	4293      	cmp	r3, r2
 80019e0:	d901      	bls.n	80019e6 <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 80019e2:	2303      	movs	r3, #3
 80019e4:	e12b      	b.n	8001c3e <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80019e6:	4b98      	ldr	r3, [pc, #608]	; (8001c48 <HAL_RCC_OscConfig+0x624>)
 80019e8:	6a1b      	ldr	r3, [r3, #32]
 80019ea:	2202      	movs	r2, #2
 80019ec:	4013      	ands	r3, r2
 80019ee:	d0f0      	beq.n	80019d2 <HAL_RCC_OscConfig+0x3ae>
 80019f0:	e013      	b.n	8001a1a <HAL_RCC_OscConfig+0x3f6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019f2:	f7ff f935 	bl	8000c60 <HAL_GetTick>
 80019f6:	0003      	movs	r3, r0
 80019f8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80019fa:	e009      	b.n	8001a10 <HAL_RCC_OscConfig+0x3ec>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80019fc:	f7ff f930 	bl	8000c60 <HAL_GetTick>
 8001a00:	0002      	movs	r2, r0
 8001a02:	69bb      	ldr	r3, [r7, #24]
 8001a04:	1ad3      	subs	r3, r2, r3
 8001a06:	4a91      	ldr	r2, [pc, #580]	; (8001c4c <HAL_RCC_OscConfig+0x628>)
 8001a08:	4293      	cmp	r3, r2
 8001a0a:	d901      	bls.n	8001a10 <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 8001a0c:	2303      	movs	r3, #3
 8001a0e:	e116      	b.n	8001c3e <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a10:	4b8d      	ldr	r3, [pc, #564]	; (8001c48 <HAL_RCC_OscConfig+0x624>)
 8001a12:	6a1b      	ldr	r3, [r3, #32]
 8001a14:	2202      	movs	r2, #2
 8001a16:	4013      	ands	r3, r2
 8001a18:	d1f0      	bne.n	80019fc <HAL_RCC_OscConfig+0x3d8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001a1a:	231f      	movs	r3, #31
 8001a1c:	18fb      	adds	r3, r7, r3
 8001a1e:	781b      	ldrb	r3, [r3, #0]
 8001a20:	2b01      	cmp	r3, #1
 8001a22:	d105      	bne.n	8001a30 <HAL_RCC_OscConfig+0x40c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a24:	4b88      	ldr	r3, [pc, #544]	; (8001c48 <HAL_RCC_OscConfig+0x624>)
 8001a26:	69da      	ldr	r2, [r3, #28]
 8001a28:	4b87      	ldr	r3, [pc, #540]	; (8001c48 <HAL_RCC_OscConfig+0x624>)
 8001a2a:	4989      	ldr	r1, [pc, #548]	; (8001c50 <HAL_RCC_OscConfig+0x62c>)
 8001a2c:	400a      	ands	r2, r1
 8001a2e:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	2210      	movs	r2, #16
 8001a36:	4013      	ands	r3, r2
 8001a38:	d063      	beq.n	8001b02 <HAL_RCC_OscConfig+0x4de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	695b      	ldr	r3, [r3, #20]
 8001a3e:	2b01      	cmp	r3, #1
 8001a40:	d12a      	bne.n	8001a98 <HAL_RCC_OscConfig+0x474>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001a42:	4b81      	ldr	r3, [pc, #516]	; (8001c48 <HAL_RCC_OscConfig+0x624>)
 8001a44:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001a46:	4b80      	ldr	r3, [pc, #512]	; (8001c48 <HAL_RCC_OscConfig+0x624>)
 8001a48:	2104      	movs	r1, #4
 8001a4a:	430a      	orrs	r2, r1
 8001a4c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8001a4e:	4b7e      	ldr	r3, [pc, #504]	; (8001c48 <HAL_RCC_OscConfig+0x624>)
 8001a50:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001a52:	4b7d      	ldr	r3, [pc, #500]	; (8001c48 <HAL_RCC_OscConfig+0x624>)
 8001a54:	2101      	movs	r1, #1
 8001a56:	430a      	orrs	r2, r1
 8001a58:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a5a:	f7ff f901 	bl	8000c60 <HAL_GetTick>
 8001a5e:	0003      	movs	r3, r0
 8001a60:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001a62:	e008      	b.n	8001a76 <HAL_RCC_OscConfig+0x452>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001a64:	f7ff f8fc 	bl	8000c60 <HAL_GetTick>
 8001a68:	0002      	movs	r2, r0
 8001a6a:	69bb      	ldr	r3, [r7, #24]
 8001a6c:	1ad3      	subs	r3, r2, r3
 8001a6e:	2b02      	cmp	r3, #2
 8001a70:	d901      	bls.n	8001a76 <HAL_RCC_OscConfig+0x452>
        {
          return HAL_TIMEOUT;
 8001a72:	2303      	movs	r3, #3
 8001a74:	e0e3      	b.n	8001c3e <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001a76:	4b74      	ldr	r3, [pc, #464]	; (8001c48 <HAL_RCC_OscConfig+0x624>)
 8001a78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a7a:	2202      	movs	r2, #2
 8001a7c:	4013      	ands	r3, r2
 8001a7e:	d0f1      	beq.n	8001a64 <HAL_RCC_OscConfig+0x440>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001a80:	4b71      	ldr	r3, [pc, #452]	; (8001c48 <HAL_RCC_OscConfig+0x624>)
 8001a82:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a84:	22f8      	movs	r2, #248	; 0xf8
 8001a86:	4393      	bics	r3, r2
 8001a88:	0019      	movs	r1, r3
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	699b      	ldr	r3, [r3, #24]
 8001a8e:	00da      	lsls	r2, r3, #3
 8001a90:	4b6d      	ldr	r3, [pc, #436]	; (8001c48 <HAL_RCC_OscConfig+0x624>)
 8001a92:	430a      	orrs	r2, r1
 8001a94:	635a      	str	r2, [r3, #52]	; 0x34
 8001a96:	e034      	b.n	8001b02 <HAL_RCC_OscConfig+0x4de>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	695b      	ldr	r3, [r3, #20]
 8001a9c:	3305      	adds	r3, #5
 8001a9e:	d111      	bne.n	8001ac4 <HAL_RCC_OscConfig+0x4a0>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001aa0:	4b69      	ldr	r3, [pc, #420]	; (8001c48 <HAL_RCC_OscConfig+0x624>)
 8001aa2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001aa4:	4b68      	ldr	r3, [pc, #416]	; (8001c48 <HAL_RCC_OscConfig+0x624>)
 8001aa6:	2104      	movs	r1, #4
 8001aa8:	438a      	bics	r2, r1
 8001aaa:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001aac:	4b66      	ldr	r3, [pc, #408]	; (8001c48 <HAL_RCC_OscConfig+0x624>)
 8001aae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ab0:	22f8      	movs	r2, #248	; 0xf8
 8001ab2:	4393      	bics	r3, r2
 8001ab4:	0019      	movs	r1, r3
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	699b      	ldr	r3, [r3, #24]
 8001aba:	00da      	lsls	r2, r3, #3
 8001abc:	4b62      	ldr	r3, [pc, #392]	; (8001c48 <HAL_RCC_OscConfig+0x624>)
 8001abe:	430a      	orrs	r2, r1
 8001ac0:	635a      	str	r2, [r3, #52]	; 0x34
 8001ac2:	e01e      	b.n	8001b02 <HAL_RCC_OscConfig+0x4de>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001ac4:	4b60      	ldr	r3, [pc, #384]	; (8001c48 <HAL_RCC_OscConfig+0x624>)
 8001ac6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001ac8:	4b5f      	ldr	r3, [pc, #380]	; (8001c48 <HAL_RCC_OscConfig+0x624>)
 8001aca:	2104      	movs	r1, #4
 8001acc:	430a      	orrs	r2, r1
 8001ace:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001ad0:	4b5d      	ldr	r3, [pc, #372]	; (8001c48 <HAL_RCC_OscConfig+0x624>)
 8001ad2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001ad4:	4b5c      	ldr	r3, [pc, #368]	; (8001c48 <HAL_RCC_OscConfig+0x624>)
 8001ad6:	2101      	movs	r1, #1
 8001ad8:	438a      	bics	r2, r1
 8001ada:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001adc:	f7ff f8c0 	bl	8000c60 <HAL_GetTick>
 8001ae0:	0003      	movs	r3, r0
 8001ae2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001ae4:	e008      	b.n	8001af8 <HAL_RCC_OscConfig+0x4d4>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001ae6:	f7ff f8bb 	bl	8000c60 <HAL_GetTick>
 8001aea:	0002      	movs	r2, r0
 8001aec:	69bb      	ldr	r3, [r7, #24]
 8001aee:	1ad3      	subs	r3, r2, r3
 8001af0:	2b02      	cmp	r3, #2
 8001af2:	d901      	bls.n	8001af8 <HAL_RCC_OscConfig+0x4d4>
        {
          return HAL_TIMEOUT;
 8001af4:	2303      	movs	r3, #3
 8001af6:	e0a2      	b.n	8001c3e <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001af8:	4b53      	ldr	r3, [pc, #332]	; (8001c48 <HAL_RCC_OscConfig+0x624>)
 8001afa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001afc:	2202      	movs	r2, #2
 8001afe:	4013      	ands	r3, r2
 8001b00:	d1f1      	bne.n	8001ae6 <HAL_RCC_OscConfig+0x4c2>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	6a1b      	ldr	r3, [r3, #32]
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d100      	bne.n	8001b0c <HAL_RCC_OscConfig+0x4e8>
 8001b0a:	e097      	b.n	8001c3c <HAL_RCC_OscConfig+0x618>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001b0c:	4b4e      	ldr	r3, [pc, #312]	; (8001c48 <HAL_RCC_OscConfig+0x624>)
 8001b0e:	685b      	ldr	r3, [r3, #4]
 8001b10:	220c      	movs	r2, #12
 8001b12:	4013      	ands	r3, r2
 8001b14:	2b08      	cmp	r3, #8
 8001b16:	d100      	bne.n	8001b1a <HAL_RCC_OscConfig+0x4f6>
 8001b18:	e06b      	b.n	8001bf2 <HAL_RCC_OscConfig+0x5ce>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	6a1b      	ldr	r3, [r3, #32]
 8001b1e:	2b02      	cmp	r3, #2
 8001b20:	d14c      	bne.n	8001bbc <HAL_RCC_OscConfig+0x598>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b22:	4b49      	ldr	r3, [pc, #292]	; (8001c48 <HAL_RCC_OscConfig+0x624>)
 8001b24:	681a      	ldr	r2, [r3, #0]
 8001b26:	4b48      	ldr	r3, [pc, #288]	; (8001c48 <HAL_RCC_OscConfig+0x624>)
 8001b28:	494a      	ldr	r1, [pc, #296]	; (8001c54 <HAL_RCC_OscConfig+0x630>)
 8001b2a:	400a      	ands	r2, r1
 8001b2c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b2e:	f7ff f897 	bl	8000c60 <HAL_GetTick>
 8001b32:	0003      	movs	r3, r0
 8001b34:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b36:	e008      	b.n	8001b4a <HAL_RCC_OscConfig+0x526>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b38:	f7ff f892 	bl	8000c60 <HAL_GetTick>
 8001b3c:	0002      	movs	r2, r0
 8001b3e:	69bb      	ldr	r3, [r7, #24]
 8001b40:	1ad3      	subs	r3, r2, r3
 8001b42:	2b02      	cmp	r3, #2
 8001b44:	d901      	bls.n	8001b4a <HAL_RCC_OscConfig+0x526>
          {
            return HAL_TIMEOUT;
 8001b46:	2303      	movs	r3, #3
 8001b48:	e079      	b.n	8001c3e <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b4a:	4b3f      	ldr	r3, [pc, #252]	; (8001c48 <HAL_RCC_OscConfig+0x624>)
 8001b4c:	681a      	ldr	r2, [r3, #0]
 8001b4e:	2380      	movs	r3, #128	; 0x80
 8001b50:	049b      	lsls	r3, r3, #18
 8001b52:	4013      	ands	r3, r2
 8001b54:	d1f0      	bne.n	8001b38 <HAL_RCC_OscConfig+0x514>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001b56:	4b3c      	ldr	r3, [pc, #240]	; (8001c48 <HAL_RCC_OscConfig+0x624>)
 8001b58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b5a:	220f      	movs	r2, #15
 8001b5c:	4393      	bics	r3, r2
 8001b5e:	0019      	movs	r1, r3
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001b64:	4b38      	ldr	r3, [pc, #224]	; (8001c48 <HAL_RCC_OscConfig+0x624>)
 8001b66:	430a      	orrs	r2, r1
 8001b68:	62da      	str	r2, [r3, #44]	; 0x2c
 8001b6a:	4b37      	ldr	r3, [pc, #220]	; (8001c48 <HAL_RCC_OscConfig+0x624>)
 8001b6c:	685b      	ldr	r3, [r3, #4]
 8001b6e:	4a3a      	ldr	r2, [pc, #232]	; (8001c58 <HAL_RCC_OscConfig+0x634>)
 8001b70:	4013      	ands	r3, r2
 8001b72:	0019      	movs	r1, r3
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b7c:	431a      	orrs	r2, r3
 8001b7e:	4b32      	ldr	r3, [pc, #200]	; (8001c48 <HAL_RCC_OscConfig+0x624>)
 8001b80:	430a      	orrs	r2, r1
 8001b82:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001b84:	4b30      	ldr	r3, [pc, #192]	; (8001c48 <HAL_RCC_OscConfig+0x624>)
 8001b86:	681a      	ldr	r2, [r3, #0]
 8001b88:	4b2f      	ldr	r3, [pc, #188]	; (8001c48 <HAL_RCC_OscConfig+0x624>)
 8001b8a:	2180      	movs	r1, #128	; 0x80
 8001b8c:	0449      	lsls	r1, r1, #17
 8001b8e:	430a      	orrs	r2, r1
 8001b90:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b92:	f7ff f865 	bl	8000c60 <HAL_GetTick>
 8001b96:	0003      	movs	r3, r0
 8001b98:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001b9a:	e008      	b.n	8001bae <HAL_RCC_OscConfig+0x58a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b9c:	f7ff f860 	bl	8000c60 <HAL_GetTick>
 8001ba0:	0002      	movs	r2, r0
 8001ba2:	69bb      	ldr	r3, [r7, #24]
 8001ba4:	1ad3      	subs	r3, r2, r3
 8001ba6:	2b02      	cmp	r3, #2
 8001ba8:	d901      	bls.n	8001bae <HAL_RCC_OscConfig+0x58a>
          {
            return HAL_TIMEOUT;
 8001baa:	2303      	movs	r3, #3
 8001bac:	e047      	b.n	8001c3e <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001bae:	4b26      	ldr	r3, [pc, #152]	; (8001c48 <HAL_RCC_OscConfig+0x624>)
 8001bb0:	681a      	ldr	r2, [r3, #0]
 8001bb2:	2380      	movs	r3, #128	; 0x80
 8001bb4:	049b      	lsls	r3, r3, #18
 8001bb6:	4013      	ands	r3, r2
 8001bb8:	d0f0      	beq.n	8001b9c <HAL_RCC_OscConfig+0x578>
 8001bba:	e03f      	b.n	8001c3c <HAL_RCC_OscConfig+0x618>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001bbc:	4b22      	ldr	r3, [pc, #136]	; (8001c48 <HAL_RCC_OscConfig+0x624>)
 8001bbe:	681a      	ldr	r2, [r3, #0]
 8001bc0:	4b21      	ldr	r3, [pc, #132]	; (8001c48 <HAL_RCC_OscConfig+0x624>)
 8001bc2:	4924      	ldr	r1, [pc, #144]	; (8001c54 <HAL_RCC_OscConfig+0x630>)
 8001bc4:	400a      	ands	r2, r1
 8001bc6:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bc8:	f7ff f84a 	bl	8000c60 <HAL_GetTick>
 8001bcc:	0003      	movs	r3, r0
 8001bce:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001bd0:	e008      	b.n	8001be4 <HAL_RCC_OscConfig+0x5c0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001bd2:	f7ff f845 	bl	8000c60 <HAL_GetTick>
 8001bd6:	0002      	movs	r2, r0
 8001bd8:	69bb      	ldr	r3, [r7, #24]
 8001bda:	1ad3      	subs	r3, r2, r3
 8001bdc:	2b02      	cmp	r3, #2
 8001bde:	d901      	bls.n	8001be4 <HAL_RCC_OscConfig+0x5c0>
          {
            return HAL_TIMEOUT;
 8001be0:	2303      	movs	r3, #3
 8001be2:	e02c      	b.n	8001c3e <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001be4:	4b18      	ldr	r3, [pc, #96]	; (8001c48 <HAL_RCC_OscConfig+0x624>)
 8001be6:	681a      	ldr	r2, [r3, #0]
 8001be8:	2380      	movs	r3, #128	; 0x80
 8001bea:	049b      	lsls	r3, r3, #18
 8001bec:	4013      	ands	r3, r2
 8001bee:	d1f0      	bne.n	8001bd2 <HAL_RCC_OscConfig+0x5ae>
 8001bf0:	e024      	b.n	8001c3c <HAL_RCC_OscConfig+0x618>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	6a1b      	ldr	r3, [r3, #32]
 8001bf6:	2b01      	cmp	r3, #1
 8001bf8:	d101      	bne.n	8001bfe <HAL_RCC_OscConfig+0x5da>
      {
        return HAL_ERROR;
 8001bfa:	2301      	movs	r3, #1
 8001bfc:	e01f      	b.n	8001c3e <HAL_RCC_OscConfig+0x61a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8001bfe:	4b12      	ldr	r3, [pc, #72]	; (8001c48 <HAL_RCC_OscConfig+0x624>)
 8001c00:	685b      	ldr	r3, [r3, #4]
 8001c02:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8001c04:	4b10      	ldr	r3, [pc, #64]	; (8001c48 <HAL_RCC_OscConfig+0x624>)
 8001c06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c08:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c0a:	697a      	ldr	r2, [r7, #20]
 8001c0c:	2380      	movs	r3, #128	; 0x80
 8001c0e:	025b      	lsls	r3, r3, #9
 8001c10:	401a      	ands	r2, r3
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c16:	429a      	cmp	r2, r3
 8001c18:	d10e      	bne.n	8001c38 <HAL_RCC_OscConfig+0x614>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001c1a:	693b      	ldr	r3, [r7, #16]
 8001c1c:	220f      	movs	r2, #15
 8001c1e:	401a      	ands	r2, r3
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c24:	429a      	cmp	r2, r3
 8001c26:	d107      	bne.n	8001c38 <HAL_RCC_OscConfig+0x614>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001c28:	697a      	ldr	r2, [r7, #20]
 8001c2a:	23f0      	movs	r3, #240	; 0xf0
 8001c2c:	039b      	lsls	r3, r3, #14
 8001c2e:	401a      	ands	r2, r3
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001c34:	429a      	cmp	r2, r3
 8001c36:	d001      	beq.n	8001c3c <HAL_RCC_OscConfig+0x618>
        {
          return HAL_ERROR;
 8001c38:	2301      	movs	r3, #1
 8001c3a:	e000      	b.n	8001c3e <HAL_RCC_OscConfig+0x61a>
        }
      }
    }
  }

  return HAL_OK;
 8001c3c:	2300      	movs	r3, #0
}
 8001c3e:	0018      	movs	r0, r3
 8001c40:	46bd      	mov	sp, r7
 8001c42:	b008      	add	sp, #32
 8001c44:	bd80      	pop	{r7, pc}
 8001c46:	46c0      	nop			; (mov r8, r8)
 8001c48:	40021000 	.word	0x40021000
 8001c4c:	00001388 	.word	0x00001388
 8001c50:	efffffff 	.word	0xefffffff
 8001c54:	feffffff 	.word	0xfeffffff
 8001c58:	ffc2ffff 	.word	0xffc2ffff

08001c5c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b084      	sub	sp, #16
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
 8001c64:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d101      	bne.n	8001c70 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001c6c:	2301      	movs	r3, #1
 8001c6e:	e0b3      	b.n	8001dd8 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001c70:	4b5b      	ldr	r3, [pc, #364]	; (8001de0 <HAL_RCC_ClockConfig+0x184>)
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	2201      	movs	r2, #1
 8001c76:	4013      	ands	r3, r2
 8001c78:	683a      	ldr	r2, [r7, #0]
 8001c7a:	429a      	cmp	r2, r3
 8001c7c:	d911      	bls.n	8001ca2 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c7e:	4b58      	ldr	r3, [pc, #352]	; (8001de0 <HAL_RCC_ClockConfig+0x184>)
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	2201      	movs	r2, #1
 8001c84:	4393      	bics	r3, r2
 8001c86:	0019      	movs	r1, r3
 8001c88:	4b55      	ldr	r3, [pc, #340]	; (8001de0 <HAL_RCC_ClockConfig+0x184>)
 8001c8a:	683a      	ldr	r2, [r7, #0]
 8001c8c:	430a      	orrs	r2, r1
 8001c8e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c90:	4b53      	ldr	r3, [pc, #332]	; (8001de0 <HAL_RCC_ClockConfig+0x184>)
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	2201      	movs	r2, #1
 8001c96:	4013      	ands	r3, r2
 8001c98:	683a      	ldr	r2, [r7, #0]
 8001c9a:	429a      	cmp	r2, r3
 8001c9c:	d001      	beq.n	8001ca2 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8001c9e:	2301      	movs	r3, #1
 8001ca0:	e09a      	b.n	8001dd8 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	2202      	movs	r2, #2
 8001ca8:	4013      	ands	r3, r2
 8001caa:	d015      	beq.n	8001cd8 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	2204      	movs	r2, #4
 8001cb2:	4013      	ands	r3, r2
 8001cb4:	d006      	beq.n	8001cc4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001cb6:	4b4b      	ldr	r3, [pc, #300]	; (8001de4 <HAL_RCC_ClockConfig+0x188>)
 8001cb8:	685a      	ldr	r2, [r3, #4]
 8001cba:	4b4a      	ldr	r3, [pc, #296]	; (8001de4 <HAL_RCC_ClockConfig+0x188>)
 8001cbc:	21e0      	movs	r1, #224	; 0xe0
 8001cbe:	00c9      	lsls	r1, r1, #3
 8001cc0:	430a      	orrs	r2, r1
 8001cc2:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001cc4:	4b47      	ldr	r3, [pc, #284]	; (8001de4 <HAL_RCC_ClockConfig+0x188>)
 8001cc6:	685b      	ldr	r3, [r3, #4]
 8001cc8:	22f0      	movs	r2, #240	; 0xf0
 8001cca:	4393      	bics	r3, r2
 8001ccc:	0019      	movs	r1, r3
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	689a      	ldr	r2, [r3, #8]
 8001cd2:	4b44      	ldr	r3, [pc, #272]	; (8001de4 <HAL_RCC_ClockConfig+0x188>)
 8001cd4:	430a      	orrs	r2, r1
 8001cd6:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	2201      	movs	r2, #1
 8001cde:	4013      	ands	r3, r2
 8001ce0:	d040      	beq.n	8001d64 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	685b      	ldr	r3, [r3, #4]
 8001ce6:	2b01      	cmp	r3, #1
 8001ce8:	d107      	bne.n	8001cfa <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001cea:	4b3e      	ldr	r3, [pc, #248]	; (8001de4 <HAL_RCC_ClockConfig+0x188>)
 8001cec:	681a      	ldr	r2, [r3, #0]
 8001cee:	2380      	movs	r3, #128	; 0x80
 8001cf0:	029b      	lsls	r3, r3, #10
 8001cf2:	4013      	ands	r3, r2
 8001cf4:	d114      	bne.n	8001d20 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001cf6:	2301      	movs	r3, #1
 8001cf8:	e06e      	b.n	8001dd8 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	685b      	ldr	r3, [r3, #4]
 8001cfe:	2b02      	cmp	r3, #2
 8001d00:	d107      	bne.n	8001d12 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d02:	4b38      	ldr	r3, [pc, #224]	; (8001de4 <HAL_RCC_ClockConfig+0x188>)
 8001d04:	681a      	ldr	r2, [r3, #0]
 8001d06:	2380      	movs	r3, #128	; 0x80
 8001d08:	049b      	lsls	r3, r3, #18
 8001d0a:	4013      	ands	r3, r2
 8001d0c:	d108      	bne.n	8001d20 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001d0e:	2301      	movs	r3, #1
 8001d10:	e062      	b.n	8001dd8 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d12:	4b34      	ldr	r3, [pc, #208]	; (8001de4 <HAL_RCC_ClockConfig+0x188>)
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	2202      	movs	r2, #2
 8001d18:	4013      	ands	r3, r2
 8001d1a:	d101      	bne.n	8001d20 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001d1c:	2301      	movs	r3, #1
 8001d1e:	e05b      	b.n	8001dd8 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001d20:	4b30      	ldr	r3, [pc, #192]	; (8001de4 <HAL_RCC_ClockConfig+0x188>)
 8001d22:	685b      	ldr	r3, [r3, #4]
 8001d24:	2203      	movs	r2, #3
 8001d26:	4393      	bics	r3, r2
 8001d28:	0019      	movs	r1, r3
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	685a      	ldr	r2, [r3, #4]
 8001d2e:	4b2d      	ldr	r3, [pc, #180]	; (8001de4 <HAL_RCC_ClockConfig+0x188>)
 8001d30:	430a      	orrs	r2, r1
 8001d32:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001d34:	f7fe ff94 	bl	8000c60 <HAL_GetTick>
 8001d38:	0003      	movs	r3, r0
 8001d3a:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d3c:	e009      	b.n	8001d52 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d3e:	f7fe ff8f 	bl	8000c60 <HAL_GetTick>
 8001d42:	0002      	movs	r2, r0
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	1ad3      	subs	r3, r2, r3
 8001d48:	4a27      	ldr	r2, [pc, #156]	; (8001de8 <HAL_RCC_ClockConfig+0x18c>)
 8001d4a:	4293      	cmp	r3, r2
 8001d4c:	d901      	bls.n	8001d52 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8001d4e:	2303      	movs	r3, #3
 8001d50:	e042      	b.n	8001dd8 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d52:	4b24      	ldr	r3, [pc, #144]	; (8001de4 <HAL_RCC_ClockConfig+0x188>)
 8001d54:	685b      	ldr	r3, [r3, #4]
 8001d56:	220c      	movs	r2, #12
 8001d58:	401a      	ands	r2, r3
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	685b      	ldr	r3, [r3, #4]
 8001d5e:	009b      	lsls	r3, r3, #2
 8001d60:	429a      	cmp	r2, r3
 8001d62:	d1ec      	bne.n	8001d3e <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001d64:	4b1e      	ldr	r3, [pc, #120]	; (8001de0 <HAL_RCC_ClockConfig+0x184>)
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	2201      	movs	r2, #1
 8001d6a:	4013      	ands	r3, r2
 8001d6c:	683a      	ldr	r2, [r7, #0]
 8001d6e:	429a      	cmp	r2, r3
 8001d70:	d211      	bcs.n	8001d96 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d72:	4b1b      	ldr	r3, [pc, #108]	; (8001de0 <HAL_RCC_ClockConfig+0x184>)
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	2201      	movs	r2, #1
 8001d78:	4393      	bics	r3, r2
 8001d7a:	0019      	movs	r1, r3
 8001d7c:	4b18      	ldr	r3, [pc, #96]	; (8001de0 <HAL_RCC_ClockConfig+0x184>)
 8001d7e:	683a      	ldr	r2, [r7, #0]
 8001d80:	430a      	orrs	r2, r1
 8001d82:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d84:	4b16      	ldr	r3, [pc, #88]	; (8001de0 <HAL_RCC_ClockConfig+0x184>)
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	2201      	movs	r2, #1
 8001d8a:	4013      	ands	r3, r2
 8001d8c:	683a      	ldr	r2, [r7, #0]
 8001d8e:	429a      	cmp	r2, r3
 8001d90:	d001      	beq.n	8001d96 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8001d92:	2301      	movs	r3, #1
 8001d94:	e020      	b.n	8001dd8 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	2204      	movs	r2, #4
 8001d9c:	4013      	ands	r3, r2
 8001d9e:	d009      	beq.n	8001db4 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001da0:	4b10      	ldr	r3, [pc, #64]	; (8001de4 <HAL_RCC_ClockConfig+0x188>)
 8001da2:	685b      	ldr	r3, [r3, #4]
 8001da4:	4a11      	ldr	r2, [pc, #68]	; (8001dec <HAL_RCC_ClockConfig+0x190>)
 8001da6:	4013      	ands	r3, r2
 8001da8:	0019      	movs	r1, r3
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	68da      	ldr	r2, [r3, #12]
 8001dae:	4b0d      	ldr	r3, [pc, #52]	; (8001de4 <HAL_RCC_ClockConfig+0x188>)
 8001db0:	430a      	orrs	r2, r1
 8001db2:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001db4:	f000 f820 	bl	8001df8 <HAL_RCC_GetSysClockFreq>
 8001db8:	0001      	movs	r1, r0
 8001dba:	4b0a      	ldr	r3, [pc, #40]	; (8001de4 <HAL_RCC_ClockConfig+0x188>)
 8001dbc:	685b      	ldr	r3, [r3, #4]
 8001dbe:	091b      	lsrs	r3, r3, #4
 8001dc0:	220f      	movs	r2, #15
 8001dc2:	4013      	ands	r3, r2
 8001dc4:	4a0a      	ldr	r2, [pc, #40]	; (8001df0 <HAL_RCC_ClockConfig+0x194>)
 8001dc6:	5cd3      	ldrb	r3, [r2, r3]
 8001dc8:	000a      	movs	r2, r1
 8001dca:	40da      	lsrs	r2, r3
 8001dcc:	4b09      	ldr	r3, [pc, #36]	; (8001df4 <HAL_RCC_ClockConfig+0x198>)
 8001dce:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001dd0:	2000      	movs	r0, #0
 8001dd2:	f7fe feff 	bl	8000bd4 <HAL_InitTick>
  
  return HAL_OK;
 8001dd6:	2300      	movs	r3, #0
}
 8001dd8:	0018      	movs	r0, r3
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	b004      	add	sp, #16
 8001dde:	bd80      	pop	{r7, pc}
 8001de0:	40022000 	.word	0x40022000
 8001de4:	40021000 	.word	0x40021000
 8001de8:	00001388 	.word	0x00001388
 8001dec:	fffff8ff 	.word	0xfffff8ff
 8001df0:	08003668 	.word	0x08003668
 8001df4:	20000000 	.word	0x20000000

08001df8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001df8:	b590      	push	{r4, r7, lr}
 8001dfa:	b08f      	sub	sp, #60	; 0x3c
 8001dfc:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8001dfe:	2314      	movs	r3, #20
 8001e00:	18fb      	adds	r3, r7, r3
 8001e02:	4a2b      	ldr	r2, [pc, #172]	; (8001eb0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001e04:	ca13      	ldmia	r2!, {r0, r1, r4}
 8001e06:	c313      	stmia	r3!, {r0, r1, r4}
 8001e08:	6812      	ldr	r2, [r2, #0]
 8001e0a:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8001e0c:	1d3b      	adds	r3, r7, #4
 8001e0e:	4a29      	ldr	r2, [pc, #164]	; (8001eb4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001e10:	ca13      	ldmia	r2!, {r0, r1, r4}
 8001e12:	c313      	stmia	r3!, {r0, r1, r4}
 8001e14:	6812      	ldr	r2, [r2, #0]
 8001e16:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	62bb      	str	r3, [r7, #40]	; 0x28
 8001e20:	2300      	movs	r3, #0
 8001e22:	637b      	str	r3, [r7, #52]	; 0x34
 8001e24:	2300      	movs	r3, #0
 8001e26:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8001e28:	2300      	movs	r3, #0
 8001e2a:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8001e2c:	4b22      	ldr	r3, [pc, #136]	; (8001eb8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001e2e:	685b      	ldr	r3, [r3, #4]
 8001e30:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001e32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e34:	220c      	movs	r2, #12
 8001e36:	4013      	ands	r3, r2
 8001e38:	2b04      	cmp	r3, #4
 8001e3a:	d002      	beq.n	8001e42 <HAL_RCC_GetSysClockFreq+0x4a>
 8001e3c:	2b08      	cmp	r3, #8
 8001e3e:	d003      	beq.n	8001e48 <HAL_RCC_GetSysClockFreq+0x50>
 8001e40:	e02d      	b.n	8001e9e <HAL_RCC_GetSysClockFreq+0xa6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001e42:	4b1e      	ldr	r3, [pc, #120]	; (8001ebc <HAL_RCC_GetSysClockFreq+0xc4>)
 8001e44:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001e46:	e02d      	b.n	8001ea4 <HAL_RCC_GetSysClockFreq+0xac>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001e48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e4a:	0c9b      	lsrs	r3, r3, #18
 8001e4c:	220f      	movs	r2, #15
 8001e4e:	4013      	ands	r3, r2
 8001e50:	2214      	movs	r2, #20
 8001e52:	18ba      	adds	r2, r7, r2
 8001e54:	5cd3      	ldrb	r3, [r2, r3]
 8001e56:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001e58:	4b17      	ldr	r3, [pc, #92]	; (8001eb8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001e5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e5c:	220f      	movs	r2, #15
 8001e5e:	4013      	ands	r3, r2
 8001e60:	1d3a      	adds	r2, r7, #4
 8001e62:	5cd3      	ldrb	r3, [r2, r3]
 8001e64:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8001e66:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001e68:	2380      	movs	r3, #128	; 0x80
 8001e6a:	025b      	lsls	r3, r3, #9
 8001e6c:	4013      	ands	r3, r2
 8001e6e:	d009      	beq.n	8001e84 <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001e70:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001e72:	4812      	ldr	r0, [pc, #72]	; (8001ebc <HAL_RCC_GetSysClockFreq+0xc4>)
 8001e74:	f7fe f948 	bl	8000108 <__udivsi3>
 8001e78:	0003      	movs	r3, r0
 8001e7a:	001a      	movs	r2, r3
 8001e7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e7e:	4353      	muls	r3, r2
 8001e80:	637b      	str	r3, [r7, #52]	; 0x34
 8001e82:	e009      	b.n	8001e98 <HAL_RCC_GetSysClockFreq+0xa0>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8001e84:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001e86:	000a      	movs	r2, r1
 8001e88:	0152      	lsls	r2, r2, #5
 8001e8a:	1a52      	subs	r2, r2, r1
 8001e8c:	0193      	lsls	r3, r2, #6
 8001e8e:	1a9b      	subs	r3, r3, r2
 8001e90:	00db      	lsls	r3, r3, #3
 8001e92:	185b      	adds	r3, r3, r1
 8001e94:	021b      	lsls	r3, r3, #8
 8001e96:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 8001e98:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001e9a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001e9c:	e002      	b.n	8001ea4 <HAL_RCC_GetSysClockFreq+0xac>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001e9e:	4b07      	ldr	r3, [pc, #28]	; (8001ebc <HAL_RCC_GetSysClockFreq+0xc4>)
 8001ea0:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001ea2:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001ea4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8001ea6:	0018      	movs	r0, r3
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	b00f      	add	sp, #60	; 0x3c
 8001eac:	bd90      	pop	{r4, r7, pc}
 8001eae:	46c0      	nop			; (mov r8, r8)
 8001eb0:	08003648 	.word	0x08003648
 8001eb4:	08003658 	.word	0x08003658
 8001eb8:	40021000 	.word	0x40021000
 8001ebc:	007a1200 	.word	0x007a1200

08001ec0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001ec4:	4b02      	ldr	r3, [pc, #8]	; (8001ed0 <HAL_RCC_GetHCLKFreq+0x10>)
 8001ec6:	681b      	ldr	r3, [r3, #0]
}
 8001ec8:	0018      	movs	r0, r3
 8001eca:	46bd      	mov	sp, r7
 8001ecc:	bd80      	pop	{r7, pc}
 8001ece:	46c0      	nop			; (mov r8, r8)
 8001ed0:	20000000 	.word	0x20000000

08001ed4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8001ed8:	f7ff fff2 	bl	8001ec0 <HAL_RCC_GetHCLKFreq>
 8001edc:	0001      	movs	r1, r0
 8001ede:	4b06      	ldr	r3, [pc, #24]	; (8001ef8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001ee0:	685b      	ldr	r3, [r3, #4]
 8001ee2:	0a1b      	lsrs	r3, r3, #8
 8001ee4:	2207      	movs	r2, #7
 8001ee6:	4013      	ands	r3, r2
 8001ee8:	4a04      	ldr	r2, [pc, #16]	; (8001efc <HAL_RCC_GetPCLK1Freq+0x28>)
 8001eea:	5cd3      	ldrb	r3, [r2, r3]
 8001eec:	40d9      	lsrs	r1, r3
 8001eee:	000b      	movs	r3, r1
}    
 8001ef0:	0018      	movs	r0, r3
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	bd80      	pop	{r7, pc}
 8001ef6:	46c0      	nop			; (mov r8, r8)
 8001ef8:	40021000 	.word	0x40021000
 8001efc:	08003678 	.word	0x08003678

08001f00 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b086      	sub	sp, #24
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001f08:	2300      	movs	r3, #0
 8001f0a:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681a      	ldr	r2, [r3, #0]
 8001f14:	2380      	movs	r3, #128	; 0x80
 8001f16:	025b      	lsls	r3, r3, #9
 8001f18:	4013      	ands	r3, r2
 8001f1a:	d100      	bne.n	8001f1e <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8001f1c:	e08f      	b.n	800203e <HAL_RCCEx_PeriphCLKConfig+0x13e>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8001f1e:	2317      	movs	r3, #23
 8001f20:	18fb      	adds	r3, r7, r3
 8001f22:	2200      	movs	r2, #0
 8001f24:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f26:	4b57      	ldr	r3, [pc, #348]	; (8002084 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001f28:	69da      	ldr	r2, [r3, #28]
 8001f2a:	2380      	movs	r3, #128	; 0x80
 8001f2c:	055b      	lsls	r3, r3, #21
 8001f2e:	4013      	ands	r3, r2
 8001f30:	d111      	bne.n	8001f56 <HAL_RCCEx_PeriphCLKConfig+0x56>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001f32:	4b54      	ldr	r3, [pc, #336]	; (8002084 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001f34:	69da      	ldr	r2, [r3, #28]
 8001f36:	4b53      	ldr	r3, [pc, #332]	; (8002084 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001f38:	2180      	movs	r1, #128	; 0x80
 8001f3a:	0549      	lsls	r1, r1, #21
 8001f3c:	430a      	orrs	r2, r1
 8001f3e:	61da      	str	r2, [r3, #28]
 8001f40:	4b50      	ldr	r3, [pc, #320]	; (8002084 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001f42:	69da      	ldr	r2, [r3, #28]
 8001f44:	2380      	movs	r3, #128	; 0x80
 8001f46:	055b      	lsls	r3, r3, #21
 8001f48:	4013      	ands	r3, r2
 8001f4a:	60bb      	str	r3, [r7, #8]
 8001f4c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001f4e:	2317      	movs	r3, #23
 8001f50:	18fb      	adds	r3, r7, r3
 8001f52:	2201      	movs	r2, #1
 8001f54:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f56:	4b4c      	ldr	r3, [pc, #304]	; (8002088 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8001f58:	681a      	ldr	r2, [r3, #0]
 8001f5a:	2380      	movs	r3, #128	; 0x80
 8001f5c:	005b      	lsls	r3, r3, #1
 8001f5e:	4013      	ands	r3, r2
 8001f60:	d11a      	bne.n	8001f98 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001f62:	4b49      	ldr	r3, [pc, #292]	; (8002088 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8001f64:	681a      	ldr	r2, [r3, #0]
 8001f66:	4b48      	ldr	r3, [pc, #288]	; (8002088 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8001f68:	2180      	movs	r1, #128	; 0x80
 8001f6a:	0049      	lsls	r1, r1, #1
 8001f6c:	430a      	orrs	r2, r1
 8001f6e:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001f70:	f7fe fe76 	bl	8000c60 <HAL_GetTick>
 8001f74:	0003      	movs	r3, r0
 8001f76:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f78:	e008      	b.n	8001f8c <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f7a:	f7fe fe71 	bl	8000c60 <HAL_GetTick>
 8001f7e:	0002      	movs	r2, r0
 8001f80:	693b      	ldr	r3, [r7, #16]
 8001f82:	1ad3      	subs	r3, r2, r3
 8001f84:	2b64      	cmp	r3, #100	; 0x64
 8001f86:	d901      	bls.n	8001f8c <HAL_RCCEx_PeriphCLKConfig+0x8c>
        {
          return HAL_TIMEOUT;
 8001f88:	2303      	movs	r3, #3
 8001f8a:	e077      	b.n	800207c <HAL_RCCEx_PeriphCLKConfig+0x17c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f8c:	4b3e      	ldr	r3, [pc, #248]	; (8002088 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8001f8e:	681a      	ldr	r2, [r3, #0]
 8001f90:	2380      	movs	r3, #128	; 0x80
 8001f92:	005b      	lsls	r3, r3, #1
 8001f94:	4013      	ands	r3, r2
 8001f96:	d0f0      	beq.n	8001f7a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001f98:	4b3a      	ldr	r3, [pc, #232]	; (8002084 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001f9a:	6a1a      	ldr	r2, [r3, #32]
 8001f9c:	23c0      	movs	r3, #192	; 0xc0
 8001f9e:	009b      	lsls	r3, r3, #2
 8001fa0:	4013      	ands	r3, r2
 8001fa2:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d034      	beq.n	8002014 <HAL_RCCEx_PeriphCLKConfig+0x114>
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	685a      	ldr	r2, [r3, #4]
 8001fae:	23c0      	movs	r3, #192	; 0xc0
 8001fb0:	009b      	lsls	r3, r3, #2
 8001fb2:	4013      	ands	r3, r2
 8001fb4:	68fa      	ldr	r2, [r7, #12]
 8001fb6:	429a      	cmp	r2, r3
 8001fb8:	d02c      	beq.n	8002014 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001fba:	4b32      	ldr	r3, [pc, #200]	; (8002084 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001fbc:	6a1b      	ldr	r3, [r3, #32]
 8001fbe:	4a33      	ldr	r2, [pc, #204]	; (800208c <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8001fc0:	4013      	ands	r3, r2
 8001fc2:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001fc4:	4b2f      	ldr	r3, [pc, #188]	; (8002084 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001fc6:	6a1a      	ldr	r2, [r3, #32]
 8001fc8:	4b2e      	ldr	r3, [pc, #184]	; (8002084 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001fca:	2180      	movs	r1, #128	; 0x80
 8001fcc:	0249      	lsls	r1, r1, #9
 8001fce:	430a      	orrs	r2, r1
 8001fd0:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001fd2:	4b2c      	ldr	r3, [pc, #176]	; (8002084 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001fd4:	6a1a      	ldr	r2, [r3, #32]
 8001fd6:	4b2b      	ldr	r3, [pc, #172]	; (8002084 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001fd8:	492d      	ldr	r1, [pc, #180]	; (8002090 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8001fda:	400a      	ands	r2, r1
 8001fdc:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001fde:	4b29      	ldr	r3, [pc, #164]	; (8002084 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001fe0:	68fa      	ldr	r2, [r7, #12]
 8001fe2:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	2201      	movs	r2, #1
 8001fe8:	4013      	ands	r3, r2
 8001fea:	d013      	beq.n	8002014 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fec:	f7fe fe38 	bl	8000c60 <HAL_GetTick>
 8001ff0:	0003      	movs	r3, r0
 8001ff2:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ff4:	e009      	b.n	800200a <HAL_RCCEx_PeriphCLKConfig+0x10a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ff6:	f7fe fe33 	bl	8000c60 <HAL_GetTick>
 8001ffa:	0002      	movs	r2, r0
 8001ffc:	693b      	ldr	r3, [r7, #16]
 8001ffe:	1ad3      	subs	r3, r2, r3
 8002000:	4a24      	ldr	r2, [pc, #144]	; (8002094 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 8002002:	4293      	cmp	r3, r2
 8002004:	d901      	bls.n	800200a <HAL_RCCEx_PeriphCLKConfig+0x10a>
          {
            return HAL_TIMEOUT;
 8002006:	2303      	movs	r3, #3
 8002008:	e038      	b.n	800207c <HAL_RCCEx_PeriphCLKConfig+0x17c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800200a:	4b1e      	ldr	r3, [pc, #120]	; (8002084 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800200c:	6a1b      	ldr	r3, [r3, #32]
 800200e:	2202      	movs	r2, #2
 8002010:	4013      	ands	r3, r2
 8002012:	d0f0      	beq.n	8001ff6 <HAL_RCCEx_PeriphCLKConfig+0xf6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002014:	4b1b      	ldr	r3, [pc, #108]	; (8002084 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002016:	6a1b      	ldr	r3, [r3, #32]
 8002018:	4a1c      	ldr	r2, [pc, #112]	; (800208c <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 800201a:	4013      	ands	r3, r2
 800201c:	0019      	movs	r1, r3
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	685a      	ldr	r2, [r3, #4]
 8002022:	4b18      	ldr	r3, [pc, #96]	; (8002084 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002024:	430a      	orrs	r2, r1
 8002026:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002028:	2317      	movs	r3, #23
 800202a:	18fb      	adds	r3, r7, r3
 800202c:	781b      	ldrb	r3, [r3, #0]
 800202e:	2b01      	cmp	r3, #1
 8002030:	d105      	bne.n	800203e <HAL_RCCEx_PeriphCLKConfig+0x13e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002032:	4b14      	ldr	r3, [pc, #80]	; (8002084 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002034:	69da      	ldr	r2, [r3, #28]
 8002036:	4b13      	ldr	r3, [pc, #76]	; (8002084 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002038:	4917      	ldr	r1, [pc, #92]	; (8002098 <HAL_RCCEx_PeriphCLKConfig+0x198>)
 800203a:	400a      	ands	r2, r1
 800203c:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	2201      	movs	r2, #1
 8002044:	4013      	ands	r3, r2
 8002046:	d009      	beq.n	800205c <HAL_RCCEx_PeriphCLKConfig+0x15c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002048:	4b0e      	ldr	r3, [pc, #56]	; (8002084 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800204a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800204c:	2203      	movs	r2, #3
 800204e:	4393      	bics	r3, r2
 8002050:	0019      	movs	r1, r3
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	689a      	ldr	r2, [r3, #8]
 8002056:	4b0b      	ldr	r3, [pc, #44]	; (8002084 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002058:	430a      	orrs	r2, r1
 800205a:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	2220      	movs	r2, #32
 8002062:	4013      	ands	r3, r2
 8002064:	d009      	beq.n	800207a <HAL_RCCEx_PeriphCLKConfig+0x17a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002066:	4b07      	ldr	r3, [pc, #28]	; (8002084 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002068:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800206a:	2210      	movs	r2, #16
 800206c:	4393      	bics	r3, r2
 800206e:	0019      	movs	r1, r3
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	68da      	ldr	r2, [r3, #12]
 8002074:	4b03      	ldr	r3, [pc, #12]	; (8002084 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002076:	430a      	orrs	r2, r1
 8002078:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 800207a:	2300      	movs	r3, #0
}
 800207c:	0018      	movs	r0, r3
 800207e:	46bd      	mov	sp, r7
 8002080:	b006      	add	sp, #24
 8002082:	bd80      	pop	{r7, pc}
 8002084:	40021000 	.word	0x40021000
 8002088:	40007000 	.word	0x40007000
 800208c:	fffffcff 	.word	0xfffffcff
 8002090:	fffeffff 	.word	0xfffeffff
 8002094:	00001388 	.word	0x00001388
 8002098:	efffffff 	.word	0xefffffff

0800209c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	b082      	sub	sp, #8
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d101      	bne.n	80020ae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80020aa:	2301      	movs	r3, #1
 80020ac:	e042      	b.n	8002134 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	223d      	movs	r2, #61	; 0x3d
 80020b2:	5c9b      	ldrb	r3, [r3, r2]
 80020b4:	b2db      	uxtb	r3, r3
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d107      	bne.n	80020ca <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	223c      	movs	r2, #60	; 0x3c
 80020be:	2100      	movs	r1, #0
 80020c0:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	0018      	movs	r0, r3
 80020c6:	f7fe fc27 	bl	8000918 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	223d      	movs	r2, #61	; 0x3d
 80020ce:	2102      	movs	r1, #2
 80020d0:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681a      	ldr	r2, [r3, #0]
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	3304      	adds	r3, #4
 80020da:	0019      	movs	r1, r3
 80020dc:	0010      	movs	r0, r2
 80020de:	f000 fbcf 	bl	8002880 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	2246      	movs	r2, #70	; 0x46
 80020e6:	2101      	movs	r1, #1
 80020e8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	223e      	movs	r2, #62	; 0x3e
 80020ee:	2101      	movs	r1, #1
 80020f0:	5499      	strb	r1, [r3, r2]
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	223f      	movs	r2, #63	; 0x3f
 80020f6:	2101      	movs	r1, #1
 80020f8:	5499      	strb	r1, [r3, r2]
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	2240      	movs	r2, #64	; 0x40
 80020fe:	2101      	movs	r1, #1
 8002100:	5499      	strb	r1, [r3, r2]
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	2241      	movs	r2, #65	; 0x41
 8002106:	2101      	movs	r1, #1
 8002108:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	2242      	movs	r2, #66	; 0x42
 800210e:	2101      	movs	r1, #1
 8002110:	5499      	strb	r1, [r3, r2]
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	2243      	movs	r2, #67	; 0x43
 8002116:	2101      	movs	r1, #1
 8002118:	5499      	strb	r1, [r3, r2]
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	2244      	movs	r2, #68	; 0x44
 800211e:	2101      	movs	r1, #1
 8002120:	5499      	strb	r1, [r3, r2]
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	2245      	movs	r2, #69	; 0x45
 8002126:	2101      	movs	r1, #1
 8002128:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	223d      	movs	r2, #61	; 0x3d
 800212e:	2101      	movs	r1, #1
 8002130:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002132:	2300      	movs	r3, #0
}
 8002134:	0018      	movs	r0, r3
 8002136:	46bd      	mov	sp, r7
 8002138:	b002      	add	sp, #8
 800213a:	bd80      	pop	{r7, pc}

0800213c <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800213c:	b580      	push	{r7, lr}
 800213e:	b082      	sub	sp, #8
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	2b00      	cmp	r3, #0
 8002148:	d101      	bne.n	800214e <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800214a:	2301      	movs	r3, #1
 800214c:	e042      	b.n	80021d4 <HAL_TIM_OC_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	223d      	movs	r2, #61	; 0x3d
 8002152:	5c9b      	ldrb	r3, [r3, r2]
 8002154:	b2db      	uxtb	r3, r3
 8002156:	2b00      	cmp	r3, #0
 8002158:	d107      	bne.n	800216a <HAL_TIM_OC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	223c      	movs	r2, #60	; 0x3c
 800215e:	2100      	movs	r1, #0
 8002160:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	0018      	movs	r0, r3
 8002166:	f000 f839 	bl	80021dc <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	223d      	movs	r2, #61	; 0x3d
 800216e:	2102      	movs	r1, #2
 8002170:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681a      	ldr	r2, [r3, #0]
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	3304      	adds	r3, #4
 800217a:	0019      	movs	r1, r3
 800217c:	0010      	movs	r0, r2
 800217e:	f000 fb7f 	bl	8002880 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	2246      	movs	r2, #70	; 0x46
 8002186:	2101      	movs	r1, #1
 8002188:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	223e      	movs	r2, #62	; 0x3e
 800218e:	2101      	movs	r1, #1
 8002190:	5499      	strb	r1, [r3, r2]
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	223f      	movs	r2, #63	; 0x3f
 8002196:	2101      	movs	r1, #1
 8002198:	5499      	strb	r1, [r3, r2]
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	2240      	movs	r2, #64	; 0x40
 800219e:	2101      	movs	r1, #1
 80021a0:	5499      	strb	r1, [r3, r2]
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	2241      	movs	r2, #65	; 0x41
 80021a6:	2101      	movs	r1, #1
 80021a8:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	2242      	movs	r2, #66	; 0x42
 80021ae:	2101      	movs	r1, #1
 80021b0:	5499      	strb	r1, [r3, r2]
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	2243      	movs	r2, #67	; 0x43
 80021b6:	2101      	movs	r1, #1
 80021b8:	5499      	strb	r1, [r3, r2]
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	2244      	movs	r2, #68	; 0x44
 80021be:	2101      	movs	r1, #1
 80021c0:	5499      	strb	r1, [r3, r2]
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	2245      	movs	r2, #69	; 0x45
 80021c6:	2101      	movs	r1, #1
 80021c8:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	223d      	movs	r2, #61	; 0x3d
 80021ce:	2101      	movs	r1, #1
 80021d0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80021d2:	2300      	movs	r3, #0
}
 80021d4:	0018      	movs	r0, r3
 80021d6:	46bd      	mov	sp, r7
 80021d8:	b002      	add	sp, #8
 80021da:	bd80      	pop	{r7, pc}

080021dc <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	b082      	sub	sp, #8
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 80021e4:	46c0      	nop			; (mov r8, r8)
 80021e6:	46bd      	mov	sp, r7
 80021e8:	b002      	add	sp, #8
 80021ea:	bd80      	pop	{r7, pc}

080021ec <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b082      	sub	sp, #8
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d101      	bne.n	80021fe <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80021fa:	2301      	movs	r3, #1
 80021fc:	e042      	b.n	8002284 <HAL_TIM_PWM_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	223d      	movs	r2, #61	; 0x3d
 8002202:	5c9b      	ldrb	r3, [r3, r2]
 8002204:	b2db      	uxtb	r3, r3
 8002206:	2b00      	cmp	r3, #0
 8002208:	d107      	bne.n	800221a <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	223c      	movs	r2, #60	; 0x3c
 800220e:	2100      	movs	r1, #0
 8002210:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	0018      	movs	r0, r3
 8002216:	f000 f839 	bl	800228c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	223d      	movs	r2, #61	; 0x3d
 800221e:	2102      	movs	r1, #2
 8002220:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681a      	ldr	r2, [r3, #0]
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	3304      	adds	r3, #4
 800222a:	0019      	movs	r1, r3
 800222c:	0010      	movs	r0, r2
 800222e:	f000 fb27 	bl	8002880 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	2246      	movs	r2, #70	; 0x46
 8002236:	2101      	movs	r1, #1
 8002238:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	223e      	movs	r2, #62	; 0x3e
 800223e:	2101      	movs	r1, #1
 8002240:	5499      	strb	r1, [r3, r2]
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	223f      	movs	r2, #63	; 0x3f
 8002246:	2101      	movs	r1, #1
 8002248:	5499      	strb	r1, [r3, r2]
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	2240      	movs	r2, #64	; 0x40
 800224e:	2101      	movs	r1, #1
 8002250:	5499      	strb	r1, [r3, r2]
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	2241      	movs	r2, #65	; 0x41
 8002256:	2101      	movs	r1, #1
 8002258:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	2242      	movs	r2, #66	; 0x42
 800225e:	2101      	movs	r1, #1
 8002260:	5499      	strb	r1, [r3, r2]
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	2243      	movs	r2, #67	; 0x43
 8002266:	2101      	movs	r1, #1
 8002268:	5499      	strb	r1, [r3, r2]
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	2244      	movs	r2, #68	; 0x44
 800226e:	2101      	movs	r1, #1
 8002270:	5499      	strb	r1, [r3, r2]
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	2245      	movs	r2, #69	; 0x45
 8002276:	2101      	movs	r1, #1
 8002278:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	223d      	movs	r2, #61	; 0x3d
 800227e:	2101      	movs	r1, #1
 8002280:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002282:	2300      	movs	r3, #0
}
 8002284:	0018      	movs	r0, r3
 8002286:	46bd      	mov	sp, r7
 8002288:	b002      	add	sp, #8
 800228a:	bd80      	pop	{r7, pc}

0800228c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b082      	sub	sp, #8
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002294:	46c0      	nop			; (mov r8, r8)
 8002296:	46bd      	mov	sp, r7
 8002298:	b002      	add	sp, #8
 800229a:	bd80      	pop	{r7, pc}

0800229c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b082      	sub	sp, #8
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	691b      	ldr	r3, [r3, #16]
 80022aa:	2202      	movs	r2, #2
 80022ac:	4013      	ands	r3, r2
 80022ae:	2b02      	cmp	r3, #2
 80022b0:	d124      	bne.n	80022fc <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	68db      	ldr	r3, [r3, #12]
 80022b8:	2202      	movs	r2, #2
 80022ba:	4013      	ands	r3, r2
 80022bc:	2b02      	cmp	r3, #2
 80022be:	d11d      	bne.n	80022fc <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	2203      	movs	r2, #3
 80022c6:	4252      	negs	r2, r2
 80022c8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	2201      	movs	r2, #1
 80022ce:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	699b      	ldr	r3, [r3, #24]
 80022d6:	2203      	movs	r2, #3
 80022d8:	4013      	ands	r3, r2
 80022da:	d004      	beq.n	80022e6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	0018      	movs	r0, r3
 80022e0:	f000 fab6 	bl	8002850 <HAL_TIM_IC_CaptureCallback>
 80022e4:	e007      	b.n	80022f6 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	0018      	movs	r0, r3
 80022ea:	f000 faa9 	bl	8002840 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	0018      	movs	r0, r3
 80022f2:	f000 fab5 	bl	8002860 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	2200      	movs	r2, #0
 80022fa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	691b      	ldr	r3, [r3, #16]
 8002302:	2204      	movs	r2, #4
 8002304:	4013      	ands	r3, r2
 8002306:	2b04      	cmp	r3, #4
 8002308:	d125      	bne.n	8002356 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	68db      	ldr	r3, [r3, #12]
 8002310:	2204      	movs	r2, #4
 8002312:	4013      	ands	r3, r2
 8002314:	2b04      	cmp	r3, #4
 8002316:	d11e      	bne.n	8002356 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	2205      	movs	r2, #5
 800231e:	4252      	negs	r2, r2
 8002320:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	2202      	movs	r2, #2
 8002326:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	699a      	ldr	r2, [r3, #24]
 800232e:	23c0      	movs	r3, #192	; 0xc0
 8002330:	009b      	lsls	r3, r3, #2
 8002332:	4013      	ands	r3, r2
 8002334:	d004      	beq.n	8002340 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	0018      	movs	r0, r3
 800233a:	f000 fa89 	bl	8002850 <HAL_TIM_IC_CaptureCallback>
 800233e:	e007      	b.n	8002350 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	0018      	movs	r0, r3
 8002344:	f000 fa7c 	bl	8002840 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	0018      	movs	r0, r3
 800234c:	f000 fa88 	bl	8002860 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	2200      	movs	r2, #0
 8002354:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	691b      	ldr	r3, [r3, #16]
 800235c:	2208      	movs	r2, #8
 800235e:	4013      	ands	r3, r2
 8002360:	2b08      	cmp	r3, #8
 8002362:	d124      	bne.n	80023ae <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	68db      	ldr	r3, [r3, #12]
 800236a:	2208      	movs	r2, #8
 800236c:	4013      	ands	r3, r2
 800236e:	2b08      	cmp	r3, #8
 8002370:	d11d      	bne.n	80023ae <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	2209      	movs	r2, #9
 8002378:	4252      	negs	r2, r2
 800237a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	2204      	movs	r2, #4
 8002380:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	69db      	ldr	r3, [r3, #28]
 8002388:	2203      	movs	r2, #3
 800238a:	4013      	ands	r3, r2
 800238c:	d004      	beq.n	8002398 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	0018      	movs	r0, r3
 8002392:	f000 fa5d 	bl	8002850 <HAL_TIM_IC_CaptureCallback>
 8002396:	e007      	b.n	80023a8 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	0018      	movs	r0, r3
 800239c:	f000 fa50 	bl	8002840 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	0018      	movs	r0, r3
 80023a4:	f000 fa5c 	bl	8002860 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	2200      	movs	r2, #0
 80023ac:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	691b      	ldr	r3, [r3, #16]
 80023b4:	2210      	movs	r2, #16
 80023b6:	4013      	ands	r3, r2
 80023b8:	2b10      	cmp	r3, #16
 80023ba:	d125      	bne.n	8002408 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	68db      	ldr	r3, [r3, #12]
 80023c2:	2210      	movs	r2, #16
 80023c4:	4013      	ands	r3, r2
 80023c6:	2b10      	cmp	r3, #16
 80023c8:	d11e      	bne.n	8002408 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	2211      	movs	r2, #17
 80023d0:	4252      	negs	r2, r2
 80023d2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	2208      	movs	r2, #8
 80023d8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	69da      	ldr	r2, [r3, #28]
 80023e0:	23c0      	movs	r3, #192	; 0xc0
 80023e2:	009b      	lsls	r3, r3, #2
 80023e4:	4013      	ands	r3, r2
 80023e6:	d004      	beq.n	80023f2 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	0018      	movs	r0, r3
 80023ec:	f000 fa30 	bl	8002850 <HAL_TIM_IC_CaptureCallback>
 80023f0:	e007      	b.n	8002402 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	0018      	movs	r0, r3
 80023f6:	f000 fa23 	bl	8002840 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	0018      	movs	r0, r3
 80023fe:	f000 fa2f 	bl	8002860 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	2200      	movs	r2, #0
 8002406:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	691b      	ldr	r3, [r3, #16]
 800240e:	2201      	movs	r2, #1
 8002410:	4013      	ands	r3, r2
 8002412:	2b01      	cmp	r3, #1
 8002414:	d10f      	bne.n	8002436 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	68db      	ldr	r3, [r3, #12]
 800241c:	2201      	movs	r2, #1
 800241e:	4013      	ands	r3, r2
 8002420:	2b01      	cmp	r3, #1
 8002422:	d108      	bne.n	8002436 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	2202      	movs	r2, #2
 800242a:	4252      	negs	r2, r2
 800242c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	0018      	movs	r0, r3
 8002432:	f000 f9fd 	bl	8002830 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	691b      	ldr	r3, [r3, #16]
 800243c:	2280      	movs	r2, #128	; 0x80
 800243e:	4013      	ands	r3, r2
 8002440:	2b80      	cmp	r3, #128	; 0x80
 8002442:	d10f      	bne.n	8002464 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	68db      	ldr	r3, [r3, #12]
 800244a:	2280      	movs	r2, #128	; 0x80
 800244c:	4013      	ands	r3, r2
 800244e:	2b80      	cmp	r3, #128	; 0x80
 8002450:	d108      	bne.n	8002464 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	2281      	movs	r2, #129	; 0x81
 8002458:	4252      	negs	r2, r2
 800245a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	0018      	movs	r0, r3
 8002460:	f000 fdbc 	bl	8002fdc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	691b      	ldr	r3, [r3, #16]
 800246a:	2240      	movs	r2, #64	; 0x40
 800246c:	4013      	ands	r3, r2
 800246e:	2b40      	cmp	r3, #64	; 0x40
 8002470:	d10f      	bne.n	8002492 <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	68db      	ldr	r3, [r3, #12]
 8002478:	2240      	movs	r2, #64	; 0x40
 800247a:	4013      	ands	r3, r2
 800247c:	2b40      	cmp	r3, #64	; 0x40
 800247e:	d108      	bne.n	8002492 <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	2241      	movs	r2, #65	; 0x41
 8002486:	4252      	negs	r2, r2
 8002488:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	0018      	movs	r0, r3
 800248e:	f000 f9ef 	bl	8002870 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	691b      	ldr	r3, [r3, #16]
 8002498:	2220      	movs	r2, #32
 800249a:	4013      	ands	r3, r2
 800249c:	2b20      	cmp	r3, #32
 800249e:	d10f      	bne.n	80024c0 <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	68db      	ldr	r3, [r3, #12]
 80024a6:	2220      	movs	r2, #32
 80024a8:	4013      	ands	r3, r2
 80024aa:	2b20      	cmp	r3, #32
 80024ac:	d108      	bne.n	80024c0 <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	2221      	movs	r2, #33	; 0x21
 80024b4:	4252      	negs	r2, r2
 80024b6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	0018      	movs	r0, r3
 80024bc:	f000 fd86 	bl	8002fcc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80024c0:	46c0      	nop			; (mov r8, r8)
 80024c2:	46bd      	mov	sp, r7
 80024c4:	b002      	add	sp, #8
 80024c6:	bd80      	pop	{r7, pc}

080024c8 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b084      	sub	sp, #16
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	60f8      	str	r0, [r7, #12]
 80024d0:	60b9      	str	r1, [r7, #8]
 80024d2:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	223c      	movs	r2, #60	; 0x3c
 80024d8:	5c9b      	ldrb	r3, [r3, r2]
 80024da:	2b01      	cmp	r3, #1
 80024dc:	d101      	bne.n	80024e2 <HAL_TIM_OC_ConfigChannel+0x1a>
 80024de:	2302      	movs	r3, #2
 80024e0:	e034      	b.n	800254c <HAL_TIM_OC_ConfigChannel+0x84>
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	223c      	movs	r2, #60	; 0x3c
 80024e6:	2101      	movs	r1, #1
 80024e8:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	2b04      	cmp	r3, #4
 80024ee:	d010      	beq.n	8002512 <HAL_TIM_OC_ConfigChannel+0x4a>
 80024f0:	d802      	bhi.n	80024f8 <HAL_TIM_OC_ConfigChannel+0x30>
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d005      	beq.n	8002502 <HAL_TIM_OC_ConfigChannel+0x3a>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
      break;
    }

    default:
      break;
 80024f6:	e024      	b.n	8002542 <HAL_TIM_OC_ConfigChannel+0x7a>
  switch (Channel)
 80024f8:	2b08      	cmp	r3, #8
 80024fa:	d012      	beq.n	8002522 <HAL_TIM_OC_ConfigChannel+0x5a>
 80024fc:	2b0c      	cmp	r3, #12
 80024fe:	d018      	beq.n	8002532 <HAL_TIM_OC_ConfigChannel+0x6a>
      break;
 8002500:	e01f      	b.n	8002542 <HAL_TIM_OC_ConfigChannel+0x7a>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	68ba      	ldr	r2, [r7, #8]
 8002508:	0011      	movs	r1, r2
 800250a:	0018      	movs	r0, r3
 800250c:	f000 fa2e 	bl	800296c <TIM_OC1_SetConfig>
      break;
 8002510:	e017      	b.n	8002542 <HAL_TIM_OC_ConfigChannel+0x7a>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	68ba      	ldr	r2, [r7, #8]
 8002518:	0011      	movs	r1, r2
 800251a:	0018      	movs	r0, r3
 800251c:	f000 faa4 	bl	8002a68 <TIM_OC2_SetConfig>
      break;
 8002520:	e00f      	b.n	8002542 <HAL_TIM_OC_ConfigChannel+0x7a>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	68ba      	ldr	r2, [r7, #8]
 8002528:	0011      	movs	r1, r2
 800252a:	0018      	movs	r0, r3
 800252c:	f000 fb1a 	bl	8002b64 <TIM_OC3_SetConfig>
      break;
 8002530:	e007      	b.n	8002542 <HAL_TIM_OC_ConfigChannel+0x7a>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	68ba      	ldr	r2, [r7, #8]
 8002538:	0011      	movs	r1, r2
 800253a:	0018      	movs	r0, r3
 800253c:	f000 fb92 	bl	8002c64 <TIM_OC4_SetConfig>
      break;
 8002540:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	223c      	movs	r2, #60	; 0x3c
 8002546:	2100      	movs	r1, #0
 8002548:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800254a:	2300      	movs	r3, #0
}
 800254c:	0018      	movs	r0, r3
 800254e:	46bd      	mov	sp, r7
 8002550:	b004      	add	sp, #16
 8002552:	bd80      	pop	{r7, pc}

08002554 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	b084      	sub	sp, #16
 8002558:	af00      	add	r7, sp, #0
 800255a:	60f8      	str	r0, [r7, #12]
 800255c:	60b9      	str	r1, [r7, #8]
 800255e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	223c      	movs	r2, #60	; 0x3c
 8002564:	5c9b      	ldrb	r3, [r3, r2]
 8002566:	2b01      	cmp	r3, #1
 8002568:	d101      	bne.n	800256e <HAL_TIM_PWM_ConfigChannel+0x1a>
 800256a:	2302      	movs	r3, #2
 800256c:	e09c      	b.n	80026a8 <HAL_TIM_PWM_ConfigChannel+0x154>
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	223c      	movs	r2, #60	; 0x3c
 8002572:	2101      	movs	r1, #1
 8002574:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	2b04      	cmp	r3, #4
 800257a:	d029      	beq.n	80025d0 <HAL_TIM_PWM_ConfigChannel+0x7c>
 800257c:	d802      	bhi.n	8002584 <HAL_TIM_PWM_ConfigChannel+0x30>
 800257e:	2b00      	cmp	r3, #0
 8002580:	d005      	beq.n	800258e <HAL_TIM_PWM_ConfigChannel+0x3a>
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
      break;
    }

    default:
      break;
 8002582:	e08c      	b.n	800269e <HAL_TIM_PWM_ConfigChannel+0x14a>
  switch (Channel)
 8002584:	2b08      	cmp	r3, #8
 8002586:	d046      	beq.n	8002616 <HAL_TIM_PWM_ConfigChannel+0xc2>
 8002588:	2b0c      	cmp	r3, #12
 800258a:	d065      	beq.n	8002658 <HAL_TIM_PWM_ConfigChannel+0x104>
      break;
 800258c:	e087      	b.n	800269e <HAL_TIM_PWM_ConfigChannel+0x14a>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	68ba      	ldr	r2, [r7, #8]
 8002594:	0011      	movs	r1, r2
 8002596:	0018      	movs	r0, r3
 8002598:	f000 f9e8 	bl	800296c <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	699a      	ldr	r2, [r3, #24]
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	2108      	movs	r1, #8
 80025a8:	430a      	orrs	r2, r1
 80025aa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	699a      	ldr	r2, [r3, #24]
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	2104      	movs	r1, #4
 80025b8:	438a      	bics	r2, r1
 80025ba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	6999      	ldr	r1, [r3, #24]
 80025c2:	68bb      	ldr	r3, [r7, #8]
 80025c4:	691a      	ldr	r2, [r3, #16]
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	430a      	orrs	r2, r1
 80025cc:	619a      	str	r2, [r3, #24]
      break;
 80025ce:	e066      	b.n	800269e <HAL_TIM_PWM_ConfigChannel+0x14a>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	68ba      	ldr	r2, [r7, #8]
 80025d6:	0011      	movs	r1, r2
 80025d8:	0018      	movs	r0, r3
 80025da:	f000 fa45 	bl	8002a68 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	699a      	ldr	r2, [r3, #24]
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	2180      	movs	r1, #128	; 0x80
 80025ea:	0109      	lsls	r1, r1, #4
 80025ec:	430a      	orrs	r2, r1
 80025ee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	699a      	ldr	r2, [r3, #24]
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	492d      	ldr	r1, [pc, #180]	; (80026b0 <HAL_TIM_PWM_ConfigChannel+0x15c>)
 80025fc:	400a      	ands	r2, r1
 80025fe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	6999      	ldr	r1, [r3, #24]
 8002606:	68bb      	ldr	r3, [r7, #8]
 8002608:	691b      	ldr	r3, [r3, #16]
 800260a:	021a      	lsls	r2, r3, #8
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	430a      	orrs	r2, r1
 8002612:	619a      	str	r2, [r3, #24]
      break;
 8002614:	e043      	b.n	800269e <HAL_TIM_PWM_ConfigChannel+0x14a>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	68ba      	ldr	r2, [r7, #8]
 800261c:	0011      	movs	r1, r2
 800261e:	0018      	movs	r0, r3
 8002620:	f000 faa0 	bl	8002b64 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	69da      	ldr	r2, [r3, #28]
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	2108      	movs	r1, #8
 8002630:	430a      	orrs	r2, r1
 8002632:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	69da      	ldr	r2, [r3, #28]
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	2104      	movs	r1, #4
 8002640:	438a      	bics	r2, r1
 8002642:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	69d9      	ldr	r1, [r3, #28]
 800264a:	68bb      	ldr	r3, [r7, #8]
 800264c:	691a      	ldr	r2, [r3, #16]
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	430a      	orrs	r2, r1
 8002654:	61da      	str	r2, [r3, #28]
      break;
 8002656:	e022      	b.n	800269e <HAL_TIM_PWM_ConfigChannel+0x14a>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	68ba      	ldr	r2, [r7, #8]
 800265e:	0011      	movs	r1, r2
 8002660:	0018      	movs	r0, r3
 8002662:	f000 faff 	bl	8002c64 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	69da      	ldr	r2, [r3, #28]
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	2180      	movs	r1, #128	; 0x80
 8002672:	0109      	lsls	r1, r1, #4
 8002674:	430a      	orrs	r2, r1
 8002676:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	69da      	ldr	r2, [r3, #28]
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	490b      	ldr	r1, [pc, #44]	; (80026b0 <HAL_TIM_PWM_ConfigChannel+0x15c>)
 8002684:	400a      	ands	r2, r1
 8002686:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	69d9      	ldr	r1, [r3, #28]
 800268e:	68bb      	ldr	r3, [r7, #8]
 8002690:	691b      	ldr	r3, [r3, #16]
 8002692:	021a      	lsls	r2, r3, #8
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	430a      	orrs	r2, r1
 800269a:	61da      	str	r2, [r3, #28]
      break;
 800269c:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	223c      	movs	r2, #60	; 0x3c
 80026a2:	2100      	movs	r1, #0
 80026a4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80026a6:	2300      	movs	r3, #0
}
 80026a8:	0018      	movs	r0, r3
 80026aa:	46bd      	mov	sp, r7
 80026ac:	b004      	add	sp, #16
 80026ae:	bd80      	pop	{r7, pc}
 80026b0:	fffffbff 	.word	0xfffffbff

080026b4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b084      	sub	sp, #16
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
 80026bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	223c      	movs	r2, #60	; 0x3c
 80026c2:	5c9b      	ldrb	r3, [r3, r2]
 80026c4:	2b01      	cmp	r3, #1
 80026c6:	d101      	bne.n	80026cc <HAL_TIM_ConfigClockSource+0x18>
 80026c8:	2302      	movs	r3, #2
 80026ca:	e0ab      	b.n	8002824 <HAL_TIM_ConfigClockSource+0x170>
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	223c      	movs	r2, #60	; 0x3c
 80026d0:	2101      	movs	r1, #1
 80026d2:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	223d      	movs	r2, #61	; 0x3d
 80026d8:	2102      	movs	r1, #2
 80026da:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	689b      	ldr	r3, [r3, #8]
 80026e2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	2277      	movs	r2, #119	; 0x77
 80026e8:	4393      	bics	r3, r2
 80026ea:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	4a4f      	ldr	r2, [pc, #316]	; (800282c <HAL_TIM_ConfigClockSource+0x178>)
 80026f0:	4013      	ands	r3, r2
 80026f2:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	68fa      	ldr	r2, [r7, #12]
 80026fa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80026fc:	683b      	ldr	r3, [r7, #0]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	2b40      	cmp	r3, #64	; 0x40
 8002702:	d100      	bne.n	8002706 <HAL_TIM_ConfigClockSource+0x52>
 8002704:	e06b      	b.n	80027de <HAL_TIM_ConfigClockSource+0x12a>
 8002706:	d80e      	bhi.n	8002726 <HAL_TIM_ConfigClockSource+0x72>
 8002708:	2b10      	cmp	r3, #16
 800270a:	d100      	bne.n	800270e <HAL_TIM_ConfigClockSource+0x5a>
 800270c:	e077      	b.n	80027fe <HAL_TIM_ConfigClockSource+0x14a>
 800270e:	d803      	bhi.n	8002718 <HAL_TIM_ConfigClockSource+0x64>
 8002710:	2b00      	cmp	r3, #0
 8002712:	d100      	bne.n	8002716 <HAL_TIM_ConfigClockSource+0x62>
 8002714:	e073      	b.n	80027fe <HAL_TIM_ConfigClockSource+0x14a>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8002716:	e07c      	b.n	8002812 <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 8002718:	2b20      	cmp	r3, #32
 800271a:	d100      	bne.n	800271e <HAL_TIM_ConfigClockSource+0x6a>
 800271c:	e06f      	b.n	80027fe <HAL_TIM_ConfigClockSource+0x14a>
 800271e:	2b30      	cmp	r3, #48	; 0x30
 8002720:	d100      	bne.n	8002724 <HAL_TIM_ConfigClockSource+0x70>
 8002722:	e06c      	b.n	80027fe <HAL_TIM_ConfigClockSource+0x14a>
      break;
 8002724:	e075      	b.n	8002812 <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 8002726:	2b70      	cmp	r3, #112	; 0x70
 8002728:	d00e      	beq.n	8002748 <HAL_TIM_ConfigClockSource+0x94>
 800272a:	d804      	bhi.n	8002736 <HAL_TIM_ConfigClockSource+0x82>
 800272c:	2b50      	cmp	r3, #80	; 0x50
 800272e:	d036      	beq.n	800279e <HAL_TIM_ConfigClockSource+0xea>
 8002730:	2b60      	cmp	r3, #96	; 0x60
 8002732:	d044      	beq.n	80027be <HAL_TIM_ConfigClockSource+0x10a>
      break;
 8002734:	e06d      	b.n	8002812 <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 8002736:	2280      	movs	r2, #128	; 0x80
 8002738:	0152      	lsls	r2, r2, #5
 800273a:	4293      	cmp	r3, r2
 800273c:	d068      	beq.n	8002810 <HAL_TIM_ConfigClockSource+0x15c>
 800273e:	2280      	movs	r2, #128	; 0x80
 8002740:	0192      	lsls	r2, r2, #6
 8002742:	4293      	cmp	r3, r2
 8002744:	d017      	beq.n	8002776 <HAL_TIM_ConfigClockSource+0xc2>
      break;
 8002746:	e064      	b.n	8002812 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	6818      	ldr	r0, [r3, #0]
 800274c:	683b      	ldr	r3, [r7, #0]
 800274e:	6899      	ldr	r1, [r3, #8]
 8002750:	683b      	ldr	r3, [r7, #0]
 8002752:	685a      	ldr	r2, [r3, #4]
 8002754:	683b      	ldr	r3, [r7, #0]
 8002756:	68db      	ldr	r3, [r3, #12]
 8002758:	f000 fb62 	bl	8002e20 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	689b      	ldr	r3, [r3, #8]
 8002762:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	2277      	movs	r2, #119	; 0x77
 8002768:	4313      	orrs	r3, r2
 800276a:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	68fa      	ldr	r2, [r7, #12]
 8002772:	609a      	str	r2, [r3, #8]
      break;
 8002774:	e04d      	b.n	8002812 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	6818      	ldr	r0, [r3, #0]
 800277a:	683b      	ldr	r3, [r7, #0]
 800277c:	6899      	ldr	r1, [r3, #8]
 800277e:	683b      	ldr	r3, [r7, #0]
 8002780:	685a      	ldr	r2, [r3, #4]
 8002782:	683b      	ldr	r3, [r7, #0]
 8002784:	68db      	ldr	r3, [r3, #12]
 8002786:	f000 fb4b 	bl	8002e20 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	689a      	ldr	r2, [r3, #8]
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	2180      	movs	r1, #128	; 0x80
 8002796:	01c9      	lsls	r1, r1, #7
 8002798:	430a      	orrs	r2, r1
 800279a:	609a      	str	r2, [r3, #8]
      break;
 800279c:	e039      	b.n	8002812 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	6818      	ldr	r0, [r3, #0]
 80027a2:	683b      	ldr	r3, [r7, #0]
 80027a4:	6859      	ldr	r1, [r3, #4]
 80027a6:	683b      	ldr	r3, [r7, #0]
 80027a8:	68db      	ldr	r3, [r3, #12]
 80027aa:	001a      	movs	r2, r3
 80027ac:	f000 fabe 	bl	8002d2c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	2150      	movs	r1, #80	; 0x50
 80027b6:	0018      	movs	r0, r3
 80027b8:	f000 fb18 	bl	8002dec <TIM_ITRx_SetConfig>
      break;
 80027bc:	e029      	b.n	8002812 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	6818      	ldr	r0, [r3, #0]
 80027c2:	683b      	ldr	r3, [r7, #0]
 80027c4:	6859      	ldr	r1, [r3, #4]
 80027c6:	683b      	ldr	r3, [r7, #0]
 80027c8:	68db      	ldr	r3, [r3, #12]
 80027ca:	001a      	movs	r2, r3
 80027cc:	f000 fadc 	bl	8002d88 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	2160      	movs	r1, #96	; 0x60
 80027d6:	0018      	movs	r0, r3
 80027d8:	f000 fb08 	bl	8002dec <TIM_ITRx_SetConfig>
      break;
 80027dc:	e019      	b.n	8002812 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	6818      	ldr	r0, [r3, #0]
 80027e2:	683b      	ldr	r3, [r7, #0]
 80027e4:	6859      	ldr	r1, [r3, #4]
 80027e6:	683b      	ldr	r3, [r7, #0]
 80027e8:	68db      	ldr	r3, [r3, #12]
 80027ea:	001a      	movs	r2, r3
 80027ec:	f000 fa9e 	bl	8002d2c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	2140      	movs	r1, #64	; 0x40
 80027f6:	0018      	movs	r0, r3
 80027f8:	f000 faf8 	bl	8002dec <TIM_ITRx_SetConfig>
      break;
 80027fc:	e009      	b.n	8002812 <HAL_TIM_ConfigClockSource+0x15e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681a      	ldr	r2, [r3, #0]
 8002802:	683b      	ldr	r3, [r7, #0]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	0019      	movs	r1, r3
 8002808:	0010      	movs	r0, r2
 800280a:	f000 faef 	bl	8002dec <TIM_ITRx_SetConfig>
        break;
 800280e:	e000      	b.n	8002812 <HAL_TIM_ConfigClockSource+0x15e>
      break;
 8002810:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	223d      	movs	r2, #61	; 0x3d
 8002816:	2101      	movs	r1, #1
 8002818:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	223c      	movs	r2, #60	; 0x3c
 800281e:	2100      	movs	r1, #0
 8002820:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002822:	2300      	movs	r3, #0
}
 8002824:	0018      	movs	r0, r3
 8002826:	46bd      	mov	sp, r7
 8002828:	b004      	add	sp, #16
 800282a:	bd80      	pop	{r7, pc}
 800282c:	ffff00ff 	.word	0xffff00ff

08002830 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002830:	b580      	push	{r7, lr}
 8002832:	b082      	sub	sp, #8
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8002838:	46c0      	nop			; (mov r8, r8)
 800283a:	46bd      	mov	sp, r7
 800283c:	b002      	add	sp, #8
 800283e:	bd80      	pop	{r7, pc}

08002840 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	b082      	sub	sp, #8
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002848:	46c0      	nop			; (mov r8, r8)
 800284a:	46bd      	mov	sp, r7
 800284c:	b002      	add	sp, #8
 800284e:	bd80      	pop	{r7, pc}

08002850 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	b082      	sub	sp, #8
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002858:	46c0      	nop			; (mov r8, r8)
 800285a:	46bd      	mov	sp, r7
 800285c:	b002      	add	sp, #8
 800285e:	bd80      	pop	{r7, pc}

08002860 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002860:	b580      	push	{r7, lr}
 8002862:	b082      	sub	sp, #8
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002868:	46c0      	nop			; (mov r8, r8)
 800286a:	46bd      	mov	sp, r7
 800286c:	b002      	add	sp, #8
 800286e:	bd80      	pop	{r7, pc}

08002870 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b082      	sub	sp, #8
 8002874:	af00      	add	r7, sp, #0
 8002876:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002878:	46c0      	nop			; (mov r8, r8)
 800287a:	46bd      	mov	sp, r7
 800287c:	b002      	add	sp, #8
 800287e:	bd80      	pop	{r7, pc}

08002880 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002880:	b580      	push	{r7, lr}
 8002882:	b084      	sub	sp, #16
 8002884:	af00      	add	r7, sp, #0
 8002886:	6078      	str	r0, [r7, #4]
 8002888:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	4a30      	ldr	r2, [pc, #192]	; (8002954 <TIM_Base_SetConfig+0xd4>)
 8002894:	4293      	cmp	r3, r2
 8002896:	d008      	beq.n	80028aa <TIM_Base_SetConfig+0x2a>
 8002898:	687a      	ldr	r2, [r7, #4]
 800289a:	2380      	movs	r3, #128	; 0x80
 800289c:	05db      	lsls	r3, r3, #23
 800289e:	429a      	cmp	r2, r3
 80028a0:	d003      	beq.n	80028aa <TIM_Base_SetConfig+0x2a>
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	4a2c      	ldr	r2, [pc, #176]	; (8002958 <TIM_Base_SetConfig+0xd8>)
 80028a6:	4293      	cmp	r3, r2
 80028a8:	d108      	bne.n	80028bc <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	2270      	movs	r2, #112	; 0x70
 80028ae:	4393      	bics	r3, r2
 80028b0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80028b2:	683b      	ldr	r3, [r7, #0]
 80028b4:	685b      	ldr	r3, [r3, #4]
 80028b6:	68fa      	ldr	r2, [r7, #12]
 80028b8:	4313      	orrs	r3, r2
 80028ba:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	4a25      	ldr	r2, [pc, #148]	; (8002954 <TIM_Base_SetConfig+0xd4>)
 80028c0:	4293      	cmp	r3, r2
 80028c2:	d014      	beq.n	80028ee <TIM_Base_SetConfig+0x6e>
 80028c4:	687a      	ldr	r2, [r7, #4]
 80028c6:	2380      	movs	r3, #128	; 0x80
 80028c8:	05db      	lsls	r3, r3, #23
 80028ca:	429a      	cmp	r2, r3
 80028cc:	d00f      	beq.n	80028ee <TIM_Base_SetConfig+0x6e>
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	4a21      	ldr	r2, [pc, #132]	; (8002958 <TIM_Base_SetConfig+0xd8>)
 80028d2:	4293      	cmp	r3, r2
 80028d4:	d00b      	beq.n	80028ee <TIM_Base_SetConfig+0x6e>
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	4a20      	ldr	r2, [pc, #128]	; (800295c <TIM_Base_SetConfig+0xdc>)
 80028da:	4293      	cmp	r3, r2
 80028dc:	d007      	beq.n	80028ee <TIM_Base_SetConfig+0x6e>
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	4a1f      	ldr	r2, [pc, #124]	; (8002960 <TIM_Base_SetConfig+0xe0>)
 80028e2:	4293      	cmp	r3, r2
 80028e4:	d003      	beq.n	80028ee <TIM_Base_SetConfig+0x6e>
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	4a1e      	ldr	r2, [pc, #120]	; (8002964 <TIM_Base_SetConfig+0xe4>)
 80028ea:	4293      	cmp	r3, r2
 80028ec:	d108      	bne.n	8002900 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	4a1d      	ldr	r2, [pc, #116]	; (8002968 <TIM_Base_SetConfig+0xe8>)
 80028f2:	4013      	ands	r3, r2
 80028f4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80028f6:	683b      	ldr	r3, [r7, #0]
 80028f8:	68db      	ldr	r3, [r3, #12]
 80028fa:	68fa      	ldr	r2, [r7, #12]
 80028fc:	4313      	orrs	r3, r2
 80028fe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	2280      	movs	r2, #128	; 0x80
 8002904:	4393      	bics	r3, r2
 8002906:	001a      	movs	r2, r3
 8002908:	683b      	ldr	r3, [r7, #0]
 800290a:	695b      	ldr	r3, [r3, #20]
 800290c:	4313      	orrs	r3, r2
 800290e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	68fa      	ldr	r2, [r7, #12]
 8002914:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002916:	683b      	ldr	r3, [r7, #0]
 8002918:	689a      	ldr	r2, [r3, #8]
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800291e:	683b      	ldr	r3, [r7, #0]
 8002920:	681a      	ldr	r2, [r3, #0]
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	4a0a      	ldr	r2, [pc, #40]	; (8002954 <TIM_Base_SetConfig+0xd4>)
 800292a:	4293      	cmp	r3, r2
 800292c:	d007      	beq.n	800293e <TIM_Base_SetConfig+0xbe>
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	4a0b      	ldr	r2, [pc, #44]	; (8002960 <TIM_Base_SetConfig+0xe0>)
 8002932:	4293      	cmp	r3, r2
 8002934:	d003      	beq.n	800293e <TIM_Base_SetConfig+0xbe>
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	4a0a      	ldr	r2, [pc, #40]	; (8002964 <TIM_Base_SetConfig+0xe4>)
 800293a:	4293      	cmp	r3, r2
 800293c:	d103      	bne.n	8002946 <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800293e:	683b      	ldr	r3, [r7, #0]
 8002940:	691a      	ldr	r2, [r3, #16]
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	2201      	movs	r2, #1
 800294a:	615a      	str	r2, [r3, #20]
}
 800294c:	46c0      	nop			; (mov r8, r8)
 800294e:	46bd      	mov	sp, r7
 8002950:	b004      	add	sp, #16
 8002952:	bd80      	pop	{r7, pc}
 8002954:	40012c00 	.word	0x40012c00
 8002958:	40000400 	.word	0x40000400
 800295c:	40002000 	.word	0x40002000
 8002960:	40014400 	.word	0x40014400
 8002964:	40014800 	.word	0x40014800
 8002968:	fffffcff 	.word	0xfffffcff

0800296c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	b086      	sub	sp, #24
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
 8002974:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	6a1b      	ldr	r3, [r3, #32]
 800297a:	2201      	movs	r2, #1
 800297c:	4393      	bics	r3, r2
 800297e:	001a      	movs	r2, r3
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	6a1b      	ldr	r3, [r3, #32]
 8002988:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	685b      	ldr	r3, [r3, #4]
 800298e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	699b      	ldr	r3, [r3, #24]
 8002994:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	2270      	movs	r2, #112	; 0x70
 800299a:	4393      	bics	r3, r2
 800299c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	2203      	movs	r2, #3
 80029a2:	4393      	bics	r3, r2
 80029a4:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80029a6:	683b      	ldr	r3, [r7, #0]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	68fa      	ldr	r2, [r7, #12]
 80029ac:	4313      	orrs	r3, r2
 80029ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80029b0:	697b      	ldr	r3, [r7, #20]
 80029b2:	2202      	movs	r2, #2
 80029b4:	4393      	bics	r3, r2
 80029b6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80029b8:	683b      	ldr	r3, [r7, #0]
 80029ba:	689b      	ldr	r3, [r3, #8]
 80029bc:	697a      	ldr	r2, [r7, #20]
 80029be:	4313      	orrs	r3, r2
 80029c0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	4a23      	ldr	r2, [pc, #140]	; (8002a54 <TIM_OC1_SetConfig+0xe8>)
 80029c6:	4293      	cmp	r3, r2
 80029c8:	d007      	beq.n	80029da <TIM_OC1_SetConfig+0x6e>
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	4a22      	ldr	r2, [pc, #136]	; (8002a58 <TIM_OC1_SetConfig+0xec>)
 80029ce:	4293      	cmp	r3, r2
 80029d0:	d003      	beq.n	80029da <TIM_OC1_SetConfig+0x6e>
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	4a21      	ldr	r2, [pc, #132]	; (8002a5c <TIM_OC1_SetConfig+0xf0>)
 80029d6:	4293      	cmp	r3, r2
 80029d8:	d10c      	bne.n	80029f4 <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80029da:	697b      	ldr	r3, [r7, #20]
 80029dc:	2208      	movs	r2, #8
 80029de:	4393      	bics	r3, r2
 80029e0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80029e2:	683b      	ldr	r3, [r7, #0]
 80029e4:	68db      	ldr	r3, [r3, #12]
 80029e6:	697a      	ldr	r2, [r7, #20]
 80029e8:	4313      	orrs	r3, r2
 80029ea:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80029ec:	697b      	ldr	r3, [r7, #20]
 80029ee:	2204      	movs	r2, #4
 80029f0:	4393      	bics	r3, r2
 80029f2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	4a17      	ldr	r2, [pc, #92]	; (8002a54 <TIM_OC1_SetConfig+0xe8>)
 80029f8:	4293      	cmp	r3, r2
 80029fa:	d007      	beq.n	8002a0c <TIM_OC1_SetConfig+0xa0>
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	4a16      	ldr	r2, [pc, #88]	; (8002a58 <TIM_OC1_SetConfig+0xec>)
 8002a00:	4293      	cmp	r3, r2
 8002a02:	d003      	beq.n	8002a0c <TIM_OC1_SetConfig+0xa0>
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	4a15      	ldr	r2, [pc, #84]	; (8002a5c <TIM_OC1_SetConfig+0xf0>)
 8002a08:	4293      	cmp	r3, r2
 8002a0a:	d111      	bne.n	8002a30 <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002a0c:	693b      	ldr	r3, [r7, #16]
 8002a0e:	4a14      	ldr	r2, [pc, #80]	; (8002a60 <TIM_OC1_SetConfig+0xf4>)
 8002a10:	4013      	ands	r3, r2
 8002a12:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002a14:	693b      	ldr	r3, [r7, #16]
 8002a16:	4a13      	ldr	r2, [pc, #76]	; (8002a64 <TIM_OC1_SetConfig+0xf8>)
 8002a18:	4013      	ands	r3, r2
 8002a1a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002a1c:	683b      	ldr	r3, [r7, #0]
 8002a1e:	695b      	ldr	r3, [r3, #20]
 8002a20:	693a      	ldr	r2, [r7, #16]
 8002a22:	4313      	orrs	r3, r2
 8002a24:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002a26:	683b      	ldr	r3, [r7, #0]
 8002a28:	699b      	ldr	r3, [r3, #24]
 8002a2a:	693a      	ldr	r2, [r7, #16]
 8002a2c:	4313      	orrs	r3, r2
 8002a2e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	693a      	ldr	r2, [r7, #16]
 8002a34:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	68fa      	ldr	r2, [r7, #12]
 8002a3a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002a3c:	683b      	ldr	r3, [r7, #0]
 8002a3e:	685a      	ldr	r2, [r3, #4]
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	697a      	ldr	r2, [r7, #20]
 8002a48:	621a      	str	r2, [r3, #32]
}
 8002a4a:	46c0      	nop			; (mov r8, r8)
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	b006      	add	sp, #24
 8002a50:	bd80      	pop	{r7, pc}
 8002a52:	46c0      	nop			; (mov r8, r8)
 8002a54:	40012c00 	.word	0x40012c00
 8002a58:	40014400 	.word	0x40014400
 8002a5c:	40014800 	.word	0x40014800
 8002a60:	fffffeff 	.word	0xfffffeff
 8002a64:	fffffdff 	.word	0xfffffdff

08002a68 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	b086      	sub	sp, #24
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	6078      	str	r0, [r7, #4]
 8002a70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	6a1b      	ldr	r3, [r3, #32]
 8002a76:	2210      	movs	r2, #16
 8002a78:	4393      	bics	r3, r2
 8002a7a:	001a      	movs	r2, r3
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	6a1b      	ldr	r3, [r3, #32]
 8002a84:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	685b      	ldr	r3, [r3, #4]
 8002a8a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	699b      	ldr	r3, [r3, #24]
 8002a90:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	4a2c      	ldr	r2, [pc, #176]	; (8002b48 <TIM_OC2_SetConfig+0xe0>)
 8002a96:	4013      	ands	r3, r2
 8002a98:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	4a2b      	ldr	r2, [pc, #172]	; (8002b4c <TIM_OC2_SetConfig+0xe4>)
 8002a9e:	4013      	ands	r3, r2
 8002aa0:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002aa2:	683b      	ldr	r3, [r7, #0]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	021b      	lsls	r3, r3, #8
 8002aa8:	68fa      	ldr	r2, [r7, #12]
 8002aaa:	4313      	orrs	r3, r2
 8002aac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002aae:	697b      	ldr	r3, [r7, #20]
 8002ab0:	2220      	movs	r2, #32
 8002ab2:	4393      	bics	r3, r2
 8002ab4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002ab6:	683b      	ldr	r3, [r7, #0]
 8002ab8:	689b      	ldr	r3, [r3, #8]
 8002aba:	011b      	lsls	r3, r3, #4
 8002abc:	697a      	ldr	r2, [r7, #20]
 8002abe:	4313      	orrs	r3, r2
 8002ac0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	4a22      	ldr	r2, [pc, #136]	; (8002b50 <TIM_OC2_SetConfig+0xe8>)
 8002ac6:	4293      	cmp	r3, r2
 8002ac8:	d10d      	bne.n	8002ae6 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002aca:	697b      	ldr	r3, [r7, #20]
 8002acc:	2280      	movs	r2, #128	; 0x80
 8002ace:	4393      	bics	r3, r2
 8002ad0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002ad2:	683b      	ldr	r3, [r7, #0]
 8002ad4:	68db      	ldr	r3, [r3, #12]
 8002ad6:	011b      	lsls	r3, r3, #4
 8002ad8:	697a      	ldr	r2, [r7, #20]
 8002ada:	4313      	orrs	r3, r2
 8002adc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002ade:	697b      	ldr	r3, [r7, #20]
 8002ae0:	2240      	movs	r2, #64	; 0x40
 8002ae2:	4393      	bics	r3, r2
 8002ae4:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	4a19      	ldr	r2, [pc, #100]	; (8002b50 <TIM_OC2_SetConfig+0xe8>)
 8002aea:	4293      	cmp	r3, r2
 8002aec:	d007      	beq.n	8002afe <TIM_OC2_SetConfig+0x96>
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	4a18      	ldr	r2, [pc, #96]	; (8002b54 <TIM_OC2_SetConfig+0xec>)
 8002af2:	4293      	cmp	r3, r2
 8002af4:	d003      	beq.n	8002afe <TIM_OC2_SetConfig+0x96>
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	4a17      	ldr	r2, [pc, #92]	; (8002b58 <TIM_OC2_SetConfig+0xf0>)
 8002afa:	4293      	cmp	r3, r2
 8002afc:	d113      	bne.n	8002b26 <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002afe:	693b      	ldr	r3, [r7, #16]
 8002b00:	4a16      	ldr	r2, [pc, #88]	; (8002b5c <TIM_OC2_SetConfig+0xf4>)
 8002b02:	4013      	ands	r3, r2
 8002b04:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002b06:	693b      	ldr	r3, [r7, #16]
 8002b08:	4a15      	ldr	r2, [pc, #84]	; (8002b60 <TIM_OC2_SetConfig+0xf8>)
 8002b0a:	4013      	ands	r3, r2
 8002b0c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002b0e:	683b      	ldr	r3, [r7, #0]
 8002b10:	695b      	ldr	r3, [r3, #20]
 8002b12:	009b      	lsls	r3, r3, #2
 8002b14:	693a      	ldr	r2, [r7, #16]
 8002b16:	4313      	orrs	r3, r2
 8002b18:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002b1a:	683b      	ldr	r3, [r7, #0]
 8002b1c:	699b      	ldr	r3, [r3, #24]
 8002b1e:	009b      	lsls	r3, r3, #2
 8002b20:	693a      	ldr	r2, [r7, #16]
 8002b22:	4313      	orrs	r3, r2
 8002b24:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	693a      	ldr	r2, [r7, #16]
 8002b2a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	68fa      	ldr	r2, [r7, #12]
 8002b30:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002b32:	683b      	ldr	r3, [r7, #0]
 8002b34:	685a      	ldr	r2, [r3, #4]
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	697a      	ldr	r2, [r7, #20]
 8002b3e:	621a      	str	r2, [r3, #32]
}
 8002b40:	46c0      	nop			; (mov r8, r8)
 8002b42:	46bd      	mov	sp, r7
 8002b44:	b006      	add	sp, #24
 8002b46:	bd80      	pop	{r7, pc}
 8002b48:	ffff8fff 	.word	0xffff8fff
 8002b4c:	fffffcff 	.word	0xfffffcff
 8002b50:	40012c00 	.word	0x40012c00
 8002b54:	40014400 	.word	0x40014400
 8002b58:	40014800 	.word	0x40014800
 8002b5c:	fffffbff 	.word	0xfffffbff
 8002b60:	fffff7ff 	.word	0xfffff7ff

08002b64 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b086      	sub	sp, #24
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]
 8002b6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	6a1b      	ldr	r3, [r3, #32]
 8002b72:	4a33      	ldr	r2, [pc, #204]	; (8002c40 <TIM_OC3_SetConfig+0xdc>)
 8002b74:	401a      	ands	r2, r3
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	6a1b      	ldr	r3, [r3, #32]
 8002b7e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	685b      	ldr	r3, [r3, #4]
 8002b84:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	69db      	ldr	r3, [r3, #28]
 8002b8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	2270      	movs	r2, #112	; 0x70
 8002b90:	4393      	bics	r3, r2
 8002b92:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	2203      	movs	r2, #3
 8002b98:	4393      	bics	r3, r2
 8002b9a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002b9c:	683b      	ldr	r3, [r7, #0]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	68fa      	ldr	r2, [r7, #12]
 8002ba2:	4313      	orrs	r3, r2
 8002ba4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002ba6:	697b      	ldr	r3, [r7, #20]
 8002ba8:	4a26      	ldr	r2, [pc, #152]	; (8002c44 <TIM_OC3_SetConfig+0xe0>)
 8002baa:	4013      	ands	r3, r2
 8002bac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002bae:	683b      	ldr	r3, [r7, #0]
 8002bb0:	689b      	ldr	r3, [r3, #8]
 8002bb2:	021b      	lsls	r3, r3, #8
 8002bb4:	697a      	ldr	r2, [r7, #20]
 8002bb6:	4313      	orrs	r3, r2
 8002bb8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	4a22      	ldr	r2, [pc, #136]	; (8002c48 <TIM_OC3_SetConfig+0xe4>)
 8002bbe:	4293      	cmp	r3, r2
 8002bc0:	d10d      	bne.n	8002bde <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002bc2:	697b      	ldr	r3, [r7, #20]
 8002bc4:	4a21      	ldr	r2, [pc, #132]	; (8002c4c <TIM_OC3_SetConfig+0xe8>)
 8002bc6:	4013      	ands	r3, r2
 8002bc8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002bca:	683b      	ldr	r3, [r7, #0]
 8002bcc:	68db      	ldr	r3, [r3, #12]
 8002bce:	021b      	lsls	r3, r3, #8
 8002bd0:	697a      	ldr	r2, [r7, #20]
 8002bd2:	4313      	orrs	r3, r2
 8002bd4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002bd6:	697b      	ldr	r3, [r7, #20]
 8002bd8:	4a1d      	ldr	r2, [pc, #116]	; (8002c50 <TIM_OC3_SetConfig+0xec>)
 8002bda:	4013      	ands	r3, r2
 8002bdc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	4a19      	ldr	r2, [pc, #100]	; (8002c48 <TIM_OC3_SetConfig+0xe4>)
 8002be2:	4293      	cmp	r3, r2
 8002be4:	d007      	beq.n	8002bf6 <TIM_OC3_SetConfig+0x92>
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	4a1a      	ldr	r2, [pc, #104]	; (8002c54 <TIM_OC3_SetConfig+0xf0>)
 8002bea:	4293      	cmp	r3, r2
 8002bec:	d003      	beq.n	8002bf6 <TIM_OC3_SetConfig+0x92>
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	4a19      	ldr	r2, [pc, #100]	; (8002c58 <TIM_OC3_SetConfig+0xf4>)
 8002bf2:	4293      	cmp	r3, r2
 8002bf4:	d113      	bne.n	8002c1e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002bf6:	693b      	ldr	r3, [r7, #16]
 8002bf8:	4a18      	ldr	r2, [pc, #96]	; (8002c5c <TIM_OC3_SetConfig+0xf8>)
 8002bfa:	4013      	ands	r3, r2
 8002bfc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002bfe:	693b      	ldr	r3, [r7, #16]
 8002c00:	4a17      	ldr	r2, [pc, #92]	; (8002c60 <TIM_OC3_SetConfig+0xfc>)
 8002c02:	4013      	ands	r3, r2
 8002c04:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002c06:	683b      	ldr	r3, [r7, #0]
 8002c08:	695b      	ldr	r3, [r3, #20]
 8002c0a:	011b      	lsls	r3, r3, #4
 8002c0c:	693a      	ldr	r2, [r7, #16]
 8002c0e:	4313      	orrs	r3, r2
 8002c10:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002c12:	683b      	ldr	r3, [r7, #0]
 8002c14:	699b      	ldr	r3, [r3, #24]
 8002c16:	011b      	lsls	r3, r3, #4
 8002c18:	693a      	ldr	r2, [r7, #16]
 8002c1a:	4313      	orrs	r3, r2
 8002c1c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	693a      	ldr	r2, [r7, #16]
 8002c22:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	68fa      	ldr	r2, [r7, #12]
 8002c28:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002c2a:	683b      	ldr	r3, [r7, #0]
 8002c2c:	685a      	ldr	r2, [r3, #4]
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	697a      	ldr	r2, [r7, #20]
 8002c36:	621a      	str	r2, [r3, #32]
}
 8002c38:	46c0      	nop			; (mov r8, r8)
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	b006      	add	sp, #24
 8002c3e:	bd80      	pop	{r7, pc}
 8002c40:	fffffeff 	.word	0xfffffeff
 8002c44:	fffffdff 	.word	0xfffffdff
 8002c48:	40012c00 	.word	0x40012c00
 8002c4c:	fffff7ff 	.word	0xfffff7ff
 8002c50:	fffffbff 	.word	0xfffffbff
 8002c54:	40014400 	.word	0x40014400
 8002c58:	40014800 	.word	0x40014800
 8002c5c:	ffffefff 	.word	0xffffefff
 8002c60:	ffffdfff 	.word	0xffffdfff

08002c64 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	b086      	sub	sp, #24
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	6078      	str	r0, [r7, #4]
 8002c6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	6a1b      	ldr	r3, [r3, #32]
 8002c72:	4a26      	ldr	r2, [pc, #152]	; (8002d0c <TIM_OC4_SetConfig+0xa8>)
 8002c74:	401a      	ands	r2, r3
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	6a1b      	ldr	r3, [r3, #32]
 8002c7e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	685b      	ldr	r3, [r3, #4]
 8002c84:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	69db      	ldr	r3, [r3, #28]
 8002c8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	4a20      	ldr	r2, [pc, #128]	; (8002d10 <TIM_OC4_SetConfig+0xac>)
 8002c90:	4013      	ands	r3, r2
 8002c92:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	4a1f      	ldr	r2, [pc, #124]	; (8002d14 <TIM_OC4_SetConfig+0xb0>)
 8002c98:	4013      	ands	r3, r2
 8002c9a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002c9c:	683b      	ldr	r3, [r7, #0]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	021b      	lsls	r3, r3, #8
 8002ca2:	68fa      	ldr	r2, [r7, #12]
 8002ca4:	4313      	orrs	r3, r2
 8002ca6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002ca8:	693b      	ldr	r3, [r7, #16]
 8002caa:	4a1b      	ldr	r2, [pc, #108]	; (8002d18 <TIM_OC4_SetConfig+0xb4>)
 8002cac:	4013      	ands	r3, r2
 8002cae:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002cb0:	683b      	ldr	r3, [r7, #0]
 8002cb2:	689b      	ldr	r3, [r3, #8]
 8002cb4:	031b      	lsls	r3, r3, #12
 8002cb6:	693a      	ldr	r2, [r7, #16]
 8002cb8:	4313      	orrs	r3, r2
 8002cba:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	4a17      	ldr	r2, [pc, #92]	; (8002d1c <TIM_OC4_SetConfig+0xb8>)
 8002cc0:	4293      	cmp	r3, r2
 8002cc2:	d007      	beq.n	8002cd4 <TIM_OC4_SetConfig+0x70>
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	4a16      	ldr	r2, [pc, #88]	; (8002d20 <TIM_OC4_SetConfig+0xbc>)
 8002cc8:	4293      	cmp	r3, r2
 8002cca:	d003      	beq.n	8002cd4 <TIM_OC4_SetConfig+0x70>
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	4a15      	ldr	r2, [pc, #84]	; (8002d24 <TIM_OC4_SetConfig+0xc0>)
 8002cd0:	4293      	cmp	r3, r2
 8002cd2:	d109      	bne.n	8002ce8 <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002cd4:	697b      	ldr	r3, [r7, #20]
 8002cd6:	4a14      	ldr	r2, [pc, #80]	; (8002d28 <TIM_OC4_SetConfig+0xc4>)
 8002cd8:	4013      	ands	r3, r2
 8002cda:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002cdc:	683b      	ldr	r3, [r7, #0]
 8002cde:	695b      	ldr	r3, [r3, #20]
 8002ce0:	019b      	lsls	r3, r3, #6
 8002ce2:	697a      	ldr	r2, [r7, #20]
 8002ce4:	4313      	orrs	r3, r2
 8002ce6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	697a      	ldr	r2, [r7, #20]
 8002cec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	68fa      	ldr	r2, [r7, #12]
 8002cf2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002cf4:	683b      	ldr	r3, [r7, #0]
 8002cf6:	685a      	ldr	r2, [r3, #4]
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	693a      	ldr	r2, [r7, #16]
 8002d00:	621a      	str	r2, [r3, #32]
}
 8002d02:	46c0      	nop			; (mov r8, r8)
 8002d04:	46bd      	mov	sp, r7
 8002d06:	b006      	add	sp, #24
 8002d08:	bd80      	pop	{r7, pc}
 8002d0a:	46c0      	nop			; (mov r8, r8)
 8002d0c:	ffffefff 	.word	0xffffefff
 8002d10:	ffff8fff 	.word	0xffff8fff
 8002d14:	fffffcff 	.word	0xfffffcff
 8002d18:	ffffdfff 	.word	0xffffdfff
 8002d1c:	40012c00 	.word	0x40012c00
 8002d20:	40014400 	.word	0x40014400
 8002d24:	40014800 	.word	0x40014800
 8002d28:	ffffbfff 	.word	0xffffbfff

08002d2c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002d2c:	b580      	push	{r7, lr}
 8002d2e:	b086      	sub	sp, #24
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	60f8      	str	r0, [r7, #12]
 8002d34:	60b9      	str	r1, [r7, #8]
 8002d36:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	6a1b      	ldr	r3, [r3, #32]
 8002d3c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	6a1b      	ldr	r3, [r3, #32]
 8002d42:	2201      	movs	r2, #1
 8002d44:	4393      	bics	r3, r2
 8002d46:	001a      	movs	r2, r3
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	699b      	ldr	r3, [r3, #24]
 8002d50:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002d52:	693b      	ldr	r3, [r7, #16]
 8002d54:	22f0      	movs	r2, #240	; 0xf0
 8002d56:	4393      	bics	r3, r2
 8002d58:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	011b      	lsls	r3, r3, #4
 8002d5e:	693a      	ldr	r2, [r7, #16]
 8002d60:	4313      	orrs	r3, r2
 8002d62:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002d64:	697b      	ldr	r3, [r7, #20]
 8002d66:	220a      	movs	r2, #10
 8002d68:	4393      	bics	r3, r2
 8002d6a:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002d6c:	697a      	ldr	r2, [r7, #20]
 8002d6e:	68bb      	ldr	r3, [r7, #8]
 8002d70:	4313      	orrs	r3, r2
 8002d72:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	693a      	ldr	r2, [r7, #16]
 8002d78:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	697a      	ldr	r2, [r7, #20]
 8002d7e:	621a      	str	r2, [r3, #32]
}
 8002d80:	46c0      	nop			; (mov r8, r8)
 8002d82:	46bd      	mov	sp, r7
 8002d84:	b006      	add	sp, #24
 8002d86:	bd80      	pop	{r7, pc}

08002d88 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b086      	sub	sp, #24
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	60f8      	str	r0, [r7, #12]
 8002d90:	60b9      	str	r1, [r7, #8]
 8002d92:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	6a1b      	ldr	r3, [r3, #32]
 8002d98:	2210      	movs	r2, #16
 8002d9a:	4393      	bics	r3, r2
 8002d9c:	001a      	movs	r2, r3
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	699b      	ldr	r3, [r3, #24]
 8002da6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	6a1b      	ldr	r3, [r3, #32]
 8002dac:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002dae:	697b      	ldr	r3, [r7, #20]
 8002db0:	4a0d      	ldr	r2, [pc, #52]	; (8002de8 <TIM_TI2_ConfigInputStage+0x60>)
 8002db2:	4013      	ands	r3, r2
 8002db4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	031b      	lsls	r3, r3, #12
 8002dba:	697a      	ldr	r2, [r7, #20]
 8002dbc:	4313      	orrs	r3, r2
 8002dbe:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002dc0:	693b      	ldr	r3, [r7, #16]
 8002dc2:	22a0      	movs	r2, #160	; 0xa0
 8002dc4:	4393      	bics	r3, r2
 8002dc6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002dc8:	68bb      	ldr	r3, [r7, #8]
 8002dca:	011b      	lsls	r3, r3, #4
 8002dcc:	693a      	ldr	r2, [r7, #16]
 8002dce:	4313      	orrs	r3, r2
 8002dd0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	697a      	ldr	r2, [r7, #20]
 8002dd6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	693a      	ldr	r2, [r7, #16]
 8002ddc:	621a      	str	r2, [r3, #32]
}
 8002dde:	46c0      	nop			; (mov r8, r8)
 8002de0:	46bd      	mov	sp, r7
 8002de2:	b006      	add	sp, #24
 8002de4:	bd80      	pop	{r7, pc}
 8002de6:	46c0      	nop			; (mov r8, r8)
 8002de8:	ffff0fff 	.word	0xffff0fff

08002dec <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b084      	sub	sp, #16
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
 8002df4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	689b      	ldr	r3, [r3, #8]
 8002dfa:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	2270      	movs	r2, #112	; 0x70
 8002e00:	4393      	bics	r3, r2
 8002e02:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002e04:	683a      	ldr	r2, [r7, #0]
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	4313      	orrs	r3, r2
 8002e0a:	2207      	movs	r2, #7
 8002e0c:	4313      	orrs	r3, r2
 8002e0e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	68fa      	ldr	r2, [r7, #12]
 8002e14:	609a      	str	r2, [r3, #8]
}
 8002e16:	46c0      	nop			; (mov r8, r8)
 8002e18:	46bd      	mov	sp, r7
 8002e1a:	b004      	add	sp, #16
 8002e1c:	bd80      	pop	{r7, pc}
	...

08002e20 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002e20:	b580      	push	{r7, lr}
 8002e22:	b086      	sub	sp, #24
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	60f8      	str	r0, [r7, #12]
 8002e28:	60b9      	str	r1, [r7, #8]
 8002e2a:	607a      	str	r2, [r7, #4]
 8002e2c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	689b      	ldr	r3, [r3, #8]
 8002e32:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002e34:	697b      	ldr	r3, [r7, #20]
 8002e36:	4a09      	ldr	r2, [pc, #36]	; (8002e5c <TIM_ETR_SetConfig+0x3c>)
 8002e38:	4013      	ands	r3, r2
 8002e3a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002e3c:	683b      	ldr	r3, [r7, #0]
 8002e3e:	021a      	lsls	r2, r3, #8
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	431a      	orrs	r2, r3
 8002e44:	68bb      	ldr	r3, [r7, #8]
 8002e46:	4313      	orrs	r3, r2
 8002e48:	697a      	ldr	r2, [r7, #20]
 8002e4a:	4313      	orrs	r3, r2
 8002e4c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	697a      	ldr	r2, [r7, #20]
 8002e52:	609a      	str	r2, [r3, #8]
}
 8002e54:	46c0      	nop			; (mov r8, r8)
 8002e56:	46bd      	mov	sp, r7
 8002e58:	b006      	add	sp, #24
 8002e5a:	bd80      	pop	{r7, pc}
 8002e5c:	ffff00ff 	.word	0xffff00ff

08002e60 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002e60:	b580      	push	{r7, lr}
 8002e62:	b084      	sub	sp, #16
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
 8002e68:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	223c      	movs	r2, #60	; 0x3c
 8002e6e:	5c9b      	ldrb	r3, [r3, r2]
 8002e70:	2b01      	cmp	r3, #1
 8002e72:	d101      	bne.n	8002e78 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002e74:	2302      	movs	r3, #2
 8002e76:	e042      	b.n	8002efe <HAL_TIMEx_MasterConfigSynchronization+0x9e>
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	223c      	movs	r2, #60	; 0x3c
 8002e7c:	2101      	movs	r1, #1
 8002e7e:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	223d      	movs	r2, #61	; 0x3d
 8002e84:	2102      	movs	r1, #2
 8002e86:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	685b      	ldr	r3, [r3, #4]
 8002e8e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	689b      	ldr	r3, [r3, #8]
 8002e96:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	2270      	movs	r2, #112	; 0x70
 8002e9c:	4393      	bics	r3, r2
 8002e9e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002ea0:	683b      	ldr	r3, [r7, #0]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	68fa      	ldr	r2, [r7, #12]
 8002ea6:	4313      	orrs	r3, r2
 8002ea8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	68fa      	ldr	r2, [r7, #12]
 8002eb0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	4a14      	ldr	r2, [pc, #80]	; (8002f08 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002eb8:	4293      	cmp	r3, r2
 8002eba:	d00a      	beq.n	8002ed2 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681a      	ldr	r2, [r3, #0]
 8002ec0:	2380      	movs	r3, #128	; 0x80
 8002ec2:	05db      	lsls	r3, r3, #23
 8002ec4:	429a      	cmp	r2, r3
 8002ec6:	d004      	beq.n	8002ed2 <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	4a0f      	ldr	r2, [pc, #60]	; (8002f0c <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002ece:	4293      	cmp	r3, r2
 8002ed0:	d10c      	bne.n	8002eec <HAL_TIMEx_MasterConfigSynchronization+0x8c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002ed2:	68bb      	ldr	r3, [r7, #8]
 8002ed4:	2280      	movs	r2, #128	; 0x80
 8002ed6:	4393      	bics	r3, r2
 8002ed8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002eda:	683b      	ldr	r3, [r7, #0]
 8002edc:	685b      	ldr	r3, [r3, #4]
 8002ede:	68ba      	ldr	r2, [r7, #8]
 8002ee0:	4313      	orrs	r3, r2
 8002ee2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	68ba      	ldr	r2, [r7, #8]
 8002eea:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	223d      	movs	r2, #61	; 0x3d
 8002ef0:	2101      	movs	r1, #1
 8002ef2:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	223c      	movs	r2, #60	; 0x3c
 8002ef8:	2100      	movs	r1, #0
 8002efa:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002efc:	2300      	movs	r3, #0
}
 8002efe:	0018      	movs	r0, r3
 8002f00:	46bd      	mov	sp, r7
 8002f02:	b004      	add	sp, #16
 8002f04:	bd80      	pop	{r7, pc}
 8002f06:	46c0      	nop			; (mov r8, r8)
 8002f08:	40012c00 	.word	0x40012c00
 8002f0c:	40000400 	.word	0x40000400

08002f10 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	b084      	sub	sp, #16
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	6078      	str	r0, [r7, #4]
 8002f18:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	223c      	movs	r2, #60	; 0x3c
 8002f22:	5c9b      	ldrb	r3, [r3, r2]
 8002f24:	2b01      	cmp	r3, #1
 8002f26:	d101      	bne.n	8002f2c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8002f28:	2302      	movs	r3, #2
 8002f2a:	e03e      	b.n	8002faa <HAL_TIMEx_ConfigBreakDeadTime+0x9a>
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	223c      	movs	r2, #60	; 0x3c
 8002f30:	2101      	movs	r1, #1
 8002f32:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	22ff      	movs	r2, #255	; 0xff
 8002f38:	4393      	bics	r3, r2
 8002f3a:	001a      	movs	r2, r3
 8002f3c:	683b      	ldr	r3, [r7, #0]
 8002f3e:	68db      	ldr	r3, [r3, #12]
 8002f40:	4313      	orrs	r3, r2
 8002f42:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	4a1b      	ldr	r2, [pc, #108]	; (8002fb4 <HAL_TIMEx_ConfigBreakDeadTime+0xa4>)
 8002f48:	401a      	ands	r2, r3
 8002f4a:	683b      	ldr	r3, [r7, #0]
 8002f4c:	689b      	ldr	r3, [r3, #8]
 8002f4e:	4313      	orrs	r3, r2
 8002f50:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	4a18      	ldr	r2, [pc, #96]	; (8002fb8 <HAL_TIMEx_ConfigBreakDeadTime+0xa8>)
 8002f56:	401a      	ands	r2, r3
 8002f58:	683b      	ldr	r3, [r7, #0]
 8002f5a:	685b      	ldr	r3, [r3, #4]
 8002f5c:	4313      	orrs	r3, r2
 8002f5e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	4a16      	ldr	r2, [pc, #88]	; (8002fbc <HAL_TIMEx_ConfigBreakDeadTime+0xac>)
 8002f64:	401a      	ands	r2, r3
 8002f66:	683b      	ldr	r3, [r7, #0]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	4313      	orrs	r3, r2
 8002f6c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	4a13      	ldr	r2, [pc, #76]	; (8002fc0 <HAL_TIMEx_ConfigBreakDeadTime+0xb0>)
 8002f72:	401a      	ands	r2, r3
 8002f74:	683b      	ldr	r3, [r7, #0]
 8002f76:	691b      	ldr	r3, [r3, #16]
 8002f78:	4313      	orrs	r3, r2
 8002f7a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	4a11      	ldr	r2, [pc, #68]	; (8002fc4 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>)
 8002f80:	401a      	ands	r2, r3
 8002f82:	683b      	ldr	r3, [r7, #0]
 8002f84:	695b      	ldr	r3, [r3, #20]
 8002f86:	4313      	orrs	r3, r2
 8002f88:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	4a0e      	ldr	r2, [pc, #56]	; (8002fc8 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>)
 8002f8e:	401a      	ands	r2, r3
 8002f90:	683b      	ldr	r3, [r7, #0]
 8002f92:	69db      	ldr	r3, [r3, #28]
 8002f94:	4313      	orrs	r3, r2
 8002f96:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	68fa      	ldr	r2, [r7, #12]
 8002f9e:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	223c      	movs	r2, #60	; 0x3c
 8002fa4:	2100      	movs	r1, #0
 8002fa6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002fa8:	2300      	movs	r3, #0
}
 8002faa:	0018      	movs	r0, r3
 8002fac:	46bd      	mov	sp, r7
 8002fae:	b004      	add	sp, #16
 8002fb0:	bd80      	pop	{r7, pc}
 8002fb2:	46c0      	nop			; (mov r8, r8)
 8002fb4:	fffffcff 	.word	0xfffffcff
 8002fb8:	fffffbff 	.word	0xfffffbff
 8002fbc:	fffff7ff 	.word	0xfffff7ff
 8002fc0:	ffffefff 	.word	0xffffefff
 8002fc4:	ffffdfff 	.word	0xffffdfff
 8002fc8:	ffffbfff 	.word	0xffffbfff

08002fcc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	b082      	sub	sp, #8
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002fd4:	46c0      	nop			; (mov r8, r8)
 8002fd6:	46bd      	mov	sp, r7
 8002fd8:	b002      	add	sp, #8
 8002fda:	bd80      	pop	{r7, pc}

08002fdc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	b082      	sub	sp, #8
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002fe4:	46c0      	nop			; (mov r8, r8)
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	b002      	add	sp, #8
 8002fea:	bd80      	pop	{r7, pc}

08002fec <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002fec:	b580      	push	{r7, lr}
 8002fee:	b082      	sub	sp, #8
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d101      	bne.n	8002ffe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002ffa:	2301      	movs	r3, #1
 8002ffc:	e044      	b.n	8003088 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003002:	2b00      	cmp	r3, #0
 8003004:	d107      	bne.n	8003016 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	2274      	movs	r2, #116	; 0x74
 800300a:	2100      	movs	r1, #0
 800300c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	0018      	movs	r0, r3
 8003012:	f7fd fd17 	bl	8000a44 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	2224      	movs	r2, #36	; 0x24
 800301a:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	681a      	ldr	r2, [r3, #0]
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	2101      	movs	r1, #1
 8003028:	438a      	bics	r2, r1
 800302a:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	0018      	movs	r0, r3
 8003030:	f000 f830 	bl	8003094 <UART_SetConfig>
 8003034:	0003      	movs	r3, r0
 8003036:	2b01      	cmp	r3, #1
 8003038:	d101      	bne.n	800303e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800303a:	2301      	movs	r3, #1
 800303c:	e024      	b.n	8003088 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003042:	2b00      	cmp	r3, #0
 8003044:	d003      	beq.n	800304e <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	0018      	movs	r0, r3
 800304a:	f000 f949 	bl	80032e0 <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	685a      	ldr	r2, [r3, #4]
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	490d      	ldr	r1, [pc, #52]	; (8003090 <HAL_UART_Init+0xa4>)
 800305a:	400a      	ands	r2, r1
 800305c:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	689a      	ldr	r2, [r3, #8]
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	212a      	movs	r1, #42	; 0x2a
 800306a:	438a      	bics	r2, r1
 800306c:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	681a      	ldr	r2, [r3, #0]
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	2101      	movs	r1, #1
 800307a:	430a      	orrs	r2, r1
 800307c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	0018      	movs	r0, r3
 8003082:	f000 f9e1 	bl	8003448 <UART_CheckIdleState>
 8003086:	0003      	movs	r3, r0
}
 8003088:	0018      	movs	r0, r3
 800308a:	46bd      	mov	sp, r7
 800308c:	b002      	add	sp, #8
 800308e:	bd80      	pop	{r7, pc}
 8003090:	ffffb7ff 	.word	0xffffb7ff

08003094 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003094:	b580      	push	{r7, lr}
 8003096:	b088      	sub	sp, #32
 8003098:	af00      	add	r7, sp, #0
 800309a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800309c:	231e      	movs	r3, #30
 800309e:	18fb      	adds	r3, r7, r3
 80030a0:	2200      	movs	r2, #0
 80030a2:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	689a      	ldr	r2, [r3, #8]
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	691b      	ldr	r3, [r3, #16]
 80030ac:	431a      	orrs	r2, r3
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	695b      	ldr	r3, [r3, #20]
 80030b2:	431a      	orrs	r2, r3
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	69db      	ldr	r3, [r3, #28]
 80030b8:	4313      	orrs	r3, r2
 80030ba:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	4a81      	ldr	r2, [pc, #516]	; (80032c8 <UART_SetConfig+0x234>)
 80030c4:	4013      	ands	r3, r2
 80030c6:	0019      	movs	r1, r3
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	697a      	ldr	r2, [r7, #20]
 80030ce:	430a      	orrs	r2, r1
 80030d0:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	685b      	ldr	r3, [r3, #4]
 80030d8:	4a7c      	ldr	r2, [pc, #496]	; (80032cc <UART_SetConfig+0x238>)
 80030da:	4013      	ands	r3, r2
 80030dc:	0019      	movs	r1, r3
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	68da      	ldr	r2, [r3, #12]
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	430a      	orrs	r2, r1
 80030e8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	699b      	ldr	r3, [r3, #24]
 80030ee:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	6a1b      	ldr	r3, [r3, #32]
 80030f4:	697a      	ldr	r2, [r7, #20]
 80030f6:	4313      	orrs	r3, r2
 80030f8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	689b      	ldr	r3, [r3, #8]
 8003100:	4a73      	ldr	r2, [pc, #460]	; (80032d0 <UART_SetConfig+0x23c>)
 8003102:	4013      	ands	r3, r2
 8003104:	0019      	movs	r1, r3
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	697a      	ldr	r2, [r7, #20]
 800310c:	430a      	orrs	r2, r1
 800310e:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003110:	4b70      	ldr	r3, [pc, #448]	; (80032d4 <UART_SetConfig+0x240>)
 8003112:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003114:	2203      	movs	r2, #3
 8003116:	4013      	ands	r3, r2
 8003118:	2b01      	cmp	r3, #1
 800311a:	d00f      	beq.n	800313c <UART_SetConfig+0xa8>
 800311c:	d304      	bcc.n	8003128 <UART_SetConfig+0x94>
 800311e:	2b02      	cmp	r3, #2
 8003120:	d011      	beq.n	8003146 <UART_SetConfig+0xb2>
 8003122:	2b03      	cmp	r3, #3
 8003124:	d005      	beq.n	8003132 <UART_SetConfig+0x9e>
 8003126:	e013      	b.n	8003150 <UART_SetConfig+0xbc>
 8003128:	231f      	movs	r3, #31
 800312a:	18fb      	adds	r3, r7, r3
 800312c:	2200      	movs	r2, #0
 800312e:	701a      	strb	r2, [r3, #0]
 8003130:	e012      	b.n	8003158 <UART_SetConfig+0xc4>
 8003132:	231f      	movs	r3, #31
 8003134:	18fb      	adds	r3, r7, r3
 8003136:	2202      	movs	r2, #2
 8003138:	701a      	strb	r2, [r3, #0]
 800313a:	e00d      	b.n	8003158 <UART_SetConfig+0xc4>
 800313c:	231f      	movs	r3, #31
 800313e:	18fb      	adds	r3, r7, r3
 8003140:	2204      	movs	r2, #4
 8003142:	701a      	strb	r2, [r3, #0]
 8003144:	e008      	b.n	8003158 <UART_SetConfig+0xc4>
 8003146:	231f      	movs	r3, #31
 8003148:	18fb      	adds	r3, r7, r3
 800314a:	2208      	movs	r2, #8
 800314c:	701a      	strb	r2, [r3, #0]
 800314e:	e003      	b.n	8003158 <UART_SetConfig+0xc4>
 8003150:	231f      	movs	r3, #31
 8003152:	18fb      	adds	r3, r7, r3
 8003154:	2210      	movs	r2, #16
 8003156:	701a      	strb	r2, [r3, #0]
 8003158:	46c0      	nop			; (mov r8, r8)

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	69da      	ldr	r2, [r3, #28]
 800315e:	2380      	movs	r3, #128	; 0x80
 8003160:	021b      	lsls	r3, r3, #8
 8003162:	429a      	cmp	r2, r3
 8003164:	d15c      	bne.n	8003220 <UART_SetConfig+0x18c>
  {
    switch (clocksource)
 8003166:	231f      	movs	r3, #31
 8003168:	18fb      	adds	r3, r7, r3
 800316a:	781b      	ldrb	r3, [r3, #0]
 800316c:	2b02      	cmp	r3, #2
 800316e:	d00d      	beq.n	800318c <UART_SetConfig+0xf8>
 8003170:	dc02      	bgt.n	8003178 <UART_SetConfig+0xe4>
 8003172:	2b00      	cmp	r3, #0
 8003174:	d005      	beq.n	8003182 <UART_SetConfig+0xee>
 8003176:	e015      	b.n	80031a4 <UART_SetConfig+0x110>
 8003178:	2b04      	cmp	r3, #4
 800317a:	d00a      	beq.n	8003192 <UART_SetConfig+0xfe>
 800317c:	2b08      	cmp	r3, #8
 800317e:	d00d      	beq.n	800319c <UART_SetConfig+0x108>
 8003180:	e010      	b.n	80031a4 <UART_SetConfig+0x110>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003182:	f7fe fea7 	bl	8001ed4 <HAL_RCC_GetPCLK1Freq>
 8003186:	0003      	movs	r3, r0
 8003188:	61bb      	str	r3, [r7, #24]
        break;
 800318a:	e012      	b.n	80031b2 <UART_SetConfig+0x11e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800318c:	4b52      	ldr	r3, [pc, #328]	; (80032d8 <UART_SetConfig+0x244>)
 800318e:	61bb      	str	r3, [r7, #24]
        break;
 8003190:	e00f      	b.n	80031b2 <UART_SetConfig+0x11e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003192:	f7fe fe31 	bl	8001df8 <HAL_RCC_GetSysClockFreq>
 8003196:	0003      	movs	r3, r0
 8003198:	61bb      	str	r3, [r7, #24]
        break;
 800319a:	e00a      	b.n	80031b2 <UART_SetConfig+0x11e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800319c:	2380      	movs	r3, #128	; 0x80
 800319e:	021b      	lsls	r3, r3, #8
 80031a0:	61bb      	str	r3, [r7, #24]
        break;
 80031a2:	e006      	b.n	80031b2 <UART_SetConfig+0x11e>
      default:
        pclk = 0U;
 80031a4:	2300      	movs	r3, #0
 80031a6:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80031a8:	231e      	movs	r3, #30
 80031aa:	18fb      	adds	r3, r7, r3
 80031ac:	2201      	movs	r2, #1
 80031ae:	701a      	strb	r2, [r3, #0]
        break;
 80031b0:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80031b2:	69bb      	ldr	r3, [r7, #24]
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d100      	bne.n	80031ba <UART_SetConfig+0x126>
 80031b8:	e079      	b.n	80032ae <UART_SetConfig+0x21a>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80031ba:	69bb      	ldr	r3, [r7, #24]
 80031bc:	005a      	lsls	r2, r3, #1
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	685b      	ldr	r3, [r3, #4]
 80031c2:	085b      	lsrs	r3, r3, #1
 80031c4:	18d2      	adds	r2, r2, r3
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	685b      	ldr	r3, [r3, #4]
 80031ca:	0019      	movs	r1, r3
 80031cc:	0010      	movs	r0, r2
 80031ce:	f7fc ff9b 	bl	8000108 <__udivsi3>
 80031d2:	0003      	movs	r3, r0
 80031d4:	b29b      	uxth	r3, r3
 80031d6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80031d8:	693b      	ldr	r3, [r7, #16]
 80031da:	2b0f      	cmp	r3, #15
 80031dc:	d91b      	bls.n	8003216 <UART_SetConfig+0x182>
 80031de:	693b      	ldr	r3, [r7, #16]
 80031e0:	4a3e      	ldr	r2, [pc, #248]	; (80032dc <UART_SetConfig+0x248>)
 80031e2:	4293      	cmp	r3, r2
 80031e4:	d817      	bhi.n	8003216 <UART_SetConfig+0x182>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80031e6:	693b      	ldr	r3, [r7, #16]
 80031e8:	b29a      	uxth	r2, r3
 80031ea:	200e      	movs	r0, #14
 80031ec:	183b      	adds	r3, r7, r0
 80031ee:	210f      	movs	r1, #15
 80031f0:	438a      	bics	r2, r1
 80031f2:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80031f4:	693b      	ldr	r3, [r7, #16]
 80031f6:	085b      	lsrs	r3, r3, #1
 80031f8:	b29b      	uxth	r3, r3
 80031fa:	2207      	movs	r2, #7
 80031fc:	4013      	ands	r3, r2
 80031fe:	b299      	uxth	r1, r3
 8003200:	183b      	adds	r3, r7, r0
 8003202:	183a      	adds	r2, r7, r0
 8003204:	8812      	ldrh	r2, [r2, #0]
 8003206:	430a      	orrs	r2, r1
 8003208:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	183a      	adds	r2, r7, r0
 8003210:	8812      	ldrh	r2, [r2, #0]
 8003212:	60da      	str	r2, [r3, #12]
 8003214:	e04b      	b.n	80032ae <UART_SetConfig+0x21a>
      }
      else
      {
        ret = HAL_ERROR;
 8003216:	231e      	movs	r3, #30
 8003218:	18fb      	adds	r3, r7, r3
 800321a:	2201      	movs	r2, #1
 800321c:	701a      	strb	r2, [r3, #0]
 800321e:	e046      	b.n	80032ae <UART_SetConfig+0x21a>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003220:	231f      	movs	r3, #31
 8003222:	18fb      	adds	r3, r7, r3
 8003224:	781b      	ldrb	r3, [r3, #0]
 8003226:	2b02      	cmp	r3, #2
 8003228:	d00d      	beq.n	8003246 <UART_SetConfig+0x1b2>
 800322a:	dc02      	bgt.n	8003232 <UART_SetConfig+0x19e>
 800322c:	2b00      	cmp	r3, #0
 800322e:	d005      	beq.n	800323c <UART_SetConfig+0x1a8>
 8003230:	e015      	b.n	800325e <UART_SetConfig+0x1ca>
 8003232:	2b04      	cmp	r3, #4
 8003234:	d00a      	beq.n	800324c <UART_SetConfig+0x1b8>
 8003236:	2b08      	cmp	r3, #8
 8003238:	d00d      	beq.n	8003256 <UART_SetConfig+0x1c2>
 800323a:	e010      	b.n	800325e <UART_SetConfig+0x1ca>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800323c:	f7fe fe4a 	bl	8001ed4 <HAL_RCC_GetPCLK1Freq>
 8003240:	0003      	movs	r3, r0
 8003242:	61bb      	str	r3, [r7, #24]
        break;
 8003244:	e012      	b.n	800326c <UART_SetConfig+0x1d8>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003246:	4b24      	ldr	r3, [pc, #144]	; (80032d8 <UART_SetConfig+0x244>)
 8003248:	61bb      	str	r3, [r7, #24]
        break;
 800324a:	e00f      	b.n	800326c <UART_SetConfig+0x1d8>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800324c:	f7fe fdd4 	bl	8001df8 <HAL_RCC_GetSysClockFreq>
 8003250:	0003      	movs	r3, r0
 8003252:	61bb      	str	r3, [r7, #24]
        break;
 8003254:	e00a      	b.n	800326c <UART_SetConfig+0x1d8>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003256:	2380      	movs	r3, #128	; 0x80
 8003258:	021b      	lsls	r3, r3, #8
 800325a:	61bb      	str	r3, [r7, #24]
        break;
 800325c:	e006      	b.n	800326c <UART_SetConfig+0x1d8>
      default:
        pclk = 0U;
 800325e:	2300      	movs	r3, #0
 8003260:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003262:	231e      	movs	r3, #30
 8003264:	18fb      	adds	r3, r7, r3
 8003266:	2201      	movs	r2, #1
 8003268:	701a      	strb	r2, [r3, #0]
        break;
 800326a:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 800326c:	69bb      	ldr	r3, [r7, #24]
 800326e:	2b00      	cmp	r3, #0
 8003270:	d01d      	beq.n	80032ae <UART_SetConfig+0x21a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	685b      	ldr	r3, [r3, #4]
 8003276:	085a      	lsrs	r2, r3, #1
 8003278:	69bb      	ldr	r3, [r7, #24]
 800327a:	18d2      	adds	r2, r2, r3
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	685b      	ldr	r3, [r3, #4]
 8003280:	0019      	movs	r1, r3
 8003282:	0010      	movs	r0, r2
 8003284:	f7fc ff40 	bl	8000108 <__udivsi3>
 8003288:	0003      	movs	r3, r0
 800328a:	b29b      	uxth	r3, r3
 800328c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800328e:	693b      	ldr	r3, [r7, #16]
 8003290:	2b0f      	cmp	r3, #15
 8003292:	d908      	bls.n	80032a6 <UART_SetConfig+0x212>
 8003294:	693b      	ldr	r3, [r7, #16]
 8003296:	4a11      	ldr	r2, [pc, #68]	; (80032dc <UART_SetConfig+0x248>)
 8003298:	4293      	cmp	r3, r2
 800329a:	d804      	bhi.n	80032a6 <UART_SetConfig+0x212>
      {
        huart->Instance->BRR = usartdiv;
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	693a      	ldr	r2, [r7, #16]
 80032a2:	60da      	str	r2, [r3, #12]
 80032a4:	e003      	b.n	80032ae <UART_SetConfig+0x21a>
      }
      else
      {
        ret = HAL_ERROR;
 80032a6:	231e      	movs	r3, #30
 80032a8:	18fb      	adds	r3, r7, r3
 80032aa:	2201      	movs	r2, #1
 80032ac:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	2200      	movs	r2, #0
 80032b2:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	2200      	movs	r2, #0
 80032b8:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80032ba:	231e      	movs	r3, #30
 80032bc:	18fb      	adds	r3, r7, r3
 80032be:	781b      	ldrb	r3, [r3, #0]
}
 80032c0:	0018      	movs	r0, r3
 80032c2:	46bd      	mov	sp, r7
 80032c4:	b008      	add	sp, #32
 80032c6:	bd80      	pop	{r7, pc}
 80032c8:	ffff69f3 	.word	0xffff69f3
 80032cc:	ffffcfff 	.word	0xffffcfff
 80032d0:	fffff4ff 	.word	0xfffff4ff
 80032d4:	40021000 	.word	0x40021000
 80032d8:	007a1200 	.word	0x007a1200
 80032dc:	0000ffff 	.word	0x0000ffff

080032e0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80032e0:	b580      	push	{r7, lr}
 80032e2:	b082      	sub	sp, #8
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032ec:	2201      	movs	r2, #1
 80032ee:	4013      	ands	r3, r2
 80032f0:	d00b      	beq.n	800330a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	685b      	ldr	r3, [r3, #4]
 80032f8:	4a4a      	ldr	r2, [pc, #296]	; (8003424 <UART_AdvFeatureConfig+0x144>)
 80032fa:	4013      	ands	r3, r2
 80032fc:	0019      	movs	r1, r3
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	430a      	orrs	r2, r1
 8003308:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800330e:	2202      	movs	r2, #2
 8003310:	4013      	ands	r3, r2
 8003312:	d00b      	beq.n	800332c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	685b      	ldr	r3, [r3, #4]
 800331a:	4a43      	ldr	r2, [pc, #268]	; (8003428 <UART_AdvFeatureConfig+0x148>)
 800331c:	4013      	ands	r3, r2
 800331e:	0019      	movs	r1, r3
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	430a      	orrs	r2, r1
 800332a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003330:	2204      	movs	r2, #4
 8003332:	4013      	ands	r3, r2
 8003334:	d00b      	beq.n	800334e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	685b      	ldr	r3, [r3, #4]
 800333c:	4a3b      	ldr	r2, [pc, #236]	; (800342c <UART_AdvFeatureConfig+0x14c>)
 800333e:	4013      	ands	r3, r2
 8003340:	0019      	movs	r1, r3
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	430a      	orrs	r2, r1
 800334c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003352:	2208      	movs	r2, #8
 8003354:	4013      	ands	r3, r2
 8003356:	d00b      	beq.n	8003370 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	685b      	ldr	r3, [r3, #4]
 800335e:	4a34      	ldr	r2, [pc, #208]	; (8003430 <UART_AdvFeatureConfig+0x150>)
 8003360:	4013      	ands	r3, r2
 8003362:	0019      	movs	r1, r3
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	430a      	orrs	r2, r1
 800336e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003374:	2210      	movs	r2, #16
 8003376:	4013      	ands	r3, r2
 8003378:	d00b      	beq.n	8003392 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	689b      	ldr	r3, [r3, #8]
 8003380:	4a2c      	ldr	r2, [pc, #176]	; (8003434 <UART_AdvFeatureConfig+0x154>)
 8003382:	4013      	ands	r3, r2
 8003384:	0019      	movs	r1, r3
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	430a      	orrs	r2, r1
 8003390:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003396:	2220      	movs	r2, #32
 8003398:	4013      	ands	r3, r2
 800339a:	d00b      	beq.n	80033b4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	689b      	ldr	r3, [r3, #8]
 80033a2:	4a25      	ldr	r2, [pc, #148]	; (8003438 <UART_AdvFeatureConfig+0x158>)
 80033a4:	4013      	ands	r3, r2
 80033a6:	0019      	movs	r1, r3
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	430a      	orrs	r2, r1
 80033b2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033b8:	2240      	movs	r2, #64	; 0x40
 80033ba:	4013      	ands	r3, r2
 80033bc:	d01d      	beq.n	80033fa <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	685b      	ldr	r3, [r3, #4]
 80033c4:	4a1d      	ldr	r2, [pc, #116]	; (800343c <UART_AdvFeatureConfig+0x15c>)
 80033c6:	4013      	ands	r3, r2
 80033c8:	0019      	movs	r1, r3
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	430a      	orrs	r2, r1
 80033d4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80033da:	2380      	movs	r3, #128	; 0x80
 80033dc:	035b      	lsls	r3, r3, #13
 80033de:	429a      	cmp	r2, r3
 80033e0:	d10b      	bne.n	80033fa <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	685b      	ldr	r3, [r3, #4]
 80033e8:	4a15      	ldr	r2, [pc, #84]	; (8003440 <UART_AdvFeatureConfig+0x160>)
 80033ea:	4013      	ands	r3, r2
 80033ec:	0019      	movs	r1, r3
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	430a      	orrs	r2, r1
 80033f8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033fe:	2280      	movs	r2, #128	; 0x80
 8003400:	4013      	ands	r3, r2
 8003402:	d00b      	beq.n	800341c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	685b      	ldr	r3, [r3, #4]
 800340a:	4a0e      	ldr	r2, [pc, #56]	; (8003444 <UART_AdvFeatureConfig+0x164>)
 800340c:	4013      	ands	r3, r2
 800340e:	0019      	movs	r1, r3
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	430a      	orrs	r2, r1
 800341a:	605a      	str	r2, [r3, #4]
  }
}
 800341c:	46c0      	nop			; (mov r8, r8)
 800341e:	46bd      	mov	sp, r7
 8003420:	b002      	add	sp, #8
 8003422:	bd80      	pop	{r7, pc}
 8003424:	fffdffff 	.word	0xfffdffff
 8003428:	fffeffff 	.word	0xfffeffff
 800342c:	fffbffff 	.word	0xfffbffff
 8003430:	ffff7fff 	.word	0xffff7fff
 8003434:	ffffefff 	.word	0xffffefff
 8003438:	ffffdfff 	.word	0xffffdfff
 800343c:	ffefffff 	.word	0xffefffff
 8003440:	ff9fffff 	.word	0xff9fffff
 8003444:	fff7ffff 	.word	0xfff7ffff

08003448 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003448:	b580      	push	{r7, lr}
 800344a:	b086      	sub	sp, #24
 800344c:	af02      	add	r7, sp, #8
 800344e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	2280      	movs	r2, #128	; 0x80
 8003454:	2100      	movs	r1, #0
 8003456:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003458:	f7fd fc02 	bl	8000c60 <HAL_GetTick>
 800345c:	0003      	movs	r3, r0
 800345e:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	2208      	movs	r2, #8
 8003468:	4013      	ands	r3, r2
 800346a:	2b08      	cmp	r3, #8
 800346c:	d10d      	bne.n	800348a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800346e:	68fa      	ldr	r2, [r7, #12]
 8003470:	2380      	movs	r3, #128	; 0x80
 8003472:	0399      	lsls	r1, r3, #14
 8003474:	6878      	ldr	r0, [r7, #4]
 8003476:	4b18      	ldr	r3, [pc, #96]	; (80034d8 <UART_CheckIdleState+0x90>)
 8003478:	9300      	str	r3, [sp, #0]
 800347a:	0013      	movs	r3, r2
 800347c:	2200      	movs	r2, #0
 800347e:	f000 f82d 	bl	80034dc <UART_WaitOnFlagUntilTimeout>
 8003482:	1e03      	subs	r3, r0, #0
 8003484:	d001      	beq.n	800348a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003486:	2303      	movs	r3, #3
 8003488:	e022      	b.n	80034d0 <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	2204      	movs	r2, #4
 8003492:	4013      	ands	r3, r2
 8003494:	2b04      	cmp	r3, #4
 8003496:	d10d      	bne.n	80034b4 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003498:	68fa      	ldr	r2, [r7, #12]
 800349a:	2380      	movs	r3, #128	; 0x80
 800349c:	03d9      	lsls	r1, r3, #15
 800349e:	6878      	ldr	r0, [r7, #4]
 80034a0:	4b0d      	ldr	r3, [pc, #52]	; (80034d8 <UART_CheckIdleState+0x90>)
 80034a2:	9300      	str	r3, [sp, #0]
 80034a4:	0013      	movs	r3, r2
 80034a6:	2200      	movs	r2, #0
 80034a8:	f000 f818 	bl	80034dc <UART_WaitOnFlagUntilTimeout>
 80034ac:	1e03      	subs	r3, r0, #0
 80034ae:	d001      	beq.n	80034b4 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80034b0:	2303      	movs	r3, #3
 80034b2:	e00d      	b.n	80034d0 <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	2220      	movs	r2, #32
 80034b8:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	2220      	movs	r2, #32
 80034be:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	2200      	movs	r2, #0
 80034c4:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	2274      	movs	r2, #116	; 0x74
 80034ca:	2100      	movs	r1, #0
 80034cc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80034ce:	2300      	movs	r3, #0
}
 80034d0:	0018      	movs	r0, r3
 80034d2:	46bd      	mov	sp, r7
 80034d4:	b004      	add	sp, #16
 80034d6:	bd80      	pop	{r7, pc}
 80034d8:	01ffffff 	.word	0x01ffffff

080034dc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80034dc:	b580      	push	{r7, lr}
 80034de:	b084      	sub	sp, #16
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	60f8      	str	r0, [r7, #12]
 80034e4:	60b9      	str	r1, [r7, #8]
 80034e6:	603b      	str	r3, [r7, #0]
 80034e8:	1dfb      	adds	r3, r7, #7
 80034ea:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80034ec:	e05e      	b.n	80035ac <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80034ee:	69bb      	ldr	r3, [r7, #24]
 80034f0:	3301      	adds	r3, #1
 80034f2:	d05b      	beq.n	80035ac <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80034f4:	f7fd fbb4 	bl	8000c60 <HAL_GetTick>
 80034f8:	0002      	movs	r2, r0
 80034fa:	683b      	ldr	r3, [r7, #0]
 80034fc:	1ad3      	subs	r3, r2, r3
 80034fe:	69ba      	ldr	r2, [r7, #24]
 8003500:	429a      	cmp	r2, r3
 8003502:	d302      	bcc.n	800350a <UART_WaitOnFlagUntilTimeout+0x2e>
 8003504:	69bb      	ldr	r3, [r7, #24]
 8003506:	2b00      	cmp	r3, #0
 8003508:	d11b      	bne.n	8003542 <UART_WaitOnFlagUntilTimeout+0x66>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	681a      	ldr	r2, [r3, #0]
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	492f      	ldr	r1, [pc, #188]	; (80035d4 <UART_WaitOnFlagUntilTimeout+0xf8>)
 8003516:	400a      	ands	r2, r1
 8003518:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	689a      	ldr	r2, [r3, #8]
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	2101      	movs	r1, #1
 8003526:	438a      	bics	r2, r1
 8003528:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	2220      	movs	r2, #32
 800352e:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	2220      	movs	r2, #32
 8003534:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	2274      	movs	r2, #116	; 0x74
 800353a:	2100      	movs	r1, #0
 800353c:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800353e:	2303      	movs	r3, #3
 8003540:	e044      	b.n	80035cc <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	2204      	movs	r2, #4
 800354a:	4013      	ands	r3, r2
 800354c:	d02e      	beq.n	80035ac <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	69da      	ldr	r2, [r3, #28]
 8003554:	2380      	movs	r3, #128	; 0x80
 8003556:	011b      	lsls	r3, r3, #4
 8003558:	401a      	ands	r2, r3
 800355a:	2380      	movs	r3, #128	; 0x80
 800355c:	011b      	lsls	r3, r3, #4
 800355e:	429a      	cmp	r2, r3
 8003560:	d124      	bne.n	80035ac <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	2280      	movs	r2, #128	; 0x80
 8003568:	0112      	lsls	r2, r2, #4
 800356a:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	681a      	ldr	r2, [r3, #0]
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	4917      	ldr	r1, [pc, #92]	; (80035d4 <UART_WaitOnFlagUntilTimeout+0xf8>)
 8003578:	400a      	ands	r2, r1
 800357a:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	689a      	ldr	r2, [r3, #8]
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	2101      	movs	r1, #1
 8003588:	438a      	bics	r2, r1
 800358a:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	2220      	movs	r2, #32
 8003590:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	2220      	movs	r2, #32
 8003596:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	2280      	movs	r2, #128	; 0x80
 800359c:	2120      	movs	r1, #32
 800359e:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	2274      	movs	r2, #116	; 0x74
 80035a4:	2100      	movs	r1, #0
 80035a6:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80035a8:	2303      	movs	r3, #3
 80035aa:	e00f      	b.n	80035cc <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	69db      	ldr	r3, [r3, #28]
 80035b2:	68ba      	ldr	r2, [r7, #8]
 80035b4:	4013      	ands	r3, r2
 80035b6:	68ba      	ldr	r2, [r7, #8]
 80035b8:	1ad3      	subs	r3, r2, r3
 80035ba:	425a      	negs	r2, r3
 80035bc:	4153      	adcs	r3, r2
 80035be:	b2db      	uxtb	r3, r3
 80035c0:	001a      	movs	r2, r3
 80035c2:	1dfb      	adds	r3, r7, #7
 80035c4:	781b      	ldrb	r3, [r3, #0]
 80035c6:	429a      	cmp	r2, r3
 80035c8:	d091      	beq.n	80034ee <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80035ca:	2300      	movs	r3, #0
}
 80035cc:	0018      	movs	r0, r3
 80035ce:	46bd      	mov	sp, r7
 80035d0:	b004      	add	sp, #16
 80035d2:	bd80      	pop	{r7, pc}
 80035d4:	fffffe5f 	.word	0xfffffe5f

080035d8 <__libc_init_array>:
 80035d8:	b570      	push	{r4, r5, r6, lr}
 80035da:	2600      	movs	r6, #0
 80035dc:	4d0c      	ldr	r5, [pc, #48]	; (8003610 <__libc_init_array+0x38>)
 80035de:	4c0d      	ldr	r4, [pc, #52]	; (8003614 <__libc_init_array+0x3c>)
 80035e0:	1b64      	subs	r4, r4, r5
 80035e2:	10a4      	asrs	r4, r4, #2
 80035e4:	42a6      	cmp	r6, r4
 80035e6:	d109      	bne.n	80035fc <__libc_init_array+0x24>
 80035e8:	2600      	movs	r6, #0
 80035ea:	f000 f821 	bl	8003630 <_init>
 80035ee:	4d0a      	ldr	r5, [pc, #40]	; (8003618 <__libc_init_array+0x40>)
 80035f0:	4c0a      	ldr	r4, [pc, #40]	; (800361c <__libc_init_array+0x44>)
 80035f2:	1b64      	subs	r4, r4, r5
 80035f4:	10a4      	asrs	r4, r4, #2
 80035f6:	42a6      	cmp	r6, r4
 80035f8:	d105      	bne.n	8003606 <__libc_init_array+0x2e>
 80035fa:	bd70      	pop	{r4, r5, r6, pc}
 80035fc:	00b3      	lsls	r3, r6, #2
 80035fe:	58eb      	ldr	r3, [r5, r3]
 8003600:	4798      	blx	r3
 8003602:	3601      	adds	r6, #1
 8003604:	e7ee      	b.n	80035e4 <__libc_init_array+0xc>
 8003606:	00b3      	lsls	r3, r6, #2
 8003608:	58eb      	ldr	r3, [r5, r3]
 800360a:	4798      	blx	r3
 800360c:	3601      	adds	r6, #1
 800360e:	e7f2      	b.n	80035f6 <__libc_init_array+0x1e>
 8003610:	08003680 	.word	0x08003680
 8003614:	08003680 	.word	0x08003680
 8003618:	08003680 	.word	0x08003680
 800361c:	08003684 	.word	0x08003684

08003620 <memset>:
 8003620:	0003      	movs	r3, r0
 8003622:	1812      	adds	r2, r2, r0
 8003624:	4293      	cmp	r3, r2
 8003626:	d100      	bne.n	800362a <memset+0xa>
 8003628:	4770      	bx	lr
 800362a:	7019      	strb	r1, [r3, #0]
 800362c:	3301      	adds	r3, #1
 800362e:	e7f9      	b.n	8003624 <memset+0x4>

08003630 <_init>:
 8003630:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003632:	46c0      	nop			; (mov r8, r8)
 8003634:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003636:	bc08      	pop	{r3}
 8003638:	469e      	mov	lr, r3
 800363a:	4770      	bx	lr

0800363c <_fini>:
 800363c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800363e:	46c0      	nop			; (mov r8, r8)
 8003640:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003642:	bc08      	pop	{r3}
 8003644:	469e      	mov	lr, r3
 8003646:	4770      	bx	lr
