module ram(
	input clk,
	input wr_en,
	input [9:0] addr, 
	input [7:0] data_in,
	output [7:0] data_out
);
	reg [7:0] mem [639:0] /* synthesis ramstyle = M10K */;
	assign data_out = mem[addr];
	
	always @(posedge clk) begin
		if(wr_en == 1'b1) begin
			mem[addr] <= #1 data_in;
		end
	end
	
endmodule