
*** Running vivado
    with args -log TOP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl


WARNING: Default location for XILINX_HLS not found

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Tue Apr 22 16:31:00 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source TOP.tcl -notrace
Command: synth_design -top TOP -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16252
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1025.465 ; gain = 465.441
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [D:/Projects/Digit classifier/DigitClassifier/DigitClassifier.srcs/sources_1/new/TOP.vhd:42]
INFO: [Synth 8-3491] module 'mpg' declared at 'D:/Projects/Digit classifier/DigitClassifier/DigitClassifier.srcs/sources_1/new/mpg.vhd:7' bound to instance 'label0' of component 'mpg' [D:/Projects/Digit classifier/DigitClassifier/DigitClassifier.srcs/sources_1/new/TOP.vhd:56]
INFO: [Synth 8-638] synthesizing module 'mpg' [D:/Projects/Digit classifier/DigitClassifier/DigitClassifier.srcs/sources_1/new/mpg.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'mpg' (0#1) [D:/Projects/Digit classifier/DigitClassifier/DigitClassifier.srcs/sources_1/new/mpg.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'TOP' (0#1) [D:/Projects/Digit classifier/DigitClassifier/DigitClassifier.srcs/sources_1/new/TOP.vhd:42]
WARNING: [Synth 8-3848] Net leds in module/entity TOP does not have driver. [D:/Projects/Digit classifier/DigitClassifier/DigitClassifier.srcs/sources_1/new/TOP.vhd:37]
WARNING: [Synth 8-3848] Net cat in module/entity TOP does not have driver. [D:/Projects/Digit classifier/DigitClassifier/DigitClassifier.srcs/sources_1/new/TOP.vhd:38]
WARNING: [Synth 8-3848] Net an in module/entity TOP does not have driver. [D:/Projects/Digit classifier/DigitClassifier/DigitClassifier.srcs/sources_1/new/TOP.vhd:39]
WARNING: [Synth 8-7129] Port leds[15] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port leds[14] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port leds[13] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port leds[12] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port leds[11] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port leds[10] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port leds[9] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port leds[8] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port leds[7] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port leds[6] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port leds[5] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port leds[4] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port leds[3] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port leds[2] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port leds[1] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port leds[0] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port cat[6] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port cat[5] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port cat[4] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port cat[3] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port cat[2] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port cat[1] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port cat[0] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port an[3] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port an[2] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port an[1] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port an[0] in module TOP is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1130.066 ; gain = 570.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1130.066 ; gain = 570.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1130.066 ; gain = 570.043
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1130.066 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Projects/Digit classifier/DigitClassifier/DigitClassifier.srcs/constrs_1/new/basy3.xdc]
Finished Parsing XDC File [D:/Projects/Digit classifier/DigitClassifier/DigitClassifier.srcs/constrs_1/new/basy3.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1185.023 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1185.023 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1185.023 ; gain = 625.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1185.023 ; gain = 625.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1185.023 ; gain = 625.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1185.023 ; gain = 625.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port leds[15] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port leds[14] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port leds[13] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port leds[12] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port leds[11] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port leds[10] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port leds[9] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port leds[8] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port leds[7] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port leds[6] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port leds[5] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port leds[4] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port leds[3] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port leds[2] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port leds[1] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port leds[0] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port cat[6] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port cat[5] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port cat[4] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port cat[3] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port cat[2] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port cat[1] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port cat[0] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port an[3] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port an[2] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port an[1] in module TOP is either unconnected or has no load
WARNING: [Synth 8-7129] Port an[0] in module TOP is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1185.023 ; gain = 625.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1310.316 ; gain = 750.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1310.316 ; gain = 750.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1319.879 ; gain = 759.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1536.820 ; gain = 976.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1536.820 ; gain = 976.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1536.820 ; gain = 976.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1536.820 ; gain = 976.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1536.820 ; gain = 976.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1536.820 ; gain = 976.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |OBUFT |    27|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1536.820 ; gain = 976.797
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 28 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1536.820 ; gain = 921.840
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1536.820 ; gain = 976.797
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1546.043 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1549.676 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: d7acdc95
INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 58 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1549.676 ; gain = 1182.309
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1549.676 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Projects/Digit classifier/DigitClassifier/DigitClassifier.runs/synth_1/TOP.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file TOP_utilization_synth.rpt -pb TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr 22 16:31:24 2025...
