Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Nov 26 18:07:55 2024
| Host         : Teooff1700 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  38          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.424        0.000                      0                  336        0.164        0.000                      0                  336        4.500        0.000                       0                   189  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.424        0.000                      0                  336        0.164        0.000                      0                  336        4.500        0.000                       0                   189  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.424ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.424ns  (required time - arrival time)
  Source:                 ADT7420_i/rw_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT7420_i/i2c_master_inst/sda_int_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.606ns  (logic 1.200ns (26.054%)  route 3.406ns (73.946%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.635     5.238    ADT7420_i/CLK_IBUF_BUFG
    SLICE_X9Y81          FDRE                                         r  ADT7420_i/rw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y81          FDRE (Prop_fdre_C_Q)         0.456     5.694 r  ADT7420_i/rw_reg/Q
                         net (fo=7, routed)           1.267     6.961    ADT7420_i/i2c_master_inst/R[0]
    SLICE_X6Y80          LUT6 (Prop_lut6_I3_O)        0.124     7.085 r  ADT7420_i/i2c_master_inst/sda_int_i_16/O
                         net (fo=1, routed)           0.282     7.367    ADT7420_i/i2c_master_inst/sda_int_i_16_n_0
    SLICE_X6Y80          LUT6 (Prop_lut6_I5_O)        0.124     7.491 r  ADT7420_i/i2c_master_inst/sda_int_i_15/O
                         net (fo=1, routed)           0.162     7.653    ADT7420_i/i2c_master_inst/sda_int_i_15_n_0
    SLICE_X6Y80          LUT6 (Prop_lut6_I5_O)        0.124     7.777 r  ADT7420_i/i2c_master_inst/sda_int_i_12/O
                         net (fo=1, routed)           0.513     8.290    ADT7420_i/i2c_master_inst/sda_int_i_12_n_0
    SLICE_X7Y80          LUT6 (Prop_lut6_I5_O)        0.124     8.414 r  ADT7420_i/i2c_master_inst/sda_int_i_5/O
                         net (fo=1, routed)           0.639     9.053    ADT7420_i/i2c_master_inst/sda_int_i_5_n_0
    SLICE_X7Y79          LUT6 (Prop_lut6_I3_O)        0.124     9.177 r  ADT7420_i/i2c_master_inst/sda_int_i_2/O
                         net (fo=1, routed)           0.542     9.719    ADT7420_i/i2c_master_inst/sda_int
    SLICE_X7Y80          LUT5 (Prop_lut5_I0_O)        0.124     9.843 r  ADT7420_i/i2c_master_inst/sda_int_i_1/O
                         net (fo=1, routed)           0.000     9.843    ADT7420_i/i2c_master_inst/sda_int_i_1_n_0
    SLICE_X7Y80          FDPE                                         r  ADT7420_i/i2c_master_inst/sda_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.592    15.015    ADT7420_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X7Y80          FDPE                                         r  ADT7420_i/i2c_master_inst/sda_int_reg/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X7Y80          FDPE (Setup_fdpe_C_D)        0.029    15.267    ADT7420_i/i2c_master_inst/sda_int_reg
  -------------------------------------------------------------------
                         required time                         15.267    
                         arrival time                          -9.843    
  -------------------------------------------------------------------
                         slack                                  5.424    

Slack (MET) :             5.439ns  (required time - arrival time)
  Source:                 ADT7420_i/i2c_master_inst/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT7420_i/i2c_master_inst/data_rx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.488ns  (logic 1.064ns (23.709%)  route 3.424ns (76.291%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.710     5.313    ADT7420_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X7Y78          FDPE                                         r  ADT7420_i/i2c_master_inst/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y78          FDPE (Prop_fdpe_C_Q)         0.456     5.769 f  ADT7420_i/i2c_master_inst/bit_cnt_reg[1]/Q
                         net (fo=22, routed)          1.775     7.544    ADT7420_i/i2c_master_inst/bit_cnt[1]
    SLICE_X7Y82          LUT3 (Prop_lut3_I1_O)        0.124     7.668 f  ADT7420_i/i2c_master_inst/FSM_onehot_state[6]_i_3/O
                         net (fo=4, routed)           0.827     8.494    ADT7420_i/i2c_master_inst/FSM_onehot_state[6]_i_3_n_0
    SLICE_X7Y81          LUT5 (Prop_lut5_I0_O)        0.152     8.646 r  ADT7420_i/i2c_master_inst/data_rx[0]_i_2/O
                         net (fo=1, routed)           0.822     9.468    ADT7420_i/i2c_master_inst/data_rx[0]_i_2_n_0
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.332     9.800 r  ADT7420_i/i2c_master_inst/data_rx[0]_i_1/O
                         net (fo=1, routed)           0.000     9.800    ADT7420_i/i2c_master_inst/data_rx[0]_i_1_n_0
    SLICE_X8Y82          FDRE                                         r  ADT7420_i/i2c_master_inst/data_rx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.516    14.939    ADT7420_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X8Y82          FDRE                                         r  ADT7420_i/i2c_master_inst/data_rx_reg[0]/C
                         clock pessimism              0.259    15.198    
                         clock uncertainty           -0.035    15.162    
    SLICE_X8Y82          FDRE (Setup_fdre_C_D)        0.077    15.239    ADT7420_i/i2c_master_inst/data_rx_reg[0]
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                          -9.800    
  -------------------------------------------------------------------
                         slack                                  5.439    

Slack (MET) :             5.811ns  (required time - arrival time)
  Source:                 ADT7420_i/busyCntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT7420_i/busyCntr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.985ns  (logic 1.222ns (30.665%)  route 2.763ns (69.335%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.633     5.236    ADT7420_i/CLK_IBUF_BUFG
    SLICE_X8Y79          FDRE                                         r  ADT7420_i/busyCntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.478     5.714 f  ADT7420_i/busyCntr_reg[7]/Q
                         net (fo=3, routed)           0.854     6.568    ADT7420_i/p_0_in0
    SLICE_X9Y79          LUT6 (Prop_lut6_I0_O)        0.296     6.864 r  ADT7420_i/rw_i_2/O
                         net (fo=9, routed)           0.670     7.534    ADT7420_i/i2c_master_inst/TEMP_reg[0]
    SLICE_X8Y81          LUT4 (Prop_lut4_I3_O)        0.117     7.651 f  ADT7420_i/i2c_master_inst/busyCntr[7]_i_3/O
                         net (fo=3, routed)           0.708     8.358    ADT7420_i/i2c_master_inst/busyCntr[7]_i_3_n_0
    SLICE_X8Y81          LUT6 (Prop_lut6_I4_O)        0.331     8.689 r  ADT7420_i/i2c_master_inst/busyCntr[7]_i_1/O
                         net (fo=8, routed)           0.531     9.221    ADT7420_i/i2c_master_inst_n_7
    SLICE_X8Y79          FDRE                                         r  ADT7420_i/busyCntr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.513    14.936    ADT7420_i/CLK_IBUF_BUFG
    SLICE_X8Y79          FDRE                                         r  ADT7420_i/busyCntr_reg[2]/C
                         clock pessimism              0.300    15.236    
                         clock uncertainty           -0.035    15.200    
    SLICE_X8Y79          FDRE (Setup_fdre_C_CE)      -0.169    15.031    ADT7420_i/busyCntr_reg[2]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                          -9.221    
  -------------------------------------------------------------------
                         slack                                  5.811    

Slack (MET) :             5.811ns  (required time - arrival time)
  Source:                 ADT7420_i/busyCntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT7420_i/busyCntr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.985ns  (logic 1.222ns (30.665%)  route 2.763ns (69.335%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.633     5.236    ADT7420_i/CLK_IBUF_BUFG
    SLICE_X8Y79          FDRE                                         r  ADT7420_i/busyCntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.478     5.714 f  ADT7420_i/busyCntr_reg[7]/Q
                         net (fo=3, routed)           0.854     6.568    ADT7420_i/p_0_in0
    SLICE_X9Y79          LUT6 (Prop_lut6_I0_O)        0.296     6.864 r  ADT7420_i/rw_i_2/O
                         net (fo=9, routed)           0.670     7.534    ADT7420_i/i2c_master_inst/TEMP_reg[0]
    SLICE_X8Y81          LUT4 (Prop_lut4_I3_O)        0.117     7.651 f  ADT7420_i/i2c_master_inst/busyCntr[7]_i_3/O
                         net (fo=3, routed)           0.708     8.358    ADT7420_i/i2c_master_inst/busyCntr[7]_i_3_n_0
    SLICE_X8Y81          LUT6 (Prop_lut6_I4_O)        0.331     8.689 r  ADT7420_i/i2c_master_inst/busyCntr[7]_i_1/O
                         net (fo=8, routed)           0.531     9.221    ADT7420_i/i2c_master_inst_n_7
    SLICE_X8Y79          FDRE                                         r  ADT7420_i/busyCntr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.513    14.936    ADT7420_i/CLK_IBUF_BUFG
    SLICE_X8Y79          FDRE                                         r  ADT7420_i/busyCntr_reg[3]/C
                         clock pessimism              0.300    15.236    
                         clock uncertainty           -0.035    15.200    
    SLICE_X8Y79          FDRE (Setup_fdre_C_CE)      -0.169    15.031    ADT7420_i/busyCntr_reg[3]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                          -9.221    
  -------------------------------------------------------------------
                         slack                                  5.811    

Slack (MET) :             5.811ns  (required time - arrival time)
  Source:                 ADT7420_i/busyCntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT7420_i/busyCntr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.985ns  (logic 1.222ns (30.665%)  route 2.763ns (69.335%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.633     5.236    ADT7420_i/CLK_IBUF_BUFG
    SLICE_X8Y79          FDRE                                         r  ADT7420_i/busyCntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.478     5.714 f  ADT7420_i/busyCntr_reg[7]/Q
                         net (fo=3, routed)           0.854     6.568    ADT7420_i/p_0_in0
    SLICE_X9Y79          LUT6 (Prop_lut6_I0_O)        0.296     6.864 r  ADT7420_i/rw_i_2/O
                         net (fo=9, routed)           0.670     7.534    ADT7420_i/i2c_master_inst/TEMP_reg[0]
    SLICE_X8Y81          LUT4 (Prop_lut4_I3_O)        0.117     7.651 f  ADT7420_i/i2c_master_inst/busyCntr[7]_i_3/O
                         net (fo=3, routed)           0.708     8.358    ADT7420_i/i2c_master_inst/busyCntr[7]_i_3_n_0
    SLICE_X8Y81          LUT6 (Prop_lut6_I4_O)        0.331     8.689 r  ADT7420_i/i2c_master_inst/busyCntr[7]_i_1/O
                         net (fo=8, routed)           0.531     9.221    ADT7420_i/i2c_master_inst_n_7
    SLICE_X8Y79          FDRE                                         r  ADT7420_i/busyCntr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.513    14.936    ADT7420_i/CLK_IBUF_BUFG
    SLICE_X8Y79          FDRE                                         r  ADT7420_i/busyCntr_reg[4]/C
                         clock pessimism              0.300    15.236    
                         clock uncertainty           -0.035    15.200    
    SLICE_X8Y79          FDRE (Setup_fdre_C_CE)      -0.169    15.031    ADT7420_i/busyCntr_reg[4]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                          -9.221    
  -------------------------------------------------------------------
                         slack                                  5.811    

Slack (MET) :             5.811ns  (required time - arrival time)
  Source:                 ADT7420_i/busyCntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT7420_i/busyCntr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.985ns  (logic 1.222ns (30.665%)  route 2.763ns (69.335%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.633     5.236    ADT7420_i/CLK_IBUF_BUFG
    SLICE_X8Y79          FDRE                                         r  ADT7420_i/busyCntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.478     5.714 f  ADT7420_i/busyCntr_reg[7]/Q
                         net (fo=3, routed)           0.854     6.568    ADT7420_i/p_0_in0
    SLICE_X9Y79          LUT6 (Prop_lut6_I0_O)        0.296     6.864 r  ADT7420_i/rw_i_2/O
                         net (fo=9, routed)           0.670     7.534    ADT7420_i/i2c_master_inst/TEMP_reg[0]
    SLICE_X8Y81          LUT4 (Prop_lut4_I3_O)        0.117     7.651 f  ADT7420_i/i2c_master_inst/busyCntr[7]_i_3/O
                         net (fo=3, routed)           0.708     8.358    ADT7420_i/i2c_master_inst/busyCntr[7]_i_3_n_0
    SLICE_X8Y81          LUT6 (Prop_lut6_I4_O)        0.331     8.689 r  ADT7420_i/i2c_master_inst/busyCntr[7]_i_1/O
                         net (fo=8, routed)           0.531     9.221    ADT7420_i/i2c_master_inst_n_7
    SLICE_X8Y79          FDRE                                         r  ADT7420_i/busyCntr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.513    14.936    ADT7420_i/CLK_IBUF_BUFG
    SLICE_X8Y79          FDRE                                         r  ADT7420_i/busyCntr_reg[5]/C
                         clock pessimism              0.300    15.236    
                         clock uncertainty           -0.035    15.200    
    SLICE_X8Y79          FDRE (Setup_fdre_C_CE)      -0.169    15.031    ADT7420_i/busyCntr_reg[5]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                          -9.221    
  -------------------------------------------------------------------
                         slack                                  5.811    

Slack (MET) :             5.811ns  (required time - arrival time)
  Source:                 ADT7420_i/busyCntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT7420_i/busyCntr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.985ns  (logic 1.222ns (30.665%)  route 2.763ns (69.335%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.633     5.236    ADT7420_i/CLK_IBUF_BUFG
    SLICE_X8Y79          FDRE                                         r  ADT7420_i/busyCntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.478     5.714 f  ADT7420_i/busyCntr_reg[7]/Q
                         net (fo=3, routed)           0.854     6.568    ADT7420_i/p_0_in0
    SLICE_X9Y79          LUT6 (Prop_lut6_I0_O)        0.296     6.864 r  ADT7420_i/rw_i_2/O
                         net (fo=9, routed)           0.670     7.534    ADT7420_i/i2c_master_inst/TEMP_reg[0]
    SLICE_X8Y81          LUT4 (Prop_lut4_I3_O)        0.117     7.651 f  ADT7420_i/i2c_master_inst/busyCntr[7]_i_3/O
                         net (fo=3, routed)           0.708     8.358    ADT7420_i/i2c_master_inst/busyCntr[7]_i_3_n_0
    SLICE_X8Y81          LUT6 (Prop_lut6_I4_O)        0.331     8.689 r  ADT7420_i/i2c_master_inst/busyCntr[7]_i_1/O
                         net (fo=8, routed)           0.531     9.221    ADT7420_i/i2c_master_inst_n_7
    SLICE_X8Y79          FDRE                                         r  ADT7420_i/busyCntr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.513    14.936    ADT7420_i/CLK_IBUF_BUFG
    SLICE_X8Y79          FDRE                                         r  ADT7420_i/busyCntr_reg[6]/C
                         clock pessimism              0.300    15.236    
                         clock uncertainty           -0.035    15.200    
    SLICE_X8Y79          FDRE (Setup_fdre_C_CE)      -0.169    15.031    ADT7420_i/busyCntr_reg[6]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                          -9.221    
  -------------------------------------------------------------------
                         slack                                  5.811    

Slack (MET) :             5.811ns  (required time - arrival time)
  Source:                 ADT7420_i/busyCntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT7420_i/busyCntr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.985ns  (logic 1.222ns (30.665%)  route 2.763ns (69.335%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.633     5.236    ADT7420_i/CLK_IBUF_BUFG
    SLICE_X8Y79          FDRE                                         r  ADT7420_i/busyCntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.478     5.714 f  ADT7420_i/busyCntr_reg[7]/Q
                         net (fo=3, routed)           0.854     6.568    ADT7420_i/p_0_in0
    SLICE_X9Y79          LUT6 (Prop_lut6_I0_O)        0.296     6.864 r  ADT7420_i/rw_i_2/O
                         net (fo=9, routed)           0.670     7.534    ADT7420_i/i2c_master_inst/TEMP_reg[0]
    SLICE_X8Y81          LUT4 (Prop_lut4_I3_O)        0.117     7.651 f  ADT7420_i/i2c_master_inst/busyCntr[7]_i_3/O
                         net (fo=3, routed)           0.708     8.358    ADT7420_i/i2c_master_inst/busyCntr[7]_i_3_n_0
    SLICE_X8Y81          LUT6 (Prop_lut6_I4_O)        0.331     8.689 r  ADT7420_i/i2c_master_inst/busyCntr[7]_i_1/O
                         net (fo=8, routed)           0.531     9.221    ADT7420_i/i2c_master_inst_n_7
    SLICE_X8Y79          FDRE                                         r  ADT7420_i/busyCntr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.513    14.936    ADT7420_i/CLK_IBUF_BUFG
    SLICE_X8Y79          FDRE                                         r  ADT7420_i/busyCntr_reg[7]/C
                         clock pessimism              0.300    15.236    
                         clock uncertainty           -0.035    15.200    
    SLICE_X8Y79          FDRE (Setup_fdre_C_CE)      -0.169    15.031    ADT7420_i/busyCntr_reg[7]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                          -9.221    
  -------------------------------------------------------------------
                         slack                                  5.811    

Slack (MET) :             5.835ns  (required time - arrival time)
  Source:                 ADT7420_i/busyCntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT7420_i/TEMP_reg[2]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 0.926ns (24.741%)  route 2.817ns (75.259%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.633     5.236    ADT7420_i/CLK_IBUF_BUFG
    SLICE_X8Y79          FDRE                                         r  ADT7420_i/busyCntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.478     5.714 f  ADT7420_i/busyCntr_reg[7]/Q
                         net (fo=3, routed)           0.854     6.568    ADT7420_i/p_0_in0
    SLICE_X9Y79          LUT6 (Prop_lut6_I0_O)        0.296     6.864 r  ADT7420_i/rw_i_2/O
                         net (fo=9, routed)           0.868     7.732    ADT7420_i/i2c_master_inst/TEMP_reg[0]
    SLICE_X8Y81          LUT5 (Prop_lut5_I3_O)        0.152     7.884 r  ADT7420_i/i2c_master_inst/TEMP[4]_i_1/O
                         net (fo=12, routed)          1.094     8.978    ADT7420_i/i2c_master_inst_n_2
    SLICE_X4Y83          FDRE                                         r  ADT7420_i/TEMP_reg[2]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.596    15.019    ADT7420_i/CLK_IBUF_BUFG
    SLICE_X4Y83          FDRE                                         r  ADT7420_i/TEMP_reg[2]_lopt_replica/C
                         clock pessimism              0.259    15.278    
                         clock uncertainty           -0.035    15.242    
    SLICE_X4Y83          FDRE (Setup_fdre_C_CE)      -0.429    14.813    ADT7420_i/TEMP_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.813    
                         arrival time                          -8.978    
  -------------------------------------------------------------------
                         slack                                  5.835    

Slack (MET) :             5.835ns  (required time - arrival time)
  Source:                 ADT7420_i/busyCntr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT7420_i/TEMP_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 0.926ns (24.741%)  route 2.817ns (75.259%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.633     5.236    ADT7420_i/CLK_IBUF_BUFG
    SLICE_X8Y79          FDRE                                         r  ADT7420_i/busyCntr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.478     5.714 f  ADT7420_i/busyCntr_reg[7]/Q
                         net (fo=3, routed)           0.854     6.568    ADT7420_i/p_0_in0
    SLICE_X9Y79          LUT6 (Prop_lut6_I0_O)        0.296     6.864 r  ADT7420_i/rw_i_2/O
                         net (fo=9, routed)           0.868     7.732    ADT7420_i/i2c_master_inst/TEMP_reg[0]
    SLICE_X8Y81          LUT5 (Prop_lut5_I3_O)        0.152     7.884 r  ADT7420_i/i2c_master_inst/TEMP[4]_i_1/O
                         net (fo=12, routed)          1.094     8.978    ADT7420_i/i2c_master_inst_n_2
    SLICE_X4Y83          FDRE                                         r  ADT7420_i/TEMP_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.596    15.019    ADT7420_i/CLK_IBUF_BUFG
    SLICE_X4Y83          FDRE                                         r  ADT7420_i/TEMP_reg[3]/C
                         clock pessimism              0.259    15.278    
                         clock uncertainty           -0.035    15.242    
    SLICE_X4Y83          FDRE (Setup_fdre_C_CE)      -0.429    14.813    ADT7420_i/TEMP_reg[3]
  -------------------------------------------------------------------
                         required time                         14.813    
                         arrival time                          -8.978    
  -------------------------------------------------------------------
                         slack                                  5.835    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 UART_TX_i/s_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_i/s_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.186ns (69.216%)  route 0.083ns (30.784%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.599     1.518    UART_TX_i/CLK_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  UART_TX_i/s_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  UART_TX_i/s_reg_reg[3]/Q
                         net (fo=8, routed)           0.083     1.742    UART_TX_i/s_reg_reg_n_0_[3]
    SLICE_X0Y83          LUT6 (Prop_lut6_I2_O)        0.045     1.787 r  UART_TX_i/s_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.787    UART_TX_i/s_reg[5]_i_1_n_0
    SLICE_X0Y83          FDRE                                         r  UART_TX_i/s_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.870     2.035    UART_TX_i/CLK_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  UART_TX_i/s_reg_reg[5]/C
                         clock pessimism             -0.503     1.531    
    SLICE_X0Y83          FDRE (Hold_fdre_C_D)         0.092     1.623    UART_TX_i/s_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 DIN_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_i/b_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.189ns (60.751%)  route 0.122ns (39.249%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.598     1.517    CLK_IBUF_BUFG
    SLICE_X3Y82          FDSE                                         r  DIN_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDSE (Prop_fdse_C_Q)         0.141     1.658 r  DIN_reg[7]/Q
                         net (fo=1, routed)           0.122     1.780    UART_TX_i/DIN[7]
    SLICE_X2Y82          LUT2 (Prop_lut2_I0_O)        0.048     1.828 r  UART_TX_i/b_reg[7]_i_2/O
                         net (fo=1, routed)           0.000     1.828    UART_TX_i/b_reg[7]_i_2_n_0
    SLICE_X2Y82          FDRE                                         r  UART_TX_i/b_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.869     2.034    UART_TX_i/CLK_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  UART_TX_i/b_reg_reg[7]/C
                         clock pessimism             -0.503     1.530    
    SLICE_X2Y82          FDRE (Hold_fdre_C_D)         0.131     1.661    UART_TX_i/b_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 ADT7420_i/cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT7420_i/cntr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.209ns (74.615%)  route 0.071ns (25.385%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.571     1.490    ADT7420_i/CLK_IBUF_BUFG
    SLICE_X10Y84         FDRE                                         r  ADT7420_i/cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y84         FDRE (Prop_fdre_C_Q)         0.164     1.654 r  ADT7420_i/cntr_reg[0]/Q
                         net (fo=7, routed)           0.071     1.725    ADT7420_i/cntr_reg_n_0_[0]
    SLICE_X11Y84         LUT6 (Prop_lut6_I2_O)        0.045     1.770 r  ADT7420_i/cntr[5]_i_1/O
                         net (fo=1, routed)           0.000     1.770    ADT7420_i/cntr[5]
    SLICE_X11Y84         FDRE                                         r  ADT7420_i/cntr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.840     2.005    ADT7420_i/CLK_IBUF_BUFG
    SLICE_X11Y84         FDRE                                         r  ADT7420_i/cntr_reg[5]/C
                         clock pessimism             -0.501     1.503    
    SLICE_X11Y84         FDRE (Hold_fdre_C_D)         0.092     1.595    ADT7420_i/cntr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 ADT7420_i/data_wr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT7420_i/i2c_master_inst/data_tx_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.566     1.485    ADT7420_i/CLK_IBUF_BUFG
    SLICE_X9Y79          FDRE                                         r  ADT7420_i/data_wr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.141     1.626 r  ADT7420_i/data_wr_reg[5]/Q
                         net (fo=2, routed)           0.124     1.750    ADT7420_i/i2c_master_inst/data_tx_reg[7]_0[5]
    SLICE_X9Y80          FDRE                                         r  ADT7420_i/i2c_master_inst/data_tx_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.836     2.001    ADT7420_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X9Y80          FDRE                                         r  ADT7420_i/i2c_master_inst/data_tx_reg[5]/C
                         clock pessimism             -0.500     1.500    
    SLICE_X9Y80          FDRE (Hold_fdre_C_D)         0.072     1.572    ADT7420_i/i2c_master_inst/data_tx_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 ADT7420_i/data_wr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT7420_i/i2c_master_inst/data_tx_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.566     1.485    ADT7420_i/CLK_IBUF_BUFG
    SLICE_X9Y79          FDRE                                         r  ADT7420_i/data_wr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.141     1.626 r  ADT7420_i/data_wr_reg[4]/Q
                         net (fo=2, routed)           0.124     1.750    ADT7420_i/i2c_master_inst/data_tx_reg[7]_0[4]
    SLICE_X9Y80          FDRE                                         r  ADT7420_i/i2c_master_inst/data_tx_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.836     2.001    ADT7420_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X9Y80          FDRE                                         r  ADT7420_i/i2c_master_inst/data_tx_reg[4]/C
                         clock pessimism             -0.500     1.500    
    SLICE_X9Y80          FDRE (Hold_fdre_C_D)         0.070     1.570    ADT7420_i/i2c_master_inst/data_tx_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 ADT7420_i/busyCntr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT7420_i/data_wr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.148ns (66.893%)  route 0.073ns (33.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.566     1.485    ADT7420_i/CLK_IBUF_BUFG
    SLICE_X8Y79          FDRE                                         r  ADT7420_i/busyCntr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y79          FDRE (Prop_fdre_C_Q)         0.148     1.633 r  ADT7420_i/busyCntr_reg[4]/Q
                         net (fo=5, routed)           0.073     1.707    ADT7420_i/busyCntr_reg_n_0_[4]
    SLICE_X9Y79          FDRE                                         r  ADT7420_i/data_wr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.835     2.000    ADT7420_i/CLK_IBUF_BUFG
    SLICE_X9Y79          FDRE                                         r  ADT7420_i/data_wr_reg[4]/C
                         clock pessimism             -0.501     1.498    
    SLICE_X9Y79          FDRE (Hold_fdre_C_D)         0.017     1.515    ADT7420_i/data_wr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 DIN_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_i/b_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.505%)  route 0.143ns (43.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.598     1.517    CLK_IBUF_BUFG
    SLICE_X3Y82          FDSE                                         r  DIN_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDSE (Prop_fdse_C_Q)         0.141     1.658 r  DIN_reg[4]/Q
                         net (fo=1, routed)           0.143     1.802    UART_TX_i/DIN[4]
    SLICE_X2Y82          LUT3 (Prop_lut3_I2_O)        0.045     1.847 r  UART_TX_i/b_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.847    UART_TX_i/b_reg[4]_i_1_n_0
    SLICE_X2Y82          FDRE                                         r  UART_TX_i/b_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.869     2.034    UART_TX_i/CLK_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  UART_TX_i/b_reg_reg[4]/C
                         clock pessimism             -0.503     1.530    
    SLICE_X2Y82          FDRE (Hold_fdre_C_D)         0.121     1.651    UART_TX_i/b_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 ADT7420_i/i2c_master_inst/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT7420_i/i2c_master_inst/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.247%)  route 0.145ns (43.753%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.596     1.515    ADT7420_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X3Y80          FDCE                                         r  ADT7420_i/i2c_master_inst/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDCE (Prop_fdce_C_Q)         0.141     1.656 r  ADT7420_i/i2c_master_inst/count_reg[7]/Q
                         net (fo=11, routed)          0.145     1.801    ADT7420_i/i2c_master_inst/count[7]
    SLICE_X2Y80          LUT6 (Prop_lut6_I1_O)        0.045     1.846 r  ADT7420_i/i2c_master_inst/count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.846    ADT7420_i/i2c_master_inst/count_0[5]
    SLICE_X2Y80          FDCE                                         r  ADT7420_i/i2c_master_inst/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.867     2.032    ADT7420_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X2Y80          FDCE                                         r  ADT7420_i/i2c_master_inst/count_reg[5]/C
                         clock pessimism             -0.503     1.528    
    SLICE_X2Y80          FDCE (Hold_fdce_C_D)         0.120     1.648    ADT7420_i/i2c_master_inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 ADT7420_i/i2c_master_inst/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADT7420_i/i2c_master_inst/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.575%)  route 0.149ns (44.425%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.596     1.515    ADT7420_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X3Y80          FDCE                                         r  ADT7420_i/i2c_master_inst/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDCE (Prop_fdce_C_Q)         0.141     1.656 r  ADT7420_i/i2c_master_inst/count_reg[7]/Q
                         net (fo=11, routed)          0.149     1.805    ADT7420_i/i2c_master_inst/count[7]
    SLICE_X2Y80          LUT6 (Prop_lut6_I1_O)        0.045     1.850 r  ADT7420_i/i2c_master_inst/count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.850    ADT7420_i/i2c_master_inst/count_0[6]
    SLICE_X2Y80          FDCE                                         r  ADT7420_i/i2c_master_inst/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.867     2.032    ADT7420_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X2Y80          FDCE                                         r  ADT7420_i/i2c_master_inst/count_reg[6]/C
                         clock pessimism             -0.503     1.528    
    SLICE_X2Y80          FDCE (Hold_fdce_C_D)         0.121     1.649    ADT7420_i/i2c_master_inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 UART_TX_i/s_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_i/s_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.190ns (59.021%)  route 0.132ns (40.979%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.599     1.518    UART_TX_i/CLK_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  UART_TX_i/s_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  UART_TX_i/s_reg_reg[1]/Q
                         net (fo=9, routed)           0.132     1.791    UART_TX_i/s_reg_reg_n_0_[1]
    SLICE_X1Y83          LUT5 (Prop_lut5_I1_O)        0.049     1.840 r  UART_TX_i/s_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.840    UART_TX_i/s_reg[4]_i_1_n_0
    SLICE_X1Y83          FDRE                                         r  UART_TX_i/s_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.870     2.035    UART_TX_i/CLK_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  UART_TX_i/s_reg_reg[4]/C
                         clock pessimism             -0.503     1.531    
    SLICE_X1Y83          FDRE (Hold_fdre_C_D)         0.107     1.638    UART_TX_i/s_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.202    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y84     DIN_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y86     DIN_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y87     DIN_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y84     DIN_reg[3]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X3Y82     DIN_reg[4]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X3Y82     DIN_reg[5]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X3Y82     DIN_reg[6]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X3Y82     DIN_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y84     TX_START_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     DIN_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     DIN_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y86     DIN_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y86     DIN_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y87     DIN_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y87     DIN_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     DIN_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     DIN_reg[3]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y82     DIN_reg[4]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y82     DIN_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     DIN_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     DIN_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y86     DIN_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y86     DIN_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y87     DIN_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y87     DIN_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     DIN_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     DIN_reg[3]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y82     DIN_reg[4]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X3Y82     DIN_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ADT7420_i/TEMP_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathods[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        89.069ns  (logic 31.759ns (35.657%)  route 57.310ns (64.343%))
  Logic Levels:           88  (CARRY4=48 LUT1=1 LUT2=5 LUT3=11 LUT4=4 LUT5=10 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.638     5.241    ADT7420_i/CLK_IBUF_BUFG
    SLICE_X8Y83          FDRE                                         r  ADT7420_i/TEMP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDRE (Prop_fdre_C_Q)         0.518     5.759 r  ADT7420_i/TEMP_reg[1]/Q
                         net (fo=24, routed)          1.893     7.652    ADT7420_i/TEMP[1]
    SLICE_X3Y84          LUT2 (Prop_lut2_I0_O)        0.124     7.776 r  ADT7420_i/cathods_OBUF[6]_inst_i_554/O
                         net (fo=1, routed)           0.000     7.776    ADT7420_i/cathods_OBUF[6]_inst_i_554_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.177 r  ADT7420_i/cathods_OBUF[6]_inst_i_276/CO[3]
                         net (fo=1, routed)           0.000     8.177    ADT7420_i/cathods_OBUF[6]_inst_i_276_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.291 r  ADT7420_i/cathods_OBUF[6]_inst_i_150/CO[3]
                         net (fo=1, routed)           0.000     8.291    ADT7420_i/cathods_OBUF[6]_inst_i_150_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.625 r  ADT7420_i/cathods_OBUF[6]_inst_i_76/O[1]
                         net (fo=3, routed)           0.996     9.621    ADT7420_i/cathods_OBUF[6]_inst_i_76_n_6
    SLICE_X2Y83          LUT3 (Prop_lut3_I0_O)        0.329     9.950 r  ADT7420_i/cathods_OBUF[6]_inst_i_552/O
                         net (fo=2, routed)           1.047    10.997    ADT7420_i/cathods_OBUF[6]_inst_i_552_n_0
    SLICE_X3Y88          LUT5 (Prop_lut5_I1_O)        0.328    11.325 r  ADT7420_i/cathods_OBUF[6]_inst_i_268/O
                         net (fo=2, routed)           0.811    12.136    ADT7420_i/cathods_OBUF[6]_inst_i_268_n_0
    SLICE_X2Y86          LUT6 (Prop_lut6_I0_O)        0.124    12.260 r  ADT7420_i/cathods_OBUF[6]_inst_i_272/O
                         net (fo=1, routed)           0.000    12.260    ADT7420_i/cathods_OBUF[6]_inst_i_272_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.793 r  ADT7420_i/cathods_OBUF[6]_inst_i_141/CO[3]
                         net (fo=1, routed)           0.000    12.793    ADT7420_i/cathods_OBUF[6]_inst_i_141_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.012 f  ADT7420_i/cathods_OBUF[6]_inst_i_69/O[0]
                         net (fo=13, routed)          0.771    13.783    ADT7420_i/cathods_OBUF[6]_inst_i_69_n_7
    SLICE_X4Y86          LUT1 (Prop_lut1_I0_O)        0.295    14.078 r  ADT7420_i/cathods_OBUF[4]_inst_i_397/O
                         net (fo=1, routed)           0.000    14.078    ADT7420_i/cathods_OBUF[4]_inst_i_397_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    14.625 r  ADT7420_i/cathods_OBUF[4]_inst_i_276/O[2]
                         net (fo=12, routed)          1.830    16.454    ADT7420_i/temp_celsius3[19]
    SLICE_X8Y90          LUT3 (Prop_lut3_I1_O)        0.330    16.784 r  ADT7420_i/cathods_OBUF[4]_inst_i_209/O
                         net (fo=9, routed)           1.709    18.493    ADT7420_i/cathods_OBUF[4]_inst_i_209_n_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I3_O)        0.348    18.841 r  ADT7420_i/cathods_OBUF[4]_inst_i_279/O
                         net (fo=2, routed)           1.179    20.020    ADT7420_i/cathods_OBUF[4]_inst_i_279_n_0
    SLICE_X5Y87          LUT6 (Prop_lut6_I1_O)        0.124    20.144 r  ADT7420_i/cathods_OBUF[4]_inst_i_283/O
                         net (fo=1, routed)           0.000    20.144    ADT7420_i/cathods_OBUF[4]_inst_i_283_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.694 r  ADT7420_i/cathods_OBUF[4]_inst_i_122/CO[3]
                         net (fo=1, routed)           0.000    20.694    ADT7420_i/cathods_OBUF[4]_inst_i_122_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.933 r  ADT7420_i/cathods_OBUF[4]_inst_i_208/O[2]
                         net (fo=4, routed)           1.375    22.307    ADT7420_i/cathods_OBUF[4]_inst_i_208_n_5
    SLICE_X6Y94          LUT3 (Prop_lut3_I1_O)        0.328    22.635 r  ADT7420_i/cathods_OBUF[6]_inst_i_562/O
                         net (fo=1, routed)           1.267    23.903    ADT7420_i/cathods_OBUF[6]_inst_i_562_n_0
    SLICE_X7Y91          LUT6 (Prop_lut6_I1_O)        0.328    24.231 r  ADT7420_i/cathods_OBUF[6]_inst_i_288/O
                         net (fo=1, routed)           0.000    24.231    ADT7420_i/cathods_OBUF[6]_inst_i_288_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.763 r  ADT7420_i/cathods_OBUF[6]_inst_i_160/CO[3]
                         net (fo=1, routed)           0.000    24.763    ADT7420_i/cathods_OBUF[6]_inst_i_160_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.985 f  ADT7420_i/cathods_OBUF[6]_inst_i_85/O[0]
                         net (fo=17, routed)          1.503    26.488    ADT7420_i/cathods_OBUF[6]_inst_i_85_n_7
    SLICE_X14Y92         LUT3 (Prop_lut3_I0_O)        0.327    26.815 r  ADT7420_i/cathods_OBUF[6]_inst_i_1065/O
                         net (fo=1, routed)           0.751    27.565    ADT7420_i/cathods_OBUF[6]_inst_i_1065_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.820    28.385 r  ADT7420_i/cathods_OBUF[6]_inst_i_840/O[3]
                         net (fo=2, routed)           0.862    29.248    ADT7420_i/cathods_OBUF[6]_inst_i_840_n_4
    SLICE_X12Y92         LUT3 (Prop_lut3_I0_O)        0.335    29.583 r  ADT7420_i/cathods_OBUF[6]_inst_i_585/O
                         net (fo=2, routed)           0.708    30.291    ADT7420_i/cathods_OBUF[6]_inst_i_585_n_0
    SLICE_X12Y92         LUT4 (Prop_lut4_I3_O)        0.331    30.622 r  ADT7420_i/cathods_OBUF[6]_inst_i_589/O
                         net (fo=1, routed)           0.000    30.622    ADT7420_i/cathods_OBUF[6]_inst_i_589_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.998 r  ADT7420_i/cathods_OBUF[6]_inst_i_308/CO[3]
                         net (fo=1, routed)           0.000    30.998    ADT7420_i/cathods_OBUF[6]_inst_i_308_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    31.217 r  ADT7420_i/cathods_OBUF[6]_inst_i_177/O[0]
                         net (fo=3, routed)           0.986    32.203    ADT7420_i/cathods_OBUF[6]_inst_i_177_n_7
    SLICE_X11Y92         LUT4 (Prop_lut4_I0_O)        0.295    32.498 r  ADT7420_i/cathods_OBUF[6]_inst_i_297/O
                         net (fo=1, routed)           0.569    33.066    ADT7420_i/cathods_OBUF[6]_inst_i_297_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    33.586 r  ADT7420_i/cathods_OBUF[6]_inst_i_169/CO[3]
                         net (fo=1, routed)           0.000    33.586    ADT7420_i/cathods_OBUF[6]_inst_i_169_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.743 r  ADT7420_i/cathods_OBUF[6]_inst_i_86/CO[1]
                         net (fo=1, routed)           0.407    34.151    ADT7420_i/cathods_OBUF[6]_inst_i_86_n_2
    SLICE_X11Y93         LUT5 (Prop_lut5_I0_O)        0.332    34.483 r  ADT7420_i/cathods_OBUF[6]_inst_i_47/O
                         net (fo=67, routed)          1.129    35.612    ADT7420_i/cathods_OBUF[6]_inst_i_47_n_0
    SLICE_X14Y94         LUT3 (Prop_lut3_I1_O)        0.150    35.762 r  ADT7420_i/cathods_OBUF[4]_inst_i_48/O
                         net (fo=1, routed)           0.606    36.368    ADT7420_i/cathods_OBUF[4]_inst_i_48_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    37.152 r  ADT7420_i/cathods_OBUF[4]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    37.152    ADT7420_i/cathods_OBUF[4]_inst_i_26_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.266 r  ADT7420_i/cathods_OBUF[6]_inst_i_79/CO[3]
                         net (fo=1, routed)           0.000    37.266    ADT7420_i/cathods_OBUF[6]_inst_i_79_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.380 r  ADT7420_i/cathods_OBUF[6]_inst_i_41/CO[3]
                         net (fo=1, routed)           0.000    37.380    ADT7420_i/cathods_OBUF[6]_inst_i_41_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.494 r  ADT7420_i/cathods_OBUF[6]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.001    37.494    ADT7420_i/cathods_OBUF[6]_inst_i_22_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.651 r  ADT7420_i/cathods_OBUF[6]_inst_i_7/CO[1]
                         net (fo=125, routed)         1.244    38.896    ADT7420_i/cathods_OBUF[6]_inst_i_7_n_2
    SLICE_X14Y101        LUT2 (Prop_lut2_I0_O)        0.329    39.225 r  ADT7420_i/cathods_OBUF[6]_inst_i_263/O
                         net (fo=1, routed)           0.000    39.225    ADT7420_i/cathods_OBUF[6]_inst_i_263_n_0
    SLICE_X14Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.758 r  ADT7420_i/cathods_OBUF[6]_inst_i_135/CO[3]
                         net (fo=1, routed)           0.000    39.758    ADT7420_i/cathods_OBUF[6]_inst_i_135_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.875 r  ADT7420_i/cathods_OBUF[6]_inst_i_64/CO[3]
                         net (fo=1, routed)           0.000    39.875    ADT7420_i/cathods_OBUF[6]_inst_i_64_n_0
    SLICE_X14Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    40.114 r  ADT7420_i/cathods_OBUF[6]_inst_i_33/O[2]
                         net (fo=3, routed)           1.470    41.584    ADT7420_i/abs_val0[31]
    SLICE_X28Y98         LUT3 (Prop_lut3_I2_O)        0.301    41.885 r  ADT7420_i/cathods_OBUF[5]_inst_i_37/O
                         net (fo=106, routed)         2.711    44.596    ADT7420_i/cathods_OBUF[5]_inst_i_37_n_0
    SLICE_X10Y102        LUT5 (Prop_lut5_I4_O)        0.124    44.720 r  ADT7420_i/cathods_OBUF[5]_inst_i_260/O
                         net (fo=64, routed)          3.066    47.786    ADT7420_i/cathods_OBUF[5]_inst_i_260_n_0
    SLICE_X44Y92         LUT3 (Prop_lut3_I2_O)        0.154    47.940 r  ADT7420_i/cathods_OBUF[6]_inst_i_981/O
                         net (fo=4, routed)           1.260    49.200    ADT7420_i/cathods_OBUF[6]_inst_i_981_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    49.910 r  ADT7420_i/cathods_OBUF[6]_inst_i_771/CO[3]
                         net (fo=1, routed)           0.000    49.910    ADT7420_i/cathods_OBUF[6]_inst_i_771_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    50.149 r  ADT7420_i/cathods_OBUF[6]_inst_i_772/O[2]
                         net (fo=2, routed)           1.437    51.586    ADT7420_i/cathods_OBUF[6]_inst_i_772_n_5
    SLICE_X44Y93         LUT3 (Prop_lut3_I2_O)        0.332    51.918 r  ADT7420_i/cathods_OBUF[6]_inst_i_508/O
                         net (fo=2, routed)           0.970    52.888    ADT7420_i/cathods_OBUF[6]_inst_i_508_n_0
    SLICE_X42Y94         LUT4 (Prop_lut4_I3_O)        0.327    53.215 r  ADT7420_i/cathods_OBUF[6]_inst_i_512/O
                         net (fo=1, routed)           0.000    53.215    ADT7420_i/cathods_OBUF[6]_inst_i_512_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    53.591 r  ADT7420_i/cathods_OBUF[6]_inst_i_246/CO[3]
                         net (fo=1, routed)           0.000    53.591    ADT7420_i/cathods_OBUF[6]_inst_i_246_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.708 r  ADT7420_i/cathods_OBUF[6]_inst_i_348/CO[3]
                         net (fo=1, routed)           0.000    53.708    ADT7420_i/cathods_OBUF[6]_inst_i_348_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.825 r  ADT7420_i/cathods_OBUF[6]_inst_i_853/CO[3]
                         net (fo=1, routed)           0.000    53.825    ADT7420_i/cathods_OBUF[6]_inst_i_853_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.044 r  ADT7420_i/cathods_OBUF[6]_inst_i_1201/O[0]
                         net (fo=3, routed)           0.958    55.002    ADT7420_i/cathods_OBUF[6]_inst_i_1201_n_7
    SLICE_X39Y96         LUT3 (Prop_lut3_I2_O)        0.295    55.297 r  ADT7420_i/cathods_OBUF[6]_inst_i_1283/O
                         net (fo=2, routed)           0.956    56.253    ADT7420_i/cathods_OBUF[6]_inst_i_1283_n_0
    SLICE_X40Y96         LUT5 (Prop_lut5_I4_O)        0.152    56.405 r  ADT7420_i/cathods_OBUF[6]_inst_i_1192/O
                         net (fo=2, routed)           0.677    57.083    ADT7420_i/cathods_OBUF[6]_inst_i_1192_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I0_O)        0.326    57.409 r  ADT7420_i/cathods_OBUF[6]_inst_i_1196/O
                         net (fo=1, routed)           0.000    57.409    ADT7420_i/cathods_OBUF[6]_inst_i_1196_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    57.810 r  ADT7420_i/cathods_OBUF[6]_inst_i_999/CO[3]
                         net (fo=1, routed)           0.000    57.810    ADT7420_i/cathods_OBUF[6]_inst_i_999_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    58.049 r  ADT7420_i/cathods_OBUF[6]_inst_i_778/O[2]
                         net (fo=7, routed)           1.296    59.344    ADT7420_i/cathods_OBUF[6]_inst_i_778_n_5
    SLICE_X35Y102        LUT2 (Prop_lut2_I1_O)        0.302    59.646 r  ADT7420_i/cathods_OBUF[6]_inst_i_868/O
                         net (fo=1, routed)           0.000    59.646    ADT7420_i/cathods_OBUF[6]_inst_i_868_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    60.178 r  ADT7420_i/cathods_OBUF[6]_inst_i_620/CO[3]
                         net (fo=1, routed)           0.000    60.178    ADT7420_i/cathods_OBUF[6]_inst_i_620_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    60.491 r  ADT7420_i/cathods_OBUF[6]_inst_i_339/O[3]
                         net (fo=3, routed)           1.307    61.798    ADT7420_i/cathods_OBUF[6]_inst_i_339_n_4
    SLICE_X15Y104        LUT6 (Prop_lut6_I1_O)        0.306    62.104 r  ADT7420_i/cathods_OBUF[6]_inst_i_334/O
                         net (fo=1, routed)           0.643    62.747    ADT7420_i/cathods_OBUF[6]_inst_i_334_n_0
    SLICE_X34Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    63.297 r  ADT7420_i/cathods_OBUF[6]_inst_i_187/CO[3]
                         net (fo=1, routed)           0.000    63.297    ADT7420_i/cathods_OBUF[6]_inst_i_187_n_0
    SLICE_X34Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    63.551 r  ADT7420_i/cathods_OBUF[6]_inst_i_97/CO[0]
                         net (fo=57, routed)          1.896    65.447    ADT7420_i/cathods_OBUF[6]_inst_i_97_n_3
    SLICE_X36Y99         LUT5 (Prop_lut5_I3_O)        0.393    65.840 r  ADT7420_i/cathods_OBUF[6]_inst_i_92/O
                         net (fo=1, routed)           0.547    66.387    ADT7420_i/cathods_OBUF[6]_inst_i_92_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.800    67.187 f  ADT7420_i/cathods_OBUF[6]_inst_i_49/O[1]
                         net (fo=3, routed)           0.979    68.167    ADT7420_i/digit14[2]
    SLICE_X37Y100        LUT5 (Prop_lut5_I4_O)        0.303    68.470 r  ADT7420_i/cathods_OBUF[6]_inst_i_103/O
                         net (fo=1, routed)           0.000    68.470    ADT7420_i/cathods_OBUF[6]_inst_i_103_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.020 r  ADT7420_i/cathods_OBUF[6]_inst_i_51/CO[3]
                         net (fo=1, routed)           0.000    69.020    ADT7420_i/cathods_OBUF[6]_inst_i_51_n_0
    SLICE_X37Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    69.242 r  ADT7420_i/cathods_OBUF[6]_inst_i_928/O[0]
                         net (fo=1, routed)           0.806    70.048    ADT7420_i/digit15[5]
    SLICE_X41Y101        LUT5 (Prop_lut5_I2_O)        0.299    70.347 r  ADT7420_i/cathods_OBUF[6]_inst_i_728/O
                         net (fo=39, routed)          2.797    73.144    ADT7420_i/cathods_OBUF[6]_inst_i_728_n_0
    SLICE_X44Y102        LUT5 (Prop_lut5_I0_O)        0.124    73.268 r  ADT7420_i/cathods_OBUF[6]_inst_i_1338/O
                         net (fo=1, routed)           0.000    73.268    ADT7420_i/cathods_OBUF[6]_inst_i_1338_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.818 r  ADT7420_i/cathods_OBUF[6]_inst_i_1260/CO[3]
                         net (fo=1, routed)           0.000    73.818    ADT7420_i/cathods_OBUF[6]_inst_i_1260_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.932 r  ADT7420_i/cathods_OBUF[6]_inst_i_1117/CO[3]
                         net (fo=1, routed)           0.000    73.932    ADT7420_i/cathods_OBUF[6]_inst_i_1117_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.046 r  ADT7420_i/cathods_OBUF[6]_inst_i_884/CO[3]
                         net (fo=1, routed)           0.000    74.046    ADT7420_i/cathods_OBUF[6]_inst_i_884_n_0
    SLICE_X44Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.160 r  ADT7420_i/cathods_OBUF[6]_inst_i_672/CO[3]
                         net (fo=1, routed)           0.000    74.160    ADT7420_i/cathods_OBUF[6]_inst_i_672_n_0
    SLICE_X44Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.274 r  ADT7420_i/cathods_OBUF[6]_inst_i_367/CO[3]
                         net (fo=1, routed)           0.000    74.274    ADT7420_i/cathods_OBUF[6]_inst_i_367_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    74.496 r  ADT7420_i/cathods_OBUF[6]_inst_i_729/O[0]
                         net (fo=3, routed)           0.584    75.079    ADT7420_i/cathods_OBUF[6]_inst_i_729_n_7
    SLICE_X43Y107        LUT4 (Prop_lut4_I0_O)        0.325    75.404 r  ADT7420_i/cathods_OBUF[6]_inst_i_399/O
                         net (fo=1, routed)           0.532    75.936    ADT7420_i/cathods_OBUF[6]_inst_i_399_n_0
    SLICE_X45Y108        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.745    76.681 r  ADT7420_i/cathods_OBUF[6]_inst_i_217/O[2]
                         net (fo=3, routed)           0.834    77.515    ADT7420_i/cathods_OBUF[6]_inst_i_217_n_5
    SLICE_X46Y107        LUT3 (Prop_lut3_I1_O)        0.302    77.817 r  ADT7420_i/cathods_OBUF[6]_inst_i_220/O
                         net (fo=2, routed)           0.947    78.764    ADT7420_i/cathods_OBUF[6]_inst_i_220_n_0
    SLICE_X49Y106        LUT5 (Prop_lut5_I1_O)        0.153    78.917 r  ADT7420_i/cathods_OBUF[6]_inst_i_111/O
                         net (fo=2, routed)           1.006    79.923    ADT7420_i/cathods_OBUF[6]_inst_i_111_n_0
    SLICE_X47Y106        LUT6 (Prop_lut6_I0_O)        0.327    80.250 r  ADT7420_i/cathods_OBUF[6]_inst_i_115/O
                         net (fo=1, routed)           0.000    80.250    ADT7420_i/cathods_OBUF[6]_inst_i_115_n_0
    SLICE_X47Y106        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    80.890 r  ADT7420_i/cathods_OBUF[6]_inst_i_55/O[3]
                         net (fo=2, routed)           0.814    81.705    ADT7420_i/cathods_OBUF[6]_inst_i_55_n_4
    SLICE_X46Y108        LUT2 (Prop_lut2_I1_O)        0.306    82.011 r  ADT7420_i/cathods_OBUF[6]_inst_i_107/O
                         net (fo=1, routed)           0.000    82.011    ADT7420_i/cathods_OBUF[6]_inst_i_107_n_0
    SLICE_X46Y108        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    82.589 r  ADT7420_i/cathods_OBUF[6]_inst_i_54/O[2]
                         net (fo=1, routed)           0.979    83.568    ADT7420_i/cathods_OBUF[6]_inst_i_54_n_5
    SLICE_X40Y107        LUT2 (Prop_lut2_I1_O)        0.301    83.869 r  ADT7420_i/cathods_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.000    83.869    ADT7420_i/cathods_OBUF[6]_inst_i_31_n_0
    SLICE_X40Y107        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    84.116 r  ADT7420_i/cathods_OBUF[6]_inst_i_9/O[0]
                         net (fo=7, routed)           1.450    85.566    ADT7420_i/cathods_OBUF[6]_inst_i_9_n_7
    SLICE_X14Y106        LUT6 (Prop_lut6_I4_O)        0.299    85.865 r  ADT7420_i/cathods_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.891    86.756    ADT7420_i/cathodeval[0]
    SLICE_X9Y107         LUT5 (Prop_lut5_I0_O)        0.124    86.880 r  ADT7420_i/cathods_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.853    90.733    cathods_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    94.310 r  cathods_OBUF[0]_inst/O
                         net (fo=0)                   0.000    94.310    cathods[0]
    T10                                                               r  cathods[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT7420_i/TEMP_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathods[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        89.016ns  (logic 31.737ns (35.654%)  route 57.279ns (64.346%))
  Logic Levels:           88  (CARRY4=48 LUT1=1 LUT2=5 LUT3=11 LUT4=4 LUT5=10 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.638     5.241    ADT7420_i/CLK_IBUF_BUFG
    SLICE_X8Y83          FDRE                                         r  ADT7420_i/TEMP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDRE (Prop_fdre_C_Q)         0.518     5.759 r  ADT7420_i/TEMP_reg[1]/Q
                         net (fo=24, routed)          1.893     7.652    ADT7420_i/TEMP[1]
    SLICE_X3Y84          LUT2 (Prop_lut2_I0_O)        0.124     7.776 r  ADT7420_i/cathods_OBUF[6]_inst_i_554/O
                         net (fo=1, routed)           0.000     7.776    ADT7420_i/cathods_OBUF[6]_inst_i_554_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.177 r  ADT7420_i/cathods_OBUF[6]_inst_i_276/CO[3]
                         net (fo=1, routed)           0.000     8.177    ADT7420_i/cathods_OBUF[6]_inst_i_276_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.291 r  ADT7420_i/cathods_OBUF[6]_inst_i_150/CO[3]
                         net (fo=1, routed)           0.000     8.291    ADT7420_i/cathods_OBUF[6]_inst_i_150_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.625 r  ADT7420_i/cathods_OBUF[6]_inst_i_76/O[1]
                         net (fo=3, routed)           0.996     9.621    ADT7420_i/cathods_OBUF[6]_inst_i_76_n_6
    SLICE_X2Y83          LUT3 (Prop_lut3_I0_O)        0.329     9.950 r  ADT7420_i/cathods_OBUF[6]_inst_i_552/O
                         net (fo=2, routed)           1.047    10.997    ADT7420_i/cathods_OBUF[6]_inst_i_552_n_0
    SLICE_X3Y88          LUT5 (Prop_lut5_I1_O)        0.328    11.325 r  ADT7420_i/cathods_OBUF[6]_inst_i_268/O
                         net (fo=2, routed)           0.811    12.136    ADT7420_i/cathods_OBUF[6]_inst_i_268_n_0
    SLICE_X2Y86          LUT6 (Prop_lut6_I0_O)        0.124    12.260 r  ADT7420_i/cathods_OBUF[6]_inst_i_272/O
                         net (fo=1, routed)           0.000    12.260    ADT7420_i/cathods_OBUF[6]_inst_i_272_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.793 r  ADT7420_i/cathods_OBUF[6]_inst_i_141/CO[3]
                         net (fo=1, routed)           0.000    12.793    ADT7420_i/cathods_OBUF[6]_inst_i_141_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.012 f  ADT7420_i/cathods_OBUF[6]_inst_i_69/O[0]
                         net (fo=13, routed)          0.771    13.783    ADT7420_i/cathods_OBUF[6]_inst_i_69_n_7
    SLICE_X4Y86          LUT1 (Prop_lut1_I0_O)        0.295    14.078 r  ADT7420_i/cathods_OBUF[4]_inst_i_397/O
                         net (fo=1, routed)           0.000    14.078    ADT7420_i/cathods_OBUF[4]_inst_i_397_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    14.625 r  ADT7420_i/cathods_OBUF[4]_inst_i_276/O[2]
                         net (fo=12, routed)          1.830    16.454    ADT7420_i/temp_celsius3[19]
    SLICE_X8Y90          LUT3 (Prop_lut3_I1_O)        0.330    16.784 r  ADT7420_i/cathods_OBUF[4]_inst_i_209/O
                         net (fo=9, routed)           1.709    18.493    ADT7420_i/cathods_OBUF[4]_inst_i_209_n_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I3_O)        0.348    18.841 r  ADT7420_i/cathods_OBUF[4]_inst_i_279/O
                         net (fo=2, routed)           1.179    20.020    ADT7420_i/cathods_OBUF[4]_inst_i_279_n_0
    SLICE_X5Y87          LUT6 (Prop_lut6_I1_O)        0.124    20.144 r  ADT7420_i/cathods_OBUF[4]_inst_i_283/O
                         net (fo=1, routed)           0.000    20.144    ADT7420_i/cathods_OBUF[4]_inst_i_283_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.694 r  ADT7420_i/cathods_OBUF[4]_inst_i_122/CO[3]
                         net (fo=1, routed)           0.000    20.694    ADT7420_i/cathods_OBUF[4]_inst_i_122_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.933 r  ADT7420_i/cathods_OBUF[4]_inst_i_208/O[2]
                         net (fo=4, routed)           1.375    22.307    ADT7420_i/cathods_OBUF[4]_inst_i_208_n_5
    SLICE_X6Y94          LUT3 (Prop_lut3_I1_O)        0.328    22.635 r  ADT7420_i/cathods_OBUF[6]_inst_i_562/O
                         net (fo=1, routed)           1.267    23.903    ADT7420_i/cathods_OBUF[6]_inst_i_562_n_0
    SLICE_X7Y91          LUT6 (Prop_lut6_I1_O)        0.328    24.231 r  ADT7420_i/cathods_OBUF[6]_inst_i_288/O
                         net (fo=1, routed)           0.000    24.231    ADT7420_i/cathods_OBUF[6]_inst_i_288_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.763 r  ADT7420_i/cathods_OBUF[6]_inst_i_160/CO[3]
                         net (fo=1, routed)           0.000    24.763    ADT7420_i/cathods_OBUF[6]_inst_i_160_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.985 f  ADT7420_i/cathods_OBUF[6]_inst_i_85/O[0]
                         net (fo=17, routed)          1.503    26.488    ADT7420_i/cathods_OBUF[6]_inst_i_85_n_7
    SLICE_X14Y92         LUT3 (Prop_lut3_I0_O)        0.327    26.815 r  ADT7420_i/cathods_OBUF[6]_inst_i_1065/O
                         net (fo=1, routed)           0.751    27.565    ADT7420_i/cathods_OBUF[6]_inst_i_1065_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.820    28.385 r  ADT7420_i/cathods_OBUF[6]_inst_i_840/O[3]
                         net (fo=2, routed)           0.862    29.248    ADT7420_i/cathods_OBUF[6]_inst_i_840_n_4
    SLICE_X12Y92         LUT3 (Prop_lut3_I0_O)        0.335    29.583 r  ADT7420_i/cathods_OBUF[6]_inst_i_585/O
                         net (fo=2, routed)           0.708    30.291    ADT7420_i/cathods_OBUF[6]_inst_i_585_n_0
    SLICE_X12Y92         LUT4 (Prop_lut4_I3_O)        0.331    30.622 r  ADT7420_i/cathods_OBUF[6]_inst_i_589/O
                         net (fo=1, routed)           0.000    30.622    ADT7420_i/cathods_OBUF[6]_inst_i_589_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.998 r  ADT7420_i/cathods_OBUF[6]_inst_i_308/CO[3]
                         net (fo=1, routed)           0.000    30.998    ADT7420_i/cathods_OBUF[6]_inst_i_308_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    31.217 r  ADT7420_i/cathods_OBUF[6]_inst_i_177/O[0]
                         net (fo=3, routed)           0.986    32.203    ADT7420_i/cathods_OBUF[6]_inst_i_177_n_7
    SLICE_X11Y92         LUT4 (Prop_lut4_I0_O)        0.295    32.498 r  ADT7420_i/cathods_OBUF[6]_inst_i_297/O
                         net (fo=1, routed)           0.569    33.066    ADT7420_i/cathods_OBUF[6]_inst_i_297_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    33.586 r  ADT7420_i/cathods_OBUF[6]_inst_i_169/CO[3]
                         net (fo=1, routed)           0.000    33.586    ADT7420_i/cathods_OBUF[6]_inst_i_169_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.743 r  ADT7420_i/cathods_OBUF[6]_inst_i_86/CO[1]
                         net (fo=1, routed)           0.407    34.151    ADT7420_i/cathods_OBUF[6]_inst_i_86_n_2
    SLICE_X11Y93         LUT5 (Prop_lut5_I0_O)        0.332    34.483 r  ADT7420_i/cathods_OBUF[6]_inst_i_47/O
                         net (fo=67, routed)          1.129    35.612    ADT7420_i/cathods_OBUF[6]_inst_i_47_n_0
    SLICE_X14Y94         LUT3 (Prop_lut3_I1_O)        0.150    35.762 r  ADT7420_i/cathods_OBUF[4]_inst_i_48/O
                         net (fo=1, routed)           0.606    36.368    ADT7420_i/cathods_OBUF[4]_inst_i_48_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    37.152 r  ADT7420_i/cathods_OBUF[4]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    37.152    ADT7420_i/cathods_OBUF[4]_inst_i_26_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.266 r  ADT7420_i/cathods_OBUF[6]_inst_i_79/CO[3]
                         net (fo=1, routed)           0.000    37.266    ADT7420_i/cathods_OBUF[6]_inst_i_79_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.380 r  ADT7420_i/cathods_OBUF[6]_inst_i_41/CO[3]
                         net (fo=1, routed)           0.000    37.380    ADT7420_i/cathods_OBUF[6]_inst_i_41_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.494 r  ADT7420_i/cathods_OBUF[6]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.001    37.494    ADT7420_i/cathods_OBUF[6]_inst_i_22_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.651 r  ADT7420_i/cathods_OBUF[6]_inst_i_7/CO[1]
                         net (fo=125, routed)         1.244    38.896    ADT7420_i/cathods_OBUF[6]_inst_i_7_n_2
    SLICE_X14Y101        LUT2 (Prop_lut2_I0_O)        0.329    39.225 r  ADT7420_i/cathods_OBUF[6]_inst_i_263/O
                         net (fo=1, routed)           0.000    39.225    ADT7420_i/cathods_OBUF[6]_inst_i_263_n_0
    SLICE_X14Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.758 r  ADT7420_i/cathods_OBUF[6]_inst_i_135/CO[3]
                         net (fo=1, routed)           0.000    39.758    ADT7420_i/cathods_OBUF[6]_inst_i_135_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.875 r  ADT7420_i/cathods_OBUF[6]_inst_i_64/CO[3]
                         net (fo=1, routed)           0.000    39.875    ADT7420_i/cathods_OBUF[6]_inst_i_64_n_0
    SLICE_X14Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    40.114 r  ADT7420_i/cathods_OBUF[6]_inst_i_33/O[2]
                         net (fo=3, routed)           1.470    41.584    ADT7420_i/abs_val0[31]
    SLICE_X28Y98         LUT3 (Prop_lut3_I2_O)        0.301    41.885 r  ADT7420_i/cathods_OBUF[5]_inst_i_37/O
                         net (fo=106, routed)         2.711    44.596    ADT7420_i/cathods_OBUF[5]_inst_i_37_n_0
    SLICE_X10Y102        LUT5 (Prop_lut5_I4_O)        0.124    44.720 r  ADT7420_i/cathods_OBUF[5]_inst_i_260/O
                         net (fo=64, routed)          3.066    47.786    ADT7420_i/cathods_OBUF[5]_inst_i_260_n_0
    SLICE_X44Y92         LUT3 (Prop_lut3_I2_O)        0.154    47.940 r  ADT7420_i/cathods_OBUF[6]_inst_i_981/O
                         net (fo=4, routed)           1.260    49.200    ADT7420_i/cathods_OBUF[6]_inst_i_981_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    49.910 r  ADT7420_i/cathods_OBUF[6]_inst_i_771/CO[3]
                         net (fo=1, routed)           0.000    49.910    ADT7420_i/cathods_OBUF[6]_inst_i_771_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    50.149 r  ADT7420_i/cathods_OBUF[6]_inst_i_772/O[2]
                         net (fo=2, routed)           1.437    51.586    ADT7420_i/cathods_OBUF[6]_inst_i_772_n_5
    SLICE_X44Y93         LUT3 (Prop_lut3_I2_O)        0.332    51.918 r  ADT7420_i/cathods_OBUF[6]_inst_i_508/O
                         net (fo=2, routed)           0.970    52.888    ADT7420_i/cathods_OBUF[6]_inst_i_508_n_0
    SLICE_X42Y94         LUT4 (Prop_lut4_I3_O)        0.327    53.215 r  ADT7420_i/cathods_OBUF[6]_inst_i_512/O
                         net (fo=1, routed)           0.000    53.215    ADT7420_i/cathods_OBUF[6]_inst_i_512_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    53.591 r  ADT7420_i/cathods_OBUF[6]_inst_i_246/CO[3]
                         net (fo=1, routed)           0.000    53.591    ADT7420_i/cathods_OBUF[6]_inst_i_246_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.708 r  ADT7420_i/cathods_OBUF[6]_inst_i_348/CO[3]
                         net (fo=1, routed)           0.000    53.708    ADT7420_i/cathods_OBUF[6]_inst_i_348_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.825 r  ADT7420_i/cathods_OBUF[6]_inst_i_853/CO[3]
                         net (fo=1, routed)           0.000    53.825    ADT7420_i/cathods_OBUF[6]_inst_i_853_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.044 r  ADT7420_i/cathods_OBUF[6]_inst_i_1201/O[0]
                         net (fo=3, routed)           0.958    55.002    ADT7420_i/cathods_OBUF[6]_inst_i_1201_n_7
    SLICE_X39Y96         LUT3 (Prop_lut3_I2_O)        0.295    55.297 r  ADT7420_i/cathods_OBUF[6]_inst_i_1283/O
                         net (fo=2, routed)           0.956    56.253    ADT7420_i/cathods_OBUF[6]_inst_i_1283_n_0
    SLICE_X40Y96         LUT5 (Prop_lut5_I4_O)        0.152    56.405 r  ADT7420_i/cathods_OBUF[6]_inst_i_1192/O
                         net (fo=2, routed)           0.677    57.083    ADT7420_i/cathods_OBUF[6]_inst_i_1192_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I0_O)        0.326    57.409 r  ADT7420_i/cathods_OBUF[6]_inst_i_1196/O
                         net (fo=1, routed)           0.000    57.409    ADT7420_i/cathods_OBUF[6]_inst_i_1196_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    57.810 r  ADT7420_i/cathods_OBUF[6]_inst_i_999/CO[3]
                         net (fo=1, routed)           0.000    57.810    ADT7420_i/cathods_OBUF[6]_inst_i_999_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    58.049 r  ADT7420_i/cathods_OBUF[6]_inst_i_778/O[2]
                         net (fo=7, routed)           1.296    59.344    ADT7420_i/cathods_OBUF[6]_inst_i_778_n_5
    SLICE_X35Y102        LUT2 (Prop_lut2_I1_O)        0.302    59.646 r  ADT7420_i/cathods_OBUF[6]_inst_i_868/O
                         net (fo=1, routed)           0.000    59.646    ADT7420_i/cathods_OBUF[6]_inst_i_868_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    60.178 r  ADT7420_i/cathods_OBUF[6]_inst_i_620/CO[3]
                         net (fo=1, routed)           0.000    60.178    ADT7420_i/cathods_OBUF[6]_inst_i_620_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    60.491 r  ADT7420_i/cathods_OBUF[6]_inst_i_339/O[3]
                         net (fo=3, routed)           1.307    61.798    ADT7420_i/cathods_OBUF[6]_inst_i_339_n_4
    SLICE_X15Y104        LUT6 (Prop_lut6_I1_O)        0.306    62.104 r  ADT7420_i/cathods_OBUF[6]_inst_i_334/O
                         net (fo=1, routed)           0.643    62.747    ADT7420_i/cathods_OBUF[6]_inst_i_334_n_0
    SLICE_X34Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    63.297 r  ADT7420_i/cathods_OBUF[6]_inst_i_187/CO[3]
                         net (fo=1, routed)           0.000    63.297    ADT7420_i/cathods_OBUF[6]_inst_i_187_n_0
    SLICE_X34Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    63.551 r  ADT7420_i/cathods_OBUF[6]_inst_i_97/CO[0]
                         net (fo=57, routed)          1.896    65.447    ADT7420_i/cathods_OBUF[6]_inst_i_97_n_3
    SLICE_X36Y99         LUT5 (Prop_lut5_I3_O)        0.393    65.840 r  ADT7420_i/cathods_OBUF[6]_inst_i_92/O
                         net (fo=1, routed)           0.547    66.387    ADT7420_i/cathods_OBUF[6]_inst_i_92_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.800    67.187 f  ADT7420_i/cathods_OBUF[6]_inst_i_49/O[1]
                         net (fo=3, routed)           0.979    68.167    ADT7420_i/digit14[2]
    SLICE_X37Y100        LUT5 (Prop_lut5_I4_O)        0.303    68.470 r  ADT7420_i/cathods_OBUF[6]_inst_i_103/O
                         net (fo=1, routed)           0.000    68.470    ADT7420_i/cathods_OBUF[6]_inst_i_103_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.020 r  ADT7420_i/cathods_OBUF[6]_inst_i_51/CO[3]
                         net (fo=1, routed)           0.000    69.020    ADT7420_i/cathods_OBUF[6]_inst_i_51_n_0
    SLICE_X37Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    69.242 r  ADT7420_i/cathods_OBUF[6]_inst_i_928/O[0]
                         net (fo=1, routed)           0.806    70.048    ADT7420_i/digit15[5]
    SLICE_X41Y101        LUT5 (Prop_lut5_I2_O)        0.299    70.347 r  ADT7420_i/cathods_OBUF[6]_inst_i_728/O
                         net (fo=39, routed)          2.797    73.144    ADT7420_i/cathods_OBUF[6]_inst_i_728_n_0
    SLICE_X44Y102        LUT5 (Prop_lut5_I0_O)        0.124    73.268 r  ADT7420_i/cathods_OBUF[6]_inst_i_1338/O
                         net (fo=1, routed)           0.000    73.268    ADT7420_i/cathods_OBUF[6]_inst_i_1338_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.818 r  ADT7420_i/cathods_OBUF[6]_inst_i_1260/CO[3]
                         net (fo=1, routed)           0.000    73.818    ADT7420_i/cathods_OBUF[6]_inst_i_1260_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.932 r  ADT7420_i/cathods_OBUF[6]_inst_i_1117/CO[3]
                         net (fo=1, routed)           0.000    73.932    ADT7420_i/cathods_OBUF[6]_inst_i_1117_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.046 r  ADT7420_i/cathods_OBUF[6]_inst_i_884/CO[3]
                         net (fo=1, routed)           0.000    74.046    ADT7420_i/cathods_OBUF[6]_inst_i_884_n_0
    SLICE_X44Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.160 r  ADT7420_i/cathods_OBUF[6]_inst_i_672/CO[3]
                         net (fo=1, routed)           0.000    74.160    ADT7420_i/cathods_OBUF[6]_inst_i_672_n_0
    SLICE_X44Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.274 r  ADT7420_i/cathods_OBUF[6]_inst_i_367/CO[3]
                         net (fo=1, routed)           0.000    74.274    ADT7420_i/cathods_OBUF[6]_inst_i_367_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    74.496 r  ADT7420_i/cathods_OBUF[6]_inst_i_729/O[0]
                         net (fo=3, routed)           0.584    75.079    ADT7420_i/cathods_OBUF[6]_inst_i_729_n_7
    SLICE_X43Y107        LUT4 (Prop_lut4_I0_O)        0.325    75.404 r  ADT7420_i/cathods_OBUF[6]_inst_i_399/O
                         net (fo=1, routed)           0.532    75.936    ADT7420_i/cathods_OBUF[6]_inst_i_399_n_0
    SLICE_X45Y108        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.745    76.681 r  ADT7420_i/cathods_OBUF[6]_inst_i_217/O[2]
                         net (fo=3, routed)           0.834    77.515    ADT7420_i/cathods_OBUF[6]_inst_i_217_n_5
    SLICE_X46Y107        LUT3 (Prop_lut3_I1_O)        0.302    77.817 r  ADT7420_i/cathods_OBUF[6]_inst_i_220/O
                         net (fo=2, routed)           0.947    78.764    ADT7420_i/cathods_OBUF[6]_inst_i_220_n_0
    SLICE_X49Y106        LUT5 (Prop_lut5_I1_O)        0.153    78.917 r  ADT7420_i/cathods_OBUF[6]_inst_i_111/O
                         net (fo=2, routed)           1.006    79.923    ADT7420_i/cathods_OBUF[6]_inst_i_111_n_0
    SLICE_X47Y106        LUT6 (Prop_lut6_I0_O)        0.327    80.250 r  ADT7420_i/cathods_OBUF[6]_inst_i_115/O
                         net (fo=1, routed)           0.000    80.250    ADT7420_i/cathods_OBUF[6]_inst_i_115_n_0
    SLICE_X47Y106        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    80.890 r  ADT7420_i/cathods_OBUF[6]_inst_i_55/O[3]
                         net (fo=2, routed)           0.814    81.705    ADT7420_i/cathods_OBUF[6]_inst_i_55_n_4
    SLICE_X46Y108        LUT2 (Prop_lut2_I1_O)        0.306    82.011 r  ADT7420_i/cathods_OBUF[6]_inst_i_107/O
                         net (fo=1, routed)           0.000    82.011    ADT7420_i/cathods_OBUF[6]_inst_i_107_n_0
    SLICE_X46Y108        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    82.589 r  ADT7420_i/cathods_OBUF[6]_inst_i_54/O[2]
                         net (fo=1, routed)           0.979    83.568    ADT7420_i/cathods_OBUF[6]_inst_i_54_n_5
    SLICE_X40Y107        LUT2 (Prop_lut2_I1_O)        0.301    83.869 r  ADT7420_i/cathods_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.000    83.869    ADT7420_i/cathods_OBUF[6]_inst_i_31_n_0
    SLICE_X40Y107        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    84.116 r  ADT7420_i/cathods_OBUF[6]_inst_i_9/O[0]
                         net (fo=7, routed)           1.440    85.556    ADT7420_i/cathods_OBUF[6]_inst_i_9_n_7
    SLICE_X14Y106        LUT6 (Prop_lut6_I4_O)        0.299    85.855 r  ADT7420_i/cathods_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.740    86.595    ADT7420_i/cathodeval[1]
    SLICE_X9Y107         LUT5 (Prop_lut5_I0_O)        0.124    86.719 r  ADT7420_i/cathods_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.982    90.701    cathods_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    94.257 r  cathods_OBUF[1]_inst/O
                         net (fo=0)                   0.000    94.257    cathods[1]
    R10                                                               r  cathods[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT7420_i/TEMP_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathods[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        88.984ns  (logic 31.867ns (35.812%)  route 57.117ns (64.188%))
  Logic Levels:           89  (CARRY4=48 LUT1=1 LUT2=5 LUT3=11 LUT4=5 LUT5=9 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.638     5.241    ADT7420_i/CLK_IBUF_BUFG
    SLICE_X8Y83          FDRE                                         r  ADT7420_i/TEMP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDRE (Prop_fdre_C_Q)         0.518     5.759 r  ADT7420_i/TEMP_reg[1]/Q
                         net (fo=24, routed)          1.893     7.652    ADT7420_i/TEMP[1]
    SLICE_X3Y84          LUT2 (Prop_lut2_I0_O)        0.124     7.776 r  ADT7420_i/cathods_OBUF[6]_inst_i_554/O
                         net (fo=1, routed)           0.000     7.776    ADT7420_i/cathods_OBUF[6]_inst_i_554_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.177 r  ADT7420_i/cathods_OBUF[6]_inst_i_276/CO[3]
                         net (fo=1, routed)           0.000     8.177    ADT7420_i/cathods_OBUF[6]_inst_i_276_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.291 r  ADT7420_i/cathods_OBUF[6]_inst_i_150/CO[3]
                         net (fo=1, routed)           0.000     8.291    ADT7420_i/cathods_OBUF[6]_inst_i_150_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.625 r  ADT7420_i/cathods_OBUF[6]_inst_i_76/O[1]
                         net (fo=3, routed)           0.996     9.621    ADT7420_i/cathods_OBUF[6]_inst_i_76_n_6
    SLICE_X2Y83          LUT3 (Prop_lut3_I0_O)        0.329     9.950 r  ADT7420_i/cathods_OBUF[6]_inst_i_552/O
                         net (fo=2, routed)           1.047    10.997    ADT7420_i/cathods_OBUF[6]_inst_i_552_n_0
    SLICE_X3Y88          LUT5 (Prop_lut5_I1_O)        0.328    11.325 r  ADT7420_i/cathods_OBUF[6]_inst_i_268/O
                         net (fo=2, routed)           0.811    12.136    ADT7420_i/cathods_OBUF[6]_inst_i_268_n_0
    SLICE_X2Y86          LUT6 (Prop_lut6_I0_O)        0.124    12.260 r  ADT7420_i/cathods_OBUF[6]_inst_i_272/O
                         net (fo=1, routed)           0.000    12.260    ADT7420_i/cathods_OBUF[6]_inst_i_272_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.793 r  ADT7420_i/cathods_OBUF[6]_inst_i_141/CO[3]
                         net (fo=1, routed)           0.000    12.793    ADT7420_i/cathods_OBUF[6]_inst_i_141_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.012 f  ADT7420_i/cathods_OBUF[6]_inst_i_69/O[0]
                         net (fo=13, routed)          0.771    13.783    ADT7420_i/cathods_OBUF[6]_inst_i_69_n_7
    SLICE_X4Y86          LUT1 (Prop_lut1_I0_O)        0.295    14.078 r  ADT7420_i/cathods_OBUF[4]_inst_i_397/O
                         net (fo=1, routed)           0.000    14.078    ADT7420_i/cathods_OBUF[4]_inst_i_397_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    14.625 r  ADT7420_i/cathods_OBUF[4]_inst_i_276/O[2]
                         net (fo=12, routed)          1.830    16.454    ADT7420_i/temp_celsius3[19]
    SLICE_X8Y90          LUT3 (Prop_lut3_I1_O)        0.330    16.784 r  ADT7420_i/cathods_OBUF[4]_inst_i_209/O
                         net (fo=9, routed)           1.709    18.493    ADT7420_i/cathods_OBUF[4]_inst_i_209_n_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I3_O)        0.348    18.841 r  ADT7420_i/cathods_OBUF[4]_inst_i_279/O
                         net (fo=2, routed)           1.179    20.020    ADT7420_i/cathods_OBUF[4]_inst_i_279_n_0
    SLICE_X5Y87          LUT6 (Prop_lut6_I1_O)        0.124    20.144 r  ADT7420_i/cathods_OBUF[4]_inst_i_283/O
                         net (fo=1, routed)           0.000    20.144    ADT7420_i/cathods_OBUF[4]_inst_i_283_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.694 r  ADT7420_i/cathods_OBUF[4]_inst_i_122/CO[3]
                         net (fo=1, routed)           0.000    20.694    ADT7420_i/cathods_OBUF[4]_inst_i_122_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.933 r  ADT7420_i/cathods_OBUF[4]_inst_i_208/O[2]
                         net (fo=4, routed)           1.375    22.307    ADT7420_i/cathods_OBUF[4]_inst_i_208_n_5
    SLICE_X6Y94          LUT3 (Prop_lut3_I1_O)        0.328    22.635 r  ADT7420_i/cathods_OBUF[6]_inst_i_562/O
                         net (fo=1, routed)           1.267    23.903    ADT7420_i/cathods_OBUF[6]_inst_i_562_n_0
    SLICE_X7Y91          LUT6 (Prop_lut6_I1_O)        0.328    24.231 r  ADT7420_i/cathods_OBUF[6]_inst_i_288/O
                         net (fo=1, routed)           0.000    24.231    ADT7420_i/cathods_OBUF[6]_inst_i_288_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.763 r  ADT7420_i/cathods_OBUF[6]_inst_i_160/CO[3]
                         net (fo=1, routed)           0.000    24.763    ADT7420_i/cathods_OBUF[6]_inst_i_160_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.985 f  ADT7420_i/cathods_OBUF[6]_inst_i_85/O[0]
                         net (fo=17, routed)          1.503    26.488    ADT7420_i/cathods_OBUF[6]_inst_i_85_n_7
    SLICE_X14Y92         LUT3 (Prop_lut3_I0_O)        0.327    26.815 r  ADT7420_i/cathods_OBUF[6]_inst_i_1065/O
                         net (fo=1, routed)           0.751    27.565    ADT7420_i/cathods_OBUF[6]_inst_i_1065_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.820    28.385 r  ADT7420_i/cathods_OBUF[6]_inst_i_840/O[3]
                         net (fo=2, routed)           0.862    29.248    ADT7420_i/cathods_OBUF[6]_inst_i_840_n_4
    SLICE_X12Y92         LUT3 (Prop_lut3_I0_O)        0.335    29.583 r  ADT7420_i/cathods_OBUF[6]_inst_i_585/O
                         net (fo=2, routed)           0.708    30.291    ADT7420_i/cathods_OBUF[6]_inst_i_585_n_0
    SLICE_X12Y92         LUT4 (Prop_lut4_I3_O)        0.331    30.622 r  ADT7420_i/cathods_OBUF[6]_inst_i_589/O
                         net (fo=1, routed)           0.000    30.622    ADT7420_i/cathods_OBUF[6]_inst_i_589_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.998 r  ADT7420_i/cathods_OBUF[6]_inst_i_308/CO[3]
                         net (fo=1, routed)           0.000    30.998    ADT7420_i/cathods_OBUF[6]_inst_i_308_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    31.217 r  ADT7420_i/cathods_OBUF[6]_inst_i_177/O[0]
                         net (fo=3, routed)           0.986    32.203    ADT7420_i/cathods_OBUF[6]_inst_i_177_n_7
    SLICE_X11Y92         LUT4 (Prop_lut4_I0_O)        0.295    32.498 r  ADT7420_i/cathods_OBUF[6]_inst_i_297/O
                         net (fo=1, routed)           0.569    33.066    ADT7420_i/cathods_OBUF[6]_inst_i_297_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    33.586 r  ADT7420_i/cathods_OBUF[6]_inst_i_169/CO[3]
                         net (fo=1, routed)           0.000    33.586    ADT7420_i/cathods_OBUF[6]_inst_i_169_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.743 r  ADT7420_i/cathods_OBUF[6]_inst_i_86/CO[1]
                         net (fo=1, routed)           0.407    34.151    ADT7420_i/cathods_OBUF[6]_inst_i_86_n_2
    SLICE_X11Y93         LUT5 (Prop_lut5_I0_O)        0.332    34.483 r  ADT7420_i/cathods_OBUF[6]_inst_i_47/O
                         net (fo=67, routed)          1.129    35.612    ADT7420_i/cathods_OBUF[6]_inst_i_47_n_0
    SLICE_X14Y94         LUT3 (Prop_lut3_I1_O)        0.150    35.762 r  ADT7420_i/cathods_OBUF[4]_inst_i_48/O
                         net (fo=1, routed)           0.606    36.368    ADT7420_i/cathods_OBUF[4]_inst_i_48_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    37.152 r  ADT7420_i/cathods_OBUF[4]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    37.152    ADT7420_i/cathods_OBUF[4]_inst_i_26_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.266 r  ADT7420_i/cathods_OBUF[6]_inst_i_79/CO[3]
                         net (fo=1, routed)           0.000    37.266    ADT7420_i/cathods_OBUF[6]_inst_i_79_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.380 r  ADT7420_i/cathods_OBUF[6]_inst_i_41/CO[3]
                         net (fo=1, routed)           0.000    37.380    ADT7420_i/cathods_OBUF[6]_inst_i_41_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.494 r  ADT7420_i/cathods_OBUF[6]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.001    37.494    ADT7420_i/cathods_OBUF[6]_inst_i_22_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.651 r  ADT7420_i/cathods_OBUF[6]_inst_i_7/CO[1]
                         net (fo=125, routed)         1.244    38.896    ADT7420_i/cathods_OBUF[6]_inst_i_7_n_2
    SLICE_X14Y101        LUT2 (Prop_lut2_I0_O)        0.329    39.225 r  ADT7420_i/cathods_OBUF[6]_inst_i_263/O
                         net (fo=1, routed)           0.000    39.225    ADT7420_i/cathods_OBUF[6]_inst_i_263_n_0
    SLICE_X14Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.758 r  ADT7420_i/cathods_OBUF[6]_inst_i_135/CO[3]
                         net (fo=1, routed)           0.000    39.758    ADT7420_i/cathods_OBUF[6]_inst_i_135_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.875 r  ADT7420_i/cathods_OBUF[6]_inst_i_64/CO[3]
                         net (fo=1, routed)           0.000    39.875    ADT7420_i/cathods_OBUF[6]_inst_i_64_n_0
    SLICE_X14Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    40.114 r  ADT7420_i/cathods_OBUF[6]_inst_i_33/O[2]
                         net (fo=3, routed)           1.470    41.584    ADT7420_i/abs_val0[31]
    SLICE_X28Y98         LUT3 (Prop_lut3_I2_O)        0.301    41.885 r  ADT7420_i/cathods_OBUF[5]_inst_i_37/O
                         net (fo=106, routed)         2.711    44.596    ADT7420_i/cathods_OBUF[5]_inst_i_37_n_0
    SLICE_X10Y102        LUT5 (Prop_lut5_I4_O)        0.124    44.720 r  ADT7420_i/cathods_OBUF[5]_inst_i_260/O
                         net (fo=64, routed)          3.066    47.786    ADT7420_i/cathods_OBUF[5]_inst_i_260_n_0
    SLICE_X44Y92         LUT3 (Prop_lut3_I2_O)        0.154    47.940 r  ADT7420_i/cathods_OBUF[6]_inst_i_981/O
                         net (fo=4, routed)           1.260    49.200    ADT7420_i/cathods_OBUF[6]_inst_i_981_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    49.910 r  ADT7420_i/cathods_OBUF[6]_inst_i_771/CO[3]
                         net (fo=1, routed)           0.000    49.910    ADT7420_i/cathods_OBUF[6]_inst_i_771_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    50.149 r  ADT7420_i/cathods_OBUF[6]_inst_i_772/O[2]
                         net (fo=2, routed)           1.437    51.586    ADT7420_i/cathods_OBUF[6]_inst_i_772_n_5
    SLICE_X44Y93         LUT3 (Prop_lut3_I2_O)        0.332    51.918 r  ADT7420_i/cathods_OBUF[6]_inst_i_508/O
                         net (fo=2, routed)           0.970    52.888    ADT7420_i/cathods_OBUF[6]_inst_i_508_n_0
    SLICE_X42Y94         LUT4 (Prop_lut4_I3_O)        0.327    53.215 r  ADT7420_i/cathods_OBUF[6]_inst_i_512/O
                         net (fo=1, routed)           0.000    53.215    ADT7420_i/cathods_OBUF[6]_inst_i_512_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    53.591 r  ADT7420_i/cathods_OBUF[6]_inst_i_246/CO[3]
                         net (fo=1, routed)           0.000    53.591    ADT7420_i/cathods_OBUF[6]_inst_i_246_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.708 r  ADT7420_i/cathods_OBUF[6]_inst_i_348/CO[3]
                         net (fo=1, routed)           0.000    53.708    ADT7420_i/cathods_OBUF[6]_inst_i_348_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.825 r  ADT7420_i/cathods_OBUF[6]_inst_i_853/CO[3]
                         net (fo=1, routed)           0.000    53.825    ADT7420_i/cathods_OBUF[6]_inst_i_853_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.044 r  ADT7420_i/cathods_OBUF[6]_inst_i_1201/O[0]
                         net (fo=3, routed)           0.958    55.002    ADT7420_i/cathods_OBUF[6]_inst_i_1201_n_7
    SLICE_X39Y96         LUT3 (Prop_lut3_I2_O)        0.295    55.297 r  ADT7420_i/cathods_OBUF[6]_inst_i_1283/O
                         net (fo=2, routed)           0.956    56.253    ADT7420_i/cathods_OBUF[6]_inst_i_1283_n_0
    SLICE_X40Y96         LUT5 (Prop_lut5_I4_O)        0.152    56.405 r  ADT7420_i/cathods_OBUF[6]_inst_i_1192/O
                         net (fo=2, routed)           0.677    57.083    ADT7420_i/cathods_OBUF[6]_inst_i_1192_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I0_O)        0.326    57.409 r  ADT7420_i/cathods_OBUF[6]_inst_i_1196/O
                         net (fo=1, routed)           0.000    57.409    ADT7420_i/cathods_OBUF[6]_inst_i_1196_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    57.810 r  ADT7420_i/cathods_OBUF[6]_inst_i_999/CO[3]
                         net (fo=1, routed)           0.000    57.810    ADT7420_i/cathods_OBUF[6]_inst_i_999_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    58.049 r  ADT7420_i/cathods_OBUF[6]_inst_i_778/O[2]
                         net (fo=7, routed)           1.296    59.344    ADT7420_i/cathods_OBUF[6]_inst_i_778_n_5
    SLICE_X35Y102        LUT2 (Prop_lut2_I1_O)        0.302    59.646 r  ADT7420_i/cathods_OBUF[6]_inst_i_868/O
                         net (fo=1, routed)           0.000    59.646    ADT7420_i/cathods_OBUF[6]_inst_i_868_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    60.178 r  ADT7420_i/cathods_OBUF[6]_inst_i_620/CO[3]
                         net (fo=1, routed)           0.000    60.178    ADT7420_i/cathods_OBUF[6]_inst_i_620_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    60.491 r  ADT7420_i/cathods_OBUF[6]_inst_i_339/O[3]
                         net (fo=3, routed)           1.307    61.798    ADT7420_i/cathods_OBUF[6]_inst_i_339_n_4
    SLICE_X15Y104        LUT6 (Prop_lut6_I1_O)        0.306    62.104 r  ADT7420_i/cathods_OBUF[6]_inst_i_334/O
                         net (fo=1, routed)           0.643    62.747    ADT7420_i/cathods_OBUF[6]_inst_i_334_n_0
    SLICE_X34Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    63.297 r  ADT7420_i/cathods_OBUF[6]_inst_i_187/CO[3]
                         net (fo=1, routed)           0.000    63.297    ADT7420_i/cathods_OBUF[6]_inst_i_187_n_0
    SLICE_X34Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    63.551 r  ADT7420_i/cathods_OBUF[6]_inst_i_97/CO[0]
                         net (fo=57, routed)          1.896    65.447    ADT7420_i/cathods_OBUF[6]_inst_i_97_n_3
    SLICE_X36Y99         LUT5 (Prop_lut5_I3_O)        0.393    65.840 r  ADT7420_i/cathods_OBUF[6]_inst_i_92/O
                         net (fo=1, routed)           0.547    66.387    ADT7420_i/cathods_OBUF[6]_inst_i_92_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.800    67.187 f  ADT7420_i/cathods_OBUF[6]_inst_i_49/O[1]
                         net (fo=3, routed)           0.979    68.167    ADT7420_i/digit14[2]
    SLICE_X37Y100        LUT5 (Prop_lut5_I4_O)        0.303    68.470 r  ADT7420_i/cathods_OBUF[6]_inst_i_103/O
                         net (fo=1, routed)           0.000    68.470    ADT7420_i/cathods_OBUF[6]_inst_i_103_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.020 r  ADT7420_i/cathods_OBUF[6]_inst_i_51/CO[3]
                         net (fo=1, routed)           0.000    69.020    ADT7420_i/cathods_OBUF[6]_inst_i_51_n_0
    SLICE_X37Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    69.242 r  ADT7420_i/cathods_OBUF[6]_inst_i_928/O[0]
                         net (fo=1, routed)           0.806    70.048    ADT7420_i/digit15[5]
    SLICE_X41Y101        LUT5 (Prop_lut5_I2_O)        0.299    70.347 r  ADT7420_i/cathods_OBUF[6]_inst_i_728/O
                         net (fo=39, routed)          2.797    73.144    ADT7420_i/cathods_OBUF[6]_inst_i_728_n_0
    SLICE_X44Y102        LUT5 (Prop_lut5_I0_O)        0.124    73.268 r  ADT7420_i/cathods_OBUF[6]_inst_i_1338/O
                         net (fo=1, routed)           0.000    73.268    ADT7420_i/cathods_OBUF[6]_inst_i_1338_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.818 r  ADT7420_i/cathods_OBUF[6]_inst_i_1260/CO[3]
                         net (fo=1, routed)           0.000    73.818    ADT7420_i/cathods_OBUF[6]_inst_i_1260_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.932 r  ADT7420_i/cathods_OBUF[6]_inst_i_1117/CO[3]
                         net (fo=1, routed)           0.000    73.932    ADT7420_i/cathods_OBUF[6]_inst_i_1117_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.046 r  ADT7420_i/cathods_OBUF[6]_inst_i_884/CO[3]
                         net (fo=1, routed)           0.000    74.046    ADT7420_i/cathods_OBUF[6]_inst_i_884_n_0
    SLICE_X44Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.160 r  ADT7420_i/cathods_OBUF[6]_inst_i_672/CO[3]
                         net (fo=1, routed)           0.000    74.160    ADT7420_i/cathods_OBUF[6]_inst_i_672_n_0
    SLICE_X44Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.274 r  ADT7420_i/cathods_OBUF[6]_inst_i_367/CO[3]
                         net (fo=1, routed)           0.000    74.274    ADT7420_i/cathods_OBUF[6]_inst_i_367_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    74.496 r  ADT7420_i/cathods_OBUF[6]_inst_i_729/O[0]
                         net (fo=3, routed)           0.584    75.079    ADT7420_i/cathods_OBUF[6]_inst_i_729_n_7
    SLICE_X43Y107        LUT4 (Prop_lut4_I0_O)        0.325    75.404 r  ADT7420_i/cathods_OBUF[6]_inst_i_399/O
                         net (fo=1, routed)           0.532    75.936    ADT7420_i/cathods_OBUF[6]_inst_i_399_n_0
    SLICE_X45Y108        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.745    76.681 r  ADT7420_i/cathods_OBUF[6]_inst_i_217/O[2]
                         net (fo=3, routed)           0.834    77.515    ADT7420_i/cathods_OBUF[6]_inst_i_217_n_5
    SLICE_X46Y107        LUT3 (Prop_lut3_I1_O)        0.302    77.817 r  ADT7420_i/cathods_OBUF[6]_inst_i_220/O
                         net (fo=2, routed)           0.947    78.764    ADT7420_i/cathods_OBUF[6]_inst_i_220_n_0
    SLICE_X49Y106        LUT5 (Prop_lut5_I1_O)        0.153    78.917 r  ADT7420_i/cathods_OBUF[6]_inst_i_111/O
                         net (fo=2, routed)           1.006    79.923    ADT7420_i/cathods_OBUF[6]_inst_i_111_n_0
    SLICE_X47Y106        LUT6 (Prop_lut6_I0_O)        0.327    80.250 r  ADT7420_i/cathods_OBUF[6]_inst_i_115/O
                         net (fo=1, routed)           0.000    80.250    ADT7420_i/cathods_OBUF[6]_inst_i_115_n_0
    SLICE_X47Y106        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    80.890 r  ADT7420_i/cathods_OBUF[6]_inst_i_55/O[3]
                         net (fo=2, routed)           0.814    81.705    ADT7420_i/cathods_OBUF[6]_inst_i_55_n_4
    SLICE_X46Y108        LUT2 (Prop_lut2_I1_O)        0.306    82.011 r  ADT7420_i/cathods_OBUF[6]_inst_i_107/O
                         net (fo=1, routed)           0.000    82.011    ADT7420_i/cathods_OBUF[6]_inst_i_107_n_0
    SLICE_X46Y108        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    82.589 r  ADT7420_i/cathods_OBUF[6]_inst_i_54/O[2]
                         net (fo=1, routed)           0.979    83.568    ADT7420_i/cathods_OBUF[6]_inst_i_54_n_5
    SLICE_X40Y107        LUT2 (Prop_lut2_I1_O)        0.301    83.869 r  ADT7420_i/cathods_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.000    83.869    ADT7420_i/cathods_OBUF[6]_inst_i_31_n_0
    SLICE_X40Y107        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    84.116 r  ADT7420_i/cathods_OBUF[6]_inst_i_9/O[0]
                         net (fo=7, routed)           1.095    85.211    ADT7420_i/cathods_OBUF[6]_inst_i_9_n_7
    SLICE_X14Y106        LUT6 (Prop_lut6_I4_O)        0.299    85.510 r  ADT7420_i/cathods_OBUF[5]_inst_i_15/O
                         net (fo=1, routed)           0.815    86.325    ADT7420_i/cathodeval[5]
    SLICE_X9Y106         LUT4 (Prop_lut4_I0_O)        0.124    86.449 r  ADT7420_i/cathods_OBUF[5]_inst_i_6/O
                         net (fo=1, routed)           0.905    87.354    ADT7420_i/cathods_OBUF[5]_inst_i_6_n_0
    SLICE_X6Y106         LUT6 (Prop_lut6_I5_O)        0.124    87.478 r  ADT7420_i/cathods_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.185    90.664    cathods_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    94.224 r  cathods_OBUF[5]_inst/O
                         net (fo=0)                   0.000    94.224    cathods[5]
    T11                                                               r  cathods[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT7420_i/TEMP_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathods[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        87.611ns  (logic 31.716ns (36.200%)  route 55.896ns (63.800%))
  Logic Levels:           88  (CARRY4=48 LUT1=1 LUT2=5 LUT3=11 LUT4=4 LUT5=9 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.638     5.241    ADT7420_i/CLK_IBUF_BUFG
    SLICE_X8Y83          FDRE                                         r  ADT7420_i/TEMP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDRE (Prop_fdre_C_Q)         0.518     5.759 r  ADT7420_i/TEMP_reg[1]/Q
                         net (fo=24, routed)          1.893     7.652    ADT7420_i/TEMP[1]
    SLICE_X3Y84          LUT2 (Prop_lut2_I0_O)        0.124     7.776 r  ADT7420_i/cathods_OBUF[6]_inst_i_554/O
                         net (fo=1, routed)           0.000     7.776    ADT7420_i/cathods_OBUF[6]_inst_i_554_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.177 r  ADT7420_i/cathods_OBUF[6]_inst_i_276/CO[3]
                         net (fo=1, routed)           0.000     8.177    ADT7420_i/cathods_OBUF[6]_inst_i_276_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.291 r  ADT7420_i/cathods_OBUF[6]_inst_i_150/CO[3]
                         net (fo=1, routed)           0.000     8.291    ADT7420_i/cathods_OBUF[6]_inst_i_150_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.625 r  ADT7420_i/cathods_OBUF[6]_inst_i_76/O[1]
                         net (fo=3, routed)           0.996     9.621    ADT7420_i/cathods_OBUF[6]_inst_i_76_n_6
    SLICE_X2Y83          LUT3 (Prop_lut3_I0_O)        0.329     9.950 r  ADT7420_i/cathods_OBUF[6]_inst_i_552/O
                         net (fo=2, routed)           1.047    10.997    ADT7420_i/cathods_OBUF[6]_inst_i_552_n_0
    SLICE_X3Y88          LUT5 (Prop_lut5_I1_O)        0.328    11.325 r  ADT7420_i/cathods_OBUF[6]_inst_i_268/O
                         net (fo=2, routed)           0.811    12.136    ADT7420_i/cathods_OBUF[6]_inst_i_268_n_0
    SLICE_X2Y86          LUT6 (Prop_lut6_I0_O)        0.124    12.260 r  ADT7420_i/cathods_OBUF[6]_inst_i_272/O
                         net (fo=1, routed)           0.000    12.260    ADT7420_i/cathods_OBUF[6]_inst_i_272_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.793 r  ADT7420_i/cathods_OBUF[6]_inst_i_141/CO[3]
                         net (fo=1, routed)           0.000    12.793    ADT7420_i/cathods_OBUF[6]_inst_i_141_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.012 f  ADT7420_i/cathods_OBUF[6]_inst_i_69/O[0]
                         net (fo=13, routed)          0.771    13.783    ADT7420_i/cathods_OBUF[6]_inst_i_69_n_7
    SLICE_X4Y86          LUT1 (Prop_lut1_I0_O)        0.295    14.078 r  ADT7420_i/cathods_OBUF[4]_inst_i_397/O
                         net (fo=1, routed)           0.000    14.078    ADT7420_i/cathods_OBUF[4]_inst_i_397_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    14.625 r  ADT7420_i/cathods_OBUF[4]_inst_i_276/O[2]
                         net (fo=12, routed)          1.830    16.454    ADT7420_i/temp_celsius3[19]
    SLICE_X8Y90          LUT3 (Prop_lut3_I1_O)        0.330    16.784 r  ADT7420_i/cathods_OBUF[4]_inst_i_209/O
                         net (fo=9, routed)           1.709    18.493    ADT7420_i/cathods_OBUF[4]_inst_i_209_n_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I3_O)        0.348    18.841 r  ADT7420_i/cathods_OBUF[4]_inst_i_279/O
                         net (fo=2, routed)           1.179    20.020    ADT7420_i/cathods_OBUF[4]_inst_i_279_n_0
    SLICE_X5Y87          LUT6 (Prop_lut6_I1_O)        0.124    20.144 r  ADT7420_i/cathods_OBUF[4]_inst_i_283/O
                         net (fo=1, routed)           0.000    20.144    ADT7420_i/cathods_OBUF[4]_inst_i_283_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.694 r  ADT7420_i/cathods_OBUF[4]_inst_i_122/CO[3]
                         net (fo=1, routed)           0.000    20.694    ADT7420_i/cathods_OBUF[4]_inst_i_122_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.933 r  ADT7420_i/cathods_OBUF[4]_inst_i_208/O[2]
                         net (fo=4, routed)           1.375    22.307    ADT7420_i/cathods_OBUF[4]_inst_i_208_n_5
    SLICE_X6Y94          LUT3 (Prop_lut3_I1_O)        0.328    22.635 r  ADT7420_i/cathods_OBUF[6]_inst_i_562/O
                         net (fo=1, routed)           1.267    23.903    ADT7420_i/cathods_OBUF[6]_inst_i_562_n_0
    SLICE_X7Y91          LUT6 (Prop_lut6_I1_O)        0.328    24.231 r  ADT7420_i/cathods_OBUF[6]_inst_i_288/O
                         net (fo=1, routed)           0.000    24.231    ADT7420_i/cathods_OBUF[6]_inst_i_288_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.763 r  ADT7420_i/cathods_OBUF[6]_inst_i_160/CO[3]
                         net (fo=1, routed)           0.000    24.763    ADT7420_i/cathods_OBUF[6]_inst_i_160_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.985 f  ADT7420_i/cathods_OBUF[6]_inst_i_85/O[0]
                         net (fo=17, routed)          1.503    26.488    ADT7420_i/cathods_OBUF[6]_inst_i_85_n_7
    SLICE_X14Y92         LUT3 (Prop_lut3_I0_O)        0.327    26.815 r  ADT7420_i/cathods_OBUF[6]_inst_i_1065/O
                         net (fo=1, routed)           0.751    27.565    ADT7420_i/cathods_OBUF[6]_inst_i_1065_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.820    28.385 r  ADT7420_i/cathods_OBUF[6]_inst_i_840/O[3]
                         net (fo=2, routed)           0.862    29.248    ADT7420_i/cathods_OBUF[6]_inst_i_840_n_4
    SLICE_X12Y92         LUT3 (Prop_lut3_I0_O)        0.335    29.583 r  ADT7420_i/cathods_OBUF[6]_inst_i_585/O
                         net (fo=2, routed)           0.708    30.291    ADT7420_i/cathods_OBUF[6]_inst_i_585_n_0
    SLICE_X12Y92         LUT4 (Prop_lut4_I3_O)        0.331    30.622 r  ADT7420_i/cathods_OBUF[6]_inst_i_589/O
                         net (fo=1, routed)           0.000    30.622    ADT7420_i/cathods_OBUF[6]_inst_i_589_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.998 r  ADT7420_i/cathods_OBUF[6]_inst_i_308/CO[3]
                         net (fo=1, routed)           0.000    30.998    ADT7420_i/cathods_OBUF[6]_inst_i_308_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    31.217 r  ADT7420_i/cathods_OBUF[6]_inst_i_177/O[0]
                         net (fo=3, routed)           0.986    32.203    ADT7420_i/cathods_OBUF[6]_inst_i_177_n_7
    SLICE_X11Y92         LUT4 (Prop_lut4_I0_O)        0.295    32.498 r  ADT7420_i/cathods_OBUF[6]_inst_i_297/O
                         net (fo=1, routed)           0.569    33.066    ADT7420_i/cathods_OBUF[6]_inst_i_297_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    33.586 r  ADT7420_i/cathods_OBUF[6]_inst_i_169/CO[3]
                         net (fo=1, routed)           0.000    33.586    ADT7420_i/cathods_OBUF[6]_inst_i_169_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.743 r  ADT7420_i/cathods_OBUF[6]_inst_i_86/CO[1]
                         net (fo=1, routed)           0.407    34.151    ADT7420_i/cathods_OBUF[6]_inst_i_86_n_2
    SLICE_X11Y93         LUT5 (Prop_lut5_I0_O)        0.332    34.483 r  ADT7420_i/cathods_OBUF[6]_inst_i_47/O
                         net (fo=67, routed)          1.129    35.612    ADT7420_i/cathods_OBUF[6]_inst_i_47_n_0
    SLICE_X14Y94         LUT3 (Prop_lut3_I1_O)        0.150    35.762 r  ADT7420_i/cathods_OBUF[4]_inst_i_48/O
                         net (fo=1, routed)           0.606    36.368    ADT7420_i/cathods_OBUF[4]_inst_i_48_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    37.152 r  ADT7420_i/cathods_OBUF[4]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    37.152    ADT7420_i/cathods_OBUF[4]_inst_i_26_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.266 r  ADT7420_i/cathods_OBUF[6]_inst_i_79/CO[3]
                         net (fo=1, routed)           0.000    37.266    ADT7420_i/cathods_OBUF[6]_inst_i_79_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.380 r  ADT7420_i/cathods_OBUF[6]_inst_i_41/CO[3]
                         net (fo=1, routed)           0.000    37.380    ADT7420_i/cathods_OBUF[6]_inst_i_41_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.494 r  ADT7420_i/cathods_OBUF[6]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.001    37.494    ADT7420_i/cathods_OBUF[6]_inst_i_22_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.651 r  ADT7420_i/cathods_OBUF[6]_inst_i_7/CO[1]
                         net (fo=125, routed)         1.244    38.896    ADT7420_i/cathods_OBUF[6]_inst_i_7_n_2
    SLICE_X14Y101        LUT2 (Prop_lut2_I0_O)        0.329    39.225 r  ADT7420_i/cathods_OBUF[6]_inst_i_263/O
                         net (fo=1, routed)           0.000    39.225    ADT7420_i/cathods_OBUF[6]_inst_i_263_n_0
    SLICE_X14Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.758 r  ADT7420_i/cathods_OBUF[6]_inst_i_135/CO[3]
                         net (fo=1, routed)           0.000    39.758    ADT7420_i/cathods_OBUF[6]_inst_i_135_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.875 r  ADT7420_i/cathods_OBUF[6]_inst_i_64/CO[3]
                         net (fo=1, routed)           0.000    39.875    ADT7420_i/cathods_OBUF[6]_inst_i_64_n_0
    SLICE_X14Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    40.114 r  ADT7420_i/cathods_OBUF[6]_inst_i_33/O[2]
                         net (fo=3, routed)           1.470    41.584    ADT7420_i/abs_val0[31]
    SLICE_X28Y98         LUT3 (Prop_lut3_I2_O)        0.301    41.885 r  ADT7420_i/cathods_OBUF[5]_inst_i_37/O
                         net (fo=106, routed)         2.711    44.596    ADT7420_i/cathods_OBUF[5]_inst_i_37_n_0
    SLICE_X10Y102        LUT5 (Prop_lut5_I4_O)        0.124    44.720 r  ADT7420_i/cathods_OBUF[5]_inst_i_260/O
                         net (fo=64, routed)          3.066    47.786    ADT7420_i/cathods_OBUF[5]_inst_i_260_n_0
    SLICE_X44Y92         LUT3 (Prop_lut3_I2_O)        0.154    47.940 r  ADT7420_i/cathods_OBUF[6]_inst_i_981/O
                         net (fo=4, routed)           1.260    49.200    ADT7420_i/cathods_OBUF[6]_inst_i_981_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    49.910 r  ADT7420_i/cathods_OBUF[6]_inst_i_771/CO[3]
                         net (fo=1, routed)           0.000    49.910    ADT7420_i/cathods_OBUF[6]_inst_i_771_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    50.149 r  ADT7420_i/cathods_OBUF[6]_inst_i_772/O[2]
                         net (fo=2, routed)           1.437    51.586    ADT7420_i/cathods_OBUF[6]_inst_i_772_n_5
    SLICE_X44Y93         LUT3 (Prop_lut3_I2_O)        0.332    51.918 r  ADT7420_i/cathods_OBUF[6]_inst_i_508/O
                         net (fo=2, routed)           0.970    52.888    ADT7420_i/cathods_OBUF[6]_inst_i_508_n_0
    SLICE_X42Y94         LUT4 (Prop_lut4_I3_O)        0.327    53.215 r  ADT7420_i/cathods_OBUF[6]_inst_i_512/O
                         net (fo=1, routed)           0.000    53.215    ADT7420_i/cathods_OBUF[6]_inst_i_512_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    53.591 r  ADT7420_i/cathods_OBUF[6]_inst_i_246/CO[3]
                         net (fo=1, routed)           0.000    53.591    ADT7420_i/cathods_OBUF[6]_inst_i_246_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.708 r  ADT7420_i/cathods_OBUF[6]_inst_i_348/CO[3]
                         net (fo=1, routed)           0.000    53.708    ADT7420_i/cathods_OBUF[6]_inst_i_348_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.825 r  ADT7420_i/cathods_OBUF[6]_inst_i_853/CO[3]
                         net (fo=1, routed)           0.000    53.825    ADT7420_i/cathods_OBUF[6]_inst_i_853_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.044 r  ADT7420_i/cathods_OBUF[6]_inst_i_1201/O[0]
                         net (fo=3, routed)           0.958    55.002    ADT7420_i/cathods_OBUF[6]_inst_i_1201_n_7
    SLICE_X39Y96         LUT3 (Prop_lut3_I2_O)        0.295    55.297 r  ADT7420_i/cathods_OBUF[6]_inst_i_1283/O
                         net (fo=2, routed)           0.956    56.253    ADT7420_i/cathods_OBUF[6]_inst_i_1283_n_0
    SLICE_X40Y96         LUT5 (Prop_lut5_I4_O)        0.152    56.405 r  ADT7420_i/cathods_OBUF[6]_inst_i_1192/O
                         net (fo=2, routed)           0.677    57.083    ADT7420_i/cathods_OBUF[6]_inst_i_1192_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I0_O)        0.326    57.409 r  ADT7420_i/cathods_OBUF[6]_inst_i_1196/O
                         net (fo=1, routed)           0.000    57.409    ADT7420_i/cathods_OBUF[6]_inst_i_1196_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    57.810 r  ADT7420_i/cathods_OBUF[6]_inst_i_999/CO[3]
                         net (fo=1, routed)           0.000    57.810    ADT7420_i/cathods_OBUF[6]_inst_i_999_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    58.049 r  ADT7420_i/cathods_OBUF[6]_inst_i_778/O[2]
                         net (fo=7, routed)           1.296    59.344    ADT7420_i/cathods_OBUF[6]_inst_i_778_n_5
    SLICE_X35Y102        LUT2 (Prop_lut2_I1_O)        0.302    59.646 r  ADT7420_i/cathods_OBUF[6]_inst_i_868/O
                         net (fo=1, routed)           0.000    59.646    ADT7420_i/cathods_OBUF[6]_inst_i_868_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    60.178 r  ADT7420_i/cathods_OBUF[6]_inst_i_620/CO[3]
                         net (fo=1, routed)           0.000    60.178    ADT7420_i/cathods_OBUF[6]_inst_i_620_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    60.491 r  ADT7420_i/cathods_OBUF[6]_inst_i_339/O[3]
                         net (fo=3, routed)           1.307    61.798    ADT7420_i/cathods_OBUF[6]_inst_i_339_n_4
    SLICE_X15Y104        LUT6 (Prop_lut6_I1_O)        0.306    62.104 r  ADT7420_i/cathods_OBUF[6]_inst_i_334/O
                         net (fo=1, routed)           0.643    62.747    ADT7420_i/cathods_OBUF[6]_inst_i_334_n_0
    SLICE_X34Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    63.297 r  ADT7420_i/cathods_OBUF[6]_inst_i_187/CO[3]
                         net (fo=1, routed)           0.000    63.297    ADT7420_i/cathods_OBUF[6]_inst_i_187_n_0
    SLICE_X34Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    63.551 r  ADT7420_i/cathods_OBUF[6]_inst_i_97/CO[0]
                         net (fo=57, routed)          1.896    65.447    ADT7420_i/cathods_OBUF[6]_inst_i_97_n_3
    SLICE_X36Y99         LUT5 (Prop_lut5_I3_O)        0.393    65.840 r  ADT7420_i/cathods_OBUF[6]_inst_i_92/O
                         net (fo=1, routed)           0.547    66.387    ADT7420_i/cathods_OBUF[6]_inst_i_92_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.800    67.187 f  ADT7420_i/cathods_OBUF[6]_inst_i_49/O[1]
                         net (fo=3, routed)           0.979    68.167    ADT7420_i/digit14[2]
    SLICE_X37Y100        LUT5 (Prop_lut5_I4_O)        0.303    68.470 r  ADT7420_i/cathods_OBUF[6]_inst_i_103/O
                         net (fo=1, routed)           0.000    68.470    ADT7420_i/cathods_OBUF[6]_inst_i_103_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.020 r  ADT7420_i/cathods_OBUF[6]_inst_i_51/CO[3]
                         net (fo=1, routed)           0.000    69.020    ADT7420_i/cathods_OBUF[6]_inst_i_51_n_0
    SLICE_X37Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    69.242 r  ADT7420_i/cathods_OBUF[6]_inst_i_928/O[0]
                         net (fo=1, routed)           0.806    70.048    ADT7420_i/digit15[5]
    SLICE_X41Y101        LUT5 (Prop_lut5_I2_O)        0.299    70.347 r  ADT7420_i/cathods_OBUF[6]_inst_i_728/O
                         net (fo=39, routed)          2.797    73.144    ADT7420_i/cathods_OBUF[6]_inst_i_728_n_0
    SLICE_X44Y102        LUT5 (Prop_lut5_I0_O)        0.124    73.268 r  ADT7420_i/cathods_OBUF[6]_inst_i_1338/O
                         net (fo=1, routed)           0.000    73.268    ADT7420_i/cathods_OBUF[6]_inst_i_1338_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.818 r  ADT7420_i/cathods_OBUF[6]_inst_i_1260/CO[3]
                         net (fo=1, routed)           0.000    73.818    ADT7420_i/cathods_OBUF[6]_inst_i_1260_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.932 r  ADT7420_i/cathods_OBUF[6]_inst_i_1117/CO[3]
                         net (fo=1, routed)           0.000    73.932    ADT7420_i/cathods_OBUF[6]_inst_i_1117_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.046 r  ADT7420_i/cathods_OBUF[6]_inst_i_884/CO[3]
                         net (fo=1, routed)           0.000    74.046    ADT7420_i/cathods_OBUF[6]_inst_i_884_n_0
    SLICE_X44Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.160 r  ADT7420_i/cathods_OBUF[6]_inst_i_672/CO[3]
                         net (fo=1, routed)           0.000    74.160    ADT7420_i/cathods_OBUF[6]_inst_i_672_n_0
    SLICE_X44Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.274 r  ADT7420_i/cathods_OBUF[6]_inst_i_367/CO[3]
                         net (fo=1, routed)           0.000    74.274    ADT7420_i/cathods_OBUF[6]_inst_i_367_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    74.496 r  ADT7420_i/cathods_OBUF[6]_inst_i_729/O[0]
                         net (fo=3, routed)           0.584    75.079    ADT7420_i/cathods_OBUF[6]_inst_i_729_n_7
    SLICE_X43Y107        LUT4 (Prop_lut4_I0_O)        0.325    75.404 r  ADT7420_i/cathods_OBUF[6]_inst_i_399/O
                         net (fo=1, routed)           0.532    75.936    ADT7420_i/cathods_OBUF[6]_inst_i_399_n_0
    SLICE_X45Y108        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.745    76.681 r  ADT7420_i/cathods_OBUF[6]_inst_i_217/O[2]
                         net (fo=3, routed)           0.834    77.515    ADT7420_i/cathods_OBUF[6]_inst_i_217_n_5
    SLICE_X46Y107        LUT3 (Prop_lut3_I1_O)        0.302    77.817 r  ADT7420_i/cathods_OBUF[6]_inst_i_220/O
                         net (fo=2, routed)           0.947    78.764    ADT7420_i/cathods_OBUF[6]_inst_i_220_n_0
    SLICE_X49Y106        LUT5 (Prop_lut5_I1_O)        0.153    78.917 r  ADT7420_i/cathods_OBUF[6]_inst_i_111/O
                         net (fo=2, routed)           1.006    79.923    ADT7420_i/cathods_OBUF[6]_inst_i_111_n_0
    SLICE_X47Y106        LUT6 (Prop_lut6_I0_O)        0.327    80.250 r  ADT7420_i/cathods_OBUF[6]_inst_i_115/O
                         net (fo=1, routed)           0.000    80.250    ADT7420_i/cathods_OBUF[6]_inst_i_115_n_0
    SLICE_X47Y106        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    80.890 r  ADT7420_i/cathods_OBUF[6]_inst_i_55/O[3]
                         net (fo=2, routed)           0.814    81.705    ADT7420_i/cathods_OBUF[6]_inst_i_55_n_4
    SLICE_X46Y108        LUT2 (Prop_lut2_I1_O)        0.306    82.011 r  ADT7420_i/cathods_OBUF[6]_inst_i_107/O
                         net (fo=1, routed)           0.000    82.011    ADT7420_i/cathods_OBUF[6]_inst_i_107_n_0
    SLICE_X46Y108        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    82.589 r  ADT7420_i/cathods_OBUF[6]_inst_i_54/O[2]
                         net (fo=1, routed)           0.979    83.568    ADT7420_i/cathods_OBUF[6]_inst_i_54_n_5
    SLICE_X40Y107        LUT2 (Prop_lut2_I1_O)        0.301    83.869 r  ADT7420_i/cathods_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.000    83.869    ADT7420_i/cathods_OBUF[6]_inst_i_31_n_0
    SLICE_X40Y107        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    84.116 r  ADT7420_i/cathods_OBUF[6]_inst_i_9/O[0]
                         net (fo=7, routed)           0.720    84.836    ADT7420_i/cathods_OBUF[6]_inst_i_9_n_7
    SLICE_X15Y106        LUT6 (Prop_lut6_I4_O)        0.299    85.135 r  ADT7420_i/cathods_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           1.132    86.267    ADT7420_i/cathodeval[4]
    SLICE_X10Y105        LUT6 (Prop_lut6_I5_O)        0.124    86.391 r  ADT7420_i/cathods_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.927    89.318    cathods_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    92.852 r  cathods_OBUF[4]_inst/O
                         net (fo=0)                   0.000    92.852    cathods[4]
    P15                                                               r  cathods[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT7420_i/TEMP_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathods[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        87.310ns  (logic 31.719ns (36.330%)  route 55.590ns (63.670%))
  Logic Levels:           88  (CARRY4=48 LUT1=1 LUT2=5 LUT3=11 LUT4=4 LUT5=9 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.638     5.241    ADT7420_i/CLK_IBUF_BUFG
    SLICE_X8Y83          FDRE                                         r  ADT7420_i/TEMP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDRE (Prop_fdre_C_Q)         0.518     5.759 r  ADT7420_i/TEMP_reg[1]/Q
                         net (fo=24, routed)          1.893     7.652    ADT7420_i/TEMP[1]
    SLICE_X3Y84          LUT2 (Prop_lut2_I0_O)        0.124     7.776 r  ADT7420_i/cathods_OBUF[6]_inst_i_554/O
                         net (fo=1, routed)           0.000     7.776    ADT7420_i/cathods_OBUF[6]_inst_i_554_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.177 r  ADT7420_i/cathods_OBUF[6]_inst_i_276/CO[3]
                         net (fo=1, routed)           0.000     8.177    ADT7420_i/cathods_OBUF[6]_inst_i_276_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.291 r  ADT7420_i/cathods_OBUF[6]_inst_i_150/CO[3]
                         net (fo=1, routed)           0.000     8.291    ADT7420_i/cathods_OBUF[6]_inst_i_150_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.625 r  ADT7420_i/cathods_OBUF[6]_inst_i_76/O[1]
                         net (fo=3, routed)           0.996     9.621    ADT7420_i/cathods_OBUF[6]_inst_i_76_n_6
    SLICE_X2Y83          LUT3 (Prop_lut3_I0_O)        0.329     9.950 r  ADT7420_i/cathods_OBUF[6]_inst_i_552/O
                         net (fo=2, routed)           1.047    10.997    ADT7420_i/cathods_OBUF[6]_inst_i_552_n_0
    SLICE_X3Y88          LUT5 (Prop_lut5_I1_O)        0.328    11.325 r  ADT7420_i/cathods_OBUF[6]_inst_i_268/O
                         net (fo=2, routed)           0.811    12.136    ADT7420_i/cathods_OBUF[6]_inst_i_268_n_0
    SLICE_X2Y86          LUT6 (Prop_lut6_I0_O)        0.124    12.260 r  ADT7420_i/cathods_OBUF[6]_inst_i_272/O
                         net (fo=1, routed)           0.000    12.260    ADT7420_i/cathods_OBUF[6]_inst_i_272_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.793 r  ADT7420_i/cathods_OBUF[6]_inst_i_141/CO[3]
                         net (fo=1, routed)           0.000    12.793    ADT7420_i/cathods_OBUF[6]_inst_i_141_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.012 f  ADT7420_i/cathods_OBUF[6]_inst_i_69/O[0]
                         net (fo=13, routed)          0.771    13.783    ADT7420_i/cathods_OBUF[6]_inst_i_69_n_7
    SLICE_X4Y86          LUT1 (Prop_lut1_I0_O)        0.295    14.078 r  ADT7420_i/cathods_OBUF[4]_inst_i_397/O
                         net (fo=1, routed)           0.000    14.078    ADT7420_i/cathods_OBUF[4]_inst_i_397_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    14.625 r  ADT7420_i/cathods_OBUF[4]_inst_i_276/O[2]
                         net (fo=12, routed)          1.830    16.454    ADT7420_i/temp_celsius3[19]
    SLICE_X8Y90          LUT3 (Prop_lut3_I1_O)        0.330    16.784 r  ADT7420_i/cathods_OBUF[4]_inst_i_209/O
                         net (fo=9, routed)           1.709    18.493    ADT7420_i/cathods_OBUF[4]_inst_i_209_n_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I3_O)        0.348    18.841 r  ADT7420_i/cathods_OBUF[4]_inst_i_279/O
                         net (fo=2, routed)           1.179    20.020    ADT7420_i/cathods_OBUF[4]_inst_i_279_n_0
    SLICE_X5Y87          LUT6 (Prop_lut6_I1_O)        0.124    20.144 r  ADT7420_i/cathods_OBUF[4]_inst_i_283/O
                         net (fo=1, routed)           0.000    20.144    ADT7420_i/cathods_OBUF[4]_inst_i_283_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.694 r  ADT7420_i/cathods_OBUF[4]_inst_i_122/CO[3]
                         net (fo=1, routed)           0.000    20.694    ADT7420_i/cathods_OBUF[4]_inst_i_122_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.933 r  ADT7420_i/cathods_OBUF[4]_inst_i_208/O[2]
                         net (fo=4, routed)           1.375    22.307    ADT7420_i/cathods_OBUF[4]_inst_i_208_n_5
    SLICE_X6Y94          LUT3 (Prop_lut3_I1_O)        0.328    22.635 r  ADT7420_i/cathods_OBUF[6]_inst_i_562/O
                         net (fo=1, routed)           1.267    23.903    ADT7420_i/cathods_OBUF[6]_inst_i_562_n_0
    SLICE_X7Y91          LUT6 (Prop_lut6_I1_O)        0.328    24.231 r  ADT7420_i/cathods_OBUF[6]_inst_i_288/O
                         net (fo=1, routed)           0.000    24.231    ADT7420_i/cathods_OBUF[6]_inst_i_288_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.763 r  ADT7420_i/cathods_OBUF[6]_inst_i_160/CO[3]
                         net (fo=1, routed)           0.000    24.763    ADT7420_i/cathods_OBUF[6]_inst_i_160_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.985 f  ADT7420_i/cathods_OBUF[6]_inst_i_85/O[0]
                         net (fo=17, routed)          1.503    26.488    ADT7420_i/cathods_OBUF[6]_inst_i_85_n_7
    SLICE_X14Y92         LUT3 (Prop_lut3_I0_O)        0.327    26.815 r  ADT7420_i/cathods_OBUF[6]_inst_i_1065/O
                         net (fo=1, routed)           0.751    27.565    ADT7420_i/cathods_OBUF[6]_inst_i_1065_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.820    28.385 r  ADT7420_i/cathods_OBUF[6]_inst_i_840/O[3]
                         net (fo=2, routed)           0.862    29.248    ADT7420_i/cathods_OBUF[6]_inst_i_840_n_4
    SLICE_X12Y92         LUT3 (Prop_lut3_I0_O)        0.335    29.583 r  ADT7420_i/cathods_OBUF[6]_inst_i_585/O
                         net (fo=2, routed)           0.708    30.291    ADT7420_i/cathods_OBUF[6]_inst_i_585_n_0
    SLICE_X12Y92         LUT4 (Prop_lut4_I3_O)        0.331    30.622 r  ADT7420_i/cathods_OBUF[6]_inst_i_589/O
                         net (fo=1, routed)           0.000    30.622    ADT7420_i/cathods_OBUF[6]_inst_i_589_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.998 r  ADT7420_i/cathods_OBUF[6]_inst_i_308/CO[3]
                         net (fo=1, routed)           0.000    30.998    ADT7420_i/cathods_OBUF[6]_inst_i_308_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    31.217 r  ADT7420_i/cathods_OBUF[6]_inst_i_177/O[0]
                         net (fo=3, routed)           0.986    32.203    ADT7420_i/cathods_OBUF[6]_inst_i_177_n_7
    SLICE_X11Y92         LUT4 (Prop_lut4_I0_O)        0.295    32.498 r  ADT7420_i/cathods_OBUF[6]_inst_i_297/O
                         net (fo=1, routed)           0.569    33.066    ADT7420_i/cathods_OBUF[6]_inst_i_297_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    33.586 r  ADT7420_i/cathods_OBUF[6]_inst_i_169/CO[3]
                         net (fo=1, routed)           0.000    33.586    ADT7420_i/cathods_OBUF[6]_inst_i_169_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.743 r  ADT7420_i/cathods_OBUF[6]_inst_i_86/CO[1]
                         net (fo=1, routed)           0.407    34.151    ADT7420_i/cathods_OBUF[6]_inst_i_86_n_2
    SLICE_X11Y93         LUT5 (Prop_lut5_I0_O)        0.332    34.483 r  ADT7420_i/cathods_OBUF[6]_inst_i_47/O
                         net (fo=67, routed)          1.129    35.612    ADT7420_i/cathods_OBUF[6]_inst_i_47_n_0
    SLICE_X14Y94         LUT3 (Prop_lut3_I1_O)        0.150    35.762 r  ADT7420_i/cathods_OBUF[4]_inst_i_48/O
                         net (fo=1, routed)           0.606    36.368    ADT7420_i/cathods_OBUF[4]_inst_i_48_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    37.152 r  ADT7420_i/cathods_OBUF[4]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    37.152    ADT7420_i/cathods_OBUF[4]_inst_i_26_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.266 r  ADT7420_i/cathods_OBUF[6]_inst_i_79/CO[3]
                         net (fo=1, routed)           0.000    37.266    ADT7420_i/cathods_OBUF[6]_inst_i_79_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.380 r  ADT7420_i/cathods_OBUF[6]_inst_i_41/CO[3]
                         net (fo=1, routed)           0.000    37.380    ADT7420_i/cathods_OBUF[6]_inst_i_41_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.494 r  ADT7420_i/cathods_OBUF[6]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.001    37.494    ADT7420_i/cathods_OBUF[6]_inst_i_22_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.651 r  ADT7420_i/cathods_OBUF[6]_inst_i_7/CO[1]
                         net (fo=125, routed)         1.244    38.896    ADT7420_i/cathods_OBUF[6]_inst_i_7_n_2
    SLICE_X14Y101        LUT2 (Prop_lut2_I0_O)        0.329    39.225 r  ADT7420_i/cathods_OBUF[6]_inst_i_263/O
                         net (fo=1, routed)           0.000    39.225    ADT7420_i/cathods_OBUF[6]_inst_i_263_n_0
    SLICE_X14Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.758 r  ADT7420_i/cathods_OBUF[6]_inst_i_135/CO[3]
                         net (fo=1, routed)           0.000    39.758    ADT7420_i/cathods_OBUF[6]_inst_i_135_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.875 r  ADT7420_i/cathods_OBUF[6]_inst_i_64/CO[3]
                         net (fo=1, routed)           0.000    39.875    ADT7420_i/cathods_OBUF[6]_inst_i_64_n_0
    SLICE_X14Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    40.114 r  ADT7420_i/cathods_OBUF[6]_inst_i_33/O[2]
                         net (fo=3, routed)           1.470    41.584    ADT7420_i/abs_val0[31]
    SLICE_X28Y98         LUT3 (Prop_lut3_I2_O)        0.301    41.885 r  ADT7420_i/cathods_OBUF[5]_inst_i_37/O
                         net (fo=106, routed)         2.711    44.596    ADT7420_i/cathods_OBUF[5]_inst_i_37_n_0
    SLICE_X10Y102        LUT5 (Prop_lut5_I4_O)        0.124    44.720 r  ADT7420_i/cathods_OBUF[5]_inst_i_260/O
                         net (fo=64, routed)          3.066    47.786    ADT7420_i/cathods_OBUF[5]_inst_i_260_n_0
    SLICE_X44Y92         LUT3 (Prop_lut3_I2_O)        0.154    47.940 r  ADT7420_i/cathods_OBUF[6]_inst_i_981/O
                         net (fo=4, routed)           1.260    49.200    ADT7420_i/cathods_OBUF[6]_inst_i_981_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    49.910 r  ADT7420_i/cathods_OBUF[6]_inst_i_771/CO[3]
                         net (fo=1, routed)           0.000    49.910    ADT7420_i/cathods_OBUF[6]_inst_i_771_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    50.149 r  ADT7420_i/cathods_OBUF[6]_inst_i_772/O[2]
                         net (fo=2, routed)           1.437    51.586    ADT7420_i/cathods_OBUF[6]_inst_i_772_n_5
    SLICE_X44Y93         LUT3 (Prop_lut3_I2_O)        0.332    51.918 r  ADT7420_i/cathods_OBUF[6]_inst_i_508/O
                         net (fo=2, routed)           0.970    52.888    ADT7420_i/cathods_OBUF[6]_inst_i_508_n_0
    SLICE_X42Y94         LUT4 (Prop_lut4_I3_O)        0.327    53.215 r  ADT7420_i/cathods_OBUF[6]_inst_i_512/O
                         net (fo=1, routed)           0.000    53.215    ADT7420_i/cathods_OBUF[6]_inst_i_512_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    53.591 r  ADT7420_i/cathods_OBUF[6]_inst_i_246/CO[3]
                         net (fo=1, routed)           0.000    53.591    ADT7420_i/cathods_OBUF[6]_inst_i_246_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.708 r  ADT7420_i/cathods_OBUF[6]_inst_i_348/CO[3]
                         net (fo=1, routed)           0.000    53.708    ADT7420_i/cathods_OBUF[6]_inst_i_348_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.825 r  ADT7420_i/cathods_OBUF[6]_inst_i_853/CO[3]
                         net (fo=1, routed)           0.000    53.825    ADT7420_i/cathods_OBUF[6]_inst_i_853_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.044 r  ADT7420_i/cathods_OBUF[6]_inst_i_1201/O[0]
                         net (fo=3, routed)           0.958    55.002    ADT7420_i/cathods_OBUF[6]_inst_i_1201_n_7
    SLICE_X39Y96         LUT3 (Prop_lut3_I2_O)        0.295    55.297 r  ADT7420_i/cathods_OBUF[6]_inst_i_1283/O
                         net (fo=2, routed)           0.956    56.253    ADT7420_i/cathods_OBUF[6]_inst_i_1283_n_0
    SLICE_X40Y96         LUT5 (Prop_lut5_I4_O)        0.152    56.405 r  ADT7420_i/cathods_OBUF[6]_inst_i_1192/O
                         net (fo=2, routed)           0.677    57.083    ADT7420_i/cathods_OBUF[6]_inst_i_1192_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I0_O)        0.326    57.409 r  ADT7420_i/cathods_OBUF[6]_inst_i_1196/O
                         net (fo=1, routed)           0.000    57.409    ADT7420_i/cathods_OBUF[6]_inst_i_1196_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    57.810 r  ADT7420_i/cathods_OBUF[6]_inst_i_999/CO[3]
                         net (fo=1, routed)           0.000    57.810    ADT7420_i/cathods_OBUF[6]_inst_i_999_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    58.049 r  ADT7420_i/cathods_OBUF[6]_inst_i_778/O[2]
                         net (fo=7, routed)           1.296    59.344    ADT7420_i/cathods_OBUF[6]_inst_i_778_n_5
    SLICE_X35Y102        LUT2 (Prop_lut2_I1_O)        0.302    59.646 r  ADT7420_i/cathods_OBUF[6]_inst_i_868/O
                         net (fo=1, routed)           0.000    59.646    ADT7420_i/cathods_OBUF[6]_inst_i_868_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    60.178 r  ADT7420_i/cathods_OBUF[6]_inst_i_620/CO[3]
                         net (fo=1, routed)           0.000    60.178    ADT7420_i/cathods_OBUF[6]_inst_i_620_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    60.491 r  ADT7420_i/cathods_OBUF[6]_inst_i_339/O[3]
                         net (fo=3, routed)           1.307    61.798    ADT7420_i/cathods_OBUF[6]_inst_i_339_n_4
    SLICE_X15Y104        LUT6 (Prop_lut6_I1_O)        0.306    62.104 r  ADT7420_i/cathods_OBUF[6]_inst_i_334/O
                         net (fo=1, routed)           0.643    62.747    ADT7420_i/cathods_OBUF[6]_inst_i_334_n_0
    SLICE_X34Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    63.297 r  ADT7420_i/cathods_OBUF[6]_inst_i_187/CO[3]
                         net (fo=1, routed)           0.000    63.297    ADT7420_i/cathods_OBUF[6]_inst_i_187_n_0
    SLICE_X34Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    63.551 r  ADT7420_i/cathods_OBUF[6]_inst_i_97/CO[0]
                         net (fo=57, routed)          1.896    65.447    ADT7420_i/cathods_OBUF[6]_inst_i_97_n_3
    SLICE_X36Y99         LUT5 (Prop_lut5_I3_O)        0.393    65.840 r  ADT7420_i/cathods_OBUF[6]_inst_i_92/O
                         net (fo=1, routed)           0.547    66.387    ADT7420_i/cathods_OBUF[6]_inst_i_92_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.800    67.187 f  ADT7420_i/cathods_OBUF[6]_inst_i_49/O[1]
                         net (fo=3, routed)           0.979    68.167    ADT7420_i/digit14[2]
    SLICE_X37Y100        LUT5 (Prop_lut5_I4_O)        0.303    68.470 r  ADT7420_i/cathods_OBUF[6]_inst_i_103/O
                         net (fo=1, routed)           0.000    68.470    ADT7420_i/cathods_OBUF[6]_inst_i_103_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.020 r  ADT7420_i/cathods_OBUF[6]_inst_i_51/CO[3]
                         net (fo=1, routed)           0.000    69.020    ADT7420_i/cathods_OBUF[6]_inst_i_51_n_0
    SLICE_X37Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    69.242 r  ADT7420_i/cathods_OBUF[6]_inst_i_928/O[0]
                         net (fo=1, routed)           0.806    70.048    ADT7420_i/digit15[5]
    SLICE_X41Y101        LUT5 (Prop_lut5_I2_O)        0.299    70.347 r  ADT7420_i/cathods_OBUF[6]_inst_i_728/O
                         net (fo=39, routed)          2.797    73.144    ADT7420_i/cathods_OBUF[6]_inst_i_728_n_0
    SLICE_X44Y102        LUT5 (Prop_lut5_I0_O)        0.124    73.268 r  ADT7420_i/cathods_OBUF[6]_inst_i_1338/O
                         net (fo=1, routed)           0.000    73.268    ADT7420_i/cathods_OBUF[6]_inst_i_1338_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.818 r  ADT7420_i/cathods_OBUF[6]_inst_i_1260/CO[3]
                         net (fo=1, routed)           0.000    73.818    ADT7420_i/cathods_OBUF[6]_inst_i_1260_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.932 r  ADT7420_i/cathods_OBUF[6]_inst_i_1117/CO[3]
                         net (fo=1, routed)           0.000    73.932    ADT7420_i/cathods_OBUF[6]_inst_i_1117_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.046 r  ADT7420_i/cathods_OBUF[6]_inst_i_884/CO[3]
                         net (fo=1, routed)           0.000    74.046    ADT7420_i/cathods_OBUF[6]_inst_i_884_n_0
    SLICE_X44Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.160 r  ADT7420_i/cathods_OBUF[6]_inst_i_672/CO[3]
                         net (fo=1, routed)           0.000    74.160    ADT7420_i/cathods_OBUF[6]_inst_i_672_n_0
    SLICE_X44Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.274 r  ADT7420_i/cathods_OBUF[6]_inst_i_367/CO[3]
                         net (fo=1, routed)           0.000    74.274    ADT7420_i/cathods_OBUF[6]_inst_i_367_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    74.496 r  ADT7420_i/cathods_OBUF[6]_inst_i_729/O[0]
                         net (fo=3, routed)           0.584    75.079    ADT7420_i/cathods_OBUF[6]_inst_i_729_n_7
    SLICE_X43Y107        LUT4 (Prop_lut4_I0_O)        0.325    75.404 r  ADT7420_i/cathods_OBUF[6]_inst_i_399/O
                         net (fo=1, routed)           0.532    75.936    ADT7420_i/cathods_OBUF[6]_inst_i_399_n_0
    SLICE_X45Y108        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.745    76.681 r  ADT7420_i/cathods_OBUF[6]_inst_i_217/O[2]
                         net (fo=3, routed)           0.834    77.515    ADT7420_i/cathods_OBUF[6]_inst_i_217_n_5
    SLICE_X46Y107        LUT3 (Prop_lut3_I1_O)        0.302    77.817 r  ADT7420_i/cathods_OBUF[6]_inst_i_220/O
                         net (fo=2, routed)           0.947    78.764    ADT7420_i/cathods_OBUF[6]_inst_i_220_n_0
    SLICE_X49Y106        LUT5 (Prop_lut5_I1_O)        0.153    78.917 r  ADT7420_i/cathods_OBUF[6]_inst_i_111/O
                         net (fo=2, routed)           1.006    79.923    ADT7420_i/cathods_OBUF[6]_inst_i_111_n_0
    SLICE_X47Y106        LUT6 (Prop_lut6_I0_O)        0.327    80.250 r  ADT7420_i/cathods_OBUF[6]_inst_i_115/O
                         net (fo=1, routed)           0.000    80.250    ADT7420_i/cathods_OBUF[6]_inst_i_115_n_0
    SLICE_X47Y106        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    80.890 r  ADT7420_i/cathods_OBUF[6]_inst_i_55/O[3]
                         net (fo=2, routed)           0.814    81.705    ADT7420_i/cathods_OBUF[6]_inst_i_55_n_4
    SLICE_X46Y108        LUT2 (Prop_lut2_I1_O)        0.306    82.011 r  ADT7420_i/cathods_OBUF[6]_inst_i_107/O
                         net (fo=1, routed)           0.000    82.011    ADT7420_i/cathods_OBUF[6]_inst_i_107_n_0
    SLICE_X46Y108        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    82.589 r  ADT7420_i/cathods_OBUF[6]_inst_i_54/O[2]
                         net (fo=1, routed)           0.979    83.568    ADT7420_i/cathods_OBUF[6]_inst_i_54_n_5
    SLICE_X40Y107        LUT2 (Prop_lut2_I1_O)        0.301    83.869 r  ADT7420_i/cathods_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.000    83.869    ADT7420_i/cathods_OBUF[6]_inst_i_31_n_0
    SLICE_X40Y107        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    84.116 r  ADT7420_i/cathods_OBUF[6]_inst_i_9/O[0]
                         net (fo=7, routed)           0.999    85.115    ADT7420_i/cathods_OBUF[6]_inst_i_9_n_7
    SLICE_X15Y106        LUT6 (Prop_lut6_I4_O)        0.299    85.414 r  ADT7420_i/cathods_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           1.108    86.522    ADT7420_i/cathodeval[6]
    SLICE_X9Y107         LUT6 (Prop_lut6_I1_O)        0.124    86.646 r  ADT7420_i/cathods_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.367    89.013    cathods_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    92.550 r  cathods_OBUF[6]_inst/O
                         net (fo=0)                   0.000    92.550    cathods[6]
    L18                                                               r  cathods[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT7420_i/TEMP_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathods[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        87.215ns  (logic 31.799ns (36.461%)  route 55.416ns (63.539%))
  Logic Levels:           89  (CARRY4=48 LUT1=1 LUT2=5 LUT3=11 LUT4=5 LUT5=9 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.638     5.241    ADT7420_i/CLK_IBUF_BUFG
    SLICE_X8Y83          FDRE                                         r  ADT7420_i/TEMP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDRE (Prop_fdre_C_Q)         0.518     5.759 r  ADT7420_i/TEMP_reg[1]/Q
                         net (fo=24, routed)          1.893     7.652    ADT7420_i/TEMP[1]
    SLICE_X3Y84          LUT2 (Prop_lut2_I0_O)        0.124     7.776 r  ADT7420_i/cathods_OBUF[6]_inst_i_554/O
                         net (fo=1, routed)           0.000     7.776    ADT7420_i/cathods_OBUF[6]_inst_i_554_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.177 r  ADT7420_i/cathods_OBUF[6]_inst_i_276/CO[3]
                         net (fo=1, routed)           0.000     8.177    ADT7420_i/cathods_OBUF[6]_inst_i_276_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.291 r  ADT7420_i/cathods_OBUF[6]_inst_i_150/CO[3]
                         net (fo=1, routed)           0.000     8.291    ADT7420_i/cathods_OBUF[6]_inst_i_150_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.625 r  ADT7420_i/cathods_OBUF[6]_inst_i_76/O[1]
                         net (fo=3, routed)           0.996     9.621    ADT7420_i/cathods_OBUF[6]_inst_i_76_n_6
    SLICE_X2Y83          LUT3 (Prop_lut3_I0_O)        0.329     9.950 r  ADT7420_i/cathods_OBUF[6]_inst_i_552/O
                         net (fo=2, routed)           1.047    10.997    ADT7420_i/cathods_OBUF[6]_inst_i_552_n_0
    SLICE_X3Y88          LUT5 (Prop_lut5_I1_O)        0.328    11.325 r  ADT7420_i/cathods_OBUF[6]_inst_i_268/O
                         net (fo=2, routed)           0.811    12.136    ADT7420_i/cathods_OBUF[6]_inst_i_268_n_0
    SLICE_X2Y86          LUT6 (Prop_lut6_I0_O)        0.124    12.260 r  ADT7420_i/cathods_OBUF[6]_inst_i_272/O
                         net (fo=1, routed)           0.000    12.260    ADT7420_i/cathods_OBUF[6]_inst_i_272_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.793 r  ADT7420_i/cathods_OBUF[6]_inst_i_141/CO[3]
                         net (fo=1, routed)           0.000    12.793    ADT7420_i/cathods_OBUF[6]_inst_i_141_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.012 f  ADT7420_i/cathods_OBUF[6]_inst_i_69/O[0]
                         net (fo=13, routed)          0.771    13.783    ADT7420_i/cathods_OBUF[6]_inst_i_69_n_7
    SLICE_X4Y86          LUT1 (Prop_lut1_I0_O)        0.295    14.078 r  ADT7420_i/cathods_OBUF[4]_inst_i_397/O
                         net (fo=1, routed)           0.000    14.078    ADT7420_i/cathods_OBUF[4]_inst_i_397_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    14.625 r  ADT7420_i/cathods_OBUF[4]_inst_i_276/O[2]
                         net (fo=12, routed)          1.830    16.454    ADT7420_i/temp_celsius3[19]
    SLICE_X8Y90          LUT3 (Prop_lut3_I1_O)        0.330    16.784 r  ADT7420_i/cathods_OBUF[4]_inst_i_209/O
                         net (fo=9, routed)           1.709    18.493    ADT7420_i/cathods_OBUF[4]_inst_i_209_n_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I3_O)        0.348    18.841 r  ADT7420_i/cathods_OBUF[4]_inst_i_279/O
                         net (fo=2, routed)           1.179    20.020    ADT7420_i/cathods_OBUF[4]_inst_i_279_n_0
    SLICE_X5Y87          LUT6 (Prop_lut6_I1_O)        0.124    20.144 r  ADT7420_i/cathods_OBUF[4]_inst_i_283/O
                         net (fo=1, routed)           0.000    20.144    ADT7420_i/cathods_OBUF[4]_inst_i_283_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.694 r  ADT7420_i/cathods_OBUF[4]_inst_i_122/CO[3]
                         net (fo=1, routed)           0.000    20.694    ADT7420_i/cathods_OBUF[4]_inst_i_122_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.933 r  ADT7420_i/cathods_OBUF[4]_inst_i_208/O[2]
                         net (fo=4, routed)           1.375    22.307    ADT7420_i/cathods_OBUF[4]_inst_i_208_n_5
    SLICE_X6Y94          LUT3 (Prop_lut3_I1_O)        0.328    22.635 r  ADT7420_i/cathods_OBUF[6]_inst_i_562/O
                         net (fo=1, routed)           1.267    23.903    ADT7420_i/cathods_OBUF[6]_inst_i_562_n_0
    SLICE_X7Y91          LUT6 (Prop_lut6_I1_O)        0.328    24.231 r  ADT7420_i/cathods_OBUF[6]_inst_i_288/O
                         net (fo=1, routed)           0.000    24.231    ADT7420_i/cathods_OBUF[6]_inst_i_288_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.763 r  ADT7420_i/cathods_OBUF[6]_inst_i_160/CO[3]
                         net (fo=1, routed)           0.000    24.763    ADT7420_i/cathods_OBUF[6]_inst_i_160_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.985 f  ADT7420_i/cathods_OBUF[6]_inst_i_85/O[0]
                         net (fo=17, routed)          1.503    26.488    ADT7420_i/cathods_OBUF[6]_inst_i_85_n_7
    SLICE_X14Y92         LUT3 (Prop_lut3_I0_O)        0.327    26.815 r  ADT7420_i/cathods_OBUF[6]_inst_i_1065/O
                         net (fo=1, routed)           0.751    27.565    ADT7420_i/cathods_OBUF[6]_inst_i_1065_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.820    28.385 r  ADT7420_i/cathods_OBUF[6]_inst_i_840/O[3]
                         net (fo=2, routed)           0.862    29.248    ADT7420_i/cathods_OBUF[6]_inst_i_840_n_4
    SLICE_X12Y92         LUT3 (Prop_lut3_I0_O)        0.335    29.583 r  ADT7420_i/cathods_OBUF[6]_inst_i_585/O
                         net (fo=2, routed)           0.708    30.291    ADT7420_i/cathods_OBUF[6]_inst_i_585_n_0
    SLICE_X12Y92         LUT4 (Prop_lut4_I3_O)        0.331    30.622 r  ADT7420_i/cathods_OBUF[6]_inst_i_589/O
                         net (fo=1, routed)           0.000    30.622    ADT7420_i/cathods_OBUF[6]_inst_i_589_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.998 r  ADT7420_i/cathods_OBUF[6]_inst_i_308/CO[3]
                         net (fo=1, routed)           0.000    30.998    ADT7420_i/cathods_OBUF[6]_inst_i_308_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    31.217 r  ADT7420_i/cathods_OBUF[6]_inst_i_177/O[0]
                         net (fo=3, routed)           0.986    32.203    ADT7420_i/cathods_OBUF[6]_inst_i_177_n_7
    SLICE_X11Y92         LUT4 (Prop_lut4_I0_O)        0.295    32.498 r  ADT7420_i/cathods_OBUF[6]_inst_i_297/O
                         net (fo=1, routed)           0.569    33.066    ADT7420_i/cathods_OBUF[6]_inst_i_297_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    33.586 r  ADT7420_i/cathods_OBUF[6]_inst_i_169/CO[3]
                         net (fo=1, routed)           0.000    33.586    ADT7420_i/cathods_OBUF[6]_inst_i_169_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.743 r  ADT7420_i/cathods_OBUF[6]_inst_i_86/CO[1]
                         net (fo=1, routed)           0.407    34.151    ADT7420_i/cathods_OBUF[6]_inst_i_86_n_2
    SLICE_X11Y93         LUT5 (Prop_lut5_I0_O)        0.332    34.483 r  ADT7420_i/cathods_OBUF[6]_inst_i_47/O
                         net (fo=67, routed)          1.129    35.612    ADT7420_i/cathods_OBUF[6]_inst_i_47_n_0
    SLICE_X14Y94         LUT3 (Prop_lut3_I1_O)        0.150    35.762 r  ADT7420_i/cathods_OBUF[4]_inst_i_48/O
                         net (fo=1, routed)           0.606    36.368    ADT7420_i/cathods_OBUF[4]_inst_i_48_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    37.152 r  ADT7420_i/cathods_OBUF[4]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    37.152    ADT7420_i/cathods_OBUF[4]_inst_i_26_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.266 r  ADT7420_i/cathods_OBUF[6]_inst_i_79/CO[3]
                         net (fo=1, routed)           0.000    37.266    ADT7420_i/cathods_OBUF[6]_inst_i_79_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.380 r  ADT7420_i/cathods_OBUF[6]_inst_i_41/CO[3]
                         net (fo=1, routed)           0.000    37.380    ADT7420_i/cathods_OBUF[6]_inst_i_41_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.494 r  ADT7420_i/cathods_OBUF[6]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.001    37.494    ADT7420_i/cathods_OBUF[6]_inst_i_22_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.651 r  ADT7420_i/cathods_OBUF[6]_inst_i_7/CO[1]
                         net (fo=125, routed)         1.244    38.896    ADT7420_i/cathods_OBUF[6]_inst_i_7_n_2
    SLICE_X14Y101        LUT2 (Prop_lut2_I0_O)        0.329    39.225 r  ADT7420_i/cathods_OBUF[6]_inst_i_263/O
                         net (fo=1, routed)           0.000    39.225    ADT7420_i/cathods_OBUF[6]_inst_i_263_n_0
    SLICE_X14Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.758 r  ADT7420_i/cathods_OBUF[6]_inst_i_135/CO[3]
                         net (fo=1, routed)           0.000    39.758    ADT7420_i/cathods_OBUF[6]_inst_i_135_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.875 r  ADT7420_i/cathods_OBUF[6]_inst_i_64/CO[3]
                         net (fo=1, routed)           0.000    39.875    ADT7420_i/cathods_OBUF[6]_inst_i_64_n_0
    SLICE_X14Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    40.114 r  ADT7420_i/cathods_OBUF[6]_inst_i_33/O[2]
                         net (fo=3, routed)           1.470    41.584    ADT7420_i/abs_val0[31]
    SLICE_X28Y98         LUT3 (Prop_lut3_I2_O)        0.301    41.885 r  ADT7420_i/cathods_OBUF[5]_inst_i_37/O
                         net (fo=106, routed)         2.711    44.596    ADT7420_i/cathods_OBUF[5]_inst_i_37_n_0
    SLICE_X10Y102        LUT5 (Prop_lut5_I4_O)        0.124    44.720 r  ADT7420_i/cathods_OBUF[5]_inst_i_260/O
                         net (fo=64, routed)          3.066    47.786    ADT7420_i/cathods_OBUF[5]_inst_i_260_n_0
    SLICE_X44Y92         LUT3 (Prop_lut3_I2_O)        0.154    47.940 r  ADT7420_i/cathods_OBUF[6]_inst_i_981/O
                         net (fo=4, routed)           1.260    49.200    ADT7420_i/cathods_OBUF[6]_inst_i_981_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    49.910 r  ADT7420_i/cathods_OBUF[6]_inst_i_771/CO[3]
                         net (fo=1, routed)           0.000    49.910    ADT7420_i/cathods_OBUF[6]_inst_i_771_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    50.149 r  ADT7420_i/cathods_OBUF[6]_inst_i_772/O[2]
                         net (fo=2, routed)           1.437    51.586    ADT7420_i/cathods_OBUF[6]_inst_i_772_n_5
    SLICE_X44Y93         LUT3 (Prop_lut3_I2_O)        0.332    51.918 r  ADT7420_i/cathods_OBUF[6]_inst_i_508/O
                         net (fo=2, routed)           0.970    52.888    ADT7420_i/cathods_OBUF[6]_inst_i_508_n_0
    SLICE_X42Y94         LUT4 (Prop_lut4_I3_O)        0.327    53.215 r  ADT7420_i/cathods_OBUF[6]_inst_i_512/O
                         net (fo=1, routed)           0.000    53.215    ADT7420_i/cathods_OBUF[6]_inst_i_512_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    53.591 r  ADT7420_i/cathods_OBUF[6]_inst_i_246/CO[3]
                         net (fo=1, routed)           0.000    53.591    ADT7420_i/cathods_OBUF[6]_inst_i_246_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.708 r  ADT7420_i/cathods_OBUF[6]_inst_i_348/CO[3]
                         net (fo=1, routed)           0.000    53.708    ADT7420_i/cathods_OBUF[6]_inst_i_348_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.825 r  ADT7420_i/cathods_OBUF[6]_inst_i_853/CO[3]
                         net (fo=1, routed)           0.000    53.825    ADT7420_i/cathods_OBUF[6]_inst_i_853_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.044 r  ADT7420_i/cathods_OBUF[6]_inst_i_1201/O[0]
                         net (fo=3, routed)           0.958    55.002    ADT7420_i/cathods_OBUF[6]_inst_i_1201_n_7
    SLICE_X39Y96         LUT3 (Prop_lut3_I2_O)        0.295    55.297 r  ADT7420_i/cathods_OBUF[6]_inst_i_1283/O
                         net (fo=2, routed)           0.956    56.253    ADT7420_i/cathods_OBUF[6]_inst_i_1283_n_0
    SLICE_X40Y96         LUT5 (Prop_lut5_I4_O)        0.152    56.405 r  ADT7420_i/cathods_OBUF[6]_inst_i_1192/O
                         net (fo=2, routed)           0.677    57.083    ADT7420_i/cathods_OBUF[6]_inst_i_1192_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I0_O)        0.326    57.409 r  ADT7420_i/cathods_OBUF[6]_inst_i_1196/O
                         net (fo=1, routed)           0.000    57.409    ADT7420_i/cathods_OBUF[6]_inst_i_1196_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    57.810 r  ADT7420_i/cathods_OBUF[6]_inst_i_999/CO[3]
                         net (fo=1, routed)           0.000    57.810    ADT7420_i/cathods_OBUF[6]_inst_i_999_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    58.049 r  ADT7420_i/cathods_OBUF[6]_inst_i_778/O[2]
                         net (fo=7, routed)           1.296    59.344    ADT7420_i/cathods_OBUF[6]_inst_i_778_n_5
    SLICE_X35Y102        LUT2 (Prop_lut2_I1_O)        0.302    59.646 r  ADT7420_i/cathods_OBUF[6]_inst_i_868/O
                         net (fo=1, routed)           0.000    59.646    ADT7420_i/cathods_OBUF[6]_inst_i_868_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    60.178 r  ADT7420_i/cathods_OBUF[6]_inst_i_620/CO[3]
                         net (fo=1, routed)           0.000    60.178    ADT7420_i/cathods_OBUF[6]_inst_i_620_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    60.491 r  ADT7420_i/cathods_OBUF[6]_inst_i_339/O[3]
                         net (fo=3, routed)           1.307    61.798    ADT7420_i/cathods_OBUF[6]_inst_i_339_n_4
    SLICE_X15Y104        LUT6 (Prop_lut6_I1_O)        0.306    62.104 r  ADT7420_i/cathods_OBUF[6]_inst_i_334/O
                         net (fo=1, routed)           0.643    62.747    ADT7420_i/cathods_OBUF[6]_inst_i_334_n_0
    SLICE_X34Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    63.297 r  ADT7420_i/cathods_OBUF[6]_inst_i_187/CO[3]
                         net (fo=1, routed)           0.000    63.297    ADT7420_i/cathods_OBUF[6]_inst_i_187_n_0
    SLICE_X34Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    63.551 r  ADT7420_i/cathods_OBUF[6]_inst_i_97/CO[0]
                         net (fo=57, routed)          1.896    65.447    ADT7420_i/cathods_OBUF[6]_inst_i_97_n_3
    SLICE_X36Y99         LUT5 (Prop_lut5_I3_O)        0.393    65.840 r  ADT7420_i/cathods_OBUF[6]_inst_i_92/O
                         net (fo=1, routed)           0.547    66.387    ADT7420_i/cathods_OBUF[6]_inst_i_92_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.800    67.187 f  ADT7420_i/cathods_OBUF[6]_inst_i_49/O[1]
                         net (fo=3, routed)           0.979    68.167    ADT7420_i/digit14[2]
    SLICE_X37Y100        LUT5 (Prop_lut5_I4_O)        0.303    68.470 r  ADT7420_i/cathods_OBUF[6]_inst_i_103/O
                         net (fo=1, routed)           0.000    68.470    ADT7420_i/cathods_OBUF[6]_inst_i_103_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.020 r  ADT7420_i/cathods_OBUF[6]_inst_i_51/CO[3]
                         net (fo=1, routed)           0.000    69.020    ADT7420_i/cathods_OBUF[6]_inst_i_51_n_0
    SLICE_X37Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    69.242 r  ADT7420_i/cathods_OBUF[6]_inst_i_928/O[0]
                         net (fo=1, routed)           0.806    70.048    ADT7420_i/digit15[5]
    SLICE_X41Y101        LUT5 (Prop_lut5_I2_O)        0.299    70.347 r  ADT7420_i/cathods_OBUF[6]_inst_i_728/O
                         net (fo=39, routed)          2.797    73.144    ADT7420_i/cathods_OBUF[6]_inst_i_728_n_0
    SLICE_X44Y102        LUT5 (Prop_lut5_I0_O)        0.124    73.268 r  ADT7420_i/cathods_OBUF[6]_inst_i_1338/O
                         net (fo=1, routed)           0.000    73.268    ADT7420_i/cathods_OBUF[6]_inst_i_1338_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.818 r  ADT7420_i/cathods_OBUF[6]_inst_i_1260/CO[3]
                         net (fo=1, routed)           0.000    73.818    ADT7420_i/cathods_OBUF[6]_inst_i_1260_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.932 r  ADT7420_i/cathods_OBUF[6]_inst_i_1117/CO[3]
                         net (fo=1, routed)           0.000    73.932    ADT7420_i/cathods_OBUF[6]_inst_i_1117_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.046 r  ADT7420_i/cathods_OBUF[6]_inst_i_884/CO[3]
                         net (fo=1, routed)           0.000    74.046    ADT7420_i/cathods_OBUF[6]_inst_i_884_n_0
    SLICE_X44Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.160 r  ADT7420_i/cathods_OBUF[6]_inst_i_672/CO[3]
                         net (fo=1, routed)           0.000    74.160    ADT7420_i/cathods_OBUF[6]_inst_i_672_n_0
    SLICE_X44Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.274 r  ADT7420_i/cathods_OBUF[6]_inst_i_367/CO[3]
                         net (fo=1, routed)           0.000    74.274    ADT7420_i/cathods_OBUF[6]_inst_i_367_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    74.496 r  ADT7420_i/cathods_OBUF[6]_inst_i_729/O[0]
                         net (fo=3, routed)           0.584    75.079    ADT7420_i/cathods_OBUF[6]_inst_i_729_n_7
    SLICE_X43Y107        LUT4 (Prop_lut4_I0_O)        0.325    75.404 r  ADT7420_i/cathods_OBUF[6]_inst_i_399/O
                         net (fo=1, routed)           0.532    75.936    ADT7420_i/cathods_OBUF[6]_inst_i_399_n_0
    SLICE_X45Y108        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.745    76.681 r  ADT7420_i/cathods_OBUF[6]_inst_i_217/O[2]
                         net (fo=3, routed)           0.834    77.515    ADT7420_i/cathods_OBUF[6]_inst_i_217_n_5
    SLICE_X46Y107        LUT3 (Prop_lut3_I1_O)        0.302    77.817 r  ADT7420_i/cathods_OBUF[6]_inst_i_220/O
                         net (fo=2, routed)           0.947    78.764    ADT7420_i/cathods_OBUF[6]_inst_i_220_n_0
    SLICE_X49Y106        LUT5 (Prop_lut5_I1_O)        0.153    78.917 r  ADT7420_i/cathods_OBUF[6]_inst_i_111/O
                         net (fo=2, routed)           1.006    79.923    ADT7420_i/cathods_OBUF[6]_inst_i_111_n_0
    SLICE_X47Y106        LUT6 (Prop_lut6_I0_O)        0.327    80.250 r  ADT7420_i/cathods_OBUF[6]_inst_i_115/O
                         net (fo=1, routed)           0.000    80.250    ADT7420_i/cathods_OBUF[6]_inst_i_115_n_0
    SLICE_X47Y106        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    80.890 r  ADT7420_i/cathods_OBUF[6]_inst_i_55/O[3]
                         net (fo=2, routed)           0.814    81.705    ADT7420_i/cathods_OBUF[6]_inst_i_55_n_4
    SLICE_X46Y108        LUT2 (Prop_lut2_I1_O)        0.306    82.011 r  ADT7420_i/cathods_OBUF[6]_inst_i_107/O
                         net (fo=1, routed)           0.000    82.011    ADT7420_i/cathods_OBUF[6]_inst_i_107_n_0
    SLICE_X46Y108        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    82.589 r  ADT7420_i/cathods_OBUF[6]_inst_i_54/O[2]
                         net (fo=1, routed)           0.979    83.568    ADT7420_i/cathods_OBUF[6]_inst_i_54_n_5
    SLICE_X40Y107        LUT2 (Prop_lut2_I1_O)        0.301    83.869 r  ADT7420_i/cathods_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.000    83.869    ADT7420_i/cathods_OBUF[6]_inst_i_31_n_0
    SLICE_X40Y107        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    84.116 r  ADT7420_i/cathods_OBUF[6]_inst_i_9/O[0]
                         net (fo=7, routed)           0.723    84.839    ADT7420_i/cathods_OBUF[6]_inst_i_9_n_7
    SLICE_X15Y106        LUT6 (Prop_lut6_I4_O)        0.299    85.138 r  ADT7420_i/cathods_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.472    85.610    ADT7420_i/cathodeval[2]
    SLICE_X10Y106        LUT4 (Prop_lut4_I0_O)        0.124    85.734 r  ADT7420_i/cathods_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           1.071    86.805    ADT7420_i/cathods_OBUF[2]_inst_i_2_n_0
    SLICE_X6Y106         LUT6 (Prop_lut6_I5_O)        0.124    86.929 r  ADT7420_i/cathods_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.033    88.962    cathods_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    92.455 r  cathods_OBUF[2]_inst/O
                         net (fo=0)                   0.000    92.455    cathods[2]
    K16                                                               r  cathods[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT7420_i/TEMP_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathods[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        86.554ns  (logic 31.732ns (36.662%)  route 54.822ns (63.338%))
  Logic Levels:           88  (CARRY4=48 LUT1=1 LUT2=5 LUT3=11 LUT4=4 LUT5=10 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.638     5.241    ADT7420_i/CLK_IBUF_BUFG
    SLICE_X8Y83          FDRE                                         r  ADT7420_i/TEMP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDRE (Prop_fdre_C_Q)         0.518     5.759 r  ADT7420_i/TEMP_reg[1]/Q
                         net (fo=24, routed)          1.893     7.652    ADT7420_i/TEMP[1]
    SLICE_X3Y84          LUT2 (Prop_lut2_I0_O)        0.124     7.776 r  ADT7420_i/cathods_OBUF[6]_inst_i_554/O
                         net (fo=1, routed)           0.000     7.776    ADT7420_i/cathods_OBUF[6]_inst_i_554_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.177 r  ADT7420_i/cathods_OBUF[6]_inst_i_276/CO[3]
                         net (fo=1, routed)           0.000     8.177    ADT7420_i/cathods_OBUF[6]_inst_i_276_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.291 r  ADT7420_i/cathods_OBUF[6]_inst_i_150/CO[3]
                         net (fo=1, routed)           0.000     8.291    ADT7420_i/cathods_OBUF[6]_inst_i_150_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.625 r  ADT7420_i/cathods_OBUF[6]_inst_i_76/O[1]
                         net (fo=3, routed)           0.996     9.621    ADT7420_i/cathods_OBUF[6]_inst_i_76_n_6
    SLICE_X2Y83          LUT3 (Prop_lut3_I0_O)        0.329     9.950 r  ADT7420_i/cathods_OBUF[6]_inst_i_552/O
                         net (fo=2, routed)           1.047    10.997    ADT7420_i/cathods_OBUF[6]_inst_i_552_n_0
    SLICE_X3Y88          LUT5 (Prop_lut5_I1_O)        0.328    11.325 r  ADT7420_i/cathods_OBUF[6]_inst_i_268/O
                         net (fo=2, routed)           0.811    12.136    ADT7420_i/cathods_OBUF[6]_inst_i_268_n_0
    SLICE_X2Y86          LUT6 (Prop_lut6_I0_O)        0.124    12.260 r  ADT7420_i/cathods_OBUF[6]_inst_i_272/O
                         net (fo=1, routed)           0.000    12.260    ADT7420_i/cathods_OBUF[6]_inst_i_272_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.793 r  ADT7420_i/cathods_OBUF[6]_inst_i_141/CO[3]
                         net (fo=1, routed)           0.000    12.793    ADT7420_i/cathods_OBUF[6]_inst_i_141_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.012 f  ADT7420_i/cathods_OBUF[6]_inst_i_69/O[0]
                         net (fo=13, routed)          0.771    13.783    ADT7420_i/cathods_OBUF[6]_inst_i_69_n_7
    SLICE_X4Y86          LUT1 (Prop_lut1_I0_O)        0.295    14.078 r  ADT7420_i/cathods_OBUF[4]_inst_i_397/O
                         net (fo=1, routed)           0.000    14.078    ADT7420_i/cathods_OBUF[4]_inst_i_397_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    14.625 r  ADT7420_i/cathods_OBUF[4]_inst_i_276/O[2]
                         net (fo=12, routed)          1.830    16.454    ADT7420_i/temp_celsius3[19]
    SLICE_X8Y90          LUT3 (Prop_lut3_I1_O)        0.330    16.784 r  ADT7420_i/cathods_OBUF[4]_inst_i_209/O
                         net (fo=9, routed)           1.709    18.493    ADT7420_i/cathods_OBUF[4]_inst_i_209_n_0
    SLICE_X3Y89          LUT6 (Prop_lut6_I3_O)        0.348    18.841 r  ADT7420_i/cathods_OBUF[4]_inst_i_279/O
                         net (fo=2, routed)           1.179    20.020    ADT7420_i/cathods_OBUF[4]_inst_i_279_n_0
    SLICE_X5Y87          LUT6 (Prop_lut6_I1_O)        0.124    20.144 r  ADT7420_i/cathods_OBUF[4]_inst_i_283/O
                         net (fo=1, routed)           0.000    20.144    ADT7420_i/cathods_OBUF[4]_inst_i_283_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.694 r  ADT7420_i/cathods_OBUF[4]_inst_i_122/CO[3]
                         net (fo=1, routed)           0.000    20.694    ADT7420_i/cathods_OBUF[4]_inst_i_122_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.933 r  ADT7420_i/cathods_OBUF[4]_inst_i_208/O[2]
                         net (fo=4, routed)           1.375    22.307    ADT7420_i/cathods_OBUF[4]_inst_i_208_n_5
    SLICE_X6Y94          LUT3 (Prop_lut3_I1_O)        0.328    22.635 r  ADT7420_i/cathods_OBUF[6]_inst_i_562/O
                         net (fo=1, routed)           1.267    23.903    ADT7420_i/cathods_OBUF[6]_inst_i_562_n_0
    SLICE_X7Y91          LUT6 (Prop_lut6_I1_O)        0.328    24.231 r  ADT7420_i/cathods_OBUF[6]_inst_i_288/O
                         net (fo=1, routed)           0.000    24.231    ADT7420_i/cathods_OBUF[6]_inst_i_288_n_0
    SLICE_X7Y91          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.763 r  ADT7420_i/cathods_OBUF[6]_inst_i_160/CO[3]
                         net (fo=1, routed)           0.000    24.763    ADT7420_i/cathods_OBUF[6]_inst_i_160_n_0
    SLICE_X7Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.985 f  ADT7420_i/cathods_OBUF[6]_inst_i_85/O[0]
                         net (fo=17, routed)          1.503    26.488    ADT7420_i/cathods_OBUF[6]_inst_i_85_n_7
    SLICE_X14Y92         LUT3 (Prop_lut3_I0_O)        0.327    26.815 r  ADT7420_i/cathods_OBUF[6]_inst_i_1065/O
                         net (fo=1, routed)           0.751    27.565    ADT7420_i/cathods_OBUF[6]_inst_i_1065_n_0
    SLICE_X13Y92         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.820    28.385 r  ADT7420_i/cathods_OBUF[6]_inst_i_840/O[3]
                         net (fo=2, routed)           0.862    29.248    ADT7420_i/cathods_OBUF[6]_inst_i_840_n_4
    SLICE_X12Y92         LUT3 (Prop_lut3_I0_O)        0.335    29.583 r  ADT7420_i/cathods_OBUF[6]_inst_i_585/O
                         net (fo=2, routed)           0.708    30.291    ADT7420_i/cathods_OBUF[6]_inst_i_585_n_0
    SLICE_X12Y92         LUT4 (Prop_lut4_I3_O)        0.331    30.622 r  ADT7420_i/cathods_OBUF[6]_inst_i_589/O
                         net (fo=1, routed)           0.000    30.622    ADT7420_i/cathods_OBUF[6]_inst_i_589_n_0
    SLICE_X12Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    30.998 r  ADT7420_i/cathods_OBUF[6]_inst_i_308/CO[3]
                         net (fo=1, routed)           0.000    30.998    ADT7420_i/cathods_OBUF[6]_inst_i_308_n_0
    SLICE_X12Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    31.217 r  ADT7420_i/cathods_OBUF[6]_inst_i_177/O[0]
                         net (fo=3, routed)           0.986    32.203    ADT7420_i/cathods_OBUF[6]_inst_i_177_n_7
    SLICE_X11Y92         LUT4 (Prop_lut4_I0_O)        0.295    32.498 r  ADT7420_i/cathods_OBUF[6]_inst_i_297/O
                         net (fo=1, routed)           0.569    33.066    ADT7420_i/cathods_OBUF[6]_inst_i_297_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    33.586 r  ADT7420_i/cathods_OBUF[6]_inst_i_169/CO[3]
                         net (fo=1, routed)           0.000    33.586    ADT7420_i/cathods_OBUF[6]_inst_i_169_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.743 r  ADT7420_i/cathods_OBUF[6]_inst_i_86/CO[1]
                         net (fo=1, routed)           0.407    34.151    ADT7420_i/cathods_OBUF[6]_inst_i_86_n_2
    SLICE_X11Y93         LUT5 (Prop_lut5_I0_O)        0.332    34.483 r  ADT7420_i/cathods_OBUF[6]_inst_i_47/O
                         net (fo=67, routed)          1.129    35.612    ADT7420_i/cathods_OBUF[6]_inst_i_47_n_0
    SLICE_X14Y94         LUT3 (Prop_lut3_I1_O)        0.150    35.762 r  ADT7420_i/cathods_OBUF[4]_inst_i_48/O
                         net (fo=1, routed)           0.606    36.368    ADT7420_i/cathods_OBUF[4]_inst_i_48_n_0
    SLICE_X13Y96         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    37.152 r  ADT7420_i/cathods_OBUF[4]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    37.152    ADT7420_i/cathods_OBUF[4]_inst_i_26_n_0
    SLICE_X13Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.266 r  ADT7420_i/cathods_OBUF[6]_inst_i_79/CO[3]
                         net (fo=1, routed)           0.000    37.266    ADT7420_i/cathods_OBUF[6]_inst_i_79_n_0
    SLICE_X13Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.380 r  ADT7420_i/cathods_OBUF[6]_inst_i_41/CO[3]
                         net (fo=1, routed)           0.000    37.380    ADT7420_i/cathods_OBUF[6]_inst_i_41_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.494 r  ADT7420_i/cathods_OBUF[6]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.001    37.494    ADT7420_i/cathods_OBUF[6]_inst_i_22_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.651 r  ADT7420_i/cathods_OBUF[6]_inst_i_7/CO[1]
                         net (fo=125, routed)         1.244    38.896    ADT7420_i/cathods_OBUF[6]_inst_i_7_n_2
    SLICE_X14Y101        LUT2 (Prop_lut2_I0_O)        0.329    39.225 r  ADT7420_i/cathods_OBUF[6]_inst_i_263/O
                         net (fo=1, routed)           0.000    39.225    ADT7420_i/cathods_OBUF[6]_inst_i_263_n_0
    SLICE_X14Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.758 r  ADT7420_i/cathods_OBUF[6]_inst_i_135/CO[3]
                         net (fo=1, routed)           0.000    39.758    ADT7420_i/cathods_OBUF[6]_inst_i_135_n_0
    SLICE_X14Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.875 r  ADT7420_i/cathods_OBUF[6]_inst_i_64/CO[3]
                         net (fo=1, routed)           0.000    39.875    ADT7420_i/cathods_OBUF[6]_inst_i_64_n_0
    SLICE_X14Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    40.114 r  ADT7420_i/cathods_OBUF[6]_inst_i_33/O[2]
                         net (fo=3, routed)           1.470    41.584    ADT7420_i/abs_val0[31]
    SLICE_X28Y98         LUT3 (Prop_lut3_I2_O)        0.301    41.885 r  ADT7420_i/cathods_OBUF[5]_inst_i_37/O
                         net (fo=106, routed)         2.711    44.596    ADT7420_i/cathods_OBUF[5]_inst_i_37_n_0
    SLICE_X10Y102        LUT5 (Prop_lut5_I4_O)        0.124    44.720 r  ADT7420_i/cathods_OBUF[5]_inst_i_260/O
                         net (fo=64, routed)          3.066    47.786    ADT7420_i/cathods_OBUF[5]_inst_i_260_n_0
    SLICE_X44Y92         LUT3 (Prop_lut3_I2_O)        0.154    47.940 r  ADT7420_i/cathods_OBUF[6]_inst_i_981/O
                         net (fo=4, routed)           1.260    49.200    ADT7420_i/cathods_OBUF[6]_inst_i_981_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710    49.910 r  ADT7420_i/cathods_OBUF[6]_inst_i_771/CO[3]
                         net (fo=1, routed)           0.000    49.910    ADT7420_i/cathods_OBUF[6]_inst_i_771_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    50.149 r  ADT7420_i/cathods_OBUF[6]_inst_i_772/O[2]
                         net (fo=2, routed)           1.437    51.586    ADT7420_i/cathods_OBUF[6]_inst_i_772_n_5
    SLICE_X44Y93         LUT3 (Prop_lut3_I2_O)        0.332    51.918 r  ADT7420_i/cathods_OBUF[6]_inst_i_508/O
                         net (fo=2, routed)           0.970    52.888    ADT7420_i/cathods_OBUF[6]_inst_i_508_n_0
    SLICE_X42Y94         LUT4 (Prop_lut4_I3_O)        0.327    53.215 r  ADT7420_i/cathods_OBUF[6]_inst_i_512/O
                         net (fo=1, routed)           0.000    53.215    ADT7420_i/cathods_OBUF[6]_inst_i_512_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    53.591 r  ADT7420_i/cathods_OBUF[6]_inst_i_246/CO[3]
                         net (fo=1, routed)           0.000    53.591    ADT7420_i/cathods_OBUF[6]_inst_i_246_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.708 r  ADT7420_i/cathods_OBUF[6]_inst_i_348/CO[3]
                         net (fo=1, routed)           0.000    53.708    ADT7420_i/cathods_OBUF[6]_inst_i_348_n_0
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.825 r  ADT7420_i/cathods_OBUF[6]_inst_i_853/CO[3]
                         net (fo=1, routed)           0.000    53.825    ADT7420_i/cathods_OBUF[6]_inst_i_853_n_0
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    54.044 r  ADT7420_i/cathods_OBUF[6]_inst_i_1201/O[0]
                         net (fo=3, routed)           0.958    55.002    ADT7420_i/cathods_OBUF[6]_inst_i_1201_n_7
    SLICE_X39Y96         LUT3 (Prop_lut3_I2_O)        0.295    55.297 r  ADT7420_i/cathods_OBUF[6]_inst_i_1283/O
                         net (fo=2, routed)           0.956    56.253    ADT7420_i/cathods_OBUF[6]_inst_i_1283_n_0
    SLICE_X40Y96         LUT5 (Prop_lut5_I4_O)        0.152    56.405 r  ADT7420_i/cathods_OBUF[6]_inst_i_1192/O
                         net (fo=2, routed)           0.677    57.083    ADT7420_i/cathods_OBUF[6]_inst_i_1192_n_0
    SLICE_X41Y96         LUT6 (Prop_lut6_I0_O)        0.326    57.409 r  ADT7420_i/cathods_OBUF[6]_inst_i_1196/O
                         net (fo=1, routed)           0.000    57.409    ADT7420_i/cathods_OBUF[6]_inst_i_1196_n_0
    SLICE_X41Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    57.810 r  ADT7420_i/cathods_OBUF[6]_inst_i_999/CO[3]
                         net (fo=1, routed)           0.000    57.810    ADT7420_i/cathods_OBUF[6]_inst_i_999_n_0
    SLICE_X41Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    58.049 r  ADT7420_i/cathods_OBUF[6]_inst_i_778/O[2]
                         net (fo=7, routed)           1.296    59.344    ADT7420_i/cathods_OBUF[6]_inst_i_778_n_5
    SLICE_X35Y102        LUT2 (Prop_lut2_I1_O)        0.302    59.646 r  ADT7420_i/cathods_OBUF[6]_inst_i_868/O
                         net (fo=1, routed)           0.000    59.646    ADT7420_i/cathods_OBUF[6]_inst_i_868_n_0
    SLICE_X35Y102        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    60.178 r  ADT7420_i/cathods_OBUF[6]_inst_i_620/CO[3]
                         net (fo=1, routed)           0.000    60.178    ADT7420_i/cathods_OBUF[6]_inst_i_620_n_0
    SLICE_X35Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    60.491 r  ADT7420_i/cathods_OBUF[6]_inst_i_339/O[3]
                         net (fo=3, routed)           1.307    61.798    ADT7420_i/cathods_OBUF[6]_inst_i_339_n_4
    SLICE_X15Y104        LUT6 (Prop_lut6_I1_O)        0.306    62.104 r  ADT7420_i/cathods_OBUF[6]_inst_i_334/O
                         net (fo=1, routed)           0.643    62.747    ADT7420_i/cathods_OBUF[6]_inst_i_334_n_0
    SLICE_X34Y104        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    63.297 r  ADT7420_i/cathods_OBUF[6]_inst_i_187/CO[3]
                         net (fo=1, routed)           0.000    63.297    ADT7420_i/cathods_OBUF[6]_inst_i_187_n_0
    SLICE_X34Y105        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    63.551 r  ADT7420_i/cathods_OBUF[6]_inst_i_97/CO[0]
                         net (fo=57, routed)          1.896    65.447    ADT7420_i/cathods_OBUF[6]_inst_i_97_n_3
    SLICE_X36Y99         LUT5 (Prop_lut5_I3_O)        0.393    65.840 r  ADT7420_i/cathods_OBUF[6]_inst_i_92/O
                         net (fo=1, routed)           0.547    66.387    ADT7420_i/cathods_OBUF[6]_inst_i_92_n_0
    SLICE_X39Y98         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.800    67.187 f  ADT7420_i/cathods_OBUF[6]_inst_i_49/O[1]
                         net (fo=3, routed)           0.979    68.167    ADT7420_i/digit14[2]
    SLICE_X37Y100        LUT5 (Prop_lut5_I4_O)        0.303    68.470 r  ADT7420_i/cathods_OBUF[6]_inst_i_103/O
                         net (fo=1, routed)           0.000    68.470    ADT7420_i/cathods_OBUF[6]_inst_i_103_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.020 r  ADT7420_i/cathods_OBUF[6]_inst_i_51/CO[3]
                         net (fo=1, routed)           0.000    69.020    ADT7420_i/cathods_OBUF[6]_inst_i_51_n_0
    SLICE_X37Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    69.242 r  ADT7420_i/cathods_OBUF[6]_inst_i_928/O[0]
                         net (fo=1, routed)           0.806    70.048    ADT7420_i/digit15[5]
    SLICE_X41Y101        LUT5 (Prop_lut5_I2_O)        0.299    70.347 r  ADT7420_i/cathods_OBUF[6]_inst_i_728/O
                         net (fo=39, routed)          2.797    73.144    ADT7420_i/cathods_OBUF[6]_inst_i_728_n_0
    SLICE_X44Y102        LUT5 (Prop_lut5_I0_O)        0.124    73.268 r  ADT7420_i/cathods_OBUF[6]_inst_i_1338/O
                         net (fo=1, routed)           0.000    73.268    ADT7420_i/cathods_OBUF[6]_inst_i_1338_n_0
    SLICE_X44Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    73.818 r  ADT7420_i/cathods_OBUF[6]_inst_i_1260/CO[3]
                         net (fo=1, routed)           0.000    73.818    ADT7420_i/cathods_OBUF[6]_inst_i_1260_n_0
    SLICE_X44Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.932 r  ADT7420_i/cathods_OBUF[6]_inst_i_1117/CO[3]
                         net (fo=1, routed)           0.000    73.932    ADT7420_i/cathods_OBUF[6]_inst_i_1117_n_0
    SLICE_X44Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.046 r  ADT7420_i/cathods_OBUF[6]_inst_i_884/CO[3]
                         net (fo=1, routed)           0.000    74.046    ADT7420_i/cathods_OBUF[6]_inst_i_884_n_0
    SLICE_X44Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.160 r  ADT7420_i/cathods_OBUF[6]_inst_i_672/CO[3]
                         net (fo=1, routed)           0.000    74.160    ADT7420_i/cathods_OBUF[6]_inst_i_672_n_0
    SLICE_X44Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.274 r  ADT7420_i/cathods_OBUF[6]_inst_i_367/CO[3]
                         net (fo=1, routed)           0.000    74.274    ADT7420_i/cathods_OBUF[6]_inst_i_367_n_0
    SLICE_X44Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    74.496 r  ADT7420_i/cathods_OBUF[6]_inst_i_729/O[0]
                         net (fo=3, routed)           0.584    75.079    ADT7420_i/cathods_OBUF[6]_inst_i_729_n_7
    SLICE_X43Y107        LUT4 (Prop_lut4_I0_O)        0.325    75.404 r  ADT7420_i/cathods_OBUF[6]_inst_i_399/O
                         net (fo=1, routed)           0.532    75.936    ADT7420_i/cathods_OBUF[6]_inst_i_399_n_0
    SLICE_X45Y108        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.745    76.681 r  ADT7420_i/cathods_OBUF[6]_inst_i_217/O[2]
                         net (fo=3, routed)           0.834    77.515    ADT7420_i/cathods_OBUF[6]_inst_i_217_n_5
    SLICE_X46Y107        LUT3 (Prop_lut3_I1_O)        0.302    77.817 r  ADT7420_i/cathods_OBUF[6]_inst_i_220/O
                         net (fo=2, routed)           0.947    78.764    ADT7420_i/cathods_OBUF[6]_inst_i_220_n_0
    SLICE_X49Y106        LUT5 (Prop_lut5_I1_O)        0.153    78.917 r  ADT7420_i/cathods_OBUF[6]_inst_i_111/O
                         net (fo=2, routed)           1.006    79.923    ADT7420_i/cathods_OBUF[6]_inst_i_111_n_0
    SLICE_X47Y106        LUT6 (Prop_lut6_I0_O)        0.327    80.250 r  ADT7420_i/cathods_OBUF[6]_inst_i_115/O
                         net (fo=1, routed)           0.000    80.250    ADT7420_i/cathods_OBUF[6]_inst_i_115_n_0
    SLICE_X47Y106        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    80.890 r  ADT7420_i/cathods_OBUF[6]_inst_i_55/O[3]
                         net (fo=2, routed)           0.814    81.705    ADT7420_i/cathods_OBUF[6]_inst_i_55_n_4
    SLICE_X46Y108        LUT2 (Prop_lut2_I1_O)        0.306    82.011 r  ADT7420_i/cathods_OBUF[6]_inst_i_107/O
                         net (fo=1, routed)           0.000    82.011    ADT7420_i/cathods_OBUF[6]_inst_i_107_n_0
    SLICE_X46Y108        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    82.589 r  ADT7420_i/cathods_OBUF[6]_inst_i_54/O[2]
                         net (fo=1, routed)           0.979    83.568    ADT7420_i/cathods_OBUF[6]_inst_i_54_n_5
    SLICE_X40Y107        LUT2 (Prop_lut2_I1_O)        0.301    83.869 r  ADT7420_i/cathods_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.000    83.869    ADT7420_i/cathods_OBUF[6]_inst_i_31_n_0
    SLICE_X40Y107        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    84.116 r  ADT7420_i/cathods_OBUF[6]_inst_i_9/O[0]
                         net (fo=7, routed)           1.086    85.202    ADT7420_i/cathods_OBUF[6]_inst_i_9_n_7
    SLICE_X14Y106        LUT6 (Prop_lut6_I4_O)        0.299    85.501 r  ADT7420_i/cathods_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.489    85.990    ADT7420_i/cathodeval[3]
    SLICE_X9Y107         LUT5 (Prop_lut5_I0_O)        0.124    86.114 r  ADT7420_i/cathods_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.130    88.245    cathods_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    91.795 r  cathods_OBUF[3]_inst/O
                         net (fo=0)                   0.000    91.795    cathods[3]
    K13                                                               r  cathods[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_TX_i/tx_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.417ns  (logic 4.149ns (44.060%)  route 5.268ns (55.940%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.718     5.321    UART_TX_i/CLK_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  UART_TX_i/tx_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.419     5.740 r  UART_TX_i/tx_reg_reg/Q
                         net (fo=1, routed)           5.268    11.008    TX_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.730    14.738 r  TX_OBUF_inst/O
                         net (fo=0)                   0.000    14.738    TX
    D4                                                                r  TX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT7420_i/i2c_master_inst/scl_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCL
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.903ns  (logic 4.199ns (47.158%)  route 4.705ns (52.842%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.714     5.317    ADT7420_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  ADT7420_i/i2c_master_inst/scl_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.518     5.835 f  ADT7420_i/i2c_master_inst/scl_clk_reg/Q
                         net (fo=2, routed)           0.855     6.690    ADT7420_i/i2c_master_inst/scl_clk_reg_n_0
    SLICE_X2Y81          LUT2 (Prop_lut2_I1_O)        0.124     6.814 f  ADT7420_i/i2c_master_inst/SCL_IOBUF_inst_i_1/O
                         net (fo=1, routed)           3.849    10.663    SCL_IOBUF_inst/T
    C14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.557    14.220 r  SCL_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.220    SCL
    C14                                                               r  SCL (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_number_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.850ns  (logic 4.292ns (48.503%)  route 4.557ns (51.497%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.708     5.310    CLK_IBUF_BUFG
    SLICE_X3Y107         FDRE                                         r  digit_number_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.419     5.729 f  digit_number_reg[1]/Q
                         net (fo=17, routed)          0.851     6.580    digit_number[1]
    SLICE_X0Y107         LUT2 (Prop_lut2_I1_O)        0.299     6.879 r  anodes_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.707    10.586    anodes_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    14.160 r  anodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.160    anodes[2]
    T9                                                                r  anodes[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ADT7420_i/TEMP_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.731ns  (logic 1.392ns (80.443%)  route 0.338ns (19.557%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.598     1.517    ADT7420_i/CLK_IBUF_BUFG
    SLICE_X4Y83          FDRE                                         r  ADT7420_i/TEMP_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ADT7420_i/TEMP_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.338     1.997    lopt_6
    N14                  OBUF (Prop_obuf_I_O)         1.251     3.248 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.248    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT7420_i/TEMP_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.801ns  (logic 1.393ns (77.372%)  route 0.408ns (22.628%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.598     1.517    ADT7420_i/CLK_IBUF_BUFG
    SLICE_X4Y83          FDRE                                         r  ADT7420_i/TEMP_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ADT7420_i/TEMP_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.408     2.066    lopt_7
    R18                  OBUF (Prop_obuf_I_O)         1.252     3.318 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.318    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT7420_i/TEMP_reg[12]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.932ns  (logic 1.393ns (72.131%)  route 0.538ns (27.869%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.598     1.517    ADT7420_i/CLK_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  ADT7420_i/TEMP_reg[12]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ADT7420_i/TEMP_reg[12]_lopt_replica/Q
                         net (fo=1, routed)           0.538     2.197    lopt_3
    V15                  OBUF (Prop_obuf_I_O)         1.252     3.449 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.449    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT7420_i/TEMP_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.941ns  (logic 1.389ns (71.592%)  route 0.551ns (28.408%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.599     1.518    ADT7420_i/CLK_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  ADT7420_i/TEMP_reg[8]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  ADT7420_i/TEMP_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           0.551     2.211    lopt_11
    V16                  OBUF (Prop_obuf_I_O)         1.248     3.459 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.459    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT7420_i/TEMP_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.947ns  (logic 1.396ns (71.711%)  route 0.551ns (28.289%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.599     1.518    ADT7420_i/CLK_IBUF_BUFG
    SLICE_X2Y83          FDRE                                         r  ADT7420_i/TEMP_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDRE (Prop_fdre_C_Q)         0.164     1.682 r  ADT7420_i/TEMP_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           0.551     2.233    lopt_2
    T16                  OBUF (Prop_obuf_I_O)         1.232     3.465 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.465    LED[11]
    T16                                                               r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT7420_i/TEMP_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.960ns  (logic 1.397ns (71.274%)  route 0.563ns (28.726%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.597     1.516    ADT7420_i/CLK_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  ADT7420_i/TEMP_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  ADT7420_i/TEMP_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.563     2.220    lopt_9
    U17                  OBUF (Prop_obuf_I_O)         1.256     3.476 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.476    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT7420_i/TEMP_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.973ns  (logic 1.377ns (69.791%)  route 0.596ns (30.209%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.599     1.518    ADT7420_i/CLK_IBUF_BUFG
    SLICE_X4Y84          FDRE                                         r  ADT7420_i/TEMP_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  ADT7420_i/TEMP_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.596     2.255    lopt_4
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.492 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.492    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT7420_i/TEMP_reg[9]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.975ns  (logic 1.396ns (70.692%)  route 0.579ns (29.308%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.599     1.518    ADT7420_i/CLK_IBUF_BUFG
    SLICE_X3Y83          FDRE                                         r  ADT7420_i/TEMP_reg[9]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  ADT7420_i/TEMP_reg[9]_lopt_replica/Q
                         net (fo=1, routed)           0.579     2.238    lopt_12
    T15                  OBUF (Prop_obuf_I_O)         1.255     3.493 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.493    LED[9]
    T15                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT7420_i/TEMP_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.003ns  (logic 1.362ns (67.999%)  route 0.641ns (32.001%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.599     1.518    ADT7420_i/CLK_IBUF_BUFG
    SLICE_X4Y84          FDRE                                         r  ADT7420_i/TEMP_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  ADT7420_i/TEMP_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.641     2.300    lopt
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.522 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.522    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADT7420_i/TEMP_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.052ns  (logic 1.394ns (67.931%)  route 0.658ns (32.069%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.598     1.517    ADT7420_i/CLK_IBUF_BUFG
    SLICE_X4Y83          FDRE                                         r  ADT7420_i/TEMP_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ADT7420_i/TEMP_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.658     2.317    lopt_5
    J13                  OBUF (Prop_obuf_I_O)         1.253     3.570 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.570    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            ADT7420_i/i2c_master_inst/data_rx_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.378ns  (logic 1.983ns (36.867%)  route 3.395ns (63.133%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  RST_N_IBUF_inst/O
                         net (fo=14, routed)          2.721     4.198    ADT7420_i/i2c_master_inst/RST_N_IBUF
    SLICE_X9Y82          LUT5 (Prop_lut5_I1_O)        0.153     4.351 r  ADT7420_i/i2c_master_inst/data_rx[7]_i_2/O
                         net (fo=1, routed)           0.674     5.026    ADT7420_i/i2c_master_inst/data_rx[7]_i_2_n_0
    SLICE_X9Y82          LUT3 (Prop_lut3_I0_O)        0.352     5.378 r  ADT7420_i/i2c_master_inst/data_rx[7]_i_1/O
                         net (fo=1, routed)           0.000     5.378    ADT7420_i/i2c_master_inst/data_rx[7]_i_1_n_0
    SLICE_X9Y82          FDRE                                         r  ADT7420_i/i2c_master_inst/data_rx_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.516     4.939    ADT7420_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X9Y82          FDRE                                         r  ADT7420_i/i2c_master_inst/data_rx_reg[7]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            ADT7420_i/i2c_master_inst/data_rx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.238ns  (logic 1.752ns (33.440%)  route 3.486ns (66.560%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  RST_N_IBUF_inst/O
                         net (fo=14, routed)          2.617     4.095    ADT7420_i/i2c_master_inst/RST_N_IBUF
    SLICE_X8Y82          LUT5 (Prop_lut5_I3_O)        0.124     4.219 r  ADT7420_i/i2c_master_inst/data_rx[1]_i_2/O
                         net (fo=1, routed)           0.869     5.088    ADT7420_i/i2c_master_inst/data_rx[1]_i_2_n_0
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.150     5.238 r  ADT7420_i/i2c_master_inst/data_rx[1]_i_1/O
                         net (fo=1, routed)           0.000     5.238    ADT7420_i/i2c_master_inst/data_rx[1]_i_1_n_0
    SLICE_X8Y82          FDRE                                         r  ADT7420_i/i2c_master_inst/data_rx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.516     4.939    ADT7420_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X8Y82          FDRE                                         r  ADT7420_i/i2c_master_inst/data_rx_reg[1]/C

Slack:                    inf
  Source:                 SCL
                            (input port)
  Destination:            ADT7420_i/i2c_master_inst/stretch_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.190ns  (logic 1.610ns (31.032%)  route 3.579ns (68.968%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C14                                               0.000     0.000 f  SCL (INOUT)
                         net (fo=1, unset)            0.000     0.000    SCL_IOBUF_inst/IO
    C14                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  SCL_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           3.579     5.066    ADT7420_i/i2c_master_inst/SCL_IBUF
    SLICE_X2Y80          LUT6 (Prop_lut6_I0_O)        0.124     5.190 r  ADT7420_i/i2c_master_inst/stretch_i_1/O
                         net (fo=1, routed)           0.000     5.190    ADT7420_i/i2c_master_inst/stretch_i_1_n_0
    SLICE_X2Y80          FDCE                                         r  ADT7420_i/i2c_master_inst/stretch_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.594     5.017    ADT7420_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X2Y80          FDCE                                         r  ADT7420_i/i2c_master_inst/stretch_reg/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            ADT7420_i/i2c_master_inst/data_rx_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.116ns  (logic 1.752ns (34.238%)  route 3.364ns (65.762%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  RST_N_IBUF_inst/O
                         net (fo=14, routed)          2.721     4.198    ADT7420_i/i2c_master_inst/RST_N_IBUF
    SLICE_X9Y82          LUT5 (Prop_lut5_I3_O)        0.124     4.322 r  ADT7420_i/i2c_master_inst/data_rx[3]_i_2/O
                         net (fo=1, routed)           0.643     4.966    ADT7420_i/i2c_master_inst/data_rx[3]_i_2_n_0
    SLICE_X9Y82          LUT3 (Prop_lut3_I0_O)        0.150     5.116 r  ADT7420_i/i2c_master_inst/data_rx[3]_i_1/O
                         net (fo=1, routed)           0.000     5.116    ADT7420_i/i2c_master_inst/data_rx[3]_i_1_n_0
    SLICE_X9Y82          FDRE                                         r  ADT7420_i/i2c_master_inst/data_rx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.516     4.939    ADT7420_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X9Y82          FDRE                                         r  ADT7420_i/i2c_master_inst/data_rx_reg[3]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            ADT7420_i/i2c_master_inst/data_rx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.974ns  (logic 1.962ns (39.433%)  route 3.013ns (60.567%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  RST_N_IBUF_inst/O
                         net (fo=14, routed)          2.191     3.668    ADT7420_i/i2c_master_inst/RST_N_IBUF
    SLICE_X7Y81          LUT5 (Prop_lut5_I1_O)        0.152     3.820 r  ADT7420_i/i2c_master_inst/data_rx[0]_i_2/O
                         net (fo=1, routed)           0.822     4.642    ADT7420_i/i2c_master_inst/data_rx[0]_i_2_n_0
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.332     4.974 r  ADT7420_i/i2c_master_inst/data_rx[0]_i_1/O
                         net (fo=1, routed)           0.000     4.974    ADT7420_i/i2c_master_inst/data_rx[0]_i_1_n_0
    SLICE_X8Y82          FDRE                                         r  ADT7420_i/i2c_master_inst/data_rx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.516     4.939    ADT7420_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X8Y82          FDRE                                         r  ADT7420_i/i2c_master_inst/data_rx_reg[0]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            ADT7420_i/i2c_master_inst/bit_cnt_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.879ns  (logic 1.602ns (32.827%)  route 3.277ns (67.173%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  RST_N_IBUF_inst/O
                         net (fo=14, routed)          2.036     3.514    ADT7420_i/i2c_master_inst/RST_N_IBUF
    SLICE_X4Y81          LUT1 (Prop_lut1_I0_O)        0.124     3.638 f  ADT7420_i/i2c_master_inst/FSM_onehot_state[8]_i_3/O
                         net (fo=32, routed)          1.241     4.879    ADT7420_i/i2c_master_inst/FSM_onehot_state[8]_i_3_n_0
    SLICE_X7Y78          FDPE                                         f  ADT7420_i/i2c_master_inst/bit_cnt_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.591     5.014    ADT7420_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X7Y78          FDPE                                         r  ADT7420_i/i2c_master_inst/bit_cnt_reg[0]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            ADT7420_i/i2c_master_inst/bit_cnt_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.879ns  (logic 1.602ns (32.827%)  route 3.277ns (67.173%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  RST_N_IBUF_inst/O
                         net (fo=14, routed)          2.036     3.514    ADT7420_i/i2c_master_inst/RST_N_IBUF
    SLICE_X4Y81          LUT1 (Prop_lut1_I0_O)        0.124     3.638 f  ADT7420_i/i2c_master_inst/FSM_onehot_state[8]_i_3/O
                         net (fo=32, routed)          1.241     4.879    ADT7420_i/i2c_master_inst/FSM_onehot_state[8]_i_3_n_0
    SLICE_X7Y78          FDPE                                         f  ADT7420_i/i2c_master_inst/bit_cnt_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.591     5.014    ADT7420_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X7Y78          FDPE                                         r  ADT7420_i/i2c_master_inst/bit_cnt_reg[1]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            ADT7420_i/i2c_master_inst/bit_cnt_reg[2]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.879ns  (logic 1.602ns (32.827%)  route 3.277ns (67.173%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  RST_N_IBUF_inst/O
                         net (fo=14, routed)          2.036     3.514    ADT7420_i/i2c_master_inst/RST_N_IBUF
    SLICE_X4Y81          LUT1 (Prop_lut1_I0_O)        0.124     3.638 f  ADT7420_i/i2c_master_inst/FSM_onehot_state[8]_i_3/O
                         net (fo=32, routed)          1.241     4.879    ADT7420_i/i2c_master_inst/FSM_onehot_state[8]_i_3_n_0
    SLICE_X7Y78          FDPE                                         f  ADT7420_i/i2c_master_inst/bit_cnt_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.591     5.014    ADT7420_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X7Y78          FDPE                                         r  ADT7420_i/i2c_master_inst/bit_cnt_reg[2]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            ADT7420_i/i2c_master_inst/data_rx_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.872ns  (logic 1.969ns (40.410%)  route 2.903ns (59.590%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  RST_N_IBUF_inst/O
                         net (fo=14, routed)          2.617     4.095    ADT7420_i/i2c_master_inst/RST_N_IBUF
    SLICE_X8Y82          LUT5 (Prop_lut5_I1_O)        0.150     4.245 r  ADT7420_i/i2c_master_inst/data_rx[5]_i_2/O
                         net (fo=1, routed)           0.286     4.531    ADT7420_i/i2c_master_inst/data_rx[5]_i_2_n_0
    SLICE_X8Y82          LUT3 (Prop_lut3_I0_O)        0.341     4.872 r  ADT7420_i/i2c_master_inst/data_rx[5]_i_1/O
                         net (fo=1, routed)           0.000     4.872    ADT7420_i/i2c_master_inst/data_rx[5]_i_1_n_0
    SLICE_X8Y82          FDRE                                         r  ADT7420_i/i2c_master_inst/data_rx_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.516     4.939    ADT7420_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X8Y82          FDRE                                         r  ADT7420_i/i2c_master_inst/data_rx_reg[5]/C

Slack:                    inf
  Source:                 SDA
                            (input port)
  Destination:            ADT7420_i/i2c_master_inst/data_rx_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.833ns  (logic 1.608ns (33.272%)  route 3.225ns (66.728%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C15                                               0.000     0.000 r  SDA (INOUT)
                         net (fo=1, unset)            0.000     0.000    SDA_IOBUF_inst/IO
    C15                  IBUF (Prop_ibuf_I_O)         1.484     1.484 r  SDA_IOBUF_inst/IBUF/O
                         net (fo=8, routed)           3.225     4.709    ADT7420_i/i2c_master_inst/SDA_IBUF
    SLICE_X8Y82          LUT3 (Prop_lut3_I2_O)        0.124     4.833 r  ADT7420_i/i2c_master_inst/data_rx[4]_i_1/O
                         net (fo=1, routed)           0.000     4.833    ADT7420_i/i2c_master_inst/data_rx[4]_i_1_n_0
    SLICE_X8Y82          FDRE                                         r  ADT7420_i/i2c_master_inst/data_rx_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.516     4.939    ADT7420_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X8Y82          FDRE                                         r  ADT7420_i/i2c_master_inst/data_rx_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            ADT7420_i/i2c_master_inst/data_clk_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.028ns  (logic 0.290ns (28.245%)  route 0.738ns (71.755%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  RST_N_IBUF_inst/O
                         net (fo=14, routed)          0.738     0.983    ADT7420_i/i2c_master_inst/RST_N_IBUF
    SLICE_X6Y80          LUT3 (Prop_lut3_I1_O)        0.045     1.028 r  ADT7420_i/i2c_master_inst/data_clk_prev_i_1/O
                         net (fo=1, routed)           0.000     1.028    ADT7420_i/i2c_master_inst/data_clk_prev_i_1_n_0
    SLICE_X6Y80          FDRE                                         r  ADT7420_i/i2c_master_inst/data_clk_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.864     2.029    ADT7420_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X6Y80          FDRE                                         r  ADT7420_i/i2c_master_inst/data_clk_prev_reg/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            ADT7420_i/i2c_master_inst/data_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.061ns  (logic 0.290ns (27.366%)  route 0.771ns (72.634%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  RST_N_IBUF_inst/O
                         net (fo=14, routed)          0.771     1.016    ADT7420_i/i2c_master_inst/RST_N_IBUF
    SLICE_X3Y81          LUT6 (Prop_lut6_I4_O)        0.045     1.061 r  ADT7420_i/i2c_master_inst/data_clk_i_1/O
                         net (fo=1, routed)           0.000     1.061    ADT7420_i/i2c_master_inst/data_clk_i_1_n_0
    SLICE_X3Y81          FDRE                                         r  ADT7420_i/i2c_master_inst/data_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.868     2.033    ADT7420_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  ADT7420_i/i2c_master_inst/data_clk_reg/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            ADT7420_i/i2c_master_inst/scl_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.153ns  (logic 0.290ns (25.184%)  route 0.863ns (74.816%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  RST_N_IBUF_inst/O
                         net (fo=14, routed)          0.863     1.108    ADT7420_i/i2c_master_inst/RST_N_IBUF
    SLICE_X2Y81          LUT6 (Prop_lut6_I4_O)        0.045     1.153 r  ADT7420_i/i2c_master_inst/scl_clk_i_1/O
                         net (fo=1, routed)           0.000     1.153    ADT7420_i/i2c_master_inst/scl_clk_i_1_n_0
    SLICE_X2Y81          FDRE                                         r  ADT7420_i/i2c_master_inst/scl_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.868     2.033    ADT7420_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  ADT7420_i/i2c_master_inst/scl_clk_reg/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            ADT7420_i/i2c_master_inst/FSM_onehot_state_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.322ns  (logic 0.290ns (21.963%)  route 1.032ns (78.037%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  RST_N_IBUF_inst/O
                         net (fo=14, routed)          0.806     1.051    ADT7420_i/i2c_master_inst/RST_N_IBUF
    SLICE_X4Y81          LUT1 (Prop_lut1_I0_O)        0.045     1.096 f  ADT7420_i/i2c_master_inst/FSM_onehot_state[8]_i_3/O
                         net (fo=32, routed)          0.226     1.322    ADT7420_i/i2c_master_inst/FSM_onehot_state[8]_i_3_n_0
    SLICE_X6Y81          FDCE                                         f  ADT7420_i/i2c_master_inst/FSM_onehot_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.865     2.030    ADT7420_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X6Y81          FDCE                                         r  ADT7420_i/i2c_master_inst/FSM_onehot_state_reg[4]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            ADT7420_i/i2c_master_inst/FSM_onehot_state_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.322ns  (logic 0.290ns (21.963%)  route 1.032ns (78.037%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  RST_N_IBUF_inst/O
                         net (fo=14, routed)          0.806     1.051    ADT7420_i/i2c_master_inst/RST_N_IBUF
    SLICE_X4Y81          LUT1 (Prop_lut1_I0_O)        0.045     1.096 f  ADT7420_i/i2c_master_inst/FSM_onehot_state[8]_i_3/O
                         net (fo=32, routed)          0.226     1.322    ADT7420_i/i2c_master_inst/FSM_onehot_state[8]_i_3_n_0
    SLICE_X6Y81          FDCE                                         f  ADT7420_i/i2c_master_inst/FSM_onehot_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.865     2.030    ADT7420_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X6Y81          FDCE                                         r  ADT7420_i/i2c_master_inst/FSM_onehot_state_reg[6]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            ADT7420_i/i2c_master_inst/busy_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.322ns  (logic 0.290ns (21.963%)  route 1.032ns (78.037%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  RST_N_IBUF_inst/O
                         net (fo=14, routed)          0.806     1.051    ADT7420_i/i2c_master_inst/RST_N_IBUF
    SLICE_X4Y81          LUT1 (Prop_lut1_I0_O)        0.045     1.096 f  ADT7420_i/i2c_master_inst/FSM_onehot_state[8]_i_3/O
                         net (fo=32, routed)          0.226     1.322    ADT7420_i/i2c_master_inst/FSM_onehot_state[8]_i_3_n_0
    SLICE_X7Y81          FDCE                                         f  ADT7420_i/i2c_master_inst/busy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.865     2.030    ADT7420_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X7Y81          FDCE                                         r  ADT7420_i/i2c_master_inst/busy_reg/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            ADT7420_i/i2c_master_inst/count_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.330ns  (logic 0.290ns (21.843%)  route 1.039ns (78.157%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  RST_N_IBUF_inst/O
                         net (fo=14, routed)          0.806     1.051    ADT7420_i/i2c_master_inst/RST_N_IBUF
    SLICE_X4Y81          LUT1 (Prop_lut1_I0_O)        0.045     1.096 f  ADT7420_i/i2c_master_inst/FSM_onehot_state[8]_i_3/O
                         net (fo=32, routed)          0.233     1.330    ADT7420_i/i2c_master_inst/FSM_onehot_state[8]_i_3_n_0
    SLICE_X2Y80          FDCE                                         f  ADT7420_i/i2c_master_inst/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.867     2.032    ADT7420_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X2Y80          FDCE                                         r  ADT7420_i/i2c_master_inst/count_reg[5]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            ADT7420_i/i2c_master_inst/count_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.330ns  (logic 0.290ns (21.843%)  route 1.039ns (78.157%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  RST_N_IBUF_inst/O
                         net (fo=14, routed)          0.806     1.051    ADT7420_i/i2c_master_inst/RST_N_IBUF
    SLICE_X4Y81          LUT1 (Prop_lut1_I0_O)        0.045     1.096 f  ADT7420_i/i2c_master_inst/FSM_onehot_state[8]_i_3/O
                         net (fo=32, routed)          0.233     1.330    ADT7420_i/i2c_master_inst/FSM_onehot_state[8]_i_3_n_0
    SLICE_X2Y80          FDCE                                         f  ADT7420_i/i2c_master_inst/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.867     2.032    ADT7420_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X2Y80          FDCE                                         r  ADT7420_i/i2c_master_inst/count_reg[6]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            ADT7420_i/i2c_master_inst/count_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.330ns  (logic 0.290ns (21.843%)  route 1.039ns (78.157%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  RST_N_IBUF_inst/O
                         net (fo=14, routed)          0.806     1.051    ADT7420_i/i2c_master_inst/RST_N_IBUF
    SLICE_X4Y81          LUT1 (Prop_lut1_I0_O)        0.045     1.096 f  ADT7420_i/i2c_master_inst/FSM_onehot_state[8]_i_3/O
                         net (fo=32, routed)          0.233     1.330    ADT7420_i/i2c_master_inst/FSM_onehot_state[8]_i_3_n_0
    SLICE_X3Y80          FDCE                                         f  ADT7420_i/i2c_master_inst/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.867     2.032    ADT7420_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X3Y80          FDCE                                         r  ADT7420_i/i2c_master_inst/count_reg[7]/C

Slack:                    inf
  Source:                 RST_N
                            (input port)
  Destination:            ADT7420_i/i2c_master_inst/stretch_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.330ns  (logic 0.290ns (21.843%)  route 1.039ns (78.157%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  RST_N (IN)
                         net (fo=0)                   0.000     0.000    RST_N
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  RST_N_IBUF_inst/O
                         net (fo=14, routed)          0.806     1.051    ADT7420_i/i2c_master_inst/RST_N_IBUF
    SLICE_X4Y81          LUT1 (Prop_lut1_I0_O)        0.045     1.096 f  ADT7420_i/i2c_master_inst/FSM_onehot_state[8]_i_3/O
                         net (fo=32, routed)          0.233     1.330    ADT7420_i/i2c_master_inst/FSM_onehot_state[8]_i_3_n_0
    SLICE_X2Y80          FDCE                                         f  ADT7420_i/i2c_master_inst/stretch_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.867     2.032    ADT7420_i/i2c_master_inst/CLK_IBUF_BUFG
    SLICE_X2Y80          FDCE                                         r  ADT7420_i/i2c_master_inst/stretch_reg/C





