Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: PSRAM_asyn.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "PSRAM_asyn.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "PSRAM_asyn"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : PSRAM_asyn
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\FPGA\psram\seg7_d.v" into library work
Parsing module <seg7_d>.
Analyzing Verilog file "C:\FPGA\psram\PSRAM_asyn.v" into library work
Parsing module <PSRAM_asyn>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <PSRAM_asyn>.
WARNING:HDLCompiler:413 - "C:\FPGA\psram\PSRAM_asyn.v" Line 77: Result of 24-bit expression is truncated to fit in 23-bit target.
WARNING:HDLCompiler:413 - "C:\FPGA\psram\PSRAM_asyn.v" Line 78: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "C:\FPGA\psram\PSRAM_asyn.v" Line 89: Result of 24-bit expression is truncated to fit in 23-bit target.
WARNING:HDLCompiler:413 - "C:\FPGA\psram\PSRAM_asyn.v" Line 106: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\FPGA\psram\PSRAM_asyn.v" Line 120: Result of 28-bit expression is truncated to fit in 27-bit target.

Elaborating module <seg7_d>.
WARNING:HDLCompiler:413 - "C:\FPGA\psram\seg7_d.v" Line 45: Result of 16-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "C:\FPGA\psram\seg7_d.v" Line 84: Result of 22-bit expression is truncated to fit in 21-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <PSRAM_asyn>.
    Related source file is "C:\FPGA\psram\PSRAM_asyn.v".
    Found 23-bit register for signal <reg_addr_read>.
    Found 23-bit register for signal <reg_addr_write>.
    Found 3-bit register for signal <write_delay>.
    Found 27-bit register for signal <read_delay>.
    Found 16-bit register for signal <reg_data>.
    Found 1-bit register for signal <sdlink>.
    Found 23-bit adder for signal <reg_addr_write[22]_GND_1_o_add_7_OUT> created at line 77.
    Found 16-bit adder for signal <reg_data[15]_GND_1_o_add_8_OUT> created at line 78.
    Found 23-bit adder for signal <reg_addr_read[22]_GND_1_o_add_12_OUT> created at line 89.
    Found 3-bit adder for signal <write_delay[2]_GND_1_o_add_22_OUT> created at line 106.
    Found 27-bit adder for signal <read_delay[26]_GND_1_o_add_27_OUT> created at line 120.
    Found 1-bit tristate buffer for signal <data<15>> created at line 53
    Found 1-bit tristate buffer for signal <data<14>> created at line 53
    Found 1-bit tristate buffer for signal <data<13>> created at line 53
    Found 1-bit tristate buffer for signal <data<12>> created at line 53
    Found 1-bit tristate buffer for signal <data<11>> created at line 53
    Found 1-bit tristate buffer for signal <data<10>> created at line 53
    Found 1-bit tristate buffer for signal <data<9>> created at line 53
    Found 1-bit tristate buffer for signal <data<8>> created at line 53
    Found 1-bit tristate buffer for signal <data<7>> created at line 53
    Found 1-bit tristate buffer for signal <data<6>> created at line 53
    Found 1-bit tristate buffer for signal <data<5>> created at line 53
    Found 1-bit tristate buffer for signal <data<4>> created at line 53
    Found 1-bit tristate buffer for signal <data<3>> created at line 53
    Found 1-bit tristate buffer for signal <data<2>> created at line 53
    Found 1-bit tristate buffer for signal <data<1>> created at line 53
    Found 1-bit tristate buffer for signal <data<0>> created at line 53
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  93 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred  16 Tristate(s).
Unit <PSRAM_asyn> synthesized.

Synthesizing Unit <seg7_d>.
    Related source file is "C:\FPGA\psram\seg7_d.v".
    Found 21-bit register for signal <clkdiv>.
    Found 21-bit adder for signal <clkdiv[20]_GND_18_o_add_13_OUT> created at line 84.
    Found 16x7-bit Read Only RAM for signal <a_to_g>
    Found 1-bit 4-to-1 multiplexer for signal <digit<3>> created at line 50.
    Found 1-bit 4-to-1 multiplexer for signal <digit<2>> created at line 50.
    Found 1-bit 4-to-1 multiplexer for signal <digit<1>> created at line 50.
    Found 1-bit 4-to-1 multiplexer for signal <digit<0>> created at line 50.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <seg7_d> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 6
 16-bit adder                                          : 1
 21-bit adder                                          : 1
 23-bit adder                                          : 2
 27-bit adder                                          : 1
 3-bit adder                                           : 1
# Registers                                            : 7
 1-bit register                                        : 1
 16-bit register                                       : 1
 21-bit register                                       : 1
 23-bit register                                       : 2
 27-bit register                                       : 1
 3-bit register                                        : 1
# Multiplexers                                         : 7
 1-bit 4-to-1 multiplexer                              : 4
 23-bit 2-to-1 multiplexer                             : 1
 27-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 1
# Tristates                                            : 16
 1-bit tristate buffer                                 : 16

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <PSRAM_asyn>.
The following registers are absorbed into counter <write_delay>: 1 register on signal <write_delay>.
The following registers are absorbed into counter <read_delay>: 1 register on signal <read_delay>.
The following registers are absorbed into counter <reg_addr_read>: 1 register on signal <reg_addr_read>.
The following registers are absorbed into counter <reg_addr_write>: 1 register on signal <reg_addr_write>.
The following registers are absorbed into counter <reg_data>: 1 register on signal <reg_data>.
Unit <PSRAM_asyn> synthesized (advanced).

Synthesizing (advanced) Unit <seg7_d>.
The following registers are absorbed into counter <clkdiv>: 1 register on signal <clkdiv>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_a_to_g> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <digit>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <a_to_g>        |          |
    -----------------------------------------------------------------------
Unit <seg7_d> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port distributed Read Only RAM        : 1
# Counters                                             : 6
 16-bit up counter                                     : 1
 21-bit up counter                                     : 1
 23-bit up counter                                     : 2
 27-bit up counter                                     : 1
 3-bit up counter                                      : 1
# Registers                                            : 1
 Flip-Flops                                            : 1
# Multiplexers                                         : 5
 1-bit 4-to-1 multiplexer                              : 4
 23-bit 2-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <PSRAM_asyn> ...

Optimizing unit <seg7_d> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block PSRAM_asyn, actual ratio is 2.
FlipFlop write_delay_0 has been replicated 1 time(s)
FlipFlop write_delay_1 has been replicated 1 time(s)
FlipFlop write_delay_2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 117
 Flip-Flops                                            : 117

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : PSRAM_asyn.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 444
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 79
#      LUT2                        : 32
#      LUT3                        : 40
#      LUT4                        : 11
#      LUT5                        : 23
#      LUT6                        : 35
#      MUXCY                       : 105
#      VCC                         : 1
#      XORCY                       : 110
# FlipFlops/Latches                : 117
#      FDC                         : 63
#      FDCE                        : 46
#      FDE                         : 1
#      FDP                         : 7
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 61
#      IBUF                        : 2
#      IOBUF                       : 16
#      OBUF                        : 43

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             117  out of  18224     0%  
 Number of Slice LUTs:                  227  out of   9112     2%  
    Number used as Logic:               227  out of   9112     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    229
   Number with an unused Flip Flop:     112  out of    229    48%  
   Number with an unused LUT:             2  out of    229     0%  
   Number of fully used LUT-FF pairs:   115  out of    229    50%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          62
 Number of bonded IOBs:                  62  out of    232    26%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 117   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.120ns (Maximum Frequency: 320.482MHz)
   Minimum input arrival time before clock: 4.946ns
   Maximum output required time after clock: 6.217ns
   Maximum combinational path delay: 6.625ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.120ns (frequency: 320.482MHz)
  Total number of paths / destination ports: 2109 / 162
-------------------------------------------------------------------------
Delay:               3.120ns (Levels of Logic = 1)
  Source:            read_delay_24 (FF)
  Destination:       reg_addr_read_1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: read_delay_24 to reg_addr_read_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   1.015  read_delay_24 (read_delay_24)
     LUT6:I0->O           22   0.203   1.133  _n0091_inv5 (_n0091_inv5)
     FDCE:CE                   0.322          reg_addr_read_1
    ----------------------------------------
    Total                      3.120ns (0.972ns logic, 2.148ns route)
                                       (31.2% logic, 68.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 591 / 213
-------------------------------------------------------------------------
Offset:              4.946ns (Levels of Logic = 3)
  Source:            we_en (PAD)
  Destination:       reg_addr_read_12 (FF)
  Destination Clock: clk rising

  Data Path: we_en to reg_addr_read_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            82   1.222   1.987  we_en_IBUF (GND_1_o_GND_1_o_equal_6_o_inv)
     LUT4:I1->O           11   0.205   1.227  _n0091_inv4_1 (_n0091_inv41)
     LUT6:I1->O            1   0.203   0.000  reg_addr_read_12_dpot (reg_addr_read_12_dpot)
     FDCE:D                    0.102          reg_addr_read_12
    ----------------------------------------
    Total                      4.946ns (1.732ns logic, 3.214ns route)
                                       (35.0% logic, 65.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 142 / 50
-------------------------------------------------------------------------
Offset:              6.217ns (Levels of Logic = 3)
  Source:            uut/clkdiv_19 (FF)
  Destination:       a_to_g<6> (PAD)
  Source Clock:      clk rising

  Data Path: uut/clkdiv_19 to a_to_g<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.447   1.194  uut/clkdiv_19 (uut/clkdiv_19)
     LUT6:I0->O            7   0.203   1.021  uut/Mmux_digit<3>11 (uut/digit<3>)
     LUT4:I0->O            1   0.203   0.579  uut/Mram_a_to_g111 (a_to_g_1_OBUF)
     OBUF:I->O                 2.571          a_to_g_1_OBUF (a_to_g<1>)
    ----------------------------------------
    Total                      6.217ns (3.424ns logic, 2.793ns route)
                                       (55.1% logic, 44.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 136 / 31
-------------------------------------------------------------------------
Delay:               6.625ns (Levels of Logic = 4)
  Source:            data<4> (PAD)
  Destination:       a_to_g<6> (PAD)

  Data Path: data<4> to a_to_g<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           1   1.222   0.827  data_4_IOBUF (N11)
     LUT6:I2->O            7   0.203   1.021  uut/Mmux_digit<0>11 (uut/digit<0>)
     LUT4:I0->O            1   0.203   0.579  uut/Mram_a_to_g61 (a_to_g_6_OBUF)
     OBUF:I->O                 2.571          a_to_g_6_OBUF (a_to_g<6>)
    ----------------------------------------
    Total                      6.625ns (4.199ns logic, 2.426ns route)
                                       (63.4% logic, 36.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.120|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.25 secs
 
--> 

Total memory usage is 278080 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    1 (   0 filtered)

