# Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
autoidx 33
attribute \dynports 1
attribute \src "dut.sv:4.1-71.10"
module \asym_ram_sdp_write_wider
  parameter \WIDTHB 4
  parameter \SIZEB 1024
  parameter \ADDRWIDTHB 10
  parameter \WIDTHA 16
  parameter \SIZEA 256
  parameter \ADDRWIDTHA 8
  parameter \maxSIZE 1024
  parameter \maxWIDTH 16
  parameter \minWIDTH 4
  parameter \RATIO 4
  parameter \log2RATIO 64'0000000000000000000000000000000000000000000000000000000000000010
  wire width 4 $0\readB[3:0]
  wire width 65 $auto$expression.cpp:382:import_operation$11
  wire width 65 $auto$expression.cpp:382:import_operation$19
  wire width 65 $auto$expression.cpp:382:import_operation$27
  wire width 65 $auto$expression.cpp:382:import_operation$3
  wire width 98 $auto$expression.cpp:404:import_operation$15
  wire width 98 $auto$expression.cpp:404:import_operation$23
  wire width 98 $auto$expression.cpp:404:import_operation$31
  wire width 98 $auto$expression.cpp:404:import_operation$7
  wire width 97 $auto$expression.cpp:426:import_operation$13
  wire width 97 $auto$expression.cpp:426:import_operation$21
  wire width 97 $auto$expression.cpp:426:import_operation$29
  wire width 97 $auto$expression.cpp:426:import_operation$5
  wire $auto$rtlil.cc:3004:And$10
  wire $auto$rtlil.cc:3004:And$18
  wire $auto$rtlil.cc:3004:And$2
  wire $auto$rtlil.cc:3004:And$26
  attribute \src "dut.sv:4.63-4.68"
  wire width 8 input 6 \addrA
  attribute \src "dut.sv:4.70-4.75"
  wire width 10 input 7 \addrB
  attribute \src "dut.sv:4.34-4.38"
  wire input 1 \clkA
  attribute \src "dut.sv:4.40-4.44"
  wire input 2 \clkB
  attribute \src "dut.sv:4.77-4.80"
  wire width 16 input 8 \diA
  attribute \src "dut.sv:4.82-4.85"
  wire width 4 output 9 \doB
  attribute \src "dut.sv:4.51-4.55"
  wire input 4 \enaA
  attribute \src "dut.sv:4.57-4.61"
  wire input 5 \enaB
  wire \i
  wire \lsbaddr
  wire width 4 \memrd_RAM_DATA
  attribute \reg 1
  attribute \src "dut.sv:50.19-50.24"
  wire width 4 \readB
  attribute \src "dut.sv:4.46-4.49"
  wire input 3 \weA
  attribute \src "dut.sv:49.21-49.24"
  memory width 4 size 1024 \RAM
  cell $add $auto$expression.cpp:396:import_operation$12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 65
    connect \A \i
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \Y $auto$expression.cpp:382:import_operation$11
  end
  cell $add $auto$expression.cpp:396:import_operation$20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 65
    connect \A \i
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \Y $auto$expression.cpp:382:import_operation$19
  end
  cell $add $auto$expression.cpp:396:import_operation$28
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 65
    connect \A \i
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \Y $auto$expression.cpp:382:import_operation$27
  end
  cell $add $auto$expression.cpp:396:import_operation$4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 65
    connect \A \i
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \Y $auto$expression.cpp:382:import_operation$3
  end
  cell $sub $auto$expression.cpp:418:import_operation$16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 97
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 98
    connect \A $auto$expression.cpp:426:import_operation$13
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \Y $auto$expression.cpp:404:import_operation$15
  end
  cell $sub $auto$expression.cpp:418:import_operation$24
    parameter \A_SIGNED 0
    parameter \A_WIDTH 97
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 98
    connect \A $auto$expression.cpp:426:import_operation$21
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \Y $auto$expression.cpp:404:import_operation$23
  end
  cell $sub $auto$expression.cpp:418:import_operation$32
    parameter \A_SIGNED 0
    parameter \A_WIDTH 97
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 98
    connect \A $auto$expression.cpp:426:import_operation$29
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \Y $auto$expression.cpp:404:import_operation$31
  end
  cell $sub $auto$expression.cpp:418:import_operation$8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 97
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 98
    connect \A $auto$expression.cpp:426:import_operation$5
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \Y $auto$expression.cpp:404:import_operation$7
  end
  cell $mul $auto$expression.cpp:443:import_operation$14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 65
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 97
    connect \A $auto$expression.cpp:382:import_operation$11
    connect \B 4
    connect \Y $auto$expression.cpp:426:import_operation$13
  end
  cell $mul $auto$expression.cpp:443:import_operation$22
    parameter \A_SIGNED 0
    parameter \A_WIDTH 65
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 97
    connect \A $auto$expression.cpp:382:import_operation$19
    connect \B 4
    connect \Y $auto$expression.cpp:426:import_operation$21
  end
  cell $mul $auto$expression.cpp:443:import_operation$30
    parameter \A_SIGNED 0
    parameter \A_WIDTH 65
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 97
    connect \A $auto$expression.cpp:382:import_operation$27
    connect \B 4
    connect \Y $auto$expression.cpp:426:import_operation$29
  end
  cell $mul $auto$expression.cpp:443:import_operation$6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 65
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 97
    connect \A $auto$expression.cpp:382:import_operation$3
    connect \B 4
    connect \Y $auto$expression.cpp:426:import_operation$5
  end
  cell $and $auto$process.cpp:3846:import_if_stmt_sync$1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \enaA
    connect \B \weA
    connect \Y $auto$rtlil.cc:3004:And$2
  end
  cell $and $auto$process.cpp:3846:import_if_stmt_sync$17
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \enaA
    connect \B \weA
    connect \Y $auto$rtlil.cc:3004:And$18
  end
  cell $and $auto$process.cpp:3846:import_if_stmt_sync$25
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \enaA
    connect \B \weA
    connect \Y $auto$rtlil.cc:3004:And$26
  end
  cell $and $auto$process.cpp:3846:import_if_stmt_sync$9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \enaA
    connect \B \weA
    connect \Y $auto$rtlil.cc:3004:And$10
  end
  attribute \src "dut.sv:54.17-54.22"
  cell $memrd \memrd_RAM
    parameter \ABITS 10
    parameter \CLK_ENABLE 0
    parameter \CLK_POLARITY 0
    parameter \MEMID "\\RAM"
    parameter \TRANSPARENT 0
    parameter \WIDTH 4
    connect \ADDR \addrB
    connect \CLK 1'x
    connect \DATA \memrd_RAM_DATA
    connect \EN 1'1
  end
  attribute \always_ff 1
  attribute \src "dut.sv:52.2-56.5"
  process $proc$dut.sv:52$1
    assign $0\readB[3:0] \readB
    attribute \src "dut.sv:32.9-36.12"
    switch \enaB
      attribute \src "dut.sv:32.13-32.16"
      case 1'1
        assign $0\readB[3:0] \memrd_RAM_DATA
      case 
    end
    sync posedge \clkB
      update \readB $0\readB[3:0]
  end
  attribute \always_ff 1
  attribute \src "dut.sv:59.2-70.5"
  process $proc$dut.sv:59$1
    sync posedge \clkA
      memwr \RAM { } 4'0000 { $auto$rtlil.cc:3004:And$2 $auto$rtlil.cc:3004:And$2 $auto$rtlil.cc:3004:And$2 $auto$rtlil.cc:3004:And$2 } 0'x
      memwr \RAM { } 4'0000 { $auto$rtlil.cc:3004:And$10 $auto$rtlil.cc:3004:And$10 $auto$rtlil.cc:3004:And$10 $auto$rtlil.cc:3004:And$10 } 0'x
      memwr \RAM { } 4'0000 { $auto$rtlil.cc:3004:And$18 $auto$rtlil.cc:3004:And$18 $auto$rtlil.cc:3004:And$18 $auto$rtlil.cc:3004:And$18 } 0'x
      memwr \RAM { } 4'0000 { $auto$rtlil.cc:3004:And$26 $auto$rtlil.cc:3004:And$26 $auto$rtlil.cc:3004:And$26 $auto$rtlil.cc:3004:And$26 } 0'x
  end
  connect \doB \readB
end
