# Basic-Designs-in-Verilog

## 1st Half Subtracter 

## Netlist

<img width="455" height="302" alt="half subtracter" src="https://github.com/user-attachments/assets/434c9bd2-0eee-4392-a54d-e32101f739a2" />

## Simulation 

<img width="787" height="473" alt="Half sub Simulation" src="https://github.com/user-attachments/assets/d27075ea-b84e-4ff6-a70f-bfc4eb3511c9" />

