{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 22 17:45:15 2018 " "Info: Processing started: Thu Mar 22 17:45:15 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off bcd-decoder -c bcd-decoder " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off bcd-decoder -c bcd-decoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CP " "Info: Assuming node \"CP\" is an undefined clock" {  } { { "bcd-decoder.bdf" "" { Schematic "E:/TARGET/FB-EDU-DS/CUMT-Technical Support/Project_cpld/bcd-decoder/bcd-decoder.bdf" { { 384 160 328 400 "CP" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CP register 74161:inst1\|f74161:sub\|9 register 74161:inst1\|f74161:sub\|110 241.72 MHz 4.137 ns Internal " "Info: Clock \"CP\" has Internal fmax of 241.72 MHz between source register \"74161:inst1\|f74161:sub\|9\" and destination register \"74161:inst1\|f74161:sub\|110\" (period= 4.137 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.428 ns + Longest register register " "Info: + Longest register to register delay is 3.428 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74161:inst1\|f74161:sub\|9 1 REG LC_X4_Y1_N5 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y1_N5; Fanout = 10; REG Node = '74161:inst1\|f74161:sub\|9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.978 ns) 2.021 ns 74161:inst1\|f74161:sub\|81 2 COMB LC_X4_Y1_N5 2 " "Info: 2: + IC(1.043 ns) + CELL(0.978 ns) = 2.021 ns; Loc. = LC_X4_Y1_N5; Fanout = 2; COMB Node = '74161:inst1\|f74161:sub\|81'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.021 ns" { 74161:inst1|f74161:sub|9 74161:inst1|f74161:sub|81 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 256 432 480 288 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 2.144 ns 74161:inst1\|f74161:sub\|85 3 COMB LC_X4_Y1_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 2.144 ns; Loc. = LC_X4_Y1_N6; Fanout = 2; COMB Node = '74161:inst1\|f74161:sub\|85'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { 74161:inst1|f74161:sub|81 74161:inst1|f74161:sub|85 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 464 432 480 496 "85" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 2.267 ns 74161:inst1\|f74161:sub\|95 4 COMB LC_X4_Y1_N7 1 " "Info: 4: + IC(0.000 ns) + CELL(0.123 ns) = 2.267 ns; Loc. = LC_X4_Y1_N7; Fanout = 1; COMB Node = '74161:inst1\|f74161:sub\|95'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { 74161:inst1|f74161:sub|85 74161:inst1|f74161:sub|95 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 672 432 480 704 "95" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.161 ns) 3.428 ns 74161:inst1\|f74161:sub\|110 5 REG LC_X4_Y1_N8 6 " "Info: 5: + IC(0.000 ns) + CELL(1.161 ns) = 3.428 ns; Loc. = LC_X4_Y1_N8; Fanout = 6; REG Node = '74161:inst1\|f74161:sub\|110'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.161 ns" { 74161:inst1|f74161:sub|95 74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.385 ns ( 69.57 % ) " "Info: Total cell delay = 2.385 ns ( 69.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.043 ns ( 30.43 % ) " "Info: Total interconnect delay = 1.043 ns ( 30.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.428 ns" { 74161:inst1|f74161:sub|9 74161:inst1|f74161:sub|81 74161:inst1|f74161:sub|85 74161:inst1|f74161:sub|95 74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.428 ns" { 74161:inst1|f74161:sub|9 {} 74161:inst1|f74161:sub|81 {} 74161:inst1|f74161:sub|85 {} 74161:inst1|f74161:sub|95 {} 74161:inst1|f74161:sub|110 {} } { 0.000ns 1.043ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.978ns 0.123ns 0.123ns 1.161ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 5.701 ns + Shortest register " "Info: + Shortest clock path from clock \"CP\" to destination register is 5.701 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns CP 1 CLK PIN_28 4 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_28; Fanout = 4; CLK Node = 'CP'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "bcd-decoder.bdf" "" { Schematic "E:/TARGET/FB-EDU-DS/CUMT-Technical Support/Project_cpld/bcd-decoder/bcd-decoder.bdf" { { 384 160 328 400 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.651 ns) + CELL(0.918 ns) 5.701 ns 74161:inst1\|f74161:sub\|110 2 REG LC_X4_Y1_N8 6 " "Info: 2: + IC(3.651 ns) + CELL(0.918 ns) = 5.701 ns; Loc. = LC_X4_Y1_N8; Fanout = 6; REG Node = '74161:inst1\|f74161:sub\|110'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.569 ns" { CP 74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 35.96 % ) " "Info: Total cell delay = 2.050 ns ( 35.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.651 ns ( 64.04 % ) " "Info: Total interconnect delay = 3.651 ns ( 64.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.701 ns" { CP 74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.701 ns" { CP {} CP~combout {} 74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 3.651ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 5.701 ns - Longest register " "Info: - Longest clock path from clock \"CP\" to source register is 5.701 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns CP 1 CLK PIN_28 4 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_28; Fanout = 4; CLK Node = 'CP'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "bcd-decoder.bdf" "" { Schematic "E:/TARGET/FB-EDU-DS/CUMT-Technical Support/Project_cpld/bcd-decoder/bcd-decoder.bdf" { { 384 160 328 400 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.651 ns) + CELL(0.918 ns) 5.701 ns 74161:inst1\|f74161:sub\|9 2 REG LC_X4_Y1_N5 10 " "Info: 2: + IC(3.651 ns) + CELL(0.918 ns) = 5.701 ns; Loc. = LC_X4_Y1_N5; Fanout = 10; REG Node = '74161:inst1\|f74161:sub\|9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.569 ns" { CP 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 35.96 % ) " "Info: Total cell delay = 2.050 ns ( 35.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.651 ns ( 64.04 % ) " "Info: Total interconnect delay = 3.651 ns ( 64.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.701 ns" { CP 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.701 ns" { CP {} CP~combout {} 74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 3.651ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.701 ns" { CP 74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.701 ns" { CP {} CP~combout {} 74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 3.651ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.701 ns" { CP 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.701 ns" { CP {} CP~combout {} 74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 3.651ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.428 ns" { 74161:inst1|f74161:sub|9 74161:inst1|f74161:sub|81 74161:inst1|f74161:sub|85 74161:inst1|f74161:sub|95 74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.428 ns" { 74161:inst1|f74161:sub|9 {} 74161:inst1|f74161:sub|81 {} 74161:inst1|f74161:sub|85 {} 74161:inst1|f74161:sub|95 {} 74161:inst1|f74161:sub|110 {} } { 0.000ns 1.043ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.978ns 0.123ns 0.123ns 1.161ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.701 ns" { CP 74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.701 ns" { CP {} CP~combout {} 74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 3.651ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.701 ns" { CP 74161:inst1|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.701 ns" { CP {} CP~combout {} 74161:inst1|f74161:sub|9 {} } { 0.000ns 0.000ns 3.651ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CP SB 74161:inst1\|f74161:sub\|110 13.064 ns register " "Info: tco from clock \"CP\" to destination pin \"SB\" through register \"74161:inst1\|f74161:sub\|110\" is 13.064 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 5.701 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to source register is 5.701 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns CP 1 CLK PIN_28 4 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_28; Fanout = 4; CLK Node = 'CP'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "bcd-decoder.bdf" "" { Schematic "E:/TARGET/FB-EDU-DS/CUMT-Technical Support/Project_cpld/bcd-decoder/bcd-decoder.bdf" { { 384 160 328 400 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.651 ns) + CELL(0.918 ns) 5.701 ns 74161:inst1\|f74161:sub\|110 2 REG LC_X4_Y1_N8 6 " "Info: 2: + IC(3.651 ns) + CELL(0.918 ns) = 5.701 ns; Loc. = LC_X4_Y1_N8; Fanout = 6; REG Node = '74161:inst1\|f74161:sub\|110'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.569 ns" { CP 74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 35.96 % ) " "Info: Total cell delay = 2.050 ns ( 35.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.651 ns ( 64.04 % ) " "Info: Total interconnect delay = 3.651 ns ( 64.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.701 ns" { CP 74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.701 ns" { CP {} CP~combout {} 74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 3.651ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.987 ns + Longest register pin " "Info: + Longest register to pin delay is 6.987 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74161:inst1\|f74161:sub\|110 1 REG LC_X4_Y1_N8 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y1_N8; Fanout = 6; REG Node = '74161:inst1\|f74161:sub\|110'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.956 ns) + CELL(0.914 ns) 1.870 ns 7448:inst\|68~0 2 COMB LC_X4_Y1_N9 1 " "Info: 2: + IC(0.956 ns) + CELL(0.914 ns) = 1.870 ns; Loc. = LC_X4_Y1_N9; Fanout = 1; COMB Node = '7448:inst\|68~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.870 ns" { 74161:inst1|f74161:sub|110 7448:inst|68~0 } "NODE_NAME" } } { "7448.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/7448.bdf" { { 264 688 752 304 "68" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.795 ns) + CELL(2.322 ns) 6.987 ns SB 3 PIN PIN_8 0 " "Info: 3: + IC(2.795 ns) + CELL(2.322 ns) = 6.987 ns; Loc. = PIN_8; Fanout = 0; PIN Node = 'SB'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.117 ns" { 7448:inst|68~0 SB } "NODE_NAME" } } { "bcd-decoder.bdf" "" { Schematic "E:/TARGET/FB-EDU-DS/CUMT-Technical Support/Project_cpld/bcd-decoder/bcd-decoder.bdf" { { 200 736 912 216 "SB" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.236 ns ( 46.31 % ) " "Info: Total cell delay = 3.236 ns ( 46.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.751 ns ( 53.69 % ) " "Info: Total interconnect delay = 3.751 ns ( 53.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.987 ns" { 74161:inst1|f74161:sub|110 7448:inst|68~0 SB } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.987 ns" { 74161:inst1|f74161:sub|110 {} 7448:inst|68~0 {} SB {} } { 0.000ns 0.956ns 2.795ns } { 0.000ns 0.914ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.701 ns" { CP 74161:inst1|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.701 ns" { CP {} CP~combout {} 74161:inst1|f74161:sub|110 {} } { 0.000ns 0.000ns 3.651ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.987 ns" { 74161:inst1|f74161:sub|110 7448:inst|68~0 SB } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.987 ns" { 74161:inst1|f74161:sub|110 {} 7448:inst|68~0 {} SB {} } { 0.000ns 0.956ns 2.795ns } { 0.000ns 0.914ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "164 " "Info: Peak virtual memory: 164 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 22 17:45:16 2018 " "Info: Processing ended: Thu Mar 22 17:45:16 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
