#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Apr 19 17:37:04 2020
# Process ID: 4136
# Current directory: C:/Users/jc170/Documents/Vivado Projects/VGA_Controller
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18148 C:\Users\jc170\Documents\Vivado Projects\VGA_Controller\VGA_Controller.xpr
# Log file: C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/vivado.log
# Journal file: C:/Users/jc170/Documents/Vivado Projects/VGA_Controller\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/VGA_Controller.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 795.117 ; gain = 132.141
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'coords_to_addr_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj coords_to_addr_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/VGA_Controller.srcs/sim_1/new/coords_to_addr_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coords_to_addr_testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim'
"xelab -wto 3582165413f04b888d97708ff46a105a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot coords_to_addr_testbench_behav xil_defaultlib.coords_to_addr_testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 3582165413f04b888d97708ff46a105a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot coords_to_addr_testbench_behav xil_defaultlib.coords_to_addr_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tile_coords_to_addr
Compiling module xil_defaultlib.pixel_coords_to_addr
Compiling module xil_defaultlib.coords_to_addr_testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot coords_to_addr_testbench_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/jc170/Documents/Vivado -notrace
couldn't read file "C:/Users/jc170/Documents/Vivado": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sun Apr 19 17:37:46 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 822.648 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "coords_to_addr_testbench_behav -key {Behavioral:sim_1:Functional:coords_to_addr_testbench} -tclbatch {coords_to_addr_testbench.tcl} -view {{C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/vga_controller_testbench_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config {C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/vga_controller_testbench_behav.wcfg}
WARNING: Simulation object /vga_controller_testbench/clk was not found in the design.
WARNING: Simulation object /vga_controller_testbench/hcounter was not found in the design.
WARNING: Simulation object /vga_controller_testbench/vcounter was not found in the design.
WARNING: Simulation object /vga_controller_testbench/RGB was not found in the design.
WARNING: Simulation object /vga_controller_testbench/atop/within/within_bounds was not found in the design.
WARNING: Simulation object /vga_controller_testbench/atop/counter_convert/tile_x was not found in the design.
WARNING: Simulation object /vga_controller_testbench/atop/counter_convert/tile_y was not found in the design.
WARNING: Simulation object /vga_controller_testbench/atop/counter_convert/pixel_x was not found in the design.
WARNING: Simulation object /vga_controller_testbench/atop/counter_convert/pixel_y was not found in the design.
WARNING: Simulation object /vga_controller_testbench/atop/disp_addr_convert/disp_addr was not found in the design.
WARNING: Simulation object /vga_controller_testbench/atop/display_mem/tile_addr was not found in the design.
WARNING: Simulation object /vga_controller_testbench/atop/tileset_mem/data_index was not found in the design.
source coords_to_addr_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 863.309 ; gain = 22.180
INFO: [USF-XSim-96] XSim completed. Design snapshot 'coords_to_addr_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 863.309 ; gain = 40.660
current_wave_config {vga_controller_testbench_behav.wcfg}
vga_controller_testbench_behav.wcfg
add_wave {{/coords_to_addr_testbench}} 
save_wave_config {C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/vga_controller_testbench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'coords_to_addr_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj coords_to_addr_testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim'
"xelab -wto 3582165413f04b888d97708ff46a105a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot coords_to_addr_testbench_behav xil_defaultlib.coords_to_addr_testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 3582165413f04b888d97708ff46a105a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot coords_to_addr_testbench_behav xil_defaultlib.coords_to_addr_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "coords_to_addr_testbench_behav -key {Behavioral:sim_1:Functional:coords_to_addr_testbench} -tclbatch {coords_to_addr_testbench.tcl} -view {{C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/vga_controller_testbench_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config {C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/vga_controller_testbench_behav.wcfg}
source coords_to_addr_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'coords_to_addr_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 879.555 ; gain = 0.000
set_property top vga_controller_testbench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim/simulate.log"
create_wave_config
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/jc170/Documents/Vivado Projects/VGA_Controller/VGA_Controller.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 19 17:42:00 2020...
