###############################################################
#  Generated by:      Cadence Encounter 11.12-s136_1
#  OS:                Linux x86_64(Host ID thor.doe.carleton.ca)
#  Generated on:      Tue Mar 10 01:22:18 2020
#  Design:            activationFunction
#  Command:           optDesign -postRoute
###############################################################
Path 1: MET Setup Check with Pin out_coef_reg[11]/CP 
Endpoint:   out_coef_reg[11]/D (^) checked with  leading edge of 'clk'
Beginpoint: val[15]            (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.107
- Setup                         0.092
+ Phase Shift                  10.000
= Required Time                10.015
- Arrival Time                  1.467
= Slack Time                    8.549
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | val[15] v    |          |       |   0.000 |    8.549 | 
     | U2555            | I v -> ZN ^  | CKND0    | 0.033 |   0.033 |    8.581 | 
     | U2554            | A2 ^ -> ZN v | ND3D0    | 0.196 |   0.229 |    8.777 | 
     | U2553            | I v -> ZN ^  | CKND0    | 0.169 |   0.397 |    8.946 | 
     | U2493            | A1 ^ -> ZN v | CKND2D0  | 0.129 |   0.527 |    9.075 | 
     | U2492            | B1 v -> ZN ^ | OAI33D0  | 0.168 |   0.694 |    9.243 | 
     | U2491            | A1 ^ -> Z ^  | AN2D0    | 0.352 |   1.047 |    9.595 | 
     | FE_OFCC3_n2997   | I ^ -> Z ^   | CKBD2    | 0.233 |   1.280 |    9.828 | 
     | U2371            | B2 ^ -> ZN v | AOI221D0 | 0.126 |   1.406 |    9.954 | 
     | U2366            | A2 v -> ZN ^ | ND4D0    | 0.061 |   1.467 |   10.015 | 
     | out_coef_reg[11] | D ^          | EDFQD2   | 0.000 |   1.467 |   10.015 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.549 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -8.504 | 
     | clk__L2_I0       | I ^ -> Z ^ | CKBD16 | 0.061 |   0.105 |   -8.443 | 
     | out_coef_reg[11] | CP ^       | EDFQD2 | 0.002 |   0.107 |   -8.441 | 
     +---------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin out_bias_reg[3]/CP 
Endpoint:   out_bias_reg[3]/D (^) checked with  leading edge of 'clk'
Beginpoint: val[15]           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.108
- Setup                         0.094
+ Phase Shift                  10.000
= Required Time                10.014
- Arrival Time                  1.460
= Slack Time                    8.553
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                 |              |          |       |  Time   |   Time   | 
     |-----------------+--------------+----------+-------+---------+----------| 
     |                 | val[15] v    |          |       |   0.000 |    8.553 | 
     | U2555           | I v -> ZN ^  | CKND0    | 0.033 |   0.033 |    8.586 | 
     | U2554           | A2 ^ -> ZN v | ND3D0    | 0.196 |   0.229 |    8.782 | 
     | U2553           | I v -> ZN ^  | CKND0    | 0.169 |   0.397 |    8.950 | 
     | U2493           | A1 ^ -> ZN v | CKND2D0  | 0.129 |   0.527 |    9.080 | 
     | U2492           | B1 v -> ZN ^ | OAI33D0  | 0.168 |   0.694 |    9.247 | 
     | U2491           | A1 ^ -> Z ^  | AN2D0    | 0.352 |   1.047 |    9.600 | 
     | FE_OFCC3_n2997  | I ^ -> Z ^   | CKBD2    | 0.233 |   1.280 |    9.833 | 
     | U2299           | B2 ^ -> ZN v | AOI221D0 | 0.121 |   1.401 |    9.954 | 
     | U2294           | A2 v -> ZN ^ | ND4D0    | 0.060 |   1.460 |   10.014 | 
     | out_bias_reg[3] | D ^          | EDFQD2   | 0.000 |   1.460 |   10.014 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -8.553 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -8.509 | 
     | clk__L2_I1      | I ^ -> Z ^ | CKBD16 | 0.062 |   0.106 |   -8.447 | 
     | out_bias_reg[3] | CP ^       | EDFQD2 | 0.001 |   0.108 |   -8.445 | 
     +--------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin out_coef_reg[13]/CP 
Endpoint:   out_coef_reg[13]/D (^) checked with  leading edge of 'clk'
Beginpoint: val[15]            (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.109
- Setup                         0.091
+ Phase Shift                  10.000
= Required Time                10.019
- Arrival Time                  1.464
= Slack Time                    8.554
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | val[15] v    |          |       |   0.000 |    8.554 | 
     | U2555            | I v -> ZN ^  | CKND0    | 0.033 |   0.033 |    8.587 | 
     | U2554            | A2 ^ -> ZN v | ND3D0    | 0.196 |   0.229 |    8.783 | 
     | U2553            | I v -> ZN ^  | CKND0    | 0.169 |   0.397 |    8.952 | 
     | U2493            | A1 ^ -> ZN v | CKND2D0  | 0.129 |   0.527 |    9.081 | 
     | U2492            | B1 v -> ZN ^ | OAI33D0  | 0.168 |   0.694 |    9.249 | 
     | U2491            | A1 ^ -> Z ^  | AN2D0    | 0.352 |   1.047 |    9.601 | 
     | FE_OFCC3_n2997   | I ^ -> Z ^   | CKBD2    | 0.233 |   1.280 |    9.834 | 
     | U2353            | B2 ^ -> ZN v | AOI221D0 | 0.126 |   1.405 |    9.960 | 
     | U2348            | A2 v -> ZN ^ | ND4D0    | 0.059 |   1.464 |   10.019 | 
     | out_coef_reg[13] | D ^          | EDFQD2   | 0.000 |   1.464 |   10.019 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.554 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -8.510 | 
     | clk__L2_I1       | I ^ -> Z ^ | CKBD16 | 0.062 |   0.106 |   -8.448 | 
     | out_coef_reg[13] | CP ^       | EDFQD2 | 0.003 |   0.109 |   -8.445 | 
     +---------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin out_bias_reg[11]/CP 
Endpoint:   out_bias_reg[11]/D (^) checked with  leading edge of 'clk'
Beginpoint: val[15]            (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.107
- Setup                         0.093
+ Phase Shift                  10.000
= Required Time                10.014
- Arrival Time                  1.458
= Slack Time                    8.556
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | val[15] v    |          |       |   0.000 |    8.557 | 
     | U2555            | I v -> ZN ^  | CKND0    | 0.033 |   0.033 |    8.589 | 
     | U2554            | A2 ^ -> ZN v | ND3D0    | 0.196 |   0.229 |    8.785 | 
     | U2553            | I v -> ZN ^  | CKND0    | 0.169 |   0.397 |    8.954 | 
     | U2493            | A1 ^ -> ZN v | CKND2D0  | 0.129 |   0.527 |    9.083 | 
     | U2492            | B1 v -> ZN ^ | OAI33D0  | 0.168 |   0.694 |    9.251 | 
     | U2491            | A1 ^ -> Z ^  | AN2D0    | 0.352 |   1.047 |    9.603 | 
     | FE_OFCC3_n2997   | I ^ -> Z ^   | CKBD2    | 0.233 |   1.280 |    9.836 | 
     | U2227            | B2 ^ -> ZN v | AOI221D0 | 0.115 |   1.395 |    9.951 | 
     | U2222            | A2 v -> ZN ^ | ND4D0    | 0.063 |   1.458 |   10.014 | 
     | out_bias_reg[11] | D ^          | EDFQD2   | 0.000 |   1.458 |   10.014 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.557 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -8.512 | 
     | clk__L2_I9       | I ^ -> Z ^ | CKBD16 | 0.059 |   0.104 |   -8.453 | 
     | out_bias_reg[11] | CP ^       | EDFQD2 | 0.003 |   0.107 |   -8.449 | 
     +---------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin out_coef_reg[14]/CP 
Endpoint:   out_coef_reg[14]/D (^) checked with  leading edge of 'clk'
Beginpoint: val[15]            (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.107
- Setup                         0.092
+ Phase Shift                  10.000
= Required Time                10.015
- Arrival Time                  1.456
= Slack Time                    8.558
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | val[15] v    |          |       |   0.000 |    8.558 | 
     | U2555            | I v -> ZN ^  | CKND0    | 0.033 |   0.033 |    8.591 | 
     | U2554            | A2 ^ -> ZN v | ND3D0    | 0.196 |   0.229 |    8.787 | 
     | U2553            | I v -> ZN ^  | CKND0    | 0.169 |   0.397 |    8.956 | 
     | U2493            | A1 ^ -> ZN v | CKND2D0  | 0.129 |   0.527 |    9.085 | 
     | U2492            | B1 v -> ZN ^ | OAI33D0  | 0.168 |   0.694 |    9.253 | 
     | U2491            | A1 ^ -> Z ^  | AN2D0    | 0.352 |   1.047 |    9.605 | 
     | FE_OFCC3_n2997   | I ^ -> Z ^   | CKBD2    | 0.233 |   1.280 |    9.838 | 
     | U2344            | B2 ^ -> ZN v | AOI221D0 | 0.119 |   1.398 |    9.957 | 
     | U2339            | A2 v -> ZN ^ | ND4D0    | 0.058 |   1.456 |   10.015 | 
     | out_coef_reg[14] | D ^          | EDFQD2   | 0.000 |   1.456 |   10.015 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.558 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -8.514 | 
     | clk__L2_I5       | I ^ -> Z ^ | CKBD20 | 0.058 |   0.102 |   -8.456 | 
     | out_coef_reg[14] | CP ^       | EDFQD2 | 0.004 |   0.107 |   -8.452 | 
     +---------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin out_coef_reg[7]/CP 
Endpoint:   out_coef_reg[7]/D (^) checked with  leading edge of 'clk'
Beginpoint: val[15]           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.105
- Setup                         0.092
+ Phase Shift                  10.000
= Required Time                10.014
- Arrival Time                  1.454
= Slack Time                    8.560
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                 |              |          |       |  Time   |   Time   | 
     |-----------------+--------------+----------+-------+---------+----------| 
     |                 | val[15] v    |          |       |   0.000 |    8.560 | 
     | U2555           | I v -> ZN ^  | CKND0    | 0.033 |   0.033 |    8.593 | 
     | U2554           | A2 ^ -> ZN v | ND3D0    | 0.196 |   0.229 |    8.789 | 
     | U2553           | I v -> ZN ^  | CKND0    | 0.169 |   0.397 |    8.957 | 
     | U2493           | A1 ^ -> ZN v | CKND2D0  | 0.129 |   0.527 |    9.086 | 
     | U2492           | B1 v -> ZN ^ | OAI33D0  | 0.168 |   0.694 |    9.254 | 
     | U2491           | A1 ^ -> Z ^  | AN2D0    | 0.352 |   1.047 |    9.606 | 
     | FE_OFCC3_n2997  | I ^ -> Z ^   | CKBD2    | 0.233 |   1.280 |    9.840 | 
     | U2407           | B2 ^ -> ZN v | AOI221D0 | 0.115 |   1.395 |    9.955 | 
     | U2402           | A2 v -> ZN ^ | ND4D0    | 0.058 |   1.454 |   10.014 | 
     | out_coef_reg[7] | D ^          | EDFQD2   | 0.000 |   1.454 |   10.014 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -8.560 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -8.515 | 
     | clk__L2_I7      | I ^ -> Z ^ | CKBD20 | 0.056 |   0.101 |   -8.459 | 
     | out_coef_reg[7] | CP ^       | EDFQD2 | 0.005 |   0.105 |   -8.454 | 
     +--------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin out_coef_reg[4]/CP 
Endpoint:   out_coef_reg[4]/D (^) checked with  leading edge of 'clk'
Beginpoint: val[15]           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.104
- Setup                         0.092
+ Phase Shift                  10.000
= Required Time                10.012
- Arrival Time                  1.451
= Slack Time                    8.561
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                 |              |          |       |  Time   |   Time   | 
     |-----------------+--------------+----------+-------+---------+----------| 
     |                 | val[15] v    |          |       |   0.000 |    8.561 | 
     | U2555           | I v -> ZN ^  | CKND0    | 0.033 |   0.033 |    8.594 | 
     | U2554           | A2 ^ -> ZN v | ND3D0    | 0.196 |   0.229 |    8.790 | 
     | U2553           | I v -> ZN ^  | CKND0    | 0.169 |   0.397 |    8.958 | 
     | U2493           | A1 ^ -> ZN v | CKND2D0  | 0.129 |   0.527 |    9.087 | 
     | U2492           | B1 v -> ZN ^ | OAI33D0  | 0.168 |   0.694 |    9.255 | 
     | U2491           | A1 ^ -> Z ^  | AN2D0    | 0.352 |   1.047 |    9.607 | 
     | FE_OFCC3_n2997  | I ^ -> Z ^   | CKBD2    | 0.233 |   1.280 |    9.841 | 
     | U2434           | B2 ^ -> ZN v | AOI221D0 | 0.111 |   1.391 |    9.951 | 
     | U2429           | A2 v -> ZN ^ | ND4D0    | 0.060 |   1.451 |   10.012 | 
     | out_coef_reg[4] | D ^          | EDFQD2   | 0.000 |   1.451 |   10.012 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -8.561 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -8.516 | 
     | clk__L2_I8      | I ^ -> Z ^ | CKBD16 | 0.059 |   0.103 |   -8.457 | 
     | out_coef_reg[4] | CP ^       | EDFQD2 | 0.000 |   0.104 |   -8.457 | 
     +--------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin out_bias_reg[15]/CP 
Endpoint:   out_bias_reg[15]/D (^) checked with  leading edge of 'clk'
Beginpoint: val[15]            (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.106
- Setup                         0.093
+ Phase Shift                  10.000
= Required Time                10.013
- Arrival Time                  1.450
= Slack Time                    8.563
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | val[15] v    |          |       |   0.000 |    8.563 | 
     | U2555            | I v -> ZN ^  | CKND0    | 0.033 |   0.033 |    8.596 | 
     | U2554            | A2 ^ -> ZN v | ND3D0    | 0.196 |   0.229 |    8.792 | 
     | U2553            | I v -> ZN ^  | CKND0    | 0.169 |   0.397 |    8.960 | 
     | U2493            | A1 ^ -> ZN v | CKND2D0  | 0.129 |   0.527 |    9.090 | 
     | U2492            | B1 v -> ZN ^ | OAI33D0  | 0.168 |   0.694 |    9.257 | 
     | U2491            | A1 ^ -> Z ^  | AN2D0    | 0.352 |   1.047 |    9.610 | 
     | FE_OFCC3_n2997   | I ^ -> Z ^   | CKBD2    | 0.233 |   1.280 |    9.843 | 
     | U2191            | B2 ^ -> ZN v | AOI221D0 | 0.112 |   1.392 |    9.955 | 
     | U2186            | A2 v -> ZN ^ | ND4D0    | 0.058 |   1.450 |   10.013 | 
     | out_bias_reg[15] | D ^          | EDFQD2   | 0.000 |   1.450 |   10.013 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.563 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -8.518 | 
     | clk__L2_I5       | I ^ -> Z ^ | CKBD20 | 0.058 |   0.102 |   -8.460 | 
     | out_bias_reg[15] | CP ^       | EDFQD2 | 0.003 |   0.106 |   -8.457 | 
     +---------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin out_coef_reg[10]/CP 
Endpoint:   out_coef_reg[10]/D (^) checked with  leading edge of 'clk'
Beginpoint: val[15]            (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.107
- Setup                         0.092
+ Phase Shift                  10.000
= Required Time                10.014
- Arrival Time                  1.451
= Slack Time                    8.563
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | val[15] v    |          |       |   0.000 |    8.563 | 
     | U2555            | I v -> ZN ^  | CKND0    | 0.033 |   0.033 |    8.596 | 
     | U2554            | A2 ^ -> ZN v | ND3D0    | 0.196 |   0.229 |    8.792 | 
     | U2553            | I v -> ZN ^  | CKND0    | 0.169 |   0.397 |    8.961 | 
     | U2493            | A1 ^ -> ZN v | CKND2D0  | 0.129 |   0.527 |    9.090 | 
     | U2492            | B1 v -> ZN ^ | OAI33D0  | 0.168 |   0.694 |    9.258 | 
     | U2491            | A1 ^ -> Z ^  | AN2D0    | 0.352 |   1.047 |    9.610 | 
     | FE_OFCC3_n2997   | I ^ -> Z ^   | CKBD2    | 0.233 |   1.280 |    9.843 | 
     | U2380            | B2 ^ -> ZN v | AOI221D0 | 0.110 |   1.390 |    9.953 | 
     | U2375            | A2 v -> ZN ^ | ND4D0    | 0.061 |   1.451 |   10.014 | 
     | out_coef_reg[10] | D ^          | EDFQD2   | 0.000 |   1.451 |   10.014 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.563 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -8.519 | 
     | clk__L2_I9       | I ^ -> Z ^ | CKBD16 | 0.059 |   0.104 |   -8.460 | 
     | out_coef_reg[10] | CP ^       | EDFQD2 | 0.003 |   0.107 |   -8.457 | 
     +---------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin out_coef_reg[15]/CP 
Endpoint:   out_coef_reg[15]/D (^) checked with  leading edge of 'clk'
Beginpoint: val[15]            (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.108
- Setup                         0.093
+ Phase Shift                  10.000
= Required Time                10.016
- Arrival Time                  1.449
= Slack Time                    8.567
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | val[15] v    |          |       |   0.000 |    8.567 | 
     | U2555            | I v -> ZN ^  | CKND0    | 0.033 |   0.033 |    8.600 | 
     | U2554            | A2 ^ -> ZN v | ND3D0    | 0.196 |   0.229 |    8.796 | 
     | U2553            | I v -> ZN ^  | CKND0    | 0.169 |   0.397 |    8.964 | 
     | U2493            | A1 ^ -> ZN v | CKND2D0  | 0.129 |   0.527 |    9.093 | 
     | U2492            | B1 v -> ZN ^ | OAI33D0  | 0.168 |   0.694 |    9.261 | 
     | U2491            | A1 ^ -> Z ^  | AN2D0    | 0.352 |   1.047 |    9.613 | 
     | FE_OFCC3_n2997   | I ^ -> Z ^   | CKBD2    | 0.233 |   1.280 |    9.847 | 
     | U2335            | B2 ^ -> ZN v | AOI221D0 | 0.109 |   1.389 |    9.956 | 
     | U2330            | A2 v -> ZN ^ | ND4D0    | 0.060 |   1.449 |   10.016 | 
     | out_coef_reg[15] | D ^          | EDFQD2   | 0.000 |   1.449 |   10.016 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.567 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -8.522 | 
     | clk__L2_I4       | I ^ -> Z ^ | CKBD16 | 0.061 |   0.106 |   -8.461 | 
     | out_coef_reg[15] | CP ^       | EDFQD2 | 0.003 |   0.108 |   -8.459 | 
     +---------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin out_bias_reg[13]/CP 
Endpoint:   out_bias_reg[13]/D (^) checked with  leading edge of 'clk'
Beginpoint: val[15]            (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.107
- Setup                         0.091
+ Phase Shift                  10.000
= Required Time                10.016
- Arrival Time                  1.448
= Slack Time                    8.568
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | val[15] v    |          |       |   0.000 |    8.568 | 
     | U2555            | I v -> ZN ^  | CKND0    | 0.033 |   0.033 |    8.601 | 
     | U2554            | A2 ^ -> ZN v | ND3D0    | 0.196 |   0.229 |    8.797 | 
     | U2553            | I v -> ZN ^  | CKND0    | 0.169 |   0.397 |    8.966 | 
     | U2493            | A1 ^ -> ZN v | CKND2D0  | 0.129 |   0.527 |    9.095 | 
     | U2492            | B1 v -> ZN ^ | OAI33D0  | 0.168 |   0.694 |    9.263 | 
     | U2491            | A1 ^ -> Z ^  | AN2D0    | 0.352 |   1.047 |    9.615 | 
     | FE_OFCC3_n2997   | I ^ -> Z ^   | CKBD2    | 0.233 |   1.280 |    9.848 | 
     | U2209            | B2 ^ -> ZN v | AOI221D0 | 0.112 |   1.392 |    9.960 | 
     | U2204            | A2 v -> ZN ^ | ND4D0    | 0.056 |   1.448 |   10.016 | 
     | out_bias_reg[13] | D ^          | EDFQD2   | 0.000 |   1.448 |   10.016 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.568 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -8.524 | 
     | clk__L2_I11      | I ^ -> Z ^ | CKBD16 | 0.060 |   0.104 |   -8.464 | 
     | out_bias_reg[13] | CP ^       | EDFQD2 | 0.003 |   0.107 |   -8.462 | 
     +---------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin out_bias_reg[6]/CP 
Endpoint:   out_bias_reg[6]/D (^) checked with  leading edge of 'clk'
Beginpoint: val[15]           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.107
- Setup                         0.091
+ Phase Shift                  10.000
= Required Time                10.017
- Arrival Time                  1.448
= Slack Time                    8.569
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                 |              |          |       |  Time   |   Time   | 
     |-----------------+--------------+----------+-------+---------+----------| 
     |                 | val[15] v    |          |       |   0.000 |    8.569 | 
     | U2555           | I v -> ZN ^  | CKND0    | 0.033 |   0.033 |    8.602 | 
     | U2554           | A2 ^ -> ZN v | ND3D0    | 0.196 |   0.229 |    8.798 | 
     | U2553           | I v -> ZN ^  | CKND0    | 0.169 |   0.397 |    8.966 | 
     | U2493           | A1 ^ -> ZN v | CKND2D0  | 0.129 |   0.527 |    9.095 | 
     | U2492           | B1 v -> ZN ^ | OAI33D0  | 0.168 |   0.694 |    9.263 | 
     | U2491           | A1 ^ -> Z ^  | AN2D0    | 0.352 |   1.047 |    9.615 | 
     | FE_OFCC3_n2997  | I ^ -> Z ^   | CKBD2    | 0.233 |   1.280 |    9.849 | 
     | U2272           | B2 ^ -> ZN v | AOI221D0 | 0.112 |   1.392 |    9.961 | 
     | U2267           | A2 v -> ZN ^ | ND4D0    | 0.056 |   1.448 |   10.017 | 
     | out_bias_reg[6] | D ^          | EDFQD2   | 0.000 |   1.448 |   10.017 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -8.569 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -8.524 | 
     | clk__L2_I9      | I ^ -> Z ^ | CKBD16 | 0.059 |   0.104 |   -8.465 | 
     | out_bias_reg[6] | CP ^       | EDFQD2 | 0.004 |   0.107 |   -8.461 | 
     +--------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin out_bias_reg[7]/CP 
Endpoint:   out_bias_reg[7]/D (^) checked with  leading edge of 'clk'
Beginpoint: val[15]           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.110
- Setup                         0.091
+ Phase Shift                  10.000
= Required Time                10.019
- Arrival Time                  1.449
= Slack Time                    8.569
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                 |              |          |       |  Time   |   Time   | 
     |-----------------+--------------+----------+-------+---------+----------| 
     |                 | val[15] v    |          |       |   0.000 |    8.569 | 
     | U2555           | I v -> ZN ^  | CKND0    | 0.033 |   0.033 |    8.602 | 
     | U2554           | A2 ^ -> ZN v | ND3D0    | 0.196 |   0.229 |    8.798 | 
     | U2553           | I v -> ZN ^  | CKND0    | 0.169 |   0.397 |    8.967 | 
     | U2493           | A1 ^ -> ZN v | CKND2D0  | 0.129 |   0.527 |    9.096 | 
     | U2492           | B1 v -> ZN ^ | OAI33D0  | 0.168 |   0.694 |    9.264 | 
     | U2491           | A1 ^ -> Z ^  | AN2D0    | 0.352 |   1.047 |    9.616 | 
     | FE_OFCC3_n2997  | I ^ -> Z ^   | CKBD2    | 0.233 |   1.280 |    9.849 | 
     | U2263           | B2 ^ -> ZN v | AOI221D0 | 0.112 |   1.392 |    9.961 | 
     | U2258           | A2 v -> ZN ^ | ND4D0    | 0.058 |   1.449 |   10.019 | 
     | out_bias_reg[7] | D ^          | EDFQD2   | 0.000 |   1.449 |   10.019 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -8.569 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -8.525 | 
     | clk__L2_I4      | I ^ -> Z ^ | CKBD16 | 0.061 |   0.106 |   -8.464 | 
     | out_bias_reg[7] | CP ^       | EDFQD2 | 0.004 |   0.110 |   -8.460 | 
     +--------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin out_bias_reg[9]/CP 
Endpoint:   out_bias_reg[9]/D (^) checked with  leading edge of 'clk'
Beginpoint: val[15]           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.109
- Setup                         0.091
+ Phase Shift                  10.000
= Required Time                10.018
- Arrival Time                  1.448
= Slack Time                    8.569
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                 |              |          |       |  Time   |   Time   | 
     |-----------------+--------------+----------+-------+---------+----------| 
     |                 | val[15] v    |          |       |   0.000 |    8.570 | 
     | U2555           | I v -> ZN ^  | CKND0    | 0.033 |   0.033 |    8.602 | 
     | U2554           | A2 ^ -> ZN v | ND3D0    | 0.196 |   0.229 |    8.798 | 
     | U2553           | I v -> ZN ^  | CKND0    | 0.169 |   0.397 |    8.967 | 
     | U2493           | A1 ^ -> ZN v | CKND2D0  | 0.129 |   0.527 |    9.096 | 
     | U2492           | B1 v -> ZN ^ | OAI33D0  | 0.168 |   0.694 |    9.264 | 
     | U2491           | A1 ^ -> Z ^  | AN2D0    | 0.352 |   1.047 |    9.616 | 
     | FE_OFCC3_n2997  | I ^ -> Z ^   | CKBD2    | 0.233 |   1.280 |    9.849 | 
     | U2245           | B2 ^ -> ZN v | AOI221D0 | 0.113 |   1.393 |    9.962 | 
     | U2240           | A2 v -> ZN ^ | ND4D0    | 0.056 |   1.448 |   10.018 | 
     | out_bias_reg[9] | D ^          | EDFQD2   | 0.000 |   1.448 |   10.018 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -8.569 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -8.525 | 
     | clk__L2_I4      | I ^ -> Z ^ | CKBD16 | 0.061 |   0.106 |   -8.464 | 
     | out_bias_reg[9] | CP ^       | EDFQD2 | 0.004 |   0.109 |   -8.460 | 
     +--------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin out_coef_reg[1]/CP 
Endpoint:   out_coef_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: val[15]           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.107
- Setup                         0.091
+ Phase Shift                  10.000
= Required Time                10.016
- Arrival Time                  1.446
= Slack Time                    8.570
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                 |              |          |       |  Time   |   Time   | 
     |-----------------+--------------+----------+-------+---------+----------| 
     |                 | val[15] v    |          |       |   0.000 |    8.570 | 
     | U2555           | I v -> ZN ^  | CKND0    | 0.033 |   0.033 |    8.603 | 
     | U2554           | A2 ^ -> ZN v | ND3D0    | 0.196 |   0.229 |    8.799 | 
     | U2553           | I v -> ZN ^  | CKND0    | 0.169 |   0.397 |    8.968 | 
     | U2493           | A1 ^ -> ZN v | CKND2D0  | 0.129 |   0.527 |    9.097 | 
     | U2492           | B1 v -> ZN ^ | OAI33D0  | 0.168 |   0.694 |    9.265 | 
     | U2491           | A1 ^ -> Z ^  | AN2D0    | 0.352 |   1.047 |    9.617 | 
     | FE_OFCC3_n2997  | I ^ -> Z ^   | CKBD2    | 0.233 |   1.280 |    9.850 | 
     | U2464           | B2 ^ -> ZN v | AOI221D0 | 0.110 |   1.390 |    9.960 | 
     | U2456           | A2 v -> ZN ^ | ND4D0    | 0.056 |   1.446 |   10.016 | 
     | out_coef_reg[1] | D ^          | EDFQD2   | 0.000 |   1.446 |   10.016 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -8.570 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -8.526 | 
     | clk__L2_I7      | I ^ -> Z ^ | CKBD20 | 0.056 |   0.101 |   -8.470 | 
     | out_coef_reg[1] | CP ^       | EDFQD2 | 0.006 |   0.107 |   -8.463 | 
     +--------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin out_bias_reg[4]/CP 
Endpoint:   out_bias_reg[4]/D (^) checked with  leading edge of 'clk'
Beginpoint: val[15]           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.108
- Setup                         0.093
+ Phase Shift                  10.000
= Required Time                10.015
- Arrival Time                  1.443
= Slack Time                    8.572
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                 |              |          |       |  Time   |   Time   | 
     |-----------------+--------------+----------+-------+---------+----------| 
     |                 | val[15] v    |          |       |   0.000 |    8.572 | 
     | U2555           | I v -> ZN ^  | CKND0    | 0.033 |   0.033 |    8.605 | 
     | U2554           | A2 ^ -> ZN v | ND3D0    | 0.196 |   0.229 |    8.801 | 
     | U2553           | I v -> ZN ^  | CKND0    | 0.169 |   0.397 |    8.970 | 
     | U2493           | A1 ^ -> ZN v | CKND2D0  | 0.129 |   0.527 |    9.099 | 
     | U2492           | B1 v -> ZN ^ | OAI33D0  | 0.168 |   0.694 |    9.267 | 
     | U2491           | A1 ^ -> Z ^  | AN2D0    | 0.352 |   1.047 |    9.619 | 
     | FE_OFCC3_n2997  | I ^ -> Z ^   | CKBD2    | 0.233 |   1.280 |    9.852 | 
     | U2290           | B2 ^ -> ZN v | AOI221D0 | 0.109 |   1.389 |    9.961 | 
     | U2285           | A2 v -> ZN ^ | ND4D0    | 0.054 |   1.443 |   10.015 | 
     | out_bias_reg[4] | D ^          | EDFQD2   | 0.000 |   1.443 |   10.015 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -8.572 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -8.528 | 
     | clk__L2_I1      | I ^ -> Z ^ | CKBD16 | 0.062 |   0.106 |   -8.466 | 
     | out_bias_reg[4] | CP ^       | EDFQD2 | 0.002 |   0.108 |   -8.464 | 
     +--------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin out_bias_reg[0]/CP 
Endpoint:   out_bias_reg[0]/D (^) checked with  leading edge of 'clk'
Beginpoint: val[15]           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.109
- Setup                         0.091
+ Phase Shift                  10.000
= Required Time                10.018
- Arrival Time                  1.445
= Slack Time                    8.573
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                 |              |          |       |  Time   |   Time   | 
     |-----------------+--------------+----------+-------+---------+----------| 
     |                 | val[15] v    |          |       |   0.000 |    8.573 | 
     | U2555           | I v -> ZN ^  | CKND0    | 0.033 |   0.033 |    8.606 | 
     | U2554           | A2 ^ -> ZN v | ND3D0    | 0.196 |   0.229 |    8.802 | 
     | U2553           | I v -> ZN ^  | CKND0    | 0.169 |   0.397 |    8.971 | 
     | U2493           | A1 ^ -> ZN v | CKND2D0  | 0.129 |   0.527 |    9.100 | 
     | U2492           | B1 v -> ZN ^ | OAI33D0  | 0.168 |   0.694 |    9.268 | 
     | U2491           | A1 ^ -> Z ^  | AN2D0    | 0.352 |   1.047 |    9.620 | 
     | FE_OFCC3_n2997  | I ^ -> Z ^   | CKBD2    | 0.233 |   1.280 |    9.853 | 
     | U2326           | B2 ^ -> ZN v | AOI221D0 | 0.110 |   1.390 |    9.963 | 
     | U2321           | A2 v -> ZN ^ | ND4D0    | 0.055 |   1.445 |   10.018 | 
     | out_bias_reg[0] | D ^          | EDFQD2   | 0.000 |   1.445 |   10.018 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -8.573 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -8.529 | 
     | clk__L2_I0      | I ^ -> Z ^ | CKBD16 | 0.061 |   0.105 |   -8.468 | 
     | out_bias_reg[0] | CP ^       | EDFQD2 | 0.003 |   0.109 |   -8.465 | 
     +--------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin out_coef_reg[3]/CP 
Endpoint:   out_coef_reg[3]/D (^) checked with  leading edge of 'clk'
Beginpoint: val[15]           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.106
- Setup                         0.092
+ Phase Shift                  10.000
= Required Time                10.014
- Arrival Time                  1.440
= Slack Time                    8.574
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                 |              |          |       |  Time   |   Time   | 
     |-----------------+--------------+----------+-------+---------+----------| 
     |                 | val[15] v    |          |       |   0.000 |    8.574 | 
     | U2555           | I v -> ZN ^  | CKND0    | 0.033 |   0.033 |    8.607 | 
     | U2554           | A2 ^ -> ZN v | ND3D0    | 0.196 |   0.229 |    8.803 | 
     | U2553           | I v -> ZN ^  | CKND0    | 0.169 |   0.397 |    8.971 | 
     | U2493           | A1 ^ -> ZN v | CKND2D0  | 0.129 |   0.527 |    9.101 | 
     | U2492           | B1 v -> ZN ^ | OAI33D0  | 0.168 |   0.694 |    9.268 | 
     | U2491           | A1 ^ -> Z ^  | AN2D0    | 0.352 |   1.047 |    9.621 | 
     | FE_OFCC3_n2997  | I ^ -> Z ^   | CKBD2    | 0.233 |   1.280 |    9.854 | 
     | U2443           | B2 ^ -> ZN v | AOI221D0 | 0.105 |   1.385 |    9.959 | 
     | U2438           | A2 v -> ZN ^ | ND4D0    | 0.055 |   1.440 |   10.014 | 
     | out_coef_reg[3] | D ^          | EDFQD2   | 0.000 |   1.440 |   10.014 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -8.574 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -8.530 | 
     | clk__L2_I9      | I ^ -> Z ^ | CKBD16 | 0.059 |   0.104 |   -8.470 | 
     | out_coef_reg[3] | CP ^       | EDFQD2 | 0.002 |   0.106 |   -8.468 | 
     +--------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin out_coef_reg[2]/CP 
Endpoint:   out_coef_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: val[15]           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.103
- Setup                         0.094
+ Phase Shift                  10.000
= Required Time                10.009
- Arrival Time                  1.434
= Slack Time                    8.575
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                 |              |          |       |  Time   |   Time   | 
     |-----------------+--------------+----------+-------+---------+----------| 
     |                 | val[15] v    |          |       |   0.000 |    8.575 | 
     | U2555           | I v -> ZN ^  | CKND0    | 0.033 |   0.033 |    8.608 | 
     | U2554           | A2 ^ -> ZN v | ND3D0    | 0.196 |   0.229 |    8.804 | 
     | U2553           | I v -> ZN ^  | CKND0    | 0.169 |   0.397 |    8.972 | 
     | U2493           | A1 ^ -> ZN v | CKND2D0  | 0.129 |   0.527 |    9.102 | 
     | U2492           | B1 v -> ZN ^ | OAI33D0  | 0.168 |   0.694 |    9.269 | 
     | U2491           | A1 ^ -> Z ^  | AN2D0    | 0.352 |   1.047 |    9.622 | 
     | FE_OFCC3_n2997  | I ^ -> Z ^   | CKBD2    | 0.233 |   1.280 |    9.855 | 
     | U2452           | B2 ^ -> ZN v | AOI221D0 | 0.096 |   1.376 |    9.951 | 
     | U2447           | A2 v -> ZN ^ | ND4D0    | 0.058 |   1.434 |   10.009 | 
     | out_coef_reg[2] | D ^          | EDFQD2   | 0.000 |   1.434 |   10.009 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -8.575 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -8.531 | 
     | clk__L2_I6      | I ^ -> Z ^ | CKBD20 | 0.055 |   0.100 |   -8.475 | 
     | out_coef_reg[2] | CP ^       | EDFQD2 | 0.003 |   0.103 |   -8.472 | 
     +--------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin out_bias_reg[2]/CP 
Endpoint:   out_bias_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: val[15]           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.107
- Setup                         0.089
+ Phase Shift                  10.000
= Required Time                10.018
- Arrival Time                  1.442
= Slack Time                    8.575
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                 |              |          |       |  Time   |   Time   | 
     |-----------------+--------------+----------+-------+---------+----------| 
     |                 | val[15] v    |          |       |   0.000 |    8.575 | 
     | U2555           | I v -> ZN ^  | CKND0    | 0.033 |   0.033 |    8.608 | 
     | U2554           | A2 ^ -> ZN v | ND3D0    | 0.196 |   0.229 |    8.804 | 
     | U2553           | I v -> ZN ^  | CKND0    | 0.169 |   0.397 |    8.973 | 
     | U2493           | A1 ^ -> ZN v | CKND2D0  | 0.129 |   0.527 |    9.102 | 
     | U2492           | B1 v -> ZN ^ | OAI33D0  | 0.168 |   0.694 |    9.270 | 
     | U2491           | A1 ^ -> Z ^  | AN2D0    | 0.352 |   1.047 |    9.622 | 
     | FE_OFCC3_n2997  | I ^ -> Z ^   | CKBD2    | 0.233 |   1.280 |    9.855 | 
     | U2308           | B2 ^ -> ZN v | AOI221D0 | 0.109 |   1.389 |    9.964 | 
     | U2303           | A2 v -> ZN ^ | ND4D0    | 0.054 |   1.442 |   10.018 | 
     | out_bias_reg[2] | D ^          | EDFQD2   | 0.000 |   1.442 |   10.018 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -8.575 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -8.531 | 
     | clk__L2_I11     | I ^ -> Z ^ | CKBD16 | 0.060 |   0.104 |   -8.471 | 
     | out_bias_reg[2] | CP ^       | EDFQD2 | 0.003 |   0.107 |   -8.468 | 
     +--------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin out_coef_reg[9]/CP 
Endpoint:   out_coef_reg[9]/D (^) checked with  leading edge of 'clk'
Beginpoint: val[15]           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.108
- Setup                         0.090
+ Phase Shift                  10.000
= Required Time                10.018
- Arrival Time                  1.443
= Slack Time                    8.576
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                 |              |          |       |  Time   |   Time   | 
     |-----------------+--------------+----------+-------+---------+----------| 
     |                 | val[15] v    |          |       |   0.000 |    8.576 | 
     | U2555           | I v -> ZN ^  | CKND0    | 0.033 |   0.033 |    8.609 | 
     | U2554           | A2 ^ -> ZN v | ND3D0    | 0.196 |   0.229 |    8.805 | 
     | U2553           | I v -> ZN ^  | CKND0    | 0.169 |   0.397 |    8.973 | 
     | U2493           | A1 ^ -> ZN v | CKND2D0  | 0.129 |   0.527 |    9.102 | 
     | U2492           | B1 v -> ZN ^ | OAI33D0  | 0.168 |   0.694 |    9.270 | 
     | U2491           | A1 ^ -> Z ^  | AN2D0    | 0.352 |   1.047 |    9.622 | 
     | FE_OFCC3_n2997  | I ^ -> Z ^   | CKBD2    | 0.233 |   1.280 |    9.856 | 
     | U2389           | B2 ^ -> ZN v | AOI221D0 | 0.108 |   1.388 |    9.964 | 
     | U2384           | A2 v -> ZN ^ | ND4D0    | 0.054 |   1.443 |   10.018 | 
     | out_coef_reg[9] | D ^          | EDFQD2   | 0.000 |   1.443 |   10.018 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -8.576 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -8.531 | 
     | clk__L2_I4      | I ^ -> Z ^ | CKBD16 | 0.061 |   0.106 |   -8.470 | 
     | out_coef_reg[9] | CP ^       | EDFQD2 | 0.003 |   0.108 |   -8.467 | 
     +--------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin out_coef_reg[8]/CP 
Endpoint:   out_coef_reg[8]/D (^) checked with  leading edge of 'clk'
Beginpoint: val[15]           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.108
- Setup                         0.090
+ Phase Shift                  10.000
= Required Time                10.018
- Arrival Time                  1.441
= Slack Time                    8.577
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                 |              |          |       |  Time   |   Time   | 
     |-----------------+--------------+----------+-------+---------+----------| 
     |                 | val[15] v    |          |       |   0.000 |    8.577 | 
     | U2555           | I v -> ZN ^  | CKND0    | 0.033 |   0.033 |    8.610 | 
     | U2554           | A2 ^ -> ZN v | ND3D0    | 0.196 |   0.229 |    8.806 | 
     | U2553           | I v -> ZN ^  | CKND0    | 0.169 |   0.397 |    8.975 | 
     | U2493           | A1 ^ -> ZN v | CKND2D0  | 0.129 |   0.527 |    9.104 | 
     | U2492           | B1 v -> ZN ^ | OAI33D0  | 0.168 |   0.694 |    9.272 | 
     | U2491           | A1 ^ -> Z ^  | AN2D0    | 0.352 |   1.047 |    9.624 | 
     | FE_OFCC3_n2997  | I ^ -> Z ^   | CKBD2    | 0.233 |   1.280 |    9.857 | 
     | U2398           | B2 ^ -> ZN v | AOI221D0 | 0.106 |   1.386 |    9.964 | 
     | U2393           | A2 v -> ZN ^ | ND4D0    | 0.054 |   1.441 |   10.018 | 
     | out_coef_reg[8] | D ^          | EDFQD2   | 0.000 |   1.441 |   10.018 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -8.577 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -8.533 | 
     | clk__L2_I10     | I ^ -> Z ^ | CKBD16 | 0.058 |   0.103 |   -8.475 | 
     | out_coef_reg[8] | CP ^       | EDFQD2 | 0.005 |   0.108 |   -8.469 | 
     +--------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin out_bias_reg[10]/CP 
Endpoint:   out_bias_reg[10]/D (^) checked with  leading edge of 'clk'
Beginpoint: val[15]            (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.108
- Setup                         0.090
+ Phase Shift                  10.000
= Required Time                10.018
- Arrival Time                  1.436
= Slack Time                    8.582
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | val[15] v    |          |       |   0.000 |    8.582 | 
     | U2555            | I v -> ZN ^  | CKND0    | 0.033 |   0.033 |    8.615 | 
     | U2554            | A2 ^ -> ZN v | ND3D0    | 0.196 |   0.229 |    8.811 | 
     | U2553            | I v -> ZN ^  | CKND0    | 0.169 |   0.397 |    8.980 | 
     | U2493            | A1 ^ -> ZN v | CKND2D0  | 0.129 |   0.527 |    9.109 | 
     | U2492            | B1 v -> ZN ^ | OAI33D0  | 0.168 |   0.694 |    9.277 | 
     | U2491            | A1 ^ -> Z ^  | AN2D0    | 0.352 |   1.047 |    9.629 | 
     | FE_OFCC3_n2997   | I ^ -> Z ^   | CKBD2    | 0.233 |   1.280 |    9.862 | 
     | U2236            | B2 ^ -> ZN v | AOI221D0 | 0.102 |   1.382 |    9.964 | 
     | U2231            | A2 v -> ZN ^ | ND4D0    | 0.054 |   1.436 |   10.018 | 
     | out_bias_reg[10] | D ^          | EDFQD2   | 0.000 |   1.436 |   10.018 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.582 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -8.538 | 
     | clk__L2_I10      | I ^ -> Z ^ | CKBD16 | 0.058 |   0.103 |   -8.479 | 
     | out_bias_reg[10] | CP ^       | EDFQD2 | 0.005 |   0.108 |   -8.475 | 
     +---------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin out_bias_reg[14]/CP 
Endpoint:   out_bias_reg[14]/D (^) checked with  leading edge of 'clk'
Beginpoint: val[15]            (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.105
- Setup                         0.095
+ Phase Shift                  10.000
= Required Time                10.011
- Arrival Time                  1.397
= Slack Time                    8.613
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | val[15] v    |          |       |   0.000 |    8.613 | 
     | U2555            | I v -> ZN ^  | CKND0    | 0.033 |   0.033 |    8.646 | 
     | U2554            | A2 ^ -> ZN v | ND3D0    | 0.196 |   0.229 |    8.842 | 
     | U2553            | I v -> ZN ^  | CKND0    | 0.169 |   0.397 |    9.011 | 
     | U2493            | A1 ^ -> ZN v | CKND2D0  | 0.129 |   0.527 |    9.140 | 
     | U2484            | A1 v -> ZN ^ | NR4D0    | 0.107 |   0.634 |    9.247 | 
     | U2477            | A2 ^ -> Z ^  | OA21D0   | 0.301 |   0.935 |    9.548 | 
     | FE_OFCC6_n2989   | I ^ -> Z ^   | CKBD2    | 0.232 |   1.167 |    9.780 | 
     | U2197            | A2 ^ -> Z ^  | AO22D0   | 0.120 |   1.287 |    9.900 | 
     | U2196            | C ^ -> ZN v  | AOI221D0 | 0.049 |   1.335 |    9.949 | 
     | U2195            | A4 v -> ZN ^ | ND4D0    | 0.062 |   1.397 |   10.011 | 
     | out_bias_reg[14] | D ^          | EDFQD2   | 0.000 |   1.397 |   10.011 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.613 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -8.569 | 
     | clk__L2_I8       | I ^ -> Z ^ | CKBD16 | 0.059 |   0.103 |   -8.510 | 
     | out_bias_reg[14] | CP ^       | EDFQD2 | 0.002 |   0.105 |   -8.508 | 
     +---------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin out_coef_reg[5]/CP 
Endpoint:   out_coef_reg[5]/D (^) checked with  leading edge of 'clk'
Beginpoint: val[15]           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.106
- Setup                         0.095
+ Phase Shift                  10.000
= Required Time                10.011
- Arrival Time                  1.381
= Slack Time                    8.630
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                 |              |          |       |  Time   |   Time   | 
     |-----------------+--------------+----------+-------+---------+----------| 
     |                 | val[15] v    |          |       |   0.000 |    8.630 | 
     | U2555           | I v -> ZN ^  | CKND0    | 0.033 |   0.033 |    8.663 | 
     | U2554           | A2 ^ -> ZN v | ND3D0    | 0.196 |   0.229 |    8.859 | 
     | U2553           | I v -> ZN ^  | CKND0    | 0.169 |   0.397 |    9.027 | 
     | U2493           | A1 ^ -> ZN v | CKND2D0  | 0.129 |   0.527 |    9.156 | 
     | U2484           | A1 v -> ZN ^ | NR4D0    | 0.107 |   0.634 |    9.264 | 
     | U2477           | A2 ^ -> Z ^  | OA21D0   | 0.301 |   0.935 |    9.565 | 
     | FE_OFCC6_n2989  | I ^ -> Z ^   | CKBD2    | 0.232 |   1.167 |    9.797 | 
     | U2422           | A2 ^ -> Z ^  | AO22D0   | 0.115 |   1.282 |    9.912 | 
     | U2421           | C ^ -> ZN v  | AOI221D0 | 0.041 |   1.324 |    9.954 | 
     | U2420           | A4 v -> ZN ^ | ND4D0    | 0.058 |   1.381 |   10.011 | 
     | out_coef_reg[5] | D ^          | EDFQD2   | 0.000 |   1.381 |   10.011 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -8.630 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -8.585 | 
     | clk__L2_I11     | I ^ -> Z ^ | CKBD16 | 0.060 |   0.104 |   -8.526 | 
     | out_coef_reg[5] | CP ^       | EDFQD2 | 0.002 |   0.106 |   -8.524 | 
     +--------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin out_bias_reg[5]/CP 
Endpoint:   out_bias_reg[5]/D (^) checked with  leading edge of 'clk'
Beginpoint: val[15]           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.105
- Setup                         0.094
+ Phase Shift                  10.000
= Required Time                10.011
- Arrival Time                  1.380
= Slack Time                    8.632
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                 |              |          |       |  Time   |   Time   | 
     |-----------------+--------------+----------+-------+---------+----------| 
     |                 | val[15] v    |          |       |   0.000 |    8.632 | 
     | U2555           | I v -> ZN ^  | CKND0    | 0.033 |   0.033 |    8.665 | 
     | U2554           | A2 ^ -> ZN v | ND3D0    | 0.196 |   0.229 |    8.861 | 
     | U2553           | I v -> ZN ^  | CKND0    | 0.169 |   0.397 |    9.029 | 
     | U2493           | A1 ^ -> ZN v | CKND2D0  | 0.129 |   0.527 |    9.158 | 
     | U2484           | A1 v -> ZN ^ | NR4D0    | 0.107 |   0.634 |    9.266 | 
     | U2477           | A2 ^ -> Z ^  | OA21D0   | 0.301 |   0.935 |    9.567 | 
     | FE_OFCC6_n2989  | I ^ -> Z ^   | CKBD2    | 0.232 |   1.167 |    9.799 | 
     | U2278           | A2 ^ -> Z ^  | AO22D0   | 0.115 |   1.282 |    9.914 | 
     | U2277           | C ^ -> ZN v  | AOI221D0 | 0.043 |   1.325 |    9.957 | 
     | U2276           | A4 v -> ZN ^ | ND4D0    | 0.055 |   1.380 |   10.011 | 
     | out_bias_reg[5] | D ^          | EDFQD2   | 0.000 |   1.380 |   10.011 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -8.632 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -8.587 | 
     | clk__L2_I6      | I ^ -> Z ^ | CKBD20 | 0.055 |   0.100 |   -8.532 | 
     | out_bias_reg[5] | CP ^       | EDFQD2 | 0.005 |   0.105 |   -8.527 | 
     +--------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin out_coef_reg[6]/CP 
Endpoint:   out_coef_reg[6]/D (^) checked with  leading edge of 'clk'
Beginpoint: val[15]           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.104
- Setup                         0.094
+ Phase Shift                  10.000
= Required Time                10.009
- Arrival Time                  1.376
= Slack Time                    8.634
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                 |              |          |       |  Time   |   Time   | 
     |-----------------+--------------+----------+-------+---------+----------| 
     |                 | val[15] v    |          |       |   0.000 |    8.634 | 
     | U2555           | I v -> ZN ^  | CKND0    | 0.033 |   0.033 |    8.667 | 
     | U2554           | A2 ^ -> ZN v | ND3D0    | 0.196 |   0.229 |    8.863 | 
     | U2553           | I v -> ZN ^  | CKND0    | 0.169 |   0.397 |    9.031 | 
     | U2493           | A1 ^ -> ZN v | CKND2D0  | 0.129 |   0.527 |    9.160 | 
     | U2484           | A1 v -> ZN ^ | NR4D0    | 0.107 |   0.634 |    9.268 | 
     | U2477           | A2 ^ -> Z ^  | OA21D0   | 0.301 |   0.935 |    9.569 | 
     | FE_OFCC6_n2989  | I ^ -> Z ^   | CKBD2    | 0.232 |   1.167 |    9.801 | 
     | U2413           | A2 ^ -> Z ^  | AO22D0   | 0.116 |   1.283 |    9.916 | 
     | U2412           | C ^ -> ZN v  | AOI221D0 | 0.040 |   1.322 |    9.956 | 
     | U2411           | A4 v -> ZN ^ | ND4D0    | 0.053 |   1.376 |   10.009 | 
     | out_coef_reg[6] | D ^          | EDFQD2   | 0.000 |   1.376 |   10.009 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -8.634 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -8.589 | 
     | clk__L2_I6      | I ^ -> Z ^ | CKBD20 | 0.055 |   0.100 |   -8.534 | 
     | out_coef_reg[6] | CP ^       | EDFQD2 | 0.004 |   0.104 |   -8.530 | 
     +--------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin out_coef_reg[12]/CP 
Endpoint:   out_coef_reg[12]/D (v) checked with  leading edge of 'clk'
Beginpoint: val[15]            (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.106
- Setup                         0.110
+ Phase Shift                  10.000
= Required Time                 9.996
- Arrival Time                  1.283
= Slack Time                    8.712
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | val[15] v    |          |       |   0.000 |    8.712 | 
     | U2497            | A1 v -> ZN ^ | CKND2D0  | 0.271 |   0.271 |    8.983 | 
     | U2118            | A1 ^ -> ZN v | OAI21D1  | 0.294 |   0.565 |    9.277 | 
     | FE_OFCC11_n2994  | I v -> Z v   | BUFFD1   | 0.260 |   0.825 |    9.537 | 
     | U2361            | A2 v -> Z v  | AO22D0   | 0.156 |   0.981 |    9.693 | 
     | U2360            | C v -> ZN ^  | AOI221D0 | 0.173 |   1.154 |    9.866 | 
     | U2357            | A3 ^ -> ZN v | ND4D0    | 0.130 |   1.283 |    9.996 | 
     | out_coef_reg[12] | D v          | EDFQD2   | 0.000 |   1.283 |    9.996 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.712 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -8.668 | 
     | clk__L2_I2       | I ^ -> Z ^ | CKBD16 | 0.061 |   0.105 |   -8.607 | 
     | out_coef_reg[12] | CP ^       | EDFQD2 | 0.001 |   0.106 |   -8.606 | 
     +---------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin out_bias_reg[1]/CP 
Endpoint:   out_bias_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: val[15]           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.107
- Setup                         0.095
+ Phase Shift                  10.000
= Required Time                10.012
- Arrival Time                  1.294
= Slack Time                    8.719
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                 |              |          |       |  Time   |   Time   | 
     |-----------------+--------------+----------+-------+---------+----------| 
     |                 | val[15] v    |          |       |   0.000 |    8.719 | 
     | U2555           | I v -> ZN ^  | CKND0    | 0.033 |   0.033 |    8.751 | 
     | U2554           | A2 ^ -> ZN v | ND3D0    | 0.196 |   0.229 |    8.947 | 
     | U2553           | I v -> ZN ^  | CKND0    | 0.169 |   0.397 |    9.116 | 
     | U2493           | A1 ^ -> ZN v | CKND2D0  | 0.129 |   0.527 |    9.245 | 
     | U2115           | A2 v -> ZN ^ | OAI22D1  | 0.320 |   0.846 |    9.565 | 
     | FE_OFCC12_n3005 | I ^ -> Z ^   | CKBD2    | 0.226 |   1.072 |    9.790 | 
     | U2320           | B2 ^ -> Z ^  | AO22D0   | 0.132 |   1.204 |    9.922 | 
     | U2319           | C ^ -> ZN v  | AOI221D0 | 0.040 |   1.244 |    9.962 | 
     | U2312           | A1 v -> ZN ^ | ND4D0    | 0.050 |   1.294 |   10.012 | 
     | out_bias_reg[1] | D ^          | EDFQD2   | 0.000 |   1.294 |   10.012 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -8.719 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -8.674 | 
     | clk__L2_I3      | I ^ -> Z ^ | CKBD16 | 0.061 |   0.105 |   -8.613 | 
     | out_bias_reg[1] | CP ^       | EDFQD2 | 0.002 |   0.107 |   -8.612 | 
     +--------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin out_bias_reg[12]/CP 
Endpoint:   out_bias_reg[12]/D (^) checked with  leading edge of 'clk'
Beginpoint: val[15]            (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.107
- Setup                         0.095
+ Phase Shift                  10.000
= Required Time                10.012
- Arrival Time                  1.251
= Slack Time                    8.761
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                  |              |          |       |  Time   |   Time   | 
     |------------------+--------------+----------+-------+---------+----------| 
     |                  | val[15] v    |          |       |   0.000 |    8.761 | 
     | U2555            | I v -> ZN ^  | CKND0    | 0.033 |   0.033 |    8.794 | 
     | U2554            | A2 ^ -> ZN v | ND3D0    | 0.196 |   0.229 |    8.990 | 
     | U2553            | I v -> ZN ^  | CKND0    | 0.169 |   0.397 |    9.159 | 
     | U2493            | A1 ^ -> ZN v | CKND2D0  | 0.129 |   0.527 |    9.288 | 
     | U2492            | B1 v -> ZN ^ | OAI33D0  | 0.168 |   0.694 |    9.456 | 
     | U2491            | A1 ^ -> Z ^  | AN2D0    | 0.352 |   1.047 |    9.808 | 
     | U2218            | B2 ^ -> ZN v | AOI221D0 | 0.135 |   1.181 |    9.943 | 
     | U2213            | A2 v -> ZN ^ | ND4D0    | 0.070 |   1.251 |   10.012 | 
     | out_bias_reg[12] | D ^          | EDFQD2   | 0.000 |   1.251 |   10.012 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.761 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -8.717 | 
     | clk__L2_I3       | I ^ -> Z ^ | CKBD16 | 0.061 |   0.105 |   -8.656 | 
     | out_bias_reg[12] | CP ^       | EDFQD2 | 0.002 |   0.107 |   -8.654 | 
     +---------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin out_bias_reg[8]/CP 
Endpoint:   out_bias_reg[8]/D (^) checked with  leading edge of 'clk'
Beginpoint: val[15]           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.107
- Setup                         0.095
+ Phase Shift                  10.000
= Required Time                10.011
- Arrival Time                  1.249
= Slack Time                    8.762
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                 |              |          |       |  Time   |   Time   | 
     |-----------------+--------------+----------+-------+---------+----------| 
     |                 | val[15] v    |          |       |   0.000 |    8.762 | 
     | U2555           | I v -> ZN ^  | CKND0    | 0.033 |   0.033 |    8.795 | 
     | U2554           | A2 ^ -> ZN v | ND3D0    | 0.196 |   0.229 |    8.991 | 
     | U2553           | I v -> ZN ^  | CKND0    | 0.169 |   0.397 |    9.159 | 
     | U2493           | A1 ^ -> ZN v | CKND2D0  | 0.129 |   0.527 |    9.289 | 
     | U2492           | B1 v -> ZN ^ | OAI33D0  | 0.168 |   0.694 |    9.456 | 
     | U2491           | A1 ^ -> Z ^  | AN2D0    | 0.352 |   1.047 |    9.809 | 
     | U2254           | B2 ^ -> ZN v | AOI221D0 | 0.132 |   1.179 |    9.941 | 
     | U2249           | A2 v -> ZN ^ | ND4D0    | 0.070 |   1.249 |   10.011 | 
     | out_bias_reg[8] | D ^          | EDFQD2   | 0.000 |   1.249 |   10.011 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -8.762 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -8.718 | 
     | clk__L2_I2      | I ^ -> Z ^ | CKBD16 | 0.061 |   0.105 |   -8.657 | 
     | out_bias_reg[8] | CP ^       | EDFQD2 | 0.001 |   0.107 |   -8.655 | 
     +--------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin out_coef_reg[0]/CP 
Endpoint:   out_coef_reg[0]/D (^) checked with  leading edge of 'clk'
Beginpoint: val[15]           (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.107
- Setup                         0.096
+ Phase Shift                  10.000
= Required Time                10.011
- Arrival Time                  1.232
= Slack Time                    8.779
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                 |              |          |       |  Time   |   Time   | 
     |-----------------+--------------+----------+-------+---------+----------| 
     |                 | val[15] v    |          |       |   0.000 |    8.779 | 
     | U2555           | I v -> ZN ^  | CKND0    | 0.033 |   0.033 |    8.812 | 
     | U2554           | A2 ^ -> ZN v | ND3D0    | 0.196 |   0.229 |    9.008 | 
     | U2553           | I v -> ZN ^  | CKND0    | 0.169 |   0.397 |    9.177 | 
     | U2493           | A1 ^ -> ZN v | CKND2D0  | 0.129 |   0.527 |    9.306 | 
     | U2492           | B1 v -> ZN ^ | OAI33D0  | 0.168 |   0.694 |    9.474 | 
     | U2491           | A1 ^ -> Z ^  | AN2D0    | 0.352 |   1.047 |    9.826 | 
     | U2485           | A2 ^ -> ZN v | AOI221D0 | 0.113 |   1.160 |    9.939 | 
     | U2470           | A3 v -> ZN ^ | ND4D0    | 0.073 |   1.232 |   10.011 | 
     | out_coef_reg[0] | D ^          | EDFQD2   | 0.000 |   1.232 |   10.011 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -8.779 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -8.735 | 
     | clk__L2_I3      | I ^ -> Z ^ | CKBD16 | 0.061 |   0.105 |   -8.674 | 
     | out_coef_reg[0] | CP ^       | EDFQD2 | 0.002 |   0.107 |   -8.672 | 
     +--------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin entry_reg[9][22]/CP 
Endpoint:   entry_reg[9][22]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr                 (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.104
- Setup                         0.097
+ Phase Shift                  10.000
= Required Time                10.007
- Arrival Time                  0.621
= Slack Time                    9.385
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                  |              |        |       |  Time   |   Time   | 
     |------------------+--------------+--------+-------+---------+----------| 
     |                  | wr ^         |        |       |   0.000 |    9.385 | 
     | U2147            | A3 ^ -> Z ^  | AN3D0  | 0.120 |   0.120 |    9.506 | 
     | U2142            | A2 ^ -> ZN v | ND3D0  | 0.198 |   0.318 |    9.704 | 
     | U2120            | A1 v -> ZN ^ | NR2D2  | 0.173 |   0.491 |    9.877 | 
     | FE_OFCC24_N10358 | I ^ -> Z ^   | BUFFD8 | 0.110 |   0.601 |    9.987 | 
     | entry_reg[9][22] | E ^          | EDFQD1 | 0.020 |   0.621 |   10.007 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -9.385 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -9.341 | 
     | clk__L2_I6       | I ^ -> Z ^ | CKBD20 | 0.055 |   0.100 |   -9.286 | 
     | entry_reg[9][22] | CP ^       | EDFQD1 | 0.004 |   0.104 |   -9.281 | 
     +---------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin entry_reg[9][5]/CP 
Endpoint:   entry_reg[9][5]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr                (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.106
- Setup                         0.097
+ Phase Shift                  10.000
= Required Time                10.008
- Arrival Time                  0.621
= Slack Time                    9.387
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                  |              |        |       |  Time   |   Time   | 
     |------------------+--------------+--------+-------+---------+----------| 
     |                  | wr ^         |        |       |   0.000 |    9.387 | 
     | U2147            | A3 ^ -> Z ^  | AN3D0  | 0.120 |   0.120 |    9.507 | 
     | U2142            | A2 ^ -> ZN v | ND3D0  | 0.198 |   0.318 |    9.705 | 
     | U2120            | A1 v -> ZN ^ | NR2D2  | 0.173 |   0.491 |    9.878 | 
     | FE_OFCC24_N10358 | I ^ -> Z ^   | BUFFD8 | 0.110 |   0.601 |    9.988 | 
     | entry_reg[9][5]  | E ^          | EDFQD1 | 0.020 |   0.621 |   10.008 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -9.387 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -9.343 | 
     | clk__L2_I6      | I ^ -> Z ^ | CKBD20 | 0.055 |   0.100 |   -9.287 | 
     | entry_reg[9][5] | CP ^       | EDFQD1 | 0.006 |   0.106 |   -9.281 | 
     +--------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin entry_reg[9][21]/CP 
Endpoint:   entry_reg[9][21]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr                 (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.106
- Setup                         0.096
+ Phase Shift                  10.000
= Required Time                10.010
- Arrival Time                  0.621
= Slack Time                    9.389
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                  |              |        |       |  Time   |   Time   | 
     |------------------+--------------+--------+-------+---------+----------| 
     |                  | wr ^         |        |       |   0.000 |    9.389 | 
     | U2147            | A3 ^ -> Z ^  | AN3D0  | 0.120 |   0.120 |    9.510 | 
     | U2142            | A2 ^ -> ZN v | ND3D0  | 0.198 |   0.318 |    9.708 | 
     | U2120            | A1 v -> ZN ^ | NR2D2  | 0.173 |   0.491 |    9.880 | 
     | FE_OFCC24_N10358 | I ^ -> Z ^   | BUFFD8 | 0.110 |   0.601 |    9.991 | 
     | entry_reg[9][21] | E ^          | EDFQD1 | 0.019 |   0.621 |   10.010 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -9.389 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -9.345 | 
     | clk__L2_I11      | I ^ -> Z ^ | CKBD16 | 0.060 |   0.104 |   -9.285 | 
     | entry_reg[9][21] | CP ^       | EDFQD1 | 0.002 |   0.106 |   -9.283 | 
     +---------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin entry_reg[9][18]/CP 
Endpoint:   entry_reg[9][18]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr                 (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.107
- Setup                         0.096
+ Phase Shift                  10.000
= Required Time                10.011
- Arrival Time                  0.622
= Slack Time                    9.389
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                  |              |        |       |  Time   |   Time   | 
     |------------------+--------------+--------+-------+---------+----------| 
     |                  | wr ^         |        |       |   0.000 |    9.389 | 
     | U2147            | A3 ^ -> Z ^  | AN3D0  | 0.120 |   0.120 |    9.510 | 
     | U2142            | A2 ^ -> ZN v | ND3D0  | 0.198 |   0.318 |    9.708 | 
     | U2120            | A1 v -> ZN ^ | NR2D2  | 0.173 |   0.491 |    9.881 | 
     | FE_OFCC24_N10358 | I ^ -> Z ^   | BUFFD8 | 0.110 |   0.601 |    9.991 | 
     | entry_reg[9][18] | E ^          | EDFQD1 | 0.020 |   0.622 |   10.011 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -9.389 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -9.345 | 
     | clk__L2_I10      | I ^ -> Z ^ | CKBD16 | 0.058 |   0.103 |   -9.286 | 
     | entry_reg[9][18] | CP ^       | EDFQD1 | 0.004 |   0.107 |   -9.282 | 
     +---------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin entry_reg[9][10]/CP 
Endpoint:   entry_reg[9][10]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr                 (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.108
- Setup                         0.096
+ Phase Shift                  10.000
= Required Time                10.011
- Arrival Time                  0.622
= Slack Time                    9.390
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                  |              |        |       |  Time   |   Time   | 
     |------------------+--------------+--------+-------+---------+----------| 
     |                  | wr ^         |        |       |   0.000 |    9.390 | 
     | U2147            | A3 ^ -> Z ^  | AN3D0  | 0.120 |   0.120 |    9.510 | 
     | U2142            | A2 ^ -> ZN v | ND3D0  | 0.198 |   0.318 |    9.708 | 
     | U2120            | A1 v -> ZN ^ | NR2D2  | 0.173 |   0.491 |    9.881 | 
     | FE_OFCC24_N10358 | I ^ -> Z ^   | BUFFD8 | 0.110 |   0.601 |    9.991 | 
     | entry_reg[9][10] | E ^          | EDFQD1 | 0.020 |   0.622 |   10.011 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -9.390 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -9.345 | 
     | clk__L2_I10      | I ^ -> Z ^ | CKBD16 | 0.058 |   0.103 |   -9.287 | 
     | entry_reg[9][10] | CP ^       | EDFQD1 | 0.005 |   0.108 |   -9.282 | 
     +---------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin entry_reg[9][1]/CP 
Endpoint:   entry_reg[9][1]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr                (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.107
- Setup                         0.097
+ Phase Shift                  10.000
= Required Time                10.010
- Arrival Time                  0.620
= Slack Time                    9.390
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                  |              |        |       |  Time   |   Time   | 
     |------------------+--------------+--------+-------+---------+----------| 
     |                  | wr ^         |        |       |   0.000 |    9.390 | 
     | U2147            | A3 ^ -> Z ^  | AN3D0  | 0.120 |   0.120 |    9.510 | 
     | U2142            | A2 ^ -> ZN v | ND3D0  | 0.198 |   0.318 |    9.708 | 
     | U2120            | A1 v -> ZN ^ | NR2D2  | 0.173 |   0.491 |    9.881 | 
     | FE_OFCC24_N10358 | I ^ -> Z ^   | BUFFD8 | 0.110 |   0.601 |    9.991 | 
     | entry_reg[9][1]  | E ^          | EDFQD1 | 0.019 |   0.620 |   10.010 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -9.390 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -9.345 | 
     | clk__L2_I3      | I ^ -> Z ^ | CKBD16 | 0.061 |   0.105 |   -9.285 | 
     | entry_reg[9][1] | CP ^       | EDFQD1 | 0.002 |   0.107 |   -9.283 | 
     +--------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin entry_reg[5][22]/CP 
Endpoint:   entry_reg[5][22]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr                 (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.105
- Setup                         0.095
+ Phase Shift                  10.000
= Required Time                10.010
- Arrival Time                  0.620
= Slack Time                    9.390
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                  |              |        |       |  Time   |   Time   | 
     |------------------+--------------+--------+-------+---------+----------| 
     |                  | wr ^         |        |       |   0.000 |    9.390 | 
     | U2147            | A3 ^ -> Z ^  | AN3D0  | 0.120 |   0.120 |    9.510 | 
     | U2146            | A1 ^ -> ZN v | ND3D0  | 0.205 |   0.326 |    9.716 | 
     | U2129            | A2 v -> ZN ^ | NR2D2  | 0.177 |   0.502 |    9.892 | 
     | FE_OFCC18_N10354 | I ^ -> Z ^   | BUFFD8 | 0.114 |   0.616 |   10.007 | 
     | entry_reg[5][22] | E ^          | EDFQD1 | 0.003 |   0.620 |   10.010 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -9.390 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -9.346 | 
     | clk__L2_I6       | I ^ -> Z ^ | CKBD20 | 0.055 |   0.100 |   -9.290 | 
     | entry_reg[5][22] | CP ^       | EDFQD1 | 0.005 |   0.105 |   -9.285 | 
     +---------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin entry_reg[9][2]/CP 
Endpoint:   entry_reg[9][2]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr                (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.106
- Setup                         0.097
+ Phase Shift                  10.000
= Required Time                10.010
- Arrival Time                  0.619
= Slack Time                    9.391
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                  |              |        |       |  Time   |   Time   | 
     |------------------+--------------+--------+-------+---------+----------| 
     |                  | wr ^         |        |       |   0.000 |    9.390 | 
     | U2147            | A3 ^ -> Z ^  | AN3D0  | 0.120 |   0.120 |    9.511 | 
     | U2142            | A2 ^ -> ZN v | ND3D0  | 0.198 |   0.318 |    9.709 | 
     | U2120            | A1 v -> ZN ^ | NR2D2  | 0.173 |   0.491 |    9.882 | 
     | FE_OFCC24_N10358 | I ^ -> Z ^   | BUFFD8 | 0.110 |   0.601 |    9.992 | 
     | entry_reg[9][2]  | E ^          | EDFQD1 | 0.018 |   0.619 |   10.010 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -9.391 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -9.346 | 
     | clk__L2_I2      | I ^ -> Z ^ | CKBD16 | 0.061 |   0.105 |   -9.285 | 
     | entry_reg[9][2] | CP ^       | EDFQD1 | 0.001 |   0.106 |   -9.284 | 
     +--------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin entry_reg[9][28]/CP 
Endpoint:   entry_reg[9][28]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr                 (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.106
- Setup                         0.097
+ Phase Shift                  10.000
= Required Time                10.009
- Arrival Time                  0.618
= Slack Time                    9.391
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                  |              |        |       |  Time   |   Time   | 
     |------------------+--------------+--------+-------+---------+----------| 
     |                  | wr ^         |        |       |   0.000 |    9.391 | 
     | U2147            | A3 ^ -> Z ^  | AN3D0  | 0.120 |   0.120 |    9.511 | 
     | U2142            | A2 ^ -> ZN v | ND3D0  | 0.198 |   0.318 |    9.709 | 
     | U2120            | A1 v -> ZN ^ | NR2D2  | 0.173 |   0.491 |    9.882 | 
     | FE_OFCC24_N10358 | I ^ -> Z ^   | BUFFD8 | 0.110 |   0.601 |    9.992 | 
     | entry_reg[9][28] | E ^          | EDFQD1 | 0.017 |   0.618 |   10.009 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -9.391 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -9.346 | 
     | clk__L2_I2       | I ^ -> Z ^ | CKBD16 | 0.061 |   0.105 |   -9.285 | 
     | entry_reg[9][28] | CP ^       | EDFQD1 | 0.000 |   0.106 |   -9.285 | 
     +---------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin entry_reg[9][8]/CP 
Endpoint:   entry_reg[9][8]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr                (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.106
- Setup                         0.097
+ Phase Shift                  10.000
= Required Time                10.010
- Arrival Time                  0.619
= Slack Time                    9.391
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                  |              |        |       |  Time   |   Time   | 
     |------------------+--------------+--------+-------+---------+----------| 
     |                  | wr ^         |        |       |   0.000 |    9.391 | 
     | U2147            | A3 ^ -> Z ^  | AN3D0  | 0.120 |   0.120 |    9.511 | 
     | U2142            | A2 ^ -> ZN v | ND3D0  | 0.198 |   0.318 |    9.709 | 
     | U2120            | A1 v -> ZN ^ | NR2D2  | 0.173 |   0.491 |    9.882 | 
     | FE_OFCC24_N10358 | I ^ -> Z ^   | BUFFD8 | 0.110 |   0.601 |    9.992 | 
     | entry_reg[9][8]  | E ^          | EDFQD1 | 0.018 |   0.619 |   10.010 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -9.391 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -9.346 | 
     | clk__L2_I2      | I ^ -> Z ^ | CKBD16 | 0.061 |   0.105 |   -9.285 | 
     | entry_reg[9][8] | CP ^       | EDFQD1 | 0.001 |   0.106 |   -9.284 | 
     +--------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin entry_reg[9][16]/CP 
Endpoint:   entry_reg[9][16]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr                 (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.107
- Setup                         0.097
+ Phase Shift                  10.000
= Required Time                10.011
- Arrival Time                  0.620
= Slack Time                    9.391
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                  |              |        |       |  Time   |   Time   | 
     |------------------+--------------+--------+-------+---------+----------| 
     |                  | wr ^         |        |       |   0.000 |    9.391 | 
     | U2147            | A3 ^ -> Z ^  | AN3D0  | 0.120 |   0.120 |    9.511 | 
     | U2142            | A2 ^ -> ZN v | ND3D0  | 0.198 |   0.318 |    9.709 | 
     | U2120            | A1 v -> ZN ^ | NR2D2  | 0.173 |   0.491 |    9.882 | 
     | FE_OFCC24_N10358 | I ^ -> Z ^   | BUFFD8 | 0.110 |   0.601 |    9.992 | 
     | entry_reg[9][16] | E ^          | EDFQD1 | 0.018 |   0.620 |   10.011 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -9.391 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -9.346 | 
     | clk__L2_I3       | I ^ -> Z ^ | CKBD16 | 0.061 |   0.105 |   -9.286 | 
     | entry_reg[9][16] | CP ^       | EDFQD1 | 0.002 |   0.107 |   -9.283 | 
     +---------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin entry_reg[5][16]/CP 
Endpoint:   entry_reg[5][16]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr                 (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.106
- Setup                         0.095
+ Phase Shift                  10.000
= Required Time                10.011
- Arrival Time                  0.620
= Slack Time                    9.391
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                  |              |        |       |  Time   |   Time   | 
     |------------------+--------------+--------+-------+---------+----------| 
     |                  | wr ^         |        |       |   0.000 |    9.391 | 
     | U2147            | A3 ^ -> Z ^  | AN3D0  | 0.120 |   0.120 |    9.511 | 
     | U2146            | A1 ^ -> ZN v | ND3D0  | 0.205 |   0.326 |    9.717 | 
     | U2129            | A2 v -> ZN ^ | NR2D2  | 0.177 |   0.502 |    9.893 | 
     | FE_OFCC18_N10354 | I ^ -> Z ^   | BUFFD8 | 0.114 |   0.616 |   10.007 | 
     | entry_reg[5][16] | E ^          | EDFQD1 | 0.003 |   0.620 |   10.011 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -9.391 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -9.347 | 
     | clk__L2_I6       | I ^ -> Z ^ | CKBD20 | 0.055 |   0.100 |   -9.291 | 
     | entry_reg[5][16] | CP ^       | EDFQD1 | 0.006 |   0.106 |   -9.285 | 
     +---------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin entry_reg[9][12]/CP 
Endpoint:   entry_reg[9][12]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr                 (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.107
- Setup                         0.097
+ Phase Shift                  10.000
= Required Time                10.011
- Arrival Time                  0.620
= Slack Time                    9.391
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                  |              |        |       |  Time   |   Time   | 
     |------------------+--------------+--------+-------+---------+----------| 
     |                  | wr ^         |        |       |   0.000 |    9.391 | 
     | U2147            | A3 ^ -> Z ^  | AN3D0  | 0.120 |   0.120 |    9.511 | 
     | U2142            | A2 ^ -> ZN v | ND3D0  | 0.198 |   0.318 |    9.709 | 
     | U2120            | A1 v -> ZN ^ | NR2D2  | 0.173 |   0.491 |    9.882 | 
     | FE_OFCC24_N10358 | I ^ -> Z ^   | BUFFD8 | 0.110 |   0.601 |    9.992 | 
     | entry_reg[9][12] | E ^          | EDFQD1 | 0.018 |   0.620 |   10.011 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -9.391 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -9.347 | 
     | clk__L2_I3       | I ^ -> Z ^ | CKBD16 | 0.061 |   0.105 |   -9.286 | 
     | entry_reg[9][12] | CP ^       | EDFQD1 | 0.002 |   0.107 |   -9.284 | 
     +---------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin entry_reg[5][5]/CP 
Endpoint:   entry_reg[5][5]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr                (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.106
- Setup                         0.095
+ Phase Shift                  10.000
= Required Time                10.011
- Arrival Time                  0.620
= Slack Time                    9.391
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                  |              |        |       |  Time   |   Time   | 
     |------------------+--------------+--------+-------+---------+----------| 
     |                  | wr ^         |        |       |   0.000 |    9.391 | 
     | U2147            | A3 ^ -> Z ^  | AN3D0  | 0.120 |   0.120 |    9.511 | 
     | U2146            | A1 ^ -> ZN v | ND3D0  | 0.205 |   0.326 |    9.717 | 
     | U2129            | A2 v -> ZN ^ | NR2D2  | 0.177 |   0.502 |    9.893 | 
     | FE_OFCC18_N10354 | I ^ -> Z ^   | BUFFD8 | 0.114 |   0.616 |   10.008 | 
     | entry_reg[5][5]  | E ^          | EDFQD1 | 0.003 |   0.620 |   10.011 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -9.391 | 
     | clk__L1_I0      | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -9.347 | 
     | clk__L2_I6      | I ^ -> Z ^ | CKBD20 | 0.055 |   0.100 |   -9.291 | 
     | entry_reg[5][5] | CP ^       | EDFQD1 | 0.006 |   0.106 |   -9.285 | 
     +--------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin entry_reg[5][28]/CP 
Endpoint:   entry_reg[5][28]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr                 (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.106
- Setup                         0.094
+ Phase Shift                  10.000
= Required Time                10.012
- Arrival Time                  0.620
= Slack Time                    9.392
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                  |              |        |       |  Time   |   Time   | 
     |------------------+--------------+--------+-------+---------+----------| 
     |                  | wr ^         |        |       |   0.000 |    9.392 | 
     | U2147            | A3 ^ -> Z ^  | AN3D0  | 0.120 |   0.120 |    9.513 | 
     | U2146            | A1 ^ -> ZN v | ND3D0  | 0.205 |   0.326 |    9.718 | 
     | U2129            | A2 v -> ZN ^ | NR2D2  | 0.177 |   0.502 |    9.895 | 
     | FE_OFCC18_N10354 | I ^ -> Z ^   | BUFFD8 | 0.114 |   0.616 |   10.009 | 
     | entry_reg[5][28] | E ^          | EDFQD1 | 0.003 |   0.620 |   10.012 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -9.392 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -9.348 | 
     | clk__L2_I2       | I ^ -> Z ^ | CKBD16 | 0.061 |   0.105 |   -9.287 | 
     | entry_reg[5][28] | CP ^       | EDFQD1 | 0.000 |   0.106 |   -9.287 | 
     +---------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin entry_reg[5][21]/CP 
Endpoint:   entry_reg[5][21]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr                 (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.105
- Setup                         0.093
+ Phase Shift                  10.000
= Required Time                10.012
- Arrival Time                  0.619
= Slack Time                    9.393
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                  |              |        |       |  Time   |   Time   | 
     |------------------+--------------+--------+-------+---------+----------| 
     |                  | wr ^         |        |       |   0.000 |    9.393 | 
     | U2147            | A3 ^ -> Z ^  | AN3D0  | 0.120 |   0.120 |    9.513 | 
     | U2146            | A1 ^ -> ZN v | ND3D0  | 0.205 |   0.326 |    9.718 | 
     | U2129            | A2 v -> ZN ^ | NR2D2  | 0.177 |   0.502 |    9.895 | 
     | FE_OFCC18_N10354 | I ^ -> Z ^   | BUFFD8 | 0.114 |   0.616 |   10.009 | 
     | entry_reg[5][21] | E ^          | EDFQD1 | 0.003 |   0.619 |   10.012 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -9.393 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -9.348 | 
     | clk__L2_I8       | I ^ -> Z ^ | CKBD16 | 0.059 |   0.104 |   -9.289 | 
     | entry_reg[5][21] | CP ^       | EDFQD1 | 0.002 |   0.106 |   -9.287 | 
     +---------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin entry_reg[5][26]/CP 
Endpoint:   entry_reg[5][26]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr                 (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.105
- Setup                         0.093
+ Phase Shift                  10.000
= Required Time                10.012
- Arrival Time                  0.619
= Slack Time                    9.393
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                  |              |        |       |  Time   |   Time   | 
     |------------------+--------------+--------+-------+---------+----------| 
     |                  | wr ^         |        |       |   0.000 |    9.393 | 
     | U2147            | A3 ^ -> Z ^  | AN3D0  | 0.120 |   0.120 |    9.513 | 
     | U2146            | A1 ^ -> ZN v | ND3D0  | 0.205 |   0.326 |    9.718 | 
     | U2129            | A2 v -> ZN ^ | NR2D2  | 0.177 |   0.502 |    9.895 | 
     | FE_OFCC18_N10354 | I ^ -> Z ^   | BUFFD8 | 0.114 |   0.616 |   10.009 | 
     | entry_reg[5][26] | E ^          | EDFQD1 | 0.002 |   0.619 |   10.012 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -9.393 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -9.348 | 
     | clk__L2_I8       | I ^ -> Z ^ | CKBD16 | 0.059 |   0.104 |   -9.289 | 
     | entry_reg[5][26] | CP ^       | EDFQD1 | 0.001 |   0.105 |   -9.288 | 
     +---------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin entry_reg[5][20]/CP 
Endpoint:   entry_reg[5][20]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr                 (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.104
- Setup                         0.093
+ Phase Shift                  10.000
= Required Time                10.010
- Arrival Time                  0.618
= Slack Time                    9.393
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                  |              |        |       |  Time   |   Time   | 
     |------------------+--------------+--------+-------+---------+----------| 
     |                  | wr ^         |        |       |   0.000 |    9.393 | 
     | U2147            | A3 ^ -> Z ^  | AN3D0  | 0.120 |   0.120 |    9.513 | 
     | U2146            | A1 ^ -> ZN v | ND3D0  | 0.205 |   0.326 |    9.719 | 
     | U2129            | A2 v -> ZN ^ | NR2D2  | 0.177 |   0.502 |    9.895 | 
     | FE_OFCC18_N10354 | I ^ -> Z ^   | BUFFD8 | 0.114 |   0.617 |   10.009 | 
     | entry_reg[5][20] | E ^          | EDFQD1 | 0.001 |   0.618 |   10.010 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -9.393 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.044 |   0.044 |   -9.348 | 
     | clk__L2_I8       | I ^ -> Z ^ | CKBD16 | 0.059 |   0.103 |   -9.289 | 
     | entry_reg[5][20] | CP ^       | EDFQD1 | 0.000 |   0.104 |   -9.289 | 
     +---------------------------------------------------------------------+ 

