

================================================================
== Vivado HLS Report for 'store'
================================================================
* Date:           Sun Mar 28 21:17:45 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        mac_vivado_dma32_w32
* Solution:       mac_vivado_acc
* Product family: virtex7
* Target device:  xc7v2000t-flg1925-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.871 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?|         2|          -|          -|     ?|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.87>
ST_1 : Operation 6 [1/1] (2.39ns)   --->   "%mac_n_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %mac_n)" [../src/espacc.cc:37]   --->   Operation 6 'read' 'mac_n_read' <Predicate = true> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 7 [1/1] (2.39ns)   --->   "%dma_length = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %mac_vec)" [../src/espacc.cc:53]   --->   Operation 7 'read' 'dma_length' <Predicate = true> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (2.39ns)   --->   "%mac_len_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %mac_len)" [../src/espacc.cc:39]   --->   Operation 8 'read' 'mac_len_read' <Predicate = true> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (2.39ns)   --->   "%chunk_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %chunk)" [../src/espacc.cc:40]   --->   Operation 9 'read' 'chunk_read' <Predicate = true> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (5.48ns)   --->   "%store_offset = mul i32 %mac_n_read, %mac_len_read" [../src/espacc.cc:45->../src/espacc.cc:142]   --->   Operation 10 'mul' 'store_offset' <Predicate = true> <Delay = 5.48> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.99>
ST_2 : Operation 11 [1/1] (1.51ns)   --->   "%tmp_i_i = add i32 %chunk_read, %store_offset" [../src/espacc.cc:40]   --->   Operation 11 'add' 'tmp_i_i' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (5.48ns)   --->   "%index = mul i32 %dma_length, %tmp_i_i" [../src/espacc.cc:47->../src/espacc.cc:142]   --->   Operation 12 'mul' 'index' <Predicate = true> <Delay = 5.48> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%store_ctrl3_part_set = call i96 @_ssdm_op_BitConcatenate.i96.i32.i32.i32(i32 2, i32 %dma_length, i32 %index)" [../src/espacc.cc:54->../src/espacc.cc:142]   --->   Operation 13 'bitconcatenate' 'store_ctrl3_part_set' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i96P(i96* %store_ctrl, i96 %store_ctrl3_part_set)" [../src/espacc.cc:54->../src/espacc.cc:142]   --->   Operation 14 'write' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.85>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_word_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 100000, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_word_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 100000, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %chunk, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %mac_len, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %mac_vec, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %mac_n, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_word_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 100000, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_word_V, [8 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 100000, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i96P(i96* %store_ctrl, i96 %store_ctrl3_part_set)" [../src/espacc.cc:54->../src/espacc.cc:142]   --->   Operation 23 'write' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.85ns)   --->   "br label %0" [../src/espacc.cc:56->../src/espacc.cc:142]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.85>

State 4 <SV = 3> <Delay = 2.26>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%i_0_i_i = phi i32 [ 0, %entry ], [ %i, %1 ]"   --->   Operation 25 'phi' 'i_0_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (1.26ns)   --->   "%icmp_ln56 = icmp eq i32 %i_0_i_i, %dma_length" [../src/espacc.cc:56->../src/espacc.cc:142]   --->   Operation 26 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 27 [1/1] (1.51ns)   --->   "%i = add i32 %i_0_i_i, 1" [../src/espacc.cc:56->../src/espacc.cc:142]   --->   Operation 27 'add' 'i' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp_ln56, label %.exit, label %1" [../src/espacc.cc:56->../src/espacc.cc:142]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i32 %i_0_i_i to i64" [../src/espacc.cc:58->../src/espacc.cc:142]   --->   Operation 29 'zext' 'zext_ln58' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%p_outbuff_V_addr = getelementptr [100 x i32]* %p_outbuff_V, i64 0, i64 %zext_ln58" [../src/espacc.cc:58->../src/espacc.cc:142]   --->   Operation 30 'getelementptr' 'p_outbuff_V_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_4 : Operation 31 [2/2] (2.26ns)   --->   "%p_outbuff_V_load = load i32* %p_outbuff_V_addr, align 4" [../src/espacc.cc:58->../src/espacc.cc:142]   --->   Operation 31 'load' 'p_outbuff_V_load' <Predicate = (!icmp_ln56)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "ret void" [../src/espacc.cc:142]   --->   Operation 32 'ret' <Predicate = (icmp_ln56)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.65>
ST_5 : Operation 33 [1/2] (2.26ns)   --->   "%p_outbuff_V_load = load i32* %p_outbuff_V_addr, align 4" [../src/espacc.cc:58->../src/espacc.cc:142]   --->   Operation 33 'load' 'p_outbuff_V_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 34 [1/1] (2.39ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %out_word_V, i32 %p_outbuff_V_load)" [../src/espacc.cc:58->../src/espacc.cc:142]   --->   Operation 34 'write' <Predicate = true> <Delay = 2.39> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "br label %0" [../src/espacc.cc:56->../src/espacc.cc:142]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_outbuff_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_word_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mac_n]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mac_vec]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mac_len]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ store_ctrl]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_hs:ce=0
Port [ chunk]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
mac_n_read           (read          ) [ 000000]
dma_length           (read          ) [ 001111]
mac_len_read         (read          ) [ 000000]
chunk_read           (read          ) [ 001000]
store_offset         (mul           ) [ 001000]
tmp_i_i              (add           ) [ 000000]
index                (mul           ) [ 000000]
store_ctrl3_part_set (bitconcatenate) [ 000100]
specinterface_ln0    (specinterface ) [ 000000]
specinterface_ln0    (specinterface ) [ 000000]
specinterface_ln0    (specinterface ) [ 000000]
specinterface_ln0    (specinterface ) [ 000000]
specinterface_ln0    (specinterface ) [ 000000]
specinterface_ln0    (specinterface ) [ 000000]
specinterface_ln0    (specinterface ) [ 000000]
specinterface_ln0    (specinterface ) [ 000000]
write_ln54           (write         ) [ 000000]
br_ln56              (br            ) [ 000111]
i_0_i_i              (phi           ) [ 000010]
icmp_ln56            (icmp          ) [ 000011]
i                    (add           ) [ 000111]
br_ln56              (br            ) [ 000000]
zext_ln58            (zext          ) [ 000000]
p_outbuff_V_addr     (getelementptr ) [ 000001]
ret_ln142            (ret           ) [ 000000]
p_outbuff_V_load     (load          ) [ 000000]
write_ln58           (write         ) [ 000000]
br_ln56              (br            ) [ 000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_outbuff_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outbuff_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_word_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_word_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="mac_n">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mac_n"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="mac_vec">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mac_vec"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="mac_len">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mac_len"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="store_ctrl">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="store_ctrl"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="chunk">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="chunk"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i96.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i96P"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="mac_n_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="0"/>
<pin id="49" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mac_n_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="dma_length_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dma_length/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="mac_len_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mac_len_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="chunk_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="chunk_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_write_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="96" slack="0"/>
<pin id="73" dir="0" index="2" bw="96" slack="0"/>
<pin id="74" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln54/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="write_ln58_write_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="0" slack="0"/>
<pin id="79" dir="0" index="1" bw="32" slack="0"/>
<pin id="80" dir="0" index="2" bw="32" slack="0"/>
<pin id="81" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln58/5 "/>
</bind>
</comp>

<comp id="84" class="1004" name="p_outbuff_V_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="32" slack="0"/>
<pin id="88" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_outbuff_V_addr/4 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="7" slack="0"/>
<pin id="93" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_outbuff_V_load/4 "/>
</bind>
</comp>

<comp id="98" class="1005" name="i_0_i_i_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="1"/>
<pin id="100" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="102" class="1004" name="i_0_i_i_phi_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="1"/>
<pin id="104" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="32" slack="0"/>
<pin id="106" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i_i/4 "/>
</bind>
</comp>

<comp id="109" class="1004" name="store_offset_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="32" slack="0"/>
<pin id="112" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="store_offset/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="tmp_i_i_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="1"/>
<pin id="117" dir="0" index="1" bw="32" slack="1"/>
<pin id="118" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_i_i/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="index_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="1"/>
<pin id="121" dir="0" index="1" bw="32" slack="0"/>
<pin id="122" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="index/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="store_ctrl3_part_set_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="96" slack="0"/>
<pin id="126" dir="0" index="1" bw="3" slack="0"/>
<pin id="127" dir="0" index="2" bw="32" slack="1"/>
<pin id="128" dir="0" index="3" bw="32" slack="0"/>
<pin id="129" dir="1" index="4" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="store_ctrl3_part_set/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="icmp_ln56_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="3"/>
<pin id="137" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/4 "/>
</bind>
</comp>

<comp id="139" class="1004" name="i_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="145" class="1004" name="zext_ln58_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58/4 "/>
</bind>
</comp>

<comp id="150" class="1005" name="dma_length_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="1"/>
<pin id="152" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dma_length "/>
</bind>
</comp>

<comp id="157" class="1005" name="chunk_read_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="1"/>
<pin id="159" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="chunk_read "/>
</bind>
</comp>

<comp id="162" class="1005" name="store_offset_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="1"/>
<pin id="164" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="store_offset "/>
</bind>
</comp>

<comp id="167" class="1005" name="store_ctrl3_part_set_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="96" slack="1"/>
<pin id="169" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="store_ctrl3_part_set "/>
</bind>
</comp>

<comp id="175" class="1005" name="i_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="180" class="1005" name="p_outbuff_V_addr_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="7" slack="1"/>
<pin id="182" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_outbuff_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="50"><net_src comp="14" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="4" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="14" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="6" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="14" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="8" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="14" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="12" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="20" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="10" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="44" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="42" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="91" pin="3"/><net_sink comp="77" pin=2"/></net>

<net id="97"><net_src comp="84" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="101"><net_src comp="26" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="108"><net_src comp="98" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="113"><net_src comp="46" pin="2"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="58" pin="2"/><net_sink comp="109" pin=1"/></net>

<net id="123"><net_src comp="115" pin="2"/><net_sink comp="119" pin=1"/></net>

<net id="130"><net_src comp="16" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="18" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="132"><net_src comp="119" pin="2"/><net_sink comp="124" pin=3"/></net>

<net id="133"><net_src comp="124" pin="4"/><net_sink comp="70" pin=2"/></net>

<net id="138"><net_src comp="102" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="143"><net_src comp="102" pin="4"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="40" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="148"><net_src comp="102" pin="4"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="153"><net_src comp="52" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="155"><net_src comp="150" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="156"><net_src comp="150" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="160"><net_src comp="64" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="165"><net_src comp="109" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="170"><net_src comp="124" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="178"><net_src comp="139" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="183"><net_src comp="84" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="91" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_word_V | {5 }
	Port: store_ctrl | {3 }
 - Input state : 
	Port: store : p_outbuff_V | {4 5 }
	Port: store : mac_n | {1 }
	Port: store : mac_vec | {1 }
	Port: store : mac_len | {1 }
	Port: store : chunk | {1 }
  - Chain level:
	State 1
	State 2
		index : 1
		store_ctrl3_part_set : 2
		write_ln54 : 3
	State 3
	State 4
		icmp_ln56 : 1
		i : 1
		br_ln56 : 2
		zext_ln58 : 1
		p_outbuff_V_addr : 2
		p_outbuff_V_load : 3
	State 5
		write_ln58 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|    add   |        tmp_i_i_fu_115       |    0    |    0    |    39   |
|          |           i_fu_139          |    0    |    0    |    39   |
|----------|-----------------------------|---------|---------|---------|
|    mul   |     store_offset_fu_109     |    3    |    0    |    21   |
|          |         index_fu_119        |    3    |    0    |    21   |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |       icmp_ln56_fu_134      |    0    |    0    |    18   |
|----------|-----------------------------|---------|---------|---------|
|          |    mac_n_read_read_fu_46    |    0    |    0    |    0    |
|   read   |    dma_length_read_fu_52    |    0    |    0    |    0    |
|          |   mac_len_read_read_fu_58   |    0    |    0    |    0    |
|          |    chunk_read_read_fu_64    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |       grp_write_fu_70       |    0    |    0    |    0    |
|          |    write_ln58_write_fu_77   |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|bitconcatenate| store_ctrl3_part_set_fu_124 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   zext   |       zext_ln58_fu_145      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    6    |    0    |   138   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     chunk_read_reg_157     |   32   |
|     dma_length_reg_150     |   32   |
|       i_0_i_i_reg_98       |   32   |
|          i_reg_175         |   32   |
|  p_outbuff_V_addr_reg_180  |    7   |
|store_ctrl3_part_set_reg_167|   96   |
|    store_offset_reg_162    |   32   |
+----------------------------+--------+
|            Total           |   263  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_70 |  p2  |   2  |  96  |   192  ||    9    |
| grp_access_fu_91 |  p0  |   2  |   7  |   14   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   206  ||   1.7   ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |    0   |   138  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   18   |
|  Register |    -   |    -   |   263  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    1   |   263  |   156  |
+-----------+--------+--------+--------+--------+
