{
  "DESIGN_NAME": "vpu_top",
  "PNR_SDC_FILE": "designs/riscv_vpu/src/vpu_top.sdc",
  "SIGNOFF_SDC_FILE": "designs/riscv_vpu/src/vpu_top.sdc",
  "RUN_LINTER": false,

  "VERILOG_FILES": [
  "designs/riscv_vpu/src/if_stage.v",
  "designs/riscv_vpu/src/id_stage.v",
  "designs/riscv_vpu/src/vector_regfile.v",
  "designs/riscv_vpu/src/vector_alu.v",
  "designs/riscv_vpu/src/ex_stage.v",
  "designs/riscv_vpu/src/vpu_top.v"
],


  "CLOCK_PORT": "clk",
  "CLOCK_NET": "clk",
  "CLOCK_PERIOD": 10,

  "FP_SIZING": "absolute",
  "FP_CORE_UTIL": 35,
  "PL_TARGET_DENSITY": 0.3,

  "SYNTH_STRATEGY": "AREA 0",
  "MAX_FANOUT_CONSTRAINT": 4,

  "RUN_CTS": true,
  "CTS_TARGET_SKEW": 200,

  "DIE_AREA": "0 0 800 800",
  "FP_IO_MODE": 0,
  "RUN_ROUTING": true,
  "RUN_SPEF_EXTRACTION": true,

  "RT_MIN_LAYER": "met1",
  "RT_MAX_LAYER": "met5",
  "PDN_METAL_LAYERS": "met1,met2,met3,met4,met5",
  "RUN_RESIZER_DESIGN": true,
  "RUN_GLOBAL_ROUTE":true,
  "RUN_RESIZER_TIMING": true,
  "ROUTING_CORES": 1,
  "ROUTING_LAYER_MINIMUM": "met1",
  "ROUTING_LAYER_MAXIMUM": "met5",

  "GRT_ADJUSTMENT": 0.3
}
