INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "E:/Pedro/Programs/Xilinx/Vitis_HLS/2022.2/tps/win64/msys64/mingw64/bin/g++"
   Compiling apatb_simpleALU.cpp
   Compiling alu_core_test.cpp_pre.cpp.tb.cpp
   Compiling alu_core.cpp_pre.cpp.tb.cpp
   Compiling apatb_simpleALU_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
Reference
10 + 8 = 18
10 - 8 = 2
Our Core
10 + 8 = 18
10 - 8 = 2

C:\Users\pcost\Documents\github\Dissertation\training\leonardo_tutorials_hls\lab_03_hls\solution1\sim\verilog>set PATH= 

C:\Users\pcost\Documents\github\Dissertation\training\leonardo_tutorials_hls\lab_03_hls\solution1\sim\verilog>call E:/Pedro/Programs/Xilinx/Vivado/2022.2/bin/xelab xil_defaultlib.apatb_simpleALU_top glbl -Oenable_linking_all_libraries  -prj simpleALU.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_20 -L floating_point_v7_1_15 --lib "ieee_proposed=./ieee_proposed" -s simpleALU  
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/Pedro/Programs/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_simpleALU_top glbl -Oenable_linking_all_libraries -prj simpleALU.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_15 --lib ieee_proposed=./ieee_proposed -s simpleALU 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pcost/Documents/github/Dissertation/training/leonardo_tutorials_hls/lab_03_hls/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pcost/Documents/github/Dissertation/training/leonardo_tutorials_hls/lab_03_hls/solution1/sim/verilog/simpleALU.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_simpleALU_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pcost/Documents/github/Dissertation/training/leonardo_tutorials_hls/lab_03_hls/solution1/sim/verilog/simpleALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simpleALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pcost/Documents/github/Dissertation/training/leonardo_tutorials_hls/lab_03_hls/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.simpleALU
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_simpleALU_top
Compiling module work.glbl
Built simulation snapshot simpleALU

****** xsim v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/simpleALU/xsim_script.tcl
# xsim {simpleALU} -autoloadwcfg -tclbatch {simpleALU.tcl}
Time resolution is 1 ps
source simpleALU.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 2 [n/a] @ "125000"
// RTL Simulation : 1 / 2 [n/a] @ "145000"
// RTL Simulation : 2 / 2 [n/a] @ "155000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 215 ns : File "C:/Users/pcost/Documents/github/Dissertation/training/leonardo_tutorials_hls/lab_03_hls/solution1/sim/verilog/simpleALU.autotb.v" Line 372
## quit
INFO: [Common 17-206] Exiting xsim at Sat Nov 26 13:07:42 2022...
Reference
10 + 8 = 18
10 - 8 = 2
Our Core
10 + 8 = 18
10 - 8 = 2
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM-210] Design is translated to an combinational logic. II and Latency will be marked as all 0.
