{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 16 16:56:23 2019 " "Info: Processing started: Wed Oct 16 16:56:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off projetoVerilog -c projetoVerilog --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off projetoVerilog -c projetoVerilog --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "MuxIorD:MuxIorD\|MuxIorDOut\[0\] " "Warning: Node \"MuxIorD:MuxIorD\|MuxIorDOut\[0\]\" is a latch" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxIorD:MuxIorD\|MuxIorDOut\[1\] " "Warning: Node \"MuxIorD:MuxIorD\|MuxIorDOut\[1\]\" is a latch" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxIorD:MuxIorD\|MuxIorDOut\[2\] " "Warning: Node \"MuxIorD:MuxIorD\|MuxIorDOut\[2\]\" is a latch" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxIorD:MuxIorD\|MuxIorDOut\[3\] " "Warning: Node \"MuxIorD:MuxIorD\|MuxIorDOut\[3\]\" is a latch" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxIorD:MuxIorD\|MuxIorDOut\[4\] " "Warning: Node \"MuxIorD:MuxIorD\|MuxIorDOut\[4\]\" is a latch" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxIorD:MuxIorD\|MuxIorDOut\[5\] " "Warning: Node \"MuxIorD:MuxIorD\|MuxIorDOut\[5\]\" is a latch" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxIorD:MuxIorD\|MuxIorDOut\[6\] " "Warning: Node \"MuxIorD:MuxIorD\|MuxIorDOut\[6\]\" is a latch" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxIorD:MuxIorD\|MuxIorDOut\[7\] " "Warning: Node \"MuxIorD:MuxIorD\|MuxIorDOut\[7\]\" is a latch" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[0\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[0\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[1\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[1\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[4\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[4\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[5\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[5\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[6\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[6\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[24\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[24\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[0\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[0\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[1\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[1\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[2\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[2\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[3\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[3\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[3\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[3\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[4\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[4\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[5\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[5\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[6\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[6\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[7\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[7\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[7\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[7\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[25\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[25\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[26\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[26\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[27\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[27\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[28\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[28\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[29\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[29\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[30\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[30\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[31\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[31\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegDst:MuxRegDst\|MuxRegDstOut\[1\] " "Warning: Node \"MuxRegDst:MuxRegDst\|MuxRegDstOut\[1\]\" is a latch" {  } { { "Multiplexadores/MuxRegDst.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxRegDst.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegDst:MuxRegDst\|MuxRegDstOut\[3\] " "Warning: Node \"MuxRegDst:MuxRegDst\|MuxRegDstOut\[3\]\" is a latch" {  } { { "Multiplexadores/MuxRegDst.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxRegDst.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegDst:MuxRegDst\|MuxRegDstOut\[0\] " "Warning: Node \"MuxRegDst:MuxRegDst\|MuxRegDstOut\[0\]\" is a latch" {  } { { "Multiplexadores/MuxRegDst.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxRegDst.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegDst:MuxRegDst\|MuxRegDstOut\[4\] " "Warning: Node \"MuxRegDst:MuxRegDst\|MuxRegDstOut\[4\]\" is a latch" {  } { { "Multiplexadores/MuxRegDst.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxRegDst.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegDst:MuxRegDst\|MuxRegDstOut\[2\] " "Warning: Node \"MuxRegDst:MuxRegDst\|MuxRegDstOut\[2\]\" is a latch" {  } { { "Multiplexadores/MuxRegDst.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxRegDst.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[2\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[2\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[4\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[4\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[5\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[5\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[6\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[6\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[0\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[0\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[1\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[1\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[2\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[2\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[3\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[3\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[4\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[4\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[5\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[5\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[6\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[6\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[7\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[7\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[0\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[0\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[1\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[1\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[3\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[3\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[7\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[7\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[24\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[24\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[2\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[2\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[25\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[25\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[26\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[26\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[27\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[27\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[28\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[28\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[29\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[29\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[30\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[30\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[31\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[31\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[16\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[16\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[17\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[17\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[18\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[18\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[19\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[19\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[20\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[20\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[21\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[21\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[22\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[22\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[23\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[23\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[24\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[24\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[25\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[25\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[26\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[26\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[27\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[27\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[28\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[28\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[29\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[29\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[30\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[30\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[31\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[31\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[22\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[22\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[24\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[24\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[26\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[26\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[28\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[28\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[30\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[30\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[16\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[16\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[17\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[17\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[18\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[18\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[19\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[19\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[20\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[20\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[21\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[21\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[22\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[22\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[23\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[23\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[23\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[23\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[21\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[21\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[22\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[22\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[20\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[20\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[25\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[25\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[27\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[27\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[29\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[29\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[31\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[31\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[23\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[23\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[21\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[21\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[20\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[20\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[17\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[17\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[18\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[18\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[19\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[19\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[16\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[16\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[18\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[18\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[19\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[19\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[17\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[17\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[16\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[16\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[13\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[13\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[15\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[15\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[14\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[14\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[12\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[12\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[8\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[8\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[9\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[9\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[10\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[10\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[11\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[11\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[12\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[12\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[13\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[13\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[14\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[14\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[15\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[15\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[13\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[13\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[14\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[14\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[15\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[15\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[8\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[8\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[10\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[10\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[9\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[9\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[11\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[11\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[12\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[12\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[13\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[13\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[15\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[15\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[14\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[14\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[8\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[8\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[10\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[10\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[9\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[9\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[11\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[11\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[12\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[12\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[8\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[8\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[10\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[10\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[9\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[9\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[11\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[11\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "CPU.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/CPU.v" 3 -1 0 } } { "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "23 " "Warning: Found 23 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Controle:controle\|LSControl\[0\] " "Info: Detected ripple clock \"Controle:controle\|LSControl\[0\]\" as buffer" {  } { { "Controle.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Controle.v" 119 -1 0 } } { "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:controle\|LSControl\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:controle\|LSControl\[1\] " "Info: Detected ripple clock \"Controle:controle\|LSControl\[1\]\" as buffer" {  } { { "Controle.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Controle.v" 119 -1 0 } } { "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:controle\|LSControl\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LoadSize:LS\|Mux24~0 " "Info: Detected gated clock \"LoadSize:LS\|Mux24~0\" as buffer" {  } { { "LoadSize.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } } { "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" 1 { { 0 "LoadSize:LS\|Mux24~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:controle\|MemToReg\[0\] " "Info: Detected ripple clock \"Controle:controle\|MemToReg\[0\]\" as buffer" {  } { { "Controle.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Controle.v" 119 -1 0 } } { "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:controle\|MemToReg\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:controle\|MemToReg\[3\] " "Info: Detected ripple clock \"Controle:controle\|MemToReg\[3\]\" as buffer" {  } { { "Controle.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Controle.v" 119 -1 0 } } { "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:controle\|MemToReg\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:controle\|MemToReg\[1\] " "Info: Detected ripple clock \"Controle:controle\|MemToReg\[1\]\" as buffer" {  } { { "Controle.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Controle.v" 119 -1 0 } } { "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:controle\|MemToReg\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:controle\|MemToReg\[2\] " "Info: Detected ripple clock \"Controle:controle\|MemToReg\[2\]\" as buffer" {  } { { "Controle.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Controle.v" 119 -1 0 } } { "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:controle\|MemToReg\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "MuxRegDst:MuxRegDst\|Mux5~0 " "Info: Detected gated clock \"MuxRegDst:MuxRegDst\|Mux5~0\" as buffer" {  } { { "Multiplexadores/MuxRegDst.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxRegDst.v" 10 -1 0 } } { "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" 1 { { 0 "MuxRegDst:MuxRegDst\|Mux5~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:controle\|RegDst\[0\] " "Info: Detected ripple clock \"Controle:controle\|RegDst\[0\]\" as buffer" {  } { { "Controle.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Controle.v" 119 -1 0 } } { "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:controle\|RegDst\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:controle\|RegDst\[1\] " "Info: Detected ripple clock \"Controle:controle\|RegDst\[1\]\" as buffer" {  } { { "Controle.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Controle.v" 119 -1 0 } } { "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:controle\|RegDst\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:controle\|RegDst\[2\] " "Info: Detected ripple clock \"Controle:controle\|RegDst\[2\]\" as buffer" {  } { { "Controle.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Controle.v" 119 -1 0 } } { "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:controle\|RegDst\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "MuxMemToReg:MuxMemToReg\|Mux32~0 " "Info: Detected gated clock \"MuxMemToReg:MuxMemToReg\|Mux32~0\" as buffer" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } } { "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" 1 { { 0 "MuxMemToReg:MuxMemToReg\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "MuxAluSrcB:MuxAluSrcB\|Mux32~0 " "Info: Detected gated clock \"MuxAluSrcB:MuxAluSrcB\|Mux32~0\" as buffer" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } } { "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" 1 { { 0 "MuxAluSrcB:MuxAluSrcB\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:controle\|AluSrcB\[1\] " "Info: Detected ripple clock \"Controle:controle\|AluSrcB\[1\]\" as buffer" {  } { { "Controle.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Controle.v" 119 -1 0 } } { "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:controle\|AluSrcB\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:controle\|AluSrcB\[0\] " "Info: Detected ripple clock \"Controle:controle\|AluSrcB\[0\]\" as buffer" {  } { { "Controle.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Controle.v" 119 -1 0 } } { "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:controle\|AluSrcB\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "MuxPCSource:MuxPCSource\|Mux32~0 " "Info: Detected gated clock \"MuxPCSource:MuxPCSource\|Mux32~0\" as buffer" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } } { "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" 1 { { 0 "MuxPCSource:MuxPCSource\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:controle\|PCSource\[1\] " "Info: Detected ripple clock \"Controle:controle\|PCSource\[1\]\" as buffer" {  } { { "Controle.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Controle.v" 119 -1 0 } } { "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:controle\|PCSource\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:controle\|PCSource\[2\] " "Info: Detected ripple clock \"Controle:controle\|PCSource\[2\]\" as buffer" {  } { { "Controle.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Controle.v" 119 -1 0 } } { "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:controle\|PCSource\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "MuxIorD:MuxIorD\|Mux32~0 " "Info: Detected gated clock \"MuxIorD:MuxIorD\|Mux32~0\" as buffer" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 -1 0 } } { "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" 1 { { 0 "MuxIorD:MuxIorD\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:controle\|IorD\[1\] " "Info: Detected ripple clock \"Controle:controle\|IorD\[1\]\" as buffer" {  } { { "Controle.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Controle.v" 119 -1 0 } } { "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:controle\|IorD\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:controle\|IorD\[2\] " "Info: Detected ripple clock \"Controle:controle\|IorD\[2\]\" as buffer" {  } { { "Controle.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Controle.v" 119 -1 0 } } { "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:controle\|IorD\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:controle\|IorD\[0\] " "Info: Detected ripple clock \"Controle:controle\|IorD\[0\]\" as buffer" {  } { { "Controle.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Controle.v" 119 -1 0 } } { "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:controle\|IorD\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:controle\|AluSrcB\[2\] " "Info: Detected ripple clock \"Controle:controle\|AluSrcB\[2\]\" as buffer" {  } { { "Controle.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Controle.v" 119 -1 0 } } { "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:controle\|AluSrcB\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[1\] register Registrador:AluOut\|Saida\[31\] 46.24 MHz 21.628 ns Internal " "Info: Clock \"clock\" has Internal fmax of 46.24 MHz between source register \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[1\]\" and destination register \"Registrador:AluOut\|Saida\[31\]\" (period= 21.628 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.730 ns + Longest register register " "Info: + Longest register to register delay is 6.730 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[1\] 1 REG LCCOMB_X17_Y10_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y10_N2; Fanout = 4; REG Node = 'MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[1\]'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1] } "NODE_NAME" } } { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.053 ns) 0.424 ns Ula32:Alu\|Mux62~0 2 COMB LCCOMB_X17_Y10_N4 4 " "Info: 2: + IC(0.371 ns) + CELL(0.053 ns) = 0.424 ns; Loc. = LCCOMB_X17_Y10_N4; Fanout = 4; COMB Node = 'Ula32:Alu\|Mux62~0'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.424 ns" { MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1] Ula32:Alu|Mux62~0 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/ula32.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.234 ns) + CELL(0.053 ns) 0.711 ns Ula32:Alu\|carry_temp\[1\]~36 3 COMB LCCOMB_X17_Y10_N12 2 " "Info: 3: + IC(0.234 ns) + CELL(0.053 ns) = 0.711 ns; Loc. = LCCOMB_X17_Y10_N12; Fanout = 2; COMB Node = 'Ula32:Alu\|carry_temp\[1\]~36'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.287 ns" { Ula32:Alu|Mux62~0 Ula32:Alu|carry_temp[1]~36 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.272 ns) 1.232 ns Ula32:Alu\|carry_temp\[2\]~65 4 COMB LCCOMB_X17_Y10_N16 4 " "Info: 4: + IC(0.249 ns) + CELL(0.272 ns) = 1.232 ns; Loc. = LCCOMB_X17_Y10_N16; Fanout = 4; COMB Node = 'Ula32:Alu\|carry_temp\[2\]~65'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.521 ns" { Ula32:Alu|carry_temp[1]~36 Ula32:Alu|carry_temp[2]~65 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.279 ns) + CELL(0.228 ns) 1.739 ns Ula32:Alu\|carry_temp\[4\]~5 5 COMB LCCOMB_X17_Y10_N0 7 " "Info: 5: + IC(0.279 ns) + CELL(0.228 ns) = 1.739 ns; Loc. = LCCOMB_X17_Y10_N0; Fanout = 7; COMB Node = 'Ula32:Alu\|carry_temp\[4\]~5'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.507 ns" { Ula32:Alu|carry_temp[2]~65 Ula32:Alu|carry_temp[4]~5 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.351 ns) + CELL(0.228 ns) 2.318 ns Ula32:Alu\|carry_temp\[8\]~11 6 COMB LCCOMB_X17_Y10_N8 7 " "Info: 6: + IC(0.351 ns) + CELL(0.228 ns) = 2.318 ns; Loc. = LCCOMB_X17_Y10_N8; Fanout = 7; COMB Node = 'Ula32:Alu\|carry_temp\[8\]~11'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { Ula32:Alu|carry_temp[4]~5 Ula32:Alu|carry_temp[8]~11 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.633 ns) + CELL(0.366 ns) 3.317 ns Ula32:Alu\|carry_temp\[12\]~17 7 COMB LCCOMB_X18_Y11_N6 6 " "Info: 7: + IC(0.633 ns) + CELL(0.366 ns) = 3.317 ns; Loc. = LCCOMB_X18_Y11_N6; Fanout = 6; COMB Node = 'Ula32:Alu\|carry_temp\[12\]~17'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.999 ns" { Ula32:Alu|carry_temp[8]~11 Ula32:Alu|carry_temp[12]~17 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.548 ns) + CELL(0.053 ns) 3.918 ns Ula32:Alu\|carry_temp\[16\]~23 8 COMB LCCOMB_X21_Y11_N16 5 " "Info: 8: + IC(0.548 ns) + CELL(0.053 ns) = 3.918 ns; Loc. = LCCOMB_X21_Y11_N16; Fanout = 5; COMB Node = 'Ula32:Alu\|carry_temp\[16\]~23'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.601 ns" { Ula32:Alu|carry_temp[12]~17 Ula32:Alu|carry_temp[16]~23 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.540 ns) + CELL(0.053 ns) 4.511 ns Ula32:Alu\|carry_temp\[20\]~30 9 COMB LCCOMB_X17_Y11_N8 2 " "Info: 9: + IC(0.540 ns) + CELL(0.053 ns) = 4.511 ns; Loc. = LCCOMB_X17_Y11_N8; Fanout = 2; COMB Node = 'Ula32:Alu\|carry_temp\[20\]~30'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.593 ns" { Ula32:Alu|carry_temp[16]~23 Ula32:Alu|carry_temp[20]~30 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.154 ns) 4.877 ns Ula32:Alu\|carry_temp\[23\]~32DUPLICATE 10 COMB LCCOMB_X17_Y11_N30 1 " "Info: 10: + IC(0.212 ns) + CELL(0.154 ns) = 4.877 ns; Loc. = LCCOMB_X17_Y11_N30; Fanout = 1; COMB Node = 'Ula32:Alu\|carry_temp\[23\]~32DUPLICATE'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.366 ns" { Ula32:Alu|carry_temp[20]~30 Ula32:Alu|carry_temp[23]~32DUPLICATE } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.207 ns) + CELL(0.053 ns) 5.137 ns Ula32:Alu\|carry_temp\[25\]~33 11 COMB LCCOMB_X17_Y11_N18 4 " "Info: 11: + IC(0.207 ns) + CELL(0.053 ns) = 5.137 ns; Loc. = LCCOMB_X17_Y11_N18; Fanout = 4; COMB Node = 'Ula32:Alu\|carry_temp\[25\]~33'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.260 ns" { Ula32:Alu|carry_temp[23]~32DUPLICATE Ula32:Alu|carry_temp[25]~33 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.346 ns) 5.755 ns Ula32:Alu\|carry_temp\[27\]~34 12 COMB LCCOMB_X17_Y11_N20 5 " "Info: 12: + IC(0.272 ns) + CELL(0.346 ns) = 5.755 ns; Loc. = LCCOMB_X17_Y11_N20; Fanout = 5; COMB Node = 'Ula32:Alu\|carry_temp\[27\]~34'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.618 ns" { Ula32:Alu|carry_temp[25]~33 Ula32:Alu|carry_temp[27]~34 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.221 ns) + CELL(0.053 ns) 6.029 ns Ula32:Alu\|carry_temp\[29\]~35 13 COMB LCCOMB_X17_Y11_N26 4 " "Info: 13: + IC(0.221 ns) + CELL(0.053 ns) = 6.029 ns; Loc. = LCCOMB_X17_Y11_N26; Fanout = 4; COMB Node = 'Ula32:Alu\|carry_temp\[29\]~35'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.274 ns" { Ula32:Alu|carry_temp[27]~34 Ula32:Alu|carry_temp[29]~35 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.493 ns) + CELL(0.053 ns) 6.575 ns Ula32:Alu\|Mux0~1 14 COMB LCCOMB_X13_Y11_N16 1 " "Info: 14: + IC(0.493 ns) + CELL(0.053 ns) = 6.575 ns; Loc. = LCCOMB_X13_Y11_N16; Fanout = 1; COMB Node = 'Ula32:Alu\|Mux0~1'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.546 ns" { Ula32:Alu|carry_temp[29]~35 Ula32:Alu|Mux0~1 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 6.730 ns Registrador:AluOut\|Saida\[31\] 15 REG LCFF_X13_Y11_N17 1 " "Info: 15: + IC(0.000 ns) + CELL(0.155 ns) = 6.730 ns; Loc. = LCFF_X13_Y11_N17; Fanout = 1; REG Node = 'Registrador:AluOut\|Saida\[31\]'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Ula32:Alu|Mux0~1 Registrador:AluOut|Saida[31] } "NODE_NAME" } } { "GivenComps/Registrador.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.120 ns ( 31.50 % ) " "Info: Total cell delay = 2.120 ns ( 31.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.610 ns ( 68.50 % ) " "Info: Total interconnect delay = 4.610 ns ( 68.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "6.730 ns" { MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1] Ula32:Alu|Mux62~0 Ula32:Alu|carry_temp[1]~36 Ula32:Alu|carry_temp[2]~65 Ula32:Alu|carry_temp[4]~5 Ula32:Alu|carry_temp[8]~11 Ula32:Alu|carry_temp[12]~17 Ula32:Alu|carry_temp[16]~23 Ula32:Alu|carry_temp[20]~30 Ula32:Alu|carry_temp[23]~32DUPLICATE Ula32:Alu|carry_temp[25]~33 Ula32:Alu|carry_temp[27]~34 Ula32:Alu|carry_temp[29]~35 Ula32:Alu|Mux0~1 Registrador:AluOut|Saida[31] } "NODE_NAME" } } { "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "6.730 ns" { MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1] {} Ula32:Alu|Mux62~0 {} Ula32:Alu|carry_temp[1]~36 {} Ula32:Alu|carry_temp[2]~65 {} Ula32:Alu|carry_temp[4]~5 {} Ula32:Alu|carry_temp[8]~11 {} Ula32:Alu|carry_temp[12]~17 {} Ula32:Alu|carry_temp[16]~23 {} Ula32:Alu|carry_temp[20]~30 {} Ula32:Alu|carry_temp[23]~32DUPLICATE {} Ula32:Alu|carry_temp[25]~33 {} Ula32:Alu|carry_temp[27]~34 {} Ula32:Alu|carry_temp[29]~35 {} Ula32:Alu|Mux0~1 {} Registrador:AluOut|Saida[31] {} } { 0.000ns 0.371ns 0.234ns 0.249ns 0.279ns 0.351ns 0.633ns 0.548ns 0.540ns 0.212ns 0.207ns 0.272ns 0.221ns 0.493ns 0.000ns } { 0.000ns 0.053ns 0.053ns 0.272ns 0.228ns 0.228ns 0.366ns 0.053ns 0.053ns 0.154ns 0.053ns 0.346ns 0.053ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.994 ns - Smallest " "Info: - Smallest clock skew is -3.994 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.463 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.463 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 18 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 18; CLK Node = 'clock'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1399 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1399; COMB Node = 'clock~clkctrl'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.648 ns) + CELL(0.618 ns) 2.463 ns Registrador:AluOut\|Saida\[31\] 3 REG LCFF_X13_Y11_N17 1 " "Info: 3: + IC(0.648 ns) + CELL(0.618 ns) = 2.463 ns; Loc. = LCFF_X13_Y11_N17; Fanout = 1; REG Node = 'Registrador:AluOut\|Saida\[31\]'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "1.266 ns" { clock~clkctrl Registrador:AluOut|Saida[31] } "NODE_NAME" } } { "GivenComps/Registrador.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.76 % ) " "Info: Total cell delay = 1.472 ns ( 59.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.991 ns ( 40.24 % ) " "Info: Total interconnect delay = 0.991 ns ( 40.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { clock clock~clkctrl Registrador:AluOut|Saida[31] } "NODE_NAME" } } { "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "2.463 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:AluOut|Saida[31] {} } { 0.000ns 0.000ns 0.343ns 0.648ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 6.457 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 6.457 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 18 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 18; CLK Node = 'clock'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.712 ns) 2.591 ns Controle:controle\|AluSrcB\[0\] 2 REG LCFF_X9_Y10_N17 34 " "Info: 2: + IC(1.025 ns) + CELL(0.712 ns) = 2.591 ns; Loc. = LCFF_X9_Y10_N17; Fanout = 34; REG Node = 'Controle:controle\|AluSrcB\[0\]'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "1.737 ns" { clock Controle:controle|AluSrcB[0] } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Controle.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.752 ns) + CELL(0.225 ns) 3.568 ns MuxAluSrcB:MuxAluSrcB\|Mux32~0 3 COMB LCCOMB_X11_Y11_N16 1 " "Info: 3: + IC(0.752 ns) + CELL(0.225 ns) = 3.568 ns; Loc. = LCCOMB_X11_Y11_N16; Fanout = 1; COMB Node = 'MuxAluSrcB:MuxAluSrcB\|Mux32~0'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.977 ns" { Controle:controle|AluSrcB[0] MuxAluSrcB:MuxAluSrcB|Mux32~0 } "NODE_NAME" } } { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.948 ns) + CELL(0.000 ns) 5.516 ns MuxAluSrcB:MuxAluSrcB\|Mux32~0clkctrl 4 COMB CLKCTRL_G6 32 " "Info: 4: + IC(1.948 ns) + CELL(0.000 ns) = 5.516 ns; Loc. = CLKCTRL_G6; Fanout = 32; COMB Node = 'MuxAluSrcB:MuxAluSrcB\|Mux32~0clkctrl'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "1.948 ns" { MuxAluSrcB:MuxAluSrcB|Mux32~0 MuxAluSrcB:MuxAluSrcB|Mux32~0clkctrl } "NODE_NAME" } } { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.888 ns) + CELL(0.053 ns) 6.457 ns MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[1\] 5 REG LCCOMB_X17_Y10_N2 4 " "Info: 5: + IC(0.888 ns) + CELL(0.053 ns) = 6.457 ns; Loc. = LCCOMB_X17_Y10_N2; Fanout = 4; REG Node = 'MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[1\]'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.941 ns" { MuxAluSrcB:MuxAluSrcB|Mux32~0clkctrl MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1] } "NODE_NAME" } } { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.844 ns ( 28.56 % ) " "Info: Total cell delay = 1.844 ns ( 28.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.613 ns ( 71.44 % ) " "Info: Total interconnect delay = 4.613 ns ( 71.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "6.457 ns" { clock Controle:controle|AluSrcB[0] MuxAluSrcB:MuxAluSrcB|Mux32~0 MuxAluSrcB:MuxAluSrcB|Mux32~0clkctrl MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1] } "NODE_NAME" } } { "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "6.457 ns" { clock {} clock~combout {} Controle:controle|AluSrcB[0] {} MuxAluSrcB:MuxAluSrcB|Mux32~0 {} MuxAluSrcB:MuxAluSrcB|Mux32~0clkctrl {} MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1] {} } { 0.000ns 0.000ns 1.025ns 0.752ns 1.948ns 0.888ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { clock clock~clkctrl Registrador:AluOut|Saida[31] } "NODE_NAME" } } { "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "2.463 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:AluOut|Saida[31] {} } { 0.000ns 0.000ns 0.343ns 0.648ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "6.457 ns" { clock Controle:controle|AluSrcB[0] MuxAluSrcB:MuxAluSrcB|Mux32~0 MuxAluSrcB:MuxAluSrcB|Mux32~0clkctrl MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1] } "NODE_NAME" } } { "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "6.457 ns" { clock {} clock~combout {} Controle:controle|AluSrcB[0] {} MuxAluSrcB:MuxAluSrcB|Mux32~0 {} MuxAluSrcB:MuxAluSrcB|Mux32~0clkctrl {} MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1] {} } { 0.000ns 0.000ns 1.025ns 0.752ns 1.948ns 0.888ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "GivenComps/Registrador.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } } { "GivenComps/Registrador.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/Registrador.vhd" 71 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "6.730 ns" { MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1] Ula32:Alu|Mux62~0 Ula32:Alu|carry_temp[1]~36 Ula32:Alu|carry_temp[2]~65 Ula32:Alu|carry_temp[4]~5 Ula32:Alu|carry_temp[8]~11 Ula32:Alu|carry_temp[12]~17 Ula32:Alu|carry_temp[16]~23 Ula32:Alu|carry_temp[20]~30 Ula32:Alu|carry_temp[23]~32DUPLICATE Ula32:Alu|carry_temp[25]~33 Ula32:Alu|carry_temp[27]~34 Ula32:Alu|carry_temp[29]~35 Ula32:Alu|Mux0~1 Registrador:AluOut|Saida[31] } "NODE_NAME" } } { "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "6.730 ns" { MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1] {} Ula32:Alu|Mux62~0 {} Ula32:Alu|carry_temp[1]~36 {} Ula32:Alu|carry_temp[2]~65 {} Ula32:Alu|carry_temp[4]~5 {} Ula32:Alu|carry_temp[8]~11 {} Ula32:Alu|carry_temp[12]~17 {} Ula32:Alu|carry_temp[16]~23 {} Ula32:Alu|carry_temp[20]~30 {} Ula32:Alu|carry_temp[23]~32DUPLICATE {} Ula32:Alu|carry_temp[25]~33 {} Ula32:Alu|carry_temp[27]~34 {} Ula32:Alu|carry_temp[29]~35 {} Ula32:Alu|Mux0~1 {} Registrador:AluOut|Saida[31] {} } { 0.000ns 0.371ns 0.234ns 0.249ns 0.279ns 0.351ns 0.633ns 0.548ns 0.540ns 0.212ns 0.207ns 0.272ns 0.221ns 0.493ns 0.000ns } { 0.000ns 0.053ns 0.053ns 0.272ns 0.228ns 0.228ns 0.366ns 0.053ns 0.053ns 0.154ns 0.053ns 0.346ns 0.053ns 0.053ns 0.155ns } "" } } { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "2.463 ns" { clock clock~clkctrl Registrador:AluOut|Saida[31] } "NODE_NAME" } } { "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "2.463 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:AluOut|Saida[31] {} } { 0.000ns 0.000ns 0.343ns 0.648ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "6.457 ns" { clock Controle:controle|AluSrcB[0] MuxAluSrcB:MuxAluSrcB|Mux32~0 MuxAluSrcB:MuxAluSrcB|Mux32~0clkctrl MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1] } "NODE_NAME" } } { "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "6.457 ns" { clock {} clock~combout {} Controle:controle|AluSrcB[0] {} MuxAluSrcB:MuxAluSrcB|Mux32~0 {} MuxAluSrcB:MuxAluSrcB|Mux32~0clkctrl {} MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1] {} } { 0.000ns 0.000ns 1.025ns 0.752ns 1.948ns 0.888ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Registrador:MDR\|Saida\[5\] LoadSize:LS\|LSControlOut\[5\] clock 3.525 ns " "Info: Found hold time violation between source  pin or register \"Registrador:MDR\|Saida\[5\]\" and destination pin or register \"LoadSize:LS\|LSControlOut\[5\]\" for clock \"clock\" (Hold time is 3.525 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.952 ns + Largest " "Info: + Largest clock skew is 3.952 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 6.417 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 6.417 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 18 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 18; CLK Node = 'clock'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.227 ns) + CELL(0.712 ns) 2.793 ns Controle:controle\|LSControl\[1\] 2 REG LCFF_X11_Y13_N15 25 " "Info: 2: + IC(1.227 ns) + CELL(0.712 ns) = 2.793 ns; Loc. = LCFF_X11_Y13_N15; Fanout = 25; REG Node = 'Controle:controle\|LSControl\[1\]'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "1.939 ns" { clock Controle:controle|LSControl[1] } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Controle.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.557 ns) + CELL(0.225 ns) 3.575 ns LoadSize:LS\|Mux24~0 3 COMB LCCOMB_X15_Y13_N24 1 " "Info: 3: + IC(0.557 ns) + CELL(0.225 ns) = 3.575 ns; Loc. = LCCOMB_X15_Y13_N24; Fanout = 1; COMB Node = 'LoadSize:LS\|Mux24~0'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.782 ns" { Controle:controle|LSControl[1] LoadSize:LS|Mux24~0 } "NODE_NAME" } } { "LoadSize.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.667 ns) + CELL(0.000 ns) 5.242 ns LoadSize:LS\|Mux24~0clkctrl 4 COMB CLKCTRL_G10 32 " "Info: 4: + IC(1.667 ns) + CELL(0.000 ns) = 5.242 ns; Loc. = CLKCTRL_G10; Fanout = 32; COMB Node = 'LoadSize:LS\|Mux24~0clkctrl'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "1.667 ns" { LoadSize:LS|Mux24~0 LoadSize:LS|Mux24~0clkctrl } "NODE_NAME" } } { "LoadSize.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.947 ns) + CELL(0.228 ns) 6.417 ns LoadSize:LS\|LSControlOut\[5\] 5 REG LCCOMB_X18_Y10_N0 2 " "Info: 5: + IC(0.947 ns) + CELL(0.228 ns) = 6.417 ns; Loc. = LCCOMB_X18_Y10_N0; Fanout = 2; REG Node = 'LoadSize:LS\|LSControlOut\[5\]'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "1.175 ns" { LoadSize:LS|Mux24~0clkctrl LoadSize:LS|LSControlOut[5] } "NODE_NAME" } } { "LoadSize.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.019 ns ( 31.46 % ) " "Info: Total cell delay = 2.019 ns ( 31.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.398 ns ( 68.54 % ) " "Info: Total interconnect delay = 4.398 ns ( 68.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "6.417 ns" { clock Controle:controle|LSControl[1] LoadSize:LS|Mux24~0 LoadSize:LS|Mux24~0clkctrl LoadSize:LS|LSControlOut[5] } "NODE_NAME" } } { "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "6.417 ns" { clock {} clock~combout {} Controle:controle|LSControl[1] {} LoadSize:LS|Mux24~0 {} LoadSize:LS|Mux24~0clkctrl {} LoadSize:LS|LSControlOut[5] {} } { 0.000ns 0.000ns 1.227ns 0.557ns 1.667ns 0.947ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.228ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.465 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 2.465 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 18 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 18; CLK Node = 'clock'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1399 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1399; COMB Node = 'clock~clkctrl'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.650 ns) + CELL(0.618 ns) 2.465 ns Registrador:MDR\|Saida\[5\] 3 REG LCFF_X18_Y10_N1 1 " "Info: 3: + IC(0.650 ns) + CELL(0.618 ns) = 2.465 ns; Loc. = LCFF_X18_Y10_N1; Fanout = 1; REG Node = 'Registrador:MDR\|Saida\[5\]'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { clock~clkctrl Registrador:MDR|Saida[5] } "NODE_NAME" } } { "GivenComps/Registrador.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.72 % ) " "Info: Total cell delay = 1.472 ns ( 59.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.993 ns ( 40.28 % ) " "Info: Total interconnect delay = 0.993 ns ( 40.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { clock clock~clkctrl Registrador:MDR|Saida[5] } "NODE_NAME" } } { "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "2.465 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:MDR|Saida[5] {} } { 0.000ns 0.000ns 0.343ns 0.650ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "6.417 ns" { clock Controle:controle|LSControl[1] LoadSize:LS|Mux24~0 LoadSize:LS|Mux24~0clkctrl LoadSize:LS|LSControlOut[5] } "NODE_NAME" } } { "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "6.417 ns" { clock {} clock~combout {} Controle:controle|LSControl[1] {} LoadSize:LS|Mux24~0 {} LoadSize:LS|Mux24~0clkctrl {} LoadSize:LS|LSControlOut[5] {} } { 0.000ns 0.000ns 1.227ns 0.557ns 1.667ns 0.947ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.228ns } "" } } { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { clock clock~clkctrl Registrador:MDR|Saida[5] } "NODE_NAME" } } { "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "2.465 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:MDR|Saida[5] {} } { 0.000ns 0.000ns 0.343ns 0.650ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "GivenComps/Registrador.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.333 ns - Shortest register register " "Info: - Shortest register to register delay is 0.333 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Registrador:MDR\|Saida\[5\] 1 REG LCFF_X18_Y10_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y10_N1; Fanout = 1; REG Node = 'Registrador:MDR\|Saida\[5\]'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "" { Registrador:MDR|Saida[5] } "NODE_NAME" } } { "GivenComps/Registrador.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.333 ns) 0.333 ns LoadSize:LS\|LSControlOut\[5\] 2 REG LCCOMB_X18_Y10_N0 2 " "Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X18_Y10_N0; Fanout = 2; REG Node = 'LoadSize:LS\|LSControlOut\[5\]'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.333 ns" { Registrador:MDR|Saida[5] LoadSize:LS|LSControlOut[5] } "NODE_NAME" } } { "LoadSize.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.333 ns ( 100.00 % ) " "Info: Total cell delay = 0.333 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.333 ns" { Registrador:MDR|Saida[5] LoadSize:LS|LSControlOut[5] } "NODE_NAME" } } { "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "0.333 ns" { Registrador:MDR|Saida[5] {} LoadSize:LS|LSControlOut[5] {} } { 0.000ns 0.000ns } { 0.000ns 0.333ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "LoadSize.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "6.417 ns" { clock Controle:controle|LSControl[1] LoadSize:LS|Mux24~0 LoadSize:LS|Mux24~0clkctrl LoadSize:LS|LSControlOut[5] } "NODE_NAME" } } { "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "6.417 ns" { clock {} clock~combout {} Controle:controle|LSControl[1] {} LoadSize:LS|Mux24~0 {} LoadSize:LS|Mux24~0clkctrl {} LoadSize:LS|LSControlOut[5] {} } { 0.000ns 0.000ns 1.227ns 0.557ns 1.667ns 0.947ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.228ns } "" } } { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { clock clock~clkctrl Registrador:MDR|Saida[5] } "NODE_NAME" } } { "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "2.465 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:MDR|Saida[5] {} } { 0.000ns 0.000ns 0.343ns 0.650ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.333 ns" { Registrador:MDR|Saida[5] LoadSize:LS|LSControlOut[5] } "NODE_NAME" } } { "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "0.333 ns" { Registrador:MDR|Saida[5] {} LoadSize:LS|LSControlOut[5] {} } { 0.000ns 0.000ns } { 0.000ns 0.333ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Controle:controle\|RegDst\[0\] reset clock 4.916 ns register " "Info: tsu for register \"Controle:controle\|RegDst\[0\]\" (data pin = \"reset\", clock pin = \"clock\") is 4.916 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.361 ns + Longest pin register " "Info: + Longest pin to register delay is 7.361 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_M21 44 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 44; PIN Node = 'reset'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/CPU.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.178 ns) + CELL(0.357 ns) 6.399 ns Controle:controle\|MemToReg\[1\]~13 2 COMB LCCOMB_X11_Y10_N8 2 " "Info: 2: + IC(5.178 ns) + CELL(0.357 ns) = 6.399 ns; Loc. = LCCOMB_X11_Y10_N8; Fanout = 2; COMB Node = 'Controle:controle\|MemToReg\[1\]~13'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "5.535 ns" { reset Controle:controle|MemToReg[1]~13 } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Controle.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.216 ns) + CELL(0.746 ns) 7.361 ns Controle:controle\|RegDst\[0\] 3 REG LCFF_X11_Y10_N29 6 " "Info: 3: + IC(0.216 ns) + CELL(0.746 ns) = 7.361 ns; Loc. = LCFF_X11_Y10_N29; Fanout = 6; REG Node = 'Controle:controle\|RegDst\[0\]'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.962 ns" { Controle:controle|MemToReg[1]~13 Controle:controle|RegDst[0] } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Controle.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.967 ns ( 26.72 % ) " "Info: Total cell delay = 1.967 ns ( 26.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.394 ns ( 73.28 % ) " "Info: Total interconnect delay = 5.394 ns ( 73.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "7.361 ns" { reset Controle:controle|MemToReg[1]~13 Controle:controle|RegDst[0] } "NODE_NAME" } } { "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "7.361 ns" { reset {} reset~combout {} Controle:controle|MemToReg[1]~13 {} Controle:controle|RegDst[0] {} } { 0.000ns 0.000ns 5.178ns 0.216ns } { 0.000ns 0.864ns 0.357ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Controle.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Controle.v" 119 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.535 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.535 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 18 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 18; CLK Node = 'clock'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.063 ns) + CELL(0.618 ns) 2.535 ns Controle:controle\|RegDst\[0\] 2 REG LCFF_X11_Y10_N29 6 " "Info: 2: + IC(1.063 ns) + CELL(0.618 ns) = 2.535 ns; Loc. = LCFF_X11_Y10_N29; Fanout = 6; REG Node = 'Controle:controle\|RegDst\[0\]'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "1.681 ns" { clock Controle:controle|RegDst[0] } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Controle.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.07 % ) " "Info: Total cell delay = 1.472 ns ( 58.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.063 ns ( 41.93 % ) " "Info: Total interconnect delay = 1.063 ns ( 41.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "2.535 ns" { clock Controle:controle|RegDst[0] } "NODE_NAME" } } { "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "2.535 ns" { clock {} clock~combout {} Controle:controle|RegDst[0] {} } { 0.000ns 0.000ns 1.063ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "7.361 ns" { reset Controle:controle|MemToReg[1]~13 Controle:controle|RegDst[0] } "NODE_NAME" } } { "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "7.361 ns" { reset {} reset~combout {} Controle:controle|MemToReg[1]~13 {} Controle:controle|RegDst[0] {} } { 0.000ns 0.000ns 5.178ns 0.216ns } { 0.000ns 0.864ns 0.357ns 0.746ns } "" } } { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "2.535 ns" { clock Controle:controle|RegDst[0] } "NODE_NAME" } } { "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "2.535 ns" { clock {} clock~combout {} Controle:controle|RegDst[0] {} } { 0.000ns 0.000ns 1.063ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock AluResult\[31\] MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[1\] 16.580 ns register " "Info: tco from clock \"clock\" to destination pin \"AluResult\[31\]\" through register \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[1\]\" is 16.580 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 6.457 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 6.457 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 18 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 18; CLK Node = 'clock'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.712 ns) 2.591 ns Controle:controle\|AluSrcB\[0\] 2 REG LCFF_X9_Y10_N17 34 " "Info: 2: + IC(1.025 ns) + CELL(0.712 ns) = 2.591 ns; Loc. = LCFF_X9_Y10_N17; Fanout = 34; REG Node = 'Controle:controle\|AluSrcB\[0\]'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "1.737 ns" { clock Controle:controle|AluSrcB[0] } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Controle.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.752 ns) + CELL(0.225 ns) 3.568 ns MuxAluSrcB:MuxAluSrcB\|Mux32~0 3 COMB LCCOMB_X11_Y11_N16 1 " "Info: 3: + IC(0.752 ns) + CELL(0.225 ns) = 3.568 ns; Loc. = LCCOMB_X11_Y11_N16; Fanout = 1; COMB Node = 'MuxAluSrcB:MuxAluSrcB\|Mux32~0'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.977 ns" { Controle:controle|AluSrcB[0] MuxAluSrcB:MuxAluSrcB|Mux32~0 } "NODE_NAME" } } { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.948 ns) + CELL(0.000 ns) 5.516 ns MuxAluSrcB:MuxAluSrcB\|Mux32~0clkctrl 4 COMB CLKCTRL_G6 32 " "Info: 4: + IC(1.948 ns) + CELL(0.000 ns) = 5.516 ns; Loc. = CLKCTRL_G6; Fanout = 32; COMB Node = 'MuxAluSrcB:MuxAluSrcB\|Mux32~0clkctrl'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "1.948 ns" { MuxAluSrcB:MuxAluSrcB|Mux32~0 MuxAluSrcB:MuxAluSrcB|Mux32~0clkctrl } "NODE_NAME" } } { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.888 ns) + CELL(0.053 ns) 6.457 ns MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[1\] 5 REG LCCOMB_X17_Y10_N2 4 " "Info: 5: + IC(0.888 ns) + CELL(0.053 ns) = 6.457 ns; Loc. = LCCOMB_X17_Y10_N2; Fanout = 4; REG Node = 'MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[1\]'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.941 ns" { MuxAluSrcB:MuxAluSrcB|Mux32~0clkctrl MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1] } "NODE_NAME" } } { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.844 ns ( 28.56 % ) " "Info: Total cell delay = 1.844 ns ( 28.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.613 ns ( 71.44 % ) " "Info: Total interconnect delay = 4.613 ns ( 71.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "6.457 ns" { clock Controle:controle|AluSrcB[0] MuxAluSrcB:MuxAluSrcB|Mux32~0 MuxAluSrcB:MuxAluSrcB|Mux32~0clkctrl MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1] } "NODE_NAME" } } { "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "6.457 ns" { clock {} clock~combout {} Controle:controle|AluSrcB[0] {} MuxAluSrcB:MuxAluSrcB|Mux32~0 {} MuxAluSrcB:MuxAluSrcB|Mux32~0clkctrl {} MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1] {} } { 0.000ns 0.000ns 1.025ns 0.752ns 1.948ns 0.888ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.123 ns + Longest register pin " "Info: + Longest register to pin delay is 10.123 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[1\] 1 REG LCCOMB_X17_Y10_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y10_N2; Fanout = 4; REG Node = 'MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[1\]'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1] } "NODE_NAME" } } { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.053 ns) 0.424 ns Ula32:Alu\|Mux62~0 2 COMB LCCOMB_X17_Y10_N4 4 " "Info: 2: + IC(0.371 ns) + CELL(0.053 ns) = 0.424 ns; Loc. = LCCOMB_X17_Y10_N4; Fanout = 4; COMB Node = 'Ula32:Alu\|Mux62~0'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.424 ns" { MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1] Ula32:Alu|Mux62~0 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/ula32.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.234 ns) + CELL(0.053 ns) 0.711 ns Ula32:Alu\|carry_temp\[1\]~36 3 COMB LCCOMB_X17_Y10_N12 2 " "Info: 3: + IC(0.234 ns) + CELL(0.053 ns) = 0.711 ns; Loc. = LCCOMB_X17_Y10_N12; Fanout = 2; COMB Node = 'Ula32:Alu\|carry_temp\[1\]~36'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.287 ns" { Ula32:Alu|Mux62~0 Ula32:Alu|carry_temp[1]~36 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.272 ns) 1.232 ns Ula32:Alu\|carry_temp\[2\]~65 4 COMB LCCOMB_X17_Y10_N16 4 " "Info: 4: + IC(0.249 ns) + CELL(0.272 ns) = 1.232 ns; Loc. = LCCOMB_X17_Y10_N16; Fanout = 4; COMB Node = 'Ula32:Alu\|carry_temp\[2\]~65'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.521 ns" { Ula32:Alu|carry_temp[1]~36 Ula32:Alu|carry_temp[2]~65 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.279 ns) + CELL(0.228 ns) 1.739 ns Ula32:Alu\|carry_temp\[4\]~5 5 COMB LCCOMB_X17_Y10_N0 7 " "Info: 5: + IC(0.279 ns) + CELL(0.228 ns) = 1.739 ns; Loc. = LCCOMB_X17_Y10_N0; Fanout = 7; COMB Node = 'Ula32:Alu\|carry_temp\[4\]~5'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.507 ns" { Ula32:Alu|carry_temp[2]~65 Ula32:Alu|carry_temp[4]~5 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.351 ns) + CELL(0.228 ns) 2.318 ns Ula32:Alu\|carry_temp\[8\]~11 6 COMB LCCOMB_X17_Y10_N8 7 " "Info: 6: + IC(0.351 ns) + CELL(0.228 ns) = 2.318 ns; Loc. = LCCOMB_X17_Y10_N8; Fanout = 7; COMB Node = 'Ula32:Alu\|carry_temp\[8\]~11'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { Ula32:Alu|carry_temp[4]~5 Ula32:Alu|carry_temp[8]~11 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.633 ns) + CELL(0.366 ns) 3.317 ns Ula32:Alu\|carry_temp\[12\]~17 7 COMB LCCOMB_X18_Y11_N6 6 " "Info: 7: + IC(0.633 ns) + CELL(0.366 ns) = 3.317 ns; Loc. = LCCOMB_X18_Y11_N6; Fanout = 6; COMB Node = 'Ula32:Alu\|carry_temp\[12\]~17'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.999 ns" { Ula32:Alu|carry_temp[8]~11 Ula32:Alu|carry_temp[12]~17 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.548 ns) + CELL(0.053 ns) 3.918 ns Ula32:Alu\|carry_temp\[16\]~23 8 COMB LCCOMB_X21_Y11_N16 5 " "Info: 8: + IC(0.548 ns) + CELL(0.053 ns) = 3.918 ns; Loc. = LCCOMB_X21_Y11_N16; Fanout = 5; COMB Node = 'Ula32:Alu\|carry_temp\[16\]~23'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.601 ns" { Ula32:Alu|carry_temp[12]~17 Ula32:Alu|carry_temp[16]~23 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.540 ns) + CELL(0.053 ns) 4.511 ns Ula32:Alu\|carry_temp\[20\]~30 9 COMB LCCOMB_X17_Y11_N8 2 " "Info: 9: + IC(0.540 ns) + CELL(0.053 ns) = 4.511 ns; Loc. = LCCOMB_X17_Y11_N8; Fanout = 2; COMB Node = 'Ula32:Alu\|carry_temp\[20\]~30'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.593 ns" { Ula32:Alu|carry_temp[16]~23 Ula32:Alu|carry_temp[20]~30 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.154 ns) 4.877 ns Ula32:Alu\|carry_temp\[23\]~32DUPLICATE 10 COMB LCCOMB_X17_Y11_N30 1 " "Info: 10: + IC(0.212 ns) + CELL(0.154 ns) = 4.877 ns; Loc. = LCCOMB_X17_Y11_N30; Fanout = 1; COMB Node = 'Ula32:Alu\|carry_temp\[23\]~32DUPLICATE'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.366 ns" { Ula32:Alu|carry_temp[20]~30 Ula32:Alu|carry_temp[23]~32DUPLICATE } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.207 ns) + CELL(0.053 ns) 5.137 ns Ula32:Alu\|carry_temp\[25\]~33 11 COMB LCCOMB_X17_Y11_N18 4 " "Info: 11: + IC(0.207 ns) + CELL(0.053 ns) = 5.137 ns; Loc. = LCCOMB_X17_Y11_N18; Fanout = 4; COMB Node = 'Ula32:Alu\|carry_temp\[25\]~33'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.260 ns" { Ula32:Alu|carry_temp[23]~32DUPLICATE Ula32:Alu|carry_temp[25]~33 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.346 ns) 5.755 ns Ula32:Alu\|carry_temp\[27\]~34 12 COMB LCCOMB_X17_Y11_N20 5 " "Info: 12: + IC(0.272 ns) + CELL(0.346 ns) = 5.755 ns; Loc. = LCCOMB_X17_Y11_N20; Fanout = 5; COMB Node = 'Ula32:Alu\|carry_temp\[27\]~34'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.618 ns" { Ula32:Alu|carry_temp[25]~33 Ula32:Alu|carry_temp[27]~34 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.221 ns) + CELL(0.053 ns) 6.029 ns Ula32:Alu\|carry_temp\[29\]~35 13 COMB LCCOMB_X17_Y11_N26 4 " "Info: 13: + IC(0.221 ns) + CELL(0.053 ns) = 6.029 ns; Loc. = LCCOMB_X17_Y11_N26; Fanout = 4; COMB Node = 'Ula32:Alu\|carry_temp\[29\]~35'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.274 ns" { Ula32:Alu|carry_temp[27]~34 Ula32:Alu|carry_temp[29]~35 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.492 ns) + CELL(0.053 ns) 6.574 ns Ula32:Alu\|Mux0~1DUPLICATE 14 COMB LCCOMB_X13_Y11_N18 3 " "Info: 14: + IC(0.492 ns) + CELL(0.053 ns) = 6.574 ns; Loc. = LCCOMB_X13_Y11_N18; Fanout = 3; COMB Node = 'Ula32:Alu\|Mux0~1DUPLICATE'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.545 ns" { Ula32:Alu|carry_temp[29]~35 Ula32:Alu|Mux0~1DUPLICATE } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.597 ns) + CELL(1.952 ns) 10.123 ns AluResult\[31\] 15 PIN PIN_F13 0 " "Info: 15: + IC(1.597 ns) + CELL(1.952 ns) = 10.123 ns; Loc. = PIN_F13; Fanout = 0; PIN Node = 'AluResult\[31\]'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "3.549 ns" { Ula32:Alu|Mux0~1DUPLICATE AluResult[31] } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/CPU.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.917 ns ( 38.69 % ) " "Info: Total cell delay = 3.917 ns ( 38.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.206 ns ( 61.31 % ) " "Info: Total interconnect delay = 6.206 ns ( 61.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "10.123 ns" { MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1] Ula32:Alu|Mux62~0 Ula32:Alu|carry_temp[1]~36 Ula32:Alu|carry_temp[2]~65 Ula32:Alu|carry_temp[4]~5 Ula32:Alu|carry_temp[8]~11 Ula32:Alu|carry_temp[12]~17 Ula32:Alu|carry_temp[16]~23 Ula32:Alu|carry_temp[20]~30 Ula32:Alu|carry_temp[23]~32DUPLICATE Ula32:Alu|carry_temp[25]~33 Ula32:Alu|carry_temp[27]~34 Ula32:Alu|carry_temp[29]~35 Ula32:Alu|Mux0~1DUPLICATE AluResult[31] } "NODE_NAME" } } { "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "10.123 ns" { MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1] {} Ula32:Alu|Mux62~0 {} Ula32:Alu|carry_temp[1]~36 {} Ula32:Alu|carry_temp[2]~65 {} Ula32:Alu|carry_temp[4]~5 {} Ula32:Alu|carry_temp[8]~11 {} Ula32:Alu|carry_temp[12]~17 {} Ula32:Alu|carry_temp[16]~23 {} Ula32:Alu|carry_temp[20]~30 {} Ula32:Alu|carry_temp[23]~32DUPLICATE {} Ula32:Alu|carry_temp[25]~33 {} Ula32:Alu|carry_temp[27]~34 {} Ula32:Alu|carry_temp[29]~35 {} Ula32:Alu|Mux0~1DUPLICATE {} AluResult[31] {} } { 0.000ns 0.371ns 0.234ns 0.249ns 0.279ns 0.351ns 0.633ns 0.548ns 0.540ns 0.212ns 0.207ns 0.272ns 0.221ns 0.492ns 1.597ns } { 0.000ns 0.053ns 0.053ns 0.272ns 0.228ns 0.228ns 0.366ns 0.053ns 0.053ns 0.154ns 0.053ns 0.346ns 0.053ns 0.053ns 1.952ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "6.457 ns" { clock Controle:controle|AluSrcB[0] MuxAluSrcB:MuxAluSrcB|Mux32~0 MuxAluSrcB:MuxAluSrcB|Mux32~0clkctrl MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1] } "NODE_NAME" } } { "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "6.457 ns" { clock {} clock~combout {} Controle:controle|AluSrcB[0] {} MuxAluSrcB:MuxAluSrcB|Mux32~0 {} MuxAluSrcB:MuxAluSrcB|Mux32~0clkctrl {} MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1] {} } { 0.000ns 0.000ns 1.025ns 0.752ns 1.948ns 0.888ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.000ns 0.053ns } "" } } { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "10.123 ns" { MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1] Ula32:Alu|Mux62~0 Ula32:Alu|carry_temp[1]~36 Ula32:Alu|carry_temp[2]~65 Ula32:Alu|carry_temp[4]~5 Ula32:Alu|carry_temp[8]~11 Ula32:Alu|carry_temp[12]~17 Ula32:Alu|carry_temp[16]~23 Ula32:Alu|carry_temp[20]~30 Ula32:Alu|carry_temp[23]~32DUPLICATE Ula32:Alu|carry_temp[25]~33 Ula32:Alu|carry_temp[27]~34 Ula32:Alu|carry_temp[29]~35 Ula32:Alu|Mux0~1DUPLICATE AluResult[31] } "NODE_NAME" } } { "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "10.123 ns" { MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1] {} Ula32:Alu|Mux62~0 {} Ula32:Alu|carry_temp[1]~36 {} Ula32:Alu|carry_temp[2]~65 {} Ula32:Alu|carry_temp[4]~5 {} Ula32:Alu|carry_temp[8]~11 {} Ula32:Alu|carry_temp[12]~17 {} Ula32:Alu|carry_temp[16]~23 {} Ula32:Alu|carry_temp[20]~30 {} Ula32:Alu|carry_temp[23]~32DUPLICATE {} Ula32:Alu|carry_temp[25]~33 {} Ula32:Alu|carry_temp[27]~34 {} Ula32:Alu|carry_temp[29]~35 {} Ula32:Alu|Mux0~1DUPLICATE {} AluResult[31] {} } { 0.000ns 0.371ns 0.234ns 0.249ns 0.279ns 0.351ns 0.633ns 0.548ns 0.540ns 0.212ns 0.207ns 0.272ns 0.221ns 0.492ns 1.597ns } { 0.000ns 0.053ns 0.053ns 0.272ns 0.228ns 0.228ns 0.366ns 0.053ns 0.053ns 0.154ns 0.053ns 0.346ns 0.053ns 0.053ns 1.952ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Controle:controle\|RegDst\[2\] reset clock -2.521 ns register " "Info: th for register \"Controle:controle\|RegDst\[2\]\" (data pin = \"reset\", clock pin = \"clock\") is -2.521 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.699 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.699 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 18 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 18; CLK Node = 'clock'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.227 ns) + CELL(0.618 ns) 2.699 ns Controle:controle\|RegDst\[2\] 2 REG LCFF_X11_Y13_N1 6 " "Info: 2: + IC(1.227 ns) + CELL(0.618 ns) = 2.699 ns; Loc. = LCFF_X11_Y13_N1; Fanout = 6; REG Node = 'Controle:controle\|RegDst\[2\]'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "1.845 ns" { clock Controle:controle|RegDst[2] } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Controle.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 54.54 % ) " "Info: Total cell delay = 1.472 ns ( 54.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.227 ns ( 45.46 % ) " "Info: Total interconnect delay = 1.227 ns ( 45.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "2.699 ns" { clock Controle:controle|RegDst[2] } "NODE_NAME" } } { "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "2.699 ns" { clock {} clock~combout {} Controle:controle|RegDst[2] {} } { 0.000ns 0.000ns 1.227ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "Controle.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Controle.v" 119 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.369 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.369 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_M21 44 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 44; PIN Node = 'reset'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/CPU.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.108 ns) + CELL(0.397 ns) 5.369 ns Controle:controle\|RegDst\[2\] 2 REG LCFF_X11_Y13_N1 6 " "Info: 2: + IC(4.108 ns) + CELL(0.397 ns) = 5.369 ns; Loc. = LCFF_X11_Y13_N1; Fanout = 6; REG Node = 'Controle:controle\|RegDst\[2\]'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "4.505 ns" { reset Controle:controle|RegDst[2] } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Controle.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.261 ns ( 23.49 % ) " "Info: Total cell delay = 1.261 ns ( 23.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.108 ns ( 76.51 % ) " "Info: Total interconnect delay = 4.108 ns ( 76.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "5.369 ns" { reset Controle:controle|RegDst[2] } "NODE_NAME" } } { "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "5.369 ns" { reset {} reset~combout {} Controle:controle|RegDst[2] {} } { 0.000ns 0.000ns 4.108ns } { 0.000ns 0.864ns 0.397ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "2.699 ns" { clock Controle:controle|RegDst[2] } "NODE_NAME" } } { "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "2.699 ns" { clock {} clock~combout {} Controle:controle|RegDst[2] {} } { 0.000ns 0.000ns 1.227ns } { 0.000ns 0.854ns 0.618ns } "" } } { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "5.369 ns" { reset Controle:controle|RegDst[2] } "NODE_NAME" } } { "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "5.369 ns" { reset {} reset~combout {} Controle:controle|RegDst[2] {} } { 0.000ns 0.000ns 4.108ns } { 0.000ns 0.864ns 0.397ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 145 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 145 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 16 16:56:24 2019 " "Info: Processing ended: Wed Oct 16 16:56:24 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
