// Seed: 1574964703
module module_0;
  logic id_1 = id_1, id_2;
endmodule
module module_1 #(
    parameter id_0  = 32'd24,
    parameter id_10 = 32'd95
) (
    output supply1 _id_0,
    input wor id_1,
    input wand id_2,
    output wor id_3,
    output wor id_4,
    input uwire id_5,
    input supply1 id_6,
    input supply1 id_7,
    input tri0 id_8,
    input wor id_9,
    output tri0 _id_10,
    output wire id_11,
    output wire id_12
);
  wire id_14;
  ;
  wire id_15;
  logic [!  id_10 : id_0  ==  1] id_16;
  module_0 modCall_1 ();
endmodule
