#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002ac7f58d2f0 .scope module, "testbench" "testbench" 2 28;
 .timescale -9 -12;
v000002ac7f6277a0_0 .net "Data1", 31 0, L_000002ac7f5db5b0;  1 drivers
v000002ac7f626a80_0 .net "Data2", 31 0, L_000002ac7f5daf90;  1 drivers
v000002ac7f626c60_0 .var "Read1", 4 0;
v000002ac7f626bc0_0 .var "Read2", 4 0;
v000002ac7f6272a0_0 .var "RegWrite", 0 0;
v000002ac7f6269e0_0 .var "WriteData", 31 0;
v000002ac7f626e40_0 .var "WriteReg", 4 0;
v000002ac7f626ee0_0 .var "clock", 0 0;
S_000002ac7f58d480 .scope module, "uut" "registerfile" 2 36, 2 1 0, S_000002ac7f58d2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read1";
    .port_info 1 /INPUT 5 "Read2";
    .port_info 2 /INPUT 5 "WriteReg";
    .port_info 3 /INPUT 32 "WriteData";
    .port_info 4 /INPUT 1 "RegWrite";
    .port_info 5 /OUTPUT 32 "Data1";
    .port_info 6 /OUTPUT 32 "Data2";
    .port_info 7 /INPUT 1 "clock";
P_000002ac7f5c4e10 .param/l "W" 0 2 2, +C4<00000000000000000000000000100000>;
L_000002ac7f5db5b0 .functor BUFZ 32, L_000002ac7f626f80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002ac7f5daf90 .functor BUFZ 32, L_000002ac7f627660, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002ac7f586e30_0 .net "Data1", 31 0, L_000002ac7f5db5b0;  alias, 1 drivers
v000002ac7f586910_0 .net "Data2", 31 0, L_000002ac7f5daf90;  alias, 1 drivers
v000002ac7f586aa0_0 .net "Read1", 4 0, v000002ac7f626c60_0;  1 drivers
v000002ac7f58bea0_0 .net "Read2", 4 0, v000002ac7f626bc0_0;  1 drivers
v000002ac7f58bf40_0 .net "RegWrite", 0 0, v000002ac7f6272a0_0;  1 drivers
v000002ac7f58d610_0 .net "WriteData", 31 0, v000002ac7f6269e0_0;  1 drivers
v000002ac7f58d6b0_0 .net "WriteReg", 4 0, v000002ac7f626e40_0;  1 drivers
v000002ac7f5d40c0_0 .net *"_ivl_0", 31 0, L_000002ac7f626f80;  1 drivers
v000002ac7f5d4160_0 .net *"_ivl_10", 6 0, L_000002ac7f6270c0;  1 drivers
L_000002ac7f6288c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002ac7f5d4200_0 .net *"_ivl_13", 1 0, L_000002ac7f6288c0;  1 drivers
v000002ac7f5d42a0_0 .net *"_ivl_2", 6 0, L_000002ac7f627020;  1 drivers
L_000002ac7f628878 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002ac7f5d4340_0 .net *"_ivl_5", 1 0, L_000002ac7f628878;  1 drivers
v000002ac7f626da0_0 .net *"_ivl_8", 31 0, L_000002ac7f627660;  1 drivers
v000002ac7f627700_0 .net "clock", 0 0, v000002ac7f626ee0_0;  1 drivers
v000002ac7f6275c0 .array "regfile", 0 31, 31 0;
E_000002ac7f5c4810 .event posedge, v000002ac7f627700_0;
L_000002ac7f626f80 .array/port v000002ac7f6275c0, L_000002ac7f627020;
L_000002ac7f627020 .concat [ 5 2 0 0], v000002ac7f626c60_0, L_000002ac7f628878;
L_000002ac7f627660 .array/port v000002ac7f6275c0, L_000002ac7f6270c0;
L_000002ac7f6270c0 .concat [ 5 2 0 0], v000002ac7f626bc0_0, L_000002ac7f6288c0;
    .scope S_000002ac7f58d480;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002ac7f6275c0, 4, 0;
    %end;
    .thread T_0;
    .scope S_000002ac7f58d480;
T_1 ;
    %wait E_000002ac7f5c4810;
    %load/vec4 v000002ac7f58bf40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.2, 9;
    %load/vec4 v000002ac7f58d6b0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000002ac7f58d610_0;
    %load/vec4 v000002ac7f58d6b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000002ac7f6275c0, 4, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002ac7f58d2f0;
T_2 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002ac7f626c60_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002ac7f626bc0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002ac7f626e40_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002ac7f6269e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ac7f6272a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ac7f626ee0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000002ac7f626e40_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v000002ac7f6269e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ac7f6272a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ac7f626ee0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ac7f626ee0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ac7f6272a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000002ac7f626c60_0, 0, 5;
    %delay 10000, 0;
    %vpi_call 2 60 "$display", "Data1: %h", v000002ac7f6277a0_0 {0 0 0};
    %delay 100000, 0;
    %vpi_call 2 63 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_000002ac7f58d2f0;
T_3 ;
    %delay 5000, 0;
    %load/vec4 v000002ac7f626ee0_0;
    %inv;
    %store/vec4 v000002ac7f626ee0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "registerfile.v";
