--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml topmod.twx topmod.ncd -o topmod.twr topmod.pcf -ucf
spartan6_board.ucf

Design file:              topmod.ncd
Physical constraint file: topmod.pcf
Device,package,speed:     xc6slx25,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TSclk100 = PERIOD TIMEGRP "PRDclk100" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 251775 paths analyzed, 6229 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.772ns.
--------------------------------------------------------------------------------

Paths for end point u1/Mram_main_ram5 (RAMB16_X1Y8.WEA2), 65 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1/serv_rf_top/cpu/ctrl/o_ibus_adr_19 (FF)
  Destination:          u1/Mram_main_ram5 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      10.811ns (Levels of Logic = 5)
  Clock Path Skew:      0.074ns (0.518 - 0.444)
  Source Clock:         u1/clk100_BUFG rising at 0.000ns
  Destination Clock:    u1/clk100_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u1/serv_rf_top/cpu/ctrl/o_ibus_adr_19 to u1/Mram_main_ram5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y38.DQ      Tcko                  0.476   u1/serv_rf_top/cpu/ctrl/o_ibus_adr<19>
                                                       u1/serv_rf_top/cpu/ctrl/o_ibus_adr_19
    SLICE_X27Y38.A1      net (fanout=2)        1.528   u1/serv_rf_top/cpu/ctrl/o_ibus_adr<19>
    SLICE_X27Y38.A       Tilo                  0.259   u1/serv_rf_top/cpu/ctrl/o_ibus_adr<27>
                                                       u1/builder_slave_sel<1><29>14
    SLICE_X32Y38.D5      net (fanout=1)        0.995   u1/builder_slave_sel<1><29>14
    SLICE_X32Y38.D       Tilo                  0.235   u1/mem_adr0<3>
                                                       u1/builder_slave_sel<1><29>15
    SLICE_X26Y40.C4      net (fanout=19)       1.058   u1/builder_slave_sel<1><29>1
    SLICE_X26Y40.C       Tilo                  0.255   u1/builder_slave_sel_r<3>
                                                       u1/builder_slave_sel<2><29>
    SLICE_X13Y35.A3      net (fanout=5)        1.642   u1/builder_slave_sel<2>
    SLICE_X13Y35.A       Tilo                  0.259   u1/write_ctrl54
                                                       u1/main_basesoc_we<2>1
    SLICE_X5Y31.C1       net (fanout=8)        1.610   u1/main_basesoc_we<2>
    SLICE_X5Y31.CMUX     Tilo                  0.337   u1/write_ctrl38
                                                       u1/write_ctrl34
    RAMB16_X1Y8.WEA2     net (fanout=1)        1.827   u1/write_ctrl34
    RAMB16_X1Y8.CLKA     Trcck_WEA             0.330   u1/Mram_main_ram5
                                                       u1/Mram_main_ram5
    -------------------------------------------------  ---------------------------
    Total                                     10.811ns (2.151ns logic, 8.660ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1/serv_rf_top/cpu/bufreg/data_18 (FF)
  Destination:          u1/Mram_main_ram5 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      10.720ns (Levels of Logic = 5)
  Clock Path Skew:      0.074ns (0.518 - 0.444)
  Source Clock:         u1/clk100_BUFG rising at 0.000ns
  Destination Clock:    u1/clk100_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u1/serv_rf_top/cpu/bufreg/data_18 to u1/Mram_main_ram5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y38.AQ      Tcko                  0.430   u1/serv_rf_top/cpu/bufreg/data<21>
                                                       u1/serv_rf_top/cpu/bufreg/data_18
    SLICE_X28Y38.B1      net (fanout=2)        1.730   u1/serv_rf_top/cpu/bufreg/data<18>
    SLICE_X28Y38.B       Tilo                  0.235   u1/serv_rf_top/cpu/ctrl/o_ibus_adr<19>
                                                       u1/builder_slave_sel<1><29>12
    SLICE_X32Y38.D6      net (fanout=1)        0.772   u1/builder_slave_sel<1><29>12
    SLICE_X32Y38.D       Tilo                  0.235   u1/mem_adr0<3>
                                                       u1/builder_slave_sel<1><29>15
    SLICE_X26Y40.C4      net (fanout=19)       1.058   u1/builder_slave_sel<1><29>1
    SLICE_X26Y40.C       Tilo                  0.255   u1/builder_slave_sel_r<3>
                                                       u1/builder_slave_sel<2><29>
    SLICE_X13Y35.A3      net (fanout=5)        1.642   u1/builder_slave_sel<2>
    SLICE_X13Y35.A       Tilo                  0.259   u1/write_ctrl54
                                                       u1/main_basesoc_we<2>1
    SLICE_X5Y31.C1       net (fanout=8)        1.610   u1/main_basesoc_we<2>
    SLICE_X5Y31.CMUX     Tilo                  0.337   u1/write_ctrl38
                                                       u1/write_ctrl34
    RAMB16_X1Y8.WEA2     net (fanout=1)        1.827   u1/write_ctrl34
    RAMB16_X1Y8.CLKA     Trcck_WEA             0.330   u1/Mram_main_ram5
                                                       u1/Mram_main_ram5
    -------------------------------------------------  ---------------------------
    Total                                     10.720ns (2.081ns logic, 8.639ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1/serv_rf_top/cpu/ctrl/o_ibus_adr_29 (FF)
  Destination:          u1/Mram_main_ram5 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      10.683ns (Levels of Logic = 5)
  Clock Path Skew:      0.056ns (0.518 - 0.462)
  Source Clock:         u1/clk100_BUFG rising at 0.000ns
  Destination Clock:    u1/clk100_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u1/serv_rf_top/cpu/ctrl/o_ibus_adr_29 to u1/Mram_main_ram5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y41.BQ      Tcko                  0.525   u1/serv_rf_top/cpu/ctrl/o_ibus_adr<30>
                                                       u1/serv_rf_top/cpu/ctrl/o_ibus_adr_29
    SLICE_X28Y38.A3      net (fanout=2)        1.106   u1/serv_rf_top/cpu/ctrl/o_ibus_adr<29>
    SLICE_X28Y38.A       Tilo                  0.235   u1/serv_rf_top/cpu/ctrl/o_ibus_adr<19>
                                                       u1/builder_slave_sel<1><29>13
    SLICE_X32Y38.D1      net (fanout=1)        1.264   u1/builder_slave_sel<1><29>13
    SLICE_X32Y38.D       Tilo                  0.235   u1/mem_adr0<3>
                                                       u1/builder_slave_sel<1><29>15
    SLICE_X26Y40.C4      net (fanout=19)       1.058   u1/builder_slave_sel<1><29>1
    SLICE_X26Y40.C       Tilo                  0.255   u1/builder_slave_sel_r<3>
                                                       u1/builder_slave_sel<2><29>
    SLICE_X13Y35.A3      net (fanout=5)        1.642   u1/builder_slave_sel<2>
    SLICE_X13Y35.A       Tilo                  0.259   u1/write_ctrl54
                                                       u1/main_basesoc_we<2>1
    SLICE_X5Y31.C1       net (fanout=8)        1.610   u1/main_basesoc_we<2>
    SLICE_X5Y31.CMUX     Tilo                  0.337   u1/write_ctrl38
                                                       u1/write_ctrl34
    RAMB16_X1Y8.WEA2     net (fanout=1)        1.827   u1/write_ctrl34
    RAMB16_X1Y8.CLKA     Trcck_WEA             0.330   u1/Mram_main_ram5
                                                       u1/Mram_main_ram5
    -------------------------------------------------  ---------------------------
    Total                                     10.683ns (2.176ns logic, 8.507ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------

Paths for end point u1/builder_csr_bankarray_interface3_bank_bus_dat_r_11 (SLICE_X50Y39.C4), 270 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1/FDPE_1 (FF)
  Destination:          u1/builder_csr_bankarray_interface3_bank_bus_dat_r_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.694ns (Levels of Logic = 5)
  Clock Path Skew:      0.017ns (0.514 - 0.497)
  Source Clock:         u1/clk100_BUFG rising at 0.000ns
  Destination Clock:    u1/clk100_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u1/FDPE_1 to u1/builder_csr_bankarray_interface3_bank_bus_dat_r_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y0.AQ       Tcko                  0.525   u1/sys_rst
                                                       u1/FDPE_1
    SLICE_X24Y36.B5      net (fanout=167)      3.913   u1/sys_rst
    SLICE_X24Y36.B       Tilo                  0.235   u1/main_basesoc_ibus_cyc
                                                       u1/serv_rf_top/cpu/state/o_ibus_cyc1
    SLICE_X33Y40.A1      net (fanout=13)       1.509   u1/main_basesoc_ibus_cyc
    SLICE_X33Y40.A       Tilo                  0.259   u1/mem_adr0<5>
                                                       u1/Mmux_builder_interface1_adr91
    SLICE_X35Y37.D3      net (fanout=9)        0.920   u1/builder_interface1_adr<4>
    SLICE_X35Y37.D       Tilo                  0.259   u1/builder_csr_bankarray_sel_r
                                                       u1/_n2937<8>_1
    SLICE_X43Y42.B3      net (fanout=3)        1.140   u1/_n2937<8>
    SLICE_X43Y42.B       Tilo                  0.259   u1/builder_csr_bankarray_interface3_bank_bus_dat_r<19>
                                                       u1/Mmux_builder_csr_bankarray_interface3_bank_bus_adr[8]_builder_csr_bankarray_csrbank3_load0_w[31]_select_511_OUT9_SW0
    SLICE_X50Y39.C4      net (fanout=31)       1.336   N78
    SLICE_X50Y39.CLK     Tas                   0.339   u1/builder_csr_bankarray_interface3_bank_bus_dat_r<12>
                                                       u1/Mmux_builder_csr_bankarray_interface3_bank_bus_adr[8]_builder_csr_bankarray_csrbank3_load0_w[31]_select_511_OUT3
                                                       u1/builder_csr_bankarray_interface3_bank_bus_dat_r_11
    -------------------------------------------------  ---------------------------
    Total                                     10.694ns (1.876ns logic, 8.818ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.526ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1/FDPE_1 (FF)
  Destination:          u1/builder_csr_bankarray_interface3_bank_bus_dat_r_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.456ns (Levels of Logic = 4)
  Clock Path Skew:      0.017ns (0.514 - 0.497)
  Source Clock:         u1/clk100_BUFG rising at 0.000ns
  Destination Clock:    u1/clk100_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u1/FDPE_1 to u1/builder_csr_bankarray_interface3_bank_bus_dat_r_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y0.AQ       Tcko                  0.525   u1/sys_rst
                                                       u1/FDPE_1
    SLICE_X35Y44.A2      net (fanout=167)      4.860   u1/sys_rst
    SLICE_X35Y44.A       Tilo                  0.259   N256
                                                       u1/builder_interface0_cyc_builder_interface0_stb_AND_93_o1
    SLICE_X35Y37.D1      net (fanout=14)       1.479   u1/builder_interface0_cyc_builder_interface0_stb_AND_93_o
    SLICE_X35Y37.D       Tilo                  0.259   u1/builder_csr_bankarray_sel_r
                                                       u1/_n2937<8>_1
    SLICE_X43Y42.B3      net (fanout=3)        1.140   u1/_n2937<8>
    SLICE_X43Y42.B       Tilo                  0.259   u1/builder_csr_bankarray_interface3_bank_bus_dat_r<19>
                                                       u1/Mmux_builder_csr_bankarray_interface3_bank_bus_adr[8]_builder_csr_bankarray_csrbank3_load0_w[31]_select_511_OUT9_SW0
    SLICE_X50Y39.C4      net (fanout=31)       1.336   N78
    SLICE_X50Y39.CLK     Tas                   0.339   u1/builder_csr_bankarray_interface3_bank_bus_dat_r<12>
                                                       u1/Mmux_builder_csr_bankarray_interface3_bank_bus_adr[8]_builder_csr_bankarray_csrbank3_load0_w[31]_select_511_OUT3
                                                       u1/builder_csr_bankarray_interface3_bank_bus_dat_r_11
    -------------------------------------------------  ---------------------------
    Total                                     10.456ns (1.641ns logic, 8.815ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.788ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1/FDPE_1 (FF)
  Destination:          u1/builder_csr_bankarray_interface3_bank_bus_dat_r_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.194ns (Levels of Logic = 5)
  Clock Path Skew:      0.017ns (0.514 - 0.497)
  Source Clock:         u1/clk100_BUFG rising at 0.000ns
  Destination Clock:    u1/clk100_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u1/FDPE_1 to u1/builder_csr_bankarray_interface3_bank_bus_dat_r_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y0.AQ       Tcko                  0.525   u1/sys_rst
                                                       u1/FDPE_1
    SLICE_X24Y36.B5      net (fanout=167)      3.913   u1/sys_rst
    SLICE_X24Y36.B       Tilo                  0.235   u1/main_basesoc_ibus_cyc
                                                       u1/serv_rf_top/cpu/state/o_ibus_cyc1
    SLICE_X33Y40.B6      net (fanout=13)       1.113   u1/main_basesoc_ibus_cyc
    SLICE_X33Y40.B       Tilo                  0.259   u1/mem_adr0<5>
                                                       u1/Mmux_builder_interface1_adr101
    SLICE_X35Y37.D4      net (fanout=9)        0.816   u1/builder_interface1_adr<5>
    SLICE_X35Y37.D       Tilo                  0.259   u1/builder_csr_bankarray_sel_r
                                                       u1/_n2937<8>_1
    SLICE_X43Y42.B3      net (fanout=3)        1.140   u1/_n2937<8>
    SLICE_X43Y42.B       Tilo                  0.259   u1/builder_csr_bankarray_interface3_bank_bus_dat_r<19>
                                                       u1/Mmux_builder_csr_bankarray_interface3_bank_bus_adr[8]_builder_csr_bankarray_csrbank3_load0_w[31]_select_511_OUT9_SW0
    SLICE_X50Y39.C4      net (fanout=31)       1.336   N78
    SLICE_X50Y39.CLK     Tas                   0.339   u1/builder_csr_bankarray_interface3_bank_bus_dat_r<12>
                                                       u1/Mmux_builder_csr_bankarray_interface3_bank_bus_adr[8]_builder_csr_bankarray_csrbank3_load0_w[31]_select_511_OUT3
                                                       u1/builder_csr_bankarray_interface3_bank_bus_dat_r_11
    -------------------------------------------------  ---------------------------
    Total                                     10.194ns (1.876ns logic, 8.318ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------

Paths for end point u1/builder_csr_bankarray_interface3_bank_bus_dat_r_12 (SLICE_X50Y39.D4), 270 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1/FDPE_1 (FF)
  Destination:          u1/builder_csr_bankarray_interface3_bank_bus_dat_r_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.673ns (Levels of Logic = 5)
  Clock Path Skew:      0.017ns (0.514 - 0.497)
  Source Clock:         u1/clk100_BUFG rising at 0.000ns
  Destination Clock:    u1/clk100_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u1/FDPE_1 to u1/builder_csr_bankarray_interface3_bank_bus_dat_r_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y0.AQ       Tcko                  0.525   u1/sys_rst
                                                       u1/FDPE_1
    SLICE_X24Y36.B5      net (fanout=167)      3.913   u1/sys_rst
    SLICE_X24Y36.B       Tilo                  0.235   u1/main_basesoc_ibus_cyc
                                                       u1/serv_rf_top/cpu/state/o_ibus_cyc1
    SLICE_X33Y40.A1      net (fanout=13)       1.509   u1/main_basesoc_ibus_cyc
    SLICE_X33Y40.A       Tilo                  0.259   u1/mem_adr0<5>
                                                       u1/Mmux_builder_interface1_adr91
    SLICE_X35Y37.D3      net (fanout=9)        0.920   u1/builder_interface1_adr<4>
    SLICE_X35Y37.D       Tilo                  0.259   u1/builder_csr_bankarray_sel_r
                                                       u1/_n2937<8>_1
    SLICE_X43Y42.B3      net (fanout=3)        1.140   u1/_n2937<8>
    SLICE_X43Y42.B       Tilo                  0.259   u1/builder_csr_bankarray_interface3_bank_bus_dat_r<19>
                                                       u1/Mmux_builder_csr_bankarray_interface3_bank_bus_adr[8]_builder_csr_bankarray_csrbank3_load0_w[31]_select_511_OUT9_SW0
    SLICE_X50Y39.D4      net (fanout=31)       1.315   N78
    SLICE_X50Y39.CLK     Tas                   0.339   u1/builder_csr_bankarray_interface3_bank_bus_dat_r<12>
                                                       u1/Mmux_builder_csr_bankarray_interface3_bank_bus_adr[8]_builder_csr_bankarray_csrbank3_load0_w[31]_select_511_OUT4
                                                       u1/builder_csr_bankarray_interface3_bank_bus_dat_r_12
    -------------------------------------------------  ---------------------------
    Total                                     10.673ns (1.876ns logic, 8.797ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.547ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1/FDPE_1 (FF)
  Destination:          u1/builder_csr_bankarray_interface3_bank_bus_dat_r_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.435ns (Levels of Logic = 4)
  Clock Path Skew:      0.017ns (0.514 - 0.497)
  Source Clock:         u1/clk100_BUFG rising at 0.000ns
  Destination Clock:    u1/clk100_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u1/FDPE_1 to u1/builder_csr_bankarray_interface3_bank_bus_dat_r_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y0.AQ       Tcko                  0.525   u1/sys_rst
                                                       u1/FDPE_1
    SLICE_X35Y44.A2      net (fanout=167)      4.860   u1/sys_rst
    SLICE_X35Y44.A       Tilo                  0.259   N256
                                                       u1/builder_interface0_cyc_builder_interface0_stb_AND_93_o1
    SLICE_X35Y37.D1      net (fanout=14)       1.479   u1/builder_interface0_cyc_builder_interface0_stb_AND_93_o
    SLICE_X35Y37.D       Tilo                  0.259   u1/builder_csr_bankarray_sel_r
                                                       u1/_n2937<8>_1
    SLICE_X43Y42.B3      net (fanout=3)        1.140   u1/_n2937<8>
    SLICE_X43Y42.B       Tilo                  0.259   u1/builder_csr_bankarray_interface3_bank_bus_dat_r<19>
                                                       u1/Mmux_builder_csr_bankarray_interface3_bank_bus_adr[8]_builder_csr_bankarray_csrbank3_load0_w[31]_select_511_OUT9_SW0
    SLICE_X50Y39.D4      net (fanout=31)       1.315   N78
    SLICE_X50Y39.CLK     Tas                   0.339   u1/builder_csr_bankarray_interface3_bank_bus_dat_r<12>
                                                       u1/Mmux_builder_csr_bankarray_interface3_bank_bus_adr[8]_builder_csr_bankarray_csrbank3_load0_w[31]_select_511_OUT4
                                                       u1/builder_csr_bankarray_interface3_bank_bus_dat_r_12
    -------------------------------------------------  ---------------------------
    Total                                     10.435ns (1.641ns logic, 8.794ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u1/FDPE_1 (FF)
  Destination:          u1/builder_csr_bankarray_interface3_bank_bus_dat_r_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.173ns (Levels of Logic = 5)
  Clock Path Skew:      0.017ns (0.514 - 0.497)
  Source Clock:         u1/clk100_BUFG rising at 0.000ns
  Destination Clock:    u1/clk100_BUFG rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u1/FDPE_1 to u1/builder_csr_bankarray_interface3_bank_bus_dat_r_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y0.AQ       Tcko                  0.525   u1/sys_rst
                                                       u1/FDPE_1
    SLICE_X24Y36.B5      net (fanout=167)      3.913   u1/sys_rst
    SLICE_X24Y36.B       Tilo                  0.235   u1/main_basesoc_ibus_cyc
                                                       u1/serv_rf_top/cpu/state/o_ibus_cyc1
    SLICE_X33Y40.B6      net (fanout=13)       1.113   u1/main_basesoc_ibus_cyc
    SLICE_X33Y40.B       Tilo                  0.259   u1/mem_adr0<5>
                                                       u1/Mmux_builder_interface1_adr101
    SLICE_X35Y37.D4      net (fanout=9)        0.816   u1/builder_interface1_adr<5>
    SLICE_X35Y37.D       Tilo                  0.259   u1/builder_csr_bankarray_sel_r
                                                       u1/_n2937<8>_1
    SLICE_X43Y42.B3      net (fanout=3)        1.140   u1/_n2937<8>
    SLICE_X43Y42.B       Tilo                  0.259   u1/builder_csr_bankarray_interface3_bank_bus_dat_r<19>
                                                       u1/Mmux_builder_csr_bankarray_interface3_bank_bus_adr[8]_builder_csr_bankarray_csrbank3_load0_w[31]_select_511_OUT9_SW0
    SLICE_X50Y39.D4      net (fanout=31)       1.315   N78
    SLICE_X50Y39.CLK     Tas                   0.339   u1/builder_csr_bankarray_interface3_bank_bus_dat_r<12>
                                                       u1/Mmux_builder_csr_bankarray_interface3_bank_bus_adr[8]_builder_csr_bankarray_csrbank3_load0_w[31]_select_511_OUT4
                                                       u1/builder_csr_bankarray_interface3_bank_bus_dat_r_12
    -------------------------------------------------  ---------------------------
    Total                                     10.173ns (1.876ns logic, 8.297ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------

Hold Paths: TSclk100 = PERIOD TIMEGRP "PRDclk100" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u1/Mram_storage21/DP (SLICE_X38Y47.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.333ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1/main_basesoc_uart_tx_fifo_produce_3 (FF)
  Destination:          u1/Mram_storage21/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.335ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.054 - 0.052)
  Source Clock:         u1/clk100_BUFG rising at 20.000ns
  Destination Clock:    u1/clk100_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u1/main_basesoc_uart_tx_fifo_produce_3 to u1/Mram_storage21/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y47.CQ      Tcko                  0.198   u1/main_basesoc_uart_tx_fifo_produce<3>
                                                       u1/main_basesoc_uart_tx_fifo_produce_3
    SLICE_X38Y47.D6      net (fanout=5)        0.126   u1/main_basesoc_uart_tx_fifo_produce<3>
    SLICE_X38Y47.CLK     Tah         (-Th)    -0.011   u1/storage_dat1<7>
                                                       u1/Mram_storage21/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.335ns (0.209ns logic, 0.126ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------

Paths for end point u1/Mram_storage22/DP (SLICE_X38Y47.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.333ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1/main_basesoc_uart_tx_fifo_produce_3 (FF)
  Destination:          u1/Mram_storage22/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.335ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.054 - 0.052)
  Source Clock:         u1/clk100_BUFG rising at 20.000ns
  Destination Clock:    u1/clk100_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u1/main_basesoc_uart_tx_fifo_produce_3 to u1/Mram_storage22/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y47.CQ      Tcko                  0.198   u1/main_basesoc_uart_tx_fifo_produce<3>
                                                       u1/main_basesoc_uart_tx_fifo_produce_3
    SLICE_X38Y47.D6      net (fanout=5)        0.126   u1/main_basesoc_uart_tx_fifo_produce<3>
    SLICE_X38Y47.CLK     Tah         (-Th)    -0.011   u1/storage_dat1<7>
                                                       u1/Mram_storage22/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.335ns (0.209ns logic, 0.126ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------

Paths for end point u1/Mram_storage21/SP (SLICE_X38Y47.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.333ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1/main_basesoc_uart_tx_fifo_produce_3 (FF)
  Destination:          u1/Mram_storage21/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.335ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.054 - 0.052)
  Source Clock:         u1/clk100_BUFG rising at 20.000ns
  Destination Clock:    u1/clk100_BUFG rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u1/main_basesoc_uart_tx_fifo_produce_3 to u1/Mram_storage21/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y47.CQ      Tcko                  0.198   u1/main_basesoc_uart_tx_fifo_produce<3>
                                                       u1/main_basesoc_uart_tx_fifo_produce_3
    SLICE_X38Y47.D6      net (fanout=5)        0.126   u1/main_basesoc_uart_tx_fifo_produce<3>
    SLICE_X38Y47.CLK     Tah         (-Th)    -0.011   u1/storage_dat1<7>
                                                       u1/Mram_storage21/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.335ns (0.209ns logic, 0.126ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TSclk100 = PERIOD TIMEGRP "PRDclk100" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: u1/serv_rf_top/rf_ram/Mram_memory/CLKAWRCLK
  Logical resource: u1/serv_rf_top/rf_ram/Mram_memory/CLKAWRCLK
  Location pin: RAMB8_X1Y5.CLKAWRCLK
  Clock network: u1/clk100_BUFG
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: u1/serv_rf_top/rf_ram/Mram_memory/CLKBRDCLK
  Logical resource: u1/serv_rf_top/rf_ram/Mram_memory/CLKBRDCLK
  Location pin: RAMB8_X1Y5.CLKBRDCLK
  Clock network: u1/clk100_BUFG
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: u1_Mram_rom10/CLKA
  Logical resource: u1_Mram_rom10/CLKA
  Location pin: RAMB16_X2Y34.CLKA
  Clock network: u1/clk100_BUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |   10.772|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 251775 paths, 0 nets, and 8729 connections

Design statistics:
   Minimum period:  10.772ns{1}   (Maximum frequency:  92.833MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jan  8 15:15:06 2026 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 438 MB



