#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Jan 20 15:57:41 2019
# Process ID: 6968
# Current directory: F:/1 - Universidad/4 - Cuarto curso/Sistemas Electronicos Digitales/Ascensor_VHDL/Proyecto
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9812 F:\1 - Universidad\4 - Cuarto curso\Sistemas Electronicos Digitales\Ascensor_VHDL\Proyecto\Proyecto.xpr
# Log file: F:/1 - Universidad/4 - Cuarto curso/Sistemas Electronicos Digitales/Ascensor_VHDL/Proyecto/vivado.log
# Journal file: F:/1 - Universidad/4 - Cuarto curso/Sistemas Electronicos Digitales/Ascensor_VHDL/Proyecto\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {F:/1 - Universidad/4 - Cuarto curso/Sistemas Electronicos Digitales/Ascensor_VHDL/Proyecto/Proyecto.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'F:/1 - Universidad/4 - Cuarto curso/Sistemas Electronicos Digitales/Ascensor_VHDL/Proyecto'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 746.203 ; gain = 94.164
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/1 - Universidad/4 - Cuarto curso/Sistemas Electronicos Digitales/Ascensor_VHDL/Proyecto/Proyecto.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/1 - Universidad/4 - Cuarto curso/Sistemas Electronicos Digitales/Ascensor_VHDL/Proyecto/Proyecto.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/1 - Universidad/4 - Cuarto curso/Sistemas Electronicos Digitales/Ascensor_VHDL/Proyecto/Proyecto.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto fd0df24615c943a49e3b5f5d9e56ed40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal boton [F:/1 - Universidad/4 - Cuarto curso/Sistemas Electronicos Digitales/Ascensor_VHDL/Proyecto/Proyecto.srcs/sources_1/new/top.vhd:28]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/1 - Universidad/4 - Cuarto curso/Sistemas Electronicos Digitales/Ascensor_VHDL/Proyecto/Proyecto.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 774.809 ; gain = 15.789
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/1 - Universidad/4 - Cuarto curso/Sistemas Electronicos Digitales/Ascensor_VHDL/Proyecto/Proyecto.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/1 - Universidad/4 - Cuarto curso/Sistemas Electronicos Digitales/Ascensor_VHDL/Proyecto/Proyecto.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/1 - Universidad/4 - Cuarto curso/Sistemas Electronicos Digitales/Ascensor_VHDL/Proyecto/Proyecto.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto fd0df24615c943a49e3b5f5d9e56ed40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal boton [F:/1 - Universidad/4 - Cuarto curso/Sistemas Electronicos Digitales/Ascensor_VHDL/Proyecto/Proyecto.srcs/sources_1/new/top.vhd:28]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/1 - Universidad/4 - Cuarto curso/Sistemas Electronicos Digitales/Ascensor_VHDL/Proyecto/Proyecto.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 795.164 ; gain = 0.000
save_wave_config {F:/1 - Universidad/4 - Cuarto curso/Sistemas Electronicos Digitales/Ascensor_VHDL/Proyecto/Simulaciones/top_tb_behav_1.wcfg}
add_files -fileset sim_1 -norecurse {{F:/1 - Universidad/4 - Cuarto curso/Sistemas Electronicos Digitales/Ascensor_VHDL/Proyecto/Simulaciones/top_tb_behav_1.wcfg}}
set_property xsim.view {{F:/1 - Universidad/4 - Cuarto curso/Sistemas Electronicos Digitales/Ascensor_VHDL/Proyecto/Simulaciones/top_tb_behav_1.wcfg}} [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/1 - Universidad/4 - Cuarto curso/Sistemas Electronicos Digitales/Ascensor_VHDL/Proyecto/Proyecto.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/1 - Universidad/4 - Cuarto curso/Sistemas Electronicos Digitales/Ascensor_VHDL/Proyecto/Proyecto.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/1 - Universidad/4 - Cuarto curso/Sistemas Electronicos Digitales/Ascensor_VHDL/Proyecto/Proyecto.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top
INFO: [VRFC 10-163] Analyzing VHDL file "F:/1 - Universidad/4 - Cuarto curso/Sistemas Electronicos Digitales/Ascensor_VHDL/Proyecto/Proyecto.srcs/sim_1/new/top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/1 - Universidad/4 - Cuarto curso/Sistemas Electronicos Digitales/Ascensor_VHDL/Proyecto/Proyecto.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto fd0df24615c943a49e3b5f5d9e56ed40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1625] value in initialization depends on signal boton [F:/1 - Universidad/4 - Cuarto curso/Sistemas Electronicos Digitales/Ascensor_VHDL/Proyecto/Proyecto.srcs/sources_1/new/top.vhd:28]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture dataflow of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture behavioral of entity xil_defaultlib.top_tb
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/1 - Universidad/4 - Cuarto curso/Sistemas Electronicos Digitales/Ascensor_VHDL/Proyecto/Proyecto.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -view {{F:/1 - Universidad/4 - Cuarto curso/Sistemas Electronicos Digitales/Ascensor_VHDL/Proyecto/Simulaciones/top_tb_behav_1.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {F:/1 - Universidad/4 - Cuarto curso/Sistemas Electronicos Digitales/Ascensor_VHDL/Proyecto/Simulaciones/top_tb_behav_1.wcfg}
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 809.805 ; gain = 2.496
save_wave_config {F:/1 - Universidad/4 - Cuarto curso/Sistemas Electronicos Digitales/Ascensor_VHDL/Proyecto/Simulaciones/top_tb_behav_1.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jan 20 17:10:19 2019...
