// PTX kernel code for the CUDA upchannelizer
// This file has been generated automatically by `upchan.jl`.
// Do not modify this file, your changes will be lost.

// PTX CompilerJob of MethodInstance for upchan(::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Int32, 1}) for sm_86, minthreads=128, blocks_per_sm=8

//
// Generated by LLVM NVPTX Back-End
//

.version 8.2
.target sm_86
.address_size 64

	// .globl	_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE // -- Begin function _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.func gpu_report_exception
(
	.param .b64 gpu_report_exception_param_0
)
.noreturn
{
	trap;
}
.func gpu_signal_exception
(
	.param .align 8 .b8 gpu_signal_exception_param_0[16]
)
.noreturn
{
	trap;
}
.extern .shared .align 32 .b8 shmem[];
.global .align 1 .b8 exception4114[6] = {101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception14129[10] = {101, 120, 99, 101, 112, 116, 105, 111, 110, 0};
                                        // @_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.visible .entry _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE(
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0[16],
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1,
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2,
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3,
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4,
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5,
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6,
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7[32],
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8[32],
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9[32],
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10[32]
)
.reqntid 128, 1, 1
.minnctapersm 8
{
	.reg .pred 	%p<268>;
	.reg .b16 	%rs<96>;
	.reg .b32 	%r<1909>;
	.reg .f32 	%f<697>;
	.reg .b64 	%rd<354>;

// %bb.0:                               // %conversion
	ld.param.u32 	%r195, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0+8];
	ld.param.u64 	%rd42, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0];
	// begin inline asm
	mov.u32 %r202, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p1, %r202, 82431;
	@%p1 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:                              // %L19
	ld.param.u64 	%rd43, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10];
	ld.param.u32 	%r196, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1];
	mov.u32 	%r1, %ctaid.x;
	shl.b32 	%r2, %r1, 7;
	mov.u32 	%r3, %tid.y;
	shl.b32 	%r4, %r3, 5;
	mov.u32 	%r5, %tid.x;
	or.b32  	%r203, %r4, %r5;
	or.b32  	%r204, %r203, %r2;
	mul.wide.u32 	%rd49, %r204, 4;
	add.s64 	%rd4, %rd43, %rd49;
	mov.u32 	%r205, 1;
	st.global.u32 	[%rd4], %r205;
	setp.gt.u32 	%p2, %r196, 8191;
	@%p2 bra 	$L__BB0_7;
// %bb.3:                               // %L119
	ld.param.u32 	%r197, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2];
	setp.lt.s32 	%p3, %r197, %r196;
	setp.gt.s32 	%p4, %r197, 16383;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	$L__BB0_7;
// %bb.4:                               // %L126
	ld.param.u32 	%r198, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3];
	sub.s32 	%r206, %r197, %r196;
	and.b32  	%r207, %r206, 255;
	setp.ne.s32 	%p6, %r207, 0;
	setp.gt.u32 	%p7, %r198, 2047;
	or.pred  	%p8, %p6, %p7;
	@%p8 bra 	$L__BB0_7;
// %bb.5:                               // %L137
	ld.param.u32 	%r199, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4];
	setp.lt.s32 	%p9, %r199, %r198;
	setp.gt.s32 	%p10, %r199, 4095;
	or.pred  	%p11, %p9, %p10;
	@%p11 bra 	$L__BB0_7;
// %bb.6:                               // %L144
	sub.s32 	%r208, %r199, %r198;
	add.s32 	%r209, %r208, 3;
	and.b32  	%r210, %r209, 63;
	setp.eq.s32 	%p12, %r210, 0;
	@%p12 bra 	$L__BB0_8;
	bra.uni 	$L__BB0_7;
$L__BB0_8:                              // %L260
	ld.param.u32 	%r200, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5];
	setp.lt.s32 	%p13, %r200, 0;
	@%p13 bra 	$L__BB0_10;
// %bb.9:                               // %L262
	ld.param.u32 	%r201, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6];
	setp.le.s32 	%p14, %r200, %r201;
	setp.lt.s32 	%p15, %r201, 17;
	and.pred  	%p16, %p14, %p15;
	@%p16 bra 	$L__BB0_11;
	bra.uni 	$L__BB0_10;
$L__BB0_11:                             // %pass147
	bfe.u32 	%r88, %r5, 1, 1;
	or.b32  	%r90, %r88, 2;
	mov.f32 	%f110, 0f40000000;
	mov.f32 	%f111, 0f41700000;
	div.approx.f32 	%f69, %f111, %f110;
	cvt.rn.f32.s32 	%f112, %r88;
	sub.f32 	%f113, %f112, %f69;
	mov.f32 	%f142, 0f40800000;
	div.approx.f32 	%f71, %f113, %f142;
	setp.ne.f32 	%p22, %f71, 0f00000000;
	mov.f32 	%f680, 0f3F800000;
	mov.f32 	%f673, %f680;
	@%p22 bra 	$L__BB0_12;
	bra.uni 	$L__BB0_13;
$L__BB0_12:                             // %L484
	sin.approx.f32 	%f143, %f71;
	div.approx.f32 	%f673, %f143, %f71;
$L__BB0_13:                             // %L487
	cvt.rn.f32.s32 	%f146, %r90;
	sub.f32 	%f147, %f146, %f69;
	div.approx.f32 	%f5, %f147, %f142;
	setp.eq.f32 	%p28, %f5, 0f00000000;
	mov.f32 	%f674, %f680;
	@%p28 bra 	$L__BB0_15;
// %bb.14:                              // %L504
	sin.approx.f32 	%f177, %f5;
	div.approx.f32 	%f674, %f177, %f5;
$L__BB0_15:                             // %L507
	or.b32  	%r228, %r88, 4;
	or.b32  	%r7, %r88, 6;
	cvt.rn.f32.s32 	%f181, %r228;
	sub.f32 	%f182, %f181, %f69;
	div.approx.f32 	%f9, %f182, %f142;
	setp.eq.f32 	%p34, %f9, 0f00000000;
	mov.f32 	%f675, %f680;
	@%p34 bra 	$L__BB0_17;
// %bb.16:                              // %L557
	sin.approx.f32 	%f212, %f9;
	div.approx.f32 	%f675, %f212, %f9;
$L__BB0_17:                             // %L560
	cvt.rn.f32.s32 	%f215, %r7;
	sub.f32 	%f216, %f215, %f69;
	div.approx.f32 	%f14, %f216, %f142;
	setp.eq.f32 	%p40, %f14, 0f00000000;
	mov.f32 	%f676, %f680;
	@%p40 bra 	$L__BB0_19;
// %bb.18:                              // %L577
	sin.approx.f32 	%f246, %f14;
	div.approx.f32 	%f676, %f246, %f14;
$L__BB0_19:                             // %L580
	or.b32  	%r246, %r88, 8;
	or.b32  	%r9, %r88, 10;
	cvt.rn.f32.s32 	%f250, %r246;
	sub.f32 	%f251, %f250, %f69;
	div.approx.f32 	%f18, %f251, %f142;
	setp.eq.f32 	%p46, %f18, 0f00000000;
	mov.f32 	%f677, %f680;
	@%p46 bra 	$L__BB0_21;
// %bb.20:                              // %L630
	sin.approx.f32 	%f281, %f18;
	div.approx.f32 	%f677, %f281, %f18;
$L__BB0_21:                             // %L633
	shr.u32 	%r87, %r5, 1;
	cvt.rn.f32.s32 	%f284, %r9;
	sub.f32 	%f285, %f284, %f69;
	div.approx.f32 	%f23, %f285, %f142;
	setp.eq.f32 	%p52, %f23, 0f00000000;
	mov.f32 	%f678, %f680;
	@%p52 bra 	$L__BB0_23;
// %bb.22:                              // %L650
	sin.approx.f32 	%f315, %f23;
	div.approx.f32 	%f678, %f315, %f23;
$L__BB0_23:                             // %L653
	or.b32  	%r264, %r88, 12;
	or.b32  	%r11, %r87, 14;
	cvt.rn.f32.s32 	%f319, %r264;
	sub.f32 	%f320, %f319, %f69;
	div.approx.f32 	%f27, %f320, %f142;
	setp.eq.f32 	%p58, %f27, 0f00000000;
	mov.f32 	%f679, %f680;
	@%p58 bra 	$L__BB0_25;
// %bb.24:                              // %L703
	sin.approx.f32 	%f350, %f27;
	div.approx.f32 	%f679, %f350, %f27;
$L__BB0_25:                             // %L706
	cvt.rn.f32.s32 	%f353, %r11;
	sub.f32 	%f354, %f353, %f69;
	div.approx.f32 	%f32, %f354, %f142;
	setp.eq.f32 	%p64, %f32, 0f00000000;
	@%p64 bra 	$L__BB0_27;
// %bb.26:                              // %L723
	sin.approx.f32 	%f384, %f32;
	div.approx.f32 	%f680, %f384, %f32;
$L__BB0_27:                             // %L726
	bfe.u32 	%r307, %r5, 2, 1;
	shr.u32 	%r308, %r5, 3;
	and.b32  	%r309, %r308, 2;
	or.b32  	%r16, %r307, %r309;
	mul.lo.s32 	%r311, %r88, %r16;
	shl.b32 	%r312, %r311, 2;
	neg.s32 	%r18, %r312;
	cvt.rn.f32.s32 	%f455, %r18;
	div.approx.f32 	%f35, %f455, %f142;
	abs.f32 	%f691, %f35;
	setp.lt.f32 	%p79, %f691, 0f40000000;
	@%p79 bra 	$L__BB0_78;
// %bb.28:
	setp.gtu.f32 	%p80, %f691, 0f4B800000;
	@%p80 bra 	$L__BB0_74;
	bra.uni 	$L__BB0_29;
$L__BB0_74:
	mov.b32 	%r92, %f691;
	and.b32  	%r313, %r92, 8388607;
	or.b32  	%r1902, %r313, 1065353216;
	mov.b32 	%f690, %r1902;
	add.s32 	%r314, %r92, -1073741824;
	and.b32  	%r1903, %r314, -8388608;
	setp.eq.s32 	%p86, %r1903, 0;
	@%p86 bra 	$L__BB0_77;
// %bb.75:                              // %__nv_fmaf_rn.exit4.i.i.i720.preheader
	mov.f32 	%f465, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f464,%f465;
	// end inline asm
$L__BB0_76:                             // %__nv_fmaf_rn.exit4.i.i.i720
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r315, %r1903, 192937984;
	add.s32 	%r316, %r1902, %r315;
	mov.b32 	%f466, %r316;
	mul.f32 	%f467, %f464, %f466;
	sub.f32 	%f468, %f466, %f467;
	fma.rn.f32 	%f469, %f468, %f464, %f467;
	sub.f32 	%f470, %f466, %f469;
	fma.rz.f32 	%f471, %f470, %f464, %f469;
	cvt.rzi.f32.f32 	%f472, %f471;
	sub.f32 	%f690, %f466, %f472;
	sub.s32 	%r1903, %r1903, %r315;
	mov.b32 	%r1902, %f690;
	setp.ne.s32 	%p87, %r1903, 0;
	setp.ne.s32 	%p88, %r1902, 0;
	and.pred  	%p89, %p87, %p88;
	@%p89 bra 	$L__BB0_76;
$L__BB0_77:                             // %__internal_fmodf_slowpath_mod.exit.i.i722
	setp.gt.u32 	%p90, %r92, 2139095039;
	selp.f32 	%f473, 0f7FFFFFFF, 0f4B800000, %p90;
	mul.f32 	%f474, %f690, 0f34000000;
	mul.f32 	%f691, %f473, %f474;
	bra.uni 	$L__BB0_78;
$L__BB0_29:                             // %__nv_fast_fdividef.exit.i.i.i699
	div.approx.f32 	%f457, %f691, %f110;
	cvt.rzi.f32.f32 	%f689, %f457;
	fma.rn.f32 	%f73, %f689, 0fC0000000, %f691;
	mov.b32 	%r91, %f73;
	setp.lt.u32 	%p81, %r91, 1073741824;
	@%p81 bra 	$L__BB0_73;
// %bb.30:
	setp.lt.u32 	%p82, %r91, -2147483647;
	@%p82 bra 	$L__BB0_71;
// %bb.31:
	add.f32 	%f462, %f689, 0fBF800000;
	setp.lt.f32 	%p85, %f73, 0fC0000000;
	add.f32 	%f463, %f462, 0fBF800000;
	selp.f32 	%f689, %f463, %f462, %p85;
	bra.uni 	$L__BB0_73;
$L__BB0_71:
	add.f32 	%f689, %f689, 0f3F800000;
	setp.ltu.f32 	%p83, %f73, 0f40800000;
	@%p83 bra 	$L__BB0_73;
// %bb.72:                              // %__nv_fmaf_rn.exit.i.i.i703
	add.f32 	%f458, %f689, 0f3F800000;
	fma.rn.f32 	%f460, %f110, 0fC0400000, %f73;
	setp.ge.f32 	%p84, %f460, 0f00000000;
	add.f32 	%f461, %f458, 0f3F800000;
	selp.f32 	%f689, %f461, %f458, %p84;
$L__BB0_73:                             // %__internal_fmodf_fastpath_quot.exit.i.i706
	fma.rn.f32 	%f691, %f689, 0fC0000000, %f691;
$L__BB0_78:                             // %__internal_fmodf_kernel.exit.i725
	abs.f32 	%f475, %f691;
	setp.gtu.f32 	%p91, %f475, 0f7F800000;
	@%p91 bra 	$L__BB0_80;
// %bb.79:
	mov.b32 	%r317, %f35;
	and.b32  	%r318, %r317, -2147483648;
	mov.b32 	%r319, %f691;
	or.b32  	%r320, %r318, %r319;
	mov.b32 	%f691, %r320;
$L__BB0_80:                             // %__nv_fmodf.exit726
	shl.b32 	%r329, %r16, 3;
	sub.s32 	%r330, %r18, %r329;
	cvt.rn.f32.s32 	%f508, %r330;
	div.approx.f32 	%f90, %f508, %f142;
	abs.f32 	%f683, %f90;
	setp.lt.f32 	%p100, %f683, 0f40000000;
	@%p100 bra 	$L__BB0_43;
// %bb.32:
	setp.gtu.f32 	%p101, %f683, 0f4B800000;
	@%p101 bra 	$L__BB0_39;
	bra.uni 	$L__BB0_33;
$L__BB0_39:
	mov.b32 	%r20, %f683;
	and.b32  	%r331, %r20, 8388607;
	or.b32  	%r1894, %r331, 1065353216;
	mov.b32 	%f682, %r1894;
	add.s32 	%r332, %r20, -1073741824;
	and.b32  	%r1895, %r332, -8388608;
	setp.eq.s32 	%p107, %r1895, 0;
	@%p107 bra 	$L__BB0_42;
// %bb.40:                              // %__nv_fmaf_rn.exit4.i.i.i.preheader
	mov.f32 	%f519, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f518,%f519;
	// end inline asm
$L__BB0_41:                             // %__nv_fmaf_rn.exit4.i.i.i
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r333, %r1895, 192937984;
	add.s32 	%r334, %r1894, %r333;
	mov.b32 	%f520, %r334;
	mul.f32 	%f521, %f518, %f520;
	sub.f32 	%f522, %f520, %f521;
	fma.rn.f32 	%f523, %f522, %f518, %f521;
	sub.f32 	%f524, %f520, %f523;
	fma.rz.f32 	%f525, %f524, %f518, %f523;
	cvt.rzi.f32.f32 	%f526, %f525;
	sub.f32 	%f682, %f520, %f526;
	sub.s32 	%r1895, %r1895, %r333;
	mov.b32 	%r1894, %f682;
	setp.ne.s32 	%p108, %r1895, 0;
	setp.ne.s32 	%p109, %r1894, 0;
	and.pred  	%p110, %p108, %p109;
	@%p110 bra 	$L__BB0_41;
$L__BB0_42:                             // %__internal_fmodf_slowpath_mod.exit.i.i
	setp.gt.u32 	%p111, %r20, 2139095039;
	selp.f32 	%f527, 0f7FFFFFFF, 0f4B800000, %p111;
	mul.f32 	%f528, %f682, 0f34000000;
	mul.f32 	%f683, %f527, %f528;
	bra.uni 	$L__BB0_43;
$L__BB0_33:                             // %__nv_fast_fdividef.exit.i.i.i
	div.approx.f32 	%f511, %f683, %f110;
	cvt.rzi.f32.f32 	%f681, %f511;
	fma.rn.f32 	%f38, %f681, 0fC0000000, %f683;
	mov.b32 	%r19, %f38;
	setp.lt.u32 	%p102, %r19, 1073741824;
	@%p102 bra 	$L__BB0_38;
// %bb.34:
	setp.lt.u32 	%p103, %r19, -2147483647;
	@%p103 bra 	$L__BB0_36;
// %bb.35:
	add.f32 	%f516, %f681, 0fBF800000;
	setp.lt.f32 	%p106, %f38, 0fC0000000;
	add.f32 	%f517, %f516, 0fBF800000;
	selp.f32 	%f681, %f517, %f516, %p106;
	bra.uni 	$L__BB0_38;
$L__BB0_36:
	add.f32 	%f681, %f681, 0f3F800000;
	setp.ltu.f32 	%p104, %f38, 0f40800000;
	@%p104 bra 	$L__BB0_38;
// %bb.37:                              // %__nv_fmaf_rn.exit.i.i.i
	add.f32 	%f512, %f681, 0f3F800000;
	fma.rn.f32 	%f514, %f110, 0fC0400000, %f38;
	setp.ge.f32 	%p105, %f514, 0f00000000;
	add.f32 	%f515, %f512, 0f3F800000;
	selp.f32 	%f681, %f515, %f512, %p105;
$L__BB0_38:                             // %__internal_fmodf_fastpath_quot.exit.i.i
	fma.rn.f32 	%f683, %f681, 0fC0000000, %f683;
$L__BB0_43:                             // %__internal_fmodf_kernel.exit.i
	mov.f32 	%f139, 0f00000000;
	abs.f32 	%f529, %f683;
	setp.gtu.f32 	%p112, %f529, 0f7F800000;
	@%p112 bra 	$L__BB0_45;
// %bb.44:
	mov.b32 	%r335, %f90;
	and.b32  	%r336, %r335, -2147483648;
	mov.b32 	%r337, %f683;
	or.b32  	%r338, %r336, %r337;
	mov.b32 	%f683, %r338;
$L__BB0_45:                             // %__nv_fmodf.exit
	mov.f32 	%f564, 0f3F800000;
	div.approx.f32 	%f52, %f139, %f564;
	abs.f32 	%f687, %f52;
	setp.lt.f32 	%p120, %f687, 0f40000000;
	setp.gtu.f32 	%p267, %f687, 0f4B800000;
	mov.f32 	%f695, %f687;
	@%p120 bra 	$L__BB0_88;
// %bb.46:
	@%p267 bra 	$L__BB0_84;
	bra.uni 	$L__BB0_47;
$L__BB0_84:
	mov.b32 	%r100, %f687;
	and.b32  	%r360, %r100, 8388607;
	or.b32  	%r1904, %r360, 1065353216;
	mov.b32 	%f694, %r1904;
	add.s32 	%r361, %r100, -1073741824;
	and.b32  	%r1905, %r361, -8388608;
	setp.eq.s32 	%p127, %r1905, 0;
	@%p127 bra 	$L__BB0_87;
// %bb.85:                              // %__nv_fmaf_rn.exit4.i.i.i751.preheader
	// begin inline asm
	rcp.approx.ftz.f32 %f573,%f564;
	// end inline asm
$L__BB0_86:                             // %__nv_fmaf_rn.exit4.i.i.i751
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r362, %r1905, 192937984;
	add.s32 	%r363, %r1904, %r362;
	mov.b32 	%f575, %r363;
	mul.f32 	%f576, %f573, %f575;
	sub.f32 	%f577, %f575, %f576;
	fma.rn.f32 	%f578, %f577, %f573, %f576;
	sub.f32 	%f579, %f575, %f578;
	fma.rz.f32 	%f580, %f579, %f573, %f578;
	cvt.rzi.f32.f32 	%f581, %f580;
	sub.f32 	%f694, %f575, %f581;
	sub.s32 	%r1905, %r1905, %r362;
	mov.b32 	%r1904, %f694;
	setp.ne.s32 	%p128, %r1905, 0;
	setp.ne.s32 	%p129, %r1904, 0;
	and.pred  	%p130, %p128, %p129;
	@%p130 bra 	$L__BB0_86;
$L__BB0_87:                             // %__internal_fmodf_slowpath_mod.exit.i.i753
	setp.gt.u32 	%p131, %r100, 2139095039;
	selp.f32 	%f582, 0f7FFFFFFF, 0f4B800000, %p131;
	mul.f32 	%f583, %f694, 0f34000000;
	mul.f32 	%f695, %f582, %f583;
	bra.uni 	$L__BB0_88;
$L__BB0_47:                             // %__nv_fast_fdividef.exit.i.i.i730
	div.approx.f32 	%f566, %f687, %f110;
	cvt.rzi.f32.f32 	%f693, %f566;
	fma.rn.f32 	%f93, %f693, 0fC0000000, %f687;
	mov.b32 	%r99, %f93;
	setp.lt.u32 	%p122, %r99, 1073741824;
	@%p122 bra 	$L__BB0_83;
// %bb.48:
	setp.lt.u32 	%p123, %r99, -2147483647;
	@%p123 bra 	$L__BB0_81;
// %bb.49:
	add.f32 	%f571, %f693, 0fBF800000;
	setp.lt.f32 	%p126, %f93, 0fC0000000;
	add.f32 	%f572, %f571, 0fBF800000;
	selp.f32 	%f693, %f572, %f571, %p126;
	bra.uni 	$L__BB0_83;
$L__BB0_81:
	add.f32 	%f693, %f693, 0f3F800000;
	setp.ltu.f32 	%p124, %f93, 0f40800000;
	@%p124 bra 	$L__BB0_83;
// %bb.82:                              // %__nv_fmaf_rn.exit.i.i.i734
	add.f32 	%f567, %f693, 0f3F800000;
	fma.rn.f32 	%f569, %f110, 0fC0400000, %f93;
	setp.ge.f32 	%p125, %f569, 0f00000000;
	add.f32 	%f570, %f567, 0f3F800000;
	selp.f32 	%f693, %f570, %f567, %p125;
$L__BB0_83:                             // %__internal_fmodf_fastpath_quot.exit.i.i737
	fma.rn.f32 	%f695, %f693, 0fC0000000, %f687;
$L__BB0_88:                             // %__internal_fmodf_kernel.exit.i756
	abs.f32 	%f584, %f695;
	setp.gtu.f32 	%p132, %f584, 0f7F800000;
	mov.b32 	%r364, %f52;
	and.b32  	%r107, %r364, -2147483648;
	@%p132 bra 	$L__BB0_90;
// %bb.89:
	mov.b32 	%r365, %f695;
	or.b32  	%r366, %r107, %r365;
	mov.b32 	%f695, %r366;
$L__BB0_90:                             // %__nv_fmodf.exit757
	@%p120 bra 	$L__BB0_61;
// %bb.50:
	@%p267 bra 	$L__BB0_57;
	bra.uni 	$L__BB0_51;
$L__BB0_57:
	mov.b32 	%r35, %f687;
	and.b32  	%r375, %r35, 8388607;
	or.b32  	%r1896, %r375, 1065353216;
	mov.b32 	%f686, %r1896;
	add.s32 	%r376, %r35, -1073741824;
	and.b32  	%r1897, %r376, -8388608;
	setp.eq.s32 	%p148, %r1897, 0;
	@%p148 bra 	$L__BB0_60;
// %bb.58:                              // %__nv_fmaf_rn.exit4.i.i.i689.preheader
	// begin inline asm
	rcp.approx.ftz.f32 %f626,%f564;
	// end inline asm
$L__BB0_59:                             // %__nv_fmaf_rn.exit4.i.i.i689
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r377, %r1897, 192937984;
	add.s32 	%r378, %r1896, %r377;
	mov.b32 	%f628, %r378;
	mul.f32 	%f629, %f626, %f628;
	sub.f32 	%f630, %f628, %f629;
	fma.rn.f32 	%f631, %f630, %f626, %f629;
	sub.f32 	%f632, %f628, %f631;
	fma.rz.f32 	%f633, %f632, %f626, %f631;
	cvt.rzi.f32.f32 	%f634, %f633;
	sub.f32 	%f686, %f628, %f634;
	sub.s32 	%r1897, %r1897, %r377;
	mov.b32 	%r1896, %f686;
	setp.ne.s32 	%p149, %r1897, 0;
	setp.ne.s32 	%p150, %r1896, 0;
	and.pred  	%p151, %p149, %p150;
	@%p151 bra 	$L__BB0_59;
$L__BB0_60:                             // %__internal_fmodf_slowpath_mod.exit.i.i691
	setp.gt.u32 	%p152, %r35, 2139095039;
	selp.f32 	%f635, 0f7FFFFFFF, 0f4B800000, %p152;
	mul.f32 	%f636, %f686, 0f34000000;
	mul.f32 	%f687, %f635, %f636;
	bra.uni 	$L__BB0_61;
$L__BB0_51:                             // %__nv_fast_fdividef.exit.i.i.i668
	div.approx.f32 	%f619, %f687, %f110;
	cvt.rzi.f32.f32 	%f685, %f619;
	fma.rn.f32 	%f55, %f685, 0fC0000000, %f687;
	mov.b32 	%r34, %f55;
	setp.lt.u32 	%p143, %r34, 1073741824;
	@%p143 bra 	$L__BB0_56;
// %bb.52:
	setp.lt.u32 	%p144, %r34, -2147483647;
	@%p144 bra 	$L__BB0_54;
// %bb.53:
	add.f32 	%f624, %f685, 0fBF800000;
	setp.lt.f32 	%p147, %f55, 0fC0000000;
	add.f32 	%f625, %f624, 0fBF800000;
	selp.f32 	%f685, %f625, %f624, %p147;
	bra.uni 	$L__BB0_56;
$L__BB0_54:
	add.f32 	%f685, %f685, 0f3F800000;
	setp.ltu.f32 	%p145, %f55, 0f40800000;
	@%p145 bra 	$L__BB0_56;
// %bb.55:                              // %__nv_fmaf_rn.exit.i.i.i672
	add.f32 	%f620, %f685, 0f3F800000;
	fma.rn.f32 	%f622, %f110, 0fC0400000, %f55;
	setp.ge.f32 	%p146, %f622, 0f00000000;
	add.f32 	%f623, %f620, 0f3F800000;
	selp.f32 	%f685, %f623, %f620, %p146;
$L__BB0_56:                             // %__internal_fmodf_fastpath_quot.exit.i.i675
	fma.rn.f32 	%f687, %f685, 0fC0000000, %f687;
$L__BB0_61:                             // %__internal_fmodf_kernel.exit.i694
	abs.f32 	%f637, %f687;
	setp.gtu.f32 	%p153, %f637, 0f7F800000;
	@%p153 bra 	$L__BB0_63;
// %bb.62:
	mov.b32 	%r379, %f687;
	or.b32  	%r380, %r107, %r379;
	mov.b32 	%f687, %r380;
$L__BB0_63:                             // %__nv_fmodf.exit695
	setp.le.s32 	%p162, %r197, %r196;
	mov.u32 	%r1893, 0;
	@%p162 bra 	$L__BB0_70;
// %bb.64:                              // %L1093.lr.ph
	mov.f32 	%f114, 0f41880000;
	mul.lo.s32 	%r288, %r88, 3;
	div.approx.f32 	%f115, %f113, %f114;
	div.approx.f32 	%f149, %f147, %f114;
	div.approx.f32 	%f184, %f182, %f114;
	div.approx.f32 	%f218, %f216, %f114;
	div.approx.f32 	%f253, %f251, %f114;
	div.approx.f32 	%f287, %f285, %f114;
	div.approx.f32 	%f322, %f320, %f114;
	div.approx.f32 	%f356, %f354, %f114;
	add.s32 	%r297, %r288, 6;
	abs.f32 	%f116, %f115;
	abs.f32 	%f150, %f149;
	abs.f32 	%f185, %f184;
	abs.f32 	%f219, %f218;
	abs.f32 	%f254, %f253;
	abs.f32 	%f288, %f287;
	abs.f32 	%f323, %f322;
	abs.f32 	%f357, %f356;
	and.b32  	%r298, %r297, 7;
	setp.gt.f32 	%p17, %f116, 0f4B800000;
	mul.f32 	%f117, %f115, 0f00000000;
	setp.gt.f32 	%p23, %f150, 0f4B800000;
	mul.f32 	%f151, %f149, 0f00000000;
	setp.gt.f32 	%p29, %f185, 0f4B800000;
	mul.f32 	%f186, %f184, 0f00000000;
	setp.gt.f32 	%p35, %f219, 0f4B800000;
	mul.f32 	%f220, %f218, 0f00000000;
	setp.gt.f32 	%p41, %f254, 0f4B800000;
	mul.f32 	%f255, %f253, 0f00000000;
	setp.gt.f32 	%p47, %f288, 0f4B800000;
	mul.f32 	%f289, %f287, 0f00000000;
	setp.gt.f32 	%p53, %f323, 0f4B800000;
	mul.f32 	%f324, %f322, 0f00000000;
	setp.gt.f32 	%p59, %f357, 0f4B800000;
	mul.f32 	%f358, %f356, 0f00000000;
	cvt.rn.f32.s32 	%f387, %r288;
	cvt.rn.f32.s32 	%f422, %r298;
	selp.f32 	%f118, %f117, %f115, %p17;
	selp.f32 	%f152, %f151, %f149, %p23;
	selp.f32 	%f187, %f186, %f184, %p29;
	selp.f32 	%f221, %f220, %f218, %p35;
	selp.f32 	%f256, %f255, %f253, %p41;
	selp.f32 	%f290, %f289, %f287, %p47;
	selp.f32 	%f325, %f324, %f322, %p53;
	selp.f32 	%f359, %f358, %f356, %p59;
	div.approx.f32 	%f389, %f387, %f142;
	div.approx.f32 	%f423, %f422, %f142;
	add.f32 	%f476, %f691, %f691;
	add.f32 	%f530, %f683, %f683;
	add.f32 	%f119, %f118, %f118;
	add.f32 	%f153, %f152, %f152;
	add.f32 	%f188, %f187, %f187;
	add.f32 	%f222, %f221, %f221;
	add.f32 	%f257, %f256, %f256;
	add.f32 	%f291, %f290, %f290;
	add.f32 	%f326, %f325, %f325;
	add.f32 	%f360, %f359, %f359;
	add.f32 	%f390, %f389, %f389;
	add.f32 	%f424, %f423, %f423;
	mov.b32 	%r321, %f476;
	mov.b32 	%r351, %f530;
	mov.b32 	%r211, %f119;
	mov.b32 	%r218, %f153;
	mov.b32 	%r229, %f188;
	mov.b32 	%r236, %f222;
	mov.b32 	%r247, %f257;
	mov.b32 	%r254, %f291;
	mov.b32 	%r265, %f326;
	mov.b32 	%r272, %f360;
	mov.b32 	%r289, %f390;
	mov.b32 	%r299, %f424;
	and.b32  	%r322, %r321, -2147483648;
	and.b32  	%r352, %r351, -2147483648;
	and.b32  	%r212, %r211, -2147483648;
	and.b32  	%r219, %r218, -2147483648;
	and.b32  	%r230, %r229, -2147483648;
	and.b32  	%r237, %r236, -2147483648;
	and.b32  	%r248, %r247, -2147483648;
	and.b32  	%r255, %r254, -2147483648;
	and.b32  	%r266, %r265, -2147483648;
	and.b32  	%r273, %r272, -2147483648;
	and.b32  	%r290, %r289, -2147483648;
	and.b32  	%r300, %r299, -2147483648;
	or.b32  	%r323, %r322, 1056964608;
	or.b32  	%r353, %r352, 1056964608;
	add.f32 	%f585, %f695, %f695;
	or.b32  	%r213, %r212, 1056964608;
	or.b32  	%r220, %r219, 1056964608;
	or.b32  	%r231, %r230, 1056964608;
	or.b32  	%r238, %r237, 1056964608;
	or.b32  	%r249, %r248, 1056964608;
	or.b32  	%r256, %r255, 1056964608;
	or.b32  	%r267, %r266, 1056964608;
	or.b32  	%r274, %r273, 1056964608;
	or.b32  	%r291, %r290, 1056964608;
	or.b32  	%r301, %r300, 1056964608;
	mov.b32 	%f477, %r323;
	mov.b32 	%f531, %r353;
	mov.b32 	%r367, %f585;
	mov.b32 	%f120, %r213;
	mov.b32 	%f154, %r220;
	mov.b32 	%f189, %r231;
	mov.b32 	%f223, %r238;
	mov.b32 	%f258, %r249;
	mov.b32 	%f292, %r256;
	mov.b32 	%f327, %r267;
	mov.b32 	%f361, %r274;
	mov.b32 	%f391, %r291;
	mov.b32 	%f425, %r301;
	add.f32 	%f478, %f476, %f477;
	abs.f32 	%f480, %f476;
	add.f32 	%f532, %f530, %f531;
	abs.f32 	%f534, %f530;
	and.b32  	%r368, %r367, -2147483648;
	add.f32 	%f121, %f119, %f120;
	abs.f32 	%f123, %f119;
	add.f32 	%f155, %f153, %f154;
	abs.f32 	%f157, %f153;
	add.f32 	%f190, %f188, %f189;
	abs.f32 	%f192, %f188;
	add.f32 	%f224, %f222, %f223;
	abs.f32 	%f226, %f222;
	add.f32 	%f259, %f257, %f258;
	abs.f32 	%f261, %f257;
	add.f32 	%f293, %f291, %f292;
	abs.f32 	%f295, %f291;
	add.f32 	%f328, %f326, %f327;
	abs.f32 	%f330, %f326;
	add.f32 	%f362, %f360, %f361;
	abs.f32 	%f364, %f360;
	add.f32 	%f392, %f390, %f391;
	abs.f32 	%f394, %f390;
	add.f32 	%f426, %f424, %f425;
	abs.f32 	%f428, %f424;
	cvt.rzi.f32.f32 	%f479, %f478;
	setp.gt.f32 	%p93, %f480, 0f4B000000;
	cvt.rzi.f32.f32 	%f533, %f532;
	setp.gt.f32 	%p113, %f534, 0f4B000000;
	or.b32  	%r369, %r368, 1056964608;
	cvt.rzi.f32.f32 	%f122, %f121;
	setp.gt.f32 	%p18, %f123, 0f4B000000;
	cvt.rzi.f32.f32 	%f156, %f155;
	setp.gt.f32 	%p24, %f157, 0f4B000000;
	cvt.rzi.f32.f32 	%f191, %f190;
	setp.gt.f32 	%p30, %f192, 0f4B000000;
	cvt.rzi.f32.f32 	%f225, %f224;
	setp.gt.f32 	%p36, %f226, 0f4B000000;
	cvt.rzi.f32.f32 	%f260, %f259;
	setp.gt.f32 	%p42, %f261, 0f4B000000;
	cvt.rzi.f32.f32 	%f294, %f293;
	setp.gt.f32 	%p48, %f295, 0f4B000000;
	cvt.rzi.f32.f32 	%f329, %f328;
	setp.gt.f32 	%p54, %f330, 0f4B000000;
	cvt.rzi.f32.f32 	%f363, %f362;
	setp.gt.f32 	%p60, %f364, 0f4B000000;
	cvt.rzi.f32.f32 	%f393, %f392;
	setp.gt.f32 	%p65, %f394, 0f4B000000;
	cvt.rzi.f32.f32 	%f427, %f426;
	setp.gt.f32 	%p72, %f428, 0f4B000000;
	selp.f32 	%f481, %f476, %f479, %p93;
	cvt.rzi.f32.f32 	%f482, %f476;
	setp.lt.f32 	%p94, %f480, 0f3F000000;
	selp.f32 	%f535, %f530, %f533, %p113;
	cvt.rzi.f32.f32 	%f536, %f530;
	setp.lt.f32 	%p114, %f534, 0f3F000000;
	cvt.u16.u32 	%rs1, %r5;
	mov.b32 	%f586, %r369;
	selp.f32 	%f124, %f119, %f122, %p18;
	cvt.rzi.f32.f32 	%f125, %f119;
	setp.lt.f32 	%p19, %f123, 0f3F000000;
	selp.f32 	%f158, %f153, %f156, %p24;
	cvt.rzi.f32.f32 	%f159, %f153;
	setp.lt.f32 	%p25, %f157, 0f3F000000;
	selp.f32 	%f193, %f188, %f191, %p30;
	cvt.rzi.f32.f32 	%f194, %f188;
	setp.lt.f32 	%p31, %f192, 0f3F000000;
	selp.f32 	%f227, %f222, %f225, %p36;
	cvt.rzi.f32.f32 	%f228, %f222;
	setp.lt.f32 	%p37, %f226, 0f3F000000;
	selp.f32 	%f262, %f257, %f260, %p42;
	cvt.rzi.f32.f32 	%f263, %f257;
	setp.lt.f32 	%p43, %f261, 0f3F000000;
	selp.f32 	%f296, %f291, %f294, %p48;
	cvt.rzi.f32.f32 	%f297, %f291;
	setp.lt.f32 	%p49, %f295, 0f3F000000;
	selp.f32 	%f331, %f326, %f329, %p54;
	cvt.rzi.f32.f32 	%f332, %f326;
	setp.lt.f32 	%p55, %f330, 0f3F000000;
	selp.f32 	%f365, %f360, %f363, %p60;
	cvt.rzi.f32.f32 	%f366, %f360;
	setp.lt.f32 	%p61, %f364, 0f3F000000;
	selp.f32 	%f395, %f390, %f393, %p65;
	cvt.rzi.f32.f32 	%f396, %f390;
	setp.lt.f32 	%p66, %f394, 0f3F000000;
	selp.f32 	%f429, %f424, %f427, %p72;
	cvt.rzi.f32.f32 	%f430, %f424;
	setp.lt.f32 	%p73, %f428, 0f3F000000;
	selp.f32 	%f483, %f482, %f481, %p94;
	selp.f32 	%f537, %f536, %f535, %p114;
	shr.u16 	%rs2, %rs1, 8;
	shl.b16 	%rs3, %rs1, 8;
	add.f32 	%f587, %f585, %f586;
	abs.f32 	%f589, %f585;
	selp.f32 	%f126, %f125, %f124, %p19;
	selp.f32 	%f160, %f159, %f158, %p25;
	selp.f32 	%f195, %f194, %f193, %p31;
	selp.f32 	%f229, %f228, %f227, %p37;
	selp.f32 	%f264, %f263, %f262, %p43;
	selp.f32 	%f298, %f297, %f296, %p49;
	selp.f32 	%f333, %f332, %f331, %p55;
	selp.f32 	%f367, %f366, %f365, %p61;
	selp.f32 	%f397, %f396, %f395, %p66;
	selp.f32 	%f431, %f430, %f429, %p73;
	fma.rn.f32 	%f484, %f483, 0fBF000000, %f691;
	fma.rn.f32 	%f538, %f537, 0fBF000000, %f683;
	or.b16  	%rs4, %rs3, %rs2;
	cvt.rzi.f32.f32 	%f588, %f587;
	setp.gt.f32 	%p135, %f589, 0f4B000000;
	fma.rn.f32 	%f127, %f126, 0fBF000000, %f118;
	fma.rn.f32 	%f161, %f160, 0fBF000000, %f152;
	fma.rn.f32 	%f196, %f195, 0fBF000000, %f187;
	fma.rn.f32 	%f230, %f229, 0fBF000000, %f221;
	fma.rn.f32 	%f265, %f264, 0fBF000000, %f256;
	fma.rn.f32 	%f299, %f298, 0fBF000000, %f290;
	fma.rn.f32 	%f334, %f333, 0fBF000000, %f325;
	fma.rn.f32 	%f368, %f367, 0fBF000000, %f359;
	fma.rn.f32 	%f398, %f397, 0fBF000000, %f389;
	fma.rn.f32 	%f432, %f431, 0fBF000000, %f423;
	mul.f32 	%f485, %f484, %f484;
	mul.f32 	%f539, %f538, %f538;
	shr.u16 	%rs6, %rs4, 4;
	selp.f32 	%f590, %f585, %f588, %p135;
	cvt.rzi.f32.f32 	%f591, %f585;
	setp.lt.f32 	%p136, %f589, 0f3F000000;
	mul.f32 	%f128, %f127, %f127;
	mul.f32 	%f162, %f161, %f161;
	mul.f32 	%f197, %f196, %f196;
	mul.f32 	%f231, %f230, %f230;
	mul.f32 	%f266, %f265, %f265;
	mul.f32 	%f300, %f299, %f299;
	mul.f32 	%f335, %f334, %f334;
	mul.f32 	%f369, %f368, %f368;
	mul.f32 	%f399, %f398, %f398;
	mul.f32 	%f433, %f432, %f432;
	fma.rn.f32 	%f486, %f485, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f487, %f485, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f540, %f539, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f541, %f539, 0f3E684E12, 0fBFAAD2E0;
	shl.b16 	%rs5, %rs4, 4;
	and.b16  	%rs7, %rs6, 3840;
	selp.f32 	%f592, %f591, %f590, %p136;
	cvt.rzi.s32.f32 	%r214, %f126;
	fma.rn.f32 	%f129, %f128, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f130, %f128, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r221, %f160;
	fma.rn.f32 	%f163, %f162, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f164, %f162, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r232, %f195;
	fma.rn.f32 	%f198, %f197, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f199, %f197, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r239, %f229;
	fma.rn.f32 	%f232, %f231, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f233, %f231, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r250, %f264;
	fma.rn.f32 	%f267, %f266, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f268, %f266, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r257, %f298;
	fma.rn.f32 	%f301, %f300, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f302, %f300, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r268, %f333;
	fma.rn.f32 	%f336, %f335, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f337, %f335, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r275, %f367;
	fma.rn.f32 	%f370, %f369, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f371, %f369, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f400, %f399, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f401, %f399, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f434, %f433, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f435, %f433, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r324, %f483;
	fma.rn.f32 	%f488, %f486, %f485, 0fC0A55DF6;
	fma.rn.f32 	%f489, %f487, %f485, 0f4081E0CF;
	fma.rn.f32 	%f490, %f485, %f484, 0f00000000;
	cvt.rzi.s32.f32 	%r354, %f537;
	fma.rn.f32 	%f542, %f540, %f539, 0fC0A55DF6;
	fma.rn.f32 	%f543, %f541, %f539, 0f4081E0CF;
	fma.rn.f32 	%f544, %f539, %f538, 0f00000000;
	or.b16  	%rs8, %rs7, %rs5;
	fma.rn.f32 	%f593, %f592, 0fBF000000, %f695;
	add.s32 	%r215, %r214, 1;
	fma.rn.f32 	%f131, %f129, %f128, 0fC0A55DF6;
	fma.rn.f32 	%f132, %f130, %f128, 0f4081E0CF;
	fma.rn.f32 	%f133, %f128, %f127, 0f00000000;
	add.s32 	%r222, %r221, 1;
	fma.rn.f32 	%f165, %f163, %f162, 0fC0A55DF6;
	fma.rn.f32 	%f166, %f164, %f162, 0f4081E0CF;
	fma.rn.f32 	%f167, %f162, %f161, 0f00000000;
	add.s32 	%r233, %r232, 1;
	fma.rn.f32 	%f200, %f198, %f197, 0fC0A55DF6;
	fma.rn.f32 	%f201, %f199, %f197, 0f4081E0CF;
	fma.rn.f32 	%f202, %f197, %f196, 0f00000000;
	add.s32 	%r240, %r239, 1;
	fma.rn.f32 	%f234, %f232, %f231, 0fC0A55DF6;
	fma.rn.f32 	%f235, %f233, %f231, 0f4081E0CF;
	fma.rn.f32 	%f236, %f231, %f230, 0f00000000;
	add.s32 	%r251, %r250, 1;
	fma.rn.f32 	%f269, %f267, %f266, 0fC0A55DF6;
	fma.rn.f32 	%f270, %f268, %f266, 0f4081E0CF;
	fma.rn.f32 	%f271, %f266, %f265, 0f00000000;
	add.s32 	%r258, %r257, 1;
	fma.rn.f32 	%f303, %f301, %f300, 0fC0A55DF6;
	fma.rn.f32 	%f304, %f302, %f300, 0f4081E0CF;
	fma.rn.f32 	%f305, %f300, %f299, 0f00000000;
	add.s32 	%r269, %r268, 1;
	fma.rn.f32 	%f338, %f336, %f335, 0fC0A55DF6;
	fma.rn.f32 	%f339, %f337, %f335, 0f4081E0CF;
	fma.rn.f32 	%f340, %f335, %f334, 0f00000000;
	add.s32 	%r276, %r275, 1;
	fma.rn.f32 	%f372, %f370, %f369, 0fC0A55DF6;
	fma.rn.f32 	%f373, %f371, %f369, 0f4081E0CF;
	fma.rn.f32 	%f374, %f369, %f368, 0f00000000;
	cvt.rzi.s32.f32 	%r292, %f397;
	fma.rn.f32 	%f402, %f400, %f399, 0fC0A55DF6;
	fma.rn.f32 	%f403, %f401, %f399, 0f4081E0CF;
	fma.rn.f32 	%f404, %f399, %f398, 0f00000000;
	cvt.rzi.s32.f32 	%r302, %f431;
	fma.rn.f32 	%f436, %f434, %f433, 0fC0A55DF6;
	fma.rn.f32 	%f437, %f435, %f433, 0f4081E0CF;
	fma.rn.f32 	%f438, %f433, %f432, 0f00000000;
	fma.rn.f32 	%f491, %f489, %f485, 0fC09DE9E6;
	fma.rn.f32 	%f492, %f488, %f490, 0f00000000;
	and.b32  	%r325, %r324, 1;
	fma.rn.f32 	%f545, %f543, %f539, 0fC09DE9E6;
	fma.rn.f32 	%f546, %f542, %f544, 0f00000000;
	and.b32  	%r355, %r354, 1;
	and.b16  	%rs9, %rs8, 13107;
	shr.u16 	%rs11, %rs8, 2;
	mul.f32 	%f594, %f593, %f593;
	fma.rn.f32 	%f134, %f132, %f128, 0fC09DE9E6;
	fma.rn.f32 	%f135, %f131, %f133, 0f00000000;
	and.b32  	%r216, %r215, 1;
	fma.rn.f32 	%f168, %f166, %f162, 0fC09DE9E6;
	fma.rn.f32 	%f169, %f165, %f167, 0f00000000;
	and.b32  	%r223, %r222, 1;
	fma.rn.f32 	%f203, %f201, %f197, 0fC09DE9E6;
	fma.rn.f32 	%f204, %f200, %f202, 0f00000000;
	and.b32  	%r234, %r233, 1;
	fma.rn.f32 	%f237, %f235, %f231, 0fC09DE9E6;
	fma.rn.f32 	%f238, %f234, %f236, 0f00000000;
	and.b32  	%r241, %r240, 1;
	fma.rn.f32 	%f272, %f270, %f266, 0fC09DE9E6;
	fma.rn.f32 	%f273, %f269, %f271, 0f00000000;
	and.b32  	%r252, %r251, 1;
	fma.rn.f32 	%f306, %f304, %f300, 0fC09DE9E6;
	fma.rn.f32 	%f307, %f303, %f305, 0f00000000;
	and.b32  	%r259, %r258, 1;
	fma.rn.f32 	%f341, %f339, %f335, 0fC09DE9E6;
	fma.rn.f32 	%f342, %f338, %f340, 0f00000000;
	and.b32  	%r270, %r269, 1;
	fma.rn.f32 	%f375, %f373, %f369, 0fC09DE9E6;
	fma.rn.f32 	%f376, %f372, %f374, 0f00000000;
	and.b32  	%r277, %r276, 1;
	fma.rn.f32 	%f405, %f403, %f399, 0fC09DE9E6;
	fma.rn.f32 	%f406, %f402, %f404, 0f00000000;
	and.b32  	%r293, %r292, 1;
	fma.rn.f32 	%f439, %f437, %f433, 0fC09DE9E6;
	fma.rn.f32 	%f440, %f436, %f438, 0f00000000;
	and.b32  	%r303, %r302, 1;
	fma.rn.f32 	%f493, %f491, %f485, 0f3F800000;
	fma.rn.f32 	%f494, %f484, 0f40490FDB, %f492;
	setp.eq.b32 	%p95, %r325, 1;
	fma.rn.f32 	%f547, %f545, %f539, 0f3F800000;
	fma.rn.f32 	%f548, %f538, 0f40490FDB, %f546;
	setp.eq.b32 	%p115, %r355, 1;
	shl.b16 	%rs10, %rs9, 2;
	and.b16  	%rs12, %rs11, 13107;
	fma.rn.f32 	%f595, %f594, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f596, %f594, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f136, %f134, %f128, 0f3F800000;
	fma.rn.f32 	%f137, %f127, 0f40490FDB, %f135;
	setp.eq.b32 	%p20, %r216, 1;
	fma.rn.f32 	%f170, %f168, %f162, 0f3F800000;
	fma.rn.f32 	%f171, %f161, 0f40490FDB, %f169;
	setp.eq.b32 	%p26, %r223, 1;
	fma.rn.f32 	%f205, %f203, %f197, 0f3F800000;
	fma.rn.f32 	%f206, %f196, 0f40490FDB, %f204;
	setp.eq.b32 	%p32, %r234, 1;
	fma.rn.f32 	%f239, %f237, %f231, 0f3F800000;
	fma.rn.f32 	%f240, %f230, 0f40490FDB, %f238;
	setp.eq.b32 	%p38, %r241, 1;
	fma.rn.f32 	%f274, %f272, %f266, 0f3F800000;
	fma.rn.f32 	%f275, %f265, 0f40490FDB, %f273;
	setp.eq.b32 	%p44, %r252, 1;
	fma.rn.f32 	%f308, %f306, %f300, 0f3F800000;
	fma.rn.f32 	%f309, %f299, 0f40490FDB, %f307;
	setp.eq.b32 	%p50, %r259, 1;
	fma.rn.f32 	%f343, %f341, %f335, 0f3F800000;
	fma.rn.f32 	%f344, %f334, 0f40490FDB, %f342;
	setp.eq.b32 	%p56, %r270, 1;
	fma.rn.f32 	%f377, %f375, %f369, 0f3F800000;
	fma.rn.f32 	%f378, %f368, 0f40490FDB, %f376;
	setp.eq.b32 	%p62, %r277, 1;
	fma.rn.f32 	%f407, %f405, %f399, 0f3F800000;
	fma.rn.f32 	%f408, %f398, 0f40490FDB, %f406;
	setp.eq.b32 	%p67, %r293, 1;
	fma.rn.f32 	%f441, %f439, %f433, 0f3F800000;
	fma.rn.f32 	%f442, %f432, 0f40490FDB, %f440;
	setp.eq.b32 	%p74, %r303, 1;
	selp.f32 	%f495, %f493, %f494, %p95;
	and.b32  	%r326, %r324, 2;
	selp.f32 	%f549, %f547, %f548, %p115;
	and.b32  	%r356, %r354, 2;
	or.b16  	%rs13, %rs12, %rs10;
	cvt.rzi.s32.f32 	%r370, %f592;
	fma.rn.f32 	%f597, %f595, %f594, 0fC0A55DF6;
	fma.rn.f32 	%f598, %f596, %f594, 0f4081E0CF;
	fma.rn.f32 	%f599, %f594, %f593, 0f00000000;
	selp.f32 	%f138, %f136, %f137, %p20;
	and.b32  	%r217, %r215, 2;
	selp.f32 	%f172, %f170, %f171, %p26;
	and.b32  	%r224, %r222, 2;
	selp.f32 	%f207, %f205, %f206, %p32;
	and.b32  	%r235, %r233, 2;
	selp.f32 	%f241, %f239, %f240, %p38;
	and.b32  	%r242, %r240, 2;
	selp.f32 	%f276, %f274, %f275, %p44;
	and.b32  	%r253, %r251, 2;
	selp.f32 	%f310, %f308, %f309, %p50;
	and.b32  	%r260, %r258, 2;
	selp.f32 	%f345, %f343, %f344, %p56;
	and.b32  	%r271, %r269, 2;
	selp.f32 	%f379, %f377, %f378, %p62;
	and.b32  	%r278, %r276, 2;
	selp.f32 	%f409, %f407, %f408, %p67;
	and.b32  	%r294, %r292, 2;
	selp.f32 	%f443, %f441, %f442, %p74;
	and.b32  	%r304, %r302, 2;
	setp.eq.s32 	%p96, %r326, 0;
	neg.f32 	%f497, %f495;
	add.s32 	%r327, %r324, 1;
	cvt.rzi.f32.f32 	%f502, %f691;
	setp.eq.s32 	%p116, %r356, 0;
	neg.f32 	%f551, %f549;
	add.s32 	%r357, %r354, 1;
	cvt.rzi.f32.f32 	%f556, %f683;
	and.b16  	%rs14, %rs13, 20480;
	shr.u16 	%rs16, %rs13, 1;
	fma.rn.f32 	%f600, %f598, %f594, 0fC09DE9E6;
	fma.rn.f32 	%f601, %f597, %f599, 0f00000000;
	and.b32  	%r371, %r370, 1;
	setp.eq.s32 	%p21, %r217, 0;
	sub.f32 	%f140, %f139, %f138;
	setp.eq.s32 	%p27, %r224, 0;
	sub.f32 	%f174, %f139, %f172;
	setp.eq.s32 	%p33, %r235, 0;
	sub.f32 	%f209, %f139, %f207;
	setp.eq.s32 	%p39, %r242, 0;
	sub.f32 	%f243, %f139, %f241;
	setp.eq.s32 	%p45, %r253, 0;
	sub.f32 	%f278, %f139, %f276;
	setp.eq.s32 	%p51, %r260, 0;
	sub.f32 	%f312, %f139, %f310;
	setp.eq.s32 	%p57, %r271, 0;
	sub.f32 	%f347, %f139, %f345;
	setp.eq.s32 	%p63, %r278, 0;
	sub.f32 	%f381, %f139, %f379;
	setp.eq.s32 	%p68, %r294, 0;
	neg.f32 	%f411, %f409;
	add.s32 	%r295, %r292, 1;
	cvt.rzi.f32.f32 	%f416, %f389;
	setp.eq.s32 	%p75, %r304, 0;
	neg.f32 	%f445, %f443;
	add.s32 	%r305, %r302, 1;
	cvt.rzi.f32.f32 	%f449, %f423;
	xor.b32  	%r310, %r308, %r5;
	selp.f32 	%f496, %f494, %f493, %p95;
	selp.f32 	%f498, %f495, %f497, %p96;
	and.b32  	%r328, %r327, 2;
	setp.eq.f32 	%p98, %f502, %f691;
	mul.f32 	%f503, %f691, 0f00000000;
	selp.f32 	%f550, %f548, %f547, %p115;
	selp.f32 	%f552, %f549, %f551, %p116;
	and.b32  	%r358, %r357, 2;
	setp.eq.f32 	%p118, %f556, %f683;
	mul.f32 	%f557, %f683, 0f00000000;
	shl.b16 	%rs15, %rs14, 1;
	and.b16  	%rs17, %rs16, 16384;
	fma.rn.f32 	%f602, %f600, %f594, 0f3F800000;
	fma.rn.f32 	%f603, %f593, 0f40490FDB, %f601;
	setp.eq.b32 	%p137, %r371, 1;
	selp.f32 	%f141, %f138, %f140, %p21;
	selp.f32 	%f175, %f172, %f174, %p27;
	selp.f32 	%f210, %f207, %f209, %p33;
	selp.f32 	%f244, %f241, %f243, %p39;
	selp.f32 	%f279, %f276, %f278, %p45;
	selp.f32 	%f313, %f310, %f312, %p51;
	selp.f32 	%f348, %f345, %f347, %p57;
	selp.f32 	%f382, %f379, %f381, %p63;
	selp.f32 	%f410, %f408, %f407, %p67;
	selp.f32 	%f412, %f409, %f411, %p68;
	and.b32  	%r296, %r295, 2;
	setp.eq.f32 	%p70, %f416, %f389;
	mul.f32 	%f417, %f389, 0f00000000;
	selp.f32 	%f444, %f442, %f441, %p74;
	selp.f32 	%f446, %f443, %f445, %p75;
	and.b32  	%r306, %r305, 2;
	setp.eq.f32 	%p77, %f449, %f423;
	mul.f32 	%f450, %f423, 0f00000000;
	and.b32  	%r17, %r310, 1;
	setp.eq.s32 	%p97, %r328, 0;
	sub.f32 	%f500, %f139, %f496;
	selp.f32 	%f504, %f503, %f498, %p98;
	abs.f32 	%f505, %f691;
	setp.eq.s32 	%p117, %r358, 0;
	sub.f32 	%f554, %f139, %f550;
	selp.f32 	%f558, %f557, %f552, %p118;
	abs.f32 	%f559, %f683;
	or.b16  	%rs18, %rs17, %rs15;
	selp.f32 	%f604, %f602, %f603, %p137;
	and.b32  	%r372, %r370, 2;
	mul.f32 	%f70, %f141, %f141;
	mul.f32 	%f4, %f175, %f175;
	mul.f32 	%f8, %f210, %f210;
	mul.f32 	%f13, %f244, %f244;
	mul.f32 	%f17, %f279, %f279;
	mul.f32 	%f22, %f313, %f313;
	mul.f32 	%f26, %f348, %f348;
	mul.f32 	%f31, %f382, %f382;
	setp.eq.s32 	%p69, %r296, 0;
	sub.f32 	%f414, %f139, %f410;
	selp.f32 	%f418, %f417, %f412, %p70;
	abs.f32 	%f419, %f389;
	setp.eq.s32 	%p76, %r306, 0;
	sub.f32 	%f447, %f139, %f444;
	selp.f32 	%f451, %f450, %f446, %p77;
	abs.f32 	%f452, %f423;
	setp.eq.s32 	%p92, %r17, 0;
	selp.f32 	%f501, %f496, %f500, %p97;
	setp.gt.f32 	%p99, %f505, 0f4B800000;
	add.f32 	%f506, %f504, 0f3F800000;
	selp.f32 	%f555, %f550, %f554, %p117;
	setp.gt.f32 	%p119, %f559, 0f4B800000;
	add.f32 	%f560, %f558, 0f3F800000;
	shr.u16 	%rs19, %rs18, 13;
	setp.eq.s32 	%p138, %r372, 0;
	neg.f32 	%f606, %f604;
	add.s32 	%r373, %r370, 1;
	cvt.rzi.f32.f32 	%f611, %f695;
	ld.param.u64 	%rd1, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7];
	mul.wide.u32 	%rd50, %r88, 4;
	mul.f32 	%f145, %f70, 0f3E04A17D;
	mul.f32 	%f179, %f4, 0f3E04A17D;
	mul.f32 	%f214, %f8, 0f3E04A17D;
	mul.f32 	%f248, %f13, 0f3E04A17D;
	mul.f32 	%f283, %f17, 0f3E04A17D;
	mul.f32 	%f317, %f22, 0f3E04A17D;
	mul.f32 	%f352, %f26, 0f3E04A17D;
	mul.f32 	%f385, %f31, 0f3E04A17D;
	selp.f32 	%f415, %f410, %f414, %p69;
	setp.gt.f32 	%p71, %f419, 0f4B800000;
	add.f32 	%f420, %f418, 0f3F800000;
	selp.f32 	%f448, %f444, %f447, %p76;
	setp.gt.f32 	%p78, %f452, 0f4B800000;
	add.f32 	%f453, %f451, 0f3F800000;
	selp.f32 	%f507, %f506, %f501, %p99;
	selp.f32 	%f87, 0f3F800000, 0f00000000, %p92;
	selp.f32 	%f561, %f560, %f555, %p119;
	and.b16  	%rs20, %rs19, 6;
	and.b32  	%r359, %r87, 4;
	selp.f32 	%f605, %f603, %f602, %p137;
	selp.f32 	%f607, %f604, %f606, %p138;
	and.b32  	%r374, %r373, 2;
	setp.eq.f32 	%p140, %f611, %f695;
	mul.f32 	%f612, %f695, 0f00000000;
	add.s64 	%rd51, %rd1, %rd50;
	mul.f32 	%f3, %f145, %f673;
	mul.f32 	%f180, %f179, %f674;
	mul.f32 	%f12, %f214, %f675;
	mul.f32 	%f249, %f248, %f676;
	mul.f32 	%f21, %f283, %f677;
	mul.f32 	%f318, %f317, %f678;
	mul.f32 	%f30, %f352, %f679;
	mul.f32 	%f386, %f385, %f680;
	selp.f32 	%f421, %f420, %f415, %p71;
	selp.f32 	%f454, %f453, %f448, %p78;
	mul.f32 	%f88, %f507, %f87;
	mul.f32 	%f89, %f504, %f87;
	mul.f32 	%f562, %f561, %f87;
	mul.f32 	%f563, %f558, %f87;
	cvt.u32.u16 	%r31, %rs20;
	or.b32  	%r33, %r16, %r359;
	setp.eq.s32 	%p139, %r374, 0;
	sub.f32 	%f609, %f139, %f605;
	selp.f32 	%f613, %f612, %f607, %p140;
	abs.f32 	%f614, %f695;
	ld.param.u64 	%rd2, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8];
	ld.param.u64 	%rd3, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9];
	ld.global.u32 	%r89, [%rd51];
	mov.b32 	%r227, %f180;
	mov.b32 	%r226, %f3;
	mov.b32 	%r245, %f249;
	mov.b32 	%r244, %f12;
	mov.b32 	%r263, %f318;
	mov.b32 	%r262, %f21;
	mov.b32 	%r281, %f386;
	mov.b32 	%r280, %f30;
	mov.b32 	%r283, %f421;
	mov.b32 	%r284, %f454;
	mov.b32 	%r286, %f418;
	mov.b32 	%r287, %f451;
	mov.b32 	%r341, %f562;
	mov.b32 	%r340, %f88;
	mov.b32 	%r347, %f563;
	mov.b32 	%r346, %f89;
	setp.eq.s32 	%p134, %r33, %r31;
	selp.f32 	%f610, %f605, %f609, %p139;
	setp.gt.f32 	%p141, %f614, 0f4B800000;
	add.f32 	%f615, %f613, 0f3F800000;
	// begin inline asm
	cvt.rn.f16x2.f32 %r225, %r227, %r226;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r243, %r245, %r244;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r261, %r263, %r262;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r279, %r281, %r280;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r282, %r284, %r283;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r285, %r287, %r286;
	// end inline asm
	shr.u32 	%r15, %r5, 2;
	xor.b32  	%r344, %r347, -2147483648;
	xor.b32  	%r343, %r346, -2147483648;
	or.b16  	%rs21, %rs19, 1;
	selp.f32 	%f616, %f615, %f610, %p141;
	selp.f32 	%f617, 0f3F800000, 0f00000000, %p134;
	// begin inline asm
	cvt.rn.f16x2.f32 %r339, %r341, %r340;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r342, %r344, %r343;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r345, %r347, %r346;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r348, %r341, %r340;
	// end inline asm
	cvt.u32.u16 	%r32, %rs21;
	mul.f32 	%f107, %f616, %f617;
	mul.f32 	%f108, %f613, %f617;
	setp.eq.s32 	%p154, %r33, %r32;
	add.f32 	%f638, %f687, %f687;
	mov.b32 	%r393, %f638;
	and.b32  	%r394, %r393, -2147483648;
	or.b32  	%r395, %r394, 1056964608;
	mov.b32 	%f639, %r395;
	add.f32 	%f640, %f638, %f639;
	cvt.rzi.f32.f32 	%f641, %f640;
	abs.f32 	%f642, %f638;
	setp.gt.f32 	%p155, %f642, 0f4B000000;
	selp.f32 	%f643, %f638, %f641, %p155;
	cvt.rzi.f32.f32 	%f644, %f638;
	setp.lt.f32 	%p156, %f642, 0f3F000000;
	selp.f32 	%f645, %f644, %f643, %p156;
	cvt.rzi.s32.f32 	%r396, %f645;
	fma.rn.f32 	%f646, %f645, 0fBF000000, %f687;
	mul.f32 	%f647, %f646, %f646;
	fma.rn.f32 	%f648, %f647, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f649, %f647, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f650, %f648, %f647, 0fC0A55DF6;
	fma.rn.f32 	%f651, %f649, %f647, 0f4081E0CF;
	fma.rn.f32 	%f652, %f647, %f646, 0f00000000;
	fma.rn.f32 	%f653, %f651, %f647, 0fC09DE9E6;
	fma.rn.f32 	%f654, %f650, %f652, 0f00000000;
	fma.rn.f32 	%f655, %f653, %f647, 0f3F800000;
	fma.rn.f32 	%f656, %f646, 0f40490FDB, %f654;
	and.b32  	%r397, %r396, 1;
	setp.eq.b32 	%p157, %r397, 1;
	selp.f32 	%f657, %f655, %f656, %p157;
	selp.f32 	%f658, %f656, %f655, %p157;
	and.b32  	%r398, %r396, 2;
	setp.eq.s32 	%p158, %r398, 0;
	neg.f32 	%f659, %f657;
	selp.f32 	%f660, %f657, %f659, %p158;
	add.s32 	%r399, %r396, 1;
	and.b32  	%r400, %r399, 2;
	setp.eq.s32 	%p159, %r400, 0;
	sub.f32 	%f662, %f139, %f658;
	selp.f32 	%f663, %f658, %f662, %p159;
	cvt.rzi.f32.f32 	%f664, %f687;
	setp.eq.f32 	%p160, %f664, %f687;
	mul.f32 	%f665, %f687, 0f00000000;
	selp.f32 	%f666, %f665, %f660, %p160;
	abs.f32 	%f667, %f687;
	setp.gt.f32 	%p161, %f667, 0f4B800000;
	add.f32 	%f668, %f666, 0f3F800000;
	selp.f32 	%f669, %f668, %f663, %p161;
	selp.f32 	%f670, 0f3F800000, 0f00000000, %p154;
	mul.f32 	%f671, %f669, %f670;
	mul.f32 	%f672, %f666, %f670;
	mov.b32 	%r383, %f671;
	mov.b32 	%r382, %f107;
	// begin inline asm
	cvt.rn.f16x2.f32 %r381, %r383, %r382;
	// end inline asm
	mov.b32 	%r389, %f672;
	xor.b32  	%r386, %r389, -2147483648;
	mov.b32 	%r388, %f108;
	xor.b32  	%r385, %r388, -2147483648;
	// begin inline asm
	cvt.rn.f16x2.f32 %r384, %r386, %r385;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r387, %r389, %r388;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r390, %r383, %r382;
	// end inline asm
	shl.b32 	%r402, %r196, 13;
	shl.b32 	%r403, %r200, 9;
	shl.b32 	%r404, %r5, 2;
	and.b32  	%r405, %r404, 28;
	shl.b32 	%r406, %r1, 5;
	and.b32  	%r407, %r406, 224;
	or.b32  	%r408, %r405, %r407;
	and.b32  	%r409, %r2, 6144;
	shr.u32 	%r46, %r5, 4;
	or.b32  	%r410, %r409, %r408;
	shl.b32 	%r47, %r3, 2;
	and.b32  	%r411, %r15, 2;
	or.b32  	%r48, %r411, %r47;
	and.b32  	%r49, %r406, 256;
	or.b32  	%r412, %r402, %r49;
	or.b32  	%r413, %r412, %r410;
	add.s32 	%r50, %r413, %r403;
	or.b32  	%r51, %r47, 16;
	or.b32  	%r52, %r51, %r411;
	or.b32  	%r53, %r47, 32;
	or.b32  	%r54, %r53, %r411;
	or.b32  	%r55, %r47, 48;
	or.b32  	%r56, %r55, %r411;
	or.b32  	%r57, %r47, 64;
	or.b32  	%r58, %r57, %r411;
	or.b32  	%r59, %r47, 80;
	or.b32  	%r60, %r59, %r411;
	or.b32  	%r61, %r47, 96;
	or.b32  	%r62, %r61, %r411;
	or.b32  	%r63, %r47, 112;
	or.b32  	%r64, %r63, %r411;
	or.b32  	%r65, %r47, 128;
	or.b32  	%r66, %r65, %r411;
	or.b32  	%r67, %r47, 144;
	or.b32  	%r68, %r67, %r411;
	or.b32  	%r69, %r47, 160;
	or.b32  	%r70, %r69, %r411;
	or.b32  	%r71, %r47, 176;
	or.b32  	%r72, %r71, %r411;
	or.b32  	%r73, %r47, 192;
	or.b32  	%r74, %r73, %r411;
	or.b32  	%r75, %r47, 208;
	or.b32  	%r76, %r75, %r411;
	or.b32  	%r77, %r47, 224;
	or.b32  	%r78, %r77, %r411;
	or.b32  	%r79, %r47, 240;
	or.b32  	%r80, %r79, %r411;
	and.b32  	%r81, %r5, 8;
	shl.b32 	%r414, %r5, 4;
	or.b32  	%r415, %r414, %r81;
	shr.u32 	%r416, %r415, 2;
	and.b32  	%r417, %r416, 30;
	shl.b32 	%r418, %r3, 1;
	shl.b32 	%r419, %r5, 3;
	and.b32  	%r420, %r419, 8;
	or.b32  	%r421, %r420, %r418;
	and.b32  	%r422, %r404, 16;
	or.b32  	%r423, %r421, %r422;
	and.b32  	%r424, %r419, 64;
	or.b32  	%r425, %r423, %r424;
	shl.b32 	%r426, %r5, 1;
	and.b32  	%r427, %r426, 32;
	or.b32  	%r428, %r425, %r427;
	bfe.u32 	%r429, %r428, 2, 5;
	and.b32  	%r430, %r4, 32;
	or.b32  	%r431, %r430, %r429;
	bfe.s32 	%r432, %r5, 1, 1;
	and.b32  	%r433, %r432, 65;
	add.s32 	%r434, %r429, %r433;
	add.s32 	%r435, %r434, %r430;
	mul.lo.s32 	%r436, %r46, 65;
	add.s32 	%r437, %r417, %r436;
	shl.b32 	%r438, %r198, 11;
	add.s32 	%r439, %r438, -6144;
	shl.b32 	%r440, %r5, 6;
	and.b32  	%r441, %r440, 1536;
	or.b32  	%r82, %r441, %r408;
	cvt.s64.s32 	%rd5, %r439;
	mul.lo.s32 	%r442, %r3, 161;
	add.s32 	%r443, %r437, %r442;
	mul.wide.u32 	%rd52, %r443, 4;
	mov.u64 	%rd53, shmem;
	add.s64 	%rd6, %rd53, %rd52;
	cvt.u64.u32 	%rd54, %r442;
	cvt.u64.u32 	%rd55, %r436;
	cvt.u64.u32 	%rd56, %r417;
	add.s64 	%rd57, %rd56, %rd55;
	add.s64 	%rd58, %rd57, %rd54;
	shl.b64 	%rd59, %rd58, 2;
	add.s64 	%rd7, %rd53, %rd59;
	shr.u32 	%r444, %r51, 2;
	mul.lo.s32 	%r445, %r444, 161;
	add.s32 	%r446, %r437, %r445;
	mul.wide.u32 	%rd60, %r446, 4;
	add.s64 	%rd8, %rd53, %rd60;
	cvt.u64.u32 	%rd61, %r445;
	add.s64 	%rd62, %rd57, %rd61;
	shl.b64 	%rd63, %rd62, 2;
	add.s64 	%rd9, %rd53, %rd63;
	shr.u32 	%r447, %r53, 2;
	mul.lo.s32 	%r448, %r447, 161;
	add.s32 	%r449, %r437, %r448;
	mul.wide.u32 	%rd64, %r449, 4;
	add.s64 	%rd10, %rd53, %rd64;
	cvt.u64.u32 	%rd65, %r448;
	add.s64 	%rd66, %rd57, %rd65;
	shl.b64 	%rd67, %rd66, 2;
	add.s64 	%rd11, %rd53, %rd67;
	shr.u32 	%r450, %r55, 2;
	mul.lo.s32 	%r451, %r450, 161;
	add.s32 	%r452, %r437, %r451;
	mul.wide.u32 	%rd68, %r452, 4;
	add.s64 	%rd12, %rd53, %rd68;
	cvt.u64.u32 	%rd69, %r451;
	add.s64 	%rd70, %rd57, %rd69;
	shl.b64 	%rd71, %rd70, 2;
	add.s64 	%rd13, %rd53, %rd71;
	shr.u32 	%r453, %r57, 2;
	mul.lo.s32 	%r454, %r453, 161;
	add.s32 	%r455, %r437, %r454;
	mul.wide.u32 	%rd72, %r455, 4;
	add.s64 	%rd14, %rd53, %rd72;
	cvt.u64.u32 	%rd73, %r454;
	add.s64 	%rd74, %rd57, %rd73;
	shl.b64 	%rd75, %rd74, 2;
	add.s64 	%rd15, %rd53, %rd75;
	shr.u32 	%r456, %r59, 2;
	mul.lo.s32 	%r457, %r456, 161;
	add.s32 	%r458, %r437, %r457;
	mul.wide.u32 	%rd76, %r458, 4;
	add.s64 	%rd16, %rd53, %rd76;
	cvt.u64.u32 	%rd77, %r457;
	add.s64 	%rd78, %rd57, %rd77;
	shl.b64 	%rd79, %rd78, 2;
	add.s64 	%rd17, %rd53, %rd79;
	shr.u32 	%r459, %r61, 2;
	mul.lo.s32 	%r460, %r459, 161;
	add.s32 	%r461, %r437, %r460;
	mul.wide.u32 	%rd80, %r461, 4;
	add.s64 	%rd18, %rd53, %rd80;
	cvt.u64.u32 	%rd81, %r460;
	add.s64 	%rd82, %rd57, %rd81;
	shl.b64 	%rd83, %rd82, 2;
	add.s64 	%rd19, %rd53, %rd83;
	shr.u32 	%r462, %r63, 2;
	mul.lo.s32 	%r463, %r462, 161;
	add.s32 	%r464, %r437, %r463;
	mul.wide.u32 	%rd84, %r464, 4;
	add.s64 	%rd20, %rd53, %rd84;
	cvt.u64.u32 	%rd85, %r463;
	add.s64 	%rd86, %rd57, %rd85;
	shl.b64 	%rd87, %rd86, 2;
	add.s64 	%rd21, %rd53, %rd87;
	shr.u32 	%r465, %r65, 2;
	mul.lo.s32 	%r466, %r465, 161;
	add.s32 	%r467, %r437, %r466;
	mul.wide.u32 	%rd88, %r467, 4;
	add.s64 	%rd22, %rd53, %rd88;
	cvt.u64.u32 	%rd89, %r466;
	add.s64 	%rd90, %rd57, %rd89;
	shl.b64 	%rd91, %rd90, 2;
	add.s64 	%rd23, %rd53, %rd91;
	shr.u32 	%r468, %r67, 2;
	mul.lo.s32 	%r469, %r468, 161;
	add.s32 	%r470, %r437, %r469;
	mul.wide.u32 	%rd92, %r470, 4;
	add.s64 	%rd24, %rd53, %rd92;
	cvt.u64.u32 	%rd93, %r469;
	add.s64 	%rd94, %rd57, %rd93;
	shl.b64 	%rd95, %rd94, 2;
	add.s64 	%rd25, %rd53, %rd95;
	shr.u32 	%r471, %r69, 2;
	mul.lo.s32 	%r472, %r471, 161;
	add.s32 	%r473, %r437, %r472;
	mul.wide.u32 	%rd96, %r473, 4;
	add.s64 	%rd26, %rd53, %rd96;
	cvt.u64.u32 	%rd97, %r472;
	add.s64 	%rd98, %rd57, %rd97;
	shl.b64 	%rd99, %rd98, 2;
	add.s64 	%rd27, %rd53, %rd99;
	shr.u32 	%r474, %r71, 2;
	mul.lo.s32 	%r475, %r474, 161;
	add.s32 	%r476, %r437, %r475;
	mul.wide.u32 	%rd100, %r476, 4;
	add.s64 	%rd28, %rd53, %rd100;
	cvt.u64.u32 	%rd101, %r475;
	add.s64 	%rd102, %rd57, %rd101;
	shl.b64 	%rd103, %rd102, 2;
	add.s64 	%rd29, %rd53, %rd103;
	shr.u32 	%r477, %r73, 2;
	mul.lo.s32 	%r478, %r477, 161;
	add.s32 	%r479, %r437, %r478;
	mul.wide.u32 	%rd104, %r479, 4;
	add.s64 	%rd30, %rd53, %rd104;
	cvt.u64.u32 	%rd105, %r478;
	add.s64 	%rd106, %rd57, %rd105;
	shl.b64 	%rd107, %rd106, 2;
	add.s64 	%rd31, %rd53, %rd107;
	shr.u32 	%r480, %r75, 2;
	mul.lo.s32 	%r481, %r480, 161;
	add.s32 	%r482, %r437, %r481;
	mul.wide.u32 	%rd108, %r482, 4;
	add.s64 	%rd32, %rd53, %rd108;
	cvt.u64.u32 	%rd109, %r481;
	add.s64 	%rd110, %rd57, %rd109;
	shl.b64 	%rd111, %rd110, 2;
	add.s64 	%rd33, %rd53, %rd111;
	shr.u32 	%r483, %r77, 2;
	mul.lo.s32 	%r484, %r483, 161;
	add.s32 	%r485, %r437, %r484;
	mul.wide.u32 	%rd112, %r485, 4;
	add.s64 	%rd34, %rd53, %rd112;
	cvt.u64.u32 	%rd113, %r484;
	add.s64 	%rd114, %rd57, %rd113;
	shl.b64 	%rd115, %rd114, 2;
	add.s64 	%rd35, %rd53, %rd115;
	shr.u32 	%r486, %r79, 2;
	mul.lo.s32 	%r487, %r486, 161;
	add.s32 	%r488, %r437, %r487;
	mul.wide.u32 	%rd116, %r488, 4;
	add.s64 	%rd36, %rd53, %rd116;
	cvt.u64.u32 	%rd117, %r487;
	add.s64 	%rd118, %rd57, %rd117;
	shl.b64 	%rd119, %rd118, 2;
	add.s64 	%rd37, %rd53, %rd119;
	mad.lo.s32 	%r489, %r88, 65, %r431;
	mul.wide.u32 	%rd120, %r435, 4;
	add.s64 	%rd38, %rd53, %rd120;
	mul.wide.u32 	%rd121, %r489, 4;
	add.s64 	%rd39, %rd53, %rd121;
	setp.eq.s32 	%p163, %r81, 0;
	mov.u16 	%rs87, 25600;
	mov.u16 	%rs61, 21504;
	mov.u16 	%rs95, 18432;
	mov.u16 	%rs83, -14592;
	mov.u32 	%r1898, %r1893;
	mov.u32 	%r1907, %r1893;
	mov.u32 	%r1906, %r1893;
	mov.u32 	%r86, %r1893;
	bra.uni 	$L__BB0_65;
$L__BB0_69:                             // %pass18722
                                        //   in Loop: Header=BB0_65 Depth=1
	or.b32  	%r114, %r51, %r86;
	or.b32  	%r115, %r53, %r86;
	or.b32  	%r116, %r55, %r86;
	or.b32  	%r117, %r57, %r86;
	or.b32  	%r118, %r59, %r86;
	or.b32  	%r119, %r61, %r86;
	or.b32  	%r120, %r63, %r86;
	or.b32  	%r121, %r65, %r86;
	or.b32  	%r122, %r67, %r86;
	or.b32  	%r123, %r69, %r86;
	or.b32  	%r124, %r71, %r86;
	or.b32  	%r125, %r73, %r86;
	or.b32  	%r126, %r75, %r86;
	or.b32  	%r127, %r77, %r86;
	or.b32  	%r128, %r79, %r86;
	shl.b32 	%r1829, %r114, 9;
	and.b32  	%r1830, %r1829, 4077568;
	or.b32  	%r1831, %r1830, %r82;
	or.b32  	%r1832, %r1831, %r49;
	cvt.u64.u32 	%rd169, %r1832;
	add.s64 	%rd170, %rd169, %rd5;
	shr.u64 	%rd171, %rd170, 42;
	add.s64 	%rd172, %rd170, %rd171;
	shr.s64 	%rd173, %rd172, 22;
	setp.lt.s64 	%p219, %rd170, 0;
	and.b64  	%rd174, %rd172, -4194304;
	setp.ne.s64 	%p220, %rd174, %rd170;
	and.pred  	%p221, %p219, %p220;
	selp.u64 	%rd175, 1, 0, %p221;
	sub.s64 	%rd176, %rd175, %rd173;
	shl.b64 	%rd177, %rd176, 22;
	add.s64 	%rd178, %rd177, %rd170;
	shl.b64 	%rd179, %rd178, 2;
	add.s64 	%rd180, %rd3, %rd179;
	st.global.v4.u32 	[%rd180], {%r135, %r137, %r136, %r138};
	shl.b32 	%r1833, %r115, 9;
	and.b32  	%r1834, %r1833, 4085760;
	or.b32  	%r1835, %r1834, %r82;
	or.b32  	%r1836, %r1835, %r49;
	cvt.u64.u32 	%rd181, %r1836;
	add.s64 	%rd182, %rd181, %rd5;
	shr.u64 	%rd183, %rd182, 42;
	add.s64 	%rd184, %rd182, %rd183;
	shr.s64 	%rd185, %rd184, 22;
	setp.lt.s64 	%p222, %rd182, 0;
	and.b64  	%rd186, %rd184, -4194304;
	setp.ne.s64 	%p223, %rd186, %rd182;
	and.pred  	%p224, %p222, %p223;
	selp.u64 	%rd187, 1, 0, %p224;
	sub.s64 	%rd188, %rd187, %rd185;
	shl.b64 	%rd189, %rd188, 22;
	add.s64 	%rd190, %rd189, %rd182;
	shl.b64 	%rd191, %rd190, 2;
	add.s64 	%rd192, %rd3, %rd191;
	st.global.v4.u32 	[%rd192], {%r139, %r141, %r140, %r142};
	shl.b32 	%r1837, %r116, 9;
	and.b32  	%r1838, %r1837, 4093952;
	or.b32  	%r1839, %r1838, %r82;
	or.b32  	%r1840, %r1839, %r49;
	cvt.u64.u32 	%rd193, %r1840;
	add.s64 	%rd194, %rd193, %rd5;
	shr.u64 	%rd195, %rd194, 42;
	add.s64 	%rd196, %rd194, %rd195;
	shr.s64 	%rd197, %rd196, 22;
	setp.lt.s64 	%p225, %rd194, 0;
	and.b64  	%rd198, %rd196, -4194304;
	setp.ne.s64 	%p226, %rd198, %rd194;
	and.pred  	%p227, %p225, %p226;
	selp.u64 	%rd199, 1, 0, %p227;
	sub.s64 	%rd200, %rd199, %rd197;
	shl.b64 	%rd201, %rd200, 22;
	add.s64 	%rd202, %rd201, %rd194;
	shl.b64 	%rd203, %rd202, 2;
	add.s64 	%rd204, %rd3, %rd203;
	st.global.v4.u32 	[%rd204], {%r143, %r145, %r144, %r146};
	shl.b32 	%r1841, %r117, 9;
	and.b32  	%r1842, %r1841, 4102144;
	or.b32  	%r1843, %r1842, %r82;
	or.b32  	%r1844, %r1843, %r49;
	cvt.u64.u32 	%rd205, %r1844;
	add.s64 	%rd206, %rd205, %rd5;
	shr.u64 	%rd207, %rd206, 42;
	add.s64 	%rd208, %rd206, %rd207;
	shr.s64 	%rd209, %rd208, 22;
	setp.lt.s64 	%p228, %rd206, 0;
	and.b64  	%rd210, %rd208, -4194304;
	setp.ne.s64 	%p229, %rd210, %rd206;
	and.pred  	%p230, %p228, %p229;
	selp.u64 	%rd211, 1, 0, %p230;
	sub.s64 	%rd212, %rd211, %rd209;
	shl.b64 	%rd213, %rd212, 22;
	add.s64 	%rd214, %rd213, %rd206;
	shl.b64 	%rd215, %rd214, 2;
	add.s64 	%rd216, %rd3, %rd215;
	st.global.v4.u32 	[%rd216], {%r147, %r149, %r148, %r150};
	shl.b32 	%r1845, %r118, 9;
	and.b32  	%r1846, %r1845, 4110336;
	or.b32  	%r1847, %r1846, %r82;
	or.b32  	%r1848, %r1847, %r49;
	cvt.u64.u32 	%rd217, %r1848;
	add.s64 	%rd218, %rd217, %rd5;
	shr.u64 	%rd219, %rd218, 42;
	add.s64 	%rd220, %rd218, %rd219;
	shr.s64 	%rd221, %rd220, 22;
	setp.lt.s64 	%p231, %rd218, 0;
	and.b64  	%rd222, %rd220, -4194304;
	setp.ne.s64 	%p232, %rd222, %rd218;
	and.pred  	%p233, %p231, %p232;
	selp.u64 	%rd223, 1, 0, %p233;
	sub.s64 	%rd224, %rd223, %rd221;
	shl.b64 	%rd225, %rd224, 22;
	add.s64 	%rd226, %rd225, %rd218;
	shl.b64 	%rd227, %rd226, 2;
	add.s64 	%rd228, %rd3, %rd227;
	st.global.v4.u32 	[%rd228], {%r151, %r153, %r152, %r154};
	shl.b32 	%r1849, %r119, 9;
	and.b32  	%r1850, %r1849, 4118528;
	or.b32  	%r1851, %r1850, %r82;
	or.b32  	%r1852, %r1851, %r49;
	cvt.u64.u32 	%rd229, %r1852;
	add.s64 	%rd230, %rd229, %rd5;
	shr.u64 	%rd231, %rd230, 42;
	add.s64 	%rd232, %rd230, %rd231;
	shr.s64 	%rd233, %rd232, 22;
	setp.lt.s64 	%p234, %rd230, 0;
	and.b64  	%rd234, %rd232, -4194304;
	setp.ne.s64 	%p235, %rd234, %rd230;
	and.pred  	%p236, %p234, %p235;
	selp.u64 	%rd235, 1, 0, %p236;
	sub.s64 	%rd236, %rd235, %rd233;
	shl.b64 	%rd237, %rd236, 22;
	add.s64 	%rd238, %rd237, %rd230;
	shl.b64 	%rd239, %rd238, 2;
	add.s64 	%rd240, %rd3, %rd239;
	st.global.v4.u32 	[%rd240], {%r155, %r157, %r156, %r158};
	shl.b32 	%r1853, %r120, 9;
	and.b32  	%r1854, %r1853, 4126720;
	or.b32  	%r1855, %r1854, %r82;
	or.b32  	%r1856, %r1855, %r49;
	cvt.u64.u32 	%rd241, %r1856;
	add.s64 	%rd242, %rd241, %rd5;
	shr.u64 	%rd243, %rd242, 42;
	add.s64 	%rd244, %rd242, %rd243;
	shr.s64 	%rd245, %rd244, 22;
	setp.lt.s64 	%p237, %rd242, 0;
	and.b64  	%rd246, %rd244, -4194304;
	setp.ne.s64 	%p238, %rd246, %rd242;
	and.pred  	%p239, %p237, %p238;
	selp.u64 	%rd247, 1, 0, %p239;
	sub.s64 	%rd248, %rd247, %rd245;
	shl.b64 	%rd249, %rd248, 22;
	add.s64 	%rd250, %rd249, %rd242;
	shl.b64 	%rd251, %rd250, 2;
	add.s64 	%rd252, %rd3, %rd251;
	st.global.v4.u32 	[%rd252], {%r159, %r161, %r160, %r162};
	shl.b32 	%r1857, %r121, 9;
	and.b32  	%r1858, %r1857, 4134912;
	or.b32  	%r1859, %r1858, %r82;
	or.b32  	%r1860, %r1859, %r49;
	cvt.u64.u32 	%rd253, %r1860;
	add.s64 	%rd254, %rd253, %rd5;
	shr.u64 	%rd255, %rd254, 42;
	add.s64 	%rd256, %rd254, %rd255;
	shr.s64 	%rd257, %rd256, 22;
	setp.lt.s64 	%p240, %rd254, 0;
	and.b64  	%rd258, %rd256, -4194304;
	setp.ne.s64 	%p241, %rd258, %rd254;
	and.pred  	%p242, %p240, %p241;
	selp.u64 	%rd259, 1, 0, %p242;
	sub.s64 	%rd260, %rd259, %rd257;
	shl.b64 	%rd261, %rd260, 22;
	add.s64 	%rd262, %rd261, %rd254;
	shl.b64 	%rd263, %rd262, 2;
	add.s64 	%rd264, %rd3, %rd263;
	st.global.v4.u32 	[%rd264], {%r163, %r165, %r164, %r166};
	shl.b32 	%r1861, %r122, 9;
	and.b32  	%r1862, %r1861, 4143104;
	or.b32  	%r1863, %r1862, %r82;
	or.b32  	%r1864, %r1863, %r49;
	cvt.u64.u32 	%rd265, %r1864;
	add.s64 	%rd266, %rd265, %rd5;
	shr.u64 	%rd267, %rd266, 42;
	add.s64 	%rd268, %rd266, %rd267;
	shr.s64 	%rd269, %rd268, 22;
	setp.lt.s64 	%p243, %rd266, 0;
	and.b64  	%rd270, %rd268, -4194304;
	setp.ne.s64 	%p244, %rd270, %rd266;
	and.pred  	%p245, %p243, %p244;
	selp.u64 	%rd271, 1, 0, %p245;
	sub.s64 	%rd272, %rd271, %rd269;
	shl.b64 	%rd273, %rd272, 22;
	add.s64 	%rd274, %rd273, %rd266;
	shl.b64 	%rd275, %rd274, 2;
	add.s64 	%rd276, %rd3, %rd275;
	st.global.v4.u32 	[%rd276], {%r167, %r169, %r168, %r170};
	shl.b32 	%r1865, %r123, 9;
	and.b32  	%r1866, %r1865, 4151296;
	or.b32  	%r1867, %r1866, %r82;
	or.b32  	%r1868, %r1867, %r49;
	cvt.u64.u32 	%rd277, %r1868;
	add.s64 	%rd278, %rd277, %rd5;
	shr.u64 	%rd279, %rd278, 42;
	add.s64 	%rd280, %rd278, %rd279;
	shr.s64 	%rd281, %rd280, 22;
	setp.lt.s64 	%p246, %rd278, 0;
	and.b64  	%rd282, %rd280, -4194304;
	setp.ne.s64 	%p247, %rd282, %rd278;
	and.pred  	%p248, %p246, %p247;
	selp.u64 	%rd283, 1, 0, %p248;
	sub.s64 	%rd284, %rd283, %rd281;
	shl.b64 	%rd285, %rd284, 22;
	add.s64 	%rd286, %rd285, %rd278;
	shl.b64 	%rd287, %rd286, 2;
	add.s64 	%rd288, %rd3, %rd287;
	st.global.v4.u32 	[%rd288], {%r171, %r173, %r172, %r174};
	shl.b32 	%r1869, %r124, 9;
	and.b32  	%r1870, %r1869, 4159488;
	or.b32  	%r1871, %r1870, %r82;
	or.b32  	%r1872, %r1871, %r49;
	cvt.u64.u32 	%rd289, %r1872;
	add.s64 	%rd290, %rd289, %rd5;
	shr.u64 	%rd291, %rd290, 42;
	add.s64 	%rd292, %rd290, %rd291;
	shr.s64 	%rd293, %rd292, 22;
	setp.lt.s64 	%p249, %rd290, 0;
	and.b64  	%rd294, %rd292, -4194304;
	setp.ne.s64 	%p250, %rd294, %rd290;
	and.pred  	%p251, %p249, %p250;
	selp.u64 	%rd295, 1, 0, %p251;
	sub.s64 	%rd296, %rd295, %rd293;
	shl.b64 	%rd297, %rd296, 22;
	add.s64 	%rd298, %rd297, %rd290;
	shl.b64 	%rd299, %rd298, 2;
	add.s64 	%rd300, %rd3, %rd299;
	st.global.v4.u32 	[%rd300], {%r175, %r177, %r176, %r178};
	shl.b32 	%r1873, %r125, 9;
	and.b32  	%r1874, %r1873, 4167680;
	or.b32  	%r1875, %r1874, %r82;
	or.b32  	%r1876, %r1875, %r49;
	cvt.u64.u32 	%rd301, %r1876;
	add.s64 	%rd302, %rd301, %rd5;
	shr.u64 	%rd303, %rd302, 42;
	add.s64 	%rd304, %rd302, %rd303;
	shr.s64 	%rd305, %rd304, 22;
	setp.lt.s64 	%p252, %rd302, 0;
	and.b64  	%rd306, %rd304, -4194304;
	setp.ne.s64 	%p253, %rd306, %rd302;
	and.pred  	%p254, %p252, %p253;
	selp.u64 	%rd307, 1, 0, %p254;
	sub.s64 	%rd308, %rd307, %rd305;
	shl.b64 	%rd309, %rd308, 22;
	add.s64 	%rd310, %rd309, %rd302;
	shl.b64 	%rd311, %rd310, 2;
	add.s64 	%rd312, %rd3, %rd311;
	st.global.v4.u32 	[%rd312], {%r179, %r181, %r180, %r182};
	shl.b32 	%r1877, %r126, 9;
	and.b32  	%r1878, %r1877, 4175872;
	or.b32  	%r1879, %r1878, %r82;
	or.b32  	%r1880, %r1879, %r49;
	cvt.u64.u32 	%rd313, %r1880;
	add.s64 	%rd314, %rd313, %rd5;
	shr.u64 	%rd315, %rd314, 42;
	add.s64 	%rd316, %rd314, %rd315;
	shr.s64 	%rd317, %rd316, 22;
	setp.lt.s64 	%p255, %rd314, 0;
	and.b64  	%rd318, %rd316, -4194304;
	setp.ne.s64 	%p256, %rd318, %rd314;
	and.pred  	%p257, %p255, %p256;
	selp.u64 	%rd319, 1, 0, %p257;
	sub.s64 	%rd320, %rd319, %rd317;
	shl.b64 	%rd321, %rd320, 22;
	add.s64 	%rd322, %rd321, %rd314;
	shl.b64 	%rd323, %rd322, 2;
	add.s64 	%rd324, %rd3, %rd323;
	st.global.v4.u32 	[%rd324], {%r183, %r185, %r184, %r186};
	shl.b32 	%r1881, %r127, 9;
	and.b32  	%r1882, %r1881, 4184064;
	or.b32  	%r1883, %r1882, %r82;
	or.b32  	%r1884, %r1883, %r49;
	cvt.u64.u32 	%rd325, %r1884;
	add.s64 	%rd326, %rd325, %rd5;
	shr.u64 	%rd327, %rd326, 42;
	add.s64 	%rd328, %rd326, %rd327;
	shr.s64 	%rd329, %rd328, 22;
	setp.lt.s64 	%p258, %rd326, 0;
	and.b64  	%rd330, %rd328, -4194304;
	setp.ne.s64 	%p259, %rd330, %rd326;
	and.pred  	%p260, %p258, %p259;
	selp.u64 	%rd331, 1, 0, %p260;
	sub.s64 	%rd332, %rd331, %rd329;
	shl.b64 	%rd333, %rd332, 22;
	add.s64 	%rd334, %rd333, %rd326;
	shl.b64 	%rd335, %rd334, 2;
	add.s64 	%rd336, %rd3, %rd335;
	st.global.v4.u32 	[%rd336], {%r187, %r189, %r188, %r190};
	shl.b32 	%r1885, %r128, 9;
	and.b32  	%r1886, %r1885, 4192256;
	or.b32  	%r1887, %r1886, %r82;
	or.b32  	%r1888, %r1887, %r49;
	cvt.u64.u32 	%rd337, %r1888;
	add.s64 	%rd338, %rd337, %rd5;
	shr.u64 	%rd339, %rd338, 42;
	add.s64 	%rd340, %rd338, %rd339;
	shr.s64 	%rd341, %rd340, 22;
	setp.lt.s64 	%p261, %rd338, 0;
	and.b64  	%rd342, %rd340, -4194304;
	setp.ne.s64 	%p262, %rd342, %rd338;
	and.pred  	%p263, %p261, %p262;
	selp.u64 	%rd343, 1, 0, %p263;
	sub.s64 	%rd344, %rd343, %rd341;
	shl.b64 	%rd345, %rd344, 22;
	add.s64 	%rd346, %rd345, %rd338;
	shl.b64 	%rd347, %rd346, 2;
	add.s64 	%rd348, %rd3, %rd347;
	st.global.v4.u32 	[%rd348], {%r191, %r193, %r192, %r194};
	setp.ne.s32 	%p264, %r86, 7936;
	add.s32 	%r86, %r86, 256;
	add.s32 	%r1889, %r86, %r196;
	setp.lt.s32 	%p265, %r1889, %r197;
	and.pred  	%p266, %p264, %p265;
	@%p266 bra 	$L__BB0_65;
	bra.uni 	$L__BB0_70;
$L__BB0_65:                             // %L1093
                                        // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_66 Depth 2
	and.b32  	%r746, %r86, 7936;
	or.b32  	%r747, %r746, %r46;
	or.b32  	%r748, %r48, %r747;
	shl.b32 	%r749, %r748, 13;
	add.s32 	%r750, %r50, %r749;
	shr.s32 	%r751, %r750, 31;
	shr.u32 	%r752, %r751, 6;
	add.s32 	%r753, %r750, %r752;
	shr.s32 	%r754, %r753, 26;
	setp.lt.s32 	%p164, %r750, 0;
	and.b32  	%r755, %r753, -67108864;
	setp.ne.s32 	%p165, %r755, %r750;
	and.pred  	%p166, %p164, %p165;
	selp.u32 	%r756, 1, 0, %p166;
	sub.s32 	%r757, %r756, %r754;
	shl.b32 	%r758, %r757, 26;
	or.b32  	%r759, %r750, 1;
	add.s32 	%r760, %r759, %r758;
	mul.wide.s32 	%rd123, %r760, 4;
	add.s64 	%rd124, %rd2, %rd123;
	ld.global.v4.u32 	{%r761, %r762, %r763, %r764}, [%rd124+-4];
	or.b32  	%r765, %r52, %r747;
	shl.b32 	%r766, %r765, 13;
	add.s32 	%r767, %r50, %r766;
	shr.s32 	%r768, %r767, 31;
	shr.u32 	%r769, %r768, 6;
	add.s32 	%r770, %r767, %r769;
	shr.s32 	%r771, %r770, 26;
	setp.lt.s32 	%p167, %r767, 0;
	and.b32  	%r772, %r770, -67108864;
	setp.ne.s32 	%p168, %r772, %r767;
	and.pred  	%p169, %p167, %p168;
	selp.u32 	%r773, 1, 0, %p169;
	sub.s32 	%r774, %r773, %r771;
	shl.b32 	%r775, %r774, 26;
	or.b32  	%r776, %r767, 1;
	add.s32 	%r777, %r776, %r775;
	mul.wide.s32 	%rd125, %r777, 4;
	add.s64 	%rd126, %rd2, %rd125;
	ld.global.v4.u32 	{%r778, %r779, %r780, %r781}, [%rd126+-4];
	or.b32  	%r782, %r54, %r747;
	shl.b32 	%r783, %r782, 13;
	add.s32 	%r784, %r50, %r783;
	shr.s32 	%r785, %r784, 31;
	shr.u32 	%r786, %r785, 6;
	add.s32 	%r787, %r784, %r786;
	shr.s32 	%r788, %r787, 26;
	setp.lt.s32 	%p170, %r784, 0;
	and.b32  	%r789, %r787, -67108864;
	setp.ne.s32 	%p171, %r789, %r784;
	and.pred  	%p172, %p170, %p171;
	selp.u32 	%r790, 1, 0, %p172;
	sub.s32 	%r791, %r790, %r788;
	shl.b32 	%r792, %r791, 26;
	or.b32  	%r793, %r784, 1;
	add.s32 	%r794, %r793, %r792;
	mul.wide.s32 	%rd127, %r794, 4;
	add.s64 	%rd128, %rd2, %rd127;
	ld.global.v4.u32 	{%r795, %r796, %r797, %r798}, [%rd128+-4];
	or.b32  	%r799, %r56, %r747;
	shl.b32 	%r800, %r799, 13;
	add.s32 	%r801, %r50, %r800;
	shr.s32 	%r802, %r801, 31;
	shr.u32 	%r803, %r802, 6;
	add.s32 	%r804, %r801, %r803;
	shr.s32 	%r805, %r804, 26;
	setp.lt.s32 	%p173, %r801, 0;
	and.b32  	%r806, %r804, -67108864;
	setp.ne.s32 	%p174, %r806, %r801;
	and.pred  	%p175, %p173, %p174;
	selp.u32 	%r807, 1, 0, %p175;
	sub.s32 	%r808, %r807, %r805;
	shl.b32 	%r809, %r808, 26;
	or.b32  	%r810, %r801, 1;
	add.s32 	%r811, %r810, %r809;
	mul.wide.s32 	%rd129, %r811, 4;
	add.s64 	%rd130, %rd2, %rd129;
	ld.global.v4.u32 	{%r812, %r813, %r814, %r815}, [%rd130+-4];
	or.b32  	%r816, %r58, %r747;
	shl.b32 	%r817, %r816, 13;
	add.s32 	%r818, %r50, %r817;
	shr.s32 	%r819, %r818, 31;
	shr.u32 	%r820, %r819, 6;
	add.s32 	%r821, %r818, %r820;
	shr.s32 	%r822, %r821, 26;
	setp.lt.s32 	%p176, %r818, 0;
	and.b32  	%r823, %r821, -67108864;
	setp.ne.s32 	%p177, %r823, %r818;
	and.pred  	%p178, %p176, %p177;
	selp.u32 	%r824, 1, 0, %p178;
	sub.s32 	%r825, %r824, %r822;
	shl.b32 	%r826, %r825, 26;
	or.b32  	%r827, %r818, 1;
	add.s32 	%r828, %r827, %r826;
	mul.wide.s32 	%rd131, %r828, 4;
	add.s64 	%rd132, %rd2, %rd131;
	ld.global.v4.u32 	{%r829, %r830, %r831, %r832}, [%rd132+-4];
	or.b32  	%r833, %r60, %r747;
	shl.b32 	%r834, %r833, 13;
	add.s32 	%r835, %r50, %r834;
	shr.s32 	%r836, %r835, 31;
	shr.u32 	%r837, %r836, 6;
	add.s32 	%r838, %r835, %r837;
	shr.s32 	%r839, %r838, 26;
	setp.lt.s32 	%p179, %r835, 0;
	and.b32  	%r840, %r838, -67108864;
	setp.ne.s32 	%p180, %r840, %r835;
	and.pred  	%p181, %p179, %p180;
	selp.u32 	%r841, 1, 0, %p181;
	sub.s32 	%r842, %r841, %r839;
	shl.b32 	%r843, %r842, 26;
	or.b32  	%r844, %r835, 1;
	add.s32 	%r845, %r844, %r843;
	mul.wide.s32 	%rd133, %r845, 4;
	add.s64 	%rd134, %rd2, %rd133;
	ld.global.v4.u32 	{%r846, %r847, %r848, %r849}, [%rd134+-4];
	or.b32  	%r850, %r62, %r747;
	shl.b32 	%r851, %r850, 13;
	add.s32 	%r852, %r50, %r851;
	shr.s32 	%r853, %r852, 31;
	shr.u32 	%r854, %r853, 6;
	add.s32 	%r855, %r852, %r854;
	shr.s32 	%r856, %r855, 26;
	setp.lt.s32 	%p182, %r852, 0;
	and.b32  	%r857, %r855, -67108864;
	setp.ne.s32 	%p183, %r857, %r852;
	and.pred  	%p184, %p182, %p183;
	selp.u32 	%r858, 1, 0, %p184;
	sub.s32 	%r859, %r858, %r856;
	shl.b32 	%r860, %r859, 26;
	or.b32  	%r861, %r852, 1;
	add.s32 	%r862, %r861, %r860;
	mul.wide.s32 	%rd135, %r862, 4;
	add.s64 	%rd136, %rd2, %rd135;
	ld.global.v4.u32 	{%r863, %r864, %r865, %r866}, [%rd136+-4];
	or.b32  	%r867, %r64, %r747;
	shl.b32 	%r868, %r867, 13;
	add.s32 	%r869, %r50, %r868;
	shr.s32 	%r870, %r869, 31;
	shr.u32 	%r871, %r870, 6;
	add.s32 	%r872, %r869, %r871;
	shr.s32 	%r873, %r872, 26;
	setp.lt.s32 	%p185, %r869, 0;
	and.b32  	%r874, %r872, -67108864;
	setp.ne.s32 	%p186, %r874, %r869;
	and.pred  	%p187, %p185, %p186;
	selp.u32 	%r875, 1, 0, %p187;
	sub.s32 	%r876, %r875, %r873;
	shl.b32 	%r877, %r876, 26;
	or.b32  	%r878, %r869, 1;
	add.s32 	%r879, %r878, %r877;
	mul.wide.s32 	%rd137, %r879, 4;
	add.s64 	%rd138, %rd2, %rd137;
	ld.global.v4.u32 	{%r880, %r881, %r882, %r883}, [%rd138+-4];
	or.b32  	%r884, %r66, %r747;
	shl.b32 	%r885, %r884, 13;
	add.s32 	%r886, %r50, %r885;
	shr.s32 	%r887, %r886, 31;
	shr.u32 	%r888, %r887, 6;
	add.s32 	%r889, %r886, %r888;
	shr.s32 	%r890, %r889, 26;
	setp.lt.s32 	%p188, %r886, 0;
	and.b32  	%r891, %r889, -67108864;
	setp.ne.s32 	%p189, %r891, %r886;
	and.pred  	%p190, %p188, %p189;
	selp.u32 	%r892, 1, 0, %p190;
	sub.s32 	%r893, %r892, %r890;
	shl.b32 	%r894, %r893, 26;
	or.b32  	%r895, %r886, 1;
	add.s32 	%r896, %r895, %r894;
	mul.wide.s32 	%rd139, %r896, 4;
	add.s64 	%rd140, %rd2, %rd139;
	ld.global.v4.u32 	{%r897, %r898, %r899, %r900}, [%rd140+-4];
	or.b32  	%r901, %r68, %r747;
	shl.b32 	%r902, %r901, 13;
	add.s32 	%r903, %r50, %r902;
	shr.s32 	%r904, %r903, 31;
	shr.u32 	%r905, %r904, 6;
	add.s32 	%r906, %r903, %r905;
	shr.s32 	%r907, %r906, 26;
	setp.lt.s32 	%p191, %r903, 0;
	and.b32  	%r908, %r906, -67108864;
	setp.ne.s32 	%p192, %r908, %r903;
	and.pred  	%p193, %p191, %p192;
	selp.u32 	%r909, 1, 0, %p193;
	sub.s32 	%r910, %r909, %r907;
	shl.b32 	%r911, %r910, 26;
	or.b32  	%r912, %r903, 1;
	add.s32 	%r913, %r912, %r911;
	mul.wide.s32 	%rd141, %r913, 4;
	add.s64 	%rd142, %rd2, %rd141;
	ld.global.v4.u32 	{%r914, %r915, %r916, %r917}, [%rd142+-4];
	or.b32  	%r918, %r70, %r747;
	shl.b32 	%r919, %r918, 13;
	add.s32 	%r920, %r50, %r919;
	shr.s32 	%r921, %r920, 31;
	shr.u32 	%r922, %r921, 6;
	add.s32 	%r923, %r920, %r922;
	shr.s32 	%r924, %r923, 26;
	setp.lt.s32 	%p194, %r920, 0;
	and.b32  	%r925, %r923, -67108864;
	setp.ne.s32 	%p195, %r925, %r920;
	and.pred  	%p196, %p194, %p195;
	selp.u32 	%r926, 1, 0, %p196;
	sub.s32 	%r927, %r926, %r924;
	shl.b32 	%r928, %r927, 26;
	or.b32  	%r929, %r920, 1;
	add.s32 	%r930, %r929, %r928;
	mul.wide.s32 	%rd143, %r930, 4;
	add.s64 	%rd144, %rd2, %rd143;
	ld.global.v4.u32 	{%r931, %r932, %r933, %r934}, [%rd144+-4];
	or.b32  	%r935, %r72, %r747;
	shl.b32 	%r936, %r935, 13;
	add.s32 	%r937, %r50, %r936;
	shr.s32 	%r938, %r937, 31;
	shr.u32 	%r939, %r938, 6;
	add.s32 	%r940, %r937, %r939;
	shr.s32 	%r941, %r940, 26;
	setp.lt.s32 	%p197, %r937, 0;
	and.b32  	%r942, %r940, -67108864;
	setp.ne.s32 	%p198, %r942, %r937;
	and.pred  	%p199, %p197, %p198;
	selp.u32 	%r943, 1, 0, %p199;
	sub.s32 	%r944, %r943, %r941;
	shl.b32 	%r945, %r944, 26;
	or.b32  	%r946, %r937, 1;
	add.s32 	%r947, %r946, %r945;
	mul.wide.s32 	%rd145, %r947, 4;
	add.s64 	%rd146, %rd2, %rd145;
	ld.global.v4.u32 	{%r948, %r949, %r950, %r951}, [%rd146+-4];
	or.b32  	%r952, %r74, %r747;
	shl.b32 	%r953, %r952, 13;
	add.s32 	%r954, %r50, %r953;
	shr.s32 	%r955, %r954, 31;
	shr.u32 	%r956, %r955, 6;
	add.s32 	%r957, %r954, %r956;
	shr.s32 	%r958, %r957, 26;
	setp.lt.s32 	%p200, %r954, 0;
	and.b32  	%r959, %r957, -67108864;
	setp.ne.s32 	%p201, %r959, %r954;
	and.pred  	%p202, %p200, %p201;
	selp.u32 	%r960, 1, 0, %p202;
	sub.s32 	%r961, %r960, %r958;
	shl.b32 	%r962, %r961, 26;
	or.b32  	%r963, %r954, 1;
	add.s32 	%r964, %r963, %r962;
	mul.wide.s32 	%rd147, %r964, 4;
	add.s64 	%rd148, %rd2, %rd147;
	ld.global.v4.u32 	{%r965, %r966, %r967, %r968}, [%rd148+-4];
	or.b32  	%r969, %r76, %r747;
	shl.b32 	%r970, %r969, 13;
	add.s32 	%r971, %r50, %r970;
	shr.s32 	%r972, %r971, 31;
	shr.u32 	%r973, %r972, 6;
	add.s32 	%r974, %r971, %r973;
	shr.s32 	%r975, %r974, 26;
	setp.lt.s32 	%p203, %r971, 0;
	and.b32  	%r976, %r974, -67108864;
	setp.ne.s32 	%p204, %r976, %r971;
	and.pred  	%p205, %p203, %p204;
	selp.u32 	%r977, 1, 0, %p205;
	sub.s32 	%r978, %r977, %r975;
	shl.b32 	%r979, %r978, 26;
	or.b32  	%r980, %r971, 1;
	add.s32 	%r981, %r980, %r979;
	mul.wide.s32 	%rd149, %r981, 4;
	add.s64 	%rd150, %rd2, %rd149;
	ld.global.v4.u32 	{%r982, %r983, %r984, %r985}, [%rd150+-4];
	or.b32  	%r986, %r78, %r747;
	shl.b32 	%r987, %r986, 13;
	add.s32 	%r988, %r50, %r987;
	shr.s32 	%r989, %r988, 31;
	shr.u32 	%r990, %r989, 6;
	add.s32 	%r991, %r988, %r990;
	shr.s32 	%r992, %r991, 26;
	setp.lt.s32 	%p206, %r988, 0;
	and.b32  	%r993, %r991, -67108864;
	setp.ne.s32 	%p207, %r993, %r988;
	and.pred  	%p208, %p206, %p207;
	selp.u32 	%r994, 1, 0, %p208;
	sub.s32 	%r995, %r994, %r992;
	shl.b32 	%r996, %r995, 26;
	or.b32  	%r997, %r988, 1;
	add.s32 	%r998, %r997, %r996;
	mul.wide.s32 	%rd151, %r998, 4;
	add.s64 	%rd152, %rd2, %rd151;
	ld.global.v4.u32 	{%r999, %r1000, %r1001, %r1002}, [%rd152+-4];
	or.b32  	%r1003, %r80, %r747;
	shl.b32 	%r1004, %r1003, 13;
	add.s32 	%r1005, %r50, %r1004;
	shr.s32 	%r1006, %r1005, 31;
	shr.u32 	%r1007, %r1006, 6;
	add.s32 	%r1008, %r1005, %r1007;
	shr.s32 	%r1009, %r1008, 26;
	setp.lt.s32 	%p209, %r1005, 0;
	and.b32  	%r1010, %r1008, -67108864;
	setp.ne.s32 	%p210, %r1010, %r1005;
	and.pred  	%p211, %p209, %p210;
	selp.u32 	%r1011, 1, 0, %p211;
	sub.s32 	%r1012, %r1011, %r1009;
	shl.b32 	%r1013, %r1012, 26;
	or.b32  	%r1014, %r1005, 1;
	add.s32 	%r1015, %r1014, %r1013;
	mul.wide.s32 	%rd153, %r1015, 4;
	add.s64 	%rd154, %rd2, %rd153;
	ld.global.v4.u32 	{%r1016, %r1017, %r1018, %r1019}, [%rd154+-4];
	selp.b32 	%r1020, %r763, %r761, %p163;
	shfl.sync.bfly.b32	%r1021, %r1020, 8, 31, -1;
	selp.b32 	%r491, %r761, %r1021, %p163;
	selp.b32 	%r492, %r1021, %r763, %p163;
	selp.b32 	%r1022, %r764, %r762, %p163;
	shfl.sync.bfly.b32	%r1023, %r1022, 8, 31, -1;
	selp.b32 	%r499, %r762, %r1023, %p163;
	selp.b32 	%r500, %r1023, %r764, %p163;
	selp.b32 	%r1024, %r780, %r778, %p163;
	shfl.sync.bfly.b32	%r1025, %r1024, 8, 31, -1;
	selp.b32 	%r507, %r778, %r1025, %p163;
	selp.b32 	%r508, %r1025, %r780, %p163;
	selp.b32 	%r1026, %r781, %r779, %p163;
	shfl.sync.bfly.b32	%r1027, %r1026, 8, 31, -1;
	selp.b32 	%r515, %r779, %r1027, %p163;
	selp.b32 	%r516, %r1027, %r781, %p163;
	selp.b32 	%r1028, %r797, %r795, %p163;
	shfl.sync.bfly.b32	%r1029, %r1028, 8, 31, -1;
	selp.b32 	%r523, %r795, %r1029, %p163;
	selp.b32 	%r524, %r1029, %r797, %p163;
	selp.b32 	%r1030, %r798, %r796, %p163;
	shfl.sync.bfly.b32	%r1031, %r1030, 8, 31, -1;
	selp.b32 	%r531, %r796, %r1031, %p163;
	selp.b32 	%r532, %r1031, %r798, %p163;
	selp.b32 	%r1032, %r814, %r812, %p163;
	shfl.sync.bfly.b32	%r1033, %r1032, 8, 31, -1;
	selp.b32 	%r539, %r812, %r1033, %p163;
	selp.b32 	%r540, %r1033, %r814, %p163;
	selp.b32 	%r1034, %r815, %r813, %p163;
	shfl.sync.bfly.b32	%r1035, %r1034, 8, 31, -1;
	selp.b32 	%r547, %r813, %r1035, %p163;
	selp.b32 	%r548, %r1035, %r815, %p163;
	selp.b32 	%r1036, %r831, %r829, %p163;
	shfl.sync.bfly.b32	%r1037, %r1036, 8, 31, -1;
	selp.b32 	%r555, %r829, %r1037, %p163;
	selp.b32 	%r556, %r1037, %r831, %p163;
	selp.b32 	%r1038, %r832, %r830, %p163;
	shfl.sync.bfly.b32	%r1039, %r1038, 8, 31, -1;
	selp.b32 	%r563, %r830, %r1039, %p163;
	selp.b32 	%r564, %r1039, %r832, %p163;
	selp.b32 	%r1040, %r848, %r846, %p163;
	shfl.sync.bfly.b32	%r1041, %r1040, 8, 31, -1;
	selp.b32 	%r571, %r846, %r1041, %p163;
	selp.b32 	%r572, %r1041, %r848, %p163;
	selp.b32 	%r1042, %r849, %r847, %p163;
	shfl.sync.bfly.b32	%r1043, %r1042, 8, 31, -1;
	selp.b32 	%r579, %r847, %r1043, %p163;
	selp.b32 	%r580, %r1043, %r849, %p163;
	selp.b32 	%r1044, %r865, %r863, %p163;
	shfl.sync.bfly.b32	%r1045, %r1044, 8, 31, -1;
	selp.b32 	%r587, %r863, %r1045, %p163;
	selp.b32 	%r588, %r1045, %r865, %p163;
	selp.b32 	%r1046, %r866, %r864, %p163;
	shfl.sync.bfly.b32	%r1047, %r1046, 8, 31, -1;
	selp.b32 	%r595, %r864, %r1047, %p163;
	selp.b32 	%r596, %r1047, %r866, %p163;
	selp.b32 	%r1048, %r882, %r880, %p163;
	shfl.sync.bfly.b32	%r1049, %r1048, 8, 31, -1;
	selp.b32 	%r603, %r880, %r1049, %p163;
	selp.b32 	%r604, %r1049, %r882, %p163;
	selp.b32 	%r1050, %r883, %r881, %p163;
	shfl.sync.bfly.b32	%r1051, %r1050, 8, 31, -1;
	selp.b32 	%r611, %r881, %r1051, %p163;
	selp.b32 	%r612, %r1051, %r883, %p163;
	selp.b32 	%r1052, %r899, %r897, %p163;
	shfl.sync.bfly.b32	%r1053, %r1052, 8, 31, -1;
	selp.b32 	%r619, %r897, %r1053, %p163;
	selp.b32 	%r620, %r1053, %r899, %p163;
	selp.b32 	%r1054, %r900, %r898, %p163;
	shfl.sync.bfly.b32	%r1055, %r1054, 8, 31, -1;
	selp.b32 	%r627, %r898, %r1055, %p163;
	selp.b32 	%r628, %r1055, %r900, %p163;
	selp.b32 	%r1056, %r916, %r914, %p163;
	shfl.sync.bfly.b32	%r1057, %r1056, 8, 31, -1;
	selp.b32 	%r635, %r914, %r1057, %p163;
	selp.b32 	%r636, %r1057, %r916, %p163;
	selp.b32 	%r1058, %r917, %r915, %p163;
	shfl.sync.bfly.b32	%r1059, %r1058, 8, 31, -1;
	selp.b32 	%r643, %r915, %r1059, %p163;
	selp.b32 	%r644, %r1059, %r917, %p163;
	selp.b32 	%r1060, %r933, %r931, %p163;
	shfl.sync.bfly.b32	%r1061, %r1060, 8, 31, -1;
	selp.b32 	%r651, %r931, %r1061, %p163;
	selp.b32 	%r652, %r1061, %r933, %p163;
	selp.b32 	%r1062, %r934, %r932, %p163;
	shfl.sync.bfly.b32	%r1063, %r1062, 8, 31, -1;
	selp.b32 	%r659, %r932, %r1063, %p163;
	selp.b32 	%r660, %r1063, %r934, %p163;
	selp.b32 	%r1064, %r950, %r948, %p163;
	shfl.sync.bfly.b32	%r1065, %r1064, 8, 31, -1;
	selp.b32 	%r667, %r948, %r1065, %p163;
	selp.b32 	%r668, %r1065, %r950, %p163;
	selp.b32 	%r1066, %r951, %r949, %p163;
	shfl.sync.bfly.b32	%r1067, %r1066, 8, 31, -1;
	selp.b32 	%r675, %r949, %r1067, %p163;
	selp.b32 	%r676, %r1067, %r951, %p163;
	selp.b32 	%r1068, %r967, %r965, %p163;
	shfl.sync.bfly.b32	%r1069, %r1068, 8, 31, -1;
	selp.b32 	%r683, %r965, %r1069, %p163;
	selp.b32 	%r684, %r1069, %r967, %p163;
	selp.b32 	%r1070, %r968, %r966, %p163;
	shfl.sync.bfly.b32	%r1071, %r1070, 8, 31, -1;
	selp.b32 	%r691, %r966, %r1071, %p163;
	selp.b32 	%r692, %r1071, %r968, %p163;
	selp.b32 	%r1072, %r984, %r982, %p163;
	shfl.sync.bfly.b32	%r1073, %r1072, 8, 31, -1;
	selp.b32 	%r699, %r982, %r1073, %p163;
	selp.b32 	%r700, %r1073, %r984, %p163;
	selp.b32 	%r1074, %r985, %r983, %p163;
	shfl.sync.bfly.b32	%r1075, %r1074, 8, 31, -1;
	selp.b32 	%r707, %r983, %r1075, %p163;
	selp.b32 	%r708, %r1075, %r985, %p163;
	selp.b32 	%r1076, %r1001, %r999, %p163;
	shfl.sync.bfly.b32	%r1077, %r1076, 8, 31, -1;
	selp.b32 	%r715, %r999, %r1077, %p163;
	selp.b32 	%r716, %r1077, %r1001, %p163;
	selp.b32 	%r1078, %r1002, %r1000, %p163;
	shfl.sync.bfly.b32	%r1079, %r1078, 8, 31, -1;
	selp.b32 	%r723, %r1000, %r1079, %p163;
	selp.b32 	%r724, %r1079, %r1002, %p163;
	selp.b32 	%r1080, %r1018, %r1016, %p163;
	shfl.sync.bfly.b32	%r1081, %r1080, 8, 31, -1;
	selp.b32 	%r731, %r1016, %r1081, %p163;
	selp.b32 	%r732, %r1081, %r1018, %p163;
	selp.b32 	%r1082, %r1019, %r1017, %p163;
	shfl.sync.bfly.b32	%r1083, %r1082, 8, 31, -1;
	selp.b32 	%r739, %r1017, %r1083, %p163;
	selp.b32 	%r740, %r1083, %r1019, %p163;
	mov.u32 	%r741, 21520;
	// begin inline asm
	prmt.b32 %r490, %r491, %r492, %r741;
	// end inline asm
	mov.u32 	%r745, 30258;
	// begin inline asm
	prmt.b32 %r494, %r491, %r492, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r498, %r499, %r500, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r502, %r499, %r500, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r506, %r507, %r508, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r510, %r507, %r508, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r514, %r515, %r516, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r518, %r515, %r516, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r522, %r523, %r524, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r526, %r523, %r524, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r530, %r531, %r532, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r534, %r531, %r532, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r538, %r539, %r540, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r542, %r539, %r540, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r546, %r547, %r548, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r550, %r547, %r548, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r554, %r555, %r556, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r558, %r555, %r556, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r562, %r563, %r564, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r566, %r563, %r564, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r570, %r571, %r572, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r574, %r571, %r572, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r578, %r579, %r580, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r582, %r579, %r580, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r586, %r587, %r588, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r590, %r587, %r588, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r594, %r595, %r596, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r598, %r595, %r596, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r602, %r603, %r604, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r606, %r603, %r604, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r610, %r611, %r612, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r614, %r611, %r612, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r618, %r619, %r620, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r622, %r619, %r620, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r626, %r627, %r628, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r630, %r627, %r628, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r634, %r635, %r636, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r638, %r635, %r636, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r642, %r643, %r644, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r646, %r643, %r644, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r650, %r651, %r652, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r654, %r651, %r652, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r658, %r659, %r660, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r662, %r659, %r660, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r666, %r667, %r668, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r670, %r667, %r668, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r674, %r675, %r676, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r678, %r675, %r676, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r682, %r683, %r684, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r686, %r683, %r684, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r690, %r691, %r692, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r694, %r691, %r692, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r698, %r699, %r700, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r702, %r699, %r700, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r706, %r707, %r708, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r710, %r707, %r708, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r714, %r715, %r716, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r718, %r715, %r716, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r722, %r723, %r724, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r726, %r723, %r724, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r730, %r731, %r732, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r734, %r731, %r732, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r738, %r739, %r740, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r742, %r739, %r740, %r745;
	// end inline asm
	st.shared.u32 	[%rd6], %r490;
	st.shared.u32 	[%rd7+128], %r494;
	st.shared.u32 	[%rd7+4], %r498;
	st.shared.u32 	[%rd7+132], %r502;
	st.shared.u32 	[%rd8], %r506;
	st.shared.u32 	[%rd9+128], %r510;
	st.shared.u32 	[%rd9+4], %r514;
	st.shared.u32 	[%rd9+132], %r518;
	st.shared.u32 	[%rd10], %r522;
	st.shared.u32 	[%rd11+128], %r526;
	st.shared.u32 	[%rd11+4], %r530;
	st.shared.u32 	[%rd11+132], %r534;
	st.shared.u32 	[%rd12], %r538;
	st.shared.u32 	[%rd13+128], %r542;
	st.shared.u32 	[%rd13+4], %r546;
	st.shared.u32 	[%rd13+132], %r550;
	st.shared.u32 	[%rd14], %r554;
	st.shared.u32 	[%rd15+128], %r558;
	st.shared.u32 	[%rd15+4], %r562;
	st.shared.u32 	[%rd15+132], %r566;
	st.shared.u32 	[%rd16], %r570;
	st.shared.u32 	[%rd17+128], %r574;
	st.shared.u32 	[%rd17+4], %r578;
	st.shared.u32 	[%rd17+132], %r582;
	st.shared.u32 	[%rd18], %r586;
	st.shared.u32 	[%rd19+128], %r590;
	st.shared.u32 	[%rd19+4], %r594;
	st.shared.u32 	[%rd19+132], %r598;
	st.shared.u32 	[%rd20], %r602;
	st.shared.u32 	[%rd21+128], %r606;
	st.shared.u32 	[%rd21+4], %r610;
	st.shared.u32 	[%rd21+132], %r614;
	st.shared.u32 	[%rd22], %r618;
	st.shared.u32 	[%rd23+128], %r622;
	st.shared.u32 	[%rd23+4], %r626;
	st.shared.u32 	[%rd23+132], %r630;
	st.shared.u32 	[%rd24], %r634;
	st.shared.u32 	[%rd25+128], %r638;
	st.shared.u32 	[%rd25+4], %r642;
	st.shared.u32 	[%rd25+132], %r646;
	st.shared.u32 	[%rd26], %r650;
	st.shared.u32 	[%rd27+128], %r654;
	st.shared.u32 	[%rd27+4], %r658;
	st.shared.u32 	[%rd27+132], %r662;
	st.shared.u32 	[%rd28], %r666;
	st.shared.u32 	[%rd29+128], %r670;
	st.shared.u32 	[%rd29+4], %r674;
	st.shared.u32 	[%rd29+132], %r678;
	st.shared.u32 	[%rd30], %r682;
	st.shared.u32 	[%rd31+128], %r686;
	st.shared.u32 	[%rd31+4], %r690;
	st.shared.u32 	[%rd31+132], %r694;
	st.shared.u32 	[%rd32], %r698;
	st.shared.u32 	[%rd33+128], %r702;
	st.shared.u32 	[%rd33+4], %r706;
	st.shared.u32 	[%rd33+132], %r710;
	st.shared.u32 	[%rd34], %r714;
	st.shared.u32 	[%rd35+128], %r718;
	st.shared.u32 	[%rd35+4], %r722;
	st.shared.u32 	[%rd35+132], %r726;
	st.shared.u32 	[%rd36], %r730;
	st.shared.u32 	[%rd37+128], %r734;
	st.shared.u32 	[%rd37+4], %r738;
	st.shared.u32 	[%rd37+132], %r742;
	bar.sync 	0;
	mov.u64 	%rd353, 0;
	mov.u32 	%r1908, %r1898;
$L__BB0_66:                             // %pass10653
                                        //   Parent Loop BB0_65 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	mov.u32 	%r1898, %r1907;
	mov.u32 	%r1907, %r1906;
	add.s64 	%rd155, %rd39, %rd353;
	ld.shared.u32 	%r1906, [%rd155];
	// begin inline asm
	mov.b32 %r1089, {%rs87, %rs87};
	// end inline asm
	// begin inline asm
	mov.b32 %r1100, {%rs61, %rs61};
	// end inline asm
	xor.b32  	%r1088, %r1906, -2004318072;
	mov.u32 	%r1087, 983055;
	// begin inline asm
	lop3.b32 %r1086, %r1087, %r1088, %r1089, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1090, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1091, %r1089, %r1090;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1094, %r1086, %r1091;
	// end inline asm
	mov.u32 	%r1098, 15728880;
	// begin inline asm
	lop3.b32 %r1097, %r1098, %r1088, %r1100, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1101, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1102, %r1100, %r1101;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1105, %r1097, %r1102;
	// end inline asm
	shr.u32 	%r1110, %r1088, 8;
	// begin inline asm
	lop3.b32 %r1108, %r1087, %r1110, %r1089, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1112, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1113, %r1089, %r1112;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1116, %r1108, %r1113;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1119, %r1098, %r1110, %r1100, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1123, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1124, %r1100, %r1123;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1127, %r1119, %r1124;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1130, %r279;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1132, %r1130, %r1094;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1135, %r279;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1137, %r1135, %r1105;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1140, %r279;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1142, %r1140, %r1116;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1145, %r279;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1147, %r1145, %r1127;
	// end inline asm
	// begin inline asm
	mov.b32 %r1155, {%rs87, %rs87};
	// end inline asm
	// begin inline asm
	mov.b32 %r1166, {%rs61, %rs61};
	// end inline asm
	xor.b32  	%r1154, %r1908, -2004318072;
	// begin inline asm
	lop3.b32 %r1152, %r1087, %r1154, %r1155, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1156, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1157, %r1155, %r1156;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1160, %r1152, %r1157;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1163, %r1098, %r1154, %r1166, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1167, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1168, %r1166, %r1167;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1171, %r1163, %r1168;
	// end inline asm
	shr.u32 	%r1176, %r1154, 8;
	// begin inline asm
	lop3.b32 %r1174, %r1087, %r1176, %r1155, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1178, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1179, %r1155, %r1178;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1182, %r1174, %r1179;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1185, %r1098, %r1176, %r1166, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1189, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1190, %r1166, %r1189;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1193, %r1185, %r1190;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1196, %r225, %r1160, %r1132;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1200, %r225, %r1171, %r1137;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1204, %r225, %r1182, %r1142;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1208, %r225, %r1193, %r1147;
	// end inline asm
	// begin inline asm
	mov.b32 %r1217, {%rs87, %rs87};
	// end inline asm
	// begin inline asm
	mov.b32 %r1228, {%rs61, %rs61};
	// end inline asm
	xor.b32  	%r1216, %r1898, -2004318072;
	// begin inline asm
	lop3.b32 %r1214, %r1087, %r1216, %r1217, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1218, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1219, %r1217, %r1218;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1222, %r1214, %r1219;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1225, %r1098, %r1216, %r1228, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1229, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1230, %r1228, %r1229;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1233, %r1225, %r1230;
	// end inline asm
	shr.u32 	%r1238, %r1216, 8;
	// begin inline asm
	lop3.b32 %r1236, %r1087, %r1238, %r1217, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1240, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1241, %r1217, %r1240;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1244, %r1236, %r1241;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1247, %r1098, %r1238, %r1228, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1251, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1252, %r1228, %r1251;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1255, %r1247, %r1252;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1258, %r243;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1260, %r1258, %r1222, %r1196;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1264, %r243;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1266, %r1264, %r1233, %r1200;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1270, %r243;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1272, %r1270, %r1244, %r1204;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1276, %r243;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1278, %r1276, %r1255, %r1208;
	// end inline asm
	// begin inline asm
	mov.b32 %r1287, {%rs87, %rs87};
	// end inline asm
	// begin inline asm
	mov.b32 %r1298, {%rs61, %rs61};
	// end inline asm
	xor.b32  	%r1286, %r1907, -2004318072;
	// begin inline asm
	lop3.b32 %r1284, %r1087, %r1286, %r1287, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1288, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1289, %r1287, %r1288;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1292, %r1284, %r1289;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1295, %r1098, %r1286, %r1298, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1299, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1300, %r1298, %r1299;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1303, %r1295, %r1300;
	// end inline asm
	shr.u32 	%r1308, %r1286, 8;
	// begin inline asm
	lop3.b32 %r1306, %r1087, %r1308, %r1287, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1310, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1311, %r1287, %r1310;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1314, %r1306, %r1311;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1317, %r1098, %r1308, %r1298, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1321, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1322, %r1298, %r1321;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1325, %r1317, %r1322;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1351, %r261, %r1292, %r1260;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1348, %r261, %r1303, %r1266;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1360, %r261, %r1314, %r1272;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1357, %r261, %r1325, %r1278;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1344, %r285;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1346, %r1344, %r1348;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1349, %r282, %r1351, %r1346;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1353, %r285;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1355, %r1353, %r1357;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1358, %r282, %r1360, %r1355;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1362, %r285, %r1351;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1365, %r282, %r1348, %r1362;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1369, %r285, %r1360;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1372, %r282, %r1357, %r1369;
	// end inline asm
	mov.u32 	%r1384, 0;
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1376, %r1377}, {%r339, %r345, %r342, %r348}, {%r1349, %r1365}, {%r1384, %r1384};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1386, %r1387}, {%r339, %r345, %r342, %r348}, {%r1358, %r1372}, {%r1384, %r1384};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1396, %r1397}, {%r381, %r387, %r384, %r390}, {%r1376, %r1377}, {%r1384, %r1384};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1406, %r1407}, {%r381, %r387, %r384, %r390}, {%r1386, %r1387}, {%r1384, %r1384};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1416, %r89, %r1396;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1419, %r89, %r1397;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1422, %r89, %r1406;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1425, %r89, %r1407;
	// end inline asm
	// begin inline asm
	mov.b32 %r1428, {%rs83, %rs83};
	// end inline asm
	mov.u16 	%rs72, 18176;
	// begin inline asm
	mov.b32 %r1429, {%rs72, %rs72};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1430, %r1416, %r1428;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1433, %r1430, %r1429;
	// end inline asm
	// begin inline asm
	mov.b32 %r1436, {%rs83, %rs83};
	// end inline asm
	// begin inline asm
	mov.b32 %r1437, {%rs72, %rs72};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1438, %r1419, %r1436;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1441, %r1438, %r1437;
	// end inline asm
	// begin inline asm
	mov.b32 %r1444, {%rs83, %rs83};
	// end inline asm
	// begin inline asm
	mov.b32 %r1445, {%rs72, %rs72};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1446, %r1422, %r1444;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1449, %r1446, %r1445;
	// end inline asm
	// begin inline asm
	mov.b32 %r1452, {%rs83, %rs83};
	// end inline asm
	// begin inline asm
	mov.b32 %r1453, {%rs72, %rs72};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1454, %r1425, %r1452;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1457, %r1454, %r1453;
	// end inline asm
	// begin inline asm
	mov.b32 %r1463, {%rs87, %rs87};
	// end inline asm
	// begin inline asm
	mov.b32 %r1461, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1462, %r1463, %r1461;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1465, %r1433, %r1462;
	// end inline asm
	// begin inline asm
	mov.b32 %r1468, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1469, %r1463, %r1468;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1472, %r1441, %r1469;
	// end inline asm
	// begin inline asm
	mov.b32 %r1475, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1476, %r1463, %r1475;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1479, %r1449, %r1476;
	// end inline asm
	// begin inline asm
	mov.b32 %r1482, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1483, %r1463, %r1482;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1486, %r1457, %r1483;
	// end inline asm
	mov.u32 	%r1492, 25152;
	// begin inline asm
	prmt.b32 %r1489, %r1465, %r1479, %r1492;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1493, %r1472, %r1486, %r1492;
	// end inline asm
	shl.b32 	%r1500, %r1493, 4;
	mov.u32 	%r1498, 252645135;
	// begin inline asm
	lop3.b32 %r1497, %r1498, %r1489, %r1500, 202;
	// end inline asm
	xor.b32  	%r1501, %r1497, -2004318072;
	add.s64 	%rd156, %rd38, %rd353;
	st.shared.u32 	[%rd156], %r1501;
	add.s64 	%rd353, %rd353, 644;
	cvt.u32.u64 	%r1502, %rd353;
	setp.eq.s32 	%p212, %r1502, 41216;
	mov.u32 	%r1908, %r1898;
	@%p212 bra 	$L__BB0_67;
	bra.uni 	$L__BB0_66;
$L__BB0_67:                             // %guard_exit20580
                                        //   in Loop: Header=BB0_65 Depth=1
	bar.sync 	0;
	or.b32  	%r113, %r86, %r47;
	ld.shared.u32 	%r1508, [%rd6];
	ld.shared.u32 	%r1509, [%rd7+128];
	ld.shared.u32 	%r1516, [%rd7+4];
	ld.shared.u32 	%r1517, [%rd7+132];
	ld.shared.u32 	%r1524, [%rd8];
	ld.shared.u32 	%r1525, [%rd9+128];
	ld.shared.u32 	%r1532, [%rd9+4];
	ld.shared.u32 	%r1533, [%rd9+132];
	ld.shared.u32 	%r1540, [%rd10];
	ld.shared.u32 	%r1541, [%rd11+128];
	ld.shared.u32 	%r1548, [%rd11+4];
	ld.shared.u32 	%r1549, [%rd11+132];
	ld.shared.u32 	%r1556, [%rd12];
	ld.shared.u32 	%r1557, [%rd13+128];
	ld.shared.u32 	%r1564, [%rd13+4];
	ld.shared.u32 	%r1565, [%rd13+132];
	ld.shared.u32 	%r1572, [%rd14];
	ld.shared.u32 	%r1573, [%rd15+128];
	ld.shared.u32 	%r1580, [%rd15+4];
	ld.shared.u32 	%r1581, [%rd15+132];
	ld.shared.u32 	%r1588, [%rd16];
	ld.shared.u32 	%r1589, [%rd17+128];
	ld.shared.u32 	%r1596, [%rd17+4];
	ld.shared.u32 	%r1597, [%rd17+132];
	ld.shared.u32 	%r1604, [%rd18];
	ld.shared.u32 	%r1605, [%rd19+128];
	ld.shared.u32 	%r1612, [%rd19+4];
	ld.shared.u32 	%r1613, [%rd19+132];
	ld.shared.u32 	%r1620, [%rd20];
	ld.shared.u32 	%r1621, [%rd21+128];
	ld.shared.u32 	%r1628, [%rd21+4];
	ld.shared.u32 	%r1629, [%rd21+132];
	ld.shared.u32 	%r1636, [%rd22];
	ld.shared.u32 	%r1637, [%rd23+128];
	ld.shared.u32 	%r1644, [%rd23+4];
	ld.shared.u32 	%r1645, [%rd23+132];
	ld.shared.u32 	%r1652, [%rd24];
	ld.shared.u32 	%r1653, [%rd25+128];
	ld.shared.u32 	%r1660, [%rd25+4];
	ld.shared.u32 	%r1661, [%rd25+132];
	ld.shared.u32 	%r1668, [%rd26];
	ld.shared.u32 	%r1669, [%rd27+128];
	ld.shared.u32 	%r1676, [%rd27+4];
	ld.shared.u32 	%r1677, [%rd27+132];
	ld.shared.u32 	%r1684, [%rd28];
	ld.shared.u32 	%r1685, [%rd29+128];
	ld.shared.u32 	%r1692, [%rd29+4];
	ld.shared.u32 	%r1693, [%rd29+132];
	ld.shared.u32 	%r1700, [%rd30];
	ld.shared.u32 	%r1701, [%rd31+128];
	ld.shared.u32 	%r1708, [%rd31+4];
	ld.shared.u32 	%r1709, [%rd31+132];
	ld.shared.u32 	%r1716, [%rd32];
	ld.shared.u32 	%r1717, [%rd33+128];
	ld.shared.u32 	%r1724, [%rd33+4];
	ld.shared.u32 	%r1725, [%rd33+132];
	ld.shared.u32 	%r1732, [%rd34];
	ld.shared.u32 	%r1733, [%rd35+128];
	ld.shared.u32 	%r1740, [%rd35+4];
	ld.shared.u32 	%r1741, [%rd35+132];
	ld.shared.u32 	%r1748, [%rd36];
	ld.shared.u32 	%r1749, [%rd37+128];
	ld.shared.u32 	%r1756, [%rd37+4];
	ld.shared.u32 	%r1757, [%rd37+132];
	// begin inline asm
	prmt.b32 %r1503, %r1508, %r1509, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1507, %r1508, %r1509, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1511, %r1516, %r1517, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1515, %r1516, %r1517, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1519, %r1524, %r1525, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1523, %r1524, %r1525, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1527, %r1532, %r1533, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1531, %r1532, %r1533, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1535, %r1540, %r1541, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1539, %r1540, %r1541, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1543, %r1548, %r1549, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1547, %r1548, %r1549, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1551, %r1556, %r1557, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1555, %r1556, %r1557, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1559, %r1564, %r1565, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1563, %r1564, %r1565, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1567, %r1572, %r1573, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1571, %r1572, %r1573, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1575, %r1580, %r1581, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1579, %r1580, %r1581, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1583, %r1588, %r1589, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1587, %r1588, %r1589, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1591, %r1596, %r1597, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1595, %r1596, %r1597, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1599, %r1604, %r1605, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1603, %r1604, %r1605, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1607, %r1612, %r1613, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1611, %r1612, %r1613, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1615, %r1620, %r1621, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1619, %r1620, %r1621, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1623, %r1628, %r1629, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1627, %r1628, %r1629, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1631, %r1636, %r1637, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1635, %r1636, %r1637, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1639, %r1644, %r1645, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1643, %r1644, %r1645, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1647, %r1652, %r1653, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1651, %r1652, %r1653, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1655, %r1660, %r1661, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1659, %r1660, %r1661, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1663, %r1668, %r1669, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1667, %r1668, %r1669, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1671, %r1676, %r1677, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1675, %r1676, %r1677, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1679, %r1684, %r1685, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1683, %r1684, %r1685, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1687, %r1692, %r1693, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1691, %r1692, %r1693, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1695, %r1700, %r1701, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1699, %r1700, %r1701, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1703, %r1708, %r1709, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1707, %r1708, %r1709, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1711, %r1716, %r1717, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1715, %r1716, %r1717, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1719, %r1724, %r1725, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1723, %r1724, %r1725, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1727, %r1732, %r1733, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1731, %r1732, %r1733, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1735, %r1740, %r1741, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1739, %r1740, %r1741, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1743, %r1748, %r1749, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1747, %r1748, %r1749, %r745;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1751, %r1756, %r1757, %r741;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1755, %r1756, %r1757, %r745;
	// end inline asm
	selp.b32 	%r1759, %r1507, %r1503, %p163;
	shfl.sync.bfly.b32	%r133, %r1759, 8, 31, -1;
	selp.b32 	%r1760, %r1515, %r1511, %p163;
	shfl.sync.bfly.b32	%r134, %r1760, 8, 31, -1;
	selp.b32 	%r1761, %r1523, %r1519, %p163;
	shfl.sync.bfly.b32	%r1762, %r1761, 8, 31, -1;
	selp.b32 	%r135, %r1519, %r1762, %p163;
	selp.b32 	%r136, %r1762, %r1523, %p163;
	selp.b32 	%r1763, %r1531, %r1527, %p163;
	shfl.sync.bfly.b32	%r1764, %r1763, 8, 31, -1;
	selp.b32 	%r137, %r1527, %r1764, %p163;
	selp.b32 	%r138, %r1764, %r1531, %p163;
	selp.b32 	%r1765, %r1539, %r1535, %p163;
	shfl.sync.bfly.b32	%r1766, %r1765, 8, 31, -1;
	selp.b32 	%r139, %r1535, %r1766, %p163;
	selp.b32 	%r140, %r1766, %r1539, %p163;
	selp.b32 	%r1767, %r1547, %r1543, %p163;
	shfl.sync.bfly.b32	%r1768, %r1767, 8, 31, -1;
	selp.b32 	%r141, %r1543, %r1768, %p163;
	selp.b32 	%r142, %r1768, %r1547, %p163;
	selp.b32 	%r1769, %r1555, %r1551, %p163;
	shfl.sync.bfly.b32	%r1770, %r1769, 8, 31, -1;
	selp.b32 	%r143, %r1551, %r1770, %p163;
	selp.b32 	%r144, %r1770, %r1555, %p163;
	selp.b32 	%r1771, %r1563, %r1559, %p163;
	shfl.sync.bfly.b32	%r1772, %r1771, 8, 31, -1;
	selp.b32 	%r145, %r1559, %r1772, %p163;
	selp.b32 	%r146, %r1772, %r1563, %p163;
	selp.b32 	%r1773, %r1571, %r1567, %p163;
	shfl.sync.bfly.b32	%r1774, %r1773, 8, 31, -1;
	selp.b32 	%r147, %r1567, %r1774, %p163;
	selp.b32 	%r148, %r1774, %r1571, %p163;
	selp.b32 	%r1775, %r1579, %r1575, %p163;
	shfl.sync.bfly.b32	%r1776, %r1775, 8, 31, -1;
	selp.b32 	%r149, %r1575, %r1776, %p163;
	selp.b32 	%r150, %r1776, %r1579, %p163;
	selp.b32 	%r1777, %r1587, %r1583, %p163;
	shfl.sync.bfly.b32	%r1778, %r1777, 8, 31, -1;
	selp.b32 	%r151, %r1583, %r1778, %p163;
	selp.b32 	%r152, %r1778, %r1587, %p163;
	selp.b32 	%r1779, %r1595, %r1591, %p163;
	shfl.sync.bfly.b32	%r1780, %r1779, 8, 31, -1;
	selp.b32 	%r153, %r1591, %r1780, %p163;
	selp.b32 	%r154, %r1780, %r1595, %p163;
	selp.b32 	%r1781, %r1603, %r1599, %p163;
	shfl.sync.bfly.b32	%r1782, %r1781, 8, 31, -1;
	selp.b32 	%r155, %r1599, %r1782, %p163;
	selp.b32 	%r156, %r1782, %r1603, %p163;
	selp.b32 	%r1783, %r1611, %r1607, %p163;
	shfl.sync.bfly.b32	%r1784, %r1783, 8, 31, -1;
	selp.b32 	%r157, %r1607, %r1784, %p163;
	selp.b32 	%r158, %r1784, %r1611, %p163;
	selp.b32 	%r1785, %r1619, %r1615, %p163;
	shfl.sync.bfly.b32	%r1786, %r1785, 8, 31, -1;
	selp.b32 	%r159, %r1615, %r1786, %p163;
	selp.b32 	%r160, %r1786, %r1619, %p163;
	selp.b32 	%r1787, %r1627, %r1623, %p163;
	shfl.sync.bfly.b32	%r1788, %r1787, 8, 31, -1;
	selp.b32 	%r161, %r1623, %r1788, %p163;
	selp.b32 	%r162, %r1788, %r1627, %p163;
	selp.b32 	%r1789, %r1635, %r1631, %p163;
	shfl.sync.bfly.b32	%r1790, %r1789, 8, 31, -1;
	selp.b32 	%r163, %r1631, %r1790, %p163;
	selp.b32 	%r164, %r1790, %r1635, %p163;
	selp.b32 	%r1791, %r1643, %r1639, %p163;
	shfl.sync.bfly.b32	%r1792, %r1791, 8, 31, -1;
	selp.b32 	%r165, %r1639, %r1792, %p163;
	selp.b32 	%r166, %r1792, %r1643, %p163;
	selp.b32 	%r1793, %r1651, %r1647, %p163;
	shfl.sync.bfly.b32	%r1794, %r1793, 8, 31, -1;
	selp.b32 	%r167, %r1647, %r1794, %p163;
	selp.b32 	%r168, %r1794, %r1651, %p163;
	selp.b32 	%r1795, %r1659, %r1655, %p163;
	shfl.sync.bfly.b32	%r1796, %r1795, 8, 31, -1;
	selp.b32 	%r169, %r1655, %r1796, %p163;
	selp.b32 	%r170, %r1796, %r1659, %p163;
	selp.b32 	%r1797, %r1667, %r1663, %p163;
	shfl.sync.bfly.b32	%r1798, %r1797, 8, 31, -1;
	selp.b32 	%r171, %r1663, %r1798, %p163;
	selp.b32 	%r172, %r1798, %r1667, %p163;
	selp.b32 	%r1799, %r1675, %r1671, %p163;
	shfl.sync.bfly.b32	%r1800, %r1799, 8, 31, -1;
	selp.b32 	%r173, %r1671, %r1800, %p163;
	selp.b32 	%r174, %r1800, %r1675, %p163;
	selp.b32 	%r1801, %r1683, %r1679, %p163;
	shfl.sync.bfly.b32	%r1802, %r1801, 8, 31, -1;
	selp.b32 	%r175, %r1679, %r1802, %p163;
	selp.b32 	%r176, %r1802, %r1683, %p163;
	selp.b32 	%r1803, %r1691, %r1687, %p163;
	shfl.sync.bfly.b32	%r1804, %r1803, 8, 31, -1;
	selp.b32 	%r177, %r1687, %r1804, %p163;
	selp.b32 	%r178, %r1804, %r1691, %p163;
	selp.b32 	%r1805, %r1699, %r1695, %p163;
	shfl.sync.bfly.b32	%r1806, %r1805, 8, 31, -1;
	selp.b32 	%r179, %r1695, %r1806, %p163;
	selp.b32 	%r180, %r1806, %r1699, %p163;
	selp.b32 	%r1807, %r1707, %r1703, %p163;
	shfl.sync.bfly.b32	%r1808, %r1807, 8, 31, -1;
	selp.b32 	%r181, %r1703, %r1808, %p163;
	selp.b32 	%r182, %r1808, %r1707, %p163;
	selp.b32 	%r1809, %r1715, %r1711, %p163;
	shfl.sync.bfly.b32	%r1810, %r1809, 8, 31, -1;
	selp.b32 	%r183, %r1711, %r1810, %p163;
	selp.b32 	%r184, %r1810, %r1715, %p163;
	selp.b32 	%r1811, %r1723, %r1719, %p163;
	shfl.sync.bfly.b32	%r1812, %r1811, 8, 31, -1;
	selp.b32 	%r185, %r1719, %r1812, %p163;
	selp.b32 	%r186, %r1812, %r1723, %p163;
	selp.b32 	%r1813, %r1731, %r1727, %p163;
	shfl.sync.bfly.b32	%r1814, %r1813, 8, 31, -1;
	selp.b32 	%r187, %r1727, %r1814, %p163;
	selp.b32 	%r188, %r1814, %r1731, %p163;
	selp.b32 	%r1815, %r1739, %r1735, %p163;
	shfl.sync.bfly.b32	%r1816, %r1815, 8, 31, -1;
	selp.b32 	%r189, %r1735, %r1816, %p163;
	selp.b32 	%r190, %r1816, %r1739, %p163;
	selp.b32 	%r1817, %r1747, %r1743, %p163;
	shfl.sync.bfly.b32	%r1818, %r1817, 8, 31, -1;
	selp.b32 	%r191, %r1743, %r1818, %p163;
	selp.b32 	%r192, %r1818, %r1747, %p163;
	selp.b32 	%r1819, %r1755, %r1751, %p163;
	shfl.sync.bfly.b32	%r1820, %r1819, 8, 31, -1;
	selp.b32 	%r193, %r1751, %r1820, %p163;
	selp.b32 	%r194, %r1820, %r1755, %p163;
	setp.lt.u32 	%p214, %r113, 12;
	@%p214 bra 	$L__BB0_69;
// %bb.68:                              // %pass18606
                                        //   in Loop: Header=BB0_65 Depth=1
	selp.b32 	%r1821, %r134, %r1515, %p163;
	selp.b32 	%r1822, %r1511, %r134, %p163;
	selp.b32 	%r1823, %r133, %r1507, %p163;
	selp.b32 	%r1824, %r1503, %r133, %p163;
	shl.b32 	%r1825, %r113, 9;
	and.b32  	%r1826, %r1825, 4069376;
	or.b32  	%r1827, %r1826, %r82;
	or.b32  	%r1828, %r1827, %r49;
	cvt.u64.u32 	%rd157, %r1828;
	add.s64 	%rd158, %rd157, %rd5;
	shr.u64 	%rd159, %rd158, 42;
	add.s64 	%rd160, %rd158, %rd159;
	shr.s64 	%rd161, %rd160, 22;
	setp.lt.s64 	%p216, %rd158, 0;
	and.b64  	%rd162, %rd160, -4194304;
	setp.ne.s64 	%p217, %rd162, %rd158;
	and.pred  	%p218, %p216, %p217;
	selp.u64 	%rd163, 1, 0, %p218;
	sub.s64 	%rd164, %rd163, %rd161;
	shl.b64 	%rd165, %rd164, 22;
	add.s64 	%rd166, %rd165, %rd158;
	shl.b64 	%rd167, %rd166, 2;
	add.s64 	%rd168, %rd3, %rd167;
	st.global.v4.u32 	[%rd168], {%r1824, %r1822, %r1823, %r1821};
	bra.uni 	$L__BB0_69;
$L__BB0_70:                             // %L46441
	st.global.u32 	[%rd4], %r1893;
	ret;
$L__BB0_7:                              // %L166
	mov.u32 	%r1892, 2;
	st.global.u32 	[%rd4], %r1892;
	mov.u64 	%rd351, exception4114;
	cvta.global.u64 	%rd352, %rd351;
	{ // callseq 4, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd352;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 4
	{ // callseq 5, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd42;
	st.param.b32 	[param0+8], %r195;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 5
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_10:                             // %L275
	mov.u32 	%r1891, 3;
	st.global.u32 	[%rd4], %r1891;
	mov.u64 	%rd349, exception4114;
	cvta.global.u64 	%rd350, %rd349;
	{ // callseq 2, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd350;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 2
	{ // callseq 3, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd42;
	st.param.b32 	[param0+8], %r195;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 3
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_1:                              // %L8
	mov.u64 	%rd47, exception14129;
	cvta.global.u64 	%rd48, %rd47;
	{ // callseq 0, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd48;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 0
	{ // callseq 1, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd42;
	st.param.b32 	[param0+8], %r195;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 1
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
                                        // -- End function
}
