0.6
2018.2
Jun 14 2018
20:07:38
/home/nathan/source/Xilinx/Verilog VGA/Verilog VGA.sim/sim_1/synth/timing/xsim/top_tb_time_synth.v,1589238855,verilog,,/home/nathan/source/Xilinx/Verilog VGA/Verilog VGA.srcs/sim_1/new/top_tb.v,,glbl;top;vga640x480,,,,,,,,
/home/nathan/source/Xilinx/Verilog VGA/Verilog VGA.srcs/sim_1/new/top_tb.v,1589236185,verilog,,,,top_tb,,,,,,,,
