// Seed: 1563650057
module module_0 (
    output wand id_0
);
  module_2 modCall_1 ();
endmodule
module module_1 (
    input wire id_0,
    input supply1 id_1,
    input supply0 id_2,
    input tri id_3,
    output tri1 id_4
    , id_12,
    input supply1 id_5,
    output wand id_6,
    input tri id_7,
    output supply1 id_8,
    input supply1 id_9,
    input wire id_10
);
  wire id_13;
  module_0 modCall_1 (id_8);
  assign modCall_1.type_0 = 0;
endmodule
module module_2 ();
  wire id_1;
  assign id_1 = id_1;
  assign id_1 = id_1;
  wire id_2 = id_1;
  assign id_2 = id_1;
  always id_2 = 1;
  wire id_3;
  assign id_3 = id_3;
  logic [7:0] id_4, id_5, id_6, id_7;
  assign module_0.id_0 = 0;
  assign id_6[1] = 1;
endmodule
