{"Source Block": ["oh/common/hdl/oh_fifo_generic.v@86:100@HdlStmProcess", "       wr_addr[AW:0]  <= 'b0;\n     else if(wr_en) \n       wr_addr[AW:0]  <= wr_addr[AW:0]  + 'd1;\n\n   //address for prog_full indicator\n   always @ (posedge wr_clk)\n     if(~nreset)\n       wr_addr_ahead[AW:0] <= 'b0;   \n     else if(~prog_full)\n       wr_addr_ahead[AW:0] <= wr_addr[AW:0]  + PROG_FULL;\n   \n   oh_bin2gray #(.DW(AW+1))\n   wr_b2g (.gray   (wr_addr_gray[AW:0]),\n\t   .bin\t   (wr_addr[AW:0]));\n   \n"], "Clone Blocks": [], "Diff Content": {"Delete": [[91, "   always @ (posedge wr_clk)\n"], [92, "     if(~nreset)\n"]], "Add": [[92, "   always @ (posedge wr_clk or negedge nreset)\n"], [92, "     if(!nreset)\n"]]}}