$date
	Sat Dec 31 16:33:21 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mux_tb $end
$var wire 8 ! C [7:0] $end
$var reg 8 " A [7:0] $end
$var reg 8 # B [7:0] $end
$var reg 1 $ sel $end
$scope module A0 $end
$var wire 8 % A [7:0] $end
$var wire 8 & B [7:0] $end
$var wire 1 $ sel $end
$var reg 8 ' C [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 '
b1 &
b0 %
0$
b1 #
b0 "
b1 !
$end
#1
b0 !
b0 '
1$
#2
