#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Sun Oct  4 14:31:53 2015
# Process ID: 21428
# Log file: /afs/ece.cmu.edu/usr/sohils/Private/18545/hdmi_test/hdmi_test.runs/impl_1/ChipInterface.vdi
# Journal file: /afs/ece.cmu.edu/usr/sohils/Private/18545/hdmi_test/hdmi_test.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source ChipInterface.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/afs/ece.cmu.edu/usr/sohils/Private/18545/hdmi_test/hdmi_test.srcs/sources_1/bd/clock/ip/clock_clk_wiz_0_0/clock_clk_wiz_0_0_board.xdc] for cell 'ck/clock_i/clk_wiz_0/inst'
Finished Parsing XDC File [/afs/ece.cmu.edu/usr/sohils/Private/18545/hdmi_test/hdmi_test.srcs/sources_1/bd/clock/ip/clock_clk_wiz_0_0/clock_clk_wiz_0_0_board.xdc] for cell 'ck/clock_i/clk_wiz_0/inst'
Parsing XDC File [/afs/ece.cmu.edu/usr/sohils/Private/18545/hdmi_test/hdmi_test.srcs/sources_1/bd/clock/ip/clock_clk_wiz_0_0/clock_clk_wiz_0_0.xdc] for cell 'ck/clock_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/afs/ece.cmu.edu/usr/sohils/Private/18545/hdmi_test/hdmi_test.srcs/sources_1/bd/clock/ip/clock_clk_wiz_0_0/clock_clk_wiz_0_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/afs/ece.cmu.edu/usr/sohils/Private/18545/hdmi_test/hdmi_test.srcs/sources_1/bd/clock/ip/clock_clk_wiz_0_0/clock_clk_wiz_0_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2012.883 ; gain = 588.773 ; free physical = 5123 ; free virtual = 18603
Finished Parsing XDC File [/afs/ece.cmu.edu/usr/sohils/Private/18545/hdmi_test/hdmi_test.srcs/sources_1/bd/clock/ip/clock_clk_wiz_0_0/clock_clk_wiz_0_0.xdc] for cell 'ck/clock_i/clk_wiz_0/inst'
Parsing XDC File [/afs/ece.cmu.edu/usr/sohils/Private/18545/hdmi_test/hdmi_test.srcs/constrs_1/new/pin.xdc]
Finished Parsing XDC File [/afs/ece.cmu.edu/usr/sohils/Private/18545/hdmi_test/hdmi_test.srcs/constrs_1/new/pin.xdc]
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2012.883 ; gain = 995.117 ; free physical = 5123 ; free virtual = 18603
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2027.914 ; gain = 7.027 ; free physical = 5120 ; free virtual = 18600
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1b4e44acb

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2034.914 ; gain = 0.000 ; free physical = 5119 ; free virtual = 18600

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 1 cells.
Phase 2 Constant Propagation | Checksum: 17ddbf851

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2034.914 ; gain = 0.000 ; free physical = 5119 ; free virtual = 18599

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 4 unconnected nets.
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 3 unconnected cells.
Phase 3 Sweep | Checksum: c5fb0cdf

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2034.914 ; gain = 0.000 ; free physical = 5119 ; free virtual = 18599

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2034.914 ; gain = 0.000 ; free physical = 5119 ; free virtual = 18599
Ending Logic Optimization Task | Checksum: c5fb0cdf

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2034.914 ; gain = 0.000 ; free physical = 5119 ; free virtual = 18599
Implement Debug Cores | Checksum: 1b4e44acb
Logic Optimization | Checksum: 1b4e44acb

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
Ending Power Optimization Task | Checksum: c5fb0cdf

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2034.914 ; gain = 0.000 ; free physical = 5119 ; free virtual = 18599
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2066.930 ; gain = 0.000 ; free physical = 5112 ; free virtual = 18599
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /afs/ece.cmu.edu/usr/sohils/Private/18545/hdmi_test/hdmi_test.runs/impl_1/ChipInterface_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 56087e74

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2119.934 ; gain = 0.004 ; free physical = 5010 ; free virtual = 18497

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2119.934 ; gain = 0.000 ; free physical = 5009 ; free virtual = 18497
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2119.934 ; gain = 0.000 ; free physical = 5009 ; free virtual = 18496

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: 09466322

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2119.934 ; gain = 0.004 ; free physical = 5008 ; free virtual = 18496
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: 09466322

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2193.930 ; gain = 74.000 ; free physical = 4998 ; free virtual = 18490

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: 09466322

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2193.930 ; gain = 74.000 ; free physical = 4997 ; free virtual = 18489

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: 0162ea4f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2193.930 ; gain = 74.000 ; free physical = 4997 ; free virtual = 18489
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f686eb73

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2193.930 ; gain = 74.000 ; free physical = 4997 ; free virtual = 18489

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: f99c7a25

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2193.930 ; gain = 74.000 ; free physical = 4995 ; free virtual = 18489
Phase 2.2.1 Place Init Design | Checksum: 1a2d1c124

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2225.945 ; gain = 106.016 ; free physical = 4993 ; free virtual = 18488
Phase 2.2 Build Placer Netlist Model | Checksum: 1a2d1c124

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2225.945 ; gain = 106.016 ; free physical = 4993 ; free virtual = 18488

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 1a2d1c124

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2225.945 ; gain = 106.016 ; free physical = 4993 ; free virtual = 18488
Phase 2.3 Constrain Clocks/Macros | Checksum: 1a2d1c124

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2225.945 ; gain = 106.016 ; free physical = 4993 ; free virtual = 18488
Phase 2 Placer Initialization | Checksum: 1a2d1c124

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2225.945 ; gain = 106.016 ; free physical = 4993 ; free virtual = 18488

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 119310ebb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2289.977 ; gain = 170.047 ; free physical = 4978 ; free virtual = 18475

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 119310ebb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2289.977 ; gain = 170.047 ; free physical = 4978 ; free virtual = 18475

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 1c62b4a77

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2289.977 ; gain = 170.047 ; free physical = 4978 ; free virtual = 18475

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 16c6243ef

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2289.977 ; gain = 170.047 ; free physical = 4978 ; free virtual = 18475

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 16c6243ef

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2289.977 ; gain = 170.047 ; free physical = 4978 ; free virtual = 18475

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 1bc858a9b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2289.977 ; gain = 170.047 ; free physical = 4978 ; free virtual = 18475

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 19ce34fbb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2289.977 ; gain = 170.047 ; free physical = 4978 ; free virtual = 18475

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 181d636b1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2289.977 ; gain = 170.047 ; free physical = 4948 ; free virtual = 18448
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 181d636b1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2289.977 ; gain = 170.047 ; free physical = 4948 ; free virtual = 18448

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 181d636b1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2289.977 ; gain = 170.047 ; free physical = 4948 ; free virtual = 18448

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 181d636b1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2289.977 ; gain = 170.047 ; free physical = 4948 ; free virtual = 18448
Phase 4.6 Small Shape Detail Placement | Checksum: 181d636b1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2289.977 ; gain = 170.047 ; free physical = 4948 ; free virtual = 18448

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 181d636b1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2289.977 ; gain = 170.047 ; free physical = 4948 ; free virtual = 18448
Phase 4 Detail Placement | Checksum: 181d636b1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2289.977 ; gain = 170.047 ; free physical = 4948 ; free virtual = 18448

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 15f9d645e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2289.977 ; gain = 170.047 ; free physical = 4948 ; free virtual = 18448

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 15f9d645e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2289.977 ; gain = 170.047 ; free physical = 4948 ; free virtual = 18448

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=34.609. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 178809e57

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2289.977 ; gain = 170.047 ; free physical = 4948 ; free virtual = 18448
Phase 5.2.2 Post Placement Optimization | Checksum: 178809e57

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2289.977 ; gain = 170.047 ; free physical = 4948 ; free virtual = 18448
Phase 5.2 Post Commit Optimization | Checksum: 178809e57

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2289.977 ; gain = 170.047 ; free physical = 4948 ; free virtual = 18448

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 178809e57

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2289.977 ; gain = 170.047 ; free physical = 4948 ; free virtual = 18448

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 178809e57

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2289.977 ; gain = 170.047 ; free physical = 4948 ; free virtual = 18448

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 178809e57

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2289.977 ; gain = 170.047 ; free physical = 4948 ; free virtual = 18448
Phase 5.5 Placer Reporting | Checksum: 178809e57

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2289.977 ; gain = 170.047 ; free physical = 4948 ; free virtual = 18448

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 15097e347

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2289.977 ; gain = 170.047 ; free physical = 4948 ; free virtual = 18448
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 15097e347

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2289.977 ; gain = 170.047 ; free physical = 4948 ; free virtual = 18448
Ending Placer Task | Checksum: 812791e2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2289.977 ; gain = 170.047 ; free physical = 4948 ; free virtual = 18448
INFO: [Common 17-83] Releasing license: Implementation
37 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2289.977 ; gain = 0.000 ; free physical = 4941 ; free virtual = 18448
report_io: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2289.977 ; gain = 0.000 ; free physical = 4944 ; free virtual = 18446
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2289.977 ; gain = 0.000 ; free physical = 4943 ; free virtual = 18445
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2289.977 ; gain = 0.000 ; free physical = 4943 ; free virtual = 18445
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 6df118ef

Time (s): cpu = 00:01:28 ; elapsed = 00:01:11 . Memory (MB): peak = 2415.309 ; gain = 125.332 ; free physical = 4741 ; free virtual = 18247

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 6df118ef

Time (s): cpu = 00:01:28 ; elapsed = 00:01:12 . Memory (MB): peak = 2415.309 ; gain = 125.332 ; free physical = 4741 ; free virtual = 18247

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 6df118ef

Time (s): cpu = 00:01:28 ; elapsed = 00:01:12 . Memory (MB): peak = 2442.969 ; gain = 152.992 ; free physical = 4688 ; free virtual = 18196
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1ff547b20

Time (s): cpu = 00:01:30 ; elapsed = 00:01:13 . Memory (MB): peak = 2537.680 ; gain = 247.703 ; free physical = 4593 ; free virtual = 18102
INFO: [Route 35-57] Estimated Timing Summary | WNS=34.621 | TNS=0.000  | WHS=-0.181 | THS=-2.927 |

Phase 2 Router Initialization | Checksum: 1f02ffdfd

Time (s): cpu = 00:01:30 ; elapsed = 00:01:13 . Memory (MB): peak = 2537.680 ; gain = 247.703 ; free physical = 4593 ; free virtual = 18102

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1d3c3c137

Time (s): cpu = 00:01:31 ; elapsed = 00:01:13 . Memory (MB): peak = 2537.680 ; gain = 247.703 ; free physical = 4593 ; free virtual = 18102

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1157eb6d5

Time (s): cpu = 00:01:31 ; elapsed = 00:01:14 . Memory (MB): peak = 2537.680 ; gain = 247.703 ; free physical = 4592 ; free virtual = 18102
INFO: [Route 35-57] Estimated Timing Summary | WNS=34.573 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1e15bd701

Time (s): cpu = 00:01:31 ; elapsed = 00:01:14 . Memory (MB): peak = 2537.680 ; gain = 247.703 ; free physical = 4592 ; free virtual = 18102
Phase 4 Rip-up And Reroute | Checksum: 1e15bd701

Time (s): cpu = 00:01:31 ; elapsed = 00:01:14 . Memory (MB): peak = 2537.680 ; gain = 247.703 ; free physical = 4592 ; free virtual = 18102

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1e15bd701

Time (s): cpu = 00:01:31 ; elapsed = 00:01:14 . Memory (MB): peak = 2537.680 ; gain = 247.703 ; free physical = 4592 ; free virtual = 18102
INFO: [Route 35-57] Estimated Timing Summary | WNS=34.689 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1e15bd701

Time (s): cpu = 00:01:31 ; elapsed = 00:01:14 . Memory (MB): peak = 2537.680 ; gain = 247.703 ; free physical = 4592 ; free virtual = 18102

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1e15bd701

Time (s): cpu = 00:01:31 ; elapsed = 00:01:14 . Memory (MB): peak = 2537.680 ; gain = 247.703 ; free physical = 4592 ; free virtual = 18102
Phase 5 Delay and Skew Optimization | Checksum: 1e15bd701

Time (s): cpu = 00:01:31 ; elapsed = 00:01:14 . Memory (MB): peak = 2537.680 ; gain = 247.703 ; free physical = 4592 ; free virtual = 18102

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 1c411c8d2

Time (s): cpu = 00:01:31 ; elapsed = 00:01:14 . Memory (MB): peak = 2537.680 ; gain = 247.703 ; free physical = 4592 ; free virtual = 18102
INFO: [Route 35-57] Estimated Timing Summary | WNS=34.689 | TNS=0.000  | WHS=0.119  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 1c411c8d2

Time (s): cpu = 00:01:31 ; elapsed = 00:01:14 . Memory (MB): peak = 2537.680 ; gain = 247.703 ; free physical = 4592 ; free virtual = 18102

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00668465 %
  Global Horizontal Routing Utilization  = 0.004445 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1435eee82

Time (s): cpu = 00:01:32 ; elapsed = 00:01:14 . Memory (MB): peak = 2537.680 ; gain = 247.703 ; free physical = 4592 ; free virtual = 18102

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1435eee82

Time (s): cpu = 00:01:32 ; elapsed = 00:01:14 . Memory (MB): peak = 2537.680 ; gain = 247.703 ; free physical = 4592 ; free virtual = 18102

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: aecd4ef6

Time (s): cpu = 00:01:32 ; elapsed = 00:01:14 . Memory (MB): peak = 2537.680 ; gain = 247.703 ; free physical = 4592 ; free virtual = 18102

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=34.689 | TNS=0.000  | WHS=0.119  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: aecd4ef6

Time (s): cpu = 00:01:32 ; elapsed = 00:01:14 . Memory (MB): peak = 2537.680 ; gain = 247.703 ; free physical = 4592 ; free virtual = 18102
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:32 ; elapsed = 00:01:14 . Memory (MB): peak = 2537.680 ; gain = 247.703 ; free physical = 4592 ; free virtual = 18102

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:32 ; elapsed = 00:01:14 . Memory (MB): peak = 2537.680 ; gain = 247.703 ; free physical = 4592 ; free virtual = 18102
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2537.680 ; gain = 0.000 ; free physical = 4587 ; free virtual = 18102
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /afs/ece.cmu.edu/usr/sohils/Private/18545/hdmi_test/hdmi_test.runs/impl_1/ChipInterface_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Sun Oct  4 14:33:40 2015...
