<?xml version="1.0" ?>
<node xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:xs="http://www.w3.org/2001/XMLSchema" xmlns:altera="http://www.altera.com/XMLSchema/Qsys/SystemTree">
  <instanceKey xsi:type="xs:string">ghrd_hps_system</instanceKey>
  <instanceData xsi:type="data">
    <parameters></parameters>
    <interconnectAssignments></interconnectAssignments>
    <className>ghrd_hps_system</className>
    <version>1.0</version>
    <name>ghrd_hps_system</name>
    <uniqueName>ghrd_hps_system</uniqueName>
    <nonce>0</nonce>
    <incidentConnections></incidentConnections>
  </instanceData>
  <children>
    <node>
      <instanceKey xsi:type="xs:string">agilex_5_soc</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>AUTO_DEVICE_SPEEDGRADE</name>
            <value>4</value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value>&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;h2f_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_reset_reset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedResetSinks&lt;/key&gt;
                            &lt;value&gt;none&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;NONE&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;hps2fpga_axi_clock&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps2fpga_axi_clock_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;hps2fpga_axi_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps2fpga_axi_reset_reset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;NONE&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;hps2fpga&lt;/name&gt;
                &lt;type&gt;axi4&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps2fpga_awid&lt;/name&gt;
                        &lt;role&gt;awid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps2fpga_awaddr&lt;/name&gt;
                        &lt;role&gt;awaddr&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps2fpga_awlen&lt;/name&gt;
                        &lt;role&gt;awlen&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps2fpga_awsize&lt;/name&gt;
                        &lt;role&gt;awsize&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps2fpga_awburst&lt;/name&gt;
                        &lt;role&gt;awburst&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps2fpga_awlock&lt;/name&gt;
                        &lt;role&gt;awlock&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps2fpga_awcache&lt;/name&gt;
                        &lt;role&gt;awcache&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps2fpga_awprot&lt;/name&gt;
                        &lt;role&gt;awprot&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps2fpga_awvalid&lt;/name&gt;
                        &lt;role&gt;awvalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps2fpga_awready&lt;/name&gt;
                        &lt;role&gt;awready&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps2fpga_wdata&lt;/name&gt;
                        &lt;role&gt;wdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps2fpga_wstrb&lt;/name&gt;
                        &lt;role&gt;wstrb&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps2fpga_wlast&lt;/name&gt;
                        &lt;role&gt;wlast&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps2fpga_wvalid&lt;/name&gt;
                        &lt;role&gt;wvalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps2fpga_wready&lt;/name&gt;
                        &lt;role&gt;wready&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps2fpga_bid&lt;/name&gt;
                        &lt;role&gt;bid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps2fpga_bresp&lt;/name&gt;
                        &lt;role&gt;bresp&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps2fpga_bvalid&lt;/name&gt;
                        &lt;role&gt;bvalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps2fpga_bready&lt;/name&gt;
                        &lt;role&gt;bready&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps2fpga_arid&lt;/name&gt;
                        &lt;role&gt;arid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps2fpga_araddr&lt;/name&gt;
                        &lt;role&gt;araddr&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps2fpga_arlen&lt;/name&gt;
                        &lt;role&gt;arlen&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps2fpga_arsize&lt;/name&gt;
                        &lt;role&gt;arsize&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps2fpga_arburst&lt;/name&gt;
                        &lt;role&gt;arburst&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps2fpga_arlock&lt;/name&gt;
                        &lt;role&gt;arlock&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps2fpga_arcache&lt;/name&gt;
                        &lt;role&gt;arcache&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps2fpga_arprot&lt;/name&gt;
                        &lt;role&gt;arprot&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps2fpga_arvalid&lt;/name&gt;
                        &lt;role&gt;arvalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps2fpga_arready&lt;/name&gt;
                        &lt;role&gt;arready&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps2fpga_rid&lt;/name&gt;
                        &lt;role&gt;rid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps2fpga_rdata&lt;/name&gt;
                        &lt;role&gt;rdata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps2fpga_rresp&lt;/name&gt;
                        &lt;role&gt;rresp&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps2fpga_rlast&lt;/name&gt;
                        &lt;role&gt;rlast&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps2fpga_rvalid&lt;/name&gt;
                        &lt;role&gt;rvalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps2fpga_rready&lt;/name&gt;
                        &lt;role&gt;rready&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;hps2fpga_axi_clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;hps2fpga_axi_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;trustzoneAware&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumOutstandingReads&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumOutstandingWrites&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumOutstandingTransactions&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readIssuingCapability&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeIssuingCapability&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;combinedIssuingCapability&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;issuesINCRBursts&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;issuesWRAPBursts&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;issuesFIXEDBursts&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;lwhps2fpga_axi_clock&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;lwhps2fpga_axi_clock_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;lwhps2fpga_axi_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;lwhps2fpga_axi_reset_reset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;NONE&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;lwhps2fpga&lt;/name&gt;
                &lt;type&gt;axi4&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;lwhps2fpga_awid&lt;/name&gt;
                        &lt;role&gt;awid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;lwhps2fpga_awaddr&lt;/name&gt;
                        &lt;role&gt;awaddr&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;29&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;lwhps2fpga_awlen&lt;/name&gt;
                        &lt;role&gt;awlen&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;lwhps2fpga_awsize&lt;/name&gt;
                        &lt;role&gt;awsize&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;lwhps2fpga_awburst&lt;/name&gt;
                        &lt;role&gt;awburst&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;lwhps2fpga_awlock&lt;/name&gt;
                        &lt;role&gt;awlock&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;lwhps2fpga_awcache&lt;/name&gt;
                        &lt;role&gt;awcache&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;lwhps2fpga_awprot&lt;/name&gt;
                        &lt;role&gt;awprot&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;lwhps2fpga_awvalid&lt;/name&gt;
                        &lt;role&gt;awvalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;lwhps2fpga_awready&lt;/name&gt;
                        &lt;role&gt;awready&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;lwhps2fpga_wdata&lt;/name&gt;
                        &lt;role&gt;wdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;lwhps2fpga_wstrb&lt;/name&gt;
                        &lt;role&gt;wstrb&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;lwhps2fpga_wlast&lt;/name&gt;
                        &lt;role&gt;wlast&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;lwhps2fpga_wvalid&lt;/name&gt;
                        &lt;role&gt;wvalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;lwhps2fpga_wready&lt;/name&gt;
                        &lt;role&gt;wready&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;lwhps2fpga_bid&lt;/name&gt;
                        &lt;role&gt;bid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;lwhps2fpga_bresp&lt;/name&gt;
                        &lt;role&gt;bresp&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;lwhps2fpga_bvalid&lt;/name&gt;
                        &lt;role&gt;bvalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;lwhps2fpga_bready&lt;/name&gt;
                        &lt;role&gt;bready&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;lwhps2fpga_arid&lt;/name&gt;
                        &lt;role&gt;arid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;lwhps2fpga_araddr&lt;/name&gt;
                        &lt;role&gt;araddr&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;29&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;lwhps2fpga_arlen&lt;/name&gt;
                        &lt;role&gt;arlen&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;lwhps2fpga_arsize&lt;/name&gt;
                        &lt;role&gt;arsize&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;lwhps2fpga_arburst&lt;/name&gt;
                        &lt;role&gt;arburst&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;lwhps2fpga_arlock&lt;/name&gt;
                        &lt;role&gt;arlock&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;lwhps2fpga_arcache&lt;/name&gt;
                        &lt;role&gt;arcache&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;lwhps2fpga_arprot&lt;/name&gt;
                        &lt;role&gt;arprot&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;lwhps2fpga_arvalid&lt;/name&gt;
                        &lt;role&gt;arvalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;lwhps2fpga_arready&lt;/name&gt;
                        &lt;role&gt;arready&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;lwhps2fpga_rid&lt;/name&gt;
                        &lt;role&gt;rid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;lwhps2fpga_rdata&lt;/name&gt;
                        &lt;role&gt;rdata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;lwhps2fpga_rresp&lt;/name&gt;
                        &lt;role&gt;rresp&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;lwhps2fpga_rlast&lt;/name&gt;
                        &lt;role&gt;rlast&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;lwhps2fpga_rvalid&lt;/name&gt;
                        &lt;role&gt;rvalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;lwhps2fpga_rready&lt;/name&gt;
                        &lt;role&gt;rready&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;lwhps2fpga_axi_clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;lwhps2fpga_axi_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;trustzoneAware&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumOutstandingReads&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumOutstandingWrites&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumOutstandingTransactions&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readIssuingCapability&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeIssuingCapability&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;combinedIssuingCapability&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;issuesINCRBursts&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;issuesWRAPBursts&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;issuesFIXEDBursts&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;emac_ptp_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;emac_ptp_clk_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;emac_timestamp_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;emac_timestamp_clk_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;emac_timestamp_data&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;emac_timestamp_data_data_in&lt;/name&gt;
                        &lt;role&gt;data_in&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;emac0_mdio&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;emac0_mdio_mac_mdc&lt;/name&gt;
                        &lt;role&gt;mac_mdc&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;emac0_mdio_mac_mdi&lt;/name&gt;
                        &lt;role&gt;mac_mdi&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;emac0_mdio_mac_mdo&lt;/name&gt;
                        &lt;role&gt;mac_mdo&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;emac0_mdio_mac_mdoe&lt;/name&gt;
                        &lt;role&gt;mac_mdoe&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;emac0_app_rst&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;emac0_app_rst_reset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedResetSinks&lt;/key&gt;
                            &lt;value&gt;none&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;NONE&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;emac0&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;emac0_mac_tx_clk_o&lt;/name&gt;
                        &lt;role&gt;mac_tx_clk_o&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;emac0_mac_tx_clk_i&lt;/name&gt;
                        &lt;role&gt;mac_tx_clk_i&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;emac0_mac_rx_clk&lt;/name&gt;
                        &lt;role&gt;mac_rx_clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;emac0_mac_rst_tx_n&lt;/name&gt;
                        &lt;role&gt;mac_rst_tx_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;emac0_mac_rst_rx_n&lt;/name&gt;
                        &lt;role&gt;mac_rst_rx_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;emac0_mac_txen&lt;/name&gt;
                        &lt;role&gt;mac_txen&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;emac0_mac_txer&lt;/name&gt;
                        &lt;role&gt;mac_txer&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;emac0_mac_rxdv&lt;/name&gt;
                        &lt;role&gt;mac_rxdv&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;emac0_mac_rxer&lt;/name&gt;
                        &lt;role&gt;mac_rxer&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;emac0_mac_rxd&lt;/name&gt;
                        &lt;role&gt;mac_rxd&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;emac0_mac_col&lt;/name&gt;
                        &lt;role&gt;mac_col&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;emac0_mac_crs&lt;/name&gt;
                        &lt;role&gt;mac_crs&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;emac0_mac_speed&lt;/name&gt;
                        &lt;role&gt;mac_speed&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;emac0_mac_txd_o&lt;/name&gt;
                        &lt;role&gt;mac_txd_o&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;emac2_app_rst&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;emac2_app_rst_reset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedResetSinks&lt;/key&gt;
                            &lt;value&gt;none&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;NONE&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;spim0&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;spim0_miso_i&lt;/name&gt;
                        &lt;role&gt;miso_i&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;spim0_mosi_o&lt;/name&gt;
                        &lt;role&gt;mosi_o&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;spim0_mosi_oe&lt;/name&gt;
                        &lt;role&gt;mosi_oe&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;spim0_ss_in_n&lt;/name&gt;
                        &lt;role&gt;ss_in_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;spim0_ss0_n_o&lt;/name&gt;
                        &lt;role&gt;ss0_n_o&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;spim0_ss1_n_o&lt;/name&gt;
                        &lt;role&gt;ss1_n_o&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;spim0_ss2_n_o&lt;/name&gt;
                        &lt;role&gt;ss2_n_o&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;spim0_ss3_n_o&lt;/name&gt;
                        &lt;role&gt;ss3_n_o&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;spim0_sclk_out&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;spim0_sclk_out_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRateKnown&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;I2C1_scl_i&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;I2C1_scl_i_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;I2C1_scl_oe&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;I2C1_scl_oe_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRateKnown&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;I2C1&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;I2C1_sda_i&lt;/name&gt;
                        &lt;role&gt;sda_i&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;I2C1_sda_oe&lt;/name&gt;
                        &lt;role&gt;sda_oe&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;h2f_user0_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_user0_clk_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRateKnown&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;h2f_user1_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_user1_clk_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRateKnown&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;h2f_warm_reset_handshake&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_warm_reset_handshake_reset_req&lt;/name&gt;
                        &lt;role&gt;reset_req&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_warm_reset_handshake_reset_ack&lt;/name&gt;
                        &lt;role&gt;reset_ack&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;h2f_cold_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;h2f_cold_reset_reset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedResetSinks&lt;/key&gt;
                            &lt;value&gt;none&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;NONE&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;hps_io&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps_io_hps_osc_clk&lt;/name&gt;
                        &lt;role&gt;hps_osc_clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps_io_sdmmc_data0&lt;/name&gt;
                        &lt;role&gt;sdmmc_data0&lt;/role&gt;
                        &lt;direction&gt;Bidir&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps_io_sdmmc_data1&lt;/name&gt;
                        &lt;role&gt;sdmmc_data1&lt;/role&gt;
                        &lt;direction&gt;Bidir&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps_io_sdmmc_cclk&lt;/name&gt;
                        &lt;role&gt;sdmmc_cclk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps_io_sdmmc_data2&lt;/name&gt;
                        &lt;role&gt;sdmmc_data2&lt;/role&gt;
                        &lt;direction&gt;Bidir&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps_io_sdmmc_data3&lt;/name&gt;
                        &lt;role&gt;sdmmc_data3&lt;/role&gt;
                        &lt;direction&gt;Bidir&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps_io_sdmmc_cmd&lt;/name&gt;
                        &lt;role&gt;sdmmc_cmd&lt;/role&gt;
                        &lt;direction&gt;Bidir&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps_io_usb1_clk&lt;/name&gt;
                        &lt;role&gt;usb1_clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps_io_usb1_stp&lt;/name&gt;
                        &lt;role&gt;usb1_stp&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps_io_usb1_dir&lt;/name&gt;
                        &lt;role&gt;usb1_dir&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps_io_usb1_data0&lt;/name&gt;
                        &lt;role&gt;usb1_data0&lt;/role&gt;
                        &lt;direction&gt;Bidir&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps_io_usb1_data1&lt;/name&gt;
                        &lt;role&gt;usb1_data1&lt;/role&gt;
                        &lt;direction&gt;Bidir&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps_io_usb1_nxr&lt;/name&gt;
                        &lt;role&gt;usb1_nxr&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps_io_usb1_data2&lt;/name&gt;
                        &lt;role&gt;usb1_data2&lt;/role&gt;
                        &lt;direction&gt;Bidir&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps_io_usb1_data3&lt;/name&gt;
                        &lt;role&gt;usb1_data3&lt;/role&gt;
                        &lt;direction&gt;Bidir&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps_io_usb1_data4&lt;/name&gt;
                        &lt;role&gt;usb1_data4&lt;/role&gt;
                        &lt;direction&gt;Bidir&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps_io_usb1_data5&lt;/name&gt;
                        &lt;role&gt;usb1_data5&lt;/role&gt;
                        &lt;direction&gt;Bidir&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps_io_usb1_data6&lt;/name&gt;
                        &lt;role&gt;usb1_data6&lt;/role&gt;
                        &lt;direction&gt;Bidir&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps_io_usb1_data7&lt;/name&gt;
                        &lt;role&gt;usb1_data7&lt;/role&gt;
                        &lt;direction&gt;Bidir&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps_io_emac2_tx_clk&lt;/name&gt;
                        &lt;role&gt;emac2_tx_clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps_io_emac2_tx_ctl&lt;/name&gt;
                        &lt;role&gt;emac2_tx_ctl&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps_io_emac2_rx_clk&lt;/name&gt;
                        &lt;role&gt;emac2_rx_clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps_io_emac2_rx_ctl&lt;/name&gt;
                        &lt;role&gt;emac2_rx_ctl&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps_io_emac2_txd0&lt;/name&gt;
                        &lt;role&gt;emac2_txd0&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps_io_emac2_txd1&lt;/name&gt;
                        &lt;role&gt;emac2_txd1&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps_io_emac2_rxd0&lt;/name&gt;
                        &lt;role&gt;emac2_rxd0&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps_io_emac2_rxd1&lt;/name&gt;
                        &lt;role&gt;emac2_rxd1&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps_io_emac2_txd2&lt;/name&gt;
                        &lt;role&gt;emac2_txd2&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps_io_emac2_txd3&lt;/name&gt;
                        &lt;role&gt;emac2_txd3&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps_io_emac2_rxd2&lt;/name&gt;
                        &lt;role&gt;emac2_rxd2&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps_io_emac2_rxd3&lt;/name&gt;
                        &lt;role&gt;emac2_rxd3&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps_io_mdio2_mdio&lt;/name&gt;
                        &lt;role&gt;mdio2_mdio&lt;/role&gt;
                        &lt;direction&gt;Bidir&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps_io_mdio2_mdc&lt;/name&gt;
                        &lt;role&gt;mdio2_mdc&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps_io_uart0_tx&lt;/name&gt;
                        &lt;role&gt;uart0_tx&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps_io_uart0_rx&lt;/name&gt;
                        &lt;role&gt;uart0_rx&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps_io_i2c0_sda&lt;/name&gt;
                        &lt;role&gt;i2c0_sda&lt;/role&gt;
                        &lt;direction&gt;Bidir&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps_io_i2c0_scl&lt;/name&gt;
                        &lt;role&gt;i2c0_scl&lt;/role&gt;
                        &lt;direction&gt;Bidir&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps_io_gpio6&lt;/name&gt;
                        &lt;role&gt;gpio6&lt;/role&gt;
                        &lt;direction&gt;Bidir&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps_io_gpio7&lt;/name&gt;
                        &lt;role&gt;gpio7&lt;/role&gt;
                        &lt;direction&gt;Bidir&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps_io_gpio8&lt;/name&gt;
                        &lt;role&gt;gpio8&lt;/role&gt;
                        &lt;direction&gt;Bidir&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps_io_gpio9&lt;/name&gt;
                        &lt;role&gt;gpio9&lt;/role&gt;
                        &lt;direction&gt;Bidir&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps_io_gpio10&lt;/name&gt;
                        &lt;role&gt;gpio10&lt;/role&gt;
                        &lt;direction&gt;Bidir&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps_io_gpio11&lt;/name&gt;
                        &lt;role&gt;gpio11&lt;/role&gt;
                        &lt;direction&gt;Bidir&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps_io_gpio28&lt;/name&gt;
                        &lt;role&gt;gpio28&lt;/role&gt;
                        &lt;direction&gt;Bidir&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps_io_gpio34&lt;/name&gt;
                        &lt;role&gt;gpio34&lt;/role&gt;
                        &lt;direction&gt;Bidir&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;hps_io_gpio35&lt;/name&gt;
                        &lt;role&gt;gpio35&lt;/role&gt;
                        &lt;direction&gt;Bidir&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;usb31_io&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;usb31_io_vbus_det&lt;/name&gt;
                        &lt;role&gt;vbus_det&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;usb31_io_flt_bar&lt;/name&gt;
                        &lt;role&gt;flt_bar&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;usb31_io_usb_ctrl&lt;/name&gt;
                        &lt;role&gt;usb_ctrl&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;usb31_io_usb31_id&lt;/name&gt;
                        &lt;role&gt;usb31_id&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;fpga2hps_interrupt&lt;/name&gt;
                &lt;type&gt;interrupt&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;fpga2hps_interrupt_irq&lt;/name&gt;
                        &lt;role&gt;irq&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;63&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedAddressablePoint&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;irqMap&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;irqScheme&lt;/key&gt;
                            &lt;value&gt;INDIVIDUAL_REQUESTS&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;f2sdram_axi_clock&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2sdram_axi_clock_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;f2sdram_axi_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2sdram_axi_reset_reset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;NONE&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;f2sdram&lt;/name&gt;
                &lt;type&gt;axi4&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2sdram_araddr&lt;/name&gt;
                        &lt;role&gt;araddr&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2sdram_arburst&lt;/name&gt;
                        &lt;role&gt;arburst&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2sdram_arcache&lt;/name&gt;
                        &lt;role&gt;arcache&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2sdram_arid&lt;/name&gt;
                        &lt;role&gt;arid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;5&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2sdram_arlen&lt;/name&gt;
                        &lt;role&gt;arlen&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2sdram_arlock&lt;/name&gt;
                        &lt;role&gt;arlock&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2sdram_arprot&lt;/name&gt;
                        &lt;role&gt;arprot&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2sdram_arqos&lt;/name&gt;
                        &lt;role&gt;arqos&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2sdram_arready&lt;/name&gt;
                        &lt;role&gt;arready&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2sdram_arsize&lt;/name&gt;
                        &lt;role&gt;arsize&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2sdram_arvalid&lt;/name&gt;
                        &lt;role&gt;arvalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2sdram_awaddr&lt;/name&gt;
                        &lt;role&gt;awaddr&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2sdram_awburst&lt;/name&gt;
                        &lt;role&gt;awburst&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2sdram_awcache&lt;/name&gt;
                        &lt;role&gt;awcache&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2sdram_awid&lt;/name&gt;
                        &lt;role&gt;awid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;5&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2sdram_awlen&lt;/name&gt;
                        &lt;role&gt;awlen&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2sdram_awlock&lt;/name&gt;
                        &lt;role&gt;awlock&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2sdram_awprot&lt;/name&gt;
                        &lt;role&gt;awprot&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2sdram_awqos&lt;/name&gt;
                        &lt;role&gt;awqos&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2sdram_awready&lt;/name&gt;
                        &lt;role&gt;awready&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2sdram_awsize&lt;/name&gt;
                        &lt;role&gt;awsize&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2sdram_awvalid&lt;/name&gt;
                        &lt;role&gt;awvalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2sdram_bid&lt;/name&gt;
                        &lt;role&gt;bid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;5&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2sdram_bready&lt;/name&gt;
                        &lt;role&gt;bready&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2sdram_bresp&lt;/name&gt;
                        &lt;role&gt;bresp&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2sdram_bvalid&lt;/name&gt;
                        &lt;role&gt;bvalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2sdram_rdata&lt;/name&gt;
                        &lt;role&gt;rdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2sdram_rid&lt;/name&gt;
                        &lt;role&gt;rid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;5&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2sdram_rlast&lt;/name&gt;
                        &lt;role&gt;rlast&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2sdram_rready&lt;/name&gt;
                        &lt;role&gt;rready&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2sdram_rresp&lt;/name&gt;
                        &lt;role&gt;rresp&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2sdram_rvalid&lt;/name&gt;
                        &lt;role&gt;rvalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2sdram_wdata&lt;/name&gt;
                        &lt;role&gt;wdata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2sdram_wlast&lt;/name&gt;
                        &lt;role&gt;wlast&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2sdram_wready&lt;/name&gt;
                        &lt;role&gt;wready&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2sdram_wstrb&lt;/name&gt;
                        &lt;role&gt;wstrb&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2sdram_wvalid&lt;/name&gt;
                        &lt;role&gt;wvalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2sdram_aruser&lt;/name&gt;
                        &lt;role&gt;aruser&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2sdram_awuser&lt;/name&gt;
                        &lt;role&gt;awuser&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2sdram_wuser&lt;/name&gt;
                        &lt;role&gt;wuser&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2sdram_buser&lt;/name&gt;
                        &lt;role&gt;buser&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2sdram_arregion&lt;/name&gt;
                        &lt;role&gt;arregion&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2sdram_ruser&lt;/name&gt;
                        &lt;role&gt;ruser&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;f2sdram_awregion&lt;/name&gt;
                        &lt;role&gt;awregion&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;f2sdram_axi_clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;f2sdram_axi_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;trustzoneAware&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumOutstandingReads&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumOutstandingWrites&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumOutstandingTransactions&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readAcceptanceCapability&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeAcceptanceCapability&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;combinedAcceptanceCapability&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readDataReorderingDepth&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;fpga2hps_clock&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;fpga2hps_clock_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;fpga2hps_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;fpga2hps_reset_reset_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;NONE&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;fpga2hps&lt;/name&gt;
                &lt;type&gt;axi4&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;fpga2hps_awid&lt;/name&gt;
                        &lt;role&gt;awid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;5&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;fpga2hps_awaddr&lt;/name&gt;
                        &lt;role&gt;awaddr&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;31&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;fpga2hps_awlen&lt;/name&gt;
                        &lt;role&gt;awlen&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;fpga2hps_awsize&lt;/name&gt;
                        &lt;role&gt;awsize&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;fpga2hps_arsize&lt;/name&gt;
                        &lt;role&gt;arsize&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;fpga2hps_awburst&lt;/name&gt;
                        &lt;role&gt;awburst&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;fpga2hps_awlock&lt;/name&gt;
                        &lt;role&gt;awlock&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;fpga2hps_awcache&lt;/name&gt;
                        &lt;role&gt;awcache&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;fpga2hps_awprot&lt;/name&gt;
                        &lt;role&gt;awprot&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;fpga2hps_awqos&lt;/name&gt;
                        &lt;role&gt;awqos&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;fpga2hps_awvalid&lt;/name&gt;
                        &lt;role&gt;awvalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;fpga2hps_awready&lt;/name&gt;
                        &lt;role&gt;awready&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;fpga2hps_wdata&lt;/name&gt;
                        &lt;role&gt;wdata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;256&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;fpga2hps_wstrb&lt;/name&gt;
                        &lt;role&gt;wstrb&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;fpga2hps_wlast&lt;/name&gt;
                        &lt;role&gt;wlast&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;fpga2hps_wvalid&lt;/name&gt;
                        &lt;role&gt;wvalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;fpga2hps_wready&lt;/name&gt;
                        &lt;role&gt;wready&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;fpga2hps_bid&lt;/name&gt;
                        &lt;role&gt;bid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;5&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;fpga2hps_bresp&lt;/name&gt;
                        &lt;role&gt;bresp&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;fpga2hps_bvalid&lt;/name&gt;
                        &lt;role&gt;bvalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;fpga2hps_bready&lt;/name&gt;
                        &lt;role&gt;bready&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;fpga2hps_arid&lt;/name&gt;
                        &lt;role&gt;arid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;5&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;fpga2hps_araddr&lt;/name&gt;
                        &lt;role&gt;araddr&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;31&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;fpga2hps_arlen&lt;/name&gt;
                        &lt;role&gt;arlen&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;fpga2hps_arburst&lt;/name&gt;
                        &lt;role&gt;arburst&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;fpga2hps_arlock&lt;/name&gt;
                        &lt;role&gt;arlock&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;fpga2hps_arcache&lt;/name&gt;
                        &lt;role&gt;arcache&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;fpga2hps_arprot&lt;/name&gt;
                        &lt;role&gt;arprot&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;fpga2hps_arqos&lt;/name&gt;
                        &lt;role&gt;arqos&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;fpga2hps_arvalid&lt;/name&gt;
                        &lt;role&gt;arvalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;fpga2hps_arready&lt;/name&gt;
                        &lt;role&gt;arready&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;fpga2hps_rid&lt;/name&gt;
                        &lt;role&gt;rid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;5&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;fpga2hps_rdata&lt;/name&gt;
                        &lt;role&gt;rdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;256&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;fpga2hps_rresp&lt;/name&gt;
                        &lt;role&gt;rresp&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;fpga2hps_rlast&lt;/name&gt;
                        &lt;role&gt;rlast&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;fpga2hps_rvalid&lt;/name&gt;
                        &lt;role&gt;rvalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;fpga2hps_rready&lt;/name&gt;
                        &lt;role&gt;rready&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;fpga2hps_aruser&lt;/name&gt;
                        &lt;role&gt;aruser&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;fpga2hps_awuser&lt;/name&gt;
                        &lt;role&gt;awuser&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;fpga2hps_arregion&lt;/name&gt;
                        &lt;role&gt;arregion&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;fpga2hps_awregion&lt;/name&gt;
                        &lt;role&gt;awregion&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;fpga2hps_wuser&lt;/name&gt;
                        &lt;role&gt;wuser&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;fpga2hps_buser&lt;/name&gt;
                        &lt;role&gt;buser&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;fpga2hps_ruser&lt;/name&gt;
                        &lt;role&gt;ruser&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;fpga2hps_clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;fpga2hps_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;trustzoneAware&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumOutstandingReads&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumOutstandingWrites&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumOutstandingTransactions&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readAcceptanceCapability&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeAcceptanceCapability&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;combinedAcceptanceCapability&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readDataReorderingDepth&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;intel_agilex_5_soc&lt;/className&gt;
        &lt;version&gt;1.0.0&lt;/version&gt;
        &lt;displayName&gt;Hard Processor System Intel Agilex 5 FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;AUTO_DEVICE_SPEEDGRADE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_SPEEDGRADE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;device_family&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_FAMILY&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;device_name&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;I2C1_scl_oe&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;I2C1_scl_oe&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;f2sdram&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;f2sdram&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name='f2sdram' start='0x0' end='0x100000000' datawidth='64' /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                            &lt;value&gt;64&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;fpga2hps&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;fpga2hps&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name='fpga2hps' start='0x0' end='0x80000000' datawidth='256' /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;31&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                            &lt;value&gt;256&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;h2f_user0_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;h2f_user0_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;h2f_user1_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;h2f_user1_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;spim0_sclk_out&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;spim0_sclk_out&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>defaultBoundary</name>
            <value>&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;h2f_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_reset_reset_n&lt;/name&gt;
                    &lt;role&gt;reset_n&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedResetSinks&lt;/key&gt;
                        &lt;value&gt;none&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;NONE&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;hps2fpga_axi_clock&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;hps2fpga_axi_clock_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;hps2fpga_axi_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;hps2fpga_axi_reset_reset_n&lt;/name&gt;
                    &lt;role&gt;reset_n&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;NONE&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;hps2fpga&lt;/name&gt;
            &lt;type&gt;axi4&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;hps2fpga_awid&lt;/name&gt;
                    &lt;role&gt;awid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;hps2fpga_awaddr&lt;/name&gt;
                    &lt;role&gt;awaddr&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;hps2fpga_awlen&lt;/name&gt;
                    &lt;role&gt;awlen&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;hps2fpga_awsize&lt;/name&gt;
                    &lt;role&gt;awsize&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;hps2fpga_awburst&lt;/name&gt;
                    &lt;role&gt;awburst&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;hps2fpga_awlock&lt;/name&gt;
                    &lt;role&gt;awlock&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;hps2fpga_awcache&lt;/name&gt;
                    &lt;role&gt;awcache&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;hps2fpga_awprot&lt;/name&gt;
                    &lt;role&gt;awprot&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;hps2fpga_awvalid&lt;/name&gt;
                    &lt;role&gt;awvalid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;hps2fpga_awready&lt;/name&gt;
                    &lt;role&gt;awready&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;hps2fpga_wdata&lt;/name&gt;
                    &lt;role&gt;wdata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;hps2fpga_wstrb&lt;/name&gt;
                    &lt;role&gt;wstrb&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;hps2fpga_wlast&lt;/name&gt;
                    &lt;role&gt;wlast&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;hps2fpga_wvalid&lt;/name&gt;
                    &lt;role&gt;wvalid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;hps2fpga_wready&lt;/name&gt;
                    &lt;role&gt;wready&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;hps2fpga_bid&lt;/name&gt;
                    &lt;role&gt;bid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;hps2fpga_bresp&lt;/name&gt;
                    &lt;role&gt;bresp&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;hps2fpga_bvalid&lt;/name&gt;
                    &lt;role&gt;bvalid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;hps2fpga_bready&lt;/name&gt;
                    &lt;role&gt;bready&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;hps2fpga_arid&lt;/name&gt;
                    &lt;role&gt;arid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;hps2fpga_araddr&lt;/name&gt;
                    &lt;role&gt;araddr&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;hps2fpga_arlen&lt;/name&gt;
                    &lt;role&gt;arlen&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;hps2fpga_arsize&lt;/name&gt;
                    &lt;role&gt;arsize&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;hps2fpga_arburst&lt;/name&gt;
                    &lt;role&gt;arburst&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;hps2fpga_arlock&lt;/name&gt;
                    &lt;role&gt;arlock&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;hps2fpga_arcache&lt;/name&gt;
                    &lt;role&gt;arcache&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;hps2fpga_arprot&lt;/name&gt;
                    &lt;role&gt;arprot&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;hps2fpga_arvalid&lt;/name&gt;
                    &lt;role&gt;arvalid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;hps2fpga_arready&lt;/name&gt;
                    &lt;role&gt;arready&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;hps2fpga_rid&lt;/name&gt;
                    &lt;role&gt;rid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;hps2fpga_rdata&lt;/name&gt;
                    &lt;role&gt;rdata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;hps2fpga_rresp&lt;/name&gt;
                    &lt;role&gt;rresp&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;hps2fpga_rlast&lt;/name&gt;
                    &lt;role&gt;rlast&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;hps2fpga_rvalid&lt;/name&gt;
                    &lt;role&gt;rvalid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;hps2fpga_rready&lt;/name&gt;
                    &lt;role&gt;rready&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;hps2fpga_axi_clock&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;hps2fpga_axi_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;trustzoneAware&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumOutstandingReads&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumOutstandingWrites&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumOutstandingTransactions&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readIssuingCapability&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeIssuingCapability&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;combinedIssuingCapability&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;issuesINCRBursts&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;issuesWRAPBursts&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;issuesFIXEDBursts&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;lwhps2fpga_axi_clock&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;lwhps2fpga_axi_clock_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;lwhps2fpga_axi_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;lwhps2fpga_axi_reset_reset_n&lt;/name&gt;
                    &lt;role&gt;reset_n&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;NONE&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;lwhps2fpga&lt;/name&gt;
            &lt;type&gt;axi4&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;lwhps2fpga_awid&lt;/name&gt;
                    &lt;role&gt;awid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;lwhps2fpga_awaddr&lt;/name&gt;
                    &lt;role&gt;awaddr&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;29&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;lwhps2fpga_awlen&lt;/name&gt;
                    &lt;role&gt;awlen&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;lwhps2fpga_awsize&lt;/name&gt;
                    &lt;role&gt;awsize&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;lwhps2fpga_awburst&lt;/name&gt;
                    &lt;role&gt;awburst&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;lwhps2fpga_awlock&lt;/name&gt;
                    &lt;role&gt;awlock&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;lwhps2fpga_awcache&lt;/name&gt;
                    &lt;role&gt;awcache&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;lwhps2fpga_awprot&lt;/name&gt;
                    &lt;role&gt;awprot&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;lwhps2fpga_awvalid&lt;/name&gt;
                    &lt;role&gt;awvalid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;lwhps2fpga_awready&lt;/name&gt;
                    &lt;role&gt;awready&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;lwhps2fpga_wdata&lt;/name&gt;
                    &lt;role&gt;wdata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;lwhps2fpga_wstrb&lt;/name&gt;
                    &lt;role&gt;wstrb&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;lwhps2fpga_wlast&lt;/name&gt;
                    &lt;role&gt;wlast&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;lwhps2fpga_wvalid&lt;/name&gt;
                    &lt;role&gt;wvalid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;lwhps2fpga_wready&lt;/name&gt;
                    &lt;role&gt;wready&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;lwhps2fpga_bid&lt;/name&gt;
                    &lt;role&gt;bid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;lwhps2fpga_bresp&lt;/name&gt;
                    &lt;role&gt;bresp&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;lwhps2fpga_bvalid&lt;/name&gt;
                    &lt;role&gt;bvalid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;lwhps2fpga_bready&lt;/name&gt;
                    &lt;role&gt;bready&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;lwhps2fpga_arid&lt;/name&gt;
                    &lt;role&gt;arid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;lwhps2fpga_araddr&lt;/name&gt;
                    &lt;role&gt;araddr&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;29&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;lwhps2fpga_arlen&lt;/name&gt;
                    &lt;role&gt;arlen&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;lwhps2fpga_arsize&lt;/name&gt;
                    &lt;role&gt;arsize&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;lwhps2fpga_arburst&lt;/name&gt;
                    &lt;role&gt;arburst&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;lwhps2fpga_arlock&lt;/name&gt;
                    &lt;role&gt;arlock&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;lwhps2fpga_arcache&lt;/name&gt;
                    &lt;role&gt;arcache&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;lwhps2fpga_arprot&lt;/name&gt;
                    &lt;role&gt;arprot&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;lwhps2fpga_arvalid&lt;/name&gt;
                    &lt;role&gt;arvalid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;lwhps2fpga_arready&lt;/name&gt;
                    &lt;role&gt;arready&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;lwhps2fpga_rid&lt;/name&gt;
                    &lt;role&gt;rid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;lwhps2fpga_rdata&lt;/name&gt;
                    &lt;role&gt;rdata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;lwhps2fpga_rresp&lt;/name&gt;
                    &lt;role&gt;rresp&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;lwhps2fpga_rlast&lt;/name&gt;
                    &lt;role&gt;rlast&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;lwhps2fpga_rvalid&lt;/name&gt;
                    &lt;role&gt;rvalid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;lwhps2fpga_rready&lt;/name&gt;
                    &lt;role&gt;rready&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;lwhps2fpga_axi_clock&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;lwhps2fpga_axi_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;trustzoneAware&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumOutstandingReads&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumOutstandingWrites&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumOutstandingTransactions&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readIssuingCapability&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeIssuingCapability&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;combinedIssuingCapability&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;issuesINCRBursts&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;issuesWRAPBursts&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;issuesFIXEDBursts&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;emac_ptp_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;emac_ptp_clk_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;emac_timestamp_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;emac_timestamp_clk_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;emac_timestamp_data&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;emac_timestamp_data_data_in&lt;/name&gt;
                    &lt;role&gt;data_in&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;64&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;emac0_mdio&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;emac0_mdio_mac_mdc&lt;/name&gt;
                    &lt;role&gt;mac_mdc&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;emac0_mdio_mac_mdi&lt;/name&gt;
                    &lt;role&gt;mac_mdi&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;emac0_mdio_mac_mdo&lt;/name&gt;
                    &lt;role&gt;mac_mdo&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;emac0_mdio_mac_mdoe&lt;/name&gt;
                    &lt;role&gt;mac_mdoe&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;emac0_app_rst&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;emac0_app_rst_reset_n&lt;/name&gt;
                    &lt;role&gt;reset_n&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedResetSinks&lt;/key&gt;
                        &lt;value&gt;none&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;NONE&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;emac0&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;emac0_mac_tx_clk_o&lt;/name&gt;
                    &lt;role&gt;mac_tx_clk_o&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;emac0_mac_tx_clk_i&lt;/name&gt;
                    &lt;role&gt;mac_tx_clk_i&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;emac0_mac_rx_clk&lt;/name&gt;
                    &lt;role&gt;mac_rx_clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;emac0_mac_rst_tx_n&lt;/name&gt;
                    &lt;role&gt;mac_rst_tx_n&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;emac0_mac_rst_rx_n&lt;/name&gt;
                    &lt;role&gt;mac_rst_rx_n&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;emac0_mac_txen&lt;/name&gt;
                    &lt;role&gt;mac_txen&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;emac0_mac_txer&lt;/name&gt;
                    &lt;role&gt;mac_txer&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;emac0_mac_rxdv&lt;/name&gt;
                    &lt;role&gt;mac_rxdv&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;emac0_mac_rxer&lt;/name&gt;
                    &lt;role&gt;mac_rxer&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;emac0_mac_rxd&lt;/name&gt;
                    &lt;role&gt;mac_rxd&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;emac0_mac_col&lt;/name&gt;
                    &lt;role&gt;mac_col&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;emac0_mac_crs&lt;/name&gt;
                    &lt;role&gt;mac_crs&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;emac0_mac_speed&lt;/name&gt;
                    &lt;role&gt;mac_speed&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;emac0_mac_txd_o&lt;/name&gt;
                    &lt;role&gt;mac_txd_o&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;emac2_app_rst&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;emac2_app_rst_reset_n&lt;/name&gt;
                    &lt;role&gt;reset_n&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedResetSinks&lt;/key&gt;
                        &lt;value&gt;none&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;NONE&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;spim0&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;spim0_miso_i&lt;/name&gt;
                    &lt;role&gt;miso_i&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;spim0_mosi_o&lt;/name&gt;
                    &lt;role&gt;mosi_o&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;spim0_mosi_oe&lt;/name&gt;
                    &lt;role&gt;mosi_oe&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;spim0_ss_in_n&lt;/name&gt;
                    &lt;role&gt;ss_in_n&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;spim0_ss0_n_o&lt;/name&gt;
                    &lt;role&gt;ss0_n_o&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;spim0_ss1_n_o&lt;/name&gt;
                    &lt;role&gt;ss1_n_o&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;spim0_ss2_n_o&lt;/name&gt;
                    &lt;role&gt;ss2_n_o&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;spim0_ss3_n_o&lt;/name&gt;
                    &lt;role&gt;ss3_n_o&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;spim0_sclk_out&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;spim0_sclk_out_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRateKnown&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;I2C1_scl_i&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;I2C1_scl_i_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;I2C1_scl_oe&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;I2C1_scl_oe_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRateKnown&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;I2C1&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;I2C1_sda_i&lt;/name&gt;
                    &lt;role&gt;sda_i&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;I2C1_sda_oe&lt;/name&gt;
                    &lt;role&gt;sda_oe&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;h2f_user0_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_user0_clk_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRateKnown&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;h2f_user1_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_user1_clk_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRateKnown&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;h2f_warm_reset_handshake&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_warm_reset_handshake_reset_req&lt;/name&gt;
                    &lt;role&gt;reset_req&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_warm_reset_handshake_reset_ack&lt;/name&gt;
                    &lt;role&gt;reset_ack&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;h2f_cold_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;h2f_cold_reset_reset_n&lt;/name&gt;
                    &lt;role&gt;reset_n&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedResetSinks&lt;/key&gt;
                        &lt;value&gt;none&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;NONE&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;hps_io&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;hps_io_hps_osc_clk&lt;/name&gt;
                    &lt;role&gt;hps_osc_clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;hps_io_sdmmc_data0&lt;/name&gt;
                    &lt;role&gt;sdmmc_data0&lt;/role&gt;
                    &lt;direction&gt;Bidir&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;hps_io_sdmmc_data1&lt;/name&gt;
                    &lt;role&gt;sdmmc_data1&lt;/role&gt;
                    &lt;direction&gt;Bidir&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;hps_io_sdmmc_cclk&lt;/name&gt;
                    &lt;role&gt;sdmmc_cclk&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;hps_io_sdmmc_data2&lt;/name&gt;
                    &lt;role&gt;sdmmc_data2&lt;/role&gt;
                    &lt;direction&gt;Bidir&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;hps_io_sdmmc_data3&lt;/name&gt;
                    &lt;role&gt;sdmmc_data3&lt;/role&gt;
                    &lt;direction&gt;Bidir&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;hps_io_sdmmc_cmd&lt;/name&gt;
                    &lt;role&gt;sdmmc_cmd&lt;/role&gt;
                    &lt;direction&gt;Bidir&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;hps_io_usb1_clk&lt;/name&gt;
                    &lt;role&gt;usb1_clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;hps_io_usb1_stp&lt;/name&gt;
                    &lt;role&gt;usb1_stp&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;hps_io_usb1_dir&lt;/name&gt;
                    &lt;role&gt;usb1_dir&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;hps_io_usb1_data0&lt;/name&gt;
                    &lt;role&gt;usb1_data0&lt;/role&gt;
                    &lt;direction&gt;Bidir&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;hps_io_usb1_data1&lt;/name&gt;
                    &lt;role&gt;usb1_data1&lt;/role&gt;
                    &lt;direction&gt;Bidir&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;hps_io_usb1_nxr&lt;/name&gt;
                    &lt;role&gt;usb1_nxr&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;hps_io_usb1_data2&lt;/name&gt;
                    &lt;role&gt;usb1_data2&lt;/role&gt;
                    &lt;direction&gt;Bidir&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;hps_io_usb1_data3&lt;/name&gt;
                    &lt;role&gt;usb1_data3&lt;/role&gt;
                    &lt;direction&gt;Bidir&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;hps_io_usb1_data4&lt;/name&gt;
                    &lt;role&gt;usb1_data4&lt;/role&gt;
                    &lt;direction&gt;Bidir&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;hps_io_usb1_data5&lt;/name&gt;
                    &lt;role&gt;usb1_data5&lt;/role&gt;
                    &lt;direction&gt;Bidir&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;hps_io_usb1_data6&lt;/name&gt;
                    &lt;role&gt;usb1_data6&lt;/role&gt;
                    &lt;direction&gt;Bidir&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;hps_io_usb1_data7&lt;/name&gt;
                    &lt;role&gt;usb1_data7&lt;/role&gt;
                    &lt;direction&gt;Bidir&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;hps_io_emac2_tx_clk&lt;/name&gt;
                    &lt;role&gt;emac2_tx_clk&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;hps_io_emac2_tx_ctl&lt;/name&gt;
                    &lt;role&gt;emac2_tx_ctl&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;hps_io_emac2_rx_clk&lt;/name&gt;
                    &lt;role&gt;emac2_rx_clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;hps_io_emac2_rx_ctl&lt;/name&gt;
                    &lt;role&gt;emac2_rx_ctl&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;hps_io_emac2_txd0&lt;/name&gt;
                    &lt;role&gt;emac2_txd0&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;hps_io_emac2_txd1&lt;/name&gt;
                    &lt;role&gt;emac2_txd1&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;hps_io_emac2_rxd0&lt;/name&gt;
                    &lt;role&gt;emac2_rxd0&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;hps_io_emac2_rxd1&lt;/name&gt;
                    &lt;role&gt;emac2_rxd1&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;hps_io_emac2_txd2&lt;/name&gt;
                    &lt;role&gt;emac2_txd2&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;hps_io_emac2_txd3&lt;/name&gt;
                    &lt;role&gt;emac2_txd3&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;hps_io_emac2_rxd2&lt;/name&gt;
                    &lt;role&gt;emac2_rxd2&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;hps_io_emac2_rxd3&lt;/name&gt;
                    &lt;role&gt;emac2_rxd3&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;hps_io_mdio2_mdio&lt;/name&gt;
                    &lt;role&gt;mdio2_mdio&lt;/role&gt;
                    &lt;direction&gt;Bidir&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;hps_io_mdio2_mdc&lt;/name&gt;
                    &lt;role&gt;mdio2_mdc&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;hps_io_uart0_tx&lt;/name&gt;
                    &lt;role&gt;uart0_tx&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;hps_io_uart0_rx&lt;/name&gt;
                    &lt;role&gt;uart0_rx&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;hps_io_i2c0_sda&lt;/name&gt;
                    &lt;role&gt;i2c0_sda&lt;/role&gt;
                    &lt;direction&gt;Bidir&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;hps_io_i2c0_scl&lt;/name&gt;
                    &lt;role&gt;i2c0_scl&lt;/role&gt;
                    &lt;direction&gt;Bidir&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;hps_io_gpio6&lt;/name&gt;
                    &lt;role&gt;gpio6&lt;/role&gt;
                    &lt;direction&gt;Bidir&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;hps_io_gpio7&lt;/name&gt;
                    &lt;role&gt;gpio7&lt;/role&gt;
                    &lt;direction&gt;Bidir&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;hps_io_gpio8&lt;/name&gt;
                    &lt;role&gt;gpio8&lt;/role&gt;
                    &lt;direction&gt;Bidir&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;hps_io_gpio9&lt;/name&gt;
                    &lt;role&gt;gpio9&lt;/role&gt;
                    &lt;direction&gt;Bidir&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;hps_io_gpio10&lt;/name&gt;
                    &lt;role&gt;gpio10&lt;/role&gt;
                    &lt;direction&gt;Bidir&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;hps_io_gpio11&lt;/name&gt;
                    &lt;role&gt;gpio11&lt;/role&gt;
                    &lt;direction&gt;Bidir&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;hps_io_gpio28&lt;/name&gt;
                    &lt;role&gt;gpio28&lt;/role&gt;
                    &lt;direction&gt;Bidir&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;hps_io_gpio34&lt;/name&gt;
                    &lt;role&gt;gpio34&lt;/role&gt;
                    &lt;direction&gt;Bidir&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;hps_io_gpio35&lt;/name&gt;
                    &lt;role&gt;gpio35&lt;/role&gt;
                    &lt;direction&gt;Bidir&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;usb31_io&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;usb31_io_vbus_det&lt;/name&gt;
                    &lt;role&gt;vbus_det&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;usb31_io_flt_bar&lt;/name&gt;
                    &lt;role&gt;flt_bar&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;usb31_io_usb_ctrl&lt;/name&gt;
                    &lt;role&gt;usb_ctrl&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;usb31_io_usb31_id&lt;/name&gt;
                    &lt;role&gt;usb31_id&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;fpga2hps_interrupt&lt;/name&gt;
            &lt;type&gt;interrupt&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;fpga2hps_interrupt_irq&lt;/name&gt;
                    &lt;role&gt;irq&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;63&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedAddressablePoint&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;irqMap&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;irqScheme&lt;/key&gt;
                        &lt;value&gt;INDIVIDUAL_REQUESTS&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;f2sdram_axi_clock&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;f2sdram_axi_clock_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;f2sdram_axi_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;f2sdram_axi_reset_reset_n&lt;/name&gt;
                    &lt;role&gt;reset_n&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;NONE&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;f2sdram&lt;/name&gt;
            &lt;type&gt;axi4&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;f2sdram_araddr&lt;/name&gt;
                    &lt;role&gt;araddr&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;f2sdram_arburst&lt;/name&gt;
                    &lt;role&gt;arburst&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;f2sdram_arcache&lt;/name&gt;
                    &lt;role&gt;arcache&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;f2sdram_arid&lt;/name&gt;
                    &lt;role&gt;arid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;5&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;f2sdram_arlen&lt;/name&gt;
                    &lt;role&gt;arlen&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;f2sdram_arlock&lt;/name&gt;
                    &lt;role&gt;arlock&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;f2sdram_arprot&lt;/name&gt;
                    &lt;role&gt;arprot&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;f2sdram_arqos&lt;/name&gt;
                    &lt;role&gt;arqos&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;f2sdram_arready&lt;/name&gt;
                    &lt;role&gt;arready&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;f2sdram_arsize&lt;/name&gt;
                    &lt;role&gt;arsize&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;f2sdram_arvalid&lt;/name&gt;
                    &lt;role&gt;arvalid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;f2sdram_awaddr&lt;/name&gt;
                    &lt;role&gt;awaddr&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;f2sdram_awburst&lt;/name&gt;
                    &lt;role&gt;awburst&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;f2sdram_awcache&lt;/name&gt;
                    &lt;role&gt;awcache&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;f2sdram_awid&lt;/name&gt;
                    &lt;role&gt;awid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;5&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;f2sdram_awlen&lt;/name&gt;
                    &lt;role&gt;awlen&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;f2sdram_awlock&lt;/name&gt;
                    &lt;role&gt;awlock&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;f2sdram_awprot&lt;/name&gt;
                    &lt;role&gt;awprot&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;f2sdram_awqos&lt;/name&gt;
                    &lt;role&gt;awqos&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;f2sdram_awready&lt;/name&gt;
                    &lt;role&gt;awready&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;f2sdram_awsize&lt;/name&gt;
                    &lt;role&gt;awsize&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;f2sdram_awvalid&lt;/name&gt;
                    &lt;role&gt;awvalid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;f2sdram_bid&lt;/name&gt;
                    &lt;role&gt;bid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;5&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;f2sdram_bready&lt;/name&gt;
                    &lt;role&gt;bready&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;f2sdram_bresp&lt;/name&gt;
                    &lt;role&gt;bresp&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;f2sdram_bvalid&lt;/name&gt;
                    &lt;role&gt;bvalid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;f2sdram_rdata&lt;/name&gt;
                    &lt;role&gt;rdata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;64&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;f2sdram_rid&lt;/name&gt;
                    &lt;role&gt;rid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;5&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;f2sdram_rlast&lt;/name&gt;
                    &lt;role&gt;rlast&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;f2sdram_rready&lt;/name&gt;
                    &lt;role&gt;rready&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;f2sdram_rresp&lt;/name&gt;
                    &lt;role&gt;rresp&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;f2sdram_rvalid&lt;/name&gt;
                    &lt;role&gt;rvalid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;f2sdram_wdata&lt;/name&gt;
                    &lt;role&gt;wdata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;64&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;f2sdram_wlast&lt;/name&gt;
                    &lt;role&gt;wlast&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;f2sdram_wready&lt;/name&gt;
                    &lt;role&gt;wready&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;f2sdram_wstrb&lt;/name&gt;
                    &lt;role&gt;wstrb&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;f2sdram_wvalid&lt;/name&gt;
                    &lt;role&gt;wvalid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;f2sdram_aruser&lt;/name&gt;
                    &lt;role&gt;aruser&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;f2sdram_awuser&lt;/name&gt;
                    &lt;role&gt;awuser&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;f2sdram_wuser&lt;/name&gt;
                    &lt;role&gt;wuser&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;f2sdram_buser&lt;/name&gt;
                    &lt;role&gt;buser&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;f2sdram_arregion&lt;/name&gt;
                    &lt;role&gt;arregion&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;f2sdram_ruser&lt;/name&gt;
                    &lt;role&gt;ruser&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;f2sdram_awregion&lt;/name&gt;
                    &lt;role&gt;awregion&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;f2sdram_axi_clock&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;f2sdram_axi_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;trustzoneAware&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumOutstandingReads&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumOutstandingWrites&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumOutstandingTransactions&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readAcceptanceCapability&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeAcceptanceCapability&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;combinedAcceptanceCapability&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readDataReorderingDepth&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgesToMaster&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;fpga2hps_clock&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;fpga2hps_clock_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;fpga2hps_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;fpga2hps_reset_reset_n&lt;/name&gt;
                    &lt;role&gt;reset_n&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;NONE&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;fpga2hps&lt;/name&gt;
            &lt;type&gt;axi4&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;fpga2hps_awid&lt;/name&gt;
                    &lt;role&gt;awid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;5&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;fpga2hps_awaddr&lt;/name&gt;
                    &lt;role&gt;awaddr&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;31&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;fpga2hps_awlen&lt;/name&gt;
                    &lt;role&gt;awlen&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;fpga2hps_awsize&lt;/name&gt;
                    &lt;role&gt;awsize&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;fpga2hps_arsize&lt;/name&gt;
                    &lt;role&gt;arsize&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;fpga2hps_awburst&lt;/name&gt;
                    &lt;role&gt;awburst&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;fpga2hps_awlock&lt;/name&gt;
                    &lt;role&gt;awlock&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;fpga2hps_awcache&lt;/name&gt;
                    &lt;role&gt;awcache&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;fpga2hps_awprot&lt;/name&gt;
                    &lt;role&gt;awprot&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;fpga2hps_awqos&lt;/name&gt;
                    &lt;role&gt;awqos&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;fpga2hps_awvalid&lt;/name&gt;
                    &lt;role&gt;awvalid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;fpga2hps_awready&lt;/name&gt;
                    &lt;role&gt;awready&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;fpga2hps_wdata&lt;/name&gt;
                    &lt;role&gt;wdata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;256&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;fpga2hps_wstrb&lt;/name&gt;
                    &lt;role&gt;wstrb&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;fpga2hps_wlast&lt;/name&gt;
                    &lt;role&gt;wlast&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;fpga2hps_wvalid&lt;/name&gt;
                    &lt;role&gt;wvalid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;fpga2hps_wready&lt;/name&gt;
                    &lt;role&gt;wready&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;fpga2hps_bid&lt;/name&gt;
                    &lt;role&gt;bid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;5&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;fpga2hps_bresp&lt;/name&gt;
                    &lt;role&gt;bresp&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;fpga2hps_bvalid&lt;/name&gt;
                    &lt;role&gt;bvalid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;fpga2hps_bready&lt;/name&gt;
                    &lt;role&gt;bready&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;fpga2hps_arid&lt;/name&gt;
                    &lt;role&gt;arid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;5&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;fpga2hps_araddr&lt;/name&gt;
                    &lt;role&gt;araddr&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;31&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;fpga2hps_arlen&lt;/name&gt;
                    &lt;role&gt;arlen&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;fpga2hps_arburst&lt;/name&gt;
                    &lt;role&gt;arburst&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;fpga2hps_arlock&lt;/name&gt;
                    &lt;role&gt;arlock&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;fpga2hps_arcache&lt;/name&gt;
                    &lt;role&gt;arcache&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;fpga2hps_arprot&lt;/name&gt;
                    &lt;role&gt;arprot&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;fpga2hps_arqos&lt;/name&gt;
                    &lt;role&gt;arqos&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;fpga2hps_arvalid&lt;/name&gt;
                    &lt;role&gt;arvalid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;fpga2hps_arready&lt;/name&gt;
                    &lt;role&gt;arready&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;fpga2hps_rid&lt;/name&gt;
                    &lt;role&gt;rid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;5&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;fpga2hps_rdata&lt;/name&gt;
                    &lt;role&gt;rdata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;256&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;fpga2hps_rresp&lt;/name&gt;
                    &lt;role&gt;rresp&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;fpga2hps_rlast&lt;/name&gt;
                    &lt;role&gt;rlast&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;fpga2hps_rvalid&lt;/name&gt;
                    &lt;role&gt;rvalid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;fpga2hps_rready&lt;/name&gt;
                    &lt;role&gt;rready&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;fpga2hps_aruser&lt;/name&gt;
                    &lt;role&gt;aruser&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;fpga2hps_awuser&lt;/name&gt;
                    &lt;role&gt;awuser&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;fpga2hps_arregion&lt;/name&gt;
                    &lt;role&gt;arregion&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;fpga2hps_awregion&lt;/name&gt;
                    &lt;role&gt;awregion&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;fpga2hps_wuser&lt;/name&gt;
                    &lt;role&gt;wuser&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;fpga2hps_buser&lt;/name&gt;
                    &lt;role&gt;buser&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;fpga2hps_ruser&lt;/name&gt;
                    &lt;role&gt;ruser&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;fpga2hps_clock&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;fpga2hps_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;trustzoneAware&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumOutstandingReads&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumOutstandingWrites&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumOutstandingTransactions&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readAcceptanceCapability&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeAcceptanceCapability&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;combinedAcceptanceCapability&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readDataReorderingDepth&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgesToMaster&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>device_family</name>
            <value>Agilex 5</value>
          </parameter>
          <parameter>
            <name>device_name</name>
            <value>A5ED065BB32AE4SR0</value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value>&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;ghrd_hps_system_intel_agilex_5_soc_0&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;ghrd_hps_system_intel_agilex_5_soc_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ghrd_hps_system_intel_agilex_5_soc_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;ghrd_hps_system_intel_agilex_5_soc_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ghrd_hps_system_intel_agilex_5_soc_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;ghrd_hps_system_intel_agilex_5_soc_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ghrd_hps_system_intel_agilex_5_soc_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;ghrd_hps_system_intel_agilex_5_soc_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ghrd_hps_system_intel_agilex_5_soc_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;ghrd_hps_system_intel_agilex_5_soc_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ghrd_hps_system_intel_agilex_5_soc_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>hdlParameters</name>
            <value>&lt;hdlParameterDescriptorDefinitionList/&gt;</value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/ghrd_hps_system/ghrd_hps_system_intel_agilex_5_soc_0.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value>&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>agilex_5_soc</name>
        <uniqueName>ghrd_hps_system_intel_agilex_5_soc_0</uniqueName>
        <fixedName>ghrd_hps_system_intel_agilex_5_soc_0</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>interruptsUsedSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>irqNumber</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>interrupt</className>
            <version>23.2</version>
            <end>irq_mapper/sender</end>
            <start>agilex_5_soc/fpga2hps_interrupt</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>rst_controller/reset_in0</end>
            <start>agilex_5_soc/h2f_cold_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>rst_controller_001/reset_in0</end>
            <start>agilex_5_soc/h2f_cold_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>rst_controller_007/reset_in0</end>
            <start>agilex_5_soc/h2f_cold_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>rst_controller/reset_in1</end>
            <start>agilex_5_soc/h2f_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>rst_controller_001/reset_in1</end>
            <start>agilex_5_soc/h2f_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>rst_controller_007/reset_in1</end>
            <start>agilex_5_soc/h2f_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.2</version>
            <end>agilex_5_soc/emac_ptp_clk</end>
            <start>agilex_5_soc/h2f_user0_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.2</version>
            <end>agilex_5_soc/emac_timestamp_clk</end>
            <start>agilex_5_soc/h2f_user0_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.2</version>
            <end>mm_interconnect_2/agilex_5_soc_h2f_user0_clk</end>
            <start>agilex_5_soc/h2f_user0_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.2</version>
            <end>onchip_sram/clk1</end>
            <start>agilex_5_soc/h2f_user0_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.2</version>
            <end>rst_controller_003/clk</end>
            <start>agilex_5_soc/h2f_user0_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.2</version>
            <end>rst_controller_005/clk</end>
            <start>agilex_5_soc/h2f_user0_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.2</version>
            <end>agilex_5_soc/f2sdram_axi_clock</end>
            <start>agilex_5_soc/h2f_user1_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.2</version>
            <end>agilex_5_soc/fpga2hps_clock</end>
            <start>agilex_5_soc/h2f_user1_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.2</version>
            <end>agilex_5_soc/hps2fpga_axi_clock</end>
            <start>agilex_5_soc/h2f_user1_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.2</version>
            <end>agilex_5_soc/lwhps2fpga_axi_clock</end>
            <start>agilex_5_soc/h2f_user1_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.2</version>
            <end>bank3a_emif_master/clk</end>
            <start>agilex_5_soc/h2f_user1_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.2</version>
            <end>emif_bank3a/s0_axil_clk</end>
            <start>agilex_5_soc/h2f_user1_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.2</version>
            <end>emif_bank3a/usr_async_clk_0</end>
            <start>agilex_5_soc/h2f_user1_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.2</version>
            <end>f2sdram_only_master/clk</end>
            <start>agilex_5_soc/h2f_user1_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.2</version>
            <end>fpga_only_master/clk</end>
            <start>agilex_5_soc/h2f_user1_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.2</version>
            <end>mm_interconnect_0/agilex_5_soc_h2f_user1_clk</end>
            <start>agilex_5_soc/h2f_user1_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.2</version>
            <end>mm_interconnect_1/agilex_5_soc_h2f_user1_clk</end>
            <start>agilex_5_soc/h2f_user1_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.2</version>
            <end>mm_interconnect_2/agilex_5_soc_h2f_user1_clk</end>
            <start>agilex_5_soc/h2f_user1_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.2</version>
            <end>mm_interconnect_3/agilex_5_soc_h2f_user1_clk</end>
            <start>agilex_5_soc/h2f_user1_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.2</version>
            <end>mm_interconnect_4/agilex_5_soc_h2f_user1_clk</end>
            <start>agilex_5_soc/h2f_user1_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.2</version>
            <end>niosv_sys_0/clk_100m</end>
            <start>agilex_5_soc/h2f_user1_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.2</version>
            <end>peripheral_sys_0/clk</end>
            <start>agilex_5_soc/h2f_user1_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.2</version>
            <end>reset_in/clk</end>
            <start>agilex_5_soc/h2f_user1_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.2</version>
            <end>rst_controller_001/clk</end>
            <start>agilex_5_soc/h2f_user1_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.2</version>
            <end>rst_controller_004/clk</end>
            <start>agilex_5_soc/h2f_user1_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.2</version>
            <end>rst_controller_006/clk</end>
            <start>agilex_5_soc/h2f_user1_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.2</version>
            <end>rst_controller_007/clk</end>
            <start>agilex_5_soc/h2f_user1_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.2</version>
            <end>rst_controller_008/clk</end>
            <start>agilex_5_soc/h2f_user1_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.2</version>
            <end>video_sys_0/clk</end>
            <start>agilex_5_soc/h2f_user1_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>23.2</version>
            <end>mm_interconnect_2/agilex_5_soc_hps2fpga</end>
            <start>agilex_5_soc/hps2fpga</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>23.2</version>
            <end>mm_interconnect_3/agilex_5_soc_lwhps2fpga</end>
            <start>agilex_5_soc/lwhps2fpga</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>23.2</version>
            <end>agilex_5_soc/fpga2hps</end>
            <start>mm_interconnect_0/agilex_5_soc_fpga2hps</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>23.2</version>
            <end>agilex_5_soc/f2sdram</end>
            <start>mm_interconnect_1/agilex_5_soc_f2sdram</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>13</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>13</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>agilex_5_soc/f2sdram_axi_reset</end>
            <start>reset_in/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>13</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>13</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>agilex_5_soc/fpga2hps_reset</end>
            <start>reset_in/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>13</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>13</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>agilex_5_soc/hps2fpga_axi_reset</end>
            <start>reset_in/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>13</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>13</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>agilex_5_soc/lwhps2fpga_axi_reset</end>
            <start>reset_in/out_reset</start>
          </incidentConnection>
        </incidentConnections>
        <path>ghrd_hps_system.agilex_5_soc</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">bank3a_emif_master</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>AUTO_DEVICE</name>
            <value>A5ED065BB32AE4SR0</value>
          </parameter>
          <parameter>
            <name>AUTO_DEVICE_FAMILY</name>
            <value>Agilex 5</value>
          </parameter>
          <parameter>
            <name>AUTO_DEVICE_SPEEDGRADE</name>
            <value>4</value>
          </parameter>
          <parameter>
            <name>COMPONENT_CLOCK</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value>&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;clk_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk_reset_reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;NONE&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;master_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;master_reset_reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedResetSinks&lt;/key&gt;
                            &lt;value&gt;none&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;NONE&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;master&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;master_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;master_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;master_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;master_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;master_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;master_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;master_readdatavalid&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;master_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;debug.controlledBy&lt;/key&gt;
                            &lt;value&gt;in_stream&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;debug.providesServices&lt;/key&gt;
                            &lt;value&gt;master&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;debug.typeName&lt;/key&gt;
                            &lt;value&gt;altera_jtag_avalon_master.master&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;debug.visible&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;adaptsTo&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;SYMBOLS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;clk_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dBSBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamReads&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamWrites&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isAsynchronous&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isReadable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isWriteable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxAddressWidth&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_jtag_avalon_master&lt;/className&gt;
        &lt;version&gt;19.1&lt;/version&gt;
        &lt;displayName&gt;JTAG to Avalon Master Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;AUTO_DEVICE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;AUTO_DEVICE_FAMILY&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_FAMILY&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;AUTO_DEVICE_SPEEDGRADE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_SPEEDGRADE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;0&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;COMPONENT_CLOCK&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;clock&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos/&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>defaultBoundary</name>
            <value>&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;clk_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk_reset_reset&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;NONE&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;master_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;master_reset_reset&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedResetSinks&lt;/key&gt;
                        &lt;value&gt;none&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;NONE&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;master&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;master_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;master_readdata&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;master_read&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;master_write&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;master_writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;master_waitrequest&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;master_readdatavalid&lt;/name&gt;
                    &lt;role&gt;readdatavalid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;master_byteenable&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;debug.controlledBy&lt;/key&gt;
                        &lt;value&gt;in_stream&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;debug.providesServices&lt;/key&gt;
                        &lt;value&gt;master&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;debug.typeName&lt;/key&gt;
                        &lt;value&gt;altera_jtag_avalon_master.master&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;debug.visible&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;adaptsTo&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;SYMBOLS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;clk_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dBSBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamReads&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamWrites&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isAsynchronous&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isReadable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isWriteable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maxAddressWidth&lt;/key&gt;
                        &lt;value&gt;32&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value>&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;ghrd_hps_system_master_0&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;ghrd_hps_system_master_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ghrd_hps_system_master_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;ghrd_hps_system_master_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ghrd_hps_system_master_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;ghrd_hps_system_master_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ghrd_hps_system_master_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;ghrd_hps_system_master_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ghrd_hps_system_master_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;ghrd_hps_system_master_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ghrd_hps_system_master_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>hdlParameters</name>
            <value>&lt;hdlParameterDescriptorDefinitionList/&gt;</value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/ghrd_hps_system/ghrd_hps_system_master_0.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value>&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap&gt;
        &lt;entry&gt;
            &lt;key&gt;debug.hostConnection&lt;/key&gt;
            &lt;value&gt;type jtag id 110:132&lt;/value&gt;
        &lt;/entry&gt;
    &lt;/assignmentValueMap&gt;
&lt;/assignmentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>bank3a_emif_master</name>
        <uniqueName>ghrd_hps_system_master_0</uniqueName>
        <fixedName>ghrd_hps_system_master_0</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.2</version>
            <end>bank3a_emif_master/clk</end>
            <start>agilex_5_soc/h2f_user1_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>23.2</version>
            <end>mm_interconnect_4/bank3a_emif_master_master</end>
            <start>bank3a_emif_master/master</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>13</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>13</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>bank3a_emif_master/clk_reset</end>
            <start>reset_in/out_reset</start>
          </incidentConnection>
        </incidentConnections>
        <path>ghrd_hps_system.bank3a_emif_master</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">emif_bank3a</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>SYS_INFO_DEVICE</name>
            <value>A5ED065BB32AE4SR0</value>
          </parameter>
          <parameter>
            <name>SYS_INFO_DEVICE_DIE_REVISIONS</name>
            <value>MAIN_SM7_REVA</value>
          </parameter>
          <parameter>
            <name>SYS_INFO_DEVICE_FAMILY</name>
            <value>Agilex 5</value>
          </parameter>
          <parameter>
            <name>SYS_INFO_DEVICE_FAMILY_VARIANT</name>
            <value>E-Series with Quad HPS and with XCVR</value>
          </parameter>
          <parameter>
            <name>SYS_INFO_DEVICE_GROUP</name>
            <value>B</value>
          </parameter>
          <parameter>
            <name>SYS_INFO_DEVICE_POWER_MODEL</name>
            <value>STANDARD_POWER_FIXED</value>
          </parameter>
          <parameter>
            <name>SYS_INFO_DEVICE_SPEEDGRADE</name>
            <value>4</value>
          </parameter>
          <parameter>
            <name>SYS_INFO_DEVICE_SUPPORTS_VID</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>SYS_INFO_DEVICE_TEMPERATURE_GRADE</name>
            <value>EXTENDED</value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value>&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;ref_clk_0&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;ref_clk_0&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;core_init_n_0&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;core_init_n_0&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;NONE&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;usr_async_clk_0&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;usr_async_clk_0&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;usr_rst_n_0&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;usr_rst_n_0&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;usr_async_clk_0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedResetSinks&lt;/key&gt;
                            &lt;value&gt;none&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;s0_axi4&lt;/name&gt;
                &lt;type&gt;axi4&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_axi4_araddr&lt;/name&gt;
                        &lt;role&gt;araddr&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_axi4_arburst&lt;/name&gt;
                        &lt;role&gt;arburst&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_axi4_arid&lt;/name&gt;
                        &lt;role&gt;arid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;7&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_axi4_arlen&lt;/name&gt;
                        &lt;role&gt;arlen&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_axi4_arlock&lt;/name&gt;
                        &lt;role&gt;arlock&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_axi4_arqos&lt;/name&gt;
                        &lt;role&gt;arqos&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_axi4_arsize&lt;/name&gt;
                        &lt;role&gt;arsize&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_axi4_arvalid&lt;/name&gt;
                        &lt;role&gt;arvalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_axi4_aruser&lt;/name&gt;
                        &lt;role&gt;aruser&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;14&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_axi4_arprot&lt;/name&gt;
                        &lt;role&gt;arprot&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_axi4_awaddr&lt;/name&gt;
                        &lt;role&gt;awaddr&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_axi4_awburst&lt;/name&gt;
                        &lt;role&gt;awburst&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_axi4_awid&lt;/name&gt;
                        &lt;role&gt;awid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;7&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_axi4_awlen&lt;/name&gt;
                        &lt;role&gt;awlen&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_axi4_awlock&lt;/name&gt;
                        &lt;role&gt;awlock&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_axi4_awqos&lt;/name&gt;
                        &lt;role&gt;awqos&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_axi4_awsize&lt;/name&gt;
                        &lt;role&gt;awsize&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_axi4_awvalid&lt;/name&gt;
                        &lt;role&gt;awvalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_axi4_awuser&lt;/name&gt;
                        &lt;role&gt;awuser&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;14&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_axi4_awprot&lt;/name&gt;
                        &lt;role&gt;awprot&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_axi4_bready&lt;/name&gt;
                        &lt;role&gt;bready&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_axi4_rready&lt;/name&gt;
                        &lt;role&gt;rready&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_axi4_wdata&lt;/name&gt;
                        &lt;role&gt;wdata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;256&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_axi4_wstrb&lt;/name&gt;
                        &lt;role&gt;wstrb&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_axi4_wlast&lt;/name&gt;
                        &lt;role&gt;wlast&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_axi4_wvalid&lt;/name&gt;
                        &lt;role&gt;wvalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_axi4_wuser&lt;/name&gt;
                        &lt;role&gt;wuser&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_axi4_ruser&lt;/name&gt;
                        &lt;role&gt;ruser&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_axi4_arready&lt;/name&gt;
                        &lt;role&gt;arready&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_axi4_awready&lt;/name&gt;
                        &lt;role&gt;awready&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_axi4_bid&lt;/name&gt;
                        &lt;role&gt;bid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;7&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_axi4_bresp&lt;/name&gt;
                        &lt;role&gt;bresp&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_axi4_bvalid&lt;/name&gt;
                        &lt;role&gt;bvalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_axi4_rdata&lt;/name&gt;
                        &lt;role&gt;rdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;256&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_axi4_rid&lt;/name&gt;
                        &lt;role&gt;rid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;7&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_axi4_rlast&lt;/name&gt;
                        &lt;role&gt;rlast&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_axi4_rresp&lt;/name&gt;
                        &lt;role&gt;rresp&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_axi4_rvalid&lt;/name&gt;
                        &lt;role&gt;rvalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_axi4_wready&lt;/name&gt;
                        &lt;role&gt;wready&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;usr_async_clk_0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;usr_rst_n_0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;trustzoneAware&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumOutstandingReads&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumOutstandingWrites&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumOutstandingTransactions&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readAcceptanceCapability&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeAcceptanceCapability&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;combinedAcceptanceCapability&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readDataReorderingDepth&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;mem_0&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_ck_t_0&lt;/name&gt;
                        &lt;role&gt;mem_ck_t&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_ck_c_0&lt;/name&gt;
                        &lt;role&gt;mem_ck_c&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_cke_0&lt;/name&gt;
                        &lt;role&gt;mem_cke&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_reset_n_0&lt;/name&gt;
                        &lt;role&gt;mem_reset_n&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_cs_0&lt;/name&gt;
                        &lt;role&gt;mem_cs&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_ca_0&lt;/name&gt;
                        &lt;role&gt;mem_ca&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;6&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_dq_0&lt;/name&gt;
                        &lt;role&gt;mem_dq&lt;/role&gt;
                        &lt;direction&gt;Bidir&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_dqs_t_0&lt;/name&gt;
                        &lt;role&gt;mem_dqs_t&lt;/role&gt;
                        &lt;direction&gt;Bidir&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_dqs_c_0&lt;/name&gt;
                        &lt;role&gt;mem_dqs_c&lt;/role&gt;
                        &lt;direction&gt;Bidir&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;mem_dmi_0&lt;/name&gt;
                        &lt;role&gt;mem_dmi&lt;/role&gt;
                        &lt;direction&gt;Bidir&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;oct_0&lt;/name&gt;
                &lt;type&gt;conduit&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;oct_rzqin_0&lt;/name&gt;
                        &lt;role&gt;oct_rzqin&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;s0_axil_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_axil_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;s0_axil_rst_n&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_axil_rst_n&lt;/name&gt;
                        &lt;role&gt;reset_n&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;s0_axil_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;s0_axil&lt;/name&gt;
                &lt;type&gt;axi4lite&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_axil_awaddr&lt;/name&gt;
                        &lt;role&gt;awaddr&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;27&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_axil_awvalid&lt;/name&gt;
                        &lt;role&gt;awvalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_axil_awready&lt;/name&gt;
                        &lt;role&gt;awready&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_axil_wdata&lt;/name&gt;
                        &lt;role&gt;wdata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_axil_wstrb&lt;/name&gt;
                        &lt;role&gt;wstrb&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_axil_wvalid&lt;/name&gt;
                        &lt;role&gt;wvalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_axil_wready&lt;/name&gt;
                        &lt;role&gt;wready&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_axil_bresp&lt;/name&gt;
                        &lt;role&gt;bresp&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_axil_bvalid&lt;/name&gt;
                        &lt;role&gt;bvalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_axil_bready&lt;/name&gt;
                        &lt;role&gt;bready&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_axil_araddr&lt;/name&gt;
                        &lt;role&gt;araddr&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;27&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_axil_arvalid&lt;/name&gt;
                        &lt;role&gt;arvalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_axil_arready&lt;/name&gt;
                        &lt;role&gt;arready&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_axil_rdata&lt;/name&gt;
                        &lt;role&gt;rdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_axil_rresp&lt;/name&gt;
                        &lt;role&gt;rresp&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_axil_rvalid&lt;/name&gt;
                        &lt;role&gt;rvalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_axil_rready&lt;/name&gt;
                        &lt;role&gt;rready&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_axil_awprot&lt;/name&gt;
                        &lt;role&gt;awprot&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_axil_arprot&lt;/name&gt;
                        &lt;role&gt;arprot&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;s0_axil_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;s0_axil_rst_n&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;trustzoneAware&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumOutstandingReads&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumOutstandingWrites&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumOutstandingTransactions&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readAcceptanceCapability&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeAcceptanceCapability&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;combinedAcceptanceCapability&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readDataReorderingDepth&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;emif_ph2&lt;/className&gt;
        &lt;version&gt;4.0.0&lt;/version&gt;
        &lt;displayName&gt;External Memory Interfaces (EMIF) IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;SYS_INFO_DEVICE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;SYS_INFO_DEVICE_DIE_REVISIONS&lt;/parameterName&gt;
                &lt;parameterType&gt;[Ljava.lang.String;&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_DIE_REVISIONS&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;SYS_INFO_DEVICE_FAMILY&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_FAMILY&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;SYS_INFO_DEVICE_FAMILY_VARIANT&lt;/parameterName&gt;
                &lt;parameterType&gt;[Ljava.lang.String;&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;FAMILY_VARIANT&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;DEVICE_INFO&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;SYS_INFO_DEVICE_GROUP&lt;/parameterName&gt;
                &lt;parameterType&gt;[Ljava.lang.String;&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;DEVICE_GROUP&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;DEVICE_INFO&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;SYS_INFO_DEVICE_POWER_MODEL&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;DEVICE_POWER_MODEL&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;PART_TRAIT&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;SYS_INFO_DEVICE_SPEEDGRADE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_SPEEDGRADE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;SYS_INFO_DEVICE_SUPPORTS_VID&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;SUPPORTS_VID&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;PART_TRAIT&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;SYS_INFO_DEVICE_TEMPERATURE_GRADE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;DEVICE_TEMPERATURE_GRADE&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;PART_TRAIT&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;s0_axi4&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;s0_axi4&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name='s0_axi4' start='0x0' end='0x100000000' datawidth='256' /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                            &lt;value&gt;256&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>defaultBoundary</name>
            <value>&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;ref_clk_0&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;ref_clk_0&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;core_init_n_0&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;core_init_n_0&lt;/name&gt;
                    &lt;role&gt;reset_n&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;NONE&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;usr_async_clk_0&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;usr_async_clk_0&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;usr_rst_n_0&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;usr_rst_n_0&lt;/name&gt;
                    &lt;role&gt;reset_n&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;usr_async_clk_0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedResetSinks&lt;/key&gt;
                        &lt;value&gt;none&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;s0_axi4&lt;/name&gt;
            &lt;type&gt;axi4&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_axi4_araddr&lt;/name&gt;
                    &lt;role&gt;araddr&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_axi4_arburst&lt;/name&gt;
                    &lt;role&gt;arburst&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_axi4_arid&lt;/name&gt;
                    &lt;role&gt;arid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;7&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_axi4_arlen&lt;/name&gt;
                    &lt;role&gt;arlen&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_axi4_arlock&lt;/name&gt;
                    &lt;role&gt;arlock&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_axi4_arqos&lt;/name&gt;
                    &lt;role&gt;arqos&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_axi4_arsize&lt;/name&gt;
                    &lt;role&gt;arsize&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_axi4_arvalid&lt;/name&gt;
                    &lt;role&gt;arvalid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_axi4_aruser&lt;/name&gt;
                    &lt;role&gt;aruser&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;14&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_axi4_arprot&lt;/name&gt;
                    &lt;role&gt;arprot&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_axi4_awaddr&lt;/name&gt;
                    &lt;role&gt;awaddr&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_axi4_awburst&lt;/name&gt;
                    &lt;role&gt;awburst&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_axi4_awid&lt;/name&gt;
                    &lt;role&gt;awid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;7&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_axi4_awlen&lt;/name&gt;
                    &lt;role&gt;awlen&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_axi4_awlock&lt;/name&gt;
                    &lt;role&gt;awlock&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_axi4_awqos&lt;/name&gt;
                    &lt;role&gt;awqos&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_axi4_awsize&lt;/name&gt;
                    &lt;role&gt;awsize&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_axi4_awvalid&lt;/name&gt;
                    &lt;role&gt;awvalid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_axi4_awuser&lt;/name&gt;
                    &lt;role&gt;awuser&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;14&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_axi4_awprot&lt;/name&gt;
                    &lt;role&gt;awprot&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_axi4_bready&lt;/name&gt;
                    &lt;role&gt;bready&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_axi4_rready&lt;/name&gt;
                    &lt;role&gt;rready&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_axi4_wdata&lt;/name&gt;
                    &lt;role&gt;wdata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;256&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_axi4_wstrb&lt;/name&gt;
                    &lt;role&gt;wstrb&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_axi4_wlast&lt;/name&gt;
                    &lt;role&gt;wlast&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_axi4_wvalid&lt;/name&gt;
                    &lt;role&gt;wvalid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_axi4_wuser&lt;/name&gt;
                    &lt;role&gt;wuser&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;64&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_axi4_ruser&lt;/name&gt;
                    &lt;role&gt;ruser&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;64&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_axi4_arready&lt;/name&gt;
                    &lt;role&gt;arready&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_axi4_awready&lt;/name&gt;
                    &lt;role&gt;awready&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_axi4_bid&lt;/name&gt;
                    &lt;role&gt;bid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;7&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_axi4_bresp&lt;/name&gt;
                    &lt;role&gt;bresp&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_axi4_bvalid&lt;/name&gt;
                    &lt;role&gt;bvalid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_axi4_rdata&lt;/name&gt;
                    &lt;role&gt;rdata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;256&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_axi4_rid&lt;/name&gt;
                    &lt;role&gt;rid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;7&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_axi4_rlast&lt;/name&gt;
                    &lt;role&gt;rlast&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_axi4_rresp&lt;/name&gt;
                    &lt;role&gt;rresp&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_axi4_rvalid&lt;/name&gt;
                    &lt;role&gt;rvalid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_axi4_wready&lt;/name&gt;
                    &lt;role&gt;wready&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;usr_async_clk_0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;usr_rst_n_0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;trustzoneAware&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumOutstandingReads&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumOutstandingWrites&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumOutstandingTransactions&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readAcceptanceCapability&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeAcceptanceCapability&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;combinedAcceptanceCapability&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readDataReorderingDepth&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgesToMaster&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;mem_0&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;mem_ck_t_0&lt;/name&gt;
                    &lt;role&gt;mem_ck_t&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;mem_ck_c_0&lt;/name&gt;
                    &lt;role&gt;mem_ck_c&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;mem_cke_0&lt;/name&gt;
                    &lt;role&gt;mem_cke&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;mem_reset_n_0&lt;/name&gt;
                    &lt;role&gt;mem_reset_n&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;mem_cs_0&lt;/name&gt;
                    &lt;role&gt;mem_cs&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;mem_ca_0&lt;/name&gt;
                    &lt;role&gt;mem_ca&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;6&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;mem_dq_0&lt;/name&gt;
                    &lt;role&gt;mem_dq&lt;/role&gt;
                    &lt;direction&gt;Bidir&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;mem_dqs_t_0&lt;/name&gt;
                    &lt;role&gt;mem_dqs_t&lt;/role&gt;
                    &lt;direction&gt;Bidir&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;mem_dqs_c_0&lt;/name&gt;
                    &lt;role&gt;mem_dqs_c&lt;/role&gt;
                    &lt;direction&gt;Bidir&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;mem_dmi_0&lt;/name&gt;
                    &lt;role&gt;mem_dmi&lt;/role&gt;
                    &lt;direction&gt;Bidir&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;oct_0&lt;/name&gt;
            &lt;type&gt;conduit&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;oct_rzqin_0&lt;/name&gt;
                    &lt;role&gt;oct_rzqin&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;s0_axil_clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_axil_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;s0_axil_rst_n&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_axil_rst_n&lt;/name&gt;
                    &lt;role&gt;reset_n&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;s0_axil_clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;s0_axil&lt;/name&gt;
            &lt;type&gt;axi4lite&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_axil_awaddr&lt;/name&gt;
                    &lt;role&gt;awaddr&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;27&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_axil_awvalid&lt;/name&gt;
                    &lt;role&gt;awvalid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_axil_awready&lt;/name&gt;
                    &lt;role&gt;awready&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_axil_wdata&lt;/name&gt;
                    &lt;role&gt;wdata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_axil_wstrb&lt;/name&gt;
                    &lt;role&gt;wstrb&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_axil_wvalid&lt;/name&gt;
                    &lt;role&gt;wvalid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_axil_wready&lt;/name&gt;
                    &lt;role&gt;wready&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_axil_bresp&lt;/name&gt;
                    &lt;role&gt;bresp&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_axil_bvalid&lt;/name&gt;
                    &lt;role&gt;bvalid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_axil_bready&lt;/name&gt;
                    &lt;role&gt;bready&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_axil_araddr&lt;/name&gt;
                    &lt;role&gt;araddr&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;27&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_axil_arvalid&lt;/name&gt;
                    &lt;role&gt;arvalid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_axil_arready&lt;/name&gt;
                    &lt;role&gt;arready&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_axil_rdata&lt;/name&gt;
                    &lt;role&gt;rdata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_axil_rresp&lt;/name&gt;
                    &lt;role&gt;rresp&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_axil_rvalid&lt;/name&gt;
                    &lt;role&gt;rvalid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_axil_rready&lt;/name&gt;
                    &lt;role&gt;rready&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_axil_awprot&lt;/name&gt;
                    &lt;role&gt;awprot&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s0_axil_arprot&lt;/name&gt;
                    &lt;role&gt;arprot&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;s0_axil_clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;s0_axil_rst_n&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;trustzoneAware&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumOutstandingReads&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumOutstandingWrites&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumOutstandingTransactions&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readAcceptanceCapability&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeAcceptanceCapability&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;combinedAcceptanceCapability&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readDataReorderingDepth&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgesToMaster&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value>&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;emif_ph2_1&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;emif_ph2_1&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;emif_ph2_1&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;emif_ph2_1&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;emif_ph2_1&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;emif_ph2_1&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;emif_ph2_1&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;emif_ph2_1&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;emif_ph2_1&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;emif_ph2_1&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;emif_ph2_1&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>hdlParameters</name>
            <value>&lt;hdlParameterDescriptorDefinitionList/&gt;</value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/ghrd_hps_system/emif_ph2_1.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value>&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>emif_bank3a</name>
        <uniqueName>emif_ph2_1</uniqueName>
        <fixedName>emif_ph2_1</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.2</version>
            <end>emif_bank3a/s0_axil_clk</end>
            <start>agilex_5_soc/h2f_user1_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.2</version>
            <end>emif_bank3a/usr_async_clk_0</end>
            <start>agilex_5_soc/h2f_user1_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>rst_controller_008/reset_in0</end>
            <start>emif_bank3a/usr_rst_n_0</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>23.2</version>
            <end>emif_bank3a/s0_axil</end>
            <start>mm_interconnect_3/emif_bank3a_s0_axil</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>23.2</version>
            <end>emif_bank3a/s0_axi4</end>
            <start>mm_interconnect_4/emif_bank3a_s0_axi4</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>emif_bank3a/core_init_n_0</end>
            <start>rst_controller/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>emif_bank3a/s0_axil_rst_n</end>
            <start>rst_controller_001/reset_out</start>
          </incidentConnection>
        </incidentConnections>
        <path>ghrd_hps_system.emif_bank3a</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">f2sdram_only_master</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>AUTO_DEVICE</name>
            <value>A5ED065BB32AE4SR0</value>
          </parameter>
          <parameter>
            <name>AUTO_DEVICE_FAMILY</name>
            <value>Agilex 5</value>
          </parameter>
          <parameter>
            <name>AUTO_DEVICE_SPEEDGRADE</name>
            <value>4</value>
          </parameter>
          <parameter>
            <name>COMPONENT_CLOCK</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value>&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;clk_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk_reset_reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;NONE&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;master_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;master_reset_reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedResetSinks&lt;/key&gt;
                            &lt;value&gt;none&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;NONE&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;master&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;master_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;master_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;master_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;master_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;master_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;master_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;master_readdatavalid&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;master_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;debug.controlledBy&lt;/key&gt;
                            &lt;value&gt;in_stream&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;debug.providesServices&lt;/key&gt;
                            &lt;value&gt;master&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;debug.typeName&lt;/key&gt;
                            &lt;value&gt;altera_jtag_avalon_master.master&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;debug.visible&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;adaptsTo&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;SYMBOLS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;clk_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dBSBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamReads&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamWrites&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isAsynchronous&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isReadable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isWriteable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxAddressWidth&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_jtag_avalon_master&lt;/className&gt;
        &lt;version&gt;19.1&lt;/version&gt;
        &lt;displayName&gt;JTAG to Avalon Master Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;AUTO_DEVICE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;AUTO_DEVICE_FAMILY&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_FAMILY&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;AUTO_DEVICE_SPEEDGRADE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_SPEEDGRADE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;0&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;COMPONENT_CLOCK&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;clock&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos/&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>defaultBoundary</name>
            <value>&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;clk_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk_reset_reset&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;NONE&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;master_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;master_reset_reset&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedResetSinks&lt;/key&gt;
                        &lt;value&gt;none&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;NONE&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;master&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;master_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;master_readdata&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;master_read&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;master_write&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;master_writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;master_waitrequest&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;master_readdatavalid&lt;/name&gt;
                    &lt;role&gt;readdatavalid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;master_byteenable&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;debug.controlledBy&lt;/key&gt;
                        &lt;value&gt;in_stream&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;debug.providesServices&lt;/key&gt;
                        &lt;value&gt;master&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;debug.typeName&lt;/key&gt;
                        &lt;value&gt;altera_jtag_avalon_master.master&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;debug.visible&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;adaptsTo&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;SYMBOLS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;clk_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dBSBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamReads&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamWrites&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isAsynchronous&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isReadable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isWriteable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maxAddressWidth&lt;/key&gt;
                        &lt;value&gt;32&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value>&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;ghrd_hps_system_master_2&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;ghrd_hps_system_master_2&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ghrd_hps_system_master_2&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;ghrd_hps_system_master_2&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ghrd_hps_system_master_2&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;ghrd_hps_system_master_2&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ghrd_hps_system_master_2&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;ghrd_hps_system_master_2&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ghrd_hps_system_master_2&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;ghrd_hps_system_master_2&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ghrd_hps_system_master_2&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>hdlParameters</name>
            <value>&lt;hdlParameterDescriptorDefinitionList/&gt;</value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/ghrd_hps_system/ghrd_hps_system_master_2.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value>&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap&gt;
        &lt;entry&gt;
            &lt;key&gt;debug.hostConnection&lt;/key&gt;
            &lt;value&gt;type jtag id 110:132&lt;/value&gt;
        &lt;/entry&gt;
    &lt;/assignmentValueMap&gt;
&lt;/assignmentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>f2sdram_only_master</name>
        <uniqueName>ghrd_hps_system_master_2</uniqueName>
        <fixedName>ghrd_hps_system_master_2</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.2</version>
            <end>f2sdram_only_master/clk</end>
            <start>agilex_5_soc/h2f_user1_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>23.2</version>
            <end>mm_interconnect_1/f2sdram_only_master_master</end>
            <start>f2sdram_only_master/master</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>13</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>13</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>f2sdram_only_master/clk_reset</end>
            <start>reset_in/out_reset</start>
          </incidentConnection>
        </incidentConnections>
        <path>ghrd_hps_system.f2sdram_only_master</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">fpga_only_master</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>AUTO_DEVICE</name>
            <value>A5ED065BB32AE4SR0</value>
          </parameter>
          <parameter>
            <name>AUTO_DEVICE_FAMILY</name>
            <value>Agilex 5</value>
          </parameter>
          <parameter>
            <name>AUTO_DEVICE_SPEEDGRADE</name>
            <value>4</value>
          </parameter>
          <parameter>
            <name>COMPONENT_CLOCK</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value>&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;clk_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk_reset_reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;NONE&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;master_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;master_reset_reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectReset&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedResetSinks&lt;/key&gt;
                            &lt;value&gt;none&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;NONE&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;master&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;master_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;master_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;master_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;master_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;master_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;master_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;master_readdatavalid&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;master_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;debug.controlledBy&lt;/key&gt;
                            &lt;value&gt;in_stream&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;debug.providesServices&lt;/key&gt;
                            &lt;value&gt;master&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;debug.typeName&lt;/key&gt;
                            &lt;value&gt;altera_jtag_avalon_master.master&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;debug.visible&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;adaptsTo&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;SYMBOLS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;clk_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dBSBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamReads&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamWrites&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isAsynchronous&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isReadable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isWriteable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxAddressWidth&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_jtag_avalon_master&lt;/className&gt;
        &lt;version&gt;19.1&lt;/version&gt;
        &lt;displayName&gt;JTAG to Avalon Master Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;AUTO_DEVICE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;AUTO_DEVICE_FAMILY&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_FAMILY&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;AUTO_DEVICE_SPEEDGRADE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_SPEEDGRADE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;0&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;COMPONENT_CLOCK&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;clock&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos/&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>defaultBoundary</name>
            <value>&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk_clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;clk_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk_reset_reset&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;NONE&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;master_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;master_reset_reset&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectReset&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedResetSinks&lt;/key&gt;
                        &lt;value&gt;none&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;NONE&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;master&lt;/name&gt;
            &lt;type&gt;avalon&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;master_address&lt;/name&gt;
                    &lt;role&gt;address&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;master_readdata&lt;/name&gt;
                    &lt;role&gt;readdata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;master_read&lt;/name&gt;
                    &lt;role&gt;read&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;master_write&lt;/name&gt;
                    &lt;role&gt;write&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;master_writedata&lt;/name&gt;
                    &lt;role&gt;writedata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;32&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;master_waitrequest&lt;/name&gt;
                    &lt;role&gt;waitrequest&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;master_readdatavalid&lt;/name&gt;
                    &lt;role&gt;readdatavalid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;master_byteenable&lt;/name&gt;
                    &lt;role&gt;byteenable&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;4&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;debug.controlledBy&lt;/key&gt;
                        &lt;value&gt;in_stream&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;debug.providesServices&lt;/key&gt;
                        &lt;value&gt;master&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;debug.typeName&lt;/key&gt;
                        &lt;value&gt;altera_jtag_avalon_master.master&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;debug.visible&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;adaptsTo&lt;/key&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressGroup&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;addressUnits&lt;/key&gt;
                        &lt;value&gt;SYMBOLS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;clk_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                        &lt;value&gt;8&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;burstcountUnits&lt;/key&gt;
                        &lt;value&gt;WORDS&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;dBSBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamReads&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;doStreamWrites&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;holdTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;interleaveBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isAsynchronous&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isBigEndian&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isReadable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;isWriteable&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;linewrapBursts&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maxAddressWidth&lt;/key&gt;
                        &lt;value&gt;32&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumReadLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;prSafe&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readLatency&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readWaitTime&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;setupTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;timingUnits&lt;/key&gt;
                        &lt;value&gt;Cycles&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeWaitTime&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value>&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;ghrd_hps_system_master_1&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;ghrd_hps_system_master_1&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ghrd_hps_system_master_1&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;ghrd_hps_system_master_1&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ghrd_hps_system_master_1&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;ghrd_hps_system_master_1&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ghrd_hps_system_master_1&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;ghrd_hps_system_master_1&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ghrd_hps_system_master_1&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;ghrd_hps_system_master_1&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ghrd_hps_system_master_1&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>hdlParameters</name>
            <value>&lt;hdlParameterDescriptorDefinitionList/&gt;</value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/ghrd_hps_system/ghrd_hps_system_master_1.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value>&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap&gt;
        &lt;entry&gt;
            &lt;key&gt;debug.hostConnection&lt;/key&gt;
            &lt;value&gt;type jtag id 110:132&lt;/value&gt;
        &lt;/entry&gt;
    &lt;/assignmentValueMap&gt;
&lt;/assignmentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>fpga_only_master</name>
        <uniqueName>ghrd_hps_system_master_1</uniqueName>
        <fixedName>ghrd_hps_system_master_1</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.2</version>
            <end>fpga_only_master/clk</end>
            <start>agilex_5_soc/h2f_user1_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>23.2</version>
            <end>mm_interconnect_2/fpga_only_master_master</end>
            <start>fpga_only_master/master</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>rst_controller_002/reset_in0</end>
            <start>fpga_only_master/master_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>rst_controller_006/reset_in0</end>
            <start>fpga_only_master/master_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>fpga_only_master/clk_reset</end>
            <start>rst_controller_002/reset_out</start>
          </incidentConnection>
        </incidentConnections>
        <path>ghrd_hps_system.fpga_only_master</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">irq_mapper</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>IRQ_MAP</name>
            <value>0:1,1:0,2:2,3:3</value>
          </parameter>
          <parameter>
            <name>NUM_RCVRS</name>
            <value>4</value>
          </parameter>
          <parameter>
            <name>REMOVE_CLK_RST</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>SENDER_IRQ_WIDTH</name>
            <value>63</value>
          </parameter>
          <parameter>
            <name>SYNC_RESET</name>
            <value>0</value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_irq_mapper</className>
        <version>20.0.0</version>
        <name>irq_mapper</name>
        <uniqueName>ghrd_hps_system_altera_irq_mapper_2000_3dsv57y</uniqueName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>interruptsUsedSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>irqNumber</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>interrupt</className>
            <version>23.2</version>
            <end>irq_mapper/sender</end>
            <start>agilex_5_soc/fpga2hps_interrupt</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>interruptsUsedSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>irqNumber</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>interrupt</className>
            <version>23.2</version>
            <end>peripheral_sys_0/dipsw_irq</end>
            <start>irq_mapper/receiver0</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>interruptsUsedSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>irqNumber</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>interrupt</className>
            <version>23.2</version>
            <end>video_sys_0/hdmi_dmac</end>
            <start>irq_mapper/receiver1</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>interruptsUsedSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>irqNumber</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>interrupt</className>
            <version>23.2</version>
            <end>peripheral_sys_0/jtag_uart_irq</end>
            <start>irq_mapper/receiver2</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>interruptsUsedSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>irqNumber</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>interrupt</className>
            <version>23.2</version>
            <end>peripheral_sys_0/pb_irq</end>
            <start>irq_mapper/receiver3</start>
          </incidentConnection>
        </incidentConnections>
        <path>ghrd_hps_system.irq_mapper</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">mm_interconnect_0</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>COMPOSE_CONTENTS</name>
            <value>add_instance {niosv_sys_0_axi_bridge_m0_translator} {altera_merlin_axi_translator};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_translator} {USE_S0_AWID} {1};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_translator} {USE_S0_AWREGION} {0};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_translator} {USE_M0_AWREGION} {1};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_translator} {USE_S0_AWLEN} {1};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_translator} {USE_S0_AWSIZE} {1};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_translator} {USE_S0_AWBURST} {1};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_translator} {USE_S0_AWLOCK} {1};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_translator} {USE_M0_AWLOCK} {1};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_translator} {USE_S0_AWCACHE} {1};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_translator} {USE_M0_AWCACHE} {1};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_translator} {USE_M0_AWPROT} {1};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_translator} {USE_S0_AWQOS} {0};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_translator} {USE_M0_AWQOS} {1};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_translator} {USE_S0_WSTRB} {1};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_translator} {USE_M0_WLAST} {1};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_translator} {USE_S0_BID} {1};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_translator} {USE_S0_BRESP} {1};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_translator} {USE_M0_BRESP} {1};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_translator} {USE_S0_ARID} {1};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_translator} {USE_S0_ARREGION} {0};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_translator} {USE_M0_ARREGION} {1};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_translator} {USE_S0_ARLEN} {1};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_translator} {USE_S0_ARSIZE} {1};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_translator} {USE_S0_ARBURST} {1};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_translator} {USE_S0_ARLOCK} {1};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_translator} {USE_M0_ARLOCK} {1};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_translator} {USE_M0_ARCACHE} {1};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_translator} {USE_M0_ARQOS} {1};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_translator} {USE_M0_ARPROT} {1};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_translator} {USE_S0_ARCACHE} {1};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_translator} {USE_S0_ARQOS} {0};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_translator} {USE_S0_RID} {1};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_translator} {USE_S0_RRESP} {1};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_translator} {USE_M0_RRESP} {1};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_translator} {USE_S0_RLAST} {1};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_translator} {M0_ID_WIDTH} {5};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_translator} {DATA_WIDTH} {32};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_translator} {S0_ID_WIDTH} {5};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_translator} {M0_ADDR_WIDTH} {31};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_translator} {S0_WRITE_ADDR_USER_WIDTH} {1};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_translator} {S0_READ_ADDR_USER_WIDTH} {1};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_translator} {M0_WRITE_ADDR_USER_WIDTH} {8};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_translator} {M0_READ_ADDR_USER_WIDTH} {8};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_translator} {S0_WRITE_DATA_USER_WIDTH} {1};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_translator} {S0_WRITE_RESPONSE_DATA_USER_WIDTH} {1};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_translator} {S0_READ_DATA_USER_WIDTH} {1};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_translator} {M0_WRITE_DATA_USER_WIDTH} {8};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_translator} {M0_WRITE_RESPONSE_DATA_USER_WIDTH} {8};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_translator} {M0_READ_DATA_USER_WIDTH} {8};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_translator} {S0_ADDR_WIDTH} {31};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_translator} {USE_S0_AWUSER} {0};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_translator} {USE_S0_ARUSER} {0};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_translator} {USE_S0_WUSER} {0};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_translator} {USE_S0_RUSER} {0};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_translator} {USE_S0_BUSER} {0};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_translator} {USE_M0_AWUSER} {1};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_translator} {USE_M0_ARUSER} {1};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_translator} {USE_M0_WUSER} {1};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_translator} {USE_M0_RUSER} {1};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_translator} {USE_M0_BUSER} {1};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_translator} {M0_AXI_VERSION} {AXI4};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_translator} {S0_AXI_VERSION} {AXI4};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_translator} {WRITE_ISSUING_CAPABILITY} {16};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_translator} {READ_ISSUING_CAPABILITY} {16};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_translator} {COMBINED_ISSUING_CAPABILITY} {16};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_translator} {WRITE_ACCEPTANCE_CAPABILITY} {16};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_translator} {READ_ACCEPTANCE_CAPABILITY} {16};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_translator} {COMBINED_ACCEPTANCE_CAPABILITY} {16};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_translator} {READ_DATA_REORDERING_DEPTH} {1};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_translator} {ACE_LITE_SUPPORT} {0};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_translator} {SYNC_RESET} {1};add_instance {agilex_5_soc_fpga2hps_translator} {altera_merlin_axi_translator};set_instance_parameter_value {agilex_5_soc_fpga2hps_translator} {USE_S0_AWID} {1};set_instance_parameter_value {agilex_5_soc_fpga2hps_translator} {USE_S0_AWREGION} {1};set_instance_parameter_value {agilex_5_soc_fpga2hps_translator} {USE_M0_AWREGION} {1};set_instance_parameter_value {agilex_5_soc_fpga2hps_translator} {USE_S0_AWLEN} {1};set_instance_parameter_value {agilex_5_soc_fpga2hps_translator} {USE_S0_AWSIZE} {1};set_instance_parameter_value {agilex_5_soc_fpga2hps_translator} {USE_S0_AWBURST} {1};set_instance_parameter_value {agilex_5_soc_fpga2hps_translator} {USE_S0_AWLOCK} {1};set_instance_parameter_value {agilex_5_soc_fpga2hps_translator} {USE_M0_AWLOCK} {1};set_instance_parameter_value {agilex_5_soc_fpga2hps_translator} {USE_S0_AWCACHE} {1};set_instance_parameter_value {agilex_5_soc_fpga2hps_translator} {USE_M0_AWCACHE} {1};set_instance_parameter_value {agilex_5_soc_fpga2hps_translator} {USE_M0_AWPROT} {1};set_instance_parameter_value {agilex_5_soc_fpga2hps_translator} {USE_S0_AWQOS} {1};set_instance_parameter_value {agilex_5_soc_fpga2hps_translator} {USE_M0_AWQOS} {1};set_instance_parameter_value {agilex_5_soc_fpga2hps_translator} {USE_S0_WSTRB} {1};set_instance_parameter_value {agilex_5_soc_fpga2hps_translator} {USE_M0_WLAST} {1};set_instance_parameter_value {agilex_5_soc_fpga2hps_translator} {USE_S0_BID} {1};set_instance_parameter_value {agilex_5_soc_fpga2hps_translator} {USE_S0_BRESP} {1};set_instance_parameter_value {agilex_5_soc_fpga2hps_translator} {USE_M0_BRESP} {1};set_instance_parameter_value {agilex_5_soc_fpga2hps_translator} {USE_S0_ARID} {1};set_instance_parameter_value {agilex_5_soc_fpga2hps_translator} {USE_S0_ARREGION} {1};set_instance_parameter_value {agilex_5_soc_fpga2hps_translator} {USE_M0_ARREGION} {1};set_instance_parameter_value {agilex_5_soc_fpga2hps_translator} {USE_S0_ARLEN} {1};set_instance_parameter_value {agilex_5_soc_fpga2hps_translator} {USE_S0_ARSIZE} {1};set_instance_parameter_value {agilex_5_soc_fpga2hps_translator} {USE_S0_ARBURST} {1};set_instance_parameter_value {agilex_5_soc_fpga2hps_translator} {USE_S0_ARLOCK} {1};set_instance_parameter_value {agilex_5_soc_fpga2hps_translator} {USE_M0_ARLOCK} {1};set_instance_parameter_value {agilex_5_soc_fpga2hps_translator} {USE_M0_ARCACHE} {1};set_instance_parameter_value {agilex_5_soc_fpga2hps_translator} {USE_M0_ARQOS} {1};set_instance_parameter_value {agilex_5_soc_fpga2hps_translator} {USE_M0_ARPROT} {1};set_instance_parameter_value {agilex_5_soc_fpga2hps_translator} {USE_S0_ARCACHE} {1};set_instance_parameter_value {agilex_5_soc_fpga2hps_translator} {USE_S0_ARQOS} {1};set_instance_parameter_value {agilex_5_soc_fpga2hps_translator} {USE_S0_RID} {1};set_instance_parameter_value {agilex_5_soc_fpga2hps_translator} {USE_S0_RRESP} {1};set_instance_parameter_value {agilex_5_soc_fpga2hps_translator} {USE_M0_RRESP} {1};set_instance_parameter_value {agilex_5_soc_fpga2hps_translator} {USE_S0_RLAST} {1};set_instance_parameter_value {agilex_5_soc_fpga2hps_translator} {M0_ID_WIDTH} {5};set_instance_parameter_value {agilex_5_soc_fpga2hps_translator} {DATA_WIDTH} {256};set_instance_parameter_value {agilex_5_soc_fpga2hps_translator} {S0_ID_WIDTH} {5};set_instance_parameter_value {agilex_5_soc_fpga2hps_translator} {M0_ADDR_WIDTH} {31};set_instance_parameter_value {agilex_5_soc_fpga2hps_translator} {S0_WRITE_ADDR_USER_WIDTH} {8};set_instance_parameter_value {agilex_5_soc_fpga2hps_translator} {S0_READ_ADDR_USER_WIDTH} {8};set_instance_parameter_value {agilex_5_soc_fpga2hps_translator} {M0_WRITE_ADDR_USER_WIDTH} {8};set_instance_parameter_value {agilex_5_soc_fpga2hps_translator} {M0_READ_ADDR_USER_WIDTH} {8};set_instance_parameter_value {agilex_5_soc_fpga2hps_translator} {S0_WRITE_DATA_USER_WIDTH} {8};set_instance_parameter_value {agilex_5_soc_fpga2hps_translator} {S0_WRITE_RESPONSE_DATA_USER_WIDTH} {8};set_instance_parameter_value {agilex_5_soc_fpga2hps_translator} {S0_READ_DATA_USER_WIDTH} {8};set_instance_parameter_value {agilex_5_soc_fpga2hps_translator} {M0_WRITE_DATA_USER_WIDTH} {8};set_instance_parameter_value {agilex_5_soc_fpga2hps_translator} {M0_WRITE_RESPONSE_DATA_USER_WIDTH} {8};set_instance_parameter_value {agilex_5_soc_fpga2hps_translator} {M0_READ_DATA_USER_WIDTH} {8};set_instance_parameter_value {agilex_5_soc_fpga2hps_translator} {S0_ADDR_WIDTH} {31};set_instance_parameter_value {agilex_5_soc_fpga2hps_translator} {USE_S0_AWUSER} {1};set_instance_parameter_value {agilex_5_soc_fpga2hps_translator} {USE_S0_ARUSER} {1};set_instance_parameter_value {agilex_5_soc_fpga2hps_translator} {USE_S0_WUSER} {1};set_instance_parameter_value {agilex_5_soc_fpga2hps_translator} {USE_S0_RUSER} {1};set_instance_parameter_value {agilex_5_soc_fpga2hps_translator} {USE_S0_BUSER} {1};set_instance_parameter_value {agilex_5_soc_fpga2hps_translator} {USE_M0_AWUSER} {1};set_instance_parameter_value {agilex_5_soc_fpga2hps_translator} {USE_M0_ARUSER} {1};set_instance_parameter_value {agilex_5_soc_fpga2hps_translator} {USE_M0_WUSER} {1};set_instance_parameter_value {agilex_5_soc_fpga2hps_translator} {USE_M0_RUSER} {1};set_instance_parameter_value {agilex_5_soc_fpga2hps_translator} {USE_M0_BUSER} {1};set_instance_parameter_value {agilex_5_soc_fpga2hps_translator} {M0_AXI_VERSION} {AXI4};set_instance_parameter_value {agilex_5_soc_fpga2hps_translator} {S0_AXI_VERSION} {AXI4};set_instance_parameter_value {agilex_5_soc_fpga2hps_translator} {WRITE_ISSUING_CAPABILITY} {16};set_instance_parameter_value {agilex_5_soc_fpga2hps_translator} {READ_ISSUING_CAPABILITY} {16};set_instance_parameter_value {agilex_5_soc_fpga2hps_translator} {COMBINED_ISSUING_CAPABILITY} {16};set_instance_parameter_value {agilex_5_soc_fpga2hps_translator} {WRITE_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {agilex_5_soc_fpga2hps_translator} {READ_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {agilex_5_soc_fpga2hps_translator} {COMBINED_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {agilex_5_soc_fpga2hps_translator} {READ_DATA_REORDERING_DEPTH} {1};set_instance_parameter_value {agilex_5_soc_fpga2hps_translator} {ACE_LITE_SUPPORT} {0};set_instance_parameter_value {agilex_5_soc_fpga2hps_translator} {SYNC_RESET} {1};add_instance {niosv_sys_0_axi_bridge_m0_agent} {altera_merlin_axi_master_ni};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_agent} {ID_WIDTH} {5};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_agent} {ADDR_WIDTH} {31};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_agent} {RDATA_WIDTH} {32};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_agent} {WDATA_WIDTH} {32};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_agent} {ADDR_USER_WIDTH} {8};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_agent} {DATA_USER_WIDTH} {8};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_agent} {USE_ADDR_USER} {1};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_agent} {AXI_VERSION} {AXI4};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_agent} {ACE_LITE_SUPPORT} {0};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_agent} {WRITE_ISSUING_CAPABILITY} {16};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_agent} {READ_ISSUING_CAPABILITY} {16};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_agent} {PKT_BEGIN_BURST} {118};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_agent} {PKT_CACHE_H} {136};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_agent} {PKT_CACHE_L} {133};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_agent} {PKT_ADDR_SIDEBAND_H} {109};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_agent} {PKT_ADDR_SIDEBAND_L} {102};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_agent} {PKT_PROTECTION_H} {132};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_agent} {PKT_PROTECTION_L} {130};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_agent} {PKT_BURST_SIZE_H} {99};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_agent} {PKT_BURST_SIZE_L} {97};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_agent} {PKT_BURST_TYPE_H} {101};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_agent} {PKT_BURST_TYPE_L} {100};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_agent} {PKT_RESPONSE_STATUS_L} {137};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_agent} {PKT_RESPONSE_STATUS_H} {138};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_agent} {PKT_BURSTWRAP_H} {96};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_agent} {PKT_BURSTWRAP_L} {87};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_agent} {PKT_BYTE_CNT_H} {86};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_agent} {PKT_BYTE_CNT_L} {73};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_agent} {PKT_ADDR_H} {66};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_agent} {PKT_TRANS_EXCLUSIVE} {72};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_agent} {PKT_TRANS_LOCK} {71};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_agent} {PKT_TRANS_COMPRESSED_READ} {67};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_agent} {PKT_TRANS_POSTED} {68};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_agent} {PKT_TRANS_WRITE} {69};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_agent} {PKT_TRANS_READ} {70};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_agent} {PKT_SRC_ID_H} {123};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_agent} {PKT_SRC_ID_L} {123};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_agent} {PKT_DEST_ID_H} {124};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_agent} {PKT_DEST_ID_L} {124};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_agent} {PKT_THREAD_ID_H} {129};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_agent} {PKT_THREAD_ID_L} {125};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_agent} {PKT_QOS_L} {119};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_agent} {PKT_QOS_H} {122};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_agent} {PKT_ORI_BURST_SIZE_L} {139};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_agent} {PKT_ORI_BURST_SIZE_H} {141};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_agent} {PKT_DATA_SIDEBAND_H} {117};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_agent} {PKT_DATA_SIDEBAND_L} {110};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_agent} {PKT_DOMAIN_H} {149};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_agent} {PKT_DOMAIN_L} {148};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_agent} {PKT_SNOOP_H} {147};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_agent} {PKT_SNOOP_L} {144};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_agent} {PKT_BARRIER_H} {143};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_agent} {PKT_BARRIER_L} {142};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_agent} {PKT_WUNIQUE} {150};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_agent} {ST_DATA_W} {151};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_agent} {ID} {0};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_agent} {ADDR_MAP} {&lt;?xml version="1.0" encoding="UTF-8"?&gt;
&lt;address_map&gt;
 &lt;slave
   id="0"
   name="agilex_5_soc_fpga2hps_translator.s0"
   start="0x0000000000000000"
   end="0x00000000080000000"
   responds="1"
   user_default="0" /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_agent} {MERLIN_PACKET_FORMAT} {wunique(150) domain(149:148) snoop(147:144) barrier(143:142) ori_burst_size(141:139) response_status(138:137) cache(136:133) protection(132:130) thread_id(129:125) dest_id(124) src_id(123) qos(122:119) begin_burst(118) data_sideband(117:110) addr_sideband(109:102) burst_type(101:100) burst_size(99:97) burstwrap(96:87) byte_cnt(86:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_agent} {SYNC_RESET} {1};add_instance {agilex_5_soc_fpga2hps_agent} {altera_merlin_axi_slave_ni};set_instance_parameter_value {agilex_5_soc_fpga2hps_agent} {PKT_QOS_H} {374};set_instance_parameter_value {agilex_5_soc_fpga2hps_agent} {PKT_QOS_L} {371};set_instance_parameter_value {agilex_5_soc_fpga2hps_agent} {PKT_THREAD_ID_H} {381};set_instance_parameter_value {agilex_5_soc_fpga2hps_agent} {PKT_THREAD_ID_L} {377};set_instance_parameter_value {agilex_5_soc_fpga2hps_agent} {PKT_RESPONSE_STATUS_H} {390};set_instance_parameter_value {agilex_5_soc_fpga2hps_agent} {PKT_RESPONSE_STATUS_L} {389};set_instance_parameter_value {agilex_5_soc_fpga2hps_agent} {PKT_BEGIN_BURST} {370};set_instance_parameter_value {agilex_5_soc_fpga2hps_agent} {PKT_CACHE_H} {388};set_instance_parameter_value {agilex_5_soc_fpga2hps_agent} {PKT_CACHE_L} {385};set_instance_parameter_value {agilex_5_soc_fpga2hps_agent} {PKT_DATA_SIDEBAND_H} {369};set_instance_parameter_value {agilex_5_soc_fpga2hps_agent} {PKT_DATA_SIDEBAND_L} {362};set_instance_parameter_value {agilex_5_soc_fpga2hps_agent} {PKT_ADDR_SIDEBAND_H} {361};set_instance_parameter_value {agilex_5_soc_fpga2hps_agent} {PKT_ADDR_SIDEBAND_L} {354};set_instance_parameter_value {agilex_5_soc_fpga2hps_agent} {PKT_BURST_TYPE_H} {353};set_instance_parameter_value {agilex_5_soc_fpga2hps_agent} {PKT_BURST_TYPE_L} {352};set_instance_parameter_value {agilex_5_soc_fpga2hps_agent} {PKT_PROTECTION_H} {384};set_instance_parameter_value {agilex_5_soc_fpga2hps_agent} {PKT_PROTECTION_L} {382};set_instance_parameter_value {agilex_5_soc_fpga2hps_agent} {PKT_BURST_SIZE_H} {351};set_instance_parameter_value {agilex_5_soc_fpga2hps_agent} {PKT_BURST_SIZE_L} {349};set_instance_parameter_value {agilex_5_soc_fpga2hps_agent} {PKT_BURSTWRAP_H} {348};set_instance_parameter_value {agilex_5_soc_fpga2hps_agent} {PKT_BURSTWRAP_L} {339};set_instance_parameter_value {agilex_5_soc_fpga2hps_agent} {PKT_BYTE_CNT_H} {338};set_instance_parameter_value {agilex_5_soc_fpga2hps_agent} {PKT_BYTE_CNT_L} {325};set_instance_parameter_value {agilex_5_soc_fpga2hps_agent} {PKT_ADDR_H} {318};set_instance_parameter_value {agilex_5_soc_fpga2hps_agent} {PKT_ADDR_L} {288};set_instance_parameter_value {agilex_5_soc_fpga2hps_agent} {PKT_TRANS_EXCLUSIVE} {324};set_instance_parameter_value {agilex_5_soc_fpga2hps_agent} {PKT_TRANS_LOCK} {323};set_instance_parameter_value {agilex_5_soc_fpga2hps_agent} {PKT_TRANS_COMPRESSED_READ} {319};set_instance_parameter_value {agilex_5_soc_fpga2hps_agent} {PKT_TRANS_POSTED} {320};set_instance_parameter_value {agilex_5_soc_fpga2hps_agent} {PKT_TRANS_WRITE} {321};set_instance_parameter_value {agilex_5_soc_fpga2hps_agent} {PKT_TRANS_READ} {322};set_instance_parameter_value {agilex_5_soc_fpga2hps_agent} {PKT_DATA_H} {255};set_instance_parameter_value {agilex_5_soc_fpga2hps_agent} {PKT_DATA_L} {0};set_instance_parameter_value {agilex_5_soc_fpga2hps_agent} {PKT_BYTEEN_H} {287};set_instance_parameter_value {agilex_5_soc_fpga2hps_agent} {PKT_BYTEEN_L} {256};set_instance_parameter_value {agilex_5_soc_fpga2hps_agent} {PKT_SRC_ID_H} {375};set_instance_parameter_value {agilex_5_soc_fpga2hps_agent} {PKT_SRC_ID_L} {375};set_instance_parameter_value {agilex_5_soc_fpga2hps_agent} {PKT_DEST_ID_H} {376};set_instance_parameter_value {agilex_5_soc_fpga2hps_agent} {PKT_DEST_ID_L} {376};set_instance_parameter_value {agilex_5_soc_fpga2hps_agent} {PKT_ORI_BURST_SIZE_L} {391};set_instance_parameter_value {agilex_5_soc_fpga2hps_agent} {PKT_ORI_BURST_SIZE_H} {393};set_instance_parameter_value {agilex_5_soc_fpga2hps_agent} {PKT_DOMAIN_L} {400};set_instance_parameter_value {agilex_5_soc_fpga2hps_agent} {PKT_DOMAIN_H} {401};set_instance_parameter_value {agilex_5_soc_fpga2hps_agent} {PKT_SNOOP_L} {396};set_instance_parameter_value {agilex_5_soc_fpga2hps_agent} {PKT_SNOOP_H} {399};set_instance_parameter_value {agilex_5_soc_fpga2hps_agent} {PKT_BARRIER_L} {394};set_instance_parameter_value {agilex_5_soc_fpga2hps_agent} {PKT_BARRIER_H} {395};set_instance_parameter_value {agilex_5_soc_fpga2hps_agent} {PKT_WUNIQUE} {402};set_instance_parameter_value {agilex_5_soc_fpga2hps_agent} {ADDR_USER_WIDTH} {8};set_instance_parameter_value {agilex_5_soc_fpga2hps_agent} {DATA_USER_WIDTH} {8};set_instance_parameter_value {agilex_5_soc_fpga2hps_agent} {ST_DATA_W} {403};set_instance_parameter_value {agilex_5_soc_fpga2hps_agent} {ADDR_WIDTH} {31};set_instance_parameter_value {agilex_5_soc_fpga2hps_agent} {RDATA_WIDTH} {256};set_instance_parameter_value {agilex_5_soc_fpga2hps_agent} {WDATA_WIDTH} {256};set_instance_parameter_value {agilex_5_soc_fpga2hps_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {agilex_5_soc_fpga2hps_agent} {AXI_SLAVE_ID_W} {5};set_instance_parameter_value {agilex_5_soc_fpga2hps_agent} {ACE_LITE_SUPPORT} {0};set_instance_parameter_value {agilex_5_soc_fpga2hps_agent} {PASS_ID_TO_SLAVE} {1};set_instance_parameter_value {agilex_5_soc_fpga2hps_agent} {AXI_VERSION} {AXI4};set_instance_parameter_value {agilex_5_soc_fpga2hps_agent} {WRITE_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {agilex_5_soc_fpga2hps_agent} {READ_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {agilex_5_soc_fpga2hps_agent} {ID} {0};set_instance_parameter_value {agilex_5_soc_fpga2hps_agent} {MERLIN_PACKET_FORMAT} {wunique(402) domain(401:400) snoop(399:396) barrier(395:394) ori_burst_size(393:391) response_status(390:389) cache(388:385) protection(384:382) thread_id(381:377) dest_id(376) src_id(375) qos(374:371) begin_burst(370) data_sideband(369:362) addr_sideband(361:354) burst_type(353:352) burst_size(351:349) burstwrap(348:339) byte_cnt(338:325) trans_exclusive(324) trans_lock(323) trans_read(322) trans_write(321) trans_posted(320) trans_compressed_read(319) addr(318:288) byteen(287:256) data(255:0)};set_instance_parameter_value {agilex_5_soc_fpga2hps_agent} {USE_ADDR_USER} {1};set_instance_parameter_value {agilex_5_soc_fpga2hps_agent} {USE_DATA_USER} {1};set_instance_parameter_value {agilex_5_soc_fpga2hps_agent} {SYNC_RESET} {1};set_instance_parameter_value {agilex_5_soc_fpga2hps_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {agilex_5_soc_fpga2hps_agent} {ENABLE_OOO} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {write };set_instance_parameter_value {router} {START_ADDRESS} {0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x80000000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {66};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {132};set_instance_parameter_value {router} {PKT_PROTECTION_L} {130};set_instance_parameter_value {router} {PKT_DEST_ID_H} {124};set_instance_parameter_value {router} {PKT_DEST_ID_L} {124};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {69};set_instance_parameter_value {router} {PKT_TRANS_READ} {70};set_instance_parameter_value {router} {ST_DATA_W} {151};set_instance_parameter_value {router} {ST_CHANNEL_W} {2};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {wunique(150) domain(149:148) snoop(147:144) barrier(143:142) ori_burst_size(141:139) response_status(138:137) cache(136:133) protection(132:130) thread_id(129:125) dest_id(124) src_id(123) qos(122:119) begin_burst(118) data_sideband(117:110) addr_sideband(109:102) burst_type(101:100) burst_size(99:97) burstwrap(96:87) byte_cnt(86:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router} {SYNC_RESET} {1};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {read };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x80000000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {66};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {132};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {130};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {124};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {124};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {69};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {70};set_instance_parameter_value {router_001} {ST_DATA_W} {151};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {wunique(150) domain(149:148) snoop(147:144) barrier(143:142) ori_burst_size(141:139) response_status(138:137) cache(136:133) protection(132:130) thread_id(129:125) dest_id(124) src_id(123) qos(122:119) begin_burst(118) data_sideband(117:110) addr_sideband(109:102) burst_type(101:100) burst_size(99:97) burstwrap(96:87) byte_cnt(86:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_001} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_001} {SYNC_RESET} {1};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {write };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {318};set_instance_parameter_value {router_002} {PKT_ADDR_L} {288};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {384};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {382};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {376};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {376};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {321};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {322};set_instance_parameter_value {router_002} {ST_DATA_W} {403};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {wunique(402) domain(401:400) snoop(399:396) barrier(395:394) ori_burst_size(393:391) response_status(390:389) cache(388:385) protection(384:382) thread_id(381:377) dest_id(376) src_id(375) qos(374:371) begin_burst(370) data_sideband(369:362) addr_sideband(361:354) burst_type(353:352) burst_size(351:349) burstwrap(348:339) byte_cnt(338:325) trans_exclusive(324) trans_lock(323) trans_read(322) trans_write(321) trans_posted(320) trans_compressed_read(319) addr(318:288) byteen(287:256) data(255:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_002} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_002} {SYNC_RESET} {1};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {read };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {318};set_instance_parameter_value {router_003} {PKT_ADDR_L} {288};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {384};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {382};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {376};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {376};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {321};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {322};set_instance_parameter_value {router_003} {ST_DATA_W} {403};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {wunique(402) domain(401:400) snoop(399:396) barrier(395:394) ori_burst_size(393:391) response_status(390:389) cache(388:385) protection(384:382) thread_id(381:377) dest_id(376) src_id(375) qos(374:371) begin_burst(370) data_sideband(369:362) addr_sideband(361:354) burst_type(353:352) burst_size(351:349) burstwrap(348:339) byte_cnt(338:325) trans_exclusive(324) trans_lock(323) trans_read(322) trans_write(321) trans_posted(320) trans_compressed_read(319) addr(318:288) byteen(287:256) data(255:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_003} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_003} {SYNC_RESET} {1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {151};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {wunique(150) domain(149:148) snoop(147:144) barrier(143:142) ori_burst_size(141:139) response_status(138:137) cache(136:133) protection(132:130) thread_id(129:125) dest_id(124) src_id(123) qos(122:119) begin_burst(118) data_sideband(117:110) addr_sideband(109:102) burst_type(101:100) burst_size(99:97) burstwrap(96:87) byte_cnt(86:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_demux} {SYNC_RESET} {1};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {151};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {wunique(150) domain(149:148) snoop(147:144) barrier(143:142) ori_burst_size(141:139) response_status(138:137) cache(136:133) protection(132:130) thread_id(129:125) dest_id(124) src_id(123) qos(122:119) begin_burst(118) data_sideband(117:110) addr_sideband(109:102) burst_type(101:100) burst_size(99:97) burstwrap(96:87) byte_cnt(86:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_demux_001} {SYNC_RESET} {1};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {151};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {71};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {wunique(150) domain(149:148) snoop(147:144) barrier(143:142) ori_burst_size(141:139) response_status(138:137) cache(136:133) protection(132:130) thread_id(129:125) dest_id(124) src_id(123) qos(122:119) begin_burst(118) data_sideband(117:110) addr_sideband(109:102) burst_type(101:100) burst_size(99:97) burstwrap(96:87) byte_cnt(86:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux} {SYNC_RESET} {1};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {151};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {71};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {wunique(150) domain(149:148) snoop(147:144) barrier(143:142) ori_burst_size(141:139) response_status(138:137) cache(136:133) protection(132:130) thread_id(129:125) dest_id(124) src_id(123) qos(122:119) begin_burst(118) data_sideband(117:110) addr_sideband(109:102) burst_type(101:100) burst_size(99:97) burstwrap(96:87) byte_cnt(86:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux_001} {SYNC_RESET} {1};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {151};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {wunique(150) domain(149:148) snoop(147:144) barrier(143:142) ori_burst_size(141:139) response_status(138:137) cache(136:133) protection(132:130) thread_id(129:125) dest_id(124) src_id(123) qos(122:119) begin_burst(118) data_sideband(117:110) addr_sideband(109:102) burst_type(101:100) burst_size(99:97) burstwrap(96:87) byte_cnt(86:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux} {SYNC_RESET} {1};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {151};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {wunique(150) domain(149:148) snoop(147:144) barrier(143:142) ori_burst_size(141:139) response_status(138:137) cache(136:133) protection(132:130) thread_id(129:125) dest_id(124) src_id(123) qos(122:119) begin_burst(118) data_sideband(117:110) addr_sideband(109:102) burst_type(101:100) burst_size(99:97) burstwrap(96:87) byte_cnt(86:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux_001} {SYNC_RESET} {1};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {151};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {71};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {wunique(150) domain(149:148) snoop(147:144) barrier(143:142) ori_burst_size(141:139) response_status(138:137) cache(136:133) protection(132:130) thread_id(129:125) dest_id(124) src_id(123) qos(122:119) begin_burst(118) data_sideband(117:110) addr_sideband(109:102) burst_type(101:100) burst_size(99:97) burstwrap(96:87) byte_cnt(86:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_mux} {SYNC_RESET} {1};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {151};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {71};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {wunique(150) domain(149:148) snoop(147:144) barrier(143:142) ori_burst_size(141:139) response_status(138:137) cache(136:133) protection(132:130) thread_id(129:125) dest_id(124) src_id(123) qos(122:119) begin_burst(118) data_sideband(117:110) addr_sideband(109:102) burst_type(101:100) burst_size(99:97) burstwrap(96:87) byte_cnt(86:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_mux_001} {SYNC_RESET} {1};add_instance {agilex_5_soc_fpga2hps_wr_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_cmd_width_adapter} {IN_PKT_ADDR_H} {66};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {86};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {73};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {67};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {69};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {96};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {87};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {99};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {97};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {138};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {137};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {72};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {101};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {100};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {139};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {141};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_cmd_width_adapter} {IN_ST_DATA_W} {151};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_cmd_width_adapter} {OUT_PKT_ADDR_H} {318};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_cmd_width_adapter} {OUT_PKT_ADDR_L} {288};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_cmd_width_adapter} {OUT_PKT_DATA_H} {255};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {287};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {256};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {338};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {325};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {319};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {351};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {349};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {390};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {389};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {324};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {353};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {352};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {391};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {393};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_cmd_width_adapter} {OUT_ST_DATA_W} {403};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_cmd_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_cmd_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_cmd_width_adapter} {PACKING} {0};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {wunique(150) domain(149:148) snoop(147:144) barrier(143:142) ori_burst_size(141:139) response_status(138:137) cache(136:133) protection(132:130) thread_id(129:125) dest_id(124) src_id(123) qos(122:119) begin_burst(118) data_sideband(117:110) addr_sideband(109:102) burst_type(101:100) burst_size(99:97) burstwrap(96:87) byte_cnt(86:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {wunique(402) domain(401:400) snoop(399:396) barrier(395:394) ori_burst_size(393:391) response_status(390:389) cache(388:385) protection(384:382) thread_id(381:377) dest_id(376) src_id(375) qos(374:371) begin_burst(370) data_sideband(369:362) addr_sideband(361:354) burst_type(353:352) burst_size(351:349) burstwrap(348:339) byte_cnt(338:325) trans_exclusive(324) trans_lock(323) trans_read(322) trans_write(321) trans_posted(320) trans_compressed_read(319) addr(318:288) byteen(287:256) data(255:0)};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_cmd_width_adapter} {SYNC_RESET} {1};add_instance {agilex_5_soc_fpga2hps_rd_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_cmd_width_adapter} {IN_PKT_ADDR_H} {66};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {86};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {73};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {67};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {69};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {96};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {87};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {99};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {97};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {138};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {137};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {72};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {101};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {100};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {139};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {141};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_cmd_width_adapter} {IN_ST_DATA_W} {151};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_cmd_width_adapter} {OUT_PKT_ADDR_H} {318};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_cmd_width_adapter} {OUT_PKT_ADDR_L} {288};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_cmd_width_adapter} {OUT_PKT_DATA_H} {255};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {287};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {256};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {338};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {325};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {319};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {351};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {349};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {390};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {389};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {324};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {353};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {352};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {391};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {393};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_cmd_width_adapter} {OUT_ST_DATA_W} {403};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_cmd_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_cmd_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_cmd_width_adapter} {PACKING} {0};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {wunique(150) domain(149:148) snoop(147:144) barrier(143:142) ori_burst_size(141:139) response_status(138:137) cache(136:133) protection(132:130) thread_id(129:125) dest_id(124) src_id(123) qos(122:119) begin_burst(118) data_sideband(117:110) addr_sideband(109:102) burst_type(101:100) burst_size(99:97) burstwrap(96:87) byte_cnt(86:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {wunique(402) domain(401:400) snoop(399:396) barrier(395:394) ori_burst_size(393:391) response_status(390:389) cache(388:385) protection(384:382) thread_id(381:377) dest_id(376) src_id(375) qos(374:371) begin_burst(370) data_sideband(369:362) addr_sideband(361:354) burst_type(353:352) burst_size(351:349) burstwrap(348:339) byte_cnt(338:325) trans_exclusive(324) trans_lock(323) trans_read(322) trans_write(321) trans_posted(320) trans_compressed_read(319) addr(318:288) byteen(287:256) data(255:0)};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_cmd_width_adapter} {SYNC_RESET} {1};add_instance {agilex_5_soc_fpga2hps_wr_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_rsp_width_adapter} {IN_PKT_ADDR_H} {318};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_rsp_width_adapter} {IN_PKT_ADDR_L} {288};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_rsp_width_adapter} {IN_PKT_DATA_H} {255};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_rsp_width_adapter} {IN_PKT_BYTEEN_H} {287};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_rsp_width_adapter} {IN_PKT_BYTEEN_L} {256};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {338};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {325};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {319};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {321};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {348};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {339};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {351};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {349};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {390};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {389};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {324};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {353};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {352};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {391};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {393};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_rsp_width_adapter} {IN_ST_DATA_W} {403};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_rsp_width_adapter} {OUT_PKT_ADDR_H} {66};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {86};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {73};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {67};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {99};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {97};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {138};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {137};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {72};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {101};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {100};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {139};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {141};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_rsp_width_adapter} {OUT_ST_DATA_W} {151};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_rsp_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_rsp_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {wunique(402) domain(401:400) snoop(399:396) barrier(395:394) ori_burst_size(393:391) response_status(390:389) cache(388:385) protection(384:382) thread_id(381:377) dest_id(376) src_id(375) qos(374:371) begin_burst(370) data_sideband(369:362) addr_sideband(361:354) burst_type(353:352) burst_size(351:349) burstwrap(348:339) byte_cnt(338:325) trans_exclusive(324) trans_lock(323) trans_read(322) trans_write(321) trans_posted(320) trans_compressed_read(319) addr(318:288) byteen(287:256) data(255:0)};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {wunique(150) domain(149:148) snoop(147:144) barrier(143:142) ori_burst_size(141:139) response_status(138:137) cache(136:133) protection(132:130) thread_id(129:125) dest_id(124) src_id(123) qos(122:119) begin_burst(118) data_sideband(117:110) addr_sideband(109:102) burst_type(101:100) burst_size(99:97) burstwrap(96:87) byte_cnt(86:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};set_instance_parameter_value {agilex_5_soc_fpga2hps_wr_rsp_width_adapter} {SYNC_RESET} {1};add_instance {agilex_5_soc_fpga2hps_rd_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_rsp_width_adapter} {IN_PKT_ADDR_H} {318};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_rsp_width_adapter} {IN_PKT_ADDR_L} {288};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_rsp_width_adapter} {IN_PKT_DATA_H} {255};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_rsp_width_adapter} {IN_PKT_BYTEEN_H} {287};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_rsp_width_adapter} {IN_PKT_BYTEEN_L} {256};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {338};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {325};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {319};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {321};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {348};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {339};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {351};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {349};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {390};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {389};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {324};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {353};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {352};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {391};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {393};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_rsp_width_adapter} {IN_ST_DATA_W} {403};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_rsp_width_adapter} {OUT_PKT_ADDR_H} {66};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {86};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {73};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {67};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {99};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {97};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {138};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {137};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {72};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {101};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {100};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {139};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {141};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_rsp_width_adapter} {OUT_ST_DATA_W} {151};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_rsp_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_rsp_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {wunique(402) domain(401:400) snoop(399:396) barrier(395:394) ori_burst_size(393:391) response_status(390:389) cache(388:385) protection(384:382) thread_id(381:377) dest_id(376) src_id(375) qos(374:371) begin_burst(370) data_sideband(369:362) addr_sideband(361:354) burst_type(353:352) burst_size(351:349) burstwrap(348:339) byte_cnt(338:325) trans_exclusive(324) trans_lock(323) trans_read(322) trans_write(321) trans_posted(320) trans_compressed_read(319) addr(318:288) byteen(287:256) data(255:0)};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {wunique(150) domain(149:148) snoop(147:144) barrier(143:142) ori_burst_size(141:139) response_status(138:137) cache(136:133) protection(132:130) thread_id(129:125) dest_id(124) src_id(123) qos(122:119) begin_burst(118) data_sideband(117:110) addr_sideband(109:102) burst_type(101:100) burst_size(99:97) burstwrap(96:87) byte_cnt(86:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};set_instance_parameter_value {agilex_5_soc_fpga2hps_rd_rsp_width_adapter} {SYNC_RESET} {1};add_instance {niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge} {SYNC_RESET} {1};add_instance {agilex_5_soc_h2f_user1_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {agilex_5_soc_h2f_user1_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {0};set_instance_parameter_value {agilex_5_soc_h2f_user1_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {niosv_sys_0_axi_bridge_m0_translator.m0} {niosv_sys_0_axi_bridge_m0_agent.altera_axi_slave} {avalon};set_connection_parameter_value {niosv_sys_0_axi_bridge_m0_translator.m0/niosv_sys_0_axi_bridge_m0_agent.altera_axi_slave} {arbitrationPriority} {1};set_connection_parameter_value {niosv_sys_0_axi_bridge_m0_translator.m0/niosv_sys_0_axi_bridge_m0_agent.altera_axi_slave} {baseAddress} {0x0000};set_connection_parameter_value {niosv_sys_0_axi_bridge_m0_translator.m0/niosv_sys_0_axi_bridge_m0_agent.altera_axi_slave} {defaultConnection} {false};set_connection_parameter_value {niosv_sys_0_axi_bridge_m0_translator.m0/niosv_sys_0_axi_bridge_m0_agent.altera_axi_slave} {domainAlias} {};set_connection_parameter_value {niosv_sys_0_axi_bridge_m0_translator.m0/niosv_sys_0_axi_bridge_m0_agent.altera_axi_slave} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {niosv_sys_0_axi_bridge_m0_translator.m0/niosv_sys_0_axi_bridge_m0_agent.altera_axi_slave} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {niosv_sys_0_axi_bridge_m0_translator.m0/niosv_sys_0_axi_bridge_m0_agent.altera_axi_slave} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {niosv_sys_0_axi_bridge_m0_translator.m0/niosv_sys_0_axi_bridge_m0_agent.altera_axi_slave} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {niosv_sys_0_axi_bridge_m0_translator.m0/niosv_sys_0_axi_bridge_m0_agent.altera_axi_slave} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {niosv_sys_0_axi_bridge_m0_translator.m0/niosv_sys_0_axi_bridge_m0_agent.altera_axi_slave} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {niosv_sys_0_axi_bridge_m0_translator.m0/niosv_sys_0_axi_bridge_m0_agent.altera_axi_slave} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {niosv_sys_0_axi_bridge_m0_translator.m0/niosv_sys_0_axi_bridge_m0_agent.altera_axi_slave} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {niosv_sys_0_axi_bridge_m0_translator.m0/niosv_sys_0_axi_bridge_m0_agent.altera_axi_slave} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {niosv_sys_0_axi_bridge_m0_translator.m0/niosv_sys_0_axi_bridge_m0_agent.altera_axi_slave} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {niosv_sys_0_axi_bridge_m0_translator.m0/niosv_sys_0_axi_bridge_m0_agent.altera_axi_slave} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {niosv_sys_0_axi_bridge_m0_translator.m0/niosv_sys_0_axi_bridge_m0_agent.altera_axi_slave} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {niosv_sys_0_axi_bridge_m0_translator.m0/niosv_sys_0_axi_bridge_m0_agent.altera_axi_slave} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {niosv_sys_0_axi_bridge_m0_translator.m0/niosv_sys_0_axi_bridge_m0_agent.altera_axi_slave} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {niosv_sys_0_axi_bridge_m0_translator.m0/niosv_sys_0_axi_bridge_m0_agent.altera_axi_slave} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {rsp_mux.src} {niosv_sys_0_axi_bridge_m0_agent.write_rp} {avalon_streaming};set_connection_parameter_value {rsp_mux.src/niosv_sys_0_axi_bridge_m0_agent.write_rp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_mux.src/niosv_sys_0_axi_bridge_m0_agent.write_rp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_mux.src/niosv_sys_0_axi_bridge_m0_agent.write_rp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_mux.src/niosv_sys_0_axi_bridge_m0_agent.write_rp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_mux.src/niosv_sys_0_axi_bridge_m0_agent.write_rp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_mux.src/niosv_sys_0_axi_bridge_m0_agent.write_rp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_mux.src/niosv_sys_0_axi_bridge_m0_agent.write_rp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_mux.src/niosv_sys_0_axi_bridge_m0_agent.write_rp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux.src/niosv_sys_0_axi_bridge_m0_agent.write_rp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux.src/niosv_sys_0_axi_bridge_m0_agent.write_rp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_mux.src/niosv_sys_0_axi_bridge_m0_agent.write_rp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_mux.src/niosv_sys_0_axi_bridge_m0_agent.write_rp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_mux.src/niosv_sys_0_axi_bridge_m0_agent.write_rp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_mux.src/niosv_sys_0_axi_bridge_m0_agent.write_rp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_mux.src/niosv_sys_0_axi_bridge_m0_agent.write_rp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_mux.src/niosv_sys_0_axi_bridge_m0_agent.write_rp} {qsys_mm.response};add_connection {rsp_mux_001.src} {niosv_sys_0_axi_bridge_m0_agent.read_rp} {avalon_streaming};set_connection_parameter_value {rsp_mux_001.src/niosv_sys_0_axi_bridge_m0_agent.read_rp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_mux_001.src/niosv_sys_0_axi_bridge_m0_agent.read_rp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_mux_001.src/niosv_sys_0_axi_bridge_m0_agent.read_rp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_mux_001.src/niosv_sys_0_axi_bridge_m0_agent.read_rp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_mux_001.src/niosv_sys_0_axi_bridge_m0_agent.read_rp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_mux_001.src/niosv_sys_0_axi_bridge_m0_agent.read_rp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_mux_001.src/niosv_sys_0_axi_bridge_m0_agent.read_rp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_mux_001.src/niosv_sys_0_axi_bridge_m0_agent.read_rp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_001.src/niosv_sys_0_axi_bridge_m0_agent.read_rp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_001.src/niosv_sys_0_axi_bridge_m0_agent.read_rp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_mux_001.src/niosv_sys_0_axi_bridge_m0_agent.read_rp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_mux_001.src/niosv_sys_0_axi_bridge_m0_agent.read_rp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_mux_001.src/niosv_sys_0_axi_bridge_m0_agent.read_rp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_mux_001.src/niosv_sys_0_axi_bridge_m0_agent.read_rp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_mux_001.src/niosv_sys_0_axi_bridge_m0_agent.read_rp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_mux_001.src/niosv_sys_0_axi_bridge_m0_agent.read_rp} {qsys_mm.response};add_connection {agilex_5_soc_fpga2hps_agent.altera_axi_master} {agilex_5_soc_fpga2hps_translator.s0} {avalon};set_connection_parameter_value {agilex_5_soc_fpga2hps_agent.altera_axi_master/agilex_5_soc_fpga2hps_translator.s0} {arbitrationPriority} {1};set_connection_parameter_value {agilex_5_soc_fpga2hps_agent.altera_axi_master/agilex_5_soc_fpga2hps_translator.s0} {baseAddress} {0x0000};set_connection_parameter_value {agilex_5_soc_fpga2hps_agent.altera_axi_master/agilex_5_soc_fpga2hps_translator.s0} {defaultConnection} {false};set_connection_parameter_value {agilex_5_soc_fpga2hps_agent.altera_axi_master/agilex_5_soc_fpga2hps_translator.s0} {domainAlias} {};set_connection_parameter_value {agilex_5_soc_fpga2hps_agent.altera_axi_master/agilex_5_soc_fpga2hps_translator.s0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agilex_5_soc_fpga2hps_agent.altera_axi_master/agilex_5_soc_fpga2hps_translator.s0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agilex_5_soc_fpga2hps_agent.altera_axi_master/agilex_5_soc_fpga2hps_translator.s0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agilex_5_soc_fpga2hps_agent.altera_axi_master/agilex_5_soc_fpga2hps_translator.s0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agilex_5_soc_fpga2hps_agent.altera_axi_master/agilex_5_soc_fpga2hps_translator.s0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agilex_5_soc_fpga2hps_agent.altera_axi_master/agilex_5_soc_fpga2hps_translator.s0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agilex_5_soc_fpga2hps_agent.altera_axi_master/agilex_5_soc_fpga2hps_translator.s0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agilex_5_soc_fpga2hps_agent.altera_axi_master/agilex_5_soc_fpga2hps_translator.s0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agilex_5_soc_fpga2hps_agent.altera_axi_master/agilex_5_soc_fpga2hps_translator.s0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agilex_5_soc_fpga2hps_agent.altera_axi_master/agilex_5_soc_fpga2hps_translator.s0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agilex_5_soc_fpga2hps_agent.altera_axi_master/agilex_5_soc_fpga2hps_translator.s0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agilex_5_soc_fpga2hps_agent.altera_axi_master/agilex_5_soc_fpga2hps_translator.s0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agilex_5_soc_fpga2hps_agent.altera_axi_master/agilex_5_soc_fpga2hps_translator.s0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agilex_5_soc_fpga2hps_agent.altera_axi_master/agilex_5_soc_fpga2hps_translator.s0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {agilex_5_soc_fpga2hps_agent.altera_axi_master/agilex_5_soc_fpga2hps_translator.s0} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {niosv_sys_0_axi_bridge_m0_agent.write_cp} {router.sink} {avalon_streaming};set_connection_parameter_value {niosv_sys_0_axi_bridge_m0_agent.write_cp/router.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {niosv_sys_0_axi_bridge_m0_agent.write_cp/router.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {niosv_sys_0_axi_bridge_m0_agent.write_cp/router.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {niosv_sys_0_axi_bridge_m0_agent.write_cp/router.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {niosv_sys_0_axi_bridge_m0_agent.write_cp/router.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {niosv_sys_0_axi_bridge_m0_agent.write_cp/router.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {niosv_sys_0_axi_bridge_m0_agent.write_cp/router.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {niosv_sys_0_axi_bridge_m0_agent.write_cp/router.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {niosv_sys_0_axi_bridge_m0_agent.write_cp/router.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {niosv_sys_0_axi_bridge_m0_agent.write_cp/router.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {niosv_sys_0_axi_bridge_m0_agent.write_cp/router.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {niosv_sys_0_axi_bridge_m0_agent.write_cp/router.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {niosv_sys_0_axi_bridge_m0_agent.write_cp/router.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {niosv_sys_0_axi_bridge_m0_agent.write_cp/router.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {niosv_sys_0_axi_bridge_m0_agent.write_cp/router.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {niosv_sys_0_axi_bridge_m0_agent.write_cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {niosv_sys_0_axi_bridge_m0_agent.read_cp} {router_001.sink} {avalon_streaming};set_connection_parameter_value {niosv_sys_0_axi_bridge_m0_agent.read_cp/router_001.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {niosv_sys_0_axi_bridge_m0_agent.read_cp/router_001.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {niosv_sys_0_axi_bridge_m0_agent.read_cp/router_001.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {niosv_sys_0_axi_bridge_m0_agent.read_cp/router_001.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {niosv_sys_0_axi_bridge_m0_agent.read_cp/router_001.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {niosv_sys_0_axi_bridge_m0_agent.read_cp/router_001.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {niosv_sys_0_axi_bridge_m0_agent.read_cp/router_001.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {niosv_sys_0_axi_bridge_m0_agent.read_cp/router_001.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {niosv_sys_0_axi_bridge_m0_agent.read_cp/router_001.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {niosv_sys_0_axi_bridge_m0_agent.read_cp/router_001.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {niosv_sys_0_axi_bridge_m0_agent.read_cp/router_001.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {niosv_sys_0_axi_bridge_m0_agent.read_cp/router_001.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {niosv_sys_0_axi_bridge_m0_agent.read_cp/router_001.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {niosv_sys_0_axi_bridge_m0_agent.read_cp/router_001.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {niosv_sys_0_axi_bridge_m0_agent.read_cp/router_001.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {niosv_sys_0_axi_bridge_m0_agent.read_cp/router_001.sink} {qsys_mm.command};add_connection {router_001.src} {cmd_demux_001.sink} {avalon_streaming};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_001.src/cmd_demux_001.sink} {qsys_mm.command};add_connection {agilex_5_soc_fpga2hps_agent.write_rp} {router_002.sink} {avalon_streaming};set_connection_parameter_value {agilex_5_soc_fpga2hps_agent.write_rp/router_002.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agilex_5_soc_fpga2hps_agent.write_rp/router_002.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agilex_5_soc_fpga2hps_agent.write_rp/router_002.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agilex_5_soc_fpga2hps_agent.write_rp/router_002.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agilex_5_soc_fpga2hps_agent.write_rp/router_002.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agilex_5_soc_fpga2hps_agent.write_rp/router_002.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agilex_5_soc_fpga2hps_agent.write_rp/router_002.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agilex_5_soc_fpga2hps_agent.write_rp/router_002.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agilex_5_soc_fpga2hps_agent.write_rp/router_002.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agilex_5_soc_fpga2hps_agent.write_rp/router_002.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agilex_5_soc_fpga2hps_agent.write_rp/router_002.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agilex_5_soc_fpga2hps_agent.write_rp/router_002.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agilex_5_soc_fpga2hps_agent.write_rp/router_002.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agilex_5_soc_fpga2hps_agent.write_rp/router_002.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {agilex_5_soc_fpga2hps_agent.write_rp/router_002.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {agilex_5_soc_fpga2hps_agent.write_rp/router_002.sink} {qsys_mm.response};add_connection {agilex_5_soc_fpga2hps_agent.read_rp} {router_003.sink} {avalon_streaming};set_connection_parameter_value {agilex_5_soc_fpga2hps_agent.read_rp/router_003.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agilex_5_soc_fpga2hps_agent.read_rp/router_003.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agilex_5_soc_fpga2hps_agent.read_rp/router_003.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agilex_5_soc_fpga2hps_agent.read_rp/router_003.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agilex_5_soc_fpga2hps_agent.read_rp/router_003.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agilex_5_soc_fpga2hps_agent.read_rp/router_003.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agilex_5_soc_fpga2hps_agent.read_rp/router_003.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agilex_5_soc_fpga2hps_agent.read_rp/router_003.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agilex_5_soc_fpga2hps_agent.read_rp/router_003.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agilex_5_soc_fpga2hps_agent.read_rp/router_003.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agilex_5_soc_fpga2hps_agent.read_rp/router_003.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agilex_5_soc_fpga2hps_agent.read_rp/router_003.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agilex_5_soc_fpga2hps_agent.read_rp/router_003.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agilex_5_soc_fpga2hps_agent.read_rp/router_003.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {agilex_5_soc_fpga2hps_agent.read_rp/router_003.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {agilex_5_soc_fpga2hps_agent.read_rp/router_003.sink} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux_001.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux_001.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux_001.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux_001.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux_001.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux_001.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux_001.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux_001.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux_001.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux_001.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux_001.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux_001.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux_001.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux_001.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux_001.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux_001.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux_001.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux_001.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux_001.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux_001.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux_001.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux_001.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux_001.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux_001.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux_001.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux_001.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux_001.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux_001.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux_001.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux_001.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux_001.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux_001.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux_001.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux_001.sink0} {qsys_mm.response};add_connection {cmd_mux.src} {agilex_5_soc_fpga2hps_wr_cmd_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {cmd_mux.src/agilex_5_soc_fpga2hps_wr_cmd_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux.src/agilex_5_soc_fpga2hps_wr_cmd_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux.src/agilex_5_soc_fpga2hps_wr_cmd_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux.src/agilex_5_soc_fpga2hps_wr_cmd_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux.src/agilex_5_soc_fpga2hps_wr_cmd_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux.src/agilex_5_soc_fpga2hps_wr_cmd_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux.src/agilex_5_soc_fpga2hps_wr_cmd_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux.src/agilex_5_soc_fpga2hps_wr_cmd_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux.src/agilex_5_soc_fpga2hps_wr_cmd_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux.src/agilex_5_soc_fpga2hps_wr_cmd_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux.src/agilex_5_soc_fpga2hps_wr_cmd_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux.src/agilex_5_soc_fpga2hps_wr_cmd_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux.src/agilex_5_soc_fpga2hps_wr_cmd_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux.src/agilex_5_soc_fpga2hps_wr_cmd_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_mux.src/agilex_5_soc_fpga2hps_wr_cmd_width_adapter.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_mux.src/agilex_5_soc_fpga2hps_wr_cmd_width_adapter.sink} {qsys_mm.command};add_connection {agilex_5_soc_fpga2hps_wr_cmd_width_adapter.src} {agilex_5_soc_fpga2hps_agent.write_cp} {avalon_streaming};set_connection_parameter_value {agilex_5_soc_fpga2hps_wr_cmd_width_adapter.src/agilex_5_soc_fpga2hps_agent.write_cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agilex_5_soc_fpga2hps_wr_cmd_width_adapter.src/agilex_5_soc_fpga2hps_agent.write_cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agilex_5_soc_fpga2hps_wr_cmd_width_adapter.src/agilex_5_soc_fpga2hps_agent.write_cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agilex_5_soc_fpga2hps_wr_cmd_width_adapter.src/agilex_5_soc_fpga2hps_agent.write_cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agilex_5_soc_fpga2hps_wr_cmd_width_adapter.src/agilex_5_soc_fpga2hps_agent.write_cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agilex_5_soc_fpga2hps_wr_cmd_width_adapter.src/agilex_5_soc_fpga2hps_agent.write_cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agilex_5_soc_fpga2hps_wr_cmd_width_adapter.src/agilex_5_soc_fpga2hps_agent.write_cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agilex_5_soc_fpga2hps_wr_cmd_width_adapter.src/agilex_5_soc_fpga2hps_agent.write_cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agilex_5_soc_fpga2hps_wr_cmd_width_adapter.src/agilex_5_soc_fpga2hps_agent.write_cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agilex_5_soc_fpga2hps_wr_cmd_width_adapter.src/agilex_5_soc_fpga2hps_agent.write_cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agilex_5_soc_fpga2hps_wr_cmd_width_adapter.src/agilex_5_soc_fpga2hps_agent.write_cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agilex_5_soc_fpga2hps_wr_cmd_width_adapter.src/agilex_5_soc_fpga2hps_agent.write_cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agilex_5_soc_fpga2hps_wr_cmd_width_adapter.src/agilex_5_soc_fpga2hps_agent.write_cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agilex_5_soc_fpga2hps_wr_cmd_width_adapter.src/agilex_5_soc_fpga2hps_agent.write_cp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {agilex_5_soc_fpga2hps_wr_cmd_width_adapter.src/agilex_5_soc_fpga2hps_agent.write_cp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {agilex_5_soc_fpga2hps_wr_cmd_width_adapter.src/agilex_5_soc_fpga2hps_agent.write_cp} {qsys_mm.command};add_connection {cmd_mux_001.src} {agilex_5_soc_fpga2hps_rd_cmd_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {cmd_mux_001.src/agilex_5_soc_fpga2hps_rd_cmd_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux_001.src/agilex_5_soc_fpga2hps_rd_cmd_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux_001.src/agilex_5_soc_fpga2hps_rd_cmd_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux_001.src/agilex_5_soc_fpga2hps_rd_cmd_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux_001.src/agilex_5_soc_fpga2hps_rd_cmd_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux_001.src/agilex_5_soc_fpga2hps_rd_cmd_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux_001.src/agilex_5_soc_fpga2hps_rd_cmd_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux_001.src/agilex_5_soc_fpga2hps_rd_cmd_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_001.src/agilex_5_soc_fpga2hps_rd_cmd_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_001.src/agilex_5_soc_fpga2hps_rd_cmd_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux_001.src/agilex_5_soc_fpga2hps_rd_cmd_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux_001.src/agilex_5_soc_fpga2hps_rd_cmd_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux_001.src/agilex_5_soc_fpga2hps_rd_cmd_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux_001.src/agilex_5_soc_fpga2hps_rd_cmd_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_mux_001.src/agilex_5_soc_fpga2hps_rd_cmd_width_adapter.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_mux_001.src/agilex_5_soc_fpga2hps_rd_cmd_width_adapter.sink} {qsys_mm.command};add_connection {agilex_5_soc_fpga2hps_rd_cmd_width_adapter.src} {agilex_5_soc_fpga2hps_agent.read_cp} {avalon_streaming};set_connection_parameter_value {agilex_5_soc_fpga2hps_rd_cmd_width_adapter.src/agilex_5_soc_fpga2hps_agent.read_cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agilex_5_soc_fpga2hps_rd_cmd_width_adapter.src/agilex_5_soc_fpga2hps_agent.read_cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agilex_5_soc_fpga2hps_rd_cmd_width_adapter.src/agilex_5_soc_fpga2hps_agent.read_cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agilex_5_soc_fpga2hps_rd_cmd_width_adapter.src/agilex_5_soc_fpga2hps_agent.read_cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agilex_5_soc_fpga2hps_rd_cmd_width_adapter.src/agilex_5_soc_fpga2hps_agent.read_cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agilex_5_soc_fpga2hps_rd_cmd_width_adapter.src/agilex_5_soc_fpga2hps_agent.read_cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agilex_5_soc_fpga2hps_rd_cmd_width_adapter.src/agilex_5_soc_fpga2hps_agent.read_cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agilex_5_soc_fpga2hps_rd_cmd_width_adapter.src/agilex_5_soc_fpga2hps_agent.read_cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agilex_5_soc_fpga2hps_rd_cmd_width_adapter.src/agilex_5_soc_fpga2hps_agent.read_cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agilex_5_soc_fpga2hps_rd_cmd_width_adapter.src/agilex_5_soc_fpga2hps_agent.read_cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agilex_5_soc_fpga2hps_rd_cmd_width_adapter.src/agilex_5_soc_fpga2hps_agent.read_cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agilex_5_soc_fpga2hps_rd_cmd_width_adapter.src/agilex_5_soc_fpga2hps_agent.read_cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agilex_5_soc_fpga2hps_rd_cmd_width_adapter.src/agilex_5_soc_fpga2hps_agent.read_cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agilex_5_soc_fpga2hps_rd_cmd_width_adapter.src/agilex_5_soc_fpga2hps_agent.read_cp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {agilex_5_soc_fpga2hps_rd_cmd_width_adapter.src/agilex_5_soc_fpga2hps_agent.read_cp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {agilex_5_soc_fpga2hps_rd_cmd_width_adapter.src/agilex_5_soc_fpga2hps_agent.read_cp} {qsys_mm.command};add_connection {router_002.src} {agilex_5_soc_fpga2hps_wr_rsp_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {router_002.src/agilex_5_soc_fpga2hps_wr_rsp_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_002.src/agilex_5_soc_fpga2hps_wr_rsp_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_002.src/agilex_5_soc_fpga2hps_wr_rsp_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_002.src/agilex_5_soc_fpga2hps_wr_rsp_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_002.src/agilex_5_soc_fpga2hps_wr_rsp_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_002.src/agilex_5_soc_fpga2hps_wr_rsp_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_002.src/agilex_5_soc_fpga2hps_wr_rsp_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_002.src/agilex_5_soc_fpga2hps_wr_rsp_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_002.src/agilex_5_soc_fpga2hps_wr_rsp_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_002.src/agilex_5_soc_fpga2hps_wr_rsp_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_002.src/agilex_5_soc_fpga2hps_wr_rsp_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_002.src/agilex_5_soc_fpga2hps_wr_rsp_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_002.src/agilex_5_soc_fpga2hps_wr_rsp_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_002.src/agilex_5_soc_fpga2hps_wr_rsp_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_002.src/agilex_5_soc_fpga2hps_wr_rsp_width_adapter.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_002.src/agilex_5_soc_fpga2hps_wr_rsp_width_adapter.sink} {qsys_mm.response};add_connection {agilex_5_soc_fpga2hps_wr_rsp_width_adapter.src} {rsp_demux.sink} {avalon_streaming};set_connection_parameter_value {agilex_5_soc_fpga2hps_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agilex_5_soc_fpga2hps_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agilex_5_soc_fpga2hps_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agilex_5_soc_fpga2hps_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agilex_5_soc_fpga2hps_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agilex_5_soc_fpga2hps_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agilex_5_soc_fpga2hps_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agilex_5_soc_fpga2hps_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agilex_5_soc_fpga2hps_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agilex_5_soc_fpga2hps_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agilex_5_soc_fpga2hps_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agilex_5_soc_fpga2hps_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agilex_5_soc_fpga2hps_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agilex_5_soc_fpga2hps_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {agilex_5_soc_fpga2hps_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {agilex_5_soc_fpga2hps_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.response};add_connection {router_003.src} {agilex_5_soc_fpga2hps_rd_rsp_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {router_003.src/agilex_5_soc_fpga2hps_rd_rsp_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_003.src/agilex_5_soc_fpga2hps_rd_rsp_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_003.src/agilex_5_soc_fpga2hps_rd_rsp_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_003.src/agilex_5_soc_fpga2hps_rd_rsp_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_003.src/agilex_5_soc_fpga2hps_rd_rsp_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_003.src/agilex_5_soc_fpga2hps_rd_rsp_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_003.src/agilex_5_soc_fpga2hps_rd_rsp_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_003.src/agilex_5_soc_fpga2hps_rd_rsp_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_003.src/agilex_5_soc_fpga2hps_rd_rsp_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_003.src/agilex_5_soc_fpga2hps_rd_rsp_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_003.src/agilex_5_soc_fpga2hps_rd_rsp_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_003.src/agilex_5_soc_fpga2hps_rd_rsp_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_003.src/agilex_5_soc_fpga2hps_rd_rsp_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_003.src/agilex_5_soc_fpga2hps_rd_rsp_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_003.src/agilex_5_soc_fpga2hps_rd_rsp_width_adapter.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_003.src/agilex_5_soc_fpga2hps_rd_rsp_width_adapter.sink} {qsys_mm.response};add_connection {agilex_5_soc_fpga2hps_rd_rsp_width_adapter.src} {rsp_demux_001.sink} {avalon_streaming};set_connection_parameter_value {agilex_5_soc_fpga2hps_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agilex_5_soc_fpga2hps_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agilex_5_soc_fpga2hps_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agilex_5_soc_fpga2hps_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agilex_5_soc_fpga2hps_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agilex_5_soc_fpga2hps_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agilex_5_soc_fpga2hps_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agilex_5_soc_fpga2hps_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agilex_5_soc_fpga2hps_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agilex_5_soc_fpga2hps_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agilex_5_soc_fpga2hps_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agilex_5_soc_fpga2hps_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agilex_5_soc_fpga2hps_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agilex_5_soc_fpga2hps_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {agilex_5_soc_fpga2hps_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {agilex_5_soc_fpga2hps_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge.out_reset} {niosv_sys_0_axi_bridge_m0_translator.clk_reset} {reset};add_connection {niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge.out_reset} {agilex_5_soc_fpga2hps_translator.clk_reset} {reset};add_connection {niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge.out_reset} {niosv_sys_0_axi_bridge_m0_agent.clk_reset} {reset};add_connection {niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge.out_reset} {agilex_5_soc_fpga2hps_agent.reset_sink} {reset};add_connection {niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge.out_reset} {agilex_5_soc_fpga2hps_wr_cmd_width_adapter.clk_reset} {reset};add_connection {niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge.out_reset} {agilex_5_soc_fpga2hps_rd_cmd_width_adapter.clk_reset} {reset};add_connection {niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge.out_reset} {agilex_5_soc_fpga2hps_wr_rsp_width_adapter.clk_reset} {reset};add_connection {niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge.out_reset} {agilex_5_soc_fpga2hps_rd_rsp_width_adapter.clk_reset} {reset};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {niosv_sys_0_axi_bridge_m0_translator.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {agilex_5_soc_fpga2hps_translator.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {niosv_sys_0_axi_bridge_m0_agent.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {agilex_5_soc_fpga2hps_agent.clock_sink} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {agilex_5_soc_fpga2hps_wr_cmd_width_adapter.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {agilex_5_soc_fpga2hps_rd_cmd_width_adapter.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {agilex_5_soc_fpga2hps_wr_rsp_width_adapter.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {agilex_5_soc_fpga2hps_rd_rsp_width_adapter.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge.clk} {clock};add_interface {niosv_sys_0_axi_bridge_m0} {axi4} {slave};set_interface_property {niosv_sys_0_axi_bridge_m0} {EXPORT_OF} {niosv_sys_0_axi_bridge_m0_translator.s0};add_interface {agilex_5_soc_fpga2hps} {axi4} {master};set_interface_property {agilex_5_soc_fpga2hps} {EXPORT_OF} {agilex_5_soc_fpga2hps_translator.m0};add_interface {niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge_in_reset} {EXPORT_OF} {niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge.in_reset};add_interface {agilex_5_soc_h2f_user1_clk} {clock} {slave};set_interface_property {agilex_5_soc_h2f_user1_clk} {EXPORT_OF} {agilex_5_soc_h2f_user1_clk_clock_bridge.in_clk};set_module_assignment {interconnect_id.agilex_5_soc.fpga2hps} {0};set_module_assignment {interconnect_id.niosv_sys_0.axi_bridge_m0} {0};</value>
          </parameter>
          <parameter>
            <name>SYNC_RESET</name>
            <value>1</value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_mm_interconnect</className>
        <version>19.2.0</version>
        <name>mm_interconnect_0</name>
        <uniqueName>ghrd_hps_system_altera_mm_interconnect_1920_7msdjgy</uniqueName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.2</version>
            <end>mm_interconnect_0/agilex_5_soc_h2f_user1_clk</end>
            <start>agilex_5_soc/h2f_user1_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>23.2</version>
            <end>agilex_5_soc/fpga2hps</end>
            <start>mm_interconnect_0/agilex_5_soc_fpga2hps</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>23.2</version>
            <end>mm_interconnect_0/niosv_sys_0_axi_bridge_m0</end>
            <start>niosv_sys_0/axi_bridge_m0</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>mm_interconnect_0/niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge_in_reset</end>
            <start>rst_controller_004/reset_out</start>
          </incidentConnection>
        </incidentConnections>
        <path>ghrd_hps_system.mm_interconnect_0</path>
      </instanceData>
      <children>
        <node>
          <instanceKey xsi:type="xs:string">agilex_5_soc_fpga2hps_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACE_LITE_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ADDR_USER_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ADDR_WIDTH</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>AXI_SLAVE_ID_W</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>AXI_VERSION</name>
                <value>AXI4</value>
              </parameter>
              <parameter>
                <name>DATA_USER_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ENABLE_OOO</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(402) domain(401:400) snoop(399:396) barrier(395:394) ori_burst_size(393:391) response_status(390:389) cache(388:385) protection(384:382) thread_id(381:377) dest_id(376) src_id(375) qos(374:371) begin_burst(370) data_sideband(369:362) addr_sideband(361:354) burst_type(353:352) burst_size(351:349) burstwrap(348:339) byte_cnt(338:325) trans_exclusive(324) trans_lock(323) trans_read(322) trans_write(321) trans_posted(320) trans_compressed_read(319) addr(318:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>PASS_ID_TO_SLAVE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>318</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>288</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_H</name>
                <value>361</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_L</name>
                <value>354</value>
              </parameter>
              <parameter>
                <name>PKT_BARRIER_H</name>
                <value>395</value>
              </parameter>
              <parameter>
                <name>PKT_BARRIER_L</name>
                <value>394</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>370</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>348</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>339</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>351</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>349</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_H</name>
                <value>353</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_L</name>
                <value>352</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>287</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>338</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>325</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_H</name>
                <value>388</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_L</name>
                <value>385</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>255</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_H</name>
                <value>369</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_L</name>
                <value>362</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>376</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>376</value>
              </parameter>
              <parameter>
                <name>PKT_DOMAIN_H</name>
                <value>401</value>
              </parameter>
              <parameter>
                <name>PKT_DOMAIN_L</name>
                <value>400</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>393</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>391</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>384</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>382</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_H</name>
                <value>374</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_L</name>
                <value>371</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>390</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>389</value>
              </parameter>
              <parameter>
                <name>PKT_SNOOP_H</name>
                <value>399</value>
              </parameter>
              <parameter>
                <name>PKT_SNOOP_L</name>
                <value>396</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>375</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>375</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_H</name>
                <value>381</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_L</name>
                <value>377</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>319</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_EXCLUSIVE</name>
                <value>324</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>323</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>320</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>322</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>321</value>
              </parameter>
              <parameter>
                <name>PKT_WUNIQUE</name>
                <value>402</value>
              </parameter>
              <parameter>
                <name>RDATA_WIDTH</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>READ_ACCEPTANCE_CAPABILITY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>403</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_ADDR_USER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_DATA_USER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WDATA_WIDTH</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>WRITE_ACCEPTANCE_CAPABILITY</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_axi_slave_ni</className>
            <version>19.5.0</version>
            <name>agilex_5_soc_fpga2hps_agent</name>
            <uniqueName>ghrd_hps_system_altera_merlin_axi_slave_ni_1950_3jo62qq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>23.2</version>
                <name>agilex_5_soc_fpga2hps_agent.altera_axi_master/agilex_5_soc_fpga2hps_translator.s0</name>
                <end>agilex_5_soc_fpga2hps_translator/s0</end>
                <start>agilex_5_soc_fpga2hps_agent/altera_axi_master</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>agilex_5_soc_fpga2hps_agent.read_rp/router_003.sink</name>
                <end>router_003/sink</end>
                <start>agilex_5_soc_fpga2hps_agent/read_rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>agilex_5_soc_fpga2hps_agent.write_rp/router_002.sink</name>
                <end>router_002/sink</end>
                <start>agilex_5_soc_fpga2hps_agent/write_rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>agilex_5_soc_fpga2hps_rd_cmd_width_adapter.src/agilex_5_soc_fpga2hps_agent.read_cp</name>
                <end>agilex_5_soc_fpga2hps_agent/read_cp</end>
                <start>agilex_5_soc_fpga2hps_rd_cmd_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>agilex_5_soc_fpga2hps_wr_cmd_width_adapter.src/agilex_5_soc_fpga2hps_agent.write_cp</name>
                <end>agilex_5_soc_fpga2hps_agent/write_cp</end>
                <start>agilex_5_soc_fpga2hps_wr_cmd_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/agilex_5_soc_fpga2hps_agent.clock_sink</name>
                <end>agilex_5_soc_fpga2hps_agent/clock_sink</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge.out_reset/agilex_5_soc_fpga2hps_agent.reset_sink</name>
                <end>agilex_5_soc_fpga2hps_agent/reset_sink</end>
                <start>niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_0.agilex_5_soc_fpga2hps_agent</path>
          </instanceData>
          <children>
            <node>
              <instanceKey xsi:type="xs:string">my_altera_avalon_sc_fifo_rd</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>BITS_PER_SYMBOL</name>
                    <value>404</value>
                  </parameter>
                  <parameter>
                    <name>CHANNEL_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>EMPTY_LATENCY</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>EMPTY_WIDTH</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>ERROR_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>EXPLICIT_MAXCHANNEL</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>FIFO_DEPTH</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYMBOLS_PER_BEAT</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYNC_RESET</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>USE_ALMOST_EMPTY_IF</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_ALMOST_FULL_IF</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_FILL_LEVEL</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_MEMORY_BLOCKS</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_PACKETS</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_STORE_FORWARD</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_merlin_axi_slave_ni_altera_avalon_sc_fifo</className>
                <version>19.5.0</version>
                <name>my_altera_avalon_sc_fifo_rd</name>
                <uniqueName>ghrd_hps_system_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1950_k22fucq</uniqueName>
                <nonce>0</nonce>
                <incidentConnections></incidentConnections>
                <path>ghrd_hps_system.mm_interconnect_0.agilex_5_soc_fpga2hps_agent.my_altera_avalon_sc_fifo_rd</path>
              </instanceData>
              <children>
                <node>
                  <instanceKey xsi:type="xs:string">my_altera_avalon_sc_fifo_rd</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>BITS_PER_SYMBOL</name>
                        <value>404</value>
                      </parameter>
                      <parameter>
                        <name>CHANNEL_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>EMPTY_LATENCY</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>EMPTY_WIDTH</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                        <value>false</value>
                      </parameter>
                      <parameter>
                        <name>ERROR_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>EXPLICIT_MAXCHANNEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>FIFO_DEPTH</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>SYMBOLS_PER_BEAT</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_ALMOST_EMPTY_IF</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_ALMOST_FULL_IF</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_FILL_LEVEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_MEMORY_BLOCKS</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_PACKETS</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_STORE_FORWARD</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_avalon_sc_fifo</className>
                    <version>19.3.1</version>
                    <name>my_altera_avalon_sc_fifo_rd</name>
                    <uniqueName>ghrd_hps_system_altera_avalon_sc_fifo_1931_vhmcgqy</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections></incidentConnections>
                    <path>ghrd_hps_system.mm_interconnect_0.agilex_5_soc_fpga2hps_agent.my_altera_avalon_sc_fifo_rd.my_altera_avalon_sc_fifo_rd</path>
                  </instanceData>
                  <children></children>
                </node>
              </children>
            </node>
            <node>
              <instanceKey xsi:type="xs:string">my_altera_avalon_sc_fifo_wr</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>BITS_PER_SYMBOL</name>
                    <value>404</value>
                  </parameter>
                  <parameter>
                    <name>CHANNEL_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>EMPTY_LATENCY</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>EMPTY_WIDTH</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>ERROR_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>EXPLICIT_MAXCHANNEL</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>FIFO_DEPTH</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYMBOLS_PER_BEAT</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYNC_RESET</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>USE_ALMOST_EMPTY_IF</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_ALMOST_FULL_IF</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_FILL_LEVEL</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_MEMORY_BLOCKS</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_PACKETS</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_STORE_FORWARD</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_merlin_axi_slave_ni_altera_avalon_sc_fifo</className>
                <version>19.5.0</version>
                <name>my_altera_avalon_sc_fifo_wr</name>
                <uniqueName>ghrd_hps_system_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1950_k22fucq</uniqueName>
                <nonce>0</nonce>
                <incidentConnections></incidentConnections>
                <path>ghrd_hps_system.mm_interconnect_0.agilex_5_soc_fpga2hps_agent.my_altera_avalon_sc_fifo_wr</path>
              </instanceData>
              <children>
                <node>
                  <instanceKey xsi:type="xs:string">my_altera_avalon_sc_fifo_wr</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>BITS_PER_SYMBOL</name>
                        <value>404</value>
                      </parameter>
                      <parameter>
                        <name>CHANNEL_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>EMPTY_LATENCY</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>EMPTY_WIDTH</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                        <value>false</value>
                      </parameter>
                      <parameter>
                        <name>ERROR_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>EXPLICIT_MAXCHANNEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>FIFO_DEPTH</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>SYMBOLS_PER_BEAT</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_ALMOST_EMPTY_IF</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_ALMOST_FULL_IF</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_FILL_LEVEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_MEMORY_BLOCKS</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_PACKETS</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_STORE_FORWARD</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_avalon_sc_fifo</className>
                    <version>19.3.1</version>
                    <name>my_altera_avalon_sc_fifo_wr</name>
                    <uniqueName>ghrd_hps_system_altera_avalon_sc_fifo_1931_vhmcgqy</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections></incidentConnections>
                    <path>ghrd_hps_system.mm_interconnect_0.agilex_5_soc_fpga2hps_agent.my_altera_avalon_sc_fifo_wr.my_altera_avalon_sc_fifo_wr</path>
                  </instanceData>
                  <children></children>
                </node>
              </children>
            </node>
          </children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">agilex_5_soc_fpga2hps_rd_cmd_width_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>COMMAND_SIZE_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>CONSTANT_BURST_SIZE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ENABLE_ADDRESS_ALIGNMENT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>IN_MERLIN_PACKET_FORMAT</name>
                <value>wunique(150) domain(149:148) snoop(147:144) barrier(143:142) ori_burst_size(141:139) response_status(138:137) cache(136:133) protection(132:130) thread_id(129:125) dest_id(124) src_id(123) qos(122:119) begin_burst(118) data_sideband(117:110) addr_sideband(109:102) burst_type(101:100) burst_size(99:97) burstwrap(96:87) byte_cnt(86:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_H</name>
                <value>66</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_H</name>
                <value>96</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_L</name>
                <value>87</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_H</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_L</name>
                <value>97</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_H</name>
                <value>101</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_L</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_H</name>
                <value>86</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_L</name>
                <value>73</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_H</name>
                <value>141</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_L</name>
                <value>139</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_H</name>
                <value>138</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_L</name>
                <value>137</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_COMPRESSED_READ</name>
                <value>67</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_EXCLUSIVE</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_WRITE</name>
                <value>69</value>
              </parameter>
              <parameter>
                <name>IN_ST_DATA_W</name>
                <value>151</value>
              </parameter>
              <parameter>
                <name>OPTIMIZE_FOR_RSP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_MERLIN_PACKET_FORMAT</name>
                <value>wunique(402) domain(401:400) snoop(399:396) barrier(395:394) ori_burst_size(393:391) response_status(390:389) cache(388:385) protection(384:382) thread_id(381:377) dest_id(376) src_id(375) qos(374:371) begin_burst(370) data_sideband(369:362) addr_sideband(361:354) burst_type(353:352) burst_size(351:349) burstwrap(348:339) byte_cnt(338:325) trans_exclusive(324) trans_lock(323) trans_read(322) trans_write(321) trans_posted(320) trans_compressed_read(319) addr(318:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_H</name>
                <value>318</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_L</name>
                <value>288</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_H</name>
                <value>351</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_L</name>
                <value>349</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_H</name>
                <value>353</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_L</name>
                <value>352</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_H</name>
                <value>287</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_L</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_H</name>
                <value>338</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_L</name>
                <value>325</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_H</name>
                <value>255</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_H</name>
                <value>393</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_L</name>
                <value>391</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_H</name>
                <value>390</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_L</name>
                <value>389</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_COMPRESSED_READ</name>
                <value>319</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_EXCLUSIVE</name>
                <value>324</value>
              </parameter>
              <parameter>
                <name>OUT_ST_DATA_W</name>
                <value>403</value>
              </parameter>
              <parameter>
                <name>PACKING</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>RESPONSE_PATH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_width_adapter</className>
            <version>19.2.0</version>
            <name>agilex_5_soc_fpga2hps_rd_cmd_width_adapter</name>
            <uniqueName>ghrd_hps_system_altera_merlin_width_adapter_1920_dd4hbji</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>agilex_5_soc_fpga2hps_rd_cmd_width_adapter.src/agilex_5_soc_fpga2hps_agent.read_cp</name>
                <end>agilex_5_soc_fpga2hps_agent/read_cp</end>
                <start>agilex_5_soc_fpga2hps_rd_cmd_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/agilex_5_soc_fpga2hps_rd_cmd_width_adapter.clk</name>
                <end>agilex_5_soc_fpga2hps_rd_cmd_width_adapter/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_mux_001.src/agilex_5_soc_fpga2hps_rd_cmd_width_adapter.sink</name>
                <end>agilex_5_soc_fpga2hps_rd_cmd_width_adapter/sink</end>
                <start>cmd_mux_001/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge.out_reset/agilex_5_soc_fpga2hps_rd_cmd_width_adapter.clk_reset</name>
                <end>agilex_5_soc_fpga2hps_rd_cmd_width_adapter/clk_reset</end>
                <start>niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_0.agilex_5_soc_fpga2hps_rd_cmd_width_adapter</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">agilex_5_soc_fpga2hps_rd_rsp_width_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>COMMAND_SIZE_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>CONSTANT_BURST_SIZE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ENABLE_ADDRESS_ALIGNMENT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>IN_MERLIN_PACKET_FORMAT</name>
                <value>wunique(402) domain(401:400) snoop(399:396) barrier(395:394) ori_burst_size(393:391) response_status(390:389) cache(388:385) protection(384:382) thread_id(381:377) dest_id(376) src_id(375) qos(374:371) begin_burst(370) data_sideband(369:362) addr_sideband(361:354) burst_type(353:352) burst_size(351:349) burstwrap(348:339) byte_cnt(338:325) trans_exclusive(324) trans_lock(323) trans_read(322) trans_write(321) trans_posted(320) trans_compressed_read(319) addr(318:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_H</name>
                <value>318</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_L</name>
                <value>288</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_H</name>
                <value>348</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_L</name>
                <value>339</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_H</name>
                <value>351</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_L</name>
                <value>349</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_H</name>
                <value>353</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_L</name>
                <value>352</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_H</name>
                <value>287</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_L</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_H</name>
                <value>338</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_L</name>
                <value>325</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_H</name>
                <value>255</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_H</name>
                <value>393</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_L</name>
                <value>391</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_H</name>
                <value>390</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_L</name>
                <value>389</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_COMPRESSED_READ</name>
                <value>319</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_EXCLUSIVE</name>
                <value>324</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_WRITE</name>
                <value>321</value>
              </parameter>
              <parameter>
                <name>IN_ST_DATA_W</name>
                <value>403</value>
              </parameter>
              <parameter>
                <name>OPTIMIZE_FOR_RSP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_MERLIN_PACKET_FORMAT</name>
                <value>wunique(150) domain(149:148) snoop(147:144) barrier(143:142) ori_burst_size(141:139) response_status(138:137) cache(136:133) protection(132:130) thread_id(129:125) dest_id(124) src_id(123) qos(122:119) begin_burst(118) data_sideband(117:110) addr_sideband(109:102) burst_type(101:100) burst_size(99:97) burstwrap(96:87) byte_cnt(86:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_H</name>
                <value>66</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_H</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_L</name>
                <value>97</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_H</name>
                <value>101</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_L</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_H</name>
                <value>86</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_L</name>
                <value>73</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_H</name>
                <value>141</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_L</name>
                <value>139</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_H</name>
                <value>138</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_L</name>
                <value>137</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_COMPRESSED_READ</name>
                <value>67</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_EXCLUSIVE</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>OUT_ST_DATA_W</name>
                <value>151</value>
              </parameter>
              <parameter>
                <name>PACKING</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>RESPONSE_PATH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_width_adapter</className>
            <version>19.2.0</version>
            <name>agilex_5_soc_fpga2hps_rd_rsp_width_adapter</name>
            <uniqueName>ghrd_hps_system_altera_merlin_width_adapter_1920_ypyk5bi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>agilex_5_soc_fpga2hps_rd_rsp_width_adapter.src/rsp_demux_001.sink</name>
                <end>rsp_demux_001/sink</end>
                <start>agilex_5_soc_fpga2hps_rd_rsp_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/agilex_5_soc_fpga2hps_rd_rsp_width_adapter.clk</name>
                <end>agilex_5_soc_fpga2hps_rd_rsp_width_adapter/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge.out_reset/agilex_5_soc_fpga2hps_rd_rsp_width_adapter.clk_reset</name>
                <end>agilex_5_soc_fpga2hps_rd_rsp_width_adapter/clk_reset</end>
                <start>niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>router_003.src/agilex_5_soc_fpga2hps_rd_rsp_width_adapter.sink</name>
                <end>agilex_5_soc_fpga2hps_rd_rsp_width_adapter/sink</end>
                <start>router_003/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_0.agilex_5_soc_fpga2hps_rd_rsp_width_adapter</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">agilex_5_soc_fpga2hps_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACE_LITE_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>COMBINED_ACCEPTANCE_CAPABILITY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>COMBINED_ISSUING_CAPABILITY</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>DATA_WIDTH</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>M0_ADDR_WIDTH</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>M0_AXI_VERSION</name>
                <value>AXI4</value>
              </parameter>
              <parameter>
                <name>M0_BURST_LENGTH_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>M0_ID_WIDTH</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>M0_LOCK_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>M0_READ_ADDR_USER_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>M0_READ_DATA_USER_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>M0_WRITE_ADDR_USER_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>M0_WRITE_DATA_USER_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>M0_WRITE_RESPONSE_DATA_USER_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>READ_ACCEPTANCE_CAPABILITY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>READ_DATA_REORDERING_DEPTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>READ_ISSUING_CAPABILITY</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>S0_ADDR_WIDTH</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>S0_AXI_VERSION</name>
                <value>AXI4</value>
              </parameter>
              <parameter>
                <name>S0_BURST_LENGTH_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>S0_ID_WIDTH</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>S0_LOCK_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>S0_READ_ADDR_USER_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>S0_READ_DATA_USER_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>S0_WRITE_ADDR_USER_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>S0_WRITE_DATA_USER_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>S0_WRITE_RESPONSE_DATA_USER_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARCACHE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARLOCK</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARPROT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARQOS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARREGION</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWCACHE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWLOCK</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWPROT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWQOS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWREGION</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_BRESP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_BUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_RRESP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_RUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_WLAST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_WUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARBURST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARCACHE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARLEN</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARLOCK</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARQOS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARREGION</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARSIZE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWBURST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWCACHE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWLEN</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWLOCK</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWQOS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWREGION</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWSIZE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_BID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_BRESP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_BUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_RID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_RLAST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_RRESP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_RUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_WSTRB</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_WUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>WRITE_ACCEPTANCE_CAPABILITY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>WRITE_ISSUING_CAPABILITY</name>
                <value>16</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_axi_translator</className>
            <version>19.2.1</version>
            <name>agilex_5_soc_fpga2hps_translator</name>
            <uniqueName>ghrd_hps_system_altera_merlin_axi_translator_1921_uetfduq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>23.2</version>
                <name>agilex_5_soc_fpga2hps_agent.altera_axi_master/agilex_5_soc_fpga2hps_translator.s0</name>
                <end>agilex_5_soc_fpga2hps_translator/s0</end>
                <start>agilex_5_soc_fpga2hps_agent/altera_axi_master</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/agilex_5_soc_fpga2hps_translator.clk</name>
                <end>agilex_5_soc_fpga2hps_translator/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge.out_reset/agilex_5_soc_fpga2hps_translator.clk_reset</name>
                <end>agilex_5_soc_fpga2hps_translator/clk_reset</end>
                <start>niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_0.agilex_5_soc_fpga2hps_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">agilex_5_soc_fpga2hps_wr_cmd_width_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>COMMAND_SIZE_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>CONSTANT_BURST_SIZE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ENABLE_ADDRESS_ALIGNMENT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>IN_MERLIN_PACKET_FORMAT</name>
                <value>wunique(150) domain(149:148) snoop(147:144) barrier(143:142) ori_burst_size(141:139) response_status(138:137) cache(136:133) protection(132:130) thread_id(129:125) dest_id(124) src_id(123) qos(122:119) begin_burst(118) data_sideband(117:110) addr_sideband(109:102) burst_type(101:100) burst_size(99:97) burstwrap(96:87) byte_cnt(86:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_H</name>
                <value>66</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_H</name>
                <value>96</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_L</name>
                <value>87</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_H</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_L</name>
                <value>97</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_H</name>
                <value>101</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_L</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_H</name>
                <value>86</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_L</name>
                <value>73</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_H</name>
                <value>141</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_L</name>
                <value>139</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_H</name>
                <value>138</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_L</name>
                <value>137</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_COMPRESSED_READ</name>
                <value>67</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_EXCLUSIVE</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_WRITE</name>
                <value>69</value>
              </parameter>
              <parameter>
                <name>IN_ST_DATA_W</name>
                <value>151</value>
              </parameter>
              <parameter>
                <name>OPTIMIZE_FOR_RSP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_MERLIN_PACKET_FORMAT</name>
                <value>wunique(402) domain(401:400) snoop(399:396) barrier(395:394) ori_burst_size(393:391) response_status(390:389) cache(388:385) protection(384:382) thread_id(381:377) dest_id(376) src_id(375) qos(374:371) begin_burst(370) data_sideband(369:362) addr_sideband(361:354) burst_type(353:352) burst_size(351:349) burstwrap(348:339) byte_cnt(338:325) trans_exclusive(324) trans_lock(323) trans_read(322) trans_write(321) trans_posted(320) trans_compressed_read(319) addr(318:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_H</name>
                <value>318</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_L</name>
                <value>288</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_H</name>
                <value>351</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_L</name>
                <value>349</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_H</name>
                <value>353</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_L</name>
                <value>352</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_H</name>
                <value>287</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_L</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_H</name>
                <value>338</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_L</name>
                <value>325</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_H</name>
                <value>255</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_H</name>
                <value>393</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_L</name>
                <value>391</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_H</name>
                <value>390</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_L</name>
                <value>389</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_COMPRESSED_READ</name>
                <value>319</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_EXCLUSIVE</name>
                <value>324</value>
              </parameter>
              <parameter>
                <name>OUT_ST_DATA_W</name>
                <value>403</value>
              </parameter>
              <parameter>
                <name>PACKING</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>RESPONSE_PATH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_width_adapter</className>
            <version>19.2.0</version>
            <name>agilex_5_soc_fpga2hps_wr_cmd_width_adapter</name>
            <uniqueName>ghrd_hps_system_altera_merlin_width_adapter_1920_dd4hbji</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>agilex_5_soc_fpga2hps_wr_cmd_width_adapter.src/agilex_5_soc_fpga2hps_agent.write_cp</name>
                <end>agilex_5_soc_fpga2hps_agent/write_cp</end>
                <start>agilex_5_soc_fpga2hps_wr_cmd_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/agilex_5_soc_fpga2hps_wr_cmd_width_adapter.clk</name>
                <end>agilex_5_soc_fpga2hps_wr_cmd_width_adapter/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_mux.src/agilex_5_soc_fpga2hps_wr_cmd_width_adapter.sink</name>
                <end>agilex_5_soc_fpga2hps_wr_cmd_width_adapter/sink</end>
                <start>cmd_mux/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge.out_reset/agilex_5_soc_fpga2hps_wr_cmd_width_adapter.clk_reset</name>
                <end>agilex_5_soc_fpga2hps_wr_cmd_width_adapter/clk_reset</end>
                <start>niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_0.agilex_5_soc_fpga2hps_wr_cmd_width_adapter</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">agilex_5_soc_fpga2hps_wr_rsp_width_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>COMMAND_SIZE_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>CONSTANT_BURST_SIZE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ENABLE_ADDRESS_ALIGNMENT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>IN_MERLIN_PACKET_FORMAT</name>
                <value>wunique(402) domain(401:400) snoop(399:396) barrier(395:394) ori_burst_size(393:391) response_status(390:389) cache(388:385) protection(384:382) thread_id(381:377) dest_id(376) src_id(375) qos(374:371) begin_burst(370) data_sideband(369:362) addr_sideband(361:354) burst_type(353:352) burst_size(351:349) burstwrap(348:339) byte_cnt(338:325) trans_exclusive(324) trans_lock(323) trans_read(322) trans_write(321) trans_posted(320) trans_compressed_read(319) addr(318:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_H</name>
                <value>318</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_L</name>
                <value>288</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_H</name>
                <value>348</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_L</name>
                <value>339</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_H</name>
                <value>351</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_L</name>
                <value>349</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_H</name>
                <value>353</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_L</name>
                <value>352</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_H</name>
                <value>287</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_L</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_H</name>
                <value>338</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_L</name>
                <value>325</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_H</name>
                <value>255</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_H</name>
                <value>393</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_L</name>
                <value>391</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_H</name>
                <value>390</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_L</name>
                <value>389</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_COMPRESSED_READ</name>
                <value>319</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_EXCLUSIVE</name>
                <value>324</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_WRITE</name>
                <value>321</value>
              </parameter>
              <parameter>
                <name>IN_ST_DATA_W</name>
                <value>403</value>
              </parameter>
              <parameter>
                <name>OPTIMIZE_FOR_RSP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_MERLIN_PACKET_FORMAT</name>
                <value>wunique(150) domain(149:148) snoop(147:144) barrier(143:142) ori_burst_size(141:139) response_status(138:137) cache(136:133) protection(132:130) thread_id(129:125) dest_id(124) src_id(123) qos(122:119) begin_burst(118) data_sideband(117:110) addr_sideband(109:102) burst_type(101:100) burst_size(99:97) burstwrap(96:87) byte_cnt(86:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_H</name>
                <value>66</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_H</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_L</name>
                <value>97</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_H</name>
                <value>101</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_L</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_H</name>
                <value>86</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_L</name>
                <value>73</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_H</name>
                <value>141</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_L</name>
                <value>139</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_H</name>
                <value>138</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_L</name>
                <value>137</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_COMPRESSED_READ</name>
                <value>67</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_EXCLUSIVE</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>OUT_ST_DATA_W</name>
                <value>151</value>
              </parameter>
              <parameter>
                <name>PACKING</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>RESPONSE_PATH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_width_adapter</className>
            <version>19.2.0</version>
            <name>agilex_5_soc_fpga2hps_wr_rsp_width_adapter</name>
            <uniqueName>ghrd_hps_system_altera_merlin_width_adapter_1920_ypyk5bi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>agilex_5_soc_fpga2hps_wr_rsp_width_adapter.src/rsp_demux.sink</name>
                <end>rsp_demux/sink</end>
                <start>agilex_5_soc_fpga2hps_wr_rsp_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/agilex_5_soc_fpga2hps_wr_rsp_width_adapter.clk</name>
                <end>agilex_5_soc_fpga2hps_wr_rsp_width_adapter/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge.out_reset/agilex_5_soc_fpga2hps_wr_rsp_width_adapter.clk_reset</name>
                <end>agilex_5_soc_fpga2hps_wr_rsp_width_adapter/clk_reset</end>
                <start>niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>router_002.src/agilex_5_soc_fpga2hps_wr_rsp_width_adapter.sink</name>
                <end>agilex_5_soc_fpga2hps_wr_rsp_width_adapter/sink</end>
                <start>router_002/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_0.agilex_5_soc_fpga2hps_wr_rsp_width_adapter</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">agilex_5_soc_h2f_user1_clk_clock_bridge</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>DERIVED_CLOCK_RATE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_CLOCK_RATE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>NUM_CLOCK_OUTPUTS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_clock_bridge</className>
            <version>19.2.0</version>
            <name>agilex_5_soc_h2f_user1_clk_clock_bridge</name>
            <uniqueName>ghrd_hps_system_altera_clock_bridge_1920_lplpolq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/agilex_5_soc_fpga2hps_agent.clock_sink</name>
                <end>agilex_5_soc_fpga2hps_agent/clock_sink</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/agilex_5_soc_fpga2hps_rd_cmd_width_adapter.clk</name>
                <end>agilex_5_soc_fpga2hps_rd_cmd_width_adapter/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/agilex_5_soc_fpga2hps_rd_rsp_width_adapter.clk</name>
                <end>agilex_5_soc_fpga2hps_rd_rsp_width_adapter/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/agilex_5_soc_fpga2hps_translator.clk</name>
                <end>agilex_5_soc_fpga2hps_translator/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/agilex_5_soc_fpga2hps_wr_cmd_width_adapter.clk</name>
                <end>agilex_5_soc_fpga2hps_wr_cmd_width_adapter/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/agilex_5_soc_fpga2hps_wr_rsp_width_adapter.clk</name>
                <end>agilex_5_soc_fpga2hps_wr_rsp_width_adapter/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/cmd_demux.clk</name>
                <end>cmd_demux/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/cmd_demux_001.clk</name>
                <end>cmd_demux_001/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/cmd_mux.clk</name>
                <end>cmd_mux/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/cmd_mux_001.clk</name>
                <end>cmd_mux_001/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/niosv_sys_0_axi_bridge_m0_agent.clk</name>
                <end>niosv_sys_0_axi_bridge_m0_agent/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/niosv_sys_0_axi_bridge_m0_translator.clk</name>
                <end>niosv_sys_0_axi_bridge_m0_translator/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge.clk</name>
                <end>niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/router.clk</name>
                <end>router/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/router_001.clk</name>
                <end>router_001/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/router_002.clk</name>
                <end>router_002/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/router_003.clk</name>
                <end>router_003/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/rsp_demux.clk</name>
                <end>rsp_demux/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/rsp_demux_001.clk</name>
                <end>rsp_demux_001/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/rsp_mux.clk</name>
                <end>rsp_mux/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/rsp_mux_001.clk</name>
                <end>rsp_mux_001/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_0.agilex_5_soc_h2f_user1_clk_clock_bridge</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_demux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(150) domain(149:148) snoop(147:144) barrier(143:142) ori_burst_size(141:139) response_status(138:137) cache(136:133) protection(132:130) thread_id(129:125) dest_id(124) src_id(123) qos(122:119) begin_burst(118) data_sideband(117:110) addr_sideband(109:102) burst_type(101:100) burst_size(99:97) burstwrap(96:87) byte_cnt(86:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>151</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>19.2.1</version>
            <name>cmd_demux</name>
            <uniqueName>ghrd_hps_system_altera_merlin_demultiplexer_1921_zrmyr3y</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/cmd_demux.clk</name>
                <end>cmd_demux/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_demux.src0/cmd_mux.sink0</name>
                <end>cmd_mux/sink0</end>
                <start>cmd_demux/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge.out_reset/cmd_demux.clk_reset</name>
                <end>cmd_demux/clk_reset</end>
                <start>niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>router.src/cmd_demux.sink</name>
                <end>cmd_demux/sink</end>
                <start>router/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_0.cmd_demux</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_demux_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(150) domain(149:148) snoop(147:144) barrier(143:142) ori_burst_size(141:139) response_status(138:137) cache(136:133) protection(132:130) thread_id(129:125) dest_id(124) src_id(123) qos(122:119) begin_burst(118) data_sideband(117:110) addr_sideband(109:102) burst_type(101:100) burst_size(99:97) burstwrap(96:87) byte_cnt(86:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>151</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>19.2.1</version>
            <name>cmd_demux_001</name>
            <uniqueName>ghrd_hps_system_altera_merlin_demultiplexer_1921_zrmyr3y</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/cmd_demux_001.clk</name>
                <end>cmd_demux_001/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_demux_001.src0/cmd_mux_001.sink0</name>
                <end>cmd_mux_001/sink0</end>
                <start>cmd_demux_001/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge.out_reset/cmd_demux_001.clk_reset</name>
                <end>cmd_demux_001/clk_reset</end>
                <start>niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>router_001.src/cmd_demux_001.sink</name>
                <end>cmd_demux_001/sink</end>
                <start>router_001/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_0.cmd_demux_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_mux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>round-robin</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(150) domain(149:148) snoop(147:144) barrier(143:142) ori_burst_size(141:139) response_status(138:137) cache(136:133) protection(132:130) thread_id(129:125) dest_id(124) src_id(123) qos(122:119) begin_burst(118) data_sideband(117:110) addr_sideband(109:102) burst_type(101:100) burst_size(99:97) burstwrap(96:87) byte_cnt(86:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>71</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>151</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>19.2.1</version>
            <name>cmd_mux</name>
            <uniqueName>ghrd_hps_system_altera_merlin_multiplexer_1921_7pzltty</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/cmd_mux.clk</name>
                <end>cmd_mux/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_demux.src0/cmd_mux.sink0</name>
                <end>cmd_mux/sink0</end>
                <start>cmd_demux/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_mux.src/agilex_5_soc_fpga2hps_wr_cmd_width_adapter.sink</name>
                <end>agilex_5_soc_fpga2hps_wr_cmd_width_adapter/sink</end>
                <start>cmd_mux/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge.out_reset/cmd_mux.clk_reset</name>
                <end>cmd_mux/clk_reset</end>
                <start>niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_0.cmd_mux</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_mux_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>round-robin</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(150) domain(149:148) snoop(147:144) barrier(143:142) ori_burst_size(141:139) response_status(138:137) cache(136:133) protection(132:130) thread_id(129:125) dest_id(124) src_id(123) qos(122:119) begin_burst(118) data_sideband(117:110) addr_sideband(109:102) burst_type(101:100) burst_size(99:97) burstwrap(96:87) byte_cnt(86:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>71</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>151</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>19.2.1</version>
            <name>cmd_mux_001</name>
            <uniqueName>ghrd_hps_system_altera_merlin_multiplexer_1921_7pzltty</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/cmd_mux_001.clk</name>
                <end>cmd_mux_001/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_demux_001.src0/cmd_mux_001.sink0</name>
                <end>cmd_mux_001/sink0</end>
                <start>cmd_demux_001/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_mux_001.src/agilex_5_soc_fpga2hps_rd_cmd_width_adapter.sink</name>
                <end>agilex_5_soc_fpga2hps_rd_cmd_width_adapter/sink</end>
                <start>cmd_mux_001/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge.out_reset/cmd_mux_001.clk_reset</name>
                <end>cmd_mux_001/clk_reset</end>
                <start>niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_0.cmd_mux_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">niosv_sys_0_axi_bridge_m0_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACE_LITE_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ADDR_MAP</name>
                <value>&lt;?xml version="1.0" encoding="UTF-8"?&gt;
&lt;address_map&gt;
 &lt;slave
   id="0"
   name="agilex_5_soc_fpga2hps_translator.s0"
   start="0x0000000000000000"
   end="0x00000000080000000"
   responds="1"
   user_default="0" /&gt;
&lt;/address_map&gt;
</value>
              </parameter>
              <parameter>
                <name>ADDR_USER_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ADDR_WIDTH</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>AXI_BURST_LENGTH_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AXI_LOCK_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AXI_VERSION</name>
                <value>AXI4</value>
              </parameter>
              <parameter>
                <name>DATA_USER_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ID_WIDTH</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(150) domain(149:148) snoop(147:144) barrier(143:142) ori_burst_size(141:139) response_status(138:137) cache(136:133) protection(132:130) thread_id(129:125) dest_id(124) src_id(123) qos(122:119) begin_burst(118) data_sideband(117:110) addr_sideband(109:102) burst_type(101:100) burst_size(99:97) burstwrap(96:87) byte_cnt(86:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>66</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_H</name>
                <value>109</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_L</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>PKT_BARRIER_H</name>
                <value>143</value>
              </parameter>
              <parameter>
                <name>PKT_BARRIER_L</name>
                <value>142</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>118</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>96</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>87</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>97</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_H</name>
                <value>101</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_L</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>86</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>73</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_H</name>
                <value>136</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_L</name>
                <value>133</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_H</name>
                <value>117</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_L</name>
                <value>110</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>124</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>124</value>
              </parameter>
              <parameter>
                <name>PKT_DOMAIN_H</name>
                <value>149</value>
              </parameter>
              <parameter>
                <name>PKT_DOMAIN_L</name>
                <value>148</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>141</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>139</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>132</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>130</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_H</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_L</name>
                <value>119</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>138</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>137</value>
              </parameter>
              <parameter>
                <name>PKT_SNOOP_H</name>
                <value>147</value>
              </parameter>
              <parameter>
                <name>PKT_SNOOP_L</name>
                <value>144</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>123</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>123</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_H</name>
                <value>129</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_L</name>
                <value>125</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>67</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_EXCLUSIVE</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>71</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>68</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>70</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>69</value>
              </parameter>
              <parameter>
                <name>PKT_WUNIQUE</name>
                <value>150</value>
              </parameter>
              <parameter>
                <name>RDATA_WIDTH</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>READ_ISSUING_CAPABILITY</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>151</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_ADDR_USER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>WDATA_WIDTH</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>WRITE_ISSUING_CAPABILITY</name>
                <value>16</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_axi_master_ni</className>
            <version>19.4.1</version>
            <name>niosv_sys_0_axi_bridge_m0_agent</name>
            <uniqueName>ghrd_hps_system_altera_merlin_axi_master_ni_1941_dfsyzvi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/niosv_sys_0_axi_bridge_m0_agent.clk</name>
                <end>niosv_sys_0_axi_bridge_m0_agent/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>niosv_sys_0_axi_bridge_m0_agent.read_cp/router_001.sink</name>
                <end>router_001/sink</end>
                <start>niosv_sys_0_axi_bridge_m0_agent/read_cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>niosv_sys_0_axi_bridge_m0_agent.write_cp/router.sink</name>
                <end>router/sink</end>
                <start>niosv_sys_0_axi_bridge_m0_agent/write_cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>23.2</version>
                <name>niosv_sys_0_axi_bridge_m0_translator.m0/niosv_sys_0_axi_bridge_m0_agent.altera_axi_slave</name>
                <end>niosv_sys_0_axi_bridge_m0_agent/altera_axi_slave</end>
                <start>niosv_sys_0_axi_bridge_m0_translator/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge.out_reset/niosv_sys_0_axi_bridge_m0_agent.clk_reset</name>
                <end>niosv_sys_0_axi_bridge_m0_agent/clk_reset</end>
                <start>niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_mux.src/niosv_sys_0_axi_bridge_m0_agent.write_rp</name>
                <end>niosv_sys_0_axi_bridge_m0_agent/write_rp</end>
                <start>rsp_mux/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_mux_001.src/niosv_sys_0_axi_bridge_m0_agent.read_rp</name>
                <end>niosv_sys_0_axi_bridge_m0_agent/read_rp</end>
                <start>rsp_mux_001/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_0.niosv_sys_0_axi_bridge_m0_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">niosv_sys_0_axi_bridge_m0_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACE_LITE_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>COMBINED_ACCEPTANCE_CAPABILITY</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>COMBINED_ISSUING_CAPABILITY</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>DATA_WIDTH</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>M0_ADDR_WIDTH</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>M0_AXI_VERSION</name>
                <value>AXI4</value>
              </parameter>
              <parameter>
                <name>M0_BURST_LENGTH_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>M0_ID_WIDTH</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>M0_LOCK_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>M0_READ_ADDR_USER_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>M0_READ_DATA_USER_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>M0_WRITE_ADDR_USER_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>M0_WRITE_DATA_USER_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>M0_WRITE_RESPONSE_DATA_USER_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>READ_ACCEPTANCE_CAPABILITY</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>READ_DATA_REORDERING_DEPTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>READ_ISSUING_CAPABILITY</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>S0_ADDR_WIDTH</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>S0_AXI_VERSION</name>
                <value>AXI4</value>
              </parameter>
              <parameter>
                <name>S0_BURST_LENGTH_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>S0_ID_WIDTH</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>S0_LOCK_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>S0_READ_ADDR_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>S0_READ_DATA_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>S0_WRITE_ADDR_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>S0_WRITE_DATA_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>S0_WRITE_RESPONSE_DATA_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARCACHE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARLOCK</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARPROT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARQOS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARREGION</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWCACHE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWLOCK</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWPROT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWQOS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWREGION</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_BRESP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_BUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_RRESP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_RUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_WLAST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_WUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARBURST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARCACHE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARLEN</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARLOCK</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARQOS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARREGION</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARSIZE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARUSER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWBURST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWCACHE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWLEN</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWLOCK</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWQOS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWREGION</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWSIZE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWUSER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_BID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_BRESP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_BUSER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_RID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_RLAST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_RRESP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_RUSER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_WSTRB</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_WUSER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WRITE_ACCEPTANCE_CAPABILITY</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>WRITE_ISSUING_CAPABILITY</name>
                <value>16</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_axi_translator</className>
            <version>19.2.1</version>
            <name>niosv_sys_0_axi_bridge_m0_translator</name>
            <uniqueName>ghrd_hps_system_altera_merlin_axi_translator_1921_uetfduq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/niosv_sys_0_axi_bridge_m0_translator.clk</name>
                <end>niosv_sys_0_axi_bridge_m0_translator/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>23.2</version>
                <name>niosv_sys_0_axi_bridge_m0_translator.m0/niosv_sys_0_axi_bridge_m0_agent.altera_axi_slave</name>
                <end>niosv_sys_0_axi_bridge_m0_agent/altera_axi_slave</end>
                <start>niosv_sys_0_axi_bridge_m0_translator/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge.out_reset/niosv_sys_0_axi_bridge_m0_translator.clk_reset</name>
                <end>niosv_sys_0_axi_bridge_m0_translator/clk_reset</end>
                <start>niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_0.niosv_sys_0_axi_bridge_m0_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACTIVE_LOW_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>NUM_RESET_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNCHRONOUS_EDGES</name>
                <value>deassert</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_reset_bridge</className>
            <version>19.2.0</version>
            <name>niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge</name>
            <uniqueName>ghrd_hps_system_altera_reset_bridge_1920_t4e2nri</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge.clk</name>
                <end>niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge.out_reset/agilex_5_soc_fpga2hps_agent.reset_sink</name>
                <end>agilex_5_soc_fpga2hps_agent/reset_sink</end>
                <start>niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge.out_reset/agilex_5_soc_fpga2hps_rd_cmd_width_adapter.clk_reset</name>
                <end>agilex_5_soc_fpga2hps_rd_cmd_width_adapter/clk_reset</end>
                <start>niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge.out_reset/agilex_5_soc_fpga2hps_rd_rsp_width_adapter.clk_reset</name>
                <end>agilex_5_soc_fpga2hps_rd_rsp_width_adapter/clk_reset</end>
                <start>niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge.out_reset/agilex_5_soc_fpga2hps_translator.clk_reset</name>
                <end>agilex_5_soc_fpga2hps_translator/clk_reset</end>
                <start>niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge.out_reset/agilex_5_soc_fpga2hps_wr_cmd_width_adapter.clk_reset</name>
                <end>agilex_5_soc_fpga2hps_wr_cmd_width_adapter/clk_reset</end>
                <start>niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge.out_reset/agilex_5_soc_fpga2hps_wr_rsp_width_adapter.clk_reset</name>
                <end>agilex_5_soc_fpga2hps_wr_rsp_width_adapter/clk_reset</end>
                <start>niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge.out_reset/cmd_demux.clk_reset</name>
                <end>cmd_demux/clk_reset</end>
                <start>niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge.out_reset/cmd_demux_001.clk_reset</name>
                <end>cmd_demux_001/clk_reset</end>
                <start>niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge.out_reset/cmd_mux.clk_reset</name>
                <end>cmd_mux/clk_reset</end>
                <start>niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge.out_reset/cmd_mux_001.clk_reset</name>
                <end>cmd_mux_001/clk_reset</end>
                <start>niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge.out_reset/niosv_sys_0_axi_bridge_m0_agent.clk_reset</name>
                <end>niosv_sys_0_axi_bridge_m0_agent/clk_reset</end>
                <start>niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge.out_reset/niosv_sys_0_axi_bridge_m0_translator.clk_reset</name>
                <end>niosv_sys_0_axi_bridge_m0_translator/clk_reset</end>
                <start>niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge.out_reset/router.clk_reset</name>
                <end>router/clk_reset</end>
                <start>niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge.out_reset/router_001.clk_reset</name>
                <end>router_001/clk_reset</end>
                <start>niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge.out_reset/router_002.clk_reset</name>
                <end>router_002/clk_reset</end>
                <start>niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge.out_reset/router_003.clk_reset</name>
                <end>router_003/clk_reset</end>
                <start>niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge.out_reset/rsp_demux.clk_reset</name>
                <end>rsp_demux/clk_reset</end>
                <start>niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge.out_reset/rsp_demux_001.clk_reset</name>
                <end>rsp_demux_001/clk_reset</end>
                <start>niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge.out_reset/rsp_mux.clk_reset</name>
                <end>rsp_mux/clk_reset</end>
                <start>niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge.out_reset/rsp_mux_001.clk_reset</name>
                <end>rsp_mux_001/clk_reset</end>
                <start>niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_0.niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x80000000</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(150) domain(149:148) snoop(147:144) barrier(143:142) ori_burst_size(141:139) response_status(138:137) cache(136:133) protection(132:130) thread_id(129:125) dest_id(124) src_id(123) qos(122:119) begin_burst(118) data_sideband(117:110) addr_sideband(109:102) burst_type(101:100) burst_size(99:97) burstwrap(96:87) byte_cnt(86:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>66</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>124</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>124</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>132</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>130</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>70</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>69</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:1:0x0:0x80000000:write:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>151</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>write</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>19.2.1</version>
            <name>router</name>
            <uniqueName>ghrd_hps_system_altera_merlin_router_1921_xac4fta</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/router.clk</name>
                <end>router/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>niosv_sys_0_axi_bridge_m0_agent.write_cp/router.sink</name>
                <end>router/sink</end>
                <start>niosv_sys_0_axi_bridge_m0_agent/write_cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge.out_reset/router.clk_reset</name>
                <end>router/clk_reset</end>
                <start>niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>router.src/cmd_demux.sink</name>
                <end>cmd_demux/sink</end>
                <start>router/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_0.router</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x80000000</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(150) domain(149:148) snoop(147:144) barrier(143:142) ori_burst_size(141:139) response_status(138:137) cache(136:133) protection(132:130) thread_id(129:125) dest_id(124) src_id(123) qos(122:119) begin_burst(118) data_sideband(117:110) addr_sideband(109:102) burst_type(101:100) burst_size(99:97) burstwrap(96:87) byte_cnt(86:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>66</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>124</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>124</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>132</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>130</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>70</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>69</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:1:0x0:0x80000000:read:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>151</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>read</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>19.2.1</version>
            <name>router_001</name>
            <uniqueName>ghrd_hps_system_altera_merlin_router_1921_gqscfma</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/router_001.clk</name>
                <end>router_001/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>niosv_sys_0_axi_bridge_m0_agent.read_cp/router_001.sink</name>
                <end>router_001/sink</end>
                <start>niosv_sys_0_axi_bridge_m0_agent/read_cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge.out_reset/router_001.clk_reset</name>
                <end>router_001/clk_reset</end>
                <start>niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>router_001.src/cmd_demux_001.sink</name>
                <end>cmd_demux_001/sink</end>
                <start>router_001/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_0.router_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_002</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(402) domain(401:400) snoop(399:396) barrier(395:394) ori_burst_size(393:391) response_status(390:389) cache(388:385) protection(384:382) thread_id(381:377) dest_id(376) src_id(375) qos(374:371) begin_burst(370) data_sideband(369:362) addr_sideband(361:354) burst_type(353:352) burst_size(351:349) burstwrap(348:339) byte_cnt(338:325) trans_exclusive(324) trans_lock(323) trans_read(322) trans_write(321) trans_posted(320) trans_compressed_read(319) addr(318:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>318</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>288</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>376</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>376</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>384</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>382</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>322</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>321</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:1:0x0:0x0:write:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>403</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>write</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>19.2.1</version>
            <name>router_002</name>
            <uniqueName>ghrd_hps_system_altera_merlin_router_1921_jkztiga</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>agilex_5_soc_fpga2hps_agent.write_rp/router_002.sink</name>
                <end>router_002/sink</end>
                <start>agilex_5_soc_fpga2hps_agent/write_rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/router_002.clk</name>
                <end>router_002/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge.out_reset/router_002.clk_reset</name>
                <end>router_002/clk_reset</end>
                <start>niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>router_002.src/agilex_5_soc_fpga2hps_wr_rsp_width_adapter.sink</name>
                <end>agilex_5_soc_fpga2hps_wr_rsp_width_adapter/sink</end>
                <start>router_002/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_0.router_002</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_003</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(402) domain(401:400) snoop(399:396) barrier(395:394) ori_burst_size(393:391) response_status(390:389) cache(388:385) protection(384:382) thread_id(381:377) dest_id(376) src_id(375) qos(374:371) begin_burst(370) data_sideband(369:362) addr_sideband(361:354) burst_type(353:352) burst_size(351:349) burstwrap(348:339) byte_cnt(338:325) trans_exclusive(324) trans_lock(323) trans_read(322) trans_write(321) trans_posted(320) trans_compressed_read(319) addr(318:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>318</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>288</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>376</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>376</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>384</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>382</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>322</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>321</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:1:0x0:0x0:read:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>403</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>read</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>19.2.1</version>
            <name>router_003</name>
            <uniqueName>ghrd_hps_system_altera_merlin_router_1921_i2voh3i</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>agilex_5_soc_fpga2hps_agent.read_rp/router_003.sink</name>
                <end>router_003/sink</end>
                <start>agilex_5_soc_fpga2hps_agent/read_rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/router_003.clk</name>
                <end>router_003/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge.out_reset/router_003.clk_reset</name>
                <end>router_003/clk_reset</end>
                <start>niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>router_003.src/agilex_5_soc_fpga2hps_rd_rsp_width_adapter.sink</name>
                <end>agilex_5_soc_fpga2hps_rd_rsp_width_adapter/sink</end>
                <start>router_003/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_0.router_003</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_demux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(150) domain(149:148) snoop(147:144) barrier(143:142) ori_burst_size(141:139) response_status(138:137) cache(136:133) protection(132:130) thread_id(129:125) dest_id(124) src_id(123) qos(122:119) begin_burst(118) data_sideband(117:110) addr_sideband(109:102) burst_type(101:100) burst_size(99:97) burstwrap(96:87) byte_cnt(86:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>151</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>19.2.1</version>
            <name>rsp_demux</name>
            <uniqueName>ghrd_hps_system_altera_merlin_demultiplexer_1921_zrmyr3y</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>agilex_5_soc_fpga2hps_wr_rsp_width_adapter.src/rsp_demux.sink</name>
                <end>rsp_demux/sink</end>
                <start>agilex_5_soc_fpga2hps_wr_rsp_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/rsp_demux.clk</name>
                <end>rsp_demux/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge.out_reset/rsp_demux.clk_reset</name>
                <end>rsp_demux/clk_reset</end>
                <start>niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_demux.src0/rsp_mux.sink0</name>
                <end>rsp_mux/sink0</end>
                <start>rsp_demux/src0</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_0.rsp_demux</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_demux_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(150) domain(149:148) snoop(147:144) barrier(143:142) ori_burst_size(141:139) response_status(138:137) cache(136:133) protection(132:130) thread_id(129:125) dest_id(124) src_id(123) qos(122:119) begin_burst(118) data_sideband(117:110) addr_sideband(109:102) burst_type(101:100) burst_size(99:97) burstwrap(96:87) byte_cnt(86:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>151</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>19.2.1</version>
            <name>rsp_demux_001</name>
            <uniqueName>ghrd_hps_system_altera_merlin_demultiplexer_1921_zrmyr3y</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>agilex_5_soc_fpga2hps_rd_rsp_width_adapter.src/rsp_demux_001.sink</name>
                <end>rsp_demux_001/sink</end>
                <start>agilex_5_soc_fpga2hps_rd_rsp_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/rsp_demux_001.clk</name>
                <end>rsp_demux_001/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge.out_reset/rsp_demux_001.clk_reset</name>
                <end>rsp_demux_001/clk_reset</end>
                <start>niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_demux_001.src0/rsp_mux_001.sink0</name>
                <end>rsp_mux_001/sink0</end>
                <start>rsp_demux_001/src0</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_0.rsp_demux_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_mux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>no-arb</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(150) domain(149:148) snoop(147:144) barrier(143:142) ori_burst_size(141:139) response_status(138:137) cache(136:133) protection(132:130) thread_id(129:125) dest_id(124) src_id(123) qos(122:119) begin_burst(118) data_sideband(117:110) addr_sideband(109:102) burst_type(101:100) burst_size(99:97) burstwrap(96:87) byte_cnt(86:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>71</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>151</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>19.2.1</version>
            <name>rsp_mux</name>
            <uniqueName>ghrd_hps_system_altera_merlin_multiplexer_1921_fmofpey</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/rsp_mux.clk</name>
                <end>rsp_mux/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge.out_reset/rsp_mux.clk_reset</name>
                <end>rsp_mux/clk_reset</end>
                <start>niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_demux.src0/rsp_mux.sink0</name>
                <end>rsp_mux/sink0</end>
                <start>rsp_demux/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_mux.src/niosv_sys_0_axi_bridge_m0_agent.write_rp</name>
                <end>niosv_sys_0_axi_bridge_m0_agent/write_rp</end>
                <start>rsp_mux/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_0.rsp_mux</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_mux_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>no-arb</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(150) domain(149:148) snoop(147:144) barrier(143:142) ori_burst_size(141:139) response_status(138:137) cache(136:133) protection(132:130) thread_id(129:125) dest_id(124) src_id(123) qos(122:119) begin_burst(118) data_sideband(117:110) addr_sideband(109:102) burst_type(101:100) burst_size(99:97) burstwrap(96:87) byte_cnt(86:73) trans_exclusive(72) trans_lock(71) trans_read(70) trans_write(69) trans_posted(68) trans_compressed_read(67) addr(66:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>71</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>151</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>19.2.1</version>
            <name>rsp_mux_001</name>
            <uniqueName>ghrd_hps_system_altera_merlin_multiplexer_1921_fmofpey</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/rsp_mux_001.clk</name>
                <end>rsp_mux_001/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge.out_reset/rsp_mux_001.clk_reset</name>
                <end>rsp_mux_001/clk_reset</end>
                <start>niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_demux_001.src0/rsp_mux_001.sink0</name>
                <end>rsp_mux_001/sink0</end>
                <start>rsp_demux_001/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_mux_001.src/niosv_sys_0_axi_bridge_m0_agent.read_rp</name>
                <end>niosv_sys_0_axi_bridge_m0_agent/read_rp</end>
                <start>rsp_mux_001/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_0.rsp_mux_001</path>
          </instanceData>
          <children></children>
        </node>
      </children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">mm_interconnect_1</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>COMPOSE_CONTENTS</name>
            <value>add_instance {f2sdram_only_master_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {f2sdram_only_master_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {f2sdram_only_master_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {f2sdram_only_master_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {f2sdram_only_master_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {f2sdram_only_master_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {f2sdram_only_master_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {f2sdram_only_master_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {f2sdram_only_master_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {f2sdram_only_master_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {f2sdram_only_master_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {f2sdram_only_master_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {f2sdram_only_master_master_translator} {USE_READDATA} {1};set_instance_parameter_value {f2sdram_only_master_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {f2sdram_only_master_master_translator} {USE_READ} {1};set_instance_parameter_value {f2sdram_only_master_master_translator} {USE_WRITE} {1};set_instance_parameter_value {f2sdram_only_master_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {f2sdram_only_master_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {f2sdram_only_master_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {f2sdram_only_master_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {f2sdram_only_master_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {f2sdram_only_master_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {f2sdram_only_master_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {f2sdram_only_master_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {f2sdram_only_master_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {f2sdram_only_master_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {f2sdram_only_master_master_translator} {USE_LOCK} {0};set_instance_parameter_value {f2sdram_only_master_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {f2sdram_only_master_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {f2sdram_only_master_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {f2sdram_only_master_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {f2sdram_only_master_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {f2sdram_only_master_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {f2sdram_only_master_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {f2sdram_only_master_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {f2sdram_only_master_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {f2sdram_only_master_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {f2sdram_only_master_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {f2sdram_only_master_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {f2sdram_only_master_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {f2sdram_only_master_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {f2sdram_only_master_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {f2sdram_only_master_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {f2sdram_only_master_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {f2sdram_only_master_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {f2sdram_only_master_master_translator} {SYNC_RESET} {1};set_instance_parameter_value {f2sdram_only_master_master_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {f2sdram_only_master_master_translator} {USE_OUTPUTENABLE} {0};add_instance {agilex_5_soc_f2sdram_translator} {altera_merlin_axi_translator};set_instance_parameter_value {agilex_5_soc_f2sdram_translator} {USE_S0_AWID} {1};set_instance_parameter_value {agilex_5_soc_f2sdram_translator} {USE_S0_AWREGION} {1};set_instance_parameter_value {agilex_5_soc_f2sdram_translator} {USE_M0_AWREGION} {1};set_instance_parameter_value {agilex_5_soc_f2sdram_translator} {USE_S0_AWLEN} {1};set_instance_parameter_value {agilex_5_soc_f2sdram_translator} {USE_S0_AWSIZE} {1};set_instance_parameter_value {agilex_5_soc_f2sdram_translator} {USE_S0_AWBURST} {1};set_instance_parameter_value {agilex_5_soc_f2sdram_translator} {USE_S0_AWLOCK} {1};set_instance_parameter_value {agilex_5_soc_f2sdram_translator} {USE_M0_AWLOCK} {1};set_instance_parameter_value {agilex_5_soc_f2sdram_translator} {USE_S0_AWCACHE} {1};set_instance_parameter_value {agilex_5_soc_f2sdram_translator} {USE_M0_AWCACHE} {1};set_instance_parameter_value {agilex_5_soc_f2sdram_translator} {USE_M0_AWPROT} {1};set_instance_parameter_value {agilex_5_soc_f2sdram_translator} {USE_S0_AWQOS} {1};set_instance_parameter_value {agilex_5_soc_f2sdram_translator} {USE_M0_AWQOS} {1};set_instance_parameter_value {agilex_5_soc_f2sdram_translator} {USE_S0_WSTRB} {1};set_instance_parameter_value {agilex_5_soc_f2sdram_translator} {USE_M0_WLAST} {1};set_instance_parameter_value {agilex_5_soc_f2sdram_translator} {USE_S0_BID} {1};set_instance_parameter_value {agilex_5_soc_f2sdram_translator} {USE_S0_BRESP} {1};set_instance_parameter_value {agilex_5_soc_f2sdram_translator} {USE_M0_BRESP} {1};set_instance_parameter_value {agilex_5_soc_f2sdram_translator} {USE_S0_ARID} {1};set_instance_parameter_value {agilex_5_soc_f2sdram_translator} {USE_S0_ARREGION} {1};set_instance_parameter_value {agilex_5_soc_f2sdram_translator} {USE_M0_ARREGION} {1};set_instance_parameter_value {agilex_5_soc_f2sdram_translator} {USE_S0_ARLEN} {1};set_instance_parameter_value {agilex_5_soc_f2sdram_translator} {USE_S0_ARSIZE} {1};set_instance_parameter_value {agilex_5_soc_f2sdram_translator} {USE_S0_ARBURST} {1};set_instance_parameter_value {agilex_5_soc_f2sdram_translator} {USE_S0_ARLOCK} {1};set_instance_parameter_value {agilex_5_soc_f2sdram_translator} {USE_M0_ARLOCK} {1};set_instance_parameter_value {agilex_5_soc_f2sdram_translator} {USE_M0_ARCACHE} {1};set_instance_parameter_value {agilex_5_soc_f2sdram_translator} {USE_M0_ARQOS} {1};set_instance_parameter_value {agilex_5_soc_f2sdram_translator} {USE_M0_ARPROT} {1};set_instance_parameter_value {agilex_5_soc_f2sdram_translator} {USE_S0_ARCACHE} {1};set_instance_parameter_value {agilex_5_soc_f2sdram_translator} {USE_S0_ARQOS} {1};set_instance_parameter_value {agilex_5_soc_f2sdram_translator} {USE_S0_RID} {1};set_instance_parameter_value {agilex_5_soc_f2sdram_translator} {USE_S0_RRESP} {1};set_instance_parameter_value {agilex_5_soc_f2sdram_translator} {USE_M0_RRESP} {1};set_instance_parameter_value {agilex_5_soc_f2sdram_translator} {USE_S0_RLAST} {1};set_instance_parameter_value {agilex_5_soc_f2sdram_translator} {M0_ID_WIDTH} {5};set_instance_parameter_value {agilex_5_soc_f2sdram_translator} {DATA_WIDTH} {64};set_instance_parameter_value {agilex_5_soc_f2sdram_translator} {S0_ID_WIDTH} {5};set_instance_parameter_value {agilex_5_soc_f2sdram_translator} {M0_ADDR_WIDTH} {32};set_instance_parameter_value {agilex_5_soc_f2sdram_translator} {S0_WRITE_ADDR_USER_WIDTH} {8};set_instance_parameter_value {agilex_5_soc_f2sdram_translator} {S0_READ_ADDR_USER_WIDTH} {8};set_instance_parameter_value {agilex_5_soc_f2sdram_translator} {M0_WRITE_ADDR_USER_WIDTH} {8};set_instance_parameter_value {agilex_5_soc_f2sdram_translator} {M0_READ_ADDR_USER_WIDTH} {8};set_instance_parameter_value {agilex_5_soc_f2sdram_translator} {S0_WRITE_DATA_USER_WIDTH} {8};set_instance_parameter_value {agilex_5_soc_f2sdram_translator} {S0_WRITE_RESPONSE_DATA_USER_WIDTH} {8};set_instance_parameter_value {agilex_5_soc_f2sdram_translator} {S0_READ_DATA_USER_WIDTH} {8};set_instance_parameter_value {agilex_5_soc_f2sdram_translator} {M0_WRITE_DATA_USER_WIDTH} {8};set_instance_parameter_value {agilex_5_soc_f2sdram_translator} {M0_WRITE_RESPONSE_DATA_USER_WIDTH} {8};set_instance_parameter_value {agilex_5_soc_f2sdram_translator} {M0_READ_DATA_USER_WIDTH} {8};set_instance_parameter_value {agilex_5_soc_f2sdram_translator} {S0_ADDR_WIDTH} {32};set_instance_parameter_value {agilex_5_soc_f2sdram_translator} {USE_S0_AWUSER} {1};set_instance_parameter_value {agilex_5_soc_f2sdram_translator} {USE_S0_ARUSER} {1};set_instance_parameter_value {agilex_5_soc_f2sdram_translator} {USE_S0_WUSER} {1};set_instance_parameter_value {agilex_5_soc_f2sdram_translator} {USE_S0_RUSER} {1};set_instance_parameter_value {agilex_5_soc_f2sdram_translator} {USE_S0_BUSER} {1};set_instance_parameter_value {agilex_5_soc_f2sdram_translator} {USE_M0_AWUSER} {1};set_instance_parameter_value {agilex_5_soc_f2sdram_translator} {USE_M0_ARUSER} {1};set_instance_parameter_value {agilex_5_soc_f2sdram_translator} {USE_M0_WUSER} {1};set_instance_parameter_value {agilex_5_soc_f2sdram_translator} {USE_M0_RUSER} {1};set_instance_parameter_value {agilex_5_soc_f2sdram_translator} {USE_M0_BUSER} {1};set_instance_parameter_value {agilex_5_soc_f2sdram_translator} {M0_AXI_VERSION} {AXI4};set_instance_parameter_value {agilex_5_soc_f2sdram_translator} {S0_AXI_VERSION} {AXI4};set_instance_parameter_value {agilex_5_soc_f2sdram_translator} {WRITE_ISSUING_CAPABILITY} {16};set_instance_parameter_value {agilex_5_soc_f2sdram_translator} {READ_ISSUING_CAPABILITY} {16};set_instance_parameter_value {agilex_5_soc_f2sdram_translator} {COMBINED_ISSUING_CAPABILITY} {16};set_instance_parameter_value {agilex_5_soc_f2sdram_translator} {WRITE_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {agilex_5_soc_f2sdram_translator} {READ_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {agilex_5_soc_f2sdram_translator} {COMBINED_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {agilex_5_soc_f2sdram_translator} {READ_DATA_REORDERING_DEPTH} {1};set_instance_parameter_value {agilex_5_soc_f2sdram_translator} {ACE_LITE_SUPPORT} {0};set_instance_parameter_value {agilex_5_soc_f2sdram_translator} {SYNC_RESET} {1};add_instance {video_sys_0_hdmi_dmac_master_agent} {altera_merlin_axi_master_ni};set_instance_parameter_value {video_sys_0_hdmi_dmac_master_agent} {ID_WIDTH} {1};set_instance_parameter_value {video_sys_0_hdmi_dmac_master_agent} {ADDR_WIDTH} {32};set_instance_parameter_value {video_sys_0_hdmi_dmac_master_agent} {RDATA_WIDTH} {64};set_instance_parameter_value {video_sys_0_hdmi_dmac_master_agent} {WDATA_WIDTH} {64};set_instance_parameter_value {video_sys_0_hdmi_dmac_master_agent} {ADDR_USER_WIDTH} {1};set_instance_parameter_value {video_sys_0_hdmi_dmac_master_agent} {DATA_USER_WIDTH} {1};set_instance_parameter_value {video_sys_0_hdmi_dmac_master_agent} {USE_ADDR_USER} {0};set_instance_parameter_value {video_sys_0_hdmi_dmac_master_agent} {AXI_VERSION} {AXI3};set_instance_parameter_value {video_sys_0_hdmi_dmac_master_agent} {ACE_LITE_SUPPORT} {0};set_instance_parameter_value {video_sys_0_hdmi_dmac_master_agent} {WRITE_ISSUING_CAPABILITY} {1};set_instance_parameter_value {video_sys_0_hdmi_dmac_master_agent} {READ_ISSUING_CAPABILITY} {8};set_instance_parameter_value {video_sys_0_hdmi_dmac_master_agent} {PKT_BEGIN_BURST} {151};set_instance_parameter_value {video_sys_0_hdmi_dmac_master_agent} {PKT_CACHE_H} {165};set_instance_parameter_value {video_sys_0_hdmi_dmac_master_agent} {PKT_CACHE_L} {162};set_instance_parameter_value {video_sys_0_hdmi_dmac_master_agent} {PKT_ADDR_SIDEBAND_H} {142};set_instance_parameter_value {video_sys_0_hdmi_dmac_master_agent} {PKT_ADDR_SIDEBAND_L} {135};set_instance_parameter_value {video_sys_0_hdmi_dmac_master_agent} {PKT_PROTECTION_H} {161};set_instance_parameter_value {video_sys_0_hdmi_dmac_master_agent} {PKT_PROTECTION_L} {159};set_instance_parameter_value {video_sys_0_hdmi_dmac_master_agent} {PKT_BURST_SIZE_H} {132};set_instance_parameter_value {video_sys_0_hdmi_dmac_master_agent} {PKT_BURST_SIZE_L} {130};set_instance_parameter_value {video_sys_0_hdmi_dmac_master_agent} {PKT_BURST_TYPE_H} {134};set_instance_parameter_value {video_sys_0_hdmi_dmac_master_agent} {PKT_BURST_TYPE_L} {133};set_instance_parameter_value {video_sys_0_hdmi_dmac_master_agent} {PKT_RESPONSE_STATUS_L} {166};set_instance_parameter_value {video_sys_0_hdmi_dmac_master_agent} {PKT_RESPONSE_STATUS_H} {167};set_instance_parameter_value {video_sys_0_hdmi_dmac_master_agent} {PKT_BURSTWRAP_H} {129};set_instance_parameter_value {video_sys_0_hdmi_dmac_master_agent} {PKT_BURSTWRAP_L} {122};set_instance_parameter_value {video_sys_0_hdmi_dmac_master_agent} {PKT_BYTE_CNT_H} {121};set_instance_parameter_value {video_sys_0_hdmi_dmac_master_agent} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {video_sys_0_hdmi_dmac_master_agent} {PKT_ADDR_H} {103};set_instance_parameter_value {video_sys_0_hdmi_dmac_master_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {video_sys_0_hdmi_dmac_master_agent} {PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {video_sys_0_hdmi_dmac_master_agent} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {video_sys_0_hdmi_dmac_master_agent} {PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {video_sys_0_hdmi_dmac_master_agent} {PKT_TRANS_POSTED} {105};set_instance_parameter_value {video_sys_0_hdmi_dmac_master_agent} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {video_sys_0_hdmi_dmac_master_agent} {PKT_TRANS_READ} {107};set_instance_parameter_value {video_sys_0_hdmi_dmac_master_agent} {PKT_DATA_H} {63};set_instance_parameter_value {video_sys_0_hdmi_dmac_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {video_sys_0_hdmi_dmac_master_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {video_sys_0_hdmi_dmac_master_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {video_sys_0_hdmi_dmac_master_agent} {PKT_SRC_ID_H} {156};set_instance_parameter_value {video_sys_0_hdmi_dmac_master_agent} {PKT_SRC_ID_L} {156};set_instance_parameter_value {video_sys_0_hdmi_dmac_master_agent} {PKT_DEST_ID_H} {157};set_instance_parameter_value {video_sys_0_hdmi_dmac_master_agent} {PKT_DEST_ID_L} {157};set_instance_parameter_value {video_sys_0_hdmi_dmac_master_agent} {PKT_THREAD_ID_H} {158};set_instance_parameter_value {video_sys_0_hdmi_dmac_master_agent} {PKT_THREAD_ID_L} {158};set_instance_parameter_value {video_sys_0_hdmi_dmac_master_agent} {PKT_QOS_L} {152};set_instance_parameter_value {video_sys_0_hdmi_dmac_master_agent} {PKT_QOS_H} {155};set_instance_parameter_value {video_sys_0_hdmi_dmac_master_agent} {PKT_ORI_BURST_SIZE_L} {168};set_instance_parameter_value {video_sys_0_hdmi_dmac_master_agent} {PKT_ORI_BURST_SIZE_H} {170};set_instance_parameter_value {video_sys_0_hdmi_dmac_master_agent} {PKT_DATA_SIDEBAND_H} {150};set_instance_parameter_value {video_sys_0_hdmi_dmac_master_agent} {PKT_DATA_SIDEBAND_L} {143};set_instance_parameter_value {video_sys_0_hdmi_dmac_master_agent} {PKT_DOMAIN_H} {178};set_instance_parameter_value {video_sys_0_hdmi_dmac_master_agent} {PKT_DOMAIN_L} {177};set_instance_parameter_value {video_sys_0_hdmi_dmac_master_agent} {PKT_SNOOP_H} {176};set_instance_parameter_value {video_sys_0_hdmi_dmac_master_agent} {PKT_SNOOP_L} {173};set_instance_parameter_value {video_sys_0_hdmi_dmac_master_agent} {PKT_BARRIER_H} {172};set_instance_parameter_value {video_sys_0_hdmi_dmac_master_agent} {PKT_BARRIER_L} {171};set_instance_parameter_value {video_sys_0_hdmi_dmac_master_agent} {PKT_WUNIQUE} {179};set_instance_parameter_value {video_sys_0_hdmi_dmac_master_agent} {ST_DATA_W} {180};set_instance_parameter_value {video_sys_0_hdmi_dmac_master_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {video_sys_0_hdmi_dmac_master_agent} {ID} {1};set_instance_parameter_value {video_sys_0_hdmi_dmac_master_agent} {ADDR_MAP} {&lt;?xml version="1.0" encoding="UTF-8"?&gt;
&lt;address_map&gt;
 &lt;slave
   id="0"
   name="agilex_5_soc_f2sdram_translator.s0"
   start="0x0000000000000000"
   end="0x00000000100000000"
   responds="1"
   user_default="0" /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {video_sys_0_hdmi_dmac_master_agent} {MERLIN_PACKET_FORMAT} {wunique(179) domain(178:177) snoop(176:173) barrier(172:171) ori_burst_size(170:168) response_status(167:166) cache(165:162) protection(161:159) thread_id(158) dest_id(157) src_id(156) qos(155:152) begin_burst(151) data_sideband(150:143) addr_sideband(142:135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {video_sys_0_hdmi_dmac_master_agent} {SYNC_RESET} {1};add_instance {f2sdram_only_master_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {f2sdram_only_master_master_agent} {PKT_WUNIQUE} {143};set_instance_parameter_value {f2sdram_only_master_master_agent} {PKT_DOMAIN_H} {142};set_instance_parameter_value {f2sdram_only_master_master_agent} {PKT_DOMAIN_L} {141};set_instance_parameter_value {f2sdram_only_master_master_agent} {PKT_SNOOP_H} {140};set_instance_parameter_value {f2sdram_only_master_master_agent} {PKT_SNOOP_L} {137};set_instance_parameter_value {f2sdram_only_master_master_agent} {PKT_BARRIER_H} {136};set_instance_parameter_value {f2sdram_only_master_master_agent} {PKT_BARRIER_L} {135};set_instance_parameter_value {f2sdram_only_master_master_agent} {PKT_ORI_BURST_SIZE_H} {134};set_instance_parameter_value {f2sdram_only_master_master_agent} {PKT_ORI_BURST_SIZE_L} {132};set_instance_parameter_value {f2sdram_only_master_master_agent} {PKT_RESPONSE_STATUS_H} {131};set_instance_parameter_value {f2sdram_only_master_master_agent} {PKT_RESPONSE_STATUS_L} {130};set_instance_parameter_value {f2sdram_only_master_master_agent} {PKT_QOS_H} {119};set_instance_parameter_value {f2sdram_only_master_master_agent} {PKT_QOS_L} {116};set_instance_parameter_value {f2sdram_only_master_master_agent} {PKT_DATA_SIDEBAND_H} {114};set_instance_parameter_value {f2sdram_only_master_master_agent} {PKT_DATA_SIDEBAND_L} {107};set_instance_parameter_value {f2sdram_only_master_master_agent} {PKT_ADDR_SIDEBAND_H} {106};set_instance_parameter_value {f2sdram_only_master_master_agent} {PKT_ADDR_SIDEBAND_L} {99};set_instance_parameter_value {f2sdram_only_master_master_agent} {PKT_BURST_TYPE_H} {98};set_instance_parameter_value {f2sdram_only_master_master_agent} {PKT_BURST_TYPE_L} {97};set_instance_parameter_value {f2sdram_only_master_master_agent} {PKT_CACHE_H} {129};set_instance_parameter_value {f2sdram_only_master_master_agent} {PKT_CACHE_L} {126};set_instance_parameter_value {f2sdram_only_master_master_agent} {PKT_THREAD_ID_H} {122};set_instance_parameter_value {f2sdram_only_master_master_agent} {PKT_THREAD_ID_L} {122};set_instance_parameter_value {f2sdram_only_master_master_agent} {PKT_BURST_SIZE_H} {96};set_instance_parameter_value {f2sdram_only_master_master_agent} {PKT_BURST_SIZE_L} {94};set_instance_parameter_value {f2sdram_only_master_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {f2sdram_only_master_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {f2sdram_only_master_master_agent} {PKT_BEGIN_BURST} {115};set_instance_parameter_value {f2sdram_only_master_master_agent} {PKT_PROTECTION_H} {125};set_instance_parameter_value {f2sdram_only_master_master_agent} {PKT_PROTECTION_L} {123};set_instance_parameter_value {f2sdram_only_master_master_agent} {PKT_BURSTWRAP_H} {93};set_instance_parameter_value {f2sdram_only_master_master_agent} {PKT_BURSTWRAP_L} {86};set_instance_parameter_value {f2sdram_only_master_master_agent} {PKT_BYTE_CNT_H} {85};set_instance_parameter_value {f2sdram_only_master_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {f2sdram_only_master_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {f2sdram_only_master_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {f2sdram_only_master_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {f2sdram_only_master_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {f2sdram_only_master_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {f2sdram_only_master_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {f2sdram_only_master_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {f2sdram_only_master_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {f2sdram_only_master_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {f2sdram_only_master_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {f2sdram_only_master_master_agent} {PKT_SRC_ID_H} {120};set_instance_parameter_value {f2sdram_only_master_master_agent} {PKT_SRC_ID_L} {120};set_instance_parameter_value {f2sdram_only_master_master_agent} {PKT_DEST_ID_H} {121};set_instance_parameter_value {f2sdram_only_master_master_agent} {PKT_DEST_ID_L} {121};set_instance_parameter_value {f2sdram_only_master_master_agent} {ST_DATA_W} {144};set_instance_parameter_value {f2sdram_only_master_master_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {f2sdram_only_master_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {f2sdram_only_master_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {f2sdram_only_master_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {f2sdram_only_master_master_agent} {MERLIN_PACKET_FORMAT} {wunique(143) domain(142:141) snoop(140:137) barrier(136:135) ori_burst_size(134:132) response_status(131:130) cache(129:126) protection(125:123) thread_id(122) dest_id(121) src_id(120) qos(119:116) begin_burst(115) data_sideband(114:107) addr_sideband(106:99) burst_type(98:97) burst_size(96:94) burstwrap(93:86) byte_cnt(85:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {f2sdram_only_master_master_agent} {ADDR_MAP} {&lt;?xml version="1.0" encoding="UTF-8"?&gt;
&lt;address_map&gt;
 &lt;slave
   id="0"
   name="agilex_5_soc_f2sdram_translator.s0"
   start="0x0000000000000000"
   end="0x00000000100000000"
   responds="1"
   user_default="0" /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {f2sdram_only_master_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {f2sdram_only_master_master_agent} {ID} {0};set_instance_parameter_value {f2sdram_only_master_master_agent} {BURSTWRAP_VALUE} {255};set_instance_parameter_value {f2sdram_only_master_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {f2sdram_only_master_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {f2sdram_only_master_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {f2sdram_only_master_master_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {f2sdram_only_master_master_agent} {DOMAIN_VALUE} {3};set_instance_parameter_value {f2sdram_only_master_master_agent} {BARRIER_VALUE} {0};set_instance_parameter_value {f2sdram_only_master_master_agent} {SNOOP_VALUE} {0};set_instance_parameter_value {f2sdram_only_master_master_agent} {WUNIQUE_VALUE} {0};set_instance_parameter_value {f2sdram_only_master_master_agent} {SYNC_RESET} {1};add_instance {agilex_5_soc_f2sdram_agent} {altera_merlin_axi_slave_ni};set_instance_parameter_value {agilex_5_soc_f2sdram_agent} {PKT_QOS_H} {155};set_instance_parameter_value {agilex_5_soc_f2sdram_agent} {PKT_QOS_L} {152};set_instance_parameter_value {agilex_5_soc_f2sdram_agent} {PKT_THREAD_ID_H} {158};set_instance_parameter_value {agilex_5_soc_f2sdram_agent} {PKT_THREAD_ID_L} {158};set_instance_parameter_value {agilex_5_soc_f2sdram_agent} {PKT_RESPONSE_STATUS_H} {167};set_instance_parameter_value {agilex_5_soc_f2sdram_agent} {PKT_RESPONSE_STATUS_L} {166};set_instance_parameter_value {agilex_5_soc_f2sdram_agent} {PKT_BEGIN_BURST} {151};set_instance_parameter_value {agilex_5_soc_f2sdram_agent} {PKT_CACHE_H} {165};set_instance_parameter_value {agilex_5_soc_f2sdram_agent} {PKT_CACHE_L} {162};set_instance_parameter_value {agilex_5_soc_f2sdram_agent} {PKT_DATA_SIDEBAND_H} {150};set_instance_parameter_value {agilex_5_soc_f2sdram_agent} {PKT_DATA_SIDEBAND_L} {143};set_instance_parameter_value {agilex_5_soc_f2sdram_agent} {PKT_ADDR_SIDEBAND_H} {142};set_instance_parameter_value {agilex_5_soc_f2sdram_agent} {PKT_ADDR_SIDEBAND_L} {135};set_instance_parameter_value {agilex_5_soc_f2sdram_agent} {PKT_BURST_TYPE_H} {134};set_instance_parameter_value {agilex_5_soc_f2sdram_agent} {PKT_BURST_TYPE_L} {133};set_instance_parameter_value {agilex_5_soc_f2sdram_agent} {PKT_PROTECTION_H} {161};set_instance_parameter_value {agilex_5_soc_f2sdram_agent} {PKT_PROTECTION_L} {159};set_instance_parameter_value {agilex_5_soc_f2sdram_agent} {PKT_BURST_SIZE_H} {132};set_instance_parameter_value {agilex_5_soc_f2sdram_agent} {PKT_BURST_SIZE_L} {130};set_instance_parameter_value {agilex_5_soc_f2sdram_agent} {PKT_BURSTWRAP_H} {129};set_instance_parameter_value {agilex_5_soc_f2sdram_agent} {PKT_BURSTWRAP_L} {122};set_instance_parameter_value {agilex_5_soc_f2sdram_agent} {PKT_BYTE_CNT_H} {121};set_instance_parameter_value {agilex_5_soc_f2sdram_agent} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {agilex_5_soc_f2sdram_agent} {PKT_ADDR_H} {103};set_instance_parameter_value {agilex_5_soc_f2sdram_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {agilex_5_soc_f2sdram_agent} {PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {agilex_5_soc_f2sdram_agent} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {agilex_5_soc_f2sdram_agent} {PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {agilex_5_soc_f2sdram_agent} {PKT_TRANS_POSTED} {105};set_instance_parameter_value {agilex_5_soc_f2sdram_agent} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {agilex_5_soc_f2sdram_agent} {PKT_TRANS_READ} {107};set_instance_parameter_value {agilex_5_soc_f2sdram_agent} {PKT_DATA_H} {63};set_instance_parameter_value {agilex_5_soc_f2sdram_agent} {PKT_DATA_L} {0};set_instance_parameter_value {agilex_5_soc_f2sdram_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {agilex_5_soc_f2sdram_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {agilex_5_soc_f2sdram_agent} {PKT_SRC_ID_H} {156};set_instance_parameter_value {agilex_5_soc_f2sdram_agent} {PKT_SRC_ID_L} {156};set_instance_parameter_value {agilex_5_soc_f2sdram_agent} {PKT_DEST_ID_H} {157};set_instance_parameter_value {agilex_5_soc_f2sdram_agent} {PKT_DEST_ID_L} {157};set_instance_parameter_value {agilex_5_soc_f2sdram_agent} {PKT_ORI_BURST_SIZE_L} {168};set_instance_parameter_value {agilex_5_soc_f2sdram_agent} {PKT_ORI_BURST_SIZE_H} {170};set_instance_parameter_value {agilex_5_soc_f2sdram_agent} {PKT_DOMAIN_L} {177};set_instance_parameter_value {agilex_5_soc_f2sdram_agent} {PKT_DOMAIN_H} {178};set_instance_parameter_value {agilex_5_soc_f2sdram_agent} {PKT_SNOOP_L} {173};set_instance_parameter_value {agilex_5_soc_f2sdram_agent} {PKT_SNOOP_H} {176};set_instance_parameter_value {agilex_5_soc_f2sdram_agent} {PKT_BARRIER_L} {171};set_instance_parameter_value {agilex_5_soc_f2sdram_agent} {PKT_BARRIER_H} {172};set_instance_parameter_value {agilex_5_soc_f2sdram_agent} {PKT_WUNIQUE} {179};set_instance_parameter_value {agilex_5_soc_f2sdram_agent} {ADDR_USER_WIDTH} {8};set_instance_parameter_value {agilex_5_soc_f2sdram_agent} {DATA_USER_WIDTH} {8};set_instance_parameter_value {agilex_5_soc_f2sdram_agent} {ST_DATA_W} {180};set_instance_parameter_value {agilex_5_soc_f2sdram_agent} {ADDR_WIDTH} {32};set_instance_parameter_value {agilex_5_soc_f2sdram_agent} {RDATA_WIDTH} {64};set_instance_parameter_value {agilex_5_soc_f2sdram_agent} {WDATA_WIDTH} {64};set_instance_parameter_value {agilex_5_soc_f2sdram_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {agilex_5_soc_f2sdram_agent} {AXI_SLAVE_ID_W} {5};set_instance_parameter_value {agilex_5_soc_f2sdram_agent} {ACE_LITE_SUPPORT} {0};set_instance_parameter_value {agilex_5_soc_f2sdram_agent} {PASS_ID_TO_SLAVE} {1};set_instance_parameter_value {agilex_5_soc_f2sdram_agent} {AXI_VERSION} {AXI4};set_instance_parameter_value {agilex_5_soc_f2sdram_agent} {WRITE_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {agilex_5_soc_f2sdram_agent} {READ_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {agilex_5_soc_f2sdram_agent} {ID} {0};set_instance_parameter_value {agilex_5_soc_f2sdram_agent} {MERLIN_PACKET_FORMAT} {wunique(179) domain(178:177) snoop(176:173) barrier(172:171) ori_burst_size(170:168) response_status(167:166) cache(165:162) protection(161:159) thread_id(158) dest_id(157) src_id(156) qos(155:152) begin_burst(151) data_sideband(150:143) addr_sideband(142:135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {agilex_5_soc_f2sdram_agent} {USE_ADDR_USER} {1};set_instance_parameter_value {agilex_5_soc_f2sdram_agent} {USE_DATA_USER} {1};set_instance_parameter_value {agilex_5_soc_f2sdram_agent} {SYNC_RESET} {1};set_instance_parameter_value {agilex_5_soc_f2sdram_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {agilex_5_soc_f2sdram_agent} {ENABLE_OOO} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {write };set_instance_parameter_value {router} {START_ADDRESS} {0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x100000000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {103};set_instance_parameter_value {router} {PKT_ADDR_L} {72};set_instance_parameter_value {router} {PKT_PROTECTION_H} {161};set_instance_parameter_value {router} {PKT_PROTECTION_L} {159};set_instance_parameter_value {router} {PKT_DEST_ID_H} {157};set_instance_parameter_value {router} {PKT_DEST_ID_L} {157};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {router} {PKT_TRANS_READ} {107};set_instance_parameter_value {router} {ST_DATA_W} {180};set_instance_parameter_value {router} {ST_CHANNEL_W} {3};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {wunique(179) domain(178:177) snoop(176:173) barrier(172:171) ori_burst_size(170:168) response_status(167:166) cache(165:162) protection(161:159) thread_id(158) dest_id(157) src_id(156) qos(155:152) begin_burst(151) data_sideband(150:143) addr_sideband(142:135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router} {SYNC_RESET} {1};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {read };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x100000000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {103};set_instance_parameter_value {router_001} {PKT_ADDR_L} {72};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {161};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {159};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {157};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {157};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {107};set_instance_parameter_value {router_001} {ST_DATA_W} {180};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {wunique(179) domain(178:177) snoop(176:173) barrier(172:171) ori_burst_size(170:168) response_status(167:166) cache(165:162) protection(161:159) thread_id(158) dest_id(157) src_id(156) qos(155:152) begin_burst(151) data_sideband(150:143) addr_sideband(142:135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_001} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_001} {SYNC_RESET} {1};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {write read };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x100000000 0x100000000 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {67};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {125};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {123};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {121};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {121};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_002} {ST_DATA_W} {144};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_002} {DECODER_TYPE} {0};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {wunique(143) domain(142:141) snoop(140:137) barrier(136:135) ori_burst_size(134:132) response_status(131:130) cache(129:126) protection(125:123) thread_id(122) dest_id(121) src_id(120) qos(119:116) begin_burst(115) data_sideband(114:107) addr_sideband(106:99) burst_type(98:97) burst_size(96:94) burstwrap(93:86) byte_cnt(85:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_002} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_002} {SYNC_RESET} {1};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {1 0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {write both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {103};set_instance_parameter_value {router_003} {PKT_ADDR_L} {72};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {161};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {159};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {157};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {157};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {107};set_instance_parameter_value {router_003} {ST_DATA_W} {180};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {wunique(179) domain(178:177) snoop(176:173) barrier(172:171) ori_burst_size(170:168) response_status(167:166) cache(165:162) protection(161:159) thread_id(158) dest_id(157) src_id(156) qos(155:152) begin_burst(151) data_sideband(150:143) addr_sideband(142:135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_003} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_003} {SYNC_RESET} {1};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {1 0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {read both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {103};set_instance_parameter_value {router_004} {PKT_ADDR_L} {72};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {161};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {159};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {157};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {157};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {107};set_instance_parameter_value {router_004} {ST_DATA_W} {180};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {wunique(179) domain(178:177) snoop(176:173) barrier(172:171) ori_burst_size(170:168) response_status(167:166) cache(165:162) protection(161:159) thread_id(158) dest_id(157) src_id(156) qos(155:152) begin_burst(151) data_sideband(150:143) addr_sideband(142:135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_004} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_004} {SYNC_RESET} {1};add_instance {f2sdram_only_master_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {f2sdram_only_master_master_limiter} {SYNC_RESET} {1};set_instance_parameter_value {f2sdram_only_master_master_limiter} {PKT_DEST_ID_H} {121};set_instance_parameter_value {f2sdram_only_master_master_limiter} {PKT_DEST_ID_L} {121};set_instance_parameter_value {f2sdram_only_master_master_limiter} {PKT_SRC_ID_H} {120};set_instance_parameter_value {f2sdram_only_master_master_limiter} {PKT_SRC_ID_L} {120};set_instance_parameter_value {f2sdram_only_master_master_limiter} {PKT_BYTE_CNT_H} {85};set_instance_parameter_value {f2sdram_only_master_master_limiter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {f2sdram_only_master_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {f2sdram_only_master_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {f2sdram_only_master_master_limiter} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {f2sdram_only_master_master_limiter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {f2sdram_only_master_master_limiter} {PKT_THREAD_ID_H} {122};set_instance_parameter_value {f2sdram_only_master_master_limiter} {PKT_THREAD_ID_L} {122};set_instance_parameter_value {f2sdram_only_master_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {f2sdram_only_master_master_limiter} {MAX_OUTSTANDING_RESPONSES} {2};set_instance_parameter_value {f2sdram_only_master_master_limiter} {PIPELINED} {0};set_instance_parameter_value {f2sdram_only_master_master_limiter} {ST_DATA_W} {144};set_instance_parameter_value {f2sdram_only_master_master_limiter} {ST_CHANNEL_W} {3};set_instance_parameter_value {f2sdram_only_master_master_limiter} {VALID_WIDTH} {1};set_instance_parameter_value {f2sdram_only_master_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {f2sdram_only_master_master_limiter} {PREVENT_HAZARDS} {1};set_instance_parameter_value {f2sdram_only_master_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {f2sdram_only_master_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {f2sdram_only_master_master_limiter} {MERLIN_PACKET_FORMAT} {wunique(143) domain(142:141) snoop(140:137) barrier(136:135) ori_burst_size(134:132) response_status(131:130) cache(129:126) protection(125:123) thread_id(122) dest_id(121) src_id(120) qos(119:116) begin_burst(115) data_sideband(114:107) addr_sideband(106:99) burst_type(98:97) burst_size(96:94) burstwrap(93:86) byte_cnt(85:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {f2sdram_only_master_master_limiter} {REORDER} {0};set_instance_parameter_value {f2sdram_only_master_master_limiter} {ENABLE_CONCURRENT_SUBORDINATE_ACCESS} {0};set_instance_parameter_value {f2sdram_only_master_master_limiter} {NO_REPEATED_IDS_BETWEEN_SUBORDINATES} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {180};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {wunique(179) domain(178:177) snoop(176:173) barrier(172:171) ori_burst_size(170:168) response_status(167:166) cache(165:162) protection(161:159) thread_id(158) dest_id(157) src_id(156) qos(155:152) begin_burst(151) data_sideband(150:143) addr_sideband(142:135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {cmd_demux} {SYNC_RESET} {1};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {180};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {wunique(179) domain(178:177) snoop(176:173) barrier(172:171) ori_burst_size(170:168) response_status(167:166) cache(165:162) protection(161:159) thread_id(158) dest_id(157) src_id(156) qos(155:152) begin_burst(151) data_sideband(150:143) addr_sideband(142:135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {cmd_demux_001} {SYNC_RESET} {1};add_instance {cmd_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_002} {ST_DATA_W} {180};set_instance_parameter_value {cmd_demux_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_demux_002} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_002} {MERLIN_PACKET_FORMAT} {wunique(179) domain(178:177) snoop(176:173) barrier(172:171) ori_burst_size(170:168) response_status(167:166) cache(165:162) protection(161:159) thread_id(158) dest_id(157) src_id(156) qos(155:152) begin_burst(151) data_sideband(150:143) addr_sideband(142:135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {cmd_demux_002} {SYNC_RESET} {1};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {180};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {wunique(179) domain(178:177) snoop(176:173) barrier(172:171) ori_burst_size(170:168) response_status(167:166) cache(165:162) protection(161:159) thread_id(158) dest_id(157) src_id(156) qos(155:152) begin_burst(151) data_sideband(150:143) addr_sideband(142:135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {cmd_mux} {SYNC_RESET} {1};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {180};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {wunique(179) domain(178:177) snoop(176:173) barrier(172:171) ori_burst_size(170:168) response_status(167:166) cache(165:162) protection(161:159) thread_id(158) dest_id(157) src_id(156) qos(155:152) begin_burst(151) data_sideband(150:143) addr_sideband(142:135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {cmd_mux_001} {SYNC_RESET} {1};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {180};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {wunique(179) domain(178:177) snoop(176:173) barrier(172:171) ori_burst_size(170:168) response_status(167:166) cache(165:162) protection(161:159) thread_id(158) dest_id(157) src_id(156) qos(155:152) begin_burst(151) data_sideband(150:143) addr_sideband(142:135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {rsp_demux} {SYNC_RESET} {1};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {180};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {wunique(179) domain(178:177) snoop(176:173) barrier(172:171) ori_burst_size(170:168) response_status(167:166) cache(165:162) protection(161:159) thread_id(158) dest_id(157) src_id(156) qos(155:152) begin_burst(151) data_sideband(150:143) addr_sideband(142:135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {rsp_demux_001} {SYNC_RESET} {1};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {180};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {wunique(179) domain(178:177) snoop(176:173) barrier(172:171) ori_burst_size(170:168) response_status(167:166) cache(165:162) protection(161:159) thread_id(158) dest_id(157) src_id(156) qos(155:152) begin_burst(151) data_sideband(150:143) addr_sideband(142:135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {rsp_mux} {SYNC_RESET} {1};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {180};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {wunique(179) domain(178:177) snoop(176:173) barrier(172:171) ori_burst_size(170:168) response_status(167:166) cache(165:162) protection(161:159) thread_id(158) dest_id(157) src_id(156) qos(155:152) begin_burst(151) data_sideband(150:143) addr_sideband(142:135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {rsp_mux_001} {SYNC_RESET} {1};add_instance {rsp_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_002} {ST_DATA_W} {180};set_instance_parameter_value {rsp_mux_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_mux_002} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux_002} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_002} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux_002} {MERLIN_PACKET_FORMAT} {wunique(179) domain(178:177) snoop(176:173) barrier(172:171) ori_burst_size(170:168) response_status(167:166) cache(165:162) protection(161:159) thread_id(158) dest_id(157) src_id(156) qos(155:152) begin_burst(151) data_sideband(150:143) addr_sideband(142:135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {rsp_mux_002} {SYNC_RESET} {1};add_instance {f2sdram_only_master_master_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {f2sdram_only_master_master_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {f2sdram_only_master_master_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {f2sdram_only_master_master_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {f2sdram_only_master_master_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {f2sdram_only_master_master_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {f2sdram_only_master_master_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {f2sdram_only_master_master_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {85};set_instance_parameter_value {f2sdram_only_master_master_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {f2sdram_only_master_master_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {f2sdram_only_master_master_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {f2sdram_only_master_master_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {93};set_instance_parameter_value {f2sdram_only_master_master_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {86};set_instance_parameter_value {f2sdram_only_master_master_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {96};set_instance_parameter_value {f2sdram_only_master_master_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {94};set_instance_parameter_value {f2sdram_only_master_master_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {131};set_instance_parameter_value {f2sdram_only_master_master_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {130};set_instance_parameter_value {f2sdram_only_master_master_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {f2sdram_only_master_master_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {98};set_instance_parameter_value {f2sdram_only_master_master_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {97};set_instance_parameter_value {f2sdram_only_master_master_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {132};set_instance_parameter_value {f2sdram_only_master_master_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {134};set_instance_parameter_value {f2sdram_only_master_master_cmd_width_adapter} {IN_ST_DATA_W} {144};set_instance_parameter_value {f2sdram_only_master_master_cmd_width_adapter} {OUT_PKT_ADDR_H} {103};set_instance_parameter_value {f2sdram_only_master_master_cmd_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {f2sdram_only_master_master_cmd_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {f2sdram_only_master_master_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {f2sdram_only_master_master_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {f2sdram_only_master_master_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {f2sdram_only_master_master_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {121};set_instance_parameter_value {f2sdram_only_master_master_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {f2sdram_only_master_master_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {f2sdram_only_master_master_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {132};set_instance_parameter_value {f2sdram_only_master_master_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {130};set_instance_parameter_value {f2sdram_only_master_master_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {167};set_instance_parameter_value {f2sdram_only_master_master_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {166};set_instance_parameter_value {f2sdram_only_master_master_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {f2sdram_only_master_master_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {134};set_instance_parameter_value {f2sdram_only_master_master_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {133};set_instance_parameter_value {f2sdram_only_master_master_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {168};set_instance_parameter_value {f2sdram_only_master_master_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {170};set_instance_parameter_value {f2sdram_only_master_master_cmd_width_adapter} {OUT_ST_DATA_W} {180};set_instance_parameter_value {f2sdram_only_master_master_cmd_width_adapter} {ST_CHANNEL_W} {3};set_instance_parameter_value {f2sdram_only_master_master_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {f2sdram_only_master_master_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {f2sdram_only_master_master_cmd_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {f2sdram_only_master_master_cmd_width_adapter} {PACKING} {0};set_instance_parameter_value {f2sdram_only_master_master_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {wunique(143) domain(142:141) snoop(140:137) barrier(136:135) ori_burst_size(134:132) response_status(131:130) cache(129:126) protection(125:123) thread_id(122) dest_id(121) src_id(120) qos(119:116) begin_burst(115) data_sideband(114:107) addr_sideband(106:99) burst_type(98:97) burst_size(96:94) burstwrap(93:86) byte_cnt(85:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {f2sdram_only_master_master_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {wunique(179) domain(178:177) snoop(176:173) barrier(172:171) ori_burst_size(170:168) response_status(167:166) cache(165:162) protection(161:159) thread_id(158) dest_id(157) src_id(156) qos(155:152) begin_burst(151) data_sideband(150:143) addr_sideband(142:135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {f2sdram_only_master_master_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {f2sdram_only_master_master_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};set_instance_parameter_value {f2sdram_only_master_master_cmd_width_adapter} {SYNC_RESET} {1};add_instance {f2sdram_only_master_master_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {f2sdram_only_master_master_rsp_width_adapter} {IN_PKT_ADDR_H} {103};set_instance_parameter_value {f2sdram_only_master_master_rsp_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {f2sdram_only_master_master_rsp_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {f2sdram_only_master_master_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {f2sdram_only_master_master_rsp_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {f2sdram_only_master_master_rsp_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {f2sdram_only_master_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {121};set_instance_parameter_value {f2sdram_only_master_master_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {f2sdram_only_master_master_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {f2sdram_only_master_master_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {106};set_instance_parameter_value {f2sdram_only_master_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {129};set_instance_parameter_value {f2sdram_only_master_master_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {122};set_instance_parameter_value {f2sdram_only_master_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {132};set_instance_parameter_value {f2sdram_only_master_master_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {130};set_instance_parameter_value {f2sdram_only_master_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {167};set_instance_parameter_value {f2sdram_only_master_master_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {166};set_instance_parameter_value {f2sdram_only_master_master_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {f2sdram_only_master_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {134};set_instance_parameter_value {f2sdram_only_master_master_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {133};set_instance_parameter_value {f2sdram_only_master_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {168};set_instance_parameter_value {f2sdram_only_master_master_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {170};set_instance_parameter_value {f2sdram_only_master_master_rsp_width_adapter} {IN_ST_DATA_W} {180};set_instance_parameter_value {f2sdram_only_master_master_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {f2sdram_only_master_master_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {f2sdram_only_master_master_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {f2sdram_only_master_master_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {f2sdram_only_master_master_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {f2sdram_only_master_master_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {f2sdram_only_master_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {85};set_instance_parameter_value {f2sdram_only_master_master_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {f2sdram_only_master_master_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {f2sdram_only_master_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {96};set_instance_parameter_value {f2sdram_only_master_master_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {94};set_instance_parameter_value {f2sdram_only_master_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {131};set_instance_parameter_value {f2sdram_only_master_master_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {130};set_instance_parameter_value {f2sdram_only_master_master_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {f2sdram_only_master_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {98};set_instance_parameter_value {f2sdram_only_master_master_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {97};set_instance_parameter_value {f2sdram_only_master_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {132};set_instance_parameter_value {f2sdram_only_master_master_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {134};set_instance_parameter_value {f2sdram_only_master_master_rsp_width_adapter} {OUT_ST_DATA_W} {144};set_instance_parameter_value {f2sdram_only_master_master_rsp_width_adapter} {ST_CHANNEL_W} {3};set_instance_parameter_value {f2sdram_only_master_master_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {f2sdram_only_master_master_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {f2sdram_only_master_master_rsp_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {f2sdram_only_master_master_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {f2sdram_only_master_master_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {wunique(179) domain(178:177) snoop(176:173) barrier(172:171) ori_burst_size(170:168) response_status(167:166) cache(165:162) protection(161:159) thread_id(158) dest_id(157) src_id(156) qos(155:152) begin_burst(151) data_sideband(150:143) addr_sideband(142:135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {f2sdram_only_master_master_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {wunique(143) domain(142:141) snoop(140:137) barrier(136:135) ori_burst_size(134:132) response_status(131:130) cache(129:126) protection(125:123) thread_id(122) dest_id(121) src_id(120) qos(119:116) begin_burst(115) data_sideband(114:107) addr_sideband(106:99) burst_type(98:97) burst_size(96:94) burstwrap(93:86) byte_cnt(85:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {f2sdram_only_master_master_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {f2sdram_only_master_master_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};set_instance_parameter_value {f2sdram_only_master_master_rsp_width_adapter} {SYNC_RESET} {1};add_instance {f2sdram_only_master_master_translator_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {f2sdram_only_master_master_translator_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {f2sdram_only_master_master_translator_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {f2sdram_only_master_master_translator_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {f2sdram_only_master_master_translator_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {f2sdram_only_master_master_translator_reset_reset_bridge} {SYNC_RESET} {1};add_instance {agilex_5_soc_h2f_user1_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {agilex_5_soc_h2f_user1_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {0};set_instance_parameter_value {agilex_5_soc_h2f_user1_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {rsp_mux.src} {video_sys_0_hdmi_dmac_master_agent.write_rp} {avalon_streaming};set_connection_parameter_value {rsp_mux.src/video_sys_0_hdmi_dmac_master_agent.write_rp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_mux.src/video_sys_0_hdmi_dmac_master_agent.write_rp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_mux.src/video_sys_0_hdmi_dmac_master_agent.write_rp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_mux.src/video_sys_0_hdmi_dmac_master_agent.write_rp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_mux.src/video_sys_0_hdmi_dmac_master_agent.write_rp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_mux.src/video_sys_0_hdmi_dmac_master_agent.write_rp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_mux.src/video_sys_0_hdmi_dmac_master_agent.write_rp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_mux.src/video_sys_0_hdmi_dmac_master_agent.write_rp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux.src/video_sys_0_hdmi_dmac_master_agent.write_rp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux.src/video_sys_0_hdmi_dmac_master_agent.write_rp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_mux.src/video_sys_0_hdmi_dmac_master_agent.write_rp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_mux.src/video_sys_0_hdmi_dmac_master_agent.write_rp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_mux.src/video_sys_0_hdmi_dmac_master_agent.write_rp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_mux.src/video_sys_0_hdmi_dmac_master_agent.write_rp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_mux.src/video_sys_0_hdmi_dmac_master_agent.write_rp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_mux.src/video_sys_0_hdmi_dmac_master_agent.write_rp} {qsys_mm.response};add_connection {rsp_mux_001.src} {video_sys_0_hdmi_dmac_master_agent.read_rp} {avalon_streaming};set_connection_parameter_value {rsp_mux_001.src/video_sys_0_hdmi_dmac_master_agent.read_rp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_mux_001.src/video_sys_0_hdmi_dmac_master_agent.read_rp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_mux_001.src/video_sys_0_hdmi_dmac_master_agent.read_rp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_mux_001.src/video_sys_0_hdmi_dmac_master_agent.read_rp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_mux_001.src/video_sys_0_hdmi_dmac_master_agent.read_rp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_mux_001.src/video_sys_0_hdmi_dmac_master_agent.read_rp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_mux_001.src/video_sys_0_hdmi_dmac_master_agent.read_rp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_mux_001.src/video_sys_0_hdmi_dmac_master_agent.read_rp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_001.src/video_sys_0_hdmi_dmac_master_agent.read_rp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_001.src/video_sys_0_hdmi_dmac_master_agent.read_rp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_mux_001.src/video_sys_0_hdmi_dmac_master_agent.read_rp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_mux_001.src/video_sys_0_hdmi_dmac_master_agent.read_rp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_mux_001.src/video_sys_0_hdmi_dmac_master_agent.read_rp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_mux_001.src/video_sys_0_hdmi_dmac_master_agent.read_rp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_mux_001.src/video_sys_0_hdmi_dmac_master_agent.read_rp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_mux_001.src/video_sys_0_hdmi_dmac_master_agent.read_rp} {qsys_mm.response};add_connection {f2sdram_only_master_master_translator.avalon_universal_master_0} {f2sdram_only_master_master_agent.av} {avalon};set_connection_parameter_value {f2sdram_only_master_master_translator.avalon_universal_master_0/f2sdram_only_master_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {f2sdram_only_master_master_translator.avalon_universal_master_0/f2sdram_only_master_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {f2sdram_only_master_master_translator.avalon_universal_master_0/f2sdram_only_master_master_agent.av} {defaultConnection} {false};set_connection_parameter_value {f2sdram_only_master_master_translator.avalon_universal_master_0/f2sdram_only_master_master_agent.av} {domainAlias} {};set_connection_parameter_value {f2sdram_only_master_master_translator.avalon_universal_master_0/f2sdram_only_master_master_agent.av} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {f2sdram_only_master_master_translator.avalon_universal_master_0/f2sdram_only_master_master_agent.av} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {f2sdram_only_master_master_translator.avalon_universal_master_0/f2sdram_only_master_master_agent.av} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {f2sdram_only_master_master_translator.avalon_universal_master_0/f2sdram_only_master_master_agent.av} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {f2sdram_only_master_master_translator.avalon_universal_master_0/f2sdram_only_master_master_agent.av} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {f2sdram_only_master_master_translator.avalon_universal_master_0/f2sdram_only_master_master_agent.av} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {f2sdram_only_master_master_translator.avalon_universal_master_0/f2sdram_only_master_master_agent.av} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {f2sdram_only_master_master_translator.avalon_universal_master_0/f2sdram_only_master_master_agent.av} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {f2sdram_only_master_master_translator.avalon_universal_master_0/f2sdram_only_master_master_agent.av} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {f2sdram_only_master_master_translator.avalon_universal_master_0/f2sdram_only_master_master_agent.av} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {f2sdram_only_master_master_translator.avalon_universal_master_0/f2sdram_only_master_master_agent.av} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {f2sdram_only_master_master_translator.avalon_universal_master_0/f2sdram_only_master_master_agent.av} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {f2sdram_only_master_master_translator.avalon_universal_master_0/f2sdram_only_master_master_agent.av} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {f2sdram_only_master_master_translator.avalon_universal_master_0/f2sdram_only_master_master_agent.av} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {f2sdram_only_master_master_translator.avalon_universal_master_0/f2sdram_only_master_master_agent.av} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {agilex_5_soc_f2sdram_agent.altera_axi_master} {agilex_5_soc_f2sdram_translator.s0} {avalon};set_connection_parameter_value {agilex_5_soc_f2sdram_agent.altera_axi_master/agilex_5_soc_f2sdram_translator.s0} {arbitrationPriority} {1};set_connection_parameter_value {agilex_5_soc_f2sdram_agent.altera_axi_master/agilex_5_soc_f2sdram_translator.s0} {baseAddress} {0x0000};set_connection_parameter_value {agilex_5_soc_f2sdram_agent.altera_axi_master/agilex_5_soc_f2sdram_translator.s0} {defaultConnection} {false};set_connection_parameter_value {agilex_5_soc_f2sdram_agent.altera_axi_master/agilex_5_soc_f2sdram_translator.s0} {domainAlias} {};set_connection_parameter_value {agilex_5_soc_f2sdram_agent.altera_axi_master/agilex_5_soc_f2sdram_translator.s0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agilex_5_soc_f2sdram_agent.altera_axi_master/agilex_5_soc_f2sdram_translator.s0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agilex_5_soc_f2sdram_agent.altera_axi_master/agilex_5_soc_f2sdram_translator.s0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agilex_5_soc_f2sdram_agent.altera_axi_master/agilex_5_soc_f2sdram_translator.s0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agilex_5_soc_f2sdram_agent.altera_axi_master/agilex_5_soc_f2sdram_translator.s0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agilex_5_soc_f2sdram_agent.altera_axi_master/agilex_5_soc_f2sdram_translator.s0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agilex_5_soc_f2sdram_agent.altera_axi_master/agilex_5_soc_f2sdram_translator.s0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agilex_5_soc_f2sdram_agent.altera_axi_master/agilex_5_soc_f2sdram_translator.s0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agilex_5_soc_f2sdram_agent.altera_axi_master/agilex_5_soc_f2sdram_translator.s0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agilex_5_soc_f2sdram_agent.altera_axi_master/agilex_5_soc_f2sdram_translator.s0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agilex_5_soc_f2sdram_agent.altera_axi_master/agilex_5_soc_f2sdram_translator.s0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agilex_5_soc_f2sdram_agent.altera_axi_master/agilex_5_soc_f2sdram_translator.s0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agilex_5_soc_f2sdram_agent.altera_axi_master/agilex_5_soc_f2sdram_translator.s0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agilex_5_soc_f2sdram_agent.altera_axi_master/agilex_5_soc_f2sdram_translator.s0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {agilex_5_soc_f2sdram_agent.altera_axi_master/agilex_5_soc_f2sdram_translator.s0} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {cmd_mux.src} {agilex_5_soc_f2sdram_agent.write_cp} {avalon_streaming};set_connection_parameter_value {cmd_mux.src/agilex_5_soc_f2sdram_agent.write_cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux.src/agilex_5_soc_f2sdram_agent.write_cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux.src/agilex_5_soc_f2sdram_agent.write_cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux.src/agilex_5_soc_f2sdram_agent.write_cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux.src/agilex_5_soc_f2sdram_agent.write_cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux.src/agilex_5_soc_f2sdram_agent.write_cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux.src/agilex_5_soc_f2sdram_agent.write_cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux.src/agilex_5_soc_f2sdram_agent.write_cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux.src/agilex_5_soc_f2sdram_agent.write_cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux.src/agilex_5_soc_f2sdram_agent.write_cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux.src/agilex_5_soc_f2sdram_agent.write_cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux.src/agilex_5_soc_f2sdram_agent.write_cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux.src/agilex_5_soc_f2sdram_agent.write_cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux.src/agilex_5_soc_f2sdram_agent.write_cp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_mux.src/agilex_5_soc_f2sdram_agent.write_cp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_mux.src/agilex_5_soc_f2sdram_agent.write_cp} {qsys_mm.command};add_connection {cmd_mux_001.src} {agilex_5_soc_f2sdram_agent.read_cp} {avalon_streaming};set_connection_parameter_value {cmd_mux_001.src/agilex_5_soc_f2sdram_agent.read_cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux_001.src/agilex_5_soc_f2sdram_agent.read_cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux_001.src/agilex_5_soc_f2sdram_agent.read_cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux_001.src/agilex_5_soc_f2sdram_agent.read_cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux_001.src/agilex_5_soc_f2sdram_agent.read_cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux_001.src/agilex_5_soc_f2sdram_agent.read_cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux_001.src/agilex_5_soc_f2sdram_agent.read_cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux_001.src/agilex_5_soc_f2sdram_agent.read_cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_001.src/agilex_5_soc_f2sdram_agent.read_cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_001.src/agilex_5_soc_f2sdram_agent.read_cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux_001.src/agilex_5_soc_f2sdram_agent.read_cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux_001.src/agilex_5_soc_f2sdram_agent.read_cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux_001.src/agilex_5_soc_f2sdram_agent.read_cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux_001.src/agilex_5_soc_f2sdram_agent.read_cp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_mux_001.src/agilex_5_soc_f2sdram_agent.read_cp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_mux_001.src/agilex_5_soc_f2sdram_agent.read_cp} {qsys_mm.command};add_connection {video_sys_0_hdmi_dmac_master_agent.write_cp} {router.sink} {avalon_streaming};set_connection_parameter_value {video_sys_0_hdmi_dmac_master_agent.write_cp/router.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {video_sys_0_hdmi_dmac_master_agent.write_cp/router.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {video_sys_0_hdmi_dmac_master_agent.write_cp/router.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {video_sys_0_hdmi_dmac_master_agent.write_cp/router.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {video_sys_0_hdmi_dmac_master_agent.write_cp/router.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {video_sys_0_hdmi_dmac_master_agent.write_cp/router.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {video_sys_0_hdmi_dmac_master_agent.write_cp/router.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {video_sys_0_hdmi_dmac_master_agent.write_cp/router.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {video_sys_0_hdmi_dmac_master_agent.write_cp/router.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {video_sys_0_hdmi_dmac_master_agent.write_cp/router.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {video_sys_0_hdmi_dmac_master_agent.write_cp/router.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {video_sys_0_hdmi_dmac_master_agent.write_cp/router.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {video_sys_0_hdmi_dmac_master_agent.write_cp/router.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {video_sys_0_hdmi_dmac_master_agent.write_cp/router.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {video_sys_0_hdmi_dmac_master_agent.write_cp/router.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {video_sys_0_hdmi_dmac_master_agent.write_cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {video_sys_0_hdmi_dmac_master_agent.read_cp} {router_001.sink} {avalon_streaming};set_connection_parameter_value {video_sys_0_hdmi_dmac_master_agent.read_cp/router_001.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {video_sys_0_hdmi_dmac_master_agent.read_cp/router_001.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {video_sys_0_hdmi_dmac_master_agent.read_cp/router_001.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {video_sys_0_hdmi_dmac_master_agent.read_cp/router_001.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {video_sys_0_hdmi_dmac_master_agent.read_cp/router_001.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {video_sys_0_hdmi_dmac_master_agent.read_cp/router_001.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {video_sys_0_hdmi_dmac_master_agent.read_cp/router_001.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {video_sys_0_hdmi_dmac_master_agent.read_cp/router_001.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {video_sys_0_hdmi_dmac_master_agent.read_cp/router_001.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {video_sys_0_hdmi_dmac_master_agent.read_cp/router_001.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {video_sys_0_hdmi_dmac_master_agent.read_cp/router_001.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {video_sys_0_hdmi_dmac_master_agent.read_cp/router_001.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {video_sys_0_hdmi_dmac_master_agent.read_cp/router_001.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {video_sys_0_hdmi_dmac_master_agent.read_cp/router_001.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {video_sys_0_hdmi_dmac_master_agent.read_cp/router_001.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {video_sys_0_hdmi_dmac_master_agent.read_cp/router_001.sink} {qsys_mm.command};add_connection {router_001.src} {cmd_demux_001.sink} {avalon_streaming};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_001.src/cmd_demux_001.sink} {qsys_mm.command};add_connection {f2sdram_only_master_master_agent.cp} {router_002.sink} {avalon_streaming};set_connection_parameter_value {f2sdram_only_master_master_agent.cp/router_002.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {f2sdram_only_master_master_agent.cp/router_002.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {f2sdram_only_master_master_agent.cp/router_002.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {f2sdram_only_master_master_agent.cp/router_002.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {f2sdram_only_master_master_agent.cp/router_002.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {f2sdram_only_master_master_agent.cp/router_002.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {f2sdram_only_master_master_agent.cp/router_002.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {f2sdram_only_master_master_agent.cp/router_002.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {f2sdram_only_master_master_agent.cp/router_002.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {f2sdram_only_master_master_agent.cp/router_002.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {f2sdram_only_master_master_agent.cp/router_002.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {f2sdram_only_master_master_agent.cp/router_002.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {f2sdram_only_master_master_agent.cp/router_002.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {f2sdram_only_master_master_agent.cp/router_002.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {f2sdram_only_master_master_agent.cp/router_002.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {f2sdram_only_master_master_agent.cp/router_002.sink} {qsys_mm.command};add_connection {agilex_5_soc_f2sdram_agent.write_rp} {router_003.sink} {avalon_streaming};set_connection_parameter_value {agilex_5_soc_f2sdram_agent.write_rp/router_003.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agilex_5_soc_f2sdram_agent.write_rp/router_003.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agilex_5_soc_f2sdram_agent.write_rp/router_003.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agilex_5_soc_f2sdram_agent.write_rp/router_003.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agilex_5_soc_f2sdram_agent.write_rp/router_003.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agilex_5_soc_f2sdram_agent.write_rp/router_003.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agilex_5_soc_f2sdram_agent.write_rp/router_003.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agilex_5_soc_f2sdram_agent.write_rp/router_003.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agilex_5_soc_f2sdram_agent.write_rp/router_003.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agilex_5_soc_f2sdram_agent.write_rp/router_003.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agilex_5_soc_f2sdram_agent.write_rp/router_003.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agilex_5_soc_f2sdram_agent.write_rp/router_003.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agilex_5_soc_f2sdram_agent.write_rp/router_003.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agilex_5_soc_f2sdram_agent.write_rp/router_003.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {agilex_5_soc_f2sdram_agent.write_rp/router_003.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {agilex_5_soc_f2sdram_agent.write_rp/router_003.sink} {qsys_mm.response};add_connection {router_003.src} {rsp_demux.sink} {avalon_streaming};set_connection_parameter_value {router_003.src/rsp_demux.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_003.src/rsp_demux.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_003.src/rsp_demux.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_003.src/rsp_demux.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_003.src/rsp_demux.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_003.src/rsp_demux.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_003.src/rsp_demux.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_003.src/rsp_demux.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_003.src/rsp_demux.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_003.src/rsp_demux.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_003.src/rsp_demux.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_003.src/rsp_demux.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_003.src/rsp_demux.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_003.src/rsp_demux.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_003.src/rsp_demux.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_003.src/rsp_demux.sink} {qsys_mm.response};add_connection {agilex_5_soc_f2sdram_agent.read_rp} {router_004.sink} {avalon_streaming};set_connection_parameter_value {agilex_5_soc_f2sdram_agent.read_rp/router_004.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agilex_5_soc_f2sdram_agent.read_rp/router_004.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agilex_5_soc_f2sdram_agent.read_rp/router_004.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agilex_5_soc_f2sdram_agent.read_rp/router_004.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agilex_5_soc_f2sdram_agent.read_rp/router_004.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agilex_5_soc_f2sdram_agent.read_rp/router_004.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agilex_5_soc_f2sdram_agent.read_rp/router_004.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agilex_5_soc_f2sdram_agent.read_rp/router_004.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agilex_5_soc_f2sdram_agent.read_rp/router_004.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agilex_5_soc_f2sdram_agent.read_rp/router_004.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agilex_5_soc_f2sdram_agent.read_rp/router_004.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agilex_5_soc_f2sdram_agent.read_rp/router_004.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agilex_5_soc_f2sdram_agent.read_rp/router_004.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agilex_5_soc_f2sdram_agent.read_rp/router_004.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {agilex_5_soc_f2sdram_agent.read_rp/router_004.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {agilex_5_soc_f2sdram_agent.read_rp/router_004.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux_001.sink} {avalon_streaming};set_connection_parameter_value {router_004.src/rsp_demux_001.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_004.src/rsp_demux_001.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_004.src/rsp_demux_001.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_004.src/rsp_demux_001.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_004.src/rsp_demux_001.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_004.src/rsp_demux_001.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_004.src/rsp_demux_001.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_004.src/rsp_demux_001.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_004.src/rsp_demux_001.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_004.src/rsp_demux_001.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_004.src/rsp_demux_001.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_004.src/rsp_demux_001.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_004.src/rsp_demux_001.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_004.src/rsp_demux_001.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_004.src/rsp_demux_001.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_004.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {router_002.src} {f2sdram_only_master_master_limiter.cmd_sink} {avalon_streaming};set_connection_parameter_value {router_002.src/f2sdram_only_master_master_limiter.cmd_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_002.src/f2sdram_only_master_master_limiter.cmd_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_002.src/f2sdram_only_master_master_limiter.cmd_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_002.src/f2sdram_only_master_master_limiter.cmd_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_002.src/f2sdram_only_master_master_limiter.cmd_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_002.src/f2sdram_only_master_master_limiter.cmd_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_002.src/f2sdram_only_master_master_limiter.cmd_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_002.src/f2sdram_only_master_master_limiter.cmd_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_002.src/f2sdram_only_master_master_limiter.cmd_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_002.src/f2sdram_only_master_master_limiter.cmd_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_002.src/f2sdram_only_master_master_limiter.cmd_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_002.src/f2sdram_only_master_master_limiter.cmd_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_002.src/f2sdram_only_master_master_limiter.cmd_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_002.src/f2sdram_only_master_master_limiter.cmd_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_002.src/f2sdram_only_master_master_limiter.cmd_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_002.src/f2sdram_only_master_master_limiter.cmd_sink} {qsys_mm.command};add_connection {f2sdram_only_master_master_limiter.rsp_src} {f2sdram_only_master_master_agent.rp} {avalon_streaming};set_connection_parameter_value {f2sdram_only_master_master_limiter.rsp_src/f2sdram_only_master_master_agent.rp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {f2sdram_only_master_master_limiter.rsp_src/f2sdram_only_master_master_agent.rp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {f2sdram_only_master_master_limiter.rsp_src/f2sdram_only_master_master_agent.rp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {f2sdram_only_master_master_limiter.rsp_src/f2sdram_only_master_master_agent.rp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {f2sdram_only_master_master_limiter.rsp_src/f2sdram_only_master_master_agent.rp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {f2sdram_only_master_master_limiter.rsp_src/f2sdram_only_master_master_agent.rp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {f2sdram_only_master_master_limiter.rsp_src/f2sdram_only_master_master_agent.rp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {f2sdram_only_master_master_limiter.rsp_src/f2sdram_only_master_master_agent.rp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {f2sdram_only_master_master_limiter.rsp_src/f2sdram_only_master_master_agent.rp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {f2sdram_only_master_master_limiter.rsp_src/f2sdram_only_master_master_agent.rp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {f2sdram_only_master_master_limiter.rsp_src/f2sdram_only_master_master_agent.rp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {f2sdram_only_master_master_limiter.rsp_src/f2sdram_only_master_master_agent.rp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {f2sdram_only_master_master_limiter.rsp_src/f2sdram_only_master_master_agent.rp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {f2sdram_only_master_master_limiter.rsp_src/f2sdram_only_master_master_agent.rp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {f2sdram_only_master_master_limiter.rsp_src/f2sdram_only_master_master_agent.rp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {f2sdram_only_master_master_limiter.rsp_src/f2sdram_only_master_master_agent.rp} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux_001.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux_001.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux_001.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux_001.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux_001.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux_001.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux_001.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux_001.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux_001.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux_001.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux_001.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux_001.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux_001.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux_001.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux_001.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux_001.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux_002.src0} {cmd_mux.sink1} {avalon_streaming};set_connection_parameter_value {cmd_demux_002.src0/cmd_mux.sink1} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux_002.src0/cmd_mux.sink1} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux_002.src0/cmd_mux.sink1} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux_002.src0/cmd_mux.sink1} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux_002.src0/cmd_mux.sink1} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux_002.src0/cmd_mux.sink1} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux_002.src0/cmd_mux.sink1} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux_002.src0/cmd_mux.sink1} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_002.src0/cmd_mux.sink1} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_002.src0/cmd_mux.sink1} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux_002.src0/cmd_mux.sink1} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux_002.src0/cmd_mux.sink1} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux_002.src0/cmd_mux.sink1} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux_002.src0/cmd_mux.sink1} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux_002.src0/cmd_mux.sink1} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux_002.src0/cmd_mux.sink1} {qsys_mm.command};add_connection {cmd_demux_002.src1} {cmd_mux_001.sink1} {avalon_streaming};set_connection_parameter_value {cmd_demux_002.src1/cmd_mux_001.sink1} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux_002.src1/cmd_mux_001.sink1} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux_002.src1/cmd_mux_001.sink1} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux_002.src1/cmd_mux_001.sink1} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux_002.src1/cmd_mux_001.sink1} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux_002.src1/cmd_mux_001.sink1} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux_002.src1/cmd_mux_001.sink1} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux_002.src1/cmd_mux_001.sink1} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_002.src1/cmd_mux_001.sink1} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_002.src1/cmd_mux_001.sink1} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux_002.src1/cmd_mux_001.sink1} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux_002.src1/cmd_mux_001.sink1} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux_002.src1/cmd_mux_001.sink1} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux_002.src1/cmd_mux_001.sink1} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux_002.src1/cmd_mux_001.sink1} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux_002.src1/cmd_mux_001.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux.src1} {rsp_mux_002.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux.src1/rsp_mux_002.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux.src1/rsp_mux_002.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux.src1/rsp_mux_002.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux.src1/rsp_mux_002.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux.src1/rsp_mux_002.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux.src1/rsp_mux_002.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux.src1/rsp_mux_002.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux.src1/rsp_mux_002.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src1/rsp_mux_002.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src1/rsp_mux_002.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux.src1/rsp_mux_002.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux.src1/rsp_mux_002.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux.src1/rsp_mux_002.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux.src1/rsp_mux_002.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux.src1/rsp_mux_002.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux.src1/rsp_mux_002.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux_001.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux_001.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux_001.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux_001.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux_001.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux_001.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux_001.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux_001.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux_001.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux_001.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux_001.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux_001.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux_001.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux_001.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux_001.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux_001.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src1} {rsp_mux_002.sink1} {avalon_streaming};set_connection_parameter_value {rsp_demux_001.src1/rsp_mux_002.sink1} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_001.src1/rsp_mux_002.sink1} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_001.src1/rsp_mux_002.sink1} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_001.src1/rsp_mux_002.sink1} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_001.src1/rsp_mux_002.sink1} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_001.src1/rsp_mux_002.sink1} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_001.src1/rsp_mux_002.sink1} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_001.src1/rsp_mux_002.sink1} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_001.src1/rsp_mux_002.sink1} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_001.src1/rsp_mux_002.sink1} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_001.src1/rsp_mux_002.sink1} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_001.src1/rsp_mux_002.sink1} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_001.src1/rsp_mux_002.sink1} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_001.src1/rsp_mux_002.sink1} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_001.src1/rsp_mux_002.sink1} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_001.src1/rsp_mux_002.sink1} {qsys_mm.response};add_connection {f2sdram_only_master_master_limiter.cmd_src} {f2sdram_only_master_master_cmd_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {f2sdram_only_master_master_limiter.cmd_src/f2sdram_only_master_master_cmd_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {f2sdram_only_master_master_limiter.cmd_src/f2sdram_only_master_master_cmd_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {f2sdram_only_master_master_limiter.cmd_src/f2sdram_only_master_master_cmd_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {f2sdram_only_master_master_limiter.cmd_src/f2sdram_only_master_master_cmd_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {f2sdram_only_master_master_limiter.cmd_src/f2sdram_only_master_master_cmd_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {f2sdram_only_master_master_limiter.cmd_src/f2sdram_only_master_master_cmd_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {f2sdram_only_master_master_limiter.cmd_src/f2sdram_only_master_master_cmd_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {f2sdram_only_master_master_limiter.cmd_src/f2sdram_only_master_master_cmd_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {f2sdram_only_master_master_limiter.cmd_src/f2sdram_only_master_master_cmd_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {f2sdram_only_master_master_limiter.cmd_src/f2sdram_only_master_master_cmd_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {f2sdram_only_master_master_limiter.cmd_src/f2sdram_only_master_master_cmd_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {f2sdram_only_master_master_limiter.cmd_src/f2sdram_only_master_master_cmd_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {f2sdram_only_master_master_limiter.cmd_src/f2sdram_only_master_master_cmd_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {f2sdram_only_master_master_limiter.cmd_src/f2sdram_only_master_master_cmd_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {f2sdram_only_master_master_limiter.cmd_src/f2sdram_only_master_master_cmd_width_adapter.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {f2sdram_only_master_master_limiter.cmd_src/f2sdram_only_master_master_cmd_width_adapter.sink} {qsys_mm.command};add_connection {f2sdram_only_master_master_cmd_width_adapter.src} {cmd_demux_002.sink} {avalon_streaming};set_connection_parameter_value {f2sdram_only_master_master_cmd_width_adapter.src/cmd_demux_002.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {f2sdram_only_master_master_cmd_width_adapter.src/cmd_demux_002.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {f2sdram_only_master_master_cmd_width_adapter.src/cmd_demux_002.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {f2sdram_only_master_master_cmd_width_adapter.src/cmd_demux_002.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {f2sdram_only_master_master_cmd_width_adapter.src/cmd_demux_002.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {f2sdram_only_master_master_cmd_width_adapter.src/cmd_demux_002.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {f2sdram_only_master_master_cmd_width_adapter.src/cmd_demux_002.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {f2sdram_only_master_master_cmd_width_adapter.src/cmd_demux_002.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {f2sdram_only_master_master_cmd_width_adapter.src/cmd_demux_002.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {f2sdram_only_master_master_cmd_width_adapter.src/cmd_demux_002.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {f2sdram_only_master_master_cmd_width_adapter.src/cmd_demux_002.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {f2sdram_only_master_master_cmd_width_adapter.src/cmd_demux_002.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {f2sdram_only_master_master_cmd_width_adapter.src/cmd_demux_002.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {f2sdram_only_master_master_cmd_width_adapter.src/cmd_demux_002.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {f2sdram_only_master_master_cmd_width_adapter.src/cmd_demux_002.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {f2sdram_only_master_master_cmd_width_adapter.src/cmd_demux_002.sink} {qsys_mm.command};add_connection {rsp_mux_002.src} {f2sdram_only_master_master_rsp_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {rsp_mux_002.src/f2sdram_only_master_master_rsp_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_mux_002.src/f2sdram_only_master_master_rsp_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_mux_002.src/f2sdram_only_master_master_rsp_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_mux_002.src/f2sdram_only_master_master_rsp_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_mux_002.src/f2sdram_only_master_master_rsp_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_mux_002.src/f2sdram_only_master_master_rsp_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_mux_002.src/f2sdram_only_master_master_rsp_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_mux_002.src/f2sdram_only_master_master_rsp_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_002.src/f2sdram_only_master_master_rsp_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_002.src/f2sdram_only_master_master_rsp_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_mux_002.src/f2sdram_only_master_master_rsp_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_mux_002.src/f2sdram_only_master_master_rsp_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_mux_002.src/f2sdram_only_master_master_rsp_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_mux_002.src/f2sdram_only_master_master_rsp_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_mux_002.src/f2sdram_only_master_master_rsp_width_adapter.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_mux_002.src/f2sdram_only_master_master_rsp_width_adapter.sink} {qsys_mm.response};add_connection {f2sdram_only_master_master_rsp_width_adapter.src} {f2sdram_only_master_master_limiter.rsp_sink} {avalon_streaming};set_connection_parameter_value {f2sdram_only_master_master_rsp_width_adapter.src/f2sdram_only_master_master_limiter.rsp_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {f2sdram_only_master_master_rsp_width_adapter.src/f2sdram_only_master_master_limiter.rsp_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {f2sdram_only_master_master_rsp_width_adapter.src/f2sdram_only_master_master_limiter.rsp_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {f2sdram_only_master_master_rsp_width_adapter.src/f2sdram_only_master_master_limiter.rsp_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {f2sdram_only_master_master_rsp_width_adapter.src/f2sdram_only_master_master_limiter.rsp_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {f2sdram_only_master_master_rsp_width_adapter.src/f2sdram_only_master_master_limiter.rsp_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {f2sdram_only_master_master_rsp_width_adapter.src/f2sdram_only_master_master_limiter.rsp_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {f2sdram_only_master_master_rsp_width_adapter.src/f2sdram_only_master_master_limiter.rsp_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {f2sdram_only_master_master_rsp_width_adapter.src/f2sdram_only_master_master_limiter.rsp_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {f2sdram_only_master_master_rsp_width_adapter.src/f2sdram_only_master_master_limiter.rsp_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {f2sdram_only_master_master_rsp_width_adapter.src/f2sdram_only_master_master_limiter.rsp_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {f2sdram_only_master_master_rsp_width_adapter.src/f2sdram_only_master_master_limiter.rsp_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {f2sdram_only_master_master_rsp_width_adapter.src/f2sdram_only_master_master_limiter.rsp_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {f2sdram_only_master_master_rsp_width_adapter.src/f2sdram_only_master_master_limiter.rsp_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {f2sdram_only_master_master_rsp_width_adapter.src/f2sdram_only_master_master_limiter.rsp_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {f2sdram_only_master_master_rsp_width_adapter.src/f2sdram_only_master_master_limiter.rsp_sink} {qsys_mm.response};add_connection {f2sdram_only_master_master_translator_reset_reset_bridge.out_reset} {f2sdram_only_master_master_translator.reset} {reset};add_connection {f2sdram_only_master_master_translator_reset_reset_bridge.out_reset} {agilex_5_soc_f2sdram_translator.clk_reset} {reset};add_connection {f2sdram_only_master_master_translator_reset_reset_bridge.out_reset} {video_sys_0_hdmi_dmac_master_agent.clk_reset} {reset};add_connection {f2sdram_only_master_master_translator_reset_reset_bridge.out_reset} {f2sdram_only_master_master_agent.clk_reset} {reset};add_connection {f2sdram_only_master_master_translator_reset_reset_bridge.out_reset} {agilex_5_soc_f2sdram_agent.reset_sink} {reset};add_connection {f2sdram_only_master_master_translator_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {f2sdram_only_master_master_translator_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {f2sdram_only_master_master_translator_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {f2sdram_only_master_master_translator_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {f2sdram_only_master_master_translator_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {f2sdram_only_master_master_translator_reset_reset_bridge.out_reset} {f2sdram_only_master_master_limiter.clk_reset} {reset};add_connection {f2sdram_only_master_master_translator_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {f2sdram_only_master_master_translator_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {f2sdram_only_master_master_translator_reset_reset_bridge.out_reset} {cmd_demux_002.clk_reset} {reset};add_connection {f2sdram_only_master_master_translator_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {f2sdram_only_master_master_translator_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {f2sdram_only_master_master_translator_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {f2sdram_only_master_master_translator_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {f2sdram_only_master_master_translator_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {f2sdram_only_master_master_translator_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {f2sdram_only_master_master_translator_reset_reset_bridge.out_reset} {rsp_mux_002.clk_reset} {reset};add_connection {f2sdram_only_master_master_translator_reset_reset_bridge.out_reset} {f2sdram_only_master_master_cmd_width_adapter.clk_reset} {reset};add_connection {f2sdram_only_master_master_translator_reset_reset_bridge.out_reset} {f2sdram_only_master_master_rsp_width_adapter.clk_reset} {reset};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {f2sdram_only_master_master_translator.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {agilex_5_soc_f2sdram_translator.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {video_sys_0_hdmi_dmac_master_agent.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {f2sdram_only_master_master_agent.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {agilex_5_soc_f2sdram_agent.clock_sink} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {f2sdram_only_master_master_limiter.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {cmd_demux_002.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {rsp_mux_002.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {f2sdram_only_master_master_cmd_width_adapter.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {f2sdram_only_master_master_rsp_width_adapter.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {f2sdram_only_master_master_translator_reset_reset_bridge.clk} {clock};add_interface {f2sdram_only_master_master} {avalon} {slave};set_interface_property {f2sdram_only_master_master} {EXPORT_OF} {f2sdram_only_master_master_translator.avalon_anti_master_0};add_interface {agilex_5_soc_f2sdram} {axi4} {master};set_interface_property {agilex_5_soc_f2sdram} {EXPORT_OF} {agilex_5_soc_f2sdram_translator.m0};add_interface {video_sys_0_hdmi_dmac_master} {axi} {slave};set_interface_property {video_sys_0_hdmi_dmac_master} {EXPORT_OF} {video_sys_0_hdmi_dmac_master_agent.altera_axi_slave};add_interface {f2sdram_only_master_master_translator_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {f2sdram_only_master_master_translator_reset_reset_bridge_in_reset} {EXPORT_OF} {f2sdram_only_master_master_translator_reset_reset_bridge.in_reset};add_interface {agilex_5_soc_h2f_user1_clk} {clock} {slave};set_interface_property {agilex_5_soc_h2f_user1_clk} {EXPORT_OF} {agilex_5_soc_h2f_user1_clk_clock_bridge.in_clk};set_module_assignment {interconnect_id.agilex_5_soc.f2sdram} {0};set_module_assignment {interconnect_id.f2sdram_only_master.master} {0};set_module_assignment {interconnect_id.video_sys_0.hdmi_dmac_master} {1};</value>
          </parameter>
          <parameter>
            <name>SYNC_RESET</name>
            <value>1</value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_mm_interconnect</className>
        <version>19.2.0</version>
        <name>mm_interconnect_1</name>
        <uniqueName>ghrd_hps_system_altera_mm_interconnect_1920_52h6z3a</uniqueName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.2</version>
            <end>mm_interconnect_1/agilex_5_soc_h2f_user1_clk</end>
            <start>agilex_5_soc/h2f_user1_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>23.2</version>
            <end>mm_interconnect_1/f2sdram_only_master_master</end>
            <start>f2sdram_only_master/master</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>23.2</version>
            <end>agilex_5_soc/f2sdram</end>
            <start>mm_interconnect_1/agilex_5_soc_f2sdram</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>mm_interconnect_1/f2sdram_only_master_master_translator_reset_reset_bridge_in_reset</end>
            <start>rst_controller_004/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>23.2</version>
            <end>mm_interconnect_1/video_sys_0_hdmi_dmac_master</end>
            <start>video_sys_0/hdmi_dmac_master</start>
          </incidentConnection>
        </incidentConnections>
        <path>ghrd_hps_system.mm_interconnect_1</path>
      </instanceData>
      <children>
        <node>
          <instanceKey xsi:type="xs:string">agilex_5_soc_f2sdram_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACE_LITE_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ADDR_USER_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ADDR_WIDTH</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AXI_SLAVE_ID_W</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>AXI_VERSION</name>
                <value>AXI4</value>
              </parameter>
              <parameter>
                <name>DATA_USER_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ENABLE_OOO</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(179) domain(178:177) snoop(176:173) barrier(172:171) ori_burst_size(170:168) response_status(167:166) cache(165:162) protection(161:159) thread_id(158) dest_id(157) src_id(156) qos(155:152) begin_burst(151) data_sideband(150:143) addr_sideband(142:135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>PASS_ID_TO_SLAVE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_H</name>
                <value>142</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_L</name>
                <value>135</value>
              </parameter>
              <parameter>
                <name>PKT_BARRIER_H</name>
                <value>172</value>
              </parameter>
              <parameter>
                <name>PKT_BARRIER_L</name>
                <value>171</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>151</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>129</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>132</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>130</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_H</name>
                <value>134</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_L</name>
                <value>133</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>71</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>110</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_H</name>
                <value>165</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_L</name>
                <value>162</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>63</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_H</name>
                <value>150</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_L</name>
                <value>143</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>157</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>157</value>
              </parameter>
              <parameter>
                <name>PKT_DOMAIN_H</name>
                <value>178</value>
              </parameter>
              <parameter>
                <name>PKT_DOMAIN_L</name>
                <value>177</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>170</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>168</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>161</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>159</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_H</name>
                <value>155</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_L</name>
                <value>152</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>167</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>166</value>
              </parameter>
              <parameter>
                <name>PKT_SNOOP_H</name>
                <value>176</value>
              </parameter>
              <parameter>
                <name>PKT_SNOOP_L</name>
                <value>173</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>156</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>156</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_H</name>
                <value>158</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_L</name>
                <value>158</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>104</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_EXCLUSIVE</name>
                <value>109</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>108</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>105</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>107</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>106</value>
              </parameter>
              <parameter>
                <name>PKT_WUNIQUE</name>
                <value>179</value>
              </parameter>
              <parameter>
                <name>RDATA_WIDTH</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>READ_ACCEPTANCE_CAPABILITY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>180</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_ADDR_USER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_DATA_USER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WDATA_WIDTH</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>WRITE_ACCEPTANCE_CAPABILITY</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_axi_slave_ni</className>
            <version>19.5.0</version>
            <name>agilex_5_soc_f2sdram_agent</name>
            <uniqueName>ghrd_hps_system_altera_merlin_axi_slave_ni_1950_7zoaisq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>23.2</version>
                <name>agilex_5_soc_f2sdram_agent.altera_axi_master/agilex_5_soc_f2sdram_translator.s0</name>
                <end>agilex_5_soc_f2sdram_translator/s0</end>
                <start>agilex_5_soc_f2sdram_agent/altera_axi_master</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>agilex_5_soc_f2sdram_agent.read_rp/router_004.sink</name>
                <end>router_004/sink</end>
                <start>agilex_5_soc_f2sdram_agent/read_rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>agilex_5_soc_f2sdram_agent.write_rp/router_003.sink</name>
                <end>router_003/sink</end>
                <start>agilex_5_soc_f2sdram_agent/write_rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/agilex_5_soc_f2sdram_agent.clock_sink</name>
                <end>agilex_5_soc_f2sdram_agent/clock_sink</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_mux.src/agilex_5_soc_f2sdram_agent.write_cp</name>
                <end>agilex_5_soc_f2sdram_agent/write_cp</end>
                <start>cmd_mux/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_mux_001.src/agilex_5_soc_f2sdram_agent.read_cp</name>
                <end>agilex_5_soc_f2sdram_agent/read_cp</end>
                <start>cmd_mux_001/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>f2sdram_only_master_master_translator_reset_reset_bridge.out_reset/agilex_5_soc_f2sdram_agent.reset_sink</name>
                <end>agilex_5_soc_f2sdram_agent/reset_sink</end>
                <start>f2sdram_only_master_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_1.agilex_5_soc_f2sdram_agent</path>
          </instanceData>
          <children>
            <node>
              <instanceKey xsi:type="xs:string">my_altera_avalon_sc_fifo_rd</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>BITS_PER_SYMBOL</name>
                    <value>181</value>
                  </parameter>
                  <parameter>
                    <name>CHANNEL_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>EMPTY_LATENCY</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>EMPTY_WIDTH</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>ERROR_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>EXPLICIT_MAXCHANNEL</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>FIFO_DEPTH</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYMBOLS_PER_BEAT</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYNC_RESET</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>USE_ALMOST_EMPTY_IF</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_ALMOST_FULL_IF</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_FILL_LEVEL</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_MEMORY_BLOCKS</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_PACKETS</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_STORE_FORWARD</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_merlin_axi_slave_ni_altera_avalon_sc_fifo</className>
                <version>19.5.0</version>
                <name>my_altera_avalon_sc_fifo_rd</name>
                <uniqueName>ghrd_hps_system_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1950_czv54pq</uniqueName>
                <nonce>0</nonce>
                <incidentConnections></incidentConnections>
                <path>ghrd_hps_system.mm_interconnect_1.agilex_5_soc_f2sdram_agent.my_altera_avalon_sc_fifo_rd</path>
              </instanceData>
              <children>
                <node>
                  <instanceKey xsi:type="xs:string">my_altera_avalon_sc_fifo_rd</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>BITS_PER_SYMBOL</name>
                        <value>181</value>
                      </parameter>
                      <parameter>
                        <name>CHANNEL_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>EMPTY_LATENCY</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>EMPTY_WIDTH</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                        <value>false</value>
                      </parameter>
                      <parameter>
                        <name>ERROR_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>EXPLICIT_MAXCHANNEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>FIFO_DEPTH</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>SYMBOLS_PER_BEAT</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_ALMOST_EMPTY_IF</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_ALMOST_FULL_IF</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_FILL_LEVEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_MEMORY_BLOCKS</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_PACKETS</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_STORE_FORWARD</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_avalon_sc_fifo</className>
                    <version>19.3.1</version>
                    <name>my_altera_avalon_sc_fifo_rd</name>
                    <uniqueName>ghrd_hps_system_altera_avalon_sc_fifo_1931_vhmcgqy</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections></incidentConnections>
                    <path>ghrd_hps_system.mm_interconnect_1.agilex_5_soc_f2sdram_agent.my_altera_avalon_sc_fifo_rd.my_altera_avalon_sc_fifo_rd</path>
                  </instanceData>
                  <children></children>
                </node>
              </children>
            </node>
            <node>
              <instanceKey xsi:type="xs:string">my_altera_avalon_sc_fifo_wr</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>BITS_PER_SYMBOL</name>
                    <value>181</value>
                  </parameter>
                  <parameter>
                    <name>CHANNEL_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>EMPTY_LATENCY</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>EMPTY_WIDTH</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>ERROR_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>EXPLICIT_MAXCHANNEL</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>FIFO_DEPTH</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYMBOLS_PER_BEAT</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYNC_RESET</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>USE_ALMOST_EMPTY_IF</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_ALMOST_FULL_IF</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_FILL_LEVEL</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_MEMORY_BLOCKS</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_PACKETS</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_STORE_FORWARD</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_merlin_axi_slave_ni_altera_avalon_sc_fifo</className>
                <version>19.5.0</version>
                <name>my_altera_avalon_sc_fifo_wr</name>
                <uniqueName>ghrd_hps_system_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1950_czv54pq</uniqueName>
                <nonce>0</nonce>
                <incidentConnections></incidentConnections>
                <path>ghrd_hps_system.mm_interconnect_1.agilex_5_soc_f2sdram_agent.my_altera_avalon_sc_fifo_wr</path>
              </instanceData>
              <children>
                <node>
                  <instanceKey xsi:type="xs:string">my_altera_avalon_sc_fifo_wr</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>BITS_PER_SYMBOL</name>
                        <value>181</value>
                      </parameter>
                      <parameter>
                        <name>CHANNEL_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>EMPTY_LATENCY</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>EMPTY_WIDTH</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                        <value>false</value>
                      </parameter>
                      <parameter>
                        <name>ERROR_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>EXPLICIT_MAXCHANNEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>FIFO_DEPTH</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>SYMBOLS_PER_BEAT</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_ALMOST_EMPTY_IF</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_ALMOST_FULL_IF</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_FILL_LEVEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_MEMORY_BLOCKS</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_PACKETS</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_STORE_FORWARD</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_avalon_sc_fifo</className>
                    <version>19.3.1</version>
                    <name>my_altera_avalon_sc_fifo_wr</name>
                    <uniqueName>ghrd_hps_system_altera_avalon_sc_fifo_1931_vhmcgqy</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections></incidentConnections>
                    <path>ghrd_hps_system.mm_interconnect_1.agilex_5_soc_f2sdram_agent.my_altera_avalon_sc_fifo_wr.my_altera_avalon_sc_fifo_wr</path>
                  </instanceData>
                  <children></children>
                </node>
              </children>
            </node>
          </children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">agilex_5_soc_f2sdram_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACE_LITE_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>COMBINED_ACCEPTANCE_CAPABILITY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>COMBINED_ISSUING_CAPABILITY</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>DATA_WIDTH</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>M0_ADDR_WIDTH</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>M0_AXI_VERSION</name>
                <value>AXI4</value>
              </parameter>
              <parameter>
                <name>M0_BURST_LENGTH_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>M0_ID_WIDTH</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>M0_LOCK_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>M0_READ_ADDR_USER_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>M0_READ_DATA_USER_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>M0_WRITE_ADDR_USER_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>M0_WRITE_DATA_USER_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>M0_WRITE_RESPONSE_DATA_USER_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>READ_ACCEPTANCE_CAPABILITY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>READ_DATA_REORDERING_DEPTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>READ_ISSUING_CAPABILITY</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>S0_ADDR_WIDTH</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>S0_AXI_VERSION</name>
                <value>AXI4</value>
              </parameter>
              <parameter>
                <name>S0_BURST_LENGTH_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>S0_ID_WIDTH</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>S0_LOCK_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>S0_READ_ADDR_USER_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>S0_READ_DATA_USER_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>S0_WRITE_ADDR_USER_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>S0_WRITE_DATA_USER_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>S0_WRITE_RESPONSE_DATA_USER_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARCACHE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARLOCK</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARPROT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARQOS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARREGION</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWCACHE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWLOCK</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWPROT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWQOS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWREGION</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_BRESP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_BUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_RRESP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_RUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_WLAST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_WUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARBURST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARCACHE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARLEN</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARLOCK</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARQOS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARREGION</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARSIZE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWBURST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWCACHE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWLEN</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWLOCK</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWQOS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWREGION</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWSIZE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_BID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_BRESP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_BUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_RID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_RLAST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_RRESP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_RUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_WSTRB</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_WUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>WRITE_ACCEPTANCE_CAPABILITY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>WRITE_ISSUING_CAPABILITY</name>
                <value>16</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_axi_translator</className>
            <version>19.2.1</version>
            <name>agilex_5_soc_f2sdram_translator</name>
            <uniqueName>ghrd_hps_system_altera_merlin_axi_translator_1921_uetfduq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>23.2</version>
                <name>agilex_5_soc_f2sdram_agent.altera_axi_master/agilex_5_soc_f2sdram_translator.s0</name>
                <end>agilex_5_soc_f2sdram_translator/s0</end>
                <start>agilex_5_soc_f2sdram_agent/altera_axi_master</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/agilex_5_soc_f2sdram_translator.clk</name>
                <end>agilex_5_soc_f2sdram_translator/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>f2sdram_only_master_master_translator_reset_reset_bridge.out_reset/agilex_5_soc_f2sdram_translator.clk_reset</name>
                <end>agilex_5_soc_f2sdram_translator/clk_reset</end>
                <start>f2sdram_only_master_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_1.agilex_5_soc_f2sdram_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">agilex_5_soc_h2f_user1_clk_clock_bridge</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>DERIVED_CLOCK_RATE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_CLOCK_RATE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>NUM_CLOCK_OUTPUTS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_clock_bridge</className>
            <version>19.2.0</version>
            <name>agilex_5_soc_h2f_user1_clk_clock_bridge</name>
            <uniqueName>ghrd_hps_system_altera_clock_bridge_1920_lplpolq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/agilex_5_soc_f2sdram_agent.clock_sink</name>
                <end>agilex_5_soc_f2sdram_agent/clock_sink</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/agilex_5_soc_f2sdram_translator.clk</name>
                <end>agilex_5_soc_f2sdram_translator/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/cmd_demux.clk</name>
                <end>cmd_demux/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/cmd_demux_001.clk</name>
                <end>cmd_demux_001/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/cmd_demux_002.clk</name>
                <end>cmd_demux_002/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/cmd_mux.clk</name>
                <end>cmd_mux/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/cmd_mux_001.clk</name>
                <end>cmd_mux_001/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/f2sdram_only_master_master_agent.clk</name>
                <end>f2sdram_only_master_master_agent/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/f2sdram_only_master_master_cmd_width_adapter.clk</name>
                <end>f2sdram_only_master_master_cmd_width_adapter/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/f2sdram_only_master_master_limiter.clk</name>
                <end>f2sdram_only_master_master_limiter/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/f2sdram_only_master_master_rsp_width_adapter.clk</name>
                <end>f2sdram_only_master_master_rsp_width_adapter/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/f2sdram_only_master_master_translator.clk</name>
                <end>f2sdram_only_master_master_translator/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/f2sdram_only_master_master_translator_reset_reset_bridge.clk</name>
                <end>f2sdram_only_master_master_translator_reset_reset_bridge/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/router.clk</name>
                <end>router/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/router_001.clk</name>
                <end>router_001/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/router_002.clk</name>
                <end>router_002/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/router_003.clk</name>
                <end>router_003/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/router_004.clk</name>
                <end>router_004/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/rsp_demux.clk</name>
                <end>rsp_demux/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/rsp_demux_001.clk</name>
                <end>rsp_demux_001/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/rsp_mux.clk</name>
                <end>rsp_mux/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/rsp_mux_001.clk</name>
                <end>rsp_mux_001/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/rsp_mux_002.clk</name>
                <end>rsp_mux_002/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/video_sys_0_hdmi_dmac_master_agent.clk</name>
                <end>video_sys_0_hdmi_dmac_master_agent/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_1.agilex_5_soc_h2f_user1_clk_clock_bridge</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_demux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(179) domain(178:177) snoop(176:173) barrier(172:171) ori_burst_size(170:168) response_status(167:166) cache(165:162) protection(161:159) thread_id(158) dest_id(157) src_id(156) qos(155:152) begin_burst(151) data_sideband(150:143) addr_sideband(142:135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>180</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>19.2.1</version>
            <name>cmd_demux</name>
            <uniqueName>ghrd_hps_system_altera_merlin_demultiplexer_1921_3fcoa2q</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/cmd_demux.clk</name>
                <end>cmd_demux/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_demux.src0/cmd_mux.sink0</name>
                <end>cmd_mux/sink0</end>
                <start>cmd_demux/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>f2sdram_only_master_master_translator_reset_reset_bridge.out_reset/cmd_demux.clk_reset</name>
                <end>cmd_demux/clk_reset</end>
                <start>f2sdram_only_master_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>router.src/cmd_demux.sink</name>
                <end>cmd_demux/sink</end>
                <start>router/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_1.cmd_demux</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_demux_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(179) domain(178:177) snoop(176:173) barrier(172:171) ori_burst_size(170:168) response_status(167:166) cache(165:162) protection(161:159) thread_id(158) dest_id(157) src_id(156) qos(155:152) begin_burst(151) data_sideband(150:143) addr_sideband(142:135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>180</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>19.2.1</version>
            <name>cmd_demux_001</name>
            <uniqueName>ghrd_hps_system_altera_merlin_demultiplexer_1921_3fcoa2q</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/cmd_demux_001.clk</name>
                <end>cmd_demux_001/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_demux_001.src0/cmd_mux_001.sink0</name>
                <end>cmd_mux_001/sink0</end>
                <start>cmd_demux_001/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>f2sdram_only_master_master_translator_reset_reset_bridge.out_reset/cmd_demux_001.clk_reset</name>
                <end>cmd_demux_001/clk_reset</end>
                <start>f2sdram_only_master_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>router_001.src/cmd_demux_001.sink</name>
                <end>cmd_demux_001/sink</end>
                <start>router_001/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_1.cmd_demux_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_demux_002</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(179) domain(178:177) snoop(176:173) barrier(172:171) ori_burst_size(170:168) response_status(167:166) cache(165:162) protection(161:159) thread_id(158) dest_id(157) src_id(156) qos(155:152) begin_burst(151) data_sideband(150:143) addr_sideband(142:135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>180</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>19.2.1</version>
            <name>cmd_demux_002</name>
            <uniqueName>ghrd_hps_system_altera_merlin_demultiplexer_1921_xojkd3q</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/cmd_demux_002.clk</name>
                <end>cmd_demux_002/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_demux_002.src0/cmd_mux.sink1</name>
                <end>cmd_mux/sink1</end>
                <start>cmd_demux_002/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_demux_002.src1/cmd_mux_001.sink1</name>
                <end>cmd_mux_001/sink1</end>
                <start>cmd_demux_002/src1</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>f2sdram_only_master_master_cmd_width_adapter.src/cmd_demux_002.sink</name>
                <end>cmd_demux_002/sink</end>
                <start>f2sdram_only_master_master_cmd_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>f2sdram_only_master_master_translator_reset_reset_bridge.out_reset/cmd_demux_002.clk_reset</name>
                <end>cmd_demux_002/clk_reset</end>
                <start>f2sdram_only_master_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_1.cmd_demux_002</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_mux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>round-robin</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1,1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(179) domain(178:177) snoop(176:173) barrier(172:171) ori_burst_size(170:168) response_status(167:166) cache(165:162) protection(161:159) thread_id(158) dest_id(157) src_id(156) qos(155:152) begin_burst(151) data_sideband(150:143) addr_sideband(142:135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>108</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>180</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>19.2.1</version>
            <name>cmd_mux</name>
            <uniqueName>ghrd_hps_system_altera_merlin_multiplexer_1921_6fngomq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/cmd_mux.clk</name>
                <end>cmd_mux/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_demux.src0/cmd_mux.sink0</name>
                <end>cmd_mux/sink0</end>
                <start>cmd_demux/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_demux_002.src0/cmd_mux.sink1</name>
                <end>cmd_mux/sink1</end>
                <start>cmd_demux_002/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_mux.src/agilex_5_soc_f2sdram_agent.write_cp</name>
                <end>agilex_5_soc_f2sdram_agent/write_cp</end>
                <start>cmd_mux/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>f2sdram_only_master_master_translator_reset_reset_bridge.out_reset/cmd_mux.clk_reset</name>
                <end>cmd_mux/clk_reset</end>
                <start>f2sdram_only_master_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_1.cmd_mux</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_mux_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>round-robin</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1,1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(179) domain(178:177) snoop(176:173) barrier(172:171) ori_burst_size(170:168) response_status(167:166) cache(165:162) protection(161:159) thread_id(158) dest_id(157) src_id(156) qos(155:152) begin_burst(151) data_sideband(150:143) addr_sideband(142:135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>108</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>180</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>19.2.1</version>
            <name>cmd_mux_001</name>
            <uniqueName>ghrd_hps_system_altera_merlin_multiplexer_1921_6fngomq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/cmd_mux_001.clk</name>
                <end>cmd_mux_001/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_demux_001.src0/cmd_mux_001.sink0</name>
                <end>cmd_mux_001/sink0</end>
                <start>cmd_demux_001/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_demux_002.src1/cmd_mux_001.sink1</name>
                <end>cmd_mux_001/sink1</end>
                <start>cmd_demux_002/src1</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_mux_001.src/agilex_5_soc_f2sdram_agent.read_cp</name>
                <end>agilex_5_soc_f2sdram_agent/read_cp</end>
                <start>cmd_mux_001/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>f2sdram_only_master_master_translator_reset_reset_bridge.out_reset/cmd_mux_001.clk_reset</name>
                <end>cmd_mux_001/clk_reset</end>
                <start>f2sdram_only_master_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_1.cmd_mux_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">f2sdram_only_master_master_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ADDR_MAP</name>
                <value>&lt;?xml version="1.0" encoding="UTF-8"?&gt;
&lt;address_map&gt;
 &lt;slave
   id="0"
   name="agilex_5_soc_f2sdram_translator.s0"
   start="0x0000000000000000"
   end="0x00000000100000000"
   responds="1"
   user_default="0" /&gt;
&lt;/address_map&gt;
</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>BARRIER_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_VALUE</name>
                <value>255</value>
              </parameter>
              <parameter>
                <name>CACHE_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DOMAIN_VALUE</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(143) domain(142:141) snoop(140:137) barrier(136:135) ori_burst_size(134:132) response_status(131:130) cache(129:126) protection(125:123) thread_id(122) dest_id(121) src_id(120) qos(119:116) begin_burst(115) data_sideband(114:107) addr_sideband(106:99) burst_type(98:97) burst_size(96:94) burstwrap(93:86) byte_cnt(85:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>67</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_H</name>
                <value>106</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_L</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>PKT_BARRIER_H</name>
                <value>136</value>
              </parameter>
              <parameter>
                <name>PKT_BARRIER_L</name>
                <value>135</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>115</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>93</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>86</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>96</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>94</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_H</name>
                <value>98</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_L</name>
                <value>97</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>85</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>74</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_H</name>
                <value>129</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_L</name>
                <value>126</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_H</name>
                <value>114</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_L</name>
                <value>107</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>PKT_DOMAIN_H</name>
                <value>142</value>
              </parameter>
              <parameter>
                <name>PKT_DOMAIN_L</name>
                <value>141</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>134</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>132</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>125</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>123</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_H</name>
                <value>119</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_L</name>
                <value>116</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>131</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>130</value>
              </parameter>
              <parameter>
                <name>PKT_SNOOP_H</name>
                <value>140</value>
              </parameter>
              <parameter>
                <name>PKT_SNOOP_L</name>
                <value>137</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>120</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>120</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_H</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_L</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>68</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_EXCLUSIVE</name>
                <value>73</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>69</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>71</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>70</value>
              </parameter>
              <parameter>
                <name>PKT_WUNIQUE</name>
                <value>143</value>
              </parameter>
              <parameter>
                <name>SECURE_ACCESS_BIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SNOOP_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>144</value>
              </parameter>
              <parameter>
                <name>SUPPRESS_0_BYTEEN_RSP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WUNIQUE_VALUE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_master_agent</className>
            <version>19.1</version>
            <name>f2sdram_only_master_master_agent</name>
            <uniqueName>ghrd_hps_system_altera_merlin_master_agent_191_mpbm6tq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/f2sdram_only_master_master_agent.clk</name>
                <end>f2sdram_only_master_master_agent/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>f2sdram_only_master_master_agent.cp/router_002.sink</name>
                <end>router_002/sink</end>
                <start>f2sdram_only_master_master_agent/cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>f2sdram_only_master_master_limiter.rsp_src/f2sdram_only_master_master_agent.rp</name>
                <end>f2sdram_only_master_master_agent/rp</end>
                <start>f2sdram_only_master_master_limiter/rsp_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>23.2</version>
                <name>f2sdram_only_master_master_translator.avalon_universal_master_0/f2sdram_only_master_master_agent.av</name>
                <end>f2sdram_only_master_master_agent/av</end>
                <start>f2sdram_only_master_master_translator/avalon_universal_master_0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>f2sdram_only_master_master_translator_reset_reset_bridge.out_reset/f2sdram_only_master_master_agent.clk_reset</name>
                <end>f2sdram_only_master_master_agent/clk_reset</end>
                <start>f2sdram_only_master_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_1.f2sdram_only_master_master_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">f2sdram_only_master_master_cmd_width_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>COMMAND_SIZE_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>CONSTANT_BURST_SIZE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ENABLE_ADDRESS_ALIGNMENT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>IN_MERLIN_PACKET_FORMAT</name>
                <value>wunique(143) domain(142:141) snoop(140:137) barrier(136:135) ori_burst_size(134:132) response_status(131:130) cache(129:126) protection(125:123) thread_id(122) dest_id(121) src_id(120) qos(119:116) begin_burst(115) data_sideband(114:107) addr_sideband(106:99) burst_type(98:97) burst_size(96:94) burstwrap(93:86) byte_cnt(85:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_H</name>
                <value>67</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_H</name>
                <value>93</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_L</name>
                <value>86</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_H</name>
                <value>96</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_L</name>
                <value>94</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_H</name>
                <value>98</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_L</name>
                <value>97</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_H</name>
                <value>85</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_L</name>
                <value>74</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_H</name>
                <value>134</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_L</name>
                <value>132</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_H</name>
                <value>131</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_L</name>
                <value>130</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_COMPRESSED_READ</name>
                <value>68</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_EXCLUSIVE</name>
                <value>73</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_WRITE</name>
                <value>70</value>
              </parameter>
              <parameter>
                <name>IN_ST_DATA_W</name>
                <value>144</value>
              </parameter>
              <parameter>
                <name>OPTIMIZE_FOR_RSP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_MERLIN_PACKET_FORMAT</name>
                <value>wunique(179) domain(178:177) snoop(176:173) barrier(172:171) ori_burst_size(170:168) response_status(167:166) cache(165:162) protection(161:159) thread_id(158) dest_id(157) src_id(156) qos(155:152) begin_burst(151) data_sideband(150:143) addr_sideband(142:135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_H</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_L</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_H</name>
                <value>132</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_L</name>
                <value>130</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_H</name>
                <value>134</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_L</name>
                <value>133</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_H</name>
                <value>71</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_L</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_H</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_L</name>
                <value>110</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_H</name>
                <value>63</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_H</name>
                <value>170</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_L</name>
                <value>168</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_H</name>
                <value>167</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_L</name>
                <value>166</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_COMPRESSED_READ</name>
                <value>104</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_EXCLUSIVE</name>
                <value>109</value>
              </parameter>
              <parameter>
                <name>OUT_ST_DATA_W</name>
                <value>180</value>
              </parameter>
              <parameter>
                <name>PACKING</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>RESPONSE_PATH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_width_adapter</className>
            <version>19.2.0</version>
            <name>f2sdram_only_master_master_cmd_width_adapter</name>
            <uniqueName>ghrd_hps_system_altera_merlin_width_adapter_1920_riwobpq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/f2sdram_only_master_master_cmd_width_adapter.clk</name>
                <end>f2sdram_only_master_master_cmd_width_adapter/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>f2sdram_only_master_master_cmd_width_adapter.src/cmd_demux_002.sink</name>
                <end>cmd_demux_002/sink</end>
                <start>f2sdram_only_master_master_cmd_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>f2sdram_only_master_master_limiter.cmd_src/f2sdram_only_master_master_cmd_width_adapter.sink</name>
                <end>f2sdram_only_master_master_cmd_width_adapter/sink</end>
                <start>f2sdram_only_master_master_limiter/cmd_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>f2sdram_only_master_master_translator_reset_reset_bridge.out_reset/f2sdram_only_master_master_cmd_width_adapter.clk_reset</name>
                <end>f2sdram_only_master_master_cmd_width_adapter/clk_reset</end>
                <start>f2sdram_only_master_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_1.f2sdram_only_master_master_cmd_width_adapter</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">f2sdram_only_master_master_limiter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ENABLE_CONCURRENT_SUBORDINATE_ACCESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_BURST_LENGTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MAX_OUTSTANDING_RESPONSES</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(143) domain(142:141) snoop(140:137) barrier(136:135) ori_burst_size(134:132) response_status(131:130) cache(129:126) protection(125:123) thread_id(122) dest_id(121) src_id(120) qos(119:116) begin_burst(115) data_sideband(114:107) addr_sideband(106:99) burst_type(98:97) burst_size(96:94) burstwrap(93:86) byte_cnt(85:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NO_REPEATED_IDS_BETWEEN_SUBORDINATES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PIPELINED</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>85</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>74</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>120</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>120</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_H</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_L</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>69</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>70</value>
              </parameter>
              <parameter>
                <name>REORDER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>144</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_traffic_limiter</className>
            <version>19.1</version>
            <name>f2sdram_only_master_master_limiter</name>
            <uniqueName>ghrd_hps_system_altera_merlin_traffic_limiter_191_6blplji</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/f2sdram_only_master_master_limiter.clk</name>
                <end>f2sdram_only_master_master_limiter/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>f2sdram_only_master_master_limiter.cmd_src/f2sdram_only_master_master_cmd_width_adapter.sink</name>
                <end>f2sdram_only_master_master_cmd_width_adapter/sink</end>
                <start>f2sdram_only_master_master_limiter/cmd_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>f2sdram_only_master_master_limiter.rsp_src/f2sdram_only_master_master_agent.rp</name>
                <end>f2sdram_only_master_master_agent/rp</end>
                <start>f2sdram_only_master_master_limiter/rsp_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>f2sdram_only_master_master_rsp_width_adapter.src/f2sdram_only_master_master_limiter.rsp_sink</name>
                <end>f2sdram_only_master_master_limiter/rsp_sink</end>
                <start>f2sdram_only_master_master_rsp_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>f2sdram_only_master_master_translator_reset_reset_bridge.out_reset/f2sdram_only_master_master_limiter.clk_reset</name>
                <end>f2sdram_only_master_master_limiter/clk_reset</end>
                <start>f2sdram_only_master_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>router_002.src/f2sdram_only_master_master_limiter.cmd_sink</name>
                <end>f2sdram_only_master_master_limiter/cmd_sink</end>
                <start>router_002/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_1.f2sdram_only_master_master_limiter</path>
          </instanceData>
          <children>
            <node>
              <instanceKey xsi:type="xs:string">my_altera_avalon_sc_fifo_dest_id_fifo</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>BITS_PER_SYMBOL</name>
                    <value>3</value>
                  </parameter>
                  <parameter>
                    <name>CHANNEL_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>EMPTY_LATENCY</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>EMPTY_WIDTH</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>ERROR_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>EXPLICIT_MAXCHANNEL</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>FIFO_DEPTH</name>
                    <value>2</value>
                  </parameter>
                  <parameter>
                    <name>SYMBOLS_PER_BEAT</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYNC_RESET</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>USE_ALMOST_EMPTY_IF</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_ALMOST_FULL_IF</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_FILL_LEVEL</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_MEMORY_BLOCKS</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_PACKETS</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_STORE_FORWARD</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_merlin_traffic_limiter_altera_avalon_sc_fifo</className>
                <version>19.1</version>
                <name>my_altera_avalon_sc_fifo_dest_id_fifo</name>
                <uniqueName>ghrd_hps_system_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_jiqvuxy</uniqueName>
                <nonce>0</nonce>
                <incidentConnections></incidentConnections>
                <path>ghrd_hps_system.mm_interconnect_1.f2sdram_only_master_master_limiter.my_altera_avalon_sc_fifo_dest_id_fifo</path>
              </instanceData>
              <children>
                <node>
                  <instanceKey xsi:type="xs:string">my_altera_avalon_sc_fifo_dest_id_fifo</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>BITS_PER_SYMBOL</name>
                        <value>3</value>
                      </parameter>
                      <parameter>
                        <name>CHANNEL_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>EMPTY_LATENCY</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>EMPTY_WIDTH</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                        <value>false</value>
                      </parameter>
                      <parameter>
                        <name>ERROR_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>EXPLICIT_MAXCHANNEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>FIFO_DEPTH</name>
                        <value>2</value>
                      </parameter>
                      <parameter>
                        <name>SYMBOLS_PER_BEAT</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_ALMOST_EMPTY_IF</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_ALMOST_FULL_IF</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_FILL_LEVEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_MEMORY_BLOCKS</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_PACKETS</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_STORE_FORWARD</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_avalon_sc_fifo</className>
                    <version>19.3.1</version>
                    <name>my_altera_avalon_sc_fifo_dest_id_fifo</name>
                    <uniqueName>ghrd_hps_system_altera_avalon_sc_fifo_1931_vhmcgqy</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections></incidentConnections>
                    <path>ghrd_hps_system.mm_interconnect_1.f2sdram_only_master_master_limiter.my_altera_avalon_sc_fifo_dest_id_fifo.my_altera_avalon_sc_fifo_dest_id_fifo</path>
                  </instanceData>
                  <children></children>
                </node>
              </children>
            </node>
          </children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">f2sdram_only_master_master_rsp_width_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>COMMAND_SIZE_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>CONSTANT_BURST_SIZE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ENABLE_ADDRESS_ALIGNMENT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>IN_MERLIN_PACKET_FORMAT</name>
                <value>wunique(179) domain(178:177) snoop(176:173) barrier(172:171) ori_burst_size(170:168) response_status(167:166) cache(165:162) protection(161:159) thread_id(158) dest_id(157) src_id(156) qos(155:152) begin_burst(151) data_sideband(150:143) addr_sideband(142:135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_H</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_L</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_H</name>
                <value>129</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_L</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_H</name>
                <value>132</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_L</name>
                <value>130</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_H</name>
                <value>134</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_L</name>
                <value>133</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_H</name>
                <value>71</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_L</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_H</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_L</name>
                <value>110</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_H</name>
                <value>63</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_H</name>
                <value>170</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_L</name>
                <value>168</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_H</name>
                <value>167</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_L</name>
                <value>166</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_COMPRESSED_READ</name>
                <value>104</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_EXCLUSIVE</name>
                <value>109</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_WRITE</name>
                <value>106</value>
              </parameter>
              <parameter>
                <name>IN_ST_DATA_W</name>
                <value>180</value>
              </parameter>
              <parameter>
                <name>OPTIMIZE_FOR_RSP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>OUT_MERLIN_PACKET_FORMAT</name>
                <value>wunique(143) domain(142:141) snoop(140:137) barrier(136:135) ori_burst_size(134:132) response_status(131:130) cache(129:126) protection(125:123) thread_id(122) dest_id(121) src_id(120) qos(119:116) begin_burst(115) data_sideband(114:107) addr_sideband(106:99) burst_type(98:97) burst_size(96:94) burstwrap(93:86) byte_cnt(85:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_H</name>
                <value>67</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_H</name>
                <value>96</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_L</name>
                <value>94</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_H</name>
                <value>98</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_L</name>
                <value>97</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_H</name>
                <value>85</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_L</name>
                <value>74</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_H</name>
                <value>134</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_L</name>
                <value>132</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_H</name>
                <value>131</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_L</name>
                <value>130</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_COMPRESSED_READ</name>
                <value>68</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_EXCLUSIVE</name>
                <value>73</value>
              </parameter>
              <parameter>
                <name>OUT_ST_DATA_W</name>
                <value>144</value>
              </parameter>
              <parameter>
                <name>PACKING</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>RESPONSE_PATH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_width_adapter</className>
            <version>19.2.0</version>
            <name>f2sdram_only_master_master_rsp_width_adapter</name>
            <uniqueName>ghrd_hps_system_altera_merlin_width_adapter_1920_7l6r2hy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/f2sdram_only_master_master_rsp_width_adapter.clk</name>
                <end>f2sdram_only_master_master_rsp_width_adapter/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>f2sdram_only_master_master_rsp_width_adapter.src/f2sdram_only_master_master_limiter.rsp_sink</name>
                <end>f2sdram_only_master_master_limiter/rsp_sink</end>
                <start>f2sdram_only_master_master_rsp_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>f2sdram_only_master_master_translator_reset_reset_bridge.out_reset/f2sdram_only_master_master_rsp_width_adapter.clk_reset</name>
                <end>f2sdram_only_master_master_rsp_width_adapter/clk_reset</end>
                <start>f2sdram_only_master_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_mux_002.src/f2sdram_only_master_master_rsp_width_adapter.sink</name>
                <end>f2sdram_only_master_master_rsp_width_adapter/sink</end>
                <start>rsp_mux_002/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_1.f2sdram_only_master_master_rsp_width_adapter</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">f2sdram_only_master_master_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUTPUTENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WAITREQUEST_ALLOWANCE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_master_translator</className>
            <version>19.2</version>
            <name>f2sdram_only_master_master_translator</name>
            <uniqueName>ghrd_hps_system_altera_merlin_master_translator_192_lykd4la</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/f2sdram_only_master_master_translator.clk</name>
                <end>f2sdram_only_master_master_translator/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>23.2</version>
                <name>f2sdram_only_master_master_translator.avalon_universal_master_0/f2sdram_only_master_master_agent.av</name>
                <end>f2sdram_only_master_master_agent/av</end>
                <start>f2sdram_only_master_master_translator/avalon_universal_master_0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>f2sdram_only_master_master_translator_reset_reset_bridge.out_reset/f2sdram_only_master_master_translator.reset</name>
                <end>f2sdram_only_master_master_translator/reset</end>
                <start>f2sdram_only_master_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_1.f2sdram_only_master_master_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">f2sdram_only_master_master_translator_reset_reset_bridge</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACTIVE_LOW_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>NUM_RESET_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNCHRONOUS_EDGES</name>
                <value>deassert</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_reset_bridge</className>
            <version>19.2.0</version>
            <name>f2sdram_only_master_master_translator_reset_reset_bridge</name>
            <uniqueName>ghrd_hps_system_altera_reset_bridge_1920_t4e2nri</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/f2sdram_only_master_master_translator_reset_reset_bridge.clk</name>
                <end>f2sdram_only_master_master_translator_reset_reset_bridge/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>f2sdram_only_master_master_translator_reset_reset_bridge.out_reset/agilex_5_soc_f2sdram_agent.reset_sink</name>
                <end>agilex_5_soc_f2sdram_agent/reset_sink</end>
                <start>f2sdram_only_master_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>f2sdram_only_master_master_translator_reset_reset_bridge.out_reset/agilex_5_soc_f2sdram_translator.clk_reset</name>
                <end>agilex_5_soc_f2sdram_translator/clk_reset</end>
                <start>f2sdram_only_master_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>f2sdram_only_master_master_translator_reset_reset_bridge.out_reset/cmd_demux.clk_reset</name>
                <end>cmd_demux/clk_reset</end>
                <start>f2sdram_only_master_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>f2sdram_only_master_master_translator_reset_reset_bridge.out_reset/cmd_demux_001.clk_reset</name>
                <end>cmd_demux_001/clk_reset</end>
                <start>f2sdram_only_master_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>f2sdram_only_master_master_translator_reset_reset_bridge.out_reset/cmd_demux_002.clk_reset</name>
                <end>cmd_demux_002/clk_reset</end>
                <start>f2sdram_only_master_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>f2sdram_only_master_master_translator_reset_reset_bridge.out_reset/cmd_mux.clk_reset</name>
                <end>cmd_mux/clk_reset</end>
                <start>f2sdram_only_master_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>f2sdram_only_master_master_translator_reset_reset_bridge.out_reset/cmd_mux_001.clk_reset</name>
                <end>cmd_mux_001/clk_reset</end>
                <start>f2sdram_only_master_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>f2sdram_only_master_master_translator_reset_reset_bridge.out_reset/f2sdram_only_master_master_agent.clk_reset</name>
                <end>f2sdram_only_master_master_agent/clk_reset</end>
                <start>f2sdram_only_master_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>f2sdram_only_master_master_translator_reset_reset_bridge.out_reset/f2sdram_only_master_master_cmd_width_adapter.clk_reset</name>
                <end>f2sdram_only_master_master_cmd_width_adapter/clk_reset</end>
                <start>f2sdram_only_master_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>f2sdram_only_master_master_translator_reset_reset_bridge.out_reset/f2sdram_only_master_master_limiter.clk_reset</name>
                <end>f2sdram_only_master_master_limiter/clk_reset</end>
                <start>f2sdram_only_master_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>f2sdram_only_master_master_translator_reset_reset_bridge.out_reset/f2sdram_only_master_master_rsp_width_adapter.clk_reset</name>
                <end>f2sdram_only_master_master_rsp_width_adapter/clk_reset</end>
                <start>f2sdram_only_master_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>f2sdram_only_master_master_translator_reset_reset_bridge.out_reset/f2sdram_only_master_master_translator.reset</name>
                <end>f2sdram_only_master_master_translator/reset</end>
                <start>f2sdram_only_master_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>f2sdram_only_master_master_translator_reset_reset_bridge.out_reset/router.clk_reset</name>
                <end>router/clk_reset</end>
                <start>f2sdram_only_master_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>f2sdram_only_master_master_translator_reset_reset_bridge.out_reset/router_001.clk_reset</name>
                <end>router_001/clk_reset</end>
                <start>f2sdram_only_master_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>f2sdram_only_master_master_translator_reset_reset_bridge.out_reset/router_002.clk_reset</name>
                <end>router_002/clk_reset</end>
                <start>f2sdram_only_master_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>f2sdram_only_master_master_translator_reset_reset_bridge.out_reset/router_003.clk_reset</name>
                <end>router_003/clk_reset</end>
                <start>f2sdram_only_master_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>f2sdram_only_master_master_translator_reset_reset_bridge.out_reset/router_004.clk_reset</name>
                <end>router_004/clk_reset</end>
                <start>f2sdram_only_master_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>f2sdram_only_master_master_translator_reset_reset_bridge.out_reset/rsp_demux.clk_reset</name>
                <end>rsp_demux/clk_reset</end>
                <start>f2sdram_only_master_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>f2sdram_only_master_master_translator_reset_reset_bridge.out_reset/rsp_demux_001.clk_reset</name>
                <end>rsp_demux_001/clk_reset</end>
                <start>f2sdram_only_master_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>f2sdram_only_master_master_translator_reset_reset_bridge.out_reset/rsp_mux.clk_reset</name>
                <end>rsp_mux/clk_reset</end>
                <start>f2sdram_only_master_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>f2sdram_only_master_master_translator_reset_reset_bridge.out_reset/rsp_mux_001.clk_reset</name>
                <end>rsp_mux_001/clk_reset</end>
                <start>f2sdram_only_master_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>f2sdram_only_master_master_translator_reset_reset_bridge.out_reset/rsp_mux_002.clk_reset</name>
                <end>rsp_mux_002/clk_reset</end>
                <start>f2sdram_only_master_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>f2sdram_only_master_master_translator_reset_reset_bridge.out_reset/video_sys_0_hdmi_dmac_master_agent.clk_reset</name>
                <end>video_sys_0_hdmi_dmac_master_agent/clk_reset</end>
                <start>f2sdram_only_master_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_1.f2sdram_only_master_master_translator_reset_reset_bridge</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x100000000</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(179) domain(178:177) snoop(176:173) barrier(172:171) ori_burst_size(170:168) response_status(167:166) cache(165:162) protection(161:159) thread_id(158) dest_id(157) src_id(156) qos(155:152) begin_burst(151) data_sideband(150:143) addr_sideband(142:135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>157</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>157</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>161</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>159</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>107</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>106</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:1:0x0:0x100000000:write:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>180</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>write</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>19.2.1</version>
            <name>router</name>
            <uniqueName>ghrd_hps_system_altera_merlin_router_1921_xvuxruy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/router.clk</name>
                <end>router/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>f2sdram_only_master_master_translator_reset_reset_bridge.out_reset/router.clk_reset</name>
                <end>router/clk_reset</end>
                <start>f2sdram_only_master_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>router.src/cmd_demux.sink</name>
                <end>cmd_demux/sink</end>
                <start>router/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>video_sys_0_hdmi_dmac_master_agent.write_cp/router.sink</name>
                <end>router/sink</end>
                <start>video_sys_0_hdmi_dmac_master_agent/write_cp</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_1.router</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x100000000</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(179) domain(178:177) snoop(176:173) barrier(172:171) ori_burst_size(170:168) response_status(167:166) cache(165:162) protection(161:159) thread_id(158) dest_id(157) src_id(156) qos(155:152) begin_burst(151) data_sideband(150:143) addr_sideband(142:135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>157</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>157</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>161</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>159</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>107</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>106</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:1:0x0:0x100000000:read:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>180</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>read</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>19.2.1</version>
            <name>router_001</name>
            <uniqueName>ghrd_hps_system_altera_merlin_router_1921_cijrtpi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/router_001.clk</name>
                <end>router_001/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>f2sdram_only_master_master_translator_reset_reset_bridge.out_reset/router_001.clk_reset</name>
                <end>router_001/clk_reset</end>
                <start>f2sdram_only_master_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>router_001.src/cmd_demux_001.sink</name>
                <end>cmd_demux_001/sink</end>
                <start>router_001/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>video_sys_0_hdmi_dmac_master_agent.read_cp/router_001.sink</name>
                <end>router_001/sink</end>
                <start>video_sys_0_hdmi_dmac_master_agent/read_cp</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_1.router_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_002</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>01,10</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0,0</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x100000000,0x100000000</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(143) domain(142:141) snoop(140:137) barrier(136:135) ori_burst_size(134:132) response_status(131:130) cache(129:126) protection(125:123) thread_id(122) dest_id(121) src_id(120) qos(119:116) begin_burst(115) data_sideband(114:107) addr_sideband(106:99) burst_type(98:97) burst_size(96:94) burstwrap(93:86) byte_cnt(85:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1,1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>67</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>125</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>123</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>71</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>70</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0,0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0,0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:01:0x0:0x100000000:write:1:0:0:1,0:10:0x0:0x100000000:read:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0,0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>144</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>write,read</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>19.2.1</version>
            <name>router_002</name>
            <uniqueName>ghrd_hps_system_altera_merlin_router_1921_mcflmxq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/router_002.clk</name>
                <end>router_002/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>f2sdram_only_master_master_agent.cp/router_002.sink</name>
                <end>router_002/sink</end>
                <start>f2sdram_only_master_master_agent/cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>f2sdram_only_master_master_translator_reset_reset_bridge.out_reset/router_002.clk_reset</name>
                <end>router_002/clk_reset</end>
                <start>f2sdram_only_master_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>router_002.src/f2sdram_only_master_master_limiter.cmd_sink</name>
                <end>f2sdram_only_master_master_limiter/cmd_sink</end>
                <start>router_002/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_1.router_002</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_003</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>01,10</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>1,0</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x0,0x0</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(179) domain(178:177) snoop(176:173) barrier(172:171) ori_burst_size(170:168) response_status(167:166) cache(165:162) protection(161:159) thread_id(158) dest_id(157) src_id(156) qos(155:152) begin_burst(151) data_sideband(150:143) addr_sideband(142:135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1,1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>157</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>157</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>161</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>159</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>107</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>106</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0,0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0,0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>1:01:0x0:0x0:write:1:0:0:1,0:10:0x0:0x0:both:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0,0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>180</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>write,both</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>19.2.1</version>
            <name>router_003</name>
            <uniqueName>ghrd_hps_system_altera_merlin_router_1921_rzqs6cy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>agilex_5_soc_f2sdram_agent.write_rp/router_003.sink</name>
                <end>router_003/sink</end>
                <start>agilex_5_soc_f2sdram_agent/write_rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/router_003.clk</name>
                <end>router_003/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>f2sdram_only_master_master_translator_reset_reset_bridge.out_reset/router_003.clk_reset</name>
                <end>router_003/clk_reset</end>
                <start>f2sdram_only_master_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>router_003.src/rsp_demux.sink</name>
                <end>rsp_demux/sink</end>
                <start>router_003/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_1.router_003</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_004</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>01,10</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>1,0</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x0,0x0</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(179) domain(178:177) snoop(176:173) barrier(172:171) ori_burst_size(170:168) response_status(167:166) cache(165:162) protection(161:159) thread_id(158) dest_id(157) src_id(156) qos(155:152) begin_burst(151) data_sideband(150:143) addr_sideband(142:135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1,1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>157</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>157</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>161</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>159</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>107</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>106</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0,0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0,0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>1:01:0x0:0x0:read:1:0:0:1,0:10:0x0:0x0:both:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0,0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>180</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>read,both</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>19.2.1</version>
            <name>router_004</name>
            <uniqueName>ghrd_hps_system_altera_merlin_router_1921_mldvohy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>agilex_5_soc_f2sdram_agent.read_rp/router_004.sink</name>
                <end>router_004/sink</end>
                <start>agilex_5_soc_f2sdram_agent/read_rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/router_004.clk</name>
                <end>router_004/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>f2sdram_only_master_master_translator_reset_reset_bridge.out_reset/router_004.clk_reset</name>
                <end>router_004/clk_reset</end>
                <start>f2sdram_only_master_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>router_004.src/rsp_demux_001.sink</name>
                <end>rsp_demux_001/sink</end>
                <start>router_004/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_1.router_004</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_demux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(179) domain(178:177) snoop(176:173) barrier(172:171) ori_burst_size(170:168) response_status(167:166) cache(165:162) protection(161:159) thread_id(158) dest_id(157) src_id(156) qos(155:152) begin_burst(151) data_sideband(150:143) addr_sideband(142:135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>180</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>19.2.1</version>
            <name>rsp_demux</name>
            <uniqueName>ghrd_hps_system_altera_merlin_demultiplexer_1921_xojkd3q</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/rsp_demux.clk</name>
                <end>rsp_demux/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>f2sdram_only_master_master_translator_reset_reset_bridge.out_reset/rsp_demux.clk_reset</name>
                <end>rsp_demux/clk_reset</end>
                <start>f2sdram_only_master_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>router_003.src/rsp_demux.sink</name>
                <end>rsp_demux/sink</end>
                <start>router_003/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_demux.src0/rsp_mux.sink0</name>
                <end>rsp_mux/sink0</end>
                <start>rsp_demux/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_demux.src1/rsp_mux_002.sink0</name>
                <end>rsp_mux_002/sink0</end>
                <start>rsp_demux/src1</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_1.rsp_demux</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_demux_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(179) domain(178:177) snoop(176:173) barrier(172:171) ori_burst_size(170:168) response_status(167:166) cache(165:162) protection(161:159) thread_id(158) dest_id(157) src_id(156) qos(155:152) begin_burst(151) data_sideband(150:143) addr_sideband(142:135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>180</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>19.2.1</version>
            <name>rsp_demux_001</name>
            <uniqueName>ghrd_hps_system_altera_merlin_demultiplexer_1921_xojkd3q</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/rsp_demux_001.clk</name>
                <end>rsp_demux_001/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>f2sdram_only_master_master_translator_reset_reset_bridge.out_reset/rsp_demux_001.clk_reset</name>
                <end>rsp_demux_001/clk_reset</end>
                <start>f2sdram_only_master_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>router_004.src/rsp_demux_001.sink</name>
                <end>rsp_demux_001/sink</end>
                <start>router_004/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_demux_001.src0/rsp_mux_001.sink0</name>
                <end>rsp_mux_001/sink0</end>
                <start>rsp_demux_001/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_demux_001.src1/rsp_mux_002.sink1</name>
                <end>rsp_mux_002/sink1</end>
                <start>rsp_demux_001/src1</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_1.rsp_demux_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_mux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>no-arb</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(179) domain(178:177) snoop(176:173) barrier(172:171) ori_burst_size(170:168) response_status(167:166) cache(165:162) protection(161:159) thread_id(158) dest_id(157) src_id(156) qos(155:152) begin_burst(151) data_sideband(150:143) addr_sideband(142:135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>108</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>180</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>19.2.1</version>
            <name>rsp_mux</name>
            <uniqueName>ghrd_hps_system_altera_merlin_multiplexer_1921_n6lxdgy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/rsp_mux.clk</name>
                <end>rsp_mux/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>f2sdram_only_master_master_translator_reset_reset_bridge.out_reset/rsp_mux.clk_reset</name>
                <end>rsp_mux/clk_reset</end>
                <start>f2sdram_only_master_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_demux.src0/rsp_mux.sink0</name>
                <end>rsp_mux/sink0</end>
                <start>rsp_demux/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_mux.src/video_sys_0_hdmi_dmac_master_agent.write_rp</name>
                <end>video_sys_0_hdmi_dmac_master_agent/write_rp</end>
                <start>rsp_mux/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_1.rsp_mux</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_mux_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>no-arb</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(179) domain(178:177) snoop(176:173) barrier(172:171) ori_burst_size(170:168) response_status(167:166) cache(165:162) protection(161:159) thread_id(158) dest_id(157) src_id(156) qos(155:152) begin_burst(151) data_sideband(150:143) addr_sideband(142:135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>108</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>180</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>19.2.1</version>
            <name>rsp_mux_001</name>
            <uniqueName>ghrd_hps_system_altera_merlin_multiplexer_1921_n6lxdgy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/rsp_mux_001.clk</name>
                <end>rsp_mux_001/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>f2sdram_only_master_master_translator_reset_reset_bridge.out_reset/rsp_mux_001.clk_reset</name>
                <end>rsp_mux_001/clk_reset</end>
                <start>f2sdram_only_master_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_demux_001.src0/rsp_mux_001.sink0</name>
                <end>rsp_mux_001/sink0</end>
                <start>rsp_demux_001/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_mux_001.src/video_sys_0_hdmi_dmac_master_agent.read_rp</name>
                <end>video_sys_0_hdmi_dmac_master_agent/read_rp</end>
                <start>rsp_mux_001/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_1.rsp_mux_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_mux_002</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>no-arb</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1,1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(179) domain(178:177) snoop(176:173) barrier(172:171) ori_burst_size(170:168) response_status(167:166) cache(165:162) protection(161:159) thread_id(158) dest_id(157) src_id(156) qos(155:152) begin_burst(151) data_sideband(150:143) addr_sideband(142:135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>108</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>180</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>19.2.1</version>
            <name>rsp_mux_002</name>
            <uniqueName>ghrd_hps_system_altera_merlin_multiplexer_1921_bvxfr4q</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/rsp_mux_002.clk</name>
                <end>rsp_mux_002/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>f2sdram_only_master_master_translator_reset_reset_bridge.out_reset/rsp_mux_002.clk_reset</name>
                <end>rsp_mux_002/clk_reset</end>
                <start>f2sdram_only_master_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_demux.src1/rsp_mux_002.sink0</name>
                <end>rsp_mux_002/sink0</end>
                <start>rsp_demux/src1</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_demux_001.src1/rsp_mux_002.sink1</name>
                <end>rsp_mux_002/sink1</end>
                <start>rsp_demux_001/src1</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_mux_002.src/f2sdram_only_master_master_rsp_width_adapter.sink</name>
                <end>f2sdram_only_master_master_rsp_width_adapter/sink</end>
                <start>rsp_mux_002/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_1.rsp_mux_002</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">video_sys_0_hdmi_dmac_master_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACE_LITE_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ADDR_MAP</name>
                <value>&lt;?xml version="1.0" encoding="UTF-8"?&gt;
&lt;address_map&gt;
 &lt;slave
   id="0"
   name="agilex_5_soc_f2sdram_translator.s0"
   start="0x0000000000000000"
   end="0x00000000100000000"
   responds="1"
   user_default="0" /&gt;
&lt;/address_map&gt;
</value>
              </parameter>
              <parameter>
                <name>ADDR_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ADDR_WIDTH</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AXI_BURST_LENGTH_WIDTH</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AXI_LOCK_WIDTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>AXI_VERSION</name>
                <value>AXI3</value>
              </parameter>
              <parameter>
                <name>DATA_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ID_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(179) domain(178:177) snoop(176:173) barrier(172:171) ori_burst_size(170:168) response_status(167:166) cache(165:162) protection(161:159) thread_id(158) dest_id(157) src_id(156) qos(155:152) begin_burst(151) data_sideband(150:143) addr_sideband(142:135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_H</name>
                <value>142</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_L</name>
                <value>135</value>
              </parameter>
              <parameter>
                <name>PKT_BARRIER_H</name>
                <value>172</value>
              </parameter>
              <parameter>
                <name>PKT_BARRIER_L</name>
                <value>171</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>151</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>129</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>132</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>130</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_H</name>
                <value>134</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_L</name>
                <value>133</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>71</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>110</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_H</name>
                <value>165</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_L</name>
                <value>162</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>63</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_H</name>
                <value>150</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_L</name>
                <value>143</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>157</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>157</value>
              </parameter>
              <parameter>
                <name>PKT_DOMAIN_H</name>
                <value>178</value>
              </parameter>
              <parameter>
                <name>PKT_DOMAIN_L</name>
                <value>177</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>170</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>168</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>161</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>159</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_H</name>
                <value>155</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_L</name>
                <value>152</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>167</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>166</value>
              </parameter>
              <parameter>
                <name>PKT_SNOOP_H</name>
                <value>176</value>
              </parameter>
              <parameter>
                <name>PKT_SNOOP_L</name>
                <value>173</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>156</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>156</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_H</name>
                <value>158</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_L</name>
                <value>158</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>104</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_EXCLUSIVE</name>
                <value>109</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>108</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>105</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>107</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>106</value>
              </parameter>
              <parameter>
                <name>PKT_WUNIQUE</name>
                <value>179</value>
              </parameter>
              <parameter>
                <name>RDATA_WIDTH</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>READ_ISSUING_CAPABILITY</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>180</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_ADDR_USER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WDATA_WIDTH</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>WRITE_ISSUING_CAPABILITY</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_axi_master_ni</className>
            <version>19.4.1</version>
            <name>video_sys_0_hdmi_dmac_master_agent</name>
            <uniqueName>ghrd_hps_system_altera_merlin_axi_master_ni_1941_dfsyzvi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/video_sys_0_hdmi_dmac_master_agent.clk</name>
                <end>video_sys_0_hdmi_dmac_master_agent/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>f2sdram_only_master_master_translator_reset_reset_bridge.out_reset/video_sys_0_hdmi_dmac_master_agent.clk_reset</name>
                <end>video_sys_0_hdmi_dmac_master_agent/clk_reset</end>
                <start>f2sdram_only_master_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_mux.src/video_sys_0_hdmi_dmac_master_agent.write_rp</name>
                <end>video_sys_0_hdmi_dmac_master_agent/write_rp</end>
                <start>rsp_mux/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_mux_001.src/video_sys_0_hdmi_dmac_master_agent.read_rp</name>
                <end>video_sys_0_hdmi_dmac_master_agent/read_rp</end>
                <start>rsp_mux_001/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>video_sys_0_hdmi_dmac_master_agent.read_cp/router_001.sink</name>
                <end>router_001/sink</end>
                <start>video_sys_0_hdmi_dmac_master_agent/read_cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>video_sys_0_hdmi_dmac_master_agent.write_cp/router.sink</name>
                <end>router/sink</end>
                <start>video_sys_0_hdmi_dmac_master_agent/write_cp</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_1.video_sys_0_hdmi_dmac_master_agent</path>
          </instanceData>
          <children></children>
        </node>
      </children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">mm_interconnect_2</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>COMPOSE_CONTENTS</name>
            <value>add_instance {agilex_5_soc_hps2fpga_translator} {altera_merlin_axi_translator};set_instance_parameter_value {agilex_5_soc_hps2fpga_translator} {USE_S0_AWID} {1};set_instance_parameter_value {agilex_5_soc_hps2fpga_translator} {USE_S0_AWREGION} {0};set_instance_parameter_value {agilex_5_soc_hps2fpga_translator} {USE_M0_AWREGION} {1};set_instance_parameter_value {agilex_5_soc_hps2fpga_translator} {USE_S0_AWLEN} {1};set_instance_parameter_value {agilex_5_soc_hps2fpga_translator} {USE_S0_AWSIZE} {1};set_instance_parameter_value {agilex_5_soc_hps2fpga_translator} {USE_S0_AWBURST} {1};set_instance_parameter_value {agilex_5_soc_hps2fpga_translator} {USE_S0_AWLOCK} {1};set_instance_parameter_value {agilex_5_soc_hps2fpga_translator} {USE_M0_AWLOCK} {1};set_instance_parameter_value {agilex_5_soc_hps2fpga_translator} {USE_S0_AWCACHE} {1};set_instance_parameter_value {agilex_5_soc_hps2fpga_translator} {USE_M0_AWCACHE} {1};set_instance_parameter_value {agilex_5_soc_hps2fpga_translator} {USE_M0_AWPROT} {1};set_instance_parameter_value {agilex_5_soc_hps2fpga_translator} {USE_S0_AWQOS} {0};set_instance_parameter_value {agilex_5_soc_hps2fpga_translator} {USE_M0_AWQOS} {1};set_instance_parameter_value {agilex_5_soc_hps2fpga_translator} {USE_S0_WSTRB} {1};set_instance_parameter_value {agilex_5_soc_hps2fpga_translator} {USE_M0_WLAST} {1};set_instance_parameter_value {agilex_5_soc_hps2fpga_translator} {USE_S0_BID} {1};set_instance_parameter_value {agilex_5_soc_hps2fpga_translator} {USE_S0_BRESP} {1};set_instance_parameter_value {agilex_5_soc_hps2fpga_translator} {USE_M0_BRESP} {1};set_instance_parameter_value {agilex_5_soc_hps2fpga_translator} {USE_S0_ARID} {1};set_instance_parameter_value {agilex_5_soc_hps2fpga_translator} {USE_S0_ARREGION} {0};set_instance_parameter_value {agilex_5_soc_hps2fpga_translator} {USE_M0_ARREGION} {1};set_instance_parameter_value {agilex_5_soc_hps2fpga_translator} {USE_S0_ARLEN} {1};set_instance_parameter_value {agilex_5_soc_hps2fpga_translator} {USE_S0_ARSIZE} {1};set_instance_parameter_value {agilex_5_soc_hps2fpga_translator} {USE_S0_ARBURST} {1};set_instance_parameter_value {agilex_5_soc_hps2fpga_translator} {USE_S0_ARLOCK} {1};set_instance_parameter_value {agilex_5_soc_hps2fpga_translator} {USE_M0_ARLOCK} {1};set_instance_parameter_value {agilex_5_soc_hps2fpga_translator} {USE_M0_ARCACHE} {1};set_instance_parameter_value {agilex_5_soc_hps2fpga_translator} {USE_M0_ARQOS} {1};set_instance_parameter_value {agilex_5_soc_hps2fpga_translator} {USE_M0_ARPROT} {1};set_instance_parameter_value {agilex_5_soc_hps2fpga_translator} {USE_S0_ARCACHE} {1};set_instance_parameter_value {agilex_5_soc_hps2fpga_translator} {USE_S0_ARQOS} {0};set_instance_parameter_value {agilex_5_soc_hps2fpga_translator} {USE_S0_RID} {1};set_instance_parameter_value {agilex_5_soc_hps2fpga_translator} {USE_S0_RRESP} {1};set_instance_parameter_value {agilex_5_soc_hps2fpga_translator} {USE_M0_RRESP} {1};set_instance_parameter_value {agilex_5_soc_hps2fpga_translator} {USE_S0_RLAST} {1};set_instance_parameter_value {agilex_5_soc_hps2fpga_translator} {M0_ID_WIDTH} {4};set_instance_parameter_value {agilex_5_soc_hps2fpga_translator} {DATA_WIDTH} {32};set_instance_parameter_value {agilex_5_soc_hps2fpga_translator} {S0_ID_WIDTH} {4};set_instance_parameter_value {agilex_5_soc_hps2fpga_translator} {M0_ADDR_WIDTH} {32};set_instance_parameter_value {agilex_5_soc_hps2fpga_translator} {S0_WRITE_ADDR_USER_WIDTH} {1};set_instance_parameter_value {agilex_5_soc_hps2fpga_translator} {S0_READ_ADDR_USER_WIDTH} {1};set_instance_parameter_value {agilex_5_soc_hps2fpga_translator} {M0_WRITE_ADDR_USER_WIDTH} {1};set_instance_parameter_value {agilex_5_soc_hps2fpga_translator} {M0_READ_ADDR_USER_WIDTH} {1};set_instance_parameter_value {agilex_5_soc_hps2fpga_translator} {S0_WRITE_DATA_USER_WIDTH} {1};set_instance_parameter_value {agilex_5_soc_hps2fpga_translator} {S0_WRITE_RESPONSE_DATA_USER_WIDTH} {1};set_instance_parameter_value {agilex_5_soc_hps2fpga_translator} {S0_READ_DATA_USER_WIDTH} {1};set_instance_parameter_value {agilex_5_soc_hps2fpga_translator} {M0_WRITE_DATA_USER_WIDTH} {1};set_instance_parameter_value {agilex_5_soc_hps2fpga_translator} {M0_WRITE_RESPONSE_DATA_USER_WIDTH} {1};set_instance_parameter_value {agilex_5_soc_hps2fpga_translator} {M0_READ_DATA_USER_WIDTH} {1};set_instance_parameter_value {agilex_5_soc_hps2fpga_translator} {S0_ADDR_WIDTH} {32};set_instance_parameter_value {agilex_5_soc_hps2fpga_translator} {USE_S0_AWUSER} {0};set_instance_parameter_value {agilex_5_soc_hps2fpga_translator} {USE_S0_ARUSER} {0};set_instance_parameter_value {agilex_5_soc_hps2fpga_translator} {USE_S0_WUSER} {0};set_instance_parameter_value {agilex_5_soc_hps2fpga_translator} {USE_S0_RUSER} {0};set_instance_parameter_value {agilex_5_soc_hps2fpga_translator} {USE_S0_BUSER} {0};set_instance_parameter_value {agilex_5_soc_hps2fpga_translator} {USE_M0_AWUSER} {1};set_instance_parameter_value {agilex_5_soc_hps2fpga_translator} {USE_M0_ARUSER} {1};set_instance_parameter_value {agilex_5_soc_hps2fpga_translator} {USE_M0_WUSER} {1};set_instance_parameter_value {agilex_5_soc_hps2fpga_translator} {USE_M0_RUSER} {1};set_instance_parameter_value {agilex_5_soc_hps2fpga_translator} {USE_M0_BUSER} {1};set_instance_parameter_value {agilex_5_soc_hps2fpga_translator} {M0_AXI_VERSION} {AXI4};set_instance_parameter_value {agilex_5_soc_hps2fpga_translator} {S0_AXI_VERSION} {AXI4};set_instance_parameter_value {agilex_5_soc_hps2fpga_translator} {WRITE_ISSUING_CAPABILITY} {1};set_instance_parameter_value {agilex_5_soc_hps2fpga_translator} {READ_ISSUING_CAPABILITY} {1};set_instance_parameter_value {agilex_5_soc_hps2fpga_translator} {COMBINED_ISSUING_CAPABILITY} {1};set_instance_parameter_value {agilex_5_soc_hps2fpga_translator} {WRITE_ACCEPTANCE_CAPABILITY} {16};set_instance_parameter_value {agilex_5_soc_hps2fpga_translator} {READ_ACCEPTANCE_CAPABILITY} {16};set_instance_parameter_value {agilex_5_soc_hps2fpga_translator} {COMBINED_ACCEPTANCE_CAPABILITY} {16};set_instance_parameter_value {agilex_5_soc_hps2fpga_translator} {READ_DATA_REORDERING_DEPTH} {1};set_instance_parameter_value {agilex_5_soc_hps2fpga_translator} {ACE_LITE_SUPPORT} {0};set_instance_parameter_value {agilex_5_soc_hps2fpga_translator} {SYNC_RESET} {1};add_instance {fpga_only_master_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {fpga_only_master_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {fpga_only_master_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {fpga_only_master_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {fpga_only_master_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {fpga_only_master_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {fpga_only_master_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {fpga_only_master_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {fpga_only_master_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {fpga_only_master_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {fpga_only_master_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {fpga_only_master_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {fpga_only_master_master_translator} {USE_READDATA} {1};set_instance_parameter_value {fpga_only_master_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {fpga_only_master_master_translator} {USE_READ} {1};set_instance_parameter_value {fpga_only_master_master_translator} {USE_WRITE} {1};set_instance_parameter_value {fpga_only_master_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {fpga_only_master_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {fpga_only_master_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {fpga_only_master_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {fpga_only_master_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {fpga_only_master_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {fpga_only_master_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {fpga_only_master_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {fpga_only_master_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {fpga_only_master_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {fpga_only_master_master_translator} {USE_LOCK} {0};set_instance_parameter_value {fpga_only_master_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {fpga_only_master_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {fpga_only_master_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {fpga_only_master_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {fpga_only_master_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {fpga_only_master_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {fpga_only_master_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {fpga_only_master_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {fpga_only_master_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {fpga_only_master_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {fpga_only_master_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {fpga_only_master_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {fpga_only_master_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {fpga_only_master_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {fpga_only_master_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {fpga_only_master_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {fpga_only_master_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {fpga_only_master_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {fpga_only_master_master_translator} {SYNC_RESET} {1};set_instance_parameter_value {fpga_only_master_master_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {fpga_only_master_master_translator} {USE_OUTPUTENABLE} {0};add_instance {onchip_sram_axi_s1_translator} {altera_merlin_axi_translator};set_instance_parameter_value {onchip_sram_axi_s1_translator} {USE_S0_AWID} {1};set_instance_parameter_value {onchip_sram_axi_s1_translator} {USE_S0_AWREGION} {1};set_instance_parameter_value {onchip_sram_axi_s1_translator} {USE_M0_AWREGION} {0};set_instance_parameter_value {onchip_sram_axi_s1_translator} {USE_S0_AWLEN} {1};set_instance_parameter_value {onchip_sram_axi_s1_translator} {USE_S0_AWSIZE} {1};set_instance_parameter_value {onchip_sram_axi_s1_translator} {USE_S0_AWBURST} {1};set_instance_parameter_value {onchip_sram_axi_s1_translator} {USE_S0_AWLOCK} {1};set_instance_parameter_value {onchip_sram_axi_s1_translator} {USE_M0_AWLOCK} {0};set_instance_parameter_value {onchip_sram_axi_s1_translator} {USE_S0_AWCACHE} {1};set_instance_parameter_value {onchip_sram_axi_s1_translator} {USE_M0_AWCACHE} {0};set_instance_parameter_value {onchip_sram_axi_s1_translator} {USE_M0_AWPROT} {0};set_instance_parameter_value {onchip_sram_axi_s1_translator} {USE_S0_AWQOS} {1};set_instance_parameter_value {onchip_sram_axi_s1_translator} {USE_M0_AWQOS} {0};set_instance_parameter_value {onchip_sram_axi_s1_translator} {USE_S0_WSTRB} {1};set_instance_parameter_value {onchip_sram_axi_s1_translator} {USE_M0_WLAST} {1};set_instance_parameter_value {onchip_sram_axi_s1_translator} {USE_S0_BID} {1};set_instance_parameter_value {onchip_sram_axi_s1_translator} {USE_S0_BRESP} {1};set_instance_parameter_value {onchip_sram_axi_s1_translator} {USE_M0_BRESP} {1};set_instance_parameter_value {onchip_sram_axi_s1_translator} {USE_S0_ARID} {1};set_instance_parameter_value {onchip_sram_axi_s1_translator} {USE_S0_ARREGION} {1};set_instance_parameter_value {onchip_sram_axi_s1_translator} {USE_M0_ARREGION} {0};set_instance_parameter_value {onchip_sram_axi_s1_translator} {USE_S0_ARLEN} {1};set_instance_parameter_value {onchip_sram_axi_s1_translator} {USE_S0_ARSIZE} {1};set_instance_parameter_value {onchip_sram_axi_s1_translator} {USE_S0_ARBURST} {1};set_instance_parameter_value {onchip_sram_axi_s1_translator} {USE_S0_ARLOCK} {1};set_instance_parameter_value {onchip_sram_axi_s1_translator} {USE_M0_ARLOCK} {0};set_instance_parameter_value {onchip_sram_axi_s1_translator} {USE_M0_ARCACHE} {0};set_instance_parameter_value {onchip_sram_axi_s1_translator} {USE_M0_ARQOS} {0};set_instance_parameter_value {onchip_sram_axi_s1_translator} {USE_M0_ARPROT} {0};set_instance_parameter_value {onchip_sram_axi_s1_translator} {USE_S0_ARCACHE} {1};set_instance_parameter_value {onchip_sram_axi_s1_translator} {USE_S0_ARQOS} {1};set_instance_parameter_value {onchip_sram_axi_s1_translator} {USE_S0_RID} {1};set_instance_parameter_value {onchip_sram_axi_s1_translator} {USE_S0_RRESP} {1};set_instance_parameter_value {onchip_sram_axi_s1_translator} {USE_M0_RRESP} {1};set_instance_parameter_value {onchip_sram_axi_s1_translator} {USE_S0_RLAST} {1};set_instance_parameter_value {onchip_sram_axi_s1_translator} {M0_ID_WIDTH} {7};set_instance_parameter_value {onchip_sram_axi_s1_translator} {DATA_WIDTH} {64};set_instance_parameter_value {onchip_sram_axi_s1_translator} {S0_ID_WIDTH} {7};set_instance_parameter_value {onchip_sram_axi_s1_translator} {M0_ADDR_WIDTH} {15};set_instance_parameter_value {onchip_sram_axi_s1_translator} {S0_WRITE_ADDR_USER_WIDTH} {1};set_instance_parameter_value {onchip_sram_axi_s1_translator} {S0_READ_ADDR_USER_WIDTH} {1};set_instance_parameter_value {onchip_sram_axi_s1_translator} {M0_WRITE_ADDR_USER_WIDTH} {1};set_instance_parameter_value {onchip_sram_axi_s1_translator} {M0_READ_ADDR_USER_WIDTH} {1};set_instance_parameter_value {onchip_sram_axi_s1_translator} {S0_WRITE_DATA_USER_WIDTH} {1};set_instance_parameter_value {onchip_sram_axi_s1_translator} {S0_WRITE_RESPONSE_DATA_USER_WIDTH} {1};set_instance_parameter_value {onchip_sram_axi_s1_translator} {S0_READ_DATA_USER_WIDTH} {1};set_instance_parameter_value {onchip_sram_axi_s1_translator} {M0_WRITE_DATA_USER_WIDTH} {1};set_instance_parameter_value {onchip_sram_axi_s1_translator} {M0_WRITE_RESPONSE_DATA_USER_WIDTH} {1};set_instance_parameter_value {onchip_sram_axi_s1_translator} {M0_READ_DATA_USER_WIDTH} {1};set_instance_parameter_value {onchip_sram_axi_s1_translator} {S0_ADDR_WIDTH} {15};set_instance_parameter_value {onchip_sram_axi_s1_translator} {USE_S0_AWUSER} {1};set_instance_parameter_value {onchip_sram_axi_s1_translator} {USE_S0_ARUSER} {1};set_instance_parameter_value {onchip_sram_axi_s1_translator} {USE_S0_WUSER} {1};set_instance_parameter_value {onchip_sram_axi_s1_translator} {USE_S0_RUSER} {1};set_instance_parameter_value {onchip_sram_axi_s1_translator} {USE_S0_BUSER} {1};set_instance_parameter_value {onchip_sram_axi_s1_translator} {USE_M0_AWUSER} {0};set_instance_parameter_value {onchip_sram_axi_s1_translator} {USE_M0_ARUSER} {0};set_instance_parameter_value {onchip_sram_axi_s1_translator} {USE_M0_WUSER} {0};set_instance_parameter_value {onchip_sram_axi_s1_translator} {USE_M0_RUSER} {0};set_instance_parameter_value {onchip_sram_axi_s1_translator} {USE_M0_BUSER} {0};set_instance_parameter_value {onchip_sram_axi_s1_translator} {M0_AXI_VERSION} {AXI4};set_instance_parameter_value {onchip_sram_axi_s1_translator} {S0_AXI_VERSION} {AXI4};set_instance_parameter_value {onchip_sram_axi_s1_translator} {WRITE_ISSUING_CAPABILITY} {16};set_instance_parameter_value {onchip_sram_axi_s1_translator} {READ_ISSUING_CAPABILITY} {16};set_instance_parameter_value {onchip_sram_axi_s1_translator} {COMBINED_ISSUING_CAPABILITY} {16};set_instance_parameter_value {onchip_sram_axi_s1_translator} {WRITE_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {onchip_sram_axi_s1_translator} {READ_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {onchip_sram_axi_s1_translator} {COMBINED_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {onchip_sram_axi_s1_translator} {READ_DATA_REORDERING_DEPTH} {1};set_instance_parameter_value {onchip_sram_axi_s1_translator} {ACE_LITE_SUPPORT} {0};set_instance_parameter_value {onchip_sram_axi_s1_translator} {SYNC_RESET} {1};add_instance {peripheral_sys_0_mm_peripheral_bridge_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_translator} {AV_ADDRESS_W} {24};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_translator} {AV_DATA_W} {32};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_translator} {USE_READ} {1};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {4};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_translator} {SYNC_RESET} {1};add_instance {agilex_5_soc_hps2fpga_agent} {altera_merlin_axi_master_ni};set_instance_parameter_value {agilex_5_soc_hps2fpga_agent} {ID_WIDTH} {4};set_instance_parameter_value {agilex_5_soc_hps2fpga_agent} {ADDR_WIDTH} {32};set_instance_parameter_value {agilex_5_soc_hps2fpga_agent} {RDATA_WIDTH} {32};set_instance_parameter_value {agilex_5_soc_hps2fpga_agent} {WDATA_WIDTH} {32};set_instance_parameter_value {agilex_5_soc_hps2fpga_agent} {ADDR_USER_WIDTH} {1};set_instance_parameter_value {agilex_5_soc_hps2fpga_agent} {DATA_USER_WIDTH} {1};set_instance_parameter_value {agilex_5_soc_hps2fpga_agent} {USE_ADDR_USER} {1};set_instance_parameter_value {agilex_5_soc_hps2fpga_agent} {AXI_VERSION} {AXI4};set_instance_parameter_value {agilex_5_soc_hps2fpga_agent} {ACE_LITE_SUPPORT} {0};set_instance_parameter_value {agilex_5_soc_hps2fpga_agent} {WRITE_ISSUING_CAPABILITY} {1};set_instance_parameter_value {agilex_5_soc_hps2fpga_agent} {READ_ISSUING_CAPABILITY} {1};set_instance_parameter_value {agilex_5_soc_hps2fpga_agent} {PKT_BEGIN_BURST} {101};set_instance_parameter_value {agilex_5_soc_hps2fpga_agent} {PKT_CACHE_H} {118};set_instance_parameter_value {agilex_5_soc_hps2fpga_agent} {PKT_CACHE_L} {115};set_instance_parameter_value {agilex_5_soc_hps2fpga_agent} {PKT_ADDR_SIDEBAND_H} {99};set_instance_parameter_value {agilex_5_soc_hps2fpga_agent} {PKT_ADDR_SIDEBAND_L} {99};set_instance_parameter_value {agilex_5_soc_hps2fpga_agent} {PKT_PROTECTION_H} {114};set_instance_parameter_value {agilex_5_soc_hps2fpga_agent} {PKT_PROTECTION_L} {112};set_instance_parameter_value {agilex_5_soc_hps2fpga_agent} {PKT_BURST_SIZE_H} {96};set_instance_parameter_value {agilex_5_soc_hps2fpga_agent} {PKT_BURST_SIZE_L} {94};set_instance_parameter_value {agilex_5_soc_hps2fpga_agent} {PKT_BURST_TYPE_H} {98};set_instance_parameter_value {agilex_5_soc_hps2fpga_agent} {PKT_BURST_TYPE_L} {97};set_instance_parameter_value {agilex_5_soc_hps2fpga_agent} {PKT_RESPONSE_STATUS_L} {119};set_instance_parameter_value {agilex_5_soc_hps2fpga_agent} {PKT_RESPONSE_STATUS_H} {120};set_instance_parameter_value {agilex_5_soc_hps2fpga_agent} {PKT_BURSTWRAP_H} {93};set_instance_parameter_value {agilex_5_soc_hps2fpga_agent} {PKT_BURSTWRAP_L} {86};set_instance_parameter_value {agilex_5_soc_hps2fpga_agent} {PKT_BYTE_CNT_H} {85};set_instance_parameter_value {agilex_5_soc_hps2fpga_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {agilex_5_soc_hps2fpga_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {agilex_5_soc_hps2fpga_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {agilex_5_soc_hps2fpga_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {agilex_5_soc_hps2fpga_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {agilex_5_soc_hps2fpga_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {agilex_5_soc_hps2fpga_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {agilex_5_soc_hps2fpga_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {agilex_5_soc_hps2fpga_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {agilex_5_soc_hps2fpga_agent} {PKT_DATA_H} {31};set_instance_parameter_value {agilex_5_soc_hps2fpga_agent} {PKT_DATA_L} {0};set_instance_parameter_value {agilex_5_soc_hps2fpga_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {agilex_5_soc_hps2fpga_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {agilex_5_soc_hps2fpga_agent} {PKT_SRC_ID_H} {106};set_instance_parameter_value {agilex_5_soc_hps2fpga_agent} {PKT_SRC_ID_L} {106};set_instance_parameter_value {agilex_5_soc_hps2fpga_agent} {PKT_DEST_ID_H} {107};set_instance_parameter_value {agilex_5_soc_hps2fpga_agent} {PKT_DEST_ID_L} {107};set_instance_parameter_value {agilex_5_soc_hps2fpga_agent} {PKT_THREAD_ID_H} {111};set_instance_parameter_value {agilex_5_soc_hps2fpga_agent} {PKT_THREAD_ID_L} {108};set_instance_parameter_value {agilex_5_soc_hps2fpga_agent} {PKT_QOS_L} {102};set_instance_parameter_value {agilex_5_soc_hps2fpga_agent} {PKT_QOS_H} {105};set_instance_parameter_value {agilex_5_soc_hps2fpga_agent} {PKT_ORI_BURST_SIZE_L} {121};set_instance_parameter_value {agilex_5_soc_hps2fpga_agent} {PKT_ORI_BURST_SIZE_H} {123};set_instance_parameter_value {agilex_5_soc_hps2fpga_agent} {PKT_DATA_SIDEBAND_H} {100};set_instance_parameter_value {agilex_5_soc_hps2fpga_agent} {PKT_DATA_SIDEBAND_L} {100};set_instance_parameter_value {agilex_5_soc_hps2fpga_agent} {PKT_DOMAIN_H} {131};set_instance_parameter_value {agilex_5_soc_hps2fpga_agent} {PKT_DOMAIN_L} {130};set_instance_parameter_value {agilex_5_soc_hps2fpga_agent} {PKT_SNOOP_H} {129};set_instance_parameter_value {agilex_5_soc_hps2fpga_agent} {PKT_SNOOP_L} {126};set_instance_parameter_value {agilex_5_soc_hps2fpga_agent} {PKT_BARRIER_H} {125};set_instance_parameter_value {agilex_5_soc_hps2fpga_agent} {PKT_BARRIER_L} {124};set_instance_parameter_value {agilex_5_soc_hps2fpga_agent} {PKT_WUNIQUE} {132};set_instance_parameter_value {agilex_5_soc_hps2fpga_agent} {ST_DATA_W} {133};set_instance_parameter_value {agilex_5_soc_hps2fpga_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {agilex_5_soc_hps2fpga_agent} {ID} {0};set_instance_parameter_value {agilex_5_soc_hps2fpga_agent} {ADDR_MAP} {&lt;?xml version="1.0" encoding="UTF-8"?&gt;
&lt;address_map&gt;
 &lt;slave
   id="0"
   name="onchip_sram_axi_s1_translator.s0"
   start="0x0000000000000000"
   end="0x00000000000008000"
   responds="1"
   user_default="0" /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {agilex_5_soc_hps2fpga_agent} {MERLIN_PACKET_FORMAT} {wunique(132) domain(131:130) snoop(129:126) barrier(125:124) ori_burst_size(123:121) response_status(120:119) cache(118:115) protection(114:112) thread_id(111:108) dest_id(107) src_id(106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:86) byte_cnt(85:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {agilex_5_soc_hps2fpga_agent} {SYNC_RESET} {1};add_instance {fpga_only_master_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {fpga_only_master_master_agent} {PKT_WUNIQUE} {132};set_instance_parameter_value {fpga_only_master_master_agent} {PKT_DOMAIN_H} {131};set_instance_parameter_value {fpga_only_master_master_agent} {PKT_DOMAIN_L} {130};set_instance_parameter_value {fpga_only_master_master_agent} {PKT_SNOOP_H} {129};set_instance_parameter_value {fpga_only_master_master_agent} {PKT_SNOOP_L} {126};set_instance_parameter_value {fpga_only_master_master_agent} {PKT_BARRIER_H} {125};set_instance_parameter_value {fpga_only_master_master_agent} {PKT_BARRIER_L} {124};set_instance_parameter_value {fpga_only_master_master_agent} {PKT_ORI_BURST_SIZE_H} {123};set_instance_parameter_value {fpga_only_master_master_agent} {PKT_ORI_BURST_SIZE_L} {121};set_instance_parameter_value {fpga_only_master_master_agent} {PKT_RESPONSE_STATUS_H} {120};set_instance_parameter_value {fpga_only_master_master_agent} {PKT_RESPONSE_STATUS_L} {119};set_instance_parameter_value {fpga_only_master_master_agent} {PKT_QOS_H} {105};set_instance_parameter_value {fpga_only_master_master_agent} {PKT_QOS_L} {102};set_instance_parameter_value {fpga_only_master_master_agent} {PKT_DATA_SIDEBAND_H} {100};set_instance_parameter_value {fpga_only_master_master_agent} {PKT_DATA_SIDEBAND_L} {100};set_instance_parameter_value {fpga_only_master_master_agent} {PKT_ADDR_SIDEBAND_H} {99};set_instance_parameter_value {fpga_only_master_master_agent} {PKT_ADDR_SIDEBAND_L} {99};set_instance_parameter_value {fpga_only_master_master_agent} {PKT_BURST_TYPE_H} {98};set_instance_parameter_value {fpga_only_master_master_agent} {PKT_BURST_TYPE_L} {97};set_instance_parameter_value {fpga_only_master_master_agent} {PKT_CACHE_H} {118};set_instance_parameter_value {fpga_only_master_master_agent} {PKT_CACHE_L} {115};set_instance_parameter_value {fpga_only_master_master_agent} {PKT_THREAD_ID_H} {111};set_instance_parameter_value {fpga_only_master_master_agent} {PKT_THREAD_ID_L} {108};set_instance_parameter_value {fpga_only_master_master_agent} {PKT_BURST_SIZE_H} {96};set_instance_parameter_value {fpga_only_master_master_agent} {PKT_BURST_SIZE_L} {94};set_instance_parameter_value {fpga_only_master_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {fpga_only_master_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {fpga_only_master_master_agent} {PKT_BEGIN_BURST} {101};set_instance_parameter_value {fpga_only_master_master_agent} {PKT_PROTECTION_H} {114};set_instance_parameter_value {fpga_only_master_master_agent} {PKT_PROTECTION_L} {112};set_instance_parameter_value {fpga_only_master_master_agent} {PKT_BURSTWRAP_H} {93};set_instance_parameter_value {fpga_only_master_master_agent} {PKT_BURSTWRAP_L} {86};set_instance_parameter_value {fpga_only_master_master_agent} {PKT_BYTE_CNT_H} {85};set_instance_parameter_value {fpga_only_master_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {fpga_only_master_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {fpga_only_master_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {fpga_only_master_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {fpga_only_master_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {fpga_only_master_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {fpga_only_master_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {fpga_only_master_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {fpga_only_master_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {fpga_only_master_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {fpga_only_master_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {fpga_only_master_master_agent} {PKT_SRC_ID_H} {106};set_instance_parameter_value {fpga_only_master_master_agent} {PKT_SRC_ID_L} {106};set_instance_parameter_value {fpga_only_master_master_agent} {PKT_DEST_ID_H} {107};set_instance_parameter_value {fpga_only_master_master_agent} {PKT_DEST_ID_L} {107};set_instance_parameter_value {fpga_only_master_master_agent} {ST_DATA_W} {133};set_instance_parameter_value {fpga_only_master_master_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {fpga_only_master_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {fpga_only_master_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {fpga_only_master_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {fpga_only_master_master_agent} {MERLIN_PACKET_FORMAT} {wunique(132) domain(131:130) snoop(129:126) barrier(125:124) ori_burst_size(123:121) response_status(120:119) cache(118:115) protection(114:112) thread_id(111:108) dest_id(107) src_id(106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:86) byte_cnt(85:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {fpga_only_master_master_agent} {ADDR_MAP} {&lt;?xml version="1.0" encoding="UTF-8"?&gt;
&lt;address_map&gt;
 &lt;slave
   id="0"
   name="onchip_sram_axi_s1_translator.s0"
   start="0x0000000000000000"
   end="0x00000000000008000"
   responds="1"
   user_default="0" /&gt;
 &lt;slave
   id="1"
   name="peripheral_sys_0_mm_peripheral_bridge_s0_translator.avalon_universal_slave_0"
   start="0x0000000001000000"
   end="0x00000000002000000"
   responds="1"
   user_default="0" /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {fpga_only_master_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {fpga_only_master_master_agent} {ID} {1};set_instance_parameter_value {fpga_only_master_master_agent} {BURSTWRAP_VALUE} {255};set_instance_parameter_value {fpga_only_master_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {fpga_only_master_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {fpga_only_master_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {fpga_only_master_master_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {fpga_only_master_master_agent} {DOMAIN_VALUE} {3};set_instance_parameter_value {fpga_only_master_master_agent} {BARRIER_VALUE} {0};set_instance_parameter_value {fpga_only_master_master_agent} {SNOOP_VALUE} {0};set_instance_parameter_value {fpga_only_master_master_agent} {WUNIQUE_VALUE} {0};set_instance_parameter_value {fpga_only_master_master_agent} {SYNC_RESET} {1};add_instance {onchip_sram_axi_s1_agent} {altera_merlin_axi_slave_ni};set_instance_parameter_value {onchip_sram_axi_s1_agent} {PKT_QOS_H} {141};set_instance_parameter_value {onchip_sram_axi_s1_agent} {PKT_QOS_L} {138};set_instance_parameter_value {onchip_sram_axi_s1_agent} {PKT_THREAD_ID_H} {147};set_instance_parameter_value {onchip_sram_axi_s1_agent} {PKT_THREAD_ID_L} {144};set_instance_parameter_value {onchip_sram_axi_s1_agent} {PKT_RESPONSE_STATUS_H} {156};set_instance_parameter_value {onchip_sram_axi_s1_agent} {PKT_RESPONSE_STATUS_L} {155};set_instance_parameter_value {onchip_sram_axi_s1_agent} {PKT_BEGIN_BURST} {137};set_instance_parameter_value {onchip_sram_axi_s1_agent} {PKT_CACHE_H} {154};set_instance_parameter_value {onchip_sram_axi_s1_agent} {PKT_CACHE_L} {151};set_instance_parameter_value {onchip_sram_axi_s1_agent} {PKT_DATA_SIDEBAND_H} {136};set_instance_parameter_value {onchip_sram_axi_s1_agent} {PKT_DATA_SIDEBAND_L} {136};set_instance_parameter_value {onchip_sram_axi_s1_agent} {PKT_ADDR_SIDEBAND_H} {135};set_instance_parameter_value {onchip_sram_axi_s1_agent} {PKT_ADDR_SIDEBAND_L} {135};set_instance_parameter_value {onchip_sram_axi_s1_agent} {PKT_BURST_TYPE_H} {134};set_instance_parameter_value {onchip_sram_axi_s1_agent} {PKT_BURST_TYPE_L} {133};set_instance_parameter_value {onchip_sram_axi_s1_agent} {PKT_PROTECTION_H} {150};set_instance_parameter_value {onchip_sram_axi_s1_agent} {PKT_PROTECTION_L} {148};set_instance_parameter_value {onchip_sram_axi_s1_agent} {PKT_BURST_SIZE_H} {132};set_instance_parameter_value {onchip_sram_axi_s1_agent} {PKT_BURST_SIZE_L} {130};set_instance_parameter_value {onchip_sram_axi_s1_agent} {PKT_BURSTWRAP_H} {129};set_instance_parameter_value {onchip_sram_axi_s1_agent} {PKT_BURSTWRAP_L} {122};set_instance_parameter_value {onchip_sram_axi_s1_agent} {PKT_BYTE_CNT_H} {121};set_instance_parameter_value {onchip_sram_axi_s1_agent} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {onchip_sram_axi_s1_agent} {PKT_ADDR_H} {103};set_instance_parameter_value {onchip_sram_axi_s1_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {onchip_sram_axi_s1_agent} {PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {onchip_sram_axi_s1_agent} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {onchip_sram_axi_s1_agent} {PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {onchip_sram_axi_s1_agent} {PKT_TRANS_POSTED} {105};set_instance_parameter_value {onchip_sram_axi_s1_agent} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {onchip_sram_axi_s1_agent} {PKT_TRANS_READ} {107};set_instance_parameter_value {onchip_sram_axi_s1_agent} {PKT_DATA_H} {63};set_instance_parameter_value {onchip_sram_axi_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {onchip_sram_axi_s1_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {onchip_sram_axi_s1_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {onchip_sram_axi_s1_agent} {PKT_SRC_ID_H} {142};set_instance_parameter_value {onchip_sram_axi_s1_agent} {PKT_SRC_ID_L} {142};set_instance_parameter_value {onchip_sram_axi_s1_agent} {PKT_DEST_ID_H} {143};set_instance_parameter_value {onchip_sram_axi_s1_agent} {PKT_DEST_ID_L} {143};set_instance_parameter_value {onchip_sram_axi_s1_agent} {PKT_ORI_BURST_SIZE_L} {157};set_instance_parameter_value {onchip_sram_axi_s1_agent} {PKT_ORI_BURST_SIZE_H} {159};set_instance_parameter_value {onchip_sram_axi_s1_agent} {PKT_DOMAIN_L} {166};set_instance_parameter_value {onchip_sram_axi_s1_agent} {PKT_DOMAIN_H} {167};set_instance_parameter_value {onchip_sram_axi_s1_agent} {PKT_SNOOP_L} {162};set_instance_parameter_value {onchip_sram_axi_s1_agent} {PKT_SNOOP_H} {165};set_instance_parameter_value {onchip_sram_axi_s1_agent} {PKT_BARRIER_L} {160};set_instance_parameter_value {onchip_sram_axi_s1_agent} {PKT_BARRIER_H} {161};set_instance_parameter_value {onchip_sram_axi_s1_agent} {PKT_WUNIQUE} {168};set_instance_parameter_value {onchip_sram_axi_s1_agent} {ADDR_USER_WIDTH} {1};set_instance_parameter_value {onchip_sram_axi_s1_agent} {DATA_USER_WIDTH} {1};set_instance_parameter_value {onchip_sram_axi_s1_agent} {ST_DATA_W} {169};set_instance_parameter_value {onchip_sram_axi_s1_agent} {ADDR_WIDTH} {15};set_instance_parameter_value {onchip_sram_axi_s1_agent} {RDATA_WIDTH} {64};set_instance_parameter_value {onchip_sram_axi_s1_agent} {WDATA_WIDTH} {64};set_instance_parameter_value {onchip_sram_axi_s1_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {onchip_sram_axi_s1_agent} {AXI_SLAVE_ID_W} {7};set_instance_parameter_value {onchip_sram_axi_s1_agent} {ACE_LITE_SUPPORT} {0};set_instance_parameter_value {onchip_sram_axi_s1_agent} {PASS_ID_TO_SLAVE} {1};set_instance_parameter_value {onchip_sram_axi_s1_agent} {AXI_VERSION} {AXI4};set_instance_parameter_value {onchip_sram_axi_s1_agent} {WRITE_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {onchip_sram_axi_s1_agent} {READ_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {onchip_sram_axi_s1_agent} {ID} {0};set_instance_parameter_value {onchip_sram_axi_s1_agent} {MERLIN_PACKET_FORMAT} {wunique(168) domain(167:166) snoop(165:162) barrier(161:160) ori_burst_size(159:157) response_status(156:155) cache(154:151) protection(150:148) thread_id(147:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {onchip_sram_axi_s1_agent} {USE_ADDR_USER} {1};set_instance_parameter_value {onchip_sram_axi_s1_agent} {USE_DATA_USER} {1};set_instance_parameter_value {onchip_sram_axi_s1_agent} {SYNC_RESET} {1};set_instance_parameter_value {onchip_sram_axi_s1_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {onchip_sram_axi_s1_agent} {ENABLE_OOO} {0};add_instance {peripheral_sys_0_mm_peripheral_bridge_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent} {PKT_ORI_BURST_SIZE_H} {123};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent} {PKT_ORI_BURST_SIZE_L} {121};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent} {PKT_RESPONSE_STATUS_H} {120};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent} {PKT_RESPONSE_STATUS_L} {119};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent} {PKT_BURST_SIZE_H} {96};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent} {PKT_BURST_SIZE_L} {94};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent} {PKT_BEGIN_BURST} {101};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent} {PKT_PROTECTION_H} {114};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent} {PKT_PROTECTION_L} {112};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent} {PKT_BURSTWRAP_H} {93};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent} {PKT_BURSTWRAP_L} {86};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent} {PKT_BYTE_CNT_H} {85};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent} {PKT_SRC_ID_H} {106};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent} {PKT_SRC_ID_L} {106};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent} {PKT_DEST_ID_H} {107};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent} {PKT_DEST_ID_L} {107};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent} {ST_DATA_W} {133};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent} {MERLIN_PACKET_FORMAT} {wunique(132) domain(131:130) snoop(129:126) barrier(125:124) ori_burst_size(123:121) response_status(120:119) cache(118:115) protection(114:112) thread_id(111:108) dest_id(107) src_id(106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:86) byte_cnt(85:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent} {MAX_BURSTWRAP} {255};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent} {ID} {1};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent} {ECC_ENABLE} {0};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent} {SYNC_RESET} {1};add_instance {peripheral_sys_0_mm_peripheral_bridge_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {134};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent_rsp_fifo} {FIFO_DEPTH} {5};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent_rsp_fifo} {SYNC_RESET} {1};add_instance {peripheral_sys_0_mm_peripheral_bridge_s0_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent_rdata_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent_rdata_fifo} {SYNC_RESET} {1};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {write };set_instance_parameter_value {router} {START_ADDRESS} {0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x8000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {67};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {114};set_instance_parameter_value {router} {PKT_PROTECTION_L} {112};set_instance_parameter_value {router} {PKT_DEST_ID_H} {107};set_instance_parameter_value {router} {PKT_DEST_ID_L} {107};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router} {PKT_TRANS_READ} {71};set_instance_parameter_value {router} {ST_DATA_W} {133};set_instance_parameter_value {router} {ST_CHANNEL_W} {3};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {wunique(132) domain(131:130) snoop(129:126) barrier(125:124) ori_burst_size(123:121) response_status(120:119) cache(118:115) protection(114:112) thread_id(111:108) dest_id(107) src_id(106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:86) byte_cnt(85:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router} {SYNC_RESET} {1};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {read };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x8000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {67};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {114};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {112};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {107};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {107};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_001} {ST_DATA_W} {133};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {wunique(132) domain(131:130) snoop(129:126) barrier(125:124) ori_burst_size(123:121) response_status(120:119) cache(118:115) protection(114:112) thread_id(111:108) dest_id(107) src_id(106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:86) byte_cnt(85:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_001} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_001} {SYNC_RESET} {1};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 0 1 };set_instance_parameter_value {router_002} {CHANNEL_ID} {001 010 100 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {write read both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 0x0 0x1000000 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x8000 0x8000 0x2000000 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {67};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {114};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {112};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {107};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {107};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_002} {ST_DATA_W} {133};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_002} {DECODER_TYPE} {0};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {2};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {wunique(132) domain(131:130) snoop(129:126) barrier(125:124) ori_burst_size(123:121) response_status(120:119) cache(118:115) protection(114:112) thread_id(111:108) dest_id(107) src_id(106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:86) byte_cnt(85:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_002} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_002} {SYNC_RESET} {1};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_003} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {write both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {103};set_instance_parameter_value {router_003} {PKT_ADDR_L} {72};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {150};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {148};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {143};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {143};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {107};set_instance_parameter_value {router_003} {ST_DATA_W} {169};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {wunique(168) domain(167:166) snoop(165:162) barrier(161:160) ori_burst_size(159:157) response_status(156:155) cache(154:151) protection(150:148) thread_id(147:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_003} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_003} {SYNC_RESET} {1};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_004} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {read both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {103};set_instance_parameter_value {router_004} {PKT_ADDR_L} {72};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {150};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {148};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {143};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {143};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {107};set_instance_parameter_value {router_004} {ST_DATA_W} {169};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {wunique(168) domain(167:166) snoop(165:162) barrier(161:160) ori_burst_size(159:157) response_status(156:155) cache(154:151) protection(150:148) thread_id(147:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_004} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_004} {SYNC_RESET} {1};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {1 };set_instance_parameter_value {router_005} {CHANNEL_ID} {1 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {67};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {114};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {112};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {107};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {107};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_005} {ST_DATA_W} {133};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {wunique(132) domain(131:130) snoop(129:126) barrier(125:124) ori_burst_size(123:121) response_status(120:119) cache(118:115) protection(114:112) thread_id(111:108) dest_id(107) src_id(106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:86) byte_cnt(85:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_005} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_005} {SYNC_RESET} {1};add_instance {fpga_only_master_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {fpga_only_master_master_limiter} {SYNC_RESET} {1};set_instance_parameter_value {fpga_only_master_master_limiter} {PKT_DEST_ID_H} {107};set_instance_parameter_value {fpga_only_master_master_limiter} {PKT_DEST_ID_L} {107};set_instance_parameter_value {fpga_only_master_master_limiter} {PKT_SRC_ID_H} {106};set_instance_parameter_value {fpga_only_master_master_limiter} {PKT_SRC_ID_L} {106};set_instance_parameter_value {fpga_only_master_master_limiter} {PKT_BYTE_CNT_H} {85};set_instance_parameter_value {fpga_only_master_master_limiter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {fpga_only_master_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {fpga_only_master_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {fpga_only_master_master_limiter} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {fpga_only_master_master_limiter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {fpga_only_master_master_limiter} {PKT_THREAD_ID_H} {111};set_instance_parameter_value {fpga_only_master_master_limiter} {PKT_THREAD_ID_L} {108};set_instance_parameter_value {fpga_only_master_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {fpga_only_master_master_limiter} {MAX_OUTSTANDING_RESPONSES} {6};set_instance_parameter_value {fpga_only_master_master_limiter} {PIPELINED} {0};set_instance_parameter_value {fpga_only_master_master_limiter} {ST_DATA_W} {133};set_instance_parameter_value {fpga_only_master_master_limiter} {ST_CHANNEL_W} {3};set_instance_parameter_value {fpga_only_master_master_limiter} {VALID_WIDTH} {3};set_instance_parameter_value {fpga_only_master_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {fpga_only_master_master_limiter} {PREVENT_HAZARDS} {1};set_instance_parameter_value {fpga_only_master_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {fpga_only_master_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {fpga_only_master_master_limiter} {MERLIN_PACKET_FORMAT} {wunique(132) domain(131:130) snoop(129:126) barrier(125:124) ori_burst_size(123:121) response_status(120:119) cache(118:115) protection(114:112) thread_id(111:108) dest_id(107) src_id(106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:86) byte_cnt(85:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {fpga_only_master_master_limiter} {REORDER} {0};set_instance_parameter_value {fpga_only_master_master_limiter} {ENABLE_CONCURRENT_SUBORDINATE_ACCESS} {0};set_instance_parameter_value {fpga_only_master_master_limiter} {NO_REPEATED_IDS_BETWEEN_SUBORDINATES} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {133};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {wunique(132) domain(131:130) snoop(129:126) barrier(125:124) ori_burst_size(123:121) response_status(120:119) cache(118:115) protection(114:112) thread_id(111:108) dest_id(107) src_id(106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:86) byte_cnt(85:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_demux} {SYNC_RESET} {1};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {133};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {wunique(132) domain(131:130) snoop(129:126) barrier(125:124) ori_burst_size(123:121) response_status(120:119) cache(118:115) protection(114:112) thread_id(111:108) dest_id(107) src_id(106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:86) byte_cnt(85:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_demux_001} {SYNC_RESET} {1};add_instance {cmd_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_002} {ST_DATA_W} {133};set_instance_parameter_value {cmd_demux_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_demux_002} {NUM_OUTPUTS} {3};set_instance_parameter_value {cmd_demux_002} {VALID_WIDTH} {3};set_instance_parameter_value {cmd_demux_002} {MERLIN_PACKET_FORMAT} {wunique(132) domain(131:130) snoop(129:126) barrier(125:124) ori_burst_size(123:121) response_status(120:119) cache(118:115) protection(114:112) thread_id(111:108) dest_id(107) src_id(106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:86) byte_cnt(85:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_demux_002} {SYNC_RESET} {1};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {133};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {wunique(132) domain(131:130) snoop(129:126) barrier(125:124) ori_burst_size(123:121) response_status(120:119) cache(118:115) protection(114:112) thread_id(111:108) dest_id(107) src_id(106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:86) byte_cnt(85:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux} {SYNC_RESET} {1};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {133};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {wunique(132) domain(131:130) snoop(129:126) barrier(125:124) ori_burst_size(123:121) response_status(120:119) cache(118:115) protection(114:112) thread_id(111:108) dest_id(107) src_id(106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:86) byte_cnt(85:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux_001} {SYNC_RESET} {1};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {133};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {wunique(132) domain(131:130) snoop(129:126) barrier(125:124) ori_burst_size(123:121) response_status(120:119) cache(118:115) protection(114:112) thread_id(111:108) dest_id(107) src_id(106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:86) byte_cnt(85:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux_002} {SYNC_RESET} {1};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {133};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {wunique(132) domain(131:130) snoop(129:126) barrier(125:124) ori_burst_size(123:121) response_status(120:119) cache(118:115) protection(114:112) thread_id(111:108) dest_id(107) src_id(106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:86) byte_cnt(85:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux} {SYNC_RESET} {1};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {133};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {wunique(132) domain(131:130) snoop(129:126) barrier(125:124) ori_burst_size(123:121) response_status(120:119) cache(118:115) protection(114:112) thread_id(111:108) dest_id(107) src_id(106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:86) byte_cnt(85:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux_001} {SYNC_RESET} {1};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {133};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {wunique(132) domain(131:130) snoop(129:126) barrier(125:124) ori_burst_size(123:121) response_status(120:119) cache(118:115) protection(114:112) thread_id(111:108) dest_id(107) src_id(106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:86) byte_cnt(85:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux_002} {SYNC_RESET} {1};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {133};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {wunique(132) domain(131:130) snoop(129:126) barrier(125:124) ori_burst_size(123:121) response_status(120:119) cache(118:115) protection(114:112) thread_id(111:108) dest_id(107) src_id(106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:86) byte_cnt(85:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_mux} {SYNC_RESET} {1};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {133};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {wunique(132) domain(131:130) snoop(129:126) barrier(125:124) ori_burst_size(123:121) response_status(120:119) cache(118:115) protection(114:112) thread_id(111:108) dest_id(107) src_id(106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:86) byte_cnt(85:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_mux_001} {SYNC_RESET} {1};add_instance {rsp_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_002} {ST_DATA_W} {133};set_instance_parameter_value {rsp_mux_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_mux_002} {NUM_INPUTS} {3};set_instance_parameter_value {rsp_mux_002} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_002} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {rsp_mux_002} {MERLIN_PACKET_FORMAT} {wunique(132) domain(131:130) snoop(129:126) barrier(125:124) ori_burst_size(123:121) response_status(120:119) cache(118:115) protection(114:112) thread_id(111:108) dest_id(107) src_id(106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:86) byte_cnt(85:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_mux_002} {SYNC_RESET} {1};add_instance {onchip_sram_axi_s1_wr_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {onchip_sram_axi_s1_wr_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {onchip_sram_axi_s1_wr_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {onchip_sram_axi_s1_wr_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {onchip_sram_axi_s1_wr_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {onchip_sram_axi_s1_wr_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {onchip_sram_axi_s1_wr_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {onchip_sram_axi_s1_wr_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {85};set_instance_parameter_value {onchip_sram_axi_s1_wr_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {onchip_sram_axi_s1_wr_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {onchip_sram_axi_s1_wr_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {onchip_sram_axi_s1_wr_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {93};set_instance_parameter_value {onchip_sram_axi_s1_wr_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {86};set_instance_parameter_value {onchip_sram_axi_s1_wr_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {96};set_instance_parameter_value {onchip_sram_axi_s1_wr_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {94};set_instance_parameter_value {onchip_sram_axi_s1_wr_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {120};set_instance_parameter_value {onchip_sram_axi_s1_wr_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {119};set_instance_parameter_value {onchip_sram_axi_s1_wr_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {onchip_sram_axi_s1_wr_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {98};set_instance_parameter_value {onchip_sram_axi_s1_wr_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {97};set_instance_parameter_value {onchip_sram_axi_s1_wr_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {121};set_instance_parameter_value {onchip_sram_axi_s1_wr_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {123};set_instance_parameter_value {onchip_sram_axi_s1_wr_cmd_width_adapter} {IN_ST_DATA_W} {133};set_instance_parameter_value {onchip_sram_axi_s1_wr_cmd_width_adapter} {OUT_PKT_ADDR_H} {103};set_instance_parameter_value {onchip_sram_axi_s1_wr_cmd_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {onchip_sram_axi_s1_wr_cmd_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {onchip_sram_axi_s1_wr_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {onchip_sram_axi_s1_wr_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {onchip_sram_axi_s1_wr_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {onchip_sram_axi_s1_wr_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {121};set_instance_parameter_value {onchip_sram_axi_s1_wr_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {onchip_sram_axi_s1_wr_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {onchip_sram_axi_s1_wr_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {132};set_instance_parameter_value {onchip_sram_axi_s1_wr_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {130};set_instance_parameter_value {onchip_sram_axi_s1_wr_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {156};set_instance_parameter_value {onchip_sram_axi_s1_wr_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {155};set_instance_parameter_value {onchip_sram_axi_s1_wr_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {onchip_sram_axi_s1_wr_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {134};set_instance_parameter_value {onchip_sram_axi_s1_wr_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {133};set_instance_parameter_value {onchip_sram_axi_s1_wr_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {157};set_instance_parameter_value {onchip_sram_axi_s1_wr_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {159};set_instance_parameter_value {onchip_sram_axi_s1_wr_cmd_width_adapter} {OUT_ST_DATA_W} {169};set_instance_parameter_value {onchip_sram_axi_s1_wr_cmd_width_adapter} {ST_CHANNEL_W} {3};set_instance_parameter_value {onchip_sram_axi_s1_wr_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {onchip_sram_axi_s1_wr_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {onchip_sram_axi_s1_wr_cmd_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {onchip_sram_axi_s1_wr_cmd_width_adapter} {PACKING} {0};set_instance_parameter_value {onchip_sram_axi_s1_wr_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {wunique(132) domain(131:130) snoop(129:126) barrier(125:124) ori_burst_size(123:121) response_status(120:119) cache(118:115) protection(114:112) thread_id(111:108) dest_id(107) src_id(106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:86) byte_cnt(85:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {onchip_sram_axi_s1_wr_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {wunique(168) domain(167:166) snoop(165:162) barrier(161:160) ori_burst_size(159:157) response_status(156:155) cache(154:151) protection(150:148) thread_id(147:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {onchip_sram_axi_s1_wr_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {onchip_sram_axi_s1_wr_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};set_instance_parameter_value {onchip_sram_axi_s1_wr_cmd_width_adapter} {SYNC_RESET} {1};add_instance {onchip_sram_axi_s1_rd_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {onchip_sram_axi_s1_rd_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {onchip_sram_axi_s1_rd_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {onchip_sram_axi_s1_rd_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {onchip_sram_axi_s1_rd_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {onchip_sram_axi_s1_rd_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {onchip_sram_axi_s1_rd_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {onchip_sram_axi_s1_rd_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {85};set_instance_parameter_value {onchip_sram_axi_s1_rd_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {onchip_sram_axi_s1_rd_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {onchip_sram_axi_s1_rd_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {onchip_sram_axi_s1_rd_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {93};set_instance_parameter_value {onchip_sram_axi_s1_rd_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {86};set_instance_parameter_value {onchip_sram_axi_s1_rd_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {96};set_instance_parameter_value {onchip_sram_axi_s1_rd_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {94};set_instance_parameter_value {onchip_sram_axi_s1_rd_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {120};set_instance_parameter_value {onchip_sram_axi_s1_rd_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {119};set_instance_parameter_value {onchip_sram_axi_s1_rd_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {onchip_sram_axi_s1_rd_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {98};set_instance_parameter_value {onchip_sram_axi_s1_rd_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {97};set_instance_parameter_value {onchip_sram_axi_s1_rd_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {121};set_instance_parameter_value {onchip_sram_axi_s1_rd_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {123};set_instance_parameter_value {onchip_sram_axi_s1_rd_cmd_width_adapter} {IN_ST_DATA_W} {133};set_instance_parameter_value {onchip_sram_axi_s1_rd_cmd_width_adapter} {OUT_PKT_ADDR_H} {103};set_instance_parameter_value {onchip_sram_axi_s1_rd_cmd_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {onchip_sram_axi_s1_rd_cmd_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {onchip_sram_axi_s1_rd_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {onchip_sram_axi_s1_rd_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {onchip_sram_axi_s1_rd_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {onchip_sram_axi_s1_rd_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {121};set_instance_parameter_value {onchip_sram_axi_s1_rd_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {onchip_sram_axi_s1_rd_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {onchip_sram_axi_s1_rd_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {132};set_instance_parameter_value {onchip_sram_axi_s1_rd_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {130};set_instance_parameter_value {onchip_sram_axi_s1_rd_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {156};set_instance_parameter_value {onchip_sram_axi_s1_rd_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {155};set_instance_parameter_value {onchip_sram_axi_s1_rd_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {onchip_sram_axi_s1_rd_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {134};set_instance_parameter_value {onchip_sram_axi_s1_rd_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {133};set_instance_parameter_value {onchip_sram_axi_s1_rd_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {157};set_instance_parameter_value {onchip_sram_axi_s1_rd_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {159};set_instance_parameter_value {onchip_sram_axi_s1_rd_cmd_width_adapter} {OUT_ST_DATA_W} {169};set_instance_parameter_value {onchip_sram_axi_s1_rd_cmd_width_adapter} {ST_CHANNEL_W} {3};set_instance_parameter_value {onchip_sram_axi_s1_rd_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {onchip_sram_axi_s1_rd_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {onchip_sram_axi_s1_rd_cmd_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {onchip_sram_axi_s1_rd_cmd_width_adapter} {PACKING} {0};set_instance_parameter_value {onchip_sram_axi_s1_rd_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {wunique(132) domain(131:130) snoop(129:126) barrier(125:124) ori_burst_size(123:121) response_status(120:119) cache(118:115) protection(114:112) thread_id(111:108) dest_id(107) src_id(106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:86) byte_cnt(85:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {onchip_sram_axi_s1_rd_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {wunique(168) domain(167:166) snoop(165:162) barrier(161:160) ori_burst_size(159:157) response_status(156:155) cache(154:151) protection(150:148) thread_id(147:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {onchip_sram_axi_s1_rd_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {onchip_sram_axi_s1_rd_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};set_instance_parameter_value {onchip_sram_axi_s1_rd_cmd_width_adapter} {SYNC_RESET} {1};add_instance {onchip_sram_axi_s1_wr_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {onchip_sram_axi_s1_wr_rsp_width_adapter} {IN_PKT_ADDR_H} {103};set_instance_parameter_value {onchip_sram_axi_s1_wr_rsp_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {onchip_sram_axi_s1_wr_rsp_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {onchip_sram_axi_s1_wr_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {onchip_sram_axi_s1_wr_rsp_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {onchip_sram_axi_s1_wr_rsp_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {onchip_sram_axi_s1_wr_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {121};set_instance_parameter_value {onchip_sram_axi_s1_wr_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {onchip_sram_axi_s1_wr_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {onchip_sram_axi_s1_wr_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {106};set_instance_parameter_value {onchip_sram_axi_s1_wr_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {129};set_instance_parameter_value {onchip_sram_axi_s1_wr_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {122};set_instance_parameter_value {onchip_sram_axi_s1_wr_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {132};set_instance_parameter_value {onchip_sram_axi_s1_wr_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {130};set_instance_parameter_value {onchip_sram_axi_s1_wr_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {156};set_instance_parameter_value {onchip_sram_axi_s1_wr_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {155};set_instance_parameter_value {onchip_sram_axi_s1_wr_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {onchip_sram_axi_s1_wr_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {134};set_instance_parameter_value {onchip_sram_axi_s1_wr_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {133};set_instance_parameter_value {onchip_sram_axi_s1_wr_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {157};set_instance_parameter_value {onchip_sram_axi_s1_wr_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {159};set_instance_parameter_value {onchip_sram_axi_s1_wr_rsp_width_adapter} {IN_ST_DATA_W} {169};set_instance_parameter_value {onchip_sram_axi_s1_wr_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {onchip_sram_axi_s1_wr_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {onchip_sram_axi_s1_wr_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {onchip_sram_axi_s1_wr_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {onchip_sram_axi_s1_wr_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {onchip_sram_axi_s1_wr_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {onchip_sram_axi_s1_wr_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {85};set_instance_parameter_value {onchip_sram_axi_s1_wr_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {onchip_sram_axi_s1_wr_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {onchip_sram_axi_s1_wr_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {96};set_instance_parameter_value {onchip_sram_axi_s1_wr_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {94};set_instance_parameter_value {onchip_sram_axi_s1_wr_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {120};set_instance_parameter_value {onchip_sram_axi_s1_wr_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {119};set_instance_parameter_value {onchip_sram_axi_s1_wr_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {onchip_sram_axi_s1_wr_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {98};set_instance_parameter_value {onchip_sram_axi_s1_wr_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {97};set_instance_parameter_value {onchip_sram_axi_s1_wr_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {121};set_instance_parameter_value {onchip_sram_axi_s1_wr_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {123};set_instance_parameter_value {onchip_sram_axi_s1_wr_rsp_width_adapter} {OUT_ST_DATA_W} {133};set_instance_parameter_value {onchip_sram_axi_s1_wr_rsp_width_adapter} {ST_CHANNEL_W} {3};set_instance_parameter_value {onchip_sram_axi_s1_wr_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {onchip_sram_axi_s1_wr_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {onchip_sram_axi_s1_wr_rsp_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {onchip_sram_axi_s1_wr_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {onchip_sram_axi_s1_wr_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {wunique(168) domain(167:166) snoop(165:162) barrier(161:160) ori_burst_size(159:157) response_status(156:155) cache(154:151) protection(150:148) thread_id(147:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {onchip_sram_axi_s1_wr_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {wunique(132) domain(131:130) snoop(129:126) barrier(125:124) ori_burst_size(123:121) response_status(120:119) cache(118:115) protection(114:112) thread_id(111:108) dest_id(107) src_id(106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:86) byte_cnt(85:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {onchip_sram_axi_s1_wr_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {onchip_sram_axi_s1_wr_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};set_instance_parameter_value {onchip_sram_axi_s1_wr_rsp_width_adapter} {SYNC_RESET} {1};add_instance {onchip_sram_axi_s1_rd_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {onchip_sram_axi_s1_rd_rsp_width_adapter} {IN_PKT_ADDR_H} {103};set_instance_parameter_value {onchip_sram_axi_s1_rd_rsp_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {onchip_sram_axi_s1_rd_rsp_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {onchip_sram_axi_s1_rd_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {onchip_sram_axi_s1_rd_rsp_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {onchip_sram_axi_s1_rd_rsp_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {onchip_sram_axi_s1_rd_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {121};set_instance_parameter_value {onchip_sram_axi_s1_rd_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {onchip_sram_axi_s1_rd_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {onchip_sram_axi_s1_rd_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {106};set_instance_parameter_value {onchip_sram_axi_s1_rd_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {129};set_instance_parameter_value {onchip_sram_axi_s1_rd_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {122};set_instance_parameter_value {onchip_sram_axi_s1_rd_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {132};set_instance_parameter_value {onchip_sram_axi_s1_rd_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {130};set_instance_parameter_value {onchip_sram_axi_s1_rd_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {156};set_instance_parameter_value {onchip_sram_axi_s1_rd_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {155};set_instance_parameter_value {onchip_sram_axi_s1_rd_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {onchip_sram_axi_s1_rd_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {134};set_instance_parameter_value {onchip_sram_axi_s1_rd_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {133};set_instance_parameter_value {onchip_sram_axi_s1_rd_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {157};set_instance_parameter_value {onchip_sram_axi_s1_rd_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {159};set_instance_parameter_value {onchip_sram_axi_s1_rd_rsp_width_adapter} {IN_ST_DATA_W} {169};set_instance_parameter_value {onchip_sram_axi_s1_rd_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {onchip_sram_axi_s1_rd_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {onchip_sram_axi_s1_rd_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {onchip_sram_axi_s1_rd_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {onchip_sram_axi_s1_rd_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {onchip_sram_axi_s1_rd_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {onchip_sram_axi_s1_rd_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {85};set_instance_parameter_value {onchip_sram_axi_s1_rd_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {onchip_sram_axi_s1_rd_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {onchip_sram_axi_s1_rd_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {96};set_instance_parameter_value {onchip_sram_axi_s1_rd_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {94};set_instance_parameter_value {onchip_sram_axi_s1_rd_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {120};set_instance_parameter_value {onchip_sram_axi_s1_rd_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {119};set_instance_parameter_value {onchip_sram_axi_s1_rd_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {onchip_sram_axi_s1_rd_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {98};set_instance_parameter_value {onchip_sram_axi_s1_rd_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {97};set_instance_parameter_value {onchip_sram_axi_s1_rd_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {121};set_instance_parameter_value {onchip_sram_axi_s1_rd_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {123};set_instance_parameter_value {onchip_sram_axi_s1_rd_rsp_width_adapter} {OUT_ST_DATA_W} {133};set_instance_parameter_value {onchip_sram_axi_s1_rd_rsp_width_adapter} {ST_CHANNEL_W} {3};set_instance_parameter_value {onchip_sram_axi_s1_rd_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {onchip_sram_axi_s1_rd_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {onchip_sram_axi_s1_rd_rsp_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {onchip_sram_axi_s1_rd_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {onchip_sram_axi_s1_rd_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {wunique(168) domain(167:166) snoop(165:162) barrier(161:160) ori_burst_size(159:157) response_status(156:155) cache(154:151) protection(150:148) thread_id(147:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {onchip_sram_axi_s1_rd_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {wunique(132) domain(131:130) snoop(129:126) barrier(125:124) ori_burst_size(123:121) response_status(120:119) cache(118:115) protection(114:112) thread_id(111:108) dest_id(107) src_id(106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:86) byte_cnt(85:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {onchip_sram_axi_s1_rd_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {onchip_sram_axi_s1_rd_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {1};set_instance_parameter_value {onchip_sram_axi_s1_rd_rsp_width_adapter} {SYNC_RESET} {1};add_instance {crosser} {hs_clk_xer};set_instance_parameter_value {crosser} {DATA_WIDTH} {133};set_instance_parameter_value {crosser} {BITS_PER_SYMBOL} {133};set_instance_parameter_value {crosser} {USE_PACKETS} {1};set_instance_parameter_value {crosser} {USE_CHANNEL} {1};set_instance_parameter_value {crosser} {CHANNEL_WIDTH} {3};set_instance_parameter_value {crosser} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser} {USE_ERROR} {0};set_instance_parameter_value {crosser} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {USE_OUTPUT_PIPELINE} {0};set_instance_parameter_value {crosser} {SYNC_RESET} {1};add_instance {crosser_001} {hs_clk_xer};set_instance_parameter_value {crosser_001} {DATA_WIDTH} {133};set_instance_parameter_value {crosser_001} {BITS_PER_SYMBOL} {133};set_instance_parameter_value {crosser_001} {USE_PACKETS} {1};set_instance_parameter_value {crosser_001} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_001} {CHANNEL_WIDTH} {3};set_instance_parameter_value {crosser_001} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_001} {USE_ERROR} {0};set_instance_parameter_value {crosser_001} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_001} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {USE_OUTPUT_PIPELINE} {0};set_instance_parameter_value {crosser_001} {SYNC_RESET} {1};add_instance {crosser_002} {hs_clk_xer};set_instance_parameter_value {crosser_002} {DATA_WIDTH} {133};set_instance_parameter_value {crosser_002} {BITS_PER_SYMBOL} {133};set_instance_parameter_value {crosser_002} {USE_PACKETS} {1};set_instance_parameter_value {crosser_002} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_002} {CHANNEL_WIDTH} {3};set_instance_parameter_value {crosser_002} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_002} {USE_ERROR} {0};set_instance_parameter_value {crosser_002} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_002} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {USE_OUTPUT_PIPELINE} {0};set_instance_parameter_value {crosser_002} {SYNC_RESET} {1};add_instance {crosser_003} {hs_clk_xer};set_instance_parameter_value {crosser_003} {DATA_WIDTH} {133};set_instance_parameter_value {crosser_003} {BITS_PER_SYMBOL} {133};set_instance_parameter_value {crosser_003} {USE_PACKETS} {1};set_instance_parameter_value {crosser_003} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_003} {CHANNEL_WIDTH} {3};set_instance_parameter_value {crosser_003} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_003} {USE_ERROR} {0};set_instance_parameter_value {crosser_003} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_003} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {USE_OUTPUT_PIPELINE} {0};set_instance_parameter_value {crosser_003} {SYNC_RESET} {1};add_instance {crosser_004} {hs_clk_xer};set_instance_parameter_value {crosser_004} {DATA_WIDTH} {133};set_instance_parameter_value {crosser_004} {BITS_PER_SYMBOL} {133};set_instance_parameter_value {crosser_004} {USE_PACKETS} {1};set_instance_parameter_value {crosser_004} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_004} {CHANNEL_WIDTH} {3};set_instance_parameter_value {crosser_004} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_004} {USE_ERROR} {0};set_instance_parameter_value {crosser_004} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_004} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_004} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_004} {USE_OUTPUT_PIPELINE} {0};set_instance_parameter_value {crosser_004} {SYNC_RESET} {1};add_instance {crosser_005} {hs_clk_xer};set_instance_parameter_value {crosser_005} {DATA_WIDTH} {133};set_instance_parameter_value {crosser_005} {BITS_PER_SYMBOL} {133};set_instance_parameter_value {crosser_005} {USE_PACKETS} {1};set_instance_parameter_value {crosser_005} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_005} {CHANNEL_WIDTH} {3};set_instance_parameter_value {crosser_005} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_005} {USE_ERROR} {0};set_instance_parameter_value {crosser_005} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_005} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_005} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_005} {USE_OUTPUT_PIPELINE} {0};set_instance_parameter_value {crosser_005} {SYNC_RESET} {1};add_instance {crosser_006} {hs_clk_xer};set_instance_parameter_value {crosser_006} {DATA_WIDTH} {133};set_instance_parameter_value {crosser_006} {BITS_PER_SYMBOL} {133};set_instance_parameter_value {crosser_006} {USE_PACKETS} {1};set_instance_parameter_value {crosser_006} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_006} {CHANNEL_WIDTH} {3};set_instance_parameter_value {crosser_006} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_006} {USE_ERROR} {0};set_instance_parameter_value {crosser_006} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_006} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_006} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_006} {USE_OUTPUT_PIPELINE} {0};set_instance_parameter_value {crosser_006} {SYNC_RESET} {1};add_instance {crosser_007} {hs_clk_xer};set_instance_parameter_value {crosser_007} {DATA_WIDTH} {133};set_instance_parameter_value {crosser_007} {BITS_PER_SYMBOL} {133};set_instance_parameter_value {crosser_007} {USE_PACKETS} {1};set_instance_parameter_value {crosser_007} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_007} {CHANNEL_WIDTH} {3};set_instance_parameter_value {crosser_007} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_007} {USE_ERROR} {0};set_instance_parameter_value {crosser_007} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_007} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_007} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_007} {USE_OUTPUT_PIPELINE} {0};set_instance_parameter_value {crosser_007} {SYNC_RESET} {1};add_instance {onchip_sram_reset1_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {onchip_sram_reset1_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {onchip_sram_reset1_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {onchip_sram_reset1_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {onchip_sram_reset1_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {onchip_sram_reset1_reset_bridge} {SYNC_RESET} {1};add_instance {peripheral_sys_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {peripheral_sys_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {peripheral_sys_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {peripheral_sys_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {peripheral_sys_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {peripheral_sys_0_reset_reset_bridge} {SYNC_RESET} {1};add_instance {agilex_5_soc_hps2fpga_translator_clk_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {agilex_5_soc_hps2fpga_translator_clk_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {agilex_5_soc_hps2fpga_translator_clk_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {agilex_5_soc_hps2fpga_translator_clk_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {agilex_5_soc_hps2fpga_translator_clk_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {agilex_5_soc_hps2fpga_translator_clk_reset_reset_bridge} {SYNC_RESET} {1};add_instance {fpga_only_master_master_translator_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {fpga_only_master_master_translator_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {fpga_only_master_master_translator_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {fpga_only_master_master_translator_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {fpga_only_master_master_translator_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {fpga_only_master_master_translator_reset_reset_bridge} {SYNC_RESET} {1};add_instance {onchip_sram_axi_s1_translator_clk_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {onchip_sram_axi_s1_translator_clk_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {onchip_sram_axi_s1_translator_clk_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {onchip_sram_axi_s1_translator_clk_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {onchip_sram_axi_s1_translator_clk_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {onchip_sram_axi_s1_translator_clk_reset_reset_bridge} {SYNC_RESET} {1};add_instance {crosser_002_in_clk_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {crosser_002_in_clk_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {crosser_002_in_clk_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {crosser_002_in_clk_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {crosser_002_in_clk_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {crosser_002_in_clk_reset_reset_bridge} {SYNC_RESET} {1};add_instance {agilex_5_soc_h2f_user1_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {agilex_5_soc_h2f_user1_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {0};set_instance_parameter_value {agilex_5_soc_h2f_user1_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {agilex_5_soc_h2f_user0_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {agilex_5_soc_h2f_user0_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {0};set_instance_parameter_value {agilex_5_soc_h2f_user0_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {agilex_5_soc_hps2fpga_translator.m0} {agilex_5_soc_hps2fpga_agent.altera_axi_slave} {avalon};set_connection_parameter_value {agilex_5_soc_hps2fpga_translator.m0/agilex_5_soc_hps2fpga_agent.altera_axi_slave} {arbitrationPriority} {1};set_connection_parameter_value {agilex_5_soc_hps2fpga_translator.m0/agilex_5_soc_hps2fpga_agent.altera_axi_slave} {baseAddress} {0x0000};set_connection_parameter_value {agilex_5_soc_hps2fpga_translator.m0/agilex_5_soc_hps2fpga_agent.altera_axi_slave} {defaultConnection} {false};set_connection_parameter_value {agilex_5_soc_hps2fpga_translator.m0/agilex_5_soc_hps2fpga_agent.altera_axi_slave} {domainAlias} {};set_connection_parameter_value {agilex_5_soc_hps2fpga_translator.m0/agilex_5_soc_hps2fpga_agent.altera_axi_slave} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agilex_5_soc_hps2fpga_translator.m0/agilex_5_soc_hps2fpga_agent.altera_axi_slave} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agilex_5_soc_hps2fpga_translator.m0/agilex_5_soc_hps2fpga_agent.altera_axi_slave} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agilex_5_soc_hps2fpga_translator.m0/agilex_5_soc_hps2fpga_agent.altera_axi_slave} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agilex_5_soc_hps2fpga_translator.m0/agilex_5_soc_hps2fpga_agent.altera_axi_slave} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agilex_5_soc_hps2fpga_translator.m0/agilex_5_soc_hps2fpga_agent.altera_axi_slave} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agilex_5_soc_hps2fpga_translator.m0/agilex_5_soc_hps2fpga_agent.altera_axi_slave} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agilex_5_soc_hps2fpga_translator.m0/agilex_5_soc_hps2fpga_agent.altera_axi_slave} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agilex_5_soc_hps2fpga_translator.m0/agilex_5_soc_hps2fpga_agent.altera_axi_slave} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agilex_5_soc_hps2fpga_translator.m0/agilex_5_soc_hps2fpga_agent.altera_axi_slave} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agilex_5_soc_hps2fpga_translator.m0/agilex_5_soc_hps2fpga_agent.altera_axi_slave} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agilex_5_soc_hps2fpga_translator.m0/agilex_5_soc_hps2fpga_agent.altera_axi_slave} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agilex_5_soc_hps2fpga_translator.m0/agilex_5_soc_hps2fpga_agent.altera_axi_slave} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agilex_5_soc_hps2fpga_translator.m0/agilex_5_soc_hps2fpga_agent.altera_axi_slave} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {agilex_5_soc_hps2fpga_translator.m0/agilex_5_soc_hps2fpga_agent.altera_axi_slave} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {rsp_mux.src} {agilex_5_soc_hps2fpga_agent.write_rp} {avalon_streaming};set_connection_parameter_value {rsp_mux.src/agilex_5_soc_hps2fpga_agent.write_rp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_mux.src/agilex_5_soc_hps2fpga_agent.write_rp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_mux.src/agilex_5_soc_hps2fpga_agent.write_rp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_mux.src/agilex_5_soc_hps2fpga_agent.write_rp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_mux.src/agilex_5_soc_hps2fpga_agent.write_rp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_mux.src/agilex_5_soc_hps2fpga_agent.write_rp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_mux.src/agilex_5_soc_hps2fpga_agent.write_rp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_mux.src/agilex_5_soc_hps2fpga_agent.write_rp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux.src/agilex_5_soc_hps2fpga_agent.write_rp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux.src/agilex_5_soc_hps2fpga_agent.write_rp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_mux.src/agilex_5_soc_hps2fpga_agent.write_rp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_mux.src/agilex_5_soc_hps2fpga_agent.write_rp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_mux.src/agilex_5_soc_hps2fpga_agent.write_rp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_mux.src/agilex_5_soc_hps2fpga_agent.write_rp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_mux.src/agilex_5_soc_hps2fpga_agent.write_rp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_mux.src/agilex_5_soc_hps2fpga_agent.write_rp} {qsys_mm.response};add_connection {rsp_mux_001.src} {agilex_5_soc_hps2fpga_agent.read_rp} {avalon_streaming};set_connection_parameter_value {rsp_mux_001.src/agilex_5_soc_hps2fpga_agent.read_rp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_mux_001.src/agilex_5_soc_hps2fpga_agent.read_rp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_mux_001.src/agilex_5_soc_hps2fpga_agent.read_rp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_mux_001.src/agilex_5_soc_hps2fpga_agent.read_rp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_mux_001.src/agilex_5_soc_hps2fpga_agent.read_rp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_mux_001.src/agilex_5_soc_hps2fpga_agent.read_rp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_mux_001.src/agilex_5_soc_hps2fpga_agent.read_rp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_mux_001.src/agilex_5_soc_hps2fpga_agent.read_rp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_001.src/agilex_5_soc_hps2fpga_agent.read_rp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_001.src/agilex_5_soc_hps2fpga_agent.read_rp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_mux_001.src/agilex_5_soc_hps2fpga_agent.read_rp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_mux_001.src/agilex_5_soc_hps2fpga_agent.read_rp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_mux_001.src/agilex_5_soc_hps2fpga_agent.read_rp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_mux_001.src/agilex_5_soc_hps2fpga_agent.read_rp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_mux_001.src/agilex_5_soc_hps2fpga_agent.read_rp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_mux_001.src/agilex_5_soc_hps2fpga_agent.read_rp} {qsys_mm.response};add_connection {fpga_only_master_master_translator.avalon_universal_master_0} {fpga_only_master_master_agent.av} {avalon};set_connection_parameter_value {fpga_only_master_master_translator.avalon_universal_master_0/fpga_only_master_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {fpga_only_master_master_translator.avalon_universal_master_0/fpga_only_master_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {fpga_only_master_master_translator.avalon_universal_master_0/fpga_only_master_master_agent.av} {defaultConnection} {false};set_connection_parameter_value {fpga_only_master_master_translator.avalon_universal_master_0/fpga_only_master_master_agent.av} {domainAlias} {};set_connection_parameter_value {fpga_only_master_master_translator.avalon_universal_master_0/fpga_only_master_master_agent.av} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {fpga_only_master_master_translator.avalon_universal_master_0/fpga_only_master_master_agent.av} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {fpga_only_master_master_translator.avalon_universal_master_0/fpga_only_master_master_agent.av} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {fpga_only_master_master_translator.avalon_universal_master_0/fpga_only_master_master_agent.av} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {fpga_only_master_master_translator.avalon_universal_master_0/fpga_only_master_master_agent.av} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {fpga_only_master_master_translator.avalon_universal_master_0/fpga_only_master_master_agent.av} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {fpga_only_master_master_translator.avalon_universal_master_0/fpga_only_master_master_agent.av} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {fpga_only_master_master_translator.avalon_universal_master_0/fpga_only_master_master_agent.av} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {fpga_only_master_master_translator.avalon_universal_master_0/fpga_only_master_master_agent.av} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {fpga_only_master_master_translator.avalon_universal_master_0/fpga_only_master_master_agent.av} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {fpga_only_master_master_translator.avalon_universal_master_0/fpga_only_master_master_agent.av} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {fpga_only_master_master_translator.avalon_universal_master_0/fpga_only_master_master_agent.av} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {fpga_only_master_master_translator.avalon_universal_master_0/fpga_only_master_master_agent.av} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {fpga_only_master_master_translator.avalon_universal_master_0/fpga_only_master_master_agent.av} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {fpga_only_master_master_translator.avalon_universal_master_0/fpga_only_master_master_agent.av} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {onchip_sram_axi_s1_agent.altera_axi_master} {onchip_sram_axi_s1_translator.s0} {avalon};set_connection_parameter_value {onchip_sram_axi_s1_agent.altera_axi_master/onchip_sram_axi_s1_translator.s0} {arbitrationPriority} {1};set_connection_parameter_value {onchip_sram_axi_s1_agent.altera_axi_master/onchip_sram_axi_s1_translator.s0} {baseAddress} {0x0000};set_connection_parameter_value {onchip_sram_axi_s1_agent.altera_axi_master/onchip_sram_axi_s1_translator.s0} {defaultConnection} {false};set_connection_parameter_value {onchip_sram_axi_s1_agent.altera_axi_master/onchip_sram_axi_s1_translator.s0} {domainAlias} {};set_connection_parameter_value {onchip_sram_axi_s1_agent.altera_axi_master/onchip_sram_axi_s1_translator.s0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {onchip_sram_axi_s1_agent.altera_axi_master/onchip_sram_axi_s1_translator.s0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {onchip_sram_axi_s1_agent.altera_axi_master/onchip_sram_axi_s1_translator.s0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {onchip_sram_axi_s1_agent.altera_axi_master/onchip_sram_axi_s1_translator.s0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {onchip_sram_axi_s1_agent.altera_axi_master/onchip_sram_axi_s1_translator.s0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {onchip_sram_axi_s1_agent.altera_axi_master/onchip_sram_axi_s1_translator.s0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {onchip_sram_axi_s1_agent.altera_axi_master/onchip_sram_axi_s1_translator.s0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {onchip_sram_axi_s1_agent.altera_axi_master/onchip_sram_axi_s1_translator.s0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {onchip_sram_axi_s1_agent.altera_axi_master/onchip_sram_axi_s1_translator.s0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {onchip_sram_axi_s1_agent.altera_axi_master/onchip_sram_axi_s1_translator.s0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {onchip_sram_axi_s1_agent.altera_axi_master/onchip_sram_axi_s1_translator.s0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {onchip_sram_axi_s1_agent.altera_axi_master/onchip_sram_axi_s1_translator.s0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {onchip_sram_axi_s1_agent.altera_axi_master/onchip_sram_axi_s1_translator.s0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {onchip_sram_axi_s1_agent.altera_axi_master/onchip_sram_axi_s1_translator.s0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {onchip_sram_axi_s1_agent.altera_axi_master/onchip_sram_axi_s1_translator.s0} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {peripheral_sys_0_mm_peripheral_bridge_s0_agent.m0} {peripheral_sys_0_mm_peripheral_bridge_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent.m0/peripheral_sys_0_mm_peripheral_bridge_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent.m0/peripheral_sys_0_mm_peripheral_bridge_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent.m0/peripheral_sys_0_mm_peripheral_bridge_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent.m0/peripheral_sys_0_mm_peripheral_bridge_s0_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent.m0/peripheral_sys_0_mm_peripheral_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent.m0/peripheral_sys_0_mm_peripheral_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent.m0/peripheral_sys_0_mm_peripheral_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent.m0/peripheral_sys_0_mm_peripheral_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent.m0/peripheral_sys_0_mm_peripheral_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent.m0/peripheral_sys_0_mm_peripheral_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent.m0/peripheral_sys_0_mm_peripheral_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent.m0/peripheral_sys_0_mm_peripheral_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent.m0/peripheral_sys_0_mm_peripheral_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent.m0/peripheral_sys_0_mm_peripheral_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent.m0/peripheral_sys_0_mm_peripheral_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent.m0/peripheral_sys_0_mm_peripheral_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent.m0/peripheral_sys_0_mm_peripheral_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent.m0/peripheral_sys_0_mm_peripheral_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent.m0/peripheral_sys_0_mm_peripheral_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {peripheral_sys_0_mm_peripheral_bridge_s0_agent.rf_source} {peripheral_sys_0_mm_peripheral_bridge_s0_agent_rsp_fifo.in} {avalon_streaming};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent.rf_source/peripheral_sys_0_mm_peripheral_bridge_s0_agent_rsp_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent.rf_source/peripheral_sys_0_mm_peripheral_bridge_s0_agent_rsp_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent.rf_source/peripheral_sys_0_mm_peripheral_bridge_s0_agent_rsp_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent.rf_source/peripheral_sys_0_mm_peripheral_bridge_s0_agent_rsp_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent.rf_source/peripheral_sys_0_mm_peripheral_bridge_s0_agent_rsp_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent.rf_source/peripheral_sys_0_mm_peripheral_bridge_s0_agent_rsp_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent.rf_source/peripheral_sys_0_mm_peripheral_bridge_s0_agent_rsp_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent.rf_source/peripheral_sys_0_mm_peripheral_bridge_s0_agent_rsp_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent.rf_source/peripheral_sys_0_mm_peripheral_bridge_s0_agent_rsp_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent.rf_source/peripheral_sys_0_mm_peripheral_bridge_s0_agent_rsp_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent.rf_source/peripheral_sys_0_mm_peripheral_bridge_s0_agent_rsp_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent.rf_source/peripheral_sys_0_mm_peripheral_bridge_s0_agent_rsp_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent.rf_source/peripheral_sys_0_mm_peripheral_bridge_s0_agent_rsp_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent.rf_source/peripheral_sys_0_mm_peripheral_bridge_s0_agent_rsp_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent.rf_source/peripheral_sys_0_mm_peripheral_bridge_s0_agent_rsp_fifo.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {peripheral_sys_0_mm_peripheral_bridge_s0_agent_rsp_fifo.out} {peripheral_sys_0_mm_peripheral_bridge_s0_agent.rf_sink} {avalon_streaming};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent_rsp_fifo.out/peripheral_sys_0_mm_peripheral_bridge_s0_agent.rf_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent_rsp_fifo.out/peripheral_sys_0_mm_peripheral_bridge_s0_agent.rf_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent_rsp_fifo.out/peripheral_sys_0_mm_peripheral_bridge_s0_agent.rf_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent_rsp_fifo.out/peripheral_sys_0_mm_peripheral_bridge_s0_agent.rf_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent_rsp_fifo.out/peripheral_sys_0_mm_peripheral_bridge_s0_agent.rf_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent_rsp_fifo.out/peripheral_sys_0_mm_peripheral_bridge_s0_agent.rf_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent_rsp_fifo.out/peripheral_sys_0_mm_peripheral_bridge_s0_agent.rf_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent_rsp_fifo.out/peripheral_sys_0_mm_peripheral_bridge_s0_agent.rf_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent_rsp_fifo.out/peripheral_sys_0_mm_peripheral_bridge_s0_agent.rf_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent_rsp_fifo.out/peripheral_sys_0_mm_peripheral_bridge_s0_agent.rf_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent_rsp_fifo.out/peripheral_sys_0_mm_peripheral_bridge_s0_agent.rf_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent_rsp_fifo.out/peripheral_sys_0_mm_peripheral_bridge_s0_agent.rf_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent_rsp_fifo.out/peripheral_sys_0_mm_peripheral_bridge_s0_agent.rf_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent_rsp_fifo.out/peripheral_sys_0_mm_peripheral_bridge_s0_agent.rf_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent_rsp_fifo.out/peripheral_sys_0_mm_peripheral_bridge_s0_agent.rf_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {peripheral_sys_0_mm_peripheral_bridge_s0_agent.rdata_fifo_src} {peripheral_sys_0_mm_peripheral_bridge_s0_agent_rdata_fifo.in} {avalon_streaming};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent.rdata_fifo_src/peripheral_sys_0_mm_peripheral_bridge_s0_agent_rdata_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent.rdata_fifo_src/peripheral_sys_0_mm_peripheral_bridge_s0_agent_rdata_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent.rdata_fifo_src/peripheral_sys_0_mm_peripheral_bridge_s0_agent_rdata_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent.rdata_fifo_src/peripheral_sys_0_mm_peripheral_bridge_s0_agent_rdata_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent.rdata_fifo_src/peripheral_sys_0_mm_peripheral_bridge_s0_agent_rdata_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent.rdata_fifo_src/peripheral_sys_0_mm_peripheral_bridge_s0_agent_rdata_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent.rdata_fifo_src/peripheral_sys_0_mm_peripheral_bridge_s0_agent_rdata_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent.rdata_fifo_src/peripheral_sys_0_mm_peripheral_bridge_s0_agent_rdata_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent.rdata_fifo_src/peripheral_sys_0_mm_peripheral_bridge_s0_agent_rdata_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent.rdata_fifo_src/peripheral_sys_0_mm_peripheral_bridge_s0_agent_rdata_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent.rdata_fifo_src/peripheral_sys_0_mm_peripheral_bridge_s0_agent_rdata_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent.rdata_fifo_src/peripheral_sys_0_mm_peripheral_bridge_s0_agent_rdata_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent.rdata_fifo_src/peripheral_sys_0_mm_peripheral_bridge_s0_agent_rdata_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent.rdata_fifo_src/peripheral_sys_0_mm_peripheral_bridge_s0_agent_rdata_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent.rdata_fifo_src/peripheral_sys_0_mm_peripheral_bridge_s0_agent_rdata_fifo.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {peripheral_sys_0_mm_peripheral_bridge_s0_agent_rdata_fifo.out} {peripheral_sys_0_mm_peripheral_bridge_s0_agent.rdata_fifo_sink} {avalon_streaming};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent_rdata_fifo.out/peripheral_sys_0_mm_peripheral_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent_rdata_fifo.out/peripheral_sys_0_mm_peripheral_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent_rdata_fifo.out/peripheral_sys_0_mm_peripheral_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent_rdata_fifo.out/peripheral_sys_0_mm_peripheral_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent_rdata_fifo.out/peripheral_sys_0_mm_peripheral_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent_rdata_fifo.out/peripheral_sys_0_mm_peripheral_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent_rdata_fifo.out/peripheral_sys_0_mm_peripheral_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent_rdata_fifo.out/peripheral_sys_0_mm_peripheral_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent_rdata_fifo.out/peripheral_sys_0_mm_peripheral_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent_rdata_fifo.out/peripheral_sys_0_mm_peripheral_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent_rdata_fifo.out/peripheral_sys_0_mm_peripheral_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent_rdata_fifo.out/peripheral_sys_0_mm_peripheral_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent_rdata_fifo.out/peripheral_sys_0_mm_peripheral_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent_rdata_fifo.out/peripheral_sys_0_mm_peripheral_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent_rdata_fifo.out/peripheral_sys_0_mm_peripheral_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {cmd_mux_002.src} {peripheral_sys_0_mm_peripheral_bridge_s0_agent.cp} {avalon_streaming};set_connection_parameter_value {cmd_mux_002.src/peripheral_sys_0_mm_peripheral_bridge_s0_agent.cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux_002.src/peripheral_sys_0_mm_peripheral_bridge_s0_agent.cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux_002.src/peripheral_sys_0_mm_peripheral_bridge_s0_agent.cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux_002.src/peripheral_sys_0_mm_peripheral_bridge_s0_agent.cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux_002.src/peripheral_sys_0_mm_peripheral_bridge_s0_agent.cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux_002.src/peripheral_sys_0_mm_peripheral_bridge_s0_agent.cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux_002.src/peripheral_sys_0_mm_peripheral_bridge_s0_agent.cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux_002.src/peripheral_sys_0_mm_peripheral_bridge_s0_agent.cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_002.src/peripheral_sys_0_mm_peripheral_bridge_s0_agent.cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_002.src/peripheral_sys_0_mm_peripheral_bridge_s0_agent.cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux_002.src/peripheral_sys_0_mm_peripheral_bridge_s0_agent.cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux_002.src/peripheral_sys_0_mm_peripheral_bridge_s0_agent.cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux_002.src/peripheral_sys_0_mm_peripheral_bridge_s0_agent.cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux_002.src/peripheral_sys_0_mm_peripheral_bridge_s0_agent.cp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_mux_002.src/peripheral_sys_0_mm_peripheral_bridge_s0_agent.cp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_mux_002.src/peripheral_sys_0_mm_peripheral_bridge_s0_agent.cp} {qsys_mm.command};add_connection {agilex_5_soc_hps2fpga_agent.write_cp} {router.sink} {avalon_streaming};set_connection_parameter_value {agilex_5_soc_hps2fpga_agent.write_cp/router.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agilex_5_soc_hps2fpga_agent.write_cp/router.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agilex_5_soc_hps2fpga_agent.write_cp/router.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agilex_5_soc_hps2fpga_agent.write_cp/router.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agilex_5_soc_hps2fpga_agent.write_cp/router.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agilex_5_soc_hps2fpga_agent.write_cp/router.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agilex_5_soc_hps2fpga_agent.write_cp/router.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agilex_5_soc_hps2fpga_agent.write_cp/router.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agilex_5_soc_hps2fpga_agent.write_cp/router.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agilex_5_soc_hps2fpga_agent.write_cp/router.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agilex_5_soc_hps2fpga_agent.write_cp/router.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agilex_5_soc_hps2fpga_agent.write_cp/router.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agilex_5_soc_hps2fpga_agent.write_cp/router.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agilex_5_soc_hps2fpga_agent.write_cp/router.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {agilex_5_soc_hps2fpga_agent.write_cp/router.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {agilex_5_soc_hps2fpga_agent.write_cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {agilex_5_soc_hps2fpga_agent.read_cp} {router_001.sink} {avalon_streaming};set_connection_parameter_value {agilex_5_soc_hps2fpga_agent.read_cp/router_001.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agilex_5_soc_hps2fpga_agent.read_cp/router_001.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agilex_5_soc_hps2fpga_agent.read_cp/router_001.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agilex_5_soc_hps2fpga_agent.read_cp/router_001.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agilex_5_soc_hps2fpga_agent.read_cp/router_001.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agilex_5_soc_hps2fpga_agent.read_cp/router_001.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agilex_5_soc_hps2fpga_agent.read_cp/router_001.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agilex_5_soc_hps2fpga_agent.read_cp/router_001.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agilex_5_soc_hps2fpga_agent.read_cp/router_001.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agilex_5_soc_hps2fpga_agent.read_cp/router_001.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agilex_5_soc_hps2fpga_agent.read_cp/router_001.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agilex_5_soc_hps2fpga_agent.read_cp/router_001.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agilex_5_soc_hps2fpga_agent.read_cp/router_001.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agilex_5_soc_hps2fpga_agent.read_cp/router_001.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {agilex_5_soc_hps2fpga_agent.read_cp/router_001.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {agilex_5_soc_hps2fpga_agent.read_cp/router_001.sink} {qsys_mm.command};add_connection {router_001.src} {cmd_demux_001.sink} {avalon_streaming};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_001.src/cmd_demux_001.sink} {qsys_mm.command};add_connection {fpga_only_master_master_agent.cp} {router_002.sink} {avalon_streaming};set_connection_parameter_value {fpga_only_master_master_agent.cp/router_002.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {fpga_only_master_master_agent.cp/router_002.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {fpga_only_master_master_agent.cp/router_002.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {fpga_only_master_master_agent.cp/router_002.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {fpga_only_master_master_agent.cp/router_002.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {fpga_only_master_master_agent.cp/router_002.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {fpga_only_master_master_agent.cp/router_002.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {fpga_only_master_master_agent.cp/router_002.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {fpga_only_master_master_agent.cp/router_002.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {fpga_only_master_master_agent.cp/router_002.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {fpga_only_master_master_agent.cp/router_002.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {fpga_only_master_master_agent.cp/router_002.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {fpga_only_master_master_agent.cp/router_002.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {fpga_only_master_master_agent.cp/router_002.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {fpga_only_master_master_agent.cp/router_002.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {fpga_only_master_master_agent.cp/router_002.sink} {qsys_mm.command};add_connection {onchip_sram_axi_s1_agent.write_rp} {router_003.sink} {avalon_streaming};set_connection_parameter_value {onchip_sram_axi_s1_agent.write_rp/router_003.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {onchip_sram_axi_s1_agent.write_rp/router_003.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {onchip_sram_axi_s1_agent.write_rp/router_003.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {onchip_sram_axi_s1_agent.write_rp/router_003.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {onchip_sram_axi_s1_agent.write_rp/router_003.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {onchip_sram_axi_s1_agent.write_rp/router_003.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {onchip_sram_axi_s1_agent.write_rp/router_003.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {onchip_sram_axi_s1_agent.write_rp/router_003.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {onchip_sram_axi_s1_agent.write_rp/router_003.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {onchip_sram_axi_s1_agent.write_rp/router_003.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {onchip_sram_axi_s1_agent.write_rp/router_003.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {onchip_sram_axi_s1_agent.write_rp/router_003.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {onchip_sram_axi_s1_agent.write_rp/router_003.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {onchip_sram_axi_s1_agent.write_rp/router_003.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {onchip_sram_axi_s1_agent.write_rp/router_003.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {onchip_sram_axi_s1_agent.write_rp/router_003.sink} {qsys_mm.response};add_connection {onchip_sram_axi_s1_agent.read_rp} {router_004.sink} {avalon_streaming};set_connection_parameter_value {onchip_sram_axi_s1_agent.read_rp/router_004.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {onchip_sram_axi_s1_agent.read_rp/router_004.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {onchip_sram_axi_s1_agent.read_rp/router_004.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {onchip_sram_axi_s1_agent.read_rp/router_004.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {onchip_sram_axi_s1_agent.read_rp/router_004.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {onchip_sram_axi_s1_agent.read_rp/router_004.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {onchip_sram_axi_s1_agent.read_rp/router_004.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {onchip_sram_axi_s1_agent.read_rp/router_004.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {onchip_sram_axi_s1_agent.read_rp/router_004.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {onchip_sram_axi_s1_agent.read_rp/router_004.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {onchip_sram_axi_s1_agent.read_rp/router_004.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {onchip_sram_axi_s1_agent.read_rp/router_004.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {onchip_sram_axi_s1_agent.read_rp/router_004.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {onchip_sram_axi_s1_agent.read_rp/router_004.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {onchip_sram_axi_s1_agent.read_rp/router_004.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {onchip_sram_axi_s1_agent.read_rp/router_004.sink} {qsys_mm.response};add_connection {peripheral_sys_0_mm_peripheral_bridge_s0_agent.rp} {router_005.sink} {avalon_streaming};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent.rp/router_005.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent.rp/router_005.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent.rp/router_005.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent.rp/router_005.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent.rp/router_005.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent.rp/router_005.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent.rp/router_005.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent.rp/router_005.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent.rp/router_005.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent.rp/router_005.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent.rp/router_005.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent.rp/router_005.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent.rp/router_005.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent.rp/router_005.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {peripheral_sys_0_mm_peripheral_bridge_s0_agent.rp/router_005.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {peripheral_sys_0_mm_peripheral_bridge_s0_agent.rp/router_005.sink} {qsys_mm.response};add_connection {router_005.src} {rsp_demux_002.sink} {avalon_streaming};set_connection_parameter_value {router_005.src/rsp_demux_002.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_005.src/rsp_demux_002.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_005.src/rsp_demux_002.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_005.src/rsp_demux_002.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_005.src/rsp_demux_002.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_005.src/rsp_demux_002.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_005.src/rsp_demux_002.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_005.src/rsp_demux_002.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_005.src/rsp_demux_002.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_005.src/rsp_demux_002.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_005.src/rsp_demux_002.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_005.src/rsp_demux_002.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_005.src/rsp_demux_002.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_005.src/rsp_demux_002.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_005.src/rsp_demux_002.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_005.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {router_002.src} {fpga_only_master_master_limiter.cmd_sink} {avalon_streaming};set_connection_parameter_value {router_002.src/fpga_only_master_master_limiter.cmd_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_002.src/fpga_only_master_master_limiter.cmd_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_002.src/fpga_only_master_master_limiter.cmd_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_002.src/fpga_only_master_master_limiter.cmd_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_002.src/fpga_only_master_master_limiter.cmd_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_002.src/fpga_only_master_master_limiter.cmd_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_002.src/fpga_only_master_master_limiter.cmd_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_002.src/fpga_only_master_master_limiter.cmd_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_002.src/fpga_only_master_master_limiter.cmd_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_002.src/fpga_only_master_master_limiter.cmd_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_002.src/fpga_only_master_master_limiter.cmd_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_002.src/fpga_only_master_master_limiter.cmd_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_002.src/fpga_only_master_master_limiter.cmd_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_002.src/fpga_only_master_master_limiter.cmd_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_002.src/fpga_only_master_master_limiter.cmd_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_002.src/fpga_only_master_master_limiter.cmd_sink} {qsys_mm.command};add_connection {fpga_only_master_master_limiter.cmd_src} {cmd_demux_002.sink} {avalon_streaming};set_connection_parameter_value {fpga_only_master_master_limiter.cmd_src/cmd_demux_002.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {fpga_only_master_master_limiter.cmd_src/cmd_demux_002.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {fpga_only_master_master_limiter.cmd_src/cmd_demux_002.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {fpga_only_master_master_limiter.cmd_src/cmd_demux_002.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {fpga_only_master_master_limiter.cmd_src/cmd_demux_002.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {fpga_only_master_master_limiter.cmd_src/cmd_demux_002.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {fpga_only_master_master_limiter.cmd_src/cmd_demux_002.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {fpga_only_master_master_limiter.cmd_src/cmd_demux_002.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {fpga_only_master_master_limiter.cmd_src/cmd_demux_002.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {fpga_only_master_master_limiter.cmd_src/cmd_demux_002.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {fpga_only_master_master_limiter.cmd_src/cmd_demux_002.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {fpga_only_master_master_limiter.cmd_src/cmd_demux_002.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {fpga_only_master_master_limiter.cmd_src/cmd_demux_002.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {fpga_only_master_master_limiter.cmd_src/cmd_demux_002.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {fpga_only_master_master_limiter.cmd_src/cmd_demux_002.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {fpga_only_master_master_limiter.cmd_src/cmd_demux_002.sink} {qsys_mm.command};add_connection {rsp_mux_002.src} {fpga_only_master_master_limiter.rsp_sink} {avalon_streaming};set_connection_parameter_value {rsp_mux_002.src/fpga_only_master_master_limiter.rsp_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_mux_002.src/fpga_only_master_master_limiter.rsp_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_mux_002.src/fpga_only_master_master_limiter.rsp_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_mux_002.src/fpga_only_master_master_limiter.rsp_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_mux_002.src/fpga_only_master_master_limiter.rsp_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_mux_002.src/fpga_only_master_master_limiter.rsp_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_mux_002.src/fpga_only_master_master_limiter.rsp_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_mux_002.src/fpga_only_master_master_limiter.rsp_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_002.src/fpga_only_master_master_limiter.rsp_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_002.src/fpga_only_master_master_limiter.rsp_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_mux_002.src/fpga_only_master_master_limiter.rsp_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_mux_002.src/fpga_only_master_master_limiter.rsp_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_mux_002.src/fpga_only_master_master_limiter.rsp_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_mux_002.src/fpga_only_master_master_limiter.rsp_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_mux_002.src/fpga_only_master_master_limiter.rsp_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_mux_002.src/fpga_only_master_master_limiter.rsp_sink} {qsys_mm.response};add_connection {fpga_only_master_master_limiter.rsp_src} {fpga_only_master_master_agent.rp} {avalon_streaming};set_connection_parameter_value {fpga_only_master_master_limiter.rsp_src/fpga_only_master_master_agent.rp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {fpga_only_master_master_limiter.rsp_src/fpga_only_master_master_agent.rp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {fpga_only_master_master_limiter.rsp_src/fpga_only_master_master_agent.rp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {fpga_only_master_master_limiter.rsp_src/fpga_only_master_master_agent.rp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {fpga_only_master_master_limiter.rsp_src/fpga_only_master_master_agent.rp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {fpga_only_master_master_limiter.rsp_src/fpga_only_master_master_agent.rp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {fpga_only_master_master_limiter.rsp_src/fpga_only_master_master_agent.rp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {fpga_only_master_master_limiter.rsp_src/fpga_only_master_master_agent.rp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {fpga_only_master_master_limiter.rsp_src/fpga_only_master_master_agent.rp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {fpga_only_master_master_limiter.rsp_src/fpga_only_master_master_agent.rp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {fpga_only_master_master_limiter.rsp_src/fpga_only_master_master_agent.rp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {fpga_only_master_master_limiter.rsp_src/fpga_only_master_master_agent.rp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {fpga_only_master_master_limiter.rsp_src/fpga_only_master_master_agent.rp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {fpga_only_master_master_limiter.rsp_src/fpga_only_master_master_agent.rp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {fpga_only_master_master_limiter.rsp_src/fpga_only_master_master_agent.rp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {fpga_only_master_master_limiter.rsp_src/fpga_only_master_master_agent.rp} {qsys_mm.response};add_connection {cmd_demux_002.src2} {cmd_mux_002.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux_002.src2/cmd_mux_002.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux_002.src2/cmd_mux_002.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux_002.src2/cmd_mux_002.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux_002.src2/cmd_mux_002.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux_002.src2/cmd_mux_002.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux_002.src2/cmd_mux_002.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux_002.src2/cmd_mux_002.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux_002.src2/cmd_mux_002.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_002.src2/cmd_mux_002.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_002.src2/cmd_mux_002.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux_002.src2/cmd_mux_002.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux_002.src2/cmd_mux_002.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux_002.src2/cmd_mux_002.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux_002.src2/cmd_mux_002.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux_002.src2/cmd_mux_002.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux_002.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {rsp_demux_002.src0} {rsp_mux_002.sink2} {avalon_streaming};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux_002.sink2} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux_002.sink2} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux_002.sink2} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux_002.sink2} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux_002.sink2} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux_002.sink2} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux_002.sink2} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux_002.sink2} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux_002.sink2} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux_002.sink2} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux_002.sink2} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux_002.sink2} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux_002.sink2} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux_002.sink2} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux_002.sink2} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux_002.sink2} {qsys_mm.response};add_connection {cmd_mux.src} {onchip_sram_axi_s1_wr_cmd_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {cmd_mux.src/onchip_sram_axi_s1_wr_cmd_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux.src/onchip_sram_axi_s1_wr_cmd_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux.src/onchip_sram_axi_s1_wr_cmd_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux.src/onchip_sram_axi_s1_wr_cmd_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux.src/onchip_sram_axi_s1_wr_cmd_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux.src/onchip_sram_axi_s1_wr_cmd_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux.src/onchip_sram_axi_s1_wr_cmd_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux.src/onchip_sram_axi_s1_wr_cmd_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux.src/onchip_sram_axi_s1_wr_cmd_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux.src/onchip_sram_axi_s1_wr_cmd_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux.src/onchip_sram_axi_s1_wr_cmd_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux.src/onchip_sram_axi_s1_wr_cmd_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux.src/onchip_sram_axi_s1_wr_cmd_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux.src/onchip_sram_axi_s1_wr_cmd_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_mux.src/onchip_sram_axi_s1_wr_cmd_width_adapter.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_mux.src/onchip_sram_axi_s1_wr_cmd_width_adapter.sink} {qsys_mm.command};add_connection {onchip_sram_axi_s1_wr_cmd_width_adapter.src} {onchip_sram_axi_s1_agent.write_cp} {avalon_streaming};set_connection_parameter_value {onchip_sram_axi_s1_wr_cmd_width_adapter.src/onchip_sram_axi_s1_agent.write_cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {onchip_sram_axi_s1_wr_cmd_width_adapter.src/onchip_sram_axi_s1_agent.write_cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {onchip_sram_axi_s1_wr_cmd_width_adapter.src/onchip_sram_axi_s1_agent.write_cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {onchip_sram_axi_s1_wr_cmd_width_adapter.src/onchip_sram_axi_s1_agent.write_cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {onchip_sram_axi_s1_wr_cmd_width_adapter.src/onchip_sram_axi_s1_agent.write_cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {onchip_sram_axi_s1_wr_cmd_width_adapter.src/onchip_sram_axi_s1_agent.write_cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {onchip_sram_axi_s1_wr_cmd_width_adapter.src/onchip_sram_axi_s1_agent.write_cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {onchip_sram_axi_s1_wr_cmd_width_adapter.src/onchip_sram_axi_s1_agent.write_cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {onchip_sram_axi_s1_wr_cmd_width_adapter.src/onchip_sram_axi_s1_agent.write_cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {onchip_sram_axi_s1_wr_cmd_width_adapter.src/onchip_sram_axi_s1_agent.write_cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {onchip_sram_axi_s1_wr_cmd_width_adapter.src/onchip_sram_axi_s1_agent.write_cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {onchip_sram_axi_s1_wr_cmd_width_adapter.src/onchip_sram_axi_s1_agent.write_cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {onchip_sram_axi_s1_wr_cmd_width_adapter.src/onchip_sram_axi_s1_agent.write_cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {onchip_sram_axi_s1_wr_cmd_width_adapter.src/onchip_sram_axi_s1_agent.write_cp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {onchip_sram_axi_s1_wr_cmd_width_adapter.src/onchip_sram_axi_s1_agent.write_cp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {onchip_sram_axi_s1_wr_cmd_width_adapter.src/onchip_sram_axi_s1_agent.write_cp} {qsys_mm.command};add_connection {cmd_mux_001.src} {onchip_sram_axi_s1_rd_cmd_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {cmd_mux_001.src/onchip_sram_axi_s1_rd_cmd_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux_001.src/onchip_sram_axi_s1_rd_cmd_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux_001.src/onchip_sram_axi_s1_rd_cmd_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux_001.src/onchip_sram_axi_s1_rd_cmd_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux_001.src/onchip_sram_axi_s1_rd_cmd_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux_001.src/onchip_sram_axi_s1_rd_cmd_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux_001.src/onchip_sram_axi_s1_rd_cmd_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux_001.src/onchip_sram_axi_s1_rd_cmd_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_001.src/onchip_sram_axi_s1_rd_cmd_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_001.src/onchip_sram_axi_s1_rd_cmd_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux_001.src/onchip_sram_axi_s1_rd_cmd_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux_001.src/onchip_sram_axi_s1_rd_cmd_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux_001.src/onchip_sram_axi_s1_rd_cmd_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux_001.src/onchip_sram_axi_s1_rd_cmd_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_mux_001.src/onchip_sram_axi_s1_rd_cmd_width_adapter.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_mux_001.src/onchip_sram_axi_s1_rd_cmd_width_adapter.sink} {qsys_mm.command};add_connection {onchip_sram_axi_s1_rd_cmd_width_adapter.src} {onchip_sram_axi_s1_agent.read_cp} {avalon_streaming};set_connection_parameter_value {onchip_sram_axi_s1_rd_cmd_width_adapter.src/onchip_sram_axi_s1_agent.read_cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {onchip_sram_axi_s1_rd_cmd_width_adapter.src/onchip_sram_axi_s1_agent.read_cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {onchip_sram_axi_s1_rd_cmd_width_adapter.src/onchip_sram_axi_s1_agent.read_cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {onchip_sram_axi_s1_rd_cmd_width_adapter.src/onchip_sram_axi_s1_agent.read_cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {onchip_sram_axi_s1_rd_cmd_width_adapter.src/onchip_sram_axi_s1_agent.read_cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {onchip_sram_axi_s1_rd_cmd_width_adapter.src/onchip_sram_axi_s1_agent.read_cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {onchip_sram_axi_s1_rd_cmd_width_adapter.src/onchip_sram_axi_s1_agent.read_cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {onchip_sram_axi_s1_rd_cmd_width_adapter.src/onchip_sram_axi_s1_agent.read_cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {onchip_sram_axi_s1_rd_cmd_width_adapter.src/onchip_sram_axi_s1_agent.read_cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {onchip_sram_axi_s1_rd_cmd_width_adapter.src/onchip_sram_axi_s1_agent.read_cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {onchip_sram_axi_s1_rd_cmd_width_adapter.src/onchip_sram_axi_s1_agent.read_cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {onchip_sram_axi_s1_rd_cmd_width_adapter.src/onchip_sram_axi_s1_agent.read_cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {onchip_sram_axi_s1_rd_cmd_width_adapter.src/onchip_sram_axi_s1_agent.read_cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {onchip_sram_axi_s1_rd_cmd_width_adapter.src/onchip_sram_axi_s1_agent.read_cp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {onchip_sram_axi_s1_rd_cmd_width_adapter.src/onchip_sram_axi_s1_agent.read_cp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {onchip_sram_axi_s1_rd_cmd_width_adapter.src/onchip_sram_axi_s1_agent.read_cp} {qsys_mm.command};add_connection {router_003.src} {onchip_sram_axi_s1_wr_rsp_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {router_003.src/onchip_sram_axi_s1_wr_rsp_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_003.src/onchip_sram_axi_s1_wr_rsp_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_003.src/onchip_sram_axi_s1_wr_rsp_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_003.src/onchip_sram_axi_s1_wr_rsp_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_003.src/onchip_sram_axi_s1_wr_rsp_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_003.src/onchip_sram_axi_s1_wr_rsp_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_003.src/onchip_sram_axi_s1_wr_rsp_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_003.src/onchip_sram_axi_s1_wr_rsp_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_003.src/onchip_sram_axi_s1_wr_rsp_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_003.src/onchip_sram_axi_s1_wr_rsp_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_003.src/onchip_sram_axi_s1_wr_rsp_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_003.src/onchip_sram_axi_s1_wr_rsp_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_003.src/onchip_sram_axi_s1_wr_rsp_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_003.src/onchip_sram_axi_s1_wr_rsp_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_003.src/onchip_sram_axi_s1_wr_rsp_width_adapter.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_003.src/onchip_sram_axi_s1_wr_rsp_width_adapter.sink} {qsys_mm.response};add_connection {onchip_sram_axi_s1_wr_rsp_width_adapter.src} {rsp_demux.sink} {avalon_streaming};set_connection_parameter_value {onchip_sram_axi_s1_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {onchip_sram_axi_s1_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {onchip_sram_axi_s1_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {onchip_sram_axi_s1_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {onchip_sram_axi_s1_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {onchip_sram_axi_s1_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {onchip_sram_axi_s1_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {onchip_sram_axi_s1_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {onchip_sram_axi_s1_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {onchip_sram_axi_s1_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {onchip_sram_axi_s1_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {onchip_sram_axi_s1_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {onchip_sram_axi_s1_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {onchip_sram_axi_s1_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {onchip_sram_axi_s1_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {onchip_sram_axi_s1_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.response};add_connection {router_004.src} {onchip_sram_axi_s1_rd_rsp_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {router_004.src/onchip_sram_axi_s1_rd_rsp_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_004.src/onchip_sram_axi_s1_rd_rsp_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_004.src/onchip_sram_axi_s1_rd_rsp_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_004.src/onchip_sram_axi_s1_rd_rsp_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_004.src/onchip_sram_axi_s1_rd_rsp_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_004.src/onchip_sram_axi_s1_rd_rsp_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_004.src/onchip_sram_axi_s1_rd_rsp_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_004.src/onchip_sram_axi_s1_rd_rsp_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_004.src/onchip_sram_axi_s1_rd_rsp_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_004.src/onchip_sram_axi_s1_rd_rsp_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_004.src/onchip_sram_axi_s1_rd_rsp_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_004.src/onchip_sram_axi_s1_rd_rsp_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_004.src/onchip_sram_axi_s1_rd_rsp_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_004.src/onchip_sram_axi_s1_rd_rsp_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_004.src/onchip_sram_axi_s1_rd_rsp_width_adapter.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_004.src/onchip_sram_axi_s1_rd_rsp_width_adapter.sink} {qsys_mm.response};add_connection {onchip_sram_axi_s1_rd_rsp_width_adapter.src} {rsp_demux_001.sink} {avalon_streaming};set_connection_parameter_value {onchip_sram_axi_s1_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {onchip_sram_axi_s1_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {onchip_sram_axi_s1_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {onchip_sram_axi_s1_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {onchip_sram_axi_s1_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {onchip_sram_axi_s1_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {onchip_sram_axi_s1_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {onchip_sram_axi_s1_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {onchip_sram_axi_s1_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {onchip_sram_axi_s1_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {onchip_sram_axi_s1_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {onchip_sram_axi_s1_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {onchip_sram_axi_s1_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {onchip_sram_axi_s1_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {onchip_sram_axi_s1_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {onchip_sram_axi_s1_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {cmd_demux.src0} {crosser.in} {avalon_streaming};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux.src0/crosser.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux.src0/crosser.in} {qsys_mm.command};add_connection {crosser.out} {cmd_mux.sink0} {avalon_streaming};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {crosser.out/cmd_mux.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {crosser.out/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {crosser_001.in} {avalon_streaming};set_connection_parameter_value {cmd_demux_001.src0/crosser_001.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux_001.src0/crosser_001.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/crosser_001.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux_001.src0/crosser_001.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux_001.src0/crosser_001.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/crosser_001.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/crosser_001.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux_001.src0/crosser_001.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src0/crosser_001.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src0/crosser_001.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/crosser_001.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux_001.src0/crosser_001.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/crosser_001.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/crosser_001.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux_001.src0/crosser_001.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux_001.src0/crosser_001.in} {qsys_mm.command};add_connection {crosser_001.out} {cmd_mux_001.sink0} {avalon_streaming};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {crosser_001.out/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux_002.src0} {crosser_002.in} {avalon_streaming};set_connection_parameter_value {cmd_demux_002.src0/crosser_002.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux_002.src0/crosser_002.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux_002.src0/crosser_002.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux_002.src0/crosser_002.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux_002.src0/crosser_002.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux_002.src0/crosser_002.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux_002.src0/crosser_002.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux_002.src0/crosser_002.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_002.src0/crosser_002.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_002.src0/crosser_002.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux_002.src0/crosser_002.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux_002.src0/crosser_002.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux_002.src0/crosser_002.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux_002.src0/crosser_002.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux_002.src0/crosser_002.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux_002.src0/crosser_002.in} {qsys_mm.command};add_connection {crosser_002.out} {cmd_mux.sink1} {avalon_streaming};set_connection_parameter_value {crosser_002.out/cmd_mux.sink1} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {crosser_002.out/cmd_mux.sink1} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {crosser_002.out/cmd_mux.sink1} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {crosser_002.out/cmd_mux.sink1} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {crosser_002.out/cmd_mux.sink1} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {crosser_002.out/cmd_mux.sink1} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {crosser_002.out/cmd_mux.sink1} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {crosser_002.out/cmd_mux.sink1} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {crosser_002.out/cmd_mux.sink1} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {crosser_002.out/cmd_mux.sink1} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {crosser_002.out/cmd_mux.sink1} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {crosser_002.out/cmd_mux.sink1} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {crosser_002.out/cmd_mux.sink1} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {crosser_002.out/cmd_mux.sink1} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {crosser_002.out/cmd_mux.sink1} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {crosser_002.out/cmd_mux.sink1} {qsys_mm.command};add_connection {cmd_demux_002.src1} {crosser_003.in} {avalon_streaming};set_connection_parameter_value {cmd_demux_002.src1/crosser_003.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux_002.src1/crosser_003.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux_002.src1/crosser_003.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux_002.src1/crosser_003.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux_002.src1/crosser_003.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux_002.src1/crosser_003.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux_002.src1/crosser_003.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux_002.src1/crosser_003.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_002.src1/crosser_003.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_002.src1/crosser_003.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux_002.src1/crosser_003.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux_002.src1/crosser_003.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux_002.src1/crosser_003.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux_002.src1/crosser_003.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux_002.src1/crosser_003.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux_002.src1/crosser_003.in} {qsys_mm.command};add_connection {crosser_003.out} {cmd_mux_001.sink1} {avalon_streaming};set_connection_parameter_value {crosser_003.out/cmd_mux_001.sink1} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {crosser_003.out/cmd_mux_001.sink1} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {crosser_003.out/cmd_mux_001.sink1} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {crosser_003.out/cmd_mux_001.sink1} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {crosser_003.out/cmd_mux_001.sink1} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {crosser_003.out/cmd_mux_001.sink1} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {crosser_003.out/cmd_mux_001.sink1} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {crosser_003.out/cmd_mux_001.sink1} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {crosser_003.out/cmd_mux_001.sink1} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {crosser_003.out/cmd_mux_001.sink1} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {crosser_003.out/cmd_mux_001.sink1} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {crosser_003.out/cmd_mux_001.sink1} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {crosser_003.out/cmd_mux_001.sink1} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {crosser_003.out/cmd_mux_001.sink1} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {crosser_003.out/cmd_mux_001.sink1} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {crosser_003.out/cmd_mux_001.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {crosser_004.in} {avalon_streaming};set_connection_parameter_value {rsp_demux.src0/crosser_004.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux.src0/crosser_004.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux.src0/crosser_004.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux.src0/crosser_004.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux.src0/crosser_004.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux.src0/crosser_004.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux.src0/crosser_004.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux.src0/crosser_004.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src0/crosser_004.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src0/crosser_004.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux.src0/crosser_004.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux.src0/crosser_004.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux.src0/crosser_004.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux.src0/crosser_004.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux.src0/crosser_004.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux.src0/crosser_004.in} {qsys_mm.response};add_connection {crosser_004.out} {rsp_mux.sink0} {avalon_streaming};set_connection_parameter_value {crosser_004.out/rsp_mux.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {crosser_004.out/rsp_mux.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {crosser_004.out/rsp_mux.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {crosser_004.out/rsp_mux.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {crosser_004.out/rsp_mux.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {crosser_004.out/rsp_mux.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {crosser_004.out/rsp_mux.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {crosser_004.out/rsp_mux.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {crosser_004.out/rsp_mux.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {crosser_004.out/rsp_mux.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {crosser_004.out/rsp_mux.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {crosser_004.out/rsp_mux.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {crosser_004.out/rsp_mux.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {crosser_004.out/rsp_mux.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {crosser_004.out/rsp_mux.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {crosser_004.out/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux.src1} {crosser_005.in} {avalon_streaming};set_connection_parameter_value {rsp_demux.src1/crosser_005.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux.src1/crosser_005.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux.src1/crosser_005.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux.src1/crosser_005.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux.src1/crosser_005.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux.src1/crosser_005.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux.src1/crosser_005.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux.src1/crosser_005.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src1/crosser_005.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src1/crosser_005.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux.src1/crosser_005.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux.src1/crosser_005.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux.src1/crosser_005.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux.src1/crosser_005.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux.src1/crosser_005.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux.src1/crosser_005.in} {qsys_mm.response};add_connection {crosser_005.out} {rsp_mux_002.sink0} {avalon_streaming};set_connection_parameter_value {crosser_005.out/rsp_mux_002.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {crosser_005.out/rsp_mux_002.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {crosser_005.out/rsp_mux_002.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {crosser_005.out/rsp_mux_002.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {crosser_005.out/rsp_mux_002.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {crosser_005.out/rsp_mux_002.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {crosser_005.out/rsp_mux_002.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {crosser_005.out/rsp_mux_002.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {crosser_005.out/rsp_mux_002.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {crosser_005.out/rsp_mux_002.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {crosser_005.out/rsp_mux_002.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {crosser_005.out/rsp_mux_002.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {crosser_005.out/rsp_mux_002.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {crosser_005.out/rsp_mux_002.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {crosser_005.out/rsp_mux_002.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {crosser_005.out/rsp_mux_002.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {crosser_006.in} {avalon_streaming};set_connection_parameter_value {rsp_demux_001.src0/crosser_006.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_001.src0/crosser_006.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/crosser_006.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_001.src0/crosser_006.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_001.src0/crosser_006.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/crosser_006.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/crosser_006.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_001.src0/crosser_006.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_001.src0/crosser_006.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_001.src0/crosser_006.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/crosser_006.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_001.src0/crosser_006.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/crosser_006.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/crosser_006.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_001.src0/crosser_006.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_001.src0/crosser_006.in} {qsys_mm.response};add_connection {crosser_006.out} {rsp_mux_001.sink0} {avalon_streaming};set_connection_parameter_value {crosser_006.out/rsp_mux_001.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {crosser_006.out/rsp_mux_001.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {crosser_006.out/rsp_mux_001.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {crosser_006.out/rsp_mux_001.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {crosser_006.out/rsp_mux_001.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {crosser_006.out/rsp_mux_001.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {crosser_006.out/rsp_mux_001.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {crosser_006.out/rsp_mux_001.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {crosser_006.out/rsp_mux_001.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {crosser_006.out/rsp_mux_001.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {crosser_006.out/rsp_mux_001.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {crosser_006.out/rsp_mux_001.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {crosser_006.out/rsp_mux_001.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {crosser_006.out/rsp_mux_001.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {crosser_006.out/rsp_mux_001.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {crosser_006.out/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src1} {crosser_007.in} {avalon_streaming};set_connection_parameter_value {rsp_demux_001.src1/crosser_007.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_001.src1/crosser_007.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_001.src1/crosser_007.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_001.src1/crosser_007.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_001.src1/crosser_007.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_001.src1/crosser_007.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_001.src1/crosser_007.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_001.src1/crosser_007.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_001.src1/crosser_007.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_001.src1/crosser_007.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_001.src1/crosser_007.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_001.src1/crosser_007.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_001.src1/crosser_007.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_001.src1/crosser_007.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_001.src1/crosser_007.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_001.src1/crosser_007.in} {qsys_mm.response};add_connection {crosser_007.out} {rsp_mux_002.sink1} {avalon_streaming};set_connection_parameter_value {crosser_007.out/rsp_mux_002.sink1} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {crosser_007.out/rsp_mux_002.sink1} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {crosser_007.out/rsp_mux_002.sink1} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {crosser_007.out/rsp_mux_002.sink1} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {crosser_007.out/rsp_mux_002.sink1} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {crosser_007.out/rsp_mux_002.sink1} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {crosser_007.out/rsp_mux_002.sink1} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {crosser_007.out/rsp_mux_002.sink1} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {crosser_007.out/rsp_mux_002.sink1} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {crosser_007.out/rsp_mux_002.sink1} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {crosser_007.out/rsp_mux_002.sink1} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {crosser_007.out/rsp_mux_002.sink1} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {crosser_007.out/rsp_mux_002.sink1} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {crosser_007.out/rsp_mux_002.sink1} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {crosser_007.out/rsp_mux_002.sink1} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {crosser_007.out/rsp_mux_002.sink1} {qsys_mm.response};add_connection {fpga_only_master_master_limiter.cmd_valid} {cmd_demux_002.sink_valid} {avalon_streaming};set_connection_parameter_value {fpga_only_master_master_limiter.cmd_valid/cmd_demux_002.sink_valid} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {fpga_only_master_master_limiter.cmd_valid/cmd_demux_002.sink_valid} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {fpga_only_master_master_limiter.cmd_valid/cmd_demux_002.sink_valid} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {fpga_only_master_master_limiter.cmd_valid/cmd_demux_002.sink_valid} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {fpga_only_master_master_limiter.cmd_valid/cmd_demux_002.sink_valid} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {fpga_only_master_master_limiter.cmd_valid/cmd_demux_002.sink_valid} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {fpga_only_master_master_limiter.cmd_valid/cmd_demux_002.sink_valid} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {fpga_only_master_master_limiter.cmd_valid/cmd_demux_002.sink_valid} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {fpga_only_master_master_limiter.cmd_valid/cmd_demux_002.sink_valid} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {fpga_only_master_master_limiter.cmd_valid/cmd_demux_002.sink_valid} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {fpga_only_master_master_limiter.cmd_valid/cmd_demux_002.sink_valid} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {fpga_only_master_master_limiter.cmd_valid/cmd_demux_002.sink_valid} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {fpga_only_master_master_limiter.cmd_valid/cmd_demux_002.sink_valid} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {fpga_only_master_master_limiter.cmd_valid/cmd_demux_002.sink_valid} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {fpga_only_master_master_limiter.cmd_valid/cmd_demux_002.sink_valid} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {onchip_sram_reset1_reset_bridge.out_reset} {crosser.out_clk_reset} {reset};add_connection {onchip_sram_reset1_reset_bridge.out_reset} {crosser_001.out_clk_reset} {reset};add_connection {onchip_sram_reset1_reset_bridge.out_reset} {crosser_002.out_clk_reset} {reset};add_connection {onchip_sram_reset1_reset_bridge.out_reset} {crosser_003.out_clk_reset} {reset};add_connection {onchip_sram_reset1_reset_bridge.out_reset} {crosser_004.in_clk_reset} {reset};add_connection {onchip_sram_reset1_reset_bridge.out_reset} {crosser_005.in_clk_reset} {reset};add_connection {onchip_sram_reset1_reset_bridge.out_reset} {crosser_006.in_clk_reset} {reset};add_connection {onchip_sram_reset1_reset_bridge.out_reset} {crosser_007.in_clk_reset} {reset};add_connection {peripheral_sys_0_reset_reset_bridge.out_reset} {peripheral_sys_0_mm_peripheral_bridge_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {peripheral_sys_0_reset_reset_bridge.out_reset} {peripheral_sys_0_mm_peripheral_bridge_s0_agent_rdata_fifo.clk_reset} {reset};add_connection {peripheral_sys_0_reset_reset_bridge.out_reset} {crosser.in_clk_reset} {reset};add_connection {peripheral_sys_0_reset_reset_bridge.out_reset} {crosser_001.in_clk_reset} {reset};add_connection {peripheral_sys_0_reset_reset_bridge.out_reset} {crosser_004.out_clk_reset} {reset};add_connection {peripheral_sys_0_reset_reset_bridge.out_reset} {crosser_006.out_clk_reset} {reset};add_connection {agilex_5_soc_hps2fpga_translator_clk_reset_reset_bridge.out_reset} {agilex_5_soc_hps2fpga_translator.clk_reset} {reset};add_connection {agilex_5_soc_hps2fpga_translator_clk_reset_reset_bridge.out_reset} {peripheral_sys_0_mm_peripheral_bridge_s0_translator.reset} {reset};add_connection {agilex_5_soc_hps2fpga_translator_clk_reset_reset_bridge.out_reset} {agilex_5_soc_hps2fpga_agent.clk_reset} {reset};add_connection {agilex_5_soc_hps2fpga_translator_clk_reset_reset_bridge.out_reset} {peripheral_sys_0_mm_peripheral_bridge_s0_agent.clk_reset} {reset};add_connection {agilex_5_soc_hps2fpga_translator_clk_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {agilex_5_soc_hps2fpga_translator_clk_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {agilex_5_soc_hps2fpga_translator_clk_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {agilex_5_soc_hps2fpga_translator_clk_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {agilex_5_soc_hps2fpga_translator_clk_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {agilex_5_soc_hps2fpga_translator_clk_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {agilex_5_soc_hps2fpga_translator_clk_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {agilex_5_soc_hps2fpga_translator_clk_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {agilex_5_soc_hps2fpga_translator_clk_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {fpga_only_master_master_translator_reset_reset_bridge.out_reset} {fpga_only_master_master_translator.reset} {reset};add_connection {fpga_only_master_master_translator_reset_reset_bridge.out_reset} {fpga_only_master_master_agent.clk_reset} {reset};add_connection {fpga_only_master_master_translator_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {fpga_only_master_master_translator_reset_reset_bridge.out_reset} {fpga_only_master_master_limiter.clk_reset} {reset};add_connection {fpga_only_master_master_translator_reset_reset_bridge.out_reset} {cmd_demux_002.clk_reset} {reset};add_connection {fpga_only_master_master_translator_reset_reset_bridge.out_reset} {rsp_mux_002.clk_reset} {reset};add_connection {onchip_sram_axi_s1_translator_clk_reset_reset_bridge.out_reset} {onchip_sram_axi_s1_translator.clk_reset} {reset};add_connection {onchip_sram_axi_s1_translator_clk_reset_reset_bridge.out_reset} {onchip_sram_axi_s1_agent.reset_sink} {reset};add_connection {onchip_sram_axi_s1_translator_clk_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {onchip_sram_axi_s1_translator_clk_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {onchip_sram_axi_s1_translator_clk_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {onchip_sram_axi_s1_translator_clk_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {onchip_sram_axi_s1_translator_clk_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {onchip_sram_axi_s1_translator_clk_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {onchip_sram_axi_s1_translator_clk_reset_reset_bridge.out_reset} {onchip_sram_axi_s1_wr_cmd_width_adapter.clk_reset} {reset};add_connection {onchip_sram_axi_s1_translator_clk_reset_reset_bridge.out_reset} {onchip_sram_axi_s1_rd_cmd_width_adapter.clk_reset} {reset};add_connection {onchip_sram_axi_s1_translator_clk_reset_reset_bridge.out_reset} {onchip_sram_axi_s1_wr_rsp_width_adapter.clk_reset} {reset};add_connection {onchip_sram_axi_s1_translator_clk_reset_reset_bridge.out_reset} {onchip_sram_axi_s1_rd_rsp_width_adapter.clk_reset} {reset};add_connection {crosser_002_in_clk_reset_reset_bridge.out_reset} {crosser_002.in_clk_reset} {reset};add_connection {crosser_002_in_clk_reset_reset_bridge.out_reset} {crosser_003.in_clk_reset} {reset};add_connection {crosser_002_in_clk_reset_reset_bridge.out_reset} {crosser_005.out_clk_reset} {reset};add_connection {crosser_002_in_clk_reset_reset_bridge.out_reset} {crosser_007.out_clk_reset} {reset};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {agilex_5_soc_hps2fpga_translator.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {fpga_only_master_master_translator.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {peripheral_sys_0_mm_peripheral_bridge_s0_translator.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {agilex_5_soc_hps2fpga_agent.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {fpga_only_master_master_agent.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {peripheral_sys_0_mm_peripheral_bridge_s0_agent.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {peripheral_sys_0_mm_peripheral_bridge_s0_agent_rsp_fifo.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {peripheral_sys_0_mm_peripheral_bridge_s0_agent_rdata_fifo.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {fpga_only_master_master_limiter.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {cmd_demux_002.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {rsp_mux_002.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {crosser.in_clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {crosser_001.in_clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {crosser_002.in_clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {crosser_003.in_clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {crosser_004.out_clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {crosser_005.out_clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {crosser_006.out_clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {crosser_007.out_clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {peripheral_sys_0_reset_reset_bridge.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {agilex_5_soc_hps2fpga_translator_clk_reset_reset_bridge.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {fpga_only_master_master_translator_reset_reset_bridge.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {crosser_002_in_clk_reset_reset_bridge.clk} {clock};add_connection {agilex_5_soc_h2f_user0_clk_clock_bridge.out_clk} {onchip_sram_axi_s1_translator.clk} {clock};add_connection {agilex_5_soc_h2f_user0_clk_clock_bridge.out_clk} {onchip_sram_axi_s1_agent.clock_sink} {clock};add_connection {agilex_5_soc_h2f_user0_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {agilex_5_soc_h2f_user0_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {agilex_5_soc_h2f_user0_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {agilex_5_soc_h2f_user0_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {agilex_5_soc_h2f_user0_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {agilex_5_soc_h2f_user0_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {agilex_5_soc_h2f_user0_clk_clock_bridge.out_clk} {onchip_sram_axi_s1_wr_cmd_width_adapter.clk} {clock};add_connection {agilex_5_soc_h2f_user0_clk_clock_bridge.out_clk} {onchip_sram_axi_s1_rd_cmd_width_adapter.clk} {clock};add_connection {agilex_5_soc_h2f_user0_clk_clock_bridge.out_clk} {onchip_sram_axi_s1_wr_rsp_width_adapter.clk} {clock};add_connection {agilex_5_soc_h2f_user0_clk_clock_bridge.out_clk} {onchip_sram_axi_s1_rd_rsp_width_adapter.clk} {clock};add_connection {agilex_5_soc_h2f_user0_clk_clock_bridge.out_clk} {crosser.out_clk} {clock};add_connection {agilex_5_soc_h2f_user0_clk_clock_bridge.out_clk} {crosser_001.out_clk} {clock};add_connection {agilex_5_soc_h2f_user0_clk_clock_bridge.out_clk} {crosser_002.out_clk} {clock};add_connection {agilex_5_soc_h2f_user0_clk_clock_bridge.out_clk} {crosser_003.out_clk} {clock};add_connection {agilex_5_soc_h2f_user0_clk_clock_bridge.out_clk} {crosser_004.in_clk} {clock};add_connection {agilex_5_soc_h2f_user0_clk_clock_bridge.out_clk} {crosser_005.in_clk} {clock};add_connection {agilex_5_soc_h2f_user0_clk_clock_bridge.out_clk} {crosser_006.in_clk} {clock};add_connection {agilex_5_soc_h2f_user0_clk_clock_bridge.out_clk} {crosser_007.in_clk} {clock};add_connection {agilex_5_soc_h2f_user0_clk_clock_bridge.out_clk} {onchip_sram_reset1_reset_bridge.clk} {clock};add_connection {agilex_5_soc_h2f_user0_clk_clock_bridge.out_clk} {onchip_sram_axi_s1_translator_clk_reset_reset_bridge.clk} {clock};add_interface {agilex_5_soc_hps2fpga} {axi4} {slave};set_interface_property {agilex_5_soc_hps2fpga} {EXPORT_OF} {agilex_5_soc_hps2fpga_translator.s0};add_interface {fpga_only_master_master} {avalon} {slave};set_interface_property {fpga_only_master_master} {EXPORT_OF} {fpga_only_master_master_translator.avalon_anti_master_0};add_interface {onchip_sram_axi_s1} {axi4} {master};set_interface_property {onchip_sram_axi_s1} {EXPORT_OF} {onchip_sram_axi_s1_translator.m0};add_interface {peripheral_sys_0_mm_peripheral_bridge_s0} {avalon} {master};set_interface_property {peripheral_sys_0_mm_peripheral_bridge_s0} {EXPORT_OF} {peripheral_sys_0_mm_peripheral_bridge_s0_translator.avalon_anti_slave_0};add_interface {onchip_sram_reset1_reset_bridge_in_reset} {reset} {slave};set_interface_property {onchip_sram_reset1_reset_bridge_in_reset} {EXPORT_OF} {onchip_sram_reset1_reset_bridge.in_reset};add_interface {peripheral_sys_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {peripheral_sys_0_reset_reset_bridge_in_reset} {EXPORT_OF} {peripheral_sys_0_reset_reset_bridge.in_reset};add_interface {agilex_5_soc_hps2fpga_translator_clk_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {agilex_5_soc_hps2fpga_translator_clk_reset_reset_bridge_in_reset} {EXPORT_OF} {agilex_5_soc_hps2fpga_translator_clk_reset_reset_bridge.in_reset};add_interface {fpga_only_master_master_translator_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {fpga_only_master_master_translator_reset_reset_bridge_in_reset} {EXPORT_OF} {fpga_only_master_master_translator_reset_reset_bridge.in_reset};add_interface {onchip_sram_axi_s1_translator_clk_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {onchip_sram_axi_s1_translator_clk_reset_reset_bridge_in_reset} {EXPORT_OF} {onchip_sram_axi_s1_translator_clk_reset_reset_bridge.in_reset};add_interface {crosser_002_in_clk_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {crosser_002_in_clk_reset_reset_bridge_in_reset} {EXPORT_OF} {crosser_002_in_clk_reset_reset_bridge.in_reset};add_interface {agilex_5_soc_h2f_user1_clk} {clock} {slave};set_interface_property {agilex_5_soc_h2f_user1_clk} {EXPORT_OF} {agilex_5_soc_h2f_user1_clk_clock_bridge.in_clk};add_interface {agilex_5_soc_h2f_user0_clk} {clock} {slave};set_interface_property {agilex_5_soc_h2f_user0_clk} {EXPORT_OF} {agilex_5_soc_h2f_user0_clk_clock_bridge.in_clk};set_module_assignment {interconnect_id.agilex_5_soc.hps2fpga} {0};set_module_assignment {interconnect_id.fpga_only_master.master} {1};set_module_assignment {interconnect_id.onchip_sram.axi_s1} {0};set_module_assignment {interconnect_id.peripheral_sys_0.mm_peripheral_bridge_s0} {1};</value>
          </parameter>
          <parameter>
            <name>SYNC_RESET</name>
            <value>1</value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_mm_interconnect</className>
        <version>19.2.0</version>
        <name>mm_interconnect_2</name>
        <uniqueName>ghrd_hps_system_altera_mm_interconnect_1920_ei2j4cq</uniqueName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.2</version>
            <end>mm_interconnect_2/agilex_5_soc_h2f_user0_clk</end>
            <start>agilex_5_soc/h2f_user0_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.2</version>
            <end>mm_interconnect_2/agilex_5_soc_h2f_user1_clk</end>
            <start>agilex_5_soc/h2f_user1_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>23.2</version>
            <end>mm_interconnect_2/agilex_5_soc_hps2fpga</end>
            <start>agilex_5_soc/hps2fpga</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>23.2</version>
            <end>mm_interconnect_2/fpga_only_master_master</end>
            <start>fpga_only_master/master</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>23.2</version>
            <end>onchip_sram/axi_s1</end>
            <start>mm_interconnect_2/onchip_sram_axi_s1</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>23.2</version>
            <end>peripheral_sys_0/mm_peripheral_bridge_s0</end>
            <start>mm_interconnect_2/peripheral_sys_0_mm_peripheral_bridge_s0</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>mm_interconnect_2/agilex_5_soc_hps2fpga_translator_clk_reset_reset_bridge_in_reset</end>
            <start>rst_controller_004/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>mm_interconnect_2/peripheral_sys_0_reset_reset_bridge_in_reset</end>
            <start>rst_controller_004/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>mm_interconnect_2/onchip_sram_axi_s1_translator_clk_reset_reset_bridge_in_reset</end>
            <start>rst_controller_005/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>mm_interconnect_2/onchip_sram_reset1_reset_bridge_in_reset</end>
            <start>rst_controller_005/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>mm_interconnect_2/crosser_002_in_clk_reset_reset_bridge_in_reset</end>
            <start>rst_controller_006/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>mm_interconnect_2/fpga_only_master_master_translator_reset_reset_bridge_in_reset</end>
            <start>rst_controller_006/reset_out</start>
          </incidentConnection>
        </incidentConnections>
        <path>ghrd_hps_system.mm_interconnect_2</path>
      </instanceData>
      <children>
        <node>
          <instanceKey xsi:type="xs:string">agilex_5_soc_h2f_user0_clk_clock_bridge</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>DERIVED_CLOCK_RATE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_CLOCK_RATE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>NUM_CLOCK_OUTPUTS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_clock_bridge</className>
            <version>19.2.0</version>
            <name>agilex_5_soc_h2f_user0_clk_clock_bridge</name>
            <uniqueName>ghrd_hps_system_altera_clock_bridge_1920_lplpolq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user0_clk_clock_bridge.out_clk/cmd_mux.clk</name>
                <end>cmd_mux/clk</end>
                <start>agilex_5_soc_h2f_user0_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user0_clk_clock_bridge.out_clk/cmd_mux_001.clk</name>
                <end>cmd_mux_001/clk</end>
                <start>agilex_5_soc_h2f_user0_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user0_clk_clock_bridge.out_clk/crosser.out_clk</name>
                <end>crosser/out_clk</end>
                <start>agilex_5_soc_h2f_user0_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user0_clk_clock_bridge.out_clk/crosser_001.out_clk</name>
                <end>crosser_001/out_clk</end>
                <start>agilex_5_soc_h2f_user0_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user0_clk_clock_bridge.out_clk/crosser_002.out_clk</name>
                <end>crosser_002/out_clk</end>
                <start>agilex_5_soc_h2f_user0_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user0_clk_clock_bridge.out_clk/crosser_003.out_clk</name>
                <end>crosser_003/out_clk</end>
                <start>agilex_5_soc_h2f_user0_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user0_clk_clock_bridge.out_clk/crosser_004.in_clk</name>
                <end>crosser_004/in_clk</end>
                <start>agilex_5_soc_h2f_user0_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user0_clk_clock_bridge.out_clk/crosser_005.in_clk</name>
                <end>crosser_005/in_clk</end>
                <start>agilex_5_soc_h2f_user0_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user0_clk_clock_bridge.out_clk/crosser_006.in_clk</name>
                <end>crosser_006/in_clk</end>
                <start>agilex_5_soc_h2f_user0_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user0_clk_clock_bridge.out_clk/crosser_007.in_clk</name>
                <end>crosser_007/in_clk</end>
                <start>agilex_5_soc_h2f_user0_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user0_clk_clock_bridge.out_clk/onchip_sram_axi_s1_agent.clock_sink</name>
                <end>onchip_sram_axi_s1_agent/clock_sink</end>
                <start>agilex_5_soc_h2f_user0_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user0_clk_clock_bridge.out_clk/onchip_sram_axi_s1_rd_cmd_width_adapter.clk</name>
                <end>onchip_sram_axi_s1_rd_cmd_width_adapter/clk</end>
                <start>agilex_5_soc_h2f_user0_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user0_clk_clock_bridge.out_clk/onchip_sram_axi_s1_rd_rsp_width_adapter.clk</name>
                <end>onchip_sram_axi_s1_rd_rsp_width_adapter/clk</end>
                <start>agilex_5_soc_h2f_user0_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user0_clk_clock_bridge.out_clk/onchip_sram_axi_s1_translator.clk</name>
                <end>onchip_sram_axi_s1_translator/clk</end>
                <start>agilex_5_soc_h2f_user0_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user0_clk_clock_bridge.out_clk/onchip_sram_axi_s1_translator_clk_reset_reset_bridge.clk</name>
                <end>onchip_sram_axi_s1_translator_clk_reset_reset_bridge/clk</end>
                <start>agilex_5_soc_h2f_user0_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user0_clk_clock_bridge.out_clk/onchip_sram_axi_s1_wr_cmd_width_adapter.clk</name>
                <end>onchip_sram_axi_s1_wr_cmd_width_adapter/clk</end>
                <start>agilex_5_soc_h2f_user0_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user0_clk_clock_bridge.out_clk/onchip_sram_axi_s1_wr_rsp_width_adapter.clk</name>
                <end>onchip_sram_axi_s1_wr_rsp_width_adapter/clk</end>
                <start>agilex_5_soc_h2f_user0_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user0_clk_clock_bridge.out_clk/onchip_sram_reset1_reset_bridge.clk</name>
                <end>onchip_sram_reset1_reset_bridge/clk</end>
                <start>agilex_5_soc_h2f_user0_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user0_clk_clock_bridge.out_clk/router_003.clk</name>
                <end>router_003/clk</end>
                <start>agilex_5_soc_h2f_user0_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user0_clk_clock_bridge.out_clk/router_004.clk</name>
                <end>router_004/clk</end>
                <start>agilex_5_soc_h2f_user0_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user0_clk_clock_bridge.out_clk/rsp_demux.clk</name>
                <end>rsp_demux/clk</end>
                <start>agilex_5_soc_h2f_user0_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user0_clk_clock_bridge.out_clk/rsp_demux_001.clk</name>
                <end>rsp_demux_001/clk</end>
                <start>agilex_5_soc_h2f_user0_clk_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_2.agilex_5_soc_h2f_user0_clk_clock_bridge</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">agilex_5_soc_h2f_user1_clk_clock_bridge</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>DERIVED_CLOCK_RATE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_CLOCK_RATE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>NUM_CLOCK_OUTPUTS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_clock_bridge</className>
            <version>19.2.0</version>
            <name>agilex_5_soc_h2f_user1_clk_clock_bridge</name>
            <uniqueName>ghrd_hps_system_altera_clock_bridge_1920_lplpolq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/agilex_5_soc_hps2fpga_agent.clk</name>
                <end>agilex_5_soc_hps2fpga_agent/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/agilex_5_soc_hps2fpga_translator.clk</name>
                <end>agilex_5_soc_hps2fpga_translator/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/agilex_5_soc_hps2fpga_translator_clk_reset_reset_bridge.clk</name>
                <end>agilex_5_soc_hps2fpga_translator_clk_reset_reset_bridge/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/cmd_demux.clk</name>
                <end>cmd_demux/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/cmd_demux_001.clk</name>
                <end>cmd_demux_001/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/cmd_demux_002.clk</name>
                <end>cmd_demux_002/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/cmd_mux_002.clk</name>
                <end>cmd_mux_002/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/crosser.in_clk</name>
                <end>crosser/in_clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/crosser_001.in_clk</name>
                <end>crosser_001/in_clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/crosser_002.in_clk</name>
                <end>crosser_002/in_clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/crosser_002_in_clk_reset_reset_bridge.clk</name>
                <end>crosser_002_in_clk_reset_reset_bridge/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/crosser_003.in_clk</name>
                <end>crosser_003/in_clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/crosser_004.out_clk</name>
                <end>crosser_004/out_clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/crosser_005.out_clk</name>
                <end>crosser_005/out_clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/crosser_006.out_clk</name>
                <end>crosser_006/out_clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/crosser_007.out_clk</name>
                <end>crosser_007/out_clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/fpga_only_master_master_agent.clk</name>
                <end>fpga_only_master_master_agent/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/fpga_only_master_master_limiter.clk</name>
                <end>fpga_only_master_master_limiter/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/fpga_only_master_master_translator.clk</name>
                <end>fpga_only_master_master_translator/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/fpga_only_master_master_translator_reset_reset_bridge.clk</name>
                <end>fpga_only_master_master_translator_reset_reset_bridge/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/peripheral_sys_0_mm_peripheral_bridge_s0_agent.clk</name>
                <end>peripheral_sys_0_mm_peripheral_bridge_s0_agent/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/peripheral_sys_0_mm_peripheral_bridge_s0_agent_rdata_fifo.clk</name>
                <end>peripheral_sys_0_mm_peripheral_bridge_s0_agent_rdata_fifo/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/peripheral_sys_0_mm_peripheral_bridge_s0_agent_rsp_fifo.clk</name>
                <end>peripheral_sys_0_mm_peripheral_bridge_s0_agent_rsp_fifo/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/peripheral_sys_0_mm_peripheral_bridge_s0_translator.clk</name>
                <end>peripheral_sys_0_mm_peripheral_bridge_s0_translator/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/peripheral_sys_0_reset_reset_bridge.clk</name>
                <end>peripheral_sys_0_reset_reset_bridge/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/router.clk</name>
                <end>router/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/router_001.clk</name>
                <end>router_001/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/router_002.clk</name>
                <end>router_002/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/router_005.clk</name>
                <end>router_005/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/rsp_demux_002.clk</name>
                <end>rsp_demux_002/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/rsp_mux.clk</name>
                <end>rsp_mux/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/rsp_mux_001.clk</name>
                <end>rsp_mux_001/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/rsp_mux_002.clk</name>
                <end>rsp_mux_002/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_2.agilex_5_soc_h2f_user1_clk_clock_bridge</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">agilex_5_soc_hps2fpga_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACE_LITE_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ADDR_MAP</name>
                <value>&lt;?xml version="1.0" encoding="UTF-8"?&gt;
&lt;address_map&gt;
 &lt;slave
   id="0"
   name="onchip_sram_axi_s1_translator.s0"
   start="0x0000000000000000"
   end="0x00000000000008000"
   responds="1"
   user_default="0" /&gt;
&lt;/address_map&gt;
</value>
              </parameter>
              <parameter>
                <name>ADDR_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ADDR_WIDTH</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AXI_BURST_LENGTH_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AXI_LOCK_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AXI_VERSION</name>
                <value>AXI4</value>
              </parameter>
              <parameter>
                <name>DATA_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ID_WIDTH</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(132) domain(131:130) snoop(129:126) barrier(125:124) ori_burst_size(123:121) response_status(120:119) cache(118:115) protection(114:112) thread_id(111:108) dest_id(107) src_id(106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:86) byte_cnt(85:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>67</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_H</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_L</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>PKT_BARRIER_H</name>
                <value>125</value>
              </parameter>
              <parameter>
                <name>PKT_BARRIER_L</name>
                <value>124</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>101</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>93</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>86</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>96</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>94</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_H</name>
                <value>98</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_L</name>
                <value>97</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>85</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>74</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_H</name>
                <value>118</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_L</name>
                <value>115</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_H</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_L</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>107</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>107</value>
              </parameter>
              <parameter>
                <name>PKT_DOMAIN_H</name>
                <value>131</value>
              </parameter>
              <parameter>
                <name>PKT_DOMAIN_L</name>
                <value>130</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>123</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>114</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>112</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_H</name>
                <value>105</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_L</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>120</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>119</value>
              </parameter>
              <parameter>
                <name>PKT_SNOOP_H</name>
                <value>129</value>
              </parameter>
              <parameter>
                <name>PKT_SNOOP_L</name>
                <value>126</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>106</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>106</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_H</name>
                <value>111</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_L</name>
                <value>108</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>68</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_EXCLUSIVE</name>
                <value>73</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>69</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>71</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>70</value>
              </parameter>
              <parameter>
                <name>PKT_WUNIQUE</name>
                <value>132</value>
              </parameter>
              <parameter>
                <name>RDATA_WIDTH</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>READ_ISSUING_CAPABILITY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>133</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_ADDR_USER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>WDATA_WIDTH</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>WRITE_ISSUING_CAPABILITY</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_axi_master_ni</className>
            <version>19.4.1</version>
            <name>agilex_5_soc_hps2fpga_agent</name>
            <uniqueName>ghrd_hps_system_altera_merlin_axi_master_ni_1941_dfsyzvi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/agilex_5_soc_hps2fpga_agent.clk</name>
                <end>agilex_5_soc_hps2fpga_agent/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>agilex_5_soc_hps2fpga_agent.read_cp/router_001.sink</name>
                <end>router_001/sink</end>
                <start>agilex_5_soc_hps2fpga_agent/read_cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>agilex_5_soc_hps2fpga_agent.write_cp/router.sink</name>
                <end>router/sink</end>
                <start>agilex_5_soc_hps2fpga_agent/write_cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>23.2</version>
                <name>agilex_5_soc_hps2fpga_translator.m0/agilex_5_soc_hps2fpga_agent.altera_axi_slave</name>
                <end>agilex_5_soc_hps2fpga_agent/altera_axi_slave</end>
                <start>agilex_5_soc_hps2fpga_translator/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>agilex_5_soc_hps2fpga_translator_clk_reset_reset_bridge.out_reset/agilex_5_soc_hps2fpga_agent.clk_reset</name>
                <end>agilex_5_soc_hps2fpga_agent/clk_reset</end>
                <start>agilex_5_soc_hps2fpga_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_mux.src/agilex_5_soc_hps2fpga_agent.write_rp</name>
                <end>agilex_5_soc_hps2fpga_agent/write_rp</end>
                <start>rsp_mux/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_mux_001.src/agilex_5_soc_hps2fpga_agent.read_rp</name>
                <end>agilex_5_soc_hps2fpga_agent/read_rp</end>
                <start>rsp_mux_001/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_2.agilex_5_soc_hps2fpga_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">agilex_5_soc_hps2fpga_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACE_LITE_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>COMBINED_ACCEPTANCE_CAPABILITY</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>COMBINED_ISSUING_CAPABILITY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DATA_WIDTH</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>M0_ADDR_WIDTH</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>M0_AXI_VERSION</name>
                <value>AXI4</value>
              </parameter>
              <parameter>
                <name>M0_BURST_LENGTH_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>M0_ID_WIDTH</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>M0_LOCK_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>M0_READ_ADDR_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>M0_READ_DATA_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>M0_WRITE_ADDR_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>M0_WRITE_DATA_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>M0_WRITE_RESPONSE_DATA_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>READ_ACCEPTANCE_CAPABILITY</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>READ_DATA_REORDERING_DEPTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>READ_ISSUING_CAPABILITY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>S0_ADDR_WIDTH</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>S0_AXI_VERSION</name>
                <value>AXI4</value>
              </parameter>
              <parameter>
                <name>S0_BURST_LENGTH_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>S0_ID_WIDTH</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>S0_LOCK_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>S0_READ_ADDR_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>S0_READ_DATA_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>S0_WRITE_ADDR_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>S0_WRITE_DATA_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>S0_WRITE_RESPONSE_DATA_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARCACHE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARLOCK</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARPROT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARQOS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARREGION</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWCACHE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWLOCK</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWPROT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWQOS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWREGION</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_BRESP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_BUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_RRESP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_RUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_WLAST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_WUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARBURST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARCACHE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARLEN</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARLOCK</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARQOS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARREGION</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARSIZE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARUSER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWBURST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWCACHE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWLEN</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWLOCK</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWQOS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWREGION</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWSIZE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWUSER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_BID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_BRESP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_BUSER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_RID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_RLAST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_RRESP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_RUSER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_WSTRB</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_WUSER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WRITE_ACCEPTANCE_CAPABILITY</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>WRITE_ISSUING_CAPABILITY</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_axi_translator</className>
            <version>19.2.1</version>
            <name>agilex_5_soc_hps2fpga_translator</name>
            <uniqueName>ghrd_hps_system_altera_merlin_axi_translator_1921_uetfduq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/agilex_5_soc_hps2fpga_translator.clk</name>
                <end>agilex_5_soc_hps2fpga_translator/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>23.2</version>
                <name>agilex_5_soc_hps2fpga_translator.m0/agilex_5_soc_hps2fpga_agent.altera_axi_slave</name>
                <end>agilex_5_soc_hps2fpga_agent/altera_axi_slave</end>
                <start>agilex_5_soc_hps2fpga_translator/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>agilex_5_soc_hps2fpga_translator_clk_reset_reset_bridge.out_reset/agilex_5_soc_hps2fpga_translator.clk_reset</name>
                <end>agilex_5_soc_hps2fpga_translator/clk_reset</end>
                <start>agilex_5_soc_hps2fpga_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_2.agilex_5_soc_hps2fpga_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">agilex_5_soc_hps2fpga_translator_clk_reset_reset_bridge</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACTIVE_LOW_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>NUM_RESET_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNCHRONOUS_EDGES</name>
                <value>deassert</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_reset_bridge</className>
            <version>19.2.0</version>
            <name>agilex_5_soc_hps2fpga_translator_clk_reset_reset_bridge</name>
            <uniqueName>ghrd_hps_system_altera_reset_bridge_1920_t4e2nri</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/agilex_5_soc_hps2fpga_translator_clk_reset_reset_bridge.clk</name>
                <end>agilex_5_soc_hps2fpga_translator_clk_reset_reset_bridge/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>agilex_5_soc_hps2fpga_translator_clk_reset_reset_bridge.out_reset/agilex_5_soc_hps2fpga_agent.clk_reset</name>
                <end>agilex_5_soc_hps2fpga_agent/clk_reset</end>
                <start>agilex_5_soc_hps2fpga_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>agilex_5_soc_hps2fpga_translator_clk_reset_reset_bridge.out_reset/agilex_5_soc_hps2fpga_translator.clk_reset</name>
                <end>agilex_5_soc_hps2fpga_translator/clk_reset</end>
                <start>agilex_5_soc_hps2fpga_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>agilex_5_soc_hps2fpga_translator_clk_reset_reset_bridge.out_reset/cmd_demux.clk_reset</name>
                <end>cmd_demux/clk_reset</end>
                <start>agilex_5_soc_hps2fpga_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>agilex_5_soc_hps2fpga_translator_clk_reset_reset_bridge.out_reset/cmd_demux_001.clk_reset</name>
                <end>cmd_demux_001/clk_reset</end>
                <start>agilex_5_soc_hps2fpga_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>agilex_5_soc_hps2fpga_translator_clk_reset_reset_bridge.out_reset/cmd_mux_002.clk_reset</name>
                <end>cmd_mux_002/clk_reset</end>
                <start>agilex_5_soc_hps2fpga_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>agilex_5_soc_hps2fpga_translator_clk_reset_reset_bridge.out_reset/peripheral_sys_0_mm_peripheral_bridge_s0_agent.clk_reset</name>
                <end>peripheral_sys_0_mm_peripheral_bridge_s0_agent/clk_reset</end>
                <start>agilex_5_soc_hps2fpga_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>agilex_5_soc_hps2fpga_translator_clk_reset_reset_bridge.out_reset/peripheral_sys_0_mm_peripheral_bridge_s0_translator.reset</name>
                <end>peripheral_sys_0_mm_peripheral_bridge_s0_translator/reset</end>
                <start>agilex_5_soc_hps2fpga_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>agilex_5_soc_hps2fpga_translator_clk_reset_reset_bridge.out_reset/router.clk_reset</name>
                <end>router/clk_reset</end>
                <start>agilex_5_soc_hps2fpga_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>agilex_5_soc_hps2fpga_translator_clk_reset_reset_bridge.out_reset/router_001.clk_reset</name>
                <end>router_001/clk_reset</end>
                <start>agilex_5_soc_hps2fpga_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>agilex_5_soc_hps2fpga_translator_clk_reset_reset_bridge.out_reset/router_005.clk_reset</name>
                <end>router_005/clk_reset</end>
                <start>agilex_5_soc_hps2fpga_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>agilex_5_soc_hps2fpga_translator_clk_reset_reset_bridge.out_reset/rsp_demux_002.clk_reset</name>
                <end>rsp_demux_002/clk_reset</end>
                <start>agilex_5_soc_hps2fpga_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>agilex_5_soc_hps2fpga_translator_clk_reset_reset_bridge.out_reset/rsp_mux.clk_reset</name>
                <end>rsp_mux/clk_reset</end>
                <start>agilex_5_soc_hps2fpga_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>agilex_5_soc_hps2fpga_translator_clk_reset_reset_bridge.out_reset/rsp_mux_001.clk_reset</name>
                <end>rsp_mux_001/clk_reset</end>
                <start>agilex_5_soc_hps2fpga_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_2.agilex_5_soc_hps2fpga_translator_clk_reset_reset_bridge</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_demux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(132) domain(131:130) snoop(129:126) barrier(125:124) ori_burst_size(123:121) response_status(120:119) cache(118:115) protection(114:112) thread_id(111:108) dest_id(107) src_id(106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:86) byte_cnt(85:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>133</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>19.2.1</version>
            <name>cmd_demux</name>
            <uniqueName>ghrd_hps_system_altera_merlin_demultiplexer_1921_zq6pm7y</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/cmd_demux.clk</name>
                <end>cmd_demux/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>agilex_5_soc_hps2fpga_translator_clk_reset_reset_bridge.out_reset/cmd_demux.clk_reset</name>
                <end>cmd_demux/clk_reset</end>
                <start>agilex_5_soc_hps2fpga_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_demux.src0/crosser.in</name>
                <end>crosser/in</end>
                <start>cmd_demux/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>router.src/cmd_demux.sink</name>
                <end>cmd_demux/sink</end>
                <start>router/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_2.cmd_demux</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_demux_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(132) domain(131:130) snoop(129:126) barrier(125:124) ori_burst_size(123:121) response_status(120:119) cache(118:115) protection(114:112) thread_id(111:108) dest_id(107) src_id(106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:86) byte_cnt(85:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>133</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>19.2.1</version>
            <name>cmd_demux_001</name>
            <uniqueName>ghrd_hps_system_altera_merlin_demultiplexer_1921_zq6pm7y</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/cmd_demux_001.clk</name>
                <end>cmd_demux_001/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>agilex_5_soc_hps2fpga_translator_clk_reset_reset_bridge.out_reset/cmd_demux_001.clk_reset</name>
                <end>cmd_demux_001/clk_reset</end>
                <start>agilex_5_soc_hps2fpga_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_demux_001.src0/crosser_001.in</name>
                <end>crosser_001/in</end>
                <start>cmd_demux_001/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>router_001.src/cmd_demux_001.sink</name>
                <end>cmd_demux_001/sink</end>
                <start>router_001/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_2.cmd_demux_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_demux_002</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(132) domain(131:130) snoop(129:126) barrier(125:124) ori_burst_size(123:121) response_status(120:119) cache(118:115) protection(114:112) thread_id(111:108) dest_id(107) src_id(106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:86) byte_cnt(85:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>133</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>3</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>19.2.1</version>
            <name>cmd_demux_002</name>
            <uniqueName>ghrd_hps_system_altera_merlin_demultiplexer_1921_3ub3axq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/cmd_demux_002.clk</name>
                <end>cmd_demux_002/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_demux_002.src0/crosser_002.in</name>
                <end>crosser_002/in</end>
                <start>cmd_demux_002/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_demux_002.src1/crosser_003.in</name>
                <end>crosser_003/in</end>
                <start>cmd_demux_002/src1</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_demux_002.src2/cmd_mux_002.sink0</name>
                <end>cmd_mux_002/sink0</end>
                <start>cmd_demux_002/src2</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>fpga_only_master_master_limiter.cmd_src/cmd_demux_002.sink</name>
                <end>cmd_demux_002/sink</end>
                <start>fpga_only_master_master_limiter/cmd_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>fpga_only_master_master_limiter.cmd_valid/cmd_demux_002.sink_valid</name>
                <end>cmd_demux_002/sink_valid</end>
                <start>fpga_only_master_master_limiter/cmd_valid</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>fpga_only_master_master_translator_reset_reset_bridge.out_reset/cmd_demux_002.clk_reset</name>
                <end>cmd_demux_002/clk_reset</end>
                <start>fpga_only_master_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_2.cmd_demux_002</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_mux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>round-robin</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1,1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(132) domain(131:130) snoop(129:126) barrier(125:124) ori_burst_size(123:121) response_status(120:119) cache(118:115) protection(114:112) thread_id(111:108) dest_id(107) src_id(106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:86) byte_cnt(85:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>133</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>19.2.1</version>
            <name>cmd_mux</name>
            <uniqueName>ghrd_hps_system_altera_merlin_multiplexer_1921_zybekxy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user0_clk_clock_bridge.out_clk/cmd_mux.clk</name>
                <end>cmd_mux/clk</end>
                <start>agilex_5_soc_h2f_user0_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_mux.src/onchip_sram_axi_s1_wr_cmd_width_adapter.sink</name>
                <end>onchip_sram_axi_s1_wr_cmd_width_adapter/sink</end>
                <start>cmd_mux/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>crosser.out/cmd_mux.sink0</name>
                <end>cmd_mux/sink0</end>
                <start>crosser/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>crosser_002.out/cmd_mux.sink1</name>
                <end>cmd_mux/sink1</end>
                <start>crosser_002/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>onchip_sram_axi_s1_translator_clk_reset_reset_bridge.out_reset/cmd_mux.clk_reset</name>
                <end>cmd_mux/clk_reset</end>
                <start>onchip_sram_axi_s1_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_2.cmd_mux</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_mux_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>round-robin</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1,1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(132) domain(131:130) snoop(129:126) barrier(125:124) ori_burst_size(123:121) response_status(120:119) cache(118:115) protection(114:112) thread_id(111:108) dest_id(107) src_id(106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:86) byte_cnt(85:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>133</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>19.2.1</version>
            <name>cmd_mux_001</name>
            <uniqueName>ghrd_hps_system_altera_merlin_multiplexer_1921_zybekxy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user0_clk_clock_bridge.out_clk/cmd_mux_001.clk</name>
                <end>cmd_mux_001/clk</end>
                <start>agilex_5_soc_h2f_user0_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_mux_001.src/onchip_sram_axi_s1_rd_cmd_width_adapter.sink</name>
                <end>onchip_sram_axi_s1_rd_cmd_width_adapter/sink</end>
                <start>cmd_mux_001/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>crosser_001.out/cmd_mux_001.sink0</name>
                <end>cmd_mux_001/sink0</end>
                <start>crosser_001/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>crosser_003.out/cmd_mux_001.sink1</name>
                <end>cmd_mux_001/sink1</end>
                <start>crosser_003/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>onchip_sram_axi_s1_translator_clk_reset_reset_bridge.out_reset/cmd_mux_001.clk_reset</name>
                <end>cmd_mux_001/clk_reset</end>
                <start>onchip_sram_axi_s1_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_2.cmd_mux_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_mux_002</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>round-robin</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(132) domain(131:130) snoop(129:126) barrier(125:124) ori_burst_size(123:121) response_status(120:119) cache(118:115) protection(114:112) thread_id(111:108) dest_id(107) src_id(106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:86) byte_cnt(85:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>133</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>19.2.1</version>
            <name>cmd_mux_002</name>
            <uniqueName>ghrd_hps_system_altera_merlin_multiplexer_1921_wbxn6mq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/cmd_mux_002.clk</name>
                <end>cmd_mux_002/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>agilex_5_soc_hps2fpga_translator_clk_reset_reset_bridge.out_reset/cmd_mux_002.clk_reset</name>
                <end>cmd_mux_002/clk_reset</end>
                <start>agilex_5_soc_hps2fpga_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_demux_002.src2/cmd_mux_002.sink0</name>
                <end>cmd_mux_002/sink0</end>
                <start>cmd_demux_002/src2</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_mux_002.src/peripheral_sys_0_mm_peripheral_bridge_s0_agent.cp</name>
                <end>peripheral_sys_0_mm_peripheral_bridge_s0_agent/cp</end>
                <start>cmd_mux_002/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_2.cmd_mux_002</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">crosser</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>133</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>DATA_WIDTH</name>
                <value>133</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>READY_SYNC_DEPTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_CHANNEL</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_ERROR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUTPUT_PIPELINE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>VALID_SYNC_DEPTH</name>
                <value>2</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>hs_clk_xer</className>
            <version>19.4.0</version>
            <name>crosser</name>
            <uniqueName>ghrd_hps_system_hs_clk_xer_1940_mmunkgi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user0_clk_clock_bridge.out_clk/crosser.out_clk</name>
                <end>crosser/out_clk</end>
                <start>agilex_5_soc_h2f_user0_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/crosser.in_clk</name>
                <end>crosser/in_clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_demux.src0/crosser.in</name>
                <end>crosser/in</end>
                <start>cmd_demux/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>crosser.out/cmd_mux.sink0</name>
                <end>cmd_mux/sink0</end>
                <start>crosser/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>onchip_sram_reset1_reset_bridge.out_reset/crosser.out_clk_reset</name>
                <end>crosser/out_clk_reset</end>
                <start>onchip_sram_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>peripheral_sys_0_reset_reset_bridge.out_reset/crosser.in_clk_reset</name>
                <end>crosser/in_clk_reset</end>
                <start>peripheral_sys_0_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_2.crosser</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">crosser_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>133</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>DATA_WIDTH</name>
                <value>133</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>READY_SYNC_DEPTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_CHANNEL</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_ERROR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUTPUT_PIPELINE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>VALID_SYNC_DEPTH</name>
                <value>2</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>hs_clk_xer</className>
            <version>19.4.0</version>
            <name>crosser_001</name>
            <uniqueName>ghrd_hps_system_hs_clk_xer_1940_mmunkgi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user0_clk_clock_bridge.out_clk/crosser_001.out_clk</name>
                <end>crosser_001/out_clk</end>
                <start>agilex_5_soc_h2f_user0_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/crosser_001.in_clk</name>
                <end>crosser_001/in_clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_demux_001.src0/crosser_001.in</name>
                <end>crosser_001/in</end>
                <start>cmd_demux_001/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>crosser_001.out/cmd_mux_001.sink0</name>
                <end>cmd_mux_001/sink0</end>
                <start>crosser_001/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>onchip_sram_reset1_reset_bridge.out_reset/crosser_001.out_clk_reset</name>
                <end>crosser_001/out_clk_reset</end>
                <start>onchip_sram_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>peripheral_sys_0_reset_reset_bridge.out_reset/crosser_001.in_clk_reset</name>
                <end>crosser_001/in_clk_reset</end>
                <start>peripheral_sys_0_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_2.crosser_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">crosser_002</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>133</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>DATA_WIDTH</name>
                <value>133</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>READY_SYNC_DEPTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_CHANNEL</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_ERROR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUTPUT_PIPELINE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>VALID_SYNC_DEPTH</name>
                <value>2</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>hs_clk_xer</className>
            <version>19.4.0</version>
            <name>crosser_002</name>
            <uniqueName>ghrd_hps_system_hs_clk_xer_1940_mmunkgi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user0_clk_clock_bridge.out_clk/crosser_002.out_clk</name>
                <end>crosser_002/out_clk</end>
                <start>agilex_5_soc_h2f_user0_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/crosser_002.in_clk</name>
                <end>crosser_002/in_clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_demux_002.src0/crosser_002.in</name>
                <end>crosser_002/in</end>
                <start>cmd_demux_002/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>crosser_002.out/cmd_mux.sink1</name>
                <end>cmd_mux/sink1</end>
                <start>crosser_002/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>crosser_002_in_clk_reset_reset_bridge.out_reset/crosser_002.in_clk_reset</name>
                <end>crosser_002/in_clk_reset</end>
                <start>crosser_002_in_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>onchip_sram_reset1_reset_bridge.out_reset/crosser_002.out_clk_reset</name>
                <end>crosser_002/out_clk_reset</end>
                <start>onchip_sram_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_2.crosser_002</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">crosser_002_in_clk_reset_reset_bridge</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACTIVE_LOW_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>NUM_RESET_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNCHRONOUS_EDGES</name>
                <value>deassert</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_reset_bridge</className>
            <version>19.2.0</version>
            <name>crosser_002_in_clk_reset_reset_bridge</name>
            <uniqueName>ghrd_hps_system_altera_reset_bridge_1920_t4e2nri</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/crosser_002_in_clk_reset_reset_bridge.clk</name>
                <end>crosser_002_in_clk_reset_reset_bridge/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>crosser_002_in_clk_reset_reset_bridge.out_reset/crosser_002.in_clk_reset</name>
                <end>crosser_002/in_clk_reset</end>
                <start>crosser_002_in_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>crosser_002_in_clk_reset_reset_bridge.out_reset/crosser_003.in_clk_reset</name>
                <end>crosser_003/in_clk_reset</end>
                <start>crosser_002_in_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>crosser_002_in_clk_reset_reset_bridge.out_reset/crosser_005.out_clk_reset</name>
                <end>crosser_005/out_clk_reset</end>
                <start>crosser_002_in_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>crosser_002_in_clk_reset_reset_bridge.out_reset/crosser_007.out_clk_reset</name>
                <end>crosser_007/out_clk_reset</end>
                <start>crosser_002_in_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_2.crosser_002_in_clk_reset_reset_bridge</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">crosser_003</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>133</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>DATA_WIDTH</name>
                <value>133</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>READY_SYNC_DEPTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_CHANNEL</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_ERROR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUTPUT_PIPELINE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>VALID_SYNC_DEPTH</name>
                <value>2</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>hs_clk_xer</className>
            <version>19.4.0</version>
            <name>crosser_003</name>
            <uniqueName>ghrd_hps_system_hs_clk_xer_1940_mmunkgi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user0_clk_clock_bridge.out_clk/crosser_003.out_clk</name>
                <end>crosser_003/out_clk</end>
                <start>agilex_5_soc_h2f_user0_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/crosser_003.in_clk</name>
                <end>crosser_003/in_clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_demux_002.src1/crosser_003.in</name>
                <end>crosser_003/in</end>
                <start>cmd_demux_002/src1</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>crosser_002_in_clk_reset_reset_bridge.out_reset/crosser_003.in_clk_reset</name>
                <end>crosser_003/in_clk_reset</end>
                <start>crosser_002_in_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>crosser_003.out/cmd_mux_001.sink1</name>
                <end>cmd_mux_001/sink1</end>
                <start>crosser_003/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>onchip_sram_reset1_reset_bridge.out_reset/crosser_003.out_clk_reset</name>
                <end>crosser_003/out_clk_reset</end>
                <start>onchip_sram_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_2.crosser_003</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">crosser_004</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>133</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>DATA_WIDTH</name>
                <value>133</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>READY_SYNC_DEPTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_CHANNEL</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_ERROR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUTPUT_PIPELINE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>VALID_SYNC_DEPTH</name>
                <value>2</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>hs_clk_xer</className>
            <version>19.4.0</version>
            <name>crosser_004</name>
            <uniqueName>ghrd_hps_system_hs_clk_xer_1940_mmunkgi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user0_clk_clock_bridge.out_clk/crosser_004.in_clk</name>
                <end>crosser_004/in_clk</end>
                <start>agilex_5_soc_h2f_user0_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/crosser_004.out_clk</name>
                <end>crosser_004/out_clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>crosser_004.out/rsp_mux.sink0</name>
                <end>rsp_mux/sink0</end>
                <start>crosser_004/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>onchip_sram_reset1_reset_bridge.out_reset/crosser_004.in_clk_reset</name>
                <end>crosser_004/in_clk_reset</end>
                <start>onchip_sram_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>peripheral_sys_0_reset_reset_bridge.out_reset/crosser_004.out_clk_reset</name>
                <end>crosser_004/out_clk_reset</end>
                <start>peripheral_sys_0_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_demux.src0/crosser_004.in</name>
                <end>crosser_004/in</end>
                <start>rsp_demux/src0</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_2.crosser_004</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">crosser_005</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>133</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>DATA_WIDTH</name>
                <value>133</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>READY_SYNC_DEPTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_CHANNEL</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_ERROR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUTPUT_PIPELINE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>VALID_SYNC_DEPTH</name>
                <value>2</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>hs_clk_xer</className>
            <version>19.4.0</version>
            <name>crosser_005</name>
            <uniqueName>ghrd_hps_system_hs_clk_xer_1940_mmunkgi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user0_clk_clock_bridge.out_clk/crosser_005.in_clk</name>
                <end>crosser_005/in_clk</end>
                <start>agilex_5_soc_h2f_user0_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/crosser_005.out_clk</name>
                <end>crosser_005/out_clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>crosser_002_in_clk_reset_reset_bridge.out_reset/crosser_005.out_clk_reset</name>
                <end>crosser_005/out_clk_reset</end>
                <start>crosser_002_in_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>crosser_005.out/rsp_mux_002.sink0</name>
                <end>rsp_mux_002/sink0</end>
                <start>crosser_005/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>onchip_sram_reset1_reset_bridge.out_reset/crosser_005.in_clk_reset</name>
                <end>crosser_005/in_clk_reset</end>
                <start>onchip_sram_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_demux.src1/crosser_005.in</name>
                <end>crosser_005/in</end>
                <start>rsp_demux/src1</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_2.crosser_005</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">crosser_006</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>133</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>DATA_WIDTH</name>
                <value>133</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>READY_SYNC_DEPTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_CHANNEL</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_ERROR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUTPUT_PIPELINE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>VALID_SYNC_DEPTH</name>
                <value>2</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>hs_clk_xer</className>
            <version>19.4.0</version>
            <name>crosser_006</name>
            <uniqueName>ghrd_hps_system_hs_clk_xer_1940_mmunkgi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user0_clk_clock_bridge.out_clk/crosser_006.in_clk</name>
                <end>crosser_006/in_clk</end>
                <start>agilex_5_soc_h2f_user0_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/crosser_006.out_clk</name>
                <end>crosser_006/out_clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>crosser_006.out/rsp_mux_001.sink0</name>
                <end>rsp_mux_001/sink0</end>
                <start>crosser_006/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>onchip_sram_reset1_reset_bridge.out_reset/crosser_006.in_clk_reset</name>
                <end>crosser_006/in_clk_reset</end>
                <start>onchip_sram_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>peripheral_sys_0_reset_reset_bridge.out_reset/crosser_006.out_clk_reset</name>
                <end>crosser_006/out_clk_reset</end>
                <start>peripheral_sys_0_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_demux_001.src0/crosser_006.in</name>
                <end>crosser_006/in</end>
                <start>rsp_demux_001/src0</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_2.crosser_006</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">crosser_007</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>133</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>DATA_WIDTH</name>
                <value>133</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MAX_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>READY_SYNC_DEPTH</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_CHANNEL</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_ERROR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUTPUT_PIPELINE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>VALID_SYNC_DEPTH</name>
                <value>2</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>hs_clk_xer</className>
            <version>19.4.0</version>
            <name>crosser_007</name>
            <uniqueName>ghrd_hps_system_hs_clk_xer_1940_mmunkgi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user0_clk_clock_bridge.out_clk/crosser_007.in_clk</name>
                <end>crosser_007/in_clk</end>
                <start>agilex_5_soc_h2f_user0_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/crosser_007.out_clk</name>
                <end>crosser_007/out_clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>crosser_002_in_clk_reset_reset_bridge.out_reset/crosser_007.out_clk_reset</name>
                <end>crosser_007/out_clk_reset</end>
                <start>crosser_002_in_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>crosser_007.out/rsp_mux_002.sink1</name>
                <end>rsp_mux_002/sink1</end>
                <start>crosser_007/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>onchip_sram_reset1_reset_bridge.out_reset/crosser_007.in_clk_reset</name>
                <end>crosser_007/in_clk_reset</end>
                <start>onchip_sram_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_demux_001.src1/crosser_007.in</name>
                <end>crosser_007/in</end>
                <start>rsp_demux_001/src1</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_2.crosser_007</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">fpga_only_master_master_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ADDR_MAP</name>
                <value>&lt;?xml version="1.0" encoding="UTF-8"?&gt;
&lt;address_map&gt;
 &lt;slave
   id="0"
   name="onchip_sram_axi_s1_translator.s0"
   start="0x0000000000000000"
   end="0x00000000000008000"
   responds="1"
   user_default="0" /&gt;
 &lt;slave
   id="1"
   name="peripheral_sys_0_mm_peripheral_bridge_s0_translator.avalon_universal_slave_0"
   start="0x0000000001000000"
   end="0x00000000002000000"
   responds="1"
   user_default="0" /&gt;
&lt;/address_map&gt;
</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>BARRIER_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_VALUE</name>
                <value>255</value>
              </parameter>
              <parameter>
                <name>CACHE_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DOMAIN_VALUE</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(132) domain(131:130) snoop(129:126) barrier(125:124) ori_burst_size(123:121) response_status(120:119) cache(118:115) protection(114:112) thread_id(111:108) dest_id(107) src_id(106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:86) byte_cnt(85:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>67</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_H</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_L</name>
                <value>99</value>
              </parameter>
              <parameter>
                <name>PKT_BARRIER_H</name>
                <value>125</value>
              </parameter>
              <parameter>
                <name>PKT_BARRIER_L</name>
                <value>124</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>101</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>93</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>86</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>96</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>94</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_H</name>
                <value>98</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_L</name>
                <value>97</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>85</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>74</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_H</name>
                <value>118</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_L</name>
                <value>115</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_H</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_L</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>107</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>107</value>
              </parameter>
              <parameter>
                <name>PKT_DOMAIN_H</name>
                <value>131</value>
              </parameter>
              <parameter>
                <name>PKT_DOMAIN_L</name>
                <value>130</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>123</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>114</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>112</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_H</name>
                <value>105</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_L</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>120</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>119</value>
              </parameter>
              <parameter>
                <name>PKT_SNOOP_H</name>
                <value>129</value>
              </parameter>
              <parameter>
                <name>PKT_SNOOP_L</name>
                <value>126</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>106</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>106</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_H</name>
                <value>111</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_L</name>
                <value>108</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>68</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_EXCLUSIVE</name>
                <value>73</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>69</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>71</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>70</value>
              </parameter>
              <parameter>
                <name>PKT_WUNIQUE</name>
                <value>132</value>
              </parameter>
              <parameter>
                <name>SECURE_ACCESS_BIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SNOOP_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>133</value>
              </parameter>
              <parameter>
                <name>SUPPRESS_0_BYTEEN_RSP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WUNIQUE_VALUE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_master_agent</className>
            <version>19.1</version>
            <name>fpga_only_master_master_agent</name>
            <uniqueName>ghrd_hps_system_altera_merlin_master_agent_191_mpbm6tq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/fpga_only_master_master_agent.clk</name>
                <end>fpga_only_master_master_agent/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>fpga_only_master_master_agent.cp/router_002.sink</name>
                <end>router_002/sink</end>
                <start>fpga_only_master_master_agent/cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>fpga_only_master_master_limiter.rsp_src/fpga_only_master_master_agent.rp</name>
                <end>fpga_only_master_master_agent/rp</end>
                <start>fpga_only_master_master_limiter/rsp_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>23.2</version>
                <name>fpga_only_master_master_translator.avalon_universal_master_0/fpga_only_master_master_agent.av</name>
                <end>fpga_only_master_master_agent/av</end>
                <start>fpga_only_master_master_translator/avalon_universal_master_0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>fpga_only_master_master_translator_reset_reset_bridge.out_reset/fpga_only_master_master_agent.clk_reset</name>
                <end>fpga_only_master_master_agent/clk_reset</end>
                <start>fpga_only_master_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_2.fpga_only_master_master_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">fpga_only_master_master_limiter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ENABLE_CONCURRENT_SUBORDINATE_ACCESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_BURST_LENGTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MAX_OUTSTANDING_RESPONSES</name>
                <value>6</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(132) domain(131:130) snoop(129:126) barrier(125:124) ori_burst_size(123:121) response_status(120:119) cache(118:115) protection(114:112) thread_id(111:108) dest_id(107) src_id(106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:86) byte_cnt(85:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NO_REPEATED_IDS_BETWEEN_SUBORDINATES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PIPELINED</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>85</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>74</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>107</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>107</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>106</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>106</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_H</name>
                <value>111</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_L</name>
                <value>108</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>69</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>70</value>
              </parameter>
              <parameter>
                <name>REORDER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>133</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>3</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_traffic_limiter</className>
            <version>19.1</version>
            <name>fpga_only_master_master_limiter</name>
            <uniqueName>ghrd_hps_system_altera_merlin_traffic_limiter_191_6blplji</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/fpga_only_master_master_limiter.clk</name>
                <end>fpga_only_master_master_limiter/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>fpga_only_master_master_limiter.cmd_src/cmd_demux_002.sink</name>
                <end>cmd_demux_002/sink</end>
                <start>fpga_only_master_master_limiter/cmd_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>fpga_only_master_master_limiter.cmd_valid/cmd_demux_002.sink_valid</name>
                <end>cmd_demux_002/sink_valid</end>
                <start>fpga_only_master_master_limiter/cmd_valid</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>fpga_only_master_master_limiter.rsp_src/fpga_only_master_master_agent.rp</name>
                <end>fpga_only_master_master_agent/rp</end>
                <start>fpga_only_master_master_limiter/rsp_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>fpga_only_master_master_translator_reset_reset_bridge.out_reset/fpga_only_master_master_limiter.clk_reset</name>
                <end>fpga_only_master_master_limiter/clk_reset</end>
                <start>fpga_only_master_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>router_002.src/fpga_only_master_master_limiter.cmd_sink</name>
                <end>fpga_only_master_master_limiter/cmd_sink</end>
                <start>router_002/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_mux_002.src/fpga_only_master_master_limiter.rsp_sink</name>
                <end>fpga_only_master_master_limiter/rsp_sink</end>
                <start>rsp_mux_002/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_2.fpga_only_master_master_limiter</path>
          </instanceData>
          <children>
            <node>
              <instanceKey xsi:type="xs:string">my_altera_avalon_sc_fifo_dest_id_fifo</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>BITS_PER_SYMBOL</name>
                    <value>4</value>
                  </parameter>
                  <parameter>
                    <name>CHANNEL_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>EMPTY_LATENCY</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>EMPTY_WIDTH</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>ERROR_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>EXPLICIT_MAXCHANNEL</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>FIFO_DEPTH</name>
                    <value>6</value>
                  </parameter>
                  <parameter>
                    <name>SYMBOLS_PER_BEAT</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYNC_RESET</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>USE_ALMOST_EMPTY_IF</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_ALMOST_FULL_IF</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_FILL_LEVEL</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_MEMORY_BLOCKS</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_PACKETS</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_STORE_FORWARD</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_merlin_traffic_limiter_altera_avalon_sc_fifo</className>
                <version>19.1</version>
                <name>my_altera_avalon_sc_fifo_dest_id_fifo</name>
                <uniqueName>ghrd_hps_system_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_xhismvi</uniqueName>
                <nonce>0</nonce>
                <incidentConnections></incidentConnections>
                <path>ghrd_hps_system.mm_interconnect_2.fpga_only_master_master_limiter.my_altera_avalon_sc_fifo_dest_id_fifo</path>
              </instanceData>
              <children>
                <node>
                  <instanceKey xsi:type="xs:string">my_altera_avalon_sc_fifo_dest_id_fifo</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>BITS_PER_SYMBOL</name>
                        <value>4</value>
                      </parameter>
                      <parameter>
                        <name>CHANNEL_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>EMPTY_LATENCY</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>EMPTY_WIDTH</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                        <value>false</value>
                      </parameter>
                      <parameter>
                        <name>ERROR_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>EXPLICIT_MAXCHANNEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>FIFO_DEPTH</name>
                        <value>6</value>
                      </parameter>
                      <parameter>
                        <name>SYMBOLS_PER_BEAT</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_ALMOST_EMPTY_IF</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_ALMOST_FULL_IF</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_FILL_LEVEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_MEMORY_BLOCKS</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_PACKETS</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_STORE_FORWARD</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_avalon_sc_fifo</className>
                    <version>19.3.1</version>
                    <name>my_altera_avalon_sc_fifo_dest_id_fifo</name>
                    <uniqueName>ghrd_hps_system_altera_avalon_sc_fifo_1931_vhmcgqy</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections></incidentConnections>
                    <path>ghrd_hps_system.mm_interconnect_2.fpga_only_master_master_limiter.my_altera_avalon_sc_fifo_dest_id_fifo.my_altera_avalon_sc_fifo_dest_id_fifo</path>
                  </instanceData>
                  <children></children>
                </node>
              </children>
            </node>
          </children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">fpga_only_master_master_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUTPUTENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WAITREQUEST_ALLOWANCE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_master_translator</className>
            <version>19.2</version>
            <name>fpga_only_master_master_translator</name>
            <uniqueName>ghrd_hps_system_altera_merlin_master_translator_192_lykd4la</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/fpga_only_master_master_translator.clk</name>
                <end>fpga_only_master_master_translator/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>23.2</version>
                <name>fpga_only_master_master_translator.avalon_universal_master_0/fpga_only_master_master_agent.av</name>
                <end>fpga_only_master_master_agent/av</end>
                <start>fpga_only_master_master_translator/avalon_universal_master_0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>fpga_only_master_master_translator_reset_reset_bridge.out_reset/fpga_only_master_master_translator.reset</name>
                <end>fpga_only_master_master_translator/reset</end>
                <start>fpga_only_master_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_2.fpga_only_master_master_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">fpga_only_master_master_translator_reset_reset_bridge</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACTIVE_LOW_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>NUM_RESET_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNCHRONOUS_EDGES</name>
                <value>deassert</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_reset_bridge</className>
            <version>19.2.0</version>
            <name>fpga_only_master_master_translator_reset_reset_bridge</name>
            <uniqueName>ghrd_hps_system_altera_reset_bridge_1920_t4e2nri</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/fpga_only_master_master_translator_reset_reset_bridge.clk</name>
                <end>fpga_only_master_master_translator_reset_reset_bridge/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>fpga_only_master_master_translator_reset_reset_bridge.out_reset/cmd_demux_002.clk_reset</name>
                <end>cmd_demux_002/clk_reset</end>
                <start>fpga_only_master_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>fpga_only_master_master_translator_reset_reset_bridge.out_reset/fpga_only_master_master_agent.clk_reset</name>
                <end>fpga_only_master_master_agent/clk_reset</end>
                <start>fpga_only_master_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>fpga_only_master_master_translator_reset_reset_bridge.out_reset/fpga_only_master_master_limiter.clk_reset</name>
                <end>fpga_only_master_master_limiter/clk_reset</end>
                <start>fpga_only_master_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>fpga_only_master_master_translator_reset_reset_bridge.out_reset/fpga_only_master_master_translator.reset</name>
                <end>fpga_only_master_master_translator/reset</end>
                <start>fpga_only_master_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>fpga_only_master_master_translator_reset_reset_bridge.out_reset/router_002.clk_reset</name>
                <end>router_002/clk_reset</end>
                <start>fpga_only_master_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>fpga_only_master_master_translator_reset_reset_bridge.out_reset/rsp_mux_002.clk_reset</name>
                <end>rsp_mux_002/clk_reset</end>
                <start>fpga_only_master_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_2.fpga_only_master_master_translator_reset_reset_bridge</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">onchip_sram_axi_s1_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACE_LITE_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ADDR_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ADDR_WIDTH</name>
                <value>15</value>
              </parameter>
              <parameter>
                <name>AXI_SLAVE_ID_W</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>AXI_VERSION</name>
                <value>AXI4</value>
              </parameter>
              <parameter>
                <name>DATA_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_OOO</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(168) domain(167:166) snoop(165:162) barrier(161:160) ori_burst_size(159:157) response_status(156:155) cache(154:151) protection(150:148) thread_id(147:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>PASS_ID_TO_SLAVE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_H</name>
                <value>135</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_L</name>
                <value>135</value>
              </parameter>
              <parameter>
                <name>PKT_BARRIER_H</name>
                <value>161</value>
              </parameter>
              <parameter>
                <name>PKT_BARRIER_L</name>
                <value>160</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>137</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>129</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>132</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>130</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_H</name>
                <value>134</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_L</name>
                <value>133</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>71</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>110</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_H</name>
                <value>154</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_L</name>
                <value>151</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>63</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_H</name>
                <value>136</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_L</name>
                <value>136</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>143</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>143</value>
              </parameter>
              <parameter>
                <name>PKT_DOMAIN_H</name>
                <value>167</value>
              </parameter>
              <parameter>
                <name>PKT_DOMAIN_L</name>
                <value>166</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>159</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>157</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>150</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>148</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_H</name>
                <value>141</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_L</name>
                <value>138</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>156</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>155</value>
              </parameter>
              <parameter>
                <name>PKT_SNOOP_H</name>
                <value>165</value>
              </parameter>
              <parameter>
                <name>PKT_SNOOP_L</name>
                <value>162</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>142</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>142</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_H</name>
                <value>147</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_L</name>
                <value>144</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>104</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_EXCLUSIVE</name>
                <value>109</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>108</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>105</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>107</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>106</value>
              </parameter>
              <parameter>
                <name>PKT_WUNIQUE</name>
                <value>168</value>
              </parameter>
              <parameter>
                <name>RDATA_WIDTH</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>READ_ACCEPTANCE_CAPABILITY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>169</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_ADDR_USER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_DATA_USER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WDATA_WIDTH</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>WRITE_ACCEPTANCE_CAPABILITY</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_axi_slave_ni</className>
            <version>19.5.0</version>
            <name>onchip_sram_axi_s1_agent</name>
            <uniqueName>ghrd_hps_system_altera_merlin_axi_slave_ni_1950_innbb4q</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user0_clk_clock_bridge.out_clk/onchip_sram_axi_s1_agent.clock_sink</name>
                <end>onchip_sram_axi_s1_agent/clock_sink</end>
                <start>agilex_5_soc_h2f_user0_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>23.2</version>
                <name>onchip_sram_axi_s1_agent.altera_axi_master/onchip_sram_axi_s1_translator.s0</name>
                <end>onchip_sram_axi_s1_translator/s0</end>
                <start>onchip_sram_axi_s1_agent/altera_axi_master</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>onchip_sram_axi_s1_agent.read_rp/router_004.sink</name>
                <end>router_004/sink</end>
                <start>onchip_sram_axi_s1_agent/read_rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>onchip_sram_axi_s1_agent.write_rp/router_003.sink</name>
                <end>router_003/sink</end>
                <start>onchip_sram_axi_s1_agent/write_rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>onchip_sram_axi_s1_rd_cmd_width_adapter.src/onchip_sram_axi_s1_agent.read_cp</name>
                <end>onchip_sram_axi_s1_agent/read_cp</end>
                <start>onchip_sram_axi_s1_rd_cmd_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>onchip_sram_axi_s1_translator_clk_reset_reset_bridge.out_reset/onchip_sram_axi_s1_agent.reset_sink</name>
                <end>onchip_sram_axi_s1_agent/reset_sink</end>
                <start>onchip_sram_axi_s1_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>onchip_sram_axi_s1_wr_cmd_width_adapter.src/onchip_sram_axi_s1_agent.write_cp</name>
                <end>onchip_sram_axi_s1_agent/write_cp</end>
                <start>onchip_sram_axi_s1_wr_cmd_width_adapter/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_2.onchip_sram_axi_s1_agent</path>
          </instanceData>
          <children>
            <node>
              <instanceKey xsi:type="xs:string">my_altera_avalon_sc_fifo_rd</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>BITS_PER_SYMBOL</name>
                    <value>170</value>
                  </parameter>
                  <parameter>
                    <name>CHANNEL_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>EMPTY_LATENCY</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>EMPTY_WIDTH</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>ERROR_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>EXPLICIT_MAXCHANNEL</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>FIFO_DEPTH</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYMBOLS_PER_BEAT</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYNC_RESET</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>USE_ALMOST_EMPTY_IF</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_ALMOST_FULL_IF</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_FILL_LEVEL</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_MEMORY_BLOCKS</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_PACKETS</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_STORE_FORWARD</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_merlin_axi_slave_ni_altera_avalon_sc_fifo</className>
                <version>19.5.0</version>
                <name>my_altera_avalon_sc_fifo_rd</name>
                <uniqueName>ghrd_hps_system_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1950_7y5vjxy</uniqueName>
                <nonce>0</nonce>
                <incidentConnections></incidentConnections>
                <path>ghrd_hps_system.mm_interconnect_2.onchip_sram_axi_s1_agent.my_altera_avalon_sc_fifo_rd</path>
              </instanceData>
              <children>
                <node>
                  <instanceKey xsi:type="xs:string">my_altera_avalon_sc_fifo_rd</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>BITS_PER_SYMBOL</name>
                        <value>170</value>
                      </parameter>
                      <parameter>
                        <name>CHANNEL_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>EMPTY_LATENCY</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>EMPTY_WIDTH</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                        <value>false</value>
                      </parameter>
                      <parameter>
                        <name>ERROR_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>EXPLICIT_MAXCHANNEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>FIFO_DEPTH</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>SYMBOLS_PER_BEAT</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_ALMOST_EMPTY_IF</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_ALMOST_FULL_IF</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_FILL_LEVEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_MEMORY_BLOCKS</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_PACKETS</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_STORE_FORWARD</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_avalon_sc_fifo</className>
                    <version>19.3.1</version>
                    <name>my_altera_avalon_sc_fifo_rd</name>
                    <uniqueName>ghrd_hps_system_altera_avalon_sc_fifo_1931_vhmcgqy</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections></incidentConnections>
                    <path>ghrd_hps_system.mm_interconnect_2.onchip_sram_axi_s1_agent.my_altera_avalon_sc_fifo_rd.my_altera_avalon_sc_fifo_rd</path>
                  </instanceData>
                  <children></children>
                </node>
              </children>
            </node>
            <node>
              <instanceKey xsi:type="xs:string">my_altera_avalon_sc_fifo_wr</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>BITS_PER_SYMBOL</name>
                    <value>170</value>
                  </parameter>
                  <parameter>
                    <name>CHANNEL_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>EMPTY_LATENCY</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>EMPTY_WIDTH</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>ERROR_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>EXPLICIT_MAXCHANNEL</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>FIFO_DEPTH</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYMBOLS_PER_BEAT</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYNC_RESET</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>USE_ALMOST_EMPTY_IF</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_ALMOST_FULL_IF</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_FILL_LEVEL</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_MEMORY_BLOCKS</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_PACKETS</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_STORE_FORWARD</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_merlin_axi_slave_ni_altera_avalon_sc_fifo</className>
                <version>19.5.0</version>
                <name>my_altera_avalon_sc_fifo_wr</name>
                <uniqueName>ghrd_hps_system_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1950_7y5vjxy</uniqueName>
                <nonce>0</nonce>
                <incidentConnections></incidentConnections>
                <path>ghrd_hps_system.mm_interconnect_2.onchip_sram_axi_s1_agent.my_altera_avalon_sc_fifo_wr</path>
              </instanceData>
              <children>
                <node>
                  <instanceKey xsi:type="xs:string">my_altera_avalon_sc_fifo_wr</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>BITS_PER_SYMBOL</name>
                        <value>170</value>
                      </parameter>
                      <parameter>
                        <name>CHANNEL_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>EMPTY_LATENCY</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>EMPTY_WIDTH</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                        <value>false</value>
                      </parameter>
                      <parameter>
                        <name>ERROR_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>EXPLICIT_MAXCHANNEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>FIFO_DEPTH</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>SYMBOLS_PER_BEAT</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_ALMOST_EMPTY_IF</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_ALMOST_FULL_IF</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_FILL_LEVEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_MEMORY_BLOCKS</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_PACKETS</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_STORE_FORWARD</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_avalon_sc_fifo</className>
                    <version>19.3.1</version>
                    <name>my_altera_avalon_sc_fifo_wr</name>
                    <uniqueName>ghrd_hps_system_altera_avalon_sc_fifo_1931_vhmcgqy</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections></incidentConnections>
                    <path>ghrd_hps_system.mm_interconnect_2.onchip_sram_axi_s1_agent.my_altera_avalon_sc_fifo_wr.my_altera_avalon_sc_fifo_wr</path>
                  </instanceData>
                  <children></children>
                </node>
              </children>
            </node>
          </children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">onchip_sram_axi_s1_rd_cmd_width_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>COMMAND_SIZE_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>CONSTANT_BURST_SIZE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ENABLE_ADDRESS_ALIGNMENT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>IN_MERLIN_PACKET_FORMAT</name>
                <value>wunique(132) domain(131:130) snoop(129:126) barrier(125:124) ori_burst_size(123:121) response_status(120:119) cache(118:115) protection(114:112) thread_id(111:108) dest_id(107) src_id(106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:86) byte_cnt(85:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_H</name>
                <value>67</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_H</name>
                <value>93</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_L</name>
                <value>86</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_H</name>
                <value>96</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_L</name>
                <value>94</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_H</name>
                <value>98</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_L</name>
                <value>97</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_H</name>
                <value>85</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_L</name>
                <value>74</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_H</name>
                <value>123</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_L</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_H</name>
                <value>120</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_L</name>
                <value>119</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_COMPRESSED_READ</name>
                <value>68</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_EXCLUSIVE</name>
                <value>73</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_WRITE</name>
                <value>70</value>
              </parameter>
              <parameter>
                <name>IN_ST_DATA_W</name>
                <value>133</value>
              </parameter>
              <parameter>
                <name>OPTIMIZE_FOR_RSP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_MERLIN_PACKET_FORMAT</name>
                <value>wunique(168) domain(167:166) snoop(165:162) barrier(161:160) ori_burst_size(159:157) response_status(156:155) cache(154:151) protection(150:148) thread_id(147:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_H</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_L</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_H</name>
                <value>132</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_L</name>
                <value>130</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_H</name>
                <value>134</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_L</name>
                <value>133</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_H</name>
                <value>71</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_L</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_H</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_L</name>
                <value>110</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_H</name>
                <value>63</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_H</name>
                <value>159</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_L</name>
                <value>157</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_H</name>
                <value>156</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_L</name>
                <value>155</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_COMPRESSED_READ</name>
                <value>104</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_EXCLUSIVE</name>
                <value>109</value>
              </parameter>
              <parameter>
                <name>OUT_ST_DATA_W</name>
                <value>169</value>
              </parameter>
              <parameter>
                <name>PACKING</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>RESPONSE_PATH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_width_adapter</className>
            <version>19.2.0</version>
            <name>onchip_sram_axi_s1_rd_cmd_width_adapter</name>
            <uniqueName>ghrd_hps_system_altera_merlin_width_adapter_1920_pbqrx2q</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user0_clk_clock_bridge.out_clk/onchip_sram_axi_s1_rd_cmd_width_adapter.clk</name>
                <end>onchip_sram_axi_s1_rd_cmd_width_adapter/clk</end>
                <start>agilex_5_soc_h2f_user0_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_mux_001.src/onchip_sram_axi_s1_rd_cmd_width_adapter.sink</name>
                <end>onchip_sram_axi_s1_rd_cmd_width_adapter/sink</end>
                <start>cmd_mux_001/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>onchip_sram_axi_s1_rd_cmd_width_adapter.src/onchip_sram_axi_s1_agent.read_cp</name>
                <end>onchip_sram_axi_s1_agent/read_cp</end>
                <start>onchip_sram_axi_s1_rd_cmd_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>onchip_sram_axi_s1_translator_clk_reset_reset_bridge.out_reset/onchip_sram_axi_s1_rd_cmd_width_adapter.clk_reset</name>
                <end>onchip_sram_axi_s1_rd_cmd_width_adapter/clk_reset</end>
                <start>onchip_sram_axi_s1_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_2.onchip_sram_axi_s1_rd_cmd_width_adapter</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">onchip_sram_axi_s1_rd_rsp_width_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>COMMAND_SIZE_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>CONSTANT_BURST_SIZE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ENABLE_ADDRESS_ALIGNMENT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>IN_MERLIN_PACKET_FORMAT</name>
                <value>wunique(168) domain(167:166) snoop(165:162) barrier(161:160) ori_burst_size(159:157) response_status(156:155) cache(154:151) protection(150:148) thread_id(147:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_H</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_L</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_H</name>
                <value>129</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_L</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_H</name>
                <value>132</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_L</name>
                <value>130</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_H</name>
                <value>134</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_L</name>
                <value>133</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_H</name>
                <value>71</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_L</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_H</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_L</name>
                <value>110</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_H</name>
                <value>63</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_H</name>
                <value>159</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_L</name>
                <value>157</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_H</name>
                <value>156</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_L</name>
                <value>155</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_COMPRESSED_READ</name>
                <value>104</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_EXCLUSIVE</name>
                <value>109</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_WRITE</name>
                <value>106</value>
              </parameter>
              <parameter>
                <name>IN_ST_DATA_W</name>
                <value>169</value>
              </parameter>
              <parameter>
                <name>OPTIMIZE_FOR_RSP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_MERLIN_PACKET_FORMAT</name>
                <value>wunique(132) domain(131:130) snoop(129:126) barrier(125:124) ori_burst_size(123:121) response_status(120:119) cache(118:115) protection(114:112) thread_id(111:108) dest_id(107) src_id(106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:86) byte_cnt(85:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_H</name>
                <value>67</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_H</name>
                <value>96</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_L</name>
                <value>94</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_H</name>
                <value>98</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_L</name>
                <value>97</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_H</name>
                <value>85</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_L</name>
                <value>74</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_H</name>
                <value>123</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_L</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_H</name>
                <value>120</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_L</name>
                <value>119</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_COMPRESSED_READ</name>
                <value>68</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_EXCLUSIVE</name>
                <value>73</value>
              </parameter>
              <parameter>
                <name>OUT_ST_DATA_W</name>
                <value>133</value>
              </parameter>
              <parameter>
                <name>PACKING</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>RESPONSE_PATH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_width_adapter</className>
            <version>19.2.0</version>
            <name>onchip_sram_axi_s1_rd_rsp_width_adapter</name>
            <uniqueName>ghrd_hps_system_altera_merlin_width_adapter_1920_fyrgmwi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user0_clk_clock_bridge.out_clk/onchip_sram_axi_s1_rd_rsp_width_adapter.clk</name>
                <end>onchip_sram_axi_s1_rd_rsp_width_adapter/clk</end>
                <start>agilex_5_soc_h2f_user0_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>onchip_sram_axi_s1_rd_rsp_width_adapter.src/rsp_demux_001.sink</name>
                <end>rsp_demux_001/sink</end>
                <start>onchip_sram_axi_s1_rd_rsp_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>onchip_sram_axi_s1_translator_clk_reset_reset_bridge.out_reset/onchip_sram_axi_s1_rd_rsp_width_adapter.clk_reset</name>
                <end>onchip_sram_axi_s1_rd_rsp_width_adapter/clk_reset</end>
                <start>onchip_sram_axi_s1_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>router_004.src/onchip_sram_axi_s1_rd_rsp_width_adapter.sink</name>
                <end>onchip_sram_axi_s1_rd_rsp_width_adapter/sink</end>
                <start>router_004/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_2.onchip_sram_axi_s1_rd_rsp_width_adapter</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">onchip_sram_axi_s1_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACE_LITE_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>COMBINED_ACCEPTANCE_CAPABILITY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>COMBINED_ISSUING_CAPABILITY</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>DATA_WIDTH</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>M0_ADDR_WIDTH</name>
                <value>15</value>
              </parameter>
              <parameter>
                <name>M0_AXI_VERSION</name>
                <value>AXI4</value>
              </parameter>
              <parameter>
                <name>M0_BURST_LENGTH_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>M0_ID_WIDTH</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>M0_LOCK_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>M0_READ_ADDR_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>M0_READ_DATA_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>M0_WRITE_ADDR_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>M0_WRITE_DATA_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>M0_WRITE_RESPONSE_DATA_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>READ_ACCEPTANCE_CAPABILITY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>READ_DATA_REORDERING_DEPTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>READ_ISSUING_CAPABILITY</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>S0_ADDR_WIDTH</name>
                <value>15</value>
              </parameter>
              <parameter>
                <name>S0_AXI_VERSION</name>
                <value>AXI4</value>
              </parameter>
              <parameter>
                <name>S0_BURST_LENGTH_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>S0_ID_WIDTH</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>S0_LOCK_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>S0_READ_ADDR_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>S0_READ_DATA_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>S0_WRITE_ADDR_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>S0_WRITE_DATA_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>S0_WRITE_RESPONSE_DATA_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARCACHE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARLOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARPROT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARQOS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARREGION</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARUSER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWCACHE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWLOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWPROT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWQOS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWREGION</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWUSER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_M0_BRESP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_BUSER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_M0_RRESP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_RUSER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_M0_WLAST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_WUSER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARBURST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARCACHE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARLEN</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARLOCK</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARQOS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARREGION</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARSIZE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWBURST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWCACHE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWLEN</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWLOCK</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWQOS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWREGION</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWSIZE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_BID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_BRESP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_BUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_RID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_RLAST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_RRESP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_RUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_WSTRB</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_WUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>WRITE_ACCEPTANCE_CAPABILITY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>WRITE_ISSUING_CAPABILITY</name>
                <value>16</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_axi_translator</className>
            <version>19.2.1</version>
            <name>onchip_sram_axi_s1_translator</name>
            <uniqueName>ghrd_hps_system_altera_merlin_axi_translator_1921_uetfduq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user0_clk_clock_bridge.out_clk/onchip_sram_axi_s1_translator.clk</name>
                <end>onchip_sram_axi_s1_translator/clk</end>
                <start>agilex_5_soc_h2f_user0_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>23.2</version>
                <name>onchip_sram_axi_s1_agent.altera_axi_master/onchip_sram_axi_s1_translator.s0</name>
                <end>onchip_sram_axi_s1_translator/s0</end>
                <start>onchip_sram_axi_s1_agent/altera_axi_master</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>onchip_sram_axi_s1_translator_clk_reset_reset_bridge.out_reset/onchip_sram_axi_s1_translator.clk_reset</name>
                <end>onchip_sram_axi_s1_translator/clk_reset</end>
                <start>onchip_sram_axi_s1_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_2.onchip_sram_axi_s1_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">onchip_sram_axi_s1_translator_clk_reset_reset_bridge</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACTIVE_LOW_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>NUM_RESET_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNCHRONOUS_EDGES</name>
                <value>deassert</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_reset_bridge</className>
            <version>19.2.0</version>
            <name>onchip_sram_axi_s1_translator_clk_reset_reset_bridge</name>
            <uniqueName>ghrd_hps_system_altera_reset_bridge_1920_t4e2nri</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user0_clk_clock_bridge.out_clk/onchip_sram_axi_s1_translator_clk_reset_reset_bridge.clk</name>
                <end>onchip_sram_axi_s1_translator_clk_reset_reset_bridge/clk</end>
                <start>agilex_5_soc_h2f_user0_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>onchip_sram_axi_s1_translator_clk_reset_reset_bridge.out_reset/cmd_mux.clk_reset</name>
                <end>cmd_mux/clk_reset</end>
                <start>onchip_sram_axi_s1_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>onchip_sram_axi_s1_translator_clk_reset_reset_bridge.out_reset/cmd_mux_001.clk_reset</name>
                <end>cmd_mux_001/clk_reset</end>
                <start>onchip_sram_axi_s1_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>onchip_sram_axi_s1_translator_clk_reset_reset_bridge.out_reset/onchip_sram_axi_s1_agent.reset_sink</name>
                <end>onchip_sram_axi_s1_agent/reset_sink</end>
                <start>onchip_sram_axi_s1_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>onchip_sram_axi_s1_translator_clk_reset_reset_bridge.out_reset/onchip_sram_axi_s1_rd_cmd_width_adapter.clk_reset</name>
                <end>onchip_sram_axi_s1_rd_cmd_width_adapter/clk_reset</end>
                <start>onchip_sram_axi_s1_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>onchip_sram_axi_s1_translator_clk_reset_reset_bridge.out_reset/onchip_sram_axi_s1_rd_rsp_width_adapter.clk_reset</name>
                <end>onchip_sram_axi_s1_rd_rsp_width_adapter/clk_reset</end>
                <start>onchip_sram_axi_s1_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>onchip_sram_axi_s1_translator_clk_reset_reset_bridge.out_reset/onchip_sram_axi_s1_translator.clk_reset</name>
                <end>onchip_sram_axi_s1_translator/clk_reset</end>
                <start>onchip_sram_axi_s1_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>onchip_sram_axi_s1_translator_clk_reset_reset_bridge.out_reset/onchip_sram_axi_s1_wr_cmd_width_adapter.clk_reset</name>
                <end>onchip_sram_axi_s1_wr_cmd_width_adapter/clk_reset</end>
                <start>onchip_sram_axi_s1_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>onchip_sram_axi_s1_translator_clk_reset_reset_bridge.out_reset/onchip_sram_axi_s1_wr_rsp_width_adapter.clk_reset</name>
                <end>onchip_sram_axi_s1_wr_rsp_width_adapter/clk_reset</end>
                <start>onchip_sram_axi_s1_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>onchip_sram_axi_s1_translator_clk_reset_reset_bridge.out_reset/router_003.clk_reset</name>
                <end>router_003/clk_reset</end>
                <start>onchip_sram_axi_s1_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>onchip_sram_axi_s1_translator_clk_reset_reset_bridge.out_reset/router_004.clk_reset</name>
                <end>router_004/clk_reset</end>
                <start>onchip_sram_axi_s1_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>onchip_sram_axi_s1_translator_clk_reset_reset_bridge.out_reset/rsp_demux.clk_reset</name>
                <end>rsp_demux/clk_reset</end>
                <start>onchip_sram_axi_s1_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>onchip_sram_axi_s1_translator_clk_reset_reset_bridge.out_reset/rsp_demux_001.clk_reset</name>
                <end>rsp_demux_001/clk_reset</end>
                <start>onchip_sram_axi_s1_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_2.onchip_sram_axi_s1_translator_clk_reset_reset_bridge</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">onchip_sram_axi_s1_wr_cmd_width_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>COMMAND_SIZE_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>CONSTANT_BURST_SIZE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ENABLE_ADDRESS_ALIGNMENT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>IN_MERLIN_PACKET_FORMAT</name>
                <value>wunique(132) domain(131:130) snoop(129:126) barrier(125:124) ori_burst_size(123:121) response_status(120:119) cache(118:115) protection(114:112) thread_id(111:108) dest_id(107) src_id(106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:86) byte_cnt(85:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_H</name>
                <value>67</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_H</name>
                <value>93</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_L</name>
                <value>86</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_H</name>
                <value>96</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_L</name>
                <value>94</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_H</name>
                <value>98</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_L</name>
                <value>97</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_H</name>
                <value>85</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_L</name>
                <value>74</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_H</name>
                <value>123</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_L</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_H</name>
                <value>120</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_L</name>
                <value>119</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_COMPRESSED_READ</name>
                <value>68</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_EXCLUSIVE</name>
                <value>73</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_WRITE</name>
                <value>70</value>
              </parameter>
              <parameter>
                <name>IN_ST_DATA_W</name>
                <value>133</value>
              </parameter>
              <parameter>
                <name>OPTIMIZE_FOR_RSP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_MERLIN_PACKET_FORMAT</name>
                <value>wunique(168) domain(167:166) snoop(165:162) barrier(161:160) ori_burst_size(159:157) response_status(156:155) cache(154:151) protection(150:148) thread_id(147:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_H</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_L</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_H</name>
                <value>132</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_L</name>
                <value>130</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_H</name>
                <value>134</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_L</name>
                <value>133</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_H</name>
                <value>71</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_L</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_H</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_L</name>
                <value>110</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_H</name>
                <value>63</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_H</name>
                <value>159</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_L</name>
                <value>157</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_H</name>
                <value>156</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_L</name>
                <value>155</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_COMPRESSED_READ</name>
                <value>104</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_EXCLUSIVE</name>
                <value>109</value>
              </parameter>
              <parameter>
                <name>OUT_ST_DATA_W</name>
                <value>169</value>
              </parameter>
              <parameter>
                <name>PACKING</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>RESPONSE_PATH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_width_adapter</className>
            <version>19.2.0</version>
            <name>onchip_sram_axi_s1_wr_cmd_width_adapter</name>
            <uniqueName>ghrd_hps_system_altera_merlin_width_adapter_1920_pbqrx2q</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user0_clk_clock_bridge.out_clk/onchip_sram_axi_s1_wr_cmd_width_adapter.clk</name>
                <end>onchip_sram_axi_s1_wr_cmd_width_adapter/clk</end>
                <start>agilex_5_soc_h2f_user0_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_mux.src/onchip_sram_axi_s1_wr_cmd_width_adapter.sink</name>
                <end>onchip_sram_axi_s1_wr_cmd_width_adapter/sink</end>
                <start>cmd_mux/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>onchip_sram_axi_s1_translator_clk_reset_reset_bridge.out_reset/onchip_sram_axi_s1_wr_cmd_width_adapter.clk_reset</name>
                <end>onchip_sram_axi_s1_wr_cmd_width_adapter/clk_reset</end>
                <start>onchip_sram_axi_s1_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>onchip_sram_axi_s1_wr_cmd_width_adapter.src/onchip_sram_axi_s1_agent.write_cp</name>
                <end>onchip_sram_axi_s1_agent/write_cp</end>
                <start>onchip_sram_axi_s1_wr_cmd_width_adapter/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_2.onchip_sram_axi_s1_wr_cmd_width_adapter</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">onchip_sram_axi_s1_wr_rsp_width_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>COMMAND_SIZE_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>CONSTANT_BURST_SIZE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ENABLE_ADDRESS_ALIGNMENT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>IN_MERLIN_PACKET_FORMAT</name>
                <value>wunique(168) domain(167:166) snoop(165:162) barrier(161:160) ori_burst_size(159:157) response_status(156:155) cache(154:151) protection(150:148) thread_id(147:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_H</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_L</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_H</name>
                <value>129</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_L</name>
                <value>122</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_H</name>
                <value>132</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_L</name>
                <value>130</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_H</name>
                <value>134</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_L</name>
                <value>133</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_H</name>
                <value>71</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_L</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_H</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_L</name>
                <value>110</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_H</name>
                <value>63</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_H</name>
                <value>159</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_L</name>
                <value>157</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_H</name>
                <value>156</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_L</name>
                <value>155</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_COMPRESSED_READ</name>
                <value>104</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_EXCLUSIVE</name>
                <value>109</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_WRITE</name>
                <value>106</value>
              </parameter>
              <parameter>
                <name>IN_ST_DATA_W</name>
                <value>169</value>
              </parameter>
              <parameter>
                <name>OPTIMIZE_FOR_RSP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_MERLIN_PACKET_FORMAT</name>
                <value>wunique(132) domain(131:130) snoop(129:126) barrier(125:124) ori_burst_size(123:121) response_status(120:119) cache(118:115) protection(114:112) thread_id(111:108) dest_id(107) src_id(106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:86) byte_cnt(85:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_H</name>
                <value>67</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_H</name>
                <value>96</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_L</name>
                <value>94</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_H</name>
                <value>98</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_L</name>
                <value>97</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_H</name>
                <value>85</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_L</name>
                <value>74</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_H</name>
                <value>123</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_L</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_H</name>
                <value>120</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_L</name>
                <value>119</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_COMPRESSED_READ</name>
                <value>68</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_EXCLUSIVE</name>
                <value>73</value>
              </parameter>
              <parameter>
                <name>OUT_ST_DATA_W</name>
                <value>133</value>
              </parameter>
              <parameter>
                <name>PACKING</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>RESPONSE_PATH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_width_adapter</className>
            <version>19.2.0</version>
            <name>onchip_sram_axi_s1_wr_rsp_width_adapter</name>
            <uniqueName>ghrd_hps_system_altera_merlin_width_adapter_1920_fyrgmwi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user0_clk_clock_bridge.out_clk/onchip_sram_axi_s1_wr_rsp_width_adapter.clk</name>
                <end>onchip_sram_axi_s1_wr_rsp_width_adapter/clk</end>
                <start>agilex_5_soc_h2f_user0_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>onchip_sram_axi_s1_translator_clk_reset_reset_bridge.out_reset/onchip_sram_axi_s1_wr_rsp_width_adapter.clk_reset</name>
                <end>onchip_sram_axi_s1_wr_rsp_width_adapter/clk_reset</end>
                <start>onchip_sram_axi_s1_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>onchip_sram_axi_s1_wr_rsp_width_adapter.src/rsp_demux.sink</name>
                <end>rsp_demux/sink</end>
                <start>onchip_sram_axi_s1_wr_rsp_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>router_003.src/onchip_sram_axi_s1_wr_rsp_width_adapter.sink</name>
                <end>onchip_sram_axi_s1_wr_rsp_width_adapter/sink</end>
                <start>router_003/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_2.onchip_sram_axi_s1_wr_rsp_width_adapter</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">onchip_sram_reset1_reset_bridge</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACTIVE_LOW_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>NUM_RESET_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNCHRONOUS_EDGES</name>
                <value>deassert</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_reset_bridge</className>
            <version>19.2.0</version>
            <name>onchip_sram_reset1_reset_bridge</name>
            <uniqueName>ghrd_hps_system_altera_reset_bridge_1920_t4e2nri</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user0_clk_clock_bridge.out_clk/onchip_sram_reset1_reset_bridge.clk</name>
                <end>onchip_sram_reset1_reset_bridge/clk</end>
                <start>agilex_5_soc_h2f_user0_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>onchip_sram_reset1_reset_bridge.out_reset/crosser.out_clk_reset</name>
                <end>crosser/out_clk_reset</end>
                <start>onchip_sram_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>onchip_sram_reset1_reset_bridge.out_reset/crosser_001.out_clk_reset</name>
                <end>crosser_001/out_clk_reset</end>
                <start>onchip_sram_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>onchip_sram_reset1_reset_bridge.out_reset/crosser_002.out_clk_reset</name>
                <end>crosser_002/out_clk_reset</end>
                <start>onchip_sram_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>onchip_sram_reset1_reset_bridge.out_reset/crosser_003.out_clk_reset</name>
                <end>crosser_003/out_clk_reset</end>
                <start>onchip_sram_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>onchip_sram_reset1_reset_bridge.out_reset/crosser_004.in_clk_reset</name>
                <end>crosser_004/in_clk_reset</end>
                <start>onchip_sram_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>onchip_sram_reset1_reset_bridge.out_reset/crosser_005.in_clk_reset</name>
                <end>crosser_005/in_clk_reset</end>
                <start>onchip_sram_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>onchip_sram_reset1_reset_bridge.out_reset/crosser_006.in_clk_reset</name>
                <end>crosser_006/in_clk_reset</end>
                <start>onchip_sram_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>onchip_sram_reset1_reset_bridge.out_reset/crosser_007.in_clk_reset</name>
                <end>crosser_007/in_clk_reset</end>
                <start>onchip_sram_reset1_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_2.onchip_sram_reset1_reset_bridge</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">peripheral_sys_0_mm_peripheral_bridge_s0_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AVS_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AVS_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ECC_ENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MAX_BURSTWRAP</name>
                <value>255</value>
              </parameter>
              <parameter>
                <name>MAX_BYTE_CNT</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(132) domain(131:130) snoop(129:126) barrier(125:124) ori_burst_size(123:121) response_status(120:119) cache(118:115) protection(114:112) thread_id(111:108) dest_id(107) src_id(106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:86) byte_cnt(85:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>67</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>101</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>93</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>86</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>96</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>94</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>85</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>74</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>107</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>107</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>123</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>114</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>112</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>120</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>119</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>106</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>106</value>
              </parameter>
              <parameter>
                <name>PKT_SYMBOL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>68</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>69</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>71</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>70</value>
              </parameter>
              <parameter>
                <name>PREVENT_FIFO_OVERFLOW</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>133</value>
              </parameter>
              <parameter>
                <name>SUPPRESS_0_BYTEEN_CMD</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_agent</className>
            <version>19.1</version>
            <name>peripheral_sys_0_mm_peripheral_bridge_s0_agent</name>
            <uniqueName>ghrd_hps_system_altera_merlin_slave_agent_191_ncfkfri</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/peripheral_sys_0_mm_peripheral_bridge_s0_agent.clk</name>
                <end>peripheral_sys_0_mm_peripheral_bridge_s0_agent/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>agilex_5_soc_hps2fpga_translator_clk_reset_reset_bridge.out_reset/peripheral_sys_0_mm_peripheral_bridge_s0_agent.clk_reset</name>
                <end>peripheral_sys_0_mm_peripheral_bridge_s0_agent/clk_reset</end>
                <start>agilex_5_soc_hps2fpga_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_mux_002.src/peripheral_sys_0_mm_peripheral_bridge_s0_agent.cp</name>
                <end>peripheral_sys_0_mm_peripheral_bridge_s0_agent/cp</end>
                <start>cmd_mux_002/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>23.2</version>
                <name>peripheral_sys_0_mm_peripheral_bridge_s0_agent.m0/peripheral_sys_0_mm_peripheral_bridge_s0_translator.avalon_universal_slave_0</name>
                <end>peripheral_sys_0_mm_peripheral_bridge_s0_translator/avalon_universal_slave_0</end>
                <start>peripheral_sys_0_mm_peripheral_bridge_s0_agent/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>peripheral_sys_0_mm_peripheral_bridge_s0_agent.rdata_fifo_src/peripheral_sys_0_mm_peripheral_bridge_s0_agent_rdata_fifo.in</name>
                <end>peripheral_sys_0_mm_peripheral_bridge_s0_agent_rdata_fifo/in</end>
                <start>peripheral_sys_0_mm_peripheral_bridge_s0_agent/rdata_fifo_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>peripheral_sys_0_mm_peripheral_bridge_s0_agent.rf_source/peripheral_sys_0_mm_peripheral_bridge_s0_agent_rsp_fifo.in</name>
                <end>peripheral_sys_0_mm_peripheral_bridge_s0_agent_rsp_fifo/in</end>
                <start>peripheral_sys_0_mm_peripheral_bridge_s0_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>peripheral_sys_0_mm_peripheral_bridge_s0_agent.rp/router_005.sink</name>
                <end>router_005/sink</end>
                <start>peripheral_sys_0_mm_peripheral_bridge_s0_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>peripheral_sys_0_mm_peripheral_bridge_s0_agent_rdata_fifo.out/peripheral_sys_0_mm_peripheral_bridge_s0_agent.rdata_fifo_sink</name>
                <end>peripheral_sys_0_mm_peripheral_bridge_s0_agent/rdata_fifo_sink</end>
                <start>peripheral_sys_0_mm_peripheral_bridge_s0_agent_rdata_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>peripheral_sys_0_mm_peripheral_bridge_s0_agent_rsp_fifo.out/peripheral_sys_0_mm_peripheral_bridge_s0_agent.rf_sink</name>
                <end>peripheral_sys_0_mm_peripheral_bridge_s0_agent/rf_sink</end>
                <start>peripheral_sys_0_mm_peripheral_bridge_s0_agent_rsp_fifo/out</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_2.peripheral_sys_0_mm_peripheral_bridge_s0_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">peripheral_sys_0_mm_peripheral_bridge_s0_agent_rdata_fifo</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>34</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_LATENCY</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_MAXCHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>FIFO_DEPTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_EMPTY_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_FULL_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_FILL_LEVEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_STORE_FORWARD</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_sc_fifo</className>
            <version>19.3.1</version>
            <name>peripheral_sys_0_mm_peripheral_bridge_s0_agent_rdata_fifo</name>
            <uniqueName>ghrd_hps_system_altera_avalon_sc_fifo_1931_vhmcgqy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/peripheral_sys_0_mm_peripheral_bridge_s0_agent_rdata_fifo.clk</name>
                <end>peripheral_sys_0_mm_peripheral_bridge_s0_agent_rdata_fifo/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>peripheral_sys_0_mm_peripheral_bridge_s0_agent.rdata_fifo_src/peripheral_sys_0_mm_peripheral_bridge_s0_agent_rdata_fifo.in</name>
                <end>peripheral_sys_0_mm_peripheral_bridge_s0_agent_rdata_fifo/in</end>
                <start>peripheral_sys_0_mm_peripheral_bridge_s0_agent/rdata_fifo_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>peripheral_sys_0_mm_peripheral_bridge_s0_agent_rdata_fifo.out/peripheral_sys_0_mm_peripheral_bridge_s0_agent.rdata_fifo_sink</name>
                <end>peripheral_sys_0_mm_peripheral_bridge_s0_agent/rdata_fifo_sink</end>
                <start>peripheral_sys_0_mm_peripheral_bridge_s0_agent_rdata_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>peripheral_sys_0_reset_reset_bridge.out_reset/peripheral_sys_0_mm_peripheral_bridge_s0_agent_rdata_fifo.clk_reset</name>
                <end>peripheral_sys_0_mm_peripheral_bridge_s0_agent_rdata_fifo/clk_reset</end>
                <start>peripheral_sys_0_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_2.peripheral_sys_0_mm_peripheral_bridge_s0_agent_rdata_fifo</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">peripheral_sys_0_mm_peripheral_bridge_s0_agent_rsp_fifo</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>134</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_LATENCY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_MAXCHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>FIFO_DEPTH</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_EMPTY_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_FULL_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_FILL_LEVEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_STORE_FORWARD</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_sc_fifo</className>
            <version>19.3.1</version>
            <name>peripheral_sys_0_mm_peripheral_bridge_s0_agent_rsp_fifo</name>
            <uniqueName>ghrd_hps_system_altera_avalon_sc_fifo_1931_vhmcgqy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/peripheral_sys_0_mm_peripheral_bridge_s0_agent_rsp_fifo.clk</name>
                <end>peripheral_sys_0_mm_peripheral_bridge_s0_agent_rsp_fifo/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>peripheral_sys_0_mm_peripheral_bridge_s0_agent.rf_source/peripheral_sys_0_mm_peripheral_bridge_s0_agent_rsp_fifo.in</name>
                <end>peripheral_sys_0_mm_peripheral_bridge_s0_agent_rsp_fifo/in</end>
                <start>peripheral_sys_0_mm_peripheral_bridge_s0_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>peripheral_sys_0_mm_peripheral_bridge_s0_agent_rsp_fifo.out/peripheral_sys_0_mm_peripheral_bridge_s0_agent.rf_sink</name>
                <end>peripheral_sys_0_mm_peripheral_bridge_s0_agent/rf_sink</end>
                <start>peripheral_sys_0_mm_peripheral_bridge_s0_agent_rsp_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>peripheral_sys_0_reset_reset_bridge.out_reset/peripheral_sys_0_mm_peripheral_bridge_s0_agent_rsp_fifo.clk_reset</name>
                <end>peripheral_sys_0_mm_peripheral_bridge_s0_agent_rsp_fifo/clk_reset</end>
                <start>peripheral_sys_0_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_2.peripheral_sys_0_mm_peripheral_bridge_s0_agent_rsp_fifo</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">peripheral_sys_0_mm_peripheral_bridge_s0_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>24</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_WRITE_TRANSACTIONS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_TIMING_UNITS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CHIPSELECT_THROUGH_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CLOCK_RATE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>UAV_BYTEENABLE_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_DATA_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_AV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUTPUTENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_UAV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITEBYTEENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WAITREQUEST_ALLOWANCE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_translator</className>
            <version>19.1</version>
            <name>peripheral_sys_0_mm_peripheral_bridge_s0_translator</name>
            <uniqueName>ghrd_hps_system_altera_merlin_slave_translator_191_x56fcki</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/peripheral_sys_0_mm_peripheral_bridge_s0_translator.clk</name>
                <end>peripheral_sys_0_mm_peripheral_bridge_s0_translator/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>agilex_5_soc_hps2fpga_translator_clk_reset_reset_bridge.out_reset/peripheral_sys_0_mm_peripheral_bridge_s0_translator.reset</name>
                <end>peripheral_sys_0_mm_peripheral_bridge_s0_translator/reset</end>
                <start>agilex_5_soc_hps2fpga_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>23.2</version>
                <name>peripheral_sys_0_mm_peripheral_bridge_s0_agent.m0/peripheral_sys_0_mm_peripheral_bridge_s0_translator.avalon_universal_slave_0</name>
                <end>peripheral_sys_0_mm_peripheral_bridge_s0_translator/avalon_universal_slave_0</end>
                <start>peripheral_sys_0_mm_peripheral_bridge_s0_agent/m0</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_2.peripheral_sys_0_mm_peripheral_bridge_s0_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">peripheral_sys_0_reset_reset_bridge</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACTIVE_LOW_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>NUM_RESET_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNCHRONOUS_EDGES</name>
                <value>deassert</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_reset_bridge</className>
            <version>19.2.0</version>
            <name>peripheral_sys_0_reset_reset_bridge</name>
            <uniqueName>ghrd_hps_system_altera_reset_bridge_1920_t4e2nri</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/peripheral_sys_0_reset_reset_bridge.clk</name>
                <end>peripheral_sys_0_reset_reset_bridge/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>peripheral_sys_0_reset_reset_bridge.out_reset/crosser.in_clk_reset</name>
                <end>crosser/in_clk_reset</end>
                <start>peripheral_sys_0_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>peripheral_sys_0_reset_reset_bridge.out_reset/crosser_001.in_clk_reset</name>
                <end>crosser_001/in_clk_reset</end>
                <start>peripheral_sys_0_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>peripheral_sys_0_reset_reset_bridge.out_reset/crosser_004.out_clk_reset</name>
                <end>crosser_004/out_clk_reset</end>
                <start>peripheral_sys_0_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>peripheral_sys_0_reset_reset_bridge.out_reset/crosser_006.out_clk_reset</name>
                <end>crosser_006/out_clk_reset</end>
                <start>peripheral_sys_0_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>peripheral_sys_0_reset_reset_bridge.out_reset/peripheral_sys_0_mm_peripheral_bridge_s0_agent_rdata_fifo.clk_reset</name>
                <end>peripheral_sys_0_mm_peripheral_bridge_s0_agent_rdata_fifo/clk_reset</end>
                <start>peripheral_sys_0_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>peripheral_sys_0_reset_reset_bridge.out_reset/peripheral_sys_0_mm_peripheral_bridge_s0_agent_rsp_fifo.clk_reset</name>
                <end>peripheral_sys_0_mm_peripheral_bridge_s0_agent_rsp_fifo/clk_reset</end>
                <start>peripheral_sys_0_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_2.peripheral_sys_0_reset_reset_bridge</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x8000</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(132) domain(131:130) snoop(129:126) barrier(125:124) ori_burst_size(123:121) response_status(120:119) cache(118:115) protection(114:112) thread_id(111:108) dest_id(107) src_id(106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:86) byte_cnt(85:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>67</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>107</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>107</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>114</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>112</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>71</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>70</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:1:0x0:0x8000:write:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>133</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>write</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>19.2.1</version>
            <name>router</name>
            <uniqueName>ghrd_hps_system_altera_merlin_router_1921_rll7eki</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/router.clk</name>
                <end>router/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>agilex_5_soc_hps2fpga_agent.write_cp/router.sink</name>
                <end>router/sink</end>
                <start>agilex_5_soc_hps2fpga_agent/write_cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>agilex_5_soc_hps2fpga_translator_clk_reset_reset_bridge.out_reset/router.clk_reset</name>
                <end>router/clk_reset</end>
                <start>agilex_5_soc_hps2fpga_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>router.src/cmd_demux.sink</name>
                <end>cmd_demux/sink</end>
                <start>router/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_2.router</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x8000</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(132) domain(131:130) snoop(129:126) barrier(125:124) ori_burst_size(123:121) response_status(120:119) cache(118:115) protection(114:112) thread_id(111:108) dest_id(107) src_id(106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:86) byte_cnt(85:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>67</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>107</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>107</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>114</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>112</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>71</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>70</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:1:0x0:0x8000:read:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>133</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>read</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>19.2.1</version>
            <name>router_001</name>
            <uniqueName>ghrd_hps_system_altera_merlin_router_1921_d7ensma</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/router_001.clk</name>
                <end>router_001/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>agilex_5_soc_hps2fpga_agent.read_cp/router_001.sink</name>
                <end>router_001/sink</end>
                <start>agilex_5_soc_hps2fpga_agent/read_cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>agilex_5_soc_hps2fpga_translator_clk_reset_reset_bridge.out_reset/router_001.clk_reset</name>
                <end>router_001/clk_reset</end>
                <start>agilex_5_soc_hps2fpga_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>router_001.src/cmd_demux_001.sink</name>
                <end>cmd_demux_001/sink</end>
                <start>router_001/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_2.router_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_002</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>001,010,100</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0,0,1</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x8000,0x8000,0x2000000</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(132) domain(131:130) snoop(129:126) barrier(125:124) ori_burst_size(123:121) response_status(120:119) cache(118:115) protection(114:112) thread_id(111:108) dest_id(107) src_id(106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:86) byte_cnt(85:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1,1,1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>67</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>107</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>107</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>114</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>112</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>71</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>70</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0,0,0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0,0,0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:001:0x0:0x8000:write:1:0:0:1,0:010:0x0:0x8000:read:1:0:0:1,1:100:0x1000000:0x2000000:both:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0,0x0,0x1000000</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>133</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>write,read,both</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>19.2.1</version>
            <name>router_002</name>
            <uniqueName>ghrd_hps_system_altera_merlin_router_1921_rhhu2rq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/router_002.clk</name>
                <end>router_002/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>fpga_only_master_master_agent.cp/router_002.sink</name>
                <end>router_002/sink</end>
                <start>fpga_only_master_master_agent/cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>fpga_only_master_master_translator_reset_reset_bridge.out_reset/router_002.clk_reset</name>
                <end>router_002/clk_reset</end>
                <start>fpga_only_master_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>router_002.src/fpga_only_master_master_limiter.cmd_sink</name>
                <end>fpga_only_master_master_limiter/cmd_sink</end>
                <start>router_002/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_2.router_002</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_003</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>01,10</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0,1</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x0,0x0</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(168) domain(167:166) snoop(165:162) barrier(161:160) ori_burst_size(159:157) response_status(156:155) cache(154:151) protection(150:148) thread_id(147:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1,1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>143</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>143</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>150</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>148</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>107</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>106</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0,0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0,0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:01:0x0:0x0:write:1:0:0:1,1:10:0x0:0x0:both:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0,0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>169</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>write,both</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>19.2.1</version>
            <name>router_003</name>
            <uniqueName>ghrd_hps_system_altera_merlin_router_1921_w2nyv4a</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user0_clk_clock_bridge.out_clk/router_003.clk</name>
                <end>router_003/clk</end>
                <start>agilex_5_soc_h2f_user0_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>onchip_sram_axi_s1_agent.write_rp/router_003.sink</name>
                <end>router_003/sink</end>
                <start>onchip_sram_axi_s1_agent/write_rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>onchip_sram_axi_s1_translator_clk_reset_reset_bridge.out_reset/router_003.clk_reset</name>
                <end>router_003/clk_reset</end>
                <start>onchip_sram_axi_s1_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>router_003.src/onchip_sram_axi_s1_wr_rsp_width_adapter.sink</name>
                <end>onchip_sram_axi_s1_wr_rsp_width_adapter/sink</end>
                <start>router_003/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_2.router_003</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_004</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>01,10</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0,1</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x0,0x0</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(168) domain(167:166) snoop(165:162) barrier(161:160) ori_burst_size(159:157) response_status(156:155) cache(154:151) protection(150:148) thread_id(147:144) dest_id(143) src_id(142) qos(141:138) begin_burst(137) data_sideband(136) addr_sideband(135) burst_type(134:133) burst_size(132:130) burstwrap(129:122) byte_cnt(121:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1,1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>143</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>143</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>150</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>148</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>107</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>106</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0,0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0,0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:01:0x0:0x0:read:1:0:0:1,1:10:0x0:0x0:both:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0,0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>169</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>read,both</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>19.2.1</version>
            <name>router_004</name>
            <uniqueName>ghrd_hps_system_altera_merlin_router_1921_7g6q6pi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user0_clk_clock_bridge.out_clk/router_004.clk</name>
                <end>router_004/clk</end>
                <start>agilex_5_soc_h2f_user0_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>onchip_sram_axi_s1_agent.read_rp/router_004.sink</name>
                <end>router_004/sink</end>
                <start>onchip_sram_axi_s1_agent/read_rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>onchip_sram_axi_s1_translator_clk_reset_reset_bridge.out_reset/router_004.clk_reset</name>
                <end>router_004/clk_reset</end>
                <start>onchip_sram_axi_s1_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>router_004.src/onchip_sram_axi_s1_rd_rsp_width_adapter.sink</name>
                <end>onchip_sram_axi_s1_rd_rsp_width_adapter/sink</end>
                <start>router_004/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_2.router_004</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_005</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(132) domain(131:130) snoop(129:126) barrier(125:124) ori_burst_size(123:121) response_status(120:119) cache(118:115) protection(114:112) thread_id(111:108) dest_id(107) src_id(106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:86) byte_cnt(85:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>67</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>107</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>107</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>114</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>112</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>71</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>70</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>1:1:0x0:0x0:both:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>133</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>both</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>19.2.1</version>
            <name>router_005</name>
            <uniqueName>ghrd_hps_system_altera_merlin_router_1921_yquktui</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/router_005.clk</name>
                <end>router_005/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>agilex_5_soc_hps2fpga_translator_clk_reset_reset_bridge.out_reset/router_005.clk_reset</name>
                <end>router_005/clk_reset</end>
                <start>agilex_5_soc_hps2fpga_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>peripheral_sys_0_mm_peripheral_bridge_s0_agent.rp/router_005.sink</name>
                <end>router_005/sink</end>
                <start>peripheral_sys_0_mm_peripheral_bridge_s0_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>router_005.src/rsp_demux_002.sink</name>
                <end>rsp_demux_002/sink</end>
                <start>router_005/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_2.router_005</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_demux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(132) domain(131:130) snoop(129:126) barrier(125:124) ori_burst_size(123:121) response_status(120:119) cache(118:115) protection(114:112) thread_id(111:108) dest_id(107) src_id(106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:86) byte_cnt(85:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>133</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>19.2.1</version>
            <name>rsp_demux</name>
            <uniqueName>ghrd_hps_system_altera_merlin_demultiplexer_1921_o2qhgby</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user0_clk_clock_bridge.out_clk/rsp_demux.clk</name>
                <end>rsp_demux/clk</end>
                <start>agilex_5_soc_h2f_user0_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>onchip_sram_axi_s1_translator_clk_reset_reset_bridge.out_reset/rsp_demux.clk_reset</name>
                <end>rsp_demux/clk_reset</end>
                <start>onchip_sram_axi_s1_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>onchip_sram_axi_s1_wr_rsp_width_adapter.src/rsp_demux.sink</name>
                <end>rsp_demux/sink</end>
                <start>onchip_sram_axi_s1_wr_rsp_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_demux.src0/crosser_004.in</name>
                <end>crosser_004/in</end>
                <start>rsp_demux/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_demux.src1/crosser_005.in</name>
                <end>crosser_005/in</end>
                <start>rsp_demux/src1</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_2.rsp_demux</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_demux_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(132) domain(131:130) snoop(129:126) barrier(125:124) ori_burst_size(123:121) response_status(120:119) cache(118:115) protection(114:112) thread_id(111:108) dest_id(107) src_id(106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:86) byte_cnt(85:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>133</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>19.2.1</version>
            <name>rsp_demux_001</name>
            <uniqueName>ghrd_hps_system_altera_merlin_demultiplexer_1921_o2qhgby</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user0_clk_clock_bridge.out_clk/rsp_demux_001.clk</name>
                <end>rsp_demux_001/clk</end>
                <start>agilex_5_soc_h2f_user0_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>onchip_sram_axi_s1_rd_rsp_width_adapter.src/rsp_demux_001.sink</name>
                <end>rsp_demux_001/sink</end>
                <start>onchip_sram_axi_s1_rd_rsp_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>onchip_sram_axi_s1_translator_clk_reset_reset_bridge.out_reset/rsp_demux_001.clk_reset</name>
                <end>rsp_demux_001/clk_reset</end>
                <start>onchip_sram_axi_s1_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_demux_001.src0/crosser_006.in</name>
                <end>crosser_006/in</end>
                <start>rsp_demux_001/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_demux_001.src1/crosser_007.in</name>
                <end>crosser_007/in</end>
                <start>rsp_demux_001/src1</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_2.rsp_demux_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_demux_002</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(132) domain(131:130) snoop(129:126) barrier(125:124) ori_burst_size(123:121) response_status(120:119) cache(118:115) protection(114:112) thread_id(111:108) dest_id(107) src_id(106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:86) byte_cnt(85:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>133</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>19.2.1</version>
            <name>rsp_demux_002</name>
            <uniqueName>ghrd_hps_system_altera_merlin_demultiplexer_1921_zq6pm7y</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/rsp_demux_002.clk</name>
                <end>rsp_demux_002/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>agilex_5_soc_hps2fpga_translator_clk_reset_reset_bridge.out_reset/rsp_demux_002.clk_reset</name>
                <end>rsp_demux_002/clk_reset</end>
                <start>agilex_5_soc_hps2fpga_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>router_005.src/rsp_demux_002.sink</name>
                <end>rsp_demux_002/sink</end>
                <start>router_005/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_demux_002.src0/rsp_mux_002.sink2</name>
                <end>rsp_mux_002/sink2</end>
                <start>rsp_demux_002/src0</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_2.rsp_demux_002</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_mux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>no-arb</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(132) domain(131:130) snoop(129:126) barrier(125:124) ori_burst_size(123:121) response_status(120:119) cache(118:115) protection(114:112) thread_id(111:108) dest_id(107) src_id(106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:86) byte_cnt(85:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>133</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>19.2.1</version>
            <name>rsp_mux</name>
            <uniqueName>ghrd_hps_system_altera_merlin_multiplexer_1921_z4jfblq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/rsp_mux.clk</name>
                <end>rsp_mux/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>agilex_5_soc_hps2fpga_translator_clk_reset_reset_bridge.out_reset/rsp_mux.clk_reset</name>
                <end>rsp_mux/clk_reset</end>
                <start>agilex_5_soc_hps2fpga_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>crosser_004.out/rsp_mux.sink0</name>
                <end>rsp_mux/sink0</end>
                <start>crosser_004/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_mux.src/agilex_5_soc_hps2fpga_agent.write_rp</name>
                <end>agilex_5_soc_hps2fpga_agent/write_rp</end>
                <start>rsp_mux/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_2.rsp_mux</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_mux_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>no-arb</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(132) domain(131:130) snoop(129:126) barrier(125:124) ori_burst_size(123:121) response_status(120:119) cache(118:115) protection(114:112) thread_id(111:108) dest_id(107) src_id(106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:86) byte_cnt(85:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>133</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>19.2.1</version>
            <name>rsp_mux_001</name>
            <uniqueName>ghrd_hps_system_altera_merlin_multiplexer_1921_z4jfblq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/rsp_mux_001.clk</name>
                <end>rsp_mux_001/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>agilex_5_soc_hps2fpga_translator_clk_reset_reset_bridge.out_reset/rsp_mux_001.clk_reset</name>
                <end>rsp_mux_001/clk_reset</end>
                <start>agilex_5_soc_hps2fpga_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>crosser_006.out/rsp_mux_001.sink0</name>
                <end>rsp_mux_001/sink0</end>
                <start>crosser_006/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_mux_001.src/agilex_5_soc_hps2fpga_agent.read_rp</name>
                <end>agilex_5_soc_hps2fpga_agent/read_rp</end>
                <start>rsp_mux_001/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_2.rsp_mux_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_mux_002</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>no-arb</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1,1,1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(132) domain(131:130) snoop(129:126) barrier(125:124) ori_burst_size(123:121) response_status(120:119) cache(118:115) protection(114:112) thread_id(111:108) dest_id(107) src_id(106) qos(105:102) begin_burst(101) data_sideband(100) addr_sideband(99) burst_type(98:97) burst_size(96:94) burstwrap(93:86) byte_cnt(85:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>133</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>19.2.1</version>
            <name>rsp_mux_002</name>
            <uniqueName>ghrd_hps_system_altera_merlin_multiplexer_1921_3szlfoa</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/rsp_mux_002.clk</name>
                <end>rsp_mux_002/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>crosser_005.out/rsp_mux_002.sink0</name>
                <end>rsp_mux_002/sink0</end>
                <start>crosser_005/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>crosser_007.out/rsp_mux_002.sink1</name>
                <end>rsp_mux_002/sink1</end>
                <start>crosser_007/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>fpga_only_master_master_translator_reset_reset_bridge.out_reset/rsp_mux_002.clk_reset</name>
                <end>rsp_mux_002/clk_reset</end>
                <start>fpga_only_master_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_demux_002.src0/rsp_mux_002.sink2</name>
                <end>rsp_mux_002/sink2</end>
                <start>rsp_demux_002/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_mux_002.src/fpga_only_master_master_limiter.rsp_sink</name>
                <end>fpga_only_master_master_limiter/rsp_sink</end>
                <start>rsp_mux_002/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_2.rsp_mux_002</path>
          </instanceData>
          <children></children>
        </node>
      </children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">mm_interconnect_3</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>COMPOSE_CONTENTS</name>
            <value>add_instance {agilex_5_soc_lwhps2fpga_translator} {altera_merlin_axi_translator};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_translator} {USE_S0_AWID} {1};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_translator} {USE_S0_AWREGION} {0};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_translator} {USE_M0_AWREGION} {1};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_translator} {USE_S0_AWLEN} {1};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_translator} {USE_S0_AWSIZE} {1};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_translator} {USE_S0_AWBURST} {1};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_translator} {USE_S0_AWLOCK} {1};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_translator} {USE_M0_AWLOCK} {1};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_translator} {USE_S0_AWCACHE} {1};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_translator} {USE_M0_AWCACHE} {1};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_translator} {USE_M0_AWPROT} {1};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_translator} {USE_S0_AWQOS} {0};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_translator} {USE_M0_AWQOS} {1};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_translator} {USE_S0_WSTRB} {1};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_translator} {USE_M0_WLAST} {1};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_translator} {USE_S0_BID} {1};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_translator} {USE_S0_BRESP} {1};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_translator} {USE_M0_BRESP} {1};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_translator} {USE_S0_ARID} {1};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_translator} {USE_S0_ARREGION} {0};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_translator} {USE_M0_ARREGION} {1};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_translator} {USE_S0_ARLEN} {1};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_translator} {USE_S0_ARSIZE} {1};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_translator} {USE_S0_ARBURST} {1};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_translator} {USE_S0_ARLOCK} {1};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_translator} {USE_M0_ARLOCK} {1};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_translator} {USE_M0_ARCACHE} {1};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_translator} {USE_M0_ARQOS} {1};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_translator} {USE_M0_ARPROT} {1};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_translator} {USE_S0_ARCACHE} {1};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_translator} {USE_S0_ARQOS} {0};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_translator} {USE_S0_RID} {1};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_translator} {USE_S0_RRESP} {1};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_translator} {USE_M0_RRESP} {1};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_translator} {USE_S0_RLAST} {1};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_translator} {M0_ID_WIDTH} {4};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_translator} {DATA_WIDTH} {32};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_translator} {S0_ID_WIDTH} {4};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_translator} {M0_ADDR_WIDTH} {29};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_translator} {S0_WRITE_ADDR_USER_WIDTH} {1};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_translator} {S0_READ_ADDR_USER_WIDTH} {1};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_translator} {M0_WRITE_ADDR_USER_WIDTH} {1};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_translator} {M0_READ_ADDR_USER_WIDTH} {1};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_translator} {S0_WRITE_DATA_USER_WIDTH} {1};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_translator} {S0_WRITE_RESPONSE_DATA_USER_WIDTH} {1};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_translator} {S0_READ_DATA_USER_WIDTH} {1};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_translator} {M0_WRITE_DATA_USER_WIDTH} {1};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_translator} {M0_WRITE_RESPONSE_DATA_USER_WIDTH} {1};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_translator} {M0_READ_DATA_USER_WIDTH} {1};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_translator} {S0_ADDR_WIDTH} {29};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_translator} {USE_S0_AWUSER} {0};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_translator} {USE_S0_ARUSER} {0};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_translator} {USE_S0_WUSER} {0};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_translator} {USE_S0_RUSER} {0};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_translator} {USE_S0_BUSER} {0};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_translator} {USE_M0_AWUSER} {1};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_translator} {USE_M0_ARUSER} {1};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_translator} {USE_M0_WUSER} {1};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_translator} {USE_M0_RUSER} {1};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_translator} {USE_M0_BUSER} {1};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_translator} {M0_AXI_VERSION} {AXI4};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_translator} {S0_AXI_VERSION} {AXI4};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_translator} {WRITE_ISSUING_CAPABILITY} {1};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_translator} {READ_ISSUING_CAPABILITY} {1};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_translator} {COMBINED_ISSUING_CAPABILITY} {1};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_translator} {WRITE_ACCEPTANCE_CAPABILITY} {16};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_translator} {READ_ACCEPTANCE_CAPABILITY} {16};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_translator} {COMBINED_ACCEPTANCE_CAPABILITY} {16};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_translator} {READ_DATA_REORDERING_DEPTH} {1};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_translator} {ACE_LITE_SUPPORT} {0};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_translator} {SYNC_RESET} {1};add_instance {video_sys_0_mm_video_bridge_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_translator} {AV_ADDRESS_W} {24};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_translator} {AV_DATA_W} {32};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_translator} {UAV_ADDRESS_W} {29};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_translator} {USE_READ} {1};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {4};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_translator} {SYNC_RESET} {1};add_instance {agilex_5_soc_lwhps2fpga_agent} {altera_merlin_axi_master_ni};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_agent} {ID_WIDTH} {4};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_agent} {ADDR_WIDTH} {29};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_agent} {RDATA_WIDTH} {32};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_agent} {WDATA_WIDTH} {32};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_agent} {ADDR_USER_WIDTH} {1};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_agent} {DATA_USER_WIDTH} {1};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_agent} {USE_ADDR_USER} {1};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_agent} {AXI_VERSION} {AXI4};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_agent} {ACE_LITE_SUPPORT} {0};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_agent} {WRITE_ISSUING_CAPABILITY} {1};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_agent} {READ_ISSUING_CAPABILITY} {1};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_agent} {PKT_BEGIN_BURST} {96};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_agent} {PKT_CACHE_H} {113};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_agent} {PKT_CACHE_L} {110};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_agent} {PKT_ADDR_SIDEBAND_H} {94};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_agent} {PKT_ADDR_SIDEBAND_L} {94};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_agent} {PKT_BURST_SIZE_H} {91};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_agent} {PKT_BURST_SIZE_L} {89};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_agent} {PKT_BURST_TYPE_H} {93};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_agent} {PKT_BURST_TYPE_L} {92};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_agent} {PKT_BURSTWRAP_H} {88};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_agent} {PKT_BURSTWRAP_L} {82};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_agent} {PKT_BYTE_CNT_H} {81};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_agent} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_agent} {PKT_ADDR_H} {64};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_agent} {PKT_TRANS_EXCLUSIVE} {70};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_agent} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_agent} {PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_agent} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_agent} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_agent} {PKT_TRANS_READ} {68};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_agent} {PKT_DATA_H} {31};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_agent} {PKT_DATA_L} {0};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_agent} {PKT_SRC_ID_H} {101};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_agent} {PKT_SRC_ID_L} {101};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_agent} {PKT_DEST_ID_H} {102};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_agent} {PKT_DEST_ID_L} {102};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_agent} {PKT_THREAD_ID_H} {106};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_agent} {PKT_THREAD_ID_L} {103};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_agent} {PKT_QOS_L} {97};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_agent} {PKT_QOS_H} {100};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_agent} {PKT_DATA_SIDEBAND_H} {95};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_agent} {PKT_DATA_SIDEBAND_L} {95};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_agent} {PKT_DOMAIN_H} {126};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_agent} {PKT_DOMAIN_L} {125};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_agent} {PKT_SNOOP_H} {124};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_agent} {PKT_SNOOP_L} {121};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_agent} {PKT_BARRIER_H} {120};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_agent} {PKT_BARRIER_L} {119};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_agent} {PKT_WUNIQUE} {127};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_agent} {ST_DATA_W} {128};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_agent} {ID} {0};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_agent} {ADDR_MAP} {&lt;?xml version="1.0" encoding="UTF-8"?&gt;
&lt;address_map&gt;
 &lt;slave
   id="0"
   name="emif_bank3a.s0_axil"
   start="0x0000000000000000"
   end="0x00000000008000000"
   responds="1"
   user_default="0" /&gt;
 &lt;slave
   id="1"
   name="video_sys_0_mm_video_bridge_s0_translator.avalon_universal_slave_0"
   start="0x0000000008000000"
   end="0x00000000009000000"
   responds="1"
   user_default="0" /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_agent} {MERLIN_PACKET_FORMAT} {wunique(127) domain(126:125) snoop(124:121) barrier(120:119) ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106:103) dest_id(102) src_id(101) qos(100:97) begin_burst(96) data_sideband(95) addr_sideband(94) burst_type(93:92) burst_size(91:89) burstwrap(88:82) byte_cnt(81:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_agent} {SYNC_RESET} {1};add_instance {emif_bank3a_s0_axil_agent} {altera_merlin_axi_slave_ni};set_instance_parameter_value {emif_bank3a_s0_axil_agent} {PKT_QOS_H} {100};set_instance_parameter_value {emif_bank3a_s0_axil_agent} {PKT_QOS_L} {97};set_instance_parameter_value {emif_bank3a_s0_axil_agent} {PKT_THREAD_ID_H} {106};set_instance_parameter_value {emif_bank3a_s0_axil_agent} {PKT_THREAD_ID_L} {103};set_instance_parameter_value {emif_bank3a_s0_axil_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {emif_bank3a_s0_axil_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {emif_bank3a_s0_axil_agent} {PKT_BEGIN_BURST} {96};set_instance_parameter_value {emif_bank3a_s0_axil_agent} {PKT_CACHE_H} {113};set_instance_parameter_value {emif_bank3a_s0_axil_agent} {PKT_CACHE_L} {110};set_instance_parameter_value {emif_bank3a_s0_axil_agent} {PKT_DATA_SIDEBAND_H} {95};set_instance_parameter_value {emif_bank3a_s0_axil_agent} {PKT_DATA_SIDEBAND_L} {95};set_instance_parameter_value {emif_bank3a_s0_axil_agent} {PKT_ADDR_SIDEBAND_H} {94};set_instance_parameter_value {emif_bank3a_s0_axil_agent} {PKT_ADDR_SIDEBAND_L} {94};set_instance_parameter_value {emif_bank3a_s0_axil_agent} {PKT_BURST_TYPE_H} {93};set_instance_parameter_value {emif_bank3a_s0_axil_agent} {PKT_BURST_TYPE_L} {92};set_instance_parameter_value {emif_bank3a_s0_axil_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {emif_bank3a_s0_axil_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {emif_bank3a_s0_axil_agent} {PKT_BURST_SIZE_H} {91};set_instance_parameter_value {emif_bank3a_s0_axil_agent} {PKT_BURST_SIZE_L} {89};set_instance_parameter_value {emif_bank3a_s0_axil_agent} {PKT_BURSTWRAP_H} {88};set_instance_parameter_value {emif_bank3a_s0_axil_agent} {PKT_BURSTWRAP_L} {82};set_instance_parameter_value {emif_bank3a_s0_axil_agent} {PKT_BYTE_CNT_H} {81};set_instance_parameter_value {emif_bank3a_s0_axil_agent} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {emif_bank3a_s0_axil_agent} {PKT_ADDR_H} {64};set_instance_parameter_value {emif_bank3a_s0_axil_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {emif_bank3a_s0_axil_agent} {PKT_TRANS_EXCLUSIVE} {70};set_instance_parameter_value {emif_bank3a_s0_axil_agent} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {emif_bank3a_s0_axil_agent} {PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {emif_bank3a_s0_axil_agent} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {emif_bank3a_s0_axil_agent} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {emif_bank3a_s0_axil_agent} {PKT_TRANS_READ} {68};set_instance_parameter_value {emif_bank3a_s0_axil_agent} {PKT_DATA_H} {31};set_instance_parameter_value {emif_bank3a_s0_axil_agent} {PKT_DATA_L} {0};set_instance_parameter_value {emif_bank3a_s0_axil_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {emif_bank3a_s0_axil_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {emif_bank3a_s0_axil_agent} {PKT_SRC_ID_H} {101};set_instance_parameter_value {emif_bank3a_s0_axil_agent} {PKT_SRC_ID_L} {101};set_instance_parameter_value {emif_bank3a_s0_axil_agent} {PKT_DEST_ID_H} {102};set_instance_parameter_value {emif_bank3a_s0_axil_agent} {PKT_DEST_ID_L} {102};set_instance_parameter_value {emif_bank3a_s0_axil_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {emif_bank3a_s0_axil_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {emif_bank3a_s0_axil_agent} {PKT_DOMAIN_L} {125};set_instance_parameter_value {emif_bank3a_s0_axil_agent} {PKT_DOMAIN_H} {126};set_instance_parameter_value {emif_bank3a_s0_axil_agent} {PKT_SNOOP_L} {121};set_instance_parameter_value {emif_bank3a_s0_axil_agent} {PKT_SNOOP_H} {124};set_instance_parameter_value {emif_bank3a_s0_axil_agent} {PKT_BARRIER_L} {119};set_instance_parameter_value {emif_bank3a_s0_axil_agent} {PKT_BARRIER_H} {120};set_instance_parameter_value {emif_bank3a_s0_axil_agent} {PKT_WUNIQUE} {127};set_instance_parameter_value {emif_bank3a_s0_axil_agent} {ADDR_USER_WIDTH} {1};set_instance_parameter_value {emif_bank3a_s0_axil_agent} {DATA_USER_WIDTH} {1};set_instance_parameter_value {emif_bank3a_s0_axil_agent} {ST_DATA_W} {128};set_instance_parameter_value {emif_bank3a_s0_axil_agent} {ADDR_WIDTH} {27};set_instance_parameter_value {emif_bank3a_s0_axil_agent} {RDATA_WIDTH} {32};set_instance_parameter_value {emif_bank3a_s0_axil_agent} {WDATA_WIDTH} {32};set_instance_parameter_value {emif_bank3a_s0_axil_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {emif_bank3a_s0_axil_agent} {AXI_SLAVE_ID_W} {1};set_instance_parameter_value {emif_bank3a_s0_axil_agent} {ACE_LITE_SUPPORT} {0};set_instance_parameter_value {emif_bank3a_s0_axil_agent} {PASS_ID_TO_SLAVE} {0};set_instance_parameter_value {emif_bank3a_s0_axil_agent} {AXI_VERSION} {AXI4Lite};set_instance_parameter_value {emif_bank3a_s0_axil_agent} {WRITE_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {emif_bank3a_s0_axil_agent} {READ_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {emif_bank3a_s0_axil_agent} {ID} {0};set_instance_parameter_value {emif_bank3a_s0_axil_agent} {MERLIN_PACKET_FORMAT} {wunique(127) domain(126:125) snoop(124:121) barrier(120:119) ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106:103) dest_id(102) src_id(101) qos(100:97) begin_burst(96) data_sideband(95) addr_sideband(94) burst_type(93:92) burst_size(91:89) burstwrap(88:82) byte_cnt(81:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {emif_bank3a_s0_axil_agent} {USE_ADDR_USER} {0};set_instance_parameter_value {emif_bank3a_s0_axil_agent} {USE_DATA_USER} {0};set_instance_parameter_value {emif_bank3a_s0_axil_agent} {SYNC_RESET} {1};set_instance_parameter_value {emif_bank3a_s0_axil_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {emif_bank3a_s0_axil_agent} {ENABLE_OOO} {0};add_instance {video_sys_0_mm_video_bridge_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_agent} {PKT_BURST_SIZE_H} {91};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_agent} {PKT_BURST_SIZE_L} {89};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_agent} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_agent} {PKT_BEGIN_BURST} {96};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_agent} {PKT_BURSTWRAP_H} {88};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_agent} {PKT_BURSTWRAP_L} {82};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_agent} {PKT_BYTE_CNT_H} {81};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_agent} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_agent} {PKT_ADDR_H} {64};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_agent} {PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_agent} {PKT_TRANS_POSTED} {66};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_agent} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_agent} {PKT_TRANS_READ} {68};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_agent} {PKT_SRC_ID_H} {101};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_agent} {PKT_SRC_ID_L} {101};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_agent} {PKT_DEST_ID_H} {102};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_agent} {PKT_DEST_ID_L} {102};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_agent} {ST_DATA_W} {128};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_agent} {MERLIN_PACKET_FORMAT} {wunique(127) domain(126:125) snoop(124:121) barrier(120:119) ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106:103) dest_id(102) src_id(101) qos(100:97) begin_burst(96) data_sideband(95) addr_sideband(94) burst_type(93:92) burst_size(91:89) burstwrap(88:82) byte_cnt(81:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_agent} {MAX_BURSTWRAP} {127};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_agent} {ID} {1};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_agent} {ECC_ENABLE} {0};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_agent} {SYNC_RESET} {1};add_instance {video_sys_0_mm_video_bridge_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {129};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_agent_rsp_fifo} {FIFO_DEPTH} {5};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_agent_rsp_fifo} {SYNC_RESET} {1};add_instance {video_sys_0_mm_video_bridge_s0_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_agent_rdata_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_agent_rdata_fifo} {SYNC_RESET} {1};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {write both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x8000000 };set_instance_parameter_value {router} {END_ADDRESS} {0x8000000 0x9000000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {64};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router} {PKT_DEST_ID_H} {102};set_instance_parameter_value {router} {PKT_DEST_ID_L} {102};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {router} {PKT_TRANS_READ} {68};set_instance_parameter_value {router} {ST_DATA_W} {128};set_instance_parameter_value {router} {ST_CHANNEL_W} {3};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {wunique(127) domain(126:125) snoop(124:121) barrier(120:119) ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106:103) dest_id(102) src_id(101) qos(100:97) begin_burst(96) data_sideband(95) addr_sideband(94) burst_type(93:92) burst_size(91:89) burstwrap(88:82) byte_cnt(81:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router} {SYNC_RESET} {1};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_001} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {read both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 0x8000000 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x8000000 0x9000000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {64};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {102};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {102};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {68};set_instance_parameter_value {router_001} {ST_DATA_W} {128};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {wunique(127) domain(126:125) snoop(124:121) barrier(120:119) ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106:103) dest_id(102) src_id(101) qos(100:97) begin_burst(96) data_sideband(95) addr_sideband(94) burst_type(93:92) burst_size(91:89) burstwrap(88:82) byte_cnt(81:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_001} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_001} {SYNC_RESET} {1};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {write };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {64};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {102};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {102};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {68};set_instance_parameter_value {router_002} {ST_DATA_W} {128};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {wunique(127) domain(126:125) snoop(124:121) barrier(120:119) ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106:103) dest_id(102) src_id(101) qos(100:97) begin_burst(96) data_sideband(95) addr_sideband(94) burst_type(93:92) burst_size(91:89) burstwrap(88:82) byte_cnt(81:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_002} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_002} {SYNC_RESET} {1};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {read };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {64};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {102};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {102};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {68};set_instance_parameter_value {router_003} {ST_DATA_W} {128};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {wunique(127) domain(126:125) snoop(124:121) barrier(120:119) ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106:103) dest_id(102) src_id(101) qos(100:97) begin_burst(96) data_sideband(95) addr_sideband(94) burst_type(93:92) burst_size(91:89) burstwrap(88:82) byte_cnt(81:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_003} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_003} {SYNC_RESET} {1};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 0 };set_instance_parameter_value {router_004} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {write read };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {64};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {102};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {102};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {68};set_instance_parameter_value {router_004} {ST_DATA_W} {128};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {wunique(127) domain(126:125) snoop(124:121) barrier(120:119) ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106:103) dest_id(102) src_id(101) qos(100:97) begin_burst(96) data_sideband(95) addr_sideband(94) burst_type(93:92) burst_size(91:89) burstwrap(88:82) byte_cnt(81:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_004} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_004} {SYNC_RESET} {1};add_instance {emif_bank3a_s0_axil_wr_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {emif_bank3a_s0_axil_wr_burst_adapter} {PKT_ADDR_H} {64};set_instance_parameter_value {emif_bank3a_s0_axil_wr_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {emif_bank3a_s0_axil_wr_burst_adapter} {PKT_BEGIN_BURST} {96};set_instance_parameter_value {emif_bank3a_s0_axil_wr_burst_adapter} {PKT_BYTE_CNT_H} {81};set_instance_parameter_value {emif_bank3a_s0_axil_wr_burst_adapter} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {emif_bank3a_s0_axil_wr_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {emif_bank3a_s0_axil_wr_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {emif_bank3a_s0_axil_wr_burst_adapter} {PKT_BURST_SIZE_H} {91};set_instance_parameter_value {emif_bank3a_s0_axil_wr_burst_adapter} {PKT_BURST_SIZE_L} {89};set_instance_parameter_value {emif_bank3a_s0_axil_wr_burst_adapter} {PKT_BURST_TYPE_H} {93};set_instance_parameter_value {emif_bank3a_s0_axil_wr_burst_adapter} {PKT_BURST_TYPE_L} {92};set_instance_parameter_value {emif_bank3a_s0_axil_wr_burst_adapter} {PKT_BURSTWRAP_H} {88};set_instance_parameter_value {emif_bank3a_s0_axil_wr_burst_adapter} {PKT_BURSTWRAP_L} {82};set_instance_parameter_value {emif_bank3a_s0_axil_wr_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {emif_bank3a_s0_axil_wr_burst_adapter} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {emif_bank3a_s0_axil_wr_burst_adapter} {PKT_TRANS_READ} {68};set_instance_parameter_value {emif_bank3a_s0_axil_wr_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {emif_bank3a_s0_axil_wr_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {emif_bank3a_s0_axil_wr_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {emif_bank3a_s0_axil_wr_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {emif_bank3a_s0_axil_wr_burst_adapter} {ST_DATA_W} {128};set_instance_parameter_value {emif_bank3a_s0_axil_wr_burst_adapter} {ST_CHANNEL_W} {3};set_instance_parameter_value {emif_bank3a_s0_axil_wr_burst_adapter} {OUT_BYTE_CNT_H} {73};set_instance_parameter_value {emif_bank3a_s0_axil_wr_burst_adapter} {OUT_BURSTWRAP_H} {88};set_instance_parameter_value {emif_bank3a_s0_axil_wr_burst_adapter} {MERLIN_PACKET_FORMAT} {wunique(127) domain(126:125) snoop(124:121) barrier(120:119) ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106:103) dest_id(102) src_id(101) qos(100:97) begin_burst(96) data_sideband(95) addr_sideband(94) burst_type(93:92) burst_size(91:89) burstwrap(88:82) byte_cnt(81:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {emif_bank3a_s0_axil_wr_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {emif_bank3a_s0_axil_wr_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {emif_bank3a_s0_axil_wr_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {emif_bank3a_s0_axil_wr_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {emif_bank3a_s0_axil_wr_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {emif_bank3a_s0_axil_wr_burst_adapter} {BURSTWRAP_CONST_MASK} {0};set_instance_parameter_value {emif_bank3a_s0_axil_wr_burst_adapter} {BURSTWRAP_CONST_VALUE} {0};set_instance_parameter_value {emif_bank3a_s0_axil_wr_burst_adapter} {ADAPTER_VERSION} {13.1};set_instance_parameter_value {emif_bank3a_s0_axil_wr_burst_adapter} {SYNC_RESET} {1};add_instance {emif_bank3a_s0_axil_rd_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {emif_bank3a_s0_axil_rd_burst_adapter} {PKT_ADDR_H} {64};set_instance_parameter_value {emif_bank3a_s0_axil_rd_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {emif_bank3a_s0_axil_rd_burst_adapter} {PKT_BEGIN_BURST} {96};set_instance_parameter_value {emif_bank3a_s0_axil_rd_burst_adapter} {PKT_BYTE_CNT_H} {81};set_instance_parameter_value {emif_bank3a_s0_axil_rd_burst_adapter} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {emif_bank3a_s0_axil_rd_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {emif_bank3a_s0_axil_rd_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {emif_bank3a_s0_axil_rd_burst_adapter} {PKT_BURST_SIZE_H} {91};set_instance_parameter_value {emif_bank3a_s0_axil_rd_burst_adapter} {PKT_BURST_SIZE_L} {89};set_instance_parameter_value {emif_bank3a_s0_axil_rd_burst_adapter} {PKT_BURST_TYPE_H} {93};set_instance_parameter_value {emif_bank3a_s0_axil_rd_burst_adapter} {PKT_BURST_TYPE_L} {92};set_instance_parameter_value {emif_bank3a_s0_axil_rd_burst_adapter} {PKT_BURSTWRAP_H} {88};set_instance_parameter_value {emif_bank3a_s0_axil_rd_burst_adapter} {PKT_BURSTWRAP_L} {82};set_instance_parameter_value {emif_bank3a_s0_axil_rd_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {emif_bank3a_s0_axil_rd_burst_adapter} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {emif_bank3a_s0_axil_rd_burst_adapter} {PKT_TRANS_READ} {68};set_instance_parameter_value {emif_bank3a_s0_axil_rd_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {emif_bank3a_s0_axil_rd_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {emif_bank3a_s0_axil_rd_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {emif_bank3a_s0_axil_rd_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {emif_bank3a_s0_axil_rd_burst_adapter} {ST_DATA_W} {128};set_instance_parameter_value {emif_bank3a_s0_axil_rd_burst_adapter} {ST_CHANNEL_W} {3};set_instance_parameter_value {emif_bank3a_s0_axil_rd_burst_adapter} {OUT_BYTE_CNT_H} {73};set_instance_parameter_value {emif_bank3a_s0_axil_rd_burst_adapter} {OUT_BURSTWRAP_H} {88};set_instance_parameter_value {emif_bank3a_s0_axil_rd_burst_adapter} {MERLIN_PACKET_FORMAT} {wunique(127) domain(126:125) snoop(124:121) barrier(120:119) ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106:103) dest_id(102) src_id(101) qos(100:97) begin_burst(96) data_sideband(95) addr_sideband(94) burst_type(93:92) burst_size(91:89) burstwrap(88:82) byte_cnt(81:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {emif_bank3a_s0_axil_rd_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {emif_bank3a_s0_axil_rd_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {emif_bank3a_s0_axil_rd_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {emif_bank3a_s0_axil_rd_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {emif_bank3a_s0_axil_rd_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {emif_bank3a_s0_axil_rd_burst_adapter} {BURSTWRAP_CONST_MASK} {0};set_instance_parameter_value {emif_bank3a_s0_axil_rd_burst_adapter} {BURSTWRAP_CONST_VALUE} {0};set_instance_parameter_value {emif_bank3a_s0_axil_rd_burst_adapter} {ADAPTER_VERSION} {13.1};set_instance_parameter_value {emif_bank3a_s0_axil_rd_burst_adapter} {SYNC_RESET} {1};add_instance {video_sys_0_mm_video_bridge_s0_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_burst_adapter} {PKT_ADDR_H} {64};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_burst_adapter} {PKT_BEGIN_BURST} {96};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_burst_adapter} {PKT_BYTE_CNT_H} {81};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_burst_adapter} {PKT_BYTE_CNT_L} {71};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_burst_adapter} {PKT_BURST_SIZE_H} {91};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_burst_adapter} {PKT_BURST_SIZE_L} {89};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_burst_adapter} {PKT_BURST_TYPE_H} {93};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_burst_adapter} {PKT_BURST_TYPE_L} {92};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_burst_adapter} {PKT_BURSTWRAP_H} {88};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_burst_adapter} {PKT_BURSTWRAP_L} {82};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {65};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_burst_adapter} {PKT_TRANS_WRITE} {67};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_burst_adapter} {PKT_TRANS_READ} {68};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_burst_adapter} {IN_NARROW_SIZE} {1};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_burst_adapter} {ST_DATA_W} {128};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_burst_adapter} {ST_CHANNEL_W} {3};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_burst_adapter} {OUT_BYTE_CNT_H} {73};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_burst_adapter} {OUT_BURSTWRAP_H} {88};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_burst_adapter} {MERLIN_PACKET_FORMAT} {wunique(127) domain(126:125) snoop(124:121) barrier(120:119) ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106:103) dest_id(102) src_id(101) qos(100:97) begin_burst(96) data_sideband(95) addr_sideband(94) burst_type(93:92) burst_size(91:89) burstwrap(88:82) byte_cnt(81:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_burst_adapter} {COMPRESSED_READ_SUPPORT} {1};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_burst_adapter} {BURSTWRAP_CONST_MASK} {0};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_burst_adapter} {BURSTWRAP_CONST_VALUE} {0};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_burst_adapter} {ADAPTER_VERSION} {13.1};set_instance_parameter_value {video_sys_0_mm_video_bridge_s0_burst_adapter} {SYNC_RESET} {1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {128};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {wunique(127) domain(126:125) snoop(124:121) barrier(120:119) ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106:103) dest_id(102) src_id(101) qos(100:97) begin_burst(96) data_sideband(95) addr_sideband(94) burst_type(93:92) burst_size(91:89) burstwrap(88:82) byte_cnt(81:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_demux} {SYNC_RESET} {1};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {128};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {wunique(127) domain(126:125) snoop(124:121) barrier(120:119) ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106:103) dest_id(102) src_id(101) qos(100:97) begin_burst(96) data_sideband(95) addr_sideband(94) burst_type(93:92) burst_size(91:89) burstwrap(88:82) byte_cnt(81:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_demux_001} {SYNC_RESET} {1};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {128};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {wunique(127) domain(126:125) snoop(124:121) barrier(120:119) ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106:103) dest_id(102) src_id(101) qos(100:97) begin_burst(96) data_sideband(95) addr_sideband(94) burst_type(93:92) burst_size(91:89) burstwrap(88:82) byte_cnt(81:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux} {SYNC_RESET} {1};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {128};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {wunique(127) domain(126:125) snoop(124:121) barrier(120:119) ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106:103) dest_id(102) src_id(101) qos(100:97) begin_burst(96) data_sideband(95) addr_sideband(94) burst_type(93:92) burst_size(91:89) burstwrap(88:82) byte_cnt(81:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux_001} {SYNC_RESET} {1};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {128};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {wunique(127) domain(126:125) snoop(124:121) barrier(120:119) ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106:103) dest_id(102) src_id(101) qos(100:97) begin_burst(96) data_sideband(95) addr_sideband(94) burst_type(93:92) burst_size(91:89) burstwrap(88:82) byte_cnt(81:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux_002} {SYNC_RESET} {1};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {128};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {wunique(127) domain(126:125) snoop(124:121) barrier(120:119) ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106:103) dest_id(102) src_id(101) qos(100:97) begin_burst(96) data_sideband(95) addr_sideband(94) burst_type(93:92) burst_size(91:89) burstwrap(88:82) byte_cnt(81:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux} {SYNC_RESET} {1};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {128};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {wunique(127) domain(126:125) snoop(124:121) barrier(120:119) ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106:103) dest_id(102) src_id(101) qos(100:97) begin_burst(96) data_sideband(95) addr_sideband(94) burst_type(93:92) burst_size(91:89) burstwrap(88:82) byte_cnt(81:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux_001} {SYNC_RESET} {1};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {128};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {wunique(127) domain(126:125) snoop(124:121) barrier(120:119) ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106:103) dest_id(102) src_id(101) qos(100:97) begin_burst(96) data_sideband(95) addr_sideband(94) burst_type(93:92) burst_size(91:89) burstwrap(88:82) byte_cnt(81:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux_002} {SYNC_RESET} {1};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {128};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {wunique(127) domain(126:125) snoop(124:121) barrier(120:119) ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106:103) dest_id(102) src_id(101) qos(100:97) begin_burst(96) data_sideband(95) addr_sideband(94) burst_type(93:92) burst_size(91:89) burstwrap(88:82) byte_cnt(81:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_mux} {SYNC_RESET} {1};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {128};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {69};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {wunique(127) domain(126:125) snoop(124:121) barrier(120:119) ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106:103) dest_id(102) src_id(101) qos(100:97) begin_burst(96) data_sideband(95) addr_sideband(94) burst_type(93:92) burst_size(91:89) burstwrap(88:82) byte_cnt(81:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_mux_001} {SYNC_RESET} {1};add_instance {video_sys_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {video_sys_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {video_sys_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {video_sys_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {video_sys_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {video_sys_0_reset_reset_bridge} {SYNC_RESET} {1};add_instance {agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge} {SYNC_RESET} {1};add_instance {emif_bank3a_s0_axil_agent_reset_sink_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {emif_bank3a_s0_axil_agent_reset_sink_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {emif_bank3a_s0_axil_agent_reset_sink_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {emif_bank3a_s0_axil_agent_reset_sink_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {emif_bank3a_s0_axil_agent_reset_sink_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {emif_bank3a_s0_axil_agent_reset_sink_reset_bridge} {SYNC_RESET} {1};add_instance {agilex_5_soc_h2f_user1_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {agilex_5_soc_h2f_user1_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {0};set_instance_parameter_value {agilex_5_soc_h2f_user1_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {agilex_5_soc_lwhps2fpga_translator.m0} {agilex_5_soc_lwhps2fpga_agent.altera_axi_slave} {avalon};set_connection_parameter_value {agilex_5_soc_lwhps2fpga_translator.m0/agilex_5_soc_lwhps2fpga_agent.altera_axi_slave} {arbitrationPriority} {1};set_connection_parameter_value {agilex_5_soc_lwhps2fpga_translator.m0/agilex_5_soc_lwhps2fpga_agent.altera_axi_slave} {baseAddress} {0x0000};set_connection_parameter_value {agilex_5_soc_lwhps2fpga_translator.m0/agilex_5_soc_lwhps2fpga_agent.altera_axi_slave} {defaultConnection} {false};set_connection_parameter_value {agilex_5_soc_lwhps2fpga_translator.m0/agilex_5_soc_lwhps2fpga_agent.altera_axi_slave} {domainAlias} {};set_connection_parameter_value {agilex_5_soc_lwhps2fpga_translator.m0/agilex_5_soc_lwhps2fpga_agent.altera_axi_slave} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agilex_5_soc_lwhps2fpga_translator.m0/agilex_5_soc_lwhps2fpga_agent.altera_axi_slave} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agilex_5_soc_lwhps2fpga_translator.m0/agilex_5_soc_lwhps2fpga_agent.altera_axi_slave} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agilex_5_soc_lwhps2fpga_translator.m0/agilex_5_soc_lwhps2fpga_agent.altera_axi_slave} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agilex_5_soc_lwhps2fpga_translator.m0/agilex_5_soc_lwhps2fpga_agent.altera_axi_slave} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agilex_5_soc_lwhps2fpga_translator.m0/agilex_5_soc_lwhps2fpga_agent.altera_axi_slave} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agilex_5_soc_lwhps2fpga_translator.m0/agilex_5_soc_lwhps2fpga_agent.altera_axi_slave} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agilex_5_soc_lwhps2fpga_translator.m0/agilex_5_soc_lwhps2fpga_agent.altera_axi_slave} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agilex_5_soc_lwhps2fpga_translator.m0/agilex_5_soc_lwhps2fpga_agent.altera_axi_slave} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agilex_5_soc_lwhps2fpga_translator.m0/agilex_5_soc_lwhps2fpga_agent.altera_axi_slave} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agilex_5_soc_lwhps2fpga_translator.m0/agilex_5_soc_lwhps2fpga_agent.altera_axi_slave} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agilex_5_soc_lwhps2fpga_translator.m0/agilex_5_soc_lwhps2fpga_agent.altera_axi_slave} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agilex_5_soc_lwhps2fpga_translator.m0/agilex_5_soc_lwhps2fpga_agent.altera_axi_slave} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agilex_5_soc_lwhps2fpga_translator.m0/agilex_5_soc_lwhps2fpga_agent.altera_axi_slave} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {agilex_5_soc_lwhps2fpga_translator.m0/agilex_5_soc_lwhps2fpga_agent.altera_axi_slave} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {rsp_mux.src} {agilex_5_soc_lwhps2fpga_agent.write_rp} {avalon_streaming};set_connection_parameter_value {rsp_mux.src/agilex_5_soc_lwhps2fpga_agent.write_rp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_mux.src/agilex_5_soc_lwhps2fpga_agent.write_rp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_mux.src/agilex_5_soc_lwhps2fpga_agent.write_rp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_mux.src/agilex_5_soc_lwhps2fpga_agent.write_rp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_mux.src/agilex_5_soc_lwhps2fpga_agent.write_rp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_mux.src/agilex_5_soc_lwhps2fpga_agent.write_rp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_mux.src/agilex_5_soc_lwhps2fpga_agent.write_rp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_mux.src/agilex_5_soc_lwhps2fpga_agent.write_rp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux.src/agilex_5_soc_lwhps2fpga_agent.write_rp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux.src/agilex_5_soc_lwhps2fpga_agent.write_rp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_mux.src/agilex_5_soc_lwhps2fpga_agent.write_rp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_mux.src/agilex_5_soc_lwhps2fpga_agent.write_rp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_mux.src/agilex_5_soc_lwhps2fpga_agent.write_rp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_mux.src/agilex_5_soc_lwhps2fpga_agent.write_rp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_mux.src/agilex_5_soc_lwhps2fpga_agent.write_rp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_mux.src/agilex_5_soc_lwhps2fpga_agent.write_rp} {qsys_mm.response};add_connection {rsp_mux_001.src} {agilex_5_soc_lwhps2fpga_agent.read_rp} {avalon_streaming};set_connection_parameter_value {rsp_mux_001.src/agilex_5_soc_lwhps2fpga_agent.read_rp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_mux_001.src/agilex_5_soc_lwhps2fpga_agent.read_rp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_mux_001.src/agilex_5_soc_lwhps2fpga_agent.read_rp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_mux_001.src/agilex_5_soc_lwhps2fpga_agent.read_rp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_mux_001.src/agilex_5_soc_lwhps2fpga_agent.read_rp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_mux_001.src/agilex_5_soc_lwhps2fpga_agent.read_rp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_mux_001.src/agilex_5_soc_lwhps2fpga_agent.read_rp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_mux_001.src/agilex_5_soc_lwhps2fpga_agent.read_rp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_001.src/agilex_5_soc_lwhps2fpga_agent.read_rp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux_001.src/agilex_5_soc_lwhps2fpga_agent.read_rp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_mux_001.src/agilex_5_soc_lwhps2fpga_agent.read_rp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_mux_001.src/agilex_5_soc_lwhps2fpga_agent.read_rp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_mux_001.src/agilex_5_soc_lwhps2fpga_agent.read_rp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_mux_001.src/agilex_5_soc_lwhps2fpga_agent.read_rp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_mux_001.src/agilex_5_soc_lwhps2fpga_agent.read_rp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_mux_001.src/agilex_5_soc_lwhps2fpga_agent.read_rp} {qsys_mm.response};add_connection {video_sys_0_mm_video_bridge_s0_agent.m0} {video_sys_0_mm_video_bridge_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent.m0/video_sys_0_mm_video_bridge_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent.m0/video_sys_0_mm_video_bridge_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent.m0/video_sys_0_mm_video_bridge_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent.m0/video_sys_0_mm_video_bridge_s0_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent.m0/video_sys_0_mm_video_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent.m0/video_sys_0_mm_video_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent.m0/video_sys_0_mm_video_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent.m0/video_sys_0_mm_video_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent.m0/video_sys_0_mm_video_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent.m0/video_sys_0_mm_video_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent.m0/video_sys_0_mm_video_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent.m0/video_sys_0_mm_video_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent.m0/video_sys_0_mm_video_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent.m0/video_sys_0_mm_video_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent.m0/video_sys_0_mm_video_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent.m0/video_sys_0_mm_video_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent.m0/video_sys_0_mm_video_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent.m0/video_sys_0_mm_video_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent.m0/video_sys_0_mm_video_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {video_sys_0_mm_video_bridge_s0_agent.rf_source} {video_sys_0_mm_video_bridge_s0_agent_rsp_fifo.in} {avalon_streaming};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent.rf_source/video_sys_0_mm_video_bridge_s0_agent_rsp_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent.rf_source/video_sys_0_mm_video_bridge_s0_agent_rsp_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent.rf_source/video_sys_0_mm_video_bridge_s0_agent_rsp_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent.rf_source/video_sys_0_mm_video_bridge_s0_agent_rsp_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent.rf_source/video_sys_0_mm_video_bridge_s0_agent_rsp_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent.rf_source/video_sys_0_mm_video_bridge_s0_agent_rsp_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent.rf_source/video_sys_0_mm_video_bridge_s0_agent_rsp_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent.rf_source/video_sys_0_mm_video_bridge_s0_agent_rsp_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent.rf_source/video_sys_0_mm_video_bridge_s0_agent_rsp_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent.rf_source/video_sys_0_mm_video_bridge_s0_agent_rsp_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent.rf_source/video_sys_0_mm_video_bridge_s0_agent_rsp_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent.rf_source/video_sys_0_mm_video_bridge_s0_agent_rsp_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent.rf_source/video_sys_0_mm_video_bridge_s0_agent_rsp_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent.rf_source/video_sys_0_mm_video_bridge_s0_agent_rsp_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent.rf_source/video_sys_0_mm_video_bridge_s0_agent_rsp_fifo.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {video_sys_0_mm_video_bridge_s0_agent_rsp_fifo.out} {video_sys_0_mm_video_bridge_s0_agent.rf_sink} {avalon_streaming};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent_rsp_fifo.out/video_sys_0_mm_video_bridge_s0_agent.rf_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent_rsp_fifo.out/video_sys_0_mm_video_bridge_s0_agent.rf_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent_rsp_fifo.out/video_sys_0_mm_video_bridge_s0_agent.rf_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent_rsp_fifo.out/video_sys_0_mm_video_bridge_s0_agent.rf_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent_rsp_fifo.out/video_sys_0_mm_video_bridge_s0_agent.rf_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent_rsp_fifo.out/video_sys_0_mm_video_bridge_s0_agent.rf_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent_rsp_fifo.out/video_sys_0_mm_video_bridge_s0_agent.rf_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent_rsp_fifo.out/video_sys_0_mm_video_bridge_s0_agent.rf_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent_rsp_fifo.out/video_sys_0_mm_video_bridge_s0_agent.rf_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent_rsp_fifo.out/video_sys_0_mm_video_bridge_s0_agent.rf_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent_rsp_fifo.out/video_sys_0_mm_video_bridge_s0_agent.rf_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent_rsp_fifo.out/video_sys_0_mm_video_bridge_s0_agent.rf_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent_rsp_fifo.out/video_sys_0_mm_video_bridge_s0_agent.rf_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent_rsp_fifo.out/video_sys_0_mm_video_bridge_s0_agent.rf_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent_rsp_fifo.out/video_sys_0_mm_video_bridge_s0_agent.rf_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {video_sys_0_mm_video_bridge_s0_agent.rdata_fifo_src} {video_sys_0_mm_video_bridge_s0_agent_rdata_fifo.in} {avalon_streaming};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent.rdata_fifo_src/video_sys_0_mm_video_bridge_s0_agent_rdata_fifo.in} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent.rdata_fifo_src/video_sys_0_mm_video_bridge_s0_agent_rdata_fifo.in} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent.rdata_fifo_src/video_sys_0_mm_video_bridge_s0_agent_rdata_fifo.in} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent.rdata_fifo_src/video_sys_0_mm_video_bridge_s0_agent_rdata_fifo.in} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent.rdata_fifo_src/video_sys_0_mm_video_bridge_s0_agent_rdata_fifo.in} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent.rdata_fifo_src/video_sys_0_mm_video_bridge_s0_agent_rdata_fifo.in} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent.rdata_fifo_src/video_sys_0_mm_video_bridge_s0_agent_rdata_fifo.in} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent.rdata_fifo_src/video_sys_0_mm_video_bridge_s0_agent_rdata_fifo.in} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent.rdata_fifo_src/video_sys_0_mm_video_bridge_s0_agent_rdata_fifo.in} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent.rdata_fifo_src/video_sys_0_mm_video_bridge_s0_agent_rdata_fifo.in} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent.rdata_fifo_src/video_sys_0_mm_video_bridge_s0_agent_rdata_fifo.in} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent.rdata_fifo_src/video_sys_0_mm_video_bridge_s0_agent_rdata_fifo.in} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent.rdata_fifo_src/video_sys_0_mm_video_bridge_s0_agent_rdata_fifo.in} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent.rdata_fifo_src/video_sys_0_mm_video_bridge_s0_agent_rdata_fifo.in} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent.rdata_fifo_src/video_sys_0_mm_video_bridge_s0_agent_rdata_fifo.in} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {video_sys_0_mm_video_bridge_s0_agent_rdata_fifo.out} {video_sys_0_mm_video_bridge_s0_agent.rdata_fifo_sink} {avalon_streaming};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent_rdata_fifo.out/video_sys_0_mm_video_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent_rdata_fifo.out/video_sys_0_mm_video_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent_rdata_fifo.out/video_sys_0_mm_video_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent_rdata_fifo.out/video_sys_0_mm_video_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent_rdata_fifo.out/video_sys_0_mm_video_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent_rdata_fifo.out/video_sys_0_mm_video_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent_rdata_fifo.out/video_sys_0_mm_video_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent_rdata_fifo.out/video_sys_0_mm_video_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent_rdata_fifo.out/video_sys_0_mm_video_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent_rdata_fifo.out/video_sys_0_mm_video_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent_rdata_fifo.out/video_sys_0_mm_video_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent_rdata_fifo.out/video_sys_0_mm_video_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent_rdata_fifo.out/video_sys_0_mm_video_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent_rdata_fifo.out/video_sys_0_mm_video_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent_rdata_fifo.out/video_sys_0_mm_video_bridge_s0_agent.rdata_fifo_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {agilex_5_soc_lwhps2fpga_agent.write_cp} {router.sink} {avalon_streaming};set_connection_parameter_value {agilex_5_soc_lwhps2fpga_agent.write_cp/router.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agilex_5_soc_lwhps2fpga_agent.write_cp/router.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agilex_5_soc_lwhps2fpga_agent.write_cp/router.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agilex_5_soc_lwhps2fpga_agent.write_cp/router.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agilex_5_soc_lwhps2fpga_agent.write_cp/router.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agilex_5_soc_lwhps2fpga_agent.write_cp/router.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agilex_5_soc_lwhps2fpga_agent.write_cp/router.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agilex_5_soc_lwhps2fpga_agent.write_cp/router.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agilex_5_soc_lwhps2fpga_agent.write_cp/router.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agilex_5_soc_lwhps2fpga_agent.write_cp/router.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agilex_5_soc_lwhps2fpga_agent.write_cp/router.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agilex_5_soc_lwhps2fpga_agent.write_cp/router.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agilex_5_soc_lwhps2fpga_agent.write_cp/router.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agilex_5_soc_lwhps2fpga_agent.write_cp/router.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {agilex_5_soc_lwhps2fpga_agent.write_cp/router.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {agilex_5_soc_lwhps2fpga_agent.write_cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router.src/cmd_demux.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {agilex_5_soc_lwhps2fpga_agent.read_cp} {router_001.sink} {avalon_streaming};set_connection_parameter_value {agilex_5_soc_lwhps2fpga_agent.read_cp/router_001.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {agilex_5_soc_lwhps2fpga_agent.read_cp/router_001.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {agilex_5_soc_lwhps2fpga_agent.read_cp/router_001.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {agilex_5_soc_lwhps2fpga_agent.read_cp/router_001.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {agilex_5_soc_lwhps2fpga_agent.read_cp/router_001.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {agilex_5_soc_lwhps2fpga_agent.read_cp/router_001.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {agilex_5_soc_lwhps2fpga_agent.read_cp/router_001.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {agilex_5_soc_lwhps2fpga_agent.read_cp/router_001.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agilex_5_soc_lwhps2fpga_agent.read_cp/router_001.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {agilex_5_soc_lwhps2fpga_agent.read_cp/router_001.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {agilex_5_soc_lwhps2fpga_agent.read_cp/router_001.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {agilex_5_soc_lwhps2fpga_agent.read_cp/router_001.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {agilex_5_soc_lwhps2fpga_agent.read_cp/router_001.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {agilex_5_soc_lwhps2fpga_agent.read_cp/router_001.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {agilex_5_soc_lwhps2fpga_agent.read_cp/router_001.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {agilex_5_soc_lwhps2fpga_agent.read_cp/router_001.sink} {qsys_mm.command};add_connection {router_001.src} {cmd_demux_001.sink} {avalon_streaming};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_001.src/cmd_demux_001.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_001.src/cmd_demux_001.sink} {qsys_mm.command};add_connection {emif_bank3a_s0_axil_agent.write_rp} {router_002.sink} {avalon_streaming};set_connection_parameter_value {emif_bank3a_s0_axil_agent.write_rp/router_002.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {emif_bank3a_s0_axil_agent.write_rp/router_002.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {emif_bank3a_s0_axil_agent.write_rp/router_002.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {emif_bank3a_s0_axil_agent.write_rp/router_002.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {emif_bank3a_s0_axil_agent.write_rp/router_002.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {emif_bank3a_s0_axil_agent.write_rp/router_002.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {emif_bank3a_s0_axil_agent.write_rp/router_002.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {emif_bank3a_s0_axil_agent.write_rp/router_002.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {emif_bank3a_s0_axil_agent.write_rp/router_002.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {emif_bank3a_s0_axil_agent.write_rp/router_002.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {emif_bank3a_s0_axil_agent.write_rp/router_002.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {emif_bank3a_s0_axil_agent.write_rp/router_002.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {emif_bank3a_s0_axil_agent.write_rp/router_002.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {emif_bank3a_s0_axil_agent.write_rp/router_002.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {emif_bank3a_s0_axil_agent.write_rp/router_002.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {emif_bank3a_s0_axil_agent.write_rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux.sink} {avalon_streaming};set_connection_parameter_value {router_002.src/rsp_demux.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_002.src/rsp_demux.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_002.src/rsp_demux.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_002.src/rsp_demux.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_002.src/rsp_demux.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_002.src/rsp_demux.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_002.src/rsp_demux.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_002.src/rsp_demux.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_002.src/rsp_demux.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_002.src/rsp_demux.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_002.src/rsp_demux.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_002.src/rsp_demux.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_002.src/rsp_demux.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_002.src/rsp_demux.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_002.src/rsp_demux.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_002.src/rsp_demux.sink} {qsys_mm.response};add_connection {emif_bank3a_s0_axil_agent.read_rp} {router_003.sink} {avalon_streaming};set_connection_parameter_value {emif_bank3a_s0_axil_agent.read_rp/router_003.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {emif_bank3a_s0_axil_agent.read_rp/router_003.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {emif_bank3a_s0_axil_agent.read_rp/router_003.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {emif_bank3a_s0_axil_agent.read_rp/router_003.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {emif_bank3a_s0_axil_agent.read_rp/router_003.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {emif_bank3a_s0_axil_agent.read_rp/router_003.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {emif_bank3a_s0_axil_agent.read_rp/router_003.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {emif_bank3a_s0_axil_agent.read_rp/router_003.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {emif_bank3a_s0_axil_agent.read_rp/router_003.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {emif_bank3a_s0_axil_agent.read_rp/router_003.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {emif_bank3a_s0_axil_agent.read_rp/router_003.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {emif_bank3a_s0_axil_agent.read_rp/router_003.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {emif_bank3a_s0_axil_agent.read_rp/router_003.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {emif_bank3a_s0_axil_agent.read_rp/router_003.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {emif_bank3a_s0_axil_agent.read_rp/router_003.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {emif_bank3a_s0_axil_agent.read_rp/router_003.sink} {qsys_mm.response};add_connection {router_003.src} {rsp_demux_001.sink} {avalon_streaming};set_connection_parameter_value {router_003.src/rsp_demux_001.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_003.src/rsp_demux_001.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_003.src/rsp_demux_001.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_003.src/rsp_demux_001.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_003.src/rsp_demux_001.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_003.src/rsp_demux_001.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_003.src/rsp_demux_001.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_003.src/rsp_demux_001.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_003.src/rsp_demux_001.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_003.src/rsp_demux_001.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_003.src/rsp_demux_001.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_003.src/rsp_demux_001.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_003.src/rsp_demux_001.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_003.src/rsp_demux_001.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_003.src/rsp_demux_001.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_003.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {video_sys_0_mm_video_bridge_s0_agent.rp} {router_004.sink} {avalon_streaming};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent.rp/router_004.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent.rp/router_004.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent.rp/router_004.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent.rp/router_004.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent.rp/router_004.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent.rp/router_004.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent.rp/router_004.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent.rp/router_004.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent.rp/router_004.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent.rp/router_004.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent.rp/router_004.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent.rp/router_004.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent.rp/router_004.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent.rp/router_004.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_agent.rp/router_004.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {video_sys_0_mm_video_bridge_s0_agent.rp/router_004.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux_002.sink} {avalon_streaming};set_connection_parameter_value {router_004.src/rsp_demux_002.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_004.src/rsp_demux_002.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_004.src/rsp_demux_002.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_004.src/rsp_demux_002.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_004.src/rsp_demux_002.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_004.src/rsp_demux_002.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_004.src/rsp_demux_002.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_004.src/rsp_demux_002.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_004.src/rsp_demux_002.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_004.src/rsp_demux_002.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_004.src/rsp_demux_002.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_004.src/rsp_demux_002.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_004.src/rsp_demux_002.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_004.src/rsp_demux_002.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_004.src/rsp_demux_002.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_004.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {cmd_mux.src} {emif_bank3a_s0_axil_wr_burst_adapter.sink0} {avalon_streaming};set_connection_parameter_value {cmd_mux.src/emif_bank3a_s0_axil_wr_burst_adapter.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux.src/emif_bank3a_s0_axil_wr_burst_adapter.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux.src/emif_bank3a_s0_axil_wr_burst_adapter.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux.src/emif_bank3a_s0_axil_wr_burst_adapter.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux.src/emif_bank3a_s0_axil_wr_burst_adapter.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux.src/emif_bank3a_s0_axil_wr_burst_adapter.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux.src/emif_bank3a_s0_axil_wr_burst_adapter.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux.src/emif_bank3a_s0_axil_wr_burst_adapter.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux.src/emif_bank3a_s0_axil_wr_burst_adapter.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux.src/emif_bank3a_s0_axil_wr_burst_adapter.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux.src/emif_bank3a_s0_axil_wr_burst_adapter.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux.src/emif_bank3a_s0_axil_wr_burst_adapter.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux.src/emif_bank3a_s0_axil_wr_burst_adapter.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux.src/emif_bank3a_s0_axil_wr_burst_adapter.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_mux.src/emif_bank3a_s0_axil_wr_burst_adapter.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_mux.src/emif_bank3a_s0_axil_wr_burst_adapter.sink0} {qsys_mm.command};add_connection {emif_bank3a_s0_axil_wr_burst_adapter.source0} {emif_bank3a_s0_axil_agent.write_cp} {avalon_streaming};set_connection_parameter_value {emif_bank3a_s0_axil_wr_burst_adapter.source0/emif_bank3a_s0_axil_agent.write_cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {emif_bank3a_s0_axil_wr_burst_adapter.source0/emif_bank3a_s0_axil_agent.write_cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {emif_bank3a_s0_axil_wr_burst_adapter.source0/emif_bank3a_s0_axil_agent.write_cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {emif_bank3a_s0_axil_wr_burst_adapter.source0/emif_bank3a_s0_axil_agent.write_cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {emif_bank3a_s0_axil_wr_burst_adapter.source0/emif_bank3a_s0_axil_agent.write_cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {emif_bank3a_s0_axil_wr_burst_adapter.source0/emif_bank3a_s0_axil_agent.write_cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {emif_bank3a_s0_axil_wr_burst_adapter.source0/emif_bank3a_s0_axil_agent.write_cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {emif_bank3a_s0_axil_wr_burst_adapter.source0/emif_bank3a_s0_axil_agent.write_cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {emif_bank3a_s0_axil_wr_burst_adapter.source0/emif_bank3a_s0_axil_agent.write_cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {emif_bank3a_s0_axil_wr_burst_adapter.source0/emif_bank3a_s0_axil_agent.write_cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {emif_bank3a_s0_axil_wr_burst_adapter.source0/emif_bank3a_s0_axil_agent.write_cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {emif_bank3a_s0_axil_wr_burst_adapter.source0/emif_bank3a_s0_axil_agent.write_cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {emif_bank3a_s0_axil_wr_burst_adapter.source0/emif_bank3a_s0_axil_agent.write_cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {emif_bank3a_s0_axil_wr_burst_adapter.source0/emif_bank3a_s0_axil_agent.write_cp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {emif_bank3a_s0_axil_wr_burst_adapter.source0/emif_bank3a_s0_axil_agent.write_cp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {emif_bank3a_s0_axil_wr_burst_adapter.source0/emif_bank3a_s0_axil_agent.write_cp} {qsys_mm.command};add_connection {cmd_mux_001.src} {emif_bank3a_s0_axil_rd_burst_adapter.sink0} {avalon_streaming};set_connection_parameter_value {cmd_mux_001.src/emif_bank3a_s0_axil_rd_burst_adapter.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux_001.src/emif_bank3a_s0_axil_rd_burst_adapter.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux_001.src/emif_bank3a_s0_axil_rd_burst_adapter.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux_001.src/emif_bank3a_s0_axil_rd_burst_adapter.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux_001.src/emif_bank3a_s0_axil_rd_burst_adapter.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux_001.src/emif_bank3a_s0_axil_rd_burst_adapter.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux_001.src/emif_bank3a_s0_axil_rd_burst_adapter.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux_001.src/emif_bank3a_s0_axil_rd_burst_adapter.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_001.src/emif_bank3a_s0_axil_rd_burst_adapter.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_001.src/emif_bank3a_s0_axil_rd_burst_adapter.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux_001.src/emif_bank3a_s0_axil_rd_burst_adapter.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux_001.src/emif_bank3a_s0_axil_rd_burst_adapter.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux_001.src/emif_bank3a_s0_axil_rd_burst_adapter.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux_001.src/emif_bank3a_s0_axil_rd_burst_adapter.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_mux_001.src/emif_bank3a_s0_axil_rd_burst_adapter.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_mux_001.src/emif_bank3a_s0_axil_rd_burst_adapter.sink0} {qsys_mm.command};add_connection {emif_bank3a_s0_axil_rd_burst_adapter.source0} {emif_bank3a_s0_axil_agent.read_cp} {avalon_streaming};set_connection_parameter_value {emif_bank3a_s0_axil_rd_burst_adapter.source0/emif_bank3a_s0_axil_agent.read_cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {emif_bank3a_s0_axil_rd_burst_adapter.source0/emif_bank3a_s0_axil_agent.read_cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {emif_bank3a_s0_axil_rd_burst_adapter.source0/emif_bank3a_s0_axil_agent.read_cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {emif_bank3a_s0_axil_rd_burst_adapter.source0/emif_bank3a_s0_axil_agent.read_cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {emif_bank3a_s0_axil_rd_burst_adapter.source0/emif_bank3a_s0_axil_agent.read_cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {emif_bank3a_s0_axil_rd_burst_adapter.source0/emif_bank3a_s0_axil_agent.read_cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {emif_bank3a_s0_axil_rd_burst_adapter.source0/emif_bank3a_s0_axil_agent.read_cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {emif_bank3a_s0_axil_rd_burst_adapter.source0/emif_bank3a_s0_axil_agent.read_cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {emif_bank3a_s0_axil_rd_burst_adapter.source0/emif_bank3a_s0_axil_agent.read_cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {emif_bank3a_s0_axil_rd_burst_adapter.source0/emif_bank3a_s0_axil_agent.read_cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {emif_bank3a_s0_axil_rd_burst_adapter.source0/emif_bank3a_s0_axil_agent.read_cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {emif_bank3a_s0_axil_rd_burst_adapter.source0/emif_bank3a_s0_axil_agent.read_cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {emif_bank3a_s0_axil_rd_burst_adapter.source0/emif_bank3a_s0_axil_agent.read_cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {emif_bank3a_s0_axil_rd_burst_adapter.source0/emif_bank3a_s0_axil_agent.read_cp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {emif_bank3a_s0_axil_rd_burst_adapter.source0/emif_bank3a_s0_axil_agent.read_cp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {emif_bank3a_s0_axil_rd_burst_adapter.source0/emif_bank3a_s0_axil_agent.read_cp} {qsys_mm.command};add_connection {cmd_mux_002.src} {video_sys_0_mm_video_bridge_s0_burst_adapter.sink0} {avalon_streaming};set_connection_parameter_value {cmd_mux_002.src/video_sys_0_mm_video_bridge_s0_burst_adapter.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux_002.src/video_sys_0_mm_video_bridge_s0_burst_adapter.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux_002.src/video_sys_0_mm_video_bridge_s0_burst_adapter.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux_002.src/video_sys_0_mm_video_bridge_s0_burst_adapter.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux_002.src/video_sys_0_mm_video_bridge_s0_burst_adapter.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux_002.src/video_sys_0_mm_video_bridge_s0_burst_adapter.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux_002.src/video_sys_0_mm_video_bridge_s0_burst_adapter.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux_002.src/video_sys_0_mm_video_bridge_s0_burst_adapter.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_002.src/video_sys_0_mm_video_bridge_s0_burst_adapter.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_002.src/video_sys_0_mm_video_bridge_s0_burst_adapter.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux_002.src/video_sys_0_mm_video_bridge_s0_burst_adapter.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux_002.src/video_sys_0_mm_video_bridge_s0_burst_adapter.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux_002.src/video_sys_0_mm_video_bridge_s0_burst_adapter.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux_002.src/video_sys_0_mm_video_bridge_s0_burst_adapter.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_mux_002.src/video_sys_0_mm_video_bridge_s0_burst_adapter.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_mux_002.src/video_sys_0_mm_video_bridge_s0_burst_adapter.sink0} {qsys_mm.command};add_connection {video_sys_0_mm_video_bridge_s0_burst_adapter.source0} {video_sys_0_mm_video_bridge_s0_agent.cp} {avalon_streaming};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_burst_adapter.source0/video_sys_0_mm_video_bridge_s0_agent.cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_burst_adapter.source0/video_sys_0_mm_video_bridge_s0_agent.cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_burst_adapter.source0/video_sys_0_mm_video_bridge_s0_agent.cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_burst_adapter.source0/video_sys_0_mm_video_bridge_s0_agent.cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_burst_adapter.source0/video_sys_0_mm_video_bridge_s0_agent.cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_burst_adapter.source0/video_sys_0_mm_video_bridge_s0_agent.cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_burst_adapter.source0/video_sys_0_mm_video_bridge_s0_agent.cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_burst_adapter.source0/video_sys_0_mm_video_bridge_s0_agent.cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_burst_adapter.source0/video_sys_0_mm_video_bridge_s0_agent.cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_burst_adapter.source0/video_sys_0_mm_video_bridge_s0_agent.cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_burst_adapter.source0/video_sys_0_mm_video_bridge_s0_agent.cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_burst_adapter.source0/video_sys_0_mm_video_bridge_s0_agent.cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_burst_adapter.source0/video_sys_0_mm_video_bridge_s0_agent.cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_burst_adapter.source0/video_sys_0_mm_video_bridge_s0_agent.cp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {video_sys_0_mm_video_bridge_s0_burst_adapter.source0/video_sys_0_mm_video_bridge_s0_agent.cp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {video_sys_0_mm_video_bridge_s0_burst_adapter.source0/video_sys_0_mm_video_bridge_s0_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_002.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux.src1/cmd_mux_002.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_002.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_002.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src1/cmd_mux_002.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_002.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_002.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_002.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src1/cmd_mux_002.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src1/cmd_mux_002.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src1/cmd_mux_002.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_002.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src1/cmd_mux_002.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_002.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_002.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux.src1/cmd_mux_002.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux.src1/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux_001.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux_001.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux_001.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux_001.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux_001.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux_001.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux_001.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux_001.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux_001.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux_001.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux_001.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux_001.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux_001.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux_001.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux_001.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux_001.src0/cmd_mux_001.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src1} {cmd_mux_002.sink1} {avalon_streaming};set_connection_parameter_value {cmd_demux_001.src1/cmd_mux_002.sink1} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux_001.src1/cmd_mux_002.sink1} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux_001.src1/cmd_mux_002.sink1} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux_001.src1/cmd_mux_002.sink1} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux_001.src1/cmd_mux_002.sink1} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux_001.src1/cmd_mux_002.sink1} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux_001.src1/cmd_mux_002.sink1} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux_001.src1/cmd_mux_002.sink1} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src1/cmd_mux_002.sink1} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux_001.src1/cmd_mux_002.sink1} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux_001.src1/cmd_mux_002.sink1} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux_001.src1/cmd_mux_002.sink1} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux_001.src1/cmd_mux_002.sink1} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux_001.src1/cmd_mux_002.sink1} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux_001.src1/cmd_mux_002.sink1} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux_001.src1/cmd_mux_002.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux_001.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux_001.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux_001.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux_001.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux_001.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux_001.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux_001.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux_001.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux_001.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux_001.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux_001.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux_001.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux_001.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux_001.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux_001.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux_001.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink1} {avalon_streaming};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink1} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink1} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink1} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink1} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink1} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink1} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink1} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink1} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink1} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink1} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink1} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink1} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink1} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink1} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_002.src0/rsp_mux.sink1} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src1} {rsp_mux_001.sink1} {avalon_streaming};set_connection_parameter_value {rsp_demux_002.src1/rsp_mux_001.sink1} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_002.src1/rsp_mux_001.sink1} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_002.src1/rsp_mux_001.sink1} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_002.src1/rsp_mux_001.sink1} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_002.src1/rsp_mux_001.sink1} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_002.src1/rsp_mux_001.sink1} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_002.src1/rsp_mux_001.sink1} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_002.src1/rsp_mux_001.sink1} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_002.src1/rsp_mux_001.sink1} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_002.src1/rsp_mux_001.sink1} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_002.src1/rsp_mux_001.sink1} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_002.src1/rsp_mux_001.sink1} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_002.src1/rsp_mux_001.sink1} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_002.src1/rsp_mux_001.sink1} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_002.src1/rsp_mux_001.sink1} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_002.src1/rsp_mux_001.sink1} {qsys_mm.response};add_connection {video_sys_0_reset_reset_bridge.out_reset} {video_sys_0_mm_video_bridge_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {video_sys_0_reset_reset_bridge.out_reset} {video_sys_0_mm_video_bridge_s0_agent_rdata_fifo.clk_reset} {reset};add_connection {agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge.out_reset} {agilex_5_soc_lwhps2fpga_translator.clk_reset} {reset};add_connection {agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge.out_reset} {video_sys_0_mm_video_bridge_s0_translator.reset} {reset};add_connection {agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge.out_reset} {agilex_5_soc_lwhps2fpga_agent.clk_reset} {reset};add_connection {agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge.out_reset} {video_sys_0_mm_video_bridge_s0_agent.clk_reset} {reset};add_connection {agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge.out_reset} {video_sys_0_mm_video_bridge_s0_burst_adapter.cr0_reset} {reset};add_connection {agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {emif_bank3a_s0_axil_agent_reset_sink_reset_bridge.out_reset} {emif_bank3a_s0_axil_agent.reset_sink} {reset};add_connection {emif_bank3a_s0_axil_agent_reset_sink_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {emif_bank3a_s0_axil_agent_reset_sink_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {emif_bank3a_s0_axil_agent_reset_sink_reset_bridge.out_reset} {emif_bank3a_s0_axil_wr_burst_adapter.cr0_reset} {reset};add_connection {emif_bank3a_s0_axil_agent_reset_sink_reset_bridge.out_reset} {emif_bank3a_s0_axil_rd_burst_adapter.cr0_reset} {reset};add_connection {emif_bank3a_s0_axil_agent_reset_sink_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {emif_bank3a_s0_axil_agent_reset_sink_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {emif_bank3a_s0_axil_agent_reset_sink_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {emif_bank3a_s0_axil_agent_reset_sink_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {agilex_5_soc_lwhps2fpga_translator.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {video_sys_0_mm_video_bridge_s0_translator.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {agilex_5_soc_lwhps2fpga_agent.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {emif_bank3a_s0_axil_agent.clock_sink} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {video_sys_0_mm_video_bridge_s0_agent.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {video_sys_0_mm_video_bridge_s0_agent_rsp_fifo.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {video_sys_0_mm_video_bridge_s0_agent_rdata_fifo.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {emif_bank3a_s0_axil_wr_burst_adapter.cr0} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {emif_bank3a_s0_axil_rd_burst_adapter.cr0} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {video_sys_0_mm_video_bridge_s0_burst_adapter.cr0} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {video_sys_0_reset_reset_bridge.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {emif_bank3a_s0_axil_agent_reset_sink_reset_bridge.clk} {clock};add_interface {agilex_5_soc_lwhps2fpga} {axi4} {slave};set_interface_property {agilex_5_soc_lwhps2fpga} {EXPORT_OF} {agilex_5_soc_lwhps2fpga_translator.s0};add_interface {video_sys_0_mm_video_bridge_s0} {avalon} {master};set_interface_property {video_sys_0_mm_video_bridge_s0} {EXPORT_OF} {video_sys_0_mm_video_bridge_s0_translator.avalon_anti_slave_0};add_interface {emif_bank3a_s0_axil} {axi4lite} {master};set_interface_property {emif_bank3a_s0_axil} {EXPORT_OF} {emif_bank3a_s0_axil_agent.altera_axi_master};add_interface {video_sys_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {video_sys_0_reset_reset_bridge_in_reset} {EXPORT_OF} {video_sys_0_reset_reset_bridge.in_reset};add_interface {agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge_in_reset} {EXPORT_OF} {agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge.in_reset};add_interface {emif_bank3a_s0_axil_agent_reset_sink_reset_bridge_in_reset} {reset} {slave};set_interface_property {emif_bank3a_s0_axil_agent_reset_sink_reset_bridge_in_reset} {EXPORT_OF} {emif_bank3a_s0_axil_agent_reset_sink_reset_bridge.in_reset};add_interface {agilex_5_soc_h2f_user1_clk} {clock} {slave};set_interface_property {agilex_5_soc_h2f_user1_clk} {EXPORT_OF} {agilex_5_soc_h2f_user1_clk_clock_bridge.in_clk};set_module_assignment {interconnect_id.agilex_5_soc.lwhps2fpga} {0};set_module_assignment {interconnect_id.emif_bank3a.s0_axil} {0};set_module_assignment {interconnect_id.video_sys_0.mm_video_bridge_s0} {1};</value>
          </parameter>
          <parameter>
            <name>SYNC_RESET</name>
            <value>1</value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_mm_interconnect</className>
        <version>19.2.0</version>
        <name>mm_interconnect_3</name>
        <uniqueName>ghrd_hps_system_altera_mm_interconnect_1920_kayfv2q</uniqueName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.2</version>
            <end>mm_interconnect_3/agilex_5_soc_h2f_user1_clk</end>
            <start>agilex_5_soc/h2f_user1_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>23.2</version>
            <end>mm_interconnect_3/agilex_5_soc_lwhps2fpga</end>
            <start>agilex_5_soc/lwhps2fpga</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>23.2</version>
            <end>emif_bank3a/s0_axil</end>
            <start>mm_interconnect_3/emif_bank3a_s0_axil</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>23.2</version>
            <end>video_sys_0/mm_video_bridge_s0</end>
            <start>mm_interconnect_3/video_sys_0_mm_video_bridge_s0</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>mm_interconnect_3/agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge_in_reset</end>
            <start>rst_controller_004/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>mm_interconnect_3/video_sys_0_reset_reset_bridge_in_reset</end>
            <start>rst_controller_004/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>mm_interconnect_3/emif_bank3a_s0_axil_agent_reset_sink_reset_bridge_in_reset</end>
            <start>rst_controller_007/reset_out</start>
          </incidentConnection>
        </incidentConnections>
        <path>ghrd_hps_system.mm_interconnect_3</path>
      </instanceData>
      <children>
        <node>
          <instanceKey xsi:type="xs:string">agilex_5_soc_h2f_user1_clk_clock_bridge</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>DERIVED_CLOCK_RATE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_CLOCK_RATE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>NUM_CLOCK_OUTPUTS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_clock_bridge</className>
            <version>19.2.0</version>
            <name>agilex_5_soc_h2f_user1_clk_clock_bridge</name>
            <uniqueName>ghrd_hps_system_altera_clock_bridge_1920_lplpolq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/agilex_5_soc_lwhps2fpga_agent.clk</name>
                <end>agilex_5_soc_lwhps2fpga_agent/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/agilex_5_soc_lwhps2fpga_translator.clk</name>
                <end>agilex_5_soc_lwhps2fpga_translator/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge.clk</name>
                <end>agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/cmd_demux.clk</name>
                <end>cmd_demux/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/cmd_demux_001.clk</name>
                <end>cmd_demux_001/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/cmd_mux.clk</name>
                <end>cmd_mux/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/cmd_mux_001.clk</name>
                <end>cmd_mux_001/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/cmd_mux_002.clk</name>
                <end>cmd_mux_002/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/emif_bank3a_s0_axil_agent.clock_sink</name>
                <end>emif_bank3a_s0_axil_agent/clock_sink</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/emif_bank3a_s0_axil_agent_reset_sink_reset_bridge.clk</name>
                <end>emif_bank3a_s0_axil_agent_reset_sink_reset_bridge/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/emif_bank3a_s0_axil_rd_burst_adapter.cr0</name>
                <end>emif_bank3a_s0_axil_rd_burst_adapter/cr0</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/emif_bank3a_s0_axil_wr_burst_adapter.cr0</name>
                <end>emif_bank3a_s0_axil_wr_burst_adapter/cr0</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/router.clk</name>
                <end>router/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/router_001.clk</name>
                <end>router_001/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/router_002.clk</name>
                <end>router_002/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/router_003.clk</name>
                <end>router_003/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/router_004.clk</name>
                <end>router_004/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/rsp_demux.clk</name>
                <end>rsp_demux/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/rsp_demux_001.clk</name>
                <end>rsp_demux_001/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/rsp_demux_002.clk</name>
                <end>rsp_demux_002/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/rsp_mux.clk</name>
                <end>rsp_mux/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/rsp_mux_001.clk</name>
                <end>rsp_mux_001/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/video_sys_0_mm_video_bridge_s0_agent.clk</name>
                <end>video_sys_0_mm_video_bridge_s0_agent/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/video_sys_0_mm_video_bridge_s0_agent_rdata_fifo.clk</name>
                <end>video_sys_0_mm_video_bridge_s0_agent_rdata_fifo/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/video_sys_0_mm_video_bridge_s0_agent_rsp_fifo.clk</name>
                <end>video_sys_0_mm_video_bridge_s0_agent_rsp_fifo/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/video_sys_0_mm_video_bridge_s0_burst_adapter.cr0</name>
                <end>video_sys_0_mm_video_bridge_s0_burst_adapter/cr0</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/video_sys_0_mm_video_bridge_s0_translator.clk</name>
                <end>video_sys_0_mm_video_bridge_s0_translator/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/video_sys_0_reset_reset_bridge.clk</name>
                <end>video_sys_0_reset_reset_bridge/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_3.agilex_5_soc_h2f_user1_clk_clock_bridge</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">agilex_5_soc_lwhps2fpga_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACE_LITE_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ADDR_MAP</name>
                <value>&lt;?xml version="1.0" encoding="UTF-8"?&gt;
&lt;address_map&gt;
 &lt;slave
   id="0"
   name="emif_bank3a.s0_axil"
   start="0x0000000000000000"
   end="0x00000000008000000"
   responds="1"
   user_default="0" /&gt;
 &lt;slave
   id="1"
   name="video_sys_0_mm_video_bridge_s0_translator.avalon_universal_slave_0"
   start="0x0000000008000000"
   end="0x00000000009000000"
   responds="1"
   user_default="0" /&gt;
&lt;/address_map&gt;
</value>
              </parameter>
              <parameter>
                <name>ADDR_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ADDR_WIDTH</name>
                <value>29</value>
              </parameter>
              <parameter>
                <name>AXI_BURST_LENGTH_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AXI_LOCK_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AXI_VERSION</name>
                <value>AXI4</value>
              </parameter>
              <parameter>
                <name>DATA_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ID_WIDTH</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(127) domain(126:125) snoop(124:121) barrier(120:119) ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106:103) dest_id(102) src_id(101) qos(100:97) begin_burst(96) data_sideband(95) addr_sideband(94) burst_type(93:92) burst_size(91:89) burstwrap(88:82) byte_cnt(81:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_H</name>
                <value>94</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_L</name>
                <value>94</value>
              </parameter>
              <parameter>
                <name>PKT_BARRIER_H</name>
                <value>120</value>
              </parameter>
              <parameter>
                <name>PKT_BARRIER_L</name>
                <value>119</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>96</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>88</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>82</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>91</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>89</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_H</name>
                <value>93</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_L</name>
                <value>92</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>81</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>71</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_H</name>
                <value>113</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_L</name>
                <value>110</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_H</name>
                <value>95</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_L</name>
                <value>95</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>PKT_DOMAIN_H</name>
                <value>126</value>
              </parameter>
              <parameter>
                <name>PKT_DOMAIN_L</name>
                <value>125</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>118</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>116</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>109</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>107</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_H</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_L</name>
                <value>97</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>115</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>114</value>
              </parameter>
              <parameter>
                <name>PKT_SNOOP_H</name>
                <value>124</value>
              </parameter>
              <parameter>
                <name>PKT_SNOOP_L</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>101</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>101</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_H</name>
                <value>106</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_L</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>65</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_EXCLUSIVE</name>
                <value>70</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>69</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>66</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>68</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>67</value>
              </parameter>
              <parameter>
                <name>PKT_WUNIQUE</name>
                <value>127</value>
              </parameter>
              <parameter>
                <name>RDATA_WIDTH</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>READ_ISSUING_CAPABILITY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_ADDR_USER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>WDATA_WIDTH</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>WRITE_ISSUING_CAPABILITY</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_axi_master_ni</className>
            <version>19.4.1</version>
            <name>agilex_5_soc_lwhps2fpga_agent</name>
            <uniqueName>ghrd_hps_system_altera_merlin_axi_master_ni_1941_dfsyzvi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/agilex_5_soc_lwhps2fpga_agent.clk</name>
                <end>agilex_5_soc_lwhps2fpga_agent/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>agilex_5_soc_lwhps2fpga_agent.read_cp/router_001.sink</name>
                <end>router_001/sink</end>
                <start>agilex_5_soc_lwhps2fpga_agent/read_cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>agilex_5_soc_lwhps2fpga_agent.write_cp/router.sink</name>
                <end>router/sink</end>
                <start>agilex_5_soc_lwhps2fpga_agent/write_cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>23.2</version>
                <name>agilex_5_soc_lwhps2fpga_translator.m0/agilex_5_soc_lwhps2fpga_agent.altera_axi_slave</name>
                <end>agilex_5_soc_lwhps2fpga_agent/altera_axi_slave</end>
                <start>agilex_5_soc_lwhps2fpga_translator/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge.out_reset/agilex_5_soc_lwhps2fpga_agent.clk_reset</name>
                <end>agilex_5_soc_lwhps2fpga_agent/clk_reset</end>
                <start>agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_mux.src/agilex_5_soc_lwhps2fpga_agent.write_rp</name>
                <end>agilex_5_soc_lwhps2fpga_agent/write_rp</end>
                <start>rsp_mux/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_mux_001.src/agilex_5_soc_lwhps2fpga_agent.read_rp</name>
                <end>agilex_5_soc_lwhps2fpga_agent/read_rp</end>
                <start>rsp_mux_001/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_3.agilex_5_soc_lwhps2fpga_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">agilex_5_soc_lwhps2fpga_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACE_LITE_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>COMBINED_ACCEPTANCE_CAPABILITY</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>COMBINED_ISSUING_CAPABILITY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DATA_WIDTH</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>M0_ADDR_WIDTH</name>
                <value>29</value>
              </parameter>
              <parameter>
                <name>M0_AXI_VERSION</name>
                <value>AXI4</value>
              </parameter>
              <parameter>
                <name>M0_BURST_LENGTH_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>M0_ID_WIDTH</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>M0_LOCK_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>M0_READ_ADDR_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>M0_READ_DATA_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>M0_WRITE_ADDR_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>M0_WRITE_DATA_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>M0_WRITE_RESPONSE_DATA_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>READ_ACCEPTANCE_CAPABILITY</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>READ_DATA_REORDERING_DEPTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>READ_ISSUING_CAPABILITY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>S0_ADDR_WIDTH</name>
                <value>29</value>
              </parameter>
              <parameter>
                <name>S0_AXI_VERSION</name>
                <value>AXI4</value>
              </parameter>
              <parameter>
                <name>S0_BURST_LENGTH_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>S0_ID_WIDTH</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>S0_LOCK_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>S0_READ_ADDR_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>S0_READ_DATA_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>S0_WRITE_ADDR_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>S0_WRITE_DATA_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>S0_WRITE_RESPONSE_DATA_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARCACHE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARLOCK</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARPROT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARQOS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARREGION</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWCACHE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWLOCK</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWPROT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWQOS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWREGION</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_BRESP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_BUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_RRESP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_RUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_WLAST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_WUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARBURST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARCACHE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARLEN</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARLOCK</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARQOS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARREGION</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARSIZE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARUSER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWBURST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWCACHE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWLEN</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWLOCK</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWQOS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWREGION</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWSIZE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWUSER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_BID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_BRESP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_BUSER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_RID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_RLAST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_RRESP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_RUSER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_S0_WSTRB</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_WUSER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WRITE_ACCEPTANCE_CAPABILITY</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>WRITE_ISSUING_CAPABILITY</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_axi_translator</className>
            <version>19.2.1</version>
            <name>agilex_5_soc_lwhps2fpga_translator</name>
            <uniqueName>ghrd_hps_system_altera_merlin_axi_translator_1921_uetfduq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/agilex_5_soc_lwhps2fpga_translator.clk</name>
                <end>agilex_5_soc_lwhps2fpga_translator/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>23.2</version>
                <name>agilex_5_soc_lwhps2fpga_translator.m0/agilex_5_soc_lwhps2fpga_agent.altera_axi_slave</name>
                <end>agilex_5_soc_lwhps2fpga_agent/altera_axi_slave</end>
                <start>agilex_5_soc_lwhps2fpga_translator/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge.out_reset/agilex_5_soc_lwhps2fpga_translator.clk_reset</name>
                <end>agilex_5_soc_lwhps2fpga_translator/clk_reset</end>
                <start>agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_3.agilex_5_soc_lwhps2fpga_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACTIVE_LOW_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>NUM_RESET_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNCHRONOUS_EDGES</name>
                <value>deassert</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_reset_bridge</className>
            <version>19.2.0</version>
            <name>agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge</name>
            <uniqueName>ghrd_hps_system_altera_reset_bridge_1920_t4e2nri</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge.clk</name>
                <end>agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge.out_reset/agilex_5_soc_lwhps2fpga_agent.clk_reset</name>
                <end>agilex_5_soc_lwhps2fpga_agent/clk_reset</end>
                <start>agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge.out_reset/agilex_5_soc_lwhps2fpga_translator.clk_reset</name>
                <end>agilex_5_soc_lwhps2fpga_translator/clk_reset</end>
                <start>agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge.out_reset/cmd_demux.clk_reset</name>
                <end>cmd_demux/clk_reset</end>
                <start>agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge.out_reset/cmd_demux_001.clk_reset</name>
                <end>cmd_demux_001/clk_reset</end>
                <start>agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge.out_reset/cmd_mux_002.clk_reset</name>
                <end>cmd_mux_002/clk_reset</end>
                <start>agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge.out_reset/router.clk_reset</name>
                <end>router/clk_reset</end>
                <start>agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge.out_reset/router_001.clk_reset</name>
                <end>router_001/clk_reset</end>
                <start>agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge.out_reset/router_004.clk_reset</name>
                <end>router_004/clk_reset</end>
                <start>agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge.out_reset/rsp_demux_002.clk_reset</name>
                <end>rsp_demux_002/clk_reset</end>
                <start>agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge.out_reset/rsp_mux.clk_reset</name>
                <end>rsp_mux/clk_reset</end>
                <start>agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge.out_reset/rsp_mux_001.clk_reset</name>
                <end>rsp_mux_001/clk_reset</end>
                <start>agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge.out_reset/video_sys_0_mm_video_bridge_s0_agent.clk_reset</name>
                <end>video_sys_0_mm_video_bridge_s0_agent/clk_reset</end>
                <start>agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge.out_reset/video_sys_0_mm_video_bridge_s0_burst_adapter.cr0_reset</name>
                <end>video_sys_0_mm_video_bridge_s0_burst_adapter/cr0_reset</end>
                <start>agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge.out_reset/video_sys_0_mm_video_bridge_s0_translator.reset</name>
                <end>video_sys_0_mm_video_bridge_s0_translator/reset</end>
                <start>agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_3.agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_demux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(127) domain(126:125) snoop(124:121) barrier(120:119) ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106:103) dest_id(102) src_id(101) qos(100:97) begin_burst(96) data_sideband(95) addr_sideband(94) burst_type(93:92) burst_size(91:89) burstwrap(88:82) byte_cnt(81:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>19.2.1</version>
            <name>cmd_demux</name>
            <uniqueName>ghrd_hps_system_altera_merlin_demultiplexer_1921_jgl37ja</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/cmd_demux.clk</name>
                <end>cmd_demux/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge.out_reset/cmd_demux.clk_reset</name>
                <end>cmd_demux/clk_reset</end>
                <start>agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_demux.src0/cmd_mux.sink0</name>
                <end>cmd_mux/sink0</end>
                <start>cmd_demux/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_demux.src1/cmd_mux_002.sink0</name>
                <end>cmd_mux_002/sink0</end>
                <start>cmd_demux/src1</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>router.src/cmd_demux.sink</name>
                <end>cmd_demux/sink</end>
                <start>router/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_3.cmd_demux</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_demux_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(127) domain(126:125) snoop(124:121) barrier(120:119) ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106:103) dest_id(102) src_id(101) qos(100:97) begin_burst(96) data_sideband(95) addr_sideband(94) burst_type(93:92) burst_size(91:89) burstwrap(88:82) byte_cnt(81:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>19.2.1</version>
            <name>cmd_demux_001</name>
            <uniqueName>ghrd_hps_system_altera_merlin_demultiplexer_1921_jgl37ja</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/cmd_demux_001.clk</name>
                <end>cmd_demux_001/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge.out_reset/cmd_demux_001.clk_reset</name>
                <end>cmd_demux_001/clk_reset</end>
                <start>agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_demux_001.src0/cmd_mux_001.sink0</name>
                <end>cmd_mux_001/sink0</end>
                <start>cmd_demux_001/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_demux_001.src1/cmd_mux_002.sink1</name>
                <end>cmd_mux_002/sink1</end>
                <start>cmd_demux_001/src1</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>router_001.src/cmd_demux_001.sink</name>
                <end>cmd_demux_001/sink</end>
                <start>router_001/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_3.cmd_demux_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_mux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>round-robin</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(127) domain(126:125) snoop(124:121) barrier(120:119) ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106:103) dest_id(102) src_id(101) qos(100:97) begin_burst(96) data_sideband(95) addr_sideband(94) burst_type(93:92) burst_size(91:89) burstwrap(88:82) byte_cnt(81:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>69</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>19.2.1</version>
            <name>cmd_mux</name>
            <uniqueName>ghrd_hps_system_altera_merlin_multiplexer_1921_u23ciky</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/cmd_mux.clk</name>
                <end>cmd_mux/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_demux.src0/cmd_mux.sink0</name>
                <end>cmd_mux/sink0</end>
                <start>cmd_demux/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_mux.src/emif_bank3a_s0_axil_wr_burst_adapter.sink0</name>
                <end>emif_bank3a_s0_axil_wr_burst_adapter/sink0</end>
                <start>cmd_mux/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>emif_bank3a_s0_axil_agent_reset_sink_reset_bridge.out_reset/cmd_mux.clk_reset</name>
                <end>cmd_mux/clk_reset</end>
                <start>emif_bank3a_s0_axil_agent_reset_sink_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_3.cmd_mux</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_mux_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>round-robin</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(127) domain(126:125) snoop(124:121) barrier(120:119) ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106:103) dest_id(102) src_id(101) qos(100:97) begin_burst(96) data_sideband(95) addr_sideband(94) burst_type(93:92) burst_size(91:89) burstwrap(88:82) byte_cnt(81:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>69</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>19.2.1</version>
            <name>cmd_mux_001</name>
            <uniqueName>ghrd_hps_system_altera_merlin_multiplexer_1921_u23ciky</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/cmd_mux_001.clk</name>
                <end>cmd_mux_001/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_demux_001.src0/cmd_mux_001.sink0</name>
                <end>cmd_mux_001/sink0</end>
                <start>cmd_demux_001/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_mux_001.src/emif_bank3a_s0_axil_rd_burst_adapter.sink0</name>
                <end>emif_bank3a_s0_axil_rd_burst_adapter/sink0</end>
                <start>cmd_mux_001/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>emif_bank3a_s0_axil_agent_reset_sink_reset_bridge.out_reset/cmd_mux_001.clk_reset</name>
                <end>cmd_mux_001/clk_reset</end>
                <start>emif_bank3a_s0_axil_agent_reset_sink_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_3.cmd_mux_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_mux_002</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>round-robin</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1,1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(127) domain(126:125) snoop(124:121) barrier(120:119) ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106:103) dest_id(102) src_id(101) qos(100:97) begin_burst(96) data_sideband(95) addr_sideband(94) burst_type(93:92) burst_size(91:89) burstwrap(88:82) byte_cnt(81:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>69</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>19.2.1</version>
            <name>cmd_mux_002</name>
            <uniqueName>ghrd_hps_system_altera_merlin_multiplexer_1921_bkipwci</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/cmd_mux_002.clk</name>
                <end>cmd_mux_002/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge.out_reset/cmd_mux_002.clk_reset</name>
                <end>cmd_mux_002/clk_reset</end>
                <start>agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_demux.src1/cmd_mux_002.sink0</name>
                <end>cmd_mux_002/sink0</end>
                <start>cmd_demux/src1</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_demux_001.src1/cmd_mux_002.sink1</name>
                <end>cmd_mux_002/sink1</end>
                <start>cmd_demux_001/src1</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_mux_002.src/video_sys_0_mm_video_bridge_s0_burst_adapter.sink0</name>
                <end>video_sys_0_mm_video_bridge_s0_burst_adapter/sink0</end>
                <start>cmd_mux_002/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_3.cmd_mux_002</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">emif_bank3a_s0_axil_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACE_LITE_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ADDR_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ADDR_WIDTH</name>
                <value>27</value>
              </parameter>
              <parameter>
                <name>AXI_SLAVE_ID_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AXI_VERSION</name>
                <value>AXI4Lite</value>
              </parameter>
              <parameter>
                <name>DATA_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_OOO</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(127) domain(126:125) snoop(124:121) barrier(120:119) ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106:103) dest_id(102) src_id(101) qos(100:97) begin_burst(96) data_sideband(95) addr_sideband(94) burst_type(93:92) burst_size(91:89) burstwrap(88:82) byte_cnt(81:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>PASS_ID_TO_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_H</name>
                <value>94</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_L</name>
                <value>94</value>
              </parameter>
              <parameter>
                <name>PKT_BARRIER_H</name>
                <value>120</value>
              </parameter>
              <parameter>
                <name>PKT_BARRIER_L</name>
                <value>119</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>96</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>88</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>82</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>91</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>89</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_H</name>
                <value>93</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_L</name>
                <value>92</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>81</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>71</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_H</name>
                <value>113</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_L</name>
                <value>110</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_H</name>
                <value>95</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_L</name>
                <value>95</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>PKT_DOMAIN_H</name>
                <value>126</value>
              </parameter>
              <parameter>
                <name>PKT_DOMAIN_L</name>
                <value>125</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>118</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>116</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>109</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>107</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_H</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_L</name>
                <value>97</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>115</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>114</value>
              </parameter>
              <parameter>
                <name>PKT_SNOOP_H</name>
                <value>124</value>
              </parameter>
              <parameter>
                <name>PKT_SNOOP_L</name>
                <value>121</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>101</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>101</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_H</name>
                <value>106</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_L</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>65</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_EXCLUSIVE</name>
                <value>70</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>69</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>66</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>68</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>67</value>
              </parameter>
              <parameter>
                <name>PKT_WUNIQUE</name>
                <value>127</value>
              </parameter>
              <parameter>
                <name>RDATA_WIDTH</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>READ_ACCEPTANCE_CAPABILITY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_ADDR_USER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_DATA_USER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WDATA_WIDTH</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>WRITE_ACCEPTANCE_CAPABILITY</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_axi_slave_ni</className>
            <version>19.5.0</version>
            <name>emif_bank3a_s0_axil_agent</name>
            <uniqueName>ghrd_hps_system_altera_merlin_axi_slave_ni_1950_ur2l4ai</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/emif_bank3a_s0_axil_agent.clock_sink</name>
                <end>emif_bank3a_s0_axil_agent/clock_sink</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>emif_bank3a_s0_axil_agent.read_rp/router_003.sink</name>
                <end>router_003/sink</end>
                <start>emif_bank3a_s0_axil_agent/read_rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>emif_bank3a_s0_axil_agent.write_rp/router_002.sink</name>
                <end>router_002/sink</end>
                <start>emif_bank3a_s0_axil_agent/write_rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>emif_bank3a_s0_axil_agent_reset_sink_reset_bridge.out_reset/emif_bank3a_s0_axil_agent.reset_sink</name>
                <end>emif_bank3a_s0_axil_agent/reset_sink</end>
                <start>emif_bank3a_s0_axil_agent_reset_sink_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>emif_bank3a_s0_axil_rd_burst_adapter.source0/emif_bank3a_s0_axil_agent.read_cp</name>
                <end>emif_bank3a_s0_axil_agent/read_cp</end>
                <start>emif_bank3a_s0_axil_rd_burst_adapter/source0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>emif_bank3a_s0_axil_wr_burst_adapter.source0/emif_bank3a_s0_axil_agent.write_cp</name>
                <end>emif_bank3a_s0_axil_agent/write_cp</end>
                <start>emif_bank3a_s0_axil_wr_burst_adapter/source0</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_3.emif_bank3a_s0_axil_agent</path>
          </instanceData>
          <children>
            <node>
              <instanceKey xsi:type="xs:string">my_altera_avalon_sc_fifo_rd</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>BITS_PER_SYMBOL</name>
                    <value>129</value>
                  </parameter>
                  <parameter>
                    <name>CHANNEL_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>EMPTY_LATENCY</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>EMPTY_WIDTH</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>ERROR_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>EXPLICIT_MAXCHANNEL</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>FIFO_DEPTH</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYMBOLS_PER_BEAT</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYNC_RESET</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>USE_ALMOST_EMPTY_IF</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_ALMOST_FULL_IF</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_FILL_LEVEL</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_MEMORY_BLOCKS</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_PACKETS</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_STORE_FORWARD</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_merlin_axi_slave_ni_altera_avalon_sc_fifo</className>
                <version>19.5.0</version>
                <name>my_altera_avalon_sc_fifo_rd</name>
                <uniqueName>ghrd_hps_system_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1950_5fsv2ri</uniqueName>
                <nonce>0</nonce>
                <incidentConnections></incidentConnections>
                <path>ghrd_hps_system.mm_interconnect_3.emif_bank3a_s0_axil_agent.my_altera_avalon_sc_fifo_rd</path>
              </instanceData>
              <children>
                <node>
                  <instanceKey xsi:type="xs:string">my_altera_avalon_sc_fifo_rd</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>BITS_PER_SYMBOL</name>
                        <value>129</value>
                      </parameter>
                      <parameter>
                        <name>CHANNEL_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>EMPTY_LATENCY</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>EMPTY_WIDTH</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                        <value>false</value>
                      </parameter>
                      <parameter>
                        <name>ERROR_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>EXPLICIT_MAXCHANNEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>FIFO_DEPTH</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>SYMBOLS_PER_BEAT</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_ALMOST_EMPTY_IF</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_ALMOST_FULL_IF</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_FILL_LEVEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_MEMORY_BLOCKS</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_PACKETS</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_STORE_FORWARD</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_avalon_sc_fifo</className>
                    <version>19.3.1</version>
                    <name>my_altera_avalon_sc_fifo_rd</name>
                    <uniqueName>ghrd_hps_system_altera_avalon_sc_fifo_1931_vhmcgqy</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections></incidentConnections>
                    <path>ghrd_hps_system.mm_interconnect_3.emif_bank3a_s0_axil_agent.my_altera_avalon_sc_fifo_rd.my_altera_avalon_sc_fifo_rd</path>
                  </instanceData>
                  <children></children>
                </node>
              </children>
            </node>
            <node>
              <instanceKey xsi:type="xs:string">my_altera_avalon_sc_fifo_wr</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>BITS_PER_SYMBOL</name>
                    <value>129</value>
                  </parameter>
                  <parameter>
                    <name>CHANNEL_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>EMPTY_LATENCY</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>EMPTY_WIDTH</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>ERROR_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>EXPLICIT_MAXCHANNEL</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>FIFO_DEPTH</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYMBOLS_PER_BEAT</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYNC_RESET</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>USE_ALMOST_EMPTY_IF</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_ALMOST_FULL_IF</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_FILL_LEVEL</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_MEMORY_BLOCKS</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_PACKETS</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_STORE_FORWARD</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_merlin_axi_slave_ni_altera_avalon_sc_fifo</className>
                <version>19.5.0</version>
                <name>my_altera_avalon_sc_fifo_wr</name>
                <uniqueName>ghrd_hps_system_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1950_5fsv2ri</uniqueName>
                <nonce>0</nonce>
                <incidentConnections></incidentConnections>
                <path>ghrd_hps_system.mm_interconnect_3.emif_bank3a_s0_axil_agent.my_altera_avalon_sc_fifo_wr</path>
              </instanceData>
              <children>
                <node>
                  <instanceKey xsi:type="xs:string">my_altera_avalon_sc_fifo_wr</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>BITS_PER_SYMBOL</name>
                        <value>129</value>
                      </parameter>
                      <parameter>
                        <name>CHANNEL_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>EMPTY_LATENCY</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>EMPTY_WIDTH</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                        <value>false</value>
                      </parameter>
                      <parameter>
                        <name>ERROR_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>EXPLICIT_MAXCHANNEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>FIFO_DEPTH</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>SYMBOLS_PER_BEAT</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_ALMOST_EMPTY_IF</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_ALMOST_FULL_IF</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_FILL_LEVEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_MEMORY_BLOCKS</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_PACKETS</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_STORE_FORWARD</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_avalon_sc_fifo</className>
                    <version>19.3.1</version>
                    <name>my_altera_avalon_sc_fifo_wr</name>
                    <uniqueName>ghrd_hps_system_altera_avalon_sc_fifo_1931_vhmcgqy</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections></incidentConnections>
                    <path>ghrd_hps_system.mm_interconnect_3.emif_bank3a_s0_axil_agent.my_altera_avalon_sc_fifo_wr.my_altera_avalon_sc_fifo_wr</path>
                  </instanceData>
                  <children></children>
                </node>
              </children>
            </node>
          </children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">emif_bank3a_s0_axil_agent_reset_sink_reset_bridge</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACTIVE_LOW_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>NUM_RESET_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNCHRONOUS_EDGES</name>
                <value>deassert</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_reset_bridge</className>
            <version>19.2.0</version>
            <name>emif_bank3a_s0_axil_agent_reset_sink_reset_bridge</name>
            <uniqueName>ghrd_hps_system_altera_reset_bridge_1920_t4e2nri</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/emif_bank3a_s0_axil_agent_reset_sink_reset_bridge.clk</name>
                <end>emif_bank3a_s0_axil_agent_reset_sink_reset_bridge/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>emif_bank3a_s0_axil_agent_reset_sink_reset_bridge.out_reset/cmd_mux.clk_reset</name>
                <end>cmd_mux/clk_reset</end>
                <start>emif_bank3a_s0_axil_agent_reset_sink_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>emif_bank3a_s0_axil_agent_reset_sink_reset_bridge.out_reset/cmd_mux_001.clk_reset</name>
                <end>cmd_mux_001/clk_reset</end>
                <start>emif_bank3a_s0_axil_agent_reset_sink_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>emif_bank3a_s0_axil_agent_reset_sink_reset_bridge.out_reset/emif_bank3a_s0_axil_agent.reset_sink</name>
                <end>emif_bank3a_s0_axil_agent/reset_sink</end>
                <start>emif_bank3a_s0_axil_agent_reset_sink_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>emif_bank3a_s0_axil_agent_reset_sink_reset_bridge.out_reset/emif_bank3a_s0_axil_rd_burst_adapter.cr0_reset</name>
                <end>emif_bank3a_s0_axil_rd_burst_adapter/cr0_reset</end>
                <start>emif_bank3a_s0_axil_agent_reset_sink_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>emif_bank3a_s0_axil_agent_reset_sink_reset_bridge.out_reset/emif_bank3a_s0_axil_wr_burst_adapter.cr0_reset</name>
                <end>emif_bank3a_s0_axil_wr_burst_adapter/cr0_reset</end>
                <start>emif_bank3a_s0_axil_agent_reset_sink_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>emif_bank3a_s0_axil_agent_reset_sink_reset_bridge.out_reset/router_002.clk_reset</name>
                <end>router_002/clk_reset</end>
                <start>emif_bank3a_s0_axil_agent_reset_sink_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>emif_bank3a_s0_axil_agent_reset_sink_reset_bridge.out_reset/router_003.clk_reset</name>
                <end>router_003/clk_reset</end>
                <start>emif_bank3a_s0_axil_agent_reset_sink_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>emif_bank3a_s0_axil_agent_reset_sink_reset_bridge.out_reset/rsp_demux.clk_reset</name>
                <end>rsp_demux/clk_reset</end>
                <start>emif_bank3a_s0_axil_agent_reset_sink_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>emif_bank3a_s0_axil_agent_reset_sink_reset_bridge.out_reset/rsp_demux_001.clk_reset</name>
                <end>rsp_demux_001/clk_reset</end>
                <start>emif_bank3a_s0_axil_agent_reset_sink_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_3.emif_bank3a_s0_axil_agent_reset_sink_reset_bridge</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">emif_bank3a_s0_axil_rd_burst_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ADAPTER_VERSION</name>
                <value>13.1</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_CONST_MASK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_CONST_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>BYTEENABLE_SYNTHESIS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>COMPRESSED_READ_SUPPORT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>INCOMPLETE_WRAP_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_NARROW_SIZE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(127) domain(126:125) snoop(124:121) barrier(120:119) ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106:103) dest_id(102) src_id(101) qos(100:97) begin_burst(96) data_sideband(95) addr_sideband(94) burst_type(93:92) burst_size(91:89) burstwrap(88:82) byte_cnt(81:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NO_WRAP_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_BURSTWRAP_H</name>
                <value>88</value>
              </parameter>
              <parameter>
                <name>OUT_BYTE_CNT_H</name>
                <value>73</value>
              </parameter>
              <parameter>
                <name>OUT_COMPLETE_WRAP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_FIXED</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_NARROW_SIZE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PIPE_INPUTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>96</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>88</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>82</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>91</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>89</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_H</name>
                <value>93</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_L</name>
                <value>92</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>81</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>71</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>65</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>68</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>67</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_burst_adapter</className>
            <version>19.2.3</version>
            <name>emif_bank3a_s0_axil_rd_burst_adapter</name>
            <uniqueName>ghrd_hps_system_altera_merlin_burst_adapter_1923_2i7u5ry</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/emif_bank3a_s0_axil_rd_burst_adapter.cr0</name>
                <end>emif_bank3a_s0_axil_rd_burst_adapter/cr0</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_mux_001.src/emif_bank3a_s0_axil_rd_burst_adapter.sink0</name>
                <end>emif_bank3a_s0_axil_rd_burst_adapter/sink0</end>
                <start>cmd_mux_001/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>emif_bank3a_s0_axil_agent_reset_sink_reset_bridge.out_reset/emif_bank3a_s0_axil_rd_burst_adapter.cr0_reset</name>
                <end>emif_bank3a_s0_axil_rd_burst_adapter/cr0_reset</end>
                <start>emif_bank3a_s0_axil_agent_reset_sink_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>emif_bank3a_s0_axil_rd_burst_adapter.source0/emif_bank3a_s0_axil_agent.read_cp</name>
                <end>emif_bank3a_s0_axil_agent/read_cp</end>
                <start>emif_bank3a_s0_axil_rd_burst_adapter/source0</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_3.emif_bank3a_s0_axil_rd_burst_adapter</path>
          </instanceData>
          <children>
            <node>
              <instanceKey xsi:type="xs:string">my_altera_avalon_st_pipeline_stage</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>BITS_PER_SYMBOL</name>
                    <value>128</value>
                  </parameter>
                  <parameter>
                    <name>CHANNEL_WIDTH</name>
                    <value>3</value>
                  </parameter>
                  <parameter>
                    <name>EMPTY_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>ERROR_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>MAX_CHANNEL</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>PACKET_WIDTH</name>
                    <value>2</value>
                  </parameter>
                  <parameter>
                    <name>PIPELINE_READY</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYMBOLS_PER_BEAT</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYNC_RESET</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>USE_EMPTY</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_PACKETS</name>
                    <value>1</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage</className>
                <version>19.2.3</version>
                <name>my_altera_avalon_st_pipeline_stage</name>
                <uniqueName>ghrd_hps_system_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_hyig6gy</uniqueName>
                <nonce>0</nonce>
                <incidentConnections></incidentConnections>
                <path>ghrd_hps_system.mm_interconnect_3.emif_bank3a_s0_axil_rd_burst_adapter.my_altera_avalon_st_pipeline_stage</path>
              </instanceData>
              <children>
                <node>
                  <instanceKey xsi:type="xs:string">my_altera_avalon_st_pipeline_stage</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>BITS_PER_SYMBOL</name>
                        <value>128</value>
                      </parameter>
                      <parameter>
                        <name>CHANNEL_WIDTH</name>
                        <value>3</value>
                      </parameter>
                      <parameter>
                        <name>EMPTY_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>ERROR_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>MAX_CHANNEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>PACKET_WIDTH</name>
                        <value>2</value>
                      </parameter>
                      <parameter>
                        <name>PIPELINE_READY</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>SYMBOLS_PER_BEAT</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_EMPTY</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_PACKETS</name>
                        <value>1</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_avalon_st_pipeline_stage</className>
                    <version>19.3.0</version>
                    <name>my_altera_avalon_st_pipeline_stage</name>
                    <uniqueName>ghrd_hps_system_altera_avalon_st_pipeline_stage_1930_bv2ucky</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections></incidentConnections>
                    <path>ghrd_hps_system.mm_interconnect_3.emif_bank3a_s0_axil_rd_burst_adapter.my_altera_avalon_st_pipeline_stage.my_altera_avalon_st_pipeline_stage</path>
                  </instanceData>
                  <children></children>
                </node>
              </children>
            </node>
          </children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">emif_bank3a_s0_axil_wr_burst_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ADAPTER_VERSION</name>
                <value>13.1</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_CONST_MASK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_CONST_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>BYTEENABLE_SYNTHESIS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>COMPRESSED_READ_SUPPORT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>INCOMPLETE_WRAP_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_NARROW_SIZE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(127) domain(126:125) snoop(124:121) barrier(120:119) ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106:103) dest_id(102) src_id(101) qos(100:97) begin_burst(96) data_sideband(95) addr_sideband(94) burst_type(93:92) burst_size(91:89) burstwrap(88:82) byte_cnt(81:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NO_WRAP_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_BURSTWRAP_H</name>
                <value>88</value>
              </parameter>
              <parameter>
                <name>OUT_BYTE_CNT_H</name>
                <value>73</value>
              </parameter>
              <parameter>
                <name>OUT_COMPLETE_WRAP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_FIXED</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_NARROW_SIZE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PIPE_INPUTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>96</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>88</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>82</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>91</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>89</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_H</name>
                <value>93</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_L</name>
                <value>92</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>81</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>71</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>65</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>68</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>67</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_burst_adapter</className>
            <version>19.2.3</version>
            <name>emif_bank3a_s0_axil_wr_burst_adapter</name>
            <uniqueName>ghrd_hps_system_altera_merlin_burst_adapter_1923_2i7u5ry</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/emif_bank3a_s0_axil_wr_burst_adapter.cr0</name>
                <end>emif_bank3a_s0_axil_wr_burst_adapter/cr0</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_mux.src/emif_bank3a_s0_axil_wr_burst_adapter.sink0</name>
                <end>emif_bank3a_s0_axil_wr_burst_adapter/sink0</end>
                <start>cmd_mux/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>emif_bank3a_s0_axil_agent_reset_sink_reset_bridge.out_reset/emif_bank3a_s0_axil_wr_burst_adapter.cr0_reset</name>
                <end>emif_bank3a_s0_axil_wr_burst_adapter/cr0_reset</end>
                <start>emif_bank3a_s0_axil_agent_reset_sink_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>emif_bank3a_s0_axil_wr_burst_adapter.source0/emif_bank3a_s0_axil_agent.write_cp</name>
                <end>emif_bank3a_s0_axil_agent/write_cp</end>
                <start>emif_bank3a_s0_axil_wr_burst_adapter/source0</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_3.emif_bank3a_s0_axil_wr_burst_adapter</path>
          </instanceData>
          <children>
            <node>
              <instanceKey xsi:type="xs:string">my_altera_avalon_st_pipeline_stage</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>BITS_PER_SYMBOL</name>
                    <value>128</value>
                  </parameter>
                  <parameter>
                    <name>CHANNEL_WIDTH</name>
                    <value>3</value>
                  </parameter>
                  <parameter>
                    <name>EMPTY_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>ERROR_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>MAX_CHANNEL</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>PACKET_WIDTH</name>
                    <value>2</value>
                  </parameter>
                  <parameter>
                    <name>PIPELINE_READY</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYMBOLS_PER_BEAT</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYNC_RESET</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>USE_EMPTY</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_PACKETS</name>
                    <value>1</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage</className>
                <version>19.2.3</version>
                <name>my_altera_avalon_st_pipeline_stage</name>
                <uniqueName>ghrd_hps_system_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_hyig6gy</uniqueName>
                <nonce>0</nonce>
                <incidentConnections></incidentConnections>
                <path>ghrd_hps_system.mm_interconnect_3.emif_bank3a_s0_axil_wr_burst_adapter.my_altera_avalon_st_pipeline_stage</path>
              </instanceData>
              <children>
                <node>
                  <instanceKey xsi:type="xs:string">my_altera_avalon_st_pipeline_stage</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>BITS_PER_SYMBOL</name>
                        <value>128</value>
                      </parameter>
                      <parameter>
                        <name>CHANNEL_WIDTH</name>
                        <value>3</value>
                      </parameter>
                      <parameter>
                        <name>EMPTY_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>ERROR_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>MAX_CHANNEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>PACKET_WIDTH</name>
                        <value>2</value>
                      </parameter>
                      <parameter>
                        <name>PIPELINE_READY</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>SYMBOLS_PER_BEAT</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_EMPTY</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_PACKETS</name>
                        <value>1</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_avalon_st_pipeline_stage</className>
                    <version>19.3.0</version>
                    <name>my_altera_avalon_st_pipeline_stage</name>
                    <uniqueName>ghrd_hps_system_altera_avalon_st_pipeline_stage_1930_bv2ucky</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections></incidentConnections>
                    <path>ghrd_hps_system.mm_interconnect_3.emif_bank3a_s0_axil_wr_burst_adapter.my_altera_avalon_st_pipeline_stage.my_altera_avalon_st_pipeline_stage</path>
                  </instanceData>
                  <children></children>
                </node>
              </children>
            </node>
          </children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>01,10</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0,1</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x8000000,0x9000000</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(127) domain(126:125) snoop(124:121) barrier(120:119) ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106:103) dest_id(102) src_id(101) qos(100:97) begin_burst(96) data_sideband(95) addr_sideband(94) burst_type(93:92) burst_size(91:89) burstwrap(88:82) byte_cnt(81:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1,1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>109</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>107</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>68</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>67</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0,0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0,0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:01:0x0:0x8000000:write:1:0:0:1,1:10:0x8000000:0x9000000:both:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0,0x8000000</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>write,both</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>19.2.1</version>
            <name>router</name>
            <uniqueName>ghrd_hps_system_altera_merlin_router_1921_udgynca</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/router.clk</name>
                <end>router/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>agilex_5_soc_lwhps2fpga_agent.write_cp/router.sink</name>
                <end>router/sink</end>
                <start>agilex_5_soc_lwhps2fpga_agent/write_cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge.out_reset/router.clk_reset</name>
                <end>router/clk_reset</end>
                <start>agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>router.src/cmd_demux.sink</name>
                <end>cmd_demux/sink</end>
                <start>router/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_3.router</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>01,10</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0,1</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x8000000,0x9000000</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(127) domain(126:125) snoop(124:121) barrier(120:119) ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106:103) dest_id(102) src_id(101) qos(100:97) begin_burst(96) data_sideband(95) addr_sideband(94) burst_type(93:92) burst_size(91:89) burstwrap(88:82) byte_cnt(81:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1,1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>109</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>107</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>68</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>67</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0,0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0,0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:01:0x0:0x8000000:read:1:0:0:1,1:10:0x8000000:0x9000000:both:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0,0x8000000</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>read,both</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>19.2.1</version>
            <name>router_001</name>
            <uniqueName>ghrd_hps_system_altera_merlin_router_1921_yliojly</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/router_001.clk</name>
                <end>router_001/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>agilex_5_soc_lwhps2fpga_agent.read_cp/router_001.sink</name>
                <end>router_001/sink</end>
                <start>agilex_5_soc_lwhps2fpga_agent/read_cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge.out_reset/router_001.clk_reset</name>
                <end>router_001/clk_reset</end>
                <start>agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>router_001.src/cmd_demux_001.sink</name>
                <end>cmd_demux_001/sink</end>
                <start>router_001/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_3.router_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_002</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(127) domain(126:125) snoop(124:121) barrier(120:119) ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106:103) dest_id(102) src_id(101) qos(100:97) begin_burst(96) data_sideband(95) addr_sideband(94) burst_type(93:92) burst_size(91:89) burstwrap(88:82) byte_cnt(81:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>109</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>107</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>68</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>67</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:1:0x0:0x0:write:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>write</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>19.2.1</version>
            <name>router_002</name>
            <uniqueName>ghrd_hps_system_altera_merlin_router_1921_6qt3ktq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/router_002.clk</name>
                <end>router_002/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>emif_bank3a_s0_axil_agent.write_rp/router_002.sink</name>
                <end>router_002/sink</end>
                <start>emif_bank3a_s0_axil_agent/write_rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>emif_bank3a_s0_axil_agent_reset_sink_reset_bridge.out_reset/router_002.clk_reset</name>
                <end>router_002/clk_reset</end>
                <start>emif_bank3a_s0_axil_agent_reset_sink_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>router_002.src/rsp_demux.sink</name>
                <end>rsp_demux/sink</end>
                <start>router_002/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_3.router_002</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_003</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(127) domain(126:125) snoop(124:121) barrier(120:119) ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106:103) dest_id(102) src_id(101) qos(100:97) begin_burst(96) data_sideband(95) addr_sideband(94) burst_type(93:92) burst_size(91:89) burstwrap(88:82) byte_cnt(81:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>109</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>107</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>68</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>67</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:1:0x0:0x0:read:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>read</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>19.2.1</version>
            <name>router_003</name>
            <uniqueName>ghrd_hps_system_altera_merlin_router_1921_qnva33a</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/router_003.clk</name>
                <end>router_003/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>emif_bank3a_s0_axil_agent.read_rp/router_003.sink</name>
                <end>router_003/sink</end>
                <start>emif_bank3a_s0_axil_agent/read_rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>emif_bank3a_s0_axil_agent_reset_sink_reset_bridge.out_reset/router_003.clk_reset</name>
                <end>router_003/clk_reset</end>
                <start>emif_bank3a_s0_axil_agent_reset_sink_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>router_003.src/rsp_demux_001.sink</name>
                <end>rsp_demux_001/sink</end>
                <start>router_003/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_3.router_003</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_004</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>01,10</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0,0</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x0,0x0</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(127) domain(126:125) snoop(124:121) barrier(120:119) ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106:103) dest_id(102) src_id(101) qos(100:97) begin_burst(96) data_sideband(95) addr_sideband(94) burst_type(93:92) burst_size(91:89) burstwrap(88:82) byte_cnt(81:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1,1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>109</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>107</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>68</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>67</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0,0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0,0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:01:0x0:0x0:write:1:0:0:1,0:10:0x0:0x0:read:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0,0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>write,read</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>19.2.1</version>
            <name>router_004</name>
            <uniqueName>ghrd_hps_system_altera_merlin_router_1921_vuqzmiq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/router_004.clk</name>
                <end>router_004/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge.out_reset/router_004.clk_reset</name>
                <end>router_004/clk_reset</end>
                <start>agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>router_004.src/rsp_demux_002.sink</name>
                <end>rsp_demux_002/sink</end>
                <start>router_004/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>video_sys_0_mm_video_bridge_s0_agent.rp/router_004.sink</name>
                <end>router_004/sink</end>
                <start>video_sys_0_mm_video_bridge_s0_agent/rp</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_3.router_004</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_demux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(127) domain(126:125) snoop(124:121) barrier(120:119) ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106:103) dest_id(102) src_id(101) qos(100:97) begin_burst(96) data_sideband(95) addr_sideband(94) burst_type(93:92) burst_size(91:89) burstwrap(88:82) byte_cnt(81:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>19.2.1</version>
            <name>rsp_demux</name>
            <uniqueName>ghrd_hps_system_altera_merlin_demultiplexer_1921_xoz2pay</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/rsp_demux.clk</name>
                <end>rsp_demux/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>emif_bank3a_s0_axil_agent_reset_sink_reset_bridge.out_reset/rsp_demux.clk_reset</name>
                <end>rsp_demux/clk_reset</end>
                <start>emif_bank3a_s0_axil_agent_reset_sink_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>router_002.src/rsp_demux.sink</name>
                <end>rsp_demux/sink</end>
                <start>router_002/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_demux.src0/rsp_mux.sink0</name>
                <end>rsp_mux/sink0</end>
                <start>rsp_demux/src0</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_3.rsp_demux</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_demux_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(127) domain(126:125) snoop(124:121) barrier(120:119) ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106:103) dest_id(102) src_id(101) qos(100:97) begin_burst(96) data_sideband(95) addr_sideband(94) burst_type(93:92) burst_size(91:89) burstwrap(88:82) byte_cnt(81:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>19.2.1</version>
            <name>rsp_demux_001</name>
            <uniqueName>ghrd_hps_system_altera_merlin_demultiplexer_1921_xoz2pay</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/rsp_demux_001.clk</name>
                <end>rsp_demux_001/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>emif_bank3a_s0_axil_agent_reset_sink_reset_bridge.out_reset/rsp_demux_001.clk_reset</name>
                <end>rsp_demux_001/clk_reset</end>
                <start>emif_bank3a_s0_axil_agent_reset_sink_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>router_003.src/rsp_demux_001.sink</name>
                <end>rsp_demux_001/sink</end>
                <start>router_003/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_demux_001.src0/rsp_mux_001.sink0</name>
                <end>rsp_mux_001/sink0</end>
                <start>rsp_demux_001/src0</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_3.rsp_demux_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_demux_002</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(127) domain(126:125) snoop(124:121) barrier(120:119) ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106:103) dest_id(102) src_id(101) qos(100:97) begin_burst(96) data_sideband(95) addr_sideband(94) burst_type(93:92) burst_size(91:89) burstwrap(88:82) byte_cnt(81:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>19.2.1</version>
            <name>rsp_demux_002</name>
            <uniqueName>ghrd_hps_system_altera_merlin_demultiplexer_1921_jgl37ja</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/rsp_demux_002.clk</name>
                <end>rsp_demux_002/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge.out_reset/rsp_demux_002.clk_reset</name>
                <end>rsp_demux_002/clk_reset</end>
                <start>agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>router_004.src/rsp_demux_002.sink</name>
                <end>rsp_demux_002/sink</end>
                <start>router_004/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_demux_002.src0/rsp_mux.sink1</name>
                <end>rsp_mux/sink1</end>
                <start>rsp_demux_002/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_demux_002.src1/rsp_mux_001.sink1</name>
                <end>rsp_mux_001/sink1</end>
                <start>rsp_demux_002/src1</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_3.rsp_demux_002</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_mux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>no-arb</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1,1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(127) domain(126:125) snoop(124:121) barrier(120:119) ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106:103) dest_id(102) src_id(101) qos(100:97) begin_burst(96) data_sideband(95) addr_sideband(94) burst_type(93:92) burst_size(91:89) burstwrap(88:82) byte_cnt(81:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>69</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>19.2.1</version>
            <name>rsp_mux</name>
            <uniqueName>ghrd_hps_system_altera_merlin_multiplexer_1921_5d2i5jy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/rsp_mux.clk</name>
                <end>rsp_mux/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge.out_reset/rsp_mux.clk_reset</name>
                <end>rsp_mux/clk_reset</end>
                <start>agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_demux.src0/rsp_mux.sink0</name>
                <end>rsp_mux/sink0</end>
                <start>rsp_demux/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_demux_002.src0/rsp_mux.sink1</name>
                <end>rsp_mux/sink1</end>
                <start>rsp_demux_002/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_mux.src/agilex_5_soc_lwhps2fpga_agent.write_rp</name>
                <end>agilex_5_soc_lwhps2fpga_agent/write_rp</end>
                <start>rsp_mux/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_3.rsp_mux</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_mux_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>no-arb</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1,1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(127) domain(126:125) snoop(124:121) barrier(120:119) ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106:103) dest_id(102) src_id(101) qos(100:97) begin_burst(96) data_sideband(95) addr_sideband(94) burst_type(93:92) burst_size(91:89) burstwrap(88:82) byte_cnt(81:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>69</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>19.2.1</version>
            <name>rsp_mux_001</name>
            <uniqueName>ghrd_hps_system_altera_merlin_multiplexer_1921_5d2i5jy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/rsp_mux_001.clk</name>
                <end>rsp_mux_001/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge.out_reset/rsp_mux_001.clk_reset</name>
                <end>rsp_mux_001/clk_reset</end>
                <start>agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_demux_001.src0/rsp_mux_001.sink0</name>
                <end>rsp_mux_001/sink0</end>
                <start>rsp_demux_001/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_demux_002.src1/rsp_mux_001.sink1</name>
                <end>rsp_mux_001/sink1</end>
                <start>rsp_demux_002/src1</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_mux_001.src/agilex_5_soc_lwhps2fpga_agent.read_rp</name>
                <end>agilex_5_soc_lwhps2fpga_agent/read_rp</end>
                <start>rsp_mux_001/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_3.rsp_mux_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">video_sys_0_mm_video_bridge_s0_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AVS_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AVS_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ECC_ENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MAX_BURSTWRAP</name>
                <value>127</value>
              </parameter>
              <parameter>
                <name>MAX_BYTE_CNT</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(127) domain(126:125) snoop(124:121) barrier(120:119) ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106:103) dest_id(102) src_id(101) qos(100:97) begin_burst(96) data_sideband(95) addr_sideband(94) burst_type(93:92) burst_size(91:89) burstwrap(88:82) byte_cnt(81:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>96</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>88</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>82</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>91</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>89</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>81</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>71</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>118</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>116</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>109</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>107</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>115</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>114</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>101</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>101</value>
              </parameter>
              <parameter>
                <name>PKT_SYMBOL_W</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>65</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>69</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>66</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>68</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>67</value>
              </parameter>
              <parameter>
                <name>PREVENT_FIFO_OVERFLOW</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>SUPPRESS_0_BYTEEN_CMD</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_agent</className>
            <version>19.1</version>
            <name>video_sys_0_mm_video_bridge_s0_agent</name>
            <uniqueName>ghrd_hps_system_altera_merlin_slave_agent_191_ncfkfri</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/video_sys_0_mm_video_bridge_s0_agent.clk</name>
                <end>video_sys_0_mm_video_bridge_s0_agent/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge.out_reset/video_sys_0_mm_video_bridge_s0_agent.clk_reset</name>
                <end>video_sys_0_mm_video_bridge_s0_agent/clk_reset</end>
                <start>agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>23.2</version>
                <name>video_sys_0_mm_video_bridge_s0_agent.m0/video_sys_0_mm_video_bridge_s0_translator.avalon_universal_slave_0</name>
                <end>video_sys_0_mm_video_bridge_s0_translator/avalon_universal_slave_0</end>
                <start>video_sys_0_mm_video_bridge_s0_agent/m0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>video_sys_0_mm_video_bridge_s0_agent.rdata_fifo_src/video_sys_0_mm_video_bridge_s0_agent_rdata_fifo.in</name>
                <end>video_sys_0_mm_video_bridge_s0_agent_rdata_fifo/in</end>
                <start>video_sys_0_mm_video_bridge_s0_agent/rdata_fifo_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>video_sys_0_mm_video_bridge_s0_agent.rf_source/video_sys_0_mm_video_bridge_s0_agent_rsp_fifo.in</name>
                <end>video_sys_0_mm_video_bridge_s0_agent_rsp_fifo/in</end>
                <start>video_sys_0_mm_video_bridge_s0_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>video_sys_0_mm_video_bridge_s0_agent.rp/router_004.sink</name>
                <end>router_004/sink</end>
                <start>video_sys_0_mm_video_bridge_s0_agent/rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>video_sys_0_mm_video_bridge_s0_agent_rdata_fifo.out/video_sys_0_mm_video_bridge_s0_agent.rdata_fifo_sink</name>
                <end>video_sys_0_mm_video_bridge_s0_agent/rdata_fifo_sink</end>
                <start>video_sys_0_mm_video_bridge_s0_agent_rdata_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>video_sys_0_mm_video_bridge_s0_agent_rsp_fifo.out/video_sys_0_mm_video_bridge_s0_agent.rf_sink</name>
                <end>video_sys_0_mm_video_bridge_s0_agent/rf_sink</end>
                <start>video_sys_0_mm_video_bridge_s0_agent_rsp_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>video_sys_0_mm_video_bridge_s0_burst_adapter.source0/video_sys_0_mm_video_bridge_s0_agent.cp</name>
                <end>video_sys_0_mm_video_bridge_s0_agent/cp</end>
                <start>video_sys_0_mm_video_bridge_s0_burst_adapter/source0</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_3.video_sys_0_mm_video_bridge_s0_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">video_sys_0_mm_video_bridge_s0_agent_rdata_fifo</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>34</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_LATENCY</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_MAXCHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>FIFO_DEPTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_EMPTY_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_FULL_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_FILL_LEVEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_STORE_FORWARD</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_sc_fifo</className>
            <version>19.3.1</version>
            <name>video_sys_0_mm_video_bridge_s0_agent_rdata_fifo</name>
            <uniqueName>ghrd_hps_system_altera_avalon_sc_fifo_1931_vhmcgqy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/video_sys_0_mm_video_bridge_s0_agent_rdata_fifo.clk</name>
                <end>video_sys_0_mm_video_bridge_s0_agent_rdata_fifo/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>video_sys_0_mm_video_bridge_s0_agent.rdata_fifo_src/video_sys_0_mm_video_bridge_s0_agent_rdata_fifo.in</name>
                <end>video_sys_0_mm_video_bridge_s0_agent_rdata_fifo/in</end>
                <start>video_sys_0_mm_video_bridge_s0_agent/rdata_fifo_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>video_sys_0_mm_video_bridge_s0_agent_rdata_fifo.out/video_sys_0_mm_video_bridge_s0_agent.rdata_fifo_sink</name>
                <end>video_sys_0_mm_video_bridge_s0_agent/rdata_fifo_sink</end>
                <start>video_sys_0_mm_video_bridge_s0_agent_rdata_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>video_sys_0_reset_reset_bridge.out_reset/video_sys_0_mm_video_bridge_s0_agent_rdata_fifo.clk_reset</name>
                <end>video_sys_0_mm_video_bridge_s0_agent_rdata_fifo/clk_reset</end>
                <start>video_sys_0_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_3.video_sys_0_mm_video_bridge_s0_agent_rdata_fifo</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">video_sys_0_mm_video_bridge_s0_agent_rsp_fifo</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>BITS_PER_SYMBOL</name>
                <value>129</value>
              </parameter>
              <parameter>
                <name>CHANNEL_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EMPTY_LATENCY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>EMPTY_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>ERROR_WIDTH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_MAXCHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>FIFO_DEPTH</name>
                <value>5</value>
              </parameter>
              <parameter>
                <name>SYMBOLS_PER_BEAT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_EMPTY_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ALMOST_FULL_IF</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_FILL_LEVEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_PACKETS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_STORE_FORWARD</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_avalon_sc_fifo</className>
            <version>19.3.1</version>
            <name>video_sys_0_mm_video_bridge_s0_agent_rsp_fifo</name>
            <uniqueName>ghrd_hps_system_altera_avalon_sc_fifo_1931_vhmcgqy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/video_sys_0_mm_video_bridge_s0_agent_rsp_fifo.clk</name>
                <end>video_sys_0_mm_video_bridge_s0_agent_rsp_fifo/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>video_sys_0_mm_video_bridge_s0_agent.rf_source/video_sys_0_mm_video_bridge_s0_agent_rsp_fifo.in</name>
                <end>video_sys_0_mm_video_bridge_s0_agent_rsp_fifo/in</end>
                <start>video_sys_0_mm_video_bridge_s0_agent/rf_source</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>video_sys_0_mm_video_bridge_s0_agent_rsp_fifo.out/video_sys_0_mm_video_bridge_s0_agent.rf_sink</name>
                <end>video_sys_0_mm_video_bridge_s0_agent/rf_sink</end>
                <start>video_sys_0_mm_video_bridge_s0_agent_rsp_fifo/out</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>video_sys_0_reset_reset_bridge.out_reset/video_sys_0_mm_video_bridge_s0_agent_rsp_fifo.clk_reset</name>
                <end>video_sys_0_mm_video_bridge_s0_agent_rsp_fifo/clk_reset</end>
                <start>video_sys_0_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_3.video_sys_0_mm_video_bridge_s0_agent_rsp_fifo</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">video_sys_0_mm_video_bridge_s0_burst_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ADAPTER_VERSION</name>
                <value>13.1</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_CONST_MASK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_CONST_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>BYTEENABLE_SYNTHESIS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>COMPRESSED_READ_SUPPORT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>INCOMPLETE_WRAP_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_NARROW_SIZE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(127) domain(126:125) snoop(124:121) barrier(120:119) ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106:103) dest_id(102) src_id(101) qos(100:97) begin_burst(96) data_sideband(95) addr_sideband(94) burst_type(93:92) burst_size(91:89) burstwrap(88:82) byte_cnt(81:71) trans_exclusive(70) trans_lock(69) trans_read(68) trans_write(67) trans_posted(66) trans_compressed_read(65) addr(64:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NO_WRAP_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_BURSTWRAP_H</name>
                <value>88</value>
              </parameter>
              <parameter>
                <name>OUT_BYTE_CNT_H</name>
                <value>73</value>
              </parameter>
              <parameter>
                <name>OUT_COMPLETE_WRAP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_FIXED</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_NARROW_SIZE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PIPE_INPUTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>96</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>88</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>82</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>91</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>89</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_H</name>
                <value>93</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_L</name>
                <value>92</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>81</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>71</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>65</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>68</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>67</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>128</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_burst_adapter</className>
            <version>19.2.3</version>
            <name>video_sys_0_mm_video_bridge_s0_burst_adapter</name>
            <uniqueName>ghrd_hps_system_altera_merlin_burst_adapter_1923_2i7u5ry</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/video_sys_0_mm_video_bridge_s0_burst_adapter.cr0</name>
                <end>video_sys_0_mm_video_bridge_s0_burst_adapter/cr0</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge.out_reset/video_sys_0_mm_video_bridge_s0_burst_adapter.cr0_reset</name>
                <end>video_sys_0_mm_video_bridge_s0_burst_adapter/cr0_reset</end>
                <start>agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_mux_002.src/video_sys_0_mm_video_bridge_s0_burst_adapter.sink0</name>
                <end>video_sys_0_mm_video_bridge_s0_burst_adapter/sink0</end>
                <start>cmd_mux_002/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>video_sys_0_mm_video_bridge_s0_burst_adapter.source0/video_sys_0_mm_video_bridge_s0_agent.cp</name>
                <end>video_sys_0_mm_video_bridge_s0_agent/cp</end>
                <start>video_sys_0_mm_video_bridge_s0_burst_adapter/source0</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_3.video_sys_0_mm_video_bridge_s0_burst_adapter</path>
          </instanceData>
          <children>
            <node>
              <instanceKey xsi:type="xs:string">my_altera_avalon_st_pipeline_stage</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>BITS_PER_SYMBOL</name>
                    <value>128</value>
                  </parameter>
                  <parameter>
                    <name>CHANNEL_WIDTH</name>
                    <value>3</value>
                  </parameter>
                  <parameter>
                    <name>EMPTY_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>ERROR_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>MAX_CHANNEL</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>PACKET_WIDTH</name>
                    <value>2</value>
                  </parameter>
                  <parameter>
                    <name>PIPELINE_READY</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYMBOLS_PER_BEAT</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYNC_RESET</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>USE_EMPTY</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_PACKETS</name>
                    <value>1</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage</className>
                <version>19.2.3</version>
                <name>my_altera_avalon_st_pipeline_stage</name>
                <uniqueName>ghrd_hps_system_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_hyig6gy</uniqueName>
                <nonce>0</nonce>
                <incidentConnections></incidentConnections>
                <path>ghrd_hps_system.mm_interconnect_3.video_sys_0_mm_video_bridge_s0_burst_adapter.my_altera_avalon_st_pipeline_stage</path>
              </instanceData>
              <children>
                <node>
                  <instanceKey xsi:type="xs:string">my_altera_avalon_st_pipeline_stage</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>BITS_PER_SYMBOL</name>
                        <value>128</value>
                      </parameter>
                      <parameter>
                        <name>CHANNEL_WIDTH</name>
                        <value>3</value>
                      </parameter>
                      <parameter>
                        <name>EMPTY_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>ERROR_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>MAX_CHANNEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>PACKET_WIDTH</name>
                        <value>2</value>
                      </parameter>
                      <parameter>
                        <name>PIPELINE_READY</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>SYMBOLS_PER_BEAT</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_EMPTY</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_PACKETS</name>
                        <value>1</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_avalon_st_pipeline_stage</className>
                    <version>19.3.0</version>
                    <name>my_altera_avalon_st_pipeline_stage</name>
                    <uniqueName>ghrd_hps_system_altera_avalon_st_pipeline_stage_1930_bv2ucky</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections></incidentConnections>
                    <path>ghrd_hps_system.mm_interconnect_3.video_sys_0_mm_video_bridge_s0_burst_adapter.my_altera_avalon_st_pipeline_stage.my_altera_avalon_st_pipeline_stage</path>
                  </instanceData>
                  <children></children>
                </node>
              </children>
            </node>
          </children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">video_sys_0_mm_video_bridge_s0_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>24</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_WRITE_TRANSACTIONS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_TIMING_UNITS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT_CYCLES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CHIPSELECT_THROUGH_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>CLOCK_RATE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>29</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>UAV_BYTEENABLE_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_DATA_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_AV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUTPUTENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_UAV_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITEBYTEENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WAITREQUEST_ALLOWANCE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_slave_translator</className>
            <version>19.1</version>
            <name>video_sys_0_mm_video_bridge_s0_translator</name>
            <uniqueName>ghrd_hps_system_altera_merlin_slave_translator_191_x56fcki</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/video_sys_0_mm_video_bridge_s0_translator.clk</name>
                <end>video_sys_0_mm_video_bridge_s0_translator/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge.out_reset/video_sys_0_mm_video_bridge_s0_translator.reset</name>
                <end>video_sys_0_mm_video_bridge_s0_translator/reset</end>
                <start>agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>23.2</version>
                <name>video_sys_0_mm_video_bridge_s0_agent.m0/video_sys_0_mm_video_bridge_s0_translator.avalon_universal_slave_0</name>
                <end>video_sys_0_mm_video_bridge_s0_translator/avalon_universal_slave_0</end>
                <start>video_sys_0_mm_video_bridge_s0_agent/m0</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_3.video_sys_0_mm_video_bridge_s0_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">video_sys_0_reset_reset_bridge</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACTIVE_LOW_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>NUM_RESET_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNCHRONOUS_EDGES</name>
                <value>deassert</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_reset_bridge</className>
            <version>19.2.0</version>
            <name>video_sys_0_reset_reset_bridge</name>
            <uniqueName>ghrd_hps_system_altera_reset_bridge_1920_t4e2nri</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/video_sys_0_reset_reset_bridge.clk</name>
                <end>video_sys_0_reset_reset_bridge/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>video_sys_0_reset_reset_bridge.out_reset/video_sys_0_mm_video_bridge_s0_agent_rdata_fifo.clk_reset</name>
                <end>video_sys_0_mm_video_bridge_s0_agent_rdata_fifo/clk_reset</end>
                <start>video_sys_0_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>video_sys_0_reset_reset_bridge.out_reset/video_sys_0_mm_video_bridge_s0_agent_rsp_fifo.clk_reset</name>
                <end>video_sys_0_mm_video_bridge_s0_agent_rsp_fifo/clk_reset</end>
                <start>video_sys_0_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_3.video_sys_0_reset_reset_bridge</path>
          </instanceData>
          <children></children>
        </node>
      </children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">mm_interconnect_4</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>COMPOSE_CONTENTS</name>
            <value>add_instance {bank3a_emif_master_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {bank3a_emif_master_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {bank3a_emif_master_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {bank3a_emif_master_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {bank3a_emif_master_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {bank3a_emif_master_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {bank3a_emif_master_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {bank3a_emif_master_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {bank3a_emif_master_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {bank3a_emif_master_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {bank3a_emif_master_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {bank3a_emif_master_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {bank3a_emif_master_master_translator} {USE_READDATA} {1};set_instance_parameter_value {bank3a_emif_master_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {bank3a_emif_master_master_translator} {USE_READ} {1};set_instance_parameter_value {bank3a_emif_master_master_translator} {USE_WRITE} {1};set_instance_parameter_value {bank3a_emif_master_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {bank3a_emif_master_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {bank3a_emif_master_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {bank3a_emif_master_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {bank3a_emif_master_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {bank3a_emif_master_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {bank3a_emif_master_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {bank3a_emif_master_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {bank3a_emif_master_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {bank3a_emif_master_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {bank3a_emif_master_master_translator} {USE_LOCK} {0};set_instance_parameter_value {bank3a_emif_master_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {bank3a_emif_master_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {bank3a_emif_master_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {bank3a_emif_master_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {bank3a_emif_master_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {bank3a_emif_master_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {bank3a_emif_master_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {bank3a_emif_master_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {bank3a_emif_master_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {bank3a_emif_master_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {bank3a_emif_master_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {bank3a_emif_master_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {bank3a_emif_master_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {bank3a_emif_master_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {bank3a_emif_master_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {bank3a_emif_master_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {bank3a_emif_master_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {bank3a_emif_master_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {bank3a_emif_master_master_translator} {SYNC_RESET} {1};set_instance_parameter_value {bank3a_emif_master_master_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {bank3a_emif_master_master_translator} {USE_OUTPUTENABLE} {0};add_instance {emif_bank3a_s0_axi4_translator} {altera_merlin_axi_translator};set_instance_parameter_value {emif_bank3a_s0_axi4_translator} {USE_S0_AWID} {1};set_instance_parameter_value {emif_bank3a_s0_axi4_translator} {USE_S0_AWREGION} {1};set_instance_parameter_value {emif_bank3a_s0_axi4_translator} {USE_M0_AWREGION} {0};set_instance_parameter_value {emif_bank3a_s0_axi4_translator} {USE_S0_AWLEN} {1};set_instance_parameter_value {emif_bank3a_s0_axi4_translator} {USE_S0_AWSIZE} {1};set_instance_parameter_value {emif_bank3a_s0_axi4_translator} {USE_S0_AWBURST} {1};set_instance_parameter_value {emif_bank3a_s0_axi4_translator} {USE_S0_AWLOCK} {1};set_instance_parameter_value {emif_bank3a_s0_axi4_translator} {USE_M0_AWLOCK} {1};set_instance_parameter_value {emif_bank3a_s0_axi4_translator} {USE_S0_AWCACHE} {1};set_instance_parameter_value {emif_bank3a_s0_axi4_translator} {USE_M0_AWCACHE} {0};set_instance_parameter_value {emif_bank3a_s0_axi4_translator} {USE_M0_AWPROT} {1};set_instance_parameter_value {emif_bank3a_s0_axi4_translator} {USE_S0_AWQOS} {1};set_instance_parameter_value {emif_bank3a_s0_axi4_translator} {USE_M0_AWQOS} {1};set_instance_parameter_value {emif_bank3a_s0_axi4_translator} {USE_S0_WSTRB} {1};set_instance_parameter_value {emif_bank3a_s0_axi4_translator} {USE_M0_WLAST} {1};set_instance_parameter_value {emif_bank3a_s0_axi4_translator} {USE_S0_BID} {1};set_instance_parameter_value {emif_bank3a_s0_axi4_translator} {USE_S0_BRESP} {1};set_instance_parameter_value {emif_bank3a_s0_axi4_translator} {USE_M0_BRESP} {1};set_instance_parameter_value {emif_bank3a_s0_axi4_translator} {USE_S0_ARID} {1};set_instance_parameter_value {emif_bank3a_s0_axi4_translator} {USE_S0_ARREGION} {1};set_instance_parameter_value {emif_bank3a_s0_axi4_translator} {USE_M0_ARREGION} {0};set_instance_parameter_value {emif_bank3a_s0_axi4_translator} {USE_S0_ARLEN} {1};set_instance_parameter_value {emif_bank3a_s0_axi4_translator} {USE_S0_ARSIZE} {1};set_instance_parameter_value {emif_bank3a_s0_axi4_translator} {USE_S0_ARBURST} {1};set_instance_parameter_value {emif_bank3a_s0_axi4_translator} {USE_S0_ARLOCK} {1};set_instance_parameter_value {emif_bank3a_s0_axi4_translator} {USE_M0_ARLOCK} {1};set_instance_parameter_value {emif_bank3a_s0_axi4_translator} {USE_M0_ARCACHE} {0};set_instance_parameter_value {emif_bank3a_s0_axi4_translator} {USE_M0_ARQOS} {1};set_instance_parameter_value {emif_bank3a_s0_axi4_translator} {USE_M0_ARPROT} {1};set_instance_parameter_value {emif_bank3a_s0_axi4_translator} {USE_S0_ARCACHE} {1};set_instance_parameter_value {emif_bank3a_s0_axi4_translator} {USE_S0_ARQOS} {1};set_instance_parameter_value {emif_bank3a_s0_axi4_translator} {USE_S0_RID} {1};set_instance_parameter_value {emif_bank3a_s0_axi4_translator} {USE_S0_RRESP} {1};set_instance_parameter_value {emif_bank3a_s0_axi4_translator} {USE_M0_RRESP} {1};set_instance_parameter_value {emif_bank3a_s0_axi4_translator} {USE_S0_RLAST} {1};set_instance_parameter_value {emif_bank3a_s0_axi4_translator} {M0_ID_WIDTH} {7};set_instance_parameter_value {emif_bank3a_s0_axi4_translator} {DATA_WIDTH} {256};set_instance_parameter_value {emif_bank3a_s0_axi4_translator} {S0_ID_WIDTH} {1};set_instance_parameter_value {emif_bank3a_s0_axi4_translator} {M0_ADDR_WIDTH} {32};set_instance_parameter_value {emif_bank3a_s0_axi4_translator} {S0_WRITE_ADDR_USER_WIDTH} {14};set_instance_parameter_value {emif_bank3a_s0_axi4_translator} {S0_READ_ADDR_USER_WIDTH} {14};set_instance_parameter_value {emif_bank3a_s0_axi4_translator} {M0_WRITE_ADDR_USER_WIDTH} {14};set_instance_parameter_value {emif_bank3a_s0_axi4_translator} {M0_READ_ADDR_USER_WIDTH} {14};set_instance_parameter_value {emif_bank3a_s0_axi4_translator} {S0_WRITE_DATA_USER_WIDTH} {64};set_instance_parameter_value {emif_bank3a_s0_axi4_translator} {S0_WRITE_RESPONSE_DATA_USER_WIDTH} {64};set_instance_parameter_value {emif_bank3a_s0_axi4_translator} {S0_READ_DATA_USER_WIDTH} {64};set_instance_parameter_value {emif_bank3a_s0_axi4_translator} {M0_WRITE_DATA_USER_WIDTH} {64};set_instance_parameter_value {emif_bank3a_s0_axi4_translator} {M0_WRITE_RESPONSE_DATA_USER_WIDTH} {1};set_instance_parameter_value {emif_bank3a_s0_axi4_translator} {M0_READ_DATA_USER_WIDTH} {64};set_instance_parameter_value {emif_bank3a_s0_axi4_translator} {S0_ADDR_WIDTH} {32};set_instance_parameter_value {emif_bank3a_s0_axi4_translator} {USE_S0_AWUSER} {1};set_instance_parameter_value {emif_bank3a_s0_axi4_translator} {USE_S0_ARUSER} {1};set_instance_parameter_value {emif_bank3a_s0_axi4_translator} {USE_S0_WUSER} {1};set_instance_parameter_value {emif_bank3a_s0_axi4_translator} {USE_S0_RUSER} {1};set_instance_parameter_value {emif_bank3a_s0_axi4_translator} {USE_S0_BUSER} {1};set_instance_parameter_value {emif_bank3a_s0_axi4_translator} {USE_M0_AWUSER} {1};set_instance_parameter_value {emif_bank3a_s0_axi4_translator} {USE_M0_ARUSER} {1};set_instance_parameter_value {emif_bank3a_s0_axi4_translator} {USE_M0_WUSER} {1};set_instance_parameter_value {emif_bank3a_s0_axi4_translator} {USE_M0_RUSER} {1};set_instance_parameter_value {emif_bank3a_s0_axi4_translator} {USE_M0_BUSER} {0};set_instance_parameter_value {emif_bank3a_s0_axi4_translator} {M0_AXI_VERSION} {AXI4};set_instance_parameter_value {emif_bank3a_s0_axi4_translator} {S0_AXI_VERSION} {AXI4};set_instance_parameter_value {emif_bank3a_s0_axi4_translator} {WRITE_ISSUING_CAPABILITY} {16};set_instance_parameter_value {emif_bank3a_s0_axi4_translator} {READ_ISSUING_CAPABILITY} {16};set_instance_parameter_value {emif_bank3a_s0_axi4_translator} {COMBINED_ISSUING_CAPABILITY} {16};set_instance_parameter_value {emif_bank3a_s0_axi4_translator} {WRITE_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {emif_bank3a_s0_axi4_translator} {READ_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {emif_bank3a_s0_axi4_translator} {COMBINED_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {emif_bank3a_s0_axi4_translator} {READ_DATA_REORDERING_DEPTH} {1};set_instance_parameter_value {emif_bank3a_s0_axi4_translator} {ACE_LITE_SUPPORT} {0};set_instance_parameter_value {emif_bank3a_s0_axi4_translator} {SYNC_RESET} {1};add_instance {bank3a_emif_master_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {bank3a_emif_master_master_agent} {PKT_WUNIQUE} {209};set_instance_parameter_value {bank3a_emif_master_master_agent} {PKT_DOMAIN_H} {208};set_instance_parameter_value {bank3a_emif_master_master_agent} {PKT_DOMAIN_L} {207};set_instance_parameter_value {bank3a_emif_master_master_agent} {PKT_SNOOP_H} {206};set_instance_parameter_value {bank3a_emif_master_master_agent} {PKT_SNOOP_L} {203};set_instance_parameter_value {bank3a_emif_master_master_agent} {PKT_BARRIER_H} {202};set_instance_parameter_value {bank3a_emif_master_master_agent} {PKT_BARRIER_L} {201};set_instance_parameter_value {bank3a_emif_master_master_agent} {PKT_ORI_BURST_SIZE_H} {200};set_instance_parameter_value {bank3a_emif_master_master_agent} {PKT_ORI_BURST_SIZE_L} {198};set_instance_parameter_value {bank3a_emif_master_master_agent} {PKT_RESPONSE_STATUS_H} {197};set_instance_parameter_value {bank3a_emif_master_master_agent} {PKT_RESPONSE_STATUS_L} {196};set_instance_parameter_value {bank3a_emif_master_master_agent} {PKT_QOS_H} {185};set_instance_parameter_value {bank3a_emif_master_master_agent} {PKT_QOS_L} {182};set_instance_parameter_value {bank3a_emif_master_master_agent} {PKT_DATA_SIDEBAND_H} {180};set_instance_parameter_value {bank3a_emif_master_master_agent} {PKT_DATA_SIDEBAND_L} {117};set_instance_parameter_value {bank3a_emif_master_master_agent} {PKT_ADDR_SIDEBAND_H} {116};set_instance_parameter_value {bank3a_emif_master_master_agent} {PKT_ADDR_SIDEBAND_L} {103};set_instance_parameter_value {bank3a_emif_master_master_agent} {PKT_BURST_TYPE_H} {102};set_instance_parameter_value {bank3a_emif_master_master_agent} {PKT_BURST_TYPE_L} {101};set_instance_parameter_value {bank3a_emif_master_master_agent} {PKT_CACHE_H} {195};set_instance_parameter_value {bank3a_emif_master_master_agent} {PKT_CACHE_L} {192};set_instance_parameter_value {bank3a_emif_master_master_agent} {PKT_THREAD_ID_H} {188};set_instance_parameter_value {bank3a_emif_master_master_agent} {PKT_THREAD_ID_L} {188};set_instance_parameter_value {bank3a_emif_master_master_agent} {PKT_BURST_SIZE_H} {100};set_instance_parameter_value {bank3a_emif_master_master_agent} {PKT_BURST_SIZE_L} {98};set_instance_parameter_value {bank3a_emif_master_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {bank3a_emif_master_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {bank3a_emif_master_master_agent} {PKT_BEGIN_BURST} {181};set_instance_parameter_value {bank3a_emif_master_master_agent} {PKT_PROTECTION_H} {191};set_instance_parameter_value {bank3a_emif_master_master_agent} {PKT_PROTECTION_L} {189};set_instance_parameter_value {bank3a_emif_master_master_agent} {PKT_BURSTWRAP_H} {97};set_instance_parameter_value {bank3a_emif_master_master_agent} {PKT_BURSTWRAP_L} {88};set_instance_parameter_value {bank3a_emif_master_master_agent} {PKT_BYTE_CNT_H} {87};set_instance_parameter_value {bank3a_emif_master_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {bank3a_emif_master_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {bank3a_emif_master_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {bank3a_emif_master_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {bank3a_emif_master_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {bank3a_emif_master_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {bank3a_emif_master_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {bank3a_emif_master_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {bank3a_emif_master_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {bank3a_emif_master_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {bank3a_emif_master_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {bank3a_emif_master_master_agent} {PKT_SRC_ID_H} {186};set_instance_parameter_value {bank3a_emif_master_master_agent} {PKT_SRC_ID_L} {186};set_instance_parameter_value {bank3a_emif_master_master_agent} {PKT_DEST_ID_H} {187};set_instance_parameter_value {bank3a_emif_master_master_agent} {PKT_DEST_ID_L} {187};set_instance_parameter_value {bank3a_emif_master_master_agent} {ST_DATA_W} {210};set_instance_parameter_value {bank3a_emif_master_master_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {bank3a_emif_master_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {bank3a_emif_master_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {bank3a_emif_master_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {bank3a_emif_master_master_agent} {MERLIN_PACKET_FORMAT} {wunique(209) domain(208:207) snoop(206:203) barrier(202:201) ori_burst_size(200:198) response_status(197:196) cache(195:192) protection(191:189) thread_id(188) dest_id(187) src_id(186) qos(185:182) begin_burst(181) data_sideband(180:117) addr_sideband(116:103) burst_type(102:101) burst_size(100:98) burstwrap(97:88) byte_cnt(87:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {bank3a_emif_master_master_agent} {ADDR_MAP} {&lt;?xml version="1.0" encoding="UTF-8"?&gt;
&lt;address_map&gt;
 &lt;slave
   id="0"
   name="emif_bank3a_s0_axi4_translator.s0"
   start="0x0000000000000000"
   end="0x00000000100000000"
   responds="1"
   user_default="0" /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {bank3a_emif_master_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {bank3a_emif_master_master_agent} {ID} {0};set_instance_parameter_value {bank3a_emif_master_master_agent} {BURSTWRAP_VALUE} {1023};set_instance_parameter_value {bank3a_emif_master_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {bank3a_emif_master_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {bank3a_emif_master_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {bank3a_emif_master_master_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {bank3a_emif_master_master_agent} {DOMAIN_VALUE} {3};set_instance_parameter_value {bank3a_emif_master_master_agent} {BARRIER_VALUE} {0};set_instance_parameter_value {bank3a_emif_master_master_agent} {SNOOP_VALUE} {0};set_instance_parameter_value {bank3a_emif_master_master_agent} {WUNIQUE_VALUE} {0};set_instance_parameter_value {bank3a_emif_master_master_agent} {SYNC_RESET} {1};add_instance {emif_bank3a_s0_axi4_agent} {altera_merlin_axi_slave_ni};set_instance_parameter_value {emif_bank3a_s0_axi4_agent} {PKT_QOS_H} {437};set_instance_parameter_value {emif_bank3a_s0_axi4_agent} {PKT_QOS_L} {434};set_instance_parameter_value {emif_bank3a_s0_axi4_agent} {PKT_THREAD_ID_H} {440};set_instance_parameter_value {emif_bank3a_s0_axi4_agent} {PKT_THREAD_ID_L} {440};set_instance_parameter_value {emif_bank3a_s0_axi4_agent} {PKT_RESPONSE_STATUS_H} {449};set_instance_parameter_value {emif_bank3a_s0_axi4_agent} {PKT_RESPONSE_STATUS_L} {448};set_instance_parameter_value {emif_bank3a_s0_axi4_agent} {PKT_BEGIN_BURST} {433};set_instance_parameter_value {emif_bank3a_s0_axi4_agent} {PKT_CACHE_H} {447};set_instance_parameter_value {emif_bank3a_s0_axi4_agent} {PKT_CACHE_L} {444};set_instance_parameter_value {emif_bank3a_s0_axi4_agent} {PKT_DATA_SIDEBAND_H} {432};set_instance_parameter_value {emif_bank3a_s0_axi4_agent} {PKT_DATA_SIDEBAND_L} {369};set_instance_parameter_value {emif_bank3a_s0_axi4_agent} {PKT_ADDR_SIDEBAND_H} {368};set_instance_parameter_value {emif_bank3a_s0_axi4_agent} {PKT_ADDR_SIDEBAND_L} {355};set_instance_parameter_value {emif_bank3a_s0_axi4_agent} {PKT_BURST_TYPE_H} {354};set_instance_parameter_value {emif_bank3a_s0_axi4_agent} {PKT_BURST_TYPE_L} {353};set_instance_parameter_value {emif_bank3a_s0_axi4_agent} {PKT_PROTECTION_H} {443};set_instance_parameter_value {emif_bank3a_s0_axi4_agent} {PKT_PROTECTION_L} {441};set_instance_parameter_value {emif_bank3a_s0_axi4_agent} {PKT_BURST_SIZE_H} {352};set_instance_parameter_value {emif_bank3a_s0_axi4_agent} {PKT_BURST_SIZE_L} {350};set_instance_parameter_value {emif_bank3a_s0_axi4_agent} {PKT_BURSTWRAP_H} {349};set_instance_parameter_value {emif_bank3a_s0_axi4_agent} {PKT_BURSTWRAP_L} {340};set_instance_parameter_value {emif_bank3a_s0_axi4_agent} {PKT_BYTE_CNT_H} {339};set_instance_parameter_value {emif_bank3a_s0_axi4_agent} {PKT_BYTE_CNT_L} {326};set_instance_parameter_value {emif_bank3a_s0_axi4_agent} {PKT_ADDR_H} {319};set_instance_parameter_value {emif_bank3a_s0_axi4_agent} {PKT_ADDR_L} {288};set_instance_parameter_value {emif_bank3a_s0_axi4_agent} {PKT_TRANS_EXCLUSIVE} {325};set_instance_parameter_value {emif_bank3a_s0_axi4_agent} {PKT_TRANS_LOCK} {324};set_instance_parameter_value {emif_bank3a_s0_axi4_agent} {PKT_TRANS_COMPRESSED_READ} {320};set_instance_parameter_value {emif_bank3a_s0_axi4_agent} {PKT_TRANS_POSTED} {321};set_instance_parameter_value {emif_bank3a_s0_axi4_agent} {PKT_TRANS_WRITE} {322};set_instance_parameter_value {emif_bank3a_s0_axi4_agent} {PKT_TRANS_READ} {323};set_instance_parameter_value {emif_bank3a_s0_axi4_agent} {PKT_DATA_H} {255};set_instance_parameter_value {emif_bank3a_s0_axi4_agent} {PKT_DATA_L} {0};set_instance_parameter_value {emif_bank3a_s0_axi4_agent} {PKT_BYTEEN_H} {287};set_instance_parameter_value {emif_bank3a_s0_axi4_agent} {PKT_BYTEEN_L} {256};set_instance_parameter_value {emif_bank3a_s0_axi4_agent} {PKT_SRC_ID_H} {438};set_instance_parameter_value {emif_bank3a_s0_axi4_agent} {PKT_SRC_ID_L} {438};set_instance_parameter_value {emif_bank3a_s0_axi4_agent} {PKT_DEST_ID_H} {439};set_instance_parameter_value {emif_bank3a_s0_axi4_agent} {PKT_DEST_ID_L} {439};set_instance_parameter_value {emif_bank3a_s0_axi4_agent} {PKT_ORI_BURST_SIZE_L} {450};set_instance_parameter_value {emif_bank3a_s0_axi4_agent} {PKT_ORI_BURST_SIZE_H} {452};set_instance_parameter_value {emif_bank3a_s0_axi4_agent} {PKT_DOMAIN_L} {459};set_instance_parameter_value {emif_bank3a_s0_axi4_agent} {PKT_DOMAIN_H} {460};set_instance_parameter_value {emif_bank3a_s0_axi4_agent} {PKT_SNOOP_L} {455};set_instance_parameter_value {emif_bank3a_s0_axi4_agent} {PKT_SNOOP_H} {458};set_instance_parameter_value {emif_bank3a_s0_axi4_agent} {PKT_BARRIER_L} {453};set_instance_parameter_value {emif_bank3a_s0_axi4_agent} {PKT_BARRIER_H} {454};set_instance_parameter_value {emif_bank3a_s0_axi4_agent} {PKT_WUNIQUE} {461};set_instance_parameter_value {emif_bank3a_s0_axi4_agent} {ADDR_USER_WIDTH} {14};set_instance_parameter_value {emif_bank3a_s0_axi4_agent} {DATA_USER_WIDTH} {64};set_instance_parameter_value {emif_bank3a_s0_axi4_agent} {ST_DATA_W} {462};set_instance_parameter_value {emif_bank3a_s0_axi4_agent} {ADDR_WIDTH} {32};set_instance_parameter_value {emif_bank3a_s0_axi4_agent} {RDATA_WIDTH} {256};set_instance_parameter_value {emif_bank3a_s0_axi4_agent} {WDATA_WIDTH} {256};set_instance_parameter_value {emif_bank3a_s0_axi4_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {emif_bank3a_s0_axi4_agent} {AXI_SLAVE_ID_W} {1};set_instance_parameter_value {emif_bank3a_s0_axi4_agent} {ACE_LITE_SUPPORT} {0};set_instance_parameter_value {emif_bank3a_s0_axi4_agent} {PASS_ID_TO_SLAVE} {1};set_instance_parameter_value {emif_bank3a_s0_axi4_agent} {AXI_VERSION} {AXI4};set_instance_parameter_value {emif_bank3a_s0_axi4_agent} {WRITE_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {emif_bank3a_s0_axi4_agent} {READ_ACCEPTANCE_CAPABILITY} {1};set_instance_parameter_value {emif_bank3a_s0_axi4_agent} {ID} {0};set_instance_parameter_value {emif_bank3a_s0_axi4_agent} {MERLIN_PACKET_FORMAT} {wunique(461) domain(460:459) snoop(458:455) barrier(454:453) ori_burst_size(452:450) response_status(449:448) cache(447:444) protection(443:441) thread_id(440) dest_id(439) src_id(438) qos(437:434) begin_burst(433) data_sideband(432:369) addr_sideband(368:355) burst_type(354:353) burst_size(352:350) burstwrap(349:340) byte_cnt(339:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {emif_bank3a_s0_axi4_agent} {USE_ADDR_USER} {1};set_instance_parameter_value {emif_bank3a_s0_axi4_agent} {USE_DATA_USER} {1};set_instance_parameter_value {emif_bank3a_s0_axi4_agent} {SYNC_RESET} {1};set_instance_parameter_value {emif_bank3a_s0_axi4_agent} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {emif_bank3a_s0_axi4_agent} {ENABLE_OOO} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 0 };set_instance_parameter_value {router} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {write read };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x100000000 0x100000000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {67};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {191};set_instance_parameter_value {router} {PKT_PROTECTION_L} {189};set_instance_parameter_value {router} {PKT_DEST_ID_H} {187};set_instance_parameter_value {router} {PKT_DEST_ID_L} {187};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router} {PKT_TRANS_READ} {71};set_instance_parameter_value {router} {ST_DATA_W} {210};set_instance_parameter_value {router} {ST_CHANNEL_W} {2};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {wunique(209) domain(208:207) snoop(206:203) barrier(202:201) ori_burst_size(200:198) response_status(197:196) cache(195:192) protection(191:189) thread_id(188) dest_id(187) src_id(186) qos(185:182) begin_burst(181) data_sideband(180:117) addr_sideband(116:103) burst_type(102:101) burst_size(100:98) burstwrap(97:88) byte_cnt(87:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router} {SYNC_RESET} {1};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {319};set_instance_parameter_value {router_001} {PKT_ADDR_L} {288};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {443};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {441};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {439};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {439};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {322};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {323};set_instance_parameter_value {router_001} {ST_DATA_W} {462};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {wunique(461) domain(460:459) snoop(458:455) barrier(454:453) ori_burst_size(452:450) response_status(449:448) cache(447:444) protection(443:441) thread_id(440) dest_id(439) src_id(438) qos(437:434) begin_burst(433) data_sideband(432:369) addr_sideband(368:355) burst_type(354:353) burst_size(352:350) burstwrap(349:340) byte_cnt(339:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_001} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_001} {SYNC_RESET} {1};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {319};set_instance_parameter_value {router_002} {PKT_ADDR_L} {288};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {443};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {441};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {439};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {439};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {322};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {323};set_instance_parameter_value {router_002} {ST_DATA_W} {462};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {wunique(461) domain(460:459) snoop(458:455) barrier(454:453) ori_burst_size(452:450) response_status(449:448) cache(447:444) protection(443:441) thread_id(440) dest_id(439) src_id(438) qos(437:434) begin_burst(433) data_sideband(432:369) addr_sideband(368:355) burst_type(354:353) burst_size(352:350) burstwrap(349:340) byte_cnt(339:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_002} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_002} {SYNC_RESET} {1};add_instance {bank3a_emif_master_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {bank3a_emif_master_master_limiter} {SYNC_RESET} {1};set_instance_parameter_value {bank3a_emif_master_master_limiter} {PKT_DEST_ID_H} {187};set_instance_parameter_value {bank3a_emif_master_master_limiter} {PKT_DEST_ID_L} {187};set_instance_parameter_value {bank3a_emif_master_master_limiter} {PKT_SRC_ID_H} {186};set_instance_parameter_value {bank3a_emif_master_master_limiter} {PKT_SRC_ID_L} {186};set_instance_parameter_value {bank3a_emif_master_master_limiter} {PKT_BYTE_CNT_H} {87};set_instance_parameter_value {bank3a_emif_master_master_limiter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {bank3a_emif_master_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {bank3a_emif_master_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {bank3a_emif_master_master_limiter} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {bank3a_emif_master_master_limiter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {bank3a_emif_master_master_limiter} {PKT_THREAD_ID_H} {188};set_instance_parameter_value {bank3a_emif_master_master_limiter} {PKT_THREAD_ID_L} {188};set_instance_parameter_value {bank3a_emif_master_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {bank3a_emif_master_master_limiter} {MAX_OUTSTANDING_RESPONSES} {2};set_instance_parameter_value {bank3a_emif_master_master_limiter} {PIPELINED} {0};set_instance_parameter_value {bank3a_emif_master_master_limiter} {ST_DATA_W} {210};set_instance_parameter_value {bank3a_emif_master_master_limiter} {ST_CHANNEL_W} {2};set_instance_parameter_value {bank3a_emif_master_master_limiter} {VALID_WIDTH} {2};set_instance_parameter_value {bank3a_emif_master_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {bank3a_emif_master_master_limiter} {PREVENT_HAZARDS} {1};set_instance_parameter_value {bank3a_emif_master_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {bank3a_emif_master_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {bank3a_emif_master_master_limiter} {MERLIN_PACKET_FORMAT} {wunique(209) domain(208:207) snoop(206:203) barrier(202:201) ori_burst_size(200:198) response_status(197:196) cache(195:192) protection(191:189) thread_id(188) dest_id(187) src_id(186) qos(185:182) begin_burst(181) data_sideband(180:117) addr_sideband(116:103) burst_type(102:101) burst_size(100:98) burstwrap(97:88) byte_cnt(87:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {bank3a_emif_master_master_limiter} {REORDER} {0};set_instance_parameter_value {bank3a_emif_master_master_limiter} {ENABLE_CONCURRENT_SUBORDINATE_ACCESS} {0};set_instance_parameter_value {bank3a_emif_master_master_limiter} {NO_REPEATED_IDS_BETWEEN_SUBORDINATES} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {210};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {2};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {wunique(209) domain(208:207) snoop(206:203) barrier(202:201) ori_burst_size(200:198) response_status(197:196) cache(195:192) protection(191:189) thread_id(188) dest_id(187) src_id(186) qos(185:182) begin_burst(181) data_sideband(180:117) addr_sideband(116:103) burst_type(102:101) burst_size(100:98) burstwrap(97:88) byte_cnt(87:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_demux} {SYNC_RESET} {1};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {210};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {wunique(209) domain(208:207) snoop(206:203) barrier(202:201) ori_burst_size(200:198) response_status(197:196) cache(195:192) protection(191:189) thread_id(188) dest_id(187) src_id(186) qos(185:182) begin_burst(181) data_sideband(180:117) addr_sideband(116:103) burst_type(102:101) burst_size(100:98) burstwrap(97:88) byte_cnt(87:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux} {SYNC_RESET} {1};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {210};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {wunique(209) domain(208:207) snoop(206:203) barrier(202:201) ori_burst_size(200:198) response_status(197:196) cache(195:192) protection(191:189) thread_id(188) dest_id(187) src_id(186) qos(185:182) begin_burst(181) data_sideband(180:117) addr_sideband(116:103) burst_type(102:101) burst_size(100:98) burstwrap(97:88) byte_cnt(87:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {cmd_mux_001} {SYNC_RESET} {1};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {210};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {wunique(209) domain(208:207) snoop(206:203) barrier(202:201) ori_burst_size(200:198) response_status(197:196) cache(195:192) protection(191:189) thread_id(188) dest_id(187) src_id(186) qos(185:182) begin_burst(181) data_sideband(180:117) addr_sideband(116:103) burst_type(102:101) burst_size(100:98) burstwrap(97:88) byte_cnt(87:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux} {SYNC_RESET} {1};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {210};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {wunique(209) domain(208:207) snoop(206:203) barrier(202:201) ori_burst_size(200:198) response_status(197:196) cache(195:192) protection(191:189) thread_id(188) dest_id(187) src_id(186) qos(185:182) begin_burst(181) data_sideband(180:117) addr_sideband(116:103) burst_type(102:101) burst_size(100:98) burstwrap(97:88) byte_cnt(87:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_demux_001} {SYNC_RESET} {1};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {210};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {wunique(209) domain(208:207) snoop(206:203) barrier(202:201) ori_burst_size(200:198) response_status(197:196) cache(195:192) protection(191:189) thread_id(188) dest_id(187) src_id(186) qos(185:182) begin_burst(181) data_sideband(180:117) addr_sideband(116:103) burst_type(102:101) burst_size(100:98) burstwrap(97:88) byte_cnt(87:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {rsp_mux} {SYNC_RESET} {1};add_instance {emif_bank3a_s0_axi4_wr_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {87};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {97};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {88};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {100};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {98};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {197};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {196};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {102};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {101};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {198};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {200};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_cmd_width_adapter} {IN_ST_DATA_W} {210};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_cmd_width_adapter} {OUT_PKT_ADDR_H} {319};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_cmd_width_adapter} {OUT_PKT_ADDR_L} {288};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_cmd_width_adapter} {OUT_PKT_DATA_H} {255};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {287};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {256};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {339};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {326};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {320};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {352};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {350};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {449};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {448};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {325};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {354};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {353};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {450};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {452};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_cmd_width_adapter} {OUT_ST_DATA_W} {462};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_cmd_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_cmd_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_cmd_width_adapter} {PACKING} {0};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {wunique(209) domain(208:207) snoop(206:203) barrier(202:201) ori_burst_size(200:198) response_status(197:196) cache(195:192) protection(191:189) thread_id(188) dest_id(187) src_id(186) qos(185:182) begin_burst(181) data_sideband(180:117) addr_sideband(116:103) burst_type(102:101) burst_size(100:98) burstwrap(97:88) byte_cnt(87:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {wunique(461) domain(460:459) snoop(458:455) barrier(454:453) ori_burst_size(452:450) response_status(449:448) cache(447:444) protection(443:441) thread_id(440) dest_id(439) src_id(438) qos(437:434) begin_burst(433) data_sideband(432:369) addr_sideband(368:355) burst_type(354:353) burst_size(352:350) burstwrap(349:340) byte_cnt(339:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_cmd_width_adapter} {SYNC_RESET} {1};add_instance {emif_bank3a_s0_axi4_rd_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {87};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {97};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {88};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {100};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {98};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {197};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {196};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {102};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {101};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {198};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {200};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_cmd_width_adapter} {IN_ST_DATA_W} {210};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_cmd_width_adapter} {OUT_PKT_ADDR_H} {319};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_cmd_width_adapter} {OUT_PKT_ADDR_L} {288};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_cmd_width_adapter} {OUT_PKT_DATA_H} {255};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {287};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {256};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {339};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {326};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {320};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {352};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {350};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {449};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {448};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {325};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {354};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {353};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {450};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {452};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_cmd_width_adapter} {OUT_ST_DATA_W} {462};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_cmd_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_cmd_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_cmd_width_adapter} {PACKING} {0};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {wunique(209) domain(208:207) snoop(206:203) barrier(202:201) ori_burst_size(200:198) response_status(197:196) cache(195:192) protection(191:189) thread_id(188) dest_id(187) src_id(186) qos(185:182) begin_burst(181) data_sideband(180:117) addr_sideband(116:103) burst_type(102:101) burst_size(100:98) burstwrap(97:88) byte_cnt(87:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {wunique(461) domain(460:459) snoop(458:455) barrier(454:453) ori_burst_size(452:450) response_status(449:448) cache(447:444) protection(443:441) thread_id(440) dest_id(439) src_id(438) qos(437:434) begin_burst(433) data_sideband(432:369) addr_sideband(368:355) burst_type(354:353) burst_size(352:350) burstwrap(349:340) byte_cnt(339:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_cmd_width_adapter} {SYNC_RESET} {1};add_instance {emif_bank3a_s0_axi4_wr_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_rsp_width_adapter} {IN_PKT_ADDR_H} {319};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_rsp_width_adapter} {IN_PKT_ADDR_L} {288};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_rsp_width_adapter} {IN_PKT_DATA_H} {255};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_rsp_width_adapter} {IN_PKT_BYTEEN_H} {287};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_rsp_width_adapter} {IN_PKT_BYTEEN_L} {256};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {339};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {326};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {320};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {322};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {349};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {340};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {352};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {350};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {449};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {448};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {325};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {354};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {353};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {450};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {452};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_rsp_width_adapter} {IN_ST_DATA_W} {462};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {87};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {100};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {98};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {197};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {196};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {102};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {101};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {198};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {200};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_rsp_width_adapter} {OUT_ST_DATA_W} {210};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_rsp_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_rsp_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {wunique(461) domain(460:459) snoop(458:455) barrier(454:453) ori_burst_size(452:450) response_status(449:448) cache(447:444) protection(443:441) thread_id(440) dest_id(439) src_id(438) qos(437:434) begin_burst(433) data_sideband(432:369) addr_sideband(368:355) burst_type(354:353) burst_size(352:350) burstwrap(349:340) byte_cnt(339:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {wunique(209) domain(208:207) snoop(206:203) barrier(202:201) ori_burst_size(200:198) response_status(197:196) cache(195:192) protection(191:189) thread_id(188) dest_id(187) src_id(186) qos(185:182) begin_burst(181) data_sideband(180:117) addr_sideband(116:103) burst_type(102:101) burst_size(100:98) burstwrap(97:88) byte_cnt(87:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};set_instance_parameter_value {emif_bank3a_s0_axi4_wr_rsp_width_adapter} {SYNC_RESET} {1};add_instance {emif_bank3a_s0_axi4_rd_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_rsp_width_adapter} {IN_PKT_ADDR_H} {319};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_rsp_width_adapter} {IN_PKT_ADDR_L} {288};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_rsp_width_adapter} {IN_PKT_DATA_H} {255};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_rsp_width_adapter} {IN_PKT_BYTEEN_H} {287};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_rsp_width_adapter} {IN_PKT_BYTEEN_L} {256};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {339};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {326};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {320};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {322};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {349};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {340};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {352};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {350};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {449};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {448};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {325};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {354};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {353};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {450};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {452};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_rsp_width_adapter} {IN_ST_DATA_W} {462};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {87};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {100};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {98};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {197};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {196};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {102};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {101};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {198};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {200};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_rsp_width_adapter} {OUT_ST_DATA_W} {210};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_rsp_width_adapter} {ST_CHANNEL_W} {2};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_rsp_width_adapter} {CONSTANT_BURST_SIZE} {0};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {wunique(461) domain(460:459) snoop(458:455) barrier(454:453) ori_burst_size(452:450) response_status(449:448) cache(447:444) protection(443:441) thread_id(440) dest_id(439) src_id(438) qos(437:434) begin_burst(433) data_sideband(432:369) addr_sideband(368:355) burst_type(354:353) burst_size(352:350) burstwrap(349:340) byte_cnt(339:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {wunique(209) domain(208:207) snoop(206:203) barrier(202:201) ori_burst_size(200:198) response_status(197:196) cache(195:192) protection(191:189) thread_id(188) dest_id(187) src_id(186) qos(185:182) begin_burst(181) data_sideband(180:117) addr_sideband(116:103) burst_type(102:101) burst_size(100:98) burstwrap(97:88) byte_cnt(87:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};set_instance_parameter_value {emif_bank3a_s0_axi4_rd_rsp_width_adapter} {SYNC_RESET} {1};add_instance {bank3a_emif_master_master_translator_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {bank3a_emif_master_master_translator_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {bank3a_emif_master_master_translator_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {bank3a_emif_master_master_translator_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {bank3a_emif_master_master_translator_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {bank3a_emif_master_master_translator_reset_reset_bridge} {SYNC_RESET} {1};add_instance {emif_bank3a_s0_axi4_translator_clk_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {emif_bank3a_s0_axi4_translator_clk_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {emif_bank3a_s0_axi4_translator_clk_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {emif_bank3a_s0_axi4_translator_clk_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {emif_bank3a_s0_axi4_translator_clk_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {emif_bank3a_s0_axi4_translator_clk_reset_reset_bridge} {SYNC_RESET} {1};add_instance {agilex_5_soc_h2f_user1_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {agilex_5_soc_h2f_user1_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {0};set_instance_parameter_value {agilex_5_soc_h2f_user1_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {bank3a_emif_master_master_translator.avalon_universal_master_0} {bank3a_emif_master_master_agent.av} {avalon};set_connection_parameter_value {bank3a_emif_master_master_translator.avalon_universal_master_0/bank3a_emif_master_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {bank3a_emif_master_master_translator.avalon_universal_master_0/bank3a_emif_master_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {bank3a_emif_master_master_translator.avalon_universal_master_0/bank3a_emif_master_master_agent.av} {defaultConnection} {false};set_connection_parameter_value {bank3a_emif_master_master_translator.avalon_universal_master_0/bank3a_emif_master_master_agent.av} {domainAlias} {};set_connection_parameter_value {bank3a_emif_master_master_translator.avalon_universal_master_0/bank3a_emif_master_master_agent.av} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {bank3a_emif_master_master_translator.avalon_universal_master_0/bank3a_emif_master_master_agent.av} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {bank3a_emif_master_master_translator.avalon_universal_master_0/bank3a_emif_master_master_agent.av} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {bank3a_emif_master_master_translator.avalon_universal_master_0/bank3a_emif_master_master_agent.av} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {bank3a_emif_master_master_translator.avalon_universal_master_0/bank3a_emif_master_master_agent.av} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {bank3a_emif_master_master_translator.avalon_universal_master_0/bank3a_emif_master_master_agent.av} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {bank3a_emif_master_master_translator.avalon_universal_master_0/bank3a_emif_master_master_agent.av} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {bank3a_emif_master_master_translator.avalon_universal_master_0/bank3a_emif_master_master_agent.av} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {bank3a_emif_master_master_translator.avalon_universal_master_0/bank3a_emif_master_master_agent.av} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {bank3a_emif_master_master_translator.avalon_universal_master_0/bank3a_emif_master_master_agent.av} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {bank3a_emif_master_master_translator.avalon_universal_master_0/bank3a_emif_master_master_agent.av} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {bank3a_emif_master_master_translator.avalon_universal_master_0/bank3a_emif_master_master_agent.av} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {bank3a_emif_master_master_translator.avalon_universal_master_0/bank3a_emif_master_master_agent.av} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {bank3a_emif_master_master_translator.avalon_universal_master_0/bank3a_emif_master_master_agent.av} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {bank3a_emif_master_master_translator.avalon_universal_master_0/bank3a_emif_master_master_agent.av} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {emif_bank3a_s0_axi4_agent.altera_axi_master} {emif_bank3a_s0_axi4_translator.s0} {avalon};set_connection_parameter_value {emif_bank3a_s0_axi4_agent.altera_axi_master/emif_bank3a_s0_axi4_translator.s0} {arbitrationPriority} {1};set_connection_parameter_value {emif_bank3a_s0_axi4_agent.altera_axi_master/emif_bank3a_s0_axi4_translator.s0} {baseAddress} {0x0000};set_connection_parameter_value {emif_bank3a_s0_axi4_agent.altera_axi_master/emif_bank3a_s0_axi4_translator.s0} {defaultConnection} {false};set_connection_parameter_value {emif_bank3a_s0_axi4_agent.altera_axi_master/emif_bank3a_s0_axi4_translator.s0} {domainAlias} {};set_connection_parameter_value {emif_bank3a_s0_axi4_agent.altera_axi_master/emif_bank3a_s0_axi4_translator.s0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {emif_bank3a_s0_axi4_agent.altera_axi_master/emif_bank3a_s0_axi4_translator.s0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {emif_bank3a_s0_axi4_agent.altera_axi_master/emif_bank3a_s0_axi4_translator.s0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {emif_bank3a_s0_axi4_agent.altera_axi_master/emif_bank3a_s0_axi4_translator.s0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {emif_bank3a_s0_axi4_agent.altera_axi_master/emif_bank3a_s0_axi4_translator.s0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {emif_bank3a_s0_axi4_agent.altera_axi_master/emif_bank3a_s0_axi4_translator.s0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {emif_bank3a_s0_axi4_agent.altera_axi_master/emif_bank3a_s0_axi4_translator.s0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {emif_bank3a_s0_axi4_agent.altera_axi_master/emif_bank3a_s0_axi4_translator.s0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {emif_bank3a_s0_axi4_agent.altera_axi_master/emif_bank3a_s0_axi4_translator.s0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {emif_bank3a_s0_axi4_agent.altera_axi_master/emif_bank3a_s0_axi4_translator.s0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {emif_bank3a_s0_axi4_agent.altera_axi_master/emif_bank3a_s0_axi4_translator.s0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {emif_bank3a_s0_axi4_agent.altera_axi_master/emif_bank3a_s0_axi4_translator.s0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {emif_bank3a_s0_axi4_agent.altera_axi_master/emif_bank3a_s0_axi4_translator.s0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {emif_bank3a_s0_axi4_agent.altera_axi_master/emif_bank3a_s0_axi4_translator.s0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {emif_bank3a_s0_axi4_agent.altera_axi_master/emif_bank3a_s0_axi4_translator.s0} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {bank3a_emif_master_master_agent.cp} {router.sink} {avalon_streaming};set_connection_parameter_value {bank3a_emif_master_master_agent.cp/router.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {bank3a_emif_master_master_agent.cp/router.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {bank3a_emif_master_master_agent.cp/router.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {bank3a_emif_master_master_agent.cp/router.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {bank3a_emif_master_master_agent.cp/router.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {bank3a_emif_master_master_agent.cp/router.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {bank3a_emif_master_master_agent.cp/router.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {bank3a_emif_master_master_agent.cp/router.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {bank3a_emif_master_master_agent.cp/router.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {bank3a_emif_master_master_agent.cp/router.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {bank3a_emif_master_master_agent.cp/router.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {bank3a_emif_master_master_agent.cp/router.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {bank3a_emif_master_master_agent.cp/router.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {bank3a_emif_master_master_agent.cp/router.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {bank3a_emif_master_master_agent.cp/router.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {bank3a_emif_master_master_agent.cp/router.sink} {qsys_mm.command};add_connection {emif_bank3a_s0_axi4_agent.write_rp} {router_001.sink} {avalon_streaming};set_connection_parameter_value {emif_bank3a_s0_axi4_agent.write_rp/router_001.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {emif_bank3a_s0_axi4_agent.write_rp/router_001.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {emif_bank3a_s0_axi4_agent.write_rp/router_001.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {emif_bank3a_s0_axi4_agent.write_rp/router_001.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {emif_bank3a_s0_axi4_agent.write_rp/router_001.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {emif_bank3a_s0_axi4_agent.write_rp/router_001.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {emif_bank3a_s0_axi4_agent.write_rp/router_001.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {emif_bank3a_s0_axi4_agent.write_rp/router_001.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {emif_bank3a_s0_axi4_agent.write_rp/router_001.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {emif_bank3a_s0_axi4_agent.write_rp/router_001.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {emif_bank3a_s0_axi4_agent.write_rp/router_001.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {emif_bank3a_s0_axi4_agent.write_rp/router_001.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {emif_bank3a_s0_axi4_agent.write_rp/router_001.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {emif_bank3a_s0_axi4_agent.write_rp/router_001.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {emif_bank3a_s0_axi4_agent.write_rp/router_001.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {emif_bank3a_s0_axi4_agent.write_rp/router_001.sink} {qsys_mm.response};add_connection {emif_bank3a_s0_axi4_agent.read_rp} {router_002.sink} {avalon_streaming};set_connection_parameter_value {emif_bank3a_s0_axi4_agent.read_rp/router_002.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {emif_bank3a_s0_axi4_agent.read_rp/router_002.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {emif_bank3a_s0_axi4_agent.read_rp/router_002.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {emif_bank3a_s0_axi4_agent.read_rp/router_002.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {emif_bank3a_s0_axi4_agent.read_rp/router_002.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {emif_bank3a_s0_axi4_agent.read_rp/router_002.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {emif_bank3a_s0_axi4_agent.read_rp/router_002.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {emif_bank3a_s0_axi4_agent.read_rp/router_002.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {emif_bank3a_s0_axi4_agent.read_rp/router_002.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {emif_bank3a_s0_axi4_agent.read_rp/router_002.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {emif_bank3a_s0_axi4_agent.read_rp/router_002.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {emif_bank3a_s0_axi4_agent.read_rp/router_002.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {emif_bank3a_s0_axi4_agent.read_rp/router_002.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {emif_bank3a_s0_axi4_agent.read_rp/router_002.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {emif_bank3a_s0_axi4_agent.read_rp/router_002.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {emif_bank3a_s0_axi4_agent.read_rp/router_002.sink} {qsys_mm.response};add_connection {router.src} {bank3a_emif_master_master_limiter.cmd_sink} {avalon_streaming};set_connection_parameter_value {router.src/bank3a_emif_master_master_limiter.cmd_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router.src/bank3a_emif_master_master_limiter.cmd_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router.src/bank3a_emif_master_master_limiter.cmd_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router.src/bank3a_emif_master_master_limiter.cmd_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router.src/bank3a_emif_master_master_limiter.cmd_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router.src/bank3a_emif_master_master_limiter.cmd_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router.src/bank3a_emif_master_master_limiter.cmd_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router.src/bank3a_emif_master_master_limiter.cmd_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router.src/bank3a_emif_master_master_limiter.cmd_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router.src/bank3a_emif_master_master_limiter.cmd_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router.src/bank3a_emif_master_master_limiter.cmd_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router.src/bank3a_emif_master_master_limiter.cmd_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router.src/bank3a_emif_master_master_limiter.cmd_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router.src/bank3a_emif_master_master_limiter.cmd_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router.src/bank3a_emif_master_master_limiter.cmd_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router.src/bank3a_emif_master_master_limiter.cmd_sink} {qsys_mm.command};add_connection {bank3a_emif_master_master_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};set_connection_parameter_value {bank3a_emif_master_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {bank3a_emif_master_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {bank3a_emif_master_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {bank3a_emif_master_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {bank3a_emif_master_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {bank3a_emif_master_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {bank3a_emif_master_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {bank3a_emif_master_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {bank3a_emif_master_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {bank3a_emif_master_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {bank3a_emif_master_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {bank3a_emif_master_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {bank3a_emif_master_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {bank3a_emif_master_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {bank3a_emif_master_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {bank3a_emif_master_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {bank3a_emif_master_master_limiter.rsp_sink} {avalon_streaming};set_connection_parameter_value {rsp_mux.src/bank3a_emif_master_master_limiter.rsp_sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_mux.src/bank3a_emif_master_master_limiter.rsp_sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_mux.src/bank3a_emif_master_master_limiter.rsp_sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_mux.src/bank3a_emif_master_master_limiter.rsp_sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_mux.src/bank3a_emif_master_master_limiter.rsp_sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_mux.src/bank3a_emif_master_master_limiter.rsp_sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_mux.src/bank3a_emif_master_master_limiter.rsp_sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_mux.src/bank3a_emif_master_master_limiter.rsp_sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux.src/bank3a_emif_master_master_limiter.rsp_sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_mux.src/bank3a_emif_master_master_limiter.rsp_sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_mux.src/bank3a_emif_master_master_limiter.rsp_sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_mux.src/bank3a_emif_master_master_limiter.rsp_sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_mux.src/bank3a_emif_master_master_limiter.rsp_sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_mux.src/bank3a_emif_master_master_limiter.rsp_sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_mux.src/bank3a_emif_master_master_limiter.rsp_sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_mux.src/bank3a_emif_master_master_limiter.rsp_sink} {qsys_mm.response};add_connection {bank3a_emif_master_master_limiter.rsp_src} {bank3a_emif_master_master_agent.rp} {avalon_streaming};set_connection_parameter_value {bank3a_emif_master_master_limiter.rsp_src/bank3a_emif_master_master_agent.rp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {bank3a_emif_master_master_limiter.rsp_src/bank3a_emif_master_master_agent.rp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {bank3a_emif_master_master_limiter.rsp_src/bank3a_emif_master_master_agent.rp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {bank3a_emif_master_master_limiter.rsp_src/bank3a_emif_master_master_agent.rp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {bank3a_emif_master_master_limiter.rsp_src/bank3a_emif_master_master_agent.rp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {bank3a_emif_master_master_limiter.rsp_src/bank3a_emif_master_master_agent.rp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {bank3a_emif_master_master_limiter.rsp_src/bank3a_emif_master_master_agent.rp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {bank3a_emif_master_master_limiter.rsp_src/bank3a_emif_master_master_agent.rp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {bank3a_emif_master_master_limiter.rsp_src/bank3a_emif_master_master_agent.rp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {bank3a_emif_master_master_limiter.rsp_src/bank3a_emif_master_master_agent.rp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {bank3a_emif_master_master_limiter.rsp_src/bank3a_emif_master_master_agent.rp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {bank3a_emif_master_master_limiter.rsp_src/bank3a_emif_master_master_agent.rp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {bank3a_emif_master_master_limiter.rsp_src/bank3a_emif_master_master_agent.rp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {bank3a_emif_master_master_limiter.rsp_src/bank3a_emif_master_master_agent.rp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {bank3a_emif_master_master_limiter.rsp_src/bank3a_emif_master_master_agent.rp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {bank3a_emif_master_master_limiter.rsp_src/bank3a_emif_master_master_agent.rp} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {cmd_mux.src} {emif_bank3a_s0_axi4_wr_cmd_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {cmd_mux.src/emif_bank3a_s0_axi4_wr_cmd_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux.src/emif_bank3a_s0_axi4_wr_cmd_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux.src/emif_bank3a_s0_axi4_wr_cmd_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux.src/emif_bank3a_s0_axi4_wr_cmd_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux.src/emif_bank3a_s0_axi4_wr_cmd_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux.src/emif_bank3a_s0_axi4_wr_cmd_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux.src/emif_bank3a_s0_axi4_wr_cmd_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux.src/emif_bank3a_s0_axi4_wr_cmd_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux.src/emif_bank3a_s0_axi4_wr_cmd_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux.src/emif_bank3a_s0_axi4_wr_cmd_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux.src/emif_bank3a_s0_axi4_wr_cmd_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux.src/emif_bank3a_s0_axi4_wr_cmd_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux.src/emif_bank3a_s0_axi4_wr_cmd_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux.src/emif_bank3a_s0_axi4_wr_cmd_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_mux.src/emif_bank3a_s0_axi4_wr_cmd_width_adapter.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_mux.src/emif_bank3a_s0_axi4_wr_cmd_width_adapter.sink} {qsys_mm.command};add_connection {emif_bank3a_s0_axi4_wr_cmd_width_adapter.src} {emif_bank3a_s0_axi4_agent.write_cp} {avalon_streaming};set_connection_parameter_value {emif_bank3a_s0_axi4_wr_cmd_width_adapter.src/emif_bank3a_s0_axi4_agent.write_cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {emif_bank3a_s0_axi4_wr_cmd_width_adapter.src/emif_bank3a_s0_axi4_agent.write_cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {emif_bank3a_s0_axi4_wr_cmd_width_adapter.src/emif_bank3a_s0_axi4_agent.write_cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {emif_bank3a_s0_axi4_wr_cmd_width_adapter.src/emif_bank3a_s0_axi4_agent.write_cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {emif_bank3a_s0_axi4_wr_cmd_width_adapter.src/emif_bank3a_s0_axi4_agent.write_cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {emif_bank3a_s0_axi4_wr_cmd_width_adapter.src/emif_bank3a_s0_axi4_agent.write_cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {emif_bank3a_s0_axi4_wr_cmd_width_adapter.src/emif_bank3a_s0_axi4_agent.write_cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {emif_bank3a_s0_axi4_wr_cmd_width_adapter.src/emif_bank3a_s0_axi4_agent.write_cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {emif_bank3a_s0_axi4_wr_cmd_width_adapter.src/emif_bank3a_s0_axi4_agent.write_cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {emif_bank3a_s0_axi4_wr_cmd_width_adapter.src/emif_bank3a_s0_axi4_agent.write_cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {emif_bank3a_s0_axi4_wr_cmd_width_adapter.src/emif_bank3a_s0_axi4_agent.write_cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {emif_bank3a_s0_axi4_wr_cmd_width_adapter.src/emif_bank3a_s0_axi4_agent.write_cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {emif_bank3a_s0_axi4_wr_cmd_width_adapter.src/emif_bank3a_s0_axi4_agent.write_cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {emif_bank3a_s0_axi4_wr_cmd_width_adapter.src/emif_bank3a_s0_axi4_agent.write_cp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {emif_bank3a_s0_axi4_wr_cmd_width_adapter.src/emif_bank3a_s0_axi4_agent.write_cp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {emif_bank3a_s0_axi4_wr_cmd_width_adapter.src/emif_bank3a_s0_axi4_agent.write_cp} {qsys_mm.command};add_connection {cmd_mux_001.src} {emif_bank3a_s0_axi4_rd_cmd_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {cmd_mux_001.src/emif_bank3a_s0_axi4_rd_cmd_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {cmd_mux_001.src/emif_bank3a_s0_axi4_rd_cmd_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {cmd_mux_001.src/emif_bank3a_s0_axi4_rd_cmd_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {cmd_mux_001.src/emif_bank3a_s0_axi4_rd_cmd_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {cmd_mux_001.src/emif_bank3a_s0_axi4_rd_cmd_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {cmd_mux_001.src/emif_bank3a_s0_axi4_rd_cmd_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {cmd_mux_001.src/emif_bank3a_s0_axi4_rd_cmd_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {cmd_mux_001.src/emif_bank3a_s0_axi4_rd_cmd_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_001.src/emif_bank3a_s0_axi4_rd_cmd_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {cmd_mux_001.src/emif_bank3a_s0_axi4_rd_cmd_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {cmd_mux_001.src/emif_bank3a_s0_axi4_rd_cmd_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {cmd_mux_001.src/emif_bank3a_s0_axi4_rd_cmd_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {cmd_mux_001.src/emif_bank3a_s0_axi4_rd_cmd_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {cmd_mux_001.src/emif_bank3a_s0_axi4_rd_cmd_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {cmd_mux_001.src/emif_bank3a_s0_axi4_rd_cmd_width_adapter.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {cmd_mux_001.src/emif_bank3a_s0_axi4_rd_cmd_width_adapter.sink} {qsys_mm.command};add_connection {emif_bank3a_s0_axi4_rd_cmd_width_adapter.src} {emif_bank3a_s0_axi4_agent.read_cp} {avalon_streaming};set_connection_parameter_value {emif_bank3a_s0_axi4_rd_cmd_width_adapter.src/emif_bank3a_s0_axi4_agent.read_cp} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {emif_bank3a_s0_axi4_rd_cmd_width_adapter.src/emif_bank3a_s0_axi4_agent.read_cp} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {emif_bank3a_s0_axi4_rd_cmd_width_adapter.src/emif_bank3a_s0_axi4_agent.read_cp} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {emif_bank3a_s0_axi4_rd_cmd_width_adapter.src/emif_bank3a_s0_axi4_agent.read_cp} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {emif_bank3a_s0_axi4_rd_cmd_width_adapter.src/emif_bank3a_s0_axi4_agent.read_cp} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {emif_bank3a_s0_axi4_rd_cmd_width_adapter.src/emif_bank3a_s0_axi4_agent.read_cp} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {emif_bank3a_s0_axi4_rd_cmd_width_adapter.src/emif_bank3a_s0_axi4_agent.read_cp} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {emif_bank3a_s0_axi4_rd_cmd_width_adapter.src/emif_bank3a_s0_axi4_agent.read_cp} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {emif_bank3a_s0_axi4_rd_cmd_width_adapter.src/emif_bank3a_s0_axi4_agent.read_cp} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {emif_bank3a_s0_axi4_rd_cmd_width_adapter.src/emif_bank3a_s0_axi4_agent.read_cp} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {emif_bank3a_s0_axi4_rd_cmd_width_adapter.src/emif_bank3a_s0_axi4_agent.read_cp} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {emif_bank3a_s0_axi4_rd_cmd_width_adapter.src/emif_bank3a_s0_axi4_agent.read_cp} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {emif_bank3a_s0_axi4_rd_cmd_width_adapter.src/emif_bank3a_s0_axi4_agent.read_cp} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {emif_bank3a_s0_axi4_rd_cmd_width_adapter.src/emif_bank3a_s0_axi4_agent.read_cp} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {emif_bank3a_s0_axi4_rd_cmd_width_adapter.src/emif_bank3a_s0_axi4_agent.read_cp} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {emif_bank3a_s0_axi4_rd_cmd_width_adapter.src/emif_bank3a_s0_axi4_agent.read_cp} {qsys_mm.command};add_connection {router_001.src} {emif_bank3a_s0_axi4_wr_rsp_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {router_001.src/emif_bank3a_s0_axi4_wr_rsp_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_001.src/emif_bank3a_s0_axi4_wr_rsp_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_001.src/emif_bank3a_s0_axi4_wr_rsp_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_001.src/emif_bank3a_s0_axi4_wr_rsp_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_001.src/emif_bank3a_s0_axi4_wr_rsp_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_001.src/emif_bank3a_s0_axi4_wr_rsp_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_001.src/emif_bank3a_s0_axi4_wr_rsp_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_001.src/emif_bank3a_s0_axi4_wr_rsp_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_001.src/emif_bank3a_s0_axi4_wr_rsp_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_001.src/emif_bank3a_s0_axi4_wr_rsp_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_001.src/emif_bank3a_s0_axi4_wr_rsp_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_001.src/emif_bank3a_s0_axi4_wr_rsp_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_001.src/emif_bank3a_s0_axi4_wr_rsp_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_001.src/emif_bank3a_s0_axi4_wr_rsp_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_001.src/emif_bank3a_s0_axi4_wr_rsp_width_adapter.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_001.src/emif_bank3a_s0_axi4_wr_rsp_width_adapter.sink} {qsys_mm.response};add_connection {emif_bank3a_s0_axi4_wr_rsp_width_adapter.src} {rsp_demux.sink} {avalon_streaming};set_connection_parameter_value {emif_bank3a_s0_axi4_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {emif_bank3a_s0_axi4_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {emif_bank3a_s0_axi4_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {emif_bank3a_s0_axi4_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {emif_bank3a_s0_axi4_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {emif_bank3a_s0_axi4_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {emif_bank3a_s0_axi4_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {emif_bank3a_s0_axi4_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {emif_bank3a_s0_axi4_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {emif_bank3a_s0_axi4_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {emif_bank3a_s0_axi4_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {emif_bank3a_s0_axi4_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {emif_bank3a_s0_axi4_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {emif_bank3a_s0_axi4_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {emif_bank3a_s0_axi4_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {emif_bank3a_s0_axi4_wr_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.response};add_connection {router_002.src} {emif_bank3a_s0_axi4_rd_rsp_width_adapter.sink} {avalon_streaming};set_connection_parameter_value {router_002.src/emif_bank3a_s0_axi4_rd_rsp_width_adapter.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {router_002.src/emif_bank3a_s0_axi4_rd_rsp_width_adapter.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {router_002.src/emif_bank3a_s0_axi4_rd_rsp_width_adapter.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {router_002.src/emif_bank3a_s0_axi4_rd_rsp_width_adapter.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {router_002.src/emif_bank3a_s0_axi4_rd_rsp_width_adapter.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {router_002.src/emif_bank3a_s0_axi4_rd_rsp_width_adapter.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {router_002.src/emif_bank3a_s0_axi4_rd_rsp_width_adapter.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {router_002.src/emif_bank3a_s0_axi4_rd_rsp_width_adapter.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_002.src/emif_bank3a_s0_axi4_rd_rsp_width_adapter.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {router_002.src/emif_bank3a_s0_axi4_rd_rsp_width_adapter.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {router_002.src/emif_bank3a_s0_axi4_rd_rsp_width_adapter.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {router_002.src/emif_bank3a_s0_axi4_rd_rsp_width_adapter.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {router_002.src/emif_bank3a_s0_axi4_rd_rsp_width_adapter.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {router_002.src/emif_bank3a_s0_axi4_rd_rsp_width_adapter.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {router_002.src/emif_bank3a_s0_axi4_rd_rsp_width_adapter.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {router_002.src/emif_bank3a_s0_axi4_rd_rsp_width_adapter.sink} {qsys_mm.response};add_connection {emif_bank3a_s0_axi4_rd_rsp_width_adapter.src} {rsp_demux_001.sink} {avalon_streaming};set_connection_parameter_value {emif_bank3a_s0_axi4_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {emif_bank3a_s0_axi4_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {emif_bank3a_s0_axi4_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {emif_bank3a_s0_axi4_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {emif_bank3a_s0_axi4_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {emif_bank3a_s0_axi4_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {emif_bank3a_s0_axi4_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {emif_bank3a_s0_axi4_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {emif_bank3a_s0_axi4_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {emif_bank3a_s0_axi4_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {emif_bank3a_s0_axi4_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {emif_bank3a_s0_axi4_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {emif_bank3a_s0_axi4_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {emif_bank3a_s0_axi4_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {emif_bank3a_s0_axi4_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.enableOutOfOrderSupport} {FALSE};preview_set_connection_tag {emif_bank3a_s0_axi4_rd_rsp_width_adapter.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {bank3a_emif_master_master_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};set_connection_parameter_value {bank3a_emif_master_master_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.piplineType} {PIPELINE_STAGE};set_connection_parameter_value {bank3a_emif_master_master_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.enableAllPipelines} {FALSE};set_connection_parameter_value {bank3a_emif_master_master_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {bank3a_emif_master_master_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {bank3a_emif_master_master_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {bank3a_emif_master_master_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {bank3a_emif_master_master_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {bank3a_emif_master_master_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {bank3a_emif_master_master_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {bank3a_emif_master_master_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {bank3a_emif_master_master_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {bank3a_emif_master_master_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.syncResets} {FALSE};set_connection_parameter_value {bank3a_emif_master_master_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.optimizeRdFifoSize} {FALSE};set_connection_parameter_value {bank3a_emif_master_master_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.responseFifoType} {REGISTER_BASED};set_connection_parameter_value {bank3a_emif_master_master_limiter.cmd_valid/cmd_demux.sink_valid} {qsys_mm.enableOutOfOrderSupport} {FALSE};add_connection {bank3a_emif_master_master_translator_reset_reset_bridge.out_reset} {bank3a_emif_master_master_translator.reset} {reset};add_connection {bank3a_emif_master_master_translator_reset_reset_bridge.out_reset} {bank3a_emif_master_master_agent.clk_reset} {reset};add_connection {bank3a_emif_master_master_translator_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {bank3a_emif_master_master_translator_reset_reset_bridge.out_reset} {bank3a_emif_master_master_limiter.clk_reset} {reset};add_connection {bank3a_emif_master_master_translator_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {bank3a_emif_master_master_translator_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {emif_bank3a_s0_axi4_translator_clk_reset_reset_bridge.out_reset} {emif_bank3a_s0_axi4_translator.clk_reset} {reset};add_connection {emif_bank3a_s0_axi4_translator_clk_reset_reset_bridge.out_reset} {emif_bank3a_s0_axi4_agent.reset_sink} {reset};add_connection {emif_bank3a_s0_axi4_translator_clk_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {emif_bank3a_s0_axi4_translator_clk_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {emif_bank3a_s0_axi4_translator_clk_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {emif_bank3a_s0_axi4_translator_clk_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {emif_bank3a_s0_axi4_translator_clk_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {emif_bank3a_s0_axi4_translator_clk_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {emif_bank3a_s0_axi4_translator_clk_reset_reset_bridge.out_reset} {emif_bank3a_s0_axi4_wr_cmd_width_adapter.clk_reset} {reset};add_connection {emif_bank3a_s0_axi4_translator_clk_reset_reset_bridge.out_reset} {emif_bank3a_s0_axi4_rd_cmd_width_adapter.clk_reset} {reset};add_connection {emif_bank3a_s0_axi4_translator_clk_reset_reset_bridge.out_reset} {emif_bank3a_s0_axi4_wr_rsp_width_adapter.clk_reset} {reset};add_connection {emif_bank3a_s0_axi4_translator_clk_reset_reset_bridge.out_reset} {emif_bank3a_s0_axi4_rd_rsp_width_adapter.clk_reset} {reset};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {bank3a_emif_master_master_translator.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {emif_bank3a_s0_axi4_translator.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {bank3a_emif_master_master_agent.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {emif_bank3a_s0_axi4_agent.clock_sink} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {bank3a_emif_master_master_limiter.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {emif_bank3a_s0_axi4_wr_cmd_width_adapter.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {emif_bank3a_s0_axi4_rd_cmd_width_adapter.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {emif_bank3a_s0_axi4_wr_rsp_width_adapter.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {emif_bank3a_s0_axi4_rd_rsp_width_adapter.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {bank3a_emif_master_master_translator_reset_reset_bridge.clk} {clock};add_connection {agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk} {emif_bank3a_s0_axi4_translator_clk_reset_reset_bridge.clk} {clock};add_interface {bank3a_emif_master_master} {avalon} {slave};set_interface_property {bank3a_emif_master_master} {EXPORT_OF} {bank3a_emif_master_master_translator.avalon_anti_master_0};add_interface {emif_bank3a_s0_axi4} {axi4} {master};set_interface_property {emif_bank3a_s0_axi4} {EXPORT_OF} {emif_bank3a_s0_axi4_translator.m0};add_interface {bank3a_emif_master_master_translator_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {bank3a_emif_master_master_translator_reset_reset_bridge_in_reset} {EXPORT_OF} {bank3a_emif_master_master_translator_reset_reset_bridge.in_reset};add_interface {emif_bank3a_s0_axi4_translator_clk_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {emif_bank3a_s0_axi4_translator_clk_reset_reset_bridge_in_reset} {EXPORT_OF} {emif_bank3a_s0_axi4_translator_clk_reset_reset_bridge.in_reset};add_interface {agilex_5_soc_h2f_user1_clk} {clock} {slave};set_interface_property {agilex_5_soc_h2f_user1_clk} {EXPORT_OF} {agilex_5_soc_h2f_user1_clk_clock_bridge.in_clk};set_module_assignment {interconnect_id.bank3a_emif_master.master} {0};set_module_assignment {interconnect_id.emif_bank3a.s0_axi4} {0};</value>
          </parameter>
          <parameter>
            <name>SYNC_RESET</name>
            <value>1</value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_mm_interconnect</className>
        <version>19.2.0</version>
        <name>mm_interconnect_4</name>
        <uniqueName>ghrd_hps_system_altera_mm_interconnect_1920_xvazuei</uniqueName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.2</version>
            <end>mm_interconnect_4/agilex_5_soc_h2f_user1_clk</end>
            <start>agilex_5_soc/h2f_user1_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>23.2</version>
            <end>mm_interconnect_4/bank3a_emif_master_master</end>
            <start>bank3a_emif_master/master</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>23.2</version>
            <end>emif_bank3a/s0_axi4</end>
            <start>mm_interconnect_4/emif_bank3a_s0_axi4</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>mm_interconnect_4/bank3a_emif_master_master_translator_reset_reset_bridge_in_reset</end>
            <start>rst_controller_004/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>mm_interconnect_4/emif_bank3a_s0_axi4_translator_clk_reset_reset_bridge_in_reset</end>
            <start>rst_controller_008/reset_out</start>
          </incidentConnection>
        </incidentConnections>
        <path>ghrd_hps_system.mm_interconnect_4</path>
      </instanceData>
      <children>
        <node>
          <instanceKey xsi:type="xs:string">agilex_5_soc_h2f_user1_clk_clock_bridge</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>DERIVED_CLOCK_RATE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>EXPLICIT_CLOCK_RATE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>NUM_CLOCK_OUTPUTS</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_clock_bridge</className>
            <version>19.2.0</version>
            <name>agilex_5_soc_h2f_user1_clk_clock_bridge</name>
            <uniqueName>ghrd_hps_system_altera_clock_bridge_1920_lplpolq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/bank3a_emif_master_master_agent.clk</name>
                <end>bank3a_emif_master_master_agent/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/bank3a_emif_master_master_limiter.clk</name>
                <end>bank3a_emif_master_master_limiter/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/bank3a_emif_master_master_translator.clk</name>
                <end>bank3a_emif_master_master_translator/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/bank3a_emif_master_master_translator_reset_reset_bridge.clk</name>
                <end>bank3a_emif_master_master_translator_reset_reset_bridge/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/cmd_demux.clk</name>
                <end>cmd_demux/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/cmd_mux.clk</name>
                <end>cmd_mux/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/cmd_mux_001.clk</name>
                <end>cmd_mux_001/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/emif_bank3a_s0_axi4_agent.clock_sink</name>
                <end>emif_bank3a_s0_axi4_agent/clock_sink</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/emif_bank3a_s0_axi4_rd_cmd_width_adapter.clk</name>
                <end>emif_bank3a_s0_axi4_rd_cmd_width_adapter/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/emif_bank3a_s0_axi4_rd_rsp_width_adapter.clk</name>
                <end>emif_bank3a_s0_axi4_rd_rsp_width_adapter/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/emif_bank3a_s0_axi4_translator.clk</name>
                <end>emif_bank3a_s0_axi4_translator/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/emif_bank3a_s0_axi4_translator_clk_reset_reset_bridge.clk</name>
                <end>emif_bank3a_s0_axi4_translator_clk_reset_reset_bridge/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/emif_bank3a_s0_axi4_wr_cmd_width_adapter.clk</name>
                <end>emif_bank3a_s0_axi4_wr_cmd_width_adapter/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/emif_bank3a_s0_axi4_wr_rsp_width_adapter.clk</name>
                <end>emif_bank3a_s0_axi4_wr_rsp_width_adapter/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/router.clk</name>
                <end>router/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/router_001.clk</name>
                <end>router_001/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/router_002.clk</name>
                <end>router_002/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/rsp_demux.clk</name>
                <end>rsp_demux/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/rsp_demux_001.clk</name>
                <end>rsp_demux_001/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/rsp_mux.clk</name>
                <end>rsp_mux/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_4.agilex_5_soc_h2f_user1_clk_clock_bridge</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">bank3a_emif_master_master_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ADDR_MAP</name>
                <value>&lt;?xml version="1.0" encoding="UTF-8"?&gt;
&lt;address_map&gt;
 &lt;slave
   id="0"
   name="emif_bank3a_s0_axi4_translator.s0"
   start="0x0000000000000000"
   end="0x00000000100000000"
   responds="1"
   user_default="0" /&gt;
&lt;/address_map&gt;
</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>BARRIER_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>BURSTWRAP_VALUE</name>
                <value>1023</value>
              </parameter>
              <parameter>
                <name>CACHE_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DOMAIN_VALUE</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(209) domain(208:207) snoop(206:203) barrier(202:201) ori_burst_size(200:198) response_status(197:196) cache(195:192) protection(191:189) thread_id(188) dest_id(187) src_id(186) qos(185:182) begin_burst(181) data_sideband(180:117) addr_sideband(116:103) burst_type(102:101) burst_size(100:98) burstwrap(97:88) byte_cnt(87:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>67</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_H</name>
                <value>116</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_L</name>
                <value>103</value>
              </parameter>
              <parameter>
                <name>PKT_BARRIER_H</name>
                <value>202</value>
              </parameter>
              <parameter>
                <name>PKT_BARRIER_L</name>
                <value>201</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>181</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>97</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>88</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>98</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_H</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_L</name>
                <value>101</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>87</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>74</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_H</name>
                <value>195</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_L</name>
                <value>192</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_H</name>
                <value>180</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_L</name>
                <value>117</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>187</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>187</value>
              </parameter>
              <parameter>
                <name>PKT_DOMAIN_H</name>
                <value>208</value>
              </parameter>
              <parameter>
                <name>PKT_DOMAIN_L</name>
                <value>207</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>200</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>198</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>191</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>189</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_H</name>
                <value>185</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_L</name>
                <value>182</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>197</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>196</value>
              </parameter>
              <parameter>
                <name>PKT_SNOOP_H</name>
                <value>206</value>
              </parameter>
              <parameter>
                <name>PKT_SNOOP_L</name>
                <value>203</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>186</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>186</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_H</name>
                <value>188</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_L</name>
                <value>188</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>68</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_EXCLUSIVE</name>
                <value>73</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>69</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>71</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>70</value>
              </parameter>
              <parameter>
                <name>PKT_WUNIQUE</name>
                <value>209</value>
              </parameter>
              <parameter>
                <name>SECURE_ACCESS_BIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SNOOP_VALUE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>210</value>
              </parameter>
              <parameter>
                <name>SUPPRESS_0_BYTEEN_RSP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WUNIQUE_VALUE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_master_agent</className>
            <version>19.1</version>
            <name>bank3a_emif_master_master_agent</name>
            <uniqueName>ghrd_hps_system_altera_merlin_master_agent_191_mpbm6tq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/bank3a_emif_master_master_agent.clk</name>
                <end>bank3a_emif_master_master_agent/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>bank3a_emif_master_master_agent.cp/router.sink</name>
                <end>router/sink</end>
                <start>bank3a_emif_master_master_agent/cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>bank3a_emif_master_master_limiter.rsp_src/bank3a_emif_master_master_agent.rp</name>
                <end>bank3a_emif_master_master_agent/rp</end>
                <start>bank3a_emif_master_master_limiter/rsp_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>23.2</version>
                <name>bank3a_emif_master_master_translator.avalon_universal_master_0/bank3a_emif_master_master_agent.av</name>
                <end>bank3a_emif_master_master_agent/av</end>
                <start>bank3a_emif_master_master_translator/avalon_universal_master_0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>bank3a_emif_master_master_translator_reset_reset_bridge.out_reset/bank3a_emif_master_master_agent.clk_reset</name>
                <end>bank3a_emif_master_master_agent/clk_reset</end>
                <start>bank3a_emif_master_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_4.bank3a_emif_master_master_agent</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">bank3a_emif_master_master_limiter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ENABLE_CONCURRENT_SUBORDINATE_ACCESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MAX_BURST_LENGTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MAX_OUTSTANDING_RESPONSES</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(209) domain(208:207) snoop(206:203) barrier(202:201) ori_burst_size(200:198) response_status(197:196) cache(195:192) protection(191:189) thread_id(188) dest_id(187) src_id(186) qos(185:182) begin_burst(181) data_sideband(180:117) addr_sideband(116:103) burst_type(102:101) burst_size(100:98) burstwrap(97:88) byte_cnt(87:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NO_REPEATED_IDS_BETWEEN_SUBORDINATES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PIPELINED</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>87</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>74</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>187</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>187</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>186</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>186</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_H</name>
                <value>188</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_L</name>
                <value>188</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>69</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>70</value>
              </parameter>
              <parameter>
                <name>REORDER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>210</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>2</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_traffic_limiter</className>
            <version>19.1</version>
            <name>bank3a_emif_master_master_limiter</name>
            <uniqueName>ghrd_hps_system_altera_merlin_traffic_limiter_191_6blplji</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/bank3a_emif_master_master_limiter.clk</name>
                <end>bank3a_emif_master_master_limiter/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>bank3a_emif_master_master_limiter.cmd_src/cmd_demux.sink</name>
                <end>cmd_demux/sink</end>
                <start>bank3a_emif_master_master_limiter/cmd_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>bank3a_emif_master_master_limiter.cmd_valid/cmd_demux.sink_valid</name>
                <end>cmd_demux/sink_valid</end>
                <start>bank3a_emif_master_master_limiter/cmd_valid</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>bank3a_emif_master_master_limiter.rsp_src/bank3a_emif_master_master_agent.rp</name>
                <end>bank3a_emif_master_master_agent/rp</end>
                <start>bank3a_emif_master_master_limiter/rsp_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>bank3a_emif_master_master_translator_reset_reset_bridge.out_reset/bank3a_emif_master_master_limiter.clk_reset</name>
                <end>bank3a_emif_master_master_limiter/clk_reset</end>
                <start>bank3a_emif_master_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>router.src/bank3a_emif_master_master_limiter.cmd_sink</name>
                <end>bank3a_emif_master_master_limiter/cmd_sink</end>
                <start>router/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_mux.src/bank3a_emif_master_master_limiter.rsp_sink</name>
                <end>bank3a_emif_master_master_limiter/rsp_sink</end>
                <start>rsp_mux/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_4.bank3a_emif_master_master_limiter</path>
          </instanceData>
          <children>
            <node>
              <instanceKey xsi:type="xs:string">my_altera_avalon_sc_fifo_dest_id_fifo</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>BITS_PER_SYMBOL</name>
                    <value>3</value>
                  </parameter>
                  <parameter>
                    <name>CHANNEL_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>EMPTY_LATENCY</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>EMPTY_WIDTH</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>ERROR_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>EXPLICIT_MAXCHANNEL</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>FIFO_DEPTH</name>
                    <value>2</value>
                  </parameter>
                  <parameter>
                    <name>SYMBOLS_PER_BEAT</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYNC_RESET</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>USE_ALMOST_EMPTY_IF</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_ALMOST_FULL_IF</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_FILL_LEVEL</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_MEMORY_BLOCKS</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_PACKETS</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_STORE_FORWARD</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_merlin_traffic_limiter_altera_avalon_sc_fifo</className>
                <version>19.1</version>
                <name>my_altera_avalon_sc_fifo_dest_id_fifo</name>
                <uniqueName>ghrd_hps_system_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_jiqvuxy</uniqueName>
                <nonce>0</nonce>
                <incidentConnections></incidentConnections>
                <path>ghrd_hps_system.mm_interconnect_4.bank3a_emif_master_master_limiter.my_altera_avalon_sc_fifo_dest_id_fifo</path>
              </instanceData>
              <children>
                <node>
                  <instanceKey xsi:type="xs:string">my_altera_avalon_sc_fifo_dest_id_fifo</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>BITS_PER_SYMBOL</name>
                        <value>3</value>
                      </parameter>
                      <parameter>
                        <name>CHANNEL_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>EMPTY_LATENCY</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>EMPTY_WIDTH</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                        <value>false</value>
                      </parameter>
                      <parameter>
                        <name>ERROR_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>EXPLICIT_MAXCHANNEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>FIFO_DEPTH</name>
                        <value>2</value>
                      </parameter>
                      <parameter>
                        <name>SYMBOLS_PER_BEAT</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_ALMOST_EMPTY_IF</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_ALMOST_FULL_IF</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_FILL_LEVEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_MEMORY_BLOCKS</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_PACKETS</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_STORE_FORWARD</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_avalon_sc_fifo</className>
                    <version>19.3.1</version>
                    <name>my_altera_avalon_sc_fifo_dest_id_fifo</name>
                    <uniqueName>ghrd_hps_system_altera_avalon_sc_fifo_1931_vhmcgqy</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections></incidentConnections>
                    <path>ghrd_hps_system.mm_interconnect_4.bank3a_emif_master_master_limiter.my_altera_avalon_sc_fifo_dest_id_fifo.my_altera_avalon_sc_fifo_dest_id_fifo</path>
                  </instanceData>
                  <children></children>
                </node>
              </children>
            </node>
          </children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">bank3a_emif_master_master_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>AV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_SYMBOLS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_ADDRESS_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_ALWAYSBURSTMAXBURST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BITS_PER_SYMBOL</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>AV_BURSTBOUNDARIES</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_SYMBOLS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_BURSTCOUNT_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_BYTEENABLE_W</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_HOLD</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_DATA_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AV_INTERLEAVEBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_ISBIGENDIAN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_LINEWRAPBURSTS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_MAX_PENDING_READ_TRANSACTIONS</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>AV_READLATENCY</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_READ_WAIT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AV_REGISTERINCOMINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_REGISTEROUTGOINGSIGNALS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SETUP_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>AV_SYMBOLS_PER_WORD</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>AV_WRITE_WAIT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESSGROUP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>UAV_ADDRESS_W</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>UAV_BURSTCOUNT_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>UAV_CONSTANT_BURST_BEHAVIOR</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_ADDRESS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_BEGINBURSTTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BEGINTRANSFER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BURSTCOUNT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_BYTEENABLE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_CHIPSELECT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_CLKEN</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_DEBUGACCESS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_LOCK</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_OUTPUTENABLE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_READ</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READDATAVALID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_READRESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_WAITREQUEST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITEDATA</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_WRITERESPONSE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WAITREQUEST_ALLOWANCE</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_master_translator</className>
            <version>19.2</version>
            <name>bank3a_emif_master_master_translator</name>
            <uniqueName>ghrd_hps_system_altera_merlin_master_translator_192_lykd4la</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/bank3a_emif_master_master_translator.clk</name>
                <end>bank3a_emif_master_master_translator/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>23.2</version>
                <name>bank3a_emif_master_master_translator.avalon_universal_master_0/bank3a_emif_master_master_agent.av</name>
                <end>bank3a_emif_master_master_agent/av</end>
                <start>bank3a_emif_master_master_translator/avalon_universal_master_0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>bank3a_emif_master_master_translator_reset_reset_bridge.out_reset/bank3a_emif_master_master_translator.reset</name>
                <end>bank3a_emif_master_master_translator/reset</end>
                <start>bank3a_emif_master_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_4.bank3a_emif_master_master_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">bank3a_emif_master_master_translator_reset_reset_bridge</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACTIVE_LOW_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>NUM_RESET_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNCHRONOUS_EDGES</name>
                <value>deassert</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_reset_bridge</className>
            <version>19.2.0</version>
            <name>bank3a_emif_master_master_translator_reset_reset_bridge</name>
            <uniqueName>ghrd_hps_system_altera_reset_bridge_1920_t4e2nri</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/bank3a_emif_master_master_translator_reset_reset_bridge.clk</name>
                <end>bank3a_emif_master_master_translator_reset_reset_bridge/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>bank3a_emif_master_master_translator_reset_reset_bridge.out_reset/bank3a_emif_master_master_agent.clk_reset</name>
                <end>bank3a_emif_master_master_agent/clk_reset</end>
                <start>bank3a_emif_master_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>bank3a_emif_master_master_translator_reset_reset_bridge.out_reset/bank3a_emif_master_master_limiter.clk_reset</name>
                <end>bank3a_emif_master_master_limiter/clk_reset</end>
                <start>bank3a_emif_master_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>bank3a_emif_master_master_translator_reset_reset_bridge.out_reset/bank3a_emif_master_master_translator.reset</name>
                <end>bank3a_emif_master_master_translator/reset</end>
                <start>bank3a_emif_master_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>bank3a_emif_master_master_translator_reset_reset_bridge.out_reset/cmd_demux.clk_reset</name>
                <end>cmd_demux/clk_reset</end>
                <start>bank3a_emif_master_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>bank3a_emif_master_master_translator_reset_reset_bridge.out_reset/router.clk_reset</name>
                <end>router/clk_reset</end>
                <start>bank3a_emif_master_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>bank3a_emif_master_master_translator_reset_reset_bridge.out_reset/rsp_mux.clk_reset</name>
                <end>rsp_mux/clk_reset</end>
                <start>bank3a_emif_master_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_4.bank3a_emif_master_master_translator_reset_reset_bridge</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_demux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(209) domain(208:207) snoop(206:203) barrier(202:201) ori_burst_size(200:198) response_status(197:196) cache(195:192) protection(191:189) thread_id(188) dest_id(187) src_id(186) qos(185:182) begin_burst(181) data_sideband(180:117) addr_sideband(116:103) burst_type(102:101) burst_size(100:98) burstwrap(97:88) byte_cnt(87:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>210</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>2</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>19.2.1</version>
            <name>cmd_demux</name>
            <uniqueName>ghrd_hps_system_altera_merlin_demultiplexer_1921_pliadaa</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/cmd_demux.clk</name>
                <end>cmd_demux/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>bank3a_emif_master_master_limiter.cmd_src/cmd_demux.sink</name>
                <end>cmd_demux/sink</end>
                <start>bank3a_emif_master_master_limiter/cmd_src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>bank3a_emif_master_master_limiter.cmd_valid/cmd_demux.sink_valid</name>
                <end>cmd_demux/sink_valid</end>
                <start>bank3a_emif_master_master_limiter/cmd_valid</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>bank3a_emif_master_master_translator_reset_reset_bridge.out_reset/cmd_demux.clk_reset</name>
                <end>cmd_demux/clk_reset</end>
                <start>bank3a_emif_master_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_demux.src0/cmd_mux.sink0</name>
                <end>cmd_mux/sink0</end>
                <start>cmd_demux/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_demux.src1/cmd_mux_001.sink0</name>
                <end>cmd_mux_001/sink0</end>
                <start>cmd_demux/src1</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_4.cmd_demux</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_mux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>round-robin</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(209) domain(208:207) snoop(206:203) barrier(202:201) ori_burst_size(200:198) response_status(197:196) cache(195:192) protection(191:189) thread_id(188) dest_id(187) src_id(186) qos(185:182) begin_burst(181) data_sideband(180:117) addr_sideband(116:103) burst_type(102:101) burst_size(100:98) burstwrap(97:88) byte_cnt(87:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>210</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>19.2.1</version>
            <name>cmd_mux</name>
            <uniqueName>ghrd_hps_system_altera_merlin_multiplexer_1921_ei45efq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/cmd_mux.clk</name>
                <end>cmd_mux/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_demux.src0/cmd_mux.sink0</name>
                <end>cmd_mux/sink0</end>
                <start>cmd_demux/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_mux.src/emif_bank3a_s0_axi4_wr_cmd_width_adapter.sink</name>
                <end>emif_bank3a_s0_axi4_wr_cmd_width_adapter/sink</end>
                <start>cmd_mux/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>emif_bank3a_s0_axi4_translator_clk_reset_reset_bridge.out_reset/cmd_mux.clk_reset</name>
                <end>cmd_mux/clk_reset</end>
                <start>emif_bank3a_s0_axi4_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_4.cmd_mux</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">cmd_mux_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>round-robin</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(209) domain(208:207) snoop(206:203) barrier(202:201) ori_burst_size(200:198) response_status(197:196) cache(195:192) protection(191:189) thread_id(188) dest_id(187) src_id(186) qos(185:182) begin_burst(181) data_sideband(180:117) addr_sideband(116:103) burst_type(102:101) burst_size(100:98) burstwrap(97:88) byte_cnt(87:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>210</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>19.2.1</version>
            <name>cmd_mux_001</name>
            <uniqueName>ghrd_hps_system_altera_merlin_multiplexer_1921_ei45efq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/cmd_mux_001.clk</name>
                <end>cmd_mux_001/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_demux.src1/cmd_mux_001.sink0</name>
                <end>cmd_mux_001/sink0</end>
                <start>cmd_demux/src1</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_mux_001.src/emif_bank3a_s0_axi4_rd_cmd_width_adapter.sink</name>
                <end>emif_bank3a_s0_axi4_rd_cmd_width_adapter/sink</end>
                <start>cmd_mux_001/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>emif_bank3a_s0_axi4_translator_clk_reset_reset_bridge.out_reset/cmd_mux_001.clk_reset</name>
                <end>cmd_mux_001/clk_reset</end>
                <start>emif_bank3a_s0_axi4_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_4.cmd_mux_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">emif_bank3a_s0_axi4_agent</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACE_LITE_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ADDR_USER_WIDTH</name>
                <value>14</value>
              </parameter>
              <parameter>
                <name>ADDR_WIDTH</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>AXI_SLAVE_ID_W</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>AXI_VERSION</name>
                <value>AXI4</value>
              </parameter>
              <parameter>
                <name>DATA_USER_WIDTH</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>ENABLE_OOO</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(461) domain(460:459) snoop(458:455) barrier(454:453) ori_burst_size(452:450) response_status(449:448) cache(447:444) protection(443:441) thread_id(440) dest_id(439) src_id(438) qos(437:434) begin_burst(433) data_sideband(432:369) addr_sideband(368:355) burst_type(354:353) burst_size(352:350) burstwrap(349:340) byte_cnt(339:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>PASS_ID_TO_SLAVE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>319</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>288</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_H</name>
                <value>368</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_SIDEBAND_L</name>
                <value>355</value>
              </parameter>
              <parameter>
                <name>PKT_BARRIER_H</name>
                <value>454</value>
              </parameter>
              <parameter>
                <name>PKT_BARRIER_L</name>
                <value>453</value>
              </parameter>
              <parameter>
                <name>PKT_BEGIN_BURST</name>
                <value>433</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_H</name>
                <value>349</value>
              </parameter>
              <parameter>
                <name>PKT_BURSTWRAP_L</name>
                <value>340</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_H</name>
                <value>352</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_SIZE_L</name>
                <value>350</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_H</name>
                <value>354</value>
              </parameter>
              <parameter>
                <name>PKT_BURST_TYPE_L</name>
                <value>353</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_H</name>
                <value>287</value>
              </parameter>
              <parameter>
                <name>PKT_BYTEEN_L</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_H</name>
                <value>339</value>
              </parameter>
              <parameter>
                <name>PKT_BYTE_CNT_L</name>
                <value>326</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_H</name>
                <value>447</value>
              </parameter>
              <parameter>
                <name>PKT_CACHE_L</name>
                <value>444</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_H</name>
                <value>255</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_H</name>
                <value>432</value>
              </parameter>
              <parameter>
                <name>PKT_DATA_SIDEBAND_L</name>
                <value>369</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>439</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>439</value>
              </parameter>
              <parameter>
                <name>PKT_DOMAIN_H</name>
                <value>460</value>
              </parameter>
              <parameter>
                <name>PKT_DOMAIN_L</name>
                <value>459</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_H</name>
                <value>452</value>
              </parameter>
              <parameter>
                <name>PKT_ORI_BURST_SIZE_L</name>
                <value>450</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>443</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>441</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_H</name>
                <value>437</value>
              </parameter>
              <parameter>
                <name>PKT_QOS_L</name>
                <value>434</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_H</name>
                <value>449</value>
              </parameter>
              <parameter>
                <name>PKT_RESPONSE_STATUS_L</name>
                <value>448</value>
              </parameter>
              <parameter>
                <name>PKT_SNOOP_H</name>
                <value>458</value>
              </parameter>
              <parameter>
                <name>PKT_SNOOP_L</name>
                <value>455</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_H</name>
                <value>438</value>
              </parameter>
              <parameter>
                <name>PKT_SRC_ID_L</name>
                <value>438</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_H</name>
                <value>440</value>
              </parameter>
              <parameter>
                <name>PKT_THREAD_ID_L</name>
                <value>440</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_COMPRESSED_READ</name>
                <value>320</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_EXCLUSIVE</name>
                <value>325</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>324</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_POSTED</name>
                <value>321</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>323</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>322</value>
              </parameter>
              <parameter>
                <name>PKT_WUNIQUE</name>
                <value>461</value>
              </parameter>
              <parameter>
                <name>RDATA_WIDTH</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>READ_ACCEPTANCE_CAPABILITY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>462</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_ADDR_USER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_DATA_USER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_MEMORY_BLOCKS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>WDATA_WIDTH</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>WRITE_ACCEPTANCE_CAPABILITY</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_axi_slave_ni</className>
            <version>19.5.0</version>
            <name>emif_bank3a_s0_axi4_agent</name>
            <uniqueName>ghrd_hps_system_altera_merlin_axi_slave_ni_1950_k4yv2wy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/emif_bank3a_s0_axi4_agent.clock_sink</name>
                <end>emif_bank3a_s0_axi4_agent/clock_sink</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>23.2</version>
                <name>emif_bank3a_s0_axi4_agent.altera_axi_master/emif_bank3a_s0_axi4_translator.s0</name>
                <end>emif_bank3a_s0_axi4_translator/s0</end>
                <start>emif_bank3a_s0_axi4_agent/altera_axi_master</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>emif_bank3a_s0_axi4_agent.read_rp/router_002.sink</name>
                <end>router_002/sink</end>
                <start>emif_bank3a_s0_axi4_agent/read_rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>emif_bank3a_s0_axi4_agent.write_rp/router_001.sink</name>
                <end>router_001/sink</end>
                <start>emif_bank3a_s0_axi4_agent/write_rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>emif_bank3a_s0_axi4_rd_cmd_width_adapter.src/emif_bank3a_s0_axi4_agent.read_cp</name>
                <end>emif_bank3a_s0_axi4_agent/read_cp</end>
                <start>emif_bank3a_s0_axi4_rd_cmd_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>emif_bank3a_s0_axi4_translator_clk_reset_reset_bridge.out_reset/emif_bank3a_s0_axi4_agent.reset_sink</name>
                <end>emif_bank3a_s0_axi4_agent/reset_sink</end>
                <start>emif_bank3a_s0_axi4_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>emif_bank3a_s0_axi4_wr_cmd_width_adapter.src/emif_bank3a_s0_axi4_agent.write_cp</name>
                <end>emif_bank3a_s0_axi4_agent/write_cp</end>
                <start>emif_bank3a_s0_axi4_wr_cmd_width_adapter/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_4.emif_bank3a_s0_axi4_agent</path>
          </instanceData>
          <children>
            <node>
              <instanceKey xsi:type="xs:string">my_altera_avalon_sc_fifo_rd</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>BITS_PER_SYMBOL</name>
                    <value>463</value>
                  </parameter>
                  <parameter>
                    <name>CHANNEL_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>EMPTY_LATENCY</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>EMPTY_WIDTH</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>ERROR_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>EXPLICIT_MAXCHANNEL</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>FIFO_DEPTH</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYMBOLS_PER_BEAT</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYNC_RESET</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>USE_ALMOST_EMPTY_IF</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_ALMOST_FULL_IF</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_FILL_LEVEL</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_MEMORY_BLOCKS</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_PACKETS</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_STORE_FORWARD</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_merlin_axi_slave_ni_altera_avalon_sc_fifo</className>
                <version>19.5.0</version>
                <name>my_altera_avalon_sc_fifo_rd</name>
                <uniqueName>ghrd_hps_system_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1950_meou7ny</uniqueName>
                <nonce>0</nonce>
                <incidentConnections></incidentConnections>
                <path>ghrd_hps_system.mm_interconnect_4.emif_bank3a_s0_axi4_agent.my_altera_avalon_sc_fifo_rd</path>
              </instanceData>
              <children>
                <node>
                  <instanceKey xsi:type="xs:string">my_altera_avalon_sc_fifo_rd</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>BITS_PER_SYMBOL</name>
                        <value>463</value>
                      </parameter>
                      <parameter>
                        <name>CHANNEL_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>EMPTY_LATENCY</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>EMPTY_WIDTH</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                        <value>false</value>
                      </parameter>
                      <parameter>
                        <name>ERROR_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>EXPLICIT_MAXCHANNEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>FIFO_DEPTH</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>SYMBOLS_PER_BEAT</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_ALMOST_EMPTY_IF</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_ALMOST_FULL_IF</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_FILL_LEVEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_MEMORY_BLOCKS</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_PACKETS</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_STORE_FORWARD</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_avalon_sc_fifo</className>
                    <version>19.3.1</version>
                    <name>my_altera_avalon_sc_fifo_rd</name>
                    <uniqueName>ghrd_hps_system_altera_avalon_sc_fifo_1931_vhmcgqy</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections></incidentConnections>
                    <path>ghrd_hps_system.mm_interconnect_4.emif_bank3a_s0_axi4_agent.my_altera_avalon_sc_fifo_rd.my_altera_avalon_sc_fifo_rd</path>
                  </instanceData>
                  <children></children>
                </node>
              </children>
            </node>
            <node>
              <instanceKey xsi:type="xs:string">my_altera_avalon_sc_fifo_wr</instanceKey>
              <instanceData xsi:type="data">
                <parameters>
                  <parameter>
                    <name>BITS_PER_SYMBOL</name>
                    <value>463</value>
                  </parameter>
                  <parameter>
                    <name>CHANNEL_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>EMPTY_LATENCY</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>EMPTY_WIDTH</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>ERROR_WIDTH</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>EXPLICIT_MAXCHANNEL</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>FIFO_DEPTH</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYMBOLS_PER_BEAT</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>SYNC_RESET</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>USE_ALMOST_EMPTY_IF</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_ALMOST_FULL_IF</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_FILL_LEVEL</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_MEMORY_BLOCKS</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_PACKETS</name>
                    <value>0</value>
                  </parameter>
                  <parameter>
                    <name>USE_STORE_FORWARD</name>
                    <value>0</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>altera_merlin_axi_slave_ni_altera_avalon_sc_fifo</className>
                <version>19.5.0</version>
                <name>my_altera_avalon_sc_fifo_wr</name>
                <uniqueName>ghrd_hps_system_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1950_meou7ny</uniqueName>
                <nonce>0</nonce>
                <incidentConnections></incidentConnections>
                <path>ghrd_hps_system.mm_interconnect_4.emif_bank3a_s0_axi4_agent.my_altera_avalon_sc_fifo_wr</path>
              </instanceData>
              <children>
                <node>
                  <instanceKey xsi:type="xs:string">my_altera_avalon_sc_fifo_wr</instanceKey>
                  <instanceData xsi:type="data">
                    <parameters>
                      <parameter>
                        <name>BITS_PER_SYMBOL</name>
                        <value>463</value>
                      </parameter>
                      <parameter>
                        <name>CHANNEL_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>EMPTY_LATENCY</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>EMPTY_WIDTH</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>ENABLE_EXPLICIT_MAXCHANNEL</name>
                        <value>false</value>
                      </parameter>
                      <parameter>
                        <name>ERROR_WIDTH</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>EXPLICIT_MAXCHANNEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>FIFO_DEPTH</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>SYMBOLS_PER_BEAT</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>SYNC_RESET</name>
                        <value>1</value>
                      </parameter>
                      <parameter>
                        <name>USE_ALMOST_EMPTY_IF</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_ALMOST_FULL_IF</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_FILL_LEVEL</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_MEMORY_BLOCKS</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_PACKETS</name>
                        <value>0</value>
                      </parameter>
                      <parameter>
                        <name>USE_STORE_FORWARD</name>
                        <value>0</value>
                      </parameter>
                    </parameters>
                    <interconnectAssignments></interconnectAssignments>
                    <className>altera_avalon_sc_fifo</className>
                    <version>19.3.1</version>
                    <name>my_altera_avalon_sc_fifo_wr</name>
                    <uniqueName>ghrd_hps_system_altera_avalon_sc_fifo_1931_vhmcgqy</uniqueName>
                    <nonce>0</nonce>
                    <incidentConnections></incidentConnections>
                    <path>ghrd_hps_system.mm_interconnect_4.emif_bank3a_s0_axi4_agent.my_altera_avalon_sc_fifo_wr.my_altera_avalon_sc_fifo_wr</path>
                  </instanceData>
                  <children></children>
                </node>
              </children>
            </node>
          </children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">emif_bank3a_s0_axi4_rd_cmd_width_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>COMMAND_SIZE_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>CONSTANT_BURST_SIZE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ENABLE_ADDRESS_ALIGNMENT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_MERLIN_PACKET_FORMAT</name>
                <value>wunique(209) domain(208:207) snoop(206:203) barrier(202:201) ori_burst_size(200:198) response_status(197:196) cache(195:192) protection(191:189) thread_id(188) dest_id(187) src_id(186) qos(185:182) begin_burst(181) data_sideband(180:117) addr_sideband(116:103) burst_type(102:101) burst_size(100:98) burstwrap(97:88) byte_cnt(87:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_H</name>
                <value>67</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_H</name>
                <value>97</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_L</name>
                <value>88</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_H</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_L</name>
                <value>98</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_H</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_L</name>
                <value>101</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_H</name>
                <value>87</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_L</name>
                <value>74</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_H</name>
                <value>200</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_L</name>
                <value>198</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_H</name>
                <value>197</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_L</name>
                <value>196</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_COMPRESSED_READ</name>
                <value>68</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_EXCLUSIVE</name>
                <value>73</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_WRITE</name>
                <value>70</value>
              </parameter>
              <parameter>
                <name>IN_ST_DATA_W</name>
                <value>210</value>
              </parameter>
              <parameter>
                <name>OPTIMIZE_FOR_RSP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_MERLIN_PACKET_FORMAT</name>
                <value>wunique(461) domain(460:459) snoop(458:455) barrier(454:453) ori_burst_size(452:450) response_status(449:448) cache(447:444) protection(443:441) thread_id(440) dest_id(439) src_id(438) qos(437:434) begin_burst(433) data_sideband(432:369) addr_sideband(368:355) burst_type(354:353) burst_size(352:350) burstwrap(349:340) byte_cnt(339:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_H</name>
                <value>319</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_L</name>
                <value>288</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_H</name>
                <value>352</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_L</name>
                <value>350</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_H</name>
                <value>354</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_L</name>
                <value>353</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_H</name>
                <value>287</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_L</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_H</name>
                <value>339</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_L</name>
                <value>326</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_H</name>
                <value>255</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_H</name>
                <value>452</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_L</name>
                <value>450</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_H</name>
                <value>449</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_L</name>
                <value>448</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_COMPRESSED_READ</name>
                <value>320</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_EXCLUSIVE</name>
                <value>325</value>
              </parameter>
              <parameter>
                <name>OUT_ST_DATA_W</name>
                <value>462</value>
              </parameter>
              <parameter>
                <name>PACKING</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>RESPONSE_PATH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_width_adapter</className>
            <version>19.2.0</version>
            <name>emif_bank3a_s0_axi4_rd_cmd_width_adapter</name>
            <uniqueName>ghrd_hps_system_altera_merlin_width_adapter_1920_ce3jssy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/emif_bank3a_s0_axi4_rd_cmd_width_adapter.clk</name>
                <end>emif_bank3a_s0_axi4_rd_cmd_width_adapter/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_mux_001.src/emif_bank3a_s0_axi4_rd_cmd_width_adapter.sink</name>
                <end>emif_bank3a_s0_axi4_rd_cmd_width_adapter/sink</end>
                <start>cmd_mux_001/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>emif_bank3a_s0_axi4_rd_cmd_width_adapter.src/emif_bank3a_s0_axi4_agent.read_cp</name>
                <end>emif_bank3a_s0_axi4_agent/read_cp</end>
                <start>emif_bank3a_s0_axi4_rd_cmd_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>emif_bank3a_s0_axi4_translator_clk_reset_reset_bridge.out_reset/emif_bank3a_s0_axi4_rd_cmd_width_adapter.clk_reset</name>
                <end>emif_bank3a_s0_axi4_rd_cmd_width_adapter/clk_reset</end>
                <start>emif_bank3a_s0_axi4_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_4.emif_bank3a_s0_axi4_rd_cmd_width_adapter</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">emif_bank3a_s0_axi4_rd_rsp_width_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>COMMAND_SIZE_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>CONSTANT_BURST_SIZE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ENABLE_ADDRESS_ALIGNMENT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_MERLIN_PACKET_FORMAT</name>
                <value>wunique(461) domain(460:459) snoop(458:455) barrier(454:453) ori_burst_size(452:450) response_status(449:448) cache(447:444) protection(443:441) thread_id(440) dest_id(439) src_id(438) qos(437:434) begin_burst(433) data_sideband(432:369) addr_sideband(368:355) burst_type(354:353) burst_size(352:350) burstwrap(349:340) byte_cnt(339:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_H</name>
                <value>319</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_L</name>
                <value>288</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_H</name>
                <value>349</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_L</name>
                <value>340</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_H</name>
                <value>352</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_L</name>
                <value>350</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_H</name>
                <value>354</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_L</name>
                <value>353</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_H</name>
                <value>287</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_L</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_H</name>
                <value>339</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_L</name>
                <value>326</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_H</name>
                <value>255</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_H</name>
                <value>452</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_L</name>
                <value>450</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_H</name>
                <value>449</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_L</name>
                <value>448</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_COMPRESSED_READ</name>
                <value>320</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_EXCLUSIVE</name>
                <value>325</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_WRITE</name>
                <value>322</value>
              </parameter>
              <parameter>
                <name>IN_ST_DATA_W</name>
                <value>462</value>
              </parameter>
              <parameter>
                <name>OPTIMIZE_FOR_RSP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>OUT_MERLIN_PACKET_FORMAT</name>
                <value>wunique(209) domain(208:207) snoop(206:203) barrier(202:201) ori_burst_size(200:198) response_status(197:196) cache(195:192) protection(191:189) thread_id(188) dest_id(187) src_id(186) qos(185:182) begin_burst(181) data_sideband(180:117) addr_sideband(116:103) burst_type(102:101) burst_size(100:98) burstwrap(97:88) byte_cnt(87:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_H</name>
                <value>67</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_H</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_L</name>
                <value>98</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_H</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_L</name>
                <value>101</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_H</name>
                <value>87</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_L</name>
                <value>74</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_H</name>
                <value>200</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_L</name>
                <value>198</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_H</name>
                <value>197</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_L</name>
                <value>196</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_COMPRESSED_READ</name>
                <value>68</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_EXCLUSIVE</name>
                <value>73</value>
              </parameter>
              <parameter>
                <name>OUT_ST_DATA_W</name>
                <value>210</value>
              </parameter>
              <parameter>
                <name>PACKING</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>RESPONSE_PATH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_width_adapter</className>
            <version>19.2.0</version>
            <name>emif_bank3a_s0_axi4_rd_rsp_width_adapter</name>
            <uniqueName>ghrd_hps_system_altera_merlin_width_adapter_1920_hyziola</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/emif_bank3a_s0_axi4_rd_rsp_width_adapter.clk</name>
                <end>emif_bank3a_s0_axi4_rd_rsp_width_adapter/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>emif_bank3a_s0_axi4_rd_rsp_width_adapter.src/rsp_demux_001.sink</name>
                <end>rsp_demux_001/sink</end>
                <start>emif_bank3a_s0_axi4_rd_rsp_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>emif_bank3a_s0_axi4_translator_clk_reset_reset_bridge.out_reset/emif_bank3a_s0_axi4_rd_rsp_width_adapter.clk_reset</name>
                <end>emif_bank3a_s0_axi4_rd_rsp_width_adapter/clk_reset</end>
                <start>emif_bank3a_s0_axi4_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>router_002.src/emif_bank3a_s0_axi4_rd_rsp_width_adapter.sink</name>
                <end>emif_bank3a_s0_axi4_rd_rsp_width_adapter/sink</end>
                <start>router_002/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_4.emif_bank3a_s0_axi4_rd_rsp_width_adapter</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">emif_bank3a_s0_axi4_translator</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACE_LITE_SUPPORT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>COMBINED_ACCEPTANCE_CAPABILITY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>COMBINED_ISSUING_CAPABILITY</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>DATA_WIDTH</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>M0_ADDR_WIDTH</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>M0_AXI_VERSION</name>
                <value>AXI4</value>
              </parameter>
              <parameter>
                <name>M0_BURST_LENGTH_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>M0_ID_WIDTH</name>
                <value>7</value>
              </parameter>
              <parameter>
                <name>M0_LOCK_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>M0_READ_ADDR_USER_WIDTH</name>
                <value>14</value>
              </parameter>
              <parameter>
                <name>M0_READ_DATA_USER_WIDTH</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>M0_WRITE_ADDR_USER_WIDTH</name>
                <value>14</value>
              </parameter>
              <parameter>
                <name>M0_WRITE_DATA_USER_WIDTH</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>M0_WRITE_RESPONSE_DATA_USER_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>READ_ACCEPTANCE_CAPABILITY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>READ_DATA_REORDERING_DEPTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>READ_ISSUING_CAPABILITY</name>
                <value>16</value>
              </parameter>
              <parameter>
                <name>S0_ADDR_WIDTH</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>S0_AXI_VERSION</name>
                <value>AXI4</value>
              </parameter>
              <parameter>
                <name>S0_BURST_LENGTH_WIDTH</name>
                <value>8</value>
              </parameter>
              <parameter>
                <name>S0_ID_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>S0_LOCK_WIDTH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>S0_READ_ADDR_USER_WIDTH</name>
                <value>14</value>
              </parameter>
              <parameter>
                <name>S0_READ_DATA_USER_WIDTH</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>S0_WRITE_ADDR_USER_WIDTH</name>
                <value>14</value>
              </parameter>
              <parameter>
                <name>S0_WRITE_DATA_USER_WIDTH</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>S0_WRITE_RESPONSE_DATA_USER_WIDTH</name>
                <value>64</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARCACHE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARLOCK</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARPROT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARQOS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARREGION</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_M0_ARUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWCACHE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWLOCK</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWPROT</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWQOS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWREGION</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_M0_AWUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_BRESP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_BUSER</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>USE_M0_RRESP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_RUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_WLAST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_M0_WUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARBURST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARCACHE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARLEN</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARLOCK</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARQOS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARREGION</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARSIZE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_ARUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWBURST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWCACHE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWLEN</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWLOCK</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWQOS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWREGION</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWSIZE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_AWUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_BID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_BRESP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_BUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_RID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_RLAST</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_RRESP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_RUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_WSTRB</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_S0_WUSER</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>WRITE_ACCEPTANCE_CAPABILITY</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>WRITE_ISSUING_CAPABILITY</name>
                <value>16</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_axi_translator</className>
            <version>19.2.1</version>
            <name>emif_bank3a_s0_axi4_translator</name>
            <uniqueName>ghrd_hps_system_altera_merlin_axi_translator_1921_uetfduq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/emif_bank3a_s0_axi4_translator.clk</name>
                <end>emif_bank3a_s0_axi4_translator/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>defaultConnection</name>
                    <value>false</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>domainAlias</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>addressWidthSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>baseAddress</name>
                    <value>0x0000</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>arbitrationPriority</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>slaveDataWidthSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>addressMapSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon</className>
                <version>23.2</version>
                <name>emif_bank3a_s0_axi4_agent.altera_axi_master/emif_bank3a_s0_axi4_translator.s0</name>
                <end>emif_bank3a_s0_axi4_translator/s0</end>
                <start>emif_bank3a_s0_axi4_agent/altera_axi_master</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>emif_bank3a_s0_axi4_translator_clk_reset_reset_bridge.out_reset/emif_bank3a_s0_axi4_translator.clk_reset</name>
                <end>emif_bank3a_s0_axi4_translator/clk_reset</end>
                <start>emif_bank3a_s0_axi4_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_4.emif_bank3a_s0_axi4_translator</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">emif_bank3a_s0_axi4_translator_clk_reset_reset_bridge</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ACTIVE_LOW_RESET</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>NUM_RESET_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>SYNCHRONOUS_EDGES</name>
                <value>deassert</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_RESET_REQUEST</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_reset_bridge</className>
            <version>19.2.0</version>
            <name>emif_bank3a_s0_axi4_translator_clk_reset_reset_bridge</name>
            <uniqueName>ghrd_hps_system_altera_reset_bridge_1920_t4e2nri</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/emif_bank3a_s0_axi4_translator_clk_reset_reset_bridge.clk</name>
                <end>emif_bank3a_s0_axi4_translator_clk_reset_reset_bridge/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>emif_bank3a_s0_axi4_translator_clk_reset_reset_bridge.out_reset/cmd_mux.clk_reset</name>
                <end>cmd_mux/clk_reset</end>
                <start>emif_bank3a_s0_axi4_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>emif_bank3a_s0_axi4_translator_clk_reset_reset_bridge.out_reset/cmd_mux_001.clk_reset</name>
                <end>cmd_mux_001/clk_reset</end>
                <start>emif_bank3a_s0_axi4_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>emif_bank3a_s0_axi4_translator_clk_reset_reset_bridge.out_reset/emif_bank3a_s0_axi4_agent.reset_sink</name>
                <end>emif_bank3a_s0_axi4_agent/reset_sink</end>
                <start>emif_bank3a_s0_axi4_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>emif_bank3a_s0_axi4_translator_clk_reset_reset_bridge.out_reset/emif_bank3a_s0_axi4_rd_cmd_width_adapter.clk_reset</name>
                <end>emif_bank3a_s0_axi4_rd_cmd_width_adapter/clk_reset</end>
                <start>emif_bank3a_s0_axi4_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>emif_bank3a_s0_axi4_translator_clk_reset_reset_bridge.out_reset/emif_bank3a_s0_axi4_rd_rsp_width_adapter.clk_reset</name>
                <end>emif_bank3a_s0_axi4_rd_rsp_width_adapter/clk_reset</end>
                <start>emif_bank3a_s0_axi4_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>emif_bank3a_s0_axi4_translator_clk_reset_reset_bridge.out_reset/emif_bank3a_s0_axi4_translator.clk_reset</name>
                <end>emif_bank3a_s0_axi4_translator/clk_reset</end>
                <start>emif_bank3a_s0_axi4_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>emif_bank3a_s0_axi4_translator_clk_reset_reset_bridge.out_reset/emif_bank3a_s0_axi4_wr_cmd_width_adapter.clk_reset</name>
                <end>emif_bank3a_s0_axi4_wr_cmd_width_adapter/clk_reset</end>
                <start>emif_bank3a_s0_axi4_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>emif_bank3a_s0_axi4_translator_clk_reset_reset_bridge.out_reset/emif_bank3a_s0_axi4_wr_rsp_width_adapter.clk_reset</name>
                <end>emif_bank3a_s0_axi4_wr_rsp_width_adapter/clk_reset</end>
                <start>emif_bank3a_s0_axi4_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>emif_bank3a_s0_axi4_translator_clk_reset_reset_bridge.out_reset/router_001.clk_reset</name>
                <end>router_001/clk_reset</end>
                <start>emif_bank3a_s0_axi4_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>emif_bank3a_s0_axi4_translator_clk_reset_reset_bridge.out_reset/router_002.clk_reset</name>
                <end>router_002/clk_reset</end>
                <start>emif_bank3a_s0_axi4_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>emif_bank3a_s0_axi4_translator_clk_reset_reset_bridge.out_reset/rsp_demux.clk_reset</name>
                <end>rsp_demux/clk_reset</end>
                <start>emif_bank3a_s0_axi4_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>emif_bank3a_s0_axi4_translator_clk_reset_reset_bridge.out_reset/rsp_demux_001.clk_reset</name>
                <end>rsp_demux_001/clk_reset</end>
                <start>emif_bank3a_s0_axi4_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_4.emif_bank3a_s0_axi4_translator_clk_reset_reset_bridge</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">emif_bank3a_s0_axi4_wr_cmd_width_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>COMMAND_SIZE_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>CONSTANT_BURST_SIZE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ENABLE_ADDRESS_ALIGNMENT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_MERLIN_PACKET_FORMAT</name>
                <value>wunique(209) domain(208:207) snoop(206:203) barrier(202:201) ori_burst_size(200:198) response_status(197:196) cache(195:192) protection(191:189) thread_id(188) dest_id(187) src_id(186) qos(185:182) begin_burst(181) data_sideband(180:117) addr_sideband(116:103) burst_type(102:101) burst_size(100:98) burstwrap(97:88) byte_cnt(87:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_H</name>
                <value>67</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_H</name>
                <value>97</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_L</name>
                <value>88</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_H</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_L</name>
                <value>98</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_H</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_L</name>
                <value>101</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_H</name>
                <value>87</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_L</name>
                <value>74</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_H</name>
                <value>200</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_L</name>
                <value>198</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_H</name>
                <value>197</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_L</name>
                <value>196</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_COMPRESSED_READ</name>
                <value>68</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_EXCLUSIVE</name>
                <value>73</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_WRITE</name>
                <value>70</value>
              </parameter>
              <parameter>
                <name>IN_ST_DATA_W</name>
                <value>210</value>
              </parameter>
              <parameter>
                <name>OPTIMIZE_FOR_RSP</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_MERLIN_PACKET_FORMAT</name>
                <value>wunique(461) domain(460:459) snoop(458:455) barrier(454:453) ori_burst_size(452:450) response_status(449:448) cache(447:444) protection(443:441) thread_id(440) dest_id(439) src_id(438) qos(437:434) begin_burst(433) data_sideband(432:369) addr_sideband(368:355) burst_type(354:353) burst_size(352:350) burstwrap(349:340) byte_cnt(339:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_H</name>
                <value>319</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_L</name>
                <value>288</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_H</name>
                <value>352</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_L</name>
                <value>350</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_H</name>
                <value>354</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_L</name>
                <value>353</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_H</name>
                <value>287</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_L</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_H</name>
                <value>339</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_L</name>
                <value>326</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_H</name>
                <value>255</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_H</name>
                <value>452</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_L</name>
                <value>450</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_H</name>
                <value>449</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_L</name>
                <value>448</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_COMPRESSED_READ</name>
                <value>320</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_EXCLUSIVE</name>
                <value>325</value>
              </parameter>
              <parameter>
                <name>OUT_ST_DATA_W</name>
                <value>462</value>
              </parameter>
              <parameter>
                <name>PACKING</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>RESPONSE_PATH</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_width_adapter</className>
            <version>19.2.0</version>
            <name>emif_bank3a_s0_axi4_wr_cmd_width_adapter</name>
            <uniqueName>ghrd_hps_system_altera_merlin_width_adapter_1920_ce3jssy</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/emif_bank3a_s0_axi4_wr_cmd_width_adapter.clk</name>
                <end>emif_bank3a_s0_axi4_wr_cmd_width_adapter/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>cmd_mux.src/emif_bank3a_s0_axi4_wr_cmd_width_adapter.sink</name>
                <end>emif_bank3a_s0_axi4_wr_cmd_width_adapter/sink</end>
                <start>cmd_mux/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>emif_bank3a_s0_axi4_translator_clk_reset_reset_bridge.out_reset/emif_bank3a_s0_axi4_wr_cmd_width_adapter.clk_reset</name>
                <end>emif_bank3a_s0_axi4_wr_cmd_width_adapter/clk_reset</end>
                <start>emif_bank3a_s0_axi4_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>emif_bank3a_s0_axi4_wr_cmd_width_adapter.src/emif_bank3a_s0_axi4_agent.write_cp</name>
                <end>emif_bank3a_s0_axi4_agent/write_cp</end>
                <start>emif_bank3a_s0_axi4_wr_cmd_width_adapter/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_4.emif_bank3a_s0_axi4_wr_cmd_width_adapter</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">emif_bank3a_s0_axi4_wr_rsp_width_adapter</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>COMMAND_SIZE_W</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>CONSTANT_BURST_SIZE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>ENABLE_ADDRESS_ALIGNMENT</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_MERLIN_PACKET_FORMAT</name>
                <value>wunique(461) domain(460:459) snoop(458:455) barrier(454:453) ori_burst_size(452:450) response_status(449:448) cache(447:444) protection(443:441) thread_id(440) dest_id(439) src_id(438) qos(437:434) begin_burst(433) data_sideband(432:369) addr_sideband(368:355) burst_type(354:353) burst_size(352:350) burstwrap(349:340) byte_cnt(339:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_H</name>
                <value>319</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ADDR_L</name>
                <value>288</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_H</name>
                <value>349</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURSTWRAP_L</name>
                <value>340</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_H</name>
                <value>352</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_SIZE_L</name>
                <value>350</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_H</name>
                <value>354</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BURST_TYPE_L</name>
                <value>353</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_H</name>
                <value>287</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTEEN_L</name>
                <value>256</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_H</name>
                <value>339</value>
              </parameter>
              <parameter>
                <name>IN_PKT_BYTE_CNT_L</name>
                <value>326</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_H</name>
                <value>255</value>
              </parameter>
              <parameter>
                <name>IN_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_H</name>
                <value>452</value>
              </parameter>
              <parameter>
                <name>IN_PKT_ORI_BURST_SIZE_L</name>
                <value>450</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_H</name>
                <value>449</value>
              </parameter>
              <parameter>
                <name>IN_PKT_RESPONSE_STATUS_L</name>
                <value>448</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_COMPRESSED_READ</name>
                <value>320</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_EXCLUSIVE</name>
                <value>325</value>
              </parameter>
              <parameter>
                <name>IN_PKT_TRANS_WRITE</name>
                <value>322</value>
              </parameter>
              <parameter>
                <name>IN_ST_DATA_W</name>
                <value>462</value>
              </parameter>
              <parameter>
                <name>OPTIMIZE_FOR_RSP</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>OUT_MERLIN_PACKET_FORMAT</name>
                <value>wunique(209) domain(208:207) snoop(206:203) barrier(202:201) ori_burst_size(200:198) response_status(197:196) cache(195:192) protection(191:189) thread_id(188) dest_id(187) src_id(186) qos(185:182) begin_burst(181) data_sideband(180:117) addr_sideband(116:103) burst_type(102:101) burst_size(100:98) burstwrap(97:88) byte_cnt(87:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_H</name>
                <value>67</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_H</name>
                <value>100</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_SIZE_L</name>
                <value>98</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_H</name>
                <value>102</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BURST_TYPE_L</name>
                <value>101</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_H</name>
                <value>35</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTEEN_L</name>
                <value>32</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_H</name>
                <value>87</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_BYTE_CNT_L</name>
                <value>74</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_H</name>
                <value>31</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_DATA_L</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_H</name>
                <value>200</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_ORI_BURST_SIZE_L</name>
                <value>198</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_H</name>
                <value>197</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_RESPONSE_STATUS_L</name>
                <value>196</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_COMPRESSED_READ</name>
                <value>68</value>
              </parameter>
              <parameter>
                <name>OUT_PKT_TRANS_EXCLUSIVE</name>
                <value>73</value>
              </parameter>
              <parameter>
                <name>OUT_ST_DATA_W</name>
                <value>210</value>
              </parameter>
              <parameter>
                <name>PACKING</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>RESPONSE_PATH</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_width_adapter</className>
            <version>19.2.0</version>
            <name>emif_bank3a_s0_axi4_wr_rsp_width_adapter</name>
            <uniqueName>ghrd_hps_system_altera_merlin_width_adapter_1920_hyziola</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/emif_bank3a_s0_axi4_wr_rsp_width_adapter.clk</name>
                <end>emif_bank3a_s0_axi4_wr_rsp_width_adapter/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>emif_bank3a_s0_axi4_translator_clk_reset_reset_bridge.out_reset/emif_bank3a_s0_axi4_wr_rsp_width_adapter.clk_reset</name>
                <end>emif_bank3a_s0_axi4_wr_rsp_width_adapter/clk_reset</end>
                <start>emif_bank3a_s0_axi4_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>emif_bank3a_s0_axi4_wr_rsp_width_adapter.src/rsp_demux.sink</name>
                <end>rsp_demux/sink</end>
                <start>emif_bank3a_s0_axi4_wr_rsp_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>router_001.src/emif_bank3a_s0_axi4_wr_rsp_width_adapter.sink</name>
                <end>emif_bank3a_s0_axi4_wr_rsp_width_adapter/sink</end>
                <start>router_001/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_4.emif_bank3a_s0_axi4_wr_rsp_width_adapter</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>01,10</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0,0</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x100000000,0x100000000</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(209) domain(208:207) snoop(206:203) barrier(202:201) ori_burst_size(200:198) response_status(197:196) cache(195:192) protection(191:189) thread_id(188) dest_id(187) src_id(186) qos(185:182) begin_burst(181) data_sideband(180:117) addr_sideband(116:103) burst_type(102:101) burst_size(100:98) burstwrap(97:88) byte_cnt(87:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1,1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>67</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>36</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>187</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>187</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>191</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>189</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>71</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>70</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0,0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0,0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:01:0x0:0x100000000:write:1:0:0:1,0:10:0x0:0x100000000:read:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0,0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>210</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>write,read</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>19.2.1</version>
            <name>router</name>
            <uniqueName>ghrd_hps_system_altera_merlin_router_1921_i5d5uoq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/router.clk</name>
                <end>router/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>bank3a_emif_master_master_agent.cp/router.sink</name>
                <end>router/sink</end>
                <start>bank3a_emif_master_master_agent/cp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>bank3a_emif_master_master_translator_reset_reset_bridge.out_reset/router.clk_reset</name>
                <end>router/clk_reset</end>
                <start>bank3a_emif_master_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>router.src/bank3a_emif_master_master_limiter.cmd_sink</name>
                <end>bank3a_emif_master_master_limiter/cmd_sink</end>
                <start>router/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_4.router</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(461) domain(460:459) snoop(458:455) barrier(454:453) ori_burst_size(452:450) response_status(449:448) cache(447:444) protection(443:441) thread_id(440) dest_id(439) src_id(438) qos(437:434) begin_burst(433) data_sideband(432:369) addr_sideband(368:355) burst_type(354:353) burst_size(352:350) burstwrap(349:340) byte_cnt(339:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>319</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>288</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>439</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>439</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>443</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>441</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>323</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>322</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:1:0x0:0x0:both:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>462</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>both</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>19.2.1</version>
            <name>router_001</name>
            <uniqueName>ghrd_hps_system_altera_merlin_router_1921_kz2ozgi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/router_001.clk</name>
                <end>router_001/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>emif_bank3a_s0_axi4_agent.write_rp/router_001.sink</name>
                <end>router_001/sink</end>
                <start>emif_bank3a_s0_axi4_agent/write_rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>emif_bank3a_s0_axi4_translator_clk_reset_reset_bridge.out_reset/router_001.clk_reset</name>
                <end>router_001/clk_reset</end>
                <start>emif_bank3a_s0_axi4_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>router_001.src/emif_bank3a_s0_axi4_wr_rsp_width_adapter.sink</name>
                <end>emif_bank3a_s0_axi4_wr_rsp_width_adapter/sink</end>
                <start>router_001/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_4.router_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">router_002</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>CHANNEL_ID</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DECODER_TYPE</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_CHANNEL</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_DESTID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>DEFAULT_RD_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DEFAULT_WR_CHANNEL</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>DESTINATION_ID</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>END_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>HAS_USER_DEFAULT_SLAVE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MEMORY_ALIASING_DECODE</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(461) domain(460:459) snoop(458:455) barrier(454:453) ori_burst_size(452:450) response_status(449:448) cache(447:444) protection(443:441) thread_id(440) dest_id(439) src_id(438) qos(437:434) begin_burst(433) data_sideband(432:369) addr_sideband(368:355) burst_type(354:353) burst_size(352:350) burstwrap(349:340) byte_cnt(339:326) trans_exclusive(325) trans_lock(324) trans_read(323) trans_write(322) trans_posted(321) trans_compressed_read(320) addr(319:288) byteen(287:256) data(255:0)</value>
              </parameter>
              <parameter>
                <name>NON_SECURED_TAG</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_H</name>
                <value>319</value>
              </parameter>
              <parameter>
                <name>PKT_ADDR_L</name>
                <value>288</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_H</name>
                <value>439</value>
              </parameter>
              <parameter>
                <name>PKT_DEST_ID_L</name>
                <value>439</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_H</name>
                <value>443</value>
              </parameter>
              <parameter>
                <name>PKT_PROTECTION_L</name>
                <value>441</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_READ</name>
                <value>323</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_WRITE</name>
                <value>322</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_LIST</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SECURED_RANGE_PAIRS</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>SLAVES_INFO</name>
                <value>0:1:0x0:0x0:both:1:0:0:1</value>
              </parameter>
              <parameter>
                <name>SPAN_OFFSET</name>
                <value></value>
              </parameter>
              <parameter>
                <name>START_ADDRESS</name>
                <value>0x0</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>462</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>TYPE_OF_TRANSACTION</name>
                <value>both</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_router</className>
            <version>19.2.1</version>
            <name>router_002</name>
            <uniqueName>ghrd_hps_system_altera_merlin_router_1921_kz2ozgi</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/router_002.clk</name>
                <end>router_002/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>emif_bank3a_s0_axi4_agent.read_rp/router_002.sink</name>
                <end>router_002/sink</end>
                <start>emif_bank3a_s0_axi4_agent/read_rp</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>emif_bank3a_s0_axi4_translator_clk_reset_reset_bridge.out_reset/router_002.clk_reset</name>
                <end>router_002/clk_reset</end>
                <start>emif_bank3a_s0_axi4_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>router_002.src/emif_bank3a_s0_axi4_rd_rsp_width_adapter.sink</name>
                <end>emif_bank3a_s0_axi4_rd_rsp_width_adapter/sink</end>
                <start>router_002/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_4.router_002</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_demux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(209) domain(208:207) snoop(206:203) barrier(202:201) ori_burst_size(200:198) response_status(197:196) cache(195:192) protection(191:189) thread_id(188) dest_id(187) src_id(186) qos(185:182) begin_burst(181) data_sideband(180:117) addr_sideband(116:103) burst_type(102:101) burst_size(100:98) burstwrap(97:88) byte_cnt(87:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>210</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>19.2.1</version>
            <name>rsp_demux</name>
            <uniqueName>ghrd_hps_system_altera_merlin_demultiplexer_1921_tw22kyq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/rsp_demux.clk</name>
                <end>rsp_demux/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>emif_bank3a_s0_axi4_translator_clk_reset_reset_bridge.out_reset/rsp_demux.clk_reset</name>
                <end>rsp_demux/clk_reset</end>
                <start>emif_bank3a_s0_axi4_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>emif_bank3a_s0_axi4_wr_rsp_width_adapter.src/rsp_demux.sink</name>
                <end>rsp_demux/sink</end>
                <start>emif_bank3a_s0_axi4_wr_rsp_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_demux.src0/rsp_mux.sink0</name>
                <end>rsp_mux/sink0</end>
                <start>rsp_demux/src0</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_4.rsp_demux</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_demux_001</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(209) domain(208:207) snoop(206:203) barrier(202:201) ori_burst_size(200:198) response_status(197:196) cache(195:192) protection(191:189) thread_id(188) dest_id(187) src_id(186) qos(185:182) begin_burst(181) data_sideband(180:117) addr_sideband(116:103) burst_type(102:101) burst_size(100:98) burstwrap(97:88) byte_cnt(87:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_OUTPUTS</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>210</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>VALID_WIDTH</name>
                <value>1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_demultiplexer</className>
            <version>19.2.1</version>
            <name>rsp_demux_001</name>
            <uniqueName>ghrd_hps_system_altera_merlin_demultiplexer_1921_tw22kyq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/rsp_demux_001.clk</name>
                <end>rsp_demux_001/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>emif_bank3a_s0_axi4_rd_rsp_width_adapter.src/rsp_demux_001.sink</name>
                <end>rsp_demux_001/sink</end>
                <start>emif_bank3a_s0_axi4_rd_rsp_width_adapter/src</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>emif_bank3a_s0_axi4_translator_clk_reset_reset_bridge.out_reset/rsp_demux_001.clk_reset</name>
                <end>rsp_demux_001/clk_reset</end>
                <start>emif_bank3a_s0_axi4_translator_clk_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_demux_001.src0/rsp_mux.sink1</name>
                <end>rsp_mux/sink1</end>
                <start>rsp_demux_001/src0</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_4.rsp_demux_001</path>
          </instanceData>
          <children></children>
        </node>
        <node>
          <instanceKey xsi:type="xs:string">rsp_mux</instanceKey>
          <instanceData xsi:type="data">
            <parameters>
              <parameter>
                <name>ARBITRATION_SCHEME</name>
                <value>no-arb</value>
              </parameter>
              <parameter>
                <name>ARBITRATION_SHARES</name>
                <value>1,1</value>
              </parameter>
              <parameter>
                <name>MERLIN_PACKET_FORMAT</name>
                <value>wunique(209) domain(208:207) snoop(206:203) barrier(202:201) ori_burst_size(200:198) response_status(197:196) cache(195:192) protection(191:189) thread_id(188) dest_id(187) src_id(186) qos(185:182) begin_burst(181) data_sideband(180:117) addr_sideband(116:103) burst_type(102:101) burst_size(100:98) burstwrap(97:88) byte_cnt(87:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)</value>
              </parameter>
              <parameter>
                <name>NUM_INPUTS</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>PIPELINE_ARB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>PKT_TRANS_LOCK</name>
                <value>72</value>
              </parameter>
              <parameter>
                <name>ST_CHANNEL_W</name>
                <value>2</value>
              </parameter>
              <parameter>
                <name>ST_DATA_W</name>
                <value>210</value>
              </parameter>
              <parameter>
                <name>SYNC_RESET</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>USE_EXTERNAL_ARB</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>altera_merlin_multiplexer</className>
            <version>19.2.1</version>
            <name>rsp_mux</name>
            <uniqueName>ghrd_hps_system_altera_merlin_multiplexer_1921_jg7u4mq</uniqueName>
            <nonce>0</nonce>
            <incidentConnections>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>clockRateSysInfo</name>
                    <value></value>
                  </parameter>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>clock</className>
                <version>23.2</version>
                <name>agilex_5_soc_h2f_user1_clk_clock_bridge.out_clk/rsp_mux.clk</name>
                <end>rsp_mux/clk</end>
                <start>agilex_5_soc_h2f_user1_clk_clock_bridge/out_clk</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>resetDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockDomainSysInfo</name>
                    <value>-1</value>
                  </parameter>
                  <parameter>
                    <name>clockResetSysInfo</name>
                    <value></value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>reset</className>
                <version>23.2</version>
                <name>bank3a_emif_master_master_translator_reset_reset_bridge.out_reset/rsp_mux.clk_reset</name>
                <end>rsp_mux/clk_reset</end>
                <start>bank3a_emif_master_master_translator_reset_reset_bridge/out_reset</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_demux.src0/rsp_mux.sink0</name>
                <end>rsp_mux/sink0</end>
                <start>rsp_demux/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_demux_001.src0/rsp_mux.sink1</name>
                <end>rsp_mux/sink1</end>
                <start>rsp_demux_001/src0</start>
              </incidentConnection>
              <incidentConnection>
                <parameters>
                  <parameter>
                    <name>qsys_mm.piplineType</name>
                    <value>PIPELINE_STAGE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.insertDefaultSlave</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableOutOfOrderSupport</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableInstrumentation</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.widthAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectResetSource</name>
                    <value>DEFAULT</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.burstAdapterImplementation</name>
                    <value>GENERIC_CONVERTER</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.optimizeRdFifoSize</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.responseFifoType</name>
                    <value>REGISTER_BASED</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.clockCrossingAdapter</name>
                    <value>HANDSHAKE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.maxAdditionalLatency</name>
                    <value>1</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.syncResets</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableAllPipelines</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.enableEccProtection</name>
                    <value>FALSE</value>
                  </parameter>
                  <parameter>
                    <name>qsys_mm.interconnectType</name>
                    <value>STANDARD</value>
                  </parameter>
                </parameters>
                <interconnectAssignments></interconnectAssignments>
                <className>avalon_streaming</className>
                <version>23.2</version>
                <name>rsp_mux.src/bank3a_emif_master_master_limiter.rsp_sink</name>
                <end>bank3a_emif_master_master_limiter/rsp_sink</end>
                <start>rsp_mux/src</start>
              </incidentConnection>
            </incidentConnections>
            <path>ghrd_hps_system.mm_interconnect_4.rsp_mux</path>
          </instanceData>
          <children></children>
        </node>
      </children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">niosv_sys_0</instanceKey>
      <instanceData xsi:type="data">
        <parameters></parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>niosv_sys</className>
        <version>1.0</version>
        <name>niosv_sys_0</name>
        <uniqueName>niosv_sys</uniqueName>
        <fixedName>niosv_sys</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.2</version>
            <end>niosv_sys_0/clk_100m</end>
            <start>agilex_5_soc/h2f_user1_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>23.2</version>
            <end>mm_interconnect_0/niosv_sys_0_axi_bridge_m0</end>
            <start>niosv_sys_0/axi_bridge_m0</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>13</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>13</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>niosv_sys_0/reset_in</end>
            <start>reset_in/out_reset</start>
          </incidentConnection>
        </incidentConnections>
        <path>ghrd_hps_system.niosv_sys_0</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">onchip_sram</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>autoInitializationFileName</name>
            <value>ghrd_hps_system_onchip_sram</value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value>&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clk1&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;axi_s1&lt;/name&gt;
                &lt;type&gt;axi4&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;s1_arid&lt;/name&gt;
                        &lt;role&gt;arid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;7&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s1_araddr&lt;/name&gt;
                        &lt;role&gt;araddr&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;15&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s1_arlen&lt;/name&gt;
                        &lt;role&gt;arlen&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s1_arsize&lt;/name&gt;
                        &lt;role&gt;arsize&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s1_arburst&lt;/name&gt;
                        &lt;role&gt;arburst&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s1_arready&lt;/name&gt;
                        &lt;role&gt;arready&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s1_arvalid&lt;/name&gt;
                        &lt;role&gt;arvalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s1_awid&lt;/name&gt;
                        &lt;role&gt;awid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;7&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s1_awaddr&lt;/name&gt;
                        &lt;role&gt;awaddr&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;15&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s1_awlen&lt;/name&gt;
                        &lt;role&gt;awlen&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s1_awsize&lt;/name&gt;
                        &lt;role&gt;awsize&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s1_awburst&lt;/name&gt;
                        &lt;role&gt;awburst&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s1_awready&lt;/name&gt;
                        &lt;role&gt;awready&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s1_awvalid&lt;/name&gt;
                        &lt;role&gt;awvalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s1_rid&lt;/name&gt;
                        &lt;role&gt;rid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;7&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s1_rdata&lt;/name&gt;
                        &lt;role&gt;rdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s1_rlast&lt;/name&gt;
                        &lt;role&gt;rlast&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s1_rready&lt;/name&gt;
                        &lt;role&gt;rready&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s1_rvalid&lt;/name&gt;
                        &lt;role&gt;rvalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s1_rresp&lt;/name&gt;
                        &lt;role&gt;rresp&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s1_wdata&lt;/name&gt;
                        &lt;role&gt;wdata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s1_wstrb&lt;/name&gt;
                        &lt;role&gt;wstrb&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s1_wlast&lt;/name&gt;
                        &lt;role&gt;wlast&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s1_wready&lt;/name&gt;
                        &lt;role&gt;wready&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s1_wvalid&lt;/name&gt;
                        &lt;role&gt;wvalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s1_bid&lt;/name&gt;
                        &lt;role&gt;bid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;7&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s1_bresp&lt;/name&gt;
                        &lt;role&gt;bresp&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s1_bready&lt;/name&gt;
                        &lt;role&gt;bready&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s1_bvalid&lt;/name&gt;
                        &lt;role&gt;bvalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;trustzoneAware&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumOutstandingReads&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumOutstandingWrites&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumOutstandingTransactions&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readAcceptanceCapability&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeAcceptanceCapability&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;combinedAcceptanceCapability&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readDataReorderingDepth&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;reset1&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;intel_onchip_memory&lt;/className&gt;
        &lt;version&gt;1.4.6&lt;/version&gt;
        &lt;displayName&gt;On-Chip Memory II (RAM or ROM) Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;autoInitializationFileName&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;UNIQUE_ID&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;NONE&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;deviceFamily&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_FAMILY&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;NONE&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;deviceFeatures&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.String&lt;/parameterType&gt;
                &lt;systemInfotype&gt;DEVICE_FEATURES&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;axi_s1&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;axi_s1&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name='axi_s1' start='0x0' end='0x8000' datawidth='64' /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;15&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                            &lt;value&gt;64&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>defaultBoundary</name>
            <value>&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;clk1&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;axi_s1&lt;/name&gt;
            &lt;type&gt;axi4&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;s1_arid&lt;/name&gt;
                    &lt;role&gt;arid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;7&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s1_araddr&lt;/name&gt;
                    &lt;role&gt;araddr&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;15&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s1_arlen&lt;/name&gt;
                    &lt;role&gt;arlen&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s1_arsize&lt;/name&gt;
                    &lt;role&gt;arsize&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s1_arburst&lt;/name&gt;
                    &lt;role&gt;arburst&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s1_arready&lt;/name&gt;
                    &lt;role&gt;arready&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s1_arvalid&lt;/name&gt;
                    &lt;role&gt;arvalid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s1_awid&lt;/name&gt;
                    &lt;role&gt;awid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;7&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s1_awaddr&lt;/name&gt;
                    &lt;role&gt;awaddr&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;15&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s1_awlen&lt;/name&gt;
                    &lt;role&gt;awlen&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s1_awsize&lt;/name&gt;
                    &lt;role&gt;awsize&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;3&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s1_awburst&lt;/name&gt;
                    &lt;role&gt;awburst&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s1_awready&lt;/name&gt;
                    &lt;role&gt;awready&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s1_awvalid&lt;/name&gt;
                    &lt;role&gt;awvalid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s1_rid&lt;/name&gt;
                    &lt;role&gt;rid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;7&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s1_rdata&lt;/name&gt;
                    &lt;role&gt;rdata&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;64&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s1_rlast&lt;/name&gt;
                    &lt;role&gt;rlast&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s1_rready&lt;/name&gt;
                    &lt;role&gt;rready&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s1_rvalid&lt;/name&gt;
                    &lt;role&gt;rvalid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s1_rresp&lt;/name&gt;
                    &lt;role&gt;rresp&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s1_wdata&lt;/name&gt;
                    &lt;role&gt;wdata&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;64&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s1_wstrb&lt;/name&gt;
                    &lt;role&gt;wstrb&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;8&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s1_wlast&lt;/name&gt;
                    &lt;role&gt;wlast&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s1_wready&lt;/name&gt;
                    &lt;role&gt;wready&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s1_wvalid&lt;/name&gt;
                    &lt;role&gt;wvalid&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s1_bid&lt;/name&gt;
                    &lt;role&gt;bid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;7&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s1_bresp&lt;/name&gt;
                    &lt;role&gt;bresp&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;2&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s1_bready&lt;/name&gt;
                    &lt;role&gt;bready&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
                &lt;port&gt;
                    &lt;name&gt;s1_bvalid&lt;/name&gt;
                    &lt;role&gt;bvalid&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/assignmentValueMap&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedReset&lt;/key&gt;
                        &lt;value&gt;reset1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;trustzoneAware&lt;/key&gt;
                        &lt;value&gt;true&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumOutstandingReads&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumOutstandingWrites&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;maximumOutstandingTransactions&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readAcceptanceCapability&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;writeAcceptanceCapability&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;combinedAcceptanceCapability&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;readDataReorderingDepth&lt;/key&gt;
                        &lt;value&gt;1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;bridgesToMaster&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;reset1&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;reset&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk1&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>deviceFamily</name>
            <value>Agilex 5</value>
          </parameter>
          <parameter>
            <name>deviceFeatures</name>
            <value>ADDER_CHAIN_ONLY_IN_LAB 0 ADVANCED_INFO 0 ALE_HAS_FAST_LUT5OUT 1 ALE_HAS_FAST_LUT6OUT 1 ALLOWS_COMPILING_OTHER_FAMILY_IP 0 ALLOW_DIFF_SUFFIX_MIGRATION 0 ALLOW_NO_JTAG_ID 0 ANY_QFP 0 ASSEMBLER_BCM_CHECK_DISABLED 0 ASSERT_TIMING_ROUTING_DELAYS_HAS_ALL_EXPECTED_DATA 0 ASSERT_TIMING_ROUTING_DELAYS_NO_AUTOFILL 0 BLACKLISTS_HIERARCHIES 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 CORE_BLOCK_DATA_LEIMS_MERGED 0 CORRELATED_TIMING_MODEL 0 DISABLE_COMPILER_SUPPORT 0 DISABLE_CRC_ERROR_DETECTION 0 DISABLE_DUAL_BOOT 0 DISABLE_ERAM_PRELOAD 0 DOES_NOT_HAVE_DPA_SILICON_FIX_IN_ENGINEERING_SAMPLE 0 DOES_NOT_SUPPORT_TIMING_MODELS_FOR_ROUTING_WIRES_WITH_ONLY_REDUNDANT_FANOUTS 0 DSP 0 DSP_PRIME_SUPPORTED 0 DUMP_ASM_LAB_BITS_FOR_POWER 0 ECCN_3A991 0 ECCN_5A002 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 ENABLE_HIGH_SPEED_HSSI 0 ENABLE_PHYSICAL_DESIGN_PLANNER 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FAST_POWER_ON_RESET 0 FF_PACKING_THROUGH_C_D 0 FINAL_DEVICE_MODEL 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FM_PHASE2 0 FM_REVB 0 FORBID_MIGRATION_ES_WITH_PRODUCTION 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HARDCOPY_PROTOTYPE 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 0 HAS_ADVANCED_IO_TIMING_SUPPORT 0 HAS_ALM_SUPPORT 1 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 1 HAS_AUTO_FIT_SUPPORT 0 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BCM_PIN_BASED_AIOT_SUPPORT 0 HAS_BENEFICIAL_SKEW_SUPPORT 0 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 1 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 0 HAS_CORE_HIPI_SUPPORT 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CROSS_FEATURE_VERTICAL_MIGRATION_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 0 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 1 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 0 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_DIB 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_EPEQ_SUPPORT 1 HAS_ERROR_DETECTION_SUPPORT 1 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 0 HAS_FAST_PRESERVATION_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 1 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 0 HAS_FUNCTIONAL_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 1 HAS_GLITCH_FILTERING_SUPPORT 0 HAS_HARDCOPYII_SUPPORT 0 HAS_HARDCOPY_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIER_PARTIAL_RECONFIG_SUPPORT 1 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 0 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_BLOCK 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 0 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 0 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LAB_LATCHES 1 HAS_LEIM_HIPI_DEPOPULATION_SUPPORT 1 HAS_LEIM_RES_MERGED_IN_RR_GRAPH 0 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 0 HAS_MINMAX_TIMING_MODELING_SUPPORT 0 HAS_MIN_TIMING_ANALYSIS_SUPPORT 0 HAS_MISSING_PAD_INFO 0 HAS_MISSING_PKG_INFO 0 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 1 HAS_NADDER_STYLE_FF 1 HAS_NADDER_STYLE_LCELL_COMB 1 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 1 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 0 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_DATA_DRIVEN_PACKAGE_INFO 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 1 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PERIPHERY_HIPI_SUPPORT 1 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 1 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 1 HAS_PRELIMINARY_HSSI_TO_PLD_MCF_CONNECTIVITY 0 HAS_PRE_FITTER_FPP_SUPPORT 1 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 1 HAS_PVA_SUPPORT 0 HAS_QHD_INCREMENTAL_TIMING_CLOSURE_SUPPORT 1 HAS_QHD_IP_REUSE_INTEGRATION_SUPPORT 1 HAS_QHD_PARTITIONS_SUPPORT 1 HAS_QSPI_RESET_SUPPORT 0 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 1 HAS_RAPID_RECOMPILE_SUPPORT 1 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_REVC_IO 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 0 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 0 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMPLIFIED_PARTIAL_RECONFIG_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SIP_TILE_SUPPORT 1 HAS_SPEED_GRADE_OFFSET 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 0 HAS_SYNTHESIS_ON_ATOMS 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 1 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 1 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 0 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 0 HAS_VIRTUAL_DEVICES 0 HAS_VOLTAGE_REGULATOR 0 HAS_WYSIWYG_DFFEAS_SUPPORT 0 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 0 INSTALLED 1 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_STATIC_PART 0 INTERNAL_USE_ONLY 0 IN_BRINGUP 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_32_BIT_QUARTUS_COMPATIBLE 0 IS_ALTERA_QSPI_DEVICE 0 IS_ASC_DEVICE 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DQS_IN_BUFFER_REDUCTION 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_JZ_NEW_BINNING_PLAN 0 IS_LOWER_POWER 0 IS_LOW_POWER_PART 0 IS_MCP_DEVICE 0 IS_QSPI_DEVICE 0 IS_REVE_SILICON 0 IS_SC_DEVICE 0 IS_SDM_LITE 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 IS_TSUNAMI_VER 0 IS_UDM_BASED 0 LABLINE_HAS_SAME_LEIM_FANOUTS_FOR_ALL_ALMS 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 1 LUT6_REQUIRE_C_D_DUPLICATION 1 LUTRAM_DATA_IN_FF_MUST_BE_HIPI 0 LVDS_IO 0 M20K_MEMORY 0 MAC_NEGATE_SUPPORT_DISABLED 0 MLAB_MEMORY 0 NOT_AUTOSELECTED 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NOT_SUPPORTED_BY_QPA 0 NO_CLOCK_REGION 0 NO_DATA_FILES 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PCF 0 NO_PINTABLE_AND_FULLCHIP_SUPPORT 0 NO_PIN_OUT 0 NO_POF 0 NO_ROUTING 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 PINTABLE_OPTIONAL 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 PRE_ND5_L_FINALITY 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 QPA_USES_PAN2 1 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 0 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRES_TLG 0 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 1 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 0 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 0 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 SM_DEVICE 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_ADVANCED_SECURITY 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 0 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_EASIC 0 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_PW0 0 SUPPORTS_HIPI_RETIMING 1 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 1 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_MAIB_C4BUMP 0 SUPPORTS_MIN_CORNER_DMF_GENERATION 1 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_PARTIAL_MIGRATION 0 SUPPORTS_PSEUDO_LATCHES_ONLY 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 0 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 0 SUPPORTS_TIMING_CLOSURE_CORNERS 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORTS_VID_ALGORITHM 1 SUPPORT_HBM_IN_EPE 0 SUPPORT_HIGH_SPEED_HPS 0 SUPPORT_MULTIPLE_PAD_PER_PIN 0 SUPPORT_UIB 0 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 U2B2_SUPPORT_NOT_READY 0 USES_ACV_FOR_FLED 0 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 0 USES_DETAILED_REDTAX_WITH_DSPF_ROUTING_MODELS 0 USES_DEV 1 USES_DMF_TIMING 0 USES_DSPF_ROUTING_MODELS 0 USES_DSP_FROM_PREVIOUS_FAMILY 0 USES_ESTIMATED_TIMING 0 USES_EXTRACTION_CORNERS_WITH_DSPF_ROUTING_MODELS 0 USES_FAMILY_PART_INFO 0 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_ANNOTATION_FOR_LAB_OUTPUTS 1 USES_LIBERTY_ANNOTATION_FOR_M20K_DSP_OUTPUTS 1 USES_LIBERTY_TIMING 0 USES_MULTIPLE_VID_VOLTAGES 0 USES_PARASITIC_LOADS_WITH_DSPF_ROUTING_MODELS 0 USES_PART_SPECIFIC_DEV_FILES 0 USES_RAM_FROM_PREVIOUS_FAMILY 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 0 USES_TIMING_ROUTING_DELAYS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 1 USE_ADVANCED_IO_POWER_BY_DEFAULT 0 USE_ADVANCED_IO_TIMING_BY_DEFAULT 0 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 0 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SDM_CONFIGURATION 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 0 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 1 USE_VIRTUAL_DEV_NAME_FOR_FDI 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0 VERMEER_USES_TSUNAMI_DIE 0 VIRTUAL_PACKAGE 0 WHITEBOARD_SUPPORT 0 WORKS_AROUND_MISSING_RED_FLAGS_IN_DSPF_ROUTING_MODELS 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 0</value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value>&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;ghrd_hps_system_intel_onchip_memory_0&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;ghrd_hps_system_intel_onchip_memory_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ghrd_hps_system_intel_onchip_memory_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;ghrd_hps_system_intel_onchip_memory_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ghrd_hps_system_intel_onchip_memory_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;ghrd_hps_system_intel_onchip_memory_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ghrd_hps_system_intel_onchip_memory_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;ghrd_hps_system_intel_onchip_memory_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ghrd_hps_system_intel_onchip_memory_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;ghrd_hps_system_intel_onchip_memory_0&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ghrd_hps_system_intel_onchip_memory_0&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>hdlParameters</name>
            <value>&lt;hdlParameterDescriptorDefinitionList/&gt;</value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/ghrd_hps_system/ghrd_hps_system_intel_onchip_memory_0.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value>&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.ALLOW_IN_SYSTEM_MEMORY_CONTENT_EDITOR&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.CONTENTS_INFO&lt;/key&gt;
            &lt;value&gt;""&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.DUAL_PORT&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.GUI_RAM_BLOCK_TYPE&lt;/key&gt;
            &lt;value&gt;M20K&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.INIT_CONTENTS_FILE&lt;/key&gt;
            &lt;value&gt;UNUSED&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.INIT_MEM_CONTENT&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.INSTANCE_ID&lt;/key&gt;
            &lt;value&gt;NONE&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.NON_DEFAULT_INIT_FILE_ENABLED&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.RAM_BLOCK_TYPE&lt;/key&gt;
            &lt;value&gt;M20K&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.READ_DURING_WRITE_MODE&lt;/key&gt;
            &lt;value&gt;DONT_CARE&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.SINGLE_CLOCK_OP&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.SIZE_MULTIPLE&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.SIZE_VALUE&lt;/key&gt;
            &lt;value&gt;32768&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.WRITABLE&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.memoryInfo.DAT_SYM_INSTALL_DIR&lt;/key&gt;
            &lt;value&gt;SIM_DIR&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.memoryInfo.GENERATE_DAT_SYM&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.memoryInfo.GENERATE_HEX&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.memoryInfo.HAS_BYTE_LANE&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.memoryInfo.HEX_INSTALL_DIR&lt;/key&gt;
            &lt;value&gt;QPF_DIR&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.memoryInfo.MEM_INIT_DATA_WIDTH&lt;/key&gt;
            &lt;value&gt;64&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.memoryInfo.MEM_INIT_FILENAME&lt;/key&gt;
            &lt;value&gt;UNUSED&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;postgeneration.simulation.init_file.param_name&lt;/key&gt;
            &lt;value&gt;INIT_FILE&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;postgeneration.simulation.init_file.type&lt;/key&gt;
            &lt;value&gt;MEM_INIT&lt;/value&gt;
        &lt;/entry&gt;
    &lt;/assignmentValueMap&gt;
&lt;/assignmentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>onchip_sram</name>
        <uniqueName>ghrd_hps_system_intel_onchip_memory_0</uniqueName>
        <fixedName>ghrd_hps_system_intel_onchip_memory_0</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>3</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.2</version>
            <end>onchip_sram/clk1</end>
            <start>agilex_5_soc/h2f_user0_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>23.2</version>
            <end>onchip_sram/axi_s1</end>
            <start>mm_interconnect_2/onchip_sram_axi_s1</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>onchip_sram/reset1</end>
            <start>rst_controller_003/reset_out</start>
          </incidentConnection>
        </incidentConnections>
        <path>ghrd_hps_system.onchip_sram</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">peripheral_sys_0</instanceKey>
      <instanceData xsi:type="data">
        <parameters></parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>peripheral_sys</className>
        <version>1.0</version>
        <name>peripheral_sys_0</name>
        <uniqueName>peripheral_sys</uniqueName>
        <fixedName>peripheral_sys</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.2</version>
            <end>peripheral_sys_0/clk</end>
            <start>agilex_5_soc/h2f_user1_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>interruptsUsedSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>irqNumber</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>interrupt</className>
            <version>23.2</version>
            <end>peripheral_sys_0/dipsw_irq</end>
            <start>irq_mapper/receiver0</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>interruptsUsedSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>irqNumber</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>interrupt</className>
            <version>23.2</version>
            <end>peripheral_sys_0/jtag_uart_irq</end>
            <start>irq_mapper/receiver2</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>interruptsUsedSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>irqNumber</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>interrupt</className>
            <version>23.2</version>
            <end>peripheral_sys_0/pb_irq</end>
            <start>irq_mapper/receiver3</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>23.2</version>
            <end>peripheral_sys_0/mm_peripheral_bridge_s0</end>
            <start>mm_interconnect_2/peripheral_sys_0_mm_peripheral_bridge_s0</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>13</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>13</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>peripheral_sys_0/reset</end>
            <start>reset_in/out_reset</start>
          </incidentConnection>
        </incidentConnections>
        <path>ghrd_hps_system.peripheral_sys_0</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">reset_in</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>AUTO_CLK_CLOCK_RATE</name>
            <value>-1</value>
          </parameter>
          <parameter>
            <name>componentDefinition</name>
            <value>&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;in_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;out_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;out_reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                        &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectReset&lt;/key&gt;
                            &lt;value&gt;in_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedResetSinks&lt;/key&gt;
                            &lt;value&gt;in_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_reset_bridge&lt;/className&gt;
        &lt;version&gt;19.2.0&lt;/version&gt;
        &lt;displayName&gt;Reset Bridge Intel FPGA IP&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;-1&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;AUTO_CLK_CLOCK_RATE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;clk&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;-1&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>defaultBoundary</name>
            <value>&lt;boundaryDefinition&gt;
    &lt;interfaces&gt;
        &lt;interface&gt;
            &lt;name&gt;clk&lt;/name&gt;
            &lt;type&gt;clock&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;clk&lt;/name&gt;
                    &lt;role&gt;clk&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;clockRate&lt;/key&gt;
                        &lt;value&gt;0&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;externallyDriven&lt;/key&gt;
                        &lt;value&gt;false&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;ptfSchematicName&lt;/key&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;in_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;false&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;in_reset&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Input&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
        &lt;interface&gt;
            &lt;name&gt;out_reset&lt;/name&gt;
            &lt;type&gt;reset&lt;/type&gt;
            &lt;isStart&gt;true&lt;/isStart&gt;
            &lt;ports&gt;
                &lt;port&gt;
                    &lt;name&gt;out_reset&lt;/name&gt;
                    &lt;role&gt;reset&lt;/role&gt;
                    &lt;direction&gt;Output&lt;/direction&gt;
                    &lt;width&gt;1&lt;/width&gt;
                    &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                    &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;terminationValue&gt;0&lt;/terminationValue&gt;
                &lt;/port&gt;
            &lt;/ports&gt;
            &lt;assignments&gt;
                &lt;assignmentValueMap/&gt;
            &lt;/assignments&gt;
            &lt;parameters&gt;
                &lt;parameterValueMap&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedClock&lt;/key&gt;
                        &lt;value&gt;clk&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedDirectReset&lt;/key&gt;
                        &lt;value&gt;in_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;associatedResetSinks&lt;/key&gt;
                        &lt;value&gt;in_reset&lt;/value&gt;
                    &lt;/entry&gt;
                    &lt;entry&gt;
                        &lt;key&gt;synchronousEdges&lt;/key&gt;
                        &lt;value&gt;DEASSERT&lt;/value&gt;
                    &lt;/entry&gt;
                &lt;/parameterValueMap&gt;
            &lt;/parameters&gt;
        &lt;/interface&gt;
    &lt;/interfaces&gt;
&lt;/boundaryDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value>&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;ghrd_hps_system_reset_in&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;ghrd_hps_system_reset_in&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ghrd_hps_system_reset_in&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;ghrd_hps_system_reset_in&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ghrd_hps_system_reset_in&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;ghrd_hps_system_reset_in&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ghrd_hps_system_reset_in&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;ghrd_hps_system_reset_in&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ghrd_hps_system_reset_in&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;ghrd_hps_system_reset_in&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;ghrd_hps_system_reset_in&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;CDC_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>hdlParameters</name>
            <value>&lt;hdlParameterDescriptorDefinitionList/&gt;</value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/ghrd_hps_system/ghrd_hps_system_reset_in.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value>&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;</value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>reset_in</name>
        <uniqueName>ghrd_hps_system_reset_in</uniqueName>
        <fixedName>ghrd_hps_system_reset_in</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.2</version>
            <end>reset_in/clk</end>
            <start>agilex_5_soc/h2f_user1_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>13</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>13</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>agilex_5_soc/f2sdram_axi_reset</end>
            <start>reset_in/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>13</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>13</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>agilex_5_soc/fpga2hps_reset</end>
            <start>reset_in/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>13</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>13</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>agilex_5_soc/hps2fpga_axi_reset</end>
            <start>reset_in/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>13</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>13</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>agilex_5_soc/lwhps2fpga_axi_reset</end>
            <start>reset_in/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>13</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>13</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>bank3a_emif_master/clk_reset</end>
            <start>reset_in/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>13</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>13</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>f2sdram_only_master/clk_reset</end>
            <start>reset_in/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>13</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>13</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>niosv_sys_0/reset_in</end>
            <start>reset_in/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>13</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>13</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>peripheral_sys_0/reset</end>
            <start>reset_in/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>rst_controller_002/reset_in1</end>
            <start>reset_in/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>rst_controller_003/reset_in0</end>
            <start>reset_in/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>rst_controller_004/reset_in0</end>
            <start>reset_in/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>rst_controller_005/reset_in0</end>
            <start>reset_in/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>rst_controller_006/reset_in1</end>
            <start>reset_in/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>13</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>13</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>video_sys_0/reset</end>
            <start>reset_in/out_reset</start>
          </incidentConnection>
        </incidentConnections>
        <path>ghrd_hps_system.reset_in</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">rst_controller</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>ADAPT_RESET_REQUEST</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>MIN_RST_ASSERTION_TIME</name>
            <value>3</value>
          </parameter>
          <parameter>
            <name>NUM_RESET_INPUTS</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>OUTPUT_RESET_SYNC_EDGES</name>
            <value>none</value>
          </parameter>
          <parameter>
            <name>RESET_REQUEST_PRESENT</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>RESET_REQ_EARLY_DSRT_TIME</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>RESET_REQ_WAIT_TIME</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>SYNC_DEPTH</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN0</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN1</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN10</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN11</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN12</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN13</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN14</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN15</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN2</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN3</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN4</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN5</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN6</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN7</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN8</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN9</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_INPUT</name>
            <value>0</value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_reset_controller</className>
        <version>19.2.1</version>
        <name>rst_controller</name>
        <uniqueName>altera_reset_controller</uniqueName>
        <fixedName>altera_reset_controller</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>rst_controller/reset_in0</end>
            <start>agilex_5_soc/h2f_cold_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>rst_controller/reset_in1</end>
            <start>agilex_5_soc/h2f_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>emif_bank3a/core_init_n_0</end>
            <start>rst_controller/reset_out</start>
          </incidentConnection>
        </incidentConnections>
        <path>ghrd_hps_system.rst_controller</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">rst_controller_001</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>ADAPT_RESET_REQUEST</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>MIN_RST_ASSERTION_TIME</name>
            <value>3</value>
          </parameter>
          <parameter>
            <name>NUM_RESET_INPUTS</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>OUTPUT_RESET_SYNC_EDGES</name>
            <value>deassert</value>
          </parameter>
          <parameter>
            <name>RESET_REQUEST_PRESENT</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>RESET_REQ_EARLY_DSRT_TIME</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>RESET_REQ_WAIT_TIME</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>SYNC_DEPTH</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN0</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN1</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN10</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN11</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN12</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN13</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN14</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN15</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN2</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN3</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN4</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN5</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN6</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN7</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN8</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN9</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_INPUT</name>
            <value>0</value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_reset_controller</className>
        <version>19.2.1</version>
        <name>rst_controller_001</name>
        <uniqueName>altera_reset_controller</uniqueName>
        <fixedName>altera_reset_controller</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>rst_controller_001/reset_in0</end>
            <start>agilex_5_soc/h2f_cold_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>rst_controller_001/reset_in1</end>
            <start>agilex_5_soc/h2f_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.2</version>
            <end>rst_controller_001/clk</end>
            <start>agilex_5_soc/h2f_user1_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>emif_bank3a/s0_axil_rst_n</end>
            <start>rst_controller_001/reset_out</start>
          </incidentConnection>
        </incidentConnections>
        <path>ghrd_hps_system.rst_controller_001</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">rst_controller_002</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>ADAPT_RESET_REQUEST</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>MIN_RST_ASSERTION_TIME</name>
            <value>3</value>
          </parameter>
          <parameter>
            <name>NUM_RESET_INPUTS</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>OUTPUT_RESET_SYNC_EDGES</name>
            <value>none</value>
          </parameter>
          <parameter>
            <name>RESET_REQUEST_PRESENT</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>RESET_REQ_EARLY_DSRT_TIME</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>RESET_REQ_WAIT_TIME</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>SYNC_DEPTH</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN0</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN1</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN10</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN11</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN12</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN13</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN14</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN15</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN2</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN3</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN4</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN5</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN6</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN7</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN8</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN9</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_INPUT</name>
            <value>0</value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_reset_controller</className>
        <version>19.2.1</version>
        <name>rst_controller_002</name>
        <uniqueName>altera_reset_controller</uniqueName>
        <fixedName>altera_reset_controller</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>rst_controller_002/reset_in0</end>
            <start>fpga_only_master/master_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>rst_controller_002/reset_in1</end>
            <start>reset_in/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>fpga_only_master/clk_reset</end>
            <start>rst_controller_002/reset_out</start>
          </incidentConnection>
        </incidentConnections>
        <path>ghrd_hps_system.rst_controller_002</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">rst_controller_003</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>ADAPT_RESET_REQUEST</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>MIN_RST_ASSERTION_TIME</name>
            <value>3</value>
          </parameter>
          <parameter>
            <name>NUM_RESET_INPUTS</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>OUTPUT_RESET_SYNC_EDGES</name>
            <value>deassert</value>
          </parameter>
          <parameter>
            <name>RESET_REQUEST_PRESENT</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>RESET_REQ_EARLY_DSRT_TIME</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>RESET_REQ_WAIT_TIME</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>SYNC_DEPTH</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN0</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN1</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN10</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN11</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN12</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN13</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN14</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN15</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN2</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN3</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN4</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN5</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN6</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN7</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN8</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN9</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_INPUT</name>
            <value>0</value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_reset_controller</className>
        <version>19.2.1</version>
        <name>rst_controller_003</name>
        <uniqueName>altera_reset_controller</uniqueName>
        <fixedName>altera_reset_controller</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.2</version>
            <end>rst_controller_003/clk</end>
            <start>agilex_5_soc/h2f_user0_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>rst_controller_003/reset_in0</end>
            <start>reset_in/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>onchip_sram/reset1</end>
            <start>rst_controller_003/reset_out</start>
          </incidentConnection>
        </incidentConnections>
        <path>ghrd_hps_system.rst_controller_003</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">rst_controller_004</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>ADAPT_RESET_REQUEST</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>MIN_RST_ASSERTION_TIME</name>
            <value>3</value>
          </parameter>
          <parameter>
            <name>NUM_RESET_INPUTS</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>OUTPUT_RESET_SYNC_EDGES</name>
            <value>both</value>
          </parameter>
          <parameter>
            <name>RESET_REQUEST_PRESENT</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>RESET_REQ_EARLY_DSRT_TIME</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>RESET_REQ_WAIT_TIME</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>SYNC_DEPTH</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN0</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN1</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN10</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN11</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN12</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN13</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN14</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN15</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN2</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN3</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN4</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN5</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN6</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN7</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN8</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN9</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_INPUT</name>
            <value>0</value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_reset_controller</className>
        <version>19.2.1</version>
        <name>rst_controller_004</name>
        <uniqueName>altera_reset_controller</uniqueName>
        <fixedName>altera_reset_controller</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.2</version>
            <end>rst_controller_004/clk</end>
            <start>agilex_5_soc/h2f_user1_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>rst_controller_004/reset_in0</end>
            <start>reset_in/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>mm_interconnect_0/niosv_sys_0_axi_bridge_m0_translator_clk_reset_reset_bridge_in_reset</end>
            <start>rst_controller_004/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>mm_interconnect_1/f2sdram_only_master_master_translator_reset_reset_bridge_in_reset</end>
            <start>rst_controller_004/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>mm_interconnect_2/agilex_5_soc_hps2fpga_translator_clk_reset_reset_bridge_in_reset</end>
            <start>rst_controller_004/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>mm_interconnect_2/peripheral_sys_0_reset_reset_bridge_in_reset</end>
            <start>rst_controller_004/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>mm_interconnect_3/agilex_5_soc_lwhps2fpga_translator_clk_reset_reset_bridge_in_reset</end>
            <start>rst_controller_004/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>mm_interconnect_3/video_sys_0_reset_reset_bridge_in_reset</end>
            <start>rst_controller_004/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>mm_interconnect_4/bank3a_emif_master_master_translator_reset_reset_bridge_in_reset</end>
            <start>rst_controller_004/reset_out</start>
          </incidentConnection>
        </incidentConnections>
        <path>ghrd_hps_system.rst_controller_004</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">rst_controller_005</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>ADAPT_RESET_REQUEST</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>MIN_RST_ASSERTION_TIME</name>
            <value>3</value>
          </parameter>
          <parameter>
            <name>NUM_RESET_INPUTS</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>OUTPUT_RESET_SYNC_EDGES</name>
            <value>both</value>
          </parameter>
          <parameter>
            <name>RESET_REQUEST_PRESENT</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>RESET_REQ_EARLY_DSRT_TIME</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>RESET_REQ_WAIT_TIME</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>SYNC_DEPTH</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN0</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN1</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN10</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN11</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN12</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN13</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN14</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN15</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN2</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN3</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN4</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN5</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN6</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN7</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN8</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN9</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_INPUT</name>
            <value>0</value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_reset_controller</className>
        <version>19.2.1</version>
        <name>rst_controller_005</name>
        <uniqueName>altera_reset_controller</uniqueName>
        <fixedName>altera_reset_controller</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.2</version>
            <end>rst_controller_005/clk</end>
            <start>agilex_5_soc/h2f_user0_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>rst_controller_005/reset_in0</end>
            <start>reset_in/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>mm_interconnect_2/onchip_sram_axi_s1_translator_clk_reset_reset_bridge_in_reset</end>
            <start>rst_controller_005/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>mm_interconnect_2/onchip_sram_reset1_reset_bridge_in_reset</end>
            <start>rst_controller_005/reset_out</start>
          </incidentConnection>
        </incidentConnections>
        <path>ghrd_hps_system.rst_controller_005</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">rst_controller_006</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>ADAPT_RESET_REQUEST</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>MIN_RST_ASSERTION_TIME</name>
            <value>3</value>
          </parameter>
          <parameter>
            <name>NUM_RESET_INPUTS</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>OUTPUT_RESET_SYNC_EDGES</name>
            <value>both</value>
          </parameter>
          <parameter>
            <name>RESET_REQUEST_PRESENT</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>RESET_REQ_EARLY_DSRT_TIME</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>RESET_REQ_WAIT_TIME</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>SYNC_DEPTH</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN0</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN1</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN10</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN11</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN12</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN13</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN14</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN15</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN2</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN3</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN4</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN5</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN6</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN7</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN8</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN9</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_INPUT</name>
            <value>0</value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_reset_controller</className>
        <version>19.2.1</version>
        <name>rst_controller_006</name>
        <uniqueName>altera_reset_controller</uniqueName>
        <fixedName>altera_reset_controller</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.2</version>
            <end>rst_controller_006/clk</end>
            <start>agilex_5_soc/h2f_user1_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>rst_controller_006/reset_in0</end>
            <start>fpga_only_master/master_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>rst_controller_006/reset_in1</end>
            <start>reset_in/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>mm_interconnect_2/crosser_002_in_clk_reset_reset_bridge_in_reset</end>
            <start>rst_controller_006/reset_out</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>mm_interconnect_2/fpga_only_master_master_translator_reset_reset_bridge_in_reset</end>
            <start>rst_controller_006/reset_out</start>
          </incidentConnection>
        </incidentConnections>
        <path>ghrd_hps_system.rst_controller_006</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">rst_controller_007</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>ADAPT_RESET_REQUEST</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>MIN_RST_ASSERTION_TIME</name>
            <value>3</value>
          </parameter>
          <parameter>
            <name>NUM_RESET_INPUTS</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>OUTPUT_RESET_SYNC_EDGES</name>
            <value>both</value>
          </parameter>
          <parameter>
            <name>RESET_REQUEST_PRESENT</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>RESET_REQ_EARLY_DSRT_TIME</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>RESET_REQ_WAIT_TIME</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>SYNC_DEPTH</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN0</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN1</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN10</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN11</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN12</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN13</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN14</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN15</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN2</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN3</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN4</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN5</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN6</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN7</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN8</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN9</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_INPUT</name>
            <value>0</value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_reset_controller</className>
        <version>19.2.1</version>
        <name>rst_controller_007</name>
        <uniqueName>altera_reset_controller</uniqueName>
        <fixedName>altera_reset_controller</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>rst_controller_007/reset_in0</end>
            <start>agilex_5_soc/h2f_cold_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>rst_controller_007/reset_in1</end>
            <start>agilex_5_soc/h2f_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.2</version>
            <end>rst_controller_007/clk</end>
            <start>agilex_5_soc/h2f_user1_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>mm_interconnect_3/emif_bank3a_s0_axil_agent_reset_sink_reset_bridge_in_reset</end>
            <start>rst_controller_007/reset_out</start>
          </incidentConnection>
        </incidentConnections>
        <path>ghrd_hps_system.rst_controller_007</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">rst_controller_008</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>ADAPT_RESET_REQUEST</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>MIN_RST_ASSERTION_TIME</name>
            <value>3</value>
          </parameter>
          <parameter>
            <name>NUM_RESET_INPUTS</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>OUTPUT_RESET_SYNC_EDGES</name>
            <value>both</value>
          </parameter>
          <parameter>
            <name>RESET_REQUEST_PRESENT</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>RESET_REQ_EARLY_DSRT_TIME</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>RESET_REQ_WAIT_TIME</name>
            <value>1</value>
          </parameter>
          <parameter>
            <name>SYNC_DEPTH</name>
            <value>2</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN0</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN1</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN10</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN11</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN12</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN13</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN14</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN15</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN2</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN3</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN4</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN5</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN6</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN7</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN8</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_IN9</name>
            <value>0</value>
          </parameter>
          <parameter>
            <name>USE_RESET_REQUEST_INPUT</name>
            <value>0</value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_reset_controller</className>
        <version>19.2.1</version>
        <name>rst_controller_008</name>
        <uniqueName>altera_reset_controller</uniqueName>
        <fixedName>altera_reset_controller</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>clockRateSysInfo</name>
                <value>-1</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.2</version>
            <end>rst_controller_008/clk</end>
            <start>agilex_5_soc/h2f_user1_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>rst_controller_008/reset_in0</end>
            <start>emif_bank3a/usr_rst_n_0</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>mm_interconnect_4/emif_bank3a_s0_axi4_translator_clk_reset_reset_bridge_in_reset</end>
            <start>rst_controller_008/reset_out</start>
          </incidentConnection>
        </incidentConnections>
        <path>ghrd_hps_system.rst_controller_008</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">video_sys_0</instanceKey>
      <instanceData xsi:type="data">
        <parameters></parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>video_sys</className>
        <version>1.0</version>
        <name>video_sys_0</name>
        <uniqueName>video_sys</uniqueName>
        <fixedName>video_sys</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>clockRateSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>4</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>clock</className>
            <version>23.2</version>
            <end>video_sys_0/clk</end>
            <start>agilex_5_soc/h2f_user1_clk</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>interruptsUsedSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>irqNumber</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>interrupt</className>
            <version>23.2</version>
            <end>video_sys_0/hdmi_dmac</end>
            <start>irq_mapper/receiver1</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>23.2</version>
            <end>video_sys_0/mm_video_bridge_s0</end>
            <start>mm_interconnect_3/video_sys_0_mm_video_bridge_s0</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>resetDomainSysInfo</name>
                <value>13</value>
              </parameter>
              <parameter>
                <name>clockDomainSysInfo</name>
                <value>13</value>
              </parameter>
              <parameter>
                <name>clockResetSysInfo</name>
                <value></value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>reset</className>
            <version>23.2</version>
            <end>video_sys_0/reset</end>
            <start>reset_in/out_reset</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>defaultConnection</name>
                <value>false</value>
              </parameter>
              <parameter>
                <name>qsys_mm.piplineType</name>
                <value>PIPELINE_STAGE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.insertDefaultSlave</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableOutOfOrderSupport</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableInstrumentation</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>domainAlias</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.widthAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>addressWidthSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectResetSource</name>
                <value>DEFAULT</value>
              </parameter>
              <parameter>
                <name>qsys_mm.burstAdapterImplementation</name>
                <value>GENERIC_CONVERTER</value>
              </parameter>
              <parameter>
                <name>qsys_mm.optimizeRdFifoSize</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>baseAddress</name>
                <value>0x0000</value>
              </parameter>
              <parameter>
                <name>qsys_mm.responseFifoType</name>
                <value>REGISTER_BASED</value>
              </parameter>
              <parameter>
                <name>qsys_mm.clockCrossingAdapter</name>
                <value>HANDSHAKE</value>
              </parameter>
              <parameter>
                <name>arbitrationPriority</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>qsys_mm.syncResets</name>
                <value>TRUE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.maxAdditionalLatency</name>
                <value>1</value>
              </parameter>
              <parameter>
                <name>slaveDataWidthSysInfo</name>
                <value>-1</value>
              </parameter>
              <parameter>
                <name>addressMapSysInfo</name>
                <value></value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableAllPipelines</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.enableEccProtection</name>
                <value>FALSE</value>
              </parameter>
              <parameter>
                <name>qsys_mm.interconnectType</name>
                <value>STANDARD</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>avalon</className>
            <version>23.2</version>
            <end>mm_interconnect_1/video_sys_0_hdmi_dmac_master</end>
            <start>video_sys_0/hdmi_dmac_master</start>
          </incidentConnection>
        </incidentConnections>
        <path>ghrd_hps_system.video_sys_0</path>
      </instanceData>
      <children></children>
    </node>
  </children>
</node>