# CPUs in Verilog
A single cycle CPU and a multi cycle CPU implemented in an undergraduate class when I was a sophomore student.
Some digital circuits labs are also included.

### Single Cycle CPU Design
* modules connection design
![demo_single_modules.jpg](/demo_images/demo_single_modules.jpg)
* a glance at instruction design
![demo_single_sheet.jpg](/demo_images/demo_single_sheet.jpg)

### Multiple Cycle CPU Design
* modules connection design
![demo_multi_modules.jpg](/demo_images/demo_multi_modules.jpg)
* state transition
![demo_multi_states.jpg](/demo_images/demo_multi_states.jpg)
* a glance at instruction design
![demo_multi_sheet.jpg](/demo_images/demo_multi_sheet.jpg)
