-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             yl7897@newnano.poly.edu                             
-- Generated date:           Thu Jul 29 10:40:39 EDT 2021                        

Solution Settings: stockham_DIT.v1
  Current state: extract
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/src/ntt.cpp
      $PROJECT_HOME/include/ntt.h
        $PROJECT_HOME/include/config.h
          $MGC_HOME/shared/include/ac_int.h
        $MGC_HOME/shared/include/math/mgc_ac_math.h
          $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_float.h
          $MGC_HOME/shared/include/ac_complex.h
          $MGC_HOME/shared/include/math/mgc_ac_trig.h
            $MGC_HOME/shared/include/math/mgc_sc_atan_pow2.tab
            $MGC_HOME/shared/include/math/mgc_sc_atan2_pow2.tab
            $MGC_HOME/shared/include/math/mgc_sc_K_cordic.tab
            $MGC_HOME/shared/include/math/mgc_sc_x2_atan2_pow2.tab
          $MGC_HOME/shared/include/math/mgc_ac_hcordic.h
            $MGC_HOME/shared/include/math/mgc_ac_hcordic.tab
            $MGC_HOME/shared/include/math/mgc_ac_hcordic_inv_ln2.tab
    $PROJECT_HOME/src/ntt_tb.cpp
  
  Processes/Blocks in Design
    Process            Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------------ ----------------------- ------- ---------- ------------ -- --------
    /stockham_DIT/core                      55  170512     170516            0  0          
    Design Total:                           55  170512     170516            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                                    Area Score Area(DSP) Area(LUTs) Area(MUX_CARRYs)   Delay Post Alloc Post Assign 
    ------------------------------------------------- ---------- --------- ---------- ---------------- ------- ---------- -----------
    [Lib: Xilinx_RAMS]                                                                                                                
    BLOCK_1R1W_RBW(8,10,64,1024,1024,64,1)                 0.000     0.000      0.000            0.000   0.100          0           1 
    BLOCK_1R1W_RBW_rport(7,10,64,1024,1024,64,1)           0.000     0.000      0.000            0.000   2.400          1           0 
    BLOCK_1R1W_RBW_rwport(4,10,64,1024,1024,64,1)          0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_1R1W_RBW_rwport(7,10,64,1024,1024,64,1)          0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_1R1W_RBW_rwport(8,10,64,1024,1024,64,1)          0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_1R1W_RBW_rwport_en(4,10,64,1024,1024,64,1)       0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_1R1W_RBW_rwport_en(7,10,64,1024,1024,64,1)       0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_1R1W_RBW_rwport_en(8,10,64,1024,1024,64,1)       0.000     0.000      0.000            0.000   0.100          1           0 
    [Lib: ccs_ioport]                                                                                                                 
    ccs_in(5,64)                                           0.000     0.000      0.000            0.000   0.000          1           1 
    ccs_in(6,64)                                           0.000     0.000      0.000            0.000   0.000          1           0 
    [Lib: cluster]                                                                                                                    
    modulo_dev_ec8c24466b69562b778c7ad72f862955620d() 109383.754     0.000      0.000            0.000   0.320          1           1 
    [Lib: mgc_Xilinx-VIRTEX-7-2_beh]                                                                                                  
    mgc_add(10,0,10,0,10)                                 10.000     0.000     10.000            9.000   1.035          3           3 
    mgc_add(3,0,3,0,3)                                     3.000     0.000      3.000            2.000   0.930          1           0 
    mgc_add(4,0,1,1,4)                                     4.000     0.000      4.000            3.000   0.945          2           0 
    mgc_add(4,0,2,1,4)                                     4.000     0.000      4.000            3.000   0.945          1           1 
    mgc_add(64,0,64,0,64)                                 64.000     0.000     64.000           63.000   1.845          2           2 
    mgc_add(9,0,1,1,9)                                     9.000     0.000      9.000            8.000   1.020          1           1 
    mgc_add(9,0,2,1,10)                                    9.000     0.000      9.000            8.000   1.020          1           0 
    mgc_add(9,0,3,1,10)                                    9.000     0.000      9.000            8.000   1.020          0           1 
    mgc_add(9,0,8,0,9)                                     9.000     0.000      9.000            8.000   1.020          1           1 
    mgc_add(9,0,9,0,10)                                    9.000     0.000      9.000            8.000   1.020          2           1 
    mgc_and(1,2)                                           1.000     0.000      1.000            0.000   0.550          0          23 
    mgc_and(1,3)                                           1.000     0.000      1.000            0.000   0.550          0           2 
    mgc_and(5,2)                                           5.000     0.000      5.000            0.000   0.550          0           1 
    mgc_and(9,2)                                           9.000     0.000      9.000            0.000   0.550          2           3 
    mgc_mul(64,0,64,0,128)                              9728.000    16.000      0.000            0.000   9.706          1           1 
    mgc_mux(1,1,2)                                         1.000     0.000      1.000            0.000   0.080          0           1 
    mgc_mux(10,1,2)                                       10.000     0.000     10.000            0.000   0.080          0           2 
    mgc_mux(128,1,2)                                     128.000     0.000    128.000            0.000   0.080          0           1 
    mgc_mux(4,1,2)                                         4.000     0.000      4.000            0.000   0.080          0           3 
    mgc_mux(64,1,2)                                       64.000     0.000     64.000            0.000   0.080          1           3 
    mgc_mux(8,1,2)                                         8.000     0.000      8.000            0.000   0.080          0           1 
    mgc_mux(9,1,2)                                         9.000     0.000      9.000            0.000   0.080          0           1 
    mgc_mux1hot(4,4)                                       7.321     0.000      7.321            0.000   1.500          0           1 
    mgc_mux1hot(64,3)                                     92.565     0.000     92.565            0.000   0.550          1           2 
    mgc_nand(1,2)                                          1.000     0.000      1.000            0.000   0.550          0           1 
    mgc_nand(1,4)                                          1.000     0.000      1.000            0.000   0.550          0           1 
    mgc_nor(1,2)                                           1.000     0.000      1.000            0.000   0.550          0           4 
    mgc_nor(1,3)                                           1.000     0.000      1.000            0.000   0.550          0           1 
    mgc_not(1)                                             0.000     0.000      0.000            0.000   0.000          0          22 
    mgc_not(64)                                            0.000     0.000      0.000            0.000   0.000          0           1 
    mgc_not(9)                                             0.000     0.000      0.000            0.000   0.000          0           1 
    mgc_or(1,14)                                           3.000     0.000      3.000            0.000   1.500          0           1 
    mgc_or(1,18)                                           4.000     0.000      4.000            0.000   1.500          0           1 
    mgc_or(1,2)                                            1.000     0.000      1.000            0.000   0.550          0          14 
    mgc_or(1,3)                                            1.000     0.000      1.000            0.000   0.550          0           3 
    mgc_or(1,7)                                            2.000     0.000      2.000            0.000   1.500          0           1 
    mgc_or(2,2)                                            2.000     0.000      2.000            0.000   0.550          0           1 
    mgc_reg_pos(1,0,0,0,0,0,0)                             0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(1,0,0,0,0,1,1)                             0.000     0.000      0.000            0.000   0.320          0          10 
    mgc_reg_pos(1,0,0,1,1,0,0)                             0.000     0.000      0.000            0.000   0.320          0           4 
    mgc_reg_pos(1,0,0,1,1,1,1)                             0.000     0.000      0.000            0.000   0.320          0           4 
    mgc_reg_pos(10,0,0,0,0,1,1)                            0.000     0.000      0.000            0.000   0.320          0           2 
    mgc_reg_pos(10,0,0,1,1,1,1)                            0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(128,0,0,0,0,0,0)                           0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(128,0,0,0,0,1,1)                           0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(4,0,0,0,0,1,1)                             0.000     0.000      0.000            0.000   0.320          0           2 
    mgc_reg_pos(64,0,0,0,0,0,0)                            0.000     0.000      0.000            0.000   0.320          0           2 
    mgc_reg_pos(64,0,0,0,0,1,1)                            0.000     0.000      0.000            0.000   0.320          0           3 
    mgc_reg_pos(9,0,0,0,0,0,0)                             0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(9,0,0,0,0,1,1)                             0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_rem(128,64,0)                                  15411.269     0.000  15411.269            0.000 374.622          1           1 
    mgc_shift_l(1,0,4,9)                                   7.870     0.000      7.870            0.000   0.550          1           0 
    mgc_shift_l(8,0,4,10)                                 16.848     0.000     16.848            0.000   1.500          0           1 
    mgc_shift_l(9,0,4,10)                                 17.948     0.000     17.948            0.000   1.500          1           0 
    mgc_shift_r(9,0,4,8)                                  15.254     0.000     15.254            0.000   1.500          0           1 
    mgc_shift_r(9,0,4,9)                                  16.683     0.000     16.683            0.000   1.500          1           0 
    mgc_xor(1,2)                                           1.000     0.000      1.000            0.000   0.550          0           1 
    [Lib: mgc_ioport]                                                                                                                 
    mgc_io_sync(0)                                         0.000     0.000      0.000            0.000   0.000          4           4 
                                                                                                                                      
    TOTAL AREA (After Assignment):                    135408.576    16.000  16297.000          188.000                                
    
  Area Scores
                        Post-Scheduling     Post-DP & FSM   Post-Assignment 
    ----------------- ----------------- ----------------- -----------------
    Total Area Score:   134958.1          145255.3          135411.6        
    Total Reg:               0.0               0.0               0.0        
                                                                            
    DataPath:           134958.1 (100%)   145252.3 (100%)   135408.6 (100%) 
      MUX:                 156.6   (0%)      715.8   (0%)      562.5   (0%) 
      FUNC:             134783.5 (100%)   144438.5  (99%)   134753.1 (100%) 
      LOGIC:                18.0   (0%)       98.0   (0%)       93.0   (0%) 
      BUFFER:                0.0               0.0               0.0        
      MEM:                   0.0               0.0               0.0        
      ROM:                   0.0               0.0               0.0        
      REG:                   0.0               0.0               0.0        
                                                                            
    
    FSM:                     0.0               3.0   (0%)        3.0   (0%) 
      FSM-REG:               0.0               0.0               0.0        
      FSM-COMB:              0.0               3.0 (100%)        3.0 (100%) 
                                                                            
    
  Register-to-Variable Mappings
    Register                                        Size(bits) Gated Register CG Opt Done Variables                                             
    ----------------------------------------------- ---------- -------------- ----------- -----------------------------------------------------
    INNER_LOOP:b:mul.mut                                   128         Y           Y      INNER_LOOP:b:mul.mut                                  
    INNER_LOOP:b:rem:cmp.a                                 128                            INNER_LOOP:b:rem:cmp.a                                
    INNER_LOOP:a.lpi#3.dfm                                  64         Y           Y      INNER_LOOP:a.lpi#3.dfm                                
                                                                                          INNER_LOOP:acc#5.itm                                  
    INNER_LOOP:b.sva                                        64                            INNER_LOOP:b.sva                                      
    drf(y).smx.lpi#2                                        64         Y           Y      drf(y).smx.lpi#2                                      
                                                                                          drf(y).smx.lpi#3                                      
                                                                                          drf(y).smx.lpi#3.dfm                                  
    p.sva                                                   64         Y           Y      p.sva                                                 
    reg(modulo_dev():cmp.m_rsc_dat).cse                     64                            reg(modulo_dev():cmp.m_rsc_dat).cse                   
    INNER_LOOP:t(9:0).sva#1                                 10         Y           Y      INNER_LOOP:t(9:0).sva#1                               
    pref:x.idx.pref#1(9:0).sva                              10         Y           Y      pref:x.idx.pref#1(9:0).sva                            
    pref:x.idx.pref(9:0).sva                                10         Y           Y      pref:x.idx.pref(9:0).sva                              
    INNER_LOOP:a:acc.psp.sva                                 9                            INNER_LOOP:a:acc.psp.sva                              
                                                                                          INNER_LOOP:t(9:0).sva(8:0)                            
    OUTER_LOOP:m:lshift.psp.sva                              9         Y           Y      OUTER_LOOP:m:lshift.psp.sva                           
    OUTER_LOOP:acc#2.itm                                     4         Y           Y      OUTER_LOOP:acc#2.itm                                  
                                                                                          shift(3:0).sva                                        
    OUTER_LOOP:nn(3:0).sva                                   4         Y           Y      OUTER_LOOP:nn(3:0).sva                                
    INNER_LOOP:a:slc(INNER_LOOP:q:and.psp)(0)#1.itm          1         Y           Y      INNER_LOOP:a:slc(INNER_LOOP:q:and.psp)(0)#1.itm       
                                                                                          INNER_LOOP:a:slc(INNER_LOOP:q:and.psp)(0).itm         
    INNER_LOOP:b:nor.itm                                     1                            INNER_LOOP:b:nor.itm                                  
    reg(ensig.cgo).cse                                       1                            reg(ensig.cgo).cse                                    
    reg(xt:rsc.triosy:obj.ld).cse                            1                            reg(xt:rsc.triosy:obj.ld).cse                         
    reg(yt:rsc.@.cgo).cse                                    1                            reg(yt:rsc.@.cgo).cse                                 
    s(0).sva                                                 1                            s(0).sva                                              
    s(1).sva                                                 1         Y           Y      s(1).sva                                              
    s(2).sva                                                 1         Y           Y      s(2).sva                                              
    s(3).sva                                                 1         Y           Y      s(3).sva                                              
    s(4).sva                                                 1         Y           Y      s(4).sva                                              
    s(5).sva                                                 1         Y           Y      s(5).sva                                              
    s(6).sva                                                 1         Y           Y      s(6).sva                                              
    s(7).sva                                                 1         Y           Y      s(7).sva                                              
    s(8).sva                                                 1         Y           Y      s(8).sva                                              
    s(9).sva                                                 1         Y           Y      s(9).sva                                              
    x(1).sva                                                 1         Y           Y      x(1).sva                                              
    x(3).sva                                                 1         Y           Y      x(3).sva                                              
    y(1).sva                                                 1         Y           Y      y(1).sva                                              
    y(3).sva                                                 1         Y           Y      y(3).sva                                              
                                                                                                                                                
    Total:                                                 651            381         381 (Total Gating Ratio: 0.59, CG Opt Gating Ratio: 0.59) 
    
  Timing Report
    Critical Path
      Max Delay:  14.942008
      Slack:      5.0579920000000005
      
      Path                                                                                                    Startpoint                                        Endpoint                                      Delay   Slack   
      ------------------------------------------------------------------------------------------------------- ------------------------------------------------- --------------------------------------------- ------- -------
      1                                                                                                       stockham_DIT:core/reg(INNER_LOOP:b:rem:cmp.a)     stockham_DIT:core/reg(INNER_LOOP:b)           14.9420 5.0580  
                                                                                                                                                                                                                              
        Instance                                                                                              Component                                                                                       Delta   Delay   
        --------                                                                                              ---------                                                                                       -----   -----   
        stockham_DIT:core/reg(INNER_LOOP:b:rem:cmp.a)                                                         mgc_reg_pos_128_0_0_0_0_0_0                                                                     0.3200  0.3200  
        stockham_DIT:core/INNER_LOOP:b:rem:cmp.a                                                                                                                                                              0.0000  0.3200  
        stockham_DIT:core/INNER_LOOP:b:rem:cmp                                                                mgc_rem_128_64_0                                                                                14.6220 14.9420 
        stockham_DIT:core/INNER_LOOP:b:rem:cmp.z                                                                                                                                                              0.0000  14.9420 
        stockham_DIT:core/reg(INNER_LOOP:b)                                                                   mgc_reg_pos_64_0_0_0_0_0_0                                                                      0.0000  14.9420 
                                                                                                                                                                                                                              
      2                                                                                                       stockham_DIT:core/reg(modulo_dev():cmp.m_rsc_dat) stockham_DIT:core/reg(INNER_LOOP:b)           14.9420 5.0580  
                                                                                                                                                                                                                              
        Instance                                                                                              Component                                                                                       Delta   Delay   
        --------                                                                                              ---------                                                                                       -----   -----   
        stockham_DIT:core/reg(modulo_dev():cmp.m_rsc_dat)                                                     mgc_reg_pos_64_0_0_0_0_0_0                                                                      0.3200  0.3200  
        stockham_DIT:core/reg(modulo_dev():cmp.m_rsc_dat).cse                                                                                                                                                 0.0000  0.3200  
        stockham_DIT:core/INNER_LOOP:b:rem:cmp                                                                mgc_rem_128_64_0                                                                                14.6220 14.9420 
        stockham_DIT:core/INNER_LOOP:b:rem:cmp.z                                                                                                                                                              0.0000  14.9420 
        stockham_DIT:core/reg(INNER_LOOP:b)                                                                   mgc_reg_pos_64_0_0_0_0_0_0                                                                      0.0000  14.9420 
                                                                                                                                                                                                                              
      3                                                                                                       stockham_DIT/xt:rsc.q                             stockham_DIT:core/reg(pref:x.idx.pref#1(9:0)) 13.7711 6.2289  
                                                                                                                                                                                                                              
        Instance                                                                                              Component                                                                                       Delta   Delay   
        --------                                                                                              ---------                                                                                       -----   -----   
        stockham_DIT/xt:rsc.q                                                                                                                                                                                 2.4000  2.4000  
        stockham_DIT:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(4,10,64,1024,1024,64,1)gen/q                                                                                                                           0.0000  2.4000  
        stockham_DIT:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(4,10,64,1024,1024,64,1)gen/INNER_LOOP:a:wrs(q_d)(63-0)                                                                                                 0.0000  2.4000  
        stockham_DIT:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(4,10,64,1024,1024,64,1)gen/q_d                                                                                                                         0.0000  2.4000  
        stockham_DIT/xt:rsci.q_d                                                                                                                                                                              0.0000  2.4000  
        stockham_DIT:core/xt:rsci.q_d                                                                                                                                                                         0.0000  2.4000  
        stockham_DIT:core/INNER_LOOP:b:mux1h#2                                                                mgc_mux1hot_64_3                                                                                0.5500  2.9500  
        stockham_DIT:core/drf(y).smx.lpi#3.dfm#1                                                                                                                                                              0.0000  2.9500  
        stockham_DIT:core/INNER_LOOP:mux#2                                                                    mgc_mux_64_1_2                                                                                  0.0800  3.0300  
        stockham_DIT:core/INNER_LOOP:mux#2.itm                                                                                                                                                                0.0000  3.0300  
        stockham_DIT:core/INNER_LOOP:b:mul:rg                                                                 mgc_mul_64_0_64_0_128                                                                           9.7061  12.7361 
        stockham_DIT:core/z.out#2                                                                                                                                                                             0.0000  12.7361 
        stockham_DIT:core/INNER_LOOP:slc(z.out#2)(9-0)                                                                                                                                                        0.0000  12.7361 
        stockham_DIT:core/INNER_LOOP:slc(z.out#2)(9-0).itm                                                                                                                                                    0.0000  12.7361 
        stockham_DIT:core/INNER_LOOP:INNER_LOOP:acc#1                                                         mgc_addc_10_0_10_0_10                                                                           1.0350  13.7711 
        stockham_DIT:core/INNER_LOOP:INNER_LOOP:acc#1.itm                                                                                                                                                     0.0000  13.7711 
        stockham_DIT:core/reg(pref:x.idx.pref#1(9:0))                                                         mgc_reg_pos_10_0_0_0_0_1_1                                                                      0.0000  13.7711 
                                                                                                                                                                                                                              
      4                                                                                                       stockham_DIT/twiddle:rsc.q                        stockham_DIT:core/reg(pref:x.idx.pref#1(9:0)) 13.2211 6.7789  
                                                                                                                                                                                                                              
        Instance                                                                                              Component                                                                                       Delta   Delay   
        --------                                                                                              ---------                                                                                       -----   -----   
        stockham_DIT/twiddle:rsc.q                                                                                                                                                                            2.4000  2.4000  
        stockham_DIT:Xilinx_RAMS.BLOCK_1R1W_RBW_rport(7,10,64,1024,1024,64,1)gen/q                                                                                                                            0.0000  2.4000  
        stockham_DIT:Xilinx_RAMS.BLOCK_1R1W_RBW_rport(7,10,64,1024,1024,64,1)gen/INNER_LOOP:w:wrs(q_d)(63-0)                                                                                                  0.0000  2.4000  
        stockham_DIT:Xilinx_RAMS.BLOCK_1R1W_RBW_rport(7,10,64,1024,1024,64,1)gen/q_d                                                                                                                          0.0000  2.4000  
        stockham_DIT/twiddle:rsci.q_d                                                                                                                                                                         0.0000  2.4000  
        stockham_DIT:core/twiddle:rsci.q_d                                                                                                                                                                    0.0000  2.4000  
        stockham_DIT:core/INNER_LOOP:mux#1                                                                    mgc_mux_64_1_2                                                                                  0.0800  2.4800  
        stockham_DIT:core/INNER_LOOP:mux#1.itm                                                                                                                                                                0.0000  2.4800  
        stockham_DIT:core/INNER_LOOP:b:mul:rg                                                                 mgc_mul_64_0_64_0_128                                                                           9.7061  12.1861 
        stockham_DIT:core/z.out#2                                                                                                                                                                             0.0000  12.1861 
        stockham_DIT:core/INNER_LOOP:slc(z.out#2)(9-0)                                                                                                                                                        0.0000  12.1861 
        stockham_DIT:core/INNER_LOOP:slc(z.out#2)(9-0).itm                                                                                                                                                    0.0000  12.1861 
        stockham_DIT:core/INNER_LOOP:INNER_LOOP:acc#1                                                         mgc_addc_10_0_10_0_10                                                                           1.0350  13.2211 
        stockham_DIT:core/INNER_LOOP:INNER_LOOP:acc#1.itm                                                                                                                                                     0.0000  13.2211 
        stockham_DIT:core/reg(pref:x.idx.pref#1(9:0))                                                         mgc_reg_pos_10_0_0_0_0_1_1                                                                      0.0000  13.2211 
                                                                                                                                                                                                                              
      5                                                                                                       stockham_DIT/xt:rsc.q                             stockham_DIT:core/reg(INNER_LOOP:b:rem:cmp.a) 12.8161 7.1839  
                                                                                                                                                                                                                              
        Instance                                                                                              Component                                                                                       Delta   Delay   
        --------                                                                                              ---------                                                                                       -----   -----   
        stockham_DIT/xt:rsc.q                                                                                                                                                                                 2.4000  2.4000  
        stockham_DIT:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(4,10,64,1024,1024,64,1)gen/q                                                                                                                           0.0000  2.4000  
        stockham_DIT:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(4,10,64,1024,1024,64,1)gen/INNER_LOOP:a:wrs(q_d)(63-0)                                                                                                 0.0000  2.4000  
        stockham_DIT:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(4,10,64,1024,1024,64,1)gen/q_d                                                                                                                         0.0000  2.4000  
        stockham_DIT/xt:rsci.q_d                                                                                                                                                                              0.0000  2.4000  
        stockham_DIT:core/xt:rsci.q_d                                                                                                                                                                         0.0000  2.4000  
        stockham_DIT:core/INNER_LOOP:b:mux1h#2                                                                mgc_mux1hot_64_3                                                                                0.5500  2.9500  
        stockham_DIT:core/drf(y).smx.lpi#3.dfm#1                                                                                                                                                              0.0000  2.9500  
        stockham_DIT:core/INNER_LOOP:mux#2                                                                    mgc_mux_64_1_2                                                                                  0.0800  3.0300  
        stockham_DIT:core/INNER_LOOP:mux#2.itm                                                                                                                                                                0.0000  3.0300  
        stockham_DIT:core/INNER_LOOP:b:mul:rg                                                                 mgc_mul_64_0_64_0_128                                                                           9.7061  12.7361 
        stockham_DIT:core/z.out#2                                                                                                                                                                             0.0000  12.7361 
        stockham_DIT:core/INNER_LOOP:b:mux#1                                                                  mgc_mux_128_1_2                                                                                 0.0800  12.8161 
        stockham_DIT:core/INNER_LOOP:b:mux#1.itm                                                                                                                                                              0.0000  12.8161 
        stockham_DIT:core/reg(INNER_LOOP:b:rem:cmp.a)                                                         mgc_reg_pos_128_0_0_0_0_0_0                                                                     0.0000  12.8161 
                                                                                                                                                                                                                              
      6                                                                                                       stockham_DIT/xt:rsc.q                             stockham_DIT:core/reg(INNER_LOOP:b:rem:cmp.a) 12.7361 7.2639  
                                                                                                                                                                                                                              
        Instance                                                                                              Component                                                                                       Delta   Delay   
        --------                                                                                              ---------                                                                                       -----   -----   
        stockham_DIT/xt:rsc.q                                                                                                                                                                                 2.4000  2.4000  
        stockham_DIT:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(4,10,64,1024,1024,64,1)gen/q                                                                                                                           0.0000  2.4000  
        stockham_DIT:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(4,10,64,1024,1024,64,1)gen/INNER_LOOP:a:wrs(q_d)(63-0)                                                                                                 0.0000  2.4000  
        stockham_DIT:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(4,10,64,1024,1024,64,1)gen/q_d                                                                                                                         0.0000  2.4000  
        stockham_DIT/xt:rsci.q_d                                                                                                                                                                              0.0000  2.4000  
        stockham_DIT:core/xt:rsci.q_d                                                                                                                                                                         0.0000  2.4000  
        stockham_DIT:core/INNER_LOOP:b:mux1h#2                                                                mgc_mux1hot_64_3                                                                                0.5500  2.9500  
        stockham_DIT:core/drf(y).smx.lpi#3.dfm#1                                                                                                                                                              0.0000  2.9500  
        stockham_DIT:core/INNER_LOOP:mux#2                                                                    mgc_mux_64_1_2                                                                                  0.0800  3.0300  
        stockham_DIT:core/INNER_LOOP:mux#2.itm                                                                                                                                                                0.0000  3.0300  
        stockham_DIT:core/INNER_LOOP:b:mul:rg                                                                 mgc_mul_64_0_64_0_128                                                                           9.7061  12.7361 
        stockham_DIT:core/z.out#2                                                                                                                                                                             0.0000  12.7361 
        stockham_DIT:core/INNER_LOOP:b:mux#1                                                                  mgc_mux_128_1_2                                                                                 0.0800  12.8161 
        stockham_DIT:core/INNER_LOOP:b:mux#1.itm                                                                                                                                                              0.0000  12.8161 
        stockham_DIT:core/reg(INNER_LOOP:b:rem:cmp.a)                                                         mgc_reg_pos_128_0_0_0_0_0_0                                                                     0.0000  12.8161 
                                                                                                                                                                                                                              
      7                                                                                                       stockham_DIT/twiddle:rsc.q                        stockham_DIT:core/reg(INNER_LOOP:b:rem:cmp.a) 12.1861 7.8139  
                                                                                                                                                                                                                              
        Instance                                                                                              Component                                                                                       Delta   Delay   
        --------                                                                                              ---------                                                                                       -----   -----   
        stockham_DIT/twiddle:rsc.q                                                                                                                                                                            2.4000  2.4000  
        stockham_DIT:Xilinx_RAMS.BLOCK_1R1W_RBW_rport(7,10,64,1024,1024,64,1)gen/q                                                                                                                            0.0000  2.4000  
        stockham_DIT:Xilinx_RAMS.BLOCK_1R1W_RBW_rport(7,10,64,1024,1024,64,1)gen/INNER_LOOP:w:wrs(q_d)(63-0)                                                                                                  0.0000  2.4000  
        stockham_DIT:Xilinx_RAMS.BLOCK_1R1W_RBW_rport(7,10,64,1024,1024,64,1)gen/q_d                                                                                                                          0.0000  2.4000  
        stockham_DIT/twiddle:rsci.q_d                                                                                                                                                                         0.0000  2.4000  
        stockham_DIT:core/twiddle:rsci.q_d                                                                                                                                                                    0.0000  2.4000  
        stockham_DIT:core/INNER_LOOP:mux#1                                                                    mgc_mux_64_1_2                                                                                  0.0800  2.4800  
        stockham_DIT:core/INNER_LOOP:mux#1.itm                                                                                                                                                                0.0000  2.4800  
        stockham_DIT:core/INNER_LOOP:b:mul:rg                                                                 mgc_mul_64_0_64_0_128                                                                           9.7061  12.1861 
        stockham_DIT:core/z.out#2                                                                                                                                                                             0.0000  12.1861 
        stockham_DIT:core/INNER_LOOP:b:mux#1                                                                  mgc_mux_128_1_2                                                                                 0.0800  12.2661 
        stockham_DIT:core/INNER_LOOP:b:mux#1.itm                                                                                                                                                              0.0000  12.2661 
        stockham_DIT:core/reg(INNER_LOOP:b:rem:cmp.a)                                                         mgc_reg_pos_128_0_0_0_0_0_0                                                                     0.0000  12.2661 
                                                                                                                                                                                                                              
      8                                                                                                       stockham_DIT:core/reg(y(3))                       stockham_DIT:core/reg(INNER_LOOP:b:rem:cmp.a) 11.2061 8.7939  
                                                                                                                                                                                                                              
        Instance                                                                                              Component                                                                                       Delta   Delay   
        --------                                                                                              ---------                                                                                       -----   -----   
        stockham_DIT:core/reg(y(3))                                                                           mgc_reg_pos_1_0_0_1_1_1_1                                                                       0.3200  0.3200  
        stockham_DIT:core/y(3).sva                                                                                                                                                                            0.0000  0.3200  
        stockham_DIT:core/INNER_LOOP:b:not#5                                                                  mgc_not_1                                                                                       0.0000  0.3200  
        stockham_DIT:core/INNER_LOOP:b:not#5.itm                                                                                                                                                              0.0000  0.3200  
        stockham_DIT:core/INNER_LOOP:b:INNER_LOOP:b:and#4                                                     mgc_and_1_2                                                                                     0.5500  0.8700  
        stockham_DIT:core/INNER_LOOP:b:INNER_LOOP:b:and#5                                                                                                                                                     0.0000  0.8700  
        stockham_DIT:core/INNER_LOOP:b:mux1h#2                                                                mgc_mux1hot_64_3                                                                                0.5500  1.4200  
        stockham_DIT:core/drf(y).smx.lpi#3.dfm#1                                                                                                                                                              0.0000  1.4200  
        stockham_DIT:core/INNER_LOOP:mux#2                                                                    mgc_mux_64_1_2                                                                                  0.0800  1.5000  
        stockham_DIT:core/INNER_LOOP:mux#2.itm                                                                                                                                                                0.0000  1.5000  
        stockham_DIT:core/INNER_LOOP:b:mul:rg                                                                 mgc_mul_64_0_64_0_128                                                                           9.7061  11.2061 
        stockham_DIT:core/z.out#2                                                                                                                                                                             0.0000  11.2061 
        stockham_DIT:core/INNER_LOOP:b:mux#1                                                                  mgc_mux_128_1_2                                                                                 0.0800  11.2861 
        stockham_DIT:core/INNER_LOOP:b:mux#1.itm                                                                                                                                                              0.0000  11.2861 
        stockham_DIT:core/reg(INNER_LOOP:b:rem:cmp.a)                                                         mgc_reg_pos_128_0_0_0_0_0_0                                                                     0.0000  11.2861 
                                                                                                                                                                                                                              
      9                                                                                                       stockham_DIT:core/reg(y(1))                       stockham_DIT:core/reg(INNER_LOOP:b:rem:cmp.a) 11.2061 8.7939  
                                                                                                                                                                                                                              
        Instance                                                                                              Component                                                                                       Delta   Delay   
        --------                                                                                              ---------                                                                                       -----   -----   
        stockham_DIT:core/reg(y(1))                                                                           mgc_reg_pos_1_0_0_1_1_1_1                                                                       0.3200  0.3200  
        stockham_DIT:core/y(1).sva                                                                                                                                                                            0.0000  0.3200  
        stockham_DIT:core/INNER_LOOP:b:not#7                                                                  mgc_not_1                                                                                       0.0000  0.3200  
        stockham_DIT:core/INNER_LOOP:b:not#7.itm                                                                                                                                                              0.0000  0.3200  
        stockham_DIT:core/INNER_LOOP:b:INNER_LOOP:b:and#6                                                     mgc_and_1_2                                                                                     0.5500  0.8700  
        stockham_DIT:core/INNER_LOOP:b:INNER_LOOP:b:and#7                                                                                                                                                     0.0000  0.8700  
        stockham_DIT:core/INNER_LOOP:b:mux1h#2                                                                mgc_mux1hot_64_3                                                                                0.5500  1.4200  
        stockham_DIT:core/drf(y).smx.lpi#3.dfm#1                                                                                                                                                              0.0000  1.4200  
        stockham_DIT:core/INNER_LOOP:mux#2                                                                    mgc_mux_64_1_2                                                                                  0.0800  1.5000  
        stockham_DIT:core/INNER_LOOP:mux#2.itm                                                                                                                                                                0.0000  1.5000  
        stockham_DIT:core/INNER_LOOP:b:mul:rg                                                                 mgc_mul_64_0_64_0_128                                                                           9.7061  11.2061 
        stockham_DIT:core/z.out#2                                                                                                                                                                             0.0000  11.2061 
        stockham_DIT:core/INNER_LOOP:b:mux#1                                                                  mgc_mux_128_1_2                                                                                 0.0800  11.2861 
        stockham_DIT:core/INNER_LOOP:b:mux#1.itm                                                                                                                                                              0.0000  11.2861 
        stockham_DIT:core/reg(INNER_LOOP:b:rem:cmp.a)                                                         mgc_reg_pos_128_0_0_0_0_0_0                                                                     0.0000  11.2861 
                                                                                                                                                                                                                              
      10                                                                                                      stockham_DIT:core/reg(y(1))                       stockham_DIT:core/reg(INNER_LOOP:b:rem:cmp.a) 11.2061 8.7939  
                                                                                                                                                                                                                              
        Instance                                                                                              Component                                                                                       Delta   Delay   
        --------                                                                                              ---------                                                                                       -----   -----   
        stockham_DIT:core/reg(y(1))                                                                           mgc_reg_pos_1_0_0_1_1_1_1                                                                       0.3200  0.3200  
        stockham_DIT:core/y(1).sva                                                                                                                                                                            0.0000  0.3200  
        stockham_DIT:core/INNER_LOOP:b:INNER_LOOP:b:and#4                                                     mgc_and_1_2                                                                                     0.5500  0.8700  
        stockham_DIT:core/INNER_LOOP:b:INNER_LOOP:b:and#5                                                                                                                                                     0.0000  0.8700  
        stockham_DIT:core/INNER_LOOP:b:mux1h#2                                                                mgc_mux1hot_64_3                                                                                0.5500  1.4200  
        stockham_DIT:core/drf(y).smx.lpi#3.dfm#1                                                                                                                                                              0.0000  1.4200  
        stockham_DIT:core/INNER_LOOP:mux#2                                                                    mgc_mux_64_1_2                                                                                  0.0800  1.5000  
        stockham_DIT:core/INNER_LOOP:mux#2.itm                                                                                                                                                                0.0000  1.5000  
        stockham_DIT:core/INNER_LOOP:b:mul:rg                                                                 mgc_mul_64_0_64_0_128                                                                           9.7061  11.2061 
        stockham_DIT:core/z.out#2                                                                                                                                                                             0.0000  11.2061 
        stockham_DIT:core/INNER_LOOP:b:mux#1                                                                  mgc_mux_128_1_2                                                                                 0.0800  11.2861 
        stockham_DIT:core/INNER_LOOP:b:mux#1.itm                                                                                                                                                              0.0000  11.2861 
        stockham_DIT:core/reg(INNER_LOOP:b:rem:cmp.a)                                                         mgc_reg_pos_128_0_0_0_0_0_0                                                                     0.0000  11.2861 
                                                                                                                                                                                                                              
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 20.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                                           Port                                                  Slack (Delay) Messages 
      ------------------------------------------------------------------ --------------------------------------------------- ------- ------- --------
      stockham_DIT:core/reg(OUTER_LOOP:nn(3:0))                          OUTER_LOOP:nn:OUTER_LOOP:nn:mux.itm                 18.6550  1.3450          
      stockham_DIT:core/reg(x(3))                                        s:s:or.itm                                          19.1300  0.8700          
      stockham_DIT:core/reg(x(1))                                        x:x:and.itm                                         19.1300  0.8700          
      stockham_DIT:core/reg(p)                                           p:rsci.idat                                         20.0000  0.0000          
      stockham_DIT:core/reg(y(3))                                        y:y:and.itm                                         19.1300  0.8700          
      stockham_DIT:core/reg(y(1))                                        s:s:or#1.itm                                        19.1300  0.8700          
      stockham_DIT:core/reg(s(9))                                        slc(fsm_output)(0)#17.itm                           20.0000  0.0000          
      stockham_DIT:core/reg(s(8))                                        s:s:and.itm                                         19.1300  0.8700          
      stockham_DIT:core/reg(s(7))                                        s:s:and#1.itm                                       19.1300  0.8700          
      stockham_DIT:core/reg(s(6))                                        s:s:and#2.itm                                       19.1300  0.8700          
      stockham_DIT:core/reg(s(5))                                        s:s:and#3.itm                                       19.1300  0.8700          
      stockham_DIT:core/reg(s(4))                                        s:s:and#4.itm                                       19.1300  0.8700          
      stockham_DIT:core/reg(s(3))                                        s:s:and#5.itm                                       19.1300  0.8700          
      stockham_DIT:core/reg(s(2))                                        s:s:and#6.itm                                       19.1300  0.8700          
      stockham_DIT:core/reg(s(1))                                        s:s:and#7.itm                                       19.1300  0.8700          
      stockham_DIT:core/reg(s(0))                                        s:s:and#8.itm                                       19.0500  0.9500          
      stockham_DIT:core/reg(drf(y).smx)                                  drf(y).smx.lpi#3.dfm#1                               6.2289 13.7711          
      stockham_DIT:core/reg(yt:rsc.@.cgo)                                or#98.rmff                                          18.0300  1.9700          
      stockham_DIT:core/reg(xt:rsc.triosy:obj.ld)                        and#153.itm                                         15.6650  4.3350          
      stockham_DIT:core/reg(ensig.cgo)                                   or#103.rmff                                          9.8500 10.1500          
      stockham_DIT:core/reg(modulo_dev():cmp.m_rsc_dat)                  p.sva                                               11.1800  8.8200          
      stockham_DIT:core/reg(INNER_LOOP:b:rem:cmp.a)                      INNER_LOOP:b:mux#1.itm                               7.1839 12.8161          
      stockham_DIT:core/reg(OUTER_LOOP:acc#2)                            shift:shift:mux.itm                                 16.1350  3.8650          
      stockham_DIT:core/reg(OUTER_LOOP:m:lshift.psp)                     OUTER_LOOP:m:slc(z.out#1)(8-0).itm                  14.6350  5.3650          
      stockham_DIT:core/reg(INNER_LOOP:a:acc.psp)                        INNER_LOOP:t:INNER_LOOP:t:and.itm                   16.4600  3.5400          
      stockham_DIT:core/reg(INNER_LOOP:a:slc(INNER_LOOP:q:and.psp)(0)#1) INNER_LOOP:q:slc(INNER_LOOP:q:and.psp.sva#1)(0).itm 18.1100  1.8900          
      stockham_DIT:core/reg(pref:x.idx.pref(9:0))                        pref:x.idx.pref(9:0).sva#1                          16.0550  3.9450          
      stockham_DIT:core/reg(pref:x.idx.pref#1(9:0))                      INNER_LOOP:INNER_LOOP:acc#1.itm                      6.2289 13.7711          
      stockham_DIT:core/reg(INNER_LOOP:t(9:0))                           z.out                                               14.6350  5.3650          
      stockham_DIT:core/reg(INNER_LOOP:b:nor)                            INNER_LOOP:b:nor.itm#3                              18.5800  1.4200          
      stockham_DIT:core/reg(INNER_LOOP:b:mul.mut)                        z.out#2                                              6.2289 13.7711          
      stockham_DIT:core/reg(INNER_LOOP:a.lpi#3.dfm)                      INNER_LOOP:a:mux1h#4.itm                            17.0500  2.9500          
      stockham_DIT:core/reg(INNER_LOOP:b)                                INNER_LOOP:b:rem:cmp.z                               5.0580 14.9420          
      stockham_DIT                                                       xt:rsc.wadr                                         19.1000  0.9000          
      stockham_DIT                                                       xt:rsc.d                                            19.1800  0.8200          
      stockham_DIT                                                       xt:rsc.we                                           18.6300  1.3700          
      stockham_DIT                                                       xt:rsc.radr                                         15.4600  4.5400          
      stockham_DIT                                                       xt:rsc.triosy.lz                                    19.6800  0.3200          
      stockham_DIT                                                       p:rsc.triosy.lz                                     19.6800  0.3200          
      stockham_DIT                                                       g:rsc.triosy.lz                                     19.6800  0.3200          
      stockham_DIT                                                       twiddle:rsc.radr                                    14.1350  5.8650          
      stockham_DIT                                                       twiddle:rsc.triosy.lz                               19.6800  0.3200          
      
  Operator Bitwidth Summary
    Operation                                       Size (bits) Count 
    ----------------------------------------------- ----------- -----
    add                                                               
    -                                                         9     2 
    -                                                        64     2 
    -                                                         4     1 
    -                                                        10     5 
    and                                                               
    -                                                         9     3 
    -                                                         5     1 
    -                                                         1    25 
    lshift                                                            
    -                                                        10     1 
    modulo_dev_ec8c24466b69562b778c7ad72f862955620d                   
    -                                                        64     1 
    mul                                                               
    -                                                       128     1 
    mux                                                               
    -                                                         9     1 
    -                                                         8     1 
    -                                                        64     3 
    -                                                         4     3 
    -                                                       128     1 
    -                                                        10     2 
    -                                                         1     1 
    mux1h                                                             
    -                                                        64     2 
    -                                                         4     1 
    nand                                                              
    -                                                         1     2 
    nor                                                               
    -                                                         1     5 
    not                                                               
    -                                                         9     1 
    -                                                        64     1 
    -                                                         1    22 
    or                                                                
    -                                                         2     1 
    -                                                         1    20 
    read_port                                                         
    -                                                        64     1 
    read_sync                                                         
    -                                                         0     4 
    reg                                                               
    -                                                         9     2 
    -                                                        64     5 
    -                                                         4     2 
    -                                                       128     2 
    -                                                        10     3 
    -                                                         1    19 
    rem                                                               
    -                                                        64     1 
    rshift                                                            
    -                                                         8     1 
    write_ram                                                         
    -                                                         0     1 
    xor                                                               
    -                                                         1     1 
    
  End of Report
