   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1	@ Tag_ABI_FP_denormal
   5              		.eabi_attribute 21, 1	@ Tag_ABI_FP_exceptions
   6              		.eabi_attribute 23, 3	@ Tag_ABI_FP_number_model
   7              		.eabi_attribute 24, 1	@ Tag_ABI_align8_needed
   8              		.eabi_attribute 25, 1	@ Tag_ABI_align8_preserved
   9              		.eabi_attribute 26, 1	@ Tag_ABI_enum_size
  10              		.eabi_attribute 30, 2	@ Tag_ABI_optimization_goals
  11              		.eabi_attribute 34, 1	@ Tag_CPU_unaligned_access
  12              		.eabi_attribute 18, 4	@ Tag_ABI_PCS_wchar_t
  13              		.file	"stm32f10x_tim.c"
  14              	@ GNU C (GNU Tools for ARM Embedded Processors) version 4.8.3 20131129 (release) [ARM/embedded-4_8-
  15              	@	compiled by GNU C version 4.2.1-sjlj (mingw32-2), GMP version 4.3.2, MPFR version 2.4.2, MPC vers
  16              	@ GGC heuristics: --param ggc-min-expand=100 --param ggc-min-heapsize=131072
  17              	@ options passed: 
  18              	@ -I C:\Program Files (x86)\GNU Tools ARM Embedded\4.8 2013q4/arm-none-eabi/include
  19              	@ -I C:\Program Files (x86)\GNU Tools ARM Embedded\4.8 2013q4/lib/gcc/arm-none-eabi/4.8.3/include
  20              	@ -I C:\Program Files (x86)\GNU Tools ARM Embedded\4.8 2013q4/lib/gcc/arm-none-eabi/4.8.3/include-f
  21              	@ -I C:\Users\Chris\workspace\Firmware-master\Libraries\CMSIS\Include
  22              	@ -I C:\Users\Chris\workspace\Firmware-master\Libraries\CMSIS\Device\ST\STM32F10x\Include
  23              	@ -I C:\Users\Chris\workspace\Firmware-master\Libraries\STM32_USB-FS-Device_Driver\inc
  24              	@ -I C:\Users\Chris\workspace\Firmware-master\Libraries\STM32F10x_StdPeriph_Driver\inc
  25              	@ -I C:\Users\Chris\workspace\Firmware-master\src
  26              	@ -I C:\Users\Chris\workspace\Firmware-master\src\VCP\inc
  27              	@ -imultilib armv7-m
  28              	@ -iprefix c:\program files (x86)\gnu tools arm embedded\4.8 2013q4\bin\../lib/gcc/arm-none-eabi/4.
  29              	@ -isysroot c:\program files (x86)\gnu tools arm embedded\4.8 2013q4\bin\../arm-none-eabi
  30              	@ -MMD Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_tim.d
  31              	@ -MF Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_tim.d -MP
  32              	@ -MT Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_tim.d
  33              	@ -D__USES_INITFINI__ -D STM32F10X_HD -D USE_STDPERIPH_DRIVER
  34              	@ ../Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_tim.c
  35              	@ -mcpu=cortex-m3 -mthumb
  36              	@ -auxbase-strip Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_tim.o
  37              	@ -O2 -Wall -Wextra -Wstrict-prototypes -std=gnu99 -ffunction-sections
  38              	@ -fdata-sections -fsingle-precision-constant -fverbose-asm
  39              	@ options enabled:  -faggressive-loop-optimizations -fauto-inc-dec
  40              	@ -fbranch-count-reg -fcaller-saves -fcombine-stack-adjustments -fcommon
  41              	@ -fcompare-elim -fcprop-registers -fcrossjumping -fcse-follow-jumps
  42              	@ -fdata-sections -fdefer-pop -fdelete-null-pointer-checks -fdevirtualize
  43              	@ -fdwarf2-cfi-asm -fearly-inlining -feliminate-unused-debug-types
  44              	@ -fexpensive-optimizations -fforward-propagate -ffunction-cse
  45              	@ -ffunction-sections -fgcse -fgcse-lm -fgnu-runtime
  46              	@ -fguess-branch-probability -fhoist-adjacent-loads -fident -fif-conversion
  47              	@ -fif-conversion2 -findirect-inlining -finline -finline-atomics
  48              	@ -finline-functions-called-once -finline-small-functions -fipa-cp
  49              	@ -fipa-profile -fipa-pure-const -fipa-reference -fipa-sra
  50              	@ -fira-hoist-pressure -fira-share-save-slots -fira-share-spill-slots
  51              	@ -fivopts -fkeep-static-consts -fleading-underscore -fmath-errno
  52              	@ -fmerge-constants -fmerge-debug-strings -fmove-loop-invariants
  53              	@ -fomit-frame-pointer -foptimize-register-move -foptimize-sibling-calls
  54              	@ -foptimize-strlen -fpartial-inlining -fpeephole -fpeephole2
  55              	@ -fprefetch-loop-arrays -freg-struct-return -fregmove -freorder-blocks
  56              	@ -freorder-functions -frerun-cse-after-loop
  57              	@ -fsched-critical-path-heuristic -fsched-dep-count-heuristic
  58              	@ -fsched-group-heuristic -fsched-interblock -fsched-last-insn-heuristic
  59              	@ -fsched-pressure -fsched-rank-heuristic -fsched-spec
  60              	@ -fsched-spec-insn-heuristic -fsched-stalled-insns-dep -fschedule-insns
  61              	@ -fschedule-insns2 -fsection-anchors -fshow-column -fshrink-wrap
  62              	@ -fsigned-zeros -fsingle-precision-constant -fsplit-ivs-in-unroller
  63              	@ -fsplit-wide-types -fstrict-aliasing -fstrict-overflow
  64              	@ -fstrict-volatile-bitfields -fsync-libcalls -fthread-jumps
  65              	@ -ftoplevel-reorder -ftrapping-math -ftree-bit-ccp -ftree-builtin-call-dce
  66              	@ -ftree-ccp -ftree-ch -ftree-coalesce-vars -ftree-copy-prop
  67              	@ -ftree-copyrename -ftree-cselim -ftree-dce -ftree-dominator-opts
  68              	@ -ftree-dse -ftree-forwprop -ftree-fre -ftree-loop-if-convert
  69              	@ -ftree-loop-im -ftree-loop-ivcanon -ftree-loop-optimize
  70              	@ -ftree-parallelize-loops= -ftree-phiprop -ftree-pre -ftree-pta
  71              	@ -ftree-reassoc -ftree-scev-cprop -ftree-sink -ftree-slp-vectorize
  72              	@ -ftree-slsr -ftree-sra -ftree-switch-conversion -ftree-tail-merge
  73              	@ -ftree-ter -ftree-vect-loop-version -ftree-vrp -funit-at-a-time
  74              	@ -fverbose-asm -fzero-initialized-in-bss -mfix-cortex-m3-ldrd
  75              	@ -mlittle-endian -mpic-data-is-text-relative -msched-prolog -mthumb
  76              	@ -munaligned-access -mvectorize-with-neon-quad
  77              	
  78              		.section	.text.TI1_Config,"ax",%progbits
  79              		.align	2
  80              		.thumb
  81              		.thumb_func
  83              	TI1_Config:
  84              		@ args = 0, pretend = 0, frame = 0
  85              		@ frame_needed = 0, uses_anonymous_args = 0
  86              		@ link register save eliminated.
  87 0000 70B4     		push	{r4, r5, r6}	@
  88 0002 048C     		ldrh	r4, [r0, #32]	@, TIMx_3(D)->CCER
  89 0004 1A4D     		ldr	r5, .L9	@ tmp141,
  90 0006 24F00104 		bic	r4, r4, #1	@ D.7709, TIMx_3(D)->CCER,
  91 000a 2404     		lsls	r4, r4, #16	@ D.7709, D.7709,
  92 000c 240C     		lsrs	r4, r4, #16	@ D.7709, D.7709,
  93 000e 0484     		strh	r4, [r0, #32]	@ movhi	@ D.7709, TIMx_3(D)->CCER
  94 0010 068B     		ldrh	r6, [r0, #24]	@, TIMx_3(D)->CCMR1
  95 0012 048C     		ldrh	r4, [r0, #32]	@, TIMx_3(D)->CCER
  96 0014 B6B2     		uxth	r6, r6	@ tmpccmr1, TIMx_3(D)->CCMR1
  97 0016 26F0F306 		bic	r6, r6, #243	@ tmp135, tmpccmr1,
  98 001a 3243     		orrs	r2, r2, r6	@, D.7709, TIM_ICSelection, tmp135
  99 001c 42EA0313 		orr	r3, r2, r3, lsl #4	@, tmp140, D.7709, TIM_ICFilter,
 100 0020 A842     		cmp	r0, r5	@ TIMx, tmp141
 101 0022 9EB2     		uxth	r6, r3	@ tmpccmr1, tmp140
 102 0024 A4B2     		uxth	r4, r4	@ tmpccer, TIMx_3(D)->CCER
 103 0026 1AD0     		beq	.L2	@,
 104 0028 124B     		ldr	r3, .L9+4	@ tmp142,
 105 002a 9842     		cmp	r0, r3	@ TIMx, tmp142
 106 002c 17D0     		beq	.L2	@,
 107 002e B0F1804F 		cmp	r0, #1073741824	@ TIMx,
 108 0032 14D0     		beq	.L2	@,
 109 0034 A3F59833 		sub	r3, r3, #77824	@ tmp143, tmp143,
 110 0038 9842     		cmp	r0, r3	@ TIMx, tmp143
 111 003a 10D0     		beq	.L2	@,
 112 003c 03F58063 		add	r3, r3, #1024	@ tmp144, tmp144,
 113 0040 9842     		cmp	r0, r3	@ TIMx, tmp144
 114 0042 0CD0     		beq	.L2	@,
 115 0044 03F58063 		add	r3, r3, #1024	@ tmp145, tmp145,
 116 0048 9842     		cmp	r0, r3	@ TIMx, tmp145
 117 004a 08D0     		beq	.L2	@,
 118 004c 24F00A04 		bic	r4, r4, #10	@ tmp150, tmpccer,
 119 0050 44F00104 		orr	r4, r4, #1	@ D.7709, tmp150,
 120 0054 2143     		orrs	r1, r1, r4	@, tmpccer, TIM_ICPolarity, D.7709
 121 0056 0683     		strh	r6, [r0, #24]	@ movhi	@ tmpccmr1, TIMx_3(D)->CCMR1
 122 0058 0184     		strh	r1, [r0, #32]	@ movhi	@ tmpccer, TIMx_3(D)->CCER
 123 005a 70BC     		pop	{r4, r5, r6}	@
 124 005c 7047     		bx	lr	@
 125              	.L2:
 126 005e 24F00204 		bic	r4, r4, #2	@ tmp146, tmpccer,
 127 0062 44F00104 		orr	r4, r4, #1	@ D.7709, tmp146,
 128 0066 2143     		orrs	r1, r1, r4	@, tmpccer, TIM_ICPolarity, D.7709
 129 0068 0683     		strh	r6, [r0, #24]	@ movhi	@ tmpccmr1, TIMx_3(D)->CCMR1
 130 006a 0184     		strh	r1, [r0, #32]	@ movhi	@ tmpccer, TIMx_3(D)->CCER
 131 006c 70BC     		pop	{r4, r5, r6}	@
 132 006e 7047     		bx	lr	@
 133              	.L10:
 134              		.align	2
 135              	.L9:
 136 0070 002C0140 		.word	1073818624
 137 0074 00340140 		.word	1073820672
 139              		.section	.text.TI2_Config,"ax",%progbits
 140              		.align	2
 141              		.thumb
 142              		.thumb_func
 144              	TI2_Config:
 145              		@ args = 0, pretend = 0, frame = 0
 146              		@ frame_needed = 0, uses_anonymous_args = 0
 147              		@ link register save eliminated.
 148 0000 70B4     		push	{r4, r5, r6}	@
 149 0002 048C     		ldrh	r4, [r0, #32]	@, TIMx_3(D)->CCER
 150 0004 1C4D     		ldr	r5, .L18	@ tmp146,
 151 0006 24F01004 		bic	r4, r4, #16	@ D.7712, TIMx_3(D)->CCER,
 152 000a 2404     		lsls	r4, r4, #16	@ D.7712, D.7712,
 153 000c 240C     		lsrs	r4, r4, #16	@ D.7712, D.7712,
 154 000e 0484     		strh	r4, [r0, #32]	@ movhi	@ D.7712, TIMx_3(D)->CCER
 155 0010 048B     		ldrh	r4, [r0, #24]	@, TIMx_3(D)->CCMR1
 156 0012 068C     		ldrh	r6, [r0, #32]	@, TIMx_3(D)->CCER
 157 0014 24F44074 		bic	r4, r4, #768	@ tmpccmr1, TIMx_3(D)->CCMR1,
 158 0018 2405     		lsls	r4, r4, #20	@ tmpccmr1, tmpccmr1,
 159 001a 240D     		lsrs	r4, r4, #20	@ tmpccmr1, tmpccmr1,
 160 001c 44EA0222 		orr	r2, r4, r2, lsl #8	@, tmp142, tmpccmr1, TIM_ICSelection,
 161 0020 42EA0333 		orr	r3, r2, r3, lsl #12	@, tmpccmr1, tmp142, TIM_ICFilter,
 162 0024 A842     		cmp	r0, r5	@ TIMx, tmp146
 163 0026 9BB2     		uxth	r3, r3	@ tmpccmr1, tmpccmr1
 164 0028 B6B2     		uxth	r6, r6	@ tmpccer, TIMx_3(D)->CCER
 165 002a 1AD0     		beq	.L12	@,
 166 002c 134A     		ldr	r2, .L18+4	@ tmp147,
 167 002e 9042     		cmp	r0, r2	@ TIMx, tmp147
 168 0030 17D0     		beq	.L12	@,
 169 0032 B0F1804F 		cmp	r0, #1073741824	@ TIMx,
 170 0036 14D0     		beq	.L12	@,
 171 0038 A2F59832 		sub	r2, r2, #77824	@ tmp148, tmp148,
 172 003c 9042     		cmp	r0, r2	@ TIMx, tmp148
 173 003e 10D0     		beq	.L12	@,
 174 0040 02F58062 		add	r2, r2, #1024	@ tmp149, tmp149,
 175 0044 9042     		cmp	r0, r2	@ TIMx, tmp149
 176 0046 0CD0     		beq	.L12	@,
 177 0048 02F58062 		add	r2, r2, #1024	@ tmp150, tmp150,
 178 004c 9042     		cmp	r0, r2	@ TIMx, tmp150
 179 004e 08D0     		beq	.L12	@,
 180 0050 26F0A006 		bic	r6, r6, #160	@ tmp157, tmpccer,
 181 0054 46F01006 		orr	r6, r6, #16	@ D.7712, tmp157,
 182 0058 3143     		orrs	r1, r1, r6	@, tmpccer, TIM_ICPolarity, D.7712
 183 005a 0383     		strh	r3, [r0, #24]	@ movhi	@ tmpccmr1, TIMx_3(D)->CCMR1
 184 005c 70BC     		pop	{r4, r5, r6}	@
 185 005e 0184     		strh	r1, [r0, #32]	@ movhi	@ tmpccer, TIMx_3(D)->CCER
 186 0060 7047     		bx	lr	@
 187              	.L12:
 188 0062 26F02006 		bic	r6, r6, #32	@ tmp151, tmpccer,
 189 0066 46F01006 		orr	r6, r6, #16	@ D.7712, tmp151,
 190 006a 46EA0111 		orr	r1, r6, r1, lsl #4	@, tmp156, D.7712, TIM_ICPolarity,
 191 006e 89B2     		uxth	r1, r1	@ tmpccer, tmp156
 192 0070 0383     		strh	r3, [r0, #24]	@ movhi	@ tmpccmr1, TIMx_3(D)->CCMR1
 193 0072 70BC     		pop	{r4, r5, r6}	@
 194 0074 0184     		strh	r1, [r0, #32]	@ movhi	@ tmpccer, TIMx_3(D)->CCER
 195 0076 7047     		bx	lr	@
 196              	.L19:
 197              		.align	2
 198              	.L18:
 199 0078 002C0140 		.word	1073818624
 200 007c 00340140 		.word	1073820672
 202              		.section	.text.TIM_DeInit,"ax",%progbits
 203              		.align	2
 204              		.global	TIM_DeInit
 205              		.thumb
 206              		.thumb_func
 208              	TIM_DeInit:
 209              		@ args = 0, pretend = 0, frame = 0
 210              		@ frame_needed = 0, uses_anonymous_args = 0
 211 0000 08B5     		push	{r3, lr}	@
 212 0002 7C4B     		ldr	r3, .L55	@ tmp111,
 213 0004 9842     		cmp	r0, r3	@ TIMx, tmp111
 214 0006 50D0     		beq	.L38	@,
 215 0008 B0F1804F 		cmp	r0, #1073741824	@ TIMx,
 216 000c 59D0     		beq	.L39	@,
 217 000e 7A4B     		ldr	r3, .L55+4	@ tmp112,
 218 0010 9842     		cmp	r0, r3	@ TIMx, tmp112
 219 0012 60D0     		beq	.L40	@,
 220 0014 794B     		ldr	r3, .L55+8	@ tmp113,
 221 0016 9842     		cmp	r0, r3	@ TIMx, tmp113
 222 0018 67D0     		beq	.L41	@,
 223 001a 794B     		ldr	r3, .L55+12	@ tmp114,
 224 001c 9842     		cmp	r0, r3	@ TIMx, tmp114
 225 001e 6ED0     		beq	.L42	@,
 226 0020 784B     		ldr	r3, .L55+16	@ tmp115,
 227 0022 9842     		cmp	r0, r3	@ TIMx, tmp115
 228 0024 75D0     		beq	.L43	@,
 229 0026 784B     		ldr	r3, .L55+20	@ tmp116,
 230 0028 9842     		cmp	r0, r3	@ TIMx, tmp116
 231 002a 7CD0     		beq	.L44	@,
 232 002c 774B     		ldr	r3, .L55+24	@ tmp117,
 233 002e 9842     		cmp	r0, r3	@ TIMx, tmp117
 234 0030 00F08380 		beq	.L45	@,
 235 0034 764B     		ldr	r3, .L55+28	@ tmp118,
 236 0036 9842     		cmp	r0, r3	@ TIMx, tmp118
 237 0038 00F08B80 		beq	.L46	@,
 238 003c 754B     		ldr	r3, .L55+32	@ tmp119,
 239 003e 9842     		cmp	r0, r3	@ TIMx, tmp119
 240 0040 00F09380 		beq	.L47	@,
 241 0044 744B     		ldr	r3, .L55+36	@ tmp120,
 242 0046 9842     		cmp	r0, r3	@ TIMx, tmp120
 243 0048 00F09B80 		beq	.L48	@,
 244 004c 734B     		ldr	r3, .L55+40	@ tmp121,
 245 004e 9842     		cmp	r0, r3	@ TIMx, tmp121
 246 0050 00F0A380 		beq	.L49	@,
 247 0054 724B     		ldr	r3, .L55+44	@ tmp122,
 248 0056 9842     		cmp	r0, r3	@ TIMx, tmp122
 249 0058 00F0A980 		beq	.L50	@,
 250 005c 714B     		ldr	r3, .L55+48	@ tmp123,
 251 005e 9842     		cmp	r0, r3	@ TIMx, tmp123
 252 0060 00F0AF80 		beq	.L51	@,
 253 0064 704B     		ldr	r3, .L55+52	@ tmp124,
 254 0066 9842     		cmp	r0, r3	@ TIMx, tmp124
 255 0068 00F0B780 		beq	.L52	@,
 256 006c 6F4B     		ldr	r3, .L55+56	@ tmp125,
 257 006e 9842     		cmp	r0, r3	@ TIMx, tmp125
 258 0070 03D0     		beq	.L53	@,
 259 0072 6F4B     		ldr	r3, .L55+60	@ tmp126,
 260 0074 9842     		cmp	r0, r3	@ TIMx, tmp126
 261 0076 0CD0     		beq	.L54	@,
 262 0078 08BD     		pop	{r3, pc}	@
 263              	.L53:
 264 007a 4FF40030 		mov	r0, #131072	@,
 265 007e 0121     		movs	r1, #1	@,
 266 0080 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd	@
 267 0084 BDE80840 		pop	{r3, lr}	@
 268 0088 4FF40030 		mov	r0, #131072	@,
 269 008c 0021     		movs	r1, #0	@,
 270 008e FFF7FEBF 		b	RCC_APB2PeriphResetCmd	@
 271              	.L54:
 272 0092 4FF48020 		mov	r0, #262144	@,
 273 0096 0121     		movs	r1, #1	@,
 274 0098 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd	@
 275 009c BDE80840 		pop	{r3, lr}	@
 276 00a0 4FF48020 		mov	r0, #262144	@,
 277 00a4 0021     		movs	r1, #0	@,
 278 00a6 FFF7FEBF 		b	RCC_APB2PeriphResetCmd	@
 279              	.L38:
 280 00aa 4FF40060 		mov	r0, #2048	@,
 281 00ae 0121     		movs	r1, #1	@,
 282 00b0 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd	@
 283 00b4 BDE80840 		pop	{r3, lr}	@
 284 00b8 4FF40060 		mov	r0, #2048	@,
 285 00bc 0021     		movs	r1, #0	@,
 286 00be FFF7FEBF 		b	RCC_APB2PeriphResetCmd	@
 287              	.L39:
 288 00c2 0120     		movs	r0, #1	@,
 289 00c4 0146     		mov	r1, r0	@,
 290 00c6 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd	@
 291 00ca BDE80840 		pop	{r3, lr}	@
 292 00ce 0120     		movs	r0, #1	@,
 293 00d0 0021     		movs	r1, #0	@,
 294 00d2 FFF7FEBF 		b	RCC_APB1PeriphResetCmd	@
 295              	.L40:
 296 00d6 0220     		movs	r0, #2	@,
 297 00d8 0121     		movs	r1, #1	@,
 298 00da FFF7FEFF 		bl	RCC_APB1PeriphResetCmd	@
 299 00de BDE80840 		pop	{r3, lr}	@
 300 00e2 0220     		movs	r0, #2	@,
 301 00e4 0021     		movs	r1, #0	@,
 302 00e6 FFF7FEBF 		b	RCC_APB1PeriphResetCmd	@
 303              	.L41:
 304 00ea 0420     		movs	r0, #4	@,
 305 00ec 0121     		movs	r1, #1	@,
 306 00ee FFF7FEFF 		bl	RCC_APB1PeriphResetCmd	@
 307 00f2 BDE80840 		pop	{r3, lr}	@
 308 00f6 0420     		movs	r0, #4	@,
 309 00f8 0021     		movs	r1, #0	@,
 310 00fa FFF7FEBF 		b	RCC_APB1PeriphResetCmd	@
 311              	.L42:
 312 00fe 0820     		movs	r0, #8	@,
 313 0100 0121     		movs	r1, #1	@,
 314 0102 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd	@
 315 0106 BDE80840 		pop	{r3, lr}	@
 316 010a 0820     		movs	r0, #8	@,
 317 010c 0021     		movs	r1, #0	@,
 318 010e FFF7FEBF 		b	RCC_APB1PeriphResetCmd	@
 319              	.L43:
 320 0112 1020     		movs	r0, #16	@,
 321 0114 0121     		movs	r1, #1	@,
 322 0116 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd	@
 323 011a BDE80840 		pop	{r3, lr}	@
 324 011e 1020     		movs	r0, #16	@,
 325 0120 0021     		movs	r1, #0	@,
 326 0122 FFF7FEBF 		b	RCC_APB1PeriphResetCmd	@
 327              	.L44:
 328 0126 2020     		movs	r0, #32	@,
 329 0128 0121     		movs	r1, #1	@,
 330 012a FFF7FEFF 		bl	RCC_APB1PeriphResetCmd	@
 331 012e BDE80840 		pop	{r3, lr}	@
 332 0132 2020     		movs	r0, #32	@,
 333 0134 0021     		movs	r1, #0	@,
 334 0136 FFF7FEBF 		b	RCC_APB1PeriphResetCmd	@
 335              	.L45:
 336 013a 4FF40050 		mov	r0, #8192	@,
 337 013e 0121     		movs	r1, #1	@,
 338 0140 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd	@
 339 0144 BDE80840 		pop	{r3, lr}	@
 340 0148 4FF40050 		mov	r0, #8192	@,
 341 014c 0021     		movs	r1, #0	@,
 342 014e FFF7FEBF 		b	RCC_APB2PeriphResetCmd	@
 343              	.L46:
 344 0152 4FF40020 		mov	r0, #524288	@,
 345 0156 0121     		movs	r1, #1	@,
 346 0158 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd	@
 347 015c BDE80840 		pop	{r3, lr}	@
 348 0160 4FF40020 		mov	r0, #524288	@,
 349 0164 0021     		movs	r1, #0	@,
 350 0166 FFF7FEBF 		b	RCC_APB2PeriphResetCmd	@
 351              	.L47:
 352 016a 4FF48010 		mov	r0, #1048576	@,
 353 016e 0121     		movs	r1, #1	@,
 354 0170 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd	@
 355 0174 BDE80840 		pop	{r3, lr}	@
 356 0178 4FF48010 		mov	r0, #1048576	@,
 357 017c 0021     		movs	r1, #0	@,
 358 017e FFF7FEBF 		b	RCC_APB2PeriphResetCmd	@
 359              	.L48:
 360 0182 4FF40010 		mov	r0, #2097152	@,
 361 0186 0121     		movs	r1, #1	@,
 362 0188 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd	@
 363 018c BDE80840 		pop	{r3, lr}	@
 364 0190 4FF40010 		mov	r0, #2097152	@,
 365 0194 0021     		movs	r1, #0	@,
 366 0196 FFF7FEBF 		b	RCC_APB2PeriphResetCmd	@
 367              	.L49:
 368 019a 4020     		movs	r0, #64	@,
 369 019c 0121     		movs	r1, #1	@,
 370 019e FFF7FEFF 		bl	RCC_APB1PeriphResetCmd	@
 371 01a2 BDE80840 		pop	{r3, lr}	@
 372 01a6 4020     		movs	r0, #64	@,
 373 01a8 0021     		movs	r1, #0	@,
 374 01aa FFF7FEBF 		b	RCC_APB1PeriphResetCmd	@
 375              	.L50:
 376 01ae 8020     		movs	r0, #128	@,
 377 01b0 0121     		movs	r1, #1	@,
 378 01b2 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd	@
 379 01b6 BDE80840 		pop	{r3, lr}	@
 380 01ba 8020     		movs	r0, #128	@,
 381 01bc 0021     		movs	r1, #0	@,
 382 01be FFF7FEBF 		b	RCC_APB1PeriphResetCmd	@
 383              	.L51:
 384 01c2 4FF48070 		mov	r0, #256	@,
 385 01c6 0121     		movs	r1, #1	@,
 386 01c8 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd	@
 387 01cc BDE80840 		pop	{r3, lr}	@
 388 01d0 4FF48070 		mov	r0, #256	@,
 389 01d4 0021     		movs	r1, #0	@,
 390 01d6 FFF7FEBF 		b	RCC_APB1PeriphResetCmd	@
 391              	.L52:
 392 01da 4FF48030 		mov	r0, #65536	@,
 393 01de 0121     		movs	r1, #1	@,
 394 01e0 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd	@
 395 01e4 BDE80840 		pop	{r3, lr}	@
 396 01e8 4FF48030 		mov	r0, #65536	@,
 397 01ec 0021     		movs	r1, #0	@,
 398 01ee FFF7FEBF 		b	RCC_APB2PeriphResetCmd	@
 399              	.L56:
 400 01f2 00BF     		.align	2
 401              	.L55:
 402 01f4 002C0140 		.word	1073818624
 403 01f8 00040040 		.word	1073742848
 404 01fc 00080040 		.word	1073743872
 405 0200 000C0040 		.word	1073744896
 406 0204 00100040 		.word	1073745920
 407 0208 00140040 		.word	1073746944
 408 020c 00340140 		.word	1073820672
 409 0210 004C0140 		.word	1073826816
 410 0214 00500140 		.word	1073827840
 411 0218 00540140 		.word	1073828864
 412 021c 00180040 		.word	1073747968
 413 0220 001C0040 		.word	1073748992
 414 0224 00200040 		.word	1073750016
 415 0228 00400140 		.word	1073823744
 416 022c 00440140 		.word	1073824768
 417 0230 00480140 		.word	1073825792
 419              		.section	.text.TIM_TimeBaseInit,"ax",%progbits
 420              		.align	2
 421              		.global	TIM_TimeBaseInit
 422              		.thumb
 423              		.thumb_func
 425              	TIM_TimeBaseInit:
 426              		@ args = 0, pretend = 0, frame = 0
 427              		@ frame_needed = 0, uses_anonymous_args = 0
 428              		@ link register save eliminated.
 429 0000 294A     		ldr	r2, .L69	@ tmp127,
 430 0002 0388     		ldrh	r3, [r0]	@, TIMx_5(D)->CR1
 431 0004 9042     		cmp	r0, r2	@ TIMx, tmp127
 432 0006 70B4     		push	{r4, r5, r6}	@
 433 0008 9BB2     		uxth	r3, r3	@ tmpcr1, TIMx_5(D)->CR1
 434 000a 12D0     		beq	.L58	@,
 435 000c 02F50062 		add	r2, r2, #2048	@ tmp128, tmp128,
 436 0010 9042     		cmp	r0, r2	@ TIMx, tmp128
 437 0012 0ED0     		beq	.L58	@,
 438 0014 B0F1804F 		cmp	r0, #1073741824	@ TIMx,
 439 0018 0BD0     		beq	.L58	@,
 440 001a A2F59832 		sub	r2, r2, #77824	@ tmp129, tmp129,
 441 001e 9042     		cmp	r0, r2	@ TIMx, tmp129
 442 0020 07D0     		beq	.L58	@,
 443 0022 02F58062 		add	r2, r2, #1024	@ tmp130, tmp130,
 444 0026 9042     		cmp	r0, r2	@ TIMx, tmp130
 445 0028 03D0     		beq	.L58	@,
 446 002a 02F58062 		add	r2, r2, #1024	@ tmp131, tmp131,
 447 002e 9042     		cmp	r0, r2	@ TIMx, tmp131
 448 0030 03D1     		bne	.L59	@,
 449              	.L58:
 450 0032 4A88     		ldrh	r2, [r1, #2]	@ tmp134, TIM_TimeBaseInitStruct_8(D)->TIM_CounterMode
 451 0034 23F07003 		bic	r3, r3, #112	@ tmp132, tmpcr1,
 452 0038 1343     		orrs	r3, r3, r2	@, tmpcr1, tmp132, tmp134
 453              	.L59:
 454 003a 1C4A     		ldr	r2, .L69+4	@ tmp135,
 455 003c 9042     		cmp	r0, r2	@ TIMx, tmp135
 456 003e 2AD0     		beq	.L61	@,
 457 0040 02F58062 		add	r2, r2, #1024	@ tmp136, tmp136,
 458 0044 9042     		cmp	r0, r2	@ TIMx, tmp136
 459 0046 26D0     		beq	.L61	@,
 460 0048 CE88     		ldrh	r6, [r1, #6]	@ tmp139, TIM_TimeBaseInitStruct_8(D)->TIM_ClockDivision
 461 004a 23F44073 		bic	r3, r3, #768	@ tmp137, tmpcr1,
 462 004e 8D88     		ldrh	r5, [r1, #4]	@ D.7717, TIM_TimeBaseInitStruct_8(D)->TIM_Period
 463 0050 0C88     		ldrh	r4, [r1]	@ D.7717, TIM_TimeBaseInitStruct_8(D)->TIM_Prescaler
 464 0052 9BB2     		uxth	r3, r3	@ tmpcr1, tmp137
 465 0054 02F58C32 		add	r2, r2, #71680	@ tmp143, tmp143,
 466 0058 3343     		orrs	r3, r3, r6	@, tmpcr1, tmpcr1, tmp139
 467 005a 9042     		cmp	r0, r2	@ TIMx, tmp143
 468 005c 0380     		strh	r3, [r0]	@ movhi	@ tmpcr1, TIMx_5(D)->CR1
 469 005e 8585     		strh	r5, [r0, #44]	@ movhi	@ D.7717, TIMx_5(D)->ARR
 470 0060 0485     		strh	r4, [r0, #40]	@ movhi	@ D.7717, TIMx_5(D)->PSC
 471 0062 12D0     		beq	.L64	@,
 472 0064 124B     		ldr	r3, .L69+8	@ tmp147,
 473 0066 9842     		cmp	r0, r3	@ TIMx, tmp147
 474 0068 0FD0     		beq	.L64	@,
 475 006a 03F54063 		add	r3, r3, #3072	@ tmp148, tmp148,
 476 006e 9842     		cmp	r0, r3	@ TIMx, tmp148
 477 0070 0BD0     		beq	.L64	@,
 478 0072 03F58063 		add	r3, r3, #1024	@ tmp149, tmp149,
 479 0076 9842     		cmp	r0, r3	@ TIMx, tmp149
 480 0078 07D0     		beq	.L64	@,
 481 007a 03F58063 		add	r3, r3, #1024	@ tmp150, tmp150,
 482 007e 9842     		cmp	r0, r3	@ TIMx, tmp150
 483 0080 03D0     		beq	.L64	@,
 484 0082 70BC     		pop	{r4, r5, r6}	@
 485 0084 0123     		movs	r3, #1	@ tmp152,
 486 0086 8382     		strh	r3, [r0, #20]	@ movhi	@ tmp152, TIMx_5(D)->EGR
 487 0088 7047     		bx	lr	@
 488              	.L64:
 489 008a 0B7A     		ldrb	r3, [r1, #8]	@ zero_extendqisi2	@ D.7717, TIM_TimeBaseInitStruct_8(D)->TIM_RepetitionCounter
 490 008c 70BC     		pop	{r4, r5, r6}	@
 491 008e 0386     		strh	r3, [r0, #48]	@ movhi	@ D.7717, TIMx_5(D)->RCR
 492 0090 0123     		movs	r3, #1	@ tmp152,
 493 0092 8382     		strh	r3, [r0, #20]	@ movhi	@ tmp152, TIMx_5(D)->EGR
 494 0094 7047     		bx	lr	@
 495              	.L61:
 496 0096 0380     		strh	r3, [r0]	@ movhi	@ tmpcr1,* TIMx
 497 0098 8B88     		ldrh	r3, [r1, #4]	@ D.7717, TIM_TimeBaseInitStruct_8(D)->TIM_Period
 498 009a 70BC     		pop	{r4, r5, r6}	@
 499 009c 8385     		strh	r3, [r0, #44]	@ movhi	@ D.7717,
 500 009e 0B88     		ldrh	r3, [r1]	@ D.7717, TIM_TimeBaseInitStruct_8(D)->TIM_Prescaler
 501 00a0 0385     		strh	r3, [r0, #40]	@ movhi	@ D.7717,
 502 00a2 0123     		movs	r3, #1	@ tmp152,
 503 00a4 8382     		strh	r3, [r0, #20]	@ movhi	@ tmp152, TIMx_5(D)->EGR
 504 00a6 7047     		bx	lr	@
 505              	.L70:
 506              		.align	2
 507              	.L69:
 508 00a8 002C0140 		.word	1073818624
 509 00ac 00100040 		.word	1073745920
 510 00b0 00340140 		.word	1073820672
 512              		.section	.text.TIM_OC1Init,"ax",%progbits
 513              		.align	2
 514              		.global	TIM_OC1Init
 515              		.thumb
 516              		.thumb_func
 518              	TIM_OC1Init:
 519              		@ args = 0, pretend = 0, frame = 0
 520              		@ frame_needed = 0, uses_anonymous_args = 0
 521              		@ link register save eliminated.
 522 0000 038C     		ldrh	r3, [r0, #32]	@, TIMx_4(D)->CCER
 523 0002 F0B4     		push	{r4, r5, r6, r7}	@
 524 0004 23F00103 		bic	r3, r3, #1	@ D.7721, TIMx_4(D)->CCER,
 525 0008 1B04     		lsls	r3, r3, #16	@ D.7721, D.7721,
 526 000a 1B0C     		lsrs	r3, r3, #16	@ D.7721, D.7721,
 527 000c 0384     		strh	r3, [r0, #32]	@ movhi	@ D.7721, TIMx_4(D)->CCER
 528 000e 028C     		ldrh	r2, [r0, #32]	@, TIMx_4(D)->CCER
 529 0010 0D89     		ldrh	r5, [r1, #8]	@, TIM_OCInitStruct_12(D)->TIM_OCPolarity
 530 0012 8488     		ldrh	r4, [r0, #4]	@, TIMx_4(D)->CR2
 531 0014 4F88     		ldrh	r7, [r1, #2]	@, TIM_OCInitStruct_12(D)->TIM_OutputState
 532 0016 038B     		ldrh	r3, [r0, #24]	@, TIMx_4(D)->CCMR1
 533 0018 2F43     		orrs	r7, r7, r5	@, tmp151, TIM_OCInitStruct_12(D)->TIM_OutputState, TIM_OCInitStruct_12(D)->TIM_OC
 534 001a 22F00202 		bic	r2, r2, #2	@ tmpccer, TIMx_4(D)->CCER,
 535 001e 23F07303 		bic	r3, r3, #115	@ tmpccmrx, TIMx_4(D)->CCMR1,
 536 0022 1A4D     		ldr	r5, .L74	@ tmp153,
 537 0024 1204     		lsls	r2, r2, #16	@ tmpccer, tmpccer,
 538 0026 1B04     		lsls	r3, r3, #16	@ tmpccmrx, tmpccmrx,
 539 0028 0E88     		ldrh	r6, [r1]	@ tmp147, TIM_OCInitStruct_12(D)->TIM_OCMode
 540 002a 120C     		lsrs	r2, r2, #16	@ tmpccer, tmpccer,
 541 002c BFB2     		uxth	r7, r7	@ tmpccer, tmp151
 542 002e 1B0C     		lsrs	r3, r3, #16	@ tmpccmrx, tmpccmrx,
 543 0030 A842     		cmp	r0, r5	@ TIMx, tmp153
 544 0032 47EA0202 		orr	r2, r7, r2	@ tmpccer, tmpccer, tmpccer
 545 0036 A4B2     		uxth	r4, r4	@ tmpcr2, TIMx_4(D)->CR2
 546 0038 43EA0603 		orr	r3, r3, r6	@ tmpccmrx, tmpccmrx, tmp147
 547 003c 16D0     		beq	.L72	@,
 548 003e 05F50065 		add	r5, r5, #2048	@ tmp154, tmp154,
 549 0042 A842     		cmp	r0, r5	@ TIMx, tmp154
 550 0044 12D0     		beq	.L72	@,
 551 0046 05F54065 		add	r5, r5, #3072	@ tmp155, tmp155,
 552 004a A842     		cmp	r0, r5	@ TIMx, tmp155
 553 004c 0ED0     		beq	.L72	@,
 554 004e 05F58065 		add	r5, r5, #1024	@ tmp156, tmp156,
 555 0052 A842     		cmp	r0, r5	@ TIMx, tmp156
 556 0054 0AD0     		beq	.L72	@,
 557 0056 05F58065 		add	r5, r5, #1024	@ tmp157, tmp157,
 558 005a A842     		cmp	r0, r5	@ TIMx, tmp157
 559 005c 06D0     		beq	.L72	@,
 560              	.L73:
 561 005e C988     		ldrh	r1, [r1, #6]	@ D.7721, TIM_OCInitStruct_12(D)->TIM_Pulse
 562 0060 8480     		strh	r4, [r0, #4]	@ movhi	@ tmpcr2, TIMx_4(D)->CR2
 563 0062 0383     		strh	r3, [r0, #24]	@ movhi	@ tmpccmrx, TIMx_4(D)->CCMR1
 564 0064 F0BC     		pop	{r4, r5, r6, r7}	@
 565 0066 8186     		strh	r1, [r0, #52]	@ movhi	@ D.7721, TIMx_4(D)->CCR1
 566 0068 0284     		strh	r2, [r0, #32]	@ movhi	@ tmpccer, TIMx_4(D)->CCER
 567 006a 7047     		bx	lr	@
 568              	.L72:
 569 006c 4E89     		ldrh	r6, [r1, #10]	@ tmp160, TIM_OCInitStruct_12(D)->TIM_OCNPolarity
 570 006e CF89     		ldrh	r7, [r1, #14]	@, TIM_OCInitStruct_12(D)->TIM_OCNIdleState
 571 0070 8D89     		ldrh	r5, [r1, #12]	@, TIM_OCInitStruct_12(D)->TIM_OCIdleState
 572 0072 22F00802 		bic	r2, r2, #8	@ tmp158, tmpccer,
 573 0076 3243     		orrs	r2, r2, r6	@, tmpccer, tmp158, tmp160
 574 0078 3D43     		orrs	r5, r5, r7	@, tmp167, TIM_OCInitStruct_12(D)->TIM_OCIdleState, TIM_OCInitStruct_12(D)->TIM_OC
 575 007a 8E88     		ldrh	r6, [r1, #4]	@ tmp163, TIM_OCInitStruct_12(D)->TIM_OutputNState
 576 007c 24F44074 		bic	r4, r4, #768	@ tmp164, tmpcr2,
 577 0080 22F00402 		bic	r2, r2, #4	@ tmp161, tmpccer,
 578 0084 ADB2     		uxth	r5, r5	@ tmpcr2, tmp167
 579 0086 3243     		orrs	r2, r2, r6	@, tmpccer, tmp161, tmp163
 580 0088 2C43     		orrs	r4, r4, r5	@, tmpcr2, tmp164, tmpcr2
 581 008a E8E7     		b	.L73	@
 582              	.L75:
 583              		.align	2
 584              	.L74:
 585 008c 002C0140 		.word	1073818624
 587              		.section	.text.TIM_OC2Init,"ax",%progbits
 588              		.align	2
 589              		.global	TIM_OC2Init
 590              		.thumb
 591              		.thumb_func
 593              	TIM_OC2Init:
 594              		@ args = 0, pretend = 0, frame = 0
 595              		@ frame_needed = 0, uses_anonymous_args = 0
 596              		@ link register save eliminated.
 597 0000 038C     		ldrh	r3, [r0, #32]	@, TIMx_4(D)->CCER
 598 0002 F0B4     		push	{r4, r5, r6, r7}	@
 599 0004 23F01003 		bic	r3, r3, #16	@ D.7724, TIMx_4(D)->CCER,
 600 0008 1B04     		lsls	r3, r3, #16	@ D.7724, D.7724,
 601 000a 1B0C     		lsrs	r3, r3, #16	@ D.7724, D.7724,
 602 000c 0384     		strh	r3, [r0, #32]	@ movhi	@ D.7724, TIMx_4(D)->CCER
 603 000e 028C     		ldrh	r2, [r0, #32]	@, TIMx_4(D)->CCER
 604 0010 8488     		ldrh	r4, [r0, #4]	@, TIMx_4(D)->CR2
 605 0012 22F02002 		bic	r2, r2, #32	@ tmpccer, TIMx_4(D)->CCER,
 606 0016 038B     		ldrh	r3, [r0, #24]	@, TIMx_4(D)->CCMR1
 607 0018 0D89     		ldrh	r5, [r1, #8]	@, TIM_OCInitStruct_12(D)->TIM_OCPolarity
 608 001a 1204     		lsls	r2, r2, #16	@ tmpccer, tmpccer,
 609 001c 23F4E643 		bic	r3, r3, #29440	@ tmpccmrx, TIMx_4(D)->CCMR1,
 610 0020 120C     		lsrs	r2, r2, #16	@ tmpccer, tmpccer,
 611 0022 42EA0512 		orr	r2, r2, r5, lsl #4	@, tmp161, tmpccer, TIM_OCInitStruct_12(D)->TIM_OCPolarity,
 612 0026 4F88     		ldrh	r7, [r1, #2]	@, TIM_OCInitStruct_12(D)->TIM_OutputState
 613 0028 1B04     		lsls	r3, r3, #16	@ tmpccmrx, tmpccmrx,
 614 002a 0E88     		ldrh	r6, [r1]	@, TIM_OCInitStruct_12(D)->TIM_OCMode
 615 002c 174D     		ldr	r5, .L79	@ tmp166,
 616 002e 1B0C     		lsrs	r3, r3, #16	@ tmpccmrx, tmpccmrx,
 617 0030 42EA0712 		orr	r2, r2, r7, lsl #4	@, tmpccer, tmp161, TIM_OCInitStruct_12(D)->TIM_OutputState,
 618 0034 43EA0623 		orr	r3, r3, r6, lsl #8	@, tmp156, tmpccmrx, TIM_OCInitStruct_12(D)->TIM_OCMode,
 619 0038 A842     		cmp	r0, r5	@ TIMx, tmp166
 620 003a 92B2     		uxth	r2, r2	@ tmpccer, tmpccer
 621 003c A4B2     		uxth	r4, r4	@ tmpcr2, TIMx_4(D)->CR2
 622 003e 9BB2     		uxth	r3, r3	@ tmpccmrx, tmp156
 623 0040 0AD0     		beq	.L77	@,
 624 0042 05F50065 		add	r5, r5, #2048	@ tmp167, tmp167,
 625 0046 A842     		cmp	r0, r5	@ TIMx, tmp167
 626 0048 06D0     		beq	.L77	@,
 627              	.L78:
 628 004a C988     		ldrh	r1, [r1, #6]	@ D.7724, TIM_OCInitStruct_12(D)->TIM_Pulse
 629 004c 8480     		strh	r4, [r0, #4]	@ movhi	@ tmpcr2, TIMx_4(D)->CR2
 630 004e 0383     		strh	r3, [r0, #24]	@ movhi	@ tmpccmrx, TIMx_4(D)->CCMR1
 631 0050 F0BC     		pop	{r4, r5, r6, r7}	@
 632 0052 0187     		strh	r1, [r0, #56]	@ movhi	@ D.7724, TIMx_4(D)->CCR2
 633 0054 0284     		strh	r2, [r0, #32]	@ movhi	@ tmpccer, TIMx_4(D)->CCER
 634 0056 7047     		bx	lr	@
 635              	.L77:
 636 0058 22F08002 		bic	r2, r2, #128	@ tmp168, tmpccer,
 637 005c B1F80AC0 		ldrh	ip, [r1, #10]	@, TIM_OCInitStruct_12(D)->TIM_OCNPolarity
 638 0060 92B2     		uxth	r2, r2	@ tmpccer, tmp168
 639 0062 8F89     		ldrh	r7, [r1, #12]	@, TIM_OCInitStruct_12(D)->TIM_OCIdleState
 640 0064 42EA0C1C 		orr	ip, r2, ip, lsl #4	@, tmp172, tmpccer, TIM_OCInitStruct_12(D)->TIM_OCNPolarity,
 641 0068 24F44064 		bic	r4, r4, #3072	@ tmp178, tmpcr2,
 642 006c 4FF6BF75 		movw	r5, #65471	@ tmpccer,
 643 0070 8A88     		ldrh	r2, [r1, #4]	@, TIM_OCInitStruct_12(D)->TIM_OutputNState
 644 0072 CE89     		ldrh	r6, [r1, #14]	@, TIM_OCInitStruct_12(D)->TIM_OCNIdleState
 645 0074 0CEA0505 		and	r5, ip, r5	@ tmpccer, tmp172, tmpccer
 646 0078 44EA8704 		orr	r4, r4, r7, lsl #2	@, tmp182, tmp178, TIM_OCInitStruct_12(D)->TIM_OCIdleState,
 647 007c 45EA0212 		orr	r2, r5, r2, lsl #4	@, tmp177, tmpccer, TIM_OCInitStruct_12(D)->TIM_OutputNState,
 648 0080 44EA8604 		orr	r4, r4, r6, lsl #2	@, tmpcr2, tmp182, TIM_OCInitStruct_12(D)->TIM_OCNIdleState,
 649 0084 92B2     		uxth	r2, r2	@ tmpccer, tmp177
 650 0086 A4B2     		uxth	r4, r4	@ tmpcr2, tmpcr2
 651 0088 DFE7     		b	.L78	@
 652              	.L80:
 653 008a 00BF     		.align	2
 654              	.L79:
 655 008c 002C0140 		.word	1073818624
 657              		.section	.text.TIM_OC3Init,"ax",%progbits
 658              		.align	2
 659              		.global	TIM_OC3Init
 660              		.thumb
 661              		.thumb_func
 663              	TIM_OC3Init:
 664              		@ args = 0, pretend = 0, frame = 0
 665              		@ frame_needed = 0, uses_anonymous_args = 0
 666              		@ link register save eliminated.
 667 0000 038C     		ldrh	r3, [r0, #32]	@, TIMx_4(D)->CCER
 668 0002 F0B4     		push	{r4, r5, r6, r7}	@
 669 0004 23F48073 		bic	r3, r3, #256	@ D.7727, TIMx_4(D)->CCER,
 670 0008 1B04     		lsls	r3, r3, #16	@ D.7727, D.7727,
 671 000a 1B0C     		lsrs	r3, r3, #16	@ D.7727, D.7727,
 672 000c 0384     		strh	r3, [r0, #32]	@ movhi	@ D.7727, TIMx_4(D)->CCER
 673 000e 028C     		ldrh	r2, [r0, #32]	@, TIMx_4(D)->CCER
 674 0010 0D89     		ldrh	r5, [r1, #8]	@, TIM_OCInitStruct_12(D)->TIM_OCPolarity
 675 0012 22F40072 		bic	r2, r2, #512	@ tmpccer, TIMx_4(D)->CCER,
 676 0016 8488     		ldrh	r4, [r0, #4]	@, TIMx_4(D)->CR2
 677 0018 1204     		lsls	r2, r2, #16	@ tmpccer, tmpccer,
 678 001a 838B     		ldrh	r3, [r0, #28]	@, TIMx_4(D)->CCMR2
 679 001c 120C     		lsrs	r2, r2, #16	@ tmpccer, tmpccer,
 680 001e 42EA0522 		orr	r2, r2, r5, lsl #8	@, tmp158, tmpccer, TIM_OCInitStruct_12(D)->TIM_OCPolarity,
 681 0022 4F88     		ldrh	r7, [r1, #2]	@, TIM_OCInitStruct_12(D)->TIM_OutputState
 682 0024 23F07303 		bic	r3, r3, #115	@ tmpccmrx, TIMx_4(D)->CCMR2,
 683 0028 174D     		ldr	r5, .L84	@ tmp163,
 684 002a 1B04     		lsls	r3, r3, #16	@ tmpccmrx, tmpccmrx,
 685 002c 0E88     		ldrh	r6, [r1]	@ tmp153, TIM_OCInitStruct_12(D)->TIM_OCMode
 686 002e 42EA0722 		orr	r2, r2, r7, lsl #8	@, tmpccer, tmp158, TIM_OCInitStruct_12(D)->TIM_OutputState,
 687 0032 1B0C     		lsrs	r3, r3, #16	@ tmpccmrx, tmpccmrx,
 688 0034 A842     		cmp	r0, r5	@ TIMx, tmp163
 689 0036 92B2     		uxth	r2, r2	@ tmpccer, tmpccer
 690 0038 A4B2     		uxth	r4, r4	@ tmpcr2, TIMx_4(D)->CR2
 691 003a 43EA0603 		orr	r3, r3, r6	@ tmpccmrx, tmpccmrx, tmp153
 692 003e 0AD0     		beq	.L82	@,
 693 0040 05F50065 		add	r5, r5, #2048	@ tmp164, tmp164,
 694 0044 A842     		cmp	r0, r5	@ TIMx, tmp164
 695 0046 06D0     		beq	.L82	@,
 696              	.L83:
 697 0048 C988     		ldrh	r1, [r1, #6]	@ D.7727, TIM_OCInitStruct_12(D)->TIM_Pulse
 698 004a 8480     		strh	r4, [r0, #4]	@ movhi	@ tmpcr2, TIMx_4(D)->CR2
 699 004c 8383     		strh	r3, [r0, #28]	@ movhi	@ tmpccmrx, TIMx_4(D)->CCMR2
 700 004e F0BC     		pop	{r4, r5, r6, r7}	@
 701 0050 8187     		strh	r1, [r0, #60]	@ movhi	@ D.7727, TIMx_4(D)->CCR3
 702 0052 0284     		strh	r2, [r0, #32]	@ movhi	@ tmpccer, TIMx_4(D)->CCER
 703 0054 7047     		bx	lr	@
 704              	.L82:
 705 0056 22F40062 		bic	r2, r2, #2048	@ tmp165, tmpccer,
 706 005a B1F80AC0 		ldrh	ip, [r1, #10]	@, TIM_OCInitStruct_12(D)->TIM_OCNPolarity
 707 005e 92B2     		uxth	r2, r2	@ tmpccer, tmp165
 708 0060 8F89     		ldrh	r7, [r1, #12]	@, TIM_OCInitStruct_12(D)->TIM_OCIdleState
 709 0062 42EA0C2C 		orr	ip, r2, ip, lsl #8	@, tmp169, tmpccer, TIM_OCInitStruct_12(D)->TIM_OCNPolarity,
 710 0066 24F44054 		bic	r4, r4, #12288	@ tmp175, tmpcr2,
 711 006a 4FF6FF35 		movw	r5, #64511	@ tmpccer,
 712 006e 8A88     		ldrh	r2, [r1, #4]	@, TIM_OCInitStruct_12(D)->TIM_OutputNState
 713 0070 CE89     		ldrh	r6, [r1, #14]	@, TIM_OCInitStruct_12(D)->TIM_OCNIdleState
 714 0072 0CEA0505 		and	r5, ip, r5	@ tmpccer, tmp169, tmpccer
 715 0076 44EA0714 		orr	r4, r4, r7, lsl #4	@, tmp179, tmp175, TIM_OCInitStruct_12(D)->TIM_OCIdleState,
 716 007a 45EA0222 		orr	r2, r5, r2, lsl #8	@, tmp174, tmpccer, TIM_OCInitStruct_12(D)->TIM_OutputNState,
 717 007e 44EA0614 		orr	r4, r4, r6, lsl #4	@, tmpcr2, tmp179, TIM_OCInitStruct_12(D)->TIM_OCNIdleState,
 718 0082 92B2     		uxth	r2, r2	@ tmpccer, tmp174
 719 0084 A4B2     		uxth	r4, r4	@ tmpcr2, tmpcr2
 720 0086 DFE7     		b	.L83	@
 721              	.L85:
 722              		.align	2
 723              	.L84:
 724 0088 002C0140 		.word	1073818624
 726              		.section	.text.TIM_OC4Init,"ax",%progbits
 727              		.align	2
 728              		.global	TIM_OC4Init
 729              		.thumb
 730              		.thumb_func
 732              	TIM_OC4Init:
 733              		@ args = 0, pretend = 0, frame = 0
 734              		@ frame_needed = 0, uses_anonymous_args = 0
 735              		@ link register save eliminated.
 736 0000 038C     		ldrh	r3, [r0, #32]	@, TIMx_3(D)->CCER
 737 0002 F0B4     		push	{r4, r5, r6, r7}	@
 738 0004 23F48053 		bic	r3, r3, #4096	@ D.7730, TIMx_3(D)->CCER,
 739 0008 1B04     		lsls	r3, r3, #16	@ D.7730, D.7730,
 740 000a 1B0C     		lsrs	r3, r3, #16	@ D.7730, D.7730,
 741 000c 0384     		strh	r3, [r0, #32]	@ movhi	@ D.7730, TIMx_3(D)->CCER
 742 000e 028C     		ldrh	r2, [r0, #32]	@, TIMx_3(D)->CCER
 743 0010 8488     		ldrh	r4, [r0, #4]	@, TIMx_3(D)->CR2
 744 0012 22F40052 		bic	r2, r2, #8192	@ tmpccer, TIMx_3(D)->CCER,
 745 0016 838B     		ldrh	r3, [r0, #28]	@, TIMx_3(D)->CCMR2
 746 0018 0D89     		ldrh	r5, [r1, #8]	@, TIM_OCInitStruct_11(D)->TIM_OCPolarity
 747 001a 1204     		lsls	r2, r2, #16	@ tmpccer, tmpccer,
 748 001c 23F4E643 		bic	r3, r3, #29440	@ tmpccmrx, TIMx_3(D)->CCMR2,
 749 0020 120C     		lsrs	r2, r2, #16	@ tmpccer, tmpccer,
 750 0022 42EA0532 		orr	r2, r2, r5, lsl #12	@, tmp151, tmpccer, TIM_OCInitStruct_11(D)->TIM_OCPolarity,
 751 0026 4F88     		ldrh	r7, [r1, #2]	@, TIM_OCInitStruct_11(D)->TIM_OutputState
 752 0028 1B04     		lsls	r3, r3, #16	@ tmpccmrx, tmpccmrx,
 753 002a 0E88     		ldrh	r6, [r1]	@, TIM_OCInitStruct_11(D)->TIM_OCMode
 754 002c 0E4D     		ldr	r5, .L89	@ tmp156,
 755 002e 1B0C     		lsrs	r3, r3, #16	@ tmpccmrx, tmpccmrx,
 756 0030 42EA0732 		orr	r2, r2, r7, lsl #12	@, tmpccer, tmp151, TIM_OCInitStruct_11(D)->TIM_OutputState,
 757 0034 43EA0623 		orr	r3, r3, r6, lsl #8	@, tmp146, tmpccmrx, TIM_OCInitStruct_11(D)->TIM_OCMode,
 758 0038 A842     		cmp	r0, r5	@ TIMx, tmp156
 759 003a 92B2     		uxth	r2, r2	@ tmpccer, tmpccer
 760 003c A4B2     		uxth	r4, r4	@ tmpcr2, TIMx_3(D)->CR2
 761 003e 9BB2     		uxth	r3, r3	@ tmpccmrx, tmp146
 762 0040 0BD0     		beq	.L87	@,
 763 0042 05F50065 		add	r5, r5, #2048	@ tmp157, tmp157,
 764 0046 A842     		cmp	r0, r5	@ TIMx, tmp157
 765 0048 07D0     		beq	.L87	@,
 766              	.L88:
 767 004a C988     		ldrh	r1, [r1, #6]	@ D.7730, TIM_OCInitStruct_11(D)->TIM_Pulse
 768 004c 8480     		strh	r4, [r0, #4]	@ movhi	@ tmpcr2, TIMx_3(D)->CR2
 769 004e 8383     		strh	r3, [r0, #28]	@ movhi	@ tmpccmrx, TIMx_3(D)->CCMR2
 770 0050 F0BC     		pop	{r4, r5, r6, r7}	@
 771 0052 A0F84010 		strh	r1, [r0, #64]	@ movhi	@ D.7730, TIMx_3(D)->CCR4
 772 0056 0284     		strh	r2, [r0, #32]	@ movhi	@ tmpccer, TIMx_3(D)->CCER
 773 0058 7047     		bx	lr	@
 774              	.L87:
 775 005a 8D89     		ldrh	r5, [r1, #12]	@, TIM_OCInitStruct_11(D)->TIM_OCIdleState
 776 005c 24F48044 		bic	r4, r4, #16384	@ tmp158, tmpcr2,
 777 0060 44EA8514 		orr	r4, r4, r5, lsl #6	@, tmp162, tmp158, TIM_OCInitStruct_11(D)->TIM_OCIdleState,
 778 0064 A4B2     		uxth	r4, r4	@ tmpcr2, tmp162
 779 0066 F0E7     		b	.L88	@
 780              	.L90:
 781              		.align	2
 782              	.L89:
 783 0068 002C0140 		.word	1073818624
 785              		.section	.text.TIM_ICInit,"ax",%progbits
 786              		.align	2
 787              		.global	TIM_ICInit
 788              		.thumb
 789              		.thumb_func
 791              	TIM_ICInit:
 792              		@ args = 0, pretend = 0, frame = 0
 793              		@ frame_needed = 0, uses_anonymous_args = 0
 794 0000 0B88     		ldrh	r3, [r1]	@ D.7747, TIM_ICInitStruct_3(D)->TIM_Channel
 795 0002 70B5     		push	{r4, r5, r6, lr}	@
 796 0004 0D46     		mov	r5, r1	@ TIM_ICInitStruct, TIM_ICInitStruct
 797 0006 0446     		mov	r4, r0	@ TIMx, TIMx
 798 0008 002B     		cmp	r3, #0	@ D.7747
 799 000a 4DD0     		beq	.L108	@
 800 000c 042B     		cmp	r3, #4	@ D.7747,
 801 000e 00F09980 		beq	.L109	@,
 802 0012 082B     		cmp	r3, #8	@ D.7747,
 803 0014 59D0     		beq	.L110	@,
 804 0016 028C     		ldrh	r2, [r0, #32]	@, TIMx_8(D)->CCER
 805 0018 2E89     		ldrh	r6, [r5, #8]	@ D.7747, TIM_ICInitStruct_3(D)->TIM_ICFilter
 806 001a 22F48052 		bic	r2, r2, #4096	@ D.7747, TIMx_8(D)->CCER,
 807 001e 1204     		lsls	r2, r2, #16	@ D.7747, D.7747,
 808 0020 120C     		lsrs	r2, r2, #16	@ D.7747, D.7747,
 809 0022 4888     		ldrh	r0, [r1, #2]	@ D.7747, TIM_ICInitStruct_3(D)->TIM_ICPolarity
 810 0024 8988     		ldrh	r1, [r1, #4]	@ D.7747, TIM_ICInitStruct_3(D)->TIM_ICSelection
 811 0026 2284     		strh	r2, [r4, #32]	@ movhi	@ D.7747, TIMx_8(D)->CCER
 812 0028 A38B     		ldrh	r3, [r4, #28]	@, TIMx_8(D)->CCMR2
 813 002a 544A     		ldr	r2, .L111	@ tmp256,
 814 002c 23F44073 		bic	r3, r3, #768	@ tmpccmr2, TIMx_8(D)->CCMR2,
 815 0030 1B05     		lsls	r3, r3, #20	@ tmpccmr2, tmpccmr2,
 816 0032 1B0D     		lsrs	r3, r3, #20	@ tmpccmr2, tmpccmr2,
 817 0034 43EA0123 		orr	r3, r3, r1, lsl #8	@, tmp252, tmpccmr2, D.7747,
 818 0038 218C     		ldrh	r1, [r4, #32]	@, TIMx_8(D)->CCER
 819 003a 43EA0633 		orr	r3, r3, r6, lsl #12	@, tmpccmr2, tmp252, D.7747,
 820 003e 9442     		cmp	r4, r2	@ TIMx, tmp256
 821 0040 9BB2     		uxth	r3, r3	@ tmpccmr2, tmpccmr2
 822 0042 89B2     		uxth	r1, r1	@ tmpccer, TIMx_8(D)->CCER
 823 0044 28D0     		beq	.L99	@,
 824 0046 02F50062 		add	r2, r2, #2048	@ tmp257, tmp257,
 825 004a 9442     		cmp	r4, r2	@ TIMx, tmp257
 826 004c 24D0     		beq	.L99	@,
 827 004e B4F1804F 		cmp	r4, #1073741824	@ TIMx,
 828 0052 21D0     		beq	.L99	@,
 829 0054 A2F59832 		sub	r2, r2, #77824	@ tmp258, tmp258,
 830 0058 9442     		cmp	r4, r2	@ TIMx, tmp258
 831 005a 1DD0     		beq	.L99	@,
 832 005c 02F58062 		add	r2, r2, #1024	@ tmp259, tmp259,
 833 0060 9442     		cmp	r4, r2	@ TIMx, tmp259
 834 0062 19D0     		beq	.L99	@,
 835 0064 02F58062 		add	r2, r2, #1024	@ tmp260, tmp260,
 836 0068 9442     		cmp	r4, r2	@ TIMx, tmp260
 837 006a 15D0     		beq	.L99	@,
 838 006c 47F6FF52 		movw	r2, #32255	@ tmpccer,
 839 0070 40F48050 		orr	r0, r0, #4096	@ tmp270, D.7747,
 840 0074 0A40     		ands	r2, r2, r1	@, tmpccer, tmpccer, tmpccer
 841 0076 0243     		orrs	r2, r2, r0	@, tmpccer, tmpccer, tmp270
 842              	.L101:
 843 0078 A383     		strh	r3, [r4, #28]	@ movhi	@ tmpccmr2, TIMx_8(D)->CCMR2
 844 007a 2284     		strh	r2, [r4, #32]	@ movhi	@ tmpccer, TIMx_8(D)->CCER
 845 007c A38B     		ldrh	r3, [r4, #28]	@, TIMx_8(D)->CCMR2
 846 007e EA88     		ldrh	r2, [r5, #6]	@ D.7747, TIM_ICInitStruct_3(D)->TIM_ICPrescaler
 847 0080 23F44063 		bic	r3, r3, #3072	@ D.7747, TIMx_8(D)->CCMR2,
 848 0084 1B04     		lsls	r3, r3, #16	@ D.7747, D.7747,
 849 0086 1B0C     		lsrs	r3, r3, #16	@ D.7747, D.7747,
 850 0088 A383     		strh	r3, [r4, #28]	@ movhi	@ D.7747, TIMx_8(D)->CCMR2
 851 008a A38B     		ldrh	r3, [r4, #28]	@, TIMx_8(D)->CCMR2
 852 008c 9BB2     		uxth	r3, r3	@ D.7747, TIMx_8(D)->CCMR2
 853 008e 43EA0223 		orr	r3, r3, r2, lsl #8	@, tmp283, D.7747, D.7747,
 854 0092 9BB2     		uxth	r3, r3	@ D.7747, tmp283
 855 0094 A383     		strh	r3, [r4, #28]	@ movhi	@ D.7747,
 856 0096 70BD     		pop	{r4, r5, r6, pc}	@
 857              	.L99:
 858 0098 21F40052 		bic	r2, r1, #8192	@ tmp262, tmpccer,
 859 009c 42EA0032 		orr	r2, r2, r0, lsl #12	@, tmp265, tmp262, D.7747,
 860 00a0 92B2     		uxth	r2, r2	@ D.7747, tmp265
 861 00a2 42F48052 		orr	r2, r2, #4096	@ tmpccer, D.7747,
 862 00a6 E7E7     		b	.L101	@
 863              	.L108:
 864 00a8 AA88     		ldrh	r2, [r5, #4]	@, TIM_ICInitStruct_3(D)->TIM_ICSelection
 865 00aa 2B89     		ldrh	r3, [r5, #8]	@, TIM_ICInitStruct_3(D)->TIM_ICFilter
 866 00ac 4988     		ldrh	r1, [r1, #2]	@, TIM_ICInitStruct_3(D)->TIM_ICPolarity
 867 00ae FFF7FEFF 		bl	TI1_Config	@
 868 00b2 238B     		ldrh	r3, [r4, #24]	@, TIMx_8(D)->CCMR1
 869 00b4 EA88     		ldrh	r2, [r5, #6]	@ D.7747, TIM_ICInitStruct_3(D)->TIM_ICPrescaler
 870 00b6 23F00C03 		bic	r3, r3, #12	@ D.7747, TIMx_8(D)->CCMR1,
 871 00ba 1B04     		lsls	r3, r3, #16	@ D.7747, D.7747,
 872 00bc 1B0C     		lsrs	r3, r3, #16	@ D.7747, D.7747,
 873 00be 2383     		strh	r3, [r4, #24]	@ movhi	@ D.7747, TIMx_8(D)->CCMR1
 874 00c0 238B     		ldrh	r3, [r4, #24]	@, TIMx_8(D)->CCMR1
 875 00c2 9BB2     		uxth	r3, r3	@ D.7747, TIMx_8(D)->CCMR1
 876 00c4 1343     		orrs	r3, r3, r2	@, D.7747, D.7747, D.7747
 877 00c6 2383     		strh	r3, [r4, #24]	@ movhi	@ D.7747,
 878 00c8 70BD     		pop	{r4, r5, r6, pc}	@
 879              	.L110:
 880 00ca 038C     		ldrh	r3, [r0, #32]	@, TIMx_8(D)->CCER
 881 00cc 4E88     		ldrh	r6, [r1, #2]	@ D.7747, TIM_ICInitStruct_3(D)->TIM_ICPolarity
 882 00ce 23F48073 		bic	r3, r3, #256	@ D.7747, TIMx_8(D)->CCER,
 883 00d2 1B04     		lsls	r3, r3, #16	@ D.7747, D.7747,
 884 00d4 1B0C     		lsrs	r3, r3, #16	@ D.7747, D.7747,
 885 00d6 8888     		ldrh	r0, [r1, #4]	@ D.7747, TIM_ICInitStruct_3(D)->TIM_ICSelection
 886 00d8 0989     		ldrh	r1, [r1, #8]	@ D.7747, TIM_ICInitStruct_3(D)->TIM_ICFilter
 887 00da 2384     		strh	r3, [r4, #32]	@ movhi	@ D.7747, TIMx_8(D)->CCER
 888 00dc A38B     		ldrh	r3, [r4, #28]	@, TIMx_8(D)->CCMR2
 889 00de 274A     		ldr	r2, .L111	@ tmp214,
 890 00e0 9BB2     		uxth	r3, r3	@ tmpccmr2, TIMx_8(D)->CCMR2
 891 00e2 23F0F303 		bic	r3, r3, #243	@ tmp208, tmpccmr2,
 892 00e6 43EA0113 		orr	r3, r3, r1, lsl #4	@, tmp212, tmp208, D.7747,
 893 00ea 218C     		ldrh	r1, [r4, #32]	@, TIMx_8(D)->CCER
 894 00ec 9BB2     		uxth	r3, r3	@ D.7747, tmp212
 895 00ee 9442     		cmp	r4, r2	@ TIMx, tmp214
 896 00f0 43EA0003 		orr	r3, r3, r0	@ tmpccmr2, D.7747, D.7747
 897 00f4 89B2     		uxth	r1, r1	@ tmpccer, TIMx_8(D)->CCER
 898 00f6 38D0     		beq	.L96	@,
 899 00f8 02F50062 		add	r2, r2, #2048	@ tmp215, tmp215,
 900 00fc 9442     		cmp	r4, r2	@ TIMx, tmp215
 901 00fe 34D0     		beq	.L96	@,
 902 0100 B4F1804F 		cmp	r4, #1073741824	@ TIMx,
 903 0104 31D0     		beq	.L96	@,
 904 0106 A2F59832 		sub	r2, r2, #77824	@ tmp216, tmp216,
 905 010a 9442     		cmp	r4, r2	@ TIMx, tmp216
 906 010c 2DD0     		beq	.L96	@,
 907 010e 02F58062 		add	r2, r2, #1024	@ tmp217, tmp217,
 908 0112 9442     		cmp	r4, r2	@ TIMx, tmp217
 909 0114 29D0     		beq	.L96	@,
 910 0116 02F58062 		add	r2, r2, #1024	@ tmp218, tmp218,
 911 011a 9442     		cmp	r4, r2	@ TIMx, tmp218
 912 011c 25D0     		beq	.L96	@,
 913 011e 21F42061 		bic	r1, r1, #2560	@ tmp225, tmpccer,
 914 0122 46F48076 		orr	r6, r6, #256	@ tmp226, D.7747,
 915 0126 0E43     		orrs	r6, r6, r1	@, tmpccer, tmp226, tmp225
 916              	.L98:
 917 0128 A383     		strh	r3, [r4, #28]	@ movhi	@ tmpccmr2, TIMx_8(D)->CCMR2
 918 012a 2684     		strh	r6, [r4, #32]	@ movhi	@ tmpccer, TIMx_8(D)->CCER
 919 012c A38B     		ldrh	r3, [r4, #28]	@, TIMx_8(D)->CCMR2
 920 012e EA88     		ldrh	r2, [r5, #6]	@ D.7747, TIM_ICInitStruct_3(D)->TIM_ICPrescaler
 921 0130 23F00C03 		bic	r3, r3, #12	@ D.7747, TIMx_8(D)->CCMR2,
 922 0134 1B04     		lsls	r3, r3, #16	@ D.7747, D.7747,
 923 0136 1B0C     		lsrs	r3, r3, #16	@ D.7747, D.7747,
 924 0138 A383     		strh	r3, [r4, #28]	@ movhi	@ D.7747, TIMx_8(D)->CCMR2
 925 013a A38B     		ldrh	r3, [r4, #28]	@, TIMx_8(D)->CCMR2
 926 013c 9BB2     		uxth	r3, r3	@ D.7747, TIMx_8(D)->CCMR2
 927 013e 1343     		orrs	r3, r3, r2	@, D.7747, D.7747, D.7747
 928 0140 A383     		strh	r3, [r4, #28]	@ movhi	@ D.7747,
 929 0142 70BD     		pop	{r4, r5, r6, pc}	@
 930              	.L109:
 931 0144 AA88     		ldrh	r2, [r5, #4]	@, TIM_ICInitStruct_3(D)->TIM_ICSelection
 932 0146 2B89     		ldrh	r3, [r5, #8]	@, TIM_ICInitStruct_3(D)->TIM_ICFilter
 933 0148 4988     		ldrh	r1, [r1, #2]	@, TIM_ICInitStruct_3(D)->TIM_ICPolarity
 934 014a FFF7FEFF 		bl	TI2_Config	@
 935 014e 238B     		ldrh	r3, [r4, #24]	@, TIMx_8(D)->CCMR1
 936 0150 EA88     		ldrh	r2, [r5, #6]	@ D.7747, TIM_ICInitStruct_3(D)->TIM_ICPrescaler
 937 0152 23F44063 		bic	r3, r3, #3072	@ D.7747, TIMx_8(D)->CCMR1,
 938 0156 1B04     		lsls	r3, r3, #16	@ D.7747, D.7747,
 939 0158 1B0C     		lsrs	r3, r3, #16	@ D.7747, D.7747,
 940 015a 2383     		strh	r3, [r4, #24]	@ movhi	@ D.7747, TIMx_8(D)->CCMR1
 941 015c 238B     		ldrh	r3, [r4, #24]	@, TIMx_8(D)->CCMR1
 942 015e 9BB2     		uxth	r3, r3	@ D.7747, TIMx_8(D)->CCMR1
 943 0160 43EA0223 		orr	r3, r3, r2, lsl #8	@, tmp198, D.7747, D.7747,
 944 0164 9BB2     		uxth	r3, r3	@ D.7747, tmp198
 945 0166 2383     		strh	r3, [r4, #24]	@ movhi	@ D.7747,
 946 0168 70BD     		pop	{r4, r5, r6, pc}	@
 947              	.L96:
 948 016a 21F40071 		bic	r1, r1, #512	@ tmp220, tmpccer,
 949 016e 41EA0626 		orr	r6, r1, r6, lsl #8	@, tmp223, tmp220, D.7747,
 950 0172 B6B2     		uxth	r6, r6	@ D.7747, tmp223
 951 0174 46F48076 		orr	r6, r6, #256	@ tmpccer, D.7747,
 952 0178 D6E7     		b	.L98	@
 953              	.L112:
 954 017a 00BF     		.align	2
 955              	.L111:
 956 017c 002C0140 		.word	1073818624
 958              		.section	.text.TIM_PWMIConfig,"ax",%progbits
 959              		.align	2
 960              		.global	TIM_PWMIConfig
 961              		.thumb
 962              		.thumb_func
 964              	TIM_PWMIConfig:
 965              		@ args = 0, pretend = 0, frame = 0
 966              		@ frame_needed = 0, uses_anonymous_args = 0
 967 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}	@
 968 0002 0D46     		mov	r5, r1	@ TIM_ICInitStruct, TIM_ICInitStruct
 969 0004 4988     		ldrh	r1, [r1, #2]	@ D.7750, TIM_ICInitStruct_5(D)->TIM_ICPolarity
 970 0006 AB88     		ldrh	r3, [r5, #4]	@ D.7750, TIM_ICInitStruct_5(D)->TIM_ICSelection
 971 0008 0029     		cmp	r1, #0	@ D.7750,
 972 000a 2A88     		ldrh	r2, [r5]	@ TIM_ICInitStruct_5(D)->TIM_Channel, TIM_ICInitStruct_5(D)->TIM_Channel
 973 000c 14BF     		ite	ne	@
 974 000e 0027     		movne	r7, #0	@, icoppositepolarity,
 975 0010 0227     		moveq	r7, #2	@, icoppositepolarity,
 976 0012 012B     		cmp	r3, #1	@ D.7750,
 977 0014 14BF     		ite	ne	@
 978 0016 0126     		movne	r6, #1	@, icoppositeselection,
 979 0018 0226     		moveq	r6, #2	@, icoppositeselection,
 980 001a 0446     		mov	r4, r0	@ TIMx, TIMx
 981 001c 12B3     		cbz	r2, .L120	@ TIM_ICInitStruct_5(D)->TIM_Channel,
 982 001e 1A46     		mov	r2, r3	@, D.7750
 983 0020 2B89     		ldrh	r3, [r5, #8]	@, TIM_ICInitStruct_5(D)->TIM_ICFilter
 984 0022 FFF7FEFF 		bl	TI2_Config	@
 985 0026 238B     		ldrh	r3, [r4, #24]	@, TIMx_10(D)->CCMR1
 986 0028 EA88     		ldrh	r2, [r5, #6]	@ D.7750, TIM_ICInitStruct_5(D)->TIM_ICPrescaler
 987 002a 23F44063 		bic	r3, r3, #3072	@ D.7750, TIMx_10(D)->CCMR1,
 988 002e 1B04     		lsls	r3, r3, #16	@ D.7750, D.7750,
 989 0030 1B0C     		lsrs	r3, r3, #16	@ D.7750, D.7750,
 990 0032 2383     		strh	r3, [r4, #24]	@ movhi	@ D.7750, TIMx_10(D)->CCMR1
 991 0034 238B     		ldrh	r3, [r4, #24]	@, TIMx_10(D)->CCMR1
 992 0036 3946     		mov	r1, r7	@, icoppositepolarity
 993 0038 9BB2     		uxth	r3, r3	@ D.7750, TIMx_10(D)->CCMR1
 994 003a 43EA0223 		orr	r3, r3, r2, lsl #8	@, tmp173, D.7750, D.7750,
 995 003e 9BB2     		uxth	r3, r3	@ D.7750, tmp173
 996 0040 3246     		mov	r2, r6	@, icoppositeselection
 997 0042 2383     		strh	r3, [r4, #24]	@ movhi	@ D.7750, TIMx_10(D)->CCMR1
 998 0044 2046     		mov	r0, r4	@, TIMx
 999 0046 2B89     		ldrh	r3, [r5, #8]	@, TIM_ICInitStruct_5(D)->TIM_ICFilter
 1000 0048 FFF7FEFF 		bl	TI1_Config	@
 1001 004c 238B     		ldrh	r3, [r4, #24]	@, TIMx_10(D)->CCMR1
 1002 004e EA88     		ldrh	r2, [r5, #6]	@ D.7750, TIM_ICInitStruct_5(D)->TIM_ICPrescaler
 1003 0050 23F00C03 		bic	r3, r3, #12	@ D.7750, TIMx_10(D)->CCMR1,
 1004 0054 1B04     		lsls	r3, r3, #16	@ D.7750, D.7750,
 1005 0056 1B0C     		lsrs	r3, r3, #16	@ D.7750, D.7750,
 1006 0058 2383     		strh	r3, [r4, #24]	@ movhi	@ D.7750, TIMx_10(D)->CCMR1
 1007 005a 238B     		ldrh	r3, [r4, #24]	@, TIMx_10(D)->CCMR1
 1008 005c 9BB2     		uxth	r3, r3	@ D.7750, TIMx_10(D)->CCMR1
 1009 005e 1343     		orrs	r3, r3, r2	@, D.7750, D.7750, D.7750
 1010 0060 2383     		strh	r3, [r4, #24]	@ movhi	@ D.7750,
 1011 0062 F8BD     		pop	{r3, r4, r5, r6, r7, pc}	@
 1012              	.L120:
 1013 0064 1A46     		mov	r2, r3	@, D.7750
 1014 0066 2B89     		ldrh	r3, [r5, #8]	@, TIM_ICInitStruct_5(D)->TIM_ICFilter
 1015 0068 FFF7FEFF 		bl	TI1_Config	@
 1016 006c 238B     		ldrh	r3, [r4, #24]	@, TIMx_10(D)->CCMR1
 1017 006e EA88     		ldrh	r2, [r5, #6]	@ D.7750, TIM_ICInitStruct_5(D)->TIM_ICPrescaler
 1018 0070 23F00C03 		bic	r3, r3, #12	@ D.7750, TIMx_10(D)->CCMR1,
 1019 0074 1B04     		lsls	r3, r3, #16	@ D.7750, D.7750,
 1020 0076 1B0C     		lsrs	r3, r3, #16	@ D.7750, D.7750,
 1021 0078 2383     		strh	r3, [r4, #24]	@ movhi	@ D.7750, TIMx_10(D)->CCMR1
 1022 007a 238B     		ldrh	r3, [r4, #24]	@, TIMx_10(D)->CCMR1
 1023 007c 3946     		mov	r1, r7	@, icoppositepolarity
 1024 007e 9BB2     		uxth	r3, r3	@ D.7750, TIMx_10(D)->CCMR1
 1025 0080 1343     		orrs	r3, r3, r2	@, D.7750, D.7750, D.7750
 1026 0082 2383     		strh	r3, [r4, #24]	@ movhi	@ D.7750, TIMx_10(D)->CCMR1
 1027 0084 3246     		mov	r2, r6	@, icoppositeselection
 1028 0086 2B89     		ldrh	r3, [r5, #8]	@, TIM_ICInitStruct_5(D)->TIM_ICFilter
 1029 0088 2046     		mov	r0, r4	@, TIMx
 1030 008a FFF7FEFF 		bl	TI2_Config	@
 1031 008e 238B     		ldrh	r3, [r4, #24]	@, TIMx_10(D)->CCMR1
 1032 0090 EA88     		ldrh	r2, [r5, #6]	@ D.7750, TIM_ICInitStruct_5(D)->TIM_ICPrescaler
 1033 0092 23F44063 		bic	r3, r3, #3072	@ D.7750, TIMx_10(D)->CCMR1,
 1034 0096 1B04     		lsls	r3, r3, #16	@ D.7750, D.7750,
 1035 0098 1B0C     		lsrs	r3, r3, #16	@ D.7750, D.7750,
 1036 009a 2383     		strh	r3, [r4, #24]	@ movhi	@ D.7750, TIMx_10(D)->CCMR1
 1037 009c 238B     		ldrh	r3, [r4, #24]	@, TIMx_10(D)->CCMR1
 1038 009e 9BB2     		uxth	r3, r3	@ D.7750, TIMx_10(D)->CCMR1
 1039 00a0 43EA0223 		orr	r3, r3, r2, lsl #8	@, tmp162, D.7750, D.7750,
 1040 00a4 9BB2     		uxth	r3, r3	@ D.7750, tmp162
 1041 00a6 2383     		strh	r3, [r4, #24]	@ movhi	@ D.7750,
 1042 00a8 F8BD     		pop	{r3, r4, r5, r6, r7, pc}	@
 1044 00aa 00BF     		.section	.text.TIM_BDTRConfig,"ax",%progbits
 1045              		.align	2
 1046              		.global	TIM_BDTRConfig
 1047              		.thumb
 1048              		.thumb_func
 1050              	TIM_BDTRConfig:
 1051              		@ args = 0, pretend = 0, frame = 0
 1052              		@ frame_needed = 0, uses_anonymous_args = 0
 1053              		@ link register save eliminated.
 1054 0000 10B4     		push	{r4}	@
 1055 0002 0B88     		ldrh	r3, [r1]	@, TIM_BDTRInitStruct_2(D)->TIM_OSSRState
 1056 0004 4C88     		ldrh	r4, [r1, #2]	@, TIM_BDTRInitStruct_2(D)->TIM_OSSIState
 1057 0006 8A88     		ldrh	r2, [r1, #4]	@, TIM_BDTRInitStruct_2(D)->TIM_LOCKLevel
 1058 0008 2343     		orrs	r3, r3, r4	@, tmp127, TIM_BDTRInitStruct_2(D)->TIM_OSSRState, TIM_BDTRInitStruct_2(D)->TIM_OS
 1059 000a CC88     		ldrh	r4, [r1, #6]	@, TIM_BDTRInitStruct_2(D)->TIM_DeadTime
 1060 000c 1343     		orrs	r3, r3, r2	@, tmp130, tmp127, TIM_BDTRInitStruct_2(D)->TIM_LOCKLevel
 1061 000e 0A89     		ldrh	r2, [r1, #8]	@, TIM_BDTRInitStruct_2(D)->TIM_Break
 1062 0010 2343     		orrs	r3, r3, r4	@, tmp133, tmp130, TIM_BDTRInitStruct_2(D)->TIM_DeadTime
 1063 0012 4C89     		ldrh	r4, [r1, #10]	@, TIM_BDTRInitStruct_2(D)->TIM_BreakPolarity
 1064 0014 1343     		orrs	r3, r3, r2	@, tmp136, tmp133, TIM_BDTRInitStruct_2(D)->TIM_Break
 1065 0016 8A89     		ldrh	r2, [r1, #12]	@, TIM_BDTRInitStruct_2(D)->TIM_AutomaticOutput
 1066 0018 2343     		orrs	r3, r3, r4	@, tmp139, tmp136, TIM_BDTRInitStruct_2(D)->TIM_BreakPolarity
 1067 001a 1343     		orrs	r3, r3, r2	@, tmp142, tmp139, TIM_BDTRInitStruct_2(D)->TIM_AutomaticOutput
 1068 001c 9BB2     		uxth	r3, r3	@ D.7753, tmp142
 1069 001e A0F84430 		strh	r3, [r0, #68]	@ movhi	@ D.7753, TIMx_16(D)->BDTR
 1070 0022 5DF8044B 		ldr	r4, [sp], #4	@,
 1071 0026 7047     		bx	lr	@
 1073              		.section	.text.TIM_TimeBaseStructInit,"ax",%progbits
 1074              		.align	2
 1075              		.global	TIM_TimeBaseStructInit
 1076              		.thumb
 1077              		.thumb_func
 1079              	TIM_TimeBaseStructInit:
 1080              		@ args = 0, pretend = 0, frame = 0
 1081              		@ frame_needed = 0, uses_anonymous_args = 0
 1082              		@ link register save eliminated.
 1083 0000 0023     		movs	r3, #0	@ tmp114,
 1084 0002 4FF6FF72 		movw	r2, #65535	@ tmp112,
 1085 0006 8280     		strh	r2, [r0, #4]	@ movhi	@ tmp112, TIM_TimeBaseInitStruct_2(D)->TIM_Period
 1086 0008 0380     		strh	r3, [r0]	@ movhi	@ tmp114, TIM_TimeBaseInitStruct_2(D)->TIM_Prescaler
 1087 000a C380     		strh	r3, [r0, #6]	@ movhi	@ tmp114, TIM_TimeBaseInitStruct_2(D)->TIM_ClockDivision
 1088 000c 4380     		strh	r3, [r0, #2]	@ movhi	@ tmp114, TIM_TimeBaseInitStruct_2(D)->TIM_CounterMode
 1089 000e 0372     		strb	r3, [r0, #8]	@ tmp114, TIM_TimeBaseInitStruct_2(D)->TIM_RepetitionCounter
 1090 0010 7047     		bx	lr	@
 1092 0012 00BF     		.section	.text.TIM_OCStructInit,"ax",%progbits
 1093              		.align	2
 1094              		.global	TIM_OCStructInit
 1095              		.thumb
 1096              		.thumb_func
 1098              	TIM_OCStructInit:
 1099              		@ args = 0, pretend = 0, frame = 0
 1100              		@ frame_needed = 0, uses_anonymous_args = 0
 1101              		@ link register save eliminated.
 1102 0000 0023     		movs	r3, #0	@ tmp112,
 1103 0002 0380     		strh	r3, [r0]	@ movhi	@ tmp112, TIM_OCInitStruct_2(D)->TIM_OCMode
 1104 0004 4380     		strh	r3, [r0, #2]	@ movhi	@ tmp112, TIM_OCInitStruct_2(D)->TIM_OutputState
 1105 0006 8380     		strh	r3, [r0, #4]	@ movhi	@ tmp112, TIM_OCInitStruct_2(D)->TIM_OutputNState
 1106 0008 C380     		strh	r3, [r0, #6]	@ movhi	@ tmp112, TIM_OCInitStruct_2(D)->TIM_Pulse
 1107 000a 0381     		strh	r3, [r0, #8]	@ movhi	@ tmp112, TIM_OCInitStruct_2(D)->TIM_OCPolarity
 1108 000c 4381     		strh	r3, [r0, #10]	@ movhi	@ tmp112, TIM_OCInitStruct_2(D)->TIM_OCNPolarity
 1109 000e 8381     		strh	r3, [r0, #12]	@ movhi	@ tmp112, TIM_OCInitStruct_2(D)->TIM_OCIdleState
 1110 0010 C381     		strh	r3, [r0, #14]	@ movhi	@ tmp112, TIM_OCInitStruct_2(D)->TIM_OCNIdleState
 1111 0012 7047     		bx	lr	@
 1113              		.section	.text.TIM_ICStructInit,"ax",%progbits
 1114              		.align	2
 1115              		.global	TIM_ICStructInit
 1116              		.thumb
 1117              		.thumb_func
 1119              	TIM_ICStructInit:
 1120              		@ args = 0, pretend = 0, frame = 0
 1121              		@ frame_needed = 0, uses_anonymous_args = 0
 1122              		@ link register save eliminated.
 1123 0000 0023     		movs	r3, #0	@ tmp112,
 1124 0002 0122     		movs	r2, #1	@ tmp116,
 1125 0004 8280     		strh	r2, [r0, #4]	@ movhi	@ tmp116, TIM_ICInitStruct_2(D)->TIM_ICSelection
 1126 0006 0380     		strh	r3, [r0]	@ movhi	@ tmp112, TIM_ICInitStruct_2(D)->TIM_Channel
 1127 0008 4380     		strh	r3, [r0, #2]	@ movhi	@ tmp112, TIM_ICInitStruct_2(D)->TIM_ICPolarity
 1128 000a C380     		strh	r3, [r0, #6]	@ movhi	@ tmp112, TIM_ICInitStruct_2(D)->TIM_ICPrescaler
 1129 000c 0381     		strh	r3, [r0, #8]	@ movhi	@ tmp112, TIM_ICInitStruct_2(D)->TIM_ICFilter
 1130 000e 7047     		bx	lr	@
 1132              		.section	.text.TIM_BDTRStructInit,"ax",%progbits
 1133              		.align	2
 1134              		.global	TIM_BDTRStructInit
 1135              		.thumb
 1136              		.thumb_func
 1138              	TIM_BDTRStructInit:
 1139              		@ args = 0, pretend = 0, frame = 0
 1140              		@ frame_needed = 0, uses_anonymous_args = 0
 1141              		@ link register save eliminated.
 1142 0000 0023     		movs	r3, #0	@ tmp112,
 1143 0002 0380     		strh	r3, [r0]	@ movhi	@ tmp112, TIM_BDTRInitStruct_2(D)->TIM_OSSRState
 1144 0004 4380     		strh	r3, [r0, #2]	@ movhi	@ tmp112, TIM_BDTRInitStruct_2(D)->TIM_OSSIState
 1145 0006 8380     		strh	r3, [r0, #4]	@ movhi	@ tmp112, TIM_BDTRInitStruct_2(D)->TIM_LOCKLevel
 1146 0008 C380     		strh	r3, [r0, #6]	@ movhi	@ tmp112, TIM_BDTRInitStruct_2(D)->TIM_DeadTime
 1147 000a 0381     		strh	r3, [r0, #8]	@ movhi	@ tmp112, TIM_BDTRInitStruct_2(D)->TIM_Break
 1148 000c 4381     		strh	r3, [r0, #10]	@ movhi	@ tmp112, TIM_BDTRInitStruct_2(D)->TIM_BreakPolarity
 1149 000e 8381     		strh	r3, [r0, #12]	@ movhi	@ tmp112, TIM_BDTRInitStruct_2(D)->TIM_AutomaticOutput
 1150 0010 7047     		bx	lr	@
 1152 0012 00BF     		.section	.text.TIM_Cmd,"ax",%progbits
 1153              		.align	2
 1154              		.global	TIM_Cmd
 1155              		.thumb
 1156              		.thumb_func
 1158              	TIM_Cmd:
 1159              		@ args = 0, pretend = 0, frame = 0
 1160              		@ frame_needed = 0, uses_anonymous_args = 0
 1161              		@ link register save eliminated.
 1162 0000 0388     		ldrh	r3, [r0]	@,* TIMx
 1163 0002 29B9     		cbnz	r1, .L129	@ NewState,
 1164 0004 23F00103 		bic	r3, r3, #1	@ D.7764, TIMx_4(D)->CR1,
 1165 0008 1B04     		lsls	r3, r3, #16	@ D.7764, D.7764,
 1166 000a 1B0C     		lsrs	r3, r3, #16	@ D.7764, D.7764,
 1167 000c 0380     		strh	r3, [r0]	@ movhi	@ D.7764,* TIMx
 1168 000e 7047     		bx	lr	@
 1169              	.L129:
 1170 0010 9BB2     		uxth	r3, r3	@ D.7764, TIMx_4(D)->CR1
 1171 0012 43F00103 		orr	r3, r3, #1	@ D.7764, D.7764,
 1172 0016 0380     		strh	r3, [r0]	@ movhi	@ D.7764,* TIMx
 1173 0018 7047     		bx	lr	@
 1175 001a 00BF     		.section	.text.TIM_CtrlPWMOutputs,"ax",%progbits
 1176              		.align	2
 1177              		.global	TIM_CtrlPWMOutputs
 1178              		.thumb
 1179              		.thumb_func
 1181              	TIM_CtrlPWMOutputs:
 1182              		@ args = 0, pretend = 0, frame = 0
 1183              		@ frame_needed = 0, uses_anonymous_args = 0
 1184              		@ link register save eliminated.
 1185 0000 B0F84430 		ldrh	r3, [r0, #68]	@,
 1186 0004 21B9     		cbnz	r1, .L133	@ NewState,
 1187 0006 C3F30E03 		ubfx	r3, r3, #0, #15	@ D.7767, TIMx_4(D)->BDTR,,
 1188 000a A0F84430 		strh	r3, [r0, #68]	@ movhi	@ D.7767,
 1189 000e 7047     		bx	lr	@
 1190              	.L133:
 1191 0010 6FEA4343 		mvn	r3, r3, lsl #17	@ tmp118, TIMx_4(D)->BDTR,
 1192 0014 6FEA5343 		mvn	r3, r3, lsr #17	@ tmp118, tmp118,
 1193 0018 9BB2     		uxth	r3, r3	@ D.7767, tmp118
 1194 001a A0F84430 		strh	r3, [r0, #68]	@ movhi	@ D.7767,
 1195 001e 7047     		bx	lr	@
 1197              		.section	.text.TIM_ITConfig,"ax",%progbits
 1198              		.align	2
 1199              		.global	TIM_ITConfig
 1200              		.thumb
 1201              		.thumb_func
 1203              	TIM_ITConfig:
 1204              		@ args = 0, pretend = 0, frame = 0
 1205              		@ frame_needed = 0, uses_anonymous_args = 0
 1206              		@ link register save eliminated.
 1207 0000 8389     		ldrh	r3, [r0, #12]	@,
 1208 0002 9BB2     		uxth	r3, r3	@ D.7770, TIMx_4(D)->DIER
 1209 0004 1AB9     		cbnz	r2, .L137	@ NewState,
 1210 0006 23EA0101 		bic	r1, r3, r1	@ D.7770, D.7770, TIM_IT
 1211 000a 8181     		strh	r1, [r0, #12]	@ movhi	@ D.7770,
 1212 000c 7047     		bx	lr	@
 1213              	.L137:
 1214 000e 1943     		orrs	r1, r1, r3	@, D.7770, TIM_IT, D.7770
 1215 0010 8181     		strh	r1, [r0, #12]	@ movhi	@ D.7770,
 1216 0012 7047     		bx	lr	@
 1218              		.section	.text.TIM_GenerateEvent,"ax",%progbits
 1219              		.align	2
 1220              		.global	TIM_GenerateEvent
 1221              		.thumb
 1222              		.thumb_func
 1224              	TIM_GenerateEvent:
 1225              		@ args = 0, pretend = 0, frame = 0
 1226              		@ frame_needed = 0, uses_anonymous_args = 0
 1227              		@ link register save eliminated.
 1228 0000 8182     		strh	r1, [r0, #20]	@ movhi	@ TIM_EventSource, TIMx_2(D)->EGR
 1229 0002 7047     		bx	lr	@
 1231              		.section	.text.TIM_DMAConfig,"ax",%progbits
 1232              		.align	2
 1233              		.global	TIM_DMAConfig
 1234              		.thumb
 1235              		.thumb_func
 1237              	TIM_DMAConfig:
 1238              		@ args = 0, pretend = 0, frame = 0
 1239              		@ frame_needed = 0, uses_anonymous_args = 0
 1240              		@ link register save eliminated.
 1241 0000 0A43     		orrs	r2, r2, r1	@, D.7775, TIM_DMABurstLength, TIM_DMABase
 1242 0002 A0F84820 		strh	r2, [r0, #72]	@ movhi	@ D.7775, TIMx_5(D)->DCR
 1243 0006 7047     		bx	lr	@
 1245              		.section	.text.TIM_DMACmd,"ax",%progbits
 1246              		.align	2
 1247              		.global	TIM_DMACmd
 1248              		.thumb
 1249              		.thumb_func
 1251              	TIM_DMACmd:
 1252              		@ args = 0, pretend = 0, frame = 0
 1253              		@ frame_needed = 0, uses_anonymous_args = 0
 1254              		@ link register save eliminated.
 1255 0000 8389     		ldrh	r3, [r0, #12]	@,
 1256 0002 9BB2     		uxth	r3, r3	@ D.7778, TIMx_4(D)->DIER
 1257 0004 1AB9     		cbnz	r2, .L143	@ NewState,
 1258 0006 23EA0101 		bic	r1, r3, r1	@ D.7778, D.7778, TIM_DMASource
 1259 000a 8181     		strh	r1, [r0, #12]	@ movhi	@ D.7778,
 1260 000c 7047     		bx	lr	@
 1261              	.L143:
 1262 000e 1943     		orrs	r1, r1, r3	@, D.7778, TIM_DMASource, D.7778
 1263 0010 8181     		strh	r1, [r0, #12]	@ movhi	@ D.7778,
 1264 0012 7047     		bx	lr	@
 1266              		.section	.text.TIM_InternalClockConfig,"ax",%progbits
 1267              		.align	2
 1268              		.global	TIM_InternalClockConfig
 1269              		.thumb
 1270              		.thumb_func
 1272              	TIM_InternalClockConfig:
 1273              		@ args = 0, pretend = 0, frame = 0
 1274              		@ frame_needed = 0, uses_anonymous_args = 0
 1275              		@ link register save eliminated.
 1276 0000 0389     		ldrh	r3, [r0, #8]	@, TIMx_2(D)->SMCR
 1277 0002 23F00703 		bic	r3, r3, #7	@ D.7781, TIMx_2(D)->SMCR,
 1278 0006 1B04     		lsls	r3, r3, #16	@ D.7781, D.7781,
 1279 0008 1B0C     		lsrs	r3, r3, #16	@ D.7781, D.7781,
 1280 000a 0381     		strh	r3, [r0, #8]	@ movhi	@ D.7781, TIMx_2(D)->SMCR
 1281 000c 7047     		bx	lr	@
 1283 000e 00BF     		.section	.text.TIM_ITRxExternalClockConfig,"ax",%progbits
 1284              		.align	2
 1285              		.global	TIM_ITRxExternalClockConfig
 1286              		.thumb
 1287              		.thumb_func
 1289              	TIM_ITRxExternalClockConfig:
 1290              		@ args = 0, pretend = 0, frame = 0
 1291              		@ frame_needed = 0, uses_anonymous_args = 0
 1292              		@ link register save eliminated.
 1293 0000 0389     		ldrh	r3, [r0, #8]	@, TIMx_2(D)->SMCR
 1294 0002 23F07003 		bic	r3, r3, #112	@ tmpsmcr, TIMx_2(D)->SMCR,
 1295 0006 1B04     		lsls	r3, r3, #16	@ tmpsmcr, tmpsmcr,
 1296 0008 1B0C     		lsrs	r3, r3, #16	@ tmpsmcr, tmpsmcr,
 1297 000a 1943     		orrs	r1, r1, r3	@, tmpsmcr, TIM_InputTriggerSource, tmpsmcr
 1298 000c 0181     		strh	r1, [r0, #8]	@ movhi	@ tmpsmcr, TIMx_2(D)->SMCR
 1299 000e 0389     		ldrh	r3, [r0, #8]	@, TIMx_2(D)->SMCR
 1300 0010 9BB2     		uxth	r3, r3	@ D.7784, TIMx_2(D)->SMCR
 1301 0012 43F00703 		orr	r3, r3, #7	@ D.7784, D.7784,
 1302 0016 0381     		strh	r3, [r0, #8]	@ movhi	@ D.7784, TIMx_2(D)->SMCR
 1303 0018 7047     		bx	lr	@
 1305 001a 00BF     		.section	.text.TIM_TIxExternalClockConfig,"ax",%progbits
 1306              		.align	2
 1307              		.global	TIM_TIxExternalClockConfig
 1308              		.thumb
 1309              		.thumb_func
 1311              	TIM_TIxExternalClockConfig:
 1312              		@ args = 0, pretend = 0, frame = 0
 1313              		@ frame_needed = 0, uses_anonymous_args = 0
 1314 0000 38B5     		push	{r3, r4, r5, lr}	@
 1315 0002 0D46     		mov	r5, r1	@ TIM_TIxExternalCLKSource, TIM_TIxExternalCLKSource
 1316 0004 602D     		cmp	r5, #96	@ TIM_TIxExternalCLKSource,
 1317 0006 1146     		mov	r1, r2	@, TIM_ICPolarity
 1318 0008 0446     		mov	r4, r0	@ TIMx, TIMx
 1319 000a 4FF00102 		mov	r2, #1	@,
 1320 000e 0ED0     		beq	.L149	@,
 1321 0010 FFF7FEFF 		bl	TI1_Config	@
 1322              	.L148:
 1323 0014 2389     		ldrh	r3, [r4, #8]	@, TIMx_4(D)->SMCR
 1324 0016 23F07003 		bic	r3, r3, #112	@ tmpsmcr, TIMx_4(D)->SMCR,
 1325 001a 1B04     		lsls	r3, r3, #16	@ tmpsmcr, tmpsmcr,
 1326 001c 1B0C     		lsrs	r3, r3, #16	@ tmpsmcr, tmpsmcr,
 1327 001e 2B43     		orrs	r3, r3, r5	@, tmpsmcr, tmpsmcr, TIM_TIxExternalCLKSource
 1328 0020 2381     		strh	r3, [r4, #8]	@ movhi	@ tmpsmcr, TIMx_4(D)->SMCR
 1329 0022 2389     		ldrh	r3, [r4, #8]	@, TIMx_4(D)->SMCR
 1330 0024 9BB2     		uxth	r3, r3	@ D.7787, TIMx_4(D)->SMCR
 1331 0026 43F00703 		orr	r3, r3, #7	@ D.7787, D.7787,
 1332 002a 2381     		strh	r3, [r4, #8]	@ movhi	@ D.7787, TIMx_4(D)->SMCR
 1333 002c 38BD     		pop	{r3, r4, r5, pc}	@
 1334              	.L149:
 1335 002e FFF7FEFF 		bl	TI2_Config	@
 1336 0032 EFE7     		b	.L148	@
 1338              		.section	.text.TIM_ETRClockMode1Config,"ax",%progbits
 1339              		.align	2
 1340              		.global	TIM_ETRClockMode1Config
 1341              		.thumb
 1342              		.thumb_func
 1344              	TIM_ETRClockMode1Config:
 1345              		@ args = 0, pretend = 0, frame = 0
 1346              		@ frame_needed = 0, uses_anonymous_args = 0
 1347              		@ link register save eliminated.
 1348 0000 10B4     		push	{r4}	@
 1349 0002 0489     		ldrh	r4, [r0, #8]	@, TIMx_3(D)->SMCR
 1350 0004 42EA0323 		orr	r3, r2, r3, lsl #8	@, tmp127, TIM_ExtTRGPolarity, ExtTRGFilter,
 1351 0008 E4B2     		uxtb	r4, r4	@ tmpsmcr, TIMx_3(D)->SMCR
 1352 000a 1C43     		orrs	r4, r4, r3	@, tmp131, tmpsmcr, tmp127
 1353 000c A4B2     		uxth	r4, r4	@ D.7791, tmp131
 1354 000e 2143     		orrs	r1, r1, r4	@, tmpsmcr, TIM_ExtTRGPrescaler, D.7791
 1355 0010 0181     		strh	r1, [r0, #8]	@ movhi	@ tmpsmcr, TIMx_3(D)->SMCR
 1356 0012 0389     		ldrh	r3, [r0, #8]	@, TIMx_3(D)->SMCR
 1357 0014 5DF8044B 		ldr	r4, [sp], #4	@,
 1358 0018 23F07703 		bic	r3, r3, #119	@ D.7790, TIMx_3(D)->SMCR,
 1359 001c 1B04     		lsls	r3, r3, #16	@ D.7790, D.7790,
 1360 001e 1B0C     		lsrs	r3, r3, #16	@ D.7790, D.7790,
 1361 0020 43F07703 		orr	r3, r3, #119	@ tmpsmcr, D.7790,
 1362 0024 0381     		strh	r3, [r0, #8]	@ movhi	@ tmpsmcr, TIMx_3(D)->SMCR
 1363 0026 7047     		bx	lr	@
 1365              		.section	.text.TIM_ETRClockMode2Config,"ax",%progbits
 1366              		.align	2
 1367              		.global	TIM_ETRClockMode2Config
 1368              		.thumb
 1369              		.thumb_func
 1371              	TIM_ETRClockMode2Config:
 1372              		@ args = 0, pretend = 0, frame = 0
 1373              		@ frame_needed = 0, uses_anonymous_args = 0
 1374              		@ link register save eliminated.
 1375 0000 10B4     		push	{r4}	@
 1376 0002 0489     		ldrh	r4, [r0, #8]	@, TIMx_2(D)->SMCR
 1377 0004 42EA0323 		orr	r3, r2, r3, lsl #8	@, tmp126, TIM_ExtTRGPolarity, ExtTRGFilter,
 1378 0008 E4B2     		uxtb	r4, r4	@ tmpsmcr, TIMx_2(D)->SMCR
 1379 000a 1C43     		orrs	r4, r4, r3	@, tmp130, tmpsmcr, tmp126
 1380 000c A4B2     		uxth	r4, r4	@ D.7794, tmp130
 1381 000e 2143     		orrs	r1, r1, r4	@, tmpsmcr, TIM_ExtTRGPrescaler, D.7794
 1382 0010 0181     		strh	r1, [r0, #8]	@ movhi	@ tmpsmcr, TIMx_2(D)->SMCR
 1383 0012 0389     		ldrh	r3, [r0, #8]	@, TIMx_2(D)->SMCR
 1384 0014 5DF8044B 		ldr	r4, [sp], #4	@,
 1385 0018 9BB2     		uxth	r3, r3	@ D.7794, TIMx_2(D)->SMCR
 1386 001a 43F48043 		orr	r3, r3, #16384	@ D.7794, D.7794,
 1387 001e 0381     		strh	r3, [r0, #8]	@ movhi	@ D.7794, TIMx_2(D)->SMCR
 1388 0020 7047     		bx	lr	@
 1390 0022 00BF     		.section	.text.TIM_ETRConfig,"ax",%progbits
 1391              		.align	2
 1392              		.global	TIM_ETRConfig
 1393              		.thumb
 1394              		.thumb_func
 1396              	TIM_ETRConfig:
 1397              		@ args = 0, pretend = 0, frame = 0
 1398              		@ frame_needed = 0, uses_anonymous_args = 0
 1399              		@ link register save eliminated.
 1400 0000 10B4     		push	{r4}	@
 1401 0002 0489     		ldrh	r4, [r0, #8]	@, TIMx_2(D)->SMCR
 1402 0004 E4B2     		uxtb	r4, r4	@ tmpsmcr, TIMx_2(D)->SMCR
 1403 0006 2143     		orrs	r1, r1, r4	@, tmp124, TIM_ExtTRGPrescaler, tmpsmcr
 1404 0008 0A43     		orrs	r2, r2, r1	@, D.7797, TIM_ExtTRGPolarity, tmp124
 1405 000a 42EA0323 		orr	r3, r2, r3, lsl #8	@, tmp129, D.7797, ExtTRGFilter,
 1406 000e 9CB2     		uxth	r4, r3	@ tmpsmcr, tmp129
 1407 0010 0481     		strh	r4, [r0, #8]	@ movhi	@ tmpsmcr, TIMx_2(D)->SMCR
 1408 0012 5DF8044B 		ldr	r4, [sp], #4	@,
 1409 0016 7047     		bx	lr	@
 1411              		.section	.text.TIM_PrescalerConfig,"ax",%progbits
 1412              		.align	2
 1413              		.global	TIM_PrescalerConfig
 1414              		.thumb
 1415              		.thumb_func
 1417              	TIM_PrescalerConfig:
 1418              		@ args = 0, pretend = 0, frame = 0
 1419              		@ frame_needed = 0, uses_anonymous_args = 0
 1420              		@ link register save eliminated.
 1421 0000 0185     		strh	r1, [r0, #40]	@ movhi	@ Prescaler, TIMx_2(D)->PSC
 1422 0002 8282     		strh	r2, [r0, #20]	@ movhi	@ TIM_PSCReloadMode, TIMx_2(D)->EGR
 1423 0004 7047     		bx	lr	@
 1425 0006 00BF     		.section	.text.TIM_CounterModeConfig,"ax",%progbits
 1426              		.align	2
 1427              		.global	TIM_CounterModeConfig
 1428              		.thumb
 1429              		.thumb_func
 1431              	TIM_CounterModeConfig:
 1432              		@ args = 0, pretend = 0, frame = 0
 1433              		@ frame_needed = 0, uses_anonymous_args = 0
 1434              		@ link register save eliminated.
 1435 0000 0388     		ldrh	r3, [r0]	@, TIMx_2(D)->CR1
 1436 0002 23F07003 		bic	r3, r3, #112	@ tmpcr1, TIMx_2(D)->CR1,
 1437 0006 1B04     		lsls	r3, r3, #16	@ tmpcr1, tmpcr1,
 1438 0008 1B0C     		lsrs	r3, r3, #16	@ tmpcr1, tmpcr1,
 1439 000a 1943     		orrs	r1, r1, r3	@, tmpcr1, TIM_CounterMode, tmpcr1
 1440 000c 0180     		strh	r1, [r0]	@ movhi	@ tmpcr1, TIMx_2(D)->CR1
 1441 000e 7047     		bx	lr	@
 1443              		.section	.text.TIM_SelectInputTrigger,"ax",%progbits
 1444              		.align	2
 1445              		.global	TIM_SelectInputTrigger
 1446              		.thumb
 1447              		.thumb_func
 1449              	TIM_SelectInputTrigger:
 1450              		@ args = 0, pretend = 0, frame = 0
 1451              		@ frame_needed = 0, uses_anonymous_args = 0
 1452              		@ link register save eliminated.
 1453 0000 0389     		ldrh	r3, [r0, #8]	@, TIMx_2(D)->SMCR
 1454 0002 23F07003 		bic	r3, r3, #112	@ tmpsmcr, TIMx_2(D)->SMCR,
 1455 0006 1B04     		lsls	r3, r3, #16	@ tmpsmcr, tmpsmcr,
 1456 0008 1B0C     		lsrs	r3, r3, #16	@ tmpsmcr, tmpsmcr,
 1457 000a 1943     		orrs	r1, r1, r3	@, tmpsmcr, TIM_InputTriggerSource, tmpsmcr
 1458 000c 0181     		strh	r1, [r0, #8]	@ movhi	@ tmpsmcr, TIMx_2(D)->SMCR
 1459 000e 7047     		bx	lr	@
 1461              		.section	.text.TIM_EncoderInterfaceConfig,"ax",%progbits
 1462              		.align	2
 1463              		.global	TIM_EncoderInterfaceConfig
 1464              		.thumb
 1465              		.thumb_func
 1467              	TIM_EncoderInterfaceConfig:
 1468              		@ args = 0, pretend = 0, frame = 0
 1469              		@ frame_needed = 0, uses_anonymous_args = 0
 1470              		@ link register save eliminated.
 1471 0000 70B4     		push	{r4, r5, r6}	@
 1472 0002 0589     		ldrh	r5, [r0, #8]	@, TIMx_2(D)->SMCR
 1473 0004 048B     		ldrh	r4, [r0, #24]	@, TIMx_2(D)->CCMR1
 1474 0006 068C     		ldrh	r6, [r0, #32]	@, TIMx_2(D)->CCER
 1475 0008 24F44074 		bic	r4, r4, #768	@ tmpccmr1, TIMx_2(D)->CCMR1,
 1476 000c 24F00304 		bic	r4, r4, #3	@ tmpccmr1, tmpccmr1,
 1477 0010 B6B2     		uxth	r6, r6	@ tmpccer, TIMx_2(D)->CCER
 1478 0012 26F02206 		bic	r6, r6, #34	@ tmp138, tmpccer,
 1479 0016 25F00705 		bic	r5, r5, #7	@ tmpsmcr, TIMx_2(D)->SMCR,
 1480 001a 2404     		lsls	r4, r4, #16	@ tmpccmr1, tmpccmr1,
 1481 001c 3243     		orrs	r2, r2, r6	@, D.7806, TIM_IC1Polarity, tmp138
 1482 001e 2D04     		lsls	r5, r5, #16	@ tmpsmcr, tmpsmcr,
 1483 0020 240C     		lsrs	r4, r4, #16	@ tmpccmr1, tmpccmr1,
 1484 0022 2D0C     		lsrs	r5, r5, #16	@ tmpsmcr, tmpsmcr,
 1485 0024 44F48074 		orr	r4, r4, #256	@ tmpccmr1, tmpccmr1,
 1486 0028 42EA0313 		orr	r3, r2, r3, lsl #4	@, tmp143, D.7806, TIM_IC2Polarity,
 1487 002c 2943     		orrs	r1, r1, r5	@, tmpsmcr, TIM_EncoderMode, tmpsmcr
 1488 002e 44F00104 		orr	r4, r4, #1	@ tmpccmr1, tmpccmr1,
 1489 0032 9EB2     		uxth	r6, r3	@ tmpccer, tmp143
 1490 0034 0181     		strh	r1, [r0, #8]	@ movhi	@ tmpsmcr, TIMx_2(D)->SMCR
 1491 0036 0483     		strh	r4, [r0, #24]	@ movhi	@ tmpccmr1, TIMx_2(D)->CCMR1
 1492 0038 0684     		strh	r6, [r0, #32]	@ movhi	@ tmpccer, TIMx_2(D)->CCER
 1493 003a 70BC     		pop	{r4, r5, r6}	@
 1494 003c 7047     		bx	lr	@
 1496 003e 00BF     		.section	.text.TIM_ForcedOC1Config,"ax",%progbits
 1497              		.align	2
 1498              		.global	TIM_ForcedOC1Config
 1499              		.thumb
 1500              		.thumb_func
 1502              	TIM_ForcedOC1Config:
 1503              		@ args = 0, pretend = 0, frame = 0
 1504              		@ frame_needed = 0, uses_anonymous_args = 0
 1505              		@ link register save eliminated.
 1506 0000 038B     		ldrh	r3, [r0, #24]	@, TIMx_2(D)->CCMR1
 1507 0002 23F07003 		bic	r3, r3, #112	@ tmpccmr1, TIMx_2(D)->CCMR1,
 1508 0006 1B04     		lsls	r3, r3, #16	@ tmpccmr1, tmpccmr1,
 1509 0008 1B0C     		lsrs	r3, r3, #16	@ tmpccmr1, tmpccmr1,
 1510 000a 1943     		orrs	r1, r1, r3	@, tmpccmr1, TIM_ForcedAction, tmpccmr1
 1511 000c 0183     		strh	r1, [r0, #24]	@ movhi	@ tmpccmr1, TIMx_2(D)->CCMR1
 1512 000e 7047     		bx	lr	@
 1514              		.section	.text.TIM_ForcedOC2Config,"ax",%progbits
 1515              		.align	2
 1516              		.global	TIM_ForcedOC2Config
 1517              		.thumb
 1518              		.thumb_func
 1520              	TIM_ForcedOC2Config:
 1521              		@ args = 0, pretend = 0, frame = 0
 1522              		@ frame_needed = 0, uses_anonymous_args = 0
 1523              		@ link register save eliminated.
 1524 0000 038B     		ldrh	r3, [r0, #24]	@, TIMx_2(D)->CCMR1
 1525 0002 23F4E043 		bic	r3, r3, #28672	@ tmpccmr1, TIMx_2(D)->CCMR1,
 1526 0006 1B04     		lsls	r3, r3, #16	@ tmpccmr1, tmpccmr1,
 1527 0008 1B0C     		lsrs	r3, r3, #16	@ tmpccmr1, tmpccmr1,
 1528 000a 43EA0121 		orr	r1, r3, r1, lsl #8	@, tmp121, tmpccmr1, TIM_ForcedAction,
 1529 000e 8BB2     		uxth	r3, r1	@ tmpccmr1, tmp121
 1530 0010 0383     		strh	r3, [r0, #24]	@ movhi	@ tmpccmr1, TIMx_2(D)->CCMR1
 1531 0012 7047     		bx	lr	@
 1533              		.section	.text.TIM_ForcedOC3Config,"ax",%progbits
 1534              		.align	2
 1535              		.global	TIM_ForcedOC3Config
 1536              		.thumb
 1537              		.thumb_func
 1539              	TIM_ForcedOC3Config:
 1540              		@ args = 0, pretend = 0, frame = 0
 1541              		@ frame_needed = 0, uses_anonymous_args = 0
 1542              		@ link register save eliminated.
 1543 0000 838B     		ldrh	r3, [r0, #28]	@, TIMx_2(D)->CCMR2
 1544 0002 23F07003 		bic	r3, r3, #112	@ tmpccmr2, TIMx_2(D)->CCMR2,
 1545 0006 1B04     		lsls	r3, r3, #16	@ tmpccmr2, tmpccmr2,
 1546 0008 1B0C     		lsrs	r3, r3, #16	@ tmpccmr2, tmpccmr2,
 1547 000a 1943     		orrs	r1, r1, r3	@, tmpccmr2, TIM_ForcedAction, tmpccmr2
 1548 000c 8183     		strh	r1, [r0, #28]	@ movhi	@ tmpccmr2, TIMx_2(D)->CCMR2
 1549 000e 7047     		bx	lr	@
 1551              		.section	.text.TIM_ForcedOC4Config,"ax",%progbits
 1552              		.align	2
 1553              		.global	TIM_ForcedOC4Config
 1554              		.thumb
 1555              		.thumb_func
 1557              	TIM_ForcedOC4Config:
 1558              		@ args = 0, pretend = 0, frame = 0
 1559              		@ frame_needed = 0, uses_anonymous_args = 0
 1560              		@ link register save eliminated.
 1561 0000 838B     		ldrh	r3, [r0, #28]	@, TIMx_2(D)->CCMR2
 1562 0002 23F4E043 		bic	r3, r3, #28672	@ tmpccmr2, TIMx_2(D)->CCMR2,
 1563 0006 1B04     		lsls	r3, r3, #16	@ tmpccmr2, tmpccmr2,
 1564 0008 1B0C     		lsrs	r3, r3, #16	@ tmpccmr2, tmpccmr2,
 1565 000a 43EA0121 		orr	r1, r3, r1, lsl #8	@, tmp121, tmpccmr2, TIM_ForcedAction,
 1566 000e 8BB2     		uxth	r3, r1	@ tmpccmr2, tmp121
 1567 0010 8383     		strh	r3, [r0, #28]	@ movhi	@ tmpccmr2, TIMx_2(D)->CCMR2
 1568 0012 7047     		bx	lr	@
 1570              		.section	.text.TIM_ARRPreloadConfig,"ax",%progbits
 1571              		.align	2
 1572              		.global	TIM_ARRPreloadConfig
 1573              		.thumb
 1574              		.thumb_func
 1576              	TIM_ARRPreloadConfig:
 1577              		@ args = 0, pretend = 0, frame = 0
 1578              		@ frame_needed = 0, uses_anonymous_args = 0
 1579              		@ link register save eliminated.
 1580 0000 0388     		ldrh	r3, [r0]	@,* TIMx
 1581 0002 29B9     		cbnz	r1, .L164	@ NewState,
 1582 0004 23F08003 		bic	r3, r3, #128	@ D.7819, TIMx_4(D)->CR1,
 1583 0008 1B04     		lsls	r3, r3, #16	@ D.7819, D.7819,
 1584 000a 1B0C     		lsrs	r3, r3, #16	@ D.7819, D.7819,
 1585 000c 0380     		strh	r3, [r0]	@ movhi	@ D.7819,* TIMx
 1586 000e 7047     		bx	lr	@
 1587              	.L164:
 1588 0010 9BB2     		uxth	r3, r3	@ D.7819, TIMx_4(D)->CR1
 1589 0012 43F08003 		orr	r3, r3, #128	@ D.7819, D.7819,
 1590 0016 0380     		strh	r3, [r0]	@ movhi	@ D.7819,* TIMx
 1591 0018 7047     		bx	lr	@
 1593 001a 00BF     		.section	.text.TIM_SelectCOM,"ax",%progbits
 1594              		.align	2
 1595              		.global	TIM_SelectCOM
 1596              		.thumb
 1597              		.thumb_func
 1599              	TIM_SelectCOM:
 1600              		@ args = 0, pretend = 0, frame = 0
 1601              		@ frame_needed = 0, uses_anonymous_args = 0
 1602              		@ link register save eliminated.
 1603 0000 8388     		ldrh	r3, [r0, #4]	@,
 1604 0002 29B9     		cbnz	r1, .L168	@ NewState,
 1605 0004 23F00403 		bic	r3, r3, #4	@ D.7822, TIMx_4(D)->CR2,
 1606 0008 1B04     		lsls	r3, r3, #16	@ D.7822, D.7822,
 1607 000a 1B0C     		lsrs	r3, r3, #16	@ D.7822, D.7822,
 1608 000c 8380     		strh	r3, [r0, #4]	@ movhi	@ D.7822,
 1609 000e 7047     		bx	lr	@
 1610              	.L168:
 1611 0010 9BB2     		uxth	r3, r3	@ D.7822, TIMx_4(D)->CR2
 1612 0012 43F00403 		orr	r3, r3, #4	@ D.7822, D.7822,
 1613 0016 8380     		strh	r3, [r0, #4]	@ movhi	@ D.7822,
 1614 0018 7047     		bx	lr	@
 1616 001a 00BF     		.section	.text.TIM_SelectCCDMA,"ax",%progbits
 1617              		.align	2
 1618              		.global	TIM_SelectCCDMA
 1619              		.thumb
 1620              		.thumb_func
 1622              	TIM_SelectCCDMA:
 1623              		@ args = 0, pretend = 0, frame = 0
 1624              		@ frame_needed = 0, uses_anonymous_args = 0
 1625              		@ link register save eliminated.
 1626 0000 8388     		ldrh	r3, [r0, #4]	@,
 1627 0002 29B9     		cbnz	r1, .L172	@ NewState,
 1628 0004 23F00803 		bic	r3, r3, #8	@ D.7825, TIMx_4(D)->CR2,
 1629 0008 1B04     		lsls	r3, r3, #16	@ D.7825, D.7825,
 1630 000a 1B0C     		lsrs	r3, r3, #16	@ D.7825, D.7825,
 1631 000c 8380     		strh	r3, [r0, #4]	@ movhi	@ D.7825,
 1632 000e 7047     		bx	lr	@
 1633              	.L172:
 1634 0010 9BB2     		uxth	r3, r3	@ D.7825, TIMx_4(D)->CR2
 1635 0012 43F00803 		orr	r3, r3, #8	@ D.7825, D.7825,
 1636 0016 8380     		strh	r3, [r0, #4]	@ movhi	@ D.7825,
 1637 0018 7047     		bx	lr	@
 1639 001a 00BF     		.section	.text.TIM_CCPreloadControl,"ax",%progbits
 1640              		.align	2
 1641              		.global	TIM_CCPreloadControl
 1642              		.thumb
 1643              		.thumb_func
 1645              	TIM_CCPreloadControl:
 1646              		@ args = 0, pretend = 0, frame = 0
 1647              		@ frame_needed = 0, uses_anonymous_args = 0
 1648              		@ link register save eliminated.
 1649 0000 8388     		ldrh	r3, [r0, #4]	@,
 1650 0002 29B9     		cbnz	r1, .L176	@ NewState,
 1651 0004 23F00103 		bic	r3, r3, #1	@ D.7828, TIMx_4(D)->CR2,
 1652 0008 1B04     		lsls	r3, r3, #16	@ D.7828, D.7828,
 1653 000a 1B0C     		lsrs	r3, r3, #16	@ D.7828, D.7828,
 1654 000c 8380     		strh	r3, [r0, #4]	@ movhi	@ D.7828,
 1655 000e 7047     		bx	lr	@
 1656              	.L176:
 1657 0010 9BB2     		uxth	r3, r3	@ D.7828, TIMx_4(D)->CR2
 1658 0012 43F00103 		orr	r3, r3, #1	@ D.7828, D.7828,
 1659 0016 8380     		strh	r3, [r0, #4]	@ movhi	@ D.7828,
 1660 0018 7047     		bx	lr	@
 1662 001a 00BF     		.section	.text.TIM_OC1PreloadConfig,"ax",%progbits
 1663              		.align	2
 1664              		.global	TIM_OC1PreloadConfig
 1665              		.thumb
 1666              		.thumb_func
 1668              	TIM_OC1PreloadConfig:
 1669              		@ args = 0, pretend = 0, frame = 0
 1670              		@ frame_needed = 0, uses_anonymous_args = 0
 1671              		@ link register save eliminated.
 1672 0000 038B     		ldrh	r3, [r0, #24]	@, TIMx_2(D)->CCMR1
 1673 0002 23F00803 		bic	r3, r3, #8	@ tmpccmr1, TIMx_2(D)->CCMR1,
 1674 0006 1B04     		lsls	r3, r3, #16	@ tmpccmr1, tmpccmr1,
 1675 0008 1B0C     		lsrs	r3, r3, #16	@ tmpccmr1, tmpccmr1,
 1676 000a 1943     		orrs	r1, r1, r3	@, tmpccmr1, TIM_OCPreload, tmpccmr1
 1677 000c 0183     		strh	r1, [r0, #24]	@ movhi	@ tmpccmr1, TIMx_2(D)->CCMR1
 1678 000e 7047     		bx	lr	@
 1680              		.section	.text.TIM_OC2PreloadConfig,"ax",%progbits
 1681              		.align	2
 1682              		.global	TIM_OC2PreloadConfig
 1683              		.thumb
 1684              		.thumb_func
 1686              	TIM_OC2PreloadConfig:
 1687              		@ args = 0, pretend = 0, frame = 0
 1688              		@ frame_needed = 0, uses_anonymous_args = 0
 1689              		@ link register save eliminated.
 1690 0000 038B     		ldrh	r3, [r0, #24]	@, TIMx_2(D)->CCMR1
 1691 0002 23F40063 		bic	r3, r3, #2048	@ tmpccmr1, TIMx_2(D)->CCMR1,
 1692 0006 1B04     		lsls	r3, r3, #16	@ tmpccmr1, tmpccmr1,
 1693 0008 1B0C     		lsrs	r3, r3, #16	@ tmpccmr1, tmpccmr1,
 1694 000a 43EA0121 		orr	r1, r3, r1, lsl #8	@, tmp121, tmpccmr1, TIM_OCPreload,
 1695 000e 8BB2     		uxth	r3, r1	@ tmpccmr1, tmp121
 1696 0010 0383     		strh	r3, [r0, #24]	@ movhi	@ tmpccmr1, TIMx_2(D)->CCMR1
 1697 0012 7047     		bx	lr	@
 1699              		.section	.text.TIM_OC3PreloadConfig,"ax",%progbits
 1700              		.align	2
 1701              		.global	TIM_OC3PreloadConfig
 1702              		.thumb
 1703              		.thumb_func
 1705              	TIM_OC3PreloadConfig:
 1706              		@ args = 0, pretend = 0, frame = 0
 1707              		@ frame_needed = 0, uses_anonymous_args = 0
 1708              		@ link register save eliminated.
 1709 0000 838B     		ldrh	r3, [r0, #28]	@, TIMx_2(D)->CCMR2
 1710 0002 23F00803 		bic	r3, r3, #8	@ tmpccmr2, TIMx_2(D)->CCMR2,
 1711 0006 1B04     		lsls	r3, r3, #16	@ tmpccmr2, tmpccmr2,
 1712 0008 1B0C     		lsrs	r3, r3, #16	@ tmpccmr2, tmpccmr2,
 1713 000a 1943     		orrs	r1, r1, r3	@, tmpccmr2, TIM_OCPreload, tmpccmr2
 1714 000c 8183     		strh	r1, [r0, #28]	@ movhi	@ tmpccmr2, TIMx_2(D)->CCMR2
 1715 000e 7047     		bx	lr	@
 1717              		.section	.text.TIM_OC4PreloadConfig,"ax",%progbits
 1718              		.align	2
 1719              		.global	TIM_OC4PreloadConfig
 1720              		.thumb
 1721              		.thumb_func
 1723              	TIM_OC4PreloadConfig:
 1724              		@ args = 0, pretend = 0, frame = 0
 1725              		@ frame_needed = 0, uses_anonymous_args = 0
 1726              		@ link register save eliminated.
 1727 0000 838B     		ldrh	r3, [r0, #28]	@, TIMx_2(D)->CCMR2
 1728 0002 23F40063 		bic	r3, r3, #2048	@ tmpccmr2, TIMx_2(D)->CCMR2,
 1729 0006 1B04     		lsls	r3, r3, #16	@ tmpccmr2, tmpccmr2,
 1730 0008 1B0C     		lsrs	r3, r3, #16	@ tmpccmr2, tmpccmr2,
 1731 000a 43EA0121 		orr	r1, r3, r1, lsl #8	@, tmp121, tmpccmr2, TIM_OCPreload,
 1732 000e 8BB2     		uxth	r3, r1	@ tmpccmr2, tmp121
 1733 0010 8383     		strh	r3, [r0, #28]	@ movhi	@ tmpccmr2, TIMx_2(D)->CCMR2
 1734 0012 7047     		bx	lr	@
 1736              		.section	.text.TIM_OC1FastConfig,"ax",%progbits
 1737              		.align	2
 1738              		.global	TIM_OC1FastConfig
 1739              		.thumb
 1740              		.thumb_func
 1742              	TIM_OC1FastConfig:
 1743              		@ args = 0, pretend = 0, frame = 0
 1744              		@ frame_needed = 0, uses_anonymous_args = 0
 1745              		@ link register save eliminated.
 1746 0000 038B     		ldrh	r3, [r0, #24]	@, TIMx_2(D)->CCMR1
 1747 0002 23F00403 		bic	r3, r3, #4	@ tmpccmr1, TIMx_2(D)->CCMR1,
 1748 0006 1B04     		lsls	r3, r3, #16	@ tmpccmr1, tmpccmr1,
 1749 0008 1B0C     		lsrs	r3, r3, #16	@ tmpccmr1, tmpccmr1,
 1750 000a 1943     		orrs	r1, r1, r3	@, tmpccmr1, TIM_OCFast, tmpccmr1
 1751 000c 0183     		strh	r1, [r0, #24]	@ movhi	@ tmpccmr1, TIMx_2(D)->CCMR1
 1752 000e 7047     		bx	lr	@
 1754              		.section	.text.TIM_OC2FastConfig,"ax",%progbits
 1755              		.align	2
 1756              		.global	TIM_OC2FastConfig
 1757              		.thumb
 1758              		.thumb_func
 1760              	TIM_OC2FastConfig:
 1761              		@ args = 0, pretend = 0, frame = 0
 1762              		@ frame_needed = 0, uses_anonymous_args = 0
 1763              		@ link register save eliminated.
 1764 0000 038B     		ldrh	r3, [r0, #24]	@, TIMx_2(D)->CCMR1
 1765 0002 23F48063 		bic	r3, r3, #1024	@ tmpccmr1, TIMx_2(D)->CCMR1,
 1766 0006 1B04     		lsls	r3, r3, #16	@ tmpccmr1, tmpccmr1,
 1767 0008 1B0C     		lsrs	r3, r3, #16	@ tmpccmr1, tmpccmr1,
 1768 000a 43EA0121 		orr	r1, r3, r1, lsl #8	@, tmp121, tmpccmr1, TIM_OCFast,
 1769 000e 8BB2     		uxth	r3, r1	@ tmpccmr1, tmp121
 1770 0010 0383     		strh	r3, [r0, #24]	@ movhi	@ tmpccmr1, TIMx_2(D)->CCMR1
 1771 0012 7047     		bx	lr	@
 1773              		.section	.text.TIM_OC3FastConfig,"ax",%progbits
 1774              		.align	2
 1775              		.global	TIM_OC3FastConfig
 1776              		.thumb
 1777              		.thumb_func
 1779              	TIM_OC3FastConfig:
 1780              		@ args = 0, pretend = 0, frame = 0
 1781              		@ frame_needed = 0, uses_anonymous_args = 0
 1782              		@ link register save eliminated.
 1783 0000 838B     		ldrh	r3, [r0, #28]	@, TIMx_2(D)->CCMR2
 1784 0002 23F00403 		bic	r3, r3, #4	@ tmpccmr2, TIMx_2(D)->CCMR2,
 1785 0006 1B04     		lsls	r3, r3, #16	@ tmpccmr2, tmpccmr2,
 1786 0008 1B0C     		lsrs	r3, r3, #16	@ tmpccmr2, tmpccmr2,
 1787 000a 1943     		orrs	r1, r1, r3	@, tmpccmr2, TIM_OCFast, tmpccmr2
 1788 000c 8183     		strh	r1, [r0, #28]	@ movhi	@ tmpccmr2, TIMx_2(D)->CCMR2
 1789 000e 7047     		bx	lr	@
 1791              		.section	.text.TIM_OC4FastConfig,"ax",%progbits
 1792              		.align	2
 1793              		.global	TIM_OC4FastConfig
 1794              		.thumb
 1795              		.thumb_func
 1797              	TIM_OC4FastConfig:
 1798              		@ args = 0, pretend = 0, frame = 0
 1799              		@ frame_needed = 0, uses_anonymous_args = 0
 1800              		@ link register save eliminated.
 1801 0000 838B     		ldrh	r3, [r0, #28]	@, TIMx_2(D)->CCMR2
 1802 0002 23F48063 		bic	r3, r3, #1024	@ tmpccmr2, TIMx_2(D)->CCMR2,
 1803 0006 1B04     		lsls	r3, r3, #16	@ tmpccmr2, tmpccmr2,
 1804 0008 1B0C     		lsrs	r3, r3, #16	@ tmpccmr2, tmpccmr2,
 1805 000a 43EA0121 		orr	r1, r3, r1, lsl #8	@, tmp121, tmpccmr2, TIM_OCFast,
 1806 000e 8BB2     		uxth	r3, r1	@ tmpccmr2, tmp121
 1807 0010 8383     		strh	r3, [r0, #28]	@ movhi	@ tmpccmr2, TIMx_2(D)->CCMR2
 1808 0012 7047     		bx	lr	@
 1810              		.section	.text.TIM_ClearOC1Ref,"ax",%progbits
 1811              		.align	2
 1812              		.global	TIM_ClearOC1Ref
 1813              		.thumb
 1814              		.thumb_func
 1816              	TIM_ClearOC1Ref:
 1817              		@ args = 0, pretend = 0, frame = 0
 1818              		@ frame_needed = 0, uses_anonymous_args = 0
 1819              		@ link register save eliminated.
 1820 0000 038B     		ldrh	r3, [r0, #24]	@, TIMx_2(D)->CCMR1
 1821 0002 23F08003 		bic	r3, r3, #128	@ tmpccmr1, TIMx_2(D)->CCMR1,
 1822 0006 1B04     		lsls	r3, r3, #16	@ tmpccmr1, tmpccmr1,
 1823 0008 1B0C     		lsrs	r3, r3, #16	@ tmpccmr1, tmpccmr1,
 1824 000a 1943     		orrs	r1, r1, r3	@, tmpccmr1, TIM_OCClear, tmpccmr1
 1825 000c 0183     		strh	r1, [r0, #24]	@ movhi	@ tmpccmr1, TIMx_2(D)->CCMR1
 1826 000e 7047     		bx	lr	@
 1828              		.section	.text.TIM_ClearOC2Ref,"ax",%progbits
 1829              		.align	2
 1830              		.global	TIM_ClearOC2Ref
 1831              		.thumb
 1832              		.thumb_func
 1834              	TIM_ClearOC2Ref:
 1835              		@ args = 0, pretend = 0, frame = 0
 1836              		@ frame_needed = 0, uses_anonymous_args = 0
 1837              		@ link register save eliminated.
 1838 0000 038B     		ldrh	r3, [r0, #24]	@, TIMx_2(D)->CCMR1
 1839 0002 C3F30E03 		ubfx	r3, r3, #0, #15	@ tmpccmr1, TIMx_2(D)->CCMR1,,
 1840 0006 43EA0121 		orr	r1, r3, r1, lsl #8	@, tmp121, tmpccmr1, TIM_OCClear,
 1841 000a 8BB2     		uxth	r3, r1	@ tmpccmr1, tmp121
 1842 000c 0383     		strh	r3, [r0, #24]	@ movhi	@ tmpccmr1, TIMx_2(D)->CCMR1
 1843 000e 7047     		bx	lr	@
 1845              		.section	.text.TIM_ClearOC3Ref,"ax",%progbits
 1846              		.align	2
 1847              		.global	TIM_ClearOC3Ref
 1848              		.thumb
 1849              		.thumb_func
 1851              	TIM_ClearOC3Ref:
 1852              		@ args = 0, pretend = 0, frame = 0
 1853              		@ frame_needed = 0, uses_anonymous_args = 0
 1854              		@ link register save eliminated.
 1855 0000 838B     		ldrh	r3, [r0, #28]	@, TIMx_2(D)->CCMR2
 1856 0002 23F08003 		bic	r3, r3, #128	@ tmpccmr2, TIMx_2(D)->CCMR2,
 1857 0006 1B04     		lsls	r3, r3, #16	@ tmpccmr2, tmpccmr2,
 1858 0008 1B0C     		lsrs	r3, r3, #16	@ tmpccmr2, tmpccmr2,
 1859 000a 1943     		orrs	r1, r1, r3	@, tmpccmr2, TIM_OCClear, tmpccmr2
 1860 000c 8183     		strh	r1, [r0, #28]	@ movhi	@ tmpccmr2, TIMx_2(D)->CCMR2
 1861 000e 7047     		bx	lr	@
 1863              		.section	.text.TIM_ClearOC4Ref,"ax",%progbits
 1864              		.align	2
 1865              		.global	TIM_ClearOC4Ref
 1866              		.thumb
 1867              		.thumb_func
 1869              	TIM_ClearOC4Ref:
 1870              		@ args = 0, pretend = 0, frame = 0
 1871              		@ frame_needed = 0, uses_anonymous_args = 0
 1872              		@ link register save eliminated.
 1873 0000 838B     		ldrh	r3, [r0, #28]	@, TIMx_2(D)->CCMR2
 1874 0002 C3F30E03 		ubfx	r3, r3, #0, #15	@ tmpccmr2, TIMx_2(D)->CCMR2,,
 1875 0006 43EA0121 		orr	r1, r3, r1, lsl #8	@, tmp121, tmpccmr2, TIM_OCClear,
 1876 000a 8BB2     		uxth	r3, r1	@ tmpccmr2, tmp121
 1877 000c 8383     		strh	r3, [r0, #28]	@ movhi	@ tmpccmr2, TIMx_2(D)->CCMR2
 1878 000e 7047     		bx	lr	@
 1880              		.section	.text.TIM_OC1PolarityConfig,"ax",%progbits
 1881              		.align	2
 1882              		.global	TIM_OC1PolarityConfig
 1883              		.thumb
 1884              		.thumb_func
 1886              	TIM_OC1PolarityConfig:
 1887              		@ args = 0, pretend = 0, frame = 0
 1888              		@ frame_needed = 0, uses_anonymous_args = 0
 1889              		@ link register save eliminated.
 1890 0000 038C     		ldrh	r3, [r0, #32]	@, TIMx_2(D)->CCER
 1891 0002 23F00203 		bic	r3, r3, #2	@ tmpccer, TIMx_2(D)->CCER,
 1892 0006 1B04     		lsls	r3, r3, #16	@ tmpccer, tmpccer,
 1893 0008 1B0C     		lsrs	r3, r3, #16	@ tmpccer, tmpccer,
 1894 000a 1943     		orrs	r1, r1, r3	@, tmpccer, TIM_OCPolarity, tmpccer
 1895 000c 0184     		strh	r1, [r0, #32]	@ movhi	@ tmpccer, TIMx_2(D)->CCER
 1896 000e 7047     		bx	lr	@
 1898              		.section	.text.TIM_OC1NPolarityConfig,"ax",%progbits
 1899              		.align	2
 1900              		.global	TIM_OC1NPolarityConfig
 1901              		.thumb
 1902              		.thumb_func
 1904              	TIM_OC1NPolarityConfig:
 1905              		@ args = 0, pretend = 0, frame = 0
 1906              		@ frame_needed = 0, uses_anonymous_args = 0
 1907              		@ link register save eliminated.
 1908 0000 038C     		ldrh	r3, [r0, #32]	@, TIMx_2(D)->CCER
 1909 0002 23F00803 		bic	r3, r3, #8	@ tmpccer, TIMx_2(D)->CCER,
 1910 0006 1B04     		lsls	r3, r3, #16	@ tmpccer, tmpccer,
 1911 0008 1B0C     		lsrs	r3, r3, #16	@ tmpccer, tmpccer,
 1912 000a 1943     		orrs	r1, r1, r3	@, tmpccer, TIM_OCNPolarity, tmpccer
 1913 000c 0184     		strh	r1, [r0, #32]	@ movhi	@ tmpccer, TIMx_2(D)->CCER
 1914 000e 7047     		bx	lr	@
 1916              		.section	.text.TIM_OC2PolarityConfig,"ax",%progbits
 1917              		.align	2
 1918              		.global	TIM_OC2PolarityConfig
 1919              		.thumb
 1920              		.thumb_func
 1922              	TIM_OC2PolarityConfig:
 1923              		@ args = 0, pretend = 0, frame = 0
 1924              		@ frame_needed = 0, uses_anonymous_args = 0
 1925              		@ link register save eliminated.
 1926 0000 038C     		ldrh	r3, [r0, #32]	@, TIMx_2(D)->CCER
 1927 0002 23F02003 		bic	r3, r3, #32	@ tmpccer, TIMx_2(D)->CCER,
 1928 0006 1B04     		lsls	r3, r3, #16	@ tmpccer, tmpccer,
 1929 0008 1B0C     		lsrs	r3, r3, #16	@ tmpccer, tmpccer,
 1930 000a 43EA0111 		orr	r1, r3, r1, lsl #4	@, tmp121, tmpccer, TIM_OCPolarity,
 1931 000e 8BB2     		uxth	r3, r1	@ tmpccer, tmp121
 1932 0010 0384     		strh	r3, [r0, #32]	@ movhi	@ tmpccer, TIMx_2(D)->CCER
 1933 0012 7047     		bx	lr	@
 1935              		.section	.text.TIM_OC2NPolarityConfig,"ax",%progbits
 1936              		.align	2
 1937              		.global	TIM_OC2NPolarityConfig
 1938              		.thumb
 1939              		.thumb_func
 1941              	TIM_OC2NPolarityConfig:
 1942              		@ args = 0, pretend = 0, frame = 0
 1943              		@ frame_needed = 0, uses_anonymous_args = 0
 1944              		@ link register save eliminated.
 1945 0000 038C     		ldrh	r3, [r0, #32]	@, TIMx_2(D)->CCER
 1946 0002 23F08003 		bic	r3, r3, #128	@ tmpccer, TIMx_2(D)->CCER,
 1947 0006 1B04     		lsls	r3, r3, #16	@ tmpccer, tmpccer,
 1948 0008 1B0C     		lsrs	r3, r3, #16	@ tmpccer, tmpccer,
 1949 000a 43EA0111 		orr	r1, r3, r1, lsl #4	@, tmp121, tmpccer, TIM_OCNPolarity,
 1950 000e 8BB2     		uxth	r3, r1	@ tmpccer, tmp121
 1951 0010 0384     		strh	r3, [r0, #32]	@ movhi	@ tmpccer, TIMx_2(D)->CCER
 1952 0012 7047     		bx	lr	@
 1954              		.section	.text.TIM_OC3PolarityConfig,"ax",%progbits
 1955              		.align	2
 1956              		.global	TIM_OC3PolarityConfig
 1957              		.thumb
 1958              		.thumb_func
 1960              	TIM_OC3PolarityConfig:
 1961              		@ args = 0, pretend = 0, frame = 0
 1962              		@ frame_needed = 0, uses_anonymous_args = 0
 1963              		@ link register save eliminated.
 1964 0000 038C     		ldrh	r3, [r0, #32]	@, TIMx_2(D)->CCER
 1965 0002 23F40073 		bic	r3, r3, #512	@ tmpccer, TIMx_2(D)->CCER,
 1966 0006 1B04     		lsls	r3, r3, #16	@ tmpccer, tmpccer,
 1967 0008 1B0C     		lsrs	r3, r3, #16	@ tmpccer, tmpccer,
 1968 000a 43EA0121 		orr	r1, r3, r1, lsl #8	@, tmp121, tmpccer, TIM_OCPolarity,
 1969 000e 8BB2     		uxth	r3, r1	@ tmpccer, tmp121
 1970 0010 0384     		strh	r3, [r0, #32]	@ movhi	@ tmpccer, TIMx_2(D)->CCER
 1971 0012 7047     		bx	lr	@
 1973              		.section	.text.TIM_OC3NPolarityConfig,"ax",%progbits
 1974              		.align	2
 1975              		.global	TIM_OC3NPolarityConfig
 1976              		.thumb
 1977              		.thumb_func
 1979              	TIM_OC3NPolarityConfig:
 1980              		@ args = 0, pretend = 0, frame = 0
 1981              		@ frame_needed = 0, uses_anonymous_args = 0
 1982              		@ link register save eliminated.
 1983 0000 038C     		ldrh	r3, [r0, #32]	@, TIMx_2(D)->CCER
 1984 0002 23F40063 		bic	r3, r3, #2048	@ tmpccer, TIMx_2(D)->CCER,
 1985 0006 1B04     		lsls	r3, r3, #16	@ tmpccer, tmpccer,
 1986 0008 1B0C     		lsrs	r3, r3, #16	@ tmpccer, tmpccer,
 1987 000a 43EA0121 		orr	r1, r3, r1, lsl #8	@, tmp121, tmpccer, TIM_OCNPolarity,
 1988 000e 8BB2     		uxth	r3, r1	@ tmpccer, tmp121
 1989 0010 0384     		strh	r3, [r0, #32]	@ movhi	@ tmpccer, TIMx_2(D)->CCER
 1990 0012 7047     		bx	lr	@
 1992              		.section	.text.TIM_OC4PolarityConfig,"ax",%progbits
 1993              		.align	2
 1994              		.global	TIM_OC4PolarityConfig
 1995              		.thumb
 1996              		.thumb_func
 1998              	TIM_OC4PolarityConfig:
 1999              		@ args = 0, pretend = 0, frame = 0
 2000              		@ frame_needed = 0, uses_anonymous_args = 0
 2001              		@ link register save eliminated.
 2002 0000 038C     		ldrh	r3, [r0, #32]	@, TIMx_2(D)->CCER
 2003 0002 23F40053 		bic	r3, r3, #8192	@ tmpccer, TIMx_2(D)->CCER,
 2004 0006 1B04     		lsls	r3, r3, #16	@ tmpccer, tmpccer,
 2005 0008 1B0C     		lsrs	r3, r3, #16	@ tmpccer, tmpccer,
 2006 000a 43EA0131 		orr	r1, r3, r1, lsl #12	@, tmp121, tmpccer, TIM_OCPolarity,
 2007 000e 8BB2     		uxth	r3, r1	@ tmpccer, tmp121
 2008 0010 0384     		strh	r3, [r0, #32]	@ movhi	@ tmpccer, TIMx_2(D)->CCER
 2009 0012 7047     		bx	lr	@
 2011              		.section	.text.TIM_CCxCmd,"ax",%progbits
 2012              		.align	2
 2013              		.global	TIM_CCxCmd
 2014              		.thumb
 2015              		.thumb_func
 2017              	TIM_CCxCmd:
 2018              		@ args = 0, pretend = 0, frame = 0
 2019              		@ frame_needed = 0, uses_anonymous_args = 0
 2020              		@ link register save eliminated.
 2021 0000 0123     		movs	r3, #1	@ tmp127,
 2022 0002 8B40     		lsls	r3, r3, r1	@ D.7880, tmp127, TIM_Channel
 2023 0004 8A40     		lsls	r2, r2, r1	@ D.7880, TIM_CCx, TIM_Channel
 2024 0006 018C     		ldrh	r1, [r0, #32]	@, TIMx_6(D)->CCER
 2025 0008 89B2     		uxth	r1, r1	@ D.7881, TIMx_6(D)->CCER
 2026 000a 21EA0303 		bic	r3, r1, r3	@ D.7881, D.7881, D.7880
 2027 000e 0384     		strh	r3, [r0, #32]	@ movhi	@ D.7881, TIMx_6(D)->CCER
 2028 0010 018C     		ldrh	r1, [r0, #32]	@, TIMx_6(D)->CCER
 2029 0012 0A43     		orrs	r2, r2, r1	@, tmp137, D.7880, TIMx_6(D)->CCER
 2030 0014 92B2     		uxth	r2, r2	@ D.7881, tmp137
 2031 0016 0284     		strh	r2, [r0, #32]	@ movhi	@ D.7881, TIMx_6(D)->CCER
 2032 0018 7047     		bx	lr	@
 2034 001a 00BF     		.section	.text.TIM_CCxNCmd,"ax",%progbits
 2035              		.align	2
 2036              		.global	TIM_CCxNCmd
 2037              		.thumb
 2038              		.thumb_func
 2040              	TIM_CCxNCmd:
 2041              		@ args = 0, pretend = 0, frame = 0
 2042              		@ frame_needed = 0, uses_anonymous_args = 0
 2043              		@ link register save eliminated.
 2044 0000 0423     		movs	r3, #4	@ tmp127,
 2045 0002 8B40     		lsls	r3, r3, r1	@ D.7884, tmp127, TIM_Channel
 2046 0004 8A40     		lsls	r2, r2, r1	@ D.7884, TIM_CCxN, TIM_Channel
 2047 0006 018C     		ldrh	r1, [r0, #32]	@, TIMx_6(D)->CCER
 2048 0008 89B2     		uxth	r1, r1	@ D.7885, TIMx_6(D)->CCER
 2049 000a 21EA0303 		bic	r3, r1, r3	@ D.7885, D.7885, D.7884
 2050 000e 0384     		strh	r3, [r0, #32]	@ movhi	@ D.7885, TIMx_6(D)->CCER
 2051 0010 018C     		ldrh	r1, [r0, #32]	@, TIMx_6(D)->CCER
 2052 0012 0A43     		orrs	r2, r2, r1	@, tmp137, D.7884, TIMx_6(D)->CCER
 2053 0014 92B2     		uxth	r2, r2	@ D.7885, tmp137
 2054 0016 0284     		strh	r2, [r0, #32]	@ movhi	@ D.7885, TIMx_6(D)->CCER
 2055 0018 7047     		bx	lr	@
 2057 001a 00BF     		.section	.text.TIM_SelectOCxM,"ax",%progbits
 2058              		.align	2
 2059              		.global	TIM_SelectOCxM
 2060              		.thumb
 2061              		.thumb_func
 2063              	TIM_SelectOCxM:
 2064              		@ args = 0, pretend = 0, frame = 0
 2065              		@ frame_needed = 0, uses_anonymous_args = 0
 2066              		@ link register save eliminated.
 2067 0000 0123     		movs	r3, #1	@ tmp145,
 2068 0002 8B40     		lsls	r3, r3, r1	@ D.7888, tmp145, TIM_Channel
 2069 0004 30B4     		push	{r4, r5}	@
 2070 0006 058C     		ldrh	r5, [r0, #32]	@, TIMx_2(D)->CCER
 2071 0008 21F00804 		bic	r4, r1, #8	@ tmp151, TIM_Channel,
 2072 000c ADB2     		uxth	r5, r5	@ D.7889, TIMx_2(D)->CCER
 2073 000e 25EA0303 		bic	r3, r5, r3	@ D.7889, D.7889, D.7888
 2074 0012 0384     		strh	r3, [r0, #32]	@ movhi	@ D.7889, TIMx_2(D)->CCER
 2075 0014 1830     		adds	r0, r0, #24	@ tmp, TIMx,
 2076 0016 6CB1     		cbz	r4, .L201	@ tmp151,
 2077 0018 0439     		subs	r1, r1, #4	@ tmp156, TIM_Channel,
 2078 001a C1F34E01 		ubfx	r1, r1, #1, #15	@ D.7890, tmp156,,
 2079 001e 0B58     		ldr	r3, [r1, r0]	@ D.7890, *tmp.0_18
 2080 0020 1202     		lsls	r2, r2, #8	@ tmp160, TIM_OCMode,
 2081 0022 23F4E043 		bic	r3, r3, #28672	@ D.7890, D.7890,
 2082 0026 0B50     		str	r3, [r1, r0]	@ D.7890, *tmp.0_18
 2083 0028 0B58     		ldr	r3, [r1, r0]	@ D.7890, *tmp.0_18
 2084 002a 92B2     		uxth	r2, r2	@ D.7890, tmp160
 2085 002c 1A43     		orrs	r2, r2, r3	@, D.7890, D.7890, D.7890
 2086 002e 0A50     		str	r2, [r1, r0]	@ D.7890,* tmp
 2087 0030 30BC     		pop	{r4, r5}	@
 2088 0032 7047     		bx	lr	@
 2089              	.L201:
 2090 0034 4908     		lsrs	r1, r1, #1	@ D.7890, TIM_Channel,
 2091 0036 4358     		ldr	r3, [r0, r1]	@ D.7890, *tmp.0_31
 2092 0038 30BC     		pop	{r4, r5}	@
 2093 003a 23F07003 		bic	r3, r3, #112	@ D.7890, D.7890,
 2094 003e 4350     		str	r3, [r0, r1]	@ D.7890, *tmp.0_31
 2095 0040 4358     		ldr	r3, [r0, r1]	@ D.7890, *tmp.0_31
 2096 0042 1A43     		orrs	r2, r2, r3	@, D.7890, TIM_OCMode, D.7890
 2097 0044 4250     		str	r2, [r0, r1]	@ D.7890,* D.7890
 2098 0046 7047     		bx	lr	@
 2100              		.section	.text.TIM_UpdateDisableConfig,"ax",%progbits
 2101              		.align	2
 2102              		.global	TIM_UpdateDisableConfig
 2103              		.thumb
 2104              		.thumb_func
 2106              	TIM_UpdateDisableConfig:
 2107              		@ args = 0, pretend = 0, frame = 0
 2108              		@ frame_needed = 0, uses_anonymous_args = 0
 2109              		@ link register save eliminated.
 2110 0000 0388     		ldrh	r3, [r0]	@,* TIMx
 2111 0002 29B9     		cbnz	r1, .L205	@ NewState,
 2112 0004 23F00203 		bic	r3, r3, #2	@ D.7893, TIMx_4(D)->CR1,
 2113 0008 1B04     		lsls	r3, r3, #16	@ D.7893, D.7893,
 2114 000a 1B0C     		lsrs	r3, r3, #16	@ D.7893, D.7893,
 2115 000c 0380     		strh	r3, [r0]	@ movhi	@ D.7893,* TIMx
 2116 000e 7047     		bx	lr	@
 2117              	.L205:
 2118 0010 9BB2     		uxth	r3, r3	@ D.7893, TIMx_4(D)->CR1
 2119 0012 43F00203 		orr	r3, r3, #2	@ D.7893, D.7893,
 2120 0016 0380     		strh	r3, [r0]	@ movhi	@ D.7893,* TIMx
 2121 0018 7047     		bx	lr	@
 2123 001a 00BF     		.section	.text.TIM_UpdateRequestConfig,"ax",%progbits
 2124              		.align	2
 2125              		.global	TIM_UpdateRequestConfig
 2126              		.thumb
 2127              		.thumb_func
 2129              	TIM_UpdateRequestConfig:
 2130              		@ args = 0, pretend = 0, frame = 0
 2131              		@ frame_needed = 0, uses_anonymous_args = 0
 2132              		@ link register save eliminated.
 2133 0000 0388     		ldrh	r3, [r0]	@,* TIMx
 2134 0002 29B9     		cbnz	r1, .L209	@ TIM_UpdateSource,
 2135 0004 23F00403 		bic	r3, r3, #4	@ D.7896, TIMx_4(D)->CR1,
 2136 0008 1B04     		lsls	r3, r3, #16	@ D.7896, D.7896,
 2137 000a 1B0C     		lsrs	r3, r3, #16	@ D.7896, D.7896,
 2138 000c 0380     		strh	r3, [r0]	@ movhi	@ D.7896,* TIMx
 2139 000e 7047     		bx	lr	@
 2140              	.L209:
 2141 0010 9BB2     		uxth	r3, r3	@ D.7896, TIMx_4(D)->CR1
 2142 0012 43F00403 		orr	r3, r3, #4	@ D.7896, D.7896,
 2143 0016 0380     		strh	r3, [r0]	@ movhi	@ D.7896,* TIMx
 2144 0018 7047     		bx	lr	@
 2146 001a 00BF     		.section	.text.TIM_SelectHallSensor,"ax",%progbits
 2147              		.align	2
 2148              		.global	TIM_SelectHallSensor
 2149              		.thumb
 2150              		.thumb_func
 2152              	TIM_SelectHallSensor:
 2153              		@ args = 0, pretend = 0, frame = 0
 2154              		@ frame_needed = 0, uses_anonymous_args = 0
 2155              		@ link register save eliminated.
 2156 0000 8388     		ldrh	r3, [r0, #4]	@,
 2157 0002 29B9     		cbnz	r1, .L213	@ NewState,
 2158 0004 23F08003 		bic	r3, r3, #128	@ D.7899, TIMx_4(D)->CR2,
 2159 0008 1B04     		lsls	r3, r3, #16	@ D.7899, D.7899,
 2160 000a 1B0C     		lsrs	r3, r3, #16	@ D.7899, D.7899,
 2161 000c 8380     		strh	r3, [r0, #4]	@ movhi	@ D.7899,
 2162 000e 7047     		bx	lr	@
 2163              	.L213:
 2164 0010 9BB2     		uxth	r3, r3	@ D.7899, TIMx_4(D)->CR2
 2165 0012 43F08003 		orr	r3, r3, #128	@ D.7899, D.7899,
 2166 0016 8380     		strh	r3, [r0, #4]	@ movhi	@ D.7899,
 2167 0018 7047     		bx	lr	@
 2169 001a 00BF     		.section	.text.TIM_SelectOnePulseMode,"ax",%progbits
 2170              		.align	2
 2171              		.global	TIM_SelectOnePulseMode
 2172              		.thumb
 2173              		.thumb_func
 2175              	TIM_SelectOnePulseMode:
 2176              		@ args = 0, pretend = 0, frame = 0
 2177              		@ frame_needed = 0, uses_anonymous_args = 0
 2178              		@ link register save eliminated.
 2179 0000 0388     		ldrh	r3, [r0]	@, TIMx_2(D)->CR1
 2180 0002 23F00803 		bic	r3, r3, #8	@ D.7902, TIMx_2(D)->CR1,
 2181 0006 1B04     		lsls	r3, r3, #16	@ D.7902, D.7902,
 2182 0008 1B0C     		lsrs	r3, r3, #16	@ D.7902, D.7902,
 2183 000a 0380     		strh	r3, [r0]	@ movhi	@ D.7902, TIMx_2(D)->CR1
 2184 000c 0388     		ldrh	r3, [r0]	@, TIMx_2(D)->CR1
 2185 000e 9BB2     		uxth	r3, r3	@ D.7902, TIMx_2(D)->CR1
 2186 0010 1943     		orrs	r1, r1, r3	@, D.7902, TIM_OPMode, D.7902
 2187 0012 0180     		strh	r1, [r0]	@ movhi	@ D.7902, TIMx_2(D)->CR1
 2188 0014 7047     		bx	lr	@
 2190 0016 00BF     		.section	.text.TIM_SelectOutputTrigger,"ax",%progbits
 2191              		.align	2
 2192              		.global	TIM_SelectOutputTrigger
 2193              		.thumb
 2194              		.thumb_func
 2196              	TIM_SelectOutputTrigger:
 2197              		@ args = 0, pretend = 0, frame = 0
 2198              		@ frame_needed = 0, uses_anonymous_args = 0
 2199              		@ link register save eliminated.
 2200 0000 8388     		ldrh	r3, [r0, #4]	@, TIMx_2(D)->CR2
 2201 0002 23F07003 		bic	r3, r3, #112	@ D.7905, TIMx_2(D)->CR2,
 2202 0006 1B04     		lsls	r3, r3, #16	@ D.7905, D.7905,
 2203 0008 1B0C     		lsrs	r3, r3, #16	@ D.7905, D.7905,
 2204 000a 8380     		strh	r3, [r0, #4]	@ movhi	@ D.7905, TIMx_2(D)->CR2
 2205 000c 8388     		ldrh	r3, [r0, #4]	@, TIMx_2(D)->CR2
 2206 000e 9BB2     		uxth	r3, r3	@ D.7905, TIMx_2(D)->CR2
 2207 0010 1943     		orrs	r1, r1, r3	@, D.7905, TIM_TRGOSource, D.7905
 2208 0012 8180     		strh	r1, [r0, #4]	@ movhi	@ D.7905, TIMx_2(D)->CR2
 2209 0014 7047     		bx	lr	@
 2211 0016 00BF     		.section	.text.TIM_SelectSlaveMode,"ax",%progbits
 2212              		.align	2
 2213              		.global	TIM_SelectSlaveMode
 2214              		.thumb
 2215              		.thumb_func
 2217              	TIM_SelectSlaveMode:
 2218              		@ args = 0, pretend = 0, frame = 0
 2219              		@ frame_needed = 0, uses_anonymous_args = 0
 2220              		@ link register save eliminated.
 2221 0000 0389     		ldrh	r3, [r0, #8]	@, TIMx_2(D)->SMCR
 2222 0002 23F00703 		bic	r3, r3, #7	@ D.7908, TIMx_2(D)->SMCR,
 2223 0006 1B04     		lsls	r3, r3, #16	@ D.7908, D.7908,
 2224 0008 1B0C     		lsrs	r3, r3, #16	@ D.7908, D.7908,
 2225 000a 0381     		strh	r3, [r0, #8]	@ movhi	@ D.7908, TIMx_2(D)->SMCR
 2226 000c 0389     		ldrh	r3, [r0, #8]	@, TIMx_2(D)->SMCR
 2227 000e 9BB2     		uxth	r3, r3	@ D.7908, TIMx_2(D)->SMCR
 2228 0010 1943     		orrs	r1, r1, r3	@, D.7908, TIM_SlaveMode, D.7908
 2229 0012 0181     		strh	r1, [r0, #8]	@ movhi	@ D.7908, TIMx_2(D)->SMCR
 2230 0014 7047     		bx	lr	@
 2232 0016 00BF     		.section	.text.TIM_SelectMasterSlaveMode,"ax",%progbits
 2233              		.align	2
 2234              		.global	TIM_SelectMasterSlaveMode
 2235              		.thumb
 2236              		.thumb_func
 2238              	TIM_SelectMasterSlaveMode:
 2239              		@ args = 0, pretend = 0, frame = 0
 2240              		@ frame_needed = 0, uses_anonymous_args = 0
 2241              		@ link register save eliminated.
 2242 0000 0389     		ldrh	r3, [r0, #8]	@, TIMx_2(D)->SMCR
 2243 0002 23F08003 		bic	r3, r3, #128	@ D.7911, TIMx_2(D)->SMCR,
 2244 0006 1B04     		lsls	r3, r3, #16	@ D.7911, D.7911,
 2245 0008 1B0C     		lsrs	r3, r3, #16	@ D.7911, D.7911,
 2246 000a 0381     		strh	r3, [r0, #8]	@ movhi	@ D.7911, TIMx_2(D)->SMCR
 2247 000c 0389     		ldrh	r3, [r0, #8]	@, TIMx_2(D)->SMCR
 2248 000e 9BB2     		uxth	r3, r3	@ D.7911, TIMx_2(D)->SMCR
 2249 0010 1943     		orrs	r1, r1, r3	@, D.7911, TIM_MasterSlaveMode, D.7911
 2250 0012 0181     		strh	r1, [r0, #8]	@ movhi	@ D.7911, TIMx_2(D)->SMCR
 2251 0014 7047     		bx	lr	@
 2253 0016 00BF     		.section	.text.TIM_SetCounter,"ax",%progbits
 2254              		.align	2
 2255              		.global	TIM_SetCounter
 2256              		.thumb
 2257              		.thumb_func
 2259              	TIM_SetCounter:
 2260              		@ args = 0, pretend = 0, frame = 0
 2261              		@ frame_needed = 0, uses_anonymous_args = 0
 2262              		@ link register save eliminated.
 2263 0000 8184     		strh	r1, [r0, #36]	@ movhi	@ Counter, TIMx_2(D)->CNT
 2264 0002 7047     		bx	lr	@
 2266              		.section	.text.TIM_SetAutoreload,"ax",%progbits
 2267              		.align	2
 2268              		.global	TIM_SetAutoreload
 2269              		.thumb
 2270              		.thumb_func
 2272              	TIM_SetAutoreload:
 2273              		@ args = 0, pretend = 0, frame = 0
 2274              		@ frame_needed = 0, uses_anonymous_args = 0
 2275              		@ link register save eliminated.
 2276 0000 8185     		strh	r1, [r0, #44]	@ movhi	@ Autoreload, TIMx_2(D)->ARR
 2277 0002 7047     		bx	lr	@
 2279              		.section	.text.TIM_SetCompare1,"ax",%progbits
 2280              		.align	2
 2281              		.global	TIM_SetCompare1
 2282              		.thumb
 2283              		.thumb_func
 2285              	TIM_SetCompare1:
 2286              		@ args = 0, pretend = 0, frame = 0
 2287              		@ frame_needed = 0, uses_anonymous_args = 0
 2288              		@ link register save eliminated.
 2289 0000 8186     		strh	r1, [r0, #52]	@ movhi	@ Compare1, TIMx_2(D)->CCR1
 2290 0002 7047     		bx	lr	@
 2292              		.section	.text.TIM_SetCompare2,"ax",%progbits
 2293              		.align	2
 2294              		.global	TIM_SetCompare2
 2295              		.thumb
 2296              		.thumb_func
 2298              	TIM_SetCompare2:
 2299              		@ args = 0, pretend = 0, frame = 0
 2300              		@ frame_needed = 0, uses_anonymous_args = 0
 2301              		@ link register save eliminated.
 2302 0000 0187     		strh	r1, [r0, #56]	@ movhi	@ Compare2, TIMx_2(D)->CCR2
 2303 0002 7047     		bx	lr	@
 2305              		.section	.text.TIM_SetCompare3,"ax",%progbits
 2306              		.align	2
 2307              		.global	TIM_SetCompare3
 2308              		.thumb
 2309              		.thumb_func
 2311              	TIM_SetCompare3:
 2312              		@ args = 0, pretend = 0, frame = 0
 2313              		@ frame_needed = 0, uses_anonymous_args = 0
 2314              		@ link register save eliminated.
 2315 0000 8187     		strh	r1, [r0, #60]	@ movhi	@ Compare3, TIMx_2(D)->CCR3
 2316 0002 7047     		bx	lr	@
 2318              		.section	.text.TIM_SetCompare4,"ax",%progbits
 2319              		.align	2
 2320              		.global	TIM_SetCompare4
 2321              		.thumb
 2322              		.thumb_func
 2324              	TIM_SetCompare4:
 2325              		@ args = 0, pretend = 0, frame = 0
 2326              		@ frame_needed = 0, uses_anonymous_args = 0
 2327              		@ link register save eliminated.
 2328 0000 A0F84010 		strh	r1, [r0, #64]	@ movhi	@ Compare4, TIMx_2(D)->CCR4
 2329 0004 7047     		bx	lr	@
 2331 0006 00BF     		.section	.text.TIM_SetIC1Prescaler,"ax",%progbits
 2332              		.align	2
 2333              		.global	TIM_SetIC1Prescaler
 2334              		.thumb
 2335              		.thumb_func
 2337              	TIM_SetIC1Prescaler:
 2338              		@ args = 0, pretend = 0, frame = 0
 2339              		@ frame_needed = 0, uses_anonymous_args = 0
 2340              		@ link register save eliminated.
 2341 0000 038B     		ldrh	r3, [r0, #24]	@, TIMx_2(D)->CCMR1
 2342 0002 23F00C03 		bic	r3, r3, #12	@ D.7926, TIMx_2(D)->CCMR1,
 2343 0006 1B04     		lsls	r3, r3, #16	@ D.7926, D.7926,
 2344 0008 1B0C     		lsrs	r3, r3, #16	@ D.7926, D.7926,
 2345 000a 0383     		strh	r3, [r0, #24]	@ movhi	@ D.7926, TIMx_2(D)->CCMR1
 2346 000c 038B     		ldrh	r3, [r0, #24]	@, TIMx_2(D)->CCMR1
 2347 000e 9BB2     		uxth	r3, r3	@ D.7926, TIMx_2(D)->CCMR1
 2348 0010 1943     		orrs	r1, r1, r3	@, D.7926, TIM_ICPSC, D.7926
 2349 0012 0183     		strh	r1, [r0, #24]	@ movhi	@ D.7926, TIMx_2(D)->CCMR1
 2350 0014 7047     		bx	lr	@
 2352 0016 00BF     		.section	.text.TIM_SetIC2Prescaler,"ax",%progbits
 2353              		.align	2
 2354              		.global	TIM_SetIC2Prescaler
 2355              		.thumb
 2356              		.thumb_func
 2358              	TIM_SetIC2Prescaler:
 2359              		@ args = 0, pretend = 0, frame = 0
 2360              		@ frame_needed = 0, uses_anonymous_args = 0
 2361              		@ link register save eliminated.
 2362 0000 038B     		ldrh	r3, [r0, #24]	@, TIMx_2(D)->CCMR1
 2363 0002 23F44063 		bic	r3, r3, #3072	@ D.7929, TIMx_2(D)->CCMR1,
 2364 0006 1B04     		lsls	r3, r3, #16	@ D.7929, D.7929,
 2365 0008 1B0C     		lsrs	r3, r3, #16	@ D.7929, D.7929,
 2366 000a 0383     		strh	r3, [r0, #24]	@ movhi	@ D.7929, TIMx_2(D)->CCMR1
 2367 000c 038B     		ldrh	r3, [r0, #24]	@, TIMx_2(D)->CCMR1
 2368 000e 9BB2     		uxth	r3, r3	@ D.7929, TIMx_2(D)->CCMR1
 2369 0010 43EA0121 		orr	r1, r3, r1, lsl #8	@, tmp125, D.7929, TIM_ICPSC,
 2370 0014 8BB2     		uxth	r3, r1	@ D.7929, tmp125
 2371 0016 0383     		strh	r3, [r0, #24]	@ movhi	@ D.7929, TIMx_2(D)->CCMR1
 2372 0018 7047     		bx	lr	@
 2374 001a 00BF     		.section	.text.TIM_SetIC3Prescaler,"ax",%progbits
 2375              		.align	2
 2376              		.global	TIM_SetIC3Prescaler
 2377              		.thumb
 2378              		.thumb_func
 2380              	TIM_SetIC3Prescaler:
 2381              		@ args = 0, pretend = 0, frame = 0
 2382              		@ frame_needed = 0, uses_anonymous_args = 0
 2383              		@ link register save eliminated.
 2384 0000 838B     		ldrh	r3, [r0, #28]	@, TIMx_2(D)->CCMR2
 2385 0002 23F00C03 		bic	r3, r3, #12	@ D.7932, TIMx_2(D)->CCMR2,
 2386 0006 1B04     		lsls	r3, r3, #16	@ D.7932, D.7932,
 2387 0008 1B0C     		lsrs	r3, r3, #16	@ D.7932, D.7932,
 2388 000a 8383     		strh	r3, [r0, #28]	@ movhi	@ D.7932, TIMx_2(D)->CCMR2
 2389 000c 838B     		ldrh	r3, [r0, #28]	@, TIMx_2(D)->CCMR2
 2390 000e 9BB2     		uxth	r3, r3	@ D.7932, TIMx_2(D)->CCMR2
 2391 0010 1943     		orrs	r1, r1, r3	@, D.7932, TIM_ICPSC, D.7932
 2392 0012 8183     		strh	r1, [r0, #28]	@ movhi	@ D.7932, TIMx_2(D)->CCMR2
 2393 0014 7047     		bx	lr	@
 2395 0016 00BF     		.section	.text.TIM_SetIC4Prescaler,"ax",%progbits
 2396              		.align	2
 2397              		.global	TIM_SetIC4Prescaler
 2398              		.thumb
 2399              		.thumb_func
 2401              	TIM_SetIC4Prescaler:
 2402              		@ args = 0, pretend = 0, frame = 0
 2403              		@ frame_needed = 0, uses_anonymous_args = 0
 2404              		@ link register save eliminated.
 2405 0000 838B     		ldrh	r3, [r0, #28]	@, TIMx_2(D)->CCMR2
 2406 0002 23F44063 		bic	r3, r3, #3072	@ D.7935, TIMx_2(D)->CCMR2,
 2407 0006 1B04     		lsls	r3, r3, #16	@ D.7935, D.7935,
 2408 0008 1B0C     		lsrs	r3, r3, #16	@ D.7935, D.7935,
 2409 000a 8383     		strh	r3, [r0, #28]	@ movhi	@ D.7935, TIMx_2(D)->CCMR2
 2410 000c 838B     		ldrh	r3, [r0, #28]	@, TIMx_2(D)->CCMR2
 2411 000e 9BB2     		uxth	r3, r3	@ D.7935, TIMx_2(D)->CCMR2
 2412 0010 43EA0121 		orr	r1, r3, r1, lsl #8	@, tmp125, D.7935, TIM_ICPSC,
 2413 0014 8BB2     		uxth	r3, r1	@ D.7935, tmp125
 2414 0016 8383     		strh	r3, [r0, #28]	@ movhi	@ D.7935, TIMx_2(D)->CCMR2
 2415 0018 7047     		bx	lr	@
 2417 001a 00BF     		.section	.text.TIM_SetClockDivision,"ax",%progbits
 2418              		.align	2
 2419              		.global	TIM_SetClockDivision
 2420              		.thumb
 2421              		.thumb_func
 2423              	TIM_SetClockDivision:
 2424              		@ args = 0, pretend = 0, frame = 0
 2425              		@ frame_needed = 0, uses_anonymous_args = 0
 2426              		@ link register save eliminated.
 2427 0000 0388     		ldrh	r3, [r0]	@, TIMx_2(D)->CR1
 2428 0002 23F44073 		bic	r3, r3, #768	@ D.7938, TIMx_2(D)->CR1,
 2429 0006 1B04     		lsls	r3, r3, #16	@ D.7938, D.7938,
 2430 0008 1B0C     		lsrs	r3, r3, #16	@ D.7938, D.7938,
 2431 000a 0380     		strh	r3, [r0]	@ movhi	@ D.7938, TIMx_2(D)->CR1
 2432 000c 0388     		ldrh	r3, [r0]	@, TIMx_2(D)->CR1
 2433 000e 9BB2     		uxth	r3, r3	@ D.7938, TIMx_2(D)->CR1
 2434 0010 1943     		orrs	r1, r1, r3	@, D.7938, TIM_CKD, D.7938
 2435 0012 0180     		strh	r1, [r0]	@ movhi	@ D.7938, TIMx_2(D)->CR1
 2436 0014 7047     		bx	lr	@
 2438 0016 00BF     		.section	.text.TIM_GetCapture1,"ax",%progbits
 2439              		.align	2
 2440              		.global	TIM_GetCapture1
 2441              		.thumb
 2442              		.thumb_func
 2444              	TIM_GetCapture1:
 2445              		@ args = 0, pretend = 0, frame = 0
 2446              		@ frame_needed = 0, uses_anonymous_args = 0
 2447              		@ link register save eliminated.
 2448 0000 808E     		ldrh	r0, [r0, #52]	@, TIMx_2(D)->CCR1
 2449 0002 80B2     		uxth	r0, r0	@, TIMx_2(D)->CCR1
 2450 0004 7047     		bx	lr	@
 2452 0006 00BF     		.section	.text.TIM_GetCapture2,"ax",%progbits
 2453              		.align	2
 2454              		.global	TIM_GetCapture2
 2455              		.thumb
 2456              		.thumb_func
 2458              	TIM_GetCapture2:
 2459              		@ args = 0, pretend = 0, frame = 0
 2460              		@ frame_needed = 0, uses_anonymous_args = 0
 2461              		@ link register save eliminated.
 2462 0000 008F     		ldrh	r0, [r0, #56]	@, TIMx_2(D)->CCR2
 2463 0002 80B2     		uxth	r0, r0	@, TIMx_2(D)->CCR2
 2464 0004 7047     		bx	lr	@
 2466 0006 00BF     		.section	.text.TIM_GetCapture3,"ax",%progbits
 2467              		.align	2
 2468              		.global	TIM_GetCapture3
 2469              		.thumb
 2470              		.thumb_func
 2472              	TIM_GetCapture3:
 2473              		@ args = 0, pretend = 0, frame = 0
 2474              		@ frame_needed = 0, uses_anonymous_args = 0
 2475              		@ link register save eliminated.
 2476 0000 808F     		ldrh	r0, [r0, #60]	@, TIMx_2(D)->CCR3
 2477 0002 80B2     		uxth	r0, r0	@, TIMx_2(D)->CCR3
 2478 0004 7047     		bx	lr	@
 2480 0006 00BF     		.section	.text.TIM_GetCapture4,"ax",%progbits
 2481              		.align	2
 2482              		.global	TIM_GetCapture4
 2483              		.thumb
 2484              		.thumb_func
 2486              	TIM_GetCapture4:
 2487              		@ args = 0, pretend = 0, frame = 0
 2488              		@ frame_needed = 0, uses_anonymous_args = 0
 2489              		@ link register save eliminated.
 2490 0000 B0F84000 		ldrh	r0, [r0, #64]	@, TIMx_2(D)->CCR4
 2491 0004 80B2     		uxth	r0, r0	@, TIMx_2(D)->CCR4
 2492 0006 7047     		bx	lr	@
 2494              		.section	.text.TIM_GetCounter,"ax",%progbits
 2495              		.align	2
 2496              		.global	TIM_GetCounter
 2497              		.thumb
 2498              		.thumb_func
 2500              	TIM_GetCounter:
 2501              		@ args = 0, pretend = 0, frame = 0
 2502              		@ frame_needed = 0, uses_anonymous_args = 0
 2503              		@ link register save eliminated.
 2504 0000 808C     		ldrh	r0, [r0, #36]	@, TIMx_2(D)->CNT
 2505 0002 80B2     		uxth	r0, r0	@, TIMx_2(D)->CNT
 2506 0004 7047     		bx	lr	@
 2508 0006 00BF     		.section	.text.TIM_GetPrescaler,"ax",%progbits
 2509              		.align	2
 2510              		.global	TIM_GetPrescaler
 2511              		.thumb
 2512              		.thumb_func
 2514              	TIM_GetPrescaler:
 2515              		@ args = 0, pretend = 0, frame = 0
 2516              		@ frame_needed = 0, uses_anonymous_args = 0
 2517              		@ link register save eliminated.
 2518 0000 008D     		ldrh	r0, [r0, #40]	@, TIMx_2(D)->PSC
 2519 0002 80B2     		uxth	r0, r0	@, TIMx_2(D)->PSC
 2520 0004 7047     		bx	lr	@
 2522 0006 00BF     		.section	.text.TIM_GetFlagStatus,"ax",%progbits
 2523              		.align	2
 2524              		.global	TIM_GetFlagStatus
 2525              		.thumb
 2526              		.thumb_func
 2528              	TIM_GetFlagStatus:
 2529              		@ args = 0, pretend = 0, frame = 0
 2530              		@ frame_needed = 0, uses_anonymous_args = 0
 2531              		@ link register save eliminated.
 2532 0000 038A     		ldrh	r3, [r0, #16]	@, TIMx_3(D)->SR
 2533 0002 1942     		tst	r1, r3	@ TIM_FLAG, TIMx_3(D)->SR
 2534 0004 0CBF     		ite	eq	@
 2535 0006 0020     		moveq	r0, #0	@,
 2536 0008 0120     		movne	r0, #1	@,
 2537 000a 7047     		bx	lr	@
 2539              		.section	.text.TIM_ClearFlag,"ax",%progbits
 2540              		.align	2
 2541              		.global	TIM_ClearFlag
 2542              		.thumb
 2543              		.thumb_func
 2545              	TIM_ClearFlag:
 2546              		@ args = 0, pretend = 0, frame = 0
 2547              		@ frame_needed = 0, uses_anonymous_args = 0
 2548              		@ link register save eliminated.
 2549 0000 C943     		mvns	r1, r1	@ tmp113, TIM_FLAG
 2550 0002 89B2     		uxth	r1, r1	@ D.7964, tmp113
 2551 0004 0182     		strh	r1, [r0, #16]	@ movhi	@ D.7964, TIMx_4(D)->SR
 2552 0006 7047     		bx	lr	@
 2554              		.section	.text.TIM_GetITStatus,"ax",%progbits
 2555              		.align	2
 2556              		.global	TIM_GetITStatus
 2557              		.thumb
 2558              		.thumb_func
 2560              	TIM_GetITStatus:
 2561              		@ args = 0, pretend = 0, frame = 0
 2562              		@ frame_needed = 0, uses_anonymous_args = 0
 2563              		@ link register save eliminated.
 2564 0000 038A     		ldrh	r3, [r0, #16]	@, TIMx_3(D)->SR
 2565 0002 8289     		ldrh	r2, [r0, #12]	@, TIMx_3(D)->DIER
 2566 0004 11EA0300 		ands	r0, r1, r3	@ tmp125, TIM_IT, TIMx_3(D)->SR
 2567 0008 92B2     		uxth	r2, r2	@ D.7967, TIMx_3(D)->DIER
 2568 000a 03D0     		beq	.L238	@,
 2569 000c 1142     		tst	r1, r2	@ TIM_IT, D.7967
 2570 000e 0CBF     		ite	eq	@
 2571 0010 0020     		moveq	r0, #0	@, bitstatus
 2572 0012 0120     		movne	r0, #1	@, bitstatus
 2573              	.L238:
 2574 0014 7047     		bx	lr	@
 2576 0016 00BF     		.section	.text.TIM_ClearITPendingBit,"ax",%progbits
 2577              		.align	2
 2578              		.global	TIM_ClearITPendingBit
 2579              		.thumb
 2580              		.thumb_func
 2582              	TIM_ClearITPendingBit:
 2583              		@ args = 0, pretend = 0, frame = 0
 2584              		@ frame_needed = 0, uses_anonymous_args = 0
 2585              		@ link register save eliminated.
 2586 0000 C943     		mvns	r1, r1	@ tmp113, TIM_IT
 2587 0002 89B2     		uxth	r1, r1	@ D.7971, tmp113
 2588 0004 0182     		strh	r1, [r0, #16]	@ movhi	@ D.7971, TIMx_4(D)->SR
 2589 0006 7047     		bx	lr	@
 2591              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 4.8.3 20131129 (release) [ARM/embedded-4_8-br
DEFINED SYMBOLS
                            *ABS*:00000000 stm32f10x_tim.c
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:79     .text.TI1_Config:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:83     .text.TI1_Config:00000000 TI1_Config
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:136    .text.TI1_Config:00000070 $d
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:140    .text.TI2_Config:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:144    .text.TI2_Config:00000000 TI2_Config
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:199    .text.TI2_Config:00000078 $d
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:203    .text.TIM_DeInit:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:208    .text.TIM_DeInit:00000000 TIM_DeInit
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:402    .text.TIM_DeInit:000001f4 $d
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:420    .text.TIM_TimeBaseInit:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:425    .text.TIM_TimeBaseInit:00000000 TIM_TimeBaseInit
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:508    .text.TIM_TimeBaseInit:000000a8 $d
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:513    .text.TIM_OC1Init:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:518    .text.TIM_OC1Init:00000000 TIM_OC1Init
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:585    .text.TIM_OC1Init:0000008c $d
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:588    .text.TIM_OC2Init:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:593    .text.TIM_OC2Init:00000000 TIM_OC2Init
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:655    .text.TIM_OC2Init:0000008c $d
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:658    .text.TIM_OC3Init:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:663    .text.TIM_OC3Init:00000000 TIM_OC3Init
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:724    .text.TIM_OC3Init:00000088 $d
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:727    .text.TIM_OC4Init:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:732    .text.TIM_OC4Init:00000000 TIM_OC4Init
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:783    .text.TIM_OC4Init:00000068 $d
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:786    .text.TIM_ICInit:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:791    .text.TIM_ICInit:00000000 TIM_ICInit
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:956    .text.TIM_ICInit:0000017c $d
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:959    .text.TIM_PWMIConfig:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:964    .text.TIM_PWMIConfig:00000000 TIM_PWMIConfig
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1045   .text.TIM_BDTRConfig:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1050   .text.TIM_BDTRConfig:00000000 TIM_BDTRConfig
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1074   .text.TIM_TimeBaseStructInit:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1079   .text.TIM_TimeBaseStructInit:00000000 TIM_TimeBaseStructInit
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1093   .text.TIM_OCStructInit:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1098   .text.TIM_OCStructInit:00000000 TIM_OCStructInit
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1114   .text.TIM_ICStructInit:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1119   .text.TIM_ICStructInit:00000000 TIM_ICStructInit
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1133   .text.TIM_BDTRStructInit:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1138   .text.TIM_BDTRStructInit:00000000 TIM_BDTRStructInit
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1153   .text.TIM_Cmd:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1158   .text.TIM_Cmd:00000000 TIM_Cmd
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1176   .text.TIM_CtrlPWMOutputs:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1181   .text.TIM_CtrlPWMOutputs:00000000 TIM_CtrlPWMOutputs
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1198   .text.TIM_ITConfig:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1203   .text.TIM_ITConfig:00000000 TIM_ITConfig
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1219   .text.TIM_GenerateEvent:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1224   .text.TIM_GenerateEvent:00000000 TIM_GenerateEvent
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1232   .text.TIM_DMAConfig:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1237   .text.TIM_DMAConfig:00000000 TIM_DMAConfig
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1246   .text.TIM_DMACmd:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1251   .text.TIM_DMACmd:00000000 TIM_DMACmd
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1267   .text.TIM_InternalClockConfig:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1272   .text.TIM_InternalClockConfig:00000000 TIM_InternalClockConfig
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1284   .text.TIM_ITRxExternalClockConfig:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1289   .text.TIM_ITRxExternalClockConfig:00000000 TIM_ITRxExternalClockConfig
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1306   .text.TIM_TIxExternalClockConfig:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1311   .text.TIM_TIxExternalClockConfig:00000000 TIM_TIxExternalClockConfig
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1339   .text.TIM_ETRClockMode1Config:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1344   .text.TIM_ETRClockMode1Config:00000000 TIM_ETRClockMode1Config
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1366   .text.TIM_ETRClockMode2Config:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1371   .text.TIM_ETRClockMode2Config:00000000 TIM_ETRClockMode2Config
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1391   .text.TIM_ETRConfig:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1396   .text.TIM_ETRConfig:00000000 TIM_ETRConfig
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1412   .text.TIM_PrescalerConfig:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1417   .text.TIM_PrescalerConfig:00000000 TIM_PrescalerConfig
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1426   .text.TIM_CounterModeConfig:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1431   .text.TIM_CounterModeConfig:00000000 TIM_CounterModeConfig
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1444   .text.TIM_SelectInputTrigger:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1449   .text.TIM_SelectInputTrigger:00000000 TIM_SelectInputTrigger
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1462   .text.TIM_EncoderInterfaceConfig:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1467   .text.TIM_EncoderInterfaceConfig:00000000 TIM_EncoderInterfaceConfig
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1497   .text.TIM_ForcedOC1Config:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1502   .text.TIM_ForcedOC1Config:00000000 TIM_ForcedOC1Config
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1515   .text.TIM_ForcedOC2Config:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1520   .text.TIM_ForcedOC2Config:00000000 TIM_ForcedOC2Config
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1534   .text.TIM_ForcedOC3Config:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1539   .text.TIM_ForcedOC3Config:00000000 TIM_ForcedOC3Config
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1552   .text.TIM_ForcedOC4Config:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1557   .text.TIM_ForcedOC4Config:00000000 TIM_ForcedOC4Config
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1571   .text.TIM_ARRPreloadConfig:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1576   .text.TIM_ARRPreloadConfig:00000000 TIM_ARRPreloadConfig
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1594   .text.TIM_SelectCOM:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1599   .text.TIM_SelectCOM:00000000 TIM_SelectCOM
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1617   .text.TIM_SelectCCDMA:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1622   .text.TIM_SelectCCDMA:00000000 TIM_SelectCCDMA
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1640   .text.TIM_CCPreloadControl:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1645   .text.TIM_CCPreloadControl:00000000 TIM_CCPreloadControl
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1663   .text.TIM_OC1PreloadConfig:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1668   .text.TIM_OC1PreloadConfig:00000000 TIM_OC1PreloadConfig
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1681   .text.TIM_OC2PreloadConfig:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1686   .text.TIM_OC2PreloadConfig:00000000 TIM_OC2PreloadConfig
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1700   .text.TIM_OC3PreloadConfig:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1705   .text.TIM_OC3PreloadConfig:00000000 TIM_OC3PreloadConfig
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1718   .text.TIM_OC4PreloadConfig:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1723   .text.TIM_OC4PreloadConfig:00000000 TIM_OC4PreloadConfig
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1737   .text.TIM_OC1FastConfig:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1742   .text.TIM_OC1FastConfig:00000000 TIM_OC1FastConfig
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1755   .text.TIM_OC2FastConfig:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1760   .text.TIM_OC2FastConfig:00000000 TIM_OC2FastConfig
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1774   .text.TIM_OC3FastConfig:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1779   .text.TIM_OC3FastConfig:00000000 TIM_OC3FastConfig
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1792   .text.TIM_OC4FastConfig:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1797   .text.TIM_OC4FastConfig:00000000 TIM_OC4FastConfig
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1811   .text.TIM_ClearOC1Ref:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1816   .text.TIM_ClearOC1Ref:00000000 TIM_ClearOC1Ref
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1829   .text.TIM_ClearOC2Ref:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1834   .text.TIM_ClearOC2Ref:00000000 TIM_ClearOC2Ref
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1846   .text.TIM_ClearOC3Ref:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1851   .text.TIM_ClearOC3Ref:00000000 TIM_ClearOC3Ref
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1864   .text.TIM_ClearOC4Ref:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1869   .text.TIM_ClearOC4Ref:00000000 TIM_ClearOC4Ref
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1881   .text.TIM_OC1PolarityConfig:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1886   .text.TIM_OC1PolarityConfig:00000000 TIM_OC1PolarityConfig
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1899   .text.TIM_OC1NPolarityConfig:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1904   .text.TIM_OC1NPolarityConfig:00000000 TIM_OC1NPolarityConfig
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1917   .text.TIM_OC2PolarityConfig:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1922   .text.TIM_OC2PolarityConfig:00000000 TIM_OC2PolarityConfig
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1936   .text.TIM_OC2NPolarityConfig:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1941   .text.TIM_OC2NPolarityConfig:00000000 TIM_OC2NPolarityConfig
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1955   .text.TIM_OC3PolarityConfig:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1960   .text.TIM_OC3PolarityConfig:00000000 TIM_OC3PolarityConfig
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1974   .text.TIM_OC3NPolarityConfig:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1979   .text.TIM_OC3NPolarityConfig:00000000 TIM_OC3NPolarityConfig
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1993   .text.TIM_OC4PolarityConfig:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:1998   .text.TIM_OC4PolarityConfig:00000000 TIM_OC4PolarityConfig
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:2012   .text.TIM_CCxCmd:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:2017   .text.TIM_CCxCmd:00000000 TIM_CCxCmd
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:2035   .text.TIM_CCxNCmd:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:2040   .text.TIM_CCxNCmd:00000000 TIM_CCxNCmd
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:2058   .text.TIM_SelectOCxM:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:2063   .text.TIM_SelectOCxM:00000000 TIM_SelectOCxM
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:2101   .text.TIM_UpdateDisableConfig:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:2106   .text.TIM_UpdateDisableConfig:00000000 TIM_UpdateDisableConfig
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:2124   .text.TIM_UpdateRequestConfig:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:2129   .text.TIM_UpdateRequestConfig:00000000 TIM_UpdateRequestConfig
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:2147   .text.TIM_SelectHallSensor:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:2152   .text.TIM_SelectHallSensor:00000000 TIM_SelectHallSensor
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:2170   .text.TIM_SelectOnePulseMode:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:2175   .text.TIM_SelectOnePulseMode:00000000 TIM_SelectOnePulseMode
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:2191   .text.TIM_SelectOutputTrigger:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:2196   .text.TIM_SelectOutputTrigger:00000000 TIM_SelectOutputTrigger
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:2212   .text.TIM_SelectSlaveMode:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:2217   .text.TIM_SelectSlaveMode:00000000 TIM_SelectSlaveMode
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:2233   .text.TIM_SelectMasterSlaveMode:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:2238   .text.TIM_SelectMasterSlaveMode:00000000 TIM_SelectMasterSlaveMode
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:2254   .text.TIM_SetCounter:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:2259   .text.TIM_SetCounter:00000000 TIM_SetCounter
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:2267   .text.TIM_SetAutoreload:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:2272   .text.TIM_SetAutoreload:00000000 TIM_SetAutoreload
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:2280   .text.TIM_SetCompare1:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:2285   .text.TIM_SetCompare1:00000000 TIM_SetCompare1
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:2293   .text.TIM_SetCompare2:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:2298   .text.TIM_SetCompare2:00000000 TIM_SetCompare2
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:2306   .text.TIM_SetCompare3:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:2311   .text.TIM_SetCompare3:00000000 TIM_SetCompare3
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:2319   .text.TIM_SetCompare4:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:2324   .text.TIM_SetCompare4:00000000 TIM_SetCompare4
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:2332   .text.TIM_SetIC1Prescaler:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:2337   .text.TIM_SetIC1Prescaler:00000000 TIM_SetIC1Prescaler
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:2353   .text.TIM_SetIC2Prescaler:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:2358   .text.TIM_SetIC2Prescaler:00000000 TIM_SetIC2Prescaler
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:2375   .text.TIM_SetIC3Prescaler:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:2380   .text.TIM_SetIC3Prescaler:00000000 TIM_SetIC3Prescaler
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:2396   .text.TIM_SetIC4Prescaler:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:2401   .text.TIM_SetIC4Prescaler:00000000 TIM_SetIC4Prescaler
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:2418   .text.TIM_SetClockDivision:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:2423   .text.TIM_SetClockDivision:00000000 TIM_SetClockDivision
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:2439   .text.TIM_GetCapture1:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:2444   .text.TIM_GetCapture1:00000000 TIM_GetCapture1
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:2453   .text.TIM_GetCapture2:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:2458   .text.TIM_GetCapture2:00000000 TIM_GetCapture2
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:2467   .text.TIM_GetCapture3:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:2472   .text.TIM_GetCapture3:00000000 TIM_GetCapture3
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:2481   .text.TIM_GetCapture4:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:2486   .text.TIM_GetCapture4:00000000 TIM_GetCapture4
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:2495   .text.TIM_GetCounter:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:2500   .text.TIM_GetCounter:00000000 TIM_GetCounter
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:2509   .text.TIM_GetPrescaler:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:2514   .text.TIM_GetPrescaler:00000000 TIM_GetPrescaler
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:2523   .text.TIM_GetFlagStatus:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:2528   .text.TIM_GetFlagStatus:00000000 TIM_GetFlagStatus
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:2540   .text.TIM_ClearFlag:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:2545   .text.TIM_ClearFlag:00000000 TIM_ClearFlag
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:2555   .text.TIM_GetITStatus:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:2560   .text.TIM_GetITStatus:00000000 TIM_GetITStatus
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:2577   .text.TIM_ClearITPendingBit:00000000 $t
C:\Users\Chris\AppData\Local\Temp\ccy69whZ.s:2582   .text.TIM_ClearITPendingBit:00000000 TIM_ClearITPendingBit

UNDEFINED SYMBOLS
RCC_APB2PeriphResetCmd
RCC_APB1PeriphResetCmd
