#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Thu Oct 05 17:44:28 2017
# Process ID: 8848
# Log file: C:/Users/hpoupard/Desktop/projet_lecteur_2/projet_lecteur_2.runs/synth_1/mp3player.vds
# Journal file: C:/Users/hpoupard/Desktop/projet_lecteur_2/projet_lecteur_2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source mp3player.tcl -notrace
Command: synth_design -top mp3player -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-1223] The version limit for your license is '2015.09' and will expire in -736 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 267.145 ; gain = 86.699
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mp3player' [C:/Users/hpoupard/Desktop/projet_lecteur_2/projet_lecteur_2.srcs/sources_1/new/mp3player.vhd:19]
INFO: [Synth 8-3491] module 'detect_impulsion' declared at 'C:/Users/hpoupard/Desktop/projet_lecteur_2/projet_lecteur_2.srcs/sources_1/new/detect_impulsion.vhd:4' bound to instance 'Reg_B_center' of component 'detect_impulsion' [C:/Users/hpoupard/Desktop/projet_lecteur_2/projet_lecteur_2.srcs/sources_1/new/mp3player.vhd:122]
INFO: [Synth 8-638] synthesizing module 'detect_impulsion' [C:/Users/hpoupard/Desktop/projet_lecteur_2/projet_lecteur_2.srcs/sources_1/new/detect_impulsion.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'detect_impulsion' (1#1) [C:/Users/hpoupard/Desktop/projet_lecteur_2/projet_lecteur_2.srcs/sources_1/new/detect_impulsion.vhd:12]
INFO: [Synth 8-3491] module 'detect_impulsion' declared at 'C:/Users/hpoupard/Desktop/projet_lecteur_2/projet_lecteur_2.srcs/sources_1/new/detect_impulsion.vhd:4' bound to instance 'Reg_B_down' of component 'detect_impulsion' [C:/Users/hpoupard/Desktop/projet_lecteur_2/projet_lecteur_2.srcs/sources_1/new/mp3player.vhd:129]
INFO: [Synth 8-3491] module 'detect_impulsion' declared at 'C:/Users/hpoupard/Desktop/projet_lecteur_2/projet_lecteur_2.srcs/sources_1/new/detect_impulsion.vhd:4' bound to instance 'Reg_B_up' of component 'detect_impulsion' [C:/Users/hpoupard/Desktop/projet_lecteur_2/projet_lecteur_2.srcs/sources_1/new/mp3player.vhd:136]
INFO: [Synth 8-3491] module 'detect_impulsion' declared at 'C:/Users/hpoupard/Desktop/projet_lecteur_2/projet_lecteur_2.srcs/sources_1/new/detect_impulsion.vhd:4' bound to instance 'Reg_B_left' of component 'detect_impulsion' [C:/Users/hpoupard/Desktop/projet_lecteur_2/projet_lecteur_2.srcs/sources_1/new/mp3player.vhd:143]
INFO: [Synth 8-3491] module 'detect_impulsion' declared at 'C:/Users/hpoupard/Desktop/projet_lecteur_2/projet_lecteur_2.srcs/sources_1/new/detect_impulsion.vhd:4' bound to instance 'Reg_B_right' of component 'detect_impulsion' [C:/Users/hpoupard/Desktop/projet_lecteur_2/projet_lecteur_2.srcs/sources_1/new/mp3player.vhd:150]
INFO: [Synth 8-3491] module 'fsm_mp3' declared at 'C:/Users/hpoupard/Desktop/projet_lecteur_2/projet_lecteur_2.srcs/sources_1/new/fsm_mp3.vhd:34' bound to instance 'Ifsm_mp3' of component 'fsm_mp3' [C:/Users/hpoupard/Desktop/projet_lecteur_2/projet_lecteur_2.srcs/sources_1/new/mp3player.vhd:157]
INFO: [Synth 8-638] synthesizing module 'fsm_mp3' [C:/Users/hpoupard/Desktop/projet_lecteur_2/projet_lecteur_2.srcs/sources_1/new/fsm_mp3.vhd:49]
WARNING: [Synth 8-614] signal 'B_UP' is read in the process but is not in the sensitivity list [C:/Users/hpoupard/Desktop/projet_lecteur_2/projet_lecteur_2.srcs/sources_1/new/fsm_mp3.vhd:110]
WARNING: [Synth 8-614] signal 'B_DOWN' is read in the process but is not in the sensitivity list [C:/Users/hpoupard/Desktop/projet_lecteur_2/projet_lecteur_2.srcs/sources_1/new/fsm_mp3.vhd:110]
INFO: [Synth 8-256] done synthesizing module 'fsm_mp3' (2#1) [C:/Users/hpoupard/Desktop/projet_lecteur_2/projet_lecteur_2.srcs/sources_1/new/fsm_mp3.vhd:49]
INFO: [Synth 8-3491] module 'gestion_freq' declared at 'C:/Users/hpoupard/Desktop/projet_lecteur_2/projet_lecteur_2.srcs/sources_1/new/gestion_freq.vhd:34' bound to instance 'Igestion_freq' of component 'gestion_freq' [C:/Users/hpoupard/Desktop/projet_lecteur_2/projet_lecteur_2.srcs/sources_1/new/mp3player.vhd:173]
INFO: [Synth 8-638] synthesizing module 'gestion_freq' [C:/Users/hpoupard/Desktop/projet_lecteur_2/projet_lecteur_2.srcs/sources_1/new/gestion_freq.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'gestion_freq' (3#1) [C:/Users/hpoupard/Desktop/projet_lecteur_2/projet_lecteur_2.srcs/sources_1/new/gestion_freq.vhd:41]
INFO: [Synth 8-3491] module 'cpt_1_9' declared at 'C:/Users/hpoupard/Desktop/projet_lecteur_2/projet_lecteur_2.srcs/sources_1/new/cpt_1_9.vhd:34' bound to instance 'Icpt_1_9' of component 'cpt_1_9' [C:/Users/hpoupard/Desktop/projet_lecteur_2/projet_lecteur_2.srcs/sources_1/new/mp3player.vhd:181]
INFO: [Synth 8-638] synthesizing module 'cpt_1_9' [C:/Users/hpoupard/Desktop/projet_lecteur_2/projet_lecteur_2.srcs/sources_1/new/cpt_1_9.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'cpt_1_9' (4#1) [C:/Users/hpoupard/Desktop/projet_lecteur_2/projet_lecteur_2.srcs/sources_1/new/cpt_1_9.vhd:42]
INFO: [Synth 8-3491] module 'cpt_1_599' declared at 'C:/Users/hpoupard/Desktop/projet_lecteur_2/projet_lecteur_2.srcs/sources_1/new/cpt_1_599.vhd:34' bound to instance 'Icpt_1_599' of component 'cpt_1_599' [C:/Users/hpoupard/Desktop/projet_lecteur_2/projet_lecteur_2.srcs/sources_1/new/mp3player.vhd:190]
INFO: [Synth 8-638] synthesizing module 'cpt_1_599' [C:/Users/hpoupard/Desktop/projet_lecteur_2/projet_lecteur_2.srcs/sources_1/new/cpt_1_599.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'cpt_1_599' (5#1) [C:/Users/hpoupard/Desktop/projet_lecteur_2/projet_lecteur_2.srcs/sources_1/new/cpt_1_599.vhd:44]
INFO: [Synth 8-3491] module 'transcodeur' declared at 'C:/Users/hpoupard/Desktop/projet_lecteur_2/projet_lecteur_2.srcs/sources_1/new/transcodeur.vhd:34' bound to instance 'trans' of component 'transcodeur' [C:/Users/hpoupard/Desktop/projet_lecteur_2/projet_lecteur_2.srcs/sources_1/new/mp3player.vhd:201]
INFO: [Synth 8-638] synthesizing module 'transcodeur' [C:/Users/hpoupard/Desktop/projet_lecteur_2/projet_lecteur_2.srcs/sources_1/new/transcodeur.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'transcodeur' (6#1) [C:/Users/hpoupard/Desktop/projet_lecteur_2/projet_lecteur_2.srcs/sources_1/new/transcodeur.vhd:50]
INFO: [Synth 8-3491] module 'mod8' declared at 'C:/Users/hpoupard/Desktop/projet_lecteur_2/projet_lecteur_2.srcs/sources_1/new/mod8.vhd:5' bound to instance 'Imod8' of component 'mod8' [C:/Users/hpoupard/Desktop/projet_lecteur_2/projet_lecteur_2.srcs/sources_1/new/mp3player.vhd:218]
INFO: [Synth 8-638] synthesizing module 'mod8' [C:/Users/hpoupard/Desktop/projet_lecteur_2/projet_lecteur_2.srcs/sources_1/new/mod8.vhd:15]
INFO: [Synth 8-226] default block is never used [C:/Users/hpoupard/Desktop/projet_lecteur_2/projet_lecteur_2.srcs/sources_1/new/mod8.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'mod8' (7#1) [C:/Users/hpoupard/Desktop/projet_lecteur_2/projet_lecteur_2.srcs/sources_1/new/mod8.vhd:15]
INFO: [Synth 8-3491] module 'mux8' declared at 'C:/Users/hpoupard/Desktop/projet_lecteur_2/projet_lecteur_2.srcs/sources_1/new/mux8.vhd:5' bound to instance 'Imux8' of component 'mux8' [C:/Users/hpoupard/Desktop/projet_lecteur_2/projet_lecteur_2.srcs/sources_1/new/mp3player.vhd:227]
INFO: [Synth 8-638] synthesizing module 'mux8' [C:/Users/hpoupard/Desktop/projet_lecteur_2/projet_lecteur_2.srcs/sources_1/new/mux8.vhd:21]
INFO: [Synth 8-226] default block is never used [C:/Users/hpoupard/Desktop/projet_lecteur_2/projet_lecteur_2.srcs/sources_1/new/mux8.vhd:26]
WARNING: [Synth 8-614] signal 'E0' is read in the process but is not in the sensitivity list [C:/Users/hpoupard/Desktop/projet_lecteur_2/projet_lecteur_2.srcs/sources_1/new/mux8.vhd:24]
WARNING: [Synth 8-614] signal 'E1' is read in the process but is not in the sensitivity list [C:/Users/hpoupard/Desktop/projet_lecteur_2/projet_lecteur_2.srcs/sources_1/new/mux8.vhd:24]
WARNING: [Synth 8-614] signal 'E2' is read in the process but is not in the sensitivity list [C:/Users/hpoupard/Desktop/projet_lecteur_2/projet_lecteur_2.srcs/sources_1/new/mux8.vhd:24]
WARNING: [Synth 8-614] signal 'E3' is read in the process but is not in the sensitivity list [C:/Users/hpoupard/Desktop/projet_lecteur_2/projet_lecteur_2.srcs/sources_1/new/mux8.vhd:24]
WARNING: [Synth 8-614] signal 'E4' is read in the process but is not in the sensitivity list [C:/Users/hpoupard/Desktop/projet_lecteur_2/projet_lecteur_2.srcs/sources_1/new/mux8.vhd:24]
WARNING: [Synth 8-614] signal 'E5' is read in the process but is not in the sensitivity list [C:/Users/hpoupard/Desktop/projet_lecteur_2/projet_lecteur_2.srcs/sources_1/new/mux8.vhd:24]
WARNING: [Synth 8-614] signal 'E6' is read in the process but is not in the sensitivity list [C:/Users/hpoupard/Desktop/projet_lecteur_2/projet_lecteur_2.srcs/sources_1/new/mux8.vhd:24]
WARNING: [Synth 8-614] signal 'E7' is read in the process but is not in the sensitivity list [C:/Users/hpoupard/Desktop/projet_lecteur_2/projet_lecteur_2.srcs/sources_1/new/mux8.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'mux8' (8#1) [C:/Users/hpoupard/Desktop/projet_lecteur_2/projet_lecteur_2.srcs/sources_1/new/mux8.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'mp3player' (9#1) [C:/Users/hpoupard/Desktop/projet_lecteur_2/projet_lecteur_2.srcs/sources_1/new/mp3player.vhd:19]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 301.453 ; gain = 121.008
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 301.453 ; gain = 121.008
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/hpoupard/Desktop/projet_lecteur_2/projet_lecteur_2.srcs/constrs_1/new/Nexys4_Master.xdc]
Finished Parsing XDC File [C:/Users/hpoupard/Desktop/projet_lecteur_2/projet_lecteur_2.srcs/constrs_1/new/Nexys4_Master.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 609.609 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 609.609 ; gain = 429.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 609.609 ; gain = 429.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 609.609 ; gain = 429.164
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'fsm_mp3'
INFO: [Synth 8-5544] ROM "RESTART" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "PLAY_PAUSE" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FORWARD" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "net_affichage" won't be mapped to RAM because address size (24) is larger than maximum supported(18)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
                play_fwd |                              001 |                              001
                   pause |                              010 |                              011
                    stop |                              011 |                              100
                play_bwd |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'sequential' in module 'fsm_mp3'
WARNING: [Synth 8-327] inferring latch for variable 'carac1_reg' [C:/Users/hpoupard/Desktop/projet_lecteur_2/projet_lecteur_2.srcs/sources_1/new/transcodeur.vhd:61]
WARNING: [Synth 8-327] inferring latch for variable 'carac2_reg' [C:/Users/hpoupard/Desktop/projet_lecteur_2/projet_lecteur_2.srcs/sources_1/new/transcodeur.vhd:62]
WARNING: [Synth 8-327] inferring latch for variable 'carac4_reg' [C:/Users/hpoupard/Desktop/projet_lecteur_2/projet_lecteur_2.srcs/sources_1/new/transcodeur.vhd:64]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 609.609 ; gain = 429.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   4 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               24 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	  11 Input      7 Bit        Muxes := 2     
	  10 Input      7 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module detect_impulsion 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module fsm_mp3 
Detailed RTL Component Info : 
+---Muxes : 
	  12 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 5     
Module gestion_freq 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module cpt_1_9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module cpt_1_599 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module transcodeur 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	  11 Input      7 Bit        Muxes := 2     
	  10 Input      7 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module mod8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 2     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 609.609 ; gain = 429.164
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "net_affichage" won't be mapped to RAM because address size (24) is larger than maximum supported(18)
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 609.609 ; gain = 429.164
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 609.609 ; gain = 429.164

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Igestion_freq/net_perception_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trans/carac2_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\trans/carac4_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\trans/carac1_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\trans/carac2_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Imod8/anode_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Imod8/sortie_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Imod8/anode_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Imod8/AN_reg[7] )
WARNING: [Synth 8-3332] Sequential element (\Igestion_freq/compteur_affichage_reg[23] ) is unused and will be removed from module mp3player.
WARNING: [Synth 8-3332] Sequential element (\Igestion_freq/compteur_affichage_reg[22] ) is unused and will be removed from module mp3player.
WARNING: [Synth 8-3332] Sequential element (\Igestion_freq/compteur_affichage_reg[21] ) is unused and will be removed from module mp3player.
WARNING: [Synth 8-3332] Sequential element (\Igestion_freq/compteur_affichage_reg[20] ) is unused and will be removed from module mp3player.
WARNING: [Synth 8-3332] Sequential element (\Igestion_freq/compteur_affichage_reg[19] ) is unused and will be removed from module mp3player.
WARNING: [Synth 8-3332] Sequential element (\Igestion_freq/compteur_affichage_reg[18] ) is unused and will be removed from module mp3player.
WARNING: [Synth 8-3332] Sequential element (\Igestion_freq/compteur_affichage_reg[17] ) is unused and will be removed from module mp3player.
WARNING: [Synth 8-3332] Sequential element (\Igestion_freq/compteur_affichage_reg[16] ) is unused and will be removed from module mp3player.
WARNING: [Synth 8-3332] Sequential element (\Igestion_freq/compteur_affichage_reg[15] ) is unused and will be removed from module mp3player.
WARNING: [Synth 8-3332] Sequential element (\Igestion_freq/compteur_affichage_reg[14] ) is unused and will be removed from module mp3player.
WARNING: [Synth 8-3332] Sequential element (\Igestion_freq/compteur_affichage_reg[13] ) is unused and will be removed from module mp3player.
WARNING: [Synth 8-3332] Sequential element (\Igestion_freq/compteur_affichage_reg[12] ) is unused and will be removed from module mp3player.
WARNING: [Synth 8-3332] Sequential element (\Igestion_freq/compteur_affichage_reg[11] ) is unused and will be removed from module mp3player.
WARNING: [Synth 8-3332] Sequential element (\Igestion_freq/compteur_affichage_reg[10] ) is unused and will be removed from module mp3player.
WARNING: [Synth 8-3332] Sequential element (\Igestion_freq/compteur_affichage_reg[9] ) is unused and will be removed from module mp3player.
WARNING: [Synth 8-3332] Sequential element (\Igestion_freq/compteur_affichage_reg[8] ) is unused and will be removed from module mp3player.
WARNING: [Synth 8-3332] Sequential element (\Igestion_freq/compteur_affichage_reg[7] ) is unused and will be removed from module mp3player.
WARNING: [Synth 8-3332] Sequential element (\Igestion_freq/compteur_affichage_reg[6] ) is unused and will be removed from module mp3player.
WARNING: [Synth 8-3332] Sequential element (\Igestion_freq/compteur_affichage_reg[5] ) is unused and will be removed from module mp3player.
WARNING: [Synth 8-3332] Sequential element (\Igestion_freq/compteur_affichage_reg[4] ) is unused and will be removed from module mp3player.
WARNING: [Synth 8-3332] Sequential element (\Igestion_freq/compteur_affichage_reg[3] ) is unused and will be removed from module mp3player.
WARNING: [Synth 8-3332] Sequential element (\Igestion_freq/compteur_affichage_reg[2] ) is unused and will be removed from module mp3player.
WARNING: [Synth 8-3332] Sequential element (\Igestion_freq/compteur_affichage_reg[1] ) is unused and will be removed from module mp3player.
WARNING: [Synth 8-3332] Sequential element (\Igestion_freq/compteur_affichage_reg[0] ) is unused and will be removed from module mp3player.
WARNING: [Synth 8-3332] Sequential element (\Igestion_freq/net_affichage_reg ) is unused and will be removed from module mp3player.
WARNING: [Synth 8-3332] Sequential element (\Icpt_1_599/compteur_599_reg[9] ) is unused and will be removed from module mp3player.
WARNING: [Synth 8-3332] Sequential element (\Icpt_1_599/compteur_599_reg[8] ) is unused and will be removed from module mp3player.
WARNING: [Synth 8-3332] Sequential element (\Icpt_1_599/compteur_599_reg[7] ) is unused and will be removed from module mp3player.
WARNING: [Synth 8-3332] Sequential element (\Icpt_1_599/compteur_599_reg[6] ) is unused and will be removed from module mp3player.
WARNING: [Synth 8-3332] Sequential element (\Icpt_1_599/compteur_599_reg[5] ) is unused and will be removed from module mp3player.
WARNING: [Synth 8-3332] Sequential element (\Icpt_1_599/compteur_599_reg[4] ) is unused and will be removed from module mp3player.
WARNING: [Synth 8-3332] Sequential element (\Icpt_1_599/compteur_599_reg[3] ) is unused and will be removed from module mp3player.
WARNING: [Synth 8-3332] Sequential element (\Icpt_1_599/compteur_599_reg[2] ) is unused and will be removed from module mp3player.
WARNING: [Synth 8-3332] Sequential element (\Icpt_1_599/compteur_599_reg[1] ) is unused and will be removed from module mp3player.
WARNING: [Synth 8-3332] Sequential element (\Icpt_1_599/compteur_599_reg[0] ) is unused and will be removed from module mp3player.
WARNING: [Synth 8-3332] Sequential element (\trans/carac1_reg[6] ) is unused and will be removed from module mp3player.
WARNING: [Synth 8-3332] Sequential element (\trans/carac1_reg[5] ) is unused and will be removed from module mp3player.
WARNING: [Synth 8-3332] Sequential element (\trans/carac1_reg[4] ) is unused and will be removed from module mp3player.
WARNING: [Synth 8-3332] Sequential element (\trans/carac1_reg[3] ) is unused and will be removed from module mp3player.
WARNING: [Synth 8-3332] Sequential element (\trans/carac1_reg[2] ) is unused and will be removed from module mp3player.
WARNING: [Synth 8-3332] Sequential element (\trans/carac1_reg[1] ) is unused and will be removed from module mp3player.
WARNING: [Synth 8-3332] Sequential element (\trans/carac1_reg[0] ) is unused and will be removed from module mp3player.
WARNING: [Synth 8-3332] Sequential element (\trans/carac2_reg[6] ) is unused and will be removed from module mp3player.
WARNING: [Synth 8-3332] Sequential element (\trans/carac2_reg[5] ) is unused and will be removed from module mp3player.
WARNING: [Synth 8-3332] Sequential element (\trans/carac2_reg[4] ) is unused and will be removed from module mp3player.
WARNING: [Synth 8-3332] Sequential element (\trans/carac2_reg[3] ) is unused and will be removed from module mp3player.
WARNING: [Synth 8-3332] Sequential element (\trans/carac2_reg[2] ) is unused and will be removed from module mp3player.
WARNING: [Synth 8-3332] Sequential element (\trans/carac2_reg[1] ) is unused and will be removed from module mp3player.
WARNING: [Synth 8-3332] Sequential element (\trans/carac2_reg[0] ) is unused and will be removed from module mp3player.
WARNING: [Synth 8-3332] Sequential element (\trans/carac4_reg[6] ) is unused and will be removed from module mp3player.
WARNING: [Synth 8-3332] Sequential element (\trans/carac4_reg[5] ) is unused and will be removed from module mp3player.
WARNING: [Synth 8-3332] Sequential element (\trans/carac4_reg[4] ) is unused and will be removed from module mp3player.
WARNING: [Synth 8-3332] Sequential element (\trans/carac4_reg[3] ) is unused and will be removed from module mp3player.
WARNING: [Synth 8-3332] Sequential element (\trans/carac4_reg[2] ) is unused and will be removed from module mp3player.
WARNING: [Synth 8-3332] Sequential element (\trans/carac4_reg[1] ) is unused and will be removed from module mp3player.
WARNING: [Synth 8-3332] Sequential element (\trans/carac4_reg[0] ) is unused and will be removed from module mp3player.
WARNING: [Synth 8-3332] Sequential element (\Imod8/compteur_reg[2] ) is unused and will be removed from module mp3player.
WARNING: [Synth 8-3332] Sequential element (\Imod8/compteur_reg[1] ) is unused and will be removed from module mp3player.
WARNING: [Synth 8-3332] Sequential element (\Imod8/compteur_reg[0] ) is unused and will be removed from module mp3player.
WARNING: [Synth 8-3332] Sequential element (\Imod8/anode_reg[5] ) is unused and will be removed from module mp3player.
WARNING: [Synth 8-3332] Sequential element (\Imod8/anode_reg[4] ) is unused and will be removed from module mp3player.
WARNING: [Synth 8-3332] Sequential element (\Imod8/anode_reg[3] ) is unused and will be removed from module mp3player.
WARNING: [Synth 8-3332] Sequential element (\Imod8/anode_reg[2] ) is unused and will be removed from module mp3player.
WARNING: [Synth 8-3332] Sequential element (\Imod8/anode_reg[1] ) is unused and will be removed from module mp3player.
WARNING: [Synth 8-3332] Sequential element (\Imod8/anode_reg[0] ) is unused and will be removed from module mp3player.
WARNING: [Synth 8-3332] Sequential element (\Imod8/anode_reg[7] ) is unused and will be removed from module mp3player.
WARNING: [Synth 8-3332] Sequential element (\Imod8/anode_reg[6] ) is unused and will be removed from module mp3player.
WARNING: [Synth 8-3332] Sequential element (\Imod8/AN_reg[0] ) is unused and will be removed from module mp3player.
WARNING: [Synth 8-3332] Sequential element (\Imod8/AN_reg[1] ) is unused and will be removed from module mp3player.
WARNING: [Synth 8-3332] Sequential element (\Imod8/AN_reg[2] ) is unused and will be removed from module mp3player.
WARNING: [Synth 8-3332] Sequential element (\Imod8/AN_reg[3] ) is unused and will be removed from module mp3player.
WARNING: [Synth 8-3332] Sequential element (\Imod8/AN_reg[4] ) is unused and will be removed from module mp3player.
WARNING: [Synth 8-3332] Sequential element (\Imod8/AN_reg[5] ) is unused and will be removed from module mp3player.
WARNING: [Synth 8-3332] Sequential element (\Imod8/AN_reg[6] ) is unused and will be removed from module mp3player.
WARNING: [Synth 8-3332] Sequential element (\Imod8/sortie_reg[2] ) is unused and will be removed from module mp3player.
WARNING: [Synth 8-3332] Sequential element (\Igestion_freq/net_perception_reg ) is unused and will be removed from module mp3player.
WARNING: [Synth 8-3332] Sequential element (\Imod8/sortie_reg[0] ) is unused and will be removed from module mp3player.
WARNING: [Synth 8-3332] Sequential element (\Imod8/sortie_reg[1] ) is unused and will be removed from module mp3player.
WARNING: [Synth 8-3332] Sequential element (\Imod8/AN_reg[7] ) is unused and will be removed from module mp3player.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 609.609 ; gain = 429.164
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 609.609 ; gain = 429.164

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 609.609 ; gain = 429.164
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 609.609 ; gain = 429.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 609.609 ; gain = 429.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 609.609 ; gain = 429.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 609.609 ; gain = 429.164
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 609.609 ; gain = 429.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 609.609 ; gain = 429.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 609.609 ; gain = 429.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 609.609 ; gain = 429.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     2|
|4     |LUT3 |     1|
|5     |LUT4 |     8|
|6     |LUT5 |     1|
|7     |LUT6 |     9|
|8     |FDRE |    12|
|9     |IBUF |     7|
|10    |OBUF |    16|
+------+-----+------+

Report Instance Areas: 
+------+---------------+-------------------+------+
|      |Instance       |Module             |Cells |
+------+---------------+-------------------+------+
|1     |top            |                   |    58|
|2     |  Icpt_1_9     |cpt_1_9            |     9|
|3     |  trans        |transcodeur        |     7|
|4     |  Ifsm_mp3     |fsm_mp3            |    11|
|5     |  Reg_B_center |detect_impulsion   |     2|
|6     |  Reg_B_down   |detect_impulsion_0 |     1|
|7     |  Reg_B_left   |detect_impulsion_1 |     1|
|8     |  Reg_B_right  |detect_impulsion_2 |     2|
|9     |  Reg_B_up     |detect_impulsion_3 |     1|
+------+---------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 609.609 ; gain = 429.164
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 82 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 609.609 ; gain = 84.883
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 609.609 ; gain = 429.164
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
64 Infos, 92 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 609.609 ; gain = 397.145
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 609.609 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Oct 05 17:44:48 2017...
