INFO-FLOW: Workspace /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1 opened at Tue Dec 24 09:41:19 EST 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcu50-fsvh2104-2-e 
Execute       create_platform xcu50-fsvh2104-2-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
Command       create_platform done; 2.75 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.87 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 2.89 sec.
Execute   set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
Execute     create_platform xcu50-fsvh2104-2-e -board  
Execute     source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.15 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file 'SA_tiling/src/mmult_tiling.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling SA_tiling/src/mmult_tiling.cpp as C++
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang SA_tiling/src/mmult_tiling.cpp -foptimization-record-file=/home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_tiling.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_tiling.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 > /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_tiling.cpp.clang.out.log 2> /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_tiling.cpp.clang.err.log 
Command       ap_eval done; 0.12 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top mmult -name=mmult 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_tiling.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 > /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/clang.out.log 2> /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.2 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_tiling.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/.systemc_flag -fix-errors /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_tiling.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.19 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_tiling.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/all.directive.json -fix-errors /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_tiling.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.31 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_tiling.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_tiling.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.18 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_tiling.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_tiling.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_tiling.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_tiling.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_tiling.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.32 sec.
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.36 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_tiling.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_tiling.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_tiling.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_tiling.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.15 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_tiling.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_tiling.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_tiling.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 > /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_tiling.pp.0.cpp.clang.out.log 2> /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_tiling.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.19 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.08 seconds. CPU system time: 0.42 seconds. Elapsed time: 1.79 seconds; current allocated memory: 462.543 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_tiling.g.bc"  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_tiling.g.bc -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/a.g.ld.0.bc > /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 2.61 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.61 sec.
Execute       run_link_or_opt -opt -out /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=mmult -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=mmult -reflow-float-conversion -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.92 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.94 sec.
Execute       run_link_or_opt -out /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=mmult 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=mmult -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
Execute       get_clock_period -ns -default 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=mmult -mllvm -hls-db-dir -mllvm /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_2688.000000_DSP_5952.000000_FF_1743360.000000_LUT_871680.000000_SLICE_108960.000000_SLR_2.000000_URAM_640.000000 > /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 25.22 sec.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_119_5' is marked as complete unroll implied by the pipeline pragma (SA_tiling/src/mmult_tiling.cpp:119:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_120_6' is marked as complete unroll implied by the pipeline pragma (SA_tiling/src/mmult_tiling.cpp:120:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_125_7' is marked as complete unroll implied by the pipeline pragma (SA_tiling/src/mmult_tiling.cpp:125:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_126_8' is marked as complete unroll implied by the pipeline pragma (SA_tiling/src/mmult_tiling.cpp:126:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_134_9' is marked as complete unroll implied by the pipeline pragma (SA_tiling/src/mmult_tiling.cpp:134:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_141_10' is marked as complete unroll implied by the pipeline pragma (SA_tiling/src/mmult_tiling.cpp:141:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_150_11' is marked as complete unroll implied by the pipeline pragma (SA_tiling/src/mmult_tiling.cpp:150:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_151_12' is marked as complete unroll implied by the pipeline pragma (SA_tiling/src/mmult_tiling.cpp:151:25)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_68_2' is marked as complete unroll implied by the pipeline pragma (SA_tiling/src/mmult_tiling.cpp:68:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_60_1' is marked as complete unroll implied by the pipeline pragma (SA_tiling/src/mmult_tiling.cpp:60:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_119_5' (SA_tiling/src/mmult_tiling.cpp:119:20) in function 'mmult' completely with a factor of 16 (SA_tiling/src/mmult_tiling.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_120_6' (SA_tiling/src/mmult_tiling.cpp:120:24) in function 'mmult' completely with a factor of 15 (SA_tiling/src/mmult_tiling.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_125_7' (SA_tiling/src/mmult_tiling.cpp:125:23) in function 'mmult' completely with a factor of 15 (SA_tiling/src/mmult_tiling.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_126_8' (SA_tiling/src/mmult_tiling.cpp:126:24) in function 'mmult' completely with a factor of 16 (SA_tiling/src/mmult_tiling.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_134_9' (SA_tiling/src/mmult_tiling.cpp:134:23) in function 'mmult' completely with a factor of 16 (SA_tiling/src/mmult_tiling.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_141_10' (SA_tiling/src/mmult_tiling.cpp:141:24) in function 'mmult' completely with a factor of 16 (SA_tiling/src/mmult_tiling.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_150_11' (SA_tiling/src/mmult_tiling.cpp:150:24) in function 'mmult' completely with a factor of 16 (SA_tiling/src/mmult_tiling.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_151_12' (SA_tiling/src/mmult_tiling.cpp:151:25) in function 'mmult' completely with a factor of 16 (SA_tiling/src/mmult_tiling.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_68_2' (SA_tiling/src/mmult_tiling.cpp:68:19) in function 'mmult' completely with a factor of 32 (SA_tiling/src/mmult_tiling.cpp:19:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_1' (SA_tiling/src/mmult_tiling.cpp:60:19) in function 'mmult' completely with a factor of 16 (SA_tiling/src/mmult_tiling.cpp:19:0)
INFO: [HLS 214-248] Applying array_partition to 'localA': Complete partitioning on dimension 2. (SA_tiling/src/mmult_tiling.cpp:40:9)
INFO: [HLS 214-248] Applying array_partition to 'localB': Complete partitioning on dimension 1. (SA_tiling/src/mmult_tiling.cpp:43:6)
INFO: [HLS 214-248] Applying array_partition to 'localC': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (SA_tiling/src/mmult_tiling.cpp:46:6)
INFO: [HLS 214-248] Applying array_partition to 'inA': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (SA_tiling/src/mmult_tiling.cpp:50:6)
INFO: [HLS 214-248] Applying array_partition to 'inB': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (SA_tiling/src/mmult_tiling.cpp:53:6)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 28.71 seconds. CPU system time: 0.58 seconds. Elapsed time: 29.33 seconds; current allocated memory: 463.488 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 463.488 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top mmult -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/a.g.0.bc -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 36.94 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 36.56 seconds. CPU system time: 0.38 seconds. Elapsed time: 36.98 seconds; current allocated memory: 537.746 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/a.g.1.bc -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 24.09 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command         transform done; 0.12 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 24.18 seconds. CPU system time: 0.05 seconds. Elapsed time: 24.22 seconds; current allocated memory: 579.559 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/a.g.1.bc to /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/a.o.1.bc -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/a.o.1.tmp.bc -f 
Command         transform done; 49.18 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (SA_tiling/src/mmult_tiling.cpp:115:9) to (SA_tiling/src/mmult_tiling.cpp:114:22) in function 'mmult'... converting 833 basic blocks.
Command         transform done; 2.69 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 51.79 seconds. CPU system time: 0.08 seconds. Elapsed time: 51.88 seconds; current allocated memory: 659.961 MB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/a.o.2.bc -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_113_3' (SA_tiling/src/mmult_tiling.cpp:113:30) in function 'mmult'.
INFO: [XFORM 203-541] Flattening a loop nest 'systolic_tiling' (SA_tiling/src/mmult_tiling.cpp:112:11) in function 'mmult'.
INFO: [HLS 200-472] Inferring partial write operation for 'localA' (SA_tiling/src/mmult_tiling.cpp:82:22)
INFO: [HLS 200-472] Inferring partial write operation for 'localB' (SA_tiling/src/mmult_tiling.cpp:100:22)
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'gmem2' (SA_tiling/src/mmult_tiling.cpp:169:16). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem1' (SA_tiling/src/mmult_tiling.cpp:100:24). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem0' (SA_tiling/src/mmult_tiling.cpp:82:24). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
Command         transform done; 50.77 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 50.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 50.77 seconds; current allocated memory: 726.121 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 163.87 sec.
Command     elaborate done; 194.99 sec.
Execute     ap_eval exec zip -j /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'mmult' ...
Execute       ap_set_top_model mmult 
Execute       get_model_list mmult -filter all-wo-channel -topdown 
Execute       preproc_iomode -model mmult 
Execute       preproc_iomode -model mmult_Pipeline_writeC 
Execute       preproc_iomode -model mmult_Pipeline_systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 
Execute       preproc_iomode -model mmult_Pipeline_readB 
Execute       preproc_iomode -model mmult_Pipeline_readA 
Execute       preproc_iomode -model mmult_Pipeline_init_localC 
Execute       preproc_iomode -model mmult_Pipeline_init_systolic_reg 
Execute       get_model_list mmult -filter all-wo-channel 
INFO-FLOW: Model list for configure: mmult_Pipeline_init_systolic_reg mmult_Pipeline_init_localC mmult_Pipeline_readA mmult_Pipeline_readB mmult_Pipeline_systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 mmult_Pipeline_writeC mmult
INFO-FLOW: Configuring Module : mmult_Pipeline_init_systolic_reg ...
Execute       set_default_model mmult_Pipeline_init_systolic_reg 
Execute       apply_spec_resource_limit mmult_Pipeline_init_systolic_reg 
INFO-FLOW: Configuring Module : mmult_Pipeline_init_localC ...
Execute       set_default_model mmult_Pipeline_init_localC 
Execute       apply_spec_resource_limit mmult_Pipeline_init_localC 
INFO-FLOW: Configuring Module : mmult_Pipeline_readA ...
Execute       set_default_model mmult_Pipeline_readA 
Execute       apply_spec_resource_limit mmult_Pipeline_readA 
INFO-FLOW: Configuring Module : mmult_Pipeline_readB ...
Execute       set_default_model mmult_Pipeline_readB 
Execute       apply_spec_resource_limit mmult_Pipeline_readB 
INFO-FLOW: Configuring Module : mmult_Pipeline_systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 ...
Execute       set_default_model mmult_Pipeline_systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 
Execute       apply_spec_resource_limit mmult_Pipeline_systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 
INFO-FLOW: Configuring Module : mmult_Pipeline_writeC ...
Execute       set_default_model mmult_Pipeline_writeC 
Execute       apply_spec_resource_limit mmult_Pipeline_writeC 
INFO-FLOW: Configuring Module : mmult ...
Execute       set_default_model mmult 
Execute       apply_spec_resource_limit mmult 
INFO-FLOW: Model list for preprocess: mmult_Pipeline_init_systolic_reg mmult_Pipeline_init_localC mmult_Pipeline_readA mmult_Pipeline_readB mmult_Pipeline_systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 mmult_Pipeline_writeC mmult
INFO-FLOW: Preprocessing Module: mmult_Pipeline_init_systolic_reg ...
Execute       set_default_model mmult_Pipeline_init_systolic_reg 
Execute       cdfg_preprocess -model mmult_Pipeline_init_systolic_reg 
Execute       rtl_gen_preprocess mmult_Pipeline_init_systolic_reg 
INFO-FLOW: Preprocessing Module: mmult_Pipeline_init_localC ...
Execute       set_default_model mmult_Pipeline_init_localC 
Execute       cdfg_preprocess -model mmult_Pipeline_init_localC 
Command       cdfg_preprocess done; 4.58 sec.
Execute       rtl_gen_preprocess mmult_Pipeline_init_localC 
INFO-FLOW: Preprocessing Module: mmult_Pipeline_readA ...
Execute       set_default_model mmult_Pipeline_readA 
Execute       cdfg_preprocess -model mmult_Pipeline_readA 
Execute       rtl_gen_preprocess mmult_Pipeline_readA 
INFO-FLOW: Preprocessing Module: mmult_Pipeline_readB ...
Execute       set_default_model mmult_Pipeline_readB 
Execute       cdfg_preprocess -model mmult_Pipeline_readB 
Execute       rtl_gen_preprocess mmult_Pipeline_readB 
INFO-FLOW: Preprocessing Module: mmult_Pipeline_systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 ...
Execute       set_default_model mmult_Pipeline_systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 
Execute       cdfg_preprocess -model mmult_Pipeline_systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 
Command       cdfg_preprocess done; 16.31 sec.
Execute       rtl_gen_preprocess mmult_Pipeline_systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 
INFO-FLOW: Preprocessing Module: mmult_Pipeline_writeC ...
Execute       set_default_model mmult_Pipeline_writeC 
Execute       cdfg_preprocess -model mmult_Pipeline_writeC 
Execute       rtl_gen_preprocess mmult_Pipeline_writeC 
INFO-FLOW: Preprocessing Module: mmult ...
Execute       set_default_model mmult 
Execute       cdfg_preprocess -model mmult 
Command       cdfg_preprocess done; 2.88 sec.
Execute       rtl_gen_preprocess mmult 
INFO-FLOW: Model list for synthesis: mmult_Pipeline_init_systolic_reg mmult_Pipeline_init_localC mmult_Pipeline_readA mmult_Pipeline_readB mmult_Pipeline_systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 mmult_Pipeline_writeC mmult
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_init_systolic_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mmult_Pipeline_init_systolic_reg 
Execute       schedule -model mmult_Pipeline_init_systolic_reg 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_systolic_reg'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'init_systolic_reg'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 23.81 seconds. CPU system time: 0.15 seconds. Elapsed time: 23.96 seconds; current allocated memory: 736.738 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_Pipeline_init_systolic_reg.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_Pipeline_init_systolic_reg.sched.adb -f 
INFO-FLOW: Finish scheduling mmult_Pipeline_init_systolic_reg.
Execute       set_default_model mmult_Pipeline_init_systolic_reg 
Execute       bind -model mmult_Pipeline_init_systolic_reg 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 736.738 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_Pipeline_init_systolic_reg.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_Pipeline_init_systolic_reg.bind.adb -f 
INFO-FLOW: Finish binding mmult_Pipeline_init_systolic_reg.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_init_localC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mmult_Pipeline_init_localC 
Execute       schedule -model mmult_Pipeline_init_localC 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_localC'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'init_localC'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 2.32 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.32 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.34 seconds; current allocated memory: 758.527 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_Pipeline_init_localC.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_Pipeline_init_localC.sched.adb -f 
Command       db_write done; 0.15 sec.
INFO-FLOW: Finish scheduling mmult_Pipeline_init_localC.
Execute       set_default_model mmult_Pipeline_init_localC 
Execute       bind -model mmult_Pipeline_init_localC 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.21 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 759.750 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_Pipeline_init_localC.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_Pipeline_init_localC.bind.adb -f 
Command       db_write done; 0.17 sec.
INFO-FLOW: Finish binding mmult_Pipeline_init_localC.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_readA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mmult_Pipeline_readA 
Execute       schedule -model mmult_Pipeline_readA 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localA_31'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localA'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localA_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localA_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localA_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localA_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localA_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localA_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localA_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localA_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localA_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localA_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localA_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localA_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localA_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localA_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localA_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localA_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localA_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localA_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localA_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localA_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localA_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localA_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localA_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localA_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localA_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localA_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localA_27'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localA_28'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localA_29'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localA_30'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'readA'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'readA'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.37 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.64 seconds; current allocated memory: 762.871 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_Pipeline_readA.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_Pipeline_readA.sched.adb -f 
INFO-FLOW: Finish scheduling mmult_Pipeline_readA.
Execute       set_default_model mmult_Pipeline_readA 
Execute       bind -model mmult_Pipeline_readA 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 762.871 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_Pipeline_readA.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_Pipeline_readA.bind.adb -f 
INFO-FLOW: Finish binding mmult_Pipeline_readA.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_readB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mmult_Pipeline_readB 
Execute       schedule -model mmult_Pipeline_readB 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localB_31'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localB'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localB_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localB_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localB_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localB_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localB_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localB_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localB_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localB_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localB_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localB_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localB_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localB_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localB_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localB_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localB_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localB_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localB_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localB_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localB_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localB_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localB_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localB_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localB_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localB_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localB_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localB_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localB_27'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localB_28'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localB_29'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localB_30'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'readB'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'readB'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.54 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.62 seconds; current allocated memory: 764.141 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_Pipeline_readB.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_Pipeline_readB.sched.adb -f 
INFO-FLOW: Finish scheduling mmult_Pipeline_readB.
Execute       set_default_model mmult_Pipeline_readB 
Execute       bind -model mmult_Pipeline_readB 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 764.141 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_Pipeline_readB.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_Pipeline_readB.bind.adb -f 
INFO-FLOW: Finish binding mmult_Pipeline_readB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mmult_Pipeline_systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 
Execute       schedule -model mmult_Pipeline_systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localB_31'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localB_30'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localB_29'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localB_28'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localB_27'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localB_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localB_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localB_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localB_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localB_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localB_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localB_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localB_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localB_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localB_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localB_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localB_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localB_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localB_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localB_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localB_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localB_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localB_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localB_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localB_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localB_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localB_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localB_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localB_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localB_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localB_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localB'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localA_31'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localA_30'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localA_29'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localA_28'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localA_27'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localA_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localA_25'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localA_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localA_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localA_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localA_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localA_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localA_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localA_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localA_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localA_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localA_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localA_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localA_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localA_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localA_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localA_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localA_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localA_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localA_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localA_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localA_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localA_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localA_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localA_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localA_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'localA'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 33.27 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 33.1 seconds. CPU system time: 0.22 seconds. Elapsed time: 33.36 seconds; current allocated memory: 879.129 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_Pipeline_systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 4.63 sec.
Execute       db_write -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_Pipeline_systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4.sched.adb -f 
Command       db_write done; 0.53 sec.
INFO-FLOW: Finish scheduling mmult_Pipeline_systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4.
Execute       set_default_model mmult_Pipeline_systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 
Execute       bind -model mmult_Pipeline_systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 24.81 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 29.86 seconds. CPU system time: 0.1 seconds. Elapsed time: 29.97 seconds; current allocated memory: 879.129 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_Pipeline_systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 11.03 sec.
Execute       db_write -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_Pipeline_systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4.bind.adb -f 
Command       db_write done; 0.77 sec.
INFO-FLOW: Finish binding mmult_Pipeline_systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_writeC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mmult_Pipeline_writeC 
Execute       schedule -model mmult_Pipeline_writeC 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'writeC'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'writeC'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 4.43 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 16.13 seconds. CPU system time: 0.09 seconds. Elapsed time: 16.25 seconds; current allocated memory: 879.129 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_Pipeline_writeC.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_Pipeline_writeC.sched.adb -f 
INFO-FLOW: Finish scheduling mmult_Pipeline_writeC.
Execute       set_default_model mmult_Pipeline_writeC 
Execute       bind -model mmult_Pipeline_writeC 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.17 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.23 seconds; current allocated memory: 879.129 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_Pipeline_writeC.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_Pipeline_writeC.bind.adb -f 
INFO-FLOW: Finish binding mmult_Pipeline_writeC.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mmult 
Execute       schedule -model mmult 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.74 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.82 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.87 seconds; current allocated memory: 916.238 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult.sched.adb -f 
Command       db_write done; 0.11 sec.
INFO-FLOW: Finish scheduling mmult.
Execute       set_default_model mmult 
Execute       bind -model mmult 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 4.75 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4.88 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.92 seconds; current allocated memory: 916.238 MB.
Execute       syn_report -verbosereport -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 6.51 sec.
Execute       db_write -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult.bind.adb -f 
Command       db_write done; 0.13 sec.
INFO-FLOW: Finish binding mmult.
Execute       get_model_list mmult -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess mmult_Pipeline_init_systolic_reg 
Execute       rtl_gen_preprocess mmult_Pipeline_init_localC 
Execute       rtl_gen_preprocess mmult_Pipeline_readA 
Execute       rtl_gen_preprocess mmult_Pipeline_readB 
Execute       rtl_gen_preprocess mmult_Pipeline_systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 
Execute       rtl_gen_preprocess mmult_Pipeline_writeC 
Execute       rtl_gen_preprocess mmult 
INFO-FLOW: Model list for RTL generation: mmult_Pipeline_init_systolic_reg mmult_Pipeline_init_localC mmult_Pipeline_readA mmult_Pipeline_readB mmult_Pipeline_systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 mmult_Pipeline_writeC mmult
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_init_systolic_reg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model mmult_Pipeline_init_systolic_reg -top_prefix mmult_ -sub_prefix mmult_ -mg_file /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_Pipeline_init_systolic_reg.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_init_systolic_reg'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.65 seconds. CPU system time: 0.05 seconds. Elapsed time: 6.7 seconds; current allocated memory: 916.238 MB.
Execute       source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult.rtl_wrap.cfg.tcl 
Execute       gen_rtl mmult_Pipeline_init_systolic_reg -style xilinx -f -lang vhdl -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/syn/vhdl/mmult_mmult_Pipeline_init_systolic_reg 
Execute       gen_rtl mmult_Pipeline_init_systolic_reg -style xilinx -f -lang vlog -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/syn/verilog/mmult_mmult_Pipeline_init_systolic_reg 
Execute       syn_report -csynth -model mmult_Pipeline_init_systolic_reg -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/syn/report/mmult_Pipeline_init_systolic_reg_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model mmult_Pipeline_init_systolic_reg -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/syn/report/mmult_Pipeline_init_systolic_reg_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model mmult_Pipeline_init_systolic_reg -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_Pipeline_init_systolic_reg.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model mmult_Pipeline_init_systolic_reg -f -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_Pipeline_init_systolic_reg.adb 
Execute       db_write -model mmult_Pipeline_init_systolic_reg -bindview -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mmult_Pipeline_init_systolic_reg -p /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_Pipeline_init_systolic_reg 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_init_localC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model mmult_Pipeline_init_localC -top_prefix mmult_ -sub_prefix mmult_ -mg_file /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_Pipeline_init_localC.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'mmult_Pipeline_init_localC' is 33793 from HDL expression: ((ap_start_int == 1'b1) & (icmp_ln66_fu_13412_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_init_localC'.
Command       create_rtl_model done; 0.48 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 917.027 MB.
Execute       source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult.rtl_wrap.cfg.tcl 
Execute       gen_rtl mmult_Pipeline_init_localC -style xilinx -f -lang vhdl -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/syn/vhdl/mmult_mmult_Pipeline_init_localC 
Execute       gen_rtl mmult_Pipeline_init_localC -style xilinx -f -lang vlog -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/syn/verilog/mmult_mmult_Pipeline_init_localC 
Execute       syn_report -csynth -model mmult_Pipeline_init_localC -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/syn/report/mmult_Pipeline_init_localC_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model mmult_Pipeline_init_localC -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/syn/report/mmult_Pipeline_init_localC_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model mmult_Pipeline_init_localC -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_Pipeline_init_localC.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.13 sec.
Execute       db_write -model mmult_Pipeline_init_localC -f -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_Pipeline_init_localC.adb 
Command       db_write done; 0.17 sec.
Execute       db_write -model mmult_Pipeline_init_localC -bindview -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mmult_Pipeline_init_localC -p /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_Pipeline_init_localC 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_readA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model mmult_Pipeline_readA -top_prefix mmult_ -sub_prefix mmult_ -mg_file /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_Pipeline_readA.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_readA'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.74 seconds. CPU system time: 0.11 seconds. Elapsed time: 0.84 seconds; current allocated memory: 977.102 MB.
Execute       source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult.rtl_wrap.cfg.tcl 
Execute       gen_rtl mmult_Pipeline_readA -style xilinx -f -lang vhdl -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/syn/vhdl/mmult_mmult_Pipeline_readA 
Execute       gen_rtl mmult_Pipeline_readA -style xilinx -f -lang vlog -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/syn/verilog/mmult_mmult_Pipeline_readA 
Execute       syn_report -csynth -model mmult_Pipeline_readA -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/syn/report/mmult_Pipeline_readA_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model mmult_Pipeline_readA -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/syn/report/mmult_Pipeline_readA_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model mmult_Pipeline_readA -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_Pipeline_readA.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model mmult_Pipeline_readA -f -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_Pipeline_readA.adb 
Execute       db_write -model mmult_Pipeline_readA -bindview -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mmult_Pipeline_readA -p /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_Pipeline_readA 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_readB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model mmult_Pipeline_readB -top_prefix mmult_ -sub_prefix mmult_ -mg_file /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_Pipeline_readB.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_readB'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 980.961 MB.
Execute       source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult.rtl_wrap.cfg.tcl 
Execute       gen_rtl mmult_Pipeline_readB -style xilinx -f -lang vhdl -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/syn/vhdl/mmult_mmult_Pipeline_readB 
Execute       gen_rtl mmult_Pipeline_readB -style xilinx -f -lang vlog -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/syn/verilog/mmult_mmult_Pipeline_readB 
Execute       syn_report -csynth -model mmult_Pipeline_readB -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/syn/report/mmult_Pipeline_readB_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model mmult_Pipeline_readB -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/syn/report/mmult_Pipeline_readB_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model mmult_Pipeline_readB -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_Pipeline_readB.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model mmult_Pipeline_readB -f -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_Pipeline_readB.adb 
Execute       db_write -model mmult_Pipeline_readB -bindview -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mmult_Pipeline_readB -p /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_Pipeline_readB 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model mmult_Pipeline_systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 -top_prefix mmult_ -sub_prefix mmult_ -mg_file /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_Pipeline_systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4' pipeline 'systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'mmult_Pipeline_systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4' is 48155 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 256 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 30 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_326_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4'.
Command       create_rtl_model done; 2.82 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.9 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.97 seconds; current allocated memory: 1.051 GB.
Execute       source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult.rtl_wrap.cfg.tcl 
Execute       gen_rtl mmult_Pipeline_systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 -style xilinx -f -lang vhdl -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/syn/vhdl/mmult_mmult_Pipeline_systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 
Command       gen_rtl done; 0.27 sec.
Execute       gen_rtl mmult_Pipeline_systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 -style xilinx -f -lang vlog -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/syn/verilog/mmult_mmult_Pipeline_systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 
Command       gen_rtl done; 0.15 sec.
Execute       syn_report -csynth -model mmult_Pipeline_systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/syn/report/mmult_Pipeline_systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 4.67 sec.
Execute       syn_report -rtlxml -model mmult_Pipeline_systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/syn/report/mmult_Pipeline_systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 2.26 sec.
Execute       syn_report -verbosereport -model mmult_Pipeline_systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_Pipeline_systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 12.87 sec.
Execute       db_write -model mmult_Pipeline_systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 -f -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_Pipeline_systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4.adb 
Command       db_write done; 2.85 sec.
Execute       db_write -model mmult_Pipeline_systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 -bindview -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 1.41 sec.
Execute       gen_tb_info mmult_Pipeline_systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 -p /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_Pipeline_systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_writeC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model mmult_Pipeline_writeC -top_prefix mmult_ -sub_prefix mmult_ -mg_file /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_Pipeline_writeC.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_3232_32_1_1': 33 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_writeC'.
Command       create_rtl_model done; 0.18 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 26.14 seconds. CPU system time: 0.32 seconds. Elapsed time: 26.48 seconds; current allocated memory: 1.268 GB.
Execute       source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult.rtl_wrap.cfg.tcl 
Execute       gen_rtl mmult_Pipeline_writeC -style xilinx -f -lang vhdl -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/syn/vhdl/mmult_mmult_Pipeline_writeC 
Execute       gen_rtl mmult_Pipeline_writeC -style xilinx -f -lang vlog -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/syn/verilog/mmult_mmult_Pipeline_writeC 
Execute       syn_report -csynth -model mmult_Pipeline_writeC -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/syn/report/mmult_Pipeline_writeC_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model mmult_Pipeline_writeC -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/syn/report/mmult_Pipeline_writeC_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model mmult_Pipeline_writeC -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_Pipeline_writeC.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model mmult_Pipeline_writeC -f -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_Pipeline_writeC.adb 
Execute       db_write -model mmult_Pipeline_writeC -bindview -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mmult_Pipeline_writeC -p /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_Pipeline_writeC 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model mmult -top_prefix  -sub_prefix mmult_ -mg_file /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/a' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/b' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/c' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/a_row' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/a_col' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/b_col' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mmult' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'a', 'b', 'c', 'a_row', 'a_col', 'b_col' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult'.
Command       create_rtl_model done; 0.89 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.23 seconds. CPU system time: 0.1 seconds. Elapsed time: 1.33 seconds; current allocated memory: 1.355 GB.
Execute       source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult.rtl_wrap.cfg.tcl 
Execute       gen_rtl mmult -istop -style xilinx -f -lang vhdl -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/syn/vhdl/mmult 
Command       gen_rtl done; 0.6 sec.
Execute       gen_rtl mmult -istop -style xilinx -f -lang vlog -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/syn/verilog/mmult 
Command       gen_rtl done; 0.3 sec.
Execute       syn_report -csynth -model mmult -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/syn/report/mmult_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.29 sec.
Execute       syn_report -rtlxml -model mmult -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/syn/report/mmult_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.28 sec.
Execute       syn_report -verbosereport -model mmult -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 6.87 sec.
Execute       db_write -model mmult -f -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult.adb 
Command       db_write done; 0.41 sec.
Execute       db_write -model mmult -bindview -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.22 sec.
Execute       gen_tb_info mmult -p /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult 
Execute       export_constraint_db -f -tool general -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult.constraint.tcl 
Execute       syn_report -designview -model mmult -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult.design.xml 
Command       syn_report done; 5.12 sec.
Execute       syn_report -csynthDesign -model mmult -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model mmult -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model mmult -o /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks mmult 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain mmult 
INFO-FLOW: Model list for RTL component generation: mmult_Pipeline_init_systolic_reg mmult_Pipeline_init_localC mmult_Pipeline_readA mmult_Pipeline_readB mmult_Pipeline_systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 mmult_Pipeline_writeC mmult
INFO-FLOW: Handling components in module [mmult_Pipeline_init_systolic_reg] ... 
Execute       source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_Pipeline_init_systolic_reg.compgen.tcl 
INFO-FLOW: Found component mmult_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model mmult_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [mmult_Pipeline_init_localC] ... 
Execute       source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_Pipeline_init_localC.compgen.tcl 
INFO-FLOW: Found component mmult_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model mmult_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [mmult_Pipeline_readA] ... 
Execute       source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_Pipeline_readA.compgen.tcl 
INFO-FLOW: Handling components in module [mmult_Pipeline_readB] ... 
Execute       source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_Pipeline_readB.compgen.tcl 
INFO-FLOW: Handling components in module [mmult_Pipeline_systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4] ... 
Execute       source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_Pipeline_systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4.compgen.tcl 
INFO-FLOW: Found component mmult_mux_326_32_1_1.
INFO-FLOW: Append model mmult_mux_326_32_1_1
INFO-FLOW: Found component mmult_mux_325_32_1_1.
INFO-FLOW: Append model mmult_mux_325_32_1_1
INFO-FLOW: Found component mmult_mul_32s_32s_32_1_1.
INFO-FLOW: Append model mmult_mul_32s_32s_32_1_1
INFO-FLOW: Found component mmult_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model mmult_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [mmult_Pipeline_writeC] ... 
Execute       source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_Pipeline_writeC.compgen.tcl 
INFO-FLOW: Found component mmult_mux_3232_32_1_1.
INFO-FLOW: Append model mmult_mux_3232_32_1_1
INFO-FLOW: Handling components in module [mmult] ... 
Execute       source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult.compgen.tcl 
INFO-FLOW: Found component mmult_localA_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model mmult_localA_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Found component mmult_gmem0_m_axi.
INFO-FLOW: Append model mmult_gmem0_m_axi
INFO-FLOW: Found component mmult_gmem1_m_axi.
INFO-FLOW: Append model mmult_gmem1_m_axi
INFO-FLOW: Found component mmult_gmem2_m_axi.
INFO-FLOW: Append model mmult_gmem2_m_axi
INFO-FLOW: Found component mmult_control_s_axi.
INFO-FLOW: Append model mmult_control_s_axi
INFO-FLOW: Append model mmult_Pipeline_init_systolic_reg
INFO-FLOW: Append model mmult_Pipeline_init_localC
INFO-FLOW: Append model mmult_Pipeline_readA
INFO-FLOW: Append model mmult_Pipeline_readB
INFO-FLOW: Append model mmult_Pipeline_systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4
INFO-FLOW: Append model mmult_Pipeline_writeC
INFO-FLOW: Append model mmult
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: mmult_flow_control_loop_pipe_sequential_init mmult_flow_control_loop_pipe_sequential_init mmult_mux_326_32_1_1 mmult_mux_325_32_1_1 mmult_mul_32s_32s_32_1_1 mmult_flow_control_loop_pipe_sequential_init mmult_mux_3232_32_1_1 mmult_localA_RAM_1WNR_AUTO_1R1W mmult_gmem0_m_axi mmult_gmem1_m_axi mmult_gmem2_m_axi mmult_control_s_axi mmult_Pipeline_init_systolic_reg mmult_Pipeline_init_localC mmult_Pipeline_readA mmult_Pipeline_readB mmult_Pipeline_systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 mmult_Pipeline_writeC mmult
INFO-FLOW: Generating /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model mmult_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model mmult_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model mmult_mux_326_32_1_1
INFO-FLOW: To file: write model mmult_mux_325_32_1_1
INFO-FLOW: To file: write model mmult_mul_32s_32s_32_1_1
INFO-FLOW: To file: write model mmult_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model mmult_mux_3232_32_1_1
INFO-FLOW: To file: write model mmult_localA_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model mmult_gmem0_m_axi
INFO-FLOW: To file: write model mmult_gmem1_m_axi
INFO-FLOW: To file: write model mmult_gmem2_m_axi
INFO-FLOW: To file: write model mmult_control_s_axi
INFO-FLOW: To file: write model mmult_Pipeline_init_systolic_reg
INFO-FLOW: To file: write model mmult_Pipeline_init_localC
INFO-FLOW: To file: write model mmult_Pipeline_readA
INFO-FLOW: To file: write model mmult_Pipeline_readB
INFO-FLOW: To file: write model mmult_Pipeline_systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4
INFO-FLOW: To file: write model mmult_Pipeline_writeC
INFO-FLOW: To file: write model mmult
INFO-FLOW: Generating /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/vhdl' dstVlogDir='/home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/vlog' tclDir='/home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db' modelList='mmult_flow_control_loop_pipe_sequential_init
mmult_flow_control_loop_pipe_sequential_init
mmult_mux_326_32_1_1
mmult_mux_325_32_1_1
mmult_mul_32s_32s_32_1_1
mmult_flow_control_loop_pipe_sequential_init
mmult_mux_3232_32_1_1
mmult_localA_RAM_1WNR_AUTO_1R1W
mmult_gmem0_m_axi
mmult_gmem1_m_axi
mmult_gmem2_m_axi
mmult_control_s_axi
mmult_Pipeline_init_systolic_reg
mmult_Pipeline_init_localC
mmult_Pipeline_readA
mmult_Pipeline_readB
mmult_Pipeline_systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4
mmult_Pipeline_writeC
mmult
' expOnly='0'
Execute       source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_Pipeline_init_systolic_reg.compgen.tcl 
Execute       source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_Pipeline_init_localC.compgen.tcl 
Execute       source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_Pipeline_readA.compgen.tcl 
Execute       source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_Pipeline_readB.compgen.tcl 
Execute       source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_Pipeline_systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_Pipeline_writeC.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'mmult_localA_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 14.77 seconds. CPU system time: 0.07 seconds. Elapsed time: 14.84 seconds; current allocated memory: 1.416 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='mmult_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -ignore_long_run_time 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_auto_restart_counter 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -deadlock_detection 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='mmult_flow_control_loop_pipe_sequential_init
mmult_flow_control_loop_pipe_sequential_init
mmult_mux_326_32_1_1
mmult_mux_325_32_1_1
mmult_mul_32s_32s_32_1_1
mmult_flow_control_loop_pipe_sequential_init
mmult_mux_3232_32_1_1
mmult_localA_RAM_1WNR_AUTO_1R1W
mmult_gmem0_m_axi
mmult_gmem1_m_axi
mmult_gmem2_m_axi
mmult_control_s_axi
mmult_Pipeline_init_systolic_reg
mmult_Pipeline_init_localC
mmult_Pipeline_readA
mmult_Pipeline_readB
mmult_Pipeline_systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4
mmult_Pipeline_writeC
mmult
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult.tbgen.tcl 
Execute       source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult.compgen.dataonly.tcl 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult.compgen.dataonly.tcl 
Execute       source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult.rtl_wrap.cfg.tcl 
Execute       source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       get_config_export -vendor 
Execute       get_config_export -library 
Execute       get_config_export -version 
Execute       get_config_export -ipname 
Execute       get_config_export -taxonomy 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_Pipeline_init_systolic_reg.tbgen.tcl 
Execute       source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_Pipeline_init_localC.tbgen.tcl 
Execute       source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_Pipeline_readA.tbgen.tcl 
Execute       source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_Pipeline_readB.tbgen.tcl 
Execute       source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_Pipeline_systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4.tbgen.tcl 
Execute       source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult_Pipeline_writeC.tbgen.tcl 
Execute       source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult.tbgen.tcl 
Execute       source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult.constraint.tcl 
Execute       sc_get_clocks mmult 
Execute       source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE mmult LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem0_m_axi_U SOURCE {} VARIABLE {} MODULE mmult LOOP {} BUNDLEDNAME gmem0 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem1_m_axi_U SOURCE {} VARIABLE {} MODULE mmult LOOP {} BUNDLEDNAME gmem1 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem2_m_axi_U SOURCE {} VARIABLE {} MODULE mmult LOOP {} BUNDLEDNAME gmem2 DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST mmult MODULE2INSTS {mmult mmult mmult_Pipeline_init_systolic_reg grp_mmult_Pipeline_init_systolic_reg_fu_8638 mmult_Pipeline_init_localC grp_mmult_Pipeline_init_localC_fu_8658 mmult_Pipeline_readA grp_mmult_Pipeline_readA_fu_9686 mmult_Pipeline_readB grp_mmult_Pipeline_readB_fu_9728 mmult_Pipeline_systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 grp_mmult_Pipeline_systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4_fu_9770 mmult_Pipeline_writeC grp_mmult_Pipeline_writeC_fu_11902} INST2MODULE {mmult mmult grp_mmult_Pipeline_init_systolic_reg_fu_8638 mmult_Pipeline_init_systolic_reg grp_mmult_Pipeline_init_localC_fu_8658 mmult_Pipeline_init_localC grp_mmult_Pipeline_readA_fu_9686 mmult_Pipeline_readA grp_mmult_Pipeline_readB_fu_9728 mmult_Pipeline_readB grp_mmult_Pipeline_systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4_fu_9770 mmult_Pipeline_systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 grp_mmult_Pipeline_writeC_fu_11902 mmult_Pipeline_writeC} INSTDATA {mmult {DEPTH 1 CHILDREN {grp_mmult_Pipeline_init_systolic_reg_fu_8638 grp_mmult_Pipeline_init_localC_fu_8658 grp_mmult_Pipeline_readA_fu_9686 grp_mmult_Pipeline_readB_fu_9728 grp_mmult_Pipeline_systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4_fu_9770 grp_mmult_Pipeline_writeC_fu_11902}} grp_mmult_Pipeline_init_systolic_reg_fu_8638 {DEPTH 2 CHILDREN {}} grp_mmult_Pipeline_init_localC_fu_8658 {DEPTH 2 CHILDREN {}} grp_mmult_Pipeline_readA_fu_9686 {DEPTH 2 CHILDREN {}} grp_mmult_Pipeline_readB_fu_9728 {DEPTH 2 CHILDREN {}} grp_mmult_Pipeline_systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4_fu_9770 {DEPTH 2 CHILDREN {}} grp_mmult_Pipeline_writeC_fu_11902 {DEPTH 2 CHILDREN {}}} MODULEDATA {mmult_Pipeline_init_systolic_reg {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_282_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:58 VARIABLE add_ln58 LOOP init_systolic_reg BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} mmult_Pipeline_init_localC {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_fu_13418_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:66 VARIABLE add_ln66 LOOP init_localC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} mmult_Pipeline_readA {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_fu_674_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:76 VARIABLE add_ln76 LOOP readA BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_fu_719_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:79 VARIABLE add_ln79 LOOP readA BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_6_fu_700_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:76 VARIABLE j_6 LOOP readA BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} mmult_Pipeline_readB {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln94_fu_674_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:94 VARIABLE add_ln94 LOOP readB BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln97_fu_696_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:97 VARIABLE add_ln97 LOOP readB BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_3_fu_758_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:94 VARIABLE j_3 LOOP readB BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} mmult_Pipeline_systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_fu_43906_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:112 VARIABLE add_ln112 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_1_fu_43932_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:112 VARIABLE add_ln112_1 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_fu_44818_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:113 VARIABLE add_ln113 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1147 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_fu_53008_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1148 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_1 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_1_fu_53097_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_1 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1149 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_2 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_2_fu_53186_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_2 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1150 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_3 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_3_fu_53275_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_3 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1151 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_4 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_4_fu_53364_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_4 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1152 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_5 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_5_fu_53453_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_5 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1153 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_6 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_6_fu_53542_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_6 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1154 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_7 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_7_fu_53631_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_7 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1155 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_8 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_8_fu_53720_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_8 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1156 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_9 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_9_fu_53809_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_9 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1157 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_10 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_10_fu_53898_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_10 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1158 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_11 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_11_fu_53987_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_11 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1159 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_12 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_12_fu_54076_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_12 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1160 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_13 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_13_fu_54165_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_13 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1161 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_14 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_14_fu_54254_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_14 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1162 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_15 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_15_fu_54343_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_15 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1163 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_16 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_16_fu_54432_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_16 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1164 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_17 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_17_fu_54521_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_17 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1165 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_18 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_18_fu_54610_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_18 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1166 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_19 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_19_fu_54699_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_19 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1167 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_20 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_20_fu_54788_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_20 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1168 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_21 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_21_fu_54877_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_21 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1169 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_22 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_22_fu_54966_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_22 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1170 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_23 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_23_fu_55055_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_23 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1171 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_24 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_24_fu_55144_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_24 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1172 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_25 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_25_fu_55233_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_25 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1173 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_26 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_26_fu_55322_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_26 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1174 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_27 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_27_fu_55411_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_27 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1175 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_28 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_28_fu_55500_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_28 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1176 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_29 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_29_fu_55589_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_29 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1177 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_30 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_30_fu_55678_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_30 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1178 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_31 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_31_fu_55767_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_31 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1179 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_32 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_32_fu_55856_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_32 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1180 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_33 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_33_fu_55945_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_33 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1181 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_34 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_34_fu_56034_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_34 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1182 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_35 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_35_fu_56123_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_35 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1183 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_36 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_36_fu_56212_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_36 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1184 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_37 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_37_fu_56301_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_37 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1185 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_38 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_38_fu_56390_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_38 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1186 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_39 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_39_fu_56479_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_39 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1187 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_40 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_40_fu_56568_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_40 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1188 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_41 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_41_fu_56657_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_41 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1189 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_42 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_42_fu_56746_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_42 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1190 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_43 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_43_fu_56835_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_43 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1191 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_44 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_44_fu_56924_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_44 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1192 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_45 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_45_fu_57013_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_45 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1193 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_46 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_46_fu_57102_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_46 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1194 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_47 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_47_fu_57191_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_47 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1195 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_48 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_48_fu_57280_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_48 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1196 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_49 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_49_fu_57369_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_49 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1197 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_50 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_50_fu_57458_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_50 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1198 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_51 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_51_fu_57547_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_51 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1199 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_52 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_52_fu_57636_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_52 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1200 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_53 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_53_fu_57725_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_53 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1201 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_54 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_54_fu_57814_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_54 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1202 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_55 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_55_fu_57903_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_55 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1203 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_56 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_56_fu_57992_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_56 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1204 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_57 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_57_fu_58081_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_57 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1205 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_58 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_58_fu_58170_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_58 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1206 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_59 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_59_fu_58259_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_59 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1207 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_60 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_60_fu_58348_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_60 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1208 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_61 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_61_fu_58437_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_61 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1209 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_62 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_62_fu_58526_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_62 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1210 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_63 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_63_fu_58615_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_63 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1211 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_64 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_64_fu_58704_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_64 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1212 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_65 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_65_fu_58793_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_65 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1213 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_66 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_66_fu_58882_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_66 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1214 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_67 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_67_fu_58971_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_67 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1215 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_68 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_68_fu_59060_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_68 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1216 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_69 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_69_fu_59149_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_69 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1217 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_70 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_70_fu_59238_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_70 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1218 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_71 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_71_fu_59327_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_71 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1219 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_72 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_72_fu_59416_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_72 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1220 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_73 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_73_fu_59505_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_73 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1221 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_74 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_74_fu_59594_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_74 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1222 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_75 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_75_fu_59683_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_75 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1223 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_76 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_76_fu_59772_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_76 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1224 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_77 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_77_fu_59861_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_77 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1225 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_78 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_78_fu_59950_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_78 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1226 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_79 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_79_fu_60039_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_79 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1227 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_80 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_80_fu_60128_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_80 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1228 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_81 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_81_fu_60217_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_81 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1229 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_82 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_82_fu_60306_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_82 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1230 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_83 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_83_fu_60395_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_83 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1231 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_84 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_84_fu_60484_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_84 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1232 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_85 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_85_fu_60573_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_85 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1233 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_86 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_86_fu_60662_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_86 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1234 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_87 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_87_fu_60751_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_87 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1235 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_88 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_88_fu_60840_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_88 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1236 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_89 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_89_fu_60929_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_89 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1237 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_90 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_90_fu_61018_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_90 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1238 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_91 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_91_fu_61107_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_91 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1239 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_92 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_92_fu_61196_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_92 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1240 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_93 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_93_fu_61285_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_93 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1241 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_94 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_94_fu_61374_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_94 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1242 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_95 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_95_fu_61463_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_95 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1243 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_96 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_96_fu_61552_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_96 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1244 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_97 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_97_fu_61641_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_97 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1245 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_98 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_98_fu_61730_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_98 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1246 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_99 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_99_fu_61819_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_99 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1247 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_100 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_100_fu_61908_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_100 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1248 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_101 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_101_fu_61997_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_101 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1249 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_102 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_102_fu_62086_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_102 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1250 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_103 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_103_fu_62175_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_103 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1251 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_104 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_104_fu_62264_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_104 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1252 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_105 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_105_fu_62353_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_105 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1253 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_106 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_106_fu_62442_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_106 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1254 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_107 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_107_fu_62531_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_107 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1255 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_108 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_108_fu_62620_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_108 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1256 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_109 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_109_fu_62709_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_109 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1257 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_110 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_110_fu_62798_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_110 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1258 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_111 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_111_fu_62887_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_111 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1259 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_112 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_112_fu_62976_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_112 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1260 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_113 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_113_fu_63065_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_113 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1261 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_114 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_114_fu_63154_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_114 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1262 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_115 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_115_fu_63243_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_115 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1263 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_116 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_116_fu_63332_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_116 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1264 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_117 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_117_fu_63421_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_117 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1265 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_118 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_118_fu_63510_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_118 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1266 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_119 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_119_fu_63599_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_119 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1267 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_120 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_120_fu_63688_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_120 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1268 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_121 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_121_fu_63777_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_121 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1269 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_122 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_122_fu_63866_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_122 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1270 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_123 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_123_fu_63955_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_123 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1271 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_124 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_124_fu_64044_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_124 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1272 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_125 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_125_fu_64133_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_125 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1273 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_126 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_126_fu_64222_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_126 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1274 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_127 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_127_fu_64311_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_127 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1275 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_128 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_128_fu_64400_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_128 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1276 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_129 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_129_fu_64489_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_129 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1277 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_130 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_130_fu_64578_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_130 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1278 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_131 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_131_fu_64667_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_131 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1279 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_132 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_132_fu_64756_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_132 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1280 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_133 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_133_fu_64845_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_133 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1281 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_134 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_134_fu_64934_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_134 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1282 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_135 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_135_fu_65023_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_135 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1283 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_136 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_136_fu_65112_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_136 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1284 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_137 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_137_fu_65201_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_137 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1285 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_138 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_138_fu_65290_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_138 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1286 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_139 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_139_fu_65379_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_139 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1287 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_140 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_140_fu_65468_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_140 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1288 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_141 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_141_fu_65557_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_141 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1289 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_142 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_142_fu_65646_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_142 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1290 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_143 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_143_fu_65735_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_143 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1291 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_144 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_144_fu_65824_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_144 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1292 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_145 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_145_fu_65913_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_145 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1293 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_146 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_146_fu_66002_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_146 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1294 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_147 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_147_fu_66091_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_147 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1295 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_148 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_148_fu_66180_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_148 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1296 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_149 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_149_fu_66269_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_149 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1297 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_150 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_150_fu_66358_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_150 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1298 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_151 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_151_fu_66447_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_151 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1299 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_152 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_152_fu_66536_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_152 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1300 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_153 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_153_fu_66625_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_153 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1301 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_154 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_154_fu_66714_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_154 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1302 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_155 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_155_fu_66803_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_155 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1303 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_156 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_156_fu_66892_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_156 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1304 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_157 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_157_fu_66981_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_157 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1305 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_158 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_158_fu_67070_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_158 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1306 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_159 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_159_fu_67159_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_159 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1307 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_160 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_160_fu_67248_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_160 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1308 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_161 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_161_fu_67337_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_161 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1309 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_162 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_162_fu_67426_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_162 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1310 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_163 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_163_fu_67515_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_163 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1311 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_164 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_164_fu_67604_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_164 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1312 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_165 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_165_fu_67693_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_165 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1313 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_166 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_166_fu_67782_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_166 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1314 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_167 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_167_fu_67871_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_167 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1315 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_168 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_168_fu_67960_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_168 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1316 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_169 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_169_fu_68049_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_169 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1317 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_170 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_170_fu_68138_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_170 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1318 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_171 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_171_fu_68227_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_171 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1319 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_172 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_172_fu_68316_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_172 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1320 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_173 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_173_fu_68405_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_173 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1321 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_174 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_174_fu_68494_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_174 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1322 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_175 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_175_fu_68583_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_175 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1323 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_176 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_176_fu_68672_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_176 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1324 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_177 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_177_fu_68761_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_177 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1325 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_178 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_178_fu_68850_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_178 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1326 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_179 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_179_fu_68939_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_179 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1327 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_180 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_180_fu_69028_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_180 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1328 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_181 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_181_fu_69117_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_181 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1329 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_182 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_182_fu_69206_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_182 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1330 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_183 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_183_fu_69295_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_183 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1331 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_184 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_184_fu_69384_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_184 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1332 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_185 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_185_fu_69473_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_185 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1333 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_186 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_186_fu_69562_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_186 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1334 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_187 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_187_fu_69651_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_187 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1335 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_188 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_188_fu_69740_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_188 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1336 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_189 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_189_fu_69829_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_189 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1337 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_190 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_190_fu_69918_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_190 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1338 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_191 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_191_fu_70007_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_191 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1339 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_192 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_192_fu_70096_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_192 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1340 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_193 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_193_fu_70185_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_193 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1341 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_194 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_194_fu_70274_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_194 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1342 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_195 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_195_fu_70363_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_195 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1343 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_196 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_196_fu_70452_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_196 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1344 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_197 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_197_fu_70541_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_197 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1345 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_198 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_198_fu_70630_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_198 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1346 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_199 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_199_fu_70719_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_199 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1347 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_200 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_200_fu_70808_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_200 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1348 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_201 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_201_fu_70897_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_201 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1349 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_202 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_202_fu_70986_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_202 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1350 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_203 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_203_fu_71075_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_203 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1351 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_204 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_204_fu_71164_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_204 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1352 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_205 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_205_fu_71253_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_205 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1353 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_206 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_206_fu_71342_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_206 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1354 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_207 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_207_fu_71431_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_207 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1355 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_208 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_208_fu_71520_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_208 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1356 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_209 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_209_fu_71609_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_209 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1357 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_210 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_210_fu_71698_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_210 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1358 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_211 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_211_fu_71787_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_211 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1359 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_212 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_212_fu_71876_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_212 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1360 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_213 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_213_fu_71965_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_213 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1361 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_214 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_214_fu_72054_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_214 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1362 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_215 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_215_fu_72143_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_215 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1363 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_216 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_216_fu_72232_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_216 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1364 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_217 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_217_fu_72321_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_217 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1365 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_218 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_218_fu_72410_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_218 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1366 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_219 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_219_fu_72499_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_219 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1367 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_220 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_220_fu_72588_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_220 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1368 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_221 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_221_fu_72677_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_221 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1369 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_222 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_222_fu_72766_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_222 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1370 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_223 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_223_fu_72855_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_223 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1371 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_224 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_224_fu_72944_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_224 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1372 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_225 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_225_fu_73033_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_225 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1373 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_226 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_226_fu_73122_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_226 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1374 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_227 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_227_fu_73211_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_227 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1375 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_228 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_228_fu_73300_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_228 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1376 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_229 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_229_fu_73389_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_229 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1377 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_230 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_230_fu_73478_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_230 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1378 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_231 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_231_fu_73567_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_231 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1379 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_232 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_232_fu_73656_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_232 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1380 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_233 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_233_fu_73745_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_233 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1381 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_234 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_234_fu_73834_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_234 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1382 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_235 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_235_fu_73923_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_235 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1383 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_236 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_236_fu_74012_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_236 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1384 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_237 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_237_fu_74101_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_237 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1385 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_238 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_238_fu_74190_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_238 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1386 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_239 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_239_fu_74279_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_239 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1387 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_240 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_240_fu_74368_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_240 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1388 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_241 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_241_fu_74457_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_241 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1389 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_242 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_242_fu_74546_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_242 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1390 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_243 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_243_fu_74635_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_243 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1391 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_244 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_244_fu_74724_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_244 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1392 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_245 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_245_fu_74813_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_245 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1393 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_246 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_246_fu_74902_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_246 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1394 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_247 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_247_fu_74991_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_247 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1395 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_248 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_248_fu_75080_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_248 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1396 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_249 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_249_fu_75169_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_249 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1397 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_250 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_250_fu_75258_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_250 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1398 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_251 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_251_fu_75347_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_251 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1399 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_252 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_252_fu_75436_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_252 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1400 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_253 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_253_fu_75525_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_253 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1401 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_254 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_254_fu_75614_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_254 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U1402 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE mul_ln152_255 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln152_255_fu_75703_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:152 VARIABLE add_ln152_255 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_fu_45740_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:114 VARIABLE add_ln114 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_1_fu_45746_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:113 VARIABLE add_ln113_1 LOOP systolic_tiling_VITIS_LOOP_113_3_VITIS_LOOP_114_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 768 BRAM 0 URAM 0}} mmult_Pipeline_writeC {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_fu_8332_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:163 VARIABLE add_ln163 LOOP writeC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln166_fu_8349_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:166 VARIABLE add_ln166 LOOP writeC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_2_fu_9657_p2 SOURCE SA_tiling/src/mmult_tiling.cpp:163 VARIABLE j_2 LOOP writeC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} mmult {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME localA_U SOURCE SA_tiling/src/mmult_tiling.cpp:40 VARIABLE localA LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME localA_1_U SOURCE SA_tiling/src/mmult_tiling.cpp:40 VARIABLE localA_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME localA_2_U SOURCE SA_tiling/src/mmult_tiling.cpp:40 VARIABLE localA_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME localA_3_U SOURCE SA_tiling/src/mmult_tiling.cpp:40 VARIABLE localA_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME localA_4_U SOURCE SA_tiling/src/mmult_tiling.cpp:40 VARIABLE localA_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME localA_5_U SOURCE SA_tiling/src/mmult_tiling.cpp:40 VARIABLE localA_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME localA_6_U SOURCE SA_tiling/src/mmult_tiling.cpp:40 VARIABLE localA_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME localA_7_U SOURCE SA_tiling/src/mmult_tiling.cpp:40 VARIABLE localA_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME localA_8_U SOURCE SA_tiling/src/mmult_tiling.cpp:40 VARIABLE localA_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME localA_9_U SOURCE SA_tiling/src/mmult_tiling.cpp:40 VARIABLE localA_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME localA_10_U SOURCE SA_tiling/src/mmult_tiling.cpp:40 VARIABLE localA_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME localA_11_U SOURCE SA_tiling/src/mmult_tiling.cpp:40 VARIABLE localA_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME localA_12_U SOURCE SA_tiling/src/mmult_tiling.cpp:40 VARIABLE localA_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME localA_13_U SOURCE SA_tiling/src/mmult_tiling.cpp:40 VARIABLE localA_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME localA_14_U SOURCE SA_tiling/src/mmult_tiling.cpp:40 VARIABLE localA_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME localA_15_U SOURCE SA_tiling/src/mmult_tiling.cpp:40 VARIABLE localA_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME localA_16_U SOURCE SA_tiling/src/mmult_tiling.cpp:40 VARIABLE localA_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME localA_17_U SOURCE SA_tiling/src/mmult_tiling.cpp:40 VARIABLE localA_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME localA_18_U SOURCE SA_tiling/src/mmult_tiling.cpp:40 VARIABLE localA_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME localA_19_U SOURCE SA_tiling/src/mmult_tiling.cpp:40 VARIABLE localA_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME localA_20_U SOURCE SA_tiling/src/mmult_tiling.cpp:40 VARIABLE localA_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME localA_21_U SOURCE SA_tiling/src/mmult_tiling.cpp:40 VARIABLE localA_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME localA_22_U SOURCE SA_tiling/src/mmult_tiling.cpp:40 VARIABLE localA_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME localA_23_U SOURCE SA_tiling/src/mmult_tiling.cpp:40 VARIABLE localA_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME localA_24_U SOURCE SA_tiling/src/mmult_tiling.cpp:40 VARIABLE localA_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME localA_25_U SOURCE SA_tiling/src/mmult_tiling.cpp:40 VARIABLE localA_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME localA_26_U SOURCE SA_tiling/src/mmult_tiling.cpp:40 VARIABLE localA_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME localA_27_U SOURCE SA_tiling/src/mmult_tiling.cpp:40 VARIABLE localA_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME localA_28_U SOURCE SA_tiling/src/mmult_tiling.cpp:40 VARIABLE localA_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME localA_29_U SOURCE SA_tiling/src/mmult_tiling.cpp:40 VARIABLE localA_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME localA_30_U SOURCE SA_tiling/src/mmult_tiling.cpp:40 VARIABLE localA_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME localA_31_U SOURCE SA_tiling/src/mmult_tiling.cpp:40 VARIABLE localA_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME localB_U SOURCE SA_tiling/src/mmult_tiling.cpp:43 VARIABLE localB LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME localB_1_U SOURCE SA_tiling/src/mmult_tiling.cpp:43 VARIABLE localB_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME localB_2_U SOURCE SA_tiling/src/mmult_tiling.cpp:43 VARIABLE localB_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME localB_3_U SOURCE SA_tiling/src/mmult_tiling.cpp:43 VARIABLE localB_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME localB_4_U SOURCE SA_tiling/src/mmult_tiling.cpp:43 VARIABLE localB_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME localB_5_U SOURCE SA_tiling/src/mmult_tiling.cpp:43 VARIABLE localB_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME localB_6_U SOURCE SA_tiling/src/mmult_tiling.cpp:43 VARIABLE localB_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME localB_7_U SOURCE SA_tiling/src/mmult_tiling.cpp:43 VARIABLE localB_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME localB_8_U SOURCE SA_tiling/src/mmult_tiling.cpp:43 VARIABLE localB_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME localB_9_U SOURCE SA_tiling/src/mmult_tiling.cpp:43 VARIABLE localB_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME localB_10_U SOURCE SA_tiling/src/mmult_tiling.cpp:43 VARIABLE localB_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME localB_11_U SOURCE SA_tiling/src/mmult_tiling.cpp:43 VARIABLE localB_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME localB_12_U SOURCE SA_tiling/src/mmult_tiling.cpp:43 VARIABLE localB_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME localB_13_U SOURCE SA_tiling/src/mmult_tiling.cpp:43 VARIABLE localB_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME localB_14_U SOURCE SA_tiling/src/mmult_tiling.cpp:43 VARIABLE localB_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME localB_15_U SOURCE SA_tiling/src/mmult_tiling.cpp:43 VARIABLE localB_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME localB_16_U SOURCE SA_tiling/src/mmult_tiling.cpp:43 VARIABLE localB_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME localB_17_U SOURCE SA_tiling/src/mmult_tiling.cpp:43 VARIABLE localB_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME localB_18_U SOURCE SA_tiling/src/mmult_tiling.cpp:43 VARIABLE localB_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME localB_19_U SOURCE SA_tiling/src/mmult_tiling.cpp:43 VARIABLE localB_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME localB_20_U SOURCE SA_tiling/src/mmult_tiling.cpp:43 VARIABLE localB_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME localB_21_U SOURCE SA_tiling/src/mmult_tiling.cpp:43 VARIABLE localB_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME localB_22_U SOURCE SA_tiling/src/mmult_tiling.cpp:43 VARIABLE localB_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME localB_23_U SOURCE SA_tiling/src/mmult_tiling.cpp:43 VARIABLE localB_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME localB_24_U SOURCE SA_tiling/src/mmult_tiling.cpp:43 VARIABLE localB_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME localB_25_U SOURCE SA_tiling/src/mmult_tiling.cpp:43 VARIABLE localB_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME localB_26_U SOURCE SA_tiling/src/mmult_tiling.cpp:43 VARIABLE localB_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME localB_27_U SOURCE SA_tiling/src/mmult_tiling.cpp:43 VARIABLE localB_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME localB_28_U SOURCE SA_tiling/src/mmult_tiling.cpp:43 VARIABLE localB_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME localB_29_U SOURCE SA_tiling/src/mmult_tiling.cpp:43 VARIABLE localB_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME localB_30_U SOURCE SA_tiling/src/mmult_tiling.cpp:43 VARIABLE localB_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME localB_31_U SOURCE SA_tiling/src/mmult_tiling.cpp:43 VARIABLE localB_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U4597 SOURCE {} VARIABLE mul LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U4598 SOURCE {} VARIABLE mul56 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U4599 SOURCE {} VARIABLE mul234 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}}} AREA {DSP 777 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 5.42 seconds. CPU system time: 0.04 seconds. Elapsed time: 5.46 seconds; current allocated memory: 1.444 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for mmult.
INFO: [VLOG 209-307] Generating Verilog RTL for mmult.
Execute       syn_report -model mmult -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 174.27 sec.
Command   csynth_design done; 369.35 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 366.52 seconds. CPU system time: 3.26 seconds. Elapsed time: 369.35 seconds; current allocated memory: -17.102 MB.
Command ap_source done; 372.43 sec.
Execute cleanup_all 
Command cleanup_all done; 0.5 sec.
INFO-FLOW: Workspace /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1 opened at Tue Dec 24 09:47:55 EST 2024
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcu50-fsvh2104-2-e 
Execute       create_platform xcu50-fsvh2104-2-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
Command       create_platform done; 2.95 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.1 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 3.12 sec.
Execute   set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
Execute     create_platform xcu50-fsvh2104-2-e -board  
Execute     source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.11 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute     source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult.rtl_wrap.cfg.tcl 
Execute     source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult.tbgen.tcl 
Execute     source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult.tbgen.tcl 
Execute     source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult.tbgen.tcl 
Execute     source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/src/mmultTester.cpp /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/./sim/autowrap/testbench/mmultTester.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/./sim/autowrap/testbench/mmultTester.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/./sim/autowrap/testbench/mmultTester.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 0.33 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: TB processing: /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/src/mmult_tiling.cpp /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/./sim/autowrap/testbench/mmult_tiling.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/./sim/autowrap/testbench/mmult_tiling.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/./sim/autowrap/testbench/mmult_tiling.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 0.26 sec.
Execute     source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult.rtl_wrap.cfg.tcl 
Execute     source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult.rtl_wrap.cfg.tcl 
Execute     source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult.rtl_wrap.cfg.tcl 
Execute     source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult.tbgen.tcl 
Execute     source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult.tbgen.tcl 
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.16 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult.tbgen.tcl 
Execute     source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult.tbgen.tcl 
Execute     source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult.tbgen.tcl 
Execute     source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult.tbgen.tcl 
Execute     source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult.tbgen.tcl 
Execute     source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult.tbgen.tcl 
Execute     source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult.tbgen.tcl 
Execute     source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult.tbgen.tcl 
Execute     source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult.tbgen.tcl 
Execute     source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult.tbgen.tcl 
Execute     source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult.tbgen.tcl 
Execute     source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult.tbgen.tcl 
Execute     source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult.tbgen.tcl 
Execute     source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult.tbgen.tcl 
Execute     source /home/ubuntu/Desktop/2024_Fall_NTU_AAHLS_SP/LabB_Systolic_Array/Vitis_HLS/SA_tiling/solution1/.autopilot/db/mmult.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 32.27 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 41.92 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 123.75 seconds. CPU system time: 11.69 seconds. Elapsed time: 41.92 seconds; current allocated memory: -1020.461 MB.
Command ap_source done; 45.28 sec.
Execute cleanup_all 
