//conversion of JK flipflop to SR flipflop
module flipflopJK_to_SR(input clk,input reset,input S,R,
                    output reg Q,output Q_not);
 wire J,K;
 assign J=S;
 assign K=R;
 always @(posedge clk or posedge reset)
 begin
    if(reset)
        Q<=0;
    else if(~J&~K)
        Q<=Q;    
    else if(J&~K)
        Q<=1;
    else if(~J&K)
        Q<=0;
    else if(J&K)
        Q<=~Q;    
 end   
 assign Q_not=~Q;               
endmodule
