// Seed: 2035005271
module module_0;
  assign id_1 = 1;
endmodule
module module_1 (
    input  wand id_0,
    input  tri  id_1,
    output tri1 id_2
);
  wire id_4;
  wire id_5;
  wire id_6;
  logic [7:0] id_7, id_8;
  module_0();
  wire id_9;
  wire id_10;
  genvar id_11;
  id_12(
      .id_0(1), .id_1(id_0), .id_2(id_5), .id_3(1), .id_4(1'b0 - 1), .id_5(id_7[1])
  );
endmodule
