# verilog
Verilog Developments 

`__lab__`  for small elements/projects
