#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xcf97b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xcf9940 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xcec2d0 .functor NOT 1, L_0xd46fb0, C4<0>, C4<0>, C4<0>;
L_0xd46d90 .functor XOR 2, L_0xd46c30, L_0xd46cf0, C4<00>, C4<00>;
L_0xd46ea0 .functor XOR 2, L_0xd46d90, L_0xd46e00, C4<00>, C4<00>;
v0xd42950_0 .net *"_ivl_10", 1 0, L_0xd46e00;  1 drivers
v0xd42a50_0 .net *"_ivl_12", 1 0, L_0xd46ea0;  1 drivers
v0xd42b30_0 .net *"_ivl_2", 1 0, L_0xd45d10;  1 drivers
v0xd42bf0_0 .net *"_ivl_4", 1 0, L_0xd46c30;  1 drivers
v0xd42cd0_0 .net *"_ivl_6", 1 0, L_0xd46cf0;  1 drivers
v0xd42e00_0 .net *"_ivl_8", 1 0, L_0xd46d90;  1 drivers
v0xd42ee0_0 .net "a", 0 0, v0xd3fb60_0;  1 drivers
v0xd42f80_0 .net "b", 0 0, v0xd3fc00_0;  1 drivers
v0xd43020_0 .net "c", 0 0, v0xd3fca0_0;  1 drivers
v0xd430c0_0 .var "clk", 0 0;
v0xd43160_0 .net "d", 0 0, v0xd3fde0_0;  1 drivers
v0xd43200_0 .net "out_pos_dut", 0 0, L_0xd469b0;  1 drivers
v0xd432a0_0 .net "out_pos_ref", 0 0, L_0xd447d0;  1 drivers
v0xd43340_0 .net "out_sop_dut", 0 0, L_0xd45730;  1 drivers
v0xd433e0_0 .net "out_sop_ref", 0 0, L_0xd1a310;  1 drivers
v0xd43480_0 .var/2u "stats1", 223 0;
v0xd43520_0 .var/2u "strobe", 0 0;
v0xd435c0_0 .net "tb_match", 0 0, L_0xd46fb0;  1 drivers
v0xd43690_0 .net "tb_mismatch", 0 0, L_0xcec2d0;  1 drivers
v0xd43730_0 .net "wavedrom_enable", 0 0, v0xd400b0_0;  1 drivers
v0xd43800_0 .net "wavedrom_title", 511 0, v0xd40150_0;  1 drivers
L_0xd45d10 .concat [ 1 1 0 0], L_0xd447d0, L_0xd1a310;
L_0xd46c30 .concat [ 1 1 0 0], L_0xd447d0, L_0xd1a310;
L_0xd46cf0 .concat [ 1 1 0 0], L_0xd469b0, L_0xd45730;
L_0xd46e00 .concat [ 1 1 0 0], L_0xd447d0, L_0xd1a310;
L_0xd46fb0 .cmp/eeq 2, L_0xd45d10, L_0xd46ea0;
S_0xcf9ad0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xcf9940;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xcec6b0 .functor AND 1, v0xd3fca0_0, v0xd3fde0_0, C4<1>, C4<1>;
L_0xceca90 .functor NOT 1, v0xd3fb60_0, C4<0>, C4<0>, C4<0>;
L_0xcece70 .functor NOT 1, v0xd3fc00_0, C4<0>, C4<0>, C4<0>;
L_0xced0f0 .functor AND 1, L_0xceca90, L_0xcece70, C4<1>, C4<1>;
L_0xd04340 .functor AND 1, L_0xced0f0, v0xd3fca0_0, C4<1>, C4<1>;
L_0xd1a310 .functor OR 1, L_0xcec6b0, L_0xd04340, C4<0>, C4<0>;
L_0xd43c50 .functor NOT 1, v0xd3fc00_0, C4<0>, C4<0>, C4<0>;
L_0xd43cc0 .functor OR 1, L_0xd43c50, v0xd3fde0_0, C4<0>, C4<0>;
L_0xd43dd0 .functor AND 1, v0xd3fca0_0, L_0xd43cc0, C4<1>, C4<1>;
L_0xd43e90 .functor NOT 1, v0xd3fb60_0, C4<0>, C4<0>, C4<0>;
L_0xd43f60 .functor OR 1, L_0xd43e90, v0xd3fc00_0, C4<0>, C4<0>;
L_0xd43fd0 .functor AND 1, L_0xd43dd0, L_0xd43f60, C4<1>, C4<1>;
L_0xd44150 .functor NOT 1, v0xd3fc00_0, C4<0>, C4<0>, C4<0>;
L_0xd441c0 .functor OR 1, L_0xd44150, v0xd3fde0_0, C4<0>, C4<0>;
L_0xd440e0 .functor AND 1, v0xd3fca0_0, L_0xd441c0, C4<1>, C4<1>;
L_0xd44350 .functor NOT 1, v0xd3fb60_0, C4<0>, C4<0>, C4<0>;
L_0xd44450 .functor OR 1, L_0xd44350, v0xd3fde0_0, C4<0>, C4<0>;
L_0xd44510 .functor AND 1, L_0xd440e0, L_0xd44450, C4<1>, C4<1>;
L_0xd446c0 .functor XNOR 1, L_0xd43fd0, L_0xd44510, C4<0>, C4<0>;
v0xcebc00_0 .net *"_ivl_0", 0 0, L_0xcec6b0;  1 drivers
v0xcec000_0 .net *"_ivl_12", 0 0, L_0xd43c50;  1 drivers
v0xcec3e0_0 .net *"_ivl_14", 0 0, L_0xd43cc0;  1 drivers
v0xcec7c0_0 .net *"_ivl_16", 0 0, L_0xd43dd0;  1 drivers
v0xcecba0_0 .net *"_ivl_18", 0 0, L_0xd43e90;  1 drivers
v0xcecf80_0 .net *"_ivl_2", 0 0, L_0xceca90;  1 drivers
v0xced200_0 .net *"_ivl_20", 0 0, L_0xd43f60;  1 drivers
v0xd3e0d0_0 .net *"_ivl_24", 0 0, L_0xd44150;  1 drivers
v0xd3e1b0_0 .net *"_ivl_26", 0 0, L_0xd441c0;  1 drivers
v0xd3e290_0 .net *"_ivl_28", 0 0, L_0xd440e0;  1 drivers
v0xd3e370_0 .net *"_ivl_30", 0 0, L_0xd44350;  1 drivers
v0xd3e450_0 .net *"_ivl_32", 0 0, L_0xd44450;  1 drivers
v0xd3e530_0 .net *"_ivl_36", 0 0, L_0xd446c0;  1 drivers
L_0x7f8c27258018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xd3e5f0_0 .net *"_ivl_38", 0 0, L_0x7f8c27258018;  1 drivers
v0xd3e6d0_0 .net *"_ivl_4", 0 0, L_0xcece70;  1 drivers
v0xd3e7b0_0 .net *"_ivl_6", 0 0, L_0xced0f0;  1 drivers
v0xd3e890_0 .net *"_ivl_8", 0 0, L_0xd04340;  1 drivers
v0xd3e970_0 .net "a", 0 0, v0xd3fb60_0;  alias, 1 drivers
v0xd3ea30_0 .net "b", 0 0, v0xd3fc00_0;  alias, 1 drivers
v0xd3eaf0_0 .net "c", 0 0, v0xd3fca0_0;  alias, 1 drivers
v0xd3ebb0_0 .net "d", 0 0, v0xd3fde0_0;  alias, 1 drivers
v0xd3ec70_0 .net "out_pos", 0 0, L_0xd447d0;  alias, 1 drivers
v0xd3ed30_0 .net "out_sop", 0 0, L_0xd1a310;  alias, 1 drivers
v0xd3edf0_0 .net "pos0", 0 0, L_0xd43fd0;  1 drivers
v0xd3eeb0_0 .net "pos1", 0 0, L_0xd44510;  1 drivers
L_0xd447d0 .functor MUXZ 1, L_0x7f8c27258018, L_0xd43fd0, L_0xd446c0, C4<>;
S_0xd3f030 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xcf9940;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xd3fb60_0 .var "a", 0 0;
v0xd3fc00_0 .var "b", 0 0;
v0xd3fca0_0 .var "c", 0 0;
v0xd3fd40_0 .net "clk", 0 0, v0xd430c0_0;  1 drivers
v0xd3fde0_0 .var "d", 0 0;
v0xd3fed0_0 .var/2u "fail", 0 0;
v0xd3ff70_0 .var/2u "fail1", 0 0;
v0xd40010_0 .net "tb_match", 0 0, L_0xd46fb0;  alias, 1 drivers
v0xd400b0_0 .var "wavedrom_enable", 0 0;
v0xd40150_0 .var "wavedrom_title", 511 0;
E_0xcf8120/0 .event negedge, v0xd3fd40_0;
E_0xcf8120/1 .event posedge, v0xd3fd40_0;
E_0xcf8120 .event/or E_0xcf8120/0, E_0xcf8120/1;
S_0xd3f360 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xd3f030;
 .timescale -12 -12;
v0xd3f5a0_0 .var/2s "i", 31 0;
E_0xcf7fc0 .event posedge, v0xd3fd40_0;
S_0xd3f6a0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xd3f030;
 .timescale -12 -12;
v0xd3f8a0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xd3f980 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xd3f030;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xd40330 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xcf9940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xd44980 .functor NOT 1, v0xd3fb60_0, C4<0>, C4<0>, C4<0>;
L_0xd44a10 .functor NOT 1, v0xd3fc00_0, C4<0>, C4<0>, C4<0>;
L_0xd44bb0 .functor AND 1, L_0xd44980, L_0xd44a10, C4<1>, C4<1>;
L_0xd44cc0 .functor NOT 1, v0xd3fca0_0, C4<0>, C4<0>, C4<0>;
L_0xd44e70 .functor AND 1, L_0xd44bb0, L_0xd44cc0, C4<1>, C4<1>;
L_0xd44f80 .functor AND 1, L_0xd44e70, v0xd3fde0_0, C4<1>, C4<1>;
L_0xd45190 .functor AND 1, v0xd3fb60_0, v0xd3fc00_0, C4<1>, C4<1>;
L_0xd45310 .functor AND 1, L_0xd45190, v0xd3fca0_0, C4<1>, C4<1>;
L_0xd45420 .functor NOT 1, v0xd3fde0_0, C4<0>, C4<0>, C4<0>;
L_0xd45490 .functor AND 1, L_0xd45310, L_0xd45420, C4<1>, C4<1>;
L_0xd45600 .functor OR 1, L_0xd44f80, L_0xd45490, C4<0>, C4<0>;
L_0xd456c0 .functor AND 1, v0xd3fb60_0, v0xd3fc00_0, C4<1>, C4<1>;
L_0xd457a0 .functor AND 1, L_0xd456c0, v0xd3fca0_0, C4<1>, C4<1>;
L_0xd45860 .functor AND 1, L_0xd457a0, v0xd3fde0_0, C4<1>, C4<1>;
L_0xd45730 .functor OR 1, L_0xd45600, L_0xd45860, C4<0>, C4<0>;
L_0xd45a90 .functor NOT 1, v0xd3fb60_0, C4<0>, C4<0>, C4<0>;
L_0xd45b90 .functor NOT 1, v0xd3fc00_0, C4<0>, C4<0>, C4<0>;
L_0xd45c00 .functor OR 1, L_0xd45a90, L_0xd45b90, C4<0>, C4<0>;
L_0xd45db0 .functor NOT 1, v0xd3fca0_0, C4<0>, C4<0>, C4<0>;
L_0xd45e20 .functor OR 1, L_0xd45c00, L_0xd45db0, C4<0>, C4<0>;
L_0xd45fe0 .functor OR 1, L_0xd45e20, v0xd3fde0_0, C4<0>, C4<0>;
L_0xd460a0 .functor OR 1, v0xd3fb60_0, v0xd3fc00_0, C4<0>, C4<0>;
L_0xd461d0 .functor OR 1, L_0xd460a0, v0xd3fca0_0, C4<0>, C4<0>;
L_0xd46290 .functor NOT 1, v0xd3fde0_0, C4<0>, C4<0>, C4<0>;
L_0xd463d0 .functor OR 1, L_0xd461d0, L_0xd46290, C4<0>, C4<0>;
L_0xd464e0 .functor AND 1, L_0xd45fe0, L_0xd463d0, C4<1>, C4<1>;
L_0xd466d0 .functor OR 1, v0xd3fb60_0, v0xd3fc00_0, C4<0>, C4<0>;
L_0xd46740 .functor OR 1, L_0xd466d0, v0xd3fca0_0, C4<0>, C4<0>;
L_0xd468f0 .functor OR 1, L_0xd46740, v0xd3fde0_0, C4<0>, C4<0>;
L_0xd469b0 .functor AND 1, L_0xd464e0, L_0xd468f0, C4<1>, C4<1>;
v0xd404f0_0 .net *"_ivl_0", 0 0, L_0xd44980;  1 drivers
v0xd405d0_0 .net *"_ivl_10", 0 0, L_0xd44f80;  1 drivers
v0xd406b0_0 .net *"_ivl_12", 0 0, L_0xd45190;  1 drivers
v0xd407a0_0 .net *"_ivl_14", 0 0, L_0xd45310;  1 drivers
v0xd40880_0 .net *"_ivl_16", 0 0, L_0xd45420;  1 drivers
v0xd409b0_0 .net *"_ivl_18", 0 0, L_0xd45490;  1 drivers
v0xd40a90_0 .net *"_ivl_2", 0 0, L_0xd44a10;  1 drivers
v0xd40b70_0 .net *"_ivl_20", 0 0, L_0xd45600;  1 drivers
v0xd40c50_0 .net *"_ivl_22", 0 0, L_0xd456c0;  1 drivers
v0xd40dc0_0 .net *"_ivl_24", 0 0, L_0xd457a0;  1 drivers
v0xd40ea0_0 .net *"_ivl_26", 0 0, L_0xd45860;  1 drivers
v0xd40f80_0 .net *"_ivl_30", 0 0, L_0xd45a90;  1 drivers
v0xd41060_0 .net *"_ivl_32", 0 0, L_0xd45b90;  1 drivers
v0xd41140_0 .net *"_ivl_34", 0 0, L_0xd45c00;  1 drivers
v0xd41220_0 .net *"_ivl_36", 0 0, L_0xd45db0;  1 drivers
v0xd41300_0 .net *"_ivl_38", 0 0, L_0xd45e20;  1 drivers
v0xd413e0_0 .net *"_ivl_4", 0 0, L_0xd44bb0;  1 drivers
v0xd415d0_0 .net *"_ivl_40", 0 0, L_0xd45fe0;  1 drivers
v0xd416b0_0 .net *"_ivl_42", 0 0, L_0xd460a0;  1 drivers
v0xd41790_0 .net *"_ivl_44", 0 0, L_0xd461d0;  1 drivers
v0xd41870_0 .net *"_ivl_46", 0 0, L_0xd46290;  1 drivers
v0xd41950_0 .net *"_ivl_48", 0 0, L_0xd463d0;  1 drivers
v0xd41a30_0 .net *"_ivl_50", 0 0, L_0xd464e0;  1 drivers
v0xd41b10_0 .net *"_ivl_52", 0 0, L_0xd466d0;  1 drivers
v0xd41bf0_0 .net *"_ivl_54", 0 0, L_0xd46740;  1 drivers
v0xd41cd0_0 .net *"_ivl_56", 0 0, L_0xd468f0;  1 drivers
v0xd41db0_0 .net *"_ivl_6", 0 0, L_0xd44cc0;  1 drivers
v0xd41e90_0 .net *"_ivl_8", 0 0, L_0xd44e70;  1 drivers
v0xd41f70_0 .net "a", 0 0, v0xd3fb60_0;  alias, 1 drivers
v0xd42010_0 .net "b", 0 0, v0xd3fc00_0;  alias, 1 drivers
v0xd42100_0 .net "c", 0 0, v0xd3fca0_0;  alias, 1 drivers
v0xd421f0_0 .net "d", 0 0, v0xd3fde0_0;  alias, 1 drivers
v0xd422e0_0 .net "out_pos", 0 0, L_0xd469b0;  alias, 1 drivers
v0xd425b0_0 .net "out_sop", 0 0, L_0xd45730;  alias, 1 drivers
S_0xd42730 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xcf9940;
 .timescale -12 -12;
E_0xce19f0 .event anyedge, v0xd43520_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xd43520_0;
    %nor/r;
    %assign/vec4 v0xd43520_0, 0;
    %wait E_0xce19f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xd3f030;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd3fed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd3ff70_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xd3f030;
T_4 ;
    %wait E_0xcf8120;
    %load/vec4 v0xd40010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xd3fed0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xd3f030;
T_5 ;
    %wait E_0xcf7fc0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd3fde0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd3fca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd3fc00_0, 0;
    %assign/vec4 v0xd3fb60_0, 0;
    %wait E_0xcf7fc0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd3fde0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd3fca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd3fc00_0, 0;
    %assign/vec4 v0xd3fb60_0, 0;
    %wait E_0xcf7fc0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd3fde0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd3fca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd3fc00_0, 0;
    %assign/vec4 v0xd3fb60_0, 0;
    %wait E_0xcf7fc0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd3fde0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd3fca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd3fc00_0, 0;
    %assign/vec4 v0xd3fb60_0, 0;
    %wait E_0xcf7fc0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd3fde0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd3fca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd3fc00_0, 0;
    %assign/vec4 v0xd3fb60_0, 0;
    %wait E_0xcf7fc0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd3fde0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd3fca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd3fc00_0, 0;
    %assign/vec4 v0xd3fb60_0, 0;
    %wait E_0xcf7fc0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd3fde0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd3fca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd3fc00_0, 0;
    %assign/vec4 v0xd3fb60_0, 0;
    %wait E_0xcf7fc0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd3fde0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd3fca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd3fc00_0, 0;
    %assign/vec4 v0xd3fb60_0, 0;
    %wait E_0xcf7fc0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd3fde0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd3fca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd3fc00_0, 0;
    %assign/vec4 v0xd3fb60_0, 0;
    %wait E_0xcf7fc0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd3fde0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd3fca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd3fc00_0, 0;
    %assign/vec4 v0xd3fb60_0, 0;
    %wait E_0xcf7fc0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd3fde0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd3fca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd3fc00_0, 0;
    %assign/vec4 v0xd3fb60_0, 0;
    %wait E_0xcf7fc0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xd3fde0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd3fca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd3fc00_0, 0;
    %assign/vec4 v0xd3fb60_0, 0;
    %wait E_0xcf7fc0;
    %load/vec4 v0xd3fed0_0;
    %store/vec4 v0xd3ff70_0, 0, 1;
    %fork t_1, S_0xd3f360;
    %jmp t_0;
    .scope S_0xd3f360;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xd3f5a0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xd3f5a0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xcf7fc0;
    %load/vec4 v0xd3f5a0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xd3fde0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd3fca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd3fc00_0, 0;
    %assign/vec4 v0xd3fb60_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd3f5a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xd3f5a0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xd3f030;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xcf8120;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xd3fde0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd3fca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xd3fc00_0, 0;
    %assign/vec4 v0xd3fb60_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xd3fed0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xd3ff70_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xcf9940;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd430c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xd43520_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xcf9940;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xd430c0_0;
    %inv;
    %store/vec4 v0xd430c0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xcf9940;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xd3fd40_0, v0xd43690_0, v0xd42ee0_0, v0xd42f80_0, v0xd43020_0, v0xd43160_0, v0xd433e0_0, v0xd43340_0, v0xd432a0_0, v0xd43200_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xcf9940;
T_9 ;
    %load/vec4 v0xd43480_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xd43480_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xd43480_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xd43480_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xd43480_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xd43480_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xd43480_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xd43480_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xd43480_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xd43480_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xcf9940;
T_10 ;
    %wait E_0xcf8120;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd43480_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd43480_0, 4, 32;
    %load/vec4 v0xd435c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xd43480_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd43480_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xd43480_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd43480_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xd433e0_0;
    %load/vec4 v0xd433e0_0;
    %load/vec4 v0xd43340_0;
    %xor;
    %load/vec4 v0xd433e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xd43480_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd43480_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xd43480_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd43480_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xd432a0_0;
    %load/vec4 v0xd432a0_0;
    %load/vec4 v0xd43200_0;
    %xor;
    %load/vec4 v0xd432a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xd43480_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd43480_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xd43480_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xd43480_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/ece241_2013_q2/iter0/response54/top_module.sv";
