<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2015.4 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="10" Path="/mnt/seagate/Development/FPGA/MB_LED/MB_LED.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="7a48fc94b6d24c358a53ff8d03fc734a"/>
    <Option Name="Part" Val="xc7a100tcsg324-1"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="CompiledLibDirModelSim" Val="$PCACHEDIR/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="$PCACHEDIR/compile_simlib/questa"/>
    <Option Name="CompiledLibDirIES" Val="$PCACHEDIR/compile_simlib/ies"/>
    <Option Name="CompiledLibDirVCS" Val="$PCACHEDIR/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="$PCACHEDIR/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="$PCACHEDIR/compile_simlib/activehdl"/>
    <Option Name="TargetLanguage" Val="VHDL"/>
    <Option Name="BoardPart" Val=""/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../IP_Repository"/>
    <Option Name="EnableCoreContainer" Val="TRUE"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PPRDIR/MB_LED.ip_user_files"/>
    <Option Name="IPStaticSourceDir" Val="$PPRDIR/MB_LED.ip_user_files/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/bd/design_gpio_led/design_gpio_led.bd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="design_gpio_led.bd" FileRelPathName="ip/design_gpio_led_axi_lite_LFSR_PRNG_0_0/design_gpio_led_axi_lite_LFSR_PRNG_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="design_gpio_led.bd" FileRelPathName="ip/design_gpio_led_util_vector_logic_1_0/design_gpio_led_util_vector_logic_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="design_gpio_led.bd" FileRelPathName="ip/design_gpio_led_util_vector_logic_0_0/design_gpio_led_util_vector_logic_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="design_gpio_led.bd" FileRelPathName="ip/design_gpio_led_xbar_0/design_gpio_led_xbar_0.xci"/>
        <CompFileExtendedInfo CompFileName="design_gpio_led.bd" FileRelPathName="ip/design_gpio_led_axi_gpio_0_0/design_gpio_led_axi_gpio_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="design_gpio_led.bd" FileRelPathName="ip/design_gpio_led_rst_clk_wiz_1_100M_0/design_gpio_led_rst_clk_wiz_1_100M_0.xci"/>
        <CompFileExtendedInfo CompFileName="design_gpio_led.bd" FileRelPathName="ip/design_gpio_led_clk_wiz_1_0/design_gpio_led_clk_wiz_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="design_gpio_led.bd" FileRelPathName="ip/design_gpio_led_mdm_1_0/design_gpio_led_mdm_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="design_gpio_led.bd" FileRelPathName="ip/design_gpio_led_microblaze_0_axi_periph_0/design_gpio_led_microblaze_0_axi_periph_0.xci"/>
        <CompFileExtendedInfo CompFileName="design_gpio_led.bd" FileRelPathName="ip/design_gpio_led_ilmb_v10_0/design_gpio_led_ilmb_v10_0.xci"/>
        <CompFileExtendedInfo CompFileName="design_gpio_led.bd" FileRelPathName="ip/design_gpio_led_ilmb_bram_if_cntlr_0/design_gpio_led_ilmb_bram_if_cntlr_0.xci"/>
        <CompFileExtendedInfo CompFileName="design_gpio_led.bd" FileRelPathName="ip/design_gpio_led_lmb_bram_0/design_gpio_led_lmb_bram_0.xci"/>
        <CompFileExtendedInfo CompFileName="design_gpio_led.bd" FileRelPathName="ip/design_gpio_led_microblaze_0_0/design_gpio_led_microblaze_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="design_gpio_led.bd" FileRelPathName="ip/design_gpio_led_dlmb_v10_0/design_gpio_led_dlmb_v10_0.xci"/>
        <CompFileExtendedInfo CompFileName="design_gpio_led.bd" FileRelPathName="ip/design_gpio_led_dlmb_bram_if_cntlr_0/design_gpio_led_dlmb_bram_if_cntlr_0.xci"/>
        <CompFileExtendedInfo CompFileName="design_gpio_led.bd" FileRelPathName="hw_handoff/design_gpio_led.hwh"/>
        <CompFileExtendedInfo CompFileName="design_gpio_led.bd" FileRelPathName="design_gpio_led_ooc.xdc"/>
        <CompFileExtendedInfo CompFileName="design_gpio_led.bd" FileRelPathName="design_gpio_led.bmm"/>
        <CompFileExtendedInfo CompFileName="design_gpio_led.bd" FileRelPathName="hdl/design_gpio_led.vhd"/>
        <CompFileExtendedInfo CompFileName="design_gpio_led.bd" FileRelPathName="hw_handoff/design_gpio_led_bd.tcl"/>
        <CompFileExtendedInfo CompFileName="design_gpio_led.bd" FileRelPathName="hdl/design_gpio_led.hwdef"/>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/design_gpio_led/hdl/design_gpio_led_wrapper.vhd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ip/axi_lite_LFSR_PRNG_0/axi_lite_LFSR_PRNG_0.upgrade_log"/>
      <File Path="$PSRCDIR/sources_1/bd/design_gpio_led/ip/design_gpio_led_axi_lite_LFSR_PRNG_0_0/design_gpio_led_axi_lite_LFSR_PRNG_0_0.upgrade_log"/>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="design_gpio_led_wrapper"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/imports/Nexys 4 DDR/Nexys4DDR_Master.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../Documents/Nexys 4 DDR/Nexys4DDR_Master.xdc"/>
          <Attr Name="ImportTime" Val="1418224684"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="design_gpio_led_wrapper"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
    <FileSet Name="lite_slv_LFSR_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/lite_slv_LFSR_0">
      <File Path="$PSRCDIR/sources_1/ip/lite_slv_LFSR_0/lite_slv_LFSR_0.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="lite_slv_LFSR_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="axi_lite_LFSR_PRNG_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/axi_lite_LFSR_PRNG_0">
      <File Path="$PSRCDIR/sources_1/ip/axi_lite_LFSR_PRNG_0.xcix">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/ip/axi_lite_LFSR_PRNG_0/axi_lite_LFSR_PRNG_0.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="axi_lite_LFSR_PRNG_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="10">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7a100tcsg324-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current" Dir="$PRUNDIR/synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="lite_slv_LFSR_0_synth_1" Type="Ft3:Synth" SrcSet="lite_slv_LFSR_0" Part="xc7a100tcsg324-1" ConstrsSet="lite_slv_LFSR_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/lite_slv_LFSR_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="axi_lite_LFSR_PRNG_0_synth_1" Type="Ft3:Synth" SrcSet="axi_lite_LFSR_PRNG_0" Part="xc7a100tcsg324-1" ConstrsSet="axi_lite_LFSR_PRNG_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/axi_lite_LFSR_PRNG_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7a100tcsg324-1" ConstrsSet="constrs_1" Description="Vivado Implementation Defaults" State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="lite_slv_LFSR_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tcsg324-1" ConstrsSet="lite_slv_LFSR_0" Description="Vivado Implementation Defaults" SynthRun="lite_slv_LFSR_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
    <Run Id="axi_lite_LFSR_PRNG_0_impl_1" Type="Ft2:EntireDesign" Part="xc7a100tcsg324-1" ConstrsSet="axi_lite_LFSR_PRNG_0" Description="Vivado Implementation Defaults" SynthRun="axi_lite_LFSR_PRNG_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015">
          <Desc>Vivado Implementation Defaults</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
  </Runs>
</Project>
