

================================================================
== Vitis HLS Report for 'nnlayer'
================================================================
* Date:           Sun Apr 10 01:24:55 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        HLS_Project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.510 ns|     1.25 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   | min |   max  |   Type  |
    +---------+---------+-----------+----------+-----+--------+---------+
    |        3|   117597|  30.000 ns|  1.176 ms|    4|  117598|       no|
    +---------+---------+-----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+----------------------------------+---------+---------+-----------+----------+-----+-------+---------+
        |                                              |                                  |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
        |                   Instance                   |              Module              |   min   |   max   |    min    |    max   | min |  max  |   Type  |
        +----------------------------------------------+----------------------------------+---------+---------+-----------+----------+-----+-------+---------+
        |grp_nnlayer_Pipeline_VITIS_LOOP_88_1_fu_5517  |nnlayer_Pipeline_VITIS_LOOP_88_1  |        2|    65537|  20.000 ns|  0.655 ms|    2|  65537|       no|
        |grp_nnlayer_Pipeline_VITIS_LOOP_46_1_fu_5527  |nnlayer_Pipeline_VITIS_LOOP_46_1  |        2|      258|  20.000 ns|  2.580 us|    2|    258|       no|
        |grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535  |nnlayer_Pipeline_VITIS_LOOP_16_1  |        2|      257|  20.000 ns|  2.570 us|    2|    257|       no|
        +----------------------------------------------+----------------------------------+---------+---------+-----------+----------+-----+-------+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_95_1   |        0|    33660|       132|          -|          -|  0 ~ 255|        no|
        |- VITIS_LOOP_30_1   |        0|     7905|        31|          -|          -|  0 ~ 255|        no|
        |- VITIS_LOOP_53_2   |        0|    10200|   10 ~ 40|          -|          -|  0 ~ 255|        no|
        |- VITIS_LOOP_78_3   |     7936|     7936|        62|          -|          -|      128|        no|
        |- VITIS_LOOP_119_1  |        0|      765|         3|          -|          -|  0 ~ 255|        no|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|  128|       -|      -|    -|
|Expression       |        -|    -|       0|    811|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |      129|    5|   17409|  20479|    -|
|Memory           |        2|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|   6661|    -|
|Register         |        -|    -|    3910|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      131|  133|   21319|  27951|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       46|   60|      20|     52|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------+----------------------------------+---------+----+-------+-------+-----+
    |                   Instance                   |              Module              | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +----------------------------------------------+----------------------------------+---------+----+-------+-------+-----+
    |control_s_axi_U                               |control_s_axi                     |      129|   0|  16031|  17312|    0|
    |mul_24s_26ns_50_1_1_U137                      |mul_24s_26ns_50_1_1               |        0|   2|      0|     43|    0|
    |mul_32ns_26ns_42_1_1_U139                     |mul_32ns_26ns_42_1_1              |        0|   3|      0|     20|    0|
    |grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535  |nnlayer_Pipeline_VITIS_LOOP_16_1  |        0|   0|     18|   2112|    0|
    |grp_nnlayer_Pipeline_VITIS_LOOP_46_1_fu_5527  |nnlayer_Pipeline_VITIS_LOOP_46_1  |        0|   0|     38|    141|    0|
    |grp_nnlayer_Pipeline_VITIS_LOOP_88_1_fu_5517  |nnlayer_Pipeline_VITIS_LOOP_88_1  |        0|   0|     19|     66|    0|
    |sdiv_24ns_17s_24_28_seq_1_U141                |sdiv_24ns_17s_24_28_seq_1         |        0|   0|    298|    180|    0|
    |udiv_26ns_26s_26_30_seq_1_U138                |udiv_26ns_26s_26_30_seq_1         |        0|   0|    322|    194|    0|
    |udiv_56ns_56ns_16_60_seq_1_U140               |udiv_56ns_56ns_16_60_seq_1        |        0|   0|    683|    411|    0|
    +----------------------------------------------+----------------------------------+---------+----+-------+-------+-----+
    |Total                                         |                                  |      129|   5|  17409|  20479|    0|
    +----------------------------------------------+----------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    +-------------------------------------+--------------------------------+--------------+
    |               Instance              |             Module             |  Expression  |
    +-------------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_16s_24ns_24_4_1_U142  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U143  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U144  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U145  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U146  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U147  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U148  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U149  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U150  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U151  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U152  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U153  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U154  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U155  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U156  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U157  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U158  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U159  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U160  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U161  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U162  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U163  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U164  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U165  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U166  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U167  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U168  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U169  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U170  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U171  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U172  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U173  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U174  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U175  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U176  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U177  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U178  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U179  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U180  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U181  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U182  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U183  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U184  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U185  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U186  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U187  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U188  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U189  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U190  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U191  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U192  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U193  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U194  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U195  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U196  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U197  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U198  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U199  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U200  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U201  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U202  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U203  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U204  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U205  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U206  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U207  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U208  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U209  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U210  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U211  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U212  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U213  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U214  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U215  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U216  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U217  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U218  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U219  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U220  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U221  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U222  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U223  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U224  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U225  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U226  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U227  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U228  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U229  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U230  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U231  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U232  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U233  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U234  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U235  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U236  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U237  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U238  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U239  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U240  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U241  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U242  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U243  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U244  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U245  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U246  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U247  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U248  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U249  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U250  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U251  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U252  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U253  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U254  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U255  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U256  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U257  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U258  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U259  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U260  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U261  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U262  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U263  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U264  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U265  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U266  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U267  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U268  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U269  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    +-------------------------------------+--------------------------------+--------------+

    * Memory: 
    +--------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |          Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |output_V_U    |output_V_RAM_AUTO_1R1W    |        1|  0|   0|    0|   128|   16|     1|         2048|
    |resArray_V_U  |resArray_V_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   32|     1|         4096|
    +--------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                          |        2|  0|   0|    0|   256|   48|     2|         6144|
    +--------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+-----+------------+------------+
    |i_12_fu_9093_p2           |         +|   0|  0|   15|           8|           1|
    |i_13_fu_9387_p2           |         +|   0|  0|   15|           8|           1|
    |i_8_fu_9794_p2            |         +|   0|  0|   15|           8|           1|
    |i_9_fu_9564_p2            |         +|   0|  0|   15|           8|           1|
    |outNeurons_2_fu_6344_p2   |         +|   0|  0|   15|           8|           1|
    |ret_V_1_fu_9634_p2        |         +|   0|  0|   31|          24|          16|
    |ret_V_4_fu_9259_p2        |         +|   0|  0|   31|          24|          17|
    |ret_V_fu_9605_p2          |         +|   0|  0|   24|          17|           9|
    |sum_V_1_fu_9367_p2        |         +|   0|  0|   63|          56|          56|
    |ret_V_2_fu_9119_p2        |         -|   0|  0|   24|          17|          17|
    |ret_V_5_fu_9246_p2        |         -|   0|  0|   23|          16|          16|
    |sub_ln1201_1_fu_9217_p2   |         -|   0|  0|   23|           1|          16|
    |sub_ln1201_fu_9196_p2     |         -|   0|  0|   56|           1|          49|
    |sub_ln712_2_fu_9143_p2    |         -|   0|  0|   23|           1|          16|
    |sub_ln712_fu_9587_p2      |         -|   0|  0|   23|           1|          16|
    |x_V_fu_9130_p2            |         -|   0|  0|   23|          16|          16|
    |icmp_ln119_fu_9789_p2     |      icmp|   0|  0|   13|          16|          16|
    |icmp_ln1547_2_fu_9275_p2  |      icmp|   0|  0|   13|          16|           1|
    |icmp_ln1547_fu_9104_p2    |      icmp|   0|  0|   26|          56|           1|
    |icmp_ln1548_fu_9124_p2    |      icmp|   0|  0|   13|          17|          13|
    |icmp_ln30_fu_9559_p2      |      icmp|   0|  0|   13|          16|          16|
    |icmp_ln53_fu_9088_p2      |      icmp|   0|  0|   13|          16|          16|
    |icmp_ln78_fu_9381_p2      |      icmp|   0|  0|   11|           8|           9|
    |icmp_ln88_fu_5809_p2      |      icmp|   0|  0|   13|          16|           1|
    |icmp_ln95_fu_6339_p2      |      icmp|   0|  0|   13|          16|          16|
    |lshr_ln1201_fu_9302_p2    |      lshr|   0|  0|  100|          17|          32|
    |fixed_V_fu_9223_p3        |    select|   0|  0|   16|           1|          16|
    |select_ln1201_fu_9211_p3  |    select|   0|  0|   16|           1|          16|
    |select_ln7_fu_9149_p3     |    select|   0|  0|   16|           1|          16|
    |x_V_4_fu_9593_p3          |    select|   0|  0|   16|           1|          16|
    |shl_ln740_fu_9339_p2      |       shl|   0|  0|  100|          32|          32|
    +--------------------------+----------+----+---+-----+------------+------------+
    |Total                     |          |   0|  0|  811|         444|         466|
    +--------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------+------+-----------+-----+-----------+
    |         Name         |  LUT | Input Size| Bits| Total Bits|
    +----------------------+------+-----------+-----+-----------+
    |ap_NS_fsm             |  1455|        274|    1|        274|
    |i_10_fu_1966          |     9|          2|    8|         16|
    |i_1_fu_1954           |     9|          2|    8|         16|
    |i_3_fu_1950           |     9|          2|    8|         16|
    |i_fu_1962             |     9|          2|    8|         16|
    |outNeurons_fu_1946    |     9|          2|    8|         16|
    |output_0              |    25|          5|   16|         80|
    |output_0_ap_vld       |    14|          3|    1|          3|
    |output_1              |    25|          5|   16|         80|
    |output_10             |    25|          5|   16|         80|
    |output_100            |    25|          5|   16|         80|
    |output_100_ap_vld     |    14|          3|    1|          3|
    |output_101            |    25|          5|   16|         80|
    |output_101_ap_vld     |    14|          3|    1|          3|
    |output_102            |    25|          5|   16|         80|
    |output_102_ap_vld     |    14|          3|    1|          3|
    |output_103            |    25|          5|   16|         80|
    |output_103_ap_vld     |    14|          3|    1|          3|
    |output_104            |    25|          5|   16|         80|
    |output_104_ap_vld     |    14|          3|    1|          3|
    |output_105            |    25|          5|   16|         80|
    |output_105_ap_vld     |    14|          3|    1|          3|
    |output_106            |    25|          5|   16|         80|
    |output_106_ap_vld     |    14|          3|    1|          3|
    |output_107            |    25|          5|   16|         80|
    |output_107_ap_vld     |    14|          3|    1|          3|
    |output_108            |    25|          5|   16|         80|
    |output_108_ap_vld     |    14|          3|    1|          3|
    |output_109            |    25|          5|   16|         80|
    |output_109_ap_vld     |    14|          3|    1|          3|
    |output_10_ap_vld      |    14|          3|    1|          3|
    |output_11             |    25|          5|   16|         80|
    |output_110            |    25|          5|   16|         80|
    |output_110_ap_vld     |    14|          3|    1|          3|
    |output_111            |    25|          5|   16|         80|
    |output_111_ap_vld     |    14|          3|    1|          3|
    |output_112            |    25|          5|   16|         80|
    |output_112_ap_vld     |    14|          3|    1|          3|
    |output_113            |    25|          5|   16|         80|
    |output_113_ap_vld     |    14|          3|    1|          3|
    |output_114            |    25|          5|   16|         80|
    |output_114_ap_vld     |    14|          3|    1|          3|
    |output_115            |    25|          5|   16|         80|
    |output_115_ap_vld     |    14|          3|    1|          3|
    |output_116            |    25|          5|   16|         80|
    |output_116_ap_vld     |    14|          3|    1|          3|
    |output_117            |    25|          5|   16|         80|
    |output_117_ap_vld     |    14|          3|    1|          3|
    |output_118            |    25|          5|   16|         80|
    |output_118_ap_vld     |    14|          3|    1|          3|
    |output_119            |    25|          5|   16|         80|
    |output_119_ap_vld     |    14|          3|    1|          3|
    |output_11_ap_vld      |    14|          3|    1|          3|
    |output_12             |    25|          5|   16|         80|
    |output_120            |    25|          5|   16|         80|
    |output_120_ap_vld     |    14|          3|    1|          3|
    |output_121            |    25|          5|   16|         80|
    |output_121_ap_vld     |    14|          3|    1|          3|
    |output_122            |    25|          5|   16|         80|
    |output_122_ap_vld     |    14|          3|    1|          3|
    |output_123            |    25|          5|   16|         80|
    |output_123_ap_vld     |    14|          3|    1|          3|
    |output_124            |    25|          5|   16|         80|
    |output_124_ap_vld     |    14|          3|    1|          3|
    |output_125            |    25|          5|   16|         80|
    |output_125_ap_vld     |    14|          3|    1|          3|
    |output_126            |    25|          5|   16|         80|
    |output_126_ap_vld     |    14|          3|    1|          3|
    |output_127            |    25|          5|   16|         80|
    |output_127_ap_vld     |    14|          3|    1|          3|
    |output_12_ap_vld      |    14|          3|    1|          3|
    |output_13             |    25|          5|   16|         80|
    |output_13_ap_vld      |    14|          3|    1|          3|
    |output_14             |    25|          5|   16|         80|
    |output_14_ap_vld      |    14|          3|    1|          3|
    |output_15             |    25|          5|   16|         80|
    |output_15_ap_vld      |    14|          3|    1|          3|
    |output_16             |    25|          5|   16|         80|
    |output_16_ap_vld      |    14|          3|    1|          3|
    |output_17             |    25|          5|   16|         80|
    |output_17_ap_vld      |    14|          3|    1|          3|
    |output_18             |    25|          5|   16|         80|
    |output_18_ap_vld      |    14|          3|    1|          3|
    |output_19             |    25|          5|   16|         80|
    |output_19_ap_vld      |    14|          3|    1|          3|
    |output_1_ap_vld       |    14|          3|    1|          3|
    |output_2              |    25|          5|   16|         80|
    |output_20             |    25|          5|   16|         80|
    |output_20_ap_vld      |    14|          3|    1|          3|
    |output_21             |    25|          5|   16|         80|
    |output_21_ap_vld      |    14|          3|    1|          3|
    |output_22             |    25|          5|   16|         80|
    |output_22_ap_vld      |    14|          3|    1|          3|
    |output_23             |    25|          5|   16|         80|
    |output_23_ap_vld      |    14|          3|    1|          3|
    |output_24             |    25|          5|   16|         80|
    |output_24_ap_vld      |    14|          3|    1|          3|
    |output_25             |    25|          5|   16|         80|
    |output_25_ap_vld      |    14|          3|    1|          3|
    |output_26             |    25|          5|   16|         80|
    |output_26_ap_vld      |    14|          3|    1|          3|
    |output_27             |    25|          5|   16|         80|
    |output_27_ap_vld      |    14|          3|    1|          3|
    |output_28             |    25|          5|   16|         80|
    |output_28_ap_vld      |    14|          3|    1|          3|
    |output_29             |    25|          5|   16|         80|
    |output_29_ap_vld      |    14|          3|    1|          3|
    |output_2_ap_vld       |    14|          3|    1|          3|
    |output_3              |    25|          5|   16|         80|
    |output_30             |    25|          5|   16|         80|
    |output_30_ap_vld      |    14|          3|    1|          3|
    |output_31             |    25|          5|   16|         80|
    |output_31_ap_vld      |    14|          3|    1|          3|
    |output_32             |    25|          5|   16|         80|
    |output_32_ap_vld      |    14|          3|    1|          3|
    |output_33             |    25|          5|   16|         80|
    |output_33_ap_vld      |    14|          3|    1|          3|
    |output_34             |    25|          5|   16|         80|
    |output_34_ap_vld      |    14|          3|    1|          3|
    |output_35             |    25|          5|   16|         80|
    |output_35_ap_vld      |    14|          3|    1|          3|
    |output_36             |    25|          5|   16|         80|
    |output_36_ap_vld      |    14|          3|    1|          3|
    |output_37             |    25|          5|   16|         80|
    |output_37_ap_vld      |    14|          3|    1|          3|
    |output_38             |    25|          5|   16|         80|
    |output_38_ap_vld      |    14|          3|    1|          3|
    |output_39             |    25|          5|   16|         80|
    |output_39_ap_vld      |    14|          3|    1|          3|
    |output_3_ap_vld       |    14|          3|    1|          3|
    |output_4              |    25|          5|   16|         80|
    |output_40             |    25|          5|   16|         80|
    |output_40_ap_vld      |    14|          3|    1|          3|
    |output_41             |    25|          5|   16|         80|
    |output_41_ap_vld      |    14|          3|    1|          3|
    |output_42             |    25|          5|   16|         80|
    |output_42_ap_vld      |    14|          3|    1|          3|
    |output_43             |    25|          5|   16|         80|
    |output_43_ap_vld      |    14|          3|    1|          3|
    |output_44             |    25|          5|   16|         80|
    |output_44_ap_vld      |    14|          3|    1|          3|
    |output_45             |    25|          5|   16|         80|
    |output_45_ap_vld      |    14|          3|    1|          3|
    |output_46             |    25|          5|   16|         80|
    |output_46_ap_vld      |    14|          3|    1|          3|
    |output_47             |    25|          5|   16|         80|
    |output_47_ap_vld      |    14|          3|    1|          3|
    |output_48             |    25|          5|   16|         80|
    |output_48_ap_vld      |    14|          3|    1|          3|
    |output_49             |    25|          5|   16|         80|
    |output_49_ap_vld      |    14|          3|    1|          3|
    |output_4_ap_vld       |    14|          3|    1|          3|
    |output_5              |    25|          5|   16|         80|
    |output_50             |    25|          5|   16|         80|
    |output_50_ap_vld      |    14|          3|    1|          3|
    |output_51             |    25|          5|   16|         80|
    |output_51_ap_vld      |    14|          3|    1|          3|
    |output_52             |    25|          5|   16|         80|
    |output_52_ap_vld      |    14|          3|    1|          3|
    |output_53             |    25|          5|   16|         80|
    |output_53_ap_vld      |    14|          3|    1|          3|
    |output_54             |    25|          5|   16|         80|
    |output_54_ap_vld      |    14|          3|    1|          3|
    |output_55             |    25|          5|   16|         80|
    |output_55_ap_vld      |    14|          3|    1|          3|
    |output_56             |    25|          5|   16|         80|
    |output_56_ap_vld      |    14|          3|    1|          3|
    |output_57             |    25|          5|   16|         80|
    |output_57_ap_vld      |    14|          3|    1|          3|
    |output_58             |    25|          5|   16|         80|
    |output_58_ap_vld      |    14|          3|    1|          3|
    |output_59             |    25|          5|   16|         80|
    |output_59_ap_vld      |    14|          3|    1|          3|
    |output_5_ap_vld       |    14|          3|    1|          3|
    |output_6              |    25|          5|   16|         80|
    |output_60             |    25|          5|   16|         80|
    |output_60_ap_vld      |    14|          3|    1|          3|
    |output_61             |    25|          5|   16|         80|
    |output_61_ap_vld      |    14|          3|    1|          3|
    |output_62             |    25|          5|   16|         80|
    |output_62_ap_vld      |    14|          3|    1|          3|
    |output_63             |    25|          5|   16|         80|
    |output_63_ap_vld      |    14|          3|    1|          3|
    |output_64             |    25|          5|   16|         80|
    |output_64_ap_vld      |    14|          3|    1|          3|
    |output_65             |    25|          5|   16|         80|
    |output_65_ap_vld      |    14|          3|    1|          3|
    |output_66             |    25|          5|   16|         80|
    |output_66_ap_vld      |    14|          3|    1|          3|
    |output_67             |    25|          5|   16|         80|
    |output_67_ap_vld      |    14|          3|    1|          3|
    |output_68             |    25|          5|   16|         80|
    |output_68_ap_vld      |    14|          3|    1|          3|
    |output_69             |    25|          5|   16|         80|
    |output_69_ap_vld      |    14|          3|    1|          3|
    |output_6_ap_vld       |    14|          3|    1|          3|
    |output_7              |    25|          5|   16|         80|
    |output_70             |    25|          5|   16|         80|
    |output_70_ap_vld      |    14|          3|    1|          3|
    |output_71             |    25|          5|   16|         80|
    |output_71_ap_vld      |    14|          3|    1|          3|
    |output_72             |    25|          5|   16|         80|
    |output_72_ap_vld      |    14|          3|    1|          3|
    |output_73             |    25|          5|   16|         80|
    |output_73_ap_vld      |    14|          3|    1|          3|
    |output_74             |    25|          5|   16|         80|
    |output_74_ap_vld      |    14|          3|    1|          3|
    |output_75             |    25|          5|   16|         80|
    |output_75_ap_vld      |    14|          3|    1|          3|
    |output_76             |    25|          5|   16|         80|
    |output_76_ap_vld      |    14|          3|    1|          3|
    |output_77             |    25|          5|   16|         80|
    |output_77_ap_vld      |    14|          3|    1|          3|
    |output_78             |    25|          5|   16|         80|
    |output_78_ap_vld      |    14|          3|    1|          3|
    |output_79             |    25|          5|   16|         80|
    |output_79_ap_vld      |    14|          3|    1|          3|
    |output_7_ap_vld       |    14|          3|    1|          3|
    |output_8              |    25|          5|   16|         80|
    |output_80             |    25|          5|   16|         80|
    |output_80_ap_vld      |    14|          3|    1|          3|
    |output_81             |    25|          5|   16|         80|
    |output_81_ap_vld      |    14|          3|    1|          3|
    |output_82             |    25|          5|   16|         80|
    |output_82_ap_vld      |    14|          3|    1|          3|
    |output_83             |    25|          5|   16|         80|
    |output_83_ap_vld      |    14|          3|    1|          3|
    |output_84             |    25|          5|   16|         80|
    |output_84_ap_vld      |    14|          3|    1|          3|
    |output_85             |    25|          5|   16|         80|
    |output_85_ap_vld      |    14|          3|    1|          3|
    |output_86             |    25|          5|   16|         80|
    |output_86_ap_vld      |    14|          3|    1|          3|
    |output_87             |    25|          5|   16|         80|
    |output_87_ap_vld      |    14|          3|    1|          3|
    |output_88             |    25|          5|   16|         80|
    |output_88_ap_vld      |    14|          3|    1|          3|
    |output_89             |    25|          5|   16|         80|
    |output_89_ap_vld      |    14|          3|    1|          3|
    |output_8_ap_vld       |    14|          3|    1|          3|
    |output_9              |    25|          5|   16|         80|
    |output_90             |    25|          5|   16|         80|
    |output_90_ap_vld      |    14|          3|    1|          3|
    |output_91             |    25|          5|   16|         80|
    |output_91_ap_vld      |    14|          3|    1|          3|
    |output_92             |    25|          5|   16|         80|
    |output_92_ap_vld      |    14|          3|    1|          3|
    |output_93             |    25|          5|   16|         80|
    |output_93_ap_vld      |    14|          3|    1|          3|
    |output_94             |    25|          5|   16|         80|
    |output_94_ap_vld      |    14|          3|    1|          3|
    |output_95             |    25|          5|   16|         80|
    |output_95_ap_vld      |    14|          3|    1|          3|
    |output_96             |    25|          5|   16|         80|
    |output_96_ap_vld      |    14|          3|    1|          3|
    |output_97             |    25|          5|   16|         80|
    |output_97_ap_vld      |    14|          3|    1|          3|
    |output_98             |    25|          5|   16|         80|
    |output_98_ap_vld      |    14|          3|    1|          3|
    |output_99             |    25|          5|   16|         80|
    |output_99_ap_vld      |    14|          3|    1|          3|
    |output_9_ap_vld       |    14|          3|    1|          3|
    |output_V_address0     |    53|         10|    7|         70|
    |output_V_ce0          |    25|          5|    1|          5|
    |output_V_d0           |    20|          4|   16|         64|
    |output_V_we0          |    14|          3|    1|          3|
    |resArray_V_address0   |    20|          4|    7|         28|
    |resArray_V_d0         |    14|          3|   32|         96|
    |storemerge8_reg_5503  |    14|          3|   32|         96|
    |sum_V_fu_1958         |     9|          2|   56|        112|
    +----------------------+------+-----------+-----+-----------+
    |Total                 |  6661|       1342| 2369|      11452|
    +----------------------+------+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------+-----+----+-----+-----------+
    |                            Name                           |  FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------+-----+----+-----+-----------+
    |activation_read_reg_10837                                  |    8|   0|    8|          0|
    |ap_CS_fsm                                                  |  273|   0|  273|          0|
    |ap_rst_n_inv                                               |    1|   0|    1|          0|
    |ap_rst_reg_1                                               |    1|   0|    1|          0|
    |ap_rst_reg_2                                               |    1|   0|    1|          0|
    |empty_reg_10850                                            |    8|   0|    8|          0|
    |fixed_V_reg_13686                                          |   16|   0|   16|          0|
    |grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535_ap_start_reg  |    1|   0|    1|          0|
    |grp_nnlayer_Pipeline_VITIS_LOOP_46_1_fu_5527_ap_start_reg  |    1|   0|    1|          0|
    |grp_nnlayer_Pipeline_VITIS_LOOP_88_1_fu_5517_ap_start_reg  |    1|   0|    1|          0|
    |i_10_fu_1966                                               |    8|   0|    8|          0|
    |i_12_reg_13629                                             |    8|   0|    8|          0|
    |i_13_reg_13744                                             |    8|   0|    8|          0|
    |i_1_fu_1954                                                |    8|   0|    8|          0|
    |i_3_fu_1950                                                |    8|   0|    8|          0|
    |i_8_reg_13803                                              |    8|   0|    8|          0|
    |i_9_reg_13771                                              |    8|   0|    8|          0|
    |i_fu_1962                                                  |    8|   0|    8|          0|
    |icmp_ln1547_2_reg_13703                                    |    1|   0|    1|          0|
    |icmp_ln1547_reg_13644                                      |    1|   0|    1|          0|
    |icmp_ln1548_reg_13655                                      |    1|   0|    1|          0|
    |icmp_ln88_reg_10862                                        |    1|   0|    1|          0|
    |idxprom8_i22_reg_11516                                     |    8|   0|   64|         56|
    |lshr_ln1201_reg_13721                                      |   32|   0|   32|          0|
    |numOfOutputNeurons_read_reg_10841                          |   16|   0|   16|          0|
    |outNeurons_fu_1946                                         |    8|   0|    8|          0|
    |output_V_addr_3_reg_13639                                  |    7|   0|    7|          0|
    |output_V_addr_reg_11677                                    |    7|   0|    7|          0|
    |p_Result_s_reg_13691                                       |    8|   0|    8|          0|
    |r_V_2_reg_13716                                            |   26|   0|   26|          0|
    |reg_5801                                                   |   16|   0|   16|          0|
    |resArray_V_addr_1_reg_13659                                |    7|   0|    7|          0|
    |ret_V_reg_13785                                            |   17|   0|   17|          0|
    |rhs_1_reg_13602                                            |    8|   0|   16|          8|
    |select_ln7_reg_13664                                       |   16|   0|   16|          0|
    |sext_ln1245_100_reg_11373                                  |   24|   0|   24|          0|
    |sext_ln1245_101_reg_11378                                  |   24|   0|   24|          0|
    |sext_ln1245_102_reg_11383                                  |   24|   0|   24|          0|
    |sext_ln1245_103_reg_11388                                  |   24|   0|   24|          0|
    |sext_ln1245_104_reg_11393                                  |   24|   0|   24|          0|
    |sext_ln1245_105_reg_11398                                  |   24|   0|   24|          0|
    |sext_ln1245_106_reg_11403                                  |   24|   0|   24|          0|
    |sext_ln1245_107_reg_11408                                  |   24|   0|   24|          0|
    |sext_ln1245_108_reg_11413                                  |   24|   0|   24|          0|
    |sext_ln1245_109_reg_11418                                  |   24|   0|   24|          0|
    |sext_ln1245_10_reg_10923                                   |   24|   0|   24|          0|
    |sext_ln1245_110_reg_11423                                  |   24|   0|   24|          0|
    |sext_ln1245_111_reg_11428                                  |   24|   0|   24|          0|
    |sext_ln1245_112_reg_11433                                  |   24|   0|   24|          0|
    |sext_ln1245_113_reg_11438                                  |   24|   0|   24|          0|
    |sext_ln1245_114_reg_11443                                  |   24|   0|   24|          0|
    |sext_ln1245_115_reg_11448                                  |   24|   0|   24|          0|
    |sext_ln1245_116_reg_11453                                  |   24|   0|   24|          0|
    |sext_ln1245_117_reg_11458                                  |   24|   0|   24|          0|
    |sext_ln1245_118_reg_11463                                  |   24|   0|   24|          0|
    |sext_ln1245_119_reg_11468                                  |   24|   0|   24|          0|
    |sext_ln1245_11_reg_10928                                   |   24|   0|   24|          0|
    |sext_ln1245_120_reg_11473                                  |   24|   0|   24|          0|
    |sext_ln1245_121_reg_11478                                  |   24|   0|   24|          0|
    |sext_ln1245_122_reg_11483                                  |   24|   0|   24|          0|
    |sext_ln1245_123_reg_11488                                  |   24|   0|   24|          0|
    |sext_ln1245_124_reg_11493                                  |   24|   0|   24|          0|
    |sext_ln1245_125_reg_11498                                  |   24|   0|   24|          0|
    |sext_ln1245_126_reg_11503                                  |   24|   0|   24|          0|
    |sext_ln1245_127_reg_11508                                  |   24|   0|   24|          0|
    |sext_ln1245_12_reg_10933                                   |   24|   0|   24|          0|
    |sext_ln1245_13_reg_10938                                   |   24|   0|   24|          0|
    |sext_ln1245_14_reg_10943                                   |   24|   0|   24|          0|
    |sext_ln1245_15_reg_10948                                   |   24|   0|   24|          0|
    |sext_ln1245_16_reg_10953                                   |   24|   0|   24|          0|
    |sext_ln1245_17_reg_10958                                   |   24|   0|   24|          0|
    |sext_ln1245_18_reg_10963                                   |   24|   0|   24|          0|
    |sext_ln1245_19_reg_10968                                   |   24|   0|   24|          0|
    |sext_ln1245_1_reg_10878                                    |   24|   0|   24|          0|
    |sext_ln1245_20_reg_10973                                   |   24|   0|   24|          0|
    |sext_ln1245_21_reg_10978                                   |   24|   0|   24|          0|
    |sext_ln1245_22_reg_10983                                   |   24|   0|   24|          0|
    |sext_ln1245_23_reg_10988                                   |   24|   0|   24|          0|
    |sext_ln1245_24_reg_10993                                   |   24|   0|   24|          0|
    |sext_ln1245_25_reg_10998                                   |   24|   0|   24|          0|
    |sext_ln1245_26_reg_11003                                   |   24|   0|   24|          0|
    |sext_ln1245_27_reg_11008                                   |   24|   0|   24|          0|
    |sext_ln1245_28_reg_11013                                   |   24|   0|   24|          0|
    |sext_ln1245_29_reg_11018                                   |   24|   0|   24|          0|
    |sext_ln1245_2_reg_10883                                    |   24|   0|   24|          0|
    |sext_ln1245_30_reg_11023                                   |   24|   0|   24|          0|
    |sext_ln1245_31_reg_11028                                   |   24|   0|   24|          0|
    |sext_ln1245_32_reg_11033                                   |   24|   0|   24|          0|
    |sext_ln1245_33_reg_11038                                   |   24|   0|   24|          0|
    |sext_ln1245_34_reg_11043                                   |   24|   0|   24|          0|
    |sext_ln1245_35_reg_11048                                   |   24|   0|   24|          0|
    |sext_ln1245_36_reg_11053                                   |   24|   0|   24|          0|
    |sext_ln1245_37_reg_11058                                   |   24|   0|   24|          0|
    |sext_ln1245_38_reg_11063                                   |   24|   0|   24|          0|
    |sext_ln1245_39_reg_11068                                   |   24|   0|   24|          0|
    |sext_ln1245_3_reg_10888                                    |   24|   0|   24|          0|
    |sext_ln1245_40_reg_11073                                   |   24|   0|   24|          0|
    |sext_ln1245_41_reg_11078                                   |   24|   0|   24|          0|
    |sext_ln1245_42_reg_11083                                   |   24|   0|   24|          0|
    |sext_ln1245_43_reg_11088                                   |   24|   0|   24|          0|
    |sext_ln1245_44_reg_11093                                   |   24|   0|   24|          0|
    |sext_ln1245_45_reg_11098                                   |   24|   0|   24|          0|
    |sext_ln1245_46_reg_11103                                   |   24|   0|   24|          0|
    |sext_ln1245_47_reg_11108                                   |   24|   0|   24|          0|
    |sext_ln1245_48_reg_11113                                   |   24|   0|   24|          0|
    |sext_ln1245_49_reg_11118                                   |   24|   0|   24|          0|
    |sext_ln1245_4_reg_10893                                    |   24|   0|   24|          0|
    |sext_ln1245_50_reg_11123                                   |   24|   0|   24|          0|
    |sext_ln1245_51_reg_11128                                   |   24|   0|   24|          0|
    |sext_ln1245_52_reg_11133                                   |   24|   0|   24|          0|
    |sext_ln1245_53_reg_11138                                   |   24|   0|   24|          0|
    |sext_ln1245_54_reg_11143                                   |   24|   0|   24|          0|
    |sext_ln1245_55_reg_11148                                   |   24|   0|   24|          0|
    |sext_ln1245_56_reg_11153                                   |   24|   0|   24|          0|
    |sext_ln1245_57_reg_11158                                   |   24|   0|   24|          0|
    |sext_ln1245_58_reg_11163                                   |   24|   0|   24|          0|
    |sext_ln1245_59_reg_11168                                   |   24|   0|   24|          0|
    |sext_ln1245_5_reg_10898                                    |   24|   0|   24|          0|
    |sext_ln1245_60_reg_11173                                   |   24|   0|   24|          0|
    |sext_ln1245_61_reg_11178                                   |   24|   0|   24|          0|
    |sext_ln1245_62_reg_11183                                   |   24|   0|   24|          0|
    |sext_ln1245_63_reg_11188                                   |   24|   0|   24|          0|
    |sext_ln1245_64_reg_11193                                   |   24|   0|   24|          0|
    |sext_ln1245_65_reg_11198                                   |   24|   0|   24|          0|
    |sext_ln1245_66_reg_11203                                   |   24|   0|   24|          0|
    |sext_ln1245_67_reg_11208                                   |   24|   0|   24|          0|
    |sext_ln1245_68_reg_11213                                   |   24|   0|   24|          0|
    |sext_ln1245_69_reg_11218                                   |   24|   0|   24|          0|
    |sext_ln1245_6_reg_10903                                    |   24|   0|   24|          0|
    |sext_ln1245_70_reg_11223                                   |   24|   0|   24|          0|
    |sext_ln1245_71_reg_11228                                   |   24|   0|   24|          0|
    |sext_ln1245_72_reg_11233                                   |   24|   0|   24|          0|
    |sext_ln1245_73_reg_11238                                   |   24|   0|   24|          0|
    |sext_ln1245_74_reg_11243                                   |   24|   0|   24|          0|
    |sext_ln1245_75_reg_11248                                   |   24|   0|   24|          0|
    |sext_ln1245_76_reg_11253                                   |   24|   0|   24|          0|
    |sext_ln1245_77_reg_11258                                   |   24|   0|   24|          0|
    |sext_ln1245_78_reg_11263                                   |   24|   0|   24|          0|
    |sext_ln1245_79_reg_11268                                   |   24|   0|   24|          0|
    |sext_ln1245_7_reg_10908                                    |   24|   0|   24|          0|
    |sext_ln1245_80_reg_11273                                   |   24|   0|   24|          0|
    |sext_ln1245_81_reg_11278                                   |   24|   0|   24|          0|
    |sext_ln1245_82_reg_11283                                   |   24|   0|   24|          0|
    |sext_ln1245_83_reg_11288                                   |   24|   0|   24|          0|
    |sext_ln1245_84_reg_11293                                   |   24|   0|   24|          0|
    |sext_ln1245_85_reg_11298                                   |   24|   0|   24|          0|
    |sext_ln1245_86_reg_11303                                   |   24|   0|   24|          0|
    |sext_ln1245_87_reg_11308                                   |   24|   0|   24|          0|
    |sext_ln1245_88_reg_11313                                   |   24|   0|   24|          0|
    |sext_ln1245_89_reg_11318                                   |   24|   0|   24|          0|
    |sext_ln1245_8_reg_10913                                    |   24|   0|   24|          0|
    |sext_ln1245_90_reg_11323                                   |   24|   0|   24|          0|
    |sext_ln1245_91_reg_11328                                   |   24|   0|   24|          0|
    |sext_ln1245_92_reg_11333                                   |   24|   0|   24|          0|
    |sext_ln1245_93_reg_11338                                   |   24|   0|   24|          0|
    |sext_ln1245_94_reg_11343                                   |   24|   0|   24|          0|
    |sext_ln1245_95_reg_11348                                   |   24|   0|   24|          0|
    |sext_ln1245_96_reg_11353                                   |   24|   0|   24|          0|
    |sext_ln1245_97_reg_11358                                   |   24|   0|   24|          0|
    |sext_ln1245_98_reg_11363                                   |   24|   0|   24|          0|
    |sext_ln1245_99_reg_11368                                   |   24|   0|   24|          0|
    |sext_ln1245_9_reg_10918                                    |   24|   0|   24|          0|
    |sext_ln1245_reg_10873                                      |   24|   0|   24|          0|
    |sext_ln53_reg_13607                                        |    9|   0|   17|          8|
    |storemerge8_reg_5503                                       |   32|   0|   32|          0|
    |sum_V_fu_1958                                              |   56|   0|   56|          0|
    |tmp_128_reg_13669                                          |    1|   0|    1|          0|
    |tmp_129_cast_reg_13680                                     |   16|   0|   16|          0|
    |tmp_129_reg_13707                                          |    1|   0|    1|          0|
    |tmp_130_reg_13726                                          |   26|   0|   26|          0|
    |tmp_V_1_reg_13698                                          |   16|   0|   16|          0|
    |trunc_ln1201_reg_13675                                     |   49|   0|   49|          0|
    |trunc_ln122_reg_13813                                      |    7|   0|    7|          0|
    |trunc_ln33_reg_13781                                       |    7|   0|    7|          0|
    |trunc_ln81_reg_13754                                       |    7|   0|    7|          0|
    |weights_125_load_reg_13537                                 |   16|   0|   16|          0|
    |weights_126_load_reg_13542                                 |   16|   0|   16|          0|
    |weights_127_load_reg_13547                                 |   16|   0|   16|          0|
    |zext_ln57_reg_13634                                        |    8|   0|   64|         56|
    +-----------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                      | 3910|   0| 4038|        128|
    +-----------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|   16|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|   16|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_local_block         |  out|    1|  ap_ctrl_hs|       nnlayer|  return value|
|ap_clk                 |   in|    1|  ap_ctrl_hs|       nnlayer|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|       nnlayer|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|       nnlayer|  return value|
+-----------------------+-----+-----+------------+--------------+--------------+

