Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 17:14:29 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_timing -delay_type max -max_paths 10 -sort_by group -input_pins -file postplace_timing_max.rpt
| Design       : paj_raygentop_hierarchy_no_mem
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.140ns  (required time - arrival time)
  Source:                 matmultinst/am11_reg/am11_reg/DSP_M_DATA_INST/CLK
                            (rising edge-triggered cell DSP_M_DATA clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            matmultinst/Cx_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.152ns  (logic 1.391ns (64.638%)  route 0.761ns (35.362%))
  Logic Levels:           5  (CARRY8=2 DSP_ALU=1 DSP_OUTPUT=1 LUT3=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    matmultinst/am11_reg/am11_reg/CLK
    DSP48E2_X10Y54                                                    r  matmultinst/am11_reg/am11_reg/DSP_M_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X10Y54       DSP_M_DATA (Prop_DSP_M_DATA_CLK_V_DATA[14])
                                                      0.279     0.279 r  matmultinst/am11_reg/am11_reg/DSP_M_DATA_INST/V_DATA[14]
                         net (fo=1, routed)           0.000     0.279    matmultinst/am11_reg/am11_reg/DSP_M_DATA.V_DATA<14>
    DSP48E2_X10Y54                                                    r  matmultinst/am11_reg/am11_reg/DSP_ALU_INST/V_DATA[14]
    DSP48E2_X10Y54       DSP_ALU (Prop_DSP_ALU_V_DATA[14]_ALU_OUT[17])
                                                      0.516     0.795 f  matmultinst/am11_reg/am11_reg/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     0.795    matmultinst/am11_reg/am11_reg/DSP_ALU.ALU_OUT<17>
    DSP48E2_X10Y54                                                    f  matmultinst/am11_reg/am11_reg/DSP_OUTPUT_INST/ALU_OUT[17]
    DSP48E2_X10Y54       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[17]_P[17])
                                                      0.063     0.858 r  matmultinst/am11_reg/am11_reg/DSP_OUTPUT_INST/P[17]
                         net (fo=3, estimated)        0.418     1.276    matmultinst/p_1_in6_in[1]
    SLICE_X60Y132                                                     r  matmultinst/Cx[7]_i_7/I2
    SLICE_X60Y132        LUT3 (Prop_LUT3_I2_O)        0.034     1.310 r  matmultinst/Cx[7]_i_7/O
                         net (fo=1, estimated)        0.306     1.616    matmultinst/n_0_Cx[7]_i_7
    SLICE_X61Y132                                                     r  matmultinst/Cx_reg[7]_i_1/DI[2]
    SLICE_X61Y132        CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.317     1.933 r  matmultinst/Cx_reg[7]_i_1/CO[7]
                         net (fo=1, estimated)        0.000     1.933    matmultinst/n_0_Cx_reg[7]_i_1
    SLICE_X61Y133                                                     r  matmultinst/Cx_reg[15]_i_1/CI
    SLICE_X61Y133        CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.182     2.115 r  matmultinst/Cx_reg[15]_i_1/O[7]
                         net (fo=1, routed)           0.037     2.152    matmultinst/Cx0[15]
    SLICE_X61Y133        FDRE                                         r  matmultinst/Cx_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     2.000    matmultinst/tm3_clk_v0
    SLICE_X61Y133                                                     r  matmultinst/Cx_reg[15]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    SLICE_X61Y133        FDRE (Setup_FDRE_C_D)        0.047     2.012    matmultinst/Cx_reg[15]
  -------------------------------------------------------------------
                         required time                          2.012    
                         arrival time                          -2.152    
  -------------------------------------------------------------------
                         slack                                 -0.140    

Slack (VIOLATED) :        -0.128ns  (required time - arrival time)
  Source:                 matmultinst/am11_reg/am11_reg/DSP_M_DATA_INST/CLK
                            (rising edge-triggered cell DSP_M_DATA clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            matmultinst/Cx_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.139ns  (logic 1.382ns (64.610%)  route 0.757ns (35.390%))
  Logic Levels:           5  (CARRY8=2 DSP_ALU=1 DSP_OUTPUT=1 LUT3=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    matmultinst/am11_reg/am11_reg/CLK
    DSP48E2_X10Y54                                                    r  matmultinst/am11_reg/am11_reg/DSP_M_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X10Y54       DSP_M_DATA (Prop_DSP_M_DATA_CLK_V_DATA[14])
                                                      0.279     0.279 r  matmultinst/am11_reg/am11_reg/DSP_M_DATA_INST/V_DATA[14]
                         net (fo=1, routed)           0.000     0.279    matmultinst/am11_reg/am11_reg/DSP_M_DATA.V_DATA<14>
    DSP48E2_X10Y54                                                    r  matmultinst/am11_reg/am11_reg/DSP_ALU_INST/V_DATA[14]
    DSP48E2_X10Y54       DSP_ALU (Prop_DSP_ALU_V_DATA[14]_ALU_OUT[17])
                                                      0.516     0.795 f  matmultinst/am11_reg/am11_reg/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     0.795    matmultinst/am11_reg/am11_reg/DSP_ALU.ALU_OUT<17>
    DSP48E2_X10Y54                                                    f  matmultinst/am11_reg/am11_reg/DSP_OUTPUT_INST/ALU_OUT[17]
    DSP48E2_X10Y54       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[17]_P[17])
                                                      0.063     0.858 r  matmultinst/am11_reg/am11_reg/DSP_OUTPUT_INST/P[17]
                         net (fo=3, estimated)        0.418     1.276    matmultinst/p_1_in6_in[1]
    SLICE_X60Y132                                                     r  matmultinst/Cx[7]_i_7/I2
    SLICE_X60Y132        LUT3 (Prop_LUT3_I2_O)        0.034     1.310 r  matmultinst/Cx[7]_i_7/O
                         net (fo=1, estimated)        0.306     1.616    matmultinst/n_0_Cx[7]_i_7
    SLICE_X61Y132                                                     r  matmultinst/Cx_reg[7]_i_1/DI[2]
    SLICE_X61Y132        CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.317     1.933 r  matmultinst/Cx_reg[7]_i_1/CO[7]
                         net (fo=1, estimated)        0.000     1.933    matmultinst/n_0_Cx_reg[7]_i_1
    SLICE_X61Y133                                                     r  matmultinst/Cx_reg[15]_i_1/CI
    SLICE_X61Y133        CARRY8 (Prop_CARRY8_CI_O[5])
                                                      0.173     2.106 r  matmultinst/Cx_reg[15]_i_1/O[5]
                         net (fo=1, routed)           0.033     2.139    matmultinst/Cx0[13]
    SLICE_X61Y133        FDRE                                         r  matmultinst/Cx_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     2.000    matmultinst/tm3_clk_v0
    SLICE_X61Y133                                                     r  matmultinst/Cx_reg[13]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    SLICE_X61Y133        FDRE (Setup_FDRE_C_D)        0.046     2.011    matmultinst/Cx_reg[13]
  -------------------------------------------------------------------
                         required time                          2.011    
                         arrival time                          -2.139    
  -------------------------------------------------------------------
                         slack                                 -0.128    

Slack (VIOLATED) :        -0.099ns  (required time - arrival time)
  Source:                 matmultinst/am22_reg/am22_reg/DSP_M_DATA_INST/CLK
                            (rising edge-triggered cell DSP_M_DATA clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            matmultinst/Cy_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.111ns  (logic 1.458ns (69.067%)  route 0.653ns (30.933%))
  Logic Levels:           5  (CARRY8=2 DSP_ALU=1 DSP_OUTPUT=1 LUT3=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    matmultinst/am22_reg/am22_reg/CLK
    DSP48E2_X9Y52                                                     r  matmultinst/am22_reg/am22_reg/DSP_M_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y52        DSP_M_DATA (Prop_DSP_M_DATA_CLK_V_DATA[14])
                                                      0.279     0.279 r  matmultinst/am22_reg/am22_reg/DSP_M_DATA_INST/V_DATA[14]
                         net (fo=1, routed)           0.000     0.279    matmultinst/am22_reg/am22_reg/DSP_M_DATA.V_DATA<14>
    DSP48E2_X9Y52                                                     r  matmultinst/am22_reg/am22_reg/DSP_ALU_INST/V_DATA[14]
    DSP48E2_X9Y52        DSP_ALU (Prop_DSP_ALU_V_DATA[14]_ALU_OUT[17])
                                                      0.516     0.795 f  matmultinst/am22_reg/am22_reg/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     0.795    matmultinst/am22_reg/am22_reg/DSP_ALU.ALU_OUT<17>
    DSP48E2_X9Y52                                                     f  matmultinst/am22_reg/am22_reg/DSP_OUTPUT_INST/ALU_OUT[17]
    DSP48E2_X9Y52        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[17]_P[17])
                                                      0.063     0.858 r  matmultinst/am22_reg/am22_reg/DSP_OUTPUT_INST/P[17]
                         net (fo=3, estimated)        0.391     1.249    matmultinst/p_0_in1_in[1]
    SLICE_X54Y131                                                     r  matmultinst/Cy[7]_i_7/I0
    SLICE_X54Y131        LUT3 (Prop_LUT3_I0_O)        0.101     1.350 r  matmultinst/Cy[7]_i_7/O
                         net (fo=1, estimated)        0.225     1.575    matmultinst/n_0_Cy[7]_i_7
    SLICE_X54Y132                                                     r  matmultinst/Cy_reg[7]_i_1/DI[2]
    SLICE_X54Y132        CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.317     1.892 r  matmultinst/Cy_reg[7]_i_1/CO[7]
                         net (fo=1, estimated)        0.000     1.892    matmultinst/n_0_Cy_reg[7]_i_1
    SLICE_X54Y133                                                     r  matmultinst/Cy_reg[15]_i_1/CI
    SLICE_X54Y133        CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.182     2.074 r  matmultinst/Cy_reg[15]_i_1/O[7]
                         net (fo=1, routed)           0.037     2.111    matmultinst/Cy0[15]
    SLICE_X54Y133        FDRE                                         r  matmultinst/Cy_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     2.000    matmultinst/tm3_clk_v0
    SLICE_X54Y133                                                     r  matmultinst/Cy_reg[15]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    SLICE_X54Y133        FDRE (Setup_FDRE_C_D)        0.047     2.012    matmultinst/Cy_reg[15]
  -------------------------------------------------------------------
                         required time                          2.012    
                         arrival time                          -2.111    
  -------------------------------------------------------------------
                         slack                                 -0.099    

Slack (VIOLATED) :        -0.096ns  (required time - arrival time)
  Source:                 matmultinst/am11_reg/am11_reg/DSP_M_DATA_INST/CLK
                            (rising edge-triggered cell DSP_M_DATA clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            matmultinst/Cx_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.108ns  (logic 1.347ns (63.899%)  route 0.761ns (36.101%))
  Logic Levels:           5  (CARRY8=2 DSP_ALU=1 DSP_OUTPUT=1 LUT3=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    matmultinst/am11_reg/am11_reg/CLK
    DSP48E2_X10Y54                                                    r  matmultinst/am11_reg/am11_reg/DSP_M_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X10Y54       DSP_M_DATA (Prop_DSP_M_DATA_CLK_V_DATA[14])
                                                      0.279     0.279 r  matmultinst/am11_reg/am11_reg/DSP_M_DATA_INST/V_DATA[14]
                         net (fo=1, routed)           0.000     0.279    matmultinst/am11_reg/am11_reg/DSP_M_DATA.V_DATA<14>
    DSP48E2_X10Y54                                                    r  matmultinst/am11_reg/am11_reg/DSP_ALU_INST/V_DATA[14]
    DSP48E2_X10Y54       DSP_ALU (Prop_DSP_ALU_V_DATA[14]_ALU_OUT[17])
                                                      0.516     0.795 f  matmultinst/am11_reg/am11_reg/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     0.795    matmultinst/am11_reg/am11_reg/DSP_ALU.ALU_OUT<17>
    DSP48E2_X10Y54                                                    f  matmultinst/am11_reg/am11_reg/DSP_OUTPUT_INST/ALU_OUT[17]
    DSP48E2_X10Y54       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[17]_P[17])
                                                      0.063     0.858 r  matmultinst/am11_reg/am11_reg/DSP_OUTPUT_INST/P[17]
                         net (fo=3, estimated)        0.418     1.276    matmultinst/p_1_in6_in[1]
    SLICE_X60Y132                                                     r  matmultinst/Cx[7]_i_7/I2
    SLICE_X60Y132        LUT3 (Prop_LUT3_I2_O)        0.034     1.310 r  matmultinst/Cx[7]_i_7/O
                         net (fo=1, estimated)        0.306     1.616    matmultinst/n_0_Cx[7]_i_7
    SLICE_X61Y132                                                     r  matmultinst/Cx_reg[7]_i_1/DI[2]
    SLICE_X61Y132        CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.317     1.933 r  matmultinst/Cx_reg[7]_i_1/CO[7]
                         net (fo=1, estimated)        0.000     1.933    matmultinst/n_0_Cx_reg[7]_i_1
    SLICE_X61Y133                                                     r  matmultinst/Cx_reg[15]_i_1/CI
    SLICE_X61Y133        CARRY8 (Prop_CARRY8_CI_O[3])
                                                      0.138     2.071 r  matmultinst/Cx_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.037     2.108    matmultinst/Cx0[11]
    SLICE_X61Y133        FDRE                                         r  matmultinst/Cx_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     2.000    matmultinst/tm3_clk_v0
    SLICE_X61Y133                                                     r  matmultinst/Cx_reg[11]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    SLICE_X61Y133        FDRE (Setup_FDRE_C_D)        0.047     2.012    matmultinst/Cx_reg[11]
  -------------------------------------------------------------------
                         required time                          2.012    
                         arrival time                          -2.108    
  -------------------------------------------------------------------
                         slack                                 -0.096    

Slack (VIOLATED) :        -0.095ns  (required time - arrival time)
  Source:                 matmultinst/am11_reg/am11_reg/DSP_M_DATA_INST/CLK
                            (rising edge-triggered cell DSP_M_DATA clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            matmultinst/Cx_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.107ns  (logic 1.351ns (64.120%)  route 0.756ns (35.880%))
  Logic Levels:           5  (CARRY8=2 DSP_ALU=1 DSP_OUTPUT=1 LUT3=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    matmultinst/am11_reg/am11_reg/CLK
    DSP48E2_X10Y54                                                    r  matmultinst/am11_reg/am11_reg/DSP_M_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X10Y54       DSP_M_DATA (Prop_DSP_M_DATA_CLK_V_DATA[14])
                                                      0.279     0.279 r  matmultinst/am11_reg/am11_reg/DSP_M_DATA_INST/V_DATA[14]
                         net (fo=1, routed)           0.000     0.279    matmultinst/am11_reg/am11_reg/DSP_M_DATA.V_DATA<14>
    DSP48E2_X10Y54                                                    r  matmultinst/am11_reg/am11_reg/DSP_ALU_INST/V_DATA[14]
    DSP48E2_X10Y54       DSP_ALU (Prop_DSP_ALU_V_DATA[14]_ALU_OUT[17])
                                                      0.516     0.795 f  matmultinst/am11_reg/am11_reg/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     0.795    matmultinst/am11_reg/am11_reg/DSP_ALU.ALU_OUT<17>
    DSP48E2_X10Y54                                                    f  matmultinst/am11_reg/am11_reg/DSP_OUTPUT_INST/ALU_OUT[17]
    DSP48E2_X10Y54       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[17]_P[17])
                                                      0.063     0.858 r  matmultinst/am11_reg/am11_reg/DSP_OUTPUT_INST/P[17]
                         net (fo=3, estimated)        0.418     1.276    matmultinst/p_1_in6_in[1]
    SLICE_X60Y132                                                     r  matmultinst/Cx[7]_i_7/I2
    SLICE_X60Y132        LUT3 (Prop_LUT3_I2_O)        0.034     1.310 r  matmultinst/Cx[7]_i_7/O
                         net (fo=1, estimated)        0.306     1.616    matmultinst/n_0_Cx[7]_i_7
    SLICE_X61Y132                                                     r  matmultinst/Cx_reg[7]_i_1/DI[2]
    SLICE_X61Y132        CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.317     1.933 r  matmultinst/Cx_reg[7]_i_1/CO[7]
                         net (fo=1, estimated)        0.000     1.933    matmultinst/n_0_Cx_reg[7]_i_1
    SLICE_X61Y133                                                     r  matmultinst/Cx_reg[15]_i_1/CI
    SLICE_X61Y133        CARRY8 (Prop_CARRY8_CI_O[4])
                                                      0.142     2.075 r  matmultinst/Cx_reg[15]_i_1/O[4]
                         net (fo=1, routed)           0.032     2.107    matmultinst/Cx0[12]
    SLICE_X61Y133        FDRE                                         r  matmultinst/Cx_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     2.000    matmultinst/tm3_clk_v0
    SLICE_X61Y133                                                     r  matmultinst/Cx_reg[12]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    SLICE_X61Y133        FDRE (Setup_FDRE_C_D)        0.047     2.012    matmultinst/Cx_reg[12]
  -------------------------------------------------------------------
                         required time                          2.012    
                         arrival time                          -2.107    
  -------------------------------------------------------------------
                         slack                                 -0.095    

Slack (VIOLATED) :        -0.094ns  (required time - arrival time)
  Source:                 matmultinst/am11_reg/am11_reg/DSP_M_DATA_INST/CLK
                            (rising edge-triggered cell DSP_M_DATA clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            matmultinst/Cx_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.107ns  (logic 1.348ns (63.977%)  route 0.759ns (36.023%))
  Logic Levels:           5  (CARRY8=2 DSP_ALU=1 DSP_OUTPUT=1 LUT3=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    matmultinst/am11_reg/am11_reg/CLK
    DSP48E2_X10Y54                                                    r  matmultinst/am11_reg/am11_reg/DSP_M_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X10Y54       DSP_M_DATA (Prop_DSP_M_DATA_CLK_V_DATA[14])
                                                      0.279     0.279 r  matmultinst/am11_reg/am11_reg/DSP_M_DATA_INST/V_DATA[14]
                         net (fo=1, routed)           0.000     0.279    matmultinst/am11_reg/am11_reg/DSP_M_DATA.V_DATA<14>
    DSP48E2_X10Y54                                                    r  matmultinst/am11_reg/am11_reg/DSP_ALU_INST/V_DATA[14]
    DSP48E2_X10Y54       DSP_ALU (Prop_DSP_ALU_V_DATA[14]_ALU_OUT[17])
                                                      0.516     0.795 f  matmultinst/am11_reg/am11_reg/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     0.795    matmultinst/am11_reg/am11_reg/DSP_ALU.ALU_OUT<17>
    DSP48E2_X10Y54                                                    f  matmultinst/am11_reg/am11_reg/DSP_OUTPUT_INST/ALU_OUT[17]
    DSP48E2_X10Y54       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[17]_P[17])
                                                      0.063     0.858 r  matmultinst/am11_reg/am11_reg/DSP_OUTPUT_INST/P[17]
                         net (fo=3, estimated)        0.418     1.276    matmultinst/p_1_in6_in[1]
    SLICE_X60Y132                                                     r  matmultinst/Cx[7]_i_7/I2
    SLICE_X60Y132        LUT3 (Prop_LUT3_I2_O)        0.034     1.310 r  matmultinst/Cx[7]_i_7/O
                         net (fo=1, estimated)        0.306     1.616    matmultinst/n_0_Cx[7]_i_7
    SLICE_X61Y132                                                     r  matmultinst/Cx_reg[7]_i_1/DI[2]
    SLICE_X61Y132        CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.317     1.933 r  matmultinst/Cx_reg[7]_i_1/CO[7]
                         net (fo=1, estimated)        0.000     1.933    matmultinst/n_0_Cx_reg[7]_i_1
    SLICE_X61Y133                                                     r  matmultinst/Cx_reg[15]_i_1/CI
    SLICE_X61Y133        CARRY8 (Prop_CARRY8_CI_O[6])
                                                      0.139     2.072 r  matmultinst/Cx_reg[15]_i_1/O[6]
                         net (fo=1, routed)           0.035     2.107    matmultinst/Cx0[14]
    SLICE_X61Y133        FDRE                                         r  matmultinst/Cx_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     2.000    matmultinst/tm3_clk_v0
    SLICE_X61Y133                                                     r  matmultinst/Cx_reg[14]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    SLICE_X61Y133        FDRE (Setup_FDRE_C_D)        0.048     2.013    matmultinst/Cx_reg[14]
  -------------------------------------------------------------------
                         required time                          2.013    
                         arrival time                          -2.107    
  -------------------------------------------------------------------
                         slack                                 -0.094    

Slack (VIOLATED) :        -0.093ns  (required time - arrival time)
  Source:                 matmultinst/am11_reg/am11_reg/DSP_M_DATA_INST/CLK
                            (rising edge-triggered cell DSP_M_DATA clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            matmultinst/Cx_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.104ns  (logic 1.343ns (63.831%)  route 0.761ns (36.169%))
  Logic Levels:           5  (CARRY8=2 DSP_ALU=1 DSP_OUTPUT=1 LUT3=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    matmultinst/am11_reg/am11_reg/CLK
    DSP48E2_X10Y54                                                    r  matmultinst/am11_reg/am11_reg/DSP_M_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X10Y54       DSP_M_DATA (Prop_DSP_M_DATA_CLK_V_DATA[14])
                                                      0.279     0.279 r  matmultinst/am11_reg/am11_reg/DSP_M_DATA_INST/V_DATA[14]
                         net (fo=1, routed)           0.000     0.279    matmultinst/am11_reg/am11_reg/DSP_M_DATA.V_DATA<14>
    DSP48E2_X10Y54                                                    r  matmultinst/am11_reg/am11_reg/DSP_ALU_INST/V_DATA[14]
    DSP48E2_X10Y54       DSP_ALU (Prop_DSP_ALU_V_DATA[14]_ALU_OUT[17])
                                                      0.516     0.795 f  matmultinst/am11_reg/am11_reg/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     0.795    matmultinst/am11_reg/am11_reg/DSP_ALU.ALU_OUT<17>
    DSP48E2_X10Y54                                                    f  matmultinst/am11_reg/am11_reg/DSP_OUTPUT_INST/ALU_OUT[17]
    DSP48E2_X10Y54       DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[17]_P[17])
                                                      0.063     0.858 r  matmultinst/am11_reg/am11_reg/DSP_OUTPUT_INST/P[17]
                         net (fo=3, estimated)        0.418     1.276    matmultinst/p_1_in6_in[1]
    SLICE_X60Y132                                                     r  matmultinst/Cx[7]_i_7/I2
    SLICE_X60Y132        LUT3 (Prop_LUT3_I2_O)        0.034     1.310 r  matmultinst/Cx[7]_i_7/O
                         net (fo=1, estimated)        0.306     1.616    matmultinst/n_0_Cx[7]_i_7
    SLICE_X61Y132                                                     r  matmultinst/Cx_reg[7]_i_1/DI[2]
    SLICE_X61Y132        CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.317     1.933 r  matmultinst/Cx_reg[7]_i_1/CO[7]
                         net (fo=1, estimated)        0.000     1.933    matmultinst/n_0_Cx_reg[7]_i_1
    SLICE_X61Y133                                                     r  matmultinst/Cx_reg[15]_i_1/CI
    SLICE_X61Y133        CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.134     2.067 r  matmultinst/Cx_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.037     2.104    matmultinst/Cx0[9]
    SLICE_X61Y133        FDRE                                         r  matmultinst/Cx_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     2.000    matmultinst/tm3_clk_v0
    SLICE_X61Y133                                                     r  matmultinst/Cx_reg[9]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    SLICE_X61Y133        FDRE (Setup_FDRE_C_D)        0.046     2.011    matmultinst/Cx_reg[9]
  -------------------------------------------------------------------
                         required time                          2.011    
                         arrival time                          -2.104    
  -------------------------------------------------------------------
                         slack                                 -0.093    

Slack (VIOLATED) :        -0.087ns  (required time - arrival time)
  Source:                 matmultinst/am22_reg/am22_reg/DSP_M_DATA_INST/CLK
                            (rising edge-triggered cell DSP_M_DATA clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            matmultinst/Cy_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.098ns  (logic 1.449ns (69.066%)  route 0.649ns (30.934%))
  Logic Levels:           5  (CARRY8=2 DSP_ALU=1 DSP_OUTPUT=1 LUT3=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    matmultinst/am22_reg/am22_reg/CLK
    DSP48E2_X9Y52                                                     r  matmultinst/am22_reg/am22_reg/DSP_M_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y52        DSP_M_DATA (Prop_DSP_M_DATA_CLK_V_DATA[14])
                                                      0.279     0.279 r  matmultinst/am22_reg/am22_reg/DSP_M_DATA_INST/V_DATA[14]
                         net (fo=1, routed)           0.000     0.279    matmultinst/am22_reg/am22_reg/DSP_M_DATA.V_DATA<14>
    DSP48E2_X9Y52                                                     r  matmultinst/am22_reg/am22_reg/DSP_ALU_INST/V_DATA[14]
    DSP48E2_X9Y52        DSP_ALU (Prop_DSP_ALU_V_DATA[14]_ALU_OUT[17])
                                                      0.516     0.795 f  matmultinst/am22_reg/am22_reg/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     0.795    matmultinst/am22_reg/am22_reg/DSP_ALU.ALU_OUT<17>
    DSP48E2_X9Y52                                                     f  matmultinst/am22_reg/am22_reg/DSP_OUTPUT_INST/ALU_OUT[17]
    DSP48E2_X9Y52        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[17]_P[17])
                                                      0.063     0.858 r  matmultinst/am22_reg/am22_reg/DSP_OUTPUT_INST/P[17]
                         net (fo=3, estimated)        0.391     1.249    matmultinst/p_0_in1_in[1]
    SLICE_X54Y131                                                     r  matmultinst/Cy[7]_i_7/I0
    SLICE_X54Y131        LUT3 (Prop_LUT3_I0_O)        0.101     1.350 r  matmultinst/Cy[7]_i_7/O
                         net (fo=1, estimated)        0.225     1.575    matmultinst/n_0_Cy[7]_i_7
    SLICE_X54Y132                                                     r  matmultinst/Cy_reg[7]_i_1/DI[2]
    SLICE_X54Y132        CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.317     1.892 r  matmultinst/Cy_reg[7]_i_1/CO[7]
                         net (fo=1, estimated)        0.000     1.892    matmultinst/n_0_Cy_reg[7]_i_1
    SLICE_X54Y133                                                     r  matmultinst/Cy_reg[15]_i_1/CI
    SLICE_X54Y133        CARRY8 (Prop_CARRY8_CI_O[5])
                                                      0.173     2.065 r  matmultinst/Cy_reg[15]_i_1/O[5]
                         net (fo=1, routed)           0.033     2.098    matmultinst/Cy0[13]
    SLICE_X54Y133        FDRE                                         r  matmultinst/Cy_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     2.000    matmultinst/tm3_clk_v0
    SLICE_X54Y133                                                     r  matmultinst/Cy_reg[13]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    SLICE_X54Y133        FDRE (Setup_FDRE_C_D)        0.046     2.011    matmultinst/Cy_reg[13]
  -------------------------------------------------------------------
                         required time                          2.011    
                         arrival time                          -2.098    
  -------------------------------------------------------------------
                         slack                                 -0.087    

Slack (VIOLATED) :        -0.081ns  (required time - arrival time)
  Source:                 matmultinst/am31_reg/am31_reg/DSP_M_DATA_INST/CLK
                            (rising edge-triggered cell DSP_M_DATA clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            matmultinst/Cz_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.093ns  (logic 1.392ns (66.507%)  route 0.701ns (33.493%))
  Logic Levels:           5  (CARRY8=2 DSP_ALU=1 DSP_OUTPUT=1 LUT3=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    matmultinst/am31_reg/am31_reg/CLK
    DSP48E2_X9Y53                                                     r  matmultinst/am31_reg/am31_reg/DSP_M_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y53        DSP_M_DATA (Prop_DSP_M_DATA_CLK_V_DATA[14])
                                                      0.279     0.279 r  matmultinst/am31_reg/am31_reg/DSP_M_DATA_INST/V_DATA[14]
                         net (fo=1, routed)           0.000     0.279    matmultinst/am31_reg/am31_reg/DSP_M_DATA.V_DATA<14>
    DSP48E2_X9Y53                                                     r  matmultinst/am31_reg/am31_reg/DSP_ALU_INST/V_DATA[14]
    DSP48E2_X9Y53        DSP_ALU (Prop_DSP_ALU_V_DATA[14]_ALU_OUT[17])
                                                      0.516     0.795 f  matmultinst/am31_reg/am31_reg/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     0.795    matmultinst/am31_reg/am31_reg/DSP_ALU.ALU_OUT<17>
    DSP48E2_X9Y53                                                     f  matmultinst/am31_reg/am31_reg/DSP_OUTPUT_INST/ALU_OUT[17]
    DSP48E2_X9Y53        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[17]_P[17])
                                                      0.063     0.858 r  matmultinst/am31_reg/am31_reg/DSP_OUTPUT_INST/P[17]
                         net (fo=3, estimated)        0.439     1.297    matmultinst/p_1_in[1]
    SLICE_X59Y127                                                     r  matmultinst/Cz[7]_i_7/I2
    SLICE_X59Y127        LUT3 (Prop_LUT3_I2_O)        0.035     1.332 r  matmultinst/Cz[7]_i_7/O
                         net (fo=1, estimated)        0.225     1.557    matmultinst/n_0_Cz[7]_i_7
    SLICE_X58Y128                                                     r  matmultinst/Cz_reg[7]_i_1/DI[2]
    SLICE_X58Y128        CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.317     1.874 r  matmultinst/Cz_reg[7]_i_1/CO[7]
                         net (fo=1, estimated)        0.000     1.874    matmultinst/n_0_Cz_reg[7]_i_1
    SLICE_X58Y129                                                     r  matmultinst/Cz_reg[15]_i_1/CI
    SLICE_X58Y129        CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.182     2.056 r  matmultinst/Cz_reg[15]_i_1/O[7]
                         net (fo=1, routed)           0.037     2.093    matmultinst/Cz0[15]
    SLICE_X58Y129        FDRE                                         r  matmultinst/Cz_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     2.000    matmultinst/tm3_clk_v0
    SLICE_X58Y129                                                     r  matmultinst/Cz_reg[15]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    SLICE_X58Y129        FDRE (Setup_FDRE_C_D)        0.047     2.012    matmultinst/Cz_reg[15]
  -------------------------------------------------------------------
                         required time                          2.012    
                         arrival time                          -2.093    
  -------------------------------------------------------------------
                         slack                                 -0.081    

Slack (VIOLATED) :        -0.069ns  (required time - arrival time)
  Source:                 matmultinst/am31_reg/am31_reg/DSP_M_DATA_INST/CLK
                            (rising edge-triggered cell DSP_M_DATA clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            matmultinst/Cz_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.080ns  (logic 1.383ns (66.490%)  route 0.697ns (33.510%))
  Logic Levels:           5  (CARRY8=2 DSP_ALU=1 DSP_OUTPUT=1 LUT3=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     0.000    matmultinst/am31_reg/am31_reg/CLK
    DSP48E2_X9Y53                                                     r  matmultinst/am31_reg/am31_reg/DSP_M_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y53        DSP_M_DATA (Prop_DSP_M_DATA_CLK_V_DATA[14])
                                                      0.279     0.279 r  matmultinst/am31_reg/am31_reg/DSP_M_DATA_INST/V_DATA[14]
                         net (fo=1, routed)           0.000     0.279    matmultinst/am31_reg/am31_reg/DSP_M_DATA.V_DATA<14>
    DSP48E2_X9Y53                                                     r  matmultinst/am31_reg/am31_reg/DSP_ALU_INST/V_DATA[14]
    DSP48E2_X9Y53        DSP_ALU (Prop_DSP_ALU_V_DATA[14]_ALU_OUT[17])
                                                      0.516     0.795 f  matmultinst/am31_reg/am31_reg/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     0.795    matmultinst/am31_reg/am31_reg/DSP_ALU.ALU_OUT<17>
    DSP48E2_X9Y53                                                     f  matmultinst/am31_reg/am31_reg/DSP_OUTPUT_INST/ALU_OUT[17]
    DSP48E2_X9Y53        DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[17]_P[17])
                                                      0.063     0.858 r  matmultinst/am31_reg/am31_reg/DSP_OUTPUT_INST/P[17]
                         net (fo=3, estimated)        0.439     1.297    matmultinst/p_1_in[1]
    SLICE_X59Y127                                                     r  matmultinst/Cz[7]_i_7/I2
    SLICE_X59Y127        LUT3 (Prop_LUT3_I2_O)        0.035     1.332 r  matmultinst/Cz[7]_i_7/O
                         net (fo=1, estimated)        0.225     1.557    matmultinst/n_0_Cz[7]_i_7
    SLICE_X58Y128                                                     r  matmultinst/Cz_reg[7]_i_1/DI[2]
    SLICE_X58Y128        CARRY8 (Prop_CARRY8_DI[2]_CO[7])
                                                      0.317     1.874 r  matmultinst/Cz_reg[7]_i_1/CO[7]
                         net (fo=1, estimated)        0.000     1.874    matmultinst/n_0_Cz_reg[7]_i_1
    SLICE_X58Y129                                                     r  matmultinst/Cz_reg[15]_i_1/CI
    SLICE_X58Y129        CARRY8 (Prop_CARRY8_CI_O[5])
                                                      0.173     2.047 r  matmultinst/Cz_reg[15]_i_1/O[5]
                         net (fo=1, routed)           0.033     2.080    matmultinst/Cz0[13]
    SLICE_X58Y129        FDRE                                         r  matmultinst/Cz_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000 r  
                                                      0.000     2.000 r  tm3_clk_v0
                         net (fo=1194, unset)         0.000     2.000    matmultinst/tm3_clk_v0
    SLICE_X58Y129                                                     r  matmultinst/Cz_reg[13]/C
                         clock pessimism              0.000     2.000    
                         clock uncertainty           -0.035     1.965    
    SLICE_X58Y129        FDRE (Setup_FDRE_C_D)        0.046     2.011    matmultinst/Cz_reg[13]
  -------------------------------------------------------------------
                         required time                          2.011    
                         arrival time                          -2.080    
  -------------------------------------------------------------------
                         slack                                 -0.069    




