module top_module (
    input clk,
    input [7:0] in,
    output [7:0] pedge
);
    
    always @ (posedge clk and posedge in) begin
        
        pedge <= (in == 0) ? 0 : in;
        
    end

endmodule
