"use strict";(self.webpackChunkwebsite_introduction_to_system_verilog=self.webpackChunkwebsite_introduction_to_system_verilog||[]).push([[53],{1109:e=>{e.exports=JSON.parse('{"pluginId":"default","version":"current","label":"Next","banner":null,"badge":false,"noIndex":false,"className":"docs-version-current","isLast":true,"docsSidebars":{"tutorialSidebar":[{"type":"link","label":"Tutorial Intro","href":"/website-introduction-to-system-verilog/docs/intro","docId":"intro"},{"type":"link","label":"Abstraction Levels","href":"/website-introduction-to-system-verilog/docs/abstraction-level","docId":"abstraction-level"},{"type":"link","label":"Module Basic","href":"/website-introduction-to-system-verilog/docs/module-basic","docId":"module-basic"},{"type":"link","label":"Data Type","href":"/website-introduction-to-system-verilog/docs/data-type","docId":"data-type"}]},"docs":{"abstraction-level":{"id":"abstraction-level","title":"Abstraction Levels","description":"Unlike programming languages, whose purpose is to write codes to build an application, SystemVerilog, along with other HDLs, is a language that helps hardwawre engineers to design and build hardwares. Therefore, the different abstraction levels are the most crucial part for beginners to understand and distinguish from programming languages.","sidebar":"tutorialSidebar"},"data-type":{"id":"data-type","title":"Data Type","description":"To be honest, the data type in SystemVerilog is kind of mess. Not only because it\'s a HDL rather than programming language, but also it supports high-level abstraction so some high-level abstraction data type is supoorted in SystemVerilog.","sidebar":"tutorialSidebar"},"intro":{"id":"intro","title":"Tutorial Intro","description":"Let\'s discover Docusaurus in less than 5 minutes.","sidebar":"tutorialSidebar"},"module-basic":{"id":"module-basic","title":"Module Basic","description":"Module Anatomy","sidebar":"tutorialSidebar"}}}')}}]);