Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Fri Jan 26 15:42:15 2018
| Host         : ESIT044 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file fmchc_python1300c_wrapper_timing_summary_routed.rpt -rpx fmchc_python1300c_wrapper_timing_summary_routed.rpx
| Design       : fmchc_python1300c_wrapper
| Device       : 7z030-sbg485
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.508        0.000                      0                63220        0.035        0.000                      0                63220        0.264        0.000                       0                 26700  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                  ------------         ----------      --------------
clk_fpga_0                                                                                             {0.000 6.499}        12.999          76.929          
clk_fpga_1                                                                                             {0.000 3.500}        7.000           142.857         
clk_fpga_2                                                                                             {0.000 2.500}        5.000           200.000         
hdmii_clk                                                                                              {0.000 3.365}        6.730           148.588         
video_clk                                                                                              {0.000 3.365}        6.730           148.588         
  clk_out1_fmchc_python1300c_clk_wiz_0_0_1                                                             {0.000 3.365}        6.730           148.588         
  clk_out2_fmchc_python1300c_clk_wiz_0_0_1                                                             {0.000 4.627}        9.254           108.064         
    vita_clk_1                                                                                         {0.000 18.507}       37.015          27.016          
  clkfbout_fmchc_python1300c_clk_wiz_0_0_1                                                             {0.000 3.365}        6.730           148.588         
vita_ser_clk                                                                                           {0.000 1.851}        3.703           270.051         
  onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0  {0.000 7.406}        18.515          54.010          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                   4.664        0.000                      0                 9012        0.055        0.000                      0                 9012        5.589        0.000                       0                  4204  
clk_fpga_1                                                                                                   0.508        0.000                      0                48846        0.035        0.000                      0                48846        2.590        0.000                       0                 19351  
clk_fpga_2                                                                                                                                                                                                                                               0.264        0.000                       0                     2  
hdmii_clk                                                                                                    3.674        0.000                      0                  292        0.084        0.000                      0                  292        2.585        0.000                       0                   264  
video_clk                                                                                                                                                                                                                                                1.365        0.000                       0                     1  
  clk_out1_fmchc_python1300c_clk_wiz_0_0_1                                                                   1.360        0.000                      0                  686        0.101        0.000                      0                  686        2.585        0.000                       0                   432  
  clk_out2_fmchc_python1300c_clk_wiz_0_0_1                                                                   5.214        0.000                      0                  499        0.068        0.000                      0                  499        3.847        0.000                       0                   300  
    vita_clk_1                                                                                              30.011        0.000                      0                 3210        0.061        0.000                      0                 3210       17.727        0.000                       0                  1951  
  clkfbout_fmchc_python1300c_clk_wiz_0_0_1                                                                                                                                                                                                               5.130        0.000                       0                     3  
vita_ser_clk                                                                                                                                                                                                                                             2.295        0.000                       0                    22  
  onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0       15.414        0.000                      0                  228        0.108        0.000                      0                  228        7.056        0.000                       0                   170  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           ----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                    clk_fpga_0                                                                                           clk_fpga_0                                                                                                10.205        0.000                      0                  139        0.278        0.000                      0                  139  
**async_default**                                                                                    clk_fpga_1                                                                                           clk_fpga_1                                                                                                 2.366        0.000                      0                  281        0.262        0.000                      0                  281  
**async_default**                                                                                    clk_out1_fmchc_python1300c_clk_wiz_0_0_1                                                             clk_out1_fmchc_python1300c_clk_wiz_0_0_1                                                                   4.942        0.000                      0                    4        0.331        0.000                      0                    4  
**async_default**                                                                                    clk_out2_fmchc_python1300c_clk_wiz_0_0_1                                                             clk_out2_fmchc_python1300c_clk_wiz_0_0_1                                                                   7.612        0.000                      0                    9        0.329        0.000                      0                    9  
**async_default**                                                                                    hdmii_clk                                                                                            hdmii_clk                                                                                                  5.411        0.000                      0                    9        0.330        0.000                      0                    9  
**async_default**                                                                                    onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0  onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0       15.442        0.000                      0                    5        0.819        0.000                      0                    5  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.664ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.589ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.664ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            fmchc_python1300c_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsfso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyuna5rja/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.936ns  (logic 1.450ns (18.272%)  route 6.486ns (81.728%))
  Logic Levels:           0  
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.305ns = ( 15.304 - 12.999 ) 
    Source Clock Delay      (SCD):    2.512ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.056 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4204, routed)        1.456     2.512    fmchc_python1300c_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[6])
                                                      1.450     3.962 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[6]
                         net (fo=45, routed)          6.486    10.448    fmchc_python1300c_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsfjpqboi5fqmataa[6]
    SLICE_X75Y62         FDRE                                         r  fmchc_python1300c_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsfso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyuna5rja/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    13.902    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113    14.015 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4204, routed)        1.289    15.304    fmchc_python1300c_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsaaarmk
    SLICE_X75Y62         FDRE                                         r  fmchc_python1300c_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsfso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyuna5rja/C
                         clock pessimism              0.040    15.344    
                         clock uncertainty           -0.198    15.146    
    SLICE_X75Y62         FDRE (Setup_fdre_C_D)       -0.034    15.112    fmchc_python1300c_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsfso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyuna5rja
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -10.448    
  -------------------------------------------------------------------
                         slack                                  4.664    

Slack (MET) :             5.165ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg7_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.251ns  (logic 1.794ns (24.740%)  route 5.457ns (75.260%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.297ns = ( 15.296 - 12.999 ) 
    Source Clock Delay      (SCD):    2.512ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.056 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4204, routed)        1.456     2.512    fmchc_python1300c_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     3.846 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=9, routed)           1.652     5.498    fmchc_python1300c_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X34Y117        LUT5 (Prop_lut5_I1_O)        0.053     5.551 r  fmchc_python1300c_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=4, routed)           0.336     5.887    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_wvalid
    SLICE_X34Y117        LUT4 (Prop_lut4_I2_O)        0.062     5.949 f  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg23[31]_i_3/O
                         net (fo=21, routed)          1.108     7.057    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg23[31]_i_3_n_0
    SLICE_X49Y139        LUT4 (Prop_lut4_I0_O)        0.175     7.232 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg3[0]_i_2/O
                         net (fo=14, routed)          1.830     9.062    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg3[0]_i_2_n_0
    SLICE_X86Y153        LUT5 (Prop_lut5_I1_O)        0.170     9.232 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg7[7]_i_1/O
                         net (fo=8, routed)           0.531     9.763    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg7[7]_i_1_n_0
    SLICE_X86Y148        FDRE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg7_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    13.902    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113    14.015 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4204, routed)        1.281    15.296    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X86Y148        FDRE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg7_reg[7]/C
                         clock pessimism              0.050    15.346    
                         clock uncertainty           -0.198    15.148    
    SLICE_X86Y148        FDRE (Setup_fdre_C_CE)      -0.219    14.929    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg7_reg[7]
  -------------------------------------------------------------------
                         required time                         14.929    
                         arrival time                          -9.763    
  -------------------------------------------------------------------
                         slack                                  5.165    

Slack (MET) :             5.248ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            fmchc_python1300c_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsiso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum1n5yui/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.389ns  (logic 1.450ns (19.623%)  route 5.939ns (80.377%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.297ns = ( 15.296 - 12.999 ) 
    Source Clock Delay      (SCD):    2.512ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.056 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4204, routed)        1.456     2.512    fmchc_python1300c_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[11])
                                                      1.450     3.962 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[11]
                         net (fo=32, routed)          5.939     9.901    fmchc_python1300c_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsfjpqboi5fqmataa[11]
    SLICE_X66Y67         FDRE                                         r  fmchc_python1300c_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsiso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum1n5yui/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    13.902    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113    14.015 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4204, routed)        1.281    15.296    fmchc_python1300c_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsaaarmk
    SLICE_X66Y67         FDRE                                         r  fmchc_python1300c_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsiso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum1n5yui/C
                         clock pessimism              0.040    15.336    
                         clock uncertainty           -0.198    15.138    
    SLICE_X66Y67         FDRE (Setup_fdre_C_D)        0.012    15.150    fmchc_python1300c_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsiso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum1n5yui
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -9.901    
  -------------------------------------------------------------------
                         slack                                  5.248    

Slack (MET) :             5.279ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg6_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.269ns  (logic 1.794ns (24.682%)  route 5.475ns (75.318%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.428ns = ( 15.427 - 12.999 ) 
    Source Clock Delay      (SCD):    2.512ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.056 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4204, routed)        1.456     2.512    fmchc_python1300c_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     3.846 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=9, routed)           1.652     5.498    fmchc_python1300c_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X34Y117        LUT5 (Prop_lut5_I1_O)        0.053     5.551 r  fmchc_python1300c_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=4, routed)           0.336     5.887    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_wvalid
    SLICE_X34Y117        LUT4 (Prop_lut4_I2_O)        0.062     5.949 f  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg23[31]_i_3/O
                         net (fo=21, routed)          1.108     7.057    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg23[31]_i_3_n_0
    SLICE_X49Y139        LUT4 (Prop_lut4_I0_O)        0.175     7.232 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg3[0]_i_2/O
                         net (fo=14, routed)          2.080     9.313    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg3[0]_i_2_n_0
    SLICE_X86Y154        LUT5 (Prop_lut5_I1_O)        0.170     9.483 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg6[7]_i_1/O
                         net (fo=8, routed)           0.298     9.781    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg6[7]_i_1_n_0
    SLICE_X86Y154        FDRE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg6_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    13.902    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113    14.015 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4204, routed)        1.412    15.427    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X86Y154        FDRE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg6_reg[1]/C
                         clock pessimism              0.050    15.477    
                         clock uncertainty           -0.198    15.279    
    SLICE_X86Y154        FDRE (Setup_fdre_C_CE)      -0.219    15.060    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg6_reg[1]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                          -9.781    
  -------------------------------------------------------------------
                         slack                                  5.279    

Slack (MET) :             5.279ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg6_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.269ns  (logic 1.794ns (24.682%)  route 5.475ns (75.318%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.428ns = ( 15.427 - 12.999 ) 
    Source Clock Delay      (SCD):    2.512ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.056 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4204, routed)        1.456     2.512    fmchc_python1300c_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     3.846 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=9, routed)           1.652     5.498    fmchc_python1300c_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X34Y117        LUT5 (Prop_lut5_I1_O)        0.053     5.551 r  fmchc_python1300c_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=4, routed)           0.336     5.887    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_wvalid
    SLICE_X34Y117        LUT4 (Prop_lut4_I2_O)        0.062     5.949 f  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg23[31]_i_3/O
                         net (fo=21, routed)          1.108     7.057    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg23[31]_i_3_n_0
    SLICE_X49Y139        LUT4 (Prop_lut4_I0_O)        0.175     7.232 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg3[0]_i_2/O
                         net (fo=14, routed)          2.080     9.313    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg3[0]_i_2_n_0
    SLICE_X86Y154        LUT5 (Prop_lut5_I1_O)        0.170     9.483 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg6[7]_i_1/O
                         net (fo=8, routed)           0.298     9.781    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg6[7]_i_1_n_0
    SLICE_X86Y154        FDRE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg6_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    13.902    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113    14.015 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4204, routed)        1.412    15.427    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X86Y154        FDRE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg6_reg[2]/C
                         clock pessimism              0.050    15.477    
                         clock uncertainty           -0.198    15.279    
    SLICE_X86Y154        FDRE (Setup_fdre_C_CE)      -0.219    15.060    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg6_reg[2]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                          -9.781    
  -------------------------------------------------------------------
                         slack                                  5.279    

Slack (MET) :             5.279ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg6_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.269ns  (logic 1.794ns (24.682%)  route 5.475ns (75.318%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.428ns = ( 15.427 - 12.999 ) 
    Source Clock Delay      (SCD):    2.512ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.056 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4204, routed)        1.456     2.512    fmchc_python1300c_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     3.846 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=9, routed)           1.652     5.498    fmchc_python1300c_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X34Y117        LUT5 (Prop_lut5_I1_O)        0.053     5.551 r  fmchc_python1300c_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=4, routed)           0.336     5.887    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_wvalid
    SLICE_X34Y117        LUT4 (Prop_lut4_I2_O)        0.062     5.949 f  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg23[31]_i_3/O
                         net (fo=21, routed)          1.108     7.057    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg23[31]_i_3_n_0
    SLICE_X49Y139        LUT4 (Prop_lut4_I0_O)        0.175     7.232 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg3[0]_i_2/O
                         net (fo=14, routed)          2.080     9.313    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg3[0]_i_2_n_0
    SLICE_X86Y154        LUT5 (Prop_lut5_I1_O)        0.170     9.483 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg6[7]_i_1/O
                         net (fo=8, routed)           0.298     9.781    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg6[7]_i_1_n_0
    SLICE_X86Y154        FDRE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg6_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    13.902    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113    14.015 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4204, routed)        1.412    15.427    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X86Y154        FDRE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg6_reg[3]/C
                         clock pessimism              0.050    15.477    
                         clock uncertainty           -0.198    15.279    
    SLICE_X86Y154        FDRE (Setup_fdre_C_CE)      -0.219    15.060    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg6_reg[3]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                          -9.781    
  -------------------------------------------------------------------
                         slack                                  5.279    

Slack (MET) :             5.279ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg6_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.269ns  (logic 1.794ns (24.682%)  route 5.475ns (75.318%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.428ns = ( 15.427 - 12.999 ) 
    Source Clock Delay      (SCD):    2.512ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.056 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4204, routed)        1.456     2.512    fmchc_python1300c_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     3.846 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=9, routed)           1.652     5.498    fmchc_python1300c_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X34Y117        LUT5 (Prop_lut5_I1_O)        0.053     5.551 r  fmchc_python1300c_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=4, routed)           0.336     5.887    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_wvalid
    SLICE_X34Y117        LUT4 (Prop_lut4_I2_O)        0.062     5.949 f  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg23[31]_i_3/O
                         net (fo=21, routed)          1.108     7.057    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg23[31]_i_3_n_0
    SLICE_X49Y139        LUT4 (Prop_lut4_I0_O)        0.175     7.232 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg3[0]_i_2/O
                         net (fo=14, routed)          2.080     9.313    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg3[0]_i_2_n_0
    SLICE_X86Y154        LUT5 (Prop_lut5_I1_O)        0.170     9.483 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg6[7]_i_1/O
                         net (fo=8, routed)           0.298     9.781    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg6[7]_i_1_n_0
    SLICE_X86Y154        FDRE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg6_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    13.902    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113    14.015 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4204, routed)        1.412    15.427    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X86Y154        FDRE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg6_reg[4]/C
                         clock pessimism              0.050    15.477    
                         clock uncertainty           -0.198    15.279    
    SLICE_X86Y154        FDRE (Setup_fdre_C_CE)      -0.219    15.060    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg6_reg[4]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                          -9.781    
  -------------------------------------------------------------------
                         slack                                  5.279    

Slack (MET) :             5.279ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg6_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.269ns  (logic 1.794ns (24.682%)  route 5.475ns (75.318%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.428ns = ( 15.427 - 12.999 ) 
    Source Clock Delay      (SCD):    2.512ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.056 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4204, routed)        1.456     2.512    fmchc_python1300c_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     3.846 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=9, routed)           1.652     5.498    fmchc_python1300c_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X34Y117        LUT5 (Prop_lut5_I1_O)        0.053     5.551 r  fmchc_python1300c_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=4, routed)           0.336     5.887    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_wvalid
    SLICE_X34Y117        LUT4 (Prop_lut4_I2_O)        0.062     5.949 f  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg23[31]_i_3/O
                         net (fo=21, routed)          1.108     7.057    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg23[31]_i_3_n_0
    SLICE_X49Y139        LUT4 (Prop_lut4_I0_O)        0.175     7.232 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg3[0]_i_2/O
                         net (fo=14, routed)          2.080     9.313    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg3[0]_i_2_n_0
    SLICE_X86Y154        LUT5 (Prop_lut5_I1_O)        0.170     9.483 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg6[7]_i_1/O
                         net (fo=8, routed)           0.298     9.781    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg6[7]_i_1_n_0
    SLICE_X86Y154        FDRE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg6_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    13.902    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113    14.015 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4204, routed)        1.412    15.427    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X86Y154        FDRE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg6_reg[5]/C
                         clock pessimism              0.050    15.477    
                         clock uncertainty           -0.198    15.279    
    SLICE_X86Y154        FDRE (Setup_fdre_C_CE)      -0.219    15.060    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg6_reg[5]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                          -9.781    
  -------------------------------------------------------------------
                         slack                                  5.279    

Slack (MET) :             5.279ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg6_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.269ns  (logic 1.794ns (24.682%)  route 5.475ns (75.318%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.428ns = ( 15.427 - 12.999 ) 
    Source Clock Delay      (SCD):    2.512ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.056 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4204, routed)        1.456     2.512    fmchc_python1300c_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     3.846 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=9, routed)           1.652     5.498    fmchc_python1300c_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X34Y117        LUT5 (Prop_lut5_I1_O)        0.053     5.551 r  fmchc_python1300c_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=4, routed)           0.336     5.887    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_wvalid
    SLICE_X34Y117        LUT4 (Prop_lut4_I2_O)        0.062     5.949 f  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg23[31]_i_3/O
                         net (fo=21, routed)          1.108     7.057    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg23[31]_i_3_n_0
    SLICE_X49Y139        LUT4 (Prop_lut4_I0_O)        0.175     7.232 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg3[0]_i_2/O
                         net (fo=14, routed)          2.080     9.313    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg3[0]_i_2_n_0
    SLICE_X86Y154        LUT5 (Prop_lut5_I1_O)        0.170     9.483 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg6[7]_i_1/O
                         net (fo=8, routed)           0.298     9.781    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg6[7]_i_1_n_0
    SLICE_X86Y154        FDRE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg6_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    13.902    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113    14.015 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4204, routed)        1.412    15.427    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X86Y154        FDRE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg6_reg[6]/C
                         clock pessimism              0.050    15.477    
                         clock uncertainty           -0.198    15.279    
    SLICE_X86Y154        FDRE (Setup_fdre_C_CE)      -0.219    15.060    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg6_reg[6]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                          -9.781    
  -------------------------------------------------------------------
                         slack                                  5.279    

Slack (MET) :             5.279ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg6_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.269ns  (logic 1.794ns (24.682%)  route 5.475ns (75.318%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.428ns = ( 15.427 - 12.999 ) 
    Source Clock Delay      (SCD):    2.512ns
    Clock Pessimism Removal (CPR):    0.050ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.056 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4204, routed)        1.456     2.512    fmchc_python1300c_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     3.846 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=9, routed)           1.652     5.498    fmchc_python1300c_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X34Y117        LUT5 (Prop_lut5_I1_O)        0.053     5.551 r  fmchc_python1300c_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=4, routed)           0.336     5.887    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_wvalid
    SLICE_X34Y117        LUT4 (Prop_lut4_I2_O)        0.062     5.949 f  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg23[31]_i_3/O
                         net (fo=21, routed)          1.108     7.057    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg23[31]_i_3_n_0
    SLICE_X49Y139        LUT4 (Prop_lut4_I0_O)        0.175     7.232 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg3[0]_i_2/O
                         net (fo=14, routed)          2.080     9.313    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg3[0]_i_2_n_0
    SLICE_X86Y154        LUT5 (Prop_lut5_I1_O)        0.170     9.483 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg6[7]_i_1/O
                         net (fo=8, routed)           0.298     9.781    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg6[7]_i_1_n_0
    SLICE_X86Y154        FDRE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg6_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    13.902    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113    14.015 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4204, routed)        1.412    15.427    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X86Y154        FDRE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg6_reg[7]/C
                         clock pessimism              0.050    15.477    
                         clock uncertainty           -0.198    15.279    
    SLICE_X86Y154        FDRE (Setup_fdre_C_CE)      -0.219    15.060    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg6_reg[7]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                          -9.781    
  -------------------------------------------------------------------
                         slack                                  5.279    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_txfifo_din_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.804%)  route 0.101ns (50.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.114ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.342 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4204, routed)        0.528     0.870    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y110        FDRE                                         r  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_txfifo_din_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y110        FDRE (Prop_fdre_C_Q)         0.100     0.970 r  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_txfifo_din_reg[26]/Q
                         net (fo=1, routed)           0.101     1.071    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_24_29/DIB0
    SLICE_X46Y111        RAMD32                                       r  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.380 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4204, routed)        0.734     1.114    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_24_29/WCLK
    SLICE_X46Y111        RAMD32                                       r  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_24_29/RAMB/CLK
                         clock pessimism             -0.230     0.884    
    SLICE_X46Y111        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     1.016    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.146ns (43.580%)  route 0.189ns (56.420%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.128ns
    Source Clock Delay      (SCD):    0.871ns
    Clock Pessimism Removal (CPR):    0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.342 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4204, routed)        0.529     0.871    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/wr_clk
    SLICE_X52Y100        FDRE                                         r  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDRE (Prop_fdre_C_Q)         0.118     0.989 r  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg/Q
                         net (fo=11, routed)          0.189     1.178    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg
    SLICE_X53Y99         LUT5 (Prop_lut5_I0_O)        0.028     1.206 r  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.206    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/wrpp1_inst/gen_rst_ic.fifo_wr_rst_i_reg[0]
    SLICE_X53Y99         FDSE                                         r  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.380 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4204, routed)        0.748     1.128    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X53Y99         FDSE                                         r  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[0]/C
                         clock pessimism             -0.038     1.090    
    SLICE_X53Y99         FDSE (Hold_fdse_C_D)         0.060     1.150    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_txfifo_din_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.295%)  route 0.107ns (51.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.114ns
    Source Clock Delay      (SCD):    0.871ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.342 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4204, routed)        0.529     0.871    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y108        FDRE                                         r  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_txfifo_din_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y108        FDRE (Prop_fdre_C_Q)         0.100     0.971 r  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_txfifo_din_reg[20]/Q
                         net (fo=1, routed)           0.107     1.078    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/DIB0
    SLICE_X46Y110        RAMD32                                       r  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.380 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4204, routed)        0.734     1.114    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/WCLK
    SLICE_X46Y110        RAMD32                                       r  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMB/CLK
                         clock pessimism             -0.230     0.884    
    SLICE_X46Y110        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     1.016    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_txfifo_din_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.295%)  route 0.107ns (51.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.114ns
    Source Clock Delay      (SCD):    0.871ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.342 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4204, routed)        0.529     0.871    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y108        FDRE                                         r  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_txfifo_din_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y108        FDRE (Prop_fdre_C_Q)         0.100     0.971 r  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_txfifo_din_reg[18]/Q
                         net (fo=1, routed)           0.107     1.078    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/DIA0
    SLICE_X46Y110        RAMD32                                       r  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.380 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4204, routed)        0.734     1.114    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/WCLK
    SLICE_X46Y110        RAMD32                                       r  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMA/CLK
                         clock pessimism             -0.230     0.884    
    SLICE_X46Y110        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     1.015    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -1.015    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            fmchc_python1300c_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.282%)  route 0.106ns (53.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.105ns
    Source Clock Delay      (SCD):    0.862ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.342 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4204, routed)        0.520     0.862    fmchc_python1300c_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X37Y126        FDRE                                         r  fmchc_python1300c_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y126        FDRE (Prop_fdre_C_Q)         0.091     0.953 r  fmchc_python1300c_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/Q
                         net (fo=1, routed)           0.106     1.059    fmchc_python1300c_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[30]
    SLICE_X36Y128        SRLC32E                                      r  fmchc_python1300c_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.380 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4204, routed)        0.725     1.105    fmchc_python1300c_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X36Y128        SRLC32E                                      r  fmchc_python1300c_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
                         clock pessimism             -0.229     0.876    
    SLICE_X36Y128        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.118     0.994    fmchc_python1300c_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32
  -------------------------------------------------------------------
                         required time                         -0.994    
                         arrival time                           1.059    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.128ns (40.832%)  route 0.185ns (59.168%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.115ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.342 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4204, routed)        0.547     0.889    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X53Y99         FDRE                                         r  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.100     0.989 r  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[1]/Q
                         net (fo=4, routed)           0.185     1.174    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/wrpp1_inst/Q[1]
    SLICE_X53Y100        LUT5 (Prop_lut5_I0_O)        0.028     1.202 r  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/wrpp1_inst/count_value_i[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.202    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/wrpp1_inst/count_value_i[3]_i_1__0_n_0
    SLICE_X53Y100        FDRE                                         r  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.380 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4204, routed)        0.735     1.115    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X53Y100        FDRE                                         r  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[3]/C
                         clock pessimism             -0.038     1.077    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.060     1.137    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.137    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.128ns (40.702%)  route 0.186ns (59.298%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.115ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.342 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4204, routed)        0.547     0.889    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X53Y99         FDRE                                         r  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.100     0.989 r  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[1]/Q
                         net (fo=4, routed)           0.186     1.175    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/wrpp1_inst/Q[1]
    SLICE_X53Y100        LUT6 (Prop_lut6_I4_O)        0.028     1.203 r  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/wrpp1_inst/count_value_i[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.203    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/wrpp1_inst/count_value_i[2]_i_1__0_n_0
    SLICE_X53Y100        FDRE                                         r  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.380 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4204, routed)        0.735     1.115    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X53Y100        FDRE                                         r  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[2]/C
                         clock pessimism             -0.038     1.077    
    SLICE_X53Y100        FDRE (Hold_fdre_C_D)         0.060     1.137    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.137    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg62_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_triggen_cnt_trigger2high_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.100ns (32.693%)  route 0.206ns (67.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.342 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4204, routed)        0.603     0.945    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X59Y160        FDRE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg62_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y160        FDRE (Prop_fdre_C_Q)         0.100     1.045 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg62_reg[25]/Q
                         net (fo=2, routed)           0.206     1.251    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg62_reg_n_0_[25]
    SLICE_X56Y158        FDRE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_triggen_cnt_trigger2high_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.380 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4204, routed)        0.828     1.208    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X56Y158        FDRE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_triggen_cnt_trigger2high_reg[25]/C
                         clock pessimism             -0.066     1.142    
    SLICE_X56Y158        FDRE (Hold_fdre_C_D)         0.041     1.183    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_triggen_cnt_trigger2high_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.183    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg60_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_triggen_cnt_trigger1high_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.107ns (40.595%)  route 0.157ns (59.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.108ns
    Source Clock Delay      (SCD):    0.865ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.342 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4204, routed)        0.523     0.865    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y139        FDRE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg60_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y139        FDRE (Prop_fdre_C_Q)         0.107     0.972 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg60_reg[7]/Q
                         net (fo=2, routed)           0.157     1.129    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/slv_reg60_reg_n_0_[7]
    SLICE_X56Y140        FDRE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_triggen_cnt_trigger1high_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.380 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4204, routed)        0.728     1.108    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X56Y140        FDRE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_triggen_cnt_trigger1high_reg[7]/C
                         clock pessimism             -0.046     1.062    
    SLICE_X56Y140        FDRE (Hold_fdre_C_D)        -0.004     1.058    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/host_triggen_cnt_trigger1high_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.129    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_txfifo_din_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.053%)  route 0.100ns (49.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.114ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.342 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4204, routed)        0.528     0.870    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y110        FDRE                                         r  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_txfifo_din_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y110        FDRE (Prop_fdre_C_Q)         0.100     0.970 r  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_txfifo_din_reg[27]/Q
                         net (fo=1, routed)           0.100     1.070    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_24_29/DIB1
    SLICE_X46Y111        RAMD32                                       r  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.380 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4204, routed)        0.734     1.114    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_24_29/WCLK
    SLICE_X46Y111        RAMD32                                       r  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_24_29/RAMB_D1/CLK
                         clock pessimism             -0.230     0.884    
    SLICE_X46Y111        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     0.999    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.999    
                         arrival time                           1.070    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 6.499 }
Period(ns):         12.999
Sources:            { fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            1.600         12.999      11.399     BUFGCTRL_X0Y17  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            0.750         12.999      12.249     SLICE_X44Y114   fmchc_python1300c_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdj3cobpsjqnbg5zcedpyum4n5yui/C
Min Period        n/a     FDRE/C      n/a            0.750         12.999      12.249     SLICE_X39Y114   fmchc_python1300c_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdkeiab5qaek5a1p2rcbc/C
Min Period        n/a     FDRE/C      n/a            0.750         12.999      12.249     SLICE_X39Y114   fmchc_python1300c_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdkzcijrhyacfpqnz4irag/C
Min Period        n/a     FDRE/C      n/a            0.750         12.999      12.249     SLICE_X51Y85    fmchc_python1300c_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdmtxm5l3tpi5lgozj5la/obsnwpw05e20h0jx1ze0xqumoh/obsiavcjyih5qagdi5rd2rcbx2kgp5yui/C
Min Period        n/a     FDRE/C      n/a            0.750         12.999      12.249     SLICE_X49Y95    fmchc_python1300c_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdmtxm5l3tpi5lgozj5la/obsnwpw05e20h0jx1ze0xqumoh/obsijpqboi5eimataprd2rcbx2kgoip2ki/C
Min Period        n/a     FDRE/C      n/a            0.750         12.999      12.249     SLICE_X35Y112   fmchc_python1300c_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdmtxm5l3tpi5lgozj5la/obsnwpw05e20h0jx1ze0xqumoh/obsiwmm05yt0h0ptvzg0r411gcrv5rbugpjtxyenj5seig5ri0f5csa/C
Min Period        n/a     FDRE/C      n/a            0.750         12.999      12.249     SLICE_X35Y113   fmchc_python1300c_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdmtxm5l3tpi5lgozj5la/obsnwpw05e20h0jx1ze0xqumoh/obsiwmm05yt0h0ptvzg0r411gcrv5rbugpjtxyenj5seig5riz35csa/C
Min Period        n/a     FDRE/C      n/a            0.750         12.999      12.249     SLICE_X50Y102   fmchc_python1300c_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdmtxm5l3tpi5lgozj5la/obsnwpw05e20h0jx1ze0xqumoh/obsnjpqboi5eimataprd2rcbx2kgoi52ki/C
Min Period        n/a     FDRE/C      n/a            0.750         12.999      12.249     SLICE_X49Y95    fmchc_python1300c_i/v_osd_0/U0/obsi2pxgzhumx0nx01d/obsaso3r34x1g4r4wmo4rvuze0r5cdmtxm5l3tpi5lgozj5la/obsnwpw05e20h0jx1ze0xqumoh/obsnjpqboi5eimataprd2rcbx2kgoih2ki/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910         6.499       5.589      SLICE_X46Y110   fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910         6.499       5.589      SLICE_X46Y110   fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910         6.499       5.589      SLICE_X46Y110   fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910         6.499       5.589      SLICE_X46Y110   fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910         6.499       5.589      SLICE_X46Y110   fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910         6.499       5.589      SLICE_X46Y110   fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.910         6.499       5.589      SLICE_X46Y110   fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.910         6.499       5.589      SLICE_X46Y110   fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910         6.499       5.589      SLICE_X46Y111   fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_24_29/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910         6.499       5.589      SLICE_X46Y111   fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_txfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_24_29/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         6.499       5.589      SLICE_X48Y106   fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         6.499       5.589      SLICE_X48Y106   fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         6.499       5.589      SLICE_X48Y106   fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         6.499       5.589      SLICE_X48Y106   fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         6.499       5.589      SLICE_X48Y106   fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         6.499       5.589      SLICE_X48Y106   fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         6.499       5.589      SLICE_X48Y106   fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         6.499       5.589      SLICE_X48Y106   fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         6.499       5.589      SLICE_X48Y106   fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         6.499       5.589      SLICE_X48Y106   fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi_rxfifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        0.508ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.590ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.508ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fmchc_python1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.048ns  (logic 0.861ns (14.237%)  route 5.187ns (85.763%))
  Logic Levels:           8  (LUT2=5 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.360ns = ( 9.360 - 7.000 ) 
    Source Clock Delay      (SCD):    2.572ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.936     0.936    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19353, routed)       1.516     2.572    fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X6Y86          FDRE                                         r  fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDRE (Prop_fdre_C_Q)         0.308     2.880 r  fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=8, routed)           0.754     3.634    fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_avalid
    SLICE_X9Y88          LUT2 (Prop_lut2_I0_O)        0.053     3.687 f  fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.325     4.011    fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_0
    SLICE_X10Y88         LUT6 (Prop_lut6_I2_O)        0.053     4.064 r  fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=6, routed)           0.644     4.708    fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr_reg[2]
    SLICE_X17Y98         LUT2 (Prop_lut2_I0_O)        0.053     4.761 r  fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.417     5.178    fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X17Y98         LUT3 (Prop_lut3_I2_O)        0.065     5.243 r  fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=11, routed)          0.520     5.764    fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wready[0]
    SLICE_X17Y91         LUT2 (Prop_lut2_I1_O)        0.170     5.934 f  fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/s_axi_wready[3]_INST_0_i_2/O
                         net (fo=5, routed)           0.470     6.404    fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1_n_1
    SLICE_X14Y88         LUT6 (Prop_lut6_I0_O)        0.053     6.457 f  fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=6, routed)           0.373     6.830    fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_reg[0]_0
    SLICE_X15Y84         LUT2 (Prop_lut2_I1_O)        0.053     6.883 r  fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.567     7.449    fmchc_python1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X20Y77         LUT2 (Prop_lut2_I0_O)        0.053     7.502 r  fmchc_python1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0/O
                         net (fo=65, routed)          1.117     8.620    fmchc_python1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0_n_0
    SLICE_X28Y56         FDRE                                         r  fmchc_python1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.903     7.903    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113     8.016 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19353, routed)       1.344     9.360    fmchc_python1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X28Y56         FDRE                                         r  fmchc_python1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[26]/C
                         clock pessimism              0.122     9.482    
                         clock uncertainty           -0.111     9.371    
    SLICE_X28Y56         FDRE (Setup_fdre_C_CE)      -0.244     9.127    fmchc_python1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[26]
  -------------------------------------------------------------------
                         required time                          9.127    
                         arrival time                          -8.620    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.508ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fmchc_python1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.048ns  (logic 0.861ns (14.237%)  route 5.187ns (85.763%))
  Logic Levels:           8  (LUT2=5 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.360ns = ( 9.360 - 7.000 ) 
    Source Clock Delay      (SCD):    2.572ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.936     0.936    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19353, routed)       1.516     2.572    fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X6Y86          FDRE                                         r  fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDRE (Prop_fdre_C_Q)         0.308     2.880 r  fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=8, routed)           0.754     3.634    fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_avalid
    SLICE_X9Y88          LUT2 (Prop_lut2_I0_O)        0.053     3.687 f  fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.325     4.011    fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_0
    SLICE_X10Y88         LUT6 (Prop_lut6_I2_O)        0.053     4.064 r  fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=6, routed)           0.644     4.708    fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr_reg[2]
    SLICE_X17Y98         LUT2 (Prop_lut2_I0_O)        0.053     4.761 r  fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.417     5.178    fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X17Y98         LUT3 (Prop_lut3_I2_O)        0.065     5.243 r  fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=11, routed)          0.520     5.764    fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wready[0]
    SLICE_X17Y91         LUT2 (Prop_lut2_I1_O)        0.170     5.934 f  fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/s_axi_wready[3]_INST_0_i_2/O
                         net (fo=5, routed)           0.470     6.404    fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1_n_1
    SLICE_X14Y88         LUT6 (Prop_lut6_I0_O)        0.053     6.457 f  fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=6, routed)           0.373     6.830    fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_reg[0]_0
    SLICE_X15Y84         LUT2 (Prop_lut2_I1_O)        0.053     6.883 r  fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.567     7.449    fmchc_python1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X20Y77         LUT2 (Prop_lut2_I0_O)        0.053     7.502 r  fmchc_python1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0/O
                         net (fo=65, routed)          1.117     8.620    fmchc_python1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0_n_0
    SLICE_X28Y56         FDRE                                         r  fmchc_python1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.903     7.903    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113     8.016 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19353, routed)       1.344     9.360    fmchc_python1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X28Y56         FDRE                                         r  fmchc_python1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[29]/C
                         clock pessimism              0.122     9.482    
                         clock uncertainty           -0.111     9.371    
    SLICE_X28Y56         FDRE (Setup_fdre_C_CE)      -0.244     9.127    fmchc_python1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[29]
  -------------------------------------------------------------------
                         required time                          9.127    
                         arrival time                          -8.620    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.508ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fmchc_python1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[54]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.048ns  (logic 0.861ns (14.237%)  route 5.187ns (85.763%))
  Logic Levels:           8  (LUT2=5 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.360ns = ( 9.360 - 7.000 ) 
    Source Clock Delay      (SCD):    2.572ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.936     0.936    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19353, routed)       1.516     2.572    fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X6Y86          FDRE                                         r  fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDRE (Prop_fdre_C_Q)         0.308     2.880 r  fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=8, routed)           0.754     3.634    fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_avalid
    SLICE_X9Y88          LUT2 (Prop_lut2_I0_O)        0.053     3.687 f  fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.325     4.011    fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_0
    SLICE_X10Y88         LUT6 (Prop_lut6_I2_O)        0.053     4.064 r  fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=6, routed)           0.644     4.708    fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr_reg[2]
    SLICE_X17Y98         LUT2 (Prop_lut2_I0_O)        0.053     4.761 r  fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.417     5.178    fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X17Y98         LUT3 (Prop_lut3_I2_O)        0.065     5.243 r  fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=11, routed)          0.520     5.764    fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wready[0]
    SLICE_X17Y91         LUT2 (Prop_lut2_I1_O)        0.170     5.934 f  fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/s_axi_wready[3]_INST_0_i_2/O
                         net (fo=5, routed)           0.470     6.404    fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1_n_1
    SLICE_X14Y88         LUT6 (Prop_lut6_I0_O)        0.053     6.457 f  fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=6, routed)           0.373     6.830    fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_reg[0]_0
    SLICE_X15Y84         LUT2 (Prop_lut2_I1_O)        0.053     6.883 r  fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.567     7.449    fmchc_python1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X20Y77         LUT2 (Prop_lut2_I0_O)        0.053     7.502 r  fmchc_python1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0/O
                         net (fo=65, routed)          1.117     8.620    fmchc_python1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0_n_0
    SLICE_X28Y56         FDRE                                         r  fmchc_python1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[54]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.903     7.903    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113     8.016 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19353, routed)       1.344     9.360    fmchc_python1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X28Y56         FDRE                                         r  fmchc_python1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[54]/C
                         clock pessimism              0.122     9.482    
                         clock uncertainty           -0.111     9.371    
    SLICE_X28Y56         FDRE (Setup_fdre_C_CE)      -0.244     9.127    fmchc_python1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[54]
  -------------------------------------------------------------------
                         required time                          9.127    
                         arrival time                          -8.620    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.508ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fmchc_python1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[56]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.048ns  (logic 0.861ns (14.237%)  route 5.187ns (85.763%))
  Logic Levels:           8  (LUT2=5 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.360ns = ( 9.360 - 7.000 ) 
    Source Clock Delay      (SCD):    2.572ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.936     0.936    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19353, routed)       1.516     2.572    fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X6Y86          FDRE                                         r  fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDRE (Prop_fdre_C_Q)         0.308     2.880 r  fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=8, routed)           0.754     3.634    fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_avalid
    SLICE_X9Y88          LUT2 (Prop_lut2_I0_O)        0.053     3.687 f  fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.325     4.011    fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_0
    SLICE_X10Y88         LUT6 (Prop_lut6_I2_O)        0.053     4.064 r  fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=6, routed)           0.644     4.708    fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr_reg[2]
    SLICE_X17Y98         LUT2 (Prop_lut2_I0_O)        0.053     4.761 r  fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.417     5.178    fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X17Y98         LUT3 (Prop_lut3_I2_O)        0.065     5.243 r  fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=11, routed)          0.520     5.764    fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wready[0]
    SLICE_X17Y91         LUT2 (Prop_lut2_I1_O)        0.170     5.934 f  fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/s_axi_wready[3]_INST_0_i_2/O
                         net (fo=5, routed)           0.470     6.404    fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1_n_1
    SLICE_X14Y88         LUT6 (Prop_lut6_I0_O)        0.053     6.457 f  fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=6, routed)           0.373     6.830    fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_reg[0]_0
    SLICE_X15Y84         LUT2 (Prop_lut2_I1_O)        0.053     6.883 r  fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.567     7.449    fmchc_python1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X20Y77         LUT2 (Prop_lut2_I0_O)        0.053     7.502 r  fmchc_python1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0/O
                         net (fo=65, routed)          1.117     8.620    fmchc_python1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0_n_0
    SLICE_X28Y56         FDRE                                         r  fmchc_python1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[56]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.903     7.903    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113     8.016 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19353, routed)       1.344     9.360    fmchc_python1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X28Y56         FDRE                                         r  fmchc_python1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[56]/C
                         clock pessimism              0.122     9.482    
                         clock uncertainty           -0.111     9.371    
    SLICE_X28Y56         FDRE (Setup_fdre_C_CE)      -0.244     9.127    fmchc_python1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[56]
  -------------------------------------------------------------------
                         required time                          9.127    
                         arrival time                          -8.620    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.543ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fmchc_python1300c_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[44]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.038ns  (logic 0.861ns (14.259%)  route 5.177ns (85.741%))
  Logic Levels:           8  (LUT2=5 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.361ns = ( 9.361 - 7.000 ) 
    Source Clock Delay      (SCD):    2.572ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.936     0.936    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19353, routed)       1.516     2.572    fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X6Y86          FDRE                                         r  fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDRE (Prop_fdre_C_Q)         0.308     2.880 r  fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=8, routed)           0.754     3.634    fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_avalid
    SLICE_X9Y88          LUT2 (Prop_lut2_I0_O)        0.053     3.687 f  fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.325     4.011    fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_0
    SLICE_X10Y88         LUT6 (Prop_lut6_I2_O)        0.053     4.064 r  fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=6, routed)           0.644     4.708    fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr_reg[2]
    SLICE_X17Y98         LUT2 (Prop_lut2_I0_O)        0.053     4.761 r  fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.417     5.178    fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X17Y98         LUT3 (Prop_lut3_I2_O)        0.065     5.243 r  fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=11, routed)          0.520     5.764    fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wready[0]
    SLICE_X17Y91         LUT2 (Prop_lut2_I1_O)        0.170     5.934 f  fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/s_axi_wready[3]_INST_0_i_2/O
                         net (fo=5, routed)           0.472     6.406    fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1_n_1
    SLICE_X14Y88         LUT6 (Prop_lut6_I0_O)        0.053     6.459 f  fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[3]_INST_0_i_1/O
                         net (fo=6, routed)           0.337     6.796    fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_reg[0]_1
    SLICE_X15Y86         LUT2 (Prop_lut2_I1_O)        0.053     6.849 r  fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[3]_INST_0/O
                         net (fo=3, routed)           0.783     7.632    fmchc_python1300c_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X18Y63         LUT2 (Prop_lut2_I0_O)        0.053     7.685 r  fmchc_python1300c_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0/O
                         net (fo=65, routed)          0.926     8.610    fmchc_python1300c_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0_n_0
    SLICE_X26Y57         FDRE                                         r  fmchc_python1300c_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[44]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.903     7.903    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113     8.016 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19353, routed)       1.345     9.361    fmchc_python1300c_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X26Y57         FDRE                                         r  fmchc_python1300c_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[44]/C
                         clock pessimism              0.122     9.483    
                         clock uncertainty           -0.111     9.372    
    SLICE_X26Y57         FDRE (Setup_fdre_C_CE)      -0.219     9.153    fmchc_python1300c_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[44]
  -------------------------------------------------------------------
                         required time                          9.153    
                         arrival time                          -8.610    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.543ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fmchc_python1300c_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[46]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.038ns  (logic 0.861ns (14.259%)  route 5.177ns (85.741%))
  Logic Levels:           8  (LUT2=5 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.361ns = ( 9.361 - 7.000 ) 
    Source Clock Delay      (SCD):    2.572ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.936     0.936    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19353, routed)       1.516     2.572    fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X6Y86          FDRE                                         r  fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDRE (Prop_fdre_C_Q)         0.308     2.880 r  fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=8, routed)           0.754     3.634    fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_avalid
    SLICE_X9Y88          LUT2 (Prop_lut2_I0_O)        0.053     3.687 f  fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.325     4.011    fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_0
    SLICE_X10Y88         LUT6 (Prop_lut6_I2_O)        0.053     4.064 r  fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=6, routed)           0.644     4.708    fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr_reg[2]
    SLICE_X17Y98         LUT2 (Prop_lut2_I0_O)        0.053     4.761 r  fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.417     5.178    fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X17Y98         LUT3 (Prop_lut3_I2_O)        0.065     5.243 r  fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=11, routed)          0.520     5.764    fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wready[0]
    SLICE_X17Y91         LUT2 (Prop_lut2_I1_O)        0.170     5.934 f  fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/s_axi_wready[3]_INST_0_i_2/O
                         net (fo=5, routed)           0.472     6.406    fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1_n_1
    SLICE_X14Y88         LUT6 (Prop_lut6_I0_O)        0.053     6.459 f  fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[3]_INST_0_i_1/O
                         net (fo=6, routed)           0.337     6.796    fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_reg[0]_1
    SLICE_X15Y86         LUT2 (Prop_lut2_I1_O)        0.053     6.849 r  fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[3]_INST_0/O
                         net (fo=3, routed)           0.783     7.632    fmchc_python1300c_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X18Y63         LUT2 (Prop_lut2_I0_O)        0.053     7.685 r  fmchc_python1300c_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0/O
                         net (fo=65, routed)          0.926     8.610    fmchc_python1300c_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0_n_0
    SLICE_X26Y57         FDRE                                         r  fmchc_python1300c_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[46]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.903     7.903    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113     8.016 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19353, routed)       1.345     9.361    fmchc_python1300c_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X26Y57         FDRE                                         r  fmchc_python1300c_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[46]/C
                         clock pessimism              0.122     9.483    
                         clock uncertainty           -0.111     9.372    
    SLICE_X26Y57         FDRE (Setup_fdre_C_CE)      -0.219     9.153    fmchc_python1300c_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[46]
  -------------------------------------------------------------------
                         required time                          9.153    
                         arrival time                          -8.610    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.543ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fmchc_python1300c_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.038ns  (logic 0.861ns (14.259%)  route 5.177ns (85.741%))
  Logic Levels:           8  (LUT2=5 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.361ns = ( 9.361 - 7.000 ) 
    Source Clock Delay      (SCD):    2.572ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.936     0.936    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19353, routed)       1.516     2.572    fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X6Y86          FDRE                                         r  fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDRE (Prop_fdre_C_Q)         0.308     2.880 r  fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=8, routed)           0.754     3.634    fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_avalid
    SLICE_X9Y88          LUT2 (Prop_lut2_I0_O)        0.053     3.687 f  fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.325     4.011    fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_0
    SLICE_X10Y88         LUT6 (Prop_lut6_I2_O)        0.053     4.064 r  fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=6, routed)           0.644     4.708    fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr_reg[2]
    SLICE_X17Y98         LUT2 (Prop_lut2_I0_O)        0.053     4.761 r  fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.417     5.178    fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X17Y98         LUT3 (Prop_lut3_I2_O)        0.065     5.243 r  fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=11, routed)          0.520     5.764    fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wready[0]
    SLICE_X17Y91         LUT2 (Prop_lut2_I1_O)        0.170     5.934 f  fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/s_axi_wready[3]_INST_0_i_2/O
                         net (fo=5, routed)           0.472     6.406    fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1_n_1
    SLICE_X14Y88         LUT6 (Prop_lut6_I0_O)        0.053     6.459 f  fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[3]_INST_0_i_1/O
                         net (fo=6, routed)           0.337     6.796    fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_reg[0]_1
    SLICE_X15Y86         LUT2 (Prop_lut2_I1_O)        0.053     6.849 r  fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[3]_INST_0/O
                         net (fo=3, routed)           0.783     7.632    fmchc_python1300c_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X18Y63         LUT2 (Prop_lut2_I0_O)        0.053     7.685 r  fmchc_python1300c_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0/O
                         net (fo=65, routed)          0.926     8.610    fmchc_python1300c_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0_n_0
    SLICE_X26Y57         FDRE                                         r  fmchc_python1300c_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.903     7.903    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113     8.016 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19353, routed)       1.345     9.361    fmchc_python1300c_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X26Y57         FDRE                                         r  fmchc_python1300c_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[8]/C
                         clock pessimism              0.122     9.483    
                         clock uncertainty           -0.111     9.372    
    SLICE_X26Y57         FDRE (Setup_fdre_C_CE)      -0.219     9.153    fmchc_python1300c_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[8]
  -------------------------------------------------------------------
                         required time                          9.153    
                         arrival time                          -8.610    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.550ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fmchc_python1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[48]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.003ns  (logic 0.861ns (14.342%)  route 5.142ns (85.658%))
  Logic Levels:           8  (LUT2=5 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.358ns = ( 9.358 - 7.000 ) 
    Source Clock Delay      (SCD):    2.572ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.936     0.936    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19353, routed)       1.516     2.572    fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X6Y86          FDRE                                         r  fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDRE (Prop_fdre_C_Q)         0.308     2.880 r  fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=8, routed)           0.754     3.634    fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_avalid
    SLICE_X9Y88          LUT2 (Prop_lut2_I0_O)        0.053     3.687 f  fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.325     4.011    fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_0
    SLICE_X10Y88         LUT6 (Prop_lut6_I2_O)        0.053     4.064 r  fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=6, routed)           0.644     4.708    fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr_reg[2]
    SLICE_X17Y98         LUT2 (Prop_lut2_I0_O)        0.053     4.761 r  fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.417     5.178    fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X17Y98         LUT3 (Prop_lut3_I2_O)        0.065     5.243 r  fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=11, routed)          0.520     5.764    fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wready[0]
    SLICE_X17Y91         LUT2 (Prop_lut2_I1_O)        0.170     5.934 f  fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/s_axi_wready[3]_INST_0_i_2/O
                         net (fo=5, routed)           0.470     6.404    fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1_n_1
    SLICE_X14Y88         LUT6 (Prop_lut6_I0_O)        0.053     6.457 f  fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=6, routed)           0.373     6.830    fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_reg[0]_0
    SLICE_X15Y84         LUT2 (Prop_lut2_I1_O)        0.053     6.883 r  fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.567     7.449    fmchc_python1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X20Y77         LUT2 (Prop_lut2_I0_O)        0.053     7.502 r  fmchc_python1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0/O
                         net (fo=65, routed)          1.073     8.575    fmchc_python1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0_n_0
    SLICE_X27Y62         FDRE                                         r  fmchc_python1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[48]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.903     7.903    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113     8.016 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19353, routed)       1.342     9.358    fmchc_python1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X27Y62         FDRE                                         r  fmchc_python1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[48]/C
                         clock pessimism              0.122     9.480    
                         clock uncertainty           -0.111     9.369    
    SLICE_X27Y62         FDRE (Setup_fdre_C_CE)      -0.244     9.125    fmchc_python1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[48]
  -------------------------------------------------------------------
                         required time                          9.125    
                         arrival time                          -8.575    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.587ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fmchc_python1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.968ns  (logic 0.861ns (14.427%)  route 5.107ns (85.573%))
  Logic Levels:           8  (LUT2=5 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.360ns = ( 9.360 - 7.000 ) 
    Source Clock Delay      (SCD):    2.572ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.936     0.936    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19353, routed)       1.516     2.572    fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X6Y86          FDRE                                         r  fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDRE (Prop_fdre_C_Q)         0.308     2.880 r  fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=8, routed)           0.754     3.634    fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_avalid
    SLICE_X9Y88          LUT2 (Prop_lut2_I0_O)        0.053     3.687 f  fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.325     4.011    fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_0
    SLICE_X10Y88         LUT6 (Prop_lut6_I2_O)        0.053     4.064 r  fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=6, routed)           0.644     4.708    fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr_reg[2]
    SLICE_X17Y98         LUT2 (Prop_lut2_I0_O)        0.053     4.761 r  fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.417     5.178    fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X17Y98         LUT3 (Prop_lut3_I2_O)        0.065     5.243 r  fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=11, routed)          0.520     5.764    fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wready[0]
    SLICE_X17Y91         LUT2 (Prop_lut2_I1_O)        0.170     5.934 f  fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/s_axi_wready[3]_INST_0_i_2/O
                         net (fo=5, routed)           0.470     6.404    fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1_n_1
    SLICE_X14Y88         LUT6 (Prop_lut6_I0_O)        0.053     6.457 f  fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=6, routed)           0.373     6.830    fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_reg[0]_0
    SLICE_X15Y84         LUT2 (Prop_lut2_I1_O)        0.053     6.883 r  fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.567     7.449    fmchc_python1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X20Y77         LUT2 (Prop_lut2_I0_O)        0.053     7.502 r  fmchc_python1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0/O
                         net (fo=65, routed)          1.037     8.540    fmchc_python1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0_n_0
    SLICE_X24Y60         FDRE                                         r  fmchc_python1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.903     7.903    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113     8.016 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19353, routed)       1.344     9.360    fmchc_python1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X24Y60         FDRE                                         r  fmchc_python1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[4]/C
                         clock pessimism              0.122     9.482    
                         clock uncertainty           -0.111     9.371    
    SLICE_X24Y60         FDRE (Setup_fdre_C_CE)      -0.244     9.127    fmchc_python1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[4]
  -------------------------------------------------------------------
                         required time                          9.127    
                         arrival time                          -8.540    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.587ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fmchc_python1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.968ns  (logic 0.861ns (14.427%)  route 5.107ns (85.573%))
  Logic Levels:           8  (LUT2=5 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.360ns = ( 9.360 - 7.000 ) 
    Source Clock Delay      (SCD):    2.572ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.936     0.936    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19353, routed)       1.516     2.572    fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X6Y86          FDRE                                         r  fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDRE (Prop_fdre_C_Q)         0.308     2.880 r  fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/Q
                         net (fo=8, routed)           0.754     3.634    fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_avalid
    SLICE_X9Y88          LUT2 (Prop_lut2_I0_O)        0.053     3.687 f  fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.325     4.011    fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_0
    SLICE_X10Y88         LUT6 (Prop_lut6_I2_O)        0.053     4.064 r  fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0_i_1/O
                         net (fo=6, routed)           0.644     4.708    fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr_reg[2]
    SLICE_X17Y98         LUT2 (Prop_lut2_I0_O)        0.053     4.761 r  fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.417     5.178    fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wvalid
    SLICE_X17Y98         LUT3 (Prop_lut3_I2_O)        0.065     5.243 r  fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=11, routed)          0.520     5.764    fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wready[0]
    SLICE_X17Y91         LUT2 (Prop_lut2_I1_O)        0.170     5.934 f  fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/s_axi_wready[3]_INST_0_i_2/O
                         net (fo=5, routed)           0.470     6.404    fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1_n_1
    SLICE_X14Y88         LUT6 (Prop_lut6_I0_O)        0.053     6.457 f  fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[1]_INST_0_i_1/O
                         net (fo=6, routed)           0.373     6.830    fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_reg[0]_0
    SLICE_X15Y84         LUT2 (Prop_lut2_I1_O)        0.053     6.883 r  fmchc_python1300c_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[1]_INST_0/O
                         net (fo=3, routed)           0.567     7.449    fmchc_python1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_wready
    SLICE_X20Y77         LUT2 (Prop_lut2_I0_O)        0.053     7.502 r  fmchc_python1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0/O
                         net (fo=65, routed)          1.037     8.540    fmchc_python1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[63]_i_1__0_n_0
    SLICE_X24Y60         FDRE                                         r  fmchc_python1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.903     7.903    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113     8.016 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19353, routed)       1.344     9.360    fmchc_python1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X24Y60         FDRE                                         r  fmchc_python1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[6]/C
                         clock pessimism              0.122     9.482    
                         clock uncertainty           -0.111     9.371    
    SLICE_X24Y60         FDRE (Setup_fdre_C_CE)      -0.244     9.127    fmchc_python1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[6]
  -------------------------------------------------------------------
                         required time                          9.127    
                         arrival time                          -8.540    
  -------------------------------------------------------------------
                         slack                                  0.587    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fmchc_python1300c_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.107ns (40.998%)  route 0.154ns (59.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.132ns
    Source Clock Delay      (SCD):    0.875ns
    Clock Pessimism Removal (CPR):    0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.316     0.316    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19353, routed)       0.533     0.875    fmchc_python1300c_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/m_axi_mm2s_aclk
    SLICE_X32Y100        FDRE                                         r  fmchc_python1300c_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.107     0.982 r  fmchc_python1300c_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31]/Q
                         net (fo=2, routed)           0.154     1.136    fmchc_python1300c_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_NUM_FSTORES_3.reg_module_start_address2_i_reg[31][31]
    SLICE_X33Y99         FDRE                                         r  fmchc_python1300c_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.350     0.350    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19353, routed)       0.752     1.132    fmchc_python1300c_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/m_axi_mm2s_aclk
    SLICE_X33Y99         FDRE                                         r  fmchc_python1300c_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]/C
                         clock pessimism             -0.038     1.094    
    SLICE_X33Y99         FDRE (Hold_fdre_C_D)         0.007     1.101    fmchc_python1300c_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/GEN_START_ADDR_REG[1].start_address_vid_reg[1][31]
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fmchc_python1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.165ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.316     0.316    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19353, routed)       0.583     0.925    fmchc_python1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X19Y88         FDRE                                         r  fmchc_python1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y88         FDRE (Prop_fdre_C_Q)         0.100     1.025 r  fmchc_python1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[12]/Q
                         net (fo=1, routed)           0.055     1.080    fmchc_python1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[12]
    SLICE_X18Y88         SRL16E                                       r  fmchc_python1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.350     0.350    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19353, routed)       0.785     1.165    fmchc_python1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X18Y88         SRL16E                                       r  fmchc_python1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4/CLK
                         clock pessimism             -0.229     0.936    
    SLICE_X18Y88         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.038    fmchc_python1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4
  -------------------------------------------------------------------
                         required time                         -1.038    
                         arrival time                           1.080    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fmchc_python1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.162ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.316     0.316    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19353, routed)       0.581     0.923    fmchc_python1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X19Y86         FDRE                                         r  fmchc_python1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y86         FDRE (Prop_fdre_C_Q)         0.100     1.023 r  fmchc_python1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[4]/Q
                         net (fo=1, routed)           0.055     1.078    fmchc_python1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[4]
    SLICE_X18Y86         SRL16E                                       r  fmchc_python1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.350     0.350    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19353, routed)       0.782     1.162    fmchc_python1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X18Y86         SRL16E                                       r  fmchc_python1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4/CLK
                         clock pessimism             -0.228     0.934    
    SLICE_X18Y86         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.036    fmchc_python1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fmchc_python1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.160ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.316     0.316    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19353, routed)       0.580     0.922    fmchc_python1300c_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/m_axi_mm2s_aclk
    SLICE_X19Y83         FDRE                                         r  fmchc_python1300c_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y83         FDRE (Prop_fdre_C_Q)         0.100     1.022 r  fmchc_python1300c_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/s_axis_cmd_tdata_reg[12]/Q
                         net (fo=1, routed)           0.055     1.077    fmchc_python1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axis_cmd_tdata_reg[63][12]
    SLICE_X18Y83         SRL16E                                       r  fmchc_python1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.350     0.350    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19353, routed)       0.780     1.160    fmchc_python1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_mm2s_aclk
    SLICE_X18Y83         SRL16E                                       r  fmchc_python1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4/CLK
                         clock pessimism             -0.227     0.933    
    SLICE_X18Y83         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.035    fmchc_python1300c_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.077    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4va/obsadpra0th5sh2dopseig5riz15csa/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fmchc_python1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4va/obsagfc2id5bxzd4ira14fdhp2ki/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.171ns (54.071%)  route 0.145ns (45.929%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.124ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.316     0.316    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19353, routed)       0.557     0.899    fmchc_python1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4va/obsaaarmk
    SLICE_X86Y98         FDRE                                         r  fmchc_python1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4va/obsadpra0th5sh2dopseig5riz15csa/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y98         FDRE (Prop_fdre_C_Q)         0.107     1.006 r  fmchc_python1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4va/obsadpra0th5sh2dopseig5riz15csa/Q
                         net (fo=2, routed)           0.145     1.151    fmchc_python1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4va/obsfdpra0th5sh2doa[3]
    SLICE_X86Y100        LUT6 (Prop_lut6_I0_O)        0.064     1.215 r  fmchc_python1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4va/obsfgfc2id5bxzd5crtx4feprd21/O
                         net (fo=1, routed)           0.000     1.215    fmchc_python1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4va/obsngfc2id5bxzd5crtx4feprd215dpzk
    SLICE_X86Y100        FDRE                                         r  fmchc_python1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4va/obsagfc2id5bxzd4ira14fdhp2ki/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.350     0.350    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19353, routed)       0.744     1.124    fmchc_python1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4va/obsaaarmk
    SLICE_X86Y100        FDRE                                         r  fmchc_python1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4va/obsagfc2id5bxzd4ira14fdhp2ki/C
                         clock pessimism             -0.038     1.086    
    SLICE_X86Y100        FDRE (Hold_fdre_C_D)         0.087     1.173    fmchc_python1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsidbcp3vs5qbh4va/obsagfc2id5bxzd4ira14fdhp2ki
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsavkgh3zuzm13iyzew5i5rbuinaajmj4ira12rcd5121rxb/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fmchc_python1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsfvkgh3tsnms5pul50jpz02t3twm3d4eg0vdd4spu0xey2nc55crtp4fepyq1yznu53ex23oj4s13ddh5kf4rq5jnjk/obsigfbnh4aaynk/obsih5seig5eiqg/CEM
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.199%)  route 0.107ns (51.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.316     0.316    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19353, routed)       0.557     0.899    fmchc_python1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsaaarmk
    SLICE_X87Y52         FDRE                                         r  fmchc_python1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsavkgh3zuzm13iyzew5i5rbuinaajmj4ira12rcd5121rxb/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y52         FDRE (Prop_fdre_C_Q)         0.100     0.999 r  fmchc_python1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsavkgh3zuzm13iyzew5i5rbuinaajmj4ira12rcd5121rxb/Q
                         net (fo=3, routed)           0.107     1.106    fmchc_python1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsfvkgh3tsnms5pul50jpz02t3twm3d4eg0vdd4spu0xey2nc55crtp4fepyq1yznu53ex23oj4s13ddh5kf4rq5jnjk/obsigfbnh4aaynk/obsavkgh3zuzm13iyzew5i5rbuinaajmj4ira12rcd5121rxb
    DSP48_X4Y20          DSP48E1                                      r  fmchc_python1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsfvkgh3tsnms5pul50jpz02t3twm3d4eg0vdd4spu0xey2nc55crtp4fepyq1yznu53ex23oj4s13ddh5kf4rq5jnjk/obsigfbnh4aaynk/obsih5seig5eiqg/CEM
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.350     0.350    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19353, routed)       0.821     1.201    fmchc_python1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsfvkgh3tsnms5pul50jpz02t3twm3d4eg0vdd4spu0xey2nc55crtp4fepyq1yznu53ex23oj4s13ddh5kf4rq5jnjk/obsigfbnh4aaynk/obsaaarmk
    DSP48_X4Y20          DSP48E1                                      r  fmchc_python1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsfvkgh3tsnms5pul50jpz02t3twm3d4eg0vdd4spu0xey2nc55crtp4fepyq1yznu53ex23oj4s13ddh5kf4rq5jnjk/obsigfbnh4aaynk/obsih5seig5eiqg/CLK
                         clock pessimism             -0.224     0.977    
    DSP48_X4Y20          DSP48E1 (Hold_dsp48e1_CLK_CEM)
                                                      0.085     1.062    fmchc_python1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsfvkgh3tsnms5pul50jpz02t3twm3d4eg0vdd4spu0xey2nc55crtp4fepyq1yznu53ex23oj4s13ddh5kf4rq5jnjk/obsigfbnh4aaynk/obsih5seig5eiqg
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.106    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/square_check_0/U0/square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/rs_rdata/data_p1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fmchc_python1300c_i/square_check_0/U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_Loo_1_U0/memcpy_rgb2_buff_rgb_U0/rgb2_in_addr_read_reg_209_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.118ns (42.179%)  route 0.162ns (57.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.937ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.316     0.316    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19353, routed)       0.595     0.937    fmchc_python1300c_i/square_check_0/U0/square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X58Y178        FDRE                                         r  fmchc_python1300c_i/square_check_0/U0/square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/rs_rdata/data_p1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y178        FDRE (Prop_fdre_C_Q)         0.118     1.055 r  fmchc_python1300c_i/square_check_0/U0/square_check_AXI_Lite_RGB_2_m_axi_U/bus_read/rs_rdata/data_p1_reg[18]/Q
                         net (fo=1, routed)           0.162     1.217    fmchc_python1300c_i/square_check_0/U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_Loo_1_U0/memcpy_rgb2_buff_rgb_U0/data_p1_reg[23][18]
    SLICE_X57Y178        FDRE                                         r  fmchc_python1300c_i/square_check_0/U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_Loo_1_U0/memcpy_rgb2_buff_rgb_U0/rgb2_in_addr_read_reg_209_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.350     0.350    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19353, routed)       0.817     1.197    fmchc_python1300c_i/square_check_0/U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_Loo_1_U0/memcpy_rgb2_buff_rgb_U0/ap_clk
    SLICE_X57Y178        FDRE                                         r  fmchc_python1300c_i/square_check_0/U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_Loo_1_U0/memcpy_rgb2_buff_rgb_U0/rgb2_in_addr_read_reg_209_reg[18]/C
                         clock pessimism             -0.066     1.131    
    SLICE_X57Y178        FDRE (Hold_fdre_C_D)         0.040     1.171    fmchc_python1300c_i/square_check_0/U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_Loo_1_U0/memcpy_rgb2_buff_rgb_U0/rgb2_in_addr_read_reg_209_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.171    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/write_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fmchc_python1300c_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_12_17/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.100ns (33.114%)  route 0.202ns (66.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.119ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.316     0.316    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19353, routed)       0.541     0.883    fmchc_python1300c_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/aclk
    SLICE_X67Y82         FDRE                                         r  fmchc_python1300c_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/write_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y82         FDRE (Prop_fdre_C_Q)         0.100     0.983 r  fmchc_python1300c_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/write_ptr_reg[2]/Q
                         net (fo=42, routed)          0.202     1.185    fmchc_python1300c_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_12_17/ADDRD2
    SLICE_X66Y81         RAMD32                                       r  fmchc_python1300c_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_12_17/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.350     0.350    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19353, routed)       0.739     1.119    fmchc_python1300c_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_12_17/WCLK
    SLICE_X66Y81         RAMD32                                       r  fmchc_python1300c_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_12_17/RAMA/CLK
                         clock pessimism             -0.225     0.894    
    SLICE_X66Y81         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.241     1.135    fmchc_python1300c_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.135    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/write_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fmchc_python1300c_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_12_17/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.100ns (33.114%)  route 0.202ns (66.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.119ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.316     0.316    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19353, routed)       0.541     0.883    fmchc_python1300c_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/aclk
    SLICE_X67Y82         FDRE                                         r  fmchc_python1300c_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/write_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y82         FDRE (Prop_fdre_C_Q)         0.100     0.983 r  fmchc_python1300c_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/write_ptr_reg[2]/Q
                         net (fo=42, routed)          0.202     1.185    fmchc_python1300c_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_12_17/ADDRD2
    SLICE_X66Y81         RAMD32                                       r  fmchc_python1300c_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_12_17/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.350     0.350    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19353, routed)       0.739     1.119    fmchc_python1300c_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_12_17/WCLK
    SLICE_X66Y81         RAMD32                                       r  fmchc_python1300c_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_12_17/RAMA_D1/CLK
                         clock pessimism             -0.225     0.894    
    SLICE_X66Y81         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.241     1.135    fmchc_python1300c_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.135    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/write_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fmchc_python1300c_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_12_17/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.100ns (33.114%)  route 0.202ns (66.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.119ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.316     0.316    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19353, routed)       0.541     0.883    fmchc_python1300c_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/aclk
    SLICE_X67Y82         FDRE                                         r  fmchc_python1300c_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/write_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y82         FDRE (Prop_fdre_C_Q)         0.100     0.983 r  fmchc_python1300c_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/write_ptr_reg[2]/Q
                         net (fo=42, routed)          0.202     1.185    fmchc_python1300c_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_12_17/ADDRD2
    SLICE_X66Y81         RAMD32                                       r  fmchc_python1300c_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_12_17/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.350     0.350    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19353, routed)       0.739     1.119    fmchc_python1300c_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_12_17/WCLK
    SLICE_X66Y81         RAMD32                                       r  fmchc_python1300c_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_12_17/RAMB/CLK
                         clock pessimism             -0.225     0.894    
    SLICE_X66Y81         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.241     1.135    fmchc_python1300c_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -1.135    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.292         7.000       3.708      DSP48_X3Y64    fmchc_python1300c_i/square_check_0/U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_Loo_1_U0/memcpy_rgb1_buff_rgb_U0/sum_i_i_reg_213_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.292         7.000       3.708      DSP48_X2Y64    fmchc_python1300c_i/square_check_0/U0/grp_dataflow_parent_loop_1_fu_145/dataflow_in_loop_Loo_1_U0/memcpy_rgb2_buff_rgb_U0/sum_i_i_reg_189_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         7.000       4.505      RAMB36_X4Y18   fmchc_python1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsahsc52mae0eqx5kc/obsigbbt2bftqik/obsaiqbt2rcbxzk/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.495         7.000       4.505      RAMB18_X3Y36   fmchc_python1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsahsc52mae0eqx5kc/obsigbbt2bftqik/obsfiqbt2rcbxzl/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         7.000       4.505      RAMB36_X4Y15   fmchc_python1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsfhsc52mae0eqx5dseqg/obsigbbt2bftqik/obsaiqbt2rcbxzk/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         7.000       4.505      RAMB36_X4Y16   fmchc_python1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsfhsc52mae0eqx5dseqg/obsigbbt2bftqik/obsfiqbt2rcbxzl/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.495         7.000       4.505      RAMB18_X4Y34   fmchc_python1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsiedkmeoira/obsfkqch2medpyefapra0sjqbuee/obsfhsc52mae0eqx5dseqg/obsigbbt2bftqik/obsiiqbt2rcbxzm/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.495         7.000       4.505      RAMB18_X3Y68   fmchc_python1300c_i/square_check_0/U0/square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.495         7.000       4.505      RAMB18_X3Y68   fmchc_python1300c_i/square_check_0/U0/square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_read/fifo_rdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.495         7.000       4.505      RAMB18_X2Y74   fmchc_python1300c_i/square_check_0/U0/square_check_AXI_Lite_RGB_1_N_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.910         3.500       2.590      SLICE_X30Y105  fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.910         3.500       2.590      SLICE_X30Y105  fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.910         3.500       2.590      SLICE_X30Y105  fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.910         3.500       2.590      SLICE_X30Y105  fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.910         3.500       2.590      SLICE_X30Y105  fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.910         3.500       2.590      SLICE_X30Y105  fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.910         3.500       2.590      SLICE_X30Y105  fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.910         3.500       2.590      SLICE_X30Y105  fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         3.500       2.590      SLICE_X66Y84   fmchc_python1300c_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         3.500       2.590      SLICE_X66Y84   fmchc_python1300c_i/v_rgb2ycrcb_0/U0/rgb2ycrcb_top_inst/axi_in_fifo/U_AXIS_SYNC_FIFO/mem1/GenerateDoutWriteFirstA.mem_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         3.500       2.590      SLICE_X70Y112  fmchc_python1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsnvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205g153a5id/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         3.500       2.590      SLICE_X70Y112  fmchc_python1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsnvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205g153a5id/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         3.500       2.590      SLICE_X70Y112  fmchc_python1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsnvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205g153a5id/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         3.500       2.590      SLICE_X70Y112  fmchc_python1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsnvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205g153a5id/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         3.500       2.590      SLICE_X70Y112  fmchc_python1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsnvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205g153a5id/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         3.500       2.590      SLICE_X70Y112  fmchc_python1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsnvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205g153a5id/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.910         3.500       2.590      SLICE_X70Y112  fmchc_python1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsnvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205g153a5id/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.910         3.500       2.590      SLICE_X70Y112  fmchc_python1300c_i/v_cfa_0/U0/obsibbid2thd5yqnjed/obsnafzd2ig5quqfha/obsa2putxm1pw1zrtpvgzjza/obsfgbbrl/obsnvbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205g153a5id/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         3.500       2.590      SLICE_X90Y55   fmchc_python1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4pb/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.910         3.500       2.590      SLICE_X90Y55   fmchc_python1300c_i/v_osd_0/U0/obsa2pwlnh5n4ld/obsf2mw0p4so3tn4zog5hy15uxrju0gvk/obsn2mw0p4so3tn41pggn4u1fhc/obsfgbbrl/obsavbbuiraeysooke5jcijrfeqrje2t4egtaqz4ira1205ipzv4pb/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[2] }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y3  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_idelay.serdesidelayrefclk/IDELAYCTRL_INST[0].u_idelayctrl/REFCLK
Min Period  n/a     BUFG/I             n/a            1.600         5.000       3.400      BUFGCTRL_X0Y19   fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
Max Period  n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y3  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_idelay.serdesidelayrefclk/IDELAYCTRL_INST[0].u_idelayctrl/REFCLK



---------------------------------------------------------------------------------------------------
From Clock:  hdmii_clk
  To Clock:  hdmii_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.674ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.585ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.674ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/avnet_hdmi_in_0/U0/video_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmchc_python1300c_i/avnet_hdmi_in_0/U0/vblank_reg/D
                            (rising edge-triggered cell FDRE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             hdmii_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (hdmii_clk rise@6.730ns - hdmii_clk rise@0.000ns)
  Data Path Delay:        3.084ns  (logic 0.467ns (15.143%)  route 2.617ns (84.857%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.050ns = ( 8.780 - 6.730 ) 
    Source Clock Delay      (SCD):    2.227ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    L5                   IBUF (Prop_ibuf_I_O)         0.663     0.663 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     1.144    fmchc_python1300c_i/avnet_hdmi_in_0/U0/io_hdmii_clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.377     1.521 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/regional_clocking_bufr.BUFR_HDMI_CLK/O
                         net (fo=245, routed)         0.706     2.227    fmchc_python1300c_i/avnet_hdmi_in_0/U0/hdmii_clk
    SLICE_X102Y120       FDRE                                         r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/video_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y120       FDRE (Prop_fdre_C_Q)         0.308     2.535 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/video_r_reg[13]/Q
                         net (fo=5, routed)           1.303     3.838    fmchc_python1300c_i/avnet_hdmi_in_0/U0/video_r[13]
    SLICE_X92Y111        LUT5 (Prop_lut5_I3_O)        0.053     3.891 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/vblank_i_9/O
                         net (fo=1, routed)           0.756     4.647    fmchc_python1300c_i/avnet_hdmi_in_0/U0/vblank_i_9_n_0
    SLICE_X92Y107        LUT5 (Prop_lut5_I1_O)        0.053     4.700 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/vblank_i_3/O
                         net (fo=2, routed)           0.558     5.258    fmchc_python1300c_i/avnet_hdmi_in_0/U0/eav_vb
    SLICE_X91Y108        LUT5 (Prop_lut5_I2_O)        0.053     5.311 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/vblank_i_1/O
                         net (fo=1, routed)           0.000     5.311    fmchc_python1300c_i/avnet_hdmi_in_0/U0/vblank_i_1_n_0
    SLICE_X91Y108        FDRE                                         r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/vblank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmii_clk rise edge)
                                                      6.730     6.730 r  
    L5                                                0.000     6.730 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     6.730    IO_HDMII_clk
    L5                   IBUF (Prop_ibuf_I_O)         0.538     7.268 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=2, routed)           0.407     7.675    fmchc_python1300c_i/avnet_hdmi_in_0/U0/io_hdmii_clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.370     8.045 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/regional_clocking_bufr.BUFR_HDMI_CLK/O
                         net (fo=245, routed)         0.735     8.780    fmchc_python1300c_i/avnet_hdmi_in_0/U0/hdmii_clk
    SLICE_X91Y108        FDRE                                         r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/vblank_reg/C
                         clock pessimism              0.206     8.986    
                         clock uncertainty           -0.035     8.951    
    SLICE_X91Y108        FDRE (Setup_fdre_C_D)        0.034     8.985    fmchc_python1300c_i/avnet_hdmi_in_0/U0/vblank_reg
  -------------------------------------------------------------------
                         required time                          8.985    
                         arrival time                          -5.311    
  -------------------------------------------------------------------
                         slack                                  3.674    

Slack (MET) :             3.675ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/avnet_hdmi_in_0/U0/video_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmchc_python1300c_i/avnet_hdmi_in_0/U0/de_reg/D
                            (rising edge-triggered cell FDRE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             hdmii_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (hdmii_clk rise@6.730ns - hdmii_clk rise@0.000ns)
  Data Path Delay:        3.084ns  (logic 0.467ns (15.143%)  route 2.617ns (84.857%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.050ns = ( 8.780 - 6.730 ) 
    Source Clock Delay      (SCD):    2.227ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    L5                   IBUF (Prop_ibuf_I_O)         0.663     0.663 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     1.144    fmchc_python1300c_i/avnet_hdmi_in_0/U0/io_hdmii_clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.377     1.521 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/regional_clocking_bufr.BUFR_HDMI_CLK/O
                         net (fo=245, routed)         0.706     2.227    fmchc_python1300c_i/avnet_hdmi_in_0/U0/hdmii_clk
    SLICE_X102Y120       FDRE                                         r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/video_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y120       FDRE (Prop_fdre_C_Q)         0.308     2.535 f  fmchc_python1300c_i/avnet_hdmi_in_0/U0/video_r_reg[13]/Q
                         net (fo=5, routed)           1.303     3.838    fmchc_python1300c_i/avnet_hdmi_in_0/U0/video_r[13]
    SLICE_X92Y111        LUT5 (Prop_lut5_I3_O)        0.053     3.891 f  fmchc_python1300c_i/avnet_hdmi_in_0/U0/vblank_i_9/O
                         net (fo=1, routed)           0.756     4.647    fmchc_python1300c_i/avnet_hdmi_in_0/U0/vblank_i_9_n_0
    SLICE_X92Y107        LUT5 (Prop_lut5_I1_O)        0.053     4.700 f  fmchc_python1300c_i/avnet_hdmi_in_0/U0/vblank_i_3/O
                         net (fo=2, routed)           0.558     5.258    fmchc_python1300c_i/avnet_hdmi_in_0/U0/eav_vb
    SLICE_X91Y108        LUT5 (Prop_lut5_I2_O)        0.053     5.311 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/de_i_1/O
                         net (fo=1, routed)           0.000     5.311    fmchc_python1300c_i/avnet_hdmi_in_0/U0/de_i_1_n_0
    SLICE_X91Y108        FDRE                                         r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/de_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmii_clk rise edge)
                                                      6.730     6.730 r  
    L5                                                0.000     6.730 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     6.730    IO_HDMII_clk
    L5                   IBUF (Prop_ibuf_I_O)         0.538     7.268 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=2, routed)           0.407     7.675    fmchc_python1300c_i/avnet_hdmi_in_0/U0/io_hdmii_clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.370     8.045 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/regional_clocking_bufr.BUFR_HDMI_CLK/O
                         net (fo=245, routed)         0.735     8.780    fmchc_python1300c_i/avnet_hdmi_in_0/U0/hdmii_clk
    SLICE_X91Y108        FDRE                                         r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/de_reg/C
                         clock pessimism              0.206     8.986    
                         clock uncertainty           -0.035     8.951    
    SLICE_X91Y108        FDRE (Setup_fdre_C_D)        0.035     8.986    fmchc_python1300c_i/avnet_hdmi_in_0/U0/de_reg
  -------------------------------------------------------------------
                         required time                          8.986    
                         arrival time                          -5.311    
  -------------------------------------------------------------------
                         slack                                  3.675    

Slack (MET) :             3.678ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/avnet_hdmi_in_0/U0/pos_edge_iob_ffs.iob_video_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmchc_python1300c_i/avnet_hdmi_in_0/U0/video_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             hdmii_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (hdmii_clk rise@6.730ns - hdmii_clk rise@0.000ns)
  Data Path Delay:        2.309ns  (logic 0.453ns (19.617%)  route 1.856ns (80.383%))
  Logic Levels:           0  
  Clock Path Skew:        -0.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.989ns = ( 8.719 - 6.730 ) 
    Source Clock Delay      (SCD):    2.754ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    L5                   IBUF (Prop_ibuf_I_O)         0.663     0.663 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=2, routed)           0.392     1.055    fmchc_python1300c_i/avnet_hdmi_in_0/U0/io_hdmii_clk
    BUFIO_X1Y10          BUFIO (Prop_bufio_I_O)       1.312     2.367 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/regional_clocking_bufr.BUFIO_HDMI_CLK/O
                         net (fo=17, routed)          0.387     2.754    fmchc_python1300c_i/avnet_hdmi_in_0/U0/bufio_hdmii_clk
    ILOGIC_X1Y147        FDRE                                         r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/pos_edge_iob_ffs.iob_video_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y147        FDRE (Prop_fdre_C_Q)         0.453     3.207 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/pos_edge_iob_ffs.iob_video_r_reg[8]/Q
                         net (fo=1, routed)           1.856     5.063    fmchc_python1300c_i/avnet_hdmi_in_0/U0/iob_video_r[8]
    SLICE_X96Y112        FDRE                                         r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/video_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmii_clk rise edge)
                                                      6.730     6.730 r  
    L5                                                0.000     6.730 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     6.730    IO_HDMII_clk
    L5                   IBUF (Prop_ibuf_I_O)         0.538     7.268 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=2, routed)           0.407     7.675    fmchc_python1300c_i/avnet_hdmi_in_0/U0/io_hdmii_clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.370     8.045 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/regional_clocking_bufr.BUFR_HDMI_CLK/O
                         net (fo=245, routed)         0.674     8.719    fmchc_python1300c_i/avnet_hdmi_in_0/U0/hdmii_clk
    SLICE_X96Y112        FDRE                                         r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/video_r_reg[8]/C
                         clock pessimism              0.125     8.844    
                         clock uncertainty           -0.035     8.809    
    SLICE_X96Y112        FDRE (Setup_fdre_C_D)       -0.067     8.742    fmchc_python1300c_i/avnet_hdmi_in_0/U0/video_r_reg[8]
  -------------------------------------------------------------------
                         required time                          8.742    
                         arrival time                          -5.063    
  -------------------------------------------------------------------
                         slack                                  3.678    

Slack (MET) :             3.701ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/avnet_hdmi_in_0/U0/video_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmchc_python1300c_i/avnet_hdmi_in_0/U0/sav_va_d3_reg_srl3/D
                            (rising edge-triggered cell SRL16E clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             hdmii_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (hdmii_clk rise@6.730ns - hdmii_clk rise@0.000ns)
  Data Path Delay:        2.985ns  (logic 0.520ns (17.419%)  route 2.465ns (82.581%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.050ns = ( 8.780 - 6.730 ) 
    Source Clock Delay      (SCD):    2.238ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    L5                   IBUF (Prop_ibuf_I_O)         0.663     0.663 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     1.144    fmchc_python1300c_i/avnet_hdmi_in_0/U0/io_hdmii_clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.377     1.521 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/regional_clocking_bufr.BUFR_HDMI_CLK/O
                         net (fo=245, routed)         0.717     2.238    fmchc_python1300c_i/avnet_hdmi_in_0/U0/hdmii_clk
    SLICE_X96Y112        FDRE                                         r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/video_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y112        FDRE (Prop_fdre_C_Q)         0.308     2.546 f  fmchc_python1300c_i/avnet_hdmi_in_0/U0/video_r_reg[9]/Q
                         net (fo=5, routed)           1.137     3.683    fmchc_python1300c_i/avnet_hdmi_in_0/U0/video_r[9]
    SLICE_X94Y110        LUT4 (Prop_lut4_I0_O)        0.053     3.736 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/vblank_i_26/O
                         net (fo=1, routed)           0.308     4.044    fmchc_python1300c_i/avnet_hdmi_in_0/U0/vblank_i_26_n_0
    SLICE_X92Y109        LUT5 (Prop_lut5_I4_O)        0.053     4.097 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/vblank_i_15/O
                         net (fo=1, routed)           0.203     4.300    fmchc_python1300c_i/avnet_hdmi_in_0/U0/vblank_i_15_n_0
    SLICE_X92Y109        LUT6 (Prop_lut6_I5_O)        0.053     4.353 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/vblank_i_5/O
                         net (fo=2, routed)           0.565     4.918    fmchc_python1300c_i/avnet_hdmi_in_0/U0/vblank_i_5_n_0
    SLICE_X90Y107        LUT2 (Prop_lut2_I0_O)        0.053     4.971 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/sav_va_d3_reg_srl3_i_1/O
                         net (fo=1, routed)           0.252     5.223    fmchc_python1300c_i/avnet_hdmi_in_0/U0/sav_va
    SLICE_X90Y107        SRL16E                                       r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/sav_va_d3_reg_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmii_clk rise edge)
                                                      6.730     6.730 r  
    L5                                                0.000     6.730 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     6.730    IO_HDMII_clk
    L5                   IBUF (Prop_ibuf_I_O)         0.538     7.268 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=2, routed)           0.407     7.675    fmchc_python1300c_i/avnet_hdmi_in_0/U0/io_hdmii_clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.370     8.045 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/regional_clocking_bufr.BUFR_HDMI_CLK/O
                         net (fo=245, routed)         0.735     8.780    fmchc_python1300c_i/avnet_hdmi_in_0/U0/hdmii_clk
    SLICE_X90Y107        SRL16E                                       r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/sav_va_d3_reg_srl3/CLK
                         clock pessimism              0.206     8.986    
                         clock uncertainty           -0.035     8.951    
    SLICE_X90Y107        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.026     8.925    fmchc_python1300c_i/avnet_hdmi_in_0/U0/sav_va_d3_reg_srl3
  -------------------------------------------------------------------
                         required time                          8.925    
                         arrival time                          -5.223    
  -------------------------------------------------------------------
                         slack                                  3.701    

Slack (MET) :             3.778ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                            (rising edge-triggered cell FDPE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             hdmii_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (hdmii_clk rise@6.730ns - hdmii_clk rise@0.000ns)
  Data Path Delay:        2.448ns  (logic 0.452ns (18.465%)  route 1.996ns (81.535%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.088ns = ( 8.818 - 6.730 ) 
    Source Clock Delay      (SCD):    2.311ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    L5                   IBUF (Prop_ibuf_I_O)         0.663     0.663 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     1.144    fmchc_python1300c_i/avnet_hdmi_in_0/U0/io_hdmii_clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.377     1.521 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/regional_clocking_bufr.BUFR_HDMI_CLK/O
                         net (fo=245, routed)         0.790     2.311    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y104        FDPE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y104        FDPE (Prop_fdpe_C_Q)         0.246     2.557 f  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/Q
                         net (fo=3, routed)           0.557     3.115    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X69Y105        LUT3 (Prop_lut3_I0_O)        0.153     3.268 r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/wr_en_i/O
                         net (fo=3, routed)           0.586     3.853    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X69Y103        LUT2 (Prop_lut2_I0_O)        0.053     3.906 r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=35, routed)          0.853     4.759    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/WEA[0]
    RAMB36_X4Y20         RAMB36E1                                     r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock hdmii_clk rise edge)
                                                      6.730     6.730 r  
    L5                                                0.000     6.730 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     6.730    IO_HDMII_clk
    L5                   IBUF (Prop_ibuf_I_O)         0.538     7.268 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=2, routed)           0.407     7.675    fmchc_python1300c_i/avnet_hdmi_in_0/U0/io_hdmii_clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.370     8.045 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/regional_clocking_bufr.BUFR_HDMI_CLK/O
                         net (fo=245, routed)         0.773     8.818    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y20         RAMB36E1                                     r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.206     9.024    
                         clock uncertainty           -0.035     8.988    
    RAMB36_X4Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.451     8.537    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.537    
                         arrival time                          -4.759    
  -------------------------------------------------------------------
                         slack                                  3.778    

Slack (MET) :             3.778ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                            (rising edge-triggered cell FDPE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[1]
                            (rising edge-triggered cell RAMB36E1 clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             hdmii_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (hdmii_clk rise@6.730ns - hdmii_clk rise@0.000ns)
  Data Path Delay:        2.448ns  (logic 0.452ns (18.465%)  route 1.996ns (81.535%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.088ns = ( 8.818 - 6.730 ) 
    Source Clock Delay      (SCD):    2.311ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    L5                   IBUF (Prop_ibuf_I_O)         0.663     0.663 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     1.144    fmchc_python1300c_i/avnet_hdmi_in_0/U0/io_hdmii_clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.377     1.521 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/regional_clocking_bufr.BUFR_HDMI_CLK/O
                         net (fo=245, routed)         0.790     2.311    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y104        FDPE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y104        FDPE (Prop_fdpe_C_Q)         0.246     2.557 f  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/Q
                         net (fo=3, routed)           0.557     3.115    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X69Y105        LUT3 (Prop_lut3_I0_O)        0.153     3.268 r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/wr_en_i/O
                         net (fo=3, routed)           0.586     3.853    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X69Y103        LUT2 (Prop_lut2_I0_O)        0.053     3.906 r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=35, routed)          0.853     4.759    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/WEA[0]
    RAMB36_X4Y20         RAMB36E1                                     r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock hdmii_clk rise edge)
                                                      6.730     6.730 r  
    L5                                                0.000     6.730 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     6.730    IO_HDMII_clk
    L5                   IBUF (Prop_ibuf_I_O)         0.538     7.268 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=2, routed)           0.407     7.675    fmchc_python1300c_i/avnet_hdmi_in_0/U0/io_hdmii_clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.370     8.045 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/regional_clocking_bufr.BUFR_HDMI_CLK/O
                         net (fo=245, routed)         0.773     8.818    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y20         RAMB36E1                                     r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.206     9.024    
                         clock uncertainty           -0.035     8.988    
    RAMB36_X4Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[1])
                                                     -0.451     8.537    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.537    
                         arrival time                          -4.759    
  -------------------------------------------------------------------
                         slack                                  3.778    

Slack (MET) :             3.791ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/avnet_hdmi_in_0/U0/pos_edge_iob_ffs.iob_video_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmchc_python1300c_i/avnet_hdmi_in_0/U0/video_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             hdmii_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (hdmii_clk rise@6.730ns - hdmii_clk rise@0.000ns)
  Data Path Delay:        2.208ns  (logic 0.453ns (20.521%)  route 1.755ns (79.479%))
  Logic Levels:           0  
  Clock Path Skew:        -0.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.989ns = ( 8.719 - 6.730 ) 
    Source Clock Delay      (SCD):    2.754ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    L5                   IBUF (Prop_ibuf_I_O)         0.663     0.663 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=2, routed)           0.392     1.055    fmchc_python1300c_i/avnet_hdmi_in_0/U0/io_hdmii_clk
    BUFIO_X1Y10          BUFIO (Prop_bufio_I_O)       1.312     2.367 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/regional_clocking_bufr.BUFIO_HDMI_CLK/O
                         net (fo=17, routed)          0.387     2.754    fmchc_python1300c_i/avnet_hdmi_in_0/U0/bufio_hdmii_clk
    ILOGIC_X1Y148        FDRE                                         r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/pos_edge_iob_ffs.iob_video_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y148        FDRE (Prop_fdre_C_Q)         0.453     3.207 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/pos_edge_iob_ffs.iob_video_r_reg[9]/Q
                         net (fo=1, routed)           1.755     4.962    fmchc_python1300c_i/avnet_hdmi_in_0/U0/iob_video_r[9]
    SLICE_X96Y112        FDRE                                         r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/video_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmii_clk rise edge)
                                                      6.730     6.730 r  
    L5                                                0.000     6.730 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     6.730    IO_HDMII_clk
    L5                   IBUF (Prop_ibuf_I_O)         0.538     7.268 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=2, routed)           0.407     7.675    fmchc_python1300c_i/avnet_hdmi_in_0/U0/io_hdmii_clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.370     8.045 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/regional_clocking_bufr.BUFR_HDMI_CLK/O
                         net (fo=245, routed)         0.674     8.719    fmchc_python1300c_i/avnet_hdmi_in_0/U0/hdmii_clk
    SLICE_X96Y112        FDRE                                         r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/video_r_reg[9]/C
                         clock pessimism              0.125     8.844    
                         clock uncertainty           -0.035     8.809    
    SLICE_X96Y112        FDRE (Setup_fdre_C_D)       -0.056     8.753    fmchc_python1300c_i/avnet_hdmi_in_0/U0/video_r_reg[9]
  -------------------------------------------------------------------
                         required time                          8.753    
                         arrival time                          -4.962    
  -------------------------------------------------------------------
                         slack                                  3.791    

Slack (MET) :             3.951ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                            (rising edge-triggered cell FDPE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[2]
                            (rising edge-triggered cell RAMB36E1 clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             hdmii_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (hdmii_clk rise@6.730ns - hdmii_clk rise@0.000ns)
  Data Path Delay:        2.275ns  (logic 0.452ns (19.868%)  route 1.823ns (80.132%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.088ns = ( 8.818 - 6.730 ) 
    Source Clock Delay      (SCD):    2.311ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    L5                   IBUF (Prop_ibuf_I_O)         0.663     0.663 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     1.144    fmchc_python1300c_i/avnet_hdmi_in_0/U0/io_hdmii_clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.377     1.521 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/regional_clocking_bufr.BUFR_HDMI_CLK/O
                         net (fo=245, routed)         0.790     2.311    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y104        FDPE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y104        FDPE (Prop_fdpe_C_Q)         0.246     2.557 f  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/Q
                         net (fo=3, routed)           0.557     3.115    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X69Y105        LUT3 (Prop_lut3_I0_O)        0.153     3.268 r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/wr_en_i/O
                         net (fo=3, routed)           0.586     3.853    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X69Y103        LUT2 (Prop_lut2_I0_O)        0.053     3.906 r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=35, routed)          0.680     4.586    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/WEA[0]
    RAMB36_X4Y20         RAMB36E1                                     r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[2]
  -------------------------------------------------------------------    -------------------

                         (clock hdmii_clk rise edge)
                                                      6.730     6.730 r  
    L5                                                0.000     6.730 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     6.730    IO_HDMII_clk
    L5                   IBUF (Prop_ibuf_I_O)         0.538     7.268 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=2, routed)           0.407     7.675    fmchc_python1300c_i/avnet_hdmi_in_0/U0/io_hdmii_clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.370     8.045 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/regional_clocking_bufr.BUFR_HDMI_CLK/O
                         net (fo=245, routed)         0.773     8.818    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y20         RAMB36E1                                     r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.206     9.024    
                         clock uncertainty           -0.035     8.988    
    RAMB36_X4Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[2])
                                                     -0.451     8.537    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.537    
                         arrival time                          -4.586    
  -------------------------------------------------------------------
                         slack                                  3.951    

Slack (MET) :             3.951ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                            (rising edge-triggered cell FDPE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[3]
                            (rising edge-triggered cell RAMB36E1 clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             hdmii_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (hdmii_clk rise@6.730ns - hdmii_clk rise@0.000ns)
  Data Path Delay:        2.275ns  (logic 0.452ns (19.868%)  route 1.823ns (80.132%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.088ns = ( 8.818 - 6.730 ) 
    Source Clock Delay      (SCD):    2.311ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    L5                   IBUF (Prop_ibuf_I_O)         0.663     0.663 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     1.144    fmchc_python1300c_i/avnet_hdmi_in_0/U0/io_hdmii_clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.377     1.521 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/regional_clocking_bufr.BUFR_HDMI_CLK/O
                         net (fo=245, routed)         0.790     2.311    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y104        FDPE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y104        FDPE (Prop_fdpe_C_Q)         0.246     2.557 f  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/Q
                         net (fo=3, routed)           0.557     3.115    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/wr_rst_busy_i
    SLICE_X69Y105        LUT3 (Prop_lut3_I0_O)        0.153     3.268 r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/wr_en_i/O
                         net (fo=3, routed)           0.586     3.853    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X69Y103        LUT2 (Prop_lut2_I0_O)        0.053     3.906 r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=35, routed)          0.680     4.586    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/WEA[0]
    RAMB36_X4Y20         RAMB36E1                                     r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[3]
  -------------------------------------------------------------------    -------------------

                         (clock hdmii_clk rise edge)
                                                      6.730     6.730 r  
    L5                                                0.000     6.730 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     6.730    IO_HDMII_clk
    L5                   IBUF (Prop_ibuf_I_O)         0.538     7.268 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=2, routed)           0.407     7.675    fmchc_python1300c_i/avnet_hdmi_in_0/U0/io_hdmii_clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.370     8.045 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/regional_clocking_bufr.BUFR_HDMI_CLK/O
                         net (fo=245, routed)         0.773     8.818    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y20         RAMB36E1                                     r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.206     9.024    
                         clock uncertainty           -0.035     8.988    
    RAMB36_X4Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[3])
                                                     -0.451     8.537    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.537    
                         arrival time                          -4.586    
  -------------------------------------------------------------------
                         slack                                  3.951    

Slack (MET) :             4.006ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/avnet_hdmi_in_0/U0/pos_edge_iob_ffs.iob_video_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmchc_python1300c_i/avnet_hdmi_in_0/U0/video_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             hdmii_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (hdmii_clk rise@6.730ns - hdmii_clk rise@0.000ns)
  Data Path Delay:        1.974ns  (logic 0.453ns (22.953%)  route 1.521ns (77.047%))
  Logic Levels:           0  
  Clock Path Skew:        -0.648ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.980ns = ( 8.710 - 6.730 ) 
    Source Clock Delay      (SCD):    2.753ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    L5                   IBUF (Prop_ibuf_I_O)         0.663     0.663 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=2, routed)           0.392     1.055    fmchc_python1300c_i/avnet_hdmi_in_0/U0/io_hdmii_clk
    BUFIO_X1Y10          BUFIO (Prop_bufio_I_O)       1.312     2.367 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/regional_clocking_bufr.BUFIO_HDMI_CLK/O
                         net (fo=17, routed)          0.386     2.753    fmchc_python1300c_i/avnet_hdmi_in_0/U0/bufio_hdmii_clk
    ILOGIC_X1Y145        FDRE                                         r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/pos_edge_iob_ffs.iob_video_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y145        FDRE (Prop_fdre_C_Q)         0.453     3.206 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/pos_edge_iob_ffs.iob_video_r_reg[12]/Q
                         net (fo=1, routed)           1.521     4.727    fmchc_python1300c_i/avnet_hdmi_in_0/U0/iob_video_r[12]
    SLICE_X102Y120       FDRE                                         r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/video_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmii_clk rise edge)
                                                      6.730     6.730 r  
    L5                                                0.000     6.730 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     6.730    IO_HDMII_clk
    L5                   IBUF (Prop_ibuf_I_O)         0.538     7.268 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=2, routed)           0.407     7.675    fmchc_python1300c_i/avnet_hdmi_in_0/U0/io_hdmii_clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.370     8.045 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/regional_clocking_bufr.BUFR_HDMI_CLK/O
                         net (fo=245, routed)         0.665     8.710    fmchc_python1300c_i/avnet_hdmi_in_0/U0/hdmii_clk
    SLICE_X102Y120       FDRE                                         r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/video_r_reg[12]/C
                         clock pessimism              0.125     8.835    
                         clock uncertainty           -0.035     8.800    
    SLICE_X102Y120       FDRE (Setup_fdre_C_D)       -0.067     8.733    fmchc_python1300c_i/avnet_hdmi_in_0/U0/video_r_reg[12]
  -------------------------------------------------------------------
                         required time                          8.733    
                         arrival time                          -4.727    
  -------------------------------------------------------------------
                         slack                                  4.006    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/data_3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             hdmii_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmii_clk rise@0.000ns - hdmii_clk rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.107ns (25.160%)  route 0.318ns (74.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.994ns
    Source Clock Delay      (SCD):    0.709ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    L5                   IBUF (Prop_ibuf_I_O)         0.064     0.064 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.280    fmchc_python1300c_i/avnet_hdmi_in_0/U0/io_hdmii_clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.090     0.370 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/regional_clocking_bufr.BUFR_HDMI_CLK/O
                         net (fo=245, routed)         0.339     0.709    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X84Y107        FDRE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/data_3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y107        FDRE (Prop_fdre_C_Q)         0.107     0.816 r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/data_3_reg[5]/Q
                         net (fo=1, routed)           0.318     1.135    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[5]
    RAMB36_X4Y20         RAMB36E1                                     r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    L5                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     0.480    fmchc_python1300c_i/avnet_hdmi_in_0/U0/io_hdmii_clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.093     0.573 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/regional_clocking_bufr.BUFR_HDMI_CLK/O
                         net (fo=245, routed)         0.421     0.994    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y20         RAMB36E1                                     r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.203     0.791    
    RAMB36_X4Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.260     1.051    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.135    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             hdmii_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmii_clk rise@0.000ns - hdmii_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    0.716ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    L5                   IBUF (Prop_ibuf_I_O)         0.064     0.064 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.280    fmchc_python1300c_i/avnet_hdmi_in_0/U0/io_hdmii_clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.090     0.370 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/regional_clocking_bufr.BUFR_HDMI_CLK/O
                         net (fo=245, routed)         0.346     0.716    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X69Y100        FDCE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y100        FDCE (Prop_fdce_C_Q)         0.100     0.816 r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[8]/Q
                         net (fo=1, routed)           0.055     0.872    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/D[8]
    SLICE_X69Y100        FDCE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    L5                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     0.480    fmchc_python1300c_i/avnet_hdmi_in_0/U0/io_hdmii_clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.093     0.573 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/regional_clocking_bufr.BUFR_HDMI_CLK/O
                         net (fo=245, routed)         0.388     0.961    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X69Y100        FDCE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[8]/C
                         clock pessimism             -0.245     0.716    
    SLICE_X69Y100        FDCE (Hold_fdce_C_D)         0.049     0.765    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.765    
                         arrival time                           0.872    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             hdmii_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmii_clk rise@0.000ns - hdmii_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    0.716ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    L5                   IBUF (Prop_ibuf_I_O)         0.064     0.064 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.280    fmchc_python1300c_i/avnet_hdmi_in_0/U0/io_hdmii_clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.090     0.370 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/regional_clocking_bufr.BUFR_HDMI_CLK/O
                         net (fo=245, routed)         0.346     0.716    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X69Y101        FDCE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y101        FDCE (Prop_fdce_C_Q)         0.100     0.816 r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     0.872    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/D[0]
    SLICE_X69Y101        FDCE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    L5                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     0.480    fmchc_python1300c_i/avnet_hdmi_in_0/U0/io_hdmii_clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.093     0.573 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/regional_clocking_bufr.BUFR_HDMI_CLK/O
                         net (fo=245, routed)         0.388     0.961    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X69Y101        FDCE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.245     0.716    
    SLICE_X69Y101        FDCE (Hold_fdce_C_D)         0.047     0.763    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           0.872    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             hdmii_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmii_clk rise@0.000ns - hdmii_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    0.716ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    L5                   IBUF (Prop_ibuf_I_O)         0.064     0.064 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.280    fmchc_python1300c_i/avnet_hdmi_in_0/U0/io_hdmii_clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.090     0.370 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/regional_clocking_bufr.BUFR_HDMI_CLK/O
                         net (fo=245, routed)         0.346     0.716    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X69Y100        FDCE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y100        FDCE (Prop_fdce_C_Q)         0.100     0.816 r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     0.872    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/D[1]
    SLICE_X69Y100        FDCE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    L5                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     0.480    fmchc_python1300c_i/avnet_hdmi_in_0/U0/io_hdmii_clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.093     0.573 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/regional_clocking_bufr.BUFR_HDMI_CLK/O
                         net (fo=245, routed)         0.388     0.961    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X69Y100        FDCE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.245     0.716    
    SLICE_X69Y100        FDCE (Hold_fdce_C_D)         0.047     0.763    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           0.872    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             hdmii_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmii_clk rise@0.000ns - hdmii_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    0.716ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    L5                   IBUF (Prop_ibuf_I_O)         0.064     0.064 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.280    fmchc_python1300c_i/avnet_hdmi_in_0/U0/io_hdmii_clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.090     0.370 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/regional_clocking_bufr.BUFR_HDMI_CLK/O
                         net (fo=245, routed)         0.346     0.716    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X69Y100        FDCE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y100        FDCE (Prop_fdce_C_Q)         0.100     0.816 r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/Q
                         net (fo=1, routed)           0.055     0.872    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/D[5]
    SLICE_X69Y100        FDCE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    L5                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     0.480    fmchc_python1300c_i/avnet_hdmi_in_0/U0/io_hdmii_clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.093     0.573 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/regional_clocking_bufr.BUFR_HDMI_CLK/O
                         net (fo=245, routed)         0.388     0.961    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X69Y100        FDCE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/C
                         clock pessimism             -0.245     0.716    
    SLICE_X69Y100        FDCE (Hold_fdce_C_D)         0.047     0.763    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           0.872    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             hdmii_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmii_clk rise@0.000ns - hdmii_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    0.716ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    L5                   IBUF (Prop_ibuf_I_O)         0.064     0.064 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.280    fmchc_python1300c_i/avnet_hdmi_in_0/U0/io_hdmii_clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.090     0.370 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/regional_clocking_bufr.BUFR_HDMI_CLK/O
                         net (fo=245, routed)         0.346     0.716    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X71Y100        FDCE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y100        FDCE (Prop_fdce_C_Q)         0.100     0.816 r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/Q
                         net (fo=1, routed)           0.055     0.872    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/D[6]
    SLICE_X71Y100        FDCE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    L5                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     0.480    fmchc_python1300c_i/avnet_hdmi_in_0/U0/io_hdmii_clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.093     0.573 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/regional_clocking_bufr.BUFR_HDMI_CLK/O
                         net (fo=245, routed)         0.388     0.961    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X71Y100        FDCE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/C
                         clock pessimism             -0.245     0.716    
    SLICE_X71Y100        FDCE (Hold_fdce_C_D)         0.047     0.763    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           0.872    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             hdmii_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmii_clk rise@0.000ns - hdmii_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.715ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    L5                   IBUF (Prop_ibuf_I_O)         0.064     0.064 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.280    fmchc_python1300c_i/avnet_hdmi_in_0/U0/io_hdmii_clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.090     0.370 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/regional_clocking_bufr.BUFR_HDMI_CLK/O
                         net (fo=245, routed)         0.345     0.715    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y104        FDPE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y104        FDPE (Prop_fdpe_C_Q)         0.100     0.815 r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.055     0.871    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X69Y104        FDPE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    L5                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     0.480    fmchc_python1300c_i/avnet_hdmi_in_0/U0/io_hdmii_clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.093     0.573 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/regional_clocking_bufr.BUFR_HDMI_CLK/O
                         net (fo=245, routed)         0.387     0.960    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y104        FDPE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.245     0.715    
    SLICE_X69Y104        FDPE (Hold_fdpe_C_D)         0.047     0.762    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.762    
                         arrival time                           0.871    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/avnet_hdmi_in_0/U0/VIDEO_PORTS_16BIT_GEN.video_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmchc_python1300c_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/data_1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             hdmii_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmii_clk rise@0.000ns - hdmii_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.955ns
    Source Clock Delay      (SCD):    0.710ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    L5                   IBUF (Prop_ibuf_I_O)         0.064     0.064 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.280    fmchc_python1300c_i/avnet_hdmi_in_0/U0/io_hdmii_clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.090     0.370 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/regional_clocking_bufr.BUFR_HDMI_CLK/O
                         net (fo=245, routed)         0.340     0.710    fmchc_python1300c_i/avnet_hdmi_in_0/U0/hdmii_clk
    SLICE_X85Y106        FDRE                                         r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/VIDEO_PORTS_16BIT_GEN.video_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y106        FDRE (Prop_fdre_C_Q)         0.100     0.810 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/VIDEO_PORTS_16BIT_GEN.video_data_reg[10]/Q
                         net (fo=1, routed)           0.055     0.866    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/vid_data[10]
    SLICE_X85Y106        FDRE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/data_1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    L5                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     0.480    fmchc_python1300c_i/avnet_hdmi_in_0/U0/io_hdmii_clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.093     0.573 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/regional_clocking_bufr.BUFR_HDMI_CLK/O
                         net (fo=245, routed)         0.382     0.955    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/vid_io_in_clk
    SLICE_X85Y106        FDRE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/data_1_reg[10]/C
                         clock pessimism             -0.245     0.710    
    SLICE_X85Y106        FDRE (Hold_fdre_C_D)         0.047     0.757    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/data_1_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.757    
                         arrival time                           0.866    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             hdmii_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmii_clk rise@0.000ns - hdmii_clk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.118ns (34.910%)  route 0.220ns (65.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.994ns
    Source Clock Delay      (SCD):    0.716ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    L5                   IBUF (Prop_ibuf_I_O)         0.064     0.064 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.280    fmchc_python1300c_i/avnet_hdmi_in_0/U0/io_hdmii_clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.090     0.370 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/regional_clocking_bufr.BUFR_HDMI_CLK/O
                         net (fo=245, routed)         0.346     0.716    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X70Y101        FDCE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y101        FDCE (Prop_fdce_C_Q)         0.118     0.834 r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/Q
                         net (fo=3, routed)           0.220     1.054    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[5]
    RAMB36_X4Y20         RAMB36E1                                     r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    L5                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     0.480    fmchc_python1300c_i/avnet_hdmi_in_0/U0/io_hdmii_clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.093     0.573 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/regional_clocking_bufr.BUFR_HDMI_CLK/O
                         net (fo=245, routed)         0.421     0.994    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y20         RAMB36E1                                     r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.231     0.763    
    RAMB36_X4Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.946    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.946    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             hdmii_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmii_clk rise@0.000ns - hdmii_clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.118ns (34.777%)  route 0.221ns (65.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.994ns
    Source Clock Delay      (SCD):    0.716ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    L5                   IBUF (Prop_ibuf_I_O)         0.064     0.064 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.280    fmchc_python1300c_i/avnet_hdmi_in_0/U0/io_hdmii_clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.090     0.370 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/regional_clocking_bufr.BUFR_HDMI_CLK/O
                         net (fo=245, routed)         0.346     0.716    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X70Y101        FDCE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y101        FDCE (Prop_fdce_C_Q)         0.118     0.834 r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=3, routed)           0.221     1.056    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[3]
    RAMB36_X4Y20         RAMB36E1                                     r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    L5                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     0.480    fmchc_python1300c_i/avnet_hdmi_in_0/U0/io_hdmii_clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.093     0.573 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/regional_clocking_bufr.BUFR_HDMI_CLK/O
                         net (fo=245, routed)         0.421     0.994    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X4Y20         RAMB36E1                                     r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.231     0.763    
    RAMB36_X4Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.946    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.946    
                         arrival time                           1.056    
  -------------------------------------------------------------------
                         slack                                  0.110    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmii_clk
Waveform(ns):       { 0.000 3.365 }
Period(ns):         6.730
Sources:            { IO_HDMII_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFR/I              n/a            2.221         6.730       4.509      BUFR_X1Y9      fmchc_python1300c_i/avnet_hdmi_in_0/U0/regional_clocking_bufr.BUFR_HDMI_CLK/I
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         6.730       4.547      RAMB36_X4Y20   fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFIO/I             n/a            1.408         6.730       5.322      BUFIO_X1Y10    fmchc_python1300c_i/avnet_hdmi_in_0/U0/regional_clocking_bufr.BUFIO_HDMI_CLK/I
Min Period        n/a     FDRE/C              n/a            1.249         6.730       5.481      ILOGIC_X1Y113  fmchc_python1300c_i/avnet_hdmi_in_0/U0/pos_edge_iob_ffs.iob_spdif_r_reg/C
Min Period        n/a     FDRE/C              n/a            1.249         6.730       5.481      ILOGIC_X1Y141  fmchc_python1300c_i/avnet_hdmi_in_0/U0/pos_edge_iob_ffs.iob_video_r_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.249         6.730       5.481      ILOGIC_X1Y111  fmchc_python1300c_i/avnet_hdmi_in_0/U0/pos_edge_iob_ffs.iob_video_r_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.249         6.730       5.481      ILOGIC_X1Y112  fmchc_python1300c_i/avnet_hdmi_in_0/U0/pos_edge_iob_ffs.iob_video_r_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.249         6.730       5.481      ILOGIC_X1Y145  fmchc_python1300c_i/avnet_hdmi_in_0/U0/pos_edge_iob_ffs.iob_video_r_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.249         6.730       5.481      ILOGIC_X1Y146  fmchc_python1300c_i/avnet_hdmi_in_0/U0/pos_edge_iob_ffs.iob_video_r_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.249         6.730       5.481      ILOGIC_X1Y109  fmchc_python1300c_i/avnet_hdmi_in_0/U0/pos_edge_iob_ffs.iob_video_r_reg[14]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         3.365       2.585      SLICE_X90Y107  fmchc_python1300c_i/avnet_hdmi_in_0/U0/sav_va_d3_reg_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         3.365       2.585      SLICE_X90Y107  fmchc_python1300c_i/avnet_hdmi_in_0/U0/sav_va_d3_reg_srl3/CLK
Low Pulse Width   Slow    FDCE/C              n/a            0.400         3.365       2.965      SLICE_X70Y103  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         3.365       2.965      SLICE_X70Y103  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         3.365       2.965      SLICE_X70Y103  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[9]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400         3.365       2.965      SLICE_X69Y104  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400         3.365       2.965      SLICE_X69Y104  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         3.365       2.965      SLICE_X69Y105  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400         3.365       2.965      SLICE_X70Y105  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         3.365       2.965      SLICE_X71Y105  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/FORMATTER_INST/de_2_reg/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         3.365       2.585      SLICE_X90Y107  fmchc_python1300c_i/avnet_hdmi_in_0/U0/sav_va_d3_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.365       2.585      SLICE_X90Y107  fmchc_python1300c_i/avnet_hdmi_in_0/U0/sav_va_d3_reg_srl3/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.350         3.365       3.015      SLICE_X90Y108  fmchc_python1300c_i/avnet_hdmi_in_0/U0/VIDEO_PORTS_16BIT_GEN.video_de_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         3.365       3.015      SLICE_X91Y108  fmchc_python1300c_i/avnet_hdmi_in_0/U0/VIDEO_PORTS_16BIT_GEN.video_vblank_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         3.365       3.015      SLICE_X91Y108  fmchc_python1300c_i/avnet_hdmi_in_0/U0/de_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         3.365       3.015      SLICE_X90Y107  fmchc_python1300c_i/avnet_hdmi_in_0/U0/sav_va_d4_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         3.365       3.015      SLICE_X91Y108  fmchc_python1300c_i/avnet_hdmi_in_0/U0/vblank_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         3.365       3.015      SLICE_X88Y107  fmchc_python1300c_i/avnet_hdmi_in_0/U0/video_d2_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         3.365       3.015      SLICE_X89Y107  fmchc_python1300c_i/avnet_hdmi_in_0/U0/video_d2_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         3.365       3.015      SLICE_X91Y107  fmchc_python1300c_i/avnet_hdmi_in_0/U0/video_d2_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  video_clk
  To Clock:  video_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.365ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         video_clk
Waveform(ns):       { 0.000 3.365 }
Period(ns):         6.730
Sources:            { fmc_hdmi_cam_vclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         6.730       5.481      MMCME2_ADV_X1Y3  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       6.730       93.270     MMCME2_ADV_X1Y3  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         3.365       1.365      MMCME2_ADV_X1Y3  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         3.365       1.365      MMCME2_ADV_X1Y3  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         3.365       1.365      MMCME2_ADV_X1Y3  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         3.365       1.365      MMCME2_ADV_X1Y3  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_fmchc_python1300c_clk_wiz_0_0_1
  To Clock:  clk_out1_fmchc_python1300c_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.360ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.585ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.360ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/rst_processing_system7_0_148_5M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_out1_fmchc_python1300c_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise@6.730ns - clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.864ns  (logic 0.428ns (8.800%)  route 4.436ns (91.200%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.947ns = ( 4.783 - 6.730 ) 
    Source Clock Delay      (SCD):    -2.526ns
    Clock Pessimism Removal (CPR):    -0.678ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.658     0.658 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     1.888    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.794    -5.906 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.875    -4.031    fmchc_python1300c_i/clk_wiz_0/inst/clk_out1_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -3.911 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         1.385    -2.526    fmchc_python1300c_i/rst_processing_system7_0_148_5M/U0/slowest_sync_clk
    SLICE_X44Y137        FDRE                                         r  fmchc_python1300c_i/rst_processing_system7_0_148_5M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y137        FDRE (Prop_fdre_C_Q)         0.269    -2.257 f  fmchc_python1300c_i/rst_processing_system7_0_148_5M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=2, routed)           0.960    -1.297    fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X59Y123        LUT2 (Prop_lut2_I1_O)        0.053    -1.244 r  fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=46, routed)          2.436     1.192    fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X97Y72         LUT2 (Prop_lut2_I0_O)        0.053     1.245 r  fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=24, routed)          0.544     1.789    fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1_n_0
    SLICE_X91Y71         LUT3 (Prop_lut3_I0_O)        0.053     1.842 r  fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.496     2.338    fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X90Y71         FDRE                                         r  fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      6.730     6.730 r  
    D5                                                0.000     6.730 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     6.730    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.534     7.264 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149     8.413    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.788     1.625 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.385    fmchc_python1300c_i/clk_wiz_0/inst/clk_out1_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113     3.498 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         1.285     4.783    fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X90Y71         FDRE                                         r  fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[10]/C
                         clock pessimism             -0.678     4.104    
                         clock uncertainty           -0.062     4.042    
    SLICE_X90Y71         FDRE (Setup_fdre_C_R)       -0.344     3.698    fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[10]
  -------------------------------------------------------------------
                         required time                          3.698    
                         arrival time                          -2.338    
  -------------------------------------------------------------------
                         slack                                  1.360    

Slack (MET) :             1.360ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/rst_processing_system7_0_148_5M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_out1_fmchc_python1300c_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise@6.730ns - clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.864ns  (logic 0.428ns (8.800%)  route 4.436ns (91.200%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.947ns = ( 4.783 - 6.730 ) 
    Source Clock Delay      (SCD):    -2.526ns
    Clock Pessimism Removal (CPR):    -0.678ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.658     0.658 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     1.888    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.794    -5.906 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.875    -4.031    fmchc_python1300c_i/clk_wiz_0/inst/clk_out1_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -3.911 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         1.385    -2.526    fmchc_python1300c_i/rst_processing_system7_0_148_5M/U0/slowest_sync_clk
    SLICE_X44Y137        FDRE                                         r  fmchc_python1300c_i/rst_processing_system7_0_148_5M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y137        FDRE (Prop_fdre_C_Q)         0.269    -2.257 f  fmchc_python1300c_i/rst_processing_system7_0_148_5M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=2, routed)           0.960    -1.297    fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X59Y123        LUT2 (Prop_lut2_I1_O)        0.053    -1.244 r  fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=46, routed)          2.436     1.192    fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X97Y72         LUT2 (Prop_lut2_I0_O)        0.053     1.245 r  fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=24, routed)          0.544     1.789    fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1_n_0
    SLICE_X91Y71         LUT3 (Prop_lut3_I0_O)        0.053     1.842 r  fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.496     2.338    fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X90Y71         FDRE                                         r  fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      6.730     6.730 r  
    D5                                                0.000     6.730 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     6.730    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.534     7.264 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149     8.413    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.788     1.625 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.385    fmchc_python1300c_i/clk_wiz_0/inst/clk_out1_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113     3.498 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         1.285     4.783    fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X90Y71         FDRE                                         r  fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[11]/C
                         clock pessimism             -0.678     4.104    
                         clock uncertainty           -0.062     4.042    
    SLICE_X90Y71         FDRE (Setup_fdre_C_R)       -0.344     3.698    fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[11]
  -------------------------------------------------------------------
                         required time                          3.698    
                         arrival time                          -2.338    
  -------------------------------------------------------------------
                         slack                                  1.360    

Slack (MET) :             1.360ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/rst_processing_system7_0_148_5M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_out1_fmchc_python1300c_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise@6.730ns - clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.864ns  (logic 0.428ns (8.800%)  route 4.436ns (91.200%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.947ns = ( 4.783 - 6.730 ) 
    Source Clock Delay      (SCD):    -2.526ns
    Clock Pessimism Removal (CPR):    -0.678ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.658     0.658 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     1.888    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.794    -5.906 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.875    -4.031    fmchc_python1300c_i/clk_wiz_0/inst/clk_out1_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -3.911 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         1.385    -2.526    fmchc_python1300c_i/rst_processing_system7_0_148_5M/U0/slowest_sync_clk
    SLICE_X44Y137        FDRE                                         r  fmchc_python1300c_i/rst_processing_system7_0_148_5M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y137        FDRE (Prop_fdre_C_Q)         0.269    -2.257 f  fmchc_python1300c_i/rst_processing_system7_0_148_5M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=2, routed)           0.960    -1.297    fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X59Y123        LUT2 (Prop_lut2_I1_O)        0.053    -1.244 r  fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=46, routed)          2.436     1.192    fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X97Y72         LUT2 (Prop_lut2_I0_O)        0.053     1.245 r  fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=24, routed)          0.544     1.789    fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1_n_0
    SLICE_X91Y71         LUT3 (Prop_lut3_I0_O)        0.053     1.842 r  fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.496     2.338    fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X90Y71         FDRE                                         r  fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      6.730     6.730 r  
    D5                                                0.000     6.730 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     6.730    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.534     7.264 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149     8.413    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.788     1.625 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.385    fmchc_python1300c_i/clk_wiz_0/inst/clk_out1_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113     3.498 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         1.285     4.783    fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X90Y71         FDRE                                         r  fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[8]/C
                         clock pessimism             -0.678     4.104    
                         clock uncertainty           -0.062     4.042    
    SLICE_X90Y71         FDRE (Setup_fdre_C_R)       -0.344     3.698    fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                          3.698    
                         arrival time                          -2.338    
  -------------------------------------------------------------------
                         slack                                  1.360    

Slack (MET) :             1.360ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/rst_processing_system7_0_148_5M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_out1_fmchc_python1300c_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise@6.730ns - clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.864ns  (logic 0.428ns (8.800%)  route 4.436ns (91.200%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.947ns = ( 4.783 - 6.730 ) 
    Source Clock Delay      (SCD):    -2.526ns
    Clock Pessimism Removal (CPR):    -0.678ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.658     0.658 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     1.888    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.794    -5.906 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.875    -4.031    fmchc_python1300c_i/clk_wiz_0/inst/clk_out1_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -3.911 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         1.385    -2.526    fmchc_python1300c_i/rst_processing_system7_0_148_5M/U0/slowest_sync_clk
    SLICE_X44Y137        FDRE                                         r  fmchc_python1300c_i/rst_processing_system7_0_148_5M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y137        FDRE (Prop_fdre_C_Q)         0.269    -2.257 f  fmchc_python1300c_i/rst_processing_system7_0_148_5M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=2, routed)           0.960    -1.297    fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X59Y123        LUT2 (Prop_lut2_I1_O)        0.053    -1.244 r  fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=46, routed)          2.436     1.192    fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X97Y72         LUT2 (Prop_lut2_I0_O)        0.053     1.245 r  fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=24, routed)          0.544     1.789    fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1_n_0
    SLICE_X91Y71         LUT3 (Prop_lut3_I0_O)        0.053     1.842 r  fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.496     2.338    fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X90Y71         FDRE                                         r  fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      6.730     6.730 r  
    D5                                                0.000     6.730 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     6.730    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.534     7.264 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149     8.413    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.788     1.625 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.385    fmchc_python1300c_i/clk_wiz_0/inst/clk_out1_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113     3.498 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         1.285     4.783    fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X90Y71         FDRE                                         r  fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[9]/C
                         clock pessimism             -0.678     4.104    
                         clock uncertainty           -0.062     4.042    
    SLICE_X90Y71         FDRE (Setup_fdre_C_R)       -0.344     3.698    fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                          3.698    
                         arrival time                          -2.338    
  -------------------------------------------------------------------
                         slack                                  1.360    

Slack (MET) :             1.434ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/rst_processing_system7_0_148_5M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_out1_fmchc_python1300c_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise@6.730ns - clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.792ns  (logic 0.428ns (8.932%)  route 4.364ns (91.068%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.945ns = ( 4.785 - 6.730 ) 
    Source Clock Delay      (SCD):    -2.526ns
    Clock Pessimism Removal (CPR):    -0.678ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.658     0.658 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     1.888    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.794    -5.906 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.875    -4.031    fmchc_python1300c_i/clk_wiz_0/inst/clk_out1_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -3.911 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         1.385    -2.526    fmchc_python1300c_i/rst_processing_system7_0_148_5M/U0/slowest_sync_clk
    SLICE_X44Y137        FDRE                                         r  fmchc_python1300c_i/rst_processing_system7_0_148_5M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y137        FDRE (Prop_fdre_C_Q)         0.269    -2.257 f  fmchc_python1300c_i/rst_processing_system7_0_148_5M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=2, routed)           0.960    -1.297    fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X59Y123        LUT2 (Prop_lut2_I1_O)        0.053    -1.244 r  fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=46, routed)          2.436     1.192    fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X97Y72         LUT2 (Prop_lut2_I0_O)        0.053     1.245 r  fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=24, routed)          0.544     1.789    fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1_n_0
    SLICE_X91Y71         LUT3 (Prop_lut3_I0_O)        0.053     1.842 r  fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.424     2.266    fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X90Y69         FDRE                                         r  fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      6.730     6.730 r  
    D5                                                0.000     6.730 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     6.730    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.534     7.264 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149     8.413    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.788     1.625 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.385    fmchc_python1300c_i/clk_wiz_0/inst/clk_out1_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113     3.498 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         1.287     4.785    fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X90Y69         FDRE                                         r  fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]/C
                         clock pessimism             -0.678     4.106    
                         clock uncertainty           -0.062     4.044    
    SLICE_X90Y69         FDRE (Setup_fdre_C_R)       -0.344     3.700    fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                          3.700    
                         arrival time                          -2.266    
  -------------------------------------------------------------------
                         slack                                  1.434    

Slack (MET) :             1.434ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/rst_processing_system7_0_148_5M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_out1_fmchc_python1300c_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise@6.730ns - clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.792ns  (logic 0.428ns (8.932%)  route 4.364ns (91.068%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.945ns = ( 4.785 - 6.730 ) 
    Source Clock Delay      (SCD):    -2.526ns
    Clock Pessimism Removal (CPR):    -0.678ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.658     0.658 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     1.888    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.794    -5.906 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.875    -4.031    fmchc_python1300c_i/clk_wiz_0/inst/clk_out1_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -3.911 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         1.385    -2.526    fmchc_python1300c_i/rst_processing_system7_0_148_5M/U0/slowest_sync_clk
    SLICE_X44Y137        FDRE                                         r  fmchc_python1300c_i/rst_processing_system7_0_148_5M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y137        FDRE (Prop_fdre_C_Q)         0.269    -2.257 f  fmchc_python1300c_i/rst_processing_system7_0_148_5M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=2, routed)           0.960    -1.297    fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X59Y123        LUT2 (Prop_lut2_I1_O)        0.053    -1.244 r  fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=46, routed)          2.436     1.192    fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X97Y72         LUT2 (Prop_lut2_I0_O)        0.053     1.245 r  fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=24, routed)          0.544     1.789    fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1_n_0
    SLICE_X91Y71         LUT3 (Prop_lut3_I0_O)        0.053     1.842 r  fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.424     2.266    fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X90Y69         FDRE                                         r  fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      6.730     6.730 r  
    D5                                                0.000     6.730 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     6.730    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.534     7.264 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149     8.413    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.788     1.625 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.385    fmchc_python1300c_i/clk_wiz_0/inst/clk_out1_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113     3.498 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         1.287     4.785    fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X90Y69         FDRE                                         r  fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[1]/C
                         clock pessimism             -0.678     4.106    
                         clock uncertainty           -0.062     4.044    
    SLICE_X90Y69         FDRE (Setup_fdre_C_R)       -0.344     3.700    fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                          3.700    
                         arrival time                          -2.266    
  -------------------------------------------------------------------
                         slack                                  1.434    

Slack (MET) :             1.434ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/rst_processing_system7_0_148_5M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_out1_fmchc_python1300c_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise@6.730ns - clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.792ns  (logic 0.428ns (8.932%)  route 4.364ns (91.068%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.945ns = ( 4.785 - 6.730 ) 
    Source Clock Delay      (SCD):    -2.526ns
    Clock Pessimism Removal (CPR):    -0.678ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.658     0.658 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     1.888    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.794    -5.906 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.875    -4.031    fmchc_python1300c_i/clk_wiz_0/inst/clk_out1_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -3.911 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         1.385    -2.526    fmchc_python1300c_i/rst_processing_system7_0_148_5M/U0/slowest_sync_clk
    SLICE_X44Y137        FDRE                                         r  fmchc_python1300c_i/rst_processing_system7_0_148_5M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y137        FDRE (Prop_fdre_C_Q)         0.269    -2.257 f  fmchc_python1300c_i/rst_processing_system7_0_148_5M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=2, routed)           0.960    -1.297    fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X59Y123        LUT2 (Prop_lut2_I1_O)        0.053    -1.244 r  fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=46, routed)          2.436     1.192    fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X97Y72         LUT2 (Prop_lut2_I0_O)        0.053     1.245 r  fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=24, routed)          0.544     1.789    fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1_n_0
    SLICE_X91Y71         LUT3 (Prop_lut3_I0_O)        0.053     1.842 r  fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.424     2.266    fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X90Y69         FDRE                                         r  fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      6.730     6.730 r  
    D5                                                0.000     6.730 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     6.730    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.534     7.264 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149     8.413    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.788     1.625 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.385    fmchc_python1300c_i/clk_wiz_0/inst/clk_out1_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113     3.498 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         1.287     4.785    fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X90Y69         FDRE                                         r  fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[2]/C
                         clock pessimism             -0.678     4.106    
                         clock uncertainty           -0.062     4.044    
    SLICE_X90Y69         FDRE (Setup_fdre_C_R)       -0.344     3.700    fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                          3.700    
                         arrival time                          -2.266    
  -------------------------------------------------------------------
                         slack                                  1.434    

Slack (MET) :             1.434ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/rst_processing_system7_0_148_5M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_out1_fmchc_python1300c_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise@6.730ns - clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.792ns  (logic 0.428ns (8.932%)  route 4.364ns (91.068%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.945ns = ( 4.785 - 6.730 ) 
    Source Clock Delay      (SCD):    -2.526ns
    Clock Pessimism Removal (CPR):    -0.678ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.658     0.658 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     1.888    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.794    -5.906 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.875    -4.031    fmchc_python1300c_i/clk_wiz_0/inst/clk_out1_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -3.911 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         1.385    -2.526    fmchc_python1300c_i/rst_processing_system7_0_148_5M/U0/slowest_sync_clk
    SLICE_X44Y137        FDRE                                         r  fmchc_python1300c_i/rst_processing_system7_0_148_5M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y137        FDRE (Prop_fdre_C_Q)         0.269    -2.257 f  fmchc_python1300c_i/rst_processing_system7_0_148_5M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=2, routed)           0.960    -1.297    fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X59Y123        LUT2 (Prop_lut2_I1_O)        0.053    -1.244 r  fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=46, routed)          2.436     1.192    fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X97Y72         LUT2 (Prop_lut2_I0_O)        0.053     1.245 r  fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=24, routed)          0.544     1.789    fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1_n_0
    SLICE_X91Y71         LUT3 (Prop_lut3_I0_O)        0.053     1.842 r  fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.424     2.266    fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X90Y69         FDRE                                         r  fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      6.730     6.730 r  
    D5                                                0.000     6.730 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     6.730    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.534     7.264 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149     8.413    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.788     1.625 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.385    fmchc_python1300c_i/clk_wiz_0/inst/clk_out1_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113     3.498 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         1.287     4.785    fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X90Y69         FDRE                                         r  fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[3]/C
                         clock pessimism             -0.678     4.106    
                         clock uncertainty           -0.062     4.044    
    SLICE_X90Y69         FDRE (Setup_fdre_C_R)       -0.344     3.700    fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                          3.700    
                         arrival time                          -2.266    
  -------------------------------------------------------------------
                         slack                                  1.434    

Slack (MET) :             1.465ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/rst_processing_system7_0_148_5M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_out1_fmchc_python1300c_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise@6.730ns - clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.760ns  (logic 0.428ns (8.991%)  route 4.332ns (91.009%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.946ns = ( 4.784 - 6.730 ) 
    Source Clock Delay      (SCD):    -2.526ns
    Clock Pessimism Removal (CPR):    -0.678ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.658     0.658 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     1.888    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.794    -5.906 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.875    -4.031    fmchc_python1300c_i/clk_wiz_0/inst/clk_out1_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -3.911 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         1.385    -2.526    fmchc_python1300c_i/rst_processing_system7_0_148_5M/U0/slowest_sync_clk
    SLICE_X44Y137        FDRE                                         r  fmchc_python1300c_i/rst_processing_system7_0_148_5M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y137        FDRE (Prop_fdre_C_Q)         0.269    -2.257 f  fmchc_python1300c_i/rst_processing_system7_0_148_5M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=2, routed)           0.960    -1.297    fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X59Y123        LUT2 (Prop_lut2_I1_O)        0.053    -1.244 r  fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=46, routed)          2.436     1.192    fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X97Y72         LUT2 (Prop_lut2_I0_O)        0.053     1.245 r  fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=24, routed)          0.544     1.789    fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1_n_0
    SLICE_X91Y71         LUT3 (Prop_lut3_I0_O)        0.053     1.842 r  fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.392     2.234    fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X90Y70         FDRE                                         r  fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      6.730     6.730 r  
    D5                                                0.000     6.730 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     6.730    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.534     7.264 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149     8.413    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.788     1.625 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.385    fmchc_python1300c_i/clk_wiz_0/inst/clk_out1_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113     3.498 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         1.286     4.784    fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X90Y70         FDRE                                         r  fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]/C
                         clock pessimism             -0.678     4.105    
                         clock uncertainty           -0.062     4.043    
    SLICE_X90Y70         FDRE (Setup_fdre_C_R)       -0.344     3.699    fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                          3.699    
                         arrival time                          -2.234    
  -------------------------------------------------------------------
                         slack                                  1.465    

Slack (MET) :             1.465ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/rst_processing_system7_0_148_5M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_out1_fmchc_python1300c_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise@6.730ns - clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.760ns  (logic 0.428ns (8.991%)  route 4.332ns (91.009%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.946ns = ( 4.784 - 6.730 ) 
    Source Clock Delay      (SCD):    -2.526ns
    Clock Pessimism Removal (CPR):    -0.678ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.658     0.658 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     1.888    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.794    -5.906 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.875    -4.031    fmchc_python1300c_i/clk_wiz_0/inst/clk_out1_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -3.911 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         1.385    -2.526    fmchc_python1300c_i/rst_processing_system7_0_148_5M/U0/slowest_sync_clk
    SLICE_X44Y137        FDRE                                         r  fmchc_python1300c_i/rst_processing_system7_0_148_5M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y137        FDRE (Prop_fdre_C_Q)         0.269    -2.257 f  fmchc_python1300c_i/rst_processing_system7_0_148_5M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=2, routed)           0.960    -1.297    fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/resetn_out
    SLICE_X59Y123        LUT2 (Prop_lut2_I1_O)        0.053    -1.244 r  fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1/O
                         net (fo=46, routed)          2.436     1.192    fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0
    SLICE_X97Y72         LUT2 (Prop_lut2_I0_O)        0.053     1.245 r  fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1/O
                         net (fo=24, routed)          0.544     1.789    fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1_n_0
    SLICE_X91Y71         LUT3 (Prop_lut3_I0_O)        0.053     1.842 r  fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1/O
                         net (fo=12, routed)          0.392     2.234    fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0
    SLICE_X90Y70         FDRE                                         r  fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      6.730     6.730 r  
    D5                                                0.000     6.730 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     6.730    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.534     7.264 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149     8.413    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.788     1.625 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.385    fmchc_python1300c_i/clk_wiz_0/inst/clk_out1_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113     3.498 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         1.286     4.784    fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/clk
    SLICE_X90Y70         FDRE                                         r  fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]/C
                         clock pessimism             -0.678     4.105    
                         clock uncertainty           -0.062     4.043    
    SLICE_X90Y70         FDRE (Setup_fdre_C_R)       -0.344     3.699    fmchc_python1300c_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                          3.699    
                         arrival time                          -2.234    
  -------------------------------------------------------------------
                         slack                                  1.465    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d2_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmchc_python1300c_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[7]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_out1_fmchc_python1300c_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns - clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.118ns (52.720%)  route 0.106ns (47.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.060     0.060 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.563    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782    -2.219 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756    -1.463    fmchc_python1300c_i/clk_wiz_0/inst/clk_out1_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.437 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         0.574    -0.863    fmchc_python1300c_i/avnet_hdmi_out_0/U0/embed_syncs_l/clk
    SLICE_X102Y73        FDSE                                         r  fmchc_python1300c_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y73        FDSE (Prop_fdse_C_Q)         0.118    -0.745 r  fmchc_python1300c_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d2_reg[7]/Q
                         net (fo=1, routed)           0.106    -0.640    fmchc_python1300c_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d2[7]
    SLICE_X104Y73        SRL16E                                       r  fmchc_python1300c_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[7]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.778    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217    -2.439 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823    -1.616    fmchc_python1300c_i/clk_wiz_0/inst/clk_out1_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.586 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         0.773    -0.813    fmchc_python1300c_i/avnet_hdmi_out_0/U0/embed_syncs_l/clk
    SLICE_X104Y73        SRL16E                                       r  fmchc_python1300c_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[7]_srl3/CLK
                         clock pessimism             -0.020    -0.832    
    SLICE_X104Y73        SRL16E (Hold_srl16e_CLK_D)
                                                      0.092    -0.740    fmchc_python1300c_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[7]_srl3
  -------------------------------------------------------------------
                         required time                          0.740    
                         arrival time                          -0.640    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_out1_fmchc_python1300c_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns - clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.054ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.060     0.060 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.563    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782    -2.219 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756    -1.463    fmchc_python1300c_i/clk_wiz_0/inst/clk_out1_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.437 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         0.582    -0.855    fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X101Y57        FDCE                                         r  fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y57        FDCE (Prop_fdce_C_Q)         0.100    -0.755 r  fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[9]/Q
                         net (fo=1, routed)           0.055    -0.700    fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[9]_0[9]
    SLICE_X101Y57        FDCE                                         r  fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.778    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217    -2.439 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823    -1.616    fmchc_python1300c_i/clk_wiz_0/inst/clk_out1_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.586 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         0.784    -0.802    fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X101Y57        FDCE                                         r  fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[9]/C
                         clock pessimism             -0.054    -0.855    
    SLICE_X101Y57        FDCE (Hold_fdce_C_D)         0.049    -0.806    fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.806    
                         arrival time                          -0.700    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/rst_processing_system7_0_148_5M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmchc_python1300c_i/rst_processing_system7_0_148_5M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_out1_fmchc_python1300c_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns - clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.060     0.060 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.563    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782    -2.219 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756    -1.463    fmchc_python1300c_i/clk_wiz_0/inst/clk_out1_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.437 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         0.531    -0.906    fmchc_python1300c_i/rst_processing_system7_0_148_5M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X35Y140        FDRE                                         r  fmchc_python1300c_i/rst_processing_system7_0_148_5M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y140        FDRE (Prop_fdre_C_Q)         0.100    -0.806 r  fmchc_python1300c_i/rst_processing_system7_0_148_5M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.055    -0.751    fmchc_python1300c_i/rst_processing_system7_0_148_5M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X35Y140        FDRE                                         r  fmchc_python1300c_i/rst_processing_system7_0_148_5M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.778    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217    -2.439 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823    -1.616    fmchc_python1300c_i/clk_wiz_0/inst/clk_out1_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.586 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         0.737    -0.849    fmchc_python1300c_i/rst_processing_system7_0_148_5M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X35Y140        FDRE                                         r  fmchc_python1300c_i/rst_processing_system7_0_148_5M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.058    -0.906    
    SLICE_X35Y140        FDRE (Hold_fdre_C_D)         0.047    -0.859    fmchc_python1300c_i/rst_processing_system7_0_148_5M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.859    
                         arrival time                          -0.751    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_out1_fmchc_python1300c_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns - clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.054ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.060     0.060 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.563    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782    -2.219 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756    -1.463    fmchc_python1300c_i/clk_wiz_0/inst/clk_out1_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.437 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         0.582    -0.855    fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X101Y57        FDCE                                         r  fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y57        FDCE (Prop_fdce_C_Q)         0.100    -0.755 r  fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055    -0.700    fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[9]_0[1]
    SLICE_X101Y57        FDCE                                         r  fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.778    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217    -2.439 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823    -1.616    fmchc_python1300c_i/clk_wiz_0/inst/clk_out1_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.586 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         0.784    -0.802    fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X101Y57        FDCE                                         r  fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.054    -0.855    
    SLICE_X101Y57        FDCE (Hold_fdce_C_D)         0.047    -0.808    fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.808    
                         arrival time                          -0.700    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_out1_fmchc_python1300c_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns - clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.054ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.060     0.060 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.563    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782    -2.219 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756    -1.463    fmchc_python1300c_i/clk_wiz_0/inst/clk_out1_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.437 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         0.582    -0.855    fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X101Y57        FDCE                                         r  fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y57        FDCE (Prop_fdce_C_Q)         0.100    -0.755 r  fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[8]/Q
                         net (fo=1, routed)           0.055    -0.700    fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[9]_0[8]
    SLICE_X101Y57        FDCE                                         r  fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.778    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217    -2.439 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823    -1.616    fmchc_python1300c_i/clk_wiz_0/inst/clk_out1_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.586 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         0.784    -0.802    fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X101Y57        FDCE                                         r  fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[8]/C
                         clock pessimism             -0.054    -0.855    
    SLICE_X101Y57        FDCE (Hold_fdce_C_D)         0.047    -0.808    fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.808    
                         arrival time                          -0.700    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_out1_fmchc_python1300c_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns - clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.054ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.060     0.060 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.563    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782    -2.219 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756    -1.463    fmchc_python1300c_i/clk_wiz_0/inst/clk_out1_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.437 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         0.586    -0.851    fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X103Y56        FDCE                                         r  fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y56        FDCE (Prop_fdce_C_Q)         0.100    -0.751 r  fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055    -0.696    fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[9]_0[2]
    SLICE_X103Y56        FDCE                                         r  fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.778    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217    -2.439 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823    -1.616    fmchc_python1300c_i/clk_wiz_0/inst/clk_out1_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.586 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         0.788    -0.798    fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X103Y56        FDCE                                         r  fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.054    -0.851    
    SLICE_X103Y56        FDCE (Hold_fdce_C_D)         0.047    -0.804    fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.804    
                         arrival time                          -0.696    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_out1_fmchc_python1300c_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns - clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.854ns
    Clock Pessimism Removal (CPR):    0.054ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.060     0.060 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.563    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782    -2.219 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756    -1.463    fmchc_python1300c_i/clk_wiz_0/inst/clk_out1_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.437 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         0.583    -0.854    fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X101Y53        FDCE                                         r  fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y53        FDCE (Prop_fdce_C_Q)         0.100    -0.754 r  fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/Q
                         net (fo=1, routed)           0.055    -0.699    fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[9]_0[5]
    SLICE_X101Y53        FDCE                                         r  fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.778    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217    -2.439 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823    -1.616    fmchc_python1300c_i/clk_wiz_0/inst/clk_out1_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.586 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         0.785    -0.801    fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X101Y53        FDCE                                         r  fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/C
                         clock pessimism             -0.054    -0.854    
    SLICE_X101Y53        FDCE (Hold_fdce_C_D)         0.047    -0.807    fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.807    
                         arrival time                          -0.699    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_out1_fmchc_python1300c_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns - clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.054ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.060     0.060 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.563    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782    -2.219 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756    -1.463    fmchc_python1300c_i/clk_wiz_0/inst/clk_out1_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.437 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         0.582    -0.855    fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X101Y57        FDCE                                         r  fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y57        FDCE (Prop_fdce_C_Q)         0.100    -0.755 r  fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/Q
                         net (fo=1, routed)           0.055    -0.700    fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[9]_0[7]
    SLICE_X101Y57        FDCE                                         r  fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.778    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217    -2.439 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823    -1.616    fmchc_python1300c_i/clk_wiz_0/inst/clk_out1_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.586 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         0.784    -0.802    fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X101Y57        FDCE                                         r  fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/C
                         clock pessimism             -0.054    -0.855    
    SLICE_X101Y57        FDCE (Hold_fdce_C_D)         0.044    -0.811    fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.811    
                         arrival time                          -0.700    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmchc_python1300c_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d2_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_out1_fmchc_python1300c_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns - clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.161%)  route 0.081ns (38.839%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.041ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.060     0.060 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.563    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782    -2.219 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756    -1.463    fmchc_python1300c_i/clk_wiz_0/inst/clk_out1_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.437 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         0.575    -0.862    fmchc_python1300c_i/avnet_hdmi_out_0/U0/embed_syncs_l/clk
    SLICE_X105Y72        FDRE                                         r  fmchc_python1300c_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y72        FDRE (Prop_fdre_C_Q)         0.100    -0.762 r  fmchc_python1300c_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d1_reg[8]/Q
                         net (fo=1, routed)           0.081    -0.681    fmchc_python1300c_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d1[8]
    SLICE_X104Y72        LUT6 (Prop_lut6_I5_O)        0.028    -0.653 r  fmchc_python1300c_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d2[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.653    fmchc_python1300c_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d2[8]_i_1_n_0
    SLICE_X104Y72        FDSE                                         r  fmchc_python1300c_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.778    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217    -2.439 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823    -1.616    fmchc_python1300c_i/clk_wiz_0/inst/clk_out1_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.586 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         0.775    -0.811    fmchc_python1300c_i/avnet_hdmi_out_0/U0/embed_syncs_l/clk
    SLICE_X104Y72        FDSE                                         r  fmchc_python1300c_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d2_reg[8]/C
                         clock pessimism             -0.041    -0.851    
    SLICE_X104Y72        FDSE (Hold_fdse_C_D)         0.087    -0.764    fmchc_python1300c_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.764    
                         arrival time                          -0.653    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk_out1_fmchc_python1300c_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns - clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.100ns (60.429%)  route 0.065ns (39.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.060     0.060 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.563    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782    -2.219 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756    -1.463    fmchc_python1300c_i/clk_wiz_0/inst/clk_out1_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.437 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         0.579    -0.858    fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/rd_clk
    SLICE_X93Y62         FDRE                                         r  fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y62         FDRE (Prop_fdre_C_Q)         0.100    -0.758 r  fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=2, routed)           0.065    -0.693    fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/out
    SLICE_X93Y62         FDRE                                         r  fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.778    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217    -2.439 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823    -1.616    fmchc_python1300c_i/clk_wiz_0/inst/clk_out1_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.586 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         0.779    -0.807    fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X93Y62         FDRE                                         r  fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.052    -0.858    
    SLICE_X93Y62         FDRE (Hold_fdre_C_D)         0.047    -0.811    fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.811    
                         arrival time                          -0.693    
  -------------------------------------------------------------------
                         slack                                  0.118    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_fmchc_python1300c_clk_wiz_0_0_1
Waveform(ns):       { 0.000 3.365 }
Period(ns):         6.730
Sources:            { fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183         6.730       4.547      RAMB36_X5Y11     fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.600         6.730       5.130      BUFGCTRL_X0Y18   fmchc_python1300c_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     ODDR/C              n/a            1.249         6.730       5.481      OLOGIC_X1Y125    fmchc_python1300c_i/avnet_hdmi_out_0/U0/V6_GEN.ODDR_hdmio_clk_o/C
Min Period        n/a     ODDR/C              n/a            1.249         6.730       5.481      OLOGIC_X1Y125    fmchc_python1300c_i/avnet_hdmi_out_0/U0/V6_GEN.ODDR_hdmio_clk_t/C
Min Period        n/a     FDRE/C              n/a            1.249         6.730       5.481      OLOGIC_X1Y114    fmchc_python1300c_i/avnet_hdmi_out_0/U0/hdmio_spdif_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.249         6.730       5.481      OLOGIC_X1Y119    fmchc_python1300c_i/avnet_hdmi_out_0/U0/hdmio_video_o_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.249         6.730       5.481      OLOGIC_X1Y122    fmchc_python1300c_i/avnet_hdmi_out_0/U0/hdmio_video_o_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.249         6.730       5.481      OLOGIC_X1Y123    fmchc_python1300c_i/avnet_hdmi_out_0/U0/hdmio_video_o_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.249         6.730       5.481      OLOGIC_X1Y134    fmchc_python1300c_i/avnet_hdmi_out_0/U0/hdmio_video_o_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.249         6.730       5.481      OLOGIC_X1Y131    fmchc_python1300c_i/avnet_hdmi_out_0/U0/hdmio_video_o_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.730       206.630    MMCME2_ADV_X1Y3  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         3.365       2.585      SLICE_X108Y101   fmchc_python1300c_i/avnet_hdmi_out_0/U0/VIDEO_PORTS_16BIT_GEN.video_r_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         3.365       2.585      SLICE_X108Y110   fmchc_python1300c_i/avnet_hdmi_out_0/U0/VIDEO_PORTS_16BIT_GEN.video_r_reg[11]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         3.365       2.585      SLICE_X108Y117   fmchc_python1300c_i/avnet_hdmi_out_0/U0/VIDEO_PORTS_16BIT_GEN.video_r_reg[13]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         3.365       2.585      SLICE_X108Y117   fmchc_python1300c_i/avnet_hdmi_out_0/U0/VIDEO_PORTS_16BIT_GEN.video_r_reg[15]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         3.365       2.585      SLICE_X108Y101   fmchc_python1300c_i/avnet_hdmi_out_0/U0/VIDEO_PORTS_16BIT_GEN.video_r_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         3.365       2.585      SLICE_X108Y101   fmchc_python1300c_i/avnet_hdmi_out_0/U0/VIDEO_PORTS_16BIT_GEN.video_r_reg[3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         3.365       2.585      SLICE_X108Y110   fmchc_python1300c_i/avnet_hdmi_out_0/U0/VIDEO_PORTS_16BIT_GEN.video_r_reg[5]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         3.365       2.585      SLICE_X108Y74    fmchc_python1300c_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         3.365       2.585      SLICE_X104Y73    fmchc_python1300c_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[10]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         3.365       2.585      SLICE_X104Y73    fmchc_python1300c_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[11]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.365       2.585      SLICE_X108Y117   fmchc_python1300c_i/avnet_hdmi_out_0/U0/VIDEO_PORTS_16BIT_GEN.video_r_reg[13]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         3.365       2.585      SLICE_X108Y117   fmchc_python1300c_i/avnet_hdmi_out_0/U0/VIDEO_PORTS_16BIT_GEN.video_r_reg[13]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.365       2.585      SLICE_X108Y117   fmchc_python1300c_i/avnet_hdmi_out_0/U0/VIDEO_PORTS_16BIT_GEN.video_r_reg[15]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         3.365       2.585      SLICE_X108Y117   fmchc_python1300c_i/avnet_hdmi_out_0/U0/VIDEO_PORTS_16BIT_GEN.video_r_reg[15]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.365       2.585      SLICE_X108Y74    fmchc_python1300c_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.365       2.585      SLICE_X104Y73    fmchc_python1300c_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[10]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.365       2.585      SLICE_X104Y73    fmchc_python1300c_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[11]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.365       2.585      SLICE_X104Y73    fmchc_python1300c_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[12]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.365       2.585      SLICE_X104Y73    fmchc_python1300c_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[13]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         3.365       2.585      SLICE_X108Y72    fmchc_python1300c_i/avnet_hdmi_out_0/U0/embed_syncs_l/video_data_d5_reg[14]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_fmchc_python1300c_clk_wiz_0_0_1
  To Clock:  clk_out2_fmchc_python1300c_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.214ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.847ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.214ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@4.627ns period=9.254ns})
  Destination:            fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@4.627ns period=9.254ns})
  Path Group:             clk_out2_fmchc_python1300c_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.254ns  (clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise@9.254ns - clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.010ns  (logic 1.282ns (31.968%)  route 2.728ns (68.032%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.962ns = ( 7.291 - 9.254 ) 
    Source Clock Delay      (SCD):    -2.521ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.658     0.658 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     1.888    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.794    -5.906 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.875    -4.031    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.120    -3.911 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         1.390    -2.521    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X43Y144        FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y144        FDCE (Prop_fdce_C_Q)         0.246    -2.275 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[8]/Q
                         net (fo=9, routed)           1.209    -1.066    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[8]
    SLICE_X49Y142        LUT4 (Prop_lut4_I3_O)        0.153    -0.913 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_28/O
                         net (fo=1, routed)           0.000    -0.913    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_28_n_0
    SLICE_X49Y142        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    -0.600 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000    -0.600    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_8_n_0
    SLICE_X49Y143        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179    -0.421 f  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_4/CO[0]
                         net (fo=1, routed)           0.648     0.228    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_4_n_3
    SLICE_X44Y143        LUT3 (Prop_lut3_I0_O)        0.168     0.396 f  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_2/O
                         net (fo=3, routed)           0.259     0.655    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_2_n_0
    SLICE_X44Y145        LUT6 (Prop_lut6_I5_O)        0.170     0.825 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[17]_i_2/O
                         net (fo=18, routed)          0.612     1.436    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[17]_i_2_n_0
    SLICE_X43Y144        LUT2 (Prop_lut2_I0_O)        0.053     1.489 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[10]_i_1/O
                         net (fo=1, routed)           0.000     1.489    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[10]_i_1_n_0
    SLICE_X43Y144        FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      9.254     9.254 r  
    D5                                                0.000     9.254 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     9.254    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.534     9.787 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    10.936    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.788     4.148 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     5.908    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.113     6.021 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         1.270     7.291    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X43Y144        FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[10]/C
                         clock pessimism             -0.558     6.733    
                         clock uncertainty           -0.065     6.668    
    SLICE_X43Y144        FDCE (Setup_fdce_C_D)        0.035     6.703    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[10]
  -------------------------------------------------------------------
                         required time                          6.703    
                         arrival time                          -1.489    
  -------------------------------------------------------------------
                         slack                                  5.214    

Slack (MET) :             5.214ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@4.627ns period=9.254ns})
  Destination:            fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@4.627ns period=9.254ns})
  Path Group:             clk_out2_fmchc_python1300c_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.254ns  (clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise@9.254ns - clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.010ns  (logic 1.282ns (31.968%)  route 2.728ns (68.032%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.962ns = ( 7.291 - 9.254 ) 
    Source Clock Delay      (SCD):    -2.521ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.658     0.658 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     1.888    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.794    -5.906 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.875    -4.031    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.120    -3.911 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         1.390    -2.521    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X43Y144        FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y144        FDCE (Prop_fdce_C_Q)         0.246    -2.275 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[8]/Q
                         net (fo=9, routed)           1.209    -1.066    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[8]
    SLICE_X49Y142        LUT4 (Prop_lut4_I3_O)        0.153    -0.913 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_28/O
                         net (fo=1, routed)           0.000    -0.913    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_28_n_0
    SLICE_X49Y142        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    -0.600 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000    -0.600    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_8_n_0
    SLICE_X49Y143        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179    -0.421 f  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_4/CO[0]
                         net (fo=1, routed)           0.648     0.228    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_4_n_3
    SLICE_X44Y143        LUT3 (Prop_lut3_I0_O)        0.168     0.396 f  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_2/O
                         net (fo=3, routed)           0.259     0.655    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_2_n_0
    SLICE_X44Y145        LUT6 (Prop_lut6_I5_O)        0.170     0.825 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[17]_i_2/O
                         net (fo=18, routed)          0.612     1.436    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[17]_i_2_n_0
    SLICE_X43Y144        LUT2 (Prop_lut2_I0_O)        0.053     1.489 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[12]_i_1/O
                         net (fo=1, routed)           0.000     1.489    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[12]_i_1_n_0
    SLICE_X43Y144        FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      9.254     9.254 r  
    D5                                                0.000     9.254 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     9.254    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.534     9.787 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    10.936    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.788     4.148 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     5.908    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.113     6.021 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         1.270     7.291    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X43Y144        FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[12]/C
                         clock pessimism             -0.558     6.733    
                         clock uncertainty           -0.065     6.668    
    SLICE_X43Y144        FDCE (Setup_fdce_C_D)        0.035     6.703    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[12]
  -------------------------------------------------------------------
                         required time                          6.703    
                         arrival time                          -1.489    
  -------------------------------------------------------------------
                         slack                                  5.214    

Slack (MET) :             5.231ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@4.627ns period=9.254ns})
  Destination:            fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@4.627ns period=9.254ns})
  Path Group:             clk_out2_fmchc_python1300c_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.254ns  (clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise@9.254ns - clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.021ns  (logic 1.293ns (32.154%)  route 2.728ns (67.846%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.962ns = ( 7.291 - 9.254 ) 
    Source Clock Delay      (SCD):    -2.521ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.658     0.658 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     1.888    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.794    -5.906 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.875    -4.031    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.120    -3.911 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         1.390    -2.521    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X43Y144        FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y144        FDCE (Prop_fdce_C_Q)         0.246    -2.275 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[8]/Q
                         net (fo=9, routed)           1.209    -1.066    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[8]
    SLICE_X49Y142        LUT4 (Prop_lut4_I3_O)        0.153    -0.913 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_28/O
                         net (fo=1, routed)           0.000    -0.913    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_28_n_0
    SLICE_X49Y142        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    -0.600 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000    -0.600    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_8_n_0
    SLICE_X49Y143        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179    -0.421 f  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_4/CO[0]
                         net (fo=1, routed)           0.648     0.228    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_4_n_3
    SLICE_X44Y143        LUT3 (Prop_lut3_I0_O)        0.168     0.396 f  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_2/O
                         net (fo=3, routed)           0.259     0.655    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_2_n_0
    SLICE_X44Y145        LUT6 (Prop_lut6_I5_O)        0.170     0.825 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[17]_i_2/O
                         net (fo=18, routed)          0.612     1.436    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[17]_i_2_n_0
    SLICE_X43Y144        LUT2 (Prop_lut2_I0_O)        0.064     1.500 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[9]_i_1/O
                         net (fo=1, routed)           0.000     1.500    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[9]_i_1_n_0
    SLICE_X43Y144        FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      9.254     9.254 r  
    D5                                                0.000     9.254 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     9.254    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.534     9.787 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    10.936    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.788     4.148 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     5.908    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.113     6.021 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         1.270     7.291    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X43Y144        FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[9]/C
                         clock pessimism             -0.558     6.733    
                         clock uncertainty           -0.065     6.668    
    SLICE_X43Y144        FDCE (Setup_fdce_C_D)        0.063     6.731    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[9]
  -------------------------------------------------------------------
                         required time                          6.731    
                         arrival time                          -1.500    
  -------------------------------------------------------------------
                         slack                                  5.231    

Slack (MET) :             5.232ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@4.627ns period=9.254ns})
  Destination:            fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@4.627ns period=9.254ns})
  Path Group:             clk_out2_fmchc_python1300c_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.254ns  (clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise@9.254ns - clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.020ns  (logic 1.292ns (32.137%)  route 2.728ns (67.863%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.962ns = ( 7.291 - 9.254 ) 
    Source Clock Delay      (SCD):    -2.521ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.658     0.658 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     1.888    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.794    -5.906 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.875    -4.031    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.120    -3.911 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         1.390    -2.521    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X43Y144        FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y144        FDCE (Prop_fdce_C_Q)         0.246    -2.275 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[8]/Q
                         net (fo=9, routed)           1.209    -1.066    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[8]
    SLICE_X49Y142        LUT4 (Prop_lut4_I3_O)        0.153    -0.913 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_28/O
                         net (fo=1, routed)           0.000    -0.913    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_28_n_0
    SLICE_X49Y142        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    -0.600 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000    -0.600    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_8_n_0
    SLICE_X49Y143        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179    -0.421 f  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_4/CO[0]
                         net (fo=1, routed)           0.648     0.228    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_4_n_3
    SLICE_X44Y143        LUT3 (Prop_lut3_I0_O)        0.168     0.396 f  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_2/O
                         net (fo=3, routed)           0.259     0.655    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_2_n_0
    SLICE_X44Y145        LUT6 (Prop_lut6_I5_O)        0.170     0.825 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[17]_i_2/O
                         net (fo=18, routed)          0.612     1.436    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[17]_i_2_n_0
    SLICE_X43Y144        LUT2 (Prop_lut2_I0_O)        0.063     1.499 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[4]_i_1/O
                         net (fo=1, routed)           0.000     1.499    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[4]_i_1_n_0
    SLICE_X43Y144        FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      9.254     9.254 r  
    D5                                                0.000     9.254 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     9.254    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.534     9.787 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    10.936    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.788     4.148 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     5.908    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.113     6.021 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         1.270     7.291    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X43Y144        FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[4]/C
                         clock pessimism             -0.558     6.733    
                         clock uncertainty           -0.065     6.668    
    SLICE_X43Y144        FDCE (Setup_fdce_C_D)        0.063     6.731    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[4]
  -------------------------------------------------------------------
                         required time                          6.731    
                         arrival time                          -1.499    
  -------------------------------------------------------------------
                         slack                                  5.232    

Slack (MET) :             5.313ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@4.627ns period=9.254ns})
  Destination:            fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@4.627ns period=9.254ns})
  Path Group:             clk_out2_fmchc_python1300c_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.254ns  (clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise@9.254ns - clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.879ns  (logic 1.282ns (33.053%)  route 2.597ns (66.947%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.963ns = ( 7.290 - 9.254 ) 
    Source Clock Delay      (SCD):    -2.521ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.658     0.658 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     1.888    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.794    -5.906 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.875    -4.031    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.120    -3.911 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         1.390    -2.521    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X43Y144        FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y144        FDCE (Prop_fdce_C_Q)         0.246    -2.275 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[8]/Q
                         net (fo=9, routed)           1.209    -1.066    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[8]
    SLICE_X49Y142        LUT4 (Prop_lut4_I3_O)        0.153    -0.913 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_28/O
                         net (fo=1, routed)           0.000    -0.913    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_28_n_0
    SLICE_X49Y142        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    -0.600 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000    -0.600    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_8_n_0
    SLICE_X49Y143        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179    -0.421 f  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_4/CO[0]
                         net (fo=1, routed)           0.648     0.228    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_4_n_3
    SLICE_X44Y143        LUT3 (Prop_lut3_I0_O)        0.168     0.396 f  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_2/O
                         net (fo=3, routed)           0.259     0.655    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_2_n_0
    SLICE_X44Y145        LUT6 (Prop_lut6_I5_O)        0.170     0.825 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[17]_i_2/O
                         net (fo=18, routed)          0.480     1.305    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[17]_i_2_n_0
    SLICE_X44Y143        LUT2 (Prop_lut2_I0_O)        0.053     1.358 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[15]_i_1/O
                         net (fo=1, routed)           0.000     1.358    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[15]_i_1_n_0
    SLICE_X44Y143        FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      9.254     9.254 r  
    D5                                                0.000     9.254 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     9.254    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.534     9.787 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    10.936    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.788     4.148 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     5.908    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.113     6.021 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         1.269     7.290    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X44Y143        FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[15]/C
                         clock pessimism             -0.589     6.701    
                         clock uncertainty           -0.065     6.636    
    SLICE_X44Y143        FDCE (Setup_fdce_C_D)        0.035     6.671    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[15]
  -------------------------------------------------------------------
                         required time                          6.671    
                         arrival time                          -1.358    
  -------------------------------------------------------------------
                         slack                                  5.313    

Slack (MET) :             5.317ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@4.627ns period=9.254ns})
  Destination:            fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@4.627ns period=9.254ns})
  Path Group:             clk_out2_fmchc_python1300c_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.254ns  (clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise@9.254ns - clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.875ns  (logic 1.282ns (33.087%)  route 2.593ns (66.913%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.963ns = ( 7.290 - 9.254 ) 
    Source Clock Delay      (SCD):    -2.521ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.658     0.658 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     1.888    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.794    -5.906 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.875    -4.031    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.120    -3.911 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         1.390    -2.521    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X43Y144        FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y144        FDCE (Prop_fdce_C_Q)         0.246    -2.275 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[8]/Q
                         net (fo=9, routed)           1.209    -1.066    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[8]
    SLICE_X49Y142        LUT4 (Prop_lut4_I3_O)        0.153    -0.913 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_28/O
                         net (fo=1, routed)           0.000    -0.913    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_28_n_0
    SLICE_X49Y142        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    -0.600 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000    -0.600    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_8_n_0
    SLICE_X49Y143        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179    -0.421 f  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_4/CO[0]
                         net (fo=1, routed)           0.648     0.228    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_4_n_3
    SLICE_X44Y143        LUT3 (Prop_lut3_I0_O)        0.168     0.396 f  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_2/O
                         net (fo=3, routed)           0.259     0.655    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_2_n_0
    SLICE_X44Y145        LUT6 (Prop_lut6_I5_O)        0.170     0.825 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[17]_i_2/O
                         net (fo=18, routed)          0.476     1.301    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[17]_i_2_n_0
    SLICE_X44Y143        LUT2 (Prop_lut2_I0_O)        0.053     1.354 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[6]_i_1/O
                         net (fo=1, routed)           0.000     1.354    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[6]_i_1_n_0
    SLICE_X44Y143        FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      9.254     9.254 r  
    D5                                                0.000     9.254 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     9.254    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.534     9.787 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    10.936    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.788     4.148 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     5.908    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.113     6.021 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         1.269     7.290    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X44Y143        FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[6]/C
                         clock pessimism             -0.589     6.701    
                         clock uncertainty           -0.065     6.636    
    SLICE_X44Y143        FDCE (Setup_fdce_C_D)        0.035     6.671    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[6]
  -------------------------------------------------------------------
                         required time                          6.671    
                         arrival time                          -1.354    
  -------------------------------------------------------------------
                         slack                                  5.317    

Slack (MET) :             5.339ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@4.627ns period=9.254ns})
  Destination:            fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@4.627ns period=9.254ns})
  Path Group:             clk_out2_fmchc_python1300c_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.254ns  (clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise@9.254ns - clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.923ns  (logic 1.050ns (26.768%)  route 2.873ns (73.232%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.963ns = ( 7.290 - 9.254 ) 
    Source Clock Delay      (SCD):    -2.522ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.658     0.658 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     1.888    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.794    -5.906 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.875    -4.031    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.120    -3.911 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         1.389    -2.522    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X46Y145        FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y145        FDCE (Prop_fdce_C_Q)         0.308    -2.214 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[10]/Q
                         net (fo=7, routed)           1.121    -1.093    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg_n_0_[10]
    SLICE_X52Y143        LUT4 (Prop_lut4_I3_O)        0.053    -1.040 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_i_13/O
                         net (fo=1, routed)           0.000    -1.040    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_i_13_n_0
    SLICE_X52Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310    -0.730 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    -0.730    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_3_n_0
    SLICE_X52Y144        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.173    -0.557 f  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/VBlankA1_s_reg_i_2/CO[0]
                         net (fo=3, routed)           0.989     0.432    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s1
    SLICE_X45Y140        LUT6 (Prop_lut6_I0_O)        0.153     0.585 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s[17]_i_3/O
                         net (fo=18, routed)          0.762     1.348    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s[17]_i_3_n_0
    SLICE_X46Y145        LUT2 (Prop_lut2_I0_O)        0.053     1.401 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s[16]_i_1/O
                         net (fo=1, routed)           0.000     1.401    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/p_1_in[16]
    SLICE_X46Y145        FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      9.254     9.254 r  
    D5                                                0.000     9.254 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     9.254    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.534     9.787 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    10.936    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.788     4.148 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     5.908    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.113     6.021 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         1.269     7.290    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X46Y145        FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[16]/C
                         clock pessimism             -0.558     6.732    
                         clock uncertainty           -0.065     6.667    
    SLICE_X46Y145        FDCE (Setup_fdce_C_D)        0.073     6.740    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_VSyncCount_s_reg[16]
  -------------------------------------------------------------------
                         required time                          6.740    
                         arrival time                          -1.401    
  -------------------------------------------------------------------
                         slack                                  5.339    

Slack (MET) :             5.340ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@4.627ns period=9.254ns})
  Destination:            fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@4.627ns period=9.254ns})
  Path Group:             clk_out2_fmchc_python1300c_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.254ns  (clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise@9.254ns - clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 1.283ns (33.070%)  route 2.597ns (66.930%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.963ns = ( 7.290 - 9.254 ) 
    Source Clock Delay      (SCD):    -2.521ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.658     0.658 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     1.888    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.794    -5.906 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.875    -4.031    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.120    -3.911 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         1.390    -2.521    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X43Y144        FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y144        FDCE (Prop_fdce_C_Q)         0.246    -2.275 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[8]/Q
                         net (fo=9, routed)           1.209    -1.066    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[8]
    SLICE_X49Y142        LUT4 (Prop_lut4_I3_O)        0.153    -0.913 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_28/O
                         net (fo=1, routed)           0.000    -0.913    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_28_n_0
    SLICE_X49Y142        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    -0.600 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000    -0.600    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_8_n_0
    SLICE_X49Y143        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179    -0.421 f  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_4/CO[0]
                         net (fo=1, routed)           0.648     0.228    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_4_n_3
    SLICE_X44Y143        LUT3 (Prop_lut3_I0_O)        0.168     0.396 f  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_2/O
                         net (fo=3, routed)           0.259     0.655    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_2_n_0
    SLICE_X44Y145        LUT6 (Prop_lut6_I5_O)        0.170     0.825 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[17]_i_2/O
                         net (fo=18, routed)          0.480     1.305    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[17]_i_2_n_0
    SLICE_X44Y143        LUT2 (Prop_lut2_I0_O)        0.054     1.359 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[1]_i_1/O
                         net (fo=1, routed)           0.000     1.359    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[1]_i_1_n_0
    SLICE_X44Y143        FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      9.254     9.254 r  
    D5                                                0.000     9.254 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     9.254    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.534     9.787 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    10.936    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.788     4.148 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     5.908    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.113     6.021 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         1.269     7.290    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X44Y143        FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[1]/C
                         clock pessimism             -0.589     6.701    
                         clock uncertainty           -0.065     6.636    
    SLICE_X44Y143        FDCE (Setup_fdce_C_D)        0.063     6.699    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[1]
  -------------------------------------------------------------------
                         required time                          6.699    
                         arrival time                          -1.359    
  -------------------------------------------------------------------
                         slack                                  5.340    

Slack (MET) :             5.341ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@4.627ns period=9.254ns})
  Destination:            fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@4.627ns period=9.254ns})
  Path Group:             clk_out2_fmchc_python1300c_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.254ns  (clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise@9.254ns - clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.879ns  (logic 1.286ns (33.156%)  route 2.593ns (66.844%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.963ns = ( 7.290 - 9.254 ) 
    Source Clock Delay      (SCD):    -2.521ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.658     0.658 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     1.888    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.794    -5.906 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.875    -4.031    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.120    -3.911 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         1.390    -2.521    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X43Y144        FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y144        FDCE (Prop_fdce_C_Q)         0.246    -2.275 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[8]/Q
                         net (fo=9, routed)           1.209    -1.066    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[8]
    SLICE_X49Y142        LUT4 (Prop_lut4_I3_O)        0.153    -0.913 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_28/O
                         net (fo=1, routed)           0.000    -0.913    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_28_n_0
    SLICE_X49Y142        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    -0.600 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000    -0.600    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_8_n_0
    SLICE_X49Y143        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179    -0.421 f  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_4/CO[0]
                         net (fo=1, routed)           0.648     0.228    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_4_n_3
    SLICE_X44Y143        LUT3 (Prop_lut3_I0_O)        0.168     0.396 f  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_2/O
                         net (fo=3, routed)           0.259     0.655    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_2_n_0
    SLICE_X44Y145        LUT6 (Prop_lut6_I5_O)        0.170     0.825 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[17]_i_2/O
                         net (fo=18, routed)          0.476     1.301    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[17]_i_2_n_0
    SLICE_X44Y143        LUT2 (Prop_lut2_I0_O)        0.057     1.358 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[7]_i_1/O
                         net (fo=1, routed)           0.000     1.358    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[7]_i_1_n_0
    SLICE_X44Y143        FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      9.254     9.254 r  
    D5                                                0.000     9.254 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     9.254    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.534     9.787 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    10.936    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.788     4.148 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     5.908    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.113     6.021 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         1.269     7.290    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X44Y143        FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[7]/C
                         clock pessimism             -0.589     6.701    
                         clock uncertainty           -0.065     6.636    
    SLICE_X44Y143        FDCE (Setup_fdce_C_D)        0.063     6.699    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[7]
  -------------------------------------------------------------------
                         required time                          6.699    
                         arrival time                          -1.358    
  -------------------------------------------------------------------
                         slack                                  5.341    

Slack (MET) :             5.341ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@4.627ns period=9.254ns})
  Destination:            fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@4.627ns period=9.254ns})
  Path Group:             clk_out2_fmchc_python1300c_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.254ns  (clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise@9.254ns - clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.883ns  (logic 1.282ns (33.020%)  route 2.601ns (66.980%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.962ns = ( 7.291 - 9.254 ) 
    Source Clock Delay      (SCD):    -2.521ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.658     0.658 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     1.888    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.794    -5.906 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.875    -4.031    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.120    -3.911 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         1.390    -2.521    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X43Y144        FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y144        FDCE (Prop_fdce_C_Q)         0.246    -2.275 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[8]/Q
                         net (fo=9, routed)           1.209    -1.066    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[8]
    SLICE_X49Y142        LUT4 (Prop_lut4_I3_O)        0.153    -0.913 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_28/O
                         net (fo=1, routed)           0.000    -0.913    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_28_n_0
    SLICE_X49Y142        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313    -0.600 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_8/CO[3]
                         net (fo=1, routed)           0.000    -0.600    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_8_n_0
    SLICE_X49Y143        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179    -0.421 f  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_4/CO[0]
                         net (fo=1, routed)           0.648     0.228    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s_reg[1]_i_4_n_3
    SLICE_X44Y143        LUT3 (Prop_lut3_I0_O)        0.168     0.396 f  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_2/O
                         net (fo=3, routed)           0.259     0.655    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/HSyncState_s[1]_i_2_n_0
    SLICE_X44Y145        LUT6 (Prop_lut6_I5_O)        0.170     0.825 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[17]_i_2/O
                         net (fo=18, routed)          0.484     1.309    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[17]_i_2_n_0
    SLICE_X43Y144        LUT2 (Prop_lut2_I0_O)        0.053     1.362 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[17]_i_1/O
                         net (fo=1, routed)           0.000     1.362    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s[17]_i_1_n_0
    SLICE_X43Y144        FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      9.254     9.254 r  
    D5                                                0.000     9.254 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     9.254    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.534     9.787 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    10.936    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.788     4.148 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     5.908    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.113     6.021 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         1.270     7.291    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/clk
    SLICE_X43Y144        FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[17]/C
                         clock pessimism             -0.558     6.733    
                         clock uncertainty           -0.065     6.668    
    SLICE_X43Y144        FDCE (Setup_fdce_C_D)        0.035     6.703    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/syncgen_l/v_HSyncCount_s_reg[17]
  -------------------------------------------------------------------
                         required time                          6.703    
                         arrival time                          -1.362    
  -------------------------------------------------------------------
                         slack                                  5.341    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@4.627ns period=9.254ns})
  Destination:            fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@4.627ns period=9.254ns})
  Path Group:             clk_out2_fmchc_python1300c_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns - clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.302ns (66.078%)  route 0.155ns (33.922%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.060     0.060 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.563    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.782    -2.219 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.756    -1.463    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.437 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         0.538    -0.899    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rd_clk
    SLICE_X85Y148        FDSE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y148        FDSE (Prop_fdse_C_Q)         0.100    -0.799 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg/Q
                         net (fo=5, routed)           0.154    -0.645    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rdpp1_inst/ram_empty_i
    SLICE_X84Y148        LUT5 (Prop_lut5_I0_O)        0.028    -0.617 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rdpp1_inst/count_value_i[3]_i_5__2/O
                         net (fo=1, routed)           0.000    -0.617    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rdpp1_inst/count_value_i[3]_i_5__2_n_0
    SLICE_X84Y148        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.106    -0.511 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    -0.511    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]_i_1__2_n_0
    SLICE_X84Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027    -0.484 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001    -0.483    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]_i_1__2_n_0
    SLICE_X84Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041    -0.442 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[11]_i_1__2/O[0]
                         net (fo=1, routed)           0.000    -0.442    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[11]_i_1__2_n_7
    SLICE_X84Y150        FDRE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.778    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.217    -2.439 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.823    -1.616    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030    -1.586 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         0.843    -0.743    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X84Y150        FDRE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]/C
                         clock pessimism              0.140    -0.602    
    SLICE_X84Y150        FDRE (Hold_fdre_C_D)         0.092    -0.510    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.442    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@4.627ns period=9.254ns})
  Destination:            fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@4.627ns period=9.254ns})
  Path Group:             clk_out2_fmchc_python1300c_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns - clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.155ns (55.392%)  route 0.125ns (44.608%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    -0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.060     0.060 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.563    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.782    -2.219 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.756    -1.463    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.437 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         0.619    -0.818    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X89Y150        FDRE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y150        FDRE (Prop_fdre_C_Q)         0.091    -0.727 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/Q
                         net (fo=7, routed)           0.125    -0.603    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[1][8]
    SLICE_X88Y148        LUT5 (Prop_lut5_I3_O)        0.064    -0.539 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_out_bin[5]_INST_0/O
                         net (fo=1, routed)           0.000    -0.539    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/D[5]
    SLICE_X88Y148        FDRE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.778    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.217    -2.439 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.823    -1.616    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030    -1.586 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         0.745    -0.841    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/rd_clk
    SLICE_X88Y148        FDRE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[5]/C
                         clock pessimism              0.140    -0.700    
    SLICE_X88Y148        FDRE (Hold_fdre_C_D)         0.087    -0.613    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[5]
  -------------------------------------------------------------------
                         required time                          0.613    
                         arrival time                          -0.539    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@4.627ns period=9.254ns})
  Destination:            fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@4.627ns period=9.254ns})
  Path Group:             clk_out2_fmchc_python1300c_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns - clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.314ns (66.946%)  route 0.155ns (33.054%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.060     0.060 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.563    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.782    -2.219 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.756    -1.463    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.437 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         0.538    -0.899    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rd_clk
    SLICE_X85Y148        FDSE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y148        FDSE (Prop_fdse_C_Q)         0.100    -0.799 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg/Q
                         net (fo=5, routed)           0.154    -0.645    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rdpp1_inst/ram_empty_i
    SLICE_X84Y148        LUT5 (Prop_lut5_I0_O)        0.028    -0.617 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rdpp1_inst/count_value_i[3]_i_5__2/O
                         net (fo=1, routed)           0.000    -0.617    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rdpp1_inst/count_value_i[3]_i_5__2_n_0
    SLICE_X84Y148        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.106    -0.511 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    -0.511    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]_i_1__2_n_0
    SLICE_X84Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027    -0.484 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001    -0.483    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]_i_1__2_n_0
    SLICE_X84Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053    -0.430 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[11]_i_1__2/O[2]
                         net (fo=1, routed)           0.000    -0.430    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[11]_i_1__2_n_5
    SLICE_X84Y150        FDRE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.778    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.217    -2.439 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.823    -1.616    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030    -1.586 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         0.843    -0.743    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X84Y150        FDRE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[10]/C
                         clock pessimism              0.140    -0.602    
    SLICE_X84Y150        FDRE (Hold_fdre_C_D)         0.092    -0.510    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[10]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.430    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@4.627ns period=9.254ns})
  Destination:            fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@4.627ns period=9.254ns})
  Path Group:             clk_out2_fmchc_python1300c_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns - clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.171ns (58.875%)  route 0.119ns (41.125%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    -0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.060     0.060 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.563    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.782    -2.219 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.756    -1.463    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.437 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         0.619    -0.818    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X88Y150        FDRE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y150        FDRE (Prop_fdre_C_Q)         0.107    -0.711 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/Q
                         net (fo=5, routed)           0.119    -0.592    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[1][4]
    SLICE_X88Y149        LUT5 (Prop_lut5_I2_O)        0.064    -0.528 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_out_bin[4]_INST_0/O
                         net (fo=1, routed)           0.000    -0.528    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/D[4]
    SLICE_X88Y149        FDRE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.778    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.217    -2.439 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.823    -1.616    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030    -1.586 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         0.745    -0.841    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/rd_clk
    SLICE_X88Y149        FDRE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[4]/C
                         clock pessimism              0.140    -0.700    
    SLICE_X88Y149        FDRE (Hold_fdre_C_D)         0.087    -0.613    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[4]
  -------------------------------------------------------------------
                         required time                          0.613    
                         arrival time                          -0.528    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@4.627ns period=9.254ns})
  Destination:            fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@4.627ns period=9.254ns})
  Path Group:             clk_out2_fmchc_python1300c_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns - clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.321ns (67.432%)  route 0.155ns (32.568%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.060     0.060 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.563    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.782    -2.219 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.756    -1.463    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.437 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         0.538    -0.899    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rd_clk
    SLICE_X85Y148        FDSE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y148        FDSE (Prop_fdse_C_Q)         0.100    -0.799 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg/Q
                         net (fo=5, routed)           0.154    -0.645    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rdpp1_inst/ram_empty_i
    SLICE_X84Y148        LUT5 (Prop_lut5_I0_O)        0.028    -0.617 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rdpp1_inst/count_value_i[3]_i_5__2/O
                         net (fo=1, routed)           0.000    -0.617    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rdpp1_inst/count_value_i[3]_i_5__2_n_0
    SLICE_X84Y148        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.106    -0.511 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    -0.511    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]_i_1__2_n_0
    SLICE_X84Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027    -0.484 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001    -0.483    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]_i_1__2_n_0
    SLICE_X84Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060    -0.423 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[11]_i_1__2/O[1]
                         net (fo=1, routed)           0.000    -0.423    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[11]_i_1__2_n_6
    SLICE_X84Y150        FDRE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.778    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.217    -2.439 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.823    -1.616    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030    -1.586 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         0.843    -0.743    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X84Y150        FDRE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]/C
                         clock pessimism              0.140    -0.602    
    SLICE_X84Y150        FDRE (Hold_fdre_C_D)         0.092    -0.510    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[9]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.423    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@4.627ns period=9.254ns})
  Destination:            fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@4.627ns period=9.254ns})
  Path Group:             clk_out2_fmchc_python1300c_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns - clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.328ns (67.904%)  route 0.155ns (32.096%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.060     0.060 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.563    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.782    -2.219 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.756    -1.463    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.437 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         0.538    -0.899    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rd_clk
    SLICE_X85Y148        FDSE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y148        FDSE (Prop_fdse_C_Q)         0.100    -0.799 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg/Q
                         net (fo=5, routed)           0.154    -0.645    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rdpp1_inst/ram_empty_i
    SLICE_X84Y148        LUT5 (Prop_lut5_I0_O)        0.028    -0.617 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rdpp1_inst/count_value_i[3]_i_5__2/O
                         net (fo=1, routed)           0.000    -0.617    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rdpp1_inst/count_value_i[3]_i_5__2_n_0
    SLICE_X84Y148        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.106    -0.511 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    -0.511    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]_i_1__2_n_0
    SLICE_X84Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027    -0.484 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001    -0.483    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]_i_1__2_n_0
    SLICE_X84Y150        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.067    -0.416 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[11]_i_1__2/O[3]
                         net (fo=1, routed)           0.000    -0.416    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[11]_i_1__2_n_4
    SLICE_X84Y150        FDRE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.778    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.217    -2.439 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.823    -1.616    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030    -1.586 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         0.843    -0.743    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X84Y150        FDRE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[11]/C
                         clock pessimism              0.140    -0.602    
    SLICE_X84Y150        FDRE (Hold_fdre_C_D)         0.092    -0.510    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[11]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.416    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@4.627ns period=9.254ns})
  Destination:            fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@4.627ns period=9.254ns})
  Path Group:             clk_out2_fmchc_python1300c_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns - clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.329ns (67.970%)  route 0.155ns (32.030%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.060     0.060 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.563    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.782    -2.219 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.756    -1.463    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.437 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         0.538    -0.899    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rd_clk
    SLICE_X85Y148        FDSE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y148        FDSE (Prop_fdse_C_Q)         0.100    -0.799 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_pf_ic_rc.ram_empty_i_reg/Q
                         net (fo=5, routed)           0.154    -0.645    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rdpp1_inst/ram_empty_i
    SLICE_X84Y148        LUT5 (Prop_lut5_I0_O)        0.028    -0.617 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rdpp1_inst/count_value_i[3]_i_5__2/O
                         net (fo=1, routed)           0.000    -0.617    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rdpp1_inst/count_value_i[3]_i_5__2_n_0
    SLICE_X84Y148        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.106    -0.511 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    -0.511    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]_i_1__2_n_0
    SLICE_X84Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027    -0.484 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001    -0.483    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]_i_1__2_n_0
    SLICE_X84Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027    -0.456 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[11]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    -0.456    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[11]_i_1__2_n_0
    SLICE_X84Y151        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041    -0.415 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[13]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.415    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[13]_i_1_n_7
    SLICE_X84Y151        FDRE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.778    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.217    -2.439 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.823    -1.616    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030    -1.586 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         0.843    -0.743    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X84Y151        FDRE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[12]/C
                         clock pessimism              0.140    -0.602    
    SLICE_X84Y151        FDRE (Hold_fdre_C_D)         0.092    -0.510    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[12]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.415    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_fwft.curr_fwft_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@4.627ns period=9.254ns})
  Destination:            fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@4.627ns period=9.254ns})
  Path Group:             clk_out2_fmchc_python1300c_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns - clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.283ns (60.883%)  route 0.182ns (39.117%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.060     0.060 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.563    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.782    -2.219 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.756    -1.463    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.437 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         0.538    -0.899    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rd_clk
    SLICE_X85Y148        FDRE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_fwft.curr_fwft_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y148        FDRE (Prop_fdre_C_Q)         0.100    -0.799 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_fwft.curr_fwft_state_reg[0]/Q
                         net (fo=7, routed)           0.181    -0.618    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rdp_inst/gen_fwft.curr_fwft_state_reg[1][0]
    SLICE_X85Y149        LUT5 (Prop_lut5_I2_O)        0.028    -0.590 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rdp_inst/count_value_i[3]_i_5__3/O
                         net (fo=1, routed)           0.000    -0.590    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rdp_inst/count_value_i[3]_i_5__3_n_0
    SLICE_X85Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.114    -0.476 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001    -0.476    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]_i_1__3_n_0
    SLICE_X85Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041    -0.435 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]_i_1__3/O[0]
                         net (fo=1, routed)           0.000    -0.435    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]_i_1__3_n_7
    SLICE_X85Y150        FDRE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.778    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.217    -2.439 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.823    -1.616    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030    -1.586 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         0.843    -0.743    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X85Y150        FDRE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[4]/C
                         clock pessimism              0.140    -0.602    
    SLICE_X85Y150        FDRE (Hold_fdre_C_D)         0.071    -0.531    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[4]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.435    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@4.627ns period=9.254ns})
  Destination:            fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@4.627ns period=9.254ns})
  Path Group:             clk_out2_fmchc_python1300c_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns - clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.060     0.060 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.563    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.782    -2.219 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.756    -1.463    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.437 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         0.607    -0.830    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X53Y159        FDRE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y159        FDRE (Prop_fdre_C_Q)         0.100    -0.730 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.055    -0.675    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X53Y159        FDRE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.778    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.217    -2.439 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.823    -1.616    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030    -1.586 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         0.833    -0.753    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X53Y159        FDRE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.078    -0.830    
    SLICE_X53Y159        FDRE (Hold_fdre_C_D)         0.049    -0.781    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.781    
                         arrival time                          -0.675    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@4.627ns period=9.254ns})
  Destination:            fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@4.627ns period=9.254ns})
  Path Group:             clk_out2_fmchc_python1300c_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns - clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.060     0.060 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.563    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.782    -2.219 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.756    -1.463    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.437 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         0.619    -0.818    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X89Y150        FDRE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y150        FDRE (Prop_fdre_C_Q)         0.100    -0.718 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.055    -0.663    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X89Y150        FDRE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.778    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.217    -2.439 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.823    -1.616    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030    -1.586 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         0.845    -0.741    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X89Y150        FDRE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.078    -0.818    
    SLICE_X89Y150        FDRE (Hold_fdre_C_D)         0.049    -0.769    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                          0.769    
                         arrival time                          -0.663    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_fmchc_python1300c_clk_wiz_0_0_1
Waveform(ns):       { 0.000 4.627 }
Period(ns):         9.254
Sources:            { fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.183         9.254       7.071      RAMB18_X4Y50     fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183         9.254       7.071      RAMB36_X5Y31     fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183         9.254       7.071      RAMB36_X4Y31     fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183         9.254       7.071      RAMB36_X5Y30     fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183         9.254       7.071      RAMB36_X4Y30     fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_4/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.600         9.254       7.654      BUFGCTRL_X0Y20   fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     BUFR/I              n/a            1.408         9.254       7.846      BUFR_X1Y13       fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         9.254       8.005      MMCME2_ADV_X1Y3  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            0.750         9.254       8.504      SLICE_X64Y127    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.750         9.254       8.504      SLICE_X64Y126    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       9.254       204.106    MMCME2_ADV_X1Y3  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         4.627       3.847      SLICE_X90Y150    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_rd_inst/gen_pipe_bit[1].pipe_bit_inst/d_out_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         4.627       3.847      SLICE_X90Y150    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_rd_inst/gen_pipe_bit[1].pipe_bit_inst/d_out_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780         4.627       3.847      SLICE_X62Y161    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_rd_inst/gen_pipe_bit[1].pipe_bit_inst/d_out_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         4.627       3.847      SLICE_X62Y161    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_rd_inst/gen_pipe_bit[1].pipe_bit_inst/d_out_reg_srl2/CLK
Low Pulse Width   Fast    FDCE/C              n/a            0.400         4.627       4.227      SLICE_X61Y126    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         4.627       4.227      SLICE_X61Y126    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         4.627       4.227      SLICE_X61Y126    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.627       4.227      SLICE_X67Y131    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.400         4.627       4.227      SLICE_X65Y130    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.627       4.227      SLICE_X71Y131    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/FORMATTER_INST/data_3_reg[6]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         4.627       3.847      SLICE_X90Y150    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_rd_inst/gen_pipe_bit[1].pipe_bit_inst/d_out_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         4.627       3.847      SLICE_X62Y161    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_rd_inst/gen_pipe_bit[1].pipe_bit_inst/d_out_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         4.627       3.847      SLICE_X90Y150    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_rd_inst/gen_pipe_bit[1].pipe_bit_inst/d_out_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         4.627       3.847      SLICE_X62Y161    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/framestart2_regen_l/pulse_regen_l/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_rd_inst/gen_pipe_bit[1].pipe_bit_inst/d_out_reg_srl2/CLK
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.627       4.277      SLICE_X63Y125    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.627       4.277      SLICE_X63Y125    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.627       4.277      SLICE_X63Y125    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.627       4.277      SLICE_X59Y126    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.627       4.277      SLICE_X60Y126    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         4.627       4.277      SLICE_X64Y125    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  vita_clk_1
  To Clock:  vita_clk_1

Setup :            0  Failing Endpoints,  Worst Slack       30.011ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       17.727ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.011ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/compare_reg[9][9]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@18.507ns period=37.015ns})
  Destination:            fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@18.507ns period=37.015ns})
  Path Group:             vita_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.015ns  (vita_clk_1 rise@37.015ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        6.719ns  (logic 0.911ns (13.558%)  route 5.808ns (86.442%))
  Logic Levels:           7  (CARRY4=1 LUT6=6)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.139ns = ( 36.876 - 37.015 ) 
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.658     0.658 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     1.888    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.794    -5.906 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.875    -4.031    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.120    -3.911 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         1.824    -2.087    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.765    -1.322 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.721    -0.601    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/vita_clk
    SLICE_X98Y155        FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/compare_reg[9][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y155        FDCE (Prop_fdce_C_Q)         0.269    -0.332 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/compare_reg[9][9]/Q
                         net (fo=30, routed)          1.871     1.539    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINLASTBIT_i_reg_0
    SLICE_X97Y163        LUT6 (Prop_lut6_I5_O)        0.053     1.592 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_31__1/O
                         net (fo=2, routed)           0.449     2.041    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_31__1_n_0
    SLICE_X96Y163        LUT6 (Prop_lut6_I5_O)        0.053     2.094 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_19__1/O
                         net (fo=1, routed)           0.769     2.863    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_19__1_n_0
    SLICE_X93Y162        LUT6 (Prop_lut6_I0_O)        0.053     2.916 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_10__1/O
                         net (fo=1, routed)           0.000     2.916    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_10__1_n_0
    SLICE_X93Y162        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     3.240 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_reg_i_7__1/CO[3]
                         net (fo=2, routed)           1.236     4.476    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/eqOp3_out
    SLICE_X86Y168        LUT6 (Prop_lut6_I1_O)        0.053     4.529 f  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate[3]_i_11__1/O
                         net (fo=1, routed)           0.415     4.944    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate[3]_i_11__1_n_0
    SLICE_X85Y168        LUT6 (Prop_lut6_I5_O)        0.053     4.997 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate[3]_i_4__1/O
                         net (fo=1, routed)           0.547     5.544    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate[3]_i_4__1_n_0
    SLICE_X84Y168        LUT6 (Prop_lut6_I1_O)        0.053     5.597 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate[3]_i_1__1/O
                         net (fo=4, routed)           0.521     6.118    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate
    SLICE_X89Y167        FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                     37.015    37.015 r  
    D5                                                0.000    37.015 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000    37.015    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.534    37.549 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    38.698    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.788    31.910 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    33.670    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.113    33.783 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         1.630    35.412    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.735    36.147 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.729    36.876    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/vita_clk
    SLICE_X89Y167        FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate_reg[0]/C
                         clock pessimism             -0.438    36.438    
                         clock uncertainty           -0.065    36.373    
    SLICE_X89Y167        FDCE (Setup_fdce_C_CE)      -0.244    36.129    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate_reg[0]
  -------------------------------------------------------------------
                         required time                         36.129    
                         arrival time                          -6.118    
  -------------------------------------------------------------------
                         slack                                 30.011    

Slack (MET) :             30.027ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/compare_reg[9][9]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@18.507ns period=37.015ns})
  Destination:            fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@18.507ns period=37.015ns})
  Path Group:             vita_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.015ns  (vita_clk_1 rise@37.015ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        6.731ns  (logic 0.911ns (13.535%)  route 5.820ns (86.465%))
  Logic Levels:           7  (CARRY4=1 LUT6=6)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.136ns = ( 36.879 - 37.015 ) 
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.658     0.658 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     1.888    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.794    -5.906 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.875    -4.031    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.120    -3.911 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         1.824    -2.087    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.765    -1.322 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.721    -0.601    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/vita_clk
    SLICE_X98Y155        FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/compare_reg[9][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y155        FDCE (Prop_fdce_C_Q)         0.269    -0.332 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/compare_reg[9][9]/Q
                         net (fo=30, routed)          1.871     1.539    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINLASTBIT_i_reg_0
    SLICE_X97Y163        LUT6 (Prop_lut6_I5_O)        0.053     1.592 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_31__1/O
                         net (fo=2, routed)           0.449     2.041    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_31__1_n_0
    SLICE_X96Y163        LUT6 (Prop_lut6_I5_O)        0.053     2.094 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_19__1/O
                         net (fo=1, routed)           0.769     2.863    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_19__1_n_0
    SLICE_X93Y162        LUT6 (Prop_lut6_I0_O)        0.053     2.916 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_10__1/O
                         net (fo=1, routed)           0.000     2.916    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_10__1_n_0
    SLICE_X93Y162        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     3.240 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_reg_i_7__1/CO[3]
                         net (fo=2, routed)           1.236     4.476    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/eqOp3_out
    SLICE_X86Y168        LUT6 (Prop_lut6_I1_O)        0.053     4.529 f  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate[3]_i_11__1/O
                         net (fo=1, routed)           0.415     4.944    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate[3]_i_11__1_n_0
    SLICE_X85Y168        LUT6 (Prop_lut6_I5_O)        0.053     4.997 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate[3]_i_4__1/O
                         net (fo=1, routed)           0.547     5.544    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate[3]_i_4__1_n_0
    SLICE_X84Y168        LUT6 (Prop_lut6_I1_O)        0.053     5.597 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate[3]_i_1__1/O
                         net (fo=4, routed)           0.532     6.130    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate
    SLICE_X84Y167        FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                     37.015    37.015 r  
    D5                                                0.000    37.015 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000    37.015    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.534    37.549 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    38.698    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.788    31.910 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    33.670    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.113    33.783 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         1.630    35.412    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.735    36.147 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.732    36.879    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/vita_clk
    SLICE_X84Y167        FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate_reg[2]/C
                         clock pessimism             -0.438    36.441    
                         clock uncertainty           -0.065    36.376    
    SLICE_X84Y167        FDCE (Setup_fdce_C_CE)      -0.219    36.157    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate_reg[2]
  -------------------------------------------------------------------
                         required time                         36.157    
                         arrival time                          -6.130    
  -------------------------------------------------------------------
                         slack                                 30.027    

Slack (MET) :             30.274ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/compare_reg[9][9]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@18.507ns period=37.015ns})
  Destination:            fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@18.507ns period=37.015ns})
  Path Group:             vita_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.015ns  (vita_clk_1 rise@37.015ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        6.457ns  (logic 0.911ns (14.110%)  route 5.546ns (85.890%))
  Logic Levels:           7  (CARRY4=1 LUT6=6)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.139ns = ( 36.876 - 37.015 ) 
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.658     0.658 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     1.888    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.794    -5.906 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.875    -4.031    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.120    -3.911 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         1.824    -2.087    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.765    -1.322 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.721    -0.601    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/vita_clk
    SLICE_X98Y155        FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/compare_reg[9][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y155        FDCE (Prop_fdce_C_Q)         0.269    -0.332 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/compare_reg[9][9]/Q
                         net (fo=30, routed)          1.871     1.539    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINLASTBIT_i_reg_0
    SLICE_X97Y163        LUT6 (Prop_lut6_I5_O)        0.053     1.592 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_31__1/O
                         net (fo=2, routed)           0.449     2.041    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_31__1_n_0
    SLICE_X96Y163        LUT6 (Prop_lut6_I5_O)        0.053     2.094 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_19__1/O
                         net (fo=1, routed)           0.769     2.863    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_19__1_n_0
    SLICE_X93Y162        LUT6 (Prop_lut6_I0_O)        0.053     2.916 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_10__1/O
                         net (fo=1, routed)           0.000     2.916    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_10__1_n_0
    SLICE_X93Y162        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     3.240 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_reg_i_7__1/CO[3]
                         net (fo=2, routed)           1.236     4.476    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/eqOp3_out
    SLICE_X86Y168        LUT6 (Prop_lut6_I1_O)        0.053     4.529 f  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate[3]_i_11__1/O
                         net (fo=1, routed)           0.415     4.944    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate[3]_i_11__1_n_0
    SLICE_X85Y168        LUT6 (Prop_lut6_I5_O)        0.053     4.997 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate[3]_i_4__1/O
                         net (fo=1, routed)           0.547     5.544    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate[3]_i_4__1_n_0
    SLICE_X84Y168        LUT6 (Prop_lut6_I1_O)        0.053     5.597 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate[3]_i_1__1/O
                         net (fo=4, routed)           0.258     5.856    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate
    SLICE_X85Y169        FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                     37.015    37.015 r  
    D5                                                0.000    37.015 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000    37.015    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.534    37.549 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    38.698    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.788    31.910 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    33.670    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.113    33.783 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         1.630    35.412    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.735    36.147 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.729    36.876    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/vita_clk
    SLICE_X85Y169        FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate_reg[1]/C
                         clock pessimism             -0.438    36.438    
                         clock uncertainty           -0.065    36.373    
    SLICE_X85Y169        FDCE (Setup_fdce_C_CE)      -0.244    36.129    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate_reg[1]
  -------------------------------------------------------------------
                         required time                         36.129    
                         arrival time                          -5.856    
  -------------------------------------------------------------------
                         slack                                 30.274    

Slack (MET) :             30.280ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/compare_reg[9][9]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@18.507ns period=37.015ns})
  Destination:            fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@18.507ns period=37.015ns})
  Path Group:             vita_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.015ns  (vita_clk_1 rise@37.015ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        6.478ns  (logic 0.911ns (14.064%)  route 5.567ns (85.936%))
  Logic Levels:           7  (CARRY4=1 LUT6=6)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.136ns = ( 36.879 - 37.015 ) 
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.658     0.658 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     1.888    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.794    -5.906 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.875    -4.031    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.120    -3.911 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         1.824    -2.087    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.765    -1.322 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.721    -0.601    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/vita_clk
    SLICE_X98Y155        FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/compare_reg[9][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y155        FDCE (Prop_fdce_C_Q)         0.269    -0.332 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/compare_reg[9][9]/Q
                         net (fo=30, routed)          1.871     1.539    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINLASTBIT_i_reg_0
    SLICE_X97Y163        LUT6 (Prop_lut6_I5_O)        0.053     1.592 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_31__1/O
                         net (fo=2, routed)           0.449     2.041    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_31__1_n_0
    SLICE_X96Y163        LUT6 (Prop_lut6_I5_O)        0.053     2.094 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_19__1/O
                         net (fo=1, routed)           0.769     2.863    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_19__1_n_0
    SLICE_X93Y162        LUT6 (Prop_lut6_I0_O)        0.053     2.916 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_10__1/O
                         net (fo=1, routed)           0.000     2.916    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_10__1_n_0
    SLICE_X93Y162        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     3.240 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_reg_i_7__1/CO[3]
                         net (fo=2, routed)           1.236     4.476    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/eqOp3_out
    SLICE_X86Y168        LUT6 (Prop_lut6_I1_O)        0.053     4.529 f  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate[3]_i_11__1/O
                         net (fo=1, routed)           0.415     4.944    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate[3]_i_11__1_n_0
    SLICE_X85Y168        LUT6 (Prop_lut6_I5_O)        0.053     4.997 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate[3]_i_4__1/O
                         net (fo=1, routed)           0.547     5.544    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate[3]_i_4__1_n_0
    SLICE_X84Y168        LUT6 (Prop_lut6_I1_O)        0.053     5.597 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate[3]_i_1__1/O
                         net (fo=4, routed)           0.279     5.877    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate
    SLICE_X84Y166        FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                     37.015    37.015 r  
    D5                                                0.000    37.015 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000    37.015    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.534    37.549 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    38.698    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.788    31.910 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    33.670    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.113    33.783 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         1.630    35.412    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.735    36.147 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.732    36.879    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/vita_clk
    SLICE_X84Y166        FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate_reg[3]/C
                         clock pessimism             -0.438    36.441    
                         clock uncertainty           -0.065    36.376    
    SLICE_X84Y166        FDCE (Setup_fdce_C_CE)      -0.219    36.157    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/alignstate_reg[3]
  -------------------------------------------------------------------
                         required time                         36.157    
                         arrival time                          -5.877    
  -------------------------------------------------------------------
                         slack                                 30.280    

Slack (MET) :             30.910ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/compare_reg[6][9]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@18.507ns period=37.015ns})
  Destination:            fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@18.507ns period=37.015ns})
  Path Group:             vita_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.015ns  (vita_clk_1 rise@37.015ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        5.759ns  (logic 0.911ns (15.820%)  route 4.848ns (84.180%))
  Logic Levels:           7  (CARRY4=1 LUT6=6)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.203ns = ( 36.812 - 37.015 ) 
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.658     0.658 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     1.888    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.794    -5.906 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.875    -4.031    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.120    -3.911 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         1.824    -2.087    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.765    -1.322 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.719    -0.603    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/vita_clk
    SLICE_X103Y156       FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/compare_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y156       FDCE (Prop_fdce_C_Q)         0.269    -0.334 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/compare_reg[6][9]/Q
                         net (fo=30, routed)          1.763     1.429    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/compare_reg[6]_7[9]
    SLICE_X96Y166        LUT6 (Prop_lut6_I5_O)        0.053     1.482 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_30__2/O
                         net (fo=2, routed)           0.414     1.896    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_30__2_n_0
    SLICE_X97Y166        LUT6 (Prop_lut6_I3_O)        0.053     1.949 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_20__2/O
                         net (fo=1, routed)           0.667     2.616    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_20__2_n_0
    SLICE_X98Y166        LUT6 (Prop_lut6_I3_O)        0.053     2.669 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_10__2/O
                         net (fo=1, routed)           0.000     2.669    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_DATA_reg[6][1]
    SLICE_X98Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     2.993 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_reg_i_7__2/CO[3]
                         net (fo=2, routed)           1.053     4.046    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/eqOp3_out
    SLICE_X96Y173        LUT6 (Prop_lut6_I1_O)        0.053     4.099 f  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_11__2/O
                         net (fo=1, routed)           0.135     4.234    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_11__2_n_0
    SLICE_X96Y173        LUT6 (Prop_lut6_I5_O)        0.053     4.287 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_4__2/O
                         net (fo=1, routed)           0.520     4.807    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_4__2_n_0
    SLICE_X99Y171        LUT6 (Prop_lut6_I1_O)        0.053     4.860 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_1__2/O
                         net (fo=4, routed)           0.296     5.156    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate
    SLICE_X98Y171        FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                     37.015    37.015 r  
    D5                                                0.000    37.015 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000    37.015    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.534    37.549 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    38.698    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.788    31.910 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    33.670    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.113    33.783 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         1.630    35.412    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.735    36.147 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.665    36.812    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/vita_clk
    SLICE_X98Y171        FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate_reg[1]/C
                         clock pessimism             -0.438    36.374    
                         clock uncertainty           -0.065    36.309    
    SLICE_X98Y171        FDCE (Setup_fdce_C_CE)      -0.244    36.065    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate_reg[1]
  -------------------------------------------------------------------
                         required time                         36.065    
                         arrival time                          -5.156    
  -------------------------------------------------------------------
                         slack                                 30.910    

Slack (MET) :             30.935ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/compare_reg[6][9]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@18.507ns period=37.015ns})
  Destination:            fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@18.507ns period=37.015ns})
  Path Group:             vita_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.015ns  (vita_clk_1 rise@37.015ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        5.734ns  (logic 0.911ns (15.888%)  route 4.823ns (84.112%))
  Logic Levels:           7  (CARRY4=1 LUT6=6)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.202ns = ( 36.813 - 37.015 ) 
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.658     0.658 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     1.888    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.794    -5.906 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.875    -4.031    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.120    -3.911 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         1.824    -2.087    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.765    -1.322 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.719    -0.603    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/vita_clk
    SLICE_X103Y156       FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/compare_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y156       FDCE (Prop_fdce_C_Q)         0.269    -0.334 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/compare_reg[6][9]/Q
                         net (fo=30, routed)          1.763     1.429    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/compare_reg[6]_7[9]
    SLICE_X96Y166        LUT6 (Prop_lut6_I5_O)        0.053     1.482 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_30__2/O
                         net (fo=2, routed)           0.414     1.896    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_30__2_n_0
    SLICE_X97Y166        LUT6 (Prop_lut6_I3_O)        0.053     1.949 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_20__2/O
                         net (fo=1, routed)           0.667     2.616    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_20__2_n_0
    SLICE_X98Y166        LUT6 (Prop_lut6_I3_O)        0.053     2.669 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_10__2/O
                         net (fo=1, routed)           0.000     2.669    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_DATA_reg[6][1]
    SLICE_X98Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     2.993 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_reg_i_7__2/CO[3]
                         net (fo=2, routed)           1.053     4.046    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/eqOp3_out
    SLICE_X96Y173        LUT6 (Prop_lut6_I1_O)        0.053     4.099 f  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_11__2/O
                         net (fo=1, routed)           0.135     4.234    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_11__2_n_0
    SLICE_X96Y173        LUT6 (Prop_lut6_I5_O)        0.053     4.287 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_4__2/O
                         net (fo=1, routed)           0.520     4.807    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_4__2_n_0
    SLICE_X99Y171        LUT6 (Prop_lut6_I1_O)        0.053     4.860 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_1__2/O
                         net (fo=4, routed)           0.271     5.131    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate
    SLICE_X95Y171        FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                     37.015    37.015 r  
    D5                                                0.000    37.015 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000    37.015    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.534    37.549 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    38.698    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.788    31.910 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    33.670    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.113    33.783 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         1.630    35.412    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.735    36.147 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.666    36.813    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/vita_clk
    SLICE_X95Y171        FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate_reg[0]/C
                         clock pessimism             -0.438    36.375    
                         clock uncertainty           -0.065    36.310    
    SLICE_X95Y171        FDCE (Setup_fdce_C_CE)      -0.244    36.066    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate_reg[0]
  -------------------------------------------------------------------
                         required time                         36.066    
                         arrival time                          -5.131    
  -------------------------------------------------------------------
                         slack                                 30.935    

Slack (MET) :             30.935ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/compare_reg[6][9]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@18.507ns period=37.015ns})
  Destination:            fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@18.507ns period=37.015ns})
  Path Group:             vita_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.015ns  (vita_clk_1 rise@37.015ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        5.734ns  (logic 0.911ns (15.888%)  route 4.823ns (84.112%))
  Logic Levels:           7  (CARRY4=1 LUT6=6)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.202ns = ( 36.813 - 37.015 ) 
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.658     0.658 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     1.888    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.794    -5.906 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.875    -4.031    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.120    -3.911 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         1.824    -2.087    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.765    -1.322 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.719    -0.603    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/vita_clk
    SLICE_X103Y156       FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/compare_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y156       FDCE (Prop_fdce_C_Q)         0.269    -0.334 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/compare_reg[6][9]/Q
                         net (fo=30, routed)          1.763     1.429    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/compare_reg[6]_7[9]
    SLICE_X96Y166        LUT6 (Prop_lut6_I5_O)        0.053     1.482 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_30__2/O
                         net (fo=2, routed)           0.414     1.896    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_30__2_n_0
    SLICE_X97Y166        LUT6 (Prop_lut6_I3_O)        0.053     1.949 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_20__2/O
                         net (fo=1, routed)           0.667     2.616    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_20__2_n_0
    SLICE_X98Y166        LUT6 (Prop_lut6_I3_O)        0.053     2.669 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_10__2/O
                         net (fo=1, routed)           0.000     2.669    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_DATA_reg[6][1]
    SLICE_X98Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     2.993 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_reg_i_7__2/CO[3]
                         net (fo=2, routed)           1.053     4.046    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/eqOp3_out
    SLICE_X96Y173        LUT6 (Prop_lut6_I1_O)        0.053     4.099 f  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_11__2/O
                         net (fo=1, routed)           0.135     4.234    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_11__2_n_0
    SLICE_X96Y173        LUT6 (Prop_lut6_I5_O)        0.053     4.287 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_4__2/O
                         net (fo=1, routed)           0.520     4.807    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_4__2_n_0
    SLICE_X99Y171        LUT6 (Prop_lut6_I1_O)        0.053     4.860 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_1__2/O
                         net (fo=4, routed)           0.271     5.131    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate
    SLICE_X94Y171        FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                     37.015    37.015 r  
    D5                                                0.000    37.015 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000    37.015    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.534    37.549 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    38.698    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.788    31.910 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    33.670    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.113    33.783 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         1.630    35.412    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.735    36.147 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.666    36.813    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/vita_clk
    SLICE_X94Y171        FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate_reg[2]/C
                         clock pessimism             -0.438    36.375    
                         clock uncertainty           -0.065    36.310    
    SLICE_X94Y171        FDCE (Setup_fdce_C_CE)      -0.244    36.066    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate_reg[2]
  -------------------------------------------------------------------
                         required time                         36.066    
                         arrival time                          -5.131    
  -------------------------------------------------------------------
                         slack                                 30.935    

Slack (MET) :             30.935ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/compare_reg[6][9]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@18.507ns period=37.015ns})
  Destination:            fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@18.507ns period=37.015ns})
  Path Group:             vita_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.015ns  (vita_clk_1 rise@37.015ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        5.734ns  (logic 0.911ns (15.888%)  route 4.823ns (84.112%))
  Logic Levels:           7  (CARRY4=1 LUT6=6)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.202ns = ( 36.813 - 37.015 ) 
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.438ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.658     0.658 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     1.888    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.794    -5.906 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.875    -4.031    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.120    -3.911 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         1.824    -2.087    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.765    -1.322 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.719    -0.603    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/vita_clk
    SLICE_X103Y156       FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/compare_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y156       FDCE (Prop_fdce_C_Q)         0.269    -0.334 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/compare_reg[6][9]/Q
                         net (fo=30, routed)          1.763     1.429    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/compare_reg[6]_7[9]
    SLICE_X96Y166        LUT6 (Prop_lut6_I5_O)        0.053     1.482 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_30__2/O
                         net (fo=2, routed)           0.414     1.896    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_30__2_n_0
    SLICE_X97Y166        LUT6 (Prop_lut6_I3_O)        0.053     1.949 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_20__2/O
                         net (fo=1, routed)           0.667     2.616    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_20__2_n_0
    SLICE_X98Y166        LUT6 (Prop_lut6_I3_O)        0.053     2.669 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_10__2/O
                         net (fo=1, routed)           0.000     2.669    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_DATA_reg[6][1]
    SLICE_X98Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     2.993 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/CTRL_SAMPLEINFIRSTBIT_i_reg_i_7__2/CO[3]
                         net (fo=2, routed)           1.053     4.046    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/eqOp3_out
    SLICE_X96Y173        LUT6 (Prop_lut6_I1_O)        0.053     4.099 f  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_11__2/O
                         net (fo=1, routed)           0.135     4.234    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_11__2_n_0
    SLICE_X96Y173        LUT6 (Prop_lut6_I5_O)        0.053     4.287 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_4__2/O
                         net (fo=1, routed)           0.520     4.807    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_4__2_n_0
    SLICE_X99Y171        LUT6 (Prop_lut6_I1_O)        0.053     4.860 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate[3]_i_1__2/O
                         net (fo=4, routed)           0.271     5.131    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate
    SLICE_X94Y171        FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                     37.015    37.015 r  
    D5                                                0.000    37.015 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000    37.015    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.534    37.549 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    38.698    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.788    31.910 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    33.670    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.113    33.783 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         1.630    35.412    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.735    36.147 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.666    36.813    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/vita_clk
    SLICE_X94Y171        FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate_reg[3]/C
                         clock pessimism             -0.438    36.375    
                         clock uncertainty           -0.065    36.310    
    SLICE_X94Y171        FDCE (Setup_fdce_C_CE)      -0.244    36.066    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/cb/alignstate_reg[3]
  -------------------------------------------------------------------
                         required time                         36.066    
                         arrival time                          -5.131    
  -------------------------------------------------------------------
                         slack                                 30.935    

Slack (MET) :             31.047ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_1  {rise@0.000ns fall@18.507ns period=37.015ns})
  Destination:            fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@18.507ns period=37.015ns})
  Path Group:             vita_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.015ns  (vita_clk_1 rise@37.015ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        5.638ns  (logic 0.923ns (16.372%)  route 4.715ns (83.628%))
  Logic Levels:           7  (CARRY4=1 LUT6=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.194ns = ( 36.821 - 37.015 ) 
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.658     0.658 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     1.888    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.794    -5.906 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.875    -4.031    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.120    -3.911 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         1.824    -2.087    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.765    -1.322 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.718    -0.604    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/vita_clk
    SLICE_X108Y150       FDPE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y150       FDPE (Prop_fdpe_C_Q)         0.308    -0.296 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[1]/Q
                         net (fo=13, routed)          1.589     1.293    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr_reg[3]_1[1]
    SLICE_X101Y156       LUT6 (Prop_lut6_I2_O)        0.053     1.346 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_27__0/O
                         net (fo=2, routed)           0.455     1.800    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_27__0_n_0
    SLICE_X101Y155       LUT6 (Prop_lut6_I5_O)        0.053     1.853 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_24__0/O
                         net (fo=1, routed)           0.684     2.538    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_24__0_n_0
    SLICE_X102Y154       LUT6 (Prop_lut6_I5_O)        0.053     2.591 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_11__0/O
                         net (fo=1, routed)           0.000     2.591    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_DATA_reg[6][0]
    SLICE_X102Y154       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297     2.888 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_SAMPLEINFIRSTBIT_i_reg_i_7__0/CO[3]
                         net (fo=2, routed)           1.056     3.943    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/eqOp3_out
    SLICE_X105Y148       LUT6 (Prop_lut6_I1_O)        0.053     3.996 f  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate[3]_i_11__0/O
                         net (fo=1, routed)           0.127     4.124    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate[3]_i_11__0_n_0
    SLICE_X105Y148       LUT6 (Prop_lut6_I5_O)        0.053     4.177 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate[3]_i_4__0/O
                         net (fo=1, routed)           0.421     4.598    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate[3]_i_4__0_n_0
    SLICE_X107Y148       LUT6 (Prop_lut6_I1_O)        0.053     4.651 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate[3]_i_1__0/O
                         net (fo=4, routed)           0.382     5.034    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate
    SLICE_X107Y150       FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                     37.015    37.015 r  
    D5                                                0.000    37.015 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000    37.015    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.534    37.549 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    38.698    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.788    31.910 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    33.670    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.113    33.783 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         1.630    35.412    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.735    36.147 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.674    36.821    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/vita_clk
    SLICE_X107Y150       FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate_reg[0]/C
                         clock pessimism             -0.432    36.389    
                         clock uncertainty           -0.065    36.324    
    SLICE_X107Y150       FDCE (Setup_fdce_C_CE)      -0.244    36.080    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate_reg[0]
  -------------------------------------------------------------------
                         required time                         36.080    
                         arrival time                          -5.034    
  -------------------------------------------------------------------
                         slack                                 31.047    

Slack (MET) :             31.047ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by vita_clk_1  {rise@0.000ns fall@18.507ns period=37.015ns})
  Destination:            fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@18.507ns period=37.015ns})
  Path Group:             vita_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.015ns  (vita_clk_1 rise@37.015ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        5.638ns  (logic 0.923ns (16.372%)  route 4.715ns (83.628%))
  Logic Levels:           7  (CARRY4=1 LUT6=6)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.194ns = ( 36.821 - 37.015 ) 
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.658     0.658 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     1.888    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.794    -5.906 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.875    -4.031    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.120    -3.911 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         1.824    -2.087    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.765    -1.322 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.718    -0.604    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/vita_clk
    SLICE_X108Y150       FDPE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y150       FDPE (Prop_fdpe_C_Q)         0.308    -0.296 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/GenCntr_reg[1]/Q
                         net (fo=13, routed)          1.589     1.293    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/GenCntr_reg[3]_1[1]
    SLICE_X101Y156       LUT6 (Prop_lut6_I2_O)        0.053     1.346 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_27__0/O
                         net (fo=2, routed)           0.455     1.800    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_27__0_n_0
    SLICE_X101Y155       LUT6 (Prop_lut6_I5_O)        0.053     1.853 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_24__0/O
                         net (fo=1, routed)           0.684     2.538    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_24__0_n_0
    SLICE_X102Y154       LUT6 (Prop_lut6_I5_O)        0.053     2.591 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/cb/CTRL_SAMPLEINFIRSTBIT_i_i_11__0/O
                         net (fo=1, routed)           0.000     2.591    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_DATA_reg[6][0]
    SLICE_X102Y154       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297     2.888 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/CTRL_SAMPLEINFIRSTBIT_i_reg_i_7__0/CO[3]
                         net (fo=2, routed)           1.056     3.943    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/eqOp3_out
    SLICE_X105Y148       LUT6 (Prop_lut6_I1_O)        0.053     3.996 f  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate[3]_i_11__0/O
                         net (fo=1, routed)           0.127     4.124    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate[3]_i_11__0_n_0
    SLICE_X105Y148       LUT6 (Prop_lut6_I5_O)        0.053     4.177 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate[3]_i_4__0/O
                         net (fo=1, routed)           0.421     4.598    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate[3]_i_4__0_n_0
    SLICE_X107Y148       LUT6 (Prop_lut6_I1_O)        0.053     4.651 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate[3]_i_1__0/O
                         net (fo=4, routed)           0.382     5.034    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate
    SLICE_X107Y150       FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                     37.015    37.015 r  
    D5                                                0.000    37.015 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000    37.015    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.534    37.549 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    38.698    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.788    31.910 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    33.670    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.113    33.783 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         1.630    35.412    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.735    36.147 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.674    36.821    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/vita_clk
    SLICE_X107Y150       FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate_reg[1]/C
                         clock pessimism             -0.432    36.389    
                         clock uncertainty           -0.065    36.324    
    SLICE_X107Y150       FDCE (Setup_fdce_C_CE)      -0.244    36.080    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/cb/alignstate_reg[1]
  -------------------------------------------------------------------
                         required time                         36.080    
                         arrival time                          -5.034    
  -------------------------------------------------------------------
                         slack                                 31.047    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[35]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@18.507ns period=37.015ns})
  Destination:            fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_2/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by vita_clk_1  {rise@0.000ns fall@18.507ns period=37.015ns})
  Path Group:             vita_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.107ns (28.103%)  route 0.274ns (71.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.040ns
    Source Clock Delay      (SCD):    -0.156ns
    Clock Pessimism Removal (CPR):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.060     0.060 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.563    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.782    -2.219 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.756    -1.463    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.437 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         0.722    -0.716    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223    -0.493 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.337    -0.156    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/vita_clk
    SLICE_X90Y155        FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y155        FDCE (Prop_fdce_C_Q)         0.107    -0.049 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[35]/Q
                         net (fo=1, routed)           0.274     0.225    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[53]
    RAMB36_X4Y31         RAMB36E1                                     r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_2/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.778    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.217    -2.439 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.823    -1.616    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030    -1.586 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         0.955    -0.631    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251    -0.380 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.420     0.040    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y31         RAMB36E1                                     r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_2/CLKARDCLK
                         clock pessimism             -0.128    -0.088    
    RAMB36_X4Y31         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.252     0.164    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_2
  -------------------------------------------------------------------
                         required time                         -0.164    
                         arrival time                           0.225    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@18.507ns period=37.015ns})
  Destination:            fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_4/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by vita_clk_1  {rise@0.000ns fall@18.507ns period=37.015ns})
  Path Group:             vita_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.118ns (26.967%)  route 0.320ns (73.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.041ns
    Source Clock Delay      (SCD):    -0.156ns
    Clock Pessimism Removal (CPR):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.060     0.060 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.563    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.782    -2.219 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.756    -1.463    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.437 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         0.722    -0.716    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223    -0.493 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.337    -0.156    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/vita_clk
    SLICE_X88Y155        FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y155        FDCE (Prop_fdce_C_Q)         0.118    -0.038 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[18]/Q
                         net (fo=1, routed)           0.320     0.282    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[24]
    RAMB36_X4Y30         RAMB36E1                                     r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_4/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.778    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.217    -2.439 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.823    -1.616    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030    -1.586 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         0.955    -0.631    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251    -0.380 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.421     0.041    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y30         RAMB36E1                                     r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_4/CLKARDCLK
                         clock pessimism             -0.128    -0.087    
    RAMB36_X4Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     0.209    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_4
  -------------------------------------------------------------------
                         required time                         -0.209    
                         arrival time                           0.282    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@18.507ns period=37.015ns})
  Destination:            fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_4/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by vita_clk_1  {rise@0.000ns fall@18.507ns period=37.015ns})
  Path Group:             vita_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.107ns (26.576%)  route 0.296ns (73.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.041ns
    Source Clock Delay      (SCD):    -0.156ns
    Clock Pessimism Removal (CPR):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.060     0.060 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.563    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.782    -2.219 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.756    -1.463    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.437 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         0.722    -0.716    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223    -0.493 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.337    -0.156    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/vita_clk
    SLICE_X88Y155        FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y155        FDCE (Prop_fdce_C_Q)         0.107    -0.049 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[19]/Q
                         net (fo=1, routed)           0.296     0.247    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[25]
    RAMB36_X4Y30         RAMB36E1                                     r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_4/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.778    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.217    -2.439 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.823    -1.616    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030    -1.586 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         0.955    -0.631    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251    -0.380 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.421     0.041    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y30         RAMB36E1                                     r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_4/CLKARDCLK
                         clock pessimism             -0.128    -0.087    
    RAMB36_X4Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.260     0.173    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_4
  -------------------------------------------------------------------
                         required time                         -0.173    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@18.507ns period=37.015ns})
  Destination:            fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_4/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by vita_clk_1  {rise@0.000ns fall@18.507ns period=37.015ns})
  Path Group:             vita_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.118ns (25.503%)  route 0.345ns (74.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.041ns
    Source Clock Delay      (SCD):    -0.156ns
    Clock Pessimism Removal (CPR):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.060     0.060 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.563    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.782    -2.219 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.756    -1.463    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.437 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         0.722    -0.716    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223    -0.493 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.337    -0.156    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/vita_clk
    SLICE_X88Y155        FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y155        FDCE (Prop_fdce_C_Q)         0.118    -0.038 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[8]/Q
                         net (fo=1, routed)           0.345     0.307    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[8]
    RAMB36_X4Y30         RAMB36E1                                     r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_4/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.778    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.217    -2.439 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.823    -1.616    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030    -1.586 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         0.955    -0.631    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251    -0.380 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.421     0.041    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y30         RAMB36E1                                     r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_4/CLKARDCLK
                         clock pessimism             -0.128    -0.087    
    RAMB36_X4Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     0.209    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_4
  -------------------------------------------------------------------
                         required time                         -0.209    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@18.507ns period=37.015ns})
  Destination:            fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_2/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by vita_clk_1  {rise@0.000ns fall@18.507ns period=37.015ns})
  Path Group:             vita_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.107ns (24.899%)  route 0.323ns (75.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.040ns
    Source Clock Delay      (SCD):    -0.156ns
    Clock Pessimism Removal (CPR):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.060     0.060 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.563    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.782    -2.219 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.756    -1.463    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.437 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         0.722    -0.716    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223    -0.493 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.337    -0.156    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/vita_clk
    SLICE_X90Y155        FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y155        FDCE (Prop_fdce_C_Q)         0.107    -0.049 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[25]/Q
                         net (fo=1, routed)           0.323     0.274    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[37]
    RAMB36_X4Y31         RAMB36E1                                     r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_2/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.778    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.217    -2.439 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.823    -1.616    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030    -1.586 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         0.955    -0.631    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251    -0.380 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.420     0.040    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y31         RAMB36E1                                     r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_2/CLKARDCLK
                         clock pessimism             -0.128    -0.088    
    RAMB36_X4Y31         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.258     0.170    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_2
  -------------------------------------------------------------------
                         required time                         -0.170    
                         arrival time                           0.274    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/DATA_r_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@18.507ns period=37.015ns})
  Destination:            fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by vita_clk_1  {rise@0.000ns fall@18.507ns period=37.015ns})
  Path Group:             vita_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.129ns (60.768%)  route 0.083ns (39.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.002ns
    Source Clock Delay      (SCD):    -0.156ns
    Clock Pessimism Removal (CPR):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.060     0.060 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.563    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.782    -2.219 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.756    -1.463    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.437 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         0.722    -0.716    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223    -0.493 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.337    -0.156    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/vita_clk
    SLICE_X91Y155        FDRE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/DATA_r_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y155        FDRE (Prop_fdre_C_Q)         0.100    -0.056 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/DATA_r_reg[69]/Q
                         net (fo=1, routed)           0.083     0.028    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/DATA_r[69]
    SLICE_X90Y155        LUT3 (Prop_lut3_I1_O)        0.029     0.057 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT[29]_i_1/O
                         net (fo=1, routed)           0.000     0.057    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT[29]_i_1_n_0
    SLICE_X90Y155        FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.778    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.217    -2.439 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.823    -1.616    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030    -1.586 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         0.955    -0.631    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251    -0.380 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.378    -0.002    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/vita_clk
    SLICE_X90Y155        FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[29]/C
                         clock pessimism             -0.143    -0.145    
    SLICE_X90Y155        FDCE (Hold_fdce_C_D)         0.096    -0.049    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/PAR_DATA_OUT_reg[29]
  -------------------------------------------------------------------
                         required time                          0.049    
                         arrival time                           0.057    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@18.507ns period=37.015ns})
  Destination:            fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@18.507ns period=37.015ns})
  Path Group:             vita_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.040ns
    Source Clock Delay      (SCD):    -0.192ns
    Clock Pessimism Removal (CPR):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.060     0.060 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.563    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.782    -2.219 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.756    -1.463    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.437 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         0.722    -0.716    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223    -0.493 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.301    -0.192    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/vita_clk
    SLICE_X111Y161       FDRE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y161       FDRE (Prop_fdre_C_Q)         0.100    -0.092 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0][9]/Q
                         net (fo=1, routed)           0.055    -0.036    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[0]_11[9]
    SLICE_X111Y161       FDRE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.778    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.217    -2.439 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.823    -1.616    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030    -1.586 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         0.955    -0.631    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251    -0.380 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.340    -0.040    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/vita_clk
    SLICE_X111Y161       FDRE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[1][9]/C
                         clock pessimism             -0.152    -0.192    
    SLICE_X111Y161       FDRE (Hold_fdre_C_D)         0.049    -0.143    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/datapipe_reg[1][9]
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@18.507ns period=37.015ns})
  Destination:            fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@18.507ns period=37.015ns})
  Path Group:             vita_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.037ns
    Source Clock Delay      (SCD):    -0.189ns
    Clock Pessimism Removal (CPR):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.060     0.060 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.563    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.782    -2.219 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.756    -1.463    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.437 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         0.722    -0.716    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223    -0.493 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.304    -0.189    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/vita_clk
    SLICE_X111Y152       FDRE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y152       FDRE (Prop_fdre_C_Q)         0.100    -0.089 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][4]/Q
                         net (fo=1, routed)           0.055    -0.033    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg_n_0_[0][4]
    SLICE_X111Y152       FDRE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.778    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.217    -2.439 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.823    -1.616    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030    -1.586 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         0.955    -0.631    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251    -0.380 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.343    -0.037    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/vita_clk
    SLICE_X111Y152       FDRE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[1][4]/C
                         clock pessimism             -0.152    -0.189    
    SLICE_X111Y152       FDRE (Hold_fdre_C_D)         0.049    -0.140    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.140    
                         arrival time                          -0.033    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@18.507ns period=37.015ns})
  Destination:            fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@18.507ns period=37.015ns})
  Path Group:             vita_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.036ns
    Source Clock Delay      (SCD):    -0.188ns
    Clock Pessimism Removal (CPR):    0.152ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.060     0.060 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.563    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.782    -2.219 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.756    -1.463    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.437 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         0.722    -0.716    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223    -0.493 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.305    -0.188    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/vita_clk
    SLICE_X109Y152       FDRE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y152       FDRE (Prop_fdre_C_Q)         0.100    -0.088 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[0][9]/Q
                         net (fo=1, routed)           0.055    -0.032    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg_n_0_[0][9]
    SLICE_X109Y152       FDRE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.778    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.217    -2.439 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.823    -1.616    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030    -1.586 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         0.955    -0.631    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251    -0.380 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.344    -0.036    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/vita_clk
    SLICE_X109Y152       FDRE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[1][9]/C
                         clock pessimism             -0.152    -0.188    
    SLICE_X109Y152       FDRE (Hold_fdre_C_D)         0.049    -0.139    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/datapipe_reg[1][9]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@18.507ns period=37.015ns})
  Destination:            fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by vita_clk_1  {rise@0.000ns fall@18.507ns period=37.015ns})
  Path Group:             vita_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vita_clk_1 rise@0.000ns - vita_clk_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.049ns
    Source Clock Delay      (SCD):    -0.199ns
    Clock Pessimism Removal (CPR):    0.150ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.060     0.060 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.563    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.782    -2.219 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.756    -1.463    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.437 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         0.722    -0.716    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.223    -0.493 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.294    -0.199    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/vita_clk
    SLICE_X111Y170       FDRE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y170       FDRE (Prop_fdre_C_Q)         0.100    -0.099 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[0][8]/Q
                         net (fo=1, routed)           0.055    -0.043    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg_n_0_[0][8]
    SLICE_X111Y170       FDRE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vita_clk_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.778    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.217    -2.439 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.823    -1.616    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030    -1.586 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         0.955    -0.631    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/clk
    BUFR_X1Y13           BUFR (Prop_bufr_I_O)         0.251    -0.380 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O
                         net (fo=1951, routed)        0.331    -0.049    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/vita_clk
    SLICE_X111Y170       FDRE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[1][8]/C
                         clock pessimism             -0.150    -0.199    
    SLICE_X111Y170       FDRE (Hold_fdre_C_D)         0.049    -0.150    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/datapipe_reg[1][8]
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                          -0.043    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vita_clk_1
Waveform(ns):       { 0.000 18.507 }
Period(ns):         37.015
Sources:            { fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/vita_clk_div4_l/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         37.015      34.832     RAMB36_X5Y31    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         37.015      34.832     RAMB36_X4Y31    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         37.015      34.832     RAMB36_X5Y30    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         37.015      34.832     RAMB36_X4Y30    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/DEMUX_GEN.demux_fifo_l/afifo_64i_16o_l/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_wide.mem_reg_4/CLKARDCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.183         37.015      34.832     RAMB18_X6Y64    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.183         37.015      34.832     RAMB18_X6Y60    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.183         37.015      34.832     RAMB18_X6Y62    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.183         37.015      34.832     RAMB18_X6Y66    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
Min Period        n/a     FIFO18E1/RDCLK      n/a            2.183         37.015      34.832     RAMB18_X7Y64    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RDCLK
Min Period        n/a     ODDR/C              n/a            1.249         37.015      35.766     OLOGIC_X1Y180   fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/V6_GEN.ODDR_vita_clk_pll_o/C
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         18.507      17.727     SLICE_X100Y154  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][10]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         18.507      17.727     SLICE_X100Y154  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][11]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         18.507      17.727     SLICE_X100Y154  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][12]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         18.507      17.727     SLICE_X100Y154  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][13]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         18.507      17.727     SLICE_X100Y154  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][14]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         18.507      17.727     SLICE_X100Y154  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][15]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         18.507      17.727     SLICE_X100Y155  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][16]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         18.507      17.727     SLICE_X100Y155  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][17]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         18.507      17.727     SLICE_X100Y155  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][18]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780         18.507      17.727     SLICE_X100Y155  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][19]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         18.507      17.727     SLICE_X70Y157   fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/VIDEO_SYNC_r2_reg[0]_srl2_U0_onsemi_vita_cam_v3_1_S00_AXI_inst_onsemi_vita_cam_core_inst_vita_syncchanneldecoder_enpipe_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         18.507      17.727     SLICE_X70Y157   fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/enpipe_reg[13]_srl9_U0_onsemi_vita_cam_v3_1_S00_AXI_inst_onsemi_vita_cam_core_inst_vita_syncchanneldecoder_enpipe_reg_c_7/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         18.507      17.728     SLICE_X70Y157   fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_remapper/VIDEO_SYNC_r2_reg[0]_srl2_U0_onsemi_vita_cam_v3_1_S00_AXI_inst_onsemi_vita_cam_core_inst_vita_syncchanneldecoder_enpipe_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         18.507      17.728     SLICE_X100Y150  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         18.507      17.728     SLICE_X100Y150  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         18.507      17.728     SLICE_X100Y154  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][10]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         18.507      17.728     SLICE_X100Y154  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][10]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         18.507      17.728     SLICE_X100Y154  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][11]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780         18.507      17.728     SLICE_X100Y154  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][11]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780         18.507      17.728     SLICE_X100Y154  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_syncchanneldecoder/DataDelayPipe_reg[3][12]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_fmchc_python1300c_clk_wiz_0_0_1
  To Clock:  clkfbout_fmchc_python1300c_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_fmchc_python1300c_clk_wiz_0_0_1
Waveform(ns):       { 0.000 3.365 }
Period(ns):         6.730
Sources:            { fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.600         6.730       5.130      BUFGCTRL_X0Y21   fmchc_python1300c_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         6.730       5.481      MMCME2_ADV_X1Y3  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         6.730       5.481      MMCME2_ADV_X1Y3  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       6.730       93.270     MMCME2_ADV_X1Y3  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       6.730       206.630    MMCME2_ADV_X1Y3  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  vita_ser_clk
  To Clock:  vita_ser_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.295ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vita_ser_clk
Waveform(ns):       { 0.000 1.852 }
Period(ns):         3.703
Sources:            { IO_PYTHON_CAM_clk_out_p }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFIO/I         n/a            1.408         3.703       2.295      BUFIO_X1Y13    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_regional_hs_clk_in.BUFIO_regional_hs_clk_in/I
Min Period  n/a     BUFR/I          n/a            1.408         3.703       2.295      BUFR_X1Y12     fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/I
Min Period  n/a     ISERDESE2/CLK   n/a            1.249         3.703       2.454      ILOGIC_X1Y166  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.249         3.703       2.454      ILOGIC_X1Y166  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.249         3.703       2.454      ILOGIC_X1Y165  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.249         3.703       2.454      ILOGIC_X1Y165  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.249         3.703       2.454      ILOGIC_X1Y152  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.249         3.703       2.454      ILOGIC_X1Y152  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.249         3.703       2.454      ILOGIC_X1Y151  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.249         3.703       2.454      ILOGIC_X1Y151  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0
  To Clock:  onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0

Setup :            0  Failing Endpoints,  Worst Slack       15.414ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.414ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[5]
                            (rising edge-triggered cell FIFO18E1 clocked by onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.515ns  (onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise@18.515ns - onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        2.486ns  (logic 0.573ns (23.049%)  route 1.913ns (76.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 21.224 - 18.515 ) 
    Source Clock Delay      (SCD):    2.886ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    B4                                                0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    B4                   IBUFDS (Prop_ibufds_I_O)     0.982     0.982 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.481     1.463    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.765     2.228 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.658     2.886    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/CLKDIV
    ILOGIC_X1Y194        ISERDESE2                                    r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y194        ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.573     3.459 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q6
                         net (fo=2, routed)           1.913     5.372    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/D[5]
    RAMB18_X6Y66         FIFO18E1                                     r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[5]
  -------------------------------------------------------------------    -------------------

                         (clock onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise edge)
                                                     18.515    18.515 r  
    B4                                                0.000    18.515 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    18.515    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    B4                   IBUFDS (Prop_ibufds_I_O)     0.864    19.379 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.407    19.786    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.735    20.521 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.703    21.224    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/CLKDIV
    RAMB18_X6Y66         FIFO18E1                                     r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.222    21.445    
                         clock uncertainty           -0.035    21.410    
    RAMB18_X6Y66         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[5])
                                                     -0.624    20.786    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         20.786    
                         arrival time                          -5.372    
  -------------------------------------------------------------------
                         slack                                 15.414    

Slack (MET) :             15.510ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[6]
                            (rising edge-triggered cell FIFO18E1 clocked by onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.515ns  (onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise@18.515ns - onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        2.391ns  (logic 0.573ns (23.969%)  route 1.818ns (76.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 21.224 - 18.515 ) 
    Source Clock Delay      (SCD):    2.886ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    B4                                                0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    B4                   IBUFDS (Prop_ibufds_I_O)     0.982     0.982 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.481     1.463    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.765     2.228 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.658     2.886    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/CLKDIV
    ILOGIC_X1Y194        ISERDESE2                                    r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y194        ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.573     3.459 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q7
                         net (fo=2, routed)           1.818     5.276    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/D[6]
    RAMB18_X6Y66         FIFO18E1                                     r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[6]
  -------------------------------------------------------------------    -------------------

                         (clock onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise edge)
                                                     18.515    18.515 r  
    B4                                                0.000    18.515 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    18.515    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    B4                   IBUFDS (Prop_ibufds_I_O)     0.864    19.379 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.407    19.786    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.735    20.521 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.703    21.224    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/CLKDIV
    RAMB18_X6Y66         FIFO18E1                                     r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.222    21.445    
                         clock uncertainty           -0.035    21.410    
    RAMB18_X6Y66         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[6])
                                                     -0.624    20.786    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         20.786    
                         arrival time                          -5.276    
  -------------------------------------------------------------------
                         slack                                 15.510    

Slack (MET) :             15.584ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[2]
                            (rising edge-triggered cell FIFO18E1 clocked by onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.515ns  (onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise@18.515ns - onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        2.316ns  (logic 0.573ns (24.744%)  route 1.743ns (75.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 21.224 - 18.515 ) 
    Source Clock Delay      (SCD):    2.886ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    B4                                                0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    B4                   IBUFDS (Prop_ibufds_I_O)     0.982     0.982 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.481     1.463    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.765     2.228 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.658     2.886    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/CLKDIV
    ILOGIC_X1Y194        ISERDESE2                                    r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y194        ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.573     3.459 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q3
                         net (fo=2, routed)           1.743     5.201    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/D[2]
    RAMB18_X6Y66         FIFO18E1                                     r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[2]
  -------------------------------------------------------------------    -------------------

                         (clock onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise edge)
                                                     18.515    18.515 r  
    B4                                                0.000    18.515 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    18.515    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    B4                   IBUFDS (Prop_ibufds_I_O)     0.864    19.379 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.407    19.786    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.735    20.521 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.703    21.224    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/CLKDIV
    RAMB18_X6Y66         FIFO18E1                                     r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.222    21.445    
                         clock uncertainty           -0.035    21.410    
    RAMB18_X6Y66         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[2])
                                                     -0.624    20.786    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         20.786    
                         arrival time                          -5.201    
  -------------------------------------------------------------------
                         slack                                 15.584    

Slack (MET) :             15.593ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[0]
                            (rising edge-triggered cell FIFO18E1 clocked by onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.515ns  (onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise@18.515ns - onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        2.307ns  (logic 0.573ns (24.836%)  route 1.734ns (75.164%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 21.224 - 18.515 ) 
    Source Clock Delay      (SCD):    2.886ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    B4                                                0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    B4                   IBUFDS (Prop_ibufds_I_O)     0.982     0.982 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.481     1.463    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.765     2.228 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.658     2.886    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/CLKDIV
    ILOGIC_X1Y194        ISERDESE2                                    r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y194        ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.573     3.459 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q1
                         net (fo=2, routed)           1.734     5.193    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/D[0]
    RAMB18_X6Y66         FIFO18E1                                     r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[0]
  -------------------------------------------------------------------    -------------------

                         (clock onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise edge)
                                                     18.515    18.515 r  
    B4                                                0.000    18.515 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    18.515    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    B4                   IBUFDS (Prop_ibufds_I_O)     0.864    19.379 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.407    19.786    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.735    20.521 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.703    21.224    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/CLKDIV
    RAMB18_X6Y66         FIFO18E1                                     r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.222    21.445    
                         clock uncertainty           -0.035    21.410    
    RAMB18_X6Y66         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[0])
                                                     -0.624    20.786    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         20.786    
                         arrival time                          -5.193    
  -------------------------------------------------------------------
                         slack                                 15.593    

Slack (MET) :             15.607ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[3]
                            (rising edge-triggered cell FIFO18E1 clocked by onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.515ns  (onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise@18.515ns - onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        2.293ns  (logic 0.573ns (24.989%)  route 1.720ns (75.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 21.224 - 18.515 ) 
    Source Clock Delay      (SCD):    2.886ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    B4                                                0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    B4                   IBUFDS (Prop_ibufds_I_O)     0.982     0.982 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.481     1.463    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.765     2.228 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.658     2.886    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/CLKDIV
    ILOGIC_X1Y194        ISERDESE2                                    r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y194        ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.573     3.459 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q4
                         net (fo=2, routed)           1.720     5.179    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/D[3]
    RAMB18_X6Y66         FIFO18E1                                     r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[3]
  -------------------------------------------------------------------    -------------------

                         (clock onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise edge)
                                                     18.515    18.515 r  
    B4                                                0.000    18.515 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    18.515    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    B4                   IBUFDS (Prop_ibufds_I_O)     0.864    19.379 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.407    19.786    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.735    20.521 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.703    21.224    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/CLKDIV
    RAMB18_X6Y66         FIFO18E1                                     r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.222    21.445    
                         clock uncertainty           -0.035    21.410    
    RAMB18_X6Y66         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[3])
                                                     -0.624    20.786    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         20.786    
                         arrival time                          -5.179    
  -------------------------------------------------------------------
                         slack                                 15.607    

Slack (MET) :             15.610ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[4]
                            (rising edge-triggered cell FIFO18E1 clocked by onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.515ns  (onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise@18.515ns - onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        2.291ns  (logic 0.573ns (25.016%)  route 1.718ns (74.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 21.224 - 18.515 ) 
    Source Clock Delay      (SCD):    2.886ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    B4                                                0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    B4                   IBUFDS (Prop_ibufds_I_O)     0.982     0.982 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.481     1.463    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.765     2.228 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.658     2.886    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/CLKDIV
    ILOGIC_X1Y194        ISERDESE2                                    r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y194        ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.573     3.459 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q5
                         net (fo=2, routed)           1.718     5.176    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/D[4]
    RAMB18_X6Y66         FIFO18E1                                     r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[4]
  -------------------------------------------------------------------    -------------------

                         (clock onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise edge)
                                                     18.515    18.515 r  
    B4                                                0.000    18.515 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    18.515    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    B4                   IBUFDS (Prop_ibufds_I_O)     0.864    19.379 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.407    19.786    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.735    20.521 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.703    21.224    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/CLKDIV
    RAMB18_X6Y66         FIFO18E1                                     r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.222    21.445    
                         clock uncertainty           -0.035    21.410    
    RAMB18_X6Y66         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[4])
                                                     -0.624    20.786    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         20.786    
                         arrival time                          -5.176    
  -------------------------------------------------------------------
                         slack                                 15.610    

Slack (MET) :             15.660ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[1]
                            (rising edge-triggered cell FIFO18E1 clocked by onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.515ns  (onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise@18.515ns - onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        2.240ns  (logic 0.573ns (25.576%)  route 1.667ns (74.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 21.224 - 18.515 ) 
    Source Clock Delay      (SCD):    2.886ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    B4                                                0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    B4                   IBUFDS (Prop_ibufds_I_O)     0.982     0.982 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.481     1.463    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.765     2.228 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.658     2.886    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/CLKDIV
    ILOGIC_X1Y194        ISERDESE2                                    r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y194        ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.573     3.459 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q2
                         net (fo=2, routed)           1.667     5.126    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/D[1]
    RAMB18_X6Y66         FIFO18E1                                     r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[1]
  -------------------------------------------------------------------    -------------------

                         (clock onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise edge)
                                                     18.515    18.515 r  
    B4                                                0.000    18.515 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    18.515    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    B4                   IBUFDS (Prop_ibufds_I_O)     0.864    19.379 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.407    19.786    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.735    20.521 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.703    21.224    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/CLKDIV
    RAMB18_X6Y66         FIFO18E1                                     r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.222    21.445    
                         clock uncertainty           -0.035    21.410    
    RAMB18_X6Y66         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[1])
                                                     -0.624    20.786    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         20.786    
                         arrival time                          -5.126    
  -------------------------------------------------------------------
                         slack                                 15.660    

Slack (MET) :             15.689ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[7]
                            (rising edge-triggered cell FIFO18E1 clocked by onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.515ns  (onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise@18.515ns - onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        2.211ns  (logic 0.573ns (25.916%)  route 1.638ns (74.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 21.224 - 18.515 ) 
    Source Clock Delay      (SCD):    2.886ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    B4                                                0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    B4                   IBUFDS (Prop_ibufds_I_O)     0.982     0.982 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.481     1.463    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.765     2.228 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.658     2.886    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/CLKDIV
    ILOGIC_X1Y194        ISERDESE2                                    r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y194        ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.573     3.459 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/MASTER_ISERDES_K7_GEN.Master_iserdes/Q8
                         net (fo=2, routed)           1.638     5.097    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/D[7]
    RAMB18_X6Y66         FIFO18E1                                     r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[7]
  -------------------------------------------------------------------    -------------------

                         (clock onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise edge)
                                                     18.515    18.515 r  
    B4                                                0.000    18.515 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    18.515    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    B4                   IBUFDS (Prop_ibufds_I_O)     0.864    19.379 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.407    19.786    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.735    20.521 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.703    21.224    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/CLKDIV
    RAMB18_X6Y66         FIFO18E1                                     r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.222    21.445    
                         clock uncertainty           -0.035    21.410    
    RAMB18_X6Y66         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[7])
                                                     -0.624    20.786    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         20.786    
                         arrival time                          -5.097    
  -------------------------------------------------------------------
                         slack                                 15.689    

Slack (MET) :             15.782ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[9]
                            (rising edge-triggered cell FIFO18E1 clocked by onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.515ns  (onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise@18.515ns - onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        2.118ns  (logic 0.573ns (27.050%)  route 1.545ns (72.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 21.224 - 18.515 ) 
    Source Clock Delay      (SCD):    2.886ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    B4                                                0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    B4                   IBUFDS (Prop_ibufds_I_O)     0.982     0.982 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.481     1.463    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.765     2.228 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.658     2.886    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/CLKDIV
    ILOGIC_X1Y193        ISERDESE2                                    r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y193        ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.573     3.459 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/Q4
                         net (fo=2, routed)           1.545     5.004    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/D[9]
    RAMB18_X6Y66         FIFO18E1                                     r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[9]
  -------------------------------------------------------------------    -------------------

                         (clock onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise edge)
                                                     18.515    18.515 r  
    B4                                                0.000    18.515 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    18.515    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    B4                   IBUFDS (Prop_ibufds_I_O)     0.864    19.379 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.407    19.786    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.735    20.521 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.703    21.224    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/CLKDIV
    RAMB18_X6Y66         FIFO18E1                                     r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.222    21.445    
                         clock uncertainty           -0.035    21.410    
    RAMB18_X6Y66         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[9])
                                                     -0.624    20.786    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         20.786    
                         arrival time                          -5.004    
  -------------------------------------------------------------------
                         slack                                 15.782    

Slack (MET) :             15.792ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[8]
                            (rising edge-triggered cell FIFO18E1 clocked by onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.515ns  (onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise@18.515ns - onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        2.108ns  (logic 0.573ns (27.184%)  route 1.535ns (72.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 21.224 - 18.515 ) 
    Source Clock Delay      (SCD):    2.886ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    B4                                                0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    B4                   IBUFDS (Prop_ibufds_I_O)     0.982     0.982 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.481     1.463    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.765     2.228 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.658     2.886    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/CLKDIV
    ILOGIC_X1Y193        ISERDESE2                                    r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y193        ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.573     3.459 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/Slave_iserdes_gen.SLAVE_ISERDES_K7_GEN.Slave_iserdes/Q3
                         net (fo=2, routed)           1.535     4.994    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/D[8]
    RAMB18_X6Y66         FIFO18E1                                     r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/DI[8]
  -------------------------------------------------------------------    -------------------

                         (clock onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise edge)
                                                     18.515    18.515 r  
    B4                                                0.000    18.515 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    18.515    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    B4                   IBUFDS (Prop_ibufds_I_O)     0.864    19.379 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.407    19.786    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.735    20.521 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.703    21.224    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/CLKDIV
    RAMB18_X6Y66         FIFO18E1                                     r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.222    21.445    
                         clock uncertainty           -0.035    21.410    
    RAMB18_X6Y66         FIFO18E1 (Setup_fifo18e1_WRCLK_DI[8])
                                                     -0.624    20.786    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         20.786    
                         arrival time                          -4.994    
  -------------------------------------------------------------------
                         slack                                 15.792    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_ISERDES_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise@0.000ns - onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    1.043ns
    Clock Pessimism Removal (CPR):    0.178ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    B4                                                0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    B4                   IBUFDS (Prop_ibufds_I_O)     0.339     0.339 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.216     0.555    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     0.778 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.265     1.043    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV
    SLICE_X113Y172       FDPE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_ISERDES_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y172       FDPE (Prop_fdpe_C_Q)         0.100     1.143 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/IODELAY_ISERDES_RESET_reg/Q
                         net (fo=2, routed)           0.055     1.198    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/IODELAY_ISERDES_RESET_reg
    SLICE_X113Y172       FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    B4                                                0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    B4                   IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.250     0.670    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     0.921 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.300     1.221    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/CLKDIV
    SLICE_X113Y172       FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]/C
                         clock pessimism             -0.178     1.043    
    SLICE_X113Y172       FDCE (Hold_fdce_C_D)         0.047     1.090    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/onsemi_python_cam_0/generate_datagen.datagen[3].db/ss/FSM_sequential_syncstate_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/WaitCntr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise@0.000ns - onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.128ns (56.752%)  route 0.098ns (43.248%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    1.071ns
    Clock Pessimism Removal (CPR):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    B4                                                0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    B4                   IBUFDS (Prop_ibufds_I_O)     0.339     0.339 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.216     0.555    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     0.778 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.293     1.071    fmchc_python1300c_i/onsemi_python_cam_0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0
    SLICE_X105Y173       FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/generate_datagen.datagen[3].db/ss/FSM_sequential_syncstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y173       FDCE (Prop_fdce_C_Q)         0.100     1.171 r  fmchc_python1300c_i/onsemi_python_cam_0/generate_datagen.datagen[3].db/ss/FSM_sequential_syncstate_reg[0]/Q
                         net (fo=10, routed)          0.098     1.269    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/generate_datagen.datagen[3].db/ss/FSM_sequential_syncstate_reg[1][0]
    SLICE_X104Y173       LUT5 (Prop_lut5_I1_O)        0.028     1.297 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/WaitCntr[0]_i_1/O
                         net (fo=1, routed)           0.000     1.297    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/WaitCntr[0]_i_1_n_0
    SLICE_X104Y173       FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/WaitCntr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    B4                                                0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    B4                   IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.250     0.670    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     0.921 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.330     1.251    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV
    SLICE_X104Y173       FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/WaitCntr_reg[0]/C
                         clock pessimism             -0.169     1.082    
    SLICE_X104Y173       FDCE (Hold_fdce_C_D)         0.087     1.169    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/WaitCntr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/onsemi_python_cam_0/generate_datagen.datagen[3].db/ss/FSM_sequential_syncstate_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/Ack_int_reg/D
                            (rising edge-triggered cell FDCE clocked by onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise@0.000ns - onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.128ns (56.501%)  route 0.099ns (43.499%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    1.071ns
    Clock Pessimism Removal (CPR):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    B4                                                0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    B4                   IBUFDS (Prop_ibufds_I_O)     0.339     0.339 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.216     0.555    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     0.778 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.293     1.071    fmchc_python1300c_i/onsemi_python_cam_0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0
    SLICE_X105Y173       FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/generate_datagen.datagen[3].db/ss/FSM_sequential_syncstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y173       FDCE (Prop_fdce_C_Q)         0.100     1.171 r  fmchc_python1300c_i/onsemi_python_cam_0/generate_datagen.datagen[3].db/ss/FSM_sequential_syncstate_reg[0]/Q
                         net (fo=10, routed)          0.099     1.270    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/generate_datagen.datagen[3].db/ss/FSM_sequential_syncstate_reg[1][0]
    SLICE_X104Y173       LUT5 (Prop_lut5_I1_O)        0.028     1.298 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/Ack_int_i_1__2/O
                         net (fo=1, routed)           0.000     1.298    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/Ack_int_i_1__2_n_0
    SLICE_X104Y173       FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/Ack_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    B4                                                0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    B4                   IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.250     0.670    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     0.921 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.330     1.251    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV
    SLICE_X104Y173       FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/Ack_int_reg/C
                         clock pessimism             -0.169     1.082    
    SLICE_X104Y173       FDCE (Hold_fdce_C_D)         0.087     1.169    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/Ack_int_reg
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_WREN_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WREN
                            (rising edge-triggered cell FIFO18E1 clocked by onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise@0.000ns - onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.100ns (32.300%)  route 0.210ns (67.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    1.082ns
    Clock Pessimism Removal (CPR):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    B4                                                0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    B4                   IBUFDS (Prop_ibufds_I_O)     0.339     0.339 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.216     0.555    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     0.778 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.304     1.082    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV
    SLICE_X99Y162        FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_WREN_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y162        FDCE (Prop_fdce_C_Q)         0.100     1.182 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_WREN_reg[0]/Q
                         net (fo=1, routed)           0.210     1.392    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/FIFO_WREN_SYNC
    RAMB18_X6Y64         FIFO18E1                                     r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WREN
  -------------------------------------------------------------------    -------------------

                         (clock onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    B4                                                0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    B4                   IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.250     0.670    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     0.921 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.377     1.297    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/CLKDIV
    RAMB18_X6Y64         FIFO18E1                                     r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism             -0.143     1.155    
    RAMB18_X6Y64         FIFO18E1 (Hold_fifo18e1_WRCLK_WREN)
                                                      0.107     1.262    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/WaitCntr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/Ack_int_reg/D
                            (rising edge-triggered cell FDCE clocked by onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise@0.000ns - onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.128ns (59.711%)  route 0.086ns (40.288%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    1.049ns
    Clock Pessimism Removal (CPR):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    B4                                                0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    B4                   IBUFDS (Prop_ibufds_I_O)     0.339     0.339 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.216     0.555    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     0.778 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.271     1.049    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV
    SLICE_X116Y163       FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/WaitCntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y163       FDCE (Prop_fdce_C_Q)         0.100     1.149 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/WaitCntr_reg[2]/Q
                         net (fo=6, routed)           0.086     1.235    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/WaitCntr_reg[2]_0
    SLICE_X117Y163       LUT5 (Prop_lut5_I0_O)        0.028     1.263 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/Ack_int_i_1/O
                         net (fo=1, routed)           0.000     1.263    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/Ack_int_i_1_n_0
    SLICE_X117Y163       FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/Ack_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    B4                                                0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    B4                   IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.250     0.670    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     0.921 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.308     1.229    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV
    SLICE_X117Y163       FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/Ack_int_reg/C
                         clock pessimism             -0.169     1.060    
    SLICE_X117Y163       FDCE (Hold_fdce_C_D)         0.060     1.120    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/Ack_int_reg
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ReqPipe_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ReqPipe_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise@0.000ns - onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.683%)  route 0.105ns (51.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    1.054ns
    Clock Pessimism Removal (CPR):    0.166ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    B4                                                0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    B4                   IBUFDS (Prop_ibufds_I_O)     0.339     0.339 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.216     0.555    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     0.778 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.276     1.054    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV
    SLICE_X112Y153       FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ReqPipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y153       FDCE (Prop_fdce_C_Q)         0.100     1.154 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ReqPipe_reg[0]/Q
                         net (fo=1, routed)           0.105     1.259    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ReqPipe_reg_n_0_[0]
    SLICE_X112Y152       FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ReqPipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    B4                                                0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    B4                   IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.250     0.670    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     0.921 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.314     1.235    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV
    SLICE_X112Y152       FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ReqPipe_reg[1]/C
                         clock pessimism             -0.166     1.069    
    SLICE_X112Y152       FDCE (Hold_fdce_C_D)         0.047     1.116    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ReqPipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_WREN_r_reg/C
                            (rising edge-triggered cell FDCE clocked by onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_WREN_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise@0.000ns - onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.128ns (58.454%)  route 0.091ns (41.546%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    1.082ns
    Clock Pessimism Removal (CPR):    0.171ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    B4                                                0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    B4                   IBUFDS (Prop_ibufds_I_O)     0.339     0.339 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.216     0.555    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     0.778 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.304     1.082    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV
    SLICE_X98Y162        FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_WREN_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y162        FDCE (Prop_fdce_C_Q)         0.100     1.182 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_WREN_r_reg/Q
                         net (fo=5, routed)           0.091     1.273    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_WREN_r
    SLICE_X99Y162        LUT4 (Prop_lut4_I0_O)        0.028     1.301 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_WREN[0]_i_1/O
                         net (fo=1, routed)           0.000     1.301    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_WREN[0]_i_1_n_0
    SLICE_X99Y162        FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_WREN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    B4                                                0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    B4                   IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.250     0.670    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     0.921 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.343     1.264    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV
    SLICE_X99Y162        FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_WREN_reg[0]/C
                         clock pessimism             -0.171     1.093    
    SLICE_X99Y162        FDCE (Hold_fdce_C_D)         0.060     1.153    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_WREN_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.153    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_ISERDES_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise@0.000ns - onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.100ns (47.378%)  route 0.111ns (52.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    1.055ns
    Clock Pessimism Removal (CPR):    0.166ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    B4                                                0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    B4                   IBUFDS (Prop_ibufds_I_O)     0.339     0.339 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.216     0.555    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     0.778 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.277     1.055    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV
    SLICE_X113Y150       FDPE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_ISERDES_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y150       FDPE (Prop_fdpe_C_Q)         0.100     1.155 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_ISERDES_RESET_reg/Q
                         net (fo=2, routed)           0.111     1.266    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/IODELAY_ISERDES_RESET_reg
    SLICE_X113Y151       FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    B4                                                0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    B4                   IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.250     0.670    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     0.921 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.314     1.235    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/CLKDIV
    SLICE_X113Y151       FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]/C
                         clock pessimism             -0.166     1.069    
    SLICE_X113Y151       FDCE (Hold_fdce_C_D)         0.047     1.116    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ReqPipe_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/WaitCntr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise@0.000ns - onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.128ns (54.025%)  route 0.109ns (45.975%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    1.049ns
    Clock Pessimism Removal (CPR):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    B4                                                0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    B4                   IBUFDS (Prop_ibufds_I_O)     0.339     0.339 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.216     0.555    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     0.778 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.271     1.049    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV
    SLICE_X117Y163       FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ReqPipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y163       FDCE (Prop_fdce_C_Q)         0.100     1.149 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ReqPipe_reg[1]/Q
                         net (fo=10, routed)          0.109     1.258    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/Q[0]
    SLICE_X116Y163       LUT5 (Prop_lut5_I0_O)        0.028     1.286 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/WaitCntr[0]_i_1/O
                         net (fo=1, routed)           0.000     1.286    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/WaitCntr[0]_i_1_n_0
    SLICE_X116Y163       FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/WaitCntr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    B4                                                0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    B4                   IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.250     0.670    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     0.921 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.308     1.229    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV
    SLICE_X116Y163       FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/WaitCntr_reg[0]/C
                         clock pessimism             -0.169     1.060    
    SLICE_X116Y163       FDCE (Hold_fdce_C_D)         0.060     1.120    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/WaitCntr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ReqPipe_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_ISERDES_RESET_reg/D
                            (rising edge-triggered cell FDPE clocked by onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise@0.000ns - onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.128ns (53.798%)  route 0.110ns (46.202%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    1.049ns
    Clock Pessimism Removal (CPR):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    B4                                                0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    B4                   IBUFDS (Prop_ibufds_I_O)     0.339     0.339 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.216     0.555    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     0.778 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.271     1.049    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV
    SLICE_X117Y163       FDCE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ReqPipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y163       FDCE (Prop_fdce_C_Q)         0.100     1.149 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/ReqPipe_reg[1]/Q
                         net (fo=10, routed)          0.110     1.259    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/Q[0]
    SLICE_X116Y163       LUT5 (Prop_lut5_I1_O)        0.028     1.287 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_ISERDES_RESET_i_1/O
                         net (fo=1, routed)           0.000     1.287    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_ISERDES_RESET_i_1_n_0
    SLICE_X116Y163       FDPE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_ISERDES_RESET_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    B4                                                0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    B4                   IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.250     0.670    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     0.921 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.308     1.229    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV
    SLICE_X116Y163       FDPE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_ISERDES_RESET_reg/C
                         clock pessimism             -0.169     1.060    
    SLICE_X116Y163       FDPE (Hold_fdpe_C_D)         0.060     1.120    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/IODELAY_ISERDES_RESET_reg
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0
Waveform(ns):       { 0.000 7.406 }
Period(ns):         18.515
Sources:            { fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FIFO18E1/WRCLK  n/a            2.183         18.515      16.332     RAMB18_X6Y64    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
Min Period        n/a     FIFO18E1/WRCLK  n/a            2.183         18.515      16.332     RAMB18_X6Y60    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
Min Period        n/a     FIFO18E1/WRCLK  n/a            2.183         18.515      16.332     RAMB18_X6Y62    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
Min Period        n/a     FIFO18E1/WRCLK  n/a            2.183         18.515      16.332     RAMB18_X6Y66    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
Min Period        n/a     FIFO18E1/WRCLK  n/a            2.183         18.515      16.332     RAMB18_X7Y64    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
Min Period        n/a     IDELAYE2/C      n/a            2.000         18.515      16.515     IDELAY_X1Y166   fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/IDELAY_K7_GEN.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C      n/a            2.000         18.515      16.515     IDELAY_X1Y152   fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/IDELAY_K7_GEN.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C      n/a            2.000         18.515      16.515     IDELAY_X1Y164   fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/IDELAY_K7_GEN.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C      n/a            2.000         18.515      16.515     IDELAY_X1Y194   fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/IDELAY_K7_GEN.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C      n/a            2.000         18.515      16.515     IDELAY_X1Y178   fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/IDELAY_K7_GEN.IDELAYE2_inst/C
Low Pulse Width   Fast    FDCE/C          n/a            0.400         11.109      10.709     SLICE_X112Y151  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.IODELAY_CE_reg[0]/C
Low Pulse Width   Fast    FDCE/C          n/a            0.400         11.109      10.709     SLICE_X113Y151  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]/C
Low Pulse Width   Fast    FDCE/C          n/a            0.400         11.109      10.709     SLICE_X114Y152  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[7]/C
Low Pulse Width   Fast    FDCE/C          n/a            0.400         11.109      10.709     SLICE_X114Y152  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/im/nomuxgen.SYNC_DATA_reg[8]/C
Low Pulse Width   Fast    FDCE/C          n/a            0.400         11.109      10.709     SLICE_X112Y151  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/IODELAY_INC_reg/C
Low Pulse Width   Fast    FDCE/C          n/a            0.400         11.109      10.709     SLICE_X112Y152  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/ReqPipe_reg[1]/C
Low Pulse Width   Slow    FDCE/C          n/a            0.400         11.109      10.709     SLICE_X107Y178  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[5]/C
Low Pulse Width   Slow    FDCE/C          n/a            0.400         11.109      10.709     SLICE_X107Y178  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[6]/C
Low Pulse Width   Slow    FDCE/C          n/a            0.400         11.109      10.709     SLICE_X107Y178  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[7]/C
Low Pulse Width   Slow    FDCE/C          n/a            0.400         11.109      10.709     SLICE_X107Y178  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/im/nomuxgen.SYNC_DATA_reg[8]/C
High Pulse Width  Slow    FDCE/C          n/a            0.350         7.406       7.056      SLICE_X116Y164  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_CE_reg[0]/C
High Pulse Width  Slow    FDCE/C          n/a            0.350         7.406       7.056      SLICE_X116Y164  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_INC_reg[0]/C
High Pulse Width  Slow    FDCE/C          n/a            0.350         7.406       7.056      SLICE_X117Y163  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.IODELAY_ISERDES_RESET_reg[0]/C
High Pulse Width  Slow    FDCE/C          n/a            0.350         7.406       7.056      SLICE_X116Y164  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.ISERDES_BITSLIP_reg[0]/C
High Pulse Width  Slow    FDCE/C          n/a            0.350         7.406       7.056      SLICE_X115Y162  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[2]/C
High Pulse Width  Slow    FDCE/C          n/a            0.350         7.406       7.056      SLICE_X115Y162  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[4]/C
High Pulse Width  Slow    FDCE/C          n/a            0.350         7.406       7.056      SLICE_X115Y162  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[6]/C
High Pulse Width  Slow    FDCE/C          n/a            0.350         7.406       7.056      SLICE_X113Y162  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[7]/C
High Pulse Width  Slow    FDCE/C          n/a            0.350         7.406       7.056      SLICE_X115Y162  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/im/nomuxgen.SYNC_DATA_reg[8]/C
High Pulse Width  Slow    FDCE/C          n/a            0.350         7.406       7.056      SLICE_X117Y163  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/Ack_int_reg/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       10.205ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.278ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.205ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.311ns  (logic 0.308ns (13.328%)  route 2.003ns (86.672%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.282ns = ( 15.281 - 12.999 ) 
    Source Clock Delay      (SCD):    2.441ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.056 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4204, routed)        1.385     2.441    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y113        FDRE                                         r  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDRE (Prop_fdre_C_Q)         0.308     2.749 f  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=142, routed)         2.003     4.752    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/AR[0]
    SLICE_X55Y104        FDCE                                         f  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    13.902    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113    14.015 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4204, routed)        1.266    15.281    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X55Y104        FDCE                                         r  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[7]/C
                         clock pessimism              0.129    15.410    
                         clock uncertainty           -0.198    15.212    
    SLICE_X55Y104        FDCE (Recov_fdce_C_CLR)     -0.255    14.957    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[7]
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                          -4.752    
  -------------------------------------------------------------------
                         slack                                 10.205    

Slack (MET) :             10.207ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxIndex_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.304ns  (logic 0.308ns (13.366%)  route 1.996ns (86.634%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.278ns = ( 15.277 - 12.999 ) 
    Source Clock Delay      (SCD):    2.441ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.056 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4204, routed)        1.385     2.441    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y113        FDRE                                         r  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDRE (Prop_fdre_C_Q)         0.308     2.749 f  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=142, routed)         1.996     4.745    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/AR[0]
    SLICE_X56Y105        FDCE                                         f  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxIndex_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    13.902    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113    14.015 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4204, routed)        1.262    15.277    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X56Y105        FDCE                                         r  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxIndex_reg[0]/C
                         clock pessimism              0.129    15.406    
                         clock uncertainty           -0.198    15.208    
    SLICE_X56Y105        FDCE (Recov_fdce_C_CLR)     -0.255    14.953    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxIndex_reg[0]
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                          -4.745    
  -------------------------------------------------------------------
                         slack                                 10.207    

Slack (MET) :             10.207ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxIndex_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.304ns  (logic 0.308ns (13.366%)  route 1.996ns (86.634%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.278ns = ( 15.277 - 12.999 ) 
    Source Clock Delay      (SCD):    2.441ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.056 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4204, routed)        1.385     2.441    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y113        FDRE                                         r  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDRE (Prop_fdre_C_Q)         0.308     2.749 f  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=142, routed)         1.996     4.745    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/AR[0]
    SLICE_X56Y105        FDCE                                         f  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxIndex_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    13.902    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113    14.015 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4204, routed)        1.262    15.277    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X56Y105        FDCE                                         r  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxIndex_reg[1]/C
                         clock pessimism              0.129    15.406    
                         clock uncertainty           -0.198    15.208    
    SLICE_X56Y105        FDCE (Recov_fdce_C_CLR)     -0.255    14.953    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxIndex_reg[1]
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                          -4.745    
  -------------------------------------------------------------------
                         slack                                 10.207    

Slack (MET) :             10.207ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxIndex_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.304ns  (logic 0.308ns (13.366%)  route 1.996ns (86.634%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.278ns = ( 15.277 - 12.999 ) 
    Source Clock Delay      (SCD):    2.441ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.056 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4204, routed)        1.385     2.441    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y113        FDRE                                         r  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDRE (Prop_fdre_C_Q)         0.308     2.749 f  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=142, routed)         1.996     4.745    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/AR[0]
    SLICE_X56Y105        FDCE                                         f  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxIndex_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    13.902    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113    14.015 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4204, routed)        1.262    15.277    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X56Y105        FDCE                                         r  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxIndex_reg[2]/C
                         clock pessimism              0.129    15.406    
                         clock uncertainty           -0.198    15.208    
    SLICE_X56Y105        FDCE (Recov_fdce_C_CLR)     -0.255    14.953    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxIndex_reg[2]
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                          -4.745    
  -------------------------------------------------------------------
                         slack                                 10.207    

Slack (MET) :             10.207ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxIndex_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.304ns  (logic 0.308ns (13.366%)  route 1.996ns (86.634%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.278ns = ( 15.277 - 12.999 ) 
    Source Clock Delay      (SCD):    2.441ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.056 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4204, routed)        1.385     2.441    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y113        FDRE                                         r  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDRE (Prop_fdre_C_Q)         0.308     2.749 f  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=142, routed)         1.996     4.745    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/AR[0]
    SLICE_X56Y105        FDCE                                         f  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxIndex_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    13.902    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113    14.015 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4204, routed)        1.262    15.277    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X56Y105        FDCE                                         r  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxIndex_reg[3]/C
                         clock pessimism              0.129    15.406    
                         clock uncertainty           -0.198    15.208    
    SLICE_X56Y105        FDCE (Recov_fdce_C_CLR)     -0.255    14.953    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxIndex_reg[3]
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                          -4.745    
  -------------------------------------------------------------------
                         slack                                 10.207    

Slack (MET) :             10.207ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxIndex_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.304ns  (logic 0.308ns (13.366%)  route 1.996ns (86.634%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.278ns = ( 15.277 - 12.999 ) 
    Source Clock Delay      (SCD):    2.441ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.056 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4204, routed)        1.385     2.441    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y113        FDRE                                         r  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDRE (Prop_fdre_C_Q)         0.308     2.749 f  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=142, routed)         1.996     4.745    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/AR[0]
    SLICE_X56Y105        FDCE                                         f  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxIndex_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    13.902    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113    14.015 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4204, routed)        1.262    15.277    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X56Y105        FDCE                                         r  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxIndex_reg[4]/C
                         clock pessimism              0.129    15.406    
                         clock uncertainty           -0.198    15.208    
    SLICE_X56Y105        FDCE (Recov_fdce_C_CLR)     -0.255    14.953    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxIndex_reg[4]
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                          -4.745    
  -------------------------------------------------------------------
                         slack                                 10.207    

Slack (MET) :             10.225ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[15]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.291ns  (logic 0.308ns (13.444%)  route 1.983ns (86.556%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.282ns = ( 15.281 - 12.999 ) 
    Source Clock Delay      (SCD):    2.441ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.056 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4204, routed)        1.385     2.441    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y113        FDRE                                         r  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDRE (Prop_fdre_C_Q)         0.308     2.749 f  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=142, routed)         1.983     4.732    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/AR[0]
    SLICE_X55Y106        FDCE                                         f  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    13.902    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113    14.015 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4204, routed)        1.266    15.281    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X55Y106        FDCE                                         r  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[15]/C
                         clock pessimism              0.129    15.410    
                         clock uncertainty           -0.198    15.212    
    SLICE_X55Y106        FDCE (Recov_fdce_C_CLR)     -0.255    14.957    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[15]
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                          -4.732    
  -------------------------------------------------------------------
                         slack                                 10.225    

Slack (MET) :             10.288ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[18]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.291ns  (logic 0.308ns (13.444%)  route 1.983ns (86.556%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.282ns = ( 15.281 - 12.999 ) 
    Source Clock Delay      (SCD):    2.441ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.056 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4204, routed)        1.385     2.441    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y113        FDRE                                         r  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDRE (Prop_fdre_C_Q)         0.308     2.749 f  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=142, routed)         1.983     4.732    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/AR[0]
    SLICE_X54Y106        FDCE                                         f  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    13.902    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113    14.015 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4204, routed)        1.266    15.281    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X54Y106        FDCE                                         r  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[18]/C
                         clock pessimism              0.129    15.410    
                         clock uncertainty           -0.198    15.212    
    SLICE_X54Y106        FDCE (Recov_fdce_C_CLR)     -0.192    15.020    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[18]
  -------------------------------------------------------------------
                         required time                         15.020    
                         arrival time                          -4.732    
  -------------------------------------------------------------------
                         slack                                 10.288    

Slack (MET) :             10.288ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[22]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.291ns  (logic 0.308ns (13.444%)  route 1.983ns (86.556%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.282ns = ( 15.281 - 12.999 ) 
    Source Clock Delay      (SCD):    2.441ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.056 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4204, routed)        1.385     2.441    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y113        FDRE                                         r  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDRE (Prop_fdre_C_Q)         0.308     2.749 f  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=142, routed)         1.983     4.732    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/AR[0]
    SLICE_X54Y106        FDCE                                         f  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    13.902    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113    14.015 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4204, routed)        1.266    15.281    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X54Y106        FDCE                                         r  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[22]/C
                         clock pessimism              0.129    15.410    
                         clock uncertainty           -0.198    15.212    
    SLICE_X54Y106        FDCE (Recov_fdce_C_CLR)     -0.192    15.020    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[22]
  -------------------------------------------------------------------
                         required time                         15.020    
                         arrival time                          -4.732    
  -------------------------------------------------------------------
                         slack                                 10.288    

Slack (MET) :             10.288ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[23]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.999ns  (clk_fpga_0 rise@12.999ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.291ns  (logic 0.308ns (13.444%)  route 1.983ns (86.556%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.282ns = ( 15.281 - 12.999 ) 
    Source Clock Delay      (SCD):    2.441ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.390ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.936     0.936    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.120     1.056 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4204, routed)        1.385     2.441    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y113        FDRE                                         r  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDRE (Prop_fdre_C_Q)         0.308     2.749 f  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=142, routed)         1.983     4.732    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/AR[0]
    SLICE_X54Y106        FDCE                                         f  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.999    12.999 r  
    PS7_X0Y0             PS7                          0.000    12.999 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.903    13.902    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.113    14.015 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4204, routed)        1.266    15.281    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X54Y106        FDCE                                         r  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[23]/C
                         clock pessimism              0.129    15.410    
                         clock uncertainty           -0.198    15.212    
    SLICE_X54Y106        FDCE (Recov_fdce_C_CLR)     -0.192    15.020    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/RxWord_reg[23]
  -------------------------------------------------------------------
                         required time                         15.020    
                         arrival time                          -4.732    
  -------------------------------------------------------------------
                         slack                                 10.288    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.118ns (49.175%)  route 0.122ns (50.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.112ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.342 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4204, routed)        0.528     0.870    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y113        FDRE                                         r  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDRE (Prop_fdre_C_Q)         0.118     0.988 f  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=142, routed)         0.122     1.110    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/AR[0]
    SLICE_X40Y113        FDCE                                         f  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.380 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4204, routed)        0.732     1.112    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X40Y113        FDCE                                         r  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[12]/C
                         clock pessimism             -0.211     0.901    
    SLICE_X40Y113        FDCE (Remov_fdce_C_CLR)     -0.069     0.832    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           1.110    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[13]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.118ns (49.175%)  route 0.122ns (50.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.112ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.342 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4204, routed)        0.528     0.870    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y113        FDRE                                         r  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDRE (Prop_fdre_C_Q)         0.118     0.988 f  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=142, routed)         0.122     1.110    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/AR[0]
    SLICE_X40Y113        FDCE                                         f  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.380 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4204, routed)        0.732     1.112    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X40Y113        FDCE                                         r  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[13]/C
                         clock pessimism             -0.211     0.901    
    SLICE_X40Y113        FDCE (Remov_fdce_C_CLR)     -0.069     0.832    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           1.110    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[14]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.118ns (49.175%)  route 0.122ns (50.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.112ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.342 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4204, routed)        0.528     0.870    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y113        FDRE                                         r  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDRE (Prop_fdre_C_Q)         0.118     0.988 f  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=142, routed)         0.122     1.110    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/AR[0]
    SLICE_X40Y113        FDCE                                         f  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.380 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4204, routed)        0.732     1.112    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X40Y113        FDCE                                         r  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[14]/C
                         clock pessimism             -0.211     0.901    
    SLICE_X40Y113        FDCE (Remov_fdce_C_CLR)     -0.069     0.832    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           1.110    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[15]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.118ns (49.175%)  route 0.122ns (50.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.112ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.342 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4204, routed)        0.528     0.870    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y113        FDRE                                         r  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDRE (Prop_fdre_C_Q)         0.118     0.988 f  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=142, routed)         0.122     1.110    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/AR[0]
    SLICE_X40Y113        FDCE                                         f  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.380 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4204, routed)        0.732     1.112    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X40Y113        FDCE                                         r  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[15]/C
                         clock pessimism             -0.211     0.901    
    SLICE_X40Y113        FDCE (Remov_fdce_C_CLR)     -0.069     0.832    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           1.110    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[16]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.118ns (40.538%)  route 0.173ns (59.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.112ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.342 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4204, routed)        0.528     0.870    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y113        FDRE                                         r  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDRE (Prop_fdre_C_Q)         0.118     0.988 f  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=142, routed)         0.173     1.161    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/AR[0]
    SLICE_X40Y114        FDPE                                         f  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[16]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.380 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4204, routed)        0.732     1.112    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X40Y114        FDPE                                         r  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[16]/C
                         clock pessimism             -0.211     0.901    
    SLICE_X40Y114        FDPE (Remov_fdpe_C_PRE)     -0.072     0.829    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.118ns (33.943%)  route 0.230ns (66.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.113ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.342 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4204, routed)        0.528     0.870    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y113        FDRE                                         r  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDRE (Prop_fdre_C_Q)         0.118     0.988 f  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=142, routed)         0.230     1.218    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/AR[0]
    SLICE_X40Y112        FDCE                                         f  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.380 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4204, routed)        0.733     1.113    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X40Y112        FDCE                                         r  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[10]/C
                         clock pessimism             -0.211     0.902    
    SLICE_X40Y112        FDCE (Remov_fdce_C_CLR)     -0.069     0.833    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.118ns (33.943%)  route 0.230ns (66.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.113ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.342 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4204, routed)        0.528     0.870    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y113        FDRE                                         r  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDRE (Prop_fdre_C_Q)         0.118     0.988 f  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=142, routed)         0.230     1.218    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/AR[0]
    SLICE_X40Y112        FDCE                                         f  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.380 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4204, routed)        0.733     1.113    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X40Y112        FDCE                                         r  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[11]/C
                         clock pessimism             -0.211     0.902    
    SLICE_X40Y112        FDCE (Remov_fdce_C_CLR)     -0.069     0.833    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.118ns (33.943%)  route 0.230ns (66.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.113ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.342 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4204, routed)        0.528     0.870    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y113        FDRE                                         r  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDRE (Prop_fdre_C_Q)         0.118     0.988 f  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=142, routed)         0.230     1.218    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/AR[0]
    SLICE_X40Y112        FDCE                                         f  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.380 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4204, routed)        0.733     1.113    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X40Y112        FDCE                                         r  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[8]/C
                         clock pessimism             -0.211     0.902    
    SLICE_X40Y112        FDCE (Remov_fdce_C_CLR)     -0.069     0.833    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.118ns (33.943%)  route 0.230ns (66.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.113ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.342 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4204, routed)        0.528     0.870    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y113        FDRE                                         r  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDRE (Prop_fdre_C_Q)         0.118     0.988 f  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=142, routed)         0.230     1.218    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/AR[0]
    SLICE_X40Y112        FDCE                                         f  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.380 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4204, routed)        0.733     1.113    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X40Y112        FDCE                                         r  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[9]/C
                         clock pessimism             -0.211     0.902    
    SLICE_X40Y112        FDCE (Remov_fdce_C_CLR)     -0.069     0.833    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.833    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Destination:            fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.499ns period=12.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.118ns (33.197%)  route 0.237ns (66.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.115ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    0.211ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.316     0.316    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.342 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4204, routed)        0.528     0.870    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y113        FDRE                                         r  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y113        FDRE (Prop_fdre_C_Q)         0.118     0.988 f  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/host_spi_reset_reg/Q
                         net (fo=142, routed)         0.237     1.225    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/AR[0]
    SLICE_X40Y111        FDCE                                         f  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.350     0.350    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.380 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4204, routed)        0.735     1.115    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/s00_axi_aclk
    SLICE_X40Y111        FDCE                                         r  fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[4]/C
                         clock pessimism             -0.211     0.904    
    SLICE_X40Y111        FDCE (Remov_fdce_C_CLR)     -0.069     0.835    fmchc_python1300c_i/onsemi_python_spi_0/U0/onsemi_vita_spi_v3_1_S00_AXI_inst/onsemi_vita_spicore_inst/vita_spi/the_spi_lowlevel/Counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.390    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        2.366ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.366ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/rst_processing_system7_0_149M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.297ns  (logic 0.322ns (7.493%)  route 3.975ns (92.507%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.427ns = ( 9.427 - 7.000 ) 
    Source Clock Delay      (SCD):    2.476ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.936     0.936    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19353, routed)       1.420     2.476    fmchc_python1300c_i/rst_processing_system7_0_149M/U0/slowest_sync_clk
    SLICE_X28Y113        FDRE                                         r  fmchc_python1300c_i/rst_processing_system7_0_149M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y113        FDRE (Prop_fdre_C_Q)         0.269     2.745 r  fmchc_python1300c_i/rst_processing_system7_0_149M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=11, routed)          0.748     3.493    fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X26Y108        LUT1 (Prop_lut1_I0_O)        0.053     3.546 f  fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=259, routed)         3.227     6.773    fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X5Y96          FDPE                                         f  fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.903     7.903    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113     8.016 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19353, routed)       1.411     9.427    fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y96          FDPE                                         r  fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.040     9.467    
                         clock uncertainty           -0.111     9.356    
    SLICE_X5Y96          FDPE (Recov_fdpe_C_PRE)     -0.217     9.139    fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                          9.139    
                         arrival time                          -6.773    
  -------------------------------------------------------------------
                         slack                                  2.366    

Slack (MET) :             2.366ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/rst_processing_system7_0_149M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.297ns  (logic 0.322ns (7.493%)  route 3.975ns (92.507%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.427ns = ( 9.427 - 7.000 ) 
    Source Clock Delay      (SCD):    2.476ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.936     0.936    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19353, routed)       1.420     2.476    fmchc_python1300c_i/rst_processing_system7_0_149M/U0/slowest_sync_clk
    SLICE_X28Y113        FDRE                                         r  fmchc_python1300c_i/rst_processing_system7_0_149M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y113        FDRE (Prop_fdre_C_Q)         0.269     2.745 r  fmchc_python1300c_i/rst_processing_system7_0_149M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=11, routed)          0.748     3.493    fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X26Y108        LUT1 (Prop_lut1_I0_O)        0.053     3.546 f  fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=259, routed)         3.227     6.773    fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X5Y96          FDPE                                         f  fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.903     7.903    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113     8.016 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19353, routed)       1.411     9.427    fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y96          FDPE                                         r  fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.040     9.467    
                         clock uncertainty           -0.111     9.356    
    SLICE_X5Y96          FDPE (Recov_fdpe_C_PRE)     -0.217     9.139    fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                          9.139    
                         arrival time                          -6.773    
  -------------------------------------------------------------------
                         slack                                  2.366    

Slack (MET) :             2.708ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/rst_processing_system7_0_149M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.956ns  (logic 0.322ns (8.139%)  route 3.634ns (91.861%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.428ns = ( 9.428 - 7.000 ) 
    Source Clock Delay      (SCD):    2.476ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.936     0.936    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19353, routed)       1.420     2.476    fmchc_python1300c_i/rst_processing_system7_0_149M/U0/slowest_sync_clk
    SLICE_X28Y113        FDRE                                         r  fmchc_python1300c_i/rst_processing_system7_0_149M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y113        FDRE (Prop_fdre_C_Q)         0.269     2.745 r  fmchc_python1300c_i/rst_processing_system7_0_149M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=11, routed)          0.748     3.493    fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X26Y108        LUT1 (Prop_lut1_I0_O)        0.053     3.546 f  fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=259, routed)         2.886     6.432    fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X5Y98          FDPE                                         f  fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.903     7.903    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113     8.016 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19353, routed)       1.412     9.428    fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y98          FDPE                                         r  fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.040     9.468    
                         clock uncertainty           -0.111     9.357    
    SLICE_X5Y98          FDPE (Recov_fdpe_C_PRE)     -0.217     9.140    fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                          9.140    
                         arrival time                          -6.432    
  -------------------------------------------------------------------
                         slack                                  2.708    

Slack (MET) :             2.708ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/rst_processing_system7_0_149M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.956ns  (logic 0.322ns (8.139%)  route 3.634ns (91.861%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.428ns = ( 9.428 - 7.000 ) 
    Source Clock Delay      (SCD):    2.476ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.936     0.936    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19353, routed)       1.420     2.476    fmchc_python1300c_i/rst_processing_system7_0_149M/U0/slowest_sync_clk
    SLICE_X28Y113        FDRE                                         r  fmchc_python1300c_i/rst_processing_system7_0_149M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y113        FDRE (Prop_fdre_C_Q)         0.269     2.745 r  fmchc_python1300c_i/rst_processing_system7_0_149M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=11, routed)          0.748     3.493    fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X26Y108        LUT1 (Prop_lut1_I0_O)        0.053     3.546 f  fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=259, routed)         2.886     6.432    fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X5Y98          FDPE                                         f  fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.903     7.903    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113     8.016 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19353, routed)       1.412     9.428    fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y98          FDPE                                         r  fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.040     9.468    
                         clock uncertainty           -0.111     9.357    
    SLICE_X5Y98          FDPE (Recov_fdpe_C_PRE)     -0.217     9.140    fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                          9.140    
                         arrival time                          -6.432    
  -------------------------------------------------------------------
                         slack                                  2.708    

Slack (MET) :             3.818ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fmchc_python1300c_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.843ns  (logic 0.322ns (11.328%)  route 2.521ns (88.672%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.420ns = ( 9.420 - 7.000 ) 
    Source Clock Delay      (SCD):    2.611ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.936     0.936    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19353, routed)       1.555     2.611    fmchc_python1300c_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y176        FDRE                                         r  fmchc_python1300c_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y176        FDRE (Prop_fdre_C_Q)         0.269     2.880 r  fmchc_python1300c_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=66, routed)          1.527     4.407    fmchc_python1300c_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X36Y189        LUT1 (Prop_lut1_I0_O)        0.053     4.460 f  fmchc_python1300c_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=133, routed)         0.993     5.454    fmchc_python1300c_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X37Y198        FDPE                                         f  fmchc_python1300c_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.903     7.903    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113     8.016 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19353, routed)       1.404     9.420    fmchc_python1300c_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X37Y198        FDPE                                         r  fmchc_python1300c_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.179     9.599    
                         clock uncertainty           -0.111     9.488    
    SLICE_X37Y198        FDPE (Recov_fdpe_C_PRE)     -0.217     9.271    fmchc_python1300c_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                          9.271    
                         arrival time                          -5.454    
  -------------------------------------------------------------------
                         slack                                  3.818    

Slack (MET) :             3.818ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fmchc_python1300c_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.843ns  (logic 0.322ns (11.328%)  route 2.521ns (88.672%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.420ns = ( 9.420 - 7.000 ) 
    Source Clock Delay      (SCD):    2.611ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.936     0.936    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19353, routed)       1.555     2.611    fmchc_python1300c_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y176        FDRE                                         r  fmchc_python1300c_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y176        FDRE (Prop_fdre_C_Q)         0.269     2.880 r  fmchc_python1300c_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=66, routed)          1.527     4.407    fmchc_python1300c_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X36Y189        LUT1 (Prop_lut1_I0_O)        0.053     4.460 f  fmchc_python1300c_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=133, routed)         0.993     5.454    fmchc_python1300c_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X37Y198        FDPE                                         f  fmchc_python1300c_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.903     7.903    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113     8.016 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19353, routed)       1.404     9.420    fmchc_python1300c_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X37Y198        FDPE                                         r  fmchc_python1300c_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.179     9.599    
                         clock uncertainty           -0.111     9.488    
    SLICE_X37Y198        FDPE (Recov_fdpe_C_PRE)     -0.217     9.271    fmchc_python1300c_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                          9.271    
                         arrival time                          -5.454    
  -------------------------------------------------------------------
                         slack                                  3.818    

Slack (MET) :             3.900ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fmchc_python1300c_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.796ns  (logic 0.322ns (11.518%)  route 2.474ns (88.482%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.455ns = ( 9.455 - 7.000 ) 
    Source Clock Delay      (SCD):    2.611ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.936     0.936    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19353, routed)       1.555     2.611    fmchc_python1300c_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y176        FDRE                                         r  fmchc_python1300c_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y176        FDRE (Prop_fdre_C_Q)         0.269     2.880 r  fmchc_python1300c_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=66, routed)          1.527     4.407    fmchc_python1300c_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X36Y189        LUT1 (Prop_lut1_I0_O)        0.053     4.460 f  fmchc_python1300c_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=133, routed)         0.947     5.407    fmchc_python1300c_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X28Y198        FDPE                                         f  fmchc_python1300c_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.903     7.903    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113     8.016 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19353, routed)       1.439     9.455    fmchc_python1300c_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X28Y198        FDPE                                         r  fmchc_python1300c_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.179     9.634    
                         clock uncertainty           -0.111     9.523    
    SLICE_X28Y198        FDPE (Recov_fdpe_C_PRE)     -0.217     9.306    fmchc_python1300c_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                          9.306    
                         arrival time                          -5.407    
  -------------------------------------------------------------------
                         slack                                  3.900    

Slack (MET) :             3.900ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fmchc_python1300c_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.796ns  (logic 0.322ns (11.518%)  route 2.474ns (88.482%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.455ns = ( 9.455 - 7.000 ) 
    Source Clock Delay      (SCD):    2.611ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.936     0.936    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19353, routed)       1.555     2.611    fmchc_python1300c_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y176        FDRE                                         r  fmchc_python1300c_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y176        FDRE (Prop_fdre_C_Q)         0.269     2.880 r  fmchc_python1300c_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=66, routed)          1.527     4.407    fmchc_python1300c_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X36Y189        LUT1 (Prop_lut1_I0_O)        0.053     4.460 f  fmchc_python1300c_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=133, routed)         0.947     5.407    fmchc_python1300c_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X28Y198        FDPE                                         f  fmchc_python1300c_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.903     7.903    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113     8.016 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19353, routed)       1.439     9.455    fmchc_python1300c_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X28Y198        FDPE                                         r  fmchc_python1300c_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.179     9.634    
                         clock uncertainty           -0.111     9.523    
    SLICE_X28Y198        FDPE (Recov_fdpe_C_PRE)     -0.217     9.306    fmchc_python1300c_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                          9.306    
                         arrival time                          -5.407    
  -------------------------------------------------------------------
                         slack                                  3.900    

Slack (MET) :             3.900ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fmchc_python1300c_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.796ns  (logic 0.322ns (11.518%)  route 2.474ns (88.482%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.455ns = ( 9.455 - 7.000 ) 
    Source Clock Delay      (SCD):    2.611ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.936     0.936    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19353, routed)       1.555     2.611    fmchc_python1300c_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y176        FDRE                                         r  fmchc_python1300c_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y176        FDRE (Prop_fdre_C_Q)         0.269     2.880 r  fmchc_python1300c_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=66, routed)          1.527     4.407    fmchc_python1300c_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X36Y189        LUT1 (Prop_lut1_I0_O)        0.053     4.460 f  fmchc_python1300c_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=133, routed)         0.947     5.407    fmchc_python1300c_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X28Y198        FDPE                                         f  fmchc_python1300c_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.903     7.903    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113     8.016 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19353, routed)       1.439     9.455    fmchc_python1300c_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X28Y198        FDPE                                         r  fmchc_python1300c_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.179     9.634    
                         clock uncertainty           -0.111     9.523    
    SLICE_X28Y198        FDPE (Recov_fdpe_C_PRE)     -0.217     9.306    fmchc_python1300c_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                          9.306    
                         arrival time                          -5.407    
  -------------------------------------------------------------------
                         slack                                  3.900    

Slack (MET) :             3.900ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fmchc_python1300c_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_fpga_1 rise@7.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.796ns  (logic 0.322ns (11.518%)  route 2.474ns (88.482%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.455ns = ( 9.455 - 7.000 ) 
    Source Clock Delay      (SCD):    2.611ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.210ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.936     0.936    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.120     1.056 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19353, routed)       1.555     2.611    fmchc_python1300c_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X40Y176        FDRE                                         r  fmchc_python1300c_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y176        FDRE (Prop_fdre_C_Q)         0.269     2.880 r  fmchc_python1300c_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=66, routed)          1.527     4.407    fmchc_python1300c_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X36Y189        LUT1 (Prop_lut1_I0_O)        0.053     4.460 f  fmchc_python1300c_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=133, routed)         0.947     5.407    fmchc_python1300c_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X28Y198        FDPE                                         f  fmchc_python1300c_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.000     7.000 r  
    PS7_X0Y0             PS7                          0.000     7.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.903     7.903    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.113     8.016 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19353, routed)       1.439     9.455    fmchc_python1300c_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X28Y198        FDPE                                         r  fmchc_python1300c_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.179     9.634    
                         clock uncertainty           -0.111     9.523    
    SLICE_X28Y198        FDPE (Recov_fdpe_C_PRE)     -0.217     9.306    fmchc_python1300c_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                          9.306    
                         arrival time                          -5.407    
  -------------------------------------------------------------------
                         slack                                  3.900    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.118ns (52.268%)  route 0.108ns (47.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.168ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.316     0.316    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19353, routed)       0.586     0.928    fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y96          FDPE                                         r  fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDPE (Prop_fdpe_C_Q)         0.118     1.046 f  fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.108     1.154    fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X8Y95          FDCE                                         f  fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.350     0.350    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19353, routed)       0.788     1.168    fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y95          FDCE                                         r  fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.226     0.942    
    SLICE_X8Y95          FDCE (Remov_fdce_C_CLR)     -0.050     0.892    fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.118ns (52.268%)  route 0.108ns (47.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.168ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.316     0.316    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19353, routed)       0.586     0.928    fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y96          FDPE                                         r  fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDPE (Prop_fdpe_C_Q)         0.118     1.046 f  fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.108     1.154    fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X8Y95          FDCE                                         f  fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.350     0.350    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19353, routed)       0.788     1.168    fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y95          FDCE                                         r  fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.226     0.942    
    SLICE_X8Y95          FDCE (Remov_fdce_C_CLR)     -0.050     0.892    fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.118ns (52.268%)  route 0.108ns (47.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.168ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.316     0.316    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19353, routed)       0.586     0.928    fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y96          FDPE                                         r  fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDPE (Prop_fdpe_C_Q)         0.118     1.046 f  fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.108     1.154    fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X8Y95          FDCE                                         f  fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.350     0.350    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19353, routed)       0.788     1.168    fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y95          FDCE                                         r  fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.226     0.942    
    SLICE_X8Y95          FDCE (Remov_fdce_C_CLR)     -0.050     0.892    fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.118ns (52.268%)  route 0.108ns (47.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.168ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.316     0.316    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19353, routed)       0.586     0.928    fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y96          FDPE                                         r  fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDPE (Prop_fdpe_C_Q)         0.118     1.046 f  fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.108     1.154    fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X8Y95          FDCE                                         f  fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.350     0.350    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19353, routed)       0.788     1.168    fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y95          FDCE                                         r  fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.226     0.942    
    SLICE_X8Y95          FDCE (Remov_fdce_C_CLR)     -0.050     0.892    fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.118ns (52.268%)  route 0.108ns (47.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.168ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.316     0.316    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19353, routed)       0.586     0.928    fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y96          FDPE                                         r  fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDPE (Prop_fdpe_C_Q)         0.118     1.046 f  fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.108     1.154    fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X8Y95          FDCE                                         f  fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.350     0.350    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19353, routed)       0.788     1.168    fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y95          FDCE                                         r  fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.226     0.942    
    SLICE_X8Y95          FDCE (Remov_fdce_C_CLR)     -0.050     0.892    fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.118ns (52.268%)  route 0.108ns (47.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.168ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.316     0.316    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19353, routed)       0.586     0.928    fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y96          FDPE                                         r  fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDPE (Prop_fdpe_C_Q)         0.118     1.046 f  fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.108     1.154    fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X8Y95          FDCE                                         f  fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.350     0.350    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19353, routed)       0.788     1.168    fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y95          FDCE                                         r  fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.226     0.942    
    SLICE_X8Y95          FDCE (Remov_fdce_C_CLR)     -0.050     0.892    fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.118ns (52.268%)  route 0.108ns (47.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.168ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.316     0.316    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19353, routed)       0.586     0.928    fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y96          FDPE                                         r  fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDPE (Prop_fdpe_C_Q)         0.118     1.046 f  fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.108     1.154    fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X8Y95          FDPE                                         f  fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.350     0.350    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19353, routed)       0.788     1.168    fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y95          FDPE                                         r  fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism             -0.226     0.942    
    SLICE_X8Y95          FDPE (Remov_fdpe_C_PRE)     -0.052     0.890    fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.091ns (48.299%)  route 0.097ns (51.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.316     0.316    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19353, routed)       0.617     0.959    fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y96          FDPE                                         r  fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDPE (Prop_fdpe_C_Q)         0.091     1.050 f  fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.097     1.147    fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X5Y97          FDPE                                         f  fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.350     0.350    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19353, routed)       0.820     1.200    fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y97          FDPE                                         r  fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.226     0.974    
    SLICE_X5Y97          FDPE (Remov_fdpe_C_PRE)     -0.110     0.864    fmchc_python1300c_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.864    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fmchc_python1300c_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.091ns (48.299%)  route 0.097ns (51.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.955ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.316     0.316    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19353, routed)       0.613     0.955    fmchc_python1300c_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X37Y198        FDPE                                         r  fmchc_python1300c_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y198        FDPE (Prop_fdpe_C_Q)         0.091     1.046 f  fmchc_python1300c_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.097     1.143    fmchc_python1300c_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X37Y199        FDPE                                         f  fmchc_python1300c_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.350     0.350    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19353, routed)       0.838     1.218    fmchc_python1300c_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X37Y199        FDPE                                         r  fmchc_python1300c_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.249     0.969    
    SLICE_X37Y199        FDPE (Remov_fdpe_C_PRE)     -0.110     0.859    fmchc_python1300c_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.859    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fmchc_python1300c_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.100ns (40.022%)  route 0.150ns (59.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.316     0.316    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.342 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19353, routed)       0.608     0.950    fmchc_python1300c_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X37Y184        FDPE                                         r  fmchc_python1300c_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y184        FDPE (Prop_fdpe_C_Q)         0.100     1.050 f  fmchc_python1300c_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=2, routed)           0.150     1.200    fmchc_python1300c_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0][0]
    SLICE_X36Y184        FDCE                                         f  fmchc_python1300c_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  fmchc_python1300c_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.350     0.350    fmchc_python1300c_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.380 r  fmchc_python1300c_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=19353, routed)       0.831     1.211    fmchc_python1300c_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X36Y184        FDCE                                         r  fmchc_python1300c_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.250     0.961    
    SLICE_X36Y184        FDCE (Remov_fdce_C_CLR)     -0.050     0.911    fmchc_python1300c_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.289    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_fmchc_python1300c_clk_wiz_0_0_1
  To Clock:  clk_out1_fmchc_python1300c_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.942ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.331ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.942ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise@6.730ns - clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.471ns  (logic 0.404ns (27.469%)  route 1.067ns (72.531%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.887ns = ( 4.843 - 6.730 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.596ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.658     0.658 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     1.888    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.794    -5.906 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.875    -4.031    fmchc_python1300c_i/clk_wiz_0/inst/clk_out1_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -3.911 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         1.454    -2.457    fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X93Y62         FDRE                                         r  fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y62         FDRE (Prop_fdre_C_Q)         0.246    -2.211 r  fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.589    -1.622    fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X93Y62         LUT2 (Prop_lut2_I1_O)        0.158    -1.464 f  fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.478    -0.986    fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X96Y61         FDPE                                         f  fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      6.730     6.730 r  
    D5                                                0.000     6.730 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     6.730    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.534     7.264 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149     8.413    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.788     1.625 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.385    fmchc_python1300c_i/clk_wiz_0/inst/clk_out1_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113     3.498 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         1.345     4.843    fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X96Y61         FDPE                                         r  fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.596     4.246    
                         clock uncertainty           -0.062     4.184    
    SLICE_X96Y61         FDPE (Recov_fdpe_C_PRE)     -0.228     3.956    fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.956    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  4.942    

Slack (MET) :             4.942ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise@6.730ns - clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.471ns  (logic 0.404ns (27.469%)  route 1.067ns (72.531%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.887ns = ( 4.843 - 6.730 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.596ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.658     0.658 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     1.888    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.794    -5.906 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.875    -4.031    fmchc_python1300c_i/clk_wiz_0/inst/clk_out1_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -3.911 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         1.454    -2.457    fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X93Y62         FDRE                                         r  fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y62         FDRE (Prop_fdre_C_Q)         0.246    -2.211 r  fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.589    -1.622    fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X93Y62         LUT2 (Prop_lut2_I1_O)        0.158    -1.464 f  fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.478    -0.986    fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X96Y61         FDPE                                         f  fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      6.730     6.730 r  
    D5                                                0.000     6.730 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     6.730    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.534     7.264 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149     8.413    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.788     1.625 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.385    fmchc_python1300c_i/clk_wiz_0/inst/clk_out1_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113     3.498 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         1.345     4.843    fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X96Y61         FDPE                                         r  fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.596     4.246    
                         clock uncertainty           -0.062     4.184    
    SLICE_X96Y61         FDPE (Recov_fdpe_C_PRE)     -0.228     3.956    fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          3.956    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  4.942    

Slack (MET) :             4.942ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise@6.730ns - clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.471ns  (logic 0.404ns (27.469%)  route 1.067ns (72.531%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.887ns = ( 4.843 - 6.730 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.596ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.658     0.658 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     1.888    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.794    -5.906 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.875    -4.031    fmchc_python1300c_i/clk_wiz_0/inst/clk_out1_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -3.911 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         1.454    -2.457    fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X93Y62         FDRE                                         r  fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y62         FDRE (Prop_fdre_C_Q)         0.246    -2.211 r  fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.589    -1.622    fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X93Y62         LUT2 (Prop_lut2_I1_O)        0.158    -1.464 f  fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.478    -0.986    fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X96Y61         FDPE                                         f  fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      6.730     6.730 r  
    D5                                                0.000     6.730 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     6.730    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.534     7.264 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149     8.413    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.788     1.625 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.385    fmchc_python1300c_i/clk_wiz_0/inst/clk_out1_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113     3.498 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         1.345     4.843    fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X96Y61         FDPE                                         r  fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.596     4.246    
                         clock uncertainty           -0.062     4.184    
    SLICE_X96Y61         FDPE (Recov_fdpe_C_PRE)     -0.228     3.956    fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          3.956    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  4.942    

Slack (MET) :             5.690ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_out1_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise@6.730ns - clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.282ns (41.308%)  route 0.401ns (58.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.888ns = ( 4.842 - 6.730 ) 
    Source Clock Delay      (SCD):    -2.507ns
    Clock Pessimism Removal (CPR):    -0.596ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.658     0.658 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     1.888    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.794    -5.906 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.875    -4.031    fmchc_python1300c_i/clk_wiz_0/inst/clk_out1_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.120    -3.911 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         1.404    -2.507    fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X90Y62         FDPE                                         r  fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y62         FDPE (Prop_fdpe_C_Q)         0.282    -2.225 f  fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.401    -1.824    fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X92Y62         FDPE                                         f  fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      6.730     6.730 r  
    D5                                                0.000     6.730 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     6.730    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.534     7.264 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149     8.413    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.788     1.625 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     3.385    fmchc_python1300c_i/clk_wiz_0/inst/clk_out1_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.113     3.498 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         1.344     4.842    fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X92Y62         FDPE                                         r  fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.596     4.245    
                         clock uncertainty           -0.062     4.183    
    SLICE_X92Y62         FDPE (Recov_fdpe_C_PRE)     -0.317     3.866    fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          3.866    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  5.690    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns - clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.107ns (38.123%)  route 0.174ns (61.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.060     0.060 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.563    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782    -2.219 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756    -1.463    fmchc_python1300c_i/clk_wiz_0/inst/clk_out1_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.437 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         0.553    -0.884    fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X90Y62         FDPE                                         r  fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y62         FDPE (Prop_fdpe_C_Q)         0.107    -0.777 f  fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.174    -0.604    fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X92Y62         FDPE                                         f  fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.778    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217    -2.439 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823    -1.616    fmchc_python1300c_i/clk_wiz_0/inst/clk_out1_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.586 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         0.779    -0.807    fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X92Y62         FDPE                                         r  fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.020    -0.826    
    SLICE_X92Y62         FDPE (Remov_fdpe_C_PRE)     -0.108    -0.934    fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.934    
                         arrival time                          -0.604    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns - clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.128ns (31.305%)  route 0.281ns (68.695%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.060     0.060 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.563    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782    -2.219 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756    -1.463    fmchc_python1300c_i/clk_wiz_0/inst/clk_out1_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.437 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         0.579    -0.858    fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X92Y62         FDPE                                         r  fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y62         FDPE (Prop_fdpe_C_Q)         0.100    -0.758 f  fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.090    -0.669    fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X93Y62         LUT2 (Prop_lut2_I0_O)        0.028    -0.641 f  fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.191    -0.450    fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X96Y61         FDPE                                         f  fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.778    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217    -2.439 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823    -1.616    fmchc_python1300c_i/clk_wiz_0/inst/clk_out1_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.586 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         0.782    -0.804    fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X96Y61         FDPE                                         r  fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.020    -0.823    
    SLICE_X96Y61         FDPE (Remov_fdpe_C_PRE)     -0.052    -0.875    fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.875    
                         arrival time                          -0.450    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns - clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.128ns (31.305%)  route 0.281ns (68.695%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.060     0.060 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.563    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782    -2.219 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756    -1.463    fmchc_python1300c_i/clk_wiz_0/inst/clk_out1_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.437 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         0.579    -0.858    fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X92Y62         FDPE                                         r  fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y62         FDPE (Prop_fdpe_C_Q)         0.100    -0.758 f  fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.090    -0.669    fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X93Y62         LUT2 (Prop_lut2_I0_O)        0.028    -0.641 f  fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.191    -0.450    fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X96Y61         FDPE                                         f  fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.778    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217    -2.439 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823    -1.616    fmchc_python1300c_i/clk_wiz_0/inst/clk_out1_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.586 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         0.782    -0.804    fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X96Y61         FDPE                                         r  fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.020    -0.823    
    SLICE_X96Y61         FDPE (Remov_fdpe_C_PRE)     -0.052    -0.875    fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.875    
                         arrival time                          -0.450    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns - clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.128ns (31.305%)  route 0.281ns (68.695%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.858ns
    Clock Pessimism Removal (CPR):    0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.060     0.060 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.563    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.782    -2.219 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.756    -1.463    fmchc_python1300c_i/clk_wiz_0/inst/clk_out1_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.437 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         0.579    -0.858    fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X92Y62         FDPE                                         r  fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y62         FDPE (Prop_fdpe_C_Q)         0.100    -0.758 f  fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.090    -0.669    fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/in0[0]
    SLICE_X93Y62         LUT2 (Prop_lut2_I0_O)        0.028    -0.641 f  fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.191    -0.450    fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst_n_0
    SLICE_X96Y61         FDPE                                         f  fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.778    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.217    -2.439 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.823    -1.616    fmchc_python1300c_i/clk_wiz_0/inst/clk_out1_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.586 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=430, routed)         0.782    -0.804    fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X96Y61         FDPE                                         r  fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.020    -0.823    
    SLICE_X96Y61         FDPE (Remov_fdpe_C_PRE)     -0.052    -0.875    fmchc_python1300c_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.875    
                         arrival time                          -0.450    
  -------------------------------------------------------------------
                         slack                                  0.426    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_fmchc_python1300c_clk_wiz_0_0_1
  To Clock:  clk_out2_fmchc_python1300c_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.612ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.329ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.612ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@4.627ns period=9.254ns})
  Destination:            fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@4.627ns period=9.254ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.254ns  (clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise@9.254ns - clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.328ns  (logic 0.404ns (30.414%)  route 0.924ns (69.586%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.973ns = ( 7.280 - 9.254 ) 
    Source Clock Delay      (SCD):    -2.531ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.658     0.658 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     1.888    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.794    -5.906 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.875    -4.031    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.120    -3.911 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         1.380    -2.531    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X67Y131        FDRE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y131        FDRE (Prop_fdre_C_Q)         0.246    -2.285 r  fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.441    -1.843    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X67Y131        LUT2 (Prop_lut2_I1_O)        0.158    -1.685 f  fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.483    -1.203    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X65Y129        FDPE                                         f  fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      9.254     9.254 r  
    D5                                                0.000     9.254 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     9.254    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.534     9.787 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    10.936    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.788     4.148 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     5.908    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.113     6.021 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         1.259     7.280    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X65Y129        FDPE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.589     6.691    
                         clock uncertainty           -0.065     6.626    
    SLICE_X65Y129        FDPE (Recov_fdpe_C_PRE)     -0.217     6.409    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.409    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  7.612    

Slack (MET) :             7.612ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@4.627ns period=9.254ns})
  Destination:            fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@4.627ns period=9.254ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.254ns  (clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise@9.254ns - clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.328ns  (logic 0.404ns (30.414%)  route 0.924ns (69.586%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.973ns = ( 7.280 - 9.254 ) 
    Source Clock Delay      (SCD):    -2.531ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.658     0.658 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     1.888    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.794    -5.906 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.875    -4.031    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.120    -3.911 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         1.380    -2.531    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X67Y131        FDRE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y131        FDRE (Prop_fdre_C_Q)         0.246    -2.285 r  fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.441    -1.843    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X67Y131        LUT2 (Prop_lut2_I1_O)        0.158    -1.685 f  fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.483    -1.203    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X65Y129        FDPE                                         f  fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      9.254     9.254 r  
    D5                                                0.000     9.254 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     9.254    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.534     9.787 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    10.936    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.788     4.148 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     5.908    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.113     6.021 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         1.259     7.280    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X65Y129        FDPE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.589     6.691    
                         clock uncertainty           -0.065     6.626    
    SLICE_X65Y129        FDPE (Recov_fdpe_C_PRE)     -0.217     6.409    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.409    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  7.612    

Slack (MET) :             7.612ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@4.627ns period=9.254ns})
  Destination:            fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@4.627ns period=9.254ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.254ns  (clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise@9.254ns - clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.328ns  (logic 0.404ns (30.414%)  route 0.924ns (69.586%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.973ns = ( 7.280 - 9.254 ) 
    Source Clock Delay      (SCD):    -2.531ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.658     0.658 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     1.888    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.794    -5.906 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.875    -4.031    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.120    -3.911 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         1.380    -2.531    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X67Y131        FDRE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y131        FDRE (Prop_fdre_C_Q)         0.246    -2.285 r  fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.441    -1.843    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X67Y131        LUT2 (Prop_lut2_I1_O)        0.158    -1.685 f  fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.483    -1.203    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X65Y129        FDPE                                         f  fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      9.254     9.254 r  
    D5                                                0.000     9.254 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     9.254    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.534     9.787 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    10.936    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.788     4.148 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     5.908    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.113     6.021 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         1.259     7.280    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X65Y129        FDPE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism             -0.589     6.691    
                         clock uncertainty           -0.065     6.626    
    SLICE_X65Y129        FDPE (Recov_fdpe_C_PRE)     -0.217     6.409    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.409    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  7.612    

Slack (MET) :             8.114ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@4.627ns period=9.254ns})
  Destination:            fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (recovery check against rising-edge clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@4.627ns period=9.254ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.254ns  (clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise@9.254ns - clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.246ns (34.107%)  route 0.475ns (65.893%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.974ns = ( 7.279 - 9.254 ) 
    Source Clock Delay      (SCD):    -2.534ns
    Clock Pessimism Removal (CPR):    -0.580ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.658     0.658 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     1.888    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.794    -5.906 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.875    -4.031    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.120    -3.911 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         1.377    -2.534    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X65Y130        FDPE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y130        FDPE (Prop_fdpe_C_Q)         0.246    -2.288 f  fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.475    -1.813    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X62Y128        FDPE                                         f  fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      9.254     9.254 r  
    D5                                                0.000     9.254 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     9.254    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.534     9.787 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    10.936    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.788     4.148 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     5.908    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.113     6.021 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         1.258     7.279    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X62Y128        FDPE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.580     6.699    
                         clock uncertainty           -0.065     6.634    
    SLICE_X62Y128        FDPE (Recov_fdpe_C_PRE)     -0.333     6.301    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                          6.301    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  8.114    

Slack (MET) :             8.150ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@4.627ns period=9.254ns})
  Destination:            fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (recovery check against rising-edge clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@4.627ns period=9.254ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.254ns  (clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise@9.254ns - clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.246ns (34.107%)  route 0.475ns (65.893%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.974ns = ( 7.279 - 9.254 ) 
    Source Clock Delay      (SCD):    -2.534ns
    Clock Pessimism Removal (CPR):    -0.580ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.658     0.658 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     1.888    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.794    -5.906 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.875    -4.031    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.120    -3.911 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         1.377    -2.534    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X65Y130        FDPE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y130        FDPE (Prop_fdpe_C_Q)         0.246    -2.288 f  fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.475    -1.813    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X62Y128        FDPE                                         f  fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      9.254     9.254 r  
    D5                                                0.000     9.254 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     9.254    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.534     9.787 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    10.936    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.788     4.148 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     5.908    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.113     6.021 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         1.258     7.279    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X62Y128        FDPE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.580     6.699    
                         clock uncertainty           -0.065     6.634    
    SLICE_X62Y128        FDPE (Recov_fdpe_C_PRE)     -0.297     6.337    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                          6.337    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  8.150    

Slack (MET) :             8.150ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@4.627ns period=9.254ns})
  Destination:            fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (recovery check against rising-edge clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@4.627ns period=9.254ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.254ns  (clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise@9.254ns - clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.246ns (34.107%)  route 0.475ns (65.893%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.974ns = ( 7.279 - 9.254 ) 
    Source Clock Delay      (SCD):    -2.534ns
    Clock Pessimism Removal (CPR):    -0.580ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.658     0.658 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     1.888    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.794    -5.906 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.875    -4.031    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.120    -3.911 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         1.377    -2.534    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X65Y130        FDPE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y130        FDPE (Prop_fdpe_C_Q)         0.246    -2.288 f  fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.475    -1.813    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X62Y128        FDPE                                         f  fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      9.254     9.254 r  
    D5                                                0.000     9.254 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     9.254    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.534     9.787 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    10.936    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.788     4.148 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     5.908    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.113     6.021 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         1.258     7.279    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X62Y128        FDPE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.580     6.699    
                         clock uncertainty           -0.065     6.634    
    SLICE_X62Y128        FDPE (Recov_fdpe_C_PRE)     -0.297     6.337    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                          6.337    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  8.150    

Slack (MET) :             8.179ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@4.627ns period=9.254ns})
  Destination:            fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@4.627ns period=9.254ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.254ns  (clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise@9.254ns - clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.282ns (42.591%)  route 0.380ns (57.409%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.977ns = ( 7.276 - 9.254 ) 
    Source Clock Delay      (SCD):    -2.536ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.658     0.658 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     1.888    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.794    -5.906 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.875    -4.031    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.120    -3.911 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         1.375    -2.536    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X62Y128        FDPE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y128        FDPE (Prop_fdpe_C_Q)         0.282    -2.254 f  fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.380    -1.874    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X61Y127        FDPE                                         f  fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      9.254     9.254 r  
    D5                                                0.000     9.254 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     9.254    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.534     9.787 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    10.936    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.788     4.148 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     5.908    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.113     6.021 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         1.255     7.276    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X61Y127        FDPE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.589     6.687    
                         clock uncertainty           -0.065     6.622    
    SLICE_X61Y127        FDPE (Recov_fdpe_C_PRE)     -0.317     6.305    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          6.305    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  8.179    

Slack (MET) :             8.179ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@4.627ns period=9.254ns})
  Destination:            fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@4.627ns period=9.254ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.254ns  (clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise@9.254ns - clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.282ns (42.591%)  route 0.380ns (57.409%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.977ns = ( 7.276 - 9.254 ) 
    Source Clock Delay      (SCD):    -2.536ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.658     0.658 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     1.888    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.794    -5.906 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.875    -4.031    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.120    -3.911 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         1.375    -2.536    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X62Y128        FDPE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y128        FDPE (Prop_fdpe_C_Q)         0.282    -2.254 f  fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.380    -1.874    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X61Y127        FDPE                                         f  fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      9.254     9.254 r  
    D5                                                0.000     9.254 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     9.254    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.534     9.787 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    10.936    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.788     4.148 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     5.908    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.113     6.021 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         1.255     7.276    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X61Y127        FDPE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.589     6.687    
                         clock uncertainty           -0.065     6.622    
    SLICE_X61Y127        FDPE (Recov_fdpe_C_PRE)     -0.317     6.305    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          6.305    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  8.179    

Slack (MET) :             8.201ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@4.627ns period=9.254ns})
  Destination:            fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@4.627ns period=9.254ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.254ns  (clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise@9.254ns - clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.246ns (38.362%)  route 0.395ns (61.638%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.969ns = ( 7.284 - 9.254 ) 
    Source Clock Delay      (SCD):    -2.534ns
    Clock Pessimism Removal (CPR):    -0.589ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.658     0.658 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.230     1.888    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.794    -5.906 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.875    -4.031    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.120    -3.911 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         1.377    -2.534    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X65Y130        FDPE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y130        FDPE (Prop_fdpe_C_Q)         0.246    -2.288 f  fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.395    -1.893    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X68Y131        FDPE                                         f  fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      9.254     9.254 r  
    D5                                                0.000     9.254 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     9.254    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.534     9.787 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.149    10.936    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.788     4.148 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760     5.908    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.113     6.021 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         1.263     7.284    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X68Y131        FDPE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.589     6.695    
                         clock uncertainty           -0.065     6.630    
    SLICE_X68Y131        FDPE (Recov_fdpe_C_PRE)     -0.322     6.308    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          6.308    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  8.201    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@4.627ns period=9.254ns})
  Destination:            fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@4.627ns period=9.254ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns - clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.091ns (35.931%)  route 0.162ns (64.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.060     0.060 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.563    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.782    -2.219 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.756    -1.463    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.437 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         0.519    -0.918    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X65Y130        FDPE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y130        FDPE (Prop_fdpe_C_Q)         0.091    -0.827 f  fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.162    -0.665    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X68Y131        FDPE                                         f  fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.778    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.217    -2.439 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.823    -1.616    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030    -1.586 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         0.726    -0.860    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X68Y131        FDPE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.025    -0.884    
    SLICE_X68Y131        FDPE (Remov_fdpe_C_PRE)     -0.110    -0.994    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.994    
                         arrival time                          -0.665    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@4.627ns period=9.254ns})
  Destination:            fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@4.627ns period=9.254ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns - clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.107ns (41.136%)  route 0.153ns (58.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.060     0.060 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.563    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.782    -2.219 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.756    -1.463    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.437 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         0.517    -0.920    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X62Y128        FDPE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y128        FDPE (Prop_fdpe_C_Q)         0.107    -0.813 f  fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.153    -0.660    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X61Y127        FDPE                                         f  fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.778    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.217    -2.439 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.823    -1.616    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030    -1.586 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         0.718    -0.868    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X61Y127        FDPE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.025    -0.892    
    SLICE_X61Y127        FDPE (Remov_fdpe_C_PRE)     -0.108    -1.000    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          1.000    
                         arrival time                          -0.660    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@4.627ns period=9.254ns})
  Destination:            fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@4.627ns period=9.254ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns - clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.107ns (41.136%)  route 0.153ns (58.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.060     0.060 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.563    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.782    -2.219 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.756    -1.463    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.437 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         0.517    -0.920    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X62Y128        FDPE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y128        FDPE (Prop_fdpe_C_Q)         0.107    -0.813 f  fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.153    -0.660    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X61Y127        FDPE                                         f  fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.778    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.217    -2.439 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.823    -1.616    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030    -1.586 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         0.718    -0.868    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X61Y127        FDPE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.025    -0.892    
    SLICE_X61Y127        FDPE (Remov_fdpe_C_PRE)     -0.108    -1.000    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          1.000    
                         arrival time                          -0.660    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@4.627ns period=9.254ns})
  Destination:            fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@4.627ns period=9.254ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns - clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.091ns (32.126%)  route 0.192ns (67.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.060     0.060 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.563    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.782    -2.219 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.756    -1.463    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.437 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         0.519    -0.918    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X65Y130        FDPE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y130        FDPE (Prop_fdpe_C_Q)         0.091    -0.827 f  fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.192    -0.635    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X62Y128        FDPE                                         f  fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.778    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.217    -2.439 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.823    -1.616    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030    -1.586 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         0.721    -0.865    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X62Y128        FDPE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.044    -0.908    
    SLICE_X62Y128        FDPE (Remov_fdpe_C_PRE)     -0.090    -0.998    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                          0.998    
                         arrival time                          -0.635    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@4.627ns period=9.254ns})
  Destination:            fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@4.627ns period=9.254ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns - clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.091ns (32.126%)  route 0.192ns (67.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.060     0.060 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.563    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.782    -2.219 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.756    -1.463    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.437 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         0.519    -0.918    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X65Y130        FDPE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y130        FDPE (Prop_fdpe_C_Q)         0.091    -0.827 f  fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.192    -0.635    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X62Y128        FDPE                                         f  fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.778    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.217    -2.439 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.823    -1.616    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030    -1.586 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         0.721    -0.865    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X62Y128        FDPE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.044    -0.908    
    SLICE_X62Y128        FDPE (Remov_fdpe_C_PRE)     -0.090    -0.998    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                          0.998    
                         arrival time                          -0.635    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@4.627ns period=9.254ns})
  Destination:            fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@4.627ns period=9.254ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns - clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.091ns (32.126%)  route 0.192ns (67.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.918ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.060     0.060 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.563    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.782    -2.219 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.756    -1.463    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.437 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         0.519    -0.918    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X65Y130        FDPE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y130        FDPE (Prop_fdpe_C_Q)         0.091    -0.827 f  fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.192    -0.635    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X62Y128        FDPE                                         f  fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.778    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.217    -2.439 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.823    -1.616    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030    -1.586 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         0.721    -0.865    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X62Y128        FDPE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.044    -0.908    
    SLICE_X62Y128        FDPE (Remov_fdpe_C_PRE)     -0.090    -0.998    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                          0.998    
                         arrival time                          -0.635    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@4.627ns period=9.254ns})
  Destination:            fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@4.627ns period=9.254ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns - clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.128ns (26.008%)  route 0.364ns (73.992%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.060     0.060 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.563    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.782    -2.219 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.756    -1.463    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.437 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         0.522    -0.915    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X68Y131        FDPE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y131        FDPE (Prop_fdpe_C_Q)         0.100    -0.815 f  fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.171    -0.644    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X67Y131        LUT2 (Prop_lut2_I0_O)        0.028    -0.616 f  fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.193    -0.423    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X65Y129        FDPE                                         f  fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.778    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.217    -2.439 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.823    -1.616    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030    -1.586 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         0.722    -0.864    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X65Y129        FDPE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.025    -0.888    
    SLICE_X65Y129        FDPE (Remov_fdpe_C_PRE)     -0.072    -0.960    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.960    
                         arrival time                          -0.423    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@4.627ns period=9.254ns})
  Destination:            fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@4.627ns period=9.254ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns - clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.128ns (26.008%)  route 0.364ns (73.992%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.060     0.060 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.563    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.782    -2.219 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.756    -1.463    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.437 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         0.522    -0.915    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X68Y131        FDPE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y131        FDPE (Prop_fdpe_C_Q)         0.100    -0.815 f  fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.171    -0.644    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X67Y131        LUT2 (Prop_lut2_I0_O)        0.028    -0.616 f  fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.193    -0.423    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X65Y129        FDPE                                         f  fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.778    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.217    -2.439 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.823    -1.616    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030    -1.586 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         0.722    -0.864    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X65Y129        FDPE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.025    -0.888    
    SLICE_X65Y129        FDPE (Remov_fdpe_C_PRE)     -0.072    -0.960    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.960    
                         arrival time                          -0.423    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@4.627ns period=9.254ns})
  Destination:            fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1  {rise@0.000ns fall@4.627ns period=9.254ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns - clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.128ns (26.008%)  route 0.364ns (73.992%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.060     0.060 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.503     0.563    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.782    -2.219 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.756    -1.463    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    -1.437 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         0.522    -0.915    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X68Y131        FDPE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y131        FDPE (Prop_fdpe_C_Q)         0.100    -0.815 f  fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.171    -0.644    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X67Y131        LUT2 (Prop_lut2_I0_O)        0.028    -0.616 f  fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.193    -0.423    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X65Y129        FDPE                                         f  fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_fmchc_python1300c_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    D5                                                0.000     0.000 r  fmc_hdmi_cam_vclk (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1
    D5                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  fmchc_python1300c_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.553     0.778    fmchc_python1300c_i/clk_wiz_0/inst/clk_in1_fmchc_python1300c_clk_wiz_0_0
    MMCME2_ADV_X1Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.217    -2.439 r  fmchc_python1300c_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.823    -1.616    fmchc_python1300c_i/clk_wiz_0/inst/clk_out2_fmchc_python1300c_clk_wiz_0_0
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.030    -1.586 r  fmchc_python1300c_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=298, routed)         0.722    -0.864    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X65Y129        FDPE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism             -0.025    -0.888    
    SLICE_X65Y129        FDPE (Remov_fdpe_C_PRE)     -0.072    -0.960    fmchc_python1300c_i/v_vid_in_axi4s_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.960    
                         arrival time                          -0.423    
  -------------------------------------------------------------------
                         slack                                  0.537    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  hdmii_clk
  To Clock:  hdmii_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.411ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.330ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.411ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (hdmii_clk rise@6.730ns - hdmii_clk rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.322ns (30.708%)  route 0.727ns (69.292%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.059ns = ( 8.789 - 6.730 ) 
    Source Clock Delay      (SCD):    2.311ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    L5                   IBUF (Prop_ibuf_I_O)         0.663     0.663 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     1.144    fmchc_python1300c_i/avnet_hdmi_in_0/U0/io_hdmii_clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.377     1.521 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/regional_clocking_bufr.BUFR_HDMI_CLK/O
                         net (fo=245, routed)         0.790     2.311    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y104        FDPE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y104        FDPE (Prop_fdpe_C_Q)         0.269     2.580 f  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.457     3.038    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X69Y105        LUT2 (Prop_lut2_I0_O)        0.053     3.091 f  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.269     3.360    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X68Y104        FDPE                                         f  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hdmii_clk rise edge)
                                                      6.730     6.730 r  
    L5                                                0.000     6.730 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     6.730    IO_HDMII_clk
    L5                   IBUF (Prop_ibuf_I_O)         0.538     7.268 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=2, routed)           0.407     7.675    fmchc_python1300c_i/avnet_hdmi_in_0/U0/io_hdmii_clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.370     8.045 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/regional_clocking_bufr.BUFR_HDMI_CLK/O
                         net (fo=245, routed)         0.744     8.789    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X68Y104        FDPE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.234     9.023    
                         clock uncertainty           -0.035     8.988    
    SLICE_X68Y104        FDPE (Recov_fdpe_C_PRE)     -0.217     8.771    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.771    
                         arrival time                          -3.360    
  -------------------------------------------------------------------
                         slack                                  5.411    

Slack (MET) :             5.411ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (hdmii_clk rise@6.730ns - hdmii_clk rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.322ns (30.708%)  route 0.727ns (69.292%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.059ns = ( 8.789 - 6.730 ) 
    Source Clock Delay      (SCD):    2.311ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    L5                   IBUF (Prop_ibuf_I_O)         0.663     0.663 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     1.144    fmchc_python1300c_i/avnet_hdmi_in_0/U0/io_hdmii_clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.377     1.521 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/regional_clocking_bufr.BUFR_HDMI_CLK/O
                         net (fo=245, routed)         0.790     2.311    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y104        FDPE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y104        FDPE (Prop_fdpe_C_Q)         0.269     2.580 f  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.457     3.038    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X69Y105        LUT2 (Prop_lut2_I0_O)        0.053     3.091 f  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.269     3.360    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X68Y104        FDPE                                         f  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hdmii_clk rise edge)
                                                      6.730     6.730 r  
    L5                                                0.000     6.730 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     6.730    IO_HDMII_clk
    L5                   IBUF (Prop_ibuf_I_O)         0.538     7.268 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=2, routed)           0.407     7.675    fmchc_python1300c_i/avnet_hdmi_in_0/U0/io_hdmii_clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.370     8.045 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/regional_clocking_bufr.BUFR_HDMI_CLK/O
                         net (fo=245, routed)         0.744     8.789    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X68Y104        FDPE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.234     9.023    
                         clock uncertainty           -0.035     8.988    
    SLICE_X68Y104        FDPE (Recov_fdpe_C_PRE)     -0.217     8.771    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.771    
                         arrival time                          -3.360    
  -------------------------------------------------------------------
                         slack                                  5.411    

Slack (MET) :             5.411ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (hdmii_clk rise@6.730ns - hdmii_clk rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.322ns (30.708%)  route 0.727ns (69.292%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.059ns = ( 8.789 - 6.730 ) 
    Source Clock Delay      (SCD):    2.311ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    L5                   IBUF (Prop_ibuf_I_O)         0.663     0.663 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     1.144    fmchc_python1300c_i/avnet_hdmi_in_0/U0/io_hdmii_clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.377     1.521 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/regional_clocking_bufr.BUFR_HDMI_CLK/O
                         net (fo=245, routed)         0.790     2.311    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y104        FDPE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y104        FDPE (Prop_fdpe_C_Q)         0.269     2.580 f  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.457     3.038    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X69Y105        LUT2 (Prop_lut2_I0_O)        0.053     3.091 f  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.269     3.360    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X68Y104        FDPE                                         f  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hdmii_clk rise edge)
                                                      6.730     6.730 r  
    L5                                                0.000     6.730 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     6.730    IO_HDMII_clk
    L5                   IBUF (Prop_ibuf_I_O)         0.538     7.268 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=2, routed)           0.407     7.675    fmchc_python1300c_i/avnet_hdmi_in_0/U0/io_hdmii_clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.370     8.045 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/regional_clocking_bufr.BUFR_HDMI_CLK/O
                         net (fo=245, routed)         0.744     8.789    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X68Y104        FDPE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.234     9.023    
                         clock uncertainty           -0.035     8.988    
    SLICE_X68Y104        FDPE (Recov_fdpe_C_PRE)     -0.217     8.771    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.771    
                         arrival time                          -3.360    
  -------------------------------------------------------------------
                         slack                                  5.411    

Slack (MET) :             5.610ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (recovery check against rising-edge clock hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (hdmii_clk rise@6.730ns - hdmii_clk rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.282ns (39.089%)  route 0.439ns (60.911%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.059ns = ( 8.789 - 6.730 ) 
    Source Clock Delay      (SCD):    2.311ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    L5                   IBUF (Prop_ibuf_I_O)         0.663     0.663 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     1.144    fmchc_python1300c_i/avnet_hdmi_in_0/U0/io_hdmii_clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.377     1.521 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/regional_clocking_bufr.BUFR_HDMI_CLK/O
                         net (fo=245, routed)         0.790     2.311    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X70Y105        FDPE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y105        FDPE (Prop_fdpe_C_Q)         0.282     2.593 f  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.439     3.033    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X69Y104        FDPE                                         f  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hdmii_clk rise edge)
                                                      6.730     6.730 r  
    L5                                                0.000     6.730 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     6.730    IO_HDMII_clk
    L5                   IBUF (Prop_ibuf_I_O)         0.538     7.268 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=2, routed)           0.407     7.675    fmchc_python1300c_i/avnet_hdmi_in_0/U0/io_hdmii_clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.370     8.045 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/regional_clocking_bufr.BUFR_HDMI_CLK/O
                         net (fo=245, routed)         0.744     8.789    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y104        FDPE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.206     8.995    
                         clock uncertainty           -0.035     8.960    
    SLICE_X69Y104        FDPE (Recov_fdpe_C_PRE)     -0.317     8.643    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                          8.643    
                         arrival time                          -3.033    
  -------------------------------------------------------------------
                         slack                                  5.610    

Slack (MET) :             5.610ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (recovery check against rising-edge clock hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (hdmii_clk rise@6.730ns - hdmii_clk rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.282ns (39.089%)  route 0.439ns (60.911%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.059ns = ( 8.789 - 6.730 ) 
    Source Clock Delay      (SCD):    2.311ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    L5                   IBUF (Prop_ibuf_I_O)         0.663     0.663 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     1.144    fmchc_python1300c_i/avnet_hdmi_in_0/U0/io_hdmii_clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.377     1.521 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/regional_clocking_bufr.BUFR_HDMI_CLK/O
                         net (fo=245, routed)         0.790     2.311    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X70Y105        FDPE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y105        FDPE (Prop_fdpe_C_Q)         0.282     2.593 f  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.439     3.033    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X69Y104        FDPE                                         f  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hdmii_clk rise edge)
                                                      6.730     6.730 r  
    L5                                                0.000     6.730 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     6.730    IO_HDMII_clk
    L5                   IBUF (Prop_ibuf_I_O)         0.538     7.268 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=2, routed)           0.407     7.675    fmchc_python1300c_i/avnet_hdmi_in_0/U0/io_hdmii_clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.370     8.045 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/regional_clocking_bufr.BUFR_HDMI_CLK/O
                         net (fo=245, routed)         0.744     8.789    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y104        FDPE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.206     8.995    
                         clock uncertainty           -0.035     8.960    
    SLICE_X69Y104        FDPE (Recov_fdpe_C_PRE)     -0.317     8.643    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                          8.643    
                         arrival time                          -3.033    
  -------------------------------------------------------------------
                         slack                                  5.610    

Slack (MET) :             5.610ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (recovery check against rising-edge clock hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (hdmii_clk rise@6.730ns - hdmii_clk rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.282ns (39.089%)  route 0.439ns (60.911%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.059ns = ( 8.789 - 6.730 ) 
    Source Clock Delay      (SCD):    2.311ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    L5                   IBUF (Prop_ibuf_I_O)         0.663     0.663 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     1.144    fmchc_python1300c_i/avnet_hdmi_in_0/U0/io_hdmii_clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.377     1.521 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/regional_clocking_bufr.BUFR_HDMI_CLK/O
                         net (fo=245, routed)         0.790     2.311    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X70Y105        FDPE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y105        FDPE (Prop_fdpe_C_Q)         0.282     2.593 f  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.439     3.033    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X69Y104        FDPE                                         f  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hdmii_clk rise edge)
                                                      6.730     6.730 r  
    L5                                                0.000     6.730 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     6.730    IO_HDMII_clk
    L5                   IBUF (Prop_ibuf_I_O)         0.538     7.268 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=2, routed)           0.407     7.675    fmchc_python1300c_i/avnet_hdmi_in_0/U0/io_hdmii_clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.370     8.045 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/regional_clocking_bufr.BUFR_HDMI_CLK/O
                         net (fo=245, routed)         0.744     8.789    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y104        FDPE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.206     8.995    
                         clock uncertainty           -0.035     8.960    
    SLICE_X69Y104        FDPE (Recov_fdpe_C_PRE)     -0.317     8.643    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                          8.643    
                         arrival time                          -3.033    
  -------------------------------------------------------------------
                         slack                                  5.610    

Slack (MET) :             5.610ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (hdmii_clk rise@6.730ns - hdmii_clk rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.282ns (39.089%)  route 0.439ns (60.911%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.059ns = ( 8.789 - 6.730 ) 
    Source Clock Delay      (SCD):    2.311ns
    Clock Pessimism Removal (CPR):    0.206ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    L5                   IBUF (Prop_ibuf_I_O)         0.663     0.663 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     1.144    fmchc_python1300c_i/avnet_hdmi_in_0/U0/io_hdmii_clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.377     1.521 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/regional_clocking_bufr.BUFR_HDMI_CLK/O
                         net (fo=245, routed)         0.790     2.311    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X70Y105        FDPE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y105        FDPE (Prop_fdpe_C_Q)         0.282     2.593 f  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.439     3.033    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X69Y104        FDPE                                         f  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hdmii_clk rise edge)
                                                      6.730     6.730 r  
    L5                                                0.000     6.730 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     6.730    IO_HDMII_clk
    L5                   IBUF (Prop_ibuf_I_O)         0.538     7.268 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=2, routed)           0.407     7.675    fmchc_python1300c_i/avnet_hdmi_in_0/U0/io_hdmii_clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.370     8.045 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/regional_clocking_bufr.BUFR_HDMI_CLK/O
                         net (fo=245, routed)         0.744     8.789    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y104        FDPE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.206     8.995    
                         clock uncertainty           -0.035     8.960    
    SLICE_X69Y104        FDPE (Recov_fdpe_C_PRE)     -0.317     8.643    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          8.643    
                         arrival time                          -3.033    
  -------------------------------------------------------------------
                         slack                                  5.610    

Slack (MET) :             5.715ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (hdmii_clk rise@6.730ns - hdmii_clk rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.246ns (38.700%)  route 0.390ns (61.300%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.059ns = ( 8.789 - 6.730 ) 
    Source Clock Delay      (SCD):    2.311ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    L5                   IBUF (Prop_ibuf_I_O)         0.663     0.663 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     1.144    fmchc_python1300c_i/avnet_hdmi_in_0/U0/io_hdmii_clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.377     1.521 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/regional_clocking_bufr.BUFR_HDMI_CLK/O
                         net (fo=245, routed)         0.790     2.311    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y104        FDPE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y104        FDPE (Prop_fdpe_C_Q)         0.246     2.557 f  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.390     2.947    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X69Y103        FDPE                                         f  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hdmii_clk rise edge)
                                                      6.730     6.730 r  
    L5                                                0.000     6.730 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     6.730    IO_HDMII_clk
    L5                   IBUF (Prop_ibuf_I_O)         0.538     7.268 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=2, routed)           0.407     7.675    fmchc_python1300c_i/avnet_hdmi_in_0/U0/io_hdmii_clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.370     8.045 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/regional_clocking_bufr.BUFR_HDMI_CLK/O
                         net (fo=245, routed)         0.744     8.789    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X69Y103        FDPE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.230     9.019    
                         clock uncertainty           -0.035     8.984    
    SLICE_X69Y103        FDPE (Recov_fdpe_C_PRE)     -0.322     8.662    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          8.662    
                         arrival time                          -2.947    
  -------------------------------------------------------------------
                         slack                                  5.715    

Slack (MET) :             5.715ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.730ns  (hdmii_clk rise@6.730ns - hdmii_clk rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.246ns (38.700%)  route 0.390ns (61.300%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.059ns = ( 8.789 - 6.730 ) 
    Source Clock Delay      (SCD):    2.311ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    L5                   IBUF (Prop_ibuf_I_O)         0.663     0.663 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     1.144    fmchc_python1300c_i/avnet_hdmi_in_0/U0/io_hdmii_clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.377     1.521 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/regional_clocking_bufr.BUFR_HDMI_CLK/O
                         net (fo=245, routed)         0.790     2.311    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y104        FDPE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y104        FDPE (Prop_fdpe_C_Q)         0.246     2.557 f  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.390     2.947    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X69Y103        FDPE                                         f  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hdmii_clk rise edge)
                                                      6.730     6.730 r  
    L5                                                0.000     6.730 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     6.730    IO_HDMII_clk
    L5                   IBUF (Prop_ibuf_I_O)         0.538     7.268 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=2, routed)           0.407     7.675    fmchc_python1300c_i/avnet_hdmi_in_0/U0/io_hdmii_clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.370     8.045 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/regional_clocking_bufr.BUFR_HDMI_CLK/O
                         net (fo=245, routed)         0.744     8.789    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X69Y103        FDPE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.230     9.019    
                         clock uncertainty           -0.035     8.984    
    SLICE_X69Y103        FDPE (Recov_fdpe_C_PRE)     -0.322     8.662    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          8.662    
                         arrival time                          -2.947    
  -------------------------------------------------------------------
                         slack                                  5.715    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmii_clk rise@0.000ns - hdmii_clk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.107ns (40.464%)  route 0.157ns (59.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.715ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    L5                   IBUF (Prop_ibuf_I_O)         0.064     0.064 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.280    fmchc_python1300c_i/avnet_hdmi_in_0/U0/io_hdmii_clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.090     0.370 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/regional_clocking_bufr.BUFR_HDMI_CLK/O
                         net (fo=245, routed)         0.345     0.715    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X70Y105        FDPE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y105        FDPE (Prop_fdpe_C_Q)         0.107     0.822 f  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.157     0.980    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X69Y104        FDPE                                         f  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    L5                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     0.480    fmchc_python1300c_i/avnet_hdmi_in_0/U0/io_hdmii_clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.093     0.573 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/regional_clocking_bufr.BUFR_HDMI_CLK/O
                         net (fo=245, routed)         0.387     0.960    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y104        FDPE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.203     0.757    
    SLICE_X69Y104        FDPE (Remov_fdpe_C_PRE)     -0.108     0.649    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.649    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmii_clk rise@0.000ns - hdmii_clk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.107ns (40.464%)  route 0.157ns (59.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.715ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    L5                   IBUF (Prop_ibuf_I_O)         0.064     0.064 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.280    fmchc_python1300c_i/avnet_hdmi_in_0/U0/io_hdmii_clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.090     0.370 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/regional_clocking_bufr.BUFR_HDMI_CLK/O
                         net (fo=245, routed)         0.345     0.715    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X70Y105        FDPE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y105        FDPE (Prop_fdpe_C_Q)         0.107     0.822 f  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.157     0.980    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X69Y104        FDPE                                         f  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    L5                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     0.480    fmchc_python1300c_i/avnet_hdmi_in_0/U0/io_hdmii_clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.093     0.573 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/regional_clocking_bufr.BUFR_HDMI_CLK/O
                         net (fo=245, routed)         0.387     0.960    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y104        FDPE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.203     0.757    
    SLICE_X69Y104        FDPE (Remov_fdpe_C_PRE)     -0.108     0.649    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.649    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmii_clk rise@0.000ns - hdmii_clk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.107ns (40.464%)  route 0.157ns (59.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.715ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    L5                   IBUF (Prop_ibuf_I_O)         0.064     0.064 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.280    fmchc_python1300c_i/avnet_hdmi_in_0/U0/io_hdmii_clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.090     0.370 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/regional_clocking_bufr.BUFR_HDMI_CLK/O
                         net (fo=245, routed)         0.345     0.715    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X70Y105        FDPE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y105        FDPE (Prop_fdpe_C_Q)         0.107     0.822 f  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.157     0.980    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X69Y104        FDPE                                         f  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    L5                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     0.480    fmchc_python1300c_i/avnet_hdmi_in_0/U0/io_hdmii_clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.093     0.573 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/regional_clocking_bufr.BUFR_HDMI_CLK/O
                         net (fo=245, routed)         0.387     0.960    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y104        FDPE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism             -0.203     0.757    
    SLICE_X69Y104        FDPE (Remov_fdpe_C_PRE)     -0.108     0.649    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -0.649    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmii_clk rise@0.000ns - hdmii_clk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.107ns (40.464%)  route 0.157ns (59.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.715ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    L5                   IBUF (Prop_ibuf_I_O)         0.064     0.064 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.280    fmchc_python1300c_i/avnet_hdmi_in_0/U0/io_hdmii_clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.090     0.370 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/regional_clocking_bufr.BUFR_HDMI_CLK/O
                         net (fo=245, routed)         0.345     0.715    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X70Y105        FDPE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y105        FDPE (Prop_fdpe_C_Q)         0.107     0.822 f  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=4, routed)           0.157     0.980    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X69Y104        FDPE                                         f  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    L5                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     0.480    fmchc_python1300c_i/avnet_hdmi_in_0/U0/io_hdmii_clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.093     0.573 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/regional_clocking_bufr.BUFR_HDMI_CLK/O
                         net (fo=245, routed)         0.387     0.960    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y104        FDPE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.203     0.757    
    SLICE_X69Y104        FDPE (Remov_fdpe_C_PRE)     -0.108     0.649    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.649    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmii_clk rise@0.000ns - hdmii_clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.091ns (36.597%)  route 0.158ns (63.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.715ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    L5                   IBUF (Prop_ibuf_I_O)         0.064     0.064 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.280    fmchc_python1300c_i/avnet_hdmi_in_0/U0/io_hdmii_clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.090     0.370 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/regional_clocking_bufr.BUFR_HDMI_CLK/O
                         net (fo=245, routed)         0.345     0.715    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y104        FDPE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y104        FDPE (Prop_fdpe_C_Q)         0.091     0.806 f  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.158     0.964    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X69Y103        FDPE                                         f  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    L5                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     0.480    fmchc_python1300c_i/avnet_hdmi_in_0/U0/io_hdmii_clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.093     0.573 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/regional_clocking_bufr.BUFR_HDMI_CLK/O
                         net (fo=245, routed)         0.387     0.960    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X69Y103        FDPE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.231     0.729    
    SLICE_X69Y103        FDPE (Remov_fdpe_C_PRE)     -0.110     0.619    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.619    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmii_clk rise@0.000ns - hdmii_clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.091ns (36.597%)  route 0.158ns (63.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.715ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    L5                   IBUF (Prop_ibuf_I_O)         0.064     0.064 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.280    fmchc_python1300c_i/avnet_hdmi_in_0/U0/io_hdmii_clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.090     0.370 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/regional_clocking_bufr.BUFR_HDMI_CLK/O
                         net (fo=245, routed)         0.345     0.715    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y104        FDPE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y104        FDPE (Prop_fdpe_C_Q)         0.091     0.806 f  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.158     0.964    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X69Y103        FDPE                                         f  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    L5                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     0.480    fmchc_python1300c_i/avnet_hdmi_in_0/U0/io_hdmii_clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.093     0.573 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/regional_clocking_bufr.BUFR_HDMI_CLK/O
                         net (fo=245, routed)         0.387     0.960    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X69Y103        FDPE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.231     0.729    
    SLICE_X69Y103        FDPE (Remov_fdpe_C_PRE)     -0.110     0.619    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.619    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmii_clk rise@0.000ns - hdmii_clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.157ns (51.126%)  route 0.150ns (48.874%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.715ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    L5                   IBUF (Prop_ibuf_I_O)         0.064     0.064 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.280    fmchc_python1300c_i/avnet_hdmi_in_0/U0/io_hdmii_clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.090     0.370 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/regional_clocking_bufr.BUFR_HDMI_CLK/O
                         net (fo=245, routed)         0.345     0.715    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X69Y105        FDRE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y105        FDRE (Prop_fdre_C_Q)         0.091     0.806 r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.052     0.858    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X69Y105        LUT2 (Prop_lut2_I1_O)        0.066     0.924 f  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.098     1.023    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X68Y104        FDPE                                         f  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    L5                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     0.480    fmchc_python1300c_i/avnet_hdmi_in_0/U0/io_hdmii_clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.093     0.573 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/regional_clocking_bufr.BUFR_HDMI_CLK/O
                         net (fo=245, routed)         0.387     0.960    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X68Y104        FDPE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.231     0.729    
    SLICE_X68Y104        FDPE (Remov_fdpe_C_PRE)     -0.072     0.657    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.657    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmii_clk rise@0.000ns - hdmii_clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.157ns (51.126%)  route 0.150ns (48.874%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.715ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    L5                   IBUF (Prop_ibuf_I_O)         0.064     0.064 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.280    fmchc_python1300c_i/avnet_hdmi_in_0/U0/io_hdmii_clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.090     0.370 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/regional_clocking_bufr.BUFR_HDMI_CLK/O
                         net (fo=245, routed)         0.345     0.715    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X69Y105        FDRE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y105        FDRE (Prop_fdre_C_Q)         0.091     0.806 r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.052     0.858    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X69Y105        LUT2 (Prop_lut2_I1_O)        0.066     0.924 f  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.098     1.023    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X68Y104        FDPE                                         f  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    L5                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     0.480    fmchc_python1300c_i/avnet_hdmi_in_0/U0/io_hdmii_clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.093     0.573 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/regional_clocking_bufr.BUFR_HDMI_CLK/O
                         net (fo=245, routed)         0.387     0.960    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X68Y104        FDPE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.231     0.729    
    SLICE_X68Y104        FDPE (Remov_fdpe_C_PRE)     -0.072     0.657    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.657    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock hdmii_clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmii_clk rise@0.000ns - hdmii_clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.157ns (51.126%)  route 0.150ns (48.874%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.715ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    L5                   IBUF (Prop_ibuf_I_O)         0.064     0.064 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=2, routed)           0.216     0.280    fmchc_python1300c_i/avnet_hdmi_in_0/U0/io_hdmii_clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.090     0.370 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/regional_clocking_bufr.BUFR_HDMI_CLK/O
                         net (fo=245, routed)         0.345     0.715    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X69Y105        FDRE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y105        FDRE (Prop_fdre_C_Q)         0.091     0.806 r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.052     0.858    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X69Y105        LUT2 (Prop_lut2_I1_O)        0.066     0.924 f  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.098     1.023    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst_n_0
    SLICE_X68Y104        FDPE                                         f  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock hdmii_clk rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  IO_HDMII_clk (IN)
                         net (fo=0)                   0.000     0.000    IO_HDMII_clk
    L5                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  IO_HDMII_clk_IBUF_inst/O
                         net (fo=2, routed)           0.250     0.480    fmchc_python1300c_i/avnet_hdmi_in_0/U0/io_hdmii_clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.093     0.573 r  fmchc_python1300c_i/avnet_hdmi_in_0/U0/regional_clocking_bufr.BUFR_HDMI_CLK/O
                         net (fo=245, routed)         0.387     0.960    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X68Y104        FDPE                                         r  fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism             -0.231     0.729    
    SLICE_X68Y104        FDPE (Remov_fdpe_C_PRE)     -0.072     0.657    fmchc_python1300c_i/v_vid_in_axi4s_1/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.657    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                  0.365    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0
  To Clock:  onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0

Setup :            0  Failing Endpoints,  Worst Slack       15.442ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.819ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.442ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            18.515ns  (onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise@18.515ns - onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.269ns (26.430%)  route 0.749ns (73.570%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 21.225 - 18.515 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    B4                                                0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    B4                   IBUFDS (Prop_ibufds_I_O)     0.982     0.982 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.481     1.463    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.765     2.228 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.717     2.945    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV
    SLICE_X101Y162       FDPE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y162       FDPE (Prop_fdpe_C_Q)         0.269     3.214 f  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           0.749     3.962    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X7Y64         FIFO18E1                                     f  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise edge)
                                                     18.515    18.515 r  
    B4                                                0.000    18.515 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    18.515    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    B4                   IBUFDS (Prop_ibufds_I_O)     0.864    19.379 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.407    19.786    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.735    20.521 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.704    21.225    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/CLKDIV
    RAMB18_X7Y64         FIFO18E1                                     r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.222    21.446    
                         clock uncertainty           -0.035    21.411    
    RAMB18_X7Y64         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.006    19.405    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         19.405    
                         arrival time                          -3.962    
  -------------------------------------------------------------------
                         slack                                 15.442    

Slack (MET) :             15.566ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            18.515ns  (onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise@18.515ns - onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.918ns  (logic 0.308ns (33.546%)  route 0.610ns (66.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 21.224 - 18.515 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    B4                                                0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    B4                   IBUFDS (Prop_ibufds_I_O)     0.982     0.982 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.481     1.463    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.765     2.228 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.714     2.942    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV
    SLICE_X102Y164       FDPE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y164       FDPE (Prop_fdpe_C_Q)         0.308     3.250 f  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           0.610     3.860    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X6Y66         FIFO18E1                                     f  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise edge)
                                                     18.515    18.515 r  
    B4                                                0.000    18.515 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    18.515    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    B4                   IBUFDS (Prop_ibufds_I_O)     0.864    19.379 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.407    19.786    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.735    20.521 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.703    21.224    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/CLKDIV
    RAMB18_X6Y66         FIFO18E1                                     r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.244    21.467    
                         clock uncertainty           -0.035    21.432    
    RAMB18_X6Y66         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.006    19.426    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         19.426    
                         arrival time                          -3.860    
  -------------------------------------------------------------------
                         slack                                 15.566    

Slack (MET) :             15.597ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            18.515ns  (onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise@18.515ns - onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.269ns (31.096%)  route 0.596ns (68.904%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 21.228 - 18.515 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    B4                                                0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    B4                   IBUFDS (Prop_ibufds_I_O)     0.982     0.982 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.481     1.463    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.765     2.228 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.718     2.946    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV
    SLICE_X101Y161       FDPE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y161       FDPE (Prop_fdpe_C_Q)         0.269     3.215 f  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           0.596     3.811    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X6Y64         FIFO18E1                                     f  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise edge)
                                                     18.515    18.515 r  
    B4                                                0.000    18.515 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    18.515    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    B4                   IBUFDS (Prop_ibufds_I_O)     0.864    19.379 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.407    19.786    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.735    20.521 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.707    21.228    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/CLKDIV
    RAMB18_X6Y64         FIFO18E1                                     r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.222    21.449    
                         clock uncertainty           -0.035    21.414    
    RAMB18_X6Y64         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.006    19.408    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         19.408    
                         arrival time                          -3.811    
  -------------------------------------------------------------------
                         slack                                 15.597    

Slack (MET) :             15.691ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            18.515ns  (onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise@18.515ns - onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.269ns (34.755%)  route 0.505ns (65.245%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 21.230 - 18.515 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    B4                                                0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    B4                   IBUFDS (Prop_ibufds_I_O)     0.982     0.982 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.481     1.463    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.765     2.228 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.717     2.945    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV
    SLICE_X99Y162        FDPE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y162        FDPE (Prop_fdpe_C_Q)         0.269     3.214 f  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           0.505     3.719    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X6Y62         FIFO18E1                                     f  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise edge)
                                                     18.515    18.515 r  
    B4                                                0.000    18.515 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    18.515    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    B4                   IBUFDS (Prop_ibufds_I_O)     0.864    19.379 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.407    19.786    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.735    20.521 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.709    21.230    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/CLKDIV
    RAMB18_X6Y62         FIFO18E1                                     r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.222    21.451    
                         clock uncertainty           -0.035    21.416    
    RAMB18_X6Y62         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.006    19.410    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         19.410    
                         arrival time                          -3.719    
  -------------------------------------------------------------------
                         slack                                 15.691    

Slack (MET) :             15.728ns  (required time - arrival time)
  Source:                 fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (recovery check against rising-edge clock onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            18.515ns  (onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise@18.515ns - onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.269ns (36.652%)  route 0.465ns (63.348%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 21.231 - 18.515 ) 
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    B4                                                0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    B4                   IBUFDS (Prop_ibufds_I_O)     0.982     0.982 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.481     1.463    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.765     2.228 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.721     2.949    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV
    SLICE_X101Y153       FDPE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y153       FDPE (Prop_fdpe_C_Q)         0.269     3.218 f  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           0.465     3.683    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X6Y60         FIFO18E1                                     f  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise edge)
                                                     18.515    18.515 r  
    B4                                                0.000    18.515 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000    18.515    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    B4                   IBUFDS (Prop_ibufds_I_O)     0.864    19.379 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.407    19.786    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.735    20.521 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.710    21.231    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/CLKDIV
    RAMB18_X6Y60         FIFO18E1                                     r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism              0.222    21.452    
                         clock uncertainty           -0.035    21.417    
    RAMB18_X6Y60         FIFO18E1 (Recov_fifo18e1_WRCLK_RST)
                                                     -2.006    19.411    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         19.411    
                         arrival time                          -3.683    
  -------------------------------------------------------------------
                         slack                                 15.728    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.819ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise@0.000ns - onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.100ns (33.011%)  route 0.203ns (66.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    1.085ns
    Clock Pessimism Removal (CPR):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    B4                                                0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    B4                   IBUFDS (Prop_ibufds_I_O)     0.339     0.339 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.216     0.555    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     0.778 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.307     1.085    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/CLKDIV
    SLICE_X101Y153       FDPE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y153       FDPE (Prop_fdpe_C_Q)         0.100     1.185 f  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           0.203     1.388    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X6Y60         FIFO18E1                                     f  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    B4                                                0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    B4                   IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.250     0.670    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     0.921 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.380     1.300    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/CLKDIV
    RAMB18_X6Y60         FIFO18E1                                     r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism             -0.143     1.158    
    RAMB18_X6Y60         FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     0.569    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[1].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -0.569    
                         arrival time                           1.388    
  -------------------------------------------------------------------
                         slack                                  0.819    

Slack (MET) :             0.850ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise@0.000ns - onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.100ns (29.763%)  route 0.236ns (70.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    1.082ns
    Clock Pessimism Removal (CPR):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    B4                                                0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    B4                   IBUFDS (Prop_ibufds_I_O)     0.339     0.339 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.216     0.555    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     0.778 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.304     1.082    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/CLKDIV
    SLICE_X99Y162        FDPE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y162        FDPE (Prop_fdpe_C_Q)         0.100     1.182 f  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           0.236     1.418    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X6Y62         FIFO18E1                                     f  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    B4                                                0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    B4                   IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.250     0.670    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     0.921 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.379     1.299    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/CLKDIV
    RAMB18_X6Y62         FIFO18E1                                     r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism             -0.143     1.157    
    RAMB18_X6Y62         FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     0.568    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[2].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -0.568    
                         arrival time                           1.418    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.870ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise@0.000ns - onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.100ns (28.404%)  route 0.252ns (71.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    1.083ns
    Clock Pessimism Removal (CPR):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    B4                                                0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    B4                   IBUFDS (Prop_ibufds_I_O)     0.339     0.339 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.216     0.555    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     0.778 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.305     1.083    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/CLKDIV
    SLICE_X101Y161       FDPE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y161       FDPE (Prop_fdpe_C_Q)         0.100     1.183 f  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           0.252     1.435    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X6Y64         FIFO18E1                                     f  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    B4                                                0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    B4                   IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.250     0.670    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     0.921 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.377     1.297    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/CLKDIV
    RAMB18_X6Y64         FIFO18E1                                     r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism             -0.143     1.155    
    RAMB18_X6Y64         FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     0.566    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[0].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           1.435    
  -------------------------------------------------------------------
                         slack                                  0.870    

Slack (MET) :             0.950ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise@0.000ns - onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.100ns (23.214%)  route 0.331ns (76.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    1.082ns
    Clock Pessimism Removal (CPR):    0.143ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    B4                                                0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    B4                   IBUFDS (Prop_ibufds_I_O)     0.339     0.339 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.216     0.555    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     0.778 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.304     1.082    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/CLKDIV
    SLICE_X101Y162       FDPE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y162       FDPE (Prop_fdpe_C_Q)         0.100     1.182 f  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           0.331     1.513    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X7Y64         FIFO18E1                                     f  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    B4                                                0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    B4                   IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.250     0.670    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     0.921 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.374     1.294    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/CLKDIV
    RAMB18_X7Y64         FIFO18E1                                     r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism             -0.143     1.152    
    RAMB18_X7Y64         FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     0.563    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[4].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           1.513    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             0.963ns  (arrival time - required time)
  Source:                 fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/C
                            (rising edge-triggered cell FDPE clocked by onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Destination:            fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
                            (removal check against rising-edge clock onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0  {rise@0.000ns fall@7.406ns period=18.515ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise@0.000ns - onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.118ns (28.220%)  route 0.300ns (71.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.292ns
    Source Clock Delay      (SCD):    1.080ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    B4                                                0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    B4                   IBUFDS (Prop_ibufds_I_O)     0.339     0.339 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.216     0.555    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.223     0.778 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.302     1.080    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/CLKDIV
    SLICE_X102Y164       FDPE                                         r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y164       FDPE (Prop_fdpe_C_Q)         0.118     1.198 f  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/ss/FIFO_RESET_reg/Q
                         net (fo=1, routed)           0.300     1.498    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/FIFO_RESET
    RAMB18_X6Y66         FIFO18E1                                     f  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/CLKDIV_c_0 rise edge)
                                                      0.000     0.000 r  
    B4                                                0.000     0.000 r  IO_PYTHON_CAM_clk_out_p (IN)
                         net (fo=0)                   0.000     0.000    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/io_vita_clk_out_p
    B4                   IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_hs_clk_in.gen_diff_hs_clk_in.IBUFDS_inst/O
                         net (fo=2, routed)           0.250     0.670    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/hsinclk
    BUFR_X1Y12           BUFR (Prop_bufr_I_O)         0.251     0.921 r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/serdesclockgen[0].ic/gen_no_ls_clk_in.gen_regional_hs_clk_in.gen_multiplier_5.BUFR_regional_hs_clk_in/O
                         net (fo=170, routed)         0.372     1.292    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/CLKDIV
    RAMB18_X6Y66         FIFO18E1                                     r  fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst/WRCLK
                         clock pessimism             -0.168     1.125    
    RAMB18_X6Y66         FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     0.536    fmchc_python1300c_i/onsemi_python_cam_0/U0/onsemi_vita_cam_v3_1_S00_AXI_inst/onsemi_vita_cam_core_inst/vita_iserdes_v5.vita_iserdes/generate_datagen.datagen[3].db/iserdesgen[0].ic/fifogen.blockramgen.FIFO18_inst
  -------------------------------------------------------------------
                         required time                         -0.536    
                         arrival time                           1.498    
  -------------------------------------------------------------------
                         slack                                  0.963    





