verilog work "seg7_d.v"
