<!-- ìƒë‹¨ ë°°ë„ˆ -->
<p align="center">
  <img src="https://capsule-render.vercel.app/api?type=soft&color=0:89CFF0,100:E0FFFF&height=170&text=Welcome!%20Seungheon%20Portfolio&fontSize=42&animation=fadeIn" />
</p>

---

## ğŸ‘¨â€ğŸ’» About Me
- Majored in **Electronic Materials Science Engineering at Kyungpook National University**  
- ëŒ€í•œìƒê³µíšŒì˜ì†Œ ì„œìš¸ê¸°ìˆ êµìœ¡ì„¼í„° **ì‹œìŠ¤í…œë°˜ë„ì²´ ì„¤ê³„** êµìœ¡ ìˆ˜ë£Œ
- Passionate about **Circuit Design, Verification, Embedded Systems**

---

## ğŸ›  Expertise
- **Languages**  
  ![C](https://img.shields.io/badge/C-00599C?style=flat-square&logo=c&logoColor=white)
  ![Python](https://img.shields.io/badge/Python-3776AB?style=flat-square&logo=python&logoColor=white)

- **HDL / EDA**  
  ![Verilog](https://img.shields.io/badge/Verilog-FF5733?style=flat-square)
  ![SystemVerilog](https://img.shields.io/badge/SystemVerilog-6A5ACD?style=flat-square)


---

## ğŸš€ Featured Projects
| í”„ë¡œì íŠ¸ | ì„¤ëª… |
|---|---|
| [STM32 ë“œë˜ê³¤ ìŠˆíŒ… ê²Œì„](https://github.com/shhhhhhh1799/ARM-Architecture) | ìë™ ë°œì‚¬ / ì ìˆ˜ / ë ˆë²¨ / ë°°ê²½ìŒì•…ì´ í¬í•¨ëœ STM32 ê¸°ë°˜ ë“œë˜ê³¤í”Œë¼ì´íŠ¸ ìŠ¤íƒ€ì¼ 2D ê²Œì„ |
| [Verilog Embedded system Project](https://github.com/shhhhhhh1799/Verilog-Embedded-system-Project/tree/main) | Watch, Stopwatch, ê±°ë¦¬ì¸¡ì •, ì˜¨ìŠµë„ í‘œì‹œ ê¸°ëŠ¥ì„ FPGAì—ì„œ í†µí•© êµ¬í˜„ |
| [AI ìˆ˜í•™ íŠœí„° ì‹œìŠ¤í…œ](https://github.com/shhhhhhh1799/portfolio/tree/mathtutor) | ì´ë¯¸ì§€/ìŒì„± ì…ë ¥ â†’ ìˆ˜ì‹ ë¶„ì„ â†’ ìì—°ì–´ í’€ì´ â†’ ìŒì„± ì¶œë ¥ê¹Œì§€ ìˆ˜í–‰í•˜ëŠ” AI ìˆ˜í•™ ë„ìš°ë¯¸ |
| [FFT-architecture](https://github.com/shhhhhhh1799/FFT-Architecture) | Fixed-point ê¸°ë°˜ 512-point FFT ì—°ì‚°ì„ SystemVerilogë¡œ ì„¤ê³„ ë° ê²€ì¦ í”„ë¡œì íŠ¸ |
| [RISC-V 32bit CPU Design](https://github.com/shhhhhhh1799/RISC-V_32bit_CPU) | RV32I ê¸°ë°˜ 32bit CPUë¥¼ Verilog/SystemVerilogë¡œ ì„¤ê³„í•˜ê³ , ëª…ë ¹ì–´ ì‹¤í–‰/ì‹œë®¬ë ˆì´ì…˜ì„ í†µí•´ ê²€ì¦í•œ í”„ë¡œì íŠ¸ |


---

## ğŸ“« Contact
ğŸ“§ **Email**: [ssssssh17@naver.com](mailto:ssssssh17@naver.com)
