==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv/conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 184.191 ; gain = 93.004
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 184.191 ; gain = 93.004
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 184.191 ; gain = 93.004
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] conv/conv.cpp:38: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 184.191 ; gain = 93.004
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Filter2_Loop' (conv/conv.cpp:16) in function 'conv' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Filter1_Loop' (conv/conv.cpp:20) in function 'conv' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'W_Row_Loop' (conv/conv.cpp:24) in function 'conv' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'W_Col_Loop' (conv/conv.cpp:27) in function 'conv' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.0.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.0.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.0.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.1.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.1.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.1.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.2' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.2.0' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.2.1' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_2_weights.V.2.2' in dimension 1 automatically.
INFO: [XFORM 203-101] Partitioning array 'input.V' (conv/conv.cpp:5) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input.V' (conv/conv.cpp:5) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'input.V' (conv/conv.cpp:5) in dimension 3 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (conv/conv.cpp:38:9) to (conv/conv.cpp:38:9) in function 'conv'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:22 ; elapsed = 00:01:38 . Memory (MB): peak = 482.398 ; gain = 391.211
INFO: [XFORM 203-541] Flattening a loop nest 'Col_Loop' (conv/conv.cpp:12:10) in function 'conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (conv/conv.cpp:9:6) in function 'conv'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:38 ; elapsed = 00:02:58 . Memory (MB): peak = 545.141 ; gain = 453.953
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
IN==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'conv/conv.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 184.711 ; gain = 93.258
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 184.711 ; gain = 93.258
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 184.711 ; gain = 93.258
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] conv/conv.cpp:38: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 184.711 ; gain = 93.258
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Col_Loop' (conv/conv.cpp:12) in function 'conv' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Filter2_Loop' (conv/conv.cpp:16) in function 'conv' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Filter1_Loop' (conv/conv.cpp:20) in function 'conv' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'W_Row_Loop' (conv/conv.cpp:24) in function 'conv' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'W_Col_Loop' (conv/conv.cpp:27) in function 'conv' completely with a factor of 3.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (conv/conv.cpp:38:9) to (conv/conv.cpp:38:9) in function 'conv'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (conv/conv.cpp:38:9) to (conv/conv.cpp:38:9) in function 'conv'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (conv/conv.cpp:38:9) to (conv/conv.cpp:38:9) in function 'conv'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (conv/conv.cpp:38:9) to (conv/conv.cpp:38:9) in function 'conv'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (conv/conv.cpp:38:9) to (conv/conv.cpp:38:9) in function 'conv'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (conv/conv.cpp:38:9) to (conv/conv.cpp:38:9) in function 'conv'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (conv/conv.cpp:38:9) to (conv/conv.cpp:38:9) in function 'conv'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (conv/conv.cpp:38:9) to (conv/conv.cpp:38:9) in function 'conv'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (conv/conv.cpp:38:9) to (conv/conv.cpp:38:9) in function 'conv'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (conv/conv.cpp:38:9) to (conv/conv.cpp:38:9) in function 'conv'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (conv/conv.cpp:38:9) to (conv/conv.cpp:38:9) in function 'conv'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (conv/conv.cpp:38:9) to (conv/conv.cpp:38:9) in function 'conv'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (conv/conv.cpp:38:9) to (conv/conv.cpp:38:9) in function 'conv'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (conv/conv.cpp:38:9) to (conv/conv.cpp:38:9) in function 'conv'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (conv/conv.cpp:38:9) to (conv/conv.cpp:38:9) in function 'conv'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (conv/conv.cpp:38:9) to (conv/conv.cpp:38:9) in function 'conv'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 209.457 ; gain = 118.004
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop' (conv/conv.cpp:9:6) in function 'conv'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 241.566 ; gain = 150.113
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_Loop_Col_Loop'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_V_load_2', conv/conv.cpp:29) on array 'input_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 27, Depth = 46.
WARNING: [SCHED 204-21] Estimated clock period (20.1345ns) exceeds the target (target clock period: 20ns, clock uncertainty: 2.5ns, effective delay budget: 17.5ns).
WARNING: [SCHED 204-21] The critical path in module 'conv' consists of the following:
	'mul' operation of DSP[6357] ('mul_ln1118_381', conv/conv.cpp:29) [6354]  (3.36 ns)
	'add' operation of DSP[6357] ('add_ln1192_680', conv/conv.cpp:29) [6357]  (3.02 ns)
	'add' operation ('add_ln1192_681', conv/conv.cpp:29) [6365]  (2.43 ns)
	'add' operation ('add_ln1192_682', conv/conv.cpp:29) [6372]  (2.43 ns)
	'add' operation ('add_ln1192_683', conv/conv.cpp:29) [6381]  (2.43 ns)
	'add' operation ('add_ln1192_684', conv/conv.cpp:29) [6389]  (2.43 ns)
	'add' operation ('add_ln703_12', conv/conv.cpp:35) [6391]  (1.81 ns)
	'icmp' operation ('icmp_ln885_12', conv/conv.cpp:38) [6392]  (2.21 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.51 seconds; current allocated memory: 194.590 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 11.05 seconds; current allocated memory: 215.563 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/input_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'conv/conv_out_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'conv' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'conv_dcmp_64ns_64ns_1_2_1' to 'conv_dcmp_64ns_64bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_mul_mul_14s_6ns_20_1_1' to 'conv_mul_mul_14s_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_mul_mul_14s_7ns_21_1_1' to 'conv_mul_mul_14s_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_mul_mul_14s_8s_22_1_1' to 'conv_mul_mul_14s_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_mul_mul_14s_7s_21_1_1' to 'conv_mul_mul_14s_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_mac_muladd_14s_8s_19s_21_1_1' to 'conv_mac_muladd_1g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_mac_muladd_14s_8ns_22ns_22_1_1' to 'conv_mac_muladd_1hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_mac_muladd_14s_8s_22ns_22_1_1' to 'conv_mac_muladd_1ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_mac_muladd_14s_8s_21s_22_1_1' to 'conv_mac_muladd_1jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_mul_mul_14s_6s_20_1_1' to 'conv_mul_mul_14s_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_mul_mul_14s_9s_23_1_1' to 'conv_mul_mul_14s_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_mac_muladd_4ns_5ns_4ns_8_1_1' to 'conv_mac_muladd_4mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_mul_mul_14s_9ns_23_1_1' to 'conv_mul_mul_14s_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_mul_mul_14s_10s_24_1_1' to 'conv_mul_mul_14s_ocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'conv_dcmp_64ns_64bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_mac_muladd_1g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_mac_muladd_1hbi': 42 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_mac_muladd_1ibs': 91 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_mac_muladd_1jbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_mac_muladd_4mb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_mul_mul_14s_cud': 59 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_mul_mul_14s_dEe': 89 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_mul_mul_14s_eOg': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_mul_mul_14s_fYi': 98 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_mul_mul_14s_kbM': 34 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_mul_mul_14s_lbW': 22 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_mul_mul_14s_ncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'conv_mul_mul_14s_ocq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv'.
INFO: [HLS 200-111]  Elapsed time: 7.661 seconds; current allocated memory: 259.117 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:57 ; elapsed = 00:01:34 . Memory (MB): peak = 468.426 ; gain = 376.973
INFO: [VHDL 208-304] Generating VHDL RTL for conv.
INFO: [VLOG 209-307] Generating Verilog RTL for conv.
INFO: [HLS 200-112] Total elapsed time: 93.884 seconds; peak allocated memory: 259.117 MB.
