<subtrees>
    <subtree
        name="abc"
        internal_path="abc"
        external_url="https://github.com/berkeley-abc/abc.git"
        default_external_ref="master"/>
    <subtree
        name="libargparse"
        internal_path="libs/EXTERNAL/libargparse"
        external_url="https://github.com/kmurray/libargparse.git"
        default_external_ref="master"/>
    <subtree
        name="libblifparse"
        internal_path="libs/EXTERNAL/libblifparse"
        external_url="https://github.com/verilog-to-routing/libblifparse.git"
        default_external_ref="master"/>
    <subtree
        name="libsdcparse"
        internal_path="libs/EXTERNAL/libsdcparse"
        external_url="https://github.com/verilog-to-routing/libsdcparse.git"
        default_external_ref="master"/>
    <subtree
        name="libtatum"
        internal_path="libs/EXTERNAL/libtatum"
        external_url="https://github.com/verilog-to-routing/tatum.git"
        default_external_ref="master"/>
    <subtree
        name="libezgl"
        internal_path="libs/EXTERNAL/libezgl"
        external_url="https://github.com/mariobadr/ezgl.git"
        default_external_ref="master"/>
    <subtree
        name="capnproto"
        internal_path="libs/EXTERNAL/capnproto"
        external_url="https://github.com/capnproto/capnproto.git"
        default_external_ref="v0.9.1"/>
    <subtree
        name="libyosys"
        internal_path="libs/EXTERNAL/libyosys"
        external_url="https://github.com/YosysHQ/yosys.git"
        default_external_ref="master"/>
    <subtree
        name="libinterchange"
        internal_path="libs/EXTERNAL/libinterchange"
        external_url="https://github.com/chipsalliance/fpga-interchange-schema.git"
        default_external_ref="main"/>
    <subtree
        name="libcatch2"
        internal_path="libs/EXTERNAL/libcatch2"
        external_url="https://github.com/catchorg/Catch2.git"
        default_external_ref="devel"/>
</subtrees>
