minim boolean circuit  suppos boolean function minim sum product deriv k map someth like  f b c bc acd abc ab c  book logic design consult seem impli analysi end factor term function get fewer gate  f b c bc cd bc b c  yield gate  ye minim gate import part time consider ttl gate basic structur invert invers sum product exactli one gate delay reason find minim sum product match hardwar optim  posit gate gate solut use two gate delay anoth gate delay second term second solut simpler logic symbol expect someth le optim real world ecl similar ttl support gate minimum delay unlik ttl get true invers output free use ecl  pal basic larg programm invert gate choic intern connect variou section perhap latch minimum sum product also way shoehorn logic design pal compar easi design minim logic gate softwar packag claim allow take mess gate nodelist xxx seri logic ic produc descript logic cell array job xilinx xact softwar treat logic block macro expand simplifi  john whitmor 