Input file: docs/IP_REFERENCES/APB_SOC_CTRL_reference.md

Register map
^^^^^^^^^^^^


Overview
""""""""

.. table:: 

    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |                                Name                                |Offset|Width|                        Description                        |
    +====================================================================+======+=====+===========================================================+
    |:ref:`INFO<apb_soc_ctrl_INFO>`                                      |     0|   32|Core information register.                                 |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`FC_BOOT<apb_soc_ctrl_FC_BOOT>`                                |     4|   32|Boot address                                               |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`FC_FETCH<apb_soc_ctrl_FC_FETCH>`                              |     8|   32|FC Fetch enable                                            |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`CL_ISOLATE<apb_soc_ctrl_CL_ISOLATE>`                          |    12|   32|Isolate cluster register                                   |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`PADFUN0<apb_soc_ctrl_PADFUN0>`                                |    16|   32|Mux config register (pad 0-15)                             |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`PADFUN1<apb_soc_ctrl_PADFUN1>`                                |    20|   32|Mux config register (pad 16-31)                            |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`PADFUN2<apb_soc_ctrl_PADFUN2>`                                |    24|   32|Mux config register (pad 32-47)                            |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`PADFUN3<apb_soc_ctrl_PADFUN3>`                                |    28|   32|Mux config register (pad 48-63)                            |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`PADFUN4<apb_soc_ctrl_PADFUN4>`                                |    32|   32|Mux config register (pad 64-79)                            |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`PADFUN5<apb_soc_ctrl_PADFUN5>`                                |    36|   32|Mux config register (pad 80-95)                            |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`FEATURE_DISABLEMENT_SOC<apb_soc_ctrl_FEATURE_DISABLEMENT_SOC>`|    40|   32|Feature disablement from SoC domain                        |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`RESERVED1<apb_soc_ctrl_RESERVED1>`                            |    44|   32|Reserved                                                   |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`PADCFG0<apb_soc_ctrl_PADCFG0>`                                |    48|   32|Function register (pad 0 to 3)                             |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`PADCFG1<apb_soc_ctrl_PADCFG1>`                                |    52|   32|Function register (pad 4 to 7)                             |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`PADCFG2<apb_soc_ctrl_PADCFG2>`                                |    56|   32|Function register (pad 8 to 11)                            |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`PADCFG3<apb_soc_ctrl_PADCFG3>`                                |    60|   32|Function register (pad 12 to 15)                           |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`PADCFG4<apb_soc_ctrl_PADCFG4>`                                |    64|   32|Function register (pad 16 to 19)                           |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`PADCFG5<apb_soc_ctrl_PADCFG5>`                                |    68|   32|Function register (pad 20 to 23)                           |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`PADCFG6<apb_soc_ctrl_PADCFG6>`                                |    72|   32|Function register (pad 24 to 27)                           |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`PADCFG7<apb_soc_ctrl_PADCFG7>`                                |    76|   32|Function register (pad 28 to 31)                           |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`PADCFG8<apb_soc_ctrl_PADCFG8>`                                |    80|   32|Function register (pad 32 to 35)                           |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`PADCFG9<apb_soc_ctrl_PADCFG9>`                                |    84|   32|Function register (pad 36 to 39)                           |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`PADCFG10<apb_soc_ctrl_PADCFG10>`                              |    88|   32|Function register (pad 40 to 43)                           |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`PADCFG11<apb_soc_ctrl_PADCFG11>`                              |    92|   32|Function register (pad 44 to 47)                           |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`PADCFG12<apb_soc_ctrl_PADCFG12>`                              |    96|   32|Function register (pad 48 to 51)                           |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`PADCFG13<apb_soc_ctrl_PADCFG13>`                              |   100|   32|Function register (pad 52 to 55)                           |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`PADCFG14<apb_soc_ctrl_PADCFG14>`                              |   104|   32|Function register (pad 56 to 59)                           |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`PADCFG15<apb_soc_ctrl_PADCFG15>`                              |   108|   32|Function register (pad 60 to 63)                           |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`PADCFG16<apb_soc_ctrl_PADCFG16>`                              |   112|   32|Function register (pad 64 to 67)                           |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`PADCFG17<apb_soc_ctrl_PADCFG17>`                              |   116|   32|Function register (pad 68 to 71)                           |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`PADCFG18<apb_soc_ctrl_PADCFG18>`                              |   120|   32|Function register (pad 72 to 75)                           |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`PADCFG19<apb_soc_ctrl_PADCFG19>`                              |   124|   32|Function register (pad 76 to 79)                           |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`PADCFG20<apb_soc_ctrl_PADCFG20>`                              |   128|   32|Function register (pad 80 to 83)                           |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`PADCFG21<apb_soc_ctrl_PADCFG21>`                              |   132|   32|Function register (pad 84 to 87)                           |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`PADCFG22<apb_soc_ctrl_PADCFG22>`                              |   136|   32|Function register (pad 88 to 91)                           |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`PADCFG23<apb_soc_ctrl_PADCFG23>`                              |   140|   32|Function register (pad 92 to 95)                           |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`REG_REPROG_PAD0<apb_soc_ctrl_REG_REPROG_PAD0>`                |   144|   32|Controls reprogrammable pads 27,28,29,30,34                |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`REG_REPROG_PAD1<apb_soc_ctrl_REG_REPROG_PAD1>`                |   148|   32|Controls reprogrammable pads 35,40,41,42,43                |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`REG_REPROG_PAD2<apb_soc_ctrl_REG_REPROG_PAD2>`                |   152|   32|Controls reprogrammable pads 44,45,60,61,62                |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`REG_REPROG_PAD3<apb_soc_ctrl_REG_REPROG_PAD3>`                |   156|   32|Controls reprogrammable pads 63,65,66,67,68                |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`RESERVED2<apb_soc_ctrl_RESERVED2>`                            |   160|   32|Reserved                                                   |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`RESERVED3<apb_soc_ctrl_RESERVED3>`                            |   164|   32|Reserved                                                   |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`RESERVED4<apb_soc_ctrl_RESERVED4>`                            |   168|   32|Reserved                                                   |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`RESERVED5<apb_soc_ctrl_RESERVED5>`                            |   172|   32|Reserved                                                   |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`CL_BUSY<apb_soc_ctrl_CL_BUSY>`                                |   176|   32|Cluster busy register                                      |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`JTAGREG<apb_soc_ctrl_JTAGREG>`                                |   180|   32|JTAG external register                                     |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`REF_FAST_CLK_DIV<apb_soc_ctrl_REF_FAST_CLK_DIV>`              |   184|   32|Read only, reference fast clk divided by power of 2        |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`SW_RST<apb_soc_ctrl_SW_RST>`                                  |   188|   32|Software reset, reboot                                     |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`CORESTATUS<apb_soc_ctrl_CORESTATUS>`                          |   192|   32|EOC and chip status register                               |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`BOOTSEL<apb_soc_ctrl_BOOTSEL>`                                |   196|   32|Value of pad bootsel                                       |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`WD_RST_RST<apb_soc_ctrl_WD_RST_RST>`                          |   200|   32|Rearm WD timeout                                           |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`WD_RST_SET<apb_soc_ctrl_WD_RST_SET>`                          |   204|   32|Set WD timer                                               |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`RWM_CSI2<apb_soc_ctrl_RWM_CSI2>`                              |   208|   32|RWM for CSI2                                               |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`IDLE_MODE<apb_soc_ctrl_IDLE_MODE>`                            |   212|   32|Activates IDLE MODE                                        |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`RWM_ANC<apb_soc_ctrl_RWM_ANC>`                                |   216|   32|RWM for ANC                                                |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`REF_CLK_MUX<apb_soc_ctrl_REF_CLK_MUX>`                        |   220|   32|Ref clock mux 0: 32Khz 1: ref fast                         |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`SUPERVISOR_DBG<apb_soc_ctrl_SUPERVISOR_DBG>`                  |   224|   32|                                                           |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`DBG_CTRL<apb_soc_ctrl_DBG_CTRL>`                              |   228|   32|Debug access control                                       |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`RESERVED11<apb_soc_ctrl_RESERVED11>`                          |   232|   32|Reserved                                                   |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`RESERVED12<apb_soc_ctrl_RESERVED12>`                          |   236|   32|Reserved                                                   |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`CLK_DIV_I3C<apb_soc_ctrl_CLK_DIV_I3C>`                        |   240|   32|Clock divider for I3C                                      |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`CLK_EN_QUIDDIKEY<apb_soc_ctrl_CLK_EN_QUIDDIKEY>`              |   244|   32|Clock divider for QUIDDIKEY                                |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`SLEEP_CTRL_INFO<apb_soc_ctrl_SLEEP_CTRL_INFO>`                |   248|   32|Safe domain's Sleep control info                           |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`VERSION<apb_soc_ctrl_VERSION>`                                |   252|   32|Show chip version                                          |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`SLEEP_SPIS_CTRL<apb_soc_ctrl_SLEEP_SPIS_CTRL>`                |   256|   32|Sleep SPIS control                                         |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`SLEEP_CTRL<apb_soc_ctrl_SLEEP_CTRL>`                          |   260|   32|Sleep control                                              |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`SLEEP_GPIO_CTRL<apb_soc_ctrl_SLEEP_GPIO_CTRL>`                |   264|   32|Sleep GPIO control                                         |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`SLEEP_CNT_CTRL<apb_soc_ctrl_SLEEP_CNT_CTRL>`                  |   268|   32|Sleep Counter control                                      |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`REG_OSC_CTRL<apb_soc_ctrl_REG_OSC_CTRL>`                      |   272|   32|Controls fast oscillator                                   |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`RESERVED6<apb_soc_ctrl_RESERVED6>`                            |   276|   32|-                                                          |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`CLK_DIV_REF_FAST_POW2<apb_soc_ctrl_CLK_DIV_REF_FAST_POW2>`    |   280|   32|Controls fast oscillator pow2 divider                      |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`FEATURE_DISABLEMENT<apb_soc_ctrl_FEATURE_DISABLEMENT>`        |   288|   32|Feature disablement from always on (safe) domain           |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`SLEEP_PAD_CFG0<apb_soc_ctrl_SLEEP_PAD_CFG0>`                  |   320|   32|Sleep pad control                                          |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`SLEEP_PAD_CFG1<apb_soc_ctrl_SLEEP_PAD_CFG1>`                  |   324|   32|Sleep pad control                                          |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`SLEEP_PAD_CFG2<apb_soc_ctrl_SLEEP_PAD_CFG2>`                  |   328|   32|Sleep pad control                                          |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`SLEEP_PAD_CFG3<apb_soc_ctrl_SLEEP_PAD_CFG3>`                  |   332|   32|Sleep pad control                                          |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`SLEEP_PAD_CFG4<apb_soc_ctrl_SLEEP_PAD_CFG4>`                  |   336|   32|Sleep pad control                                          |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`SLEEP_PAD_CFG5<apb_soc_ctrl_SLEEP_PAD_CFG5>`                  |   340|   32|Sleep pad control                                          |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`SLEEP_PAD_CFG6<apb_soc_ctrl_SLEEP_PAD_CFG6>`                  |   344|   32|Sleep pad control                                          |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`L2_CTRL_ACTIVE<apb_soc_ctrl_L2_CTRL_ACTIVE>`                  |   348|   32|Controls L2 power                                          |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`L2_PWR_ACTIVE<apb_soc_ctrl_L2_PWR_ACTIVE>`                    |   352|   32|Controls L2 power                                          |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`NEVACFG<apb_soc_ctrl_NEVACFG>`                                |   356|   32|NEVA config                                                |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`TRCCFG<apb_soc_ctrl_TRCCFG>`                                  |   360|   32|TRC config                                                 |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`RWM_L2_MEM<apb_soc_ctrl_RWM_L2_MEM>`                          |   364|   32|Read/write margins for L2 and ROM memories                 |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`CLU_SW_RSTN<apb_soc_ctrl_CLU_SW_RSTN>`                        |   368|   32|Cluster software reset                                     |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`L2_PWR<apb_soc_ctrl_L2_PWR>`                                  |   372|   32|Controls L2 power                                          |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`L2_CTRL<apb_soc_ctrl_L2_CTRL>`                                |   376|   32|Controls L2 power                                          |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`BORCFG<apb_soc_ctrl_BORCFG>`                                  |   384|   32|Controls the brown-out reset                               |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`RARMODE<apb_soc_ctrl_RARMODE>`                                |   388|   32|Controls configuration of the DC-DC modulation at low loads|
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`ABBCFG<apb_soc_ctrl_ABBCFG>`                                  |   392|   32|Used to disable adaptive body-bias                         |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+
    |:ref:`L2_ACK<apb_soc_ctrl_L2_ACK>`                                  |   396|   32|Acknowledge/status signals from L2 memories                |
    +--------------------------------------------------------------------+------+-----+-----------------------------------------------------------+

.. _apb_soc_ctrl_INFO:

INFO
""""

Core information register.

.. table:: 

    +-----+---+--------+------------------+
    |Bit #|R/W|  Name  |   Description    |
    +=====+===+========+==================+
    |15:0 |R  |NB_CL   |Number of clusters|
    +-----+---+--------+------------------+
    |31:16|R  |NB_CORES|Number of cores   |
    +-----+---+--------+------------------+

.. _apb_soc_ctrl_FC_BOOT:

FC_BOOT
"""""""

Boot address

.. table:: 

    +-----+---+----+---------------+
    |Bit #|R/W|Name|  Description  |
    +=====+===+====+===============+
    |31:0 |R/W|ADDR|FC Boot Address|
    +-----+---+----+---------------+

.. _apb_soc_ctrl_FC_FETCH:

FC_FETCH
""""""""

FC Fetch enable

.. table:: 

    +-----+---+-----+---------------+
    |Bit #|R/W|Name |  Description  |
    +=====+===+=====+===============+
    |    0|R/W|FC_FE|FC Fetch Enable|
    +-----+---+-----+---------------+

.. _apb_soc_ctrl_CL_ISOLATE:

CL_ISOLATE
""""""""""

Isolate cluster register

.. table:: 

    +-----+---+----+-----------------------------------------------------------------------------------------------+
    |Bit #|R/W|Name|                                          Description                                          |
    +=====+===+====+===============================================================================================+
    |    0|R/W|EN  |Isolate cluster. Inhibits AXI transactions from cluster to SoC: - 1'b0:  Disable - 1'b1: Enable|
    +-----+---+----+-----------------------------------------------------------------------------------------------+

.. _apb_soc_ctrl_PADFUN0:

PADFUN0
"""""""

Mux config register (pad 0-15)

.. table:: 

    +-----+---+---------+-------------------------------------+
    |Bit #|R/W|  Name   |             Description             |
    +=====+===+=========+=====================================+
    |1:0  |R/W|Padmux_0 |Selects between: hyper0_ckn / gpio0  |
    +-----+---+---------+-------------------------------------+
    |3:2  |R/W|Padmux_1 |Selects between: hyper0_ck / gpio1   |
    +-----+---+---------+-------------------------------------+
    |5:4  |R/W|Padmux_2 |Selects between: hyper0_dq0 / gpio2  |
    +-----+---+---------+-------------------------------------+
    |7:6  |R/W|Padmux_3 |Selects between: hyper0_dq1 / gpio3  |
    +-----+---+---------+-------------------------------------+
    |9:8  |R/W|Padmux_4 |Selects between: hyper0_dq2 / gpio4  |
    +-----+---+---------+-------------------------------------+
    |11:10|R/W|Padmux_5 |Selects between: hyper0_dq3 / gpio5  |
    +-----+---+---------+-------------------------------------+
    |13:12|R/W|Padmux_6 |Selects between: hyper0_dq4 / gpio6  |
    +-----+---+---------+-------------------------------------+
    |15:14|R/W|Padmux_7 |Selects between: hyper0_dq5 / gpio7  |
    +-----+---+---------+-------------------------------------+
    |17:16|R/W|Padmux_8 |Selects between: hyper0_dq6 / gpio8  |
    +-----+---+---------+-------------------------------------+
    |19:18|R/W|Padmux_9 |Selects between: hyper0_dq7 / gpio9  |
    +-----+---+---------+-------------------------------------+
    |21:20|R/W|Padmux_10|Selects between: hyper0_csn0 / gpio10|
    +-----+---+---------+-------------------------------------+
    |23:22|R/W|Padmux_11|Selects between: hyper0_csn1 / gpio11|
    +-----+---+---------+-------------------------------------+
    |25:24|R/W|Padmux_12|Selects between: hyper0_rwds / gpio12|
    +-----+---+---------+-------------------------------------+
    |27:26|R/W|Padmux_13|Selects between: hyper1_ckn / gpio13 |
    +-----+---+---------+-------------------------------------+
    |29:28|R/W|Padmux_14|Selects between: hyper1_ck / gpio14  |
    +-----+---+---------+-------------------------------------+
    |31:30|R/W|Padmux_15|Selects between: hyper1_dq0 / gpio15 |
    +-----+---+---------+-------------------------------------+

.. _apb_soc_ctrl_PADFUN1:

PADFUN1
"""""""

Mux config register (pad 16-31)

.. table:: 

    +-----+---+---------+------------------------------------------------+
    |Bit #|R/W|  Name   |                  Description                   |
    +=====+===+=========+================================================+
    |1:0  |R/W|Padmux_16|Selects between: hyper1_dq1 / gpio16            |
    +-----+---+---------+------------------------------------------------+
    |3:2  |R/W|Padmux_17|Selects between: hyper1_dq2 / gpio17            |
    +-----+---+---------+------------------------------------------------+
    |5:4  |R/W|Padmux_18|Selects between: hyper1_dq3 / gpio18            |
    +-----+---+---------+------------------------------------------------+
    |7:6  |R/W|Padmux_19|Selects between: hyper1_dq4 / gpio19            |
    +-----+---+---------+------------------------------------------------+
    |9:8  |R/W|Padmux_20|Selects between: hyper1_dq5 / gpio20            |
    +-----+---+---------+------------------------------------------------+
    |11:10|R/W|Padmux_21|Selects between: hyper1_dq6 / gpio21            |
    +-----+---+---------+------------------------------------------------+
    |13:12|R/W|Padmux_22|Selects between: hyper1_dq7 / gpio22            |
    +-----+---+---------+------------------------------------------------+
    |15:14|R/W|Padmux_23|Selects between: hyper1_csn0 / gpio23           |
    +-----+---+---------+------------------------------------------------+
    |17:16|R/W|Padmux_24|Selects between: hyper1_csn1 / gpio24           |
    +-----+---+---------+------------------------------------------------+
    |19:18|R/W|Padmux_25|Selects between: hyper1_rwds / gpio25           |
    +-----+---+---------+------------------------------------------------+
    |21:20|R/W|Padmux_26|Selects between: spi0_sck / gpio26              |
    +-----+---+---------+------------------------------------------------+
    |23:22|R/W|Padmux_27|Selects between: mux_group_sel_spi0_cs0 / gpio27|
    +-----+---+---------+------------------------------------------------+
    |25:24|R/W|Padmux_28|Selects between: mux_group_sel_spi0_cs1 / gpio28|
    +-----+---+---------+------------------------------------------------+
    |27:26|R/W|Padmux_29|Selects between: mux_group_sel_spi0_cs2 / gpio29|
    +-----+---+---------+------------------------------------------------+
    |29:28|R/W|Padmux_30|Selects between: mux_group_sel_spi0_cs3 / gpio30|
    +-----+---+---------+------------------------------------------------+
    |31:30|R/W|Padmux_31|Selects between: spi0_sdo / gpio31              |
    +-----+---+---------+------------------------------------------------+

.. _apb_soc_ctrl_PADFUN2:

PADFUN2
"""""""

Mux config register (pad 32-47)

.. table:: 

    +-----+---+---------+-----------------------------------------------------------+
    |Bit #|R/W|  Name   |                        Description                        |
    +=====+===+=========+===========================================================+
    |1:0  |R/W|Padmux_32|Selects between: spi0_sdi / gpio32                         |
    +-----+---+---------+-----------------------------------------------------------+
    |3:2  |R/W|Padmux_33|Selects between: spi1_sck / gpio33 / uart3_clk             |
    +-----+---+---------+-----------------------------------------------------------+
    |5:4  |R/W|Padmux_34|Selects between: mux_group_sel_spi1_cs0 / gpio34           |
    +-----+---+---------+-----------------------------------------------------------+
    |7:6  |R/W|Padmux_35|Selects between: mux_group_sel_spi1_cs1 / gpio35           |
    +-----+---+---------+-----------------------------------------------------------+
    |9:8  |R/W|Padmux_36|Selects between: spi1_cs2 / gpio36 / uart3_cts / spi1_sdio2|
    +-----+---+---------+-----------------------------------------------------------+
    |11:10|R/W|Padmux_37|Selects between: spi1_cs3 / gpio37 / uart3_rts / spi1_sdio3|
    +-----+---+---------+-----------------------------------------------------------+
    |13:12|R/W|Padmux_38|Selects between: spi1_sdo / gpio38                         |
    +-----+---+---------+-----------------------------------------------------------+
    |15:14|R/W|Padmux_39|Selects between: spi1_sdi / gpio39                         |
    +-----+---+---------+-----------------------------------------------------------+
    |17:16|R/W|Padmux_40|Selects between: mux_group_sel_i2c0_sda / gpio40           |
    +-----+---+---------+-----------------------------------------------------------+
    |19:18|R/W|Padmux_41|Selects between: mux_group_sel_i2c0_scl / gpio41           |
    +-----+---+---------+-----------------------------------------------------------+
    |21:20|R/W|Padmux_42|Selects between: mux_group_sel_i2c1_sda / gpio42           |
    +-----+---+---------+-----------------------------------------------------------+
    |23:22|R/W|Padmux_43|Selects between: mux_group_sel_i2c1_scl / gpio43           |
    +-----+---+---------+-----------------------------------------------------------+
    |25:24|R/W|Padmux_44|Selects between: mux_group_sel_i2c2_sda / gpio44           |
    +-----+---+---------+-----------------------------------------------------------+
    |27:26|R/W|Padmux_45|Selects between: mux_group_sel_i2c2_scl / gpio45           |
    +-----+---+---------+-----------------------------------------------------------+
    |29:28|R/W|Padmux_46|Selects between: i3c_sda / gpio46 / i2c3_sda / spi0_sdio2  |
    +-----+---+---------+-----------------------------------------------------------+
    |31:30|R/W|Padmux_47|Selects between: i3c_scl / gpio47 / i2c3_scl / spi0_sdio3  |
    +-----+---+---------+-----------------------------------------------------------+

.. _apb_soc_ctrl_PADFUN3:

PADFUN3
"""""""

Mux config register (pad 48-63)

.. table:: 

    +-----+---+---------+-------------------------------------------------+
    |Bit #|R/W|  Name   |                   Description                   |
    +=====+===+=========+=================================================+
    |1:0  |R/W|Padmux_48|Selects between: i2s0_sck / gpio48 / uart2_clk   |
    +-----+---+---------+-------------------------------------------------+
    |3:2  |R/W|Padmux_49|Selects between: i2s0_ws / gpio49                |
    +-----+---+---------+-------------------------------------------------+
    |5:4  |R/W|Padmux_50|Selects between: i2s0_sdi / gpio50               |
    +-----+---+---------+-------------------------------------------------+
    |7:6  |R/W|Padmux_51|Selects between: i2s0_sdo / gpio51               |
    +-----+---+---------+-------------------------------------------------+
    |9:8  |R/W|Padmux_52|Selects between: i2s1_sck / gpio52               |
    +-----+---+---------+-------------------------------------------------+
    |11:10|R/W|Padmux_53|Selects between: i2s1_ws / gpio53 / spi2_cs1     |
    +-----+---+---------+-------------------------------------------------+
    |13:12|R/W|Padmux_54|Selects between: i2s1_sdi / gpio54 / spi2_cs2    |
    +-----+---+---------+-------------------------------------------------+
    |15:14|R/W|Padmux_55|Selects between: i2s1_sdo / gpio55 / spi2_cs3    |
    +-----+---+---------+-------------------------------------------------+
    |17:16|R/W|Padmux_56|Selects between: i2s2_sck / gpio56 / spi2_sck    |
    +-----+---+---------+-------------------------------------------------+
    |19:18|R/W|Padmux_57|Selects between: i2s2_ws / gpio57 / spi2_cs0     |
    +-----+---+---------+-------------------------------------------------+
    |21:20|R/W|Padmux_58|Selects between: i2s2_sdi / gpio58 / spi2_sdi    |
    +-----+---+---------+-------------------------------------------------+
    |23:22|R/W|Padmux_59|Selects between: i2s2_sdo / gpio59 / spi2_sdo    |
    +-----+---+---------+-------------------------------------------------+
    |25:24|R/W|Padmux_60|Selects between: mux_group_sel_uart0_rx / gpio60 |
    +-----+---+---------+-------------------------------------------------+
    |27:26|R/W|Padmux_61|Selects between: mux_group_sel_uart0_tx / gpio61 |
    +-----+---+---------+-------------------------------------------------+
    |29:28|R/W|Padmux_62|Selects between: mux_group_sel_uart0_cts / gpio62|
    +-----+---+---------+-------------------------------------------------+
    |31:30|R/W|Padmux_63|Selects between: mux_group_sel_uart0_rts / gpio63|
    +-----+---+---------+-------------------------------------------------+

.. _apb_soc_ctrl_PADFUN4:

PADFUN4
"""""""

Mux config register (pad 64-79)

.. table:: 

    +-----+---+---------+-----------------------------------------------------------+
    |Bit #|R/W|  Name   |                        Description                        |
    +=====+===+=========+===========================================================+
    |1:0  |R/W|Padmux_64|Selects between: uart0_clk / gpio64                        |
    +-----+---+---------+-----------------------------------------------------------+
    |3:2  |R/W|Padmux_65|Selects between: mux_group_sel_uart1_rx / gpio65           |
    +-----+---+---------+-----------------------------------------------------------+
    |5:4  |R/W|Padmux_66|Selects between: mux_group_sel_uart1_tx / gpio66           |
    +-----+---+---------+-----------------------------------------------------------+
    |7:6  |R/W|Padmux_67|Selects between: mux_group_sel_pwm0 / gpio67               |
    +-----+---+---------+-----------------------------------------------------------+
    |9:8  |R/W|Padmux_68|Selects between: mux_group_sel_pwm1 / gpio68               |
    +-----+---+---------+-----------------------------------------------------------+
    |11:10|R/W|Padmux_69|Selects between: uart1_clk / gpio69                        |
    +-----+---+---------+-----------------------------------------------------------+
    |13:12|R/W|Padmux_70|Selects between: cam_pclk / gpio70 / spi3_sck              |
    +-----+---+---------+-----------------------------------------------------------+
    |15:14|R/W|Padmux_71|Selects between: cam_hsync / gpio71 / spi3_cs0 / csi2_hsync|
    +-----+---+---------+-----------------------------------------------------------+
    |17:16|R/W|Padmux_72|Selects between: cam_data0 / gpio72 / spi3_cs1             |
    +-----+---+---------+-----------------------------------------------------------+
    |19:18|R/W|Padmux_73|Selects between: cam_data1 / gpio73 / spi3_cs2             |
    +-----+---+---------+-----------------------------------------------------------+
    |21:20|R/W|Padmux_74|Selects between: cam_data2 / gpio74 / spi3_cs3             |
    +-----+---+---------+-----------------------------------------------------------+
    |23:22|R/W|Padmux_75|Selects between: cam_data3 / gpio75 / spi3_sdo             |
    +-----+---+---------+-----------------------------------------------------------+
    |25:24|R/W|Padmux_76|Selects between: cam_data4 / gpio76 / spi3_sdi             |
    +-----+---+---------+-----------------------------------------------------------+
    |27:26|R/W|Padmux_77|Selects between: cam_data5 / gpio77 / observability1       |
    +-----+---+---------+-----------------------------------------------------------+
    |29:28|R/W|Padmux_78|Selects between: cam_data6 / gpio78 / observability2       |
    +-----+---+---------+-----------------------------------------------------------+
    |31:30|R/W|Padmux_79|Selects between: cam_data7 / gpio79 / observability3       |
    +-----+---+---------+-----------------------------------------------------------+

.. _apb_soc_ctrl_PADFUN5:

PADFUN5
"""""""

Mux config register (pad 80-95)

.. table:: 

    +-----+---+---------+-----------------------------------------------------------------+
    |Bit #|R/W|  Name   |                           Description                           |
    +=====+===+=========+=================================================================+
    |1:0  |R/W|Padmux_80|Selects between: cam_vsync / gpio80 / observability4 / csi2_vsync|
    +-----+---+---------+-----------------------------------------------------------------+
    |3:2  |R/W|Padmux_81|Selects between: jtag_tck / gpio81 / uart4_clk                   |
    +-----+---+---------+-----------------------------------------------------------------+
    |5:4  |R/W|Padmux_82|Selects between: jtag_tdi / gpio82 / uart4_rx                    |
    +-----+---+---------+-----------------------------------------------------------------+
    |7:6  |R/W|Padmux_83|Selects between: jtag_tdo / gpio83 / uart4_tx                    |
    +-----+---+---------+-----------------------------------------------------------------+
    |9:8  |R/W|Padmux_84|Selects between: jtag_tms / gpio84 / uart4_cts                   |
    +-----+---+---------+-----------------------------------------------------------------+
    |11:10|R/W|Padmux_85|Selects between: jtag_trst / gpio85 / uart4_rts                  |
    +-----+---+---------+-----------------------------------------------------------------+
    |13:12|R/W|Padmux_86|Selects between: wakeup_spi2_sck / gpio86                        |
    +-----+---+---------+-----------------------------------------------------------------+
    |15:14|R/W|Padmux_87|Selects between: wakeup_spi2_sdi / gpio87                        |
    +-----+---+---------+-----------------------------------------------------------------+
    |17:16|R/W|Padmux_88|Selects between: wakeup_spi2_sdo / gpio88                        |
    +-----+---+---------+-----------------------------------------------------------------+
    |19:18|R/W|Padmux_89|Selects between: wakeup_spi2_cs0 / gpio89                        |
    +-----+---+---------+-----------------------------------------------------------------+

.. _apb_soc_ctrl_FEATURE_DISABLEMENT_SOC:

FEATURE_DISABLEMENT_SOC
"""""""""""""""""""""""

Feature disablement from SoC domain

.. table:: 

    +-----+---+------------------------+---------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|          Name          |                                                  Description                                                  |
    +=====+===+========================+===============================================================================================================+
    |    0|R/W|DISABLE_QUIDDIKEY_UNWRAP|Disable quiddikey unwrap                                                                                       |
    +-----+---+------------------------+---------------------------------------------------------------------------------------------------------------+
    |    1|R/W|DISABLE_QUIDDIKEY_ENROLL|Disable quiddikey enroll                                                                                       |
    +-----+---+------------------------+---------------------------------------------------------------------------------------------------------------+
    |   31|R/W|DISABLE_LOCK            |When set, DISABLE_* registers cannot be written to zero. Configuration is lost when SoC domain is switched off.|
    +-----+---+------------------------+---------------------------------------------------------------------------------------------------------------+

.. _apb_soc_ctrl_RESERVED1:

RESERVED1
"""""""""

Reserved

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _apb_soc_ctrl_PADCFG0:

PADCFG0
"""""""

Function register (pad 0 to 3)

.. table:: 

    +-----+---+--------------------+------------------------------+
    |Bit #|R/W|        Name        |         Description          |
    +=====+===+====================+==============================+
    |    0|R/W|Pad 0 Pull Down     |                              |
    +-----+---+--------------------+------------------------------+
    |    1|R/W|Pad 0 Pull Up       |                              |
    +-----+---+--------------------+------------------------------+
    |3:2  |R/W|Pad 0 Drive Strength|0: 1mA, 1: 2mA, 2: 4mA, 3: 8mA|
    +-----+---+--------------------+------------------------------+
    |    8|R/W|Pad 1 Pull Down     |                              |
    +-----+---+--------------------+------------------------------+
    |    9|R/W|Pad 1 Pull Up       |                              |
    +-----+---+--------------------+------------------------------+
    |11:10|R/W|Pad 1 Drive Strength|0: 1mA, 1: 2mA, 2: 4mA, 3: 8mA|
    +-----+---+--------------------+------------------------------+
    |   16|R/W|Pad 2 Pull Down     |                              |
    +-----+---+--------------------+------------------------------+
    |   17|R/W|Pad 2 Pull Up       |                              |
    +-----+---+--------------------+------------------------------+
    |19:18|R/W|Pad 2 Drive Strength|0: 1mA, 1: 2mA, 2: 4mA, 3: 8mA|
    +-----+---+--------------------+------------------------------+
    |   24|R/W|Pad 3 Pull Down     |                              |
    +-----+---+--------------------+------------------------------+
    |   25|R/W|Pad 3 Pull Up       |                              |
    +-----+---+--------------------+------------------------------+
    |27:26|R/W|Pad 3 Drive Strength|0: 1mA, 1: 2mA, 2: 4mA, 3: 8mA|
    +-----+---+--------------------+------------------------------+

.. _apb_soc_ctrl_PADCFG1:

PADCFG1
"""""""

Function register (pad 4 to 7)

.. table:: 

    +-----+---+--------------------+------------------------------+
    |Bit #|R/W|        Name        |         Description          |
    +=====+===+====================+==============================+
    |    0|R/W|Pad 0 Pull Down     |                              |
    +-----+---+--------------------+------------------------------+
    |    1|R/W|Pad 0 Pull Up       |                              |
    +-----+---+--------------------+------------------------------+
    |3:2  |R/W|Pad 0 Drive Strength|0: 1mA, 1: 2mA, 2: 4mA, 3: 8mA|
    +-----+---+--------------------+------------------------------+
    |    8|R/W|Pad 1 Pull Down     |                              |
    +-----+---+--------------------+------------------------------+
    |    9|R/W|Pad 1 Pull Up       |                              |
    +-----+---+--------------------+------------------------------+
    |11:10|R/W|Pad 1 Drive Strength|0: 1mA, 1: 2mA, 2: 4mA, 3: 8mA|
    +-----+---+--------------------+------------------------------+
    |   16|R/W|Pad 2 Pull Down     |                              |
    +-----+---+--------------------+------------------------------+
    |   17|R/W|Pad 2 Pull Up       |                              |
    +-----+---+--------------------+------------------------------+
    |19:18|R/W|Pad 2 Drive Strength|0: 1mA, 1: 2mA, 2: 4mA, 3: 8mA|
    +-----+---+--------------------+------------------------------+
    |   24|R/W|Pad 3 Pull Down     |                              |
    +-----+---+--------------------+------------------------------+
    |   25|R/W|Pad 3 Pull Up       |                              |
    +-----+---+--------------------+------------------------------+
    |27:26|R/W|Pad 3 Drive Strength|0: 1mA, 1: 2mA, 2: 4mA, 3: 8mA|
    +-----+---+--------------------+------------------------------+

.. _apb_soc_ctrl_PADCFG2:

PADCFG2
"""""""

Function register (pad 8 to 11)

.. table:: 

    +-----+---+--------------------+------------------------------+
    |Bit #|R/W|        Name        |         Description          |
    +=====+===+====================+==============================+
    |    0|R/W|Pad 0 Pull Down     |                              |
    +-----+---+--------------------+------------------------------+
    |    1|R/W|Pad 0 Pull Up       |                              |
    +-----+---+--------------------+------------------------------+
    |3:2  |R/W|Pad 0 Drive Strength|0: 1mA, 1: 2mA, 2: 4mA, 3: 8mA|
    +-----+---+--------------------+------------------------------+
    |    8|R/W|Pad 1 Pull Down     |                              |
    +-----+---+--------------------+------------------------------+
    |    9|R/W|Pad 1 Pull Up       |                              |
    +-----+---+--------------------+------------------------------+
    |11:10|R/W|Pad 1 Drive Strength|0: 1mA, 1: 2mA, 2: 4mA, 3: 8mA|
    +-----+---+--------------------+------------------------------+
    |   16|R/W|Pad 2 Pull Down     |                              |
    +-----+---+--------------------+------------------------------+
    |   17|R/W|Pad 2 Pull Up       |                              |
    +-----+---+--------------------+------------------------------+
    |19:18|R/W|Pad 2 Drive Strength|0: 1mA, 1: 2mA, 2: 4mA, 3: 8mA|
    +-----+---+--------------------+------------------------------+
    |   24|R/W|Pad 3 Pull Down     |                              |
    +-----+---+--------------------+------------------------------+
    |   25|R/W|Pad 3 Pull Up       |                              |
    +-----+---+--------------------+------------------------------+
    |27:26|R/W|Pad 3 Drive Strength|0: 1mA, 1: 2mA, 2: 4mA, 3: 8mA|
    +-----+---+--------------------+------------------------------+

.. _apb_soc_ctrl_PADCFG3:

PADCFG3
"""""""

Function register (pad 12 to 15)

.. table:: 

    +-----+---+--------------------+------------------------------+
    |Bit #|R/W|        Name        |         Description          |
    +=====+===+====================+==============================+
    |    0|R/W|Pad 0 Pull Down     |                              |
    +-----+---+--------------------+------------------------------+
    |    1|R/W|Pad 0 Pull Up       |                              |
    +-----+---+--------------------+------------------------------+
    |3:2  |R/W|Pad 0 Drive Strength|0: 1mA, 1: 2mA, 2: 4mA, 3: 8mA|
    +-----+---+--------------------+------------------------------+
    |    8|R/W|Pad 1 Pull Down     |                              |
    +-----+---+--------------------+------------------------------+
    |    9|R/W|Pad 1 Pull Up       |                              |
    +-----+---+--------------------+------------------------------+
    |11:10|R/W|Pad 1 Drive Strength|0: 1mA, 1: 2mA, 2: 4mA, 3: 8mA|
    +-----+---+--------------------+------------------------------+
    |   16|R/W|Pad 2 Pull Down     |                              |
    +-----+---+--------------------+------------------------------+
    |   17|R/W|Pad 2 Pull Up       |                              |
    +-----+---+--------------------+------------------------------+
    |19:18|R/W|Pad 2 Drive Strength|0: 1mA, 1: 2mA, 2: 4mA, 3: 8mA|
    +-----+---+--------------------+------------------------------+
    |   24|R/W|Pad 3 Pull Down     |                              |
    +-----+---+--------------------+------------------------------+
    |   25|R/W|Pad 3 Pull Up       |                              |
    +-----+---+--------------------+------------------------------+
    |27:26|R/W|Pad 3 Drive Strength|0: 1mA, 1: 2mA, 2: 4mA, 3: 8mA|
    +-----+---+--------------------+------------------------------+

.. _apb_soc_ctrl_PADCFG4:

PADCFG4
"""""""

Function register (pad 16 to 19)

.. table:: 

    +-----+---+--------------------+------------------------------+
    |Bit #|R/W|        Name        |         Description          |
    +=====+===+====================+==============================+
    |    0|R/W|Pad 0 Pull Down     |                              |
    +-----+---+--------------------+------------------------------+
    |    1|R/W|Pad 0 Pull Up       |                              |
    +-----+---+--------------------+------------------------------+
    |3:2  |R/W|Pad 0 Drive Strength|0: 1mA, 1: 2mA, 2: 4mA, 3: 8mA|
    +-----+---+--------------------+------------------------------+
    |    8|R/W|Pad 1 Pull Down     |                              |
    +-----+---+--------------------+------------------------------+
    |    9|R/W|Pad 1 Pull Up       |                              |
    +-----+---+--------------------+------------------------------+
    |11:10|R/W|Pad 1 Drive Strength|0: 1mA, 1: 2mA, 2: 4mA, 3: 8mA|
    +-----+---+--------------------+------------------------------+
    |   16|R/W|Pad 2 Pull Down     |                              |
    +-----+---+--------------------+------------------------------+
    |   17|R/W|Pad 2 Pull Up       |                              |
    +-----+---+--------------------+------------------------------+
    |19:18|R/W|Pad 2 Drive Strength|0: 1mA, 1: 2mA, 2: 4mA, 3: 8mA|
    +-----+---+--------------------+------------------------------+
    |   24|R/W|Pad 3 Pull Down     |                              |
    +-----+---+--------------------+------------------------------+
    |   25|R/W|Pad 3 Pull Up       |                              |
    +-----+---+--------------------+------------------------------+
    |27:26|R/W|Pad 3 Drive Strength|0: 1mA, 1: 2mA, 2: 4mA, 3: 8mA|
    +-----+---+--------------------+------------------------------+

.. _apb_soc_ctrl_PADCFG5:

PADCFG5
"""""""

Function register (pad 20 to 23)

.. table:: 

    +-----+---+--------------------+------------------------------+
    |Bit #|R/W|        Name        |         Description          |
    +=====+===+====================+==============================+
    |    0|R/W|Pad 0 Pull Down     |                              |
    +-----+---+--------------------+------------------------------+
    |    1|R/W|Pad 0 Pull Up       |                              |
    +-----+---+--------------------+------------------------------+
    |3:2  |R/W|Pad 0 Drive Strength|0: 1mA, 1: 2mA, 2: 4mA, 3: 8mA|
    +-----+---+--------------------+------------------------------+
    |    8|R/W|Pad 1 Pull Down     |                              |
    +-----+---+--------------------+------------------------------+
    |    9|R/W|Pad 1 Pull Up       |                              |
    +-----+---+--------------------+------------------------------+
    |11:10|R/W|Pad 1 Drive Strength|0: 1mA, 1: 2mA, 2: 4mA, 3: 8mA|
    +-----+---+--------------------+------------------------------+
    |   16|R/W|Pad 2 Pull Down     |                              |
    +-----+---+--------------------+------------------------------+
    |   17|R/W|Pad 2 Pull Up       |                              |
    +-----+---+--------------------+------------------------------+
    |19:18|R/W|Pad 2 Drive Strength|0: 1mA, 1: 2mA, 2: 4mA, 3: 8mA|
    +-----+---+--------------------+------------------------------+
    |   24|R/W|Pad 3 Pull Down     |                              |
    +-----+---+--------------------+------------------------------+
    |   25|R/W|Pad 3 Pull Up       |                              |
    +-----+---+--------------------+------------------------------+
    |27:26|R/W|Pad 3 Drive Strength|0: 1mA, 1: 2mA, 2: 4mA, 3: 8mA|
    +-----+---+--------------------+------------------------------+

.. _apb_soc_ctrl_PADCFG6:

PADCFG6
"""""""

Function register (pad 24 to 27)

.. table:: 

    +-----+---+----------------------+----------------------------------------------+
    |Bit #|R/W|         Name         |                 Description                  |
    +=====+===+======================+==============================================+
    |    0|R/W|Pad 24 Pull Down      |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |    1|R/W|Pad 24 Pull Up        |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |3:2  |R/W|Pad 24 Drive Strength |0: 1mA, 1: 2mA, 2: 4mA, 3: 8mA                |
    +-----+---+----------------------+----------------------------------------------+
    |    8|R/W|Pad 25 Pull Down      |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |    9|R/W|Pad 25 Pull Up        |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |11:10|R/W|Pad 25 Drive Strength |0: 1mA, 1: 2mA, 2: 4mA, 3: 8mA                |
    +-----+---+----------------------+----------------------------------------------+
    |   16|R/W|Pad 26 Pull Down      |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   17|R/W|Pad 26 Pull Up        |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |19:18|R/W|Pad 26 Drive Strength |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA               |
    +-----+---+----------------------+----------------------------------------------+
    |   20|R/W|Pad 26 Schmitt Trigger|                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   21|R/W|Pad 26 Slew Rate      |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V|
    +-----+---+----------------------+----------------------------------------------+
    |   24|R/W|Pad 27 Pull Down      |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   25|R/W|Pad 27 Pull Up        |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |27:26|R/W|Pad 27 Drive Strength |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA               |
    +-----+---+----------------------+----------------------------------------------+
    |   28|R/W|Pad 27 Schmitt Trigger|                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   29|R/W|Pad 27 Slew Rate      |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V|
    +-----+---+----------------------+----------------------------------------------+

.. _apb_soc_ctrl_PADCFG7:

PADCFG7
"""""""

Function register (pad 28 to 31)

.. table:: 

    +-----+---+----------------------+----------------------------------------------+
    |Bit #|R/W|         Name         |                 Description                  |
    +=====+===+======================+==============================================+
    |    0|R/W|Pad 28 Pull Down      |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |    1|R/W|Pad 28 Pull Up        |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |3:2  |R/W|Pad 28 Drive Strength |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA               |
    +-----+---+----------------------+----------------------------------------------+
    |    4|R/W|Pad 28 Schmitt Trigger|                                              |
    +-----+---+----------------------+----------------------------------------------+
    |    5|R/W|Pad 28 Slew Rate      |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V|
    +-----+---+----------------------+----------------------------------------------+
    |    8|R/W|Pad 29 Pull Down      |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |    9|R/W|Pad 29 Pull Up        |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |11:10|R/W|Pad 29 Drive Strength |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA               |
    +-----+---+----------------------+----------------------------------------------+
    |   12|R/W|Pad 29 Schmitt Trigger|                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   13|R/W|Pad 29 Slew Rate      |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V|
    +-----+---+----------------------+----------------------------------------------+
    |   16|R/W|Pad 30 Pull Down      |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   17|R/W|Pad 30 Pull Up        |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |19:18|R/W|Pad 30 Drive Strength |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA               |
    +-----+---+----------------------+----------------------------------------------+
    |   20|R/W|Pad 30 Schmitt Trigger|                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   21|R/W|Pad 30 Slew Rate      |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V|
    +-----+---+----------------------+----------------------------------------------+
    |   24|R/W|Pad 31 Pull Down      |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   25|R/W|Pad 31 Pull Up        |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |27:26|R/W|Pad 31 Drive Strength |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA               |
    +-----+---+----------------------+----------------------------------------------+
    |   28|R/W|Pad 31 Schmitt Trigger|                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   29|R/W|Pad 31 Slew Rate      |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V|
    +-----+---+----------------------+----------------------------------------------+

.. _apb_soc_ctrl_PADCFG8:

PADCFG8
"""""""

Function register (pad 32 to 35)

.. table:: 

    +-----+---+----------------------+----------------------------------------------+
    |Bit #|R/W|         Name         |                 Description                  |
    +=====+===+======================+==============================================+
    |    0|R/W|Pad 28 Pull Down      |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |    1|R/W|Pad 28 Pull Up        |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |3:2  |R/W|Pad 28 Drive Strength |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA               |
    +-----+---+----------------------+----------------------------------------------+
    |    4|R/W|Pad 28 Schmitt Trigger|                                              |
    +-----+---+----------------------+----------------------------------------------+
    |    5|R/W|Pad 28 Slew Rate      |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V|
    +-----+---+----------------------+----------------------------------------------+
    |    8|R/W|Pad 29 Pull Down      |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |    9|R/W|Pad 29 Pull Up        |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |11:10|R/W|Pad 29 Drive Strength |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA               |
    +-----+---+----------------------+----------------------------------------------+
    |   12|R/W|Pad 29 Schmitt Trigger|                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   13|R/W|Pad 29 Slew Rate      |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V|
    +-----+---+----------------------+----------------------------------------------+
    |   16|R/W|Pad 30 Pull Down      |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   17|R/W|Pad 30 Pull Up        |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |19:18|R/W|Pad 30 Drive Strength |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA               |
    +-----+---+----------------------+----------------------------------------------+
    |   20|R/W|Pad 30 Schmitt Trigger|                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   21|R/W|Pad 30 Slew Rate      |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V|
    +-----+---+----------------------+----------------------------------------------+
    |   24|R/W|Pad 31 Pull Down      |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   25|R/W|Pad 31 Pull Up        |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |27:26|R/W|Pad 31 Drive Strength |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA               |
    +-----+---+----------------------+----------------------------------------------+
    |   28|R/W|Pad 31 Schmitt Trigger|                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   29|R/W|Pad 31 Slew Rate      |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V|
    +-----+---+----------------------+----------------------------------------------+

.. _apb_soc_ctrl_PADCFG9:

PADCFG9
"""""""

Function register (pad 36 to 39)

.. table:: 

    +-----+---+----------------------+----------------------------------------------+
    |Bit #|R/W|         Name         |                 Description                  |
    +=====+===+======================+==============================================+
    |    0|R/W|Pad 28 Pull Down      |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |    1|R/W|Pad 28 Pull Up        |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |3:2  |R/W|Pad 28 Drive Strength |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA               |
    +-----+---+----------------------+----------------------------------------------+
    |    4|R/W|Pad 28 Schmitt Trigger|                                              |
    +-----+---+----------------------+----------------------------------------------+
    |    5|R/W|Pad 28 Slew Rate      |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V|
    +-----+---+----------------------+----------------------------------------------+
    |    8|R/W|Pad 29 Pull Down      |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |    9|R/W|Pad 29 Pull Up        |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |11:10|R/W|Pad 29 Drive Strength |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA               |
    +-----+---+----------------------+----------------------------------------------+
    |   12|R/W|Pad 29 Schmitt Trigger|                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   13|R/W|Pad 29 Slew Rate      |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V|
    +-----+---+----------------------+----------------------------------------------+
    |   16|R/W|Pad 30 Pull Down      |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   17|R/W|Pad 30 Pull Up        |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |19:18|R/W|Pad 30 Drive Strength |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA               |
    +-----+---+----------------------+----------------------------------------------+
    |   20|R/W|Pad 30 Schmitt Trigger|                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   21|R/W|Pad 30 Slew Rate      |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V|
    +-----+---+----------------------+----------------------------------------------+
    |   24|R/W|Pad 31 Pull Down      |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   25|R/W|Pad 31 Pull Up        |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |27:26|R/W|Pad 31 Drive Strength |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA               |
    +-----+---+----------------------+----------------------------------------------+
    |   28|R/W|Pad 31 Schmitt Trigger|                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   29|R/W|Pad 31 Slew Rate      |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V|
    +-----+---+----------------------+----------------------------------------------+

.. _apb_soc_ctrl_PADCFG10:

PADCFG10
""""""""

Function register (pad 40 to 43)

.. table:: 

    +-----+---+----------------------+----------------------------------------------+
    |Bit #|R/W|         Name         |                 Description                  |
    +=====+===+======================+==============================================+
    |    0|R/W|Pad 28 Pull Down      |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |    1|R/W|Pad 28 Pull Up        |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |3:2  |R/W|Pad 28 Drive Strength |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA               |
    +-----+---+----------------------+----------------------------------------------+
    |    4|R/W|Pad 28 Schmitt Trigger|                                              |
    +-----+---+----------------------+----------------------------------------------+
    |    5|R/W|Pad 28 Slew Rate      |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V|
    +-----+---+----------------------+----------------------------------------------+
    |    8|R/W|Pad 29 Pull Down      |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |    9|R/W|Pad 29 Pull Up        |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |11:10|R/W|Pad 29 Drive Strength |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA               |
    +-----+---+----------------------+----------------------------------------------+
    |   12|R/W|Pad 29 Schmitt Trigger|                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   13|R/W|Pad 29 Slew Rate      |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V|
    +-----+---+----------------------+----------------------------------------------+
    |   16|R/W|Pad 30 Pull Down      |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   17|R/W|Pad 30 Pull Up        |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |19:18|R/W|Pad 30 Drive Strength |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA               |
    +-----+---+----------------------+----------------------------------------------+
    |   20|R/W|Pad 30 Schmitt Trigger|                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   21|R/W|Pad 30 Slew Rate      |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V|
    +-----+---+----------------------+----------------------------------------------+
    |   24|R/W|Pad 31 Pull Down      |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   25|R/W|Pad 31 Pull Up        |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |27:26|R/W|Pad 31 Drive Strength |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA               |
    +-----+---+----------------------+----------------------------------------------+
    |   28|R/W|Pad 31 Schmitt Trigger|                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   29|R/W|Pad 31 Slew Rate      |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V|
    +-----+---+----------------------+----------------------------------------------+

.. _apb_soc_ctrl_PADCFG11:

PADCFG11
""""""""

Function register (pad 44 to 47)

.. table:: 

    +-----+---+----------------------+----------------------------------------------+
    |Bit #|R/W|         Name         |                 Description                  |
    +=====+===+======================+==============================================+
    |    0|R/W|Pad 28 Pull Down      |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |    1|R/W|Pad 28 Pull Up        |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |3:2  |R/W|Pad 28 Drive Strength |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA               |
    +-----+---+----------------------+----------------------------------------------+
    |    4|R/W|Pad 28 Schmitt Trigger|                                              |
    +-----+---+----------------------+----------------------------------------------+
    |    5|R/W|Pad 28 Slew Rate      |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V|
    +-----+---+----------------------+----------------------------------------------+
    |    8|R/W|Pad 29 Pull Down      |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |    9|R/W|Pad 29 Pull Up        |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |11:10|R/W|Pad 29 Drive Strength |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA               |
    +-----+---+----------------------+----------------------------------------------+
    |   12|R/W|Pad 29 Schmitt Trigger|                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   13|R/W|Pad 29 Slew Rate      |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V|
    +-----+---+----------------------+----------------------------------------------+
    |   16|R/W|Pad 30 Pull Down      |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   17|R/W|Pad 30 Pull Up        |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |19:18|R/W|Pad 30 Drive Strength |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA               |
    +-----+---+----------------------+----------------------------------------------+
    |   20|R/W|Pad 30 Schmitt Trigger|                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   21|R/W|Pad 30 Slew Rate      |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V|
    +-----+---+----------------------+----------------------------------------------+
    |   24|R/W|Pad 31 Pull Down      |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   25|R/W|Pad 31 Pull Up        |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |27:26|R/W|Pad 31 Drive Strength |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA               |
    +-----+---+----------------------+----------------------------------------------+
    |   28|R/W|Pad 31 Schmitt Trigger|                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   29|R/W|Pad 31 Slew Rate      |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V|
    +-----+---+----------------------+----------------------------------------------+

.. _apb_soc_ctrl_PADCFG12:

PADCFG12
""""""""

Function register (pad 48 to 51)

.. table:: 

    +-----+---+----------------------+----------------------------------------------+
    |Bit #|R/W|         Name         |                 Description                  |
    +=====+===+======================+==============================================+
    |    0|R/W|Pad 28 Pull Down      |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |    1|R/W|Pad 28 Pull Up        |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |3:2  |R/W|Pad 28 Drive Strength |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA               |
    +-----+---+----------------------+----------------------------------------------+
    |    4|R/W|Pad 28 Schmitt Trigger|                                              |
    +-----+---+----------------------+----------------------------------------------+
    |    5|R/W|Pad 28 Slew Rate      |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V|
    +-----+---+----------------------+----------------------------------------------+
    |    8|R/W|Pad 29 Pull Down      |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |    9|R/W|Pad 29 Pull Up        |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |11:10|R/W|Pad 29 Drive Strength |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA               |
    +-----+---+----------------------+----------------------------------------------+
    |   12|R/W|Pad 29 Schmitt Trigger|                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   13|R/W|Pad 29 Slew Rate      |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V|
    +-----+---+----------------------+----------------------------------------------+
    |   16|R/W|Pad 30 Pull Down      |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   17|R/W|Pad 30 Pull Up        |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |19:18|R/W|Pad 30 Drive Strength |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA               |
    +-----+---+----------------------+----------------------------------------------+
    |   20|R/W|Pad 30 Schmitt Trigger|                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   21|R/W|Pad 30 Slew Rate      |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V|
    +-----+---+----------------------+----------------------------------------------+
    |   24|R/W|Pad 31 Pull Down      |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   25|R/W|Pad 31 Pull Up        |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |27:26|R/W|Pad 31 Drive Strength |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA               |
    +-----+---+----------------------+----------------------------------------------+
    |   28|R/W|Pad 31 Schmitt Trigger|                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   29|R/W|Pad 31 Slew Rate      |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V|
    +-----+---+----------------------+----------------------------------------------+

.. _apb_soc_ctrl_PADCFG13:

PADCFG13
""""""""

Function register (pad 52 to 55)

.. table:: 

    +-----+---+----------------------+----------------------------------------------+
    |Bit #|R/W|         Name         |                 Description                  |
    +=====+===+======================+==============================================+
    |    0|R/W|Pad 28 Pull Down      |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |    1|R/W|Pad 28 Pull Up        |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |3:2  |R/W|Pad 28 Drive Strength |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA               |
    +-----+---+----------------------+----------------------------------------------+
    |    4|R/W|Pad 28 Schmitt Trigger|                                              |
    +-----+---+----------------------+----------------------------------------------+
    |    5|R/W|Pad 28 Slew Rate      |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V|
    +-----+---+----------------------+----------------------------------------------+
    |    8|R/W|Pad 29 Pull Down      |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |    9|R/W|Pad 29 Pull Up        |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |11:10|R/W|Pad 29 Drive Strength |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA               |
    +-----+---+----------------------+----------------------------------------------+
    |   12|R/W|Pad 29 Schmitt Trigger|                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   13|R/W|Pad 29 Slew Rate      |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V|
    +-----+---+----------------------+----------------------------------------------+
    |   16|R/W|Pad 30 Pull Down      |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   17|R/W|Pad 30 Pull Up        |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |19:18|R/W|Pad 30 Drive Strength |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA               |
    +-----+---+----------------------+----------------------------------------------+
    |   20|R/W|Pad 30 Schmitt Trigger|                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   21|R/W|Pad 30 Slew Rate      |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V|
    +-----+---+----------------------+----------------------------------------------+
    |   24|R/W|Pad 31 Pull Down      |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   25|R/W|Pad 31 Pull Up        |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |27:26|R/W|Pad 31 Drive Strength |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA               |
    +-----+---+----------------------+----------------------------------------------+
    |   28|R/W|Pad 31 Schmitt Trigger|                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   29|R/W|Pad 31 Slew Rate      |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V|
    +-----+---+----------------------+----------------------------------------------+

.. _apb_soc_ctrl_PADCFG14:

PADCFG14
""""""""

Function register (pad 56 to 59)

.. table:: 

    +-----+---+----------------------+----------------------------------------------+
    |Bit #|R/W|         Name         |                 Description                  |
    +=====+===+======================+==============================================+
    |    0|R/W|Pad 28 Pull Down      |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |    1|R/W|Pad 28 Pull Up        |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |3:2  |R/W|Pad 28 Drive Strength |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA               |
    +-----+---+----------------------+----------------------------------------------+
    |    4|R/W|Pad 28 Schmitt Trigger|                                              |
    +-----+---+----------------------+----------------------------------------------+
    |    5|R/W|Pad 28 Slew Rate      |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V|
    +-----+---+----------------------+----------------------------------------------+
    |    8|R/W|Pad 29 Pull Down      |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |    9|R/W|Pad 29 Pull Up        |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |11:10|R/W|Pad 29 Drive Strength |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA               |
    +-----+---+----------------------+----------------------------------------------+
    |   12|R/W|Pad 29 Schmitt Trigger|                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   13|R/W|Pad 29 Slew Rate      |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V|
    +-----+---+----------------------+----------------------------------------------+
    |   16|R/W|Pad 30 Pull Down      |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   17|R/W|Pad 30 Pull Up        |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |19:18|R/W|Pad 30 Drive Strength |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA               |
    +-----+---+----------------------+----------------------------------------------+
    |   20|R/W|Pad 30 Schmitt Trigger|                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   21|R/W|Pad 30 Slew Rate      |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V|
    +-----+---+----------------------+----------------------------------------------+
    |   24|R/W|Pad 31 Pull Down      |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   25|R/W|Pad 31 Pull Up        |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |27:26|R/W|Pad 31 Drive Strength |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA               |
    +-----+---+----------------------+----------------------------------------------+
    |   28|R/W|Pad 31 Schmitt Trigger|                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   29|R/W|Pad 31 Slew Rate      |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V|
    +-----+---+----------------------+----------------------------------------------+

.. _apb_soc_ctrl_PADCFG15:

PADCFG15
""""""""

Function register (pad 60 to 63)

.. table:: 

    +-----+---+----------------------+----------------------------------------------+
    |Bit #|R/W|         Name         |                 Description                  |
    +=====+===+======================+==============================================+
    |    0|R/W|Pad 28 Pull Down      |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |    1|R/W|Pad 28 Pull Up        |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |3:2  |R/W|Pad 28 Drive Strength |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA               |
    +-----+---+----------------------+----------------------------------------------+
    |    4|R/W|Pad 28 Schmitt Trigger|                                              |
    +-----+---+----------------------+----------------------------------------------+
    |    5|R/W|Pad 28 Slew Rate      |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V|
    +-----+---+----------------------+----------------------------------------------+
    |    8|R/W|Pad 29 Pull Down      |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |    9|R/W|Pad 29 Pull Up        |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |11:10|R/W|Pad 29 Drive Strength |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA               |
    +-----+---+----------------------+----------------------------------------------+
    |   12|R/W|Pad 29 Schmitt Trigger|                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   13|R/W|Pad 29 Slew Rate      |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V|
    +-----+---+----------------------+----------------------------------------------+
    |   16|R/W|Pad 30 Pull Down      |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   17|R/W|Pad 30 Pull Up        |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |19:18|R/W|Pad 30 Drive Strength |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA               |
    +-----+---+----------------------+----------------------------------------------+
    |   20|R/W|Pad 30 Schmitt Trigger|                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   21|R/W|Pad 30 Slew Rate      |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V|
    +-----+---+----------------------+----------------------------------------------+
    |   24|R/W|Pad 31 Pull Down      |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   25|R/W|Pad 31 Pull Up        |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |27:26|R/W|Pad 31 Drive Strength |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA               |
    +-----+---+----------------------+----------------------------------------------+
    |   28|R/W|Pad 31 Schmitt Trigger|                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   29|R/W|Pad 31 Slew Rate      |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V|
    +-----+---+----------------------+----------------------------------------------+

.. _apb_soc_ctrl_PADCFG16:

PADCFG16
""""""""

Function register (pad 64 to 67)

.. table:: 

    +-----+---+----------------------+----------------------------------------------+
    |Bit #|R/W|         Name         |                 Description                  |
    +=====+===+======================+==============================================+
    |    0|R/W|Pad 28 Pull Down      |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |    1|R/W|Pad 28 Pull Up        |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |3:2  |R/W|Pad 28 Drive Strength |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA               |
    +-----+---+----------------------+----------------------------------------------+
    |    4|R/W|Pad 28 Schmitt Trigger|                                              |
    +-----+---+----------------------+----------------------------------------------+
    |    5|R/W|Pad 28 Slew Rate      |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V|
    +-----+---+----------------------+----------------------------------------------+
    |    8|R/W|Pad 29 Pull Down      |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |    9|R/W|Pad 29 Pull Up        |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |11:10|R/W|Pad 29 Drive Strength |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA               |
    +-----+---+----------------------+----------------------------------------------+
    |   12|R/W|Pad 29 Schmitt Trigger|                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   13|R/W|Pad 29 Slew Rate      |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V|
    +-----+---+----------------------+----------------------------------------------+
    |   16|R/W|Pad 30 Pull Down      |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   17|R/W|Pad 30 Pull Up        |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |19:18|R/W|Pad 30 Drive Strength |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA               |
    +-----+---+----------------------+----------------------------------------------+
    |   20|R/W|Pad 30 Schmitt Trigger|                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   21|R/W|Pad 30 Slew Rate      |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V|
    +-----+---+----------------------+----------------------------------------------+
    |   24|R/W|Pad 31 Pull Down      |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   25|R/W|Pad 31 Pull Up        |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |27:26|R/W|Pad 31 Drive Strength |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA               |
    +-----+---+----------------------+----------------------------------------------+
    |   28|R/W|Pad 31 Schmitt Trigger|                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   29|R/W|Pad 31 Slew Rate      |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V|
    +-----+---+----------------------+----------------------------------------------+

.. _apb_soc_ctrl_PADCFG17:

PADCFG17
""""""""

Function register (pad 68 to 71)

.. table:: 

    +-----+---+----------------------+----------------------------------------------+
    |Bit #|R/W|         Name         |                 Description                  |
    +=====+===+======================+==============================================+
    |    0|R/W|Pad 28 Pull Down      |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |    1|R/W|Pad 28 Pull Up        |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |3:2  |R/W|Pad 28 Drive Strength |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA               |
    +-----+---+----------------------+----------------------------------------------+
    |    4|R/W|Pad 28 Schmitt Trigger|                                              |
    +-----+---+----------------------+----------------------------------------------+
    |    5|R/W|Pad 28 Slew Rate      |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V|
    +-----+---+----------------------+----------------------------------------------+
    |    8|R/W|Pad 29 Pull Down      |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |    9|R/W|Pad 29 Pull Up        |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |11:10|R/W|Pad 29 Drive Strength |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA               |
    +-----+---+----------------------+----------------------------------------------+
    |   12|R/W|Pad 29 Schmitt Trigger|                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   13|R/W|Pad 29 Slew Rate      |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V|
    +-----+---+----------------------+----------------------------------------------+
    |   16|R/W|Pad 30 Pull Down      |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   17|R/W|Pad 30 Pull Up        |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |19:18|R/W|Pad 30 Drive Strength |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA               |
    +-----+---+----------------------+----------------------------------------------+
    |   20|R/W|Pad 30 Schmitt Trigger|                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   21|R/W|Pad 30 Slew Rate      |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V|
    +-----+---+----------------------+----------------------------------------------+
    |   24|R/W|Pad 31 Pull Down      |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   25|R/W|Pad 31 Pull Up        |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |27:26|R/W|Pad 31 Drive Strength |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA               |
    +-----+---+----------------------+----------------------------------------------+
    |   28|R/W|Pad 31 Schmitt Trigger|                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   29|R/W|Pad 31 Slew Rate      |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V|
    +-----+---+----------------------+----------------------------------------------+

.. _apb_soc_ctrl_PADCFG18:

PADCFG18
""""""""

Function register (pad 72 to 75)

.. table:: 

    +-----+---+----------------------+----------------------------------------------+
    |Bit #|R/W|         Name         |                 Description                  |
    +=====+===+======================+==============================================+
    |    0|R/W|Pad 28 Pull Down      |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |    1|R/W|Pad 28 Pull Up        |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |3:2  |R/W|Pad 28 Drive Strength |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA               |
    +-----+---+----------------------+----------------------------------------------+
    |    4|R/W|Pad 28 Schmitt Trigger|                                              |
    +-----+---+----------------------+----------------------------------------------+
    |    5|R/W|Pad 28 Slew Rate      |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V|
    +-----+---+----------------------+----------------------------------------------+
    |    8|R/W|Pad 29 Pull Down      |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |    9|R/W|Pad 29 Pull Up        |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |11:10|R/W|Pad 29 Drive Strength |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA               |
    +-----+---+----------------------+----------------------------------------------+
    |   12|R/W|Pad 29 Schmitt Trigger|                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   13|R/W|Pad 29 Slew Rate      |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V|
    +-----+---+----------------------+----------------------------------------------+
    |   16|R/W|Pad 30 Pull Down      |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   17|R/W|Pad 30 Pull Up        |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |19:18|R/W|Pad 30 Drive Strength |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA               |
    +-----+---+----------------------+----------------------------------------------+
    |   20|R/W|Pad 30 Schmitt Trigger|                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   21|R/W|Pad 30 Slew Rate      |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V|
    +-----+---+----------------------+----------------------------------------------+
    |   24|R/W|Pad 31 Pull Down      |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   25|R/W|Pad 31 Pull Up        |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |27:26|R/W|Pad 31 Drive Strength |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA               |
    +-----+---+----------------------+----------------------------------------------+
    |   28|R/W|Pad 31 Schmitt Trigger|                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   29|R/W|Pad 31 Slew Rate      |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V|
    +-----+---+----------------------+----------------------------------------------+

.. _apb_soc_ctrl_PADCFG19:

PADCFG19
""""""""

Function register (pad 76 to 79)

.. table:: 

    +-----+---+----------------------+----------------------------------------------+
    |Bit #|R/W|         Name         |                 Description                  |
    +=====+===+======================+==============================================+
    |    0|R/W|Pad 28 Pull Down      |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |    1|R/W|Pad 28 Pull Up        |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |3:2  |R/W|Pad 28 Drive Strength |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA               |
    +-----+---+----------------------+----------------------------------------------+
    |    4|R/W|Pad 28 Schmitt Trigger|                                              |
    +-----+---+----------------------+----------------------------------------------+
    |    5|R/W|Pad 28 Slew Rate      |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V|
    +-----+---+----------------------+----------------------------------------------+
    |    8|R/W|Pad 29 Pull Down      |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |    9|R/W|Pad 29 Pull Up        |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |11:10|R/W|Pad 29 Drive Strength |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA               |
    +-----+---+----------------------+----------------------------------------------+
    |   12|R/W|Pad 29 Schmitt Trigger|                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   13|R/W|Pad 29 Slew Rate      |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V|
    +-----+---+----------------------+----------------------------------------------+
    |   16|R/W|Pad 30 Pull Down      |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   17|R/W|Pad 30 Pull Up        |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |19:18|R/W|Pad 30 Drive Strength |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA               |
    +-----+---+----------------------+----------------------------------------------+
    |   20|R/W|Pad 30 Schmitt Trigger|                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   21|R/W|Pad 30 Slew Rate      |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V|
    +-----+---+----------------------+----------------------------------------------+
    |   24|R/W|Pad 31 Pull Down      |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   25|R/W|Pad 31 Pull Up        |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |27:26|R/W|Pad 31 Drive Strength |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA               |
    +-----+---+----------------------+----------------------------------------------+
    |   28|R/W|Pad 31 Schmitt Trigger|                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   29|R/W|Pad 31 Slew Rate      |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V|
    +-----+---+----------------------+----------------------------------------------+

.. _apb_soc_ctrl_PADCFG20:

PADCFG20
""""""""

Function register (pad 80 to 83)

.. table:: 

    +-----+---+----------------------+----------------------------------------------+
    |Bit #|R/W|         Name         |                 Description                  |
    +=====+===+======================+==============================================+
    |    0|R/W|Pad 28 Pull Down      |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |    1|R/W|Pad 28 Pull Up        |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |3:2  |R/W|Pad 28 Drive Strength |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA               |
    +-----+---+----------------------+----------------------------------------------+
    |    4|R/W|Pad 28 Schmitt Trigger|                                              |
    +-----+---+----------------------+----------------------------------------------+
    |    5|R/W|Pad 28 Slew Rate      |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V|
    +-----+---+----------------------+----------------------------------------------+
    |    8|R/W|Pad 29 Pull Down      |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |    9|R/W|Pad 29 Pull Up        |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |11:10|R/W|Pad 29 Drive Strength |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA               |
    +-----+---+----------------------+----------------------------------------------+
    |   12|R/W|Pad 29 Schmitt Trigger|                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   13|R/W|Pad 29 Slew Rate      |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V|
    +-----+---+----------------------+----------------------------------------------+
    |   16|R/W|Pad 30 Pull Down      |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   17|R/W|Pad 30 Pull Up        |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |19:18|R/W|Pad 30 Drive Strength |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA               |
    +-----+---+----------------------+----------------------------------------------+
    |   20|R/W|Pad 30 Schmitt Trigger|                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   21|R/W|Pad 30 Slew Rate      |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V|
    +-----+---+----------------------+----------------------------------------------+
    |   24|R/W|Pad 31 Pull Down      |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   25|R/W|Pad 31 Pull Up        |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |27:26|R/W|Pad 31 Drive Strength |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA               |
    +-----+---+----------------------+----------------------------------------------+
    |   28|R/W|Pad 31 Schmitt Trigger|                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   29|R/W|Pad 31 Slew Rate      |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V|
    +-----+---+----------------------+----------------------------------------------+

.. _apb_soc_ctrl_PADCFG21:

PADCFG21
""""""""

Function register (pad 84 to 87)

.. table:: 

    +-----+---+----------------------+----------------------------------------------+
    |Bit #|R/W|         Name         |                 Description                  |
    +=====+===+======================+==============================================+
    |    0|R/W|Pad 28 Pull Down      |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |    1|R/W|Pad 28 Pull Up        |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |3:2  |R/W|Pad 28 Drive Strength |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA               |
    +-----+---+----------------------+----------------------------------------------+
    |    4|R/W|Pad 28 Schmitt Trigger|                                              |
    +-----+---+----------------------+----------------------------------------------+
    |    5|R/W|Pad 28 Slew Rate      |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V|
    +-----+---+----------------------+----------------------------------------------+
    |    8|R/W|Pad 29 Pull Down      |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |    9|R/W|Pad 29 Pull Up        |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |11:10|R/W|Pad 29 Drive Strength |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA               |
    +-----+---+----------------------+----------------------------------------------+
    |   12|R/W|Pad 29 Schmitt Trigger|                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   13|R/W|Pad 29 Slew Rate      |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V|
    +-----+---+----------------------+----------------------------------------------+
    |   16|R/W|Pad 30 Pull Down      |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   17|R/W|Pad 30 Pull Up        |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |19:18|R/W|Pad 30 Drive Strength |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA               |
    +-----+---+----------------------+----------------------------------------------+
    |   20|R/W|Pad 30 Schmitt Trigger|                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   21|R/W|Pad 30 Slew Rate      |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V|
    +-----+---+----------------------+----------------------------------------------+
    |   24|R/W|Pad 31 Pull Down      |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   25|R/W|Pad 31 Pull Up        |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |27:26|R/W|Pad 31 Drive Strength |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA               |
    +-----+---+----------------------+----------------------------------------------+
    |   28|R/W|Pad 31 Schmitt Trigger|                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   29|R/W|Pad 31 Slew Rate      |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V|
    +-----+---+----------------------+----------------------------------------------+

.. _apb_soc_ctrl_PADCFG22:

PADCFG22
""""""""

Function register (pad 88 to 91)

.. table:: 

    +-----+---+----------------------+----------------------------------------------+
    |Bit #|R/W|         Name         |                 Description                  |
    +=====+===+======================+==============================================+
    |    0|R/W|Pad 28 Pull Down      |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |    1|R/W|Pad 28 Pull Up        |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |3:2  |R/W|Pad 28 Drive Strength |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA               |
    +-----+---+----------------------+----------------------------------------------+
    |    4|R/W|Pad 28 Schmitt Trigger|                                              |
    +-----+---+----------------------+----------------------------------------------+
    |    5|R/W|Pad 28 Slew Rate      |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V|
    +-----+---+----------------------+----------------------------------------------+
    |    8|R/W|Pad 29 Pull Down      |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |    9|R/W|Pad 29 Pull Up        |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |11:10|R/W|Pad 29 Drive Strength |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA               |
    +-----+---+----------------------+----------------------------------------------+
    |   12|R/W|Pad 29 Schmitt Trigger|                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   13|R/W|Pad 29 Slew Rate      |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V|
    +-----+---+----------------------+----------------------------------------------+
    |   16|R/W|Pad 30 Pull Down      |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   17|R/W|Pad 30 Pull Up        |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |19:18|R/W|Pad 30 Drive Strength |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA               |
    +-----+---+----------------------+----------------------------------------------+
    |   20|R/W|Pad 30 Schmitt Trigger|                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   21|R/W|Pad 30 Slew Rate      |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V|
    +-----+---+----------------------+----------------------------------------------+
    |   24|R/W|Pad 31 Pull Down      |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   25|R/W|Pad 31 Pull Up        |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |27:26|R/W|Pad 31 Drive Strength |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA               |
    +-----+---+----------------------+----------------------------------------------+
    |   28|R/W|Pad 31 Schmitt Trigger|                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   29|R/W|Pad 31 Slew Rate      |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V|
    +-----+---+----------------------+----------------------------------------------+

.. _apb_soc_ctrl_PADCFG23:

PADCFG23
""""""""

Function register (pad 92 to 95)

.. table:: 

    +-----+---+----------------------+----------------------------------------------+
    |Bit #|R/W|         Name         |                 Description                  |
    +=====+===+======================+==============================================+
    |    0|R/W|Pad 28 Pull Down      |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |    1|R/W|Pad 28 Pull Up        |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |3:2  |R/W|Pad 28 Drive Strength |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA               |
    +-----+---+----------------------+----------------------------------------------+
    |    4|R/W|Pad 28 Schmitt Trigger|                                              |
    +-----+---+----------------------+----------------------------------------------+
    |    5|R/W|Pad 28 Slew Rate      |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V|
    +-----+---+----------------------+----------------------------------------------+
    |    8|R/W|Pad 29 Pull Down      |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |    9|R/W|Pad 29 Pull Up        |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |11:10|R/W|Pad 29 Drive Strength |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA               |
    +-----+---+----------------------+----------------------------------------------+
    |   12|R/W|Pad 29 Schmitt Trigger|                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   13|R/W|Pad 29 Slew Rate      |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V|
    +-----+---+----------------------+----------------------------------------------+
    |   16|R/W|Pad 30 Pull Down      |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   17|R/W|Pad 30 Pull Up        |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |19:18|R/W|Pad 30 Drive Strength |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA               |
    +-----+---+----------------------+----------------------------------------------+
    |   20|R/W|Pad 30 Schmitt Trigger|                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   21|R/W|Pad 30 Slew Rate      |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V|
    +-----+---+----------------------+----------------------------------------------+
    |   24|R/W|Pad 31 Pull Down      |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   25|R/W|Pad 31 Pull Up        |                                              |
    +-----+---+----------------------+----------------------------------------------+
    |27:26|R/W|Pad 31 Drive Strength |0: 2mA, 1: 4mA, 2: 8mA, 3: 12mA               |
    +-----+---+----------------------+----------------------------------------------+
    |   28|R/W|Pad 31 Schmitt Trigger|                                              |
    +-----+---+----------------------+----------------------------------------------+
    |   29|R/W|Pad 31 Slew Rate      |0: When VDDIO = 1.8V, 1: When VDDIO = 1.5/1.2V|
    +-----+---+----------------------+----------------------------------------------+

.. _apb_soc_ctrl_REG_REPROG_PAD0:

REG_REPROG_PAD0
"""""""""""""""

Controls reprogrammable pads 27,28,29,30,34

.. table:: 

    +-----+---+----------------------+--------------------------------------------------------------------+
    |Bit #|R/W|         Name         |                            Description                             |
    +=====+===+======================+====================================================================+
    |5:0  |R/W|mux_group_sel_spi0_cs0|Selects an alternate from the mux group. Default alternate: spi0_cs0|
    +-----+---+----------------------+--------------------------------------------------------------------+
    |11:6 |R/W|mux_group_sel_spi0_cs1|Selects an alternate from the mux group. Default alternate: spi0_cs1|
    +-----+---+----------------------+--------------------------------------------------------------------+
    |17:12|R/W|mux_group_sel_spi0_cs2|Selects an alternate from the mux group. Default alternate: spi0_cs2|
    +-----+---+----------------------+--------------------------------------------------------------------+
    |23:18|R/W|mux_group_sel_spi0_cs3|Selects an alternate from the mux group. Default alternate: spi0_cs3|
    +-----+---+----------------------+--------------------------------------------------------------------+
    |29:24|R/W|mux_group_sel_spi1_cs0|Selects an alternate from the mux group. Default alternate: spi1_cs0|
    +-----+---+----------------------+--------------------------------------------------------------------+

.. _apb_soc_ctrl_REG_REPROG_PAD1:

REG_REPROG_PAD1
"""""""""""""""

Controls reprogrammable pads 35,40,41,42,43

.. table:: 

    +-----+---+----------------------+----------------------------------------------------------------------+
    |Bit #|R/W|         Name         |                             Description                              |
    +=====+===+======================+======================================================================+
    |5:0  |R/W|mux_group_sel_spi1_cs1|Selects an alternate from the mux group. Default alternate: spi1_cs1  |
    +-----+---+----------------------+----------------------------------------------------------------------+
    |11:6 |R/W|mux_group_sel_i2c0_sda|Selects an alternate from the mux group. Default alternate: i2c0_sda  |
    +-----+---+----------------------+----------------------------------------------------------------------+
    |17:12|R/W|mux_group_sel_i2c0_scl|Selects an alternate from the mux group. Default alternate: i2c0_scl  |
    +-----+---+----------------------+----------------------------------------------------------------------+
    |23:18|R/W|mux_group_sel_i2c1_sda|Selects an alternate from the mux group. Default alternate: i2c1_sda_o|
    +-----+---+----------------------+----------------------------------------------------------------------+
    |29:24|R/W|mux_group_sel_i2c1_scl|Selects an alternate from the mux group. Default alternate: i2c1_scl_o|
    +-----+---+----------------------+----------------------------------------------------------------------+

.. _apb_soc_ctrl_REG_REPROG_PAD2:

REG_REPROG_PAD2
"""""""""""""""

Controls reprogrammable pads 44,45,60,61,62

.. table:: 

    +-----+---+-----------------------+-----------------------------------------------------------------------+
    |Bit #|R/W|         Name          |                              Description                              |
    +=====+===+=======================+=======================================================================+
    |5:0  |R/W|mux_group_sel_i2c2_sda |Selects an alternate from the mux group. Default alternate: i2c2_sda_o |
    +-----+---+-----------------------+-----------------------------------------------------------------------+
    |11:6 |R/W|mux_group_sel_i2c2_scl |Selects an alternate from the mux group. Default alternate: i2c2_scl_o |
    +-----+---+-----------------------+-----------------------------------------------------------------------+
    |17:12|R/W|mux_group_sel_uart0_rx |Selects an alternate from the mux group. Default alternate: uart0_rx_o |
    +-----+---+-----------------------+-----------------------------------------------------------------------+
    |23:18|R/W|mux_group_sel_uart0_tx |Selects an alternate from the mux group. Default alternate: uart0_tx_o |
    +-----+---+-----------------------+-----------------------------------------------------------------------+
    |29:24|R/W|mux_group_sel_uart0_cts|Selects an alternate from the mux group. Default alternate: uart0_cts_o|
    +-----+---+-----------------------+-----------------------------------------------------------------------+

.. _apb_soc_ctrl_REG_REPROG_PAD3:

REG_REPROG_PAD3
"""""""""""""""

Controls reprogrammable pads 63,65,66,67,68

.. table:: 

    +-----+---+-----------------------+-----------------------------------------------------------------------+
    |Bit #|R/W|         Name          |                              Description                              |
    +=====+===+=======================+=======================================================================+
    |5:0  |R/W|mux_group_sel_uart0_rts|Selects an alternate from the mux group. Default alternate: uart0_rts_o|
    +-----+---+-----------------------+-----------------------------------------------------------------------+
    |11:6 |R/W|mux_group_sel_uart1_rx |Selects an alternate from the mux group. Default alternate: uart1_rx_o |
    +-----+---+-----------------------+-----------------------------------------------------------------------+
    |17:12|R/W|mux_group_sel_uart1_tx |Selects an alternate from the mux group. Default alternate: uart1_tx_o |
    +-----+---+-----------------------+-----------------------------------------------------------------------+
    |23:18|R/W|mux_group_sel_pwm0     |Selects an alternate from the mux group. Default alternate: pwm0_o     |
    +-----+---+-----------------------+-----------------------------------------------------------------------+
    |29:24|R/W|mux_group_sel_pwm1     |Selects an alternate from the mux group. Default alternate: pwm1_o     |
    +-----+---+-----------------------+-----------------------------------------------------------------------+

.. _apb_soc_ctrl_RESERVED2:

RESERVED2
"""""""""

Reserved

.. table:: 

    +-----+---+----+----------------------------------------------------------------------------------+
    |Bit #|R/W|Name|                                   Description                                    |
    +=====+===+====+==================================================================================+
    |    0|R  |BUSY|Cluster busy flag (i.e. It's 1 if there is at least 1 active block in the cluster)|
    +-----+---+----+----------------------------------------------------------------------------------+

.. _apb_soc_ctrl_RESERVED3:

RESERVED3
"""""""""

Reserved

.. table:: 

    +-----+---+----+----------------------------------------------------------------------------------+
    |Bit #|R/W|Name|                                   Description                                    |
    +=====+===+====+==================================================================================+
    |    0|R  |BUSY|Cluster busy flag (i.e. It's 1 if there is at least 1 active block in the cluster)|
    +-----+---+----+----------------------------------------------------------------------------------+

.. _apb_soc_ctrl_RESERVED4:

RESERVED4
"""""""""

Reserved

.. table:: 

    +-----+---+----+----------------------------------------------------------------------------------+
    |Bit #|R/W|Name|                                   Description                                    |
    +=====+===+====+==================================================================================+
    |    0|R  |BUSY|Cluster busy flag (i.e. It's 1 if there is at least 1 active block in the cluster)|
    +-----+---+----+----------------------------------------------------------------------------------+

.. _apb_soc_ctrl_RESERVED5:

RESERVED5
"""""""""

Reserved

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _apb_soc_ctrl_CL_BUSY:

CL_BUSY
"""""""

Cluster busy register

.. table:: 

    +-----+---+----+----------------------------------------------------------------------------------+
    |Bit #|R/W|Name|                                   Description                                    |
    +=====+===+====+==================================================================================+
    |    0|R  |BUSY|Cluster busy flag (i.e. It's 1 if there is at least 1 active block in the cluster)|
    +-----+---+----+----------------------------------------------------------------------------------+

.. _apb_soc_ctrl_JTAGREG:

JTAGREG
"""""""

JTAG external register

.. table:: 

    +-----+---+--------+----------------------------------------------------------------------+
    |Bit #|R/W|  Name  |                             Description                              |
    +=====+===+========+======================================================================+
    |3:0  |R/W|INTERNAL|JTAG internal register used for synchronisation from external debugger|
    +-----+---+--------+----------------------------------------------------------------------+
    |11:8 |R  |EXTERNAL|JTAG external register used for synchronisation from external debugger|
    +-----+---+--------+----------------------------------------------------------------------+

.. _apb_soc_ctrl_REF_FAST_CLK_DIV:

REF_FAST_CLK_DIV
""""""""""""""""

Read only, reference fast clk divided by power of 2

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _apb_soc_ctrl_SW_RST:

SW_RST
""""""

Software reset, reboot

.. table:: 

    +-----+---+-----+-------------------------------+
    |Bit #|R/W|Name |          Description          |
    +=====+===+=====+===============================+
    |    0|R  |RESET|Writing 1 triggers a chip reset|
    +-----+---+-----+-------------------------------+

.. _apb_soc_ctrl_CORESTATUS:

CORESTATUS
""""""""""

EOC and chip status register

.. table:: 

    +-----+---+------+---------------------------------------------------------------------------------------------------------+
    |Bit #|R/W| Name |                                               Description                                               |
    +=====+===+======+=========================================================================================================+
    |31:0 |R/W|STATUS|Chip status register. The SW can store the exit value value so that the external loader can get it.      |
    +-----+---+------+---------------------------------------------------------------------------------------------------------+
    |31   |R/W|EOC   |End Of Computation. The SW can store 1 here to notify the external loader that the execution is finished.|
    +-----+---+------+---------------------------------------------------------------------------------------------------------+

.. _apb_soc_ctrl_BOOTSEL:

BOOTSEL
"""""""

Value of pad bootsel

.. table:: 

    +-----+---+-------+------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W| Name  |                                                Description                                                 |
    +=====+===+=======+============================================================================================================+
    |1:0  |R  |BOOTSEL|Boot mode. These bits can be used by the ROM to select the boot mode, see ROM documentation for more details|
    +-----+---+-------+------------------------------------------------------------------------------------------------------------+

.. _apb_soc_ctrl_WD_RST_RST:

WD_RST_RST
""""""""""

Rearm WD timeout

.. table:: 

    +-----+---+-----+---------------------------------------------------------------+
    |Bit #|R/W|Name |                          Description                          |
    +=====+===+=====+===============================================================+
    |31:0 |R  |CLEAR|Any write to this register re-arms the watchdog timeout counter|
    +-----+---+-----+---------------------------------------------------------------+

.. _apb_soc_ctrl_WD_RST_SET:

WD_RST_SET
""""""""""

Set WD timer

.. table:: 

    +-----+---+-----------+----------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|   Name    |                                                           Description                                                            |
    +=====+===+===========+==================================================================================================================================+
    |23:0 |R  |REF_COUNTER|Watchdog timeout counter, in periods of the SOC ref clock (maximum 2^16 * 1 / 32.768KHZ = 2s when using the 32kHz reference clock)|
    +-----+---+-----------+----------------------------------------------------------------------------------------------------------------------------------+
    |31   |R  |ENABLE     |Enable the watchdog: triggers chip reset if the timeout counter expires without being re-armed                                    |
    +-----+---+-----------+----------------------------------------------------------------------------------------------------------------------------------+

.. _apb_soc_ctrl_RWM_CSI2:

RWM_CSI2
""""""""

RWM for CSI2

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _apb_soc_ctrl_IDLE_MODE:

IDLE_MODE
"""""""""

Activates IDLE MODE

.. table:: 

    +-----+---+-----------+------------------------------------------------------------------+
    |Bit #|R/W|   Name    |                           Description                            |
    +=====+===+===========+==================================================================+
    |15:0 |R/W|REF_COUNTER|IDLE MODE Counter, maximum 2^16 * 1 / 32.768KHZ = 2s              |
    +-----+---+-----------+------------------------------------------------------------------+
    |31   |R/W|ENABLE     |Enable IDLE MODE on READ return status of idle mode(0=normal mode)|
    +-----+---+-----------+------------------------------------------------------------------+

.. _apb_soc_ctrl_RWM_ANC:

RWM_ANC
"""""""

RWM for ANC

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _apb_soc_ctrl_REF_CLK_MUX:

REF_CLK_MUX
"""""""""""

Ref clock mux 0: 32Khz 1: ref fast

.. table:: 

    +-----+---+-------+----------------------------------------------------------------+
    |Bit #|R/W| Name  |                          Description                           |
    +=====+===+=======+================================================================+
    |    0|R/W|SOC    |Ref clock select for soc : 0 - 32Khz; 1 - ref fast clock div    |
    +-----+---+-------+----------------------------------------------------------------+
    |    1|R/W|CLUSTER|Ref clock select for cluster : 0 - 32Khz; 1 - ref fast clock div|
    +-----+---+-------+----------------------------------------------------------------+

.. _apb_soc_ctrl_SUPERVISOR_DBG:

SUPERVISOR_DBG
""""""""""""""



.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _apb_soc_ctrl_DBG_CTRL:

DBG_CTRL
""""""""

Debug access control

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _apb_soc_ctrl_RESERVED11:

RESERVED11
""""""""""

Reserved

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _apb_soc_ctrl_RESERVED12:

RESERVED12
""""""""""

Reserved

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _apb_soc_ctrl_CLK_DIV_I3C:

CLK_DIV_I3C
"""""""""""

Clock divider for I3C

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _apb_soc_ctrl_CLK_EN_QUIDDIKEY:

CLK_EN_QUIDDIKEY
""""""""""""""""

Clock divider for QUIDDIKEY

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _apb_soc_ctrl_SLEEP_CTRL_INFO:

SLEEP_CTRL_INFO
"""""""""""""""

Safe domain's Sleep control info

.. table:: 

    +-----+---+-------------+----------------------------------------------------------------------------------------------------+
    |Bit #|R/W|    Name     |                                            Description                                             |
    +=====+===+=============+====================================================================================================+
    |7:0  |R  |REBOOT       |SW config. This field is only interpreted by ROM and runtime to keep information accross deep sleep.|
    +-----+---+-------------+----------------------------------------------------------------------------------------------------+
    |8    |R  |RTC_WAKE_EN  |Enable RTC wakeup                                                                                   |
    +-----+---+-------------+----------------------------------------------------------------------------------------------------+
    |9    |R  |RTC_EVENT    |RTC event                                                                                           |
    +-----+---+-------------+----------------------------------------------------------------------------------------------------+
    |10   |R  |EXT_WAKEUP_EN|Enable external wakeup                                                                              |
    +-----+---+-------------+----------------------------------------------------------------------------------------------------+
    |26:11|R  |EXT_EVENT    |External event on wake-up I/Os                                                                      |
    +-----+---+-------------+----------------------------------------------------------------------------------------------------+
    |28:27|R  |WAKEUP_CFG   |Selected wake-up sequence                                                                           |
    +-----+---+-------------+----------------------------------------------------------------------------------------------------+
    |29   |R  |FORCE_AO_PADS|Force always-on I/Os into their sleep mode configuration (see SLEEPPADCFGx registers)               |
    +-----+---+-------------+----------------------------------------------------------------------------------------------------+
    |30   |R  |CNT_WAKE_EN  |Enable counter wakeup                                                                               |
    +-----+---+-------------+----------------------------------------------------------------------------------------------------+
    |31   |R  |CNT_EVENT    |Counter event                                                                                       |
    +-----+---+-------------+----------------------------------------------------------------------------------------------------+

.. _apb_soc_ctrl_VERSION:

VERSION
"""""""

Show chip version

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _apb_soc_ctrl_SLEEP_SPIS_CTRL:

SLEEP_SPIS_CTRL
"""""""""""""""

Sleep SPIS control

.. table:: 

    +-----+---+------------+--------------------------------------------------------------------------------+
    |Bit #|R/W|    Name    |                                  Description                                   |
    +=====+===+============+================================================================================+
    |    0|R/W|MUX         |Enable wake-up interface, 0: GPIO-only external wake-up; 1: SPIS wake-up enabled|
    +-----+---+------------+--------------------------------------------------------------------------------+
    |2:1  |R/W|SPIS_MODE   |SPI slave controller CPOL and CPHA                                              |
    +-----+---+------------+--------------------------------------------------------------------------------+
    |    3|R/W|SPIS_RSTN   |Reset the SPI Slave wakeup controller                                           |
    +-----+---+------------+--------------------------------------------------------------------------------+
    |    4|R/W|SPIS_SW_DONE|Notify outside device wakeup done                                               |
    +-----+---+------------+--------------------------------------------------------------------------------+

.. _apb_soc_ctrl_SLEEP_CTRL:

SLEEP_CTRL
""""""""""

Sleep control

.. table:: 

    +-----+---+-------------+----------------------------------------------------------------------------------------------------+
    |Bit #|R/W|    Name     |                                            Description                                             |
    +=====+===+=============+====================================================================================================+
    |7:0  |R/W|REBOOT       |SW config. This field is only interpreted by ROM and runtime to keep information accross deep sleep.|
    +-----+---+-------------+----------------------------------------------------------------------------------------------------+
    |8    |R/W|RTC_WAKE_EN  |Enable RTC wakeup                                                                                   |
    +-----+---+-------------+----------------------------------------------------------------------------------------------------+
    |9    |R/W|RTC_EVENT    |RTC event                                                                                           |
    +-----+---+-------------+----------------------------------------------------------------------------------------------------+
    |10   |R/W|EXT_WAKEUP_EN|Enable external wakeup                                                                              |
    +-----+---+-------------+----------------------------------------------------------------------------------------------------+
    |26:11|R/W|EXT_EVENT    |External event. Bit order corresponds to the numbering in SLEEP_GPIO_CTRL register.                 |
    +-----+---+-------------+----------------------------------------------------------------------------------------------------+
    |28:27|R/W|WAKEUP_CFG   |Selected wake-up sequence                                                                           |
    +-----+---+-------------+----------------------------------------------------------------------------------------------------+
    |29   |R/W|FORCE_AO_PADS|Force always-on I/Os into their sleep mode configuration (see SLEEPPADCFGx registers)               |
    +-----+---+-------------+----------------------------------------------------------------------------------------------------+

.. _apb_soc_ctrl_SLEEP_GPIO_CTRL:

SLEEP_GPIO_CTRL
"""""""""""""""

Sleep GPIO control

.. table:: 

    +-----+---+-------------------+-------------------------------------------------------------------------------------------+
    |Bit #|R/W|       Name        |                                        Description                                        |
    +=====+===+===================+===========================================================================================+
    |1:0  |R/W|GPIO_WAKEUP_0_TYPE |Wake-up on I2C1_SDA pad. b00: disabled; b01: wake on high signal; b10: wake on low signal  |
    +-----+---+-------------------+-------------------------------------------------------------------------------------------+
    |3:2  |R/W|GPIO_WAKEUP_1_TYPE |Wake-up on I2C1_SCL pad. b00: disabled; b01: wake on high signal; b10: wake on low signal  |
    +-----+---+-------------------+-------------------------------------------------------------------------------------------+
    |5:4  |R/W|GPIO_WAKEUP_2_TYPE |Wake-up on UART1_RX pad. b00: disabled; b01: wake on high signal; b10: wake on low signal  |
    +-----+---+-------------------+-------------------------------------------------------------------------------------------+
    |7:6  |R/W|GPIO_WAKEUP_3_TYPE |Wake-up on UART1_TX pad. b00: disabled; b01: wake on high signal; b10: wake on low signal  |
    +-----+---+-------------------+-------------------------------------------------------------------------------------------+
    |9:8  |R/W|GPIO_WAKEUP_4_TYPE |Wake-up on PWM0 pad. b00: disabled; b01: wake on high signal; b10: wake on low signal      |
    +-----+---+-------------------+-------------------------------------------------------------------------------------------+
    |11:10|R/W|GPIO_WAKEUP_5_TYPE |Wake-up on PWM1 pad. b00: disabled; b01: wake on high signal; b10: wake on low signal      |
    +-----+---+-------------------+-------------------------------------------------------------------------------------------+
    |13:12|R/W|GPIO_WAKEUP_6_TYPE |Wake-up on WAKEUP_CS0 pad. b00: disabled; b01: wake on high signal; b10: wake on low signal|
    +-----+---+-------------------+-------------------------------------------------------------------------------------------+
    |15:14|R/W|GPIO_WAKEUP_7_TYPE |Wake-up on WAKEUP_SDO pad. b00: disabled; b01: wake on high signal; b10: wake on low signal|
    +-----+---+-------------------+-------------------------------------------------------------------------------------------+
    |17:16|R/W|GPIO_WAKEUP_8_TYPE |Wake-up on I2C0_SDA pad. b00: disabled; b01: wake on high signal; b10: wake on low signal  |
    +-----+---+-------------------+-------------------------------------------------------------------------------------------+
    |19:18|R/W|GPIO_WAKEUP_9_TYPE |Wake-up on I2C0_SCL pad. b00: disabled; b01: wake on high signal; b10: wake on low signal  |
    +-----+---+-------------------+-------------------------------------------------------------------------------------------+
    |21:20|R/W|GPIO_WAKEUP_10_TYPE|Wake-up on SPI1_CS0 pad. b00: disabled; b01: wake on high signal; b10: wake on low signal  |
    +-----+---+-------------------+-------------------------------------------------------------------------------------------+
    |23:22|R/W|GPIO_WAKEUP_11_TYPE|Wake-up on SPI1_CS1 pad. b00: disabled; b01: wake on high signal; b10: wake on low signal  |
    +-----+---+-------------------+-------------------------------------------------------------------------------------------+
    |25:24|R/W|GPIO_WAKEUP_12_TYPE|Wake-up on SPI1_CS2 pad. b00: disabled; b01: wake on high signal; b10: wake on low signal  |
    +-----+---+-------------------+-------------------------------------------------------------------------------------------+
    |27:26|R/W|GPIO_WAKEUP_13_TYPE|Wake-up on SPI1_CS3 pad. b00: disabled; b01: wake on high signal; b10: wake on low signal  |
    +-----+---+-------------------+-------------------------------------------------------------------------------------------+
    |29:28|R/W|GPIO_WAKEUP_14_TYPE|Wake-up on SPI1_SDI pad. b00: disabled; b01: wake on high signal; b10: wake on low signal  |
    +-----+---+-------------------+-------------------------------------------------------------------------------------------+
    |31:30|R/W|GPIO_WAKEUP_15_TYPE|Wake-up on SPI1_SDO pad. b00: disabled; b01: wake on high signal; b10: wake on low signal  |
    +-----+---+-------------------+-------------------------------------------------------------------------------------------+

.. _apb_soc_ctrl_SLEEP_CNT_CTRL:

SLEEP_CNT_CTRL
""""""""""""""

Sleep Counter control

.. table:: 

    +-----+---+---------+------------------------------------+
    |Bit #|R/W|  Name   |            Description             |
    +=====+===+=========+====================================+
    |19:0 |R/W|VALUE    |Counter target value                |
    +-----+---+---------+------------------------------------+
    |20   |R/W|EN       |Counter enable                      |
    +-----+---+---------+------------------------------------+
    |21   |R/W|CNT_EVENT|Counter event (target value reached)|
    +-----+---+---------+------------------------------------+

.. _apb_soc_ctrl_REG_OSC_CTRL:

REG_OSC_CTRL
""""""""""""

Controls fast oscillator

.. table:: 

    +-----+---+-----------+--------------------------------------------+
    |Bit #|R/W|   Name    |                Description                 |
    +=====+===+===========+============================================+
    |    0|R/W|FAST_OSC_EN|0 - Power Down, 1 - Enables fast oscillator |
    +-----+---+-----------+--------------------------------------------+
    |    1|R/W|SLOW_OSC_EN|0 - Power Down, 1 - Enables 32KHz oscillator|
    +-----+---+-----------+--------------------------------------------+

.. _apb_soc_ctrl_RESERVED6:

RESERVED6
"""""""""

-

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _apb_soc_ctrl_CLK_DIV_REF_FAST_POW2:

CLK_DIV_REF_FAST_POW2
"""""""""""""""""""""

Controls fast oscillator pow2 divider

.. table:: 

    +-----+---+-------+------------------------------------------+
    |Bit #|R/W| Name  |               Description                |
    +=====+===+=======+==========================================+
    |2:0  |R/W|DIVIDER|Fast clock divider (division is 2^DIVIDER)|
    +-----+---+-------+------------------------------------------+
    |3    |R/W|EN     |Enable divider                            |
    +-----+---+-------+------------------------------------------+

.. _apb_soc_ctrl_FEATURE_DISABLEMENT:

FEATURE_DISABLEMENT
"""""""""""""""""""

Feature disablement from always on (safe) domain

.. table:: 

    +-----+---+---------------------+--------------------------------------------------------------------------------------------------------------------------------------+
    |Bit #|R/W|        Name         |                                                             Description                                                              |
    +=====+===+=====================+======================================================================================================================================+
    |    0|R/W|DISABLE_JTAG         |Disable jtag. It is disabled at reset and may be enabled back by the bootloader                                                       |
    +-----+---+---------------------+--------------------------------------------------------------------------------------------------------------------------------------+
    |    1|R/W|DISABLE_CRYPTO       |Disable aes and quiddikey                                                                                                             |
    +-----+---+---------------------+--------------------------------------------------------------------------------------------------------------------------------------+
    |    2|R/W|DISABLE_MRAM         |Disable mram                                                                                                                          |
    +-----+---+---------------------+--------------------------------------------------------------------------------------------------------------------------------------+
    |    3|R/W|DISABLE_EFUSE_PROGRAM|Disable efuse programming                                                                                                             |
    +-----+---+---------------------+--------------------------------------------------------------------------------------------------------------------------------------+
    |    4|R/W|DISABLE_SAFE_JTAG    |Disable safe domain jtag to avoid accidental toggling when alternates are used                                                        |
    +-----+---+---------------------+--------------------------------------------------------------------------------------------------------------------------------------+
    |   31|R/W|DISABLE_LOCK         |When set, DISABLE_* registers cannot be written to zero until next whole chip reset or power-up. Configuration is kept in sleep modes.|
    +-----+---+---------------------+--------------------------------------------------------------------------------------------------------------------------------------+

.. _apb_soc_ctrl_SLEEP_PAD_CFG0:

SLEEP_PAD_CFG0
""""""""""""""

Sleep pad control

.. table:: 

    +-----+---+---------------+--------------------------------------------------------------+
    |Bit #|R/W|     Name      |                         Description                          |
    +=====+===+===============+==============================================================+
    |    0|R/W|PAD_0_PULL_DOWN|Pad 33 pull-down enabled in deep sleep mode.                  |
    +-----+---+---------------+--------------------------------------------------------------+
    |    1|R/W|PAD_0_PULL_UP  |Pad 33 pull-up enabled in deep sleep mode.                    |
    +-----+---+---------------+--------------------------------------------------------------+
    |3:2  |R/W|PAD_0_DRIVE    |Pad 33 driver length in deep sleep mode.                      |
    +-----+---+---------------+--------------------------------------------------------------+
    |    4|R/W|PAD_0_OUT      |Pad 33 output value when output is enabled in deep sleep mode.|
    +-----+---+---------------+--------------------------------------------------------------+
    |    5|R/W|PAD_0_OEN      |Pad 33 output enabled in deep sleep mode.                     |
    +-----+---+---------------+--------------------------------------------------------------+
    |    8|R/W|PAD_1_PULL_DOWN|Pad 34 pull-down enabled in deep sleep mode.                  |
    +-----+---+---------------+--------------------------------------------------------------+
    |    9|R/W|PAD_1_PULL_UP  |Pad 34 pull-up enabled in deep sleep mode.                    |
    +-----+---+---------------+--------------------------------------------------------------+
    |11:10|R/W|PAD_1_DRIVE    |Pad 34 driver length in deep sleep mode.                      |
    +-----+---+---------------+--------------------------------------------------------------+
    |   12|R/W|PAD_1_OUT      |Pad 34 output value when output is enabled in deep sleep mode.|
    +-----+---+---------------+--------------------------------------------------------------+
    |   13|R/W|PAD_1_OEN      |Pad 34 output enabled in deep sleep mode.                     |
    +-----+---+---------------+--------------------------------------------------------------+
    |   16|R/W|PAD_2_PULL_DOWN|Pad 35 pull-down enabled in deep sleep mode.                  |
    +-----+---+---------------+--------------------------------------------------------------+
    |   17|R/W|PAD_2_PULL_UP  |Pad 35 pull-up enabled in deep sleep mode.                    |
    +-----+---+---------------+--------------------------------------------------------------+
    |19:18|R/W|PAD_2_DRIVE    |Pad 35 driver length in deep sleep mode.                      |
    +-----+---+---------------+--------------------------------------------------------------+
    |   20|R/W|PAD_2_OUT      |Pad 35 output value when output is enabled in deep sleep mode.|
    +-----+---+---------------+--------------------------------------------------------------+
    |   21|R/W|PAD_2_OEN      |Pad 35 output enabled in deep sleep mode.                     |
    +-----+---+---------------+--------------------------------------------------------------+
    |   24|R/W|PAD_3_PULL_DOWN|Pad 36 pull-down enabled in deep sleep mode.                  |
    +-----+---+---------------+--------------------------------------------------------------+
    |   25|R/W|PAD_3_PULL_UP  |Pad 36 pull-up enabled in deep sleep mode.                    |
    +-----+---+---------------+--------------------------------------------------------------+
    |27:26|R/W|PAD_3_DRIVE    |Pad 36 driver length in deep sleep mode.                      |
    +-----+---+---------------+--------------------------------------------------------------+
    |   28|R/W|PAD_3_OUT      |Pad 36 output value when output is enabled in deep sleep mode.|
    +-----+---+---------------+--------------------------------------------------------------+
    |   29|R/W|PAD_3_OEN      |Pad 36 output enabled in deep sleep mode.                     |
    +-----+---+---------------+--------------------------------------------------------------+

.. _apb_soc_ctrl_SLEEP_PAD_CFG1:

SLEEP_PAD_CFG1
""""""""""""""

Sleep pad control

.. table:: 

    +-----+---+---------------+--------------------------------------------------------------+
    |Bit #|R/W|     Name      |                         Description                          |
    +=====+===+===============+==============================================================+
    |    0|R/W|PAD_0_PULL_DOWN|Pad 37 pull-down enabled in deep sleep mode.                  |
    +-----+---+---------------+--------------------------------------------------------------+
    |    1|R/W|PAD_0_PULL_UP  |Pad 37 pull-up enabled in deep sleep mode.                    |
    +-----+---+---------------+--------------------------------------------------------------+
    |3:2  |R/W|PAD_0_DRIVE    |Pad 37 driver length in deep sleep mode.                      |
    +-----+---+---------------+--------------------------------------------------------------+
    |    4|R/W|PAD_0_OUT      |Pad 37 output value when output is enabled in deep sleep mode.|
    +-----+---+---------------+--------------------------------------------------------------+
    |    5|R/W|PAD_0_OEN      |Pad 37 output enabled in deep sleep mode.                     |
    +-----+---+---------------+--------------------------------------------------------------+
    |    8|R/W|PAD_1_PULL_DOWN|Pad 38 pull-down enabled in deep sleep mode.                  |
    +-----+---+---------------+--------------------------------------------------------------+
    |    9|R/W|PAD_1_PULL_UP  |Pad 38 pull-up enabled in deep sleep mode.                    |
    +-----+---+---------------+--------------------------------------------------------------+
    |11:10|R/W|PAD_1_DRIVE    |Pad 38 driver length in deep sleep mode.                      |
    +-----+---+---------------+--------------------------------------------------------------+
    |   12|R/W|PAD_1_OUT      |Pad 38 output value when output is enabled in deep sleep mode.|
    +-----+---+---------------+--------------------------------------------------------------+
    |   13|R/W|PAD_1_OEN      |Pad 38 output enabled in deep sleep mode.                     |
    +-----+---+---------------+--------------------------------------------------------------+
    |   16|R/W|PAD_2_PULL_DOWN|Pad 39 pull-down enabled in deep sleep mode.                  |
    +-----+---+---------------+--------------------------------------------------------------+
    |   17|R/W|PAD_2_PULL_UP  |Pad 39 pull-up enabled in deep sleep mode.                    |
    +-----+---+---------------+--------------------------------------------------------------+
    |19:18|R/W|PAD_2_DRIVE    |Pad 39 driver length in deep sleep mode.                      |
    +-----+---+---------------+--------------------------------------------------------------+
    |   20|R/W|PAD_2_OUT      |Pad 39 output value when output is enabled in deep sleep mode.|
    +-----+---+---------------+--------------------------------------------------------------+
    |   21|R/W|PAD_2_OEN      |Pad 39 output enabled in deep sleep mode.                     |
    +-----+---+---------------+--------------------------------------------------------------+
    |   24|R/W|PAD_3_PULL_DOWN|Pad 40 pull-down enabled in deep sleep mode.                  |
    +-----+---+---------------+--------------------------------------------------------------+
    |   25|R/W|PAD_3_PULL_UP  |Pad 40 pull-up enabled in deep sleep mode.                    |
    +-----+---+---------------+--------------------------------------------------------------+
    |27:26|R/W|PAD_3_DRIVE    |Pad 40 driver length in deep sleep mode.                      |
    +-----+---+---------------+--------------------------------------------------------------+
    |   28|R/W|PAD_3_OUT      |Pad 40 output value when output is enabled in deep sleep mode.|
    +-----+---+---------------+--------------------------------------------------------------+
    |   29|R/W|PAD_3_OEN      |Pad 40 output enabled in deep sleep mode.                     |
    +-----+---+---------------+--------------------------------------------------------------+

.. _apb_soc_ctrl_SLEEP_PAD_CFG2:

SLEEP_PAD_CFG2
""""""""""""""

Sleep pad control

.. table:: 

    +-----+---+---------------+--------------------------------------------------------------+
    |Bit #|R/W|     Name      |                         Description                          |
    +=====+===+===============+==============================================================+
    |    0|R/W|PAD_0_PULL_DOWN|Pad 41 pull-down enabled in deep sleep mode.                  |
    +-----+---+---------------+--------------------------------------------------------------+
    |    1|R/W|PAD_0_PULL_UP  |Pad 41 pull-up enabled in deep sleep mode.                    |
    +-----+---+---------------+--------------------------------------------------------------+
    |3:2  |R/W|PAD_0_DRIVE    |Pad 41 driver length in deep sleep mode.                      |
    +-----+---+---------------+--------------------------------------------------------------+
    |    4|R/W|PAD_0_OUT      |Pad 41 output value when output is enabled in deep sleep mode.|
    +-----+---+---------------+--------------------------------------------------------------+
    |    5|R/W|PAD_0_OEN      |Pad 41 output enabled in deep sleep mode.                     |
    +-----+---+---------------+--------------------------------------------------------------+
    |    8|R/W|PAD_1_PULL_DOWN|Pad 42 pull-down enabled in deep sleep mode.                  |
    +-----+---+---------------+--------------------------------------------------------------+
    |    9|R/W|PAD_1_PULL_UP  |Pad 42 pull-up enabled in deep sleep mode.                    |
    +-----+---+---------------+--------------------------------------------------------------+
    |11:10|R/W|PAD_1_DRIVE    |Pad 42 driver length in deep sleep mode.                      |
    +-----+---+---------------+--------------------------------------------------------------+
    |   12|R/W|PAD_1_OUT      |Pad 42 output value when output is enabled in deep sleep mode.|
    +-----+---+---------------+--------------------------------------------------------------+
    |   13|R/W|PAD_1_OEN      |Pad 42 output enabled in deep sleep mode.                     |
    +-----+---+---------------+--------------------------------------------------------------+
    |   16|R/W|PAD_2_PULL_DOWN|Pad 43 pull-down enabled in deep sleep mode.                  |
    +-----+---+---------------+--------------------------------------------------------------+
    |   17|R/W|PAD_2_PULL_UP  |Pad 43 pull-up enabled in deep sleep mode.                    |
    +-----+---+---------------+--------------------------------------------------------------+
    |19:18|R/W|PAD_2_DRIVE    |Pad 43 driver length in deep sleep mode.                      |
    +-----+---+---------------+--------------------------------------------------------------+
    |   20|R/W|PAD_2_OUT      |Pad 43 output value when output is enabled in deep sleep mode.|
    +-----+---+---------------+--------------------------------------------------------------+
    |   21|R/W|PAD_2_OEN      |Pad 43 output enabled in deep sleep mode.                     |
    +-----+---+---------------+--------------------------------------------------------------+
    |   24|R/W|PAD_3_PULL_DOWN|Pad 65 pull-down enabled in deep sleep mode.                  |
    +-----+---+---------------+--------------------------------------------------------------+
    |   25|R/W|PAD_3_PULL_UP  |Pad 65 pull-up enabled in deep sleep mode.                    |
    +-----+---+---------------+--------------------------------------------------------------+
    |27:26|R/W|PAD_3_DRIVE    |Pad 65 driver length in deep sleep mode.                      |
    +-----+---+---------------+--------------------------------------------------------------+
    |   28|R/W|PAD_3_OUT      |Pad 65 output value when output is enabled in deep sleep mode.|
    +-----+---+---------------+--------------------------------------------------------------+
    |   29|R/W|PAD_3_OEN      |Pad 65 output enabled in deep sleep mode.                     |
    +-----+---+---------------+--------------------------------------------------------------+

.. _apb_soc_ctrl_SLEEP_PAD_CFG3:

SLEEP_PAD_CFG3
""""""""""""""

Sleep pad control

.. table:: 

    +-----+---+---------------+--------------------------------------------------------------+
    |Bit #|R/W|     Name      |                         Description                          |
    +=====+===+===============+==============================================================+
    |    0|R/W|PAD_0_PULL_DOWN|Pad 66 pull-down enabled in deep sleep mode.                  |
    +-----+---+---------------+--------------------------------------------------------------+
    |    1|R/W|PAD_0_PULL_UP  |Pad 66 pull-up enabled in deep sleep mode.                    |
    +-----+---+---------------+--------------------------------------------------------------+
    |3:2  |R/W|PAD_0_DRIVE    |Pad 66 driver length in deep sleep mode.                      |
    +-----+---+---------------+--------------------------------------------------------------+
    |    4|R/W|PAD_0_OUT      |Pad 66 output value when output is enabled in deep sleep mode.|
    +-----+---+---------------+--------------------------------------------------------------+
    |    5|R/W|PAD_0_OEN      |Pad 66 output enabled in deep sleep mode.                     |
    +-----+---+---------------+--------------------------------------------------------------+
    |    8|R/W|PAD_1_PULL_DOWN|Pad 67 pull-down enabled in deep sleep mode.                  |
    +-----+---+---------------+--------------------------------------------------------------+
    |    9|R/W|PAD_1_PULL_UP  |Pad 67 pull-up enabled in deep sleep mode.                    |
    +-----+---+---------------+--------------------------------------------------------------+
    |11:10|R/W|PAD_1_DRIVE    |Pad 67 driver length in deep sleep mode.                      |
    +-----+---+---------------+--------------------------------------------------------------+
    |   12|R/W|PAD_1_OUT      |Pad 67 output value when output is enabled in deep sleep mode.|
    +-----+---+---------------+--------------------------------------------------------------+
    |   13|R/W|PAD_1_OEN      |Pad 67 output enabled in deep sleep mode.                     |
    +-----+---+---------------+--------------------------------------------------------------+
    |   16|R/W|PAD_2_PULL_DOWN|Pad 68 pull-down enabled in deep sleep mode.                  |
    +-----+---+---------------+--------------------------------------------------------------+
    |   17|R/W|PAD_2_PULL_UP  |Pad 68 pull-up enabled in deep sleep mode.                    |
    +-----+---+---------------+--------------------------------------------------------------+
    |19:18|R/W|PAD_2_DRIVE    |Pad 68 driver length in deep sleep mode.                      |
    +-----+---+---------------+--------------------------------------------------------------+
    |   20|R/W|PAD_2_OUT      |Pad 68 output value when output is enabled in deep sleep mode.|
    +-----+---+---------------+--------------------------------------------------------------+
    |   21|R/W|PAD_2_OEN      |Pad 68 output enabled in deep sleep mode.                     |
    +-----+---+---------------+--------------------------------------------------------------+
    |   24|R/W|PAD_3_PULL_DOWN|Pad 69 pull-down enabled in deep sleep mode.                  |
    +-----+---+---------------+--------------------------------------------------------------+
    |   25|R/W|PAD_3_PULL_UP  |Pad 69 pull-up enabled in deep sleep mode.                    |
    +-----+---+---------------+--------------------------------------------------------------+
    |27:26|R/W|PAD_3_DRIVE    |Pad 69 driver length in deep sleep mode.                      |
    +-----+---+---------------+--------------------------------------------------------------+
    |   28|R/W|PAD_3_OUT      |Pad 69 output value when output is enabled in deep sleep mode.|
    +-----+---+---------------+--------------------------------------------------------------+
    |   29|R/W|PAD_3_OEN      |Pad 69 output enabled in deep sleep mode.                     |
    +-----+---+---------------+--------------------------------------------------------------+

.. _apb_soc_ctrl_SLEEP_PAD_CFG4:

SLEEP_PAD_CFG4
""""""""""""""

Sleep pad control

.. table:: 

    +-----+---+---------------+--------------------------------------------------------------+
    |Bit #|R/W|     Name      |                         Description                          |
    +=====+===+===============+==============================================================+
    |    0|R/W|PAD_0_PULL_DOWN|Pad 81 pull-down enabled in deep sleep mode.                  |
    +-----+---+---------------+--------------------------------------------------------------+
    |    1|R/W|PAD_0_PULL_UP  |Pad 81 pull-up enabled in deep sleep mode.                    |
    +-----+---+---------------+--------------------------------------------------------------+
    |3:2  |R/W|PAD_0_DRIVE    |Pad 81 driver length in deep sleep mode.                      |
    +-----+---+---------------+--------------------------------------------------------------+
    |    4|R/W|PAD_0_OUT      |Pad 81 output value when output is enabled in deep sleep mode.|
    +-----+---+---------------+--------------------------------------------------------------+
    |    5|R/W|PAD_0_OEN      |Pad 81 output enabled in deep sleep mode.                     |
    +-----+---+---------------+--------------------------------------------------------------+
    |    8|R/W|PAD_1_PULL_DOWN|Pad 82 pull-down enabled in deep sleep mode.                  |
    +-----+---+---------------+--------------------------------------------------------------+
    |    9|R/W|PAD_1_PULL_UP  |Pad 82 pull-up enabled in deep sleep mode.                    |
    +-----+---+---------------+--------------------------------------------------------------+
    |11:10|R/W|PAD_1_DRIVE    |Pad 82 driver length in deep sleep mode.                      |
    +-----+---+---------------+--------------------------------------------------------------+
    |   12|R/W|PAD_1_OUT      |Pad 82 output value when output is enabled in deep sleep mode.|
    +-----+---+---------------+--------------------------------------------------------------+
    |   13|R/W|PAD_1_OEN      |Pad 82 output enabled in deep sleep mode.                     |
    +-----+---+---------------+--------------------------------------------------------------+
    |   16|R/W|PAD_2_PULL_DOWN|Pad 83 pull-down enabled in deep sleep mode.                  |
    +-----+---+---------------+--------------------------------------------------------------+
    |   17|R/W|PAD_2_PULL_UP  |Pad 83 pull-up enabled in deep sleep mode.                    |
    +-----+---+---------------+--------------------------------------------------------------+
    |19:18|R/W|PAD_2_DRIVE    |Pad 83 driver length in deep sleep mode.                      |
    +-----+---+---------------+--------------------------------------------------------------+
    |   20|R/W|PAD_2_OUT      |Pad 83 output value when output is enabled in deep sleep mode.|
    +-----+---+---------------+--------------------------------------------------------------+
    |   21|R/W|PAD_2_OEN      |Pad 83 output enabled in deep sleep mode.                     |
    +-----+---+---------------+--------------------------------------------------------------+
    |   24|R/W|PAD_3_PULL_DOWN|Pad 84 pull-down enabled in deep sleep mode.                  |
    +-----+---+---------------+--------------------------------------------------------------+
    |   25|R/W|PAD_3_PULL_UP  |Pad 84 pull-up enabled in deep sleep mode.                    |
    +-----+---+---------------+--------------------------------------------------------------+
    |27:26|R/W|PAD_3_DRIVE    |Pad 84 driver length in deep sleep mode.                      |
    +-----+---+---------------+--------------------------------------------------------------+
    |   28|R/W|PAD_3_OUT      |Pad 84 output value when output is enabled in deep sleep mode.|
    +-----+---+---------------+--------------------------------------------------------------+
    |   29|R/W|PAD_3_OEN      |Pad 84 output enabled in deep sleep mode.                     |
    +-----+---+---------------+--------------------------------------------------------------+

.. _apb_soc_ctrl_SLEEP_PAD_CFG5:

SLEEP_PAD_CFG5
""""""""""""""

Sleep pad control

.. table:: 

    +-----+---+---------------+--------------------------------------------------------------+
    |Bit #|R/W|     Name      |                         Description                          |
    +=====+===+===============+==============================================================+
    |    0|R/W|PAD_0_PULL_DOWN|Pad 85 pull-down enabled in deep sleep mode.                  |
    +-----+---+---------------+--------------------------------------------------------------+
    |    1|R/W|PAD_0_PULL_UP  |Pad 85 pull-up enabled in deep sleep mode.                    |
    +-----+---+---------------+--------------------------------------------------------------+
    |3:2  |R/W|PAD_0_DRIVE    |Pad 85 driver length in deep sleep mode.                      |
    +-----+---+---------------+--------------------------------------------------------------+
    |    4|R/W|PAD_0_OUT      |Pad 85 output value when output is enabled in deep sleep mode.|
    +-----+---+---------------+--------------------------------------------------------------+
    |    5|R/W|PAD_0_OEN      |Pad 85 output enabled in deep sleep mode.                     |
    +-----+---+---------------+--------------------------------------------------------------+
    |    8|R/W|PAD_1_PULL_DOWN|Pad 86 pull-down enabled in deep sleep mode.                  |
    +-----+---+---------------+--------------------------------------------------------------+
    |    9|R/W|PAD_1_PULL_UP  |Pad 86 pull-up enabled in deep sleep mode.                    |
    +-----+---+---------------+--------------------------------------------------------------+
    |11:10|R/W|PAD_1_DRIVE    |Pad 86 driver length in deep sleep mode.                      |
    +-----+---+---------------+--------------------------------------------------------------+
    |   12|R/W|PAD_1_OUT      |Pad 86 output value when output is enabled in deep sleep mode.|
    +-----+---+---------------+--------------------------------------------------------------+
    |   13|R/W|PAD_1_OEN      |Pad 86 output enabled in deep sleep mode.                     |
    +-----+---+---------------+--------------------------------------------------------------+
    |   16|R/W|PAD_2_PULL_DOWN|Pad 87 pull-down enabled in deep sleep mode.                  |
    +-----+---+---------------+--------------------------------------------------------------+
    |   17|R/W|PAD_2_PULL_UP  |Pad 87 pull-up enabled in deep sleep mode.                    |
    +-----+---+---------------+--------------------------------------------------------------+
    |19:18|R/W|PAD_2_DRIVE    |Pad 87 driver length in deep sleep mode.                      |
    +-----+---+---------------+--------------------------------------------------------------+
    |   20|R/W|PAD_2_OUT      |Pad 87 output value when output is enabled in deep sleep mode.|
    +-----+---+---------------+--------------------------------------------------------------+
    |   21|R/W|PAD_2_OEN      |Pad 87 output enabled in deep sleep mode.                     |
    +-----+---+---------------+--------------------------------------------------------------+
    |   24|R/W|PAD_3_PULL_DOWN|Pad 88 pull-down enabled in deep sleep mode.                  |
    +-----+---+---------------+--------------------------------------------------------------+
    |   25|R/W|PAD_3_PULL_UP  |Pad 88 pull-up enabled in deep sleep mode.                    |
    +-----+---+---------------+--------------------------------------------------------------+
    |27:26|R/W|PAD_3_DRIVE    |Pad 88 driver length in deep sleep mode.                      |
    +-----+---+---------------+--------------------------------------------------------------+
    |   28|R/W|PAD_3_OUT      |Pad 88 output value when output is enabled in deep sleep mode.|
    +-----+---+---------------+--------------------------------------------------------------+
    |   29|R/W|PAD_3_OEN      |Pad 88 output enabled in deep sleep mode.                     |
    +-----+---+---------------+--------------------------------------------------------------+

.. _apb_soc_ctrl_SLEEP_PAD_CFG6:

SLEEP_PAD_CFG6
""""""""""""""

Sleep pad control

.. table:: 

    +-----+---+---------------+--------------------------------------------------------------+
    |Bit #|R/W|     Name      |                         Description                          |
    +=====+===+===============+==============================================================+
    |    0|R/W|PAD_0_PULL_DOWN|Pad 89 pull-down enabled in deep sleep mode.                  |
    +-----+---+---------------+--------------------------------------------------------------+
    |    1|R/W|PAD_0_PULL_UP  |Pad 89 pull-up enabled in deep sleep mode.                    |
    +-----+---+---------------+--------------------------------------------------------------+
    |3:2  |R/W|PAD_0_DRIVE    |Pad 89 driver length in deep sleep mode.                      |
    +-----+---+---------------+--------------------------------------------------------------+
    |    4|R/W|PAD_0_OUT      |Pad 89 output value when output is enabled in deep sleep mode.|
    +-----+---+---------------+--------------------------------------------------------------+
    |    5|R/W|PAD_0_OEN      |Pad 89 output enabled in deep sleep mode.                     |
    +-----+---+---------------+--------------------------------------------------------------+
    |    8|R/W|PAD_1_PULL_DOWN|Pad 90 pull-down enabled in deep sleep mode.                  |
    +-----+---+---------------+--------------------------------------------------------------+
    |    9|R/W|PAD_1_PULL_UP  |Pad 90 pull-up enabled in deep sleep mode.                    |
    +-----+---+---------------+--------------------------------------------------------------+
    |11:10|R/W|PAD_1_DRIVE    |Pad 90 driver length in deep sleep mode.                      |
    +-----+---+---------------+--------------------------------------------------------------+
    |   12|R/W|PAD_1_OUT      |Pad 90 output value when output is enabled in deep sleep mode.|
    +-----+---+---------------+--------------------------------------------------------------+
    |   13|R/W|PAD_1_OEN      |Pad 90 output enabled in deep sleep mode.                     |
    +-----+---+---------------+--------------------------------------------------------------+
    |   16|R/W|PAD_2_PULL_DOWN|Pad 91 pull-down enabled in deep sleep mode.                  |
    +-----+---+---------------+--------------------------------------------------------------+
    |   17|R/W|PAD_2_PULL_UP  |Pad 91 pull-up enabled in deep sleep mode.                    |
    +-----+---+---------------+--------------------------------------------------------------+
    |19:18|R/W|PAD_2_DRIVE    |Pad 91 driver length in deep sleep mode.                      |
    +-----+---+---------------+--------------------------------------------------------------+
    |   20|R/W|PAD_2_OUT      |Pad 91 output value when output is enabled in deep sleep mode.|
    +-----+---+---------------+--------------------------------------------------------------+
    |   21|R/W|PAD_2_OEN      |Pad 91 output enabled in deep sleep mode.                     |
    +-----+---+---------------+--------------------------------------------------------------+
    |   24|R/W|PAD_3_PULL_DOWN|Pad 92 pull-down enabled in deep sleep mode.                  |
    +-----+---+---------------+--------------------------------------------------------------+
    |   25|R/W|PAD_3_PULL_UP  |Pad 92 pull-up enabled in deep sleep mode.                    |
    +-----+---+---------------+--------------------------------------------------------------+
    |27:26|R/W|PAD_3_DRIVE    |Pad 92 driver length in deep sleep mode.                      |
    +-----+---+---------------+--------------------------------------------------------------+
    |   28|R/W|PAD_3_OUT      |Pad 92 output value when output is enabled in deep sleep mode.|
    +-----+---+---------------+--------------------------------------------------------------+
    |   29|R/W|PAD_3_OEN      |Pad 92 output enabled in deep sleep mode.                     |
    +-----+---+---------------+--------------------------------------------------------------+

.. _apb_soc_ctrl_L2_CTRL_ACTIVE:

L2_CTRL_ACTIVE
""""""""""""""

Controls L2 power

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _apb_soc_ctrl_L2_PWR_ACTIVE:

L2_PWR_ACTIVE
"""""""""""""

Controls L2 power

.. table:: 

    +-----+---+----+-----------+
    |Bit #|R/W|Name|Description|
    +=====+===+====+===========+
    +-----+---+----+-----------+

.. _apb_soc_ctrl_NEVACFG:

NEVACFG
"""""""

NEVA config

.. table:: 

    +-----+---+----------------+------------------------------------------------------+
    |Bit #|R/W|      Name      |                     Description                      |
    +=====+===+================+======================================================+
    |4:0  |R/W|NEVA_IO_LS_TSEL |Max output current when switching on switchable I/Os  |
    +-----+---+----------------+------------------------------------------------------+
    |5    |R/W|NEVA_IO_LS_FORCE|Force NEVA switch status for switchable I/Os          |
    +-----+---+----------------+------------------------------------------------------+
    |6    |R/W|NEVA_IO_LS_EN   |EN signal value for switchable I/Os in force mode     |
    +-----+---+----------------+------------------------------------------------------+
    |7    |R/W|NEVA_IO_LS_SD   |SD signal value for switchable I/Os in force mode     |
    +-----+---+----------------+------------------------------------------------------+
    |12:8 |R/W|NEVA_IO_HS_TSEL |Max output current when switching on memory interfaces|
    +-----+---+----------------+------------------------------------------------------+
    |13   |R/W|NEVA_IO_HS_FORCE|Force NEVA switch status for memory interfaces        |
    +-----+---+----------------+------------------------------------------------------+
    |14   |R/W|NEVA_IO_HS_EN   |EN signal value for memory interfaces in force mode   |
    +-----+---+----------------+------------------------------------------------------+
    |15   |R/W|NEVA_IO_HS_SD   |SD signal value for memory interfaces in force mode   |
    +-----+---+----------------+------------------------------------------------------+

.. _apb_soc_ctrl_TRCCFG:

TRCCFG
""""""

TRC config

.. table:: 

    +-----+---+-----------------+--------------------------------------------------------+
    |Bit #|R/W|      Name       |                      Description                       |
    +=====+===+=================+========================================================+
    |1:0  |R/W|CSI2_PROGDELAY   |CSI2 domain power switch controller PROGDELAY setting   |
    +-----+---+-----------------+--------------------------------------------------------+
    |4:2  |R/W|CSI2_CURRSET     |CSI2 domain power switch controller CURRSET setting     |
    +-----+---+-----------------+--------------------------------------------------------+
    |6:5  |R/W|MRAM_PROGDELAY   |MRAM domain power switch controller PROGDELAY setting   |
    +-----+---+-----------------+--------------------------------------------------------+
    |9:7  |R/W|MRAM_CURRSET     |MRAM domain power switch controller CURRSET setting     |
    +-----+---+-----------------+--------------------------------------------------------+
    |11:10|R/W|SOC_PROGDELAY    |SOC domain power switch controller PROGDELAY setting    |
    +-----+---+-----------------+--------------------------------------------------------+
    |14:12|R/W|SOC_CURRSET      |SOC domain power switch controller CURRSET setting      |
    +-----+---+-----------------+--------------------------------------------------------+
    |16:15|R/W|CLUSTER_PROGDELAY|CLUSTER domain power switch controller PROGDELAY setting|
    +-----+---+-----------------+--------------------------------------------------------+
    |19:17|R/W|CLUSTER_CURRSET  |CLUSTER domain power switch controller CURRSET setting  |
    +-----+---+-----------------+--------------------------------------------------------+
    |21:20|R/W|SFU_PROGDELAY    |SFU domain power switch controller PROGDELAY setting    |
    +-----+---+-----------------+--------------------------------------------------------+
    |24:22|R/W|SFU_CURRSET      |SFU domain power switch controller CURRSET setting      |
    +-----+---+-----------------+--------------------------------------------------------+

.. _apb_soc_ctrl_RWM_L2_MEM:

RWM_L2_MEM
""""""""""

Read/write margins for L2 and ROM memories

.. table:: 

    +-----+---+--------------+-----------------------------------------------------------+
    |Bit #|R/W|     Name     |                        Description                        |
    +=====+===+==============+===========================================================+
    |5:0  |R/W|RWM_L2_INTLVD |Margin setting for L2 interleaved banks                    |
    +-----+---+--------------+-----------------------------------------------------------+
    |13:8 |R/W|RWM_L2_PRIVATE|Margin setting for L2 private banks                        |
    +-----+---+--------------+-----------------------------------------------------------+
    |16   |R/W|RWM_L2_FORCE  |0 - use default RWM values, 1 - use RWM<em>L2</em>* values |
    +-----+---+--------------+-----------------------------------------------------------+
    |21:20|R/W|RWM_ROM_SAWL  |SAWL margin setting for ROM                                |
    +-----+---+--------------+-----------------------------------------------------------+
    |22   |R/W|RWM_ROM_WL    |WL margin setting for ROM                                  |
    +-----+---+--------------+-----------------------------------------------------------+
    |24   |R/W|RWM_ROM_FORCE |0 - use default RWM values, 1 - use RWM<em>ROM</em>* values|
    +-----+---+--------------+-----------------------------------------------------------+

.. _apb_soc_ctrl_CLU_SW_RSTN:

CLU_SW_RSTN
"""""""""""

Cluster software reset

.. table:: 

    +-----+---+------------+-----------------------------------+
    |Bit #|R/W|    Name    |            Description            |
    +=====+===+============+===================================+
    |    0|R/W|CLUSTER_RSTN|Cluster software reset (active low)|
    +-----+---+------------+-----------------------------------+

.. _apb_soc_ctrl_L2_PWR:

L2_PWR
""""""

Controls L2 power

.. table:: 

    +-----+---+-----------+------------------------------------------------------+
    |Bit #|R/W|   Name    |                     Description                      |
    +=====+===+===========+======================================================+
    |13:0 |R/W|L2_MEM_RET |L2 retention control for private and interleaved banks|
    +-----+---+-----------+------------------------------------------------------+
    |27:16|R/W|L2_MEM_PDWN|L2 power control for interleaved banks                |
    +-----+---+-----------+------------------------------------------------------+

.. _apb_soc_ctrl_L2_CTRL:

L2_CTRL
"""""""

Controls L2 power

.. table:: 

    +-----+---+----------------+-------------------------------------------------------+
    |Bit #|R/W|      Name      |                      Description                      |
    +=====+===+================+=======================================================+
    |13:0 |R/W|L2_MEM_POWERGATE|L2 power gate control for private and interleaved banks|
    +-----+---+----------------+-------------------------------------------------------+
    |27:16|R/W|L2_MEM_DEEPSLEEP|L2 deep sleep for interleaved banks                    |
    +-----+---+----------------+-------------------------------------------------------+

.. _apb_soc_ctrl_BORCFG:

BORCFG
""""""

Controls the brown-out reset

.. table:: 

    +-----+---+----------+---------------------------------------------------------------------------------+
    |Bit #|R/W|   Name   |                                   Description                                   |
    +=====+===+==========+=================================================================================+
    |    0|R/W|BOR_ENABLE|Set to 1 to enable BOR monitoring of power supply                                |
    +-----+---+----------+---------------------------------------------------------------------------------+
    |5:1  |R/W|BOR_VSEL  |Threshold of detection of power supply drops. Recommended values: 00100 or 00011.|
    +-----+---+----------+---------------------------------------------------------------------------------+

.. _apb_soc_ctrl_RARMODE:

RARMODE
"""""""

Controls configuration of the DC-DC modulation at low loads

.. table:: 

    +-----+---+-------------+-------------------------------------------------------------------+
    |Bit #|R/W|    Name     |                            Description                            |
    +=====+===+=============+===================================================================+
    |    0|R/W|ACTIVESKIPB  |Enables standard DC-DC behavior (pulse-skipping off, decimation on)|
    +-----+---+-------------+-------------------------------------------------------------------+
    |    1|R/W|EN_DECIM_SKIP|Enables decimation when in pulse-skipping mode                     |
    +-----+---+-------------+-------------------------------------------------------------------+
    |    2|R/W|DISABLE_VREF |Disable generation of 0.6V Vref to save power if eMRAM is not used |
    +-----+---+-------------+-------------------------------------------------------------------+

.. _apb_soc_ctrl_ABBCFG:

ABBCFG
""""""

Used to disable adaptive body-bias

.. table:: 

    +-----+---+-------------------+--------------------------+
    |Bit #|R/W|       Name        |       Description        |
    +=====+===+===================+==========================+
    |    0|R/W|SOC_ABB_DISABLE    |Disable SOC domain ABB    |
    +-----+---+-------------------+--------------------------+
    |    1|R/W|CLUSTER_ABB_DISABLE|Disable CLUSTER domain ABB|
    +-----+---+-------------------+--------------------------+

.. _apb_soc_ctrl_L2_ACK:

L2_ACK
""""""

Acknowledge/status signals from L2 memories

.. table:: 

    +-----+---+----------------------+----------------------------------------------------------+
    |Bit #|R/W|         Name         |                       Description                        |
    +=====+===+======================+==========================================================+
    |11:0 |R  |INTLVD_ARRAY_WAKE_ACK |Wake status of the arrays of interleaved L2 banks         |
    +-----+---+----------------------+----------------------------------------------------------+
    |27:16|R  |INTLVD_PERIPH_WAKE_ACK|Wake status of the periphery logic of interleaved L2 banks|
    +-----+---+----------------------+----------------------------------------------------------+
    |31:30|R  |PRIVATE_ARRAY_WAKE_ACK|Wake status of the arrays of private L2 banks             |
    +-----+---+----------------------+----------------------------------------------------------+
