Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Wed Mar 07 16:48:29 2018
| Host         : SKOTG running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Top_timing_summary_routed.rpt -rpx Top_timing_summary_routed.rpx
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.15 2016-08-17
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     29.541        0.000                      0                  337        0.151        0.000                      0                  337        3.000        0.000                       0                   298  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       29.541        0.000                      0                  337        0.151        0.000                      0                  337       19.500        0.000                       0                   294  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkin }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       29.541ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.541ns  (required time - arrival time)
  Source:                 MyVGA/VCounter/count2/ff4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Gate8/GFF1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.924ns  (logic 1.239ns (12.485%)  route 8.685ns (87.515%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=292, routed)         1.549    -0.963    MyVGA/VCounter/count2/clk_out
    SLICE_X11Y25         FDRE                                         r  MyVGA/VCounter/count2/ff4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.544 f  MyVGA/VCounter/count2/ff4/Q
                         net (fo=43, routed)          0.778     0.234    MyVGA/VCounter/count2/ff4_3
    SLICE_X9Y24          LUT4 (Prop_lut4_I0_O)        0.296     0.530 r  MyVGA/VCounter/count2/Vsync_OBUF_inst_i_3/O
                         net (fo=2, routed)           1.214     1.744    MyVGA/VCounter/count1/ff4_7
    SLICE_X10Y25         LUT6 (Prop_lut6_I4_O)        0.124     1.868 r  MyVGA/VCounter/count1/Vsync_OBUF_inst_i_1/O
                         net (fo=5, routed)           1.502     3.371    NewFrameEdge/Vsync_OBUF
    SLICE_X0Y22          LUT3 (Prop_lut3_I0_O)        0.124     3.495 r  NewFrameEdge/ff1_i_2__45/O
                         net (fo=48, routed)          3.039     6.534    Gate8/GVCount/count1/NewFrame
    SLICE_X5Y38          LUT6 (Prop_lut6_I3_O)        0.124     6.658 r  Gate8/GVCount/count1/GFF1_i_3__6/O
                         net (fo=1, routed)           1.089     7.747    MyGame/ff1_14
    SLICE_X5Y33          LUT5 (Prop_lut5_I0_O)        0.152     7.899 r  MyGame/GFF1_i_1__6/O
                         net (fo=4, routed)           1.062     8.961    Gate8/CE0
    SLICE_X9Y26          FDRE                                         r  Gate8/GFF1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=292, routed)         1.435    38.440    Gate8/clk_out
    SLICE_X9Y26          FDRE                                         r  Gate8/GFF1/C
                         clock pessimism              0.564    39.003    
                         clock uncertainty           -0.094    38.909    
    SLICE_X9Y26          FDRE (Setup_fdre_C_CE)      -0.407    38.502    Gate8/GFF1
  -------------------------------------------------------------------
                         required time                         38.502    
                         arrival time                          -8.961    
  -------------------------------------------------------------------
                         slack                                 29.541    

Slack (MET) :             29.706ns  (required time - arrival time)
  Source:                 SHCount/count1/ff4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ScoreCounter/counter0/ff2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.179ns  (logic 2.900ns (28.490%)  route 7.279ns (71.510%))
  Logic Levels:           11  (CARRY4=5 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=292, routed)         1.617    -0.895    SHCount/count1/clk_out
    SLICE_X5Y26          FDRE                                         r  SHCount/count1/ff4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.419    -0.476 f  SHCount/count1/ff4/Q
                         net (fo=9, routed)           1.547     1.071    SHCount/count1/SHP[3]
    SLICE_X1Y21          LUT1 (Prop_lut1_I0_O)        0.299     1.370 r  SHCount/count1/vgaGreen_OBUF[3]_inst_i_109/O
                         net (fo=1, routed)           0.000     1.370    SHCount/count1/DTC0[3]
    SLICE_X1Y21          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.768 r  SHCount/count1/vgaGreen_OBUF[3]_inst_i_99/CO[3]
                         net (fo=1, routed)           0.000     1.768    SHCount/count2/ff1_5[0]
    SLICE_X1Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.990 r  SHCount/count2/vgaGreen_OBUF[3]_inst_i_78/O[0]
                         net (fo=1, routed)           0.806     2.796    MyVGA/HCounter/count2/ff1_40[0]
    SLICE_X2Y22          LUT2 (Prop_lut2_I1_O)        0.299     3.095 r  MyVGA/HCounter/count2/vgaGreen_OBUF[3]_inst_i_76/O
                         net (fo=1, routed)           0.000     3.095    MyVGA/HCounter/count2/vgaGreen_OBUF[3]_inst_i_76_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.628 r  MyVGA/HCounter/count2/vgaGreen_OBUF[3]_inst_i_53/CO[3]
                         net (fo=1, routed)           0.000     3.628    MyVGA/HCounter/count3/CO[0]
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.745 r  MyVGA/HCounter/count3/vgaGreen_OBUF[3]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.745    MyVGA/HCounter/count3/vgaGreen_OBUF[3]_inst_i_25_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.862 f  MyVGA/HCounter/count3/vgaGreen_OBUF[3]_inst_i_6/CO[3]
                         net (fo=1, routed)           1.632     5.494    MyVGA/VCounter/count3/ff2_4[0]
    SLICE_X4Y32          LUT6 (Prop_lut6_I4_O)        0.124     5.618 r  MyVGA/VCounter/count3/vgaGreen_OBUF[3]_inst_i_2/O
                         net (fo=8, routed)           1.486     7.104    MyVGA/VCounter/count3/vgaGreen_OBUF[0]
    SLICE_X5Y26          LUT3 (Prop_lut3_I0_O)        0.124     7.228 r  MyVGA/VCounter/count3/Q1234_FF[4]_i_4/O
                         net (fo=2, routed)           0.165     7.393    Gate3/GVCount/count3/ff2_1
    SLICE_X5Y26          LUT5 (Prop_lut5_I4_O)        0.124     7.517 r  Gate3/GVCount/count3/Q1234_FF[4]_i_2/O
                         net (fo=6, routed)           1.644     9.160    ScoreCounter/counter0/SCcountD
    SLICE_X12Y23         LUT4 (Prop_lut4_I0_O)        0.124     9.284 r  ScoreCounter/counter0/ff2_i_1__9/O
                         net (fo=1, routed)           0.000     9.284    ScoreCounter/counter0/D_0[1]
    SLICE_X12Y23         FDRE                                         r  ScoreCounter/counter0/ff2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=292, routed)         1.435    38.440    ScoreCounter/counter0/clk_out
    SLICE_X12Y23         FDRE                                         r  ScoreCounter/counter0/ff2/C
                         clock pessimism              0.564    39.003    
                         clock uncertainty           -0.094    38.909    
    SLICE_X12Y23         FDRE (Setup_fdre_C_D)        0.081    38.990    ScoreCounter/counter0/ff2
  -------------------------------------------------------------------
                         required time                         38.990    
                         arrival time                          -9.284    
  -------------------------------------------------------------------
                         slack                                 29.706    

Slack (MET) :             29.717ns  (required time - arrival time)
  Source:                 SHCount/count1/ff4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ScoreCounter/counter0/ff3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.205ns  (logic 2.926ns (28.672%)  route 7.279ns (71.328%))
  Logic Levels:           11  (CARRY4=5 LUT1=1 LUT2=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=292, routed)         1.617    -0.895    SHCount/count1/clk_out
    SLICE_X5Y26          FDRE                                         r  SHCount/count1/ff4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.419    -0.476 f  SHCount/count1/ff4/Q
                         net (fo=9, routed)           1.547     1.071    SHCount/count1/SHP[3]
    SLICE_X1Y21          LUT1 (Prop_lut1_I0_O)        0.299     1.370 r  SHCount/count1/vgaGreen_OBUF[3]_inst_i_109/O
                         net (fo=1, routed)           0.000     1.370    SHCount/count1/DTC0[3]
    SLICE_X1Y21          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.768 r  SHCount/count1/vgaGreen_OBUF[3]_inst_i_99/CO[3]
                         net (fo=1, routed)           0.000     1.768    SHCount/count2/ff1_5[0]
    SLICE_X1Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.990 r  SHCount/count2/vgaGreen_OBUF[3]_inst_i_78/O[0]
                         net (fo=1, routed)           0.806     2.796    MyVGA/HCounter/count2/ff1_40[0]
    SLICE_X2Y22          LUT2 (Prop_lut2_I1_O)        0.299     3.095 r  MyVGA/HCounter/count2/vgaGreen_OBUF[3]_inst_i_76/O
                         net (fo=1, routed)           0.000     3.095    MyVGA/HCounter/count2/vgaGreen_OBUF[3]_inst_i_76_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.628 r  MyVGA/HCounter/count2/vgaGreen_OBUF[3]_inst_i_53/CO[3]
                         net (fo=1, routed)           0.000     3.628    MyVGA/HCounter/count3/CO[0]
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.745 r  MyVGA/HCounter/count3/vgaGreen_OBUF[3]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.745    MyVGA/HCounter/count3/vgaGreen_OBUF[3]_inst_i_25_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.862 f  MyVGA/HCounter/count3/vgaGreen_OBUF[3]_inst_i_6/CO[3]
                         net (fo=1, routed)           1.632     5.494    MyVGA/VCounter/count3/ff2_4[0]
    SLICE_X4Y32          LUT6 (Prop_lut6_I4_O)        0.124     5.618 r  MyVGA/VCounter/count3/vgaGreen_OBUF[3]_inst_i_2/O
                         net (fo=8, routed)           1.486     7.104    MyVGA/VCounter/count3/vgaGreen_OBUF[0]
    SLICE_X5Y26          LUT3 (Prop_lut3_I0_O)        0.124     7.228 r  MyVGA/VCounter/count3/Q1234_FF[4]_i_4/O
                         net (fo=2, routed)           0.165     7.393    Gate3/GVCount/count3/ff2_1
    SLICE_X5Y26          LUT5 (Prop_lut5_I4_O)        0.124     7.517 r  Gate3/GVCount/count3/Q1234_FF[4]_i_2/O
                         net (fo=6, routed)           1.644     9.160    ScoreCounter/counter0/SCcountD
    SLICE_X12Y23         LUT5 (Prop_lut5_I0_O)        0.150     9.310 r  ScoreCounter/counter0/ff3_i_1__12/O
                         net (fo=1, routed)           0.000     9.310    ScoreCounter/counter0/D_0[2]
    SLICE_X12Y23         FDRE                                         r  ScoreCounter/counter0/ff3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=292, routed)         1.435    38.440    ScoreCounter/counter0/clk_out
    SLICE_X12Y23         FDRE                                         r  ScoreCounter/counter0/ff3/C
                         clock pessimism              0.564    39.003    
                         clock uncertainty           -0.094    38.909    
    SLICE_X12Y23         FDRE (Setup_fdre_C_D)        0.118    39.027    ScoreCounter/counter0/ff3
  -------------------------------------------------------------------
                         required time                         39.027    
                         arrival time                          -9.310    
  -------------------------------------------------------------------
                         slack                                 29.717    

Slack (MET) :             29.827ns  (required time - arrival time)
  Source:                 MyVGA/VCounter/count2/ff4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Gate8/GFF2/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.639ns  (logic 1.239ns (12.855%)  route 8.400ns (87.145%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 38.441 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=292, routed)         1.549    -0.963    MyVGA/VCounter/count2/clk_out
    SLICE_X11Y25         FDRE                                         r  MyVGA/VCounter/count2/ff4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.544 f  MyVGA/VCounter/count2/ff4/Q
                         net (fo=43, routed)          0.778     0.234    MyVGA/VCounter/count2/ff4_3
    SLICE_X9Y24          LUT4 (Prop_lut4_I0_O)        0.296     0.530 r  MyVGA/VCounter/count2/Vsync_OBUF_inst_i_3/O
                         net (fo=2, routed)           1.214     1.744    MyVGA/VCounter/count1/ff4_7
    SLICE_X10Y25         LUT6 (Prop_lut6_I4_O)        0.124     1.868 r  MyVGA/VCounter/count1/Vsync_OBUF_inst_i_1/O
                         net (fo=5, routed)           1.502     3.371    NewFrameEdge/Vsync_OBUF
    SLICE_X0Y22          LUT3 (Prop_lut3_I0_O)        0.124     3.495 r  NewFrameEdge/ff1_i_2__45/O
                         net (fo=48, routed)          3.039     6.534    Gate8/GVCount/count1/NewFrame
    SLICE_X5Y38          LUT6 (Prop_lut6_I3_O)        0.124     6.658 r  Gate8/GVCount/count1/GFF1_i_3__6/O
                         net (fo=1, routed)           1.089     7.747    MyGame/ff1_14
    SLICE_X5Y33          LUT5 (Prop_lut5_I0_O)        0.152     7.899 r  MyGame/GFF1_i_1__6/O
                         net (fo=4, routed)           0.777     8.676    Gate8/CE0
    SLICE_X9Y27          FDRE                                         r  Gate8/GFF2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=292, routed)         1.436    38.441    Gate8/clk_out
    SLICE_X9Y27          FDRE                                         r  Gate8/GFF2/C
                         clock pessimism              0.564    39.004    
                         clock uncertainty           -0.094    38.910    
    SLICE_X9Y27          FDRE (Setup_fdre_C_CE)      -0.407    38.503    Gate8/GFF2
  -------------------------------------------------------------------
                         required time                         38.503    
                         arrival time                          -8.676    
  -------------------------------------------------------------------
                         slack                                 29.827    

Slack (MET) :             29.827ns  (required time - arrival time)
  Source:                 MyVGA/VCounter/count2/ff4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Gate8/GFF3/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.639ns  (logic 1.239ns (12.855%)  route 8.400ns (87.145%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 38.441 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=292, routed)         1.549    -0.963    MyVGA/VCounter/count2/clk_out
    SLICE_X11Y25         FDRE                                         r  MyVGA/VCounter/count2/ff4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.544 f  MyVGA/VCounter/count2/ff4/Q
                         net (fo=43, routed)          0.778     0.234    MyVGA/VCounter/count2/ff4_3
    SLICE_X9Y24          LUT4 (Prop_lut4_I0_O)        0.296     0.530 r  MyVGA/VCounter/count2/Vsync_OBUF_inst_i_3/O
                         net (fo=2, routed)           1.214     1.744    MyVGA/VCounter/count1/ff4_7
    SLICE_X10Y25         LUT6 (Prop_lut6_I4_O)        0.124     1.868 r  MyVGA/VCounter/count1/Vsync_OBUF_inst_i_1/O
                         net (fo=5, routed)           1.502     3.371    NewFrameEdge/Vsync_OBUF
    SLICE_X0Y22          LUT3 (Prop_lut3_I0_O)        0.124     3.495 r  NewFrameEdge/ff1_i_2__45/O
                         net (fo=48, routed)          3.039     6.534    Gate8/GVCount/count1/NewFrame
    SLICE_X5Y38          LUT6 (Prop_lut6_I3_O)        0.124     6.658 r  Gate8/GVCount/count1/GFF1_i_3__6/O
                         net (fo=1, routed)           1.089     7.747    MyGame/ff1_14
    SLICE_X5Y33          LUT5 (Prop_lut5_I0_O)        0.152     7.899 r  MyGame/GFF1_i_1__6/O
                         net (fo=4, routed)           0.777     8.676    Gate8/CE0
    SLICE_X9Y27          FDRE                                         r  Gate8/GFF3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=292, routed)         1.436    38.441    Gate8/clk_out
    SLICE_X9Y27          FDRE                                         r  Gate8/GFF3/C
                         clock pessimism              0.564    39.004    
                         clock uncertainty           -0.094    38.910    
    SLICE_X9Y27          FDRE (Setup_fdre_C_CE)      -0.407    38.503    Gate8/GFF3
  -------------------------------------------------------------------
                         required time                         38.503    
                         arrival time                          -8.676    
  -------------------------------------------------------------------
                         slack                                 29.827    

Slack (MET) :             29.827ns  (required time - arrival time)
  Source:                 MyVGA/VCounter/count2/ff4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Gate8/GFF4/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.639ns  (logic 1.239ns (12.855%)  route 8.400ns (87.145%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 38.441 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=292, routed)         1.549    -0.963    MyVGA/VCounter/count2/clk_out
    SLICE_X11Y25         FDRE                                         r  MyVGA/VCounter/count2/ff4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.544 f  MyVGA/VCounter/count2/ff4/Q
                         net (fo=43, routed)          0.778     0.234    MyVGA/VCounter/count2/ff4_3
    SLICE_X9Y24          LUT4 (Prop_lut4_I0_O)        0.296     0.530 r  MyVGA/VCounter/count2/Vsync_OBUF_inst_i_3/O
                         net (fo=2, routed)           1.214     1.744    MyVGA/VCounter/count1/ff4_7
    SLICE_X10Y25         LUT6 (Prop_lut6_I4_O)        0.124     1.868 r  MyVGA/VCounter/count1/Vsync_OBUF_inst_i_1/O
                         net (fo=5, routed)           1.502     3.371    NewFrameEdge/Vsync_OBUF
    SLICE_X0Y22          LUT3 (Prop_lut3_I0_O)        0.124     3.495 r  NewFrameEdge/ff1_i_2__45/O
                         net (fo=48, routed)          3.039     6.534    Gate8/GVCount/count1/NewFrame
    SLICE_X5Y38          LUT6 (Prop_lut6_I3_O)        0.124     6.658 r  Gate8/GVCount/count1/GFF1_i_3__6/O
                         net (fo=1, routed)           1.089     7.747    MyGame/ff1_14
    SLICE_X5Y33          LUT5 (Prop_lut5_I0_O)        0.152     7.899 r  MyGame/GFF1_i_1__6/O
                         net (fo=4, routed)           0.777     8.676    Gate8/CE0
    SLICE_X9Y27          FDRE                                         r  Gate8/GFF4/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=292, routed)         1.436    38.441    Gate8/clk_out
    SLICE_X9Y27          FDRE                                         r  Gate8/GFF4/C
                         clock pessimism              0.564    39.004    
                         clock uncertainty           -0.094    38.910    
    SLICE_X9Y27          FDRE (Setup_fdre_C_CE)      -0.407    38.503    Gate8/GFF4
  -------------------------------------------------------------------
                         required time                         38.503    
                         arrival time                          -8.676    
  -------------------------------------------------------------------
                         slack                                 29.827    

Slack (MET) :             29.963ns  (required time - arrival time)
  Source:                 SHCount/count1/ff4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ScoreCounter/counter0/ff4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.920ns  (logic 2.900ns (29.235%)  route 7.020ns (70.765%))
  Logic Levels:           11  (CARRY4=5 LUT1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.440 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=292, routed)         1.617    -0.895    SHCount/count1/clk_out
    SLICE_X5Y26          FDRE                                         r  SHCount/count1/ff4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.419    -0.476 f  SHCount/count1/ff4/Q
                         net (fo=9, routed)           1.547     1.071    SHCount/count1/SHP[3]
    SLICE_X1Y21          LUT1 (Prop_lut1_I0_O)        0.299     1.370 r  SHCount/count1/vgaGreen_OBUF[3]_inst_i_109/O
                         net (fo=1, routed)           0.000     1.370    SHCount/count1/DTC0[3]
    SLICE_X1Y21          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.768 r  SHCount/count1/vgaGreen_OBUF[3]_inst_i_99/CO[3]
                         net (fo=1, routed)           0.000     1.768    SHCount/count2/ff1_5[0]
    SLICE_X1Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.990 r  SHCount/count2/vgaGreen_OBUF[3]_inst_i_78/O[0]
                         net (fo=1, routed)           0.806     2.796    MyVGA/HCounter/count2/ff1_40[0]
    SLICE_X2Y22          LUT2 (Prop_lut2_I1_O)        0.299     3.095 r  MyVGA/HCounter/count2/vgaGreen_OBUF[3]_inst_i_76/O
                         net (fo=1, routed)           0.000     3.095    MyVGA/HCounter/count2/vgaGreen_OBUF[3]_inst_i_76_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.628 r  MyVGA/HCounter/count2/vgaGreen_OBUF[3]_inst_i_53/CO[3]
                         net (fo=1, routed)           0.000     3.628    MyVGA/HCounter/count3/CO[0]
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.745 r  MyVGA/HCounter/count3/vgaGreen_OBUF[3]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.745    MyVGA/HCounter/count3/vgaGreen_OBUF[3]_inst_i_25_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.862 f  MyVGA/HCounter/count3/vgaGreen_OBUF[3]_inst_i_6/CO[3]
                         net (fo=1, routed)           1.632     5.494    MyVGA/VCounter/count3/ff2_4[0]
    SLICE_X4Y32          LUT6 (Prop_lut6_I4_O)        0.124     5.618 r  MyVGA/VCounter/count3/vgaGreen_OBUF[3]_inst_i_2/O
                         net (fo=8, routed)           1.486     7.104    MyVGA/VCounter/count3/vgaGreen_OBUF[0]
    SLICE_X5Y26          LUT3 (Prop_lut3_I0_O)        0.124     7.228 r  MyVGA/VCounter/count3/Q1234_FF[4]_i_4/O
                         net (fo=2, routed)           0.165     7.393    Gate3/GVCount/count3/ff2_1
    SLICE_X5Y26          LUT5 (Prop_lut5_I4_O)        0.124     7.517 r  Gate3/GVCount/count3/Q1234_FF[4]_i_2/O
                         net (fo=6, routed)           1.384     8.901    ScoreCounter/counter0/SCcountD
    SLICE_X12Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.025 r  ScoreCounter/counter0/ff4_i_1__11/O
                         net (fo=1, routed)           0.000     9.025    ScoreCounter/counter0/D_0[3]
    SLICE_X12Y23         FDRE                                         r  ScoreCounter/counter0/ff4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=292, routed)         1.435    38.440    ScoreCounter/counter0/clk_out
    SLICE_X12Y23         FDRE                                         r  ScoreCounter/counter0/ff4/C
                         clock pessimism              0.564    39.003    
                         clock uncertainty           -0.094    38.909    
    SLICE_X12Y23         FDRE (Setup_fdre_C_D)        0.079    38.988    ScoreCounter/counter0/ff4
  -------------------------------------------------------------------
                         required time                         38.988    
                         arrival time                          -9.025    
  -------------------------------------------------------------------
                         slack                                 29.963    

Slack (MET) :             30.018ns  (required time - arrival time)
  Source:                 SHCount/count1/ff4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MyGame/Q1234_FF[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.861ns  (logic 2.900ns (29.410%)  route 6.961ns (70.590%))
  Logic Levels:           11  (CARRY4=5 LUT1=1 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=292, routed)         1.617    -0.895    SHCount/count1/clk_out
    SLICE_X5Y26          FDRE                                         r  SHCount/count1/ff4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.419    -0.476 f  SHCount/count1/ff4/Q
                         net (fo=9, routed)           1.547     1.071    SHCount/count1/SHP[3]
    SLICE_X1Y21          LUT1 (Prop_lut1_I0_O)        0.299     1.370 r  SHCount/count1/vgaGreen_OBUF[3]_inst_i_109/O
                         net (fo=1, routed)           0.000     1.370    SHCount/count1/DTC0[3]
    SLICE_X1Y21          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.768 r  SHCount/count1/vgaGreen_OBUF[3]_inst_i_99/CO[3]
                         net (fo=1, routed)           0.000     1.768    SHCount/count2/ff1_5[0]
    SLICE_X1Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.990 r  SHCount/count2/vgaGreen_OBUF[3]_inst_i_78/O[0]
                         net (fo=1, routed)           0.806     2.796    MyVGA/HCounter/count2/ff1_40[0]
    SLICE_X2Y22          LUT2 (Prop_lut2_I1_O)        0.299     3.095 r  MyVGA/HCounter/count2/vgaGreen_OBUF[3]_inst_i_76/O
                         net (fo=1, routed)           0.000     3.095    MyVGA/HCounter/count2/vgaGreen_OBUF[3]_inst_i_76_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.628 r  MyVGA/HCounter/count2/vgaGreen_OBUF[3]_inst_i_53/CO[3]
                         net (fo=1, routed)           0.000     3.628    MyVGA/HCounter/count3/CO[0]
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.745 r  MyVGA/HCounter/count3/vgaGreen_OBUF[3]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.745    MyVGA/HCounter/count3/vgaGreen_OBUF[3]_inst_i_25_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.862 f  MyVGA/HCounter/count3/vgaGreen_OBUF[3]_inst_i_6/CO[3]
                         net (fo=1, routed)           1.632     5.494    MyVGA/VCounter/count3/ff2_4[0]
    SLICE_X4Y32          LUT6 (Prop_lut6_I4_O)        0.124     5.618 r  MyVGA/VCounter/count3/vgaGreen_OBUF[3]_inst_i_2/O
                         net (fo=8, routed)           1.486     7.104    MyVGA/VCounter/count3/vgaGreen_OBUF[0]
    SLICE_X5Y26          LUT3 (Prop_lut3_I0_O)        0.124     7.228 r  MyVGA/VCounter/count3/Q1234_FF[4]_i_4/O
                         net (fo=2, routed)           0.165     7.393    Gate3/GVCount/count3/ff2_1
    SLICE_X5Y26          LUT5 (Prop_lut5_I4_O)        0.124     7.517 r  Gate3/GVCount/count3/Q1234_FF[4]_i_2/O
                         net (fo=6, routed)           1.325     8.842    Gate3/GVCount/count3/SCcountD
    SLICE_X12Y24         LUT3 (Prop_lut3_I0_O)        0.124     8.966 r  Gate3/GVCount/count3/Q1234_FF[4]_i_1/O
                         net (fo=1, routed)           0.000     8.966    MyGame/D[0]
    SLICE_X12Y24         FDRE                                         r  MyGame/Q1234_FF[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=292, routed)         1.433    38.438    MyGame/clk_out
    SLICE_X12Y24         FDRE                                         r  MyGame/Q1234_FF[4]/C
                         clock pessimism              0.564    39.001    
                         clock uncertainty           -0.094    38.907    
    SLICE_X12Y24         FDRE (Setup_fdre_C_D)        0.077    38.984    MyGame/Q1234_FF[4]
  -------------------------------------------------------------------
                         required time                         38.984    
                         arrival time                          -8.966    
  -------------------------------------------------------------------
                         slack                                 30.018    

Slack (MET) :             30.033ns  (required time - arrival time)
  Source:                 SHCount/count1/ff4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ScoreCounter/counter0/ff1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.887ns  (logic 2.926ns (29.596%)  route 6.961ns (70.404%))
  Logic Levels:           11  (CARRY4=5 LUT1=1 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=292, routed)         1.617    -0.895    SHCount/count1/clk_out
    SLICE_X5Y26          FDRE                                         r  SHCount/count1/ff4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.419    -0.476 f  SHCount/count1/ff4/Q
                         net (fo=9, routed)           1.547     1.071    SHCount/count1/SHP[3]
    SLICE_X1Y21          LUT1 (Prop_lut1_I0_O)        0.299     1.370 r  SHCount/count1/vgaGreen_OBUF[3]_inst_i_109/O
                         net (fo=1, routed)           0.000     1.370    SHCount/count1/DTC0[3]
    SLICE_X1Y21          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.768 r  SHCount/count1/vgaGreen_OBUF[3]_inst_i_99/CO[3]
                         net (fo=1, routed)           0.000     1.768    SHCount/count2/ff1_5[0]
    SLICE_X1Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.990 r  SHCount/count2/vgaGreen_OBUF[3]_inst_i_78/O[0]
                         net (fo=1, routed)           0.806     2.796    MyVGA/HCounter/count2/ff1_40[0]
    SLICE_X2Y22          LUT2 (Prop_lut2_I1_O)        0.299     3.095 r  MyVGA/HCounter/count2/vgaGreen_OBUF[3]_inst_i_76/O
                         net (fo=1, routed)           0.000     3.095    MyVGA/HCounter/count2/vgaGreen_OBUF[3]_inst_i_76_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.628 r  MyVGA/HCounter/count2/vgaGreen_OBUF[3]_inst_i_53/CO[3]
                         net (fo=1, routed)           0.000     3.628    MyVGA/HCounter/count3/CO[0]
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.745 r  MyVGA/HCounter/count3/vgaGreen_OBUF[3]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.745    MyVGA/HCounter/count3/vgaGreen_OBUF[3]_inst_i_25_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.862 f  MyVGA/HCounter/count3/vgaGreen_OBUF[3]_inst_i_6/CO[3]
                         net (fo=1, routed)           1.632     5.494    MyVGA/VCounter/count3/ff2_4[0]
    SLICE_X4Y32          LUT6 (Prop_lut6_I4_O)        0.124     5.618 r  MyVGA/VCounter/count3/vgaGreen_OBUF[3]_inst_i_2/O
                         net (fo=8, routed)           1.486     7.104    MyVGA/VCounter/count3/vgaGreen_OBUF[0]
    SLICE_X5Y26          LUT3 (Prop_lut3_I0_O)        0.124     7.228 r  MyVGA/VCounter/count3/Q1234_FF[4]_i_4/O
                         net (fo=2, routed)           0.165     7.393    Gate3/GVCount/count3/ff2_1
    SLICE_X5Y26          LUT5 (Prop_lut5_I4_O)        0.124     7.517 r  Gate3/GVCount/count3/Q1234_FF[4]_i_2/O
                         net (fo=6, routed)           1.325     8.842    Gate3/GVCount/count3/SCcountD
    SLICE_X12Y24         LUT3 (Prop_lut3_I0_O)        0.150     8.992 r  Gate3/GVCount/count3/ff1_i_1__12/O
                         net (fo=1, routed)           0.000     8.992    ScoreCounter/counter0/ff1_17[0]
    SLICE_X12Y24         FDRE                                         r  ScoreCounter/counter0/ff1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=292, routed)         1.433    38.438    ScoreCounter/counter0/clk_out
    SLICE_X12Y24         FDRE                                         r  ScoreCounter/counter0/ff1/C
                         clock pessimism              0.564    39.001    
                         clock uncertainty           -0.094    38.907    
    SLICE_X12Y24         FDRE (Setup_fdre_C_D)        0.118    39.025    ScoreCounter/counter0/ff1
  -------------------------------------------------------------------
                         required time                         39.025    
                         arrival time                          -8.992    
  -------------------------------------------------------------------
                         slack                                 30.033    

Slack (MET) :             30.144ns  (required time - arrival time)
  Source:                 MyVGA/VCounter/count2/ff4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Gate4/GVCount/count4/ff1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.838ns  (logic 1.211ns (12.309%)  route 8.627ns (87.691%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 38.522 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=292, routed)         1.549    -0.963    MyVGA/VCounter/count2/clk_out
    SLICE_X11Y25         FDRE                                         r  MyVGA/VCounter/count2/ff4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.544 r  MyVGA/VCounter/count2/ff4/Q
                         net (fo=43, routed)          0.778     0.234    MyVGA/VCounter/count2/ff4_3
    SLICE_X9Y24          LUT4 (Prop_lut4_I0_O)        0.296     0.530 f  MyVGA/VCounter/count2/Vsync_OBUF_inst_i_3/O
                         net (fo=2, routed)           1.214     1.744    MyVGA/VCounter/count1/ff4_7
    SLICE_X10Y25         LUT6 (Prop_lut6_I4_O)        0.124     1.868 f  MyVGA/VCounter/count1/Vsync_OBUF_inst_i_1/O
                         net (fo=5, routed)           1.502     3.371    NewFrameEdge/Vsync_OBUF
    SLICE_X0Y22          LUT3 (Prop_lut3_I0_O)        0.124     3.495 f  NewFrameEdge/ff1_i_2__45/O
                         net (fo=48, routed)          3.724     7.219    Gate4/GVCount/count4/NewFrame
    SLICE_X2Y35          LUT6 (Prop_lut6_I2_O)        0.124     7.343 f  Gate4/GVCount/count4/ff1_i_2__27/O
                         net (fo=16, routed)          1.409     8.752    Gate4/GVCount/count4/ff1_0
    SLICE_X0Y39          LUT3 (Prop_lut3_I0_O)        0.124     8.876 r  Gate4/GVCount/count4/ff1_i_1__33/O
                         net (fo=1, routed)           0.000     8.876    Gate4/GVCount/count4/muxOut_0_1
    SLICE_X0Y39          FDRE                                         r  Gate4/GVCount/count4/ff1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=292, routed)         1.517    38.522    Gate4/GVCount/count4/clk_out
    SLICE_X0Y39          FDRE                                         r  Gate4/GVCount/count4/ff1/C
                         clock pessimism              0.564    39.085    
                         clock uncertainty           -0.094    38.991    
    SLICE_X0Y39          FDRE (Setup_fdre_C_D)        0.029    39.020    Gate4/GVCount/count4/ff1
  -------------------------------------------------------------------
                         required time                         39.020    
                         arrival time                          -8.876    
  -------------------------------------------------------------------
                         slack                                 30.144    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 Gate6/GVCount/count2/ff1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Gate6/GVCount/count2/ff3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.359%)  route 0.099ns (34.641%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=292, routed)         0.557    -0.624    Gate6/GVCount/count2/clk_out
    SLICE_X15Y29         FDRE                                         r  Gate6/GVCount/count2/ff1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  Gate6/GVCount/count2/ff1/Q
                         net (fo=10, routed)          0.099    -0.385    Gate6/GVCount/count2/ff4_0
    SLICE_X14Y29         LUT6 (Prop_lut6_I3_O)        0.045    -0.340 r  Gate6/GVCount/count2/ff3_i_1__40/O
                         net (fo=1, routed)           0.000    -0.340    Gate6/GVCount/count2/muxOut_2
    SLICE_X14Y29         FDRE                                         r  Gate6/GVCount/count2/ff3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=292, routed)         0.825    -0.865    Gate6/GVCount/count2/clk_out
    SLICE_X14Y29         FDRE                                         r  Gate6/GVCount/count2/ff3/C
                         clock pessimism              0.253    -0.611    
    SLICE_X14Y29         FDRE (Hold_fdre_C_D)         0.121    -0.490    Gate6/GVCount/count2/ff3
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 Gate8/GVCount/count2/ff1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Gate8/GVCount/count2/ff3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.845%)  route 0.088ns (32.155%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=292, routed)         0.592    -0.589    Gate8/GVCount/count2/clk_out
    SLICE_X4Y40          FDRE                                         r  Gate8/GVCount/count2/ff1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  Gate8/GVCount/count2/ff1/Q
                         net (fo=10, routed)          0.088    -0.360    Gate8/GVCount/count2/ff4_0[0]
    SLICE_X5Y40          LUT6 (Prop_lut6_I1_O)        0.045    -0.315 r  Gate8/GVCount/count2/ff3_i_1__48/O
                         net (fo=1, routed)           0.000    -0.315    Gate8/GVCount/count2/muxOut_2
    SLICE_X5Y40          FDRE                                         r  Gate8/GVCount/count2/ff3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=292, routed)         0.863    -0.827    Gate8/GVCount/count2/clk_out
    SLICE_X5Y40          FDRE                                         r  Gate8/GVCount/count2/ff3/C
                         clock pessimism              0.250    -0.576    
    SLICE_X5Y40          FDRE (Hold_fdre_C_D)         0.091    -0.485    Gate8/GVCount/count2/ff3
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 Gate2/GVCount/count3/ff1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Gate2/GVCount/count3/ff3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.189ns (60.106%)  route 0.125ns (39.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=292, routed)         0.562    -0.619    Gate2/GVCount/count3/clk_out
    SLICE_X11Y36         FDRE                                         r  Gate2/GVCount/count3/ff1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  Gate2/GVCount/count3/ff1/Q
                         net (fo=9, routed)           0.125    -0.353    Gate2/GVCount/count3/ff2_0
    SLICE_X10Y36         LUT5 (Prop_lut5_I2_O)        0.048    -0.305 r  Gate2/GVCount/count3/ff3_i_1__22/O
                         net (fo=1, routed)           0.000    -0.305    Gate2/GVCount/count3/muxOut_2
    SLICE_X10Y36         FDRE                                         r  Gate2/GVCount/count3/ff3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=292, routed)         0.831    -0.859    Gate2/GVCount/count3/clk_out
    SLICE_X10Y36         FDRE                                         r  Gate2/GVCount/count3/ff3/C
                         clock pessimism              0.252    -0.606    
    SLICE_X10Y36         FDRE (Hold_fdre_C_D)         0.131    -0.475    Gate2/GVCount/count3/ff3
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 Gate2/GVCount/count3/ff1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Gate2/GVCount/count3/ff2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=292, routed)         0.562    -0.619    Gate2/GVCount/count3/clk_out
    SLICE_X11Y36         FDRE                                         r  Gate2/GVCount/count3/ff1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  Gate2/GVCount/count3/ff1/Q
                         net (fo=9, routed)           0.125    -0.353    Gate2/GVCount/count3/ff2_0
    SLICE_X10Y36         LUT4 (Prop_lut4_I1_O)        0.045    -0.308 r  Gate2/GVCount/count3/ff2_i_1__21/O
                         net (fo=1, routed)           0.000    -0.308    Gate2/GVCount/count3/muxOut_1
    SLICE_X10Y36         FDRE                                         r  Gate2/GVCount/count3/ff2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=292, routed)         0.831    -0.859    Gate2/GVCount/count3/clk_out
    SLICE_X10Y36         FDRE                                         r  Gate2/GVCount/count3/ff2/C
                         clock pessimism              0.252    -0.606    
    SLICE_X10Y36         FDRE (Hold_fdre_C_D)         0.121    -0.485    Gate2/GVCount/count3/ff2
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 Gate4/GVCount/count4/ff1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Gate4/GVCount/count4/ff3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.427%)  route 0.109ns (36.573%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=292, routed)         0.593    -0.588    Gate4/GVCount/count4/clk_out
    SLICE_X0Y39          FDRE                                         r  Gate4/GVCount/count4/ff1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  Gate4/GVCount/count4/ff1/Q
                         net (fo=7, routed)           0.109    -0.338    Gate4/GVCount/count4/GVP4[12]
    SLICE_X1Y39          LUT5 (Prop_lut5_I2_O)        0.048    -0.290 r  Gate4/GVCount/count4/ff3_i_1__31/O
                         net (fo=1, routed)           0.000    -0.290    Gate4/GVCount/count4/muxOut_2
    SLICE_X1Y39          FDRE                                         r  Gate4/GVCount/count4/ff3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=292, routed)         0.864    -0.826    Gate4/GVCount/count4/clk_out
    SLICE_X1Y39          FDRE                                         r  Gate4/GVCount/count4/ff3/C
                         clock pessimism              0.250    -0.575    
    SLICE_X1Y39          FDRE (Hold_fdre_C_D)         0.107    -0.468    Gate4/GVCount/count4/ff3
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 random/FF7_1[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            random/FF7_1[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.204%)  route 0.129ns (47.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=292, routed)         0.585    -0.596    random/clk
    SLICE_X4Y19          FDRE                                         r  random/FF7_1[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  random/FF7_1[5]/Q
                         net (fo=2, routed)           0.129    -0.326    random/FF7__n_0_1[5]
    SLICE_X5Y19          FDRE                                         r  random/FF7_1[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=292, routed)         0.854    -0.836    random/clk
    SLICE_X5Y19          FDRE                                         r  random/FF7_1[6]/C
                         clock pessimism              0.252    -0.583    
    SLICE_X5Y19          FDRE (Hold_fdre_C_D)         0.075    -0.508    random/FF7_1[6]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 Gate3/GFF1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Gate4/GFF1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.295%)  route 0.122ns (39.705%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=292, routed)         0.586    -0.595    Gate3/clk_out
    SLICE_X3Y29          FDRE                                         r  Gate3/GFF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  Gate3/GFF1/Q
                         net (fo=9, routed)           0.122    -0.332    Gate3/GFF4_0[0]
    SLICE_X7Y29          LUT6 (Prop_lut6_I4_O)        0.045    -0.287 r  Gate3/GFF1_i_2__2/O
                         net (fo=1, routed)           0.000    -0.287    Gate4/Hin_0[0]
    SLICE_X7Y29          FDRE                                         r  Gate4/GFF1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=292, routed)         0.853    -0.837    Gate4/clk_out
    SLICE_X7Y29          FDRE                                         r  Gate4/GFF1/C
                         clock pessimism              0.274    -0.562    
    SLICE_X7Y29          FDRE (Hold_fdre_C_D)         0.092    -0.470    Gate4/GFF1
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 Gate2/GFF2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Gate3/GFF2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=292, routed)         0.556    -0.625    Gate2/clk_out
    SLICE_X9Y28          FDRE                                         r  Gate2/GFF2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  Gate2/GFF2/Q
                         net (fo=13, routed)          0.133    -0.352    Gate2/GFF4_0[1]
    SLICE_X8Y28          LUT6 (Prop_lut6_I0_O)        0.045    -0.307 r  Gate2/GFF2_i_1__1/O
                         net (fo=1, routed)           0.000    -0.307    Gate3/Hin_1[1]
    SLICE_X8Y28          FDRE                                         r  Gate3/GFF2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=292, routed)         0.824    -0.866    Gate3/clk_out
    SLICE_X8Y28          FDRE                                         r  Gate3/GFF2/C
                         clock pessimism              0.253    -0.612    
    SLICE_X8Y28          FDRE (Hold_fdre_C_D)         0.120    -0.492    Gate3/GFF2
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 Gate2/GFF2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Gate3/GFF3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=292, routed)         0.556    -0.625    Gate2/clk_out
    SLICE_X9Y28          FDRE                                         r  Gate2/GFF2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  Gate2/GFF2/Q
                         net (fo=13, routed)          0.137    -0.348    Gate2/GFF4_0[1]
    SLICE_X8Y28          LUT6 (Prop_lut6_I3_O)        0.045    -0.303 r  Gate2/GFF3_i_1__1/O
                         net (fo=1, routed)           0.000    -0.303    Gate3/Hin_1[2]
    SLICE_X8Y28          FDRE                                         r  Gate3/GFF3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=292, routed)         0.824    -0.866    Gate3/clk_out
    SLICE_X8Y28          FDRE                                         r  Gate3/GFF3/C
                         clock pessimism              0.253    -0.612    
    SLICE_X8Y28          FDRE (Hold_fdre_C_D)         0.121    -0.491    Gate3/GFF3
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Gate4/GVCount/count4/ff1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Gate4/GVCount/count4/ff2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.055%)  route 0.109ns (36.945%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=292, routed)         0.593    -0.588    Gate4/GVCount/count4/clk_out
    SLICE_X0Y39          FDRE                                         r  Gate4/GVCount/count4/ff1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  Gate4/GVCount/count4/ff1/Q
                         net (fo=7, routed)           0.109    -0.338    Gate4/GVCount/count4/GVP4[12]
    SLICE_X1Y39          LUT4 (Prop_lut4_I1_O)        0.045    -0.293 r  Gate4/GVCount/count4/ff2_i_1__30/O
                         net (fo=1, routed)           0.000    -0.293    Gate4/GVCount/count4/muxOut_1
    SLICE_X1Y39          FDRE                                         r  Gate4/GVCount/count4/ff2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=292, routed)         0.864    -0.826    Gate4/GVCount/count4/clk_out
    SLICE_X1Y39          FDRE                                         r  Gate4/GVCount/count4/ff2/C
                         clock pessimism              0.250    -0.575    
    SLICE_X1Y39          FDRE (Hold_fdre_C_D)         0.091    -0.484    Gate4/GVCount/count4/ff2
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    not_so_slow/slowclk/XLXI_401/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y40      EightFrameEdge/ff1/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y40      EightFrameEdge/ff2/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y40      FrameCounter/count1/ff1/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y42      FrameCounter/count1/ff2/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y42      FrameCounter/count1/ff3/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y42      FrameCounter/count1/ff4/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y41      FrameCounter/count2/ff1/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y32      Gate1/GVCount/count4/ff2/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y24      Gate6/GFF3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y24      Gate6/GFF4/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y24     ScoreCounter/counter0/ff1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y25     Gate5/GVCount/count2/ff1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y25     Gate5/GVCount/count2/ff2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y24     MyGame/Q1234_FF[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y22     MyVGA/VCounter/count4/ff1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y22     MyVGA/VCounter/count4/ff2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y22     MyVGA/VCounter/count4/ff3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y22     MyVGA/VCounter/count4/ff4/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y40      EightFrameEdge/ff1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y40      EightFrameEdge/ff2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y40      FrameCounter/count1/ff1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y42      FrameCounter/count1/ff2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y42      FrameCounter/count1/ff3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y42      FrameCounter/count1/ff4/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y41      FrameCounter/count2/ff1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y32      Gate1/GVCount/count4/ff2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y32      Gate1/GVCount/count4/ff2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y32      Gate1/GVCount/count4/ff3/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    not_so_slow/my_clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT



