Analysis & Synthesis report for VGA_Tester
Fri Dec  9 16:32:45 2022
Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: clock_divider:clock_divider|altpll:altpll_component
 15. altpll Parameter Settings by Entity Instance
 16. Port Connectivity Checks: "screenSaverPattern:screenSavePattern"
 17. Port Connectivity Checks: "gridPattern:gridPattern"
 18. Port Connectivity Checks: "fillColorPattern:fillColorPattern4"
 19. Port Connectivity Checks: "fillColorPattern:fillColorPattern3"
 20. Port Connectivity Checks: "fillColorPattern:fillColorPattern2"
 21. Port Connectivity Checks: "fillColorPattern:fillColorPattern1"
 22. Port Connectivity Checks: "tvPattern:tvPattern"
 23. Port Connectivity Checks: "clock_divider:clock_divider"
 24. Post-Synthesis Netlist Statistics for Top Partition
 25. Elapsed Time Per Partition
 26. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Dec  9 16:32:45 2022       ;
; Quartus Prime Version              ; 21.1.1 Build 850 06/23/2022 SJ Lite Edition ;
; Revision Name                      ; VGA_Tester                                  ;
; Top-level Entity Name              ; Monitor_Tester                              ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 308                                         ;
;     Total combinational functions  ; 301                                         ;
;     Dedicated logic registers      ; 123                                         ;
; Total registers                    ; 123                                         ;
; Total pins                         ; 28                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; Monitor_Tester     ; VGA_Tester         ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 6           ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-6         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                           ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                       ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------+---------+
; screenSaverPattern.v             ; yes             ; User Verilog HDL File        ; /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/screenSaverPattern.v                   ;         ;
; Monitor_Tester.v                 ; yes             ; User Verilog HDL File        ; /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v                       ;         ;
; VGA.v                            ; yes             ; User Verilog HDL File        ; /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/VGA.v                                  ;         ;
; clock_divider.v                  ; yes             ; User Wizard-Generated File   ; /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/clock_divider.v                        ;         ;
; tvPattern.v                      ; yes             ; User Verilog HDL File        ; /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/tvPattern.v                            ;         ;
; fillColorPattern.v               ; yes             ; User Verilog HDL File        ; /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/fillColorPattern.v                     ;         ;
; gridPattern.v                    ; yes             ; User Verilog HDL File        ; /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/gridPattern.v                          ;         ;
; debounce.v                       ; yes             ; User Verilog HDL File        ; /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/debounce.v                             ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; /home/nai1ka/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altpll.tdf        ;         ;
; aglobal211.inc                   ; yes             ; Megafunction                 ; /home/nai1ka/intelFPGA_lite/21.1/quartus/libraries/megafunctions/aglobal211.inc    ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; /home/nai1ka/intelFPGA_lite/21.1/quartus/libraries/megafunctions/stratix_pll.inc   ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; /home/nai1ka/intelFPGA_lite/21.1/quartus/libraries/megafunctions/stratixii_pll.inc ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; /home/nai1ka/intelFPGA_lite/21.1/quartus/libraries/megafunctions/cycloneii_pll.inc ;         ;
; db/clock_divider_altpll.v        ; yes             ; Auto-Generated Megafunction  ; /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/db/clock_divider_altpll.v              ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                            ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                    ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 308                                                                                                      ;
;                                             ;                                                                                                          ;
; Total combinational functions               ; 301                                                                                                      ;
; Logic element usage by number of LUT inputs ;                                                                                                          ;
;     -- 4 input functions                    ; 111                                                                                                      ;
;     -- 3 input functions                    ; 41                                                                                                       ;
;     -- <=2 input functions                  ; 149                                                                                                      ;
;                                             ;                                                                                                          ;
; Logic elements by mode                      ;                                                                                                          ;
;     -- normal mode                          ; 162                                                                                                      ;
;     -- arithmetic mode                      ; 139                                                                                                      ;
;                                             ;                                                                                                          ;
; Total registers                             ; 123                                                                                                      ;
;     -- Dedicated logic registers            ; 123                                                                                                      ;
;     -- I/O registers                        ; 0                                                                                                        ;
;                                             ;                                                                                                          ;
; I/O pins                                    ; 28                                                                                                       ;
;                                             ;                                                                                                          ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                                        ;
;                                             ;                                                                                                          ;
; Total PLLs                                  ; 1                                                                                                        ;
;     -- PLLs                                 ; 1                                                                                                        ;
;                                             ;                                                                                                          ;
; Maximum fan-out node                        ; clock_divider:clock_divider|altpll:altpll_component|clock_divider_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 82                                                                                                       ;
; Total fan-out                               ; 1256                                                                                                     ;
; Average fan-out                             ; 2.61                                                                                                     ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                     ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                     ; Entity Name          ; Library Name ;
+------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------+----------------------+--------------+
; |Monitor_Tester                                ; 301 (81)            ; 123 (7)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 28   ; 0            ; 0          ; |Monitor_Tester                                                                                         ; Monitor_Tester       ; work         ;
;    |VGA:VGA|                                   ; 64 (64)             ; 40 (40)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Monitor_Tester|VGA:VGA                                                                                 ; VGA                  ; work         ;
;    |clock_divider:clock_divider|               ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Monitor_Tester|clock_divider:clock_divider                                                             ; clock_divider        ; work         ;
;       |altpll:altpll_component|                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Monitor_Tester|clock_divider:clock_divider|altpll:altpll_component                                     ; altpll               ; work         ;
;          |clock_divider_altpll:auto_generated| ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Monitor_Tester|clock_divider:clock_divider|altpll:altpll_component|clock_divider_altpll:auto_generated ; clock_divider_altpll ; work         ;
;    |debounce:debounce1|                        ; 42 (1)              ; 31 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Monitor_Tester|debounce:debounce1                                                                      ; debounce             ; work         ;
;       |clock_div:u1|                           ; 41 (41)             ; 28 (28)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Monitor_Tester|debounce:debounce1|clock_div:u1                                                         ; clock_div            ; work         ;
;       |my_dff:d0|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Monitor_Tester|debounce:debounce1|my_dff:d0                                                            ; my_dff               ; work         ;
;       |my_dff:d1|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Monitor_Tester|debounce:debounce1|my_dff:d1                                                            ; my_dff               ; work         ;
;       |my_dff:d2|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Monitor_Tester|debounce:debounce1|my_dff:d2                                                            ; my_dff               ; work         ;
;    |debounce:debounce2|                        ; 1 (1)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Monitor_Tester|debounce:debounce2                                                                      ; debounce             ; work         ;
;       |clock_div:u1|                           ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Monitor_Tester|debounce:debounce2|clock_div:u1                                                         ; clock_div            ; work         ;
;       |my_dff:d0|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Monitor_Tester|debounce:debounce2|my_dff:d0                                                            ; my_dff               ; work         ;
;       |my_dff:d1|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Monitor_Tester|debounce:debounce2|my_dff:d1                                                            ; my_dff               ; work         ;
;       |my_dff:d2|                              ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Monitor_Tester|debounce:debounce2|my_dff:d2                                                            ; my_dff               ; work         ;
;    |gridPattern:gridPattern|                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Monitor_Tester|gridPattern:gridPattern                                                                 ; gridPattern          ; work         ;
;    |screenSaverPattern:screenSavePattern|      ; 103 (103)           ; 41 (41)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Monitor_Tester|screenSaverPattern:screenSavePattern                                                    ; screenSaverPattern   ; work         ;
;    |tvPattern:tvPattern|                       ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Monitor_Tester|tvPattern:tvPattern                                                                     ; tvPattern            ; work         ;
+------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                         ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                             ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------+-----------------+
; Altera ; ALTPLL       ; 21.1    ; N/A          ; N/A          ; |Monitor_Tester|clock_divider:clock_divider ; clock_divider.v ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------+-----------------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; red[0]$latch                                        ; Selector0           ; yes                    ;
; red[1]$latch                                        ; Selector0           ; yes                    ;
; red[2]$latch                                        ; Selector0           ; yes                    ;
; red[3]$latch                                        ; Selector0           ; yes                    ;
; blue[0]$latch                                       ; Selector0           ; yes                    ;
; blue[1]$latch                                       ; Selector0           ; yes                    ;
; blue[2]$latch                                       ; Selector0           ; yes                    ;
; blue[3]$latch                                       ; Selector0           ; yes                    ;
; green[0]$latch                                      ; Selector0           ; yes                    ;
; green[1]$latch                                      ; Selector0           ; yes                    ;
; green[2]$latch                                      ; Selector0           ; yes                    ;
; green[3]$latch                                      ; Selector0           ; yes                    ;
; Number of user-specified and inferred latches = 12  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                    ;
+---------------------------------------------+---------------------------------------------------------+
; Register name                               ; Reason for Removal                                      ;
+---------------------------------------------+---------------------------------------------------------+
; debounce:debounce2|clock_div:u1|counter[26] ; Merged with debounce:debounce1|clock_div:u1|counter[26] ;
; debounce:debounce2|clock_div:u1|counter[25] ; Merged with debounce:debounce1|clock_div:u1|counter[25] ;
; debounce:debounce2|clock_div:u1|counter[24] ; Merged with debounce:debounce1|clock_div:u1|counter[24] ;
; debounce:debounce2|clock_div:u1|counter[23] ; Merged with debounce:debounce1|clock_div:u1|counter[23] ;
; debounce:debounce2|clock_div:u1|counter[22] ; Merged with debounce:debounce1|clock_div:u1|counter[22] ;
; debounce:debounce2|clock_div:u1|counter[21] ; Merged with debounce:debounce1|clock_div:u1|counter[21] ;
; debounce:debounce2|clock_div:u1|counter[20] ; Merged with debounce:debounce1|clock_div:u1|counter[20] ;
; debounce:debounce2|clock_div:u1|counter[19] ; Merged with debounce:debounce1|clock_div:u1|counter[19] ;
; debounce:debounce2|clock_div:u1|counter[18] ; Merged with debounce:debounce1|clock_div:u1|counter[18] ;
; debounce:debounce2|clock_div:u1|counter[17] ; Merged with debounce:debounce1|clock_div:u1|counter[17] ;
; debounce:debounce2|clock_div:u1|counter[16] ; Merged with debounce:debounce1|clock_div:u1|counter[16] ;
; debounce:debounce2|clock_div:u1|counter[15] ; Merged with debounce:debounce1|clock_div:u1|counter[15] ;
; debounce:debounce2|clock_div:u1|counter[14] ; Merged with debounce:debounce1|clock_div:u1|counter[14] ;
; debounce:debounce2|clock_div:u1|counter[13] ; Merged with debounce:debounce1|clock_div:u1|counter[13] ;
; debounce:debounce2|clock_div:u1|counter[12] ; Merged with debounce:debounce1|clock_div:u1|counter[12] ;
; debounce:debounce2|clock_div:u1|counter[11] ; Merged with debounce:debounce1|clock_div:u1|counter[11] ;
; debounce:debounce2|clock_div:u1|counter[10] ; Merged with debounce:debounce1|clock_div:u1|counter[10] ;
; debounce:debounce2|clock_div:u1|counter[9]  ; Merged with debounce:debounce1|clock_div:u1|counter[9]  ;
; debounce:debounce2|clock_div:u1|counter[8]  ; Merged with debounce:debounce1|clock_div:u1|counter[8]  ;
; debounce:debounce2|clock_div:u1|counter[7]  ; Merged with debounce:debounce1|clock_div:u1|counter[7]  ;
; debounce:debounce2|clock_div:u1|counter[6]  ; Merged with debounce:debounce1|clock_div:u1|counter[6]  ;
; debounce:debounce2|clock_div:u1|counter[5]  ; Merged with debounce:debounce1|clock_div:u1|counter[5]  ;
; debounce:debounce2|clock_div:u1|counter[4]  ; Merged with debounce:debounce1|clock_div:u1|counter[4]  ;
; debounce:debounce2|clock_div:u1|counter[3]  ; Merged with debounce:debounce1|clock_div:u1|counter[3]  ;
; debounce:debounce2|clock_div:u1|counter[2]  ; Merged with debounce:debounce1|clock_div:u1|counter[2]  ;
; debounce:debounce2|clock_div:u1|counter[1]  ; Merged with debounce:debounce1|clock_div:u1|counter[1]  ;
; debounce:debounce2|clock_div:u1|counter[0]  ; Merged with debounce:debounce1|clock_div:u1|counter[0]  ;
; Total Number of Removed Registers = 27      ;                                                         ;
+---------------------------------------------+---------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 123   ;
; Number of registers using Synchronous Clear  ; 94    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 24    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------+
; Inverted Register Statistics                            ;
+-----------------------------------------------+---------+
; Inverted Register                             ; Fan out ;
+-----------------------------------------------+---------+
; screenSaverPattern:screenSavePattern|ballX[6] ; 3       ;
; screenSaverPattern:screenSavePattern|ballX[5] ; 3       ;
; screenSaverPattern:screenSavePattern|ballX[2] ; 3       ;
; currentMode[0]                                ; 11      ;
; Total number of inverted registers = 4        ;         ;
+-----------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------+
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Monitor_Tester|currentMode[1] ;
; 10:1               ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |Monitor_Tester|Selector1      ;
; 10:1               ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |Monitor_Tester|Selector5      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------+


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_divider:clock_divider|altpll:altpll_component ;
+-------------------------------+---------------------------------+--------------------------------+
; Parameter Name                ; Value                           ; Type                           ;
+-------------------------------+---------------------------------+--------------------------------+
; OPERATION_MODE                ; NORMAL                          ; Untyped                        ;
; PLL_TYPE                      ; AUTO                            ; Untyped                        ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=clock_divider ; Untyped                        ;
; QUALIFY_CONF_DONE             ; OFF                             ; Untyped                        ;
; COMPENSATE_CLOCK              ; CLK0                            ; Untyped                        ;
; SCAN_CHAIN                    ; LONG                            ; Untyped                        ;
; PRIMARY_CLOCK                 ; INCLK0                          ; Untyped                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000                           ; Signed Integer                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                               ; Untyped                        ;
; GATE_LOCK_SIGNAL              ; NO                              ; Untyped                        ;
; GATE_LOCK_COUNTER             ; 0                               ; Untyped                        ;
; LOCK_HIGH                     ; 1                               ; Untyped                        ;
; LOCK_LOW                      ; 1                               ; Untyped                        ;
; VALID_LOCK_MULTIPLIER         ; 1                               ; Untyped                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                               ; Untyped                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                             ; Untyped                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                             ; Untyped                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                             ; Untyped                        ;
; SKIP_VCO                      ; OFF                             ; Untyped                        ;
; SWITCH_OVER_COUNTER           ; 0                               ; Untyped                        ;
; SWITCH_OVER_TYPE              ; AUTO                            ; Untyped                        ;
; FEEDBACK_SOURCE               ; EXTCLK0                         ; Untyped                        ;
; BANDWIDTH                     ; 0                               ; Untyped                        ;
; BANDWIDTH_TYPE                ; AUTO                            ; Untyped                        ;
; SPREAD_FREQUENCY              ; 0                               ; Untyped                        ;
; DOWN_SPREAD                   ; 0                               ; Untyped                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                             ; Untyped                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                             ; Untyped                        ;
; CLK9_MULTIPLY_BY              ; 0                               ; Untyped                        ;
; CLK8_MULTIPLY_BY              ; 0                               ; Untyped                        ;
; CLK7_MULTIPLY_BY              ; 0                               ; Untyped                        ;
; CLK6_MULTIPLY_BY              ; 0                               ; Untyped                        ;
; CLK5_MULTIPLY_BY              ; 1                               ; Untyped                        ;
; CLK4_MULTIPLY_BY              ; 1                               ; Untyped                        ;
; CLK3_MULTIPLY_BY              ; 1                               ; Untyped                        ;
; CLK2_MULTIPLY_BY              ; 1                               ; Untyped                        ;
; CLK1_MULTIPLY_BY              ; 1                               ; Untyped                        ;
; CLK0_MULTIPLY_BY              ; 1007                            ; Signed Integer                 ;
; CLK9_DIVIDE_BY                ; 0                               ; Untyped                        ;
; CLK8_DIVIDE_BY                ; 0                               ; Untyped                        ;
; CLK7_DIVIDE_BY                ; 0                               ; Untyped                        ;
; CLK6_DIVIDE_BY                ; 0                               ; Untyped                        ;
; CLK5_DIVIDE_BY                ; 1                               ; Untyped                        ;
; CLK4_DIVIDE_BY                ; 1                               ; Untyped                        ;
; CLK3_DIVIDE_BY                ; 1                               ; Untyped                        ;
; CLK2_DIVIDE_BY                ; 1                               ; Untyped                        ;
; CLK1_DIVIDE_BY                ; 1                               ; Untyped                        ;
; CLK0_DIVIDE_BY                ; 2004                            ; Signed Integer                 ;
; CLK9_PHASE_SHIFT              ; 0                               ; Untyped                        ;
; CLK8_PHASE_SHIFT              ; 0                               ; Untyped                        ;
; CLK7_PHASE_SHIFT              ; 0                               ; Untyped                        ;
; CLK6_PHASE_SHIFT              ; 0                               ; Untyped                        ;
; CLK5_PHASE_SHIFT              ; 0                               ; Untyped                        ;
; CLK4_PHASE_SHIFT              ; 0                               ; Untyped                        ;
; CLK3_PHASE_SHIFT              ; 0                               ; Untyped                        ;
; CLK2_PHASE_SHIFT              ; 0                               ; Untyped                        ;
; CLK1_PHASE_SHIFT              ; 0                               ; Untyped                        ;
; CLK0_PHASE_SHIFT              ; 0                               ; Untyped                        ;
; CLK5_TIME_DELAY               ; 0                               ; Untyped                        ;
; CLK4_TIME_DELAY               ; 0                               ; Untyped                        ;
; CLK3_TIME_DELAY               ; 0                               ; Untyped                        ;
; CLK2_TIME_DELAY               ; 0                               ; Untyped                        ;
; CLK1_TIME_DELAY               ; 0                               ; Untyped                        ;
; CLK0_TIME_DELAY               ; 0                               ; Untyped                        ;
; CLK9_DUTY_CYCLE               ; 50                              ; Untyped                        ;
; CLK8_DUTY_CYCLE               ; 50                              ; Untyped                        ;
; CLK7_DUTY_CYCLE               ; 50                              ; Untyped                        ;
; CLK6_DUTY_CYCLE               ; 50                              ; Untyped                        ;
; CLK5_DUTY_CYCLE               ; 50                              ; Untyped                        ;
; CLK4_DUTY_CYCLE               ; 50                              ; Untyped                        ;
; CLK3_DUTY_CYCLE               ; 50                              ; Untyped                        ;
; CLK2_DUTY_CYCLE               ; 50                              ; Untyped                        ;
; CLK1_DUTY_CYCLE               ; 50                              ; Untyped                        ;
; CLK0_DUTY_CYCLE               ; 50                              ; Signed Integer                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                        ;
; LOCK_WINDOW_UI                ;  0.05                           ; Untyped                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                          ; Untyped                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                          ; Untyped                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                          ; Untyped                        ;
; DPA_MULTIPLY_BY               ; 0                               ; Untyped                        ;
; DPA_DIVIDE_BY                 ; 1                               ; Untyped                        ;
; DPA_DIVIDER                   ; 0                               ; Untyped                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                               ; Untyped                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                               ; Untyped                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                               ; Untyped                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                               ; Untyped                        ;
; EXTCLK3_DIVIDE_BY             ; 1                               ; Untyped                        ;
; EXTCLK2_DIVIDE_BY             ; 1                               ; Untyped                        ;
; EXTCLK1_DIVIDE_BY             ; 1                               ; Untyped                        ;
; EXTCLK0_DIVIDE_BY             ; 1                               ; Untyped                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                               ; Untyped                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                               ; Untyped                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                               ; Untyped                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                               ; Untyped                        ;
; EXTCLK3_TIME_DELAY            ; 0                               ; Untyped                        ;
; EXTCLK2_TIME_DELAY            ; 0                               ; Untyped                        ;
; EXTCLK1_TIME_DELAY            ; 0                               ; Untyped                        ;
; EXTCLK0_TIME_DELAY            ; 0                               ; Untyped                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                              ; Untyped                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                              ; Untyped                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                              ; Untyped                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                              ; Untyped                        ;
; VCO_MULTIPLY_BY               ; 0                               ; Untyped                        ;
; VCO_DIVIDE_BY                 ; 0                               ; Untyped                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                               ; Untyped                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                               ; Untyped                        ;
; VCO_MIN                       ; 0                               ; Untyped                        ;
; VCO_MAX                       ; 0                               ; Untyped                        ;
; VCO_CENTER                    ; 0                               ; Untyped                        ;
; PFD_MIN                       ; 0                               ; Untyped                        ;
; PFD_MAX                       ; 0                               ; Untyped                        ;
; M_INITIAL                     ; 0                               ; Untyped                        ;
; M                             ; 0                               ; Untyped                        ;
; N                             ; 1                               ; Untyped                        ;
; M2                            ; 1                               ; Untyped                        ;
; N2                            ; 1                               ; Untyped                        ;
; SS                            ; 1                               ; Untyped                        ;
; C0_HIGH                       ; 0                               ; Untyped                        ;
; C1_HIGH                       ; 0                               ; Untyped                        ;
; C2_HIGH                       ; 0                               ; Untyped                        ;
; C3_HIGH                       ; 0                               ; Untyped                        ;
; C4_HIGH                       ; 0                               ; Untyped                        ;
; C5_HIGH                       ; 0                               ; Untyped                        ;
; C6_HIGH                       ; 0                               ; Untyped                        ;
; C7_HIGH                       ; 0                               ; Untyped                        ;
; C8_HIGH                       ; 0                               ; Untyped                        ;
; C9_HIGH                       ; 0                               ; Untyped                        ;
; C0_LOW                        ; 0                               ; Untyped                        ;
; C1_LOW                        ; 0                               ; Untyped                        ;
; C2_LOW                        ; 0                               ; Untyped                        ;
; C3_LOW                        ; 0                               ; Untyped                        ;
; C4_LOW                        ; 0                               ; Untyped                        ;
; C5_LOW                        ; 0                               ; Untyped                        ;
; C6_LOW                        ; 0                               ; Untyped                        ;
; C7_LOW                        ; 0                               ; Untyped                        ;
; C8_LOW                        ; 0                               ; Untyped                        ;
; C9_LOW                        ; 0                               ; Untyped                        ;
; C0_INITIAL                    ; 0                               ; Untyped                        ;
; C1_INITIAL                    ; 0                               ; Untyped                        ;
; C2_INITIAL                    ; 0                               ; Untyped                        ;
; C3_INITIAL                    ; 0                               ; Untyped                        ;
; C4_INITIAL                    ; 0                               ; Untyped                        ;
; C5_INITIAL                    ; 0                               ; Untyped                        ;
; C6_INITIAL                    ; 0                               ; Untyped                        ;
; C7_INITIAL                    ; 0                               ; Untyped                        ;
; C8_INITIAL                    ; 0                               ; Untyped                        ;
; C9_INITIAL                    ; 0                               ; Untyped                        ;
; C0_MODE                       ; BYPASS                          ; Untyped                        ;
; C1_MODE                       ; BYPASS                          ; Untyped                        ;
; C2_MODE                       ; BYPASS                          ; Untyped                        ;
; C3_MODE                       ; BYPASS                          ; Untyped                        ;
; C4_MODE                       ; BYPASS                          ; Untyped                        ;
; C5_MODE                       ; BYPASS                          ; Untyped                        ;
; C6_MODE                       ; BYPASS                          ; Untyped                        ;
; C7_MODE                       ; BYPASS                          ; Untyped                        ;
; C8_MODE                       ; BYPASS                          ; Untyped                        ;
; C9_MODE                       ; BYPASS                          ; Untyped                        ;
; C0_PH                         ; 0                               ; Untyped                        ;
; C1_PH                         ; 0                               ; Untyped                        ;
; C2_PH                         ; 0                               ; Untyped                        ;
; C3_PH                         ; 0                               ; Untyped                        ;
; C4_PH                         ; 0                               ; Untyped                        ;
; C5_PH                         ; 0                               ; Untyped                        ;
; C6_PH                         ; 0                               ; Untyped                        ;
; C7_PH                         ; 0                               ; Untyped                        ;
; C8_PH                         ; 0                               ; Untyped                        ;
; C9_PH                         ; 0                               ; Untyped                        ;
; L0_HIGH                       ; 1                               ; Untyped                        ;
; L1_HIGH                       ; 1                               ; Untyped                        ;
; G0_HIGH                       ; 1                               ; Untyped                        ;
; G1_HIGH                       ; 1                               ; Untyped                        ;
; G2_HIGH                       ; 1                               ; Untyped                        ;
; G3_HIGH                       ; 1                               ; Untyped                        ;
; E0_HIGH                       ; 1                               ; Untyped                        ;
; E1_HIGH                       ; 1                               ; Untyped                        ;
; E2_HIGH                       ; 1                               ; Untyped                        ;
; E3_HIGH                       ; 1                               ; Untyped                        ;
; L0_LOW                        ; 1                               ; Untyped                        ;
; L1_LOW                        ; 1                               ; Untyped                        ;
; G0_LOW                        ; 1                               ; Untyped                        ;
; G1_LOW                        ; 1                               ; Untyped                        ;
; G2_LOW                        ; 1                               ; Untyped                        ;
; G3_LOW                        ; 1                               ; Untyped                        ;
; E0_LOW                        ; 1                               ; Untyped                        ;
; E1_LOW                        ; 1                               ; Untyped                        ;
; E2_LOW                        ; 1                               ; Untyped                        ;
; E3_LOW                        ; 1                               ; Untyped                        ;
; L0_INITIAL                    ; 1                               ; Untyped                        ;
; L1_INITIAL                    ; 1                               ; Untyped                        ;
; G0_INITIAL                    ; 1                               ; Untyped                        ;
; G1_INITIAL                    ; 1                               ; Untyped                        ;
; G2_INITIAL                    ; 1                               ; Untyped                        ;
; G3_INITIAL                    ; 1                               ; Untyped                        ;
; E0_INITIAL                    ; 1                               ; Untyped                        ;
; E1_INITIAL                    ; 1                               ; Untyped                        ;
; E2_INITIAL                    ; 1                               ; Untyped                        ;
; E3_INITIAL                    ; 1                               ; Untyped                        ;
; L0_MODE                       ; BYPASS                          ; Untyped                        ;
; L1_MODE                       ; BYPASS                          ; Untyped                        ;
; G0_MODE                       ; BYPASS                          ; Untyped                        ;
; G1_MODE                       ; BYPASS                          ; Untyped                        ;
; G2_MODE                       ; BYPASS                          ; Untyped                        ;
; G3_MODE                       ; BYPASS                          ; Untyped                        ;
; E0_MODE                       ; BYPASS                          ; Untyped                        ;
; E1_MODE                       ; BYPASS                          ; Untyped                        ;
; E2_MODE                       ; BYPASS                          ; Untyped                        ;
; E3_MODE                       ; BYPASS                          ; Untyped                        ;
; L0_PH                         ; 0                               ; Untyped                        ;
; L1_PH                         ; 0                               ; Untyped                        ;
; G0_PH                         ; 0                               ; Untyped                        ;
; G1_PH                         ; 0                               ; Untyped                        ;
; G2_PH                         ; 0                               ; Untyped                        ;
; G3_PH                         ; 0                               ; Untyped                        ;
; E0_PH                         ; 0                               ; Untyped                        ;
; E1_PH                         ; 0                               ; Untyped                        ;
; E2_PH                         ; 0                               ; Untyped                        ;
; E3_PH                         ; 0                               ; Untyped                        ;
; M_PH                          ; 0                               ; Untyped                        ;
; C1_USE_CASC_IN                ; OFF                             ; Untyped                        ;
; C2_USE_CASC_IN                ; OFF                             ; Untyped                        ;
; C3_USE_CASC_IN                ; OFF                             ; Untyped                        ;
; C4_USE_CASC_IN                ; OFF                             ; Untyped                        ;
; C5_USE_CASC_IN                ; OFF                             ; Untyped                        ;
; C6_USE_CASC_IN                ; OFF                             ; Untyped                        ;
; C7_USE_CASC_IN                ; OFF                             ; Untyped                        ;
; C8_USE_CASC_IN                ; OFF                             ; Untyped                        ;
; C9_USE_CASC_IN                ; OFF                             ; Untyped                        ;
; CLK0_COUNTER                  ; G0                              ; Untyped                        ;
; CLK1_COUNTER                  ; G0                              ; Untyped                        ;
; CLK2_COUNTER                  ; G0                              ; Untyped                        ;
; CLK3_COUNTER                  ; G0                              ; Untyped                        ;
; CLK4_COUNTER                  ; G0                              ; Untyped                        ;
; CLK5_COUNTER                  ; G0                              ; Untyped                        ;
; CLK6_COUNTER                  ; E0                              ; Untyped                        ;
; CLK7_COUNTER                  ; E1                              ; Untyped                        ;
; CLK8_COUNTER                  ; E2                              ; Untyped                        ;
; CLK9_COUNTER                  ; E3                              ; Untyped                        ;
; L0_TIME_DELAY                 ; 0                               ; Untyped                        ;
; L1_TIME_DELAY                 ; 0                               ; Untyped                        ;
; G0_TIME_DELAY                 ; 0                               ; Untyped                        ;
; G1_TIME_DELAY                 ; 0                               ; Untyped                        ;
; G2_TIME_DELAY                 ; 0                               ; Untyped                        ;
; G3_TIME_DELAY                 ; 0                               ; Untyped                        ;
; E0_TIME_DELAY                 ; 0                               ; Untyped                        ;
; E1_TIME_DELAY                 ; 0                               ; Untyped                        ;
; E2_TIME_DELAY                 ; 0                               ; Untyped                        ;
; E3_TIME_DELAY                 ; 0                               ; Untyped                        ;
; M_TIME_DELAY                  ; 0                               ; Untyped                        ;
; N_TIME_DELAY                  ; 0                               ; Untyped                        ;
; EXTCLK3_COUNTER               ; E3                              ; Untyped                        ;
; EXTCLK2_COUNTER               ; E2                              ; Untyped                        ;
; EXTCLK1_COUNTER               ; E1                              ; Untyped                        ;
; EXTCLK0_COUNTER               ; E0                              ; Untyped                        ;
; ENABLE0_COUNTER               ; L0                              ; Untyped                        ;
; ENABLE1_COUNTER               ; L0                              ; Untyped                        ;
; CHARGE_PUMP_CURRENT           ; 2                               ; Untyped                        ;
; LOOP_FILTER_R                 ;  1.000000                       ; Untyped                        ;
; LOOP_FILTER_C                 ; 5                               ; Untyped                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                            ; Untyped                        ;
; LOOP_FILTER_R_BITS            ; 9999                            ; Untyped                        ;
; LOOP_FILTER_C_BITS            ; 9999                            ; Untyped                        ;
; VCO_POST_SCALE                ; 0                               ; Untyped                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                               ; Untyped                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                               ; Untyped                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                               ; Untyped                        ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                          ; Untyped                        ;
; PORT_CLKENA0                  ; PORT_UNUSED                     ; Untyped                        ;
; PORT_CLKENA1                  ; PORT_UNUSED                     ; Untyped                        ;
; PORT_CLKENA2                  ; PORT_UNUSED                     ; Untyped                        ;
; PORT_CLKENA3                  ; PORT_UNUSED                     ; Untyped                        ;
; PORT_CLKENA4                  ; PORT_UNUSED                     ; Untyped                        ;
; PORT_CLKENA5                  ; PORT_UNUSED                     ; Untyped                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY               ; Untyped                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY               ; Untyped                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY               ; Untyped                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY               ; Untyped                        ;
; PORT_EXTCLK0                  ; PORT_UNUSED                     ; Untyped                        ;
; PORT_EXTCLK1                  ; PORT_UNUSED                     ; Untyped                        ;
; PORT_EXTCLK2                  ; PORT_UNUSED                     ; Untyped                        ;
; PORT_EXTCLK3                  ; PORT_UNUSED                     ; Untyped                        ;
; PORT_CLKBAD0                  ; PORT_UNUSED                     ; Untyped                        ;
; PORT_CLKBAD1                  ; PORT_UNUSED                     ; Untyped                        ;
; PORT_CLK0                     ; PORT_USED                       ; Untyped                        ;
; PORT_CLK1                     ; PORT_UNUSED                     ; Untyped                        ;
; PORT_CLK2                     ; PORT_UNUSED                     ; Untyped                        ;
; PORT_CLK3                     ; PORT_UNUSED                     ; Untyped                        ;
; PORT_CLK4                     ; PORT_UNUSED                     ; Untyped                        ;
; PORT_CLK5                     ; PORT_UNUSED                     ; Untyped                        ;
; PORT_CLK6                     ; PORT_UNUSED                     ; Untyped                        ;
; PORT_CLK7                     ; PORT_UNUSED                     ; Untyped                        ;
; PORT_CLK8                     ; PORT_UNUSED                     ; Untyped                        ;
; PORT_CLK9                     ; PORT_UNUSED                     ; Untyped                        ;
; PORT_SCANDATA                 ; PORT_UNUSED                     ; Untyped                        ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                     ; Untyped                        ;
; PORT_SCANDONE                 ; PORT_UNUSED                     ; Untyped                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY               ; Untyped                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY               ; Untyped                        ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                     ; Untyped                        ;
; PORT_CLKLOSS                  ; PORT_UNUSED                     ; Untyped                        ;
; PORT_INCLK1                   ; PORT_UNUSED                     ; Untyped                        ;
; PORT_INCLK0                   ; PORT_USED                       ; Untyped                        ;
; PORT_FBIN                     ; PORT_UNUSED                     ; Untyped                        ;
; PORT_PLLENA                   ; PORT_UNUSED                     ; Untyped                        ;
; PORT_CLKSWITCH                ; PORT_UNUSED                     ; Untyped                        ;
; PORT_ARESET                   ; PORT_UNUSED                     ; Untyped                        ;
; PORT_PFDENA                   ; PORT_UNUSED                     ; Untyped                        ;
; PORT_SCANCLK                  ; PORT_UNUSED                     ; Untyped                        ;
; PORT_SCANACLR                 ; PORT_UNUSED                     ; Untyped                        ;
; PORT_SCANREAD                 ; PORT_UNUSED                     ; Untyped                        ;
; PORT_SCANWRITE                ; PORT_UNUSED                     ; Untyped                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY               ; Untyped                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY               ; Untyped                        ;
; PORT_LOCKED                   ; PORT_USED                       ; Untyped                        ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                     ; Untyped                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY               ; Untyped                        ;
; PORT_PHASEDONE                ; PORT_UNUSED                     ; Untyped                        ;
; PORT_PHASESTEP                ; PORT_UNUSED                     ; Untyped                        ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                     ; Untyped                        ;
; PORT_SCANCLKENA               ; PORT_UNUSED                     ; Untyped                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                     ; Untyped                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY               ; Untyped                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY               ; Untyped                        ;
; M_TEST_SOURCE                 ; 5                               ; Untyped                        ;
; C0_TEST_SOURCE                ; 5                               ; Untyped                        ;
; C1_TEST_SOURCE                ; 5                               ; Untyped                        ;
; C2_TEST_SOURCE                ; 5                               ; Untyped                        ;
; C3_TEST_SOURCE                ; 5                               ; Untyped                        ;
; C4_TEST_SOURCE                ; 5                               ; Untyped                        ;
; C5_TEST_SOURCE                ; 5                               ; Untyped                        ;
; C6_TEST_SOURCE                ; 5                               ; Untyped                        ;
; C7_TEST_SOURCE                ; 5                               ; Untyped                        ;
; C8_TEST_SOURCE                ; 5                               ; Untyped                        ;
; C9_TEST_SOURCE                ; 5                               ; Untyped                        ;
; CBXI_PARAMETER                ; clock_divider_altpll            ; Untyped                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO                            ; Untyped                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                               ; Untyped                        ;
; WIDTH_CLOCK                   ; 5                               ; Signed Integer                 ;
; WIDTH_PHASECOUNTERSELECT      ; 4                               ; Untyped                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF                             ; Untyped                        ;
; DEVICE_FAMILY                 ; MAX 10                          ; Untyped                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                          ; Untyped                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                             ; Untyped                        ;
; AUTO_CARRY_CHAINS             ; ON                              ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS          ; OFF                             ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS           ; ON                              ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF                             ; IGNORE_CASCADE                 ;
+-------------------------------+---------------------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                        ;
+-------------------------------+-----------------------------------------------------+
; Name                          ; Value                                               ;
+-------------------------------+-----------------------------------------------------+
; Number of entity instances    ; 1                                                   ;
; Entity Instance               ; clock_divider:clock_divider|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                              ;
;     -- PLL_TYPE               ; AUTO                                                ;
;     -- PRIMARY_CLOCK          ; INCLK0                                              ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                               ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                   ;
;     -- VCO_MULTIPLY_BY        ; 0                                                   ;
;     -- VCO_DIVIDE_BY          ; 0                                                   ;
+-------------------------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "screenSaverPattern:screenSavePattern"                                                                                                                                   ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; red   ; Output ; Warning  ; Output or bidir port (4 bits) is smaller than the port expression (10 bits) it drives.  The 6 most-significant bit(s) in the port expression will be connected to GND. ;
; green ; Output ; Warning  ; Output or bidir port (4 bits) is smaller than the port expression (10 bits) it drives.  The 6 most-significant bit(s) in the port expression will be connected to GND. ;
; blue  ; Output ; Warning  ; Output or bidir port (4 bits) is smaller than the port expression (10 bits) it drives.  The 6 most-significant bit(s) in the port expression will be connected to GND. ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gridPattern:gridPattern"                                                                                                                                                ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; red   ; Output ; Warning  ; Output or bidir port (4 bits) is smaller than the port expression (10 bits) it drives.  The 6 most-significant bit(s) in the port expression will be connected to GND. ;
; green ; Output ; Warning  ; Output or bidir port (4 bits) is smaller than the port expression (10 bits) it drives.  The 6 most-significant bit(s) in the port expression will be connected to GND. ;
; blue  ; Output ; Warning  ; Output or bidir port (4 bits) is smaller than the port expression (10 bits) it drives.  The 6 most-significant bit(s) in the port expression will be connected to GND. ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fillColorPattern:fillColorPattern4"                                                                                                                                                            ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; redLevel         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; redLevel[3..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; greenLevel       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; greenLevel[3..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; blueLevel        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; blueLevel[3..0]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; red              ; Output ; Warning  ; Output or bidir port (4 bits) is smaller than the port expression (10 bits) it drives.  The 6 most-significant bit(s) in the port expression will be connected to GND.             ;
; green            ; Output ; Warning  ; Output or bidir port (4 bits) is smaller than the port expression (10 bits) it drives.  The 6 most-significant bit(s) in the port expression will be connected to GND.             ;
; blue             ; Output ; Warning  ; Output or bidir port (4 bits) is smaller than the port expression (10 bits) it drives.  The 6 most-significant bit(s) in the port expression will be connected to GND.             ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fillColorPattern:fillColorPattern3"                                                                                                                                                            ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; redLevel         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; redLevel[3..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; greenLevel       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; greenLevel[3..0] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; blueLevel        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; blueLevel[3..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; red              ; Output ; Warning  ; Output or bidir port (4 bits) is smaller than the port expression (10 bits) it drives.  The 6 most-significant bit(s) in the port expression will be connected to GND.             ;
; green            ; Output ; Warning  ; Output or bidir port (4 bits) is smaller than the port expression (10 bits) it drives.  The 6 most-significant bit(s) in the port expression will be connected to GND.             ;
; blue             ; Output ; Warning  ; Output or bidir port (4 bits) is smaller than the port expression (10 bits) it drives.  The 6 most-significant bit(s) in the port expression will be connected to GND.             ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fillColorPattern:fillColorPattern2"                                                                                                                                                            ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; redLevel         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; redLevel[3..0]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; greenLevel       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; greenLevel[3..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; blueLevel        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; blueLevel[3..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; red              ; Output ; Warning  ; Output or bidir port (4 bits) is smaller than the port expression (10 bits) it drives.  The 6 most-significant bit(s) in the port expression will be connected to GND.             ;
; green            ; Output ; Warning  ; Output or bidir port (4 bits) is smaller than the port expression (10 bits) it drives.  The 6 most-significant bit(s) in the port expression will be connected to GND.             ;
; blue             ; Output ; Warning  ; Output or bidir port (4 bits) is smaller than the port expression (10 bits) it drives.  The 6 most-significant bit(s) in the port expression will be connected to GND.             ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fillColorPattern:fillColorPattern1"                                                                                                                                                            ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                            ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; redLevel         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; redLevel[3..0]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; greenLevel       ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; greenLevel[3..0] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; blueLevel        ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (4 bits) it drives.  The 28 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; blueLevel[3..0]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; red              ; Output ; Warning  ; Output or bidir port (4 bits) is smaller than the port expression (10 bits) it drives.  The 6 most-significant bit(s) in the port expression will be connected to GND.             ;
; green            ; Output ; Warning  ; Output or bidir port (4 bits) is smaller than the port expression (10 bits) it drives.  The 6 most-significant bit(s) in the port expression will be connected to GND.             ;
; blue             ; Output ; Warning  ; Output or bidir port (4 bits) is smaller than the port expression (10 bits) it drives.  The 6 most-significant bit(s) in the port expression will be connected to GND.             ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tvPattern:tvPattern"                                                                                                                                                    ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; red   ; Output ; Warning  ; Output or bidir port (4 bits) is smaller than the port expression (10 bits) it drives.  The 6 most-significant bit(s) in the port expression will be connected to GND. ;
; green ; Output ; Warning  ; Output or bidir port (4 bits) is smaller than the port expression (10 bits) it drives.  The 6 most-significant bit(s) in the port expression will be connected to GND. ;
; blue  ; Output ; Warning  ; Output or bidir port (4 bits) is smaller than the port expression (10 bits) it drives.  The 6 most-significant bit(s) in the port expression will be connected to GND. ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_divider:clock_divider"                                                                               ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; locked ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 28                          ;
; cycloneiii_ff         ; 123                         ;
;     ENA               ; 14                          ;
;     ENA SCLR          ; 10                          ;
;     SCLR              ; 84                          ;
;     plain             ; 15                          ;
; cycloneiii_lcell_comb ; 303                         ;
;     arith             ; 139                         ;
;         2 data inputs ; 119                         ;
;         3 data inputs ; 20                          ;
;     normal            ; 164                         ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 14                          ;
;         2 data inputs ; 15                          ;
;         3 data inputs ; 21                          ;
;         4 data inputs ; 111                         ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 10.00                       ;
; Average LUT depth     ; 4.54                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition
    Info: Processing started: Fri Dec  9 16:32:39 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_Tester -c VGA_Tester
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file screenSaverPattern.v
    Info (12023): Found entity 1: screenSaverPattern File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/screenSaverPattern.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file Monitor_Tester.v
    Info (12023): Found entity 1: Monitor_Tester File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file VGA.v
    Info (12023): Found entity 1: VGA File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/VGA.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clock_divider.v
    Info (12023): Found entity 1: clock_divider File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/clock_divider.v Line: 40
Warning (10263): Verilog HDL Event Control warning at tvPattern.v(8): event expression contains "|" or "||" File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/tvPattern.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file tvPattern.v
    Info (12023): Found entity 1: tvPattern File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/tvPattern.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fillColorPattern.v
    Info (12023): Found entity 1: fillColorPattern File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/fillColorPattern.v Line: 1
Warning (10263): Verilog HDL Event Control warning at gridPattern.v(9): event expression contains "|" or "||" File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/gridPattern.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file gridPattern.v
    Info (12023): Found entity 1: gridPattern File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/gridPattern.v Line: 1
Info (12021): Found 3 design units, including 3 entities, in source file debounce.v
    Info (12023): Found entity 1: debounce File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/debounce.v Line: 1
    Info (12023): Found entity 2: clock_div File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/debounce.v Line: 13
    Info (12023): Found entity 3: my_dff File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/debounce.v Line: 24
Warning (10236): Verilog HDL Implicit Net warning at Monitor_Tester.v(149): created implicit net for "btn_next" File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 149
Info (12127): Elaborating entity "Monitor_Tester" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at Monitor_Tester.v(54): truncated value with size 32 to match size of target (31) File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 54
Warning (10230): Verilog HDL assignment warning at Monitor_Tester.v(105): truncated value with size 32 to match size of target (5) File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 105
Warning (10230): Verilog HDL assignment warning at Monitor_Tester.v(110): truncated value with size 32 to match size of target (5) File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 110
Warning (10230): Verilog HDL assignment warning at Monitor_Tester.v(111): truncated value with size 32 to match size of target (5) File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 111
Warning (10235): Verilog HDL Always Construct warning at Monitor_Tester.v(153): variable "canDisplayImage" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 153
Warning (10235): Verilog HDL Always Construct warning at Monitor_Tester.v(157): variable "red1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 157
Warning (10230): Verilog HDL assignment warning at Monitor_Tester.v(157): truncated value with size 10 to match size of target (4) File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 157
Warning (10235): Verilog HDL Always Construct warning at Monitor_Tester.v(158): variable "green1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 158
Warning (10230): Verilog HDL assignment warning at Monitor_Tester.v(158): truncated value with size 10 to match size of target (4) File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 158
Warning (10235): Verilog HDL Always Construct warning at Monitor_Tester.v(159): variable "blue1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 159
Warning (10230): Verilog HDL assignment warning at Monitor_Tester.v(159): truncated value with size 10 to match size of target (4) File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 159
Warning (10235): Verilog HDL Always Construct warning at Monitor_Tester.v(163): variable "red2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 163
Warning (10230): Verilog HDL assignment warning at Monitor_Tester.v(163): truncated value with size 10 to match size of target (4) File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 163
Warning (10235): Verilog HDL Always Construct warning at Monitor_Tester.v(164): variable "green2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 164
Warning (10230): Verilog HDL assignment warning at Monitor_Tester.v(164): truncated value with size 10 to match size of target (4) File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 164
Warning (10235): Verilog HDL Always Construct warning at Monitor_Tester.v(165): variable "blue2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 165
Warning (10230): Verilog HDL assignment warning at Monitor_Tester.v(165): truncated value with size 10 to match size of target (4) File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 165
Warning (10235): Verilog HDL Always Construct warning at Monitor_Tester.v(169): variable "red3" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 169
Warning (10230): Verilog HDL assignment warning at Monitor_Tester.v(169): truncated value with size 10 to match size of target (4) File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 169
Warning (10235): Verilog HDL Always Construct warning at Monitor_Tester.v(170): variable "green3" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 170
Warning (10230): Verilog HDL assignment warning at Monitor_Tester.v(170): truncated value with size 10 to match size of target (4) File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 170
Warning (10235): Verilog HDL Always Construct warning at Monitor_Tester.v(171): variable "blue3" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 171
Warning (10230): Verilog HDL assignment warning at Monitor_Tester.v(171): truncated value with size 10 to match size of target (4) File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 171
Warning (10235): Verilog HDL Always Construct warning at Monitor_Tester.v(176): variable "red4" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 176
Warning (10230): Verilog HDL assignment warning at Monitor_Tester.v(176): truncated value with size 10 to match size of target (4) File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 176
Warning (10235): Verilog HDL Always Construct warning at Monitor_Tester.v(177): variable "green4" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 177
Warning (10230): Verilog HDL assignment warning at Monitor_Tester.v(177): truncated value with size 10 to match size of target (4) File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 177
Warning (10235): Verilog HDL Always Construct warning at Monitor_Tester.v(178): variable "blue4" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 178
Warning (10230): Verilog HDL assignment warning at Monitor_Tester.v(178): truncated value with size 10 to match size of target (4) File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 178
Warning (10235): Verilog HDL Always Construct warning at Monitor_Tester.v(182): variable "red5" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 182
Warning (10230): Verilog HDL assignment warning at Monitor_Tester.v(182): truncated value with size 10 to match size of target (4) File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 182
Warning (10235): Verilog HDL Always Construct warning at Monitor_Tester.v(183): variable "green5" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 183
Warning (10230): Verilog HDL assignment warning at Monitor_Tester.v(183): truncated value with size 10 to match size of target (4) File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 183
Warning (10235): Verilog HDL Always Construct warning at Monitor_Tester.v(184): variable "blue5" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 184
Warning (10230): Verilog HDL assignment warning at Monitor_Tester.v(184): truncated value with size 10 to match size of target (4) File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 184
Warning (10235): Verilog HDL Always Construct warning at Monitor_Tester.v(188): variable "red6" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 188
Warning (10230): Verilog HDL assignment warning at Monitor_Tester.v(188): truncated value with size 10 to match size of target (4) File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 188
Warning (10235): Verilog HDL Always Construct warning at Monitor_Tester.v(189): variable "green6" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 189
Warning (10230): Verilog HDL assignment warning at Monitor_Tester.v(189): truncated value with size 10 to match size of target (4) File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 189
Warning (10235): Verilog HDL Always Construct warning at Monitor_Tester.v(190): variable "blue6" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 190
Warning (10230): Verilog HDL assignment warning at Monitor_Tester.v(190): truncated value with size 10 to match size of target (4) File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 190
Warning (10235): Verilog HDL Always Construct warning at Monitor_Tester.v(194): variable "red7" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 194
Warning (10230): Verilog HDL assignment warning at Monitor_Tester.v(194): truncated value with size 10 to match size of target (4) File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 194
Warning (10235): Verilog HDL Always Construct warning at Monitor_Tester.v(195): variable "green7" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 195
Warning (10230): Verilog HDL assignment warning at Monitor_Tester.v(195): truncated value with size 10 to match size of target (4) File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 195
Warning (10235): Verilog HDL Always Construct warning at Monitor_Tester.v(196): variable "blue7" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 196
Warning (10230): Verilog HDL assignment warning at Monitor_Tester.v(196): truncated value with size 10 to match size of target (4) File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 196
Warning (10235): Verilog HDL Always Construct warning at Monitor_Tester.v(201): variable "currentMode" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 201
Warning (10235): Verilog HDL Always Construct warning at Monitor_Tester.v(204): variable "red1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 204
Warning (10230): Verilog HDL assignment warning at Monitor_Tester.v(204): truncated value with size 10 to match size of target (4) File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 204
Warning (10235): Verilog HDL Always Construct warning at Monitor_Tester.v(205): variable "green1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 205
Warning (10230): Verilog HDL assignment warning at Monitor_Tester.v(205): truncated value with size 10 to match size of target (4) File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 205
Warning (10235): Verilog HDL Always Construct warning at Monitor_Tester.v(206): variable "blue1" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 206
Warning (10230): Verilog HDL assignment warning at Monitor_Tester.v(206): truncated value with size 10 to match size of target (4) File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 206
Warning (10235): Verilog HDL Always Construct warning at Monitor_Tester.v(210): variable "red2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 210
Warning (10230): Verilog HDL assignment warning at Monitor_Tester.v(210): truncated value with size 10 to match size of target (4) File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 210
Warning (10235): Verilog HDL Always Construct warning at Monitor_Tester.v(211): variable "green2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 211
Warning (10230): Verilog HDL assignment warning at Monitor_Tester.v(211): truncated value with size 10 to match size of target (4) File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 211
Warning (10235): Verilog HDL Always Construct warning at Monitor_Tester.v(212): variable "blue2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 212
Warning (10230): Verilog HDL assignment warning at Monitor_Tester.v(212): truncated value with size 10 to match size of target (4) File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 212
Warning (10235): Verilog HDL Always Construct warning at Monitor_Tester.v(216): variable "red3" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 216
Warning (10230): Verilog HDL assignment warning at Monitor_Tester.v(216): truncated value with size 10 to match size of target (4) File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 216
Warning (10235): Verilog HDL Always Construct warning at Monitor_Tester.v(217): variable "green3" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 217
Warning (10230): Verilog HDL assignment warning at Monitor_Tester.v(217): truncated value with size 10 to match size of target (4) File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 217
Warning (10235): Verilog HDL Always Construct warning at Monitor_Tester.v(218): variable "blue3" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 218
Warning (10230): Verilog HDL assignment warning at Monitor_Tester.v(218): truncated value with size 10 to match size of target (4) File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 218
Warning (10235): Verilog HDL Always Construct warning at Monitor_Tester.v(223): variable "red4" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 223
Warning (10230): Verilog HDL assignment warning at Monitor_Tester.v(223): truncated value with size 10 to match size of target (4) File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 223
Warning (10235): Verilog HDL Always Construct warning at Monitor_Tester.v(224): variable "green4" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 224
Warning (10230): Verilog HDL assignment warning at Monitor_Tester.v(224): truncated value with size 10 to match size of target (4) File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 224
Warning (10235): Verilog HDL Always Construct warning at Monitor_Tester.v(225): variable "blue4" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 225
Warning (10230): Verilog HDL assignment warning at Monitor_Tester.v(225): truncated value with size 10 to match size of target (4) File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 225
Warning (10235): Verilog HDL Always Construct warning at Monitor_Tester.v(229): variable "red5" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 229
Warning (10230): Verilog HDL assignment warning at Monitor_Tester.v(229): truncated value with size 10 to match size of target (4) File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 229
Warning (10235): Verilog HDL Always Construct warning at Monitor_Tester.v(230): variable "green5" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 230
Warning (10230): Verilog HDL assignment warning at Monitor_Tester.v(230): truncated value with size 10 to match size of target (4) File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 230
Warning (10235): Verilog HDL Always Construct warning at Monitor_Tester.v(231): variable "blue5" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 231
Warning (10230): Verilog HDL assignment warning at Monitor_Tester.v(231): truncated value with size 10 to match size of target (4) File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 231
Warning (10235): Verilog HDL Always Construct warning at Monitor_Tester.v(235): variable "red6" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 235
Warning (10230): Verilog HDL assignment warning at Monitor_Tester.v(235): truncated value with size 10 to match size of target (4) File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 235
Warning (10235): Verilog HDL Always Construct warning at Monitor_Tester.v(236): variable "green6" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 236
Warning (10230): Verilog HDL assignment warning at Monitor_Tester.v(236): truncated value with size 10 to match size of target (4) File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 236
Warning (10235): Verilog HDL Always Construct warning at Monitor_Tester.v(237): variable "blue6" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 237
Warning (10230): Verilog HDL assignment warning at Monitor_Tester.v(237): truncated value with size 10 to match size of target (4) File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 237
Warning (10235): Verilog HDL Always Construct warning at Monitor_Tester.v(241): variable "red7" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 241
Warning (10230): Verilog HDL assignment warning at Monitor_Tester.v(241): truncated value with size 10 to match size of target (4) File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 241
Warning (10235): Verilog HDL Always Construct warning at Monitor_Tester.v(242): variable "green7" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 242
Warning (10230): Verilog HDL assignment warning at Monitor_Tester.v(242): truncated value with size 10 to match size of target (4) File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 242
Warning (10235): Verilog HDL Always Construct warning at Monitor_Tester.v(243): variable "blue7" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 243
Warning (10230): Verilog HDL assignment warning at Monitor_Tester.v(243): truncated value with size 10 to match size of target (4) File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 243
Warning (10270): Verilog HDL Case Statement warning at Monitor_Tester.v(201): incomplete case statement has no default case item File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 201
Info (10264): Verilog HDL Case Statement information at Monitor_Tester.v(154): all case item expressions in this case statement are onehot File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 154
Warning (10240): Verilog HDL Always Construct warning at Monitor_Tester.v(151): inferring latch(es) for variable "red", which holds its previous value in one or more paths through the always construct File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 151
Warning (10240): Verilog HDL Always Construct warning at Monitor_Tester.v(151): inferring latch(es) for variable "green", which holds its previous value in one or more paths through the always construct File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 151
Warning (10240): Verilog HDL Always Construct warning at Monitor_Tester.v(151): inferring latch(es) for variable "blue", which holds its previous value in one or more paths through the always construct File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 151
Warning (10034): Output port "testLED" at Monitor_Tester.v(23) has no driver File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 23
Info (10041): Inferred latch for "blue[0]" at Monitor_Tester.v(151) File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 151
Info (10041): Inferred latch for "blue[1]" at Monitor_Tester.v(151) File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 151
Info (10041): Inferred latch for "blue[2]" at Monitor_Tester.v(151) File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 151
Info (10041): Inferred latch for "blue[3]" at Monitor_Tester.v(151) File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 151
Info (10041): Inferred latch for "green[0]" at Monitor_Tester.v(151) File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 151
Info (10041): Inferred latch for "green[1]" at Monitor_Tester.v(151) File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 151
Info (10041): Inferred latch for "green[2]" at Monitor_Tester.v(151) File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 151
Info (10041): Inferred latch for "green[3]" at Monitor_Tester.v(151) File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 151
Info (10041): Inferred latch for "red[0]" at Monitor_Tester.v(151) File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 151
Info (10041): Inferred latch for "red[1]" at Monitor_Tester.v(151) File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 151
Info (10041): Inferred latch for "red[2]" at Monitor_Tester.v(151) File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 151
Info (10041): Inferred latch for "red[3]" at Monitor_Tester.v(151) File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 151
Info (12128): Elaborating entity "clock_divider" for hierarchy "clock_divider:clock_divider" File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 44
Info (12128): Elaborating entity "altpll" for hierarchy "clock_divider:clock_divider|altpll:altpll_component" File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/clock_divider.v Line: 95
Info (12130): Elaborated megafunction instantiation "clock_divider:clock_divider|altpll:altpll_component" File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/clock_divider.v Line: 95
Info (12133): Instantiated megafunction "clock_divider:clock_divider|altpll:altpll_component" with the following parameter: File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/clock_divider.v Line: 95
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2004"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1007"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=clock_divider"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/clock_divider_altpll.v
    Info (12023): Found entity 1: clock_divider_altpll File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/db/clock_divider_altpll.v Line: 30
Info (12128): Elaborating entity "clock_divider_altpll" for hierarchy "clock_divider:clock_divider|altpll:altpll_component|clock_divider_altpll:auto_generated" File: /home/nai1ka/intelFPGA_lite/21.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "debounce" for hierarchy "debounce:debounce1" File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 51
Info (12128): Elaborating entity "clock_div" for hierarchy "debounce:debounce1|clock_div:u1" File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/debounce.v Line: 4
Warning (10230): Verilog HDL assignment warning at debounce.v(19): truncated value with size 32 to match size of target (27) File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/debounce.v Line: 19
Info (12128): Elaborating entity "my_dff" for hierarchy "debounce:debounce1|my_dff:d0" File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/debounce.v Line: 5
Info (12128): Elaborating entity "VGA" for hierarchy "VGA:VGA" File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 83
Warning (10230): Verilog HDL assignment warning at VGA.v(14): truncated value with size 32 to match size of target (10) File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/VGA.v Line: 14
Warning (10230): Verilog HDL assignment warning at VGA.v(24): truncated value with size 32 to match size of target (10) File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/VGA.v Line: 24
Warning (10230): Verilog HDL assignment warning at VGA.v(32): truncated value with size 32 to match size of target (10) File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/VGA.v Line: 32
Warning (10230): Verilog HDL assignment warning at VGA.v(34): truncated value with size 32 to match size of target (10) File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/VGA.v Line: 34
Warning (10230): Verilog HDL assignment warning at VGA.v(38): truncated value with size 32 to match size of target (1) File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/VGA.v Line: 38
Warning (10230): Verilog HDL assignment warning at VGA.v(39): truncated value with size 32 to match size of target (1) File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/VGA.v Line: 39
Info (12128): Elaborating entity "tvPattern" for hierarchy "tvPattern:tvPattern" File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 118
Info (12128): Elaborating entity "fillColorPattern" for hierarchy "fillColorPattern:fillColorPattern1" File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 124
Info (12128): Elaborating entity "gridPattern" for hierarchy "gridPattern:gridPattern" File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 144
Warning (10230): Verilog HDL assignment warning at gridPattern.v(12): truncated value with size 32 to match size of target (4) File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/gridPattern.v Line: 12
Warning (10230): Verilog HDL assignment warning at gridPattern.v(13): truncated value with size 32 to match size of target (4) File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/gridPattern.v Line: 13
Warning (10230): Verilog HDL assignment warning at gridPattern.v(14): truncated value with size 32 to match size of target (4) File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/gridPattern.v Line: 14
Info (12128): Elaborating entity "screenSaverPattern" for hierarchy "screenSaverPattern:screenSavePattern" File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 149
Warning (10230): Verilog HDL assignment warning at screenSaverPattern.v(19): truncated value with size 32 to match size of target (31) File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/screenSaverPattern.v Line: 19
Warning (10230): Verilog HDL assignment warning at screenSaverPattern.v(22): truncated value with size 32 to match size of target (10) File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/screenSaverPattern.v Line: 22
Warning (10230): Verilog HDL assignment warning at screenSaverPattern.v(30): truncated value with size 32 to match size of target (4) File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/screenSaverPattern.v Line: 30
Warning (10230): Verilog HDL assignment warning at screenSaverPattern.v(31): truncated value with size 32 to match size of target (4) File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/screenSaverPattern.v Line: 31
Warning (10230): Verilog HDL assignment warning at screenSaverPattern.v(32): truncated value with size 32 to match size of target (4) File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/screenSaverPattern.v Line: 32
Warning (12241): 8 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "red[1]$latch" merged with LATCH primitive "red[0]$latch" File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 151
    Info (13026): Duplicate LATCH primitive "red[2]$latch" merged with LATCH primitive "red[0]$latch" File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 151
    Info (13026): Duplicate LATCH primitive "red[3]$latch" merged with LATCH primitive "red[0]$latch" File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 151
    Info (13026): Duplicate LATCH primitive "blue[1]$latch" merged with LATCH primitive "blue[0]$latch" File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 151
    Info (13026): Duplicate LATCH primitive "blue[2]$latch" merged with LATCH primitive "blue[0]$latch" File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 151
    Info (13026): Duplicate LATCH primitive "blue[3]$latch" merged with LATCH primitive "blue[0]$latch" File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 151
    Info (13026): Duplicate LATCH primitive "green[1]$latch" merged with LATCH primitive "green[0]$latch" File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 151
    Info (13026): Duplicate LATCH primitive "green[2]$latch" merged with LATCH primitive "green[0]$latch" File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 151
    Info (13026): Duplicate LATCH primitive "green[3]$latch" merged with LATCH primitive "green[0]$latch" File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 151
Warning (13012): Latch red[0]$latch has unsafe behavior File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal switches[0] File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 17
Warning (13012): Latch blue[0]$latch has unsafe behavior File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentMode[0] File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 102
Warning (13012): Latch green[0]$latch has unsafe behavior File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal currentMode[0] File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 102
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "testLED" is stuck at GND File: /home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v Line: 23
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 338 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 15 output pins
    Info (21061): Implemented 309 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 123 warnings
    Info: Peak virtual memory: 458 megabytes
    Info: Processing ended: Fri Dec  9 16:32:45 2022
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:11


