C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/shift_register/work/shift_reg.v {1 {vlog -work work -stats=none {C:\Users\kingjy79\Documents\rlawhdduq1\Verilog\project\shift_register\work\shift_reg.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module shift_reg

Top level modules:
	shift_reg

} {} {}} C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/shift_register/work/tb_shift_reg.v {1 {vlog -work work -stats=none C:/Users/kingjy79/Documents/rlawhdduq1/Verilog/project/shift_register/work/tb_shift_reg.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module tb_shift_reg

Top level modules:
	tb_shift_reg

} {} {}}
