TimeQuest Timing Analyzer report for top_hdr
Mon May 27 18:14:14 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clock_25'
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 15. Slow 1200mV 85C Model Hold: 'clock_25'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'clock_25'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Output Enable Times
 23. Minimum Output Enable Times
 24. Output Disable Times
 25. Minimum Output Disable Times
 26. Slow 1200mV 85C Model Metastability Report
 27. Slow 1200mV 0C Model Fmax Summary
 28. Slow 1200mV 0C Model Setup Summary
 29. Slow 1200mV 0C Model Hold Summary
 30. Slow 1200mV 0C Model Recovery Summary
 31. Slow 1200mV 0C Model Removal Summary
 32. Slow 1200mV 0C Model Minimum Pulse Width Summary
 33. Slow 1200mV 0C Model Setup: 'clock_25'
 34. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 35. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 36. Slow 1200mV 0C Model Hold: 'clock_25'
 37. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 38. Slow 1200mV 0C Model Minimum Pulse Width: 'clock_25'
 39. Setup Times
 40. Hold Times
 41. Clock to Output Times
 42. Minimum Clock to Output Times
 43. Output Enable Times
 44. Minimum Output Enable Times
 45. Output Disable Times
 46. Minimum Output Disable Times
 47. Slow 1200mV 0C Model Metastability Report
 48. Fast 1200mV 0C Model Setup Summary
 49. Fast 1200mV 0C Model Hold Summary
 50. Fast 1200mV 0C Model Recovery Summary
 51. Fast 1200mV 0C Model Removal Summary
 52. Fast 1200mV 0C Model Minimum Pulse Width Summary
 53. Fast 1200mV 0C Model Setup: 'clock_25'
 54. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 55. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 56. Fast 1200mV 0C Model Hold: 'clock_25'
 57. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 58. Fast 1200mV 0C Model Minimum Pulse Width: 'clock_25'
 59. Setup Times
 60. Hold Times
 61. Clock to Output Times
 62. Minimum Clock to Output Times
 63. Output Enable Times
 64. Minimum Output Enable Times
 65. Output Disable Times
 66. Minimum Output Disable Times
 67. Fast 1200mV 0C Model Metastability Report
 68. Multicorner Timing Analysis Summary
 69. Setup Times
 70. Hold Times
 71. Clock to Output Times
 72. Minimum Clock to Output Times
 73. Board Trace Model Assignments
 74. Input Transition Times
 75. Signal Integrity Metrics (Slow 1200mv 0c Model)
 76. Signal Integrity Metrics (Slow 1200mv 85c Model)
 77. Signal Integrity Metrics (Fast 1200mv 0c Model)
 78. Setup Transfers
 79. Hold Transfers
 80. Report TCCS
 81. Report RSKM
 82. Unconstrained Paths
 83. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; top_hdr                                                            ;
; Device Family      ; Cyclone IV E                                                       ;
; Device Name        ; EP4CE115F29C7                                                      ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Enabled                                                            ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ; < 0.1%      ;
;     Processors 7-12        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; clock_25   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_25 } ;
; CLOCK_50   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                        ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 175.04 MHz ; 175.04 MHz      ; clock_25   ;                                                               ;
; 312.5 MHz  ; 250.0 MHz       ; CLOCK_50   ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+----------+--------+-----------------+
; Clock    ; Slack  ; End Point TNS   ;
+----------+--------+-----------------+
; clock_25 ; -4.713 ; -866.527        ;
; CLOCK_50 ; -2.200 ; -94.477         ;
+----------+--------+-----------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; -0.184 ; -0.184         ;
; clock_25 ; 0.356  ; 0.000          ;
+----------+--------+----------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+----------+--------+-------------------------------+
; Clock    ; Slack  ; End Point TNS                 ;
+----------+--------+-------------------------------+
; CLOCK_50 ; -3.000 ; -81.385                       ;
; clock_25 ; -2.693 ; -1186.124                     ;
+----------+--------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_25'                                                                                                                                                                                                                  ;
+--------+--------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.713 ; hdr_datapath:G1|vga_interface:G2|hcount[5] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a24~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.239      ; 5.990      ;
; -4.693 ; hdr_datapath:G1|vga_interface:G2|hcount[5] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a36~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.209      ; 5.940      ;
; -4.680 ; hdr_datapath:G1|vga_interface:G2|hcount[5] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a35~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.244      ; 5.962      ;
; -4.664 ; hdr_datapath:G1|vga_interface:G2|hcount[5] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a59~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.198      ; 5.900      ;
; -4.659 ; hdr_datapath:G1|vga_interface:G2|hcount[4] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a24~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.239      ; 5.936      ;
; -4.655 ; hdr_datapath:G1|vga_interface:G2|hcount[4] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a36~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.209      ; 5.902      ;
; -4.626 ; hdr_datapath:G1|vga_interface:G2|hcount[4] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a35~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.244      ; 5.908      ;
; -4.620 ; hdr_datapath:G1|vga_interface:G2|hcount[4] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a59~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.198      ; 5.856      ;
; -4.615 ; hdr_datapath:G1|vga_interface:G2|hcount[5] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a53~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.203      ; 5.856      ;
; -4.607 ; hdr_datapath:G1|vga_interface:G2|hcount[5] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a47~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.236      ; 5.881      ;
; -4.601 ; hdr_datapath:G1|vga_interface:G2|hcount[5] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a55~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.242      ; 5.881      ;
; -4.589 ; hdr_datapath:G1|vga_interface:G2|hcount[5] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a8~portb_address_reg0  ; clock_25     ; clock_25    ; 1.000        ; 0.220      ; 5.847      ;
; -4.588 ; hdr_datapath:G1|vga_interface:G2|hcount[5] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a19~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.216      ; 5.842      ;
; -4.585 ; hdr_datapath:G1|vga_interface:G2|hcount[5] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a12~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.219      ; 5.842      ;
; -4.580 ; hdr_datapath:G1|vga_interface:G2|hcount[7] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a24~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.239      ; 5.857      ;
; -4.573 ; hdr_datapath:G1|vga_interface:G2|vcount[2] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a24~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.240      ; 5.851      ;
; -4.569 ; hdr_datapath:G1|vga_interface:G2|vcount[2] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a36~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.210      ; 5.817      ;
; -4.567 ; hdr_datapath:G1|vga_interface:G2|hcount[5] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a32~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.253      ; 5.858      ;
; -4.561 ; hdr_datapath:G1|vga_interface:G2|hcount[4] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a53~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.203      ; 5.802      ;
; -4.561 ; hdr_datapath:G1|vga_interface:G2|hcount[5] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a4~portb_address_reg0  ; clock_25     ; clock_25    ; 1.000        ; 0.252      ; 5.851      ;
; -4.560 ; hdr_datapath:G1|vga_interface:G2|hcount[7] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a36~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.209      ; 5.807      ;
; -4.557 ; hdr_datapath:G1|vga_interface:G2|hcount[5] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a63~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.230      ; 5.825      ;
; -4.555 ; hdr_datapath:G1|vga_interface:G2|hcount[5] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a40~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.248      ; 5.841      ;
; -4.553 ; hdr_datapath:G1|vga_interface:G2|hcount[4] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a47~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.236      ; 5.827      ;
; -4.550 ; hdr_datapath:G1|vga_interface:G2|hcount[8] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a24~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.239      ; 5.827      ;
; -4.547 ; hdr_datapath:G1|vga_interface:G2|hcount[7] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a35~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.244      ; 5.829      ;
; -4.547 ; hdr_datapath:G1|vga_interface:G2|hcount[4] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a55~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.242      ; 5.827      ;
; -4.546 ; hdr_datapath:G1|vga_interface:G2|hcount[8] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a36~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.209      ; 5.793      ;
; -4.540 ; hdr_datapath:G1|vga_interface:G2|vcount[2] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a35~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.245      ; 5.823      ;
; -4.535 ; hdr_datapath:G1|vga_interface:G2|hcount[4] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a8~portb_address_reg0  ; clock_25     ; clock_25    ; 1.000        ; 0.220      ; 5.793      ;
; -4.534 ; hdr_datapath:G1|vga_interface:G2|vcount[2] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a59~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.199      ; 5.771      ;
; -4.534 ; hdr_datapath:G1|vga_interface:G2|hcount[4] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a19~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.216      ; 5.788      ;
; -4.533 ; hdr_datapath:G1|vga_interface:G2|hcount[5] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a16~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.248      ; 5.819      ;
; -4.531 ; hdr_datapath:G1|vga_interface:G2|hcount[7] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a59~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.198      ; 5.767      ;
; -4.531 ; hdr_datapath:G1|vga_interface:G2|hcount[4] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a12~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.219      ; 5.788      ;
; -4.527 ; hdr_datapath:G1|vga_interface:G2|hcount[6] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a24~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.239      ; 5.804      ;
; -4.523 ; hdr_datapath:G1|vga_interface:G2|hcount[6] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a36~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.209      ; 5.770      ;
; -4.517 ; hdr_datapath:G1|vga_interface:G2|hcount[8] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a35~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.244      ; 5.799      ;
; -4.513 ; hdr_datapath:G1|vga_interface:G2|hcount[4] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a32~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.253      ; 5.804      ;
; -4.512 ; hdr_datapath:G1|vga_interface:G2|hcount[5] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a1~portb_address_reg0  ; clock_25     ; clock_25    ; 1.000        ; 0.227      ; 5.777      ;
; -4.511 ; hdr_datapath:G1|vga_interface:G2|hcount[8] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a59~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.198      ; 5.747      ;
; -4.507 ; hdr_datapath:G1|vga_interface:G2|hcount[4] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a4~portb_address_reg0  ; clock_25     ; clock_25    ; 1.000        ; 0.252      ; 5.797      ;
; -4.503 ; hdr_datapath:G1|vga_interface:G2|hcount[4] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a63~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.230      ; 5.771      ;
; -4.501 ; hdr_datapath:G1|vga_interface:G2|hcount[4] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a40~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.248      ; 5.787      ;
; -4.494 ; hdr_datapath:G1|vga_interface:G2|hcount[6] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a35~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.244      ; 5.776      ;
; -4.491 ; hdr_datapath:G1|vga_interface:G2|hcount[5] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a33~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.232      ; 5.761      ;
; -4.491 ; hdr_datapath:G1|vga_interface:G2|hcount[5] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a37~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.240      ; 5.769      ;
; -4.488 ; hdr_datapath:G1|vga_interface:G2|hcount[6] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a59~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.198      ; 5.724      ;
; -4.488 ; hdr_datapath:G1|vga_interface:G2|hcount[5] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a20~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.257      ; 5.783      ;
; -4.483 ; hdr_datapath:G1|vga_interface:G2|hcount[4] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a1~portb_address_reg0  ; clock_25     ; clock_25    ; 1.000        ; 0.227      ; 5.748      ;
; -4.482 ; hdr_datapath:G1|vga_interface:G2|hcount[5] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a10~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.223      ; 5.743      ;
; -4.482 ; hdr_datapath:G1|vga_interface:G2|hcount[7] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a53~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.203      ; 5.723      ;
; -4.479 ; hdr_datapath:G1|vga_interface:G2|hcount[4] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a16~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.248      ; 5.765      ;
; -4.475 ; hdr_datapath:G1|vga_interface:G2|vcount[2] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a53~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.204      ; 5.717      ;
; -4.474 ; hdr_datapath:G1|vga_interface:G2|hcount[7] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a47~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.236      ; 5.748      ;
; -4.473 ; hdr_datapath:G1|vga_interface:G2|vcount[1] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a24~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.240      ; 5.751      ;
; -4.469 ; hdr_datapath:G1|vga_interface:G2|vcount[1] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a36~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.210      ; 5.717      ;
; -4.468 ; hdr_datapath:G1|vga_interface:G2|hcount[7] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a55~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.242      ; 5.748      ;
; -4.467 ; hdr_datapath:G1|vga_interface:G2|vcount[2] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a47~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.237      ; 5.742      ;
; -4.465 ; hdr_datapath:G1|vga_interface:G2|hcount[4] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a33~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.232      ; 5.735      ;
; -4.461 ; hdr_datapath:G1|vga_interface:G2|hcount[4] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a37~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.240      ; 5.739      ;
; -4.461 ; hdr_datapath:G1|vga_interface:G2|vcount[2] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a55~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.243      ; 5.742      ;
; -4.456 ; hdr_datapath:G1|vga_interface:G2|hcount[4] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a10~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.223      ; 5.717      ;
; -4.456 ; hdr_datapath:G1|vga_interface:G2|hcount[7] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a8~portb_address_reg0  ; clock_25     ; clock_25    ; 1.000        ; 0.220      ; 5.714      ;
; -4.455 ; hdr_datapath:G1|vga_interface:G2|hcount[7] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a19~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.216      ; 5.709      ;
; -4.452 ; hdr_datapath:G1|vga_interface:G2|hcount[7] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a12~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.219      ; 5.709      ;
; -4.452 ; hdr_datapath:G1|vga_interface:G2|hcount[8] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a53~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.203      ; 5.693      ;
; -4.449 ; hdr_datapath:G1|vga_interface:G2|vcount[2] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a8~portb_address_reg0  ; clock_25     ; clock_25    ; 1.000        ; 0.221      ; 5.708      ;
; -4.448 ; hdr_datapath:G1|vga_interface:G2|vcount[2] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a19~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.217      ; 5.703      ;
; -4.445 ; hdr_datapath:G1|vga_interface:G2|vcount[2] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a12~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.220      ; 5.703      ;
; -4.445 ; hdr_datapath:G1|vga_interface:G2|hcount[9] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a24~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.239      ; 5.722      ;
; -4.444 ; hdr_datapath:G1|vga_interface:G2|hcount[8] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a47~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.236      ; 5.718      ;
; -4.440 ; hdr_datapath:G1|vga_interface:G2|vcount[1] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a35~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.245      ; 5.723      ;
; -4.438 ; hdr_datapath:G1|vga_interface:G2|hcount[8] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a55~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.242      ; 5.718      ;
; -4.437 ; hdr_datapath:G1|vga_interface:G2|hcount[5] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a42~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.233      ; 5.708      ;
; -4.437 ; hdr_datapath:G1|vga_interface:G2|hcount[5] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a2~portb_address_reg0  ; clock_25     ; clock_25    ; 1.000        ; 0.225      ; 5.700      ;
; -4.436 ; hdr_datapath:G1|vga_interface:G2|hcount[5] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a38~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.226      ; 5.700      ;
; -4.434 ; hdr_datapath:G1|vga_interface:G2|vcount[1] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a59~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.199      ; 5.671      ;
; -4.434 ; hdr_datapath:G1|vga_interface:G2|hcount[7] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a32~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.253      ; 5.725      ;
; -4.429 ; hdr_datapath:G1|vga_interface:G2|hcount[6] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a53~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.203      ; 5.670      ;
; -4.428 ; hdr_datapath:G1|vga_interface:G2|hcount[7] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a4~portb_address_reg0  ; clock_25     ; clock_25    ; 1.000        ; 0.252      ; 5.718      ;
; -4.427 ; hdr_datapath:G1|vga_interface:G2|vcount[2] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a32~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.254      ; 5.719      ;
; -4.426 ; hdr_datapath:G1|vga_interface:G2|hcount[8] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a8~portb_address_reg0  ; clock_25     ; clock_25    ; 1.000        ; 0.220      ; 5.684      ;
; -4.425 ; hdr_datapath:G1|vga_interface:G2|hcount[9] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a36~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.209      ; 5.672      ;
; -4.425 ; hdr_datapath:G1|vga_interface:G2|hcount[8] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a19~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.216      ; 5.679      ;
; -4.424 ; hdr_datapath:G1|vga_interface:G2|hcount[7] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a63~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.230      ; 5.692      ;
; -4.422 ; hdr_datapath:G1|vga_interface:G2|hcount[8] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a12~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.219      ; 5.679      ;
; -4.422 ; hdr_datapath:G1|vga_interface:G2|hcount[7] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a40~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.248      ; 5.708      ;
; -4.421 ; hdr_datapath:G1|vga_interface:G2|hcount[6] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a47~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.236      ; 5.695      ;
; -4.421 ; hdr_datapath:G1|vga_interface:G2|vcount[2] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a4~portb_address_reg0  ; clock_25     ; clock_25    ; 1.000        ; 0.253      ; 5.712      ;
; -4.417 ; hdr_datapath:G1|vga_interface:G2|vcount[2] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a63~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.231      ; 5.686      ;
; -4.416 ; hdr_datapath:G1|vga_interface:G2|hcount[4] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a27~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.260      ; 5.714      ;
; -4.416 ; hdr_datapath:G1|vga_interface:G2|hcount[5] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a27~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.260      ; 5.714      ;
; -4.415 ; hdr_datapath:G1|vga_interface:G2|hcount[6] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a55~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.242      ; 5.695      ;
; -4.415 ; hdr_datapath:G1|vga_interface:G2|vcount[2] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a40~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.249      ; 5.702      ;
; -4.412 ; hdr_datapath:G1|vga_interface:G2|hcount[9] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a35~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.244      ; 5.694      ;
; -4.409 ; hdr_datapath:G1|vga_interface:G2|hcount[4] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a42~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.233      ; 5.680      ;
; -4.404 ; hdr_datapath:G1|vga_interface:G2|hcount[8] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a32~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.253      ; 5.695      ;
; -4.403 ; hdr_datapath:G1|vga_interface:G2|hcount[6] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a8~portb_address_reg0  ; clock_25     ; clock_25    ; 1.000        ; 0.220      ; 5.661      ;
; -4.402 ; hdr_datapath:G1|vga_interface:G2|hcount[6] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a19~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.216      ; 5.656      ;
+--------+--------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                          ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                               ; To Node                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.200 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[10]        ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SDO           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 2.684      ;
; -2.186 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[4]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.109      ;
; -2.186 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[4]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.109      ;
; -2.186 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[4]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.109      ;
; -2.186 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[4]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.109      ;
; -2.186 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[4]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.109      ;
; -2.186 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[4]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.109      ;
; -2.169 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[1]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.092      ;
; -2.169 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[1]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.092      ;
; -2.169 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[1]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.092      ;
; -2.169 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[1]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.092      ;
; -2.169 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[1]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.092      ;
; -2.169 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[1]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.092      ;
; -2.167 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[4]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK2          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 3.082      ;
; -2.164 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK1          ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST.st0_send_data                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.509     ; 2.653      ;
; -2.156 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[1]         ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SDO           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 2.640      ;
; -2.155 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[4] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK2          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.087     ; 3.066      ;
; -2.150 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[1]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK2          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 3.065      ;
; -2.127 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[4]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[9]                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.045      ;
; -2.127 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[4]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[10]                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.045      ;
; -2.127 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[0]         ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SDO           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 2.611      ;
; -2.110 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[1]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[9]                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.028      ;
; -2.110 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[1]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[10]                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.028      ;
; -2.108 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[3] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SDO           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 3.023      ;
; -2.098 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[4] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[8]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.015      ;
; -2.085 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[2]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[9]                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.003      ;
; -2.085 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[2]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[10]                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 3.003      ;
; -2.069 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[4]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[4]                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 2.985      ;
; -2.069 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[4]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[3]                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 2.985      ;
; -2.063 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[0] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SDO           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 2.978      ;
; -2.053 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[0]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.976      ;
; -2.053 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[0]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.976      ;
; -2.053 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[0]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.976      ;
; -2.053 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[0]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.976      ;
; -2.053 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[0]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.976      ;
; -2.053 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[0]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.976      ;
; -2.052 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[1]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[4]                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 2.968      ;
; -2.052 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[1]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[3]                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 2.968      ;
; -2.034 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[0]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK2          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 2.949      ;
; -2.025 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[4]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[9]                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 2.946      ;
; -2.025 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[4]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[10]                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 2.946      ;
; -2.007 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[2] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK2          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.087     ; 2.918      ;
; -2.003 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK3          ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST.st0_send_data                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.509     ; 2.492      ;
; -1.999 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[4]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[8]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 2.920      ;
; -1.994 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[0]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[9]                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 2.912      ;
; -1.994 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[0]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[10]                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 2.912      ;
; -1.982 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[1]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[8]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 2.903      ;
; -1.972 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[8]         ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SDO           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 2.889      ;
; -1.950 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[2] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[8]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 2.867      ;
; -1.947 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[5]         ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SDO           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 2.431      ;
; -1.936 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[13]        ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SDO           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 2.420      ;
; -1.936 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[0]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[4]                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 2.852      ;
; -1.936 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[0]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[3]                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 2.852      ;
; -1.909 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[3]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[9]                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 2.830      ;
; -1.909 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[3]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[10]                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 2.830      ;
; -1.907 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[4]         ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SDO           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 2.391      ;
; -1.907 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[1] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SDO           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 2.822      ;
; -1.904 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[4]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST.st20_next_data                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 2.824      ;
; -1.899 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[4]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_GO                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 2.819      ;
; -1.898 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[5] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK2          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.087     ; 2.809      ;
; -1.891 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[11]        ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SDO           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 2.375      ;
; -1.887 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[1]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST.st20_next_data                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 2.807      ;
; -1.882 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[1]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_GO                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 2.802      ;
; -1.875 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[1] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK2          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.087     ; 2.786      ;
; -1.874 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[3]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK2          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 2.789      ;
; -1.870 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[3]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.793      ;
; -1.870 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[3]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.793      ;
; -1.870 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[3]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.793      ;
; -1.870 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[3]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.793      ;
; -1.870 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[3]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.793      ;
; -1.870 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[3]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.793      ;
; -1.867 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[4]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST.st0_send_data                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 2.785      ;
; -1.866 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[0]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[8]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.077     ; 2.787      ;
; -1.854 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[4]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SCLK          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.777      ;
; -1.850 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK2          ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST.st0_send_data                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 2.772      ;
; -1.850 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[1]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST.st0_send_data                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 2.768      ;
; -1.844 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK1          ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_GO                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.507     ; 2.335      ;
; -1.843 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK1          ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST.st20_next_data                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.507     ; 2.334      ;
; -1.837 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[1]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SCLK          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.760      ;
; -1.835 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[4] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 2.754      ;
; -1.835 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[4] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 2.754      ;
; -1.835 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[4] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 2.754      ;
; -1.835 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[4] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 2.754      ;
; -1.835 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[4] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 2.754      ;
; -1.835 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[4] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 2.754      ;
; -1.826 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[9]         ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SDO           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.514     ; 2.310      ;
; -1.818 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[1] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[8]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 2.735      ;
; -1.811 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[3]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[9]                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 2.729      ;
; -1.811 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[3]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[10]                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 2.729      ;
; -1.804 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[2]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[4]                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 2.720      ;
; -1.804 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[2]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[3]                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 2.720      ;
; -1.802 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[4]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST.st20_next_data                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.725      ;
; -1.797 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[4]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_GO                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.720      ;
; -1.792 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[3]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[4]                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 2.708      ;
; -1.792 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[3]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[3]                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.082     ; 2.708      ;
; -1.771 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[0]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST.st20_next_data                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 2.691      ;
; -1.767 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[4] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SCLK          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 2.686      ;
; -1.766 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[0]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_GO                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 2.686      ;
; -1.757 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[2]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST.st0_send_data                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 2.675      ;
; -1.738 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[4]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST.st10_wait_ack                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 2.658      ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                               ; To Node                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.184 ; clock_25                                                                                                ; clock_25                                                                                                ; clock_25     ; CLOCK_50    ; 0.000        ; 3.055      ; 3.319      ;
; 0.386  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK3          ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK3          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.669      ;
; 0.386  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK1          ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK1          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.669      ;
; 0.404  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK2          ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK2          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|FIN           ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|FIN           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST.st0_send_data                          ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST.st0_send_data                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST.st10_wait_ack                          ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST.st10_wait_ack                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST.st20_next_data                         ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST.st20_next_data                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|DIR           ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|DIR           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.412  ; clock_25                                                                                                ; clock_25                                                                                                ; clock_25     ; CLOCK_50    ; -0.500       ; 3.055      ; 3.415      ;
; 0.503  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[10]                                    ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[10]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.515      ; 1.204      ;
; 0.580  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST.st10_wait_ack                          ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_GO                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.845      ;
; 0.582  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[5] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SCLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.847      ;
; 0.595  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[3]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[4]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.517      ; 1.298      ;
; 0.595  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[3]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[5]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.517      ; 1.298      ;
; 0.596  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[3]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[7]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.517      ; 1.299      ;
; 0.596  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[3]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[6]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.517      ; 1.299      ;
; 0.597  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[3]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[3]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.517      ; 1.300      ;
; 0.615  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[3]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[0]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.477      ; 1.278      ;
; 0.617  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[4]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[4]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.882      ;
; 0.620  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[4]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[4]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.885      ;
; 0.628  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[4]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[1]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.477      ; 1.291      ;
; 0.629  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[4]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[11]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.477      ; 1.292      ;
; 0.634  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[4]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[2]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.477      ; 1.297      ;
; 0.642  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[1]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[1]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.925      ;
; 0.642  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[2]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[2]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.925      ;
; 0.646  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[1]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[1]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.911      ;
; 0.648  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[9]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[9]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.515      ; 1.349      ;
; 0.659  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[4]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[4]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.517      ; 1.362      ;
; 0.668  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[0]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[0]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 0.951      ;
; 0.672  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[4] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.937      ;
; 0.676  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[5] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.941      ;
; 0.679  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[2] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.944      ;
; 0.679  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[4]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[3]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.517      ; 1.382      ;
; 0.685  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[3] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.950      ;
; 0.690  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[2]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[2]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.955      ;
; 0.691  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[5] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK1          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.504      ; 1.381      ;
; 0.693  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[4]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[5]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.517      ; 1.396      ;
; 0.700  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[5] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK3          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.504      ; 1.390      ;
; 0.707  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[4]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[6]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.517      ; 1.410      ;
; 0.708  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[4]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[7]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.517      ; 1.411      ;
; 0.709  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[0] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.974      ;
; 0.716  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[1] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 0.981      ;
; 0.768  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST.st20_next_data                         ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_GO                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.033      ;
; 0.785  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[3] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK1          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.504      ; 1.475      ;
; 0.808  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[4]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[9]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.075      ;
; 0.809  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[4]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[10]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.076      ;
; 0.830  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[3]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[3]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.095      ;
; 0.832  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[3]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[3]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.097      ;
; 0.848  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[0]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[0]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.113      ;
; 0.876  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[2]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[5]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.103      ; 1.165      ;
; 0.876  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[2]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[6]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.103      ; 1.165      ;
; 0.877  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[2]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[7]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.103      ; 1.166      ;
; 0.884  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[2]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[4]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.103      ; 1.173      ;
; 0.885  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[2]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[3]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.103      ; 1.174      ;
; 0.886  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[4]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[8]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.477      ; 1.549      ;
; 0.892  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[0]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[0]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.135      ; 1.213      ;
; 0.900  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[2] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK1          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.504      ; 1.590      ;
; 0.958  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[4]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[4]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 1.241      ;
; 0.959  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[1]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[2]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 1.242      ;
; 0.963  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[1]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[2]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.228      ;
; 0.969  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[0] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK3          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.504      ; 1.659      ;
; 0.972  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[0]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[1]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 1.255      ;
; 0.977  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[0]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[2]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 1.260      ;
; 0.999  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[4] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.264      ;
; 1.002  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[3] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.267      ;
; 1.004  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[11]                                    ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[11]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.135      ; 1.325      ;
; 1.006  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[2] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.271      ;
; 1.009  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_GO                                          ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_GO                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.274      ;
; 1.011  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[2] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.276      ;
; 1.017  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[0] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.282      ;
; 1.017  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[2]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[3]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.282      ;
; 1.022  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[2]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[4]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.287      ;
; 1.022  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[0] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.287      ;
; 1.023  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST.st10_wait_ack                          ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST.st20_next_data                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.288      ;
; 1.032  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[4]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[13]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.477      ; 1.695      ;
; 1.033  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[1] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.298      ;
; 1.040  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[13]                                    ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[13]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.135      ; 1.361      ;
; 1.041  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[1]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[1]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.135      ; 1.362      ;
; 1.045  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[6]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[6]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 1.328      ;
; 1.054  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[0]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[13]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.303      ;
; 1.055  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[0]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[12]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.304      ;
; 1.056  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[2]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.135      ; 1.377      ;
; 1.056  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[0]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[8]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.305      ;
; 1.057  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[1] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK1          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.504      ; 1.747      ;
; 1.060  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[4]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[0]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.477      ; 1.723      ;
; 1.076  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[7]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[7]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 1.359      ;
; 1.082  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[2]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[9]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.333     ; 0.935      ;
; 1.083  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[2]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[10]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.333     ; 0.936      ;
; 1.084  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[1]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[3]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.349      ;
; 1.089  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[1]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[4]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.354      ;
; 1.093  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[1]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[4]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.103      ; 1.382      ;
; 1.098  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST.st0_send_data                          ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST.st10_wait_ack                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.365      ;
; 1.098  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[1]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[0]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.347      ;
; 1.114  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[1]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[3]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.103      ; 1.403      ;
; 1.117  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[1]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[6]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.103      ; 1.406      ;
; 1.117  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[2]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[0]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.366      ;
; 1.123  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[5] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|FIN           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 1.384      ;
; 1.123  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[3] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.079      ; 1.388      ;
; 1.124  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[5]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[5]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.097      ; 1.407      ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_25'                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.356 ; hdr_control_unit:G0|lut_offset_inverse[9]                                                                    ; hdr_datapath:G1|ram_lut_doubleport:G1|altsyncram:altsyncram_component|altsyncram_40g2:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; clock_25    ; 0.000        ; 0.414      ; 1.022      ;
; 0.402 ; hdr_datapath:G1|vga_interface:G2|vga_vsync~reg0                                                              ; hdr_datapath:G1|vga_interface:G2|vga_vsync~reg0                                                                                      ; clock_25     ; clock_25    ; 0.000        ; 0.081      ; 0.669      ;
; 0.449 ; hdr_datapath:G1|vga_interface:G2|vcount[9]                                                                   ; hdr_datapath:G1|vga_interface:G2|vcount[9]                                                                                           ; clock_25     ; clock_25    ; 0.000        ; 0.081      ; 0.716      ;
; 0.598 ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|address_reg_b[2] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|out_address_reg_b[2]                     ; clock_25     ; clock_25    ; 0.000        ; 0.082      ; 0.866      ;
; 0.609 ; hdr_datapath:G1|camera_interface:G3|pixel_address[8]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a31~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.449      ; 1.280      ;
; 0.609 ; hdr_datapath:G1|camera_interface:G3|pixel_address[1]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a43~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.434      ; 1.265      ;
; 0.632 ; hdr_datapath:G1|camera_interface:G3|pixel_address[2]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a39~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.430      ; 1.284      ;
; 0.633 ; hdr_datapath:G1|camera_interface:G3|pixel_address[0]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a0~porta_address_reg0          ; clock_25     ; clock_25    ; 0.000        ; 0.427      ; 1.282      ;
; 0.634 ; hdr_datapath:G1|camera_interface:G3|pixel_address[2]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a31~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.449      ; 1.305      ;
; 0.637 ; hdr_datapath:G1|camera_interface:G3|cnt[3]                                                                   ; hdr_datapath:G1|camera_interface:G3|cnt[3]                                                                                           ; clock_25     ; clock_25    ; 0.000        ; 0.099      ; 0.922      ;
; 0.638 ; hdr_datapath:G1|camera_interface:G3|cnt[1]                                                                   ; hdr_datapath:G1|camera_interface:G3|cnt[1]                                                                                           ; clock_25     ; clock_25    ; 0.000        ; 0.099      ; 0.923      ;
; 0.641 ; hdr_datapath:G1|camera_interface:G3|pixel_address[0]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a15~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.424      ; 1.287      ;
; 0.642 ; hdr_datapath:G1|camera_interface:G3|cnt[2]                                                                   ; hdr_datapath:G1|camera_interface:G3|cnt[2]                                                                                           ; clock_25     ; clock_25    ; 0.000        ; 0.099      ; 0.927      ;
; 0.648 ; hdr_datapath:G1|camera_interface:G3|pixel_address[10]                                                        ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a31~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.449      ; 1.319      ;
; 0.653 ; hdr_datapath:G1|camera_interface:G3|pixel_address[1]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a22~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.436      ; 1.311      ;
; 0.654 ; hdr_datapath:G1|camera_interface:G3|cnt[5]                                                                   ; hdr_datapath:G1|camera_interface:G3|cnt[5]                                                                                           ; clock_25     ; clock_25    ; 0.000        ; 0.082      ; 0.922      ;
; 0.654 ; hdr_datapath:G1|camera_interface:G3|cnt[13]                                                                  ; hdr_datapath:G1|camera_interface:G3|cnt[13]                                                                                          ; clock_25     ; clock_25    ; 0.000        ; 0.082      ; 0.922      ;
; 0.654 ; hdr_datapath:G1|camera_interface:G3|pixel_address[4]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a22~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.436      ; 1.312      ;
; 0.655 ; hdr_datapath:G1|camera_interface:G3|cnt[11]                                                                  ; hdr_datapath:G1|camera_interface:G3|cnt[11]                                                                                          ; clock_25     ; clock_25    ; 0.000        ; 0.082      ; 0.923      ;
; 0.656 ; hdr_datapath:G1|camera_interface:G3|cnt[6]                                                                   ; hdr_datapath:G1|camera_interface:G3|cnt[6]                                                                                           ; clock_25     ; clock_25    ; 0.000        ; 0.082      ; 0.924      ;
; 0.656 ; hdr_datapath:G1|camera_interface:G3|cnt[15]                                                                  ; hdr_datapath:G1|camera_interface:G3|cnt[15]                                                                                          ; clock_25     ; clock_25    ; 0.000        ; 0.082      ; 0.924      ;
; 0.656 ; hdr_control_unit:G0|lut_offset_inverse[10]                                                                   ; hdr_datapath:G1|ram_lut_doubleport:G1|altsyncram:altsyncram_component|altsyncram_40g2:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; clock_25    ; 0.000        ; 0.412      ; 1.320      ;
; 0.657 ; hdr_datapath:G1|camera_interface:G3|cnt[7]                                                                   ; hdr_datapath:G1|camera_interface:G3|cnt[7]                                                                                           ; clock_25     ; clock_25    ; 0.000        ; 0.082      ; 0.925      ;
; 0.657 ; hdr_datapath:G1|camera_interface:G3|cnt[9]                                                                   ; hdr_datapath:G1|camera_interface:G3|cnt[9]                                                                                           ; clock_25     ; clock_25    ; 0.000        ; 0.082      ; 0.925      ;
; 0.659 ; hdr_datapath:G1|camera_interface:G3|cnt[4]                                                                   ; hdr_datapath:G1|camera_interface:G3|cnt[4]                                                                                           ; clock_25     ; clock_25    ; 0.000        ; 0.082      ; 0.927      ;
; 0.660 ; hdr_datapath:G1|camera_interface:G3|cnt[8]                                                                   ; hdr_datapath:G1|camera_interface:G3|cnt[8]                                                                                           ; clock_25     ; clock_25    ; 0.000        ; 0.082      ; 0.928      ;
; 0.660 ; hdr_datapath:G1|camera_interface:G3|cnt[10]                                                                  ; hdr_datapath:G1|camera_interface:G3|cnt[10]                                                                                          ; clock_25     ; clock_25    ; 0.000        ; 0.082      ; 0.928      ;
; 0.660 ; hdr_datapath:G1|camera_interface:G3|cnt[12]                                                                  ; hdr_datapath:G1|camera_interface:G3|cnt[12]                                                                                          ; clock_25     ; clock_25    ; 0.000        ; 0.082      ; 0.928      ;
; 0.660 ; hdr_datapath:G1|camera_interface:G3|cnt[14]                                                                  ; hdr_datapath:G1|camera_interface:G3|cnt[14]                                                                                          ; clock_25     ; clock_25    ; 0.000        ; 0.082      ; 0.928      ;
; 0.663 ; hdr_datapath:G1|vga_interface:G2|hcount[1]                                                                   ; hdr_datapath:G1|vga_interface:G2|hcount[1]                                                                                           ; clock_25     ; clock_25    ; 0.000        ; 0.081      ; 0.930      ;
; 0.663 ; hdr_datapath:G1|vga_interface:G2|hcount[2]                                                                   ; hdr_datapath:G1|vga_interface:G2|hcount[2]                                                                                           ; clock_25     ; clock_25    ; 0.000        ; 0.081      ; 0.930      ;
; 0.664 ; hdr_datapath:G1|vga_interface:G2|hcount[3]                                                                   ; hdr_datapath:G1|vga_interface:G2|hcount[3]                                                                                           ; clock_25     ; clock_25    ; 0.000        ; 0.081      ; 0.931      ;
; 0.664 ; hdr_datapath:G1|camera_interface:G3|cnt[0]                                                                   ; hdr_datapath:G1|camera_interface:G3|cnt[0]                                                                                           ; clock_25     ; clock_25    ; 0.000        ; 0.099      ; 0.949      ;
; 0.666 ; hdr_datapath:G1|vga_interface:G2|vcount[5]                                                                   ; hdr_datapath:G1|vga_interface:G2|vcount[5]                                                                                           ; clock_25     ; clock_25    ; 0.000        ; 0.081      ; 0.933      ;
; 0.666 ; hdr_datapath:G1|vga_interface:G2|vcount[7]                                                                   ; hdr_datapath:G1|vga_interface:G2|vcount[7]                                                                                           ; clock_25     ; clock_25    ; 0.000        ; 0.081      ; 0.933      ;
; 0.669 ; hdr_datapath:G1|vga_interface:G2|vcount[6]                                                                   ; hdr_datapath:G1|vga_interface:G2|vcount[6]                                                                                           ; clock_25     ; clock_25    ; 0.000        ; 0.081      ; 0.936      ;
; 0.671 ; hdr_datapath:G1|camera_interface:G3|pixel_address[11]                                                        ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a31~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.449      ; 1.342      ;
; 0.672 ; hdr_datapath:G1|camera_interface:G3|pixel_address[0]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a39~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.430      ; 1.324      ;
; 0.678 ; hdr_datapath:G1|camera_interface:G3|pixel_address[4]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a31~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.449      ; 1.349      ;
; 0.682 ; hdr_datapath:G1|vga_interface:G2|hcount[0]                                                                   ; hdr_datapath:G1|vga_interface:G2|hcount[0]                                                                                           ; clock_25     ; clock_25    ; 0.000        ; 0.081      ; 0.949      ;
; 0.688 ; hdr_datapath:G1|vga_interface:G2|vcount[8]                                                                   ; hdr_datapath:G1|vga_interface:G2|vcount[8]                                                                                           ; clock_25     ; clock_25    ; 0.000        ; 0.081      ; 0.955      ;
; 0.741 ; hdr_datapath:G1|camera_interface:G3|cnt[8]                                                                   ; hdr_datapath:G1|camera_interface:G3|pixel_address[8]                                                                                 ; clock_25     ; clock_25    ; 0.000        ; 0.081      ; 1.008      ;
; 0.816 ; hdr_datapath:G1|camera_interface:G3|cnt[4]                                                                   ; hdr_datapath:G1|camera_interface:G3|pixel_address[4]                                                                                 ; clock_25     ; clock_25    ; 0.000        ; 0.081      ; 1.083      ;
; 0.820 ; hdr_datapath:G1|camera_interface:G3|cnt[9]                                                                   ; hdr_datapath:G1|camera_interface:G3|pixel_address[9]                                                                                 ; clock_25     ; clock_25    ; 0.000        ; 0.081      ; 1.087      ;
; 0.825 ; hdr_datapath:G1|camera_interface:G3|cnt[7]                                                                   ; hdr_datapath:G1|camera_interface:G3|pixel_address[7]                                                                                 ; clock_25     ; clock_25    ; 0.000        ; 0.081      ; 1.092      ;
; 0.827 ; hdr_datapath:G1|camera_interface:G3|cnt[11]                                                                  ; hdr_datapath:G1|camera_interface:G3|pixel_address[11]                                                                                ; clock_25     ; clock_25    ; 0.000        ; 0.081      ; 1.094      ;
; 0.851 ; hdr_datapath:G1|camera_interface:G3|pixel_address[11]                                                        ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a18~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.450      ; 1.523      ;
; 0.859 ; hdr_datapath:G1|camera_interface:G3|pixel_address[7]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a51~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.447      ; 1.528      ;
; 0.859 ; hdr_datapath:G1|camera_interface:G3|pixel_address[10]                                                        ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a61~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.449      ; 1.530      ;
; 0.861 ; hdr_datapath:G1|camera_interface:G3|cnt[10]                                                                  ; hdr_datapath:G1|camera_interface:G3|pixel_address[10]                                                                                ; clock_25     ; clock_25    ; 0.000        ; 0.081      ; 1.128      ;
; 0.862 ; hdr_datapath:G1|camera_interface:G3|cnt[6]                                                                   ; hdr_datapath:G1|camera_interface:G3|pixel_address[6]                                                                                 ; clock_25     ; clock_25    ; 0.000        ; 0.081      ; 1.129      ;
; 0.862 ; hdr_datapath:G1|camera_interface:G3|cnt[5]                                                                   ; hdr_datapath:G1|camera_interface:G3|pixel_address[5]                                                                                 ; clock_25     ; clock_25    ; 0.000        ; 0.081      ; 1.129      ;
; 0.865 ; hdr_datapath:G1|camera_interface:G3|cnt[12]                                                                  ; hdr_datapath:G1|camera_interface:G3|pixel_address[12]                                                                                ; clock_25     ; clock_25    ; 0.000        ; 0.081      ; 1.132      ;
; 0.867 ; hdr_datapath:G1|camera_interface:G3|pixel_address[9]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a18~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.450      ; 1.539      ;
; 0.871 ; hdr_datapath:G1|camera_interface:G3|pixel_address[9]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a51~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.447      ; 1.540      ;
; 0.885 ; hdr_datapath:G1|vga_interface:G2|hcount[7]                                                                   ; hdr_datapath:G1|vga_interface:G2|vga_hsync~reg0                                                                                      ; clock_25     ; clock_25    ; 0.000        ; 0.080      ; 1.151      ;
; 0.891 ; hdr_datapath:G1|camera_interface:G3|pixel_address[3]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a31~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.449      ; 1.562      ;
; 0.896 ; hdr_control_unit:G0|lut_offset_inverse[9]                                                                    ; hdr_datapath:G1|ram_lut_doubleport:G1|altsyncram:altsyncram_component|altsyncram_40g2:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; clock_25    ; 0.000        ; 0.412      ; 1.560      ;
; 0.897 ; hdr_datapath:G1|camera_interface:G3|cnt[13]                                                                  ; hdr_datapath:G1|camera_interface:G3|pixel_address[13]                                                                                ; clock_25     ; clock_25    ; 0.000        ; 0.080      ; 1.163      ;
; 0.897 ; hdr_datapath:G1|camera_interface:G3|pixel_address[5]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a11~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.436      ; 1.555      ;
; 0.900 ; hdr_datapath:G1|camera_interface:G3|pixel_address[7]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a52~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.443      ; 1.565      ;
; 0.900 ; hdr_datapath:G1|vga_interface:G2|vcount[8]                                                                   ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|address_reg_b[0]                         ; clock_25     ; clock_25    ; 0.000        ; 0.082      ; 1.168      ;
; 0.905 ; hdr_datapath:G1|camera_interface:G3|pixel_address[12]                                                        ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a44~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.452      ; 1.579      ;
; 0.907 ; hdr_datapath:G1|camera_interface:G3|pixel_address[11]                                                        ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a61~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.449      ; 1.578      ;
; 0.909 ; hdr_datapath:G1|camera_interface:G3|cnt[15]                                                                  ; hdr_datapath:G1|camera_interface:G3|pixel_address[15]                                                                                ; clock_25     ; clock_25    ; 0.000        ; 0.080      ; 1.175      ;
; 0.912 ; hdr_datapath:G1|camera_interface:G3|pixel_address[7]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a18~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.450      ; 1.584      ;
; 0.913 ; hdr_datapath:G1|camera_interface:G3|pixel_address[8]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a61~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.449      ; 1.584      ;
; 0.913 ; hdr_datapath:G1|camera_interface:G3|pixel_address[5]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a31~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.449      ; 1.584      ;
; 0.915 ; hdr_datapath:G1|camera_interface:G3|pixel_address[11]                                                        ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a41~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.448      ; 1.585      ;
; 0.915 ; hdr_control_unit:G0|lut_offset_inverse[10]                                                                   ; hdr_datapath:G1|ram_lut_doubleport:G1|altsyncram:altsyncram_component|altsyncram_40g2:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; clock_25    ; 0.000        ; 0.414      ; 1.581      ;
; 0.916 ; hdr_datapath:G1|camera_interface:G3|pixel_address[5]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a43~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.434      ; 1.572      ;
; 0.916 ; hdr_datapath:G1|camera_interface:G3|pixel_address[5]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a22~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.436      ; 1.574      ;
; 0.918 ; hdr_datapath:G1|camera_interface:G3|pixel_address[7]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a43~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.434      ; 1.574      ;
; 0.920 ; hdr_datapath:G1|camera_interface:G3|pixel_address[3]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a22~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.436      ; 1.578      ;
; 0.920 ; hdr_datapath:G1|camera_interface:G3|pixel_address[5]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a39~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.430      ; 1.572      ;
; 0.923 ; hdr_datapath:G1|vga_interface:G2|vcount[4]                                                                   ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|address_reg_b[0]                         ; clock_25     ; clock_25    ; 0.000        ; 0.081      ; 1.190      ;
; 0.925 ; hdr_datapath:G1|camera_interface:G3|pixel_address[2]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a41~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.448      ; 1.595      ;
; 0.927 ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|address_reg_b[0] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|out_address_reg_b[0]                     ; clock_25     ; clock_25    ; 0.000        ; 0.083      ; 1.196      ;
; 0.929 ; hdr_datapath:G1|camera_interface:G3|pixel_address[10]                                                        ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a52~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.443      ; 1.594      ;
; 0.929 ; hdr_datapath:G1|camera_interface:G3|pixel_address[4]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a11~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.436      ; 1.587      ;
; 0.930 ; hdr_datapath:G1|camera_interface:G3|pixel_address[10]                                                        ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a45~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.433      ; 1.585      ;
; 0.930 ; hdr_control_unit:G0|lut_offset_inverse[0]                                                                    ; hdr_datapath:G1|ram_lut_doubleport:G1|altsyncram:altsyncram_component|altsyncram_40g2:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; clock_25    ; 0.000        ; 0.409      ; 1.591      ;
; 0.931 ; hdr_datapath:G1|camera_interface:G3|pixel_address[2]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a45~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.433      ; 1.586      ;
; 0.932 ; hdr_datapath:G1|camera_interface:G3|pixel_address[3]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a11~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.436      ; 1.590      ;
; 0.933 ; hdr_datapath:G1|camera_interface:G3|pixel_address[6]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a44~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.452      ; 1.607      ;
; 0.933 ; hdr_datapath:G1|camera_interface:G3|pixel_address[5]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a45~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.433      ; 1.588      ;
; 0.933 ; hdr_datapath:G1|camera_interface:G3|pixel_address[7]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a39~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.430      ; 1.585      ;
; 0.935 ; hdr_datapath:G1|camera_interface:G3|pixel_address[12]                                                        ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a22~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.436      ; 1.593      ;
; 0.936 ; hdr_datapath:G1|camera_interface:G3|pixel_address[11]                                                        ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a51~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.447      ; 1.605      ;
; 0.936 ; hdr_datapath:G1|camera_interface:G3|pixel_address[11]                                                        ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a22~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.436      ; 1.594      ;
; 0.937 ; hdr_datapath:G1|camera_interface:G3|pixel_address[2]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a11~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.436      ; 1.595      ;
; 0.937 ; hdr_control_unit:G0|lut_offset_normal[9]                                                                     ; hdr_datapath:G1|ram_lut_doubleport:G1|altsyncram:altsyncram_component|altsyncram_40g2:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; clock_25    ; 0.000        ; 0.409      ; 1.598      ;
; 0.940 ; hdr_datapath:G1|camera_interface:G3|pixel_address[7]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a21~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.445      ; 1.607      ;
; 0.940 ; hdr_datapath:G1|camera_interface:G3|pixel_address[3]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a0~porta_address_reg0          ; clock_25     ; clock_25    ; 0.000        ; 0.427      ; 1.589      ;
; 0.940 ; hdr_datapath:G1|camera_interface:G3|pixel_address[2]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a43~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.434      ; 1.596      ;
; 0.940 ; hdr_datapath:G1|camera_interface:G3|pixel_address[4]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a45~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.433      ; 1.595      ;
; 0.941 ; hdr_datapath:G1|camera_interface:G3|cnt[14]                                                                  ; hdr_datapath:G1|camera_interface:G3|pixel_address[14]                                                                                ; clock_25     ; clock_25    ; 0.000        ; 0.080      ; 1.207      ;
; 0.943 ; hdr_datapath:G1|camera_interface:G3|pixel_address[8]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a51~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.447      ; 1.612      ;
; 0.945 ; hdr_datapath:G1|camera_interface:G3|pixel_address[6]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a61~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.449      ; 1.616      ;
; 0.945 ; hdr_datapath:G1|camera_interface:G3|pixel_address[2]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a22~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.436      ; 1.603      ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                      ;
+--------+--------------+----------------+-----------------+----------+------------+---------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                  ;
+--------+--------------+----------------+-----------------+----------+------------+---------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; clock_25                                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_control_unit:G0|lut_offset_inverse[0]                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_control_unit:G0|lut_offset_inverse[10]                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_control_unit:G0|lut_offset_inverse[9]                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_control_unit:G0|lut_offset_normal[10]                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_control_unit:G0|lut_offset_normal[9]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK1          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK2          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK3          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|DIR           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|FIN           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SCLK          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SDO           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[0]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[10]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[11]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[12]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[13]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[1]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[2]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[3]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[4]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[5]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[6]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[7]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[8]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[9]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[0]                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[1]                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[2]                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[3]                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[4]                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[0]                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[1]                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[2]                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[3]                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[4]                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[0]                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[10]                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[11]                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[12]                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[13]                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[1]                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[2]                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[3]                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[4]                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[5]                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[6]                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[7]                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[8]                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[9]                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_GO                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST.st0_send_data                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST.st10_wait_ack                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST.st20_next_data                         ;
; 0.174  ; 0.362        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK1          ;
; 0.174  ; 0.362        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK3          ;
; 0.174  ; 0.362        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[0]         ;
; 0.174  ; 0.362        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[10]        ;
; 0.174  ; 0.362        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[11]        ;
; 0.174  ; 0.362        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[12]        ;
; 0.174  ; 0.362        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[13]        ;
; 0.174  ; 0.362        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[1]         ;
; 0.174  ; 0.362        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[2]         ;
; 0.174  ; 0.362        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[3]         ;
; 0.174  ; 0.362        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[4]         ;
; 0.174  ; 0.362        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[5]         ;
; 0.174  ; 0.362        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[6]         ;
; 0.174  ; 0.362        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[7]         ;
; 0.174  ; 0.362        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[9]         ;
; 0.174  ; 0.362        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[3]                                     ;
; 0.174  ; 0.362        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[4]                                     ;
; 0.174  ; 0.362        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[5]                                     ;
; 0.174  ; 0.362        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[6]                                     ;
; 0.174  ; 0.362        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[7]                                     ;
; 0.175  ; 0.363        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[0]                                     ;
; 0.175  ; 0.363        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[1]                                     ;
; 0.175  ; 0.363        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[2]                                     ;
; 0.180  ; 0.368        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SCLK          ;
; 0.180  ; 0.368        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[8]         ;
; 0.180  ; 0.368        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[0] ;
; 0.180  ; 0.368        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[1] ;
; 0.180  ; 0.368        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[2] ;
; 0.180  ; 0.368        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[3] ;
; 0.180  ; 0.368        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[4] ;
; 0.180  ; 0.368        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[5] ;
; 0.180  ; 0.368        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_GO                                          ;
; 0.180  ; 0.368        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST.st10_wait_ack                          ;
; 0.180  ; 0.368        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST.st20_next_data                         ;
; 0.181  ; 0.369        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clock_25                                                                                                ;
; 0.181  ; 0.369        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK2          ;
; 0.181  ; 0.369        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|DIR           ;
; 0.181  ; 0.369        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|FIN           ;
+--------+--------------+----------------+-----------------+----------+------------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clock_25'                                                                                                                                                      ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock    ; Clock Edge ; Target                                                                                                                       ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------+
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a0~PORTBDATAOUT0       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a0~portb_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a0~portb_datain_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a10~PORTBDATAOUT0      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a10~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a10~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a10~portb_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a11~PORTBDATAOUT0      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a11~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a11~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a11~portb_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a12~PORTBDATAOUT0      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a12~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a12~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a12~portb_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a13~PORTBDATAOUT0      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a13~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a13~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a13~portb_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a14~PORTBDATAOUT0      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a14~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a14~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a14~portb_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a15~PORTBDATAOUT0      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a15~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a15~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a15~portb_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a16~PORTBDATAOUT0      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a16~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a16~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a16~portb_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a17~PORTBDATAOUT0      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a17~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a17~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a17~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a17~portb_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a18~PORTBDATAOUT0      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a18~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a18~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a18~portb_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a19~PORTBDATAOUT0      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a19~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a19~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a19~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a19~portb_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a1~PORTBDATAOUT0       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a1~portb_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a1~portb_datain_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a20~PORTBDATAOUT0      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a20~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a20~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a20~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a20~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a20~portb_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a21~PORTBDATAOUT0      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a21~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a21~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a21~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a21~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a21~portb_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a22~PORTBDATAOUT0      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a22~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a22~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a22~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a22~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a22~portb_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a23~PORTBDATAOUT0      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a23~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a23~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a23~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a23~portb_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a23~portb_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a24~PORTBDATAOUT0      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a24~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a24~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a24~porta_we_reg       ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; CMOS_SDAT     ; CLOCK_50   ; 2.530 ; 3.036 ; Rise       ; CLOCK_50        ;
; KEY[*]        ; CLOCK_50   ; 3.600 ; 3.990 ; Rise       ; CLOCK_50        ;
;  KEY[0]       ; CLOCK_50   ; 3.600 ; 3.990 ; Rise       ; CLOCK_50        ;
; SW[*]         ; CLOCK_50   ; 2.704 ; 3.161 ; Rise       ; CLOCK_50        ;
;  SW[0]        ; CLOCK_50   ; 2.693 ; 3.155 ; Rise       ; CLOCK_50        ;
;  SW[1]        ; CLOCK_50   ; 2.310 ; 2.767 ; Rise       ; CLOCK_50        ;
;  SW[2]        ; CLOCK_50   ; 2.693 ; 3.149 ; Rise       ; CLOCK_50        ;
;  SW[3]        ; CLOCK_50   ; 2.704 ; 3.161 ; Rise       ; CLOCK_50        ;
; CMOS_DATA[*]  ; clock_25   ; 2.406 ; 3.010 ; Rise       ; clock_25        ;
;  CMOS_DATA[2] ; clock_25   ; 2.380 ; 2.982 ; Rise       ; clock_25        ;
;  CMOS_DATA[3] ; clock_25   ; 2.406 ; 3.010 ; Rise       ; clock_25        ;
;  CMOS_DATA[4] ; clock_25   ; 2.320 ; 2.925 ; Rise       ; clock_25        ;
;  CMOS_DATA[5] ; clock_25   ; 2.302 ; 2.907 ; Rise       ; clock_25        ;
;  CMOS_DATA[6] ; clock_25   ; 2.319 ; 2.912 ; Rise       ; clock_25        ;
;  CMOS_DATA[7] ; clock_25   ; 1.767 ; 2.265 ; Rise       ; clock_25        ;
;  CMOS_DATA[8] ; clock_25   ; 1.741 ; 2.243 ; Rise       ; clock_25        ;
;  CMOS_DATA[9] ; clock_25   ; 1.851 ; 2.396 ; Rise       ; clock_25        ;
; CMOS_FVAL     ; clock_25   ; 3.524 ; 3.911 ; Rise       ; clock_25        ;
; CMOS_LVAL     ; clock_25   ; 4.222 ; 4.742 ; Rise       ; clock_25        ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; CMOS_SDAT     ; CLOCK_50   ; -1.615 ; -2.140 ; Rise       ; CLOCK_50        ;
; KEY[*]        ; CLOCK_50   ; -1.353 ; -1.758 ; Rise       ; CLOCK_50        ;
;  KEY[0]       ; CLOCK_50   ; -1.353 ; -1.758 ; Rise       ; CLOCK_50        ;
; SW[*]         ; CLOCK_50   ; -1.806 ; -2.245 ; Rise       ; CLOCK_50        ;
;  SW[0]        ; CLOCK_50   ; -2.208 ; -2.652 ; Rise       ; CLOCK_50        ;
;  SW[1]        ; CLOCK_50   ; -1.806 ; -2.245 ; Rise       ; CLOCK_50        ;
;  SW[2]        ; CLOCK_50   ; -2.207 ; -2.646 ; Rise       ; CLOCK_50        ;
;  SW[3]        ; CLOCK_50   ; -2.218 ; -2.657 ; Rise       ; CLOCK_50        ;
; CMOS_DATA[*]  ; clock_25   ; -1.229 ; -1.721 ; Rise       ; clock_25        ;
;  CMOS_DATA[2] ; clock_25   ; -1.843 ; -2.431 ; Rise       ; clock_25        ;
;  CMOS_DATA[3] ; clock_25   ; -1.869 ; -2.457 ; Rise       ; clock_25        ;
;  CMOS_DATA[4] ; clock_25   ; -1.786 ; -2.376 ; Rise       ; clock_25        ;
;  CMOS_DATA[5] ; clock_25   ; -1.769 ; -2.359 ; Rise       ; clock_25        ;
;  CMOS_DATA[6] ; clock_25   ; -1.786 ; -2.364 ; Rise       ; clock_25        ;
;  CMOS_DATA[7] ; clock_25   ; -1.256 ; -1.743 ; Rise       ; clock_25        ;
;  CMOS_DATA[8] ; clock_25   ; -1.229 ; -1.721 ; Rise       ; clock_25        ;
;  CMOS_DATA[9] ; clock_25   ; -1.336 ; -1.869 ; Rise       ; clock_25        ;
; CMOS_FVAL     ; clock_25   ; -1.543 ; -2.015 ; Rise       ; clock_25        ;
; CMOS_LVAL     ; clock_25   ; -2.166 ; -2.770 ; Rise       ; clock_25        ;
+---------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; CMOS_SCLK   ; CLOCK_50   ; 10.570 ; 10.458 ; Rise       ; CLOCK_50        ;
; CMOS_SDAT   ; CLOCK_50   ; 8.126  ; 8.150  ; Rise       ; CLOCK_50        ;
; CMOS_MCLK   ; clock_25   ; 9.977  ;        ; Rise       ; clock_25        ;
; VGA_B[*]    ; clock_25   ; 16.203 ; 16.076 ; Rise       ; clock_25        ;
;  VGA_B[0]   ; clock_25   ; 13.822 ; 13.950 ; Rise       ; clock_25        ;
;  VGA_B[1]   ; clock_25   ; 15.049 ; 14.839 ; Rise       ; clock_25        ;
;  VGA_B[2]   ; clock_25   ; 15.583 ; 15.622 ; Rise       ; clock_25        ;
;  VGA_B[3]   ; clock_25   ; 15.420 ; 15.211 ; Rise       ; clock_25        ;
;  VGA_B[4]   ; clock_25   ; 15.793 ; 15.651 ; Rise       ; clock_25        ;
;  VGA_B[5]   ; clock_25   ; 14.087 ; 13.941 ; Rise       ; clock_25        ;
;  VGA_B[6]   ; clock_25   ; 16.203 ; 16.076 ; Rise       ; clock_25        ;
;  VGA_B[7]   ; clock_25   ; 13.907 ; 13.741 ; Rise       ; clock_25        ;
; VGA_BLANK_N ; clock_25   ; 12.170 ; 12.025 ; Rise       ; clock_25        ;
; VGA_CLK     ; clock_25   ; 3.994  ;        ; Rise       ; clock_25        ;
; VGA_G[*]    ; clock_25   ; 16.294 ; 16.251 ; Rise       ; clock_25        ;
;  VGA_G[0]   ; clock_25   ; 12.885 ; 13.019 ; Rise       ; clock_25        ;
;  VGA_G[1]   ; clock_25   ; 15.701 ; 15.534 ; Rise       ; clock_25        ;
;  VGA_G[2]   ; clock_25   ; 14.966 ; 15.041 ; Rise       ; clock_25        ;
;  VGA_G[3]   ; clock_25   ; 16.031 ; 15.851 ; Rise       ; clock_25        ;
;  VGA_G[4]   ; clock_25   ; 16.176 ; 16.067 ; Rise       ; clock_25        ;
;  VGA_G[5]   ; clock_25   ; 15.884 ; 15.860 ; Rise       ; clock_25        ;
;  VGA_G[6]   ; clock_25   ; 16.163 ; 16.036 ; Rise       ; clock_25        ;
;  VGA_G[7]   ; clock_25   ; 16.294 ; 16.251 ; Rise       ; clock_25        ;
; VGA_HS      ; clock_25   ; 9.132  ; 9.103  ; Rise       ; clock_25        ;
; VGA_R[*]    ; clock_25   ; 16.208 ; 16.082 ; Rise       ; clock_25        ;
;  VGA_R[0]   ; clock_25   ; 13.462 ; 13.602 ; Rise       ; clock_25        ;
;  VGA_R[1]   ; clock_25   ; 15.600 ; 15.380 ; Rise       ; clock_25        ;
;  VGA_R[2]   ; clock_25   ; 14.774 ; 14.794 ; Rise       ; clock_25        ;
;  VGA_R[3]   ; clock_25   ; 16.041 ; 15.860 ; Rise       ; clock_25        ;
;  VGA_R[4]   ; clock_25   ; 16.171 ; 16.064 ; Rise       ; clock_25        ;
;  VGA_R[5]   ; clock_25   ; 15.440 ; 15.382 ; Rise       ; clock_25        ;
;  VGA_R[6]   ; clock_25   ; 16.208 ; 16.082 ; Rise       ; clock_25        ;
;  VGA_R[7]   ; clock_25   ; 15.800 ; 15.814 ; Rise       ; clock_25        ;
; VGA_VS      ; clock_25   ; 11.636 ; 11.603 ; Rise       ; clock_25        ;
; CMOS_MCLK   ; clock_25   ;        ; 9.837  ; Fall       ; clock_25        ;
; VGA_CLK     ; clock_25   ;        ; 3.875  ; Fall       ; clock_25        ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; CMOS_SCLK   ; CLOCK_50   ; 9.053  ; 8.943  ; Rise       ; CLOCK_50        ;
; CMOS_SDAT   ; CLOCK_50   ; 7.840  ; 7.868  ; Rise       ; CLOCK_50        ;
; CMOS_MCLK   ; clock_25   ; 9.602  ;        ; Rise       ; clock_25        ;
; VGA_B[*]    ; clock_25   ; 11.145 ; 11.024 ; Rise       ; clock_25        ;
;  VGA_B[0]   ; clock_25   ; 11.145 ; 11.157 ; Rise       ; clock_25        ;
;  VGA_B[1]   ; clock_25   ; 12.204 ; 11.990 ; Rise       ; clock_25        ;
;  VGA_B[2]   ; clock_25   ; 12.461 ; 12.411 ; Rise       ; clock_25        ;
;  VGA_B[3]   ; clock_25   ; 11.819 ; 11.622 ; Rise       ; clock_25        ;
;  VGA_B[4]   ; clock_25   ; 12.338 ; 12.158 ; Rise       ; clock_25        ;
;  VGA_B[5]   ; clock_25   ; 11.188 ; 11.024 ; Rise       ; clock_25        ;
;  VGA_B[6]   ; clock_25   ; 12.878 ; 12.653 ; Rise       ; clock_25        ;
;  VGA_B[7]   ; clock_25   ; 11.604 ; 11.418 ; Rise       ; clock_25        ;
; VGA_BLANK_N ; clock_25   ; 9.892  ; 9.826  ; Rise       ; clock_25        ;
; VGA_CLK     ; clock_25   ; 3.859  ;        ; Rise       ; clock_25        ;
; VGA_G[*]    ; clock_25   ; 10.244 ; 10.262 ; Rise       ; clock_25        ;
;  VGA_G[0]   ; clock_25   ; 10.244 ; 10.262 ; Rise       ; clock_25        ;
;  VGA_G[1]   ; clock_25   ; 12.828 ; 12.655 ; Rise       ; clock_25        ;
;  VGA_G[2]   ; clock_25   ; 11.868 ; 11.853 ; Rise       ; clock_25        ;
;  VGA_G[3]   ; clock_25   ; 12.403 ; 12.235 ; Rise       ; clock_25        ;
;  VGA_G[4]   ; clock_25   ; 12.705 ; 12.557 ; Rise       ; clock_25        ;
;  VGA_G[5]   ; clock_25   ; 12.913 ; 12.867 ; Rise       ; clock_25        ;
;  VGA_G[6]   ; clock_25   ; 12.839 ; 12.614 ; Rise       ; clock_25        ;
;  VGA_G[7]   ; clock_25   ; 13.895 ; 13.828 ; Rise       ; clock_25        ;
; VGA_HS      ; clock_25   ; 8.780  ; 8.748  ; Rise       ; clock_25        ;
; VGA_R[*]    ; clock_25   ; 10.798 ; 10.821 ; Rise       ; clock_25        ;
;  VGA_R[0]   ; clock_25   ; 10.798 ; 10.821 ; Rise       ; clock_25        ;
;  VGA_R[1]   ; clock_25   ; 12.731 ; 12.507 ; Rise       ; clock_25        ;
;  VGA_R[2]   ; clock_25   ; 11.684 ; 11.616 ; Rise       ; clock_25        ;
;  VGA_R[3]   ; clock_25   ; 12.413 ; 12.243 ; Rise       ; clock_25        ;
;  VGA_R[4]   ; clock_25   ; 12.699 ; 12.552 ; Rise       ; clock_25        ;
;  VGA_R[5]   ; clock_25   ; 12.486 ; 12.406 ; Rise       ; clock_25        ;
;  VGA_R[6]   ; clock_25   ; 12.883 ; 12.659 ; Rise       ; clock_25        ;
;  VGA_R[7]   ; clock_25   ; 13.419 ; 13.407 ; Rise       ; clock_25        ;
; VGA_VS      ; clock_25   ; 11.186 ; 11.150 ; Rise       ; clock_25        ;
; CMOS_MCLK   ; clock_25   ;        ; 9.463  ; Fall       ; clock_25        ;
; VGA_CLK     ; clock_25   ;        ; 3.740  ; Fall       ; clock_25        ;
+-------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Output Enable Times                                                   ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; CMOS_SDAT ; CLOCK_50   ; 8.240 ; 8.087 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Output Enable Times                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; CMOS_SDAT ; CLOCK_50   ; 7.928 ; 7.775 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; CMOS_SDAT ; CLOCK_50   ; 8.111     ; 8.264     ; Rise       ; CLOCK_50        ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; CMOS_SDAT ; CLOCK_50   ; 7.797     ; 7.950     ; Rise       ; CLOCK_50        ;
+-----------+------------+-----------+-----------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 192.31 MHz ; 192.31 MHz      ; clock_25   ;                                                               ;
; 342.11 MHz ; 250.0 MHz       ; CLOCK_50   ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; clock_25 ; -4.200 ; -760.811       ;
; CLOCK_50 ; -1.923 ; -81.729        ;
+----------+--------+----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; CLOCK_50 ; -0.156 ; -0.156        ;
; clock_25 ; 0.353  ; 0.000         ;
+----------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; CLOCK_50 ; -3.000 ; -81.385                      ;
; clock_25 ; -2.649 ; -1168.172                    ;
+----------+--------+------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_25'                                                                                                                                                                                                                   ;
+--------+--------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.200 ; hdr_datapath:G1|vga_interface:G2|hcount[4] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a36~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.176      ; 5.406      ;
; -4.193 ; hdr_datapath:G1|vga_interface:G2|hcount[5] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a36~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.176      ; 5.399      ;
; -4.169 ; hdr_datapath:G1|vga_interface:G2|hcount[4] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a59~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.164      ; 5.363      ;
; -4.162 ; hdr_datapath:G1|vga_interface:G2|hcount[5] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a59~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.164      ; 5.356      ;
; -4.155 ; hdr_datapath:G1|vga_interface:G2|hcount[4] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a24~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.204      ; 5.389      ;
; -4.148 ; hdr_datapath:G1|vga_interface:G2|hcount[5] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a24~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.204      ; 5.382      ;
; -4.125 ; hdr_datapath:G1|vga_interface:G2|hcount[4] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a35~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.208      ; 5.363      ;
; -4.119 ; hdr_datapath:G1|vga_interface:G2|hcount[8] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a36~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.176      ; 5.325      ;
; -4.118 ; hdr_datapath:G1|vga_interface:G2|hcount[5] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a35~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.208      ; 5.356      ;
; -4.111 ; hdr_datapath:G1|vga_interface:G2|vcount[2] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a36~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.177      ; 5.318      ;
; -4.088 ; hdr_datapath:G1|vga_interface:G2|hcount[8] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a59~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.164      ; 5.282      ;
; -4.085 ; hdr_datapath:G1|vga_interface:G2|hcount[6] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a36~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.176      ; 5.291      ;
; -4.081 ; hdr_datapath:G1|vga_interface:G2|hcount[4] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a55~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.205      ; 5.316      ;
; -4.080 ; hdr_datapath:G1|vga_interface:G2|vcount[2] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a59~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.165      ; 5.275      ;
; -4.077 ; hdr_datapath:G1|vga_interface:G2|hcount[7] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a36~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.176      ; 5.283      ;
; -4.074 ; hdr_datapath:G1|vga_interface:G2|hcount[8] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a24~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.204      ; 5.308      ;
; -4.074 ; hdr_datapath:G1|vga_interface:G2|hcount[5] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a55~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.205      ; 5.309      ;
; -4.072 ; hdr_datapath:G1|vga_interface:G2|hcount[5] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a53~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.170      ; 5.272      ;
; -4.072 ; hdr_datapath:G1|vga_interface:G2|hcount[4] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a53~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.170      ; 5.272      ;
; -4.066 ; hdr_datapath:G1|vga_interface:G2|vcount[2] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a24~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.205      ; 5.301      ;
; -4.065 ; hdr_datapath:G1|vga_interface:G2|hcount[4] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a47~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.199      ; 5.294      ;
; -4.064 ; hdr_datapath:G1|vga_interface:G2|hcount[4] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a19~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.181      ; 5.275      ;
; -4.061 ; hdr_datapath:G1|vga_interface:G2|hcount[4] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a12~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.184      ; 5.275      ;
; -4.058 ; hdr_datapath:G1|vga_interface:G2|hcount[5] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a47~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.199      ; 5.287      ;
; -4.057 ; hdr_datapath:G1|vga_interface:G2|hcount[5] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a19~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.181      ; 5.268      ;
; -4.054 ; hdr_datapath:G1|vga_interface:G2|hcount[6] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a59~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.164      ; 5.248      ;
; -4.054 ; hdr_datapath:G1|vga_interface:G2|hcount[5] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a12~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.184      ; 5.268      ;
; -4.046 ; hdr_datapath:G1|vga_interface:G2|hcount[4] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a8~portb_address_reg0  ; clock_25     ; clock_25    ; 1.000        ; 0.187      ; 5.263      ;
; -4.046 ; hdr_datapath:G1|vga_interface:G2|hcount[7] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a59~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.164      ; 5.240      ;
; -4.044 ; hdr_datapath:G1|vga_interface:G2|hcount[8] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a35~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.208      ; 5.282      ;
; -4.043 ; hdr_datapath:G1|vga_interface:G2|hcount[4] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a63~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.193      ; 5.266      ;
; -4.042 ; hdr_datapath:G1|vga_interface:G2|hcount[5] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a20~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.219      ; 5.291      ;
; -4.040 ; hdr_datapath:G1|vga_interface:G2|hcount[4] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a4~portb_address_reg0  ; clock_25     ; clock_25    ; 1.000        ; 0.213      ; 5.283      ;
; -4.040 ; hdr_datapath:G1|vga_interface:G2|hcount[6] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a24~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.204      ; 5.274      ;
; -4.039 ; hdr_datapath:G1|vga_interface:G2|hcount[5] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a8~portb_address_reg0  ; clock_25     ; clock_25    ; 1.000        ; 0.187      ; 5.256      ;
; -4.036 ; hdr_datapath:G1|vga_interface:G2|vcount[2] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a35~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.209      ; 5.275      ;
; -4.036 ; hdr_datapath:G1|vga_interface:G2|hcount[5] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a63~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.193      ; 5.259      ;
; -4.034 ; hdr_datapath:G1|vga_interface:G2|hcount[4] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a1~portb_address_reg0  ; clock_25     ; clock_25    ; 1.000        ; 0.195      ; 5.259      ;
; -4.034 ; hdr_datapath:G1|vga_interface:G2|hcount[4] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a32~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.215      ; 5.279      ;
; -4.033 ; hdr_datapath:G1|vga_interface:G2|hcount[5] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a4~portb_address_reg0  ; clock_25     ; clock_25    ; 1.000        ; 0.213      ; 5.276      ;
; -4.032 ; hdr_datapath:G1|vga_interface:G2|hcount[7] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a24~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.204      ; 5.266      ;
; -4.027 ; hdr_datapath:G1|vga_interface:G2|hcount[5] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a1~portb_address_reg0  ; clock_25     ; clock_25    ; 1.000        ; 0.195      ; 5.252      ;
; -4.027 ; hdr_datapath:G1|vga_interface:G2|hcount[5] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a32~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.215      ; 5.272      ;
; -4.025 ; hdr_datapath:G1|vga_interface:G2|hcount[5] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a16~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.210      ; 5.265      ;
; -4.024 ; hdr_datapath:G1|vga_interface:G2|vcount[1] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a36~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.177      ; 5.231      ;
; -4.021 ; hdr_datapath:G1|vga_interface:G2|hcount[4] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a40~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.211      ; 5.262      ;
; -4.017 ; hdr_datapath:G1|vga_interface:G2|hcount[4] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a33~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.198      ; 5.245      ;
; -4.014 ; hdr_datapath:G1|vga_interface:G2|hcount[5] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a40~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.211      ; 5.255      ;
; -4.010 ; hdr_datapath:G1|vga_interface:G2|hcount[5] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a33~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.198      ; 5.238      ;
; -4.010 ; hdr_datapath:G1|vga_interface:G2|hcount[4] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a16~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.210      ; 5.250      ;
; -4.010 ; hdr_datapath:G1|vga_interface:G2|hcount[6] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a35~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.208      ; 5.248      ;
; -4.007 ; hdr_datapath:G1|vga_interface:G2|hcount[4] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a10~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.191      ; 5.228      ;
; -4.002 ; hdr_datapath:G1|vga_interface:G2|hcount[7] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a35~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.208      ; 5.240      ;
; -4.000 ; hdr_datapath:G1|vga_interface:G2|hcount[5] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a10~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.191      ; 5.221      ;
; -4.000 ; hdr_datapath:G1|vga_interface:G2|hcount[8] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a55~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.205      ; 5.235      ;
; -3.998 ; hdr_datapath:G1|vga_interface:G2|hcount[4] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a37~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.207      ; 5.235      ;
; -3.993 ; hdr_datapath:G1|vga_interface:G2|vcount[1] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a59~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.165      ; 5.188      ;
; -3.992 ; hdr_datapath:G1|vga_interface:G2|vcount[2] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a55~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.206      ; 5.228      ;
; -3.991 ; hdr_datapath:G1|vga_interface:G2|hcount[8] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a53~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.170      ; 5.191      ;
; -3.991 ; hdr_datapath:G1|vga_interface:G2|hcount[5] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a37~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.207      ; 5.228      ;
; -3.984 ; hdr_datapath:G1|vga_interface:G2|hcount[8] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a47~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.199      ; 5.213      ;
; -3.983 ; hdr_datapath:G1|vga_interface:G2|vcount[2] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a53~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.171      ; 5.184      ;
; -3.983 ; hdr_datapath:G1|vga_interface:G2|hcount[8] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a19~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.181      ; 5.194      ;
; -3.980 ; hdr_datapath:G1|vga_interface:G2|hcount[8] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a12~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.184      ; 5.194      ;
; -3.979 ; hdr_datapath:G1|vga_interface:G2|vcount[1] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a24~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.205      ; 5.214      ;
; -3.976 ; hdr_datapath:G1|vga_interface:G2|vcount[2] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a47~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.200      ; 5.206      ;
; -3.975 ; hdr_datapath:G1|vga_interface:G2|vcount[2] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a19~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.182      ; 5.187      ;
; -3.972 ; hdr_datapath:G1|vga_interface:G2|vcount[2] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a12~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.185      ; 5.187      ;
; -3.970 ; hdr_datapath:G1|vga_interface:G2|hcount[4] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a42~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.199      ; 5.199      ;
; -3.966 ; hdr_datapath:G1|vga_interface:G2|hcount[6] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a55~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.205      ; 5.201      ;
; -3.965 ; hdr_datapath:G1|vga_interface:G2|hcount[8] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a8~portb_address_reg0  ; clock_25     ; clock_25    ; 1.000        ; 0.187      ; 5.182      ;
; -3.964 ; hdr_datapath:G1|vga_interface:G2|hcount[4] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a20~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.219      ; 5.213      ;
; -3.963 ; hdr_datapath:G1|vga_interface:G2|hcount[5] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a42~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.199      ; 5.192      ;
; -3.962 ; hdr_datapath:G1|vga_interface:G2|hcount[8] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a63~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.193      ; 5.185      ;
; -3.961 ; hdr_datapath:G1|vga_interface:G2|hcount[4] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a27~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.224      ; 5.215      ;
; -3.959 ; hdr_datapath:G1|vga_interface:G2|hcount[8] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a4~portb_address_reg0  ; clock_25     ; clock_25    ; 1.000        ; 0.213      ; 5.202      ;
; -3.958 ; hdr_datapath:G1|vga_interface:G2|hcount[7] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a55~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.205      ; 5.193      ;
; -3.957 ; hdr_datapath:G1|vga_interface:G2|hcount[9] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a36~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.176      ; 5.163      ;
; -3.957 ; hdr_datapath:G1|vga_interface:G2|hcount[6] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a53~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.170      ; 5.157      ;
; -3.957 ; hdr_datapath:G1|vga_interface:G2|vcount[2] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a8~portb_address_reg0  ; clock_25     ; clock_25    ; 1.000        ; 0.188      ; 5.175      ;
; -3.956 ; hdr_datapath:G1|vga_interface:G2|hcount[7] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a53~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.170      ; 5.156      ;
; -3.954 ; hdr_datapath:G1|vga_interface:G2|vcount[2] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a63~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.194      ; 5.178      ;
; -3.954 ; hdr_datapath:G1|vga_interface:G2|hcount[5] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a27~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.224      ; 5.208      ;
; -3.953 ; hdr_datapath:G1|vga_interface:G2|hcount[8] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a1~portb_address_reg0  ; clock_25     ; clock_25    ; 1.000        ; 0.195      ; 5.178      ;
; -3.953 ; hdr_datapath:G1|vga_interface:G2|hcount[8] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a32~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.215      ; 5.198      ;
; -3.951 ; hdr_datapath:G1|vga_interface:G2|vcount[2] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a4~portb_address_reg0  ; clock_25     ; clock_25    ; 1.000        ; 0.214      ; 5.195      ;
; -3.950 ; hdr_datapath:G1|vga_interface:G2|hcount[6] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a47~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.199      ; 5.179      ;
; -3.949 ; hdr_datapath:G1|vga_interface:G2|hcount[6] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a19~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.181      ; 5.160      ;
; -3.949 ; hdr_datapath:G1|vga_interface:G2|vcount[1] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a35~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.209      ; 5.188      ;
; -3.946 ; hdr_datapath:G1|vga_interface:G2|hcount[6] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a12~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.184      ; 5.160      ;
; -3.945 ; hdr_datapath:G1|vga_interface:G2|vcount[2] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a1~portb_address_reg0  ; clock_25     ; clock_25    ; 1.000        ; 0.196      ; 5.171      ;
; -3.945 ; hdr_datapath:G1|vga_interface:G2|vcount[2] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a32~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.216      ; 5.191      ;
; -3.942 ; hdr_datapath:G1|vga_interface:G2|hcount[7] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a47~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.199      ; 5.171      ;
; -3.941 ; hdr_datapath:G1|vga_interface:G2|hcount[7] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a19~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.181      ; 5.152      ;
; -3.941 ; hdr_datapath:G1|vga_interface:G2|hcount[4] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a15~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.230      ; 5.201      ;
; -3.940 ; hdr_datapath:G1|vga_interface:G2|hcount[8] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a40~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.211      ; 5.181      ;
; -3.938 ; hdr_datapath:G1|vga_interface:G2|hcount[7] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a12~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.184      ; 5.152      ;
; -3.937 ; hdr_datapath:G1|vga_interface:G2|hcount[4] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a48~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.221      ; 5.188      ;
; -3.936 ; hdr_datapath:G1|vga_interface:G2|hcount[8] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a33~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.198      ; 5.164      ;
; -3.934 ; hdr_datapath:G1|vga_interface:G2|hcount[5] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a15~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.230      ; 5.194      ;
+--------+--------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                               ; To Node                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.923 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[4]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.855      ;
; -1.923 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[4]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.855      ;
; -1.923 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[4]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.855      ;
; -1.923 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[4]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.855      ;
; -1.923 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[4]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.855      ;
; -1.923 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[4]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.855      ;
; -1.923 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[10]        ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SDO           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.472     ; 2.450      ;
; -1.910 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[4]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK2          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 2.835      ;
; -1.907 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[1]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.839      ;
; -1.907 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[1]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.839      ;
; -1.907 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[1]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.839      ;
; -1.907 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[1]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.839      ;
; -1.907 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[1]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.839      ;
; -1.907 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[1]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.839      ;
; -1.894 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[1]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK2          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 2.819      ;
; -1.886 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[4] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK2          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 2.807      ;
; -1.877 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[4]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[9]                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.805      ;
; -1.877 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[4]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[10]                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.805      ;
; -1.864 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK1          ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST.st0_send_data                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.466     ; 2.397      ;
; -1.861 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[1]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[9]                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.789      ;
; -1.861 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[1]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[10]                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.789      ;
; -1.833 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[1]         ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SDO           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.472     ; 2.360      ;
; -1.831 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[3] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SDO           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.755      ;
; -1.830 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[4] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[8]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.756      ;
; -1.830 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[0]         ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SDO           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.472     ; 2.357      ;
; -1.823 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[2]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[9]                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.751      ;
; -1.823 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[2]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[10]                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.751      ;
; -1.820 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[4]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[4]                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.746      ;
; -1.820 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[4]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[3]                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.746      ;
; -1.812 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[0]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.744      ;
; -1.812 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[0]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.744      ;
; -1.812 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[0]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.744      ;
; -1.812 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[0]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.744      ;
; -1.812 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[0]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.744      ;
; -1.812 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[0]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.744      ;
; -1.804 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[1]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[4]                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.730      ;
; -1.804 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[1]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[3]                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.730      ;
; -1.799 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[0]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK2          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 2.724      ;
; -1.798 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[4]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[9]                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 2.729      ;
; -1.798 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[4]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[10]                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 2.729      ;
; -1.766 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[0]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[9]                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.694      ;
; -1.766 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[0]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[10]                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.694      ;
; -1.760 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[2] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK2          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 2.681      ;
; -1.750 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK3          ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST.st0_send_data                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.466     ; 2.283      ;
; -1.749 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[4]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[8]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 2.679      ;
; -1.741 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[0] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SDO           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.665      ;
; -1.733 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[1]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[8]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 2.663      ;
; -1.709 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[0]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[4]                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.635      ;
; -1.709 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[0]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[3]                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.635      ;
; -1.704 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[2] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[8]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.630      ;
; -1.701 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[13]        ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SDO           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.472     ; 2.228      ;
; -1.689 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[3]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[9]                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 2.620      ;
; -1.689 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[3]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[10]                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 2.620      ;
; -1.665 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[4]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST.st20_next_data                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 2.594      ;
; -1.661 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[1] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SDO           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 2.585      ;
; -1.660 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[8]         ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SDO           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.586      ;
; -1.657 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[5]         ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SDO           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.472     ; 2.184      ;
; -1.650 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[3]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.582      ;
; -1.650 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[3]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.582      ;
; -1.650 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[3]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.582      ;
; -1.650 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[3]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.582      ;
; -1.650 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[3]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.582      ;
; -1.650 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[3]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.582      ;
; -1.649 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[11]        ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SDO           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.472     ; 2.176      ;
; -1.649 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[1]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST.st20_next_data                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 2.578      ;
; -1.647 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[1] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK2          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 2.568      ;
; -1.647 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[4]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST.st0_send_data                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.575      ;
; -1.642 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[4]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_GO                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 2.571      ;
; -1.638 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[0]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[8]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 2.568      ;
; -1.637 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[3]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK2          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 2.562      ;
; -1.631 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[1]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST.st0_send_data                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.559      ;
; -1.630 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[5] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK2          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.078     ; 2.551      ;
; -1.626 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[1]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_GO                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 2.555      ;
; -1.620 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[4]         ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SDO           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.472     ; 2.147      ;
; -1.618 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[4]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SCLK          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.550      ;
; -1.604 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[3]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[9]                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.532      ;
; -1.604 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[3]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[10]                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.532      ;
; -1.602 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[1]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SCLK          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.534      ;
; -1.600 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK1          ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_GO                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.465     ; 2.134      ;
; -1.599 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK1          ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST.st20_next_data                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.465     ; 2.133      ;
; -1.591 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[1] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[8]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.517      ;
; -1.586 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[4]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST.st20_next_data                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.518      ;
; -1.568 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK2          ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST.st0_send_data                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.500      ;
; -1.563 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[4]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_GO                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.495      ;
; -1.560 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[4] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.488      ;
; -1.560 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[4] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.488      ;
; -1.560 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[4] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.488      ;
; -1.560 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[4] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.488      ;
; -1.560 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[4] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.488      ;
; -1.560 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[4] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.488      ;
; -1.554 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[0]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST.st20_next_data                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 2.483      ;
; -1.552 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[9]         ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SDO           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.472     ; 2.079      ;
; -1.547 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[3]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[4]                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.473      ;
; -1.547 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[3]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[3]                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.473      ;
; -1.545 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[2]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[4]                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.471      ;
; -1.545 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[2]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[3]                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.471      ;
; -1.536 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[4] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SCLK          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.464      ;
; -1.536 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[0]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST.st0_send_data                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.464      ;
; -1.531 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[0]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_GO                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 2.460      ;
; -1.508 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[2]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST.st0_send_data                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.436      ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                            ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                               ; To Node                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.156 ; clock_25                                                                                                ; clock_25                                                                                                ; clock_25     ; CLOCK_50    ; 0.000        ; 2.769      ; 3.027      ;
; 0.339  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK3          ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK3          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.597      ;
; 0.339  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK1          ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK1          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.597      ;
; 0.355  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|FIN           ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|FIN           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST.st10_wait_ack                          ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST.st10_wait_ack                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST.st20_next_data                         ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST.st20_next_data                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.597      ;
; 0.356  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK2          ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK2          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST.st0_send_data                          ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST.st0_send_data                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|DIR           ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|DIR           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.435  ; clock_25                                                                                                ; clock_25                                                                                                ; clock_25     ; CLOCK_50    ; -0.500       ; 2.769      ; 3.118      ;
; 0.450  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[10]                                    ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[10]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.472      ; 1.093      ;
; 0.527  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST.st10_wait_ack                          ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_GO                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.769      ;
; 0.528  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[5] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SCLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.770      ;
; 0.538  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[3]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[4]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.474      ; 1.183      ;
; 0.540  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[3]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[3]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.474      ; 1.185      ;
; 0.542  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[3]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[7]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.474      ; 1.187      ;
; 0.542  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[3]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[5]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.474      ; 1.187      ;
; 0.543  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[3]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[6]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.474      ; 1.188      ;
; 0.565  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[3]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[0]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.434      ; 1.170      ;
; 0.571  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[4]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[4]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.813      ;
; 0.572  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[4]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[4]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 0.813      ;
; 0.584  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[4]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[1]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.434      ; 1.189      ;
; 0.585  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[4]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[11]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.434      ; 1.190      ;
; 0.586  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[2]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[2]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.844      ;
; 0.588  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[1]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[1]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.846      ;
; 0.591  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[1]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[1]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.833      ;
; 0.591  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[4]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[2]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.434      ; 1.196      ;
; 0.602  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[9]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[9]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.472      ; 1.245      ;
; 0.611  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[0]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[0]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 0.869      ;
; 0.613  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[4]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[4]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.474      ; 1.258      ;
; 0.614  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[4] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.856      ;
; 0.616  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[4]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[3]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.474      ; 1.261      ;
; 0.617  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[5] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.859      ;
; 0.620  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[2] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.862      ;
; 0.625  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[3] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.867      ;
; 0.627  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[2]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[2]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.869      ;
; 0.633  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[4]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[5]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.474      ; 1.278      ;
; 0.646  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[5] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK3          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.462      ; 1.279      ;
; 0.646  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[5] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK1          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.462      ; 1.279      ;
; 0.647  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[0] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.889      ;
; 0.650  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[4]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[6]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.474      ; 1.295      ;
; 0.651  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[4]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[7]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.474      ; 1.296      ;
; 0.652  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[1] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.894      ;
; 0.697  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST.st20_next_data                         ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_GO                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 0.939      ;
; 0.709  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[3] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK1          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.462      ; 1.342      ;
; 0.744  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[4]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[9]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.987      ;
; 0.745  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[4]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[10]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 0.988      ;
; 0.770  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[3]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[3]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.070      ; 1.011      ;
; 0.771  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[3]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[3]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.013      ;
; 0.784  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[0]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[0]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.026      ;
; 0.803  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[2]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[4]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 1.067      ;
; 0.804  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[4]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[8]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.434      ; 1.409      ;
; 0.804  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[2]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[5]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 1.068      ;
; 0.804  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[2]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[6]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 1.068      ;
; 0.804  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[2]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[3]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 1.068      ;
; 0.805  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[2]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[7]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 1.069      ;
; 0.810  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[0]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[0]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.125      ; 1.106      ;
; 0.832  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[2] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK1          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.462      ; 1.465      ;
; 0.848  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[0] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK3          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.462      ; 1.481      ;
; 0.875  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[1]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[2]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 1.133      ;
; 0.878  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[0]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[1]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 1.136      ;
; 0.878  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[1]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[2]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.120      ;
; 0.881  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[4]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[4]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 1.139      ;
; 0.889  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[0]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[2]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 1.147      ;
; 0.902  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[4] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.144      ;
; 0.908  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[2] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.150      ;
; 0.912  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[3] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.154      ;
; 0.915  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[2]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[3]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.157      ;
; 0.916  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[0] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.158      ;
; 0.919  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[2] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.161      ;
; 0.926  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[2]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[4]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.168      ;
; 0.927  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_GO                                          ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_GO                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.169      ;
; 0.927  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[0] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.169      ;
; 0.931  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[11]                                    ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[11]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.125      ; 1.227      ;
; 0.938  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST.st10_wait_ack                          ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST.st20_next_data                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.180      ;
; 0.939  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[1] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.181      ;
; 0.942  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[4]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[13]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.434      ; 1.547      ;
; 0.947  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[1] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK1          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.462      ; 1.580      ;
; 0.957  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[4]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[0]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.434      ; 1.562      ;
; 0.966  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[13]                                    ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[13]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.125      ; 1.262      ;
; 0.969  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[1]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[1]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.125      ; 1.265      ;
; 0.973  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[6]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[6]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 1.231      ;
; 0.977  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[2]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.125      ; 1.273      ;
; 0.977  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[1]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[3]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.219      ;
; 0.979  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[0]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[12]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.203      ;
; 0.979  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[0]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[8]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.203      ;
; 0.980  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[0]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[13]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.204      ;
; 0.988  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[1]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[4]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.230      ;
; 0.989  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST.st0_send_data                          ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST.st10_wait_ack                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.232      ;
; 0.996  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[2]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[9]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.309     ; 0.858      ;
; 0.997  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[2]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[10]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.309     ; 0.859      ;
; 1.005  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[7]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[7]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 1.263      ;
; 1.005  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[5]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[5]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.087      ; 1.263      ;
; 1.011  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[3] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.253      ;
; 1.012  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[1]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[6]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 1.276      ;
; 1.015  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[1]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[3]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 1.279      ;
; 1.016  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[1]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[4]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.093      ; 1.280      ;
; 1.017  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[1]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[0]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.053      ; 1.241      ;
; 1.018  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[2] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.260      ;
; 1.021  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[4] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SDO           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 1.259      ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_25'                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.353 ; hdr_datapath:G1|vga_interface:G2|vga_vsync~reg0                                                              ; hdr_datapath:G1|vga_interface:G2|vga_vsync~reg0                                                                                      ; clock_25     ; clock_25    ; 0.000        ; 0.073      ; 0.597      ;
; 0.383 ; hdr_control_unit:G0|lut_offset_inverse[9]                                                                    ; hdr_datapath:G1|ram_lut_doubleport:G1|altsyncram:altsyncram_component|altsyncram_40g2:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; clock_25    ; 0.000        ; 0.348      ; 0.962      ;
; 0.406 ; hdr_datapath:G1|vga_interface:G2|vcount[9]                                                                   ; hdr_datapath:G1|vga_interface:G2|vcount[9]                                                                                           ; clock_25     ; clock_25    ; 0.000        ; 0.073      ; 0.650      ;
; 0.547 ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|address_reg_b[2] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|out_address_reg_b[2]                     ; clock_25     ; clock_25    ; 0.000        ; 0.073      ; 0.791      ;
; 0.582 ; hdr_datapath:G1|camera_interface:G3|cnt[3]                                                                   ; hdr_datapath:G1|camera_interface:G3|cnt[3]                                                                                           ; clock_25     ; clock_25    ; 0.000        ; 0.089      ; 0.842      ;
; 0.584 ; hdr_datapath:G1|camera_interface:G3|cnt[1]                                                                   ; hdr_datapath:G1|camera_interface:G3|cnt[1]                                                                                           ; clock_25     ; clock_25    ; 0.000        ; 0.089      ; 0.844      ;
; 0.587 ; hdr_datapath:G1|camera_interface:G3|cnt[2]                                                                   ; hdr_datapath:G1|camera_interface:G3|cnt[2]                                                                                           ; clock_25     ; clock_25    ; 0.000        ; 0.089      ; 0.847      ;
; 0.590 ; hdr_datapath:G1|camera_interface:G3|pixel_address[1]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a43~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.388      ; 1.179      ;
; 0.594 ; hdr_datapath:G1|camera_interface:G3|pixel_address[8]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a31~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.399      ; 1.194      ;
; 0.598 ; hdr_datapath:G1|camera_interface:G3|cnt[5]                                                                   ; hdr_datapath:G1|camera_interface:G3|cnt[5]                                                                                           ; clock_25     ; clock_25    ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; hdr_datapath:G1|camera_interface:G3|cnt[13]                                                                  ; hdr_datapath:G1|camera_interface:G3|cnt[13]                                                                                          ; clock_25     ; clock_25    ; 0.000        ; 0.073      ; 0.842      ;
; 0.599 ; hdr_datapath:G1|camera_interface:G3|cnt[11]                                                                  ; hdr_datapath:G1|camera_interface:G3|cnt[11]                                                                                          ; clock_25     ; clock_25    ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; hdr_datapath:G1|camera_interface:G3|cnt[15]                                                                  ; hdr_datapath:G1|camera_interface:G3|cnt[15]                                                                                          ; clock_25     ; clock_25    ; 0.000        ; 0.073      ; 0.843      ;
; 0.600 ; hdr_datapath:G1|camera_interface:G3|cnt[6]                                                                   ; hdr_datapath:G1|camera_interface:G3|cnt[6]                                                                                           ; clock_25     ; clock_25    ; 0.000        ; 0.073      ; 0.844      ;
; 0.601 ; hdr_datapath:G1|camera_interface:G3|pixel_address[2]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a39~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.382      ; 1.184      ;
; 0.602 ; hdr_datapath:G1|camera_interface:G3|cnt[7]                                                                   ; hdr_datapath:G1|camera_interface:G3|cnt[7]                                                                                           ; clock_25     ; clock_25    ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; hdr_datapath:G1|camera_interface:G3|cnt[9]                                                                   ; hdr_datapath:G1|camera_interface:G3|cnt[9]                                                                                           ; clock_25     ; clock_25    ; 0.000        ; 0.073      ; 0.846      ;
; 0.603 ; hdr_datapath:G1|camera_interface:G3|cnt[4]                                                                   ; hdr_datapath:G1|camera_interface:G3|cnt[4]                                                                                           ; clock_25     ; clock_25    ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; hdr_datapath:G1|camera_interface:G3|cnt[14]                                                                  ; hdr_datapath:G1|camera_interface:G3|cnt[14]                                                                                          ; clock_25     ; clock_25    ; 0.000        ; 0.073      ; 0.847      ;
; 0.604 ; hdr_datapath:G1|camera_interface:G3|cnt[8]                                                                   ; hdr_datapath:G1|camera_interface:G3|cnt[8]                                                                                           ; clock_25     ; clock_25    ; 0.000        ; 0.073      ; 0.848      ;
; 0.604 ; hdr_datapath:G1|camera_interface:G3|cnt[10]                                                                  ; hdr_datapath:G1|camera_interface:G3|cnt[10]                                                                                          ; clock_25     ; clock_25    ; 0.000        ; 0.073      ; 0.848      ;
; 0.604 ; hdr_datapath:G1|camera_interface:G3|cnt[12]                                                                  ; hdr_datapath:G1|camera_interface:G3|cnt[12]                                                                                          ; clock_25     ; clock_25    ; 0.000        ; 0.073      ; 0.848      ;
; 0.605 ; hdr_datapath:G1|vga_interface:G2|hcount[2]                                                                   ; hdr_datapath:G1|vga_interface:G2|hcount[2]                                                                                           ; clock_25     ; clock_25    ; 0.000        ; 0.073      ; 0.849      ;
; 0.606 ; hdr_datapath:G1|vga_interface:G2|hcount[1]                                                                   ; hdr_datapath:G1|vga_interface:G2|hcount[1]                                                                                           ; clock_25     ; clock_25    ; 0.000        ; 0.073      ; 0.850      ;
; 0.607 ; hdr_datapath:G1|vga_interface:G2|hcount[3]                                                                   ; hdr_datapath:G1|vga_interface:G2|hcount[3]                                                                                           ; clock_25     ; clock_25    ; 0.000        ; 0.073      ; 0.851      ;
; 0.607 ; hdr_datapath:G1|camera_interface:G3|cnt[0]                                                                   ; hdr_datapath:G1|camera_interface:G3|cnt[0]                                                                                           ; clock_25     ; clock_25    ; 0.000        ; 0.089      ; 0.867      ;
; 0.609 ; hdr_datapath:G1|vga_interface:G2|vcount[5]                                                                   ; hdr_datapath:G1|vga_interface:G2|vcount[5]                                                                                           ; clock_25     ; clock_25    ; 0.000        ; 0.073      ; 0.853      ;
; 0.609 ; hdr_datapath:G1|vga_interface:G2|vcount[7]                                                                   ; hdr_datapath:G1|vga_interface:G2|vcount[7]                                                                                           ; clock_25     ; clock_25    ; 0.000        ; 0.073      ; 0.853      ;
; 0.611 ; hdr_datapath:G1|vga_interface:G2|vcount[6]                                                                   ; hdr_datapath:G1|vga_interface:G2|vcount[6]                                                                                           ; clock_25     ; clock_25    ; 0.000        ; 0.073      ; 0.855      ;
; 0.615 ; hdr_datapath:G1|camera_interface:G3|pixel_address[0]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a0~porta_address_reg0          ; clock_25     ; clock_25    ; 0.000        ; 0.380      ; 1.196      ;
; 0.623 ; hdr_datapath:G1|vga_interface:G2|hcount[0]                                                                   ; hdr_datapath:G1|vga_interface:G2|hcount[0]                                                                                           ; clock_25     ; clock_25    ; 0.000        ; 0.073      ; 0.867      ;
; 0.625 ; hdr_datapath:G1|vga_interface:G2|vcount[8]                                                                   ; hdr_datapath:G1|vga_interface:G2|vcount[8]                                                                                           ; clock_25     ; clock_25    ; 0.000        ; 0.073      ; 0.869      ;
; 0.625 ; hdr_datapath:G1|camera_interface:G3|pixel_address[4]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a22~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.389      ; 1.215      ;
; 0.625 ; hdr_datapath:G1|camera_interface:G3|pixel_address[0]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a15~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.376      ; 1.202      ;
; 0.629 ; hdr_datapath:G1|camera_interface:G3|pixel_address[2]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a31~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.399      ; 1.229      ;
; 0.630 ; hdr_datapath:G1|camera_interface:G3|pixel_address[10]                                                        ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a31~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.399      ; 1.230      ;
; 0.630 ; hdr_datapath:G1|camera_interface:G3|pixel_address[1]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a22~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.389      ; 1.220      ;
; 0.645 ; hdr_datapath:G1|camera_interface:G3|pixel_address[0]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a39~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.382      ; 1.228      ;
; 0.655 ; hdr_datapath:G1|camera_interface:G3|pixel_address[4]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a31~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.399      ; 1.255      ;
; 0.657 ; hdr_control_unit:G0|lut_offset_inverse[10]                                                                   ; hdr_datapath:G1|ram_lut_doubleport:G1|altsyncram:altsyncram_component|altsyncram_40g2:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; clock_25    ; 0.000        ; 0.347      ; 1.235      ;
; 0.660 ; hdr_datapath:G1|camera_interface:G3|pixel_address[11]                                                        ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a31~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.399      ; 1.260      ;
; 0.690 ; hdr_datapath:G1|camera_interface:G3|cnt[8]                                                                   ; hdr_datapath:G1|camera_interface:G3|pixel_address[8]                                                                                 ; clock_25     ; clock_25    ; 0.000        ; 0.073      ; 0.934      ;
; 0.755 ; hdr_datapath:G1|camera_interface:G3|cnt[4]                                                                   ; hdr_datapath:G1|camera_interface:G3|pixel_address[4]                                                                                 ; clock_25     ; clock_25    ; 0.000        ; 0.073      ; 0.999      ;
; 0.759 ; hdr_datapath:G1|camera_interface:G3|cnt[9]                                                                   ; hdr_datapath:G1|camera_interface:G3|pixel_address[9]                                                                                 ; clock_25     ; clock_25    ; 0.000        ; 0.073      ; 1.003      ;
; 0.764 ; hdr_datapath:G1|camera_interface:G3|cnt[7]                                                                   ; hdr_datapath:G1|camera_interface:G3|pixel_address[7]                                                                                 ; clock_25     ; clock_25    ; 0.000        ; 0.073      ; 1.008      ;
; 0.765 ; hdr_datapath:G1|camera_interface:G3|cnt[11]                                                                  ; hdr_datapath:G1|camera_interface:G3|pixel_address[11]                                                                                ; clock_25     ; clock_25    ; 0.000        ; 0.073      ; 1.009      ;
; 0.790 ; hdr_datapath:G1|camera_interface:G3|cnt[10]                                                                  ; hdr_datapath:G1|camera_interface:G3|pixel_address[10]                                                                                ; clock_25     ; clock_25    ; 0.000        ; 0.073      ; 1.034      ;
; 0.795 ; hdr_datapath:G1|camera_interface:G3|cnt[12]                                                                  ; hdr_datapath:G1|camera_interface:G3|pixel_address[12]                                                                                ; clock_25     ; clock_25    ; 0.000        ; 0.073      ; 1.039      ;
; 0.798 ; hdr_datapath:G1|camera_interface:G3|cnt[5]                                                                   ; hdr_datapath:G1|camera_interface:G3|pixel_address[5]                                                                                 ; clock_25     ; clock_25    ; 0.000        ; 0.073      ; 1.042      ;
; 0.799 ; hdr_datapath:G1|camera_interface:G3|cnt[6]                                                                   ; hdr_datapath:G1|camera_interface:G3|pixel_address[6]                                                                                 ; clock_25     ; clock_25    ; 0.000        ; 0.073      ; 1.043      ;
; 0.811 ; hdr_datapath:G1|camera_interface:G3|pixel_address[11]                                                        ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a18~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.402      ; 1.414      ;
; 0.812 ; hdr_datapath:G1|camera_interface:G3|pixel_address[10]                                                        ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a61~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.401      ; 1.414      ;
; 0.818 ; hdr_datapath:G1|camera_interface:G3|pixel_address[7]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a51~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.397      ; 1.416      ;
; 0.820 ; hdr_datapath:G1|camera_interface:G3|cnt[13]                                                                  ; hdr_datapath:G1|camera_interface:G3|pixel_address[13]                                                                                ; clock_25     ; clock_25    ; 0.000        ; 0.072      ; 1.063      ;
; 0.820 ; hdr_datapath:G1|vga_interface:G2|hcount[7]                                                                   ; hdr_datapath:G1|vga_interface:G2|vga_hsync~reg0                                                                                      ; clock_25     ; clock_25    ; 0.000        ; 0.072      ; 1.063      ;
; 0.821 ; hdr_datapath:G1|camera_interface:G3|pixel_address[9]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a51~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.397      ; 1.419      ;
; 0.824 ; hdr_datapath:G1|camera_interface:G3|pixel_address[9]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a18~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.402      ; 1.427      ;
; 0.829 ; hdr_datapath:G1|vga_interface:G2|vcount[4]                                                                   ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|address_reg_b[0]                         ; clock_25     ; clock_25    ; 0.000        ; 0.073      ; 1.073      ;
; 0.833 ; hdr_datapath:G1|vga_interface:G2|vcount[8]                                                                   ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|address_reg_b[0]                         ; clock_25     ; clock_25    ; 0.000        ; 0.074      ; 1.078      ;
; 0.835 ; hdr_datapath:G1|camera_interface:G3|cnt[15]                                                                  ; hdr_datapath:G1|camera_interface:G3|pixel_address[15]                                                                                ; clock_25     ; clock_25    ; 0.000        ; 0.072      ; 1.078      ;
; 0.835 ; hdr_datapath:G1|camera_interface:G3|pixel_address[5]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a11~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.389      ; 1.425      ;
; 0.847 ; hdr_datapath:G1|camera_interface:G3|pixel_address[5]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a43~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.388      ; 1.436      ;
; 0.851 ; hdr_datapath:G1|camera_interface:G3|pixel_address[3]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a31~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.399      ; 1.451      ;
; 0.851 ; hdr_datapath:G1|camera_interface:G3|pixel_address[7]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a43~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.388      ; 1.440      ;
; 0.852 ; hdr_datapath:G1|camera_interface:G3|pixel_address[4]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a11~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.389      ; 1.442      ;
; 0.853 ; hdr_datapath:G1|camera_interface:G3|pixel_address[5]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a22~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.389      ; 1.443      ;
; 0.854 ; hdr_control_unit:G0|lut_offset_inverse[9]                                                                    ; hdr_datapath:G1|ram_lut_doubleport:G1|altsyncram:altsyncram_component|altsyncram_40g2:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; clock_25    ; 0.000        ; 0.347      ; 1.432      ;
; 0.855 ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|address_reg_b[0] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|out_address_reg_b[0]                     ; clock_25     ; clock_25    ; 0.000        ; 0.075      ; 1.101      ;
; 0.858 ; hdr_datapath:G1|camera_interface:G3|pixel_address[4]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a45~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.387      ; 1.446      ;
; 0.859 ; hdr_datapath:G1|camera_interface:G3|pixel_address[5]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a31~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.399      ; 1.459      ;
; 0.863 ; hdr_datapath:G1|camera_interface:G3|pixel_address[7]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a52~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.392      ; 1.456      ;
; 0.863 ; hdr_datapath:G1|camera_interface:G3|pixel_address[5]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a45~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.387      ; 1.451      ;
; 0.864 ; hdr_datapath:G1|camera_interface:G3|pixel_address[3]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a22~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.389      ; 1.454      ;
; 0.864 ; hdr_datapath:G1|camera_interface:G3|pixel_address[5]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a39~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.382      ; 1.447      ;
; 0.865 ; hdr_datapath:G1|camera_interface:G3|pixel_address[7]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a18~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.402      ; 1.468      ;
; 0.865 ; hdr_datapath:G1|camera_interface:G3|pixel_address[11]                                                        ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a61~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.401      ; 1.467      ;
; 0.865 ; hdr_datapath:G1|camera_interface:G3|cnt[14]                                                                  ; hdr_datapath:G1|camera_interface:G3|pixel_address[14]                                                                                ; clock_25     ; clock_25    ; 0.000        ; 0.072      ; 1.108      ;
; 0.867 ; hdr_datapath:G1|camera_interface:G3|pixel_address[12]                                                        ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a44~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.402      ; 1.470      ;
; 0.867 ; hdr_datapath:G1|camera_interface:G3|pixel_address[2]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a43~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.388      ; 1.456      ;
; 0.867 ; hdr_datapath:G1|camera_interface:G3|pixel_address[10]                                                        ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a45~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.387      ; 1.455      ;
; 0.868 ; hdr_datapath:G1|camera_interface:G3|pixel_address[8]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a61~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.401      ; 1.470      ;
; 0.869 ; hdr_datapath:G1|camera_interface:G3|pixel_address[2]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a45~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.387      ; 1.457      ;
; 0.870 ; hdr_datapath:G1|camera_interface:G3|pixel_address[7]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a39~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.382      ; 1.453      ;
; 0.871 ; hdr_datapath:G1|camera_interface:G3|pixel_address[2]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a11~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.389      ; 1.461      ;
; 0.871 ; hdr_datapath:G1|camera_interface:G3|cnt[1]                                                                   ; hdr_datapath:G1|camera_interface:G3|cnt[2]                                                                                           ; clock_25     ; clock_25    ; 0.000        ; 0.089      ; 1.131      ;
; 0.873 ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|address_reg_b[1] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|out_address_reg_b[1]                     ; clock_25     ; clock_25    ; 0.000        ; 0.075      ; 1.119      ;
; 0.874 ; hdr_datapath:G1|camera_interface:G3|pixel_address[11]                                                        ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a41~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.400      ; 1.475      ;
; 0.874 ; hdr_datapath:G1|camera_interface:G3|pixel_address[3]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a11~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.389      ; 1.464      ;
; 0.874 ; hdr_datapath:G1|camera_interface:G3|pixel_address[2]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a22~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.389      ; 1.464      ;
; 0.874 ; hdr_datapath:G1|camera_interface:G3|cnt[0]                                                                   ; hdr_datapath:G1|camera_interface:G3|cnt[1]                                                                                           ; clock_25     ; clock_25    ; 0.000        ; 0.089      ; 1.134      ;
; 0.875 ; hdr_datapath:G1|camera_interface:G3|cnt[2]                                                                   ; hdr_datapath:G1|camera_interface:G3|cnt[3]                                                                                           ; clock_25     ; clock_25    ; 0.000        ; 0.089      ; 1.135      ;
; 0.879 ; hdr_datapath:G1|camera_interface:G3|pixel_address[2]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a41~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.400      ; 1.480      ;
; 0.880 ; hdr_datapath:G1|camera_interface:G3|pixel_address[2]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a15~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.376      ; 1.457      ;
; 0.880 ; hdr_control_unit:G0|lut_offset_inverse[10]                                                                   ; hdr_datapath:G1|ram_lut_doubleport:G1|altsyncram:altsyncram_component|altsyncram_40g2:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; clock_25    ; 0.000        ; 0.348      ; 1.459      ;
; 0.881 ; hdr_datapath:G1|camera_interface:G3|pixel_address[6]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a43~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.388      ; 1.470      ;
; 0.883 ; hdr_datapath:G1|camera_interface:G3|pixel_address[3]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a0~porta_address_reg0          ; clock_25     ; clock_25    ; 0.000        ; 0.380      ; 1.464      ;
; 0.883 ; hdr_datapath:G1|camera_interface:G3|pixel_address[11]                                                        ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a22~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.389      ; 1.473      ;
; 0.884 ; hdr_datapath:G1|camera_interface:G3|pixel_address[8]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a51~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.397      ; 1.482      ;
; 0.884 ; hdr_datapath:G1|camera_interface:G3|cnt[5]                                                                   ; hdr_datapath:G1|camera_interface:G3|cnt[6]                                                                                           ; clock_25     ; clock_25    ; 0.000        ; 0.073      ; 1.128      ;
; 0.884 ; hdr_datapath:G1|camera_interface:G3|cnt[13]                                                                  ; hdr_datapath:G1|camera_interface:G3|cnt[14]                                                                                          ; clock_25     ; clock_25    ; 0.000        ; 0.073      ; 1.128      ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                       ;
+--------+--------------+----------------+-----------------+----------+------------+---------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                  ;
+--------+--------------+----------------+-----------------+----------+------------+---------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; clock_25                                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_control_unit:G0|lut_offset_inverse[0]                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_control_unit:G0|lut_offset_inverse[10]                                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_control_unit:G0|lut_offset_inverse[9]                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_control_unit:G0|lut_offset_normal[10]                                                               ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_control_unit:G0|lut_offset_normal[9]                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK1          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK2          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK3          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|DIR           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|FIN           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SCLK          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SDO           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[0]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[10]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[11]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[12]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[13]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[1]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[2]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[3]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[4]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[5]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[6]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[7]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[8]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[9]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[0]                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[1]                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[2]                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[3]                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[4]                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[0]                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[1]                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[2]                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[3]                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[4]                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[0]                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[10]                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[11]                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[12]                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[13]                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[1]                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[2]                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[3]                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[4]                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[5]                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[6]                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[7]                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[8]                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[9]                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_GO                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST.st0_send_data                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST.st10_wait_ack                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST.st20_next_data                         ;
; 0.188  ; 0.374        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|FIN           ;
; 0.188  ; 0.374        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SCLK          ;
; 0.188  ; 0.374        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SDO           ;
; 0.188  ; 0.374        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[8]         ;
; 0.188  ; 0.374        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[0] ;
; 0.188  ; 0.374        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[1] ;
; 0.188  ; 0.374        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[2] ;
; 0.188  ; 0.374        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[3] ;
; 0.188  ; 0.374        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[4] ;
; 0.188  ; 0.374        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[5] ;
; 0.188  ; 0.374        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[0]                                  ;
; 0.188  ; 0.374        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[1]                                  ;
; 0.188  ; 0.374        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[2]                                  ;
; 0.188  ; 0.374        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[3]                                  ;
; 0.188  ; 0.374        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[4]                                  ;
; 0.189  ; 0.375        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clock_25                                                                                                ;
; 0.189  ; 0.375        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK2          ;
; 0.189  ; 0.375        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|DIR           ;
; 0.189  ; 0.375        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_GO                                          ;
; 0.189  ; 0.375        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST.st10_wait_ack                          ;
; 0.189  ; 0.375        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST.st20_next_data                         ;
; 0.190  ; 0.376        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[3]                                     ;
; 0.190  ; 0.376        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[4]                                     ;
; 0.190  ; 0.376        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[10]                                    ;
; 0.190  ; 0.376        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[9]                                     ;
; 0.190  ; 0.376        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST.st0_send_data                          ;
; 0.191  ; 0.377        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_control_unit:G0|lut_offset_inverse[0]                                                               ;
; 0.191  ; 0.377        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_control_unit:G0|lut_offset_normal[9]                                                                ;
; 0.192  ; 0.378        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_control_unit:G0|lut_offset_inverse[10]                                                              ;
; 0.192  ; 0.378        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_control_unit:G0|lut_offset_inverse[9]                                                               ;
; 0.199  ; 0.385        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK1          ;
; 0.199  ; 0.385        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK3          ;
; 0.199  ; 0.385        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[0]         ;
; 0.199  ; 0.385        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[10]        ;
; 0.199  ; 0.385        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[11]        ;
; 0.199  ; 0.385        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[12]        ;
; 0.199  ; 0.385        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[13]        ;
; 0.199  ; 0.385        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[1]         ;
+--------+--------------+----------------+-----------------+----------+------------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clock_25'                                                                                                                                                       ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock    ; Clock Edge ; Target                                                                                                                       ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------+
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a0~PORTBDATAOUT0       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a0~portb_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a0~portb_datain_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a10~PORTBDATAOUT0      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a10~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a10~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a10~portb_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a11~PORTBDATAOUT0      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a11~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a11~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a11~portb_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a12~PORTBDATAOUT0      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a12~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a12~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a12~portb_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a13~PORTBDATAOUT0      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a13~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a13~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a13~portb_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a14~PORTBDATAOUT0      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a14~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a14~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a14~portb_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a15~PORTBDATAOUT0      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a15~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a15~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a15~portb_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a16~PORTBDATAOUT0      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a16~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a16~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a16~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a16~portb_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a17~PORTBDATAOUT0      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a17~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a17~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a17~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a17~portb_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a18~PORTBDATAOUT0      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a18~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a18~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a18~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a18~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a18~portb_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a19~PORTBDATAOUT0      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a19~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a19~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a19~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a19~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a19~portb_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a1~PORTBDATAOUT0       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a1~portb_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a1~portb_datain_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a20~PORTBDATAOUT0      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a20~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a20~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a20~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a20~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a20~portb_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a21~PORTBDATAOUT0      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a21~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a21~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a21~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a21~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a21~portb_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a22~PORTBDATAOUT0      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a22~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a22~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a22~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a22~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a22~portb_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a23~PORTBDATAOUT0      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a23~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a23~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a23~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a23~portb_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a23~portb_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a24~PORTBDATAOUT0      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a24~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a24~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a24~porta_we_reg       ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; CMOS_SDAT     ; CLOCK_50   ; 2.237 ; 2.627 ; Rise       ; CLOCK_50        ;
; KEY[*]        ; CLOCK_50   ; 3.249 ; 3.454 ; Rise       ; CLOCK_50        ;
;  KEY[0]       ; CLOCK_50   ; 3.249 ; 3.454 ; Rise       ; CLOCK_50        ;
; SW[*]         ; CLOCK_50   ; 2.423 ; 2.716 ; Rise       ; CLOCK_50        ;
;  SW[0]        ; CLOCK_50   ; 2.409 ; 2.710 ; Rise       ; CLOCK_50        ;
;  SW[1]        ; CLOCK_50   ; 2.066 ; 2.356 ; Rise       ; CLOCK_50        ;
;  SW[2]        ; CLOCK_50   ; 2.417 ; 2.702 ; Rise       ; CLOCK_50        ;
;  SW[3]        ; CLOCK_50   ; 2.423 ; 2.716 ; Rise       ; CLOCK_50        ;
; CMOS_DATA[*]  ; clock_25   ; 2.159 ; 2.607 ; Rise       ; clock_25        ;
;  CMOS_DATA[2] ; clock_25   ; 2.136 ; 2.586 ; Rise       ; clock_25        ;
;  CMOS_DATA[3] ; clock_25   ; 2.159 ; 2.607 ; Rise       ; clock_25        ;
;  CMOS_DATA[4] ; clock_25   ; 2.086 ; 2.537 ; Rise       ; clock_25        ;
;  CMOS_DATA[5] ; clock_25   ; 2.067 ; 2.517 ; Rise       ; clock_25        ;
;  CMOS_DATA[6] ; clock_25   ; 2.080 ; 2.525 ; Rise       ; clock_25        ;
;  CMOS_DATA[7] ; clock_25   ; 1.567 ; 1.936 ; Rise       ; clock_25        ;
;  CMOS_DATA[8] ; clock_25   ; 1.539 ; 1.908 ; Rise       ; clock_25        ;
;  CMOS_DATA[9] ; clock_25   ; 1.633 ; 2.051 ; Rise       ; clock_25        ;
; CMOS_FVAL     ; clock_25   ; 3.197 ; 3.404 ; Rise       ; clock_25        ;
; CMOS_LVAL     ; clock_25   ; 3.848 ; 4.166 ; Rise       ; clock_25        ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; CMOS_SDAT     ; CLOCK_50   ; -1.421 ; -1.803 ; Rise       ; CLOCK_50        ;
; KEY[*]        ; CLOCK_50   ; -1.211 ; -1.441 ; Rise       ; CLOCK_50        ;
;  KEY[0]       ; CLOCK_50   ; -1.211 ; -1.441 ; Rise       ; CLOCK_50        ;
; SW[*]         ; CLOCK_50   ; -1.615 ; -1.892 ; Rise       ; CLOCK_50        ;
;  SW[0]        ; CLOCK_50   ; -1.976 ; -2.263 ; Rise       ; CLOCK_50        ;
;  SW[1]        ; CLOCK_50   ; -1.615 ; -1.892 ; Rise       ; CLOCK_50        ;
;  SW[2]        ; CLOCK_50   ; -1.984 ; -2.256 ; Rise       ; CLOCK_50        ;
;  SW[3]        ; CLOCK_50   ; -1.989 ; -2.270 ; Rise       ; CLOCK_50        ;
; CMOS_DATA[*]  ; clock_25   ; -1.084 ; -1.443 ; Rise       ; clock_25        ;
;  CMOS_DATA[2] ; clock_25   ; -1.657 ; -2.094 ; Rise       ; clock_25        ;
;  CMOS_DATA[3] ; clock_25   ; -1.679 ; -2.114 ; Rise       ; clock_25        ;
;  CMOS_DATA[4] ; clock_25   ; -1.609 ; -2.048 ; Rise       ; clock_25        ;
;  CMOS_DATA[5] ; clock_25   ; -1.591 ; -2.029 ; Rise       ; clock_25        ;
;  CMOS_DATA[6] ; clock_25   ; -1.604 ; -2.036 ; Rise       ; clock_25        ;
;  CMOS_DATA[7] ; clock_25   ; -1.112 ; -1.471 ; Rise       ; clock_25        ;
;  CMOS_DATA[8] ; clock_25   ; -1.084 ; -1.443 ; Rise       ; clock_25        ;
;  CMOS_DATA[9] ; clock_25   ; -1.175 ; -1.581 ; Rise       ; clock_25        ;
; CMOS_FVAL     ; clock_25   ; -1.368 ; -1.701 ; Rise       ; clock_25        ;
; CMOS_LVAL     ; clock_25   ; -1.953 ; -2.392 ; Rise       ; clock_25        ;
+---------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; CMOS_SCLK   ; CLOCK_50   ; 9.619  ; 9.458  ; Rise       ; CLOCK_50        ;
; CMOS_SDAT   ; CLOCK_50   ; 7.318  ; 7.415  ; Rise       ; CLOCK_50        ;
; CMOS_MCLK   ; clock_25   ; 9.224  ;        ; Rise       ; clock_25        ;
; VGA_B[*]    ; clock_25   ; 14.897 ; 14.498 ; Rise       ; clock_25        ;
;  VGA_B[0]   ; clock_25   ; 12.651 ; 12.585 ; Rise       ; clock_25        ;
;  VGA_B[1]   ; clock_25   ; 13.824 ; 13.402 ; Rise       ; clock_25        ;
;  VGA_B[2]   ; clock_25   ; 14.305 ; 14.075 ; Rise       ; clock_25        ;
;  VGA_B[3]   ; clock_25   ; 14.236 ; 13.849 ; Rise       ; clock_25        ;
;  VGA_B[4]   ; clock_25   ; 14.523 ; 14.172 ; Rise       ; clock_25        ;
;  VGA_B[5]   ; clock_25   ; 12.958 ; 12.680 ; Rise       ; clock_25        ;
;  VGA_B[6]   ; clock_25   ; 14.897 ; 14.498 ; Rise       ; clock_25        ;
;  VGA_B[7]   ; clock_25   ; 12.735 ; 12.413 ; Rise       ; clock_25        ;
; VGA_BLANK_N ; clock_25   ; 11.199 ; 10.804 ; Rise       ; clock_25        ;
; VGA_CLK     ; clock_25   ; 3.641  ;        ; Rise       ; clock_25        ;
; VGA_G[*]    ; clock_25   ; 14.975 ; 14.657 ; Rise       ; clock_25        ;
;  VGA_G[0]   ; clock_25   ; 11.770 ; 11.747 ; Rise       ; clock_25        ;
;  VGA_G[1]   ; clock_25   ; 14.429 ; 14.014 ; Rise       ; clock_25        ;
;  VGA_G[2]   ; clock_25   ; 13.737 ; 13.549 ; Rise       ; clock_25        ;
;  VGA_G[3]   ; clock_25   ; 14.809 ; 14.417 ; Rise       ; clock_25        ;
;  VGA_G[4]   ; clock_25   ; 14.883 ; 14.548 ; Rise       ; clock_25        ;
;  VGA_G[5]   ; clock_25   ; 14.643 ; 14.396 ; Rise       ; clock_25        ;
;  VGA_G[6]   ; clock_25   ; 14.855 ; 14.462 ; Rise       ; clock_25        ;
;  VGA_G[7]   ; clock_25   ; 14.975 ; 14.657 ; Rise       ; clock_25        ;
; VGA_HS      ; clock_25   ; 8.346  ; 8.152  ; Rise       ; clock_25        ;
; VGA_R[*]    ; clock_25   ; 14.900 ; 14.542 ; Rise       ; clock_25        ;
;  VGA_R[0]   ; clock_25   ; 12.314 ; 12.265 ; Rise       ; clock_25        ;
;  VGA_R[1]   ; clock_25   ; 14.346 ; 13.884 ; Rise       ; clock_25        ;
;  VGA_R[2]   ; clock_25   ; 13.561 ; 13.323 ; Rise       ; clock_25        ;
;  VGA_R[3]   ; clock_25   ; 14.819 ; 14.424 ; Rise       ; clock_25        ;
;  VGA_R[4]   ; clock_25   ; 14.873 ; 14.542 ; Rise       ; clock_25        ;
;  VGA_R[5]   ; clock_25   ; 14.222 ; 13.962 ; Rise       ; clock_25        ;
;  VGA_R[6]   ; clock_25   ; 14.900 ; 14.507 ; Rise       ; clock_25        ;
;  VGA_R[7]   ; clock_25   ; 14.506 ; 14.265 ; Rise       ; clock_25        ;
; VGA_VS      ; clock_25   ; 10.684 ; 10.432 ; Rise       ; clock_25        ;
; CMOS_MCLK   ; clock_25   ;        ; 8.861  ; Fall       ; clock_25        ;
; VGA_CLK     ; clock_25   ;        ; 3.470  ; Fall       ; clock_25        ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; CMOS_SCLK   ; CLOCK_50   ; 8.225  ; 8.071  ; Rise       ; CLOCK_50        ;
; CMOS_SDAT   ; CLOCK_50   ; 7.045  ; 7.142  ; Rise       ; CLOCK_50        ;
; CMOS_MCLK   ; clock_25   ; 8.859  ;        ; Rise       ; clock_25        ;
; VGA_B[*]    ; clock_25   ; 10.146 ; 9.929  ; Rise       ; clock_25        ;
;  VGA_B[0]   ; clock_25   ; 10.146 ; 10.040 ; Rise       ; clock_25        ;
;  VGA_B[1]   ; clock_25   ; 11.200 ; 10.763 ; Rise       ; clock_25        ;
;  VGA_B[2]   ; clock_25   ; 11.402 ; 11.146 ; Rise       ; clock_25        ;
;  VGA_B[3]   ; clock_25   ; 10.823 ; 10.459 ; Rise       ; clock_25        ;
;  VGA_B[4]   ; clock_25   ; 11.263 ; 10.950 ; Rise       ; clock_25        ;
;  VGA_B[5]   ; clock_25   ; 10.214 ; 9.929  ; Rise       ; clock_25        ;
;  VGA_B[6]   ; clock_25   ; 11.814 ; 11.394 ; Rise       ; clock_25        ;
;  VGA_B[7]   ; clock_25   ; 10.607 ; 10.270 ; Rise       ; clock_25        ;
; VGA_BLANK_N ; clock_25   ; 9.057  ; 8.779  ; Rise       ; clock_25        ;
; VGA_CLK     ; clock_25   ; 3.500  ;        ; Rise       ; clock_25        ;
; VGA_G[*]    ; clock_25   ; 9.299  ; 9.234  ; Rise       ; clock_25        ;
;  VGA_G[0]   ; clock_25   ; 9.299  ; 9.234  ; Rise       ; clock_25        ;
;  VGA_G[1]   ; clock_25   ; 11.778 ; 11.349 ; Rise       ; clock_25        ;
;  VGA_G[2]   ; clock_25   ; 10.857 ; 10.640 ; Rise       ; clock_25        ;
;  VGA_G[3]   ; clock_25   ; 11.370 ; 11.002 ; Rise       ; clock_25        ;
;  VGA_G[4]   ; clock_25   ; 11.609 ; 11.310 ; Rise       ; clock_25        ;
;  VGA_G[5]   ; clock_25   ; 11.832 ; 11.577 ; Rise       ; clock_25        ;
;  VGA_G[6]   ; clock_25   ; 11.773 ; 11.359 ; Rise       ; clock_25        ;
;  VGA_G[7]   ; clock_25   ; 12.758 ; 12.424 ; Rise       ; clock_25        ;
; VGA_HS      ; clock_25   ; 8.007  ; 7.817  ; Rise       ; clock_25        ;
; VGA_R[*]    ; clock_25   ; 9.821  ; 9.730  ; Rise       ; clock_25        ;
;  VGA_R[0]   ; clock_25   ; 9.821  ; 9.730  ; Rise       ; clock_25        ;
;  VGA_R[1]   ; clock_25   ; 11.698 ; 11.224 ; Rise       ; clock_25        ;
;  VGA_R[2]   ; clock_25   ; 10.689 ; 10.424 ; Rise       ; clock_25        ;
;  VGA_R[3]   ; clock_25   ; 11.380 ; 11.009 ; Rise       ; clock_25        ;
;  VGA_R[4]   ; clock_25   ; 11.598 ; 11.303 ; Rise       ; clock_25        ;
;  VGA_R[5]   ; clock_25   ; 11.427 ; 11.158 ; Rise       ; clock_25        ;
;  VGA_R[6]   ; clock_25   ; 11.816 ; 11.402 ; Rise       ; clock_25        ;
;  VGA_R[7]   ; clock_25   ; 12.306 ; 12.046 ; Rise       ; clock_25        ;
; VGA_VS      ; clock_25   ; 10.254 ; 10.008 ; Rise       ; clock_25        ;
; CMOS_MCLK   ; clock_25   ;        ; 8.507  ; Fall       ; clock_25        ;
; VGA_CLK     ; clock_25   ;        ; 3.332  ; Fall       ; clock_25        ;
+-------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Output Enable Times                                                   ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; CMOS_SDAT ; CLOCK_50   ; 7.504 ; 7.359 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Output Enable Times                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; CMOS_SDAT ; CLOCK_50   ; 7.213 ; 7.068 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; CMOS_SDAT ; CLOCK_50   ; 7.264     ; 7.409     ; Rise       ; CLOCK_50        ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; CMOS_SDAT ; CLOCK_50   ; 6.976     ; 7.121     ; Rise       ; CLOCK_50        ;
+-----------+------------+-----------+-----------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; clock_25 ; -1.986 ; -244.619       ;
; CLOCK_50 ; -0.549 ; -16.676        ;
+----------+--------+----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; CLOCK_50 ; -0.154 ; -0.154        ;
; clock_25 ; 0.095  ; 0.000         ;
+----------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; CLOCK_50 ; -3.000 ; -83.115                      ;
; clock_25 ; -1.000 ; -476.000                     ;
+----------+--------+------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_25'                                                                                                                                                                                                                   ;
+--------+--------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.986 ; hdr_datapath:G1|vga_interface:G2|hcount[5] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a24~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.094      ; 3.089      ;
; -1.967 ; hdr_datapath:G1|vga_interface:G2|hcount[5] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a35~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.098      ; 3.074      ;
; -1.940 ; hdr_datapath:G1|vga_interface:G2|hcount[4] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a24~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.094      ; 3.043      ;
; -1.923 ; hdr_datapath:G1|vga_interface:G2|hcount[5] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a36~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.077      ; 3.009      ;
; -1.921 ; hdr_datapath:G1|vga_interface:G2|hcount[5] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a47~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.092      ; 3.022      ;
; -1.921 ; hdr_datapath:G1|vga_interface:G2|hcount[4] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a35~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.098      ; 3.028      ;
; -1.920 ; hdr_datapath:G1|vga_interface:G2|hcount[5] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a53~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.072      ; 3.001      ;
; -1.917 ; hdr_datapath:G1|vga_interface:G2|hcount[7] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a24~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.094      ; 3.020      ;
; -1.913 ; hdr_datapath:G1|vga_interface:G2|hcount[5] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a59~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.065      ; 2.987      ;
; -1.904 ; hdr_datapath:G1|vga_interface:G2|vcount[2] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a24~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.095      ; 3.008      ;
; -1.903 ; hdr_datapath:G1|vga_interface:G2|hcount[5] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a55~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.098      ; 3.010      ;
; -1.901 ; hdr_datapath:G1|vga_interface:G2|hcount[5] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a8~portb_address_reg0  ; clock_25     ; clock_25    ; 1.000        ; 0.086      ; 2.996      ;
; -1.901 ; hdr_datapath:G1|vga_interface:G2|hcount[5] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a19~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.081      ; 2.991      ;
; -1.898 ; hdr_datapath:G1|vga_interface:G2|hcount[7] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a35~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.098      ; 3.005      ;
; -1.896 ; hdr_datapath:G1|vga_interface:G2|hcount[5] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a12~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.085      ; 2.990      ;
; -1.889 ; hdr_datapath:G1|vga_interface:G2|hcount[5] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a32~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.107      ; 3.005      ;
; -1.885 ; hdr_datapath:G1|vga_interface:G2|hcount[5] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a40~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.103      ; 2.997      ;
; -1.885 ; hdr_datapath:G1|vga_interface:G2|vcount[2] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a35~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.099      ; 2.993      ;
; -1.880 ; hdr_datapath:G1|vga_interface:G2|hcount[5] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a63~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.086      ; 2.975      ;
; -1.878 ; hdr_datapath:G1|vga_interface:G2|hcount[8] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a24~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.094      ; 2.981      ;
; -1.877 ; hdr_datapath:G1|vga_interface:G2|hcount[4] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a36~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.077      ; 2.963      ;
; -1.875 ; hdr_datapath:G1|vga_interface:G2|hcount[5] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a4~portb_address_reg0  ; clock_25     ; clock_25    ; 1.000        ; 0.105      ; 2.989      ;
; -1.875 ; hdr_datapath:G1|vga_interface:G2|hcount[4] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a47~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.092      ; 2.976      ;
; -1.874 ; hdr_datapath:G1|vga_interface:G2|hcount[4] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a53~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.072      ; 2.955      ;
; -1.871 ; hdr_datapath:G1|vga_interface:G2|hcount[6] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a24~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.094      ; 2.974      ;
; -1.867 ; hdr_datapath:G1|vga_interface:G2|hcount[4] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a59~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.065      ; 2.941      ;
; -1.862 ; hdr_datapath:G1|vga_interface:G2|hcount[5] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a16~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.101      ; 2.972      ;
; -1.859 ; hdr_datapath:G1|vga_interface:G2|hcount[8] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a35~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.098      ; 2.966      ;
; -1.857 ; hdr_datapath:G1|vga_interface:G2|hcount[4] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a55~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.098      ; 2.964      ;
; -1.855 ; hdr_datapath:G1|vga_interface:G2|hcount[4] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a8~portb_address_reg0  ; clock_25     ; clock_25    ; 1.000        ; 0.086      ; 2.950      ;
; -1.855 ; hdr_datapath:G1|vga_interface:G2|hcount[4] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a19~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.081      ; 2.945      ;
; -1.854 ; hdr_datapath:G1|vga_interface:G2|hcount[7] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a36~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.077      ; 2.940      ;
; -1.852 ; hdr_datapath:G1|vga_interface:G2|hcount[6] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a35~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.098      ; 2.959      ;
; -1.852 ; hdr_datapath:G1|vga_interface:G2|hcount[7] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a47~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.092      ; 2.953      ;
; -1.852 ; hdr_datapath:G1|vga_interface:G2|vcount[1] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a24~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.095      ; 2.956      ;
; -1.851 ; hdr_datapath:G1|vga_interface:G2|hcount[7] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a53~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.072      ; 2.932      ;
; -1.850 ; hdr_datapath:G1|vga_interface:G2|hcount[5] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a1~portb_address_reg0  ; clock_25     ; clock_25    ; 1.000        ; 0.096      ; 2.955      ;
; -1.850 ; hdr_datapath:G1|vga_interface:G2|hcount[4] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a12~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.085      ; 2.944      ;
; -1.846 ; hdr_datapath:G1|vga_interface:G2|hcount[9] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a24~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.094      ; 2.949      ;
; -1.844 ; hdr_datapath:G1|vga_interface:G2|hcount[7] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a59~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.065      ; 2.918      ;
; -1.843 ; hdr_datapath:G1|vga_interface:G2|hcount[4] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a32~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.107      ; 2.959      ;
; -1.841 ; hdr_datapath:G1|vga_interface:G2|vcount[2] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a36~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.078      ; 2.928      ;
; -1.839 ; hdr_datapath:G1|vga_interface:G2|hcount[5] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a37~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.109      ; 2.957      ;
; -1.839 ; hdr_datapath:G1|vga_interface:G2|hcount[4] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a40~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.103      ; 2.951      ;
; -1.839 ; hdr_datapath:G1|vga_interface:G2|vcount[2] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a47~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.093      ; 2.941      ;
; -1.838 ; hdr_datapath:G1|vga_interface:G2|vcount[2] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a53~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.073      ; 2.920      ;
; -1.836 ; hdr_datapath:G1|vga_interface:G2|hcount[5] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a10~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.092      ; 2.937      ;
; -1.834 ; hdr_datapath:G1|vga_interface:G2|hcount[7] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a55~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.098      ; 2.941      ;
; -1.834 ; hdr_datapath:G1|vga_interface:G2|hcount[4] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a63~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.086      ; 2.929      ;
; -1.833 ; hdr_datapath:G1|vga_interface:G2|hcount[5] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a33~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.099      ; 2.941      ;
; -1.833 ; hdr_datapath:G1|vga_interface:G2|vcount[1] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a35~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.099      ; 2.941      ;
; -1.832 ; hdr_datapath:G1|vga_interface:G2|hcount[7] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a8~portb_address_reg0  ; clock_25     ; clock_25    ; 1.000        ; 0.086      ; 2.927      ;
; -1.832 ; hdr_datapath:G1|vga_interface:G2|hcount[7] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a19~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.081      ; 2.922      ;
; -1.831 ; hdr_datapath:G1|vga_interface:G2|vcount[2] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a59~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.066      ; 2.906      ;
; -1.829 ; hdr_datapath:G1|vga_interface:G2|hcount[4] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a4~portb_address_reg0  ; clock_25     ; clock_25    ; 1.000        ; 0.105      ; 2.943      ;
; -1.827 ; hdr_datapath:G1|vga_interface:G2|hcount[7] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a12~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.085      ; 2.921      ;
; -1.827 ; hdr_datapath:G1|vga_interface:G2|hcount[9] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a35~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.098      ; 2.934      ;
; -1.821 ; hdr_datapath:G1|vga_interface:G2|vcount[2] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a55~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.099      ; 2.929      ;
; -1.820 ; hdr_datapath:G1|vga_interface:G2|hcount[7] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a32~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.107      ; 2.936      ;
; -1.819 ; hdr_datapath:G1|vga_interface:G2|vcount[2] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a8~portb_address_reg0  ; clock_25     ; clock_25    ; 1.000        ; 0.087      ; 2.915      ;
; -1.819 ; hdr_datapath:G1|vga_interface:G2|vcount[2] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a19~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.082      ; 2.910      ;
; -1.817 ; hdr_datapath:G1|vga_interface:G2|hcount[5] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a20~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.110      ; 2.936      ;
; -1.816 ; hdr_datapath:G1|vga_interface:G2|hcount[7] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a40~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.103      ; 2.928      ;
; -1.816 ; hdr_datapath:G1|vga_interface:G2|hcount[4] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a16~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.101      ; 2.926      ;
; -1.815 ; hdr_datapath:G1|vga_interface:G2|hcount[5] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a2~portb_address_reg0  ; clock_25     ; clock_25    ; 1.000        ; 0.092      ; 2.916      ;
; -1.815 ; hdr_datapath:G1|vga_interface:G2|hcount[8] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a36~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.077      ; 2.901      ;
; -1.814 ; hdr_datapath:G1|vga_interface:G2|hcount[5] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a38~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.093      ; 2.916      ;
; -1.814 ; hdr_datapath:G1|vga_interface:G2|vcount[2] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a12~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.086      ; 2.909      ;
; -1.813 ; hdr_datapath:G1|vga_interface:G2|hcount[8] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a47~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.092      ; 2.914      ;
; -1.812 ; hdr_datapath:G1|vga_interface:G2|hcount[8] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a53~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.072      ; 2.893      ;
; -1.811 ; hdr_datapath:G1|vga_interface:G2|hcount[7] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a63~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.086      ; 2.906      ;
; -1.808 ; hdr_datapath:G1|vga_interface:G2|hcount[6] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a36~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.077      ; 2.894      ;
; -1.807 ; hdr_datapath:G1|vga_interface:G2|vcount[2] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a32~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.108      ; 2.924      ;
; -1.806 ; hdr_datapath:G1|vga_interface:G2|hcount[6] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a47~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.092      ; 2.907      ;
; -1.806 ; hdr_datapath:G1|vga_interface:G2|hcount[7] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a4~portb_address_reg0  ; clock_25     ; clock_25    ; 1.000        ; 0.105      ; 2.920      ;
; -1.805 ; hdr_datapath:G1|vga_interface:G2|hcount[6] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a53~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.072      ; 2.886      ;
; -1.805 ; hdr_datapath:G1|vga_interface:G2|hcount[8] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a59~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.065      ; 2.879      ;
; -1.804 ; hdr_datapath:G1|vga_interface:G2|hcount[4] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a1~portb_address_reg0  ; clock_25     ; clock_25    ; 1.000        ; 0.096      ; 2.909      ;
; -1.803 ; hdr_datapath:G1|vga_interface:G2|vcount[2] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a40~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.104      ; 2.916      ;
; -1.800 ; hdr_datapath:G1|vga_interface:G2|hcount[5] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a42~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.104      ; 2.913      ;
; -1.798 ; hdr_datapath:G1|vga_interface:G2|hcount[6] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a59~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.065      ; 2.872      ;
; -1.798 ; hdr_datapath:G1|vga_interface:G2|vcount[2] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a63~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.087      ; 2.894      ;
; -1.795 ; hdr_datapath:G1|vga_interface:G2|hcount[8] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a55~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.098      ; 2.902      ;
; -1.793 ; hdr_datapath:G1|vga_interface:G2|hcount[8] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a8~portb_address_reg0  ; clock_25     ; clock_25    ; 1.000        ; 0.086      ; 2.888      ;
; -1.793 ; hdr_datapath:G1|vga_interface:G2|hcount[8] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a19~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.081      ; 2.883      ;
; -1.793 ; hdr_datapath:G1|vga_interface:G2|hcount[4] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a37~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.109      ; 2.911      ;
; -1.793 ; hdr_datapath:G1|vga_interface:G2|hcount[7] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a16~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.101      ; 2.903      ;
; -1.793 ; hdr_datapath:G1|vga_interface:G2|vcount[2] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a4~portb_address_reg0  ; clock_25     ; clock_25    ; 1.000        ; 0.106      ; 2.908      ;
; -1.790 ; hdr_datapath:G1|vga_interface:G2|hcount[4] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a10~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.092      ; 2.891      ;
; -1.789 ; hdr_datapath:G1|vga_interface:G2|vcount[1] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a36~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.078      ; 2.876      ;
; -1.788 ; hdr_datapath:G1|vga_interface:G2|hcount[8] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a12~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.085      ; 2.882      ;
; -1.788 ; hdr_datapath:G1|vga_interface:G2|hcount[6] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a55~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.098      ; 2.895      ;
; -1.787 ; hdr_datapath:G1|vga_interface:G2|hcount[4] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a33~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.099      ; 2.895      ;
; -1.787 ; hdr_datapath:G1|vga_interface:G2|vcount[1] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a47~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.093      ; 2.889      ;
; -1.786 ; hdr_datapath:G1|vga_interface:G2|hcount[5] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a34~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.093      ; 2.888      ;
; -1.786 ; hdr_datapath:G1|vga_interface:G2|hcount[6] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a8~portb_address_reg0  ; clock_25     ; clock_25    ; 1.000        ; 0.086      ; 2.881      ;
; -1.786 ; hdr_datapath:G1|vga_interface:G2|hcount[6] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a19~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.081      ; 2.876      ;
; -1.786 ; hdr_datapath:G1|vga_interface:G2|vcount[1] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a53~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.073      ; 2.868      ;
; -1.785 ; hdr_datapath:G1|vga_interface:G2|hcount[5] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a27~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.116      ; 2.910      ;
; -1.784 ; hdr_datapath:G1|vga_interface:G2|hcount[5] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a28~portb_address_reg0 ; clock_25     ; clock_25    ; 1.000        ; 0.111      ; 2.904      ;
+--------+--------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                               ; To Node                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.549 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK1          ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST.st0_send_data                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.241     ; 1.295      ;
; -0.548 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[1]         ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SDO           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.246     ; 1.289      ;
; -0.531 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[10]        ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SDO           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.246     ; 1.272      ;
; -0.518 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[4] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK2          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 1.456      ;
; -0.516 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[0]         ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SDO           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.246     ; 1.257      ;
; -0.514 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[3] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SDO           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 1.456      ;
; -0.510 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[0] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SDO           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 1.452      ;
; -0.497 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[4]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK2          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 1.439      ;
; -0.492 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[4]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.442      ;
; -0.492 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[4]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.442      ;
; -0.492 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[4]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.442      ;
; -0.492 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[4]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.442      ;
; -0.492 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[4]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.442      ;
; -0.492 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[4]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.442      ;
; -0.491 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[1]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK2          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 1.433      ;
; -0.488 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[2]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[9]                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.433      ;
; -0.488 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[2]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[10]                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.433      ;
; -0.482 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[4]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[9]                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.427      ;
; -0.482 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[4]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[10]                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.427      ;
; -0.480 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[1]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.430      ;
; -0.480 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[1]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.430      ;
; -0.480 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[1]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.430      ;
; -0.480 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[1]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.430      ;
; -0.480 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[1]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.430      ;
; -0.480 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[1]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.430      ;
; -0.478 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK3          ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST.st0_send_data                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.241     ; 1.224      ;
; -0.476 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[1]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[9]                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.421      ;
; -0.476 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[1]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[10]                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.421      ;
; -0.469 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[4] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[8]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.413      ;
; -0.463 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[4]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[4]                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.407      ;
; -0.463 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[4]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[3]                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.407      ;
; -0.457 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[1]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[4]                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.401      ;
; -0.457 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[1]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[3]                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.401      ;
; -0.456 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[8]         ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SDO           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.400      ;
; -0.442 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[0]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK2          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 1.384      ;
; -0.440 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[13]        ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SDO           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.246     ; 1.181      ;
; -0.438 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[2] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK2          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 1.376      ;
; -0.429 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[0]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.379      ;
; -0.429 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[0]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.379      ;
; -0.429 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[0]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.379      ;
; -0.429 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[0]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.379      ;
; -0.429 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[0]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.379      ;
; -0.429 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[0]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.379      ;
; -0.428 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[4]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[9]                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 1.376      ;
; -0.428 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[4]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[10]                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 1.376      ;
; -0.427 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[0]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[9]                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.372      ;
; -0.427 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[0]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[10]                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.372      ;
; -0.425 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[5]         ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SDO           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.246     ; 1.166      ;
; -0.421 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[1] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SDO           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 1.363      ;
; -0.419 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[3]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK2          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.045     ; 1.361      ;
; -0.415 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK2          ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST.st0_send_data                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 1.364      ;
; -0.414 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK1          ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_GO                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.239     ; 1.162      ;
; -0.414 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[5] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK2          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 1.352      ;
; -0.413 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK1          ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST.st20_next_data                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.239     ; 1.161      ;
; -0.408 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[0]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[4]                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.352      ;
; -0.408 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[0]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[3]                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.352      ;
; -0.406 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[3]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.356      ;
; -0.406 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[3]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.356      ;
; -0.406 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[3]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.356      ;
; -0.406 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[3]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.356      ;
; -0.406 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[3]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.356      ;
; -0.406 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[3]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.356      ;
; -0.406 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[4]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[8]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 1.354      ;
; -0.404 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[4]         ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SDO           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.246     ; 1.145      ;
; -0.404 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[3]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[9]                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.349      ;
; -0.404 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[3]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[10]                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.349      ;
; -0.402 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[4]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST.st20_next_data                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.349      ;
; -0.396 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[1]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST.st20_next_data                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.343      ;
; -0.395 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[1]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[8]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 1.343      ;
; -0.389 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[2] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[8]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.333      ;
; -0.385 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[11]        ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SDO           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.246     ; 1.126      ;
; -0.385 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[3]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[4]                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.329      ;
; -0.385 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[3]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[3]                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.329      ;
; -0.381 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[4] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[1] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.327      ;
; -0.381 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[4] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[2] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.327      ;
; -0.381 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[4] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[3] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.327      ;
; -0.381 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[4] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.327      ;
; -0.381 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[4] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.327      ;
; -0.381 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[4] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.327      ;
; -0.381 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[4]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_GO                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.328      ;
; -0.375 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[2]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[4]                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.319      ;
; -0.375 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[2]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[3]                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.319      ;
; -0.373 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[9]         ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SDO           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.246     ; 1.114      ;
; -0.370 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[3]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[9]                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 1.318      ;
; -0.370 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[3]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[10]                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 1.318      ;
; -0.369 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[1] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK2          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 1.307      ;
; -0.369 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[1]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_GO                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.316      ;
; -0.367 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[4]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST.st0_send_data                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.312      ;
; -0.361 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[1]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST.st0_send_data                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.306      ;
; -0.359 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[2]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST.st0_send_data                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.304      ;
; -0.348 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[4]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST.st20_next_data                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.298      ;
; -0.347 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[0]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST.st20_next_data                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.294      ;
; -0.346 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[0]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[8]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 1.294      ;
; -0.345 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[4]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SCLK          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.295      ;
; -0.343 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK3          ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_GO                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.239     ; 1.091      ;
; -0.342 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK3          ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST.st20_next_data                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.239     ; 1.090      ;
; -0.334 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[0] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|DIR           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.274      ;
; -0.333 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[1]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SCLK          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.283      ;
; -0.330 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[0] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[8]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 1.274      ;
; -0.326 ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[2]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST.st20_next_data                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.273      ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                            ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                               ; To Node                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.154 ; clock_25                                                                                                ; clock_25                                                                                                ; clock_25     ; CLOCK_50    ; 0.000        ; 1.564      ; 1.629      ;
; 0.175  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK3          ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK3          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.175  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK1          ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK1          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.182  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK2          ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK2          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|FIN           ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|FIN           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST.st0_send_data                          ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST.st0_send_data                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST.st10_wait_ack                          ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST.st10_wait_ack                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST.st20_next_data                         ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST.st20_next_data                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|DIR           ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|DIR           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.211  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[10]                                    ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[10]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.247      ; 0.542      ;
; 0.258  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[3]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[4]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.248      ; 0.590      ;
; 0.260  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[3]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[3]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.248      ; 0.592      ;
; 0.260  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[3]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[5]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.248      ; 0.592      ;
; 0.261  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[3]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[7]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.248      ; 0.593      ;
; 0.261  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[3]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[6]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.248      ; 0.593      ;
; 0.263  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[3]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[0]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.576      ;
; 0.268  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST.st10_wait_ack                          ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_GO                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.393      ;
; 0.268  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[5] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SCLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.393      ;
; 0.274  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[4]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[4]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.399      ;
; 0.274  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[4]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[4]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.398      ;
; 0.274  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[4]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[1]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.587      ;
; 0.275  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[4]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[11]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.588      ;
; 0.275  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[9]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[9]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.247      ; 0.606      ;
; 0.280  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[4]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[2]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.593      ;
; 0.293  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[4]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[4]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.248      ; 0.625      ;
; 0.294  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[2]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[2]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.426      ;
; 0.295  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[1]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[1]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.420      ;
; 0.295  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[1]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[1]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.427      ;
; 0.302  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[4]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[3]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.248      ; 0.634      ;
; 0.307  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[0]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[0]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.439      ;
; 0.308  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[4] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.433      ;
; 0.310  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[4]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[5]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.248      ; 0.642      ;
; 0.311  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[2] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.436      ;
; 0.311  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[5] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.436      ;
; 0.315  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[3] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.440      ;
; 0.316  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[5] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK1          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.636      ;
; 0.317  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[2]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[2]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.442      ;
; 0.318  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[5] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK3          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.638      ;
; 0.320  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[4]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[6]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.248      ; 0.652      ;
; 0.321  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[4]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[7]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.248      ; 0.653      ;
; 0.327  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[0] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.452      ;
; 0.332  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[1] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.457      ;
; 0.350  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[3] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK1          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.670      ;
; 0.354  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST.st20_next_data                         ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_GO                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.479      ;
; 0.363  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[4]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[9]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.489      ;
; 0.364  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[4]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[10]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.490      ;
; 0.372  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[3]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[3]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.497      ;
; 0.373  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[3]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[3]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.497      ;
; 0.376  ; clock_25                                                                                                ; clock_25                                                                                                ; clock_25     ; CLOCK_50    ; -0.500       ; 1.564      ; 1.659      ;
; 0.382  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[0]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[0]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.507      ;
; 0.393  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[2]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[4]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.531      ;
; 0.394  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[2]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[3]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.532      ;
; 0.395  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[0]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[0]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.546      ;
; 0.395  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[2]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[5]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.533      ;
; 0.395  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[2]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[7]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.533      ;
; 0.395  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[2]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[6]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.533      ;
; 0.396  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[4]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[8]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.709      ;
; 0.406  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[2] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK1          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.726      ;
; 0.416  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[4]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[4]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.548      ;
; 0.436  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[0] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK3          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.756      ;
; 0.444  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[1]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[2]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.576      ;
; 0.444  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[1]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[2]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.569      ;
; 0.447  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[11]                                    ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[11]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.598      ;
; 0.454  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[0]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[1]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.586      ;
; 0.456  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_GO                                          ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_GO                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.581      ;
; 0.457  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[0]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[2]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.589      ;
; 0.458  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[4]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[13]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.771      ;
; 0.460  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[1]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[1]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.611      ;
; 0.461  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[13]                                    ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[13]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.612      ;
; 0.464  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[3] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.589      ;
; 0.465  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[2]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[2]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.616      ;
; 0.465  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST.st10_wait_ack                          ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST.st20_next_data                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.590      ;
; 0.466  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[4] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.591      ;
; 0.468  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[6]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[6]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.600      ;
; 0.469  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[2] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.594      ;
; 0.472  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[1] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK1          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 0.792      ;
; 0.472  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[2] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.597      ;
; 0.473  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[0]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[13]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.592      ;
; 0.473  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[0]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[12]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.592      ;
; 0.473  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[0]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[8]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.592      ;
; 0.475  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[2]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[3]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.600      ;
; 0.476  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[0] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.601      ;
; 0.478  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[2]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[4]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.603      ;
; 0.479  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[7]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[7]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.611      ;
; 0.479  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[0] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.604      ;
; 0.481  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[1] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.606      ;
; 0.484  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST.st0_send_data                          ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST.st10_wait_ack                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.611      ;
; 0.490  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[1]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[0]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.609      ;
; 0.492  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[1]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[4]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.630      ;
; 0.492  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[2]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[9]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.152     ; 0.424      ;
; 0.493  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[4]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[0]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 0.806      ;
; 0.493  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[2]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[10]                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.152     ; 0.425      ;
; 0.498  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[2]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[0]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.617      ;
; 0.501  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[1]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[3]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.639      ;
; 0.504  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[1]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[6]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.642      ;
; 0.505  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[5]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[5]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.048      ; 0.637      ;
; 0.507  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[1]                                  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[3]                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.632      ;
; 0.508  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[5] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|FIN           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.629      ;
; 0.508  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[1]                                     ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[5]                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.646      ;
; 0.510  ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[5] ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SDO           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.631      ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_25'                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.095 ; hdr_control_unit:G0|lut_offset_inverse[9]                                                                    ; hdr_datapath:G1|ram_lut_doubleport:G1|altsyncram:altsyncram_component|altsyncram_40g2:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; clock_25    ; 0.000        ; 0.250      ; 0.479      ;
; 0.181 ; hdr_datapath:G1|vga_interface:G2|vga_vsync~reg0                                                              ; hdr_datapath:G1|vga_interface:G2|vga_vsync~reg0                                                                                      ; clock_25     ; clock_25    ; 0.000        ; 0.042      ; 0.307      ;
; 0.204 ; hdr_datapath:G1|vga_interface:G2|vcount[9]                                                                   ; hdr_datapath:G1|vga_interface:G2|vcount[9]                                                                                           ; clock_25     ; clock_25    ; 0.000        ; 0.042      ; 0.330      ;
; 0.242 ; hdr_control_unit:G0|lut_offset_inverse[10]                                                                   ; hdr_datapath:G1|ram_lut_doubleport:G1|altsyncram:altsyncram_component|altsyncram_40g2:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; clock_25    ; 0.000        ; 0.248      ; 0.624      ;
; 0.261 ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|address_reg_b[2] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|out_address_reg_b[2]                     ; clock_25     ; clock_25    ; 0.000        ; 0.042      ; 0.387      ;
; 0.264 ; hdr_datapath:G1|camera_interface:G3|pixel_address[8]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a31~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.233      ; 0.601      ;
; 0.265 ; hdr_datapath:G1|camera_interface:G3|pixel_address[1]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a43~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.226      ; 0.595      ;
; 0.276 ; hdr_datapath:G1|camera_interface:G3|pixel_address[2]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a39~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.220      ; 0.600      ;
; 0.279 ; hdr_datapath:G1|camera_interface:G3|pixel_address[10]                                                        ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a31~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.233      ; 0.616      ;
; 0.284 ; hdr_datapath:G1|camera_interface:G3|pixel_address[0]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a0~porta_address_reg0          ; clock_25     ; clock_25    ; 0.000        ; 0.218      ; 0.606      ;
; 0.287 ; hdr_datapath:G1|camera_interface:G3|pixel_address[4]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a22~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.227      ; 0.618      ;
; 0.289 ; hdr_datapath:G1|camera_interface:G3|pixel_address[2]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a31~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.233      ; 0.626      ;
; 0.289 ; hdr_datapath:G1|camera_interface:G3|pixel_address[1]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a22~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.227      ; 0.620      ;
; 0.290 ; hdr_datapath:G1|camera_interface:G3|cnt[1]                                                                   ; hdr_datapath:G1|camera_interface:G3|cnt[1]                                                                                           ; clock_25     ; clock_25    ; 0.000        ; 0.051      ; 0.425      ;
; 0.290 ; hdr_datapath:G1|camera_interface:G3|cnt[3]                                                                   ; hdr_datapath:G1|camera_interface:G3|cnt[3]                                                                                           ; clock_25     ; clock_25    ; 0.000        ; 0.051      ; 0.425      ;
; 0.291 ; hdr_datapath:G1|camera_interface:G3|pixel_address[0]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a15~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.215      ; 0.610      ;
; 0.292 ; hdr_datapath:G1|camera_interface:G3|cnt[2]                                                                   ; hdr_datapath:G1|camera_interface:G3|cnt[2]                                                                                           ; clock_25     ; clock_25    ; 0.000        ; 0.051      ; 0.427      ;
; 0.293 ; hdr_datapath:G1|camera_interface:G3|pixel_address[0]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a39~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.220      ; 0.617      ;
; 0.298 ; hdr_datapath:G1|camera_interface:G3|cnt[15]                                                                  ; hdr_datapath:G1|camera_interface:G3|cnt[15]                                                                                          ; clock_25     ; clock_25    ; 0.000        ; 0.042      ; 0.424      ;
; 0.299 ; hdr_datapath:G1|camera_interface:G3|cnt[5]                                                                   ; hdr_datapath:G1|camera_interface:G3|cnt[5]                                                                                           ; clock_25     ; clock_25    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; hdr_datapath:G1|camera_interface:G3|cnt[11]                                                                  ; hdr_datapath:G1|camera_interface:G3|cnt[11]                                                                                          ; clock_25     ; clock_25    ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; hdr_datapath:G1|camera_interface:G3|cnt[13]                                                                  ; hdr_datapath:G1|camera_interface:G3|cnt[13]                                                                                          ; clock_25     ; clock_25    ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; hdr_datapath:G1|camera_interface:G3|cnt[6]                                                                   ; hdr_datapath:G1|camera_interface:G3|cnt[6]                                                                                           ; clock_25     ; clock_25    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; hdr_datapath:G1|camera_interface:G3|cnt[7]                                                                   ; hdr_datapath:G1|camera_interface:G3|cnt[7]                                                                                           ; clock_25     ; clock_25    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; hdr_datapath:G1|camera_interface:G3|cnt[9]                                                                   ; hdr_datapath:G1|camera_interface:G3|cnt[9]                                                                                           ; clock_25     ; clock_25    ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; hdr_datapath:G1|camera_interface:G3|cnt[4]                                                                   ; hdr_datapath:G1|camera_interface:G3|cnt[4]                                                                                           ; clock_25     ; clock_25    ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; hdr_datapath:G1|camera_interface:G3|cnt[8]                                                                   ; hdr_datapath:G1|camera_interface:G3|cnt[8]                                                                                           ; clock_25     ; clock_25    ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; hdr_datapath:G1|camera_interface:G3|cnt[14]                                                                  ; hdr_datapath:G1|camera_interface:G3|cnt[14]                                                                                          ; clock_25     ; clock_25    ; 0.000        ; 0.042      ; 0.427      ;
; 0.302 ; hdr_datapath:G1|camera_interface:G3|cnt[0]                                                                   ; hdr_datapath:G1|camera_interface:G3|cnt[0]                                                                                           ; clock_25     ; clock_25    ; 0.000        ; 0.051      ; 0.437      ;
; 0.302 ; hdr_datapath:G1|camera_interface:G3|cnt[10]                                                                  ; hdr_datapath:G1|camera_interface:G3|cnt[10]                                                                                          ; clock_25     ; clock_25    ; 0.000        ; 0.042      ; 0.428      ;
; 0.302 ; hdr_datapath:G1|camera_interface:G3|cnt[12]                                                                  ; hdr_datapath:G1|camera_interface:G3|cnt[12]                                                                                          ; clock_25     ; clock_25    ; 0.000        ; 0.042      ; 0.428      ;
; 0.303 ; hdr_datapath:G1|vga_interface:G2|hcount[1]                                                                   ; hdr_datapath:G1|vga_interface:G2|hcount[1]                                                                                           ; clock_25     ; clock_25    ; 0.000        ; 0.042      ; 0.429      ;
; 0.304 ; hdr_datapath:G1|vga_interface:G2|hcount[2]                                                                   ; hdr_datapath:G1|vga_interface:G2|hcount[2]                                                                                           ; clock_25     ; clock_25    ; 0.000        ; 0.042      ; 0.430      ;
; 0.304 ; hdr_datapath:G1|vga_interface:G2|hcount[3]                                                                   ; hdr_datapath:G1|vga_interface:G2|hcount[3]                                                                                           ; clock_25     ; clock_25    ; 0.000        ; 0.042      ; 0.430      ;
; 0.304 ; hdr_datapath:G1|vga_interface:G2|vcount[5]                                                                   ; hdr_datapath:G1|vga_interface:G2|vcount[5]                                                                                           ; clock_25     ; clock_25    ; 0.000        ; 0.042      ; 0.430      ;
; 0.305 ; hdr_datapath:G1|vga_interface:G2|vcount[7]                                                                   ; hdr_datapath:G1|vga_interface:G2|vcount[7]                                                                                           ; clock_25     ; clock_25    ; 0.000        ; 0.042      ; 0.431      ;
; 0.306 ; hdr_datapath:G1|camera_interface:G3|pixel_address[11]                                                        ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a31~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.233      ; 0.643      ;
; 0.306 ; hdr_datapath:G1|vga_interface:G2|vcount[6]                                                                   ; hdr_datapath:G1|vga_interface:G2|vcount[6]                                                                                           ; clock_25     ; clock_25    ; 0.000        ; 0.042      ; 0.432      ;
; 0.308 ; hdr_datapath:G1|camera_interface:G3|pixel_address[4]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a31~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.233      ; 0.645      ;
; 0.311 ; hdr_datapath:G1|vga_interface:G2|hcount[0]                                                                   ; hdr_datapath:G1|vga_interface:G2|hcount[0]                                                                                           ; clock_25     ; clock_25    ; 0.000        ; 0.042      ; 0.437      ;
; 0.317 ; hdr_datapath:G1|vga_interface:G2|vcount[8]                                                                   ; hdr_datapath:G1|vga_interface:G2|vcount[8]                                                                                           ; clock_25     ; clock_25    ; 0.000        ; 0.042      ; 0.443      ;
; 0.326 ; hdr_datapath:G1|camera_interface:G3|cnt[8]                                                                   ; hdr_datapath:G1|camera_interface:G3|pixel_address[8]                                                                                 ; clock_25     ; clock_25    ; 0.000        ; 0.042      ; 0.452      ;
; 0.349 ; hdr_control_unit:G0|lut_offset_inverse[9]                                                                    ; hdr_datapath:G1|ram_lut_doubleport:G1|altsyncram:altsyncram_component|altsyncram_40g2:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; clock_25    ; 0.000        ; 0.248      ; 0.731      ;
; 0.360 ; hdr_control_unit:G0|lut_offset_normal[9]                                                                     ; hdr_datapath:G1|ram_lut_doubleport:G1|altsyncram:altsyncram_component|altsyncram_40g2:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; clock_25    ; 0.000        ; 0.249      ; 0.743      ;
; 0.363 ; hdr_control_unit:G0|lut_offset_inverse[0]                                                                    ; hdr_datapath:G1|ram_lut_doubleport:G1|altsyncram:altsyncram_component|altsyncram_40g2:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; clock_25    ; 0.000        ; 0.249      ; 0.746      ;
; 0.363 ; hdr_control_unit:G0|lut_offset_inverse[10]                                                                   ; hdr_datapath:G1|ram_lut_doubleport:G1|altsyncram:altsyncram_component|altsyncram_40g2:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; clock_25    ; 0.000        ; 0.250      ; 0.747      ;
; 0.367 ; hdr_datapath:G1|camera_interface:G3|cnt[9]                                                                   ; hdr_datapath:G1|camera_interface:G3|pixel_address[9]                                                                                 ; clock_25     ; clock_25    ; 0.000        ; 0.042      ; 0.493      ;
; 0.367 ; hdr_datapath:G1|camera_interface:G3|cnt[4]                                                                   ; hdr_datapath:G1|camera_interface:G3|pixel_address[4]                                                                                 ; clock_25     ; clock_25    ; 0.000        ; 0.042      ; 0.493      ;
; 0.368 ; hdr_datapath:G1|camera_interface:G3|cnt[7]                                                                   ; hdr_datapath:G1|camera_interface:G3|pixel_address[7]                                                                                 ; clock_25     ; clock_25    ; 0.000        ; 0.042      ; 0.494      ;
; 0.371 ; hdr_datapath:G1|camera_interface:G3|cnt[11]                                                                  ; hdr_datapath:G1|camera_interface:G3|pixel_address[11]                                                                                ; clock_25     ; clock_25    ; 0.000        ; 0.042      ; 0.497      ;
; 0.382 ; hdr_datapath:G1|camera_interface:G3|cnt[10]                                                                  ; hdr_datapath:G1|camera_interface:G3|pixel_address[10]                                                                                ; clock_25     ; clock_25    ; 0.000        ; 0.042      ; 0.508      ;
; 0.383 ; hdr_datapath:G1|camera_interface:G3|cnt[6]                                                                   ; hdr_datapath:G1|camera_interface:G3|pixel_address[6]                                                                                 ; clock_25     ; clock_25    ; 0.000        ; 0.042      ; 0.509      ;
; 0.383 ; hdr_datapath:G1|camera_interface:G3|cnt[5]                                                                   ; hdr_datapath:G1|camera_interface:G3|pixel_address[5]                                                                                 ; clock_25     ; clock_25    ; 0.000        ; 0.042      ; 0.509      ;
; 0.384 ; hdr_datapath:G1|camera_interface:G3|cnt[12]                                                                  ; hdr_datapath:G1|camera_interface:G3|pixel_address[12]                                                                                ; clock_25     ; clock_25    ; 0.000        ; 0.042      ; 0.510      ;
; 0.386 ; hdr_datapath:G1|camera_interface:G3|pixel_address[7]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a51~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.231      ; 0.721      ;
; 0.388 ; hdr_datapath:G1|camera_interface:G3|pixel_address[10]                                                        ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a61~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.235      ; 0.727      ;
; 0.389 ; hdr_datapath:G1|camera_interface:G3|pixel_address[11]                                                        ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a18~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.236      ; 0.729      ;
; 0.389 ; hdr_datapath:G1|camera_interface:G3|pixel_address[9]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a51~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.231      ; 0.724      ;
; 0.397 ; hdr_datapath:G1|camera_interface:G3|pixel_address[9]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a18~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.236      ; 0.737      ;
; 0.397 ; hdr_datapath:G1|vga_interface:G2|hcount[7]                                                                   ; hdr_datapath:G1|vga_interface:G2|vga_hsync~reg0                                                                                      ; clock_25     ; clock_25    ; 0.000        ; 0.042      ; 0.523      ;
; 0.401 ; hdr_datapath:G1|vga_interface:G2|vcount[8]                                                                   ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|address_reg_b[0]                         ; clock_25     ; clock_25    ; 0.000        ; 0.042      ; 0.527      ;
; 0.405 ; hdr_datapath:G1|camera_interface:G3|pixel_address[11]                                                        ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a61~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.235      ; 0.744      ;
; 0.405 ; hdr_datapath:G1|camera_interface:G3|pixel_address[3]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a31~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.233      ; 0.742      ;
; 0.405 ; hdr_datapath:G1|camera_interface:G3|pixel_address[4]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a45~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.225      ; 0.734      ;
; 0.409 ; hdr_datapath:G1|camera_interface:G3|pixel_address[4]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a11~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.227      ; 0.740      ;
; 0.409 ; hdr_datapath:G1|camera_interface:G3|pixel_address[5]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a11~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.227      ; 0.740      ;
; 0.412 ; hdr_datapath:G1|camera_interface:G3|pixel_address[5]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a31~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.233      ; 0.749      ;
; 0.412 ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|address_reg_b[0] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|out_address_reg_b[0]                     ; clock_25     ; clock_25    ; 0.000        ; 0.043      ; 0.539      ;
; 0.413 ; hdr_datapath:G1|camera_interface:G3|pixel_address[12]                                                        ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a44~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.236      ; 0.753      ;
; 0.413 ; hdr_datapath:G1|camera_interface:G3|cnt[13]                                                                  ; hdr_datapath:G1|camera_interface:G3|pixel_address[13]                                                                                ; clock_25     ; clock_25    ; 0.000        ; 0.041      ; 0.538      ;
; 0.414 ; hdr_datapath:G1|camera_interface:G3|pixel_address[8]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a61~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.235      ; 0.753      ;
; 0.415 ; hdr_datapath:G1|camera_interface:G3|pixel_address[11]                                                        ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a41~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.235      ; 0.754      ;
; 0.415 ; hdr_datapath:G1|camera_interface:G3|pixel_address[7]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a43~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.226      ; 0.745      ;
; 0.416 ; hdr_datapath:G1|camera_interface:G3|pixel_address[7]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a18~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.236      ; 0.756      ;
; 0.417 ; hdr_datapath:G1|camera_interface:G3|pixel_address[5]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a43~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.226      ; 0.747      ;
; 0.417 ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|address_reg_b[1] ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|out_address_reg_b[1]                     ; clock_25     ; clock_25    ; 0.000        ; 0.043      ; 0.544      ;
; 0.419 ; hdr_datapath:G1|camera_interface:G3|pixel_address[7]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a52~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.227      ; 0.750      ;
; 0.420 ; hdr_datapath:G1|camera_interface:G3|pixel_address[8]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a51~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.231      ; 0.755      ;
; 0.420 ; hdr_datapath:G1|camera_interface:G3|cnt[14]                                                                  ; hdr_datapath:G1|camera_interface:G3|pixel_address[14]                                                                                ; clock_25     ; clock_25    ; 0.000        ; 0.041      ; 0.545      ;
; 0.420 ; hdr_datapath:G1|camera_interface:G3|cnt[15]                                                                  ; hdr_datapath:G1|camera_interface:G3|pixel_address[15]                                                                                ; clock_25     ; clock_25    ; 0.000        ; 0.041      ; 0.545      ;
; 0.420 ; hdr_datapath:G1|camera_interface:G3|pixel_address[2]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a45~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.225      ; 0.749      ;
; 0.420 ; hdr_datapath:G1|camera_interface:G3|pixel_address[3]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a22~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.227      ; 0.751      ;
; 0.420 ; hdr_datapath:G1|vga_interface:G2|vcount[4]                                                                   ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|address_reg_b[0]                         ; clock_25     ; clock_25    ; 0.000        ; 0.042      ; 0.546      ;
; 0.421 ; hdr_datapath:G1|camera_interface:G3|pixel_address[10]                                                        ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a45~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.225      ; 0.750      ;
; 0.422 ; hdr_datapath:G1|camera_interface:G3|pixel_address[7]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a21~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.229      ; 0.755      ;
; 0.422 ; hdr_datapath:G1|camera_interface:G3|pixel_address[5]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a45~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.225      ; 0.751      ;
; 0.422 ; hdr_datapath:G1|camera_interface:G3|pixel_address[5]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a22~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.227      ; 0.753      ;
; 0.423 ; hdr_datapath:G1|camera_interface:G3|pixel_address[5]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a51~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.231      ; 0.758      ;
; 0.424 ; hdr_datapath:G1|camera_interface:G3|pixel_address[7]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a39~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.220      ; 0.748      ;
; 0.425 ; hdr_datapath:G1|camera_interface:G3|pixel_address[2]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a41~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.235      ; 0.764      ;
; 0.425 ; hdr_datapath:G1|camera_interface:G3|pixel_address[2]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a43~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.226      ; 0.755      ;
; 0.425 ; hdr_datapath:G1|camera_interface:G3|pixel_address[3]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a11~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.227      ; 0.756      ;
; 0.427 ; hdr_datapath:G1|camera_interface:G3|pixel_address[6]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a44~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.236      ; 0.767      ;
; 0.427 ; hdr_datapath:G1|camera_interface:G3|pixel_address[2]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a11~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.227      ; 0.758      ;
; 0.427 ; hdr_datapath:G1|camera_interface:G3|pixel_address[5]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a39~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.220      ; 0.751      ;
; 0.428 ; hdr_datapath:G1|camera_interface:G3|pixel_address[11]                                                        ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a51~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.231      ; 0.763      ;
; 0.428 ; hdr_datapath:G1|camera_interface:G3|pixel_address[4]                                                         ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a39~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.220      ; 0.752      ;
; 0.429 ; hdr_datapath:G1|camera_interface:G3|pixel_address[10]                                                        ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a41~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.235      ; 0.768      ;
; 0.430 ; hdr_datapath:G1|camera_interface:G3|pixel_address[10]                                                        ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a52~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.227      ; 0.761      ;
; 0.430 ; hdr_datapath:G1|camera_interface:G3|pixel_address[11]                                                        ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a22~porta_address_reg0         ; clock_25     ; clock_25    ; 0.000        ; 0.227      ; 0.761      ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                       ;
+--------+--------------+----------------+-----------------+----------+------------+---------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                  ;
+--------+--------------+----------------+-----------------+----------+------------+---------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; clock_25                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_control_unit:G0|lut_offset_inverse[0]                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_control_unit:G0|lut_offset_inverse[10]                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_control_unit:G0|lut_offset_inverse[9]                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_control_unit:G0|lut_offset_normal[10]                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_control_unit:G0|lut_offset_normal[9]                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK1          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK2          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK3          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|DIR           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|FIN           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SCLK          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SDO           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[10]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[11]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[12]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[13]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[3]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[4]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[5]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[6]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[7]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[8]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[9]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD_COUNTER[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[0]                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[1]                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[2]                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[3]                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[4]                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[0]                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[1]                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[2]                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[3]                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_CLK_DIV[4]                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[0]                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[10]                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[11]                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[12]                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[13]                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[1]                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[2]                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[3]                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[4]                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[5]                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[6]                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[7]                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[8]                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[9]                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_GO                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST.st0_send_data                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST.st10_wait_ack                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mSetup_ST.st20_next_data                         ;
; -0.261 ; -0.077       ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK1          ;
; -0.261 ; -0.077       ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK3          ;
; -0.261 ; -0.077       ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[0]         ;
; -0.261 ; -0.077       ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[10]        ;
; -0.261 ; -0.077       ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[11]        ;
; -0.261 ; -0.077       ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[12]        ;
; -0.261 ; -0.077       ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[13]        ;
; -0.261 ; -0.077       ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[1]         ;
; -0.261 ; -0.077       ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[2]         ;
; -0.261 ; -0.077       ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[3]         ;
; -0.261 ; -0.077       ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[4]         ;
; -0.261 ; -0.077       ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[5]         ;
; -0.261 ; -0.077       ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[6]         ;
; -0.261 ; -0.077       ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[7]         ;
; -0.261 ; -0.077       ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|SD[9]         ;
; -0.261 ; -0.077       ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[0]                                     ;
; -0.261 ; -0.077       ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[1]                                     ;
; -0.261 ; -0.077       ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|LUT_INDEX[2]                                     ;
; -0.261 ; -0.077       ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[3]                                     ;
; -0.261 ; -0.077       ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[4]                                     ;
; -0.261 ; -0.077       ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[5]                                     ;
; -0.261 ; -0.077       ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[6]                                     ;
; -0.261 ; -0.077       ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[7]                                     ;
; -0.255 ; -0.071       ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_control_unit:G0|lut_offset_normal[10]                                                               ;
; -0.246 ; -0.062       ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[0]                                     ;
; -0.246 ; -0.062       ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[11]                                    ;
; -0.246 ; -0.062       ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[12]                                    ;
; -0.246 ; -0.062       ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[13]                                    ;
; -0.246 ; -0.062       ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[1]                                     ;
; -0.246 ; -0.062       ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[2]                                     ;
; -0.246 ; -0.062       ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|mI2C_DATA[8]                                     ;
; -0.234 ; -0.050       ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; clock_25                                                                                                ;
; -0.233 ; -0.049       ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_control_unit:G0|lut_offset_inverse[0]                                                               ;
; -0.233 ; -0.049       ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_control_unit:G0|lut_offset_inverse[10]                                                              ;
; -0.233 ; -0.049       ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_control_unit:G0|lut_offset_inverse[9]                                                               ;
; -0.233 ; -0.049       ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_control_unit:G0|lut_offset_normal[9]                                                                ;
; -0.233 ; -0.049       ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|ACK2          ;
; -0.233 ; -0.049       ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; hdr_datapath:G1|camera_interface:G3|I2C_CMOS_Config:G0|I2C_Controller:I2C_Controller_inst|DIR           ;
+--------+--------------+----------------+-----------------+----------+------------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clock_25'                                                                                                                                                       ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock    ; Clock Edge ; Target                                                                                                                       ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|camera_interface:G3|cnt[0]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|camera_interface:G3|cnt[10]                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|camera_interface:G3|cnt[11]                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|camera_interface:G3|cnt[12]                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|camera_interface:G3|cnt[13]                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|camera_interface:G3|cnt[14]                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|camera_interface:G3|cnt[15]                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|camera_interface:G3|cnt[1]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|camera_interface:G3|cnt[2]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|camera_interface:G3|cnt[3]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|camera_interface:G3|cnt[4]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|camera_interface:G3|cnt[5]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|camera_interface:G3|cnt[6]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|camera_interface:G3|cnt[7]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|camera_interface:G3|cnt[8]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|camera_interface:G3|cnt[9]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|camera_interface:G3|pixel_address[0]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|camera_interface:G3|pixel_address[10]                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|camera_interface:G3|pixel_address[11]                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|camera_interface:G3|pixel_address[12]                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|camera_interface:G3|pixel_address[13]                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|camera_interface:G3|pixel_address[14]                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|camera_interface:G3|pixel_address[15]                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|camera_interface:G3|pixel_address[1]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|camera_interface:G3|pixel_address[2]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|camera_interface:G3|pixel_address[3]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|camera_interface:G3|pixel_address[4]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|camera_interface:G3|pixel_address[5]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|camera_interface:G3|pixel_address[6]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|camera_interface:G3|pixel_address[7]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|camera_interface:G3|pixel_address[8]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|camera_interface:G3|pixel_address[9]                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|camera_interface:G3|pixel_data[0]                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|camera_interface:G3|pixel_data[1]                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|camera_interface:G3|pixel_data[2]                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|camera_interface:G3|pixel_data[3]                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|camera_interface:G3|pixel_data[4]                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|camera_interface:G3|pixel_data[5]                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|camera_interface:G3|pixel_data[6]                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|camera_interface:G3|pixel_data[7]                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|address_reg_b[0]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|address_reg_b[1]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|address_reg_b[2]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|out_address_reg_b[0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|out_address_reg_b[1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|out_address_reg_b[2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a0~PORTBDATAOUT0       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a0~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a0~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a0~portb_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a10~PORTBDATAOUT0      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a10~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a10~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a10~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a10~portb_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a11~PORTBDATAOUT0      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a11~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a11~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a11~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a11~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a11~portb_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a12~PORTBDATAOUT0      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a12~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a12~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a12~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a12~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a12~portb_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a13~PORTBDATAOUT0      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a13~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a13~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a13~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a13~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a13~portb_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a14~PORTBDATAOUT0      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a14~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a14~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a14~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a14~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a14~portb_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a15~PORTBDATAOUT0      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a15~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a15~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a15~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a15~portb_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a16~PORTBDATAOUT0      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a16~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a16~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a16~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a16~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a16~portb_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a17~PORTBDATAOUT0      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a17~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a17~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a17~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a17~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_25 ; Rise       ; hdr_datapath:G1|ram_image:G0|altsyncram:altsyncram_component|altsyncram_a5n3:auto_generated|ram_block1a17~portb_datain_reg0  ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; CMOS_SDAT     ; CLOCK_50   ; 1.232 ; 2.045 ; Rise       ; CLOCK_50        ;
; KEY[*]        ; CLOCK_50   ; 1.722 ; 2.404 ; Rise       ; CLOCK_50        ;
;  KEY[0]       ; CLOCK_50   ; 1.722 ; 2.404 ; Rise       ; CLOCK_50        ;
; SW[*]         ; CLOCK_50   ; 1.384 ; 2.082 ; Rise       ; CLOCK_50        ;
;  SW[0]        ; CLOCK_50   ; 1.371 ; 2.074 ; Rise       ; CLOCK_50        ;
;  SW[1]        ; CLOCK_50   ; 1.196 ; 1.892 ; Rise       ; CLOCK_50        ;
;  SW[2]        ; CLOCK_50   ; 1.372 ; 2.071 ; Rise       ; CLOCK_50        ;
;  SW[3]        ; CLOCK_50   ; 1.384 ; 2.082 ; Rise       ; CLOCK_50        ;
; CMOS_DATA[*]  ; clock_25   ; 1.134 ; 2.044 ; Rise       ; clock_25        ;
;  CMOS_DATA[2] ; clock_25   ; 1.127 ; 2.035 ; Rise       ; clock_25        ;
;  CMOS_DATA[3] ; clock_25   ; 1.134 ; 2.044 ; Rise       ; clock_25        ;
;  CMOS_DATA[4] ; clock_25   ; 1.102 ; 2.001 ; Rise       ; clock_25        ;
;  CMOS_DATA[5] ; clock_25   ; 1.082 ; 1.987 ; Rise       ; clock_25        ;
;  CMOS_DATA[6] ; clock_25   ; 1.103 ; 1.996 ; Rise       ; clock_25        ;
;  CMOS_DATA[7] ; clock_25   ; 0.792 ; 1.617 ; Rise       ; clock_25        ;
;  CMOS_DATA[8] ; clock_25   ; 0.758 ; 1.590 ; Rise       ; clock_25        ;
;  CMOS_DATA[9] ; clock_25   ; 0.831 ; 1.679 ; Rise       ; clock_25        ;
; CMOS_FVAL     ; clock_25   ; 1.580 ; 2.475 ; Rise       ; clock_25        ;
; CMOS_LVAL     ; clock_25   ; 1.979 ; 2.958 ; Rise       ; clock_25        ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; CMOS_SDAT     ; CLOCK_50   ; -0.781 ; -1.610 ; Rise       ; CLOCK_50        ;
; KEY[*]        ; CLOCK_50   ; -0.646 ; -1.304 ; Rise       ; CLOCK_50        ;
;  KEY[0]       ; CLOCK_50   ; -0.646 ; -1.304 ; Rise       ; CLOCK_50        ;
; SW[*]         ; CLOCK_50   ; -0.941 ; -1.626 ; Rise       ; CLOCK_50        ;
;  SW[0]        ; CLOCK_50   ; -1.125 ; -1.816 ; Rise       ; CLOCK_50        ;
;  SW[1]        ; CLOCK_50   ; -0.941 ; -1.626 ; Rise       ; CLOCK_50        ;
;  SW[2]        ; CLOCK_50   ; -1.126 ; -1.814 ; Rise       ; CLOCK_50        ;
;  SW[3]        ; CLOCK_50   ; -1.138 ; -1.824 ; Rise       ; CLOCK_50        ;
; CMOS_DATA[*]  ; clock_25   ; -0.507 ; -1.327 ; Rise       ; clock_25        ;
;  CMOS_DATA[2] ; clock_25   ; -0.860 ; -1.753 ; Rise       ; clock_25        ;
;  CMOS_DATA[3] ; clock_25   ; -0.867 ; -1.763 ; Rise       ; clock_25        ;
;  CMOS_DATA[4] ; clock_25   ; -0.837 ; -1.722 ; Rise       ; clock_25        ;
;  CMOS_DATA[5] ; clock_25   ; -0.818 ; -1.708 ; Rise       ; clock_25        ;
;  CMOS_DATA[6] ; clock_25   ; -0.838 ; -1.717 ; Rise       ; clock_25        ;
;  CMOS_DATA[7] ; clock_25   ; -0.540 ; -1.354 ; Rise       ; clock_25        ;
;  CMOS_DATA[8] ; clock_25   ; -0.507 ; -1.327 ; Rise       ; clock_25        ;
;  CMOS_DATA[9] ; clock_25   ; -0.577 ; -1.412 ; Rise       ; clock_25        ;
; CMOS_FVAL     ; clock_25   ; -0.667 ; -1.491 ; Rise       ; clock_25        ;
; CMOS_LVAL     ; clock_25   ; -1.032 ; -1.946 ; Rise       ; clock_25        ;
+---------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; CMOS_SCLK   ; CLOCK_50   ; 5.519 ; 5.593 ; Rise       ; CLOCK_50        ;
; CMOS_SDAT   ; CLOCK_50   ; 4.440 ; 4.325 ; Rise       ; CLOCK_50        ;
; CMOS_MCLK   ; clock_25   ; 5.253 ;       ; Rise       ; clock_25        ;
; VGA_B[*]    ; clock_25   ; 8.299 ; 8.676 ; Rise       ; clock_25        ;
;  VGA_B[0]   ; clock_25   ; 7.201 ; 7.595 ; Rise       ; clock_25        ;
;  VGA_B[1]   ; clock_25   ; 7.763 ; 8.038 ; Rise       ; clock_25        ;
;  VGA_B[2]   ; clock_25   ; 7.994 ; 8.391 ; Rise       ; clock_25        ;
;  VGA_B[3]   ; clock_25   ; 8.052 ; 8.330 ; Rise       ; clock_25        ;
;  VGA_B[4]   ; clock_25   ; 8.222 ; 8.574 ; Rise       ; clock_25        ;
;  VGA_B[5]   ; clock_25   ; 7.422 ; 7.637 ; Rise       ; clock_25        ;
;  VGA_B[6]   ; clock_25   ; 8.299 ; 8.676 ; Rise       ; clock_25        ;
;  VGA_B[7]   ; clock_25   ; 7.221 ; 7.481 ; Rise       ; clock_25        ;
; VGA_BLANK_N ; clock_25   ; 6.319 ; 6.669 ; Rise       ; clock_25        ;
; VGA_CLK     ; clock_25   ; 2.204 ;       ; Rise       ; clock_25        ;
; VGA_G[*]    ; clock_25   ; 8.432 ; 8.889 ; Rise       ; clock_25        ;
;  VGA_G[0]   ; clock_25   ; 6.716 ; 7.050 ; Rise       ; clock_25        ;
;  VGA_G[1]   ; clock_25   ; 8.054 ; 8.392 ; Rise       ; clock_25        ;
;  VGA_G[2]   ; clock_25   ; 7.703 ; 8.060 ; Rise       ; clock_25        ;
;  VGA_G[3]   ; clock_25   ; 8.331 ; 8.666 ; Rise       ; clock_25        ;
;  VGA_G[4]   ; clock_25   ; 8.420 ; 8.808 ; Rise       ; clock_25        ;
;  VGA_G[5]   ; clock_25   ; 8.341 ; 8.719 ; Rise       ; clock_25        ;
;  VGA_G[6]   ; clock_25   ; 8.280 ; 8.653 ; Rise       ; clock_25        ;
;  VGA_G[7]   ; clock_25   ; 8.432 ; 8.889 ; Rise       ; clock_25        ;
; VGA_HS      ; clock_25   ; 4.818 ; 4.993 ; Rise       ; clock_25        ;
; VGA_R[*]    ; clock_25   ; 8.389 ; 8.784 ; Rise       ; clock_25        ;
;  VGA_R[0]   ; clock_25   ; 6.997 ; 7.372 ; Rise       ; clock_25        ;
;  VGA_R[1]   ; clock_25   ; 8.009 ; 8.326 ; Rise       ; clock_25        ;
;  VGA_R[2]   ; clock_25   ; 7.590 ; 7.921 ; Rise       ; clock_25        ;
;  VGA_R[3]   ; clock_25   ; 8.331 ; 8.668 ; Rise       ; clock_25        ;
;  VGA_R[4]   ; clock_25   ; 8.389 ; 8.784 ; Rise       ; clock_25        ;
;  VGA_R[5]   ; clock_25   ; 8.083 ; 8.424 ; Rise       ; clock_25        ;
;  VGA_R[6]   ; clock_25   ; 8.311 ; 8.687 ; Rise       ; clock_25        ;
;  VGA_R[7]   ; clock_25   ; 8.190 ; 8.636 ; Rise       ; clock_25        ;
; VGA_VS      ; clock_25   ; 6.133 ; 6.483 ; Rise       ; clock_25        ;
; CMOS_MCLK   ; clock_25   ;       ; 5.678 ; Fall       ; clock_25        ;
; VGA_CLK     ; clock_25   ;       ; 2.226 ; Fall       ; clock_25        ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; CMOS_SCLK   ; CLOCK_50   ; 4.790 ; 4.846 ; Rise       ; CLOCK_50        ;
; CMOS_SDAT   ; CLOCK_50   ; 4.286 ; 4.178 ; Rise       ; CLOCK_50        ;
; CMOS_MCLK   ; clock_25   ; 5.064 ;       ; Rise       ; clock_25        ;
; VGA_B[*]    ; clock_25   ; 5.844 ; 6.019 ; Rise       ; clock_25        ;
;  VGA_B[0]   ; clock_25   ; 5.860 ; 6.093 ; Rise       ; clock_25        ;
;  VGA_B[1]   ; clock_25   ; 6.336 ; 6.572 ; Rise       ; clock_25        ;
;  VGA_B[2]   ; clock_25   ; 6.440 ; 6.742 ; Rise       ; clock_25        ;
;  VGA_B[3]   ; clock_25   ; 6.146 ; 6.357 ; Rise       ; clock_25        ;
;  VGA_B[4]   ; clock_25   ; 6.414 ; 6.676 ; Rise       ; clock_25        ;
;  VGA_B[5]   ; clock_25   ; 5.844 ; 6.019 ; Rise       ; clock_25        ;
;  VGA_B[6]   ; clock_25   ; 6.653 ; 6.931 ; Rise       ; clock_25        ;
;  VGA_B[7]   ; clock_25   ; 6.039 ; 6.236 ; Rise       ; clock_25        ;
; VGA_BLANK_N ; clock_25   ; 5.150 ; 5.366 ; Rise       ; clock_25        ;
; VGA_CLK     ; clock_25   ; 2.137 ;       ; Rise       ; clock_25        ;
; VGA_G[*]    ; clock_25   ; 5.394 ; 5.568 ; Rise       ; clock_25        ;
;  VGA_G[0]   ; clock_25   ; 5.394 ; 5.568 ; Rise       ; clock_25        ;
;  VGA_G[1]   ; clock_25   ; 6.614 ; 6.910 ; Rise       ; clock_25        ;
;  VGA_G[2]   ; clock_25   ; 6.160 ; 6.423 ; Rise       ; clock_25        ;
;  VGA_G[3]   ; clock_25   ; 6.411 ; 6.676 ; Rise       ; clock_25        ;
;  VGA_G[4]   ; clock_25   ; 6.603 ; 6.899 ; Rise       ; clock_25        ;
;  VGA_G[5]   ; clock_25   ; 6.727 ; 7.059 ; Rise       ; clock_25        ;
;  VGA_G[6]   ; clock_25   ; 6.634 ; 6.909 ; Rise       ; clock_25        ;
;  VGA_G[7]   ; clock_25   ; 7.202 ; 7.588 ; Rise       ; clock_25        ;
; VGA_HS      ; clock_25   ; 4.639 ; 4.805 ; Rise       ; clock_25        ;
; VGA_R[*]    ; clock_25   ; 5.663 ; 5.876 ; Rise       ; clock_25        ;
;  VGA_R[0]   ; clock_25   ; 5.663 ; 5.876 ; Rise       ; clock_25        ;
;  VGA_R[1]   ; clock_25   ; 6.571 ; 6.847 ; Rise       ; clock_25        ;
;  VGA_R[2]   ; clock_25   ; 6.052 ; 6.291 ; Rise       ; clock_25        ;
;  VGA_R[3]   ; clock_25   ; 6.412 ; 6.678 ; Rise       ; clock_25        ;
;  VGA_R[4]   ; clock_25   ; 6.572 ; 6.875 ; Rise       ; clock_25        ;
;  VGA_R[5]   ; clock_25   ; 6.478 ; 6.774 ; Rise       ; clock_25        ;
;  VGA_R[6]   ; clock_25   ; 6.665 ; 6.942 ; Rise       ; clock_25        ;
;  VGA_R[7]   ; clock_25   ; 6.968 ; 7.344 ; Rise       ; clock_25        ;
; VGA_VS      ; clock_25   ; 5.904 ; 6.237 ; Rise       ; clock_25        ;
; CMOS_MCLK   ; clock_25   ;       ; 5.470 ; Fall       ; clock_25        ;
; VGA_CLK     ; clock_25   ;       ; 2.157 ; Fall       ; clock_25        ;
+-------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Output Enable Times                                                   ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; CMOS_SDAT ; CLOCK_50   ; 4.332 ; 4.258 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Output Enable Times                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; CMOS_SDAT ; CLOCK_50   ; 4.184 ; 4.110 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; CMOS_SDAT ; CLOCK_50   ; 4.402     ; 4.476     ; Rise       ; CLOCK_50        ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; CMOS_SDAT ; CLOCK_50   ; 4.248     ; 4.322     ; Rise       ; CLOCK_50        ;
+-----------+------------+-----------+-----------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+----------+--------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack ; -4.713   ; -0.184 ; N/A      ; N/A     ; -3.000              ;
;  CLOCK_50        ; -2.200   ; -0.184 ; N/A      ; N/A     ; -3.000              ;
;  clock_25        ; -4.713   ; 0.095  ; N/A      ; N/A     ; -2.693              ;
; Design-wide TNS  ; -961.004 ; -0.184 ; 0.0      ; 0.0     ; -1267.509           ;
;  CLOCK_50        ; -94.477  ; -0.184 ; N/A      ; N/A     ; -83.115             ;
;  clock_25        ; -866.527 ; 0.000  ; N/A      ; N/A     ; -1186.124           ;
+------------------+----------+--------+----------+---------+---------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; CMOS_SDAT     ; CLOCK_50   ; 2.530 ; 3.036 ; Rise       ; CLOCK_50        ;
; KEY[*]        ; CLOCK_50   ; 3.600 ; 3.990 ; Rise       ; CLOCK_50        ;
;  KEY[0]       ; CLOCK_50   ; 3.600 ; 3.990 ; Rise       ; CLOCK_50        ;
; SW[*]         ; CLOCK_50   ; 2.704 ; 3.161 ; Rise       ; CLOCK_50        ;
;  SW[0]        ; CLOCK_50   ; 2.693 ; 3.155 ; Rise       ; CLOCK_50        ;
;  SW[1]        ; CLOCK_50   ; 2.310 ; 2.767 ; Rise       ; CLOCK_50        ;
;  SW[2]        ; CLOCK_50   ; 2.693 ; 3.149 ; Rise       ; CLOCK_50        ;
;  SW[3]        ; CLOCK_50   ; 2.704 ; 3.161 ; Rise       ; CLOCK_50        ;
; CMOS_DATA[*]  ; clock_25   ; 2.406 ; 3.010 ; Rise       ; clock_25        ;
;  CMOS_DATA[2] ; clock_25   ; 2.380 ; 2.982 ; Rise       ; clock_25        ;
;  CMOS_DATA[3] ; clock_25   ; 2.406 ; 3.010 ; Rise       ; clock_25        ;
;  CMOS_DATA[4] ; clock_25   ; 2.320 ; 2.925 ; Rise       ; clock_25        ;
;  CMOS_DATA[5] ; clock_25   ; 2.302 ; 2.907 ; Rise       ; clock_25        ;
;  CMOS_DATA[6] ; clock_25   ; 2.319 ; 2.912 ; Rise       ; clock_25        ;
;  CMOS_DATA[7] ; clock_25   ; 1.767 ; 2.265 ; Rise       ; clock_25        ;
;  CMOS_DATA[8] ; clock_25   ; 1.741 ; 2.243 ; Rise       ; clock_25        ;
;  CMOS_DATA[9] ; clock_25   ; 1.851 ; 2.396 ; Rise       ; clock_25        ;
; CMOS_FVAL     ; clock_25   ; 3.524 ; 3.911 ; Rise       ; clock_25        ;
; CMOS_LVAL     ; clock_25   ; 4.222 ; 4.742 ; Rise       ; clock_25        ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; CMOS_SDAT     ; CLOCK_50   ; -0.781 ; -1.610 ; Rise       ; CLOCK_50        ;
; KEY[*]        ; CLOCK_50   ; -0.646 ; -1.304 ; Rise       ; CLOCK_50        ;
;  KEY[0]       ; CLOCK_50   ; -0.646 ; -1.304 ; Rise       ; CLOCK_50        ;
; SW[*]         ; CLOCK_50   ; -0.941 ; -1.626 ; Rise       ; CLOCK_50        ;
;  SW[0]        ; CLOCK_50   ; -1.125 ; -1.816 ; Rise       ; CLOCK_50        ;
;  SW[1]        ; CLOCK_50   ; -0.941 ; -1.626 ; Rise       ; CLOCK_50        ;
;  SW[2]        ; CLOCK_50   ; -1.126 ; -1.814 ; Rise       ; CLOCK_50        ;
;  SW[3]        ; CLOCK_50   ; -1.138 ; -1.824 ; Rise       ; CLOCK_50        ;
; CMOS_DATA[*]  ; clock_25   ; -0.507 ; -1.327 ; Rise       ; clock_25        ;
;  CMOS_DATA[2] ; clock_25   ; -0.860 ; -1.753 ; Rise       ; clock_25        ;
;  CMOS_DATA[3] ; clock_25   ; -0.867 ; -1.763 ; Rise       ; clock_25        ;
;  CMOS_DATA[4] ; clock_25   ; -0.837 ; -1.722 ; Rise       ; clock_25        ;
;  CMOS_DATA[5] ; clock_25   ; -0.818 ; -1.708 ; Rise       ; clock_25        ;
;  CMOS_DATA[6] ; clock_25   ; -0.838 ; -1.717 ; Rise       ; clock_25        ;
;  CMOS_DATA[7] ; clock_25   ; -0.540 ; -1.354 ; Rise       ; clock_25        ;
;  CMOS_DATA[8] ; clock_25   ; -0.507 ; -1.327 ; Rise       ; clock_25        ;
;  CMOS_DATA[9] ; clock_25   ; -0.577 ; -1.412 ; Rise       ; clock_25        ;
; CMOS_FVAL     ; clock_25   ; -0.667 ; -1.491 ; Rise       ; clock_25        ;
; CMOS_LVAL     ; clock_25   ; -1.032 ; -1.946 ; Rise       ; clock_25        ;
+---------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; CMOS_SCLK   ; CLOCK_50   ; 10.570 ; 10.458 ; Rise       ; CLOCK_50        ;
; CMOS_SDAT   ; CLOCK_50   ; 8.126  ; 8.150  ; Rise       ; CLOCK_50        ;
; CMOS_MCLK   ; clock_25   ; 9.977  ;        ; Rise       ; clock_25        ;
; VGA_B[*]    ; clock_25   ; 16.203 ; 16.076 ; Rise       ; clock_25        ;
;  VGA_B[0]   ; clock_25   ; 13.822 ; 13.950 ; Rise       ; clock_25        ;
;  VGA_B[1]   ; clock_25   ; 15.049 ; 14.839 ; Rise       ; clock_25        ;
;  VGA_B[2]   ; clock_25   ; 15.583 ; 15.622 ; Rise       ; clock_25        ;
;  VGA_B[3]   ; clock_25   ; 15.420 ; 15.211 ; Rise       ; clock_25        ;
;  VGA_B[4]   ; clock_25   ; 15.793 ; 15.651 ; Rise       ; clock_25        ;
;  VGA_B[5]   ; clock_25   ; 14.087 ; 13.941 ; Rise       ; clock_25        ;
;  VGA_B[6]   ; clock_25   ; 16.203 ; 16.076 ; Rise       ; clock_25        ;
;  VGA_B[7]   ; clock_25   ; 13.907 ; 13.741 ; Rise       ; clock_25        ;
; VGA_BLANK_N ; clock_25   ; 12.170 ; 12.025 ; Rise       ; clock_25        ;
; VGA_CLK     ; clock_25   ; 3.994  ;        ; Rise       ; clock_25        ;
; VGA_G[*]    ; clock_25   ; 16.294 ; 16.251 ; Rise       ; clock_25        ;
;  VGA_G[0]   ; clock_25   ; 12.885 ; 13.019 ; Rise       ; clock_25        ;
;  VGA_G[1]   ; clock_25   ; 15.701 ; 15.534 ; Rise       ; clock_25        ;
;  VGA_G[2]   ; clock_25   ; 14.966 ; 15.041 ; Rise       ; clock_25        ;
;  VGA_G[3]   ; clock_25   ; 16.031 ; 15.851 ; Rise       ; clock_25        ;
;  VGA_G[4]   ; clock_25   ; 16.176 ; 16.067 ; Rise       ; clock_25        ;
;  VGA_G[5]   ; clock_25   ; 15.884 ; 15.860 ; Rise       ; clock_25        ;
;  VGA_G[6]   ; clock_25   ; 16.163 ; 16.036 ; Rise       ; clock_25        ;
;  VGA_G[7]   ; clock_25   ; 16.294 ; 16.251 ; Rise       ; clock_25        ;
; VGA_HS      ; clock_25   ; 9.132  ; 9.103  ; Rise       ; clock_25        ;
; VGA_R[*]    ; clock_25   ; 16.208 ; 16.082 ; Rise       ; clock_25        ;
;  VGA_R[0]   ; clock_25   ; 13.462 ; 13.602 ; Rise       ; clock_25        ;
;  VGA_R[1]   ; clock_25   ; 15.600 ; 15.380 ; Rise       ; clock_25        ;
;  VGA_R[2]   ; clock_25   ; 14.774 ; 14.794 ; Rise       ; clock_25        ;
;  VGA_R[3]   ; clock_25   ; 16.041 ; 15.860 ; Rise       ; clock_25        ;
;  VGA_R[4]   ; clock_25   ; 16.171 ; 16.064 ; Rise       ; clock_25        ;
;  VGA_R[5]   ; clock_25   ; 15.440 ; 15.382 ; Rise       ; clock_25        ;
;  VGA_R[6]   ; clock_25   ; 16.208 ; 16.082 ; Rise       ; clock_25        ;
;  VGA_R[7]   ; clock_25   ; 15.800 ; 15.814 ; Rise       ; clock_25        ;
; VGA_VS      ; clock_25   ; 11.636 ; 11.603 ; Rise       ; clock_25        ;
; CMOS_MCLK   ; clock_25   ;        ; 9.837  ; Fall       ; clock_25        ;
; VGA_CLK     ; clock_25   ;        ; 3.875  ; Fall       ; clock_25        ;
+-------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; CMOS_SCLK   ; CLOCK_50   ; 4.790 ; 4.846 ; Rise       ; CLOCK_50        ;
; CMOS_SDAT   ; CLOCK_50   ; 4.286 ; 4.178 ; Rise       ; CLOCK_50        ;
; CMOS_MCLK   ; clock_25   ; 5.064 ;       ; Rise       ; clock_25        ;
; VGA_B[*]    ; clock_25   ; 5.844 ; 6.019 ; Rise       ; clock_25        ;
;  VGA_B[0]   ; clock_25   ; 5.860 ; 6.093 ; Rise       ; clock_25        ;
;  VGA_B[1]   ; clock_25   ; 6.336 ; 6.572 ; Rise       ; clock_25        ;
;  VGA_B[2]   ; clock_25   ; 6.440 ; 6.742 ; Rise       ; clock_25        ;
;  VGA_B[3]   ; clock_25   ; 6.146 ; 6.357 ; Rise       ; clock_25        ;
;  VGA_B[4]   ; clock_25   ; 6.414 ; 6.676 ; Rise       ; clock_25        ;
;  VGA_B[5]   ; clock_25   ; 5.844 ; 6.019 ; Rise       ; clock_25        ;
;  VGA_B[6]   ; clock_25   ; 6.653 ; 6.931 ; Rise       ; clock_25        ;
;  VGA_B[7]   ; clock_25   ; 6.039 ; 6.236 ; Rise       ; clock_25        ;
; VGA_BLANK_N ; clock_25   ; 5.150 ; 5.366 ; Rise       ; clock_25        ;
; VGA_CLK     ; clock_25   ; 2.137 ;       ; Rise       ; clock_25        ;
; VGA_G[*]    ; clock_25   ; 5.394 ; 5.568 ; Rise       ; clock_25        ;
;  VGA_G[0]   ; clock_25   ; 5.394 ; 5.568 ; Rise       ; clock_25        ;
;  VGA_G[1]   ; clock_25   ; 6.614 ; 6.910 ; Rise       ; clock_25        ;
;  VGA_G[2]   ; clock_25   ; 6.160 ; 6.423 ; Rise       ; clock_25        ;
;  VGA_G[3]   ; clock_25   ; 6.411 ; 6.676 ; Rise       ; clock_25        ;
;  VGA_G[4]   ; clock_25   ; 6.603 ; 6.899 ; Rise       ; clock_25        ;
;  VGA_G[5]   ; clock_25   ; 6.727 ; 7.059 ; Rise       ; clock_25        ;
;  VGA_G[6]   ; clock_25   ; 6.634 ; 6.909 ; Rise       ; clock_25        ;
;  VGA_G[7]   ; clock_25   ; 7.202 ; 7.588 ; Rise       ; clock_25        ;
; VGA_HS      ; clock_25   ; 4.639 ; 4.805 ; Rise       ; clock_25        ;
; VGA_R[*]    ; clock_25   ; 5.663 ; 5.876 ; Rise       ; clock_25        ;
;  VGA_R[0]   ; clock_25   ; 5.663 ; 5.876 ; Rise       ; clock_25        ;
;  VGA_R[1]   ; clock_25   ; 6.571 ; 6.847 ; Rise       ; clock_25        ;
;  VGA_R[2]   ; clock_25   ; 6.052 ; 6.291 ; Rise       ; clock_25        ;
;  VGA_R[3]   ; clock_25   ; 6.412 ; 6.678 ; Rise       ; clock_25        ;
;  VGA_R[4]   ; clock_25   ; 6.572 ; 6.875 ; Rise       ; clock_25        ;
;  VGA_R[5]   ; clock_25   ; 6.478 ; 6.774 ; Rise       ; clock_25        ;
;  VGA_R[6]   ; clock_25   ; 6.665 ; 6.942 ; Rise       ; clock_25        ;
;  VGA_R[7]   ; clock_25   ; 6.968 ; 7.344 ; Rise       ; clock_25        ;
; VGA_VS      ; clock_25   ; 5.904 ; 6.237 ; Rise       ; clock_25        ;
; CMOS_MCLK   ; clock_25   ;       ; 5.470 ; Fall       ; clock_25        ;
; VGA_CLK     ; clock_25   ;       ; 2.157 ; Fall       ; clock_25        ;
+-------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; VGA_CLK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CMOS_MCLK     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CMOS_SCLK     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_UDQM[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_UDQM[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_LDQM[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_LDQM[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CMOS_SDAT     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CMOS_DATA[0]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CMOS_DATA[1]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CMOS_PIXCLK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; VGA_HS                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; VGA_VS                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CMOS_SDAT               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CMOS_LVAL               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CMOS_FVAL               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CMOS_DATA[2]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CMOS_DATA[3]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CMOS_DATA[4]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CMOS_DATA[5]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CMOS_DATA[6]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CMOS_DATA[7]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CMOS_DATA[8]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CMOS_DATA[9]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; CMOS_MCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; CMOS_SCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_UDQM[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_UDQM[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_LDQM[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_LDQM[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_BA[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; CMOS_SDAT     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; CMOS_MCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; CMOS_SCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_RAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_UDQM[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_UDQM[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_LDQM[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_LDQM[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_BA[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; CMOS_SDAT     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; CMOS_MCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; CMOS_SCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_UDQM[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_UDQM[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_LDQM[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; DRAM_LDQM[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; CMOS_SDAT     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock_25   ; clock_25 ; 22567    ; 0        ; 0        ; 0        ;
; CLOCK_50   ; clock_25 ; 56       ; 0        ; 0        ; 0        ;
; clock_25   ; CLOCK_50 ; 1        ; 1        ; 0        ; 0        ;
; CLOCK_50   ; CLOCK_50 ; 762      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock_25   ; clock_25 ; 22567    ; 0        ; 0        ; 0        ;
; CLOCK_50   ; clock_25 ; 56       ; 0        ; 0        ; 0        ;
; clock_25   ; CLOCK_50 ; 1        ; 1        ; 0        ; 0        ;
; CLOCK_50   ; CLOCK_50 ; 762      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 16    ; 16   ;
; Unconstrained Input Port Paths  ; 150   ; 150  ;
; Unconstrained Output Ports      ; 31    ; 31   ;
; Unconstrained Output Port Paths ; 641   ; 641  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Mon May 27 18:14:10 2024
Info: Command: quartus_sta top_hdr -c top_hdr
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top_hdr.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock_25 clock_25
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.713
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.713      -866.527 clock_25 
    Info (332119):    -2.200       -94.477 CLOCK_50 
Info (332146): Worst-case hold slack is -0.184
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.184        -0.184 CLOCK_50 
    Info (332119):     0.356         0.000 clock_25 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -81.385 CLOCK_50 
    Info (332119):    -2.693     -1186.124 clock_25 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.200
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.200      -760.811 clock_25 
    Info (332119):    -1.923       -81.729 CLOCK_50 
Info (332146): Worst-case hold slack is -0.156
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.156        -0.156 CLOCK_50 
    Info (332119):     0.353         0.000 clock_25 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -81.385 CLOCK_50 
    Info (332119):    -2.649     -1168.172 clock_25 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.986
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.986      -244.619 clock_25 
    Info (332119):    -0.549       -16.676 CLOCK_50 
Info (332146): Worst-case hold slack is -0.154
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.154        -0.154 CLOCK_50 
    Info (332119):     0.095         0.000 clock_25 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -83.115 CLOCK_50 
    Info (332119):    -1.000      -476.000 clock_25 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4704 megabytes
    Info: Processing ended: Mon May 27 18:14:14 2024
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:02


