-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             yl7897@newnano.poly.edu                             
-- Generated date:           Thu Jul 29 11:01:11 EDT 2021                        

Solution Settings: DIT_RELOOP.v2
  Current state: extract
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/src/ntt.cpp
      $PROJECT_HOME/include/ntt.h
        $PROJECT_HOME/include/config.h
          $MGC_HOME/shared/include/ac_int.h
        $MGC_HOME/shared/include/math/mgc_ac_math.h
          $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_float.h
          $MGC_HOME/shared/include/ac_complex.h
          $MGC_HOME/shared/include/math/mgc_ac_trig.h
            $MGC_HOME/shared/include/math/mgc_sc_atan_pow2.tab
            $MGC_HOME/shared/include/math/mgc_sc_atan2_pow2.tab
            $MGC_HOME/shared/include/math/mgc_sc_K_cordic.tab
            $MGC_HOME/shared/include/math/mgc_sc_x2_atan2_pow2.tab
          $MGC_HOME/shared/include/math/mgc_ac_hcordic.h
            $MGC_HOME/shared/include/math/mgc_ac_hcordic.tab
            $MGC_HOME/shared/include/math/mgc_ac_hcordic_inv_ln2.tab
    $PROJECT_HOME/src/ntt_tb.cpp
  
  Processes/Blocks in Design
    Process          Real Operation(s) count   Latency Throughput Reset Length II Comments 
    ---------------- ----------------------- --------- ---------- ------------ -- --------
    /DIT_RELOOP/core                      40 399250838  399250844            0  0        ? 
    Design Total:                         40 399250838  399250844            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                                    Area Score Area(DSP) Area(LUTs) Area(MUX_CARRYs)   Delay Post Alloc Post Assign 
    ------------------------------------------------- ---------- --------- ---------- ---------------- ------- ---------- -----------
    [Lib: Xilinx_RAMS]                                                                                                                
    BLOCK_1R1W_RBW_rport(4,10,64,1024,1024,64,1)           0.000     0.000      0.000            0.000   2.400          1           0 
    BLOCK_1R1W_RBW_rport(8,10,64,1024,1024,64,1)           0.000     0.000      0.000            0.000   2.400          1           0 
    BLOCK_1R1W_RBW_rwport(4,10,64,1024,1024,64,1)          0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_1R1W_RBW_rwport(7,10,64,1024,1024,64,1)          0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_1R1W_RBW_rwport(8,10,64,1024,1024,64,1)          0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_1R1W_RBW_rwport_en(4,10,64,1024,1024,64,1)       0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_1R1W_RBW_rwport_en(7,10,64,1024,1024,64,1)       0.000     0.000      0.000            0.000   0.100          1           0 
    BLOCK_1R1W_RBW_rwport_en(8,10,64,1024,1024,64,1)       0.000     0.000      0.000            0.000   0.100          1           0 
    [Lib: ccs_ioport]                                                                                                                 
    ccs_in(5,64)                                           0.000     0.000      0.000            0.000   0.000          1           1 
    ccs_in(6,64)                                           0.000     0.000      0.000            0.000   0.000          1           0 
    [Lib: cluster]                                                                                                                    
    modulo_dev_ec8c24466b69562b778c7ad72f862955620d() 109383.754     0.000      0.000            0.000   0.320          1           1 
    [Lib: mgc_Xilinx-VIRTEX-7-2_beh]                                                                                                  
    mgc_add(10,0,10,0,10)                                 10.000     0.000     10.000            9.000   1.035          1           1 
    mgc_add(10,0,2,1,11)                                  10.000     0.000     10.000            9.000   1.035          1           1 
    mgc_add(11,0,11,0,11)                                 11.000     0.000     11.000           10.000   1.050          1           1 
    mgc_add(4,0,1,1,4)                                     4.000     0.000      4.000            3.000   0.945          1           0 
    mgc_add(4,0,2,1,4)                                     4.000     0.000      4.000            3.000   0.945          1           0 
    mgc_add(5,0,5,0,5)                                     5.000     0.000      5.000            4.000   0.960          1           1 
    mgc_add(64,0,64,0,64)                                 64.000     0.000     64.000           63.000   1.845          2           2 
    mgc_add(9,0,9,0,9)                                     9.000     0.000      9.000            8.000   1.020          1           1 
    mgc_and(1,2)                                           1.000     0.000      1.000            0.000   0.550          0           1 
    mgc_and(10,2)                                         10.000     0.000     10.000            0.000   0.550          0           2 
    mgc_mul(64,0,64,0,128)                              9728.000    16.000      0.000            0.000   9.706          1           1 
    mgc_mux(10,1,2)                                       10.000     0.000     10.000            0.000   0.080          0           4 
    mgc_mux(128,1,2)                                     128.000     0.000    128.000            0.000   0.080          0           1 
    mgc_mux(4,1,2)                                         4.000     0.000      4.000            0.000   0.080          0           2 
    mgc_mux(64,1,2)                                       64.000     0.000     64.000            0.000   0.080          0           4 
    mgc_mux1hot(10,3)                                     14.463     0.000     14.463            0.000   0.550          0           2 
    mgc_mux1hot(64,3)                                     92.565     0.000     92.565            0.000   0.550          0           2 
    mgc_nor(1,2)                                           1.000     0.000      1.000            0.000   0.550          0           1 
    mgc_nor(1,7)                                           2.000     0.000      2.000            0.000   1.500          0           1 
    mgc_not(1)                                             0.000     0.000      0.000            0.000   0.000          0           6 
    mgc_not(10)                                            0.000     0.000      0.000            0.000   0.000          0           2 
    mgc_not(4)                                             0.000     0.000      0.000            0.000   0.000          0           1 
    mgc_not(64)                                            0.000     0.000      0.000            0.000   0.000          0           1 
    mgc_or(1,14)                                           3.000     0.000      3.000            0.000   1.500          0           1 
    mgc_or(1,18)                                           4.000     0.000      4.000            0.000   1.500          0           1 
    mgc_or(1,2)                                            1.000     0.000      1.000            0.000   0.550          0           9 
    mgc_or(1,3)                                            1.000     0.000      1.000            0.000   0.550          0           3 
    mgc_or(1,9)                                            2.000     0.000      2.000            0.000   1.500          0           1 
    mgc_reg_pos(1,0,0,0,0,1,1)                             0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(1,0,0,1,1,0,0)                             0.000     0.000      0.000            0.000   0.320          0           2 
    mgc_reg_pos(1,0,0,1,1,1,1)                             0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(10,0,0,0,0,1,1)                            0.000     0.000      0.000            0.000   0.320          0           5 
    mgc_reg_pos(11,0,0,1,1,1,1)                            0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(128,0,0,0,0,0,0)                           0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(128,0,0,0,0,1,1)                           0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(4,0,0,0,0,1,1)                             0.000     0.000      0.000            0.000   0.320          0           2 
    mgc_reg_pos(64,0,0,0,0,0,0)                            0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(64,0,0,0,0,1,1)                            0.000     0.000      0.000            0.000   0.320          0           3 
    mgc_reg_pos(9,0,0,0,0,1,1)                             0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_rem(128,64,0)                                  15411.269     0.000  15411.269            0.000 374.622          1           1 
    mgc_shift_l(1,0,4,10)                                  8.738     0.000      8.738            0.000   0.550          1           0 
    mgc_shift_l(10,0,4,10)                                19.030     0.000     19.030            0.000   1.500          1           1 
    mgc_shift_r(11,0,4,10)                                20.054     0.000     20.054            0.000   1.500          1           1 
    [Lib: mgc_ioport]                                                                                                                 
    mgc_io_sync(0)                                         0.000     0.000      0.000            0.000   0.000          5           5 
                                                                                                                                      
    TOTAL AREA (After Assignment):                    135426.162    16.000  16314.000          166.000                                
    
  Area Scores
                        Post-Scheduling     Post-DP & FSM   Post-Assignment 
    ----------------- ----------------- ----------------- -----------------
    Total Area Score:   134751.8          145097.9          135430.2        
    Total Reg:               0.0               0.0               0.0        
                                                                            
    DataPath:           134751.8 (100%)   145093.9 (100%)   135426.2 (100%) 
      MUX:                   0.0             617.1   (0%)      646.1   (0%) 
      FUNC:             134751.8 (100%)   144436.8 (100%)   134735.1  (99%) 
      LOGIC:                 0.0              40.0   (0%)       45.0   (0%) 
      BUFFER:                0.0               0.0               0.0        
      MEM:                   0.0               0.0               0.0        
      ROM:                   0.0               0.0               0.0        
      REG:                   0.0               0.0               0.0        
                                                                            
    
    FSM:                     0.0               4.0   (0%)        4.0   (0%) 
      FSM-REG:               0.0               0.0               0.0        
      FSM-COMB:              0.0               4.0 (100%)        4.0 (100%) 
                                                                            
    
  Register-to-Variable Mappings
    Register                                Size(bits) Gated Register CG Opt Done Variables                                             
    --------------------------------------- ---------- -------------- ----------- -----------------------------------------------------
    IDX_LOOP:IDX_LOOP:rem#1:cmp.a                  128                            IDX_LOOP:IDX_LOOP:rem#1:cmp.a                         
    IDX_LOOP:mul.mut                               128         Y           Y      IDX_LOOP:mul.mut                                      
    IDX_LOOP:acc#3.itm                              64         Y           Y      IDX_LOOP:acc#3.itm                                    
                                                                                  IDX_LOOP:modulo_dev(return)#1.sva                     
                                                                                  IDX_LOOP:f2.sva                                       
    IDX_LOOP:asn.itm#1                              64         Y           Y      IDX_LOOP:asn.itm#1                                    
                                                                                  IDX_LOOP:asn.itm#2                                    
    p.sva                                           64         Y           Y      p.sva                                                 
    reg(IDX_LOOP:IDX_LOOP:rem#1:cmp.b).cse          64                            reg(IDX_LOOP:IDX_LOOP:rem#1:cmp.b).cse                
    COPY_LOOP:i(10:0).sva#1                         11         Y           Y      COPY_LOOP:i(10:0).sva#1                               
    COPY_LOOP:i(10:0).sva(9:0)                      10         Y           Y      COPY_LOOP:i(10:0).sva(9:0)                            
                                                                                  GROUP_LOOP:j(10:0).sva(9:0)                           
    IDX_LOOP:idx2(9:0).sva                          10         Y           Y      IDX_LOOP:idx2(9:0).sva                                
    IDX_LOOP:t(10:0).sva(9:0)                       10         Y           Y      IDX_LOOP:t(10:0).sva(9:0)                             
    STAGE_LOOP:gp:lshift.psp.sva                    10         Y           Y      STAGE_LOOP:gp:lshift.psp.sva                          
    STAGE_LOOP:op:rshift.psp#1.sva                  10         Y           Y      STAGE_LOOP:op:rshift.psp#1.sva                        
    IDX_LOOP:idx1:acc.psp.sva                        9         Y           Y      IDX_LOOP:idx1:acc.psp.sva                             
    STAGE_LOOP:gp:acc.psp.sva                        4         Y           Y      STAGE_LOOP:gp:acc.psp.sva                             
    STAGE_LOOP:i(3:0).sva                            4         Y           Y      STAGE_LOOP:i(3:0).sva                                 
    IDX_LOOP:t:slc(IDX_LOOP:t(10:0))(0).itm          1         Y           Y      IDX_LOOP:t:slc(IDX_LOOP:t(10:0))(0).itm               
    exit:IDX_LOOP.sva                                1         Y           Y      exit:IDX_LOOP.sva                                     
    reg(ensig.cgo).cse                               1                            reg(ensig.cgo).cse                                    
    reg(vec:rsc.triosy:obj.ld).cse                   1                            reg(vec:rsc.triosy:obj.ld).cse                        
                                                                                                                                        
    Total:                                         594            400         400 (Total Gating Ratio: 0.67, CG Opt Gating Ratio: 0.67) 
    
  Timing Report
    Critical Path
      Max Delay:  15.022008
      Slack:      4.977992
      
      Path                                                                                                 Startpoint                                         Endpoint                                Delay   Slack   
      ---------------------------------------------------------------------------------------------------- -------------------------------------------------- --------------------------------------- ------- -------
      1                                                                                                    DIT_RELOOP:core/reg(IDX_LOOP:IDX_LOOP:rem#1:cmp.a) DIT_RELOOP:core/reg(IDX_LOOP:asn)       15.0220 4.9780  
                                                                                                                                                                                                                      
        Instance                                                                                           Component                                                                                  Delta   Delay   
        --------                                                                                           ---------                                                                                  -----   -----   
        DIT_RELOOP:core/reg(IDX_LOOP:IDX_LOOP:rem#1:cmp.a)                                                 mgc_reg_pos_128_0_0_0_0_0_0                                                                0.3200  0.3200  
        DIT_RELOOP:core/IDX_LOOP:IDX_LOOP:rem#1:cmp.a                                                                                                                                                 0.0000  0.3200  
        DIT_RELOOP:core/IDX_LOOP:IDX_LOOP:rem#1:cmp                                                        mgc_rem_128_64_0                                                                           14.6220 14.9420 
        DIT_RELOOP:core/IDX_LOOP:IDX_LOOP:rem#1:cmp.z                                                                                                                                                 0.0000  14.9420 
        DIT_RELOOP:core/IDX_LOOP:IDX_LOOP:mux                                                              mgc_mux_64_1_2                                                                             0.0800  15.0220 
        DIT_RELOOP:core/IDX_LOOP:IDX_LOOP:mux.itm                                                                                                                                                     0.0000  15.0220 
        DIT_RELOOP:core/reg(IDX_LOOP:asn)                                                                  mgc_reg_pos_64_0_0_0_0_1_1                                                                 0.0000  15.0220 
                                                                                                                                                                                                                      
      2                                                                                                    DIT_RELOOP:core/reg(IDX_LOOP:IDX_LOOP:rem#1:cmp.b) DIT_RELOOP:core/reg(IDX_LOOP:asn)       15.0220 4.9780  
                                                                                                                                                                                                                      
        Instance                                                                                           Component                                                                                  Delta   Delay   
        --------                                                                                           ---------                                                                                  -----   -----   
        DIT_RELOOP:core/reg(IDX_LOOP:IDX_LOOP:rem#1:cmp.b)                                                 mgc_reg_pos_64_0_0_0_0_0_0                                                                 0.3200  0.3200  
        DIT_RELOOP:core/reg(IDX_LOOP:IDX_LOOP:rem#1:cmp.b).cse                                                                                                                                        0.0000  0.3200  
        DIT_RELOOP:core/IDX_LOOP:IDX_LOOP:rem#1:cmp                                                        mgc_rem_128_64_0                                                                           14.6220 14.9420 
        DIT_RELOOP:core/IDX_LOOP:IDX_LOOP:rem#1:cmp.z                                                                                                                                                 0.0000  14.9420 
        DIT_RELOOP:core/IDX_LOOP:IDX_LOOP:mux                                                              mgc_mux_64_1_2                                                                             0.0800  15.0220 
        DIT_RELOOP:core/IDX_LOOP:IDX_LOOP:mux.itm                                                                                                                                                     0.0000  15.0220 
        DIT_RELOOP:core/reg(IDX_LOOP:asn)                                                                  mgc_reg_pos_64_0_0_0_0_1_1                                                                 0.0000  15.0220 
                                                                                                                                                                                                                      
      3                                                                                                    DIT_RELOOP/result:rsc.q                            DIT_RELOOP:core/modulo_dev():cmp        12.8250 7.1750  
                                                                                                                                                                                                                      
        Instance                                                                                           Component                                                                                  Delta   Delay   
        --------                                                                                           ---------                                                                                  -----   -----   
        DIT_RELOOP/result:rsc.q                                                                                                                                                                       2.4000  2.4000  
        DIT_RELOOP:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(7,10,64,1024,1024,64,1)gen/q                                                                                                                     0.0000  2.4000  
        DIT_RELOOP:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(7,10,64,1024,1024,64,1)gen/COPY_LOOP:wrs(q_d)(63-0)                                                                                              0.0000  2.4000  
        DIT_RELOOP:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(7,10,64,1024,1024,64,1)gen/q_d                                                                                                                   0.0000  2.4000  
        DIT_RELOOP/result:rsci.q_d                                                                                                                                                                    0.0000  2.4000  
        DIT_RELOOP:core/result:rsci.q_d                                                                                                                                                               0.0000  2.4000  
        DIT_RELOOP:core/IDX_LOOP:acc#2                                                                     mgc_addc_64_0_64_0_64                                                                      1.8450  4.2450  
        DIT_RELOOP:core/IDX_LOOP:acc#2.itm                                                                                                                                                            0.0000  4.2450  
        DIT_RELOOP:core/IDX_LOOP:mux#1                                                                     mgc_mux_64_1_2                                                                             0.0800  4.3250  
        DIT_RELOOP:core/IDX_LOOP:mux#1.itm                                                                                                                                                            0.0000  4.3250  
        DIT_RELOOP:core/modulo_dev():cmp                                                                   modulo_dev                                                                                 0.0000  12.8250 
                                                                                                                                                                                                                      
      4                                                                                                    DIT_RELOOP:core/reg(IDX_LOOP:asn)                  DIT_RELOOP/result:rsc.radr              12.7411 7.2589  
                                                                                                                                                                                                                      
        Instance                                                                                           Component                                                                                  Delta   Delay   
        --------                                                                                           ---------                                                                                  -----   -----   
        DIT_RELOOP:core/reg(IDX_LOOP:asn)                                                                  mgc_reg_pos_64_0_0_0_0_1_1                                                                 0.3200  0.3200  
        DIT_RELOOP:core/IDX_LOOP:asn.itm#1                                                                                                                                                            0.0000  0.3200  
        DIT_RELOOP:core/IDX_LOOP:mux#7                                                                     mgc_mux_64_1_2                                                                             0.0800  0.4000  
        DIT_RELOOP:core/IDX_LOOP:mux#7.itm                                                                                                                                                            0.0000  0.4000  
        DIT_RELOOP:core/IDX_LOOP:idx1:mul:rg                                                               mgc_mul_64_0_64_0_128                                                                      9.7061  10.1061 
        DIT_RELOOP:core/z.out#1                                                                                                                                                                       0.0000  10.1061 
        DIT_RELOOP:core/IDX_LOOP:slc(z.out#1)(8-0)                                                                                                                                                    0.0000  10.1061 
        DIT_RELOOP:core/IDX_LOOP:slc(z.out#1)(8-0).itm                                                                                                                                                0.0000  10.1061 
        DIT_RELOOP:core/IDX_LOOP:idx1:acc                                                                  mgc_addc_9_0_9_0_9                                                                         1.0200  11.1261 
        DIT_RELOOP:core/IDX_LOOP:idx1:acc.psp.sva:mx0w0                                                                                                                                               0.0000  11.1261 
        DIT_RELOOP:core/IDX_LOOP:idx1:conc                                                                                                                                                            0.0000  11.1261 
        DIT_RELOOP:core/IDX_LOOP:idx1:conc.itm                                                                                                                                                        0.0000  11.1261 
        DIT_RELOOP:core/IDX_LOOP:idx2:acc                                                                  mgc_addc_10_0_10_0_10                                                                      1.0350  12.1611 
        DIT_RELOOP:core/IDX_LOOP:idx2(9:0).sva:mx0w0                                                                                                                                                  0.0000  12.1611 
        DIT_RELOOP:core/IDX_LOOP:idx2:mux                                                                  mgc_mux_10_1_2                                                                             0.0800  12.2411 
        DIT_RELOOP:core/result:rsci.radr_d                                                                                                                                                            0.0000  12.2411 
        DIT_RELOOP/result:rsci.radr_d                                                                                                                                                                 0.0000  12.2411 
        DIT_RELOOP:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(7,10,64,1024,1024,64,1)gen/radr_d                                                                                                                0.0000  12.2411 
        DIT_RELOOP:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(7,10,64,1024,1024,64,1)gen/COPY_LOOP:slc(radr_d)(9-0)                                                                                            0.0000  12.2411 
        DIT_RELOOP:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(7,10,64,1024,1024,64,1)gen/COPY_LOOP:asn(radr)                                                                                                   0.0000  12.2411 
        DIT_RELOOP:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(7,10,64,1024,1024,64,1)gen/radr                                                                                                                  0.0000  12.2411 
        DIT_RELOOP/result:rsc.radr                                                                                                                                                                    0.5000  12.7411 
                                                                                                                                                                                                                      
      5                                                                                                    DIT_RELOOP:core/modulo_dev():cmp                   DIT_RELOOP/result:rsc.radr              12.7411 7.2589  
                                                                                                                                                                                                                      
        Instance                                                                                           Component                                                                                  Delta   Delay   
        --------                                                                                           ---------                                                                                  -----   -----   
        DIT_RELOOP:core/modulo_dev():cmp                                                                   modulo_dev                                                                                 0.3200  0.3200  
        DIT_RELOOP:core/modulo_dev():cmp.return_rsc_z                                                                                                                                                 0.0000  0.3200  
        DIT_RELOOP:core/IDX_LOOP:mux#4                                                                     mgc_mux_64_1_2                                                                             0.0800  0.4000  
        DIT_RELOOP:core/IDX_LOOP:mux#4.itm                                                                                                                                                            0.0000  0.4000  
        DIT_RELOOP:core/IDX_LOOP:idx1:mul:rg                                                               mgc_mul_64_0_64_0_128                                                                      9.7061  10.1061 
        DIT_RELOOP:core/z.out#1                                                                                                                                                                       0.0000  10.1061 
        DIT_RELOOP:core/IDX_LOOP:slc(z.out#1)(8-0)                                                                                                                                                    0.0000  10.1061 
        DIT_RELOOP:core/IDX_LOOP:slc(z.out#1)(8-0).itm                                                                                                                                                0.0000  10.1061 
        DIT_RELOOP:core/IDX_LOOP:idx1:acc                                                                  mgc_addc_9_0_9_0_9                                                                         1.0200  11.1261 
        DIT_RELOOP:core/IDX_LOOP:idx1:acc.psp.sva:mx0w0                                                                                                                                               0.0000  11.1261 
        DIT_RELOOP:core/IDX_LOOP:idx1:conc                                                                                                                                                            0.0000  11.1261 
        DIT_RELOOP:core/IDX_LOOP:idx1:conc.itm                                                                                                                                                        0.0000  11.1261 
        DIT_RELOOP:core/IDX_LOOP:idx2:acc                                                                  mgc_addc_10_0_10_0_10                                                                      1.0350  12.1611 
        DIT_RELOOP:core/IDX_LOOP:idx2(9:0).sva:mx0w0                                                                                                                                                  0.0000  12.1611 
        DIT_RELOOP:core/IDX_LOOP:idx2:mux                                                                  mgc_mux_10_1_2                                                                             0.0800  12.2411 
        DIT_RELOOP:core/result:rsci.radr_d                                                                                                                                                            0.0000  12.2411 
        DIT_RELOOP/result:rsci.radr_d                                                                                                                                                                 0.0000  12.2411 
        DIT_RELOOP:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(7,10,64,1024,1024,64,1)gen/radr_d                                                                                                                0.0000  12.2411 
        DIT_RELOOP:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(7,10,64,1024,1024,64,1)gen/COPY_LOOP:slc(radr_d)(9-0)                                                                                            0.0000  12.2411 
        DIT_RELOOP:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(7,10,64,1024,1024,64,1)gen/COPY_LOOP:asn(radr)                                                                                                   0.0000  12.2411 
        DIT_RELOOP:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(7,10,64,1024,1024,64,1)gen/radr                                                                                                                  0.0000  12.2411 
        DIT_RELOOP/result:rsc.radr                                                                                                                                                                    0.5000  12.7411 
                                                                                                                                                                                                                      
      6                                                                                                    DIT_RELOOP:core/reg(COPY_LOOP:i(10:0).sva(9:0))    DIT_RELOOP/result:rsc.radr              12.7411 7.2589  
                                                                                                                                                                                                                      
        Instance                                                                                           Component                                                                                  Delta   Delay   
        --------                                                                                           ---------                                                                                  -----   -----   
        DIT_RELOOP:core/reg(COPY_LOOP:i(10:0).sva(9:0))                                                    mgc_reg_pos_10_0_0_0_0_1_1                                                                 0.3200  0.3200  
        DIT_RELOOP:core/COPY_LOOP:i(10:0).sva(9:0)                                                                                                                                                    0.0000  0.3200  
        DIT_RELOOP:core/COPY_LOOP:i:slc(COPY_LOOP:i(10:0).sva(9:0))(8-0)                                                                                                                              0.0000  0.3200  
        DIT_RELOOP:core/COPY_LOOP:i:slc(COPY_LOOP:i(10:0).sva(9:0))(8-0).itm                                                                                                                          0.0000  0.3200  
        DIT_RELOOP:core/conc                                                                                                                                                                          0.0000  0.3200  
        DIT_RELOOP:core/conc.itm                                                                                                                                                                      0.0000  0.3200  
        DIT_RELOOP:core/IDX_LOOP:mux#7                                                                     mgc_mux_64_1_2                                                                             0.0800  0.4000  
        DIT_RELOOP:core/IDX_LOOP:mux#7.itm                                                                                                                                                            0.0000  0.4000  
        DIT_RELOOP:core/IDX_LOOP:idx1:mul:rg                                                               mgc_mul_64_0_64_0_128                                                                      9.7061  10.1061 
        DIT_RELOOP:core/z.out#1                                                                                                                                                                       0.0000  10.1061 
        DIT_RELOOP:core/IDX_LOOP:slc(z.out#1)(8-0)                                                                                                                                                    0.0000  10.1061 
        DIT_RELOOP:core/IDX_LOOP:slc(z.out#1)(8-0).itm                                                                                                                                                0.0000  10.1061 
        DIT_RELOOP:core/IDX_LOOP:idx1:acc                                                                  mgc_addc_9_0_9_0_9                                                                         1.0200  11.1261 
        DIT_RELOOP:core/IDX_LOOP:idx1:acc.psp.sva:mx0w0                                                                                                                                               0.0000  11.1261 
        DIT_RELOOP:core/IDX_LOOP:idx1:conc                                                                                                                                                            0.0000  11.1261 
        DIT_RELOOP:core/IDX_LOOP:idx1:conc.itm                                                                                                                                                        0.0000  11.1261 
        DIT_RELOOP:core/IDX_LOOP:idx2:acc                                                                  mgc_addc_10_0_10_0_10                                                                      1.0350  12.1611 
        DIT_RELOOP:core/IDX_LOOP:idx2(9:0).sva:mx0w0                                                                                                                                                  0.0000  12.1611 
        DIT_RELOOP:core/IDX_LOOP:idx2:mux                                                                  mgc_mux_10_1_2                                                                             0.0800  12.2411 
        DIT_RELOOP:core/result:rsci.radr_d                                                                                                                                                            0.0000  12.2411 
        DIT_RELOOP/result:rsci.radr_d                                                                                                                                                                 0.0000  12.2411 
        DIT_RELOOP:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(7,10,64,1024,1024,64,1)gen/radr_d                                                                                                                0.0000  12.2411 
        DIT_RELOOP:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(7,10,64,1024,1024,64,1)gen/COPY_LOOP:slc(radr_d)(9-0)                                                                                            0.0000  12.2411 
        DIT_RELOOP:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(7,10,64,1024,1024,64,1)gen/COPY_LOOP:asn(radr)                                                                                                   0.0000  12.2411 
        DIT_RELOOP:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(7,10,64,1024,1024,64,1)gen/radr                                                                                                                  0.0000  12.2411 
        DIT_RELOOP/result:rsc.radr                                                                                                                                                                    0.5000  12.7411 
                                                                                                                                                                                                                      
      7                                                                                                    DIT_RELOOP:core/reg(STAGE_LOOP:op:rshift.psp#1)    DIT_RELOOP/result:rsc.radr              12.7411 7.2589  
                                                                                                                                                                                                                      
        Instance                                                                                           Component                                                                                  Delta   Delay   
        --------                                                                                           ---------                                                                                  -----   -----   
        DIT_RELOOP:core/reg(STAGE_LOOP:op:rshift.psp#1)                                                    mgc_reg_pos_10_0_0_0_0_1_1                                                                 0.3200  0.3200  
        DIT_RELOOP:core/STAGE_LOOP:op:rshift.psp#1.sva                                                                                                                                                0.0000  0.3200  
        DIT_RELOOP:core/STAGE_LOOP:op:slc(STAGE_LOOP:op:rshift.psp#1.sva)(8-0)                                                                                                                        0.0000  0.3200  
        DIT_RELOOP:core/STAGE_LOOP:op:slc(STAGE_LOOP:op:rshift.psp#1.sva)(8-0).itm                                                                                                                    0.0000  0.3200  
        DIT_RELOOP:core/conc#1                                                                                                                                                                        0.0000  0.3200  
        DIT_RELOOP:core/conc#1.itm                                                                                                                                                                    0.0000  0.3200  
        DIT_RELOOP:core/IDX_LOOP:mux#4                                                                     mgc_mux_64_1_2                                                                             0.0800  0.4000  
        DIT_RELOOP:core/IDX_LOOP:mux#4.itm                                                                                                                                                            0.0000  0.4000  
        DIT_RELOOP:core/IDX_LOOP:idx1:mul:rg                                                               mgc_mul_64_0_64_0_128                                                                      9.7061  10.1061 
        DIT_RELOOP:core/z.out#1                                                                                                                                                                       0.0000  10.1061 
        DIT_RELOOP:core/IDX_LOOP:slc(z.out#1)(8-0)                                                                                                                                                    0.0000  10.1061 
        DIT_RELOOP:core/IDX_LOOP:slc(z.out#1)(8-0).itm                                                                                                                                                0.0000  10.1061 
        DIT_RELOOP:core/IDX_LOOP:idx1:acc                                                                  mgc_addc_9_0_9_0_9                                                                         1.0200  11.1261 
        DIT_RELOOP:core/IDX_LOOP:idx1:acc.psp.sva:mx0w0                                                                                                                                               0.0000  11.1261 
        DIT_RELOOP:core/IDX_LOOP:idx1:conc                                                                                                                                                            0.0000  11.1261 
        DIT_RELOOP:core/IDX_LOOP:idx1:conc.itm                                                                                                                                                        0.0000  11.1261 
        DIT_RELOOP:core/IDX_LOOP:idx2:acc                                                                  mgc_addc_10_0_10_0_10                                                                      1.0350  12.1611 
        DIT_RELOOP:core/IDX_LOOP:idx2(9:0).sva:mx0w0                                                                                                                                                  0.0000  12.1611 
        DIT_RELOOP:core/IDX_LOOP:idx2:mux                                                                  mgc_mux_10_1_2                                                                             0.0800  12.2411 
        DIT_RELOOP:core/result:rsci.radr_d                                                                                                                                                            0.0000  12.2411 
        DIT_RELOOP/result:rsci.radr_d                                                                                                                                                                 0.0000  12.2411 
        DIT_RELOOP:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(7,10,64,1024,1024,64,1)gen/radr_d                                                                                                                0.0000  12.2411 
        DIT_RELOOP:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(7,10,64,1024,1024,64,1)gen/COPY_LOOP:slc(radr_d)(9-0)                                                                                            0.0000  12.2411 
        DIT_RELOOP:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(7,10,64,1024,1024,64,1)gen/COPY_LOOP:asn(radr)                                                                                                   0.0000  12.2411 
        DIT_RELOOP:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(7,10,64,1024,1024,64,1)gen/radr                                                                                                                  0.0000  12.2411 
        DIT_RELOOP/result:rsc.radr                                                                                                                                                                    0.5000  12.7411 
                                                                                                                                                                                                                      
      8                                                                                                    DIT_RELOOP:core/DIT_RELOOP:core_core:fsm:inst      DIT_RELOOP/result:rsc.radr              12.4211 7.5789  
                                                                                                                                                                                                                      
        Instance                                                                                           Component                                                                                  Delta   Delay   
        --------                                                                                           ---------                                                                                  -----   -----   
        DIT_RELOOP:core/DIT_RELOOP:core_core:fsm:inst                                                      DIT_RELOOP:core_core:fsm                                                                   0.0000  0.0000  
        DIT_RELOOP:core/fsm_output                                                                                                                                                                    0.0000  0.0000  
        DIT_RELOOP:core/slc(fsm_output)(5)#13                                                                                                                                                         0.0000  0.0000  
        DIT_RELOOP:core/slc(fsm_output)(5)#13.itm                                                                                                                                                     0.0000  0.0000  
        DIT_RELOOP:core/IDX_LOOP:mux#7                                                                     mgc_mux_64_1_2                                                                             0.0800  0.0800  
        DIT_RELOOP:core/IDX_LOOP:mux#7.itm                                                                                                                                                            0.0000  0.0800  
        DIT_RELOOP:core/IDX_LOOP:idx1:mul:rg                                                               mgc_mul_64_0_64_0_128                                                                      9.7061  9.7861  
        DIT_RELOOP:core/z.out#1                                                                                                                                                                       0.0000  9.7861  
        DIT_RELOOP:core/IDX_LOOP:slc(z.out#1)(8-0)                                                                                                                                                    0.0000  9.7861  
        DIT_RELOOP:core/IDX_LOOP:slc(z.out#1)(8-0).itm                                                                                                                                                0.0000  9.7861  
        DIT_RELOOP:core/IDX_LOOP:idx1:acc                                                                  mgc_addc_9_0_9_0_9                                                                         1.0200  10.8061 
        DIT_RELOOP:core/IDX_LOOP:idx1:acc.psp.sva:mx0w0                                                                                                                                               0.0000  10.8061 
        DIT_RELOOP:core/IDX_LOOP:idx1:conc                                                                                                                                                            0.0000  10.8061 
        DIT_RELOOP:core/IDX_LOOP:idx1:conc.itm                                                                                                                                                        0.0000  10.8061 
        DIT_RELOOP:core/IDX_LOOP:idx2:acc                                                                  mgc_addc_10_0_10_0_10                                                                      1.0350  11.8411 
        DIT_RELOOP:core/IDX_LOOP:idx2(9:0).sva:mx0w0                                                                                                                                                  0.0000  11.8411 
        DIT_RELOOP:core/IDX_LOOP:idx2:mux                                                                  mgc_mux_10_1_2                                                                             0.0800  11.9211 
        DIT_RELOOP:core/result:rsci.radr_d                                                                                                                                                            0.0000  11.9211 
        DIT_RELOOP/result:rsci.radr_d                                                                                                                                                                 0.0000  11.9211 
        DIT_RELOOP:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(7,10,64,1024,1024,64,1)gen/radr_d                                                                                                                0.0000  11.9211 
        DIT_RELOOP:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(7,10,64,1024,1024,64,1)gen/COPY_LOOP:slc(radr_d)(9-0)                                                                                            0.0000  11.9211 
        DIT_RELOOP:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(7,10,64,1024,1024,64,1)gen/COPY_LOOP:asn(radr)                                                                                                   0.0000  11.9211 
        DIT_RELOOP:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(7,10,64,1024,1024,64,1)gen/radr                                                                                                                  0.0000  11.9211 
        DIT_RELOOP/result:rsc.radr                                                                                                                                                                    0.5000  12.4211 
                                                                                                                                                                                                                      
      9                                                                                                    DIT_RELOOP:core/DIT_RELOOP:core_core:fsm:inst      DIT_RELOOP/result:rsc.radr              12.4211 7.5789  
                                                                                                                                                                                                                      
        Instance                                                                                           Component                                                                                  Delta   Delay   
        --------                                                                                           ---------                                                                                  -----   -----   
        DIT_RELOOP:core/DIT_RELOOP:core_core:fsm:inst                                                      DIT_RELOOP:core_core:fsm                                                                   0.0000  0.0000  
        DIT_RELOOP:core/fsm_output                                                                                                                                                                    0.0000  0.0000  
        DIT_RELOOP:core/slc(fsm_output)(5)#8                                                                                                                                                          0.0000  0.0000  
        DIT_RELOOP:core/slc(fsm_output)(5)#8.itm                                                                                                                                                      0.0000  0.0000  
        DIT_RELOOP:core/IDX_LOOP:mux#4                                                                     mgc_mux_64_1_2                                                                             0.0800  0.0800  
        DIT_RELOOP:core/IDX_LOOP:mux#4.itm                                                                                                                                                            0.0000  0.0800  
        DIT_RELOOP:core/IDX_LOOP:idx1:mul:rg                                                               mgc_mul_64_0_64_0_128                                                                      9.7061  9.7861  
        DIT_RELOOP:core/z.out#1                                                                                                                                                                       0.0000  9.7861  
        DIT_RELOOP:core/IDX_LOOP:slc(z.out#1)(8-0)                                                                                                                                                    0.0000  9.7861  
        DIT_RELOOP:core/IDX_LOOP:slc(z.out#1)(8-0).itm                                                                                                                                                0.0000  9.7861  
        DIT_RELOOP:core/IDX_LOOP:idx1:acc                                                                  mgc_addc_9_0_9_0_9                                                                         1.0200  10.8061 
        DIT_RELOOP:core/IDX_LOOP:idx1:acc.psp.sva:mx0w0                                                                                                                                               0.0000  10.8061 
        DIT_RELOOP:core/IDX_LOOP:idx1:conc                                                                                                                                                            0.0000  10.8061 
        DIT_RELOOP:core/IDX_LOOP:idx1:conc.itm                                                                                                                                                        0.0000  10.8061 
        DIT_RELOOP:core/IDX_LOOP:idx2:acc                                                                  mgc_addc_10_0_10_0_10                                                                      1.0350  11.8411 
        DIT_RELOOP:core/IDX_LOOP:idx2(9:0).sva:mx0w0                                                                                                                                                  0.0000  11.8411 
        DIT_RELOOP:core/IDX_LOOP:idx2:mux                                                                  mgc_mux_10_1_2                                                                             0.0800  11.9211 
        DIT_RELOOP:core/result:rsci.radr_d                                                                                                                                                            0.0000  11.9211 
        DIT_RELOOP/result:rsci.radr_d                                                                                                                                                                 0.0000  11.9211 
        DIT_RELOOP:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(7,10,64,1024,1024,64,1)gen/radr_d                                                                                                                0.0000  11.9211 
        DIT_RELOOP:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(7,10,64,1024,1024,64,1)gen/COPY_LOOP:slc(radr_d)(9-0)                                                                                            0.0000  11.9211 
        DIT_RELOOP:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(7,10,64,1024,1024,64,1)gen/COPY_LOOP:asn(radr)                                                                                                   0.0000  11.9211 
        DIT_RELOOP:Xilinx_RAMS.BLOCK_1R1W_RBW_rwport(7,10,64,1024,1024,64,1)gen/radr                                                                                                                  0.0000  11.9211 
        DIT_RELOOP/result:rsc.radr                                                                                                                                                                    0.5000  12.4211 
                                                                                                                                                                                                                      
      10                                                                                                   DIT_RELOOP:core/reg(IDX_LOOP:asn)                  DIT_RELOOP:core/reg(IDX_LOOP:idx2(9:0)) 12.1611 7.8389  
                                                                                                                                                                                                                      
        Instance                                                                                           Component                                                                                  Delta   Delay   
        --------                                                                                           ---------                                                                                  -----   -----   
        DIT_RELOOP:core/reg(IDX_LOOP:asn)                                                                  mgc_reg_pos_64_0_0_0_0_1_1                                                                 0.3200  0.3200  
        DIT_RELOOP:core/IDX_LOOP:asn.itm#1                                                                                                                                                            0.0000  0.3200  
        DIT_RELOOP:core/IDX_LOOP:mux#7                                                                     mgc_mux_64_1_2                                                                             0.0800  0.4000  
        DIT_RELOOP:core/IDX_LOOP:mux#7.itm                                                                                                                                                            0.0000  0.4000  
        DIT_RELOOP:core/IDX_LOOP:idx1:mul:rg                                                               mgc_mul_64_0_64_0_128                                                                      9.7061  10.1061 
        DIT_RELOOP:core/z.out#1                                                                                                                                                                       0.0000  10.1061 
        DIT_RELOOP:core/IDX_LOOP:slc(z.out#1)(8-0)                                                                                                                                                    0.0000  10.1061 
        DIT_RELOOP:core/IDX_LOOP:slc(z.out#1)(8-0).itm                                                                                                                                                0.0000  10.1061 
        DIT_RELOOP:core/IDX_LOOP:idx1:acc                                                                  mgc_addc_9_0_9_0_9                                                                         1.0200  11.1261 
        DIT_RELOOP:core/IDX_LOOP:idx1:acc.psp.sva:mx0w0                                                                                                                                               0.0000  11.1261 
        DIT_RELOOP:core/IDX_LOOP:idx1:conc                                                                                                                                                            0.0000  11.1261 
        DIT_RELOOP:core/IDX_LOOP:idx1:conc.itm                                                                                                                                                        0.0000  11.1261 
        DIT_RELOOP:core/IDX_LOOP:idx2:acc                                                                  mgc_addc_10_0_10_0_10                                                                      1.0350  12.1611 
        DIT_RELOOP:core/IDX_LOOP:idx2(9:0).sva:mx0w0                                                                                                                                                  0.0000  12.1611 
        DIT_RELOOP:core/reg(IDX_LOOP:idx2(9:0))                                                            mgc_reg_pos_10_0_0_0_0_1_1                                                                 0.0000  12.1611 
                                                                                                                                                                                                                      
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 20.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                                 Port                                                 Slack (Delay) Messages 
      -------------------------------------------------------- -------------------------------------------------- ------- ------- --------
      DIT_RELOOP:core/reg(p)                                   p:rsci.idat                                        20.0000  0.0000          
      DIT_RELOOP:core/reg(COPY_LOOP:i(10:0).sva(9:0))          COPY_LOOP:i:COPY_LOOP:i:and.itm                    17.2350  2.7650          
      DIT_RELOOP:core/reg(vec:rsc.triosy:obj.ld)               and#79.itm                                         16.3550  3.6450          
      DIT_RELOOP:core/reg(IDX_LOOP:IDX_LOOP:rem#1:cmp.a)       IDX_LOOP:mux.itm                                    9.8139 10.1861          
      DIT_RELOOP:core/reg(IDX_LOOP:IDX_LOOP:rem#1:cmp.b)       p.sva                                              11.1800  8.8200          
      DIT_RELOOP:core/reg(ensig.cgo)                           or#60.rmff                                          9.8500 10.1500          
      DIT_RELOOP:core/reg(COPY_LOOP:i(10:0))                   z.out#3                                            16.2850  3.7150          
      DIT_RELOOP:core/reg(STAGE_LOOP:i(3:0))                   STAGE_LOOP:i:STAGE_LOOP:i:mux.itm                  17.7850  2.2150          
      DIT_RELOOP:core/reg(STAGE_LOOP:gp:lshift.psp)            z.out                                              16.2850  3.7150          
      DIT_RELOOP:core/reg(STAGE_LOOP:op:rshift.psp#1)          STAGE_LOOP:op:rshift.itm                           18.1800  1.8200          
      DIT_RELOOP:core/reg(IDX_LOOP:t(10:0).sva(9:0))           IDX_LOOP:t:IDX_LOOP:t:and.itm                      17.3150  2.6850          
      DIT_RELOOP:core/reg(STAGE_LOOP:gp:acc.psp)               COPY_LOOP:slc(z.out#3)(3-0)#2.itm                  17.8650  2.1350          
      DIT_RELOOP:core/reg(exit:IDX_LOOP)                       IDX_LOOP:not.itm                                   16.8150  3.1850          
      DIT_RELOOP:core/reg(IDX_LOOP:idx1:acc.psp)               IDX_LOOP:idx1:acc.psp.sva:mx0w0                     7.7589 12.2411          
      DIT_RELOOP:core/reg(IDX_LOOP:t:slc(IDX_LOOP:t(10:0))(0)) IDX_LOOP:t:slc(IDX_LOOP:t(10:0).sva(9:0))(0)#1.itm 19.6800  0.3200          
      DIT_RELOOP:core/reg(IDX_LOOP:idx2(9:0))                  IDX_LOOP:idx2(9:0).sva:mx0w0                        7.7589 12.2411          
      DIT_RELOOP:core/reg(IDX_LOOP:asn)                        IDX_LOOP:IDX_LOOP:mux.itm                           4.9780 15.0220          
      DIT_RELOOP:core/reg(IDX_LOOP:acc#3)                      COPY_LOOP:mux1h#1.itm                              15.2050  4.7950          
      DIT_RELOOP:core/reg(IDX_LOOP:mul.mut)                    z.out#1                                             7.7589 12.2411          
      DIT_RELOOP                                               vec:rsc.radr                                       19.1800  0.8200          
      DIT_RELOOP                                               vec:rsc.triosy.lz                                  19.6800  0.3200          
      DIT_RELOOP                                               p:rsc.triosy.lz                                    19.6800  0.3200          
      DIT_RELOOP                                               r:rsc.triosy.lz                                    19.6800  0.3200          
      DIT_RELOOP                                               result:rsc.wadr                                    18.6300  1.3700          
      DIT_RELOOP                                               result:rsc.d                                       16.5500  3.4500          
      DIT_RELOOP                                               result:rsc.we                                      18.9500  1.0500          
      DIT_RELOOP                                               result:rsc.radr                                     7.2589 12.7411          
      DIT_RELOOP                                               result:rsc.triosy.lz                               19.6800  0.3200          
      DIT_RELOOP                                               twiddle:rsc.radr                                   15.7850  4.2150          
      DIT_RELOOP                                               twiddle:rsc.triosy.lz                              19.6800  0.3200          
      
  Operator Bitwidth Summary
    Operation                                       Size (bits) Count 
    ----------------------------------------------- ----------- -----
    add                                                               
    -                                                         9     1 
    -                                                        64     2 
    -                                                         5     1 
    -                                                        11     2 
    -                                                        10     1 
    and                                                               
    -                                                        10     2 
    -                                                         1     1 
    lshift                                                            
    -                                                        10     1 
    modulo_dev_ec8c24466b69562b778c7ad72f862955620d                   
    -                                                        64     1 
    mul                                                               
    -                                                       128     1 
    mux                                                               
    -                                                        64     4 
    -                                                         4     2 
    -                                                       128     1 
    -                                                        10     4 
    mux1h                                                             
    -                                                        64     2 
    -                                                        10     2 
    nor                                                               
    -                                                         1     2 
    not                                                               
    -                                                        64     1 
    -                                                         4     1 
    -                                                        10     2 
    -                                                         1     6 
    or                                                                
    -                                                         1    15 
    read_port                                                         
    -                                                        64     1 
    read_sync                                                         
    -                                                         0     5 
    reg                                                               
    -                                                         9     1 
    -                                                        64     4 
    -                                                         4     2 
    -                                                       128     2 
    -                                                        11     1 
    -                                                        10     5 
    -                                                         1     4 
    rem                                                               
    -                                                        64     1 
    rshift                                                            
    -                                                        10     1 
    
  End of Report
