INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:48:31 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.154ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.210ns period=6.420ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.210ns period=6.420ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.420ns  (clk rise@6.420ns - clk rise@0.000ns)
  Data Path Delay:        6.243ns  (logic 2.080ns (33.320%)  route 4.163ns (66.680%))
  Logic Levels:           19  (CARRY4=7 LUT2=1 LUT3=3 LUT4=2 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.903 - 6.420 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1796, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X14Y87         FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y87         FDCE (Prop_fdce_C_Q)         0.254     0.762 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/Q
                         net (fo=19, routed)          0.430     1.192    lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q
    SLICE_X15Y88         LUT5 (Prop_lut5_I0_O)        0.043     1.235 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_6/O
                         net (fo=1, routed)           0.000     1.235    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_6_n_0
    SLICE_X15Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     1.492 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.492    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X15Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.541 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.541    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
    SLICE_X15Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.590 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_9_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.590    lsq1/handshake_lsq_lsq1_core/ldq_alloc_9_q_reg_i_3_n_0
    SLICE_X15Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     1.743 f  lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3/O[1]
                         net (fo=4, routed)           0.351     2.093    lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3_n_6
    SLICE_X15Y86         LUT3 (Prop_lut3_I0_O)        0.119     2.212 r  lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_7/O
                         net (fo=33, routed)          0.447     2.659    lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_7_n_0
    SLICE_X18Y88         LUT6 (Prop_lut6_I0_O)        0.043     2.702 r  lsq1/handshake_lsq_lsq1_core/dataReg[20]_i_2/O
                         net (fo=2, routed)           0.403     3.105    lsq1/handshake_lsq_lsq1_core/dataReg[20]_i_2_n_0
    SLICE_X18Y91         LUT6 (Prop_lut6_I2_O)        0.043     3.148 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__1_i_11/O
                         net (fo=5, routed)           0.458     3.606    lsq1/handshake_lsq_lsq1_core/ltOp_carry__1_i_11_n_0
    SLICE_X16Y94         LUT4 (Prop_lut4_I0_O)        0.043     3.649 r  lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_10/O
                         net (fo=2, routed)           0.231     3.881    lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_10_n_0
    SLICE_X16Y94         LUT5 (Prop_lut5_I4_O)        0.043     3.924 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_32/O
                         net (fo=1, routed)           0.314     4.238    lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_32_n_0
    SLICE_X14Y94         LUT5 (Prop_lut5_I2_O)        0.043     4.281 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_10/O
                         net (fo=4, routed)           0.214     4.495    lsq1/handshake_lsq_lsq1_core/dataReg_reg[22]
    SLICE_X13Y94         LUT3 (Prop_lut3_I0_O)        0.043     4.538 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     4.538    addf0/operator/ltOp_carry__3_1[3]
    SLICE_X13Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     4.725 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.725    addf0/operator/ltOp_carry__2_n_0
    SLICE_X13Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     4.852 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=77, routed)          0.319     5.170    lsq1/handshake_lsq_lsq1_core/CO[0]
    SLICE_X14Y95         LUT2 (Prop_lut2_I0_O)        0.137     5.307 r  lsq1/handshake_lsq_lsq1_core/i__carry_i_4/O
                         net (fo=1, routed)           0.000     5.307    addf0/operator/p_1_in[0]
    SLICE_X14Y95         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.235     5.542 r  addf0/operator/_inferred__1/i__carry/O[2]
                         net (fo=2, routed)           0.406     5.949    addf0/operator/RightShifterComponent/O[1]
    SLICE_X15Y96         LUT4 (Prop_lut4_I0_O)        0.126     6.075 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=7, routed)           0.093     6.167    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[25]
    SLICE_X15Y96         LUT5 (Prop_lut5_I0_O)        0.043     6.210 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6/O
                         net (fo=12, routed)          0.107     6.317    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6_n_0
    SLICE_X15Y96         LUT3 (Prop_lut3_I1_O)        0.043     6.360 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.390     6.751    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X14Y97         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.420     6.420 r  
                                                      0.000     6.420 r  clk (IN)
                         net (fo=1796, unset)         0.483     6.903    addf0/operator/RightShifterComponent/clk
    SLICE_X14Y97         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[16]/C
                         clock pessimism              0.000     6.903    
                         clock uncertainty           -0.035     6.867    
    SLICE_X14Y97         FDRE (Setup_fdre_C_R)       -0.271     6.596    addf0/operator/RightShifterComponent/level4_c1_reg[16]
  -------------------------------------------------------------------
                         required time                          6.596    
                         arrival time                          -6.751    
  -------------------------------------------------------------------
                         slack                                 -0.154    




