Classic Timing Analyzer report for RSF_2
Fri Jun 09 12:10:48 2017
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'button1'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                  ;
+------------------------------+-------+---------------+------------------------------------------------+-------------+-------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From        ; To          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-------------+-------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.489 ns                                       ; play2[2]    ; \p3:led2    ; --         ; button1  ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.067 ns                                       ; \p3:led2    ; rsf_led2    ; button1    ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.407 ns                                      ; winflag     ; winner~reg0 ; --         ; button1  ; 0            ;
; Clock Setup: 'button1'       ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; winner~reg0 ; winner~reg0 ; button1    ; button1  ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;             ;             ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-------------+-------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; button1         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'button1'                                                                                                                                                                         ;
+-------+------------------------------------------------+-------------+-------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From        ; To          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------+-------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; winner~reg0 ; winner~reg0 ; button1    ; button1  ; None                        ; None                      ; 0.396 ns                ;
+-------+------------------------------------------------+-------------+-------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------+
; tsu                                                                        ;
+-------+--------------+------------+-----------+-----------------+----------+
; Slack ; Required tsu ; Actual tsu ; From      ; To              ; To Clock ;
+-------+--------------+------------+-----------+-----------------+----------+
; N/A   ; None         ; 3.489 ns   ; play2[2]  ; \p3:led2        ; button1  ;
; N/A   ; None         ; 3.388 ns   ; play2[2]  ; winner~reg0     ; button1  ;
; N/A   ; None         ; 3.139 ns   ; play2[2]  ; rsf_check2~reg0 ; button1  ;
; N/A   ; None         ; 3.139 ns   ; play2[1]  ; \p3:led2        ; button1  ;
; N/A   ; None         ; 3.120 ns   ; play1[1]  ; \p3:led2        ; button1  ;
; N/A   ; None         ; 3.057 ns   ; play1[2]  ; \p3:led2        ; button1  ;
; N/A   ; None         ; 3.038 ns   ; play2[1]  ; winner~reg0     ; button1  ;
; N/A   ; None         ; 3.034 ns   ; play1[0]  ; \p3:led2        ; button1  ;
; N/A   ; None         ; 3.019 ns   ; play1[1]  ; winner~reg0     ; button1  ;
; N/A   ; None         ; 3.011 ns   ; play2[0]  ; \p3:led2        ; button1  ;
; N/A   ; None         ; 2.983 ns   ; gamestart ; rsf_check2~reg0 ; button1  ;
; N/A   ; None         ; 2.983 ns   ; gamestart ; \p3:led2        ; button1  ;
; N/A   ; None         ; 2.956 ns   ; play1[2]  ; winner~reg0     ; button1  ;
; N/A   ; None         ; 2.933 ns   ; play1[0]  ; winner~reg0     ; button1  ;
; N/A   ; None         ; 2.910 ns   ; play2[0]  ; winner~reg0     ; button1  ;
; N/A   ; None         ; 2.789 ns   ; play2[1]  ; rsf_check2~reg0 ; button1  ;
; N/A   ; None         ; 2.777 ns   ; gamestart ; winner~reg0     ; button1  ;
; N/A   ; None         ; 2.770 ns   ; play1[1]  ; rsf_check2~reg0 ; button1  ;
; N/A   ; None         ; 2.707 ns   ; play1[2]  ; rsf_check2~reg0 ; button1  ;
; N/A   ; None         ; 2.684 ns   ; play1[0]  ; rsf_check2~reg0 ; button1  ;
; N/A   ; None         ; 2.661 ns   ; play2[0]  ; rsf_check2~reg0 ; button1  ;
; N/A   ; None         ; 2.646 ns   ; winflag   ; winner~reg0     ; button1  ;
+-------+--------------+------------+-----------+-----------------+----------+


+-------------------------------------------------------------------------------+
; tco                                                                           ;
+-------+--------------+------------+-----------------+------------+------------+
; Slack ; Required tco ; Actual tco ; From            ; To         ; From Clock ;
+-------+--------------+------------+-----------------+------------+------------+
; N/A   ; None         ; 7.067 ns   ; \p3:led2        ; rsf_led2   ; button1    ;
; N/A   ; None         ; 6.721 ns   ; winner~reg0     ; winner     ; button1    ;
; N/A   ; None         ; 6.663 ns   ; rsf_check2~reg0 ; rsf_check2 ; button1    ;
+-------+--------------+------------+-----------------+------------+------------+


+----------------------------------------------------------------------------------+
; th                                                                               ;
+---------------+-------------+-----------+-----------+-----------------+----------+
; Minimum Slack ; Required th ; Actual th ; From      ; To              ; To Clock ;
+---------------+-------------+-----------+-----------+-----------------+----------+
; N/A           ; None        ; -2.407 ns ; winflag   ; winner~reg0     ; button1  ;
; N/A           ; None        ; -2.422 ns ; play2[0]  ; rsf_check2~reg0 ; button1  ;
; N/A           ; None        ; -2.445 ns ; play1[0]  ; rsf_check2~reg0 ; button1  ;
; N/A           ; None        ; -2.468 ns ; play1[2]  ; rsf_check2~reg0 ; button1  ;
; N/A           ; None        ; -2.531 ns ; play1[1]  ; rsf_check2~reg0 ; button1  ;
; N/A           ; None        ; -2.538 ns ; gamestart ; winner~reg0     ; button1  ;
; N/A           ; None        ; -2.550 ns ; play2[1]  ; rsf_check2~reg0 ; button1  ;
; N/A           ; None        ; -2.671 ns ; play2[0]  ; winner~reg0     ; button1  ;
; N/A           ; None        ; -2.694 ns ; play1[0]  ; winner~reg0     ; button1  ;
; N/A           ; None        ; -2.717 ns ; play1[2]  ; winner~reg0     ; button1  ;
; N/A           ; None        ; -2.744 ns ; gamestart ; rsf_check2~reg0 ; button1  ;
; N/A           ; None        ; -2.744 ns ; gamestart ; \p3:led2        ; button1  ;
; N/A           ; None        ; -2.772 ns ; play2[0]  ; \p3:led2        ; button1  ;
; N/A           ; None        ; -2.780 ns ; play1[1]  ; winner~reg0     ; button1  ;
; N/A           ; None        ; -2.795 ns ; play1[0]  ; \p3:led2        ; button1  ;
; N/A           ; None        ; -2.799 ns ; play2[1]  ; winner~reg0     ; button1  ;
; N/A           ; None        ; -2.818 ns ; play1[2]  ; \p3:led2        ; button1  ;
; N/A           ; None        ; -2.881 ns ; play1[1]  ; \p3:led2        ; button1  ;
; N/A           ; None        ; -2.900 ns ; play2[2]  ; rsf_check2~reg0 ; button1  ;
; N/A           ; None        ; -2.900 ns ; play2[1]  ; \p3:led2        ; button1  ;
; N/A           ; None        ; -3.149 ns ; play2[2]  ; winner~reg0     ; button1  ;
; N/A           ; None        ; -3.250 ns ; play2[2]  ; \p3:led2        ; button1  ;
+---------------+-------------+-----------+-----------+-----------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Jun 09 12:10:47 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off RSF_2 -c RSF_2 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "button1" is an undefined clock
Info: Clock "button1" Internal fmax is restricted to 500.0 MHz between source register "winner~reg0" and destination register "winner~reg0"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.396 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y4_N21; Fanout = 2; REG Node = 'winner~reg0'
            Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X10_Y4_N20; Fanout = 1; COMB Node = 'winner~0'
            Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.396 ns; Loc. = LCFF_X10_Y4_N21; Fanout = 2; REG Node = 'winner~reg0'
            Info: Total cell delay = 0.396 ns ( 100.00 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "button1" to destination register is 2.491 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'button1'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'button1~clkctrl'
                Info: 3: + IC(0.676 ns) + CELL(0.618 ns) = 2.491 ns; Loc. = LCFF_X10_Y4_N21; Fanout = 2; REG Node = 'winner~reg0'
                Info: Total cell delay = 1.472 ns ( 59.09 % )
                Info: Total interconnect delay = 1.019 ns ( 40.91 % )
            Info: - Longest clock path from clock "button1" to source register is 2.491 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'button1'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'button1~clkctrl'
                Info: 3: + IC(0.676 ns) + CELL(0.618 ns) = 2.491 ns; Loc. = LCFF_X10_Y4_N21; Fanout = 2; REG Node = 'winner~reg0'
                Info: Total cell delay = 1.472 ns ( 59.09 % )
                Info: Total interconnect delay = 1.019 ns ( 40.91 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: tsu for register "\p3:led2" (data pin = "play2[2]", clock pin = "button1") is 3.489 ns
    Info: + Longest pin to register delay is 5.890 ns
        Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_N15; Fanout = 1; PIN Node = 'play2[2]'
        Info: 2: + IC(4.248 ns) + CELL(0.357 ns) = 5.385 ns; Loc. = LCCOMB_X10_Y4_N16; Fanout = 3; COMB Node = 'Equal0~0'
        Info: 3: + IC(0.196 ns) + CELL(0.309 ns) = 5.890 ns; Loc. = LCFF_X10_Y4_N23; Fanout = 1; REG Node = '\p3:led2'
        Info: Total cell delay = 1.446 ns ( 24.55 % )
        Info: Total interconnect delay = 4.444 ns ( 75.45 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "button1" to destination register is 2.491 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'button1'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'button1~clkctrl'
        Info: 3: + IC(0.676 ns) + CELL(0.618 ns) = 2.491 ns; Loc. = LCFF_X10_Y4_N23; Fanout = 1; REG Node = '\p3:led2'
        Info: Total cell delay = 1.472 ns ( 59.09 % )
        Info: Total interconnect delay = 1.019 ns ( 40.91 % )
Info: tco from clock "button1" to destination pin "rsf_led2" through register "\p3:led2" is 7.067 ns
    Info: + Longest clock path from clock "button1" to source register is 2.491 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'button1'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'button1~clkctrl'
        Info: 3: + IC(0.676 ns) + CELL(0.618 ns) = 2.491 ns; Loc. = LCFF_X10_Y4_N23; Fanout = 1; REG Node = '\p3:led2'
        Info: Total cell delay = 1.472 ns ( 59.09 % )
        Info: Total interconnect delay = 1.019 ns ( 40.91 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 4.482 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y4_N23; Fanout = 1; REG Node = '\p3:led2'
        Info: 2: + IC(2.530 ns) + CELL(1.952 ns) = 4.482 ns; Loc. = PIN_E11; Fanout = 0; PIN Node = 'rsf_led2'
        Info: Total cell delay = 1.952 ns ( 43.55 % )
        Info: Total interconnect delay = 2.530 ns ( 56.45 % )
Info: th for register "winner~reg0" (data pin = "winflag", clock pin = "button1") is -2.407 ns
    Info: + Longest clock path from clock "button1" to destination register is 2.491 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'button1'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'button1~clkctrl'
        Info: 3: + IC(0.676 ns) + CELL(0.618 ns) = 2.491 ns; Loc. = LCFF_X10_Y4_N21; Fanout = 2; REG Node = 'winner~reg0'
        Info: Total cell delay = 1.472 ns ( 59.09 % )
        Info: Total interconnect delay = 1.019 ns ( 40.91 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 5.047 ns
        Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA17; Fanout = 1; PIN Node = 'winflag'
        Info: 2: + IC(3.763 ns) + CELL(0.272 ns) = 4.892 ns; Loc. = LCCOMB_X10_Y4_N20; Fanout = 1; COMB Node = 'winner~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.047 ns; Loc. = LCFF_X10_Y4_N21; Fanout = 2; REG Node = 'winner~reg0'
        Info: Total cell delay = 1.284 ns ( 25.44 % )
        Info: Total interconnect delay = 3.763 ns ( 74.56 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 205 megabytes
    Info: Processing ended: Fri Jun 09 12:10:48 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


