//
// File created by:  ncverilog
// Do not modify this file
//
/home/YuChengWang/Verilog_pratice/2023_Winter/2020/sim/tb_term.sv
/home/YuChengWang/Verilog_pratice/2023_Winter/2020/syn/SME_syn.v
-sv
/usr/cad/lib/CBDK_IC_Contest_v2.1/Verilog/tsmc13_neg.v
+nc64bit
+access+r
+define+FSDB_FILE=\"SME.fsdb\"
+define+SDF
+define+SDFFILE=\"/home/YuChengWang/Verilog_pratice/2023_Winter/2020/syn/SME_syn.sdf\"
