*** Start analyzing build configuration ***
*** List of included argument files ***
    Build configuration file:  /home/student/wmrzyglod/VDIC/.dvt/lab0.build
    -F /home/student/wmrzyglod/VDIC/./lab0/orange_tb.f
*** Done analyzing build configuration [12 ms] ***

*** Start SystemVerilog build ***
*** Invocation #1***
Loading (1) /home/student/wmrzyglod/VDIC/lab0/orange_tb.v ...
Done /home/student/wmrzyglod/VDIC/lab0/orange_tb.v [8 ms, 13 lines, Verilog_2001] ...
*** Done invocation #1 [4 ms] ***
*** Scanning libraries ***
Scanning -v lib (2) /home/student/wmrzyglod/VDIC/lab0/orange.v ...
Done /home/student/wmrzyglod/VDIC/lab0/orange.v [3 ms, 8 lines, Verilog_2001] ...
      orange.v:orange
*** Done libraries ***
*** Done parsing [LT 4.0 ms, PT 6.0 ms] ***
*** Total number of lines [21] ***
Performing post full build actions ...
Performing post full build step 1 (SRI) [0 ms] ...
Performing post full build step 2 (RI) [0 ms] ...
Performing post full build step 3 (RCP) [0 ms] ...
*** Done SystemVerilog build [18 ms] ***

*** Start mixed mode extension build ***
Performing mixed post full build step 1 (Verilog - RI) [0 ms] ...
Performing mixed post full build step 2 (Verilog - RC) [0 ms] ...
Performing mixed post full build step 3 (Verilog - RPC) [1 ms] ...
Performing mixed post full build step 4 (Verilog - RD) [0 ms] ...
Performing mixed post full build step 5 (Verilog - FSC) [52 ms] ...
Performing mixed post full build step 6 (Verilog - EV) [53 ms] ...
Performing mixed post full build step 7 (Verilog - US) [52 ms] ...
*** Done mixed mode extension build [260 ms] ***
*** Start adding/validating the DVT Auto-Linked resources ***
*** Done adding/validating the DVT Auto-Linked resources [2 ms] ***
*** Total build time [293 ms] ***
