00:07:52 INFO  : Launching XSCT server: xsct.bat -n  -interactive F:\Documents\FPGA\Projects\microblaze\temp_xsdb_launch_script.tcl
00:07:52 INFO  : Registering command handlers for Vitis TCF services
00:07:56 INFO  : XSCT server has started successfully.
00:07:56 INFO  : Successfully done setting XSCT server connection channel  
00:07:56 INFO  : Platform repository initialization has completed.
00:08:00 INFO  : plnx-install-location is set to ''
00:08:00 INFO  : Successfully done setting workspace for the tool. 
00:08:00 INFO  : Successfully done query RDI_DATADIR 
00:08:41 INFO  : Result from executing command 'getProjects': microblaze_test_1
00:08:41 INFO  : Result from executing command 'getPlatforms': 
00:11:07 INFO  : Hardware specification for platform project 'microblaze_test_1' is updated.
00:12:32 INFO  : Result from executing command 'getProjects': design_1_wrapper;microblaze_test_1
00:12:32 INFO  : Result from executing command 'getPlatforms': microblaze_test_1|F:/Documents/FPGA/Projects/microblaze/microblaze_test_1/export/microblaze_test_1/microblaze_test_1.xpfm
00:12:32 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
00:12:34 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
00:13:09 INFO  : Checking for BSP changes to sync application flags for project 'microblaze_test__1'...
00:13:09 ERROR : Failed to openhw "F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

00:13:09 ERROR : Failed to update application flags from BSP for 'microblaze_test__1'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.<init>(SDxSwPlatform.java:305)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.create(SDxSwPlatform.java:214)
	at com.xilinx.sdx.sdk.core.util.SdkPlatformHelper.getSwPlatform(SdkPlatformHelper.java:61)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.getSwPlatform(SdkMakefileGenerationListener.java:160)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:78)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.regenerateMakefiles(XilinxGnuMakefileGenerator.java:75)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1006)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:513)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
00:13:10 ERROR : Failed to compute checksum of hardware specification file used by project 'microblaze_test__1'
00:13:10 ERROR : Failed to openhw "F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

00:13:10 ERROR : Failed to openhw "F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

00:13:10 ERROR : Failed to openhw "F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

00:13:50 INFO  : Checking for BSP changes to sync application flags for project 'microblaze_test__1'...
00:13:50 ERROR : Failed to get platform details for the project 'microblaze_test__1'. Cannot sync application flags.
00:16:41 INFO  : Hardware specification for platform project 'microblaze_test_1' is updated.
00:40:21 INFO  : Launching XSCT server: xsct.bat -n  -interactive F:\Documents\FPGA\Projects\microblaze\temp_xsdb_launch_script.tcl
00:40:22 INFO  : Registering command handlers for Vitis TCF services
00:40:23 INFO  : XSCT server has started successfully.
00:40:23 INFO  : Successfully done setting XSCT server connection channel  
00:40:23 INFO  : plnx-install-location is set to ''
00:40:23 INFO  : Successfully done setting workspace for the tool. 
00:40:23 INFO  : Successfully done query RDI_DATADIR 
00:40:24 INFO  : Platform repository initialization has completed.
00:41:11 INFO  : Result from executing command 'getProjects': testMicroBlaze
00:41:11 INFO  : Result from executing command 'getPlatforms': 
00:42:52 INFO  : Hardware specification for platform project 'testMicroBlaze' is updated.
00:43:52 ERROR : Failed to openhw "F:/Documents/FPGA/Projects/microblaze/testMicroBlaze/export/testMicroBlaze/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

00:44:56 INFO  : Result from executing command 'getProjects': design_1_wrapper
00:44:56 INFO  : Result from executing command 'getPlatforms': 
00:44:57 ERROR : Unexpected exception occurred while writing platform project 'testMicroBlaze' log.
00:44:57 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
00:44:58 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
00:45:50 INFO  : Checking for BSP changes to sync application flags for project 'test123'...
00:45:50 ERROR : Failed to openhw "F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

00:45:50 ERROR : Failed to update application flags from BSP for 'test123'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.<init>(SDxSwPlatform.java:305)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.create(SDxSwPlatform.java:214)
	at com.xilinx.sdx.sdk.core.util.SdkPlatformHelper.getSwPlatform(SdkPlatformHelper.java:61)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.getSwPlatform(SdkMakefileGenerationListener.java:160)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:78)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.regenerateMakefiles(XilinxGnuMakefileGenerator.java:75)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1006)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:513)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
00:45:50 ERROR : Failed to compute checksum of hardware specification file used by project 'test123'
00:45:50 ERROR : Failed to openhw "F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

00:45:50 ERROR : Failed to openhw "F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

00:45:50 ERROR : Failed to openhw "F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

01:00:03 INFO  : Result from executing command 'getProjects': design_1_wrapper
01:00:03 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
01:00:22 INFO  : Checking for BSP changes to sync application flags for project 'test123'...
01:00:57 INFO  : Result from executing command 'getProjects': design_1_wrapper
01:00:57 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
01:00:57 INFO  : Checking for BSP changes to sync application flags for project 'test123'...
01:03:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:03:12 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AFF159A' is selected.
01:03:12 INFO  : 'jtag frequency' command is executed.
01:03:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}' command is executed.
01:03:14 INFO  : Device configured successfully with "F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit"
01:03:15 INFO  : Context for processor 'microblaze_0' is selected.
01:03:15 INFO  : Hardware design and registers information is loaded from 'F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
01:03:15 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
01:03:15 INFO  : Context for processor 'microblaze_0' is selected.
01:03:15 INFO  : System reset is completed.
01:03:18 INFO  : 'after 3000' command is executed.
01:03:19 INFO  : Context for processor 'microblaze_0' is selected.
01:03:19 INFO  : The application 'F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf' is downloaded to processor 'microblaze_0'.
01:03:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}
fpga -file F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf
----------------End of Script----------------

01:03:20 INFO  : Context for processor 'microblaze_0' is selected.
01:03:21 INFO  : 'con' command is executed.
01:03:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

01:03:21 INFO  : Launch script is exported to file 'F:\Documents\FPGA\Projects\microblaze\test123_system\_ide\scripts\systemdebugger_test123_system_standalone.tcl'
01:04:49 INFO  : Disconnected from the channel tcfchan#9.
01:04:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:04:52 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AFF159A' is selected.
01:04:52 INFO  : 'jtag frequency' command is executed.
01:04:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}' command is executed.
01:04:53 INFO  : Device configured successfully with "F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit"
01:04:53 INFO  : Context for processor 'microblaze_0' is selected.
01:04:53 INFO  : Hardware design and registers information is loaded from 'F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
01:04:53 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
01:04:53 INFO  : Context for processor 'microblaze_0' is selected.
01:04:53 INFO  : System reset is completed.
01:04:56 INFO  : 'after 3000' command is executed.
01:04:56 INFO  : Context for processor 'microblaze_0' is selected.
01:04:56 INFO  : The application 'F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf' is downloaded to processor 'microblaze_0'.
01:04:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}
fpga -file F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf
----------------End of Script----------------

01:04:56 INFO  : Context for processor 'microblaze_0' is selected.
01:04:57 INFO  : 'con' command is executed.
01:04:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

01:04:57 INFO  : Launch script is exported to file 'F:\Documents\FPGA\Projects\microblaze\test123_system\_ide\scripts\systemdebugger_test123_system_standalone.tcl'
01:10:22 INFO  : Disconnected from the channel tcfchan#10.
01:40:08 INFO  : Launching XSCT server: xsct.bat -n  -interactive F:\Documents\FPGA\Projects\microblaze\temp_xsdb_launch_script.tcl
01:40:10 INFO  : XSCT server has started successfully.
01:40:10 INFO  : plnx-install-location is set to ''
01:40:10 INFO  : Successfully done setting XSCT server connection channel  
01:40:10 INFO  : Successfully done setting workspace for the tool. 
01:40:14 INFO  : Platform repository initialization has completed.
01:40:14 INFO  : Successfully done query RDI_DATADIR 
01:40:15 INFO  : Registering command handlers for Vitis TCF services
01:40:36 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
01:45:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:45:03 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AFF159A' is selected.
01:45:03 INFO  : 'jtag frequency' command is executed.
01:45:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}' command is executed.
01:45:04 INFO  : Device configured successfully with "F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit"
01:45:04 INFO  : Context for processor 'microblaze_0' is selected.
01:45:04 INFO  : Hardware design and registers information is loaded from 'F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
01:45:04 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
01:45:04 INFO  : Context for processor 'microblaze_0' is selected.
01:45:04 INFO  : System reset is completed.
01:45:07 INFO  : 'after 3000' command is executed.
01:45:07 INFO  : Context for processor 'microblaze_0' is selected.
01:45:07 INFO  : The application 'F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf' is downloaded to processor 'microblaze_0'.
01:45:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}
fpga -file F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf
----------------End of Script----------------

01:45:08 INFO  : Context for processor 'microblaze_0' is selected.
01:45:08 INFO  : 'con' command is executed.
01:45:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

01:45:08 INFO  : Launch script is exported to file 'F:\Documents\FPGA\Projects\microblaze\test123_system\_ide\scripts\systemdebugger_test123_system_standalone.tcl'
01:45:59 INFO  : Disconnected from the channel tcfchan#1.
01:46:03 INFO  : Result from executing command 'getProjects': design_1_wrapper
01:46:03 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
01:46:19 INFO  : Checking for BSP changes to sync application flags for project 'test123'...
01:46:20 INFO  : The hardware specfication used by project 'test123' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
01:46:20 INFO  : The file 'F:\Documents\FPGA\Projects\microblaze\test123\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
01:46:20 INFO  : The file 'F:\Documents\FPGA\Projects\microblaze\test123\_ide\bitstream\design_1_wrapper.mmi' stored in project is removed.
01:46:20 INFO  : The updated bitstream files are copied from platform to folder 'F:\Documents\FPGA\Projects\microblaze\test123\_ide\bitstream' in project 'test123'.
01:46:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:46:46 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AFF159A' is selected.
01:46:46 INFO  : 'jtag frequency' command is executed.
01:46:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}' command is executed.
01:46:47 INFO  : Device configured successfully with "F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit"
01:46:47 INFO  : Context for processor 'microblaze_0' is selected.
01:46:47 INFO  : Hardware design and registers information is loaded from 'F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
01:46:47 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
01:46:47 INFO  : Context for processor 'microblaze_0' is selected.
01:46:47 INFO  : System reset is completed.
01:46:50 INFO  : 'after 3000' command is executed.
01:46:50 INFO  : Context for processor 'microblaze_0' is selected.
01:46:51 INFO  : The application 'F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf' is downloaded to processor 'microblaze_0'.
01:46:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}
fpga -file F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf
----------------End of Script----------------

01:46:51 INFO  : Context for processor 'microblaze_0' is selected.
01:46:51 INFO  : 'con' command is executed.
01:46:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

01:46:51 INFO  : Launch script is exported to file 'F:\Documents\FPGA\Projects\microblaze\test123_system\_ide\scripts\systemdebugger_test123_system_standalone.tcl'
01:48:13 INFO  : Disconnected from the channel tcfchan#3.
01:48:17 INFO  : Checking for BSP changes to sync application flags for project 'test123'...
01:49:00 INFO  : Checking for BSP changes to sync application flags for project 'test123'...
01:49:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:49:11 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AFF159A' is selected.
01:49:12 INFO  : 'jtag frequency' command is executed.
01:49:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}' command is executed.
01:49:13 INFO  : Device configured successfully with "F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit"
01:49:13 INFO  : Context for processor 'microblaze_0' is selected.
01:49:13 INFO  : Hardware design and registers information is loaded from 'F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
01:49:13 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
01:49:13 INFO  : Context for processor 'microblaze_0' is selected.
01:49:13 INFO  : System reset is completed.
01:49:16 INFO  : 'after 3000' command is executed.
01:49:16 INFO  : Context for processor 'microblaze_0' is selected.
01:49:16 INFO  : The application 'F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf' is downloaded to processor 'microblaze_0'.
01:49:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}
fpga -file F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf
----------------End of Script----------------

01:49:16 INFO  : Context for processor 'microblaze_0' is selected.
01:49:17 INFO  : 'con' command is executed.
01:49:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

01:49:17 INFO  : Launch script is exported to file 'F:\Documents\FPGA\Projects\microblaze\test123_system\_ide\scripts\systemdebugger_test123_system_standalone.tcl'
01:49:55 INFO  : Disconnected from the channel tcfchan#4.
01:51:24 INFO  : Checking for BSP changes to sync application flags for project 'test123'...
01:51:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:51:31 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AFF159A' is selected.
01:51:31 INFO  : 'jtag frequency' command is executed.
01:51:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}' command is executed.
01:51:33 INFO  : Device configured successfully with "F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit"
01:51:33 INFO  : Context for processor 'microblaze_0' is selected.
01:51:33 INFO  : Hardware design and registers information is loaded from 'F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
01:51:33 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
01:51:33 INFO  : Context for processor 'microblaze_0' is selected.
01:51:33 INFO  : System reset is completed.
01:51:36 INFO  : 'after 3000' command is executed.
01:51:36 INFO  : Context for processor 'microblaze_0' is selected.
01:51:36 INFO  : The application 'F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf' is downloaded to processor 'microblaze_0'.
01:51:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}
fpga -file F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf
----------------End of Script----------------

01:51:36 INFO  : Context for processor 'microblaze_0' is selected.
01:51:36 INFO  : 'con' command is executed.
01:51:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

01:51:36 INFO  : Launch script is exported to file 'F:\Documents\FPGA\Projects\microblaze\test123_system\_ide\scripts\systemdebugger_test123_system_standalone.tcl'
01:52:06 INFO  : Checking for BSP changes to sync application flags for project 'test123'...
01:52:08 INFO  : Disconnected from the channel tcfchan#5.
01:52:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:52:10 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AFF159A' is selected.
01:52:10 INFO  : 'jtag frequency' command is executed.
01:52:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}' command is executed.
01:52:12 INFO  : Device configured successfully with "F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit"
01:52:12 INFO  : Context for processor 'microblaze_0' is selected.
01:52:12 INFO  : Hardware design and registers information is loaded from 'F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
01:52:12 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
01:52:12 INFO  : Context for processor 'microblaze_0' is selected.
01:52:12 INFO  : System reset is completed.
01:52:15 INFO  : 'after 3000' command is executed.
01:52:15 INFO  : Context for processor 'microblaze_0' is selected.
01:52:15 INFO  : The application 'F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf' is downloaded to processor 'microblaze_0'.
01:52:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}
fpga -file F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf
----------------End of Script----------------

01:52:15 INFO  : Context for processor 'microblaze_0' is selected.
01:52:15 INFO  : 'con' command is executed.
01:52:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

01:52:15 INFO  : Launch script is exported to file 'F:\Documents\FPGA\Projects\microblaze\test123_system\_ide\scripts\systemdebugger_test123_system_standalone.tcl'
01:54:35 INFO  : Disconnected from the channel tcfchan#6.
01:54:37 INFO  : Checking for BSP changes to sync application flags for project 'test123'...
01:55:23 INFO  : Checking for BSP changes to sync application flags for project 'test123'...
01:55:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:55:30 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AFF159A' is selected.
01:55:30 INFO  : 'jtag frequency' command is executed.
01:55:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}' command is executed.
01:55:31 INFO  : Device configured successfully with "F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit"
01:55:31 INFO  : Context for processor 'microblaze_0' is selected.
01:55:31 INFO  : Hardware design and registers information is loaded from 'F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
01:55:31 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
01:55:31 INFO  : Context for processor 'microblaze_0' is selected.
01:55:31 INFO  : System reset is completed.
01:55:34 INFO  : 'after 3000' command is executed.
01:55:34 INFO  : Context for processor 'microblaze_0' is selected.
01:55:34 INFO  : The application 'F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf' is downloaded to processor 'microblaze_0'.
01:55:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}
fpga -file F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf
----------------End of Script----------------

01:55:34 INFO  : Context for processor 'microblaze_0' is selected.
01:55:35 INFO  : 'con' command is executed.
01:55:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

01:55:35 INFO  : Launch script is exported to file 'F:\Documents\FPGA\Projects\microblaze\test123_system\_ide\scripts\systemdebugger_test123_system_standalone.tcl'
01:56:57 INFO  : Disconnected from the channel tcfchan#7.
01:56:59 INFO  : Checking for BSP changes to sync application flags for project 'test123'...
01:58:25 INFO  : Checking for BSP changes to sync application flags for project 'test123'...
01:58:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:58:30 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AFF159A' is selected.
01:58:30 INFO  : 'jtag frequency' command is executed.
01:58:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}' command is executed.
01:58:32 INFO  : Device configured successfully with "F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit"
01:58:32 INFO  : Context for processor 'microblaze_0' is selected.
01:58:32 INFO  : Hardware design and registers information is loaded from 'F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
01:58:32 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
01:58:32 INFO  : Context for processor 'microblaze_0' is selected.
01:58:32 INFO  : System reset is completed.
01:58:35 INFO  : 'after 3000' command is executed.
01:58:35 INFO  : Context for processor 'microblaze_0' is selected.
01:58:35 INFO  : The application 'F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf' is downloaded to processor 'microblaze_0'.
01:58:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}
fpga -file F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf
----------------End of Script----------------

01:58:35 INFO  : Context for processor 'microblaze_0' is selected.
01:58:35 INFO  : 'con' command is executed.
01:58:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

01:58:35 INFO  : Launch script is exported to file 'F:\Documents\FPGA\Projects\microblaze\test123_system\_ide\scripts\systemdebugger_test123_system_standalone.tcl'
02:01:26 INFO  : Disconnected from the channel tcfchan#8.
02:01:27 INFO  : Checking for BSP changes to sync application flags for project 'test123'...
02:01:30 INFO  : Checking for BSP changes to sync application flags for project 'test123'...
02:01:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:01:36 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AFF159A' is selected.
02:01:36 INFO  : 'jtag frequency' command is executed.
02:01:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}' command is executed.
02:01:38 INFO  : Device configured successfully with "F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit"
02:01:38 INFO  : Context for processor 'microblaze_0' is selected.
02:01:38 INFO  : Hardware design and registers information is loaded from 'F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
02:01:38 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
02:01:38 INFO  : Context for processor 'microblaze_0' is selected.
02:01:38 INFO  : System reset is completed.
02:01:41 INFO  : 'after 3000' command is executed.
02:01:41 INFO  : Context for processor 'microblaze_0' is selected.
02:01:41 INFO  : The application 'F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf' is downloaded to processor 'microblaze_0'.
02:01:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}
fpga -file F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf
----------------End of Script----------------

02:01:41 INFO  : Context for processor 'microblaze_0' is selected.
02:01:41 INFO  : 'con' command is executed.
02:01:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

02:01:41 INFO  : Launch script is exported to file 'F:\Documents\FPGA\Projects\microblaze\test123_system\_ide\scripts\systemdebugger_test123_system_standalone.tcl'
02:02:12 INFO  : Disconnected from the channel tcfchan#9.
02:02:14 INFO  : Checking for BSP changes to sync application flags for project 'test123'...
02:02:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:02:17 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AFF159A' is selected.
02:02:17 INFO  : 'jtag frequency' command is executed.
02:02:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}' command is executed.
02:02:19 INFO  : Device configured successfully with "F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit"
02:02:19 INFO  : Context for processor 'microblaze_0' is selected.
02:02:19 INFO  : Hardware design and registers information is loaded from 'F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
02:02:19 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
02:02:19 INFO  : Context for processor 'microblaze_0' is selected.
02:02:19 INFO  : System reset is completed.
02:02:22 INFO  : 'after 3000' command is executed.
02:02:22 INFO  : Context for processor 'microblaze_0' is selected.
02:02:22 INFO  : The application 'F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf' is downloaded to processor 'microblaze_0'.
02:02:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}
fpga -file F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf
----------------End of Script----------------

02:02:22 INFO  : Context for processor 'microblaze_0' is selected.
02:02:22 INFO  : 'con' command is executed.
02:02:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

02:02:22 INFO  : Launch script is exported to file 'F:\Documents\FPGA\Projects\microblaze\test123_system\_ide\scripts\systemdebugger_test123_system_standalone.tcl'
02:03:03 INFO  : Disconnected from the channel tcfchan#10.
02:03:10 INFO  : Checking for BSP changes to sync application flags for project 'test123'...
02:03:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:03:13 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AFF159A' is selected.
02:03:13 INFO  : 'jtag frequency' command is executed.
02:03:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}' command is executed.
02:03:14 INFO  : Device configured successfully with "F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit"
02:03:14 INFO  : Context for processor 'microblaze_0' is selected.
02:03:14 INFO  : Hardware design and registers information is loaded from 'F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
02:03:14 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
02:03:14 INFO  : Context for processor 'microblaze_0' is selected.
02:03:14 INFO  : System reset is completed.
02:03:17 INFO  : 'after 3000' command is executed.
02:03:17 INFO  : Context for processor 'microblaze_0' is selected.
02:03:18 INFO  : The application 'F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf' is downloaded to processor 'microblaze_0'.
02:03:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}
fpga -file F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf
----------------End of Script----------------

02:03:18 INFO  : Context for processor 'microblaze_0' is selected.
02:03:18 INFO  : 'con' command is executed.
02:03:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

02:03:18 INFO  : Launch script is exported to file 'F:\Documents\FPGA\Projects\microblaze\test123_system\_ide\scripts\systemdebugger_test123_system_standalone.tcl'
02:05:48 INFO  : Disconnected from the channel tcfchan#11.
02:13:40 INFO  : Result from executing command 'getProjects': design_1_wrapper
02:13:40 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
02:13:40 INFO  : Checking for BSP changes to sync application flags for project 'test123'...
02:13:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:13:47 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AFF159A' is selected.
02:13:47 INFO  : 'jtag frequency' command is executed.
02:13:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}' command is executed.
02:13:48 INFO  : Device configured successfully with "F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit"
02:13:48 INFO  : Context for processor 'microblaze_0' is selected.
02:13:48 INFO  : Hardware design and registers information is loaded from 'F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
02:13:48 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
02:13:48 INFO  : Context for processor 'microblaze_0' is selected.
02:13:48 INFO  : System reset is completed.
02:13:51 INFO  : 'after 3000' command is executed.
02:13:51 INFO  : Context for processor 'microblaze_0' is selected.
02:13:52 INFO  : The application 'F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf' is downloaded to processor 'microblaze_0'.
02:13:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}
fpga -file F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf
----------------End of Script----------------

02:13:52 INFO  : Context for processor 'microblaze_0' is selected.
02:13:52 INFO  : 'con' command is executed.
02:13:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

02:13:52 INFO  : Launch script is exported to file 'F:\Documents\FPGA\Projects\microblaze\test123_system\_ide\scripts\systemdebugger_test123_system_standalone.tcl'
02:14:22 INFO  : Checking for BSP changes to sync application flags for project 'test123'...
02:14:29 INFO  : Disconnected from the channel tcfchan#13.
02:14:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:14:31 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AFF159A' is selected.
02:14:31 INFO  : 'jtag frequency' command is executed.
02:14:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}' command is executed.
02:14:32 INFO  : Device configured successfully with "F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit"
02:14:32 INFO  : Context for processor 'microblaze_0' is selected.
02:14:32 INFO  : Hardware design and registers information is loaded from 'F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
02:14:32 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
02:14:32 INFO  : Context for processor 'microblaze_0' is selected.
02:14:32 INFO  : System reset is completed.
02:14:35 INFO  : 'after 3000' command is executed.
02:14:35 INFO  : Context for processor 'microblaze_0' is selected.
02:14:35 INFO  : The application 'F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf' is downloaded to processor 'microblaze_0'.
02:14:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}
fpga -file F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf
----------------End of Script----------------

02:14:35 INFO  : Context for processor 'microblaze_0' is selected.
02:14:36 INFO  : 'con' command is executed.
02:14:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

02:14:36 INFO  : Launch script is exported to file 'F:\Documents\FPGA\Projects\microblaze\test123_system\_ide\scripts\systemdebugger_test123_system_standalone.tcl'
02:15:11 INFO  : Checking for BSP changes to sync application flags for project 'test123'...
02:15:14 INFO  : Disconnected from the channel tcfchan#14.
02:15:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:15:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

02:15:25 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
02:15:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:15:35 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AFF159A' is selected.
02:15:35 INFO  : 'jtag frequency' command is executed.
02:15:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}' command is executed.
02:15:36 INFO  : Device configured successfully with "F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit"
02:15:36 INFO  : Context for processor 'microblaze_0' is selected.
02:15:36 INFO  : Hardware design and registers information is loaded from 'F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
02:15:36 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
02:15:36 INFO  : Context for processor 'microblaze_0' is selected.
02:15:36 INFO  : System reset is completed.
02:15:39 INFO  : 'after 3000' command is executed.
02:15:39 INFO  : Context for processor 'microblaze_0' is selected.
02:15:39 INFO  : The application 'F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf' is downloaded to processor 'microblaze_0'.
02:15:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}
fpga -file F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf
----------------End of Script----------------

02:15:40 INFO  : Context for processor 'microblaze_0' is selected.
02:15:40 INFO  : 'con' command is executed.
02:15:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

02:15:40 INFO  : Launch script is exported to file 'F:\Documents\FPGA\Projects\microblaze\test123_system\_ide\scripts\systemdebugger_test123_system_standalone.tcl'
02:17:27 INFO  : Disconnected from the channel tcfchan#15.
02:17:32 INFO  : Result from executing command 'getProjects': design_1_wrapper
02:17:32 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
02:17:33 INFO  : Checking for BSP changes to sync application flags for project 'test123'...
02:17:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:17:37 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AFF159A' is selected.
02:17:37 INFO  : 'jtag frequency' command is executed.
02:17:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}' command is executed.
02:17:38 INFO  : Device configured successfully with "F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit"
02:17:38 INFO  : Context for processor 'microblaze_0' is selected.
02:17:38 INFO  : Hardware design and registers information is loaded from 'F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
02:17:38 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
02:17:38 INFO  : Context for processor 'microblaze_0' is selected.
02:17:38 INFO  : System reset is completed.
02:17:41 INFO  : 'after 3000' command is executed.
02:17:42 INFO  : Context for processor 'microblaze_0' is selected.
02:17:42 INFO  : The application 'F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf' is downloaded to processor 'microblaze_0'.
02:17:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}
fpga -file F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf
----------------End of Script----------------

02:17:42 INFO  : Context for processor 'microblaze_0' is selected.
02:17:42 INFO  : 'con' command is executed.
02:17:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

02:17:42 INFO  : Launch script is exported to file 'F:\Documents\FPGA\Projects\microblaze\test123_system\_ide\scripts\systemdebugger_test123_system_standalone.tcl'
02:18:42 INFO  : Disconnected from the channel tcfchan#17.
02:18:51 INFO  : Result from executing command 'getProjects': design_1_wrapper
02:18:51 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
02:18:51 INFO  : Checking for BSP changes to sync application flags for project 'test123'...
02:18:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:18:58 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AFF159A' is selected.
02:18:58 INFO  : 'jtag frequency' command is executed.
02:18:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}' command is executed.
02:19:00 INFO  : Device configured successfully with "F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit"
02:19:00 INFO  : Context for processor 'microblaze_0' is selected.
02:19:00 INFO  : Hardware design and registers information is loaded from 'F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
02:19:00 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
02:19:00 INFO  : Context for processor 'microblaze_0' is selected.
02:19:00 INFO  : System reset is completed.
02:19:03 INFO  : 'after 3000' command is executed.
02:19:03 INFO  : Context for processor 'microblaze_0' is selected.
02:19:03 INFO  : The application 'F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf' is downloaded to processor 'microblaze_0'.
02:19:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}
fpga -file F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf
----------------End of Script----------------

02:19:03 INFO  : Context for processor 'microblaze_0' is selected.
02:19:04 INFO  : 'con' command is executed.
02:19:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

02:19:04 INFO  : Launch script is exported to file 'F:\Documents\FPGA\Projects\microblaze\test123_system\_ide\scripts\systemdebugger_test123_system_standalone.tcl'
02:21:12 INFO  : Disconnected from the channel tcfchan#20.
02:22:20 INFO  : Result from executing command 'getProjects': design_1_wrapper
02:22:20 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
02:22:20 INFO  : Checking for BSP changes to sync application flags for project 'test123'...
02:22:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:22:31 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AFF159A' is selected.
02:22:31 INFO  : 'jtag frequency' command is executed.
02:22:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}' command is executed.
02:22:33 INFO  : Device configured successfully with "F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit"
02:22:33 INFO  : Context for processor 'microblaze_0' is selected.
02:22:33 INFO  : Hardware design and registers information is loaded from 'F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
02:22:33 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
02:22:33 INFO  : Context for processor 'microblaze_0' is selected.
02:22:33 INFO  : System reset is completed.
02:22:36 INFO  : 'after 3000' command is executed.
02:22:36 INFO  : Context for processor 'microblaze_0' is selected.
02:22:36 INFO  : The application 'F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf' is downloaded to processor 'microblaze_0'.
02:22:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}
fpga -file F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf
----------------End of Script----------------

02:22:36 INFO  : Context for processor 'microblaze_0' is selected.
02:22:36 INFO  : 'con' command is executed.
02:22:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

02:22:36 INFO  : Launch script is exported to file 'F:\Documents\FPGA\Projects\microblaze\test123_system\_ide\scripts\systemdebugger_test123_system_standalone.tcl'
02:25:12 INFO  : Disconnected from the channel tcfchan#23.
02:25:25 INFO  : Result from executing command 'getProjects': design_1_wrapper
02:25:25 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
02:25:25 INFO  : Checking for BSP changes to sync application flags for project 'test123'...
02:25:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:25:36 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AFF159A' is selected.
02:25:36 INFO  : 'jtag frequency' command is executed.
02:25:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}' command is executed.
02:25:37 INFO  : Device configured successfully with "F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit"
02:25:37 INFO  : Context for processor 'microblaze_0' is selected.
02:25:37 INFO  : Hardware design and registers information is loaded from 'F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
02:25:37 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
02:25:37 INFO  : Context for processor 'microblaze_0' is selected.
02:25:37 INFO  : System reset is completed.
02:25:40 INFO  : 'after 3000' command is executed.
02:25:40 INFO  : Context for processor 'microblaze_0' is selected.
02:25:41 INFO  : The application 'F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf' is downloaded to processor 'microblaze_0'.
02:25:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}
fpga -file F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf
----------------End of Script----------------

02:25:41 INFO  : Context for processor 'microblaze_0' is selected.
02:25:41 INFO  : 'con' command is executed.
02:25:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

02:25:41 INFO  : Launch script is exported to file 'F:\Documents\FPGA\Projects\microblaze\test123_system\_ide\scripts\systemdebugger_test123_system_standalone.tcl'
02:26:50 INFO  : Disconnected from the channel tcfchan#26.
02:27:05 INFO  : Result from executing command 'getProjects': design_1_wrapper
02:27:05 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
02:27:05 INFO  : Checking for BSP changes to sync application flags for project 'test123'...
02:27:34 INFO  : Checking for BSP changes to sync application flags for project 'test123'...
02:27:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:27:44 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AFF159A' is selected.
02:27:44 INFO  : 'jtag frequency' command is executed.
02:27:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}' command is executed.
02:27:45 INFO  : Device configured successfully with "F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit"
02:27:45 INFO  : Context for processor 'microblaze_0' is selected.
02:27:45 INFO  : Hardware design and registers information is loaded from 'F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
02:27:45 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
02:27:45 INFO  : Context for processor 'microblaze_0' is selected.
02:27:45 INFO  : System reset is completed.
02:27:48 INFO  : 'after 3000' command is executed.
02:27:48 INFO  : Context for processor 'microblaze_0' is selected.
02:27:49 INFO  : The application 'F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf' is downloaded to processor 'microblaze_0'.
02:27:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}
fpga -file F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf
----------------End of Script----------------

02:27:49 INFO  : Context for processor 'microblaze_0' is selected.
02:27:49 INFO  : 'con' command is executed.
02:27:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

02:27:49 INFO  : Launch script is exported to file 'F:\Documents\FPGA\Projects\microblaze\test123_system\_ide\scripts\systemdebugger_test123_system_standalone.tcl'
02:28:52 INFO  : Disconnected from the channel tcfchan#29.
02:28:55 INFO  : Checking for BSP changes to sync application flags for project 'test123'...
02:29:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:29:07 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AFF159A' is selected.
02:29:07 INFO  : 'jtag frequency' command is executed.
02:29:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}' command is executed.
02:29:09 INFO  : Device configured successfully with "F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit"
02:29:09 INFO  : Context for processor 'microblaze_0' is selected.
02:29:09 INFO  : Hardware design and registers information is loaded from 'F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
02:29:09 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
02:29:09 INFO  : Context for processor 'microblaze_0' is selected.
02:29:09 INFO  : System reset is completed.
02:29:12 INFO  : 'after 3000' command is executed.
02:29:12 INFO  : Context for processor 'microblaze_0' is selected.
02:29:12 INFO  : The application 'F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf' is downloaded to processor 'microblaze_0'.
02:29:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}
fpga -file F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf
----------------End of Script----------------

02:29:12 INFO  : Context for processor 'microblaze_0' is selected.
02:29:12 INFO  : 'con' command is executed.
02:29:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

02:29:12 INFO  : Launch script is exported to file 'F:\Documents\FPGA\Projects\microblaze\test123_system\_ide\scripts\systemdebugger_test123_system_standalone.tcl'
02:30:03 INFO  : Checking for BSP changes to sync application flags for project 'test123'...
02:30:08 INFO  : Disconnected from the channel tcfchan#30.
02:30:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:30:11 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AFF159A' is selected.
02:30:11 INFO  : 'jtag frequency' command is executed.
02:30:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}' command is executed.
02:30:12 INFO  : Device configured successfully with "F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit"
02:30:13 INFO  : Context for processor 'microblaze_0' is selected.
02:30:13 INFO  : Hardware design and registers information is loaded from 'F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
02:30:13 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
02:30:13 INFO  : Context for processor 'microblaze_0' is selected.
02:30:13 INFO  : System reset is completed.
02:30:16 INFO  : 'after 3000' command is executed.
02:30:16 INFO  : Context for processor 'microblaze_0' is selected.
02:30:16 INFO  : The application 'F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf' is downloaded to processor 'microblaze_0'.
02:30:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}
fpga -file F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf
----------------End of Script----------------

02:30:16 INFO  : Context for processor 'microblaze_0' is selected.
02:30:16 INFO  : 'con' command is executed.
02:30:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

02:30:16 INFO  : Launch script is exported to file 'F:\Documents\FPGA\Projects\microblaze\test123_system\_ide\scripts\systemdebugger_test123_system_standalone.tcl'
02:32:03 INFO  : Disconnected from the channel tcfchan#31.
02:32:04 INFO  : Checking for BSP changes to sync application flags for project 'test123'...
02:32:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:32:08 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AFF159A' is selected.
02:32:08 INFO  : 'jtag frequency' command is executed.
02:32:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}' command is executed.
02:32:09 INFO  : Device configured successfully with "F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit"
02:32:09 INFO  : Context for processor 'microblaze_0' is selected.
02:32:09 INFO  : Hardware design and registers information is loaded from 'F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
02:32:09 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
02:32:09 INFO  : Context for processor 'microblaze_0' is selected.
02:32:09 INFO  : System reset is completed.
02:32:12 INFO  : 'after 3000' command is executed.
02:32:12 INFO  : Context for processor 'microblaze_0' is selected.
02:32:12 INFO  : The application 'F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf' is downloaded to processor 'microblaze_0'.
02:32:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}
fpga -file F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf
----------------End of Script----------------

02:32:13 INFO  : Context for processor 'microblaze_0' is selected.
02:32:13 INFO  : 'con' command is executed.
02:32:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

02:32:13 INFO  : Launch script is exported to file 'F:\Documents\FPGA\Projects\microblaze\test123_system\_ide\scripts\systemdebugger_test123_system_standalone.tcl'
02:32:56 INFO  : Disconnected from the channel tcfchan#32.
02:33:12 INFO  : Result from executing command 'getProjects': design_1_wrapper
02:33:12 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
02:33:12 INFO  : Checking for BSP changes to sync application flags for project 'test123'...
02:33:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:33:18 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AFF159A' is selected.
02:33:18 INFO  : 'jtag frequency' command is executed.
02:33:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}' command is executed.
02:33:19 INFO  : Device configured successfully with "F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit"
02:33:19 INFO  : Context for processor 'microblaze_0' is selected.
02:33:19 INFO  : Hardware design and registers information is loaded from 'F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
02:33:19 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
02:33:19 INFO  : Context for processor 'microblaze_0' is selected.
02:33:19 INFO  : System reset is completed.
02:33:22 INFO  : 'after 3000' command is executed.
02:33:22 INFO  : Context for processor 'microblaze_0' is selected.
02:33:22 INFO  : The application 'F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf' is downloaded to processor 'microblaze_0'.
02:33:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}
fpga -file F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf
----------------End of Script----------------

02:33:23 INFO  : Context for processor 'microblaze_0' is selected.
02:33:23 INFO  : 'con' command is executed.
02:33:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

02:33:23 INFO  : Launch script is exported to file 'F:\Documents\FPGA\Projects\microblaze\test123_system\_ide\scripts\systemdebugger_test123_system_standalone.tcl'
02:34:13 INFO  : Disconnected from the channel tcfchan#35.
02:34:26 INFO  : Result from executing command 'getProjects': design_1_wrapper
02:34:26 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
02:34:26 INFO  : Checking for BSP changes to sync application flags for project 'test123'...
02:34:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:34:34 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AFF159A' is selected.
02:34:34 INFO  : 'jtag frequency' command is executed.
02:34:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}' command is executed.
02:34:35 INFO  : Device configured successfully with "F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit"
02:34:35 INFO  : Context for processor 'microblaze_0' is selected.
02:34:35 INFO  : Hardware design and registers information is loaded from 'F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
02:34:35 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
02:34:35 INFO  : Context for processor 'microblaze_0' is selected.
02:34:35 INFO  : System reset is completed.
02:34:38 INFO  : 'after 3000' command is executed.
02:34:39 INFO  : Context for processor 'microblaze_0' is selected.
02:34:39 INFO  : The application 'F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf' is downloaded to processor 'microblaze_0'.
02:34:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}
fpga -file F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf
----------------End of Script----------------

02:34:39 INFO  : Context for processor 'microblaze_0' is selected.
02:34:39 INFO  : 'con' command is executed.
02:34:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

02:34:39 INFO  : Launch script is exported to file 'F:\Documents\FPGA\Projects\microblaze\test123_system\_ide\scripts\systemdebugger_test123_system_standalone.tcl'
02:35:26 INFO  : Disconnected from the channel tcfchan#38.
02:35:42 INFO  : Result from executing command 'getProjects': design_1_wrapper
02:35:42 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
02:35:42 INFO  : Checking for BSP changes to sync application flags for project 'test123'...
02:36:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:36:02 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AFF159A' is selected.
02:36:02 INFO  : 'jtag frequency' command is executed.
02:36:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}' command is executed.
02:36:03 INFO  : Device configured successfully with "F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit"
02:36:03 INFO  : Context for processor 'microblaze_0' is selected.
02:36:03 INFO  : Hardware design and registers information is loaded from 'F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
02:36:03 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
02:36:04 INFO  : Context for processor 'microblaze_0' is selected.
02:36:04 INFO  : System reset is completed.
02:36:07 INFO  : 'after 3000' command is executed.
02:36:07 INFO  : Context for processor 'microblaze_0' is selected.
02:36:07 INFO  : The application 'F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf' is downloaded to processor 'microblaze_0'.
02:36:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}
fpga -file F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf
----------------End of Script----------------

02:36:07 INFO  : Context for processor 'microblaze_0' is selected.
02:36:07 INFO  : 'con' command is executed.
02:36:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

02:36:07 INFO  : Launch script is exported to file 'F:\Documents\FPGA\Projects\microblaze\test123_system\_ide\scripts\systemdebugger_test123_system_standalone.tcl'
02:37:16 INFO  : Disconnected from the channel tcfchan#41.
02:37:19 INFO  : Result from executing command 'getProjects': design_1_wrapper
02:37:19 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
02:37:20 INFO  : Checking for BSP changes to sync application flags for project 'test123'...
02:37:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:37:24 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AFF159A' is selected.
02:37:24 INFO  : 'jtag frequency' command is executed.
02:37:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}' command is executed.
02:37:26 INFO  : Device configured successfully with "F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit"
02:37:26 INFO  : Context for processor 'microblaze_0' is selected.
02:37:26 INFO  : Hardware design and registers information is loaded from 'F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
02:37:26 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
02:37:26 INFO  : Context for processor 'microblaze_0' is selected.
02:37:26 INFO  : System reset is completed.
02:37:29 INFO  : 'after 3000' command is executed.
02:37:29 INFO  : Context for processor 'microblaze_0' is selected.
02:37:29 INFO  : The application 'F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf' is downloaded to processor 'microblaze_0'.
02:37:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}
fpga -file F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf
----------------End of Script----------------

02:37:29 INFO  : Context for processor 'microblaze_0' is selected.
02:37:29 INFO  : 'con' command is executed.
02:37:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

02:37:29 INFO  : Launch script is exported to file 'F:\Documents\FPGA\Projects\microblaze\test123_system\_ide\scripts\systemdebugger_test123_system_standalone.tcl'
02:42:23 INFO  : Result from executing command 'getProjects': design_1_wrapper
02:42:23 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
02:42:23 INFO  : Checking for BSP changes to sync application flags for project 'test123'...
02:42:24 INFO  : Disconnected from the channel tcfchan#44.
02:42:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:42:27 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AFF159A' is selected.
02:42:27 INFO  : 'jtag frequency' command is executed.
02:42:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}' command is executed.
02:42:28 INFO  : Device configured successfully with "F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit"
02:42:28 INFO  : Context for processor 'microblaze_0' is selected.
02:42:28 INFO  : Hardware design and registers information is loaded from 'F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
02:42:28 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
02:42:28 INFO  : Context for processor 'microblaze_0' is selected.
02:42:28 INFO  : System reset is completed.
02:42:31 INFO  : 'after 3000' command is executed.
02:42:32 INFO  : Context for processor 'microblaze_0' is selected.
02:42:32 INFO  : The application 'F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf' is downloaded to processor 'microblaze_0'.
02:42:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}
fpga -file F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf
----------------End of Script----------------

02:42:32 INFO  : Context for processor 'microblaze_0' is selected.
02:42:32 INFO  : 'con' command is executed.
02:42:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

02:42:32 INFO  : Launch script is exported to file 'F:\Documents\FPGA\Projects\microblaze\test123_system\_ide\scripts\systemdebugger_test123_system_standalone.tcl'
02:43:19 INFO  : Checking for BSP changes to sync application flags for project 'test123'...
02:43:23 INFO  : Disconnected from the channel tcfchan#47.
02:43:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:43:24 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AFF159A' is selected.
02:43:24 INFO  : 'jtag frequency' command is executed.
02:43:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}' command is executed.
02:43:26 INFO  : Device configured successfully with "F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit"
02:43:26 INFO  : Context for processor 'microblaze_0' is selected.
02:43:26 INFO  : Hardware design and registers information is loaded from 'F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
02:43:26 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
02:43:26 INFO  : Context for processor 'microblaze_0' is selected.
02:43:26 INFO  : System reset is completed.
02:43:29 INFO  : 'after 3000' command is executed.
02:43:29 INFO  : Context for processor 'microblaze_0' is selected.
02:43:29 INFO  : The application 'F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf' is downloaded to processor 'microblaze_0'.
02:43:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}
fpga -file F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf
----------------End of Script----------------

02:43:29 INFO  : Context for processor 'microblaze_0' is selected.
02:43:29 INFO  : 'con' command is executed.
02:43:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

02:43:29 INFO  : Launch script is exported to file 'F:\Documents\FPGA\Projects\microblaze\test123_system\_ide\scripts\systemdebugger_test123_system_standalone.tcl'
02:44:49 INFO  : Disconnected from the channel tcfchan#48.
02:44:50 INFO  : Checking for BSP changes to sync application flags for project 'test123'...
02:44:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:44:56 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AFF159A' is selected.
02:44:56 INFO  : 'jtag frequency' command is executed.
02:44:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}' command is executed.
02:44:57 INFO  : Device configured successfully with "F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit"
02:44:57 INFO  : Context for processor 'microblaze_0' is selected.
02:44:57 INFO  : Hardware design and registers information is loaded from 'F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
02:44:57 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
02:44:57 INFO  : Context for processor 'microblaze_0' is selected.
02:44:57 INFO  : System reset is completed.
02:45:00 INFO  : 'after 3000' command is executed.
02:45:00 INFO  : Context for processor 'microblaze_0' is selected.
02:45:01 INFO  : The application 'F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf' is downloaded to processor 'microblaze_0'.
02:45:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}
fpga -file F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf
----------------End of Script----------------

02:45:01 INFO  : Context for processor 'microblaze_0' is selected.
02:45:01 INFO  : 'con' command is executed.
02:45:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

02:45:01 INFO  : Launch script is exported to file 'F:\Documents\FPGA\Projects\microblaze\test123_system\_ide\scripts\systemdebugger_test123_system_standalone.tcl'
02:45:48 INFO  : Disconnected from the channel tcfchan#49.
02:45:49 INFO  : Checking for BSP changes to sync application flags for project 'test123'...
02:45:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:45:53 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AFF159A' is selected.
02:45:53 INFO  : 'jtag frequency' command is executed.
02:45:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}' command is executed.
02:45:55 INFO  : Device configured successfully with "F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit"
02:45:55 INFO  : Context for processor 'microblaze_0' is selected.
02:45:55 INFO  : Hardware design and registers information is loaded from 'F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
02:45:55 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
02:45:55 INFO  : Context for processor 'microblaze_0' is selected.
02:45:55 INFO  : System reset is completed.
02:45:58 INFO  : 'after 3000' command is executed.
02:45:58 INFO  : Context for processor 'microblaze_0' is selected.
02:45:58 INFO  : The application 'F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf' is downloaded to processor 'microblaze_0'.
02:45:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}
fpga -file F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf
----------------End of Script----------------

02:45:58 INFO  : Context for processor 'microblaze_0' is selected.
02:45:59 INFO  : 'con' command is executed.
02:45:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

02:45:59 INFO  : Launch script is exported to file 'F:\Documents\FPGA\Projects\microblaze\test123_system\_ide\scripts\systemdebugger_test123_system_standalone.tcl'
02:47:59 INFO  : Disconnected from the channel tcfchan#50.
02:48:06 INFO  : Checking for BSP changes to sync application flags for project 'test123'...
02:48:23 INFO  : Checking for BSP changes to sync application flags for project 'test123'...
02:48:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:48:30 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AFF159A' is selected.
02:48:30 INFO  : 'jtag frequency' command is executed.
02:48:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}' command is executed.
02:48:32 INFO  : Device configured successfully with "F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit"
02:48:32 INFO  : Context for processor 'microblaze_0' is selected.
02:48:32 INFO  : Hardware design and registers information is loaded from 'F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
02:48:32 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
02:48:32 INFO  : Context for processor 'microblaze_0' is selected.
02:48:32 INFO  : System reset is completed.
02:48:35 INFO  : 'after 3000' command is executed.
02:48:35 INFO  : Context for processor 'microblaze_0' is selected.
02:48:35 INFO  : The application 'F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf' is downloaded to processor 'microblaze_0'.
02:48:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}
fpga -file F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf
----------------End of Script----------------

02:48:35 INFO  : Context for processor 'microblaze_0' is selected.
02:48:36 INFO  : 'con' command is executed.
02:48:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

02:48:36 INFO  : Launch script is exported to file 'F:\Documents\FPGA\Projects\microblaze\test123_system\_ide\scripts\systemdebugger_test123_system_standalone.tcl'
02:49:09 INFO  : Disconnected from the channel tcfchan#51.
02:49:20 INFO  : Result from executing command 'getProjects': design_1_wrapper
02:49:20 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
02:49:20 INFO  : Checking for BSP changes to sync application flags for project 'test123'...
02:49:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:49:29 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AFF159A' is selected.
02:49:29 INFO  : 'jtag frequency' command is executed.
02:49:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}' command is executed.
02:49:30 INFO  : Device configured successfully with "F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit"
02:49:30 INFO  : Context for processor 'microblaze_0' is selected.
02:49:30 INFO  : Hardware design and registers information is loaded from 'F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
02:49:30 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
02:49:30 INFO  : Context for processor 'microblaze_0' is selected.
02:49:30 INFO  : System reset is completed.
02:49:33 INFO  : 'after 3000' command is executed.
02:49:33 INFO  : Context for processor 'microblaze_0' is selected.
02:49:34 INFO  : The application 'F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf' is downloaded to processor 'microblaze_0'.
02:49:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}
fpga -file F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf
----------------End of Script----------------

02:49:34 INFO  : Context for processor 'microblaze_0' is selected.
02:49:34 INFO  : 'con' command is executed.
02:49:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

02:49:34 INFO  : Launch script is exported to file 'F:\Documents\FPGA\Projects\microblaze\test123_system\_ide\scripts\systemdebugger_test123_system_standalone.tcl'
02:53:26 INFO  : Disconnected from the channel tcfchan#54.
02:53:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:54:25 INFO  : Invoking Bootgen: bootgen -arch fpga -image F:/Documents/FPGA/Projects/microblaze/test123_system/_ide/flash/bootimage.bif -w -o F:/Documents/FPGA/Projects/microblaze/test123_system/_ide/flash/BOOT.bin  -interface bpix16
02:54:27 INFO  : Bootgen command execution is done.
02:55:00 INFO  : Bit file 'F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/download.bit' is generated.
02:55:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:55:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}' command is executed.
02:55:02 INFO  : Device configured successfully with "F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/download.bit"
02:55:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:55:27 INFO  : Converting 'microblaze' ELF file 'F:\Documents\FPGA\Projects\microblaze\test123\Debug\test123.elf' into bootable SREC format.
02:55:28 INFO  : Caching converted image as 'F:\Documents\FPGA\Projects\microblaze\test123_system\_ide\flash\test123.elf.srec'.
02:55:32 INFO  : Invoking Bootgen: bootgen -arch fpga -image F:/Documents/FPGA/Projects/microblaze/test123_system/_ide/flash/bootimage.bif -w -o F:/Documents/FPGA/Projects/microblaze/test123_system/_ide/flash/BOOT.bin  -interface bpix16
02:55:34 INFO  : Bootgen command execution is done.
02:56:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:56:54 INFO  : Checking for BSP changes to sync application flags for project 'test123'...
02:57:06 INFO  : Result from executing command 'getProjects': design_1_wrapper
02:57:06 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
02:57:06 INFO  : Checking for BSP changes to sync application flags for project 'test123'...
02:57:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:57:23 INFO  : Converting 'microblaze' ELF file 'F:\Documents\FPGA\Projects\microblaze\test123\Debug\test123.elf' into bootable SREC format.
02:57:24 INFO  : Caching converted image as 'F:\Documents\FPGA\Projects\microblaze\test123_system\_ide\flash\test123.elf.srec'.
02:57:27 INFO  : Invoking Bootgen: bootgen -arch fpga -image F:/Documents/FPGA/Projects/microblaze/test123_system/_ide/flash/bootimage.bif -w -o F:/Documents/FPGA/Projects/microblaze/test123_system/_ide/flash/BOOT.bin  -interface bpix16
02:57:28 INFO  : Bootgen command execution is done.
02:58:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:58:50 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AFF159A' is selected.
02:58:50 INFO  : 'jtag frequency' command is executed.
02:58:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}' command is executed.
02:58:52 INFO  : Device configured successfully with "F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit"
02:58:52 INFO  : Context for processor 'microblaze_0' is selected.
02:58:52 INFO  : Hardware design and registers information is loaded from 'F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
02:58:52 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
02:58:52 INFO  : Context for processor 'microblaze_0' is selected.
02:58:52 INFO  : System reset is completed.
02:58:55 INFO  : 'after 3000' command is executed.
02:58:55 INFO  : Context for processor 'microblaze_0' is selected.
02:58:55 INFO  : The application 'F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf' is downloaded to processor 'microblaze_0'.
02:58:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}
fpga -file F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf
----------------End of Script----------------

02:58:55 INFO  : Context for processor 'microblaze_0' is selected.
02:58:55 INFO  : 'con' command is executed.
02:58:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

02:58:55 INFO  : Launch script is exported to file 'F:\Documents\FPGA\Projects\microblaze\test123_system\_ide\scripts\systemdebugger_test123_system_standalone.tcl'
02:59:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:59:49 INFO  : Converting 'microblaze' ELF file 'F:\Documents\FPGA\Projects\microblaze\test123\Debug\test123.elf' into bootable SREC format.
02:59:49 INFO  : Caching converted image as 'F:\Documents\FPGA\Projects\microblaze\test123_system\_ide\flash\test123.elf.srec'.
03:00:18 INFO  : Invoking Bootgen: bootgen -arch fpga -image F:/Documents/FPGA/Projects/microblaze/test123_system/_ide/flash/bootimage.bif -w -o F:/Documents/FPGA/Projects/microblaze/test123_system/_ide/flash/BOOT.bin  -interface bpix16
03:00:20 INFO  : Bootgen command execution is done.
03:01:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:01:16 INFO  : Converting 'microblaze' ELF file 'F:\Documents\FPGA\Projects\microblaze\test123\Debug\test123.elf' into bootable SREC format.
03:01:16 INFO  : Caching converted image as 'F:\Documents\FPGA\Projects\microblaze\test123_system\_ide\flash\test123.elf.srec'.
03:01:19 INFO  : Invoking Bootgen: bootgen -arch fpga -image F:/Documents/FPGA/Projects/microblaze/test123_system/_ide/flash/bootimage.bif -w -o F:/Documents/FPGA/Projects/microblaze/test123_system/_ide/flash/BOOT.bin  -interface bpix16
03:01:20 INFO  : Bootgen command execution is done.
03:02:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:02:19 INFO  : Converting 'microblaze' ELF file 'F:\Documents\FPGA\Projects\microblaze\test123\Debug\test123.elf' into bootable SREC format.
03:02:19 INFO  : Caching converted image as 'F:\Documents\FPGA\Projects\microblaze\test123_system\_ide\flash\test123.elf.srec'.
03:02:26 INFO  : Invoking Bootgen: bootgen -arch fpga -image F:/Documents/FPGA/Projects/microblaze/test123_system/_ide/flash/bootimage.bif -w -o F:/Documents/FPGA/Projects/microblaze/test123_system/_ide/flash/BOOT.bin  -interface bpix16
03:02:27 INFO  : Bootgen command execution is done.
03:02:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:02:55 INFO  : Converting 'microblaze' ELF file 'F:\Documents\FPGA\Projects\microblaze\test123\Debug\test123.elf' into bootable SREC format.
03:02:55 INFO  : Caching converted image as 'F:\Documents\FPGA\Projects\microblaze\test123_system\_ide\flash\test123.elf.srec'.
03:05:27 INFO  : Invoking Bootgen: bootgen -arch fpga -image F:/Documents/FPGA/Projects/microblaze/test123_system/_ide/flash/bootimage.bif -w -o F:/Documents/FPGA/Projects/microblaze/test123_system/_ide/flash/BOOT.bin  -interface spi
03:05:29 INFO  : Bootgen command execution is done.
03:05:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:05:59 INFO  : Converting 'microblaze' ELF file 'F:\Documents\FPGA\Projects\microblaze\test123\Debug\test123.elf' into bootable SREC format.
03:05:59 INFO  : Caching converted image as 'F:\Documents\FPGA\Projects\microblaze\test123_system\_ide\flash\test123.elf.srec'.
03:06:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:06:11 INFO  : Invoking Bootgen: bootgen -arch fpga -image F:/Documents/FPGA/Projects/microblaze/test123_system/_ide/flash/bootimage.bif -w -o F:/Documents/FPGA/Projects/microblaze/test123_system/_ide/flash/BOOT.bin  -interface spi
03:06:13 INFO  : Bootgen command execution is done.
03:06:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:06:37 INFO  : Converting 'microblaze' ELF file 'F:\Documents\FPGA\Projects\microblaze\test123\Debug\test123.elf' into bootable SREC format.
03:06:38 INFO  : Caching converted image as 'F:\Documents\FPGA\Projects\microblaze\test123_system\_ide\flash\test123.elf.srec'.
03:06:39 INFO  : Invoking Bootgen: bootgen -arch fpga -image F:/Documents/FPGA/Projects/microblaze/test123_system/_ide/flash/bootimage.bif -w -o F:/Documents/FPGA/Projects/microblaze/test123_system/_ide/flash/BOOT.bin  -interface spi
03:06:41 INFO  : Bootgen command execution is done.
03:10:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:10:16 INFO  : Disconnected from the channel tcfchan#55.
03:10:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:10:16 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AFF159A' is selected.
03:10:16 INFO  : 'jtag frequency' command is executed.
03:10:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}' command is executed.
03:10:17 INFO  : Device configured successfully with "F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit"
03:10:17 INFO  : Context for processor 'microblaze_0' is selected.
03:10:17 INFO  : Hardware design and registers information is loaded from 'F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
03:10:17 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
03:10:17 INFO  : Context for processor 'microblaze_0' is selected.
03:10:17 INFO  : System reset is completed.
03:10:20 INFO  : 'after 3000' command is executed.
03:10:20 INFO  : Context for processor 'microblaze_0' is selected.
03:10:21 INFO  : The application 'F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf' is downloaded to processor 'microblaze_0'.
03:10:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}
fpga -file F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf
----------------End of Script----------------

03:10:21 INFO  : Context for processor 'microblaze_0' is selected.
03:10:21 INFO  : 'con' command is executed.
03:10:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

03:10:21 INFO  : Launch script is exported to file 'F:\Documents\FPGA\Projects\microblaze\test123_system\_ide\scripts\systemdebugger_test123_system_standalone.tcl'
03:10:38 INFO  : Disconnected from the channel tcfchan#59.
18:53:59 INFO  : Launching XSCT server: xsct.bat -n  -interactive F:\Documents\FPGA\Projects\microblaze\temp_xsdb_launch_script.tcl
18:54:03 INFO  : XSCT server has started successfully.
18:54:03 INFO  : plnx-install-location is set to ''
18:54:03 INFO  : Successfully done setting XSCT server connection channel  
18:54:03 INFO  : Successfully done setting workspace for the tool. 
18:54:08 INFO  : Platform repository initialization has completed.
18:54:08 INFO  : Registering command handlers for Vitis TCF services
18:54:12 INFO  : Successfully done query RDI_DATADIR 
18:57:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:57:03 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AFF159A' is selected.
18:57:03 INFO  : 'jtag frequency' command is executed.
18:57:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}' command is executed.
18:57:05 INFO  : Device configured successfully with "F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit"
18:57:05 INFO  : Context for processor 'microblaze_0' is selected.
18:57:05 INFO  : Hardware design and registers information is loaded from 'F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:57:05 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:57:05 INFO  : Context for processor 'microblaze_0' is selected.
18:57:05 INFO  : System reset is completed.
18:57:08 INFO  : 'after 3000' command is executed.
18:57:08 INFO  : Context for processor 'microblaze_0' is selected.
18:57:08 INFO  : The application 'F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf' is downloaded to processor 'microblaze_0'.
18:57:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}
fpga -file F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf
----------------End of Script----------------

18:57:08 INFO  : Context for processor 'microblaze_0' is selected.
18:57:09 INFO  : 'con' command is executed.
18:57:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:57:09 INFO  : Launch script is exported to file 'F:\Documents\FPGA\Projects\microblaze\test123_system\_ide\scripts\systemdebugger_test123_system_standalone.tcl'
18:59:09 INFO  : Disconnected from the channel tcfchan#1.
18:59:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:59:11 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AFF159A' is selected.
18:59:11 INFO  : 'jtag frequency' command is executed.
18:59:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}' command is executed.
18:59:12 INFO  : Device configured successfully with "F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit"
18:59:12 INFO  : Context for processor 'microblaze_0' is selected.
18:59:12 INFO  : Hardware design and registers information is loaded from 'F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:59:12 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:59:12 INFO  : Context for processor 'microblaze_0' is selected.
18:59:12 INFO  : System reset is completed.
18:59:15 INFO  : 'after 3000' command is executed.
18:59:15 INFO  : Context for processor 'microblaze_0' is selected.
18:59:16 INFO  : The application 'F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf' is downloaded to processor 'microblaze_0'.
18:59:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}
fpga -file F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf
----------------End of Script----------------

18:59:16 INFO  : Context for processor 'microblaze_0' is selected.
18:59:16 INFO  : 'con' command is executed.
18:59:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:59:16 INFO  : Launch script is exported to file 'F:\Documents\FPGA\Projects\microblaze\test123_system\_ide\scripts\systemdebugger_test123_system_standalone.tcl'
18:59:19 INFO  : Disconnected from the channel tcfchan#2.
18:59:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:59:19 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AFF159A' is selected.
18:59:19 INFO  : 'jtag frequency' command is executed.
18:59:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}' command is executed.
18:59:21 INFO  : Device configured successfully with "F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit"
18:59:21 INFO  : Context for processor 'microblaze_0' is selected.
18:59:21 INFO  : Hardware design and registers information is loaded from 'F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:59:21 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:59:21 INFO  : Context for processor 'microblaze_0' is selected.
18:59:21 INFO  : System reset is completed.
18:59:24 INFO  : 'after 3000' command is executed.
18:59:24 INFO  : Context for processor 'microblaze_0' is selected.
18:59:24 INFO  : The application 'F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf' is downloaded to processor 'microblaze_0'.
18:59:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}
fpga -file F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf
----------------End of Script----------------

18:59:24 INFO  : Context for processor 'microblaze_0' is selected.
18:59:25 INFO  : 'con' command is executed.
18:59:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:59:25 INFO  : Launch script is exported to file 'F:\Documents\FPGA\Projects\microblaze\test123_system\_ide\scripts\systemdebugger_test123_system_standalone.tcl'
18:59:41 INFO  : Disconnected from the channel tcfchan#3.
18:59:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:59:42 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AFF159A' is selected.
18:59:42 INFO  : 'jtag frequency' command is executed.
18:59:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}' command is executed.
18:59:43 INFO  : Device configured successfully with "F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit"
18:59:43 INFO  : Context for processor 'microblaze_0' is selected.
18:59:43 INFO  : Hardware design and registers information is loaded from 'F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:59:43 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
18:59:43 INFO  : Context for processor 'microblaze_0' is selected.
18:59:43 INFO  : System reset is completed.
18:59:46 INFO  : 'after 3000' command is executed.
18:59:46 INFO  : Context for processor 'microblaze_0' is selected.
18:59:47 INFO  : The application 'F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf' is downloaded to processor 'microblaze_0'.
18:59:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}
fpga -file F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf
----------------End of Script----------------

18:59:47 INFO  : Context for processor 'microblaze_0' is selected.
18:59:47 INFO  : 'con' command is executed.
18:59:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

18:59:47 INFO  : Launch script is exported to file 'F:\Documents\FPGA\Projects\microblaze\test123_system\_ide\scripts\systemdebugger_test123_system_standalone.tcl'
19:01:20 INFO  : Disconnected from the channel tcfchan#4.
19:01:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:01:20 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AFF159A' is selected.
19:01:20 INFO  : 'jtag frequency' command is executed.
19:01:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}' command is executed.
19:01:22 INFO  : Device configured successfully with "F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit"
19:01:22 INFO  : Context for processor 'microblaze_0' is selected.
19:01:22 INFO  : Hardware design and registers information is loaded from 'F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:01:22 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:01:22 INFO  : Context for processor 'microblaze_0' is selected.
19:01:22 INFO  : System reset is completed.
19:01:25 INFO  : 'after 3000' command is executed.
19:01:25 INFO  : Context for processor 'microblaze_0' is selected.
19:01:25 INFO  : The application 'F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf' is downloaded to processor 'microblaze_0'.
19:01:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}
fpga -file F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf
----------------End of Script----------------

19:01:26 INFO  : Context for processor 'microblaze_0' is selected.
19:01:26 INFO  : 'con' command is executed.
19:01:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

19:01:26 INFO  : Launch script is exported to file 'F:\Documents\FPGA\Projects\microblaze\test123_system\_ide\scripts\systemdebugger_test123_system_standalone.tcl'
19:02:15 INFO  : Disconnected from the channel tcfchan#5.
19:02:55 INFO  : Checking for BSP changes to sync application flags for project 'test123'...
19:40:31 INFO  : Launching XSCT server: xsct.bat -n  -interactive F:\Documents\FPGA\Projects\microblaze\temp_xsdb_launch_script.tcl
19:40:34 INFO  : XSCT server has started successfully.
19:40:34 INFO  : plnx-install-location is set to ''
19:40:34 INFO  : Successfully done setting XSCT server connection channel  
19:40:34 INFO  : Successfully done setting workspace for the tool. 
19:40:40 INFO  : Platform repository initialization has completed.
19:40:40 INFO  : Successfully done query RDI_DATADIR 
19:40:41 INFO  : Registering command handlers for Vitis TCF services
19:56:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:56:40 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AFF159A' is selected.
19:56:40 INFO  : 'jtag frequency' command is executed.
19:56:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}' command is executed.
19:56:42 INFO  : Device configured successfully with "F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit"
19:56:43 INFO  : Context for processor 'microblaze_0' is selected.
19:56:43 INFO  : Hardware design and registers information is loaded from 'F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:56:43 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:56:44 INFO  : Context for processor 'microblaze_0' is selected.
19:56:44 INFO  : System reset is completed.
19:56:47 INFO  : 'after 3000' command is executed.
19:56:48 INFO  : Context for processor 'microblaze_0' is selected.
19:56:48 INFO  : The application 'F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf' is downloaded to processor 'microblaze_0'.
19:56:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}
fpga -file F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf
----------------End of Script----------------

19:56:49 INFO  : Context for processor 'microblaze_0' is selected.
19:56:49 INFO  : 'con' command is executed.
19:56:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

19:56:49 INFO  : Launch script is exported to file 'F:\Documents\FPGA\Projects\microblaze\test123_system\_ide\scripts\systemdebugger_test123_system_standalone.tcl'
19:57:04 INFO  : Disconnected from the channel tcfchan#1.
19:57:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:57:07 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AFF159A' is selected.
19:57:07 INFO  : 'jtag frequency' command is executed.
19:57:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}' command is executed.
19:57:08 INFO  : Device configured successfully with "F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit"
19:57:08 INFO  : Context for processor 'microblaze_0' is selected.
19:57:09 INFO  : Hardware design and registers information is loaded from 'F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
19:57:09 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
19:57:09 INFO  : Context for processor 'microblaze_0' is selected.
19:57:09 INFO  : System reset is completed.
19:57:12 INFO  : 'after 3000' command is executed.
19:57:12 INFO  : Context for processor 'microblaze_0' is selected.
19:57:12 INFO  : The application 'F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf' is downloaded to processor 'microblaze_0'.
19:57:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}
fpga -file F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf
----------------End of Script----------------

19:57:12 INFO  : Context for processor 'microblaze_0' is selected.
19:57:12 INFO  : 'con' command is executed.
19:57:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

19:57:12 INFO  : Launch script is exported to file 'F:\Documents\FPGA\Projects\microblaze\test123_system\_ide\scripts\systemdebugger_test123_system_standalone.tcl'
19:57:38 INFO  : Disconnected from the channel tcfchan#2.
20:22:57 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
20:23:11 INFO  : Checking for BSP changes to sync application flags for project 'test123'...
20:23:11 WARN  : Failed to closehw "F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa"
Reason: Cannot close hw design 'F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
Design is not opened in the current session.

20:23:11 ERROR : Failed to openhw "F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

20:23:11 ERROR : Failed to update application flags from BSP for 'test123'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.<init>(SDxSwPlatform.java:305)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.create(SDxSwPlatform.java:214)
	at com.xilinx.sdx.sdk.core.util.SdkPlatformHelper.getSwPlatform(SdkPlatformHelper.java:61)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.getSwPlatform(SdkMakefileGenerationListener.java:160)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:78)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
20:23:12 ERROR : Failed to compute checksum of hardware specification file used by project 'test123'
20:23:12 ERROR : Failed to openhw "F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

20:23:12 ERROR : Failed to openhw "F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

20:23:12 ERROR : Failed to openhw "F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

20:27:44 INFO  : Result from executing command 'getProjects': design_1_wrapper
20:27:44 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
20:30:21 INFO  : Checking for BSP changes to sync application flags for project 'test123'...
20:30:21 INFO  : Updating application flags with new BSP settings...
20:30:22 INFO  : Successfully updated application flags for project test123.
20:30:22 INFO  : The hardware specfication used by project 'test123' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
20:30:22 INFO  : The file 'F:\Documents\FPGA\Projects\microblaze\test123\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
20:30:22 INFO  : The file 'F:\Documents\FPGA\Projects\microblaze\test123\_ide\bitstream\design_1_wrapper.mmi' stored in project is removed.
20:30:22 INFO  : The file 'F:\Documents\FPGA\Projects\microblaze\test123\_ide\bitstream\download.bit' stored in project is removed.
20:30:23 INFO  : The updated bitstream files are copied from platform to folder 'F:\Documents\FPGA\Projects\microblaze\test123\_ide\bitstream' in project 'test123'.
20:30:52 INFO  : Result from executing command 'getProjects': design_1_wrapper
20:30:52 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
20:31:22 INFO  : Checking for BSP changes to sync application flags for project 'test123'...
20:35:09 INFO  : Checking for BSP changes to sync application flags for project 'test123'...
20:36:29 INFO  : Checking for BSP changes to sync application flags for project 'test123'...
20:37:54 INFO  : Checking for BSP changes to sync application flags for project 'test123'...
20:38:55 INFO  : Checking for BSP changes to sync application flags for project 'test123'...
20:39:56 INFO  : Checking for BSP changes to sync application flags for project 'test123'...
20:40:57 INFO  : Checking for BSP changes to sync application flags for project 'test123'...
20:41:04 INFO  : Checking for BSP changes to sync application flags for project 'test123'...
20:46:08 INFO  : Checking for BSP changes to sync application flags for project 'test123'...
20:46:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:46:40 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AFF159A' is selected.
20:46:40 INFO  : 'jtag frequency' command is executed.
20:46:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}' command is executed.
20:46:42 INFO  : Device configured successfully with "F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit"
20:46:43 INFO  : Context for processor 'microblaze_0' is selected.
20:46:43 INFO  : Hardware design and registers information is loaded from 'F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:46:43 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:46:44 INFO  : Context for processor 'microblaze_0' is selected.
20:46:44 INFO  : System reset is completed.
20:46:47 INFO  : 'after 3000' command is executed.
20:46:48 INFO  : Context for processor 'microblaze_0' is selected.
20:46:48 INFO  : The application 'F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf' is downloaded to processor 'microblaze_0'.
20:46:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}
fpga -file F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf
----------------End of Script----------------

20:46:49 INFO  : Context for processor 'microblaze_0' is selected.
20:46:49 INFO  : 'con' command is executed.
20:46:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:46:49 INFO  : Launch script is exported to file 'F:\Documents\FPGA\Projects\microblaze\test123_system\_ide\scripts\systemdebugger_test123_system_standalone.tcl'
20:49:48 INFO  : Checking for BSP changes to sync application flags for project 'test123'...
20:49:55 INFO  : Disconnected from the channel tcfchan#8.
20:49:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:49:56 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AFF159A' is selected.
20:49:56 INFO  : 'jtag frequency' command is executed.
20:49:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}' command is executed.
20:49:57 INFO  : Device configured successfully with "F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit"
20:49:57 INFO  : Context for processor 'microblaze_0' is selected.
20:49:57 INFO  : Hardware design and registers information is loaded from 'F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:49:57 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:49:57 INFO  : Context for processor 'microblaze_0' is selected.
20:49:57 INFO  : System reset is completed.
20:50:00 INFO  : 'after 3000' command is executed.
20:50:01 INFO  : Context for processor 'microblaze_0' is selected.
20:50:01 INFO  : The application 'F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf' is downloaded to processor 'microblaze_0'.
20:50:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}
fpga -file F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf
----------------End of Script----------------

20:50:01 INFO  : Context for processor 'microblaze_0' is selected.
20:50:01 INFO  : 'con' command is executed.
20:50:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:50:01 INFO  : Launch script is exported to file 'F:\Documents\FPGA\Projects\microblaze\test123_system\_ide\scripts\systemdebugger_test123_system_standalone.tcl'
20:51:59 INFO  : Disconnected from the channel tcfchan#9.
20:52:01 INFO  : Checking for BSP changes to sync application flags for project 'test123'...
20:52:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:52:16 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AFF159A' is selected.
20:52:16 INFO  : 'jtag frequency' command is executed.
20:52:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}' command is executed.
20:52:18 INFO  : Device configured successfully with "F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit"
20:52:19 INFO  : Context for processor 'microblaze_0' is selected.
20:52:19 INFO  : Hardware design and registers information is loaded from 'F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:52:19 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:52:20 INFO  : Context for processor 'microblaze_0' is selected.
20:52:20 INFO  : System reset is completed.
20:52:23 INFO  : 'after 3000' command is executed.
20:52:24 INFO  : Context for processor 'microblaze_0' is selected.
20:52:24 INFO  : The application 'F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf' is downloaded to processor 'microblaze_0'.
20:52:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}
fpga -file F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf
----------------End of Script----------------

20:52:25 INFO  : Context for processor 'microblaze_0' is selected.
20:52:25 INFO  : 'con' command is executed.
20:52:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:52:25 INFO  : Launch script is exported to file 'F:\Documents\FPGA\Projects\microblaze\test123_system\_ide\scripts\systemdebugger_test123_system_standalone.tcl'
20:57:07 INFO  : Disconnected from the channel tcfchan#10.
20:57:12 INFO  : Checking for BSP changes to sync application flags for project 'test123'...
20:57:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:57:18 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AFF159A' is selected.
20:57:18 INFO  : 'jtag frequency' command is executed.
20:57:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}' command is executed.
20:57:19 INFO  : Device configured successfully with "F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit"
20:57:19 INFO  : Context for processor 'microblaze_0' is selected.
20:57:19 INFO  : Hardware design and registers information is loaded from 'F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:57:19 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:57:19 INFO  : Context for processor 'microblaze_0' is selected.
20:57:19 INFO  : System reset is completed.
20:57:22 INFO  : 'after 3000' command is executed.
20:57:22 INFO  : Context for processor 'microblaze_0' is selected.
20:57:22 INFO  : The application 'F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf' is downloaded to processor 'microblaze_0'.
20:57:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}
fpga -file F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf
----------------End of Script----------------

20:57:22 INFO  : Context for processor 'microblaze_0' is selected.
20:57:22 INFO  : 'con' command is executed.
20:57:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:57:22 INFO  : Launch script is exported to file 'F:\Documents\FPGA\Projects\microblaze\test123_system\_ide\scripts\systemdebugger_test123_system_standalone.tcl'
20:57:33 INFO  : Disconnected from the channel tcfchan#11.
20:57:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:57:33 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AFF159A' is selected.
20:57:33 INFO  : 'jtag frequency' command is executed.
20:57:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}' command is executed.
20:57:35 INFO  : Device configured successfully with "F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit"
20:57:35 INFO  : Context for processor 'microblaze_0' is selected.
20:57:35 INFO  : Hardware design and registers information is loaded from 'F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:57:35 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:57:35 INFO  : Context for processor 'microblaze_0' is selected.
20:57:35 INFO  : System reset is completed.
20:57:38 INFO  : 'after 3000' command is executed.
20:57:38 INFO  : Context for processor 'microblaze_0' is selected.
20:57:38 INFO  : The application 'F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf' is downloaded to processor 'microblaze_0'.
20:57:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}
fpga -file F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf
----------------End of Script----------------

20:57:38 INFO  : Context for processor 'microblaze_0' is selected.
20:57:38 INFO  : 'con' command is executed.
20:57:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:57:38 INFO  : Launch script is exported to file 'F:\Documents\FPGA\Projects\microblaze\test123_system\_ide\scripts\systemdebugger_test123_system_standalone.tcl'
20:57:43 INFO  : Disconnected from the channel tcfchan#12.
20:57:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:57:43 INFO  : Jtag cable 'Digilent Arty A7-35T 210319AFF159A' is selected.
20:57:43 INFO  : 'jtag frequency' command is executed.
20:57:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}' command is executed.
20:57:44 INFO  : Device configured successfully with "F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit"
20:57:45 INFO  : Context for processor 'microblaze_0' is selected.
20:57:45 INFO  : Hardware design and registers information is loaded from 'F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
20:57:45 INFO  : 'configparams mdm-detect-bscan-mask 2' command is executed.
20:57:45 INFO  : Context for processor 'microblaze_0' is selected.
20:57:45 INFO  : System reset is completed.
20:57:48 INFO  : 'after 3000' command is executed.
20:57:48 INFO  : Context for processor 'microblaze_0' is selected.
20:57:48 INFO  : The application 'F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf' is downloaded to processor 'microblaze_0'.
20:57:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Digilent Arty A7-35T 210319AFF159A" && level==0 && jtag_device_ctx=="jsn-Arty A7-35T-210319AFF159A-0362d093-0"}
fpga -file F:/Documents/FPGA/Projects/microblaze/test123/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
loadhw -hw F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -regs
configparams mdm-detect-bscan-mask 2
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
rst -system
after 3000
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
dow F:/Documents/FPGA/Projects/microblaze/test123/Debug/test123.elf
----------------End of Script----------------

20:57:48 INFO  : Context for processor 'microblaze_0' is selected.
20:57:48 INFO  : 'con' command is executed.
20:57:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*microblaze*#0" && bscan=="USER2" }
con
----------------End of Script----------------

20:57:48 INFO  : Launch script is exported to file 'F:\Documents\FPGA\Projects\microblaze\test123_system\_ide\scripts\systemdebugger_test123_system_standalone.tcl'
22:09:40 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
22:09:59 INFO  : Checking for BSP changes to sync application flags for project 'test123'...
22:09:59 ERROR : Failed to openhw "F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

22:09:59 ERROR : Failed to update application flags from BSP for 'test123'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.<init>(SDxSwPlatform.java:305)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.create(SDxSwPlatform.java:214)
	at com.xilinx.sdx.sdk.core.util.SdkPlatformHelper.getSwPlatform(SdkPlatformHelper.java:61)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.getSwPlatform(SdkMakefileGenerationListener.java:160)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:78)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
22:10:00 ERROR : Failed to compute checksum of hardware specification file used by project 'test123'
22:10:00 ERROR : Failed to openhw "F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

22:10:00 ERROR : Failed to openhw "F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

22:10:00 ERROR : Failed to openhw "F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

22:11:24 INFO  : Checking for BSP changes to sync application flags for project 'test123'...
22:11:24 ERROR : Failed to openhw "F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

22:11:24 ERROR : Failed to update application flags from BSP for 'test123'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.<init>(SDxSwPlatform.java:305)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.create(SDxSwPlatform.java:214)
	at com.xilinx.sdx.sdk.core.util.SdkPlatformHelper.getSwPlatform(SdkPlatformHelper.java:61)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.getSwPlatform(SdkMakefileGenerationListener.java:160)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:78)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
22:11:25 ERROR : Failed to compute checksum of hardware specification file used by project 'test123'
22:11:25 ERROR : Failed to openhw "F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

22:11:25 ERROR : Failed to openhw "F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

22:11:25 ERROR : Failed to openhw "F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

22:12:10 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
22:12:51 INFO  : Checking for BSP changes to sync application flags for project 'test123'...
22:12:51 ERROR : Failed to openhw "F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

22:12:51 ERROR : Failed to update application flags from BSP for 'test123'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.<init>(SDxSwPlatform.java:305)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.create(SDxSwPlatform.java:214)
	at com.xilinx.sdx.sdk.core.util.SdkPlatformHelper.getSwPlatform(SdkPlatformHelper.java:61)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.getSwPlatform(SdkMakefileGenerationListener.java:160)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:78)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63)
22:12:51 ERROR : Failed to compute checksum of hardware specification file used by project 'test123'
22:12:51 ERROR : Failed to openhw "F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

22:12:51 ERROR : Failed to openhw "F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

22:12:51 ERROR : Failed to openhw "F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

22:12:57 INFO  : Disconnected from the channel tcfchan#13.
23:04:24 INFO  : Launching XSCT server: xsct.bat -n  -interactive F:\Documents\FPGA\Projects\microblaze\temp_xsdb_launch_script.tcl
23:04:26 INFO  : XSCT server has started successfully.
23:04:26 INFO  : Successfully done setting XSCT server connection channel  
23:04:26 INFO  : plnx-install-location is set to ''
23:04:26 INFO  : Successfully done setting workspace for the tool. 
23:04:31 ERROR : Error encountered while initializing user repository paths
Reason: No Platforms Found.


23:04:31 INFO  : Platform repository initialization has completed.
23:04:31 INFO  : Registering command handlers for Vitis TCF services
23:04:32 INFO  : Successfully done query RDI_DATADIR 
23:05:03 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
23:05:28 INFO  : Checking for BSP changes to sync application flags for project 'test123'...
23:05:28 ERROR : Failed to get platform details for the project 'test123'. Cannot sync application flags.
23:05:42 ERROR : Error encountered while updating custom repository paths
Reason: No Platforms Found.


23:06:00 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
23:06:29 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
23:40:00 INFO  : Launching XSCT server: xsct.bat -n  -interactive F:\Documents\FPGA\Projects\microblaze\temp_xsdb_launch_script.tcl
23:40:04 INFO  : XSCT server has started successfully.
23:40:04 INFO  : plnx-install-location is set to ''
23:40:04 INFO  : Successfully done setting XSCT server connection channel  
23:40:04 INFO  : Successfully done setting workspace for the tool. 
23:40:07 ERROR : Error encountered while initializing user repository paths
Reason: No Platforms Found.


23:40:07 INFO  : Platform repository initialization has completed.
23:40:08 INFO  : Successfully done query RDI_DATADIR 
23:40:08 INFO  : Registering command handlers for Vitis TCF services
23:40:39 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
23:42:55 INFO  : Checking for BSP changes to sync application flags for project 'test123'...
23:42:55 ERROR : Failed to get platform details for the project 'test123'. Cannot sync application flags.
23:42:56 ERROR : The platform 'F:/Documents/FPGA/Projects/microblaze/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm' used by the system project 'test123_system' is not valid.
23:45:17 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
23:46:17 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
23:46:58 ERROR : Error encountered while updating custom repository paths
Reason: No Platforms Found.


01:46:52 INFO  : Launching XSCT server: xsct.bat -n  -interactive F:\Documents\FPGA\Projects\microblaze\temp_xsdb_launch_script.tcl
01:46:54 INFO  : XSCT server has started successfully.
01:46:54 INFO  : Successfully done setting XSCT server connection channel  
01:46:54 INFO  : plnx-install-location is set to ''
01:46:54 INFO  : Successfully done setting workspace for the tool. 
01:46:57 ERROR : Error encountered while initializing user repository paths
Reason: No Platforms Found.


01:46:57 INFO  : Platform repository initialization has completed.
01:46:58 INFO  : Successfully done query RDI_DATADIR 
01:46:58 INFO  : Registering command handlers for Vitis TCF services
01:56:15 INFO  : Checking for BSP changes to sync application flags for project 'test123'...
01:56:15 ERROR : Failed to get platform details for the project 'test123'. Cannot sync application flags.
01:57:58 INFO  : No changes in MSS file content so sources will not be generated.
01:58:20 INFO  : Hardware specification for platform project 'design_1_wrapper' is updated.
01:59:52 INFO  : Result from executing command 'getProjects': design_1_wrapper
01:59:52 INFO  : Result from executing command 'getPlatforms': 
