Original cmd-> /cluster/home/vlnitu/CA-Lab4-24-vlnitu/Pythia/bin/perceptron-no-multi-no-ship-1core --warmup_instructions=1000000 --simulation_instructions=10000000 --config=/cluster/home/vlnitu/CA-Lab4-24-vlnitu/Pythia/config/nopref.ini --mail-type=BEGIN,END  -traces /cluster/home/vlnitu/CA-Lab4-24-vlnitu/Pythia/traces/471.omnetpp-188B.champsimtrace.xz
*************************************************
   ChampSim Multicore Out-of-Order Simulator
   Last compiled: Nov 19 2024 20:10:11
*************************************************
parsing config file: /cluster/home/vlnitu/CA-Lab4-24-vlnitu/Pythia/config/nopref.ini
unable to parse section: , name: mail-type, value: BEGIN,END

trace_0 /cluster/home/vlnitu/CA-Lab4-24-vlnitu/Pythia/traces/471.omnetpp-188B.champsimtrace.xz
adding L2C_PREFETCHER: NONE
Initialize SHIP state
warmup_instructions 1000000
simulation_instructions 10000000
champsim_seed 227
measure_ipc 0
measure_ipc_epoch 1000
measure_dram_bw 1
measure_dram_bw_epoch 256
measure_cache_acc 1
measure_cache_acc_epoch 1024
l1d_perfect 0
l2c_perfect 0
llc_perfect 0
l1d_semi_perfect 0
l2c_semi_perfect 0
llc_semi_perfect 0
semi_perfect_cache_page_buffer_size 64

num_cpus 1
cpu_freq 4000
dram_io_freq 2400
page_size 4096
block_size 64
max_read_per_cycle 8
max_fill_per_cycle 1
dram_channels 1
log2_dram_channels 0
dram_ranks 1
dram_banks 8
dram_rows 65536
dram_columns 128
dram_row_size 8
dram_size 4096
dram_pages 1048576

fetch_width 6
decode_width 6
exec_width 4
lq_width 2
sq_width 2
retire_width 4
scheduler_size 128
branch_mispredict_penalty 20
rob_size 256
lq_size 72
sq_size 56
num_instr_destinations_sparc 4
num_instr_destinations 2
num_instr_sources 4

itlb_set 16
itlb_way 8
itlb_rq_size 16
itlb_wq_size 16
itlb_pq_size 0
itlb_mshr_size 8
itlb_latency 1

dtlb_set 16
dtlb_way 4
dtlb_rq_size 16
dtlb_wq_size 16
dtlb_pq_size 0
dtlb_mshr_size 8
dtlb_latency 1

stlb_set 128
stlb_way 12
stlb_rq_size 32
stlb_wq_size 32
stlb_pq_size 0
stlb_mshr_size 16
stlb_latency 8

l1i_size 32
l1i_set 64
l1i_way 8
l1i_rq_size 64
l1i_wq_size 64
l1i_pq_size 8
l1i_mshr_size 8
l1i_latency 1

l1d_size 32
l1d_set 64
l1d_way 8
l1d_rq_size 64
l1d_wq_size 64
l1d_pq_size 8
l1d_mshr_size 16
l1d_latency 4

l2c_size 256
l2c_set 512
l2c_way 8
l2c_rq_size 32
l2c_wq_size 32
l2c_pq_size 32
l2c_mshr_size 32
l2c_latency 10

llc_size 2048
llc_set 2048
llc_way 16
llc_rq_size 32
llc_wq_size 32
llc_pq_size 32
llc_mshr_size 64
llc_latency 20

dram_channel_width 8
dram_wq_size 64
dram_rq_size 64
tRP 15
tRCD 15
tCAS 12.5
dram_dbus_turn_around_time 30
dram_write_high_wm 56
dram_write_low_wm 48
min_dram_writes_per_switch 16
dram_mtps 2400
dram_dbus_return_time 13


Heartbeat CPU  0 instructions:    1000001 cycles:     653328 heartbeat IPC: 1.53063 cumulative IPC: 1.53063 (Simulation time: 0 hr 0 min 2 sec) 

Warmup complete CPU  0 instructions:    1000001 cycles:     653328 (Simulation time: 0 hr 0 min 2 sec) 

Heartbeat CPU  0 instructions:    2000001 cycles:    5061444 heartbeat IPC: 0.22685 cumulative IPC: 0.22685 (Simulation time: 0 hr 0 min 4 sec) 
Heartbeat CPU  0 instructions:    3000000 cycles:    9363116 heartbeat IPC: 0.23247 cumulative IPC: 0.22963 (Simulation time: 0 hr 0 min 6 sec) 
Heartbeat CPU  0 instructions:    4000000 cycles:   13201553 heartbeat IPC: 0.26052 cumulative IPC: 0.23908 (Simulation time: 0 hr 0 min 9 sec) 
Heartbeat CPU  0 instructions:    5000001 cycles:   16581503 heartbeat IPC: 0.29586 cumulative IPC: 0.25113 (Simulation time: 0 hr 0 min 11 sec) 
Heartbeat CPU  0 instructions:    6000000 cycles:   20550157 heartbeat IPC: 0.25197 cumulative IPC: 0.25130 (Simulation time: 0 hr 0 min 13 sec) 
Heartbeat CPU  0 instructions:    7000001 cycles:   25099630 heartbeat IPC: 0.21981 cumulative IPC: 0.24544 (Simulation time: 0 hr 0 min 16 sec) 
Heartbeat CPU  0 instructions:    8000000 cycles:   29283148 heartbeat IPC: 0.23903 cumulative IPC: 0.24450 (Simulation time: 0 hr 0 min 18 sec) 
Heartbeat CPU  0 instructions:    9000000 cycles:   33735024 heartbeat IPC: 0.22462 cumulative IPC: 0.24183 (Simulation time: 0 hr 0 min 20 sec) 
Heartbeat CPU  0 instructions:   10000001 cycles:   37736345 heartbeat IPC: 0.24992 cumulative IPC: 0.24270 (Simulation time: 0 hr 0 min 23 sec) 
Heartbeat CPU  0 instructions:   11000002 cycles:   41504821 heartbeat IPC: 0.26536 cumulative IPC: 0.24479 (Simulation time: 0 hr 0 min 25 sec) 
Finished CPU 0 instructions: 10000001 cycles: 40851493 cumulative IPC: 0.24479 (Simulation time: 0 hr 0 min 25 sec) 

ChampSim completed all CPUs

[ROI Statistics]
Core_0_instructions 10000001
Core_0_cycles 40851493
Core_0_IPC 0.24479

Core_0_branch_prediction_accuracy 97.33677
Core_0_branch_MPKI 4.84100
Core_0_average_ROB_occupancy_at_mispredict 113.00010

Core_0_L1D_total_access 3453050
Core_0_L1D_total_hit 3205446
Core_0_L1D_total_miss 247604
Core_0_L1D_loads 1890201
Core_0_L1D_load_hit 1675622
Core_0_L1D_load_miss 214579
Core_0_L1D_RFOs 1562849
Core_0_L1D_RFO_hit 1529824
Core_0_L1D_RFO_miss 33025
Core_0_L1D_prefetches 0
Core_0_L1D_prefetch_hit 0
Core_0_L1D_prefetch_miss 0
Core_0_L1D_writebacks 0
Core_0_L1D_writeback_hit 0
Core_0_L1D_writeback_miss 0
Core_0_L1D_prefetch_requested 0
Core_0_L1D_prefetch_dropped 0
Core_0_L1D_prefetch_issued 0
Core_0_L1D_prefetch_filled 0
Core_0_L1D_prefetch_useful 0
Core_0_L1D_prefetch_useless 0
Core_0_L1D_prefetch_late 0
Core_0_L1D_average_miss_latency 170.73589

Core_0_L1D_rq_access 2760948
Core_0_L1D_rq_forward 0
Core_0_L1D_rq_merged 834481
Core_0_L1D_rq_to_cache 1924705
Core_0_L1D_rq_full 0

Core_0_L1D_wq_access 1691068
Core_0_L1D_wq_forward 1762
Core_0_L1D_wq_merged 30805
Core_0_L1D_wq_to_cache 1660263
Core_0_L1D_wq_full 0

Core_0_L1D_pq_access 0
Core_0_L1D_pq_forward 0
Core_0_L1D_pq_merged 0
Core_0_L1D_pq_to_cache 0
Core_0_L1D_pq_full 0

Core_0_L1D_acc_epochs 35761
Core_0_L1D_acc_level_0 35761
Core_0_L1D_acc_level_1 0
Core_0_L1D_acc_level_2 0
Core_0_L1D_acc_level_3 0
Core_0_L1D_acc_level_4 0
Core_0_L1D_acc_level_5 0
Core_0_L1D_acc_level_6 0
Core_0_L1D_acc_level_7 0
Core_0_L1D_acc_level_8 0
Core_0_L1D_acc_level_9 0

Core_0_L1I_total_access 2797545
Core_0_L1I_total_hit 2797240
Core_0_L1I_total_miss 305
Core_0_L1I_loads 2797545
Core_0_L1I_load_hit 2797240
Core_0_L1I_load_miss 305
Core_0_L1I_RFOs 0
Core_0_L1I_RFO_hit 0
Core_0_L1I_RFO_miss 0
Core_0_L1I_prefetches 0
Core_0_L1I_prefetch_hit 0
Core_0_L1I_prefetch_miss 0
Core_0_L1I_writebacks 0
Core_0_L1I_writeback_hit 0
Core_0_L1I_writeback_miss 0
Core_0_L1I_prefetch_requested 0
Core_0_L1I_prefetch_dropped 0
Core_0_L1I_prefetch_issued 0
Core_0_L1I_prefetch_filled 0
Core_0_L1I_prefetch_useful 0
Core_0_L1I_prefetch_useless 0
Core_0_L1I_prefetch_late 0
Core_0_L1I_average_miss_latency 203.12787

Core_0_L1I_rq_access 10000105
Core_0_L1I_rq_forward 0
Core_0_L1I_rq_merged 7202481
Core_0_L1I_rq_to_cache 2797624
Core_0_L1I_rq_full 0

Core_0_L1I_wq_access 0
Core_0_L1I_wq_forward 0
Core_0_L1I_wq_merged 0
Core_0_L1I_wq_to_cache 0
Core_0_L1I_wq_full 0

Core_0_L1I_pq_access 0
Core_0_L1I_pq_forward 0
Core_0_L1I_pq_merged 0
Core_0_L1I_pq_to_cache 0
Core_0_L1I_pq_full 0

Core_0_L1I_acc_epochs 35761
Core_0_L1I_acc_level_0 35761
Core_0_L1I_acc_level_1 0
Core_0_L1I_acc_level_2 0
Core_0_L1I_acc_level_3 0
Core_0_L1I_acc_level_4 0
Core_0_L1I_acc_level_5 0
Core_0_L1I_acc_level_6 0
Core_0_L1I_acc_level_7 0
Core_0_L1I_acc_level_8 0
Core_0_L1I_acc_level_9 0

Core_0_L2C_total_access 355433
Core_0_L2C_total_hit 131222
Core_0_L2C_total_miss 224211
Core_0_L2C_loads 214878
Core_0_L2C_load_hit 23226
Core_0_L2C_load_miss 191652
Core_0_L2C_RFOs 33024
Core_0_L2C_RFO_hit 891
Core_0_L2C_RFO_miss 32133
Core_0_L2C_prefetches 0
Core_0_L2C_prefetch_hit 0
Core_0_L2C_prefetch_miss 0
Core_0_L2C_writebacks 107531
Core_0_L2C_writeback_hit 107105
Core_0_L2C_writeback_miss 426
Core_0_L2C_prefetch_requested 0
Core_0_L2C_prefetch_dropped 0
Core_0_L2C_prefetch_issued 0
Core_0_L2C_prefetch_filled 0
Core_0_L2C_prefetch_useful 0
Core_0_L2C_prefetch_useless 0
Core_0_L2C_prefetch_late 0
Core_0_L2C_average_miss_latency 171.41416

Core_0_L2C_rq_access 247909
Core_0_L2C_rq_forward 0
Core_0_L2C_rq_merged 0
Core_0_L2C_rq_to_cache 247902
Core_0_L2C_rq_full 0

Core_0_L2C_wq_access 107531
Core_0_L2C_wq_forward 7
Core_0_L2C_wq_merged 0
Core_0_L2C_wq_to_cache 107531
Core_0_L2C_wq_full 0

Core_0_L2C_pq_access 0
Core_0_L2C_pq_forward 0
Core_0_L2C_pq_merged 0
Core_0_L2C_pq_to_cache 0
Core_0_L2C_pq_full 0

Core_0_L2C_acc_epochs 35761
Core_0_L2C_acc_level_0 35761
Core_0_L2C_acc_level_1 0
Core_0_L2C_acc_level_2 0
Core_0_L2C_acc_level_3 0
Core_0_L2C_acc_level_4 0
Core_0_L2C_acc_level_5 0
Core_0_L2C_acc_level_6 0
Core_0_L2C_acc_level_7 0
Core_0_L2C_acc_level_8 0
Core_0_L2C_acc_level_9 0

Core_0_LLC_total_access 323561
Core_0_LLC_total_hit 108470
Core_0_LLC_total_miss 215091
Core_0_LLC_loads 191652
Core_0_LLC_load_hit 39022
Core_0_LLC_load_miss 152630
Core_0_LLC_RFOs 32133
Core_0_LLC_RFO_hit 6396
Core_0_LLC_RFO_miss 25737
Core_0_LLC_prefetches 0
Core_0_LLC_prefetch_hit 0
Core_0_LLC_prefetch_miss 0
Core_0_LLC_writebacks 99776
Core_0_LLC_writeback_hit 63052
Core_0_LLC_writeback_miss 36724
Core_0_LLC_prefetch_requested 0
Core_0_LLC_prefetch_dropped 0
Core_0_LLC_prefetch_issued 0
Core_0_LLC_prefetch_filled 0
Core_0_LLC_prefetch_useful 0
Core_0_LLC_prefetch_useless 0
Core_0_LLC_prefetch_late 0
Core_0_LLC_average_miss_latency 144.40951

Core_0_LLC_rq_access 223785
Core_0_LLC_rq_forward 0
Core_0_LLC_rq_merged 0
Core_0_LLC_rq_to_cache 223785
Core_0_LLC_rq_full 0

Core_0_LLC_wq_access 99776
Core_0_LLC_wq_forward 0
Core_0_LLC_wq_merged 0
Core_0_LLC_wq_to_cache 99776
Core_0_LLC_wq_full 0

Core_0_LLC_pq_access 0
Core_0_LLC_pq_forward 0
Core_0_LLC_pq_merged 0
Core_0_LLC_pq_to_cache 0
Core_0_LLC_pq_full 0

Core_0_LLC_acc_epochs 40533
Core_0_LLC_acc_level_0 40533
Core_0_LLC_acc_level_1 0
Core_0_LLC_acc_level_2 0
Core_0_LLC_acc_level_3 0
Core_0_LLC_acc_level_4 0
Core_0_LLC_acc_level_5 0
Core_0_LLC_acc_level_6 0
Core_0_LLC_acc_level_7 0
Core_0_LLC_acc_level_8 0
Core_0_LLC_acc_level_9 0

Core_0_major_page_fault 0
Core_0_minor_page_fault 16325

Channel_0_RQ_row_buffer_hit 31980
Channel_0_RQ_row_buffer_miss 146387
Channel_0_WQ_row_buffer_hit 13164
Channel_0_WQ_row_buffer_miss 45811
Channel_0_WQ_full 0
Channel_0_dbus_congested 55636

avg_congested_cycle 10

DRAM_bw_pochs 162129
DRAM_bw_level_0 157680
DRAM_bw_level_1 4447
DRAM_bw_level_2 2
DRAM_bw_level_3 0
