!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_PROGRAM_AUTHOR	Darren Hiebert	/dhiebert@users.sourceforge.net/
!_TAG_PROGRAM_NAME	Exuberant Ctags	//
!_TAG_PROGRAM_URL	http://ctags.sourceforge.net	/official site/
!_TAG_PROGRAM_VERSION	5.8	//
A0	../CMSIS/Include/arm_math.h	/^    float32_t A0;          \/**< The derived gain, A0 = Kp + Ki + Kd . *\/$/;"	m	struct:__anon38	access:public
A0	../CMSIS/Include/arm_math.h	/^    q15_t A0; 	 \/**< The derived gain, A0 = Kp + Ki + Kd . *\/$/;"	m	struct:__anon36	access:public
A0	../CMSIS/Include/arm_math.h	/^    q31_t A0;            \/**< The derived gain, A0 = Kp + Ki + Kd . *\/$/;"	m	struct:__anon37	access:public
A1	../CMSIS/Include/arm_math.h	/^	q15_t A1;$/;"	m	struct:__anon36	access:public
A1	../CMSIS/Include/arm_math.h	/^    float32_t A1;          \/**< The derived gain, A1 = -Kp - 2Kd. *\/$/;"	m	struct:__anon38	access:public
A1	../CMSIS/Include/arm_math.h	/^    q31_t A1;            \/**< The derived gain, A1 = -Kp - 2Kd. *\/$/;"	m	struct:__anon37	access:public
A1	../CMSIS/Include/arm_math.h	/^    q31_t A1;           \/**< The derived gain A1 = -Kp - 2Kd | Kd.*\/$/;"	m	struct:__anon36	access:public
A2	../CMSIS/Include/arm_math.h	/^	q15_t A2;$/;"	m	struct:__anon36	access:public
A2	../CMSIS/Include/arm_math.h	/^    float32_t A2;          \/**< The derived gain, A2 = Kd . *\/$/;"	m	struct:__anon38	access:public
A2	../CMSIS/Include/arm_math.h	/^    q31_t A2;            \/**< The derived gain, A2 = Kd . *\/$/;"	m	struct:__anon37	access:public
AACI_IRQHandler	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM0.s	/^AACI_IRQHandler$/;"	l
AACI_IRQHandler	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM3.s	/^AACI_IRQHandler$/;"	l
AACI_IRQHandler	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM4.s	/^AACI_IRQHandler$/;"	l
ACPR	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t ACPR;                    \/*!< Offset: 0x010 (R\/W)  Asynchronous Clock Prescaler Register *\/$/;"	m	struct:__anon22	access:public
ACPR	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t ACPR;                    \/*!< Offset: 0x010 (R\/W)  Asynchronous Clock Prescaler Register *\/$/;"	m	struct:__anon92	access:public
ACPR	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t ACPR;                    \/*!< Offset: 0x010 (R\/W)  Asynchronous Clock Prescaler Register *\/$/;"	m	struct:__anon124	access:public
ACR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t ACR;          \/*!< FLASH access control register,              Address offset: 0x00 *\/$/;"	m	struct:__anon154	access:public
ACTLR	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t ACTLR;                   \/*!< Offset: 0x008 (R\/W)  Auxiliary Control Register      *\/$/;"	m	struct:__anon17	access:public
ACTLR	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t ACTLR;                   \/*!< Offset: 0x008 (R\/W)  Auxiliary Control Register              *\/$/;"	m	struct:__anon87	access:public
ACTLR	../CMSIS/Include/core_sc000.h	/^  __IO uint32_t ACTLR;                   \/*!< Offset: 0x008 (R\/W)  Auxiliary Control Register      *\/$/;"	m	struct:__anon106	access:public
ADC1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	956;"	d
ADC1_ADDRESS	../tim_adc/adc.h	4;"	d
ADC1_BASE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	881;"	d
ADC1_DR_Address	../tim_adc/main.h	47;"	d
ADC1_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/arm/startup_stm32f37x.s	/^ADC1_IRQHandler                                         $/;"	l
ADC1_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/iar/startup_stm32f37x.s	/^ADC1_IRQHandler  $/;"	l
ADC1_IRQHandler	../tim_adc/stm32f37x_it.c	/^void ADC1_IRQHandler(void)$/;"	f	signature:(void)
ADC1_IRQn	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  ADC1_IRQn                   = 18,     \/*!< ADC1 Interrupts                                                   *\/$/;"	e	enum:IRQn
ADCCLK_Frequency	../inc/stm32f37x_rcc.h	/^  uint32_t ADCCLK_Frequency;$/;"	m	struct:__anon183	access:public
ADCPrescTable	../src/stm32f37x_rcc.c	/^static __I uint8_t ADCPrescTable[4] = {2, 4, 6, 8};$/;"	v	file:
ADC_AnalogWatchdogCmd	../inc/stm32f37x_adc.h	/^void ADC_AnalogWatchdogCmd(ADC_TypeDef* ADCx, uint32_t ADC_AnalogWatchdog);$/;"	p	signature:(ADC_TypeDef* ADCx, uint32_t ADC_AnalogWatchdog)
ADC_AnalogWatchdogCmd	../src/stm32f37x_adc.c	/^void ADC_AnalogWatchdogCmd(ADC_TypeDef* ADCx, uint32_t ADC_AnalogWatchdog)$/;"	f	signature:(ADC_TypeDef* ADCx, uint32_t ADC_AnalogWatchdog)
ADC_AnalogWatchdogSingleChannelConfig	../inc/stm32f37x_adc.h	/^void ADC_AnalogWatchdogSingleChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel);$/;"	p	signature:(ADC_TypeDef* ADCx, uint8_t ADC_Channel)
ADC_AnalogWatchdogSingleChannelConfig	../src/stm32f37x_adc.c	/^void ADC_AnalogWatchdogSingleChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel)$/;"	f	signature:(ADC_TypeDef* ADCx, uint8_t ADC_Channel)
ADC_AnalogWatchdogThresholdsConfig	../inc/stm32f37x_adc.h	/^void ADC_AnalogWatchdogThresholdsConfig(ADC_TypeDef* ADCx, uint16_t HighThreshold, uint16_t LowThreshold);$/;"	p	signature:(ADC_TypeDef* ADCx, uint16_t HighThreshold, uint16_t LowThreshold)
ADC_AnalogWatchdogThresholdsConfig	../src/stm32f37x_adc.c	/^void ADC_AnalogWatchdogThresholdsConfig(ADC_TypeDef* ADCx, uint16_t HighThreshold,$/;"	f	signature:(ADC_TypeDef* ADCx, uint16_t HighThreshold, uint16_t LowThreshold)
ADC_AnalogWatchdog_AllInjecEnable	../inc/stm32f37x_adc.h	256;"	d
ADC_AnalogWatchdog_AllRegAllInjecEnable	../inc/stm32f37x_adc.h	257;"	d
ADC_AnalogWatchdog_AllRegEnable	../inc/stm32f37x_adc.h	255;"	d
ADC_AnalogWatchdog_None	../inc/stm32f37x_adc.h	258;"	d
ADC_AnalogWatchdog_SingleInjecEnable	../inc/stm32f37x_adc.h	253;"	d
ADC_AnalogWatchdog_SingleRegEnable	../inc/stm32f37x_adc.h	252;"	d
ADC_AnalogWatchdog_SingleRegOrInjecEnable	../inc/stm32f37x_adc.h	254;"	d
ADC_AutoInjectedConvCmd	../inc/stm32f37x_adc.h	/^void ADC_AutoInjectedConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState);$/;"	p	signature:(ADC_TypeDef* ADCx, FunctionalState NewState)
ADC_AutoInjectedConvCmd	../src/stm32f37x_adc.c	/^void ADC_AutoInjectedConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)$/;"	f	signature:(ADC_TypeDef* ADCx, FunctionalState NewState)
ADC_CR1_AWDCH	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1023;"	d
ADC_CR1_AWDCH_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1024;"	d
ADC_CR1_AWDCH_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1025;"	d
ADC_CR1_AWDCH_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1026;"	d
ADC_CR1_AWDCH_3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1027;"	d
ADC_CR1_AWDCH_4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1028;"	d
ADC_CR1_AWDEN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1042;"	d
ADC_CR1_AWDIE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1030;"	d
ADC_CR1_AWDSGL	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1033;"	d
ADC_CR1_DISCEN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1035;"	d
ADC_CR1_DISCNUM	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1037;"	d
ADC_CR1_DISCNUM_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1038;"	d
ADC_CR1_DISCNUM_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1039;"	d
ADC_CR1_DISCNUM_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1040;"	d
ADC_CR1_EOCIE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1029;"	d
ADC_CR1_JAUTO	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1034;"	d
ADC_CR1_JAWDEN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1041;"	d
ADC_CR1_JDISCEN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1036;"	d
ADC_CR1_JEOCIE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1031;"	d
ADC_CR1_SCAN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1032;"	d
ADC_CR2_ADON	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1045;"	d
ADC_CR2_ALIGN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1050;"	d
ADC_CR2_CAL	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1047;"	d
ADC_CR2_CLEAR_MASK	../src/stm32f37x_adc.c	99;"	d	file:
ADC_CR2_CONT	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1046;"	d
ADC_CR2_DMA	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1049;"	d
ADC_CR2_EXTSEL	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1056;"	d
ADC_CR2_EXTSEL_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1057;"	d
ADC_CR2_EXTSEL_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1058;"	d
ADC_CR2_EXTSEL_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1059;"	d
ADC_CR2_EXTTRIG	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1060;"	d
ADC_CR2_JEXTSEL	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1051;"	d
ADC_CR2_JEXTSEL_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1052;"	d
ADC_CR2_JEXTSEL_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1053;"	d
ADC_CR2_JEXTSEL_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1054;"	d
ADC_CR2_JEXTTRIG	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1055;"	d
ADC_CR2_JSWSTART	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1061;"	d
ADC_CR2_RSTCAL	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1048;"	d
ADC_CR2_SWSTART	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1062;"	d
ADC_CR2_TSVREFE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1063;"	d
ADC_Channel_0	../inc/stm32f37x_adc.h	134;"	d
ADC_Channel_1	../inc/stm32f37x_adc.h	135;"	d
ADC_Channel_10	../inc/stm32f37x_adc.h	144;"	d
ADC_Channel_11	../inc/stm32f37x_adc.h	145;"	d
ADC_Channel_12	../inc/stm32f37x_adc.h	146;"	d
ADC_Channel_13	../inc/stm32f37x_adc.h	147;"	d
ADC_Channel_14	../inc/stm32f37x_adc.h	148;"	d
ADC_Channel_15	../inc/stm32f37x_adc.h	149;"	d
ADC_Channel_16	../inc/stm32f37x_adc.h	150;"	d
ADC_Channel_17	../inc/stm32f37x_adc.h	151;"	d
ADC_Channel_18	../inc/stm32f37x_adc.h	152;"	d
ADC_Channel_2	../inc/stm32f37x_adc.h	136;"	d
ADC_Channel_3	../inc/stm32f37x_adc.h	137;"	d
ADC_Channel_4	../inc/stm32f37x_adc.h	138;"	d
ADC_Channel_5	../inc/stm32f37x_adc.h	139;"	d
ADC_Channel_6	../inc/stm32f37x_adc.h	140;"	d
ADC_Channel_7	../inc/stm32f37x_adc.h	141;"	d
ADC_Channel_8	../inc/stm32f37x_adc.h	142;"	d
ADC_Channel_9	../inc/stm32f37x_adc.h	143;"	d
ADC_Channel_TempSensor	../inc/stm32f37x_adc.h	154;"	d
ADC_Channel_Vbat	../inc/stm32f37x_adc.h	156;"	d
ADC_Channel_Vrefint	../inc/stm32f37x_adc.h	155;"	d
ADC_ClearFlag	../inc/stm32f37x_adc.h	/^void ADC_ClearFlag(ADC_TypeDef* ADCx, uint8_t ADC_FLAG);$/;"	p	signature:(ADC_TypeDef* ADCx, uint8_t ADC_FLAG)
ADC_ClearFlag	../src/stm32f37x_adc.c	/^void ADC_ClearFlag(ADC_TypeDef* ADCx, uint8_t ADC_FLAG)$/;"	f	signature:(ADC_TypeDef* ADCx, uint8_t ADC_FLAG)
ADC_ClearITPendingBit	../inc/stm32f37x_adc.h	/^void ADC_ClearITPendingBit(ADC_TypeDef* ADCx, uint16_t ADC_IT);$/;"	p	signature:(ADC_TypeDef* ADCx, uint16_t ADC_IT)
ADC_ClearITPendingBit	../src/stm32f37x_adc.c	/^void ADC_ClearITPendingBit(ADC_TypeDef* ADCx, uint16_t ADC_IT)$/;"	f	signature:(ADC_TypeDef* ADCx, uint16_t ADC_IT)
ADC_Cmd	../inc/stm32f37x_adc.h	/^void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState);$/;"	p	signature:(ADC_TypeDef* ADCx, FunctionalState NewState)
ADC_Cmd	../src/stm32f37x_adc.c	/^void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)$/;"	f	signature:(ADC_TypeDef* ADCx, FunctionalState NewState)
ADC_Config	../tim_adc/adc.c	/^void ADC_Config(void)$/;"	f	signature:(void)
ADC_Config	../tim_adc/adc.h	/^void ADC_Config(void);$/;"	p	signature:(void)
ADC_ContinuousConvMode	../inc/stm32f37x_adc.h	/^  FunctionalState ADC_ContinuousConvMode; \/*!< Specifies whether the conversion is performed in$/;"	m	struct:__anon176	access:public
ADC_ContinuousModeCmd	../inc/stm32f37x_adc.h	/^void ADC_ContinuousModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState);$/;"	p	signature:(ADC_TypeDef* ADCx, FunctionalState NewState)
ADC_ContinuousModeCmd	../src/stm32f37x_adc.c	/^void ADC_ContinuousModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState)$/;"	f	signature:(ADC_TypeDef* ADCx, FunctionalState NewState)
ADC_ConvertedValue	../tim_adc/adc.h	/^volatile uint16_t ADC_ConvertedValue;$/;"	v
ADC_DMACmd	../inc/stm32f37x_adc.h	/^void ADC_DMACmd(ADC_TypeDef* ADCx, FunctionalState NewState);$/;"	p	signature:(ADC_TypeDef* ADCx, FunctionalState NewState)
ADC_DMACmd	../src/stm32f37x_adc.c	/^void ADC_DMACmd(ADC_TypeDef* ADCx, FunctionalState NewState)$/;"	f	signature:(ADC_TypeDef* ADCx, FunctionalState NewState)
ADC_DR_DATA	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1308;"	d
ADC_DataAlign	../inc/stm32f37x_adc.h	/^  uint32_t ADC_DataAlign;                 \/*!< Specifies whether the ADC data alignment is left or right.$/;"	m	struct:__anon176	access:public
ADC_DataAlign_Left	../inc/stm32f37x_adc.h	122;"	d
ADC_DataAlign_Right	../inc/stm32f37x_adc.h	121;"	d
ADC_DeInit	../inc/stm32f37x_adc.h	/^void ADC_DeInit(ADC_TypeDef* ADCx);$/;"	p	signature:(ADC_TypeDef* ADCx)
ADC_DeInit	../src/stm32f37x_adc.c	/^void ADC_DeInit(ADC_TypeDef* ADCx)$/;"	f	signature:(ADC_TypeDef* ADCx)
ADC_DiscModeChannelCountConfig	../inc/stm32f37x_adc.h	/^void ADC_DiscModeChannelCountConfig(ADC_TypeDef* ADCx, uint8_t Number);$/;"	p	signature:(ADC_TypeDef* ADCx, uint8_t Number)
ADC_DiscModeChannelCountConfig	../src/stm32f37x_adc.c	/^void ADC_DiscModeChannelCountConfig(ADC_TypeDef* ADCx, uint8_t Number)$/;"	f	signature:(ADC_TypeDef* ADCx, uint8_t Number)
ADC_DiscModeCmd	../inc/stm32f37x_adc.h	/^void ADC_DiscModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState);$/;"	p	signature:(ADC_TypeDef* ADCx, FunctionalState NewState)
ADC_DiscModeCmd	../src/stm32f37x_adc.c	/^void ADC_DiscModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState)$/;"	f	signature:(ADC_TypeDef* ADCx, FunctionalState NewState)
ADC_ExternalTrigConv	../inc/stm32f37x_adc.h	/^  uint32_t ADC_ExternalTrigConv;          \/*!< Defines the external trigger used to start the analog$/;"	m	struct:__anon176	access:public
ADC_ExternalTrigConvCmd	../inc/stm32f37x_adc.h	/^void ADC_ExternalTrigConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState);$/;"	p	signature:(ADC_TypeDef* ADCx, FunctionalState NewState)
ADC_ExternalTrigConvCmd	../src/stm32f37x_adc.c	/^void ADC_ExternalTrigConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)$/;"	f	signature:(ADC_TypeDef* ADCx, FunctionalState NewState)
ADC_ExternalTrigConv_Ext_IT11	../inc/stm32f37x_adc.h	101;"	d
ADC_ExternalTrigConv_None	../inc/stm32f37x_adc.h	102;"	d
ADC_ExternalTrigConv_T19_CC3	../inc/stm32f37x_adc.h	96;"	d
ADC_ExternalTrigConv_T19_CC4	../inc/stm32f37x_adc.h	97;"	d
ADC_ExternalTrigConv_T19_TRGO	../inc/stm32f37x_adc.h	95;"	d
ADC_ExternalTrigConv_T2_CC2	../inc/stm32f37x_adc.h	98;"	d
ADC_ExternalTrigConv_T3_TRGO	../inc/stm32f37x_adc.h	99;"	d
ADC_ExternalTrigConv_T4_CC4	../inc/stm32f37x_adc.h	100;"	d
ADC_ExternalTrigInjecConv_Ext_IT15	../inc/stm32f37x_adc.h	216;"	d
ADC_ExternalTrigInjecConv_None	../inc/stm32f37x_adc.h	217;"	d
ADC_ExternalTrigInjecConv_T19_CC1	../inc/stm32f37x_adc.h	210;"	d
ADC_ExternalTrigInjecConv_T19_CC2	../inc/stm32f37x_adc.h	211;"	d
ADC_ExternalTrigInjecConv_T2_CC1	../inc/stm32f37x_adc.h	213;"	d
ADC_ExternalTrigInjecConv_T2_TRGO	../inc/stm32f37x_adc.h	212;"	d
ADC_ExternalTrigInjecConv_T3_CC4	../inc/stm32f37x_adc.h	214;"	d
ADC_ExternalTrigInjecConv_T4_TRGO	../inc/stm32f37x_adc.h	215;"	d
ADC_ExternalTrigInjectedConvCmd	../inc/stm32f37x_adc.h	/^void ADC_ExternalTrigInjectedConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState);$/;"	p	signature:(ADC_TypeDef* ADCx, FunctionalState NewState)
ADC_ExternalTrigInjectedConvCmd	../src/stm32f37x_adc.c	/^void ADC_ExternalTrigInjectedConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)$/;"	f	signature:(ADC_TypeDef* ADCx, FunctionalState NewState)
ADC_ExternalTrigInjectedConvConfig	../inc/stm32f37x_adc.h	/^void ADC_ExternalTrigInjectedConvConfig(ADC_TypeDef* ADCx, uint32_t ADC_ExternalTrigInjecConv);$/;"	p	signature:(ADC_TypeDef* ADCx, uint32_t ADC_ExternalTrigInjecConv)
ADC_ExternalTrigInjectedConvConfig	../src/stm32f37x_adc.c	/^void ADC_ExternalTrigInjectedConvConfig(ADC_TypeDef* ADCx, uint32_t ADC_ExternalTrigInjecConv)$/;"	f	signature:(ADC_TypeDef* ADCx, uint32_t ADC_ExternalTrigInjecConv)
ADC_FLAG_AWD	../inc/stm32f37x_adc.h	291;"	d
ADC_FLAG_EOC	../inc/stm32f37x_adc.h	292;"	d
ADC_FLAG_JEOC	../inc/stm32f37x_adc.h	293;"	d
ADC_FLAG_JSTRT	../inc/stm32f37x_adc.h	294;"	d
ADC_FLAG_STRT	../inc/stm32f37x_adc.h	295;"	d
ADC_GetCalibrationStatus	../inc/stm32f37x_adc.h	/^FlagStatus ADC_GetCalibrationStatus(ADC_TypeDef* ADCx);$/;"	p	signature:(ADC_TypeDef* ADCx)
ADC_GetCalibrationStatus	../src/stm32f37x_adc.c	/^FlagStatus ADC_GetCalibrationStatus(ADC_TypeDef* ADCx)$/;"	f	signature:(ADC_TypeDef* ADCx)
ADC_GetConversionValue	../inc/stm32f37x_adc.h	/^uint16_t ADC_GetConversionValue(ADC_TypeDef* ADCx);$/;"	p	signature:(ADC_TypeDef* ADCx)
ADC_GetConversionValue	../src/stm32f37x_adc.c	/^uint16_t ADC_GetConversionValue(ADC_TypeDef* ADCx)$/;"	f	signature:(ADC_TypeDef* ADCx)
ADC_GetFlagStatus	../inc/stm32f37x_adc.h	/^FlagStatus ADC_GetFlagStatus(ADC_TypeDef* ADCx, uint8_t ADC_FLAG);$/;"	p	signature:(ADC_TypeDef* ADCx, uint8_t ADC_FLAG)
ADC_GetFlagStatus	../src/stm32f37x_adc.c	/^FlagStatus ADC_GetFlagStatus(ADC_TypeDef* ADCx, uint8_t ADC_FLAG)$/;"	f	signature:(ADC_TypeDef* ADCx, uint8_t ADC_FLAG)
ADC_GetITStatus	../inc/stm32f37x_adc.h	/^ITStatus ADC_GetITStatus(ADC_TypeDef* ADCx, uint16_t ADC_IT);$/;"	p	signature:(ADC_TypeDef* ADCx, uint16_t ADC_IT)
ADC_GetITStatus	../src/stm32f37x_adc.c	/^ITStatus ADC_GetITStatus(ADC_TypeDef* ADCx, uint16_t ADC_IT)$/;"	f	signature:(ADC_TypeDef* ADCx, uint16_t ADC_IT)
ADC_GetInjectedConversionValue	../inc/stm32f37x_adc.h	/^uint16_t ADC_GetInjectedConversionValue(ADC_TypeDef* ADCx, uint8_t ADC_InjectedChannel);$/;"	p	signature:(ADC_TypeDef* ADCx, uint8_t ADC_InjectedChannel)
ADC_GetInjectedConversionValue	../src/stm32f37x_adc.c	/^uint16_t ADC_GetInjectedConversionValue(ADC_TypeDef* ADCx, uint8_t ADC_InjectedChannel)$/;"	f	signature:(ADC_TypeDef* ADCx, uint8_t ADC_InjectedChannel)
ADC_GetResetCalibrationStatus	../inc/stm32f37x_adc.h	/^FlagStatus ADC_GetResetCalibrationStatus(ADC_TypeDef* ADCx);$/;"	p	signature:(ADC_TypeDef* ADCx)
ADC_GetResetCalibrationStatus	../src/stm32f37x_adc.c	/^FlagStatus ADC_GetResetCalibrationStatus(ADC_TypeDef* ADCx)$/;"	f	signature:(ADC_TypeDef* ADCx)
ADC_GetSoftwareStartConvStatus	../inc/stm32f37x_adc.h	/^FlagStatus ADC_GetSoftwareStartConvStatus(ADC_TypeDef* ADCx);$/;"	p	signature:(ADC_TypeDef* ADCx)
ADC_GetSoftwareStartConvStatus	../src/stm32f37x_adc.c	/^FlagStatus ADC_GetSoftwareStartConvStatus(ADC_TypeDef* ADCx)$/;"	f	signature:(ADC_TypeDef* ADCx)
ADC_GetSoftwareStartInjectedConvCmdStatus	../inc/stm32f37x_adc.h	/^FlagStatus ADC_GetSoftwareStartInjectedConvCmdStatus(ADC_TypeDef* ADCx);$/;"	p	signature:(ADC_TypeDef* ADCx)
ADC_GetSoftwareStartInjectedConvCmdStatus	../src/stm32f37x_adc.c	/^FlagStatus ADC_GetSoftwareStartInjectedConvCmdStatus(ADC_TypeDef* ADCx)$/;"	f	signature:(ADC_TypeDef* ADCx)
ADC_HTR_HT	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1154;"	d
ADC_ITConfig	../inc/stm32f37x_adc.h	/^void ADC_ITConfig(ADC_TypeDef* ADCx, uint16_t ADC_IT, FunctionalState NewState);$/;"	p	signature:(ADC_TypeDef* ADCx, uint16_t ADC_IT, FunctionalState NewState)
ADC_ITConfig	../src/stm32f37x_adc.c	/^void ADC_ITConfig(ADC_TypeDef* ADCx, uint16_t ADC_IT, FunctionalState NewState)$/;"	f	signature:(ADC_TypeDef* ADCx, uint16_t ADC_IT, FunctionalState NewState)
ADC_IT_AWD	../inc/stm32f37x_adc.h	276;"	d
ADC_IT_EOC	../inc/stm32f37x_adc.h	275;"	d
ADC_IT_JEOC	../inc/stm32f37x_adc.h	277;"	d
ADC_Init	../inc/stm32f37x_adc.h	/^void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct);$/;"	p	signature:(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
ADC_Init	../src/stm32f37x_adc.c	/^void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)$/;"	f	signature:(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
ADC_InitTypeDef	../inc/stm32f37x_adc.h	/^}ADC_InitTypeDef;$/;"	t	typeref:struct:__anon176
ADC_InjectedChannelConfig	../inc/stm32f37x_adc.h	/^void ADC_InjectedChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime);$/;"	p	signature:(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
ADC_InjectedChannelConfig	../src/stm32f37x_adc.c	/^void ADC_InjectedChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)$/;"	f	signature:(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
ADC_InjectedChannel_1	../inc/stm32f37x_adc.h	236;"	d
ADC_InjectedChannel_2	../inc/stm32f37x_adc.h	237;"	d
ADC_InjectedChannel_3	../inc/stm32f37x_adc.h	238;"	d
ADC_InjectedChannel_4	../inc/stm32f37x_adc.h	239;"	d
ADC_InjectedDiscModeCmd	../inc/stm32f37x_adc.h	/^void ADC_InjectedDiscModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState);$/;"	p	signature:(ADC_TypeDef* ADCx, FunctionalState NewState)
ADC_InjectedDiscModeCmd	../src/stm32f37x_adc.c	/^void ADC_InjectedDiscModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState)$/;"	f	signature:(ADC_TypeDef* ADCx, FunctionalState NewState)
ADC_InjectedSequencerLengthConfig	../inc/stm32f37x_adc.h	/^void ADC_InjectedSequencerLengthConfig(ADC_TypeDef* ADCx, uint8_t Length);$/;"	p	signature:(ADC_TypeDef* ADCx, uint8_t Length)
ADC_InjectedSequencerLengthConfig	../src/stm32f37x_adc.c	/^void ADC_InjectedSequencerLengthConfig(ADC_TypeDef* ADCx, uint8_t Length)$/;"	f	signature:(ADC_TypeDef* ADCx, uint8_t Length)
ADC_JDR1_JDATA	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1296;"	d
ADC_JDR2_JDATA	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1299;"	d
ADC_JDR3_JDATA	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1302;"	d
ADC_JDR4_JDATA	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1305;"	d
ADC_JDR_OFFSET	../src/stm32f37x_adc.c	107;"	d	file:
ADC_JOFR1_JOFFSET1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1142;"	d
ADC_JOFR2_JOFFSET2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1145;"	d
ADC_JOFR3_JOFFSET3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1148;"	d
ADC_JOFR4_JOFFSET4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1151;"	d
ADC_JSQR_JL	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1291;"	d
ADC_JSQR_JL_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1292;"	d
ADC_JSQR_JL_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1293;"	d
ADC_JSQR_JSQ1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1267;"	d
ADC_JSQR_JSQ1_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1268;"	d
ADC_JSQR_JSQ1_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1269;"	d
ADC_JSQR_JSQ1_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1270;"	d
ADC_JSQR_JSQ1_3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1271;"	d
ADC_JSQR_JSQ1_4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1272;"	d
ADC_JSQR_JSQ2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1273;"	d
ADC_JSQR_JSQ2_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1274;"	d
ADC_JSQR_JSQ2_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1275;"	d
ADC_JSQR_JSQ2_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1276;"	d
ADC_JSQR_JSQ2_3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1277;"	d
ADC_JSQR_JSQ2_4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1278;"	d
ADC_JSQR_JSQ3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1279;"	d
ADC_JSQR_JSQ3_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1280;"	d
ADC_JSQR_JSQ3_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1281;"	d
ADC_JSQR_JSQ3_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1282;"	d
ADC_JSQR_JSQ3_3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1283;"	d
ADC_JSQR_JSQ3_4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1284;"	d
ADC_JSQR_JSQ4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1285;"	d
ADC_JSQR_JSQ4_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1286;"	d
ADC_JSQR_JSQ4_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1287;"	d
ADC_JSQR_JSQ4_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1288;"	d
ADC_JSQR_JSQ4_3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1289;"	d
ADC_JSQR_JSQ4_4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1290;"	d
ADC_JSQR_JSQ_SET	../src/stm32f37x_adc.c	103;"	d	file:
ADC_LTR_LT	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1157;"	d
ADC_NbrOfChannel	../inc/stm32f37x_adc.h	/^  uint8_t ADC_NbrOfChannel;               \/*!< Specifies the number of ADC channels that will be converted$/;"	m	struct:__anon176	access:public
ADC_RegularChannelConfig	../inc/stm32f37x_adc.h	/^void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime);$/;"	p	signature:(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
ADC_RegularChannelConfig	../src/stm32f37x_adc.c	/^void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)$/;"	f	signature:(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
ADC_ResetCalibration	../inc/stm32f37x_adc.h	/^void ADC_ResetCalibration(ADC_TypeDef* ADCx);$/;"	p	signature:(ADC_TypeDef* ADCx)
ADC_ResetCalibration	../src/stm32f37x_adc.c	/^void ADC_ResetCalibration(ADC_TypeDef* ADCx)$/;"	f	signature:(ADC_TypeDef* ADCx)
ADC_SMPR1_SMP10	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1066;"	d
ADC_SMPR1_SMP10_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1067;"	d
ADC_SMPR1_SMP10_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1068;"	d
ADC_SMPR1_SMP10_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1069;"	d
ADC_SMPR1_SMP11	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1070;"	d
ADC_SMPR1_SMP11_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1071;"	d
ADC_SMPR1_SMP11_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1072;"	d
ADC_SMPR1_SMP11_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1073;"	d
ADC_SMPR1_SMP12	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1074;"	d
ADC_SMPR1_SMP12_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1075;"	d
ADC_SMPR1_SMP12_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1076;"	d
ADC_SMPR1_SMP12_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1077;"	d
ADC_SMPR1_SMP13	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1078;"	d
ADC_SMPR1_SMP13_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1079;"	d
ADC_SMPR1_SMP13_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1080;"	d
ADC_SMPR1_SMP13_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1081;"	d
ADC_SMPR1_SMP14	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1082;"	d
ADC_SMPR1_SMP14_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1083;"	d
ADC_SMPR1_SMP14_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1084;"	d
ADC_SMPR1_SMP14_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1085;"	d
ADC_SMPR1_SMP15	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1086;"	d
ADC_SMPR1_SMP15_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1087;"	d
ADC_SMPR1_SMP15_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1088;"	d
ADC_SMPR1_SMP15_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1089;"	d
ADC_SMPR1_SMP16	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1090;"	d
ADC_SMPR1_SMP16_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1091;"	d
ADC_SMPR1_SMP16_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1092;"	d
ADC_SMPR1_SMP16_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1093;"	d
ADC_SMPR1_SMP17	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1094;"	d
ADC_SMPR1_SMP17_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1095;"	d
ADC_SMPR1_SMP17_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1096;"	d
ADC_SMPR1_SMP17_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1097;"	d
ADC_SMPR2_SMP0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1100;"	d
ADC_SMPR2_SMP0_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1101;"	d
ADC_SMPR2_SMP0_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1102;"	d
ADC_SMPR2_SMP0_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1103;"	d
ADC_SMPR2_SMP1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1104;"	d
ADC_SMPR2_SMP1_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1105;"	d
ADC_SMPR2_SMP1_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1106;"	d
ADC_SMPR2_SMP1_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1107;"	d
ADC_SMPR2_SMP2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1108;"	d
ADC_SMPR2_SMP2_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1109;"	d
ADC_SMPR2_SMP2_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1110;"	d
ADC_SMPR2_SMP2_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1111;"	d
ADC_SMPR2_SMP3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1112;"	d
ADC_SMPR2_SMP3_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1113;"	d
ADC_SMPR2_SMP3_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1114;"	d
ADC_SMPR2_SMP3_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1115;"	d
ADC_SMPR2_SMP4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1116;"	d
ADC_SMPR2_SMP4_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1117;"	d
ADC_SMPR2_SMP4_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1118;"	d
ADC_SMPR2_SMP4_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1119;"	d
ADC_SMPR2_SMP5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1120;"	d
ADC_SMPR2_SMP5_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1121;"	d
ADC_SMPR2_SMP5_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1122;"	d
ADC_SMPR2_SMP5_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1123;"	d
ADC_SMPR2_SMP6	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1124;"	d
ADC_SMPR2_SMP6_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1125;"	d
ADC_SMPR2_SMP6_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1126;"	d
ADC_SMPR2_SMP6_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1127;"	d
ADC_SMPR2_SMP7	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1128;"	d
ADC_SMPR2_SMP7_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1129;"	d
ADC_SMPR2_SMP7_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1130;"	d
ADC_SMPR2_SMP7_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1131;"	d
ADC_SMPR2_SMP8	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1132;"	d
ADC_SMPR2_SMP8_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1133;"	d
ADC_SMPR2_SMP8_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1134;"	d
ADC_SMPR2_SMP8_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1135;"	d
ADC_SMPR2_SMP9	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1136;"	d
ADC_SMPR2_SMP9_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1137;"	d
ADC_SMPR2_SMP9_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1138;"	d
ADC_SMPR2_SMP9_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1139;"	d
ADC_SMPR_SMP_SET	../src/stm32f37x_adc.c	105;"	d	file:
ADC_SQR1_L	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1184;"	d
ADC_SQR1_L_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1185;"	d
ADC_SQR1_L_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1186;"	d
ADC_SQR1_L_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1187;"	d
ADC_SQR1_L_3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1188;"	d
ADC_SQR1_SQ13	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1160;"	d
ADC_SQR1_SQ13_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1161;"	d
ADC_SQR1_SQ13_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1162;"	d
ADC_SQR1_SQ13_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1163;"	d
ADC_SQR1_SQ13_3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1164;"	d
ADC_SQR1_SQ13_4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1165;"	d
ADC_SQR1_SQ14	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1166;"	d
ADC_SQR1_SQ14_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1167;"	d
ADC_SQR1_SQ14_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1168;"	d
ADC_SQR1_SQ14_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1169;"	d
ADC_SQR1_SQ14_3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1170;"	d
ADC_SQR1_SQ14_4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1171;"	d
ADC_SQR1_SQ15	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1172;"	d
ADC_SQR1_SQ15_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1173;"	d
ADC_SQR1_SQ15_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1174;"	d
ADC_SQR1_SQ15_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1175;"	d
ADC_SQR1_SQ15_3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1176;"	d
ADC_SQR1_SQ15_4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1177;"	d
ADC_SQR1_SQ16	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1178;"	d
ADC_SQR1_SQ16_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1179;"	d
ADC_SQR1_SQ16_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1180;"	d
ADC_SQR1_SQ16_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1181;"	d
ADC_SQR1_SQ16_3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1182;"	d
ADC_SQR1_SQ16_4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1183;"	d
ADC_SQR2_SQ10	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1209;"	d
ADC_SQR2_SQ10_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1210;"	d
ADC_SQR2_SQ10_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1211;"	d
ADC_SQR2_SQ10_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1212;"	d
ADC_SQR2_SQ10_3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1213;"	d
ADC_SQR2_SQ10_4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1214;"	d
ADC_SQR2_SQ11	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1215;"	d
ADC_SQR2_SQ11_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1216;"	d
ADC_SQR2_SQ11_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1217;"	d
ADC_SQR2_SQ11_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1218;"	d
ADC_SQR2_SQ11_3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1219;"	d
ADC_SQR2_SQ11_4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1220;"	d
ADC_SQR2_SQ12	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1221;"	d
ADC_SQR2_SQ12_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1222;"	d
ADC_SQR2_SQ12_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1223;"	d
ADC_SQR2_SQ12_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1224;"	d
ADC_SQR2_SQ12_3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1225;"	d
ADC_SQR2_SQ12_4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1226;"	d
ADC_SQR2_SQ7	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1191;"	d
ADC_SQR2_SQ7_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1192;"	d
ADC_SQR2_SQ7_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1193;"	d
ADC_SQR2_SQ7_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1194;"	d
ADC_SQR2_SQ7_3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1195;"	d
ADC_SQR2_SQ7_4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1196;"	d
ADC_SQR2_SQ8	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1197;"	d
ADC_SQR2_SQ8_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1198;"	d
ADC_SQR2_SQ8_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1199;"	d
ADC_SQR2_SQ8_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1200;"	d
ADC_SQR2_SQ8_3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1201;"	d
ADC_SQR2_SQ8_4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1202;"	d
ADC_SQR2_SQ9	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1203;"	d
ADC_SQR2_SQ9_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1204;"	d
ADC_SQR2_SQ9_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1205;"	d
ADC_SQR2_SQ9_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1206;"	d
ADC_SQR2_SQ9_3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1207;"	d
ADC_SQR2_SQ9_4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1208;"	d
ADC_SQR3_SQ1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1229;"	d
ADC_SQR3_SQ1_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1230;"	d
ADC_SQR3_SQ1_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1231;"	d
ADC_SQR3_SQ1_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1232;"	d
ADC_SQR3_SQ1_3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1233;"	d
ADC_SQR3_SQ1_4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1234;"	d
ADC_SQR3_SQ2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1235;"	d
ADC_SQR3_SQ2_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1236;"	d
ADC_SQR3_SQ2_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1237;"	d
ADC_SQR3_SQ2_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1238;"	d
ADC_SQR3_SQ2_3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1239;"	d
ADC_SQR3_SQ2_4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1240;"	d
ADC_SQR3_SQ3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1241;"	d
ADC_SQR3_SQ3_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1242;"	d
ADC_SQR3_SQ3_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1243;"	d
ADC_SQR3_SQ3_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1244;"	d
ADC_SQR3_SQ3_3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1245;"	d
ADC_SQR3_SQ3_4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1246;"	d
ADC_SQR3_SQ4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1247;"	d
ADC_SQR3_SQ4_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1248;"	d
ADC_SQR3_SQ4_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1249;"	d
ADC_SQR3_SQ4_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1250;"	d
ADC_SQR3_SQ4_3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1251;"	d
ADC_SQR3_SQ4_4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1252;"	d
ADC_SQR3_SQ5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1253;"	d
ADC_SQR3_SQ5_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1254;"	d
ADC_SQR3_SQ5_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1255;"	d
ADC_SQR3_SQ5_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1256;"	d
ADC_SQR3_SQ5_3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1257;"	d
ADC_SQR3_SQ5_4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1258;"	d
ADC_SQR3_SQ6	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1259;"	d
ADC_SQR3_SQ6_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1260;"	d
ADC_SQR3_SQ6_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1261;"	d
ADC_SQR3_SQ6_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1262;"	d
ADC_SQR3_SQ6_3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1263;"	d
ADC_SQR3_SQ6_4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1264;"	d
ADC_SQR_SQ_SET	../src/stm32f37x_adc.c	101;"	d	file:
ADC_SR_AWD	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1016;"	d
ADC_SR_EOC	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1017;"	d
ADC_SR_JEOC	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1018;"	d
ADC_SR_JSTRT	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1019;"	d
ADC_SR_STRT	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1020;"	d
ADC_SampleTime_13Cycles5	../inc/stm32f37x_adc.h	187;"	d
ADC_SampleTime_1Cycles5	../inc/stm32f37x_adc.h	185;"	d
ADC_SampleTime_239Cycles5	../inc/stm32f37x_adc.h	192;"	d
ADC_SampleTime_28Cycles5	../inc/stm32f37x_adc.h	188;"	d
ADC_SampleTime_41Cycles5	../inc/stm32f37x_adc.h	189;"	d
ADC_SampleTime_55Cycles5	../inc/stm32f37x_adc.h	190;"	d
ADC_SampleTime_71Cycles5	../inc/stm32f37x_adc.h	191;"	d
ADC_SampleTime_7Cycles5	../inc/stm32f37x_adc.h	186;"	d
ADC_ScanConvMode	../inc/stm32f37x_adc.h	/^  FunctionalState ADC_ScanConvMode;       \/*!< Specifies whether the conversion is performed in$/;"	m	struct:__anon176	access:public
ADC_SetInjectedOffset	../inc/stm32f37x_adc.h	/^void ADC_SetInjectedOffset(ADC_TypeDef* ADCx, uint8_t ADC_InjectedChannel, uint16_t ADC_Offset);$/;"	p	signature:(ADC_TypeDef* ADCx, uint8_t ADC_InjectedChannel, uint16_t ADC_Offset)
ADC_SetInjectedOffset	../src/stm32f37x_adc.c	/^void ADC_SetInjectedOffset(ADC_TypeDef* ADCx, uint8_t ADC_InjectedChannel, uint16_t ADC_Offset)$/;"	f	signature:(ADC_TypeDef* ADCx, uint8_t ADC_InjectedChannel, uint16_t ADC_Offset)
ADC_SoftwareStartConv	../inc/stm32f37x_adc.h	/^void ADC_SoftwareStartConv(ADC_TypeDef* ADCx);$/;"	p	signature:(ADC_TypeDef* ADCx)
ADC_SoftwareStartConv	../src/stm32f37x_adc.c	/^void ADC_SoftwareStartConv(ADC_TypeDef* ADCx)$/;"	f	signature:(ADC_TypeDef* ADCx)
ADC_SoftwareStartInjectedConvCmd	../inc/stm32f37x_adc.h	/^void ADC_SoftwareStartInjectedConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState);$/;"	p	signature:(ADC_TypeDef* ADCx, FunctionalState NewState)
ADC_SoftwareStartInjectedConvCmd	../src/stm32f37x_adc.c	/^void ADC_SoftwareStartInjectedConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)$/;"	f	signature:(ADC_TypeDef* ADCx, FunctionalState NewState)
ADC_StartCalibration	../inc/stm32f37x_adc.h	/^void ADC_StartCalibration(ADC_TypeDef* ADCx);$/;"	p	signature:(ADC_TypeDef* ADCx)
ADC_StartCalibration	../src/stm32f37x_adc.c	/^void ADC_StartCalibration(ADC_TypeDef* ADCx)$/;"	f	signature:(ADC_TypeDef* ADCx)
ADC_StructInit	../inc/stm32f37x_adc.h	/^void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct);$/;"	p	signature:(ADC_InitTypeDef* ADC_InitStruct)
ADC_StructInit	../src/stm32f37x_adc.c	/^void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)$/;"	f	signature:(ADC_InitTypeDef* ADC_InitStruct)
ADC_TempSensorVrefintCmd	../inc/stm32f37x_adc.h	/^void ADC_TempSensorVrefintCmd(FunctionalState NewState);$/;"	p	signature:(FunctionalState NewState)
ADC_TempSensorVrefintCmd	../src/stm32f37x_adc.c	/^void ADC_TempSensorVrefintCmd(FunctionalState NewState)$/;"	f	signature:(FunctionalState NewState)
ADC_TypeDef	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^} ADC_TypeDef;$/;"	t	typeref:struct:__anon141
ADR	../CMSIS/Include/core_cm3.h	/^  __I  uint32_t ADR;                     \/*!< Offset: 0x04C (R\/ )  Auxiliary Feature Register                            *\/$/;"	m	struct:__anon16	access:public
ADR	../CMSIS/Include/core_cm4.h	/^  __I  uint32_t ADR;                     \/*!< Offset: 0x04C (R\/ )  Auxiliary Feature Register                            *\/$/;"	m	struct:__anon86	access:public
ADR	../CMSIS/Include/core_sc300.h	/^  __I  uint32_t ADR;                     \/*!< Offset: 0x04C (R\/ )  Auxiliary Feature Register                            *\/$/;"	m	struct:__anon118	access:public
AFR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t AFR[2];       \/*!< GPIO alternate function low register,                Address offset: 0x20-0x24 *\/$/;"	m	struct:__anon156	access:public
AFSR	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t AFSR;                    \/*!< Offset: 0x03C (R\/W)  Auxiliary Fault Status Register                       *\/$/;"	m	struct:__anon16	access:public
AFSR	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t AFSR;                    \/*!< Offset: 0x03C (R\/W)  Auxiliary Fault Status Register                       *\/$/;"	m	struct:__anon86	access:public
AFSR	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t AFSR;                    \/*!< Offset: 0x03C (R\/W)  Auxiliary Fault Status Register                       *\/$/;"	m	struct:__anon118	access:public
AHB1PERIPH_BASE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	848;"	d
AHB2PERIPH_BASE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	849;"	d
AHBENR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t AHBENR;     \/*!< RCC AHB peripheral clock register,                           Address offset: 0x14 *\/$/;"	m	struct:__anon161	access:public
AHBPrescTable	../CMSIS/Device/ST/STM32F37x/Source/Templates/system_stm32f37x.c	/^__I uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};$/;"	v
AHBPrescTable	../i2s/system_stm32f37x.c	/^  __I uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};$/;"	v
AHBPrescTable	../i2s_master/system_stm32f37x.c	/^  __I uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};$/;"	v
AHBPrescTable	../src/system_stm32f37x.c	/^  __I uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};$/;"	v
AHBPrescTable	../tim_adc/system_stm32f37x.c	/^  __I uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};$/;"	v
AHBRSTR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t AHBRSTR;    \/*!< RCC AHB peripheral reset register,                           Address offset: 0x28 *\/$/;"	m	struct:__anon161	access:public
AIRCR	../CMSIS/Include/core_cm0.h	/^  __IO uint32_t AIRCR;                   \/*!< Offset: 0x00C (R\/W)  Application Interrupt and Reset Control Register      *\/$/;"	m	struct:__anon136	access:public
AIRCR	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t AIRCR;                   \/*!< Offset: 0x00C (R\/W)  Application Interrupt and Reset Control Register      *\/$/;"	m	struct:__anon16	access:public
AIRCR	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t AIRCR;                   \/*!< Offset: 0x00C (R\/W)  Application Interrupt and Reset Control Register      *\/$/;"	m	struct:__anon86	access:public
AIRCR	../CMSIS/Include/core_sc000.h	/^  __IO uint32_t AIRCR;                   \/*!< Offset: 0x00C (R\/W)  Application Interrupt and Reset Control Register      *\/$/;"	m	struct:__anon105	access:public
AIRCR	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t AIRCR;                   \/*!< Offset: 0x00C (R\/W)  Application Interrupt and Reset Control Register      *\/$/;"	m	struct:__anon118	access:public
AIRCR_VECTKEY_MASK	../src/stm32f37x_misc.c	69;"	d	file:
ALRMAR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t ALRMAR;     \/*!< RTC alarm A register,                                     Address offset: 0x1C *\/$/;"	m	struct:__anon162	access:public
ALRMASSR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t ALRMASSR;   \/*!< RTC alarm A sub second register,                          Address offset: 0x44 *\/$/;"	m	struct:__anon162	access:public
ALRMBR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t ALRMBR;     \/*!< RTC alarm B register,                                     Address offset: 0x20 *\/$/;"	m	struct:__anon162	access:public
ALRMBSSR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t ALRMBSSR;   \/*!< RTC alarm B sub second register,                          Address offset: 0x48 *\/$/;"	m	struct:__anon162	access:public
AOs_MyAO	../QP_BOOM/main.c	/^QActive *AOs_MyAO = &l_MyAO;$/;"	v
APB1ENR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t APB1ENR;    \/*!< RCC APB1 peripheral clock enable register,                   Address offset: 0x1C *\/$/;"	m	struct:__anon161	access:public
APB1FZ	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t APB1FZ;  \/*!< Debug MCU APB1 freeze register,   Address offset: 0x08 *\/$/;"	m	struct:__anon150	access:public
APB1PERIPH_BASE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	846;"	d
APB1RSTR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t APB1RSTR;   \/*!< RCC APB1 peripheral reset register,                          Address offset: 0x10 *\/$/;"	m	struct:__anon161	access:public
APB2ENR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t APB2ENR;    \/*!< RCC APB2 peripheral clock enable register,                   Address offset: 0x18 *\/$/;"	m	struct:__anon161	access:public
APB2FZ	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t APB2FZ;  \/*!< Debug MCU APB2 freeze register,   Address offset: 0x0C *\/$/;"	m	struct:__anon150	access:public
APB2PERIPH_BASE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	847;"	d
APB2RSTR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t APB2RSTR;   \/*!< RCC APB2 peripheral reset register,                          Address offset: 0x0C *\/$/;"	m	struct:__anon161	access:public
APBAHBPrescTable	../src/stm32f37x_rcc.c	/^static __I uint8_t APBAHBPrescTable[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};$/;"	v	file:
APSR_Type	../CMSIS/Include/core_cm0.h	/^} APSR_Type;$/;"	t	typeref:union:__anon127
APSR_Type	../CMSIS/Include/core_cm3.h	/^} APSR_Type;$/;"	t	typeref:union:__anon7
APSR_Type	../CMSIS/Include/core_cm4.h	/^} APSR_Type;$/;"	t	typeref:union:__anon77
APSR_Type	../CMSIS/Include/core_sc000.h	/^} APSR_Type;$/;"	t	typeref:union:__anon96
APSR_Type	../CMSIS/Include/core_sc300.h	/^} APSR_Type;$/;"	t	typeref:union:__anon109
AR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t AR;           \/*!< FLASH address register,                     Address offset: 0x14 *\/$/;"	m	struct:__anon154	access:public
AR	../Makefile	/^AR=arm-none-eabi-ar$/;"	m
ARM_MATH_ARGUMENT_ERROR	../CMSIS/Include/arm_math.h	/^      ARM_MATH_ARGUMENT_ERROR = -1,      \/**< One or more arguments are incorrect *\/$/;"	e	enum:__anon25
ARM_MATH_LENGTH_ERROR	../CMSIS/Include/arm_math.h	/^      ARM_MATH_LENGTH_ERROR = -2,        \/**< Length of data buffer is incorrect *\/$/;"	e	enum:__anon25
ARM_MATH_NANINF	../CMSIS/Include/arm_math.h	/^      ARM_MATH_NANINF = -4,              \/**< Not-a-number (NaN) or infinity is generated *\/$/;"	e	enum:__anon25
ARM_MATH_SINGULAR	../CMSIS/Include/arm_math.h	/^      ARM_MATH_SINGULAR = -5,            \/**< Generated by matrix inversion if the input matrix is singular and cannot be inverted. *\/$/;"	e	enum:__anon25
ARM_MATH_SIZE_MISMATCH	../CMSIS/Include/arm_math.h	/^      ARM_MATH_SIZE_MISMATCH = -3,       \/**< Size of matrices is not compatible with the operation. *\/$/;"	e	enum:__anon25
ARM_MATH_SUCCESS	../CMSIS/Include/arm_math.h	/^      ARM_MATH_SUCCESS = 0,              \/**< No error *\/$/;"	e	enum:__anon25
ARM_MATH_TEST_FAILURE	../CMSIS/Include/arm_math.h	/^      ARM_MATH_TEST_FAILURE = -6         \/**< Test Failed  *\/$/;"	e	enum:__anon25
ARM_SIG	../QP_BOOM/main.c	/^    ARM_SIG,$/;"	e	enum:MyAOSignals	file:
ARR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t ARR;         \/*!< TIM auto-reload register,            Address offset: 0x2C *\/$/;"	m	struct:__anon165	access:public
AS	../QP_BOOM/Makefile	/^AS = arm-none-eabi-as$/;"	m
AS	../QP_TEST/Makefile	/^AS = arm-none-eabi-as$/;"	m
AS	../i2s/Makefile	/^AS = arm-none-eabi-as$/;"	m
AS	../i2s_master/Makefile	/^AS = arm-none-eabi-as$/;"	m
AS	../tim_adc/Makefile	/^AS = arm-none-eabi-as$/;"	m
ASFLAGS	../QP_BOOM/Makefile	/^ASFLAGS = -g -c -mcpu=cortex-m4 -mlittle-endian -mthumb -mthumb-interwork -mfloat-abi=hard -mfpu=fpv4-sp-d16$/;"	m
ASFLAGS	../QP_TEST/Makefile	/^ASFLAGS = -g -c -mcpu=cortex-m4 -mlittle-endian -mthumb -mthumb-interwork -mfloat-abi=hard -mfpu=fpv4-sp-d16$/;"	m
ASFLAGS	../i2s/Makefile	/^ASFLAGS = -g -c -mcpu=cortex-m4 -mlittle-endian -mthumb -mthumb-interwork -mfloat-abi=hard -mfpu=fpv4-sp-d16$/;"	m
ASFLAGS	../i2s_master/Makefile	/^ASFLAGS = -g -c -mcpu=cortex-m4 -mlittle-endian -mthumb -mthumb-interwork -mfloat-abi=hard -mfpu=fpv4-sp-d16$/;"	m
ASFLAGS	../tim_adc/Makefile	/^ASFLAGS = -g -c -mcpu=cortex-m4 -mlittle-endian -mthumb -mthumb-interwork -mfloat-abi=hard -mfpu=fpv4-sp-d16$/;"	m
ASRC	../QP_BOOM/Makefile	/^ASRC = $/;"	m
ASRC	../QP_TEST/Makefile	/^ASRC = $/;"	m
ASRC	../i2s/Makefile	/^ASRC = $/;"	m
ASRC	../i2s_master/Makefile	/^ASRC = $/;"	m
ASRC	../tim_adc/Makefile	/^ASRC = $/;"	m
ATMAI_f32	../CMSIS/DSP_Lib/Examples/arm_matrix_example/arm_matrix_example_f32.c	/^float32_t ATMAI_f32[16]; $/;"	v
ATMA_f32	../CMSIS/DSP_Lib/Examples/arm_matrix_example/arm_matrix_example_f32.c	/^float32_t ATMA_f32[16]; $/;"	v
AT_f32	../CMSIS/DSP_Lib/Examples/arm_matrix_example/arm_matrix_example_f32.c	/^float32_t AT_f32[16]; $/;"	v
A_f32	../CMSIS/DSP_Lib/Examples/arm_matrix_example/arm_matrix_example_f32.c	/^const float32_t A_f32[16] =  $/;"	v
Ak	../CMSIS/DSP_Lib/Examples/arm_convolution_example/arm_convolution_example_f32.c	/^float32_t Ak[MAX_BLOCKSIZE];		\/* Input A *\/ $/;"	v
Array	../CMSIS/Documentation/Core/html/jquery.js	/^(function(){var l=this,g,y=l.jQuery,p=l.$,o=l.jQuery=l.$=function(E,F){return new o.fn.init(E,F)},D=\/^[^<]*(<(.|\\s)+>)[^>]*$|^#([\\w-]+)$\/,f=\/^.[^:#\\[\\.,]*$\/;o.fn=o.prototype={init:function(E,H){E=E||document;if(E.nodeType){this[0]=E;this.length=1;this.context=E;return this}if(typeof E==="string"){var G=D.exec(E);if(G&&(G[1]||!H)){if(G[1]){E=o.clean([G[1]],H)}else{var I=document.getElementById(G[3]);if(I&&I.id!=G[3]){return o().find(E)}var F=o(I||[]);F.context=document;F.selector=E;return F}}else{return o(H).find(E)}}else{if(o.isFunction(E)){return o(document).ready(E)}}if(E.selector&&E.context){this.selector=E.selector;this.context=E.context}return this.setArray(o.isArray(E)?E:o.makeArray(E))},selector:"",jquery:"1.3.2",size:function(){return this.length},get:function(E){return E===g?Array.prototype.slice.call(this):this[E]},pushStack:function(F,H,E){var G=o(F);G.prevObject=this;G.context=this.context;if(H==="find"){G.selector=this.selector+(this.selector?" ":"")+E}else{if(H){G.selector=this.selector+"."+H+"("+E+")"}}return G},setArray:function(E){this.length=0;Array.prototype.push.apply(this,E);return this},each:function(F,E){return o.each(this,F,E)},index:function(E){return o.inArray(E&&E.jquery?E[0]:E,this)},attr:function(F,H,G){var E=F;if(typeof F==="string"){if(H===g){return this[0]&&o[G||"attr"](this[0],F)}else{E={};E[F]=H}}return this.each(function(I){for(F in E){o.attr(G?this.style:this,F,o.prop(this,E[F],G,I,F))}})},css:function(E,F){if((E=="width"||E=="height")&&parseFloat(F)<0){F=g}return this.attr(E,F,"curCSS")},text:function(F){if(typeof F!=="object"&&F!=null){return this.empty().append((this[0]&&this[0].ownerDocument||document).createTextNode(F))}var E="";o.each(F||this,function(){o.each(this.childNodes,function(){if(this.nodeType!=8){E+=this.nodeType!=1?this.nodeValue:o.fn.text([this])}})});return E},wrapAll:function(E){if(this[0]){var F=o(E,this[0].ownerDocument).clone();if(this[0].parentNode){F.insertBefore(this[0])}F.map(function(){var G=this;while(G.firstChild){G=G.firstChild}return G}).append(this)}return this},wrapInner:function(E){return this.each(function(){o(this).contents().wrapAll(E)})},wrap:function(E){return this.each(function(){o(this).wrapAll(E)})},append:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.appendChild(E)}})},prepend:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.insertBefore(E,this.firstChild)}})},before:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this)})},after:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this.nextSibling)})},end:function(){return this.prevObject||o([])},push:[].push,sort:[].sort,splice:[].splice,find:function(E){if(this.length===1){var F=this.pushStack([],"find",E);F.length=0;o.find(E,this[0],F);return F}else{return this.pushStack(o.unique(o.map(this,function(G){return o.find(E,G)})),"find",E)}},clone:function(G){var E=this.map(function(){if(!o.support.noCloneEvent&&!o.isXMLDoc(this)){var I=this.outerHTML;if(!I){var J=this.ownerDocument.createElement("div");J.appendChild(this.cloneNode(true));I=J.innerHTML}return o.clean([I.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,"").replace(\/^\\s*\/,"")])[0]}else{return this.cloneNode(true)}});if(G===true){var H=this.find("*").andSelf(),F=0;E.find("*").andSelf().each(function(){if(this.nodeName!==H[F].nodeName){return}var I=o.data(H[F],"events");for(var K in I){for(var J in I[K]){o.event.add(this,K,I[K][J],I[K][J].data)}}F++})}return E},filter:function(E){return this.pushStack(o.isFunction(E)&&o.grep(this,function(G,F){return E.call(G,F)})||o.multiFilter(E,o.grep(this,function(F){return F.nodeType===1})),"filter",E)},closest:function(E){var G=o.expr.match.POS.test(E)?o(E):null,F=0;return this.map(function(){var H=this;while(H&&H.ownerDocument){if(G?G.index(H)>-1:o(H).is(E)){o.data(H,"closest",F);return H}H=H.parentNode;F++}})},not:function(E){if(typeof E==="string"){if(f.test(E)){return this.pushStack(o.multiFilter(E,this,true),"not",E)}else{E=o.multiFilter(E,this)}}var F=E.length&&E[E.length-1]!==g&&!E.nodeType;return this.filter(function(){return F?o.inArray(this,E)<0:this!=E})},add:function(E){return this.pushStack(o.unique(o.merge(this.get(),typeof E==="string"?o(E):o.makeArray(E))))},is:function(E){return !!E&&o.multiFilter(E,this).length>0},hasClass:function(E){return !!E&&this.is("."+E)},val:function(K){if(K===g){var E=this[0];if(E){if(o.nodeName(E,"option")){return(E.attributes.value||{}).specified?E.value:E.text}if(o.nodeName(E,"select")){var I=E.selectedIndex,L=[],M=E.options,H=E.type=="select-one";if(I<0){return null}for(var F=H?I:0,J=H?I+1:M.length;F<J;F++){var G=M[F];if(G.selected){K=o(G).val();if(H){return K}L.push(K)}}return L}return(E.value||"").replace(\/\\r\/g,"")}return g}if(typeof K==="number"){K+=""}return this.each(function(){if(this.nodeType!=1){return}if(o.isArray(K)&&\/radio|checkbox\/.test(this.type)){this.checked=(o.inArray(this.value,K)>=0||o.inArray(this.name,K)>=0)}else{if(o.nodeName(this,"select")){var N=o.makeArray(K);o("option",this).each(function(){this.selected=(o.inArray(this.value,N)>=0||o.inArray(this.text,N)>=0)});if(!N.length){this.selectedIndex=-1}}else{this.value=K}}})},html:function(E){return E===g?(this[0]?this[0].innerHTML.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,""):null):this.empty().append(E)},replaceWith:function(E){return this.after(E).remove()},eq:function(E){return this.slice(E,+E+1)},slice:function(){return this.pushStack(Array.prototype.slice.apply(this,arguments),"slice",Array.prototype.slice.call(arguments).join(","))},map:function(E){return this.pushStack(o.map(this,function(G,F){return E.call(G,F,G)}))},andSelf:function(){return this.add(this.prevObject)},domManip:function(J,M,L){if(this[0]){var I=(this[0].ownerDocument||this[0]).createDocumentFragment(),F=o.clean(J,(this[0].ownerDocument||this[0]),I),H=I.firstChild;if(H){for(var G=0,E=this.length;G<E;G++){L.call(K(this[G],H),this.length>1||G>0?I.cloneNode(true):I)}}if(F){o.each(F,z)}}return this;function K(N,O){return M&&o.nodeName(N,"table")&&o.nodeName(O,"tr")?(N.getElementsByTagName("tbody")[0]||N.appendChild(N.ownerDocument.createElement("tbody"))):N}}};o.fn.init.prototype=o.fn;function z(E,F){if(F.src){o.ajax({url:F.src,async:false,dataType:"script"})}else{o.globalEval(F.text||F.textContent||F.innerHTML||"")}if(F.parentNode){F.parentNode.removeChild(F)}}function e(){return +new Date}o.extend=o.fn.extend=function(){var J=arguments[0]||{},H=1,I=arguments.length,E=false,G;if(typeof J==="boolean"){E=J;J=arguments[1]||{};H=2}if(typeof J!=="object"&&!o.isFunction(J)){J={}}if(I==H){J=this;--H}for(;H<I;H++){if((G=arguments[H])!=null){for(var F in G){var K=J[F],L=G[F];if(J===L){continue}if(E&&L&&typeof L==="object"&&!L.nodeType){J[F]=o.extend(E,K||(L.length!=null?[]:{}),L)}else{if(L!==g){J[F]=L}}}}}return J};var b=\/z-?index|font-?weight|opacity|zoom|line-?height\/i,q=document.defaultView||{},s=Object.prototype.toString;o.extend({noConflict:function(E){l.$=p;if(E){l.jQuery=y}return o},isFunction:function(E){return s.call(E)==="[object Function]"},isArray:function(E){return s.call(E)==="[object Array]"},isXMLDoc:function(E){return E.nodeType===9&&E.documentElement.nodeName!=="HTML"||!!E.ownerDocument&&o.isXMLDoc(E.ownerDocument)},globalEval:function(G){if(G&&\/\\S\/.test(G)){var F=document.getElementsByTagName("head")[0]||document.documentElement,E=document.createElement("script");E.type="text\/javascript";if(o.support.scriptEval){E.appendChild(document.createTextNode(G))}else{E.text=G}F.insertBefore(E,F.firstChild);F.removeChild(E)}},nodeName:function(F,E){return F.nodeName&&F.nodeName.toUpperCase()==E.toUpperCase()},each:function(G,K,F){var E,H=0,I=G.length;if(F){if(I===g){for(E in G){if(K.apply(G[E],F)===false){break}}}else{for(;H<I;){if(K.apply(G[H++],F)===false){break}}}}else{if(I===g){for(E in G){if(K.call(G[E],E,G[E])===false){break}}}else{for(var J=G[0];H<I&&K.call(J,H,J)!==false;J=G[++H]){}}}return G},prop:function(H,I,G,F,E){if(o.isFunction(I)){I=I.call(H,F)}return typeof I==="number"&&G=="curCSS"&&!b.test(E)?I+"px":I},className:{add:function(E,F){o.each((F||"").split(\/\\s+\/),function(G,H){if(E.nodeType==1&&!o.className.has(E.className,H)){E.className+=(E.className?" ":"")+H}})},remove:function(E,F){if(E.nodeType==1){E.className=F!==g?o.grep(E.className.split(\/\\s+\/),function(G){return !o.className.has(F,G)}).join(" "):""}},has:function(F,E){return F&&o.inArray(E,(F.className||F).toString().split(\/\\s+\/))>-1}},swap:function(H,G,I){var E={};for(var F in G){E[F]=H.style[F];H.style[F]=G[F]}I.call(H);for(var F in G){H.style[F]=E[F]}},css:function(H,F,J,E){if(F=="width"||F=="height"){var L,G={position:"absolute",visibility:"hidden",display:"block"},K=F=="width"?["Left","Right"]:["Top","Bottom"];function I(){L=F=="width"?H.offsetWidth:H.offsetHeight;if(E==="border"){return}o.each(K,function(){if(!E){L-=parseFloat(o.curCSS(H,"padding"+this,true))||0}if(E==="margin"){L+=parseFloat(o.curCSS(H,"margin"+this,true))||0}else{L-=parseFloat(o.curCSS(H,"border"+this+"Width",true))||0}})}if(H.offsetWidth!==0){I()}else{o.swap(H,G,I)}return Math.max(0,Math.round(L))}return o.curCSS(H,F,J)},curCSS:function(I,F,G){var L,E=I.style;if(F=="opacity"&&!o.support.opacity){L=o.attr(E,"opacity");return L==""?"1":L}if(F.match(\/float\/i)){F=w}if(!G&&E&&E[F]){L=E[F]}else{if(q.getComputedStyle){if(F.match(\/float\/i)){F="float"}F=F.replace(\/([A-Z])\/g,"-$1").toLowerCase();var M=q.getComputedStyle(I,null);if(M){L=M.getPropertyValue(F)}if(F=="opacity"&&L==""){L="1"}}else{if(I.currentStyle){var J=F.replace(\/\\-(\\w)\/g,function(N,O){return O.toUpperCase()});L=I.currentStyle[F]||I.currentStyle[J];if(!\/^\\d+(px)?$\/i.test(L)&&\/^\\d\/.test(L)){var H=E.left,K=I.runtimeStyle.left;I.runtimeStyle.left=I.currentStyle.left;E.left=L||0;L=E.pixelLeft+"px";E.left=H;I.runtimeStyle.left=K}}}}return L},clean:function(F,K,I){K=K||document;if(typeof K.createElement==="undefined"){K=K.ownerDocument||K[0]&&K[0].ownerDocument||document}if(!I&&F.length===1&&typeof F[0]==="string"){var H=\/^<(\\w+)\\s*\\\/?>$\/.exec(F[0]);if(H){return[K.createElement(H[1])]}}var G=[],E=[],L=K.createElement("div");o.each(F,function(P,S){if(typeof S==="number"){S+=""}if(!S){return}if(typeof S==="string"){S=S.replace(\/(<(\\w+)[^>]*?)\\\/>\/g,function(U,V,T){return T.match(\/^(abbr|br|col|img|input|link|meta|param|hr|area|embed)$\/i)?U:V+"><\/"+T+">"});var O=S.replace(\/^\\s+\/,"").substring(0,10).toLowerCase();var Q=!O.indexOf("<opt")&&[1,"<select multiple='multiple'>","<\/select>"]||!O.indexOf("<leg")&&[1,"<fieldset>","<\/fieldset>"]||O.match(\/^<(thead|tbody|tfoot|colg|cap)\/)&&[1,"<table>","<\/table>"]||!O.indexOf("<tr")&&[2,"<table><tbody>","<\/tbody><\/table>"]||(!O.indexOf("<td")||!O.indexOf("<th"))&&[3,"<table><tbody><tr>","<\/tr><\/tbody><\/table>"]||!O.indexOf("<col")&&[2,"<table><tbody><\/tbody><colgroup>","<\/colgroup><\/table>"]||!o.support.htmlSerialize&&[1,"div<div>","<\/div>"]||[0,"",""];L.innerHTML=Q[1]+S+Q[2];while(Q[0]--){L=L.lastChild}if(!o.support.tbody){var R=\/<tbody\/i.test(S),N=!O.indexOf("<table")&&!R?L.firstChild&&L.firstChild.childNodes:Q[1]=="<table>"&&!R?L.childNodes:[];for(var M=N.length-1;M>=0;--M){if(o.nodeName(N[M],"tbody")&&!N[M].childNodes.length){N[M].parentNode.removeChild(N[M])}}}if(!o.support.leadingWhitespace&&\/^\\s\/.test(S)){L.insertBefore(K.createTextNode(S.match(\/^\\s*\/)[0]),L.firstChild)}S=o.makeArray(L.childNodes)}if(S.nodeType){G.push(S)}else{G=o.merge(G,S)}});if(I){for(var J=0;G[J];J++){if(o.nodeName(G[J],"script")&&(!G[J].type||G[J].type.toLowerCase()==="text\/javascript")){E.push(G[J].parentNode?G[J].parentNode.removeChild(G[J]):G[J])}else{if(G[J].nodeType===1){G.splice.apply(G,[J+1,0].concat(o.makeArray(G[J].getElementsByTagName("script"))))}I.appendChild(G[J])}}return E}return G},attr:function(J,G,K){if(!J||J.nodeType==3||J.nodeType==8){return g}var H=!o.isXMLDoc(J),L=K!==g;G=H&&o.props[G]||G;if(J.tagName){var F=\/href|src|style\/.test(G);if(G=="selected"&&J.parentNode){J.parentNode.selectedIndex}if(G in J&&H&&!F){if(L){if(G=="type"&&o.nodeName(J,"input")&&J.parentNode){throw"type property can't be changed"}J[G]=K}if(o.nodeName(J,"form")&&J.getAttributeNode(G)){return J.getAttributeNode(G).nodeValue}if(G=="tabIndex"){var I=J.getAttributeNode("tabIndex");return I&&I.specified?I.value:J.nodeName.match(\/(button|input|object|select|textarea)\/i)?0:J.nodeName.match(\/^(a|area)$\/i)&&J.href?0:g}return J[G]}if(!o.support.style&&H&&G=="style"){return o.attr(J.style,"cssText",K)}if(L){J.setAttribute(G,""+K)}var E=!o.support.hrefNormalized&&H&&F?J.getAttribute(G,2):J.getAttribute(G);return E===null?g:E}if(!o.support.opacity&&G=="opacity"){if(L){J.zoom=1;J.filter=(J.filter||"").replace(\/alpha\\([^)]*\\)\/,"")+(parseInt(K)+""=="NaN"?"":"alpha(opacity="+K*100+")")}return J.filter&&J.filter.indexOf("opacity=")>=0?(parseFloat(J.filter.match(\/opacity=([^)]*)\/)[1])\/100)+"":""}G=G.replace(\/-([a-z])\/ig,function(M,N){return N.toUpperCase()});if(L){J[G]=K}return J[G]},trim:function(E){return(E||"").replace(\/^\\s+|\\s+$\/g,"")},makeArray:function(G){var E=[];if(G!=null){var F=G.length;if(F==null||typeof G==="string"||o.isFunction(G)||G.setInterval){E[0]=G}else{while(F){E[--F]=G[F]}}}return E},inArray:function(G,H){for(var E=0,F=H.length;E<F;E++){if(H[E]===G){return E}}return -1},merge:function(H,E){var F=0,G,I=H.length;if(!o.support.getAll){while((G=E[F++])!=null){if(G.nodeType!=8){H[I++]=G}}}else{while((G=E[F++])!=null){H[I++]=G}}return H},unique:function(K){var F=[],E={};try{for(var G=0,H=K.length;G<H;G++){var J=o.data(K[G]);if(!E[J]){E[J]=true;F.push(K[G])}}}catch(I){F=K}return F},grep:function(F,J,E){var G=[];for(var H=0,I=F.length;H<I;H++){if(!E!=!J(F[H],H)){G.push(F[H])}}return G},map:function(E,J){var F=[];for(var G=0,H=E.length;G<H;G++){var I=J(E[G],G);if(I!=null){F[F.length]=I}}return F.concat.apply([],F)}});var C=navigator.userAgent.toLowerCase();o.browser={version:(C.match(\/.+(?:rv|it|ra|ie)[\\\/: ]([\\d.]+)\/)||[0,"0"])[1],safari:\/webkit\/.test(C),opera:\/opera\/.test(C),msie:\/msie\/.test(C)&&!\/opera\/.test(C),mozilla:\/mozilla\/.test(C)&&!\/(compatible|webkit)\/.test(C)};o.each({parent:function(E){return E.parentNode},parents:function(E){return o.dir(E,"parentNode")},next:function(E){return o.nth(E,2,"nextSibling")},prev:function(E){return o.nth(E,2,"previousSibling")},nextAll:function(E){return o.dir(E,"nextSibling")},prevAll:function(E){return o.dir(E,"previousSibling")},siblings:function(E){return o.sibling(E.parentNode.firstChild,E)},children:function(E){return o.sibling(E.firstChild)},contents:function(E){return o.nodeName(E,"iframe")?E.contentDocument||E.contentWindow.document:o.makeArray(E.childNodes)}},function(E,F){o.fn[E]=function(G){var H=o.map(this,F);if(G&&typeof G=="string"){H=o.multiFilter(G,H)}return this.pushStack(o.unique(H),E,G)}});o.each({appendTo:"append",prependTo:"prepend",insertBefore:"before",insertAfter:"after",replaceAll:"replaceWith"},function(E,F){o.fn[E]=function(G){var J=[],L=o(G);for(var K=0,H=L.length;K<H;K++){$/;"	c
Array	../CMSIS/Documentation/DSP/html/jquery.js	/^(function(){var l=this,g,y=l.jQuery,p=l.$,o=l.jQuery=l.$=function(E,F){return new o.fn.init(E,F)},D=\/^[^<]*(<(.|\\s)+>)[^>]*$|^#([\\w-]+)$\/,f=\/^.[^:#\\[\\.,]*$\/;o.fn=o.prototype={init:function(E,H){E=E||document;if(E.nodeType){this[0]=E;this.length=1;this.context=E;return this}if(typeof E==="string"){var G=D.exec(E);if(G&&(G[1]||!H)){if(G[1]){E=o.clean([G[1]],H)}else{var I=document.getElementById(G[3]);if(I&&I.id!=G[3]){return o().find(E)}var F=o(I||[]);F.context=document;F.selector=E;return F}}else{return o(H).find(E)}}else{if(o.isFunction(E)){return o(document).ready(E)}}if(E.selector&&E.context){this.selector=E.selector;this.context=E.context}return this.setArray(o.isArray(E)?E:o.makeArray(E))},selector:"",jquery:"1.3.2",size:function(){return this.length},get:function(E){return E===g?Array.prototype.slice.call(this):this[E]},pushStack:function(F,H,E){var G=o(F);G.prevObject=this;G.context=this.context;if(H==="find"){G.selector=this.selector+(this.selector?" ":"")+E}else{if(H){G.selector=this.selector+"."+H+"("+E+")"}}return G},setArray:function(E){this.length=0;Array.prototype.push.apply(this,E);return this},each:function(F,E){return o.each(this,F,E)},index:function(E){return o.inArray(E&&E.jquery?E[0]:E,this)},attr:function(F,H,G){var E=F;if(typeof F==="string"){if(H===g){return this[0]&&o[G||"attr"](this[0],F)}else{E={};E[F]=H}}return this.each(function(I){for(F in E){o.attr(G?this.style:this,F,o.prop(this,E[F],G,I,F))}})},css:function(E,F){if((E=="width"||E=="height")&&parseFloat(F)<0){F=g}return this.attr(E,F,"curCSS")},text:function(F){if(typeof F!=="object"&&F!=null){return this.empty().append((this[0]&&this[0].ownerDocument||document).createTextNode(F))}var E="";o.each(F||this,function(){o.each(this.childNodes,function(){if(this.nodeType!=8){E+=this.nodeType!=1?this.nodeValue:o.fn.text([this])}})});return E},wrapAll:function(E){if(this[0]){var F=o(E,this[0].ownerDocument).clone();if(this[0].parentNode){F.insertBefore(this[0])}F.map(function(){var G=this;while(G.firstChild){G=G.firstChild}return G}).append(this)}return this},wrapInner:function(E){return this.each(function(){o(this).contents().wrapAll(E)})},wrap:function(E){return this.each(function(){o(this).wrapAll(E)})},append:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.appendChild(E)}})},prepend:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.insertBefore(E,this.firstChild)}})},before:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this)})},after:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this.nextSibling)})},end:function(){return this.prevObject||o([])},push:[].push,sort:[].sort,splice:[].splice,find:function(E){if(this.length===1){var F=this.pushStack([],"find",E);F.length=0;o.find(E,this[0],F);return F}else{return this.pushStack(o.unique(o.map(this,function(G){return o.find(E,G)})),"find",E)}},clone:function(G){var E=this.map(function(){if(!o.support.noCloneEvent&&!o.isXMLDoc(this)){var I=this.outerHTML;if(!I){var J=this.ownerDocument.createElement("div");J.appendChild(this.cloneNode(true));I=J.innerHTML}return o.clean([I.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,"").replace(\/^\\s*\/,"")])[0]}else{return this.cloneNode(true)}});if(G===true){var H=this.find("*").andSelf(),F=0;E.find("*").andSelf().each(function(){if(this.nodeName!==H[F].nodeName){return}var I=o.data(H[F],"events");for(var K in I){for(var J in I[K]){o.event.add(this,K,I[K][J],I[K][J].data)}}F++})}return E},filter:function(E){return this.pushStack(o.isFunction(E)&&o.grep(this,function(G,F){return E.call(G,F)})||o.multiFilter(E,o.grep(this,function(F){return F.nodeType===1})),"filter",E)},closest:function(E){var G=o.expr.match.POS.test(E)?o(E):null,F=0;return this.map(function(){var H=this;while(H&&H.ownerDocument){if(G?G.index(H)>-1:o(H).is(E)){o.data(H,"closest",F);return H}H=H.parentNode;F++}})},not:function(E){if(typeof E==="string"){if(f.test(E)){return this.pushStack(o.multiFilter(E,this,true),"not",E)}else{E=o.multiFilter(E,this)}}var F=E.length&&E[E.length-1]!==g&&!E.nodeType;return this.filter(function(){return F?o.inArray(this,E)<0:this!=E})},add:function(E){return this.pushStack(o.unique(o.merge(this.get(),typeof E==="string"?o(E):o.makeArray(E))))},is:function(E){return !!E&&o.multiFilter(E,this).length>0},hasClass:function(E){return !!E&&this.is("."+E)},val:function(K){if(K===g){var E=this[0];if(E){if(o.nodeName(E,"option")){return(E.attributes.value||{}).specified?E.value:E.text}if(o.nodeName(E,"select")){var I=E.selectedIndex,L=[],M=E.options,H=E.type=="select-one";if(I<0){return null}for(var F=H?I:0,J=H?I+1:M.length;F<J;F++){var G=M[F];if(G.selected){K=o(G).val();if(H){return K}L.push(K)}}return L}return(E.value||"").replace(\/\\r\/g,"")}return g}if(typeof K==="number"){K+=""}return this.each(function(){if(this.nodeType!=1){return}if(o.isArray(K)&&\/radio|checkbox\/.test(this.type)){this.checked=(o.inArray(this.value,K)>=0||o.inArray(this.name,K)>=0)}else{if(o.nodeName(this,"select")){var N=o.makeArray(K);o("option",this).each(function(){this.selected=(o.inArray(this.value,N)>=0||o.inArray(this.text,N)>=0)});if(!N.length){this.selectedIndex=-1}}else{this.value=K}}})},html:function(E){return E===g?(this[0]?this[0].innerHTML.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,""):null):this.empty().append(E)},replaceWith:function(E){return this.after(E).remove()},eq:function(E){return this.slice(E,+E+1)},slice:function(){return this.pushStack(Array.prototype.slice.apply(this,arguments),"slice",Array.prototype.slice.call(arguments).join(","))},map:function(E){return this.pushStack(o.map(this,function(G,F){return E.call(G,F,G)}))},andSelf:function(){return this.add(this.prevObject)},domManip:function(J,M,L){if(this[0]){var I=(this[0].ownerDocument||this[0]).createDocumentFragment(),F=o.clean(J,(this[0].ownerDocument||this[0]),I),H=I.firstChild;if(H){for(var G=0,E=this.length;G<E;G++){L.call(K(this[G],H),this.length>1||G>0?I.cloneNode(true):I)}}if(F){o.each(F,z)}}return this;function K(N,O){return M&&o.nodeName(N,"table")&&o.nodeName(O,"tr")?(N.getElementsByTagName("tbody")[0]||N.appendChild(N.ownerDocument.createElement("tbody"))):N}}};o.fn.init.prototype=o.fn;function z(E,F){if(F.src){o.ajax({url:F.src,async:false,dataType:"script"})}else{o.globalEval(F.text||F.textContent||F.innerHTML||"")}if(F.parentNode){F.parentNode.removeChild(F)}}function e(){return +new Date}o.extend=o.fn.extend=function(){var J=arguments[0]||{},H=1,I=arguments.length,E=false,G;if(typeof J==="boolean"){E=J;J=arguments[1]||{};H=2}if(typeof J!=="object"&&!o.isFunction(J)){J={}}if(I==H){J=this;--H}for(;H<I;H++){if((G=arguments[H])!=null){for(var F in G){var K=J[F],L=G[F];if(J===L){continue}if(E&&L&&typeof L==="object"&&!L.nodeType){J[F]=o.extend(E,K||(L.length!=null?[]:{}),L)}else{if(L!==g){J[F]=L}}}}}return J};var b=\/z-?index|font-?weight|opacity|zoom|line-?height\/i,q=document.defaultView||{},s=Object.prototype.toString;o.extend({noConflict:function(E){l.$=p;if(E){l.jQuery=y}return o},isFunction:function(E){return s.call(E)==="[object Function]"},isArray:function(E){return s.call(E)==="[object Array]"},isXMLDoc:function(E){return E.nodeType===9&&E.documentElement.nodeName!=="HTML"||!!E.ownerDocument&&o.isXMLDoc(E.ownerDocument)},globalEval:function(G){if(G&&\/\\S\/.test(G)){var F=document.getElementsByTagName("head")[0]||document.documentElement,E=document.createElement("script");E.type="text\/javascript";if(o.support.scriptEval){E.appendChild(document.createTextNode(G))}else{E.text=G}F.insertBefore(E,F.firstChild);F.removeChild(E)}},nodeName:function(F,E){return F.nodeName&&F.nodeName.toUpperCase()==E.toUpperCase()},each:function(G,K,F){var E,H=0,I=G.length;if(F){if(I===g){for(E in G){if(K.apply(G[E],F)===false){break}}}else{for(;H<I;){if(K.apply(G[H++],F)===false){break}}}}else{if(I===g){for(E in G){if(K.call(G[E],E,G[E])===false){break}}}else{for(var J=G[0];H<I&&K.call(J,H,J)!==false;J=G[++H]){}}}return G},prop:function(H,I,G,F,E){if(o.isFunction(I)){I=I.call(H,F)}return typeof I==="number"&&G=="curCSS"&&!b.test(E)?I+"px":I},className:{add:function(E,F){o.each((F||"").split(\/\\s+\/),function(G,H){if(E.nodeType==1&&!o.className.has(E.className,H)){E.className+=(E.className?" ":"")+H}})},remove:function(E,F){if(E.nodeType==1){E.className=F!==g?o.grep(E.className.split(\/\\s+\/),function(G){return !o.className.has(F,G)}).join(" "):""}},has:function(F,E){return F&&o.inArray(E,(F.className||F).toString().split(\/\\s+\/))>-1}},swap:function(H,G,I){var E={};for(var F in G){E[F]=H.style[F];H.style[F]=G[F]}I.call(H);for(var F in G){H.style[F]=E[F]}},css:function(H,F,J,E){if(F=="width"||F=="height"){var L,G={position:"absolute",visibility:"hidden",display:"block"},K=F=="width"?["Left","Right"]:["Top","Bottom"];function I(){L=F=="width"?H.offsetWidth:H.offsetHeight;if(E==="border"){return}o.each(K,function(){if(!E){L-=parseFloat(o.curCSS(H,"padding"+this,true))||0}if(E==="margin"){L+=parseFloat(o.curCSS(H,"margin"+this,true))||0}else{L-=parseFloat(o.curCSS(H,"border"+this+"Width",true))||0}})}if(H.offsetWidth!==0){I()}else{o.swap(H,G,I)}return Math.max(0,Math.round(L))}return o.curCSS(H,F,J)},curCSS:function(I,F,G){var L,E=I.style;if(F=="opacity"&&!o.support.opacity){L=o.attr(E,"opacity");return L==""?"1":L}if(F.match(\/float\/i)){F=w}if(!G&&E&&E[F]){L=E[F]}else{if(q.getComputedStyle){if(F.match(\/float\/i)){F="float"}F=F.replace(\/([A-Z])\/g,"-$1").toLowerCase();var M=q.getComputedStyle(I,null);if(M){L=M.getPropertyValue(F)}if(F=="opacity"&&L==""){L="1"}}else{if(I.currentStyle){var J=F.replace(\/\\-(\\w)\/g,function(N,O){return O.toUpperCase()});L=I.currentStyle[F]||I.currentStyle[J];if(!\/^\\d+(px)?$\/i.test(L)&&\/^\\d\/.test(L)){var H=E.left,K=I.runtimeStyle.left;I.runtimeStyle.left=I.currentStyle.left;E.left=L||0;L=E.pixelLeft+"px";E.left=H;I.runtimeStyle.left=K}}}}return L},clean:function(F,K,I){K=K||document;if(typeof K.createElement==="undefined"){K=K.ownerDocument||K[0]&&K[0].ownerDocument||document}if(!I&&F.length===1&&typeof F[0]==="string"){var H=\/^<(\\w+)\\s*\\\/?>$\/.exec(F[0]);if(H){return[K.createElement(H[1])]}}var G=[],E=[],L=K.createElement("div");o.each(F,function(P,S){if(typeof S==="number"){S+=""}if(!S){return}if(typeof S==="string"){S=S.replace(\/(<(\\w+)[^>]*?)\\\/>\/g,function(U,V,T){return T.match(\/^(abbr|br|col|img|input|link|meta|param|hr|area|embed)$\/i)?U:V+"><\/"+T+">"});var O=S.replace(\/^\\s+\/,"").substring(0,10).toLowerCase();var Q=!O.indexOf("<opt")&&[1,"<select multiple='multiple'>","<\/select>"]||!O.indexOf("<leg")&&[1,"<fieldset>","<\/fieldset>"]||O.match(\/^<(thead|tbody|tfoot|colg|cap)\/)&&[1,"<table>","<\/table>"]||!O.indexOf("<tr")&&[2,"<table><tbody>","<\/tbody><\/table>"]||(!O.indexOf("<td")||!O.indexOf("<th"))&&[3,"<table><tbody><tr>","<\/tr><\/tbody><\/table>"]||!O.indexOf("<col")&&[2,"<table><tbody><\/tbody><colgroup>","<\/colgroup><\/table>"]||!o.support.htmlSerialize&&[1,"div<div>","<\/div>"]||[0,"",""];L.innerHTML=Q[1]+S+Q[2];while(Q[0]--){L=L.lastChild}if(!o.support.tbody){var R=\/<tbody\/i.test(S),N=!O.indexOf("<table")&&!R?L.firstChild&&L.firstChild.childNodes:Q[1]=="<table>"&&!R?L.childNodes:[];for(var M=N.length-1;M>=0;--M){if(o.nodeName(N[M],"tbody")&&!N[M].childNodes.length){N[M].parentNode.removeChild(N[M])}}}if(!o.support.leadingWhitespace&&\/^\\s\/.test(S)){L.insertBefore(K.createTextNode(S.match(\/^\\s*\/)[0]),L.firstChild)}S=o.makeArray(L.childNodes)}if(S.nodeType){G.push(S)}else{G=o.merge(G,S)}});if(I){for(var J=0;G[J];J++){if(o.nodeName(G[J],"script")&&(!G[J].type||G[J].type.toLowerCase()==="text\/javascript")){E.push(G[J].parentNode?G[J].parentNode.removeChild(G[J]):G[J])}else{if(G[J].nodeType===1){G.splice.apply(G,[J+1,0].concat(o.makeArray(G[J].getElementsByTagName("script"))))}I.appendChild(G[J])}}return E}return G},attr:function(J,G,K){if(!J||J.nodeType==3||J.nodeType==8){return g}var H=!o.isXMLDoc(J),L=K!==g;G=H&&o.props[G]||G;if(J.tagName){var F=\/href|src|style\/.test(G);if(G=="selected"&&J.parentNode){J.parentNode.selectedIndex}if(G in J&&H&&!F){if(L){if(G=="type"&&o.nodeName(J,"input")&&J.parentNode){throw"type property can't be changed"}J[G]=K}if(o.nodeName(J,"form")&&J.getAttributeNode(G)){return J.getAttributeNode(G).nodeValue}if(G=="tabIndex"){var I=J.getAttributeNode("tabIndex");return I&&I.specified?I.value:J.nodeName.match(\/(button|input|object|select|textarea)\/i)?0:J.nodeName.match(\/^(a|area)$\/i)&&J.href?0:g}return J[G]}if(!o.support.style&&H&&G=="style"){return o.attr(J.style,"cssText",K)}if(L){J.setAttribute(G,""+K)}var E=!o.support.hrefNormalized&&H&&F?J.getAttribute(G,2):J.getAttribute(G);return E===null?g:E}if(!o.support.opacity&&G=="opacity"){if(L){J.zoom=1;J.filter=(J.filter||"").replace(\/alpha\\([^)]*\\)\/,"")+(parseInt(K)+""=="NaN"?"":"alpha(opacity="+K*100+")")}return J.filter&&J.filter.indexOf("opacity=")>=0?(parseFloat(J.filter.match(\/opacity=([^)]*)\/)[1])\/100)+"":""}G=G.replace(\/-([a-z])\/ig,function(M,N){return N.toUpperCase()});if(L){J[G]=K}return J[G]},trim:function(E){return(E||"").replace(\/^\\s+|\\s+$\/g,"")},makeArray:function(G){var E=[];if(G!=null){var F=G.length;if(F==null||typeof G==="string"||o.isFunction(G)||G.setInterval){E[0]=G}else{while(F){E[--F]=G[F]}}}return E},inArray:function(G,H){for(var E=0,F=H.length;E<F;E++){if(H[E]===G){return E}}return -1},merge:function(H,E){var F=0,G,I=H.length;if(!o.support.getAll){while((G=E[F++])!=null){if(G.nodeType!=8){H[I++]=G}}}else{while((G=E[F++])!=null){H[I++]=G}}return H},unique:function(K){var F=[],E={};try{for(var G=0,H=K.length;G<H;G++){var J=o.data(K[G]);if(!E[J]){E[J]=true;F.push(K[G])}}}catch(I){F=K}return F},grep:function(F,J,E){var G=[];for(var H=0,I=F.length;H<I;H++){if(!E!=!J(F[H],H)){G.push(F[H])}}return G},map:function(E,J){var F=[];for(var G=0,H=E.length;G<H;G++){var I=J(E[G],G);if(I!=null){F[F.length]=I}}return F.concat.apply([],F)}});var C=navigator.userAgent.toLowerCase();o.browser={version:(C.match(\/.+(?:rv|it|ra|ie)[\\\/: ]([\\d.]+)\/)||[0,"0"])[1],safari:\/webkit\/.test(C),opera:\/opera\/.test(C),msie:\/msie\/.test(C)&&!\/opera\/.test(C),mozilla:\/mozilla\/.test(C)&&!\/(compatible|webkit)\/.test(C)};o.each({parent:function(E){return E.parentNode},parents:function(E){return o.dir(E,"parentNode")},next:function(E){return o.nth(E,2,"nextSibling")},prev:function(E){return o.nth(E,2,"previousSibling")},nextAll:function(E){return o.dir(E,"nextSibling")},prevAll:function(E){return o.dir(E,"previousSibling")},siblings:function(E){return o.sibling(E.parentNode.firstChild,E)},children:function(E){return o.sibling(E.firstChild)},contents:function(E){return o.nodeName(E,"iframe")?E.contentDocument||E.contentWindow.document:o.makeArray(E.childNodes)}},function(E,F){o.fn[E]=function(G){var H=o.map(this,F);if(G&&typeof G=="string"){H=o.multiFilter(G,H)}return this.pushStack(o.unique(H),E,G)}});o.each({appendTo:"append",prependTo:"prepend",insertBefore:"before",insertAfter:"after",replaceAll:"replaceWith"},function(E,F){o.fn[E]=function(G){var J=[],L=o(G);for(var K=0,H=L.length;K<H;K++){$/;"	c
Array	../CMSIS/Documentation/General/html/jquery.js	/^(function(){var l=this,g,y=l.jQuery,p=l.$,o=l.jQuery=l.$=function(E,F){return new o.fn.init(E,F)},D=\/^[^<]*(<(.|\\s)+>)[^>]*$|^#([\\w-]+)$\/,f=\/^.[^:#\\[\\.,]*$\/;o.fn=o.prototype={init:function(E,H){E=E||document;if(E.nodeType){this[0]=E;this.length=1;this.context=E;return this}if(typeof E==="string"){var G=D.exec(E);if(G&&(G[1]||!H)){if(G[1]){E=o.clean([G[1]],H)}else{var I=document.getElementById(G[3]);if(I&&I.id!=G[3]){return o().find(E)}var F=o(I||[]);F.context=document;F.selector=E;return F}}else{return o(H).find(E)}}else{if(o.isFunction(E)){return o(document).ready(E)}}if(E.selector&&E.context){this.selector=E.selector;this.context=E.context}return this.setArray(o.isArray(E)?E:o.makeArray(E))},selector:"",jquery:"1.3.2",size:function(){return this.length},get:function(E){return E===g?Array.prototype.slice.call(this):this[E]},pushStack:function(F,H,E){var G=o(F);G.prevObject=this;G.context=this.context;if(H==="find"){G.selector=this.selector+(this.selector?" ":"")+E}else{if(H){G.selector=this.selector+"."+H+"("+E+")"}}return G},setArray:function(E){this.length=0;Array.prototype.push.apply(this,E);return this},each:function(F,E){return o.each(this,F,E)},index:function(E){return o.inArray(E&&E.jquery?E[0]:E,this)},attr:function(F,H,G){var E=F;if(typeof F==="string"){if(H===g){return this[0]&&o[G||"attr"](this[0],F)}else{E={};E[F]=H}}return this.each(function(I){for(F in E){o.attr(G?this.style:this,F,o.prop(this,E[F],G,I,F))}})},css:function(E,F){if((E=="width"||E=="height")&&parseFloat(F)<0){F=g}return this.attr(E,F,"curCSS")},text:function(F){if(typeof F!=="object"&&F!=null){return this.empty().append((this[0]&&this[0].ownerDocument||document).createTextNode(F))}var E="";o.each(F||this,function(){o.each(this.childNodes,function(){if(this.nodeType!=8){E+=this.nodeType!=1?this.nodeValue:o.fn.text([this])}})});return E},wrapAll:function(E){if(this[0]){var F=o(E,this[0].ownerDocument).clone();if(this[0].parentNode){F.insertBefore(this[0])}F.map(function(){var G=this;while(G.firstChild){G=G.firstChild}return G}).append(this)}return this},wrapInner:function(E){return this.each(function(){o(this).contents().wrapAll(E)})},wrap:function(E){return this.each(function(){o(this).wrapAll(E)})},append:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.appendChild(E)}})},prepend:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.insertBefore(E,this.firstChild)}})},before:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this)})},after:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this.nextSibling)})},end:function(){return this.prevObject||o([])},push:[].push,sort:[].sort,splice:[].splice,find:function(E){if(this.length===1){var F=this.pushStack([],"find",E);F.length=0;o.find(E,this[0],F);return F}else{return this.pushStack(o.unique(o.map(this,function(G){return o.find(E,G)})),"find",E)}},clone:function(G){var E=this.map(function(){if(!o.support.noCloneEvent&&!o.isXMLDoc(this)){var I=this.outerHTML;if(!I){var J=this.ownerDocument.createElement("div");J.appendChild(this.cloneNode(true));I=J.innerHTML}return o.clean([I.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,"").replace(\/^\\s*\/,"")])[0]}else{return this.cloneNode(true)}});if(G===true){var H=this.find("*").andSelf(),F=0;E.find("*").andSelf().each(function(){if(this.nodeName!==H[F].nodeName){return}var I=o.data(H[F],"events");for(var K in I){for(var J in I[K]){o.event.add(this,K,I[K][J],I[K][J].data)}}F++})}return E},filter:function(E){return this.pushStack(o.isFunction(E)&&o.grep(this,function(G,F){return E.call(G,F)})||o.multiFilter(E,o.grep(this,function(F){return F.nodeType===1})),"filter",E)},closest:function(E){var G=o.expr.match.POS.test(E)?o(E):null,F=0;return this.map(function(){var H=this;while(H&&H.ownerDocument){if(G?G.index(H)>-1:o(H).is(E)){o.data(H,"closest",F);return H}H=H.parentNode;F++}})},not:function(E){if(typeof E==="string"){if(f.test(E)){return this.pushStack(o.multiFilter(E,this,true),"not",E)}else{E=o.multiFilter(E,this)}}var F=E.length&&E[E.length-1]!==g&&!E.nodeType;return this.filter(function(){return F?o.inArray(this,E)<0:this!=E})},add:function(E){return this.pushStack(o.unique(o.merge(this.get(),typeof E==="string"?o(E):o.makeArray(E))))},is:function(E){return !!E&&o.multiFilter(E,this).length>0},hasClass:function(E){return !!E&&this.is("."+E)},val:function(K){if(K===g){var E=this[0];if(E){if(o.nodeName(E,"option")){return(E.attributes.value||{}).specified?E.value:E.text}if(o.nodeName(E,"select")){var I=E.selectedIndex,L=[],M=E.options,H=E.type=="select-one";if(I<0){return null}for(var F=H?I:0,J=H?I+1:M.length;F<J;F++){var G=M[F];if(G.selected){K=o(G).val();if(H){return K}L.push(K)}}return L}return(E.value||"").replace(\/\\r\/g,"")}return g}if(typeof K==="number"){K+=""}return this.each(function(){if(this.nodeType!=1){return}if(o.isArray(K)&&\/radio|checkbox\/.test(this.type)){this.checked=(o.inArray(this.value,K)>=0||o.inArray(this.name,K)>=0)}else{if(o.nodeName(this,"select")){var N=o.makeArray(K);o("option",this).each(function(){this.selected=(o.inArray(this.value,N)>=0||o.inArray(this.text,N)>=0)});if(!N.length){this.selectedIndex=-1}}else{this.value=K}}})},html:function(E){return E===g?(this[0]?this[0].innerHTML.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,""):null):this.empty().append(E)},replaceWith:function(E){return this.after(E).remove()},eq:function(E){return this.slice(E,+E+1)},slice:function(){return this.pushStack(Array.prototype.slice.apply(this,arguments),"slice",Array.prototype.slice.call(arguments).join(","))},map:function(E){return this.pushStack(o.map(this,function(G,F){return E.call(G,F,G)}))},andSelf:function(){return this.add(this.prevObject)},domManip:function(J,M,L){if(this[0]){var I=(this[0].ownerDocument||this[0]).createDocumentFragment(),F=o.clean(J,(this[0].ownerDocument||this[0]),I),H=I.firstChild;if(H){for(var G=0,E=this.length;G<E;G++){L.call(K(this[G],H),this.length>1||G>0?I.cloneNode(true):I)}}if(F){o.each(F,z)}}return this;function K(N,O){return M&&o.nodeName(N,"table")&&o.nodeName(O,"tr")?(N.getElementsByTagName("tbody")[0]||N.appendChild(N.ownerDocument.createElement("tbody"))):N}}};o.fn.init.prototype=o.fn;function z(E,F){if(F.src){o.ajax({url:F.src,async:false,dataType:"script"})}else{o.globalEval(F.text||F.textContent||F.innerHTML||"")}if(F.parentNode){F.parentNode.removeChild(F)}}function e(){return +new Date}o.extend=o.fn.extend=function(){var J=arguments[0]||{},H=1,I=arguments.length,E=false,G;if(typeof J==="boolean"){E=J;J=arguments[1]||{};H=2}if(typeof J!=="object"&&!o.isFunction(J)){J={}}if(I==H){J=this;--H}for(;H<I;H++){if((G=arguments[H])!=null){for(var F in G){var K=J[F],L=G[F];if(J===L){continue}if(E&&L&&typeof L==="object"&&!L.nodeType){J[F]=o.extend(E,K||(L.length!=null?[]:{}),L)}else{if(L!==g){J[F]=L}}}}}return J};var b=\/z-?index|font-?weight|opacity|zoom|line-?height\/i,q=document.defaultView||{},s=Object.prototype.toString;o.extend({noConflict:function(E){l.$=p;if(E){l.jQuery=y}return o},isFunction:function(E){return s.call(E)==="[object Function]"},isArray:function(E){return s.call(E)==="[object Array]"},isXMLDoc:function(E){return E.nodeType===9&&E.documentElement.nodeName!=="HTML"||!!E.ownerDocument&&o.isXMLDoc(E.ownerDocument)},globalEval:function(G){if(G&&\/\\S\/.test(G)){var F=document.getElementsByTagName("head")[0]||document.documentElement,E=document.createElement("script");E.type="text\/javascript";if(o.support.scriptEval){E.appendChild(document.createTextNode(G))}else{E.text=G}F.insertBefore(E,F.firstChild);F.removeChild(E)}},nodeName:function(F,E){return F.nodeName&&F.nodeName.toUpperCase()==E.toUpperCase()},each:function(G,K,F){var E,H=0,I=G.length;if(F){if(I===g){for(E in G){if(K.apply(G[E],F)===false){break}}}else{for(;H<I;){if(K.apply(G[H++],F)===false){break}}}}else{if(I===g){for(E in G){if(K.call(G[E],E,G[E])===false){break}}}else{for(var J=G[0];H<I&&K.call(J,H,J)!==false;J=G[++H]){}}}return G},prop:function(H,I,G,F,E){if(o.isFunction(I)){I=I.call(H,F)}return typeof I==="number"&&G=="curCSS"&&!b.test(E)?I+"px":I},className:{add:function(E,F){o.each((F||"").split(\/\\s+\/),function(G,H){if(E.nodeType==1&&!o.className.has(E.className,H)){E.className+=(E.className?" ":"")+H}})},remove:function(E,F){if(E.nodeType==1){E.className=F!==g?o.grep(E.className.split(\/\\s+\/),function(G){return !o.className.has(F,G)}).join(" "):""}},has:function(F,E){return F&&o.inArray(E,(F.className||F).toString().split(\/\\s+\/))>-1}},swap:function(H,G,I){var E={};for(var F in G){E[F]=H.style[F];H.style[F]=G[F]}I.call(H);for(var F in G){H.style[F]=E[F]}},css:function(H,F,J,E){if(F=="width"||F=="height"){var L,G={position:"absolute",visibility:"hidden",display:"block"},K=F=="width"?["Left","Right"]:["Top","Bottom"];function I(){L=F=="width"?H.offsetWidth:H.offsetHeight;if(E==="border"){return}o.each(K,function(){if(!E){L-=parseFloat(o.curCSS(H,"padding"+this,true))||0}if(E==="margin"){L+=parseFloat(o.curCSS(H,"margin"+this,true))||0}else{L-=parseFloat(o.curCSS(H,"border"+this+"Width",true))||0}})}if(H.offsetWidth!==0){I()}else{o.swap(H,G,I)}return Math.max(0,Math.round(L))}return o.curCSS(H,F,J)},curCSS:function(I,F,G){var L,E=I.style;if(F=="opacity"&&!o.support.opacity){L=o.attr(E,"opacity");return L==""?"1":L}if(F.match(\/float\/i)){F=w}if(!G&&E&&E[F]){L=E[F]}else{if(q.getComputedStyle){if(F.match(\/float\/i)){F="float"}F=F.replace(\/([A-Z])\/g,"-$1").toLowerCase();var M=q.getComputedStyle(I,null);if(M){L=M.getPropertyValue(F)}if(F=="opacity"&&L==""){L="1"}}else{if(I.currentStyle){var J=F.replace(\/\\-(\\w)\/g,function(N,O){return O.toUpperCase()});L=I.currentStyle[F]||I.currentStyle[J];if(!\/^\\d+(px)?$\/i.test(L)&&\/^\\d\/.test(L)){var H=E.left,K=I.runtimeStyle.left;I.runtimeStyle.left=I.currentStyle.left;E.left=L||0;L=E.pixelLeft+"px";E.left=H;I.runtimeStyle.left=K}}}}return L},clean:function(F,K,I){K=K||document;if(typeof K.createElement==="undefined"){K=K.ownerDocument||K[0]&&K[0].ownerDocument||document}if(!I&&F.length===1&&typeof F[0]==="string"){var H=\/^<(\\w+)\\s*\\\/?>$\/.exec(F[0]);if(H){return[K.createElement(H[1])]}}var G=[],E=[],L=K.createElement("div");o.each(F,function(P,S){if(typeof S==="number"){S+=""}if(!S){return}if(typeof S==="string"){S=S.replace(\/(<(\\w+)[^>]*?)\\\/>\/g,function(U,V,T){return T.match(\/^(abbr|br|col|img|input|link|meta|param|hr|area|embed)$\/i)?U:V+"><\/"+T+">"});var O=S.replace(\/^\\s+\/,"").substring(0,10).toLowerCase();var Q=!O.indexOf("<opt")&&[1,"<select multiple='multiple'>","<\/select>"]||!O.indexOf("<leg")&&[1,"<fieldset>","<\/fieldset>"]||O.match(\/^<(thead|tbody|tfoot|colg|cap)\/)&&[1,"<table>","<\/table>"]||!O.indexOf("<tr")&&[2,"<table><tbody>","<\/tbody><\/table>"]||(!O.indexOf("<td")||!O.indexOf("<th"))&&[3,"<table><tbody><tr>","<\/tr><\/tbody><\/table>"]||!O.indexOf("<col")&&[2,"<table><tbody><\/tbody><colgroup>","<\/colgroup><\/table>"]||!o.support.htmlSerialize&&[1,"div<div>","<\/div>"]||[0,"",""];L.innerHTML=Q[1]+S+Q[2];while(Q[0]--){L=L.lastChild}if(!o.support.tbody){var R=\/<tbody\/i.test(S),N=!O.indexOf("<table")&&!R?L.firstChild&&L.firstChild.childNodes:Q[1]=="<table>"&&!R?L.childNodes:[];for(var M=N.length-1;M>=0;--M){if(o.nodeName(N[M],"tbody")&&!N[M].childNodes.length){N[M].parentNode.removeChild(N[M])}}}if(!o.support.leadingWhitespace&&\/^\\s\/.test(S)){L.insertBefore(K.createTextNode(S.match(\/^\\s*\/)[0]),L.firstChild)}S=o.makeArray(L.childNodes)}if(S.nodeType){G.push(S)}else{G=o.merge(G,S)}});if(I){for(var J=0;G[J];J++){if(o.nodeName(G[J],"script")&&(!G[J].type||G[J].type.toLowerCase()==="text\/javascript")){E.push(G[J].parentNode?G[J].parentNode.removeChild(G[J]):G[J])}else{if(G[J].nodeType===1){G.splice.apply(G,[J+1,0].concat(o.makeArray(G[J].getElementsByTagName("script"))))}I.appendChild(G[J])}}return E}return G},attr:function(J,G,K){if(!J||J.nodeType==3||J.nodeType==8){return g}var H=!o.isXMLDoc(J),L=K!==g;G=H&&o.props[G]||G;if(J.tagName){var F=\/href|src|style\/.test(G);if(G=="selected"&&J.parentNode){J.parentNode.selectedIndex}if(G in J&&H&&!F){if(L){if(G=="type"&&o.nodeName(J,"input")&&J.parentNode){throw"type property can't be changed"}J[G]=K}if(o.nodeName(J,"form")&&J.getAttributeNode(G)){return J.getAttributeNode(G).nodeValue}if(G=="tabIndex"){var I=J.getAttributeNode("tabIndex");return I&&I.specified?I.value:J.nodeName.match(\/(button|input|object|select|textarea)\/i)?0:J.nodeName.match(\/^(a|area)$\/i)&&J.href?0:g}return J[G]}if(!o.support.style&&H&&G=="style"){return o.attr(J.style,"cssText",K)}if(L){J.setAttribute(G,""+K)}var E=!o.support.hrefNormalized&&H&&F?J.getAttribute(G,2):J.getAttribute(G);return E===null?g:E}if(!o.support.opacity&&G=="opacity"){if(L){J.zoom=1;J.filter=(J.filter||"").replace(\/alpha\\([^)]*\\)\/,"")+(parseInt(K)+""=="NaN"?"":"alpha(opacity="+K*100+")")}return J.filter&&J.filter.indexOf("opacity=")>=0?(parseFloat(J.filter.match(\/opacity=([^)]*)\/)[1])\/100)+"":""}G=G.replace(\/-([a-z])\/ig,function(M,N){return N.toUpperCase()});if(L){J[G]=K}return J[G]},trim:function(E){return(E||"").replace(\/^\\s+|\\s+$\/g,"")},makeArray:function(G){var E=[];if(G!=null){var F=G.length;if(F==null||typeof G==="string"||o.isFunction(G)||G.setInterval){E[0]=G}else{while(F){E[--F]=G[F]}}}return E},inArray:function(G,H){for(var E=0,F=H.length;E<F;E++){if(H[E]===G){return E}}return -1},merge:function(H,E){var F=0,G,I=H.length;if(!o.support.getAll){while((G=E[F++])!=null){if(G.nodeType!=8){H[I++]=G}}}else{while((G=E[F++])!=null){H[I++]=G}}return H},unique:function(K){var F=[],E={};try{for(var G=0,H=K.length;G<H;G++){var J=o.data(K[G]);if(!E[J]){E[J]=true;F.push(K[G])}}}catch(I){F=K}return F},grep:function(F,J,E){var G=[];for(var H=0,I=F.length;H<I;H++){if(!E!=!J(F[H],H)){G.push(F[H])}}return G},map:function(E,J){var F=[];for(var G=0,H=E.length;G<H;G++){var I=J(E[G],G);if(I!=null){F[F.length]=I}}return F.concat.apply([],F)}});var C=navigator.userAgent.toLowerCase();o.browser={version:(C.match(\/.+(?:rv|it|ra|ie)[\\\/: ]([\\d.]+)\/)||[0,"0"])[1],safari:\/webkit\/.test(C),opera:\/opera\/.test(C),msie:\/msie\/.test(C)&&!\/opera\/.test(C),mozilla:\/mozilla\/.test(C)&&!\/(compatible|webkit)\/.test(C)};o.each({parent:function(E){return E.parentNode},parents:function(E){return o.dir(E,"parentNode")},next:function(E){return o.nth(E,2,"nextSibling")},prev:function(E){return o.nth(E,2,"previousSibling")},nextAll:function(E){return o.dir(E,"nextSibling")},prevAll:function(E){return o.dir(E,"previousSibling")},siblings:function(E){return o.sibling(E.parentNode.firstChild,E)},children:function(E){return o.sibling(E.firstChild)},contents:function(E){return o.nodeName(E,"iframe")?E.contentDocument||E.contentWindow.document:o.makeArray(E.childNodes)}},function(E,F){o.fn[E]=function(G){var H=o.map(this,F);if(G&&typeof G=="string"){H=o.multiFilter(G,H)}return this.pushStack(o.unique(H),E,G)}});o.each({appendTo:"append",prependTo:"prepend",insertBefore:"before",insertAfter:"after",replaceAll:"replaceWith"},function(E,F){o.fn[E]=function(G){var J=[],L=o(G);for(var K=0,H=L.length;K<H;K++){$/;"	c
Array	../CMSIS/Documentation/RTOS/html/jquery.js	/^(function(){var l=this,g,y=l.jQuery,p=l.$,o=l.jQuery=l.$=function(E,F){return new o.fn.init(E,F)},D=\/^[^<]*(<(.|\\s)+>)[^>]*$|^#([\\w-]+)$\/,f=\/^.[^:#\\[\\.,]*$\/;o.fn=o.prototype={init:function(E,H){E=E||document;if(E.nodeType){this[0]=E;this.length=1;this.context=E;return this}if(typeof E==="string"){var G=D.exec(E);if(G&&(G[1]||!H)){if(G[1]){E=o.clean([G[1]],H)}else{var I=document.getElementById(G[3]);if(I&&I.id!=G[3]){return o().find(E)}var F=o(I||[]);F.context=document;F.selector=E;return F}}else{return o(H).find(E)}}else{if(o.isFunction(E)){return o(document).ready(E)}}if(E.selector&&E.context){this.selector=E.selector;this.context=E.context}return this.setArray(o.isArray(E)?E:o.makeArray(E))},selector:"",jquery:"1.3.2",size:function(){return this.length},get:function(E){return E===g?Array.prototype.slice.call(this):this[E]},pushStack:function(F,H,E){var G=o(F);G.prevObject=this;G.context=this.context;if(H==="find"){G.selector=this.selector+(this.selector?" ":"")+E}else{if(H){G.selector=this.selector+"."+H+"("+E+")"}}return G},setArray:function(E){this.length=0;Array.prototype.push.apply(this,E);return this},each:function(F,E){return o.each(this,F,E)},index:function(E){return o.inArray(E&&E.jquery?E[0]:E,this)},attr:function(F,H,G){var E=F;if(typeof F==="string"){if(H===g){return this[0]&&o[G||"attr"](this[0],F)}else{E={};E[F]=H}}return this.each(function(I){for(F in E){o.attr(G?this.style:this,F,o.prop(this,E[F],G,I,F))}})},css:function(E,F){if((E=="width"||E=="height")&&parseFloat(F)<0){F=g}return this.attr(E,F,"curCSS")},text:function(F){if(typeof F!=="object"&&F!=null){return this.empty().append((this[0]&&this[0].ownerDocument||document).createTextNode(F))}var E="";o.each(F||this,function(){o.each(this.childNodes,function(){if(this.nodeType!=8){E+=this.nodeType!=1?this.nodeValue:o.fn.text([this])}})});return E},wrapAll:function(E){if(this[0]){var F=o(E,this[0].ownerDocument).clone();if(this[0].parentNode){F.insertBefore(this[0])}F.map(function(){var G=this;while(G.firstChild){G=G.firstChild}return G}).append(this)}return this},wrapInner:function(E){return this.each(function(){o(this).contents().wrapAll(E)})},wrap:function(E){return this.each(function(){o(this).wrapAll(E)})},append:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.appendChild(E)}})},prepend:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.insertBefore(E,this.firstChild)}})},before:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this)})},after:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this.nextSibling)})},end:function(){return this.prevObject||o([])},push:[].push,sort:[].sort,splice:[].splice,find:function(E){if(this.length===1){var F=this.pushStack([],"find",E);F.length=0;o.find(E,this[0],F);return F}else{return this.pushStack(o.unique(o.map(this,function(G){return o.find(E,G)})),"find",E)}},clone:function(G){var E=this.map(function(){if(!o.support.noCloneEvent&&!o.isXMLDoc(this)){var I=this.outerHTML;if(!I){var J=this.ownerDocument.createElement("div");J.appendChild(this.cloneNode(true));I=J.innerHTML}return o.clean([I.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,"").replace(\/^\\s*\/,"")])[0]}else{return this.cloneNode(true)}});if(G===true){var H=this.find("*").andSelf(),F=0;E.find("*").andSelf().each(function(){if(this.nodeName!==H[F].nodeName){return}var I=o.data(H[F],"events");for(var K in I){for(var J in I[K]){o.event.add(this,K,I[K][J],I[K][J].data)}}F++})}return E},filter:function(E){return this.pushStack(o.isFunction(E)&&o.grep(this,function(G,F){return E.call(G,F)})||o.multiFilter(E,o.grep(this,function(F){return F.nodeType===1})),"filter",E)},closest:function(E){var G=o.expr.match.POS.test(E)?o(E):null,F=0;return this.map(function(){var H=this;while(H&&H.ownerDocument){if(G?G.index(H)>-1:o(H).is(E)){o.data(H,"closest",F);return H}H=H.parentNode;F++}})},not:function(E){if(typeof E==="string"){if(f.test(E)){return this.pushStack(o.multiFilter(E,this,true),"not",E)}else{E=o.multiFilter(E,this)}}var F=E.length&&E[E.length-1]!==g&&!E.nodeType;return this.filter(function(){return F?o.inArray(this,E)<0:this!=E})},add:function(E){return this.pushStack(o.unique(o.merge(this.get(),typeof E==="string"?o(E):o.makeArray(E))))},is:function(E){return !!E&&o.multiFilter(E,this).length>0},hasClass:function(E){return !!E&&this.is("."+E)},val:function(K){if(K===g){var E=this[0];if(E){if(o.nodeName(E,"option")){return(E.attributes.value||{}).specified?E.value:E.text}if(o.nodeName(E,"select")){var I=E.selectedIndex,L=[],M=E.options,H=E.type=="select-one";if(I<0){return null}for(var F=H?I:0,J=H?I+1:M.length;F<J;F++){var G=M[F];if(G.selected){K=o(G).val();if(H){return K}L.push(K)}}return L}return(E.value||"").replace(\/\\r\/g,"")}return g}if(typeof K==="number"){K+=""}return this.each(function(){if(this.nodeType!=1){return}if(o.isArray(K)&&\/radio|checkbox\/.test(this.type)){this.checked=(o.inArray(this.value,K)>=0||o.inArray(this.name,K)>=0)}else{if(o.nodeName(this,"select")){var N=o.makeArray(K);o("option",this).each(function(){this.selected=(o.inArray(this.value,N)>=0||o.inArray(this.text,N)>=0)});if(!N.length){this.selectedIndex=-1}}else{this.value=K}}})},html:function(E){return E===g?(this[0]?this[0].innerHTML.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,""):null):this.empty().append(E)},replaceWith:function(E){return this.after(E).remove()},eq:function(E){return this.slice(E,+E+1)},slice:function(){return this.pushStack(Array.prototype.slice.apply(this,arguments),"slice",Array.prototype.slice.call(arguments).join(","))},map:function(E){return this.pushStack(o.map(this,function(G,F){return E.call(G,F,G)}))},andSelf:function(){return this.add(this.prevObject)},domManip:function(J,M,L){if(this[0]){var I=(this[0].ownerDocument||this[0]).createDocumentFragment(),F=o.clean(J,(this[0].ownerDocument||this[0]),I),H=I.firstChild;if(H){for(var G=0,E=this.length;G<E;G++){L.call(K(this[G],H),this.length>1||G>0?I.cloneNode(true):I)}}if(F){o.each(F,z)}}return this;function K(N,O){return M&&o.nodeName(N,"table")&&o.nodeName(O,"tr")?(N.getElementsByTagName("tbody")[0]||N.appendChild(N.ownerDocument.createElement("tbody"))):N}}};o.fn.init.prototype=o.fn;function z(E,F){if(F.src){o.ajax({url:F.src,async:false,dataType:"script"})}else{o.globalEval(F.text||F.textContent||F.innerHTML||"")}if(F.parentNode){F.parentNode.removeChild(F)}}function e(){return +new Date}o.extend=o.fn.extend=function(){var J=arguments[0]||{},H=1,I=arguments.length,E=false,G;if(typeof J==="boolean"){E=J;J=arguments[1]||{};H=2}if(typeof J!=="object"&&!o.isFunction(J)){J={}}if(I==H){J=this;--H}for(;H<I;H++){if((G=arguments[H])!=null){for(var F in G){var K=J[F],L=G[F];if(J===L){continue}if(E&&L&&typeof L==="object"&&!L.nodeType){J[F]=o.extend(E,K||(L.length!=null?[]:{}),L)}else{if(L!==g){J[F]=L}}}}}return J};var b=\/z-?index|font-?weight|opacity|zoom|line-?height\/i,q=document.defaultView||{},s=Object.prototype.toString;o.extend({noConflict:function(E){l.$=p;if(E){l.jQuery=y}return o},isFunction:function(E){return s.call(E)==="[object Function]"},isArray:function(E){return s.call(E)==="[object Array]"},isXMLDoc:function(E){return E.nodeType===9&&E.documentElement.nodeName!=="HTML"||!!E.ownerDocument&&o.isXMLDoc(E.ownerDocument)},globalEval:function(G){if(G&&\/\\S\/.test(G)){var F=document.getElementsByTagName("head")[0]||document.documentElement,E=document.createElement("script");E.type="text\/javascript";if(o.support.scriptEval){E.appendChild(document.createTextNode(G))}else{E.text=G}F.insertBefore(E,F.firstChild);F.removeChild(E)}},nodeName:function(F,E){return F.nodeName&&F.nodeName.toUpperCase()==E.toUpperCase()},each:function(G,K,F){var E,H=0,I=G.length;if(F){if(I===g){for(E in G){if(K.apply(G[E],F)===false){break}}}else{for(;H<I;){if(K.apply(G[H++],F)===false){break}}}}else{if(I===g){for(E in G){if(K.call(G[E],E,G[E])===false){break}}}else{for(var J=G[0];H<I&&K.call(J,H,J)!==false;J=G[++H]){}}}return G},prop:function(H,I,G,F,E){if(o.isFunction(I)){I=I.call(H,F)}return typeof I==="number"&&G=="curCSS"&&!b.test(E)?I+"px":I},className:{add:function(E,F){o.each((F||"").split(\/\\s+\/),function(G,H){if(E.nodeType==1&&!o.className.has(E.className,H)){E.className+=(E.className?" ":"")+H}})},remove:function(E,F){if(E.nodeType==1){E.className=F!==g?o.grep(E.className.split(\/\\s+\/),function(G){return !o.className.has(F,G)}).join(" "):""}},has:function(F,E){return F&&o.inArray(E,(F.className||F).toString().split(\/\\s+\/))>-1}},swap:function(H,G,I){var E={};for(var F in G){E[F]=H.style[F];H.style[F]=G[F]}I.call(H);for(var F in G){H.style[F]=E[F]}},css:function(H,F,J,E){if(F=="width"||F=="height"){var L,G={position:"absolute",visibility:"hidden",display:"block"},K=F=="width"?["Left","Right"]:["Top","Bottom"];function I(){L=F=="width"?H.offsetWidth:H.offsetHeight;if(E==="border"){return}o.each(K,function(){if(!E){L-=parseFloat(o.curCSS(H,"padding"+this,true))||0}if(E==="margin"){L+=parseFloat(o.curCSS(H,"margin"+this,true))||0}else{L-=parseFloat(o.curCSS(H,"border"+this+"Width",true))||0}})}if(H.offsetWidth!==0){I()}else{o.swap(H,G,I)}return Math.max(0,Math.round(L))}return o.curCSS(H,F,J)},curCSS:function(I,F,G){var L,E=I.style;if(F=="opacity"&&!o.support.opacity){L=o.attr(E,"opacity");return L==""?"1":L}if(F.match(\/float\/i)){F=w}if(!G&&E&&E[F]){L=E[F]}else{if(q.getComputedStyle){if(F.match(\/float\/i)){F="float"}F=F.replace(\/([A-Z])\/g,"-$1").toLowerCase();var M=q.getComputedStyle(I,null);if(M){L=M.getPropertyValue(F)}if(F=="opacity"&&L==""){L="1"}}else{if(I.currentStyle){var J=F.replace(\/\\-(\\w)\/g,function(N,O){return O.toUpperCase()});L=I.currentStyle[F]||I.currentStyle[J];if(!\/^\\d+(px)?$\/i.test(L)&&\/^\\d\/.test(L)){var H=E.left,K=I.runtimeStyle.left;I.runtimeStyle.left=I.currentStyle.left;E.left=L||0;L=E.pixelLeft+"px";E.left=H;I.runtimeStyle.left=K}}}}return L},clean:function(F,K,I){K=K||document;if(typeof K.createElement==="undefined"){K=K.ownerDocument||K[0]&&K[0].ownerDocument||document}if(!I&&F.length===1&&typeof F[0]==="string"){var H=\/^<(\\w+)\\s*\\\/?>$\/.exec(F[0]);if(H){return[K.createElement(H[1])]}}var G=[],E=[],L=K.createElement("div");o.each(F,function(P,S){if(typeof S==="number"){S+=""}if(!S){return}if(typeof S==="string"){S=S.replace(\/(<(\\w+)[^>]*?)\\\/>\/g,function(U,V,T){return T.match(\/^(abbr|br|col|img|input|link|meta|param|hr|area|embed)$\/i)?U:V+"><\/"+T+">"});var O=S.replace(\/^\\s+\/,"").substring(0,10).toLowerCase();var Q=!O.indexOf("<opt")&&[1,"<select multiple='multiple'>","<\/select>"]||!O.indexOf("<leg")&&[1,"<fieldset>","<\/fieldset>"]||O.match(\/^<(thead|tbody|tfoot|colg|cap)\/)&&[1,"<table>","<\/table>"]||!O.indexOf("<tr")&&[2,"<table><tbody>","<\/tbody><\/table>"]||(!O.indexOf("<td")||!O.indexOf("<th"))&&[3,"<table><tbody><tr>","<\/tr><\/tbody><\/table>"]||!O.indexOf("<col")&&[2,"<table><tbody><\/tbody><colgroup>","<\/colgroup><\/table>"]||!o.support.htmlSerialize&&[1,"div<div>","<\/div>"]||[0,"",""];L.innerHTML=Q[1]+S+Q[2];while(Q[0]--){L=L.lastChild}if(!o.support.tbody){var R=\/<tbody\/i.test(S),N=!O.indexOf("<table")&&!R?L.firstChild&&L.firstChild.childNodes:Q[1]=="<table>"&&!R?L.childNodes:[];for(var M=N.length-1;M>=0;--M){if(o.nodeName(N[M],"tbody")&&!N[M].childNodes.length){N[M].parentNode.removeChild(N[M])}}}if(!o.support.leadingWhitespace&&\/^\\s\/.test(S)){L.insertBefore(K.createTextNode(S.match(\/^\\s*\/)[0]),L.firstChild)}S=o.makeArray(L.childNodes)}if(S.nodeType){G.push(S)}else{G=o.merge(G,S)}});if(I){for(var J=0;G[J];J++){if(o.nodeName(G[J],"script")&&(!G[J].type||G[J].type.toLowerCase()==="text\/javascript")){E.push(G[J].parentNode?G[J].parentNode.removeChild(G[J]):G[J])}else{if(G[J].nodeType===1){G.splice.apply(G,[J+1,0].concat(o.makeArray(G[J].getElementsByTagName("script"))))}I.appendChild(G[J])}}return E}return G},attr:function(J,G,K){if(!J||J.nodeType==3||J.nodeType==8){return g}var H=!o.isXMLDoc(J),L=K!==g;G=H&&o.props[G]||G;if(J.tagName){var F=\/href|src|style\/.test(G);if(G=="selected"&&J.parentNode){J.parentNode.selectedIndex}if(G in J&&H&&!F){if(L){if(G=="type"&&o.nodeName(J,"input")&&J.parentNode){throw"type property can't be changed"}J[G]=K}if(o.nodeName(J,"form")&&J.getAttributeNode(G)){return J.getAttributeNode(G).nodeValue}if(G=="tabIndex"){var I=J.getAttributeNode("tabIndex");return I&&I.specified?I.value:J.nodeName.match(\/(button|input|object|select|textarea)\/i)?0:J.nodeName.match(\/^(a|area)$\/i)&&J.href?0:g}return J[G]}if(!o.support.style&&H&&G=="style"){return o.attr(J.style,"cssText",K)}if(L){J.setAttribute(G,""+K)}var E=!o.support.hrefNormalized&&H&&F?J.getAttribute(G,2):J.getAttribute(G);return E===null?g:E}if(!o.support.opacity&&G=="opacity"){if(L){J.zoom=1;J.filter=(J.filter||"").replace(\/alpha\\([^)]*\\)\/,"")+(parseInt(K)+""=="NaN"?"":"alpha(opacity="+K*100+")")}return J.filter&&J.filter.indexOf("opacity=")>=0?(parseFloat(J.filter.match(\/opacity=([^)]*)\/)[1])\/100)+"":""}G=G.replace(\/-([a-z])\/ig,function(M,N){return N.toUpperCase()});if(L){J[G]=K}return J[G]},trim:function(E){return(E||"").replace(\/^\\s+|\\s+$\/g,"")},makeArray:function(G){var E=[];if(G!=null){var F=G.length;if(F==null||typeof G==="string"||o.isFunction(G)||G.setInterval){E[0]=G}else{while(F){E[--F]=G[F]}}}return E},inArray:function(G,H){for(var E=0,F=H.length;E<F;E++){if(H[E]===G){return E}}return -1},merge:function(H,E){var F=0,G,I=H.length;if(!o.support.getAll){while((G=E[F++])!=null){if(G.nodeType!=8){H[I++]=G}}}else{while((G=E[F++])!=null){H[I++]=G}}return H},unique:function(K){var F=[],E={};try{for(var G=0,H=K.length;G<H;G++){var J=o.data(K[G]);if(!E[J]){E[J]=true;F.push(K[G])}}}catch(I){F=K}return F},grep:function(F,J,E){var G=[];for(var H=0,I=F.length;H<I;H++){if(!E!=!J(F[H],H)){G.push(F[H])}}return G},map:function(E,J){var F=[];for(var G=0,H=E.length;G<H;G++){var I=J(E[G],G);if(I!=null){F[F.length]=I}}return F.concat.apply([],F)}});var C=navigator.userAgent.toLowerCase();o.browser={version:(C.match(\/.+(?:rv|it|ra|ie)[\\\/: ]([\\d.]+)\/)||[0,"0"])[1],safari:\/webkit\/.test(C),opera:\/opera\/.test(C),msie:\/msie\/.test(C)&&!\/opera\/.test(C),mozilla:\/mozilla\/.test(C)&&!\/(compatible|webkit)\/.test(C)};o.each({parent:function(E){return E.parentNode},parents:function(E){return o.dir(E,"parentNode")},next:function(E){return o.nth(E,2,"nextSibling")},prev:function(E){return o.nth(E,2,"previousSibling")},nextAll:function(E){return o.dir(E,"nextSibling")},prevAll:function(E){return o.dir(E,"previousSibling")},siblings:function(E){return o.sibling(E.parentNode.firstChild,E)},children:function(E){return o.sibling(E.firstChild)},contents:function(E){return o.nodeName(E,"iframe")?E.contentDocument||E.contentWindow.document:o.makeArray(E.childNodes)}},function(E,F){o.fn[E]=function(G){var H=o.map(this,F);if(G&&typeof G=="string"){H=o.multiFilter(G,H)}return this.pushStack(o.unique(H),E,G)}});o.each({appendTo:"append",prependTo:"prepend",insertBefore:"before",insertAfter:"after",replaceAll:"replaceWith"},function(E,F){o.fn[E]=function(G){var J=[],L=o(G);for(var K=0,H=L.length;K<H;K++){$/;"	c
Array	../CMSIS/Documentation/SVD/html/jquery.js	/^(function(){var l=this,g,y=l.jQuery,p=l.$,o=l.jQuery=l.$=function(E,F){return new o.fn.init(E,F)},D=\/^[^<]*(<(.|\\s)+>)[^>]*$|^#([\\w-]+)$\/,f=\/^.[^:#\\[\\.,]*$\/;o.fn=o.prototype={init:function(E,H){E=E||document;if(E.nodeType){this[0]=E;this.length=1;this.context=E;return this}if(typeof E==="string"){var G=D.exec(E);if(G&&(G[1]||!H)){if(G[1]){E=o.clean([G[1]],H)}else{var I=document.getElementById(G[3]);if(I&&I.id!=G[3]){return o().find(E)}var F=o(I||[]);F.context=document;F.selector=E;return F}}else{return o(H).find(E)}}else{if(o.isFunction(E)){return o(document).ready(E)}}if(E.selector&&E.context){this.selector=E.selector;this.context=E.context}return this.setArray(o.isArray(E)?E:o.makeArray(E))},selector:"",jquery:"1.3.2",size:function(){return this.length},get:function(E){return E===g?Array.prototype.slice.call(this):this[E]},pushStack:function(F,H,E){var G=o(F);G.prevObject=this;G.context=this.context;if(H==="find"){G.selector=this.selector+(this.selector?" ":"")+E}else{if(H){G.selector=this.selector+"."+H+"("+E+")"}}return G},setArray:function(E){this.length=0;Array.prototype.push.apply(this,E);return this},each:function(F,E){return o.each(this,F,E)},index:function(E){return o.inArray(E&&E.jquery?E[0]:E,this)},attr:function(F,H,G){var E=F;if(typeof F==="string"){if(H===g){return this[0]&&o[G||"attr"](this[0],F)}else{E={};E[F]=H}}return this.each(function(I){for(F in E){o.attr(G?this.style:this,F,o.prop(this,E[F],G,I,F))}})},css:function(E,F){if((E=="width"||E=="height")&&parseFloat(F)<0){F=g}return this.attr(E,F,"curCSS")},text:function(F){if(typeof F!=="object"&&F!=null){return this.empty().append((this[0]&&this[0].ownerDocument||document).createTextNode(F))}var E="";o.each(F||this,function(){o.each(this.childNodes,function(){if(this.nodeType!=8){E+=this.nodeType!=1?this.nodeValue:o.fn.text([this])}})});return E},wrapAll:function(E){if(this[0]){var F=o(E,this[0].ownerDocument).clone();if(this[0].parentNode){F.insertBefore(this[0])}F.map(function(){var G=this;while(G.firstChild){G=G.firstChild}return G}).append(this)}return this},wrapInner:function(E){return this.each(function(){o(this).contents().wrapAll(E)})},wrap:function(E){return this.each(function(){o(this).wrapAll(E)})},append:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.appendChild(E)}})},prepend:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.insertBefore(E,this.firstChild)}})},before:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this)})},after:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this.nextSibling)})},end:function(){return this.prevObject||o([])},push:[].push,sort:[].sort,splice:[].splice,find:function(E){if(this.length===1){var F=this.pushStack([],"find",E);F.length=0;o.find(E,this[0],F);return F}else{return this.pushStack(o.unique(o.map(this,function(G){return o.find(E,G)})),"find",E)}},clone:function(G){var E=this.map(function(){if(!o.support.noCloneEvent&&!o.isXMLDoc(this)){var I=this.outerHTML;if(!I){var J=this.ownerDocument.createElement("div");J.appendChild(this.cloneNode(true));I=J.innerHTML}return o.clean([I.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,"").replace(\/^\\s*\/,"")])[0]}else{return this.cloneNode(true)}});if(G===true){var H=this.find("*").andSelf(),F=0;E.find("*").andSelf().each(function(){if(this.nodeName!==H[F].nodeName){return}var I=o.data(H[F],"events");for(var K in I){for(var J in I[K]){o.event.add(this,K,I[K][J],I[K][J].data)}}F++})}return E},filter:function(E){return this.pushStack(o.isFunction(E)&&o.grep(this,function(G,F){return E.call(G,F)})||o.multiFilter(E,o.grep(this,function(F){return F.nodeType===1})),"filter",E)},closest:function(E){var G=o.expr.match.POS.test(E)?o(E):null,F=0;return this.map(function(){var H=this;while(H&&H.ownerDocument){if(G?G.index(H)>-1:o(H).is(E)){o.data(H,"closest",F);return H}H=H.parentNode;F++}})},not:function(E){if(typeof E==="string"){if(f.test(E)){return this.pushStack(o.multiFilter(E,this,true),"not",E)}else{E=o.multiFilter(E,this)}}var F=E.length&&E[E.length-1]!==g&&!E.nodeType;return this.filter(function(){return F?o.inArray(this,E)<0:this!=E})},add:function(E){return this.pushStack(o.unique(o.merge(this.get(),typeof E==="string"?o(E):o.makeArray(E))))},is:function(E){return !!E&&o.multiFilter(E,this).length>0},hasClass:function(E){return !!E&&this.is("."+E)},val:function(K){if(K===g){var E=this[0];if(E){if(o.nodeName(E,"option")){return(E.attributes.value||{}).specified?E.value:E.text}if(o.nodeName(E,"select")){var I=E.selectedIndex,L=[],M=E.options,H=E.type=="select-one";if(I<0){return null}for(var F=H?I:0,J=H?I+1:M.length;F<J;F++){var G=M[F];if(G.selected){K=o(G).val();if(H){return K}L.push(K)}}return L}return(E.value||"").replace(\/\\r\/g,"")}return g}if(typeof K==="number"){K+=""}return this.each(function(){if(this.nodeType!=1){return}if(o.isArray(K)&&\/radio|checkbox\/.test(this.type)){this.checked=(o.inArray(this.value,K)>=0||o.inArray(this.name,K)>=0)}else{if(o.nodeName(this,"select")){var N=o.makeArray(K);o("option",this).each(function(){this.selected=(o.inArray(this.value,N)>=0||o.inArray(this.text,N)>=0)});if(!N.length){this.selectedIndex=-1}}else{this.value=K}}})},html:function(E){return E===g?(this[0]?this[0].innerHTML.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,""):null):this.empty().append(E)},replaceWith:function(E){return this.after(E).remove()},eq:function(E){return this.slice(E,+E+1)},slice:function(){return this.pushStack(Array.prototype.slice.apply(this,arguments),"slice",Array.prototype.slice.call(arguments).join(","))},map:function(E){return this.pushStack(o.map(this,function(G,F){return E.call(G,F,G)}))},andSelf:function(){return this.add(this.prevObject)},domManip:function(J,M,L){if(this[0]){var I=(this[0].ownerDocument||this[0]).createDocumentFragment(),F=o.clean(J,(this[0].ownerDocument||this[0]),I),H=I.firstChild;if(H){for(var G=0,E=this.length;G<E;G++){L.call(K(this[G],H),this.length>1||G>0?I.cloneNode(true):I)}}if(F){o.each(F,z)}}return this;function K(N,O){return M&&o.nodeName(N,"table")&&o.nodeName(O,"tr")?(N.getElementsByTagName("tbody")[0]||N.appendChild(N.ownerDocument.createElement("tbody"))):N}}};o.fn.init.prototype=o.fn;function z(E,F){if(F.src){o.ajax({url:F.src,async:false,dataType:"script"})}else{o.globalEval(F.text||F.textContent||F.innerHTML||"")}if(F.parentNode){F.parentNode.removeChild(F)}}function e(){return +new Date}o.extend=o.fn.extend=function(){var J=arguments[0]||{},H=1,I=arguments.length,E=false,G;if(typeof J==="boolean"){E=J;J=arguments[1]||{};H=2}if(typeof J!=="object"&&!o.isFunction(J)){J={}}if(I==H){J=this;--H}for(;H<I;H++){if((G=arguments[H])!=null){for(var F in G){var K=J[F],L=G[F];if(J===L){continue}if(E&&L&&typeof L==="object"&&!L.nodeType){J[F]=o.extend(E,K||(L.length!=null?[]:{}),L)}else{if(L!==g){J[F]=L}}}}}return J};var b=\/z-?index|font-?weight|opacity|zoom|line-?height\/i,q=document.defaultView||{},s=Object.prototype.toString;o.extend({noConflict:function(E){l.$=p;if(E){l.jQuery=y}return o},isFunction:function(E){return s.call(E)==="[object Function]"},isArray:function(E){return s.call(E)==="[object Array]"},isXMLDoc:function(E){return E.nodeType===9&&E.documentElement.nodeName!=="HTML"||!!E.ownerDocument&&o.isXMLDoc(E.ownerDocument)},globalEval:function(G){if(G&&\/\\S\/.test(G)){var F=document.getElementsByTagName("head")[0]||document.documentElement,E=document.createElement("script");E.type="text\/javascript";if(o.support.scriptEval){E.appendChild(document.createTextNode(G))}else{E.text=G}F.insertBefore(E,F.firstChild);F.removeChild(E)}},nodeName:function(F,E){return F.nodeName&&F.nodeName.toUpperCase()==E.toUpperCase()},each:function(G,K,F){var E,H=0,I=G.length;if(F){if(I===g){for(E in G){if(K.apply(G[E],F)===false){break}}}else{for(;H<I;){if(K.apply(G[H++],F)===false){break}}}}else{if(I===g){for(E in G){if(K.call(G[E],E,G[E])===false){break}}}else{for(var J=G[0];H<I&&K.call(J,H,J)!==false;J=G[++H]){}}}return G},prop:function(H,I,G,F,E){if(o.isFunction(I)){I=I.call(H,F)}return typeof I==="number"&&G=="curCSS"&&!b.test(E)?I+"px":I},className:{add:function(E,F){o.each((F||"").split(\/\\s+\/),function(G,H){if(E.nodeType==1&&!o.className.has(E.className,H)){E.className+=(E.className?" ":"")+H}})},remove:function(E,F){if(E.nodeType==1){E.className=F!==g?o.grep(E.className.split(\/\\s+\/),function(G){return !o.className.has(F,G)}).join(" "):""}},has:function(F,E){return F&&o.inArray(E,(F.className||F).toString().split(\/\\s+\/))>-1}},swap:function(H,G,I){var E={};for(var F in G){E[F]=H.style[F];H.style[F]=G[F]}I.call(H);for(var F in G){H.style[F]=E[F]}},css:function(H,F,J,E){if(F=="width"||F=="height"){var L,G={position:"absolute",visibility:"hidden",display:"block"},K=F=="width"?["Left","Right"]:["Top","Bottom"];function I(){L=F=="width"?H.offsetWidth:H.offsetHeight;if(E==="border"){return}o.each(K,function(){if(!E){L-=parseFloat(o.curCSS(H,"padding"+this,true))||0}if(E==="margin"){L+=parseFloat(o.curCSS(H,"margin"+this,true))||0}else{L-=parseFloat(o.curCSS(H,"border"+this+"Width",true))||0}})}if(H.offsetWidth!==0){I()}else{o.swap(H,G,I)}return Math.max(0,Math.round(L))}return o.curCSS(H,F,J)},curCSS:function(I,F,G){var L,E=I.style;if(F=="opacity"&&!o.support.opacity){L=o.attr(E,"opacity");return L==""?"1":L}if(F.match(\/float\/i)){F=w}if(!G&&E&&E[F]){L=E[F]}else{if(q.getComputedStyle){if(F.match(\/float\/i)){F="float"}F=F.replace(\/([A-Z])\/g,"-$1").toLowerCase();var M=q.getComputedStyle(I,null);if(M){L=M.getPropertyValue(F)}if(F=="opacity"&&L==""){L="1"}}else{if(I.currentStyle){var J=F.replace(\/\\-(\\w)\/g,function(N,O){return O.toUpperCase()});L=I.currentStyle[F]||I.currentStyle[J];if(!\/^\\d+(px)?$\/i.test(L)&&\/^\\d\/.test(L)){var H=E.left,K=I.runtimeStyle.left;I.runtimeStyle.left=I.currentStyle.left;E.left=L||0;L=E.pixelLeft+"px";E.left=H;I.runtimeStyle.left=K}}}}return L},clean:function(F,K,I){K=K||document;if(typeof K.createElement==="undefined"){K=K.ownerDocument||K[0]&&K[0].ownerDocument||document}if(!I&&F.length===1&&typeof F[0]==="string"){var H=\/^<(\\w+)\\s*\\\/?>$\/.exec(F[0]);if(H){return[K.createElement(H[1])]}}var G=[],E=[],L=K.createElement("div");o.each(F,function(P,S){if(typeof S==="number"){S+=""}if(!S){return}if(typeof S==="string"){S=S.replace(\/(<(\\w+)[^>]*?)\\\/>\/g,function(U,V,T){return T.match(\/^(abbr|br|col|img|input|link|meta|param|hr|area|embed)$\/i)?U:V+"><\/"+T+">"});var O=S.replace(\/^\\s+\/,"").substring(0,10).toLowerCase();var Q=!O.indexOf("<opt")&&[1,"<select multiple='multiple'>","<\/select>"]||!O.indexOf("<leg")&&[1,"<fieldset>","<\/fieldset>"]||O.match(\/^<(thead|tbody|tfoot|colg|cap)\/)&&[1,"<table>","<\/table>"]||!O.indexOf("<tr")&&[2,"<table><tbody>","<\/tbody><\/table>"]||(!O.indexOf("<td")||!O.indexOf("<th"))&&[3,"<table><tbody><tr>","<\/tr><\/tbody><\/table>"]||!O.indexOf("<col")&&[2,"<table><tbody><\/tbody><colgroup>","<\/colgroup><\/table>"]||!o.support.htmlSerialize&&[1,"div<div>","<\/div>"]||[0,"",""];L.innerHTML=Q[1]+S+Q[2];while(Q[0]--){L=L.lastChild}if(!o.support.tbody){var R=\/<tbody\/i.test(S),N=!O.indexOf("<table")&&!R?L.firstChild&&L.firstChild.childNodes:Q[1]=="<table>"&&!R?L.childNodes:[];for(var M=N.length-1;M>=0;--M){if(o.nodeName(N[M],"tbody")&&!N[M].childNodes.length){N[M].parentNode.removeChild(N[M])}}}if(!o.support.leadingWhitespace&&\/^\\s\/.test(S)){L.insertBefore(K.createTextNode(S.match(\/^\\s*\/)[0]),L.firstChild)}S=o.makeArray(L.childNodes)}if(S.nodeType){G.push(S)}else{G=o.merge(G,S)}});if(I){for(var J=0;G[J];J++){if(o.nodeName(G[J],"script")&&(!G[J].type||G[J].type.toLowerCase()==="text\/javascript")){E.push(G[J].parentNode?G[J].parentNode.removeChild(G[J]):G[J])}else{if(G[J].nodeType===1){G.splice.apply(G,[J+1,0].concat(o.makeArray(G[J].getElementsByTagName("script"))))}I.appendChild(G[J])}}return E}return G},attr:function(J,G,K){if(!J||J.nodeType==3||J.nodeType==8){return g}var H=!o.isXMLDoc(J),L=K!==g;G=H&&o.props[G]||G;if(J.tagName){var F=\/href|src|style\/.test(G);if(G=="selected"&&J.parentNode){J.parentNode.selectedIndex}if(G in J&&H&&!F){if(L){if(G=="type"&&o.nodeName(J,"input")&&J.parentNode){throw"type property can't be changed"}J[G]=K}if(o.nodeName(J,"form")&&J.getAttributeNode(G)){return J.getAttributeNode(G).nodeValue}if(G=="tabIndex"){var I=J.getAttributeNode("tabIndex");return I&&I.specified?I.value:J.nodeName.match(\/(button|input|object|select|textarea)\/i)?0:J.nodeName.match(\/^(a|area)$\/i)&&J.href?0:g}return J[G]}if(!o.support.style&&H&&G=="style"){return o.attr(J.style,"cssText",K)}if(L){J.setAttribute(G,""+K)}var E=!o.support.hrefNormalized&&H&&F?J.getAttribute(G,2):J.getAttribute(G);return E===null?g:E}if(!o.support.opacity&&G=="opacity"){if(L){J.zoom=1;J.filter=(J.filter||"").replace(\/alpha\\([^)]*\\)\/,"")+(parseInt(K)+""=="NaN"?"":"alpha(opacity="+K*100+")")}return J.filter&&J.filter.indexOf("opacity=")>=0?(parseFloat(J.filter.match(\/opacity=([^)]*)\/)[1])\/100)+"":""}G=G.replace(\/-([a-z])\/ig,function(M,N){return N.toUpperCase()});if(L){J[G]=K}return J[G]},trim:function(E){return(E||"").replace(\/^\\s+|\\s+$\/g,"")},makeArray:function(G){var E=[];if(G!=null){var F=G.length;if(F==null||typeof G==="string"||o.isFunction(G)||G.setInterval){E[0]=G}else{while(F){E[--F]=G[F]}}}return E},inArray:function(G,H){for(var E=0,F=H.length;E<F;E++){if(H[E]===G){return E}}return -1},merge:function(H,E){var F=0,G,I=H.length;if(!o.support.getAll){while((G=E[F++])!=null){if(G.nodeType!=8){H[I++]=G}}}else{while((G=E[F++])!=null){H[I++]=G}}return H},unique:function(K){var F=[],E={};try{for(var G=0,H=K.length;G<H;G++){var J=o.data(K[G]);if(!E[J]){E[J]=true;F.push(K[G])}}}catch(I){F=K}return F},grep:function(F,J,E){var G=[];for(var H=0,I=F.length;H<I;H++){if(!E!=!J(F[H],H)){G.push(F[H])}}return G},map:function(E,J){var F=[];for(var G=0,H=E.length;G<H;G++){var I=J(E[G],G);if(I!=null){F[F.length]=I}}return F.concat.apply([],F)}});var C=navigator.userAgent.toLowerCase();o.browser={version:(C.match(\/.+(?:rv|it|ra|ie)[\\\/: ]([\\d.]+)\/)||[0,"0"])[1],safari:\/webkit\/.test(C),opera:\/opera\/.test(C),msie:\/msie\/.test(C)&&!\/opera\/.test(C),mozilla:\/mozilla\/.test(C)&&!\/(compatible|webkit)\/.test(C)};o.each({parent:function(E){return E.parentNode},parents:function(E){return o.dir(E,"parentNode")},next:function(E){return o.nth(E,2,"nextSibling")},prev:function(E){return o.nth(E,2,"previousSibling")},nextAll:function(E){return o.dir(E,"nextSibling")},prevAll:function(E){return o.dir(E,"previousSibling")},siblings:function(E){return o.sibling(E.parentNode.firstChild,E)},children:function(E){return o.sibling(E.firstChild)},contents:function(E){return o.nodeName(E,"iframe")?E.contentDocument||E.contentWindow.document:o.makeArray(E.childNodes)}},function(E,F){o.fn[E]=function(G){var H=o.map(this,F);if(G&&typeof G=="string"){H=o.multiFilter(G,H)}return this.pushStack(o.unique(H),E,G)}});o.each({appendTo:"append",prependTo:"prepend",insertBefore:"before",insertAfter:"after",replaceAll:"replaceWith"},function(E,F){o.fn[E]=function(G){var J=[],L=o(G);for(var K=0,H=L.length;K<H;K++){$/;"	c
Array.push	../CMSIS/Documentation/Core/html/jquery.js	/^(function(){var l=this,g,y=l.jQuery,p=l.$,o=l.jQuery=l.$=function(E,F){return new o.fn.init(E,F)},D=\/^[^<]*(<(.|\\s)+>)[^>]*$|^#([\\w-]+)$\/,f=\/^.[^:#\\[\\.,]*$\/;o.fn=o.prototype={init:function(E,H){E=E||document;if(E.nodeType){this[0]=E;this.length=1;this.context=E;return this}if(typeof E==="string"){var G=D.exec(E);if(G&&(G[1]||!H)){if(G[1]){E=o.clean([G[1]],H)}else{var I=document.getElementById(G[3]);if(I&&I.id!=G[3]){return o().find(E)}var F=o(I||[]);F.context=document;F.selector=E;return F}}else{return o(H).find(E)}}else{if(o.isFunction(E)){return o(document).ready(E)}}if(E.selector&&E.context){this.selector=E.selector;this.context=E.context}return this.setArray(o.isArray(E)?E:o.makeArray(E))},selector:"",jquery:"1.3.2",size:function(){return this.length},get:function(E){return E===g?Array.prototype.slice.call(this):this[E]},pushStack:function(F,H,E){var G=o(F);G.prevObject=this;G.context=this.context;if(H==="find"){G.selector=this.selector+(this.selector?" ":"")+E}else{if(H){G.selector=this.selector+"."+H+"("+E+")"}}return G},setArray:function(E){this.length=0;Array.prototype.push.apply(this,E);return this},each:function(F,E){return o.each(this,F,E)},index:function(E){return o.inArray(E&&E.jquery?E[0]:E,this)},attr:function(F,H,G){var E=F;if(typeof F==="string"){if(H===g){return this[0]&&o[G||"attr"](this[0],F)}else{E={};E[F]=H}}return this.each(function(I){for(F in E){o.attr(G?this.style:this,F,o.prop(this,E[F],G,I,F))}})},css:function(E,F){if((E=="width"||E=="height")&&parseFloat(F)<0){F=g}return this.attr(E,F,"curCSS")},text:function(F){if(typeof F!=="object"&&F!=null){return this.empty().append((this[0]&&this[0].ownerDocument||document).createTextNode(F))}var E="";o.each(F||this,function(){o.each(this.childNodes,function(){if(this.nodeType!=8){E+=this.nodeType!=1?this.nodeValue:o.fn.text([this])}})});return E},wrapAll:function(E){if(this[0]){var F=o(E,this[0].ownerDocument).clone();if(this[0].parentNode){F.insertBefore(this[0])}F.map(function(){var G=this;while(G.firstChild){G=G.firstChild}return G}).append(this)}return this},wrapInner:function(E){return this.each(function(){o(this).contents().wrapAll(E)})},wrap:function(E){return this.each(function(){o(this).wrapAll(E)})},append:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.appendChild(E)}})},prepend:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.insertBefore(E,this.firstChild)}})},before:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this)})},after:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this.nextSibling)})},end:function(){return this.prevObject||o([])},push:[].push,sort:[].sort,splice:[].splice,find:function(E){if(this.length===1){var F=this.pushStack([],"find",E);F.length=0;o.find(E,this[0],F);return F}else{return this.pushStack(o.unique(o.map(this,function(G){return o.find(E,G)})),"find",E)}},clone:function(G){var E=this.map(function(){if(!o.support.noCloneEvent&&!o.isXMLDoc(this)){var I=this.outerHTML;if(!I){var J=this.ownerDocument.createElement("div");J.appendChild(this.cloneNode(true));I=J.innerHTML}return o.clean([I.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,"").replace(\/^\\s*\/,"")])[0]}else{return this.cloneNode(true)}});if(G===true){var H=this.find("*").andSelf(),F=0;E.find("*").andSelf().each(function(){if(this.nodeName!==H[F].nodeName){return}var I=o.data(H[F],"events");for(var K in I){for(var J in I[K]){o.event.add(this,K,I[K][J],I[K][J].data)}}F++})}return E},filter:function(E){return this.pushStack(o.isFunction(E)&&o.grep(this,function(G,F){return E.call(G,F)})||o.multiFilter(E,o.grep(this,function(F){return F.nodeType===1})),"filter",E)},closest:function(E){var G=o.expr.match.POS.test(E)?o(E):null,F=0;return this.map(function(){var H=this;while(H&&H.ownerDocument){if(G?G.index(H)>-1:o(H).is(E)){o.data(H,"closest",F);return H}H=H.parentNode;F++}})},not:function(E){if(typeof E==="string"){if(f.test(E)){return this.pushStack(o.multiFilter(E,this,true),"not",E)}else{E=o.multiFilter(E,this)}}var F=E.length&&E[E.length-1]!==g&&!E.nodeType;return this.filter(function(){return F?o.inArray(this,E)<0:this!=E})},add:function(E){return this.pushStack(o.unique(o.merge(this.get(),typeof E==="string"?o(E):o.makeArray(E))))},is:function(E){return !!E&&o.multiFilter(E,this).length>0},hasClass:function(E){return !!E&&this.is("."+E)},val:function(K){if(K===g){var E=this[0];if(E){if(o.nodeName(E,"option")){return(E.attributes.value||{}).specified?E.value:E.text}if(o.nodeName(E,"select")){var I=E.selectedIndex,L=[],M=E.options,H=E.type=="select-one";if(I<0){return null}for(var F=H?I:0,J=H?I+1:M.length;F<J;F++){var G=M[F];if(G.selected){K=o(G).val();if(H){return K}L.push(K)}}return L}return(E.value||"").replace(\/\\r\/g,"")}return g}if(typeof K==="number"){K+=""}return this.each(function(){if(this.nodeType!=1){return}if(o.isArray(K)&&\/radio|checkbox\/.test(this.type)){this.checked=(o.inArray(this.value,K)>=0||o.inArray(this.name,K)>=0)}else{if(o.nodeName(this,"select")){var N=o.makeArray(K);o("option",this).each(function(){this.selected=(o.inArray(this.value,N)>=0||o.inArray(this.text,N)>=0)});if(!N.length){this.selectedIndex=-1}}else{this.value=K}}})},html:function(E){return E===g?(this[0]?this[0].innerHTML.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,""):null):this.empty().append(E)},replaceWith:function(E){return this.after(E).remove()},eq:function(E){return this.slice(E,+E+1)},slice:function(){return this.pushStack(Array.prototype.slice.apply(this,arguments),"slice",Array.prototype.slice.call(arguments).join(","))},map:function(E){return this.pushStack(o.map(this,function(G,F){return E.call(G,F,G)}))},andSelf:function(){return this.add(this.prevObject)},domManip:function(J,M,L){if(this[0]){var I=(this[0].ownerDocument||this[0]).createDocumentFragment(),F=o.clean(J,(this[0].ownerDocument||this[0]),I),H=I.firstChild;if(H){for(var G=0,E=this.length;G<E;G++){L.call(K(this[G],H),this.length>1||G>0?I.cloneNode(true):I)}}if(F){o.each(F,z)}}return this;function K(N,O){return M&&o.nodeName(N,"table")&&o.nodeName(O,"tr")?(N.getElementsByTagName("tbody")[0]||N.appendChild(N.ownerDocument.createElement("tbody"))):N}}};o.fn.init.prototype=o.fn;function z(E,F){if(F.src){o.ajax({url:F.src,async:false,dataType:"script"})}else{o.globalEval(F.text||F.textContent||F.innerHTML||"")}if(F.parentNode){F.parentNode.removeChild(F)}}function e(){return +new Date}o.extend=o.fn.extend=function(){var J=arguments[0]||{},H=1,I=arguments.length,E=false,G;if(typeof J==="boolean"){E=J;J=arguments[1]||{};H=2}if(typeof J!=="object"&&!o.isFunction(J)){J={}}if(I==H){J=this;--H}for(;H<I;H++){if((G=arguments[H])!=null){for(var F in G){var K=J[F],L=G[F];if(J===L){continue}if(E&&L&&typeof L==="object"&&!L.nodeType){J[F]=o.extend(E,K||(L.length!=null?[]:{}),L)}else{if(L!==g){J[F]=L}}}}}return J};var b=\/z-?index|font-?weight|opacity|zoom|line-?height\/i,q=document.defaultView||{},s=Object.prototype.toString;o.extend({noConflict:function(E){l.$=p;if(E){l.jQuery=y}return o},isFunction:function(E){return s.call(E)==="[object Function]"},isArray:function(E){return s.call(E)==="[object Array]"},isXMLDoc:function(E){return E.nodeType===9&&E.documentElement.nodeName!=="HTML"||!!E.ownerDocument&&o.isXMLDoc(E.ownerDocument)},globalEval:function(G){if(G&&\/\\S\/.test(G)){var F=document.getElementsByTagName("head")[0]||document.documentElement,E=document.createElement("script");E.type="text\/javascript";if(o.support.scriptEval){E.appendChild(document.createTextNode(G))}else{E.text=G}F.insertBefore(E,F.firstChild);F.removeChild(E)}},nodeName:function(F,E){return F.nodeName&&F.nodeName.toUpperCase()==E.toUpperCase()},each:function(G,K,F){var E,H=0,I=G.length;if(F){if(I===g){for(E in G){if(K.apply(G[E],F)===false){break}}}else{for(;H<I;){if(K.apply(G[H++],F)===false){break}}}}else{if(I===g){for(E in G){if(K.call(G[E],E,G[E])===false){break}}}else{for(var J=G[0];H<I&&K.call(J,H,J)!==false;J=G[++H]){}}}return G},prop:function(H,I,G,F,E){if(o.isFunction(I)){I=I.call(H,F)}return typeof I==="number"&&G=="curCSS"&&!b.test(E)?I+"px":I},className:{add:function(E,F){o.each((F||"").split(\/\\s+\/),function(G,H){if(E.nodeType==1&&!o.className.has(E.className,H)){E.className+=(E.className?" ":"")+H}})},remove:function(E,F){if(E.nodeType==1){E.className=F!==g?o.grep(E.className.split(\/\\s+\/),function(G){return !o.className.has(F,G)}).join(" "):""}},has:function(F,E){return F&&o.inArray(E,(F.className||F).toString().split(\/\\s+\/))>-1}},swap:function(H,G,I){var E={};for(var F in G){E[F]=H.style[F];H.style[F]=G[F]}I.call(H);for(var F in G){H.style[F]=E[F]}},css:function(H,F,J,E){if(F=="width"||F=="height"){var L,G={position:"absolute",visibility:"hidden",display:"block"},K=F=="width"?["Left","Right"]:["Top","Bottom"];function I(){L=F=="width"?H.offsetWidth:H.offsetHeight;if(E==="border"){return}o.each(K,function(){if(!E){L-=parseFloat(o.curCSS(H,"padding"+this,true))||0}if(E==="margin"){L+=parseFloat(o.curCSS(H,"margin"+this,true))||0}else{L-=parseFloat(o.curCSS(H,"border"+this+"Width",true))||0}})}if(H.offsetWidth!==0){I()}else{o.swap(H,G,I)}return Math.max(0,Math.round(L))}return o.curCSS(H,F,J)},curCSS:function(I,F,G){var L,E=I.style;if(F=="opacity"&&!o.support.opacity){L=o.attr(E,"opacity");return L==""?"1":L}if(F.match(\/float\/i)){F=w}if(!G&&E&&E[F]){L=E[F]}else{if(q.getComputedStyle){if(F.match(\/float\/i)){F="float"}F=F.replace(\/([A-Z])\/g,"-$1").toLowerCase();var M=q.getComputedStyle(I,null);if(M){L=M.getPropertyValue(F)}if(F=="opacity"&&L==""){L="1"}}else{if(I.currentStyle){var J=F.replace(\/\\-(\\w)\/g,function(N,O){return O.toUpperCase()});L=I.currentStyle[F]||I.currentStyle[J];if(!\/^\\d+(px)?$\/i.test(L)&&\/^\\d\/.test(L)){var H=E.left,K=I.runtimeStyle.left;I.runtimeStyle.left=I.currentStyle.left;E.left=L||0;L=E.pixelLeft+"px";E.left=H;I.runtimeStyle.left=K}}}}return L},clean:function(F,K,I){K=K||document;if(typeof K.createElement==="undefined"){K=K.ownerDocument||K[0]&&K[0].ownerDocument||document}if(!I&&F.length===1&&typeof F[0]==="string"){var H=\/^<(\\w+)\\s*\\\/?>$\/.exec(F[0]);if(H){return[K.createElement(H[1])]}}var G=[],E=[],L=K.createElement("div");o.each(F,function(P,S){if(typeof S==="number"){S+=""}if(!S){return}if(typeof S==="string"){S=S.replace(\/(<(\\w+)[^>]*?)\\\/>\/g,function(U,V,T){return T.match(\/^(abbr|br|col|img|input|link|meta|param|hr|area|embed)$\/i)?U:V+"><\/"+T+">"});var O=S.replace(\/^\\s+\/,"").substring(0,10).toLowerCase();var Q=!O.indexOf("<opt")&&[1,"<select multiple='multiple'>","<\/select>"]||!O.indexOf("<leg")&&[1,"<fieldset>","<\/fieldset>"]||O.match(\/^<(thead|tbody|tfoot|colg|cap)\/)&&[1,"<table>","<\/table>"]||!O.indexOf("<tr")&&[2,"<table><tbody>","<\/tbody><\/table>"]||(!O.indexOf("<td")||!O.indexOf("<th"))&&[3,"<table><tbody><tr>","<\/tr><\/tbody><\/table>"]||!O.indexOf("<col")&&[2,"<table><tbody><\/tbody><colgroup>","<\/colgroup><\/table>"]||!o.support.htmlSerialize&&[1,"div<div>","<\/div>"]||[0,"",""];L.innerHTML=Q[1]+S+Q[2];while(Q[0]--){L=L.lastChild}if(!o.support.tbody){var R=\/<tbody\/i.test(S),N=!O.indexOf("<table")&&!R?L.firstChild&&L.firstChild.childNodes:Q[1]=="<table>"&&!R?L.childNodes:[];for(var M=N.length-1;M>=0;--M){if(o.nodeName(N[M],"tbody")&&!N[M].childNodes.length){N[M].parentNode.removeChild(N[M])}}}if(!o.support.leadingWhitespace&&\/^\\s\/.test(S)){L.insertBefore(K.createTextNode(S.match(\/^\\s*\/)[0]),L.firstChild)}S=o.makeArray(L.childNodes)}if(S.nodeType){G.push(S)}else{G=o.merge(G,S)}});if(I){for(var J=0;G[J];J++){if(o.nodeName(G[J],"script")&&(!G[J].type||G[J].type.toLowerCase()==="text\/javascript")){E.push(G[J].parentNode?G[J].parentNode.removeChild(G[J]):G[J])}else{if(G[J].nodeType===1){G.splice.apply(G,[J+1,0].concat(o.makeArray(G[J].getElementsByTagName("script"))))}I.appendChild(G[J])}}return E}return G},attr:function(J,G,K){if(!J||J.nodeType==3||J.nodeType==8){return g}var H=!o.isXMLDoc(J),L=K!==g;G=H&&o.props[G]||G;if(J.tagName){var F=\/href|src|style\/.test(G);if(G=="selected"&&J.parentNode){J.parentNode.selectedIndex}if(G in J&&H&&!F){if(L){if(G=="type"&&o.nodeName(J,"input")&&J.parentNode){throw"type property can't be changed"}J[G]=K}if(o.nodeName(J,"form")&&J.getAttributeNode(G)){return J.getAttributeNode(G).nodeValue}if(G=="tabIndex"){var I=J.getAttributeNode("tabIndex");return I&&I.specified?I.value:J.nodeName.match(\/(button|input|object|select|textarea)\/i)?0:J.nodeName.match(\/^(a|area)$\/i)&&J.href?0:g}return J[G]}if(!o.support.style&&H&&G=="style"){return o.attr(J.style,"cssText",K)}if(L){J.setAttribute(G,""+K)}var E=!o.support.hrefNormalized&&H&&F?J.getAttribute(G,2):J.getAttribute(G);return E===null?g:E}if(!o.support.opacity&&G=="opacity"){if(L){J.zoom=1;J.filter=(J.filter||"").replace(\/alpha\\([^)]*\\)\/,"")+(parseInt(K)+""=="NaN"?"":"alpha(opacity="+K*100+")")}return J.filter&&J.filter.indexOf("opacity=")>=0?(parseFloat(J.filter.match(\/opacity=([^)]*)\/)[1])\/100)+"":""}G=G.replace(\/-([a-z])\/ig,function(M,N){return N.toUpperCase()});if(L){J[G]=K}return J[G]},trim:function(E){return(E||"").replace(\/^\\s+|\\s+$\/g,"")},makeArray:function(G){var E=[];if(G!=null){var F=G.length;if(F==null||typeof G==="string"||o.isFunction(G)||G.setInterval){E[0]=G}else{while(F){E[--F]=G[F]}}}return E},inArray:function(G,H){for(var E=0,F=H.length;E<F;E++){if(H[E]===G){return E}}return -1},merge:function(H,E){var F=0,G,I=H.length;if(!o.support.getAll){while((G=E[F++])!=null){if(G.nodeType!=8){H[I++]=G}}}else{while((G=E[F++])!=null){H[I++]=G}}return H},unique:function(K){var F=[],E={};try{for(var G=0,H=K.length;G<H;G++){var J=o.data(K[G]);if(!E[J]){E[J]=true;F.push(K[G])}}}catch(I){F=K}return F},grep:function(F,J,E){var G=[];for(var H=0,I=F.length;H<I;H++){if(!E!=!J(F[H],H)){G.push(F[H])}}return G},map:function(E,J){var F=[];for(var G=0,H=E.length;G<H;G++){var I=J(E[G],G);if(I!=null){F[F.length]=I}}return F.concat.apply([],F)}});var C=navigator.userAgent.toLowerCase();o.browser={version:(C.match(\/.+(?:rv|it|ra|ie)[\\\/: ]([\\d.]+)\/)||[0,"0"])[1],safari:\/webkit\/.test(C),opera:\/opera\/.test(C),msie:\/msie\/.test(C)&&!\/opera\/.test(C),mozilla:\/mozilla\/.test(C)&&!\/(compatible|webkit)\/.test(C)};o.each({parent:function(E){return E.parentNode},parents:function(E){return o.dir(E,"parentNode")},next:function(E){return o.nth(E,2,"nextSibling")},prev:function(E){return o.nth(E,2,"previousSibling")},nextAll:function(E){return o.dir(E,"nextSibling")},prevAll:function(E){return o.dir(E,"previousSibling")},siblings:function(E){return o.sibling(E.parentNode.firstChild,E)},children:function(E){return o.sibling(E.firstChild)},contents:function(E){return o.nodeName(E,"iframe")?E.contentDocument||E.contentWindow.document:o.makeArray(E.childNodes)}},function(E,F){o.fn[E]=function(G){var H=o.map(this,F);if(G&&typeof G=="string"){H=o.multiFilter(G,H)}return this.pushStack(o.unique(H),E,G)}});o.each({appendTo:"append",prependTo:"prepend",insertBefore:"before",insertAfter:"after",replaceAll:"replaceWith"},function(E,F){o.fn[E]=function(G){var J=[],L=o(G);for(var K=0,H=L.length;K<H;K++){$/;"	m
Array.push	../CMSIS/Documentation/DSP/html/jquery.js	/^(function(){var l=this,g,y=l.jQuery,p=l.$,o=l.jQuery=l.$=function(E,F){return new o.fn.init(E,F)},D=\/^[^<]*(<(.|\\s)+>)[^>]*$|^#([\\w-]+)$\/,f=\/^.[^:#\\[\\.,]*$\/;o.fn=o.prototype={init:function(E,H){E=E||document;if(E.nodeType){this[0]=E;this.length=1;this.context=E;return this}if(typeof E==="string"){var G=D.exec(E);if(G&&(G[1]||!H)){if(G[1]){E=o.clean([G[1]],H)}else{var I=document.getElementById(G[3]);if(I&&I.id!=G[3]){return o().find(E)}var F=o(I||[]);F.context=document;F.selector=E;return F}}else{return o(H).find(E)}}else{if(o.isFunction(E)){return o(document).ready(E)}}if(E.selector&&E.context){this.selector=E.selector;this.context=E.context}return this.setArray(o.isArray(E)?E:o.makeArray(E))},selector:"",jquery:"1.3.2",size:function(){return this.length},get:function(E){return E===g?Array.prototype.slice.call(this):this[E]},pushStack:function(F,H,E){var G=o(F);G.prevObject=this;G.context=this.context;if(H==="find"){G.selector=this.selector+(this.selector?" ":"")+E}else{if(H){G.selector=this.selector+"."+H+"("+E+")"}}return G},setArray:function(E){this.length=0;Array.prototype.push.apply(this,E);return this},each:function(F,E){return o.each(this,F,E)},index:function(E){return o.inArray(E&&E.jquery?E[0]:E,this)},attr:function(F,H,G){var E=F;if(typeof F==="string"){if(H===g){return this[0]&&o[G||"attr"](this[0],F)}else{E={};E[F]=H}}return this.each(function(I){for(F in E){o.attr(G?this.style:this,F,o.prop(this,E[F],G,I,F))}})},css:function(E,F){if((E=="width"||E=="height")&&parseFloat(F)<0){F=g}return this.attr(E,F,"curCSS")},text:function(F){if(typeof F!=="object"&&F!=null){return this.empty().append((this[0]&&this[0].ownerDocument||document).createTextNode(F))}var E="";o.each(F||this,function(){o.each(this.childNodes,function(){if(this.nodeType!=8){E+=this.nodeType!=1?this.nodeValue:o.fn.text([this])}})});return E},wrapAll:function(E){if(this[0]){var F=o(E,this[0].ownerDocument).clone();if(this[0].parentNode){F.insertBefore(this[0])}F.map(function(){var G=this;while(G.firstChild){G=G.firstChild}return G}).append(this)}return this},wrapInner:function(E){return this.each(function(){o(this).contents().wrapAll(E)})},wrap:function(E){return this.each(function(){o(this).wrapAll(E)})},append:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.appendChild(E)}})},prepend:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.insertBefore(E,this.firstChild)}})},before:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this)})},after:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this.nextSibling)})},end:function(){return this.prevObject||o([])},push:[].push,sort:[].sort,splice:[].splice,find:function(E){if(this.length===1){var F=this.pushStack([],"find",E);F.length=0;o.find(E,this[0],F);return F}else{return this.pushStack(o.unique(o.map(this,function(G){return o.find(E,G)})),"find",E)}},clone:function(G){var E=this.map(function(){if(!o.support.noCloneEvent&&!o.isXMLDoc(this)){var I=this.outerHTML;if(!I){var J=this.ownerDocument.createElement("div");J.appendChild(this.cloneNode(true));I=J.innerHTML}return o.clean([I.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,"").replace(\/^\\s*\/,"")])[0]}else{return this.cloneNode(true)}});if(G===true){var H=this.find("*").andSelf(),F=0;E.find("*").andSelf().each(function(){if(this.nodeName!==H[F].nodeName){return}var I=o.data(H[F],"events");for(var K in I){for(var J in I[K]){o.event.add(this,K,I[K][J],I[K][J].data)}}F++})}return E},filter:function(E){return this.pushStack(o.isFunction(E)&&o.grep(this,function(G,F){return E.call(G,F)})||o.multiFilter(E,o.grep(this,function(F){return F.nodeType===1})),"filter",E)},closest:function(E){var G=o.expr.match.POS.test(E)?o(E):null,F=0;return this.map(function(){var H=this;while(H&&H.ownerDocument){if(G?G.index(H)>-1:o(H).is(E)){o.data(H,"closest",F);return H}H=H.parentNode;F++}})},not:function(E){if(typeof E==="string"){if(f.test(E)){return this.pushStack(o.multiFilter(E,this,true),"not",E)}else{E=o.multiFilter(E,this)}}var F=E.length&&E[E.length-1]!==g&&!E.nodeType;return this.filter(function(){return F?o.inArray(this,E)<0:this!=E})},add:function(E){return this.pushStack(o.unique(o.merge(this.get(),typeof E==="string"?o(E):o.makeArray(E))))},is:function(E){return !!E&&o.multiFilter(E,this).length>0},hasClass:function(E){return !!E&&this.is("."+E)},val:function(K){if(K===g){var E=this[0];if(E){if(o.nodeName(E,"option")){return(E.attributes.value||{}).specified?E.value:E.text}if(o.nodeName(E,"select")){var I=E.selectedIndex,L=[],M=E.options,H=E.type=="select-one";if(I<0){return null}for(var F=H?I:0,J=H?I+1:M.length;F<J;F++){var G=M[F];if(G.selected){K=o(G).val();if(H){return K}L.push(K)}}return L}return(E.value||"").replace(\/\\r\/g,"")}return g}if(typeof K==="number"){K+=""}return this.each(function(){if(this.nodeType!=1){return}if(o.isArray(K)&&\/radio|checkbox\/.test(this.type)){this.checked=(o.inArray(this.value,K)>=0||o.inArray(this.name,K)>=0)}else{if(o.nodeName(this,"select")){var N=o.makeArray(K);o("option",this).each(function(){this.selected=(o.inArray(this.value,N)>=0||o.inArray(this.text,N)>=0)});if(!N.length){this.selectedIndex=-1}}else{this.value=K}}})},html:function(E){return E===g?(this[0]?this[0].innerHTML.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,""):null):this.empty().append(E)},replaceWith:function(E){return this.after(E).remove()},eq:function(E){return this.slice(E,+E+1)},slice:function(){return this.pushStack(Array.prototype.slice.apply(this,arguments),"slice",Array.prototype.slice.call(arguments).join(","))},map:function(E){return this.pushStack(o.map(this,function(G,F){return E.call(G,F,G)}))},andSelf:function(){return this.add(this.prevObject)},domManip:function(J,M,L){if(this[0]){var I=(this[0].ownerDocument||this[0]).createDocumentFragment(),F=o.clean(J,(this[0].ownerDocument||this[0]),I),H=I.firstChild;if(H){for(var G=0,E=this.length;G<E;G++){L.call(K(this[G],H),this.length>1||G>0?I.cloneNode(true):I)}}if(F){o.each(F,z)}}return this;function K(N,O){return M&&o.nodeName(N,"table")&&o.nodeName(O,"tr")?(N.getElementsByTagName("tbody")[0]||N.appendChild(N.ownerDocument.createElement("tbody"))):N}}};o.fn.init.prototype=o.fn;function z(E,F){if(F.src){o.ajax({url:F.src,async:false,dataType:"script"})}else{o.globalEval(F.text||F.textContent||F.innerHTML||"")}if(F.parentNode){F.parentNode.removeChild(F)}}function e(){return +new Date}o.extend=o.fn.extend=function(){var J=arguments[0]||{},H=1,I=arguments.length,E=false,G;if(typeof J==="boolean"){E=J;J=arguments[1]||{};H=2}if(typeof J!=="object"&&!o.isFunction(J)){J={}}if(I==H){J=this;--H}for(;H<I;H++){if((G=arguments[H])!=null){for(var F in G){var K=J[F],L=G[F];if(J===L){continue}if(E&&L&&typeof L==="object"&&!L.nodeType){J[F]=o.extend(E,K||(L.length!=null?[]:{}),L)}else{if(L!==g){J[F]=L}}}}}return J};var b=\/z-?index|font-?weight|opacity|zoom|line-?height\/i,q=document.defaultView||{},s=Object.prototype.toString;o.extend({noConflict:function(E){l.$=p;if(E){l.jQuery=y}return o},isFunction:function(E){return s.call(E)==="[object Function]"},isArray:function(E){return s.call(E)==="[object Array]"},isXMLDoc:function(E){return E.nodeType===9&&E.documentElement.nodeName!=="HTML"||!!E.ownerDocument&&o.isXMLDoc(E.ownerDocument)},globalEval:function(G){if(G&&\/\\S\/.test(G)){var F=document.getElementsByTagName("head")[0]||document.documentElement,E=document.createElement("script");E.type="text\/javascript";if(o.support.scriptEval){E.appendChild(document.createTextNode(G))}else{E.text=G}F.insertBefore(E,F.firstChild);F.removeChild(E)}},nodeName:function(F,E){return F.nodeName&&F.nodeName.toUpperCase()==E.toUpperCase()},each:function(G,K,F){var E,H=0,I=G.length;if(F){if(I===g){for(E in G){if(K.apply(G[E],F)===false){break}}}else{for(;H<I;){if(K.apply(G[H++],F)===false){break}}}}else{if(I===g){for(E in G){if(K.call(G[E],E,G[E])===false){break}}}else{for(var J=G[0];H<I&&K.call(J,H,J)!==false;J=G[++H]){}}}return G},prop:function(H,I,G,F,E){if(o.isFunction(I)){I=I.call(H,F)}return typeof I==="number"&&G=="curCSS"&&!b.test(E)?I+"px":I},className:{add:function(E,F){o.each((F||"").split(\/\\s+\/),function(G,H){if(E.nodeType==1&&!o.className.has(E.className,H)){E.className+=(E.className?" ":"")+H}})},remove:function(E,F){if(E.nodeType==1){E.className=F!==g?o.grep(E.className.split(\/\\s+\/),function(G){return !o.className.has(F,G)}).join(" "):""}},has:function(F,E){return F&&o.inArray(E,(F.className||F).toString().split(\/\\s+\/))>-1}},swap:function(H,G,I){var E={};for(var F in G){E[F]=H.style[F];H.style[F]=G[F]}I.call(H);for(var F in G){H.style[F]=E[F]}},css:function(H,F,J,E){if(F=="width"||F=="height"){var L,G={position:"absolute",visibility:"hidden",display:"block"},K=F=="width"?["Left","Right"]:["Top","Bottom"];function I(){L=F=="width"?H.offsetWidth:H.offsetHeight;if(E==="border"){return}o.each(K,function(){if(!E){L-=parseFloat(o.curCSS(H,"padding"+this,true))||0}if(E==="margin"){L+=parseFloat(o.curCSS(H,"margin"+this,true))||0}else{L-=parseFloat(o.curCSS(H,"border"+this+"Width",true))||0}})}if(H.offsetWidth!==0){I()}else{o.swap(H,G,I)}return Math.max(0,Math.round(L))}return o.curCSS(H,F,J)},curCSS:function(I,F,G){var L,E=I.style;if(F=="opacity"&&!o.support.opacity){L=o.attr(E,"opacity");return L==""?"1":L}if(F.match(\/float\/i)){F=w}if(!G&&E&&E[F]){L=E[F]}else{if(q.getComputedStyle){if(F.match(\/float\/i)){F="float"}F=F.replace(\/([A-Z])\/g,"-$1").toLowerCase();var M=q.getComputedStyle(I,null);if(M){L=M.getPropertyValue(F)}if(F=="opacity"&&L==""){L="1"}}else{if(I.currentStyle){var J=F.replace(\/\\-(\\w)\/g,function(N,O){return O.toUpperCase()});L=I.currentStyle[F]||I.currentStyle[J];if(!\/^\\d+(px)?$\/i.test(L)&&\/^\\d\/.test(L)){var H=E.left,K=I.runtimeStyle.left;I.runtimeStyle.left=I.currentStyle.left;E.left=L||0;L=E.pixelLeft+"px";E.left=H;I.runtimeStyle.left=K}}}}return L},clean:function(F,K,I){K=K||document;if(typeof K.createElement==="undefined"){K=K.ownerDocument||K[0]&&K[0].ownerDocument||document}if(!I&&F.length===1&&typeof F[0]==="string"){var H=\/^<(\\w+)\\s*\\\/?>$\/.exec(F[0]);if(H){return[K.createElement(H[1])]}}var G=[],E=[],L=K.createElement("div");o.each(F,function(P,S){if(typeof S==="number"){S+=""}if(!S){return}if(typeof S==="string"){S=S.replace(\/(<(\\w+)[^>]*?)\\\/>\/g,function(U,V,T){return T.match(\/^(abbr|br|col|img|input|link|meta|param|hr|area|embed)$\/i)?U:V+"><\/"+T+">"});var O=S.replace(\/^\\s+\/,"").substring(0,10).toLowerCase();var Q=!O.indexOf("<opt")&&[1,"<select multiple='multiple'>","<\/select>"]||!O.indexOf("<leg")&&[1,"<fieldset>","<\/fieldset>"]||O.match(\/^<(thead|tbody|tfoot|colg|cap)\/)&&[1,"<table>","<\/table>"]||!O.indexOf("<tr")&&[2,"<table><tbody>","<\/tbody><\/table>"]||(!O.indexOf("<td")||!O.indexOf("<th"))&&[3,"<table><tbody><tr>","<\/tr><\/tbody><\/table>"]||!O.indexOf("<col")&&[2,"<table><tbody><\/tbody><colgroup>","<\/colgroup><\/table>"]||!o.support.htmlSerialize&&[1,"div<div>","<\/div>"]||[0,"",""];L.innerHTML=Q[1]+S+Q[2];while(Q[0]--){L=L.lastChild}if(!o.support.tbody){var R=\/<tbody\/i.test(S),N=!O.indexOf("<table")&&!R?L.firstChild&&L.firstChild.childNodes:Q[1]=="<table>"&&!R?L.childNodes:[];for(var M=N.length-1;M>=0;--M){if(o.nodeName(N[M],"tbody")&&!N[M].childNodes.length){N[M].parentNode.removeChild(N[M])}}}if(!o.support.leadingWhitespace&&\/^\\s\/.test(S)){L.insertBefore(K.createTextNode(S.match(\/^\\s*\/)[0]),L.firstChild)}S=o.makeArray(L.childNodes)}if(S.nodeType){G.push(S)}else{G=o.merge(G,S)}});if(I){for(var J=0;G[J];J++){if(o.nodeName(G[J],"script")&&(!G[J].type||G[J].type.toLowerCase()==="text\/javascript")){E.push(G[J].parentNode?G[J].parentNode.removeChild(G[J]):G[J])}else{if(G[J].nodeType===1){G.splice.apply(G,[J+1,0].concat(o.makeArray(G[J].getElementsByTagName("script"))))}I.appendChild(G[J])}}return E}return G},attr:function(J,G,K){if(!J||J.nodeType==3||J.nodeType==8){return g}var H=!o.isXMLDoc(J),L=K!==g;G=H&&o.props[G]||G;if(J.tagName){var F=\/href|src|style\/.test(G);if(G=="selected"&&J.parentNode){J.parentNode.selectedIndex}if(G in J&&H&&!F){if(L){if(G=="type"&&o.nodeName(J,"input")&&J.parentNode){throw"type property can't be changed"}J[G]=K}if(o.nodeName(J,"form")&&J.getAttributeNode(G)){return J.getAttributeNode(G).nodeValue}if(G=="tabIndex"){var I=J.getAttributeNode("tabIndex");return I&&I.specified?I.value:J.nodeName.match(\/(button|input|object|select|textarea)\/i)?0:J.nodeName.match(\/^(a|area)$\/i)&&J.href?0:g}return J[G]}if(!o.support.style&&H&&G=="style"){return o.attr(J.style,"cssText",K)}if(L){J.setAttribute(G,""+K)}var E=!o.support.hrefNormalized&&H&&F?J.getAttribute(G,2):J.getAttribute(G);return E===null?g:E}if(!o.support.opacity&&G=="opacity"){if(L){J.zoom=1;J.filter=(J.filter||"").replace(\/alpha\\([^)]*\\)\/,"")+(parseInt(K)+""=="NaN"?"":"alpha(opacity="+K*100+")")}return J.filter&&J.filter.indexOf("opacity=")>=0?(parseFloat(J.filter.match(\/opacity=([^)]*)\/)[1])\/100)+"":""}G=G.replace(\/-([a-z])\/ig,function(M,N){return N.toUpperCase()});if(L){J[G]=K}return J[G]},trim:function(E){return(E||"").replace(\/^\\s+|\\s+$\/g,"")},makeArray:function(G){var E=[];if(G!=null){var F=G.length;if(F==null||typeof G==="string"||o.isFunction(G)||G.setInterval){E[0]=G}else{while(F){E[--F]=G[F]}}}return E},inArray:function(G,H){for(var E=0,F=H.length;E<F;E++){if(H[E]===G){return E}}return -1},merge:function(H,E){var F=0,G,I=H.length;if(!o.support.getAll){while((G=E[F++])!=null){if(G.nodeType!=8){H[I++]=G}}}else{while((G=E[F++])!=null){H[I++]=G}}return H},unique:function(K){var F=[],E={};try{for(var G=0,H=K.length;G<H;G++){var J=o.data(K[G]);if(!E[J]){E[J]=true;F.push(K[G])}}}catch(I){F=K}return F},grep:function(F,J,E){var G=[];for(var H=0,I=F.length;H<I;H++){if(!E!=!J(F[H],H)){G.push(F[H])}}return G},map:function(E,J){var F=[];for(var G=0,H=E.length;G<H;G++){var I=J(E[G],G);if(I!=null){F[F.length]=I}}return F.concat.apply([],F)}});var C=navigator.userAgent.toLowerCase();o.browser={version:(C.match(\/.+(?:rv|it|ra|ie)[\\\/: ]([\\d.]+)\/)||[0,"0"])[1],safari:\/webkit\/.test(C),opera:\/opera\/.test(C),msie:\/msie\/.test(C)&&!\/opera\/.test(C),mozilla:\/mozilla\/.test(C)&&!\/(compatible|webkit)\/.test(C)};o.each({parent:function(E){return E.parentNode},parents:function(E){return o.dir(E,"parentNode")},next:function(E){return o.nth(E,2,"nextSibling")},prev:function(E){return o.nth(E,2,"previousSibling")},nextAll:function(E){return o.dir(E,"nextSibling")},prevAll:function(E){return o.dir(E,"previousSibling")},siblings:function(E){return o.sibling(E.parentNode.firstChild,E)},children:function(E){return o.sibling(E.firstChild)},contents:function(E){return o.nodeName(E,"iframe")?E.contentDocument||E.contentWindow.document:o.makeArray(E.childNodes)}},function(E,F){o.fn[E]=function(G){var H=o.map(this,F);if(G&&typeof G=="string"){H=o.multiFilter(G,H)}return this.pushStack(o.unique(H),E,G)}});o.each({appendTo:"append",prependTo:"prepend",insertBefore:"before",insertAfter:"after",replaceAll:"replaceWith"},function(E,F){o.fn[E]=function(G){var J=[],L=o(G);for(var K=0,H=L.length;K<H;K++){$/;"	m
Array.push	../CMSIS/Documentation/General/html/jquery.js	/^(function(){var l=this,g,y=l.jQuery,p=l.$,o=l.jQuery=l.$=function(E,F){return new o.fn.init(E,F)},D=\/^[^<]*(<(.|\\s)+>)[^>]*$|^#([\\w-]+)$\/,f=\/^.[^:#\\[\\.,]*$\/;o.fn=o.prototype={init:function(E,H){E=E||document;if(E.nodeType){this[0]=E;this.length=1;this.context=E;return this}if(typeof E==="string"){var G=D.exec(E);if(G&&(G[1]||!H)){if(G[1]){E=o.clean([G[1]],H)}else{var I=document.getElementById(G[3]);if(I&&I.id!=G[3]){return o().find(E)}var F=o(I||[]);F.context=document;F.selector=E;return F}}else{return o(H).find(E)}}else{if(o.isFunction(E)){return o(document).ready(E)}}if(E.selector&&E.context){this.selector=E.selector;this.context=E.context}return this.setArray(o.isArray(E)?E:o.makeArray(E))},selector:"",jquery:"1.3.2",size:function(){return this.length},get:function(E){return E===g?Array.prototype.slice.call(this):this[E]},pushStack:function(F,H,E){var G=o(F);G.prevObject=this;G.context=this.context;if(H==="find"){G.selector=this.selector+(this.selector?" ":"")+E}else{if(H){G.selector=this.selector+"."+H+"("+E+")"}}return G},setArray:function(E){this.length=0;Array.prototype.push.apply(this,E);return this},each:function(F,E){return o.each(this,F,E)},index:function(E){return o.inArray(E&&E.jquery?E[0]:E,this)},attr:function(F,H,G){var E=F;if(typeof F==="string"){if(H===g){return this[0]&&o[G||"attr"](this[0],F)}else{E={};E[F]=H}}return this.each(function(I){for(F in E){o.attr(G?this.style:this,F,o.prop(this,E[F],G,I,F))}})},css:function(E,F){if((E=="width"||E=="height")&&parseFloat(F)<0){F=g}return this.attr(E,F,"curCSS")},text:function(F){if(typeof F!=="object"&&F!=null){return this.empty().append((this[0]&&this[0].ownerDocument||document).createTextNode(F))}var E="";o.each(F||this,function(){o.each(this.childNodes,function(){if(this.nodeType!=8){E+=this.nodeType!=1?this.nodeValue:o.fn.text([this])}})});return E},wrapAll:function(E){if(this[0]){var F=o(E,this[0].ownerDocument).clone();if(this[0].parentNode){F.insertBefore(this[0])}F.map(function(){var G=this;while(G.firstChild){G=G.firstChild}return G}).append(this)}return this},wrapInner:function(E){return this.each(function(){o(this).contents().wrapAll(E)})},wrap:function(E){return this.each(function(){o(this).wrapAll(E)})},append:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.appendChild(E)}})},prepend:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.insertBefore(E,this.firstChild)}})},before:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this)})},after:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this.nextSibling)})},end:function(){return this.prevObject||o([])},push:[].push,sort:[].sort,splice:[].splice,find:function(E){if(this.length===1){var F=this.pushStack([],"find",E);F.length=0;o.find(E,this[0],F);return F}else{return this.pushStack(o.unique(o.map(this,function(G){return o.find(E,G)})),"find",E)}},clone:function(G){var E=this.map(function(){if(!o.support.noCloneEvent&&!o.isXMLDoc(this)){var I=this.outerHTML;if(!I){var J=this.ownerDocument.createElement("div");J.appendChild(this.cloneNode(true));I=J.innerHTML}return o.clean([I.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,"").replace(\/^\\s*\/,"")])[0]}else{return this.cloneNode(true)}});if(G===true){var H=this.find("*").andSelf(),F=0;E.find("*").andSelf().each(function(){if(this.nodeName!==H[F].nodeName){return}var I=o.data(H[F],"events");for(var K in I){for(var J in I[K]){o.event.add(this,K,I[K][J],I[K][J].data)}}F++})}return E},filter:function(E){return this.pushStack(o.isFunction(E)&&o.grep(this,function(G,F){return E.call(G,F)})||o.multiFilter(E,o.grep(this,function(F){return F.nodeType===1})),"filter",E)},closest:function(E){var G=o.expr.match.POS.test(E)?o(E):null,F=0;return this.map(function(){var H=this;while(H&&H.ownerDocument){if(G?G.index(H)>-1:o(H).is(E)){o.data(H,"closest",F);return H}H=H.parentNode;F++}})},not:function(E){if(typeof E==="string"){if(f.test(E)){return this.pushStack(o.multiFilter(E,this,true),"not",E)}else{E=o.multiFilter(E,this)}}var F=E.length&&E[E.length-1]!==g&&!E.nodeType;return this.filter(function(){return F?o.inArray(this,E)<0:this!=E})},add:function(E){return this.pushStack(o.unique(o.merge(this.get(),typeof E==="string"?o(E):o.makeArray(E))))},is:function(E){return !!E&&o.multiFilter(E,this).length>0},hasClass:function(E){return !!E&&this.is("."+E)},val:function(K){if(K===g){var E=this[0];if(E){if(o.nodeName(E,"option")){return(E.attributes.value||{}).specified?E.value:E.text}if(o.nodeName(E,"select")){var I=E.selectedIndex,L=[],M=E.options,H=E.type=="select-one";if(I<0){return null}for(var F=H?I:0,J=H?I+1:M.length;F<J;F++){var G=M[F];if(G.selected){K=o(G).val();if(H){return K}L.push(K)}}return L}return(E.value||"").replace(\/\\r\/g,"")}return g}if(typeof K==="number"){K+=""}return this.each(function(){if(this.nodeType!=1){return}if(o.isArray(K)&&\/radio|checkbox\/.test(this.type)){this.checked=(o.inArray(this.value,K)>=0||o.inArray(this.name,K)>=0)}else{if(o.nodeName(this,"select")){var N=o.makeArray(K);o("option",this).each(function(){this.selected=(o.inArray(this.value,N)>=0||o.inArray(this.text,N)>=0)});if(!N.length){this.selectedIndex=-1}}else{this.value=K}}})},html:function(E){return E===g?(this[0]?this[0].innerHTML.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,""):null):this.empty().append(E)},replaceWith:function(E){return this.after(E).remove()},eq:function(E){return this.slice(E,+E+1)},slice:function(){return this.pushStack(Array.prototype.slice.apply(this,arguments),"slice",Array.prototype.slice.call(arguments).join(","))},map:function(E){return this.pushStack(o.map(this,function(G,F){return E.call(G,F,G)}))},andSelf:function(){return this.add(this.prevObject)},domManip:function(J,M,L){if(this[0]){var I=(this[0].ownerDocument||this[0]).createDocumentFragment(),F=o.clean(J,(this[0].ownerDocument||this[0]),I),H=I.firstChild;if(H){for(var G=0,E=this.length;G<E;G++){L.call(K(this[G],H),this.length>1||G>0?I.cloneNode(true):I)}}if(F){o.each(F,z)}}return this;function K(N,O){return M&&o.nodeName(N,"table")&&o.nodeName(O,"tr")?(N.getElementsByTagName("tbody")[0]||N.appendChild(N.ownerDocument.createElement("tbody"))):N}}};o.fn.init.prototype=o.fn;function z(E,F){if(F.src){o.ajax({url:F.src,async:false,dataType:"script"})}else{o.globalEval(F.text||F.textContent||F.innerHTML||"")}if(F.parentNode){F.parentNode.removeChild(F)}}function e(){return +new Date}o.extend=o.fn.extend=function(){var J=arguments[0]||{},H=1,I=arguments.length,E=false,G;if(typeof J==="boolean"){E=J;J=arguments[1]||{};H=2}if(typeof J!=="object"&&!o.isFunction(J)){J={}}if(I==H){J=this;--H}for(;H<I;H++){if((G=arguments[H])!=null){for(var F in G){var K=J[F],L=G[F];if(J===L){continue}if(E&&L&&typeof L==="object"&&!L.nodeType){J[F]=o.extend(E,K||(L.length!=null?[]:{}),L)}else{if(L!==g){J[F]=L}}}}}return J};var b=\/z-?index|font-?weight|opacity|zoom|line-?height\/i,q=document.defaultView||{},s=Object.prototype.toString;o.extend({noConflict:function(E){l.$=p;if(E){l.jQuery=y}return o},isFunction:function(E){return s.call(E)==="[object Function]"},isArray:function(E){return s.call(E)==="[object Array]"},isXMLDoc:function(E){return E.nodeType===9&&E.documentElement.nodeName!=="HTML"||!!E.ownerDocument&&o.isXMLDoc(E.ownerDocument)},globalEval:function(G){if(G&&\/\\S\/.test(G)){var F=document.getElementsByTagName("head")[0]||document.documentElement,E=document.createElement("script");E.type="text\/javascript";if(o.support.scriptEval){E.appendChild(document.createTextNode(G))}else{E.text=G}F.insertBefore(E,F.firstChild);F.removeChild(E)}},nodeName:function(F,E){return F.nodeName&&F.nodeName.toUpperCase()==E.toUpperCase()},each:function(G,K,F){var E,H=0,I=G.length;if(F){if(I===g){for(E in G){if(K.apply(G[E],F)===false){break}}}else{for(;H<I;){if(K.apply(G[H++],F)===false){break}}}}else{if(I===g){for(E in G){if(K.call(G[E],E,G[E])===false){break}}}else{for(var J=G[0];H<I&&K.call(J,H,J)!==false;J=G[++H]){}}}return G},prop:function(H,I,G,F,E){if(o.isFunction(I)){I=I.call(H,F)}return typeof I==="number"&&G=="curCSS"&&!b.test(E)?I+"px":I},className:{add:function(E,F){o.each((F||"").split(\/\\s+\/),function(G,H){if(E.nodeType==1&&!o.className.has(E.className,H)){E.className+=(E.className?" ":"")+H}})},remove:function(E,F){if(E.nodeType==1){E.className=F!==g?o.grep(E.className.split(\/\\s+\/),function(G){return !o.className.has(F,G)}).join(" "):""}},has:function(F,E){return F&&o.inArray(E,(F.className||F).toString().split(\/\\s+\/))>-1}},swap:function(H,G,I){var E={};for(var F in G){E[F]=H.style[F];H.style[F]=G[F]}I.call(H);for(var F in G){H.style[F]=E[F]}},css:function(H,F,J,E){if(F=="width"||F=="height"){var L,G={position:"absolute",visibility:"hidden",display:"block"},K=F=="width"?["Left","Right"]:["Top","Bottom"];function I(){L=F=="width"?H.offsetWidth:H.offsetHeight;if(E==="border"){return}o.each(K,function(){if(!E){L-=parseFloat(o.curCSS(H,"padding"+this,true))||0}if(E==="margin"){L+=parseFloat(o.curCSS(H,"margin"+this,true))||0}else{L-=parseFloat(o.curCSS(H,"border"+this+"Width",true))||0}})}if(H.offsetWidth!==0){I()}else{o.swap(H,G,I)}return Math.max(0,Math.round(L))}return o.curCSS(H,F,J)},curCSS:function(I,F,G){var L,E=I.style;if(F=="opacity"&&!o.support.opacity){L=o.attr(E,"opacity");return L==""?"1":L}if(F.match(\/float\/i)){F=w}if(!G&&E&&E[F]){L=E[F]}else{if(q.getComputedStyle){if(F.match(\/float\/i)){F="float"}F=F.replace(\/([A-Z])\/g,"-$1").toLowerCase();var M=q.getComputedStyle(I,null);if(M){L=M.getPropertyValue(F)}if(F=="opacity"&&L==""){L="1"}}else{if(I.currentStyle){var J=F.replace(\/\\-(\\w)\/g,function(N,O){return O.toUpperCase()});L=I.currentStyle[F]||I.currentStyle[J];if(!\/^\\d+(px)?$\/i.test(L)&&\/^\\d\/.test(L)){var H=E.left,K=I.runtimeStyle.left;I.runtimeStyle.left=I.currentStyle.left;E.left=L||0;L=E.pixelLeft+"px";E.left=H;I.runtimeStyle.left=K}}}}return L},clean:function(F,K,I){K=K||document;if(typeof K.createElement==="undefined"){K=K.ownerDocument||K[0]&&K[0].ownerDocument||document}if(!I&&F.length===1&&typeof F[0]==="string"){var H=\/^<(\\w+)\\s*\\\/?>$\/.exec(F[0]);if(H){return[K.createElement(H[1])]}}var G=[],E=[],L=K.createElement("div");o.each(F,function(P,S){if(typeof S==="number"){S+=""}if(!S){return}if(typeof S==="string"){S=S.replace(\/(<(\\w+)[^>]*?)\\\/>\/g,function(U,V,T){return T.match(\/^(abbr|br|col|img|input|link|meta|param|hr|area|embed)$\/i)?U:V+"><\/"+T+">"});var O=S.replace(\/^\\s+\/,"").substring(0,10).toLowerCase();var Q=!O.indexOf("<opt")&&[1,"<select multiple='multiple'>","<\/select>"]||!O.indexOf("<leg")&&[1,"<fieldset>","<\/fieldset>"]||O.match(\/^<(thead|tbody|tfoot|colg|cap)\/)&&[1,"<table>","<\/table>"]||!O.indexOf("<tr")&&[2,"<table><tbody>","<\/tbody><\/table>"]||(!O.indexOf("<td")||!O.indexOf("<th"))&&[3,"<table><tbody><tr>","<\/tr><\/tbody><\/table>"]||!O.indexOf("<col")&&[2,"<table><tbody><\/tbody><colgroup>","<\/colgroup><\/table>"]||!o.support.htmlSerialize&&[1,"div<div>","<\/div>"]||[0,"",""];L.innerHTML=Q[1]+S+Q[2];while(Q[0]--){L=L.lastChild}if(!o.support.tbody){var R=\/<tbody\/i.test(S),N=!O.indexOf("<table")&&!R?L.firstChild&&L.firstChild.childNodes:Q[1]=="<table>"&&!R?L.childNodes:[];for(var M=N.length-1;M>=0;--M){if(o.nodeName(N[M],"tbody")&&!N[M].childNodes.length){N[M].parentNode.removeChild(N[M])}}}if(!o.support.leadingWhitespace&&\/^\\s\/.test(S)){L.insertBefore(K.createTextNode(S.match(\/^\\s*\/)[0]),L.firstChild)}S=o.makeArray(L.childNodes)}if(S.nodeType){G.push(S)}else{G=o.merge(G,S)}});if(I){for(var J=0;G[J];J++){if(o.nodeName(G[J],"script")&&(!G[J].type||G[J].type.toLowerCase()==="text\/javascript")){E.push(G[J].parentNode?G[J].parentNode.removeChild(G[J]):G[J])}else{if(G[J].nodeType===1){G.splice.apply(G,[J+1,0].concat(o.makeArray(G[J].getElementsByTagName("script"))))}I.appendChild(G[J])}}return E}return G},attr:function(J,G,K){if(!J||J.nodeType==3||J.nodeType==8){return g}var H=!o.isXMLDoc(J),L=K!==g;G=H&&o.props[G]||G;if(J.tagName){var F=\/href|src|style\/.test(G);if(G=="selected"&&J.parentNode){J.parentNode.selectedIndex}if(G in J&&H&&!F){if(L){if(G=="type"&&o.nodeName(J,"input")&&J.parentNode){throw"type property can't be changed"}J[G]=K}if(o.nodeName(J,"form")&&J.getAttributeNode(G)){return J.getAttributeNode(G).nodeValue}if(G=="tabIndex"){var I=J.getAttributeNode("tabIndex");return I&&I.specified?I.value:J.nodeName.match(\/(button|input|object|select|textarea)\/i)?0:J.nodeName.match(\/^(a|area)$\/i)&&J.href?0:g}return J[G]}if(!o.support.style&&H&&G=="style"){return o.attr(J.style,"cssText",K)}if(L){J.setAttribute(G,""+K)}var E=!o.support.hrefNormalized&&H&&F?J.getAttribute(G,2):J.getAttribute(G);return E===null?g:E}if(!o.support.opacity&&G=="opacity"){if(L){J.zoom=1;J.filter=(J.filter||"").replace(\/alpha\\([^)]*\\)\/,"")+(parseInt(K)+""=="NaN"?"":"alpha(opacity="+K*100+")")}return J.filter&&J.filter.indexOf("opacity=")>=0?(parseFloat(J.filter.match(\/opacity=([^)]*)\/)[1])\/100)+"":""}G=G.replace(\/-([a-z])\/ig,function(M,N){return N.toUpperCase()});if(L){J[G]=K}return J[G]},trim:function(E){return(E||"").replace(\/^\\s+|\\s+$\/g,"")},makeArray:function(G){var E=[];if(G!=null){var F=G.length;if(F==null||typeof G==="string"||o.isFunction(G)||G.setInterval){E[0]=G}else{while(F){E[--F]=G[F]}}}return E},inArray:function(G,H){for(var E=0,F=H.length;E<F;E++){if(H[E]===G){return E}}return -1},merge:function(H,E){var F=0,G,I=H.length;if(!o.support.getAll){while((G=E[F++])!=null){if(G.nodeType!=8){H[I++]=G}}}else{while((G=E[F++])!=null){H[I++]=G}}return H},unique:function(K){var F=[],E={};try{for(var G=0,H=K.length;G<H;G++){var J=o.data(K[G]);if(!E[J]){E[J]=true;F.push(K[G])}}}catch(I){F=K}return F},grep:function(F,J,E){var G=[];for(var H=0,I=F.length;H<I;H++){if(!E!=!J(F[H],H)){G.push(F[H])}}return G},map:function(E,J){var F=[];for(var G=0,H=E.length;G<H;G++){var I=J(E[G],G);if(I!=null){F[F.length]=I}}return F.concat.apply([],F)}});var C=navigator.userAgent.toLowerCase();o.browser={version:(C.match(\/.+(?:rv|it|ra|ie)[\\\/: ]([\\d.]+)\/)||[0,"0"])[1],safari:\/webkit\/.test(C),opera:\/opera\/.test(C),msie:\/msie\/.test(C)&&!\/opera\/.test(C),mozilla:\/mozilla\/.test(C)&&!\/(compatible|webkit)\/.test(C)};o.each({parent:function(E){return E.parentNode},parents:function(E){return o.dir(E,"parentNode")},next:function(E){return o.nth(E,2,"nextSibling")},prev:function(E){return o.nth(E,2,"previousSibling")},nextAll:function(E){return o.dir(E,"nextSibling")},prevAll:function(E){return o.dir(E,"previousSibling")},siblings:function(E){return o.sibling(E.parentNode.firstChild,E)},children:function(E){return o.sibling(E.firstChild)},contents:function(E){return o.nodeName(E,"iframe")?E.contentDocument||E.contentWindow.document:o.makeArray(E.childNodes)}},function(E,F){o.fn[E]=function(G){var H=o.map(this,F);if(G&&typeof G=="string"){H=o.multiFilter(G,H)}return this.pushStack(o.unique(H),E,G)}});o.each({appendTo:"append",prependTo:"prepend",insertBefore:"before",insertAfter:"after",replaceAll:"replaceWith"},function(E,F){o.fn[E]=function(G){var J=[],L=o(G);for(var K=0,H=L.length;K<H;K++){$/;"	m
Array.push	../CMSIS/Documentation/RTOS/html/jquery.js	/^(function(){var l=this,g,y=l.jQuery,p=l.$,o=l.jQuery=l.$=function(E,F){return new o.fn.init(E,F)},D=\/^[^<]*(<(.|\\s)+>)[^>]*$|^#([\\w-]+)$\/,f=\/^.[^:#\\[\\.,]*$\/;o.fn=o.prototype={init:function(E,H){E=E||document;if(E.nodeType){this[0]=E;this.length=1;this.context=E;return this}if(typeof E==="string"){var G=D.exec(E);if(G&&(G[1]||!H)){if(G[1]){E=o.clean([G[1]],H)}else{var I=document.getElementById(G[3]);if(I&&I.id!=G[3]){return o().find(E)}var F=o(I||[]);F.context=document;F.selector=E;return F}}else{return o(H).find(E)}}else{if(o.isFunction(E)){return o(document).ready(E)}}if(E.selector&&E.context){this.selector=E.selector;this.context=E.context}return this.setArray(o.isArray(E)?E:o.makeArray(E))},selector:"",jquery:"1.3.2",size:function(){return this.length},get:function(E){return E===g?Array.prototype.slice.call(this):this[E]},pushStack:function(F,H,E){var G=o(F);G.prevObject=this;G.context=this.context;if(H==="find"){G.selector=this.selector+(this.selector?" ":"")+E}else{if(H){G.selector=this.selector+"."+H+"("+E+")"}}return G},setArray:function(E){this.length=0;Array.prototype.push.apply(this,E);return this},each:function(F,E){return o.each(this,F,E)},index:function(E){return o.inArray(E&&E.jquery?E[0]:E,this)},attr:function(F,H,G){var E=F;if(typeof F==="string"){if(H===g){return this[0]&&o[G||"attr"](this[0],F)}else{E={};E[F]=H}}return this.each(function(I){for(F in E){o.attr(G?this.style:this,F,o.prop(this,E[F],G,I,F))}})},css:function(E,F){if((E=="width"||E=="height")&&parseFloat(F)<0){F=g}return this.attr(E,F,"curCSS")},text:function(F){if(typeof F!=="object"&&F!=null){return this.empty().append((this[0]&&this[0].ownerDocument||document).createTextNode(F))}var E="";o.each(F||this,function(){o.each(this.childNodes,function(){if(this.nodeType!=8){E+=this.nodeType!=1?this.nodeValue:o.fn.text([this])}})});return E},wrapAll:function(E){if(this[0]){var F=o(E,this[0].ownerDocument).clone();if(this[0].parentNode){F.insertBefore(this[0])}F.map(function(){var G=this;while(G.firstChild){G=G.firstChild}return G}).append(this)}return this},wrapInner:function(E){return this.each(function(){o(this).contents().wrapAll(E)})},wrap:function(E){return this.each(function(){o(this).wrapAll(E)})},append:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.appendChild(E)}})},prepend:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.insertBefore(E,this.firstChild)}})},before:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this)})},after:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this.nextSibling)})},end:function(){return this.prevObject||o([])},push:[].push,sort:[].sort,splice:[].splice,find:function(E){if(this.length===1){var F=this.pushStack([],"find",E);F.length=0;o.find(E,this[0],F);return F}else{return this.pushStack(o.unique(o.map(this,function(G){return o.find(E,G)})),"find",E)}},clone:function(G){var E=this.map(function(){if(!o.support.noCloneEvent&&!o.isXMLDoc(this)){var I=this.outerHTML;if(!I){var J=this.ownerDocument.createElement("div");J.appendChild(this.cloneNode(true));I=J.innerHTML}return o.clean([I.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,"").replace(\/^\\s*\/,"")])[0]}else{return this.cloneNode(true)}});if(G===true){var H=this.find("*").andSelf(),F=0;E.find("*").andSelf().each(function(){if(this.nodeName!==H[F].nodeName){return}var I=o.data(H[F],"events");for(var K in I){for(var J in I[K]){o.event.add(this,K,I[K][J],I[K][J].data)}}F++})}return E},filter:function(E){return this.pushStack(o.isFunction(E)&&o.grep(this,function(G,F){return E.call(G,F)})||o.multiFilter(E,o.grep(this,function(F){return F.nodeType===1})),"filter",E)},closest:function(E){var G=o.expr.match.POS.test(E)?o(E):null,F=0;return this.map(function(){var H=this;while(H&&H.ownerDocument){if(G?G.index(H)>-1:o(H).is(E)){o.data(H,"closest",F);return H}H=H.parentNode;F++}})},not:function(E){if(typeof E==="string"){if(f.test(E)){return this.pushStack(o.multiFilter(E,this,true),"not",E)}else{E=o.multiFilter(E,this)}}var F=E.length&&E[E.length-1]!==g&&!E.nodeType;return this.filter(function(){return F?o.inArray(this,E)<0:this!=E})},add:function(E){return this.pushStack(o.unique(o.merge(this.get(),typeof E==="string"?o(E):o.makeArray(E))))},is:function(E){return !!E&&o.multiFilter(E,this).length>0},hasClass:function(E){return !!E&&this.is("."+E)},val:function(K){if(K===g){var E=this[0];if(E){if(o.nodeName(E,"option")){return(E.attributes.value||{}).specified?E.value:E.text}if(o.nodeName(E,"select")){var I=E.selectedIndex,L=[],M=E.options,H=E.type=="select-one";if(I<0){return null}for(var F=H?I:0,J=H?I+1:M.length;F<J;F++){var G=M[F];if(G.selected){K=o(G).val();if(H){return K}L.push(K)}}return L}return(E.value||"").replace(\/\\r\/g,"")}return g}if(typeof K==="number"){K+=""}return this.each(function(){if(this.nodeType!=1){return}if(o.isArray(K)&&\/radio|checkbox\/.test(this.type)){this.checked=(o.inArray(this.value,K)>=0||o.inArray(this.name,K)>=0)}else{if(o.nodeName(this,"select")){var N=o.makeArray(K);o("option",this).each(function(){this.selected=(o.inArray(this.value,N)>=0||o.inArray(this.text,N)>=0)});if(!N.length){this.selectedIndex=-1}}else{this.value=K}}})},html:function(E){return E===g?(this[0]?this[0].innerHTML.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,""):null):this.empty().append(E)},replaceWith:function(E){return this.after(E).remove()},eq:function(E){return this.slice(E,+E+1)},slice:function(){return this.pushStack(Array.prototype.slice.apply(this,arguments),"slice",Array.prototype.slice.call(arguments).join(","))},map:function(E){return this.pushStack(o.map(this,function(G,F){return E.call(G,F,G)}))},andSelf:function(){return this.add(this.prevObject)},domManip:function(J,M,L){if(this[0]){var I=(this[0].ownerDocument||this[0]).createDocumentFragment(),F=o.clean(J,(this[0].ownerDocument||this[0]),I),H=I.firstChild;if(H){for(var G=0,E=this.length;G<E;G++){L.call(K(this[G],H),this.length>1||G>0?I.cloneNode(true):I)}}if(F){o.each(F,z)}}return this;function K(N,O){return M&&o.nodeName(N,"table")&&o.nodeName(O,"tr")?(N.getElementsByTagName("tbody")[0]||N.appendChild(N.ownerDocument.createElement("tbody"))):N}}};o.fn.init.prototype=o.fn;function z(E,F){if(F.src){o.ajax({url:F.src,async:false,dataType:"script"})}else{o.globalEval(F.text||F.textContent||F.innerHTML||"")}if(F.parentNode){F.parentNode.removeChild(F)}}function e(){return +new Date}o.extend=o.fn.extend=function(){var J=arguments[0]||{},H=1,I=arguments.length,E=false,G;if(typeof J==="boolean"){E=J;J=arguments[1]||{};H=2}if(typeof J!=="object"&&!o.isFunction(J)){J={}}if(I==H){J=this;--H}for(;H<I;H++){if((G=arguments[H])!=null){for(var F in G){var K=J[F],L=G[F];if(J===L){continue}if(E&&L&&typeof L==="object"&&!L.nodeType){J[F]=o.extend(E,K||(L.length!=null?[]:{}),L)}else{if(L!==g){J[F]=L}}}}}return J};var b=\/z-?index|font-?weight|opacity|zoom|line-?height\/i,q=document.defaultView||{},s=Object.prototype.toString;o.extend({noConflict:function(E){l.$=p;if(E){l.jQuery=y}return o},isFunction:function(E){return s.call(E)==="[object Function]"},isArray:function(E){return s.call(E)==="[object Array]"},isXMLDoc:function(E){return E.nodeType===9&&E.documentElement.nodeName!=="HTML"||!!E.ownerDocument&&o.isXMLDoc(E.ownerDocument)},globalEval:function(G){if(G&&\/\\S\/.test(G)){var F=document.getElementsByTagName("head")[0]||document.documentElement,E=document.createElement("script");E.type="text\/javascript";if(o.support.scriptEval){E.appendChild(document.createTextNode(G))}else{E.text=G}F.insertBefore(E,F.firstChild);F.removeChild(E)}},nodeName:function(F,E){return F.nodeName&&F.nodeName.toUpperCase()==E.toUpperCase()},each:function(G,K,F){var E,H=0,I=G.length;if(F){if(I===g){for(E in G){if(K.apply(G[E],F)===false){break}}}else{for(;H<I;){if(K.apply(G[H++],F)===false){break}}}}else{if(I===g){for(E in G){if(K.call(G[E],E,G[E])===false){break}}}else{for(var J=G[0];H<I&&K.call(J,H,J)!==false;J=G[++H]){}}}return G},prop:function(H,I,G,F,E){if(o.isFunction(I)){I=I.call(H,F)}return typeof I==="number"&&G=="curCSS"&&!b.test(E)?I+"px":I},className:{add:function(E,F){o.each((F||"").split(\/\\s+\/),function(G,H){if(E.nodeType==1&&!o.className.has(E.className,H)){E.className+=(E.className?" ":"")+H}})},remove:function(E,F){if(E.nodeType==1){E.className=F!==g?o.grep(E.className.split(\/\\s+\/),function(G){return !o.className.has(F,G)}).join(" "):""}},has:function(F,E){return F&&o.inArray(E,(F.className||F).toString().split(\/\\s+\/))>-1}},swap:function(H,G,I){var E={};for(var F in G){E[F]=H.style[F];H.style[F]=G[F]}I.call(H);for(var F in G){H.style[F]=E[F]}},css:function(H,F,J,E){if(F=="width"||F=="height"){var L,G={position:"absolute",visibility:"hidden",display:"block"},K=F=="width"?["Left","Right"]:["Top","Bottom"];function I(){L=F=="width"?H.offsetWidth:H.offsetHeight;if(E==="border"){return}o.each(K,function(){if(!E){L-=parseFloat(o.curCSS(H,"padding"+this,true))||0}if(E==="margin"){L+=parseFloat(o.curCSS(H,"margin"+this,true))||0}else{L-=parseFloat(o.curCSS(H,"border"+this+"Width",true))||0}})}if(H.offsetWidth!==0){I()}else{o.swap(H,G,I)}return Math.max(0,Math.round(L))}return o.curCSS(H,F,J)},curCSS:function(I,F,G){var L,E=I.style;if(F=="opacity"&&!o.support.opacity){L=o.attr(E,"opacity");return L==""?"1":L}if(F.match(\/float\/i)){F=w}if(!G&&E&&E[F]){L=E[F]}else{if(q.getComputedStyle){if(F.match(\/float\/i)){F="float"}F=F.replace(\/([A-Z])\/g,"-$1").toLowerCase();var M=q.getComputedStyle(I,null);if(M){L=M.getPropertyValue(F)}if(F=="opacity"&&L==""){L="1"}}else{if(I.currentStyle){var J=F.replace(\/\\-(\\w)\/g,function(N,O){return O.toUpperCase()});L=I.currentStyle[F]||I.currentStyle[J];if(!\/^\\d+(px)?$\/i.test(L)&&\/^\\d\/.test(L)){var H=E.left,K=I.runtimeStyle.left;I.runtimeStyle.left=I.currentStyle.left;E.left=L||0;L=E.pixelLeft+"px";E.left=H;I.runtimeStyle.left=K}}}}return L},clean:function(F,K,I){K=K||document;if(typeof K.createElement==="undefined"){K=K.ownerDocument||K[0]&&K[0].ownerDocument||document}if(!I&&F.length===1&&typeof F[0]==="string"){var H=\/^<(\\w+)\\s*\\\/?>$\/.exec(F[0]);if(H){return[K.createElement(H[1])]}}var G=[],E=[],L=K.createElement("div");o.each(F,function(P,S){if(typeof S==="number"){S+=""}if(!S){return}if(typeof S==="string"){S=S.replace(\/(<(\\w+)[^>]*?)\\\/>\/g,function(U,V,T){return T.match(\/^(abbr|br|col|img|input|link|meta|param|hr|area|embed)$\/i)?U:V+"><\/"+T+">"});var O=S.replace(\/^\\s+\/,"").substring(0,10).toLowerCase();var Q=!O.indexOf("<opt")&&[1,"<select multiple='multiple'>","<\/select>"]||!O.indexOf("<leg")&&[1,"<fieldset>","<\/fieldset>"]||O.match(\/^<(thead|tbody|tfoot|colg|cap)\/)&&[1,"<table>","<\/table>"]||!O.indexOf("<tr")&&[2,"<table><tbody>","<\/tbody><\/table>"]||(!O.indexOf("<td")||!O.indexOf("<th"))&&[3,"<table><tbody><tr>","<\/tr><\/tbody><\/table>"]||!O.indexOf("<col")&&[2,"<table><tbody><\/tbody><colgroup>","<\/colgroup><\/table>"]||!o.support.htmlSerialize&&[1,"div<div>","<\/div>"]||[0,"",""];L.innerHTML=Q[1]+S+Q[2];while(Q[0]--){L=L.lastChild}if(!o.support.tbody){var R=\/<tbody\/i.test(S),N=!O.indexOf("<table")&&!R?L.firstChild&&L.firstChild.childNodes:Q[1]=="<table>"&&!R?L.childNodes:[];for(var M=N.length-1;M>=0;--M){if(o.nodeName(N[M],"tbody")&&!N[M].childNodes.length){N[M].parentNode.removeChild(N[M])}}}if(!o.support.leadingWhitespace&&\/^\\s\/.test(S)){L.insertBefore(K.createTextNode(S.match(\/^\\s*\/)[0]),L.firstChild)}S=o.makeArray(L.childNodes)}if(S.nodeType){G.push(S)}else{G=o.merge(G,S)}});if(I){for(var J=0;G[J];J++){if(o.nodeName(G[J],"script")&&(!G[J].type||G[J].type.toLowerCase()==="text\/javascript")){E.push(G[J].parentNode?G[J].parentNode.removeChild(G[J]):G[J])}else{if(G[J].nodeType===1){G.splice.apply(G,[J+1,0].concat(o.makeArray(G[J].getElementsByTagName("script"))))}I.appendChild(G[J])}}return E}return G},attr:function(J,G,K){if(!J||J.nodeType==3||J.nodeType==8){return g}var H=!o.isXMLDoc(J),L=K!==g;G=H&&o.props[G]||G;if(J.tagName){var F=\/href|src|style\/.test(G);if(G=="selected"&&J.parentNode){J.parentNode.selectedIndex}if(G in J&&H&&!F){if(L){if(G=="type"&&o.nodeName(J,"input")&&J.parentNode){throw"type property can't be changed"}J[G]=K}if(o.nodeName(J,"form")&&J.getAttributeNode(G)){return J.getAttributeNode(G).nodeValue}if(G=="tabIndex"){var I=J.getAttributeNode("tabIndex");return I&&I.specified?I.value:J.nodeName.match(\/(button|input|object|select|textarea)\/i)?0:J.nodeName.match(\/^(a|area)$\/i)&&J.href?0:g}return J[G]}if(!o.support.style&&H&&G=="style"){return o.attr(J.style,"cssText",K)}if(L){J.setAttribute(G,""+K)}var E=!o.support.hrefNormalized&&H&&F?J.getAttribute(G,2):J.getAttribute(G);return E===null?g:E}if(!o.support.opacity&&G=="opacity"){if(L){J.zoom=1;J.filter=(J.filter||"").replace(\/alpha\\([^)]*\\)\/,"")+(parseInt(K)+""=="NaN"?"":"alpha(opacity="+K*100+")")}return J.filter&&J.filter.indexOf("opacity=")>=0?(parseFloat(J.filter.match(\/opacity=([^)]*)\/)[1])\/100)+"":""}G=G.replace(\/-([a-z])\/ig,function(M,N){return N.toUpperCase()});if(L){J[G]=K}return J[G]},trim:function(E){return(E||"").replace(\/^\\s+|\\s+$\/g,"")},makeArray:function(G){var E=[];if(G!=null){var F=G.length;if(F==null||typeof G==="string"||o.isFunction(G)||G.setInterval){E[0]=G}else{while(F){E[--F]=G[F]}}}return E},inArray:function(G,H){for(var E=0,F=H.length;E<F;E++){if(H[E]===G){return E}}return -1},merge:function(H,E){var F=0,G,I=H.length;if(!o.support.getAll){while((G=E[F++])!=null){if(G.nodeType!=8){H[I++]=G}}}else{while((G=E[F++])!=null){H[I++]=G}}return H},unique:function(K){var F=[],E={};try{for(var G=0,H=K.length;G<H;G++){var J=o.data(K[G]);if(!E[J]){E[J]=true;F.push(K[G])}}}catch(I){F=K}return F},grep:function(F,J,E){var G=[];for(var H=0,I=F.length;H<I;H++){if(!E!=!J(F[H],H)){G.push(F[H])}}return G},map:function(E,J){var F=[];for(var G=0,H=E.length;G<H;G++){var I=J(E[G],G);if(I!=null){F[F.length]=I}}return F.concat.apply([],F)}});var C=navigator.userAgent.toLowerCase();o.browser={version:(C.match(\/.+(?:rv|it|ra|ie)[\\\/: ]([\\d.]+)\/)||[0,"0"])[1],safari:\/webkit\/.test(C),opera:\/opera\/.test(C),msie:\/msie\/.test(C)&&!\/opera\/.test(C),mozilla:\/mozilla\/.test(C)&&!\/(compatible|webkit)\/.test(C)};o.each({parent:function(E){return E.parentNode},parents:function(E){return o.dir(E,"parentNode")},next:function(E){return o.nth(E,2,"nextSibling")},prev:function(E){return o.nth(E,2,"previousSibling")},nextAll:function(E){return o.dir(E,"nextSibling")},prevAll:function(E){return o.dir(E,"previousSibling")},siblings:function(E){return o.sibling(E.parentNode.firstChild,E)},children:function(E){return o.sibling(E.firstChild)},contents:function(E){return o.nodeName(E,"iframe")?E.contentDocument||E.contentWindow.document:o.makeArray(E.childNodes)}},function(E,F){o.fn[E]=function(G){var H=o.map(this,F);if(G&&typeof G=="string"){H=o.multiFilter(G,H)}return this.pushStack(o.unique(H),E,G)}});o.each({appendTo:"append",prependTo:"prepend",insertBefore:"before",insertAfter:"after",replaceAll:"replaceWith"},function(E,F){o.fn[E]=function(G){var J=[],L=o(G);for(var K=0,H=L.length;K<H;K++){$/;"	m
Array.push	../CMSIS/Documentation/SVD/html/jquery.js	/^(function(){var l=this,g,y=l.jQuery,p=l.$,o=l.jQuery=l.$=function(E,F){return new o.fn.init(E,F)},D=\/^[^<]*(<(.|\\s)+>)[^>]*$|^#([\\w-]+)$\/,f=\/^.[^:#\\[\\.,]*$\/;o.fn=o.prototype={init:function(E,H){E=E||document;if(E.nodeType){this[0]=E;this.length=1;this.context=E;return this}if(typeof E==="string"){var G=D.exec(E);if(G&&(G[1]||!H)){if(G[1]){E=o.clean([G[1]],H)}else{var I=document.getElementById(G[3]);if(I&&I.id!=G[3]){return o().find(E)}var F=o(I||[]);F.context=document;F.selector=E;return F}}else{return o(H).find(E)}}else{if(o.isFunction(E)){return o(document).ready(E)}}if(E.selector&&E.context){this.selector=E.selector;this.context=E.context}return this.setArray(o.isArray(E)?E:o.makeArray(E))},selector:"",jquery:"1.3.2",size:function(){return this.length},get:function(E){return E===g?Array.prototype.slice.call(this):this[E]},pushStack:function(F,H,E){var G=o(F);G.prevObject=this;G.context=this.context;if(H==="find"){G.selector=this.selector+(this.selector?" ":"")+E}else{if(H){G.selector=this.selector+"."+H+"("+E+")"}}return G},setArray:function(E){this.length=0;Array.prototype.push.apply(this,E);return this},each:function(F,E){return o.each(this,F,E)},index:function(E){return o.inArray(E&&E.jquery?E[0]:E,this)},attr:function(F,H,G){var E=F;if(typeof F==="string"){if(H===g){return this[0]&&o[G||"attr"](this[0],F)}else{E={};E[F]=H}}return this.each(function(I){for(F in E){o.attr(G?this.style:this,F,o.prop(this,E[F],G,I,F))}})},css:function(E,F){if((E=="width"||E=="height")&&parseFloat(F)<0){F=g}return this.attr(E,F,"curCSS")},text:function(F){if(typeof F!=="object"&&F!=null){return this.empty().append((this[0]&&this[0].ownerDocument||document).createTextNode(F))}var E="";o.each(F||this,function(){o.each(this.childNodes,function(){if(this.nodeType!=8){E+=this.nodeType!=1?this.nodeValue:o.fn.text([this])}})});return E},wrapAll:function(E){if(this[0]){var F=o(E,this[0].ownerDocument).clone();if(this[0].parentNode){F.insertBefore(this[0])}F.map(function(){var G=this;while(G.firstChild){G=G.firstChild}return G}).append(this)}return this},wrapInner:function(E){return this.each(function(){o(this).contents().wrapAll(E)})},wrap:function(E){return this.each(function(){o(this).wrapAll(E)})},append:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.appendChild(E)}})},prepend:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.insertBefore(E,this.firstChild)}})},before:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this)})},after:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this.nextSibling)})},end:function(){return this.prevObject||o([])},push:[].push,sort:[].sort,splice:[].splice,find:function(E){if(this.length===1){var F=this.pushStack([],"find",E);F.length=0;o.find(E,this[0],F);return F}else{return this.pushStack(o.unique(o.map(this,function(G){return o.find(E,G)})),"find",E)}},clone:function(G){var E=this.map(function(){if(!o.support.noCloneEvent&&!o.isXMLDoc(this)){var I=this.outerHTML;if(!I){var J=this.ownerDocument.createElement("div");J.appendChild(this.cloneNode(true));I=J.innerHTML}return o.clean([I.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,"").replace(\/^\\s*\/,"")])[0]}else{return this.cloneNode(true)}});if(G===true){var H=this.find("*").andSelf(),F=0;E.find("*").andSelf().each(function(){if(this.nodeName!==H[F].nodeName){return}var I=o.data(H[F],"events");for(var K in I){for(var J in I[K]){o.event.add(this,K,I[K][J],I[K][J].data)}}F++})}return E},filter:function(E){return this.pushStack(o.isFunction(E)&&o.grep(this,function(G,F){return E.call(G,F)})||o.multiFilter(E,o.grep(this,function(F){return F.nodeType===1})),"filter",E)},closest:function(E){var G=o.expr.match.POS.test(E)?o(E):null,F=0;return this.map(function(){var H=this;while(H&&H.ownerDocument){if(G?G.index(H)>-1:o(H).is(E)){o.data(H,"closest",F);return H}H=H.parentNode;F++}})},not:function(E){if(typeof E==="string"){if(f.test(E)){return this.pushStack(o.multiFilter(E,this,true),"not",E)}else{E=o.multiFilter(E,this)}}var F=E.length&&E[E.length-1]!==g&&!E.nodeType;return this.filter(function(){return F?o.inArray(this,E)<0:this!=E})},add:function(E){return this.pushStack(o.unique(o.merge(this.get(),typeof E==="string"?o(E):o.makeArray(E))))},is:function(E){return !!E&&o.multiFilter(E,this).length>0},hasClass:function(E){return !!E&&this.is("."+E)},val:function(K){if(K===g){var E=this[0];if(E){if(o.nodeName(E,"option")){return(E.attributes.value||{}).specified?E.value:E.text}if(o.nodeName(E,"select")){var I=E.selectedIndex,L=[],M=E.options,H=E.type=="select-one";if(I<0){return null}for(var F=H?I:0,J=H?I+1:M.length;F<J;F++){var G=M[F];if(G.selected){K=o(G).val();if(H){return K}L.push(K)}}return L}return(E.value||"").replace(\/\\r\/g,"")}return g}if(typeof K==="number"){K+=""}return this.each(function(){if(this.nodeType!=1){return}if(o.isArray(K)&&\/radio|checkbox\/.test(this.type)){this.checked=(o.inArray(this.value,K)>=0||o.inArray(this.name,K)>=0)}else{if(o.nodeName(this,"select")){var N=o.makeArray(K);o("option",this).each(function(){this.selected=(o.inArray(this.value,N)>=0||o.inArray(this.text,N)>=0)});if(!N.length){this.selectedIndex=-1}}else{this.value=K}}})},html:function(E){return E===g?(this[0]?this[0].innerHTML.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,""):null):this.empty().append(E)},replaceWith:function(E){return this.after(E).remove()},eq:function(E){return this.slice(E,+E+1)},slice:function(){return this.pushStack(Array.prototype.slice.apply(this,arguments),"slice",Array.prototype.slice.call(arguments).join(","))},map:function(E){return this.pushStack(o.map(this,function(G,F){return E.call(G,F,G)}))},andSelf:function(){return this.add(this.prevObject)},domManip:function(J,M,L){if(this[0]){var I=(this[0].ownerDocument||this[0]).createDocumentFragment(),F=o.clean(J,(this[0].ownerDocument||this[0]),I),H=I.firstChild;if(H){for(var G=0,E=this.length;G<E;G++){L.call(K(this[G],H),this.length>1||G>0?I.cloneNode(true):I)}}if(F){o.each(F,z)}}return this;function K(N,O){return M&&o.nodeName(N,"table")&&o.nodeName(O,"tr")?(N.getElementsByTagName("tbody")[0]||N.appendChild(N.ownerDocument.createElement("tbody"))):N}}};o.fn.init.prototype=o.fn;function z(E,F){if(F.src){o.ajax({url:F.src,async:false,dataType:"script"})}else{o.globalEval(F.text||F.textContent||F.innerHTML||"")}if(F.parentNode){F.parentNode.removeChild(F)}}function e(){return +new Date}o.extend=o.fn.extend=function(){var J=arguments[0]||{},H=1,I=arguments.length,E=false,G;if(typeof J==="boolean"){E=J;J=arguments[1]||{};H=2}if(typeof J!=="object"&&!o.isFunction(J)){J={}}if(I==H){J=this;--H}for(;H<I;H++){if((G=arguments[H])!=null){for(var F in G){var K=J[F],L=G[F];if(J===L){continue}if(E&&L&&typeof L==="object"&&!L.nodeType){J[F]=o.extend(E,K||(L.length!=null?[]:{}),L)}else{if(L!==g){J[F]=L}}}}}return J};var b=\/z-?index|font-?weight|opacity|zoom|line-?height\/i,q=document.defaultView||{},s=Object.prototype.toString;o.extend({noConflict:function(E){l.$=p;if(E){l.jQuery=y}return o},isFunction:function(E){return s.call(E)==="[object Function]"},isArray:function(E){return s.call(E)==="[object Array]"},isXMLDoc:function(E){return E.nodeType===9&&E.documentElement.nodeName!=="HTML"||!!E.ownerDocument&&o.isXMLDoc(E.ownerDocument)},globalEval:function(G){if(G&&\/\\S\/.test(G)){var F=document.getElementsByTagName("head")[0]||document.documentElement,E=document.createElement("script");E.type="text\/javascript";if(o.support.scriptEval){E.appendChild(document.createTextNode(G))}else{E.text=G}F.insertBefore(E,F.firstChild);F.removeChild(E)}},nodeName:function(F,E){return F.nodeName&&F.nodeName.toUpperCase()==E.toUpperCase()},each:function(G,K,F){var E,H=0,I=G.length;if(F){if(I===g){for(E in G){if(K.apply(G[E],F)===false){break}}}else{for(;H<I;){if(K.apply(G[H++],F)===false){break}}}}else{if(I===g){for(E in G){if(K.call(G[E],E,G[E])===false){break}}}else{for(var J=G[0];H<I&&K.call(J,H,J)!==false;J=G[++H]){}}}return G},prop:function(H,I,G,F,E){if(o.isFunction(I)){I=I.call(H,F)}return typeof I==="number"&&G=="curCSS"&&!b.test(E)?I+"px":I},className:{add:function(E,F){o.each((F||"").split(\/\\s+\/),function(G,H){if(E.nodeType==1&&!o.className.has(E.className,H)){E.className+=(E.className?" ":"")+H}})},remove:function(E,F){if(E.nodeType==1){E.className=F!==g?o.grep(E.className.split(\/\\s+\/),function(G){return !o.className.has(F,G)}).join(" "):""}},has:function(F,E){return F&&o.inArray(E,(F.className||F).toString().split(\/\\s+\/))>-1}},swap:function(H,G,I){var E={};for(var F in G){E[F]=H.style[F];H.style[F]=G[F]}I.call(H);for(var F in G){H.style[F]=E[F]}},css:function(H,F,J,E){if(F=="width"||F=="height"){var L,G={position:"absolute",visibility:"hidden",display:"block"},K=F=="width"?["Left","Right"]:["Top","Bottom"];function I(){L=F=="width"?H.offsetWidth:H.offsetHeight;if(E==="border"){return}o.each(K,function(){if(!E){L-=parseFloat(o.curCSS(H,"padding"+this,true))||0}if(E==="margin"){L+=parseFloat(o.curCSS(H,"margin"+this,true))||0}else{L-=parseFloat(o.curCSS(H,"border"+this+"Width",true))||0}})}if(H.offsetWidth!==0){I()}else{o.swap(H,G,I)}return Math.max(0,Math.round(L))}return o.curCSS(H,F,J)},curCSS:function(I,F,G){var L,E=I.style;if(F=="opacity"&&!o.support.opacity){L=o.attr(E,"opacity");return L==""?"1":L}if(F.match(\/float\/i)){F=w}if(!G&&E&&E[F]){L=E[F]}else{if(q.getComputedStyle){if(F.match(\/float\/i)){F="float"}F=F.replace(\/([A-Z])\/g,"-$1").toLowerCase();var M=q.getComputedStyle(I,null);if(M){L=M.getPropertyValue(F)}if(F=="opacity"&&L==""){L="1"}}else{if(I.currentStyle){var J=F.replace(\/\\-(\\w)\/g,function(N,O){return O.toUpperCase()});L=I.currentStyle[F]||I.currentStyle[J];if(!\/^\\d+(px)?$\/i.test(L)&&\/^\\d\/.test(L)){var H=E.left,K=I.runtimeStyle.left;I.runtimeStyle.left=I.currentStyle.left;E.left=L||0;L=E.pixelLeft+"px";E.left=H;I.runtimeStyle.left=K}}}}return L},clean:function(F,K,I){K=K||document;if(typeof K.createElement==="undefined"){K=K.ownerDocument||K[0]&&K[0].ownerDocument||document}if(!I&&F.length===1&&typeof F[0]==="string"){var H=\/^<(\\w+)\\s*\\\/?>$\/.exec(F[0]);if(H){return[K.createElement(H[1])]}}var G=[],E=[],L=K.createElement("div");o.each(F,function(P,S){if(typeof S==="number"){S+=""}if(!S){return}if(typeof S==="string"){S=S.replace(\/(<(\\w+)[^>]*?)\\\/>\/g,function(U,V,T){return T.match(\/^(abbr|br|col|img|input|link|meta|param|hr|area|embed)$\/i)?U:V+"><\/"+T+">"});var O=S.replace(\/^\\s+\/,"").substring(0,10).toLowerCase();var Q=!O.indexOf("<opt")&&[1,"<select multiple='multiple'>","<\/select>"]||!O.indexOf("<leg")&&[1,"<fieldset>","<\/fieldset>"]||O.match(\/^<(thead|tbody|tfoot|colg|cap)\/)&&[1,"<table>","<\/table>"]||!O.indexOf("<tr")&&[2,"<table><tbody>","<\/tbody><\/table>"]||(!O.indexOf("<td")||!O.indexOf("<th"))&&[3,"<table><tbody><tr>","<\/tr><\/tbody><\/table>"]||!O.indexOf("<col")&&[2,"<table><tbody><\/tbody><colgroup>","<\/colgroup><\/table>"]||!o.support.htmlSerialize&&[1,"div<div>","<\/div>"]||[0,"",""];L.innerHTML=Q[1]+S+Q[2];while(Q[0]--){L=L.lastChild}if(!o.support.tbody){var R=\/<tbody\/i.test(S),N=!O.indexOf("<table")&&!R?L.firstChild&&L.firstChild.childNodes:Q[1]=="<table>"&&!R?L.childNodes:[];for(var M=N.length-1;M>=0;--M){if(o.nodeName(N[M],"tbody")&&!N[M].childNodes.length){N[M].parentNode.removeChild(N[M])}}}if(!o.support.leadingWhitespace&&\/^\\s\/.test(S)){L.insertBefore(K.createTextNode(S.match(\/^\\s*\/)[0]),L.firstChild)}S=o.makeArray(L.childNodes)}if(S.nodeType){G.push(S)}else{G=o.merge(G,S)}});if(I){for(var J=0;G[J];J++){if(o.nodeName(G[J],"script")&&(!G[J].type||G[J].type.toLowerCase()==="text\/javascript")){E.push(G[J].parentNode?G[J].parentNode.removeChild(G[J]):G[J])}else{if(G[J].nodeType===1){G.splice.apply(G,[J+1,0].concat(o.makeArray(G[J].getElementsByTagName("script"))))}I.appendChild(G[J])}}return E}return G},attr:function(J,G,K){if(!J||J.nodeType==3||J.nodeType==8){return g}var H=!o.isXMLDoc(J),L=K!==g;G=H&&o.props[G]||G;if(J.tagName){var F=\/href|src|style\/.test(G);if(G=="selected"&&J.parentNode){J.parentNode.selectedIndex}if(G in J&&H&&!F){if(L){if(G=="type"&&o.nodeName(J,"input")&&J.parentNode){throw"type property can't be changed"}J[G]=K}if(o.nodeName(J,"form")&&J.getAttributeNode(G)){return J.getAttributeNode(G).nodeValue}if(G=="tabIndex"){var I=J.getAttributeNode("tabIndex");return I&&I.specified?I.value:J.nodeName.match(\/(button|input|object|select|textarea)\/i)?0:J.nodeName.match(\/^(a|area)$\/i)&&J.href?0:g}return J[G]}if(!o.support.style&&H&&G=="style"){return o.attr(J.style,"cssText",K)}if(L){J.setAttribute(G,""+K)}var E=!o.support.hrefNormalized&&H&&F?J.getAttribute(G,2):J.getAttribute(G);return E===null?g:E}if(!o.support.opacity&&G=="opacity"){if(L){J.zoom=1;J.filter=(J.filter||"").replace(\/alpha\\([^)]*\\)\/,"")+(parseInt(K)+""=="NaN"?"":"alpha(opacity="+K*100+")")}return J.filter&&J.filter.indexOf("opacity=")>=0?(parseFloat(J.filter.match(\/opacity=([^)]*)\/)[1])\/100)+"":""}G=G.replace(\/-([a-z])\/ig,function(M,N){return N.toUpperCase()});if(L){J[G]=K}return J[G]},trim:function(E){return(E||"").replace(\/^\\s+|\\s+$\/g,"")},makeArray:function(G){var E=[];if(G!=null){var F=G.length;if(F==null||typeof G==="string"||o.isFunction(G)||G.setInterval){E[0]=G}else{while(F){E[--F]=G[F]}}}return E},inArray:function(G,H){for(var E=0,F=H.length;E<F;E++){if(H[E]===G){return E}}return -1},merge:function(H,E){var F=0,G,I=H.length;if(!o.support.getAll){while((G=E[F++])!=null){if(G.nodeType!=8){H[I++]=G}}}else{while((G=E[F++])!=null){H[I++]=G}}return H},unique:function(K){var F=[],E={};try{for(var G=0,H=K.length;G<H;G++){var J=o.data(K[G]);if(!E[J]){E[J]=true;F.push(K[G])}}}catch(I){F=K}return F},grep:function(F,J,E){var G=[];for(var H=0,I=F.length;H<I;H++){if(!E!=!J(F[H],H)){G.push(F[H])}}return G},map:function(E,J){var F=[];for(var G=0,H=E.length;G<H;G++){var I=J(E[G],G);if(I!=null){F[F.length]=I}}return F.concat.apply([],F)}});var C=navigator.userAgent.toLowerCase();o.browser={version:(C.match(\/.+(?:rv|it|ra|ie)[\\\/: ]([\\d.]+)\/)||[0,"0"])[1],safari:\/webkit\/.test(C),opera:\/opera\/.test(C),msie:\/msie\/.test(C)&&!\/opera\/.test(C),mozilla:\/mozilla\/.test(C)&&!\/(compatible|webkit)\/.test(C)};o.each({parent:function(E){return E.parentNode},parents:function(E){return o.dir(E,"parentNode")},next:function(E){return o.nth(E,2,"nextSibling")},prev:function(E){return o.nth(E,2,"previousSibling")},nextAll:function(E){return o.dir(E,"nextSibling")},prevAll:function(E){return o.dir(E,"previousSibling")},siblings:function(E){return o.sibling(E.parentNode.firstChild,E)},children:function(E){return o.sibling(E.firstChild)},contents:function(E){return o.nodeName(E,"iframe")?E.contentDocument||E.contentWindow.document:o.makeArray(E.childNodes)}},function(E,F){o.fn[E]=function(G){var H=o.map(this,F);if(G&&typeof G=="string"){H=o.multiFilter(G,H)}return this.pushStack(o.unique(H),E,G)}});o.each({appendTo:"append",prependTo:"prepend",insertBefore:"before",insertAfter:"after",replaceAll:"replaceWith"},function(E,F){o.fn[E]=function(G){var J=[],L=o(G);for(var K=0,H=L.length;K<H;K++){$/;"	m
AxB	../CMSIS/DSP_Lib/Examples/arm_convolution_example/arm_convolution_example_f32.c	/^float32_t AxB[MAX_BLOCKSIZE * 2];	\/* Output *\/ $/;"	v
BDCR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t BDCR;       \/*!< RCC Backup domain control register,                          Address offset: 0x20 *\/ $/;"	m	struct:__anon161	access:public
BDCR_BDRST_BB	../src/stm32f37x_rcc.c	104;"	d	file:
BDCR_OFFSET	../src/stm32f37x_rcc.c	98;"	d	file:
BDCR_RTCEN_BB	../src/stm32f37x_rcc.c	100;"	d	file:
BDRST_BitNumber	../src/stm32f37x_rcc.c	103;"	d	file:
BDTR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint16_t BDTR;        \/*!< TIM break and dead-time register,    Address offset: 0x44 *\/$/;"	m	struct:__anon165	access:public
BFAR	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t BFAR;                    \/*!< Offset: 0x038 (R\/W)  BusFault Address Register                             *\/$/;"	m	struct:__anon16	access:public
BFAR	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t BFAR;                    \/*!< Offset: 0x038 (R\/W)  BusFault Address Register                             *\/$/;"	m	struct:__anon86	access:public
BFAR	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t BFAR;                    \/*!< Offset: 0x038 (R\/W)  BusFault Address Register                             *\/$/;"	m	struct:__anon118	access:public
BIN	../QP_BOOM/Makefile	/^BIN = $(TARGET).hex$/;"	m
BIN	../QP_TEST/Makefile	/^BIN = $(TARGET).hex$/;"	m
BIN	../i2s/Makefile	/^BIN = $(TARGET).hex$/;"	m
BIN	../i2s_master/Makefile	/^BIN = $(TARGET).bin$/;"	m
BIN	../tim_adc/Makefile	/^BIN = $(TARGET).bin$/;"	m
BIT_MASK	../src/stm32f37x_wwdg.c	114;"	d	file:
BKP0R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t BKP0R;      \/*!< RTC backup register 0,                                    Address offset: 0x50 *\/$/;"	m	struct:__anon162	access:public
BKP10R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t BKP10R;     \/*!< RTC backup register 10,                                   Address offset: 0x78 *\/$/;"	m	struct:__anon162	access:public
BKP11R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t BKP11R;     \/*!< RTC backup register 11,                                   Address offset: 0x7C *\/$/;"	m	struct:__anon162	access:public
BKP12R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t BKP12R;     \/*!< RTC backup register 12,                                   Address offset: 0x80 *\/$/;"	m	struct:__anon162	access:public
BKP13R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t BKP13R;     \/*!< RTC backup register 13,                                   Address offset: 0x84 *\/$/;"	m	struct:__anon162	access:public
BKP14R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t BKP14R;     \/*!< RTC backup register 14,                                   Address offset: 0x88 *\/$/;"	m	struct:__anon162	access:public
BKP15R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t BKP15R;     \/*!< RTC backup register 15,                                   Address offset: 0x8C *\/$/;"	m	struct:__anon162	access:public
BKP16R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t BKP16R;     \/*!< RTC backup register 16,                                   Address offset: 0x90 *\/$/;"	m	struct:__anon162	access:public
BKP17R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t BKP17R;     \/*!< RTC backup register 17,                                   Address offset: 0x94 *\/$/;"	m	struct:__anon162	access:public
BKP18R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t BKP18R;     \/*!< RTC backup register 18,                                   Address offset: 0x98 *\/$/;"	m	struct:__anon162	access:public
BKP19R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t BKP19R;     \/*!< RTC backup register 19,                                   Address offset: 0x9C *\/$/;"	m	struct:__anon162	access:public
BKP1R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t BKP1R;      \/*!< RTC backup register 1,                                    Address offset: 0x54 *\/$/;"	m	struct:__anon162	access:public
BKP20R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t BKP20R;     \/*!< RTC backup register 20,                                   Address offset: 0xA0 *\/$/;"	m	struct:__anon162	access:public
BKP21R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t BKP21R;     \/*!< RTC backup register 21,                                   Address offset: 0xA4 *\/$/;"	m	struct:__anon162	access:public
BKP22R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t BKP22R;     \/*!< RTC backup register 22,                                   Address offset: 0xA8 *\/$/;"	m	struct:__anon162	access:public
BKP23R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t BKP23R;     \/*!< RTC backup register 23,                                   Address offset: 0xAC *\/$/;"	m	struct:__anon162	access:public
BKP24R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t BKP24R;     \/*!< RTC backup register 24,                                   Address offset: 0xB0 *\/$/;"	m	struct:__anon162	access:public
BKP25R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t BKP25R;     \/*!< RTC backup register 25,                                   Address offset: 0xB4 *\/$/;"	m	struct:__anon162	access:public
BKP26R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t BKP26R;     \/*!< RTC backup register 26,                                   Address offset: 0xB8 *\/$/;"	m	struct:__anon162	access:public
BKP27R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t BKP27R;     \/*!< RTC backup register 27,                                   Address offset: 0xBC *\/$/;"	m	struct:__anon162	access:public
BKP28R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t BKP28R;     \/*!< RTC backup register 28,                                   Address offset: 0xC0 *\/$/;"	m	struct:__anon162	access:public
BKP29R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t BKP29R;     \/*!< RTC backup register 29,                                   Address offset: 0xC4 *\/$/;"	m	struct:__anon162	access:public
BKP2R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t BKP2R;      \/*!< RTC backup register 2,                                    Address offset: 0x58 *\/$/;"	m	struct:__anon162	access:public
BKP30R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t BKP30R;     \/*!< RTC backup register 30,                                   Address offset: 0xC8 *\/$/;"	m	struct:__anon162	access:public
BKP31R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t BKP31R;     \/*!< RTC backup register 31,                                   Address offset: 0xCC *\/$/;"	m	struct:__anon162	access:public
BKP3R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t BKP3R;      \/*!< RTC backup register 3,                                    Address offset: 0x5C *\/$/;"	m	struct:__anon162	access:public
BKP4R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t BKP4R;      \/*!< RTC backup register 4,                                    Address offset: 0x60 *\/$/;"	m	struct:__anon162	access:public
BKP5R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t BKP5R;      \/*!< RTC backup register 5,                                    Address offset: 0x64 *\/$/;"	m	struct:__anon162	access:public
BKP6R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t BKP6R;      \/*!< RTC backup register 6,                                    Address offset: 0x68 *\/$/;"	m	struct:__anon162	access:public
BKP7R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t BKP7R;      \/*!< RTC backup register 7,                                    Address offset: 0x6C *\/$/;"	m	struct:__anon162	access:public
BKP8R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t BKP8R;      \/*!< RTC backup register 8,                                    Address offset: 0x70 *\/$/;"	m	struct:__anon162	access:public
BKP9R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t BKP9R;      \/*!< RTC backup register 9,                                    Address offset: 0x74 *\/$/;"	m	struct:__anon162	access:public
BLOCKSIZE	../CMSIS/DSP_Lib/Examples/arm_graphic_equalizer_example/arm_graphic_equalizer_example_q31.c	120;"	d	file:
BLOCKSIZE	../CMSIS/DSP_Lib/Examples/arm_signal_converge_example/arm_signal_converge_example_f32.c	102;"	d	file:
BLOCK_SIZE	../CMSIS/DSP_Lib/Examples/arm_fir_example/arm_fir_example_f32.c	118;"	d	file:
BROADCAST_ADDRESS	../src/stm32f37x_cec.c	107;"	d	file:
BRR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint16_t BRR;          \/*!< GPIO bit reset register,                                  Address offset: 0x28 *\/$/;"	m	struct:__anon156	access:public
BRR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint16_t BRR;    \/*!< USART Baud rate register,                 Address offset: 0x0C *\/$/;"	m	struct:__anon167	access:public
BSP_Boom	../QP_BOOM/bsp.c	/^void BSP_Boom(void)$/;"	f	signature:(void)
BSP_Boom	../QP_TEST/bsp.c	/^void BSP_Boom(void)$/;"	f	signature:(void)
BSP_Boom	../QP_TEST/bsp.h	/^void BSP_Boom(void);$/;"	p	signature:(void)
BSP_TICKS_PER_SEC	../QP_BOOM/main.c	21;"	d	file:
BSP_TICKS_PER_SEC	../QP_TEST/main.c	20;"	d	file:
BSP_clockInit	../QP_BOOM/bsp.c	/^void BSP_clockInit(void)$/;"	f	signature:(void)
BSP_clockInit	../QP_BOOM/bsp.h	/^void BSP_clockInit(void);$/;"	p	signature:(void)
BSP_clockInit	../QP_TEST/bsp.c	/^void BSP_clockInit(void)$/;"	f	signature:(void)
BSP_clockInit	../QP_TEST/bsp.h	/^void BSP_clockInit(void);$/;"	p	signature:(void)
BSP_display_timeout	../QP_BOOM/bsp.c	/^void BSP_display_timeout(void)$/;"	f	signature:(void)
BSP_display_timeout	../QP_TEST/bsp.c	/^void BSP_display_timeout(void)$/;"	f	signature:(void)
BSP_display_timeout	../QP_TEST/bsp.h	/^void BSP_display_timeout(void);$/;"	p	signature:(void)
BSP_init	../QP_BOOM/bsp.c	/^BSP_init(void)$/;"	f	signature:(void)
BSP_init	../QP_BOOM/bsp.h	/^void BSP_init(void);$/;"	p	signature:(void)
BSP_init	../QP_TEST/bsp.c	/^BSP_init(void)$/;"	f	signature:(void)
BSP_init	../QP_TEST/bsp.h	/^void BSP_init(void);$/;"	p	signature:(void)
BSP_ledOff	../QP_BOOM/bsp.h	/^void BSP_ledOff(void);$/;"	p	signature:(void)
BSP_ledOn	../QP_BOOM/bsp.h	/^void BSP_ledOn(void);$/;"	p	signature:(void)
BSP_onKeyboard	../QP_BOOM/bsp.c	/^void BSP_onKeyboard(void)$/;"	f	signature:(void)
BSP_onKeyboard	../QP_TEST/bsp.h	/^void BSP_onKeyboard(void);$/;"	p	signature:(void)
BSP_onKeyborad	../QP_TEST/bsp.c	/^void BSP_onKeyborad(void)$/;"	f	signature:(void)
BSRR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t BSRR;         \/*!< GPIO port bit set\/reset registerBSRR,                     Address offset: 0x18 *\/$/;"	m	struct:__anon156	access:public
BTR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t              BTR;                 \/*!< CAN bit timing register,             Address offset: 0x1C          *\/$/;"	m	struct:__anon145	access:public
B_f32	../CMSIS/DSP_Lib/Examples/arm_matrix_example/arm_matrix_example_f32.c	/^const float32_t B_f32[4] =  $/;"	v
BitAction	../inc/stm32f37x_gpio.h	/^}BitAction;$/;"	t	typeref:enum:__anon174
Bit_RESET	../inc/stm32f37x_gpio.h	/^  Bit_RESET = 0,$/;"	e	enum:__anon174
Bit_SET	../inc/stm32f37x_gpio.h	/^  Bit_SET$/;"	e	enum:__anon174
Bk	../CMSIS/DSP_Lib/Examples/arm_convolution_example/arm_convolution_example_f32.c	/^float32_t Bk[MAX_BLOCKSIZE];		\/* Input B *\/ $/;"	v
BlinkySignals	../QP_TEST/main.c	/^enum BlinkySignals {$/;"	g	file:
BusFault_Handler	../CMSIS/DSP_Lib/Examples/Common/G++/startup_ARMCM3.s	/^BusFault_Handler:$/;"	l
BusFault_Handler	../CMSIS/DSP_Lib/Examples/Common/G++/startup_ARMCM4.s	/^BusFault_Handler:$/;"	l
BusFault_Handler	../CMSIS/Device/ST/STM32F37x/Source/Templates/iar/startup_stm32f37x.s	/^BusFault_Handler$/;"	l
BusFault_Handler	../QP_BOOM/stm32f37x_it.c	/^void BusFault_Handler(void)$/;"	f	signature:(void)
BusFault_Handler	../QP_TEST/stm32f37x_it.c	/^void BusFault_Handler(void)$/;"	f	signature:(void)
BusFault_Handler	../i2s/stm32f37x_it.c	/^void BusFault_Handler(void)$/;"	f	signature:(void)
BusFault_Handler	../i2s/stm32f37x_it.h	/^void BusFault_Handler(void);$/;"	p	signature:(void)
BusFault_Handler	../i2s_master/stm32f37x_it.c	/^void BusFault_Handler(void)$/;"	f	signature:(void)
BusFault_Handler	../i2s_master/stm32f37x_it.h	/^void BusFault_Handler(void);$/;"	p	signature:(void)
BusFault_Handler	../inc/stm32f37x_it.h	/^void BusFault_Handler(void);$/;"	p	signature:(void)
BusFault_Handler	../tim_adc/stm32f37x_it.c	/^void BusFault_Handler(void)$/;"	f	signature:(void)
BusFault_Handler	../tim_adc/stm32f37x_it.h	/^void BusFault_Handler(void);$/;"	p	signature:(void)
BusFault_IRQn	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  BusFault_IRQn               = -11,    \/*!< 5 Cortex-M4 Bus Fault Interrupt                                   *\/$/;"	e	enum:IRQn
C	../CMSIS/Documentation/Core/html/jquery.js	/^(function(){var l=this,g,y=l.jQuery,p=l.$,o=l.jQuery=l.$=function(E,F){return new o.fn.init(E,F)},D=\/^[^<]*(<(.|\\s)+>)[^>]*$|^#([\\w-]+)$\/,f=\/^.[^:#\\[\\.,]*$\/;o.fn=o.prototype={init:function(E,H){E=E||document;if(E.nodeType){this[0]=E;this.length=1;this.context=E;return this}if(typeof E==="string"){var G=D.exec(E);if(G&&(G[1]||!H)){if(G[1]){E=o.clean([G[1]],H)}else{var I=document.getElementById(G[3]);if(I&&I.id!=G[3]){return o().find(E)}var F=o(I||[]);F.context=document;F.selector=E;return F}}else{return o(H).find(E)}}else{if(o.isFunction(E)){return o(document).ready(E)}}if(E.selector&&E.context){this.selector=E.selector;this.context=E.context}return this.setArray(o.isArray(E)?E:o.makeArray(E))},selector:"",jquery:"1.3.2",size:function(){return this.length},get:function(E){return E===g?Array.prototype.slice.call(this):this[E]},pushStack:function(F,H,E){var G=o(F);G.prevObject=this;G.context=this.context;if(H==="find"){G.selector=this.selector+(this.selector?" ":"")+E}else{if(H){G.selector=this.selector+"."+H+"("+E+")"}}return G},setArray:function(E){this.length=0;Array.prototype.push.apply(this,E);return this},each:function(F,E){return o.each(this,F,E)},index:function(E){return o.inArray(E&&E.jquery?E[0]:E,this)},attr:function(F,H,G){var E=F;if(typeof F==="string"){if(H===g){return this[0]&&o[G||"attr"](this[0],F)}else{E={};E[F]=H}}return this.each(function(I){for(F in E){o.attr(G?this.style:this,F,o.prop(this,E[F],G,I,F))}})},css:function(E,F){if((E=="width"||E=="height")&&parseFloat(F)<0){F=g}return this.attr(E,F,"curCSS")},text:function(F){if(typeof F!=="object"&&F!=null){return this.empty().append((this[0]&&this[0].ownerDocument||document).createTextNode(F))}var E="";o.each(F||this,function(){o.each(this.childNodes,function(){if(this.nodeType!=8){E+=this.nodeType!=1?this.nodeValue:o.fn.text([this])}})});return E},wrapAll:function(E){if(this[0]){var F=o(E,this[0].ownerDocument).clone();if(this[0].parentNode){F.insertBefore(this[0])}F.map(function(){var G=this;while(G.firstChild){G=G.firstChild}return G}).append(this)}return this},wrapInner:function(E){return this.each(function(){o(this).contents().wrapAll(E)})},wrap:function(E){return this.each(function(){o(this).wrapAll(E)})},append:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.appendChild(E)}})},prepend:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.insertBefore(E,this.firstChild)}})},before:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this)})},after:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this.nextSibling)})},end:function(){return this.prevObject||o([])},push:[].push,sort:[].sort,splice:[].splice,find:function(E){if(this.length===1){var F=this.pushStack([],"find",E);F.length=0;o.find(E,this[0],F);return F}else{return this.pushStack(o.unique(o.map(this,function(G){return o.find(E,G)})),"find",E)}},clone:function(G){var E=this.map(function(){if(!o.support.noCloneEvent&&!o.isXMLDoc(this)){var I=this.outerHTML;if(!I){var J=this.ownerDocument.createElement("div");J.appendChild(this.cloneNode(true));I=J.innerHTML}return o.clean([I.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,"").replace(\/^\\s*\/,"")])[0]}else{return this.cloneNode(true)}});if(G===true){var H=this.find("*").andSelf(),F=0;E.find("*").andSelf().each(function(){if(this.nodeName!==H[F].nodeName){return}var I=o.data(H[F],"events");for(var K in I){for(var J in I[K]){o.event.add(this,K,I[K][J],I[K][J].data)}}F++})}return E},filter:function(E){return this.pushStack(o.isFunction(E)&&o.grep(this,function(G,F){return E.call(G,F)})||o.multiFilter(E,o.grep(this,function(F){return F.nodeType===1})),"filter",E)},closest:function(E){var G=o.expr.match.POS.test(E)?o(E):null,F=0;return this.map(function(){var H=this;while(H&&H.ownerDocument){if(G?G.index(H)>-1:o(H).is(E)){o.data(H,"closest",F);return H}H=H.parentNode;F++}})},not:function(E){if(typeof E==="string"){if(f.test(E)){return this.pushStack(o.multiFilter(E,this,true),"not",E)}else{E=o.multiFilter(E,this)}}var F=E.length&&E[E.length-1]!==g&&!E.nodeType;return this.filter(function(){return F?o.inArray(this,E)<0:this!=E})},add:function(E){return this.pushStack(o.unique(o.merge(this.get(),typeof E==="string"?o(E):o.makeArray(E))))},is:function(E){return !!E&&o.multiFilter(E,this).length>0},hasClass:function(E){return !!E&&this.is("."+E)},val:function(K){if(K===g){var E=this[0];if(E){if(o.nodeName(E,"option")){return(E.attributes.value||{}).specified?E.value:E.text}if(o.nodeName(E,"select")){var I=E.selectedIndex,L=[],M=E.options,H=E.type=="select-one";if(I<0){return null}for(var F=H?I:0,J=H?I+1:M.length;F<J;F++){var G=M[F];if(G.selected){K=o(G).val();if(H){return K}L.push(K)}}return L}return(E.value||"").replace(\/\\r\/g,"")}return g}if(typeof K==="number"){K+=""}return this.each(function(){if(this.nodeType!=1){return}if(o.isArray(K)&&\/radio|checkbox\/.test(this.type)){this.checked=(o.inArray(this.value,K)>=0||o.inArray(this.name,K)>=0)}else{if(o.nodeName(this,"select")){var N=o.makeArray(K);o("option",this).each(function(){this.selected=(o.inArray(this.value,N)>=0||o.inArray(this.text,N)>=0)});if(!N.length){this.selectedIndex=-1}}else{this.value=K}}})},html:function(E){return E===g?(this[0]?this[0].innerHTML.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,""):null):this.empty().append(E)},replaceWith:function(E){return this.after(E).remove()},eq:function(E){return this.slice(E,+E+1)},slice:function(){return this.pushStack(Array.prototype.slice.apply(this,arguments),"slice",Array.prototype.slice.call(arguments).join(","))},map:function(E){return this.pushStack(o.map(this,function(G,F){return E.call(G,F,G)}))},andSelf:function(){return this.add(this.prevObject)},domManip:function(J,M,L){if(this[0]){var I=(this[0].ownerDocument||this[0]).createDocumentFragment(),F=o.clean(J,(this[0].ownerDocument||this[0]),I),H=I.firstChild;if(H){for(var G=0,E=this.length;G<E;G++){L.call(K(this[G],H),this.length>1||G>0?I.cloneNode(true):I)}}if(F){o.each(F,z)}}return this;function K(N,O){return M&&o.nodeName(N,"table")&&o.nodeName(O,"tr")?(N.getElementsByTagName("tbody")[0]||N.appendChild(N.ownerDocument.createElement("tbody"))):N}}};o.fn.init.prototype=o.fn;function z(E,F){if(F.src){o.ajax({url:F.src,async:false,dataType:"script"})}else{o.globalEval(F.text||F.textContent||F.innerHTML||"")}if(F.parentNode){F.parentNode.removeChild(F)}}function e(){return +new Date}o.extend=o.fn.extend=function(){var J=arguments[0]||{},H=1,I=arguments.length,E=false,G;if(typeof J==="boolean"){E=J;J=arguments[1]||{};H=2}if(typeof J!=="object"&&!o.isFunction(J)){J={}}if(I==H){J=this;--H}for(;H<I;H++){if((G=arguments[H])!=null){for(var F in G){var K=J[F],L=G[F];if(J===L){continue}if(E&&L&&typeof L==="object"&&!L.nodeType){J[F]=o.extend(E,K||(L.length!=null?[]:{}),L)}else{if(L!==g){J[F]=L}}}}}return J};var b=\/z-?index|font-?weight|opacity|zoom|line-?height\/i,q=document.defaultView||{},s=Object.prototype.toString;o.extend({noConflict:function(E){l.$=p;if(E){l.jQuery=y}return o},isFunction:function(E){return s.call(E)==="[object Function]"},isArray:function(E){return s.call(E)==="[object Array]"},isXMLDoc:function(E){return E.nodeType===9&&E.documentElement.nodeName!=="HTML"||!!E.ownerDocument&&o.isXMLDoc(E.ownerDocument)},globalEval:function(G){if(G&&\/\\S\/.test(G)){var F=document.getElementsByTagName("head")[0]||document.documentElement,E=document.createElement("script");E.type="text\/javascript";if(o.support.scriptEval){E.appendChild(document.createTextNode(G))}else{E.text=G}F.insertBefore(E,F.firstChild);F.removeChild(E)}},nodeName:function(F,E){return F.nodeName&&F.nodeName.toUpperCase()==E.toUpperCase()},each:function(G,K,F){var E,H=0,I=G.length;if(F){if(I===g){for(E in G){if(K.apply(G[E],F)===false){break}}}else{for(;H<I;){if(K.apply(G[H++],F)===false){break}}}}else{if(I===g){for(E in G){if(K.call(G[E],E,G[E])===false){break}}}else{for(var J=G[0];H<I&&K.call(J,H,J)!==false;J=G[++H]){}}}return G},prop:function(H,I,G,F,E){if(o.isFunction(I)){I=I.call(H,F)}return typeof I==="number"&&G=="curCSS"&&!b.test(E)?I+"px":I},className:{add:function(E,F){o.each((F||"").split(\/\\s+\/),function(G,H){if(E.nodeType==1&&!o.className.has(E.className,H)){E.className+=(E.className?" ":"")+H}})},remove:function(E,F){if(E.nodeType==1){E.className=F!==g?o.grep(E.className.split(\/\\s+\/),function(G){return !o.className.has(F,G)}).join(" "):""}},has:function(F,E){return F&&o.inArray(E,(F.className||F).toString().split(\/\\s+\/))>-1}},swap:function(H,G,I){var E={};for(var F in G){E[F]=H.style[F];H.style[F]=G[F]}I.call(H);for(var F in G){H.style[F]=E[F]}},css:function(H,F,J,E){if(F=="width"||F=="height"){var L,G={position:"absolute",visibility:"hidden",display:"block"},K=F=="width"?["Left","Right"]:["Top","Bottom"];function I(){L=F=="width"?H.offsetWidth:H.offsetHeight;if(E==="border"){return}o.each(K,function(){if(!E){L-=parseFloat(o.curCSS(H,"padding"+this,true))||0}if(E==="margin"){L+=parseFloat(o.curCSS(H,"margin"+this,true))||0}else{L-=parseFloat(o.curCSS(H,"border"+this+"Width",true))||0}})}if(H.offsetWidth!==0){I()}else{o.swap(H,G,I)}return Math.max(0,Math.round(L))}return o.curCSS(H,F,J)},curCSS:function(I,F,G){var L,E=I.style;if(F=="opacity"&&!o.support.opacity){L=o.attr(E,"opacity");return L==""?"1":L}if(F.match(\/float\/i)){F=w}if(!G&&E&&E[F]){L=E[F]}else{if(q.getComputedStyle){if(F.match(\/float\/i)){F="float"}F=F.replace(\/([A-Z])\/g,"-$1").toLowerCase();var M=q.getComputedStyle(I,null);if(M){L=M.getPropertyValue(F)}if(F=="opacity"&&L==""){L="1"}}else{if(I.currentStyle){var J=F.replace(\/\\-(\\w)\/g,function(N,O){return O.toUpperCase()});L=I.currentStyle[F]||I.currentStyle[J];if(!\/^\\d+(px)?$\/i.test(L)&&\/^\\d\/.test(L)){var H=E.left,K=I.runtimeStyle.left;I.runtimeStyle.left=I.currentStyle.left;E.left=L||0;L=E.pixelLeft+"px";E.left=H;I.runtimeStyle.left=K}}}}return L},clean:function(F,K,I){K=K||document;if(typeof K.createElement==="undefined"){K=K.ownerDocument||K[0]&&K[0].ownerDocument||document}if(!I&&F.length===1&&typeof F[0]==="string"){var H=\/^<(\\w+)\\s*\\\/?>$\/.exec(F[0]);if(H){return[K.createElement(H[1])]}}var G=[],E=[],L=K.createElement("div");o.each(F,function(P,S){if(typeof S==="number"){S+=""}if(!S){return}if(typeof S==="string"){S=S.replace(\/(<(\\w+)[^>]*?)\\\/>\/g,function(U,V,T){return T.match(\/^(abbr|br|col|img|input|link|meta|param|hr|area|embed)$\/i)?U:V+"><\/"+T+">"});var O=S.replace(\/^\\s+\/,"").substring(0,10).toLowerCase();var Q=!O.indexOf("<opt")&&[1,"<select multiple='multiple'>","<\/select>"]||!O.indexOf("<leg")&&[1,"<fieldset>","<\/fieldset>"]||O.match(\/^<(thead|tbody|tfoot|colg|cap)\/)&&[1,"<table>","<\/table>"]||!O.indexOf("<tr")&&[2,"<table><tbody>","<\/tbody><\/table>"]||(!O.indexOf("<td")||!O.indexOf("<th"))&&[3,"<table><tbody><tr>","<\/tr><\/tbody><\/table>"]||!O.indexOf("<col")&&[2,"<table><tbody><\/tbody><colgroup>","<\/colgroup><\/table>"]||!o.support.htmlSerialize&&[1,"div<div>","<\/div>"]||[0,"",""];L.innerHTML=Q[1]+S+Q[2];while(Q[0]--){L=L.lastChild}if(!o.support.tbody){var R=\/<tbody\/i.test(S),N=!O.indexOf("<table")&&!R?L.firstChild&&L.firstChild.childNodes:Q[1]=="<table>"&&!R?L.childNodes:[];for(var M=N.length-1;M>=0;--M){if(o.nodeName(N[M],"tbody")&&!N[M].childNodes.length){N[M].parentNode.removeChild(N[M])}}}if(!o.support.leadingWhitespace&&\/^\\s\/.test(S)){L.insertBefore(K.createTextNode(S.match(\/^\\s*\/)[0]),L.firstChild)}S=o.makeArray(L.childNodes)}if(S.nodeType){G.push(S)}else{G=o.merge(G,S)}});if(I){for(var J=0;G[J];J++){if(o.nodeName(G[J],"script")&&(!G[J].type||G[J].type.toLowerCase()==="text\/javascript")){E.push(G[J].parentNode?G[J].parentNode.removeChild(G[J]):G[J])}else{if(G[J].nodeType===1){G.splice.apply(G,[J+1,0].concat(o.makeArray(G[J].getElementsByTagName("script"))))}I.appendChild(G[J])}}return E}return G},attr:function(J,G,K){if(!J||J.nodeType==3||J.nodeType==8){return g}var H=!o.isXMLDoc(J),L=K!==g;G=H&&o.props[G]||G;if(J.tagName){var F=\/href|src|style\/.test(G);if(G=="selected"&&J.parentNode){J.parentNode.selectedIndex}if(G in J&&H&&!F){if(L){if(G=="type"&&o.nodeName(J,"input")&&J.parentNode){throw"type property can't be changed"}J[G]=K}if(o.nodeName(J,"form")&&J.getAttributeNode(G)){return J.getAttributeNode(G).nodeValue}if(G=="tabIndex"){var I=J.getAttributeNode("tabIndex");return I&&I.specified?I.value:J.nodeName.match(\/(button|input|object|select|textarea)\/i)?0:J.nodeName.match(\/^(a|area)$\/i)&&J.href?0:g}return J[G]}if(!o.support.style&&H&&G=="style"){return o.attr(J.style,"cssText",K)}if(L){J.setAttribute(G,""+K)}var E=!o.support.hrefNormalized&&H&&F?J.getAttribute(G,2):J.getAttribute(G);return E===null?g:E}if(!o.support.opacity&&G=="opacity"){if(L){J.zoom=1;J.filter=(J.filter||"").replace(\/alpha\\([^)]*\\)\/,"")+(parseInt(K)+""=="NaN"?"":"alpha(opacity="+K*100+")")}return J.filter&&J.filter.indexOf("opacity=")>=0?(parseFloat(J.filter.match(\/opacity=([^)]*)\/)[1])\/100)+"":""}G=G.replace(\/-([a-z])\/ig,function(M,N){return N.toUpperCase()});if(L){J[G]=K}return J[G]},trim:function(E){return(E||"").replace(\/^\\s+|\\s+$\/g,"")},makeArray:function(G){var E=[];if(G!=null){var F=G.length;if(F==null||typeof G==="string"||o.isFunction(G)||G.setInterval){E[0]=G}else{while(F){E[--F]=G[F]}}}return E},inArray:function(G,H){for(var E=0,F=H.length;E<F;E++){if(H[E]===G){return E}}return -1},merge:function(H,E){var F=0,G,I=H.length;if(!o.support.getAll){while((G=E[F++])!=null){if(G.nodeType!=8){H[I++]=G}}}else{while((G=E[F++])!=null){H[I++]=G}}return H},unique:function(K){var F=[],E={};try{for(var G=0,H=K.length;G<H;G++){var J=o.data(K[G]);if(!E[J]){E[J]=true;F.push(K[G])}}}catch(I){F=K}return F},grep:function(F,J,E){var G=[];for(var H=0,I=F.length;H<I;H++){if(!E!=!J(F[H],H)){G.push(F[H])}}return G},map:function(E,J){var F=[];for(var G=0,H=E.length;G<H;G++){var I=J(E[G],G);if(I!=null){F[F.length]=I}}return F.concat.apply([],F)}});var C=navigator.userAgent.toLowerCase();o.browser={version:(C.match(\/.+(?:rv|it|ra|ie)[\\\/: ]([\\d.]+)\/)||[0,"0"])[1],safari:\/webkit\/.test(C),opera:\/opera\/.test(C),msie:\/msie\/.test(C)&&!\/opera\/.test(C),mozilla:\/mozilla\/.test(C)&&!\/(compatible|webkit)\/.test(C)};o.each({parent:function(E){return E.parentNode},parents:function(E){return o.dir(E,"parentNode")},next:function(E){return o.nth(E,2,"nextSibling")},prev:function(E){return o.nth(E,2,"previousSibling")},nextAll:function(E){return o.dir(E,"nextSibling")},prevAll:function(E){return o.dir(E,"previousSibling")},siblings:function(E){return o.sibling(E.parentNode.firstChild,E)},children:function(E){return o.sibling(E.firstChild)},contents:function(E){return o.nodeName(E,"iframe")?E.contentDocument||E.contentWindow.document:o.makeArray(E.childNodes)}},function(E,F){o.fn[E]=function(G){var H=o.map(this,F);if(G&&typeof G=="string"){H=o.multiFilter(G,H)}return this.pushStack(o.unique(H),E,G)}});o.each({appendTo:"append",prependTo:"prepend",insertBefore:"before",insertAfter:"after",replaceAll:"replaceWith"},function(E,F){o.fn[E]=function(G){var J=[],L=o(G);for(var K=0,H=L.length;K<H;K++){$/;"	v
C	../CMSIS/Documentation/DSP/html/jquery.js	/^(function(){var l=this,g,y=l.jQuery,p=l.$,o=l.jQuery=l.$=function(E,F){return new o.fn.init(E,F)},D=\/^[^<]*(<(.|\\s)+>)[^>]*$|^#([\\w-]+)$\/,f=\/^.[^:#\\[\\.,]*$\/;o.fn=o.prototype={init:function(E,H){E=E||document;if(E.nodeType){this[0]=E;this.length=1;this.context=E;return this}if(typeof E==="string"){var G=D.exec(E);if(G&&(G[1]||!H)){if(G[1]){E=o.clean([G[1]],H)}else{var I=document.getElementById(G[3]);if(I&&I.id!=G[3]){return o().find(E)}var F=o(I||[]);F.context=document;F.selector=E;return F}}else{return o(H).find(E)}}else{if(o.isFunction(E)){return o(document).ready(E)}}if(E.selector&&E.context){this.selector=E.selector;this.context=E.context}return this.setArray(o.isArray(E)?E:o.makeArray(E))},selector:"",jquery:"1.3.2",size:function(){return this.length},get:function(E){return E===g?Array.prototype.slice.call(this):this[E]},pushStack:function(F,H,E){var G=o(F);G.prevObject=this;G.context=this.context;if(H==="find"){G.selector=this.selector+(this.selector?" ":"")+E}else{if(H){G.selector=this.selector+"."+H+"("+E+")"}}return G},setArray:function(E){this.length=0;Array.prototype.push.apply(this,E);return this},each:function(F,E){return o.each(this,F,E)},index:function(E){return o.inArray(E&&E.jquery?E[0]:E,this)},attr:function(F,H,G){var E=F;if(typeof F==="string"){if(H===g){return this[0]&&o[G||"attr"](this[0],F)}else{E={};E[F]=H}}return this.each(function(I){for(F in E){o.attr(G?this.style:this,F,o.prop(this,E[F],G,I,F))}})},css:function(E,F){if((E=="width"||E=="height")&&parseFloat(F)<0){F=g}return this.attr(E,F,"curCSS")},text:function(F){if(typeof F!=="object"&&F!=null){return this.empty().append((this[0]&&this[0].ownerDocument||document).createTextNode(F))}var E="";o.each(F||this,function(){o.each(this.childNodes,function(){if(this.nodeType!=8){E+=this.nodeType!=1?this.nodeValue:o.fn.text([this])}})});return E},wrapAll:function(E){if(this[0]){var F=o(E,this[0].ownerDocument).clone();if(this[0].parentNode){F.insertBefore(this[0])}F.map(function(){var G=this;while(G.firstChild){G=G.firstChild}return G}).append(this)}return this},wrapInner:function(E){return this.each(function(){o(this).contents().wrapAll(E)})},wrap:function(E){return this.each(function(){o(this).wrapAll(E)})},append:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.appendChild(E)}})},prepend:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.insertBefore(E,this.firstChild)}})},before:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this)})},after:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this.nextSibling)})},end:function(){return this.prevObject||o([])},push:[].push,sort:[].sort,splice:[].splice,find:function(E){if(this.length===1){var F=this.pushStack([],"find",E);F.length=0;o.find(E,this[0],F);return F}else{return this.pushStack(o.unique(o.map(this,function(G){return o.find(E,G)})),"find",E)}},clone:function(G){var E=this.map(function(){if(!o.support.noCloneEvent&&!o.isXMLDoc(this)){var I=this.outerHTML;if(!I){var J=this.ownerDocument.createElement("div");J.appendChild(this.cloneNode(true));I=J.innerHTML}return o.clean([I.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,"").replace(\/^\\s*\/,"")])[0]}else{return this.cloneNode(true)}});if(G===true){var H=this.find("*").andSelf(),F=0;E.find("*").andSelf().each(function(){if(this.nodeName!==H[F].nodeName){return}var I=o.data(H[F],"events");for(var K in I){for(var J in I[K]){o.event.add(this,K,I[K][J],I[K][J].data)}}F++})}return E},filter:function(E){return this.pushStack(o.isFunction(E)&&o.grep(this,function(G,F){return E.call(G,F)})||o.multiFilter(E,o.grep(this,function(F){return F.nodeType===1})),"filter",E)},closest:function(E){var G=o.expr.match.POS.test(E)?o(E):null,F=0;return this.map(function(){var H=this;while(H&&H.ownerDocument){if(G?G.index(H)>-1:o(H).is(E)){o.data(H,"closest",F);return H}H=H.parentNode;F++}})},not:function(E){if(typeof E==="string"){if(f.test(E)){return this.pushStack(o.multiFilter(E,this,true),"not",E)}else{E=o.multiFilter(E,this)}}var F=E.length&&E[E.length-1]!==g&&!E.nodeType;return this.filter(function(){return F?o.inArray(this,E)<0:this!=E})},add:function(E){return this.pushStack(o.unique(o.merge(this.get(),typeof E==="string"?o(E):o.makeArray(E))))},is:function(E){return !!E&&o.multiFilter(E,this).length>0},hasClass:function(E){return !!E&&this.is("."+E)},val:function(K){if(K===g){var E=this[0];if(E){if(o.nodeName(E,"option")){return(E.attributes.value||{}).specified?E.value:E.text}if(o.nodeName(E,"select")){var I=E.selectedIndex,L=[],M=E.options,H=E.type=="select-one";if(I<0){return null}for(var F=H?I:0,J=H?I+1:M.length;F<J;F++){var G=M[F];if(G.selected){K=o(G).val();if(H){return K}L.push(K)}}return L}return(E.value||"").replace(\/\\r\/g,"")}return g}if(typeof K==="number"){K+=""}return this.each(function(){if(this.nodeType!=1){return}if(o.isArray(K)&&\/radio|checkbox\/.test(this.type)){this.checked=(o.inArray(this.value,K)>=0||o.inArray(this.name,K)>=0)}else{if(o.nodeName(this,"select")){var N=o.makeArray(K);o("option",this).each(function(){this.selected=(o.inArray(this.value,N)>=0||o.inArray(this.text,N)>=0)});if(!N.length){this.selectedIndex=-1}}else{this.value=K}}})},html:function(E){return E===g?(this[0]?this[0].innerHTML.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,""):null):this.empty().append(E)},replaceWith:function(E){return this.after(E).remove()},eq:function(E){return this.slice(E,+E+1)},slice:function(){return this.pushStack(Array.prototype.slice.apply(this,arguments),"slice",Array.prototype.slice.call(arguments).join(","))},map:function(E){return this.pushStack(o.map(this,function(G,F){return E.call(G,F,G)}))},andSelf:function(){return this.add(this.prevObject)},domManip:function(J,M,L){if(this[0]){var I=(this[0].ownerDocument||this[0]).createDocumentFragment(),F=o.clean(J,(this[0].ownerDocument||this[0]),I),H=I.firstChild;if(H){for(var G=0,E=this.length;G<E;G++){L.call(K(this[G],H),this.length>1||G>0?I.cloneNode(true):I)}}if(F){o.each(F,z)}}return this;function K(N,O){return M&&o.nodeName(N,"table")&&o.nodeName(O,"tr")?(N.getElementsByTagName("tbody")[0]||N.appendChild(N.ownerDocument.createElement("tbody"))):N}}};o.fn.init.prototype=o.fn;function z(E,F){if(F.src){o.ajax({url:F.src,async:false,dataType:"script"})}else{o.globalEval(F.text||F.textContent||F.innerHTML||"")}if(F.parentNode){F.parentNode.removeChild(F)}}function e(){return +new Date}o.extend=o.fn.extend=function(){var J=arguments[0]||{},H=1,I=arguments.length,E=false,G;if(typeof J==="boolean"){E=J;J=arguments[1]||{};H=2}if(typeof J!=="object"&&!o.isFunction(J)){J={}}if(I==H){J=this;--H}for(;H<I;H++){if((G=arguments[H])!=null){for(var F in G){var K=J[F],L=G[F];if(J===L){continue}if(E&&L&&typeof L==="object"&&!L.nodeType){J[F]=o.extend(E,K||(L.length!=null?[]:{}),L)}else{if(L!==g){J[F]=L}}}}}return J};var b=\/z-?index|font-?weight|opacity|zoom|line-?height\/i,q=document.defaultView||{},s=Object.prototype.toString;o.extend({noConflict:function(E){l.$=p;if(E){l.jQuery=y}return o},isFunction:function(E){return s.call(E)==="[object Function]"},isArray:function(E){return s.call(E)==="[object Array]"},isXMLDoc:function(E){return E.nodeType===9&&E.documentElement.nodeName!=="HTML"||!!E.ownerDocument&&o.isXMLDoc(E.ownerDocument)},globalEval:function(G){if(G&&\/\\S\/.test(G)){var F=document.getElementsByTagName("head")[0]||document.documentElement,E=document.createElement("script");E.type="text\/javascript";if(o.support.scriptEval){E.appendChild(document.createTextNode(G))}else{E.text=G}F.insertBefore(E,F.firstChild);F.removeChild(E)}},nodeName:function(F,E){return F.nodeName&&F.nodeName.toUpperCase()==E.toUpperCase()},each:function(G,K,F){var E,H=0,I=G.length;if(F){if(I===g){for(E in G){if(K.apply(G[E],F)===false){break}}}else{for(;H<I;){if(K.apply(G[H++],F)===false){break}}}}else{if(I===g){for(E in G){if(K.call(G[E],E,G[E])===false){break}}}else{for(var J=G[0];H<I&&K.call(J,H,J)!==false;J=G[++H]){}}}return G},prop:function(H,I,G,F,E){if(o.isFunction(I)){I=I.call(H,F)}return typeof I==="number"&&G=="curCSS"&&!b.test(E)?I+"px":I},className:{add:function(E,F){o.each((F||"").split(\/\\s+\/),function(G,H){if(E.nodeType==1&&!o.className.has(E.className,H)){E.className+=(E.className?" ":"")+H}})},remove:function(E,F){if(E.nodeType==1){E.className=F!==g?o.grep(E.className.split(\/\\s+\/),function(G){return !o.className.has(F,G)}).join(" "):""}},has:function(F,E){return F&&o.inArray(E,(F.className||F).toString().split(\/\\s+\/))>-1}},swap:function(H,G,I){var E={};for(var F in G){E[F]=H.style[F];H.style[F]=G[F]}I.call(H);for(var F in G){H.style[F]=E[F]}},css:function(H,F,J,E){if(F=="width"||F=="height"){var L,G={position:"absolute",visibility:"hidden",display:"block"},K=F=="width"?["Left","Right"]:["Top","Bottom"];function I(){L=F=="width"?H.offsetWidth:H.offsetHeight;if(E==="border"){return}o.each(K,function(){if(!E){L-=parseFloat(o.curCSS(H,"padding"+this,true))||0}if(E==="margin"){L+=parseFloat(o.curCSS(H,"margin"+this,true))||0}else{L-=parseFloat(o.curCSS(H,"border"+this+"Width",true))||0}})}if(H.offsetWidth!==0){I()}else{o.swap(H,G,I)}return Math.max(0,Math.round(L))}return o.curCSS(H,F,J)},curCSS:function(I,F,G){var L,E=I.style;if(F=="opacity"&&!o.support.opacity){L=o.attr(E,"opacity");return L==""?"1":L}if(F.match(\/float\/i)){F=w}if(!G&&E&&E[F]){L=E[F]}else{if(q.getComputedStyle){if(F.match(\/float\/i)){F="float"}F=F.replace(\/([A-Z])\/g,"-$1").toLowerCase();var M=q.getComputedStyle(I,null);if(M){L=M.getPropertyValue(F)}if(F=="opacity"&&L==""){L="1"}}else{if(I.currentStyle){var J=F.replace(\/\\-(\\w)\/g,function(N,O){return O.toUpperCase()});L=I.currentStyle[F]||I.currentStyle[J];if(!\/^\\d+(px)?$\/i.test(L)&&\/^\\d\/.test(L)){var H=E.left,K=I.runtimeStyle.left;I.runtimeStyle.left=I.currentStyle.left;E.left=L||0;L=E.pixelLeft+"px";E.left=H;I.runtimeStyle.left=K}}}}return L},clean:function(F,K,I){K=K||document;if(typeof K.createElement==="undefined"){K=K.ownerDocument||K[0]&&K[0].ownerDocument||document}if(!I&&F.length===1&&typeof F[0]==="string"){var H=\/^<(\\w+)\\s*\\\/?>$\/.exec(F[0]);if(H){return[K.createElement(H[1])]}}var G=[],E=[],L=K.createElement("div");o.each(F,function(P,S){if(typeof S==="number"){S+=""}if(!S){return}if(typeof S==="string"){S=S.replace(\/(<(\\w+)[^>]*?)\\\/>\/g,function(U,V,T){return T.match(\/^(abbr|br|col|img|input|link|meta|param|hr|area|embed)$\/i)?U:V+"><\/"+T+">"});var O=S.replace(\/^\\s+\/,"").substring(0,10).toLowerCase();var Q=!O.indexOf("<opt")&&[1,"<select multiple='multiple'>","<\/select>"]||!O.indexOf("<leg")&&[1,"<fieldset>","<\/fieldset>"]||O.match(\/^<(thead|tbody|tfoot|colg|cap)\/)&&[1,"<table>","<\/table>"]||!O.indexOf("<tr")&&[2,"<table><tbody>","<\/tbody><\/table>"]||(!O.indexOf("<td")||!O.indexOf("<th"))&&[3,"<table><tbody><tr>","<\/tr><\/tbody><\/table>"]||!O.indexOf("<col")&&[2,"<table><tbody><\/tbody><colgroup>","<\/colgroup><\/table>"]||!o.support.htmlSerialize&&[1,"div<div>","<\/div>"]||[0,"",""];L.innerHTML=Q[1]+S+Q[2];while(Q[0]--){L=L.lastChild}if(!o.support.tbody){var R=\/<tbody\/i.test(S),N=!O.indexOf("<table")&&!R?L.firstChild&&L.firstChild.childNodes:Q[1]=="<table>"&&!R?L.childNodes:[];for(var M=N.length-1;M>=0;--M){if(o.nodeName(N[M],"tbody")&&!N[M].childNodes.length){N[M].parentNode.removeChild(N[M])}}}if(!o.support.leadingWhitespace&&\/^\\s\/.test(S)){L.insertBefore(K.createTextNode(S.match(\/^\\s*\/)[0]),L.firstChild)}S=o.makeArray(L.childNodes)}if(S.nodeType){G.push(S)}else{G=o.merge(G,S)}});if(I){for(var J=0;G[J];J++){if(o.nodeName(G[J],"script")&&(!G[J].type||G[J].type.toLowerCase()==="text\/javascript")){E.push(G[J].parentNode?G[J].parentNode.removeChild(G[J]):G[J])}else{if(G[J].nodeType===1){G.splice.apply(G,[J+1,0].concat(o.makeArray(G[J].getElementsByTagName("script"))))}I.appendChild(G[J])}}return E}return G},attr:function(J,G,K){if(!J||J.nodeType==3||J.nodeType==8){return g}var H=!o.isXMLDoc(J),L=K!==g;G=H&&o.props[G]||G;if(J.tagName){var F=\/href|src|style\/.test(G);if(G=="selected"&&J.parentNode){J.parentNode.selectedIndex}if(G in J&&H&&!F){if(L){if(G=="type"&&o.nodeName(J,"input")&&J.parentNode){throw"type property can't be changed"}J[G]=K}if(o.nodeName(J,"form")&&J.getAttributeNode(G)){return J.getAttributeNode(G).nodeValue}if(G=="tabIndex"){var I=J.getAttributeNode("tabIndex");return I&&I.specified?I.value:J.nodeName.match(\/(button|input|object|select|textarea)\/i)?0:J.nodeName.match(\/^(a|area)$\/i)&&J.href?0:g}return J[G]}if(!o.support.style&&H&&G=="style"){return o.attr(J.style,"cssText",K)}if(L){J.setAttribute(G,""+K)}var E=!o.support.hrefNormalized&&H&&F?J.getAttribute(G,2):J.getAttribute(G);return E===null?g:E}if(!o.support.opacity&&G=="opacity"){if(L){J.zoom=1;J.filter=(J.filter||"").replace(\/alpha\\([^)]*\\)\/,"")+(parseInt(K)+""=="NaN"?"":"alpha(opacity="+K*100+")")}return J.filter&&J.filter.indexOf("opacity=")>=0?(parseFloat(J.filter.match(\/opacity=([^)]*)\/)[1])\/100)+"":""}G=G.replace(\/-([a-z])\/ig,function(M,N){return N.toUpperCase()});if(L){J[G]=K}return J[G]},trim:function(E){return(E||"").replace(\/^\\s+|\\s+$\/g,"")},makeArray:function(G){var E=[];if(G!=null){var F=G.length;if(F==null||typeof G==="string"||o.isFunction(G)||G.setInterval){E[0]=G}else{while(F){E[--F]=G[F]}}}return E},inArray:function(G,H){for(var E=0,F=H.length;E<F;E++){if(H[E]===G){return E}}return -1},merge:function(H,E){var F=0,G,I=H.length;if(!o.support.getAll){while((G=E[F++])!=null){if(G.nodeType!=8){H[I++]=G}}}else{while((G=E[F++])!=null){H[I++]=G}}return H},unique:function(K){var F=[],E={};try{for(var G=0,H=K.length;G<H;G++){var J=o.data(K[G]);if(!E[J]){E[J]=true;F.push(K[G])}}}catch(I){F=K}return F},grep:function(F,J,E){var G=[];for(var H=0,I=F.length;H<I;H++){if(!E!=!J(F[H],H)){G.push(F[H])}}return G},map:function(E,J){var F=[];for(var G=0,H=E.length;G<H;G++){var I=J(E[G],G);if(I!=null){F[F.length]=I}}return F.concat.apply([],F)}});var C=navigator.userAgent.toLowerCase();o.browser={version:(C.match(\/.+(?:rv|it|ra|ie)[\\\/: ]([\\d.]+)\/)||[0,"0"])[1],safari:\/webkit\/.test(C),opera:\/opera\/.test(C),msie:\/msie\/.test(C)&&!\/opera\/.test(C),mozilla:\/mozilla\/.test(C)&&!\/(compatible|webkit)\/.test(C)};o.each({parent:function(E){return E.parentNode},parents:function(E){return o.dir(E,"parentNode")},next:function(E){return o.nth(E,2,"nextSibling")},prev:function(E){return o.nth(E,2,"previousSibling")},nextAll:function(E){return o.dir(E,"nextSibling")},prevAll:function(E){return o.dir(E,"previousSibling")},siblings:function(E){return o.sibling(E.parentNode.firstChild,E)},children:function(E){return o.sibling(E.firstChild)},contents:function(E){return o.nodeName(E,"iframe")?E.contentDocument||E.contentWindow.document:o.makeArray(E.childNodes)}},function(E,F){o.fn[E]=function(G){var H=o.map(this,F);if(G&&typeof G=="string"){H=o.multiFilter(G,H)}return this.pushStack(o.unique(H),E,G)}});o.each({appendTo:"append",prependTo:"prepend",insertBefore:"before",insertAfter:"after",replaceAll:"replaceWith"},function(E,F){o.fn[E]=function(G){var J=[],L=o(G);for(var K=0,H=L.length;K<H;K++){$/;"	v
C	../CMSIS/Documentation/General/html/jquery.js	/^(function(){var l=this,g,y=l.jQuery,p=l.$,o=l.jQuery=l.$=function(E,F){return new o.fn.init(E,F)},D=\/^[^<]*(<(.|\\s)+>)[^>]*$|^#([\\w-]+)$\/,f=\/^.[^:#\\[\\.,]*$\/;o.fn=o.prototype={init:function(E,H){E=E||document;if(E.nodeType){this[0]=E;this.length=1;this.context=E;return this}if(typeof E==="string"){var G=D.exec(E);if(G&&(G[1]||!H)){if(G[1]){E=o.clean([G[1]],H)}else{var I=document.getElementById(G[3]);if(I&&I.id!=G[3]){return o().find(E)}var F=o(I||[]);F.context=document;F.selector=E;return F}}else{return o(H).find(E)}}else{if(o.isFunction(E)){return o(document).ready(E)}}if(E.selector&&E.context){this.selector=E.selector;this.context=E.context}return this.setArray(o.isArray(E)?E:o.makeArray(E))},selector:"",jquery:"1.3.2",size:function(){return this.length},get:function(E){return E===g?Array.prototype.slice.call(this):this[E]},pushStack:function(F,H,E){var G=o(F);G.prevObject=this;G.context=this.context;if(H==="find"){G.selector=this.selector+(this.selector?" ":"")+E}else{if(H){G.selector=this.selector+"."+H+"("+E+")"}}return G},setArray:function(E){this.length=0;Array.prototype.push.apply(this,E);return this},each:function(F,E){return o.each(this,F,E)},index:function(E){return o.inArray(E&&E.jquery?E[0]:E,this)},attr:function(F,H,G){var E=F;if(typeof F==="string"){if(H===g){return this[0]&&o[G||"attr"](this[0],F)}else{E={};E[F]=H}}return this.each(function(I){for(F in E){o.attr(G?this.style:this,F,o.prop(this,E[F],G,I,F))}})},css:function(E,F){if((E=="width"||E=="height")&&parseFloat(F)<0){F=g}return this.attr(E,F,"curCSS")},text:function(F){if(typeof F!=="object"&&F!=null){return this.empty().append((this[0]&&this[0].ownerDocument||document).createTextNode(F))}var E="";o.each(F||this,function(){o.each(this.childNodes,function(){if(this.nodeType!=8){E+=this.nodeType!=1?this.nodeValue:o.fn.text([this])}})});return E},wrapAll:function(E){if(this[0]){var F=o(E,this[0].ownerDocument).clone();if(this[0].parentNode){F.insertBefore(this[0])}F.map(function(){var G=this;while(G.firstChild){G=G.firstChild}return G}).append(this)}return this},wrapInner:function(E){return this.each(function(){o(this).contents().wrapAll(E)})},wrap:function(E){return this.each(function(){o(this).wrapAll(E)})},append:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.appendChild(E)}})},prepend:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.insertBefore(E,this.firstChild)}})},before:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this)})},after:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this.nextSibling)})},end:function(){return this.prevObject||o([])},push:[].push,sort:[].sort,splice:[].splice,find:function(E){if(this.length===1){var F=this.pushStack([],"find",E);F.length=0;o.find(E,this[0],F);return F}else{return this.pushStack(o.unique(o.map(this,function(G){return o.find(E,G)})),"find",E)}},clone:function(G){var E=this.map(function(){if(!o.support.noCloneEvent&&!o.isXMLDoc(this)){var I=this.outerHTML;if(!I){var J=this.ownerDocument.createElement("div");J.appendChild(this.cloneNode(true));I=J.innerHTML}return o.clean([I.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,"").replace(\/^\\s*\/,"")])[0]}else{return this.cloneNode(true)}});if(G===true){var H=this.find("*").andSelf(),F=0;E.find("*").andSelf().each(function(){if(this.nodeName!==H[F].nodeName){return}var I=o.data(H[F],"events");for(var K in I){for(var J in I[K]){o.event.add(this,K,I[K][J],I[K][J].data)}}F++})}return E},filter:function(E){return this.pushStack(o.isFunction(E)&&o.grep(this,function(G,F){return E.call(G,F)})||o.multiFilter(E,o.grep(this,function(F){return F.nodeType===1})),"filter",E)},closest:function(E){var G=o.expr.match.POS.test(E)?o(E):null,F=0;return this.map(function(){var H=this;while(H&&H.ownerDocument){if(G?G.index(H)>-1:o(H).is(E)){o.data(H,"closest",F);return H}H=H.parentNode;F++}})},not:function(E){if(typeof E==="string"){if(f.test(E)){return this.pushStack(o.multiFilter(E,this,true),"not",E)}else{E=o.multiFilter(E,this)}}var F=E.length&&E[E.length-1]!==g&&!E.nodeType;return this.filter(function(){return F?o.inArray(this,E)<0:this!=E})},add:function(E){return this.pushStack(o.unique(o.merge(this.get(),typeof E==="string"?o(E):o.makeArray(E))))},is:function(E){return !!E&&o.multiFilter(E,this).length>0},hasClass:function(E){return !!E&&this.is("."+E)},val:function(K){if(K===g){var E=this[0];if(E){if(o.nodeName(E,"option")){return(E.attributes.value||{}).specified?E.value:E.text}if(o.nodeName(E,"select")){var I=E.selectedIndex,L=[],M=E.options,H=E.type=="select-one";if(I<0){return null}for(var F=H?I:0,J=H?I+1:M.length;F<J;F++){var G=M[F];if(G.selected){K=o(G).val();if(H){return K}L.push(K)}}return L}return(E.value||"").replace(\/\\r\/g,"")}return g}if(typeof K==="number"){K+=""}return this.each(function(){if(this.nodeType!=1){return}if(o.isArray(K)&&\/radio|checkbox\/.test(this.type)){this.checked=(o.inArray(this.value,K)>=0||o.inArray(this.name,K)>=0)}else{if(o.nodeName(this,"select")){var N=o.makeArray(K);o("option",this).each(function(){this.selected=(o.inArray(this.value,N)>=0||o.inArray(this.text,N)>=0)});if(!N.length){this.selectedIndex=-1}}else{this.value=K}}})},html:function(E){return E===g?(this[0]?this[0].innerHTML.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,""):null):this.empty().append(E)},replaceWith:function(E){return this.after(E).remove()},eq:function(E){return this.slice(E,+E+1)},slice:function(){return this.pushStack(Array.prototype.slice.apply(this,arguments),"slice",Array.prototype.slice.call(arguments).join(","))},map:function(E){return this.pushStack(o.map(this,function(G,F){return E.call(G,F,G)}))},andSelf:function(){return this.add(this.prevObject)},domManip:function(J,M,L){if(this[0]){var I=(this[0].ownerDocument||this[0]).createDocumentFragment(),F=o.clean(J,(this[0].ownerDocument||this[0]),I),H=I.firstChild;if(H){for(var G=0,E=this.length;G<E;G++){L.call(K(this[G],H),this.length>1||G>0?I.cloneNode(true):I)}}if(F){o.each(F,z)}}return this;function K(N,O){return M&&o.nodeName(N,"table")&&o.nodeName(O,"tr")?(N.getElementsByTagName("tbody")[0]||N.appendChild(N.ownerDocument.createElement("tbody"))):N}}};o.fn.init.prototype=o.fn;function z(E,F){if(F.src){o.ajax({url:F.src,async:false,dataType:"script"})}else{o.globalEval(F.text||F.textContent||F.innerHTML||"")}if(F.parentNode){F.parentNode.removeChild(F)}}function e(){return +new Date}o.extend=o.fn.extend=function(){var J=arguments[0]||{},H=1,I=arguments.length,E=false,G;if(typeof J==="boolean"){E=J;J=arguments[1]||{};H=2}if(typeof J!=="object"&&!o.isFunction(J)){J={}}if(I==H){J=this;--H}for(;H<I;H++){if((G=arguments[H])!=null){for(var F in G){var K=J[F],L=G[F];if(J===L){continue}if(E&&L&&typeof L==="object"&&!L.nodeType){J[F]=o.extend(E,K||(L.length!=null?[]:{}),L)}else{if(L!==g){J[F]=L}}}}}return J};var b=\/z-?index|font-?weight|opacity|zoom|line-?height\/i,q=document.defaultView||{},s=Object.prototype.toString;o.extend({noConflict:function(E){l.$=p;if(E){l.jQuery=y}return o},isFunction:function(E){return s.call(E)==="[object Function]"},isArray:function(E){return s.call(E)==="[object Array]"},isXMLDoc:function(E){return E.nodeType===9&&E.documentElement.nodeName!=="HTML"||!!E.ownerDocument&&o.isXMLDoc(E.ownerDocument)},globalEval:function(G){if(G&&\/\\S\/.test(G)){var F=document.getElementsByTagName("head")[0]||document.documentElement,E=document.createElement("script");E.type="text\/javascript";if(o.support.scriptEval){E.appendChild(document.createTextNode(G))}else{E.text=G}F.insertBefore(E,F.firstChild);F.removeChild(E)}},nodeName:function(F,E){return F.nodeName&&F.nodeName.toUpperCase()==E.toUpperCase()},each:function(G,K,F){var E,H=0,I=G.length;if(F){if(I===g){for(E in G){if(K.apply(G[E],F)===false){break}}}else{for(;H<I;){if(K.apply(G[H++],F)===false){break}}}}else{if(I===g){for(E in G){if(K.call(G[E],E,G[E])===false){break}}}else{for(var J=G[0];H<I&&K.call(J,H,J)!==false;J=G[++H]){}}}return G},prop:function(H,I,G,F,E){if(o.isFunction(I)){I=I.call(H,F)}return typeof I==="number"&&G=="curCSS"&&!b.test(E)?I+"px":I},className:{add:function(E,F){o.each((F||"").split(\/\\s+\/),function(G,H){if(E.nodeType==1&&!o.className.has(E.className,H)){E.className+=(E.className?" ":"")+H}})},remove:function(E,F){if(E.nodeType==1){E.className=F!==g?o.grep(E.className.split(\/\\s+\/),function(G){return !o.className.has(F,G)}).join(" "):""}},has:function(F,E){return F&&o.inArray(E,(F.className||F).toString().split(\/\\s+\/))>-1}},swap:function(H,G,I){var E={};for(var F in G){E[F]=H.style[F];H.style[F]=G[F]}I.call(H);for(var F in G){H.style[F]=E[F]}},css:function(H,F,J,E){if(F=="width"||F=="height"){var L,G={position:"absolute",visibility:"hidden",display:"block"},K=F=="width"?["Left","Right"]:["Top","Bottom"];function I(){L=F=="width"?H.offsetWidth:H.offsetHeight;if(E==="border"){return}o.each(K,function(){if(!E){L-=parseFloat(o.curCSS(H,"padding"+this,true))||0}if(E==="margin"){L+=parseFloat(o.curCSS(H,"margin"+this,true))||0}else{L-=parseFloat(o.curCSS(H,"border"+this+"Width",true))||0}})}if(H.offsetWidth!==0){I()}else{o.swap(H,G,I)}return Math.max(0,Math.round(L))}return o.curCSS(H,F,J)},curCSS:function(I,F,G){var L,E=I.style;if(F=="opacity"&&!o.support.opacity){L=o.attr(E,"opacity");return L==""?"1":L}if(F.match(\/float\/i)){F=w}if(!G&&E&&E[F]){L=E[F]}else{if(q.getComputedStyle){if(F.match(\/float\/i)){F="float"}F=F.replace(\/([A-Z])\/g,"-$1").toLowerCase();var M=q.getComputedStyle(I,null);if(M){L=M.getPropertyValue(F)}if(F=="opacity"&&L==""){L="1"}}else{if(I.currentStyle){var J=F.replace(\/\\-(\\w)\/g,function(N,O){return O.toUpperCase()});L=I.currentStyle[F]||I.currentStyle[J];if(!\/^\\d+(px)?$\/i.test(L)&&\/^\\d\/.test(L)){var H=E.left,K=I.runtimeStyle.left;I.runtimeStyle.left=I.currentStyle.left;E.left=L||0;L=E.pixelLeft+"px";E.left=H;I.runtimeStyle.left=K}}}}return L},clean:function(F,K,I){K=K||document;if(typeof K.createElement==="undefined"){K=K.ownerDocument||K[0]&&K[0].ownerDocument||document}if(!I&&F.length===1&&typeof F[0]==="string"){var H=\/^<(\\w+)\\s*\\\/?>$\/.exec(F[0]);if(H){return[K.createElement(H[1])]}}var G=[],E=[],L=K.createElement("div");o.each(F,function(P,S){if(typeof S==="number"){S+=""}if(!S){return}if(typeof S==="string"){S=S.replace(\/(<(\\w+)[^>]*?)\\\/>\/g,function(U,V,T){return T.match(\/^(abbr|br|col|img|input|link|meta|param|hr|area|embed)$\/i)?U:V+"><\/"+T+">"});var O=S.replace(\/^\\s+\/,"").substring(0,10).toLowerCase();var Q=!O.indexOf("<opt")&&[1,"<select multiple='multiple'>","<\/select>"]||!O.indexOf("<leg")&&[1,"<fieldset>","<\/fieldset>"]||O.match(\/^<(thead|tbody|tfoot|colg|cap)\/)&&[1,"<table>","<\/table>"]||!O.indexOf("<tr")&&[2,"<table><tbody>","<\/tbody><\/table>"]||(!O.indexOf("<td")||!O.indexOf("<th"))&&[3,"<table><tbody><tr>","<\/tr><\/tbody><\/table>"]||!O.indexOf("<col")&&[2,"<table><tbody><\/tbody><colgroup>","<\/colgroup><\/table>"]||!o.support.htmlSerialize&&[1,"div<div>","<\/div>"]||[0,"",""];L.innerHTML=Q[1]+S+Q[2];while(Q[0]--){L=L.lastChild}if(!o.support.tbody){var R=\/<tbody\/i.test(S),N=!O.indexOf("<table")&&!R?L.firstChild&&L.firstChild.childNodes:Q[1]=="<table>"&&!R?L.childNodes:[];for(var M=N.length-1;M>=0;--M){if(o.nodeName(N[M],"tbody")&&!N[M].childNodes.length){N[M].parentNode.removeChild(N[M])}}}if(!o.support.leadingWhitespace&&\/^\\s\/.test(S)){L.insertBefore(K.createTextNode(S.match(\/^\\s*\/)[0]),L.firstChild)}S=o.makeArray(L.childNodes)}if(S.nodeType){G.push(S)}else{G=o.merge(G,S)}});if(I){for(var J=0;G[J];J++){if(o.nodeName(G[J],"script")&&(!G[J].type||G[J].type.toLowerCase()==="text\/javascript")){E.push(G[J].parentNode?G[J].parentNode.removeChild(G[J]):G[J])}else{if(G[J].nodeType===1){G.splice.apply(G,[J+1,0].concat(o.makeArray(G[J].getElementsByTagName("script"))))}I.appendChild(G[J])}}return E}return G},attr:function(J,G,K){if(!J||J.nodeType==3||J.nodeType==8){return g}var H=!o.isXMLDoc(J),L=K!==g;G=H&&o.props[G]||G;if(J.tagName){var F=\/href|src|style\/.test(G);if(G=="selected"&&J.parentNode){J.parentNode.selectedIndex}if(G in J&&H&&!F){if(L){if(G=="type"&&o.nodeName(J,"input")&&J.parentNode){throw"type property can't be changed"}J[G]=K}if(o.nodeName(J,"form")&&J.getAttributeNode(G)){return J.getAttributeNode(G).nodeValue}if(G=="tabIndex"){var I=J.getAttributeNode("tabIndex");return I&&I.specified?I.value:J.nodeName.match(\/(button|input|object|select|textarea)\/i)?0:J.nodeName.match(\/^(a|area)$\/i)&&J.href?0:g}return J[G]}if(!o.support.style&&H&&G=="style"){return o.attr(J.style,"cssText",K)}if(L){J.setAttribute(G,""+K)}var E=!o.support.hrefNormalized&&H&&F?J.getAttribute(G,2):J.getAttribute(G);return E===null?g:E}if(!o.support.opacity&&G=="opacity"){if(L){J.zoom=1;J.filter=(J.filter||"").replace(\/alpha\\([^)]*\\)\/,"")+(parseInt(K)+""=="NaN"?"":"alpha(opacity="+K*100+")")}return J.filter&&J.filter.indexOf("opacity=")>=0?(parseFloat(J.filter.match(\/opacity=([^)]*)\/)[1])\/100)+"":""}G=G.replace(\/-([a-z])\/ig,function(M,N){return N.toUpperCase()});if(L){J[G]=K}return J[G]},trim:function(E){return(E||"").replace(\/^\\s+|\\s+$\/g,"")},makeArray:function(G){var E=[];if(G!=null){var F=G.length;if(F==null||typeof G==="string"||o.isFunction(G)||G.setInterval){E[0]=G}else{while(F){E[--F]=G[F]}}}return E},inArray:function(G,H){for(var E=0,F=H.length;E<F;E++){if(H[E]===G){return E}}return -1},merge:function(H,E){var F=0,G,I=H.length;if(!o.support.getAll){while((G=E[F++])!=null){if(G.nodeType!=8){H[I++]=G}}}else{while((G=E[F++])!=null){H[I++]=G}}return H},unique:function(K){var F=[],E={};try{for(var G=0,H=K.length;G<H;G++){var J=o.data(K[G]);if(!E[J]){E[J]=true;F.push(K[G])}}}catch(I){F=K}return F},grep:function(F,J,E){var G=[];for(var H=0,I=F.length;H<I;H++){if(!E!=!J(F[H],H)){G.push(F[H])}}return G},map:function(E,J){var F=[];for(var G=0,H=E.length;G<H;G++){var I=J(E[G],G);if(I!=null){F[F.length]=I}}return F.concat.apply([],F)}});var C=navigator.userAgent.toLowerCase();o.browser={version:(C.match(\/.+(?:rv|it|ra|ie)[\\\/: ]([\\d.]+)\/)||[0,"0"])[1],safari:\/webkit\/.test(C),opera:\/opera\/.test(C),msie:\/msie\/.test(C)&&!\/opera\/.test(C),mozilla:\/mozilla\/.test(C)&&!\/(compatible|webkit)\/.test(C)};o.each({parent:function(E){return E.parentNode},parents:function(E){return o.dir(E,"parentNode")},next:function(E){return o.nth(E,2,"nextSibling")},prev:function(E){return o.nth(E,2,"previousSibling")},nextAll:function(E){return o.dir(E,"nextSibling")},prevAll:function(E){return o.dir(E,"previousSibling")},siblings:function(E){return o.sibling(E.parentNode.firstChild,E)},children:function(E){return o.sibling(E.firstChild)},contents:function(E){return o.nodeName(E,"iframe")?E.contentDocument||E.contentWindow.document:o.makeArray(E.childNodes)}},function(E,F){o.fn[E]=function(G){var H=o.map(this,F);if(G&&typeof G=="string"){H=o.multiFilter(G,H)}return this.pushStack(o.unique(H),E,G)}});o.each({appendTo:"append",prependTo:"prepend",insertBefore:"before",insertAfter:"after",replaceAll:"replaceWith"},function(E,F){o.fn[E]=function(G){var J=[],L=o(G);for(var K=0,H=L.length;K<H;K++){$/;"	v
C	../CMSIS/Documentation/RTOS/html/jquery.js	/^(function(){var l=this,g,y=l.jQuery,p=l.$,o=l.jQuery=l.$=function(E,F){return new o.fn.init(E,F)},D=\/^[^<]*(<(.|\\s)+>)[^>]*$|^#([\\w-]+)$\/,f=\/^.[^:#\\[\\.,]*$\/;o.fn=o.prototype={init:function(E,H){E=E||document;if(E.nodeType){this[0]=E;this.length=1;this.context=E;return this}if(typeof E==="string"){var G=D.exec(E);if(G&&(G[1]||!H)){if(G[1]){E=o.clean([G[1]],H)}else{var I=document.getElementById(G[3]);if(I&&I.id!=G[3]){return o().find(E)}var F=o(I||[]);F.context=document;F.selector=E;return F}}else{return o(H).find(E)}}else{if(o.isFunction(E)){return o(document).ready(E)}}if(E.selector&&E.context){this.selector=E.selector;this.context=E.context}return this.setArray(o.isArray(E)?E:o.makeArray(E))},selector:"",jquery:"1.3.2",size:function(){return this.length},get:function(E){return E===g?Array.prototype.slice.call(this):this[E]},pushStack:function(F,H,E){var G=o(F);G.prevObject=this;G.context=this.context;if(H==="find"){G.selector=this.selector+(this.selector?" ":"")+E}else{if(H){G.selector=this.selector+"."+H+"("+E+")"}}return G},setArray:function(E){this.length=0;Array.prototype.push.apply(this,E);return this},each:function(F,E){return o.each(this,F,E)},index:function(E){return o.inArray(E&&E.jquery?E[0]:E,this)},attr:function(F,H,G){var E=F;if(typeof F==="string"){if(H===g){return this[0]&&o[G||"attr"](this[0],F)}else{E={};E[F]=H}}return this.each(function(I){for(F in E){o.attr(G?this.style:this,F,o.prop(this,E[F],G,I,F))}})},css:function(E,F){if((E=="width"||E=="height")&&parseFloat(F)<0){F=g}return this.attr(E,F,"curCSS")},text:function(F){if(typeof F!=="object"&&F!=null){return this.empty().append((this[0]&&this[0].ownerDocument||document).createTextNode(F))}var E="";o.each(F||this,function(){o.each(this.childNodes,function(){if(this.nodeType!=8){E+=this.nodeType!=1?this.nodeValue:o.fn.text([this])}})});return E},wrapAll:function(E){if(this[0]){var F=o(E,this[0].ownerDocument).clone();if(this[0].parentNode){F.insertBefore(this[0])}F.map(function(){var G=this;while(G.firstChild){G=G.firstChild}return G}).append(this)}return this},wrapInner:function(E){return this.each(function(){o(this).contents().wrapAll(E)})},wrap:function(E){return this.each(function(){o(this).wrapAll(E)})},append:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.appendChild(E)}})},prepend:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.insertBefore(E,this.firstChild)}})},before:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this)})},after:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this.nextSibling)})},end:function(){return this.prevObject||o([])},push:[].push,sort:[].sort,splice:[].splice,find:function(E){if(this.length===1){var F=this.pushStack([],"find",E);F.length=0;o.find(E,this[0],F);return F}else{return this.pushStack(o.unique(o.map(this,function(G){return o.find(E,G)})),"find",E)}},clone:function(G){var E=this.map(function(){if(!o.support.noCloneEvent&&!o.isXMLDoc(this)){var I=this.outerHTML;if(!I){var J=this.ownerDocument.createElement("div");J.appendChild(this.cloneNode(true));I=J.innerHTML}return o.clean([I.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,"").replace(\/^\\s*\/,"")])[0]}else{return this.cloneNode(true)}});if(G===true){var H=this.find("*").andSelf(),F=0;E.find("*").andSelf().each(function(){if(this.nodeName!==H[F].nodeName){return}var I=o.data(H[F],"events");for(var K in I){for(var J in I[K]){o.event.add(this,K,I[K][J],I[K][J].data)}}F++})}return E},filter:function(E){return this.pushStack(o.isFunction(E)&&o.grep(this,function(G,F){return E.call(G,F)})||o.multiFilter(E,o.grep(this,function(F){return F.nodeType===1})),"filter",E)},closest:function(E){var G=o.expr.match.POS.test(E)?o(E):null,F=0;return this.map(function(){var H=this;while(H&&H.ownerDocument){if(G?G.index(H)>-1:o(H).is(E)){o.data(H,"closest",F);return H}H=H.parentNode;F++}})},not:function(E){if(typeof E==="string"){if(f.test(E)){return this.pushStack(o.multiFilter(E,this,true),"not",E)}else{E=o.multiFilter(E,this)}}var F=E.length&&E[E.length-1]!==g&&!E.nodeType;return this.filter(function(){return F?o.inArray(this,E)<0:this!=E})},add:function(E){return this.pushStack(o.unique(o.merge(this.get(),typeof E==="string"?o(E):o.makeArray(E))))},is:function(E){return !!E&&o.multiFilter(E,this).length>0},hasClass:function(E){return !!E&&this.is("."+E)},val:function(K){if(K===g){var E=this[0];if(E){if(o.nodeName(E,"option")){return(E.attributes.value||{}).specified?E.value:E.text}if(o.nodeName(E,"select")){var I=E.selectedIndex,L=[],M=E.options,H=E.type=="select-one";if(I<0){return null}for(var F=H?I:0,J=H?I+1:M.length;F<J;F++){var G=M[F];if(G.selected){K=o(G).val();if(H){return K}L.push(K)}}return L}return(E.value||"").replace(\/\\r\/g,"")}return g}if(typeof K==="number"){K+=""}return this.each(function(){if(this.nodeType!=1){return}if(o.isArray(K)&&\/radio|checkbox\/.test(this.type)){this.checked=(o.inArray(this.value,K)>=0||o.inArray(this.name,K)>=0)}else{if(o.nodeName(this,"select")){var N=o.makeArray(K);o("option",this).each(function(){this.selected=(o.inArray(this.value,N)>=0||o.inArray(this.text,N)>=0)});if(!N.length){this.selectedIndex=-1}}else{this.value=K}}})},html:function(E){return E===g?(this[0]?this[0].innerHTML.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,""):null):this.empty().append(E)},replaceWith:function(E){return this.after(E).remove()},eq:function(E){return this.slice(E,+E+1)},slice:function(){return this.pushStack(Array.prototype.slice.apply(this,arguments),"slice",Array.prototype.slice.call(arguments).join(","))},map:function(E){return this.pushStack(o.map(this,function(G,F){return E.call(G,F,G)}))},andSelf:function(){return this.add(this.prevObject)},domManip:function(J,M,L){if(this[0]){var I=(this[0].ownerDocument||this[0]).createDocumentFragment(),F=o.clean(J,(this[0].ownerDocument||this[0]),I),H=I.firstChild;if(H){for(var G=0,E=this.length;G<E;G++){L.call(K(this[G],H),this.length>1||G>0?I.cloneNode(true):I)}}if(F){o.each(F,z)}}return this;function K(N,O){return M&&o.nodeName(N,"table")&&o.nodeName(O,"tr")?(N.getElementsByTagName("tbody")[0]||N.appendChild(N.ownerDocument.createElement("tbody"))):N}}};o.fn.init.prototype=o.fn;function z(E,F){if(F.src){o.ajax({url:F.src,async:false,dataType:"script"})}else{o.globalEval(F.text||F.textContent||F.innerHTML||"")}if(F.parentNode){F.parentNode.removeChild(F)}}function e(){return +new Date}o.extend=o.fn.extend=function(){var J=arguments[0]||{},H=1,I=arguments.length,E=false,G;if(typeof J==="boolean"){E=J;J=arguments[1]||{};H=2}if(typeof J!=="object"&&!o.isFunction(J)){J={}}if(I==H){J=this;--H}for(;H<I;H++){if((G=arguments[H])!=null){for(var F in G){var K=J[F],L=G[F];if(J===L){continue}if(E&&L&&typeof L==="object"&&!L.nodeType){J[F]=o.extend(E,K||(L.length!=null?[]:{}),L)}else{if(L!==g){J[F]=L}}}}}return J};var b=\/z-?index|font-?weight|opacity|zoom|line-?height\/i,q=document.defaultView||{},s=Object.prototype.toString;o.extend({noConflict:function(E){l.$=p;if(E){l.jQuery=y}return o},isFunction:function(E){return s.call(E)==="[object Function]"},isArray:function(E){return s.call(E)==="[object Array]"},isXMLDoc:function(E){return E.nodeType===9&&E.documentElement.nodeName!=="HTML"||!!E.ownerDocument&&o.isXMLDoc(E.ownerDocument)},globalEval:function(G){if(G&&\/\\S\/.test(G)){var F=document.getElementsByTagName("head")[0]||document.documentElement,E=document.createElement("script");E.type="text\/javascript";if(o.support.scriptEval){E.appendChild(document.createTextNode(G))}else{E.text=G}F.insertBefore(E,F.firstChild);F.removeChild(E)}},nodeName:function(F,E){return F.nodeName&&F.nodeName.toUpperCase()==E.toUpperCase()},each:function(G,K,F){var E,H=0,I=G.length;if(F){if(I===g){for(E in G){if(K.apply(G[E],F)===false){break}}}else{for(;H<I;){if(K.apply(G[H++],F)===false){break}}}}else{if(I===g){for(E in G){if(K.call(G[E],E,G[E])===false){break}}}else{for(var J=G[0];H<I&&K.call(J,H,J)!==false;J=G[++H]){}}}return G},prop:function(H,I,G,F,E){if(o.isFunction(I)){I=I.call(H,F)}return typeof I==="number"&&G=="curCSS"&&!b.test(E)?I+"px":I},className:{add:function(E,F){o.each((F||"").split(\/\\s+\/),function(G,H){if(E.nodeType==1&&!o.className.has(E.className,H)){E.className+=(E.className?" ":"")+H}})},remove:function(E,F){if(E.nodeType==1){E.className=F!==g?o.grep(E.className.split(\/\\s+\/),function(G){return !o.className.has(F,G)}).join(" "):""}},has:function(F,E){return F&&o.inArray(E,(F.className||F).toString().split(\/\\s+\/))>-1}},swap:function(H,G,I){var E={};for(var F in G){E[F]=H.style[F];H.style[F]=G[F]}I.call(H);for(var F in G){H.style[F]=E[F]}},css:function(H,F,J,E){if(F=="width"||F=="height"){var L,G={position:"absolute",visibility:"hidden",display:"block"},K=F=="width"?["Left","Right"]:["Top","Bottom"];function I(){L=F=="width"?H.offsetWidth:H.offsetHeight;if(E==="border"){return}o.each(K,function(){if(!E){L-=parseFloat(o.curCSS(H,"padding"+this,true))||0}if(E==="margin"){L+=parseFloat(o.curCSS(H,"margin"+this,true))||0}else{L-=parseFloat(o.curCSS(H,"border"+this+"Width",true))||0}})}if(H.offsetWidth!==0){I()}else{o.swap(H,G,I)}return Math.max(0,Math.round(L))}return o.curCSS(H,F,J)},curCSS:function(I,F,G){var L,E=I.style;if(F=="opacity"&&!o.support.opacity){L=o.attr(E,"opacity");return L==""?"1":L}if(F.match(\/float\/i)){F=w}if(!G&&E&&E[F]){L=E[F]}else{if(q.getComputedStyle){if(F.match(\/float\/i)){F="float"}F=F.replace(\/([A-Z])\/g,"-$1").toLowerCase();var M=q.getComputedStyle(I,null);if(M){L=M.getPropertyValue(F)}if(F=="opacity"&&L==""){L="1"}}else{if(I.currentStyle){var J=F.replace(\/\\-(\\w)\/g,function(N,O){return O.toUpperCase()});L=I.currentStyle[F]||I.currentStyle[J];if(!\/^\\d+(px)?$\/i.test(L)&&\/^\\d\/.test(L)){var H=E.left,K=I.runtimeStyle.left;I.runtimeStyle.left=I.currentStyle.left;E.left=L||0;L=E.pixelLeft+"px";E.left=H;I.runtimeStyle.left=K}}}}return L},clean:function(F,K,I){K=K||document;if(typeof K.createElement==="undefined"){K=K.ownerDocument||K[0]&&K[0].ownerDocument||document}if(!I&&F.length===1&&typeof F[0]==="string"){var H=\/^<(\\w+)\\s*\\\/?>$\/.exec(F[0]);if(H){return[K.createElement(H[1])]}}var G=[],E=[],L=K.createElement("div");o.each(F,function(P,S){if(typeof S==="number"){S+=""}if(!S){return}if(typeof S==="string"){S=S.replace(\/(<(\\w+)[^>]*?)\\\/>\/g,function(U,V,T){return T.match(\/^(abbr|br|col|img|input|link|meta|param|hr|area|embed)$\/i)?U:V+"><\/"+T+">"});var O=S.replace(\/^\\s+\/,"").substring(0,10).toLowerCase();var Q=!O.indexOf("<opt")&&[1,"<select multiple='multiple'>","<\/select>"]||!O.indexOf("<leg")&&[1,"<fieldset>","<\/fieldset>"]||O.match(\/^<(thead|tbody|tfoot|colg|cap)\/)&&[1,"<table>","<\/table>"]||!O.indexOf("<tr")&&[2,"<table><tbody>","<\/tbody><\/table>"]||(!O.indexOf("<td")||!O.indexOf("<th"))&&[3,"<table><tbody><tr>","<\/tr><\/tbody><\/table>"]||!O.indexOf("<col")&&[2,"<table><tbody><\/tbody><colgroup>","<\/colgroup><\/table>"]||!o.support.htmlSerialize&&[1,"div<div>","<\/div>"]||[0,"",""];L.innerHTML=Q[1]+S+Q[2];while(Q[0]--){L=L.lastChild}if(!o.support.tbody){var R=\/<tbody\/i.test(S),N=!O.indexOf("<table")&&!R?L.firstChild&&L.firstChild.childNodes:Q[1]=="<table>"&&!R?L.childNodes:[];for(var M=N.length-1;M>=0;--M){if(o.nodeName(N[M],"tbody")&&!N[M].childNodes.length){N[M].parentNode.removeChild(N[M])}}}if(!o.support.leadingWhitespace&&\/^\\s\/.test(S)){L.insertBefore(K.createTextNode(S.match(\/^\\s*\/)[0]),L.firstChild)}S=o.makeArray(L.childNodes)}if(S.nodeType){G.push(S)}else{G=o.merge(G,S)}});if(I){for(var J=0;G[J];J++){if(o.nodeName(G[J],"script")&&(!G[J].type||G[J].type.toLowerCase()==="text\/javascript")){E.push(G[J].parentNode?G[J].parentNode.removeChild(G[J]):G[J])}else{if(G[J].nodeType===1){G.splice.apply(G,[J+1,0].concat(o.makeArray(G[J].getElementsByTagName("script"))))}I.appendChild(G[J])}}return E}return G},attr:function(J,G,K){if(!J||J.nodeType==3||J.nodeType==8){return g}var H=!o.isXMLDoc(J),L=K!==g;G=H&&o.props[G]||G;if(J.tagName){var F=\/href|src|style\/.test(G);if(G=="selected"&&J.parentNode){J.parentNode.selectedIndex}if(G in J&&H&&!F){if(L){if(G=="type"&&o.nodeName(J,"input")&&J.parentNode){throw"type property can't be changed"}J[G]=K}if(o.nodeName(J,"form")&&J.getAttributeNode(G)){return J.getAttributeNode(G).nodeValue}if(G=="tabIndex"){var I=J.getAttributeNode("tabIndex");return I&&I.specified?I.value:J.nodeName.match(\/(button|input|object|select|textarea)\/i)?0:J.nodeName.match(\/^(a|area)$\/i)&&J.href?0:g}return J[G]}if(!o.support.style&&H&&G=="style"){return o.attr(J.style,"cssText",K)}if(L){J.setAttribute(G,""+K)}var E=!o.support.hrefNormalized&&H&&F?J.getAttribute(G,2):J.getAttribute(G);return E===null?g:E}if(!o.support.opacity&&G=="opacity"){if(L){J.zoom=1;J.filter=(J.filter||"").replace(\/alpha\\([^)]*\\)\/,"")+(parseInt(K)+""=="NaN"?"":"alpha(opacity="+K*100+")")}return J.filter&&J.filter.indexOf("opacity=")>=0?(parseFloat(J.filter.match(\/opacity=([^)]*)\/)[1])\/100)+"":""}G=G.replace(\/-([a-z])\/ig,function(M,N){return N.toUpperCase()});if(L){J[G]=K}return J[G]},trim:function(E){return(E||"").replace(\/^\\s+|\\s+$\/g,"")},makeArray:function(G){var E=[];if(G!=null){var F=G.length;if(F==null||typeof G==="string"||o.isFunction(G)||G.setInterval){E[0]=G}else{while(F){E[--F]=G[F]}}}return E},inArray:function(G,H){for(var E=0,F=H.length;E<F;E++){if(H[E]===G){return E}}return -1},merge:function(H,E){var F=0,G,I=H.length;if(!o.support.getAll){while((G=E[F++])!=null){if(G.nodeType!=8){H[I++]=G}}}else{while((G=E[F++])!=null){H[I++]=G}}return H},unique:function(K){var F=[],E={};try{for(var G=0,H=K.length;G<H;G++){var J=o.data(K[G]);if(!E[J]){E[J]=true;F.push(K[G])}}}catch(I){F=K}return F},grep:function(F,J,E){var G=[];for(var H=0,I=F.length;H<I;H++){if(!E!=!J(F[H],H)){G.push(F[H])}}return G},map:function(E,J){var F=[];for(var G=0,H=E.length;G<H;G++){var I=J(E[G],G);if(I!=null){F[F.length]=I}}return F.concat.apply([],F)}});var C=navigator.userAgent.toLowerCase();o.browser={version:(C.match(\/.+(?:rv|it|ra|ie)[\\\/: ]([\\d.]+)\/)||[0,"0"])[1],safari:\/webkit\/.test(C),opera:\/opera\/.test(C),msie:\/msie\/.test(C)&&!\/opera\/.test(C),mozilla:\/mozilla\/.test(C)&&!\/(compatible|webkit)\/.test(C)};o.each({parent:function(E){return E.parentNode},parents:function(E){return o.dir(E,"parentNode")},next:function(E){return o.nth(E,2,"nextSibling")},prev:function(E){return o.nth(E,2,"previousSibling")},nextAll:function(E){return o.dir(E,"nextSibling")},prevAll:function(E){return o.dir(E,"previousSibling")},siblings:function(E){return o.sibling(E.parentNode.firstChild,E)},children:function(E){return o.sibling(E.firstChild)},contents:function(E){return o.nodeName(E,"iframe")?E.contentDocument||E.contentWindow.document:o.makeArray(E.childNodes)}},function(E,F){o.fn[E]=function(G){var H=o.map(this,F);if(G&&typeof G=="string"){H=o.multiFilter(G,H)}return this.pushStack(o.unique(H),E,G)}});o.each({appendTo:"append",prependTo:"prepend",insertBefore:"before",insertAfter:"after",replaceAll:"replaceWith"},function(E,F){o.fn[E]=function(G){var J=[],L=o(G);for(var K=0,H=L.length;K<H;K++){$/;"	v
C	../CMSIS/Documentation/SVD/html/jquery.js	/^(function(){var l=this,g,y=l.jQuery,p=l.$,o=l.jQuery=l.$=function(E,F){return new o.fn.init(E,F)},D=\/^[^<]*(<(.|\\s)+>)[^>]*$|^#([\\w-]+)$\/,f=\/^.[^:#\\[\\.,]*$\/;o.fn=o.prototype={init:function(E,H){E=E||document;if(E.nodeType){this[0]=E;this.length=1;this.context=E;return this}if(typeof E==="string"){var G=D.exec(E);if(G&&(G[1]||!H)){if(G[1]){E=o.clean([G[1]],H)}else{var I=document.getElementById(G[3]);if(I&&I.id!=G[3]){return o().find(E)}var F=o(I||[]);F.context=document;F.selector=E;return F}}else{return o(H).find(E)}}else{if(o.isFunction(E)){return o(document).ready(E)}}if(E.selector&&E.context){this.selector=E.selector;this.context=E.context}return this.setArray(o.isArray(E)?E:o.makeArray(E))},selector:"",jquery:"1.3.2",size:function(){return this.length},get:function(E){return E===g?Array.prototype.slice.call(this):this[E]},pushStack:function(F,H,E){var G=o(F);G.prevObject=this;G.context=this.context;if(H==="find"){G.selector=this.selector+(this.selector?" ":"")+E}else{if(H){G.selector=this.selector+"."+H+"("+E+")"}}return G},setArray:function(E){this.length=0;Array.prototype.push.apply(this,E);return this},each:function(F,E){return o.each(this,F,E)},index:function(E){return o.inArray(E&&E.jquery?E[0]:E,this)},attr:function(F,H,G){var E=F;if(typeof F==="string"){if(H===g){return this[0]&&o[G||"attr"](this[0],F)}else{E={};E[F]=H}}return this.each(function(I){for(F in E){o.attr(G?this.style:this,F,o.prop(this,E[F],G,I,F))}})},css:function(E,F){if((E=="width"||E=="height")&&parseFloat(F)<0){F=g}return this.attr(E,F,"curCSS")},text:function(F){if(typeof F!=="object"&&F!=null){return this.empty().append((this[0]&&this[0].ownerDocument||document).createTextNode(F))}var E="";o.each(F||this,function(){o.each(this.childNodes,function(){if(this.nodeType!=8){E+=this.nodeType!=1?this.nodeValue:o.fn.text([this])}})});return E},wrapAll:function(E){if(this[0]){var F=o(E,this[0].ownerDocument).clone();if(this[0].parentNode){F.insertBefore(this[0])}F.map(function(){var G=this;while(G.firstChild){G=G.firstChild}return G}).append(this)}return this},wrapInner:function(E){return this.each(function(){o(this).contents().wrapAll(E)})},wrap:function(E){return this.each(function(){o(this).wrapAll(E)})},append:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.appendChild(E)}})},prepend:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.insertBefore(E,this.firstChild)}})},before:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this)})},after:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this.nextSibling)})},end:function(){return this.prevObject||o([])},push:[].push,sort:[].sort,splice:[].splice,find:function(E){if(this.length===1){var F=this.pushStack([],"find",E);F.length=0;o.find(E,this[0],F);return F}else{return this.pushStack(o.unique(o.map(this,function(G){return o.find(E,G)})),"find",E)}},clone:function(G){var E=this.map(function(){if(!o.support.noCloneEvent&&!o.isXMLDoc(this)){var I=this.outerHTML;if(!I){var J=this.ownerDocument.createElement("div");J.appendChild(this.cloneNode(true));I=J.innerHTML}return o.clean([I.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,"").replace(\/^\\s*\/,"")])[0]}else{return this.cloneNode(true)}});if(G===true){var H=this.find("*").andSelf(),F=0;E.find("*").andSelf().each(function(){if(this.nodeName!==H[F].nodeName){return}var I=o.data(H[F],"events");for(var K in I){for(var J in I[K]){o.event.add(this,K,I[K][J],I[K][J].data)}}F++})}return E},filter:function(E){return this.pushStack(o.isFunction(E)&&o.grep(this,function(G,F){return E.call(G,F)})||o.multiFilter(E,o.grep(this,function(F){return F.nodeType===1})),"filter",E)},closest:function(E){var G=o.expr.match.POS.test(E)?o(E):null,F=0;return this.map(function(){var H=this;while(H&&H.ownerDocument){if(G?G.index(H)>-1:o(H).is(E)){o.data(H,"closest",F);return H}H=H.parentNode;F++}})},not:function(E){if(typeof E==="string"){if(f.test(E)){return this.pushStack(o.multiFilter(E,this,true),"not",E)}else{E=o.multiFilter(E,this)}}var F=E.length&&E[E.length-1]!==g&&!E.nodeType;return this.filter(function(){return F?o.inArray(this,E)<0:this!=E})},add:function(E){return this.pushStack(o.unique(o.merge(this.get(),typeof E==="string"?o(E):o.makeArray(E))))},is:function(E){return !!E&&o.multiFilter(E,this).length>0},hasClass:function(E){return !!E&&this.is("."+E)},val:function(K){if(K===g){var E=this[0];if(E){if(o.nodeName(E,"option")){return(E.attributes.value||{}).specified?E.value:E.text}if(o.nodeName(E,"select")){var I=E.selectedIndex,L=[],M=E.options,H=E.type=="select-one";if(I<0){return null}for(var F=H?I:0,J=H?I+1:M.length;F<J;F++){var G=M[F];if(G.selected){K=o(G).val();if(H){return K}L.push(K)}}return L}return(E.value||"").replace(\/\\r\/g,"")}return g}if(typeof K==="number"){K+=""}return this.each(function(){if(this.nodeType!=1){return}if(o.isArray(K)&&\/radio|checkbox\/.test(this.type)){this.checked=(o.inArray(this.value,K)>=0||o.inArray(this.name,K)>=0)}else{if(o.nodeName(this,"select")){var N=o.makeArray(K);o("option",this).each(function(){this.selected=(o.inArray(this.value,N)>=0||o.inArray(this.text,N)>=0)});if(!N.length){this.selectedIndex=-1}}else{this.value=K}}})},html:function(E){return E===g?(this[0]?this[0].innerHTML.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,""):null):this.empty().append(E)},replaceWith:function(E){return this.after(E).remove()},eq:function(E){return this.slice(E,+E+1)},slice:function(){return this.pushStack(Array.prototype.slice.apply(this,arguments),"slice",Array.prototype.slice.call(arguments).join(","))},map:function(E){return this.pushStack(o.map(this,function(G,F){return E.call(G,F,G)}))},andSelf:function(){return this.add(this.prevObject)},domManip:function(J,M,L){if(this[0]){var I=(this[0].ownerDocument||this[0]).createDocumentFragment(),F=o.clean(J,(this[0].ownerDocument||this[0]),I),H=I.firstChild;if(H){for(var G=0,E=this.length;G<E;G++){L.call(K(this[G],H),this.length>1||G>0?I.cloneNode(true):I)}}if(F){o.each(F,z)}}return this;function K(N,O){return M&&o.nodeName(N,"table")&&o.nodeName(O,"tr")?(N.getElementsByTagName("tbody")[0]||N.appendChild(N.ownerDocument.createElement("tbody"))):N}}};o.fn.init.prototype=o.fn;function z(E,F){if(F.src){o.ajax({url:F.src,async:false,dataType:"script"})}else{o.globalEval(F.text||F.textContent||F.innerHTML||"")}if(F.parentNode){F.parentNode.removeChild(F)}}function e(){return +new Date}o.extend=o.fn.extend=function(){var J=arguments[0]||{},H=1,I=arguments.length,E=false,G;if(typeof J==="boolean"){E=J;J=arguments[1]||{};H=2}if(typeof J!=="object"&&!o.isFunction(J)){J={}}if(I==H){J=this;--H}for(;H<I;H++){if((G=arguments[H])!=null){for(var F in G){var K=J[F],L=G[F];if(J===L){continue}if(E&&L&&typeof L==="object"&&!L.nodeType){J[F]=o.extend(E,K||(L.length!=null?[]:{}),L)}else{if(L!==g){J[F]=L}}}}}return J};var b=\/z-?index|font-?weight|opacity|zoom|line-?height\/i,q=document.defaultView||{},s=Object.prototype.toString;o.extend({noConflict:function(E){l.$=p;if(E){l.jQuery=y}return o},isFunction:function(E){return s.call(E)==="[object Function]"},isArray:function(E){return s.call(E)==="[object Array]"},isXMLDoc:function(E){return E.nodeType===9&&E.documentElement.nodeName!=="HTML"||!!E.ownerDocument&&o.isXMLDoc(E.ownerDocument)},globalEval:function(G){if(G&&\/\\S\/.test(G)){var F=document.getElementsByTagName("head")[0]||document.documentElement,E=document.createElement("script");E.type="text\/javascript";if(o.support.scriptEval){E.appendChild(document.createTextNode(G))}else{E.text=G}F.insertBefore(E,F.firstChild);F.removeChild(E)}},nodeName:function(F,E){return F.nodeName&&F.nodeName.toUpperCase()==E.toUpperCase()},each:function(G,K,F){var E,H=0,I=G.length;if(F){if(I===g){for(E in G){if(K.apply(G[E],F)===false){break}}}else{for(;H<I;){if(K.apply(G[H++],F)===false){break}}}}else{if(I===g){for(E in G){if(K.call(G[E],E,G[E])===false){break}}}else{for(var J=G[0];H<I&&K.call(J,H,J)!==false;J=G[++H]){}}}return G},prop:function(H,I,G,F,E){if(o.isFunction(I)){I=I.call(H,F)}return typeof I==="number"&&G=="curCSS"&&!b.test(E)?I+"px":I},className:{add:function(E,F){o.each((F||"").split(\/\\s+\/),function(G,H){if(E.nodeType==1&&!o.className.has(E.className,H)){E.className+=(E.className?" ":"")+H}})},remove:function(E,F){if(E.nodeType==1){E.className=F!==g?o.grep(E.className.split(\/\\s+\/),function(G){return !o.className.has(F,G)}).join(" "):""}},has:function(F,E){return F&&o.inArray(E,(F.className||F).toString().split(\/\\s+\/))>-1}},swap:function(H,G,I){var E={};for(var F in G){E[F]=H.style[F];H.style[F]=G[F]}I.call(H);for(var F in G){H.style[F]=E[F]}},css:function(H,F,J,E){if(F=="width"||F=="height"){var L,G={position:"absolute",visibility:"hidden",display:"block"},K=F=="width"?["Left","Right"]:["Top","Bottom"];function I(){L=F=="width"?H.offsetWidth:H.offsetHeight;if(E==="border"){return}o.each(K,function(){if(!E){L-=parseFloat(o.curCSS(H,"padding"+this,true))||0}if(E==="margin"){L+=parseFloat(o.curCSS(H,"margin"+this,true))||0}else{L-=parseFloat(o.curCSS(H,"border"+this+"Width",true))||0}})}if(H.offsetWidth!==0){I()}else{o.swap(H,G,I)}return Math.max(0,Math.round(L))}return o.curCSS(H,F,J)},curCSS:function(I,F,G){var L,E=I.style;if(F=="opacity"&&!o.support.opacity){L=o.attr(E,"opacity");return L==""?"1":L}if(F.match(\/float\/i)){F=w}if(!G&&E&&E[F]){L=E[F]}else{if(q.getComputedStyle){if(F.match(\/float\/i)){F="float"}F=F.replace(\/([A-Z])\/g,"-$1").toLowerCase();var M=q.getComputedStyle(I,null);if(M){L=M.getPropertyValue(F)}if(F=="opacity"&&L==""){L="1"}}else{if(I.currentStyle){var J=F.replace(\/\\-(\\w)\/g,function(N,O){return O.toUpperCase()});L=I.currentStyle[F]||I.currentStyle[J];if(!\/^\\d+(px)?$\/i.test(L)&&\/^\\d\/.test(L)){var H=E.left,K=I.runtimeStyle.left;I.runtimeStyle.left=I.currentStyle.left;E.left=L||0;L=E.pixelLeft+"px";E.left=H;I.runtimeStyle.left=K}}}}return L},clean:function(F,K,I){K=K||document;if(typeof K.createElement==="undefined"){K=K.ownerDocument||K[0]&&K[0].ownerDocument||document}if(!I&&F.length===1&&typeof F[0]==="string"){var H=\/^<(\\w+)\\s*\\\/?>$\/.exec(F[0]);if(H){return[K.createElement(H[1])]}}var G=[],E=[],L=K.createElement("div");o.each(F,function(P,S){if(typeof S==="number"){S+=""}if(!S){return}if(typeof S==="string"){S=S.replace(\/(<(\\w+)[^>]*?)\\\/>\/g,function(U,V,T){return T.match(\/^(abbr|br|col|img|input|link|meta|param|hr|area|embed)$\/i)?U:V+"><\/"+T+">"});var O=S.replace(\/^\\s+\/,"").substring(0,10).toLowerCase();var Q=!O.indexOf("<opt")&&[1,"<select multiple='multiple'>","<\/select>"]||!O.indexOf("<leg")&&[1,"<fieldset>","<\/fieldset>"]||O.match(\/^<(thead|tbody|tfoot|colg|cap)\/)&&[1,"<table>","<\/table>"]||!O.indexOf("<tr")&&[2,"<table><tbody>","<\/tbody><\/table>"]||(!O.indexOf("<td")||!O.indexOf("<th"))&&[3,"<table><tbody><tr>","<\/tr><\/tbody><\/table>"]||!O.indexOf("<col")&&[2,"<table><tbody><\/tbody><colgroup>","<\/colgroup><\/table>"]||!o.support.htmlSerialize&&[1,"div<div>","<\/div>"]||[0,"",""];L.innerHTML=Q[1]+S+Q[2];while(Q[0]--){L=L.lastChild}if(!o.support.tbody){var R=\/<tbody\/i.test(S),N=!O.indexOf("<table")&&!R?L.firstChild&&L.firstChild.childNodes:Q[1]=="<table>"&&!R?L.childNodes:[];for(var M=N.length-1;M>=0;--M){if(o.nodeName(N[M],"tbody")&&!N[M].childNodes.length){N[M].parentNode.removeChild(N[M])}}}if(!o.support.leadingWhitespace&&\/^\\s\/.test(S)){L.insertBefore(K.createTextNode(S.match(\/^\\s*\/)[0]),L.firstChild)}S=o.makeArray(L.childNodes)}if(S.nodeType){G.push(S)}else{G=o.merge(G,S)}});if(I){for(var J=0;G[J];J++){if(o.nodeName(G[J],"script")&&(!G[J].type||G[J].type.toLowerCase()==="text\/javascript")){E.push(G[J].parentNode?G[J].parentNode.removeChild(G[J]):G[J])}else{if(G[J].nodeType===1){G.splice.apply(G,[J+1,0].concat(o.makeArray(G[J].getElementsByTagName("script"))))}I.appendChild(G[J])}}return E}return G},attr:function(J,G,K){if(!J||J.nodeType==3||J.nodeType==8){return g}var H=!o.isXMLDoc(J),L=K!==g;G=H&&o.props[G]||G;if(J.tagName){var F=\/href|src|style\/.test(G);if(G=="selected"&&J.parentNode){J.parentNode.selectedIndex}if(G in J&&H&&!F){if(L){if(G=="type"&&o.nodeName(J,"input")&&J.parentNode){throw"type property can't be changed"}J[G]=K}if(o.nodeName(J,"form")&&J.getAttributeNode(G)){return J.getAttributeNode(G).nodeValue}if(G=="tabIndex"){var I=J.getAttributeNode("tabIndex");return I&&I.specified?I.value:J.nodeName.match(\/(button|input|object|select|textarea)\/i)?0:J.nodeName.match(\/^(a|area)$\/i)&&J.href?0:g}return J[G]}if(!o.support.style&&H&&G=="style"){return o.attr(J.style,"cssText",K)}if(L){J.setAttribute(G,""+K)}var E=!o.support.hrefNormalized&&H&&F?J.getAttribute(G,2):J.getAttribute(G);return E===null?g:E}if(!o.support.opacity&&G=="opacity"){if(L){J.zoom=1;J.filter=(J.filter||"").replace(\/alpha\\([^)]*\\)\/,"")+(parseInt(K)+""=="NaN"?"":"alpha(opacity="+K*100+")")}return J.filter&&J.filter.indexOf("opacity=")>=0?(parseFloat(J.filter.match(\/opacity=([^)]*)\/)[1])\/100)+"":""}G=G.replace(\/-([a-z])\/ig,function(M,N){return N.toUpperCase()});if(L){J[G]=K}return J[G]},trim:function(E){return(E||"").replace(\/^\\s+|\\s+$\/g,"")},makeArray:function(G){var E=[];if(G!=null){var F=G.length;if(F==null||typeof G==="string"||o.isFunction(G)||G.setInterval){E[0]=G}else{while(F){E[--F]=G[F]}}}return E},inArray:function(G,H){for(var E=0,F=H.length;E<F;E++){if(H[E]===G){return E}}return -1},merge:function(H,E){var F=0,G,I=H.length;if(!o.support.getAll){while((G=E[F++])!=null){if(G.nodeType!=8){H[I++]=G}}}else{while((G=E[F++])!=null){H[I++]=G}}return H},unique:function(K){var F=[],E={};try{for(var G=0,H=K.length;G<H;G++){var J=o.data(K[G]);if(!E[J]){E[J]=true;F.push(K[G])}}}catch(I){F=K}return F},grep:function(F,J,E){var G=[];for(var H=0,I=F.length;H<I;H++){if(!E!=!J(F[H],H)){G.push(F[H])}}return G},map:function(E,J){var F=[];for(var G=0,H=E.length;G<H;G++){var I=J(E[G],G);if(I!=null){F[F.length]=I}}return F.concat.apply([],F)}});var C=navigator.userAgent.toLowerCase();o.browser={version:(C.match(\/.+(?:rv|it|ra|ie)[\\\/: ]([\\d.]+)\/)||[0,"0"])[1],safari:\/webkit\/.test(C),opera:\/opera\/.test(C),msie:\/msie\/.test(C)&&!\/opera\/.test(C),mozilla:\/mozilla\/.test(C)&&!\/(compatible|webkit)\/.test(C)};o.each({parent:function(E){return E.parentNode},parents:function(E){return o.dir(E,"parentNode")},next:function(E){return o.nth(E,2,"nextSibling")},prev:function(E){return o.nth(E,2,"previousSibling")},nextAll:function(E){return o.dir(E,"nextSibling")},prevAll:function(E){return o.dir(E,"previousSibling")},siblings:function(E){return o.sibling(E.parentNode.firstChild,E)},children:function(E){return o.sibling(E.firstChild)},contents:function(E){return o.nodeName(E,"iframe")?E.contentDocument||E.contentWindow.document:o.makeArray(E.childNodes)}},function(E,F){o.fn[E]=function(G){var H=o.map(this,F);if(G&&typeof G=="string"){H=o.multiFilter(G,H)}return this.pushStack(o.unique(H),E,G)}});o.each({appendTo:"append",prependTo:"prepend",insertBefore:"before",insertAfter:"after",replaceAll:"replaceWith"},function(E,F){o.fn[E]=function(G){var J=[],L=o(G);for(var K=0,H=L.length;K<H;K++){$/;"	v
C	../CMSIS/Include/core_cm0.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon127::__anon128	access:public
C	../CMSIS/Include/core_cm0.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon131::__anon132	access:public
C	../CMSIS/Include/core_cm3.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon11::__anon12	access:public
C	../CMSIS/Include/core_cm3.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon7::__anon8	access:public
C	../CMSIS/Include/core_cm4.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon77::__anon78	access:public
C	../CMSIS/Include/core_cm4.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon81::__anon82	access:public
C	../CMSIS/Include/core_sc000.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon100::__anon101	access:public
C	../CMSIS/Include/core_sc000.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon96::__anon97	access:public
C	../CMSIS/Include/core_sc300.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon109::__anon110	access:public
C	../CMSIS/Include/core_sc300.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon113::__anon114	access:public
CALIB	../CMSIS/Include/core_cm0.h	/^  __I  uint32_t CALIB;                   \/*!< Offset: 0x00C (R\/ )  SysTick Calibration Register        *\/$/;"	m	struct:__anon137	access:public
CALIB	../CMSIS/Include/core_cm3.h	/^  __I  uint32_t CALIB;                   \/*!< Offset: 0x00C (R\/ )  SysTick Calibration Register        *\/$/;"	m	struct:__anon18	access:public
CALIB	../CMSIS/Include/core_cm4.h	/^  __I  uint32_t CALIB;                   \/*!< Offset: 0x00C (R\/ )  SysTick Calibration Register        *\/$/;"	m	struct:__anon88	access:public
CALIB	../CMSIS/Include/core_sc000.h	/^  __I  uint32_t CALIB;                   \/*!< Offset: 0x00C (R\/ )  SysTick Calibration Register        *\/$/;"	m	struct:__anon107	access:public
CALIB	../CMSIS/Include/core_sc300.h	/^  __I  uint32_t CALIB;                   \/*!< Offset: 0x00C (R\/ )  SysTick Calibration Register        *\/$/;"	m	struct:__anon120	access:public
CALR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CALR;       \/*!< RTC calibration register,                                 Address offset: 0x3C *\/$/;"	m	struct:__anon162	access:public
CAN1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	947;"	d
CAN1_BASE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	870;"	d
CAN1_RX0_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/arm/startup_stm32f37x.s	/^CAN1_RX0_IRQHandler                                                          $/;"	l
CAN1_RX0_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/iar/startup_stm32f37x.s	/^CAN1_RX0_IRQHandler  $/;"	l
CAN1_RX0_IRQn	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  CAN1_RX0_IRQn               = 20,     \/*!< CAN1 RX0 Interrupt                                                 *\/$/;"	e	enum:IRQn
CAN1_RX1_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/arm/startup_stm32f37x.s	/^CAN1_RX1_IRQHandler                                                           $/;"	l
CAN1_RX1_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/iar/startup_stm32f37x.s	/^CAN1_RX1_IRQHandler  $/;"	l
CAN1_RX1_IRQn	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  CAN1_RX1_IRQn               = 21,     \/*!< CAN1 RX1 Interrupt                                                 *\/$/;"	e	enum:IRQn
CAN1_SCE_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/arm/startup_stm32f37x.s	/^CAN1_SCE_IRQHandler                                                           $/;"	l
CAN1_SCE_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/iar/startup_stm32f37x.s	/^CAN1_SCE_IRQHandler  $/;"	l
CAN1_SCE_IRQn	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  CAN1_SCE_IRQn               = 22,     \/*!< CAN1 SCE Interrupt                                                 *\/$/;"	e	enum:IRQn
CAN1_TX_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/arm/startup_stm32f37x.s	/^CAN1_TX_IRQHandler                                                            $/;"	l
CAN1_TX_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/iar/startup_stm32f37x.s	/^CAN1_TX_IRQHandler  $/;"	l
CAN1_TX_IRQn	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  CAN1_TX_IRQn                = 19,     \/*!< CAN1 TX Interrupt                                                  *\/$/;"	e	enum:IRQn
CANINITFAILED	../inc/stm32f37x_can.h	203;"	d
CANINITOK	../inc/stm32f37x_can.h	204;"	d
CANSLEEPFAILED	../inc/stm32f37x_can.h	446;"	d
CANSLEEPOK	../inc/stm32f37x_can.h	447;"	d
CANTXFAILED	../inc/stm32f37x_can.h	420;"	d
CANTXOK	../inc/stm32f37x_can.h	421;"	d
CANTXPENDING	../inc/stm32f37x_can.h	422;"	d
CANWAKEUPFAILED	../inc/stm32f37x_can.h	459;"	d
CANWAKEUPOK	../inc/stm32f37x_can.h	460;"	d
CAN_ABOM	../inc/stm32f37x_can.h	/^  FunctionalState CAN_ABOM;  \/*!< Enable or disable the automatic bus-off management.$/;"	m	struct:__anon186	access:public
CAN_AWUM	../inc/stm32f37x_can.h	/^  FunctionalState CAN_AWUM;  \/*!< Enable or disable the automatic wake-up mode. $/;"	m	struct:__anon186	access:public
CAN_BS1	../inc/stm32f37x_can.h	/^  uint8_t CAN_BS1;          \/*!< Specifies the number of time quanta in Bit $/;"	m	struct:__anon186	access:public
CAN_BS1_10tq	../inc/stm32f37x_can.h	280;"	d
CAN_BS1_11tq	../inc/stm32f37x_can.h	281;"	d
CAN_BS1_12tq	../inc/stm32f37x_can.h	282;"	d
CAN_BS1_13tq	../inc/stm32f37x_can.h	283;"	d
CAN_BS1_14tq	../inc/stm32f37x_can.h	284;"	d
CAN_BS1_15tq	../inc/stm32f37x_can.h	285;"	d
CAN_BS1_16tq	../inc/stm32f37x_can.h	286;"	d
CAN_BS1_1tq	../inc/stm32f37x_can.h	271;"	d
CAN_BS1_2tq	../inc/stm32f37x_can.h	272;"	d
CAN_BS1_3tq	../inc/stm32f37x_can.h	273;"	d
CAN_BS1_4tq	../inc/stm32f37x_can.h	274;"	d
CAN_BS1_5tq	../inc/stm32f37x_can.h	275;"	d
CAN_BS1_6tq	../inc/stm32f37x_can.h	276;"	d
CAN_BS1_7tq	../inc/stm32f37x_can.h	277;"	d
CAN_BS1_8tq	../inc/stm32f37x_can.h	278;"	d
CAN_BS1_9tq	../inc/stm32f37x_can.h	279;"	d
CAN_BS2	../inc/stm32f37x_can.h	/^  uint8_t CAN_BS2;          \/*!< Specifies the number of time quanta in Bit Segment 2.$/;"	m	struct:__anon186	access:public
CAN_BS2_1tq	../inc/stm32f37x_can.h	296;"	d
CAN_BS2_2tq	../inc/stm32f37x_can.h	297;"	d
CAN_BS2_3tq	../inc/stm32f37x_can.h	298;"	d
CAN_BS2_4tq	../inc/stm32f37x_can.h	299;"	d
CAN_BS2_5tq	../inc/stm32f37x_can.h	300;"	d
CAN_BS2_6tq	../inc/stm32f37x_can.h	301;"	d
CAN_BS2_7tq	../inc/stm32f37x_can.h	302;"	d
CAN_BS2_8tq	../inc/stm32f37x_can.h	303;"	d
CAN_BTR_BRP	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1455;"	d
CAN_BTR_LBKM	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1459;"	d
CAN_BTR_SILM	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1460;"	d
CAN_BTR_SJW	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1458;"	d
CAN_BTR_TS1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1456;"	d
CAN_BTR_TS2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1457;"	d
CAN_CancelTransmit	../inc/stm32f37x_can.h	/^void CAN_CancelTransmit(CAN_TypeDef* CANx, uint8_t Mailbox);$/;"	p	signature:(CAN_TypeDef* CANx, uint8_t Mailbox)
CAN_CancelTransmit	../src/stm32f37x_can.c	/^void CAN_CancelTransmit(CAN_TypeDef* CANx, uint8_t Mailbox)$/;"	f	signature:(CAN_TypeDef* CANx, uint8_t Mailbox)
CAN_ClearFlag	../inc/stm32f37x_can.h	/^void CAN_ClearFlag(CAN_TypeDef* CANx, uint32_t CAN_FLAG);$/;"	p	signature:(CAN_TypeDef* CANx, uint32_t CAN_FLAG)
CAN_ClearFlag	../src/stm32f37x_can.c	/^void CAN_ClearFlag(CAN_TypeDef* CANx, uint32_t CAN_FLAG)$/;"	f	signature:(CAN_TypeDef* CANx, uint32_t CAN_FLAG)
CAN_ClearITPendingBit	../inc/stm32f37x_can.h	/^void CAN_ClearITPendingBit(CAN_TypeDef* CANx, uint32_t CAN_IT);$/;"	p	signature:(CAN_TypeDef* CANx, uint32_t CAN_IT)
CAN_ClearITPendingBit	../src/stm32f37x_can.c	/^void CAN_ClearITPendingBit(CAN_TypeDef* CANx, uint32_t CAN_IT)$/;"	f	signature:(CAN_TypeDef* CANx, uint32_t CAN_IT)
CAN_DBGFreeze	../inc/stm32f37x_can.h	/^void CAN_DBGFreeze(CAN_TypeDef* CANx, FunctionalState NewState);$/;"	p	signature:(CAN_TypeDef* CANx, FunctionalState NewState)
CAN_DBGFreeze	../src/stm32f37x_can.c	/^void CAN_DBGFreeze(CAN_TypeDef* CANx, FunctionalState NewState)$/;"	f	signature:(CAN_TypeDef* CANx, FunctionalState NewState)
CAN_DeInit	../inc/stm32f37x_can.h	/^void CAN_DeInit(CAN_TypeDef* CANx);$/;"	p	signature:(CAN_TypeDef* CANx)
CAN_DeInit	../src/stm32f37x_can.c	/^void CAN_DeInit(CAN_TypeDef* CANx)$/;"	f	signature:(CAN_TypeDef* CANx)
CAN_ESR_BOFF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1444;"	d
CAN_ESR_EPVF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1443;"	d
CAN_ESR_EWGF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1442;"	d
CAN_ESR_LEC	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1446;"	d
CAN_ESR_LEC_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1447;"	d
CAN_ESR_LEC_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1448;"	d
CAN_ESR_LEC_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1449;"	d
CAN_ESR_REC	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1452;"	d
CAN_ESR_TEC	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1451;"	d
CAN_ErrorCode_ACKErr	../inc/stm32f37x_can.h	472;"	d
CAN_ErrorCode_BitDominantErr	../inc/stm32f37x_can.h	474;"	d
CAN_ErrorCode_BitRecessiveErr	../inc/stm32f37x_can.h	473;"	d
CAN_ErrorCode_CRCErr	../inc/stm32f37x_can.h	475;"	d
CAN_ErrorCode_FormErr	../inc/stm32f37x_can.h	471;"	d
CAN_ErrorCode_NoErr	../inc/stm32f37x_can.h	469;"	d
CAN_ErrorCode_SoftwareSetErr	../inc/stm32f37x_can.h	476;"	d
CAN_ErrorCode_StuffErr	../inc/stm32f37x_can.h	470;"	d
CAN_F0R1_FB0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1654;"	d
CAN_F0R1_FB1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1655;"	d
CAN_F0R1_FB10	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1664;"	d
CAN_F0R1_FB11	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1665;"	d
CAN_F0R1_FB12	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1666;"	d
CAN_F0R1_FB13	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1667;"	d
CAN_F0R1_FB14	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1668;"	d
CAN_F0R1_FB15	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1669;"	d
CAN_F0R1_FB16	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1670;"	d
CAN_F0R1_FB17	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1671;"	d
CAN_F0R1_FB18	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1672;"	d
CAN_F0R1_FB19	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1673;"	d
CAN_F0R1_FB2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1656;"	d
CAN_F0R1_FB20	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1674;"	d
CAN_F0R1_FB21	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1675;"	d
CAN_F0R1_FB22	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1676;"	d
CAN_F0R1_FB23	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1677;"	d
CAN_F0R1_FB24	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1678;"	d
CAN_F0R1_FB25	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1679;"	d
CAN_F0R1_FB26	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1680;"	d
CAN_F0R1_FB27	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1681;"	d
CAN_F0R1_FB28	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1682;"	d
CAN_F0R1_FB29	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1683;"	d
CAN_F0R1_FB3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1657;"	d
CAN_F0R1_FB30	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1684;"	d
CAN_F0R1_FB31	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1685;"	d
CAN_F0R1_FB4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1658;"	d
CAN_F0R1_FB5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1659;"	d
CAN_F0R1_FB6	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1660;"	d
CAN_F0R1_FB7	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1661;"	d
CAN_F0R1_FB8	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1662;"	d
CAN_F0R1_FB9	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1663;"	d
CAN_F0R2_FB0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2130;"	d
CAN_F0R2_FB1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2131;"	d
CAN_F0R2_FB10	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2140;"	d
CAN_F0R2_FB11	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2141;"	d
CAN_F0R2_FB12	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2142;"	d
CAN_F0R2_FB13	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2143;"	d
CAN_F0R2_FB14	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2144;"	d
CAN_F0R2_FB15	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2145;"	d
CAN_F0R2_FB16	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2146;"	d
CAN_F0R2_FB17	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2147;"	d
CAN_F0R2_FB18	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2148;"	d
CAN_F0R2_FB19	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2149;"	d
CAN_F0R2_FB2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2132;"	d
CAN_F0R2_FB20	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2150;"	d
CAN_F0R2_FB21	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2151;"	d
CAN_F0R2_FB22	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2152;"	d
CAN_F0R2_FB23	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2153;"	d
CAN_F0R2_FB24	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2154;"	d
CAN_F0R2_FB25	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2155;"	d
CAN_F0R2_FB26	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2156;"	d
CAN_F0R2_FB27	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2157;"	d
CAN_F0R2_FB28	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2158;"	d
CAN_F0R2_FB29	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2159;"	d
CAN_F0R2_FB3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2133;"	d
CAN_F0R2_FB30	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2160;"	d
CAN_F0R2_FB31	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2161;"	d
CAN_F0R2_FB4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2134;"	d
CAN_F0R2_FB5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2135;"	d
CAN_F0R2_FB6	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2136;"	d
CAN_F0R2_FB7	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2137;"	d
CAN_F0R2_FB8	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2138;"	d
CAN_F0R2_FB9	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2139;"	d
CAN_F10R1_FB0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1994;"	d
CAN_F10R1_FB1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1995;"	d
CAN_F10R1_FB10	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2004;"	d
CAN_F10R1_FB11	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2005;"	d
CAN_F10R1_FB12	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2006;"	d
CAN_F10R1_FB13	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2007;"	d
CAN_F10R1_FB14	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2008;"	d
CAN_F10R1_FB15	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2009;"	d
CAN_F10R1_FB16	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2010;"	d
CAN_F10R1_FB17	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2011;"	d
CAN_F10R1_FB18	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2012;"	d
CAN_F10R1_FB19	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2013;"	d
CAN_F10R1_FB2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1996;"	d
CAN_F10R1_FB20	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2014;"	d
CAN_F10R1_FB21	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2015;"	d
CAN_F10R1_FB22	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2016;"	d
CAN_F10R1_FB23	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2017;"	d
CAN_F10R1_FB24	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2018;"	d
CAN_F10R1_FB25	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2019;"	d
CAN_F10R1_FB26	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2020;"	d
CAN_F10R1_FB27	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2021;"	d
CAN_F10R1_FB28	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2022;"	d
CAN_F10R1_FB29	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2023;"	d
CAN_F10R1_FB3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1997;"	d
CAN_F10R1_FB30	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2024;"	d
CAN_F10R1_FB31	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2025;"	d
CAN_F10R1_FB4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1998;"	d
CAN_F10R1_FB5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1999;"	d
CAN_F10R1_FB6	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2000;"	d
CAN_F10R1_FB7	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2001;"	d
CAN_F10R1_FB8	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2002;"	d
CAN_F10R1_FB9	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2003;"	d
CAN_F10R2_FB0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2470;"	d
CAN_F10R2_FB1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2471;"	d
CAN_F10R2_FB10	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2480;"	d
CAN_F10R2_FB11	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2481;"	d
CAN_F10R2_FB12	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2482;"	d
CAN_F10R2_FB13	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2483;"	d
CAN_F10R2_FB14	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2484;"	d
CAN_F10R2_FB15	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2485;"	d
CAN_F10R2_FB16	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2486;"	d
CAN_F10R2_FB17	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2487;"	d
CAN_F10R2_FB18	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2488;"	d
CAN_F10R2_FB19	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2489;"	d
CAN_F10R2_FB2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2472;"	d
CAN_F10R2_FB20	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2490;"	d
CAN_F10R2_FB21	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2491;"	d
CAN_F10R2_FB22	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2492;"	d
CAN_F10R2_FB23	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2493;"	d
CAN_F10R2_FB24	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2494;"	d
CAN_F10R2_FB25	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2495;"	d
CAN_F10R2_FB26	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2496;"	d
CAN_F10R2_FB27	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2497;"	d
CAN_F10R2_FB28	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2498;"	d
CAN_F10R2_FB29	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2499;"	d
CAN_F10R2_FB3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2473;"	d
CAN_F10R2_FB30	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2500;"	d
CAN_F10R2_FB31	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2501;"	d
CAN_F10R2_FB4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2474;"	d
CAN_F10R2_FB5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2475;"	d
CAN_F10R2_FB6	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2476;"	d
CAN_F10R2_FB7	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2477;"	d
CAN_F10R2_FB8	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2478;"	d
CAN_F10R2_FB9	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2479;"	d
CAN_F11R1_FB0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2028;"	d
CAN_F11R1_FB1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2029;"	d
CAN_F11R1_FB10	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2038;"	d
CAN_F11R1_FB11	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2039;"	d
CAN_F11R1_FB12	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2040;"	d
CAN_F11R1_FB13	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2041;"	d
CAN_F11R1_FB14	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2042;"	d
CAN_F11R1_FB15	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2043;"	d
CAN_F11R1_FB16	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2044;"	d
CAN_F11R1_FB17	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2045;"	d
CAN_F11R1_FB18	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2046;"	d
CAN_F11R1_FB19	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2047;"	d
CAN_F11R1_FB2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2030;"	d
CAN_F11R1_FB20	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2048;"	d
CAN_F11R1_FB21	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2049;"	d
CAN_F11R1_FB22	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2050;"	d
CAN_F11R1_FB23	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2051;"	d
CAN_F11R1_FB24	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2052;"	d
CAN_F11R1_FB25	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2053;"	d
CAN_F11R1_FB26	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2054;"	d
CAN_F11R1_FB27	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2055;"	d
CAN_F11R1_FB28	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2056;"	d
CAN_F11R1_FB29	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2057;"	d
CAN_F11R1_FB3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2031;"	d
CAN_F11R1_FB30	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2058;"	d
CAN_F11R1_FB31	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2059;"	d
CAN_F11R1_FB4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2032;"	d
CAN_F11R1_FB5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2033;"	d
CAN_F11R1_FB6	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2034;"	d
CAN_F11R1_FB7	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2035;"	d
CAN_F11R1_FB8	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2036;"	d
CAN_F11R1_FB9	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2037;"	d
CAN_F11R2_FB0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2504;"	d
CAN_F11R2_FB1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2505;"	d
CAN_F11R2_FB10	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2514;"	d
CAN_F11R2_FB11	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2515;"	d
CAN_F11R2_FB12	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2516;"	d
CAN_F11R2_FB13	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2517;"	d
CAN_F11R2_FB14	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2518;"	d
CAN_F11R2_FB15	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2519;"	d
CAN_F11R2_FB16	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2520;"	d
CAN_F11R2_FB17	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2521;"	d
CAN_F11R2_FB18	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2522;"	d
CAN_F11R2_FB19	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2523;"	d
CAN_F11R2_FB2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2506;"	d
CAN_F11R2_FB20	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2524;"	d
CAN_F11R2_FB21	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2525;"	d
CAN_F11R2_FB22	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2526;"	d
CAN_F11R2_FB23	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2527;"	d
CAN_F11R2_FB24	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2528;"	d
CAN_F11R2_FB25	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2529;"	d
CAN_F11R2_FB26	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2530;"	d
CAN_F11R2_FB27	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2531;"	d
CAN_F11R2_FB28	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2532;"	d
CAN_F11R2_FB29	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2533;"	d
CAN_F11R2_FB3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2507;"	d
CAN_F11R2_FB30	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2534;"	d
CAN_F11R2_FB31	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2535;"	d
CAN_F11R2_FB4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2508;"	d
CAN_F11R2_FB5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2509;"	d
CAN_F11R2_FB6	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2510;"	d
CAN_F11R2_FB7	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2511;"	d
CAN_F11R2_FB8	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2512;"	d
CAN_F11R2_FB9	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2513;"	d
CAN_F12R1_FB0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2062;"	d
CAN_F12R1_FB1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2063;"	d
CAN_F12R1_FB10	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2072;"	d
CAN_F12R1_FB11	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2073;"	d
CAN_F12R1_FB12	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2074;"	d
CAN_F12R1_FB13	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2075;"	d
CAN_F12R1_FB14	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2076;"	d
CAN_F12R1_FB15	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2077;"	d
CAN_F12R1_FB16	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2078;"	d
CAN_F12R1_FB17	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2079;"	d
CAN_F12R1_FB18	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2080;"	d
CAN_F12R1_FB19	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2081;"	d
CAN_F12R1_FB2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2064;"	d
CAN_F12R1_FB20	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2082;"	d
CAN_F12R1_FB21	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2083;"	d
CAN_F12R1_FB22	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2084;"	d
CAN_F12R1_FB23	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2085;"	d
CAN_F12R1_FB24	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2086;"	d
CAN_F12R1_FB25	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2087;"	d
CAN_F12R1_FB26	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2088;"	d
CAN_F12R1_FB27	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2089;"	d
CAN_F12R1_FB28	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2090;"	d
CAN_F12R1_FB29	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2091;"	d
CAN_F12R1_FB3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2065;"	d
CAN_F12R1_FB30	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2092;"	d
CAN_F12R1_FB31	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2093;"	d
CAN_F12R1_FB4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2066;"	d
CAN_F12R1_FB5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2067;"	d
CAN_F12R1_FB6	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2068;"	d
CAN_F12R1_FB7	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2069;"	d
CAN_F12R1_FB8	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2070;"	d
CAN_F12R1_FB9	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2071;"	d
CAN_F12R2_FB0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2538;"	d
CAN_F12R2_FB1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2539;"	d
CAN_F12R2_FB10	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2548;"	d
CAN_F12R2_FB11	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2549;"	d
CAN_F12R2_FB12	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2550;"	d
CAN_F12R2_FB13	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2551;"	d
CAN_F12R2_FB14	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2552;"	d
CAN_F12R2_FB15	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2553;"	d
CAN_F12R2_FB16	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2554;"	d
CAN_F12R2_FB17	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2555;"	d
CAN_F12R2_FB18	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2556;"	d
CAN_F12R2_FB19	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2557;"	d
CAN_F12R2_FB2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2540;"	d
CAN_F12R2_FB20	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2558;"	d
CAN_F12R2_FB21	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2559;"	d
CAN_F12R2_FB22	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2560;"	d
CAN_F12R2_FB23	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2561;"	d
CAN_F12R2_FB24	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2562;"	d
CAN_F12R2_FB25	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2563;"	d
CAN_F12R2_FB26	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2564;"	d
CAN_F12R2_FB27	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2565;"	d
CAN_F12R2_FB28	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2566;"	d
CAN_F12R2_FB29	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2567;"	d
CAN_F12R2_FB3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2541;"	d
CAN_F12R2_FB30	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2568;"	d
CAN_F12R2_FB31	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2569;"	d
CAN_F12R2_FB4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2542;"	d
CAN_F12R2_FB5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2543;"	d
CAN_F12R2_FB6	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2544;"	d
CAN_F12R2_FB7	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2545;"	d
CAN_F12R2_FB8	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2546;"	d
CAN_F12R2_FB9	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2547;"	d
CAN_F13R1_FB0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2096;"	d
CAN_F13R1_FB1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2097;"	d
CAN_F13R1_FB10	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2106;"	d
CAN_F13R1_FB11	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2107;"	d
CAN_F13R1_FB12	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2108;"	d
CAN_F13R1_FB13	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2109;"	d
CAN_F13R1_FB14	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2110;"	d
CAN_F13R1_FB15	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2111;"	d
CAN_F13R1_FB16	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2112;"	d
CAN_F13R1_FB17	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2113;"	d
CAN_F13R1_FB18	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2114;"	d
CAN_F13R1_FB19	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2115;"	d
CAN_F13R1_FB2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2098;"	d
CAN_F13R1_FB20	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2116;"	d
CAN_F13R1_FB21	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2117;"	d
CAN_F13R1_FB22	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2118;"	d
CAN_F13R1_FB23	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2119;"	d
CAN_F13R1_FB24	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2120;"	d
CAN_F13R1_FB25	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2121;"	d
CAN_F13R1_FB26	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2122;"	d
CAN_F13R1_FB27	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2123;"	d
CAN_F13R1_FB28	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2124;"	d
CAN_F13R1_FB29	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2125;"	d
CAN_F13R1_FB3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2099;"	d
CAN_F13R1_FB30	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2126;"	d
CAN_F13R1_FB31	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2127;"	d
CAN_F13R1_FB4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2100;"	d
CAN_F13R1_FB5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2101;"	d
CAN_F13R1_FB6	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2102;"	d
CAN_F13R1_FB7	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2103;"	d
CAN_F13R1_FB8	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2104;"	d
CAN_F13R1_FB9	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2105;"	d
CAN_F13R2_FB0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2572;"	d
CAN_F13R2_FB1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2573;"	d
CAN_F13R2_FB10	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2582;"	d
CAN_F13R2_FB11	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2583;"	d
CAN_F13R2_FB12	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2584;"	d
CAN_F13R2_FB13	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2585;"	d
CAN_F13R2_FB14	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2586;"	d
CAN_F13R2_FB15	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2587;"	d
CAN_F13R2_FB16	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2588;"	d
CAN_F13R2_FB17	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2589;"	d
CAN_F13R2_FB18	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2590;"	d
CAN_F13R2_FB19	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2591;"	d
CAN_F13R2_FB2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2574;"	d
CAN_F13R2_FB20	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2592;"	d
CAN_F13R2_FB21	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2593;"	d
CAN_F13R2_FB22	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2594;"	d
CAN_F13R2_FB23	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2595;"	d
CAN_F13R2_FB24	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2596;"	d
CAN_F13R2_FB25	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2597;"	d
CAN_F13R2_FB26	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2598;"	d
CAN_F13R2_FB27	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2599;"	d
CAN_F13R2_FB28	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2600;"	d
CAN_F13R2_FB29	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2601;"	d
CAN_F13R2_FB3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2575;"	d
CAN_F13R2_FB30	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2602;"	d
CAN_F13R2_FB31	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2603;"	d
CAN_F13R2_FB4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2576;"	d
CAN_F13R2_FB5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2577;"	d
CAN_F13R2_FB6	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2578;"	d
CAN_F13R2_FB7	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2579;"	d
CAN_F13R2_FB8	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2580;"	d
CAN_F13R2_FB9	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2581;"	d
CAN_F1R1_FB0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1688;"	d
CAN_F1R1_FB1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1689;"	d
CAN_F1R1_FB10	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1698;"	d
CAN_F1R1_FB11	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1699;"	d
CAN_F1R1_FB12	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1700;"	d
CAN_F1R1_FB13	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1701;"	d
CAN_F1R1_FB14	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1702;"	d
CAN_F1R1_FB15	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1703;"	d
CAN_F1R1_FB16	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1704;"	d
CAN_F1R1_FB17	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1705;"	d
CAN_F1R1_FB18	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1706;"	d
CAN_F1R1_FB19	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1707;"	d
CAN_F1R1_FB2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1690;"	d
CAN_F1R1_FB20	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1708;"	d
CAN_F1R1_FB21	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1709;"	d
CAN_F1R1_FB22	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1710;"	d
CAN_F1R1_FB23	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1711;"	d
CAN_F1R1_FB24	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1712;"	d
CAN_F1R1_FB25	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1713;"	d
CAN_F1R1_FB26	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1714;"	d
CAN_F1R1_FB27	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1715;"	d
CAN_F1R1_FB28	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1716;"	d
CAN_F1R1_FB29	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1717;"	d
CAN_F1R1_FB3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1691;"	d
CAN_F1R1_FB30	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1718;"	d
CAN_F1R1_FB31	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1719;"	d
CAN_F1R1_FB4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1692;"	d
CAN_F1R1_FB5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1693;"	d
CAN_F1R1_FB6	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1694;"	d
CAN_F1R1_FB7	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1695;"	d
CAN_F1R1_FB8	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1696;"	d
CAN_F1R1_FB9	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1697;"	d
CAN_F1R2_FB0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2164;"	d
CAN_F1R2_FB1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2165;"	d
CAN_F1R2_FB10	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2174;"	d
CAN_F1R2_FB11	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2175;"	d
CAN_F1R2_FB12	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2176;"	d
CAN_F1R2_FB13	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2177;"	d
CAN_F1R2_FB14	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2178;"	d
CAN_F1R2_FB15	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2179;"	d
CAN_F1R2_FB16	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2180;"	d
CAN_F1R2_FB17	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2181;"	d
CAN_F1R2_FB18	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2182;"	d
CAN_F1R2_FB19	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2183;"	d
CAN_F1R2_FB2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2166;"	d
CAN_F1R2_FB20	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2184;"	d
CAN_F1R2_FB21	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2185;"	d
CAN_F1R2_FB22	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2186;"	d
CAN_F1R2_FB23	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2187;"	d
CAN_F1R2_FB24	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2188;"	d
CAN_F1R2_FB25	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2189;"	d
CAN_F1R2_FB26	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2190;"	d
CAN_F1R2_FB27	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2191;"	d
CAN_F1R2_FB28	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2192;"	d
CAN_F1R2_FB29	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2193;"	d
CAN_F1R2_FB3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2167;"	d
CAN_F1R2_FB30	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2194;"	d
CAN_F1R2_FB31	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2195;"	d
CAN_F1R2_FB4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2168;"	d
CAN_F1R2_FB5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2169;"	d
CAN_F1R2_FB6	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2170;"	d
CAN_F1R2_FB7	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2171;"	d
CAN_F1R2_FB8	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2172;"	d
CAN_F1R2_FB9	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2173;"	d
CAN_F2R1_FB0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1722;"	d
CAN_F2R1_FB1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1723;"	d
CAN_F2R1_FB10	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1732;"	d
CAN_F2R1_FB11	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1733;"	d
CAN_F2R1_FB12	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1734;"	d
CAN_F2R1_FB13	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1735;"	d
CAN_F2R1_FB14	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1736;"	d
CAN_F2R1_FB15	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1737;"	d
CAN_F2R1_FB16	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1738;"	d
CAN_F2R1_FB17	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1739;"	d
CAN_F2R1_FB18	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1740;"	d
CAN_F2R1_FB19	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1741;"	d
CAN_F2R1_FB2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1724;"	d
CAN_F2R1_FB20	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1742;"	d
CAN_F2R1_FB21	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1743;"	d
CAN_F2R1_FB22	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1744;"	d
CAN_F2R1_FB23	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1745;"	d
CAN_F2R1_FB24	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1746;"	d
CAN_F2R1_FB25	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1747;"	d
CAN_F2R1_FB26	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1748;"	d
CAN_F2R1_FB27	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1749;"	d
CAN_F2R1_FB28	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1750;"	d
CAN_F2R1_FB29	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1751;"	d
CAN_F2R1_FB3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1725;"	d
CAN_F2R1_FB30	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1752;"	d
CAN_F2R1_FB31	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1753;"	d
CAN_F2R1_FB4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1726;"	d
CAN_F2R1_FB5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1727;"	d
CAN_F2R1_FB6	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1728;"	d
CAN_F2R1_FB7	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1729;"	d
CAN_F2R1_FB8	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1730;"	d
CAN_F2R1_FB9	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1731;"	d
CAN_F2R2_FB0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2198;"	d
CAN_F2R2_FB1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2199;"	d
CAN_F2R2_FB10	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2208;"	d
CAN_F2R2_FB11	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2209;"	d
CAN_F2R2_FB12	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2210;"	d
CAN_F2R2_FB13	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2211;"	d
CAN_F2R2_FB14	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2212;"	d
CAN_F2R2_FB15	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2213;"	d
CAN_F2R2_FB16	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2214;"	d
CAN_F2R2_FB17	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2215;"	d
CAN_F2R2_FB18	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2216;"	d
CAN_F2R2_FB19	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2217;"	d
CAN_F2R2_FB2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2200;"	d
CAN_F2R2_FB20	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2218;"	d
CAN_F2R2_FB21	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2219;"	d
CAN_F2R2_FB22	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2220;"	d
CAN_F2R2_FB23	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2221;"	d
CAN_F2R2_FB24	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2222;"	d
CAN_F2R2_FB25	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2223;"	d
CAN_F2R2_FB26	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2224;"	d
CAN_F2R2_FB27	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2225;"	d
CAN_F2R2_FB28	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2226;"	d
CAN_F2R2_FB29	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2227;"	d
CAN_F2R2_FB3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2201;"	d
CAN_F2R2_FB30	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2228;"	d
CAN_F2R2_FB31	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2229;"	d
CAN_F2R2_FB4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2202;"	d
CAN_F2R2_FB5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2203;"	d
CAN_F2R2_FB6	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2204;"	d
CAN_F2R2_FB7	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2205;"	d
CAN_F2R2_FB8	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2206;"	d
CAN_F2R2_FB9	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2207;"	d
CAN_F3R1_FB0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1756;"	d
CAN_F3R1_FB1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1757;"	d
CAN_F3R1_FB10	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1766;"	d
CAN_F3R1_FB11	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1767;"	d
CAN_F3R1_FB12	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1768;"	d
CAN_F3R1_FB13	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1769;"	d
CAN_F3R1_FB14	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1770;"	d
CAN_F3R1_FB15	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1771;"	d
CAN_F3R1_FB16	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1772;"	d
CAN_F3R1_FB17	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1773;"	d
CAN_F3R1_FB18	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1774;"	d
CAN_F3R1_FB19	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1775;"	d
CAN_F3R1_FB2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1758;"	d
CAN_F3R1_FB20	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1776;"	d
CAN_F3R1_FB21	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1777;"	d
CAN_F3R1_FB22	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1778;"	d
CAN_F3R1_FB23	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1779;"	d
CAN_F3R1_FB24	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1780;"	d
CAN_F3R1_FB25	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1781;"	d
CAN_F3R1_FB26	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1782;"	d
CAN_F3R1_FB27	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1783;"	d
CAN_F3R1_FB28	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1784;"	d
CAN_F3R1_FB29	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1785;"	d
CAN_F3R1_FB3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1759;"	d
CAN_F3R1_FB30	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1786;"	d
CAN_F3R1_FB31	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1787;"	d
CAN_F3R1_FB4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1760;"	d
CAN_F3R1_FB5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1761;"	d
CAN_F3R1_FB6	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1762;"	d
CAN_F3R1_FB7	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1763;"	d
CAN_F3R1_FB8	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1764;"	d
CAN_F3R1_FB9	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1765;"	d
CAN_F3R2_FB0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2232;"	d
CAN_F3R2_FB1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2233;"	d
CAN_F3R2_FB10	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2242;"	d
CAN_F3R2_FB11	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2243;"	d
CAN_F3R2_FB12	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2244;"	d
CAN_F3R2_FB13	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2245;"	d
CAN_F3R2_FB14	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2246;"	d
CAN_F3R2_FB15	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2247;"	d
CAN_F3R2_FB16	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2248;"	d
CAN_F3R2_FB17	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2249;"	d
CAN_F3R2_FB18	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2250;"	d
CAN_F3R2_FB19	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2251;"	d
CAN_F3R2_FB2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2234;"	d
CAN_F3R2_FB20	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2252;"	d
CAN_F3R2_FB21	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2253;"	d
CAN_F3R2_FB22	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2254;"	d
CAN_F3R2_FB23	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2255;"	d
CAN_F3R2_FB24	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2256;"	d
CAN_F3R2_FB25	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2257;"	d
CAN_F3R2_FB26	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2258;"	d
CAN_F3R2_FB27	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2259;"	d
CAN_F3R2_FB28	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2260;"	d
CAN_F3R2_FB29	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2261;"	d
CAN_F3R2_FB3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2235;"	d
CAN_F3R2_FB30	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2262;"	d
CAN_F3R2_FB31	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2263;"	d
CAN_F3R2_FB4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2236;"	d
CAN_F3R2_FB5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2237;"	d
CAN_F3R2_FB6	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2238;"	d
CAN_F3R2_FB7	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2239;"	d
CAN_F3R2_FB8	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2240;"	d
CAN_F3R2_FB9	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2241;"	d
CAN_F4R1_FB0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1790;"	d
CAN_F4R1_FB1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1791;"	d
CAN_F4R1_FB10	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1800;"	d
CAN_F4R1_FB11	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1801;"	d
CAN_F4R1_FB12	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1802;"	d
CAN_F4R1_FB13	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1803;"	d
CAN_F4R1_FB14	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1804;"	d
CAN_F4R1_FB15	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1805;"	d
CAN_F4R1_FB16	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1806;"	d
CAN_F4R1_FB17	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1807;"	d
CAN_F4R1_FB18	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1808;"	d
CAN_F4R1_FB19	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1809;"	d
CAN_F4R1_FB2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1792;"	d
CAN_F4R1_FB20	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1810;"	d
CAN_F4R1_FB21	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1811;"	d
CAN_F4R1_FB22	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1812;"	d
CAN_F4R1_FB23	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1813;"	d
CAN_F4R1_FB24	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1814;"	d
CAN_F4R1_FB25	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1815;"	d
CAN_F4R1_FB26	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1816;"	d
CAN_F4R1_FB27	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1817;"	d
CAN_F4R1_FB28	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1818;"	d
CAN_F4R1_FB29	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1819;"	d
CAN_F4R1_FB3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1793;"	d
CAN_F4R1_FB30	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1820;"	d
CAN_F4R1_FB31	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1821;"	d
CAN_F4R1_FB4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1794;"	d
CAN_F4R1_FB5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1795;"	d
CAN_F4R1_FB6	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1796;"	d
CAN_F4R1_FB7	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1797;"	d
CAN_F4R1_FB8	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1798;"	d
CAN_F4R1_FB9	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1799;"	d
CAN_F4R2_FB0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2266;"	d
CAN_F4R2_FB1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2267;"	d
CAN_F4R2_FB10	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2276;"	d
CAN_F4R2_FB11	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2277;"	d
CAN_F4R2_FB12	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2278;"	d
CAN_F4R2_FB13	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2279;"	d
CAN_F4R2_FB14	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2280;"	d
CAN_F4R2_FB15	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2281;"	d
CAN_F4R2_FB16	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2282;"	d
CAN_F4R2_FB17	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2283;"	d
CAN_F4R2_FB18	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2284;"	d
CAN_F4R2_FB19	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2285;"	d
CAN_F4R2_FB2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2268;"	d
CAN_F4R2_FB20	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2286;"	d
CAN_F4R2_FB21	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2287;"	d
CAN_F4R2_FB22	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2288;"	d
CAN_F4R2_FB23	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2289;"	d
CAN_F4R2_FB24	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2290;"	d
CAN_F4R2_FB25	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2291;"	d
CAN_F4R2_FB26	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2292;"	d
CAN_F4R2_FB27	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2293;"	d
CAN_F4R2_FB28	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2294;"	d
CAN_F4R2_FB29	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2295;"	d
CAN_F4R2_FB3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2269;"	d
CAN_F4R2_FB30	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2296;"	d
CAN_F4R2_FB31	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2297;"	d
CAN_F4R2_FB4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2270;"	d
CAN_F4R2_FB5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2271;"	d
CAN_F4R2_FB6	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2272;"	d
CAN_F4R2_FB7	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2273;"	d
CAN_F4R2_FB8	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2274;"	d
CAN_F4R2_FB9	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2275;"	d
CAN_F5R1_FB0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1824;"	d
CAN_F5R1_FB1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1825;"	d
CAN_F5R1_FB10	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1834;"	d
CAN_F5R1_FB11	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1835;"	d
CAN_F5R1_FB12	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1836;"	d
CAN_F5R1_FB13	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1837;"	d
CAN_F5R1_FB14	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1838;"	d
CAN_F5R1_FB15	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1839;"	d
CAN_F5R1_FB16	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1840;"	d
CAN_F5R1_FB17	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1841;"	d
CAN_F5R1_FB18	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1842;"	d
CAN_F5R1_FB19	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1843;"	d
CAN_F5R1_FB2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1826;"	d
CAN_F5R1_FB20	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1844;"	d
CAN_F5R1_FB21	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1845;"	d
CAN_F5R1_FB22	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1846;"	d
CAN_F5R1_FB23	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1847;"	d
CAN_F5R1_FB24	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1848;"	d
CAN_F5R1_FB25	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1849;"	d
CAN_F5R1_FB26	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1850;"	d
CAN_F5R1_FB27	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1851;"	d
CAN_F5R1_FB28	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1852;"	d
CAN_F5R1_FB29	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1853;"	d
CAN_F5R1_FB3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1827;"	d
CAN_F5R1_FB30	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1854;"	d
CAN_F5R1_FB31	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1855;"	d
CAN_F5R1_FB4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1828;"	d
CAN_F5R1_FB5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1829;"	d
CAN_F5R1_FB6	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1830;"	d
CAN_F5R1_FB7	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1831;"	d
CAN_F5R1_FB8	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1832;"	d
CAN_F5R1_FB9	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1833;"	d
CAN_F5R2_FB0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2300;"	d
CAN_F5R2_FB1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2301;"	d
CAN_F5R2_FB10	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2310;"	d
CAN_F5R2_FB11	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2311;"	d
CAN_F5R2_FB12	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2312;"	d
CAN_F5R2_FB13	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2313;"	d
CAN_F5R2_FB14	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2314;"	d
CAN_F5R2_FB15	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2315;"	d
CAN_F5R2_FB16	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2316;"	d
CAN_F5R2_FB17	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2317;"	d
CAN_F5R2_FB18	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2318;"	d
CAN_F5R2_FB19	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2319;"	d
CAN_F5R2_FB2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2302;"	d
CAN_F5R2_FB20	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2320;"	d
CAN_F5R2_FB21	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2321;"	d
CAN_F5R2_FB22	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2322;"	d
CAN_F5R2_FB23	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2323;"	d
CAN_F5R2_FB24	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2324;"	d
CAN_F5R2_FB25	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2325;"	d
CAN_F5R2_FB26	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2326;"	d
CAN_F5R2_FB27	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2327;"	d
CAN_F5R2_FB28	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2328;"	d
CAN_F5R2_FB29	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2329;"	d
CAN_F5R2_FB3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2303;"	d
CAN_F5R2_FB30	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2330;"	d
CAN_F5R2_FB31	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2331;"	d
CAN_F5R2_FB4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2304;"	d
CAN_F5R2_FB5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2305;"	d
CAN_F5R2_FB6	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2306;"	d
CAN_F5R2_FB7	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2307;"	d
CAN_F5R2_FB8	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2308;"	d
CAN_F5R2_FB9	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2309;"	d
CAN_F6R1_FB0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1858;"	d
CAN_F6R1_FB1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1859;"	d
CAN_F6R1_FB10	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1868;"	d
CAN_F6R1_FB11	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1869;"	d
CAN_F6R1_FB12	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1870;"	d
CAN_F6R1_FB13	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1871;"	d
CAN_F6R1_FB14	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1872;"	d
CAN_F6R1_FB15	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1873;"	d
CAN_F6R1_FB16	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1874;"	d
CAN_F6R1_FB17	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1875;"	d
CAN_F6R1_FB18	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1876;"	d
CAN_F6R1_FB19	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1877;"	d
CAN_F6R1_FB2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1860;"	d
CAN_F6R1_FB20	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1878;"	d
CAN_F6R1_FB21	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1879;"	d
CAN_F6R1_FB22	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1880;"	d
CAN_F6R1_FB23	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1881;"	d
CAN_F6R1_FB24	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1882;"	d
CAN_F6R1_FB25	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1883;"	d
CAN_F6R1_FB26	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1884;"	d
CAN_F6R1_FB27	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1885;"	d
CAN_F6R1_FB28	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1886;"	d
CAN_F6R1_FB29	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1887;"	d
CAN_F6R1_FB3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1861;"	d
CAN_F6R1_FB30	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1888;"	d
CAN_F6R1_FB31	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1889;"	d
CAN_F6R1_FB4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1862;"	d
CAN_F6R1_FB5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1863;"	d
CAN_F6R1_FB6	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1864;"	d
CAN_F6R1_FB7	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1865;"	d
CAN_F6R1_FB8	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1866;"	d
CAN_F6R1_FB9	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1867;"	d
CAN_F6R2_FB0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2334;"	d
CAN_F6R2_FB1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2335;"	d
CAN_F6R2_FB10	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2344;"	d
CAN_F6R2_FB11	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2345;"	d
CAN_F6R2_FB12	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2346;"	d
CAN_F6R2_FB13	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2347;"	d
CAN_F6R2_FB14	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2348;"	d
CAN_F6R2_FB15	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2349;"	d
CAN_F6R2_FB16	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2350;"	d
CAN_F6R2_FB17	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2351;"	d
CAN_F6R2_FB18	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2352;"	d
CAN_F6R2_FB19	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2353;"	d
CAN_F6R2_FB2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2336;"	d
CAN_F6R2_FB20	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2354;"	d
CAN_F6R2_FB21	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2355;"	d
CAN_F6R2_FB22	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2356;"	d
CAN_F6R2_FB23	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2357;"	d
CAN_F6R2_FB24	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2358;"	d
CAN_F6R2_FB25	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2359;"	d
CAN_F6R2_FB26	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2360;"	d
CAN_F6R2_FB27	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2361;"	d
CAN_F6R2_FB28	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2362;"	d
CAN_F6R2_FB29	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2363;"	d
CAN_F6R2_FB3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2337;"	d
CAN_F6R2_FB30	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2364;"	d
CAN_F6R2_FB31	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2365;"	d
CAN_F6R2_FB4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2338;"	d
CAN_F6R2_FB5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2339;"	d
CAN_F6R2_FB6	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2340;"	d
CAN_F6R2_FB7	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2341;"	d
CAN_F6R2_FB8	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2342;"	d
CAN_F6R2_FB9	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2343;"	d
CAN_F7R1_FB0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1892;"	d
CAN_F7R1_FB1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1893;"	d
CAN_F7R1_FB10	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1902;"	d
CAN_F7R1_FB11	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1903;"	d
CAN_F7R1_FB12	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1904;"	d
CAN_F7R1_FB13	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1905;"	d
CAN_F7R1_FB14	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1906;"	d
CAN_F7R1_FB15	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1907;"	d
CAN_F7R1_FB16	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1908;"	d
CAN_F7R1_FB17	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1909;"	d
CAN_F7R1_FB18	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1910;"	d
CAN_F7R1_FB19	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1911;"	d
CAN_F7R1_FB2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1894;"	d
CAN_F7R1_FB20	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1912;"	d
CAN_F7R1_FB21	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1913;"	d
CAN_F7R1_FB22	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1914;"	d
CAN_F7R1_FB23	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1915;"	d
CAN_F7R1_FB24	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1916;"	d
CAN_F7R1_FB25	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1917;"	d
CAN_F7R1_FB26	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1918;"	d
CAN_F7R1_FB27	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1919;"	d
CAN_F7R1_FB28	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1920;"	d
CAN_F7R1_FB29	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1921;"	d
CAN_F7R1_FB3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1895;"	d
CAN_F7R1_FB30	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1922;"	d
CAN_F7R1_FB31	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1923;"	d
CAN_F7R1_FB4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1896;"	d
CAN_F7R1_FB5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1897;"	d
CAN_F7R1_FB6	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1898;"	d
CAN_F7R1_FB7	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1899;"	d
CAN_F7R1_FB8	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1900;"	d
CAN_F7R1_FB9	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1901;"	d
CAN_F7R2_FB0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2368;"	d
CAN_F7R2_FB1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2369;"	d
CAN_F7R2_FB10	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2378;"	d
CAN_F7R2_FB11	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2379;"	d
CAN_F7R2_FB12	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2380;"	d
CAN_F7R2_FB13	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2381;"	d
CAN_F7R2_FB14	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2382;"	d
CAN_F7R2_FB15	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2383;"	d
CAN_F7R2_FB16	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2384;"	d
CAN_F7R2_FB17	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2385;"	d
CAN_F7R2_FB18	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2386;"	d
CAN_F7R2_FB19	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2387;"	d
CAN_F7R2_FB2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2370;"	d
CAN_F7R2_FB20	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2388;"	d
CAN_F7R2_FB21	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2389;"	d
CAN_F7R2_FB22	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2390;"	d
CAN_F7R2_FB23	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2391;"	d
CAN_F7R2_FB24	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2392;"	d
CAN_F7R2_FB25	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2393;"	d
CAN_F7R2_FB26	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2394;"	d
CAN_F7R2_FB27	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2395;"	d
CAN_F7R2_FB28	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2396;"	d
CAN_F7R2_FB29	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2397;"	d
CAN_F7R2_FB3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2371;"	d
CAN_F7R2_FB30	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2398;"	d
CAN_F7R2_FB31	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2399;"	d
CAN_F7R2_FB4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2372;"	d
CAN_F7R2_FB5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2373;"	d
CAN_F7R2_FB6	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2374;"	d
CAN_F7R2_FB7	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2375;"	d
CAN_F7R2_FB8	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2376;"	d
CAN_F7R2_FB9	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2377;"	d
CAN_F8R1_FB0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1926;"	d
CAN_F8R1_FB1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1927;"	d
CAN_F8R1_FB10	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1936;"	d
CAN_F8R1_FB11	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1937;"	d
CAN_F8R1_FB12	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1938;"	d
CAN_F8R1_FB13	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1939;"	d
CAN_F8R1_FB14	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1940;"	d
CAN_F8R1_FB15	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1941;"	d
CAN_F8R1_FB16	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1942;"	d
CAN_F8R1_FB17	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1943;"	d
CAN_F8R1_FB18	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1944;"	d
CAN_F8R1_FB19	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1945;"	d
CAN_F8R1_FB2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1928;"	d
CAN_F8R1_FB20	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1946;"	d
CAN_F8R1_FB21	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1947;"	d
CAN_F8R1_FB22	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1948;"	d
CAN_F8R1_FB23	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1949;"	d
CAN_F8R1_FB24	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1950;"	d
CAN_F8R1_FB25	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1951;"	d
CAN_F8R1_FB26	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1952;"	d
CAN_F8R1_FB27	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1953;"	d
CAN_F8R1_FB28	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1954;"	d
CAN_F8R1_FB29	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1955;"	d
CAN_F8R1_FB3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1929;"	d
CAN_F8R1_FB30	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1956;"	d
CAN_F8R1_FB31	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1957;"	d
CAN_F8R1_FB4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1930;"	d
CAN_F8R1_FB5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1931;"	d
CAN_F8R1_FB6	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1932;"	d
CAN_F8R1_FB7	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1933;"	d
CAN_F8R1_FB8	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1934;"	d
CAN_F8R1_FB9	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1935;"	d
CAN_F8R2_FB0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2402;"	d
CAN_F8R2_FB1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2403;"	d
CAN_F8R2_FB10	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2412;"	d
CAN_F8R2_FB11	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2413;"	d
CAN_F8R2_FB12	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2414;"	d
CAN_F8R2_FB13	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2415;"	d
CAN_F8R2_FB14	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2416;"	d
CAN_F8R2_FB15	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2417;"	d
CAN_F8R2_FB16	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2418;"	d
CAN_F8R2_FB17	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2419;"	d
CAN_F8R2_FB18	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2420;"	d
CAN_F8R2_FB19	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2421;"	d
CAN_F8R2_FB2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2404;"	d
CAN_F8R2_FB20	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2422;"	d
CAN_F8R2_FB21	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2423;"	d
CAN_F8R2_FB22	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2424;"	d
CAN_F8R2_FB23	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2425;"	d
CAN_F8R2_FB24	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2426;"	d
CAN_F8R2_FB25	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2427;"	d
CAN_F8R2_FB26	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2428;"	d
CAN_F8R2_FB27	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2429;"	d
CAN_F8R2_FB28	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2430;"	d
CAN_F8R2_FB29	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2431;"	d
CAN_F8R2_FB3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2405;"	d
CAN_F8R2_FB30	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2432;"	d
CAN_F8R2_FB31	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2433;"	d
CAN_F8R2_FB4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2406;"	d
CAN_F8R2_FB5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2407;"	d
CAN_F8R2_FB6	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2408;"	d
CAN_F8R2_FB7	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2409;"	d
CAN_F8R2_FB8	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2410;"	d
CAN_F8R2_FB9	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2411;"	d
CAN_F9R1_FB0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1960;"	d
CAN_F9R1_FB1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1961;"	d
CAN_F9R1_FB10	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1970;"	d
CAN_F9R1_FB11	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1971;"	d
CAN_F9R1_FB12	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1972;"	d
CAN_F9R1_FB13	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1973;"	d
CAN_F9R1_FB14	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1974;"	d
CAN_F9R1_FB15	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1975;"	d
CAN_F9R1_FB16	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1976;"	d
CAN_F9R1_FB17	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1977;"	d
CAN_F9R1_FB18	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1978;"	d
CAN_F9R1_FB19	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1979;"	d
CAN_F9R1_FB2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1962;"	d
CAN_F9R1_FB20	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1980;"	d
CAN_F9R1_FB21	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1981;"	d
CAN_F9R1_FB22	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1982;"	d
CAN_F9R1_FB23	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1983;"	d
CAN_F9R1_FB24	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1984;"	d
CAN_F9R1_FB25	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1985;"	d
CAN_F9R1_FB26	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1986;"	d
CAN_F9R1_FB27	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1987;"	d
CAN_F9R1_FB28	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1988;"	d
CAN_F9R1_FB29	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1989;"	d
CAN_F9R1_FB3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1963;"	d
CAN_F9R1_FB30	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1990;"	d
CAN_F9R1_FB31	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1991;"	d
CAN_F9R1_FB4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1964;"	d
CAN_F9R1_FB5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1965;"	d
CAN_F9R1_FB6	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1966;"	d
CAN_F9R1_FB7	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1967;"	d
CAN_F9R1_FB8	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1968;"	d
CAN_F9R1_FB9	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1969;"	d
CAN_F9R2_FB0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2436;"	d
CAN_F9R2_FB1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2437;"	d
CAN_F9R2_FB10	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2446;"	d
CAN_F9R2_FB11	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2447;"	d
CAN_F9R2_FB12	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2448;"	d
CAN_F9R2_FB13	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2449;"	d
CAN_F9R2_FB14	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2450;"	d
CAN_F9R2_FB15	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2451;"	d
CAN_F9R2_FB16	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2452;"	d
CAN_F9R2_FB17	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2453;"	d
CAN_F9R2_FB18	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2454;"	d
CAN_F9R2_FB19	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2455;"	d
CAN_F9R2_FB2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2438;"	d
CAN_F9R2_FB20	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2456;"	d
CAN_F9R2_FB21	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2457;"	d
CAN_F9R2_FB22	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2458;"	d
CAN_F9R2_FB23	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2459;"	d
CAN_F9R2_FB24	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2460;"	d
CAN_F9R2_FB25	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2461;"	d
CAN_F9R2_FB26	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2462;"	d
CAN_F9R2_FB27	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2463;"	d
CAN_F9R2_FB28	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2464;"	d
CAN_F9R2_FB29	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2465;"	d
CAN_F9R2_FB3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2439;"	d
CAN_F9R2_FB30	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2466;"	d
CAN_F9R2_FB31	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2467;"	d
CAN_F9R2_FB4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2440;"	d
CAN_F9R2_FB5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2441;"	d
CAN_F9R2_FB6	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2442;"	d
CAN_F9R2_FB7	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2443;"	d
CAN_F9R2_FB8	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2444;"	d
CAN_F9R2_FB9	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2445;"	d
CAN_FA1R_FACT	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1637;"	d
CAN_FA1R_FACT0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1638;"	d
CAN_FA1R_FACT1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1639;"	d
CAN_FA1R_FACT10	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1648;"	d
CAN_FA1R_FACT11	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1649;"	d
CAN_FA1R_FACT12	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1650;"	d
CAN_FA1R_FACT13	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1651;"	d
CAN_FA1R_FACT2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1640;"	d
CAN_FA1R_FACT3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1641;"	d
CAN_FA1R_FACT4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1642;"	d
CAN_FA1R_FACT5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1643;"	d
CAN_FA1R_FACT6	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1644;"	d
CAN_FA1R_FACT7	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1645;"	d
CAN_FA1R_FACT8	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1646;"	d
CAN_FA1R_FACT9	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1647;"	d
CAN_FFA1R_FFA	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1620;"	d
CAN_FFA1R_FFA0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1621;"	d
CAN_FFA1R_FFA1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1622;"	d
CAN_FFA1R_FFA10	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1631;"	d
CAN_FFA1R_FFA11	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1632;"	d
CAN_FFA1R_FFA12	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1633;"	d
CAN_FFA1R_FFA13	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1634;"	d
CAN_FFA1R_FFA2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1623;"	d
CAN_FFA1R_FFA3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1624;"	d
CAN_FFA1R_FFA4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1625;"	d
CAN_FFA1R_FFA5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1626;"	d
CAN_FFA1R_FFA6	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1627;"	d
CAN_FFA1R_FFA7	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1628;"	d
CAN_FFA1R_FFA8	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1629;"	d
CAN_FFA1R_FFA9	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1630;"	d
CAN_FIFO0	../inc/stm32f37x_can.h	431;"	d
CAN_FIFO1	../inc/stm32f37x_can.h	432;"	d
CAN_FIFOMailBox_TypeDef	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^} CAN_FIFOMailBox_TypeDef;$/;"	t	typeref:struct:__anon143
CAN_FIFORelease	../inc/stm32f37x_can.h	/^void CAN_FIFORelease(CAN_TypeDef* CANx, uint8_t FIFONumber);$/;"	p	signature:(CAN_TypeDef* CANx, uint8_t FIFONumber)
CAN_FIFORelease	../src/stm32f37x_can.c	/^void CAN_FIFORelease(CAN_TypeDef* CANx, uint8_t FIFONumber)$/;"	f	signature:(CAN_TypeDef* CANx, uint8_t FIFONumber)
CAN_FLAGS_ESR	../src/stm32f37x_can.c	118;"	d	file:
CAN_FLAGS_MSR	../src/stm32f37x_can.c	116;"	d	file:
CAN_FLAGS_RF0R	../src/stm32f37x_can.c	114;"	d	file:
CAN_FLAGS_RF1R	../src/stm32f37x_can.c	112;"	d	file:
CAN_FLAGS_TSR	../src/stm32f37x_can.c	110;"	d	file:
CAN_FLAG_BOF	../inc/stm32f37x_can.h	511;"	d
CAN_FLAG_EPV	../inc/stm32f37x_can.h	510;"	d
CAN_FLAG_EWG	../inc/stm32f37x_can.h	509;"	d
CAN_FLAG_FF0	../inc/stm32f37x_can.h	496;"	d
CAN_FLAG_FF1	../inc/stm32f37x_can.h	499;"	d
CAN_FLAG_FMP0	../inc/stm32f37x_can.h	495;"	d
CAN_FLAG_FMP1	../inc/stm32f37x_can.h	498;"	d
CAN_FLAG_FOV0	../inc/stm32f37x_can.h	497;"	d
CAN_FLAG_FOV1	../inc/stm32f37x_can.h	500;"	d
CAN_FLAG_LEC	../inc/stm32f37x_can.h	512;"	d
CAN_FLAG_RQCP0	../inc/stm32f37x_can.h	490;"	d
CAN_FLAG_RQCP1	../inc/stm32f37x_can.h	491;"	d
CAN_FLAG_RQCP2	../inc/stm32f37x_can.h	492;"	d
CAN_FLAG_SLAK	../inc/stm32f37x_can.h	504;"	d
CAN_FLAG_WKU	../inc/stm32f37x_can.h	503;"	d
CAN_FM1R_FBM	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1586;"	d
CAN_FM1R_FBM0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1587;"	d
CAN_FM1R_FBM1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1588;"	d
CAN_FM1R_FBM10	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1597;"	d
CAN_FM1R_FBM11	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1598;"	d
CAN_FM1R_FBM12	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1599;"	d
CAN_FM1R_FBM13	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1600;"	d
CAN_FM1R_FBM2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1589;"	d
CAN_FM1R_FBM3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1590;"	d
CAN_FM1R_FBM4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1591;"	d
CAN_FM1R_FBM5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1592;"	d
CAN_FM1R_FBM6	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1593;"	d
CAN_FM1R_FBM7	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1594;"	d
CAN_FM1R_FBM8	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1595;"	d
CAN_FM1R_FBM9	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1596;"	d
CAN_FMR_FINIT	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1583;"	d
CAN_FS1R_FSC	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1603;"	d
CAN_FS1R_FSC0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1604;"	d
CAN_FS1R_FSC1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1605;"	d
CAN_FS1R_FSC10	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1614;"	d
CAN_FS1R_FSC11	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1615;"	d
CAN_FS1R_FSC12	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1616;"	d
CAN_FS1R_FSC13	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1617;"	d
CAN_FS1R_FSC2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1606;"	d
CAN_FS1R_FSC3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1607;"	d
CAN_FS1R_FSC4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1608;"	d
CAN_FS1R_FSC5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1609;"	d
CAN_FS1R_FSC6	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1610;"	d
CAN_FS1R_FSC7	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1611;"	d
CAN_FS1R_FSC8	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1612;"	d
CAN_FS1R_FSC9	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1613;"	d
CAN_FilterActivation	../inc/stm32f37x_can.h	/^  FunctionalState CAN_FilterActivation; \/*!< Enable or disable the filter.$/;"	m	struct:__anon187	access:public
CAN_FilterFIFO0	../inc/stm32f37x_can.h	359;"	d
CAN_FilterFIFO1	../inc/stm32f37x_can.h	360;"	d
CAN_FilterFIFOAssignment	../inc/stm32f37x_can.h	/^  uint16_t CAN_FilterFIFOAssignment; \/*!< Specifies the FIFO (0 or 1) which will be assigned to the filter.$/;"	m	struct:__anon187	access:public
CAN_FilterIdHigh	../inc/stm32f37x_can.h	/^  uint16_t CAN_FilterIdHigh;         \/*!< Specifies the filter identification number (MSBs for a 32-bit$/;"	m	struct:__anon187	access:public
CAN_FilterIdLow	../inc/stm32f37x_can.h	/^  uint16_t CAN_FilterIdLow;          \/*!< Specifies the filter identification number (LSBs for a 32-bit$/;"	m	struct:__anon187	access:public
CAN_FilterInit	../inc/stm32f37x_can.h	/^void CAN_FilterInit(CAN_FilterInitTypeDef* CAN_FilterInitStruct);$/;"	p	signature:(CAN_FilterInitTypeDef* CAN_FilterInitStruct)
CAN_FilterInit	../src/stm32f37x_can.c	/^void CAN_FilterInit(CAN_FilterInitTypeDef* CAN_FilterInitStruct)$/;"	f	signature:(CAN_FilterInitTypeDef* CAN_FilterInitStruct)
CAN_FilterInitTypeDef	../inc/stm32f37x_can.h	/^} CAN_FilterInitTypeDef;$/;"	t	typeref:struct:__anon187
CAN_FilterMaskIdHigh	../inc/stm32f37x_can.h	/^  uint16_t CAN_FilterMaskIdHigh;     \/*!< Specifies the filter mask number or identification number,$/;"	m	struct:__anon187	access:public
CAN_FilterMaskIdLow	../inc/stm32f37x_can.h	/^  uint16_t CAN_FilterMaskIdLow;      \/*!< Specifies the filter mask number or identification number,$/;"	m	struct:__anon187	access:public
CAN_FilterMode	../inc/stm32f37x_can.h	/^  uint8_t CAN_FilterMode;            \/*!< Specifies the filter mode to be initialized.$/;"	m	struct:__anon187	access:public
CAN_FilterMode_IdList	../inc/stm32f37x_can.h	330;"	d
CAN_FilterMode_IdMask	../inc/stm32f37x_can.h	329;"	d
CAN_FilterNumber	../inc/stm32f37x_can.h	/^  uint8_t CAN_FilterNumber;          \/*!< Specifies the filter which will be initialized. It ranges from 0 to 13. *\/$/;"	m	struct:__anon187	access:public
CAN_FilterRegister_TypeDef	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^} CAN_FilterRegister_TypeDef;$/;"	t	typeref:struct:__anon144
CAN_FilterScale	../inc/stm32f37x_can.h	/^  uint8_t CAN_FilterScale;           \/*!< Specifies the filter scale.$/;"	m	struct:__anon187	access:public
CAN_FilterScale_16bit	../inc/stm32f37x_can.h	341;"	d
CAN_FilterScale_32bit	../inc/stm32f37x_can.h	342;"	d
CAN_Filter_FIFO0	../inc/stm32f37x_can.h	353;"	d
CAN_Filter_FIFO1	../inc/stm32f37x_can.h	354;"	d
CAN_GetFlagStatus	../inc/stm32f37x_can.h	/^FlagStatus CAN_GetFlagStatus(CAN_TypeDef* CANx, uint32_t CAN_FLAG);$/;"	p	signature:(CAN_TypeDef* CANx, uint32_t CAN_FLAG)
CAN_GetFlagStatus	../src/stm32f37x_can.c	/^FlagStatus CAN_GetFlagStatus(CAN_TypeDef* CANx, uint32_t CAN_FLAG)$/;"	f	signature:(CAN_TypeDef* CANx, uint32_t CAN_FLAG)
CAN_GetITStatus	../inc/stm32f37x_can.h	/^ITStatus CAN_GetITStatus(CAN_TypeDef* CANx, uint32_t CAN_IT);$/;"	p	signature:(CAN_TypeDef* CANx, uint32_t CAN_IT)
CAN_GetITStatus	../src/stm32f37x_can.c	/^ITStatus CAN_GetITStatus(CAN_TypeDef* CANx, uint32_t CAN_IT)$/;"	f	signature:(CAN_TypeDef* CANx, uint32_t CAN_IT)
CAN_GetLSBTransmitErrorCounter	../inc/stm32f37x_can.h	/^uint8_t CAN_GetLSBTransmitErrorCounter(CAN_TypeDef* CANx);$/;"	p	signature:(CAN_TypeDef* CANx)
CAN_GetLSBTransmitErrorCounter	../src/stm32f37x_can.c	/^uint8_t CAN_GetLSBTransmitErrorCounter(CAN_TypeDef* CANx)$/;"	f	signature:(CAN_TypeDef* CANx)
CAN_GetLastErrorCode	../inc/stm32f37x_can.h	/^uint8_t CAN_GetLastErrorCode(CAN_TypeDef* CANx);$/;"	p	signature:(CAN_TypeDef* CANx)
CAN_GetLastErrorCode	../src/stm32f37x_can.c	/^uint8_t CAN_GetLastErrorCode(CAN_TypeDef* CANx)$/;"	f	signature:(CAN_TypeDef* CANx)
CAN_GetReceiveErrorCounter	../inc/stm32f37x_can.h	/^uint8_t CAN_GetReceiveErrorCounter(CAN_TypeDef* CANx);$/;"	p	signature:(CAN_TypeDef* CANx)
CAN_GetReceiveErrorCounter	../src/stm32f37x_can.c	/^uint8_t CAN_GetReceiveErrorCounter(CAN_TypeDef* CANx)$/;"	f	signature:(CAN_TypeDef* CANx)
CAN_ID_EXT	../inc/stm32f37x_can.h	393;"	d
CAN_ID_STD	../inc/stm32f37x_can.h	392;"	d
CAN_IER_BOFIE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1435;"	d
CAN_IER_EPVIE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1434;"	d
CAN_IER_ERRIE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1437;"	d
CAN_IER_EWGIE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1433;"	d
CAN_IER_FFIE0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1428;"	d
CAN_IER_FFIE1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1431;"	d
CAN_IER_FMPIE0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1427;"	d
CAN_IER_FMPIE1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1430;"	d
CAN_IER_FOVIE0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1429;"	d
CAN_IER_FOVIE1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1432;"	d
CAN_IER_LECIE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1436;"	d
CAN_IER_SLKIE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1439;"	d
CAN_IER_TMEIE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1426;"	d
CAN_IER_WKUIE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1438;"	d
CAN_IRQHandler	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM0.s	/^CAN_IRQHandler$/;"	l
CAN_IRQHandler	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM3.s	/^CAN_IRQHandler$/;"	l
CAN_IRQHandler	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM4.s	/^CAN_IRQHandler$/;"	l
CAN_ITConfig	../inc/stm32f37x_can.h	/^void CAN_ITConfig(CAN_TypeDef* CANx, uint32_t CAN_IT, FunctionalState NewState);$/;"	p	signature:(CAN_TypeDef* CANx, uint32_t CAN_IT, FunctionalState NewState)
CAN_ITConfig	../src/stm32f37x_can.c	/^void CAN_ITConfig(CAN_TypeDef* CANx, uint32_t CAN_IT, FunctionalState NewState)$/;"	f	signature:(CAN_TypeDef* CANx, uint32_t CAN_IT, FunctionalState NewState)
CAN_IT_BOF	../inc/stm32f37x_can.h	553;"	d
CAN_IT_EPV	../inc/stm32f37x_can.h	552;"	d
CAN_IT_ERR	../inc/stm32f37x_can.h	555;"	d
CAN_IT_EWG	../inc/stm32f37x_can.h	551;"	d
CAN_IT_FF0	../inc/stm32f37x_can.h	540;"	d
CAN_IT_FF1	../inc/stm32f37x_can.h	543;"	d
CAN_IT_FMP0	../inc/stm32f37x_can.h	539;"	d
CAN_IT_FMP1	../inc/stm32f37x_can.h	542;"	d
CAN_IT_FOV0	../inc/stm32f37x_can.h	541;"	d
CAN_IT_FOV1	../inc/stm32f37x_can.h	544;"	d
CAN_IT_LEC	../inc/stm32f37x_can.h	554;"	d
CAN_IT_RQCP0	../inc/stm32f37x_can.h	558;"	d
CAN_IT_RQCP1	../inc/stm32f37x_can.h	559;"	d
CAN_IT_RQCP2	../inc/stm32f37x_can.h	560;"	d
CAN_IT_SLK	../inc/stm32f37x_can.h	548;"	d
CAN_IT_TME	../inc/stm32f37x_can.h	536;"	d
CAN_IT_WKU	../inc/stm32f37x_can.h	547;"	d
CAN_Id_Extended	../inc/stm32f37x_can.h	388;"	d
CAN_Id_Standard	../inc/stm32f37x_can.h	387;"	d
CAN_Init	../inc/stm32f37x_can.h	/^uint8_t CAN_Init(CAN_TypeDef* CANx, CAN_InitTypeDef* CAN_InitStruct);$/;"	p	signature:(CAN_TypeDef* CANx, CAN_InitTypeDef* CAN_InitStruct)
CAN_Init	../src/stm32f37x_can.c	/^uint8_t CAN_Init(CAN_TypeDef* CANx, CAN_InitTypeDef* CAN_InitStruct)$/;"	f	signature:(CAN_TypeDef* CANx, CAN_InitTypeDef* CAN_InitStruct)
CAN_InitStatus_Failed	../inc/stm32f37x_can.h	198;"	d
CAN_InitStatus_Success	../inc/stm32f37x_can.h	199;"	d
CAN_InitTypeDef	../inc/stm32f37x_can.h	/^} CAN_InitTypeDef;$/;"	t	typeref:struct:__anon186
CAN_MCR_ABOM	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1370;"	d
CAN_MCR_AWUM	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1369;"	d
CAN_MCR_INRQ	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1364;"	d
CAN_MCR_NART	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1368;"	d
CAN_MCR_RESET	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1372;"	d
CAN_MCR_RFLM	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1367;"	d
CAN_MCR_SLEEP	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1365;"	d
CAN_MCR_TTCM	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1371;"	d
CAN_MCR_TXFP	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1366;"	d
CAN_MODE_MASK	../src/stm32f37x_can.c	125;"	d	file:
CAN_MSR_ERRI	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1377;"	d
CAN_MSR_INAK	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1375;"	d
CAN_MSR_RX	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1383;"	d
CAN_MSR_RXM	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1381;"	d
CAN_MSR_SAMP	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1382;"	d
CAN_MSR_SLAK	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1376;"	d
CAN_MSR_SLAKI	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1379;"	d
CAN_MSR_TXM	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1380;"	d
CAN_MSR_WKUI	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1378;"	d
CAN_MessagePending	../inc/stm32f37x_can.h	/^uint8_t CAN_MessagePending(CAN_TypeDef* CANx, uint8_t FIFONumber);$/;"	p	signature:(CAN_TypeDef* CANx, uint8_t FIFONumber)
CAN_MessagePending	../src/stm32f37x_can.c	/^uint8_t CAN_MessagePending(CAN_TypeDef* CANx, uint8_t FIFONumber)$/;"	f	signature:(CAN_TypeDef* CANx, uint8_t FIFONumber)
CAN_Mode	../inc/stm32f37x_can.h	/^  uint8_t CAN_Mode;         \/*!< Specifies the CAN operating mode.$/;"	m	struct:__anon186	access:public
CAN_ModeStatus_Failed	../inc/stm32f37x_can.h	248;"	d
CAN_ModeStatus_Success	../inc/stm32f37x_can.h	249;"	d
CAN_Mode_LoopBack	../inc/stm32f37x_can.h	214;"	d
CAN_Mode_Normal	../inc/stm32f37x_can.h	213;"	d
CAN_Mode_Silent	../inc/stm32f37x_can.h	215;"	d
CAN_Mode_Silent_LoopBack	../inc/stm32f37x_can.h	216;"	d
CAN_NART	../inc/stm32f37x_can.h	/^  FunctionalState CAN_NART;  \/*!< Enable or disable the non-automatic retransmission mode.$/;"	m	struct:__anon186	access:public
CAN_NO_MB	../inc/stm32f37x_can.h	423;"	d
CAN_OperatingModeRequest	../inc/stm32f37x_can.h	/^uint8_t CAN_OperatingModeRequest(CAN_TypeDef* CANx, uint8_t CAN_OperatingMode);$/;"	p	signature:(CAN_TypeDef* CANx, uint8_t CAN_OperatingMode)
CAN_OperatingModeRequest	../src/stm32f37x_can.c	/^uint8_t CAN_OperatingModeRequest(CAN_TypeDef* CANx, uint8_t CAN_OperatingMode)$/;"	f	signature:(CAN_TypeDef* CANx, uint8_t CAN_OperatingMode)
CAN_OperatingMode_Initialization	../inc/stm32f37x_can.h	231;"	d
CAN_OperatingMode_Normal	../inc/stm32f37x_can.h	232;"	d
CAN_OperatingMode_Sleep	../inc/stm32f37x_can.h	233;"	d
CAN_Prescaler	../inc/stm32f37x_can.h	/^  uint16_t CAN_Prescaler;   \/*!< Specifies the length of a time quantum. $/;"	m	struct:__anon186	access:public
CAN_RDH0R_DATA4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1553;"	d
CAN_RDH0R_DATA5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1554;"	d
CAN_RDH0R_DATA6	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1555;"	d
CAN_RDH0R_DATA7	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1556;"	d
CAN_RDH1R_DATA4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1576;"	d
CAN_RDH1R_DATA5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1577;"	d
CAN_RDH1R_DATA6	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1578;"	d
CAN_RDH1R_DATA7	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1579;"	d
CAN_RDL0R_DATA0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1547;"	d
CAN_RDL0R_DATA1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1548;"	d
CAN_RDL0R_DATA2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1549;"	d
CAN_RDL0R_DATA3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1550;"	d
CAN_RDL1R_DATA0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1570;"	d
CAN_RDL1R_DATA1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1571;"	d
CAN_RDL1R_DATA2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1572;"	d
CAN_RDL1R_DATA3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1573;"	d
CAN_RDT0R_DLC	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1542;"	d
CAN_RDT0R_FMI	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1543;"	d
CAN_RDT0R_TIME	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1544;"	d
CAN_RDT1R_DLC	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1565;"	d
CAN_RDT1R_FMI	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1566;"	d
CAN_RDT1R_TIME	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1567;"	d
CAN_RF0R_FMP0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1414;"	d
CAN_RF0R_FOVR0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1416;"	d
CAN_RF0R_FULL0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1415;"	d
CAN_RF0R_RFOM0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1417;"	d
CAN_RF1R_FMP1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1420;"	d
CAN_RF1R_FOVR1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1422;"	d
CAN_RF1R_FULL1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1421;"	d
CAN_RF1R_RFOM1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1423;"	d
CAN_RFLM	../inc/stm32f37x_can.h	/^  FunctionalState CAN_RFLM;  \/*!< Enable or disable the Receive FIFO Locked mode.$/;"	m	struct:__anon186	access:public
CAN_RI0R_EXID	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1538;"	d
CAN_RI0R_IDE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1537;"	d
CAN_RI0R_RTR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1536;"	d
CAN_RI0R_STID	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1539;"	d
CAN_RI1R_EXID	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1561;"	d
CAN_RI1R_IDE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1560;"	d
CAN_RI1R_RTR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1559;"	d
CAN_RI1R_STID	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1562;"	d
CAN_RTR_DATA	../inc/stm32f37x_can.h	405;"	d
CAN_RTR_Data	../inc/stm32f37x_can.h	401;"	d
CAN_RTR_REMOTE	../inc/stm32f37x_can.h	406;"	d
CAN_RTR_Remote	../inc/stm32f37x_can.h	402;"	d
CAN_Receive	../inc/stm32f37x_can.h	/^void CAN_Receive(CAN_TypeDef* CANx, uint8_t FIFONumber, CanRxMsg* RxMessage);$/;"	p	signature:(CAN_TypeDef* CANx, uint8_t FIFONumber, CanRxMsg* RxMessage)
CAN_Receive	../src/stm32f37x_can.c	/^void CAN_Receive(CAN_TypeDef* CANx, uint8_t FIFONumber, CanRxMsg* RxMessage)$/;"	f	signature:(CAN_TypeDef* CANx, uint8_t FIFONumber, CanRxMsg* RxMessage)
CAN_SJW	../inc/stm32f37x_can.h	/^  uint8_t CAN_SJW;          \/*!< Specifies the maximum number of time quanta $/;"	m	struct:__anon186	access:public
CAN_SJW_1tq	../inc/stm32f37x_can.h	257;"	d
CAN_SJW_2tq	../inc/stm32f37x_can.h	258;"	d
CAN_SJW_3tq	../inc/stm32f37x_can.h	259;"	d
CAN_SJW_4tq	../inc/stm32f37x_can.h	260;"	d
CAN_SlaveStartBank	../inc/stm32f37x_can.h	/^void CAN_SlaveStartBank(uint8_t CAN_BankNumber); $/;"	p	signature:(uint8_t CAN_BankNumber)
CAN_SlaveStartBank	../src/stm32f37x_can.c	/^void CAN_SlaveStartBank(uint8_t CAN_BankNumber) $/;"	f	signature:(uint8_t CAN_BankNumber)
CAN_Sleep	../inc/stm32f37x_can.h	/^uint8_t CAN_Sleep(CAN_TypeDef* CANx);$/;"	p	signature:(CAN_TypeDef* CANx)
CAN_Sleep	../src/stm32f37x_can.c	/^uint8_t CAN_Sleep(CAN_TypeDef* CANx)$/;"	f	signature:(CAN_TypeDef* CANx)
CAN_Sleep_Failed	../inc/stm32f37x_can.h	442;"	d
CAN_Sleep_Ok	../inc/stm32f37x_can.h	443;"	d
CAN_StructInit	../inc/stm32f37x_can.h	/^void CAN_StructInit(CAN_InitTypeDef* CAN_InitStruct);$/;"	p	signature:(CAN_InitTypeDef* CAN_InitStruct)
CAN_StructInit	../src/stm32f37x_can.c	/^void CAN_StructInit(CAN_InitTypeDef* CAN_InitStruct)$/;"	f	signature:(CAN_InitTypeDef* CAN_InitStruct)
CAN_TDH0R_DATA4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1482;"	d
CAN_TDH0R_DATA5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1483;"	d
CAN_TDH0R_DATA6	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1484;"	d
CAN_TDH0R_DATA7	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1485;"	d
CAN_TDH1R_DATA4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1506;"	d
CAN_TDH1R_DATA5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1507;"	d
CAN_TDH1R_DATA6	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1508;"	d
CAN_TDH1R_DATA7	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1509;"	d
CAN_TDH2R_DATA4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1530;"	d
CAN_TDH2R_DATA5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1531;"	d
CAN_TDH2R_DATA6	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1532;"	d
CAN_TDH2R_DATA7	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1533;"	d
CAN_TDL0R_DATA0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1476;"	d
CAN_TDL0R_DATA1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1477;"	d
CAN_TDL0R_DATA2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1478;"	d
CAN_TDL0R_DATA3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1479;"	d
CAN_TDL1R_DATA0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1500;"	d
CAN_TDL1R_DATA1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1501;"	d
CAN_TDL1R_DATA2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1502;"	d
CAN_TDL1R_DATA3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1503;"	d
CAN_TDL2R_DATA0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1524;"	d
CAN_TDL2R_DATA1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1525;"	d
CAN_TDL2R_DATA2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1526;"	d
CAN_TDL2R_DATA3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1527;"	d
CAN_TDT0R_DLC	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1471;"	d
CAN_TDT0R_TGT	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1472;"	d
CAN_TDT0R_TIME	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1473;"	d
CAN_TDT1R_DLC	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1495;"	d
CAN_TDT1R_TGT	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1496;"	d
CAN_TDT1R_TIME	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1497;"	d
CAN_TDT2R_DLC	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1519;"	d
CAN_TDT2R_TGT	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1520;"	d
CAN_TDT2R_TIME	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1521;"	d
CAN_TI0R_EXID	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1467;"	d
CAN_TI0R_IDE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1466;"	d
CAN_TI0R_RTR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1465;"	d
CAN_TI0R_STID	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1468;"	d
CAN_TI0R_TXRQ	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1464;"	d
CAN_TI1R_EXID	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1491;"	d
CAN_TI1R_IDE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1490;"	d
CAN_TI1R_RTR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1489;"	d
CAN_TI1R_STID	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1492;"	d
CAN_TI1R_TXRQ	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1488;"	d
CAN_TI2R_EXID	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1515;"	d
CAN_TI2R_IDE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1514;"	d
CAN_TI2R_RTR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1513;"	d
CAN_TI2R_STID	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1516;"	d
CAN_TI2R_TXRQ	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1512;"	d
CAN_TSR_ABRQ0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1390;"	d
CAN_TSR_ABRQ1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1395;"	d
CAN_TSR_ABRQ2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1400;"	d
CAN_TSR_ALST0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1388;"	d
CAN_TSR_ALST1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1393;"	d
CAN_TSR_ALST2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1398;"	d
CAN_TSR_CODE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1401;"	d
CAN_TSR_LOW	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1408;"	d
CAN_TSR_LOW0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1409;"	d
CAN_TSR_LOW1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1410;"	d
CAN_TSR_LOW2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1411;"	d
CAN_TSR_RQCP0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1386;"	d
CAN_TSR_RQCP1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1391;"	d
CAN_TSR_RQCP2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1396;"	d
CAN_TSR_TERR0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1389;"	d
CAN_TSR_TERR1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1394;"	d
CAN_TSR_TERR2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1399;"	d
CAN_TSR_TME	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1403;"	d
CAN_TSR_TME0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1404;"	d
CAN_TSR_TME1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1405;"	d
CAN_TSR_TME2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1406;"	d
CAN_TSR_TXOK0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1387;"	d
CAN_TSR_TXOK1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1392;"	d
CAN_TSR_TXOK2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1397;"	d
CAN_TTCM	../inc/stm32f37x_can.h	/^  FunctionalState CAN_TTCM; \/*!< Enable or disable the time triggered communication mode.$/;"	m	struct:__anon186	access:public
CAN_TTComModeCmd	../inc/stm32f37x_can.h	/^void CAN_TTComModeCmd(CAN_TypeDef* CANx, FunctionalState NewState);$/;"	p	signature:(CAN_TypeDef* CANx, FunctionalState NewState)
CAN_TTComModeCmd	../src/stm32f37x_can.c	/^void CAN_TTComModeCmd(CAN_TypeDef* CANx, FunctionalState NewState)$/;"	f	signature:(CAN_TypeDef* CANx, FunctionalState NewState)
CAN_TXFP	../inc/stm32f37x_can.h	/^  FunctionalState CAN_TXFP;  \/*!< Enable or disable the transmit FIFO priority.$/;"	m	struct:__anon186	access:public
CAN_TXMAILBOX_0	../src/stm32f37x_can.c	121;"	d	file:
CAN_TXMAILBOX_1	../src/stm32f37x_can.c	122;"	d	file:
CAN_TXMAILBOX_2	../src/stm32f37x_can.c	123;"	d	file:
CAN_Transmit	../inc/stm32f37x_can.h	/^uint8_t CAN_Transmit(CAN_TypeDef* CANx, CanTxMsg* TxMessage);$/;"	p	signature:(CAN_TypeDef* CANx, CanTxMsg* TxMessage)
CAN_Transmit	../src/stm32f37x_can.c	/^uint8_t CAN_Transmit(CAN_TypeDef* CANx, CanTxMsg* TxMessage)$/;"	f	signature:(CAN_TypeDef* CANx, CanTxMsg* TxMessage)
CAN_TransmitStatus	../inc/stm32f37x_can.h	/^uint8_t CAN_TransmitStatus(CAN_TypeDef* CANx, uint8_t TransmitMailbox);$/;"	p	signature:(CAN_TypeDef* CANx, uint8_t TransmitMailbox)
CAN_TransmitStatus	../src/stm32f37x_can.c	/^uint8_t CAN_TransmitStatus(CAN_TypeDef* CANx, uint8_t TransmitMailbox)$/;"	f	signature:(CAN_TypeDef* CANx, uint8_t TransmitMailbox)
CAN_TxMailBox_TypeDef	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^} CAN_TxMailBox_TypeDef;$/;"	t	typeref:struct:__anon142
CAN_TxStatus_Failed	../inc/stm32f37x_can.h	414;"	d
CAN_TxStatus_NoMailBox	../inc/stm32f37x_can.h	417;"	d
CAN_TxStatus_Ok	../inc/stm32f37x_can.h	415;"	d
CAN_TxStatus_Pending	../inc/stm32f37x_can.h	416;"	d
CAN_TypeDef	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^} CAN_TypeDef;$/;"	t	typeref:struct:__anon145
CAN_WakeUp	../inc/stm32f37x_can.h	/^uint8_t CAN_WakeUp(CAN_TypeDef* CANx);$/;"	p	signature:(CAN_TypeDef* CANx)
CAN_WakeUp	../src/stm32f37x_can.c	/^uint8_t CAN_WakeUp(CAN_TypeDef* CANx)$/;"	f	signature:(CAN_TypeDef* CANx)
CAN_WakeUp_Failed	../inc/stm32f37x_can.h	455;"	d
CAN_WakeUp_Ok	../inc/stm32f37x_can.h	456;"	d
CC	../Makefile	/^CC=arm-none-eabi-gcc$/;"	m
CC	../QP_BOOM/Makefile	/^CC = arm-none-eabi-gcc$/;"	m
CC	../QP_TEST/Makefile	/^CC = arm-none-eabi-gcc$/;"	m
CC	../i2s/Makefile	/^CC = arm-none-eabi-gcc$/;"	m
CC	../i2s_master/Makefile	/^CC = arm-none-eabi-gcc$/;"	m
CC	../tim_adc/Makefile	/^CC = arm-none-eabi-gcc$/;"	m
CCER	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint16_t CCER;        \/*!< TIM capture\/compare enable register, Address offset: 0x20 *\/$/;"	m	struct:__anon165	access:public
CCER_CCE_SET	../src/stm32f37x_tim.c	135;"	d	file:
CCER_CCNE_SET	../src/stm32f37x_tim.c	136;"	d	file:
CCMR1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint16_t CCMR1;       \/*!< TIM capture\/compare mode register 1, Address offset: 0x18 *\/$/;"	m	struct:__anon165	access:public
CCMR2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint16_t CCMR2;       \/*!< TIM capture\/compare mode register 2, Address offset: 0x1C *\/$/;"	m	struct:__anon165	access:public
CCMR_OFFSET	../src/stm32f37x_tim.c	134;"	d	file:
CCR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CCR;          \/*!< DMA channel x configuration register                                           *\/$/;"	m	struct:__anon151	access:public
CCR	../CMSIS/Include/core_cm0.h	/^  __IO uint32_t CCR;                     \/*!< Offset: 0x014 (R\/W)  Configuration Control Register                        *\/$/;"	m	struct:__anon136	access:public
CCR	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t CCR;                     \/*!< Offset: 0x014 (R\/W)  Configuration Control Register                        *\/$/;"	m	struct:__anon16	access:public
CCR	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t CCR;                     \/*!< Offset: 0x014 (R\/W)  Configuration Control Register                        *\/$/;"	m	struct:__anon86	access:public
CCR	../CMSIS/Include/core_sc000.h	/^  __IO uint32_t CCR;                     \/*!< Offset: 0x014 (R\/W)  Configuration Control Register                        *\/$/;"	m	struct:__anon105	access:public
CCR	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t CCR;                     \/*!< Offset: 0x014 (R\/W)  Configuration Control Register                        *\/$/;"	m	struct:__anon118	access:public
CCR1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CCR1;        \/*!< TIM capture\/compare register 1,      Address offset: 0x34 *\/$/;"	m	struct:__anon165	access:public
CCR2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CCR2;        \/*!< TIM capture\/compare register 2,      Address offset: 0x38 *\/$/;"	m	struct:__anon165	access:public
CCR3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CCR3;        \/*!< TIM capture\/compare register 3,      Address offset: 0x3C *\/$/;"	m	struct:__anon165	access:public
CCR4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CCR4;        \/*!< TIM capture\/compare register 4,      Address offset: 0x40 *\/$/;"	m	struct:__anon165	access:public
CCR_CLEAR_MASK	../src/stm32f37x_dma.c	85;"	d	file:
CEC	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	951;"	d
CECCLK_Frequency	../inc/stm32f37x_rcc.h	/^  uint32_t CECCLK_Frequency;$/;"	m	struct:__anon183	access:public
CECEN_BitNumber	../src/stm32f37x_cec.c	116;"	d	file:
CEC_BASE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	873;"	d
CEC_BRDNoGen	../inc/stm32f37x_cec.h	/^  uint32_t CEC_BRDNoGen;           \/*!< Specifies the CEC Broadcast Error generation.$/;"	m	struct:__anon203	access:public
CEC_BRDNoGen_Off	../inc/stm32f37x_cec.h	165;"	d
CEC_BRDNoGen_On	../inc/stm32f37x_cec.h	166;"	d
CEC_BitRisingError	../inc/stm32f37x_cec.h	/^  uint32_t CEC_BitRisingError;     \/*!< Specifies the CEC Bit Rising Error generation.$/;"	m	struct:__anon203	access:public
CEC_BitRisingError_Off	../inc/stm32f37x_cec.h	128;"	d
CEC_BitRisingError_On	../inc/stm32f37x_cec.h	129;"	d
CEC_CFGR_BRDNOGEN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3578;"	d
CEC_CFGR_BREGEN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3575;"	d
CEC_CFGR_BRESTP	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3574;"	d
CEC_CFGR_LREGEN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3576;"	d
CEC_CFGR_LSTN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3580;"	d
CEC_CFGR_OAR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3579;"	d
CEC_CFGR_RXTOL	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3573;"	d
CEC_CFGR_SFT	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3572;"	d
CEC_CFGR_SFTOPT	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3577;"	d
CEC_CR_CECEN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3567;"	d
CEC_CR_TXEOM	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3569;"	d
CEC_CR_TXSOM	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3568;"	d
CEC_ClearFlag	../inc/stm32f37x_cec.h	/^void CEC_ClearFlag(uint16_t CEC_FLAG);$/;"	p	signature:(uint16_t CEC_FLAG)
CEC_ClearFlag	../src/stm32f37x_cec.c	/^void CEC_ClearFlag(uint16_t CEC_FLAG)$/;"	f	signature:(uint16_t CEC_FLAG)
CEC_ClearITPendingBit	../inc/stm32f37x_cec.h	/^void CEC_ClearITPendingBit(uint16_t CEC_IT);$/;"	p	signature:(uint16_t CEC_IT)
CEC_ClearITPendingBit	../src/stm32f37x_cec.c	/^void CEC_ClearITPendingBit(uint16_t CEC_IT)$/;"	f	signature:(uint16_t CEC_IT)
CEC_Cmd	../inc/stm32f37x_cec.h	/^void CEC_Cmd(FunctionalState NewState);$/;"	p	signature:(FunctionalState NewState)
CEC_Cmd	../src/stm32f37x_cec.c	/^void CEC_Cmd(FunctionalState NewState)$/;"	f	signature:(FunctionalState NewState)
CEC_DeInit	../inc/stm32f37x_cec.h	/^void CEC_DeInit(void);$/;"	p	signature:(void)
CEC_DeInit	../src/stm32f37x_cec.c	/^void CEC_DeInit(void)$/;"	f	signature:(void)
CEC_EndOfMessage	../inc/stm32f37x_cec.h	/^void CEC_EndOfMessage(void);$/;"	p	signature:(void)
CEC_EndOfMessage	../src/stm32f37x_cec.c	/^void CEC_EndOfMessage(void)$/;"	f	signature:(void)
CEC_FLAG_ARBLST	../inc/stm32f37x_cec.h	227;"	d
CEC_FLAG_BRE	../inc/stm32f37x_cec.h	231;"	d
CEC_FLAG_LBPE	../inc/stm32f37x_cec.h	229;"	d
CEC_FLAG_RXACKE	../inc/stm32f37x_cec.h	228;"	d
CEC_FLAG_RXBR	../inc/stm32f37x_cec.h	234;"	d
CEC_FLAG_RXEND	../inc/stm32f37x_cec.h	233;"	d
CEC_FLAG_RXOVR	../inc/stm32f37x_cec.h	232;"	d
CEC_FLAG_SBPE	../inc/stm32f37x_cec.h	230;"	d
CEC_FLAG_TXACKE	../inc/stm32f37x_cec.h	222;"	d
CEC_FLAG_TXBR	../inc/stm32f37x_cec.h	226;"	d
CEC_FLAG_TXEND	../inc/stm32f37x_cec.h	225;"	d
CEC_FLAG_TXERR	../inc/stm32f37x_cec.h	223;"	d
CEC_FLAG_TXUDR	../inc/stm32f37x_cec.h	224;"	d
CEC_GetFlagStatus	../inc/stm32f37x_cec.h	/^FlagStatus CEC_GetFlagStatus(uint16_t CEC_FLAG);$/;"	p	signature:(uint16_t CEC_FLAG)
CEC_GetFlagStatus	../src/stm32f37x_cec.c	/^FlagStatus CEC_GetFlagStatus(uint16_t CEC_FLAG) $/;"	f	signature:(uint16_t CEC_FLAG)
CEC_GetITStatus	../inc/stm32f37x_cec.h	/^ITStatus CEC_GetITStatus(uint16_t CEC_IT);$/;"	p	signature:(uint16_t CEC_IT)
CEC_GetITStatus	../src/stm32f37x_cec.c	/^ITStatus CEC_GetITStatus(uint16_t CEC_IT)$/;"	f	signature:(uint16_t CEC_IT)
CEC_IER_ARBLSTIE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3611;"	d
CEC_IER_BREIEIE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3607;"	d
CEC_IER_LBPEIE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3609;"	d
CEC_IER_RXACKEIE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3610;"	d
CEC_IER_RXBRIE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3604;"	d
CEC_IER_RXENDIE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3605;"	d
CEC_IER_RXOVRIE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3606;"	d
CEC_IER_SBPEIE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3608;"	d
CEC_IER_TXACKEIE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3616;"	d
CEC_IER_TXBRIE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3612;"	d
CEC_IER_TXENDIE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3613;"	d
CEC_IER_TXERRIE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3615;"	d
CEC_IER_TXUDRIE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3614;"	d
CEC_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/arm/startup_stm32f37x.s	/^CEC_IRQHandler                                $/;"	l
CEC_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/iar/startup_stm32f37x.s	/^CEC_IRQHandler  $/;"	l
CEC_IRQn	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  CEC_IRQn                    = 42,     \/*!< CEC Interrupt                                                     *\/    $/;"	e	enum:IRQn
CEC_ISR_ARBLST	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3596;"	d
CEC_ISR_BRE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3592;"	d
CEC_ISR_LBPE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3594;"	d
CEC_ISR_RXACKE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3595;"	d
CEC_ISR_RXBR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3589;"	d
CEC_ISR_RXEND	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3590;"	d
CEC_ISR_RXOVR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3591;"	d
CEC_ISR_SBPE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3593;"	d
CEC_ISR_TXACKE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3601;"	d
CEC_ISR_TXBR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3597;"	d
CEC_ISR_TXEND	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3598;"	d
CEC_ISR_TXERR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3600;"	d
CEC_ISR_TXUDR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3599;"	d
CEC_ITConfig	../inc/stm32f37x_cec.h	/^void CEC_ITConfig(uint16_t CEC_IT, FunctionalState NewState);$/;"	p	signature:(uint16_t CEC_IT, FunctionalState NewState)
CEC_ITConfig	../src/stm32f37x_cec.c	/^void CEC_ITConfig(uint16_t CEC_IT, FunctionalState NewState)$/;"	f	signature:(uint16_t CEC_IT, FunctionalState NewState)
CEC_IT_ARBLST	../inc/stm32f37x_cec.h	191;"	d
CEC_IT_BRE	../inc/stm32f37x_cec.h	195;"	d
CEC_IT_LBPE	../inc/stm32f37x_cec.h	193;"	d
CEC_IT_RXACKE	../inc/stm32f37x_cec.h	192;"	d
CEC_IT_RXBR	../inc/stm32f37x_cec.h	198;"	d
CEC_IT_RXEND	../inc/stm32f37x_cec.h	197;"	d
CEC_IT_RXOVR	../inc/stm32f37x_cec.h	196;"	d
CEC_IT_SBPE	../inc/stm32f37x_cec.h	194;"	d
CEC_IT_TXACKE	../inc/stm32f37x_cec.h	186;"	d
CEC_IT_TXBR	../inc/stm32f37x_cec.h	190;"	d
CEC_IT_TXEND	../inc/stm32f37x_cec.h	189;"	d
CEC_IT_TXERR	../inc/stm32f37x_cec.h	187;"	d
CEC_IT_TXUDR	../inc/stm32f37x_cec.h	188;"	d
CEC_Init	../inc/stm32f37x_cec.h	/^void CEC_Init(CEC_InitTypeDef* CEC_InitStruct);$/;"	p	signature:(CEC_InitTypeDef* CEC_InitStruct)
CEC_Init	../src/stm32f37x_cec.c	/^void CEC_Init(CEC_InitTypeDef* CEC_InitStruct)$/;"	f	signature:(CEC_InitTypeDef* CEC_InitStruct)
CEC_InitTypeDef	../inc/stm32f37x_cec.h	/^}CEC_InitTypeDef;$/;"	t	typeref:struct:__anon203
CEC_ListenModeCmd	../inc/stm32f37x_cec.h	/^void CEC_ListenModeCmd(FunctionalState NewState);$/;"	p	signature:(FunctionalState NewState)
CEC_ListenModeCmd	../src/stm32f37x_cec.c	/^void CEC_ListenModeCmd(FunctionalState NewState)$/;"	f	signature:(FunctionalState NewState)
CEC_LongBitPeriodError	../inc/stm32f37x_cec.h	/^  uint32_t CEC_LongBitPeriodError; \/*!< Specifies the CEC Long Bit Error generation.$/;"	m	struct:__anon203	access:public
CEC_LongBitPeriodError_Off	../inc/stm32f37x_cec.h	140;"	d
CEC_LongBitPeriodError_On	../inc/stm32f37x_cec.h	141;"	d
CEC_OFFSET	../src/stm32f37x_cec.c	111;"	d	file:
CEC_OwnAddressClear	../inc/stm32f37x_cec.h	/^void CEC_OwnAddressClear(void);$/;"	p	signature:(void)
CEC_OwnAddressClear	../src/stm32f37x_cec.c	/^void CEC_OwnAddressClear(void)$/;"	f	signature:(void)
CEC_OwnAddressConfig	../inc/stm32f37x_cec.h	/^void CEC_OwnAddressConfig(uint8_t CEC_OwnAddress);$/;"	p	signature:(uint8_t CEC_OwnAddress)
CEC_OwnAddressConfig	../src/stm32f37x_cec.c	/^void CEC_OwnAddressConfig(uint8_t CEC_OwnAddress)$/;"	f	signature:(uint8_t CEC_OwnAddress)
CEC_ReceiveData	../inc/stm32f37x_cec.h	/^uint8_t CEC_ReceiveData(void);$/;"	p	signature:(void)
CEC_ReceiveData	../src/stm32f37x_cec.c	/^uint8_t CEC_ReceiveData(void)$/;"	f	signature:(void)
CEC_RxTolerance	../inc/stm32f37x_cec.h	/^  uint32_t CEC_RxTolerance;        \/*!< Specifies the CEC Reception Tolerance.$/;"	m	struct:__anon203	access:public
CEC_RxTolerance_Extended	../inc/stm32f37x_cec.h	105;"	d
CEC_RxTolerance_Standard	../inc/stm32f37x_cec.h	104;"	d
CEC_SFTOption	../inc/stm32f37x_cec.h	/^  uint32_t CEC_SFTOption;          \/*!< Specifies the CEC Signal Free Time option.$/;"	m	struct:__anon203	access:public
CEC_SFTOption_Off	../inc/stm32f37x_cec.h	152;"	d
CEC_SFTOption_On	../inc/stm32f37x_cec.h	153;"	d
CEC_SendData	../inc/stm32f37x_cec.h	/^void CEC_SendData(uint8_t Data);$/;"	p	signature:(uint8_t Data)
CEC_SendData	../src/stm32f37x_cec.c	/^void CEC_SendData(uint8_t Data)$/;"	f	signature:(uint8_t Data)
CEC_SignalFreeTime	../inc/stm32f37x_cec.h	/^  uint32_t CEC_SignalFreeTime;     \/*!< Specifies the CEC Signal Free Time configuration.$/;"	m	struct:__anon203	access:public
CEC_SignalFreeTime_1T	../inc/stm32f37x_cec.h	81;"	d
CEC_SignalFreeTime_2T	../inc/stm32f37x_cec.h	82;"	d
CEC_SignalFreeTime_3T	../inc/stm32f37x_cec.h	83;"	d
CEC_SignalFreeTime_4T	../inc/stm32f37x_cec.h	84;"	d
CEC_SignalFreeTime_5T	../inc/stm32f37x_cec.h	85;"	d
CEC_SignalFreeTime_6T	../inc/stm32f37x_cec.h	86;"	d
CEC_SignalFreeTime_7T	../inc/stm32f37x_cec.h	87;"	d
CEC_SignalFreeTime_Standard	../inc/stm32f37x_cec.h	80;"	d
CEC_StartOfMessage	../inc/stm32f37x_cec.h	/^void CEC_StartOfMessage(void);$/;"	p	signature:(void)
CEC_StartOfMessage	../src/stm32f37x_cec.c	/^void CEC_StartOfMessage(void)$/;"	f	signature:(void)
CEC_StopReception	../inc/stm32f37x_cec.h	/^  uint32_t CEC_StopReception;      \/*!< Specifies the CEC Stop Reception.$/;"	m	struct:__anon203	access:public
CEC_StopReception_Off	../inc/stm32f37x_cec.h	116;"	d
CEC_StopReception_On	../inc/stm32f37x_cec.h	117;"	d
CEC_StructInit	../inc/stm32f37x_cec.h	/^void CEC_StructInit(CEC_InitTypeDef* CEC_InitStruct);$/;"	p	signature:(CEC_InitTypeDef* CEC_InitStruct)
CEC_StructInit	../src/stm32f37x_cec.c	/^void CEC_StructInit(CEC_InitTypeDef* CEC_InitStruct)$/;"	f	signature:(CEC_InitTypeDef* CEC_InitStruct)
CEC_TXDR_RXD	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3586;"	d
CEC_TXDR_TXD	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3583;"	d
CEC_TypeDef	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^}CEC_TypeDef;$/;"	t	typeref:struct:__anon146
CFGR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CFGR;         \/*!< CEC configuration register,        Address offset:0x04 *\/$/;"	m	struct:__anon146	access:public
CFGR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CFGR;       \/*!< RCC clock configuration register,                            Address offset: 0x04 *\/$/;"	m	struct:__anon161	access:public
CFGR1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CFGR1;       \/*!< SYSCFG configuration register 1,                      Address offset: 0x00 *\/$/;"	m	struct:__anon157	access:public
CFGR1_CLEAR_MASK	../src/stm32f37x_syscfg.c	62;"	d	file:
CFGR2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CFGR2;       \/*!< SYSCFG configuration register 2,                      Address offset: 0x18 *\/$/;"	m	struct:__anon157	access:public
CFGR2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CFGR2;      \/*!< RCC clock configuration register 2,                          Address offset: 0x2C *\/$/;"	m	struct:__anon161	access:public
CFGR3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CFGR3;      \/*!< RCC clock configuration register 3,                          Address offset: 0x30 *\/ $/;"	m	struct:__anon161	access:public
CFGR_BYTE3_ADDRESS	../src/stm32f37x_rcc.c	118;"	d	file:
CFGR_CLEAR_MASK	../src/stm32f37x_cec.c	108;"	d	file:
CFGR_LSTN_BB	../src/stm32f37x_cec.c	131;"	d	file:
CFGR_OFFSET	../src/stm32f37x_cec.c	129;"	d	file:
CFGR_OFFSET	../src/stm32f37x_rcc.c	91;"	d	file:
CFGR_USBPRE_BB	../src/stm32f37x_rcc.c	93;"	d	file:
CFLAGS	../Makefile	/^CFLAGS  = -g -O2 -Wall$/;"	m
CFLAGS	../QP_BOOM/Makefile	/^CFLAGS = -g -c -O2 -T STM32_FLASH.ld $(INCDIR) $/;"	m
CFLAGS	../QP_TEST/Makefile	/^CFLAGS = -g -c -O2 -T STM32_FLASH.ld $(INCDIR) $/;"	m
CFLAGS	../i2s/Makefile	/^CFLAGS = -g -c -O2 -T STM32_FLASH.ld $(INCDIR) $/;"	m
CFLAGS	../i2s_master/Makefile	/^CFLAGS = -g -c -O2 -T STM32_FLASH.ld $(INCDIR) $/;"	m
CFLAGS	../tim_adc/Makefile	/^CFLAGS = -g -c -O2 -T STM32_FLASH.ld $(INCDIR) $/;"	m
CFR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CFR;  \/*!< WWDG Configuration register, Address offset: 0x04 *\/$/;"	m	struct:__anon168	access:public
CFR_EWI_BB	../src/stm32f37x_wwdg.c	107;"	d	file:
CFR_OFFSET	../src/stm32f37x_wwdg.c	105;"	d	file:
CFR_WDGTB_MASK	../src/stm32f37x_wwdg.c	112;"	d	file:
CFR_W_MASK	../src/stm32f37x_wwdg.c	113;"	d	file:
CFSR	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t CFSR;                    \/*!< Offset: 0x028 (R\/W)  Configurable Fault Status Register                    *\/$/;"	m	struct:__anon16	access:public
CFSR	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t CFSR;                    \/*!< Offset: 0x028 (R\/W)  Configurable Fault Status Register                    *\/$/;"	m	struct:__anon86	access:public
CFSR	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t CFSR;                    \/*!< Offset: 0x028 (R\/W)  Configurable Fault Status Register                    *\/$/;"	m	struct:__anon118	access:public
CHLCD_IRQHandler	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM0.s	/^CHLCD_IRQHandler$/;"	l
CHLCD_IRQHandler	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM3.s	/^CHLCD_IRQHandler$/;"	l
CHLCD_IRQHandler	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM4.s	/^CHLCD_IRQHandler$/;"	l
CIR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CIR;        \/*!< RCC clock interrupt register,                                Address offset: 0x08 *\/$/;"	m	struct:__anon161	access:public
CIR_BYTE2_ADDRESS	../src/stm32f37x_rcc.c	121;"	d	file:
CIR_BYTE3_ADDRESS	../src/stm32f37x_rcc.c	124;"	d	file:
CLAIMCLR	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t CLAIMCLR;                \/*!< Offset: 0xFA4 (R\/W)  Claim tag clear *\/$/;"	m	struct:__anon22	access:public
CLAIMCLR	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t CLAIMCLR;                \/*!< Offset: 0xFA4 (R\/W)  Claim tag clear *\/$/;"	m	struct:__anon92	access:public
CLAIMCLR	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t CLAIMCLR;                \/*!< Offset: 0xFA4 (R\/W)  Claim tag clear *\/$/;"	m	struct:__anon124	access:public
CLAIMSET	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t CLAIMSET;                \/*!< Offset: 0xFA0 (R\/W)  Claim tag set *\/$/;"	m	struct:__anon22	access:public
CLAIMSET	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t CLAIMSET;                \/*!< Offset: 0xFA0 (R\/W)  Claim tag set *\/$/;"	m	struct:__anon92	access:public
CLAIMSET	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t CLAIMSET;                \/*!< Offset: 0xFA0 (R\/W)  Claim tag set *\/$/;"	m	struct:__anon124	access:public
CLCD_IRQHandler	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM0.s	/^CLCD_IRQHandler$/;"	l
CLCD_IRQHandler	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM3.s	/^CLCD_IRQHandler$/;"	l
CLCD_IRQHandler	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM4.s	/^CLCD_IRQHandler$/;"	l
CLEAR_BIT	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5408;"	d
CLEAR_REG	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5412;"	d
CLRISR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CLRISR;       \/*!< SDADC clear interrupt and status register,       Address offset: 0x0C *\/$/;"	m	struct:__anon163	access:public
CMAR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CMAR;         \/*!< DMA channel x memory address register                                          *\/$/;"	m	struct:__anon151	access:public
CNDTR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CNDTR;        \/*!< DMA channel x number of data register                                          *\/$/;"	m	struct:__anon151	access:public
CNT	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CNT;         \/*!< TIM counter register,                Address offset: 0x24 *\/$/;"	m	struct:__anon165	access:public
COMP	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	952;"	d
COMP0	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t COMP0;                   \/*!< Offset: 0x020 (R\/W)  Comparator Register 0                     *\/$/;"	m	struct:__anon21	access:public
COMP0	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t COMP0;                   \/*!< Offset: 0x020 (R\/W)  Comparator Register 0                     *\/$/;"	m	struct:__anon91	access:public
COMP0	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t COMP0;                   \/*!< Offset: 0x020 (R\/W)  Comparator Register 0                     *\/$/;"	m	struct:__anon123	access:public
COMP1	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t COMP1;                   \/*!< Offset: 0x030 (R\/W)  Comparator Register 1                     *\/$/;"	m	struct:__anon21	access:public
COMP1	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t COMP1;                   \/*!< Offset: 0x030 (R\/W)  Comparator Register 1                     *\/$/;"	m	struct:__anon91	access:public
COMP1	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t COMP1;                   \/*!< Offset: 0x030 (R\/W)  Comparator Register 1                     *\/$/;"	m	struct:__anon123	access:public
COMP2	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t COMP2;                   \/*!< Offset: 0x040 (R\/W)  Comparator Register 2                     *\/$/;"	m	struct:__anon21	access:public
COMP2	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t COMP2;                   \/*!< Offset: 0x040 (R\/W)  Comparator Register 2                     *\/$/;"	m	struct:__anon91	access:public
COMP2	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t COMP2;                   \/*!< Offset: 0x040 (R\/W)  Comparator Register 2                     *\/$/;"	m	struct:__anon123	access:public
COMP3	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t COMP3;                   \/*!< Offset: 0x050 (R\/W)  Comparator Register 3                     *\/$/;"	m	struct:__anon21	access:public
COMP3	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t COMP3;                   \/*!< Offset: 0x050 (R\/W)  Comparator Register 3                     *\/$/;"	m	struct:__anon91	access:public
COMP3	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t COMP3;                   \/*!< Offset: 0x050 (R\/W)  Comparator Register 3                     *\/$/;"	m	struct:__anon123	access:public
COMP_BASE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	879;"	d
COMP_CSR_CLEAR_MASK	../src/stm32f37x_comp.c	112;"	d	file:
COMP_CSR_COMP1EN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1318;"	d
COMP_CSR_COMP1HYST	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1332;"	d
COMP_CSR_COMP1HYST_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1333;"	d
COMP_CSR_COMP1HYST_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1334;"	d
COMP_CSR_COMP1INSEL	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1323;"	d
COMP_CSR_COMP1INSEL_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1324;"	d
COMP_CSR_COMP1INSEL_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1325;"	d
COMP_CSR_COMP1INSEL_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1326;"	d
COMP_CSR_COMP1LOCK	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1336;"	d
COMP_CSR_COMP1MODE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1320;"	d
COMP_CSR_COMP1MODE_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1321;"	d
COMP_CSR_COMP1MODE_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1322;"	d
COMP_CSR_COMP1OUT	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1335;"	d
COMP_CSR_COMP1OUTSEL	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1327;"	d
COMP_CSR_COMP1OUTSEL_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1328;"	d
COMP_CSR_COMP1OUTSEL_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1329;"	d
COMP_CSR_COMP1OUTSEL_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1330;"	d
COMP_CSR_COMP1POL	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1331;"	d
COMP_CSR_COMP1SW1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1319;"	d
COMP_CSR_COMP2EN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1338;"	d
COMP_CSR_COMP2HYST	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1352;"	d
COMP_CSR_COMP2HYST_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1353;"	d
COMP_CSR_COMP2HYST_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1354;"	d
COMP_CSR_COMP2INSEL	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1342;"	d
COMP_CSR_COMP2INSEL_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1343;"	d
COMP_CSR_COMP2INSEL_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1344;"	d
COMP_CSR_COMP2INSEL_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1345;"	d
COMP_CSR_COMP2LOCK	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1356;"	d
COMP_CSR_COMP2MODE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1339;"	d
COMP_CSR_COMP2MODE_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1340;"	d
COMP_CSR_COMP2MODE_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1341;"	d
COMP_CSR_COMP2OUT	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1355;"	d
COMP_CSR_COMP2OUTSEL	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1347;"	d
COMP_CSR_COMP2OUTSEL_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1348;"	d
COMP_CSR_COMP2OUTSEL_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1349;"	d
COMP_CSR_COMP2OUTSEL_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1350;"	d
COMP_CSR_COMP2POL	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1351;"	d
COMP_CSR_WNDWEN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	1346;"	d
COMP_Cmd	../inc/stm32f37x_comp.h	/^void COMP_Cmd(uint32_t COMP_Selection, FunctionalState NewState);$/;"	p	signature:(uint32_t COMP_Selection, FunctionalState NewState)
COMP_Cmd	../src/stm32f37x_comp.c	/^void COMP_Cmd(uint32_t COMP_Selection, FunctionalState NewState)$/;"	f	signature:(uint32_t COMP_Selection, FunctionalState NewState)
COMP_DeInit	../inc/stm32f37x_comp.h	/^void COMP_DeInit(void);$/;"	p	signature:(void)
COMP_DeInit	../src/stm32f37x_comp.c	/^void COMP_DeInit(void)$/;"	f	signature:(void)
COMP_GetOutputLevel	../inc/stm32f37x_comp.h	/^uint32_t COMP_GetOutputLevel(uint32_t COMP_Selection);$/;"	p	signature:(uint32_t COMP_Selection)
COMP_GetOutputLevel	../src/stm32f37x_comp.c	/^uint32_t COMP_GetOutputLevel(uint32_t COMP_Selection)$/;"	f	signature:(uint32_t COMP_Selection)
COMP_Hysteresis	../inc/stm32f37x_comp.h	/^  uint32_t COMP_Hysteresis;         \/*!< Selects the hysteresis voltage of the comparator.$/;"	m	struct:__anon184	access:public
COMP_Hysteresis_High	../inc/stm32f37x_comp.h	173;"	d
COMP_Hysteresis_Low	../inc/stm32f37x_comp.h	171;"	d
COMP_Hysteresis_Medium	../inc/stm32f37x_comp.h	172;"	d
COMP_Hysteresis_No	../inc/stm32f37x_comp.h	170;"	d
COMP_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/arm/startup_stm32f37x.s	/^COMP_IRQHandler                                                          $/;"	l
COMP_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/iar/startup_stm32f37x.s	/^COMP_IRQHandler  $/;"	l
COMP_IRQn	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  COMP_IRQn                   = 64,     \/*!< COMP1 and COMP2 global Interrupt                                  *\/$/;"	e	enum:IRQn
COMP_Init	../inc/stm32f37x_comp.h	/^void COMP_Init(uint32_t COMP_Selection, COMP_InitTypeDef* COMP_InitStruct);$/;"	p	signature:(uint32_t COMP_Selection, COMP_InitTypeDef* COMP_InitStruct)
COMP_Init	../src/stm32f37x_comp.c	/^void COMP_Init(uint32_t COMP_Selection, COMP_InitTypeDef* COMP_InitStruct)$/;"	f	signature:(uint32_t COMP_Selection, COMP_InitTypeDef* COMP_InitStruct)
COMP_InitTypeDef	../inc/stm32f37x_comp.h	/^}COMP_InitTypeDef;$/;"	t	typeref:struct:__anon184
COMP_InvertingInput	../inc/stm32f37x_comp.h	/^  uint32_t COMP_InvertingInput;     \/*!< Selects the inverting input of the comparator.$/;"	m	struct:__anon184	access:public
COMP_InvertingInput_1_2VREFINT	../inc/stm32f37x_comp.h	100;"	d
COMP_InvertingInput_1_4VREFINT	../inc/stm32f37x_comp.h	99;"	d
COMP_InvertingInput_3_4VREFINT	../inc/stm32f37x_comp.h	101;"	d
COMP_InvertingInput_DAC1OUT1	../inc/stm32f37x_comp.h	103;"	d
COMP_InvertingInput_DAC1OUT2	../inc/stm32f37x_comp.h	104;"	d
COMP_InvertingInput_DAC2OUT1	../inc/stm32f37x_comp.h	105;"	d
COMP_InvertingInput_IO	../inc/stm32f37x_comp.h	106;"	d
COMP_InvertingInput_VREFINT	../inc/stm32f37x_comp.h	102;"	d
COMP_LockConfig	../inc/stm32f37x_comp.h	/^void COMP_LockConfig(uint32_t COMP_Selection);$/;"	p	signature:(uint32_t COMP_Selection)
COMP_LockConfig	../src/stm32f37x_comp.c	/^void COMP_LockConfig(uint32_t COMP_Selection)$/;"	f	signature:(uint32_t COMP_Selection)
COMP_Mode	../inc/stm32f37x_comp.h	/^  uint32_t COMP_Mode;               \/*!< Selects the operating mode of the comparator$/;"	m	struct:__anon184	access:public
COMP_Mode_HighSpeed	../inc/stm32f37x_comp.h	188;"	d
COMP_Mode_LowPower	../inc/stm32f37x_comp.h	190;"	d
COMP_Mode_MediumSpeed	../inc/stm32f37x_comp.h	189;"	d
COMP_Mode_UltraLowPower	../inc/stm32f37x_comp.h	191;"	d
COMP_Output	../inc/stm32f37x_comp.h	/^  uint32_t COMP_Output;             \/*!< Selects the output redirection of the comparator.$/;"	m	struct:__anon184	access:public
COMP_OutputLevel_High	../inc/stm32f37x_comp.h	206;"	d
COMP_OutputLevel_Low	../inc/stm32f37x_comp.h	209;"	d
COMP_OutputPol	../inc/stm32f37x_comp.h	/^  uint32_t COMP_OutputPol;           \/*!< Selects the output polarity of the comparator.$/;"	m	struct:__anon184	access:public
COMP_OutputPol_Inverted	../inc/stm32f37x_comp.h	156;"	d
COMP_OutputPol_NonInverted	../inc/stm32f37x_comp.h	155;"	d
COMP_Output_None	../inc/stm32f37x_comp.h	124;"	d
COMP_Output_TIM15BKIN	../inc/stm32f37x_comp.h	129;"	d
COMP_Output_TIM16BKIN	../inc/stm32f37x_comp.h	130;"	d
COMP_Output_TIM2IC4	../inc/stm32f37x_comp.h	131;"	d
COMP_Output_TIM2OCREFCLR	../inc/stm32f37x_comp.h	132;"	d
COMP_Output_TIM3IC1	../inc/stm32f37x_comp.h	133;"	d
COMP_Output_TIM3OCREFCLR	../inc/stm32f37x_comp.h	134;"	d
COMP_Output_TIM4IC1	../inc/stm32f37x_comp.h	126;"	d
COMP_Output_TIM4OCREFCLR	../inc/stm32f37x_comp.h	128;"	d
COMP_Output_TIM5IC4	../inc/stm32f37x_comp.h	125;"	d
COMP_Output_TIM5OCREFCLR	../inc/stm32f37x_comp.h	127;"	d
COMP_Selection_COMP1	../inc/stm32f37x_comp.h	85;"	d
COMP_Selection_COMP2	../inc/stm32f37x_comp.h	86;"	d
COMP_StructInit	../inc/stm32f37x_comp.h	/^void COMP_StructInit(COMP_InitTypeDef* COMP_InitStruct);$/;"	p	signature:(COMP_InitTypeDef* COMP_InitStruct)
COMP_StructInit	../src/stm32f37x_comp.c	/^void COMP_StructInit(COMP_InitTypeDef* COMP_InitStruct)$/;"	f	signature:(COMP_InitTypeDef* COMP_InitStruct)
COMP_SwitchCmd	../inc/stm32f37x_comp.h	/^void COMP_SwitchCmd(FunctionalState NewState);$/;"	p	signature:(FunctionalState NewState)
COMP_SwitchCmd	../src/stm32f37x_comp.c	/^void COMP_SwitchCmd(FunctionalState NewState)$/;"	f	signature:(FunctionalState NewState)
COMP_TypeDef	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^} COMP_TypeDef;$/;"	t	typeref:struct:__anon147
COMP_WindowCmd	../inc/stm32f37x_comp.h	/^void COMP_WindowCmd(FunctionalState NewState);$/;"	p	signature:(FunctionalState NewState)
COMP_WindowCmd	../src/stm32f37x_comp.c	/^void COMP_WindowCmd(FunctionalState NewState)$/;"	f	signature:(FunctionalState NewState)
CONF0R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CONF0R;       \/*!< SDADC configuration 0 register,                  Address offset: 0x20 *\/$/;"	m	struct:__anon163	access:public
CONF1R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CONF1R;       \/*!< SDADC configuration 1 register,                  Address offset: 0x24 *\/$/;"	m	struct:__anon163	access:public
CONF2R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CONF2R;       \/*!< SDADC configuration 2 register,                  Address offset: 0x28 *\/$/;"	m	struct:__anon163	access:public
CONFCHR1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CONFCHR1;     \/*!< SDADC channel configuration register 1,          Address offset: 0x40 *\/$/;"	m	struct:__anon163	access:public
CONFCHR2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CONFCHR2;     \/*!< SDADC channel configuration register 2,          Address offset: 0x44 *\/$/;"	m	struct:__anon163	access:public
CONTROL_Type	../CMSIS/Include/core_cm0.h	/^} CONTROL_Type;$/;"	t	typeref:union:__anon133
CONTROL_Type	../CMSIS/Include/core_cm3.h	/^} CONTROL_Type;$/;"	t	typeref:union:__anon13
CONTROL_Type	../CMSIS/Include/core_cm4.h	/^} CONTROL_Type;$/;"	t	typeref:union:__anon83
CONTROL_Type	../CMSIS/Include/core_sc000.h	/^} CONTROL_Type;$/;"	t	typeref:union:__anon102
CONTROL_Type	../CMSIS/Include/core_sc300.h	/^} CONTROL_Type;$/;"	t	typeref:union:__anon115
CPACR	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t CPACR;                   \/*!< Offset: 0x088 (R\/W)  Coprocessor Access Control Register                   *\/$/;"	m	struct:__anon16	access:public
CPACR	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t CPACR;                   \/*!< Offset: 0x088 (R\/W)  Coprocessor Access Control Register                   *\/$/;"	m	struct:__anon86	access:public
CPACR	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t CPACR;                   \/*!< Offset: 0x088 (R\/W)  Coprocessor Access Control Register                   *\/$/;"	m	struct:__anon118	access:public
CPAR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CPAR;         \/*!< DMA channel x peripheral address register                                      *\/$/;"	m	struct:__anon151	access:public
CPICNT	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t CPICNT;                  \/*!< Offset: 0x008 (R\/W)  CPI Count Register                        *\/$/;"	m	struct:__anon21	access:public
CPICNT	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t CPICNT;                  \/*!< Offset: 0x008 (R\/W)  CPI Count Register                        *\/$/;"	m	struct:__anon91	access:public
CPICNT	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t CPICNT;                  \/*!< Offset: 0x008 (R\/W)  CPI Count Register                        *\/$/;"	m	struct:__anon123	access:public
CPUID	../CMSIS/Include/core_cm0.h	/^  __I  uint32_t CPUID;                   \/*!< Offset: 0x000 (R\/ )  CPUID Base Register                                   *\/$/;"	m	struct:__anon136	access:public
CPUID	../CMSIS/Include/core_cm3.h	/^  __I  uint32_t CPUID;                   \/*!< Offset: 0x000 (R\/ )  CPUID Base Register                                   *\/$/;"	m	struct:__anon16	access:public
CPUID	../CMSIS/Include/core_cm4.h	/^  __I  uint32_t CPUID;                   \/*!< Offset: 0x000 (R\/ )  CPUID Base Register                                   *\/$/;"	m	struct:__anon86	access:public
CPUID	../CMSIS/Include/core_sc000.h	/^  __I  uint32_t CPUID;                   \/*!< Offset: 0x000 (R\/ )  CPUID Base Register                                   *\/$/;"	m	struct:__anon105	access:public
CPUID	../CMSIS/Include/core_sc300.h	/^  __I  uint32_t CPUID;                   \/*!< Offset: 0x000 (R\/ )  CPUID Base Register                                   *\/$/;"	m	struct:__anon118	access:public
CPU_CLCD_IRQHandler	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM0.s	/^CPU_CLCD_IRQHandler$/;"	l
CPU_CLCD_IRQHandler	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM3.s	/^CPU_CLCD_IRQHandler$/;"	l
CPU_CLCD_IRQHandler	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM4.s	/^CPU_CLCD_IRQHandler$/;"	l
CR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CR;            \/*!< TSC control register,                                     Address offset: 0x00 *\/$/;"	m	struct:__anon166	access:public
CR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CR;           \/*!< CEC control register,              Address offset:0x00 *\/$/;"	m	struct:__anon146	access:public
CR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CR;           \/*!< FLASH control register,                     Address offset: 0x10 *\/$/;"	m	struct:__anon154	access:public
CR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CR;          \/*!< CRC Control register,                        Address offset: 0x08 *\/$/;"	m	struct:__anon148	access:public
CR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CR;         \/*!< RCC clock control register,                                  Address offset: 0x00 *\/$/;"	m	struct:__anon161	access:public
CR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CR;         \/*!< RTC control register,                                     Address offset: 0x08 *\/$/;"	m	struct:__anon162	access:public
CR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CR;       \/*!< DAC control register,                                    Address offset: 0x00 *\/$/;"	m	struct:__anon149	access:public
CR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CR;      \/*!< Debug MCU configuration register, Address offset: 0x04 *\/$/;"	m	struct:__anon150	access:public
CR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CR;   \/*!< PWR power control register,        Address offset: 0x00 *\/$/;"	m	struct:__anon160	access:public
CR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CR;   \/*!< WWDG Control register,       Address offset: 0x00 *\/$/;"	m	struct:__anon168	access:public
CR1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint16_t CR1;         \/*!< TIM control register 1,              Address offset: 0x00 *\/$/;"	m	struct:__anon165	access:public
CR1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint16_t CR1;      \/*!< SPI Control register 1 (not used in I2S mode),       Address offset: 0x00 *\/$/;"	m	struct:__anon164	access:public
CR1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CR1;          \/*!< SDADC control register 1,                        Address offset: 0x00 *\/$/;"	m	struct:__anon163	access:public
CR1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CR1;      \/*!< I2C Control register 1,            Address offset: 0x00 *\/$/;"	m	struct:__anon158	access:public
CR1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CR1;    \/*!< USART Control register 1,                 Address offset: 0x00 *\/ $/;"	m	struct:__anon167	access:public
CR1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CR1;   \/*!< ADC control register 1,                      Address offset: 0x04 *\/$/;"	m	struct:__anon141	access:public
CR1_CLEAR_MASK	../src/stm32f37x_i2c.c	94;"	d	file:
CR1_CLEAR_MASK	../src/stm32f37x_spi.c	110;"	d	file:
CR1_CLEAR_MASK	../src/stm32f37x_usart.c	97;"	d	file:
CR1_CLEAR_MASK2	../src/stm32f37x_spi.c	111;"	d	file:
CR2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint16_t CR2;         \/*!< TIM control register 2,              Address offset: 0x04 *\/$/;"	m	struct:__anon165	access:public
CR2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint16_t CR2;      \/*!< SPI Control register 2,                              Address offset: 0x04 *\/$/;"	m	struct:__anon164	access:public
CR2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CR2;          \/*!< SDADC control register 2,                        Address offset: 0x04 *\/$/;"	m	struct:__anon163	access:public
CR2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CR2;      \/*!< I2C Control register 2,            Address offset: 0x04 *\/  $/;"	m	struct:__anon158	access:public
CR2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CR2;    \/*!< USART Control register 2,                 Address offset: 0x04 *\/ $/;"	m	struct:__anon167	access:public
CR2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CR2;   \/*!< ADC control register 2,                      Address offset: 0x08 *\/$/;"	m	struct:__anon141	access:public
CR2_CLEAR_MASK	../src/stm32f37x_i2c.c	95;"	d	file:
CR2_CLEAR_MASK	../src/stm32f37x_sdadc.c	102;"	d	file:
CR2_CLOCK_CLEAR_MASK	../src/stm32f37x_usart.c	102;"	d	file:
CR2_LDMA_MASK	../src/stm32f37x_spi.c	112;"	d	file:
CR3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CR3;    \/*!< USART Control register 3,                 Address offset: 0x08 *\/$/;"	m	struct:__anon167	access:public
CR3_CLEAR_MASK	../src/stm32f37x_usart.c	106;"	d	file:
CRC	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	984;"	d
CRCPR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint16_t CRCPR;    \/*!< SPI CRC polynomial register (not used in I2S mode),  Address offset: 0x10 *\/$/;"	m	struct:__anon164	access:public
CRC_BASE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	910;"	d
CRC_CR_POLSIZE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2618;"	d
CRC_CR_POLSIZE_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2619;"	d
CRC_CR_POLSIZE_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2620;"	d
CRC_CR_RESET	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2617;"	d
CRC_CR_REV_IN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2621;"	d
CRC_CR_REV_IN_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2622;"	d
CRC_CR_REV_IN_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2623;"	d
CRC_CR_REV_OUT	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2624;"	d
CRC_CalcBlockCRC	../inc/stm32f37x_crc.h	/^uint32_t CRC_CalcBlockCRC(uint32_t pBuffer[], uint32_t BufferLength);$/;"	p	signature:(uint32_t pBuffer[], uint32_t BufferLength)
CRC_CalcBlockCRC	../src/stm32f37x_crc.c	/^uint32_t CRC_CalcBlockCRC(uint32_t pBuffer[], uint32_t BufferLength)$/;"	f	signature:(uint32_t pBuffer[], uint32_t BufferLength)
CRC_CalcCRC	../inc/stm32f37x_crc.h	/^uint32_t CRC_CalcCRC(uint32_t CRC_Data);$/;"	p	signature:(uint32_t CRC_Data)
CRC_CalcCRC	../src/stm32f37x_crc.c	/^uint32_t CRC_CalcCRC(uint32_t CRC_Data)$/;"	f	signature:(uint32_t CRC_Data)
CRC_CalcCRC16bits	../inc/stm32f37x_crc.h	/^uint32_t CRC_CalcCRC16bits(uint16_t CRC_Data);$/;"	p	signature:(uint16_t CRC_Data)
CRC_CalcCRC16bits	../src/stm32f37x_crc.c	/^uint32_t CRC_CalcCRC16bits(uint16_t CRC_Data)$/;"	f	signature:(uint16_t CRC_Data)
CRC_CalcCRC8bits	../inc/stm32f37x_crc.h	/^uint32_t CRC_CalcCRC8bits(uint8_t CRC_Data);$/;"	p	signature:(uint8_t CRC_Data)
CRC_CalcCRC8bits	../src/stm32f37x_crc.c	/^uint32_t CRC_CalcCRC8bits(uint8_t CRC_Data)$/;"	f	signature:(uint8_t CRC_Data)
CRC_DR_DR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2611;"	d
CRC_DeInit	../inc/stm32f37x_crc.h	/^void CRC_DeInit(void);$/;"	p	signature:(void)
CRC_DeInit	../src/stm32f37x_crc.c	/^void CRC_DeInit(void)$/;"	f	signature:(void)
CRC_GetCRC	../inc/stm32f37x_crc.h	/^uint32_t CRC_GetCRC(void);$/;"	p	signature:(void)
CRC_GetCRC	../src/stm32f37x_crc.c	/^uint32_t CRC_GetCRC(void)$/;"	f	signature:(void)
CRC_GetIDRegister	../inc/stm32f37x_crc.h	/^uint8_t CRC_GetIDRegister(void);$/;"	p	signature:(void)
CRC_GetIDRegister	../src/stm32f37x_crc.c	/^uint8_t CRC_GetIDRegister(void)$/;"	f	signature:(void)
CRC_IDR_IDR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2614;"	d
CRC_INIT_INIT	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2627;"	d
CRC_POL_POL	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2630;"	d
CRC_PolSize_16	../inc/stm32f37x_crc.h	73;"	d
CRC_PolSize_32	../inc/stm32f37x_crc.h	74;"	d
CRC_PolSize_7	../inc/stm32f37x_crc.h	71;"	d
CRC_PolSize_8	../inc/stm32f37x_crc.h	72;"	d
CRC_PolynomialSizeSelect	../inc/stm32f37x_crc.h	/^void CRC_PolynomialSizeSelect(uint32_t CRC_PolSize);$/;"	p	signature:(uint32_t CRC_PolSize)
CRC_PolynomialSizeSelect	../src/stm32f37x_crc.c	/^void CRC_PolynomialSizeSelect(uint32_t CRC_PolSize)$/;"	f	signature:(uint32_t CRC_PolSize)
CRC_ResetDR	../inc/stm32f37x_crc.h	/^void CRC_ResetDR(void);$/;"	p	signature:(void)
CRC_ResetDR	../src/stm32f37x_crc.c	/^void CRC_ResetDR(void)$/;"	f	signature:(void)
CRC_ReverseInputDataSelect	../inc/stm32f37x_crc.h	/^void CRC_ReverseInputDataSelect(uint32_t CRC_ReverseInputData);$/;"	p	signature:(uint32_t CRC_ReverseInputData)
CRC_ReverseInputDataSelect	../src/stm32f37x_crc.c	/^void CRC_ReverseInputDataSelect(uint32_t CRC_ReverseInputData)$/;"	f	signature:(uint32_t CRC_ReverseInputData)
CRC_ReverseInputData_16bits	../inc/stm32f37x_crc.h	56;"	d
CRC_ReverseInputData_32bits	../inc/stm32f37x_crc.h	57;"	d
CRC_ReverseInputData_8bits	../inc/stm32f37x_crc.h	55;"	d
CRC_ReverseInputData_No	../inc/stm32f37x_crc.h	54;"	d
CRC_ReverseOutputDataCmd	../inc/stm32f37x_crc.h	/^void CRC_ReverseOutputDataCmd(FunctionalState NewState);$/;"	p	signature:(FunctionalState NewState)
CRC_ReverseOutputDataCmd	../src/stm32f37x_crc.c	/^void CRC_ReverseOutputDataCmd(FunctionalState NewState)$/;"	f	signature:(FunctionalState NewState)
CRC_SetIDRegister	../inc/stm32f37x_crc.h	/^void CRC_SetIDRegister(uint8_t CRC_IDValue);$/;"	p	signature:(uint8_t CRC_IDValue)
CRC_SetIDRegister	../src/stm32f37x_crc.c	/^void CRC_SetIDRegister(uint8_t CRC_IDValue)$/;"	f	signature:(uint8_t CRC_IDValue)
CRC_SetInitRegister	../inc/stm32f37x_crc.h	/^void CRC_SetInitRegister(uint32_t CRC_InitValue);$/;"	p	signature:(uint32_t CRC_InitValue)
CRC_SetInitRegister	../src/stm32f37x_crc.c	/^void CRC_SetInitRegister(uint32_t CRC_InitValue)$/;"	f	signature:(uint32_t CRC_InitValue)
CRC_SetPolynomial	../inc/stm32f37x_crc.h	/^void CRC_SetPolynomial(uint32_t CRC_Pol);$/;"	p	signature:(uint32_t CRC_Pol)
CRC_SetPolynomial	../src/stm32f37x_crc.c	/^void CRC_SetPolynomial(uint32_t CRC_Pol)$/;"	f	signature:(uint32_t CRC_Pol)
CRC_TypeDef	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^} CRC_TypeDef;$/;"	t	typeref:struct:__anon148
CR_BYTE2_ADDRESS	../src/stm32f37x_rcc.c	127;"	d	file:
CR_CECEN_BB	../src/stm32f37x_cec.c	117;"	d	file:
CR_CLEAR_MASK	../src/stm32f37x_dac.c	131;"	d	file:
CR_CSSON_BB	../src/stm32f37x_rcc.c	87;"	d	file:
CR_DBP_BB	../src/stm32f37x_pwr.c	59;"	d	file:
CR_DS_MASK	../src/stm32f37x_pwr.c	68;"	d	file:
CR_HSION_BB	../src/stm32f37x_rcc.c	79;"	d	file:
CR_OFFSET	../src/stm32f37x_cec.c	115;"	d	file:
CR_OFFSET	../src/stm32f37x_pwr.c	57;"	d	file:
CR_OFFSET	../src/stm32f37x_rcc.c	77;"	d	file:
CR_PLLON_BB	../src/stm32f37x_rcc.c	83;"	d	file:
CR_PLS_MASK	../src/stm32f37x_pwr.c	69;"	d	file:
CR_PVDE_BB	../src/stm32f37x_pwr.c	63;"	d	file:
CR_TXEOM_BB	../src/stm32f37x_cec.c	125;"	d	file:
CR_TXSOM_BB	../src/stm32f37x_cec.c	121;"	d	file:
CSPSR	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t CSPSR;                   \/*!< Offset: 0x004 (R\/W)  Current Parallel Port Size Register *\/$/;"	m	struct:__anon22	access:public
CSPSR	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t CSPSR;                   \/*!< Offset: 0x004 (R\/W)  Current Parallel Port Size Register *\/$/;"	m	struct:__anon92	access:public
CSPSR	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t CSPSR;                   \/*!< Offset: 0x004 (R\/W)  Current Parallel Port Size Register *\/$/;"	m	struct:__anon124	access:public
CSR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CSR;        \/*!< RCC clock control & status register,                         Address offset: 0x24 *\/$/;"	m	struct:__anon161	access:public
CSR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CSR;    \/*!< Comparator control Status register, Address offset: 0x00 *\/$/;"	m	struct:__anon147	access:public
CSR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CSR;  \/*!< PWR power control\/status register, Address offset: 0x04 *\/$/;"	m	struct:__anon160	access:public
CSR_LSION_BB	../src/stm32f37x_rcc.c	111;"	d	file:
CSR_OFFSET	../src/stm32f37x_rcc.c	109;"	d	file:
CSSON_BitNumber	../src/stm32f37x_rcc.c	86;"	d	file:
CTRL	../CMSIS/Include/core_cm0.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x000 (R\/W)  SysTick Control and Status Register *\/$/;"	m	struct:__anon137	access:public
CTRL	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x000 (R\/W)  Control Register                          *\/$/;"	m	struct:__anon21	access:public
CTRL	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x000 (R\/W)  SysTick Control and Status Register *\/$/;"	m	struct:__anon18	access:public
CTRL	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x004 (R\/W)  MPU Control Register                           *\/$/;"	m	struct:__anon23	access:public
CTRL	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x000 (R\/W)  Control Register                          *\/$/;"	m	struct:__anon91	access:public
CTRL	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x000 (R\/W)  SysTick Control and Status Register *\/$/;"	m	struct:__anon88	access:public
CTRL	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x004 (R\/W)  MPU Control Register                           *\/$/;"	m	struct:__anon93	access:public
CTRL	../CMSIS/Include/core_sc000.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x000 (R\/W)  SysTick Control and Status Register *\/$/;"	m	struct:__anon107	access:public
CTRL	../CMSIS/Include/core_sc000.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x004 (R\/W)  MPU Control Register                           *\/$/;"	m	struct:__anon108	access:public
CTRL	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x000 (R\/W)  Control Register                          *\/$/;"	m	struct:__anon123	access:public
CTRL	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x000 (R\/W)  SysTick Control and Status Register *\/$/;"	m	struct:__anon120	access:public
CTRL	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x004 (R\/W)  MPU Control Register                           *\/$/;"	m	struct:__anon125	access:public
CYCCNT	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t CYCCNT;                  \/*!< Offset: 0x004 (R\/W)  Cycle Count Register                      *\/$/;"	m	struct:__anon21	access:public
CYCCNT	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t CYCCNT;                  \/*!< Offset: 0x004 (R\/W)  Cycle Count Register                      *\/$/;"	m	struct:__anon91	access:public
CYCCNT	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t CYCCNT;                  \/*!< Offset: 0x004 (R\/W)  Cycle Count Register                      *\/$/;"	m	struct:__anon123	access:public
CanRxMsg	../inc/stm32f37x_can.h	/^} CanRxMsg;$/;"	t	typeref:struct:__anon189
CanTxMsg	../inc/stm32f37x_can.h	/^} CanTxMsg;$/;"	t	typeref:struct:__anon188
CheckITStatus	../src/stm32f37x_can.c	/^static ITStatus CheckITStatus(uint32_t CAN_Reg, uint32_t It_Bit)$/;"	f	file:	signature:(uint32_t CAN_Reg, uint32_t It_Bit)
CheckITStatus	../src/stm32f37x_can.c	/^static ITStatus CheckITStatus(uint32_t CAN_Reg, uint32_t It_Bit);$/;"	p	file:	signature:(uint32_t CAN_Reg, uint32_t It_Bit)
ConvData_Tab	../tim_adc/main.h	/^uint32_t ConvData_Tab[4];$/;"	v
CopyDataInit	../CMSIS/Device/ST/STM32F37x/Source/Templates/TrueSTUDIO/startup_stm32f37x.s	/^CopyDataInit:$/;"	l
CopyDataInit	../CMSIS/Device/ST/STM32F37x/Source/Templates/gcc_ride7/startup_stm32f37x.s	/^CopyDataInit:$/;"	l
CopyDataInit	../STARTCODE/startup_stm32f37x.s	/^CopyDataInit:$/;"	l
CoreDebug	../CMSIS/Include/core_cm3.h	1173;"	d
CoreDebug	../CMSIS/Include/core_cm4.h	1306;"	d
CoreDebug	../CMSIS/Include/core_sc300.h	1144;"	d
CoreDebug_BASE	../CMSIS/Include/core_cm3.h	1161;"	d
CoreDebug_BASE	../CMSIS/Include/core_cm4.h	1294;"	d
CoreDebug_BASE	../CMSIS/Include/core_sc300.h	1132;"	d
CoreDebug_DCRSR_REGSEL_Msk	../CMSIS/Include/core_cm3.h	1105;"	d
CoreDebug_DCRSR_REGSEL_Msk	../CMSIS/Include/core_cm4.h	1238;"	d
CoreDebug_DCRSR_REGSEL_Msk	../CMSIS/Include/core_sc300.h	1076;"	d
CoreDebug_DCRSR_REGSEL_Pos	../CMSIS/Include/core_cm3.h	1104;"	d
CoreDebug_DCRSR_REGSEL_Pos	../CMSIS/Include/core_cm4.h	1237;"	d
CoreDebug_DCRSR_REGSEL_Pos	../CMSIS/Include/core_sc300.h	1075;"	d
CoreDebug_DCRSR_REGWnR_Msk	../CMSIS/Include/core_cm3.h	1102;"	d
CoreDebug_DCRSR_REGWnR_Msk	../CMSIS/Include/core_cm4.h	1235;"	d
CoreDebug_DCRSR_REGWnR_Msk	../CMSIS/Include/core_sc300.h	1073;"	d
CoreDebug_DCRSR_REGWnR_Pos	../CMSIS/Include/core_cm3.h	1101;"	d
CoreDebug_DCRSR_REGWnR_Pos	../CMSIS/Include/core_cm4.h	1234;"	d
CoreDebug_DCRSR_REGWnR_Pos	../CMSIS/Include/core_sc300.h	1072;"	d
CoreDebug_DEMCR_MON_EN_Msk	../CMSIS/Include/core_cm3.h	1121;"	d
CoreDebug_DEMCR_MON_EN_Msk	../CMSIS/Include/core_cm4.h	1254;"	d
CoreDebug_DEMCR_MON_EN_Msk	../CMSIS/Include/core_sc300.h	1092;"	d
CoreDebug_DEMCR_MON_EN_Pos	../CMSIS/Include/core_cm3.h	1120;"	d
CoreDebug_DEMCR_MON_EN_Pos	../CMSIS/Include/core_cm4.h	1253;"	d
CoreDebug_DEMCR_MON_EN_Pos	../CMSIS/Include/core_sc300.h	1091;"	d
CoreDebug_DEMCR_MON_PEND_Msk	../CMSIS/Include/core_cm3.h	1118;"	d
CoreDebug_DEMCR_MON_PEND_Msk	../CMSIS/Include/core_cm4.h	1251;"	d
CoreDebug_DEMCR_MON_PEND_Msk	../CMSIS/Include/core_sc300.h	1089;"	d
CoreDebug_DEMCR_MON_PEND_Pos	../CMSIS/Include/core_cm3.h	1117;"	d
CoreDebug_DEMCR_MON_PEND_Pos	../CMSIS/Include/core_cm4.h	1250;"	d
CoreDebug_DEMCR_MON_PEND_Pos	../CMSIS/Include/core_sc300.h	1088;"	d
CoreDebug_DEMCR_MON_REQ_Msk	../CMSIS/Include/core_cm3.h	1112;"	d
CoreDebug_DEMCR_MON_REQ_Msk	../CMSIS/Include/core_cm4.h	1245;"	d
CoreDebug_DEMCR_MON_REQ_Msk	../CMSIS/Include/core_sc300.h	1083;"	d
CoreDebug_DEMCR_MON_REQ_Pos	../CMSIS/Include/core_cm3.h	1111;"	d
CoreDebug_DEMCR_MON_REQ_Pos	../CMSIS/Include/core_cm4.h	1244;"	d
CoreDebug_DEMCR_MON_REQ_Pos	../CMSIS/Include/core_sc300.h	1082;"	d
CoreDebug_DEMCR_MON_STEP_Msk	../CMSIS/Include/core_cm3.h	1115;"	d
CoreDebug_DEMCR_MON_STEP_Msk	../CMSIS/Include/core_cm4.h	1248;"	d
CoreDebug_DEMCR_MON_STEP_Msk	../CMSIS/Include/core_sc300.h	1086;"	d
CoreDebug_DEMCR_MON_STEP_Pos	../CMSIS/Include/core_cm3.h	1114;"	d
CoreDebug_DEMCR_MON_STEP_Pos	../CMSIS/Include/core_cm4.h	1247;"	d
CoreDebug_DEMCR_MON_STEP_Pos	../CMSIS/Include/core_sc300.h	1085;"	d
CoreDebug_DEMCR_TRCENA_Msk	../CMSIS/Include/core_cm3.h	1109;"	d
CoreDebug_DEMCR_TRCENA_Msk	../CMSIS/Include/core_cm4.h	1242;"	d
CoreDebug_DEMCR_TRCENA_Msk	../CMSIS/Include/core_sc300.h	1080;"	d
CoreDebug_DEMCR_TRCENA_Pos	../CMSIS/Include/core_cm3.h	1108;"	d
CoreDebug_DEMCR_TRCENA_Pos	../CMSIS/Include/core_cm4.h	1241;"	d
CoreDebug_DEMCR_TRCENA_Pos	../CMSIS/Include/core_sc300.h	1079;"	d
CoreDebug_DEMCR_VC_BUSERR_Msk	../CMSIS/Include/core_cm3.h	1130;"	d
CoreDebug_DEMCR_VC_BUSERR_Msk	../CMSIS/Include/core_cm4.h	1263;"	d
CoreDebug_DEMCR_VC_BUSERR_Msk	../CMSIS/Include/core_sc300.h	1101;"	d
CoreDebug_DEMCR_VC_BUSERR_Pos	../CMSIS/Include/core_cm3.h	1129;"	d
CoreDebug_DEMCR_VC_BUSERR_Pos	../CMSIS/Include/core_cm4.h	1262;"	d
CoreDebug_DEMCR_VC_BUSERR_Pos	../CMSIS/Include/core_sc300.h	1100;"	d
CoreDebug_DEMCR_VC_CHKERR_Msk	../CMSIS/Include/core_cm3.h	1136;"	d
CoreDebug_DEMCR_VC_CHKERR_Msk	../CMSIS/Include/core_cm4.h	1269;"	d
CoreDebug_DEMCR_VC_CHKERR_Msk	../CMSIS/Include/core_sc300.h	1107;"	d
CoreDebug_DEMCR_VC_CHKERR_Pos	../CMSIS/Include/core_cm3.h	1135;"	d
CoreDebug_DEMCR_VC_CHKERR_Pos	../CMSIS/Include/core_cm4.h	1268;"	d
CoreDebug_DEMCR_VC_CHKERR_Pos	../CMSIS/Include/core_sc300.h	1106;"	d
CoreDebug_DEMCR_VC_CORERESET_Msk	../CMSIS/Include/core_cm3.h	1145;"	d
CoreDebug_DEMCR_VC_CORERESET_Msk	../CMSIS/Include/core_cm4.h	1278;"	d
CoreDebug_DEMCR_VC_CORERESET_Msk	../CMSIS/Include/core_sc300.h	1116;"	d
CoreDebug_DEMCR_VC_CORERESET_Pos	../CMSIS/Include/core_cm3.h	1144;"	d
CoreDebug_DEMCR_VC_CORERESET_Pos	../CMSIS/Include/core_cm4.h	1277;"	d
CoreDebug_DEMCR_VC_CORERESET_Pos	../CMSIS/Include/core_sc300.h	1115;"	d
CoreDebug_DEMCR_VC_HARDERR_Msk	../CMSIS/Include/core_cm3.h	1124;"	d
CoreDebug_DEMCR_VC_HARDERR_Msk	../CMSIS/Include/core_cm4.h	1257;"	d
CoreDebug_DEMCR_VC_HARDERR_Msk	../CMSIS/Include/core_sc300.h	1095;"	d
CoreDebug_DEMCR_VC_HARDERR_Pos	../CMSIS/Include/core_cm3.h	1123;"	d
CoreDebug_DEMCR_VC_HARDERR_Pos	../CMSIS/Include/core_cm4.h	1256;"	d
CoreDebug_DEMCR_VC_HARDERR_Pos	../CMSIS/Include/core_sc300.h	1094;"	d
CoreDebug_DEMCR_VC_INTERR_Msk	../CMSIS/Include/core_cm3.h	1127;"	d
CoreDebug_DEMCR_VC_INTERR_Msk	../CMSIS/Include/core_cm4.h	1260;"	d
CoreDebug_DEMCR_VC_INTERR_Msk	../CMSIS/Include/core_sc300.h	1098;"	d
CoreDebug_DEMCR_VC_INTERR_Pos	../CMSIS/Include/core_cm3.h	1126;"	d
CoreDebug_DEMCR_VC_INTERR_Pos	../CMSIS/Include/core_cm4.h	1259;"	d
CoreDebug_DEMCR_VC_INTERR_Pos	../CMSIS/Include/core_sc300.h	1097;"	d
CoreDebug_DEMCR_VC_MMERR_Msk	../CMSIS/Include/core_cm3.h	1142;"	d
CoreDebug_DEMCR_VC_MMERR_Msk	../CMSIS/Include/core_cm4.h	1275;"	d
CoreDebug_DEMCR_VC_MMERR_Msk	../CMSIS/Include/core_sc300.h	1113;"	d
CoreDebug_DEMCR_VC_MMERR_Pos	../CMSIS/Include/core_cm3.h	1141;"	d
CoreDebug_DEMCR_VC_MMERR_Pos	../CMSIS/Include/core_cm4.h	1274;"	d
CoreDebug_DEMCR_VC_MMERR_Pos	../CMSIS/Include/core_sc300.h	1112;"	d
CoreDebug_DEMCR_VC_NOCPERR_Msk	../CMSIS/Include/core_cm3.h	1139;"	d
CoreDebug_DEMCR_VC_NOCPERR_Msk	../CMSIS/Include/core_cm4.h	1272;"	d
CoreDebug_DEMCR_VC_NOCPERR_Msk	../CMSIS/Include/core_sc300.h	1110;"	d
CoreDebug_DEMCR_VC_NOCPERR_Pos	../CMSIS/Include/core_cm3.h	1138;"	d
CoreDebug_DEMCR_VC_NOCPERR_Pos	../CMSIS/Include/core_cm4.h	1271;"	d
CoreDebug_DEMCR_VC_NOCPERR_Pos	../CMSIS/Include/core_sc300.h	1109;"	d
CoreDebug_DEMCR_VC_STATERR_Msk	../CMSIS/Include/core_cm3.h	1133;"	d
CoreDebug_DEMCR_VC_STATERR_Msk	../CMSIS/Include/core_cm4.h	1266;"	d
CoreDebug_DEMCR_VC_STATERR_Msk	../CMSIS/Include/core_sc300.h	1104;"	d
CoreDebug_DEMCR_VC_STATERR_Pos	../CMSIS/Include/core_cm3.h	1132;"	d
CoreDebug_DEMCR_VC_STATERR_Pos	../CMSIS/Include/core_cm4.h	1265;"	d
CoreDebug_DEMCR_VC_STATERR_Pos	../CMSIS/Include/core_sc300.h	1103;"	d
CoreDebug_DHCSR_C_DEBUGEN_Msk	../CMSIS/Include/core_cm3.h	1098;"	d
CoreDebug_DHCSR_C_DEBUGEN_Msk	../CMSIS/Include/core_cm4.h	1231;"	d
CoreDebug_DHCSR_C_DEBUGEN_Msk	../CMSIS/Include/core_sc300.h	1069;"	d
CoreDebug_DHCSR_C_DEBUGEN_Pos	../CMSIS/Include/core_cm3.h	1097;"	d
CoreDebug_DHCSR_C_DEBUGEN_Pos	../CMSIS/Include/core_cm4.h	1230;"	d
CoreDebug_DHCSR_C_DEBUGEN_Pos	../CMSIS/Include/core_sc300.h	1068;"	d
CoreDebug_DHCSR_C_HALT_Msk	../CMSIS/Include/core_cm3.h	1095;"	d
CoreDebug_DHCSR_C_HALT_Msk	../CMSIS/Include/core_cm4.h	1228;"	d
CoreDebug_DHCSR_C_HALT_Msk	../CMSIS/Include/core_sc300.h	1066;"	d
CoreDebug_DHCSR_C_HALT_Pos	../CMSIS/Include/core_cm3.h	1094;"	d
CoreDebug_DHCSR_C_HALT_Pos	../CMSIS/Include/core_cm4.h	1227;"	d
CoreDebug_DHCSR_C_HALT_Pos	../CMSIS/Include/core_sc300.h	1065;"	d
CoreDebug_DHCSR_C_MASKINTS_Msk	../CMSIS/Include/core_cm3.h	1089;"	d
CoreDebug_DHCSR_C_MASKINTS_Msk	../CMSIS/Include/core_cm4.h	1222;"	d
CoreDebug_DHCSR_C_MASKINTS_Msk	../CMSIS/Include/core_sc300.h	1060;"	d
CoreDebug_DHCSR_C_MASKINTS_Pos	../CMSIS/Include/core_cm3.h	1088;"	d
CoreDebug_DHCSR_C_MASKINTS_Pos	../CMSIS/Include/core_cm4.h	1221;"	d
CoreDebug_DHCSR_C_MASKINTS_Pos	../CMSIS/Include/core_sc300.h	1059;"	d
CoreDebug_DHCSR_C_SNAPSTALL_Msk	../CMSIS/Include/core_cm3.h	1086;"	d
CoreDebug_DHCSR_C_SNAPSTALL_Msk	../CMSIS/Include/core_cm4.h	1219;"	d
CoreDebug_DHCSR_C_SNAPSTALL_Msk	../CMSIS/Include/core_sc300.h	1057;"	d
CoreDebug_DHCSR_C_SNAPSTALL_Pos	../CMSIS/Include/core_cm3.h	1085;"	d
CoreDebug_DHCSR_C_SNAPSTALL_Pos	../CMSIS/Include/core_cm4.h	1218;"	d
CoreDebug_DHCSR_C_SNAPSTALL_Pos	../CMSIS/Include/core_sc300.h	1056;"	d
CoreDebug_DHCSR_C_STEP_Msk	../CMSIS/Include/core_cm3.h	1092;"	d
CoreDebug_DHCSR_C_STEP_Msk	../CMSIS/Include/core_cm4.h	1225;"	d
CoreDebug_DHCSR_C_STEP_Msk	../CMSIS/Include/core_sc300.h	1063;"	d
CoreDebug_DHCSR_C_STEP_Pos	../CMSIS/Include/core_cm3.h	1091;"	d
CoreDebug_DHCSR_C_STEP_Pos	../CMSIS/Include/core_cm4.h	1224;"	d
CoreDebug_DHCSR_C_STEP_Pos	../CMSIS/Include/core_sc300.h	1062;"	d
CoreDebug_DHCSR_DBGKEY_Msk	../CMSIS/Include/core_cm3.h	1065;"	d
CoreDebug_DHCSR_DBGKEY_Msk	../CMSIS/Include/core_cm4.h	1198;"	d
CoreDebug_DHCSR_DBGKEY_Msk	../CMSIS/Include/core_sc300.h	1036;"	d
CoreDebug_DHCSR_DBGKEY_Pos	../CMSIS/Include/core_cm3.h	1064;"	d
CoreDebug_DHCSR_DBGKEY_Pos	../CMSIS/Include/core_cm4.h	1197;"	d
CoreDebug_DHCSR_DBGKEY_Pos	../CMSIS/Include/core_sc300.h	1035;"	d
CoreDebug_DHCSR_S_HALT_Msk	../CMSIS/Include/core_cm3.h	1080;"	d
CoreDebug_DHCSR_S_HALT_Msk	../CMSIS/Include/core_cm4.h	1213;"	d
CoreDebug_DHCSR_S_HALT_Msk	../CMSIS/Include/core_sc300.h	1051;"	d
CoreDebug_DHCSR_S_HALT_Pos	../CMSIS/Include/core_cm3.h	1079;"	d
CoreDebug_DHCSR_S_HALT_Pos	../CMSIS/Include/core_cm4.h	1212;"	d
CoreDebug_DHCSR_S_HALT_Pos	../CMSIS/Include/core_sc300.h	1050;"	d
CoreDebug_DHCSR_S_LOCKUP_Msk	../CMSIS/Include/core_cm3.h	1074;"	d
CoreDebug_DHCSR_S_LOCKUP_Msk	../CMSIS/Include/core_cm4.h	1207;"	d
CoreDebug_DHCSR_S_LOCKUP_Msk	../CMSIS/Include/core_sc300.h	1045;"	d
CoreDebug_DHCSR_S_LOCKUP_Pos	../CMSIS/Include/core_cm3.h	1073;"	d
CoreDebug_DHCSR_S_LOCKUP_Pos	../CMSIS/Include/core_cm4.h	1206;"	d
CoreDebug_DHCSR_S_LOCKUP_Pos	../CMSIS/Include/core_sc300.h	1044;"	d
CoreDebug_DHCSR_S_REGRDY_Msk	../CMSIS/Include/core_cm3.h	1083;"	d
CoreDebug_DHCSR_S_REGRDY_Msk	../CMSIS/Include/core_cm4.h	1216;"	d
CoreDebug_DHCSR_S_REGRDY_Msk	../CMSIS/Include/core_sc300.h	1054;"	d
CoreDebug_DHCSR_S_REGRDY_Pos	../CMSIS/Include/core_cm3.h	1082;"	d
CoreDebug_DHCSR_S_REGRDY_Pos	../CMSIS/Include/core_cm4.h	1215;"	d
CoreDebug_DHCSR_S_REGRDY_Pos	../CMSIS/Include/core_sc300.h	1053;"	d
CoreDebug_DHCSR_S_RESET_ST_Msk	../CMSIS/Include/core_cm3.h	1068;"	d
CoreDebug_DHCSR_S_RESET_ST_Msk	../CMSIS/Include/core_cm4.h	1201;"	d
CoreDebug_DHCSR_S_RESET_ST_Msk	../CMSIS/Include/core_sc300.h	1039;"	d
CoreDebug_DHCSR_S_RESET_ST_Pos	../CMSIS/Include/core_cm3.h	1067;"	d
CoreDebug_DHCSR_S_RESET_ST_Pos	../CMSIS/Include/core_cm4.h	1200;"	d
CoreDebug_DHCSR_S_RESET_ST_Pos	../CMSIS/Include/core_sc300.h	1038;"	d
CoreDebug_DHCSR_S_RETIRE_ST_Msk	../CMSIS/Include/core_cm3.h	1071;"	d
CoreDebug_DHCSR_S_RETIRE_ST_Msk	../CMSIS/Include/core_cm4.h	1204;"	d
CoreDebug_DHCSR_S_RETIRE_ST_Msk	../CMSIS/Include/core_sc300.h	1042;"	d
CoreDebug_DHCSR_S_RETIRE_ST_Pos	../CMSIS/Include/core_cm3.h	1070;"	d
CoreDebug_DHCSR_S_RETIRE_ST_Pos	../CMSIS/Include/core_cm4.h	1203;"	d
CoreDebug_DHCSR_S_RETIRE_ST_Pos	../CMSIS/Include/core_sc300.h	1041;"	d
CoreDebug_DHCSR_S_SLEEP_Msk	../CMSIS/Include/core_cm3.h	1077;"	d
CoreDebug_DHCSR_S_SLEEP_Msk	../CMSIS/Include/core_cm4.h	1210;"	d
CoreDebug_DHCSR_S_SLEEP_Msk	../CMSIS/Include/core_sc300.h	1048;"	d
CoreDebug_DHCSR_S_SLEEP_Pos	../CMSIS/Include/core_cm3.h	1076;"	d
CoreDebug_DHCSR_S_SLEEP_Pos	../CMSIS/Include/core_cm4.h	1209;"	d
CoreDebug_DHCSR_S_SLEEP_Pos	../CMSIS/Include/core_sc300.h	1047;"	d
CoreDebug_Type	../CMSIS/Include/core_cm3.h	/^} CoreDebug_Type;$/;"	t	typeref:struct:__anon24
CoreDebug_Type	../CMSIS/Include/core_cm4.h	/^} CoreDebug_Type;$/;"	t	typeref:struct:__anon95
CoreDebug_Type	../CMSIS/Include/core_sc300.h	/^} CoreDebug_Type;$/;"	t	typeref:struct:__anon126
DAC1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	949;"	d
DAC1_BASE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	872;"	d
DAC2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	950;"	d
DAC2_BASE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	874;"	d
DAC_Align_12b_L	../inc/stm32f37x_dac.h	213;"	d
DAC_Align_12b_R	../inc/stm32f37x_dac.h	212;"	d
DAC_Align_8b_R	../inc/stm32f37x_dac.h	214;"	d
DAC_CR_BOFF1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2639;"	d
DAC_CR_BOFF2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2659;"	d
DAC_CR_DMAEN1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2657;"	d
DAC_CR_DMAEN2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2677;"	d
DAC_CR_EN1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2638;"	d
DAC_CR_EN2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2658;"	d
DAC_CR_MAMP1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2651;"	d
DAC_CR_MAMP1_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2652;"	d
DAC_CR_MAMP1_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2653;"	d
DAC_CR_MAMP1_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2654;"	d
DAC_CR_MAMP1_3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2655;"	d
DAC_CR_MAMP2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2671;"	d
DAC_CR_MAMP2_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2672;"	d
DAC_CR_MAMP2_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2673;"	d
DAC_CR_MAMP2_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2674;"	d
DAC_CR_MAMP2_3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2675;"	d
DAC_CR_TEN1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2640;"	d
DAC_CR_TEN2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2660;"	d
DAC_CR_TSEL1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2642;"	d
DAC_CR_TSEL1_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2643;"	d
DAC_CR_TSEL1_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2644;"	d
DAC_CR_TSEL1_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2645;"	d
DAC_CR_TSEL2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2662;"	d
DAC_CR_TSEL2_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2663;"	d
DAC_CR_TSEL2_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2664;"	d
DAC_CR_TSEL2_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2665;"	d
DAC_CR_WAVE1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2647;"	d
DAC_CR_WAVE1_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2648;"	d
DAC_CR_WAVE1_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2649;"	d
DAC_CR_WAVE2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2667;"	d
DAC_CR_WAVE2_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2668;"	d
DAC_CR_WAVE2_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2669;"	d
DAC_Channel_1	../inc/stm32f37x_dac.h	200;"	d
DAC_Channel_2	../inc/stm32f37x_dac.h	201;"	d
DAC_ClearFlag	../inc/stm32f37x_dac.h	/^void DAC_ClearFlag(DAC_TypeDef* DACx, uint32_t DAC_Channel, uint32_t DAC_FLAG);$/;"	p	signature:(DAC_TypeDef* DACx, uint32_t DAC_Channel, uint32_t DAC_FLAG)
DAC_ClearFlag	../src/stm32f37x_dac.c	/^void DAC_ClearFlag(DAC_TypeDef* DACx, uint32_t DAC_Channel, uint32_t DAC_FLAG)$/;"	f	signature:(DAC_TypeDef* DACx, uint32_t DAC_Channel, uint32_t DAC_FLAG)
DAC_ClearITPendingBit	../inc/stm32f37x_dac.h	/^void DAC_ClearITPendingBit(DAC_TypeDef* DACx, uint32_t DAC_Channel, uint32_t DAC_IT);$/;"	p	signature:(DAC_TypeDef* DACx, uint32_t DAC_Channel, uint32_t DAC_IT)
DAC_ClearITPendingBit	../src/stm32f37x_dac.c	/^void DAC_ClearITPendingBit(DAC_TypeDef* DACx, uint32_t DAC_Channel, uint32_t DAC_IT)$/;"	f	signature:(DAC_TypeDef* DACx, uint32_t DAC_Channel, uint32_t DAC_IT)
DAC_Cmd	../inc/stm32f37x_dac.h	/^void DAC_Cmd(DAC_TypeDef* DACx, uint32_t DAC_Channel, FunctionalState NewState);$/;"	p	signature:(DAC_TypeDef* DACx, uint32_t DAC_Channel, FunctionalState NewState)
DAC_Cmd	../src/stm32f37x_dac.c	/^void DAC_Cmd(DAC_TypeDef* DACx, uint32_t DAC_Channel, FunctionalState NewState)$/;"	f	signature:(DAC_TypeDef* DACx, uint32_t DAC_Channel, FunctionalState NewState)
DAC_DHR12L1_DACC1DHR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2687;"	d
DAC_DHR12L2_DACC2DHR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2696;"	d
DAC_DHR12LD_DACC1DHR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2706;"	d
DAC_DHR12LD_DACC2DHR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2707;"	d
DAC_DHR12R1_DACC1DHR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2684;"	d
DAC_DHR12R2_DACC2DHR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2693;"	d
DAC_DHR12RD_DACC1DHR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2702;"	d
DAC_DHR12RD_DACC2DHR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2703;"	d
DAC_DHR8R1_DACC1DHR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2690;"	d
DAC_DHR8R2_DACC2DHR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2699;"	d
DAC_DHR8RD_DACC1DHR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2710;"	d
DAC_DHR8RD_DACC2DHR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2711;"	d
DAC_DMACmd	../inc/stm32f37x_dac.h	/^void DAC_DMACmd(DAC_TypeDef* DACx, uint32_t DAC_Channel, FunctionalState NewState);$/;"	p	signature:(DAC_TypeDef* DACx, uint32_t DAC_Channel, FunctionalState NewState)
DAC_DMACmd	../src/stm32f37x_dac.c	/^void DAC_DMACmd(DAC_TypeDef* DACx, uint32_t DAC_Channel, FunctionalState NewState)$/;"	f	signature:(DAC_TypeDef* DACx, uint32_t DAC_Channel, FunctionalState NewState)
DAC_DOR1_DACC1DOR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2714;"	d
DAC_DOR2_DACC2DOR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2717;"	d
DAC_DeInit	../inc/stm32f37x_dac.h	/^void DAC_DeInit(DAC_TypeDef* DACx);$/;"	p	signature:(DAC_TypeDef* DACx)
DAC_DeInit	../src/stm32f37x_dac.c	/^void DAC_DeInit(DAC_TypeDef* DACx)$/;"	f	signature:(DAC_TypeDef* DACx)
DAC_DualSoftwareTriggerCmd	../inc/stm32f37x_dac.h	/^void DAC_DualSoftwareTriggerCmd(DAC_TypeDef* DACx, FunctionalState NewState);$/;"	p	signature:(DAC_TypeDef* DACx, FunctionalState NewState)
DAC_DualSoftwareTriggerCmd	../src/stm32f37x_dac.c	/^void DAC_DualSoftwareTriggerCmd(DAC_TypeDef* DACx, FunctionalState NewState)$/;"	f	signature:(DAC_TypeDef* DACx, FunctionalState NewState)
DAC_FLAG_DMAUDR	../inc/stm32f37x_dac.h	260;"	d
DAC_GetDataOutputValue	../inc/stm32f37x_dac.h	/^uint16_t DAC_GetDataOutputValue(DAC_TypeDef* DACx, uint32_t DAC_Channel);$/;"	p	signature:(DAC_TypeDef* DACx, uint32_t DAC_Channel)
DAC_GetDataOutputValue	../src/stm32f37x_dac.c	/^uint16_t DAC_GetDataOutputValue(DAC_TypeDef* DACx, uint32_t DAC_Channel)$/;"	f	signature:(DAC_TypeDef* DACx, uint32_t DAC_Channel)
DAC_GetFlagStatus	../inc/stm32f37x_dac.h	/^FlagStatus DAC_GetFlagStatus(DAC_TypeDef* DACx, uint32_t DAC_Channel, uint32_t DAC_FLAG);$/;"	p	signature:(DAC_TypeDef* DACx, uint32_t DAC_Channel, uint32_t DAC_FLAG)
DAC_GetFlagStatus	../src/stm32f37x_dac.c	/^FlagStatus DAC_GetFlagStatus(DAC_TypeDef* DACx, uint32_t DAC_Channel, uint32_t DAC_FLAG)$/;"	f	signature:(DAC_TypeDef* DACx, uint32_t DAC_Channel, uint32_t DAC_FLAG)
DAC_GetITStatus	../inc/stm32f37x_dac.h	/^ITStatus DAC_GetITStatus(DAC_TypeDef* DACx, uint32_t DAC_Channel, uint32_t DAC_IT);$/;"	p	signature:(DAC_TypeDef* DACx, uint32_t DAC_Channel, uint32_t DAC_IT)
DAC_GetITStatus	../src/stm32f37x_dac.c	/^ITStatus DAC_GetITStatus(DAC_TypeDef* DACx, uint32_t DAC_Channel, uint32_t DAC_IT)$/;"	f	signature:(DAC_TypeDef* DACx, uint32_t DAC_Channel, uint32_t DAC_IT)
DAC_ITConfig	../inc/stm32f37x_dac.h	/^void DAC_ITConfig(DAC_TypeDef* DACx, uint32_t DAC_Channel, uint32_t DAC_IT, FunctionalState NewState);$/;"	p	signature:(DAC_TypeDef* DACx, uint32_t DAC_Channel, uint32_t DAC_IT, FunctionalState NewState)
DAC_ITConfig	../src/stm32f37x_dac.c	/^void DAC_ITConfig(DAC_TypeDef* DACx, uint32_t DAC_Channel, uint32_t DAC_IT, FunctionalState NewState)  $/;"	f	signature:(DAC_TypeDef* DACx, uint32_t DAC_Channel, uint32_t DAC_IT, FunctionalState NewState)
DAC_IT_DMAUDR	../inc/stm32f37x_dac.h	248;"	d
DAC_Init	../inc/stm32f37x_dac.h	/^void DAC_Init(DAC_TypeDef* DACx, uint32_t DAC_Channel, DAC_InitTypeDef* DAC_InitStruct);$/;"	p	signature:(DAC_TypeDef* DACx, uint32_t DAC_Channel, DAC_InitTypeDef* DAC_InitStruct)
DAC_Init	../src/stm32f37x_dac.c	/^void DAC_Init(DAC_TypeDef* DACx, uint32_t DAC_Channel, DAC_InitTypeDef* DAC_InitStruct)$/;"	f	signature:(DAC_TypeDef* DACx, uint32_t DAC_Channel, DAC_InitTypeDef* DAC_InitStruct)
DAC_InitTypeDef	../inc/stm32f37x_dac.h	/^}DAC_InitTypeDef;$/;"	t	typeref:struct:__anon179
DAC_LFSRUnmask_Bit0	../inc/stm32f37x_dac.h	131;"	d
DAC_LFSRUnmask_Bits10_0	../inc/stm32f37x_dac.h	141;"	d
DAC_LFSRUnmask_Bits11_0	../inc/stm32f37x_dac.h	142;"	d
DAC_LFSRUnmask_Bits1_0	../inc/stm32f37x_dac.h	132;"	d
DAC_LFSRUnmask_Bits2_0	../inc/stm32f37x_dac.h	133;"	d
DAC_LFSRUnmask_Bits3_0	../inc/stm32f37x_dac.h	134;"	d
DAC_LFSRUnmask_Bits4_0	../inc/stm32f37x_dac.h	135;"	d
DAC_LFSRUnmask_Bits5_0	../inc/stm32f37x_dac.h	136;"	d
DAC_LFSRUnmask_Bits6_0	../inc/stm32f37x_dac.h	137;"	d
DAC_LFSRUnmask_Bits7_0	../inc/stm32f37x_dac.h	138;"	d
DAC_LFSRUnmask_Bits8_0	../inc/stm32f37x_dac.h	139;"	d
DAC_LFSRUnmask_Bits9_0	../inc/stm32f37x_dac.h	140;"	d
DAC_LFSRUnmask_TriangleAmplitude	../inc/stm32f37x_dac.h	/^  uint32_t DAC_LFSRUnmask_TriangleAmplitude; \/*!< Specifies the LFSR mask for noise wave generation or$/;"	m	struct:__anon179	access:public
DAC_OutputBuffer	../inc/stm32f37x_dac.h	/^  uint32_t DAC_OutputBuffer;                 \/*!< Specifies whether the DAC channel output buffer is enabled or disabled.$/;"	m	struct:__anon179	access:public
DAC_OutputBuffer_Disable	../inc/stm32f37x_dac.h	189;"	d
DAC_OutputBuffer_Enable	../inc/stm32f37x_dac.h	188;"	d
DAC_SR_DMAUDR1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2720;"	d
DAC_SR_DMAUDR2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2721;"	d
DAC_SWTRIGR_SWTRIG1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2680;"	d
DAC_SWTRIGR_SWTRIG2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2681;"	d
DAC_SetChannel1Data	../inc/stm32f37x_dac.h	/^void DAC_SetChannel1Data(DAC_TypeDef* DACx, uint32_t DAC_Align, uint16_t Data);$/;"	p	signature:(DAC_TypeDef* DACx, uint32_t DAC_Align, uint16_t Data)
DAC_SetChannel1Data	../src/stm32f37x_dac.c	/^void DAC_SetChannel1Data(DAC_TypeDef* DACx, uint32_t DAC_Align, uint16_t Data)$/;"	f	signature:(DAC_TypeDef* DACx, uint32_t DAC_Align, uint16_t Data)
DAC_SetChannel2Data	../inc/stm32f37x_dac.h	/^void DAC_SetChannel2Data(DAC_TypeDef* DACx, uint32_t DAC_Align, uint16_t Data);$/;"	p	signature:(DAC_TypeDef* DACx, uint32_t DAC_Align, uint16_t Data)
DAC_SetChannel2Data	../src/stm32f37x_dac.c	/^void DAC_SetChannel2Data(DAC_TypeDef* DACx, uint32_t DAC_Align, uint16_t Data)$/;"	f	signature:(DAC_TypeDef* DACx, uint32_t DAC_Align, uint16_t Data)
DAC_SetDualChannelData	../inc/stm32f37x_dac.h	/^void DAC_SetDualChannelData(DAC_TypeDef* DACx, uint32_t DAC_Align, uint16_t Data2, uint16_t Data1);$/;"	p	signature:(DAC_TypeDef* DACx, uint32_t DAC_Align, uint16_t Data2, uint16_t Data1)
DAC_SetDualChannelData	../src/stm32f37x_dac.c	/^void DAC_SetDualChannelData(DAC_TypeDef* DACx, uint32_t DAC_Align, uint16_t Data2, uint16_t Data1)$/;"	f	signature:(DAC_TypeDef* DACx, uint32_t DAC_Align, uint16_t Data2, uint16_t Data1)
DAC_SoftwareTriggerCmd	../inc/stm32f37x_dac.h	/^void DAC_SoftwareTriggerCmd(DAC_TypeDef* DACx, uint32_t DAC_Channel, FunctionalState NewState);$/;"	p	signature:(DAC_TypeDef* DACx, uint32_t DAC_Channel, FunctionalState NewState)
DAC_SoftwareTriggerCmd	../src/stm32f37x_dac.c	/^void DAC_SoftwareTriggerCmd(DAC_TypeDef* DACx, uint32_t DAC_Channel, FunctionalState NewState)$/;"	f	signature:(DAC_TypeDef* DACx, uint32_t DAC_Channel, FunctionalState NewState)
DAC_StructInit	../inc/stm32f37x_dac.h	/^void DAC_StructInit(DAC_InitTypeDef* DAC_InitStruct);$/;"	p	signature:(DAC_InitTypeDef* DAC_InitStruct)
DAC_StructInit	../src/stm32f37x_dac.c	/^void DAC_StructInit(DAC_InitTypeDef* DAC_InitStruct)$/;"	f	signature:(DAC_InitTypeDef* DAC_InitStruct)
DAC_TriangleAmplitude_1	../inc/stm32f37x_dac.h	143;"	d
DAC_TriangleAmplitude_1023	../inc/stm32f37x_dac.h	152;"	d
DAC_TriangleAmplitude_127	../inc/stm32f37x_dac.h	149;"	d
DAC_TriangleAmplitude_15	../inc/stm32f37x_dac.h	146;"	d
DAC_TriangleAmplitude_2047	../inc/stm32f37x_dac.h	153;"	d
DAC_TriangleAmplitude_255	../inc/stm32f37x_dac.h	150;"	d
DAC_TriangleAmplitude_3	../inc/stm32f37x_dac.h	144;"	d
DAC_TriangleAmplitude_31	../inc/stm32f37x_dac.h	147;"	d
DAC_TriangleAmplitude_4095	../inc/stm32f37x_dac.h	154;"	d
DAC_TriangleAmplitude_511	../inc/stm32f37x_dac.h	151;"	d
DAC_TriangleAmplitude_63	../inc/stm32f37x_dac.h	148;"	d
DAC_TriangleAmplitude_7	../inc/stm32f37x_dac.h	145;"	d
DAC_Trigger	../inc/stm32f37x_dac.h	/^  uint32_t DAC_Trigger;                      \/*!< Specifies the external trigger for the selected DAC channel.$/;"	m	struct:__anon179	access:public
DAC_Trigger_Ext_IT9	../inc/stm32f37x_dac.h	95;"	d
DAC_Trigger_None	../inc/stm32f37x_dac.h	86;"	d
DAC_Trigger_Software	../inc/stm32f37x_dac.h	96;"	d
DAC_Trigger_T18_TRGO	../inc/stm32f37x_dac.h	92;"	d
DAC_Trigger_T2_TRGO	../inc/stm32f37x_dac.h	93;"	d
DAC_Trigger_T3_TRGO	../inc/stm32f37x_dac.h	89;"	d
DAC_Trigger_T4_TRGO	../inc/stm32f37x_dac.h	94;"	d
DAC_Trigger_T5_TRGO	../inc/stm32f37x_dac.h	91;"	d
DAC_Trigger_T6_TRGO	../inc/stm32f37x_dac.h	88;"	d
DAC_Trigger_T7_TRGO	../inc/stm32f37x_dac.h	90;"	d
DAC_TypeDef	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^} DAC_TypeDef;$/;"	t	typeref:struct:__anon149
DAC_WaveGeneration	../inc/stm32f37x_dac.h	/^  uint32_t DAC_WaveGeneration;               \/*!< Specifies whether DAC channel noise waves or triangle waves$/;"	m	struct:__anon179	access:public
DAC_WaveGenerationCmd	../inc/stm32f37x_dac.h	/^void DAC_WaveGenerationCmd(DAC_TypeDef* DACx, uint32_t DAC_Channel, uint32_t DAC_Wave, FunctionalState NewState);$/;"	p	signature:(DAC_TypeDef* DACx, uint32_t DAC_Channel, uint32_t DAC_Wave, FunctionalState NewState)
DAC_WaveGenerationCmd	../src/stm32f37x_dac.c	/^void DAC_WaveGenerationCmd(DAC_TypeDef* DACx, uint32_t DAC_Channel, uint32_t DAC_Wave, FunctionalState NewState)$/;"	f	signature:(DAC_TypeDef* DACx, uint32_t DAC_Channel, uint32_t DAC_Wave, FunctionalState NewState)
DAC_WaveGeneration_Noise	../inc/stm32f37x_dac.h	118;"	d
DAC_WaveGeneration_None	../inc/stm32f37x_dac.h	117;"	d
DAC_WaveGeneration_Triangle	../inc/stm32f37x_dac.h	119;"	d
DAC_Wave_Noise	../inc/stm32f37x_dac.h	226;"	d
DAC_Wave_Triangle	../inc/stm32f37x_dac.h	227;"	d
DBGMCU	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	962;"	d
DBGMCU_APB1PeriphConfig	../inc/stm32f37x_dbgmcu.h	/^void DBGMCU_APB1PeriphConfig(uint32_t DBGMCU_Periph, FunctionalState NewState);$/;"	p	signature:(uint32_t DBGMCU_Periph, FunctionalState NewState)
DBGMCU_APB1PeriphConfig	../src/stm32f37x_dbgmcu.c	/^void DBGMCU_APB1PeriphConfig(uint32_t DBGMCU_Periph, FunctionalState NewState)$/;"	f	signature:(uint32_t DBGMCU_Periph, FunctionalState NewState)
DBGMCU_APB1_FZ_DBG_CAN1_STOP	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2753;"	d
DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2751;"	d
DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2752;"	d
DBGMCU_APB1_FZ_DBG_IWDG_STOP	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2750;"	d
DBGMCU_APB1_FZ_DBG_RTC_STOP	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2748;"	d
DBGMCU_APB1_FZ_DBG_TIM12_STOP	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2744;"	d
DBGMCU_APB1_FZ_DBG_TIM13_STOP	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2745;"	d
DBGMCU_APB1_FZ_DBG_TIM14_STOP	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2746;"	d
DBGMCU_APB1_FZ_DBG_TIM18_STOP	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2747;"	d
DBGMCU_APB1_FZ_DBG_TIM2_STOP	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2738;"	d
DBGMCU_APB1_FZ_DBG_TIM3_STOP	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2739;"	d
DBGMCU_APB1_FZ_DBG_TIM4_STOP	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2740;"	d
DBGMCU_APB1_FZ_DBG_TIM5_STOP	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2741;"	d
DBGMCU_APB1_FZ_DBG_TIM6_STOP	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2742;"	d
DBGMCU_APB1_FZ_DBG_TIM7_STOP	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2743;"	d
DBGMCU_APB1_FZ_DBG_WWDG_STOP	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2749;"	d
DBGMCU_APB2PeriphConfig	../inc/stm32f37x_dbgmcu.h	/^void DBGMCU_APB2PeriphConfig(uint32_t DBGMCU_Periph, FunctionalState NewState);$/;"	p	signature:(uint32_t DBGMCU_Periph, FunctionalState NewState)
DBGMCU_APB2PeriphConfig	../src/stm32f37x_dbgmcu.c	/^void DBGMCU_APB2PeriphConfig(uint32_t DBGMCU_Periph, FunctionalState NewState)$/;"	f	signature:(uint32_t DBGMCU_Periph, FunctionalState NewState)
DBGMCU_APB2_FZ_DBG_TIM15_STOP	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2756;"	d
DBGMCU_APB2_FZ_DBG_TIM16_STOP	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2757;"	d
DBGMCU_APB2_FZ_DBG_TIM17_STOP	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2758;"	d
DBGMCU_APB2_FZ_DBG_TIM19_STOP	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2759;"	d
DBGMCU_BASE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	921;"	d
DBGMCU_CAN1_STOP	../inc/stm32f37x_dbgmcu.h	73;"	d
DBGMCU_CR_DBG_SLEEP	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2733;"	d
DBGMCU_CR_DBG_STANDBY	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2735;"	d
DBGMCU_CR_DBG_STOP	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2734;"	d
DBGMCU_Config	../inc/stm32f37x_dbgmcu.h	/^void DBGMCU_Config(uint32_t DBGMCU_Periph, FunctionalState NewState);$/;"	p	signature:(uint32_t DBGMCU_Periph, FunctionalState NewState)
DBGMCU_Config	../src/stm32f37x_dbgmcu.c	/^void DBGMCU_Config(uint32_t DBGMCU_Periph, FunctionalState NewState)$/;"	f	signature:(uint32_t DBGMCU_Periph, FunctionalState NewState)
DBGMCU_GetDEVID	../inc/stm32f37x_dbgmcu.h	/^uint32_t DBGMCU_GetDEVID(void);$/;"	p	signature:(void)
DBGMCU_GetDEVID	../src/stm32f37x_dbgmcu.c	/^uint32_t DBGMCU_GetDEVID(void)$/;"	f	signature:(void)
DBGMCU_GetREVID	../inc/stm32f37x_dbgmcu.h	/^uint32_t DBGMCU_GetREVID(void);$/;"	p	signature:(void)
DBGMCU_GetREVID	../src/stm32f37x_dbgmcu.c	/^uint32_t DBGMCU_GetREVID(void)$/;"	f	signature:(void)
DBGMCU_I2C1_SMBUS_TIMEOUT	../inc/stm32f37x_dbgmcu.h	71;"	d
DBGMCU_I2C2_SMBUS_TIMEOUT	../inc/stm32f37x_dbgmcu.h	72;"	d
DBGMCU_IDCODE_DEV_ID	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2729;"	d
DBGMCU_IDCODE_REV_ID	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2730;"	d
DBGMCU_IWDG_STOP	../inc/stm32f37x_dbgmcu.h	70;"	d
DBGMCU_RTC_STOP	../inc/stm32f37x_dbgmcu.h	68;"	d
DBGMCU_SLEEP	../inc/stm32f37x_dbgmcu.h	53;"	d
DBGMCU_STANDBY	../inc/stm32f37x_dbgmcu.h	55;"	d
DBGMCU_STOP	../inc/stm32f37x_dbgmcu.h	54;"	d
DBGMCU_TIM12_STOP	../inc/stm32f37x_dbgmcu.h	64;"	d
DBGMCU_TIM13_STOP	../inc/stm32f37x_dbgmcu.h	65;"	d
DBGMCU_TIM14_STOP	../inc/stm32f37x_dbgmcu.h	66;"	d
DBGMCU_TIM15_STOP	../inc/stm32f37x_dbgmcu.h	77;"	d
DBGMCU_TIM16_STOP	../inc/stm32f37x_dbgmcu.h	78;"	d
DBGMCU_TIM17_STOP	../inc/stm32f37x_dbgmcu.h	79;"	d
DBGMCU_TIM18_STOP	../inc/stm32f37x_dbgmcu.h	67;"	d
DBGMCU_TIM19_STOP	../inc/stm32f37x_dbgmcu.h	80;"	d
DBGMCU_TIM2_STOP	../inc/stm32f37x_dbgmcu.h	58;"	d
DBGMCU_TIM3_STOP	../inc/stm32f37x_dbgmcu.h	59;"	d
DBGMCU_TIM4_STOP	../inc/stm32f37x_dbgmcu.h	60;"	d
DBGMCU_TIM5_STOP	../inc/stm32f37x_dbgmcu.h	61;"	d
DBGMCU_TIM6_STOP	../inc/stm32f37x_dbgmcu.h	62;"	d
DBGMCU_TIM7_STOP	../inc/stm32f37x_dbgmcu.h	63;"	d
DBGMCU_TypeDef	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^}DBGMCU_TypeDef;$/;"	t	typeref:struct:__anon150
DBGMCU_WWDG_STOP	../inc/stm32f37x_dbgmcu.h	69;"	d
DBP_BitNumber	../src/stm32f37x_pwr.c	58;"	d	file:
DCR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint16_t DCR;         \/*!< TIM DMA control register,            Address offset: 0x48 *\/$/;"	m	struct:__anon165	access:public
DCRDR	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t DCRDR;                   \/*!< Offset: 0x008 (R\/W)  Debug Core Register Data Register            *\/$/;"	m	struct:__anon24	access:public
DCRDR	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t DCRDR;                   \/*!< Offset: 0x008 (R\/W)  Debug Core Register Data Register            *\/$/;"	m	struct:__anon95	access:public
DCRDR	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t DCRDR;                   \/*!< Offset: 0x008 (R\/W)  Debug Core Register Data Register            *\/$/;"	m	struct:__anon126	access:public
DCRSR	../CMSIS/Include/core_cm3.h	/^  __O  uint32_t DCRSR;                   \/*!< Offset: 0x004 ( \/W)  Debug Core Register Selector Register        *\/$/;"	m	struct:__anon24	access:public
DCRSR	../CMSIS/Include/core_cm4.h	/^  __O  uint32_t DCRSR;                   \/*!< Offset: 0x004 ( \/W)  Debug Core Register Selector Register        *\/$/;"	m	struct:__anon95	access:public
DCRSR	../CMSIS/Include/core_sc300.h	/^  __O  uint32_t DCRSR;                   \/*!< Offset: 0x004 ( \/W)  Debug Core Register Selector Register        *\/$/;"	m	struct:__anon126	access:public
DECODE_MODE	../tim_adc/main.c	4;"	d	file:
DELTA	../CMSIS/DSP_Lib/Examples/arm_convolution_example/arm_convolution_example_f32.c	96;"	d	file:
DELTA	../CMSIS/DSP_Lib/Examples/arm_dotproduct_example/arm_dotproduct_example_f32.c	77;"	d	file:
DELTA	../CMSIS/DSP_Lib/Examples/arm_sin_cos_example/arm_sin_cos_example_f32.c	75;"	d	file:
DELTA	../CMSIS/DSP_Lib/Examples/arm_variance_example/arm_variance_example_f32.c	84;"	d	file:
DELTA_COEFF	../CMSIS/DSP_Lib/Examples/arm_signal_converge_example/arm_signal_converge_example_f32.c	104;"	d	file:
DELTA_ERROR	../CMSIS/DSP_Lib/Examples/arm_signal_converge_example/arm_signal_converge_example_f32.c	103;"	d	file:
DELTA_Q15	../CMSIS/Include/arm_math.h	281;"	d
DELTA_Q31	../CMSIS/Include/arm_math.h	280;"	d
DEMCR	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t DEMCR;                   \/*!< Offset: 0x00C (R\/W)  Debug Exception and Monitor Control Register *\/$/;"	m	struct:__anon24	access:public
DEMCR	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t DEMCR;                   \/*!< Offset: 0x00C (R\/W)  Debug Exception and Monitor Control Register *\/$/;"	m	struct:__anon95	access:public
DEMCR	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t DEMCR;                   \/*!< Offset: 0x00C (R\/W)  Debug Exception and Monitor Control Register *\/$/;"	m	struct:__anon126	access:public
DEVID	../CMSIS/Include/core_cm3.h	/^  __I  uint32_t DEVID;                   \/*!< Offset: 0xFC8 (R\/ )  TPIU_DEVID *\/$/;"	m	struct:__anon22	access:public
DEVID	../CMSIS/Include/core_cm4.h	/^  __I  uint32_t DEVID;                   \/*!< Offset: 0xFC8 (R\/ )  TPIU_DEVID *\/$/;"	m	struct:__anon92	access:public
DEVID	../CMSIS/Include/core_sc300.h	/^  __I  uint32_t DEVID;                   \/*!< Offset: 0xFC8 (R\/ )  TPIU_DEVID *\/$/;"	m	struct:__anon124	access:public
DEVTYPE	../CMSIS/Include/core_cm3.h	/^  __I  uint32_t DEVTYPE;                 \/*!< Offset: 0xFCC (R\/ )  TPIU_DEVTYPE *\/$/;"	m	struct:__anon22	access:public
DEVTYPE	../CMSIS/Include/core_cm4.h	/^  __I  uint32_t DEVTYPE;                 \/*!< Offset: 0xFCC (R\/ )  TPIU_DEVTYPE *\/$/;"	m	struct:__anon92	access:public
DEVTYPE	../CMSIS/Include/core_sc300.h	/^  __I  uint32_t DEVTYPE;                 \/*!< Offset: 0xFCC (R\/ )  TPIU_DEVTYPE *\/$/;"	m	struct:__anon124	access:public
DFR	../CMSIS/Include/core_cm3.h	/^  __I  uint32_t DFR;                     \/*!< Offset: 0x048 (R\/ )  Debug Feature Register                                *\/$/;"	m	struct:__anon16	access:public
DFR	../CMSIS/Include/core_cm4.h	/^  __I  uint32_t DFR;                     \/*!< Offset: 0x048 (R\/ )  Debug Feature Register                                *\/$/;"	m	struct:__anon86	access:public
DFR	../CMSIS/Include/core_sc300.h	/^  __I  uint32_t DFR;                     \/*!< Offset: 0x048 (R\/ )  Debug Feature Register                                *\/$/;"	m	struct:__anon118	access:public
DFSR	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t DFSR;                    \/*!< Offset: 0x030 (R\/W)  Debug Fault Status Register                           *\/$/;"	m	struct:__anon16	access:public
DFSR	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t DFSR;                    \/*!< Offset: 0x030 (R\/W)  Debug Fault Status Register                           *\/$/;"	m	struct:__anon86	access:public
DFSR	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t DFSR;                    \/*!< Offset: 0x030 (R\/W)  Debug Fault Status Register                           *\/$/;"	m	struct:__anon118	access:public
DHCSR	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t DHCSR;                   \/*!< Offset: 0x000 (R\/W)  Debug Halting Control and Status Register    *\/$/;"	m	struct:__anon24	access:public
DHCSR	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t DHCSR;                   \/*!< Offset: 0x000 (R\/W)  Debug Halting Control and Status Register    *\/$/;"	m	struct:__anon95	access:public
DHCSR	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t DHCSR;                   \/*!< Offset: 0x000 (R\/W)  Debug Halting Control and Status Register    *\/$/;"	m	struct:__anon126	access:public
DHR12L1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t DHR12L1;  \/*!< DAC channel1 12-bit left aligned data holding register,  Address offset: 0x0C *\/$/;"	m	struct:__anon149	access:public
DHR12L2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t DHR12L2;  \/*!< DAC channel2 12-bit left aligned data holding register,  Address offset: 0x18 *\/$/;"	m	struct:__anon149	access:public
DHR12LD	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t DHR12LD;  \/*!< DUAL DAC 12-bit left aligned data holding register,      Address offset: 0x24 *\/$/;"	m	struct:__anon149	access:public
DHR12R1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t DHR12R1;  \/*!< DAC channel1 12-bit right-aligned data holding register, Address offset: 0x08 *\/$/;"	m	struct:__anon149	access:public
DHR12R1_OFFSET	../src/stm32f37x_dac.c	138;"	d	file:
DHR12R2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t DHR12R2;  \/*!< DAC channel2 12-bit right aligned data holding register, Address offset: 0x14 *\/$/;"	m	struct:__anon149	access:public
DHR12R2_OFFSET	../src/stm32f37x_dac.c	139;"	d	file:
DHR12RD	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t DHR12RD;  \/*!< Dual DAC 12-bit right-aligned data holding register,     Address offset: 0x20 *\/$/;"	m	struct:__anon149	access:public
DHR12RD_OFFSET	../src/stm32f37x_dac.c	140;"	d	file:
DHR8R1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t DHR8R1;   \/*!< DAC channel1 8-bit right aligned data holding register,  Address offset: 0x10 *\/$/;"	m	struct:__anon149	access:public
DHR8R2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t DHR8R2;   \/*!< DAC channel2 8-bit right-aligned data holding register,  Address offset: 0x1C *\/$/;"	m	struct:__anon149	access:public
DHR8RD	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t DHR8RD;   \/*!< DUAL DAC 8-bit right aligned data holding register,      Address offset: 0x28 *\/$/;"	m	struct:__anon149	access:public
DIER	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint16_t DIER;        \/*!< TIM DMA\/interrupt enable register,   Address offset: 0x0C *\/$/;"	m	struct:__anon165	access:public
DISABLE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^typedef enum {DISABLE = 0, ENABLE = !DISABLE} FunctionalState;$/;"	e	enum:__anon139
DISPLAY_TEST	../tim_adc/main.c	7;"	d	file:
DLC	../inc/stm32f37x_can.h	/^  uint8_t DLC;     \/*!< Specifies the length of the frame that will be $/;"	m	struct:__anon188	access:public
DLC	../inc/stm32f37x_can.h	/^  uint8_t DLC;     \/*!< Specifies the length of the frame that will be received.$/;"	m	struct:__anon189	access:public
DMA1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	967;"	d
DMA1_BASE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	893;"	d
DMA1_CHANNEL1_IT_MASK	../src/stm32f37x_dma.c	90;"	d	file:
DMA1_CHANNEL2_IT_MASK	../src/stm32f37x_dma.c	91;"	d	file:
DMA1_CHANNEL3_IT_MASK	../src/stm32f37x_dma.c	92;"	d	file:
DMA1_CHANNEL4_IT_MASK	../src/stm32f37x_dma.c	93;"	d	file:
DMA1_CHANNEL5_IT_MASK	../src/stm32f37x_dma.c	94;"	d	file:
DMA1_CHANNEL6_IT_MASK	../src/stm32f37x_dma.c	95;"	d	file:
DMA1_CHANNEL7_IT_MASK	../src/stm32f37x_dma.c	96;"	d	file:
DMA1_Channel1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	968;"	d
DMA1_Channel1_BASE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	894;"	d
DMA1_Channel1_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/arm/startup_stm32f37x.s	/^DMA1_Channel1_IRQHandler                                       $/;"	l
DMA1_Channel1_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/iar/startup_stm32f37x.s	/^DMA1_Channel1_IRQHandler  $/;"	l
DMA1_Channel1_IRQn	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  DMA1_Channel1_IRQn          = 11,     \/*!< DMA1 Channel 1 Interrupt                                          *\/$/;"	e	enum:IRQn
DMA1_Channel2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	969;"	d
DMA1_Channel2_BASE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	895;"	d
DMA1_Channel2_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/arm/startup_stm32f37x.s	/^DMA1_Channel2_IRQHandler                                          $/;"	l
DMA1_Channel2_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/iar/startup_stm32f37x.s	/^DMA1_Channel2_IRQHandler  $/;"	l
DMA1_Channel2_IRQn	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  DMA1_Channel2_IRQn          = 12,     \/*!< DMA1 Channel 2 Interrupt                                          *\/$/;"	e	enum:IRQn
DMA1_Channel3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	970;"	d
DMA1_Channel3_BASE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	896;"	d
DMA1_Channel3_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/arm/startup_stm32f37x.s	/^DMA1_Channel3_IRQHandler                                          $/;"	l
DMA1_Channel3_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/iar/startup_stm32f37x.s	/^DMA1_Channel3_IRQHandler  $/;"	l
DMA1_Channel3_IRQn	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  DMA1_Channel3_IRQn          = 13,     \/*!< DMA1 Channel 3 Interrupt                                          *\/$/;"	e	enum:IRQn
DMA1_Channel4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	971;"	d
DMA1_Channel4_BASE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	897;"	d
DMA1_Channel4_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/arm/startup_stm32f37x.s	/^DMA1_Channel4_IRQHandler                                          $/;"	l
DMA1_Channel4_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/iar/startup_stm32f37x.s	/^DMA1_Channel4_IRQHandler  $/;"	l
DMA1_Channel4_IRQn	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  DMA1_Channel4_IRQn          = 14,     \/*!< DMA1 Channel 4 Interrupt                                          *\/$/;"	e	enum:IRQn
DMA1_Channel5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	972;"	d
DMA1_Channel5_BASE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	898;"	d
DMA1_Channel5_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/arm/startup_stm32f37x.s	/^DMA1_Channel5_IRQHandler                                          $/;"	l
DMA1_Channel5_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/iar/startup_stm32f37x.s	/^DMA1_Channel5_IRQHandler  $/;"	l
DMA1_Channel5_IRQn	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  DMA1_Channel5_IRQn          = 15,     \/*!< DMA1 Channel 5 Interrupt                                          *\/$/;"	e	enum:IRQn
DMA1_Channel6	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	973;"	d
DMA1_Channel6_BASE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	899;"	d
DMA1_Channel6_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/arm/startup_stm32f37x.s	/^DMA1_Channel6_IRQHandler                                          $/;"	l
DMA1_Channel6_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/iar/startup_stm32f37x.s	/^DMA1_Channel6_IRQHandler  $/;"	l
DMA1_Channel6_IRQn	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  DMA1_Channel6_IRQn          = 16,     \/*!< DMA1 Channel 6 Interrupt                                          *\/$/;"	e	enum:IRQn
DMA1_Channel7	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	974;"	d
DMA1_Channel7_BASE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	900;"	d
DMA1_Channel7_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/arm/startup_stm32f37x.s	/^DMA1_Channel7_IRQHandler                                          $/;"	l
DMA1_Channel7_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/iar/startup_stm32f37x.s	/^DMA1_Channel7_IRQHandler  $/;"	l
DMA1_Channel7_IRQn	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  DMA1_Channel7_IRQn          = 17,     \/*!< DMA1 Channel 7 Interrupt                                          *\/$/;"	e	enum:IRQn
DMA1_FLAG_GL1	../inc/stm32f37x_dma.h	315;"	d
DMA1_FLAG_GL2	../inc/stm32f37x_dma.h	319;"	d
DMA1_FLAG_GL3	../inc/stm32f37x_dma.h	323;"	d
DMA1_FLAG_GL4	../inc/stm32f37x_dma.h	327;"	d
DMA1_FLAG_GL5	../inc/stm32f37x_dma.h	331;"	d
DMA1_FLAG_GL6	../inc/stm32f37x_dma.h	335;"	d
DMA1_FLAG_GL7	../inc/stm32f37x_dma.h	339;"	d
DMA1_FLAG_HT1	../inc/stm32f37x_dma.h	317;"	d
DMA1_FLAG_HT2	../inc/stm32f37x_dma.h	321;"	d
DMA1_FLAG_HT3	../inc/stm32f37x_dma.h	325;"	d
DMA1_FLAG_HT4	../inc/stm32f37x_dma.h	329;"	d
DMA1_FLAG_HT5	../inc/stm32f37x_dma.h	333;"	d
DMA1_FLAG_HT6	../inc/stm32f37x_dma.h	337;"	d
DMA1_FLAG_HT7	../inc/stm32f37x_dma.h	341;"	d
DMA1_FLAG_TC1	../inc/stm32f37x_dma.h	316;"	d
DMA1_FLAG_TC2	../inc/stm32f37x_dma.h	320;"	d
DMA1_FLAG_TC3	../inc/stm32f37x_dma.h	324;"	d
DMA1_FLAG_TC4	../inc/stm32f37x_dma.h	328;"	d
DMA1_FLAG_TC5	../inc/stm32f37x_dma.h	332;"	d
DMA1_FLAG_TC6	../inc/stm32f37x_dma.h	336;"	d
DMA1_FLAG_TC7	../inc/stm32f37x_dma.h	340;"	d
DMA1_FLAG_TE1	../inc/stm32f37x_dma.h	318;"	d
DMA1_FLAG_TE2	../inc/stm32f37x_dma.h	322;"	d
DMA1_FLAG_TE3	../inc/stm32f37x_dma.h	326;"	d
DMA1_FLAG_TE4	../inc/stm32f37x_dma.h	330;"	d
DMA1_FLAG_TE5	../inc/stm32f37x_dma.h	334;"	d
DMA1_FLAG_TE6	../inc/stm32f37x_dma.h	338;"	d
DMA1_FLAG_TE7	../inc/stm32f37x_dma.h	342;"	d
DMA1_IT_GL1	../inc/stm32f37x_dma.h	230;"	d
DMA1_IT_GL2	../inc/stm32f37x_dma.h	234;"	d
DMA1_IT_GL3	../inc/stm32f37x_dma.h	238;"	d
DMA1_IT_GL4	../inc/stm32f37x_dma.h	242;"	d
DMA1_IT_GL5	../inc/stm32f37x_dma.h	246;"	d
DMA1_IT_GL6	../inc/stm32f37x_dma.h	250;"	d
DMA1_IT_GL7	../inc/stm32f37x_dma.h	254;"	d
DMA1_IT_HT1	../inc/stm32f37x_dma.h	232;"	d
DMA1_IT_HT2	../inc/stm32f37x_dma.h	236;"	d
DMA1_IT_HT3	../inc/stm32f37x_dma.h	240;"	d
DMA1_IT_HT4	../inc/stm32f37x_dma.h	244;"	d
DMA1_IT_HT5	../inc/stm32f37x_dma.h	248;"	d
DMA1_IT_HT6	../inc/stm32f37x_dma.h	252;"	d
DMA1_IT_HT7	../inc/stm32f37x_dma.h	256;"	d
DMA1_IT_TC1	../inc/stm32f37x_dma.h	231;"	d
DMA1_IT_TC2	../inc/stm32f37x_dma.h	235;"	d
DMA1_IT_TC3	../inc/stm32f37x_dma.h	239;"	d
DMA1_IT_TC4	../inc/stm32f37x_dma.h	243;"	d
DMA1_IT_TC5	../inc/stm32f37x_dma.h	247;"	d
DMA1_IT_TC6	../inc/stm32f37x_dma.h	251;"	d
DMA1_IT_TC7	../inc/stm32f37x_dma.h	255;"	d
DMA1_IT_TE1	../inc/stm32f37x_dma.h	233;"	d
DMA1_IT_TE2	../inc/stm32f37x_dma.h	237;"	d
DMA1_IT_TE3	../inc/stm32f37x_dma.h	241;"	d
DMA1_IT_TE4	../inc/stm32f37x_dma.h	245;"	d
DMA1_IT_TE5	../inc/stm32f37x_dma.h	249;"	d
DMA1_IT_TE6	../inc/stm32f37x_dma.h	253;"	d
DMA1_IT_TE7	../inc/stm32f37x_dma.h	257;"	d
DMA2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	975;"	d
DMA2_BASE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	901;"	d
DMA2_CHANNEL1_IT_MASK	../src/stm32f37x_dma.c	99;"	d	file:
DMA2_CHANNEL2_IT_MASK	../src/stm32f37x_dma.c	100;"	d	file:
DMA2_CHANNEL3_IT_MASK	../src/stm32f37x_dma.c	101;"	d	file:
DMA2_CHANNEL4_IT_MASK	../src/stm32f37x_dma.c	102;"	d	file:
DMA2_CHANNEL5_IT_MASK	../src/stm32f37x_dma.c	103;"	d	file:
DMA2_Channel1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	976;"	d
DMA2_Channel1_BASE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	902;"	d
DMA2_Channel1_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/arm/startup_stm32f37x.s	/^DMA2_Channel1_IRQHandler                                         $/;"	l
DMA2_Channel1_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/iar/startup_stm32f37x.s	/^DMA2_Channel1_IRQHandler  $/;"	l
DMA2_Channel1_IRQn	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  DMA2_Channel1_IRQn          = 56,     \/*!< DMA2 Channel 1 global Interrupt                                   *\/$/;"	e	enum:IRQn
DMA2_Channel2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	977;"	d
DMA2_Channel2_BASE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	903;"	d
DMA2_Channel2_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/arm/startup_stm32f37x.s	/^DMA2_Channel2_IRQHandler                                          $/;"	l
DMA2_Channel2_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/iar/startup_stm32f37x.s	/^DMA2_Channel2_IRQHandler  $/;"	l
DMA2_Channel2_IRQn	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  DMA2_Channel2_IRQn          = 57,     \/*!< DMA2 Channel 2 global Interrupt                                   *\/$/;"	e	enum:IRQn
DMA2_Channel3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	978;"	d
DMA2_Channel3_BASE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	904;"	d
DMA2_Channel3_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/arm/startup_stm32f37x.s	/^DMA2_Channel3_IRQHandler                                           $/;"	l
DMA2_Channel3_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/iar/startup_stm32f37x.s	/^DMA2_Channel3_IRQHandler  $/;"	l
DMA2_Channel3_IRQn	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  DMA2_Channel3_IRQn          = 58,     \/*!< DMA2 Channel 3 global Interrupt                                   *\/$/;"	e	enum:IRQn
DMA2_Channel4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	979;"	d
DMA2_Channel4_BASE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	905;"	d
DMA2_Channel4_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/arm/startup_stm32f37x.s	/^DMA2_Channel4_IRQHandler                                           $/;"	l
DMA2_Channel4_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/iar/startup_stm32f37x.s	/^DMA2_Channel4_IRQHandler  $/;"	l
DMA2_Channel4_IRQn	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  DMA2_Channel4_IRQn          = 59,     \/*!< DMA2 Channel 4 global Interrupt                                   *\/$/;"	e	enum:IRQn
DMA2_Channel5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	980;"	d
DMA2_Channel5_BASE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	906;"	d
DMA2_Channel5_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/arm/startup_stm32f37x.s	/^DMA2_Channel5_IRQHandler                                        $/;"	l
DMA2_Channel5_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/iar/startup_stm32f37x.s	/^DMA2_Channel5_IRQHandler  $/;"	l
DMA2_Channel5_IRQn	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  DMA2_Channel5_IRQn          = 60,     \/*!< DMA2 Channel 5 global Interrupt                                   *\/$/;"	e	enum:IRQn
DMA2_FLAG_GL1	../inc/stm32f37x_dma.h	344;"	d
DMA2_FLAG_GL2	../inc/stm32f37x_dma.h	348;"	d
DMA2_FLAG_GL3	../inc/stm32f37x_dma.h	352;"	d
DMA2_FLAG_GL4	../inc/stm32f37x_dma.h	356;"	d
DMA2_FLAG_GL5	../inc/stm32f37x_dma.h	360;"	d
DMA2_FLAG_HT1	../inc/stm32f37x_dma.h	346;"	d
DMA2_FLAG_HT2	../inc/stm32f37x_dma.h	350;"	d
DMA2_FLAG_HT3	../inc/stm32f37x_dma.h	354;"	d
DMA2_FLAG_HT4	../inc/stm32f37x_dma.h	358;"	d
DMA2_FLAG_HT5	../inc/stm32f37x_dma.h	362;"	d
DMA2_FLAG_TC1	../inc/stm32f37x_dma.h	345;"	d
DMA2_FLAG_TC2	../inc/stm32f37x_dma.h	349;"	d
DMA2_FLAG_TC3	../inc/stm32f37x_dma.h	353;"	d
DMA2_FLAG_TC4	../inc/stm32f37x_dma.h	357;"	d
DMA2_FLAG_TC5	../inc/stm32f37x_dma.h	361;"	d
DMA2_FLAG_TE1	../inc/stm32f37x_dma.h	347;"	d
DMA2_FLAG_TE2	../inc/stm32f37x_dma.h	351;"	d
DMA2_FLAG_TE3	../inc/stm32f37x_dma.h	355;"	d
DMA2_FLAG_TE4	../inc/stm32f37x_dma.h	359;"	d
DMA2_FLAG_TE5	../inc/stm32f37x_dma.h	363;"	d
DMA2_IT_GL1	../inc/stm32f37x_dma.h	259;"	d
DMA2_IT_GL2	../inc/stm32f37x_dma.h	263;"	d
DMA2_IT_GL3	../inc/stm32f37x_dma.h	267;"	d
DMA2_IT_GL4	../inc/stm32f37x_dma.h	271;"	d
DMA2_IT_GL5	../inc/stm32f37x_dma.h	275;"	d
DMA2_IT_HT1	../inc/stm32f37x_dma.h	261;"	d
DMA2_IT_HT2	../inc/stm32f37x_dma.h	265;"	d
DMA2_IT_HT3	../inc/stm32f37x_dma.h	269;"	d
DMA2_IT_HT4	../inc/stm32f37x_dma.h	273;"	d
DMA2_IT_HT5	../inc/stm32f37x_dma.h	277;"	d
DMA2_IT_TC1	../inc/stm32f37x_dma.h	260;"	d
DMA2_IT_TC2	../inc/stm32f37x_dma.h	264;"	d
DMA2_IT_TC3	../inc/stm32f37x_dma.h	268;"	d
DMA2_IT_TC4	../inc/stm32f37x_dma.h	272;"	d
DMA2_IT_TC5	../inc/stm32f37x_dma.h	276;"	d
DMA2_IT_TE1	../inc/stm32f37x_dma.h	262;"	d
DMA2_IT_TE2	../inc/stm32f37x_dma.h	266;"	d
DMA2_IT_TE3	../inc/stm32f37x_dma.h	270;"	d
DMA2_IT_TE4	../inc/stm32f37x_dma.h	274;"	d
DMA2_IT_TE5	../inc/stm32f37x_dma.h	278;"	d
DMAR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint16_t DMAR;        \/*!< TIM DMA address for full transfer,   Address offset: 0x4C *\/$/;"	m	struct:__anon165	access:public
DMA_BufferSize	../inc/stm32f37x_dma.h	/^  uint16_t DMA_BufferSize;         \/*!< Specifies the buffer size, in data unit, of the specified Channel. $/;"	m	struct:__anon180	access:public
DMA_CCR_CIRC	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2832;"	d
DMA_CCR_DIR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2831;"	d
DMA_CCR_EN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2827;"	d
DMA_CCR_HTIE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2829;"	d
DMA_CCR_MEM2MEM	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2848;"	d
DMA_CCR_MINC	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2834;"	d
DMA_CCR_MSIZE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2840;"	d
DMA_CCR_MSIZE_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2841;"	d
DMA_CCR_MSIZE_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2842;"	d
DMA_CCR_PINC	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2833;"	d
DMA_CCR_PL	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2844;"	d
DMA_CCR_PL_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2845;"	d
DMA_CCR_PL_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2846;"	d
DMA_CCR_PSIZE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2836;"	d
DMA_CCR_PSIZE_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2837;"	d
DMA_CCR_PSIZE_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2838;"	d
DMA_CCR_TCIE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2828;"	d
DMA_CCR_TEIE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2830;"	d
DMA_CMAR_MA	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2857;"	d
DMA_CNDTR_NDT	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2851;"	d
DMA_CPAR_PA	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2854;"	d
DMA_Channel_TypeDef	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^} DMA_Channel_TypeDef;$/;"	t	typeref:struct:__anon151
DMA_ClearFlag	../inc/stm32f37x_dma.h	/^void DMA_ClearFlag(uint32_t DMAy_FLAG);$/;"	p	signature:(uint32_t DMAy_FLAG)
DMA_ClearFlag	../src/stm32f37x_dma.c	/^void DMA_ClearFlag(uint32_t DMAy_FLAG)$/;"	f	signature:(uint32_t DMAy_FLAG)
DMA_ClearITPendingBit	../inc/stm32f37x_dma.h	/^void DMA_ClearITPendingBit(uint32_t DMAy_IT);$/;"	p	signature:(uint32_t DMAy_IT)
DMA_ClearITPendingBit	../src/stm32f37x_dma.c	/^void DMA_ClearITPendingBit(uint32_t DMAy_IT)$/;"	f	signature:(uint32_t DMAy_IT)
DMA_Cmd	../inc/stm32f37x_dma.h	/^void DMA_Cmd(DMA_Channel_TypeDef* DMAy_Channelx, FunctionalState NewState);$/;"	p	signature:(DMA_Channel_TypeDef* DMAy_Channelx, FunctionalState NewState)
DMA_Cmd	../src/stm32f37x_dma.c	/^void DMA_Cmd(DMA_Channel_TypeDef* DMAy_Channelx, FunctionalState NewState)$/;"	f	signature:(DMA_Channel_TypeDef* DMAy_Channelx, FunctionalState NewState)
DMA_DIR	../inc/stm32f37x_dma.h	/^  uint32_t DMA_DIR;                \/*!< Specifies if the peripheral is the source or destination.$/;"	m	struct:__anon180	access:public
DMA_DIR_PeripheralDST	../inc/stm32f37x_dma.h	114;"	d
DMA_DIR_PeripheralSRC	../inc/stm32f37x_dma.h	113;"	d
DMA_DeInit	../inc/stm32f37x_dma.h	/^void DMA_DeInit(DMA_Channel_TypeDef* DMAy_Channelx);$/;"	p	signature:(DMA_Channel_TypeDef* DMAy_Channelx)
DMA_DeInit	../src/stm32f37x_dma.c	/^void DMA_DeInit(DMA_Channel_TypeDef* DMAy_Channelx)$/;"	f	signature:(DMA_Channel_TypeDef* DMAy_Channelx)
DMA_GetCurrDataCounter	../inc/stm32f37x_dma.h	/^uint16_t DMA_GetCurrDataCounter(DMA_Channel_TypeDef* DMAy_Channelx);$/;"	p	signature:(DMA_Channel_TypeDef* DMAy_Channelx)
DMA_GetCurrDataCounter	../src/stm32f37x_dma.c	/^uint16_t DMA_GetCurrDataCounter(DMA_Channel_TypeDef* DMAy_Channelx)$/;"	f	signature:(DMA_Channel_TypeDef* DMAy_Channelx)
DMA_GetFlagStatus	../inc/stm32f37x_dma.h	/^FlagStatus DMA_GetFlagStatus(uint32_t DMAy_FLAG);$/;"	p	signature:(uint32_t DMAy_FLAG)
DMA_GetFlagStatus	../src/stm32f37x_dma.c	/^FlagStatus DMA_GetFlagStatus(uint32_t DMAy_FLAG)$/;"	f	signature:(uint32_t DMAy_FLAG)
DMA_GetITStatus	../inc/stm32f37x_dma.h	/^ITStatus DMA_GetITStatus(uint32_t DMAy_IT);$/;"	p	signature:(uint32_t DMAy_IT)
DMA_GetITStatus	../src/stm32f37x_dma.c	/^ITStatus DMA_GetITStatus(uint32_t DMAy_IT)$/;"	f	signature:(uint32_t DMAy_IT)
DMA_IFCR_CGIF1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2797;"	d
DMA_IFCR_CGIF2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2801;"	d
DMA_IFCR_CGIF3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2805;"	d
DMA_IFCR_CGIF4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2809;"	d
DMA_IFCR_CGIF5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2813;"	d
DMA_IFCR_CGIF6	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2817;"	d
DMA_IFCR_CGIF7	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2821;"	d
DMA_IFCR_CHTIF1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2799;"	d
DMA_IFCR_CHTIF2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2803;"	d
DMA_IFCR_CHTIF3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2807;"	d
DMA_IFCR_CHTIF4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2811;"	d
DMA_IFCR_CHTIF5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2815;"	d
DMA_IFCR_CHTIF6	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2819;"	d
DMA_IFCR_CHTIF7	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2823;"	d
DMA_IFCR_CTCIF1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2798;"	d
DMA_IFCR_CTCIF2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2802;"	d
DMA_IFCR_CTCIF3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2806;"	d
DMA_IFCR_CTCIF4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2810;"	d
DMA_IFCR_CTCIF5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2814;"	d
DMA_IFCR_CTCIF6	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2818;"	d
DMA_IFCR_CTCIF7	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2822;"	d
DMA_IFCR_CTEIF1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2800;"	d
DMA_IFCR_CTEIF2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2804;"	d
DMA_IFCR_CTEIF3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2808;"	d
DMA_IFCR_CTEIF4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2812;"	d
DMA_IFCR_CTEIF5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2816;"	d
DMA_IFCR_CTEIF6	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2820;"	d
DMA_IFCR_CTEIF7	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2824;"	d
DMA_ISR_GIF1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2767;"	d
DMA_ISR_GIF2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2771;"	d
DMA_ISR_GIF3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2775;"	d
DMA_ISR_GIF4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2779;"	d
DMA_ISR_GIF5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2783;"	d
DMA_ISR_GIF6	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2787;"	d
DMA_ISR_GIF7	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2791;"	d
DMA_ISR_HTIF1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2769;"	d
DMA_ISR_HTIF2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2773;"	d
DMA_ISR_HTIF3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2777;"	d
DMA_ISR_HTIF4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2781;"	d
DMA_ISR_HTIF5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2785;"	d
DMA_ISR_HTIF6	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2789;"	d
DMA_ISR_HTIF7	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2793;"	d
DMA_ISR_TCIF1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2768;"	d
DMA_ISR_TCIF2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2772;"	d
DMA_ISR_TCIF3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2776;"	d
DMA_ISR_TCIF4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2780;"	d
DMA_ISR_TCIF5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2784;"	d
DMA_ISR_TCIF6	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2788;"	d
DMA_ISR_TCIF7	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2792;"	d
DMA_ISR_TEIF1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2770;"	d
DMA_ISR_TEIF2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2774;"	d
DMA_ISR_TEIF3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2778;"	d
DMA_ISR_TEIF4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2782;"	d
DMA_ISR_TEIF5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2786;"	d
DMA_ISR_TEIF6	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2790;"	d
DMA_ISR_TEIF7	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2794;"	d
DMA_ITConfig	../inc/stm32f37x_dma.h	/^void DMA_ITConfig(DMA_Channel_TypeDef* DMAy_Channelx, uint32_t DMA_IT, FunctionalState NewState);$/;"	p	signature:(DMA_Channel_TypeDef* DMAy_Channelx, uint32_t DMA_IT, FunctionalState NewState)
DMA_ITConfig	../src/stm32f37x_dma.c	/^void DMA_ITConfig(DMA_Channel_TypeDef* DMAy_Channelx, uint32_t DMA_IT, FunctionalState NewState)$/;"	f	signature:(DMA_Channel_TypeDef* DMAy_Channelx, uint32_t DMA_IT, FunctionalState NewState)
DMA_IT_HT	../inc/stm32f37x_dma.h	226;"	d
DMA_IT_TC	../inc/stm32f37x_dma.h	225;"	d
DMA_IT_TE	../inc/stm32f37x_dma.h	227;"	d
DMA_Init	../inc/stm32f37x_dma.h	/^void DMA_Init(DMA_Channel_TypeDef* DMAy_Channelx, DMA_InitTypeDef* DMA_InitStruct);$/;"	p	signature:(DMA_Channel_TypeDef* DMAy_Channelx, DMA_InitTypeDef* DMA_InitStruct)
DMA_Init	../src/stm32f37x_dma.c	/^void DMA_Init(DMA_Channel_TypeDef* DMAy_Channelx, DMA_InitTypeDef* DMA_InitStruct)$/;"	f	signature:(DMA_Channel_TypeDef* DMAy_Channelx, DMA_InitTypeDef* DMA_InitStruct)
DMA_InitTypeDef	../inc/stm32f37x_dma.h	/^}DMA_InitTypeDef;$/;"	t	typeref:struct:__anon180
DMA_M2M	../inc/stm32f37x_dma.h	/^  uint32_t DMA_M2M;                \/*!< Specifies if the DMAy Channelx will be used in memory-to-memory transfer.$/;"	m	struct:__anon180	access:public
DMA_M2M_Disable	../inc/stm32f37x_dma.h	212;"	d
DMA_M2M_Enable	../inc/stm32f37x_dma.h	213;"	d
DMA_MemoryBaseAddr	../inc/stm32f37x_dma.h	/^  uint32_t DMA_MemoryBaseAddr;     \/*!< Specifies the memory base address for DMAy Channelx.                  *\/$/;"	m	struct:__anon180	access:public
DMA_MemoryDataSize	../inc/stm32f37x_dma.h	/^  uint32_t DMA_MemoryDataSize;     \/*!< Specifies the Memory data width.$/;"	m	struct:__anon180	access:public
DMA_MemoryDataSize_Byte	../inc/stm32f37x_dma.h	168;"	d
DMA_MemoryDataSize_HalfWord	../inc/stm32f37x_dma.h	169;"	d
DMA_MemoryDataSize_Word	../inc/stm32f37x_dma.h	170;"	d
DMA_MemoryInc	../inc/stm32f37x_dma.h	/^  uint32_t DMA_MemoryInc;          \/*!< Specifies whether the memory address register is incremented or not.$/;"	m	struct:__anon180	access:public
DMA_MemoryInc_Disable	../inc/stm32f37x_dma.h	140;"	d
DMA_MemoryInc_Enable	../inc/stm32f37x_dma.h	141;"	d
DMA_Mode	../inc/stm32f37x_dma.h	/^  uint32_t DMA_Mode;               \/*!< Specifies the operation mode of the DMAy Channelx.$/;"	m	struct:__anon180	access:public
DMA_Mode_Circular	../inc/stm32f37x_dma.h	184;"	d
DMA_Mode_Normal	../inc/stm32f37x_dma.h	183;"	d
DMA_PeripheralBaseAddr	../inc/stm32f37x_dma.h	/^  uint32_t DMA_PeripheralBaseAddr; \/*!< Specifies the peripheral base address for DMAy Channelx.              *\/$/;"	m	struct:__anon180	access:public
DMA_PeripheralDataSize	../inc/stm32f37x_dma.h	/^  uint32_t DMA_PeripheralDataSize; \/*!< Specifies the Peripheral data width.$/;"	m	struct:__anon180	access:public
DMA_PeripheralDataSize_Byte	../inc/stm32f37x_dma.h	153;"	d
DMA_PeripheralDataSize_HalfWord	../inc/stm32f37x_dma.h	154;"	d
DMA_PeripheralDataSize_Word	../inc/stm32f37x_dma.h	155;"	d
DMA_PeripheralInc	../inc/stm32f37x_dma.h	/^  uint32_t DMA_PeripheralInc;      \/*!< Specifies whether the Peripheral address register is incremented or not.$/;"	m	struct:__anon180	access:public
DMA_PeripheralInc_Disable	../inc/stm32f37x_dma.h	127;"	d
DMA_PeripheralInc_Enable	../inc/stm32f37x_dma.h	128;"	d
DMA_Priority	../inc/stm32f37x_dma.h	/^  uint32_t DMA_Priority;           \/*!< Specifies the software priority for the DMAy Channelx.$/;"	m	struct:__anon180	access:public
DMA_Priority_High	../inc/stm32f37x_dma.h	196;"	d
DMA_Priority_Low	../inc/stm32f37x_dma.h	198;"	d
DMA_Priority_Medium	../inc/stm32f37x_dma.h	197;"	d
DMA_Priority_VeryHigh	../inc/stm32f37x_dma.h	195;"	d
DMA_SetCurrDataCounter	../inc/stm32f37x_dma.h	/^void DMA_SetCurrDataCounter(DMA_Channel_TypeDef* DMAy_Channelx, uint16_t DataNumber);$/;"	p	signature:(DMA_Channel_TypeDef* DMAy_Channelx, uint16_t DataNumber)
DMA_SetCurrDataCounter	../src/stm32f37x_dma.c	/^void DMA_SetCurrDataCounter(DMA_Channel_TypeDef* DMAy_Channelx, uint16_t DataNumber)$/;"	f	signature:(DMA_Channel_TypeDef* DMAy_Channelx, uint16_t DataNumber)
DMA_StructInit	../inc/stm32f37x_dma.h	/^void DMA_StructInit(DMA_InitTypeDef* DMA_InitStruct);$/;"	p	signature:(DMA_InitTypeDef* DMA_InitStruct)
DMA_StructInit	../src/stm32f37x_dma.c	/^void DMA_StructInit(DMA_InitTypeDef* DMA_InitStruct)$/;"	f	signature:(DMA_InitTypeDef* DMA_InitStruct)
DMA_TypeDef	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^} DMA_TypeDef;$/;"	t	typeref:struct:__anon152
DOR1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t DOR1;     \/*!< DAC channel1 data output register,                       Address offset: 0x2C *\/$/;"	m	struct:__anon149	access:public
DOR2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t DOR2;     \/*!< DAC channel2 data output register,                       Address offset: 0x30 *\/$/;"	m	struct:__anon149	access:public
DOR_OFFSET	../src/stm32f37x_dac.c	143;"	d	file:
DOWN_SIG	../QP_BOOM/main.c	/^    DOWN_SIG,$/;"	e	enum:MyAOSignals	file:
DR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint16_t DR;       \/*!< SPI data register,                                   Address offset: 0x0C *\/$/;"	m	struct:__anon164	access:public
DR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t DR;          \/*!< CRC Data register,                           Address offset: 0x00 *\/$/;"	m	struct:__anon148	access:public
DR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t DR;         \/*!< RTC date register,                                        Address offset: 0x04 *\/$/;"	m	struct:__anon162	access:public
DR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t DR;    \/*!< ADC regular data register,                   Address offset: 0x4C *\/$/;"	m	struct:__anon141	access:public
DUAL_SWTRIG_RESET	../src/stm32f37x_dac.c	135;"	d	file:
DUAL_SWTRIG_SET	../src/stm32f37x_dac.c	134;"	d	file:
DWT	../CMSIS/Include/core_cm3.h	1171;"	d
DWT	../CMSIS/Include/core_cm4.h	1304;"	d
DWT	../CMSIS/Include/core_sc300.h	1142;"	d
DWT_BASE	../CMSIS/Include/core_cm3.h	1159;"	d
DWT_BASE	../CMSIS/Include/core_cm4.h	1292;"	d
DWT_BASE	../CMSIS/Include/core_sc300.h	1130;"	d
DWT_CPICNT_CPICNT_Msk	../CMSIS/Include/core_cm3.h	766;"	d
DWT_CPICNT_CPICNT_Msk	../CMSIS/Include/core_cm4.h	793;"	d
DWT_CPICNT_CPICNT_Msk	../CMSIS/Include/core_sc300.h	737;"	d
DWT_CPICNT_CPICNT_Pos	../CMSIS/Include/core_cm3.h	765;"	d
DWT_CPICNT_CPICNT_Pos	../CMSIS/Include/core_cm4.h	792;"	d
DWT_CPICNT_CPICNT_Pos	../CMSIS/Include/core_sc300.h	736;"	d
DWT_CTRL_CPIEVTENA_Msk	../CMSIS/Include/core_cm3.h	741;"	d
DWT_CTRL_CPIEVTENA_Msk	../CMSIS/Include/core_cm4.h	768;"	d
DWT_CTRL_CPIEVTENA_Msk	../CMSIS/Include/core_sc300.h	712;"	d
DWT_CTRL_CPIEVTENA_Pos	../CMSIS/Include/core_cm3.h	740;"	d
DWT_CTRL_CPIEVTENA_Pos	../CMSIS/Include/core_cm4.h	767;"	d
DWT_CTRL_CPIEVTENA_Pos	../CMSIS/Include/core_sc300.h	711;"	d
DWT_CTRL_CYCCNTENA_Msk	../CMSIS/Include/core_cm3.h	762;"	d
DWT_CTRL_CYCCNTENA_Msk	../CMSIS/Include/core_cm4.h	789;"	d
DWT_CTRL_CYCCNTENA_Msk	../CMSIS/Include/core_sc300.h	733;"	d
DWT_CTRL_CYCCNTENA_Pos	../CMSIS/Include/core_cm3.h	761;"	d
DWT_CTRL_CYCCNTENA_Pos	../CMSIS/Include/core_cm4.h	788;"	d
DWT_CTRL_CYCCNTENA_Pos	../CMSIS/Include/core_sc300.h	732;"	d
DWT_CTRL_CYCEVTENA_Msk	../CMSIS/Include/core_cm3.h	726;"	d
DWT_CTRL_CYCEVTENA_Msk	../CMSIS/Include/core_cm4.h	753;"	d
DWT_CTRL_CYCEVTENA_Msk	../CMSIS/Include/core_sc300.h	697;"	d
DWT_CTRL_CYCEVTENA_Pos	../CMSIS/Include/core_cm3.h	725;"	d
DWT_CTRL_CYCEVTENA_Pos	../CMSIS/Include/core_cm4.h	752;"	d
DWT_CTRL_CYCEVTENA_Pos	../CMSIS/Include/core_sc300.h	696;"	d
DWT_CTRL_CYCTAP_Msk	../CMSIS/Include/core_cm3.h	753;"	d
DWT_CTRL_CYCTAP_Msk	../CMSIS/Include/core_cm4.h	780;"	d
DWT_CTRL_CYCTAP_Msk	../CMSIS/Include/core_sc300.h	724;"	d
DWT_CTRL_CYCTAP_Pos	../CMSIS/Include/core_cm3.h	752;"	d
DWT_CTRL_CYCTAP_Pos	../CMSIS/Include/core_cm4.h	779;"	d
DWT_CTRL_CYCTAP_Pos	../CMSIS/Include/core_sc300.h	723;"	d
DWT_CTRL_EXCEVTENA_Msk	../CMSIS/Include/core_cm3.h	738;"	d
DWT_CTRL_EXCEVTENA_Msk	../CMSIS/Include/core_cm4.h	765;"	d
DWT_CTRL_EXCEVTENA_Msk	../CMSIS/Include/core_sc300.h	709;"	d
DWT_CTRL_EXCEVTENA_Pos	../CMSIS/Include/core_cm3.h	737;"	d
DWT_CTRL_EXCEVTENA_Pos	../CMSIS/Include/core_cm4.h	764;"	d
DWT_CTRL_EXCEVTENA_Pos	../CMSIS/Include/core_sc300.h	708;"	d
DWT_CTRL_EXCTRCENA_Msk	../CMSIS/Include/core_cm3.h	744;"	d
DWT_CTRL_EXCTRCENA_Msk	../CMSIS/Include/core_cm4.h	771;"	d
DWT_CTRL_EXCTRCENA_Msk	../CMSIS/Include/core_sc300.h	715;"	d
DWT_CTRL_EXCTRCENA_Pos	../CMSIS/Include/core_cm3.h	743;"	d
DWT_CTRL_EXCTRCENA_Pos	../CMSIS/Include/core_cm4.h	770;"	d
DWT_CTRL_EXCTRCENA_Pos	../CMSIS/Include/core_sc300.h	714;"	d
DWT_CTRL_FOLDEVTENA_Msk	../CMSIS/Include/core_cm3.h	729;"	d
DWT_CTRL_FOLDEVTENA_Msk	../CMSIS/Include/core_cm4.h	756;"	d
DWT_CTRL_FOLDEVTENA_Msk	../CMSIS/Include/core_sc300.h	700;"	d
DWT_CTRL_FOLDEVTENA_Pos	../CMSIS/Include/core_cm3.h	728;"	d
DWT_CTRL_FOLDEVTENA_Pos	../CMSIS/Include/core_cm4.h	755;"	d
DWT_CTRL_FOLDEVTENA_Pos	../CMSIS/Include/core_sc300.h	699;"	d
DWT_CTRL_LSUEVTENA_Msk	../CMSIS/Include/core_cm3.h	732;"	d
DWT_CTRL_LSUEVTENA_Msk	../CMSIS/Include/core_cm4.h	759;"	d
DWT_CTRL_LSUEVTENA_Msk	../CMSIS/Include/core_sc300.h	703;"	d
DWT_CTRL_LSUEVTENA_Pos	../CMSIS/Include/core_cm3.h	731;"	d
DWT_CTRL_LSUEVTENA_Pos	../CMSIS/Include/core_cm4.h	758;"	d
DWT_CTRL_LSUEVTENA_Pos	../CMSIS/Include/core_sc300.h	702;"	d
DWT_CTRL_NOCYCCNT_Msk	../CMSIS/Include/core_cm3.h	720;"	d
DWT_CTRL_NOCYCCNT_Msk	../CMSIS/Include/core_cm4.h	747;"	d
DWT_CTRL_NOCYCCNT_Msk	../CMSIS/Include/core_sc300.h	691;"	d
DWT_CTRL_NOCYCCNT_Pos	../CMSIS/Include/core_cm3.h	719;"	d
DWT_CTRL_NOCYCCNT_Pos	../CMSIS/Include/core_cm4.h	746;"	d
DWT_CTRL_NOCYCCNT_Pos	../CMSIS/Include/core_sc300.h	690;"	d
DWT_CTRL_NOEXTTRIG_Msk	../CMSIS/Include/core_cm3.h	717;"	d
DWT_CTRL_NOEXTTRIG_Msk	../CMSIS/Include/core_cm4.h	744;"	d
DWT_CTRL_NOEXTTRIG_Msk	../CMSIS/Include/core_sc300.h	688;"	d
DWT_CTRL_NOEXTTRIG_Pos	../CMSIS/Include/core_cm3.h	716;"	d
DWT_CTRL_NOEXTTRIG_Pos	../CMSIS/Include/core_cm4.h	743;"	d
DWT_CTRL_NOEXTTRIG_Pos	../CMSIS/Include/core_sc300.h	687;"	d
DWT_CTRL_NOPRFCNT_Msk	../CMSIS/Include/core_cm3.h	723;"	d
DWT_CTRL_NOPRFCNT_Msk	../CMSIS/Include/core_cm4.h	750;"	d
DWT_CTRL_NOPRFCNT_Msk	../CMSIS/Include/core_sc300.h	694;"	d
DWT_CTRL_NOPRFCNT_Pos	../CMSIS/Include/core_cm3.h	722;"	d
DWT_CTRL_NOPRFCNT_Pos	../CMSIS/Include/core_cm4.h	749;"	d
DWT_CTRL_NOPRFCNT_Pos	../CMSIS/Include/core_sc300.h	693;"	d
DWT_CTRL_NOTRCPKT_Msk	../CMSIS/Include/core_cm3.h	714;"	d
DWT_CTRL_NOTRCPKT_Msk	../CMSIS/Include/core_cm4.h	741;"	d
DWT_CTRL_NOTRCPKT_Msk	../CMSIS/Include/core_sc300.h	685;"	d
DWT_CTRL_NOTRCPKT_Pos	../CMSIS/Include/core_cm3.h	713;"	d
DWT_CTRL_NOTRCPKT_Pos	../CMSIS/Include/core_cm4.h	740;"	d
DWT_CTRL_NOTRCPKT_Pos	../CMSIS/Include/core_sc300.h	684;"	d
DWT_CTRL_NUMCOMP_Msk	../CMSIS/Include/core_cm3.h	711;"	d
DWT_CTRL_NUMCOMP_Msk	../CMSIS/Include/core_cm4.h	738;"	d
DWT_CTRL_NUMCOMP_Msk	../CMSIS/Include/core_sc300.h	682;"	d
DWT_CTRL_NUMCOMP_Pos	../CMSIS/Include/core_cm3.h	710;"	d
DWT_CTRL_NUMCOMP_Pos	../CMSIS/Include/core_cm4.h	737;"	d
DWT_CTRL_NUMCOMP_Pos	../CMSIS/Include/core_sc300.h	681;"	d
DWT_CTRL_PCSAMPLENA_Msk	../CMSIS/Include/core_cm3.h	747;"	d
DWT_CTRL_PCSAMPLENA_Msk	../CMSIS/Include/core_cm4.h	774;"	d
DWT_CTRL_PCSAMPLENA_Msk	../CMSIS/Include/core_sc300.h	718;"	d
DWT_CTRL_PCSAMPLENA_Pos	../CMSIS/Include/core_cm3.h	746;"	d
DWT_CTRL_PCSAMPLENA_Pos	../CMSIS/Include/core_cm4.h	773;"	d
DWT_CTRL_PCSAMPLENA_Pos	../CMSIS/Include/core_sc300.h	717;"	d
DWT_CTRL_POSTINIT_Msk	../CMSIS/Include/core_cm3.h	756;"	d
DWT_CTRL_POSTINIT_Msk	../CMSIS/Include/core_cm4.h	783;"	d
DWT_CTRL_POSTINIT_Msk	../CMSIS/Include/core_sc300.h	727;"	d
DWT_CTRL_POSTINIT_Pos	../CMSIS/Include/core_cm3.h	755;"	d
DWT_CTRL_POSTINIT_Pos	../CMSIS/Include/core_cm4.h	782;"	d
DWT_CTRL_POSTINIT_Pos	../CMSIS/Include/core_sc300.h	726;"	d
DWT_CTRL_POSTPRESET_Msk	../CMSIS/Include/core_cm3.h	759;"	d
DWT_CTRL_POSTPRESET_Msk	../CMSIS/Include/core_cm4.h	786;"	d
DWT_CTRL_POSTPRESET_Msk	../CMSIS/Include/core_sc300.h	730;"	d
DWT_CTRL_POSTPRESET_Pos	../CMSIS/Include/core_cm3.h	758;"	d
DWT_CTRL_POSTPRESET_Pos	../CMSIS/Include/core_cm4.h	785;"	d
DWT_CTRL_POSTPRESET_Pos	../CMSIS/Include/core_sc300.h	729;"	d
DWT_CTRL_SLEEPEVTENA_Msk	../CMSIS/Include/core_cm3.h	735;"	d
DWT_CTRL_SLEEPEVTENA_Msk	../CMSIS/Include/core_cm4.h	762;"	d
DWT_CTRL_SLEEPEVTENA_Msk	../CMSIS/Include/core_sc300.h	706;"	d
DWT_CTRL_SLEEPEVTENA_Pos	../CMSIS/Include/core_cm3.h	734;"	d
DWT_CTRL_SLEEPEVTENA_Pos	../CMSIS/Include/core_cm4.h	761;"	d
DWT_CTRL_SLEEPEVTENA_Pos	../CMSIS/Include/core_sc300.h	705;"	d
DWT_CTRL_SYNCTAP_Msk	../CMSIS/Include/core_cm3.h	750;"	d
DWT_CTRL_SYNCTAP_Msk	../CMSIS/Include/core_cm4.h	777;"	d
DWT_CTRL_SYNCTAP_Msk	../CMSIS/Include/core_sc300.h	721;"	d
DWT_CTRL_SYNCTAP_Pos	../CMSIS/Include/core_cm3.h	749;"	d
DWT_CTRL_SYNCTAP_Pos	../CMSIS/Include/core_cm4.h	776;"	d
DWT_CTRL_SYNCTAP_Pos	../CMSIS/Include/core_sc300.h	720;"	d
DWT_EXCCNT_EXCCNT_Msk	../CMSIS/Include/core_cm3.h	770;"	d
DWT_EXCCNT_EXCCNT_Msk	../CMSIS/Include/core_cm4.h	797;"	d
DWT_EXCCNT_EXCCNT_Msk	../CMSIS/Include/core_sc300.h	741;"	d
DWT_EXCCNT_EXCCNT_Pos	../CMSIS/Include/core_cm3.h	769;"	d
DWT_EXCCNT_EXCCNT_Pos	../CMSIS/Include/core_cm4.h	796;"	d
DWT_EXCCNT_EXCCNT_Pos	../CMSIS/Include/core_sc300.h	740;"	d
DWT_FOLDCNT_FOLDCNT_Msk	../CMSIS/Include/core_cm3.h	782;"	d
DWT_FOLDCNT_FOLDCNT_Msk	../CMSIS/Include/core_cm4.h	809;"	d
DWT_FOLDCNT_FOLDCNT_Msk	../CMSIS/Include/core_sc300.h	753;"	d
DWT_FOLDCNT_FOLDCNT_Pos	../CMSIS/Include/core_cm3.h	781;"	d
DWT_FOLDCNT_FOLDCNT_Pos	../CMSIS/Include/core_cm4.h	808;"	d
DWT_FOLDCNT_FOLDCNT_Pos	../CMSIS/Include/core_sc300.h	752;"	d
DWT_FUNCTION_CYCMATCH_Msk	../CMSIS/Include/core_cm3.h	808;"	d
DWT_FUNCTION_CYCMATCH_Msk	../CMSIS/Include/core_cm4.h	835;"	d
DWT_FUNCTION_CYCMATCH_Msk	../CMSIS/Include/core_sc300.h	779;"	d
DWT_FUNCTION_CYCMATCH_Pos	../CMSIS/Include/core_cm3.h	807;"	d
DWT_FUNCTION_CYCMATCH_Pos	../CMSIS/Include/core_cm4.h	834;"	d
DWT_FUNCTION_CYCMATCH_Pos	../CMSIS/Include/core_sc300.h	778;"	d
DWT_FUNCTION_DATAVADDR0_Msk	../CMSIS/Include/core_cm3.h	796;"	d
DWT_FUNCTION_DATAVADDR0_Msk	../CMSIS/Include/core_cm4.h	823;"	d
DWT_FUNCTION_DATAVADDR0_Msk	../CMSIS/Include/core_sc300.h	767;"	d
DWT_FUNCTION_DATAVADDR0_Pos	../CMSIS/Include/core_cm3.h	795;"	d
DWT_FUNCTION_DATAVADDR0_Pos	../CMSIS/Include/core_cm4.h	822;"	d
DWT_FUNCTION_DATAVADDR0_Pos	../CMSIS/Include/core_sc300.h	766;"	d
DWT_FUNCTION_DATAVADDR1_Msk	../CMSIS/Include/core_cm3.h	793;"	d
DWT_FUNCTION_DATAVADDR1_Msk	../CMSIS/Include/core_cm4.h	820;"	d
DWT_FUNCTION_DATAVADDR1_Msk	../CMSIS/Include/core_sc300.h	764;"	d
DWT_FUNCTION_DATAVADDR1_Pos	../CMSIS/Include/core_cm3.h	792;"	d
DWT_FUNCTION_DATAVADDR1_Pos	../CMSIS/Include/core_cm4.h	819;"	d
DWT_FUNCTION_DATAVADDR1_Pos	../CMSIS/Include/core_sc300.h	763;"	d
DWT_FUNCTION_DATAVMATCH_Msk	../CMSIS/Include/core_cm3.h	805;"	d
DWT_FUNCTION_DATAVMATCH_Msk	../CMSIS/Include/core_cm4.h	832;"	d
DWT_FUNCTION_DATAVMATCH_Msk	../CMSIS/Include/core_sc300.h	776;"	d
DWT_FUNCTION_DATAVMATCH_Pos	../CMSIS/Include/core_cm3.h	804;"	d
DWT_FUNCTION_DATAVMATCH_Pos	../CMSIS/Include/core_cm4.h	831;"	d
DWT_FUNCTION_DATAVMATCH_Pos	../CMSIS/Include/core_sc300.h	775;"	d
DWT_FUNCTION_DATAVSIZE_Msk	../CMSIS/Include/core_cm3.h	799;"	d
DWT_FUNCTION_DATAVSIZE_Msk	../CMSIS/Include/core_cm4.h	826;"	d
DWT_FUNCTION_DATAVSIZE_Msk	../CMSIS/Include/core_sc300.h	770;"	d
DWT_FUNCTION_DATAVSIZE_Pos	../CMSIS/Include/core_cm3.h	798;"	d
DWT_FUNCTION_DATAVSIZE_Pos	../CMSIS/Include/core_cm4.h	825;"	d
DWT_FUNCTION_DATAVSIZE_Pos	../CMSIS/Include/core_sc300.h	769;"	d
DWT_FUNCTION_EMITRANGE_Msk	../CMSIS/Include/core_cm3.h	811;"	d
DWT_FUNCTION_EMITRANGE_Msk	../CMSIS/Include/core_cm4.h	838;"	d
DWT_FUNCTION_EMITRANGE_Msk	../CMSIS/Include/core_sc300.h	782;"	d
DWT_FUNCTION_EMITRANGE_Pos	../CMSIS/Include/core_cm3.h	810;"	d
DWT_FUNCTION_EMITRANGE_Pos	../CMSIS/Include/core_cm4.h	837;"	d
DWT_FUNCTION_EMITRANGE_Pos	../CMSIS/Include/core_sc300.h	781;"	d
DWT_FUNCTION_FUNCTION_Msk	../CMSIS/Include/core_cm3.h	814;"	d
DWT_FUNCTION_FUNCTION_Msk	../CMSIS/Include/core_cm4.h	841;"	d
DWT_FUNCTION_FUNCTION_Msk	../CMSIS/Include/core_sc300.h	785;"	d
DWT_FUNCTION_FUNCTION_Pos	../CMSIS/Include/core_cm3.h	813;"	d
DWT_FUNCTION_FUNCTION_Pos	../CMSIS/Include/core_cm4.h	840;"	d
DWT_FUNCTION_FUNCTION_Pos	../CMSIS/Include/core_sc300.h	784;"	d
DWT_FUNCTION_LNK1ENA_Msk	../CMSIS/Include/core_cm3.h	802;"	d
DWT_FUNCTION_LNK1ENA_Msk	../CMSIS/Include/core_cm4.h	829;"	d
DWT_FUNCTION_LNK1ENA_Msk	../CMSIS/Include/core_sc300.h	773;"	d
DWT_FUNCTION_LNK1ENA_Pos	../CMSIS/Include/core_cm3.h	801;"	d
DWT_FUNCTION_LNK1ENA_Pos	../CMSIS/Include/core_cm4.h	828;"	d
DWT_FUNCTION_LNK1ENA_Pos	../CMSIS/Include/core_sc300.h	772;"	d
DWT_FUNCTION_MATCHED_Msk	../CMSIS/Include/core_cm3.h	790;"	d
DWT_FUNCTION_MATCHED_Msk	../CMSIS/Include/core_cm4.h	817;"	d
DWT_FUNCTION_MATCHED_Msk	../CMSIS/Include/core_sc300.h	761;"	d
DWT_FUNCTION_MATCHED_Pos	../CMSIS/Include/core_cm3.h	789;"	d
DWT_FUNCTION_MATCHED_Pos	../CMSIS/Include/core_cm4.h	816;"	d
DWT_FUNCTION_MATCHED_Pos	../CMSIS/Include/core_sc300.h	760;"	d
DWT_LSUCNT_LSUCNT_Msk	../CMSIS/Include/core_cm3.h	778;"	d
DWT_LSUCNT_LSUCNT_Msk	../CMSIS/Include/core_cm4.h	805;"	d
DWT_LSUCNT_LSUCNT_Msk	../CMSIS/Include/core_sc300.h	749;"	d
DWT_LSUCNT_LSUCNT_Pos	../CMSIS/Include/core_cm3.h	777;"	d
DWT_LSUCNT_LSUCNT_Pos	../CMSIS/Include/core_cm4.h	804;"	d
DWT_LSUCNT_LSUCNT_Pos	../CMSIS/Include/core_sc300.h	748;"	d
DWT_MASK_MASK_Msk	../CMSIS/Include/core_cm3.h	786;"	d
DWT_MASK_MASK_Msk	../CMSIS/Include/core_cm4.h	813;"	d
DWT_MASK_MASK_Msk	../CMSIS/Include/core_sc300.h	757;"	d
DWT_MASK_MASK_Pos	../CMSIS/Include/core_cm3.h	785;"	d
DWT_MASK_MASK_Pos	../CMSIS/Include/core_cm4.h	812;"	d
DWT_MASK_MASK_Pos	../CMSIS/Include/core_sc300.h	756;"	d
DWT_SLEEPCNT_SLEEPCNT_Msk	../CMSIS/Include/core_cm3.h	774;"	d
DWT_SLEEPCNT_SLEEPCNT_Msk	../CMSIS/Include/core_cm4.h	801;"	d
DWT_SLEEPCNT_SLEEPCNT_Msk	../CMSIS/Include/core_sc300.h	745;"	d
DWT_SLEEPCNT_SLEEPCNT_Pos	../CMSIS/Include/core_cm3.h	773;"	d
DWT_SLEEPCNT_SLEEPCNT_Pos	../CMSIS/Include/core_cm4.h	800;"	d
DWT_SLEEPCNT_SLEEPCNT_Pos	../CMSIS/Include/core_sc300.h	744;"	d
DWT_Type	../CMSIS/Include/core_cm3.h	/^} DWT_Type;$/;"	t	typeref:struct:__anon21
DWT_Type	../CMSIS/Include/core_cm4.h	/^} DWT_Type;$/;"	t	typeref:struct:__anon91
DWT_Type	../CMSIS/Include/core_sc300.h	/^} DWT_Type;$/;"	t	typeref:struct:__anon123
Data	../inc/stm32f37x_can.h	/^  uint8_t Data[8]; \/*!< Contains the data to be received. It ranges from 0 to $/;"	m	struct:__anon189	access:public
Data	../inc/stm32f37x_can.h	/^  uint8_t Data[8]; \/*!< Contains the data to be transmitted. It ranges from 0 $/;"	m	struct:__anon188	access:public
DebugMon_Handler	../CMSIS/DSP_Lib/Examples/Common/G++/startup_ARMCM3.s	/^DebugMon_Handler:$/;"	l
DebugMon_Handler	../CMSIS/DSP_Lib/Examples/Common/G++/startup_ARMCM4.s	/^DebugMon_Handler:$/;"	l
DebugMon_Handler	../CMSIS/Device/ST/STM32F37x/Source/Templates/iar/startup_stm32f37x.s	/^DebugMon_Handler$/;"	l
DebugMon_Handler	../QP_BOOM/stm32f37x_it.c	/^void DebugMon_Handler(void)$/;"	f	signature:(void)
DebugMon_Handler	../QP_TEST/stm32f37x_it.c	/^void DebugMon_Handler(void)$/;"	f	signature:(void)
DebugMon_Handler	../i2s/stm32f37x_it.c	/^void DebugMon_Handler(void)$/;"	f	signature:(void)
DebugMon_Handler	../i2s/stm32f37x_it.h	/^void DebugMon_Handler(void);$/;"	p	signature:(void)
DebugMon_Handler	../i2s_master/stm32f37x_it.c	/^void DebugMon_Handler(void)$/;"	f	signature:(void)
DebugMon_Handler	../i2s_master/stm32f37x_it.h	/^void DebugMon_Handler(void);$/;"	p	signature:(void)
DebugMon_Handler	../inc/stm32f37x_it.h	/^void DebugMon_Handler(void);$/;"	p	signature:(void)
DebugMon_Handler	../tim_adc/stm32f37x_it.c	/^void DebugMon_Handler(void)$/;"	f	signature:(void)
DebugMon_Handler	../tim_adc/stm32f37x_it.h	/^void DebugMon_Handler(void);$/;"	p	signature:(void)
DebugMonitor_IRQn	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  DebugMonitor_IRQn           = -4,     \/*!< 12 Cortex-M4 Debug Monitor Interrupt                              *\/$/;"	e	enum:IRQn
Default_Handler	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM0.s	/^Default_Handler PROC$/;"	l
Default_Handler	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM3.s	/^Default_Handler PROC$/;"	l
Default_Handler	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM4.s	/^Default_Handler PROC$/;"	l
Default_Handler	../CMSIS/DSP_Lib/Examples/Common/G++/startup_ARMCM0.s	/^Default_Handler:$/;"	l
Default_Handler	../CMSIS/DSP_Lib/Examples/Common/G++/startup_ARMCM3.s	/^Default_Handler:$/;"	l
Default_Handler	../CMSIS/DSP_Lib/Examples/Common/G++/startup_ARMCM4.s	/^Default_Handler:$/;"	l
Default_Handler	../CMSIS/Device/ST/STM32F37x/Source/Templates/TrueSTUDIO/startup_stm32f37x.s	/^Default_Handler:$/;"	l
Default_Handler	../CMSIS/Device/ST/STM32F37x/Source/Templates/arm/startup_stm32f37x.s	/^Default_Handler PROC$/;"	l
Default_Handler	../CMSIS/Device/ST/STM32F37x/Source/Templates/gcc_ride7/startup_stm32f37x.s	/^Default_Handler:$/;"	l
Default_Handler	../STARTCODE/startup_stm32f37x.s	/^Default_Handler:$/;"	l
Delay	../i2s/adc.c	/^void Delay(__IO uint32_t nTime)$/;"	f	signature:(__IO uint32_t nTime)
E	../CMSIS/Documentation/Core/html/jquery.js	/^(function(){var l=this,g,y=l.jQuery,p=l.$,o=l.jQuery=l.$=function(E,F){return new o.fn.init(E,F)},D=\/^[^<]*(<(.|\\s)+>)[^>]*$|^#([\\w-]+)$\/,f=\/^.[^:#\\[\\.,]*$\/;o.fn=o.prototype={init:function(E,H){E=E||document;if(E.nodeType){this[0]=E;this.length=1;this.context=E;return this}if(typeof E==="string"){var G=D.exec(E);if(G&&(G[1]||!H)){if(G[1]){E=o.clean([G[1]],H)}else{var I=document.getElementById(G[3]);if(I&&I.id!=G[3]){return o().find(E)}var F=o(I||[]);F.context=document;F.selector=E;return F}}else{return o(H).find(E)}}else{if(o.isFunction(E)){return o(document).ready(E)}}if(E.selector&&E.context){this.selector=E.selector;this.context=E.context}return this.setArray(o.isArray(E)?E:o.makeArray(E))},selector:"",jquery:"1.3.2",size:function(){return this.length},get:function(E){return E===g?Array.prototype.slice.call(this):this[E]},pushStack:function(F,H,E){var G=o(F);G.prevObject=this;G.context=this.context;if(H==="find"){G.selector=this.selector+(this.selector?" ":"")+E}else{if(H){G.selector=this.selector+"."+H+"("+E+")"}}return G},setArray:function(E){this.length=0;Array.prototype.push.apply(this,E);return this},each:function(F,E){return o.each(this,F,E)},index:function(E){return o.inArray(E&&E.jquery?E[0]:E,this)},attr:function(F,H,G){var E=F;if(typeof F==="string"){if(H===g){return this[0]&&o[G||"attr"](this[0],F)}else{E={};E[F]=H}}return this.each(function(I){for(F in E){o.attr(G?this.style:this,F,o.prop(this,E[F],G,I,F))}})},css:function(E,F){if((E=="width"||E=="height")&&parseFloat(F)<0){F=g}return this.attr(E,F,"curCSS")},text:function(F){if(typeof F!=="object"&&F!=null){return this.empty().append((this[0]&&this[0].ownerDocument||document).createTextNode(F))}var E="";o.each(F||this,function(){o.each(this.childNodes,function(){if(this.nodeType!=8){E+=this.nodeType!=1?this.nodeValue:o.fn.text([this])}})});return E},wrapAll:function(E){if(this[0]){var F=o(E,this[0].ownerDocument).clone();if(this[0].parentNode){F.insertBefore(this[0])}F.map(function(){var G=this;while(G.firstChild){G=G.firstChild}return G}).append(this)}return this},wrapInner:function(E){return this.each(function(){o(this).contents().wrapAll(E)})},wrap:function(E){return this.each(function(){o(this).wrapAll(E)})},append:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.appendChild(E)}})},prepend:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.insertBefore(E,this.firstChild)}})},before:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this)})},after:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this.nextSibling)})},end:function(){return this.prevObject||o([])},push:[].push,sort:[].sort,splice:[].splice,find:function(E){if(this.length===1){var F=this.pushStack([],"find",E);F.length=0;o.find(E,this[0],F);return F}else{return this.pushStack(o.unique(o.map(this,function(G){return o.find(E,G)})),"find",E)}},clone:function(G){var E=this.map(function(){if(!o.support.noCloneEvent&&!o.isXMLDoc(this)){var I=this.outerHTML;if(!I){var J=this.ownerDocument.createElement("div");J.appendChild(this.cloneNode(true));I=J.innerHTML}return o.clean([I.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,"").replace(\/^\\s*\/,"")])[0]}else{return this.cloneNode(true)}});if(G===true){var H=this.find("*").andSelf(),F=0;E.find("*").andSelf().each(function(){if(this.nodeName!==H[F].nodeName){return}var I=o.data(H[F],"events");for(var K in I){for(var J in I[K]){o.event.add(this,K,I[K][J],I[K][J].data)}}F++})}return E},filter:function(E){return this.pushStack(o.isFunction(E)&&o.grep(this,function(G,F){return E.call(G,F)})||o.multiFilter(E,o.grep(this,function(F){return F.nodeType===1})),"filter",E)},closest:function(E){var G=o.expr.match.POS.test(E)?o(E):null,F=0;return this.map(function(){var H=this;while(H&&H.ownerDocument){if(G?G.index(H)>-1:o(H).is(E)){o.data(H,"closest",F);return H}H=H.parentNode;F++}})},not:function(E){if(typeof E==="string"){if(f.test(E)){return this.pushStack(o.multiFilter(E,this,true),"not",E)}else{E=o.multiFilter(E,this)}}var F=E.length&&E[E.length-1]!==g&&!E.nodeType;return this.filter(function(){return F?o.inArray(this,E)<0:this!=E})},add:function(E){return this.pushStack(o.unique(o.merge(this.get(),typeof E==="string"?o(E):o.makeArray(E))))},is:function(E){return !!E&&o.multiFilter(E,this).length>0},hasClass:function(E){return !!E&&this.is("."+E)},val:function(K){if(K===g){var E=this[0];if(E){if(o.nodeName(E,"option")){return(E.attributes.value||{}).specified?E.value:E.text}if(o.nodeName(E,"select")){var I=E.selectedIndex,L=[],M=E.options,H=E.type=="select-one";if(I<0){return null}for(var F=H?I:0,J=H?I+1:M.length;F<J;F++){var G=M[F];if(G.selected){K=o(G).val();if(H){return K}L.push(K)}}return L}return(E.value||"").replace(\/\\r\/g,"")}return g}if(typeof K==="number"){K+=""}return this.each(function(){if(this.nodeType!=1){return}if(o.isArray(K)&&\/radio|checkbox\/.test(this.type)){this.checked=(o.inArray(this.value,K)>=0||o.inArray(this.name,K)>=0)}else{if(o.nodeName(this,"select")){var N=o.makeArray(K);o("option",this).each(function(){this.selected=(o.inArray(this.value,N)>=0||o.inArray(this.text,N)>=0)});if(!N.length){this.selectedIndex=-1}}else{this.value=K}}})},html:function(E){return E===g?(this[0]?this[0].innerHTML.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,""):null):this.empty().append(E)},replaceWith:function(E){return this.after(E).remove()},eq:function(E){return this.slice(E,+E+1)},slice:function(){return this.pushStack(Array.prototype.slice.apply(this,arguments),"slice",Array.prototype.slice.call(arguments).join(","))},map:function(E){return this.pushStack(o.map(this,function(G,F){return E.call(G,F,G)}))},andSelf:function(){return this.add(this.prevObject)},domManip:function(J,M,L){if(this[0]){var I=(this[0].ownerDocument||this[0]).createDocumentFragment(),F=o.clean(J,(this[0].ownerDocument||this[0]),I),H=I.firstChild;if(H){for(var G=0,E=this.length;G<E;G++){L.call(K(this[G],H),this.length>1||G>0?I.cloneNode(true):I)}}if(F){o.each(F,z)}}return this;function K(N,O){return M&&o.nodeName(N,"table")&&o.nodeName(O,"tr")?(N.getElementsByTagName("tbody")[0]||N.appendChild(N.ownerDocument.createElement("tbody"))):N}}};o.fn.init.prototype=o.fn;function z(E,F){if(F.src){o.ajax({url:F.src,async:false,dataType:"script"})}else{o.globalEval(F.text||F.textContent||F.innerHTML||"")}if(F.parentNode){F.parentNode.removeChild(F)}}function e(){return +new Date}o.extend=o.fn.extend=function(){var J=arguments[0]||{},H=1,I=arguments.length,E=false,G;if(typeof J==="boolean"){E=J;J=arguments[1]||{};H=2}if(typeof J!=="object"&&!o.isFunction(J)){J={}}if(I==H){J=this;--H}for(;H<I;H++){if((G=arguments[H])!=null){for(var F in G){var K=J[F],L=G[F];if(J===L){continue}if(E&&L&&typeof L==="object"&&!L.nodeType){J[F]=o.extend(E,K||(L.length!=null?[]:{}),L)}else{if(L!==g){J[F]=L}}}}}return J};var b=\/z-?index|font-?weight|opacity|zoom|line-?height\/i,q=document.defaultView||{},s=Object.prototype.toString;o.extend({noConflict:function(E){l.$=p;if(E){l.jQuery=y}return o},isFunction:function(E){return s.call(E)==="[object Function]"},isArray:function(E){return s.call(E)==="[object Array]"},isXMLDoc:function(E){return E.nodeType===9&&E.documentElement.nodeName!=="HTML"||!!E.ownerDocument&&o.isXMLDoc(E.ownerDocument)},globalEval:function(G){if(G&&\/\\S\/.test(G)){var F=document.getElementsByTagName("head")[0]||document.documentElement,E=document.createElement("script");E.type="text\/javascript";if(o.support.scriptEval){E.appendChild(document.createTextNode(G))}else{E.text=G}F.insertBefore(E,F.firstChild);F.removeChild(E)}},nodeName:function(F,E){return F.nodeName&&F.nodeName.toUpperCase()==E.toUpperCase()},each:function(G,K,F){var E,H=0,I=G.length;if(F){if(I===g){for(E in G){if(K.apply(G[E],F)===false){break}}}else{for(;H<I;){if(K.apply(G[H++],F)===false){break}}}}else{if(I===g){for(E in G){if(K.call(G[E],E,G[E])===false){break}}}else{for(var J=G[0];H<I&&K.call(J,H,J)!==false;J=G[++H]){}}}return G},prop:function(H,I,G,F,E){if(o.isFunction(I)){I=I.call(H,F)}return typeof I==="number"&&G=="curCSS"&&!b.test(E)?I+"px":I},className:{add:function(E,F){o.each((F||"").split(\/\\s+\/),function(G,H){if(E.nodeType==1&&!o.className.has(E.className,H)){E.className+=(E.className?" ":"")+H}})},remove:function(E,F){if(E.nodeType==1){E.className=F!==g?o.grep(E.className.split(\/\\s+\/),function(G){return !o.className.has(F,G)}).join(" "):""}},has:function(F,E){return F&&o.inArray(E,(F.className||F).toString().split(\/\\s+\/))>-1}},swap:function(H,G,I){var E={};for(var F in G){E[F]=H.style[F];H.style[F]=G[F]}I.call(H);for(var F in G){H.style[F]=E[F]}},css:function(H,F,J,E){if(F=="width"||F=="height"){var L,G={position:"absolute",visibility:"hidden",display:"block"},K=F=="width"?["Left","Right"]:["Top","Bottom"];function I(){L=F=="width"?H.offsetWidth:H.offsetHeight;if(E==="border"){return}o.each(K,function(){if(!E){L-=parseFloat(o.curCSS(H,"padding"+this,true))||0}if(E==="margin"){L+=parseFloat(o.curCSS(H,"margin"+this,true))||0}else{L-=parseFloat(o.curCSS(H,"border"+this+"Width",true))||0}})}if(H.offsetWidth!==0){I()}else{o.swap(H,G,I)}return Math.max(0,Math.round(L))}return o.curCSS(H,F,J)},curCSS:function(I,F,G){var L,E=I.style;if(F=="opacity"&&!o.support.opacity){L=o.attr(E,"opacity");return L==""?"1":L}if(F.match(\/float\/i)){F=w}if(!G&&E&&E[F]){L=E[F]}else{if(q.getComputedStyle){if(F.match(\/float\/i)){F="float"}F=F.replace(\/([A-Z])\/g,"-$1").toLowerCase();var M=q.getComputedStyle(I,null);if(M){L=M.getPropertyValue(F)}if(F=="opacity"&&L==""){L="1"}}else{if(I.currentStyle){var J=F.replace(\/\\-(\\w)\/g,function(N,O){return O.toUpperCase()});L=I.currentStyle[F]||I.currentStyle[J];if(!\/^\\d+(px)?$\/i.test(L)&&\/^\\d\/.test(L)){var H=E.left,K=I.runtimeStyle.left;I.runtimeStyle.left=I.currentStyle.left;E.left=L||0;L=E.pixelLeft+"px";E.left=H;I.runtimeStyle.left=K}}}}return L},clean:function(F,K,I){K=K||document;if(typeof K.createElement==="undefined"){K=K.ownerDocument||K[0]&&K[0].ownerDocument||document}if(!I&&F.length===1&&typeof F[0]==="string"){var H=\/^<(\\w+)\\s*\\\/?>$\/.exec(F[0]);if(H){return[K.createElement(H[1])]}}var G=[],E=[],L=K.createElement("div");o.each(F,function(P,S){if(typeof S==="number"){S+=""}if(!S){return}if(typeof S==="string"){S=S.replace(\/(<(\\w+)[^>]*?)\\\/>\/g,function(U,V,T){return T.match(\/^(abbr|br|col|img|input|link|meta|param|hr|area|embed)$\/i)?U:V+"><\/"+T+">"});var O=S.replace(\/^\\s+\/,"").substring(0,10).toLowerCase();var Q=!O.indexOf("<opt")&&[1,"<select multiple='multiple'>","<\/select>"]||!O.indexOf("<leg")&&[1,"<fieldset>","<\/fieldset>"]||O.match(\/^<(thead|tbody|tfoot|colg|cap)\/)&&[1,"<table>","<\/table>"]||!O.indexOf("<tr")&&[2,"<table><tbody>","<\/tbody><\/table>"]||(!O.indexOf("<td")||!O.indexOf("<th"))&&[3,"<table><tbody><tr>","<\/tr><\/tbody><\/table>"]||!O.indexOf("<col")&&[2,"<table><tbody><\/tbody><colgroup>","<\/colgroup><\/table>"]||!o.support.htmlSerialize&&[1,"div<div>","<\/div>"]||[0,"",""];L.innerHTML=Q[1]+S+Q[2];while(Q[0]--){L=L.lastChild}if(!o.support.tbody){var R=\/<tbody\/i.test(S),N=!O.indexOf("<table")&&!R?L.firstChild&&L.firstChild.childNodes:Q[1]=="<table>"&&!R?L.childNodes:[];for(var M=N.length-1;M>=0;--M){if(o.nodeName(N[M],"tbody")&&!N[M].childNodes.length){N[M].parentNode.removeChild(N[M])}}}if(!o.support.leadingWhitespace&&\/^\\s\/.test(S)){L.insertBefore(K.createTextNode(S.match(\/^\\s*\/)[0]),L.firstChild)}S=o.makeArray(L.childNodes)}if(S.nodeType){G.push(S)}else{G=o.merge(G,S)}});if(I){for(var J=0;G[J];J++){if(o.nodeName(G[J],"script")&&(!G[J].type||G[J].type.toLowerCase()==="text\/javascript")){E.push(G[J].parentNode?G[J].parentNode.removeChild(G[J]):G[J])}else{if(G[J].nodeType===1){G.splice.apply(G,[J+1,0].concat(o.makeArray(G[J].getElementsByTagName("script"))))}I.appendChild(G[J])}}return E}return G},attr:function(J,G,K){if(!J||J.nodeType==3||J.nodeType==8){return g}var H=!o.isXMLDoc(J),L=K!==g;G=H&&o.props[G]||G;if(J.tagName){var F=\/href|src|style\/.test(G);if(G=="selected"&&J.parentNode){J.parentNode.selectedIndex}if(G in J&&H&&!F){if(L){if(G=="type"&&o.nodeName(J,"input")&&J.parentNode){throw"type property can't be changed"}J[G]=K}if(o.nodeName(J,"form")&&J.getAttributeNode(G)){return J.getAttributeNode(G).nodeValue}if(G=="tabIndex"){var I=J.getAttributeNode("tabIndex");return I&&I.specified?I.value:J.nodeName.match(\/(button|input|object|select|textarea)\/i)?0:J.nodeName.match(\/^(a|area)$\/i)&&J.href?0:g}return J[G]}if(!o.support.style&&H&&G=="style"){return o.attr(J.style,"cssText",K)}if(L){J.setAttribute(G,""+K)}var E=!o.support.hrefNormalized&&H&&F?J.getAttribute(G,2):J.getAttribute(G);return E===null?g:E}if(!o.support.opacity&&G=="opacity"){if(L){J.zoom=1;J.filter=(J.filter||"").replace(\/alpha\\([^)]*\\)\/,"")+(parseInt(K)+""=="NaN"?"":"alpha(opacity="+K*100+")")}return J.filter&&J.filter.indexOf("opacity=")>=0?(parseFloat(J.filter.match(\/opacity=([^)]*)\/)[1])\/100)+"":""}G=G.replace(\/-([a-z])\/ig,function(M,N){return N.toUpperCase()});if(L){J[G]=K}return J[G]},trim:function(E){return(E||"").replace(\/^\\s+|\\s+$\/g,"")},makeArray:function(G){var E=[];if(G!=null){var F=G.length;if(F==null||typeof G==="string"||o.isFunction(G)||G.setInterval){E[0]=G}else{while(F){E[--F]=G[F]}}}return E},inArray:function(G,H){for(var E=0,F=H.length;E<F;E++){if(H[E]===G){return E}}return -1},merge:function(H,E){var F=0,G,I=H.length;if(!o.support.getAll){while((G=E[F++])!=null){if(G.nodeType!=8){H[I++]=G}}}else{while((G=E[F++])!=null){H[I++]=G}}return H},unique:function(K){var F=[],E={};try{for(var G=0,H=K.length;G<H;G++){var J=o.data(K[G]);if(!E[J]){E[J]=true;F.push(K[G])}}}catch(I){F=K}return F},grep:function(F,J,E){var G=[];for(var H=0,I=F.length;H<I;H++){if(!E!=!J(F[H],H)){G.push(F[H])}}return G},map:function(E,J){var F=[];for(var G=0,H=E.length;G<H;G++){var I=J(E[G],G);if(I!=null){F[F.length]=I}}return F.concat.apply([],F)}});var C=navigator.userAgent.toLowerCase();o.browser={version:(C.match(\/.+(?:rv|it|ra|ie)[\\\/: ]([\\d.]+)\/)||[0,"0"])[1],safari:\/webkit\/.test(C),opera:\/opera\/.test(C),msie:\/msie\/.test(C)&&!\/opera\/.test(C),mozilla:\/mozilla\/.test(C)&&!\/(compatible|webkit)\/.test(C)};o.each({parent:function(E){return E.parentNode},parents:function(E){return o.dir(E,"parentNode")},next:function(E){return o.nth(E,2,"nextSibling")},prev:function(E){return o.nth(E,2,"previousSibling")},nextAll:function(E){return o.dir(E,"nextSibling")},prevAll:function(E){return o.dir(E,"previousSibling")},siblings:function(E){return o.sibling(E.parentNode.firstChild,E)},children:function(E){return o.sibling(E.firstChild)},contents:function(E){return o.nodeName(E,"iframe")?E.contentDocument||E.contentWindow.document:o.makeArray(E.childNodes)}},function(E,F){o.fn[E]=function(G){var H=o.map(this,F);if(G&&typeof G=="string"){H=o.multiFilter(G,H)}return this.pushStack(o.unique(H),E,G)}});o.each({appendTo:"append",prependTo:"prepend",insertBefore:"before",insertAfter:"after",replaceAll:"replaceWith"},function(E,F){o.fn[E]=function(G){var J=[],L=o(G);for(var K=0,H=L.length;K<H;K++){$/;"	v
E	../CMSIS/Documentation/DSP/html/jquery.js	/^(function(){var l=this,g,y=l.jQuery,p=l.$,o=l.jQuery=l.$=function(E,F){return new o.fn.init(E,F)},D=\/^[^<]*(<(.|\\s)+>)[^>]*$|^#([\\w-]+)$\/,f=\/^.[^:#\\[\\.,]*$\/;o.fn=o.prototype={init:function(E,H){E=E||document;if(E.nodeType){this[0]=E;this.length=1;this.context=E;return this}if(typeof E==="string"){var G=D.exec(E);if(G&&(G[1]||!H)){if(G[1]){E=o.clean([G[1]],H)}else{var I=document.getElementById(G[3]);if(I&&I.id!=G[3]){return o().find(E)}var F=o(I||[]);F.context=document;F.selector=E;return F}}else{return o(H).find(E)}}else{if(o.isFunction(E)){return o(document).ready(E)}}if(E.selector&&E.context){this.selector=E.selector;this.context=E.context}return this.setArray(o.isArray(E)?E:o.makeArray(E))},selector:"",jquery:"1.3.2",size:function(){return this.length},get:function(E){return E===g?Array.prototype.slice.call(this):this[E]},pushStack:function(F,H,E){var G=o(F);G.prevObject=this;G.context=this.context;if(H==="find"){G.selector=this.selector+(this.selector?" ":"")+E}else{if(H){G.selector=this.selector+"."+H+"("+E+")"}}return G},setArray:function(E){this.length=0;Array.prototype.push.apply(this,E);return this},each:function(F,E){return o.each(this,F,E)},index:function(E){return o.inArray(E&&E.jquery?E[0]:E,this)},attr:function(F,H,G){var E=F;if(typeof F==="string"){if(H===g){return this[0]&&o[G||"attr"](this[0],F)}else{E={};E[F]=H}}return this.each(function(I){for(F in E){o.attr(G?this.style:this,F,o.prop(this,E[F],G,I,F))}})},css:function(E,F){if((E=="width"||E=="height")&&parseFloat(F)<0){F=g}return this.attr(E,F,"curCSS")},text:function(F){if(typeof F!=="object"&&F!=null){return this.empty().append((this[0]&&this[0].ownerDocument||document).createTextNode(F))}var E="";o.each(F||this,function(){o.each(this.childNodes,function(){if(this.nodeType!=8){E+=this.nodeType!=1?this.nodeValue:o.fn.text([this])}})});return E},wrapAll:function(E){if(this[0]){var F=o(E,this[0].ownerDocument).clone();if(this[0].parentNode){F.insertBefore(this[0])}F.map(function(){var G=this;while(G.firstChild){G=G.firstChild}return G}).append(this)}return this},wrapInner:function(E){return this.each(function(){o(this).contents().wrapAll(E)})},wrap:function(E){return this.each(function(){o(this).wrapAll(E)})},append:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.appendChild(E)}})},prepend:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.insertBefore(E,this.firstChild)}})},before:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this)})},after:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this.nextSibling)})},end:function(){return this.prevObject||o([])},push:[].push,sort:[].sort,splice:[].splice,find:function(E){if(this.length===1){var F=this.pushStack([],"find",E);F.length=0;o.find(E,this[0],F);return F}else{return this.pushStack(o.unique(o.map(this,function(G){return o.find(E,G)})),"find",E)}},clone:function(G){var E=this.map(function(){if(!o.support.noCloneEvent&&!o.isXMLDoc(this)){var I=this.outerHTML;if(!I){var J=this.ownerDocument.createElement("div");J.appendChild(this.cloneNode(true));I=J.innerHTML}return o.clean([I.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,"").replace(\/^\\s*\/,"")])[0]}else{return this.cloneNode(true)}});if(G===true){var H=this.find("*").andSelf(),F=0;E.find("*").andSelf().each(function(){if(this.nodeName!==H[F].nodeName){return}var I=o.data(H[F],"events");for(var K in I){for(var J in I[K]){o.event.add(this,K,I[K][J],I[K][J].data)}}F++})}return E},filter:function(E){return this.pushStack(o.isFunction(E)&&o.grep(this,function(G,F){return E.call(G,F)})||o.multiFilter(E,o.grep(this,function(F){return F.nodeType===1})),"filter",E)},closest:function(E){var G=o.expr.match.POS.test(E)?o(E):null,F=0;return this.map(function(){var H=this;while(H&&H.ownerDocument){if(G?G.index(H)>-1:o(H).is(E)){o.data(H,"closest",F);return H}H=H.parentNode;F++}})},not:function(E){if(typeof E==="string"){if(f.test(E)){return this.pushStack(o.multiFilter(E,this,true),"not",E)}else{E=o.multiFilter(E,this)}}var F=E.length&&E[E.length-1]!==g&&!E.nodeType;return this.filter(function(){return F?o.inArray(this,E)<0:this!=E})},add:function(E){return this.pushStack(o.unique(o.merge(this.get(),typeof E==="string"?o(E):o.makeArray(E))))},is:function(E){return !!E&&o.multiFilter(E,this).length>0},hasClass:function(E){return !!E&&this.is("."+E)},val:function(K){if(K===g){var E=this[0];if(E){if(o.nodeName(E,"option")){return(E.attributes.value||{}).specified?E.value:E.text}if(o.nodeName(E,"select")){var I=E.selectedIndex,L=[],M=E.options,H=E.type=="select-one";if(I<0){return null}for(var F=H?I:0,J=H?I+1:M.length;F<J;F++){var G=M[F];if(G.selected){K=o(G).val();if(H){return K}L.push(K)}}return L}return(E.value||"").replace(\/\\r\/g,"")}return g}if(typeof K==="number"){K+=""}return this.each(function(){if(this.nodeType!=1){return}if(o.isArray(K)&&\/radio|checkbox\/.test(this.type)){this.checked=(o.inArray(this.value,K)>=0||o.inArray(this.name,K)>=0)}else{if(o.nodeName(this,"select")){var N=o.makeArray(K);o("option",this).each(function(){this.selected=(o.inArray(this.value,N)>=0||o.inArray(this.text,N)>=0)});if(!N.length){this.selectedIndex=-1}}else{this.value=K}}})},html:function(E){return E===g?(this[0]?this[0].innerHTML.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,""):null):this.empty().append(E)},replaceWith:function(E){return this.after(E).remove()},eq:function(E){return this.slice(E,+E+1)},slice:function(){return this.pushStack(Array.prototype.slice.apply(this,arguments),"slice",Array.prototype.slice.call(arguments).join(","))},map:function(E){return this.pushStack(o.map(this,function(G,F){return E.call(G,F,G)}))},andSelf:function(){return this.add(this.prevObject)},domManip:function(J,M,L){if(this[0]){var I=(this[0].ownerDocument||this[0]).createDocumentFragment(),F=o.clean(J,(this[0].ownerDocument||this[0]),I),H=I.firstChild;if(H){for(var G=0,E=this.length;G<E;G++){L.call(K(this[G],H),this.length>1||G>0?I.cloneNode(true):I)}}if(F){o.each(F,z)}}return this;function K(N,O){return M&&o.nodeName(N,"table")&&o.nodeName(O,"tr")?(N.getElementsByTagName("tbody")[0]||N.appendChild(N.ownerDocument.createElement("tbody"))):N}}};o.fn.init.prototype=o.fn;function z(E,F){if(F.src){o.ajax({url:F.src,async:false,dataType:"script"})}else{o.globalEval(F.text||F.textContent||F.innerHTML||"")}if(F.parentNode){F.parentNode.removeChild(F)}}function e(){return +new Date}o.extend=o.fn.extend=function(){var J=arguments[0]||{},H=1,I=arguments.length,E=false,G;if(typeof J==="boolean"){E=J;J=arguments[1]||{};H=2}if(typeof J!=="object"&&!o.isFunction(J)){J={}}if(I==H){J=this;--H}for(;H<I;H++){if((G=arguments[H])!=null){for(var F in G){var K=J[F],L=G[F];if(J===L){continue}if(E&&L&&typeof L==="object"&&!L.nodeType){J[F]=o.extend(E,K||(L.length!=null?[]:{}),L)}else{if(L!==g){J[F]=L}}}}}return J};var b=\/z-?index|font-?weight|opacity|zoom|line-?height\/i,q=document.defaultView||{},s=Object.prototype.toString;o.extend({noConflict:function(E){l.$=p;if(E){l.jQuery=y}return o},isFunction:function(E){return s.call(E)==="[object Function]"},isArray:function(E){return s.call(E)==="[object Array]"},isXMLDoc:function(E){return E.nodeType===9&&E.documentElement.nodeName!=="HTML"||!!E.ownerDocument&&o.isXMLDoc(E.ownerDocument)},globalEval:function(G){if(G&&\/\\S\/.test(G)){var F=document.getElementsByTagName("head")[0]||document.documentElement,E=document.createElement("script");E.type="text\/javascript";if(o.support.scriptEval){E.appendChild(document.createTextNode(G))}else{E.text=G}F.insertBefore(E,F.firstChild);F.removeChild(E)}},nodeName:function(F,E){return F.nodeName&&F.nodeName.toUpperCase()==E.toUpperCase()},each:function(G,K,F){var E,H=0,I=G.length;if(F){if(I===g){for(E in G){if(K.apply(G[E],F)===false){break}}}else{for(;H<I;){if(K.apply(G[H++],F)===false){break}}}}else{if(I===g){for(E in G){if(K.call(G[E],E,G[E])===false){break}}}else{for(var J=G[0];H<I&&K.call(J,H,J)!==false;J=G[++H]){}}}return G},prop:function(H,I,G,F,E){if(o.isFunction(I)){I=I.call(H,F)}return typeof I==="number"&&G=="curCSS"&&!b.test(E)?I+"px":I},className:{add:function(E,F){o.each((F||"").split(\/\\s+\/),function(G,H){if(E.nodeType==1&&!o.className.has(E.className,H)){E.className+=(E.className?" ":"")+H}})},remove:function(E,F){if(E.nodeType==1){E.className=F!==g?o.grep(E.className.split(\/\\s+\/),function(G){return !o.className.has(F,G)}).join(" "):""}},has:function(F,E){return F&&o.inArray(E,(F.className||F).toString().split(\/\\s+\/))>-1}},swap:function(H,G,I){var E={};for(var F in G){E[F]=H.style[F];H.style[F]=G[F]}I.call(H);for(var F in G){H.style[F]=E[F]}},css:function(H,F,J,E){if(F=="width"||F=="height"){var L,G={position:"absolute",visibility:"hidden",display:"block"},K=F=="width"?["Left","Right"]:["Top","Bottom"];function I(){L=F=="width"?H.offsetWidth:H.offsetHeight;if(E==="border"){return}o.each(K,function(){if(!E){L-=parseFloat(o.curCSS(H,"padding"+this,true))||0}if(E==="margin"){L+=parseFloat(o.curCSS(H,"margin"+this,true))||0}else{L-=parseFloat(o.curCSS(H,"border"+this+"Width",true))||0}})}if(H.offsetWidth!==0){I()}else{o.swap(H,G,I)}return Math.max(0,Math.round(L))}return o.curCSS(H,F,J)},curCSS:function(I,F,G){var L,E=I.style;if(F=="opacity"&&!o.support.opacity){L=o.attr(E,"opacity");return L==""?"1":L}if(F.match(\/float\/i)){F=w}if(!G&&E&&E[F]){L=E[F]}else{if(q.getComputedStyle){if(F.match(\/float\/i)){F="float"}F=F.replace(\/([A-Z])\/g,"-$1").toLowerCase();var M=q.getComputedStyle(I,null);if(M){L=M.getPropertyValue(F)}if(F=="opacity"&&L==""){L="1"}}else{if(I.currentStyle){var J=F.replace(\/\\-(\\w)\/g,function(N,O){return O.toUpperCase()});L=I.currentStyle[F]||I.currentStyle[J];if(!\/^\\d+(px)?$\/i.test(L)&&\/^\\d\/.test(L)){var H=E.left,K=I.runtimeStyle.left;I.runtimeStyle.left=I.currentStyle.left;E.left=L||0;L=E.pixelLeft+"px";E.left=H;I.runtimeStyle.left=K}}}}return L},clean:function(F,K,I){K=K||document;if(typeof K.createElement==="undefined"){K=K.ownerDocument||K[0]&&K[0].ownerDocument||document}if(!I&&F.length===1&&typeof F[0]==="string"){var H=\/^<(\\w+)\\s*\\\/?>$\/.exec(F[0]);if(H){return[K.createElement(H[1])]}}var G=[],E=[],L=K.createElement("div");o.each(F,function(P,S){if(typeof S==="number"){S+=""}if(!S){return}if(typeof S==="string"){S=S.replace(\/(<(\\w+)[^>]*?)\\\/>\/g,function(U,V,T){return T.match(\/^(abbr|br|col|img|input|link|meta|param|hr|area|embed)$\/i)?U:V+"><\/"+T+">"});var O=S.replace(\/^\\s+\/,"").substring(0,10).toLowerCase();var Q=!O.indexOf("<opt")&&[1,"<select multiple='multiple'>","<\/select>"]||!O.indexOf("<leg")&&[1,"<fieldset>","<\/fieldset>"]||O.match(\/^<(thead|tbody|tfoot|colg|cap)\/)&&[1,"<table>","<\/table>"]||!O.indexOf("<tr")&&[2,"<table><tbody>","<\/tbody><\/table>"]||(!O.indexOf("<td")||!O.indexOf("<th"))&&[3,"<table><tbody><tr>","<\/tr><\/tbody><\/table>"]||!O.indexOf("<col")&&[2,"<table><tbody><\/tbody><colgroup>","<\/colgroup><\/table>"]||!o.support.htmlSerialize&&[1,"div<div>","<\/div>"]||[0,"",""];L.innerHTML=Q[1]+S+Q[2];while(Q[0]--){L=L.lastChild}if(!o.support.tbody){var R=\/<tbody\/i.test(S),N=!O.indexOf("<table")&&!R?L.firstChild&&L.firstChild.childNodes:Q[1]=="<table>"&&!R?L.childNodes:[];for(var M=N.length-1;M>=0;--M){if(o.nodeName(N[M],"tbody")&&!N[M].childNodes.length){N[M].parentNode.removeChild(N[M])}}}if(!o.support.leadingWhitespace&&\/^\\s\/.test(S)){L.insertBefore(K.createTextNode(S.match(\/^\\s*\/)[0]),L.firstChild)}S=o.makeArray(L.childNodes)}if(S.nodeType){G.push(S)}else{G=o.merge(G,S)}});if(I){for(var J=0;G[J];J++){if(o.nodeName(G[J],"script")&&(!G[J].type||G[J].type.toLowerCase()==="text\/javascript")){E.push(G[J].parentNode?G[J].parentNode.removeChild(G[J]):G[J])}else{if(G[J].nodeType===1){G.splice.apply(G,[J+1,0].concat(o.makeArray(G[J].getElementsByTagName("script"))))}I.appendChild(G[J])}}return E}return G},attr:function(J,G,K){if(!J||J.nodeType==3||J.nodeType==8){return g}var H=!o.isXMLDoc(J),L=K!==g;G=H&&o.props[G]||G;if(J.tagName){var F=\/href|src|style\/.test(G);if(G=="selected"&&J.parentNode){J.parentNode.selectedIndex}if(G in J&&H&&!F){if(L){if(G=="type"&&o.nodeName(J,"input")&&J.parentNode){throw"type property can't be changed"}J[G]=K}if(o.nodeName(J,"form")&&J.getAttributeNode(G)){return J.getAttributeNode(G).nodeValue}if(G=="tabIndex"){var I=J.getAttributeNode("tabIndex");return I&&I.specified?I.value:J.nodeName.match(\/(button|input|object|select|textarea)\/i)?0:J.nodeName.match(\/^(a|area)$\/i)&&J.href?0:g}return J[G]}if(!o.support.style&&H&&G=="style"){return o.attr(J.style,"cssText",K)}if(L){J.setAttribute(G,""+K)}var E=!o.support.hrefNormalized&&H&&F?J.getAttribute(G,2):J.getAttribute(G);return E===null?g:E}if(!o.support.opacity&&G=="opacity"){if(L){J.zoom=1;J.filter=(J.filter||"").replace(\/alpha\\([^)]*\\)\/,"")+(parseInt(K)+""=="NaN"?"":"alpha(opacity="+K*100+")")}return J.filter&&J.filter.indexOf("opacity=")>=0?(parseFloat(J.filter.match(\/opacity=([^)]*)\/)[1])\/100)+"":""}G=G.replace(\/-([a-z])\/ig,function(M,N){return N.toUpperCase()});if(L){J[G]=K}return J[G]},trim:function(E){return(E||"").replace(\/^\\s+|\\s+$\/g,"")},makeArray:function(G){var E=[];if(G!=null){var F=G.length;if(F==null||typeof G==="string"||o.isFunction(G)||G.setInterval){E[0]=G}else{while(F){E[--F]=G[F]}}}return E},inArray:function(G,H){for(var E=0,F=H.length;E<F;E++){if(H[E]===G){return E}}return -1},merge:function(H,E){var F=0,G,I=H.length;if(!o.support.getAll){while((G=E[F++])!=null){if(G.nodeType!=8){H[I++]=G}}}else{while((G=E[F++])!=null){H[I++]=G}}return H},unique:function(K){var F=[],E={};try{for(var G=0,H=K.length;G<H;G++){var J=o.data(K[G]);if(!E[J]){E[J]=true;F.push(K[G])}}}catch(I){F=K}return F},grep:function(F,J,E){var G=[];for(var H=0,I=F.length;H<I;H++){if(!E!=!J(F[H],H)){G.push(F[H])}}return G},map:function(E,J){var F=[];for(var G=0,H=E.length;G<H;G++){var I=J(E[G],G);if(I!=null){F[F.length]=I}}return F.concat.apply([],F)}});var C=navigator.userAgent.toLowerCase();o.browser={version:(C.match(\/.+(?:rv|it|ra|ie)[\\\/: ]([\\d.]+)\/)||[0,"0"])[1],safari:\/webkit\/.test(C),opera:\/opera\/.test(C),msie:\/msie\/.test(C)&&!\/opera\/.test(C),mozilla:\/mozilla\/.test(C)&&!\/(compatible|webkit)\/.test(C)};o.each({parent:function(E){return E.parentNode},parents:function(E){return o.dir(E,"parentNode")},next:function(E){return o.nth(E,2,"nextSibling")},prev:function(E){return o.nth(E,2,"previousSibling")},nextAll:function(E){return o.dir(E,"nextSibling")},prevAll:function(E){return o.dir(E,"previousSibling")},siblings:function(E){return o.sibling(E.parentNode.firstChild,E)},children:function(E){return o.sibling(E.firstChild)},contents:function(E){return o.nodeName(E,"iframe")?E.contentDocument||E.contentWindow.document:o.makeArray(E.childNodes)}},function(E,F){o.fn[E]=function(G){var H=o.map(this,F);if(G&&typeof G=="string"){H=o.multiFilter(G,H)}return this.pushStack(o.unique(H),E,G)}});o.each({appendTo:"append",prependTo:"prepend",insertBefore:"before",insertAfter:"after",replaceAll:"replaceWith"},function(E,F){o.fn[E]=function(G){var J=[],L=o(G);for(var K=0,H=L.length;K<H;K++){$/;"	v
E	../CMSIS/Documentation/General/html/jquery.js	/^(function(){var l=this,g,y=l.jQuery,p=l.$,o=l.jQuery=l.$=function(E,F){return new o.fn.init(E,F)},D=\/^[^<]*(<(.|\\s)+>)[^>]*$|^#([\\w-]+)$\/,f=\/^.[^:#\\[\\.,]*$\/;o.fn=o.prototype={init:function(E,H){E=E||document;if(E.nodeType){this[0]=E;this.length=1;this.context=E;return this}if(typeof E==="string"){var G=D.exec(E);if(G&&(G[1]||!H)){if(G[1]){E=o.clean([G[1]],H)}else{var I=document.getElementById(G[3]);if(I&&I.id!=G[3]){return o().find(E)}var F=o(I||[]);F.context=document;F.selector=E;return F}}else{return o(H).find(E)}}else{if(o.isFunction(E)){return o(document).ready(E)}}if(E.selector&&E.context){this.selector=E.selector;this.context=E.context}return this.setArray(o.isArray(E)?E:o.makeArray(E))},selector:"",jquery:"1.3.2",size:function(){return this.length},get:function(E){return E===g?Array.prototype.slice.call(this):this[E]},pushStack:function(F,H,E){var G=o(F);G.prevObject=this;G.context=this.context;if(H==="find"){G.selector=this.selector+(this.selector?" ":"")+E}else{if(H){G.selector=this.selector+"."+H+"("+E+")"}}return G},setArray:function(E){this.length=0;Array.prototype.push.apply(this,E);return this},each:function(F,E){return o.each(this,F,E)},index:function(E){return o.inArray(E&&E.jquery?E[0]:E,this)},attr:function(F,H,G){var E=F;if(typeof F==="string"){if(H===g){return this[0]&&o[G||"attr"](this[0],F)}else{E={};E[F]=H}}return this.each(function(I){for(F in E){o.attr(G?this.style:this,F,o.prop(this,E[F],G,I,F))}})},css:function(E,F){if((E=="width"||E=="height")&&parseFloat(F)<0){F=g}return this.attr(E,F,"curCSS")},text:function(F){if(typeof F!=="object"&&F!=null){return this.empty().append((this[0]&&this[0].ownerDocument||document).createTextNode(F))}var E="";o.each(F||this,function(){o.each(this.childNodes,function(){if(this.nodeType!=8){E+=this.nodeType!=1?this.nodeValue:o.fn.text([this])}})});return E},wrapAll:function(E){if(this[0]){var F=o(E,this[0].ownerDocument).clone();if(this[0].parentNode){F.insertBefore(this[0])}F.map(function(){var G=this;while(G.firstChild){G=G.firstChild}return G}).append(this)}return this},wrapInner:function(E){return this.each(function(){o(this).contents().wrapAll(E)})},wrap:function(E){return this.each(function(){o(this).wrapAll(E)})},append:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.appendChild(E)}})},prepend:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.insertBefore(E,this.firstChild)}})},before:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this)})},after:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this.nextSibling)})},end:function(){return this.prevObject||o([])},push:[].push,sort:[].sort,splice:[].splice,find:function(E){if(this.length===1){var F=this.pushStack([],"find",E);F.length=0;o.find(E,this[0],F);return F}else{return this.pushStack(o.unique(o.map(this,function(G){return o.find(E,G)})),"find",E)}},clone:function(G){var E=this.map(function(){if(!o.support.noCloneEvent&&!o.isXMLDoc(this)){var I=this.outerHTML;if(!I){var J=this.ownerDocument.createElement("div");J.appendChild(this.cloneNode(true));I=J.innerHTML}return o.clean([I.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,"").replace(\/^\\s*\/,"")])[0]}else{return this.cloneNode(true)}});if(G===true){var H=this.find("*").andSelf(),F=0;E.find("*").andSelf().each(function(){if(this.nodeName!==H[F].nodeName){return}var I=o.data(H[F],"events");for(var K in I){for(var J in I[K]){o.event.add(this,K,I[K][J],I[K][J].data)}}F++})}return E},filter:function(E){return this.pushStack(o.isFunction(E)&&o.grep(this,function(G,F){return E.call(G,F)})||o.multiFilter(E,o.grep(this,function(F){return F.nodeType===1})),"filter",E)},closest:function(E){var G=o.expr.match.POS.test(E)?o(E):null,F=0;return this.map(function(){var H=this;while(H&&H.ownerDocument){if(G?G.index(H)>-1:o(H).is(E)){o.data(H,"closest",F);return H}H=H.parentNode;F++}})},not:function(E){if(typeof E==="string"){if(f.test(E)){return this.pushStack(o.multiFilter(E,this,true),"not",E)}else{E=o.multiFilter(E,this)}}var F=E.length&&E[E.length-1]!==g&&!E.nodeType;return this.filter(function(){return F?o.inArray(this,E)<0:this!=E})},add:function(E){return this.pushStack(o.unique(o.merge(this.get(),typeof E==="string"?o(E):o.makeArray(E))))},is:function(E){return !!E&&o.multiFilter(E,this).length>0},hasClass:function(E){return !!E&&this.is("."+E)},val:function(K){if(K===g){var E=this[0];if(E){if(o.nodeName(E,"option")){return(E.attributes.value||{}).specified?E.value:E.text}if(o.nodeName(E,"select")){var I=E.selectedIndex,L=[],M=E.options,H=E.type=="select-one";if(I<0){return null}for(var F=H?I:0,J=H?I+1:M.length;F<J;F++){var G=M[F];if(G.selected){K=o(G).val();if(H){return K}L.push(K)}}return L}return(E.value||"").replace(\/\\r\/g,"")}return g}if(typeof K==="number"){K+=""}return this.each(function(){if(this.nodeType!=1){return}if(o.isArray(K)&&\/radio|checkbox\/.test(this.type)){this.checked=(o.inArray(this.value,K)>=0||o.inArray(this.name,K)>=0)}else{if(o.nodeName(this,"select")){var N=o.makeArray(K);o("option",this).each(function(){this.selected=(o.inArray(this.value,N)>=0||o.inArray(this.text,N)>=0)});if(!N.length){this.selectedIndex=-1}}else{this.value=K}}})},html:function(E){return E===g?(this[0]?this[0].innerHTML.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,""):null):this.empty().append(E)},replaceWith:function(E){return this.after(E).remove()},eq:function(E){return this.slice(E,+E+1)},slice:function(){return this.pushStack(Array.prototype.slice.apply(this,arguments),"slice",Array.prototype.slice.call(arguments).join(","))},map:function(E){return this.pushStack(o.map(this,function(G,F){return E.call(G,F,G)}))},andSelf:function(){return this.add(this.prevObject)},domManip:function(J,M,L){if(this[0]){var I=(this[0].ownerDocument||this[0]).createDocumentFragment(),F=o.clean(J,(this[0].ownerDocument||this[0]),I),H=I.firstChild;if(H){for(var G=0,E=this.length;G<E;G++){L.call(K(this[G],H),this.length>1||G>0?I.cloneNode(true):I)}}if(F){o.each(F,z)}}return this;function K(N,O){return M&&o.nodeName(N,"table")&&o.nodeName(O,"tr")?(N.getElementsByTagName("tbody")[0]||N.appendChild(N.ownerDocument.createElement("tbody"))):N}}};o.fn.init.prototype=o.fn;function z(E,F){if(F.src){o.ajax({url:F.src,async:false,dataType:"script"})}else{o.globalEval(F.text||F.textContent||F.innerHTML||"")}if(F.parentNode){F.parentNode.removeChild(F)}}function e(){return +new Date}o.extend=o.fn.extend=function(){var J=arguments[0]||{},H=1,I=arguments.length,E=false,G;if(typeof J==="boolean"){E=J;J=arguments[1]||{};H=2}if(typeof J!=="object"&&!o.isFunction(J)){J={}}if(I==H){J=this;--H}for(;H<I;H++){if((G=arguments[H])!=null){for(var F in G){var K=J[F],L=G[F];if(J===L){continue}if(E&&L&&typeof L==="object"&&!L.nodeType){J[F]=o.extend(E,K||(L.length!=null?[]:{}),L)}else{if(L!==g){J[F]=L}}}}}return J};var b=\/z-?index|font-?weight|opacity|zoom|line-?height\/i,q=document.defaultView||{},s=Object.prototype.toString;o.extend({noConflict:function(E){l.$=p;if(E){l.jQuery=y}return o},isFunction:function(E){return s.call(E)==="[object Function]"},isArray:function(E){return s.call(E)==="[object Array]"},isXMLDoc:function(E){return E.nodeType===9&&E.documentElement.nodeName!=="HTML"||!!E.ownerDocument&&o.isXMLDoc(E.ownerDocument)},globalEval:function(G){if(G&&\/\\S\/.test(G)){var F=document.getElementsByTagName("head")[0]||document.documentElement,E=document.createElement("script");E.type="text\/javascript";if(o.support.scriptEval){E.appendChild(document.createTextNode(G))}else{E.text=G}F.insertBefore(E,F.firstChild);F.removeChild(E)}},nodeName:function(F,E){return F.nodeName&&F.nodeName.toUpperCase()==E.toUpperCase()},each:function(G,K,F){var E,H=0,I=G.length;if(F){if(I===g){for(E in G){if(K.apply(G[E],F)===false){break}}}else{for(;H<I;){if(K.apply(G[H++],F)===false){break}}}}else{if(I===g){for(E in G){if(K.call(G[E],E,G[E])===false){break}}}else{for(var J=G[0];H<I&&K.call(J,H,J)!==false;J=G[++H]){}}}return G},prop:function(H,I,G,F,E){if(o.isFunction(I)){I=I.call(H,F)}return typeof I==="number"&&G=="curCSS"&&!b.test(E)?I+"px":I},className:{add:function(E,F){o.each((F||"").split(\/\\s+\/),function(G,H){if(E.nodeType==1&&!o.className.has(E.className,H)){E.className+=(E.className?" ":"")+H}})},remove:function(E,F){if(E.nodeType==1){E.className=F!==g?o.grep(E.className.split(\/\\s+\/),function(G){return !o.className.has(F,G)}).join(" "):""}},has:function(F,E){return F&&o.inArray(E,(F.className||F).toString().split(\/\\s+\/))>-1}},swap:function(H,G,I){var E={};for(var F in G){E[F]=H.style[F];H.style[F]=G[F]}I.call(H);for(var F in G){H.style[F]=E[F]}},css:function(H,F,J,E){if(F=="width"||F=="height"){var L,G={position:"absolute",visibility:"hidden",display:"block"},K=F=="width"?["Left","Right"]:["Top","Bottom"];function I(){L=F=="width"?H.offsetWidth:H.offsetHeight;if(E==="border"){return}o.each(K,function(){if(!E){L-=parseFloat(o.curCSS(H,"padding"+this,true))||0}if(E==="margin"){L+=parseFloat(o.curCSS(H,"margin"+this,true))||0}else{L-=parseFloat(o.curCSS(H,"border"+this+"Width",true))||0}})}if(H.offsetWidth!==0){I()}else{o.swap(H,G,I)}return Math.max(0,Math.round(L))}return o.curCSS(H,F,J)},curCSS:function(I,F,G){var L,E=I.style;if(F=="opacity"&&!o.support.opacity){L=o.attr(E,"opacity");return L==""?"1":L}if(F.match(\/float\/i)){F=w}if(!G&&E&&E[F]){L=E[F]}else{if(q.getComputedStyle){if(F.match(\/float\/i)){F="float"}F=F.replace(\/([A-Z])\/g,"-$1").toLowerCase();var M=q.getComputedStyle(I,null);if(M){L=M.getPropertyValue(F)}if(F=="opacity"&&L==""){L="1"}}else{if(I.currentStyle){var J=F.replace(\/\\-(\\w)\/g,function(N,O){return O.toUpperCase()});L=I.currentStyle[F]||I.currentStyle[J];if(!\/^\\d+(px)?$\/i.test(L)&&\/^\\d\/.test(L)){var H=E.left,K=I.runtimeStyle.left;I.runtimeStyle.left=I.currentStyle.left;E.left=L||0;L=E.pixelLeft+"px";E.left=H;I.runtimeStyle.left=K}}}}return L},clean:function(F,K,I){K=K||document;if(typeof K.createElement==="undefined"){K=K.ownerDocument||K[0]&&K[0].ownerDocument||document}if(!I&&F.length===1&&typeof F[0]==="string"){var H=\/^<(\\w+)\\s*\\\/?>$\/.exec(F[0]);if(H){return[K.createElement(H[1])]}}var G=[],E=[],L=K.createElement("div");o.each(F,function(P,S){if(typeof S==="number"){S+=""}if(!S){return}if(typeof S==="string"){S=S.replace(\/(<(\\w+)[^>]*?)\\\/>\/g,function(U,V,T){return T.match(\/^(abbr|br|col|img|input|link|meta|param|hr|area|embed)$\/i)?U:V+"><\/"+T+">"});var O=S.replace(\/^\\s+\/,"").substring(0,10).toLowerCase();var Q=!O.indexOf("<opt")&&[1,"<select multiple='multiple'>","<\/select>"]||!O.indexOf("<leg")&&[1,"<fieldset>","<\/fieldset>"]||O.match(\/^<(thead|tbody|tfoot|colg|cap)\/)&&[1,"<table>","<\/table>"]||!O.indexOf("<tr")&&[2,"<table><tbody>","<\/tbody><\/table>"]||(!O.indexOf("<td")||!O.indexOf("<th"))&&[3,"<table><tbody><tr>","<\/tr><\/tbody><\/table>"]||!O.indexOf("<col")&&[2,"<table><tbody><\/tbody><colgroup>","<\/colgroup><\/table>"]||!o.support.htmlSerialize&&[1,"div<div>","<\/div>"]||[0,"",""];L.innerHTML=Q[1]+S+Q[2];while(Q[0]--){L=L.lastChild}if(!o.support.tbody){var R=\/<tbody\/i.test(S),N=!O.indexOf("<table")&&!R?L.firstChild&&L.firstChild.childNodes:Q[1]=="<table>"&&!R?L.childNodes:[];for(var M=N.length-1;M>=0;--M){if(o.nodeName(N[M],"tbody")&&!N[M].childNodes.length){N[M].parentNode.removeChild(N[M])}}}if(!o.support.leadingWhitespace&&\/^\\s\/.test(S)){L.insertBefore(K.createTextNode(S.match(\/^\\s*\/)[0]),L.firstChild)}S=o.makeArray(L.childNodes)}if(S.nodeType){G.push(S)}else{G=o.merge(G,S)}});if(I){for(var J=0;G[J];J++){if(o.nodeName(G[J],"script")&&(!G[J].type||G[J].type.toLowerCase()==="text\/javascript")){E.push(G[J].parentNode?G[J].parentNode.removeChild(G[J]):G[J])}else{if(G[J].nodeType===1){G.splice.apply(G,[J+1,0].concat(o.makeArray(G[J].getElementsByTagName("script"))))}I.appendChild(G[J])}}return E}return G},attr:function(J,G,K){if(!J||J.nodeType==3||J.nodeType==8){return g}var H=!o.isXMLDoc(J),L=K!==g;G=H&&o.props[G]||G;if(J.tagName){var F=\/href|src|style\/.test(G);if(G=="selected"&&J.parentNode){J.parentNode.selectedIndex}if(G in J&&H&&!F){if(L){if(G=="type"&&o.nodeName(J,"input")&&J.parentNode){throw"type property can't be changed"}J[G]=K}if(o.nodeName(J,"form")&&J.getAttributeNode(G)){return J.getAttributeNode(G).nodeValue}if(G=="tabIndex"){var I=J.getAttributeNode("tabIndex");return I&&I.specified?I.value:J.nodeName.match(\/(button|input|object|select|textarea)\/i)?0:J.nodeName.match(\/^(a|area)$\/i)&&J.href?0:g}return J[G]}if(!o.support.style&&H&&G=="style"){return o.attr(J.style,"cssText",K)}if(L){J.setAttribute(G,""+K)}var E=!o.support.hrefNormalized&&H&&F?J.getAttribute(G,2):J.getAttribute(G);return E===null?g:E}if(!o.support.opacity&&G=="opacity"){if(L){J.zoom=1;J.filter=(J.filter||"").replace(\/alpha\\([^)]*\\)\/,"")+(parseInt(K)+""=="NaN"?"":"alpha(opacity="+K*100+")")}return J.filter&&J.filter.indexOf("opacity=")>=0?(parseFloat(J.filter.match(\/opacity=([^)]*)\/)[1])\/100)+"":""}G=G.replace(\/-([a-z])\/ig,function(M,N){return N.toUpperCase()});if(L){J[G]=K}return J[G]},trim:function(E){return(E||"").replace(\/^\\s+|\\s+$\/g,"")},makeArray:function(G){var E=[];if(G!=null){var F=G.length;if(F==null||typeof G==="string"||o.isFunction(G)||G.setInterval){E[0]=G}else{while(F){E[--F]=G[F]}}}return E},inArray:function(G,H){for(var E=0,F=H.length;E<F;E++){if(H[E]===G){return E}}return -1},merge:function(H,E){var F=0,G,I=H.length;if(!o.support.getAll){while((G=E[F++])!=null){if(G.nodeType!=8){H[I++]=G}}}else{while((G=E[F++])!=null){H[I++]=G}}return H},unique:function(K){var F=[],E={};try{for(var G=0,H=K.length;G<H;G++){var J=o.data(K[G]);if(!E[J]){E[J]=true;F.push(K[G])}}}catch(I){F=K}return F},grep:function(F,J,E){var G=[];for(var H=0,I=F.length;H<I;H++){if(!E!=!J(F[H],H)){G.push(F[H])}}return G},map:function(E,J){var F=[];for(var G=0,H=E.length;G<H;G++){var I=J(E[G],G);if(I!=null){F[F.length]=I}}return F.concat.apply([],F)}});var C=navigator.userAgent.toLowerCase();o.browser={version:(C.match(\/.+(?:rv|it|ra|ie)[\\\/: ]([\\d.]+)\/)||[0,"0"])[1],safari:\/webkit\/.test(C),opera:\/opera\/.test(C),msie:\/msie\/.test(C)&&!\/opera\/.test(C),mozilla:\/mozilla\/.test(C)&&!\/(compatible|webkit)\/.test(C)};o.each({parent:function(E){return E.parentNode},parents:function(E){return o.dir(E,"parentNode")},next:function(E){return o.nth(E,2,"nextSibling")},prev:function(E){return o.nth(E,2,"previousSibling")},nextAll:function(E){return o.dir(E,"nextSibling")},prevAll:function(E){return o.dir(E,"previousSibling")},siblings:function(E){return o.sibling(E.parentNode.firstChild,E)},children:function(E){return o.sibling(E.firstChild)},contents:function(E){return o.nodeName(E,"iframe")?E.contentDocument||E.contentWindow.document:o.makeArray(E.childNodes)}},function(E,F){o.fn[E]=function(G){var H=o.map(this,F);if(G&&typeof G=="string"){H=o.multiFilter(G,H)}return this.pushStack(o.unique(H),E,G)}});o.each({appendTo:"append",prependTo:"prepend",insertBefore:"before",insertAfter:"after",replaceAll:"replaceWith"},function(E,F){o.fn[E]=function(G){var J=[],L=o(G);for(var K=0,H=L.length;K<H;K++){$/;"	v
E	../CMSIS/Documentation/RTOS/html/jquery.js	/^(function(){var l=this,g,y=l.jQuery,p=l.$,o=l.jQuery=l.$=function(E,F){return new o.fn.init(E,F)},D=\/^[^<]*(<(.|\\s)+>)[^>]*$|^#([\\w-]+)$\/,f=\/^.[^:#\\[\\.,]*$\/;o.fn=o.prototype={init:function(E,H){E=E||document;if(E.nodeType){this[0]=E;this.length=1;this.context=E;return this}if(typeof E==="string"){var G=D.exec(E);if(G&&(G[1]||!H)){if(G[1]){E=o.clean([G[1]],H)}else{var I=document.getElementById(G[3]);if(I&&I.id!=G[3]){return o().find(E)}var F=o(I||[]);F.context=document;F.selector=E;return F}}else{return o(H).find(E)}}else{if(o.isFunction(E)){return o(document).ready(E)}}if(E.selector&&E.context){this.selector=E.selector;this.context=E.context}return this.setArray(o.isArray(E)?E:o.makeArray(E))},selector:"",jquery:"1.3.2",size:function(){return this.length},get:function(E){return E===g?Array.prototype.slice.call(this):this[E]},pushStack:function(F,H,E){var G=o(F);G.prevObject=this;G.context=this.context;if(H==="find"){G.selector=this.selector+(this.selector?" ":"")+E}else{if(H){G.selector=this.selector+"."+H+"("+E+")"}}return G},setArray:function(E){this.length=0;Array.prototype.push.apply(this,E);return this},each:function(F,E){return o.each(this,F,E)},index:function(E){return o.inArray(E&&E.jquery?E[0]:E,this)},attr:function(F,H,G){var E=F;if(typeof F==="string"){if(H===g){return this[0]&&o[G||"attr"](this[0],F)}else{E={};E[F]=H}}return this.each(function(I){for(F in E){o.attr(G?this.style:this,F,o.prop(this,E[F],G,I,F))}})},css:function(E,F){if((E=="width"||E=="height")&&parseFloat(F)<0){F=g}return this.attr(E,F,"curCSS")},text:function(F){if(typeof F!=="object"&&F!=null){return this.empty().append((this[0]&&this[0].ownerDocument||document).createTextNode(F))}var E="";o.each(F||this,function(){o.each(this.childNodes,function(){if(this.nodeType!=8){E+=this.nodeType!=1?this.nodeValue:o.fn.text([this])}})});return E},wrapAll:function(E){if(this[0]){var F=o(E,this[0].ownerDocument).clone();if(this[0].parentNode){F.insertBefore(this[0])}F.map(function(){var G=this;while(G.firstChild){G=G.firstChild}return G}).append(this)}return this},wrapInner:function(E){return this.each(function(){o(this).contents().wrapAll(E)})},wrap:function(E){return this.each(function(){o(this).wrapAll(E)})},append:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.appendChild(E)}})},prepend:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.insertBefore(E,this.firstChild)}})},before:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this)})},after:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this.nextSibling)})},end:function(){return this.prevObject||o([])},push:[].push,sort:[].sort,splice:[].splice,find:function(E){if(this.length===1){var F=this.pushStack([],"find",E);F.length=0;o.find(E,this[0],F);return F}else{return this.pushStack(o.unique(o.map(this,function(G){return o.find(E,G)})),"find",E)}},clone:function(G){var E=this.map(function(){if(!o.support.noCloneEvent&&!o.isXMLDoc(this)){var I=this.outerHTML;if(!I){var J=this.ownerDocument.createElement("div");J.appendChild(this.cloneNode(true));I=J.innerHTML}return o.clean([I.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,"").replace(\/^\\s*\/,"")])[0]}else{return this.cloneNode(true)}});if(G===true){var H=this.find("*").andSelf(),F=0;E.find("*").andSelf().each(function(){if(this.nodeName!==H[F].nodeName){return}var I=o.data(H[F],"events");for(var K in I){for(var J in I[K]){o.event.add(this,K,I[K][J],I[K][J].data)}}F++})}return E},filter:function(E){return this.pushStack(o.isFunction(E)&&o.grep(this,function(G,F){return E.call(G,F)})||o.multiFilter(E,o.grep(this,function(F){return F.nodeType===1})),"filter",E)},closest:function(E){var G=o.expr.match.POS.test(E)?o(E):null,F=0;return this.map(function(){var H=this;while(H&&H.ownerDocument){if(G?G.index(H)>-1:o(H).is(E)){o.data(H,"closest",F);return H}H=H.parentNode;F++}})},not:function(E){if(typeof E==="string"){if(f.test(E)){return this.pushStack(o.multiFilter(E,this,true),"not",E)}else{E=o.multiFilter(E,this)}}var F=E.length&&E[E.length-1]!==g&&!E.nodeType;return this.filter(function(){return F?o.inArray(this,E)<0:this!=E})},add:function(E){return this.pushStack(o.unique(o.merge(this.get(),typeof E==="string"?o(E):o.makeArray(E))))},is:function(E){return !!E&&o.multiFilter(E,this).length>0},hasClass:function(E){return !!E&&this.is("."+E)},val:function(K){if(K===g){var E=this[0];if(E){if(o.nodeName(E,"option")){return(E.attributes.value||{}).specified?E.value:E.text}if(o.nodeName(E,"select")){var I=E.selectedIndex,L=[],M=E.options,H=E.type=="select-one";if(I<0){return null}for(var F=H?I:0,J=H?I+1:M.length;F<J;F++){var G=M[F];if(G.selected){K=o(G).val();if(H){return K}L.push(K)}}return L}return(E.value||"").replace(\/\\r\/g,"")}return g}if(typeof K==="number"){K+=""}return this.each(function(){if(this.nodeType!=1){return}if(o.isArray(K)&&\/radio|checkbox\/.test(this.type)){this.checked=(o.inArray(this.value,K)>=0||o.inArray(this.name,K)>=0)}else{if(o.nodeName(this,"select")){var N=o.makeArray(K);o("option",this).each(function(){this.selected=(o.inArray(this.value,N)>=0||o.inArray(this.text,N)>=0)});if(!N.length){this.selectedIndex=-1}}else{this.value=K}}})},html:function(E){return E===g?(this[0]?this[0].innerHTML.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,""):null):this.empty().append(E)},replaceWith:function(E){return this.after(E).remove()},eq:function(E){return this.slice(E,+E+1)},slice:function(){return this.pushStack(Array.prototype.slice.apply(this,arguments),"slice",Array.prototype.slice.call(arguments).join(","))},map:function(E){return this.pushStack(o.map(this,function(G,F){return E.call(G,F,G)}))},andSelf:function(){return this.add(this.prevObject)},domManip:function(J,M,L){if(this[0]){var I=(this[0].ownerDocument||this[0]).createDocumentFragment(),F=o.clean(J,(this[0].ownerDocument||this[0]),I),H=I.firstChild;if(H){for(var G=0,E=this.length;G<E;G++){L.call(K(this[G],H),this.length>1||G>0?I.cloneNode(true):I)}}if(F){o.each(F,z)}}return this;function K(N,O){return M&&o.nodeName(N,"table")&&o.nodeName(O,"tr")?(N.getElementsByTagName("tbody")[0]||N.appendChild(N.ownerDocument.createElement("tbody"))):N}}};o.fn.init.prototype=o.fn;function z(E,F){if(F.src){o.ajax({url:F.src,async:false,dataType:"script"})}else{o.globalEval(F.text||F.textContent||F.innerHTML||"")}if(F.parentNode){F.parentNode.removeChild(F)}}function e(){return +new Date}o.extend=o.fn.extend=function(){var J=arguments[0]||{},H=1,I=arguments.length,E=false,G;if(typeof J==="boolean"){E=J;J=arguments[1]||{};H=2}if(typeof J!=="object"&&!o.isFunction(J)){J={}}if(I==H){J=this;--H}for(;H<I;H++){if((G=arguments[H])!=null){for(var F in G){var K=J[F],L=G[F];if(J===L){continue}if(E&&L&&typeof L==="object"&&!L.nodeType){J[F]=o.extend(E,K||(L.length!=null?[]:{}),L)}else{if(L!==g){J[F]=L}}}}}return J};var b=\/z-?index|font-?weight|opacity|zoom|line-?height\/i,q=document.defaultView||{},s=Object.prototype.toString;o.extend({noConflict:function(E){l.$=p;if(E){l.jQuery=y}return o},isFunction:function(E){return s.call(E)==="[object Function]"},isArray:function(E){return s.call(E)==="[object Array]"},isXMLDoc:function(E){return E.nodeType===9&&E.documentElement.nodeName!=="HTML"||!!E.ownerDocument&&o.isXMLDoc(E.ownerDocument)},globalEval:function(G){if(G&&\/\\S\/.test(G)){var F=document.getElementsByTagName("head")[0]||document.documentElement,E=document.createElement("script");E.type="text\/javascript";if(o.support.scriptEval){E.appendChild(document.createTextNode(G))}else{E.text=G}F.insertBefore(E,F.firstChild);F.removeChild(E)}},nodeName:function(F,E){return F.nodeName&&F.nodeName.toUpperCase()==E.toUpperCase()},each:function(G,K,F){var E,H=0,I=G.length;if(F){if(I===g){for(E in G){if(K.apply(G[E],F)===false){break}}}else{for(;H<I;){if(K.apply(G[H++],F)===false){break}}}}else{if(I===g){for(E in G){if(K.call(G[E],E,G[E])===false){break}}}else{for(var J=G[0];H<I&&K.call(J,H,J)!==false;J=G[++H]){}}}return G},prop:function(H,I,G,F,E){if(o.isFunction(I)){I=I.call(H,F)}return typeof I==="number"&&G=="curCSS"&&!b.test(E)?I+"px":I},className:{add:function(E,F){o.each((F||"").split(\/\\s+\/),function(G,H){if(E.nodeType==1&&!o.className.has(E.className,H)){E.className+=(E.className?" ":"")+H}})},remove:function(E,F){if(E.nodeType==1){E.className=F!==g?o.grep(E.className.split(\/\\s+\/),function(G){return !o.className.has(F,G)}).join(" "):""}},has:function(F,E){return F&&o.inArray(E,(F.className||F).toString().split(\/\\s+\/))>-1}},swap:function(H,G,I){var E={};for(var F in G){E[F]=H.style[F];H.style[F]=G[F]}I.call(H);for(var F in G){H.style[F]=E[F]}},css:function(H,F,J,E){if(F=="width"||F=="height"){var L,G={position:"absolute",visibility:"hidden",display:"block"},K=F=="width"?["Left","Right"]:["Top","Bottom"];function I(){L=F=="width"?H.offsetWidth:H.offsetHeight;if(E==="border"){return}o.each(K,function(){if(!E){L-=parseFloat(o.curCSS(H,"padding"+this,true))||0}if(E==="margin"){L+=parseFloat(o.curCSS(H,"margin"+this,true))||0}else{L-=parseFloat(o.curCSS(H,"border"+this+"Width",true))||0}})}if(H.offsetWidth!==0){I()}else{o.swap(H,G,I)}return Math.max(0,Math.round(L))}return o.curCSS(H,F,J)},curCSS:function(I,F,G){var L,E=I.style;if(F=="opacity"&&!o.support.opacity){L=o.attr(E,"opacity");return L==""?"1":L}if(F.match(\/float\/i)){F=w}if(!G&&E&&E[F]){L=E[F]}else{if(q.getComputedStyle){if(F.match(\/float\/i)){F="float"}F=F.replace(\/([A-Z])\/g,"-$1").toLowerCase();var M=q.getComputedStyle(I,null);if(M){L=M.getPropertyValue(F)}if(F=="opacity"&&L==""){L="1"}}else{if(I.currentStyle){var J=F.replace(\/\\-(\\w)\/g,function(N,O){return O.toUpperCase()});L=I.currentStyle[F]||I.currentStyle[J];if(!\/^\\d+(px)?$\/i.test(L)&&\/^\\d\/.test(L)){var H=E.left,K=I.runtimeStyle.left;I.runtimeStyle.left=I.currentStyle.left;E.left=L||0;L=E.pixelLeft+"px";E.left=H;I.runtimeStyle.left=K}}}}return L},clean:function(F,K,I){K=K||document;if(typeof K.createElement==="undefined"){K=K.ownerDocument||K[0]&&K[0].ownerDocument||document}if(!I&&F.length===1&&typeof F[0]==="string"){var H=\/^<(\\w+)\\s*\\\/?>$\/.exec(F[0]);if(H){return[K.createElement(H[1])]}}var G=[],E=[],L=K.createElement("div");o.each(F,function(P,S){if(typeof S==="number"){S+=""}if(!S){return}if(typeof S==="string"){S=S.replace(\/(<(\\w+)[^>]*?)\\\/>\/g,function(U,V,T){return T.match(\/^(abbr|br|col|img|input|link|meta|param|hr|area|embed)$\/i)?U:V+"><\/"+T+">"});var O=S.replace(\/^\\s+\/,"").substring(0,10).toLowerCase();var Q=!O.indexOf("<opt")&&[1,"<select multiple='multiple'>","<\/select>"]||!O.indexOf("<leg")&&[1,"<fieldset>","<\/fieldset>"]||O.match(\/^<(thead|tbody|tfoot|colg|cap)\/)&&[1,"<table>","<\/table>"]||!O.indexOf("<tr")&&[2,"<table><tbody>","<\/tbody><\/table>"]||(!O.indexOf("<td")||!O.indexOf("<th"))&&[3,"<table><tbody><tr>","<\/tr><\/tbody><\/table>"]||!O.indexOf("<col")&&[2,"<table><tbody><\/tbody><colgroup>","<\/colgroup><\/table>"]||!o.support.htmlSerialize&&[1,"div<div>","<\/div>"]||[0,"",""];L.innerHTML=Q[1]+S+Q[2];while(Q[0]--){L=L.lastChild}if(!o.support.tbody){var R=\/<tbody\/i.test(S),N=!O.indexOf("<table")&&!R?L.firstChild&&L.firstChild.childNodes:Q[1]=="<table>"&&!R?L.childNodes:[];for(var M=N.length-1;M>=0;--M){if(o.nodeName(N[M],"tbody")&&!N[M].childNodes.length){N[M].parentNode.removeChild(N[M])}}}if(!o.support.leadingWhitespace&&\/^\\s\/.test(S)){L.insertBefore(K.createTextNode(S.match(\/^\\s*\/)[0]),L.firstChild)}S=o.makeArray(L.childNodes)}if(S.nodeType){G.push(S)}else{G=o.merge(G,S)}});if(I){for(var J=0;G[J];J++){if(o.nodeName(G[J],"script")&&(!G[J].type||G[J].type.toLowerCase()==="text\/javascript")){E.push(G[J].parentNode?G[J].parentNode.removeChild(G[J]):G[J])}else{if(G[J].nodeType===1){G.splice.apply(G,[J+1,0].concat(o.makeArray(G[J].getElementsByTagName("script"))))}I.appendChild(G[J])}}return E}return G},attr:function(J,G,K){if(!J||J.nodeType==3||J.nodeType==8){return g}var H=!o.isXMLDoc(J),L=K!==g;G=H&&o.props[G]||G;if(J.tagName){var F=\/href|src|style\/.test(G);if(G=="selected"&&J.parentNode){J.parentNode.selectedIndex}if(G in J&&H&&!F){if(L){if(G=="type"&&o.nodeName(J,"input")&&J.parentNode){throw"type property can't be changed"}J[G]=K}if(o.nodeName(J,"form")&&J.getAttributeNode(G)){return J.getAttributeNode(G).nodeValue}if(G=="tabIndex"){var I=J.getAttributeNode("tabIndex");return I&&I.specified?I.value:J.nodeName.match(\/(button|input|object|select|textarea)\/i)?0:J.nodeName.match(\/^(a|area)$\/i)&&J.href?0:g}return J[G]}if(!o.support.style&&H&&G=="style"){return o.attr(J.style,"cssText",K)}if(L){J.setAttribute(G,""+K)}var E=!o.support.hrefNormalized&&H&&F?J.getAttribute(G,2):J.getAttribute(G);return E===null?g:E}if(!o.support.opacity&&G=="opacity"){if(L){J.zoom=1;J.filter=(J.filter||"").replace(\/alpha\\([^)]*\\)\/,"")+(parseInt(K)+""=="NaN"?"":"alpha(opacity="+K*100+")")}return J.filter&&J.filter.indexOf("opacity=")>=0?(parseFloat(J.filter.match(\/opacity=([^)]*)\/)[1])\/100)+"":""}G=G.replace(\/-([a-z])\/ig,function(M,N){return N.toUpperCase()});if(L){J[G]=K}return J[G]},trim:function(E){return(E||"").replace(\/^\\s+|\\s+$\/g,"")},makeArray:function(G){var E=[];if(G!=null){var F=G.length;if(F==null||typeof G==="string"||o.isFunction(G)||G.setInterval){E[0]=G}else{while(F){E[--F]=G[F]}}}return E},inArray:function(G,H){for(var E=0,F=H.length;E<F;E++){if(H[E]===G){return E}}return -1},merge:function(H,E){var F=0,G,I=H.length;if(!o.support.getAll){while((G=E[F++])!=null){if(G.nodeType!=8){H[I++]=G}}}else{while((G=E[F++])!=null){H[I++]=G}}return H},unique:function(K){var F=[],E={};try{for(var G=0,H=K.length;G<H;G++){var J=o.data(K[G]);if(!E[J]){E[J]=true;F.push(K[G])}}}catch(I){F=K}return F},grep:function(F,J,E){var G=[];for(var H=0,I=F.length;H<I;H++){if(!E!=!J(F[H],H)){G.push(F[H])}}return G},map:function(E,J){var F=[];for(var G=0,H=E.length;G<H;G++){var I=J(E[G],G);if(I!=null){F[F.length]=I}}return F.concat.apply([],F)}});var C=navigator.userAgent.toLowerCase();o.browser={version:(C.match(\/.+(?:rv|it|ra|ie)[\\\/: ]([\\d.]+)\/)||[0,"0"])[1],safari:\/webkit\/.test(C),opera:\/opera\/.test(C),msie:\/msie\/.test(C)&&!\/opera\/.test(C),mozilla:\/mozilla\/.test(C)&&!\/(compatible|webkit)\/.test(C)};o.each({parent:function(E){return E.parentNode},parents:function(E){return o.dir(E,"parentNode")},next:function(E){return o.nth(E,2,"nextSibling")},prev:function(E){return o.nth(E,2,"previousSibling")},nextAll:function(E){return o.dir(E,"nextSibling")},prevAll:function(E){return o.dir(E,"previousSibling")},siblings:function(E){return o.sibling(E.parentNode.firstChild,E)},children:function(E){return o.sibling(E.firstChild)},contents:function(E){return o.nodeName(E,"iframe")?E.contentDocument||E.contentWindow.document:o.makeArray(E.childNodes)}},function(E,F){o.fn[E]=function(G){var H=o.map(this,F);if(G&&typeof G=="string"){H=o.multiFilter(G,H)}return this.pushStack(o.unique(H),E,G)}});o.each({appendTo:"append",prependTo:"prepend",insertBefore:"before",insertAfter:"after",replaceAll:"replaceWith"},function(E,F){o.fn[E]=function(G){var J=[],L=o(G);for(var K=0,H=L.length;K<H;K++){$/;"	v
E	../CMSIS/Documentation/SVD/html/jquery.js	/^(function(){var l=this,g,y=l.jQuery,p=l.$,o=l.jQuery=l.$=function(E,F){return new o.fn.init(E,F)},D=\/^[^<]*(<(.|\\s)+>)[^>]*$|^#([\\w-]+)$\/,f=\/^.[^:#\\[\\.,]*$\/;o.fn=o.prototype={init:function(E,H){E=E||document;if(E.nodeType){this[0]=E;this.length=1;this.context=E;return this}if(typeof E==="string"){var G=D.exec(E);if(G&&(G[1]||!H)){if(G[1]){E=o.clean([G[1]],H)}else{var I=document.getElementById(G[3]);if(I&&I.id!=G[3]){return o().find(E)}var F=o(I||[]);F.context=document;F.selector=E;return F}}else{return o(H).find(E)}}else{if(o.isFunction(E)){return o(document).ready(E)}}if(E.selector&&E.context){this.selector=E.selector;this.context=E.context}return this.setArray(o.isArray(E)?E:o.makeArray(E))},selector:"",jquery:"1.3.2",size:function(){return this.length},get:function(E){return E===g?Array.prototype.slice.call(this):this[E]},pushStack:function(F,H,E){var G=o(F);G.prevObject=this;G.context=this.context;if(H==="find"){G.selector=this.selector+(this.selector?" ":"")+E}else{if(H){G.selector=this.selector+"."+H+"("+E+")"}}return G},setArray:function(E){this.length=0;Array.prototype.push.apply(this,E);return this},each:function(F,E){return o.each(this,F,E)},index:function(E){return o.inArray(E&&E.jquery?E[0]:E,this)},attr:function(F,H,G){var E=F;if(typeof F==="string"){if(H===g){return this[0]&&o[G||"attr"](this[0],F)}else{E={};E[F]=H}}return this.each(function(I){for(F in E){o.attr(G?this.style:this,F,o.prop(this,E[F],G,I,F))}})},css:function(E,F){if((E=="width"||E=="height")&&parseFloat(F)<0){F=g}return this.attr(E,F,"curCSS")},text:function(F){if(typeof F!=="object"&&F!=null){return this.empty().append((this[0]&&this[0].ownerDocument||document).createTextNode(F))}var E="";o.each(F||this,function(){o.each(this.childNodes,function(){if(this.nodeType!=8){E+=this.nodeType!=1?this.nodeValue:o.fn.text([this])}})});return E},wrapAll:function(E){if(this[0]){var F=o(E,this[0].ownerDocument).clone();if(this[0].parentNode){F.insertBefore(this[0])}F.map(function(){var G=this;while(G.firstChild){G=G.firstChild}return G}).append(this)}return this},wrapInner:function(E){return this.each(function(){o(this).contents().wrapAll(E)})},wrap:function(E){return this.each(function(){o(this).wrapAll(E)})},append:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.appendChild(E)}})},prepend:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.insertBefore(E,this.firstChild)}})},before:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this)})},after:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this.nextSibling)})},end:function(){return this.prevObject||o([])},push:[].push,sort:[].sort,splice:[].splice,find:function(E){if(this.length===1){var F=this.pushStack([],"find",E);F.length=0;o.find(E,this[0],F);return F}else{return this.pushStack(o.unique(o.map(this,function(G){return o.find(E,G)})),"find",E)}},clone:function(G){var E=this.map(function(){if(!o.support.noCloneEvent&&!o.isXMLDoc(this)){var I=this.outerHTML;if(!I){var J=this.ownerDocument.createElement("div");J.appendChild(this.cloneNode(true));I=J.innerHTML}return o.clean([I.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,"").replace(\/^\\s*\/,"")])[0]}else{return this.cloneNode(true)}});if(G===true){var H=this.find("*").andSelf(),F=0;E.find("*").andSelf().each(function(){if(this.nodeName!==H[F].nodeName){return}var I=o.data(H[F],"events");for(var K in I){for(var J in I[K]){o.event.add(this,K,I[K][J],I[K][J].data)}}F++})}return E},filter:function(E){return this.pushStack(o.isFunction(E)&&o.grep(this,function(G,F){return E.call(G,F)})||o.multiFilter(E,o.grep(this,function(F){return F.nodeType===1})),"filter",E)},closest:function(E){var G=o.expr.match.POS.test(E)?o(E):null,F=0;return this.map(function(){var H=this;while(H&&H.ownerDocument){if(G?G.index(H)>-1:o(H).is(E)){o.data(H,"closest",F);return H}H=H.parentNode;F++}})},not:function(E){if(typeof E==="string"){if(f.test(E)){return this.pushStack(o.multiFilter(E,this,true),"not",E)}else{E=o.multiFilter(E,this)}}var F=E.length&&E[E.length-1]!==g&&!E.nodeType;return this.filter(function(){return F?o.inArray(this,E)<0:this!=E})},add:function(E){return this.pushStack(o.unique(o.merge(this.get(),typeof E==="string"?o(E):o.makeArray(E))))},is:function(E){return !!E&&o.multiFilter(E,this).length>0},hasClass:function(E){return !!E&&this.is("."+E)},val:function(K){if(K===g){var E=this[0];if(E){if(o.nodeName(E,"option")){return(E.attributes.value||{}).specified?E.value:E.text}if(o.nodeName(E,"select")){var I=E.selectedIndex,L=[],M=E.options,H=E.type=="select-one";if(I<0){return null}for(var F=H?I:0,J=H?I+1:M.length;F<J;F++){var G=M[F];if(G.selected){K=o(G).val();if(H){return K}L.push(K)}}return L}return(E.value||"").replace(\/\\r\/g,"")}return g}if(typeof K==="number"){K+=""}return this.each(function(){if(this.nodeType!=1){return}if(o.isArray(K)&&\/radio|checkbox\/.test(this.type)){this.checked=(o.inArray(this.value,K)>=0||o.inArray(this.name,K)>=0)}else{if(o.nodeName(this,"select")){var N=o.makeArray(K);o("option",this).each(function(){this.selected=(o.inArray(this.value,N)>=0||o.inArray(this.text,N)>=0)});if(!N.length){this.selectedIndex=-1}}else{this.value=K}}})},html:function(E){return E===g?(this[0]?this[0].innerHTML.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,""):null):this.empty().append(E)},replaceWith:function(E){return this.after(E).remove()},eq:function(E){return this.slice(E,+E+1)},slice:function(){return this.pushStack(Array.prototype.slice.apply(this,arguments),"slice",Array.prototype.slice.call(arguments).join(","))},map:function(E){return this.pushStack(o.map(this,function(G,F){return E.call(G,F,G)}))},andSelf:function(){return this.add(this.prevObject)},domManip:function(J,M,L){if(this[0]){var I=(this[0].ownerDocument||this[0]).createDocumentFragment(),F=o.clean(J,(this[0].ownerDocument||this[0]),I),H=I.firstChild;if(H){for(var G=0,E=this.length;G<E;G++){L.call(K(this[G],H),this.length>1||G>0?I.cloneNode(true):I)}}if(F){o.each(F,z)}}return this;function K(N,O){return M&&o.nodeName(N,"table")&&o.nodeName(O,"tr")?(N.getElementsByTagName("tbody")[0]||N.appendChild(N.ownerDocument.createElement("tbody"))):N}}};o.fn.init.prototype=o.fn;function z(E,F){if(F.src){o.ajax({url:F.src,async:false,dataType:"script"})}else{o.globalEval(F.text||F.textContent||F.innerHTML||"")}if(F.parentNode){F.parentNode.removeChild(F)}}function e(){return +new Date}o.extend=o.fn.extend=function(){var J=arguments[0]||{},H=1,I=arguments.length,E=false,G;if(typeof J==="boolean"){E=J;J=arguments[1]||{};H=2}if(typeof J!=="object"&&!o.isFunction(J)){J={}}if(I==H){J=this;--H}for(;H<I;H++){if((G=arguments[H])!=null){for(var F in G){var K=J[F],L=G[F];if(J===L){continue}if(E&&L&&typeof L==="object"&&!L.nodeType){J[F]=o.extend(E,K||(L.length!=null?[]:{}),L)}else{if(L!==g){J[F]=L}}}}}return J};var b=\/z-?index|font-?weight|opacity|zoom|line-?height\/i,q=document.defaultView||{},s=Object.prototype.toString;o.extend({noConflict:function(E){l.$=p;if(E){l.jQuery=y}return o},isFunction:function(E){return s.call(E)==="[object Function]"},isArray:function(E){return s.call(E)==="[object Array]"},isXMLDoc:function(E){return E.nodeType===9&&E.documentElement.nodeName!=="HTML"||!!E.ownerDocument&&o.isXMLDoc(E.ownerDocument)},globalEval:function(G){if(G&&\/\\S\/.test(G)){var F=document.getElementsByTagName("head")[0]||document.documentElement,E=document.createElement("script");E.type="text\/javascript";if(o.support.scriptEval){E.appendChild(document.createTextNode(G))}else{E.text=G}F.insertBefore(E,F.firstChild);F.removeChild(E)}},nodeName:function(F,E){return F.nodeName&&F.nodeName.toUpperCase()==E.toUpperCase()},each:function(G,K,F){var E,H=0,I=G.length;if(F){if(I===g){for(E in G){if(K.apply(G[E],F)===false){break}}}else{for(;H<I;){if(K.apply(G[H++],F)===false){break}}}}else{if(I===g){for(E in G){if(K.call(G[E],E,G[E])===false){break}}}else{for(var J=G[0];H<I&&K.call(J,H,J)!==false;J=G[++H]){}}}return G},prop:function(H,I,G,F,E){if(o.isFunction(I)){I=I.call(H,F)}return typeof I==="number"&&G=="curCSS"&&!b.test(E)?I+"px":I},className:{add:function(E,F){o.each((F||"").split(\/\\s+\/),function(G,H){if(E.nodeType==1&&!o.className.has(E.className,H)){E.className+=(E.className?" ":"")+H}})},remove:function(E,F){if(E.nodeType==1){E.className=F!==g?o.grep(E.className.split(\/\\s+\/),function(G){return !o.className.has(F,G)}).join(" "):""}},has:function(F,E){return F&&o.inArray(E,(F.className||F).toString().split(\/\\s+\/))>-1}},swap:function(H,G,I){var E={};for(var F in G){E[F]=H.style[F];H.style[F]=G[F]}I.call(H);for(var F in G){H.style[F]=E[F]}},css:function(H,F,J,E){if(F=="width"||F=="height"){var L,G={position:"absolute",visibility:"hidden",display:"block"},K=F=="width"?["Left","Right"]:["Top","Bottom"];function I(){L=F=="width"?H.offsetWidth:H.offsetHeight;if(E==="border"){return}o.each(K,function(){if(!E){L-=parseFloat(o.curCSS(H,"padding"+this,true))||0}if(E==="margin"){L+=parseFloat(o.curCSS(H,"margin"+this,true))||0}else{L-=parseFloat(o.curCSS(H,"border"+this+"Width",true))||0}})}if(H.offsetWidth!==0){I()}else{o.swap(H,G,I)}return Math.max(0,Math.round(L))}return o.curCSS(H,F,J)},curCSS:function(I,F,G){var L,E=I.style;if(F=="opacity"&&!o.support.opacity){L=o.attr(E,"opacity");return L==""?"1":L}if(F.match(\/float\/i)){F=w}if(!G&&E&&E[F]){L=E[F]}else{if(q.getComputedStyle){if(F.match(\/float\/i)){F="float"}F=F.replace(\/([A-Z])\/g,"-$1").toLowerCase();var M=q.getComputedStyle(I,null);if(M){L=M.getPropertyValue(F)}if(F=="opacity"&&L==""){L="1"}}else{if(I.currentStyle){var J=F.replace(\/\\-(\\w)\/g,function(N,O){return O.toUpperCase()});L=I.currentStyle[F]||I.currentStyle[J];if(!\/^\\d+(px)?$\/i.test(L)&&\/^\\d\/.test(L)){var H=E.left,K=I.runtimeStyle.left;I.runtimeStyle.left=I.currentStyle.left;E.left=L||0;L=E.pixelLeft+"px";E.left=H;I.runtimeStyle.left=K}}}}return L},clean:function(F,K,I){K=K||document;if(typeof K.createElement==="undefined"){K=K.ownerDocument||K[0]&&K[0].ownerDocument||document}if(!I&&F.length===1&&typeof F[0]==="string"){var H=\/^<(\\w+)\\s*\\\/?>$\/.exec(F[0]);if(H){return[K.createElement(H[1])]}}var G=[],E=[],L=K.createElement("div");o.each(F,function(P,S){if(typeof S==="number"){S+=""}if(!S){return}if(typeof S==="string"){S=S.replace(\/(<(\\w+)[^>]*?)\\\/>\/g,function(U,V,T){return T.match(\/^(abbr|br|col|img|input|link|meta|param|hr|area|embed)$\/i)?U:V+"><\/"+T+">"});var O=S.replace(\/^\\s+\/,"").substring(0,10).toLowerCase();var Q=!O.indexOf("<opt")&&[1,"<select multiple='multiple'>","<\/select>"]||!O.indexOf("<leg")&&[1,"<fieldset>","<\/fieldset>"]||O.match(\/^<(thead|tbody|tfoot|colg|cap)\/)&&[1,"<table>","<\/table>"]||!O.indexOf("<tr")&&[2,"<table><tbody>","<\/tbody><\/table>"]||(!O.indexOf("<td")||!O.indexOf("<th"))&&[3,"<table><tbody><tr>","<\/tr><\/tbody><\/table>"]||!O.indexOf("<col")&&[2,"<table><tbody><\/tbody><colgroup>","<\/colgroup><\/table>"]||!o.support.htmlSerialize&&[1,"div<div>","<\/div>"]||[0,"",""];L.innerHTML=Q[1]+S+Q[2];while(Q[0]--){L=L.lastChild}if(!o.support.tbody){var R=\/<tbody\/i.test(S),N=!O.indexOf("<table")&&!R?L.firstChild&&L.firstChild.childNodes:Q[1]=="<table>"&&!R?L.childNodes:[];for(var M=N.length-1;M>=0;--M){if(o.nodeName(N[M],"tbody")&&!N[M].childNodes.length){N[M].parentNode.removeChild(N[M])}}}if(!o.support.leadingWhitespace&&\/^\\s\/.test(S)){L.insertBefore(K.createTextNode(S.match(\/^\\s*\/)[0]),L.firstChild)}S=o.makeArray(L.childNodes)}if(S.nodeType){G.push(S)}else{G=o.merge(G,S)}});if(I){for(var J=0;G[J];J++){if(o.nodeName(G[J],"script")&&(!G[J].type||G[J].type.toLowerCase()==="text\/javascript")){E.push(G[J].parentNode?G[J].parentNode.removeChild(G[J]):G[J])}else{if(G[J].nodeType===1){G.splice.apply(G,[J+1,0].concat(o.makeArray(G[J].getElementsByTagName("script"))))}I.appendChild(G[J])}}return E}return G},attr:function(J,G,K){if(!J||J.nodeType==3||J.nodeType==8){return g}var H=!o.isXMLDoc(J),L=K!==g;G=H&&o.props[G]||G;if(J.tagName){var F=\/href|src|style\/.test(G);if(G=="selected"&&J.parentNode){J.parentNode.selectedIndex}if(G in J&&H&&!F){if(L){if(G=="type"&&o.nodeName(J,"input")&&J.parentNode){throw"type property can't be changed"}J[G]=K}if(o.nodeName(J,"form")&&J.getAttributeNode(G)){return J.getAttributeNode(G).nodeValue}if(G=="tabIndex"){var I=J.getAttributeNode("tabIndex");return I&&I.specified?I.value:J.nodeName.match(\/(button|input|object|select|textarea)\/i)?0:J.nodeName.match(\/^(a|area)$\/i)&&J.href?0:g}return J[G]}if(!o.support.style&&H&&G=="style"){return o.attr(J.style,"cssText",K)}if(L){J.setAttribute(G,""+K)}var E=!o.support.hrefNormalized&&H&&F?J.getAttribute(G,2):J.getAttribute(G);return E===null?g:E}if(!o.support.opacity&&G=="opacity"){if(L){J.zoom=1;J.filter=(J.filter||"").replace(\/alpha\\([^)]*\\)\/,"")+(parseInt(K)+""=="NaN"?"":"alpha(opacity="+K*100+")")}return J.filter&&J.filter.indexOf("opacity=")>=0?(parseFloat(J.filter.match(\/opacity=([^)]*)\/)[1])\/100)+"":""}G=G.replace(\/-([a-z])\/ig,function(M,N){return N.toUpperCase()});if(L){J[G]=K}return J[G]},trim:function(E){return(E||"").replace(\/^\\s+|\\s+$\/g,"")},makeArray:function(G){var E=[];if(G!=null){var F=G.length;if(F==null||typeof G==="string"||o.isFunction(G)||G.setInterval){E[0]=G}else{while(F){E[--F]=G[F]}}}return E},inArray:function(G,H){for(var E=0,F=H.length;E<F;E++){if(H[E]===G){return E}}return -1},merge:function(H,E){var F=0,G,I=H.length;if(!o.support.getAll){while((G=E[F++])!=null){if(G.nodeType!=8){H[I++]=G}}}else{while((G=E[F++])!=null){H[I++]=G}}return H},unique:function(K){var F=[],E={};try{for(var G=0,H=K.length;G<H;G++){var J=o.data(K[G]);if(!E[J]){E[J]=true;F.push(K[G])}}}catch(I){F=K}return F},grep:function(F,J,E){var G=[];for(var H=0,I=F.length;H<I;H++){if(!E!=!J(F[H],H)){G.push(F[H])}}return G},map:function(E,J){var F=[];for(var G=0,H=E.length;G<H;G++){var I=J(E[G],G);if(I!=null){F[F.length]=I}}return F.concat.apply([],F)}});var C=navigator.userAgent.toLowerCase();o.browser={version:(C.match(\/.+(?:rv|it|ra|ie)[\\\/: ]([\\d.]+)\/)||[0,"0"])[1],safari:\/webkit\/.test(C),opera:\/opera\/.test(C),msie:\/msie\/.test(C)&&!\/opera\/.test(C),mozilla:\/mozilla\/.test(C)&&!\/(compatible|webkit)\/.test(C)};o.each({parent:function(E){return E.parentNode},parents:function(E){return o.dir(E,"parentNode")},next:function(E){return o.nth(E,2,"nextSibling")},prev:function(E){return o.nth(E,2,"previousSibling")},nextAll:function(E){return o.dir(E,"nextSibling")},prevAll:function(E){return o.dir(E,"previousSibling")},siblings:function(E){return o.sibling(E.parentNode.firstChild,E)},children:function(E){return o.sibling(E.firstChild)},contents:function(E){return o.nodeName(E,"iframe")?E.contentDocument||E.contentWindow.document:o.makeArray(E.childNodes)}},function(E,F){o.fn[E]=function(G){var H=o.map(this,F);if(G&&typeof G=="string"){H=o.multiFilter(G,H)}return this.pushStack(o.unique(H),E,G)}});o.each({appendTo:"append",prependTo:"prepend",insertBefore:"before",insertAfter:"after",replaceAll:"replaceWith"},function(E,F){o.fn[E]=function(G){var J=[],L=o(G);for(var K=0,H=L.length;K<H;K++){$/;"	v
EGR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint16_t EGR;         \/*!< TIM event generation register,       Address offset: 0x14 *\/$/;"	m	struct:__anon165	access:public
ELF	../QP_BOOM/Makefile	/^ELF = $(TARGET).elf$/;"	m
ELF	../QP_TEST/Makefile	/^ELF = $(TARGET).elf$/;"	m
ELF	../i2s/Makefile	/^ELF = $(TARGET).elf$/;"	m
ELF	../i2s_master/Makefile	/^ELF = $(TARGET).elf$/;"	m
ELF	../tim_adc/Makefile	/^ELF = $(TARGET).elf$/;"	m
EMR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t EMR;          \/*!<EXTI Event mask register,                                 Address offset: 0x04 *\/$/;"	m	struct:__anon153	access:public
ENABLE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^typedef enum {DISABLE = 0, ENABLE = !DISABLE} FunctionalState;$/;"	e	enum:__anon139
ENET_IRQHandler	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM0.s	/^ENET_IRQHandler$/;"	l
ENET_IRQHandler	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM3.s	/^ENET_IRQHandler$/;"	l
ENET_IRQHandler	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM4.s	/^ENET_IRQHandler$/;"	l
ERROR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^typedef enum {ERROR = 0, SUCCESS = !ERROR} ErrorStatus;$/;"	e	enum:__anon140
ERROR_IT_MASK	../src/stm32f37x_i2c.c	97;"	d	file:
ESR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t              ESR;                 \/*!< CAN error status register,           Address offset: 0x18          *\/$/;"	m	struct:__anon145	access:public
EWI_BitNumber	../src/stm32f37x_wwdg.c	106;"	d	file:
EXCCNT	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t EXCCNT;                  \/*!< Offset: 0x00C (R\/W)  Exception Overhead Count Register         *\/$/;"	m	struct:__anon21	access:public
EXCCNT	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t EXCCNT;                  \/*!< Offset: 0x00C (R\/W)  Exception Overhead Count Register         *\/$/;"	m	struct:__anon91	access:public
EXCCNT	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t EXCCNT;                  \/*!< Offset: 0x00C (R\/W)  Exception Overhead Count Register         *\/$/;"	m	struct:__anon123	access:public
EXTI	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	955;"	d
EXTI0_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/arm/startup_stm32f37x.s	/^EXTI0_IRQHandler                                                          $/;"	l
EXTI0_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/iar/startup_stm32f37x.s	/^EXTI0_IRQHandler  $/;"	l
EXTI0_IRQn	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  EXTI0_IRQn                  = 6,      \/*!< EXTI Line0 Interrupt                                              *\/$/;"	e	enum:IRQn
EXTI15_10_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/arm/startup_stm32f37x.s	/^EXTI15_10_IRQHandler                                            $/;"	l
EXTI15_10_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/iar/startup_stm32f37x.s	/^EXTI15_10_IRQHandler  $/;"	l
EXTI15_10_IRQn	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  EXTI15_10_IRQn              = 40,     \/*!< External Line[15:10] Interrupts                                   *\/$/;"	e	enum:IRQn
EXTI1_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/arm/startup_stm32f37x.s	/^EXTI1_IRQHandler                                                           $/;"	l
EXTI1_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/iar/startup_stm32f37x.s	/^EXTI1_IRQHandler  $/;"	l
EXTI1_IRQn	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  EXTI1_IRQn                  = 7,      \/*!< EXTI Line1 Interrupt                                              *\/$/;"	e	enum:IRQn
EXTI2_TS_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/arm/startup_stm32f37x.s	/^EXTI2_TS_IRQHandler                                                          $/;"	l
EXTI2_TS_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/iar/startup_stm32f37x.s	/^EXTI2_TS_IRQHandler  $/;"	l
EXTI2_TS_IRQn	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  EXTI2_TS_IRQn               = 8,      \/*!< EXTI Line2 Interrupt and Touch Sense Interrupt                    *\/$/;"	e	enum:IRQn
EXTI3_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/arm/startup_stm32f37x.s	/^EXTI3_IRQHandler                                                         $/;"	l
EXTI3_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/iar/startup_stm32f37x.s	/^EXTI3_IRQHandler$/;"	l
EXTI3_IRQn	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  EXTI3_IRQn                  = 9,      \/*!< EXTI Line3 Interrupt                                              *\/$/;"	e	enum:IRQn
EXTI4_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/arm/startup_stm32f37x.s	/^EXTI4_IRQHandler                                                          $/;"	l
EXTI4_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/iar/startup_stm32f37x.s	/^EXTI4_IRQHandler  $/;"	l
EXTI4_IRQn	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  EXTI4_IRQn                  = 10,     \/*!< EXTI Line4 Interrupt                                              *\/$/;"	e	enum:IRQn
EXTI9_5_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/arm/startup_stm32f37x.s	/^EXTI9_5_IRQHandler                                                $/;"	l
EXTI9_5_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/iar/startup_stm32f37x.s	/^EXTI9_5_IRQHandler  $/;"	l
EXTI9_5_IRQn	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  EXTI9_5_IRQn                = 23,     \/*!< External Line[9:5] Interrupts                                     *\/$/;"	e	enum:IRQn
EXTICR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t EXTICR[4];   \/*!< SYSCFG control register,                              Adress offset: 0x14-0x08 *\/$/;"	m	struct:__anon157	access:public
EXTIMode_TypeDef	../inc/stm32f37x_exti.h	/^}EXTIMode_TypeDef;$/;"	t	typeref:enum:__anon194
EXTITrigger_TypeDef	../inc/stm32f37x_exti.h	/^}EXTITrigger_TypeDef;$/;"	t	typeref:enum:__anon195
EXTI_BASE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	880;"	d
EXTI_ClearFlag	../inc/stm32f37x_exti.h	/^void EXTI_ClearFlag(uint32_t EXTI_Line);$/;"	p	signature:(uint32_t EXTI_Line)
EXTI_ClearFlag	../src/stm32f37x_exti.c	/^void EXTI_ClearFlag(uint32_t EXTI_Line)$/;"	f	signature:(uint32_t EXTI_Line)
EXTI_ClearITPendingBit	../inc/stm32f37x_exti.h	/^void EXTI_ClearITPendingBit(uint32_t EXTI_Line);$/;"	p	signature:(uint32_t EXTI_Line)
EXTI_ClearITPendingBit	../src/stm32f37x_exti.c	/^void EXTI_ClearITPendingBit(uint32_t EXTI_Line)$/;"	f	signature:(uint32_t EXTI_Line)
EXTI_DeInit	../inc/stm32f37x_exti.h	/^void EXTI_DeInit(void);$/;"	p	signature:(void)
EXTI_DeInit	../src/stm32f37x_exti.c	/^void EXTI_DeInit(void)$/;"	f	signature:(void)
EXTI_EMR_MR0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2896;"	d
EXTI_EMR_MR1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2897;"	d
EXTI_EMR_MR10	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2906;"	d
EXTI_EMR_MR11	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2907;"	d
EXTI_EMR_MR12	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2908;"	d
EXTI_EMR_MR13	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2909;"	d
EXTI_EMR_MR14	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2910;"	d
EXTI_EMR_MR15	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2911;"	d
EXTI_EMR_MR16	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2912;"	d
EXTI_EMR_MR17	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2913;"	d
EXTI_EMR_MR18	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2914;"	d
EXTI_EMR_MR19	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2915;"	d
EXTI_EMR_MR2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2898;"	d
EXTI_EMR_MR20	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2916;"	d
EXTI_EMR_MR21	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2917;"	d
EXTI_EMR_MR22	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2918;"	d
EXTI_EMR_MR23	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2919;"	d
EXTI_EMR_MR24	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2920;"	d
EXTI_EMR_MR25	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2921;"	d
EXTI_EMR_MR26	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2922;"	d
EXTI_EMR_MR27	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2923;"	d
EXTI_EMR_MR28	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2924;"	d
EXTI_EMR_MR3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2899;"	d
EXTI_EMR_MR4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2900;"	d
EXTI_EMR_MR5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2901;"	d
EXTI_EMR_MR6	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2902;"	d
EXTI_EMR_MR7	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2903;"	d
EXTI_EMR_MR8	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2904;"	d
EXTI_EMR_MR9	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2905;"	d
EXTI_FTSR_TR0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2958;"	d
EXTI_FTSR_TR1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2959;"	d
EXTI_FTSR_TR10	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2968;"	d
EXTI_FTSR_TR11	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2969;"	d
EXTI_FTSR_TR12	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2970;"	d
EXTI_FTSR_TR13	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2971;"	d
EXTI_FTSR_TR14	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2972;"	d
EXTI_FTSR_TR15	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2973;"	d
EXTI_FTSR_TR16	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2974;"	d
EXTI_FTSR_TR17	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2975;"	d
EXTI_FTSR_TR18	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2976;"	d
EXTI_FTSR_TR19	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2977;"	d
EXTI_FTSR_TR2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2960;"	d
EXTI_FTSR_TR20	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2978;"	d
EXTI_FTSR_TR21	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2979;"	d
EXTI_FTSR_TR22	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2980;"	d
EXTI_FTSR_TR23	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2981;"	d
EXTI_FTSR_TR24	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2982;"	d
EXTI_FTSR_TR25	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2983;"	d
EXTI_FTSR_TR26	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2984;"	d
EXTI_FTSR_TR27	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2985;"	d
EXTI_FTSR_TR28	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2986;"	d
EXTI_FTSR_TR3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2961;"	d
EXTI_FTSR_TR4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2962;"	d
EXTI_FTSR_TR5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2963;"	d
EXTI_FTSR_TR6	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2964;"	d
EXTI_FTSR_TR7	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2965;"	d
EXTI_FTSR_TR8	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2966;"	d
EXTI_FTSR_TR9	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2967;"	d
EXTI_GenerateSWInterrupt	../inc/stm32f37x_exti.h	/^void EXTI_GenerateSWInterrupt(uint32_t EXTI_Line);$/;"	p	signature:(uint32_t EXTI_Line)
EXTI_GenerateSWInterrupt	../src/stm32f37x_exti.c	/^void EXTI_GenerateSWInterrupt(uint32_t EXTI_Line)$/;"	f	signature:(uint32_t EXTI_Line)
EXTI_GetFlagStatus	../inc/stm32f37x_exti.h	/^FlagStatus EXTI_GetFlagStatus(uint32_t EXTI_Line);$/;"	p	signature:(uint32_t EXTI_Line)
EXTI_GetFlagStatus	../src/stm32f37x_exti.c	/^FlagStatus EXTI_GetFlagStatus(uint32_t EXTI_Line)$/;"	f	signature:(uint32_t EXTI_Line)
EXTI_GetITStatus	../inc/stm32f37x_exti.h	/^ITStatus EXTI_GetITStatus(uint32_t EXTI_Line);$/;"	p	signature:(uint32_t EXTI_Line)
EXTI_GetITStatus	../src/stm32f37x_exti.c	/^ITStatus EXTI_GetITStatus(uint32_t EXTI_Line)$/;"	f	signature:(uint32_t EXTI_Line)
EXTI_IMR_MR0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2865;"	d
EXTI_IMR_MR1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2866;"	d
EXTI_IMR_MR10	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2875;"	d
EXTI_IMR_MR11	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2876;"	d
EXTI_IMR_MR12	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2877;"	d
EXTI_IMR_MR13	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2878;"	d
EXTI_IMR_MR14	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2879;"	d
EXTI_IMR_MR15	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2880;"	d
EXTI_IMR_MR16	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2881;"	d
EXTI_IMR_MR17	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2882;"	d
EXTI_IMR_MR18	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2883;"	d
EXTI_IMR_MR19	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2884;"	d
EXTI_IMR_MR2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2867;"	d
EXTI_IMR_MR20	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2885;"	d
EXTI_IMR_MR21	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2886;"	d
EXTI_IMR_MR22	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2887;"	d
EXTI_IMR_MR23	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2888;"	d
EXTI_IMR_MR24	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2889;"	d
EXTI_IMR_MR25	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2890;"	d
EXTI_IMR_MR26	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2891;"	d
EXTI_IMR_MR27	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2892;"	d
EXTI_IMR_MR28	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2893;"	d
EXTI_IMR_MR3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2868;"	d
EXTI_IMR_MR4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2869;"	d
EXTI_IMR_MR5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2870;"	d
EXTI_IMR_MR6	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2871;"	d
EXTI_IMR_MR7	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2872;"	d
EXTI_IMR_MR8	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2873;"	d
EXTI_IMR_MR9	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2874;"	d
EXTI_Init	../inc/stm32f37x_exti.h	/^void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct);$/;"	p	signature:(EXTI_InitTypeDef* EXTI_InitStruct)
EXTI_Init	../src/stm32f37x_exti.c	/^void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct)$/;"	f	signature:(EXTI_InitTypeDef* EXTI_InitStruct)
EXTI_InitTypeDef	../inc/stm32f37x_exti.h	/^}EXTI_InitTypeDef;$/;"	t	typeref:struct:__anon196
EXTI_LINENONE	../src/stm32f37x_exti.c	85;"	d	file:
EXTI_Line	../inc/stm32f37x_exti.h	/^  uint32_t EXTI_Line;               \/*!< Specifies the EXTI lines to be enabled or disabled.$/;"	m	struct:__anon196	access:public
EXTI_Line0	../inc/stm32f37x_exti.h	104;"	d
EXTI_Line1	../inc/stm32f37x_exti.h	105;"	d
EXTI_Line10	../inc/stm32f37x_exti.h	114;"	d
EXTI_Line11	../inc/stm32f37x_exti.h	115;"	d
EXTI_Line12	../inc/stm32f37x_exti.h	116;"	d
EXTI_Line13	../inc/stm32f37x_exti.h	117;"	d
EXTI_Line14	../inc/stm32f37x_exti.h	118;"	d
EXTI_Line15	../inc/stm32f37x_exti.h	119;"	d
EXTI_Line16	../inc/stm32f37x_exti.h	120;"	d
EXTI_Line17	../inc/stm32f37x_exti.h	122;"	d
EXTI_Line18	../inc/stm32f37x_exti.h	125;"	d
EXTI_Line19	../inc/stm32f37x_exti.h	128;"	d
EXTI_Line2	../inc/stm32f37x_exti.h	106;"	d
EXTI_Line20	../inc/stm32f37x_exti.h	131;"	d
EXTI_Line21	../inc/stm32f37x_exti.h	134;"	d
EXTI_Line22	../inc/stm32f37x_exti.h	137;"	d
EXTI_Line23	../inc/stm32f37x_exti.h	140;"	d
EXTI_Line24	../inc/stm32f37x_exti.h	143;"	d
EXTI_Line25	../inc/stm32f37x_exti.h	146;"	d
EXTI_Line26	../inc/stm32f37x_exti.h	149;"	d
EXTI_Line27	../inc/stm32f37x_exti.h	152;"	d
EXTI_Line28	../inc/stm32f37x_exti.h	155;"	d
EXTI_Line3	../inc/stm32f37x_exti.h	107;"	d
EXTI_Line4	../inc/stm32f37x_exti.h	108;"	d
EXTI_Line5	../inc/stm32f37x_exti.h	109;"	d
EXTI_Line6	../inc/stm32f37x_exti.h	110;"	d
EXTI_Line7	../inc/stm32f37x_exti.h	111;"	d
EXTI_Line8	../inc/stm32f37x_exti.h	112;"	d
EXTI_Line9	../inc/stm32f37x_exti.h	113;"	d
EXTI_LineCmd	../inc/stm32f37x_exti.h	/^  FunctionalState EXTI_LineCmd;     \/*!< Specifies the new state of the selected EXTI lines.$/;"	m	struct:__anon196	access:public
EXTI_Mode	../inc/stm32f37x_exti.h	/^  EXTIMode_TypeDef EXTI_Mode;       \/*!< Specifies the mode for the EXTI lines.$/;"	m	struct:__anon196	access:public
EXTI_Mode_Event	../inc/stm32f37x_exti.h	/^  EXTI_Mode_Event = 0x04$/;"	e	enum:__anon194
EXTI_Mode_Interrupt	../inc/stm32f37x_exti.h	/^  EXTI_Mode_Interrupt = 0x00,$/;"	e	enum:__anon194
EXTI_PR_PR0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3020;"	d
EXTI_PR_PR1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3021;"	d
EXTI_PR_PR10	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3030;"	d
EXTI_PR_PR11	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3031;"	d
EXTI_PR_PR12	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3032;"	d
EXTI_PR_PR13	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3033;"	d
EXTI_PR_PR14	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3034;"	d
EXTI_PR_PR15	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3035;"	d
EXTI_PR_PR16	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3036;"	d
EXTI_PR_PR17	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3037;"	d
EXTI_PR_PR18	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3038;"	d
EXTI_PR_PR19	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3039;"	d
EXTI_PR_PR2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3022;"	d
EXTI_PR_PR20	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3040;"	d
EXTI_PR_PR21	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3041;"	d
EXTI_PR_PR22	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3042;"	d
EXTI_PR_PR23	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3043;"	d
EXTI_PR_PR24	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3044;"	d
EXTI_PR_PR25	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3045;"	d
EXTI_PR_PR26	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3046;"	d
EXTI_PR_PR27	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3047;"	d
EXTI_PR_PR28	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3048;"	d
EXTI_PR_PR3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3023;"	d
EXTI_PR_PR4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3024;"	d
EXTI_PR_PR5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3025;"	d
EXTI_PR_PR6	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3026;"	d
EXTI_PR_PR7	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3027;"	d
EXTI_PR_PR8	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3028;"	d
EXTI_PR_PR9	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3029;"	d
EXTI_PinSource0	../inc/stm32f37x_syscfg.h	78;"	d
EXTI_PinSource1	../inc/stm32f37x_syscfg.h	79;"	d
EXTI_PinSource10	../inc/stm32f37x_syscfg.h	88;"	d
EXTI_PinSource11	../inc/stm32f37x_syscfg.h	89;"	d
EXTI_PinSource12	../inc/stm32f37x_syscfg.h	90;"	d
EXTI_PinSource13	../inc/stm32f37x_syscfg.h	91;"	d
EXTI_PinSource14	../inc/stm32f37x_syscfg.h	92;"	d
EXTI_PinSource15	../inc/stm32f37x_syscfg.h	93;"	d
EXTI_PinSource2	../inc/stm32f37x_syscfg.h	80;"	d
EXTI_PinSource3	../inc/stm32f37x_syscfg.h	81;"	d
EXTI_PinSource4	../inc/stm32f37x_syscfg.h	82;"	d
EXTI_PinSource5	../inc/stm32f37x_syscfg.h	83;"	d
EXTI_PinSource6	../inc/stm32f37x_syscfg.h	84;"	d
EXTI_PinSource7	../inc/stm32f37x_syscfg.h	85;"	d
EXTI_PinSource8	../inc/stm32f37x_syscfg.h	86;"	d
EXTI_PinSource9	../inc/stm32f37x_syscfg.h	87;"	d
EXTI_PortSourceGPIOA	../inc/stm32f37x_syscfg.h	58;"	d
EXTI_PortSourceGPIOB	../inc/stm32f37x_syscfg.h	59;"	d
EXTI_PortSourceGPIOC	../inc/stm32f37x_syscfg.h	60;"	d
EXTI_PortSourceGPIOD	../inc/stm32f37x_syscfg.h	61;"	d
EXTI_PortSourceGPIOE	../inc/stm32f37x_syscfg.h	62;"	d
EXTI_PortSourceGPIOF	../inc/stm32f37x_syscfg.h	63;"	d
EXTI_RTSR_TR0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2927;"	d
EXTI_RTSR_TR1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2928;"	d
EXTI_RTSR_TR10	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2937;"	d
EXTI_RTSR_TR11	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2938;"	d
EXTI_RTSR_TR12	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2939;"	d
EXTI_RTSR_TR13	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2940;"	d
EXTI_RTSR_TR14	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2941;"	d
EXTI_RTSR_TR15	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2942;"	d
EXTI_RTSR_TR16	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2943;"	d
EXTI_RTSR_TR17	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2944;"	d
EXTI_RTSR_TR18	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2945;"	d
EXTI_RTSR_TR19	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2946;"	d
EXTI_RTSR_TR2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2929;"	d
EXTI_RTSR_TR20	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2947;"	d
EXTI_RTSR_TR21	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2948;"	d
EXTI_RTSR_TR22	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2949;"	d
EXTI_RTSR_TR23	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2950;"	d
EXTI_RTSR_TR24	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2951;"	d
EXTI_RTSR_TR25	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2952;"	d
EXTI_RTSR_TR26	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2953;"	d
EXTI_RTSR_TR27	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2954;"	d
EXTI_RTSR_TR28	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2955;"	d
EXTI_RTSR_TR3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2930;"	d
EXTI_RTSR_TR4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2931;"	d
EXTI_RTSR_TR5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2932;"	d
EXTI_RTSR_TR6	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2933;"	d
EXTI_RTSR_TR7	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2934;"	d
EXTI_RTSR_TR8	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2935;"	d
EXTI_RTSR_TR9	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2936;"	d
EXTI_SWIER_SWIER0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2989;"	d
EXTI_SWIER_SWIER1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2990;"	d
EXTI_SWIER_SWIER10	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2999;"	d
EXTI_SWIER_SWIER11	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3000;"	d
EXTI_SWIER_SWIER12	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3001;"	d
EXTI_SWIER_SWIER13	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3002;"	d
EXTI_SWIER_SWIER14	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3003;"	d
EXTI_SWIER_SWIER15	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3004;"	d
EXTI_SWIER_SWIER16	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3005;"	d
EXTI_SWIER_SWIER17	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3006;"	d
EXTI_SWIER_SWIER18	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3007;"	d
EXTI_SWIER_SWIER19	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3008;"	d
EXTI_SWIER_SWIER2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2991;"	d
EXTI_SWIER_SWIER20	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3009;"	d
EXTI_SWIER_SWIER21	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3010;"	d
EXTI_SWIER_SWIER22	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3011;"	d
EXTI_SWIER_SWIER23	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3012;"	d
EXTI_SWIER_SWIER24	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3013;"	d
EXTI_SWIER_SWIER25	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3014;"	d
EXTI_SWIER_SWIER26	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3015;"	d
EXTI_SWIER_SWIER27	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3016;"	d
EXTI_SWIER_SWIER28	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3017;"	d
EXTI_SWIER_SWIER3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2992;"	d
EXTI_SWIER_SWIER4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2993;"	d
EXTI_SWIER_SWIER5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2994;"	d
EXTI_SWIER_SWIER6	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2995;"	d
EXTI_SWIER_SWIER7	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2996;"	d
EXTI_SWIER_SWIER8	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2997;"	d
EXTI_SWIER_SWIER9	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	2998;"	d
EXTI_StructInit	../inc/stm32f37x_exti.h	/^void EXTI_StructInit(EXTI_InitTypeDef* EXTI_InitStruct);$/;"	p	signature:(EXTI_InitTypeDef* EXTI_InitStruct)
EXTI_StructInit	../src/stm32f37x_exti.c	/^void EXTI_StructInit(EXTI_InitTypeDef* EXTI_InitStruct)$/;"	f	signature:(EXTI_InitTypeDef* EXTI_InitStruct)
EXTI_Trigger	../inc/stm32f37x_exti.h	/^  EXTITrigger_TypeDef EXTI_Trigger; \/*!< Specifies the trigger signal active edge for the EXTI lines.$/;"	m	struct:__anon196	access:public
EXTI_Trigger_Falling	../inc/stm32f37x_exti.h	/^  EXTI_Trigger_Falling = 0x0C,$/;"	e	enum:__anon195
EXTI_Trigger_Rising	../inc/stm32f37x_exti.h	/^  EXTI_Trigger_Rising = 0x08,$/;"	e	enum:__anon195
EXTI_Trigger_Rising_Falling	../inc/stm32f37x_exti.h	/^  EXTI_Trigger_Rising_Falling = 0x10$/;"	e	enum:__anon195
EXTI_TypeDef	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^}EXTI_TypeDef;$/;"	t	typeref:struct:__anon153
ErrorStatus	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^typedef enum {ERROR = 0, SUCCESS = !ERROR} ErrorStatus;$/;"	t	typeref:enum:__anon140
ExtId	../inc/stm32f37x_can.h	/^  uint32_t ExtId;  \/*!< Specifies the extended identifier.$/;"	m	struct:__anon188	access:public
ExtId	../inc/stm32f37x_can.h	/^  uint32_t ExtId;  \/*!< Specifies the extended identifier.$/;"	m	struct:__anon189	access:public
F	../CMSIS/Documentation/Core/html/jquery.js	/^(function(){var l=this,g,y=l.jQuery,p=l.$,o=l.jQuery=l.$=function(E,F){return new o.fn.init(E,F)},D=\/^[^<]*(<(.|\\s)+>)[^>]*$|^#([\\w-]+)$\/,f=\/^.[^:#\\[\\.,]*$\/;o.fn=o.prototype={init:function(E,H){E=E||document;if(E.nodeType){this[0]=E;this.length=1;this.context=E;return this}if(typeof E==="string"){var G=D.exec(E);if(G&&(G[1]||!H)){if(G[1]){E=o.clean([G[1]],H)}else{var I=document.getElementById(G[3]);if(I&&I.id!=G[3]){return o().find(E)}var F=o(I||[]);F.context=document;F.selector=E;return F}}else{return o(H).find(E)}}else{if(o.isFunction(E)){return o(document).ready(E)}}if(E.selector&&E.context){this.selector=E.selector;this.context=E.context}return this.setArray(o.isArray(E)?E:o.makeArray(E))},selector:"",jquery:"1.3.2",size:function(){return this.length},get:function(E){return E===g?Array.prototype.slice.call(this):this[E]},pushStack:function(F,H,E){var G=o(F);G.prevObject=this;G.context=this.context;if(H==="find"){G.selector=this.selector+(this.selector?" ":"")+E}else{if(H){G.selector=this.selector+"."+H+"("+E+")"}}return G},setArray:function(E){this.length=0;Array.prototype.push.apply(this,E);return this},each:function(F,E){return o.each(this,F,E)},index:function(E){return o.inArray(E&&E.jquery?E[0]:E,this)},attr:function(F,H,G){var E=F;if(typeof F==="string"){if(H===g){return this[0]&&o[G||"attr"](this[0],F)}else{E={};E[F]=H}}return this.each(function(I){for(F in E){o.attr(G?this.style:this,F,o.prop(this,E[F],G,I,F))}})},css:function(E,F){if((E=="width"||E=="height")&&parseFloat(F)<0){F=g}return this.attr(E,F,"curCSS")},text:function(F){if(typeof F!=="object"&&F!=null){return this.empty().append((this[0]&&this[0].ownerDocument||document).createTextNode(F))}var E="";o.each(F||this,function(){o.each(this.childNodes,function(){if(this.nodeType!=8){E+=this.nodeType!=1?this.nodeValue:o.fn.text([this])}})});return E},wrapAll:function(E){if(this[0]){var F=o(E,this[0].ownerDocument).clone();if(this[0].parentNode){F.insertBefore(this[0])}F.map(function(){var G=this;while(G.firstChild){G=G.firstChild}return G}).append(this)}return this},wrapInner:function(E){return this.each(function(){o(this).contents().wrapAll(E)})},wrap:function(E){return this.each(function(){o(this).wrapAll(E)})},append:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.appendChild(E)}})},prepend:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.insertBefore(E,this.firstChild)}})},before:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this)})},after:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this.nextSibling)})},end:function(){return this.prevObject||o([])},push:[].push,sort:[].sort,splice:[].splice,find:function(E){if(this.length===1){var F=this.pushStack([],"find",E);F.length=0;o.find(E,this[0],F);return F}else{return this.pushStack(o.unique(o.map(this,function(G){return o.find(E,G)})),"find",E)}},clone:function(G){var E=this.map(function(){if(!o.support.noCloneEvent&&!o.isXMLDoc(this)){var I=this.outerHTML;if(!I){var J=this.ownerDocument.createElement("div");J.appendChild(this.cloneNode(true));I=J.innerHTML}return o.clean([I.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,"").replace(\/^\\s*\/,"")])[0]}else{return this.cloneNode(true)}});if(G===true){var H=this.find("*").andSelf(),F=0;E.find("*").andSelf().each(function(){if(this.nodeName!==H[F].nodeName){return}var I=o.data(H[F],"events");for(var K in I){for(var J in I[K]){o.event.add(this,K,I[K][J],I[K][J].data)}}F++})}return E},filter:function(E){return this.pushStack(o.isFunction(E)&&o.grep(this,function(G,F){return E.call(G,F)})||o.multiFilter(E,o.grep(this,function(F){return F.nodeType===1})),"filter",E)},closest:function(E){var G=o.expr.match.POS.test(E)?o(E):null,F=0;return this.map(function(){var H=this;while(H&&H.ownerDocument){if(G?G.index(H)>-1:o(H).is(E)){o.data(H,"closest",F);return H}H=H.parentNode;F++}})},not:function(E){if(typeof E==="string"){if(f.test(E)){return this.pushStack(o.multiFilter(E,this,true),"not",E)}else{E=o.multiFilter(E,this)}}var F=E.length&&E[E.length-1]!==g&&!E.nodeType;return this.filter(function(){return F?o.inArray(this,E)<0:this!=E})},add:function(E){return this.pushStack(o.unique(o.merge(this.get(),typeof E==="string"?o(E):o.makeArray(E))))},is:function(E){return !!E&&o.multiFilter(E,this).length>0},hasClass:function(E){return !!E&&this.is("."+E)},val:function(K){if(K===g){var E=this[0];if(E){if(o.nodeName(E,"option")){return(E.attributes.value||{}).specified?E.value:E.text}if(o.nodeName(E,"select")){var I=E.selectedIndex,L=[],M=E.options,H=E.type=="select-one";if(I<0){return null}for(var F=H?I:0,J=H?I+1:M.length;F<J;F++){var G=M[F];if(G.selected){K=o(G).val();if(H){return K}L.push(K)}}return L}return(E.value||"").replace(\/\\r\/g,"")}return g}if(typeof K==="number"){K+=""}return this.each(function(){if(this.nodeType!=1){return}if(o.isArray(K)&&\/radio|checkbox\/.test(this.type)){this.checked=(o.inArray(this.value,K)>=0||o.inArray(this.name,K)>=0)}else{if(o.nodeName(this,"select")){var N=o.makeArray(K);o("option",this).each(function(){this.selected=(o.inArray(this.value,N)>=0||o.inArray(this.text,N)>=0)});if(!N.length){this.selectedIndex=-1}}else{this.value=K}}})},html:function(E){return E===g?(this[0]?this[0].innerHTML.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,""):null):this.empty().append(E)},replaceWith:function(E){return this.after(E).remove()},eq:function(E){return this.slice(E,+E+1)},slice:function(){return this.pushStack(Array.prototype.slice.apply(this,arguments),"slice",Array.prototype.slice.call(arguments).join(","))},map:function(E){return this.pushStack(o.map(this,function(G,F){return E.call(G,F,G)}))},andSelf:function(){return this.add(this.prevObject)},domManip:function(J,M,L){if(this[0]){var I=(this[0].ownerDocument||this[0]).createDocumentFragment(),F=o.clean(J,(this[0].ownerDocument||this[0]),I),H=I.firstChild;if(H){for(var G=0,E=this.length;G<E;G++){L.call(K(this[G],H),this.length>1||G>0?I.cloneNode(true):I)}}if(F){o.each(F,z)}}return this;function K(N,O){return M&&o.nodeName(N,"table")&&o.nodeName(O,"tr")?(N.getElementsByTagName("tbody")[0]||N.appendChild(N.ownerDocument.createElement("tbody"))):N}}};o.fn.init.prototype=o.fn;function z(E,F){if(F.src){o.ajax({url:F.src,async:false,dataType:"script"})}else{o.globalEval(F.text||F.textContent||F.innerHTML||"")}if(F.parentNode){F.parentNode.removeChild(F)}}function e(){return +new Date}o.extend=o.fn.extend=function(){var J=arguments[0]||{},H=1,I=arguments.length,E=false,G;if(typeof J==="boolean"){E=J;J=arguments[1]||{};H=2}if(typeof J!=="object"&&!o.isFunction(J)){J={}}if(I==H){J=this;--H}for(;H<I;H++){if((G=arguments[H])!=null){for(var F in G){var K=J[F],L=G[F];if(J===L){continue}if(E&&L&&typeof L==="object"&&!L.nodeType){J[F]=o.extend(E,K||(L.length!=null?[]:{}),L)}else{if(L!==g){J[F]=L}}}}}return J};var b=\/z-?index|font-?weight|opacity|zoom|line-?height\/i,q=document.defaultView||{},s=Object.prototype.toString;o.extend({noConflict:function(E){l.$=p;if(E){l.jQuery=y}return o},isFunction:function(E){return s.call(E)==="[object Function]"},isArray:function(E){return s.call(E)==="[object Array]"},isXMLDoc:function(E){return E.nodeType===9&&E.documentElement.nodeName!=="HTML"||!!E.ownerDocument&&o.isXMLDoc(E.ownerDocument)},globalEval:function(G){if(G&&\/\\S\/.test(G)){var F=document.getElementsByTagName("head")[0]||document.documentElement,E=document.createElement("script");E.type="text\/javascript";if(o.support.scriptEval){E.appendChild(document.createTextNode(G))}else{E.text=G}F.insertBefore(E,F.firstChild);F.removeChild(E)}},nodeName:function(F,E){return F.nodeName&&F.nodeName.toUpperCase()==E.toUpperCase()},each:function(G,K,F){var E,H=0,I=G.length;if(F){if(I===g){for(E in G){if(K.apply(G[E],F)===false){break}}}else{for(;H<I;){if(K.apply(G[H++],F)===false){break}}}}else{if(I===g){for(E in G){if(K.call(G[E],E,G[E])===false){break}}}else{for(var J=G[0];H<I&&K.call(J,H,J)!==false;J=G[++H]){}}}return G},prop:function(H,I,G,F,E){if(o.isFunction(I)){I=I.call(H,F)}return typeof I==="number"&&G=="curCSS"&&!b.test(E)?I+"px":I},className:{add:function(E,F){o.each((F||"").split(\/\\s+\/),function(G,H){if(E.nodeType==1&&!o.className.has(E.className,H)){E.className+=(E.className?" ":"")+H}})},remove:function(E,F){if(E.nodeType==1){E.className=F!==g?o.grep(E.className.split(\/\\s+\/),function(G){return !o.className.has(F,G)}).join(" "):""}},has:function(F,E){return F&&o.inArray(E,(F.className||F).toString().split(\/\\s+\/))>-1}},swap:function(H,G,I){var E={};for(var F in G){E[F]=H.style[F];H.style[F]=G[F]}I.call(H);for(var F in G){H.style[F]=E[F]}},css:function(H,F,J,E){if(F=="width"||F=="height"){var L,G={position:"absolute",visibility:"hidden",display:"block"},K=F=="width"?["Left","Right"]:["Top","Bottom"];function I(){L=F=="width"?H.offsetWidth:H.offsetHeight;if(E==="border"){return}o.each(K,function(){if(!E){L-=parseFloat(o.curCSS(H,"padding"+this,true))||0}if(E==="margin"){L+=parseFloat(o.curCSS(H,"margin"+this,true))||0}else{L-=parseFloat(o.curCSS(H,"border"+this+"Width",true))||0}})}if(H.offsetWidth!==0){I()}else{o.swap(H,G,I)}return Math.max(0,Math.round(L))}return o.curCSS(H,F,J)},curCSS:function(I,F,G){var L,E=I.style;if(F=="opacity"&&!o.support.opacity){L=o.attr(E,"opacity");return L==""?"1":L}if(F.match(\/float\/i)){F=w}if(!G&&E&&E[F]){L=E[F]}else{if(q.getComputedStyle){if(F.match(\/float\/i)){F="float"}F=F.replace(\/([A-Z])\/g,"-$1").toLowerCase();var M=q.getComputedStyle(I,null);if(M){L=M.getPropertyValue(F)}if(F=="opacity"&&L==""){L="1"}}else{if(I.currentStyle){var J=F.replace(\/\\-(\\w)\/g,function(N,O){return O.toUpperCase()});L=I.currentStyle[F]||I.currentStyle[J];if(!\/^\\d+(px)?$\/i.test(L)&&\/^\\d\/.test(L)){var H=E.left,K=I.runtimeStyle.left;I.runtimeStyle.left=I.currentStyle.left;E.left=L||0;L=E.pixelLeft+"px";E.left=H;I.runtimeStyle.left=K}}}}return L},clean:function(F,K,I){K=K||document;if(typeof K.createElement==="undefined"){K=K.ownerDocument||K[0]&&K[0].ownerDocument||document}if(!I&&F.length===1&&typeof F[0]==="string"){var H=\/^<(\\w+)\\s*\\\/?>$\/.exec(F[0]);if(H){return[K.createElement(H[1])]}}var G=[],E=[],L=K.createElement("div");o.each(F,function(P,S){if(typeof S==="number"){S+=""}if(!S){return}if(typeof S==="string"){S=S.replace(\/(<(\\w+)[^>]*?)\\\/>\/g,function(U,V,T){return T.match(\/^(abbr|br|col|img|input|link|meta|param|hr|area|embed)$\/i)?U:V+"><\/"+T+">"});var O=S.replace(\/^\\s+\/,"").substring(0,10).toLowerCase();var Q=!O.indexOf("<opt")&&[1,"<select multiple='multiple'>","<\/select>"]||!O.indexOf("<leg")&&[1,"<fieldset>","<\/fieldset>"]||O.match(\/^<(thead|tbody|tfoot|colg|cap)\/)&&[1,"<table>","<\/table>"]||!O.indexOf("<tr")&&[2,"<table><tbody>","<\/tbody><\/table>"]||(!O.indexOf("<td")||!O.indexOf("<th"))&&[3,"<table><tbody><tr>","<\/tr><\/tbody><\/table>"]||!O.indexOf("<col")&&[2,"<table><tbody><\/tbody><colgroup>","<\/colgroup><\/table>"]||!o.support.htmlSerialize&&[1,"div<div>","<\/div>"]||[0,"",""];L.innerHTML=Q[1]+S+Q[2];while(Q[0]--){L=L.lastChild}if(!o.support.tbody){var R=\/<tbody\/i.test(S),N=!O.indexOf("<table")&&!R?L.firstChild&&L.firstChild.childNodes:Q[1]=="<table>"&&!R?L.childNodes:[];for(var M=N.length-1;M>=0;--M){if(o.nodeName(N[M],"tbody")&&!N[M].childNodes.length){N[M].parentNode.removeChild(N[M])}}}if(!o.support.leadingWhitespace&&\/^\\s\/.test(S)){L.insertBefore(K.createTextNode(S.match(\/^\\s*\/)[0]),L.firstChild)}S=o.makeArray(L.childNodes)}if(S.nodeType){G.push(S)}else{G=o.merge(G,S)}});if(I){for(var J=0;G[J];J++){if(o.nodeName(G[J],"script")&&(!G[J].type||G[J].type.toLowerCase()==="text\/javascript")){E.push(G[J].parentNode?G[J].parentNode.removeChild(G[J]):G[J])}else{if(G[J].nodeType===1){G.splice.apply(G,[J+1,0].concat(o.makeArray(G[J].getElementsByTagName("script"))))}I.appendChild(G[J])}}return E}return G},attr:function(J,G,K){if(!J||J.nodeType==3||J.nodeType==8){return g}var H=!o.isXMLDoc(J),L=K!==g;G=H&&o.props[G]||G;if(J.tagName){var F=\/href|src|style\/.test(G);if(G=="selected"&&J.parentNode){J.parentNode.selectedIndex}if(G in J&&H&&!F){if(L){if(G=="type"&&o.nodeName(J,"input")&&J.parentNode){throw"type property can't be changed"}J[G]=K}if(o.nodeName(J,"form")&&J.getAttributeNode(G)){return J.getAttributeNode(G).nodeValue}if(G=="tabIndex"){var I=J.getAttributeNode("tabIndex");return I&&I.specified?I.value:J.nodeName.match(\/(button|input|object|select|textarea)\/i)?0:J.nodeName.match(\/^(a|area)$\/i)&&J.href?0:g}return J[G]}if(!o.support.style&&H&&G=="style"){return o.attr(J.style,"cssText",K)}if(L){J.setAttribute(G,""+K)}var E=!o.support.hrefNormalized&&H&&F?J.getAttribute(G,2):J.getAttribute(G);return E===null?g:E}if(!o.support.opacity&&G=="opacity"){if(L){J.zoom=1;J.filter=(J.filter||"").replace(\/alpha\\([^)]*\\)\/,"")+(parseInt(K)+""=="NaN"?"":"alpha(opacity="+K*100+")")}return J.filter&&J.filter.indexOf("opacity=")>=0?(parseFloat(J.filter.match(\/opacity=([^)]*)\/)[1])\/100)+"":""}G=G.replace(\/-([a-z])\/ig,function(M,N){return N.toUpperCase()});if(L){J[G]=K}return J[G]},trim:function(E){return(E||"").replace(\/^\\s+|\\s+$\/g,"")},makeArray:function(G){var E=[];if(G!=null){var F=G.length;if(F==null||typeof G==="string"||o.isFunction(G)||G.setInterval){E[0]=G}else{while(F){E[--F]=G[F]}}}return E},inArray:function(G,H){for(var E=0,F=H.length;E<F;E++){if(H[E]===G){return E}}return -1},merge:function(H,E){var F=0,G,I=H.length;if(!o.support.getAll){while((G=E[F++])!=null){if(G.nodeType!=8){H[I++]=G}}}else{while((G=E[F++])!=null){H[I++]=G}}return H},unique:function(K){var F=[],E={};try{for(var G=0,H=K.length;G<H;G++){var J=o.data(K[G]);if(!E[J]){E[J]=true;F.push(K[G])}}}catch(I){F=K}return F},grep:function(F,J,E){var G=[];for(var H=0,I=F.length;H<I;H++){if(!E!=!J(F[H],H)){G.push(F[H])}}return G},map:function(E,J){var F=[];for(var G=0,H=E.length;G<H;G++){var I=J(E[G],G);if(I!=null){F[F.length]=I}}return F.concat.apply([],F)}});var C=navigator.userAgent.toLowerCase();o.browser={version:(C.match(\/.+(?:rv|it|ra|ie)[\\\/: ]([\\d.]+)\/)||[0,"0"])[1],safari:\/webkit\/.test(C),opera:\/opera\/.test(C),msie:\/msie\/.test(C)&&!\/opera\/.test(C),mozilla:\/mozilla\/.test(C)&&!\/(compatible|webkit)\/.test(C)};o.each({parent:function(E){return E.parentNode},parents:function(E){return o.dir(E,"parentNode")},next:function(E){return o.nth(E,2,"nextSibling")},prev:function(E){return o.nth(E,2,"previousSibling")},nextAll:function(E){return o.dir(E,"nextSibling")},prevAll:function(E){return o.dir(E,"previousSibling")},siblings:function(E){return o.sibling(E.parentNode.firstChild,E)},children:function(E){return o.sibling(E.firstChild)},contents:function(E){return o.nodeName(E,"iframe")?E.contentDocument||E.contentWindow.document:o.makeArray(E.childNodes)}},function(E,F){o.fn[E]=function(G){var H=o.map(this,F);if(G&&typeof G=="string"){H=o.multiFilter(G,H)}return this.pushStack(o.unique(H),E,G)}});o.each({appendTo:"append",prependTo:"prepend",insertBefore:"before",insertAfter:"after",replaceAll:"replaceWith"},function(E,F){o.fn[E]=function(G){var J=[],L=o(G);for(var K=0,H=L.length;K<H;K++){$/;"	v
F	../CMSIS/Documentation/DSP/html/jquery.js	/^(function(){var l=this,g,y=l.jQuery,p=l.$,o=l.jQuery=l.$=function(E,F){return new o.fn.init(E,F)},D=\/^[^<]*(<(.|\\s)+>)[^>]*$|^#([\\w-]+)$\/,f=\/^.[^:#\\[\\.,]*$\/;o.fn=o.prototype={init:function(E,H){E=E||document;if(E.nodeType){this[0]=E;this.length=1;this.context=E;return this}if(typeof E==="string"){var G=D.exec(E);if(G&&(G[1]||!H)){if(G[1]){E=o.clean([G[1]],H)}else{var I=document.getElementById(G[3]);if(I&&I.id!=G[3]){return o().find(E)}var F=o(I||[]);F.context=document;F.selector=E;return F}}else{return o(H).find(E)}}else{if(o.isFunction(E)){return o(document).ready(E)}}if(E.selector&&E.context){this.selector=E.selector;this.context=E.context}return this.setArray(o.isArray(E)?E:o.makeArray(E))},selector:"",jquery:"1.3.2",size:function(){return this.length},get:function(E){return E===g?Array.prototype.slice.call(this):this[E]},pushStack:function(F,H,E){var G=o(F);G.prevObject=this;G.context=this.context;if(H==="find"){G.selector=this.selector+(this.selector?" ":"")+E}else{if(H){G.selector=this.selector+"."+H+"("+E+")"}}return G},setArray:function(E){this.length=0;Array.prototype.push.apply(this,E);return this},each:function(F,E){return o.each(this,F,E)},index:function(E){return o.inArray(E&&E.jquery?E[0]:E,this)},attr:function(F,H,G){var E=F;if(typeof F==="string"){if(H===g){return this[0]&&o[G||"attr"](this[0],F)}else{E={};E[F]=H}}return this.each(function(I){for(F in E){o.attr(G?this.style:this,F,o.prop(this,E[F],G,I,F))}})},css:function(E,F){if((E=="width"||E=="height")&&parseFloat(F)<0){F=g}return this.attr(E,F,"curCSS")},text:function(F){if(typeof F!=="object"&&F!=null){return this.empty().append((this[0]&&this[0].ownerDocument||document).createTextNode(F))}var E="";o.each(F||this,function(){o.each(this.childNodes,function(){if(this.nodeType!=8){E+=this.nodeType!=1?this.nodeValue:o.fn.text([this])}})});return E},wrapAll:function(E){if(this[0]){var F=o(E,this[0].ownerDocument).clone();if(this[0].parentNode){F.insertBefore(this[0])}F.map(function(){var G=this;while(G.firstChild){G=G.firstChild}return G}).append(this)}return this},wrapInner:function(E){return this.each(function(){o(this).contents().wrapAll(E)})},wrap:function(E){return this.each(function(){o(this).wrapAll(E)})},append:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.appendChild(E)}})},prepend:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.insertBefore(E,this.firstChild)}})},before:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this)})},after:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this.nextSibling)})},end:function(){return this.prevObject||o([])},push:[].push,sort:[].sort,splice:[].splice,find:function(E){if(this.length===1){var F=this.pushStack([],"find",E);F.length=0;o.find(E,this[0],F);return F}else{return this.pushStack(o.unique(o.map(this,function(G){return o.find(E,G)})),"find",E)}},clone:function(G){var E=this.map(function(){if(!o.support.noCloneEvent&&!o.isXMLDoc(this)){var I=this.outerHTML;if(!I){var J=this.ownerDocument.createElement("div");J.appendChild(this.cloneNode(true));I=J.innerHTML}return o.clean([I.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,"").replace(\/^\\s*\/,"")])[0]}else{return this.cloneNode(true)}});if(G===true){var H=this.find("*").andSelf(),F=0;E.find("*").andSelf().each(function(){if(this.nodeName!==H[F].nodeName){return}var I=o.data(H[F],"events");for(var K in I){for(var J in I[K]){o.event.add(this,K,I[K][J],I[K][J].data)}}F++})}return E},filter:function(E){return this.pushStack(o.isFunction(E)&&o.grep(this,function(G,F){return E.call(G,F)})||o.multiFilter(E,o.grep(this,function(F){return F.nodeType===1})),"filter",E)},closest:function(E){var G=o.expr.match.POS.test(E)?o(E):null,F=0;return this.map(function(){var H=this;while(H&&H.ownerDocument){if(G?G.index(H)>-1:o(H).is(E)){o.data(H,"closest",F);return H}H=H.parentNode;F++}})},not:function(E){if(typeof E==="string"){if(f.test(E)){return this.pushStack(o.multiFilter(E,this,true),"not",E)}else{E=o.multiFilter(E,this)}}var F=E.length&&E[E.length-1]!==g&&!E.nodeType;return this.filter(function(){return F?o.inArray(this,E)<0:this!=E})},add:function(E){return this.pushStack(o.unique(o.merge(this.get(),typeof E==="string"?o(E):o.makeArray(E))))},is:function(E){return !!E&&o.multiFilter(E,this).length>0},hasClass:function(E){return !!E&&this.is("."+E)},val:function(K){if(K===g){var E=this[0];if(E){if(o.nodeName(E,"option")){return(E.attributes.value||{}).specified?E.value:E.text}if(o.nodeName(E,"select")){var I=E.selectedIndex,L=[],M=E.options,H=E.type=="select-one";if(I<0){return null}for(var F=H?I:0,J=H?I+1:M.length;F<J;F++){var G=M[F];if(G.selected){K=o(G).val();if(H){return K}L.push(K)}}return L}return(E.value||"").replace(\/\\r\/g,"")}return g}if(typeof K==="number"){K+=""}return this.each(function(){if(this.nodeType!=1){return}if(o.isArray(K)&&\/radio|checkbox\/.test(this.type)){this.checked=(o.inArray(this.value,K)>=0||o.inArray(this.name,K)>=0)}else{if(o.nodeName(this,"select")){var N=o.makeArray(K);o("option",this).each(function(){this.selected=(o.inArray(this.value,N)>=0||o.inArray(this.text,N)>=0)});if(!N.length){this.selectedIndex=-1}}else{this.value=K}}})},html:function(E){return E===g?(this[0]?this[0].innerHTML.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,""):null):this.empty().append(E)},replaceWith:function(E){return this.after(E).remove()},eq:function(E){return this.slice(E,+E+1)},slice:function(){return this.pushStack(Array.prototype.slice.apply(this,arguments),"slice",Array.prototype.slice.call(arguments).join(","))},map:function(E){return this.pushStack(o.map(this,function(G,F){return E.call(G,F,G)}))},andSelf:function(){return this.add(this.prevObject)},domManip:function(J,M,L){if(this[0]){var I=(this[0].ownerDocument||this[0]).createDocumentFragment(),F=o.clean(J,(this[0].ownerDocument||this[0]),I),H=I.firstChild;if(H){for(var G=0,E=this.length;G<E;G++){L.call(K(this[G],H),this.length>1||G>0?I.cloneNode(true):I)}}if(F){o.each(F,z)}}return this;function K(N,O){return M&&o.nodeName(N,"table")&&o.nodeName(O,"tr")?(N.getElementsByTagName("tbody")[0]||N.appendChild(N.ownerDocument.createElement("tbody"))):N}}};o.fn.init.prototype=o.fn;function z(E,F){if(F.src){o.ajax({url:F.src,async:false,dataType:"script"})}else{o.globalEval(F.text||F.textContent||F.innerHTML||"")}if(F.parentNode){F.parentNode.removeChild(F)}}function e(){return +new Date}o.extend=o.fn.extend=function(){var J=arguments[0]||{},H=1,I=arguments.length,E=false,G;if(typeof J==="boolean"){E=J;J=arguments[1]||{};H=2}if(typeof J!=="object"&&!o.isFunction(J)){J={}}if(I==H){J=this;--H}for(;H<I;H++){if((G=arguments[H])!=null){for(var F in G){var K=J[F],L=G[F];if(J===L){continue}if(E&&L&&typeof L==="object"&&!L.nodeType){J[F]=o.extend(E,K||(L.length!=null?[]:{}),L)}else{if(L!==g){J[F]=L}}}}}return J};var b=\/z-?index|font-?weight|opacity|zoom|line-?height\/i,q=document.defaultView||{},s=Object.prototype.toString;o.extend({noConflict:function(E){l.$=p;if(E){l.jQuery=y}return o},isFunction:function(E){return s.call(E)==="[object Function]"},isArray:function(E){return s.call(E)==="[object Array]"},isXMLDoc:function(E){return E.nodeType===9&&E.documentElement.nodeName!=="HTML"||!!E.ownerDocument&&o.isXMLDoc(E.ownerDocument)},globalEval:function(G){if(G&&\/\\S\/.test(G)){var F=document.getElementsByTagName("head")[0]||document.documentElement,E=document.createElement("script");E.type="text\/javascript";if(o.support.scriptEval){E.appendChild(document.createTextNode(G))}else{E.text=G}F.insertBefore(E,F.firstChild);F.removeChild(E)}},nodeName:function(F,E){return F.nodeName&&F.nodeName.toUpperCase()==E.toUpperCase()},each:function(G,K,F){var E,H=0,I=G.length;if(F){if(I===g){for(E in G){if(K.apply(G[E],F)===false){break}}}else{for(;H<I;){if(K.apply(G[H++],F)===false){break}}}}else{if(I===g){for(E in G){if(K.call(G[E],E,G[E])===false){break}}}else{for(var J=G[0];H<I&&K.call(J,H,J)!==false;J=G[++H]){}}}return G},prop:function(H,I,G,F,E){if(o.isFunction(I)){I=I.call(H,F)}return typeof I==="number"&&G=="curCSS"&&!b.test(E)?I+"px":I},className:{add:function(E,F){o.each((F||"").split(\/\\s+\/),function(G,H){if(E.nodeType==1&&!o.className.has(E.className,H)){E.className+=(E.className?" ":"")+H}})},remove:function(E,F){if(E.nodeType==1){E.className=F!==g?o.grep(E.className.split(\/\\s+\/),function(G){return !o.className.has(F,G)}).join(" "):""}},has:function(F,E){return F&&o.inArray(E,(F.className||F).toString().split(\/\\s+\/))>-1}},swap:function(H,G,I){var E={};for(var F in G){E[F]=H.style[F];H.style[F]=G[F]}I.call(H);for(var F in G){H.style[F]=E[F]}},css:function(H,F,J,E){if(F=="width"||F=="height"){var L,G={position:"absolute",visibility:"hidden",display:"block"},K=F=="width"?["Left","Right"]:["Top","Bottom"];function I(){L=F=="width"?H.offsetWidth:H.offsetHeight;if(E==="border"){return}o.each(K,function(){if(!E){L-=parseFloat(o.curCSS(H,"padding"+this,true))||0}if(E==="margin"){L+=parseFloat(o.curCSS(H,"margin"+this,true))||0}else{L-=parseFloat(o.curCSS(H,"border"+this+"Width",true))||0}})}if(H.offsetWidth!==0){I()}else{o.swap(H,G,I)}return Math.max(0,Math.round(L))}return o.curCSS(H,F,J)},curCSS:function(I,F,G){var L,E=I.style;if(F=="opacity"&&!o.support.opacity){L=o.attr(E,"opacity");return L==""?"1":L}if(F.match(\/float\/i)){F=w}if(!G&&E&&E[F]){L=E[F]}else{if(q.getComputedStyle){if(F.match(\/float\/i)){F="float"}F=F.replace(\/([A-Z])\/g,"-$1").toLowerCase();var M=q.getComputedStyle(I,null);if(M){L=M.getPropertyValue(F)}if(F=="opacity"&&L==""){L="1"}}else{if(I.currentStyle){var J=F.replace(\/\\-(\\w)\/g,function(N,O){return O.toUpperCase()});L=I.currentStyle[F]||I.currentStyle[J];if(!\/^\\d+(px)?$\/i.test(L)&&\/^\\d\/.test(L)){var H=E.left,K=I.runtimeStyle.left;I.runtimeStyle.left=I.currentStyle.left;E.left=L||0;L=E.pixelLeft+"px";E.left=H;I.runtimeStyle.left=K}}}}return L},clean:function(F,K,I){K=K||document;if(typeof K.createElement==="undefined"){K=K.ownerDocument||K[0]&&K[0].ownerDocument||document}if(!I&&F.length===1&&typeof F[0]==="string"){var H=\/^<(\\w+)\\s*\\\/?>$\/.exec(F[0]);if(H){return[K.createElement(H[1])]}}var G=[],E=[],L=K.createElement("div");o.each(F,function(P,S){if(typeof S==="number"){S+=""}if(!S){return}if(typeof S==="string"){S=S.replace(\/(<(\\w+)[^>]*?)\\\/>\/g,function(U,V,T){return T.match(\/^(abbr|br|col|img|input|link|meta|param|hr|area|embed)$\/i)?U:V+"><\/"+T+">"});var O=S.replace(\/^\\s+\/,"").substring(0,10).toLowerCase();var Q=!O.indexOf("<opt")&&[1,"<select multiple='multiple'>","<\/select>"]||!O.indexOf("<leg")&&[1,"<fieldset>","<\/fieldset>"]||O.match(\/^<(thead|tbody|tfoot|colg|cap)\/)&&[1,"<table>","<\/table>"]||!O.indexOf("<tr")&&[2,"<table><tbody>","<\/tbody><\/table>"]||(!O.indexOf("<td")||!O.indexOf("<th"))&&[3,"<table><tbody><tr>","<\/tr><\/tbody><\/table>"]||!O.indexOf("<col")&&[2,"<table><tbody><\/tbody><colgroup>","<\/colgroup><\/table>"]||!o.support.htmlSerialize&&[1,"div<div>","<\/div>"]||[0,"",""];L.innerHTML=Q[1]+S+Q[2];while(Q[0]--){L=L.lastChild}if(!o.support.tbody){var R=\/<tbody\/i.test(S),N=!O.indexOf("<table")&&!R?L.firstChild&&L.firstChild.childNodes:Q[1]=="<table>"&&!R?L.childNodes:[];for(var M=N.length-1;M>=0;--M){if(o.nodeName(N[M],"tbody")&&!N[M].childNodes.length){N[M].parentNode.removeChild(N[M])}}}if(!o.support.leadingWhitespace&&\/^\\s\/.test(S)){L.insertBefore(K.createTextNode(S.match(\/^\\s*\/)[0]),L.firstChild)}S=o.makeArray(L.childNodes)}if(S.nodeType){G.push(S)}else{G=o.merge(G,S)}});if(I){for(var J=0;G[J];J++){if(o.nodeName(G[J],"script")&&(!G[J].type||G[J].type.toLowerCase()==="text\/javascript")){E.push(G[J].parentNode?G[J].parentNode.removeChild(G[J]):G[J])}else{if(G[J].nodeType===1){G.splice.apply(G,[J+1,0].concat(o.makeArray(G[J].getElementsByTagName("script"))))}I.appendChild(G[J])}}return E}return G},attr:function(J,G,K){if(!J||J.nodeType==3||J.nodeType==8){return g}var H=!o.isXMLDoc(J),L=K!==g;G=H&&o.props[G]||G;if(J.tagName){var F=\/href|src|style\/.test(G);if(G=="selected"&&J.parentNode){J.parentNode.selectedIndex}if(G in J&&H&&!F){if(L){if(G=="type"&&o.nodeName(J,"input")&&J.parentNode){throw"type property can't be changed"}J[G]=K}if(o.nodeName(J,"form")&&J.getAttributeNode(G)){return J.getAttributeNode(G).nodeValue}if(G=="tabIndex"){var I=J.getAttributeNode("tabIndex");return I&&I.specified?I.value:J.nodeName.match(\/(button|input|object|select|textarea)\/i)?0:J.nodeName.match(\/^(a|area)$\/i)&&J.href?0:g}return J[G]}if(!o.support.style&&H&&G=="style"){return o.attr(J.style,"cssText",K)}if(L){J.setAttribute(G,""+K)}var E=!o.support.hrefNormalized&&H&&F?J.getAttribute(G,2):J.getAttribute(G);return E===null?g:E}if(!o.support.opacity&&G=="opacity"){if(L){J.zoom=1;J.filter=(J.filter||"").replace(\/alpha\\([^)]*\\)\/,"")+(parseInt(K)+""=="NaN"?"":"alpha(opacity="+K*100+")")}return J.filter&&J.filter.indexOf("opacity=")>=0?(parseFloat(J.filter.match(\/opacity=([^)]*)\/)[1])\/100)+"":""}G=G.replace(\/-([a-z])\/ig,function(M,N){return N.toUpperCase()});if(L){J[G]=K}return J[G]},trim:function(E){return(E||"").replace(\/^\\s+|\\s+$\/g,"")},makeArray:function(G){var E=[];if(G!=null){var F=G.length;if(F==null||typeof G==="string"||o.isFunction(G)||G.setInterval){E[0]=G}else{while(F){E[--F]=G[F]}}}return E},inArray:function(G,H){for(var E=0,F=H.length;E<F;E++){if(H[E]===G){return E}}return -1},merge:function(H,E){var F=0,G,I=H.length;if(!o.support.getAll){while((G=E[F++])!=null){if(G.nodeType!=8){H[I++]=G}}}else{while((G=E[F++])!=null){H[I++]=G}}return H},unique:function(K){var F=[],E={};try{for(var G=0,H=K.length;G<H;G++){var J=o.data(K[G]);if(!E[J]){E[J]=true;F.push(K[G])}}}catch(I){F=K}return F},grep:function(F,J,E){var G=[];for(var H=0,I=F.length;H<I;H++){if(!E!=!J(F[H],H)){G.push(F[H])}}return G},map:function(E,J){var F=[];for(var G=0,H=E.length;G<H;G++){var I=J(E[G],G);if(I!=null){F[F.length]=I}}return F.concat.apply([],F)}});var C=navigator.userAgent.toLowerCase();o.browser={version:(C.match(\/.+(?:rv|it|ra|ie)[\\\/: ]([\\d.]+)\/)||[0,"0"])[1],safari:\/webkit\/.test(C),opera:\/opera\/.test(C),msie:\/msie\/.test(C)&&!\/opera\/.test(C),mozilla:\/mozilla\/.test(C)&&!\/(compatible|webkit)\/.test(C)};o.each({parent:function(E){return E.parentNode},parents:function(E){return o.dir(E,"parentNode")},next:function(E){return o.nth(E,2,"nextSibling")},prev:function(E){return o.nth(E,2,"previousSibling")},nextAll:function(E){return o.dir(E,"nextSibling")},prevAll:function(E){return o.dir(E,"previousSibling")},siblings:function(E){return o.sibling(E.parentNode.firstChild,E)},children:function(E){return o.sibling(E.firstChild)},contents:function(E){return o.nodeName(E,"iframe")?E.contentDocument||E.contentWindow.document:o.makeArray(E.childNodes)}},function(E,F){o.fn[E]=function(G){var H=o.map(this,F);if(G&&typeof G=="string"){H=o.multiFilter(G,H)}return this.pushStack(o.unique(H),E,G)}});o.each({appendTo:"append",prependTo:"prepend",insertBefore:"before",insertAfter:"after",replaceAll:"replaceWith"},function(E,F){o.fn[E]=function(G){var J=[],L=o(G);for(var K=0,H=L.length;K<H;K++){$/;"	v
F	../CMSIS/Documentation/General/html/jquery.js	/^(function(){var l=this,g,y=l.jQuery,p=l.$,o=l.jQuery=l.$=function(E,F){return new o.fn.init(E,F)},D=\/^[^<]*(<(.|\\s)+>)[^>]*$|^#([\\w-]+)$\/,f=\/^.[^:#\\[\\.,]*$\/;o.fn=o.prototype={init:function(E,H){E=E||document;if(E.nodeType){this[0]=E;this.length=1;this.context=E;return this}if(typeof E==="string"){var G=D.exec(E);if(G&&(G[1]||!H)){if(G[1]){E=o.clean([G[1]],H)}else{var I=document.getElementById(G[3]);if(I&&I.id!=G[3]){return o().find(E)}var F=o(I||[]);F.context=document;F.selector=E;return F}}else{return o(H).find(E)}}else{if(o.isFunction(E)){return o(document).ready(E)}}if(E.selector&&E.context){this.selector=E.selector;this.context=E.context}return this.setArray(o.isArray(E)?E:o.makeArray(E))},selector:"",jquery:"1.3.2",size:function(){return this.length},get:function(E){return E===g?Array.prototype.slice.call(this):this[E]},pushStack:function(F,H,E){var G=o(F);G.prevObject=this;G.context=this.context;if(H==="find"){G.selector=this.selector+(this.selector?" ":"")+E}else{if(H){G.selector=this.selector+"."+H+"("+E+")"}}return G},setArray:function(E){this.length=0;Array.prototype.push.apply(this,E);return this},each:function(F,E){return o.each(this,F,E)},index:function(E){return o.inArray(E&&E.jquery?E[0]:E,this)},attr:function(F,H,G){var E=F;if(typeof F==="string"){if(H===g){return this[0]&&o[G||"attr"](this[0],F)}else{E={};E[F]=H}}return this.each(function(I){for(F in E){o.attr(G?this.style:this,F,o.prop(this,E[F],G,I,F))}})},css:function(E,F){if((E=="width"||E=="height")&&parseFloat(F)<0){F=g}return this.attr(E,F,"curCSS")},text:function(F){if(typeof F!=="object"&&F!=null){return this.empty().append((this[0]&&this[0].ownerDocument||document).createTextNode(F))}var E="";o.each(F||this,function(){o.each(this.childNodes,function(){if(this.nodeType!=8){E+=this.nodeType!=1?this.nodeValue:o.fn.text([this])}})});return E},wrapAll:function(E){if(this[0]){var F=o(E,this[0].ownerDocument).clone();if(this[0].parentNode){F.insertBefore(this[0])}F.map(function(){var G=this;while(G.firstChild){G=G.firstChild}return G}).append(this)}return this},wrapInner:function(E){return this.each(function(){o(this).contents().wrapAll(E)})},wrap:function(E){return this.each(function(){o(this).wrapAll(E)})},append:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.appendChild(E)}})},prepend:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.insertBefore(E,this.firstChild)}})},before:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this)})},after:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this.nextSibling)})},end:function(){return this.prevObject||o([])},push:[].push,sort:[].sort,splice:[].splice,find:function(E){if(this.length===1){var F=this.pushStack([],"find",E);F.length=0;o.find(E,this[0],F);return F}else{return this.pushStack(o.unique(o.map(this,function(G){return o.find(E,G)})),"find",E)}},clone:function(G){var E=this.map(function(){if(!o.support.noCloneEvent&&!o.isXMLDoc(this)){var I=this.outerHTML;if(!I){var J=this.ownerDocument.createElement("div");J.appendChild(this.cloneNode(true));I=J.innerHTML}return o.clean([I.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,"").replace(\/^\\s*\/,"")])[0]}else{return this.cloneNode(true)}});if(G===true){var H=this.find("*").andSelf(),F=0;E.find("*").andSelf().each(function(){if(this.nodeName!==H[F].nodeName){return}var I=o.data(H[F],"events");for(var K in I){for(var J in I[K]){o.event.add(this,K,I[K][J],I[K][J].data)}}F++})}return E},filter:function(E){return this.pushStack(o.isFunction(E)&&o.grep(this,function(G,F){return E.call(G,F)})||o.multiFilter(E,o.grep(this,function(F){return F.nodeType===1})),"filter",E)},closest:function(E){var G=o.expr.match.POS.test(E)?o(E):null,F=0;return this.map(function(){var H=this;while(H&&H.ownerDocument){if(G?G.index(H)>-1:o(H).is(E)){o.data(H,"closest",F);return H}H=H.parentNode;F++}})},not:function(E){if(typeof E==="string"){if(f.test(E)){return this.pushStack(o.multiFilter(E,this,true),"not",E)}else{E=o.multiFilter(E,this)}}var F=E.length&&E[E.length-1]!==g&&!E.nodeType;return this.filter(function(){return F?o.inArray(this,E)<0:this!=E})},add:function(E){return this.pushStack(o.unique(o.merge(this.get(),typeof E==="string"?o(E):o.makeArray(E))))},is:function(E){return !!E&&o.multiFilter(E,this).length>0},hasClass:function(E){return !!E&&this.is("."+E)},val:function(K){if(K===g){var E=this[0];if(E){if(o.nodeName(E,"option")){return(E.attributes.value||{}).specified?E.value:E.text}if(o.nodeName(E,"select")){var I=E.selectedIndex,L=[],M=E.options,H=E.type=="select-one";if(I<0){return null}for(var F=H?I:0,J=H?I+1:M.length;F<J;F++){var G=M[F];if(G.selected){K=o(G).val();if(H){return K}L.push(K)}}return L}return(E.value||"").replace(\/\\r\/g,"")}return g}if(typeof K==="number"){K+=""}return this.each(function(){if(this.nodeType!=1){return}if(o.isArray(K)&&\/radio|checkbox\/.test(this.type)){this.checked=(o.inArray(this.value,K)>=0||o.inArray(this.name,K)>=0)}else{if(o.nodeName(this,"select")){var N=o.makeArray(K);o("option",this).each(function(){this.selected=(o.inArray(this.value,N)>=0||o.inArray(this.text,N)>=0)});if(!N.length){this.selectedIndex=-1}}else{this.value=K}}})},html:function(E){return E===g?(this[0]?this[0].innerHTML.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,""):null):this.empty().append(E)},replaceWith:function(E){return this.after(E).remove()},eq:function(E){return this.slice(E,+E+1)},slice:function(){return this.pushStack(Array.prototype.slice.apply(this,arguments),"slice",Array.prototype.slice.call(arguments).join(","))},map:function(E){return this.pushStack(o.map(this,function(G,F){return E.call(G,F,G)}))},andSelf:function(){return this.add(this.prevObject)},domManip:function(J,M,L){if(this[0]){var I=(this[0].ownerDocument||this[0]).createDocumentFragment(),F=o.clean(J,(this[0].ownerDocument||this[0]),I),H=I.firstChild;if(H){for(var G=0,E=this.length;G<E;G++){L.call(K(this[G],H),this.length>1||G>0?I.cloneNode(true):I)}}if(F){o.each(F,z)}}return this;function K(N,O){return M&&o.nodeName(N,"table")&&o.nodeName(O,"tr")?(N.getElementsByTagName("tbody")[0]||N.appendChild(N.ownerDocument.createElement("tbody"))):N}}};o.fn.init.prototype=o.fn;function z(E,F){if(F.src){o.ajax({url:F.src,async:false,dataType:"script"})}else{o.globalEval(F.text||F.textContent||F.innerHTML||"")}if(F.parentNode){F.parentNode.removeChild(F)}}function e(){return +new Date}o.extend=o.fn.extend=function(){var J=arguments[0]||{},H=1,I=arguments.length,E=false,G;if(typeof J==="boolean"){E=J;J=arguments[1]||{};H=2}if(typeof J!=="object"&&!o.isFunction(J)){J={}}if(I==H){J=this;--H}for(;H<I;H++){if((G=arguments[H])!=null){for(var F in G){var K=J[F],L=G[F];if(J===L){continue}if(E&&L&&typeof L==="object"&&!L.nodeType){J[F]=o.extend(E,K||(L.length!=null?[]:{}),L)}else{if(L!==g){J[F]=L}}}}}return J};var b=\/z-?index|font-?weight|opacity|zoom|line-?height\/i,q=document.defaultView||{},s=Object.prototype.toString;o.extend({noConflict:function(E){l.$=p;if(E){l.jQuery=y}return o},isFunction:function(E){return s.call(E)==="[object Function]"},isArray:function(E){return s.call(E)==="[object Array]"},isXMLDoc:function(E){return E.nodeType===9&&E.documentElement.nodeName!=="HTML"||!!E.ownerDocument&&o.isXMLDoc(E.ownerDocument)},globalEval:function(G){if(G&&\/\\S\/.test(G)){var F=document.getElementsByTagName("head")[0]||document.documentElement,E=document.createElement("script");E.type="text\/javascript";if(o.support.scriptEval){E.appendChild(document.createTextNode(G))}else{E.text=G}F.insertBefore(E,F.firstChild);F.removeChild(E)}},nodeName:function(F,E){return F.nodeName&&F.nodeName.toUpperCase()==E.toUpperCase()},each:function(G,K,F){var E,H=0,I=G.length;if(F){if(I===g){for(E in G){if(K.apply(G[E],F)===false){break}}}else{for(;H<I;){if(K.apply(G[H++],F)===false){break}}}}else{if(I===g){for(E in G){if(K.call(G[E],E,G[E])===false){break}}}else{for(var J=G[0];H<I&&K.call(J,H,J)!==false;J=G[++H]){}}}return G},prop:function(H,I,G,F,E){if(o.isFunction(I)){I=I.call(H,F)}return typeof I==="number"&&G=="curCSS"&&!b.test(E)?I+"px":I},className:{add:function(E,F){o.each((F||"").split(\/\\s+\/),function(G,H){if(E.nodeType==1&&!o.className.has(E.className,H)){E.className+=(E.className?" ":"")+H}})},remove:function(E,F){if(E.nodeType==1){E.className=F!==g?o.grep(E.className.split(\/\\s+\/),function(G){return !o.className.has(F,G)}).join(" "):""}},has:function(F,E){return F&&o.inArray(E,(F.className||F).toString().split(\/\\s+\/))>-1}},swap:function(H,G,I){var E={};for(var F in G){E[F]=H.style[F];H.style[F]=G[F]}I.call(H);for(var F in G){H.style[F]=E[F]}},css:function(H,F,J,E){if(F=="width"||F=="height"){var L,G={position:"absolute",visibility:"hidden",display:"block"},K=F=="width"?["Left","Right"]:["Top","Bottom"];function I(){L=F=="width"?H.offsetWidth:H.offsetHeight;if(E==="border"){return}o.each(K,function(){if(!E){L-=parseFloat(o.curCSS(H,"padding"+this,true))||0}if(E==="margin"){L+=parseFloat(o.curCSS(H,"margin"+this,true))||0}else{L-=parseFloat(o.curCSS(H,"border"+this+"Width",true))||0}})}if(H.offsetWidth!==0){I()}else{o.swap(H,G,I)}return Math.max(0,Math.round(L))}return o.curCSS(H,F,J)},curCSS:function(I,F,G){var L,E=I.style;if(F=="opacity"&&!o.support.opacity){L=o.attr(E,"opacity");return L==""?"1":L}if(F.match(\/float\/i)){F=w}if(!G&&E&&E[F]){L=E[F]}else{if(q.getComputedStyle){if(F.match(\/float\/i)){F="float"}F=F.replace(\/([A-Z])\/g,"-$1").toLowerCase();var M=q.getComputedStyle(I,null);if(M){L=M.getPropertyValue(F)}if(F=="opacity"&&L==""){L="1"}}else{if(I.currentStyle){var J=F.replace(\/\\-(\\w)\/g,function(N,O){return O.toUpperCase()});L=I.currentStyle[F]||I.currentStyle[J];if(!\/^\\d+(px)?$\/i.test(L)&&\/^\\d\/.test(L)){var H=E.left,K=I.runtimeStyle.left;I.runtimeStyle.left=I.currentStyle.left;E.left=L||0;L=E.pixelLeft+"px";E.left=H;I.runtimeStyle.left=K}}}}return L},clean:function(F,K,I){K=K||document;if(typeof K.createElement==="undefined"){K=K.ownerDocument||K[0]&&K[0].ownerDocument||document}if(!I&&F.length===1&&typeof F[0]==="string"){var H=\/^<(\\w+)\\s*\\\/?>$\/.exec(F[0]);if(H){return[K.createElement(H[1])]}}var G=[],E=[],L=K.createElement("div");o.each(F,function(P,S){if(typeof S==="number"){S+=""}if(!S){return}if(typeof S==="string"){S=S.replace(\/(<(\\w+)[^>]*?)\\\/>\/g,function(U,V,T){return T.match(\/^(abbr|br|col|img|input|link|meta|param|hr|area|embed)$\/i)?U:V+"><\/"+T+">"});var O=S.replace(\/^\\s+\/,"").substring(0,10).toLowerCase();var Q=!O.indexOf("<opt")&&[1,"<select multiple='multiple'>","<\/select>"]||!O.indexOf("<leg")&&[1,"<fieldset>","<\/fieldset>"]||O.match(\/^<(thead|tbody|tfoot|colg|cap)\/)&&[1,"<table>","<\/table>"]||!O.indexOf("<tr")&&[2,"<table><tbody>","<\/tbody><\/table>"]||(!O.indexOf("<td")||!O.indexOf("<th"))&&[3,"<table><tbody><tr>","<\/tr><\/tbody><\/table>"]||!O.indexOf("<col")&&[2,"<table><tbody><\/tbody><colgroup>","<\/colgroup><\/table>"]||!o.support.htmlSerialize&&[1,"div<div>","<\/div>"]||[0,"",""];L.innerHTML=Q[1]+S+Q[2];while(Q[0]--){L=L.lastChild}if(!o.support.tbody){var R=\/<tbody\/i.test(S),N=!O.indexOf("<table")&&!R?L.firstChild&&L.firstChild.childNodes:Q[1]=="<table>"&&!R?L.childNodes:[];for(var M=N.length-1;M>=0;--M){if(o.nodeName(N[M],"tbody")&&!N[M].childNodes.length){N[M].parentNode.removeChild(N[M])}}}if(!o.support.leadingWhitespace&&\/^\\s\/.test(S)){L.insertBefore(K.createTextNode(S.match(\/^\\s*\/)[0]),L.firstChild)}S=o.makeArray(L.childNodes)}if(S.nodeType){G.push(S)}else{G=o.merge(G,S)}});if(I){for(var J=0;G[J];J++){if(o.nodeName(G[J],"script")&&(!G[J].type||G[J].type.toLowerCase()==="text\/javascript")){E.push(G[J].parentNode?G[J].parentNode.removeChild(G[J]):G[J])}else{if(G[J].nodeType===1){G.splice.apply(G,[J+1,0].concat(o.makeArray(G[J].getElementsByTagName("script"))))}I.appendChild(G[J])}}return E}return G},attr:function(J,G,K){if(!J||J.nodeType==3||J.nodeType==8){return g}var H=!o.isXMLDoc(J),L=K!==g;G=H&&o.props[G]||G;if(J.tagName){var F=\/href|src|style\/.test(G);if(G=="selected"&&J.parentNode){J.parentNode.selectedIndex}if(G in J&&H&&!F){if(L){if(G=="type"&&o.nodeName(J,"input")&&J.parentNode){throw"type property can't be changed"}J[G]=K}if(o.nodeName(J,"form")&&J.getAttributeNode(G)){return J.getAttributeNode(G).nodeValue}if(G=="tabIndex"){var I=J.getAttributeNode("tabIndex");return I&&I.specified?I.value:J.nodeName.match(\/(button|input|object|select|textarea)\/i)?0:J.nodeName.match(\/^(a|area)$\/i)&&J.href?0:g}return J[G]}if(!o.support.style&&H&&G=="style"){return o.attr(J.style,"cssText",K)}if(L){J.setAttribute(G,""+K)}var E=!o.support.hrefNormalized&&H&&F?J.getAttribute(G,2):J.getAttribute(G);return E===null?g:E}if(!o.support.opacity&&G=="opacity"){if(L){J.zoom=1;J.filter=(J.filter||"").replace(\/alpha\\([^)]*\\)\/,"")+(parseInt(K)+""=="NaN"?"":"alpha(opacity="+K*100+")")}return J.filter&&J.filter.indexOf("opacity=")>=0?(parseFloat(J.filter.match(\/opacity=([^)]*)\/)[1])\/100)+"":""}G=G.replace(\/-([a-z])\/ig,function(M,N){return N.toUpperCase()});if(L){J[G]=K}return J[G]},trim:function(E){return(E||"").replace(\/^\\s+|\\s+$\/g,"")},makeArray:function(G){var E=[];if(G!=null){var F=G.length;if(F==null||typeof G==="string"||o.isFunction(G)||G.setInterval){E[0]=G}else{while(F){E[--F]=G[F]}}}return E},inArray:function(G,H){for(var E=0,F=H.length;E<F;E++){if(H[E]===G){return E}}return -1},merge:function(H,E){var F=0,G,I=H.length;if(!o.support.getAll){while((G=E[F++])!=null){if(G.nodeType!=8){H[I++]=G}}}else{while((G=E[F++])!=null){H[I++]=G}}return H},unique:function(K){var F=[],E={};try{for(var G=0,H=K.length;G<H;G++){var J=o.data(K[G]);if(!E[J]){E[J]=true;F.push(K[G])}}}catch(I){F=K}return F},grep:function(F,J,E){var G=[];for(var H=0,I=F.length;H<I;H++){if(!E!=!J(F[H],H)){G.push(F[H])}}return G},map:function(E,J){var F=[];for(var G=0,H=E.length;G<H;G++){var I=J(E[G],G);if(I!=null){F[F.length]=I}}return F.concat.apply([],F)}});var C=navigator.userAgent.toLowerCase();o.browser={version:(C.match(\/.+(?:rv|it|ra|ie)[\\\/: ]([\\d.]+)\/)||[0,"0"])[1],safari:\/webkit\/.test(C),opera:\/opera\/.test(C),msie:\/msie\/.test(C)&&!\/opera\/.test(C),mozilla:\/mozilla\/.test(C)&&!\/(compatible|webkit)\/.test(C)};o.each({parent:function(E){return E.parentNode},parents:function(E){return o.dir(E,"parentNode")},next:function(E){return o.nth(E,2,"nextSibling")},prev:function(E){return o.nth(E,2,"previousSibling")},nextAll:function(E){return o.dir(E,"nextSibling")},prevAll:function(E){return o.dir(E,"previousSibling")},siblings:function(E){return o.sibling(E.parentNode.firstChild,E)},children:function(E){return o.sibling(E.firstChild)},contents:function(E){return o.nodeName(E,"iframe")?E.contentDocument||E.contentWindow.document:o.makeArray(E.childNodes)}},function(E,F){o.fn[E]=function(G){var H=o.map(this,F);if(G&&typeof G=="string"){H=o.multiFilter(G,H)}return this.pushStack(o.unique(H),E,G)}});o.each({appendTo:"append",prependTo:"prepend",insertBefore:"before",insertAfter:"after",replaceAll:"replaceWith"},function(E,F){o.fn[E]=function(G){var J=[],L=o(G);for(var K=0,H=L.length;K<H;K++){$/;"	v
F	../CMSIS/Documentation/RTOS/html/jquery.js	/^(function(){var l=this,g,y=l.jQuery,p=l.$,o=l.jQuery=l.$=function(E,F){return new o.fn.init(E,F)},D=\/^[^<]*(<(.|\\s)+>)[^>]*$|^#([\\w-]+)$\/,f=\/^.[^:#\\[\\.,]*$\/;o.fn=o.prototype={init:function(E,H){E=E||document;if(E.nodeType){this[0]=E;this.length=1;this.context=E;return this}if(typeof E==="string"){var G=D.exec(E);if(G&&(G[1]||!H)){if(G[1]){E=o.clean([G[1]],H)}else{var I=document.getElementById(G[3]);if(I&&I.id!=G[3]){return o().find(E)}var F=o(I||[]);F.context=document;F.selector=E;return F}}else{return o(H).find(E)}}else{if(o.isFunction(E)){return o(document).ready(E)}}if(E.selector&&E.context){this.selector=E.selector;this.context=E.context}return this.setArray(o.isArray(E)?E:o.makeArray(E))},selector:"",jquery:"1.3.2",size:function(){return this.length},get:function(E){return E===g?Array.prototype.slice.call(this):this[E]},pushStack:function(F,H,E){var G=o(F);G.prevObject=this;G.context=this.context;if(H==="find"){G.selector=this.selector+(this.selector?" ":"")+E}else{if(H){G.selector=this.selector+"."+H+"("+E+")"}}return G},setArray:function(E){this.length=0;Array.prototype.push.apply(this,E);return this},each:function(F,E){return o.each(this,F,E)},index:function(E){return o.inArray(E&&E.jquery?E[0]:E,this)},attr:function(F,H,G){var E=F;if(typeof F==="string"){if(H===g){return this[0]&&o[G||"attr"](this[0],F)}else{E={};E[F]=H}}return this.each(function(I){for(F in E){o.attr(G?this.style:this,F,o.prop(this,E[F],G,I,F))}})},css:function(E,F){if((E=="width"||E=="height")&&parseFloat(F)<0){F=g}return this.attr(E,F,"curCSS")},text:function(F){if(typeof F!=="object"&&F!=null){return this.empty().append((this[0]&&this[0].ownerDocument||document).createTextNode(F))}var E="";o.each(F||this,function(){o.each(this.childNodes,function(){if(this.nodeType!=8){E+=this.nodeType!=1?this.nodeValue:o.fn.text([this])}})});return E},wrapAll:function(E){if(this[0]){var F=o(E,this[0].ownerDocument).clone();if(this[0].parentNode){F.insertBefore(this[0])}F.map(function(){var G=this;while(G.firstChild){G=G.firstChild}return G}).append(this)}return this},wrapInner:function(E){return this.each(function(){o(this).contents().wrapAll(E)})},wrap:function(E){return this.each(function(){o(this).wrapAll(E)})},append:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.appendChild(E)}})},prepend:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.insertBefore(E,this.firstChild)}})},before:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this)})},after:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this.nextSibling)})},end:function(){return this.prevObject||o([])},push:[].push,sort:[].sort,splice:[].splice,find:function(E){if(this.length===1){var F=this.pushStack([],"find",E);F.length=0;o.find(E,this[0],F);return F}else{return this.pushStack(o.unique(o.map(this,function(G){return o.find(E,G)})),"find",E)}},clone:function(G){var E=this.map(function(){if(!o.support.noCloneEvent&&!o.isXMLDoc(this)){var I=this.outerHTML;if(!I){var J=this.ownerDocument.createElement("div");J.appendChild(this.cloneNode(true));I=J.innerHTML}return o.clean([I.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,"").replace(\/^\\s*\/,"")])[0]}else{return this.cloneNode(true)}});if(G===true){var H=this.find("*").andSelf(),F=0;E.find("*").andSelf().each(function(){if(this.nodeName!==H[F].nodeName){return}var I=o.data(H[F],"events");for(var K in I){for(var J in I[K]){o.event.add(this,K,I[K][J],I[K][J].data)}}F++})}return E},filter:function(E){return this.pushStack(o.isFunction(E)&&o.grep(this,function(G,F){return E.call(G,F)})||o.multiFilter(E,o.grep(this,function(F){return F.nodeType===1})),"filter",E)},closest:function(E){var G=o.expr.match.POS.test(E)?o(E):null,F=0;return this.map(function(){var H=this;while(H&&H.ownerDocument){if(G?G.index(H)>-1:o(H).is(E)){o.data(H,"closest",F);return H}H=H.parentNode;F++}})},not:function(E){if(typeof E==="string"){if(f.test(E)){return this.pushStack(o.multiFilter(E,this,true),"not",E)}else{E=o.multiFilter(E,this)}}var F=E.length&&E[E.length-1]!==g&&!E.nodeType;return this.filter(function(){return F?o.inArray(this,E)<0:this!=E})},add:function(E){return this.pushStack(o.unique(o.merge(this.get(),typeof E==="string"?o(E):o.makeArray(E))))},is:function(E){return !!E&&o.multiFilter(E,this).length>0},hasClass:function(E){return !!E&&this.is("."+E)},val:function(K){if(K===g){var E=this[0];if(E){if(o.nodeName(E,"option")){return(E.attributes.value||{}).specified?E.value:E.text}if(o.nodeName(E,"select")){var I=E.selectedIndex,L=[],M=E.options,H=E.type=="select-one";if(I<0){return null}for(var F=H?I:0,J=H?I+1:M.length;F<J;F++){var G=M[F];if(G.selected){K=o(G).val();if(H){return K}L.push(K)}}return L}return(E.value||"").replace(\/\\r\/g,"")}return g}if(typeof K==="number"){K+=""}return this.each(function(){if(this.nodeType!=1){return}if(o.isArray(K)&&\/radio|checkbox\/.test(this.type)){this.checked=(o.inArray(this.value,K)>=0||o.inArray(this.name,K)>=0)}else{if(o.nodeName(this,"select")){var N=o.makeArray(K);o("option",this).each(function(){this.selected=(o.inArray(this.value,N)>=0||o.inArray(this.text,N)>=0)});if(!N.length){this.selectedIndex=-1}}else{this.value=K}}})},html:function(E){return E===g?(this[0]?this[0].innerHTML.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,""):null):this.empty().append(E)},replaceWith:function(E){return this.after(E).remove()},eq:function(E){return this.slice(E,+E+1)},slice:function(){return this.pushStack(Array.prototype.slice.apply(this,arguments),"slice",Array.prototype.slice.call(arguments).join(","))},map:function(E){return this.pushStack(o.map(this,function(G,F){return E.call(G,F,G)}))},andSelf:function(){return this.add(this.prevObject)},domManip:function(J,M,L){if(this[0]){var I=(this[0].ownerDocument||this[0]).createDocumentFragment(),F=o.clean(J,(this[0].ownerDocument||this[0]),I),H=I.firstChild;if(H){for(var G=0,E=this.length;G<E;G++){L.call(K(this[G],H),this.length>1||G>0?I.cloneNode(true):I)}}if(F){o.each(F,z)}}return this;function K(N,O){return M&&o.nodeName(N,"table")&&o.nodeName(O,"tr")?(N.getElementsByTagName("tbody")[0]||N.appendChild(N.ownerDocument.createElement("tbody"))):N}}};o.fn.init.prototype=o.fn;function z(E,F){if(F.src){o.ajax({url:F.src,async:false,dataType:"script"})}else{o.globalEval(F.text||F.textContent||F.innerHTML||"")}if(F.parentNode){F.parentNode.removeChild(F)}}function e(){return +new Date}o.extend=o.fn.extend=function(){var J=arguments[0]||{},H=1,I=arguments.length,E=false,G;if(typeof J==="boolean"){E=J;J=arguments[1]||{};H=2}if(typeof J!=="object"&&!o.isFunction(J)){J={}}if(I==H){J=this;--H}for(;H<I;H++){if((G=arguments[H])!=null){for(var F in G){var K=J[F],L=G[F];if(J===L){continue}if(E&&L&&typeof L==="object"&&!L.nodeType){J[F]=o.extend(E,K||(L.length!=null?[]:{}),L)}else{if(L!==g){J[F]=L}}}}}return J};var b=\/z-?index|font-?weight|opacity|zoom|line-?height\/i,q=document.defaultView||{},s=Object.prototype.toString;o.extend({noConflict:function(E){l.$=p;if(E){l.jQuery=y}return o},isFunction:function(E){return s.call(E)==="[object Function]"},isArray:function(E){return s.call(E)==="[object Array]"},isXMLDoc:function(E){return E.nodeType===9&&E.documentElement.nodeName!=="HTML"||!!E.ownerDocument&&o.isXMLDoc(E.ownerDocument)},globalEval:function(G){if(G&&\/\\S\/.test(G)){var F=document.getElementsByTagName("head")[0]||document.documentElement,E=document.createElement("script");E.type="text\/javascript";if(o.support.scriptEval){E.appendChild(document.createTextNode(G))}else{E.text=G}F.insertBefore(E,F.firstChild);F.removeChild(E)}},nodeName:function(F,E){return F.nodeName&&F.nodeName.toUpperCase()==E.toUpperCase()},each:function(G,K,F){var E,H=0,I=G.length;if(F){if(I===g){for(E in G){if(K.apply(G[E],F)===false){break}}}else{for(;H<I;){if(K.apply(G[H++],F)===false){break}}}}else{if(I===g){for(E in G){if(K.call(G[E],E,G[E])===false){break}}}else{for(var J=G[0];H<I&&K.call(J,H,J)!==false;J=G[++H]){}}}return G},prop:function(H,I,G,F,E){if(o.isFunction(I)){I=I.call(H,F)}return typeof I==="number"&&G=="curCSS"&&!b.test(E)?I+"px":I},className:{add:function(E,F){o.each((F||"").split(\/\\s+\/),function(G,H){if(E.nodeType==1&&!o.className.has(E.className,H)){E.className+=(E.className?" ":"")+H}})},remove:function(E,F){if(E.nodeType==1){E.className=F!==g?o.grep(E.className.split(\/\\s+\/),function(G){return !o.className.has(F,G)}).join(" "):""}},has:function(F,E){return F&&o.inArray(E,(F.className||F).toString().split(\/\\s+\/))>-1}},swap:function(H,G,I){var E={};for(var F in G){E[F]=H.style[F];H.style[F]=G[F]}I.call(H);for(var F in G){H.style[F]=E[F]}},css:function(H,F,J,E){if(F=="width"||F=="height"){var L,G={position:"absolute",visibility:"hidden",display:"block"},K=F=="width"?["Left","Right"]:["Top","Bottom"];function I(){L=F=="width"?H.offsetWidth:H.offsetHeight;if(E==="border"){return}o.each(K,function(){if(!E){L-=parseFloat(o.curCSS(H,"padding"+this,true))||0}if(E==="margin"){L+=parseFloat(o.curCSS(H,"margin"+this,true))||0}else{L-=parseFloat(o.curCSS(H,"border"+this+"Width",true))||0}})}if(H.offsetWidth!==0){I()}else{o.swap(H,G,I)}return Math.max(0,Math.round(L))}return o.curCSS(H,F,J)},curCSS:function(I,F,G){var L,E=I.style;if(F=="opacity"&&!o.support.opacity){L=o.attr(E,"opacity");return L==""?"1":L}if(F.match(\/float\/i)){F=w}if(!G&&E&&E[F]){L=E[F]}else{if(q.getComputedStyle){if(F.match(\/float\/i)){F="float"}F=F.replace(\/([A-Z])\/g,"-$1").toLowerCase();var M=q.getComputedStyle(I,null);if(M){L=M.getPropertyValue(F)}if(F=="opacity"&&L==""){L="1"}}else{if(I.currentStyle){var J=F.replace(\/\\-(\\w)\/g,function(N,O){return O.toUpperCase()});L=I.currentStyle[F]||I.currentStyle[J];if(!\/^\\d+(px)?$\/i.test(L)&&\/^\\d\/.test(L)){var H=E.left,K=I.runtimeStyle.left;I.runtimeStyle.left=I.currentStyle.left;E.left=L||0;L=E.pixelLeft+"px";E.left=H;I.runtimeStyle.left=K}}}}return L},clean:function(F,K,I){K=K||document;if(typeof K.createElement==="undefined"){K=K.ownerDocument||K[0]&&K[0].ownerDocument||document}if(!I&&F.length===1&&typeof F[0]==="string"){var H=\/^<(\\w+)\\s*\\\/?>$\/.exec(F[0]);if(H){return[K.createElement(H[1])]}}var G=[],E=[],L=K.createElement("div");o.each(F,function(P,S){if(typeof S==="number"){S+=""}if(!S){return}if(typeof S==="string"){S=S.replace(\/(<(\\w+)[^>]*?)\\\/>\/g,function(U,V,T){return T.match(\/^(abbr|br|col|img|input|link|meta|param|hr|area|embed)$\/i)?U:V+"><\/"+T+">"});var O=S.replace(\/^\\s+\/,"").substring(0,10).toLowerCase();var Q=!O.indexOf("<opt")&&[1,"<select multiple='multiple'>","<\/select>"]||!O.indexOf("<leg")&&[1,"<fieldset>","<\/fieldset>"]||O.match(\/^<(thead|tbody|tfoot|colg|cap)\/)&&[1,"<table>","<\/table>"]||!O.indexOf("<tr")&&[2,"<table><tbody>","<\/tbody><\/table>"]||(!O.indexOf("<td")||!O.indexOf("<th"))&&[3,"<table><tbody><tr>","<\/tr><\/tbody><\/table>"]||!O.indexOf("<col")&&[2,"<table><tbody><\/tbody><colgroup>","<\/colgroup><\/table>"]||!o.support.htmlSerialize&&[1,"div<div>","<\/div>"]||[0,"",""];L.innerHTML=Q[1]+S+Q[2];while(Q[0]--){L=L.lastChild}if(!o.support.tbody){var R=\/<tbody\/i.test(S),N=!O.indexOf("<table")&&!R?L.firstChild&&L.firstChild.childNodes:Q[1]=="<table>"&&!R?L.childNodes:[];for(var M=N.length-1;M>=0;--M){if(o.nodeName(N[M],"tbody")&&!N[M].childNodes.length){N[M].parentNode.removeChild(N[M])}}}if(!o.support.leadingWhitespace&&\/^\\s\/.test(S)){L.insertBefore(K.createTextNode(S.match(\/^\\s*\/)[0]),L.firstChild)}S=o.makeArray(L.childNodes)}if(S.nodeType){G.push(S)}else{G=o.merge(G,S)}});if(I){for(var J=0;G[J];J++){if(o.nodeName(G[J],"script")&&(!G[J].type||G[J].type.toLowerCase()==="text\/javascript")){E.push(G[J].parentNode?G[J].parentNode.removeChild(G[J]):G[J])}else{if(G[J].nodeType===1){G.splice.apply(G,[J+1,0].concat(o.makeArray(G[J].getElementsByTagName("script"))))}I.appendChild(G[J])}}return E}return G},attr:function(J,G,K){if(!J||J.nodeType==3||J.nodeType==8){return g}var H=!o.isXMLDoc(J),L=K!==g;G=H&&o.props[G]||G;if(J.tagName){var F=\/href|src|style\/.test(G);if(G=="selected"&&J.parentNode){J.parentNode.selectedIndex}if(G in J&&H&&!F){if(L){if(G=="type"&&o.nodeName(J,"input")&&J.parentNode){throw"type property can't be changed"}J[G]=K}if(o.nodeName(J,"form")&&J.getAttributeNode(G)){return J.getAttributeNode(G).nodeValue}if(G=="tabIndex"){var I=J.getAttributeNode("tabIndex");return I&&I.specified?I.value:J.nodeName.match(\/(button|input|object|select|textarea)\/i)?0:J.nodeName.match(\/^(a|area)$\/i)&&J.href?0:g}return J[G]}if(!o.support.style&&H&&G=="style"){return o.attr(J.style,"cssText",K)}if(L){J.setAttribute(G,""+K)}var E=!o.support.hrefNormalized&&H&&F?J.getAttribute(G,2):J.getAttribute(G);return E===null?g:E}if(!o.support.opacity&&G=="opacity"){if(L){J.zoom=1;J.filter=(J.filter||"").replace(\/alpha\\([^)]*\\)\/,"")+(parseInt(K)+""=="NaN"?"":"alpha(opacity="+K*100+")")}return J.filter&&J.filter.indexOf("opacity=")>=0?(parseFloat(J.filter.match(\/opacity=([^)]*)\/)[1])\/100)+"":""}G=G.replace(\/-([a-z])\/ig,function(M,N){return N.toUpperCase()});if(L){J[G]=K}return J[G]},trim:function(E){return(E||"").replace(\/^\\s+|\\s+$\/g,"")},makeArray:function(G){var E=[];if(G!=null){var F=G.length;if(F==null||typeof G==="string"||o.isFunction(G)||G.setInterval){E[0]=G}else{while(F){E[--F]=G[F]}}}return E},inArray:function(G,H){for(var E=0,F=H.length;E<F;E++){if(H[E]===G){return E}}return -1},merge:function(H,E){var F=0,G,I=H.length;if(!o.support.getAll){while((G=E[F++])!=null){if(G.nodeType!=8){H[I++]=G}}}else{while((G=E[F++])!=null){H[I++]=G}}return H},unique:function(K){var F=[],E={};try{for(var G=0,H=K.length;G<H;G++){var J=o.data(K[G]);if(!E[J]){E[J]=true;F.push(K[G])}}}catch(I){F=K}return F},grep:function(F,J,E){var G=[];for(var H=0,I=F.length;H<I;H++){if(!E!=!J(F[H],H)){G.push(F[H])}}return G},map:function(E,J){var F=[];for(var G=0,H=E.length;G<H;G++){var I=J(E[G],G);if(I!=null){F[F.length]=I}}return F.concat.apply([],F)}});var C=navigator.userAgent.toLowerCase();o.browser={version:(C.match(\/.+(?:rv|it|ra|ie)[\\\/: ]([\\d.]+)\/)||[0,"0"])[1],safari:\/webkit\/.test(C),opera:\/opera\/.test(C),msie:\/msie\/.test(C)&&!\/opera\/.test(C),mozilla:\/mozilla\/.test(C)&&!\/(compatible|webkit)\/.test(C)};o.each({parent:function(E){return E.parentNode},parents:function(E){return o.dir(E,"parentNode")},next:function(E){return o.nth(E,2,"nextSibling")},prev:function(E){return o.nth(E,2,"previousSibling")},nextAll:function(E){return o.dir(E,"nextSibling")},prevAll:function(E){return o.dir(E,"previousSibling")},siblings:function(E){return o.sibling(E.parentNode.firstChild,E)},children:function(E){return o.sibling(E.firstChild)},contents:function(E){return o.nodeName(E,"iframe")?E.contentDocument||E.contentWindow.document:o.makeArray(E.childNodes)}},function(E,F){o.fn[E]=function(G){var H=o.map(this,F);if(G&&typeof G=="string"){H=o.multiFilter(G,H)}return this.pushStack(o.unique(H),E,G)}});o.each({appendTo:"append",prependTo:"prepend",insertBefore:"before",insertAfter:"after",replaceAll:"replaceWith"},function(E,F){o.fn[E]=function(G){var J=[],L=o(G);for(var K=0,H=L.length;K<H;K++){$/;"	v
F	../CMSIS/Documentation/SVD/html/jquery.js	/^(function(){var l=this,g,y=l.jQuery,p=l.$,o=l.jQuery=l.$=function(E,F){return new o.fn.init(E,F)},D=\/^[^<]*(<(.|\\s)+>)[^>]*$|^#([\\w-]+)$\/,f=\/^.[^:#\\[\\.,]*$\/;o.fn=o.prototype={init:function(E,H){E=E||document;if(E.nodeType){this[0]=E;this.length=1;this.context=E;return this}if(typeof E==="string"){var G=D.exec(E);if(G&&(G[1]||!H)){if(G[1]){E=o.clean([G[1]],H)}else{var I=document.getElementById(G[3]);if(I&&I.id!=G[3]){return o().find(E)}var F=o(I||[]);F.context=document;F.selector=E;return F}}else{return o(H).find(E)}}else{if(o.isFunction(E)){return o(document).ready(E)}}if(E.selector&&E.context){this.selector=E.selector;this.context=E.context}return this.setArray(o.isArray(E)?E:o.makeArray(E))},selector:"",jquery:"1.3.2",size:function(){return this.length},get:function(E){return E===g?Array.prototype.slice.call(this):this[E]},pushStack:function(F,H,E){var G=o(F);G.prevObject=this;G.context=this.context;if(H==="find"){G.selector=this.selector+(this.selector?" ":"")+E}else{if(H){G.selector=this.selector+"."+H+"("+E+")"}}return G},setArray:function(E){this.length=0;Array.prototype.push.apply(this,E);return this},each:function(F,E){return o.each(this,F,E)},index:function(E){return o.inArray(E&&E.jquery?E[0]:E,this)},attr:function(F,H,G){var E=F;if(typeof F==="string"){if(H===g){return this[0]&&o[G||"attr"](this[0],F)}else{E={};E[F]=H}}return this.each(function(I){for(F in E){o.attr(G?this.style:this,F,o.prop(this,E[F],G,I,F))}})},css:function(E,F){if((E=="width"||E=="height")&&parseFloat(F)<0){F=g}return this.attr(E,F,"curCSS")},text:function(F){if(typeof F!=="object"&&F!=null){return this.empty().append((this[0]&&this[0].ownerDocument||document).createTextNode(F))}var E="";o.each(F||this,function(){o.each(this.childNodes,function(){if(this.nodeType!=8){E+=this.nodeType!=1?this.nodeValue:o.fn.text([this])}})});return E},wrapAll:function(E){if(this[0]){var F=o(E,this[0].ownerDocument).clone();if(this[0].parentNode){F.insertBefore(this[0])}F.map(function(){var G=this;while(G.firstChild){G=G.firstChild}return G}).append(this)}return this},wrapInner:function(E){return this.each(function(){o(this).contents().wrapAll(E)})},wrap:function(E){return this.each(function(){o(this).wrapAll(E)})},append:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.appendChild(E)}})},prepend:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.insertBefore(E,this.firstChild)}})},before:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this)})},after:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this.nextSibling)})},end:function(){return this.prevObject||o([])},push:[].push,sort:[].sort,splice:[].splice,find:function(E){if(this.length===1){var F=this.pushStack([],"find",E);F.length=0;o.find(E,this[0],F);return F}else{return this.pushStack(o.unique(o.map(this,function(G){return o.find(E,G)})),"find",E)}},clone:function(G){var E=this.map(function(){if(!o.support.noCloneEvent&&!o.isXMLDoc(this)){var I=this.outerHTML;if(!I){var J=this.ownerDocument.createElement("div");J.appendChild(this.cloneNode(true));I=J.innerHTML}return o.clean([I.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,"").replace(\/^\\s*\/,"")])[0]}else{return this.cloneNode(true)}});if(G===true){var H=this.find("*").andSelf(),F=0;E.find("*").andSelf().each(function(){if(this.nodeName!==H[F].nodeName){return}var I=o.data(H[F],"events");for(var K in I){for(var J in I[K]){o.event.add(this,K,I[K][J],I[K][J].data)}}F++})}return E},filter:function(E){return this.pushStack(o.isFunction(E)&&o.grep(this,function(G,F){return E.call(G,F)})||o.multiFilter(E,o.grep(this,function(F){return F.nodeType===1})),"filter",E)},closest:function(E){var G=o.expr.match.POS.test(E)?o(E):null,F=0;return this.map(function(){var H=this;while(H&&H.ownerDocument){if(G?G.index(H)>-1:o(H).is(E)){o.data(H,"closest",F);return H}H=H.parentNode;F++}})},not:function(E){if(typeof E==="string"){if(f.test(E)){return this.pushStack(o.multiFilter(E,this,true),"not",E)}else{E=o.multiFilter(E,this)}}var F=E.length&&E[E.length-1]!==g&&!E.nodeType;return this.filter(function(){return F?o.inArray(this,E)<0:this!=E})},add:function(E){return this.pushStack(o.unique(o.merge(this.get(),typeof E==="string"?o(E):o.makeArray(E))))},is:function(E){return !!E&&o.multiFilter(E,this).length>0},hasClass:function(E){return !!E&&this.is("."+E)},val:function(K){if(K===g){var E=this[0];if(E){if(o.nodeName(E,"option")){return(E.attributes.value||{}).specified?E.value:E.text}if(o.nodeName(E,"select")){var I=E.selectedIndex,L=[],M=E.options,H=E.type=="select-one";if(I<0){return null}for(var F=H?I:0,J=H?I+1:M.length;F<J;F++){var G=M[F];if(G.selected){K=o(G).val();if(H){return K}L.push(K)}}return L}return(E.value||"").replace(\/\\r\/g,"")}return g}if(typeof K==="number"){K+=""}return this.each(function(){if(this.nodeType!=1){return}if(o.isArray(K)&&\/radio|checkbox\/.test(this.type)){this.checked=(o.inArray(this.value,K)>=0||o.inArray(this.name,K)>=0)}else{if(o.nodeName(this,"select")){var N=o.makeArray(K);o("option",this).each(function(){this.selected=(o.inArray(this.value,N)>=0||o.inArray(this.text,N)>=0)});if(!N.length){this.selectedIndex=-1}}else{this.value=K}}})},html:function(E){return E===g?(this[0]?this[0].innerHTML.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,""):null):this.empty().append(E)},replaceWith:function(E){return this.after(E).remove()},eq:function(E){return this.slice(E,+E+1)},slice:function(){return this.pushStack(Array.prototype.slice.apply(this,arguments),"slice",Array.prototype.slice.call(arguments).join(","))},map:function(E){return this.pushStack(o.map(this,function(G,F){return E.call(G,F,G)}))},andSelf:function(){return this.add(this.prevObject)},domManip:function(J,M,L){if(this[0]){var I=(this[0].ownerDocument||this[0]).createDocumentFragment(),F=o.clean(J,(this[0].ownerDocument||this[0]),I),H=I.firstChild;if(H){for(var G=0,E=this.length;G<E;G++){L.call(K(this[G],H),this.length>1||G>0?I.cloneNode(true):I)}}if(F){o.each(F,z)}}return this;function K(N,O){return M&&o.nodeName(N,"table")&&o.nodeName(O,"tr")?(N.getElementsByTagName("tbody")[0]||N.appendChild(N.ownerDocument.createElement("tbody"))):N}}};o.fn.init.prototype=o.fn;function z(E,F){if(F.src){o.ajax({url:F.src,async:false,dataType:"script"})}else{o.globalEval(F.text||F.textContent||F.innerHTML||"")}if(F.parentNode){F.parentNode.removeChild(F)}}function e(){return +new Date}o.extend=o.fn.extend=function(){var J=arguments[0]||{},H=1,I=arguments.length,E=false,G;if(typeof J==="boolean"){E=J;J=arguments[1]||{};H=2}if(typeof J!=="object"&&!o.isFunction(J)){J={}}if(I==H){J=this;--H}for(;H<I;H++){if((G=arguments[H])!=null){for(var F in G){var K=J[F],L=G[F];if(J===L){continue}if(E&&L&&typeof L==="object"&&!L.nodeType){J[F]=o.extend(E,K||(L.length!=null?[]:{}),L)}else{if(L!==g){J[F]=L}}}}}return J};var b=\/z-?index|font-?weight|opacity|zoom|line-?height\/i,q=document.defaultView||{},s=Object.prototype.toString;o.extend({noConflict:function(E){l.$=p;if(E){l.jQuery=y}return o},isFunction:function(E){return s.call(E)==="[object Function]"},isArray:function(E){return s.call(E)==="[object Array]"},isXMLDoc:function(E){return E.nodeType===9&&E.documentElement.nodeName!=="HTML"||!!E.ownerDocument&&o.isXMLDoc(E.ownerDocument)},globalEval:function(G){if(G&&\/\\S\/.test(G)){var F=document.getElementsByTagName("head")[0]||document.documentElement,E=document.createElement("script");E.type="text\/javascript";if(o.support.scriptEval){E.appendChild(document.createTextNode(G))}else{E.text=G}F.insertBefore(E,F.firstChild);F.removeChild(E)}},nodeName:function(F,E){return F.nodeName&&F.nodeName.toUpperCase()==E.toUpperCase()},each:function(G,K,F){var E,H=0,I=G.length;if(F){if(I===g){for(E in G){if(K.apply(G[E],F)===false){break}}}else{for(;H<I;){if(K.apply(G[H++],F)===false){break}}}}else{if(I===g){for(E in G){if(K.call(G[E],E,G[E])===false){break}}}else{for(var J=G[0];H<I&&K.call(J,H,J)!==false;J=G[++H]){}}}return G},prop:function(H,I,G,F,E){if(o.isFunction(I)){I=I.call(H,F)}return typeof I==="number"&&G=="curCSS"&&!b.test(E)?I+"px":I},className:{add:function(E,F){o.each((F||"").split(\/\\s+\/),function(G,H){if(E.nodeType==1&&!o.className.has(E.className,H)){E.className+=(E.className?" ":"")+H}})},remove:function(E,F){if(E.nodeType==1){E.className=F!==g?o.grep(E.className.split(\/\\s+\/),function(G){return !o.className.has(F,G)}).join(" "):""}},has:function(F,E){return F&&o.inArray(E,(F.className||F).toString().split(\/\\s+\/))>-1}},swap:function(H,G,I){var E={};for(var F in G){E[F]=H.style[F];H.style[F]=G[F]}I.call(H);for(var F in G){H.style[F]=E[F]}},css:function(H,F,J,E){if(F=="width"||F=="height"){var L,G={position:"absolute",visibility:"hidden",display:"block"},K=F=="width"?["Left","Right"]:["Top","Bottom"];function I(){L=F=="width"?H.offsetWidth:H.offsetHeight;if(E==="border"){return}o.each(K,function(){if(!E){L-=parseFloat(o.curCSS(H,"padding"+this,true))||0}if(E==="margin"){L+=parseFloat(o.curCSS(H,"margin"+this,true))||0}else{L-=parseFloat(o.curCSS(H,"border"+this+"Width",true))||0}})}if(H.offsetWidth!==0){I()}else{o.swap(H,G,I)}return Math.max(0,Math.round(L))}return o.curCSS(H,F,J)},curCSS:function(I,F,G){var L,E=I.style;if(F=="opacity"&&!o.support.opacity){L=o.attr(E,"opacity");return L==""?"1":L}if(F.match(\/float\/i)){F=w}if(!G&&E&&E[F]){L=E[F]}else{if(q.getComputedStyle){if(F.match(\/float\/i)){F="float"}F=F.replace(\/([A-Z])\/g,"-$1").toLowerCase();var M=q.getComputedStyle(I,null);if(M){L=M.getPropertyValue(F)}if(F=="opacity"&&L==""){L="1"}}else{if(I.currentStyle){var J=F.replace(\/\\-(\\w)\/g,function(N,O){return O.toUpperCase()});L=I.currentStyle[F]||I.currentStyle[J];if(!\/^\\d+(px)?$\/i.test(L)&&\/^\\d\/.test(L)){var H=E.left,K=I.runtimeStyle.left;I.runtimeStyle.left=I.currentStyle.left;E.left=L||0;L=E.pixelLeft+"px";E.left=H;I.runtimeStyle.left=K}}}}return L},clean:function(F,K,I){K=K||document;if(typeof K.createElement==="undefined"){K=K.ownerDocument||K[0]&&K[0].ownerDocument||document}if(!I&&F.length===1&&typeof F[0]==="string"){var H=\/^<(\\w+)\\s*\\\/?>$\/.exec(F[0]);if(H){return[K.createElement(H[1])]}}var G=[],E=[],L=K.createElement("div");o.each(F,function(P,S){if(typeof S==="number"){S+=""}if(!S){return}if(typeof S==="string"){S=S.replace(\/(<(\\w+)[^>]*?)\\\/>\/g,function(U,V,T){return T.match(\/^(abbr|br|col|img|input|link|meta|param|hr|area|embed)$\/i)?U:V+"><\/"+T+">"});var O=S.replace(\/^\\s+\/,"").substring(0,10).toLowerCase();var Q=!O.indexOf("<opt")&&[1,"<select multiple='multiple'>","<\/select>"]||!O.indexOf("<leg")&&[1,"<fieldset>","<\/fieldset>"]||O.match(\/^<(thead|tbody|tfoot|colg|cap)\/)&&[1,"<table>","<\/table>"]||!O.indexOf("<tr")&&[2,"<table><tbody>","<\/tbody><\/table>"]||(!O.indexOf("<td")||!O.indexOf("<th"))&&[3,"<table><tbody><tr>","<\/tr><\/tbody><\/table>"]||!O.indexOf("<col")&&[2,"<table><tbody><\/tbody><colgroup>","<\/colgroup><\/table>"]||!o.support.htmlSerialize&&[1,"div<div>","<\/div>"]||[0,"",""];L.innerHTML=Q[1]+S+Q[2];while(Q[0]--){L=L.lastChild}if(!o.support.tbody){var R=\/<tbody\/i.test(S),N=!O.indexOf("<table")&&!R?L.firstChild&&L.firstChild.childNodes:Q[1]=="<table>"&&!R?L.childNodes:[];for(var M=N.length-1;M>=0;--M){if(o.nodeName(N[M],"tbody")&&!N[M].childNodes.length){N[M].parentNode.removeChild(N[M])}}}if(!o.support.leadingWhitespace&&\/^\\s\/.test(S)){L.insertBefore(K.createTextNode(S.match(\/^\\s*\/)[0]),L.firstChild)}S=o.makeArray(L.childNodes)}if(S.nodeType){G.push(S)}else{G=o.merge(G,S)}});if(I){for(var J=0;G[J];J++){if(o.nodeName(G[J],"script")&&(!G[J].type||G[J].type.toLowerCase()==="text\/javascript")){E.push(G[J].parentNode?G[J].parentNode.removeChild(G[J]):G[J])}else{if(G[J].nodeType===1){G.splice.apply(G,[J+1,0].concat(o.makeArray(G[J].getElementsByTagName("script"))))}I.appendChild(G[J])}}return E}return G},attr:function(J,G,K){if(!J||J.nodeType==3||J.nodeType==8){return g}var H=!o.isXMLDoc(J),L=K!==g;G=H&&o.props[G]||G;if(J.tagName){var F=\/href|src|style\/.test(G);if(G=="selected"&&J.parentNode){J.parentNode.selectedIndex}if(G in J&&H&&!F){if(L){if(G=="type"&&o.nodeName(J,"input")&&J.parentNode){throw"type property can't be changed"}J[G]=K}if(o.nodeName(J,"form")&&J.getAttributeNode(G)){return J.getAttributeNode(G).nodeValue}if(G=="tabIndex"){var I=J.getAttributeNode("tabIndex");return I&&I.specified?I.value:J.nodeName.match(\/(button|input|object|select|textarea)\/i)?0:J.nodeName.match(\/^(a|area)$\/i)&&J.href?0:g}return J[G]}if(!o.support.style&&H&&G=="style"){return o.attr(J.style,"cssText",K)}if(L){J.setAttribute(G,""+K)}var E=!o.support.hrefNormalized&&H&&F?J.getAttribute(G,2):J.getAttribute(G);return E===null?g:E}if(!o.support.opacity&&G=="opacity"){if(L){J.zoom=1;J.filter=(J.filter||"").replace(\/alpha\\([^)]*\\)\/,"")+(parseInt(K)+""=="NaN"?"":"alpha(opacity="+K*100+")")}return J.filter&&J.filter.indexOf("opacity=")>=0?(parseFloat(J.filter.match(\/opacity=([^)]*)\/)[1])\/100)+"":""}G=G.replace(\/-([a-z])\/ig,function(M,N){return N.toUpperCase()});if(L){J[G]=K}return J[G]},trim:function(E){return(E||"").replace(\/^\\s+|\\s+$\/g,"")},makeArray:function(G){var E=[];if(G!=null){var F=G.length;if(F==null||typeof G==="string"||o.isFunction(G)||G.setInterval){E[0]=G}else{while(F){E[--F]=G[F]}}}return E},inArray:function(G,H){for(var E=0,F=H.length;E<F;E++){if(H[E]===G){return E}}return -1},merge:function(H,E){var F=0,G,I=H.length;if(!o.support.getAll){while((G=E[F++])!=null){if(G.nodeType!=8){H[I++]=G}}}else{while((G=E[F++])!=null){H[I++]=G}}return H},unique:function(K){var F=[],E={};try{for(var G=0,H=K.length;G<H;G++){var J=o.data(K[G]);if(!E[J]){E[J]=true;F.push(K[G])}}}catch(I){F=K}return F},grep:function(F,J,E){var G=[];for(var H=0,I=F.length;H<I;H++){if(!E!=!J(F[H],H)){G.push(F[H])}}return G},map:function(E,J){var F=[];for(var G=0,H=E.length;G<H;G++){var I=J(E[G],G);if(I!=null){F[F.length]=I}}return F.concat.apply([],F)}});var C=navigator.userAgent.toLowerCase();o.browser={version:(C.match(\/.+(?:rv|it|ra|ie)[\\\/: ]([\\d.]+)\/)||[0,"0"])[1],safari:\/webkit\/.test(C),opera:\/opera\/.test(C),msie:\/msie\/.test(C)&&!\/opera\/.test(C),mozilla:\/mozilla\/.test(C)&&!\/(compatible|webkit)\/.test(C)};o.each({parent:function(E){return E.parentNode},parents:function(E){return o.dir(E,"parentNode")},next:function(E){return o.nth(E,2,"nextSibling")},prev:function(E){return o.nth(E,2,"previousSibling")},nextAll:function(E){return o.dir(E,"nextSibling")},prevAll:function(E){return o.dir(E,"previousSibling")},siblings:function(E){return o.sibling(E.parentNode.firstChild,E)},children:function(E){return o.sibling(E.firstChild)},contents:function(E){return o.nodeName(E,"iframe")?E.contentDocument||E.contentWindow.document:o.makeArray(E.childNodes)}},function(E,F){o.fn[E]=function(G){var H=o.map(this,F);if(G&&typeof G=="string"){H=o.multiFilter(G,H)}return this.pushStack(o.unique(H),E,G)}});o.each({appendTo:"append",prependTo:"prepend",insertBefore:"before",insertAfter:"after",replaceAll:"replaceWith"},function(E,F){o.fn[E]=function(G){var J=[],L=o(G);for(var K=0,H=L.length;K<H;K++){$/;"	v
FA1R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t              FA1R;                \/*!< CAN filter activation register,      Address offset: 0x21C         *\/$/;"	m	struct:__anon145	access:public
FFA1R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t              FFA1R;               \/*!< CAN filter FIFO assignment register, Address offset: 0x214         *\/$/;"	m	struct:__anon145	access:public
FFCR	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t FFCR;                    \/*!< Offset: 0x304 (R\/W)  Formatter and Flush Control Register *\/$/;"	m	struct:__anon22	access:public
FFCR	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t FFCR;                    \/*!< Offset: 0x304 (R\/W)  Formatter and Flush Control Register *\/$/;"	m	struct:__anon92	access:public
FFCR	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t FFCR;                    \/*!< Offset: 0x304 (R\/W)  Formatter and Flush Control Register *\/$/;"	m	struct:__anon124	access:public
FFSR	../CMSIS/Include/core_cm3.h	/^  __I  uint32_t FFSR;                    \/*!< Offset: 0x300 (R\/ )  Formatter and Flush Status Register *\/$/;"	m	struct:__anon22	access:public
FFSR	../CMSIS/Include/core_cm4.h	/^  __I  uint32_t FFSR;                    \/*!< Offset: 0x300 (R\/ )  Formatter and Flush Status Register *\/$/;"	m	struct:__anon92	access:public
FFSR	../CMSIS/Include/core_sc300.h	/^  __I  uint32_t FFSR;                    \/*!< Offset: 0x300 (R\/ )  Formatter and Flush Status Register *\/$/;"	m	struct:__anon124	access:public
FIFO0	../CMSIS/Include/core_cm3.h	/^  __I  uint32_t FIFO0;                   \/*!< Offset: 0xEEC (R\/ )  Integration ETM Data *\/$/;"	m	struct:__anon22	access:public
FIFO0	../CMSIS/Include/core_cm4.h	/^  __I  uint32_t FIFO0;                   \/*!< Offset: 0xEEC (R\/ )  Integration ETM Data *\/$/;"	m	struct:__anon92	access:public
FIFO0	../CMSIS/Include/core_sc300.h	/^  __I  uint32_t FIFO0;                   \/*!< Offset: 0xEEC (R\/ )  Integration ETM Data *\/$/;"	m	struct:__anon124	access:public
FIFO1	../CMSIS/Include/core_cm3.h	/^  __I  uint32_t FIFO1;                   \/*!< Offset: 0xEFC (R\/ )  Integration ITM Data *\/$/;"	m	struct:__anon22	access:public
FIFO1	../CMSIS/Include/core_cm4.h	/^  __I  uint32_t FIFO1;                   \/*!< Offset: 0xEFC (R\/ )  Integration ITM Data *\/$/;"	m	struct:__anon92	access:public
FIFO1	../CMSIS/Include/core_sc300.h	/^  __I  uint32_t FIFO1;                   \/*!< Offset: 0xEFC (R\/ )  Integration ITM Data *\/$/;"	m	struct:__anon124	access:public
FIRCoeff_f32	../CMSIS/DSP_Lib/Examples/arm_signal_converge_example/arm_signal_converge_data.c	/^const float32_t FIRCoeff_f32[32] = {$/;"	v
FLAG_MASK	../src/stm32f37x_rcc.c	115;"	d	file:
FLAG_Mask	../src/stm32f37x_dma.c	86;"	d	file:
FLASH	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	982;"	d
FLASH_ACR_HLFCYA	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3060;"	d
FLASH_ACR_LATENCY	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3056;"	d
FLASH_ACR_LATENCY_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3057;"	d
FLASH_ACR_LATENCY_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3058;"	d
FLASH_ACR_PRFTBE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3061;"	d
FLASH_ACR_PRFTBS	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3062;"	d
FLASH_AR_FAR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3090;"	d
FLASH_BASE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	837;"	d
FLASH_BUSY	../inc/stm32f37x_flash.h	/^  FLASH_BUSY = 1,$/;"	e	enum:__anon204
FLASH_COMPLETE	../inc/stm32f37x_flash.h	/^  FLASH_COMPLETE,$/;"	e	enum:__anon204
FLASH_CR_EOPIE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3086;"	d
FLASH_CR_ERRIE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3085;"	d
FLASH_CR_LOCK	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3083;"	d
FLASH_CR_MER	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3079;"	d
FLASH_CR_OBL_LAUNCH	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3087;"	d
FLASH_CR_OPTER	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3081;"	d
FLASH_CR_OPTPG	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3080;"	d
FLASH_CR_OPTWRE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3084;"	d
FLASH_CR_PER	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3078;"	d
FLASH_CR_PG	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3077;"	d
FLASH_CR_STRT	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3082;"	d
FLASH_ClearFlag	../inc/stm32f37x_flash.h	/^void FLASH_ClearFlag(uint32_t FLASH_FLAG);$/;"	p	signature:(uint32_t FLASH_FLAG)
FLASH_ClearFlag	../src/stm32f37x_flash.c	/^void FLASH_ClearFlag(uint32_t FLASH_FLAG)$/;"	f	signature:(uint32_t FLASH_FLAG)
FLASH_ERROR_PROGRAM	../inc/stm32f37x_flash.h	/^  FLASH_ERROR_PROGRAM,$/;"	e	enum:__anon204
FLASH_ERROR_WRP	../inc/stm32f37x_flash.h	/^  FLASH_ERROR_WRP,$/;"	e	enum:__anon204
FLASH_ER_PRG_TIMEOUT	../inc/stm32f37x_flash.h	294;"	d
FLASH_EnableWriteProtection	../inc/stm32f37x_flash.h	389;"	d
FLASH_EraseAllPages	../inc/stm32f37x_flash.h	/^FLASH_Status FLASH_EraseAllPages(void);$/;"	p	signature:(void)
FLASH_EraseAllPages	../src/stm32f37x_flash.c	/^FLASH_Status FLASH_EraseAllPages(void)$/;"	f	signature:(void)
FLASH_EraseOptionBytes	../inc/stm32f37x_flash.h	388;"	d
FLASH_ErasePage	../inc/stm32f37x_flash.h	/^FLASH_Status FLASH_ErasePage(uint32_t Page_Address);$/;"	p	signature:(uint32_t Page_Address)
FLASH_ErasePage	../src/stm32f37x_flash.c	/^FLASH_Status FLASH_ErasePage(uint32_t Page_Address)$/;"	f	signature:(uint32_t Page_Address)
FLASH_FLAG_BSY	../inc/stm32f37x_flash.h	265;"	d
FLASH_FLAG_EOP	../inc/stm32f37x_flash.h	268;"	d
FLASH_FLAG_PGERR	../inc/stm32f37x_flash.h	266;"	d
FLASH_FLAG_WRPERR	../inc/stm32f37x_flash.h	267;"	d
FLASH_GetFlagStatus	../inc/stm32f37x_flash.h	/^FlagStatus FLASH_GetFlagStatus(uint32_t FLASH_FLAG);$/;"	p	signature:(uint32_t FLASH_FLAG)
FLASH_GetFlagStatus	../src/stm32f37x_flash.c	/^FlagStatus FLASH_GetFlagStatus(uint32_t FLASH_FLAG)$/;"	f	signature:(uint32_t FLASH_FLAG)
FLASH_GetStatus	../inc/stm32f37x_flash.h	/^FLASH_Status FLASH_GetStatus(void);$/;"	p	signature:(void)
FLASH_GetStatus	../src/stm32f37x_flash.c	/^FLASH_Status FLASH_GetStatus(void)$/;"	f	signature:(void)
FLASH_GetUserOptionByte	../inc/stm32f37x_flash.h	392;"	d
FLASH_GetWriteProtectionOptionByte	../inc/stm32f37x_flash.h	393;"	d
FLASH_HalfCycleAccessCmd	../inc/stm32f37x_flash.h	/^void FLASH_HalfCycleAccessCmd(FunctionalState NewState);$/;"	p	signature:(FunctionalState NewState)
FLASH_HalfCycleAccessCmd	../src/stm32f37x_flash.c	/^void FLASH_HalfCycleAccessCmd(FunctionalState NewState)$/;"	f	signature:(FunctionalState NewState)
FLASH_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/arm/startup_stm32f37x.s	/^FLASH_IRQHandler                                                       $/;"	l
FLASH_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/iar/startup_stm32f37x.s	/^FLASH_IRQHandler  $/;"	l
FLASH_IRQn	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  FLASH_IRQn                  = 4,      \/*!< FLASH global Interrupt                                            *\/$/;"	e	enum:IRQn
FLASH_ITConfig	../inc/stm32f37x_flash.h	/^void FLASH_ITConfig(uint32_t FLASH_IT, FunctionalState NewState);$/;"	p	signature:(uint32_t FLASH_IT, FunctionalState NewState)
FLASH_ITConfig	../src/stm32f37x_flash.c	/^void FLASH_ITConfig(uint32_t FLASH_IT, FunctionalState NewState)$/;"	f	signature:(uint32_t FLASH_IT, FunctionalState NewState)
FLASH_IT_EOP	../inc/stm32f37x_flash.h	85;"	d
FLASH_IT_ERR	../inc/stm32f37x_flash.h	86;"	d
FLASH_KEY1	../inc/stm32f37x_flash.h	282;"	d
FLASH_KEY2	../inc/stm32f37x_flash.h	283;"	d
FLASH_KEYR_FKEYR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3065;"	d
FLASH_Latency_0	../inc/stm32f37x_flash.h	70;"	d
FLASH_Latency_1	../inc/stm32f37x_flash.h	71;"	d
FLASH_Latency_2	../inc/stm32f37x_flash.h	72;"	d
FLASH_Lock	../inc/stm32f37x_flash.h	/^void FLASH_Lock(void);$/;"	p	signature:(void)
FLASH_Lock	../src/stm32f37x_flash.c	/^void FLASH_Lock(void)$/;"	f	signature:(void)
FLASH_OBR_IWDG_SW	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3098;"	d
FLASH_OBR_OPTERR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3093;"	d
FLASH_OBR_RDPRT1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3094;"	d
FLASH_OBR_RDPRT2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3095;"	d
FLASH_OBR_USER	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3097;"	d
FLASH_OBR_nRST_STDBY	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3100;"	d
FLASH_OBR_nRST_STOP	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3099;"	d
FLASH_OB_BOOTConfig	../inc/stm32f37x_flash.h	/^FLASH_Status FLASH_OB_BOOTConfig(uint8_t OB_BOOT1);$/;"	p	signature:(uint8_t OB_BOOT1)
FLASH_OB_BOOTConfig	../src/stm32f37x_flash.c	/^FLASH_Status FLASH_OB_BOOTConfig(uint8_t OB_BOOT1)$/;"	f	signature:(uint8_t OB_BOOT1)
FLASH_OB_EnableWRP	../inc/stm32f37x_flash.h	/^FLASH_Status FLASH_OB_EnableWRP(uint32_t OB_WRP);$/;"	p	signature:(uint32_t OB_WRP)
FLASH_OB_EnableWRP	../src/stm32f37x_flash.c	/^FLASH_Status FLASH_OB_EnableWRP(uint32_t OB_WRP)$/;"	f	signature:(uint32_t OB_WRP)
FLASH_OB_Erase	../inc/stm32f37x_flash.h	/^FLASH_Status FLASH_OB_Erase(void);$/;"	p	signature:(void)
FLASH_OB_Erase	../src/stm32f37x_flash.c	/^FLASH_Status FLASH_OB_Erase(void)$/;"	f	signature:(void)
FLASH_OB_GetRDP	../inc/stm32f37x_flash.h	/^FlagStatus FLASH_OB_GetRDP(void);$/;"	p	signature:(void)
FLASH_OB_GetRDP	../src/stm32f37x_flash.c	/^FlagStatus FLASH_OB_GetRDP(void)$/;"	f	signature:(void)
FLASH_OB_GetUser	../inc/stm32f37x_flash.h	/^uint8_t FLASH_OB_GetUser(void);$/;"	p	signature:(void)
FLASH_OB_GetUser	../src/stm32f37x_flash.c	/^uint8_t FLASH_OB_GetUser(void)$/;"	f	signature:(void)
FLASH_OB_GetWRP	../inc/stm32f37x_flash.h	/^uint32_t FLASH_OB_GetWRP(void);$/;"	p	signature:(void)
FLASH_OB_GetWRP	../src/stm32f37x_flash.c	/^uint32_t FLASH_OB_GetWRP(void)$/;"	f	signature:(void)
FLASH_OB_Launch	../inc/stm32f37x_flash.h	/^void FLASH_OB_Launch(void);$/;"	p	signature:(void)
FLASH_OB_Launch	../src/stm32f37x_flash.c	/^void FLASH_OB_Launch(void)$/;"	f	signature:(void)
FLASH_OB_Lock	../inc/stm32f37x_flash.h	/^void FLASH_OB_Lock(void);$/;"	p	signature:(void)
FLASH_OB_Lock	../src/stm32f37x_flash.c	/^void FLASH_OB_Lock(void)$/;"	f	signature:(void)
FLASH_OB_ProgramData	../inc/stm32f37x_flash.h	/^FLASH_Status FLASH_OB_ProgramData(uint32_t Address, uint8_t Data);$/;"	p	signature:(uint32_t Address, uint8_t Data)
FLASH_OB_ProgramData	../src/stm32f37x_flash.c	/^FLASH_Status FLASH_OB_ProgramData(uint32_t Address, uint8_t Data)$/;"	f	signature:(uint32_t Address, uint8_t Data)
FLASH_OB_RDPConfig	../inc/stm32f37x_flash.h	/^FLASH_Status FLASH_OB_RDPConfig(uint8_t OB_RDP);$/;"	p	signature:(uint8_t OB_RDP)
FLASH_OB_RDPConfig	../src/stm32f37x_flash.c	/^FLASH_Status FLASH_OB_RDPConfig(uint8_t OB_RDP)$/;"	f	signature:(uint8_t OB_RDP)
FLASH_OB_SRAMParityConfig	../inc/stm32f37x_flash.h	/^FLASH_Status FLASH_OB_SRAMParityConfig(uint8_t OB_SRAM_Parity);$/;"	p	signature:(uint8_t OB_SRAM_Parity)
FLASH_OB_SRAMParityConfig	../src/stm32f37x_flash.c	/^FLASH_Status FLASH_OB_SRAMParityConfig(uint8_t OB_SRAM_Parity)$/;"	f	signature:(uint8_t OB_SRAM_Parity)
FLASH_OB_Unlock	../inc/stm32f37x_flash.h	/^void FLASH_OB_Unlock(void);$/;"	p	signature:(void)
FLASH_OB_Unlock	../src/stm32f37x_flash.c	/^void FLASH_OB_Unlock(void)$/;"	f	signature:(void)
FLASH_OB_UserConfig	../inc/stm32f37x_flash.h	/^FLASH_Status FLASH_OB_UserConfig(uint8_t OB_IWDG, uint8_t OB_STOP, uint8_t OB_STDBY);$/;"	p	signature:(uint8_t OB_IWDG, uint8_t OB_STOP, uint8_t OB_STDBY)
FLASH_OB_UserConfig	../src/stm32f37x_flash.c	/^FLASH_Status FLASH_OB_UserConfig(uint8_t OB_IWDG, uint8_t OB_STOP, uint8_t OB_STDBY)$/;"	f	signature:(uint8_t OB_IWDG, uint8_t OB_STOP, uint8_t OB_STDBY)
FLASH_OB_VDDAConfig	../inc/stm32f37x_flash.h	/^FLASH_Status FLASH_OB_VDDAConfig(uint8_t OB_VDDA_ANALOG);$/;"	p	signature:(uint8_t OB_VDDA_ANALOG)
FLASH_OB_VDDAConfig	../src/stm32f37x_flash.c	/^FLASH_Status FLASH_OB_VDDAConfig(uint8_t OB_VDDA_ANALOG)$/;"	f	signature:(uint8_t OB_VDDA_ANALOG)
FLASH_OB_VDD_SD12Config	../inc/stm32f37x_flash.h	/^FLASH_Status FLASH_OB_VDD_SD12Config(uint8_t OB_VDD_SD12);$/;"	p	signature:(uint8_t OB_VDD_SD12)
FLASH_OB_VDD_SD12Config	../src/stm32f37x_flash.c	/^FLASH_Status FLASH_OB_VDD_SD12Config(uint8_t OB_VDD_SD12)$/;"	f	signature:(uint8_t OB_VDD_SD12)
FLASH_OB_WriteUser	../inc/stm32f37x_flash.h	/^FLASH_Status FLASH_OB_WriteUser(uint8_t OB_USER);$/;"	p	signature:(uint8_t OB_USER)
FLASH_OB_WriteUser	../src/stm32f37x_flash.c	/^FLASH_Status FLASH_OB_WriteUser(uint8_t OB_USER)$/;"	f	signature:(uint8_t OB_USER)
FLASH_OPTKEY1	../inc/stm32f37x_flash.h	284;"	d
FLASH_OPTKEY2	../inc/stm32f37x_flash.h	285;"	d
FLASH_OPTKEYR_OPTKEYR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3068;"	d
FLASH_PrefetchBufferCmd	../inc/stm32f37x_flash.h	/^void FLASH_PrefetchBufferCmd(FunctionalState NewState);$/;"	p	signature:(FunctionalState NewState)
FLASH_PrefetchBufferCmd	../src/stm32f37x_flash.c	/^void FLASH_PrefetchBufferCmd(FunctionalState NewState)$/;"	f	signature:(FunctionalState NewState)
FLASH_ProgramHalfWord	../inc/stm32f37x_flash.h	/^FLASH_Status FLASH_ProgramHalfWord(uint32_t Address, uint16_t Data);$/;"	p	signature:(uint32_t Address, uint16_t Data)
FLASH_ProgramHalfWord	../src/stm32f37x_flash.c	/^FLASH_Status FLASH_ProgramHalfWord(uint32_t Address, uint16_t Data)$/;"	f	signature:(uint32_t Address, uint16_t Data)
FLASH_ProgramOptionByteData	../inc/stm32f37x_flash.h	391;"	d
FLASH_ProgramWord	../inc/stm32f37x_flash.h	/^FLASH_Status FLASH_ProgramWord(uint32_t Address, uint32_t Data);$/;"	p	signature:(uint32_t Address, uint32_t Data)
FLASH_ProgramWord	../src/stm32f37x_flash.c	/^FLASH_Status FLASH_ProgramWord(uint32_t Address, uint32_t Data)$/;"	f	signature:(uint32_t Address, uint32_t Data)
FLASH_R_BASE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	908;"	d
FLASH_SR_BSY	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3071;"	d
FLASH_SR_EOP	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3074;"	d
FLASH_SR_PGERR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3072;"	d
FLASH_SR_WRPERR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3073;"	d
FLASH_SetLatency	../inc/stm32f37x_flash.h	/^void FLASH_SetLatency(uint32_t FLASH_Latency);$/;"	p	signature:(uint32_t FLASH_Latency)
FLASH_SetLatency	../src/stm32f37x_flash.c	/^void FLASH_SetLatency(uint32_t FLASH_Latency)$/;"	f	signature:(uint32_t FLASH_Latency)
FLASH_Status	../inc/stm32f37x_flash.h	/^}FLASH_Status;$/;"	t	typeref:enum:__anon204
FLASH_TIMEOUT	../inc/stm32f37x_flash.h	/^  FLASH_TIMEOUT$/;"	e	enum:__anon204
FLASH_TypeDef	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^} FLASH_TypeDef;$/;"	t	typeref:struct:__anon154
FLASH_Unlock	../inc/stm32f37x_flash.h	/^void FLASH_Unlock(void);$/;"	p	signature:(void)
FLASH_Unlock	../src/stm32f37x_flash.c	/^void FLASH_Unlock(void)$/;"	f	signature:(void)
FLASH_UserOptionByteConfig	../inc/stm32f37x_flash.h	390;"	d
FLASH_WRPR_WRP	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3103;"	d
FLASH_WRProt_AllPages	../inc/stm32f37x_flash.h	336;"	d
FLASH_WRProt_Pages0to1	../inc/stm32f37x_flash.h	303;"	d
FLASH_WRProt_Pages10to11	../inc/stm32f37x_flash.h	308;"	d
FLASH_WRProt_Pages12to13	../inc/stm32f37x_flash.h	309;"	d
FLASH_WRProt_Pages14to15	../inc/stm32f37x_flash.h	310;"	d
FLASH_WRProt_Pages16to17	../inc/stm32f37x_flash.h	311;"	d
FLASH_WRProt_Pages18to19	../inc/stm32f37x_flash.h	312;"	d
FLASH_WRProt_Pages20to21	../inc/stm32f37x_flash.h	313;"	d
FLASH_WRProt_Pages22to23	../inc/stm32f37x_flash.h	314;"	d
FLASH_WRProt_Pages24to25	../inc/stm32f37x_flash.h	315;"	d
FLASH_WRProt_Pages26to27	../inc/stm32f37x_flash.h	316;"	d
FLASH_WRProt_Pages28to29	../inc/stm32f37x_flash.h	317;"	d
FLASH_WRProt_Pages2to3	../inc/stm32f37x_flash.h	304;"	d
FLASH_WRProt_Pages30to31	../inc/stm32f37x_flash.h	318;"	d
FLASH_WRProt_Pages32to33	../inc/stm32f37x_flash.h	319;"	d
FLASH_WRProt_Pages34to35	../inc/stm32f37x_flash.h	320;"	d
FLASH_WRProt_Pages36to37	../inc/stm32f37x_flash.h	321;"	d
FLASH_WRProt_Pages38to39	../inc/stm32f37x_flash.h	322;"	d
FLASH_WRProt_Pages40to41	../inc/stm32f37x_flash.h	323;"	d
FLASH_WRProt_Pages42to43	../inc/stm32f37x_flash.h	324;"	d
FLASH_WRProt_Pages44to45	../inc/stm32f37x_flash.h	325;"	d
FLASH_WRProt_Pages46to47	../inc/stm32f37x_flash.h	326;"	d
FLASH_WRProt_Pages48to49	../inc/stm32f37x_flash.h	327;"	d
FLASH_WRProt_Pages4to5	../inc/stm32f37x_flash.h	305;"	d
FLASH_WRProt_Pages50to51	../inc/stm32f37x_flash.h	328;"	d
FLASH_WRProt_Pages52to53	../inc/stm32f37x_flash.h	329;"	d
FLASH_WRProt_Pages54to55	../inc/stm32f37x_flash.h	330;"	d
FLASH_WRProt_Pages56to57	../inc/stm32f37x_flash.h	331;"	d
FLASH_WRProt_Pages58to59	../inc/stm32f37x_flash.h	332;"	d
FLASH_WRProt_Pages60to61	../inc/stm32f37x_flash.h	333;"	d
FLASH_WRProt_Pages62to127	../inc/stm32f37x_flash.h	334;"	d
FLASH_WRProt_Pages6to7	../inc/stm32f37x_flash.h	306;"	d
FLASH_WRProt_Pages8to9	../inc/stm32f37x_flash.h	307;"	d
FLASH_WaitForLastOperation	../inc/stm32f37x_flash.h	/^FLASH_Status FLASH_WaitForLastOperation(uint32_t Timeout);$/;"	p	signature:(uint32_t Timeout)
FLASH_WaitForLastOperation	../src/stm32f37x_flash.c	/^FLASH_Status FLASH_WaitForLastOperation(uint32_t Timeout)$/;"	f	signature:(uint32_t Timeout)
FLEXRAY_IRQHandler	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM0.s	/^FLEXRAY_IRQHandler$/;"	l
FLEXRAY_IRQHandler	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM3.s	/^FLEXRAY_IRQHandler$/;"	l
FLEXRAY_IRQHandler	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM4.s	/^FLEXRAY_IRQHandler$/;"	l
FM1R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t              FM1R;                \/*!< CAN filter mode register,            Address offset: 0x204         *\/$/;"	m	struct:__anon145	access:public
FMI	../inc/stm32f37x_can.h	/^  uint8_t FMI;     \/*!< Specifies the index of the filter the message stored in $/;"	m	struct:__anon189	access:public
FMR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t              FMR;                 \/*!< CAN filter master register,          Address offset: 0x200         *\/$/;"	m	struct:__anon145	access:public
FMR_FINIT	../src/stm32f37x_can.c	102;"	d	file:
FOLDCNT	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t FOLDCNT;                 \/*!< Offset: 0x018 (R\/W)  Folded-instruction Count Register         *\/$/;"	m	struct:__anon21	access:public
FOLDCNT	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t FOLDCNT;                 \/*!< Offset: 0x018 (R\/W)  Folded-instruction Count Register         *\/$/;"	m	struct:__anon91	access:public
FOLDCNT	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t FOLDCNT;                 \/*!< Offset: 0x018 (R\/W)  Folded-instruction Count Register         *\/$/;"	m	struct:__anon123	access:public
FPCA	../CMSIS/Include/core_cm0.h	/^    uint32_t FPCA:1;                     \/*!< bit:      2  FP extension active flag           *\/$/;"	m	struct:__anon133::__anon134	access:public
FPCA	../CMSIS/Include/core_cm3.h	/^    uint32_t FPCA:1;                     \/*!< bit:      2  FP extension active flag           *\/$/;"	m	struct:__anon13::__anon14	access:public
FPCA	../CMSIS/Include/core_cm4.h	/^    uint32_t FPCA:1;                     \/*!< bit:      2  FP extension active flag           *\/$/;"	m	struct:__anon83::__anon84	access:public
FPCA	../CMSIS/Include/core_sc000.h	/^    uint32_t FPCA:1;                     \/*!< bit:      2  FP extension active flag           *\/$/;"	m	struct:__anon102::__anon103	access:public
FPCA	../CMSIS/Include/core_sc300.h	/^    uint32_t FPCA:1;                     \/*!< bit:      2  FP extension active flag           *\/$/;"	m	struct:__anon115::__anon116	access:public
FPCAR	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t FPCAR;                   \/*!< Offset: 0x008 (R\/W)  Floating-Point Context Address Register               *\/$/;"	m	struct:__anon94	access:public
FPCCR	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t FPCCR;                   \/*!< Offset: 0x004 (R\/W)  Floating-Point Context Control Register               *\/$/;"	m	struct:__anon94	access:public
FPDSCR	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t FPDSCR;                  \/*!< Offset: 0x00C (R\/W)  Floating-Point Default Status Control Register        *\/$/;"	m	struct:__anon94	access:public
FPU	../CMSIS/Include/core_cm4.h	1315;"	d
FPU_BASE	../CMSIS/Include/core_cm4.h	1314;"	d
FPU_FPCAR_ADDRESS_Msk	../CMSIS/Include/core_cm4.h	1123;"	d
FPU_FPCAR_ADDRESS_Pos	../CMSIS/Include/core_cm4.h	1122;"	d
FPU_FPCCR_ASPEN_Msk	../CMSIS/Include/core_cm4.h	1095;"	d
FPU_FPCCR_ASPEN_Pos	../CMSIS/Include/core_cm4.h	1094;"	d
FPU_FPCCR_BFRDY_Msk	../CMSIS/Include/core_cm4.h	1104;"	d
FPU_FPCCR_BFRDY_Pos	../CMSIS/Include/core_cm4.h	1103;"	d
FPU_FPCCR_HFRDY_Msk	../CMSIS/Include/core_cm4.h	1110;"	d
FPU_FPCCR_HFRDY_Pos	../CMSIS/Include/core_cm4.h	1109;"	d
FPU_FPCCR_LSPACT_Msk	../CMSIS/Include/core_cm4.h	1119;"	d
FPU_FPCCR_LSPACT_Pos	../CMSIS/Include/core_cm4.h	1118;"	d
FPU_FPCCR_LSPEN_Msk	../CMSIS/Include/core_cm4.h	1098;"	d
FPU_FPCCR_LSPEN_Pos	../CMSIS/Include/core_cm4.h	1097;"	d
FPU_FPCCR_MMRDY_Msk	../CMSIS/Include/core_cm4.h	1107;"	d
FPU_FPCCR_MMRDY_Pos	../CMSIS/Include/core_cm4.h	1106;"	d
FPU_FPCCR_MONRDY_Msk	../CMSIS/Include/core_cm4.h	1101;"	d
FPU_FPCCR_MONRDY_Pos	../CMSIS/Include/core_cm4.h	1100;"	d
FPU_FPCCR_THREAD_Msk	../CMSIS/Include/core_cm4.h	1113;"	d
FPU_FPCCR_THREAD_Pos	../CMSIS/Include/core_cm4.h	1112;"	d
FPU_FPCCR_USER_Msk	../CMSIS/Include/core_cm4.h	1116;"	d
FPU_FPCCR_USER_Pos	../CMSIS/Include/core_cm4.h	1115;"	d
FPU_FPDSCR_AHP_Msk	../CMSIS/Include/core_cm4.h	1127;"	d
FPU_FPDSCR_AHP_Pos	../CMSIS/Include/core_cm4.h	1126;"	d
FPU_FPDSCR_DN_Msk	../CMSIS/Include/core_cm4.h	1130;"	d
FPU_FPDSCR_DN_Pos	../CMSIS/Include/core_cm4.h	1129;"	d
FPU_FPDSCR_FZ_Msk	../CMSIS/Include/core_cm4.h	1133;"	d
FPU_FPDSCR_FZ_Pos	../CMSIS/Include/core_cm4.h	1132;"	d
FPU_FPDSCR_RMode_Msk	../CMSIS/Include/core_cm4.h	1136;"	d
FPU_FPDSCR_RMode_Pos	../CMSIS/Include/core_cm4.h	1135;"	d
FPU_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/arm/startup_stm32f37x.s	/^FPU_IRQHandler                                                    $/;"	l
FPU_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/iar/startup_stm32f37x.s	/^FPU_IRQHandler  $/;"	l
FPU_IRQn	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  FPU_IRQn                    = 81      \/*!< Floating point Interrupt                                          *\/$/;"	e	enum:IRQn
FPU_MVFR0_A_SIMD_registers_Msk	../CMSIS/Include/core_cm4.h	1161;"	d
FPU_MVFR0_A_SIMD_registers_Pos	../CMSIS/Include/core_cm4.h	1160;"	d
FPU_MVFR0_Divide_Msk	../CMSIS/Include/core_cm4.h	1149;"	d
FPU_MVFR0_Divide_Pos	../CMSIS/Include/core_cm4.h	1148;"	d
FPU_MVFR0_Double_precision_Msk	../CMSIS/Include/core_cm4.h	1155;"	d
FPU_MVFR0_Double_precision_Pos	../CMSIS/Include/core_cm4.h	1154;"	d
FPU_MVFR0_FP_excep_trapping_Msk	../CMSIS/Include/core_cm4.h	1152;"	d
FPU_MVFR0_FP_excep_trapping_Pos	../CMSIS/Include/core_cm4.h	1151;"	d
FPU_MVFR0_FP_rounding_modes_Msk	../CMSIS/Include/core_cm4.h	1140;"	d
FPU_MVFR0_FP_rounding_modes_Pos	../CMSIS/Include/core_cm4.h	1139;"	d
FPU_MVFR0_Short_vectors_Msk	../CMSIS/Include/core_cm4.h	1143;"	d
FPU_MVFR0_Short_vectors_Pos	../CMSIS/Include/core_cm4.h	1142;"	d
FPU_MVFR0_Single_precision_Msk	../CMSIS/Include/core_cm4.h	1158;"	d
FPU_MVFR0_Single_precision_Pos	../CMSIS/Include/core_cm4.h	1157;"	d
FPU_MVFR0_Square_root_Msk	../CMSIS/Include/core_cm4.h	1146;"	d
FPU_MVFR0_Square_root_Pos	../CMSIS/Include/core_cm4.h	1145;"	d
FPU_MVFR1_D_NaN_mode_Msk	../CMSIS/Include/core_cm4.h	1171;"	d
FPU_MVFR1_D_NaN_mode_Pos	../CMSIS/Include/core_cm4.h	1170;"	d
FPU_MVFR1_FP_HPFP_Msk	../CMSIS/Include/core_cm4.h	1168;"	d
FPU_MVFR1_FP_HPFP_Pos	../CMSIS/Include/core_cm4.h	1167;"	d
FPU_MVFR1_FP_fused_MAC_Msk	../CMSIS/Include/core_cm4.h	1165;"	d
FPU_MVFR1_FP_fused_MAC_Pos	../CMSIS/Include/core_cm4.h	1164;"	d
FPU_MVFR1_FtZ_mode_Msk	../CMSIS/Include/core_cm4.h	1174;"	d
FPU_MVFR1_FtZ_mode_Pos	../CMSIS/Include/core_cm4.h	1173;"	d
FPU_Type	../CMSIS/Include/core_cm4.h	/^} FPU_Type;$/;"	t	typeref:struct:__anon94
FR1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t FR1; \/*!< CAN Filter bank register 1 *\/$/;"	m	struct:__anon144	access:public
FR2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t FR2; \/*!< CAN Filter bank register 1 *\/$/;"	m	struct:__anon144	access:public
FS1R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t              FS1R;                \/*!< CAN filter scale register,           Address offset: 0x20C         *\/$/;"	m	struct:__anon145	access:public
FSCR	../CMSIS/Include/core_cm3.h	/^  __I  uint32_t FSCR;                    \/*!< Offset: 0x308 (R\/ )  Formatter Synchronization Counter Register *\/$/;"	m	struct:__anon22	access:public
FSCR	../CMSIS/Include/core_cm4.h	/^  __I  uint32_t FSCR;                    \/*!< Offset: 0x308 (R\/ )  Formatter Synchronization Counter Register *\/$/;"	m	struct:__anon92	access:public
FSCR	../CMSIS/Include/core_sc300.h	/^  __I  uint32_t FSCR;                    \/*!< Offset: 0x308 (R\/ )  Formatter Synchronization Counter Register *\/$/;"	m	struct:__anon124	access:public
FTSR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t FTSR;         \/*!<EXTI Falling trigger selection register,                  Address offset: 0x0C *\/$/;"	m	struct:__anon153	access:public
FUNCTION0	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t FUNCTION0;               \/*!< Offset: 0x028 (R\/W)  Function Register 0                       *\/$/;"	m	struct:__anon21	access:public
FUNCTION0	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t FUNCTION0;               \/*!< Offset: 0x028 (R\/W)  Function Register 0                       *\/$/;"	m	struct:__anon91	access:public
FUNCTION0	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t FUNCTION0;               \/*!< Offset: 0x028 (R\/W)  Function Register 0                       *\/$/;"	m	struct:__anon123	access:public
FUNCTION1	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t FUNCTION1;               \/*!< Offset: 0x038 (R\/W)  Function Register 1                       *\/$/;"	m	struct:__anon21	access:public
FUNCTION1	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t FUNCTION1;               \/*!< Offset: 0x038 (R\/W)  Function Register 1                       *\/$/;"	m	struct:__anon91	access:public
FUNCTION1	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t FUNCTION1;               \/*!< Offset: 0x038 (R\/W)  Function Register 1                       *\/$/;"	m	struct:__anon123	access:public
FUNCTION2	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t FUNCTION2;               \/*!< Offset: 0x048 (R\/W)  Function Register 2                       *\/$/;"	m	struct:__anon21	access:public
FUNCTION2	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t FUNCTION2;               \/*!< Offset: 0x048 (R\/W)  Function Register 2                       *\/$/;"	m	struct:__anon91	access:public
FUNCTION2	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t FUNCTION2;               \/*!< Offset: 0x048 (R\/W)  Function Register 2                       *\/$/;"	m	struct:__anon123	access:public
FUNCTION3	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t FUNCTION3;               \/*!< Offset: 0x058 (R\/W)  Function Register 3                       *\/$/;"	m	struct:__anon21	access:public
FUNCTION3	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t FUNCTION3;               \/*!< Offset: 0x058 (R\/W)  Function Register 3                       *\/$/;"	m	struct:__anon91	access:public
FUNCTION3	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t FUNCTION3;               \/*!< Offset: 0x058 (R\/W)  Function Register 3                       *\/$/;"	m	struct:__anon123	access:public
FillZerobss	../CMSIS/Device/ST/STM32F37x/Source/Templates/TrueSTUDIO/startup_stm32f37x.s	/^FillZerobss:$/;"	l
FillZerobss	../CMSIS/Device/ST/STM32F37x/Source/Templates/gcc_ride7/startup_stm32f37x.s	/^FillZerobss:$/;"	l
FillZerobss	../STARTCODE/startup_stm32f37x.s	/^FillZerobss:$/;"	l
FlagStatus	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^typedef enum {RESET = 0, SET = !RESET} FlagStatus, ITStatus;$/;"	t	typeref:enum:__anon138
FunctionalState	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^typedef enum {DISABLE = 0, ENABLE = !DISABLE} FunctionalState;$/;"	t	typeref:enum:__anon139
GE	../CMSIS/Include/core_cm0.h	/^    uint32_t GE:4;                       \/*!< bit: 16..19  Greater than or Equal flags        *\/$/;"	m	struct:__anon131::__anon132	access:public
GE	../CMSIS/Include/core_cm3.h	/^    uint32_t GE:4;                       \/*!< bit: 16..19  Greater than or Equal flags        *\/$/;"	m	struct:__anon11::__anon12	access:public
GE	../CMSIS/Include/core_cm4.h	/^    uint32_t GE:4;                       \/*!< bit: 16..19  Greater than or Equal flags        *\/$/;"	m	struct:__anon81::__anon82	access:public
GE	../CMSIS/Include/core_sc000.h	/^    uint32_t GE:4;                       \/*!< bit: 16..19  Greater than or Equal flags        *\/$/;"	m	struct:__anon100::__anon101	access:public
GE	../CMSIS/Include/core_sc300.h	/^    uint32_t GE:4;                       \/*!< bit: 16..19  Greater than or Equal flags        *\/$/;"	m	struct:__anon113::__anon114	access:public
GPIOA	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	986;"	d
GPIOA_BASE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	914;"	d
GPIOB	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	987;"	d
GPIOB_BASE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	915;"	d
GPIOC	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	988;"	d
GPIOC_BASE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	916;"	d
GPIOD	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	989;"	d
GPIOD_BASE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	917;"	d
GPIOE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	990;"	d
GPIOE_BASE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	918;"	d
GPIOF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	991;"	d
GPIOF_BASE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	919;"	d
GPIOMode_TypeDef	../inc/stm32f37x_gpio.h	/^}GPIOMode_TypeDef;$/;"	t	typeref:enum:__anon170
GPIOOType_TypeDef	../inc/stm32f37x_gpio.h	/^}GPIOOType_TypeDef;$/;"	t	typeref:enum:__anon171
GPIOPuPd_TypeDef	../inc/stm32f37x_gpio.h	/^}GPIOPuPd_TypeDef;$/;"	t	typeref:enum:__anon173
GPIOSpeed_TypeDef	../inc/stm32f37x_gpio.h	/^}GPIOSpeed_TypeDef;$/;"	t	typeref:enum:__anon172
GPIO_AFRH_AFRH0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3403;"	d
GPIO_AFRH_AFRH1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3404;"	d
GPIO_AFRH_AFRH2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3405;"	d
GPIO_AFRH_AFRH3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3406;"	d
GPIO_AFRH_AFRH4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3407;"	d
GPIO_AFRH_AFRH5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3408;"	d
GPIO_AFRH_AFRH6	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3409;"	d
GPIO_AFRH_AFRH7	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3410;"	d
GPIO_AFRL_AFRL0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3393;"	d
GPIO_AFRL_AFRL1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3394;"	d
GPIO_AFRL_AFRL2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3395;"	d
GPIO_AFRL_AFRL3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3396;"	d
GPIO_AFRL_AFRL4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3397;"	d
GPIO_AFRL_AFRL5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3398;"	d
GPIO_AFRL_AFRL6	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3399;"	d
GPIO_AFRL_AFRL7	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3400;"	d
GPIO_AF_0	../inc/stm32f37x_gpio.h	256;"	d
GPIO_AF_1	../inc/stm32f37x_gpio.h	261;"	d
GPIO_AF_10	../inc/stm32f37x_gpio.h	306;"	d
GPIO_AF_11	../inc/stm32f37x_gpio.h	311;"	d
GPIO_AF_14	../inc/stm32f37x_gpio.h	316;"	d
GPIO_AF_15	../inc/stm32f37x_gpio.h	321;"	d
GPIO_AF_2	../inc/stm32f37x_gpio.h	266;"	d
GPIO_AF_3	../inc/stm32f37x_gpio.h	271;"	d
GPIO_AF_4	../inc/stm32f37x_gpio.h	276;"	d
GPIO_AF_5	../inc/stm32f37x_gpio.h	281;"	d
GPIO_AF_6	../inc/stm32f37x_gpio.h	286;"	d
GPIO_AF_7	../inc/stm32f37x_gpio.h	291;"	d
GPIO_AF_8	../inc/stm32f37x_gpio.h	296;"	d
GPIO_AF_9	../inc/stm32f37x_gpio.h	301;"	d
GPIO_BRR_BR_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3413;"	d
GPIO_BRR_BR_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3414;"	d
GPIO_BRR_BR_10	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3423;"	d
GPIO_BRR_BR_11	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3424;"	d
GPIO_BRR_BR_12	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3425;"	d
GPIO_BRR_BR_13	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3426;"	d
GPIO_BRR_BR_14	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3427;"	d
GPIO_BRR_BR_15	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3428;"	d
GPIO_BRR_BR_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3415;"	d
GPIO_BRR_BR_3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3416;"	d
GPIO_BRR_BR_4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3417;"	d
GPIO_BRR_BR_5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3418;"	d
GPIO_BRR_BR_6	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3419;"	d
GPIO_BRR_BR_7	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3420;"	d
GPIO_BRR_BR_8	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3421;"	d
GPIO_BRR_BR_9	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3422;"	d
GPIO_BSRR_BR_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3356;"	d
GPIO_BSRR_BR_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3357;"	d
GPIO_BSRR_BR_10	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3366;"	d
GPIO_BSRR_BR_11	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3367;"	d
GPIO_BSRR_BR_12	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3368;"	d
GPIO_BSRR_BR_13	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3369;"	d
GPIO_BSRR_BR_14	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3370;"	d
GPIO_BSRR_BR_15	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3371;"	d
GPIO_BSRR_BR_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3358;"	d
GPIO_BSRR_BR_3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3359;"	d
GPIO_BSRR_BR_4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3360;"	d
GPIO_BSRR_BR_5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3361;"	d
GPIO_BSRR_BR_6	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3362;"	d
GPIO_BSRR_BR_7	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3363;"	d
GPIO_BSRR_BR_8	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3364;"	d
GPIO_BSRR_BR_9	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3365;"	d
GPIO_BSRR_BS_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3340;"	d
GPIO_BSRR_BS_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3341;"	d
GPIO_BSRR_BS_10	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3350;"	d
GPIO_BSRR_BS_11	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3351;"	d
GPIO_BSRR_BS_12	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3352;"	d
GPIO_BSRR_BS_13	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3353;"	d
GPIO_BSRR_BS_14	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3354;"	d
GPIO_BSRR_BS_15	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3355;"	d
GPIO_BSRR_BS_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3342;"	d
GPIO_BSRR_BS_3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3343;"	d
GPIO_BSRR_BS_4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3344;"	d
GPIO_BSRR_BS_5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3345;"	d
GPIO_BSRR_BS_6	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3346;"	d
GPIO_BSRR_BS_7	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3347;"	d
GPIO_BSRR_BS_8	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3348;"	d
GPIO_BSRR_BS_9	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3349;"	d
GPIO_DeInit	../inc/stm32f37x_gpio.h	/^void GPIO_DeInit(GPIO_TypeDef* GPIOx);$/;"	p	signature:(GPIO_TypeDef* GPIOx)
GPIO_DeInit	../src/stm32f37x_gpio.c	/^void GPIO_DeInit(GPIO_TypeDef* GPIOx)$/;"	f	signature:(GPIO_TypeDef* GPIOx)
GPIO_IDR_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3304;"	d
GPIO_IDR_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3305;"	d
GPIO_IDR_10	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3314;"	d
GPIO_IDR_11	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3315;"	d
GPIO_IDR_12	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3316;"	d
GPIO_IDR_13	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3317;"	d
GPIO_IDR_14	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3318;"	d
GPIO_IDR_15	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3319;"	d
GPIO_IDR_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3306;"	d
GPIO_IDR_3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3307;"	d
GPIO_IDR_4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3308;"	d
GPIO_IDR_5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3309;"	d
GPIO_IDR_6	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3310;"	d
GPIO_IDR_7	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3311;"	d
GPIO_IDR_8	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3312;"	d
GPIO_IDR_9	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3313;"	d
GPIO_Init	../inc/stm32f37x_gpio.h	/^void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct);$/;"	p	signature:(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
GPIO_Init	../src/stm32f37x_gpio.c	/^void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)$/;"	f	signature:(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
GPIO_InitTypeDef	../inc/stm32f37x_gpio.h	/^}GPIO_InitTypeDef;$/;"	t	typeref:struct:__anon175
GPIO_LCKR_LCK0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3374;"	d
GPIO_LCKR_LCK1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3375;"	d
GPIO_LCKR_LCK10	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3384;"	d
GPIO_LCKR_LCK11	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3385;"	d
GPIO_LCKR_LCK12	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3386;"	d
GPIO_LCKR_LCK13	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3387;"	d
GPIO_LCKR_LCK14	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3388;"	d
GPIO_LCKR_LCK15	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3389;"	d
GPIO_LCKR_LCK2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3376;"	d
GPIO_LCKR_LCK3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3377;"	d
GPIO_LCKR_LCK4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3378;"	d
GPIO_LCKR_LCK5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3379;"	d
GPIO_LCKR_LCK6	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3380;"	d
GPIO_LCKR_LCK7	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3381;"	d
GPIO_LCKR_LCK8	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3382;"	d
GPIO_LCKR_LCK9	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3383;"	d
GPIO_LCKR_LCKK	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3390;"	d
GPIO_MODER_MODER0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3136;"	d
GPIO_MODER_MODER0_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3137;"	d
GPIO_MODER_MODER0_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3138;"	d
GPIO_MODER_MODER1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3139;"	d
GPIO_MODER_MODER10	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3166;"	d
GPIO_MODER_MODER10_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3167;"	d
GPIO_MODER_MODER10_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3168;"	d
GPIO_MODER_MODER11	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3169;"	d
GPIO_MODER_MODER11_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3170;"	d
GPIO_MODER_MODER11_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3171;"	d
GPIO_MODER_MODER12	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3172;"	d
GPIO_MODER_MODER12_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3173;"	d
GPIO_MODER_MODER12_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3174;"	d
GPIO_MODER_MODER13	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3175;"	d
GPIO_MODER_MODER13_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3176;"	d
GPIO_MODER_MODER13_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3177;"	d
GPIO_MODER_MODER14	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3178;"	d
GPIO_MODER_MODER14_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3179;"	d
GPIO_MODER_MODER14_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3180;"	d
GPIO_MODER_MODER15	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3181;"	d
GPIO_MODER_MODER15_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3182;"	d
GPIO_MODER_MODER15_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3183;"	d
GPIO_MODER_MODER1_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3140;"	d
GPIO_MODER_MODER1_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3141;"	d
GPIO_MODER_MODER2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3142;"	d
GPIO_MODER_MODER2_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3143;"	d
GPIO_MODER_MODER2_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3144;"	d
GPIO_MODER_MODER3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3145;"	d
GPIO_MODER_MODER3_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3146;"	d
GPIO_MODER_MODER3_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3147;"	d
GPIO_MODER_MODER4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3148;"	d
GPIO_MODER_MODER4_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3149;"	d
GPIO_MODER_MODER4_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3150;"	d
GPIO_MODER_MODER5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3151;"	d
GPIO_MODER_MODER5_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3152;"	d
GPIO_MODER_MODER5_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3153;"	d
GPIO_MODER_MODER6	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3154;"	d
GPIO_MODER_MODER6_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3155;"	d
GPIO_MODER_MODER6_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3156;"	d
GPIO_MODER_MODER7	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3157;"	d
GPIO_MODER_MODER7_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3158;"	d
GPIO_MODER_MODER7_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3159;"	d
GPIO_MODER_MODER8	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3160;"	d
GPIO_MODER_MODER8_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3161;"	d
GPIO_MODER_MODER8_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3162;"	d
GPIO_MODER_MODER9	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3163;"	d
GPIO_MODER_MODER9_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3164;"	d
GPIO_MODER_MODER9_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3165;"	d
GPIO_Mode	../inc/stm32f37x_gpio.h	/^  GPIOMode_TypeDef GPIO_Mode;     \/*!< Specifies the operating mode for the selected pins.$/;"	m	struct:__anon175	access:public
GPIO_Mode_AF	../inc/stm32f37x_gpio.h	/^  GPIO_Mode_AF   = 0x02, \/*!< GPIO Alternate function Mode *\/$/;"	e	enum:__anon170
GPIO_Mode_AN	../inc/stm32f37x_gpio.h	/^  GPIO_Mode_AN   = 0x03  \/*!< GPIO Analog In\/Out Mode      *\/$/;"	e	enum:__anon170
GPIO_Mode_IN	../inc/stm32f37x_gpio.h	/^  GPIO_Mode_IN   = 0x00, \/*!< GPIO Input Mode *\/$/;"	e	enum:__anon170
GPIO_Mode_OUT	../inc/stm32f37x_gpio.h	/^  GPIO_Mode_OUT  = 0x01, \/*!< GPIO Output Mode *\/$/;"	e	enum:__anon170
GPIO_ODR_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3322;"	d
GPIO_ODR_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3323;"	d
GPIO_ODR_10	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3332;"	d
GPIO_ODR_11	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3333;"	d
GPIO_ODR_12	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3334;"	d
GPIO_ODR_13	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3335;"	d
GPIO_ODR_14	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3336;"	d
GPIO_ODR_15	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3337;"	d
GPIO_ODR_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3324;"	d
GPIO_ODR_3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3325;"	d
GPIO_ODR_4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3326;"	d
GPIO_ODR_5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3327;"	d
GPIO_ODR_6	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3328;"	d
GPIO_ODR_7	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3329;"	d
GPIO_ODR_8	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3330;"	d
GPIO_ODR_9	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3331;"	d
GPIO_OSPEEDER_OSPEEDR0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3204;"	d
GPIO_OSPEEDER_OSPEEDR0_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3205;"	d
GPIO_OSPEEDER_OSPEEDR0_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3206;"	d
GPIO_OSPEEDER_OSPEEDR1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3207;"	d
GPIO_OSPEEDER_OSPEEDR10	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3234;"	d
GPIO_OSPEEDER_OSPEEDR10_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3235;"	d
GPIO_OSPEEDER_OSPEEDR10_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3236;"	d
GPIO_OSPEEDER_OSPEEDR11	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3237;"	d
GPIO_OSPEEDER_OSPEEDR11_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3238;"	d
GPIO_OSPEEDER_OSPEEDR11_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3239;"	d
GPIO_OSPEEDER_OSPEEDR12	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3240;"	d
GPIO_OSPEEDER_OSPEEDR12_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3241;"	d
GPIO_OSPEEDER_OSPEEDR12_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3242;"	d
GPIO_OSPEEDER_OSPEEDR13	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3243;"	d
GPIO_OSPEEDER_OSPEEDR13_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3244;"	d
GPIO_OSPEEDER_OSPEEDR13_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3245;"	d
GPIO_OSPEEDER_OSPEEDR14	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3246;"	d
GPIO_OSPEEDER_OSPEEDR14_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3247;"	d
GPIO_OSPEEDER_OSPEEDR14_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3248;"	d
GPIO_OSPEEDER_OSPEEDR15	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3249;"	d
GPIO_OSPEEDER_OSPEEDR15_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3250;"	d
GPIO_OSPEEDER_OSPEEDR15_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3251;"	d
GPIO_OSPEEDER_OSPEEDR1_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3208;"	d
GPIO_OSPEEDER_OSPEEDR1_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3209;"	d
GPIO_OSPEEDER_OSPEEDR2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3210;"	d
GPIO_OSPEEDER_OSPEEDR2_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3211;"	d
GPIO_OSPEEDER_OSPEEDR2_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3212;"	d
GPIO_OSPEEDER_OSPEEDR3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3213;"	d
GPIO_OSPEEDER_OSPEEDR3_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3214;"	d
GPIO_OSPEEDER_OSPEEDR3_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3215;"	d
GPIO_OSPEEDER_OSPEEDR4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3216;"	d
GPIO_OSPEEDER_OSPEEDR4_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3217;"	d
GPIO_OSPEEDER_OSPEEDR4_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3218;"	d
GPIO_OSPEEDER_OSPEEDR5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3219;"	d
GPIO_OSPEEDER_OSPEEDR5_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3220;"	d
GPIO_OSPEEDER_OSPEEDR5_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3221;"	d
GPIO_OSPEEDER_OSPEEDR6	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3222;"	d
GPIO_OSPEEDER_OSPEEDR6_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3223;"	d
GPIO_OSPEEDER_OSPEEDR6_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3224;"	d
GPIO_OSPEEDER_OSPEEDR7	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3225;"	d
GPIO_OSPEEDER_OSPEEDR7_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3226;"	d
GPIO_OSPEEDER_OSPEEDR7_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3227;"	d
GPIO_OSPEEDER_OSPEEDR8	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3228;"	d
GPIO_OSPEEDER_OSPEEDR8_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3229;"	d
GPIO_OSPEEDER_OSPEEDR8_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3230;"	d
GPIO_OSPEEDER_OSPEEDR9	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3231;"	d
GPIO_OSPEEDER_OSPEEDR9_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3232;"	d
GPIO_OSPEEDER_OSPEEDR9_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3233;"	d
GPIO_OTYPER_OT_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3186;"	d
GPIO_OTYPER_OT_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3187;"	d
GPIO_OTYPER_OT_10	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3196;"	d
GPIO_OTYPER_OT_11	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3197;"	d
GPIO_OTYPER_OT_12	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3198;"	d
GPIO_OTYPER_OT_13	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3199;"	d
GPIO_OTYPER_OT_14	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3200;"	d
GPIO_OTYPER_OT_15	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3201;"	d
GPIO_OTYPER_OT_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3188;"	d
GPIO_OTYPER_OT_3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3189;"	d
GPIO_OTYPER_OT_4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3190;"	d
GPIO_OTYPER_OT_5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3191;"	d
GPIO_OTYPER_OT_6	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3192;"	d
GPIO_OTYPER_OT_7	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3193;"	d
GPIO_OTYPER_OT_8	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3194;"	d
GPIO_OTYPER_OT_9	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3195;"	d
GPIO_OType	../inc/stm32f37x_gpio.h	/^  GPIOOType_TypeDef GPIO_OType;   \/*!< Specifies the operating output type for the selected pins.$/;"	m	struct:__anon175	access:public
GPIO_OType_OD	../inc/stm32f37x_gpio.h	/^  GPIO_OType_OD = 0x01$/;"	e	enum:__anon171
GPIO_OType_PP	../inc/stm32f37x_gpio.h	/^  GPIO_OType_PP = 0x00,$/;"	e	enum:__anon171
GPIO_PUPDR_PUPDR0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3254;"	d
GPIO_PUPDR_PUPDR0_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3255;"	d
GPIO_PUPDR_PUPDR0_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3256;"	d
GPIO_PUPDR_PUPDR1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3257;"	d
GPIO_PUPDR_PUPDR10	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3284;"	d
GPIO_PUPDR_PUPDR10_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3285;"	d
GPIO_PUPDR_PUPDR10_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3286;"	d
GPIO_PUPDR_PUPDR11	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3287;"	d
GPIO_PUPDR_PUPDR11_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3288;"	d
GPIO_PUPDR_PUPDR11_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3289;"	d
GPIO_PUPDR_PUPDR12	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3290;"	d
GPIO_PUPDR_PUPDR12_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3291;"	d
GPIO_PUPDR_PUPDR12_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3292;"	d
GPIO_PUPDR_PUPDR13	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3293;"	d
GPIO_PUPDR_PUPDR13_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3294;"	d
GPIO_PUPDR_PUPDR13_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3295;"	d
GPIO_PUPDR_PUPDR14	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3296;"	d
GPIO_PUPDR_PUPDR14_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3297;"	d
GPIO_PUPDR_PUPDR14_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3298;"	d
GPIO_PUPDR_PUPDR15	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3299;"	d
GPIO_PUPDR_PUPDR15_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3300;"	d
GPIO_PUPDR_PUPDR15_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3301;"	d
GPIO_PUPDR_PUPDR1_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3258;"	d
GPIO_PUPDR_PUPDR1_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3259;"	d
GPIO_PUPDR_PUPDR2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3260;"	d
GPIO_PUPDR_PUPDR2_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3261;"	d
GPIO_PUPDR_PUPDR2_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3262;"	d
GPIO_PUPDR_PUPDR3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3263;"	d
GPIO_PUPDR_PUPDR3_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3264;"	d
GPIO_PUPDR_PUPDR3_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3265;"	d
GPIO_PUPDR_PUPDR4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3266;"	d
GPIO_PUPDR_PUPDR4_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3267;"	d
GPIO_PUPDR_PUPDR4_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3268;"	d
GPIO_PUPDR_PUPDR5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3269;"	d
GPIO_PUPDR_PUPDR5_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3270;"	d
GPIO_PUPDR_PUPDR5_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3271;"	d
GPIO_PUPDR_PUPDR6	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3272;"	d
GPIO_PUPDR_PUPDR6_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3273;"	d
GPIO_PUPDR_PUPDR6_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3274;"	d
GPIO_PUPDR_PUPDR7	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3275;"	d
GPIO_PUPDR_PUPDR7_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3276;"	d
GPIO_PUPDR_PUPDR7_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3277;"	d
GPIO_PUPDR_PUPDR8	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3278;"	d
GPIO_PUPDR_PUPDR8_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3279;"	d
GPIO_PUPDR_PUPDR8_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3280;"	d
GPIO_PUPDR_PUPDR9	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3281;"	d
GPIO_PUPDR_PUPDR9_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3282;"	d
GPIO_PUPDR_PUPDR9_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3283;"	d
GPIO_Pin	../inc/stm32f37x_gpio.h	/^  uint32_t GPIO_Pin;              \/*!< Specifies the GPIO pins to be configured.$/;"	m	struct:__anon175	access:public
GPIO_PinAFConfig	../inc/stm32f37x_gpio.h	/^void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF);$/;"	p	signature:(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
GPIO_PinAFConfig	../src/stm32f37x_gpio.c	/^void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)$/;"	f	signature:(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
GPIO_PinLockConfig	../inc/stm32f37x_gpio.h	/^void GPIO_PinLockConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin);$/;"	p	signature:(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
GPIO_PinLockConfig	../src/stm32f37x_gpio.c	/^void GPIO_PinLockConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)$/;"	f	signature:(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
GPIO_PinSource0	../inc/stm32f37x_gpio.h	212;"	d
GPIO_PinSource1	../inc/stm32f37x_gpio.h	213;"	d
GPIO_PinSource10	../inc/stm32f37x_gpio.h	222;"	d
GPIO_PinSource11	../inc/stm32f37x_gpio.h	223;"	d
GPIO_PinSource12	../inc/stm32f37x_gpio.h	224;"	d
GPIO_PinSource13	../inc/stm32f37x_gpio.h	225;"	d
GPIO_PinSource14	../inc/stm32f37x_gpio.h	226;"	d
GPIO_PinSource15	../inc/stm32f37x_gpio.h	227;"	d
GPIO_PinSource2	../inc/stm32f37x_gpio.h	214;"	d
GPIO_PinSource3	../inc/stm32f37x_gpio.h	215;"	d
GPIO_PinSource4	../inc/stm32f37x_gpio.h	216;"	d
GPIO_PinSource5	../inc/stm32f37x_gpio.h	217;"	d
GPIO_PinSource6	../inc/stm32f37x_gpio.h	218;"	d
GPIO_PinSource7	../inc/stm32f37x_gpio.h	219;"	d
GPIO_PinSource8	../inc/stm32f37x_gpio.h	220;"	d
GPIO_PinSource9	../inc/stm32f37x_gpio.h	221;"	d
GPIO_Pin_0	../inc/stm32f37x_gpio.h	168;"	d
GPIO_Pin_1	../inc/stm32f37x_gpio.h	169;"	d
GPIO_Pin_10	../inc/stm32f37x_gpio.h	178;"	d
GPIO_Pin_11	../inc/stm32f37x_gpio.h	179;"	d
GPIO_Pin_12	../inc/stm32f37x_gpio.h	180;"	d
GPIO_Pin_13	../inc/stm32f37x_gpio.h	181;"	d
GPIO_Pin_14	../inc/stm32f37x_gpio.h	182;"	d
GPIO_Pin_15	../inc/stm32f37x_gpio.h	183;"	d
GPIO_Pin_2	../inc/stm32f37x_gpio.h	170;"	d
GPIO_Pin_3	../inc/stm32f37x_gpio.h	171;"	d
GPIO_Pin_4	../inc/stm32f37x_gpio.h	172;"	d
GPIO_Pin_5	../inc/stm32f37x_gpio.h	173;"	d
GPIO_Pin_6	../inc/stm32f37x_gpio.h	174;"	d
GPIO_Pin_7	../inc/stm32f37x_gpio.h	175;"	d
GPIO_Pin_8	../inc/stm32f37x_gpio.h	176;"	d
GPIO_Pin_9	../inc/stm32f37x_gpio.h	177;"	d
GPIO_Pin_All	../inc/stm32f37x_gpio.h	184;"	d
GPIO_PuPd	../inc/stm32f37x_gpio.h	/^  GPIOPuPd_TypeDef GPIO_PuPd;     \/*!< Specifies the operating Pull-up\/Pull down for the selected pins.$/;"	m	struct:__anon175	access:public
GPIO_PuPd_DOWN	../inc/stm32f37x_gpio.h	/^  GPIO_PuPd_DOWN   = 0x02$/;"	e	enum:__anon173
GPIO_PuPd_NOPULL	../inc/stm32f37x_gpio.h	/^  GPIO_PuPd_NOPULL = 0x00,$/;"	e	enum:__anon173
GPIO_PuPd_UP	../inc/stm32f37x_gpio.h	/^  GPIO_PuPd_UP     = 0x01,$/;"	e	enum:__anon173
GPIO_ReadInputData	../inc/stm32f37x_gpio.h	/^uint16_t GPIO_ReadInputData(GPIO_TypeDef* GPIOx);$/;"	p	signature:(GPIO_TypeDef* GPIOx)
GPIO_ReadInputData	../src/stm32f37x_gpio.c	/^uint16_t GPIO_ReadInputData(GPIO_TypeDef* GPIOx)$/;"	f	signature:(GPIO_TypeDef* GPIOx)
GPIO_ReadInputDataBit	../inc/stm32f37x_gpio.h	/^uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin);$/;"	p	signature:(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
GPIO_ReadInputDataBit	../src/stm32f37x_gpio.c	/^uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)$/;"	f	signature:(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
GPIO_ReadOutputData	../inc/stm32f37x_gpio.h	/^uint16_t GPIO_ReadOutputData(GPIO_TypeDef* GPIOx);$/;"	p	signature:(GPIO_TypeDef* GPIOx)
GPIO_ReadOutputData	../src/stm32f37x_gpio.c	/^uint16_t GPIO_ReadOutputData(GPIO_TypeDef* GPIOx)$/;"	f	signature:(GPIO_TypeDef* GPIOx)
GPIO_ReadOutputDataBit	../inc/stm32f37x_gpio.h	/^uint8_t GPIO_ReadOutputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin);$/;"	p	signature:(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
GPIO_ReadOutputDataBit	../src/stm32f37x_gpio.c	/^uint8_t GPIO_ReadOutputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)$/;"	f	signature:(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
GPIO_ResetBits	../inc/stm32f37x_gpio.h	/^void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin);$/;"	p	signature:(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
GPIO_ResetBits	../src/stm32f37x_gpio.c	/^void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)$/;"	f	signature:(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
GPIO_SetBits	../inc/stm32f37x_gpio.h	/^void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin);$/;"	p	signature:(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
GPIO_SetBits	../src/stm32f37x_gpio.c	/^void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)$/;"	f	signature:(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
GPIO_Speed	../inc/stm32f37x_gpio.h	/^  GPIOSpeed_TypeDef GPIO_Speed;   \/*!< Specifies the speed for the selected pins.$/;"	m	struct:__anon175	access:public
GPIO_Speed_10MHz	../inc/stm32f37x_gpio.h	339;"	d
GPIO_Speed_2MHz	../inc/stm32f37x_gpio.h	340;"	d
GPIO_Speed_50MHz	../inc/stm32f37x_gpio.h	341;"	d
GPIO_Speed_Level_1	../inc/stm32f37x_gpio.h	/^  GPIO_Speed_Level_1  = 0x01, \/*!< Medium Speed *\/$/;"	e	enum:__anon172
GPIO_Speed_Level_2	../inc/stm32f37x_gpio.h	/^  GPIO_Speed_Level_2  = 0x02, \/*!< Fast Speed   *\/$/;"	e	enum:__anon172
GPIO_Speed_Level_3	../inc/stm32f37x_gpio.h	/^  GPIO_Speed_Level_3  = 0x03  \/*!< High Speed   *\/$/;"	e	enum:__anon172
GPIO_StructInit	../inc/stm32f37x_gpio.h	/^void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct);$/;"	p	signature:(GPIO_InitTypeDef* GPIO_InitStruct)
GPIO_StructInit	../src/stm32f37x_gpio.c	/^void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)$/;"	f	signature:(GPIO_InitTypeDef* GPIO_InitStruct)
GPIO_TypeDef	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^}GPIO_TypeDef;$/;"	t	typeref:struct:__anon156
GPIO_Write	../inc/stm32f37x_gpio.h	/^void GPIO_Write(GPIO_TypeDef* GPIOx, uint16_t PortVal);$/;"	p	signature:(GPIO_TypeDef* GPIOx, uint16_t PortVal)
GPIO_Write	../src/stm32f37x_gpio.c	/^void GPIO_Write(GPIO_TypeDef* GPIOx, uint16_t PortVal)$/;"	f	signature:(GPIO_TypeDef* GPIOx, uint16_t PortVal)
GPIO_WriteBit	../inc/stm32f37x_gpio.h	/^void GPIO_WriteBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, BitAction BitVal);$/;"	p	signature:(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, BitAction BitVal)
GPIO_WriteBit	../src/stm32f37x_gpio.c	/^void GPIO_WriteBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, BitAction BitVal)$/;"	f	signature:(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, BitAction BitVal)
GTPR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint16_t GTPR;   \/*!< USART Guard time and prescaler register,  Address offset: 0x10 *\/$/;"	m	struct:__anon167	access:public
HCLK_Frequency	../inc/stm32f37x_rcc.h	/^  uint32_t HCLK_Frequency;$/;"	m	struct:__anon183	access:public
HFSR	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t HFSR;                    \/*!< Offset: 0x02C (R\/W)  HardFault Status Register                             *\/$/;"	m	struct:__anon16	access:public
HFSR	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t HFSR;                    \/*!< Offset: 0x02C (R\/W)  HardFault Status Register                             *\/$/;"	m	struct:__anon86	access:public
HFSR	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t HFSR;                    \/*!< Offset: 0x02C (R\/W)  HardFault Status Register                             *\/$/;"	m	struct:__anon118	access:public
HSE_STARTUP_TIMEOUT	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	101;"	d
HSE_VALUE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	94;"	d
HSION_BitNumber	../src/stm32f37x_rcc.c	78;"	d	file:
HSI_STARTUP_TIMEOUT	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	107;"	d
HSI_VALUE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	110;"	d
HTR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t HTR;   \/*!< ADC watchdog higher threshold register,      Address offset: 0x24 *\/$/;"	m	struct:__anon141	access:public
HardFault_Handler	../CMSIS/DSP_Lib/Examples/Common/G++/startup_ARMCM0.s	/^HardFault_Handler:$/;"	l
HardFault_Handler	../CMSIS/DSP_Lib/Examples/Common/G++/startup_ARMCM3.s	/^HardFault_Handler:$/;"	l
HardFault_Handler	../CMSIS/DSP_Lib/Examples/Common/G++/startup_ARMCM4.s	/^HardFault_Handler:$/;"	l
HardFault_Handler	../CMSIS/Device/ST/STM32F37x/Source/Templates/iar/startup_stm32f37x.s	/^HardFault_Handler$/;"	l
HardFault_Handler	../QP_BOOM/stm32f37x_it.c	/^void HardFault_Handler(void)$/;"	f	signature:(void)
HardFault_Handler	../QP_TEST/stm32f37x_it.c	/^void HardFault_Handler(void)$/;"	f	signature:(void)
HardFault_Handler	../i2s/stm32f37x_it.c	/^void HardFault_Handler(void)$/;"	f	signature:(void)
HardFault_Handler	../i2s/stm32f37x_it.h	/^void HardFault_Handler(void);$/;"	p	signature:(void)
HardFault_Handler	../i2s_master/stm32f37x_it.c	/^void HardFault_Handler(void)$/;"	f	signature:(void)
HardFault_Handler	../i2s_master/stm32f37x_it.h	/^void HardFault_Handler(void);$/;"	p	signature:(void)
HardFault_Handler	../inc/stm32f37x_it.h	/^void HardFault_Handler(void);$/;"	p	signature:(void)
HardFault_Handler	../tim_adc/stm32f37x_it.c	/^void HardFault_Handler(void)$/;"	f	signature:(void)
HardFault_Handler	../tim_adc/stm32f37x_it.h	/^void HardFault_Handler(void);$/;"	p	signature:(void)
Heap_Mem	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM0.s	/^Heap_Mem        SPACE   Heap_Size$/;"	l
Heap_Mem	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM3.s	/^Heap_Mem        SPACE   Heap_Size$/;"	l
Heap_Mem	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM4.s	/^Heap_Mem        SPACE   Heap_Size$/;"	l
Heap_Mem	../CMSIS/Device/ST/STM32F37x/Source/Templates/arm/startup_stm32f37x.s	/^Heap_Mem        SPACE   Heap_Size$/;"	l
Heap_Size	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM0.s	/^Heap_Size       EQU     0x00000C00$/;"	d
Heap_Size	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM3.s	/^Heap_Size       EQU     0x00000C00$/;"	d
Heap_Size	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM4.s	/^Heap_Size       EQU     0x00000C00$/;"	d
Heap_Size	../CMSIS/Device/ST/STM32F37x/Source/Templates/arm/startup_stm32f37x.s	/^Heap_Size       EQU     0x00000200$/;"	d
History	../CMSIS/Device/ST/STM32F37x/Release_Notes.html	/^<h2 style="background: rgb(51, 102, 255) none repeat scroll 0% 50%; -moz-background-clip: initial; -moz-background-origin: initial; -moz-background-inline-policy: initial;"><a name="History"><\/a><span style="font-size: 12pt; color: white;">STM32F37x CMSIS$/;"	a
I2C1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	945;"	d
I2C1CLK_Frequency	../inc/stm32f37x_rcc.h	/^  uint32_t I2C1CLK_Frequency;$/;"	m	struct:__anon183	access:public
I2C1_BASE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	868;"	d
I2C1_ER_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/arm/startup_stm32f37x.s	/^I2C1_ER_IRQHandler                                                         $/;"	l
I2C1_ER_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/iar/startup_stm32f37x.s	/^I2C1_ER_IRQHandler  $/;"	l
I2C1_ER_IRQn	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  I2C1_ER_IRQn                = 32,     \/*!< I2C1 Error Interrupt                                              *\/$/;"	e	enum:IRQn
I2C1_EV_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/arm/startup_stm32f37x.s	/^I2C1_EV_IRQHandler                                                         $/;"	l
I2C1_EV_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/iar/startup_stm32f37x.s	/^I2C1_EV_IRQHandler  $/;"	l
I2C1_EV_IRQn	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  I2C1_EV_IRQn                = 31,     \/*!< I2C1 Event Interrupt                                              *\/$/;"	e	enum:IRQn
I2C2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	946;"	d
I2C2CLK_Frequency	../inc/stm32f37x_rcc.h	/^  uint32_t I2C2CLK_Frequency;$/;"	m	struct:__anon183	access:public
I2C2_BASE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	869;"	d
I2C2_ER_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/arm/startup_stm32f37x.s	/^I2C2_ER_IRQHandler                                                           $/;"	l
I2C2_ER_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/iar/startup_stm32f37x.s	/^I2C2_ER_IRQHandler  $/;"	l
I2C2_ER_IRQn	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  I2C2_ER_IRQn                = 34,     \/*!< I2C2 Error Interrupt                                              *\/  $/;"	e	enum:IRQn
I2C2_EV_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/arm/startup_stm32f37x.s	/^I2C2_EV_IRQHandler                                                        $/;"	l
I2C2_EV_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/iar/startup_stm32f37x.s	/^I2C2_EV_IRQHandler  $/;"	l
I2C2_EV_IRQn	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  I2C2_EV_IRQn                = 33,     \/*!< I2C2 Event Interrupt                                              *\/$/;"	e	enum:IRQn
I2C_10BitAddressHeaderCmd	../inc/stm32f37x_i2c.h	/^void I2C_10BitAddressHeaderCmd(I2C_TypeDef* I2Cx, FunctionalState NewState);$/;"	p	signature:(I2C_TypeDef* I2Cx, FunctionalState NewState)
I2C_10BitAddressHeaderCmd	../src/stm32f37x_i2c.c	/^void I2C_10BitAddressHeaderCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)$/;"	f	signature:(I2C_TypeDef* I2Cx, FunctionalState NewState)
I2C_10BitAddressingModeCmd	../inc/stm32f37x_i2c.h	/^void I2C_10BitAddressingModeCmd(I2C_TypeDef* I2Cx, FunctionalState NewState);$/;"	p	signature:(I2C_TypeDef* I2Cx, FunctionalState NewState)
I2C_10BitAddressingModeCmd	../src/stm32f37x_i2c.c	/^void I2C_10BitAddressingModeCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)$/;"	f	signature:(I2C_TypeDef* I2Cx, FunctionalState NewState)
I2C_Ack	../inc/stm32f37x_i2c.h	/^  uint32_t I2C_Ack;                 \/*!< Enables or disables the acknowledgement.$/;"	m	struct:__anon169	access:public
I2C_Ack_Disable	../inc/stm32f37x_i2c.h	130;"	d
I2C_Ack_Enable	../inc/stm32f37x_i2c.h	129;"	d
I2C_AcknowledgeConfig	../inc/stm32f37x_i2c.h	/^void I2C_AcknowledgeConfig(I2C_TypeDef* I2Cx, FunctionalState NewState);$/;"	p	signature:(I2C_TypeDef* I2Cx, FunctionalState NewState)
I2C_AcknowledgeConfig	../src/stm32f37x_i2c.c	/^void I2C_AcknowledgeConfig(I2C_TypeDef* I2Cx, FunctionalState NewState)$/;"	f	signature:(I2C_TypeDef* I2Cx, FunctionalState NewState)
I2C_AcknowledgedAddress	../inc/stm32f37x_i2c.h	/^  uint32_t I2C_AcknowledgedAddress; \/*!< Specifies if 7-bit or 10-bit address is acknowledged.$/;"	m	struct:__anon169	access:public
I2C_AcknowledgedAddress_10bit	../inc/stm32f37x_i2c.h	143;"	d
I2C_AcknowledgedAddress_7bit	../inc/stm32f37x_i2c.h	142;"	d
I2C_AnalogFilter	../inc/stm32f37x_i2c.h	/^  uint32_t I2C_AnalogFilter;        \/*!< Enables or disables analog noise filter.$/;"	m	struct:__anon169	access:public
I2C_AnalogFilter_Disable	../inc/stm32f37x_i2c.h	93;"	d
I2C_AnalogFilter_Enable	../inc/stm32f37x_i2c.h	92;"	d
I2C_AutoEndCmd	../inc/stm32f37x_i2c.h	/^void I2C_AutoEndCmd(I2C_TypeDef* I2Cx, FunctionalState NewState);$/;"	p	signature:(I2C_TypeDef* I2Cx, FunctionalState NewState)
I2C_AutoEndCmd	../src/stm32f37x_i2c.c	/^void I2C_AutoEndCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)$/;"	f	signature:(I2C_TypeDef* I2Cx, FunctionalState NewState)
I2C_AutoEnd_Mode	../inc/stm32f37x_i2c.h	364;"	d
I2C_CR1_ADDRIE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3439;"	d
I2C_CR1_ALERTEN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3455;"	d
I2C_CR1_ANFOFF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3445;"	d
I2C_CR1_DFN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3444;"	d
I2C_CR1_ERRIE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3443;"	d
I2C_CR1_GCEN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3452;"	d
I2C_CR1_NACKIE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3440;"	d
I2C_CR1_NOSTRETCH	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3450;"	d
I2C_CR1_PE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3436;"	d
I2C_CR1_PECEN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3456;"	d
I2C_CR1_RXDMAEN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3448;"	d
I2C_CR1_RXIE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3438;"	d
I2C_CR1_SBC	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3449;"	d
I2C_CR1_SMBDEN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3454;"	d
I2C_CR1_SMBHEN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3453;"	d
I2C_CR1_STOPIE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3441;"	d
I2C_CR1_SWRST	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3446;"	d
I2C_CR1_TCIE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3442;"	d
I2C_CR1_TXDMAEN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3447;"	d
I2C_CR1_TXIE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3437;"	d
I2C_CR1_WUPEN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3451;"	d
I2C_CR2_ADD10	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3461;"	d
I2C_CR2_AUTOEND	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3468;"	d
I2C_CR2_HEAD10R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3462;"	d
I2C_CR2_NACK	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3465;"	d
I2C_CR2_NBYTES	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3466;"	d
I2C_CR2_PECBYTE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3469;"	d
I2C_CR2_RD_WRN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3460;"	d
I2C_CR2_RELOAD	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3467;"	d
I2C_CR2_SADD	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3459;"	d
I2C_CR2_START	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3463;"	d
I2C_CR2_STOP	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3464;"	d
I2C_CalculatePEC	../inc/stm32f37x_i2c.h	/^void I2C_CalculatePEC(I2C_TypeDef* I2Cx, FunctionalState NewState);$/;"	p	signature:(I2C_TypeDef* I2Cx, FunctionalState NewState)
I2C_CalculatePEC	../src/stm32f37x_i2c.c	/^void I2C_CalculatePEC(I2C_TypeDef* I2Cx, FunctionalState NewState)$/;"	f	signature:(I2C_TypeDef* I2Cx, FunctionalState NewState)
I2C_ClearFlag	../inc/stm32f37x_i2c.h	/^void I2C_ClearFlag(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG);$/;"	p	signature:(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG)
I2C_ClearFlag	../src/stm32f37x_i2c.c	/^void I2C_ClearFlag(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG)$/;"	f	signature:(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG)
I2C_ClearITPendingBit	../inc/stm32f37x_i2c.h	/^void I2C_ClearITPendingBit(I2C_TypeDef* I2Cx, uint32_t I2C_IT);$/;"	p	signature:(I2C_TypeDef* I2Cx, uint32_t I2C_IT)
I2C_ClearITPendingBit	../src/stm32f37x_i2c.c	/^void I2C_ClearITPendingBit(I2C_TypeDef* I2Cx, uint32_t I2C_IT)$/;"	f	signature:(I2C_TypeDef* I2Cx, uint32_t I2C_IT)
I2C_ClockTimeoutCmd	../inc/stm32f37x_i2c.h	/^void I2C_ClockTimeoutCmd(I2C_TypeDef* I2Cx, FunctionalState NewState);$/;"	p	signature:(I2C_TypeDef* I2Cx, FunctionalState NewState)
I2C_ClockTimeoutCmd	../src/stm32f37x_i2c.c	/^void I2C_ClockTimeoutCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)$/;"	f	signature:(I2C_TypeDef* I2Cx, FunctionalState NewState)
I2C_Cmd	../inc/stm32f37x_i2c.h	/^void I2C_Cmd(I2C_TypeDef* I2Cx, FunctionalState NewState);$/;"	p	signature:(I2C_TypeDef* I2Cx, FunctionalState NewState)
I2C_Cmd	../src/stm32f37x_i2c.c	/^void I2C_Cmd(I2C_TypeDef* I2Cx, FunctionalState NewState)$/;"	f	signature:(I2C_TypeDef* I2Cx, FunctionalState NewState)
I2C_DMACmd	../inc/stm32f37x_i2c.h	/^void I2C_DMACmd(I2C_TypeDef* I2Cx, uint32_t I2C_DMAReq, FunctionalState NewState);$/;"	p	signature:(I2C_TypeDef* I2Cx, uint32_t I2C_DMAReq, FunctionalState NewState)
I2C_DMACmd	../src/stm32f37x_i2c.c	/^void I2C_DMACmd(I2C_TypeDef* I2Cx, uint32_t I2C_DMAReq, FunctionalState NewState)$/;"	f	signature:(I2C_TypeDef* I2Cx, uint32_t I2C_DMAReq, FunctionalState NewState)
I2C_DMAReq_Rx	../inc/stm32f37x_i2c.h	178;"	d
I2C_DMAReq_Tx	../inc/stm32f37x_i2c.h	177;"	d
I2C_DeInit	../inc/stm32f37x_i2c.h	/^void I2C_DeInit(I2C_TypeDef* I2Cx);$/;"	p	signature:(I2C_TypeDef* I2Cx)
I2C_DeInit	../src/stm32f37x_i2c.c	/^void I2C_DeInit(I2C_TypeDef* I2Cx)$/;"	f	signature:(I2C_TypeDef* I2Cx)
I2C_DigitalFilter	../inc/stm32f37x_i2c.h	/^  uint32_t I2C_DigitalFilter;       \/*!< Configures the digital noise filter.$/;"	m	struct:__anon169	access:public
I2C_Direction_Receiver	../inc/stm32f37x_i2c.h	165;"	d
I2C_Direction_Transmitter	../inc/stm32f37x_i2c.h	164;"	d
I2C_DualAddressCmd	../inc/stm32f37x_i2c.h	/^void I2C_DualAddressCmd(I2C_TypeDef* I2Cx, FunctionalState NewState);$/;"	p	signature:(I2C_TypeDef* I2Cx, FunctionalState NewState)
I2C_DualAddressCmd	../src/stm32f37x_i2c.c	/^void I2C_DualAddressCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)$/;"	f	signature:(I2C_TypeDef* I2Cx, FunctionalState NewState)
I2C_ExtendedClockTimeoutCmd	../inc/stm32f37x_i2c.h	/^void I2C_ExtendedClockTimeoutCmd(I2C_TypeDef* I2Cx, FunctionalState NewState);$/;"	p	signature:(I2C_TypeDef* I2Cx, FunctionalState NewState)
I2C_ExtendedClockTimeoutCmd	../src/stm32f37x_i2c.c	/^void I2C_ExtendedClockTimeoutCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)$/;"	f	signature:(I2C_TypeDef* I2Cx, FunctionalState NewState)
I2C_FLAG_ADDR	../inc/stm32f37x_i2c.h	297;"	d
I2C_FLAG_ALERT	../inc/stm32f37x_i2c.h	307;"	d
I2C_FLAG_ARLO	../inc/stm32f37x_i2c.h	303;"	d
I2C_FLAG_BERR	../inc/stm32f37x_i2c.h	302;"	d
I2C_FLAG_BUSY	../inc/stm32f37x_i2c.h	308;"	d
I2C_FLAG_NACKF	../inc/stm32f37x_i2c.h	298;"	d
I2C_FLAG_OVR	../inc/stm32f37x_i2c.h	304;"	d
I2C_FLAG_PECERR	../inc/stm32f37x_i2c.h	305;"	d
I2C_FLAG_RXNE	../inc/stm32f37x_i2c.h	296;"	d
I2C_FLAG_STOPF	../inc/stm32f37x_i2c.h	299;"	d
I2C_FLAG_TC	../inc/stm32f37x_i2c.h	300;"	d
I2C_FLAG_TCR	../inc/stm32f37x_i2c.h	301;"	d
I2C_FLAG_TIMEOUT	../inc/stm32f37x_i2c.h	306;"	d
I2C_FLAG_TXE	../inc/stm32f37x_i2c.h	294;"	d
I2C_FLAG_TXIS	../inc/stm32f37x_i2c.h	295;"	d
I2C_GeneralCallCmd	../inc/stm32f37x_i2c.h	/^void I2C_GeneralCallCmd(I2C_TypeDef* I2Cx, FunctionalState NewState);$/;"	p	signature:(I2C_TypeDef* I2Cx, FunctionalState NewState)
I2C_GeneralCallCmd	../src/stm32f37x_i2c.c	/^void I2C_GeneralCallCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)$/;"	f	signature:(I2C_TypeDef* I2Cx, FunctionalState NewState)
I2C_GenerateSTART	../inc/stm32f37x_i2c.h	/^void I2C_GenerateSTART(I2C_TypeDef* I2Cx, FunctionalState NewState);$/;"	p	signature:(I2C_TypeDef* I2Cx, FunctionalState NewState)
I2C_GenerateSTART	../src/stm32f37x_i2c.c	/^void I2C_GenerateSTART(I2C_TypeDef* I2Cx, FunctionalState NewState)$/;"	f	signature:(I2C_TypeDef* I2Cx, FunctionalState NewState)
I2C_GenerateSTOP	../inc/stm32f37x_i2c.h	/^void I2C_GenerateSTOP(I2C_TypeDef* I2Cx, FunctionalState NewState);$/;"	p	signature:(I2C_TypeDef* I2Cx, FunctionalState NewState)
I2C_GenerateSTOP	../src/stm32f37x_i2c.c	/^void I2C_GenerateSTOP(I2C_TypeDef* I2Cx, FunctionalState NewState)$/;"	f	signature:(I2C_TypeDef* I2Cx, FunctionalState NewState)
I2C_Generate_Start_Read	../inc/stm32f37x_i2c.h	383;"	d
I2C_Generate_Start_Write	../inc/stm32f37x_i2c.h	384;"	d
I2C_Generate_Stop	../inc/stm32f37x_i2c.h	382;"	d
I2C_GetAddressMatched	../inc/stm32f37x_i2c.h	/^uint8_t I2C_GetAddressMatched(I2C_TypeDef* I2Cx);$/;"	p	signature:(I2C_TypeDef* I2Cx)
I2C_GetAddressMatched	../src/stm32f37x_i2c.c	/^uint8_t I2C_GetAddressMatched(I2C_TypeDef* I2Cx)$/;"	f	signature:(I2C_TypeDef* I2Cx)
I2C_GetFlagStatus	../inc/stm32f37x_i2c.h	/^FlagStatus I2C_GetFlagStatus(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG);$/;"	p	signature:(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG)
I2C_GetFlagStatus	../src/stm32f37x_i2c.c	/^FlagStatus I2C_GetFlagStatus(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG)$/;"	f	signature:(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG)
I2C_GetITStatus	../inc/stm32f37x_i2c.h	/^ITStatus I2C_GetITStatus(I2C_TypeDef* I2Cx, uint32_t I2C_IT);$/;"	p	signature:(I2C_TypeDef* I2Cx, uint32_t I2C_IT)
I2C_GetITStatus	../src/stm32f37x_i2c.c	/^ITStatus I2C_GetITStatus(I2C_TypeDef* I2Cx, uint32_t I2C_IT)$/;"	f	signature:(I2C_TypeDef* I2Cx, uint32_t I2C_IT)
I2C_GetPEC	../inc/stm32f37x_i2c.h	/^uint8_t I2C_GetPEC(I2C_TypeDef* I2Cx);$/;"	p	signature:(I2C_TypeDef* I2Cx)
I2C_GetPEC	../src/stm32f37x_i2c.c	/^uint8_t I2C_GetPEC(I2C_TypeDef* I2Cx)$/;"	f	signature:(I2C_TypeDef* I2Cx)
I2C_GetTransferDirection	../inc/stm32f37x_i2c.h	/^uint16_t I2C_GetTransferDirection(I2C_TypeDef* I2Cx);$/;"	p	signature:(I2C_TypeDef* I2Cx)
I2C_GetTransferDirection	../src/stm32f37x_i2c.c	/^uint16_t I2C_GetTransferDirection(I2C_TypeDef* I2Cx)$/;"	f	signature:(I2C_TypeDef* I2Cx)
I2C_ICR_ADDRCF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3515;"	d
I2C_ICR_ALERTCF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3523;"	d
I2C_ICR_ARLOCF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3519;"	d
I2C_ICR_BERRCF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3518;"	d
I2C_ICR_NACKCF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3516;"	d
I2C_ICR_OVRCF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3520;"	d
I2C_ICR_PECCF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3521;"	d
I2C_ICR_STOPCF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3517;"	d
I2C_ICR_TIMOUTCF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3522;"	d
I2C_IRQHandler	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM0.s	/^I2C_IRQHandler$/;"	l
I2C_IRQHandler	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM3.s	/^I2C_IRQHandler$/;"	l
I2C_IRQHandler	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM4.s	/^I2C_IRQHandler$/;"	l
I2C_ISR_ADDCODE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3512;"	d
I2C_ISR_ADDR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3499;"	d
I2C_ISR_ALERT	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3509;"	d
I2C_ISR_ARLO	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3505;"	d
I2C_ISR_BERR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3504;"	d
I2C_ISR_BUSY	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3510;"	d
I2C_ISR_DIR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3511;"	d
I2C_ISR_NACKF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3500;"	d
I2C_ISR_OVR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3506;"	d
I2C_ISR_PECERR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3507;"	d
I2C_ISR_RXNE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3498;"	d
I2C_ISR_STOPF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3501;"	d
I2C_ISR_TC	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3502;"	d
I2C_ISR_TCR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3503;"	d
I2C_ISR_TIMEOUT	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3508;"	d
I2C_ISR_TXE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3496;"	d
I2C_ISR_TXIS	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3497;"	d
I2C_ITConfig	../inc/stm32f37x_i2c.h	/^void I2C_ITConfig(I2C_TypeDef* I2Cx, uint32_t I2C_IT, FunctionalState NewState);$/;"	p	signature:(I2C_TypeDef* I2Cx, uint32_t I2C_IT, FunctionalState NewState)
I2C_ITConfig	../src/stm32f37x_i2c.c	/^void I2C_ITConfig(I2C_TypeDef* I2Cx, uint32_t I2C_IT, FunctionalState NewState)$/;"	f	signature:(I2C_TypeDef* I2Cx, uint32_t I2C_IT, FunctionalState NewState)
I2C_IT_ADDR	../inc/stm32f37x_i2c.h	332;"	d
I2C_IT_ADDRI	../inc/stm32f37x_i2c.h	280;"	d
I2C_IT_ALERT	../inc/stm32f37x_i2c.h	342;"	d
I2C_IT_ARLO	../inc/stm32f37x_i2c.h	338;"	d
I2C_IT_BERR	../inc/stm32f37x_i2c.h	337;"	d
I2C_IT_ERRI	../inc/stm32f37x_i2c.h	276;"	d
I2C_IT_NACKF	../inc/stm32f37x_i2c.h	333;"	d
I2C_IT_NACKI	../inc/stm32f37x_i2c.h	279;"	d
I2C_IT_OVR	../inc/stm32f37x_i2c.h	339;"	d
I2C_IT_PECERR	../inc/stm32f37x_i2c.h	340;"	d
I2C_IT_RXI	../inc/stm32f37x_i2c.h	281;"	d
I2C_IT_RXNE	../inc/stm32f37x_i2c.h	331;"	d
I2C_IT_STOPF	../inc/stm32f37x_i2c.h	334;"	d
I2C_IT_STOPI	../inc/stm32f37x_i2c.h	278;"	d
I2C_IT_TC	../inc/stm32f37x_i2c.h	335;"	d
I2C_IT_TCI	../inc/stm32f37x_i2c.h	277;"	d
I2C_IT_TCR	../inc/stm32f37x_i2c.h	336;"	d
I2C_IT_TIMEOUT	../inc/stm32f37x_i2c.h	341;"	d
I2C_IT_TXI	../inc/stm32f37x_i2c.h	282;"	d
I2C_IT_TXIS	../inc/stm32f37x_i2c.h	330;"	d
I2C_IdleClockTimeoutCmd	../inc/stm32f37x_i2c.h	/^void I2C_IdleClockTimeoutCmd(I2C_TypeDef* I2Cx, FunctionalState NewState);$/;"	p	signature:(I2C_TypeDef* I2Cx, FunctionalState NewState)
I2C_IdleClockTimeoutCmd	../src/stm32f37x_i2c.c	/^void I2C_IdleClockTimeoutCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)$/;"	f	signature:(I2C_TypeDef* I2Cx, FunctionalState NewState)
I2C_Init	../inc/stm32f37x_i2c.h	/^void I2C_Init(I2C_TypeDef* I2Cx, I2C_InitTypeDef* I2C_InitStruct);$/;"	p	signature:(I2C_TypeDef* I2Cx, I2C_InitTypeDef* I2C_InitStruct)
I2C_Init	../src/stm32f37x_i2c.c	/^void I2C_Init(I2C_TypeDef* I2Cx, I2C_InitTypeDef* I2C_InitStruct)$/;"	f	signature:(I2C_TypeDef* I2Cx, I2C_InitTypeDef* I2C_InitStruct)
I2C_InitTypeDef	../inc/stm32f37x_i2c.h	/^}I2C_InitTypeDef;$/;"	t	typeref:struct:__anon169
I2C_MasterRequestConfig	../inc/stm32f37x_i2c.h	/^void I2C_MasterRequestConfig(I2C_TypeDef* I2Cx, uint16_t I2C_Direction);$/;"	p	signature:(I2C_TypeDef* I2Cx, uint16_t I2C_Direction)
I2C_MasterRequestConfig	../src/stm32f37x_i2c.c	/^void I2C_MasterRequestConfig(I2C_TypeDef* I2Cx, uint16_t I2C_Direction)$/;"	f	signature:(I2C_TypeDef* I2Cx, uint16_t I2C_Direction)
I2C_Mode	../inc/stm32f37x_i2c.h	/^  uint32_t I2C_Mode;                \/*!< Specifies the I2C mode.$/;"	m	struct:__anon169	access:public
I2C_Mode_I2C	../inc/stm32f37x_i2c.h	114;"	d
I2C_Mode_SMBusDevice	../inc/stm32f37x_i2c.h	115;"	d
I2C_Mode_SMBusHost	../inc/stm32f37x_i2c.h	116;"	d
I2C_No_StartStop	../inc/stm32f37x_i2c.h	381;"	d
I2C_NumberOfBytesConfig	../inc/stm32f37x_i2c.h	/^void I2C_NumberOfBytesConfig(I2C_TypeDef* I2Cx, uint8_t Number_Bytes);$/;"	p	signature:(I2C_TypeDef* I2Cx, uint8_t Number_Bytes)
I2C_NumberOfBytesConfig	../src/stm32f37x_i2c.c	/^void I2C_NumberOfBytesConfig(I2C_TypeDef* I2Cx, uint8_t Number_Bytes)$/;"	f	signature:(I2C_TypeDef* I2Cx, uint8_t Number_Bytes)
I2C_OA2_Mask01	../inc/stm32f37x_i2c.h	210;"	d
I2C_OA2_Mask02	../inc/stm32f37x_i2c.h	211;"	d
I2C_OA2_Mask03	../inc/stm32f37x_i2c.h	212;"	d
I2C_OA2_Mask04	../inc/stm32f37x_i2c.h	213;"	d
I2C_OA2_Mask05	../inc/stm32f37x_i2c.h	214;"	d
I2C_OA2_Mask06	../inc/stm32f37x_i2c.h	215;"	d
I2C_OA2_Mask07	../inc/stm32f37x_i2c.h	216;"	d
I2C_OA2_NoMask	../inc/stm32f37x_i2c.h	209;"	d
I2C_OAR1_OA1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3472;"	d
I2C_OAR1_OA1EN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3474;"	d
I2C_OAR1_OA1MODE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3473;"	d
I2C_OAR2_OA2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3477;"	d
I2C_OAR2_OA2EN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3479;"	d
I2C_OAR2_OA2MSK	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3478;"	d
I2C_OwnAddress1	../inc/stm32f37x_i2c.h	/^  uint32_t I2C_OwnAddress1;         \/*!< Specifies the device own address 1.$/;"	m	struct:__anon169	access:public
I2C_OwnAddress2Config	../inc/stm32f37x_i2c.h	/^void I2C_OwnAddress2Config(I2C_TypeDef* I2Cx, uint16_t Address, uint8_t Mask);$/;"	p	signature:(I2C_TypeDef* I2Cx, uint16_t Address, uint8_t Mask)
I2C_OwnAddress2Config	../src/stm32f37x_i2c.c	/^void I2C_OwnAddress2Config(I2C_TypeDef* I2Cx, uint16_t Address, uint8_t Mask)$/;"	f	signature:(I2C_TypeDef* I2Cx, uint16_t Address, uint8_t Mask)
I2C_PECR_PEC	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3526;"	d
I2C_PECRequestCmd	../inc/stm32f37x_i2c.h	/^void I2C_PECRequestCmd(I2C_TypeDef* I2Cx, FunctionalState NewState);$/;"	p	signature:(I2C_TypeDef* I2Cx, FunctionalState NewState)
I2C_PECRequestCmd	../src/stm32f37x_i2c.c	/^void I2C_PECRequestCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)$/;"	f	signature:(I2C_TypeDef* I2Cx, FunctionalState NewState)
I2C_RXDR_RXDATA	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3529;"	d
I2C_ReadRegister	../inc/stm32f37x_i2c.h	/^uint32_t I2C_ReadRegister(I2C_TypeDef* I2Cx, uint8_t I2C_Register);$/;"	p	signature:(I2C_TypeDef* I2Cx, uint8_t I2C_Register)
I2C_ReadRegister	../src/stm32f37x_i2c.c	/^uint32_t I2C_ReadRegister(I2C_TypeDef* I2Cx, uint8_t I2C_Register)$/;"	f	signature:(I2C_TypeDef* I2Cx, uint8_t I2C_Register)
I2C_ReceiveData	../inc/stm32f37x_i2c.h	/^uint8_t I2C_ReceiveData(I2C_TypeDef* I2Cx);$/;"	p	signature:(I2C_TypeDef* I2Cx)
I2C_ReceiveData	../src/stm32f37x_i2c.c	/^uint8_t I2C_ReceiveData(I2C_TypeDef* I2Cx)$/;"	f	signature:(I2C_TypeDef* I2Cx)
I2C_Register_CR1	../inc/stm32f37x_i2c.h	245;"	d
I2C_Register_CR2	../inc/stm32f37x_i2c.h	246;"	d
I2C_Register_ICR	../inc/stm32f37x_i2c.h	252;"	d
I2C_Register_ISR	../inc/stm32f37x_i2c.h	251;"	d
I2C_Register_OAR1	../inc/stm32f37x_i2c.h	247;"	d
I2C_Register_OAR2	../inc/stm32f37x_i2c.h	248;"	d
I2C_Register_PECR	../inc/stm32f37x_i2c.h	253;"	d
I2C_Register_RXDR	../inc/stm32f37x_i2c.h	254;"	d
I2C_Register_TIMEOUTR	../inc/stm32f37x_i2c.h	250;"	d
I2C_Register_TIMINGR	../inc/stm32f37x_i2c.h	249;"	d
I2C_Register_TXDR	../inc/stm32f37x_i2c.h	255;"	d
I2C_ReloadCmd	../inc/stm32f37x_i2c.h	/^void I2C_ReloadCmd(I2C_TypeDef* I2Cx, FunctionalState NewState);$/;"	p	signature:(I2C_TypeDef* I2Cx, FunctionalState NewState)
I2C_ReloadCmd	../src/stm32f37x_i2c.c	/^void I2C_ReloadCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)$/;"	f	signature:(I2C_TypeDef* I2Cx, FunctionalState NewState)
I2C_Reload_Mode	../inc/stm32f37x_i2c.h	363;"	d
I2C_SMBusAlertCmd	../inc/stm32f37x_i2c.h	/^void I2C_SMBusAlertCmd(I2C_TypeDef* I2Cx, FunctionalState NewState);$/;"	p	signature:(I2C_TypeDef* I2Cx, FunctionalState NewState)
I2C_SMBusAlertCmd	../src/stm32f37x_i2c.c	/^void I2C_SMBusAlertCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)$/;"	f	signature:(I2C_TypeDef* I2Cx, FunctionalState NewState)
I2C_SendData	../inc/stm32f37x_i2c.h	/^void I2C_SendData(I2C_TypeDef* I2Cx, uint8_t Data);$/;"	p	signature:(I2C_TypeDef* I2Cx, uint8_t Data)
I2C_SendData	../src/stm32f37x_i2c.c	/^void I2C_SendData(I2C_TypeDef* I2Cx, uint8_t Data)$/;"	f	signature:(I2C_TypeDef* I2Cx, uint8_t Data)
I2C_SlaveAddressConfig	../inc/stm32f37x_i2c.h	/^void I2C_SlaveAddressConfig(I2C_TypeDef* I2Cx, uint16_t Address);$/;"	p	signature:(I2C_TypeDef* I2Cx, uint16_t Address)
I2C_SlaveAddressConfig	../src/stm32f37x_i2c.c	/^void I2C_SlaveAddressConfig(I2C_TypeDef* I2Cx, uint16_t Address)$/;"	f	signature:(I2C_TypeDef* I2Cx, uint16_t Address)
I2C_SlaveByteControlCmd	../inc/stm32f37x_i2c.h	/^void I2C_SlaveByteControlCmd(I2C_TypeDef* I2Cx, FunctionalState NewState);$/;"	p	signature:(I2C_TypeDef* I2Cx, FunctionalState NewState)
I2C_SlaveByteControlCmd	../src/stm32f37x_i2c.c	/^void I2C_SlaveByteControlCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)$/;"	f	signature:(I2C_TypeDef* I2Cx, FunctionalState NewState)
I2C_SoftEnd_Mode	../inc/stm32f37x_i2c.h	365;"	d
I2C_SoftwareResetCmd	../inc/stm32f37x_i2c.h	/^void I2C_SoftwareResetCmd(I2C_TypeDef* I2Cx);$/;"	p	signature:(I2C_TypeDef* I2Cx)
I2C_SoftwareResetCmd	../src/stm32f37x_i2c.c	/^void I2C_SoftwareResetCmd(I2C_TypeDef* I2Cx)$/;"	f	signature:(I2C_TypeDef* I2Cx)
I2C_StopModeCmd	../inc/stm32f37x_i2c.h	/^void I2C_StopModeCmd(I2C_TypeDef* I2Cx, FunctionalState NewState);$/;"	p	signature:(I2C_TypeDef* I2Cx, FunctionalState NewState)
I2C_StopModeCmd	../src/stm32f37x_i2c.c	/^void I2C_StopModeCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)$/;"	f	signature:(I2C_TypeDef* I2Cx, FunctionalState NewState)
I2C_StretchClockCmd	../inc/stm32f37x_i2c.h	/^void I2C_StretchClockCmd(I2C_TypeDef* I2Cx, FunctionalState NewState);$/;"	p	signature:(I2C_TypeDef* I2Cx, FunctionalState NewState)
I2C_StretchClockCmd	../src/stm32f37x_i2c.c	/^void I2C_StretchClockCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)$/;"	f	signature:(I2C_TypeDef* I2Cx, FunctionalState NewState)
I2C_StructInit	../inc/stm32f37x_i2c.h	/^void I2C_StructInit(I2C_InitTypeDef* I2C_InitStruct);$/;"	p	signature:(I2C_InitTypeDef* I2C_InitStruct)
I2C_StructInit	../src/stm32f37x_i2c.c	/^void I2C_StructInit(I2C_InitTypeDef* I2C_InitStruct)$/;"	f	signature:(I2C_InitTypeDef* I2C_InitStruct)
I2C_TIMEOUTR_TEXTEN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3493;"	d
I2C_TIMEOUTR_TIDLE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3490;"	d
I2C_TIMEOUTR_TIMEOUTA	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3489;"	d
I2C_TIMEOUTR_TIMEOUTB	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3492;"	d
I2C_TIMEOUTR_TIMOUTEN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3491;"	d
I2C_TIMINGR_PRESC	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3486;"	d
I2C_TIMINGR_SCLDEL	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3485;"	d
I2C_TIMINGR_SCLH	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3483;"	d
I2C_TIMINGR_SCLL	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3482;"	d
I2C_TIMINGR_SDADEL	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3484;"	d
I2C_TXDR_TXDATA	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3532;"	d
I2C_TimeoutAConfig	../inc/stm32f37x_i2c.h	/^void I2C_TimeoutAConfig(I2C_TypeDef* I2Cx, uint16_t Timeout);$/;"	p	signature:(I2C_TypeDef* I2Cx, uint16_t Timeout)
I2C_TimeoutAConfig	../src/stm32f37x_i2c.c	/^void I2C_TimeoutAConfig(I2C_TypeDef* I2Cx, uint16_t Timeout)$/;"	f	signature:(I2C_TypeDef* I2Cx, uint16_t Timeout)
I2C_TimeoutBConfig	../inc/stm32f37x_i2c.h	/^void I2C_TimeoutBConfig(I2C_TypeDef* I2Cx, uint16_t Timeout);$/;"	p	signature:(I2C_TypeDef* I2Cx, uint16_t Timeout)
I2C_TimeoutBConfig	../src/stm32f37x_i2c.c	/^void I2C_TimeoutBConfig(I2C_TypeDef* I2Cx, uint16_t Timeout)$/;"	f	signature:(I2C_TypeDef* I2Cx, uint16_t Timeout)
I2C_Timing	../inc/stm32f37x_i2c.h	/^  uint32_t I2C_Timing;              \/*!< Specifies the I2C_TIMINGR_register value.$/;"	m	struct:__anon169	access:public
I2C_TransferHandling	../inc/stm32f37x_i2c.h	/^void I2C_TransferHandling(I2C_TypeDef* I2Cx, uint16_t Address, uint8_t Number_Bytes, uint32_t ReloadEndMode, uint32_t StartStopMode);$/;"	p	signature:(I2C_TypeDef* I2Cx, uint16_t Address, uint8_t Number_Bytes, uint32_t ReloadEndMode, uint32_t StartStopMode)
I2C_TransferHandling	../src/stm32f37x_i2c.c	/^void I2C_TransferHandling(I2C_TypeDef* I2Cx, uint16_t Address, uint8_t Number_Bytes, uint32_t ReloadEndMode, uint32_t StartStopMode)$/;"	f	signature:(I2C_TypeDef* I2Cx, uint16_t Address, uint8_t Number_Bytes, uint32_t ReloadEndMode, uint32_t StartStopMode)
I2C_TypeDef	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^}I2C_TypeDef;$/;"	t	typeref:struct:__anon158
I2SCFGR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint16_t I2SCFGR;  \/*!< SPI_I2S configuration register,                      Address offset: 0x1C *\/$/;"	m	struct:__anon164	access:public
I2SCFGR_CLEAR_Mask	../src/stm32f37x_spi.c	114;"	d	file:
I2SPR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint16_t I2SPR;    \/*!< SPI_I2S prescaler register,                          Address offset: 0x20 *\/$/;"	m	struct:__anon164	access:public
I2S_AudioFreq	../inc/stm32f37x_spi.h	/^  uint32_t I2S_AudioFreq;    \/*!< Specifies the frequency selected for the I2S communication.$/;"	m	struct:__anon182	access:public
I2S_AudioFreq_11k	../inc/stm32f37x_spi.h	342;"	d
I2S_AudioFreq_16k	../inc/stm32f37x_spi.h	341;"	d
I2S_AudioFreq_192k	../inc/stm32f37x_spi.h	335;"	d
I2S_AudioFreq_22k	../inc/stm32f37x_spi.h	340;"	d
I2S_AudioFreq_32k	../inc/stm32f37x_spi.h	339;"	d
I2S_AudioFreq_44k	../inc/stm32f37x_spi.h	338;"	d
I2S_AudioFreq_48k	../inc/stm32f37x_spi.h	337;"	d
I2S_AudioFreq_8k	../inc/stm32f37x_spi.h	343;"	d
I2S_AudioFreq_96k	../inc/stm32f37x_spi.h	336;"	d
I2S_AudioFreq_Default	../inc/stm32f37x_spi.h	344;"	d
I2S_CPOL	../inc/stm32f37x_spi.h	/^  uint16_t I2S_CPOL;         \/*!< Specifies the idle state of the I2S clock.$/;"	m	struct:__anon182	access:public
I2S_CPOL_High	../inc/stm32f37x_spi.h	358;"	d
I2S_CPOL_Low	../inc/stm32f37x_spi.h	357;"	d
I2S_Cmd	../inc/stm32f37x_spi.h	/^void I2S_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState);$/;"	p	signature:(SPI_TypeDef* SPIx, FunctionalState NewState)
I2S_Cmd	../src/stm32f37x_spi.c	/^void I2S_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)$/;"	f	signature:(SPI_TypeDef* SPIx, FunctionalState NewState)
I2S_DataFormat	../inc/stm32f37x_spi.h	/^  uint16_t I2S_DataFormat;   \/*!< Specifies the data format for the I2S communication.$/;"	m	struct:__anon182	access:public
I2S_DataFormat_16b	../inc/stm32f37x_spi.h	307;"	d
I2S_DataFormat_16bextended	../inc/stm32f37x_spi.h	308;"	d
I2S_DataFormat_24b	../inc/stm32f37x_spi.h	309;"	d
I2S_DataFormat_32b	../inc/stm32f37x_spi.h	310;"	d
I2S_FLAG_CHSIDE	../inc/stm32f37x_spi.h	495;"	d
I2S_FLAG_UDR	../inc/stm32f37x_spi.h	496;"	d
I2S_IT_UDR	../inc/stm32f37x_spi.h	450;"	d
I2S_Init	../inc/stm32f37x_spi.h	/^void I2S_Init(SPI_TypeDef* SPIx, I2S_InitTypeDef* I2S_InitStruct);$/;"	p	signature:(SPI_TypeDef* SPIx, I2S_InitTypeDef* I2S_InitStruct)
I2S_Init	../src/stm32f37x_spi.c	/^void I2S_Init(SPI_TypeDef* SPIx, I2S_InitTypeDef* I2S_InitStruct)$/;"	f	signature:(SPI_TypeDef* SPIx, I2S_InitTypeDef* I2S_InitStruct)
I2S_InitTypeDef	../inc/stm32f37x_spi.h	/^}I2S_InitTypeDef;$/;"	t	typeref:struct:__anon182
I2S_MCLKOutput	../inc/stm32f37x_spi.h	/^  uint16_t I2S_MCLKOutput;   \/*!< Specifies whether the I2S MCLK output is enabled or not.$/;"	m	struct:__anon182	access:public
I2S_MCLKOutput_Disable	../inc/stm32f37x_spi.h	324;"	d
I2S_MCLKOutput_Enable	../inc/stm32f37x_spi.h	323;"	d
I2S_Mode	../inc/stm32f37x_spi.h	/^  uint16_t I2S_Mode;         \/*!< Specifies the I2S operating mode.$/;"	m	struct:__anon182	access:public
I2S_Mode_MasterRx	../inc/stm32f37x_spi.h	276;"	d
I2S_Mode_MasterTx	../inc/stm32f37x_spi.h	275;"	d
I2S_Mode_SlaveRx	../inc/stm32f37x_spi.h	274;"	d
I2S_Mode_SlaveTx	../inc/stm32f37x_spi.h	273;"	d
I2S_SLAVE_RECEIVER	../i2s/main.c	2;"	d	file:
I2S_Standard	../inc/stm32f37x_spi.h	/^  uint16_t I2S_Standard;     \/*!< Specifies the standard used for the I2S communication.$/;"	m	struct:__anon182	access:public
I2S_Standard_LSB	../inc/stm32f37x_spi.h	291;"	d
I2S_Standard_MSB	../inc/stm32f37x_spi.h	290;"	d
I2S_Standard_PCMLong	../inc/stm32f37x_spi.h	293;"	d
I2S_Standard_PCMShort	../inc/stm32f37x_spi.h	292;"	d
I2S_Standard_Phillips	../inc/stm32f37x_spi.h	289;"	d
I2S_StructInit	../inc/stm32f37x_spi.h	/^void I2S_StructInit(I2S_InitTypeDef* I2S_InitStruct);$/;"	p	signature:(I2S_InitTypeDef* I2S_InitStruct)
I2S_StructInit	../src/stm32f37x_spi.c	/^void I2S_StructInit(I2S_InitTypeDef* I2S_InitStruct)$/;"	f	signature:(I2S_InitTypeDef* I2S_InitStruct)
IABR	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t IABR[8];                 \/*!< Offset: 0x200 (R\/W)  Interrupt Active bit Register           *\/$/;"	m	struct:__anon15	access:public
IABR	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t IABR[8];                 \/*!< Offset: 0x200 (R\/W)  Interrupt Active bit Register           *\/$/;"	m	struct:__anon85	access:public
IABR	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t IABR[8];                 \/*!< Offset: 0x200 (R\/W)  Interrupt Active bit Register           *\/$/;"	m	struct:__anon117	access:public
ICER	../CMSIS/Include/core_cm0.h	/^  __IO uint32_t ICER[1];                 \/*!< Offset: 0x080 (R\/W)  Interrupt Clear Enable Register          *\/$/;"	m	struct:__anon135	access:public
ICER	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t ICER[8];                 \/*!< Offset: 0x080 (R\/W)  Interrupt Clear Enable Register         *\/$/;"	m	struct:__anon15	access:public
ICER	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t ICER[8];                 \/*!< Offset: 0x080 (R\/W)  Interrupt Clear Enable Register         *\/$/;"	m	struct:__anon85	access:public
ICER	../CMSIS/Include/core_sc000.h	/^  __IO uint32_t ICER[1];                 \/*!< Offset: 0x080 (R\/W)  Interrupt Clear Enable Register          *\/$/;"	m	struct:__anon104	access:public
ICER	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t ICER[8];                 \/*!< Offset: 0x080 (R\/W)  Interrupt Clear Enable Register         *\/$/;"	m	struct:__anon117	access:public
ICPR	../CMSIS/Include/core_cm0.h	/^  __IO uint32_t ICPR[1];                 \/*!< Offset: 0x180 (R\/W)  Interrupt Clear Pending Register         *\/$/;"	m	struct:__anon135	access:public
ICPR	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t ICPR[8];                 \/*!< Offset: 0x180 (R\/W)  Interrupt Clear Pending Register        *\/$/;"	m	struct:__anon15	access:public
ICPR	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t ICPR[8];                 \/*!< Offset: 0x180 (R\/W)  Interrupt Clear Pending Register        *\/$/;"	m	struct:__anon85	access:public
ICPR	../CMSIS/Include/core_sc000.h	/^  __IO uint32_t ICPR[1];                 \/*!< Offset: 0x180 (R\/W)  Interrupt Clear Pending Register         *\/$/;"	m	struct:__anon104	access:public
ICPR	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t ICPR[8];                 \/*!< Offset: 0x180 (R\/W)  Interrupt Clear Pending Register        *\/$/;"	m	struct:__anon117	access:public
ICR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t ICR;           \/*!< TSC interrupt clear register,                             Address offset: 0x08 *\/$/;"	m	struct:__anon166	access:public
ICR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t ICR;      \/*!< I2C Interrupt clear register,      Address offset: 0x1C *\/$/;"	m	struct:__anon158	access:public
ICR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t ICR;    \/*!< USART Interrupt flag Clear register,      Address offset: 0x20 *\/$/;"	m	struct:__anon167	access:public
ICSR	../CMSIS/Include/core_cm0.h	/^  __IO uint32_t ICSR;                    \/*!< Offset: 0x004 (R\/W)  Interrupt Control and State Register                  *\/$/;"	m	struct:__anon136	access:public
ICSR	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t ICSR;                    \/*!< Offset: 0x004 (R\/W)  Interrupt Control and State Register                  *\/$/;"	m	struct:__anon16	access:public
ICSR	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t ICSR;                    \/*!< Offset: 0x004 (R\/W)  Interrupt Control and State Register                  *\/$/;"	m	struct:__anon86	access:public
ICSR	../CMSIS/Include/core_sc000.h	/^  __IO uint32_t ICSR;                    \/*!< Offset: 0x004 (R\/W)  Interrupt Control and State Register                  *\/$/;"	m	struct:__anon105	access:public
ICSR	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t ICSR;                    \/*!< Offset: 0x004 (R\/W)  Interrupt Control and State Register                  *\/$/;"	m	struct:__anon118	access:public
ICTR	../CMSIS/Include/core_cm3.h	/^  __I  uint32_t ICTR;                    \/*!< Offset: 0x004 (R\/ )  Interrupt Controller Type Register      *\/$/;"	m	struct:__anon17	access:public
ICTR	../CMSIS/Include/core_cm4.h	/^  __I  uint32_t ICTR;                    \/*!< Offset: 0x004 (R\/ )  Interrupt Controller Type Register      *\/$/;"	m	struct:__anon87	access:public
ICTR	../CMSIS/Include/core_sc300.h	/^  __I  uint32_t ICTR;                    \/*!< Offset: 0x004 (R\/ )  Interrupt Controller Type Register      *\/$/;"	m	struct:__anon119	access:public
IDCODE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t IDCODE;  \/*!< MCU device ID code,               Address offset: 0x00 *\/$/;"	m	struct:__anon150	access:public
IDCODE_DEVID_MASK	../src/stm32f37x_dbgmcu.c	48;"	d	file:
IDE	../inc/stm32f37x_can.h	/^  uint8_t IDE;     \/*!< Specifies the type of identifier for the message that $/;"	m	struct:__anon188	access:public
IDE	../inc/stm32f37x_can.h	/^  uint8_t IDE;     \/*!< Specifies the type of identifier for the message that $/;"	m	struct:__anon189	access:public
IDR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint16_t IDR;          \/*!< GPIO port input data register,                            Address offset: 0x10 *\/$/;"	m	struct:__anon156	access:public
IDR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint8_t  IDR;         \/*!< CRC Independent data register,               Address offset: 0x04 *\/$/;"	m	struct:__anon148	access:public
IER	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t              IER;                 \/*!< CAN interrupt enable register,       Address offset: 0x14          *\/$/;"	m	struct:__anon145	access:public
IER	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t IER;           \/*!< TSC interrupt enable register,                            Address offset: 0x04 *\/$/;"	m	struct:__anon166	access:public
IER	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t IER;          \/*!< CEC interrupt enable register,     Address offset:0x14 *\/$/;"	m	struct:__anon146	access:public
IFCR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t IFCR;         \/*!< DMA interrupt flag clear register,                        Address offset: 0x04 *\/$/;"	m	struct:__anon152	access:public
IMR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t IMR;          \/*!<EXTI Interrupt mask register,                             Address offset: 0x00 *\/$/;"	m	struct:__anon153	access:public
INAK_TIMEOUT	../src/stm32f37x_can.c	105;"	d	file:
INCDIR	../QP_BOOM/Makefile	/^INCDIR =  -I ..\/inc $/;"	m
INCDIR	../QP_TEST/Makefile	/^INCDIR =  -I ..\/inc $/;"	m
INCDIR	../i2s/Makefile	/^INCDIR =  -I ..\/inc $/;"	m
INCDIR	../i2s_master/Makefile	/^INCDIR =  -I ..\/inc $/;"	m
INCDIR	../tim_adc/Makefile	/^INCDIR =  -I ..\/inc $/;"	m
INDEX_MASK	../CMSIS/Include/arm_math.h	282;"	d
INIT	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t INIT;        \/*!< Initial CRC value register,                  Address offset: 0x10 *\/$/;"	m	struct:__anon148	access:public
INITMODE_TIMEOUT	../src/stm32f37x_rtc.c	266;"	d	file:
INPUT_SPACING	../CMSIS/Include/arm_math.h	298;"	d
INTENSITY	../tim_adc/main.c	6;"	d	file:
IOASCR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t IOASCR;        \/*!< TSC I\/O analog switch control register,                   Address offset: 0x18 *\/$/;"	m	struct:__anon166	access:public
IOCCR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t IOCCR;         \/*!< TSC I\/O channel control register,                         Address offset: 0x28 *\/$/;"	m	struct:__anon166	access:public
IOGCSR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t IOGCSR;        \/*!< TSC I\/O group control status register,                    Address offset: 0x30 *\/$/;"	m	struct:__anon166	access:public
IOGXCR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t IOGXCR[8];     \/*!< TSC I\/O group x counter register,                         Address offset: 0x34-50 *\/$/;"	m	struct:__anon166	access:public
IOHCR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t IOHCR;         \/*!< TSC I\/O hysteresis control register,                      Address offset: 0x10 *\/$/;"	m	struct:__anon166	access:public
IOSCR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t IOSCR;         \/*!< TSC I\/O sampling control register,                        Address offset: 0x20 *\/$/;"	m	struct:__anon166	access:public
IP	../CMSIS/Include/core_cm0.h	/^  __IO uint32_t IP[8];                   \/*!< Offset: 0x300 (R\/W)  Interrupt Priority Register              *\/$/;"	m	struct:__anon135	access:public
IP	../CMSIS/Include/core_cm3.h	/^  __IO uint8_t  IP[240];                 \/*!< Offset: 0x300 (R\/W)  Interrupt Priority Register (8Bit wide) *\/$/;"	m	struct:__anon15	access:public
IP	../CMSIS/Include/core_cm4.h	/^  __IO uint8_t  IP[240];                 \/*!< Offset: 0x300 (R\/W)  Interrupt Priority Register (8Bit wide) *\/$/;"	m	struct:__anon85	access:public
IP	../CMSIS/Include/core_sc000.h	/^  __IO uint32_t IP[8];                   \/*!< Offset: 0x300 (R\/W)  Interrupt Priority Register              *\/$/;"	m	struct:__anon104	access:public
IP	../CMSIS/Include/core_sc300.h	/^  __IO uint8_t  IP[240];                 \/*!< Offset: 0x300 (R\/W)  Interrupt Priority Register (8Bit wide) *\/$/;"	m	struct:__anon117	access:public
IPSR_Type	../CMSIS/Include/core_cm0.h	/^} IPSR_Type;$/;"	t	typeref:union:__anon129
IPSR_Type	../CMSIS/Include/core_cm3.h	/^} IPSR_Type;$/;"	t	typeref:union:__anon9
IPSR_Type	../CMSIS/Include/core_cm4.h	/^} IPSR_Type;$/;"	t	typeref:union:__anon79
IPSR_Type	../CMSIS/Include/core_sc000.h	/^} IPSR_Type;$/;"	t	typeref:union:__anon98
IPSR_Type	../CMSIS/Include/core_sc300.h	/^} IPSR_Type;$/;"	t	typeref:union:__anon111
IRQn	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^typedef enum IRQn$/;"	g
IRQn_Type	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^} IRQn_Type;$/;"	t	typeref:enum:IRQn
IR_timer_config	../i2s/tim.c	/^void IR_timer_config(void)$/;"	f	signature:(void)
IR_timer_config	../i2s/tim.h	/^void IR_timer_config(void);$/;"	p	signature:(void)
ISAR	../CMSIS/Include/core_cm3.h	/^  __I  uint32_t ISAR[5];                 \/*!< Offset: 0x060 (R\/ )  Instruction Set Attributes Register                   *\/$/;"	m	struct:__anon16	access:public
ISAR	../CMSIS/Include/core_cm4.h	/^  __I  uint32_t ISAR[5];                 \/*!< Offset: 0x060 (R\/ )  Instruction Set Attributes Register                   *\/$/;"	m	struct:__anon86	access:public
ISAR	../CMSIS/Include/core_sc300.h	/^  __I  uint32_t ISAR[5];                 \/*!< Offset: 0x060 (R\/ )  Instruction Set Attributes Register                   *\/$/;"	m	struct:__anon118	access:public
ISER	../CMSIS/Include/core_cm0.h	/^  __IO uint32_t ISER[1];                 \/*!< Offset: 0x000 (R\/W)  Interrupt Set Enable Register           *\/$/;"	m	struct:__anon135	access:public
ISER	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t ISER[8];                 \/*!< Offset: 0x000 (R\/W)  Interrupt Set Enable Register           *\/$/;"	m	struct:__anon15	access:public
ISER	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t ISER[8];                 \/*!< Offset: 0x000 (R\/W)  Interrupt Set Enable Register           *\/$/;"	m	struct:__anon85	access:public
ISER	../CMSIS/Include/core_sc000.h	/^  __IO uint32_t ISER[1];                 \/*!< Offset: 0x000 (R\/W)  Interrupt Set Enable Register           *\/$/;"	m	struct:__anon104	access:public
ISER	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t ISER[8];                 \/*!< Offset: 0x000 (R\/W)  Interrupt Set Enable Register           *\/$/;"	m	struct:__anon117	access:public
ISPR	../CMSIS/Include/core_cm0.h	/^  __IO uint32_t ISPR[1];                 \/*!< Offset: 0x100 (R\/W)  Interrupt Set Pending Register           *\/$/;"	m	struct:__anon135	access:public
ISPR	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t ISPR[8];                 \/*!< Offset: 0x100 (R\/W)  Interrupt Set Pending Register          *\/$/;"	m	struct:__anon15	access:public
ISPR	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t ISPR[8];                 \/*!< Offset: 0x100 (R\/W)  Interrupt Set Pending Register          *\/$/;"	m	struct:__anon85	access:public
ISPR	../CMSIS/Include/core_sc000.h	/^  __IO uint32_t ISPR[1];                 \/*!< Offset: 0x100 (R\/W)  Interrupt Set Pending Register           *\/$/;"	m	struct:__anon104	access:public
ISPR	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t ISPR[8];                 \/*!< Offset: 0x100 (R\/W)  Interrupt Set Pending Register          *\/$/;"	m	struct:__anon117	access:public
ISR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t ISR;           \/*!< TSC interrupt status register,                            Address offset: 0x0C *\/$/;"	m	struct:__anon166	access:public
ISR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t ISR;          \/*!< CEC Interrupt and Status Register, Address offset:0x10 *\/$/;"	m	struct:__anon146	access:public
ISR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t ISR;          \/*!< DMA interrupt status register,                            Address offset: 0x00 *\/$/;"	m	struct:__anon152	access:public
ISR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t ISR;          \/*!< SDADC interrupt and status register,             Address offset: 0x08 *\/$/;"	m	struct:__anon163	access:public
ISR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t ISR;        \/*!< RTC initialization and status register,                   Address offset: 0x0C *\/$/;"	m	struct:__anon162	access:public
ISR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t ISR;      \/*!< I2C Interrupt and status register, Address offset: 0x18 *\/$/;"	m	struct:__anon158	access:public
ISR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t ISR;    \/*!< USART Interrupt and status register,      Address offset: 0x1C *\/$/;"	m	struct:__anon167	access:public
ISR	../CMSIS/Include/core_cm0.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon129::__anon130	access:public
ISR	../CMSIS/Include/core_cm0.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon131::__anon132	access:public
ISR	../CMSIS/Include/core_cm3.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon11::__anon12	access:public
ISR	../CMSIS/Include/core_cm3.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon9::__anon10	access:public
ISR	../CMSIS/Include/core_cm4.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon79::__anon80	access:public
ISR	../CMSIS/Include/core_cm4.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon81::__anon82	access:public
ISR	../CMSIS/Include/core_sc000.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon100::__anon101	access:public
ISR	../CMSIS/Include/core_sc000.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon98::__anon99	access:public
ISR	../CMSIS/Include/core_sc300.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon111::__anon112	access:public
ISR	../CMSIS/Include/core_sc300.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon113::__anon114	access:public
IS_ADC_ALL_PERIPH	../inc/stm32f37x_adc.h	87;"	d
IS_ADC_ANALOG_WATCHDOG	../inc/stm32f37x_adc.h	260;"	d
IS_ADC_CHANNEL	../inc/stm32f37x_adc.h	158;"	d
IS_ADC_CLEAR_FLAG	../inc/stm32f37x_adc.h	297;"	d
IS_ADC_DATA_ALIGN	../inc/stm32f37x_adc.h	124;"	d
IS_ADC_DMA_PERIPH	../inc/stm32f37x_adc.h	89;"	d
IS_ADC_EXT_INJEC_TRIG	../inc/stm32f37x_adc.h	219;"	d
IS_ADC_EXT_TRIG	../inc/stm32f37x_adc.h	104;"	d
IS_ADC_GET_FLAG	../inc/stm32f37x_adc.h	298;"	d
IS_ADC_GET_IT	../inc/stm32f37x_adc.h	281;"	d
IS_ADC_INJECTED_CHANNEL	../inc/stm32f37x_adc.h	240;"	d
IS_ADC_INJECTED_LENGTH	../inc/stm32f37x_adc.h	329;"	d
IS_ADC_INJECTED_RANK	../inc/stm32f37x_adc.h	339;"	d
IS_ADC_IT	../inc/stm32f37x_adc.h	279;"	d
IS_ADC_OFFSET	../inc/stm32f37x_adc.h	319;"	d
IS_ADC_REGULAR_DISC_NUMBER	../inc/stm32f37x_adc.h	369;"	d
IS_ADC_REGULAR_LENGTH	../inc/stm32f37x_adc.h	350;"	d
IS_ADC_REGULAR_RANK	../inc/stm32f37x_adc.h	359;"	d
IS_ADC_SAMPLE_TIME	../inc/stm32f37x_adc.h	194;"	d
IS_ADC_THRESHOLD	../inc/stm32f37x_adc.h	309;"	d
IS_ALARM_MASK	../inc/stm32f37x_rtc.h	279;"	d
IS_CAN_ALL_PERIPH	../inc/stm32f37x_can.h	50;"	d
IS_CAN_BANKNUMBER	../inc/stm32f37x_can.h	368;"	d
IS_CAN_BS1	../inc/stm32f37x_can.h	288;"	d
IS_CAN_BS2	../inc/stm32f37x_can.h	305;"	d
IS_CAN_CLEAR_FLAG	../inc/stm32f37x_can.h	523;"	d
IS_CAN_CLEAR_IT	../inc/stm32f37x_can.h	571;"	d
IS_CAN_DLC	../inc/stm32f37x_can.h	379;"	d
IS_CAN_EXTID	../inc/stm32f37x_can.h	378;"	d
IS_CAN_FIFO	../inc/stm32f37x_can.h	434;"	d
IS_CAN_FILTER_FIFO	../inc/stm32f37x_can.h	355;"	d
IS_CAN_FILTER_MODE	../inc/stm32f37x_can.h	332;"	d
IS_CAN_FILTER_NUMBER	../inc/stm32f37x_can.h	321;"	d
IS_CAN_FILTER_SCALE	../inc/stm32f37x_can.h	344;"	d
IS_CAN_GET_FLAG	../inc/stm32f37x_can.h	514;"	d
IS_CAN_IDTYPE	../inc/stm32f37x_can.h	389;"	d
IS_CAN_IT	../inc/stm32f37x_can.h	563;"	d
IS_CAN_MODE	../inc/stm32f37x_can.h	218;"	d
IS_CAN_OPERATING_MODE	../inc/stm32f37x_can.h	236;"	d
IS_CAN_PRESCALER	../inc/stm32f37x_can.h	313;"	d
IS_CAN_RTR	../inc/stm32f37x_can.h	403;"	d
IS_CAN_SJW	../inc/stm32f37x_can.h	262;"	d
IS_CAN_STDID	../inc/stm32f37x_can.h	377;"	d
IS_CAN_TRANSMITMAILBOX	../inc/stm32f37x_can.h	376;"	d
IS_CEC_ADDRESS	../inc/stm32f37x_cec.h	177;"	d
IS_CEC_BDR_NO_GEN_ERROR	../inc/stm32f37x_cec.h	168;"	d
IS_CEC_BIT_RISING_ERROR	../inc/stm32f37x_cec.h	131;"	d
IS_CEC_CLEAR_FLAG	../inc/stm32f37x_cec.h	236;"	d
IS_CEC_GET_FLAG	../inc/stm32f37x_cec.h	238;"	d
IS_CEC_GET_IT	../inc/stm32f37x_cec.h	202;"	d
IS_CEC_IT	../inc/stm32f37x_cec.h	200;"	d
IS_CEC_LONG_BIT_PERIOD_ERROR	../inc/stm32f37x_cec.h	143;"	d
IS_CEC_RX_TOLERANCE	../inc/stm32f37x_cec.h	107;"	d
IS_CEC_SFT_OPTION	../inc/stm32f37x_cec.h	155;"	d
IS_CEC_SIGNAL_FREE_TIME	../inc/stm32f37x_cec.h	89;"	d
IS_CEC_STOP_RECEPTION	../inc/stm32f37x_cec.h	119;"	d
IS_COMP_ALL_PERIPH	../inc/stm32f37x_comp.h	88;"	d
IS_COMP_HYSTERESIS	../inc/stm32f37x_comp.h	175;"	d
IS_COMP_INVERTING_INPUT	../inc/stm32f37x_comp.h	108;"	d
IS_COMP_MODE	../inc/stm32f37x_comp.h	193;"	d
IS_COMP_OUTPUT	../inc/stm32f37x_comp.h	137;"	d
IS_COMP_OUTPUT_POL	../inc/stm32f37x_comp.h	158;"	d
IS_CRC_POL_SIZE	../inc/stm32f37x_crc.h	76;"	d
IS_CRC_REVERSE_INPUT_DATA	../inc/stm32f37x_crc.h	59;"	d
IS_DAC_ALIGN	../inc/stm32f37x_dac.h	215;"	d
IS_DAC_ALL_PERIPH	../inc/stm32f37x_dac.h	77;"	d
IS_DAC_CHANNEL	../inc/stm32f37x_dac.h	202;"	d
IS_DAC_DATA	../inc/stm32f37x_dac.h	238;"	d
IS_DAC_FLAG	../inc/stm32f37x_dac.h	262;"	d
IS_DAC_GENERATE_WAVE	../inc/stm32f37x_dac.h	120;"	d
IS_DAC_IT	../inc/stm32f37x_dac.h	249;"	d
IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE	../inc/stm32f37x_dac.h	156;"	d
IS_DAC_LIST1_PERIPH	../inc/stm32f37x_dac.h	80;"	d
IS_DAC_OUTPUT_BUFFER_STATE	../inc/stm32f37x_dac.h	190;"	d
IS_DAC_TRIGGER	../inc/stm32f37x_dac.h	98;"	d
IS_DAC_WAVE	../inc/stm32f37x_dac.h	228;"	d
IS_DBGMCU_APB1PERIPH	../inc/stm32f37x_dbgmcu.h	75;"	d
IS_DBGMCU_APB2PERIPH	../inc/stm32f37x_dbgmcu.h	81;"	d
IS_DBGMCU_PERIPH	../inc/stm32f37x_dbgmcu.h	56;"	d
IS_DMA_ALL_PERIPH	../inc/stm32f37x_dma.h	96;"	d
IS_DMA_CLEAR_FLAG	../inc/stm32f37x_dma.h	365;"	d
IS_DMA_CLEAR_IT	../inc/stm32f37x_dma.h	280;"	d
IS_DMA_CONFIG_IT	../inc/stm32f37x_dma.h	228;"	d
IS_DMA_DIR	../inc/stm32f37x_dma.h	116;"	d
IS_DMA_GET_FLAG	../inc/stm32f37x_dma.h	367;"	d
IS_DMA_GET_IT	../inc/stm32f37x_dma.h	282;"	d
IS_DMA_M2M_STATE	../inc/stm32f37x_dma.h	215;"	d
IS_DMA_MEMORY_DATA_SIZE	../inc/stm32f37x_dma.h	172;"	d
IS_DMA_MEMORY_INC_STATE	../inc/stm32f37x_dma.h	143;"	d
IS_DMA_MODE	../inc/stm32f37x_dma.h	186;"	d
IS_DMA_PERIPHERAL_DATA_SIZE	../inc/stm32f37x_dma.h	157;"	d
IS_DMA_PERIPHERAL_INC_STATE	../inc/stm32f37x_dma.h	130;"	d
IS_DMA_PRIORITY	../inc/stm32f37x_dma.h	200;"	d
IS_EXTI_LINE	../inc/stm32f37x_exti.h	158;"	d
IS_EXTI_MODE	../inc/stm32f37x_exti.h	59;"	d
IS_EXTI_PIN_SOURCE	../inc/stm32f37x_syscfg.h	95;"	d
IS_EXTI_PORT_SOURCE	../inc/stm32f37x_syscfg.h	65;"	d
IS_EXTI_TRIGGER	../inc/stm32f37x_exti.h	72;"	d
IS_FLASH_CLEAR_FLAG	../inc/stm32f37x_flash.h	270;"	d
IS_FLASH_GET_FLAG	../inc/stm32f37x_flash.h	272;"	d
IS_FLASH_IT	../inc/stm32f37x_flash.h	87;"	d
IS_FLASH_LATENCY	../inc/stm32f37x_flash.h	74;"	d
IS_FLASH_PROGRAM_ADDRESS	../inc/stm32f37x_flash.h	95;"	d
IS_FUNCTIONAL_STATE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	282;"	d
IS_GET_EXTI_LINE	../inc/stm32f37x_exti.h	160;"	d
IS_GET_GPIO_PIN	../inc/stm32f37x_gpio.h	188;"	d
IS_GPIO_AF	../inc/stm32f37x_gpio.h	323;"	d
IS_GPIO_ALL_PERIPH	../inc/stm32f37x_gpio.h	50;"	d
IS_GPIO_BIT_ACTION	../inc/stm32f37x_gpio.h	133;"	d
IS_GPIO_LIST_PERIPH	../inc/stm32f37x_gpio.h	57;"	d
IS_GPIO_MODE	../inc/stm32f37x_gpio.h	71;"	d
IS_GPIO_OTYPE	../inc/stm32f37x_gpio.h	86;"	d
IS_GPIO_PIN	../inc/stm32f37x_gpio.h	186;"	d
IS_GPIO_PIN_SOURCE	../inc/stm32f37x_gpio.h	229;"	d
IS_GPIO_PUPD	../inc/stm32f37x_gpio.h	118;"	d
IS_GPIO_SPEED	../inc/stm32f37x_gpio.h	102;"	d
IS_I2C_ACK	../inc/stm32f37x_i2c.h	132;"	d
IS_I2C_ACKNOWLEDGE_ADDRESS	../inc/stm32f37x_i2c.h	145;"	d
IS_I2C_ALL_PERIPH	../inc/stm32f37x_i2c.h	85;"	d
IS_I2C_ANALOG_FILTER	../inc/stm32f37x_i2c.h	95;"	d
IS_I2C_CLEAR_FLAG	../inc/stm32f37x_i2c.h	310;"	d
IS_I2C_CLEAR_IT	../inc/stm32f37x_i2c.h	344;"	d
IS_I2C_CONFIG_IT	../inc/stm32f37x_i2c.h	284;"	d
IS_I2C_DIGITAL_FILTER	../inc/stm32f37x_i2c.h	105;"	d
IS_I2C_DIRECTION	../inc/stm32f37x_i2c.h	167;"	d
IS_I2C_DMA_REQ	../inc/stm32f37x_i2c.h	180;"	d
IS_I2C_GET_FLAG	../inc/stm32f37x_i2c.h	312;"	d
IS_I2C_GET_IT	../inc/stm32f37x_i2c.h	346;"	d
IS_I2C_MODE	../inc/stm32f37x_i2c.h	118;"	d
IS_I2C_OWN_ADDRESS1	../inc/stm32f37x_i2c.h	155;"	d
IS_I2C_OWN_ADDRESS2	../inc/stm32f37x_i2c.h	199;"	d
IS_I2C_OWN_ADDRESS2_MASK	../inc/stm32f37x_i2c.h	218;"	d
IS_I2C_REGISTER	../inc/stm32f37x_i2c.h	257;"	d
IS_I2C_SLAVE_ADDRESS	../inc/stm32f37x_i2c.h	189;"	d
IS_I2C_TIMEOUT	../inc/stm32f37x_i2c.h	235;"	d
IS_I2S_AUDIO_FREQ	../inc/stm32f37x_spi.h	346;"	d
IS_I2S_CPOL	../inc/stm32f37x_spi.h	359;"	d
IS_I2S_DATA_FORMAT	../inc/stm32f37x_spi.h	311;"	d
IS_I2S_MCLK_OUTPUT	../inc/stm32f37x_spi.h	325;"	d
IS_I2S_MODE	../inc/stm32f37x_spi.h	277;"	d
IS_I2S_STANDARD	../inc/stm32f37x_spi.h	294;"	d
IS_IWDG_FLAG	../inc/stm32f37x_iwdg.h	96;"	d
IS_IWDG_PRESCALER	../inc/stm32f37x_iwdg.h	78;"	d
IS_IWDG_RELOAD	../inc/stm32f37x_iwdg.h	99;"	d
IS_IWDG_WINDOW_VALUE	../inc/stm32f37x_iwdg.h	101;"	d
IS_IWDG_WRITE_ACCESS	../inc/stm32f37x_iwdg.h	61;"	d
IS_NVIC_LP	../inc/stm32f37x_misc.h	127;"	d
IS_NVIC_OFFSET	../inc/stm32f37x_misc.h	159;"	d
IS_NVIC_PREEMPTION_PRIORITY	../inc/stm32f37x_misc.h	155;"	d
IS_NVIC_PRIORITY_GROUP	../inc/stm32f37x_misc.h	149;"	d
IS_NVIC_SUB_PRIORITY	../inc/stm32f37x_misc.h	157;"	d
IS_NVIC_VECTTAB	../inc/stm32f37x_misc.h	114;"	d
IS_OB_BOOT1	../inc/stm32f37x_flash.h	217;"	d
IS_OB_DATA_ADDRESS	../inc/stm32f37x_flash.h	104;"	d
IS_OB_IWDG_SOURCE	../inc/stm32f37x_flash.h	181;"	d
IS_OB_RDP	../inc/stm32f37x_flash.h	168;"	d
IS_OB_SRAM_PARITY	../inc/stm32f37x_flash.h	255;"	d
IS_OB_STDBY_SOURCE	../inc/stm32f37x_flash.h	205;"	d
IS_OB_STOP_SOURCE	../inc/stm32f37x_flash.h	193;"	d
IS_OB_VDDA_ANALOG	../inc/stm32f37x_flash.h	230;"	d
IS_OB_VDD_SD12	../inc/stm32f37x_flash.h	242;"	d
IS_OB_WRP	../inc/stm32f37x_flash.h	150;"	d
IS_PWR_CLEAR_FLAG	../inc/stm32f37x_pwr.h	152;"	d
IS_PWR_GET_FLAG	../inc/stm32f37x_pwr.h	149;"	d
IS_PWR_PVD_LEVEL	../inc/stm32f37x_pwr.h	68;"	d
IS_PWR_REGULATOR	../inc/stm32f37x_pwr.h	110;"	d
IS_PWR_SDADC_ANALOG	../inc/stm32f37x_pwr.h	97;"	d
IS_PWR_SLEEP_ENTRY	../inc/stm32f37x_pwr.h	122;"	d
IS_PWR_STOP_ENTRY	../inc/stm32f37x_pwr.h	134;"	d
IS_PWR_WAKEUP_PIN	../inc/stm32f37x_pwr.h	83;"	d
IS_RCC_ADCCLK	../inc/stm32f37x_rcc.h	223;"	d
IS_RCC_AHB_PERIPH	../inc/stm32f37x_rcc.h	406;"	d
IS_RCC_AHB_RST_PERIPH	../inc/stm32f37x_rcc.h	407;"	d
IS_RCC_APB1_PERIPH	../inc/stm32f37x_rcc.h	462;"	d
IS_RCC_APB2_PERIPH	../inc/stm32f37x_rcc.h	429;"	d
IS_RCC_CECCLK	../inc/stm32f37x_rcc.h	270;"	d
IS_RCC_CLEAR_IT	../inc/stm32f37x_rcc.h	341;"	d
IS_RCC_FLAG	../inc/stm32f37x_rcc.h	517;"	d
IS_RCC_GET_IT	../inc/stm32f37x_rcc.h	336;"	d
IS_RCC_HCLK	../inc/stm32f37x_rcc.h	189;"	d
IS_RCC_HSE	../inc/stm32f37x_rcc.h	79;"	d
IS_RCC_HSI_CALIBRATION_VALUE	../inc/stm32f37x_rcc.h	525;"	d
IS_RCC_I2CCLK	../inc/stm32f37x_rcc.h	286;"	d
IS_RCC_IT	../inc/stm32f37x_rcc.h	334;"	d
IS_RCC_LSE	../inc/stm32f37x_rcc.h	354;"	d
IS_RCC_LSE_DRIVE	../inc/stm32f37x_rcc.h	383;"	d
IS_RCC_MCO_SOURCE	../inc/stm32f37x_rcc.h	479;"	d
IS_RCC_PCLK	../inc/stm32f37x_rcc.h	207;"	d
IS_RCC_PLL_MUL	../inc/stm32f37x_rcc.h	118;"	d
IS_RCC_PLL_SOURCE	../inc/stm32f37x_rcc.h	93;"	d
IS_RCC_PREDIV1	../inc/stm32f37x_rcc.h	150;"	d
IS_RCC_RTCCLK_SOURCE	../inc/stm32f37x_rcc.h	368;"	d
IS_RCC_SDADCCLK	../inc/stm32f37x_rcc.h	251;"	d
IS_RCC_SYSCLK_SOURCE	../inc/stm32f37x_rcc.h	169;"	d
IS_RCC_USARTCLK	../inc/stm32f37x_rcc.h	312;"	d
IS_RCC_USBCLK_SOURCE	../inc/stm32f37x_rcc.h	494;"	d
IS_RELOAD_END_MODE	../inc/stm32f37x_i2c.h	368;"	d
IS_RTC_ALARM	../inc/stm32f37x_rtc.h	290;"	d
IS_RTC_ALARM_DATE_WEEKDAY_DATE	../inc/stm32f37x_rtc.h	242;"	d
IS_RTC_ALARM_DATE_WEEKDAY_SEL	../inc/stm32f37x_rtc.h	262;"	d
IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY	../inc/stm32f37x_rtc.h	243;"	d
IS_RTC_ALARM_SUB_SECOND_MASK	../inc/stm32f37x_rtc.h	333;"	d
IS_RTC_ALARM_SUB_SECOND_VALUE	../inc/stm32f37x_rtc.h	357;"	d
IS_RTC_ASYNCH_PREDIV	../inc/stm32f37x_rtc.h	144;"	d
IS_RTC_BKP	../inc/stm32f37x_rtc.h	663;"	d
IS_RTC_CALIB_OUTPUT	../inc/stm32f37x_rtc.h	428;"	d
IS_RTC_CLEAR_FLAG	../inc/stm32f37x_rtc.h	737;"	d
IS_RTC_CLEAR_IT	../inc/stm32f37x_rtc.h	761;"	d
IS_RTC_CMD_ALARM	../inc/stm32f37x_rtc.h	291;"	d
IS_RTC_CONFIG_IT	../inc/stm32f37x_rtc.h	756;"	d
IS_RTC_DATE	../inc/stm32f37x_rtc.h	210;"	d
IS_RTC_DAYLIGHT_SAVING	../inc/stm32f37x_rtc.h	480;"	d
IS_RTC_FORMAT	../inc/stm32f37x_rtc.h	704;"	d
IS_RTC_GET_FLAG	../inc/stm32f37x_rtc.h	729;"	d
IS_RTC_GET_IT	../inc/stm32f37x_rtc.h	757;"	d
IS_RTC_H12	../inc/stm32f37x_rtc.h	177;"	d
IS_RTC_HOUR12	../inc/stm32f37x_rtc.h	163;"	d
IS_RTC_HOUR24	../inc/stm32f37x_rtc.h	164;"	d
IS_RTC_HOUR_FORMAT	../inc/stm32f37x_rtc.h	135;"	d
IS_RTC_MINUTES	../inc/stm32f37x_rtc.h	165;"	d
IS_RTC_MONTH	../inc/stm32f37x_rtc.h	209;"	d
IS_RTC_OUTPUT	../inc/stm32f37x_rtc.h	402;"	d
IS_RTC_OUTPUT_POL	../inc/stm32f37x_rtc.h	416;"	d
IS_RTC_OUTPUT_TYPE	../inc/stm32f37x_rtc.h	600;"	d
IS_RTC_SECONDS	../inc/stm32f37x_rtc.h	166;"	d
IS_RTC_SHIFT_ADD1S	../inc/stm32f37x_rtc.h	612;"	d
IS_RTC_SHIFT_SUBFS	../inc/stm32f37x_rtc.h	621;"	d
IS_RTC_SMOOTH_CALIB_MINUS	../inc/stm32f37x_rtc.h	469;"	d
IS_RTC_SMOOTH_CALIB_PERIOD	../inc/stm32f37x_rtc.h	443;"	d
IS_RTC_SMOOTH_CALIB_PLUS	../inc/stm32f37x_rtc.h	459;"	d
IS_RTC_STORE_OPERATION	../inc/stm32f37x_rtc.h	485;"	d
IS_RTC_SYNCH_PREDIV	../inc/stm32f37x_rtc.h	154;"	d
IS_RTC_TAMPER	../inc/stm32f37x_rtc.h	588;"	d
IS_RTC_TAMPER_FILTER	../inc/stm32f37x_rtc.h	518;"	d
IS_RTC_TAMPER_PRECHARGE_DURATION	../inc/stm32f37x_rtc.h	570;"	d
IS_RTC_TAMPER_SAMPLING_FREQ	../inc/stm32f37x_rtc.h	545;"	d
IS_RTC_TAMPER_TRIGGER	../inc/stm32f37x_rtc.h	498;"	d
IS_RTC_TIMESTAMP_EDGE	../inc/stm32f37x_rtc.h	388;"	d
IS_RTC_WAKEUP_CLOCK	../inc/stm32f37x_rtc.h	372;"	d
IS_RTC_WAKEUP_COUNTER	../inc/stm32f37x_rtc.h	378;"	d
IS_RTC_WEEKDAY	../inc/stm32f37x_rtc.h	227;"	d
IS_RTC_YEAR	../inc/stm32f37x_rtc.h	186;"	d
IS_SDADC_ALL_PERIPH	../inc/stm32f37x_sdadc.h	94;"	d
IS_SDADC_CALIB_SEQUENCE	../inc/stm32f37x_sdadc.h	305;"	d
IS_SDADC_CLEAR_FLAG	../inc/stm32f37x_sdadc.h	367;"	d
IS_SDADC_CLEAR_IT	../inc/stm32f37x_sdadc.h	346;"	d
IS_SDADC_COMMON_MODE	../inc/stm32f37x_sdadc.h	204;"	d
IS_SDADC_CONF	../inc/stm32f37x_sdadc.h	149;"	d
IS_SDADC_DMA_TRANSFER	../inc/stm32f37x_sdadc.h	292;"	d
IS_SDADC_EXT_INJEC_TRIG	../inc/stm32f37x_sdadc.h	246;"	d
IS_SDADC_EXT_INJEC_TRIG_EDGE	../inc/stm32f37x_sdadc.h	278;"	d
IS_SDADC_GAIN	../inc/stm32f37x_sdadc.h	184;"	d
IS_SDADC_GET_FLAG	../inc/stm32f37x_sdadc.h	369;"	d
IS_SDADC_GET_IT	../inc/stm32f37x_sdadc.h	342;"	d
IS_SDADC_INJECTED_CHANNEL	../inc/stm32f37x_sdadc.h	135;"	d
IS_SDADC_INPUT_MODE	../inc/stm32f37x_sdadc.h	165;"	d
IS_SDADC_IT	../inc/stm32f37x_sdadc.h	340;"	d
IS_SDADC_OFFSET_VALUE	../inc/stm32f37x_sdadc.h	216;"	d
IS_SDADC_REGULAR_CHANNEL	../inc/stm32f37x_sdadc.h	124;"	d
IS_SDADC_SLAVE_PERIPH	../inc/stm32f37x_sdadc.h	98;"	d
IS_SDADC_VREF	../inc/stm32f37x_sdadc.h	321;"	d
IS_SPI_ALL_PERIPH	../inc/stm32f37x_spi.h	119;"	d
IS_SPI_BAUDRATE_PRESCALER	../inc/stm32f37x_spi.h	245;"	d
IS_SPI_CLEAR_FLAG	../inc/stm32f37x_spi.h	505;"	d
IS_SPI_CPHA	../inc/stm32f37x_spi.h	215;"	d
IS_SPI_CPOL	../inc/stm32f37x_spi.h	203;"	d
IS_SPI_CRC	../inc/stm32f37x_spi.h	421;"	d
IS_SPI_CRC_LENGTH	../inc/stm32f37x_spi.h	191;"	d
IS_SPI_CRC_POLYNOMIAL	../inc/stm32f37x_spi.h	519;"	d
IS_SPI_DATA_SIZE	../inc/stm32f37x_spi.h	168;"	d
IS_SPI_DIRECTION	../inc/stm32f37x_spi.h	432;"	d
IS_SPI_DIRECTION_MODE	../inc/stm32f37x_spi.h	131;"	d
IS_SPI_FIRST_BIT	../inc/stm32f37x_spi.h	263;"	d
IS_SPI_I2S_CONFIG_IT	../inc/stm32f37x_spi.h	446;"	d
IS_SPI_I2S_DMA_REQ	../inc/stm32f37x_spi.h	383;"	d
IS_SPI_I2S_GET_FLAG	../inc/stm32f37x_spi.h	506;"	d
IS_SPI_I2S_GET_IT	../inc/stm32f37x_spi.h	455;"	d
IS_SPI_LAST_DMA_TRANSFER	../inc/stm32f37x_spi.h	396;"	d
IS_SPI_MODE	../inc/stm32f37x_spi.h	145;"	d
IS_SPI_NSS	../inc/stm32f37x_spi.h	227;"	d
IS_SPI_NSS_INTERNAL	../inc/stm32f37x_spi.h	409;"	d
IS_SPI_RX_FIFO_THRESHOLD	../inc/stm32f37x_spi.h	371;"	d
IS_START_STOP_MODE	../inc/stm32f37x_i2c.h	387;"	d
IS_SYSCFG_DMA_REMAP	../inc/stm32f37x_syscfg.h	140;"	d
IS_SYSCFG_FLAG	../inc/stm32f37x_syscfg.h	208;"	d
IS_SYSCFG_I2C_FMP	../inc/stm32f37x_syscfg.h	160;"	d
IS_SYSCFG_IT	../inc/stm32f37x_syscfg.h	181;"	d
IS_SYSCFG_LOCK_CONFIG	../inc/stm32f37x_syscfg.h	194;"	d
IS_SYSCFG_MEMORY_REMAP	../inc/stm32f37x_syscfg.h	123;"	d
IS_SYSTICK_CLK_SOURCE	../inc/stm32f37x_misc.h	171;"	d
IS_TIM_ALL_PERIPH	../inc/stm32f37x_tim.h	178;"	d
IS_TIM_AUTOMATIC_OUTPUT_STATE	../inc/stm32f37x_tim.h	472;"	d
IS_TIM_BREAK_POLARITY	../inc/stm32f37x_tim.h	460;"	d
IS_TIM_BREAK_STATE	../inc/stm32f37x_tim.h	448;"	d
IS_TIM_CCX	../inc/stm32f37x_tim.h	424;"	d
IS_TIM_CCXN	../inc/stm32f37x_tim.h	436;"	d
IS_TIM_CHANNEL	../inc/stm32f37x_tim.h	325;"	d
IS_TIM_CKD_DIV	../inc/stm32f37x_tim.h	345;"	d
IS_TIM_CLEAR_FLAG	../inc/stm32f37x_tim.h	984;"	d
IS_TIM_COMPLEMENTARY_CHANNEL	../inc/stm32f37x_tim.h	331;"	d
IS_TIM_COUNTER_MODE	../inc/stm32f37x_tim.h	361;"	d
IS_TIM_DMA_BASE	../inc/stm32f37x_tim.h	640;"	d
IS_TIM_DMA_LENGTH	../inc/stm32f37x_tim.h	686;"	d
IS_TIM_DMA_SOURCE	../inc/stm32f37x_tim.h	719;"	d
IS_TIM_ENCODER_MODE	../inc/stm32f37x_tim.h	825;"	d
IS_TIM_EVENT_SOURCE	../inc/stm32f37x_tim.h	845;"	d
IS_TIM_EXT_FILTER	../inc/stm32f37x_tim.h	1002;"	d
IS_TIM_EXT_POLARITY	../inc/stm32f37x_tim.h	788;"	d
IS_TIM_EXT_PRESCALER	../inc/stm32f37x_tim.h	733;"	d
IS_TIM_FORCED_ACTION	../inc/stm32f37x_tim.h	812;"	d
IS_TIM_GET_FLAG	../inc/stm32f37x_tim.h	970;"	d
IS_TIM_GET_IT	../inc/stm32f37x_tim.h	604;"	d
IS_TIM_IC_FILTER	../inc/stm32f37x_tim.h	993;"	d
IS_TIM_IC_POLARITY	../inc/stm32f37x_tim.h	549;"	d
IS_TIM_IC_POLARITY_LITE	../inc/stm32f37x_tim.h	551;"	d
IS_TIM_IC_PRESCALER	../inc/stm32f37x_tim.h	582;"	d
IS_TIM_IC_SELECTION	../inc/stm32f37x_tim.h	567;"	d
IS_TIM_INTERNAL_TRIGGER_SELECTION	../inc/stm32f37x_tim.h	761;"	d
IS_TIM_IT	../inc/stm32f37x_tim.h	602;"	d
IS_TIM_LIST1_PERIPH	../inc/stm32f37x_tim.h	194;"	d
IS_TIM_LIST2_PERIPH	../inc/stm32f37x_tim.h	197;"	d
IS_TIM_LIST3_PERIPH	../inc/stm32f37x_tim.h	202;"	d
IS_TIM_LIST4_PERIPH	../inc/stm32f37x_tim.h	209;"	d
IS_TIM_LIST5_PERIPH	../inc/stm32f37x_tim.h	219;"	d
IS_TIM_LIST6_PERIPH	../inc/stm32f37x_tim.h	227;"	d
IS_TIM_LIST7_PERIPH	../inc/stm32f37x_tim.h	236;"	d
IS_TIM_LIST8_PERIPH	../inc/stm32f37x_tim.h	248;"	d
IS_TIM_LIST9_PERIPH	../inc/stm32f37x_tim.h	261;"	d
IS_TIM_LOCK_LEVEL	../inc/stm32f37x_tim.h	486;"	d
IS_TIM_MSM_STATE	../inc/stm32f37x_tim.h	948;"	d
IS_TIM_OCCLEAR_STATE	../inc/stm32f37x_tim.h	896;"	d
IS_TIM_OCFAST_STATE	../inc/stm32f37x_tim.h	883;"	d
IS_TIM_OCIDLE_STATE	../inc/stm32f37x_tim.h	524;"	d
IS_TIM_OCM	../inc/stm32f37x_tim.h	293;"	d
IS_TIM_OCNIDLE_STATE	../inc/stm32f37x_tim.h	536;"	d
IS_TIM_OCN_POLARITY	../inc/stm32f37x_tim.h	388;"	d
IS_TIM_OCPRELOAD_STATE	../inc/stm32f37x_tim.h	871;"	d
IS_TIM_OC_MODE	../inc/stm32f37x_tim.h	287;"	d
IS_TIM_OC_POLARITY	../inc/stm32f37x_tim.h	376;"	d
IS_TIM_OPM_MODE	../inc/stm32f37x_tim.h	311;"	d
IS_TIM_OSSI_STATE	../inc/stm32f37x_tim.h	500;"	d
IS_TIM_OSSR_STATE	../inc/stm32f37x_tim.h	512;"	d
IS_TIM_OUTPUTN_STATE	../inc/stm32f37x_tim.h	412;"	d
IS_TIM_OUTPUT_STATE	../inc/stm32f37x_tim.h	400;"	d
IS_TIM_PRESCALER_RELOAD	../inc/stm32f37x_tim.h	800;"	d
IS_TIM_PWMI_CHANNEL	../inc/stm32f37x_tim.h	329;"	d
IS_TIM_REMAP	../inc/stm32f37x_tim.h	1027;"	d
IS_TIM_SLAVE_MODE	../inc/stm32f37x_tim.h	934;"	d
IS_TIM_TIXCLK_SOURCE	../inc/stm32f37x_tim.h	776;"	d
IS_TIM_TRGO_SOURCE	../inc/stm32f37x_tim.h	914;"	d
IS_TIM_TRIGGER_SELECTION	../inc/stm32f37x_tim.h	753;"	d
IS_TIM_UPDATE_SOURCE	../inc/stm32f37x_tim.h	859;"	d
IS_USART_ADDRESS_DETECTION	../inc/stm32f37x_usart.h	275;"	d
IS_USART_ALL_PERIPH	../inc/stm32f37x_usart.h	110;"	d
IS_USART_AUTOBAUDRATE_MODE	../inc/stm32f37x_usart.h	351;"	d
IS_USART_AUTO_RETRY_COUNTER	../inc/stm32f37x_usart.h	491;"	d
IS_USART_BAUDRATE	../inc/stm32f37x_usart.h	489;"	d
IS_USART_CLEAR_FLAG	../inc/stm32f37x_usart.h	424;"	d
IS_USART_CLEAR_IT	../inc/stm32f37x_usart.h	475;"	d
IS_USART_CLOCK	../inc/stm32f37x_usart.h	190;"	d
IS_USART_CONFIG_IT	../inc/stm32f37x_usart.h	460;"	d
IS_USART_CPHA	../inc/stm32f37x_usart.h	214;"	d
IS_USART_CPOL	../inc/stm32f37x_usart.h	202;"	d
IS_USART_DATA	../inc/stm32f37x_usart.h	493;"	d
IS_USART_DE_ASSERTION_DEASSERTION_TIME	../inc/stm32f37x_usart.h	490;"	d
IS_USART_DE_POLARITY	../inc/stm32f37x_usart.h	326;"	d
IS_USART_DMAONERROR	../inc/stm32f37x_usart.h	251;"	d
IS_USART_DMAREQ	../inc/stm32f37x_usart.h	238;"	d
IS_USART_FLAG	../inc/stm32f37x_usart.h	412;"	d
IS_USART_GET_IT	../inc/stm32f37x_usart.h	467;"	d
IS_USART_HARDWARE_FLOW_CONTROL	../inc/stm32f37x_usart.h	175;"	d
IS_USART_INVERSTION_PIN	../inc/stm32f37x_usart.h	338;"	d
IS_USART_IRDA_MODE	../inc/stm32f37x_usart.h	314;"	d
IS_USART_LASTBIT	../inc/stm32f37x_usart.h	226;"	d
IS_USART_LIN_BREAK_DETECT_LENGTH	../inc/stm32f37x_usart.h	301;"	d
IS_USART_MODE	../inc/stm32f37x_usart.h	161;"	d
IS_USART_MUTEMODE_WAKEUP	../inc/stm32f37x_usart.h	263;"	d
IS_USART_OVRDETECTION	../inc/stm32f37x_usart.h	363;"	d
IS_USART_PARITY	../inc/stm32f37x_usart.h	148;"	d
IS_USART_REQUEST	../inc/stm32f37x_usart.h	378;"	d
IS_USART_STOPBITS	../inc/stm32f37x_usart.h	134;"	d
IS_USART_STOPMODE_WAKEUPSOURCE	../inc/stm32f37x_usart.h	288;"	d
IS_USART_TIMEOUT	../inc/stm32f37x_usart.h	492;"	d
IS_USART_WORD_LENGTH	../inc/stm32f37x_usart.h	121;"	d
IS_WWDG_COUNTER	../inc/stm32f37x_wwdg.h	68;"	d
IS_WWDG_PRESCALER	../inc/stm32f37x_wwdg.h	63;"	d
IS_WWDG_WINDOW_VALUE	../inc/stm32f37x_wwdg.h	67;"	d
IT	../CMSIS/Include/core_cm0.h	/^    uint32_t IT:2;                       \/*!< bit: 25..26  saved IT state   (read 0)          *\/$/;"	m	struct:__anon131::__anon132	access:public
IT	../CMSIS/Include/core_cm3.h	/^    uint32_t IT:2;                       \/*!< bit: 25..26  saved IT state   (read 0)          *\/$/;"	m	struct:__anon11::__anon12	access:public
IT	../CMSIS/Include/core_cm4.h	/^    uint32_t IT:2;                       \/*!< bit: 25..26  saved IT state   (read 0)          *\/$/;"	m	struct:__anon81::__anon82	access:public
IT	../CMSIS/Include/core_sc000.h	/^    uint32_t IT:2;                       \/*!< bit: 25..26  saved IT state   (read 0)          *\/$/;"	m	struct:__anon100::__anon101	access:public
IT	../CMSIS/Include/core_sc300.h	/^    uint32_t IT:2;                       \/*!< bit: 25..26  saved IT state   (read 0)          *\/$/;"	m	struct:__anon113::__anon114	access:public
ITATBCTR0	../CMSIS/Include/core_cm3.h	/^  __I  uint32_t ITATBCTR0;               \/*!< Offset: 0xEF8 (R\/ )  ITATBCTR0 *\/$/;"	m	struct:__anon22	access:public
ITATBCTR0	../CMSIS/Include/core_cm4.h	/^  __I  uint32_t ITATBCTR0;               \/*!< Offset: 0xEF8 (R\/ )  ITATBCTR0 *\/$/;"	m	struct:__anon92	access:public
ITATBCTR0	../CMSIS/Include/core_sc300.h	/^  __I  uint32_t ITATBCTR0;               \/*!< Offset: 0xEF8 (R\/ )  ITATBCTR0 *\/$/;"	m	struct:__anon124	access:public
ITATBCTR2	../CMSIS/Include/core_cm3.h	/^  __I  uint32_t ITATBCTR2;               \/*!< Offset: 0xEF0 (R\/ )  ITATBCTR2 *\/$/;"	m	struct:__anon22	access:public
ITATBCTR2	../CMSIS/Include/core_cm4.h	/^  __I  uint32_t ITATBCTR2;               \/*!< Offset: 0xEF0 (R\/ )  ITATBCTR2 *\/$/;"	m	struct:__anon92	access:public
ITATBCTR2	../CMSIS/Include/core_sc300.h	/^  __I  uint32_t ITATBCTR2;               \/*!< Offset: 0xEF0 (R\/ )  ITATBCTR2 *\/$/;"	m	struct:__anon124	access:public
ITCTRL	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t ITCTRL;                  \/*!< Offset: 0xF00 (R\/W)  Integration Mode Control *\/$/;"	m	struct:__anon22	access:public
ITCTRL	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t ITCTRL;                  \/*!< Offset: 0xF00 (R\/W)  Integration Mode Control *\/$/;"	m	struct:__anon92	access:public
ITCTRL	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t ITCTRL;                  \/*!< Offset: 0xF00 (R\/W)  Integration Mode Control *\/$/;"	m	struct:__anon124	access:public
ITM	../CMSIS/Include/core_cm3.h	1170;"	d
ITM	../CMSIS/Include/core_cm4.h	1303;"	d
ITM	../CMSIS/Include/core_sc300.h	1141;"	d
ITM_BASE	../CMSIS/Include/core_cm3.h	1158;"	d
ITM_BASE	../CMSIS/Include/core_cm4.h	1291;"	d
ITM_BASE	../CMSIS/Include/core_sc300.h	1129;"	d
ITM_CheckChar	../CMSIS/Include/core_cm3.h	/^__STATIC_INLINE int32_t ITM_CheckChar (void) {$/;"	f	signature:(void)
ITM_CheckChar	../CMSIS/Include/core_cm4.h	/^__STATIC_INLINE int32_t ITM_CheckChar (void) {$/;"	f	signature:(void)
ITM_CheckChar	../CMSIS/Include/core_sc300.h	/^__STATIC_INLINE int32_t ITM_CheckChar (void) {$/;"	f	signature:(void)
ITM_RXBUFFER_EMPTY	../CMSIS/Include/core_cm3.h	1482;"	d
ITM_RXBUFFER_EMPTY	../CMSIS/Include/core_cm4.h	1621;"	d
ITM_RXBUFFER_EMPTY	../CMSIS/Include/core_sc300.h	1453;"	d
ITM_ReceiveChar	../CMSIS/Include/core_cm3.h	/^__STATIC_INLINE int32_t ITM_ReceiveChar (void) {$/;"	f	signature:(void)
ITM_ReceiveChar	../CMSIS/Include/core_cm4.h	/^__STATIC_INLINE int32_t ITM_ReceiveChar (void) {$/;"	f	signature:(void)
ITM_ReceiveChar	../CMSIS/Include/core_sc300.h	/^__STATIC_INLINE int32_t ITM_ReceiveChar (void) {$/;"	f	signature:(void)
ITM_SendChar	../CMSIS/Include/core_cm3.h	/^__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)$/;"	f	signature:(uint32_t ch)
ITM_SendChar	../CMSIS/Include/core_cm4.h	/^__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)$/;"	f	signature:(uint32_t ch)
ITM_SendChar	../CMSIS/Include/core_sc300.h	/^__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)$/;"	f	signature:(uint32_t ch)
ITM_TCR_BUSY_Msk	../CMSIS/Include/core_cm3.h	645;"	d
ITM_TCR_BUSY_Msk	../CMSIS/Include/core_cm4.h	672;"	d
ITM_TCR_BUSY_Msk	../CMSIS/Include/core_sc300.h	616;"	d
ITM_TCR_BUSY_Pos	../CMSIS/Include/core_cm3.h	644;"	d
ITM_TCR_BUSY_Pos	../CMSIS/Include/core_cm4.h	671;"	d
ITM_TCR_BUSY_Pos	../CMSIS/Include/core_sc300.h	615;"	d
ITM_TCR_GTSFREQ_Msk	../CMSIS/Include/core_cm3.h	651;"	d
ITM_TCR_GTSFREQ_Msk	../CMSIS/Include/core_cm4.h	678;"	d
ITM_TCR_GTSFREQ_Msk	../CMSIS/Include/core_sc300.h	622;"	d
ITM_TCR_GTSFREQ_Pos	../CMSIS/Include/core_cm3.h	650;"	d
ITM_TCR_GTSFREQ_Pos	../CMSIS/Include/core_cm4.h	677;"	d
ITM_TCR_GTSFREQ_Pos	../CMSIS/Include/core_sc300.h	621;"	d
ITM_TCR_ITMENA_Msk	../CMSIS/Include/core_cm3.h	669;"	d
ITM_TCR_ITMENA_Msk	../CMSIS/Include/core_cm4.h	696;"	d
ITM_TCR_ITMENA_Msk	../CMSIS/Include/core_sc300.h	640;"	d
ITM_TCR_ITMENA_Pos	../CMSIS/Include/core_cm3.h	668;"	d
ITM_TCR_ITMENA_Pos	../CMSIS/Include/core_cm4.h	695;"	d
ITM_TCR_ITMENA_Pos	../CMSIS/Include/core_sc300.h	639;"	d
ITM_TCR_SWOENA_Msk	../CMSIS/Include/core_cm3.h	657;"	d
ITM_TCR_SWOENA_Msk	../CMSIS/Include/core_cm4.h	684;"	d
ITM_TCR_SWOENA_Msk	../CMSIS/Include/core_sc300.h	628;"	d
ITM_TCR_SWOENA_Pos	../CMSIS/Include/core_cm3.h	656;"	d
ITM_TCR_SWOENA_Pos	../CMSIS/Include/core_cm4.h	683;"	d
ITM_TCR_SWOENA_Pos	../CMSIS/Include/core_sc300.h	627;"	d
ITM_TCR_SYNCENA_Msk	../CMSIS/Include/core_cm3.h	663;"	d
ITM_TCR_SYNCENA_Msk	../CMSIS/Include/core_cm4.h	690;"	d
ITM_TCR_SYNCENA_Msk	../CMSIS/Include/core_sc300.h	634;"	d
ITM_TCR_SYNCENA_Pos	../CMSIS/Include/core_cm3.h	662;"	d
ITM_TCR_SYNCENA_Pos	../CMSIS/Include/core_cm4.h	689;"	d
ITM_TCR_SYNCENA_Pos	../CMSIS/Include/core_sc300.h	633;"	d
ITM_TCR_TSENA_Msk	../CMSIS/Include/core_cm3.h	666;"	d
ITM_TCR_TSENA_Msk	../CMSIS/Include/core_cm4.h	693;"	d
ITM_TCR_TSENA_Msk	../CMSIS/Include/core_sc300.h	637;"	d
ITM_TCR_TSENA_Pos	../CMSIS/Include/core_cm3.h	665;"	d
ITM_TCR_TSENA_Pos	../CMSIS/Include/core_cm4.h	692;"	d
ITM_TCR_TSENA_Pos	../CMSIS/Include/core_sc300.h	636;"	d
ITM_TCR_TSPrescale_Msk	../CMSIS/Include/core_cm3.h	654;"	d
ITM_TCR_TSPrescale_Msk	../CMSIS/Include/core_cm4.h	681;"	d
ITM_TCR_TSPrescale_Msk	../CMSIS/Include/core_sc300.h	625;"	d
ITM_TCR_TSPrescale_Pos	../CMSIS/Include/core_cm3.h	653;"	d
ITM_TCR_TSPrescale_Pos	../CMSIS/Include/core_cm4.h	680;"	d
ITM_TCR_TSPrescale_Pos	../CMSIS/Include/core_sc300.h	624;"	d
ITM_TCR_TXENA_Msk	../CMSIS/Include/core_cm3.h	660;"	d
ITM_TCR_TXENA_Msk	../CMSIS/Include/core_cm4.h	687;"	d
ITM_TCR_TXENA_Msk	../CMSIS/Include/core_sc300.h	631;"	d
ITM_TCR_TXENA_Pos	../CMSIS/Include/core_cm3.h	659;"	d
ITM_TCR_TXENA_Pos	../CMSIS/Include/core_cm4.h	686;"	d
ITM_TCR_TXENA_Pos	../CMSIS/Include/core_sc300.h	630;"	d
ITM_TCR_TraceBusID_Msk	../CMSIS/Include/core_cm3.h	648;"	d
ITM_TCR_TraceBusID_Msk	../CMSIS/Include/core_cm4.h	675;"	d
ITM_TCR_TraceBusID_Msk	../CMSIS/Include/core_sc300.h	619;"	d
ITM_TCR_TraceBusID_Pos	../CMSIS/Include/core_cm3.h	647;"	d
ITM_TCR_TraceBusID_Pos	../CMSIS/Include/core_cm4.h	674;"	d
ITM_TCR_TraceBusID_Pos	../CMSIS/Include/core_sc300.h	618;"	d
ITM_TPR_PRIVMASK_Msk	../CMSIS/Include/core_cm3.h	641;"	d
ITM_TPR_PRIVMASK_Msk	../CMSIS/Include/core_cm4.h	668;"	d
ITM_TPR_PRIVMASK_Msk	../CMSIS/Include/core_sc300.h	612;"	d
ITM_TPR_PRIVMASK_Pos	../CMSIS/Include/core_cm3.h	640;"	d
ITM_TPR_PRIVMASK_Pos	../CMSIS/Include/core_cm4.h	667;"	d
ITM_TPR_PRIVMASK_Pos	../CMSIS/Include/core_sc300.h	611;"	d
ITM_Type	../CMSIS/Include/core_cm3.h	/^} ITM_Type;$/;"	t	typeref:struct:__anon19
ITM_Type	../CMSIS/Include/core_cm4.h	/^} ITM_Type;$/;"	t	typeref:struct:__anon89
ITM_Type	../CMSIS/Include/core_sc300.h	/^} ITM_Type;$/;"	t	typeref:struct:__anon121
ITStatus	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^typedef enum {RESET = 0, SET = !RESET} FlagStatus, ITStatus;$/;"	t	typeref:enum:__anon138
IT_MASK	../src/stm32f37x_usart.c	109;"	d	file:
IWDG	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	940;"	d
IWDG_BASE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	863;"	d
IWDG_Enable	../inc/stm32f37x_iwdg.h	/^void IWDG_Enable(void);$/;"	p	signature:(void)
IWDG_Enable	../src/stm32f37x_iwdg.c	/^void IWDG_Enable(void)$/;"	f	signature:(void)
IWDG_FLAG_PVU	../inc/stm32f37x_iwdg.h	93;"	d
IWDG_FLAG_RVU	../inc/stm32f37x_iwdg.h	94;"	d
IWDG_FLAG_WVU	../inc/stm32f37x_iwdg.h	95;"	d
IWDG_GetFlagStatus	../inc/stm32f37x_iwdg.h	/^FlagStatus IWDG_GetFlagStatus(uint16_t IWDG_FLAG);$/;"	p	signature:(uint16_t IWDG_FLAG)
IWDG_GetFlagStatus	../src/stm32f37x_iwdg.c	/^FlagStatus IWDG_GetFlagStatus(uint16_t IWDG_FLAG)$/;"	f	signature:(uint16_t IWDG_FLAG)
IWDG_KR_KEY	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3541;"	d
IWDG_PR_PR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3544;"	d
IWDG_PR_PR_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3545;"	d
IWDG_PR_PR_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3546;"	d
IWDG_PR_PR_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3547;"	d
IWDG_Prescaler_128	../inc/stm32f37x_iwdg.h	76;"	d
IWDG_Prescaler_16	../inc/stm32f37x_iwdg.h	73;"	d
IWDG_Prescaler_256	../inc/stm32f37x_iwdg.h	77;"	d
IWDG_Prescaler_32	../inc/stm32f37x_iwdg.h	74;"	d
IWDG_Prescaler_4	../inc/stm32f37x_iwdg.h	71;"	d
IWDG_Prescaler_64	../inc/stm32f37x_iwdg.h	75;"	d
IWDG_Prescaler_8	../inc/stm32f37x_iwdg.h	72;"	d
IWDG_RLR_RL	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3550;"	d
IWDG_ReloadCounter	../inc/stm32f37x_iwdg.h	/^void IWDG_ReloadCounter(void);$/;"	p	signature:(void)
IWDG_ReloadCounter	../src/stm32f37x_iwdg.c	/^void IWDG_ReloadCounter(void)$/;"	f	signature:(void)
IWDG_SR_PVU	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3553;"	d
IWDG_SR_RVU	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3554;"	d
IWDG_SR_WVU	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3555;"	d
IWDG_SetPrescaler	../inc/stm32f37x_iwdg.h	/^void IWDG_SetPrescaler(uint8_t IWDG_Prescaler);$/;"	p	signature:(uint8_t IWDG_Prescaler)
IWDG_SetPrescaler	../src/stm32f37x_iwdg.c	/^void IWDG_SetPrescaler(uint8_t IWDG_Prescaler)$/;"	f	signature:(uint8_t IWDG_Prescaler)
IWDG_SetReload	../inc/stm32f37x_iwdg.h	/^void IWDG_SetReload(uint16_t Reload);$/;"	p	signature:(uint16_t Reload)
IWDG_SetReload	../src/stm32f37x_iwdg.c	/^void IWDG_SetReload(uint16_t Reload)$/;"	f	signature:(uint16_t Reload)
IWDG_SetWindowValue	../inc/stm32f37x_iwdg.h	/^void IWDG_SetWindowValue(uint16_t WindowValue);$/;"	p	signature:(uint16_t WindowValue)
IWDG_SetWindowValue	../src/stm32f37x_iwdg.c	/^void IWDG_SetWindowValue(uint16_t WindowValue)$/;"	f	signature:(uint16_t WindowValue)
IWDG_TypeDef	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^} IWDG_TypeDef;$/;"	t	typeref:struct:__anon159
IWDG_WINR_WIN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3558;"	d
IWDG_WriteAccessCmd	../inc/stm32f37x_iwdg.h	/^void IWDG_WriteAccessCmd(uint16_t IWDG_WriteAccess);$/;"	p	signature:(uint16_t IWDG_WriteAccess)
IWDG_WriteAccessCmd	../src/stm32f37x_iwdg.c	/^void IWDG_WriteAccessCmd(uint16_t IWDG_WriteAccess)$/;"	f	signature:(uint16_t IWDG_WriteAccess)
IWDG_WriteAccess_Disable	../inc/stm32f37x_iwdg.h	60;"	d
IWDG_WriteAccess_Enable	../inc/stm32f37x_iwdg.h	59;"	d
Infinite_Loop	../CMSIS/Device/ST/STM32F37x/Source/Templates/TrueSTUDIO/startup_stm32f37x.s	/^Infinite_Loop:$/;"	l
Infinite_Loop	../CMSIS/Device/ST/STM32F37x/Source/Templates/gcc_ride7/startup_stm32f37x.s	/^Infinite_Loop:$/;"	l
Infinite_Loop	../STARTCODE/startup_stm32f37x.s	/^Infinite_Loop:$/;"	l
JCHGR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t JCHGR;        \/*!< SDADC injected channel group selection register, Address offset: 0x14 *\/$/;"	m	struct:__anon163	access:public
JDATA12R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t JDATA12R;     \/*!< SDADC1 and SDADC2 injected data register,        Address offset: 0x70 *\/$/;"	m	struct:__anon163	access:public
JDATA13R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t JDATA13R;     \/*!< SDADC1 and SDADC3 injected data register,        Address offset: 0x78 *\/$/;"	m	struct:__anon163	access:public
JDATAR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t JDATAR;       \/*!< SDADC data register for injected group,          Address offset: 0x60 *\/$/;"	m	struct:__anon163	access:public
JDR1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t JDR1;  \/*!< ADC injected data register 1,                Address offset: 0x3C *\/$/;"	m	struct:__anon141	access:public
JDR2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t JDR2;  \/*!< ADC injected data register 2,                Address offset: 0x40 *\/$/;"	m	struct:__anon141	access:public
JDR3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t JDR3;  \/*!< ADC injected data register 3,                Address offset: 0x44 *\/$/;"	m	struct:__anon141	access:public
JDR4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t JDR4;  \/*!< ADC injected data register 4,                Address offset: 0x48 *\/$/;"	m	struct:__anon141	access:public
JOFR1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t JOFR1; \/*!< ADC injected channel data offset register 1, Address offset: 0x14 *\/$/;"	m	struct:__anon141	access:public
JOFR2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t JOFR2; \/*!< ADC injected channel data offset register 2, Address offset: 0x18 *\/$/;"	m	struct:__anon141	access:public
JOFR3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t JOFR3; \/*!< ADC injected channel data offset register 3, Address offset: 0x1C *\/$/;"	m	struct:__anon141	access:public
JOFR4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t JOFR4; \/*!< ADC injected channel data offset register 4, Address offset: 0x20 *\/$/;"	m	struct:__anon141	access:public
JSQR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t JSQR;  \/*!< ADC injected sequence register,              Address offset: 0x38 *\/$/;"	m	struct:__anon141	access:public
K	../CMSIS/Documentation/Core/html/jquery.js	/^(function(){var l=this,g,y=l.jQuery,p=l.$,o=l.jQuery=l.$=function(E,F){return new o.fn.init(E,F)},D=\/^[^<]*(<(.|\\s)+>)[^>]*$|^#([\\w-]+)$\/,f=\/^.[^:#\\[\\.,]*$\/;o.fn=o.prototype={init:function(E,H){E=E||document;if(E.nodeType){this[0]=E;this.length=1;this.context=E;return this}if(typeof E==="string"){var G=D.exec(E);if(G&&(G[1]||!H)){if(G[1]){E=o.clean([G[1]],H)}else{var I=document.getElementById(G[3]);if(I&&I.id!=G[3]){return o().find(E)}var F=o(I||[]);F.context=document;F.selector=E;return F}}else{return o(H).find(E)}}else{if(o.isFunction(E)){return o(document).ready(E)}}if(E.selector&&E.context){this.selector=E.selector;this.context=E.context}return this.setArray(o.isArray(E)?E:o.makeArray(E))},selector:"",jquery:"1.3.2",size:function(){return this.length},get:function(E){return E===g?Array.prototype.slice.call(this):this[E]},pushStack:function(F,H,E){var G=o(F);G.prevObject=this;G.context=this.context;if(H==="find"){G.selector=this.selector+(this.selector?" ":"")+E}else{if(H){G.selector=this.selector+"."+H+"("+E+")"}}return G},setArray:function(E){this.length=0;Array.prototype.push.apply(this,E);return this},each:function(F,E){return o.each(this,F,E)},index:function(E){return o.inArray(E&&E.jquery?E[0]:E,this)},attr:function(F,H,G){var E=F;if(typeof F==="string"){if(H===g){return this[0]&&o[G||"attr"](this[0],F)}else{E={};E[F]=H}}return this.each(function(I){for(F in E){o.attr(G?this.style:this,F,o.prop(this,E[F],G,I,F))}})},css:function(E,F){if((E=="width"||E=="height")&&parseFloat(F)<0){F=g}return this.attr(E,F,"curCSS")},text:function(F){if(typeof F!=="object"&&F!=null){return this.empty().append((this[0]&&this[0].ownerDocument||document).createTextNode(F))}var E="";o.each(F||this,function(){o.each(this.childNodes,function(){if(this.nodeType!=8){E+=this.nodeType!=1?this.nodeValue:o.fn.text([this])}})});return E},wrapAll:function(E){if(this[0]){var F=o(E,this[0].ownerDocument).clone();if(this[0].parentNode){F.insertBefore(this[0])}F.map(function(){var G=this;while(G.firstChild){G=G.firstChild}return G}).append(this)}return this},wrapInner:function(E){return this.each(function(){o(this).contents().wrapAll(E)})},wrap:function(E){return this.each(function(){o(this).wrapAll(E)})},append:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.appendChild(E)}})},prepend:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.insertBefore(E,this.firstChild)}})},before:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this)})},after:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this.nextSibling)})},end:function(){return this.prevObject||o([])},push:[].push,sort:[].sort,splice:[].splice,find:function(E){if(this.length===1){var F=this.pushStack([],"find",E);F.length=0;o.find(E,this[0],F);return F}else{return this.pushStack(o.unique(o.map(this,function(G){return o.find(E,G)})),"find",E)}},clone:function(G){var E=this.map(function(){if(!o.support.noCloneEvent&&!o.isXMLDoc(this)){var I=this.outerHTML;if(!I){var J=this.ownerDocument.createElement("div");J.appendChild(this.cloneNode(true));I=J.innerHTML}return o.clean([I.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,"").replace(\/^\\s*\/,"")])[0]}else{return this.cloneNode(true)}});if(G===true){var H=this.find("*").andSelf(),F=0;E.find("*").andSelf().each(function(){if(this.nodeName!==H[F].nodeName){return}var I=o.data(H[F],"events");for(var K in I){for(var J in I[K]){o.event.add(this,K,I[K][J],I[K][J].data)}}F++})}return E},filter:function(E){return this.pushStack(o.isFunction(E)&&o.grep(this,function(G,F){return E.call(G,F)})||o.multiFilter(E,o.grep(this,function(F){return F.nodeType===1})),"filter",E)},closest:function(E){var G=o.expr.match.POS.test(E)?o(E):null,F=0;return this.map(function(){var H=this;while(H&&H.ownerDocument){if(G?G.index(H)>-1:o(H).is(E)){o.data(H,"closest",F);return H}H=H.parentNode;F++}})},not:function(E){if(typeof E==="string"){if(f.test(E)){return this.pushStack(o.multiFilter(E,this,true),"not",E)}else{E=o.multiFilter(E,this)}}var F=E.length&&E[E.length-1]!==g&&!E.nodeType;return this.filter(function(){return F?o.inArray(this,E)<0:this!=E})},add:function(E){return this.pushStack(o.unique(o.merge(this.get(),typeof E==="string"?o(E):o.makeArray(E))))},is:function(E){return !!E&&o.multiFilter(E,this).length>0},hasClass:function(E){return !!E&&this.is("."+E)},val:function(K){if(K===g){var E=this[0];if(E){if(o.nodeName(E,"option")){return(E.attributes.value||{}).specified?E.value:E.text}if(o.nodeName(E,"select")){var I=E.selectedIndex,L=[],M=E.options,H=E.type=="select-one";if(I<0){return null}for(var F=H?I:0,J=H?I+1:M.length;F<J;F++){var G=M[F];if(G.selected){K=o(G).val();if(H){return K}L.push(K)}}return L}return(E.value||"").replace(\/\\r\/g,"")}return g}if(typeof K==="number"){K+=""}return this.each(function(){if(this.nodeType!=1){return}if(o.isArray(K)&&\/radio|checkbox\/.test(this.type)){this.checked=(o.inArray(this.value,K)>=0||o.inArray(this.name,K)>=0)}else{if(o.nodeName(this,"select")){var N=o.makeArray(K);o("option",this).each(function(){this.selected=(o.inArray(this.value,N)>=0||o.inArray(this.text,N)>=0)});if(!N.length){this.selectedIndex=-1}}else{this.value=K}}})},html:function(E){return E===g?(this[0]?this[0].innerHTML.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,""):null):this.empty().append(E)},replaceWith:function(E){return this.after(E).remove()},eq:function(E){return this.slice(E,+E+1)},slice:function(){return this.pushStack(Array.prototype.slice.apply(this,arguments),"slice",Array.prototype.slice.call(arguments).join(","))},map:function(E){return this.pushStack(o.map(this,function(G,F){return E.call(G,F,G)}))},andSelf:function(){return this.add(this.prevObject)},domManip:function(J,M,L){if(this[0]){var I=(this[0].ownerDocument||this[0]).createDocumentFragment(),F=o.clean(J,(this[0].ownerDocument||this[0]),I),H=I.firstChild;if(H){for(var G=0,E=this.length;G<E;G++){L.call(K(this[G],H),this.length>1||G>0?I.cloneNode(true):I)}}if(F){o.each(F,z)}}return this;function K(N,O){return M&&o.nodeName(N,"table")&&o.nodeName(O,"tr")?(N.getElementsByTagName("tbody")[0]||N.appendChild(N.ownerDocument.createElement("tbody"))):N}}};o.fn.init.prototype=o.fn;function z(E,F){if(F.src){o.ajax({url:F.src,async:false,dataType:"script"})}else{o.globalEval(F.text||F.textContent||F.innerHTML||"")}if(F.parentNode){F.parentNode.removeChild(F)}}function e(){return +new Date}o.extend=o.fn.extend=function(){var J=arguments[0]||{},H=1,I=arguments.length,E=false,G;if(typeof J==="boolean"){E=J;J=arguments[1]||{};H=2}if(typeof J!=="object"&&!o.isFunction(J)){J={}}if(I==H){J=this;--H}for(;H<I;H++){if((G=arguments[H])!=null){for(var F in G){var K=J[F],L=G[F];if(J===L){continue}if(E&&L&&typeof L==="object"&&!L.nodeType){J[F]=o.extend(E,K||(L.length!=null?[]:{}),L)}else{if(L!==g){J[F]=L}}}}}return J};var b=\/z-?index|font-?weight|opacity|zoom|line-?height\/i,q=document.defaultView||{},s=Object.prototype.toString;o.extend({noConflict:function(E){l.$=p;if(E){l.jQuery=y}return o},isFunction:function(E){return s.call(E)==="[object Function]"},isArray:function(E){return s.call(E)==="[object Array]"},isXMLDoc:function(E){return E.nodeType===9&&E.documentElement.nodeName!=="HTML"||!!E.ownerDocument&&o.isXMLDoc(E.ownerDocument)},globalEval:function(G){if(G&&\/\\S\/.test(G)){var F=document.getElementsByTagName("head")[0]||document.documentElement,E=document.createElement("script");E.type="text\/javascript";if(o.support.scriptEval){E.appendChild(document.createTextNode(G))}else{E.text=G}F.insertBefore(E,F.firstChild);F.removeChild(E)}},nodeName:function(F,E){return F.nodeName&&F.nodeName.toUpperCase()==E.toUpperCase()},each:function(G,K,F){var E,H=0,I=G.length;if(F){if(I===g){for(E in G){if(K.apply(G[E],F)===false){break}}}else{for(;H<I;){if(K.apply(G[H++],F)===false){break}}}}else{if(I===g){for(E in G){if(K.call(G[E],E,G[E])===false){break}}}else{for(var J=G[0];H<I&&K.call(J,H,J)!==false;J=G[++H]){}}}return G},prop:function(H,I,G,F,E){if(o.isFunction(I)){I=I.call(H,F)}return typeof I==="number"&&G=="curCSS"&&!b.test(E)?I+"px":I},className:{add:function(E,F){o.each((F||"").split(\/\\s+\/),function(G,H){if(E.nodeType==1&&!o.className.has(E.className,H)){E.className+=(E.className?" ":"")+H}})},remove:function(E,F){if(E.nodeType==1){E.className=F!==g?o.grep(E.className.split(\/\\s+\/),function(G){return !o.className.has(F,G)}).join(" "):""}},has:function(F,E){return F&&o.inArray(E,(F.className||F).toString().split(\/\\s+\/))>-1}},swap:function(H,G,I){var E={};for(var F in G){E[F]=H.style[F];H.style[F]=G[F]}I.call(H);for(var F in G){H.style[F]=E[F]}},css:function(H,F,J,E){if(F=="width"||F=="height"){var L,G={position:"absolute",visibility:"hidden",display:"block"},K=F=="width"?["Left","Right"]:["Top","Bottom"];function I(){L=F=="width"?H.offsetWidth:H.offsetHeight;if(E==="border"){return}o.each(K,function(){if(!E){L-=parseFloat(o.curCSS(H,"padding"+this,true))||0}if(E==="margin"){L+=parseFloat(o.curCSS(H,"margin"+this,true))||0}else{L-=parseFloat(o.curCSS(H,"border"+this+"Width",true))||0}})}if(H.offsetWidth!==0){I()}else{o.swap(H,G,I)}return Math.max(0,Math.round(L))}return o.curCSS(H,F,J)},curCSS:function(I,F,G){var L,E=I.style;if(F=="opacity"&&!o.support.opacity){L=o.attr(E,"opacity");return L==""?"1":L}if(F.match(\/float\/i)){F=w}if(!G&&E&&E[F]){L=E[F]}else{if(q.getComputedStyle){if(F.match(\/float\/i)){F="float"}F=F.replace(\/([A-Z])\/g,"-$1").toLowerCase();var M=q.getComputedStyle(I,null);if(M){L=M.getPropertyValue(F)}if(F=="opacity"&&L==""){L="1"}}else{if(I.currentStyle){var J=F.replace(\/\\-(\\w)\/g,function(N,O){return O.toUpperCase()});L=I.currentStyle[F]||I.currentStyle[J];if(!\/^\\d+(px)?$\/i.test(L)&&\/^\\d\/.test(L)){var H=E.left,K=I.runtimeStyle.left;I.runtimeStyle.left=I.currentStyle.left;E.left=L||0;L=E.pixelLeft+"px";E.left=H;I.runtimeStyle.left=K}}}}return L},clean:function(F,K,I){K=K||document;if(typeof K.createElement==="undefined"){K=K.ownerDocument||K[0]&&K[0].ownerDocument||document}if(!I&&F.length===1&&typeof F[0]==="string"){var H=\/^<(\\w+)\\s*\\\/?>$\/.exec(F[0]);if(H){return[K.createElement(H[1])]}}var G=[],E=[],L=K.createElement("div");o.each(F,function(P,S){if(typeof S==="number"){S+=""}if(!S){return}if(typeof S==="string"){S=S.replace(\/(<(\\w+)[^>]*?)\\\/>\/g,function(U,V,T){return T.match(\/^(abbr|br|col|img|input|link|meta|param|hr|area|embed)$\/i)?U:V+"><\/"+T+">"});var O=S.replace(\/^\\s+\/,"").substring(0,10).toLowerCase();var Q=!O.indexOf("<opt")&&[1,"<select multiple='multiple'>","<\/select>"]||!O.indexOf("<leg")&&[1,"<fieldset>","<\/fieldset>"]||O.match(\/^<(thead|tbody|tfoot|colg|cap)\/)&&[1,"<table>","<\/table>"]||!O.indexOf("<tr")&&[2,"<table><tbody>","<\/tbody><\/table>"]||(!O.indexOf("<td")||!O.indexOf("<th"))&&[3,"<table><tbody><tr>","<\/tr><\/tbody><\/table>"]||!O.indexOf("<col")&&[2,"<table><tbody><\/tbody><colgroup>","<\/colgroup><\/table>"]||!o.support.htmlSerialize&&[1,"div<div>","<\/div>"]||[0,"",""];L.innerHTML=Q[1]+S+Q[2];while(Q[0]--){L=L.lastChild}if(!o.support.tbody){var R=\/<tbody\/i.test(S),N=!O.indexOf("<table")&&!R?L.firstChild&&L.firstChild.childNodes:Q[1]=="<table>"&&!R?L.childNodes:[];for(var M=N.length-1;M>=0;--M){if(o.nodeName(N[M],"tbody")&&!N[M].childNodes.length){N[M].parentNode.removeChild(N[M])}}}if(!o.support.leadingWhitespace&&\/^\\s\/.test(S)){L.insertBefore(K.createTextNode(S.match(\/^\\s*\/)[0]),L.firstChild)}S=o.makeArray(L.childNodes)}if(S.nodeType){G.push(S)}else{G=o.merge(G,S)}});if(I){for(var J=0;G[J];J++){if(o.nodeName(G[J],"script")&&(!G[J].type||G[J].type.toLowerCase()==="text\/javascript")){E.push(G[J].parentNode?G[J].parentNode.removeChild(G[J]):G[J])}else{if(G[J].nodeType===1){G.splice.apply(G,[J+1,0].concat(o.makeArray(G[J].getElementsByTagName("script"))))}I.appendChild(G[J])}}return E}return G},attr:function(J,G,K){if(!J||J.nodeType==3||J.nodeType==8){return g}var H=!o.isXMLDoc(J),L=K!==g;G=H&&o.props[G]||G;if(J.tagName){var F=\/href|src|style\/.test(G);if(G=="selected"&&J.parentNode){J.parentNode.selectedIndex}if(G in J&&H&&!F){if(L){if(G=="type"&&o.nodeName(J,"input")&&J.parentNode){throw"type property can't be changed"}J[G]=K}if(o.nodeName(J,"form")&&J.getAttributeNode(G)){return J.getAttributeNode(G).nodeValue}if(G=="tabIndex"){var I=J.getAttributeNode("tabIndex");return I&&I.specified?I.value:J.nodeName.match(\/(button|input|object|select|textarea)\/i)?0:J.nodeName.match(\/^(a|area)$\/i)&&J.href?0:g}return J[G]}if(!o.support.style&&H&&G=="style"){return o.attr(J.style,"cssText",K)}if(L){J.setAttribute(G,""+K)}var E=!o.support.hrefNormalized&&H&&F?J.getAttribute(G,2):J.getAttribute(G);return E===null?g:E}if(!o.support.opacity&&G=="opacity"){if(L){J.zoom=1;J.filter=(J.filter||"").replace(\/alpha\\([^)]*\\)\/,"")+(parseInt(K)+""=="NaN"?"":"alpha(opacity="+K*100+")")}return J.filter&&J.filter.indexOf("opacity=")>=0?(parseFloat(J.filter.match(\/opacity=([^)]*)\/)[1])\/100)+"":""}G=G.replace(\/-([a-z])\/ig,function(M,N){return N.toUpperCase()});if(L){J[G]=K}return J[G]},trim:function(E){return(E||"").replace(\/^\\s+|\\s+$\/g,"")},makeArray:function(G){var E=[];if(G!=null){var F=G.length;if(F==null||typeof G==="string"||o.isFunction(G)||G.setInterval){E[0]=G}else{while(F){E[--F]=G[F]}}}return E},inArray:function(G,H){for(var E=0,F=H.length;E<F;E++){if(H[E]===G){return E}}return -1},merge:function(H,E){var F=0,G,I=H.length;if(!o.support.getAll){while((G=E[F++])!=null){if(G.nodeType!=8){H[I++]=G}}}else{while((G=E[F++])!=null){H[I++]=G}}return H},unique:function(K){var F=[],E={};try{for(var G=0,H=K.length;G<H;G++){var J=o.data(K[G]);if(!E[J]){E[J]=true;F.push(K[G])}}}catch(I){F=K}return F},grep:function(F,J,E){var G=[];for(var H=0,I=F.length;H<I;H++){if(!E!=!J(F[H],H)){G.push(F[H])}}return G},map:function(E,J){var F=[];for(var G=0,H=E.length;G<H;G++){var I=J(E[G],G);if(I!=null){F[F.length]=I}}return F.concat.apply([],F)}});var C=navigator.userAgent.toLowerCase();o.browser={version:(C.match(\/.+(?:rv|it|ra|ie)[\\\/: ]([\\d.]+)\/)||[0,"0"])[1],safari:\/webkit\/.test(C),opera:\/opera\/.test(C),msie:\/msie\/.test(C)&&!\/opera\/.test(C),mozilla:\/mozilla\/.test(C)&&!\/(compatible|webkit)\/.test(C)};o.each({parent:function(E){return E.parentNode},parents:function(E){return o.dir(E,"parentNode")},next:function(E){return o.nth(E,2,"nextSibling")},prev:function(E){return o.nth(E,2,"previousSibling")},nextAll:function(E){return o.dir(E,"nextSibling")},prevAll:function(E){return o.dir(E,"previousSibling")},siblings:function(E){return o.sibling(E.parentNode.firstChild,E)},children:function(E){return o.sibling(E.firstChild)},contents:function(E){return o.nodeName(E,"iframe")?E.contentDocument||E.contentWindow.document:o.makeArray(E.childNodes)}},function(E,F){o.fn[E]=function(G){var H=o.map(this,F);if(G&&typeof G=="string"){H=o.multiFilter(G,H)}return this.pushStack(o.unique(H),E,G)}});o.each({appendTo:"append",prependTo:"prepend",insertBefore:"before",insertAfter:"after",replaceAll:"replaceWith"},function(E,F){o.fn[E]=function(G){var J=[],L=o(G);for(var K=0,H=L.length;K<H;K++){$/;"	f
K	../CMSIS/Documentation/DSP/html/jquery.js	/^(function(){var l=this,g,y=l.jQuery,p=l.$,o=l.jQuery=l.$=function(E,F){return new o.fn.init(E,F)},D=\/^[^<]*(<(.|\\s)+>)[^>]*$|^#([\\w-]+)$\/,f=\/^.[^:#\\[\\.,]*$\/;o.fn=o.prototype={init:function(E,H){E=E||document;if(E.nodeType){this[0]=E;this.length=1;this.context=E;return this}if(typeof E==="string"){var G=D.exec(E);if(G&&(G[1]||!H)){if(G[1]){E=o.clean([G[1]],H)}else{var I=document.getElementById(G[3]);if(I&&I.id!=G[3]){return o().find(E)}var F=o(I||[]);F.context=document;F.selector=E;return F}}else{return o(H).find(E)}}else{if(o.isFunction(E)){return o(document).ready(E)}}if(E.selector&&E.context){this.selector=E.selector;this.context=E.context}return this.setArray(o.isArray(E)?E:o.makeArray(E))},selector:"",jquery:"1.3.2",size:function(){return this.length},get:function(E){return E===g?Array.prototype.slice.call(this):this[E]},pushStack:function(F,H,E){var G=o(F);G.prevObject=this;G.context=this.context;if(H==="find"){G.selector=this.selector+(this.selector?" ":"")+E}else{if(H){G.selector=this.selector+"."+H+"("+E+")"}}return G},setArray:function(E){this.length=0;Array.prototype.push.apply(this,E);return this},each:function(F,E){return o.each(this,F,E)},index:function(E){return o.inArray(E&&E.jquery?E[0]:E,this)},attr:function(F,H,G){var E=F;if(typeof F==="string"){if(H===g){return this[0]&&o[G||"attr"](this[0],F)}else{E={};E[F]=H}}return this.each(function(I){for(F in E){o.attr(G?this.style:this,F,o.prop(this,E[F],G,I,F))}})},css:function(E,F){if((E=="width"||E=="height")&&parseFloat(F)<0){F=g}return this.attr(E,F,"curCSS")},text:function(F){if(typeof F!=="object"&&F!=null){return this.empty().append((this[0]&&this[0].ownerDocument||document).createTextNode(F))}var E="";o.each(F||this,function(){o.each(this.childNodes,function(){if(this.nodeType!=8){E+=this.nodeType!=1?this.nodeValue:o.fn.text([this])}})});return E},wrapAll:function(E){if(this[0]){var F=o(E,this[0].ownerDocument).clone();if(this[0].parentNode){F.insertBefore(this[0])}F.map(function(){var G=this;while(G.firstChild){G=G.firstChild}return G}).append(this)}return this},wrapInner:function(E){return this.each(function(){o(this).contents().wrapAll(E)})},wrap:function(E){return this.each(function(){o(this).wrapAll(E)})},append:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.appendChild(E)}})},prepend:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.insertBefore(E,this.firstChild)}})},before:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this)})},after:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this.nextSibling)})},end:function(){return this.prevObject||o([])},push:[].push,sort:[].sort,splice:[].splice,find:function(E){if(this.length===1){var F=this.pushStack([],"find",E);F.length=0;o.find(E,this[0],F);return F}else{return this.pushStack(o.unique(o.map(this,function(G){return o.find(E,G)})),"find",E)}},clone:function(G){var E=this.map(function(){if(!o.support.noCloneEvent&&!o.isXMLDoc(this)){var I=this.outerHTML;if(!I){var J=this.ownerDocument.createElement("div");J.appendChild(this.cloneNode(true));I=J.innerHTML}return o.clean([I.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,"").replace(\/^\\s*\/,"")])[0]}else{return this.cloneNode(true)}});if(G===true){var H=this.find("*").andSelf(),F=0;E.find("*").andSelf().each(function(){if(this.nodeName!==H[F].nodeName){return}var I=o.data(H[F],"events");for(var K in I){for(var J in I[K]){o.event.add(this,K,I[K][J],I[K][J].data)}}F++})}return E},filter:function(E){return this.pushStack(o.isFunction(E)&&o.grep(this,function(G,F){return E.call(G,F)})||o.multiFilter(E,o.grep(this,function(F){return F.nodeType===1})),"filter",E)},closest:function(E){var G=o.expr.match.POS.test(E)?o(E):null,F=0;return this.map(function(){var H=this;while(H&&H.ownerDocument){if(G?G.index(H)>-1:o(H).is(E)){o.data(H,"closest",F);return H}H=H.parentNode;F++}})},not:function(E){if(typeof E==="string"){if(f.test(E)){return this.pushStack(o.multiFilter(E,this,true),"not",E)}else{E=o.multiFilter(E,this)}}var F=E.length&&E[E.length-1]!==g&&!E.nodeType;return this.filter(function(){return F?o.inArray(this,E)<0:this!=E})},add:function(E){return this.pushStack(o.unique(o.merge(this.get(),typeof E==="string"?o(E):o.makeArray(E))))},is:function(E){return !!E&&o.multiFilter(E,this).length>0},hasClass:function(E){return !!E&&this.is("."+E)},val:function(K){if(K===g){var E=this[0];if(E){if(o.nodeName(E,"option")){return(E.attributes.value||{}).specified?E.value:E.text}if(o.nodeName(E,"select")){var I=E.selectedIndex,L=[],M=E.options,H=E.type=="select-one";if(I<0){return null}for(var F=H?I:0,J=H?I+1:M.length;F<J;F++){var G=M[F];if(G.selected){K=o(G).val();if(H){return K}L.push(K)}}return L}return(E.value||"").replace(\/\\r\/g,"")}return g}if(typeof K==="number"){K+=""}return this.each(function(){if(this.nodeType!=1){return}if(o.isArray(K)&&\/radio|checkbox\/.test(this.type)){this.checked=(o.inArray(this.value,K)>=0||o.inArray(this.name,K)>=0)}else{if(o.nodeName(this,"select")){var N=o.makeArray(K);o("option",this).each(function(){this.selected=(o.inArray(this.value,N)>=0||o.inArray(this.text,N)>=0)});if(!N.length){this.selectedIndex=-1}}else{this.value=K}}})},html:function(E){return E===g?(this[0]?this[0].innerHTML.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,""):null):this.empty().append(E)},replaceWith:function(E){return this.after(E).remove()},eq:function(E){return this.slice(E,+E+1)},slice:function(){return this.pushStack(Array.prototype.slice.apply(this,arguments),"slice",Array.prototype.slice.call(arguments).join(","))},map:function(E){return this.pushStack(o.map(this,function(G,F){return E.call(G,F,G)}))},andSelf:function(){return this.add(this.prevObject)},domManip:function(J,M,L){if(this[0]){var I=(this[0].ownerDocument||this[0]).createDocumentFragment(),F=o.clean(J,(this[0].ownerDocument||this[0]),I),H=I.firstChild;if(H){for(var G=0,E=this.length;G<E;G++){L.call(K(this[G],H),this.length>1||G>0?I.cloneNode(true):I)}}if(F){o.each(F,z)}}return this;function K(N,O){return M&&o.nodeName(N,"table")&&o.nodeName(O,"tr")?(N.getElementsByTagName("tbody")[0]||N.appendChild(N.ownerDocument.createElement("tbody"))):N}}};o.fn.init.prototype=o.fn;function z(E,F){if(F.src){o.ajax({url:F.src,async:false,dataType:"script"})}else{o.globalEval(F.text||F.textContent||F.innerHTML||"")}if(F.parentNode){F.parentNode.removeChild(F)}}function e(){return +new Date}o.extend=o.fn.extend=function(){var J=arguments[0]||{},H=1,I=arguments.length,E=false,G;if(typeof J==="boolean"){E=J;J=arguments[1]||{};H=2}if(typeof J!=="object"&&!o.isFunction(J)){J={}}if(I==H){J=this;--H}for(;H<I;H++){if((G=arguments[H])!=null){for(var F in G){var K=J[F],L=G[F];if(J===L){continue}if(E&&L&&typeof L==="object"&&!L.nodeType){J[F]=o.extend(E,K||(L.length!=null?[]:{}),L)}else{if(L!==g){J[F]=L}}}}}return J};var b=\/z-?index|font-?weight|opacity|zoom|line-?height\/i,q=document.defaultView||{},s=Object.prototype.toString;o.extend({noConflict:function(E){l.$=p;if(E){l.jQuery=y}return o},isFunction:function(E){return s.call(E)==="[object Function]"},isArray:function(E){return s.call(E)==="[object Array]"},isXMLDoc:function(E){return E.nodeType===9&&E.documentElement.nodeName!=="HTML"||!!E.ownerDocument&&o.isXMLDoc(E.ownerDocument)},globalEval:function(G){if(G&&\/\\S\/.test(G)){var F=document.getElementsByTagName("head")[0]||document.documentElement,E=document.createElement("script");E.type="text\/javascript";if(o.support.scriptEval){E.appendChild(document.createTextNode(G))}else{E.text=G}F.insertBefore(E,F.firstChild);F.removeChild(E)}},nodeName:function(F,E){return F.nodeName&&F.nodeName.toUpperCase()==E.toUpperCase()},each:function(G,K,F){var E,H=0,I=G.length;if(F){if(I===g){for(E in G){if(K.apply(G[E],F)===false){break}}}else{for(;H<I;){if(K.apply(G[H++],F)===false){break}}}}else{if(I===g){for(E in G){if(K.call(G[E],E,G[E])===false){break}}}else{for(var J=G[0];H<I&&K.call(J,H,J)!==false;J=G[++H]){}}}return G},prop:function(H,I,G,F,E){if(o.isFunction(I)){I=I.call(H,F)}return typeof I==="number"&&G=="curCSS"&&!b.test(E)?I+"px":I},className:{add:function(E,F){o.each((F||"").split(\/\\s+\/),function(G,H){if(E.nodeType==1&&!o.className.has(E.className,H)){E.className+=(E.className?" ":"")+H}})},remove:function(E,F){if(E.nodeType==1){E.className=F!==g?o.grep(E.className.split(\/\\s+\/),function(G){return !o.className.has(F,G)}).join(" "):""}},has:function(F,E){return F&&o.inArray(E,(F.className||F).toString().split(\/\\s+\/))>-1}},swap:function(H,G,I){var E={};for(var F in G){E[F]=H.style[F];H.style[F]=G[F]}I.call(H);for(var F in G){H.style[F]=E[F]}},css:function(H,F,J,E){if(F=="width"||F=="height"){var L,G={position:"absolute",visibility:"hidden",display:"block"},K=F=="width"?["Left","Right"]:["Top","Bottom"];function I(){L=F=="width"?H.offsetWidth:H.offsetHeight;if(E==="border"){return}o.each(K,function(){if(!E){L-=parseFloat(o.curCSS(H,"padding"+this,true))||0}if(E==="margin"){L+=parseFloat(o.curCSS(H,"margin"+this,true))||0}else{L-=parseFloat(o.curCSS(H,"border"+this+"Width",true))||0}})}if(H.offsetWidth!==0){I()}else{o.swap(H,G,I)}return Math.max(0,Math.round(L))}return o.curCSS(H,F,J)},curCSS:function(I,F,G){var L,E=I.style;if(F=="opacity"&&!o.support.opacity){L=o.attr(E,"opacity");return L==""?"1":L}if(F.match(\/float\/i)){F=w}if(!G&&E&&E[F]){L=E[F]}else{if(q.getComputedStyle){if(F.match(\/float\/i)){F="float"}F=F.replace(\/([A-Z])\/g,"-$1").toLowerCase();var M=q.getComputedStyle(I,null);if(M){L=M.getPropertyValue(F)}if(F=="opacity"&&L==""){L="1"}}else{if(I.currentStyle){var J=F.replace(\/\\-(\\w)\/g,function(N,O){return O.toUpperCase()});L=I.currentStyle[F]||I.currentStyle[J];if(!\/^\\d+(px)?$\/i.test(L)&&\/^\\d\/.test(L)){var H=E.left,K=I.runtimeStyle.left;I.runtimeStyle.left=I.currentStyle.left;E.left=L||0;L=E.pixelLeft+"px";E.left=H;I.runtimeStyle.left=K}}}}return L},clean:function(F,K,I){K=K||document;if(typeof K.createElement==="undefined"){K=K.ownerDocument||K[0]&&K[0].ownerDocument||document}if(!I&&F.length===1&&typeof F[0]==="string"){var H=\/^<(\\w+)\\s*\\\/?>$\/.exec(F[0]);if(H){return[K.createElement(H[1])]}}var G=[],E=[],L=K.createElement("div");o.each(F,function(P,S){if(typeof S==="number"){S+=""}if(!S){return}if(typeof S==="string"){S=S.replace(\/(<(\\w+)[^>]*?)\\\/>\/g,function(U,V,T){return T.match(\/^(abbr|br|col|img|input|link|meta|param|hr|area|embed)$\/i)?U:V+"><\/"+T+">"});var O=S.replace(\/^\\s+\/,"").substring(0,10).toLowerCase();var Q=!O.indexOf("<opt")&&[1,"<select multiple='multiple'>","<\/select>"]||!O.indexOf("<leg")&&[1,"<fieldset>","<\/fieldset>"]||O.match(\/^<(thead|tbody|tfoot|colg|cap)\/)&&[1,"<table>","<\/table>"]||!O.indexOf("<tr")&&[2,"<table><tbody>","<\/tbody><\/table>"]||(!O.indexOf("<td")||!O.indexOf("<th"))&&[3,"<table><tbody><tr>","<\/tr><\/tbody><\/table>"]||!O.indexOf("<col")&&[2,"<table><tbody><\/tbody><colgroup>","<\/colgroup><\/table>"]||!o.support.htmlSerialize&&[1,"div<div>","<\/div>"]||[0,"",""];L.innerHTML=Q[1]+S+Q[2];while(Q[0]--){L=L.lastChild}if(!o.support.tbody){var R=\/<tbody\/i.test(S),N=!O.indexOf("<table")&&!R?L.firstChild&&L.firstChild.childNodes:Q[1]=="<table>"&&!R?L.childNodes:[];for(var M=N.length-1;M>=0;--M){if(o.nodeName(N[M],"tbody")&&!N[M].childNodes.length){N[M].parentNode.removeChild(N[M])}}}if(!o.support.leadingWhitespace&&\/^\\s\/.test(S)){L.insertBefore(K.createTextNode(S.match(\/^\\s*\/)[0]),L.firstChild)}S=o.makeArray(L.childNodes)}if(S.nodeType){G.push(S)}else{G=o.merge(G,S)}});if(I){for(var J=0;G[J];J++){if(o.nodeName(G[J],"script")&&(!G[J].type||G[J].type.toLowerCase()==="text\/javascript")){E.push(G[J].parentNode?G[J].parentNode.removeChild(G[J]):G[J])}else{if(G[J].nodeType===1){G.splice.apply(G,[J+1,0].concat(o.makeArray(G[J].getElementsByTagName("script"))))}I.appendChild(G[J])}}return E}return G},attr:function(J,G,K){if(!J||J.nodeType==3||J.nodeType==8){return g}var H=!o.isXMLDoc(J),L=K!==g;G=H&&o.props[G]||G;if(J.tagName){var F=\/href|src|style\/.test(G);if(G=="selected"&&J.parentNode){J.parentNode.selectedIndex}if(G in J&&H&&!F){if(L){if(G=="type"&&o.nodeName(J,"input")&&J.parentNode){throw"type property can't be changed"}J[G]=K}if(o.nodeName(J,"form")&&J.getAttributeNode(G)){return J.getAttributeNode(G).nodeValue}if(G=="tabIndex"){var I=J.getAttributeNode("tabIndex");return I&&I.specified?I.value:J.nodeName.match(\/(button|input|object|select|textarea)\/i)?0:J.nodeName.match(\/^(a|area)$\/i)&&J.href?0:g}return J[G]}if(!o.support.style&&H&&G=="style"){return o.attr(J.style,"cssText",K)}if(L){J.setAttribute(G,""+K)}var E=!o.support.hrefNormalized&&H&&F?J.getAttribute(G,2):J.getAttribute(G);return E===null?g:E}if(!o.support.opacity&&G=="opacity"){if(L){J.zoom=1;J.filter=(J.filter||"").replace(\/alpha\\([^)]*\\)\/,"")+(parseInt(K)+""=="NaN"?"":"alpha(opacity="+K*100+")")}return J.filter&&J.filter.indexOf("opacity=")>=0?(parseFloat(J.filter.match(\/opacity=([^)]*)\/)[1])\/100)+"":""}G=G.replace(\/-([a-z])\/ig,function(M,N){return N.toUpperCase()});if(L){J[G]=K}return J[G]},trim:function(E){return(E||"").replace(\/^\\s+|\\s+$\/g,"")},makeArray:function(G){var E=[];if(G!=null){var F=G.length;if(F==null||typeof G==="string"||o.isFunction(G)||G.setInterval){E[0]=G}else{while(F){E[--F]=G[F]}}}return E},inArray:function(G,H){for(var E=0,F=H.length;E<F;E++){if(H[E]===G){return E}}return -1},merge:function(H,E){var F=0,G,I=H.length;if(!o.support.getAll){while((G=E[F++])!=null){if(G.nodeType!=8){H[I++]=G}}}else{while((G=E[F++])!=null){H[I++]=G}}return H},unique:function(K){var F=[],E={};try{for(var G=0,H=K.length;G<H;G++){var J=o.data(K[G]);if(!E[J]){E[J]=true;F.push(K[G])}}}catch(I){F=K}return F},grep:function(F,J,E){var G=[];for(var H=0,I=F.length;H<I;H++){if(!E!=!J(F[H],H)){G.push(F[H])}}return G},map:function(E,J){var F=[];for(var G=0,H=E.length;G<H;G++){var I=J(E[G],G);if(I!=null){F[F.length]=I}}return F.concat.apply([],F)}});var C=navigator.userAgent.toLowerCase();o.browser={version:(C.match(\/.+(?:rv|it|ra|ie)[\\\/: ]([\\d.]+)\/)||[0,"0"])[1],safari:\/webkit\/.test(C),opera:\/opera\/.test(C),msie:\/msie\/.test(C)&&!\/opera\/.test(C),mozilla:\/mozilla\/.test(C)&&!\/(compatible|webkit)\/.test(C)};o.each({parent:function(E){return E.parentNode},parents:function(E){return o.dir(E,"parentNode")},next:function(E){return o.nth(E,2,"nextSibling")},prev:function(E){return o.nth(E,2,"previousSibling")},nextAll:function(E){return o.dir(E,"nextSibling")},prevAll:function(E){return o.dir(E,"previousSibling")},siblings:function(E){return o.sibling(E.parentNode.firstChild,E)},children:function(E){return o.sibling(E.firstChild)},contents:function(E){return o.nodeName(E,"iframe")?E.contentDocument||E.contentWindow.document:o.makeArray(E.childNodes)}},function(E,F){o.fn[E]=function(G){var H=o.map(this,F);if(G&&typeof G=="string"){H=o.multiFilter(G,H)}return this.pushStack(o.unique(H),E,G)}});o.each({appendTo:"append",prependTo:"prepend",insertBefore:"before",insertAfter:"after",replaceAll:"replaceWith"},function(E,F){o.fn[E]=function(G){var J=[],L=o(G);for(var K=0,H=L.length;K<H;K++){$/;"	f
K	../CMSIS/Documentation/General/html/jquery.js	/^(function(){var l=this,g,y=l.jQuery,p=l.$,o=l.jQuery=l.$=function(E,F){return new o.fn.init(E,F)},D=\/^[^<]*(<(.|\\s)+>)[^>]*$|^#([\\w-]+)$\/,f=\/^.[^:#\\[\\.,]*$\/;o.fn=o.prototype={init:function(E,H){E=E||document;if(E.nodeType){this[0]=E;this.length=1;this.context=E;return this}if(typeof E==="string"){var G=D.exec(E);if(G&&(G[1]||!H)){if(G[1]){E=o.clean([G[1]],H)}else{var I=document.getElementById(G[3]);if(I&&I.id!=G[3]){return o().find(E)}var F=o(I||[]);F.context=document;F.selector=E;return F}}else{return o(H).find(E)}}else{if(o.isFunction(E)){return o(document).ready(E)}}if(E.selector&&E.context){this.selector=E.selector;this.context=E.context}return this.setArray(o.isArray(E)?E:o.makeArray(E))},selector:"",jquery:"1.3.2",size:function(){return this.length},get:function(E){return E===g?Array.prototype.slice.call(this):this[E]},pushStack:function(F,H,E){var G=o(F);G.prevObject=this;G.context=this.context;if(H==="find"){G.selector=this.selector+(this.selector?" ":"")+E}else{if(H){G.selector=this.selector+"."+H+"("+E+")"}}return G},setArray:function(E){this.length=0;Array.prototype.push.apply(this,E);return this},each:function(F,E){return o.each(this,F,E)},index:function(E){return o.inArray(E&&E.jquery?E[0]:E,this)},attr:function(F,H,G){var E=F;if(typeof F==="string"){if(H===g){return this[0]&&o[G||"attr"](this[0],F)}else{E={};E[F]=H}}return this.each(function(I){for(F in E){o.attr(G?this.style:this,F,o.prop(this,E[F],G,I,F))}})},css:function(E,F){if((E=="width"||E=="height")&&parseFloat(F)<0){F=g}return this.attr(E,F,"curCSS")},text:function(F){if(typeof F!=="object"&&F!=null){return this.empty().append((this[0]&&this[0].ownerDocument||document).createTextNode(F))}var E="";o.each(F||this,function(){o.each(this.childNodes,function(){if(this.nodeType!=8){E+=this.nodeType!=1?this.nodeValue:o.fn.text([this])}})});return E},wrapAll:function(E){if(this[0]){var F=o(E,this[0].ownerDocument).clone();if(this[0].parentNode){F.insertBefore(this[0])}F.map(function(){var G=this;while(G.firstChild){G=G.firstChild}return G}).append(this)}return this},wrapInner:function(E){return this.each(function(){o(this).contents().wrapAll(E)})},wrap:function(E){return this.each(function(){o(this).wrapAll(E)})},append:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.appendChild(E)}})},prepend:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.insertBefore(E,this.firstChild)}})},before:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this)})},after:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this.nextSibling)})},end:function(){return this.prevObject||o([])},push:[].push,sort:[].sort,splice:[].splice,find:function(E){if(this.length===1){var F=this.pushStack([],"find",E);F.length=0;o.find(E,this[0],F);return F}else{return this.pushStack(o.unique(o.map(this,function(G){return o.find(E,G)})),"find",E)}},clone:function(G){var E=this.map(function(){if(!o.support.noCloneEvent&&!o.isXMLDoc(this)){var I=this.outerHTML;if(!I){var J=this.ownerDocument.createElement("div");J.appendChild(this.cloneNode(true));I=J.innerHTML}return o.clean([I.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,"").replace(\/^\\s*\/,"")])[0]}else{return this.cloneNode(true)}});if(G===true){var H=this.find("*").andSelf(),F=0;E.find("*").andSelf().each(function(){if(this.nodeName!==H[F].nodeName){return}var I=o.data(H[F],"events");for(var K in I){for(var J in I[K]){o.event.add(this,K,I[K][J],I[K][J].data)}}F++})}return E},filter:function(E){return this.pushStack(o.isFunction(E)&&o.grep(this,function(G,F){return E.call(G,F)})||o.multiFilter(E,o.grep(this,function(F){return F.nodeType===1})),"filter",E)},closest:function(E){var G=o.expr.match.POS.test(E)?o(E):null,F=0;return this.map(function(){var H=this;while(H&&H.ownerDocument){if(G?G.index(H)>-1:o(H).is(E)){o.data(H,"closest",F);return H}H=H.parentNode;F++}})},not:function(E){if(typeof E==="string"){if(f.test(E)){return this.pushStack(o.multiFilter(E,this,true),"not",E)}else{E=o.multiFilter(E,this)}}var F=E.length&&E[E.length-1]!==g&&!E.nodeType;return this.filter(function(){return F?o.inArray(this,E)<0:this!=E})},add:function(E){return this.pushStack(o.unique(o.merge(this.get(),typeof E==="string"?o(E):o.makeArray(E))))},is:function(E){return !!E&&o.multiFilter(E,this).length>0},hasClass:function(E){return !!E&&this.is("."+E)},val:function(K){if(K===g){var E=this[0];if(E){if(o.nodeName(E,"option")){return(E.attributes.value||{}).specified?E.value:E.text}if(o.nodeName(E,"select")){var I=E.selectedIndex,L=[],M=E.options,H=E.type=="select-one";if(I<0){return null}for(var F=H?I:0,J=H?I+1:M.length;F<J;F++){var G=M[F];if(G.selected){K=o(G).val();if(H){return K}L.push(K)}}return L}return(E.value||"").replace(\/\\r\/g,"")}return g}if(typeof K==="number"){K+=""}return this.each(function(){if(this.nodeType!=1){return}if(o.isArray(K)&&\/radio|checkbox\/.test(this.type)){this.checked=(o.inArray(this.value,K)>=0||o.inArray(this.name,K)>=0)}else{if(o.nodeName(this,"select")){var N=o.makeArray(K);o("option",this).each(function(){this.selected=(o.inArray(this.value,N)>=0||o.inArray(this.text,N)>=0)});if(!N.length){this.selectedIndex=-1}}else{this.value=K}}})},html:function(E){return E===g?(this[0]?this[0].innerHTML.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,""):null):this.empty().append(E)},replaceWith:function(E){return this.after(E).remove()},eq:function(E){return this.slice(E,+E+1)},slice:function(){return this.pushStack(Array.prototype.slice.apply(this,arguments),"slice",Array.prototype.slice.call(arguments).join(","))},map:function(E){return this.pushStack(o.map(this,function(G,F){return E.call(G,F,G)}))},andSelf:function(){return this.add(this.prevObject)},domManip:function(J,M,L){if(this[0]){var I=(this[0].ownerDocument||this[0]).createDocumentFragment(),F=o.clean(J,(this[0].ownerDocument||this[0]),I),H=I.firstChild;if(H){for(var G=0,E=this.length;G<E;G++){L.call(K(this[G],H),this.length>1||G>0?I.cloneNode(true):I)}}if(F){o.each(F,z)}}return this;function K(N,O){return M&&o.nodeName(N,"table")&&o.nodeName(O,"tr")?(N.getElementsByTagName("tbody")[0]||N.appendChild(N.ownerDocument.createElement("tbody"))):N}}};o.fn.init.prototype=o.fn;function z(E,F){if(F.src){o.ajax({url:F.src,async:false,dataType:"script"})}else{o.globalEval(F.text||F.textContent||F.innerHTML||"")}if(F.parentNode){F.parentNode.removeChild(F)}}function e(){return +new Date}o.extend=o.fn.extend=function(){var J=arguments[0]||{},H=1,I=arguments.length,E=false,G;if(typeof J==="boolean"){E=J;J=arguments[1]||{};H=2}if(typeof J!=="object"&&!o.isFunction(J)){J={}}if(I==H){J=this;--H}for(;H<I;H++){if((G=arguments[H])!=null){for(var F in G){var K=J[F],L=G[F];if(J===L){continue}if(E&&L&&typeof L==="object"&&!L.nodeType){J[F]=o.extend(E,K||(L.length!=null?[]:{}),L)}else{if(L!==g){J[F]=L}}}}}return J};var b=\/z-?index|font-?weight|opacity|zoom|line-?height\/i,q=document.defaultView||{},s=Object.prototype.toString;o.extend({noConflict:function(E){l.$=p;if(E){l.jQuery=y}return o},isFunction:function(E){return s.call(E)==="[object Function]"},isArray:function(E){return s.call(E)==="[object Array]"},isXMLDoc:function(E){return E.nodeType===9&&E.documentElement.nodeName!=="HTML"||!!E.ownerDocument&&o.isXMLDoc(E.ownerDocument)},globalEval:function(G){if(G&&\/\\S\/.test(G)){var F=document.getElementsByTagName("head")[0]||document.documentElement,E=document.createElement("script");E.type="text\/javascript";if(o.support.scriptEval){E.appendChild(document.createTextNode(G))}else{E.text=G}F.insertBefore(E,F.firstChild);F.removeChild(E)}},nodeName:function(F,E){return F.nodeName&&F.nodeName.toUpperCase()==E.toUpperCase()},each:function(G,K,F){var E,H=0,I=G.length;if(F){if(I===g){for(E in G){if(K.apply(G[E],F)===false){break}}}else{for(;H<I;){if(K.apply(G[H++],F)===false){break}}}}else{if(I===g){for(E in G){if(K.call(G[E],E,G[E])===false){break}}}else{for(var J=G[0];H<I&&K.call(J,H,J)!==false;J=G[++H]){}}}return G},prop:function(H,I,G,F,E){if(o.isFunction(I)){I=I.call(H,F)}return typeof I==="number"&&G=="curCSS"&&!b.test(E)?I+"px":I},className:{add:function(E,F){o.each((F||"").split(\/\\s+\/),function(G,H){if(E.nodeType==1&&!o.className.has(E.className,H)){E.className+=(E.className?" ":"")+H}})},remove:function(E,F){if(E.nodeType==1){E.className=F!==g?o.grep(E.className.split(\/\\s+\/),function(G){return !o.className.has(F,G)}).join(" "):""}},has:function(F,E){return F&&o.inArray(E,(F.className||F).toString().split(\/\\s+\/))>-1}},swap:function(H,G,I){var E={};for(var F in G){E[F]=H.style[F];H.style[F]=G[F]}I.call(H);for(var F in G){H.style[F]=E[F]}},css:function(H,F,J,E){if(F=="width"||F=="height"){var L,G={position:"absolute",visibility:"hidden",display:"block"},K=F=="width"?["Left","Right"]:["Top","Bottom"];function I(){L=F=="width"?H.offsetWidth:H.offsetHeight;if(E==="border"){return}o.each(K,function(){if(!E){L-=parseFloat(o.curCSS(H,"padding"+this,true))||0}if(E==="margin"){L+=parseFloat(o.curCSS(H,"margin"+this,true))||0}else{L-=parseFloat(o.curCSS(H,"border"+this+"Width",true))||0}})}if(H.offsetWidth!==0){I()}else{o.swap(H,G,I)}return Math.max(0,Math.round(L))}return o.curCSS(H,F,J)},curCSS:function(I,F,G){var L,E=I.style;if(F=="opacity"&&!o.support.opacity){L=o.attr(E,"opacity");return L==""?"1":L}if(F.match(\/float\/i)){F=w}if(!G&&E&&E[F]){L=E[F]}else{if(q.getComputedStyle){if(F.match(\/float\/i)){F="float"}F=F.replace(\/([A-Z])\/g,"-$1").toLowerCase();var M=q.getComputedStyle(I,null);if(M){L=M.getPropertyValue(F)}if(F=="opacity"&&L==""){L="1"}}else{if(I.currentStyle){var J=F.replace(\/\\-(\\w)\/g,function(N,O){return O.toUpperCase()});L=I.currentStyle[F]||I.currentStyle[J];if(!\/^\\d+(px)?$\/i.test(L)&&\/^\\d\/.test(L)){var H=E.left,K=I.runtimeStyle.left;I.runtimeStyle.left=I.currentStyle.left;E.left=L||0;L=E.pixelLeft+"px";E.left=H;I.runtimeStyle.left=K}}}}return L},clean:function(F,K,I){K=K||document;if(typeof K.createElement==="undefined"){K=K.ownerDocument||K[0]&&K[0].ownerDocument||document}if(!I&&F.length===1&&typeof F[0]==="string"){var H=\/^<(\\w+)\\s*\\\/?>$\/.exec(F[0]);if(H){return[K.createElement(H[1])]}}var G=[],E=[],L=K.createElement("div");o.each(F,function(P,S){if(typeof S==="number"){S+=""}if(!S){return}if(typeof S==="string"){S=S.replace(\/(<(\\w+)[^>]*?)\\\/>\/g,function(U,V,T){return T.match(\/^(abbr|br|col|img|input|link|meta|param|hr|area|embed)$\/i)?U:V+"><\/"+T+">"});var O=S.replace(\/^\\s+\/,"").substring(0,10).toLowerCase();var Q=!O.indexOf("<opt")&&[1,"<select multiple='multiple'>","<\/select>"]||!O.indexOf("<leg")&&[1,"<fieldset>","<\/fieldset>"]||O.match(\/^<(thead|tbody|tfoot|colg|cap)\/)&&[1,"<table>","<\/table>"]||!O.indexOf("<tr")&&[2,"<table><tbody>","<\/tbody><\/table>"]||(!O.indexOf("<td")||!O.indexOf("<th"))&&[3,"<table><tbody><tr>","<\/tr><\/tbody><\/table>"]||!O.indexOf("<col")&&[2,"<table><tbody><\/tbody><colgroup>","<\/colgroup><\/table>"]||!o.support.htmlSerialize&&[1,"div<div>","<\/div>"]||[0,"",""];L.innerHTML=Q[1]+S+Q[2];while(Q[0]--){L=L.lastChild}if(!o.support.tbody){var R=\/<tbody\/i.test(S),N=!O.indexOf("<table")&&!R?L.firstChild&&L.firstChild.childNodes:Q[1]=="<table>"&&!R?L.childNodes:[];for(var M=N.length-1;M>=0;--M){if(o.nodeName(N[M],"tbody")&&!N[M].childNodes.length){N[M].parentNode.removeChild(N[M])}}}if(!o.support.leadingWhitespace&&\/^\\s\/.test(S)){L.insertBefore(K.createTextNode(S.match(\/^\\s*\/)[0]),L.firstChild)}S=o.makeArray(L.childNodes)}if(S.nodeType){G.push(S)}else{G=o.merge(G,S)}});if(I){for(var J=0;G[J];J++){if(o.nodeName(G[J],"script")&&(!G[J].type||G[J].type.toLowerCase()==="text\/javascript")){E.push(G[J].parentNode?G[J].parentNode.removeChild(G[J]):G[J])}else{if(G[J].nodeType===1){G.splice.apply(G,[J+1,0].concat(o.makeArray(G[J].getElementsByTagName("script"))))}I.appendChild(G[J])}}return E}return G},attr:function(J,G,K){if(!J||J.nodeType==3||J.nodeType==8){return g}var H=!o.isXMLDoc(J),L=K!==g;G=H&&o.props[G]||G;if(J.tagName){var F=\/href|src|style\/.test(G);if(G=="selected"&&J.parentNode){J.parentNode.selectedIndex}if(G in J&&H&&!F){if(L){if(G=="type"&&o.nodeName(J,"input")&&J.parentNode){throw"type property can't be changed"}J[G]=K}if(o.nodeName(J,"form")&&J.getAttributeNode(G)){return J.getAttributeNode(G).nodeValue}if(G=="tabIndex"){var I=J.getAttributeNode("tabIndex");return I&&I.specified?I.value:J.nodeName.match(\/(button|input|object|select|textarea)\/i)?0:J.nodeName.match(\/^(a|area)$\/i)&&J.href?0:g}return J[G]}if(!o.support.style&&H&&G=="style"){return o.attr(J.style,"cssText",K)}if(L){J.setAttribute(G,""+K)}var E=!o.support.hrefNormalized&&H&&F?J.getAttribute(G,2):J.getAttribute(G);return E===null?g:E}if(!o.support.opacity&&G=="opacity"){if(L){J.zoom=1;J.filter=(J.filter||"").replace(\/alpha\\([^)]*\\)\/,"")+(parseInt(K)+""=="NaN"?"":"alpha(opacity="+K*100+")")}return J.filter&&J.filter.indexOf("opacity=")>=0?(parseFloat(J.filter.match(\/opacity=([^)]*)\/)[1])\/100)+"":""}G=G.replace(\/-([a-z])\/ig,function(M,N){return N.toUpperCase()});if(L){J[G]=K}return J[G]},trim:function(E){return(E||"").replace(\/^\\s+|\\s+$\/g,"")},makeArray:function(G){var E=[];if(G!=null){var F=G.length;if(F==null||typeof G==="string"||o.isFunction(G)||G.setInterval){E[0]=G}else{while(F){E[--F]=G[F]}}}return E},inArray:function(G,H){for(var E=0,F=H.length;E<F;E++){if(H[E]===G){return E}}return -1},merge:function(H,E){var F=0,G,I=H.length;if(!o.support.getAll){while((G=E[F++])!=null){if(G.nodeType!=8){H[I++]=G}}}else{while((G=E[F++])!=null){H[I++]=G}}return H},unique:function(K){var F=[],E={};try{for(var G=0,H=K.length;G<H;G++){var J=o.data(K[G]);if(!E[J]){E[J]=true;F.push(K[G])}}}catch(I){F=K}return F},grep:function(F,J,E){var G=[];for(var H=0,I=F.length;H<I;H++){if(!E!=!J(F[H],H)){G.push(F[H])}}return G},map:function(E,J){var F=[];for(var G=0,H=E.length;G<H;G++){var I=J(E[G],G);if(I!=null){F[F.length]=I}}return F.concat.apply([],F)}});var C=navigator.userAgent.toLowerCase();o.browser={version:(C.match(\/.+(?:rv|it|ra|ie)[\\\/: ]([\\d.]+)\/)||[0,"0"])[1],safari:\/webkit\/.test(C),opera:\/opera\/.test(C),msie:\/msie\/.test(C)&&!\/opera\/.test(C),mozilla:\/mozilla\/.test(C)&&!\/(compatible|webkit)\/.test(C)};o.each({parent:function(E){return E.parentNode},parents:function(E){return o.dir(E,"parentNode")},next:function(E){return o.nth(E,2,"nextSibling")},prev:function(E){return o.nth(E,2,"previousSibling")},nextAll:function(E){return o.dir(E,"nextSibling")},prevAll:function(E){return o.dir(E,"previousSibling")},siblings:function(E){return o.sibling(E.parentNode.firstChild,E)},children:function(E){return o.sibling(E.firstChild)},contents:function(E){return o.nodeName(E,"iframe")?E.contentDocument||E.contentWindow.document:o.makeArray(E.childNodes)}},function(E,F){o.fn[E]=function(G){var H=o.map(this,F);if(G&&typeof G=="string"){H=o.multiFilter(G,H)}return this.pushStack(o.unique(H),E,G)}});o.each({appendTo:"append",prependTo:"prepend",insertBefore:"before",insertAfter:"after",replaceAll:"replaceWith"},function(E,F){o.fn[E]=function(G){var J=[],L=o(G);for(var K=0,H=L.length;K<H;K++){$/;"	f
K	../CMSIS/Documentation/RTOS/html/jquery.js	/^(function(){var l=this,g,y=l.jQuery,p=l.$,o=l.jQuery=l.$=function(E,F){return new o.fn.init(E,F)},D=\/^[^<]*(<(.|\\s)+>)[^>]*$|^#([\\w-]+)$\/,f=\/^.[^:#\\[\\.,]*$\/;o.fn=o.prototype={init:function(E,H){E=E||document;if(E.nodeType){this[0]=E;this.length=1;this.context=E;return this}if(typeof E==="string"){var G=D.exec(E);if(G&&(G[1]||!H)){if(G[1]){E=o.clean([G[1]],H)}else{var I=document.getElementById(G[3]);if(I&&I.id!=G[3]){return o().find(E)}var F=o(I||[]);F.context=document;F.selector=E;return F}}else{return o(H).find(E)}}else{if(o.isFunction(E)){return o(document).ready(E)}}if(E.selector&&E.context){this.selector=E.selector;this.context=E.context}return this.setArray(o.isArray(E)?E:o.makeArray(E))},selector:"",jquery:"1.3.2",size:function(){return this.length},get:function(E){return E===g?Array.prototype.slice.call(this):this[E]},pushStack:function(F,H,E){var G=o(F);G.prevObject=this;G.context=this.context;if(H==="find"){G.selector=this.selector+(this.selector?" ":"")+E}else{if(H){G.selector=this.selector+"."+H+"("+E+")"}}return G},setArray:function(E){this.length=0;Array.prototype.push.apply(this,E);return this},each:function(F,E){return o.each(this,F,E)},index:function(E){return o.inArray(E&&E.jquery?E[0]:E,this)},attr:function(F,H,G){var E=F;if(typeof F==="string"){if(H===g){return this[0]&&o[G||"attr"](this[0],F)}else{E={};E[F]=H}}return this.each(function(I){for(F in E){o.attr(G?this.style:this,F,o.prop(this,E[F],G,I,F))}})},css:function(E,F){if((E=="width"||E=="height")&&parseFloat(F)<0){F=g}return this.attr(E,F,"curCSS")},text:function(F){if(typeof F!=="object"&&F!=null){return this.empty().append((this[0]&&this[0].ownerDocument||document).createTextNode(F))}var E="";o.each(F||this,function(){o.each(this.childNodes,function(){if(this.nodeType!=8){E+=this.nodeType!=1?this.nodeValue:o.fn.text([this])}})});return E},wrapAll:function(E){if(this[0]){var F=o(E,this[0].ownerDocument).clone();if(this[0].parentNode){F.insertBefore(this[0])}F.map(function(){var G=this;while(G.firstChild){G=G.firstChild}return G}).append(this)}return this},wrapInner:function(E){return this.each(function(){o(this).contents().wrapAll(E)})},wrap:function(E){return this.each(function(){o(this).wrapAll(E)})},append:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.appendChild(E)}})},prepend:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.insertBefore(E,this.firstChild)}})},before:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this)})},after:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this.nextSibling)})},end:function(){return this.prevObject||o([])},push:[].push,sort:[].sort,splice:[].splice,find:function(E){if(this.length===1){var F=this.pushStack([],"find",E);F.length=0;o.find(E,this[0],F);return F}else{return this.pushStack(o.unique(o.map(this,function(G){return o.find(E,G)})),"find",E)}},clone:function(G){var E=this.map(function(){if(!o.support.noCloneEvent&&!o.isXMLDoc(this)){var I=this.outerHTML;if(!I){var J=this.ownerDocument.createElement("div");J.appendChild(this.cloneNode(true));I=J.innerHTML}return o.clean([I.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,"").replace(\/^\\s*\/,"")])[0]}else{return this.cloneNode(true)}});if(G===true){var H=this.find("*").andSelf(),F=0;E.find("*").andSelf().each(function(){if(this.nodeName!==H[F].nodeName){return}var I=o.data(H[F],"events");for(var K in I){for(var J in I[K]){o.event.add(this,K,I[K][J],I[K][J].data)}}F++})}return E},filter:function(E){return this.pushStack(o.isFunction(E)&&o.grep(this,function(G,F){return E.call(G,F)})||o.multiFilter(E,o.grep(this,function(F){return F.nodeType===1})),"filter",E)},closest:function(E){var G=o.expr.match.POS.test(E)?o(E):null,F=0;return this.map(function(){var H=this;while(H&&H.ownerDocument){if(G?G.index(H)>-1:o(H).is(E)){o.data(H,"closest",F);return H}H=H.parentNode;F++}})},not:function(E){if(typeof E==="string"){if(f.test(E)){return this.pushStack(o.multiFilter(E,this,true),"not",E)}else{E=o.multiFilter(E,this)}}var F=E.length&&E[E.length-1]!==g&&!E.nodeType;return this.filter(function(){return F?o.inArray(this,E)<0:this!=E})},add:function(E){return this.pushStack(o.unique(o.merge(this.get(),typeof E==="string"?o(E):o.makeArray(E))))},is:function(E){return !!E&&o.multiFilter(E,this).length>0},hasClass:function(E){return !!E&&this.is("."+E)},val:function(K){if(K===g){var E=this[0];if(E){if(o.nodeName(E,"option")){return(E.attributes.value||{}).specified?E.value:E.text}if(o.nodeName(E,"select")){var I=E.selectedIndex,L=[],M=E.options,H=E.type=="select-one";if(I<0){return null}for(var F=H?I:0,J=H?I+1:M.length;F<J;F++){var G=M[F];if(G.selected){K=o(G).val();if(H){return K}L.push(K)}}return L}return(E.value||"").replace(\/\\r\/g,"")}return g}if(typeof K==="number"){K+=""}return this.each(function(){if(this.nodeType!=1){return}if(o.isArray(K)&&\/radio|checkbox\/.test(this.type)){this.checked=(o.inArray(this.value,K)>=0||o.inArray(this.name,K)>=0)}else{if(o.nodeName(this,"select")){var N=o.makeArray(K);o("option",this).each(function(){this.selected=(o.inArray(this.value,N)>=0||o.inArray(this.text,N)>=0)});if(!N.length){this.selectedIndex=-1}}else{this.value=K}}})},html:function(E){return E===g?(this[0]?this[0].innerHTML.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,""):null):this.empty().append(E)},replaceWith:function(E){return this.after(E).remove()},eq:function(E){return this.slice(E,+E+1)},slice:function(){return this.pushStack(Array.prototype.slice.apply(this,arguments),"slice",Array.prototype.slice.call(arguments).join(","))},map:function(E){return this.pushStack(o.map(this,function(G,F){return E.call(G,F,G)}))},andSelf:function(){return this.add(this.prevObject)},domManip:function(J,M,L){if(this[0]){var I=(this[0].ownerDocument||this[0]).createDocumentFragment(),F=o.clean(J,(this[0].ownerDocument||this[0]),I),H=I.firstChild;if(H){for(var G=0,E=this.length;G<E;G++){L.call(K(this[G],H),this.length>1||G>0?I.cloneNode(true):I)}}if(F){o.each(F,z)}}return this;function K(N,O){return M&&o.nodeName(N,"table")&&o.nodeName(O,"tr")?(N.getElementsByTagName("tbody")[0]||N.appendChild(N.ownerDocument.createElement("tbody"))):N}}};o.fn.init.prototype=o.fn;function z(E,F){if(F.src){o.ajax({url:F.src,async:false,dataType:"script"})}else{o.globalEval(F.text||F.textContent||F.innerHTML||"")}if(F.parentNode){F.parentNode.removeChild(F)}}function e(){return +new Date}o.extend=o.fn.extend=function(){var J=arguments[0]||{},H=1,I=arguments.length,E=false,G;if(typeof J==="boolean"){E=J;J=arguments[1]||{};H=2}if(typeof J!=="object"&&!o.isFunction(J)){J={}}if(I==H){J=this;--H}for(;H<I;H++){if((G=arguments[H])!=null){for(var F in G){var K=J[F],L=G[F];if(J===L){continue}if(E&&L&&typeof L==="object"&&!L.nodeType){J[F]=o.extend(E,K||(L.length!=null?[]:{}),L)}else{if(L!==g){J[F]=L}}}}}return J};var b=\/z-?index|font-?weight|opacity|zoom|line-?height\/i,q=document.defaultView||{},s=Object.prototype.toString;o.extend({noConflict:function(E){l.$=p;if(E){l.jQuery=y}return o},isFunction:function(E){return s.call(E)==="[object Function]"},isArray:function(E){return s.call(E)==="[object Array]"},isXMLDoc:function(E){return E.nodeType===9&&E.documentElement.nodeName!=="HTML"||!!E.ownerDocument&&o.isXMLDoc(E.ownerDocument)},globalEval:function(G){if(G&&\/\\S\/.test(G)){var F=document.getElementsByTagName("head")[0]||document.documentElement,E=document.createElement("script");E.type="text\/javascript";if(o.support.scriptEval){E.appendChild(document.createTextNode(G))}else{E.text=G}F.insertBefore(E,F.firstChild);F.removeChild(E)}},nodeName:function(F,E){return F.nodeName&&F.nodeName.toUpperCase()==E.toUpperCase()},each:function(G,K,F){var E,H=0,I=G.length;if(F){if(I===g){for(E in G){if(K.apply(G[E],F)===false){break}}}else{for(;H<I;){if(K.apply(G[H++],F)===false){break}}}}else{if(I===g){for(E in G){if(K.call(G[E],E,G[E])===false){break}}}else{for(var J=G[0];H<I&&K.call(J,H,J)!==false;J=G[++H]){}}}return G},prop:function(H,I,G,F,E){if(o.isFunction(I)){I=I.call(H,F)}return typeof I==="number"&&G=="curCSS"&&!b.test(E)?I+"px":I},className:{add:function(E,F){o.each((F||"").split(\/\\s+\/),function(G,H){if(E.nodeType==1&&!o.className.has(E.className,H)){E.className+=(E.className?" ":"")+H}})},remove:function(E,F){if(E.nodeType==1){E.className=F!==g?o.grep(E.className.split(\/\\s+\/),function(G){return !o.className.has(F,G)}).join(" "):""}},has:function(F,E){return F&&o.inArray(E,(F.className||F).toString().split(\/\\s+\/))>-1}},swap:function(H,G,I){var E={};for(var F in G){E[F]=H.style[F];H.style[F]=G[F]}I.call(H);for(var F in G){H.style[F]=E[F]}},css:function(H,F,J,E){if(F=="width"||F=="height"){var L,G={position:"absolute",visibility:"hidden",display:"block"},K=F=="width"?["Left","Right"]:["Top","Bottom"];function I(){L=F=="width"?H.offsetWidth:H.offsetHeight;if(E==="border"){return}o.each(K,function(){if(!E){L-=parseFloat(o.curCSS(H,"padding"+this,true))||0}if(E==="margin"){L+=parseFloat(o.curCSS(H,"margin"+this,true))||0}else{L-=parseFloat(o.curCSS(H,"border"+this+"Width",true))||0}})}if(H.offsetWidth!==0){I()}else{o.swap(H,G,I)}return Math.max(0,Math.round(L))}return o.curCSS(H,F,J)},curCSS:function(I,F,G){var L,E=I.style;if(F=="opacity"&&!o.support.opacity){L=o.attr(E,"opacity");return L==""?"1":L}if(F.match(\/float\/i)){F=w}if(!G&&E&&E[F]){L=E[F]}else{if(q.getComputedStyle){if(F.match(\/float\/i)){F="float"}F=F.replace(\/([A-Z])\/g,"-$1").toLowerCase();var M=q.getComputedStyle(I,null);if(M){L=M.getPropertyValue(F)}if(F=="opacity"&&L==""){L="1"}}else{if(I.currentStyle){var J=F.replace(\/\\-(\\w)\/g,function(N,O){return O.toUpperCase()});L=I.currentStyle[F]||I.currentStyle[J];if(!\/^\\d+(px)?$\/i.test(L)&&\/^\\d\/.test(L)){var H=E.left,K=I.runtimeStyle.left;I.runtimeStyle.left=I.currentStyle.left;E.left=L||0;L=E.pixelLeft+"px";E.left=H;I.runtimeStyle.left=K}}}}return L},clean:function(F,K,I){K=K||document;if(typeof K.createElement==="undefined"){K=K.ownerDocument||K[0]&&K[0].ownerDocument||document}if(!I&&F.length===1&&typeof F[0]==="string"){var H=\/^<(\\w+)\\s*\\\/?>$\/.exec(F[0]);if(H){return[K.createElement(H[1])]}}var G=[],E=[],L=K.createElement("div");o.each(F,function(P,S){if(typeof S==="number"){S+=""}if(!S){return}if(typeof S==="string"){S=S.replace(\/(<(\\w+)[^>]*?)\\\/>\/g,function(U,V,T){return T.match(\/^(abbr|br|col|img|input|link|meta|param|hr|area|embed)$\/i)?U:V+"><\/"+T+">"});var O=S.replace(\/^\\s+\/,"").substring(0,10).toLowerCase();var Q=!O.indexOf("<opt")&&[1,"<select multiple='multiple'>","<\/select>"]||!O.indexOf("<leg")&&[1,"<fieldset>","<\/fieldset>"]||O.match(\/^<(thead|tbody|tfoot|colg|cap)\/)&&[1,"<table>","<\/table>"]||!O.indexOf("<tr")&&[2,"<table><tbody>","<\/tbody><\/table>"]||(!O.indexOf("<td")||!O.indexOf("<th"))&&[3,"<table><tbody><tr>","<\/tr><\/tbody><\/table>"]||!O.indexOf("<col")&&[2,"<table><tbody><\/tbody><colgroup>","<\/colgroup><\/table>"]||!o.support.htmlSerialize&&[1,"div<div>","<\/div>"]||[0,"",""];L.innerHTML=Q[1]+S+Q[2];while(Q[0]--){L=L.lastChild}if(!o.support.tbody){var R=\/<tbody\/i.test(S),N=!O.indexOf("<table")&&!R?L.firstChild&&L.firstChild.childNodes:Q[1]=="<table>"&&!R?L.childNodes:[];for(var M=N.length-1;M>=0;--M){if(o.nodeName(N[M],"tbody")&&!N[M].childNodes.length){N[M].parentNode.removeChild(N[M])}}}if(!o.support.leadingWhitespace&&\/^\\s\/.test(S)){L.insertBefore(K.createTextNode(S.match(\/^\\s*\/)[0]),L.firstChild)}S=o.makeArray(L.childNodes)}if(S.nodeType){G.push(S)}else{G=o.merge(G,S)}});if(I){for(var J=0;G[J];J++){if(o.nodeName(G[J],"script")&&(!G[J].type||G[J].type.toLowerCase()==="text\/javascript")){E.push(G[J].parentNode?G[J].parentNode.removeChild(G[J]):G[J])}else{if(G[J].nodeType===1){G.splice.apply(G,[J+1,0].concat(o.makeArray(G[J].getElementsByTagName("script"))))}I.appendChild(G[J])}}return E}return G},attr:function(J,G,K){if(!J||J.nodeType==3||J.nodeType==8){return g}var H=!o.isXMLDoc(J),L=K!==g;G=H&&o.props[G]||G;if(J.tagName){var F=\/href|src|style\/.test(G);if(G=="selected"&&J.parentNode){J.parentNode.selectedIndex}if(G in J&&H&&!F){if(L){if(G=="type"&&o.nodeName(J,"input")&&J.parentNode){throw"type property can't be changed"}J[G]=K}if(o.nodeName(J,"form")&&J.getAttributeNode(G)){return J.getAttributeNode(G).nodeValue}if(G=="tabIndex"){var I=J.getAttributeNode("tabIndex");return I&&I.specified?I.value:J.nodeName.match(\/(button|input|object|select|textarea)\/i)?0:J.nodeName.match(\/^(a|area)$\/i)&&J.href?0:g}return J[G]}if(!o.support.style&&H&&G=="style"){return o.attr(J.style,"cssText",K)}if(L){J.setAttribute(G,""+K)}var E=!o.support.hrefNormalized&&H&&F?J.getAttribute(G,2):J.getAttribute(G);return E===null?g:E}if(!o.support.opacity&&G=="opacity"){if(L){J.zoom=1;J.filter=(J.filter||"").replace(\/alpha\\([^)]*\\)\/,"")+(parseInt(K)+""=="NaN"?"":"alpha(opacity="+K*100+")")}return J.filter&&J.filter.indexOf("opacity=")>=0?(parseFloat(J.filter.match(\/opacity=([^)]*)\/)[1])\/100)+"":""}G=G.replace(\/-([a-z])\/ig,function(M,N){return N.toUpperCase()});if(L){J[G]=K}return J[G]},trim:function(E){return(E||"").replace(\/^\\s+|\\s+$\/g,"")},makeArray:function(G){var E=[];if(G!=null){var F=G.length;if(F==null||typeof G==="string"||o.isFunction(G)||G.setInterval){E[0]=G}else{while(F){E[--F]=G[F]}}}return E},inArray:function(G,H){for(var E=0,F=H.length;E<F;E++){if(H[E]===G){return E}}return -1},merge:function(H,E){var F=0,G,I=H.length;if(!o.support.getAll){while((G=E[F++])!=null){if(G.nodeType!=8){H[I++]=G}}}else{while((G=E[F++])!=null){H[I++]=G}}return H},unique:function(K){var F=[],E={};try{for(var G=0,H=K.length;G<H;G++){var J=o.data(K[G]);if(!E[J]){E[J]=true;F.push(K[G])}}}catch(I){F=K}return F},grep:function(F,J,E){var G=[];for(var H=0,I=F.length;H<I;H++){if(!E!=!J(F[H],H)){G.push(F[H])}}return G},map:function(E,J){var F=[];for(var G=0,H=E.length;G<H;G++){var I=J(E[G],G);if(I!=null){F[F.length]=I}}return F.concat.apply([],F)}});var C=navigator.userAgent.toLowerCase();o.browser={version:(C.match(\/.+(?:rv|it|ra|ie)[\\\/: ]([\\d.]+)\/)||[0,"0"])[1],safari:\/webkit\/.test(C),opera:\/opera\/.test(C),msie:\/msie\/.test(C)&&!\/opera\/.test(C),mozilla:\/mozilla\/.test(C)&&!\/(compatible|webkit)\/.test(C)};o.each({parent:function(E){return E.parentNode},parents:function(E){return o.dir(E,"parentNode")},next:function(E){return o.nth(E,2,"nextSibling")},prev:function(E){return o.nth(E,2,"previousSibling")},nextAll:function(E){return o.dir(E,"nextSibling")},prevAll:function(E){return o.dir(E,"previousSibling")},siblings:function(E){return o.sibling(E.parentNode.firstChild,E)},children:function(E){return o.sibling(E.firstChild)},contents:function(E){return o.nodeName(E,"iframe")?E.contentDocument||E.contentWindow.document:o.makeArray(E.childNodes)}},function(E,F){o.fn[E]=function(G){var H=o.map(this,F);if(G&&typeof G=="string"){H=o.multiFilter(G,H)}return this.pushStack(o.unique(H),E,G)}});o.each({appendTo:"append",prependTo:"prepend",insertBefore:"before",insertAfter:"after",replaceAll:"replaceWith"},function(E,F){o.fn[E]=function(G){var J=[],L=o(G);for(var K=0,H=L.length;K<H;K++){$/;"	f
K	../CMSIS/Documentation/SVD/html/jquery.js	/^(function(){var l=this,g,y=l.jQuery,p=l.$,o=l.jQuery=l.$=function(E,F){return new o.fn.init(E,F)},D=\/^[^<]*(<(.|\\s)+>)[^>]*$|^#([\\w-]+)$\/,f=\/^.[^:#\\[\\.,]*$\/;o.fn=o.prototype={init:function(E,H){E=E||document;if(E.nodeType){this[0]=E;this.length=1;this.context=E;return this}if(typeof E==="string"){var G=D.exec(E);if(G&&(G[1]||!H)){if(G[1]){E=o.clean([G[1]],H)}else{var I=document.getElementById(G[3]);if(I&&I.id!=G[3]){return o().find(E)}var F=o(I||[]);F.context=document;F.selector=E;return F}}else{return o(H).find(E)}}else{if(o.isFunction(E)){return o(document).ready(E)}}if(E.selector&&E.context){this.selector=E.selector;this.context=E.context}return this.setArray(o.isArray(E)?E:o.makeArray(E))},selector:"",jquery:"1.3.2",size:function(){return this.length},get:function(E){return E===g?Array.prototype.slice.call(this):this[E]},pushStack:function(F,H,E){var G=o(F);G.prevObject=this;G.context=this.context;if(H==="find"){G.selector=this.selector+(this.selector?" ":"")+E}else{if(H){G.selector=this.selector+"."+H+"("+E+")"}}return G},setArray:function(E){this.length=0;Array.prototype.push.apply(this,E);return this},each:function(F,E){return o.each(this,F,E)},index:function(E){return o.inArray(E&&E.jquery?E[0]:E,this)},attr:function(F,H,G){var E=F;if(typeof F==="string"){if(H===g){return this[0]&&o[G||"attr"](this[0],F)}else{E={};E[F]=H}}return this.each(function(I){for(F in E){o.attr(G?this.style:this,F,o.prop(this,E[F],G,I,F))}})},css:function(E,F){if((E=="width"||E=="height")&&parseFloat(F)<0){F=g}return this.attr(E,F,"curCSS")},text:function(F){if(typeof F!=="object"&&F!=null){return this.empty().append((this[0]&&this[0].ownerDocument||document).createTextNode(F))}var E="";o.each(F||this,function(){o.each(this.childNodes,function(){if(this.nodeType!=8){E+=this.nodeType!=1?this.nodeValue:o.fn.text([this])}})});return E},wrapAll:function(E){if(this[0]){var F=o(E,this[0].ownerDocument).clone();if(this[0].parentNode){F.insertBefore(this[0])}F.map(function(){var G=this;while(G.firstChild){G=G.firstChild}return G}).append(this)}return this},wrapInner:function(E){return this.each(function(){o(this).contents().wrapAll(E)})},wrap:function(E){return this.each(function(){o(this).wrapAll(E)})},append:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.appendChild(E)}})},prepend:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.insertBefore(E,this.firstChild)}})},before:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this)})},after:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this.nextSibling)})},end:function(){return this.prevObject||o([])},push:[].push,sort:[].sort,splice:[].splice,find:function(E){if(this.length===1){var F=this.pushStack([],"find",E);F.length=0;o.find(E,this[0],F);return F}else{return this.pushStack(o.unique(o.map(this,function(G){return o.find(E,G)})),"find",E)}},clone:function(G){var E=this.map(function(){if(!o.support.noCloneEvent&&!o.isXMLDoc(this)){var I=this.outerHTML;if(!I){var J=this.ownerDocument.createElement("div");J.appendChild(this.cloneNode(true));I=J.innerHTML}return o.clean([I.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,"").replace(\/^\\s*\/,"")])[0]}else{return this.cloneNode(true)}});if(G===true){var H=this.find("*").andSelf(),F=0;E.find("*").andSelf().each(function(){if(this.nodeName!==H[F].nodeName){return}var I=o.data(H[F],"events");for(var K in I){for(var J in I[K]){o.event.add(this,K,I[K][J],I[K][J].data)}}F++})}return E},filter:function(E){return this.pushStack(o.isFunction(E)&&o.grep(this,function(G,F){return E.call(G,F)})||o.multiFilter(E,o.grep(this,function(F){return F.nodeType===1})),"filter",E)},closest:function(E){var G=o.expr.match.POS.test(E)?o(E):null,F=0;return this.map(function(){var H=this;while(H&&H.ownerDocument){if(G?G.index(H)>-1:o(H).is(E)){o.data(H,"closest",F);return H}H=H.parentNode;F++}})},not:function(E){if(typeof E==="string"){if(f.test(E)){return this.pushStack(o.multiFilter(E,this,true),"not",E)}else{E=o.multiFilter(E,this)}}var F=E.length&&E[E.length-1]!==g&&!E.nodeType;return this.filter(function(){return F?o.inArray(this,E)<0:this!=E})},add:function(E){return this.pushStack(o.unique(o.merge(this.get(),typeof E==="string"?o(E):o.makeArray(E))))},is:function(E){return !!E&&o.multiFilter(E,this).length>0},hasClass:function(E){return !!E&&this.is("."+E)},val:function(K){if(K===g){var E=this[0];if(E){if(o.nodeName(E,"option")){return(E.attributes.value||{}).specified?E.value:E.text}if(o.nodeName(E,"select")){var I=E.selectedIndex,L=[],M=E.options,H=E.type=="select-one";if(I<0){return null}for(var F=H?I:0,J=H?I+1:M.length;F<J;F++){var G=M[F];if(G.selected){K=o(G).val();if(H){return K}L.push(K)}}return L}return(E.value||"").replace(\/\\r\/g,"")}return g}if(typeof K==="number"){K+=""}return this.each(function(){if(this.nodeType!=1){return}if(o.isArray(K)&&\/radio|checkbox\/.test(this.type)){this.checked=(o.inArray(this.value,K)>=0||o.inArray(this.name,K)>=0)}else{if(o.nodeName(this,"select")){var N=o.makeArray(K);o("option",this).each(function(){this.selected=(o.inArray(this.value,N)>=0||o.inArray(this.text,N)>=0)});if(!N.length){this.selectedIndex=-1}}else{this.value=K}}})},html:function(E){return E===g?(this[0]?this[0].innerHTML.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,""):null):this.empty().append(E)},replaceWith:function(E){return this.after(E).remove()},eq:function(E){return this.slice(E,+E+1)},slice:function(){return this.pushStack(Array.prototype.slice.apply(this,arguments),"slice",Array.prototype.slice.call(arguments).join(","))},map:function(E){return this.pushStack(o.map(this,function(G,F){return E.call(G,F,G)}))},andSelf:function(){return this.add(this.prevObject)},domManip:function(J,M,L){if(this[0]){var I=(this[0].ownerDocument||this[0]).createDocumentFragment(),F=o.clean(J,(this[0].ownerDocument||this[0]),I),H=I.firstChild;if(H){for(var G=0,E=this.length;G<E;G++){L.call(K(this[G],H),this.length>1||G>0?I.cloneNode(true):I)}}if(F){o.each(F,z)}}return this;function K(N,O){return M&&o.nodeName(N,"table")&&o.nodeName(O,"tr")?(N.getElementsByTagName("tbody")[0]||N.appendChild(N.ownerDocument.createElement("tbody"))):N}}};o.fn.init.prototype=o.fn;function z(E,F){if(F.src){o.ajax({url:F.src,async:false,dataType:"script"})}else{o.globalEval(F.text||F.textContent||F.innerHTML||"")}if(F.parentNode){F.parentNode.removeChild(F)}}function e(){return +new Date}o.extend=o.fn.extend=function(){var J=arguments[0]||{},H=1,I=arguments.length,E=false,G;if(typeof J==="boolean"){E=J;J=arguments[1]||{};H=2}if(typeof J!=="object"&&!o.isFunction(J)){J={}}if(I==H){J=this;--H}for(;H<I;H++){if((G=arguments[H])!=null){for(var F in G){var K=J[F],L=G[F];if(J===L){continue}if(E&&L&&typeof L==="object"&&!L.nodeType){J[F]=o.extend(E,K||(L.length!=null?[]:{}),L)}else{if(L!==g){J[F]=L}}}}}return J};var b=\/z-?index|font-?weight|opacity|zoom|line-?height\/i,q=document.defaultView||{},s=Object.prototype.toString;o.extend({noConflict:function(E){l.$=p;if(E){l.jQuery=y}return o},isFunction:function(E){return s.call(E)==="[object Function]"},isArray:function(E){return s.call(E)==="[object Array]"},isXMLDoc:function(E){return E.nodeType===9&&E.documentElement.nodeName!=="HTML"||!!E.ownerDocument&&o.isXMLDoc(E.ownerDocument)},globalEval:function(G){if(G&&\/\\S\/.test(G)){var F=document.getElementsByTagName("head")[0]||document.documentElement,E=document.createElement("script");E.type="text\/javascript";if(o.support.scriptEval){E.appendChild(document.createTextNode(G))}else{E.text=G}F.insertBefore(E,F.firstChild);F.removeChild(E)}},nodeName:function(F,E){return F.nodeName&&F.nodeName.toUpperCase()==E.toUpperCase()},each:function(G,K,F){var E,H=0,I=G.length;if(F){if(I===g){for(E in G){if(K.apply(G[E],F)===false){break}}}else{for(;H<I;){if(K.apply(G[H++],F)===false){break}}}}else{if(I===g){for(E in G){if(K.call(G[E],E,G[E])===false){break}}}else{for(var J=G[0];H<I&&K.call(J,H,J)!==false;J=G[++H]){}}}return G},prop:function(H,I,G,F,E){if(o.isFunction(I)){I=I.call(H,F)}return typeof I==="number"&&G=="curCSS"&&!b.test(E)?I+"px":I},className:{add:function(E,F){o.each((F||"").split(\/\\s+\/),function(G,H){if(E.nodeType==1&&!o.className.has(E.className,H)){E.className+=(E.className?" ":"")+H}})},remove:function(E,F){if(E.nodeType==1){E.className=F!==g?o.grep(E.className.split(\/\\s+\/),function(G){return !o.className.has(F,G)}).join(" "):""}},has:function(F,E){return F&&o.inArray(E,(F.className||F).toString().split(\/\\s+\/))>-1}},swap:function(H,G,I){var E={};for(var F in G){E[F]=H.style[F];H.style[F]=G[F]}I.call(H);for(var F in G){H.style[F]=E[F]}},css:function(H,F,J,E){if(F=="width"||F=="height"){var L,G={position:"absolute",visibility:"hidden",display:"block"},K=F=="width"?["Left","Right"]:["Top","Bottom"];function I(){L=F=="width"?H.offsetWidth:H.offsetHeight;if(E==="border"){return}o.each(K,function(){if(!E){L-=parseFloat(o.curCSS(H,"padding"+this,true))||0}if(E==="margin"){L+=parseFloat(o.curCSS(H,"margin"+this,true))||0}else{L-=parseFloat(o.curCSS(H,"border"+this+"Width",true))||0}})}if(H.offsetWidth!==0){I()}else{o.swap(H,G,I)}return Math.max(0,Math.round(L))}return o.curCSS(H,F,J)},curCSS:function(I,F,G){var L,E=I.style;if(F=="opacity"&&!o.support.opacity){L=o.attr(E,"opacity");return L==""?"1":L}if(F.match(\/float\/i)){F=w}if(!G&&E&&E[F]){L=E[F]}else{if(q.getComputedStyle){if(F.match(\/float\/i)){F="float"}F=F.replace(\/([A-Z])\/g,"-$1").toLowerCase();var M=q.getComputedStyle(I,null);if(M){L=M.getPropertyValue(F)}if(F=="opacity"&&L==""){L="1"}}else{if(I.currentStyle){var J=F.replace(\/\\-(\\w)\/g,function(N,O){return O.toUpperCase()});L=I.currentStyle[F]||I.currentStyle[J];if(!\/^\\d+(px)?$\/i.test(L)&&\/^\\d\/.test(L)){var H=E.left,K=I.runtimeStyle.left;I.runtimeStyle.left=I.currentStyle.left;E.left=L||0;L=E.pixelLeft+"px";E.left=H;I.runtimeStyle.left=K}}}}return L},clean:function(F,K,I){K=K||document;if(typeof K.createElement==="undefined"){K=K.ownerDocument||K[0]&&K[0].ownerDocument||document}if(!I&&F.length===1&&typeof F[0]==="string"){var H=\/^<(\\w+)\\s*\\\/?>$\/.exec(F[0]);if(H){return[K.createElement(H[1])]}}var G=[],E=[],L=K.createElement("div");o.each(F,function(P,S){if(typeof S==="number"){S+=""}if(!S){return}if(typeof S==="string"){S=S.replace(\/(<(\\w+)[^>]*?)\\\/>\/g,function(U,V,T){return T.match(\/^(abbr|br|col|img|input|link|meta|param|hr|area|embed)$\/i)?U:V+"><\/"+T+">"});var O=S.replace(\/^\\s+\/,"").substring(0,10).toLowerCase();var Q=!O.indexOf("<opt")&&[1,"<select multiple='multiple'>","<\/select>"]||!O.indexOf("<leg")&&[1,"<fieldset>","<\/fieldset>"]||O.match(\/^<(thead|tbody|tfoot|colg|cap)\/)&&[1,"<table>","<\/table>"]||!O.indexOf("<tr")&&[2,"<table><tbody>","<\/tbody><\/table>"]||(!O.indexOf("<td")||!O.indexOf("<th"))&&[3,"<table><tbody><tr>","<\/tr><\/tbody><\/table>"]||!O.indexOf("<col")&&[2,"<table><tbody><\/tbody><colgroup>","<\/colgroup><\/table>"]||!o.support.htmlSerialize&&[1,"div<div>","<\/div>"]||[0,"",""];L.innerHTML=Q[1]+S+Q[2];while(Q[0]--){L=L.lastChild}if(!o.support.tbody){var R=\/<tbody\/i.test(S),N=!O.indexOf("<table")&&!R?L.firstChild&&L.firstChild.childNodes:Q[1]=="<table>"&&!R?L.childNodes:[];for(var M=N.length-1;M>=0;--M){if(o.nodeName(N[M],"tbody")&&!N[M].childNodes.length){N[M].parentNode.removeChild(N[M])}}}if(!o.support.leadingWhitespace&&\/^\\s\/.test(S)){L.insertBefore(K.createTextNode(S.match(\/^\\s*\/)[0]),L.firstChild)}S=o.makeArray(L.childNodes)}if(S.nodeType){G.push(S)}else{G=o.merge(G,S)}});if(I){for(var J=0;G[J];J++){if(o.nodeName(G[J],"script")&&(!G[J].type||G[J].type.toLowerCase()==="text\/javascript")){E.push(G[J].parentNode?G[J].parentNode.removeChild(G[J]):G[J])}else{if(G[J].nodeType===1){G.splice.apply(G,[J+1,0].concat(o.makeArray(G[J].getElementsByTagName("script"))))}I.appendChild(G[J])}}return E}return G},attr:function(J,G,K){if(!J||J.nodeType==3||J.nodeType==8){return g}var H=!o.isXMLDoc(J),L=K!==g;G=H&&o.props[G]||G;if(J.tagName){var F=\/href|src|style\/.test(G);if(G=="selected"&&J.parentNode){J.parentNode.selectedIndex}if(G in J&&H&&!F){if(L){if(G=="type"&&o.nodeName(J,"input")&&J.parentNode){throw"type property can't be changed"}J[G]=K}if(o.nodeName(J,"form")&&J.getAttributeNode(G)){return J.getAttributeNode(G).nodeValue}if(G=="tabIndex"){var I=J.getAttributeNode("tabIndex");return I&&I.specified?I.value:J.nodeName.match(\/(button|input|object|select|textarea)\/i)?0:J.nodeName.match(\/^(a|area)$\/i)&&J.href?0:g}return J[G]}if(!o.support.style&&H&&G=="style"){return o.attr(J.style,"cssText",K)}if(L){J.setAttribute(G,""+K)}var E=!o.support.hrefNormalized&&H&&F?J.getAttribute(G,2):J.getAttribute(G);return E===null?g:E}if(!o.support.opacity&&G=="opacity"){if(L){J.zoom=1;J.filter=(J.filter||"").replace(\/alpha\\([^)]*\\)\/,"")+(parseInt(K)+""=="NaN"?"":"alpha(opacity="+K*100+")")}return J.filter&&J.filter.indexOf("opacity=")>=0?(parseFloat(J.filter.match(\/opacity=([^)]*)\/)[1])\/100)+"":""}G=G.replace(\/-([a-z])\/ig,function(M,N){return N.toUpperCase()});if(L){J[G]=K}return J[G]},trim:function(E){return(E||"").replace(\/^\\s+|\\s+$\/g,"")},makeArray:function(G){var E=[];if(G!=null){var F=G.length;if(F==null||typeof G==="string"||o.isFunction(G)||G.setInterval){E[0]=G}else{while(F){E[--F]=G[F]}}}return E},inArray:function(G,H){for(var E=0,F=H.length;E<F;E++){if(H[E]===G){return E}}return -1},merge:function(H,E){var F=0,G,I=H.length;if(!o.support.getAll){while((G=E[F++])!=null){if(G.nodeType!=8){H[I++]=G}}}else{while((G=E[F++])!=null){H[I++]=G}}return H},unique:function(K){var F=[],E={};try{for(var G=0,H=K.length;G<H;G++){var J=o.data(K[G]);if(!E[J]){E[J]=true;F.push(K[G])}}}catch(I){F=K}return F},grep:function(F,J,E){var G=[];for(var H=0,I=F.length;H<I;H++){if(!E!=!J(F[H],H)){G.push(F[H])}}return G},map:function(E,J){var F=[];for(var G=0,H=E.length;G<H;G++){var I=J(E[G],G);if(I!=null){F[F.length]=I}}return F.concat.apply([],F)}});var C=navigator.userAgent.toLowerCase();o.browser={version:(C.match(\/.+(?:rv|it|ra|ie)[\\\/: ]([\\d.]+)\/)||[0,"0"])[1],safari:\/webkit\/.test(C),opera:\/opera\/.test(C),msie:\/msie\/.test(C)&&!\/opera\/.test(C),mozilla:\/mozilla\/.test(C)&&!\/(compatible|webkit)\/.test(C)};o.each({parent:function(E){return E.parentNode},parents:function(E){return o.dir(E,"parentNode")},next:function(E){return o.nth(E,2,"nextSibling")},prev:function(E){return o.nth(E,2,"previousSibling")},nextAll:function(E){return o.dir(E,"nextSibling")},prevAll:function(E){return o.dir(E,"previousSibling")},siblings:function(E){return o.sibling(E.parentNode.firstChild,E)},children:function(E){return o.sibling(E.firstChild)},contents:function(E){return o.nodeName(E,"iframe")?E.contentDocument||E.contentWindow.document:o.makeArray(E.childNodes)}},function(E,F){o.fn[E]=function(G){var H=o.map(this,F);if(G&&typeof G=="string"){H=o.multiFilter(G,H)}return this.pushStack(o.unique(H),E,G)}});o.each({appendTo:"append",prependTo:"prepend",insertBefore:"before",insertAfter:"after",replaceAll:"replaceWith"},function(E,F){o.fn[E]=function(G){var J=[],L=o(G);for(var K=0,H=L.length;K<H;K++){$/;"	f
KEYR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t KEYR;         \/*!< FLASH key register,                         Address offset: 0x04 *\/$/;"	m	struct:__anon154	access:public
KR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t KR;   \/*!< IWDG Key register,       Address offset: 0x00 *\/$/;"	m	struct:__anon159	access:public
KR_KEY_ENABLE	../src/stm32f37x_iwdg.c	114;"	d	file:
KR_KEY_RELOAD	../src/stm32f37x_iwdg.c	113;"	d	file:
Kd	../CMSIS/Include/arm_math.h	/^    float32_t Kd;               \/**< The derivative gain. *\/$/;"	m	struct:__anon38	access:public
Kd	../CMSIS/Include/arm_math.h	/^    q15_t Kd;           \/**< The derivative gain. *\/$/;"	m	struct:__anon36	access:public
Kd	../CMSIS/Include/arm_math.h	/^    q31_t Kd;            \/**< The derivative gain. *\/$/;"	m	struct:__anon37	access:public
Ki	../CMSIS/Include/arm_math.h	/^    float32_t Ki;               \/**< The integral gain. *\/$/;"	m	struct:__anon38	access:public
Ki	../CMSIS/Include/arm_math.h	/^    q15_t Ki;           \/**< The integral gain. *\/$/;"	m	struct:__anon36	access:public
Ki	../CMSIS/Include/arm_math.h	/^    q31_t Ki;            \/**< The integral gain. *\/$/;"	m	struct:__anon37	access:public
Kp	../CMSIS/Include/arm_math.h	/^    float32_t Kp;               \/**< The proportional gain. *\/$/;"	m	struct:__anon38	access:public
Kp	../CMSIS/Include/arm_math.h	/^    q15_t Kp;           \/**< The proportional gain. *\/$/;"	m	struct:__anon36	access:public
Kp	../CMSIS/Include/arm_math.h	/^    q31_t Kp;            \/**< The proportional gain. *\/$/;"	m	struct:__anon37	access:public
L	../CMSIS/Include/arm_math.h	/^    uint8_t L;                      \/**< upsample factor. *\/$/;"	m	struct:__anon56	access:public
L	../CMSIS/Include/arm_math.h	/^    uint8_t L;                      \/**< upsample factor. *\/$/;"	m	struct:__anon57	access:public
L	../CMSIS/Include/arm_math.h	/^    uint8_t L;                     \/**< upsample factor. *\/$/;"	m	struct:__anon58	access:public
LCKR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t LCKR;         \/*!< GPIO port configuration lock register,                    Address offset: 0x1C *\/$/;"	m	struct:__anon156	access:public
LD	../QP_BOOM/Makefile	/^LD = arm-none-eabi-ld$/;"	m
LD	../QP_TEST/Makefile	/^LD = arm-none-eabi-ld$/;"	m
LD	../i2s/Makefile	/^LD = arm-none-eabi-ld$/;"	m
LD	../i2s_master/Makefile	/^LD = arm-none-eabi-ld$/;"	m
LD	../tim_adc/Makefile	/^LD = arm-none-eabi-ld$/;"	m
LDFLAGS	../QP_BOOM/Makefile	/^LDFLAGS = -T ..\/ldfile\/STM32_FLASH.ld -L$(LDLIBDIR)  $(LDLIBS) -mcpu=cortex-m4 -mlittle-endian -mthumb -mthumb-interwork -mfloat-abi=hard -mfpu=fpv4-sp-d16 $/;"	m
LDFLAGS	../QP_TEST/Makefile	/^LDFLAGS = -T ..\/ldfile\/STM32_FLASH.ld -L$(LDLIBDIR)  $(LDLIBS) -mcpu=cortex-m4 -mlittle-endian -mthumb -mthumb-interwork -mfloat-abi=hard -mfpu=fpv4-sp-d16 $/;"	m
LDFLAGS	../i2s/Makefile	/^LDFLAGS = -T STM32_FLASH.ld -L$(LDLIBDIR)  -l $(LDLIBS) -mcpu=cortex-m4 -mlittle-endian -mthumb -mthumb-interwork -mfloat-abi=hard -mfpu=fpv4-sp-d16 $/;"	m
LDFLAGS	../i2s_master/Makefile	/^LDFLAGS = -T STM32_FLASH.ld -L$(LDLIBDIR)  -l $(LDLIBS) -mcpu=cortex-m4 -mlittle-endian -mthumb -mthumb-interwork -mfloat-abi=hard -mfpu=fpv4-sp-d16 $/;"	m
LDFLAGS	../tim_adc/Makefile	/^LDFLAGS = -T STM32_FLASH.ld -L$(LDLIBDIR)  -l $(LDLIBS) -mcpu=cortex-m4 -mlittle-endian -mthumb -mthumb-interwork -mfloat-abi=hard -mfpu=fpv4-sp-d16 $/;"	m
LDLIBDIR	../QP_BOOM/Makefile	/^LDLIBDIR = ..\/lib$/;"	m
LDLIBDIR	../QP_TEST/Makefile	/^LDLIBDIR = ..\/lib$/;"	m
LDLIBDIR	../i2s/Makefile	/^LDLIBDIR = ..\/lib$/;"	m
LDLIBDIR	../i2s_master/Makefile	/^LDLIBDIR = ..\/lib$/;"	m
LDLIBDIR	../tim_adc/Makefile	/^LDLIBDIR = ..\/lib$/;"	m
LDLIBS	../QP_BOOM/Makefile	/^LDLIBS = ..\/lib\/libstm32f3.a ..\/lib\/libstm32f3_qp.a$/;"	m
LDLIBS	../QP_TEST/Makefile	/^LDLIBS = ..\/lib\/libstm32f3.a ..\/lib\/libstm32f3_qp.a$/;"	m
LDLIBS	../i2s/Makefile	/^LDLIBS = stm32f3$/;"	m
LDLIBS	../i2s_master/Makefile	/^LDLIBS = stm32f3$/;"	m
LDLIBS	../tim_adc/Makefile	/^LDLIBS = stm32f3$/;"	m
LIN_IRQHandler	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM0.s	/^LIN_IRQHandler$/;"	l
LIN_IRQHandler	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM3.s	/^LIN_IRQHandler$/;"	l
LIN_IRQHandler	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM4.s	/^LIN_IRQHandler$/;"	l
LOAD	../CMSIS/Include/core_cm0.h	/^  __IO uint32_t LOAD;                    \/*!< Offset: 0x004 (R\/W)  SysTick Reload Value Register       *\/$/;"	m	struct:__anon137	access:public
LOAD	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t LOAD;                    \/*!< Offset: 0x004 (R\/W)  SysTick Reload Value Register       *\/$/;"	m	struct:__anon18	access:public
LOAD	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t LOAD;                    \/*!< Offset: 0x004 (R\/W)  SysTick Reload Value Register       *\/$/;"	m	struct:__anon88	access:public
LOAD	../CMSIS/Include/core_sc000.h	/^  __IO uint32_t LOAD;                    \/*!< Offset: 0x004 (R\/W)  SysTick Reload Value Register       *\/$/;"	m	struct:__anon107	access:public
LOAD	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t LOAD;                    \/*!< Offset: 0x004 (R\/W)  SysTick Reload Value Register       *\/$/;"	m	struct:__anon120	access:public
LPF_instance	../CMSIS/DSP_Lib/Examples/arm_signal_converge_example/arm_signal_converge_example_f32.c	/^arm_fir_instance_f32 LPF_instance; $/;"	v
LSE_VALUE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	120;"	d
LSION_BitNumber	../src/stm32f37x_rcc.c	110;"	d	file:
LSI_VALUE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	115;"	d
LSTN_BitNumber	../src/stm32f37x_cec.c	130;"	d	file:
LSUCNT	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t LSUCNT;                  \/*!< Offset: 0x014 (R\/W)  LSU Count Register                        *\/$/;"	m	struct:__anon21	access:public
LSUCNT	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t LSUCNT;                  \/*!< Offset: 0x014 (R\/W)  LSU Count Register                        *\/$/;"	m	struct:__anon91	access:public
LSUCNT	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t LSUCNT;                  \/*!< Offset: 0x014 (R\/W)  LSU Count Register                        *\/$/;"	m	struct:__anon123	access:public
LTR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t LTR;   \/*!< ADC watchdog lower threshold register,       Address offset: 0x28 *\/$/;"	m	struct:__anon141	access:public
License	../CMSIS/Device/ST/STM32F37x/Release_Notes.html	/^<h2 style="background: rgb(51, 102, 255) none repeat scroll 0% 50%; -moz-background-clip: initial; -moz-background-origin: initial; -moz-background-inline-policy: initial;"><a name="License"><\/a><span style="font-size: 12pt; color: white;">License<o:p><\/o:p><\/span><\/h2><p class="MsoNormal"><span style="font-size: 10pt; font-family: &quot;Verdana&quot;,&quot;sans-serif&quot;; color: black;">Licensed under MCD-ST Liberty SW License Agreement V2, (the "License"); You may not use this&nbsp;<\/span><span style="font-size: 10pt; font-family: &quot;Verdana&quot;,&quot;sans-serif&quot;; color: black;">package<\/span><span style="font-size: 10pt; font-family: &quot;Verdana&quot;,&quot;sans-serif&quot;; color: black;"> except in compliance with the License. You may obtain a copy of the License at:<br><br><\/span><\/p><div style="text-align: center;"><span style="font-size: 10pt; font-family: &quot;Verdana&quot;,&quot;sans-serif&quot;; color: black;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; <a target="_blank" href="http:\/\/www.st.com\/software_license_agreement_liberty_v2">http:\/\/www.st.com\/software_license_agreement_liberty_v2<\/a><\/span><br><span style="font-size: 10pt; font-family: &quot;Verdana&quot;,&quot;sans-serif&quot;; color: black;"><\/span><\/div><span style="font-size: 10pt; font-family: &quot;Verdana&quot;,&quot;sans-serif&quot;; color: black;"><br>Unless$/;"	a
LoopCopyDataInit	../CMSIS/Device/ST/STM32F37x/Source/Templates/TrueSTUDIO/startup_stm32f37x.s	/^LoopCopyDataInit:$/;"	l
LoopCopyDataInit	../CMSIS/Device/ST/STM32F37x/Source/Templates/gcc_ride7/startup_stm32f37x.s	/^LoopCopyDataInit:$/;"	l
LoopCopyDataInit	../STARTCODE/startup_stm32f37x.s	/^LoopCopyDataInit:$/;"	l
LoopFillZerobss	../CMSIS/Device/ST/STM32F37x/Source/Templates/TrueSTUDIO/startup_stm32f37x.s	/^LoopFillZerobss:$/;"	l
LoopFillZerobss	../CMSIS/Device/ST/STM32F37x/Source/Templates/gcc_ride7/startup_stm32f37x.s	/^LoopFillZerobss:$/;"	l
LoopFillZerobss	../STARTCODE/startup_stm32f37x.s	/^LoopFillZerobss:$/;"	l
LoopForever	../CMSIS/Device/ST/STM32F37x/Source/Templates/TrueSTUDIO/startup_stm32f37x.s	/^LoopForever:$/;"	l
M	../CMSIS/Include/arm_math.h	/^    uint8_t M;                          \/**< decimation factor. *\/$/;"	m	struct:__anon55	access:public
M	../CMSIS/Include/arm_math.h	/^    uint8_t M;                      \/**< decimation factor. *\/$/;"	m	struct:__anon53	access:public
M	../CMSIS/Include/arm_math.h	/^    uint8_t M;                  \/**< decimation factor. *\/$/;"	m	struct:__anon54	access:public
MASK0	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t MASK0;                   \/*!< Offset: 0x024 (R\/W)  Mask Register 0                           *\/$/;"	m	struct:__anon21	access:public
MASK0	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t MASK0;                   \/*!< Offset: 0x024 (R\/W)  Mask Register 0                           *\/$/;"	m	struct:__anon91	access:public
MASK0	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t MASK0;                   \/*!< Offset: 0x024 (R\/W)  Mask Register 0                           *\/$/;"	m	struct:__anon123	access:public
MASK1	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t MASK1;                   \/*!< Offset: 0x034 (R\/W)  Mask Register 1                           *\/$/;"	m	struct:__anon21	access:public
MASK1	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t MASK1;                   \/*!< Offset: 0x034 (R\/W)  Mask Register 1                           *\/$/;"	m	struct:__anon91	access:public
MASK1	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t MASK1;                   \/*!< Offset: 0x034 (R\/W)  Mask Register 1                           *\/$/;"	m	struct:__anon123	access:public
MASK2	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t MASK2;                   \/*!< Offset: 0x044 (R\/W)  Mask Register 2                           *\/$/;"	m	struct:__anon21	access:public
MASK2	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t MASK2;                   \/*!< Offset: 0x044 (R\/W)  Mask Register 2                           *\/$/;"	m	struct:__anon91	access:public
MASK2	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t MASK2;                   \/*!< Offset: 0x044 (R\/W)  Mask Register 2                           *\/$/;"	m	struct:__anon123	access:public
MASK3	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t MASK3;                   \/*!< Offset: 0x054 (R\/W)  Mask Register 3                           *\/$/;"	m	struct:__anon21	access:public
MASK3	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t MASK3;                   \/*!< Offset: 0x054 (R\/W)  Mask Register 3                           *\/$/;"	m	struct:__anon91	access:public
MASK3	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t MASK3;                   \/*!< Offset: 0x054 (R\/W)  Mask Register 3                           *\/$/;"	m	struct:__anon123	access:public
MATH_HELPER_H	../CMSIS/DSP_Lib/Examples/Common/Include/math_helper.h	36;"	d
MAX_BLOCKSIZE	../CMSIS/DSP_Lib/Examples/arm_convolution_example/arm_convolution_example_f32.c	95;"	d	file:
MAX_BLOCKSIZE	../CMSIS/DSP_Lib/Examples/arm_dotproduct_example/arm_dotproduct_example_f32.c	76;"	d	file:
MAX_BLOCKSIZE	../CMSIS/DSP_Lib/Examples/arm_sin_cos_example/arm_sin_cos_example_f32.c	74;"	d	file:
MAX_BLOCKSIZE	../CMSIS/DSP_Lib/Examples/arm_variance_example/arm_variance_example_f32.c	83;"	d	file:
MAX_SIG	../QP_BOOM/main.c	/^    MAX_SIG$/;"	e	enum:MyAOSignals	file:
MAX_SIG	../QP_TEST/main.c	/^    MAX_SIG$/;"	e	enum:BlinkySignals	file:
MCIA_IRQHandler	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM0.s	/^MCIA_IRQHandler$/;"	l
MCIA_IRQHandler	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM3.s	/^MCIA_IRQHandler$/;"	l
MCIA_IRQHandler	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM4.s	/^MCIA_IRQHandler$/;"	l
MCIB_IRQHandler	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM0.s	/^MCIB_IRQHandler$/;"	l
MCIB_IRQHandler	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM3.s	/^MCIB_IRQHandler$/;"	l
MCIB_IRQHandler	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM4.s	/^MCIB_IRQHandler$/;"	l
MCR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t              MCR;                 \/*!< CAN master control register,         Address offset: 0x00          *\/$/;"	m	struct:__anon145	access:public
MCR_DBF	../src/stm32f37x_can.c	96;"	d	file:
MMFAR	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t MMFAR;                   \/*!< Offset: 0x034 (R\/W)  MemManage Fault Address Register                      *\/$/;"	m	struct:__anon16	access:public
MMFAR	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t MMFAR;                   \/*!< Offset: 0x034 (R\/W)  MemManage Fault Address Register                      *\/$/;"	m	struct:__anon86	access:public
MMFAR	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t MMFAR;                   \/*!< Offset: 0x034 (R\/W)  MemManage Fault Address Register                      *\/$/;"	m	struct:__anon118	access:public
MMFR	../CMSIS/Include/core_cm3.h	/^  __I  uint32_t MMFR[4];                 \/*!< Offset: 0x050 (R\/ )  Memory Model Feature Register                         *\/$/;"	m	struct:__anon16	access:public
MMFR	../CMSIS/Include/core_cm4.h	/^  __I  uint32_t MMFR[4];                 \/*!< Offset: 0x050 (R\/ )  Memory Model Feature Register                         *\/$/;"	m	struct:__anon86	access:public
MMFR	../CMSIS/Include/core_sc300.h	/^  __I  uint32_t MMFR[4];                 \/*!< Offset: 0x050 (R\/ )  Memory Model Feature Register                         *\/$/;"	m	struct:__anon118	access:public
MODER	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t MODER;        \/*!< GPIO port mode register,                                  Address offset: 0x00 *\/$/;"	m	struct:__anon156	access:public
MODIFY_REG	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5418;"	d
MPU	../CMSIS/Include/core_cm3.h	1177;"	d
MPU	../CMSIS/Include/core_cm4.h	1310;"	d
MPU	../CMSIS/Include/core_sc000.h	572;"	d
MPU	../CMSIS/Include/core_sc300.h	1148;"	d
MPU_BASE	../CMSIS/Include/core_cm3.h	1176;"	d
MPU_BASE	../CMSIS/Include/core_cm4.h	1309;"	d
MPU_BASE	../CMSIS/Include/core_sc000.h	571;"	d
MPU_BASE	../CMSIS/Include/core_sc300.h	1147;"	d
MPU_CTRL_ENABLE_Msk	../CMSIS/Include/core_cm3.h	1014;"	d
MPU_CTRL_ENABLE_Msk	../CMSIS/Include/core_cm4.h	1041;"	d
MPU_CTRL_ENABLE_Msk	../CMSIS/Include/core_sc000.h	510;"	d
MPU_CTRL_ENABLE_Msk	../CMSIS/Include/core_sc300.h	985;"	d
MPU_CTRL_ENABLE_Pos	../CMSIS/Include/core_cm3.h	1013;"	d
MPU_CTRL_ENABLE_Pos	../CMSIS/Include/core_cm4.h	1040;"	d
MPU_CTRL_ENABLE_Pos	../CMSIS/Include/core_sc000.h	509;"	d
MPU_CTRL_ENABLE_Pos	../CMSIS/Include/core_sc300.h	984;"	d
MPU_CTRL_HFNMIENA_Msk	../CMSIS/Include/core_cm3.h	1011;"	d
MPU_CTRL_HFNMIENA_Msk	../CMSIS/Include/core_cm4.h	1038;"	d
MPU_CTRL_HFNMIENA_Msk	../CMSIS/Include/core_sc000.h	507;"	d
MPU_CTRL_HFNMIENA_Msk	../CMSIS/Include/core_sc300.h	982;"	d
MPU_CTRL_HFNMIENA_Pos	../CMSIS/Include/core_cm3.h	1010;"	d
MPU_CTRL_HFNMIENA_Pos	../CMSIS/Include/core_cm4.h	1037;"	d
MPU_CTRL_HFNMIENA_Pos	../CMSIS/Include/core_sc000.h	506;"	d
MPU_CTRL_HFNMIENA_Pos	../CMSIS/Include/core_sc300.h	981;"	d
MPU_CTRL_PRIVDEFENA_Msk	../CMSIS/Include/core_cm3.h	1008;"	d
MPU_CTRL_PRIVDEFENA_Msk	../CMSIS/Include/core_cm4.h	1035;"	d
MPU_CTRL_PRIVDEFENA_Msk	../CMSIS/Include/core_sc000.h	504;"	d
MPU_CTRL_PRIVDEFENA_Msk	../CMSIS/Include/core_sc300.h	979;"	d
MPU_CTRL_PRIVDEFENA_Pos	../CMSIS/Include/core_cm3.h	1007;"	d
MPU_CTRL_PRIVDEFENA_Pos	../CMSIS/Include/core_cm4.h	1034;"	d
MPU_CTRL_PRIVDEFENA_Pos	../CMSIS/Include/core_sc000.h	503;"	d
MPU_CTRL_PRIVDEFENA_Pos	../CMSIS/Include/core_sc300.h	978;"	d
MPU_RASR_ATTRS_Msk	../CMSIS/Include/core_cm3.h	1032;"	d
MPU_RASR_ATTRS_Msk	../CMSIS/Include/core_cm4.h	1059;"	d
MPU_RASR_ATTRS_Msk	../CMSIS/Include/core_sc000.h	528;"	d
MPU_RASR_ATTRS_Msk	../CMSIS/Include/core_sc300.h	1003;"	d
MPU_RASR_ATTRS_Pos	../CMSIS/Include/core_cm3.h	1031;"	d
MPU_RASR_ATTRS_Pos	../CMSIS/Include/core_cm4.h	1058;"	d
MPU_RASR_ATTRS_Pos	../CMSIS/Include/core_sc000.h	527;"	d
MPU_RASR_ATTRS_Pos	../CMSIS/Include/core_sc300.h	1002;"	d
MPU_RASR_ENABLE_Msk	../CMSIS/Include/core_cm3.h	1041;"	d
MPU_RASR_ENABLE_Msk	../CMSIS/Include/core_cm4.h	1068;"	d
MPU_RASR_ENABLE_Msk	../CMSIS/Include/core_sc000.h	537;"	d
MPU_RASR_ENABLE_Msk	../CMSIS/Include/core_sc300.h	1012;"	d
MPU_RASR_ENABLE_Pos	../CMSIS/Include/core_cm3.h	1040;"	d
MPU_RASR_ENABLE_Pos	../CMSIS/Include/core_cm4.h	1067;"	d
MPU_RASR_ENABLE_Pos	../CMSIS/Include/core_sc000.h	536;"	d
MPU_RASR_ENABLE_Pos	../CMSIS/Include/core_sc300.h	1011;"	d
MPU_RASR_SIZE_Msk	../CMSIS/Include/core_cm3.h	1038;"	d
MPU_RASR_SIZE_Msk	../CMSIS/Include/core_cm4.h	1065;"	d
MPU_RASR_SIZE_Msk	../CMSIS/Include/core_sc000.h	534;"	d
MPU_RASR_SIZE_Msk	../CMSIS/Include/core_sc300.h	1009;"	d
MPU_RASR_SIZE_Pos	../CMSIS/Include/core_cm3.h	1037;"	d
MPU_RASR_SIZE_Pos	../CMSIS/Include/core_cm4.h	1064;"	d
MPU_RASR_SIZE_Pos	../CMSIS/Include/core_sc000.h	533;"	d
MPU_RASR_SIZE_Pos	../CMSIS/Include/core_sc300.h	1008;"	d
MPU_RASR_SRD_Msk	../CMSIS/Include/core_cm3.h	1035;"	d
MPU_RASR_SRD_Msk	../CMSIS/Include/core_cm4.h	1062;"	d
MPU_RASR_SRD_Msk	../CMSIS/Include/core_sc000.h	531;"	d
MPU_RASR_SRD_Msk	../CMSIS/Include/core_sc300.h	1006;"	d
MPU_RASR_SRD_Pos	../CMSIS/Include/core_cm3.h	1034;"	d
MPU_RASR_SRD_Pos	../CMSIS/Include/core_cm4.h	1061;"	d
MPU_RASR_SRD_Pos	../CMSIS/Include/core_sc000.h	530;"	d
MPU_RASR_SRD_Pos	../CMSIS/Include/core_sc300.h	1005;"	d
MPU_RBAR_ADDR_Msk	../CMSIS/Include/core_cm3.h	1022;"	d
MPU_RBAR_ADDR_Msk	../CMSIS/Include/core_cm4.h	1049;"	d
MPU_RBAR_ADDR_Msk	../CMSIS/Include/core_sc000.h	518;"	d
MPU_RBAR_ADDR_Msk	../CMSIS/Include/core_sc300.h	993;"	d
MPU_RBAR_ADDR_Pos	../CMSIS/Include/core_cm3.h	1021;"	d
MPU_RBAR_ADDR_Pos	../CMSIS/Include/core_cm4.h	1048;"	d
MPU_RBAR_ADDR_Pos	../CMSIS/Include/core_sc000.h	517;"	d
MPU_RBAR_ADDR_Pos	../CMSIS/Include/core_sc300.h	992;"	d
MPU_RBAR_REGION_Msk	../CMSIS/Include/core_cm3.h	1028;"	d
MPU_RBAR_REGION_Msk	../CMSIS/Include/core_cm4.h	1055;"	d
MPU_RBAR_REGION_Msk	../CMSIS/Include/core_sc000.h	524;"	d
MPU_RBAR_REGION_Msk	../CMSIS/Include/core_sc300.h	999;"	d
MPU_RBAR_REGION_Pos	../CMSIS/Include/core_cm3.h	1027;"	d
MPU_RBAR_REGION_Pos	../CMSIS/Include/core_cm4.h	1054;"	d
MPU_RBAR_REGION_Pos	../CMSIS/Include/core_sc000.h	523;"	d
MPU_RBAR_REGION_Pos	../CMSIS/Include/core_sc300.h	998;"	d
MPU_RBAR_VALID_Msk	../CMSIS/Include/core_cm3.h	1025;"	d
MPU_RBAR_VALID_Msk	../CMSIS/Include/core_cm4.h	1052;"	d
MPU_RBAR_VALID_Msk	../CMSIS/Include/core_sc000.h	521;"	d
MPU_RBAR_VALID_Msk	../CMSIS/Include/core_sc300.h	996;"	d
MPU_RBAR_VALID_Pos	../CMSIS/Include/core_cm3.h	1024;"	d
MPU_RBAR_VALID_Pos	../CMSIS/Include/core_cm4.h	1051;"	d
MPU_RBAR_VALID_Pos	../CMSIS/Include/core_sc000.h	520;"	d
MPU_RBAR_VALID_Pos	../CMSIS/Include/core_sc300.h	995;"	d
MPU_RNR_REGION_Msk	../CMSIS/Include/core_cm3.h	1018;"	d
MPU_RNR_REGION_Msk	../CMSIS/Include/core_cm4.h	1045;"	d
MPU_RNR_REGION_Msk	../CMSIS/Include/core_sc000.h	514;"	d
MPU_RNR_REGION_Msk	../CMSIS/Include/core_sc300.h	989;"	d
MPU_RNR_REGION_Pos	../CMSIS/Include/core_cm3.h	1017;"	d
MPU_RNR_REGION_Pos	../CMSIS/Include/core_cm4.h	1044;"	d
MPU_RNR_REGION_Pos	../CMSIS/Include/core_sc000.h	513;"	d
MPU_RNR_REGION_Pos	../CMSIS/Include/core_sc300.h	988;"	d
MPU_TYPE_DREGION_Msk	../CMSIS/Include/core_cm3.h	1001;"	d
MPU_TYPE_DREGION_Msk	../CMSIS/Include/core_cm4.h	1028;"	d
MPU_TYPE_DREGION_Msk	../CMSIS/Include/core_sc000.h	497;"	d
MPU_TYPE_DREGION_Msk	../CMSIS/Include/core_sc300.h	972;"	d
MPU_TYPE_DREGION_Pos	../CMSIS/Include/core_cm3.h	1000;"	d
MPU_TYPE_DREGION_Pos	../CMSIS/Include/core_cm4.h	1027;"	d
MPU_TYPE_DREGION_Pos	../CMSIS/Include/core_sc000.h	496;"	d
MPU_TYPE_DREGION_Pos	../CMSIS/Include/core_sc300.h	971;"	d
MPU_TYPE_IREGION_Msk	../CMSIS/Include/core_cm3.h	998;"	d
MPU_TYPE_IREGION_Msk	../CMSIS/Include/core_cm4.h	1025;"	d
MPU_TYPE_IREGION_Msk	../CMSIS/Include/core_sc000.h	494;"	d
MPU_TYPE_IREGION_Msk	../CMSIS/Include/core_sc300.h	969;"	d
MPU_TYPE_IREGION_Pos	../CMSIS/Include/core_cm3.h	997;"	d
MPU_TYPE_IREGION_Pos	../CMSIS/Include/core_cm4.h	1024;"	d
MPU_TYPE_IREGION_Pos	../CMSIS/Include/core_sc000.h	493;"	d
MPU_TYPE_IREGION_Pos	../CMSIS/Include/core_sc300.h	968;"	d
MPU_TYPE_SEPARATE_Msk	../CMSIS/Include/core_cm3.h	1004;"	d
MPU_TYPE_SEPARATE_Msk	../CMSIS/Include/core_cm4.h	1031;"	d
MPU_TYPE_SEPARATE_Msk	../CMSIS/Include/core_sc000.h	500;"	d
MPU_TYPE_SEPARATE_Msk	../CMSIS/Include/core_sc300.h	975;"	d
MPU_TYPE_SEPARATE_Pos	../CMSIS/Include/core_cm3.h	1003;"	d
MPU_TYPE_SEPARATE_Pos	../CMSIS/Include/core_cm4.h	1030;"	d
MPU_TYPE_SEPARATE_Pos	../CMSIS/Include/core_sc000.h	499;"	d
MPU_TYPE_SEPARATE_Pos	../CMSIS/Include/core_sc300.h	974;"	d
MPU_Type	../CMSIS/Include/core_cm3.h	/^} MPU_Type;$/;"	t	typeref:struct:__anon23
MPU_Type	../CMSIS/Include/core_cm4.h	/^} MPU_Type;$/;"	t	typeref:struct:__anon93
MPU_Type	../CMSIS/Include/core_sc000.h	/^} MPU_Type;$/;"	t	typeref:struct:__anon108
MPU_Type	../CMSIS/Include/core_sc300.h	/^} MPU_Type;$/;"	t	typeref:struct:__anon125
MSR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t              MSR;                 \/*!< CAN master status register,          Address offset: 0x04          *\/$/;"	m	struct:__anon145	access:public
MU	../CMSIS/DSP_Lib/Examples/arm_signal_converge_example/arm_signal_converge_example_f32.c	105;"	d	file:
MVFR0	../CMSIS/Include/core_cm4.h	/^  __I  uint32_t MVFR0;                   \/*!< Offset: 0x010 (R\/ )  Media and FP Feature Register 0                       *\/$/;"	m	struct:__anon94	access:public
MVFR1	../CMSIS/Include/core_cm4.h	/^  __I  uint32_t MVFR1;                   \/*!< Offset: 0x014 (R\/ )  Media and FP Feature Register 1                       *\/$/;"	m	struct:__anon94	access:public
MemManage_Handler	../CMSIS/DSP_Lib/Examples/Common/G++/startup_ARMCM3.s	/^MemManage_Handler:$/;"	l
MemManage_Handler	../CMSIS/DSP_Lib/Examples/Common/G++/startup_ARMCM4.s	/^MemManage_Handler:$/;"	l
MemManage_Handler	../CMSIS/Device/ST/STM32F37x/Source/Templates/iar/startup_stm32f37x.s	/^MemManage_Handler$/;"	l
MemManage_Handler	../QP_BOOM/stm32f37x_it.c	/^void MemManage_Handler(void)$/;"	f	signature:(void)
MemManage_Handler	../QP_TEST/stm32f37x_it.c	/^void MemManage_Handler(void)$/;"	f	signature:(void)
MemManage_Handler	../i2s/stm32f37x_it.c	/^void MemManage_Handler(void)$/;"	f	signature:(void)
MemManage_Handler	../i2s/stm32f37x_it.h	/^void MemManage_Handler(void);$/;"	p	signature:(void)
MemManage_Handler	../i2s_master/stm32f37x_it.c	/^void MemManage_Handler(void)$/;"	f	signature:(void)
MemManage_Handler	../i2s_master/stm32f37x_it.h	/^void MemManage_Handler(void);$/;"	p	signature:(void)
MemManage_Handler	../inc/stm32f37x_it.h	/^void MemManage_Handler(void);$/;"	p	signature:(void)
MemManage_Handler	../tim_adc/stm32f37x_it.c	/^void MemManage_Handler(void)$/;"	f	signature:(void)
MemManage_Handler	../tim_adc/stm32f37x_it.h	/^void MemManage_Handler(void);$/;"	p	signature:(void)
MemoryManagement_IRQn	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  MemoryManagement_IRQn       = -12,    \/*!< 4 Cortex-M4 Memory Management Interrupt                           *\/$/;"	e	enum:IRQn
MyAO	../QP_BOOM/main.c	/^} MyAO;$/;"	t	typeref:struct:MyAOTag	file:
MyAOSignals	../QP_BOOM/main.c	/^enum MyAOSignals$/;"	g	file:
MyAOTag	../QP_BOOM/main.c	/^typedef struct MyAOTag {$/;"	s	file:
MyAOTag::TimeEvt	../QP_BOOM/main.c	/^    QTimeEvt TimeEvt;$/;"	m	struct:MyAOTag	file:	access:public
MyAOTag::code	../QP_BOOM/main.c	/^    uint8_t code;$/;"	m	struct:MyAOTag	file:	access:public
MyAOTag::defuse	../QP_BOOM/main.c	/^    uint8_t defuse;$/;"	m	struct:MyAOTag	file:	access:public
MyAOTag::super	../QP_BOOM/main.c	/^    QActive super;$/;"	m	struct:MyAOTag	file:	access:public
MyAOTag::timeout	../QP_BOOM/main.c	/^    uint8_t timeout;$/;"	m	struct:MyAOTag	file:	access:public
MyAO_SET	../QP_BOOM/main.c	/^static QState MyAO_SET(MyAO * const me, QEvt const * const e) {$/;"	f	file:	signature:(MyAO * const me, QEvt const * const e)
MyAO_SET	../QP_BOOM/main.c	/^static QState MyAO_SET(MyAO * const me, QEvt const * const e);$/;"	p	file:	signature:(MyAO * const me, QEvt const * const e)
MyAO_Timing	../QP_BOOM/main.c	/^static QState MyAO_Timing(MyAO * const me, QEvt const * const e) {$/;"	f	file:	signature:(MyAO * const me, QEvt const * const e)
MyAO_Timing	../QP_BOOM/main.c	/^static QState MyAO_Timing(MyAO * const me, QEvt const * const e);$/;"	p	file:	signature:(MyAO * const me, QEvt const * const e)
MyAO_ctor	../QP_BOOM/main.c	/^static void MyAO_ctor(void)$/;"	f	file:	signature:(void)
MyAO_initial	../QP_BOOM/main.c	/^static QState MyAO_initial(MyAO * const me, QEvt const * const e) {$/;"	f	file:	signature:(MyAO * const me, QEvt const * const e)
MyAO_initial	../QP_BOOM/main.c	/^static QState MyAO_initial(MyAO * const me, QEvt const * const e);$/;"	p	file:	signature:(MyAO * const me, QEvt const * const e)
N	../CMSIS/Include/arm_math.h	/^    uint16_t N;                         \/**< length of the DCT4. *\/$/;"	m	struct:__anon50	access:public
N	../CMSIS/Include/arm_math.h	/^    uint16_t N;                         \/**< length of the DCT4. *\/$/;"	m	struct:__anon51	access:public
N	../CMSIS/Include/arm_math.h	/^    uint16_t N;                         \/**< length of the DCT4. *\/$/;"	m	struct:__anon52	access:public
N	../CMSIS/Include/core_cm0.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon127::__anon128	access:public
N	../CMSIS/Include/core_cm0.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon131::__anon132	access:public
N	../CMSIS/Include/core_cm3.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon11::__anon12	access:public
N	../CMSIS/Include/core_cm3.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon7::__anon8	access:public
N	../CMSIS/Include/core_cm4.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon77::__anon78	access:public
N	../CMSIS/Include/core_cm4.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon81::__anon82	access:public
N	../CMSIS/Include/core_sc000.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon100::__anon101	access:public
N	../CMSIS/Include/core_sc000.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon96::__anon97	access:public
N	../CMSIS/Include/core_sc300.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon109::__anon110	access:public
N	../CMSIS/Include/core_sc300.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon113::__anon114	access:public
NAVTREE	../CMSIS/Documentation/Core/html/navtree.js	/^var NAVTREE =$/;"	v
NAVTREE	../CMSIS/Documentation/DSP/html/navtree.js	/^var NAVTREE =$/;"	v
NAVTREE	../CMSIS/Documentation/General/html/navtree.js	/^var NAVTREE =$/;"	v
NAVTREE	../CMSIS/Documentation/RTOS/html/navtree.js	/^var NAVTREE =$/;"	v
NAVTREE	../CMSIS/Documentation/SVD/html/navtree.js	/^var NAVTREE =$/;"	v
NMI_Handler	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM0.s	/^NMI_Handler     PROC$/;"	l
NMI_Handler	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM3.s	/^NMI_Handler     PROC$/;"	l
NMI_Handler	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM4.s	/^NMI_Handler     PROC$/;"	l
NMI_Handler	../CMSIS/DSP_Lib/Examples/Common/G++/startup_ARMCM0.s	/^NMI_Handler:$/;"	l
NMI_Handler	../CMSIS/DSP_Lib/Examples/Common/G++/startup_ARMCM3.s	/^NMI_Handler:$/;"	l
NMI_Handler	../CMSIS/DSP_Lib/Examples/Common/G++/startup_ARMCM4.s	/^NMI_Handler:$/;"	l
NMI_Handler	../CMSIS/Device/ST/STM32F37x/Source/Templates/arm/startup_stm32f37x.s	/^NMI_Handler     PROC$/;"	l
NMI_Handler	../CMSIS/Device/ST/STM32F37x/Source/Templates/iar/startup_stm32f37x.s	/^NMI_Handler$/;"	l
NMI_Handler	../QP_BOOM/stm32f37x_it.c	/^void NMI_Handler(void)$/;"	f	signature:(void)
NMI_Handler	../QP_TEST/stm32f37x_it.c	/^void NMI_Handler(void)$/;"	f	signature:(void)
NMI_Handler	../i2s/stm32f37x_it.c	/^void NMI_Handler(void)$/;"	f	signature:(void)
NMI_Handler	../i2s/stm32f37x_it.h	/^void NMI_Handler(void);$/;"	p	signature:(void)
NMI_Handler	../i2s_master/stm32f37x_it.c	/^void NMI_Handler(void)$/;"	f	signature:(void)
NMI_Handler	../i2s_master/stm32f37x_it.h	/^void NMI_Handler(void);$/;"	p	signature:(void)
NMI_Handler	../inc/stm32f37x_it.h	/^void NMI_Handler(void);$/;"	p	signature:(void)
NMI_Handler	../tim_adc/stm32f37x_it.c	/^void NMI_Handler(void)$/;"	f	signature:(void)
NMI_Handler	../tim_adc/stm32f37x_it.h	/^void NMI_Handler(void);$/;"	p	signature:(void)
NUMBLOCKS	../CMSIS/DSP_Lib/Examples/arm_graphic_equalizer_example/arm_graphic_equalizer_example_q31.c	123;"	d	file:
NUMFRAMES	../CMSIS/DSP_Lib/Examples/arm_signal_converge_example/arm_signal_converge_example_f32.c	107;"	d	file:
NUMSTAGES	../CMSIS/DSP_Lib/Examples/arm_graphic_equalizer_example/arm_graphic_equalizer_example_q31.c	126;"	d	file:
NUMSTUDENTS	../CMSIS/DSP_Lib/Examples/arm_class_marks_example/arm_class_marks_example_f32.c	123;"	d	file:
NUMSUBJECTS	../CMSIS/DSP_Lib/Examples/arm_class_marks_example/arm_class_marks_example_f32.c	124;"	d	file:
NUMTAPS	../CMSIS/DSP_Lib/Examples/arm_signal_converge_example/arm_signal_converge_example_f32.c	101;"	d	file:
NUM_TAPS	../CMSIS/DSP_Lib/Examples/arm_fir_example/arm_fir_example_f32.c	119;"	d	file:
NVIC	../CMSIS/Include/core_cm0.h	459;"	d
NVIC	../CMSIS/Include/core_cm3.h	1169;"	d
NVIC	../CMSIS/Include/core_cm4.h	1302;"	d
NVIC	../CMSIS/Include/core_sc000.h	568;"	d
NVIC	../CMSIS/Include/core_sc300.h	1140;"	d
NVIC_BASE	../CMSIS/Include/core_cm0.h	454;"	d
NVIC_BASE	../CMSIS/Include/core_cm3.h	1163;"	d
NVIC_BASE	../CMSIS/Include/core_cm4.h	1296;"	d
NVIC_BASE	../CMSIS/Include/core_sc000.h	562;"	d
NVIC_BASE	../CMSIS/Include/core_sc300.h	1134;"	d
NVIC_ClearPendingIRQ	../CMSIS/Include/core_cm0.h	/^__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)$/;"	f	signature:(IRQn_Type IRQn)
NVIC_ClearPendingIRQ	../CMSIS/Include/core_cm3.h	/^__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)$/;"	f	signature:(IRQn_Type IRQn)
NVIC_ClearPendingIRQ	../CMSIS/Include/core_cm4.h	/^__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)$/;"	f	signature:(IRQn_Type IRQn)
NVIC_ClearPendingIRQ	../CMSIS/Include/core_sc000.h	/^__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)$/;"	f	signature:(IRQn_Type IRQn)
NVIC_ClearPendingIRQ	../CMSIS/Include/core_sc300.h	/^__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)$/;"	f	signature:(IRQn_Type IRQn)
NVIC_DecodePriority	../CMSIS/Include/core_cm3.h	/^__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* pPreemptPriority, uint32_t* pSubPriority)$/;"	f	signature:(uint32_t Priority, uint32_t PriorityGroup, uint32_t* pPreemptPriority, uint32_t* pSubPriority)
NVIC_DecodePriority	../CMSIS/Include/core_cm4.h	/^__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* pPreemptPriority, uint32_t* pSubPriority)$/;"	f	signature:(uint32_t Priority, uint32_t PriorityGroup, uint32_t* pPreemptPriority, uint32_t* pSubPriority)
NVIC_DecodePriority	../CMSIS/Include/core_sc300.h	/^__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* pPreemptPriority, uint32_t* pSubPriority)$/;"	f	signature:(uint32_t Priority, uint32_t PriorityGroup, uint32_t* pPreemptPriority, uint32_t* pSubPriority)
NVIC_DisableIRQ	../CMSIS/Include/core_cm0.h	/^__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)$/;"	f	signature:(IRQn_Type IRQn)
NVIC_DisableIRQ	../CMSIS/Include/core_cm3.h	/^__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)$/;"	f	signature:(IRQn_Type IRQn)
NVIC_DisableIRQ	../CMSIS/Include/core_cm4.h	/^__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)$/;"	f	signature:(IRQn_Type IRQn)
NVIC_DisableIRQ	../CMSIS/Include/core_sc000.h	/^__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)$/;"	f	signature:(IRQn_Type IRQn)
NVIC_DisableIRQ	../CMSIS/Include/core_sc300.h	/^__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)$/;"	f	signature:(IRQn_Type IRQn)
NVIC_EnableIRQ	../CMSIS/Include/core_cm0.h	/^__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)$/;"	f	signature:(IRQn_Type IRQn)
NVIC_EnableIRQ	../CMSIS/Include/core_cm3.h	/^__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)$/;"	f	signature:(IRQn_Type IRQn)
NVIC_EnableIRQ	../CMSIS/Include/core_cm4.h	/^__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)$/;"	f	signature:(IRQn_Type IRQn)
NVIC_EnableIRQ	../CMSIS/Include/core_sc000.h	/^__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)$/;"	f	signature:(IRQn_Type IRQn)
NVIC_EnableIRQ	../CMSIS/Include/core_sc300.h	/^__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)$/;"	f	signature:(IRQn_Type IRQn)
NVIC_EncodePriority	../CMSIS/Include/core_cm3.h	/^__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)$/;"	f	signature:(uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
NVIC_EncodePriority	../CMSIS/Include/core_cm4.h	/^__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)$/;"	f	signature:(uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
NVIC_EncodePriority	../CMSIS/Include/core_sc300.h	/^__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)$/;"	f	signature:(uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
NVIC_GetActive	../CMSIS/Include/core_cm3.h	/^__STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)$/;"	f	signature:(IRQn_Type IRQn)
NVIC_GetActive	../CMSIS/Include/core_cm4.h	/^__STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)$/;"	f	signature:(IRQn_Type IRQn)
NVIC_GetActive	../CMSIS/Include/core_sc300.h	/^__STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)$/;"	f	signature:(IRQn_Type IRQn)
NVIC_GetPendingIRQ	../CMSIS/Include/core_cm0.h	/^__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)$/;"	f	signature:(IRQn_Type IRQn)
NVIC_GetPendingIRQ	../CMSIS/Include/core_cm3.h	/^__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)$/;"	f	signature:(IRQn_Type IRQn)
NVIC_GetPendingIRQ	../CMSIS/Include/core_cm4.h	/^__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)$/;"	f	signature:(IRQn_Type IRQn)
NVIC_GetPendingIRQ	../CMSIS/Include/core_sc000.h	/^__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)$/;"	f	signature:(IRQn_Type IRQn)
NVIC_GetPendingIRQ	../CMSIS/Include/core_sc300.h	/^__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)$/;"	f	signature:(IRQn_Type IRQn)
NVIC_GetPriority	../CMSIS/Include/core_cm0.h	/^__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)$/;"	f	signature:(IRQn_Type IRQn)
NVIC_GetPriority	../CMSIS/Include/core_cm3.h	/^__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)$/;"	f	signature:(IRQn_Type IRQn)
NVIC_GetPriority	../CMSIS/Include/core_cm4.h	/^__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)$/;"	f	signature:(IRQn_Type IRQn)
NVIC_GetPriority	../CMSIS/Include/core_sc000.h	/^__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)$/;"	f	signature:(IRQn_Type IRQn)
NVIC_GetPriority	../CMSIS/Include/core_sc300.h	/^__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)$/;"	f	signature:(IRQn_Type IRQn)
NVIC_GetPriorityGrouping	../CMSIS/Include/core_cm3.h	/^__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)$/;"	f	signature:(void)
NVIC_GetPriorityGrouping	../CMSIS/Include/core_cm4.h	/^__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)$/;"	f	signature:(void)
NVIC_GetPriorityGrouping	../CMSIS/Include/core_sc300.h	/^__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)$/;"	f	signature:(void)
NVIC_IRQChannel	../inc/stm32f37x_misc.h	/^  uint8_t NVIC_IRQChannel;                    \/*!< Specifies the IRQ channel to be enabled or disabled.$/;"	m	struct:__anon185	access:public
NVIC_IRQChannelCmd	../inc/stm32f37x_misc.h	/^  FunctionalState NVIC_IRQChannelCmd;         \/*!< Specifies whether the IRQ channel defined in NVIC_IRQChannel$/;"	m	struct:__anon185	access:public
NVIC_IRQChannelPreemptionPriority	../inc/stm32f37x_misc.h	/^  uint8_t NVIC_IRQChannelPreemptionPriority;  \/*!< Specifies the pre-emption priority for the IRQ channel$/;"	m	struct:__anon185	access:public
NVIC_IRQChannelSubPriority	../inc/stm32f37x_misc.h	/^  uint8_t NVIC_IRQChannelSubPriority;         \/*!< Specifies the subpriority level for the IRQ channel specified$/;"	m	struct:__anon185	access:public
NVIC_Init	../inc/stm32f37x_misc.h	/^void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct);$/;"	p	signature:(NVIC_InitTypeDef* NVIC_InitStruct)
NVIC_Init	../src/stm32f37x_misc.c	/^void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)$/;"	f	signature:(NVIC_InitTypeDef* NVIC_InitStruct)
NVIC_InitTypeDef	../inc/stm32f37x_misc.h	/^} NVIC_InitTypeDef;$/;"	t	typeref:struct:__anon185
NVIC_LP_SEVONPEND	../inc/stm32f37x_misc.h	124;"	d
NVIC_LP_SLEEPDEEP	../inc/stm32f37x_misc.h	125;"	d
NVIC_LP_SLEEPONEXIT	../inc/stm32f37x_misc.h	126;"	d
NVIC_PriorityGroupConfig	../inc/stm32f37x_misc.h	/^void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup);$/;"	p	signature:(uint32_t NVIC_PriorityGroup)
NVIC_PriorityGroupConfig	../src/stm32f37x_misc.c	/^void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)$/;"	f	signature:(uint32_t NVIC_PriorityGroup)
NVIC_PriorityGroup_0	../inc/stm32f37x_misc.h	138;"	d
NVIC_PriorityGroup_1	../inc/stm32f37x_misc.h	140;"	d
NVIC_PriorityGroup_2	../inc/stm32f37x_misc.h	142;"	d
NVIC_PriorityGroup_3	../inc/stm32f37x_misc.h	144;"	d
NVIC_PriorityGroup_4	../inc/stm32f37x_misc.h	146;"	d
NVIC_STIR_INTID_Msk	../CMSIS/Include/core_cm3.h	298;"	d
NVIC_STIR_INTID_Msk	../CMSIS/Include/core_cm4.h	332;"	d
NVIC_STIR_INTID_Msk	../CMSIS/Include/core_sc300.h	289;"	d
NVIC_STIR_INTID_Pos	../CMSIS/Include/core_cm3.h	297;"	d
NVIC_STIR_INTID_Pos	../CMSIS/Include/core_cm4.h	331;"	d
NVIC_STIR_INTID_Pos	../CMSIS/Include/core_sc300.h	288;"	d
NVIC_SetPendingIRQ	../CMSIS/Include/core_cm0.h	/^__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)$/;"	f	signature:(IRQn_Type IRQn)
NVIC_SetPendingIRQ	../CMSIS/Include/core_cm3.h	/^__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)$/;"	f	signature:(IRQn_Type IRQn)
NVIC_SetPendingIRQ	../CMSIS/Include/core_cm4.h	/^__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)$/;"	f	signature:(IRQn_Type IRQn)
NVIC_SetPendingIRQ	../CMSIS/Include/core_sc000.h	/^__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)$/;"	f	signature:(IRQn_Type IRQn)
NVIC_SetPendingIRQ	../CMSIS/Include/core_sc300.h	/^__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)$/;"	f	signature:(IRQn_Type IRQn)
NVIC_SetPriority	../CMSIS/Include/core_cm0.h	/^__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)$/;"	f	signature:(IRQn_Type IRQn, uint32_t priority)
NVIC_SetPriority	../CMSIS/Include/core_cm3.h	/^__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)$/;"	f	signature:(IRQn_Type IRQn, uint32_t priority)
NVIC_SetPriority	../CMSIS/Include/core_cm4.h	/^__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)$/;"	f	signature:(IRQn_Type IRQn, uint32_t priority)
NVIC_SetPriority	../CMSIS/Include/core_sc000.h	/^__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)$/;"	f	signature:(IRQn_Type IRQn, uint32_t priority)
NVIC_SetPriority	../CMSIS/Include/core_sc300.h	/^__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)$/;"	f	signature:(IRQn_Type IRQn, uint32_t priority)
NVIC_SetPriorityGrouping	../CMSIS/Include/core_cm3.h	/^__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)$/;"	f	signature:(uint32_t PriorityGroup)
NVIC_SetPriorityGrouping	../CMSIS/Include/core_cm4.h	/^__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)$/;"	f	signature:(uint32_t PriorityGroup)
NVIC_SetPriorityGrouping	../CMSIS/Include/core_sc300.h	/^__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)$/;"	f	signature:(uint32_t PriorityGroup)
NVIC_SetVectorTable	../inc/stm32f37x_misc.h	/^void NVIC_SetVectorTable(uint32_t NVIC_VectTab, uint32_t Offset);$/;"	p	signature:(uint32_t NVIC_VectTab, uint32_t Offset)
NVIC_SetVectorTable	../src/stm32f37x_misc.c	/^void NVIC_SetVectorTable(uint32_t NVIC_VectTab, uint32_t Offset)$/;"	f	signature:(uint32_t NVIC_VectTab, uint32_t Offset)
NVIC_SystemLPConfig	../inc/stm32f37x_misc.h	/^void NVIC_SystemLPConfig(uint8_t LowPowerMode, FunctionalState NewState);$/;"	p	signature:(uint8_t LowPowerMode, FunctionalState NewState)
NVIC_SystemLPConfig	../src/stm32f37x_misc.c	/^void NVIC_SystemLPConfig(uint8_t LowPowerMode, FunctionalState NewState)$/;"	f	signature:(uint8_t LowPowerMode, FunctionalState NewState)
NVIC_SystemReset	../CMSIS/Include/core_cm0.h	/^__STATIC_INLINE void NVIC_SystemReset(void)$/;"	f	signature:(void)
NVIC_SystemReset	../CMSIS/Include/core_cm3.h	/^__STATIC_INLINE void NVIC_SystemReset(void)$/;"	f	signature:(void)
NVIC_SystemReset	../CMSIS/Include/core_cm4.h	/^__STATIC_INLINE void NVIC_SystemReset(void)$/;"	f	signature:(void)
NVIC_SystemReset	../CMSIS/Include/core_sc000.h	/^__STATIC_INLINE void NVIC_SystemReset(void)$/;"	f	signature:(void)
NVIC_SystemReset	../CMSIS/Include/core_sc300.h	/^__STATIC_INLINE void NVIC_SystemReset(void)$/;"	f	signature:(void)
NVIC_Type	../CMSIS/Include/core_cm0.h	/^}  NVIC_Type;$/;"	t	typeref:struct:__anon135
NVIC_Type	../CMSIS/Include/core_cm3.h	/^}  NVIC_Type;$/;"	t	typeref:struct:__anon15
NVIC_Type	../CMSIS/Include/core_cm4.h	/^}  NVIC_Type;$/;"	t	typeref:struct:__anon85
NVIC_Type	../CMSIS/Include/core_sc000.h	/^}  NVIC_Type;$/;"	t	typeref:struct:__anon104
NVIC_Type	../CMSIS/Include/core_sc300.h	/^}  NVIC_Type;$/;"	t	typeref:struct:__anon117
NVIC_VectTab_FLASH	../inc/stm32f37x_misc.h	113;"	d
NVIC_VectTab_RAM	../inc/stm32f37x_misc.h	112;"	d
Nby2	../CMSIS/Include/arm_math.h	/^    uint16_t Nby2;                      \/**< half of the length of the DCT4. *\/$/;"	m	struct:__anon50	access:public
Nby2	../CMSIS/Include/arm_math.h	/^    uint16_t Nby2;                      \/**< half of the length of the DCT4. *\/$/;"	m	struct:__anon51	access:public
Nby2	../CMSIS/Include/arm_math.h	/^    uint16_t Nby2;                      \/**< half of the length of the DCT4. *\/$/;"	m	struct:__anon52	access:public
NonMaskableInt_IRQn	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  NonMaskableInt_IRQn         = -14,    \/*!< 2 Non Maskable Interrupt                                          *\/$/;"	e	enum:IRQn
OAR1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t OAR1;     \/*!< I2C Own address 1 register,        Address offset: 0x08 *\/$/;"	m	struct:__anon158	access:public
OAR2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t OAR2;     \/*!< I2C Own address 2 register,        Address offset: 0x0C *\/$/;"	m	struct:__anon158	access:public
OB	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	983;"	d
OBJCOPY	../QP_BOOM/Makefile	/^OBJCOPY = arm-none-eabi-objcopy$/;"	m
OBJCOPY	../QP_TEST/Makefile	/^OBJCOPY = arm-none-eabi-objcopy$/;"	m
OBJCOPY	../i2s/Makefile	/^OBJCOPY = arm-none-eabi-objcopy$/;"	m
OBJCOPY	../i2s_master/Makefile	/^OBJCOPY = arm-none-eabi-objcopy$/;"	m
OBJCOPY	../tim_adc/Makefile	/^OBJCOPY = arm-none-eabi-objcopy$/;"	m
OBJDUMP	../QP_BOOM/Makefile	/^OBJDUMP = arm-none-eabi-objdump$/;"	m
OBJDUMP	../QP_TEST/Makefile	/^OBJDUMP = arm-none-eabi-objdump$/;"	m
OBJDUMP	../i2s/Makefile	/^OBJDUMP = arm-none-eabi-objdump$/;"	m
OBJDUMP	../i2s_master/Makefile	/^OBJDUMP = arm-none-eabi-objdump$/;"	m
OBJDUMP	../tim_adc/Makefile	/^OBJDUMP = arm-none-eabi-objdump$/;"	m
OBJS	../Makefile	/^OBJS = $(SRCS:.c=.o)$/;"	m
OBJS	../QP_BOOM/Makefile	/^OBJS = $(SRC:.c=.o) $(ASRC:.s=.o)$/;"	m
OBJS	../QP_TEST/Makefile	/^OBJS = $(SRC:.c=.o) $(ASRC:.s=.o)$/;"	m
OBJS	../i2s/Makefile	/^OBJS = $(SRC:.c=.o) $(ASRC:.s=.o)$/;"	m
OBJS	../i2s_master/Makefile	/^OBJS = $(SRC:.c=.o) $(ASRC:.s=.o)$/;"	m
OBJS	../tim_adc/Makefile	/^OBJS = $(SRC:.c=.o) $(ASRC:.s=.o)$/;"	m
OBR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t OBR;          \/*!< FLASH Option byte register,                 Address offset: 0x1C *\/$/;"	m	struct:__anon154	access:public
OB_BASE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	909;"	d
OB_BOOT1_RESET	../inc/stm32f37x_flash.h	215;"	d
OB_BOOT1_SET	../inc/stm32f37x_flash.h	216;"	d
OB_IWDG_HW	../inc/stm32f37x_flash.h	180;"	d
OB_IWDG_SW	../inc/stm32f37x_flash.h	179;"	d
OB_RDP_Level_0	../inc/stm32f37x_flash.h	163;"	d
OB_RDP_Level_1	../inc/stm32f37x_flash.h	164;"	d
OB_RDP_RDP	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3108;"	d
OB_RDP_nRDP	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3109;"	d
OB_SRAM_PARITY_RESET	../inc/stm32f37x_flash.h	253;"	d
OB_SRAM_PARITY_SET	../inc/stm32f37x_flash.h	252;"	d
OB_STDBY_NoRST	../inc/stm32f37x_flash.h	203;"	d
OB_STDBY_RST	../inc/stm32f37x_flash.h	204;"	d
OB_STOP_NoRST	../inc/stm32f37x_flash.h	191;"	d
OB_STOP_RST	../inc/stm32f37x_flash.h	192;"	d
OB_TypeDef	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^} OB_TypeDef;$/;"	t	typeref:struct:__anon155
OB_USER_USER	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3112;"	d
OB_USER_nUSER	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3113;"	d
OB_VDDA_ANALOG_OFF	../inc/stm32f37x_flash.h	228;"	d
OB_VDDA_ANALOG_ON	../inc/stm32f37x_flash.h	227;"	d
OB_VDD_SD12_OFF	../inc/stm32f37x_flash.h	240;"	d
OB_VDD_SD12_ON	../inc/stm32f37x_flash.h	239;"	d
OB_WRP0_WRP0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3116;"	d
OB_WRP0_nWRP0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3117;"	d
OB_WRP1_WRP1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3120;"	d
OB_WRP1_nWRP1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3121;"	d
OB_WRP2_WRP2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3124;"	d
OB_WRP2_nWRP2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3125;"	d
OB_WRP3_WRP3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3128;"	d
OB_WRP3_nWRP3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3129;"	d
OB_WRP_AllPages	../inc/stm32f37x_flash.h	148;"	d
OB_WRP_Pages0to1	../inc/stm32f37x_flash.h	115;"	d
OB_WRP_Pages10to11	../inc/stm32f37x_flash.h	120;"	d
OB_WRP_Pages12to13	../inc/stm32f37x_flash.h	121;"	d
OB_WRP_Pages14to15	../inc/stm32f37x_flash.h	122;"	d
OB_WRP_Pages16to17	../inc/stm32f37x_flash.h	123;"	d
OB_WRP_Pages18to19	../inc/stm32f37x_flash.h	124;"	d
OB_WRP_Pages20to21	../inc/stm32f37x_flash.h	125;"	d
OB_WRP_Pages22to23	../inc/stm32f37x_flash.h	126;"	d
OB_WRP_Pages24to25	../inc/stm32f37x_flash.h	127;"	d
OB_WRP_Pages26to27	../inc/stm32f37x_flash.h	128;"	d
OB_WRP_Pages28to29	../inc/stm32f37x_flash.h	129;"	d
OB_WRP_Pages2to3	../inc/stm32f37x_flash.h	116;"	d
OB_WRP_Pages30to31	../inc/stm32f37x_flash.h	130;"	d
OB_WRP_Pages32to33	../inc/stm32f37x_flash.h	131;"	d
OB_WRP_Pages34to35	../inc/stm32f37x_flash.h	132;"	d
OB_WRP_Pages36to37	../inc/stm32f37x_flash.h	133;"	d
OB_WRP_Pages38to39	../inc/stm32f37x_flash.h	134;"	d
OB_WRP_Pages40to41	../inc/stm32f37x_flash.h	135;"	d
OB_WRP_Pages42to43	../inc/stm32f37x_flash.h	136;"	d
OB_WRP_Pages44to45	../inc/stm32f37x_flash.h	137;"	d
OB_WRP_Pages46to47	../inc/stm32f37x_flash.h	138;"	d
OB_WRP_Pages48to49	../inc/stm32f37x_flash.h	139;"	d
OB_WRP_Pages4to5	../inc/stm32f37x_flash.h	117;"	d
OB_WRP_Pages50to51	../inc/stm32f37x_flash.h	140;"	d
OB_WRP_Pages52to53	../inc/stm32f37x_flash.h	141;"	d
OB_WRP_Pages54to55	../inc/stm32f37x_flash.h	142;"	d
OB_WRP_Pages56to57	../inc/stm32f37x_flash.h	143;"	d
OB_WRP_Pages58to59	../inc/stm32f37x_flash.h	144;"	d
OB_WRP_Pages60to61	../inc/stm32f37x_flash.h	145;"	d
OB_WRP_Pages62to127	../inc/stm32f37x_flash.h	146;"	d
OB_WRP_Pages6to7	../inc/stm32f37x_flash.h	118;"	d
OB_WRP_Pages8to9	../inc/stm32f37x_flash.h	119;"	d
ODR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint16_t ODR;          \/*!< GPIO port output data register,                           Address offset: 0x14 *\/$/;"	m	struct:__anon156	access:public
OPTKEYR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t OPTKEYR;      \/*!< FLASH option key register,                  Address offset: 0x08 *\/$/;"	m	struct:__anon154	access:public
OR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint16_t OR;          \/*!< TIM option register,                 Address offset: 0x50 *\/$/;"	m	struct:__anon165	access:public
OSPEEDR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t OSPEEDR;      \/*!< GPIO port output speed register,                          Address offset: 0x08 *\/$/;"	m	struct:__anon156	access:public
OTYPER	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint16_t OTYPER;       \/*!< GPIO port output type register,                           Address offset: 0x04 *\/$/;"	m	struct:__anon156	access:public
PCLK1_Frequency	../inc/stm32f37x_rcc.h	/^  uint32_t PCLK1_Frequency;$/;"	m	struct:__anon183	access:public
PCLK2_Frequency	../inc/stm32f37x_rcc.h	/^  uint32_t PCLK2_Frequency;$/;"	m	struct:__anon183	access:public
PCSR	../CMSIS/Include/core_cm3.h	/^  __I  uint32_t PCSR;                    \/*!< Offset: 0x01C (R\/ )  Program Counter Sample Register           *\/$/;"	m	struct:__anon21	access:public
PCSR	../CMSIS/Include/core_cm4.h	/^  __I  uint32_t PCSR;                    \/*!< Offset: 0x01C (R\/ )  Program Counter Sample Register           *\/$/;"	m	struct:__anon91	access:public
PCSR	../CMSIS/Include/core_sc300.h	/^  __I  uint32_t PCSR;                    \/*!< Offset: 0x01C (R\/ )  Program Counter Sample Register           *\/$/;"	m	struct:__anon123	access:public
PECR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t PECR;     \/*!< I2C PEC register,                  Address offset: 0x20 *\/$/;"	m	struct:__anon158	access:public
PERIPH_BASE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	839;"	d
PERIPH_BB_BASE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	842;"	d
PFR	../CMSIS/Include/core_cm3.h	/^  __I  uint32_t PFR[2];                  \/*!< Offset: 0x040 (R\/ )  Processor Feature Register                            *\/$/;"	m	struct:__anon16	access:public
PFR	../CMSIS/Include/core_cm4.h	/^  __I  uint32_t PFR[2];                  \/*!< Offset: 0x040 (R\/ )  Processor Feature Register                            *\/$/;"	m	struct:__anon86	access:public
PFR	../CMSIS/Include/core_sc300.h	/^  __I  uint32_t PFR[2];                  \/*!< Offset: 0x040 (R\/ )  Processor Feature Register                            *\/$/;"	m	struct:__anon118	access:public
PI	../CMSIS/Include/arm_math.h	283;"	d
PLLON_BitNumber	../src/stm32f37x_rcc.c	82;"	d	file:
PLL_SOURCE_HSI	../i2s/system_stm32f37x.c	109;"	d	file:
PLL_SOURCE_HSI	../i2s_master/system_stm32f37x.c	109;"	d	file:
PLL_SOURCE_HSI	../src/system_stm32f37x.c	109;"	d	file:
PLL_SOURCE_HSI	../tim_adc/system_stm32f37x.c	109;"	d	file:
POL	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t POL;         \/*!< CRC polynomial register,                     Address offset: 0x14 *\/$/;"	m	struct:__anon148	access:public
PORT	../CMSIS/Include/core_cm3.h	/^  }  PORT [32];                          \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port Registers               *\/$/;"	m	struct:__anon19	typeref:union:__anon19::__anon20	access:public
PORT	../CMSIS/Include/core_cm4.h	/^  }  PORT [32];                          \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port Registers               *\/$/;"	m	struct:__anon89	typeref:union:__anon89::__anon90	access:public
PORT	../CMSIS/Include/core_sc300.h	/^  }  PORT [32];                          \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port Registers               *\/$/;"	m	struct:__anon121	typeref:union:__anon121::__anon122	access:public
PR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t PR;           \/*!<EXTI Pending register,                                    Address offset: 0x14 *\/$/;"	m	struct:__anon153	access:public
PR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t PR;   \/*!< IWDG Prescaler register, Address offset: 0x04 *\/$/;"	m	struct:__anon159	access:public
PRER	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t PRER;       \/*!< RTC prescaler register,                                   Address offset: 0x10 *\/$/;"	m	struct:__anon162	access:public
PSC	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint16_t PSC;         \/*!< TIM prescaler,                       Address offset: 0x28 *\/$/;"	m	struct:__anon165	access:public
PUPDR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t PUPDR;        \/*!< GPIO port pull-up\/pull-down register,                     Address offset: 0x0C *\/$/;"	m	struct:__anon156	access:public
PVDE_BitNumber	../src/stm32f37x_pwr.c	62;"	d	file:
PVD_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/arm/startup_stm32f37x.s	/^PVD_IRQHandler                                      $/;"	l
PVD_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/iar/startup_stm32f37x.s	/^PVD_IRQHandler  $/;"	l
PVD_IRQn	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  PVD_IRQn                    = 1,      \/*!< PVD through EXTI Line detection Interrupt                         *\/$/;"	e	enum:IRQn
PWR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	948;"	d
PWR_BASE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	871;"	d
PWR_BackupAccessCmd	../inc/stm32f37x_pwr.h	/^void PWR_BackupAccessCmd(FunctionalState NewState);$/;"	p	signature:(FunctionalState NewState)
PWR_BackupAccessCmd	../src/stm32f37x_pwr.c	/^void PWR_BackupAccessCmd(FunctionalState NewState)$/;"	f	signature:(FunctionalState NewState)
PWR_CR_CSBF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3627;"	d
PWR_CR_CWUF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3626;"	d
PWR_CR_DBP	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3645;"	d
PWR_CR_LPSDSR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3624;"	d
PWR_CR_PDDS	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3625;"	d
PWR_CR_PLS	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3630;"	d
PWR_CR_PLS_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3631;"	d
PWR_CR_PLS_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3632;"	d
PWR_CR_PLS_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3633;"	d
PWR_CR_PLS_LEV0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3636;"	d
PWR_CR_PLS_LEV1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3637;"	d
PWR_CR_PLS_LEV2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3638;"	d
PWR_CR_PLS_LEV3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3639;"	d
PWR_CR_PLS_LEV4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3640;"	d
PWR_CR_PLS_LEV5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3641;"	d
PWR_CR_PLS_LEV6	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3642;"	d
PWR_CR_PLS_LEV7	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3643;"	d
PWR_CR_PVDE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3628;"	d
PWR_CR_SDADC1EN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3646;"	d
PWR_CR_SDADC2EN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3647;"	d
PWR_CR_SDADC3EN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3648;"	d
PWR_CSR_EWUP1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3656;"	d
PWR_CSR_EWUP2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3657;"	d
PWR_CSR_EWUP3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3658;"	d
PWR_CSR_PVDO	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3653;"	d
PWR_CSR_SBF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3652;"	d
PWR_CSR_VREFINTRDYF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3654;"	d
PWR_CSR_WUF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3651;"	d
PWR_ClearFlag	../inc/stm32f37x_pwr.h	/^void PWR_ClearFlag(uint32_t PWR_FLAG);$/;"	p	signature:(uint32_t PWR_FLAG)
PWR_ClearFlag	../src/stm32f37x_pwr.c	/^void PWR_ClearFlag(uint32_t PWR_FLAG)$/;"	f	signature:(uint32_t PWR_FLAG)
PWR_DeInit	../inc/stm32f37x_pwr.h	/^void PWR_DeInit(void);$/;"	p	signature:(void)
PWR_DeInit	../src/stm32f37x_pwr.c	/^void PWR_DeInit(void)$/;"	f	signature:(void)
PWR_EnterSTANDBYMode	../inc/stm32f37x_pwr.h	/^void PWR_EnterSTANDBYMode(void);$/;"	p	signature:(void)
PWR_EnterSTANDBYMode	../src/stm32f37x_pwr.c	/^void PWR_EnterSTANDBYMode(void)$/;"	f	signature:(void)
PWR_EnterSTOPMode	../inc/stm32f37x_pwr.h	/^void PWR_EnterSTOPMode(uint32_t PWR_Regulator, uint8_t PWR_STOPEntry);$/;"	p	signature:(uint32_t PWR_Regulator, uint8_t PWR_STOPEntry)
PWR_EnterSTOPMode	../src/stm32f37x_pwr.c	/^void PWR_EnterSTOPMode(uint32_t PWR_Regulator, uint8_t PWR_STOPEntry)$/;"	f	signature:(uint32_t PWR_Regulator, uint8_t PWR_STOPEntry)
PWR_EnterSleepMode	../inc/stm32f37x_pwr.h	/^void PWR_EnterSleepMode(uint8_t PWR_SLEEPEntry);$/;"	p	signature:(uint8_t PWR_SLEEPEntry)
PWR_EnterSleepMode	../src/stm32f37x_pwr.c	/^void PWR_EnterSleepMode(uint8_t PWR_SLEEPEntry)$/;"	f	signature:(uint8_t PWR_SLEEPEntry)
PWR_FLAG_PVDO	../inc/stm32f37x_pwr.h	146;"	d
PWR_FLAG_SB	../inc/stm32f37x_pwr.h	145;"	d
PWR_FLAG_VREFINTRDY	../inc/stm32f37x_pwr.h	147;"	d
PWR_FLAG_WU	../inc/stm32f37x_pwr.h	144;"	d
PWR_GetFlagStatus	../inc/stm32f37x_pwr.h	/^FlagStatus PWR_GetFlagStatus(uint32_t PWR_FLAG);$/;"	p	signature:(uint32_t PWR_FLAG)
PWR_GetFlagStatus	../src/stm32f37x_pwr.c	/^FlagStatus PWR_GetFlagStatus(uint32_t PWR_FLAG)$/;"	f	signature:(uint32_t PWR_FLAG)
PWR_OFFSET	../src/stm32f37x_pwr.c	52;"	d	file:
PWR_PVDCmd	../inc/stm32f37x_pwr.h	/^void PWR_PVDCmd(FunctionalState NewState);$/;"	p	signature:(FunctionalState NewState)
PWR_PVDCmd	../src/stm32f37x_pwr.c	/^void PWR_PVDCmd(FunctionalState NewState)$/;"	f	signature:(FunctionalState NewState)
PWR_PVDLevelConfig	../inc/stm32f37x_pwr.h	/^void PWR_PVDLevelConfig(uint32_t PWR_PVDLevel);$/;"	p	signature:(uint32_t PWR_PVDLevel)
PWR_PVDLevelConfig	../src/stm32f37x_pwr.c	/^void PWR_PVDLevelConfig(uint32_t PWR_PVDLevel)$/;"	f	signature:(uint32_t PWR_PVDLevel)
PWR_PVDLevel_0	../inc/stm32f37x_pwr.h	59;"	d
PWR_PVDLevel_1	../inc/stm32f37x_pwr.h	60;"	d
PWR_PVDLevel_2	../inc/stm32f37x_pwr.h	61;"	d
PWR_PVDLevel_3	../inc/stm32f37x_pwr.h	62;"	d
PWR_PVDLevel_4	../inc/stm32f37x_pwr.h	63;"	d
PWR_PVDLevel_5	../inc/stm32f37x_pwr.h	64;"	d
PWR_PVDLevel_6	../inc/stm32f37x_pwr.h	65;"	d
PWR_PVDLevel_7	../inc/stm32f37x_pwr.h	66;"	d
PWR_Regulator_LowPower	../inc/stm32f37x_pwr.h	109;"	d
PWR_Regulator_ON	../inc/stm32f37x_pwr.h	108;"	d
PWR_SDADCAnalogCmd	../inc/stm32f37x_pwr.h	/^void PWR_SDADCAnalogCmd(uint32_t PWR_SDADCAnalog, FunctionalState NewState);$/;"	p	signature:(uint32_t PWR_SDADCAnalog, FunctionalState NewState)
PWR_SDADCAnalogCmd	../src/stm32f37x_pwr.c	/^void PWR_SDADCAnalogCmd(uint32_t PWR_SDADCAnalog, FunctionalState NewState)$/;"	f	signature:(uint32_t PWR_SDADCAnalog, FunctionalState NewState)
PWR_SDADCAnalog_1	../inc/stm32f37x_pwr.h	94;"	d
PWR_SDADCAnalog_2	../inc/stm32f37x_pwr.h	95;"	d
PWR_SDADCAnalog_3	../inc/stm32f37x_pwr.h	96;"	d
PWR_SLEEPEntry_WFE	../inc/stm32f37x_pwr.h	121;"	d
PWR_SLEEPEntry_WFI	../inc/stm32f37x_pwr.h	120;"	d
PWR_STOPEntry_WFE	../inc/stm32f37x_pwr.h	133;"	d
PWR_STOPEntry_WFI	../inc/stm32f37x_pwr.h	132;"	d
PWR_TypeDef	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^} PWR_TypeDef;$/;"	t	typeref:struct:__anon160
PWR_WakeUpPinCmd	../inc/stm32f37x_pwr.h	/^void PWR_WakeUpPinCmd(uint32_t PWR_WakeUpPin, FunctionalState NewState);$/;"	p	signature:(uint32_t PWR_WakeUpPin, FunctionalState NewState)
PWR_WakeUpPinCmd	../src/stm32f37x_pwr.c	/^void PWR_WakeUpPinCmd(uint32_t PWR_WakeUpPin, FunctionalState NewState)$/;"	f	signature:(uint32_t PWR_WakeUpPin, FunctionalState NewState)
PWR_WakeUpPin_1	../inc/stm32f37x_pwr.h	80;"	d
PWR_WakeUpPin_2	../inc/stm32f37x_pwr.h	81;"	d
PWR_WakeUpPin_3	../inc/stm32f37x_pwr.h	82;"	d
PendSV_Handler	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM0.s	/^PendSV_Handler  PROC$/;"	l
PendSV_Handler	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM3.s	/^PendSV_Handler  PROC$/;"	l
PendSV_Handler	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM4.s	/^PendSV_Handler  PROC$/;"	l
PendSV_Handler	../CMSIS/DSP_Lib/Examples/Common/G++/startup_ARMCM0.s	/^PendSV_Handler:$/;"	l
PendSV_Handler	../CMSIS/DSP_Lib/Examples/Common/G++/startup_ARMCM3.s	/^PendSV_Handler:$/;"	l
PendSV_Handler	../CMSIS/DSP_Lib/Examples/Common/G++/startup_ARMCM4.s	/^PendSV_Handler:$/;"	l
PendSV_Handler	../CMSIS/Device/ST/STM32F37x/Source/Templates/arm/startup_stm32f37x.s	/^PendSV_Handler  PROC$/;"	l
PendSV_Handler	../CMSIS/Device/ST/STM32F37x/Source/Templates/iar/startup_stm32f37x.s	/^PendSV_Handler$/;"	l
PendSV_Handler	../STARTCODE/qk_port.s	/^PendSV_Handler:$/;"	l
PendSV_Handler	../i2s/stm32f37x_it.c	/^void PendSV_Handler(void)$/;"	f	signature:(void)
PendSV_Handler	../i2s/stm32f37x_it.h	/^void PendSV_Handler(void);$/;"	p	signature:(void)
PendSV_Handler	../i2s_master/stm32f37x_it.c	/^void PendSV_Handler(void)$/;"	f	signature:(void)
PendSV_Handler	../i2s_master/stm32f37x_it.h	/^void PendSV_Handler(void);$/;"	p	signature:(void)
PendSV_Handler	../inc/stm32f37x_it.h	/^void PendSV_Handler(void);$/;"	p	signature:(void)
PendSV_Handler	../tim_adc/stm32f37x_it.c	/^void PendSV_Handler(void)$/;"	f	signature:(void)
PendSV_Handler	../tim_adc/stm32f37x_it.h	/^void PendSV_Handler(void);$/;"	p	signature:(void)
PendSV_IRQn	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  PendSV_IRQn                 = -2,     \/*!< 14 Cortex-M4 Pend SV Interrupt                                    *\/$/;"	e	enum:IRQn
Q	../CMSIS/Include/core_cm0.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon127::__anon128	access:public
Q	../CMSIS/Include/core_cm0.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon131::__anon132	access:public
Q	../CMSIS/Include/core_cm3.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon11::__anon12	access:public
Q	../CMSIS/Include/core_cm3.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon7::__anon8	access:public
Q	../CMSIS/Include/core_cm4.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon77::__anon78	access:public
Q	../CMSIS/Include/core_cm4.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon81::__anon82	access:public
Q	../CMSIS/Include/core_sc000.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon100::__anon101	access:public
Q	../CMSIS/Include/core_sc000.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon96::__anon97	access:public
Q	../CMSIS/Include/core_sc300.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon109::__anon110	access:public
Q	../CMSIS/Include/core_sc300.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon113::__anon114	access:public
QACTIVE_EQUEUE_ONEMPTY_	../inc/qk.h	187;"	d
QACTIVE_EQUEUE_ONEMPTY_	../inc/qk.h	200;"	d
QACTIVE_EQUEUE_ONEMPTY_	../inc/qvanilla.h	69;"	d
QACTIVE_EQUEUE_ONEMPTY_	../inc/qvanilla.h	74;"	d
QACTIVE_EQUEUE_SIGNAL_	../inc/qk.h	177;"	d
QACTIVE_EQUEUE_SIGNAL_	../inc/qk.h	190;"	d
QACTIVE_EQUEUE_SIGNAL_	../inc/qvanilla.h	67;"	d
QACTIVE_EQUEUE_SIGNAL_	../inc/qvanilla.h	72;"	d
QACTIVE_EQUEUE_WAIT_	../inc/qk.h	173;"	d
QACTIVE_EQUEUE_WAIT_	../inc/qvanilla.h	63;"	d
QACTIVE_POST	../inc/qf.h	277;"	d
QACTIVE_POST	../inc/qf.h	313;"	d
QACTIVE_POST_LIFO	../inc/qf.h	339;"	d
QACTIVE_POST_X	../inc/qf.h	305;"	d
QACTIVE_POST_X	../inc/qf.h	317;"	d
QACTIVE_START	../inc/qf.h	223;"	d
QActionHandler	../inc/qep.h	/^typedef QState (*QActionHandler)(void * const me);$/;"	t
QActive	../inc/qf.h	/^} QActive;$/;"	t	typeref:struct:QActiveTag
QActiveTag	../inc/qf.h	/^typedef struct QActiveTag {$/;"	s
QActiveTag::eQueue	../inc/qf.h	/^    QF_EQUEUE_TYPE eQueue;$/;"	m	struct:QActiveTag	access:public
QActiveTag::osObject	../inc/qf.h	/^    QF_OS_OBJECT_TYPE osObject;$/;"	m	struct:QActiveTag	access:public
QActiveTag::prio	../inc/qf.h	/^    uint8_t prio;$/;"	m	struct:QActiveTag	access:public
QActiveTag::super	../inc/qf.h	/^    QHsm super;                                          \/**< inherits QHsm *\/$/;"	m	struct:QActiveTag	access:public
QActiveTag::thread	../inc/qf.h	/^    QF_THREAD_TYPE thread;$/;"	m	struct:QActiveTag	access:public
QActiveVtbl	../inc/qf.h	/^} QActiveVtbl;$/;"	t	typeref:struct:QActiveVtblTag
QActiveVtblTag	../inc/qf.h	/^typedef struct QActiveVtblTag {$/;"	s
QActiveVtblTag::post	../inc/qf.h	/^    uint8_t (*post)(QActive * const me, QEvt const * const e,$/;"	m	struct:QActiveVtblTag	access:public
QActiveVtblTag::postLIFO	../inc/qf.h	/^    void (*postLIFO)(QActive * const me, QEvt const * const e);$/;"	m	struct:QActiveVtblTag	access:public
QActiveVtblTag::start	../inc/qf.h	/^    void (*start)(QActive * const me, uint_t prio,$/;"	m	struct:QActiveVtblTag	access:public
QActiveVtblTag::super	../inc/qf.h	/^    QMsmVtbl super;                                  \/**< inherits QMsmVtbl *\/$/;"	m	struct:QActiveVtblTag	access:public
QActive_ctor	../inc/qf.h	/^void QActive_ctor(QActive * const me, QStateHandler initial);$/;"	p	signature:(QActive * const me, QStateHandler initial)
QActive_defer	../inc/qf.h	/^uint8_t QActive_defer(QActive * const me,$/;"	p	signature:(QActive * const me, QEQueue * const eq, QEvt const * const e)
QActive_get_	../inc/qf.h	/^QEvt const *QActive_get_(QActive *const me);$/;"	p	signature:(QActive *const me)
QActive_postFIFO	../inc/qp_port.h	100;"	d
QActive_postFIFO	../inc/qp_port.h	108;"	d
QActive_postLIFO_	../inc/qf.h	/^void QActive_postLIFO_(QActive * const me, QEvt const * const e);$/;"	p	signature:(QActive * const me, QEvt const * const e)
QActive_post_	../inc/qf.h	/^    uint8_t QActive_post_(QActive * const me, QEvt const * const e,$/;"	p	signature:(QActive * const me, QEvt const * const e, uint_t const margin)
QActive_post_	../inc/qf.h	/^    uint8_t QActive_post_(QActive * const me, QEvt const * const e,$/;"	p	signature:(QActive * const me, QEvt const * const e, uint_t const margin, void const * const sender)
QActive_recall	../inc/qf.h	/^uint8_t QActive_recall(QActive * const me, QEQueue * const eq);$/;"	p	signature:(QActive * const me, QEQueue * const eq)
QActive_start	../inc/qp_port.h	94;"	d
QActive_start_	../inc/qf.h	/^void QActive_start_(QActive * const me, uint_t prio,$/;"	p	signature:(QActive * const me, uint_t prio, QEvt const *qSto[], uint_t qLen, void *stkSto, uint_t stkSize, QEvt const *ie)
QActive_stop	../inc/qf.h	/^void QActive_stop(QActive * const me);$/;"	p	signature:(QActive * const me)
QActive_subscribe	../inc/qf.h	/^void QActive_subscribe(QActive const * const me, enum_t const sig);$/;"	p	signature:(QActive const * const me, enum_t const sig)
QActive_unsubscribe	../inc/qf.h	/^void QActive_unsubscribe(QActive const * const me, enum_t const sig);$/;"	p	signature:(QActive const * const me, enum_t const sig)
QActive_unsubscribeAll	../inc/qf.h	/^void QActive_unsubscribeAll(QActive const * const me);$/;"	p	signature:(QActive const * const me)
QEPConst	../inc/qep_pkg.h	/^enum QEPConst {$/;"	g
QEP_ACT_PTR_INC_	../inc/qep_pkg.h	88;"	d
QEP_EMPTY_SIG_	../inc/qep_pkg.h	/^    QEP_EMPTY_SIG_ = 0,    \/**< reserved empty signal for internal use only *\/$/;"	e	enum:QEPConst
QEP_ENTER_	../inc/qep_pkg.h	73;"	d
QEP_EXIT_	../inc/qep_pkg.h	63;"	d
QEP_MAX_NEST_DEPTH_	../inc/qep_pkg.h	/^    QEP_MAX_NEST_DEPTH_ = 6$/;"	e	enum:QEPConst
QEP_TRIG_	../inc/qep_pkg.h	59;"	d
QEP_getVersion	../inc/qep.h	297;"	d
QEQueue	../inc/qequeue.h	/^} QEQueue;$/;"	t	typeref:struct:QEQueueTag
QEQueueCtr	../inc/qequeue.h	/^    typedef uint16_t QEQueueCtr;$/;"	t
QEQueueCtr	../inc/qequeue.h	/^    typedef uint32_t QEQueueCtr;$/;"	t
QEQueueCtr	../inc/qequeue.h	/^    typedef uint8_t QEQueueCtr;$/;"	t
QEQueueTag	../inc/qequeue.h	/^typedef struct QEQueueTag {$/;"	s
QEQueueTag::end	../inc/qequeue.h	/^    QEQueueCtr end;$/;"	m	struct:QEQueueTag	access:public
QEQueueTag::frontEvt	../inc/qequeue.h	/^    QEvt const * volatile frontEvt;$/;"	m	struct:QEQueueTag	access:public
QEQueueTag::head	../inc/qequeue.h	/^    QEQueueCtr volatile head;$/;"	m	struct:QEQueueTag	access:public
QEQueueTag::nFree	../inc/qequeue.h	/^    QEQueueCtr volatile nFree;$/;"	m	struct:QEQueueTag	access:public
QEQueueTag::nMin	../inc/qequeue.h	/^    QEQueueCtr nMin;$/;"	m	struct:QEQueueTag	access:public
QEQueueTag::ring	../inc/qequeue.h	/^    QEvt const **ring;$/;"	m	struct:QEQueueTag	access:public
QEQueueTag::tail	../inc/qequeue.h	/^    QEQueueCtr volatile tail;$/;"	m	struct:QEQueueTag	access:public
QEQueue_get	../inc/qequeue.h	/^QEvt const *QEQueue_get(QEQueue * const me);$/;"	p	signature:(QEQueue * const me)
QEQueue_getNFree	../inc/qequeue.h	239;"	d
QEQueue_init	../inc/qequeue.h	/^void QEQueue_init(QEQueue * const me,$/;"	p	signature:(QEQueue * const me, QEvt const *qSto[], uint_t const qLen)
QEQueue_isEmpty	../inc/qequeue.h	252;"	d
QEQueue_post	../inc/qequeue.h	/^uint8_t QEQueue_post(QEQueue * const me, QEvt const * const e,$/;"	p	signature:(QEQueue * const me, QEvt const * const e, uint_t const margin)
QEQueue_postFIFO	../inc/qequeue.h	199;"	d
QEQueue_postLIFO	../inc/qequeue.h	/^void QEQueue_postLIFO(QEQueue * const me, QEvt const * const e);$/;"	p	signature:(QEQueue * const me, QEvt const * const e)
QEvent	../inc/qp_port.h	/^typedef QEvt QEvent;$/;"	t
QEvt	../inc/qevt.h	/^} QEvt;$/;"	t	typeref:struct:QEvtTag
QEvtSize	../inc/qf.h	/^    typedef uint16_t QEvtSize;$/;"	t
QEvtSize	../inc/qf.h	/^    typedef uint32_t QEvtSize;$/;"	t
QEvtSize	../inc/qf.h	/^    typedef uint8_t QEvtSize;$/;"	t
QEvtTag	../inc/qevt.h	/^typedef struct QEvtTag {$/;"	s
QEvtTag::poolId_	../inc/qevt.h	/^    uint8_t poolId_;                      \/**< pool ID (0 for static event) *\/$/;"	m	struct:QEvtTag	access:public
QEvtTag::refCtr_	../inc/qevt.h	/^    uint8_t volatile refCtr_;                        \/**< reference counter *\/$/;"	m	struct:QEvtTag	access:public
QEvtTag::sig	../inc/qevt.h	/^    QSignal sig;                          \/**< signal of the event instance *\/$/;"	m	struct:QEvtTag	access:public
QEvt_ctor	../inc/qevt.h	/^QEvt *QEvt_ctor(QEvt * const me, enum_t const sig);$/;"	p	signature:(QEvt * const me, enum_t const sig)
QF_AWARE_ISR_CMSIS_PRI	../inc/qf_port.h	50;"	d
QF_AWARE_ISR_CMSIS_PRI	../inc/qf_port.h	64;"	d
QF_BASEPRI	../inc/qf_port.h	61;"	d
QF_CRIT_ENTRY	../inc/qf_port.h	71;"	d
QF_CRIT_ENTRY_	../inc/qf_pkg.h	69;"	d
QF_CRIT_ENTRY_	../inc/qf_pkg.h	84;"	d
QF_CRIT_ENTRY_	../inc/qk_pkg.h	69;"	d
QF_CRIT_ENTRY_	../inc/qk_pkg.h	84;"	d
QF_CRIT_EXIT	../inc/qf_port.h	72;"	d
QF_CRIT_EXIT_	../inc/qf_pkg.h	80;"	d
QF_CRIT_EXIT_	../inc/qf_pkg.h	85;"	d
QF_CRIT_EXIT_	../inc/qk_pkg.h	80;"	d
QF_CRIT_EXIT_	../inc/qk_pkg.h	85;"	d
QF_CRIT_EXIT_NOP	../inc/qf.h	1116;"	d
QF_CRIT_EXIT_NOP	../inc/qf_port.h	73;"	d
QF_CRIT_STAT_	../inc/qf_pkg.h	58;"	d
QF_CRIT_STAT_	../inc/qf_pkg.h	83;"	d
QF_CRIT_STAT_	../inc/qk_pkg.h	58;"	d
QF_CRIT_STAT_	../inc/qk_pkg.h	83;"	d
QF_EPOOL_EVENT_SIZE_	../inc/qk.h	208;"	d
QF_EPOOL_EVENT_SIZE_	../inc/qvanilla.h	81;"	d
QF_EPOOL_GET_	../inc/qk.h	209;"	d
QF_EPOOL_GET_	../inc/qvanilla.h	82;"	d
QF_EPOOL_INIT_	../inc/qk.h	206;"	d
QF_EPOOL_INIT_	../inc/qvanilla.h	79;"	d
QF_EPOOL_PUT_	../inc/qk.h	210;"	d
QF_EPOOL_PUT_	../inc/qvanilla.h	83;"	d
QF_EPOOL_TYPE_	../inc/qk.h	205;"	d
QF_EPOOL_TYPE_	../inc/qvanilla.h	78;"	d
QF_EQUEUE_CTR_SIZE	../inc/qequeue.h	60;"	d
QF_EQUEUE_TYPE	../inc/qk.h	62;"	d
QF_EQUEUE_TYPE	../inc/qvanilla.h	56;"	d
QF_EVENT_SIZ_SIZE	../inc/qf.h	56;"	d
QF_EVT_REF_CTR_DEC_	../inc/qf_pkg.h	111;"	d
QF_EVT_REF_CTR_INC_	../inc/qf_pkg.h	108;"	d
QF_INT_DISABLE	../inc/qf_port.h	46;"	d
QF_INT_DISABLE	../inc/qf_port.h	57;"	d
QF_INT_ENABLE	../inc/qf_port.h	47;"	d
QF_INT_ENABLE	../inc/qf_port.h	58;"	d
QF_LOG2	../inc/qf.h	1153;"	d
QF_LOG2	../inc/qf_port.h	67;"	d
QF_LOG2LKUP	../inc/qf.h	1163;"	d
QF_MAX_ACTIVE	../inc/qf_port.h	39;"	d
QF_MAX_EPOOL	../inc/qf.h	77;"	d
QF_MAX_TICK_RATE	../inc/qf.h	83;"	d
QF_MAX_TICK_RATE	../inc/qf_port.h	41;"	d
QF_MPOOL_CTR_SIZE	../inc/qmpool.h	77;"	d
QF_MPOOL_EL	../inc/qmpool.h	211;"	d
QF_MPOOL_SIZ_SIZE	../inc/qmpool.h	52;"	d
QF_OS_OBJECT_TYPE	../inc/qk.h	65;"	d
QF_PTR_AT_	../inc/qf_pkg.h	114;"	d
QF_PUBLISH	../inc/qf.h	894;"	d
QF_PUBLISH	../inc/qf.h	899;"	d
QF_QS_ACTION	../inc/qs.h	1151;"	d
QF_QS_ACTION	../inc/qs_dummy.h	120;"	d
QF_QS_CRIT_ENTRY	../inc/qs.h	1123;"	d
QF_QS_CRIT_ENTRY	../inc/qs_dummy.h	116;"	d
QF_QS_CRIT_EXIT	../inc/qs.h	1130;"	d
QF_QS_CRIT_EXIT	../inc/qs_dummy.h	117;"	d
QF_QS_ISR_ENTRY	../inc/qs.h	1137;"	d
QF_QS_ISR_ENTRY	../inc/qs_dummy.h	118;"	d
QF_QS_ISR_EXIT	../inc/qs.h	1144;"	d
QF_QS_ISR_EXIT	../inc/qs_dummy.h	119;"	d
QF_SET_BASEPRI	../inc/qf_port.h	54;"	d
QF_THREAD_TYPE	../inc/qk.h	66;"	d
QF_TICK	../inc/qf.h	953;"	d
QF_TICK_X	../inc/qf.h	940;"	d
QF_TICK_X	../inc/qf.h	945;"	d
QF_TIMEEVT_CTR_SIZE	../inc/qf.h	90;"	d
QF_add_	../inc/qf.h	/^void QF_add_(QActive * const a);$/;"	p	signature:(QActive * const a)
QF_bzero	../inc/qf.h	/^void QF_bzero(void * const start, uint_t len);$/;"	p	signature:(void * const start, uint_t len)
QF_gc	../inc/qf.h	/^void QF_gc(QEvt const * const e);$/;"	p	signature:(QEvt const * const e)
QF_getPoolMin	../inc/qf.h	/^uint_t QF_getPoolMin(uint_t const poolId);$/;"	p	signature:(uint_t const poolId)
QF_getPortVersion	../inc/qf.h	/^char_t const Q_ROM *QF_getPortVersion(void);$/;"	p	signature:(void)
QF_getQueueMin	../inc/qf.h	/^uint_t QF_getQueueMin(uint8_t const prio);$/;"	p	signature:(uint8_t const prio)
QF_getVersion	../inc/qf.h	1179;"	d
QF_init	../inc/qf.h	/^void QF_init(void);$/;"	p	signature:(void)
QF_newX_	../inc/qf.h	/^QEvt *QF_newX_(uint_t const evtSize,$/;"	p	signature:(uint_t const evtSize, uint_t const margin, enum_t const sig)
QF_noTimeEvtsActiveX	../inc/qf.h	/^uint8_t QF_noTimeEvtsActiveX(uint8_t const tickRate);$/;"	p	signature:(uint8_t const tickRate)
QF_onCleanup	../QP_BOOM/main.c	/^void QF_onCleanup(void) {}$/;"	f	signature:(void)
QF_onCleanup	../QP_TEST/main.c	/^void QF_onCleanup(void) {}$/;"	f	signature:(void)
QF_onCleanup	../inc/qf.h	/^void QF_onCleanup(void);$/;"	p	signature:(void)
QF_onClockTick	../QP_BOOM/main.c	/^void QF_onClockTick(void)$/;"	f	signature:(void)
QF_onClockTick	../QP_TEST/main.c	/^void QF_onClockTick(void) {$/;"	f	signature:(void)
QF_onIdle	../inc/qf.h	/^void QF_onIdle(void);$/;"	p	signature:(void)
QF_onStartup	../QP_BOOM/main.c	/^void QF_onStartup(void)$/;"	f	signature:(void)
QF_onStartup	../QP_TEST/main.c	/^void QF_onStartup(void)$/;"	f	signature:(void)
QF_onStartup	../inc/qf.h	/^void QF_onStartup(void);$/;"	p	signature:(void)
QF_poolInit	../inc/qf.h	/^void QF_poolInit(void * const poolSto, uint_t const poolSize,$/;"	p	signature:(void * const poolSto, uint_t const poolSize, uint_t const evtSize)
QF_psInit	../inc/qf.h	/^void QF_psInit(QSubscrList * const subscrSto, enum_t const maxSignal);$/;"	p	signature:(QSubscrList * const subscrSto, enum_t const maxSignal)
QF_publish_	../inc/qf.h	/^    void QF_publish_(QEvt const * const e);$/;"	p	signature:(QEvt const * const e)
QF_publish_	../inc/qf.h	/^    void QF_publish_(QEvt const * const e, void const * const sender);$/;"	p	signature:(QEvt const * const e, void const * const sender)
QF_remove_	../inc/qf.h	/^void QF_remove_(QActive const * const a);$/;"	p	signature:(QActive const * const a)
QF_run	../inc/qf.h	/^int_t QF_run(void);$/;"	p	signature:(void)
QF_stop	../inc/qf.h	/^void QF_stop(void);$/;"	p	signature:(void)
QF_tick	../inc/qp_port.h	104;"	d
QF_tick	../inc/qp_port.h	110;"	d
QF_tickX_	../inc/qf.h	/^    void QF_tickX_(uint8_t const tickRate);$/;"	p	signature:(uint8_t const tickRate)
QF_tickX_	../inc/qf.h	/^    void QF_tickX_(uint8_t const tickRate, void const * const sender);$/;"	p	signature:(uint8_t const tickRate, void const * const sender)
QFreeBlock	../inc/qf_pkg.h	/^} QFreeBlock;$/;"	t	typeref:struct:QFreeBlockTag
QFreeBlockTag	../inc/qf_pkg.h	/^typedef struct QFreeBlockTag {$/;"	s
QFreeBlockTag::next	../inc/qf_pkg.h	/^    struct QFreeBlockTag * volatile next;$/;"	m	struct:QFreeBlockTag	access:public
QFsm	../inc/qep.h	/^typedef QMsm QFsm;$/;"	t
QFsm_ctor	../inc/qep.h	/^void QFsm_ctor(QFsm * const me, QStateHandler initial);$/;"	p	signature:(QFsm * const me, QStateHandler initial)
QFsm_dispatch	../inc/qp_port.h	91;"	d
QFsm_dispatch_	../inc/qep.h	/^void QFsm_dispatch_(QFsm * const me, QEvt const * const e);$/;"	p	signature:(QFsm * const me, QEvt const * const e)
QFsm_init	../inc/qp_port.h	88;"	d
QFsm_init_	../inc/qep.h	/^void QFsm_init_(QFsm * const me, QEvt const * const e);$/;"	p	signature:(QFsm * const me, QEvt const * const e)
QHandlerReturnValues	../inc/qep.h	/^enum QHandlerReturnValues {$/;"	g
QHsm	../inc/qep.h	/^typedef QMsm QHsm;$/;"	t
QHsm_ctor	../inc/qep.h	/^void QHsm_ctor(QHsm * const me, QStateHandler initial);$/;"	p	signature:(QHsm * const me, QStateHandler initial)
QHsm_dispatch	../inc/qp_port.h	85;"	d
QHsm_dispatch_	../inc/qep.h	/^void QHsm_dispatch_(QHsm * const me, QEvt const * const e);$/;"	p	signature:(QHsm * const me, QEvt const * const e)
QHsm_init	../inc/qp_port.h	82;"	d
QHsm_init_	../inc/qep.h	/^void QHsm_init_(QHsm * const me, QEvt const * const e);$/;"	p	signature:(QHsm * const me, QEvt const * const e)
QHsm_isIn	../inc/qep.h	/^uint8_t QHsm_isIn(QHsm * const me, QStateHandler const state);$/;"	p	signature:(QHsm * const me, QStateHandler const state)
QHsm_state	../inc/qep.h	218;"	d
QHsm_top	../inc/qep.h	/^QState QHsm_top(void const * const me, QEvt const * const e);$/;"	p	signature:(void const * const me, QEvt const * const e)
QK_ISR_ENTRY	../inc/qk_port.h	38;"	d
QK_ISR_EXIT	../inc/qk_port.h	44;"	d
QK_getVersion	../inc/qk.h	166;"	d
QK_init	../STARTCODE/qk_port.s	/^QK_init:$/;"	l
QK_init	../inc/qk.h	/^void QK_init(void);$/;"	p	signature:(void)
QK_mutexLock	../inc/qk.h	/^    QMutex QK_mutexLock(uint8_t const prioCeiling);$/;"	p	signature:(uint8_t const prioCeiling)
QK_mutexUnlock	../inc/qk.h	/^    void QK_mutexUnlock(QMutex mutex);$/;"	p	signature:(QMutex mutex)
QK_onIdle	../QP_BOOM/main.c	/^void QK_onIdle(void){}$/;"	f	signature:(void)
QK_onIdle	../QP_TEST/main.c	/^void QK_onIdle(void){}$/;"	f	signature:(void)
QK_onIdle	../inc/qk.h	/^void QK_onIdle(void);$/;"	p	signature:(void)
QK_schedExt_	../inc/qk.h	/^void QK_schedExt_(uint8_t p);$/;"	p	signature:(uint8_t p)
QK_schedPrio_	../inc/qk.h	/^uint8_t QK_schedPrio_(void);$/;"	p	signature:(void)
QK_sched_	../inc/qk.h	/^void QK_sched_(uint8_t p);$/;"	p	signature:(uint8_t p)
QMActive	../inc/qf.h	/^typedef QActive QMActive;$/;"	t
QMActive_ctor	../inc/qf.h	/^void QMActive_ctor(QMActive * const me, QStateHandler initial);$/;"	p	signature:(QMActive * const me, QStateHandler initial)
QMAttr	../inc/qep.h	/^} QMAttr;$/;"	t	typeref:union:QMAttrTag
QMAttrTag	../inc/qep.h	/^typedef union QMAttrTag {$/;"	u
QMAttrTag::act	../inc/qep.h	/^    QActionHandler const *act;                \/**< array of action handlers *\/$/;"	m	union:QMAttrTag	access:public
QMAttrTag::fun	../inc/qep.h	/^    QStateHandler  fun;            \/**< pointer to a state handler function *\/$/;"	m	union:QMAttrTag	access:public
QMAttrTag::obj	../inc/qep.h	/^    QMState        const *obj;               \/**< pointer to QMState object *\/$/;"	m	union:QMAttrTag	access:public
QMPool	../inc/qmpool.h	/^} QMPool;$/;"	t	typeref:struct:QMPoolTag
QMPoolCtr	../inc/qmpool.h	/^    typedef uint16_t QMPoolCtr;$/;"	t
QMPoolCtr	../inc/qmpool.h	/^    typedef uint32_t QMPoolCtr;$/;"	t
QMPoolCtr	../inc/qmpool.h	/^    typedef uint8_t QMPoolCtr;$/;"	t
QMPoolSize	../inc/qmpool.h	/^    typedef uint16_t QMPoolSize;$/;"	t
QMPoolSize	../inc/qmpool.h	/^    typedef uint32_t QMPoolSize;$/;"	t
QMPoolSize	../inc/qmpool.h	/^    typedef uint8_t QMPoolSize;$/;"	t
QMPoolTag	../inc/qmpool.h	/^typedef struct QMPoolTag {$/;"	s
QMPoolTag::blockSize	../inc/qmpool.h	/^    QMPoolSize blockSize;$/;"	m	struct:QMPoolTag	access:public
QMPoolTag::end	../inc/qmpool.h	/^    void *end;$/;"	m	struct:QMPoolTag	access:public
QMPoolTag::free_head	../inc/qmpool.h	/^    void * volatile free_head;$/;"	m	struct:QMPoolTag	access:public
QMPoolTag::nFree	../inc/qmpool.h	/^    QMPoolCtr volatile nFree;$/;"	m	struct:QMPoolTag	access:public
QMPoolTag::nMin	../inc/qmpool.h	/^    QMPoolCtr nMin;$/;"	m	struct:QMPoolTag	access:public
QMPoolTag::nTot	../inc/qmpool.h	/^    QMPoolCtr nTot;$/;"	m	struct:QMPoolTag	access:public
QMPoolTag::start	../inc/qmpool.h	/^    void *start;$/;"	m	struct:QMPoolTag	access:public
QMPool_get	../inc/qmpool.h	/^void *QMPool_get(QMPool * const me, uint_t const margin);$/;"	p	signature:(QMPool * const me, uint_t const margin)
QMPool_init	../inc/qmpool.h	/^void QMPool_init(QMPool * const me, void * const poolSto,$/;"	p	signature:(QMPool * const me, void * const poolSto, uint_t poolSize, uint_t blockSize)
QMPool_put	../inc/qmpool.h	/^void QMPool_put(QMPool * const me, void *b);$/;"	p	signature:(QMPool * const me, void *b)
QMSM_DISPATCH	../inc/qep.h	170;"	d
QMSM_INIT	../inc/qep.h	153;"	d
QMState	../inc/qep.h	/^} QMState;$/;"	t	typeref:struct:QMStateTag
QMStateTag	../inc/qep.h	/^typedef struct QMStateTag {$/;"	s
QMStateTag::exitAction	../inc/qep.h	/^    QActionHandler    const exitAction;   \/**< exit action handler function *\/$/;"	m	struct:QMStateTag	access:public
QMStateTag::parent	../inc/qep.h	/^    struct QMStateTag const *parent;                      \/**< parent state *\/$/;"	m	struct:QMStateTag	access:public
QMStateTag::stateHandler	../inc/qep.h	/^    QStateHandler     const stateHandler;      \/**<  state handler function *\/$/;"	m	struct:QMStateTag	access:public
QM_ENTRY	../inc/qep.h	335;"	d
QM_ENTRY	../inc/qep.h	344;"	d
QM_EXIT	../inc/qep.h	341;"	d
QM_EXIT	../inc/qep.h	346;"	d
QM_HANDLED	../inc/qep.h	366;"	d
QM_INITIAL	../inc/qep.h	359;"	d
QM_SUPER	../inc/qep.h	376;"	d
QM_TRAN	../inc/qep.h	352;"	d
QM_UNHANDLED	../inc/qep.h	372;"	d
QMsm	../inc/qep.h	/^} QMsm;$/;"	t	typeref:struct:QMsmTag
QMsmTag	../inc/qep.h	/^typedef struct QMsmTag {$/;"	s
QMsmTag::state	../inc/qep.h	/^    QMAttr state;         \/**< \\brief current active state (state-variable) *\/$/;"	m	struct:QMsmTag	access:public
QMsmTag::temp	../inc/qep.h	/^    QMAttr temp; \/**< \\brief temporary: transition chain, target state, etc.*\/$/;"	m	struct:QMsmTag	access:public
QMsmTag::vptr	../inc/qep.h	/^    QMsmVtbl const *vptr;                       \/**< \\brief virtual pointer *\/$/;"	m	struct:QMsmTag	access:public
QMsmVtbl	../inc/qep.h	/^typedef struct QMsmVtblTag QMsmVtbl;$/;"	t	typeref:struct:QMsmVtblTag
QMsmVtblTag	../inc/qep.h	/^struct QMsmVtblTag {$/;"	s
QMsmVtblTag::dispatch	../inc/qep.h	/^    void (*dispatch)(QMsm * const me, QEvt const * const e);$/;"	m	struct:QMsmVtblTag	access:public
QMsmVtblTag::init	../inc/qep.h	/^    void (*init)(QMsm * const me, QEvt const * const e);$/;"	m	struct:QMsmVtblTag	access:public
QMsm_ctor	../inc/qep.h	/^void QMsm_ctor(QMsm * const me, QStateHandler initial);$/;"	p	signature:(QMsm * const me, QStateHandler initial)
QMsm_dispatch_	../inc/qep.h	/^void QMsm_dispatch_(QMsm * const me, QEvt const * const e);$/;"	p	signature:(QMsm * const me, QEvt const * const e)
QMsm_init_	../inc/qep.h	/^void QMsm_init_(QMsm * const me, QEvt const * const e);$/;"	p	signature:(QMsm * const me, QEvt const * const e)
QMutex	../inc/qk.h	/^    typedef uint8_t QMutex;$/;"	t
QPSet64	../inc/qpset.h	/^} QPSet64;$/;"	t	typeref:struct:QPSet64Tag
QPSet64Tag	../inc/qpset.h	/^typedef struct QPSet64Tag {$/;"	s
QPSet64Tag::bits	../inc/qpset.h	/^    uint8_t volatile bits[8];$/;"	m	struct:QPSet64Tag	access:public
QPSet64Tag::bytes	../inc/qpset.h	/^    uint8_t volatile bytes;$/;"	m	struct:QPSet64Tag	access:public
QPSet64_findMax	../inc/qpset.h	167;"	d
QPSet64_hasElement	../inc/qpset.h	143;"	d
QPSet64_insert	../inc/qpset.h	149;"	d
QPSet64_isEmpty	../inc/qpset.h	134;"	d
QPSet64_notEmpty	../inc/qpset.h	138;"	d
QPSet64_remove	../inc/qpset.h	157;"	d
QPSet8	../inc/qpset.h	/^} QPSet8;$/;"	t	typeref:struct:QPSet8Tag
QPSet8Tag	../inc/qpset.h	/^typedef struct QPSet8Tag {$/;"	s
QPSet8Tag::bits	../inc/qpset.h	/^    uint8_t volatile bits;    \/**< bitmask representing elements of the set *\/$/;"	m	struct:QPSet8Tag	access:public
QPSet8_findMax	../inc/qpset.h	88;"	d
QPSet8_hasElement	../inc/qpset.h	72;"	d
QPSet8_insert	../inc/qpset.h	77;"	d
QPSet8_isEmpty	../inc/qpset.h	63;"	d
QPSet8_notEmpty	../inc/qpset.h	67;"	d
QPSet8_remove	../inc/qpset.h	82;"	d
QP_API_VERSION	../inc/qp_port.h	62;"	d
QP_RELEASE	../inc/qevt.h	60;"	d
QP_VERSION	../inc/qevt.h	54;"	d
QP_VERSION_STR	../inc/qevt.h	57;"	d
QReservedSignals	../inc/qep.h	/^enum QReservedSignals {$/;"	g
QSCtr	../inc/qs.h	/^typedef unsigned int QSCtr;     \/**< QS ring buffer counter and offset type *\/$/;"	t
QSPriv	../inc/qs.h	/^} QSPriv;$/;"	t	typeref:struct:QSPrivTag
QSPrivTag	../inc/qs.h	/^typedef struct QSPrivTag {$/;"	s
QSPrivTag::aoObjFilter	../inc/qs.h	/^    void const *aoObjFilter;         \/**< active object for QF local filter *\/$/;"	m	struct:QSPrivTag	access:public
QSPrivTag::apObjFilter	../inc/qs.h	/^    void const *apObjFilter;  \/**<  generic object Application local filter *\/$/;"	m	struct:QSPrivTag	access:public
QSPrivTag::buf	../inc/qs.h	/^    uint8_t *buf;              \/**< pointer to the start of the ring buffer *\/$/;"	m	struct:QSPrivTag	access:public
QSPrivTag::chksum	../inc/qs.h	/^    uint8_t  chksum;                \/**< the checksum of the current record *\/$/;"	m	struct:QSPrivTag	access:public
QSPrivTag::critNest	../inc/qs.h	/^    uint8_t   critNest;                 \/**< critical section nesting level *\/$/;"	m	struct:QSPrivTag	access:public
QSPrivTag::end	../inc/qs.h	/^    QSCtr    end;                 \/**< offset of the end of the ring buffer *\/$/;"	m	struct:QSPrivTag	access:public
QSPrivTag::eqObjFilter	../inc/qs.h	/^    void const *eqObjFilter;            \/**<  raw queue for QF local filter *\/$/;"	m	struct:QSPrivTag	access:public
QSPrivTag::full	../inc/qs.h	/^    uint8_t  full;                 \/**< the ring buffer is temporarily full *\/$/;"	m	struct:QSPrivTag	access:public
QSPrivTag::glbFilter	../inc/qs.h	/^    uint8_t    glbFilter[16];                  \/**< global on\/off QS filter *\/$/;"	m	struct:QSPrivTag	access:public
QSPrivTag::head	../inc/qs.h	/^    QSCtr    head;          \/**< offset to where next byte will be inserted *\/$/;"	m	struct:QSPrivTag	access:public
QSPrivTag::mpObjFilter	../inc/qs.h	/^    void const *mpObjFilter;           \/**<  event pool for QF local filter *\/$/;"	m	struct:QSPrivTag	access:public
QSPrivTag::seq	../inc/qs.h	/^    uint8_t  seq;                           \/**< the record sequence number *\/$/;"	m	struct:QSPrivTag	access:public
QSPrivTag::smObjFilter	../inc/qs.h	/^    void const *smObjFilter;        \/**< state machine for QEP local filter *\/$/;"	m	struct:QSPrivTag	access:public
QSPrivTag::tail	../inc/qs.h	/^    QSCtr    tail;        \/**< offset of where next event will be extracted *\/$/;"	m	struct:QSPrivTag	access:public
QSPrivTag::teObjFilter	../inc/qs.h	/^    void const *teObjFilter;           \/**<  time event for QF local filter *\/$/;"	m	struct:QSPrivTag	access:public
QSPrivTag::used	../inc/qs.h	/^    QSCtr    used;        \/**< number of bytes currently in the ring buffer *\/$/;"	m	struct:QSPrivTag	access:public
QSTimeCtr	../inc/qs.h	/^    typedef uint16_t QSTimeCtr;$/;"	t
QSTimeCtr	../inc/qs.h	/^    typedef uint32_t QSTimeCtr;$/;"	t
QSTimeCtr	../inc/qs.h	/^    typedef uint8_t QSTimeCtr;$/;"	t
QSType	../inc/qs.h	/^enum QSType {$/;"	g
QS_2U8_	../inc/qs.h	793;"	d
QS_2U8_	../inc/qs_dummy.h	102;"	d
QS_ALL_RECORDS	../inc/qs.h	146;"	d
QS_ASSERTION	../inc/qs.h	1104;"	d
QS_ASSERTION	../inc/qs_dummy.h	90;"	d
QS_ASSERT_FAIL	../inc/qs.h	/^    QS_ASSERT_FAIL,                       \/**< assertion failed in the code *\/$/;"	e	enum:QSpyRecords
QS_BEGIN	../inc/qs.h	720;"	d
QS_BEGIN	../inc/qs_dummy.h	64;"	d
QS_BEGIN_	../inc/qs.h	746;"	d
QS_BEGIN_	../inc/qs_dummy.h	97;"	d
QS_BEGIN_NOCRIT	../inc/qs.h	639;"	d
QS_BEGIN_NOCRIT	../inc/qs_dummy.h	66;"	d
QS_BEGIN_NOCRIT_	../inc/qs.h	772;"	d
QS_BEGIN_NOCRIT_	../inc/qs_dummy.h	99;"	d
QS_CRIT_ENTRY_	../inc/qs.h	658;"	d
QS_CRIT_ENTRY_	../inc/qs.h	662;"	d
QS_CRIT_ENTRY_	../inc/qs.h	690;"	d
QS_CRIT_ENTRY_	../inc/qs.h	705;"	d
QS_CRIT_EXIT_	../inc/qs.h	659;"	d
QS_CRIT_EXIT_	../inc/qs.h	663;"	d
QS_CRIT_EXIT_	../inc/qs.h	701;"	d
QS_CRIT_EXIT_	../inc/qs.h	707;"	d
QS_CRIT_STAT_	../inc/qs.h	657;"	d
QS_CRIT_STAT_	../inc/qs.h	661;"	d
QS_CRIT_STAT_	../inc/qs.h	679;"	d
QS_CRIT_STAT_	../inc/qs.h	704;"	d
QS_CRIT_STAT_	../inc/qs_dummy.h	96;"	d
QS_DUMP	../inc/qs_dummy.h	51;"	d
QS_EMPTY	../inc/qs.h	/^    QS_EMPTY,           \/**< empty QS record for cleanly starting a session *\/$/;"	e	enum:QSpyRecords
QS_END	../inc/qs.h	735;"	d
QS_END	../inc/qs_dummy.h	65;"	d
QS_END_	../inc/qs.h	761;"	d
QS_END_	../inc/qs_dummy.h	98;"	d
QS_END_NOCRIT	../inc/qs.h	650;"	d
QS_END_NOCRIT	../inc/qs_dummy.h	67;"	d
QS_END_NOCRIT_	../inc/qs.h	785;"	d
QS_END_NOCRIT_	../inc/qs_dummy.h	100;"	d
QS_EOD	../inc/qs.h	398;"	d
QS_EQC_	../inc/qf_pkg.h	129;"	d
QS_EQC_	../inc/qf_pkg.h	131;"	d
QS_EQC_	../inc/qf_pkg.h	133;"	d
QS_EQC_	../inc/qs_dummy.h	111;"	d
QS_ESC	../inc/qs_pkg.h	91;"	d
QS_ESC_XOR	../inc/qs_pkg.h	98;"	d
QS_EVS_	../inc/qf_pkg.h	145;"	d
QS_EVS_	../inc/qf_pkg.h	147;"	d
QS_EVS_	../inc/qf_pkg.h	149;"	d
QS_EVS_	../inc/qs_dummy.h	108;"	d
QS_EXIT	../inc/qs.h	494;"	d
QS_EXIT	../inc/qs_dummy.h	50;"	d
QS_F32	../inc/qs.h	914;"	d
QS_F32	../inc/qs_dummy.h	75;"	d
QS_F32_T	../inc/qs.h	/^    QS_F32_T,                             \/**< 32-bit floating point format *\/$/;"	e	enum:QSType
QS_F64	../inc/qs.h	918;"	d
QS_F64	../inc/qs_dummy.h	76;"	d
QS_F64_T	../inc/qs.h	/^    QS_F64_T,                             \/**< 64-bit floating point format *\/$/;"	e	enum:QSType
QS_FILTER_AO_OBJ	../inc/qs.h	559;"	d
QS_FILTER_AO_OBJ	../inc/qs_dummy.h	55;"	d
QS_FILTER_AP_OBJ	../inc/qs.h	633;"	d
QS_FILTER_AP_OBJ	../inc/qs_dummy.h	59;"	d
QS_FILTER_EQ_OBJ	../inc/qs.h	597;"	d
QS_FILTER_EQ_OBJ	../inc/qs_dummy.h	57;"	d
QS_FILTER_MP_OBJ	../inc/qs.h	578;"	d
QS_FILTER_MP_OBJ	../inc/qs_dummy.h	56;"	d
QS_FILTER_OFF	../inc/qs.h	513;"	d
QS_FILTER_OFF	../inc/qs_dummy.h	53;"	d
QS_FILTER_ON	../inc/qs.h	504;"	d
QS_FILTER_ON	../inc/qs_dummy.h	52;"	d
QS_FILTER_SM_OBJ	../inc/qs.h	539;"	d
QS_FILTER_SM_OBJ	../inc/qs_dummy.h	54;"	d
QS_FILTER_TE_OBJ	../inc/qs.h	617;"	d
QS_FILTER_TE_OBJ	../inc/qs_dummy.h	58;"	d
QS_FLUSH	../inc/qs.h	1120;"	d
QS_FLUSH	../inc/qs_dummy.h	93;"	d
QS_FRAME	../inc/qs_pkg.h	88;"	d
QS_FUN	../inc/qs.h	962;"	d
QS_FUN	../inc/qs.h	964;"	d
QS_FUN	../inc/qs.h	966;"	d
QS_FUN	../inc/qs.h	968;"	d
QS_FUN	../inc/qs.h	972;"	d
QS_FUN	../inc/qs_dummy.h	84;"	d
QS_FUN_	../inc/qs.h	835;"	d
QS_FUN_	../inc/qs.h	837;"	d
QS_FUN_	../inc/qs.h	839;"	d
QS_FUN_	../inc/qs.h	841;"	d
QS_FUN_	../inc/qs.h	849;"	d
QS_FUN_	../inc/qs_dummy.h	110;"	d
QS_FUN_DICT	../inc/qs.h	/^    QS_FUN_DICT,                             \/**< function dictionary entry *\/$/;"	e	enum:QSpyRecords
QS_FUN_DICTIONARY	../inc/qs.h	1078;"	d
QS_FUN_DICTIONARY	../inc/qs_dummy.h	88;"	d
QS_FUN_PTR_SIZE	../inc/qs_port.h	40;"	d
QS_FUN_T	../inc/qs.h	/^    QS_FUN_T,                                  \/**< function pointer format *\/$/;"	e	enum:QSType
QS_GET_BLOCK	../inc/qs_dummy.h	62;"	d
QS_GET_BYTE	../inc/qs_dummy.h	61;"	d
QS_I16	../inc/qs.h	898;"	d
QS_I16	../inc/qs_dummy.h	71;"	d
QS_I16_T	../inc/qs.h	/^    QS_I16_T,                             \/**< signed 16-bit integer format *\/$/;"	e	enum:QSType
QS_I32	../inc/qs.h	906;"	d
QS_I32	../inc/qs_dummy.h	73;"	d
QS_I32_T	../inc/qs.h	/^    QS_I32_T,                             \/**< signed 32-bit integer format *\/$/;"	e	enum:QSType
QS_I64	../inc/qs.h	922;"	d
QS_I64_T	../inc/qs.h	/^    QS_I64_T,                             \/**< signed 64-bit integer format *\/$/;"	e	enum:QSType
QS_I8	../inc/qs.h	890;"	d
QS_I8	../inc/qs_dummy.h	69;"	d
QS_I8_T	../inc/qs.h	/^    QS_I8_T,                               \/**< signed 8-bit integer format *\/$/;"	e	enum:QSType
QS_INIT	../inc/qs.h	486;"	d
QS_INIT	../inc/qs_dummy.h	49;"	d
QS_INSERT_BYTE	../inc/qs_pkg.h	50;"	d
QS_INSERT_ESC_BYTE	../inc/qs_pkg.h	58;"	d
QS_MEM	../inc/qs.h	944;"	d
QS_MEM	../inc/qs_dummy.h	81;"	d
QS_MEM_T	../inc/qs.h	/^    QS_MEM_T,                      \/**< up to 255-bytes memory block format *\/$/;"	e	enum:QSType
QS_MPC_	../inc/qf_pkg.h	172;"	d
QS_MPC_	../inc/qf_pkg.h	174;"	d
QS_MPC_	../inc/qf_pkg.h	176;"	d
QS_MPC_	../inc/qs_dummy.h	112;"	d
QS_MPS_	../inc/qf_pkg.h	159;"	d
QS_MPS_	../inc/qf_pkg.h	161;"	d
QS_MPS_	../inc/qf_pkg.h	163;"	d
QS_MPS_	../inc/qs_dummy.h	113;"	d
QS_OBJ	../inc/qs.h	948;"	d
QS_OBJ	../inc/qs.h	950;"	d
QS_OBJ	../inc/qs.h	952;"	d
QS_OBJ	../inc/qs.h	954;"	d
QS_OBJ	../inc/qs.h	957;"	d
QS_OBJ	../inc/qs_dummy.h	83;"	d
QS_OBJ_	../inc/qs.h	816;"	d
QS_OBJ_	../inc/qs.h	818;"	d
QS_OBJ_	../inc/qs.h	820;"	d
QS_OBJ_	../inc/qs.h	822;"	d
QS_OBJ_	../inc/qs.h	830;"	d
QS_OBJ_	../inc/qs_dummy.h	109;"	d
QS_OBJ_DICT	../inc/qs.h	/^    QS_OBJ_DICT,                               \/**< object dictionary entry *\/$/;"	e	enum:QSpyRecords
QS_OBJ_DICTIONARY	../inc/qs.h	1057;"	d
QS_OBJ_DICTIONARY	../inc/qs_dummy.h	87;"	d
QS_OBJ_PTR_SIZE	../inc/qs_port.h	39;"	d
QS_OBJ_T	../inc/qs.h	/^    QS_OBJ_T,                                    \/**< object pointer format *\/$/;"	e	enum:QSType
QS_PTR_AT_	../inc/qs_pkg.h	77;"	d
QS_PTR_INC_	../inc/qs_pkg.h	85;"	d
QS_QEP_DISPATCH	../inc/qs.h	/^    QS_QEP_DISPATCH,       \/**< an event was dispatched (begin of RTC step) *\/$/;"	e	enum:QSpyRecords
QS_QEP_IGNORED	../inc/qs.h	/^    QS_QEP_IGNORED,          \/**< an event was ignored (silently discarded) *\/$/;"	e	enum:QSpyRecords
QS_QEP_INIT_TRAN	../inc/qs.h	/^    QS_QEP_INIT_TRAN,        \/**< the top-most initial transition was taken *\/$/;"	e	enum:QSpyRecords
QS_QEP_INTERN_TRAN	../inc/qs.h	/^    QS_QEP_INTERN_TRAN,               \/**< an internal transition was taken *\/$/;"	e	enum:QSpyRecords
QS_QEP_STATE_ENTRY	../inc/qs.h	/^    QS_QEP_STATE_ENTRY,                            \/**< a state was entered *\/$/;"	e	enum:QSpyRecords
QS_QEP_STATE_EXIT	../inc/qs.h	/^    QS_QEP_STATE_EXIT,                              \/**< a state was exited *\/$/;"	e	enum:QSpyRecords
QS_QEP_STATE_INIT	../inc/qs.h	/^    QS_QEP_STATE_INIT,      \/**< an initial transition was taken in a state *\/$/;"	e	enum:QSpyRecords
QS_QEP_TRAN	../inc/qs.h	/^    QS_QEP_TRAN,                        \/**< a regular transition was taken *\/$/;"	e	enum:QSpyRecords
QS_QEP_UNHANDLED	../inc/qs.h	/^    QS_QEP_UNHANDLED,            \/**< an event was unhandled due to a guard *\/$/;"	e	enum:QSpyRecords
QS_QF_ACTIVE_ADD	../inc/qs.h	/^    QS_QF_ACTIVE_ADD,             \/**< an AO has been added to QF (started) *\/$/;"	e	enum:QSpyRecords
QS_QF_ACTIVE_GET	../inc/qs.h	/^    QS_QF_ACTIVE_GET, \/**< AO got an event and its queue is still not empty *\/$/;"	e	enum:QSpyRecords
QS_QF_ACTIVE_GET_LAST	../inc/qs.h	/^    QS_QF_ACTIVE_GET_LAST,      \/**< AO got an event and its queue is empty *\/$/;"	e	enum:QSpyRecords
QS_QF_ACTIVE_POST_ATTEMPT	../inc/qs.h	/^    QS_QF_ACTIVE_POST_ATTEMPT,     \/**< attempt to post an evt to AO failed *\/$/;"	e	enum:QSpyRecords
QS_QF_ACTIVE_POST_FIFO	../inc/qs.h	/^    QS_QF_ACTIVE_POST_FIFO,  \/**< an event was posted (FIFO) directly to AO *\/$/;"	e	enum:QSpyRecords
QS_QF_ACTIVE_POST_LIFO	../inc/qs.h	/^    QS_QF_ACTIVE_POST_LIFO,  \/**< an event was posted (LIFO) directly to AO *\/$/;"	e	enum:QSpyRecords
QS_QF_ACTIVE_REMOVE	../inc/qs.h	/^    QS_QF_ACTIVE_REMOVE,      \/**< an AO has been removed from QF (stopped) *\/$/;"	e	enum:QSpyRecords
QS_QF_ACTIVE_SUBSCRIBE	../inc/qs.h	/^    QS_QF_ACTIVE_SUBSCRIBE,               \/**< an AO subscribed to an event *\/$/;"	e	enum:QSpyRecords
QS_QF_ACTIVE_UNSUBSCRIBE	../inc/qs.h	/^    QS_QF_ACTIVE_UNSUBSCRIBE,           \/**< an AO unsubscribed to an event *\/$/;"	e	enum:QSpyRecords
QS_QF_CRIT_ENTRY	../inc/qs.h	/^    QS_QF_CRIT_ENTRY,                     \/**< critical section was entered *\/$/;"	e	enum:QSpyRecords
QS_QF_CRIT_EXIT	../inc/qs.h	/^    QS_QF_CRIT_EXIT,                       \/**< critical section was exited *\/$/;"	e	enum:QSpyRecords
QS_QF_EQUEUE_GET	../inc/qs.h	/^    QS_QF_EQUEUE_GET,           \/**< get an event and queue still not empty *\/$/;"	e	enum:QSpyRecords
QS_QF_EQUEUE_GET_LAST	../inc/qs.h	/^    QS_QF_EQUEUE_GET_LAST,           \/**< get the last event from the queue *\/$/;"	e	enum:QSpyRecords
QS_QF_EQUEUE_INIT	../inc/qs.h	/^    QS_QF_EQUEUE_INIT,                  \/**< an event queue was initialized *\/$/;"	e	enum:QSpyRecords
QS_QF_EQUEUE_POST_ATTEMPT	../inc/qs.h	/^    QS_QF_EQUEUE_POST_ATTEMPT,\/**< attempt to post an evt to QEQueue failed *\/$/;"	e	enum:QSpyRecords
QS_QF_EQUEUE_POST_FIFO	../inc/qs.h	/^    QS_QF_EQUEUE_POST_FIFO,  \/**< an event was posted (FIFO) to a raw queue *\/$/;"	e	enum:QSpyRecords
QS_QF_EQUEUE_POST_LIFO	../inc/qs.h	/^    QS_QF_EQUEUE_POST_LIFO,  \/**< an event was posted (LIFO) to a raw queue *\/$/;"	e	enum:QSpyRecords
QS_QF_GC	../inc/qs.h	/^    QS_QF_GC,                                       \/**< garbage collection *\/$/;"	e	enum:QSpyRecords
QS_QF_GC_ATTEMPT	../inc/qs.h	/^    QS_QF_GC_ATTEMPT,                       \/**< garbage collection attempt *\/$/;"	e	enum:QSpyRecords
QS_QF_INT_DISABLE	../inc/qs.h	/^    QS_QF_INT_DISABLE,                        \/**< interrupts were disabled *\/$/;"	e	enum:QSpyRecords
QS_QF_INT_ENABLE	../inc/qs.h	/^    QS_QF_INT_ENABLE,                          \/**< interrupts were enabled *\/$/;"	e	enum:QSpyRecords
QS_QF_ISR_ENTRY	../inc/qs.h	/^    QS_QF_ISR_ENTRY,                                \/**< an ISR was entered *\/$/;"	e	enum:QSpyRecords
QS_QF_ISR_EXIT	../inc/qs.h	/^    QS_QF_ISR_EXIT,                                  \/**< an ISR was exited *\/$/;"	e	enum:QSpyRecords
QS_QF_MPOOL_GET	../inc/qs.h	/^    QS_QF_MPOOL_GET,     \/**< a memory block was removed from a memory pool *\/$/;"	e	enum:QSpyRecords
QS_QF_MPOOL_GET_ATTEMPT	../inc/qs.h	/^    QS_QF_MPOOL_GET_ATTEMPT,      \/**< attempt to get a memory block failed *\/$/;"	e	enum:QSpyRecords
QS_QF_MPOOL_INIT	../inc/qs.h	/^    QS_QF_MPOOL_INIT,                    \/**< a memory pool was initialized *\/$/;"	e	enum:QSpyRecords
QS_QF_MPOOL_PUT	../inc/qs.h	/^    QS_QF_MPOOL_PUT,      \/**< a memory block was returned to a memory pool *\/$/;"	e	enum:QSpyRecords
QS_QF_NEW	../inc/qs.h	/^    QS_QF_NEW,                                      \/**< new event creation *\/$/;"	e	enum:QSpyRecords
QS_QF_PUBLISH	../inc/qs.h	/^    QS_QF_PUBLISH,                              \/**< an event was published *\/$/;"	e	enum:QSpyRecords
QS_QF_RESERVED0	../inc/qs.h	/^    QS_QF_RESERVED0,$/;"	e	enum:QSpyRecords
QS_QF_RESERVED1	../inc/qs.h	/^    QS_QF_RESERVED1,$/;"	e	enum:QSpyRecords
QS_QF_RESERVED8	../inc/qs.h	/^    QS_QF_RESERVED8,$/;"	e	enum:QSpyRecords
QS_QF_TICK	../inc/qs.h	/^    QS_QF_TICK,                                  \/**< QF_tickX() was called *\/$/;"	e	enum:QSpyRecords
QS_QF_TIMEEVT_ARM	../inc/qs.h	/^    QS_QF_TIMEEVT_ARM,                          \/**< a time event was armed *\/$/;"	e	enum:QSpyRecords
QS_QF_TIMEEVT_AUTO_DISARM	../inc/qs.h	/^    QS_QF_TIMEEVT_AUTO_DISARM,   \/**< a time event expired and was disarmed *\/$/;"	e	enum:QSpyRecords
QS_QF_TIMEEVT_CTR	../inc/qs.h	/^    QS_QF_TIMEEVT_CTR,              \/**< a time event counter was requested *\/$/;"	e	enum:QSpyRecords
QS_QF_TIMEEVT_DISARM	../inc/qs.h	/^    QS_QF_TIMEEVT_DISARM,        \/**< true disarming of an armed time event *\/$/;"	e	enum:QSpyRecords
QS_QF_TIMEEVT_DISARM_ATTEMPT	../inc/qs.h	/^    QS_QF_TIMEEVT_DISARM_ATTEMPT,\/**< attempt to disarm a disarmed QTimeEvt *\/$/;"	e	enum:QSpyRecords
QS_QF_TIMEEVT_POST	../inc/qs.h	/^    QS_QF_TIMEEVT_POST,   \/**< a time event posted itself directly to an AO *\/$/;"	e	enum:QSpyRecords
QS_QF_TIMEEVT_REARM	../inc/qs.h	/^    QS_QF_TIMEEVT_REARM,                      \/**< rearming of a time event *\/$/;"	e	enum:QSpyRecords
QS_QK_MUTEX_LOCK	../inc/qs.h	/^    QS_QK_MUTEX_LOCK,                          \/**< the QK mutex was locked *\/$/;"	e	enum:QSpyRecords
QS_QK_MUTEX_UNLOCK	../inc/qs.h	/^    QS_QK_MUTEX_UNLOCK,                      \/**< the QK mutex was unlocked *\/$/;"	e	enum:QSpyRecords
QS_QK_RESERVED0	../inc/qs.h	/^    QS_QK_RESERVED0,$/;"	e	enum:QSpyRecords
QS_QK_RESERVED1	../inc/qs.h	/^    QS_QK_RESERVED1,$/;"	e	enum:QSpyRecords
QS_QK_RESERVED2	../inc/qs.h	/^    QS_QK_RESERVED2,$/;"	e	enum:QSpyRecords
QS_QK_RESERVED3	../inc/qs.h	/^    QS_QK_RESERVED3,$/;"	e	enum:QSpyRecords
QS_QK_RESERVED4	../inc/qs.h	/^    QS_QK_RESERVED4,$/;"	e	enum:QSpyRecords
QS_QK_RESERVED5	../inc/qs.h	/^    QS_QK_RESERVED5,$/;"	e	enum:QSpyRecords
QS_QK_RESERVED6	../inc/qs.h	/^    QS_QK_RESERVED6,$/;"	e	enum:QSpyRecords
QS_QK_SCHEDULE	../inc/qs.h	/^    QS_QK_SCHEDULE,             \/**< the QK scheduled a new task to execute *\/$/;"	e	enum:QSpyRecords
QS_QP_RESET	../inc/qs.h	/^    QS_QP_RESET,              \/**< reset the QP (start of a new QS session) *\/$/;"	e	enum:QSpyRecords
QS_RESERVED2	../inc/qs.h	/^    QS_RESERVED2,$/;"	e	enum:QSpyRecords
QS_RESERVED3	../inc/qs.h	/^    QS_RESERVED3,$/;"	e	enum:QSpyRecords
QS_RESET	../inc/qp_port.h	131;"	d
QS_SIG	../inc/qs.h	981;"	d
QS_SIG	../inc/qs.h	985;"	d
QS_SIG	../inc/qs.h	989;"	d
QS_SIG	../inc/qs_dummy.h	82;"	d
QS_SIG_	../inc/qs.h	807;"	d
QS_SIG_	../inc/qs.h	809;"	d
QS_SIG_	../inc/qs.h	811;"	d
QS_SIG_	../inc/qs_dummy.h	107;"	d
QS_SIG_DICT	../inc/qs.h	/^    QS_SIG_DICT,                               \/**< signal dictionary entry *\/$/;"	e	enum:QSpyRecords
QS_SIG_DICTIONARY	../inc/qs.h	1035;"	d
QS_SIG_DICTIONARY	../inc/qs_dummy.h	86;"	d
QS_SIG_T	../inc/qs.h	/^    QS_SIG_T,                                      \/**< event signal format *\/$/;"	e	enum:QSType
QS_STR	../inc/qs.h	934;"	d
QS_STR	../inc/qs_dummy.h	79;"	d
QS_STR_	../inc/qs.h	856;"	d
QS_STR_ROM	../inc/qs.h	939;"	d
QS_STR_ROM	../inc/qs_dummy.h	80;"	d
QS_STR_ROM_	../inc/qs.h	861;"	d
QS_STR_T	../inc/qs.h	/^    QS_STR_T,                      \/**< zero-terminated ASCII string format *\/$/;"	e	enum:QSType
QS_TEC_	../inc/qf_pkg.h	186;"	d
QS_TEC_	../inc/qf_pkg.h	188;"	d
QS_TEC_	../inc/qf_pkg.h	190;"	d
QS_TEC_	../inc/qs_dummy.h	114;"	d
QS_TEST	../inc/qs_dummy.h	92;"	d
QS_TEST_ASSERTION	../inc/qs_dummy.h	91;"	d
QS_TEST_FAIL	../inc/qs.h	/^    QS_TEST_FAIL,                              \/**< a test assertion failed *\/$/;"	e	enum:QSpyRecords
QS_TEST_RUN	../inc/qs.h	/^    QS_TEST_RUN,                             \/**< a given test is being run *\/$/;"	e	enum:QSpyRecords
QS_TIME_	../inc/qs.h	162;"	d
QS_TIME_	../inc/qs.h	165;"	d
QS_TIME_	../inc/qs.h	174;"	d
QS_TIME_	../inc/qs_dummy.h	106;"	d
QS_TIME_SIZE	../inc/qs.h	157;"	d
QS_TIME_SIZE	../inc/qs_port.h	38;"	d
QS_U16	../inc/qs.h	902;"	d
QS_U16	../inc/qs_dummy.h	72;"	d
QS_U16_	../inc/qs.h	796;"	d
QS_U16_	../inc/qs_dummy.h	103;"	d
QS_U16_T	../inc/qs.h	/^    QS_U16_T,                           \/**< unsigned 16-bit integer format *\/$/;"	e	enum:QSType
QS_U32	../inc/qs.h	910;"	d
QS_U32	../inc/qs_dummy.h	74;"	d
QS_U32_	../inc/qs.h	799;"	d
QS_U32_	../inc/qs_dummy.h	104;"	d
QS_U32_HEX	../inc/qs.h	930;"	d
QS_U32_HEX	../inc/qs_dummy.h	78;"	d
QS_U32_HEX_T	../inc/qs.h	/^    QS_U32_HEX_T                 \/**< unsigned 32-bit integer in hex format *\/$/;"	e	enum:QSType
QS_U32_T	../inc/qs.h	/^    QS_U32_T,                           \/**< unsigned 32-bit integer format *\/$/;"	e	enum:QSType
QS_U64	../inc/qs.h	926;"	d
QS_U64	../inc/qs_dummy.h	77;"	d
QS_U64_	../inc/qs_dummy.h	105;"	d
QS_U64_T	../inc/qs.h	/^    QS_U64_T,                           \/**< unsigned 64-bit integer format *\/$/;"	e	enum:QSType
QS_U8	../inc/qs.h	894;"	d
QS_U8	../inc/qs_dummy.h	70;"	d
QS_U8_	../inc/qs.h	790;"	d
QS_U8_	../inc/qs_dummy.h	101;"	d
QS_U8_T	../inc/qs.h	/^    QS_U8_T,                             \/**< unsigned 8-bit integer format *\/$/;"	e	enum:QSType
QS_USER	../inc/qs.h	/^    QS_USER      \/**< \\brief the first record available for user QS records *\/$/;"	e	enum:QSpyRecords
QS_USR_DICT	../inc/qs.h	/^    QS_USR_DICT,                       \/**< user QS record dictionary entry *\/$/;"	e	enum:QSpyRecords
QS_USR_DICTIONARY	../inc/qs.h	1092;"	d
QS_USR_DICTIONARY	../inc/qs_dummy.h	89;"	d
QS_beginRec	../inc/qs.h	/^void QS_beginRec(uint8_t rec);$/;"	p	signature:(uint8_t rec)
QS_endRec	../inc/qs.h	/^void QS_endRec(void);$/;"	p	signature:(void)
QS_f32	../inc/qs.h	/^void QS_f32(uint8_t format, float32_t f);$/;"	p	signature:(uint8_t format, float32_t f)
QS_f64	../inc/qs.h	/^void QS_f64(uint8_t format, float64_t d);$/;"	p	signature:(uint8_t format, float64_t d)
QS_filterOff	../inc/qs.h	/^void QS_filterOff(uint8_t rec);$/;"	p	signature:(uint8_t rec)
QS_filterOn	../inc/qs.h	/^void QS_filterOn(uint8_t rec);$/;"	p	signature:(uint8_t rec)
QS_fun_dict	../inc/qs.h	/^void QS_fun_dict(void (* const fun)(void),$/;"	p	signature:(void (* const fun)(void), char_t const Q_ROM *const name)
QS_getBlock	../inc/qs.h	/^uint8_t const *QS_getBlock(uint16_t *pNbytes);$/;"	p	signature:(uint16_t *pNbytes)
QS_getByte	../inc/qs.h	/^uint16_t QS_getByte(void);$/;"	p	signature:(void)
QS_getVersion	../inc/qs.h	1159;"	d
QS_initBuf	../inc/qs.h	/^void QS_initBuf(uint8_t sto[], uint_t stoSize);$/;"	p	signature:(uint8_t sto[], uint_t stoSize)
QS_mem	../inc/qs.h	/^void QS_mem(uint8_t const *blk, uint8_t size);$/;"	p	signature:(uint8_t const *blk, uint8_t size)
QS_obj_dict	../inc/qs.h	/^void QS_obj_dict(void const * const obj,$/;"	p	signature:(void const * const obj, char_t const Q_ROM * const name)
QS_onCleanup	../inc/qs.h	/^void QS_onCleanup(void);$/;"	p	signature:(void)
QS_onFlush	../inc/qs.h	/^void QS_onFlush(void);$/;"	p	signature:(void)
QS_onGetTime	../inc/qs.h	/^QSTimeCtr QS_onGetTime(void);$/;"	p	signature:(void)
QS_onStartup	../inc/qs.h	/^uint8_t QS_onStartup(void const *arg);$/;"	p	signature:(void const *arg)
QS_sig_dict	../inc/qs.h	/^void QS_sig_dict(enum_t const sig, void const * const obj,$/;"	p	signature:(enum_t const sig, void const * const obj, char_t const Q_ROM * const name)
QS_str	../inc/qs.h	/^void QS_str(char_t const *s);$/;"	p	signature:(char_t const *s)
QS_str_	../inc/qs.h	/^void QS_str_(char_t const *s);$/;"	p	signature:(char_t const *s)
QS_str_ROM	../inc/qs.h	/^void QS_str_ROM(char_t const Q_ROM *s);$/;"	p	signature:(char_t const Q_ROM *s)
QS_str_ROM_	../inc/qs.h	/^void QS_str_ROM_(char_t const Q_ROM *s);$/;"	p	signature:(char_t const Q_ROM *s)
QS_u16	../inc/qs.h	/^void QS_u16(uint8_t format, uint16_t d);$/;"	p	signature:(uint8_t format, uint16_t d)
QS_u16_	../inc/qs.h	/^void QS_u16_(uint16_t d);$/;"	p	signature:(uint16_t d)
QS_u32	../inc/qs.h	/^void QS_u32(uint8_t format, uint32_t d);$/;"	p	signature:(uint8_t format, uint32_t d)
QS_u32_	../inc/qs.h	/^void QS_u32_(uint32_t d);$/;"	p	signature:(uint32_t d)
QS_u64	../inc/qs.h	/^    void QS_u64(uint8_t format, uint64_t d);$/;"	p	signature:(uint8_t format, uint64_t d)
QS_u64_	../inc/qs.h	/^    void QS_u64_(uint64_t d);$/;"	p	signature:(uint64_t d)
QS_u8	../inc/qs.h	/^void QS_u8(uint8_t format, uint8_t d);$/;"	p	signature:(uint8_t format, uint8_t d)
QS_u8_	../inc/qs.h	/^void QS_u8_(uint8_t d);$/;"	p	signature:(uint8_t d)
QS_u8u8_	../inc/qs.h	/^void QS_u8u8_(uint8_t d1, uint8_t d2);$/;"	p	signature:(uint8_t d1, uint8_t d2)
QS_usr_dict	../inc/qs.h	/^void QS_usr_dict(enum_t const rec,$/;"	p	signature:(enum_t const rec, char_t const Q_ROM * const name)
QSignal	../inc/qevt.h	/^    typedef uint16_t QSignal;$/;"	t
QSignal	../inc/qevt.h	/^    typedef uint32_t QSignal;$/;"	t
QSignal	../inc/qevt.h	/^    typedef uint8_t QSignal;$/;"	t
QSpyRecords	../inc/qs.h	/^enum QSpyRecords {$/;"	g
QState	../inc/qep.h	/^typedef uint8_t QState;$/;"	t
QStateHandler	../inc/qep.h	/^typedef QState (*QStateHandler)(void * const me, QEvt const * const e);$/;"	t
QSubscrList	../inc/qf.h	/^} QSubscrList;$/;"	t	typeref:struct:QSubscrListTag
QSubscrListTag	../inc/qf.h	/^typedef struct QSubscrListTag {$/;"	s
QSubscrListTag::bits	../inc/qf.h	/^    uint8_t bits[((QF_MAX_ACTIVE - 1) \/ 8) + 1];$/;"	m	struct:QSubscrListTag	access:public
QTimeEvt	../inc/qf.h	/^} QTimeEvt;$/;"	t	typeref:struct:QTimeEvtTag
QTimeEvtCtr	../inc/qf.h	/^    typedef uint16_t QTimeEvtCtr;$/;"	t
QTimeEvtCtr	../inc/qf.h	/^    typedef uint32_t QTimeEvtCtr;$/;"	t
QTimeEvtCtr	../inc/qf.h	/^    typedef uint8_t QTimeEvtCtr;$/;"	t
QTimeEvtTag	../inc/qf.h	/^typedef struct QTimeEvtTag {$/;"	s
QTimeEvtTag::act	../inc/qf.h	/^    void * volatile act;$/;"	m	struct:QTimeEvtTag	access:public
QTimeEvtTag::ctr	../inc/qf.h	/^    QTimeEvtCtr volatile ctr;$/;"	m	struct:QTimeEvtTag	access:public
QTimeEvtTag::interval	../inc/qf.h	/^    QTimeEvtCtr interval;$/;"	m	struct:QTimeEvtTag	access:public
QTimeEvtTag::next	../inc/qf.h	/^    struct QTimeEvtTag * volatile next;$/;"	m	struct:QTimeEvtTag	access:public
QTimeEvtTag::super	../inc/qf.h	/^    QEvt super;$/;"	m	struct:QTimeEvtTag	access:public
QTimeEvt_armX	../inc/qf.h	/^void QTimeEvt_armX(QTimeEvt * const me,$/;"	p	signature:(QTimeEvt * const me, QTimeEvtCtr const nTicks, QTimeEvtCtr const interval)
QTimeEvt_ctor	../inc/qp_port.h	115;"	d
QTimeEvt_ctorX	../inc/qf.h	/^void QTimeEvt_ctorX(QTimeEvt * const me, QActive * const act,$/;"	p	signature:(QTimeEvt * const me, QActive * const act, enum_t const sig, uint8_t tickRate)
QTimeEvt_ctr	../inc/qf.h	/^QTimeEvtCtr QTimeEvt_ctr(QTimeEvt const * const me);$/;"	p	signature:(QTimeEvt const * const me)
QTimeEvt_disarm	../inc/qf.h	/^uint8_t QTimeEvt_disarm(QTimeEvt * const me);$/;"	p	signature:(QTimeEvt * const me)
QTimeEvt_postEvery	../inc/qp_port.h	125;"	d
QTimeEvt_postIn	../inc/qp_port.h	119;"	d
QTimeEvt_rearm	../inc/qf.h	/^uint8_t QTimeEvt_rearm(QTimeEvt * const me, QTimeEvtCtr const nTicks);$/;"	p	signature:(QTimeEvt * const me, QTimeEvtCtr const nTicks)
Q_ACTION_CAST	../inc/qep.h	328;"	d
Q_ALLEGE	../inc/qassert.h	107;"	d
Q_ALLEGE	../inc/qassert.h	54;"	d
Q_ALLEGE_ID	../inc/qassert.h	120;"	d
Q_ALLEGE_ID	../inc/qassert.h	55;"	d
Q_ASSERT	../inc/qassert.h	52;"	d
Q_ASSERT	../inc/qassert.h	82;"	d
Q_ASSERT_COMPILE	../inc/qassert.h	206;"	d
Q_ASSERT_ID	../inc/qassert.h	53;"	d
Q_ASSERT_ID	../inc/qassert.h	95;"	d
Q_DEFINE_THIS_FILE	../inc/qassert.h	50;"	d
Q_DEFINE_THIS_FILE	../inc/qassert.h	65;"	d
Q_DEFINE_THIS_MODULE	../inc/qassert.h	51;"	d
Q_DEFINE_THIS_MODULE	../inc/qassert.h	72;"	d
Q_DIM	../inc/qevt.h	189;"	d
Q_ENSURE	../inc/qassert.h	178;"	d
Q_ENSURE_ID	../inc/qassert.h	185;"	d
Q_ENTRY_SIG	../inc/qep.h	/^    Q_ENTRY_SIG = 1,                   \/**< signal for coding entry actions *\/$/;"	e	enum:QReservedSignals
Q_ERROR	../inc/qassert.h	127;"	d
Q_ERROR	../inc/qassert.h	56;"	d
Q_ERROR_ID	../inc/qassert.h	137;"	d
Q_ERROR_ID	../inc/qassert.h	57;"	d
Q_EVT_CAST	../inc/qevt.h	186;"	d
Q_EXIT_SIG	../inc/qep.h	/^    Q_EXIT_SIG,                         \/**< signal for coding exit actions *\/$/;"	e	enum:QReservedSignals
Q_HANDLED	../inc/qep.h	396;"	d
Q_IGNORED	../inc/qep.h	407;"	d
Q_INIT_SIG	../inc/qep.h	/^    Q_INIT_SIG,                  \/**< signal for coding initial transitions *\/$/;"	e	enum:QReservedSignals
Q_INVARIANT	../inc/qassert.h	192;"	d
Q_INVARIANT_ID	../inc/qassert.h	199;"	d
Q_NEW	../inc/qf.h	1031;"	d
Q_NEW	../inc/qf.h	1055;"	d
Q_NEW_X	../inc/qf.h	1035;"	d
Q_NEW_X	../inc/qf.h	1067;"	d
Q_REQUIRE	../inc/qassert.h	164;"	d
Q_REQUIRE_ID	../inc/qassert.h	171;"	d
Q_RET_ENTRY	../inc/qep.h	/^    Q_RET_ENTRY,       \/**< \\brief entry action executed                    *\/$/;"	e	enum:QHandlerReturnValues
Q_RET_EXIT	../inc/qep.h	/^    Q_RET_EXIT,        \/**< \\brief exit action executed                     *\/$/;"	e	enum:QHandlerReturnValues
Q_RET_HANDLED	../inc/qep.h	/^    Q_RET_HANDLED,     \/**< \\brief event handled (internal transition)      *\/$/;"	e	enum:QHandlerReturnValues
Q_RET_IGNORED	../inc/qep.h	/^    Q_RET_IGNORED,     \/**< \\brief event ignored (bubbled up to top)        *\/$/;"	e	enum:QHandlerReturnValues
Q_RET_INITIAL	../inc/qep.h	/^    Q_RET_INITIAL      \/**< \\brief initial transition taken                 *\/$/;"	e	enum:QHandlerReturnValues
Q_RET_SUPER	../inc/qep.h	/^    Q_RET_SUPER,       \/**< \\brief event passed to the superstate to handle *\/$/;"	e	enum:QHandlerReturnValues
Q_RET_TRAN	../inc/qep.h	/^    Q_RET_TRAN,        \/**< \\brief regular transition taken                 *\/$/;"	e	enum:QHandlerReturnValues
Q_RET_UNHANDLED	../inc/qep.h	/^    Q_RET_UNHANDLED,   \/**< \\brief event unhandled                          *\/$/;"	e	enum:QHandlerReturnValues
Q_ROM	../inc/qevt.h	76;"	d
Q_ROM	../inc/qs.h	180;"	d
Q_ROM_BYTE	../inc/qevt.h	93;"	d
Q_ROM_BYTE	../inc/qs.h	183;"	d
Q_ROM_BYTE	../inc/qs_pkg.h	115;"	d
Q_ROM_VAR	../inc/qp_port.h	79;"	d
Q_SIGNAL_SIZE	../inc/qevt.h	107;"	d
Q_STATE_CAST	../inc/qep.h	320;"	d
Q_SUPER	../inc/qep.h	390;"	d
Q_TRAN	../inc/qep.h	383;"	d
Q_UINT2PTR_CAST	../inc/qevt.h	199;"	d
Q_UNHANDLED	../inc/qep.h	402;"	d
Q_USER_SIG	../inc/qep.h	/^    Q_USER_SIG      \/**< first signal that can be used in user applications *\/$/;"	e	enum:QReservedSignals
Q_onAssert	../QP_BOOM/main.c	/^void Q_onAssert(char const Q_ROM * const Q_ROM_VAR, int line)$/;"	f	signature:(char const Q_ROM * const Q_ROM_VAR, int line)
Q_onAssert	../QP_TEST/main.c	/^void Q_onAssert(char const Q_ROM * const Q_ROM_VAR file, int line){$/;"	f	signature:(char const Q_ROM * const Q_ROM_VAR file, int line)
Q_onAssert	../inc/qassert.h	/^void Q_onAssert(char_t const Q_ROM * const module, int_t line);$/;"	p	signature:(char_t const Q_ROM * const module, int_t line)
RASR	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t RASR;                    \/*!< Offset: 0x010 (R\/W)  MPU Region Attribute and Size Register         *\/$/;"	m	struct:__anon23	access:public
RASR	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t RASR;                    \/*!< Offset: 0x010 (R\/W)  MPU Region Attribute and Size Register         *\/$/;"	m	struct:__anon93	access:public
RASR	../CMSIS/Include/core_sc000.h	/^  __IO uint32_t RASR;                    \/*!< Offset: 0x010 (R\/W)  MPU Region Attribute and Size Register         *\/$/;"	m	struct:__anon108	access:public
RASR	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t RASR;                    \/*!< Offset: 0x010 (R\/W)  MPU Region Attribute and Size Register         *\/$/;"	m	struct:__anon125	access:public
RASR_A1	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t RASR_A1;                 \/*!< Offset: 0x018 (R\/W)  MPU Alias 1 Region Attribute and Size Register *\/$/;"	m	struct:__anon23	access:public
RASR_A1	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t RASR_A1;                 \/*!< Offset: 0x018 (R\/W)  MPU Alias 1 Region Attribute and Size Register *\/$/;"	m	struct:__anon93	access:public
RASR_A1	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t RASR_A1;                 \/*!< Offset: 0x018 (R\/W)  MPU Alias 1 Region Attribute and Size Register *\/$/;"	m	struct:__anon125	access:public
RASR_A2	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t RASR_A2;                 \/*!< Offset: 0x020 (R\/W)  MPU Alias 2 Region Attribute and Size Register *\/$/;"	m	struct:__anon23	access:public
RASR_A2	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t RASR_A2;                 \/*!< Offset: 0x020 (R\/W)  MPU Alias 2 Region Attribute and Size Register *\/$/;"	m	struct:__anon93	access:public
RASR_A2	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t RASR_A2;                 \/*!< Offset: 0x020 (R\/W)  MPU Alias 2 Region Attribute and Size Register *\/$/;"	m	struct:__anon125	access:public
RASR_A3	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t RASR_A3;                 \/*!< Offset: 0x028 (R\/W)  MPU Alias 3 Region Attribute and Size Register *\/$/;"	m	struct:__anon23	access:public
RASR_A3	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t RASR_A3;                 \/*!< Offset: 0x028 (R\/W)  MPU Alias 3 Region Attribute and Size Register *\/$/;"	m	struct:__anon93	access:public
RASR_A3	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t RASR_A3;                 \/*!< Offset: 0x028 (R\/W)  MPU Alias 3 Region Attribute and Size Register *\/$/;"	m	struct:__anon125	access:public
RBAR	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t RBAR;                    \/*!< Offset: 0x00C (R\/W)  MPU Region Base Address Register               *\/$/;"	m	struct:__anon23	access:public
RBAR	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t RBAR;                    \/*!< Offset: 0x00C (R\/W)  MPU Region Base Address Register               *\/$/;"	m	struct:__anon93	access:public
RBAR	../CMSIS/Include/core_sc000.h	/^  __IO uint32_t RBAR;                    \/*!< Offset: 0x00C (R\/W)  MPU Region Base Address Register               *\/$/;"	m	struct:__anon108	access:public
RBAR	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t RBAR;                    \/*!< Offset: 0x00C (R\/W)  MPU Region Base Address Register               *\/$/;"	m	struct:__anon125	access:public
RBAR_A1	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t RBAR_A1;                 \/*!< Offset: 0x014 (R\/W)  MPU Alias 1 Region Base Address Register       *\/$/;"	m	struct:__anon23	access:public
RBAR_A1	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t RBAR_A1;                 \/*!< Offset: 0x014 (R\/W)  MPU Alias 1 Region Base Address Register       *\/$/;"	m	struct:__anon93	access:public
RBAR_A1	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t RBAR_A1;                 \/*!< Offset: 0x014 (R\/W)  MPU Alias 1 Region Base Address Register       *\/$/;"	m	struct:__anon125	access:public
RBAR_A2	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t RBAR_A2;                 \/*!< Offset: 0x01C (R\/W)  MPU Alias 2 Region Base Address Register       *\/$/;"	m	struct:__anon23	access:public
RBAR_A2	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t RBAR_A2;                 \/*!< Offset: 0x01C (R\/W)  MPU Alias 2 Region Base Address Register       *\/$/;"	m	struct:__anon93	access:public
RBAR_A2	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t RBAR_A2;                 \/*!< Offset: 0x01C (R\/W)  MPU Alias 2 Region Base Address Register       *\/$/;"	m	struct:__anon125	access:public
RBAR_A3	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t RBAR_A3;                 \/*!< Offset: 0x024 (R\/W)  MPU Alias 3 Region Base Address Register       *\/$/;"	m	struct:__anon23	access:public
RBAR_A3	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t RBAR_A3;                 \/*!< Offset: 0x024 (R\/W)  MPU Alias 3 Region Base Address Register       *\/$/;"	m	struct:__anon93	access:public
RBAR_A3	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t RBAR_A3;                 \/*!< Offset: 0x024 (R\/W)  MPU Alias 3 Region Base Address Register       *\/$/;"	m	struct:__anon125	access:public
RCC	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	981;"	d
RCC_ADCCLKConfig	../inc/stm32f37x_rcc.h	/^void RCC_ADCCLKConfig(uint32_t RCC_PCLK2);$/;"	p	signature:(uint32_t RCC_PCLK2)
RCC_ADCCLKConfig	../src/stm32f37x_rcc.c	/^void RCC_ADCCLKConfig(uint32_t RCC_PCLK2)$/;"	f	signature:(uint32_t RCC_PCLK2)
RCC_AHBENR_CRCEN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3901;"	d
RCC_AHBENR_DMA1EN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3897;"	d
RCC_AHBENR_DMA2EN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3898;"	d
RCC_AHBENR_FLITFEN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3900;"	d
RCC_AHBENR_GPIOAEN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3902;"	d
RCC_AHBENR_GPIOBEN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3903;"	d
RCC_AHBENR_GPIOCEN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3904;"	d
RCC_AHBENR_GPIODEN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3905;"	d
RCC_AHBENR_GPIOEEN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3906;"	d
RCC_AHBENR_GPIOFEN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3907;"	d
RCC_AHBENR_SRAMEN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3899;"	d
RCC_AHBENR_TSEN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3909;"	d
RCC_AHBPeriphClockCmd	../inc/stm32f37x_rcc.h	/^void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState);$/;"	p	signature:(uint32_t RCC_AHBPeriph, FunctionalState NewState)
RCC_AHBPeriphClockCmd	../src/stm32f37x_rcc.c	/^void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)$/;"	f	signature:(uint32_t RCC_AHBPeriph, FunctionalState NewState)
RCC_AHBPeriphResetCmd	../inc/stm32f37x_rcc.h	/^void RCC_AHBPeriphResetCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState);$/;"	p	signature:(uint32_t RCC_AHBPeriph, FunctionalState NewState)
RCC_AHBPeriphResetCmd	../src/stm32f37x_rcc.c	/^void RCC_AHBPeriphResetCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)$/;"	f	signature:(uint32_t RCC_AHBPeriph, FunctionalState NewState)
RCC_AHBPeriph_CRC	../inc/stm32f37x_rcc.h	400;"	d
RCC_AHBPeriph_DMA1	../inc/stm32f37x_rcc.h	404;"	d
RCC_AHBPeriph_DMA2	../inc/stm32f37x_rcc.h	403;"	d
RCC_AHBPeriph_FLITF	../inc/stm32f37x_rcc.h	401;"	d
RCC_AHBPeriph_GPIOA	../inc/stm32f37x_rcc.h	393;"	d
RCC_AHBPeriph_GPIOB	../inc/stm32f37x_rcc.h	394;"	d
RCC_AHBPeriph_GPIOC	../inc/stm32f37x_rcc.h	395;"	d
RCC_AHBPeriph_GPIOD	../inc/stm32f37x_rcc.h	396;"	d
RCC_AHBPeriph_GPIOE	../inc/stm32f37x_rcc.h	397;"	d
RCC_AHBPeriph_GPIOF	../inc/stm32f37x_rcc.h	398;"	d
RCC_AHBPeriph_SRAM	../inc/stm32f37x_rcc.h	402;"	d
RCC_AHBPeriph_TS	../inc/stm32f37x_rcc.h	399;"	d
RCC_AHBRSTR_GPIOARST	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3986;"	d
RCC_AHBRSTR_GPIOBRST	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3987;"	d
RCC_AHBRSTR_GPIOCRST	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3988;"	d
RCC_AHBRSTR_GPIODRST	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3989;"	d
RCC_AHBRSTR_GPIOFRST	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3990;"	d
RCC_AHBRSTR_TSRST	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3991;"	d
RCC_APB1ENR_CAN1EN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3943;"	d
RCC_APB1ENR_CECEN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3947;"	d
RCC_APB1ENR_DAC1EN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3946;"	d
RCC_APB1ENR_DAC2EN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3944;"	d
RCC_APB1ENR_I2C1EN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3940;"	d
RCC_APB1ENR_I2C2EN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3941;"	d
RCC_APB1ENR_PWREN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3945;"	d
RCC_APB1ENR_SPI2EN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3936;"	d
RCC_APB1ENR_SPI3EN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3937;"	d
RCC_APB1ENR_TIM12EN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3931;"	d
RCC_APB1ENR_TIM13EN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3932;"	d
RCC_APB1ENR_TIM14EN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3933;"	d
RCC_APB1ENR_TIM18EN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3934;"	d
RCC_APB1ENR_TIM2EN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3925;"	d
RCC_APB1ENR_TIM3EN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3926;"	d
RCC_APB1ENR_TIM4EN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3927;"	d
RCC_APB1ENR_TIM5EN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3928;"	d
RCC_APB1ENR_TIM6EN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3929;"	d
RCC_APB1ENR_TIM7EN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3930;"	d
RCC_APB1ENR_USART2EN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3938;"	d
RCC_APB1ENR_USART3EN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3939;"	d
RCC_APB1ENR_USBEN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3942;"	d
RCC_APB1ENR_WWDGEN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3935;"	d
RCC_APB1PeriphClockCmd	../inc/stm32f37x_rcc.h	/^void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState);$/;"	p	signature:(uint32_t RCC_APB1Periph, FunctionalState NewState)
RCC_APB1PeriphClockCmd	../src/stm32f37x_rcc.c	/^void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)$/;"	f	signature:(uint32_t RCC_APB1Periph, FunctionalState NewState)
RCC_APB1PeriphResetCmd	../inc/stm32f37x_rcc.h	/^void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState);$/;"	p	signature:(uint32_t RCC_APB1Periph, FunctionalState NewState)
RCC_APB1PeriphResetCmd	../src/stm32f37x_rcc.c	/^void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)$/;"	f	signature:(uint32_t RCC_APB1Periph, FunctionalState NewState)
RCC_APB1Periph_CAN1	../inc/stm32f37x_rcc.h	456;"	d
RCC_APB1Periph_CEC	../inc/stm32f37x_rcc.h	460;"	d
RCC_APB1Periph_DAC1	../inc/stm32f37x_rcc.h	459;"	d
RCC_APB1Periph_DAC2	../inc/stm32f37x_rcc.h	457;"	d
RCC_APB1Periph_I2C1	../inc/stm32f37x_rcc.h	453;"	d
RCC_APB1Periph_I2C2	../inc/stm32f37x_rcc.h	454;"	d
RCC_APB1Periph_PWR	../inc/stm32f37x_rcc.h	458;"	d
RCC_APB1Periph_SPI2	../inc/stm32f37x_rcc.h	449;"	d
RCC_APB1Periph_SPI3	../inc/stm32f37x_rcc.h	450;"	d
RCC_APB1Periph_TIM12	../inc/stm32f37x_rcc.h	444;"	d
RCC_APB1Periph_TIM13	../inc/stm32f37x_rcc.h	445;"	d
RCC_APB1Periph_TIM14	../inc/stm32f37x_rcc.h	446;"	d
RCC_APB1Periph_TIM18	../inc/stm32f37x_rcc.h	447;"	d
RCC_APB1Periph_TIM2	../inc/stm32f37x_rcc.h	438;"	d
RCC_APB1Periph_TIM3	../inc/stm32f37x_rcc.h	439;"	d
RCC_APB1Periph_TIM4	../inc/stm32f37x_rcc.h	440;"	d
RCC_APB1Periph_TIM5	../inc/stm32f37x_rcc.h	441;"	d
RCC_APB1Periph_TIM6	../inc/stm32f37x_rcc.h	442;"	d
RCC_APB1Periph_TIM7	../inc/stm32f37x_rcc.h	443;"	d
RCC_APB1Periph_USART2	../inc/stm32f37x_rcc.h	451;"	d
RCC_APB1Periph_USART3	../inc/stm32f37x_rcc.h	452;"	d
RCC_APB1Periph_USB	../inc/stm32f37x_rcc.h	455;"	d
RCC_APB1Periph_WWDG	../inc/stm32f37x_rcc.h	448;"	d
RCC_APB1RSTR_CAN1RST	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3890;"	d
RCC_APB1RSTR_CECRST	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3894;"	d
RCC_APB1RSTR_DAC1RST	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3893;"	d
RCC_APB1RSTR_DAC2RST	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3891;"	d
RCC_APB1RSTR_I2C1RST	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3887;"	d
RCC_APB1RSTR_I2C2RST	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3888;"	d
RCC_APB1RSTR_PWRRST	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3892;"	d
RCC_APB1RSTR_SPI2RST	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3883;"	d
RCC_APB1RSTR_SPI3RST	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3884;"	d
RCC_APB1RSTR_TIM12RST	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3878;"	d
RCC_APB1RSTR_TIM13RST	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3879;"	d
RCC_APB1RSTR_TIM14RST	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3880;"	d
RCC_APB1RSTR_TIM18RST	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3881;"	d
RCC_APB1RSTR_TIM2RST	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3872;"	d
RCC_APB1RSTR_TIM3RST	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3873;"	d
RCC_APB1RSTR_TIM4RST	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3874;"	d
RCC_APB1RSTR_TIM5RST	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3875;"	d
RCC_APB1RSTR_TIM6RST	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3876;"	d
RCC_APB1RSTR_TIM7RST	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3877;"	d
RCC_APB1RSTR_USART2RST	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3885;"	d
RCC_APB1RSTR_USART3RST	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3886;"	d
RCC_APB1RSTR_USBRST	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3889;"	d
RCC_APB1RSTR_WWDGRST	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3882;"	d
RCC_APB2ENR_ADC1EN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3913;"	d
RCC_APB2ENR_SDADC1EN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3920;"	d
RCC_APB2ENR_SDADC2EN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3921;"	d
RCC_APB2ENR_SDADC3EN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3922;"	d
RCC_APB2ENR_SPI1EN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3914;"	d
RCC_APB2ENR_SYSCFGEN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3912;"	d
RCC_APB2ENR_TIM15EN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3916;"	d
RCC_APB2ENR_TIM16EN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3917;"	d
RCC_APB2ENR_TIM17EN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3918;"	d
RCC_APB2ENR_TIM19EN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3919;"	d
RCC_APB2ENR_USART1EN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3915;"	d
RCC_APB2PeriphClockCmd	../inc/stm32f37x_rcc.h	/^void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState);$/;"	p	signature:(uint32_t RCC_APB2Periph, FunctionalState NewState)
RCC_APB2PeriphClockCmd	../src/stm32f37x_rcc.c	/^void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)$/;"	f	signature:(uint32_t RCC_APB2Periph, FunctionalState NewState)
RCC_APB2PeriphResetCmd	../inc/stm32f37x_rcc.h	/^void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState);$/;"	p	signature:(uint32_t RCC_APB2Periph, FunctionalState NewState)
RCC_APB2PeriphResetCmd	../src/stm32f37x_rcc.c	/^void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)$/;"	f	signature:(uint32_t RCC_APB2Periph, FunctionalState NewState)
RCC_APB2Periph_ADC1	../inc/stm32f37x_rcc.h	418;"	d
RCC_APB2Periph_SDADC1	../inc/stm32f37x_rcc.h	425;"	d
RCC_APB2Periph_SDADC2	../inc/stm32f37x_rcc.h	426;"	d
RCC_APB2Periph_SDADC3	../inc/stm32f37x_rcc.h	427;"	d
RCC_APB2Periph_SPI1	../inc/stm32f37x_rcc.h	419;"	d
RCC_APB2Periph_SYSCFG	../inc/stm32f37x_rcc.h	417;"	d
RCC_APB2Periph_TIM15	../inc/stm32f37x_rcc.h	421;"	d
RCC_APB2Periph_TIM16	../inc/stm32f37x_rcc.h	422;"	d
RCC_APB2Periph_TIM17	../inc/stm32f37x_rcc.h	423;"	d
RCC_APB2Periph_TIM19	../inc/stm32f37x_rcc.h	424;"	d
RCC_APB2Periph_USART1	../inc/stm32f37x_rcc.h	420;"	d
RCC_APB2RSTR_ADC1RST	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3860;"	d
RCC_APB2RSTR_SDADC1RST	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3867;"	d
RCC_APB2RSTR_SDADC2RST	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3868;"	d
RCC_APB2RSTR_SDADC3RST	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3869;"	d
RCC_APB2RSTR_SPI1RST	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3861;"	d
RCC_APB2RSTR_SYSCFGRST	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3859;"	d
RCC_APB2RSTR_TIM15RST	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3863;"	d
RCC_APB2RSTR_TIM16RST	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3864;"	d
RCC_APB2RSTR_TIM17RST	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3865;"	d
RCC_APB2RSTR_TIM19RST	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3866;"	d
RCC_APB2RSTR_USART1RST	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3862;"	d
RCC_AdjustHSICalibrationValue	../inc/stm32f37x_rcc.h	/^void RCC_AdjustHSICalibrationValue(uint8_t HSICalibrationValue);$/;"	p	signature:(uint8_t HSICalibrationValue)
RCC_AdjustHSICalibrationValue	../src/stm32f37x_rcc.c	/^void RCC_AdjustHSICalibrationValue(uint8_t HSICalibrationValue)$/;"	f	signature:(uint8_t HSICalibrationValue)
RCC_BASE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	907;"	d
RCC_BDCR_BDRST	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3970;"	d
RCC_BDCR_LSEBYP	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3952;"	d
RCC_BDCR_LSEDRV	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3954;"	d
RCC_BDCR_LSEDRV_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3955;"	d
RCC_BDCR_LSEDRV_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3956;"	d
RCC_BDCR_LSEON	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3950;"	d
RCC_BDCR_LSERDY	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3951;"	d
RCC_BDCR_RTCEN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3969;"	d
RCC_BDCR_RTCSEL	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3959;"	d
RCC_BDCR_RTCSEL_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3960;"	d
RCC_BDCR_RTCSEL_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3961;"	d
RCC_BDCR_RTCSEL_HSE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3967;"	d
RCC_BDCR_RTCSEL_LSE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3965;"	d
RCC_BDCR_RTCSEL_LSI	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3966;"	d
RCC_BDCR_RTCSEL_NOCLOCK	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3964;"	d
RCC_BackupResetCmd	../inc/stm32f37x_rcc.h	/^void RCC_BackupResetCmd(FunctionalState NewState);$/;"	p	signature:(FunctionalState NewState)
RCC_BackupResetCmd	../src/stm32f37x_rcc.c	/^void RCC_BackupResetCmd(FunctionalState NewState)$/;"	f	signature:(FunctionalState NewState)
RCC_CECCLKConfig	../inc/stm32f37x_rcc.h	/^void RCC_CECCLKConfig(uint32_t RCC_CECCLK);$/;"	p	signature:(uint32_t RCC_CECCLK)
RCC_CECCLKConfig	../src/stm32f37x_rcc.c	/^void RCC_CECCLKConfig(uint32_t RCC_CECCLK)$/;"	f	signature:(uint32_t RCC_CECCLK)
RCC_CECCLK_HSI_Div244	../inc/stm32f37x_rcc.h	267;"	d
RCC_CECCLK_LSE	../inc/stm32f37x_rcc.h	268;"	d
RCC_CFGR2_PREDIV1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3995;"	d
RCC_CFGR2_PREDIV1_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3996;"	d
RCC_CFGR2_PREDIV1_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3997;"	d
RCC_CFGR2_PREDIV1_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3998;"	d
RCC_CFGR2_PREDIV1_3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3999;"	d
RCC_CFGR2_PREDIV1_DIV1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4001;"	d
RCC_CFGR2_PREDIV1_DIV10	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4010;"	d
RCC_CFGR2_PREDIV1_DIV11	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4011;"	d
RCC_CFGR2_PREDIV1_DIV12	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4012;"	d
RCC_CFGR2_PREDIV1_DIV13	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4013;"	d
RCC_CFGR2_PREDIV1_DIV14	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4014;"	d
RCC_CFGR2_PREDIV1_DIV15	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4015;"	d
RCC_CFGR2_PREDIV1_DIV16	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4016;"	d
RCC_CFGR2_PREDIV1_DIV2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4002;"	d
RCC_CFGR2_PREDIV1_DIV3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4003;"	d
RCC_CFGR2_PREDIV1_DIV4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4004;"	d
RCC_CFGR2_PREDIV1_DIV5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4005;"	d
RCC_CFGR2_PREDIV1_DIV6	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4006;"	d
RCC_CFGR2_PREDIV1_DIV7	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4007;"	d
RCC_CFGR2_PREDIV1_DIV8	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4008;"	d
RCC_CFGR2_PREDIV1_DIV9	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4009;"	d
RCC_CFGR3_CECSW	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4026;"	d
RCC_CFGR3_I2C1SW	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4024;"	d
RCC_CFGR3_I2C2SW	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4025;"	d
RCC_CFGR3_I2CSW	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4023;"	d
RCC_CFGR3_USART1SW	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4019;"	d
RCC_CFGR3_USART1SW_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4020;"	d
RCC_CFGR3_USART1SW_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4021;"	d
RCC_CFGR3_USART2SW	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4028;"	d
RCC_CFGR3_USART2SW_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4029;"	d
RCC_CFGR3_USART2SW_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4030;"	d
RCC_CFGR3_USART3SW	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4032;"	d
RCC_CFGR3_USART3SW_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4033;"	d
RCC_CFGR3_USART3SW_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4034;"	d
RCC_CFGR_ADCPRE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3754;"	d
RCC_CFGR_ADCPRE_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3755;"	d
RCC_CFGR_ADCPRE_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3756;"	d
RCC_CFGR_ADCPRE_DIV2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3758;"	d
RCC_CFGR_ADCPRE_DIV4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3759;"	d
RCC_CFGR_ADCPRE_DIV6	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3760;"	d
RCC_CFGR_ADCPRE_DIV8	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3761;"	d
RCC_CFGR_HPRE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3713;"	d
RCC_CFGR_HPRE_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3714;"	d
RCC_CFGR_HPRE_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3715;"	d
RCC_CFGR_HPRE_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3716;"	d
RCC_CFGR_HPRE_3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3717;"	d
RCC_CFGR_HPRE_DIV1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3719;"	d
RCC_CFGR_HPRE_DIV128	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3725;"	d
RCC_CFGR_HPRE_DIV16	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3723;"	d
RCC_CFGR_HPRE_DIV2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3720;"	d
RCC_CFGR_HPRE_DIV256	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3726;"	d
RCC_CFGR_HPRE_DIV4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3721;"	d
RCC_CFGR_HPRE_DIV512	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3727;"	d
RCC_CFGR_HPRE_DIV64	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3724;"	d
RCC_CFGR_HPRE_DIV8	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3722;"	d
RCC_CFGR_MCO	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3800;"	d
RCC_CFGR_MCO_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3801;"	d
RCC_CFGR_MCO_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3802;"	d
RCC_CFGR_MCO_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3803;"	d
RCC_CFGR_MCO_HSE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3810;"	d
RCC_CFGR_MCO_HSI	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3809;"	d
RCC_CFGR_MCO_LSE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3807;"	d
RCC_CFGR_MCO_LSI	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3806;"	d
RCC_CFGR_MCO_NOCLOCK	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3805;"	d
RCC_CFGR_MCO_PLL	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3811;"	d
RCC_CFGR_MCO_SYSCLK	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3808;"	d
RCC_CFGR_PLLMULL	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3768;"	d
RCC_CFGR_PLLMULL10	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3788;"	d
RCC_CFGR_PLLMULL11	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3789;"	d
RCC_CFGR_PLLMULL12	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3790;"	d
RCC_CFGR_PLLMULL13	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3791;"	d
RCC_CFGR_PLLMULL14	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3792;"	d
RCC_CFGR_PLLMULL15	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3793;"	d
RCC_CFGR_PLLMULL16	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3794;"	d
RCC_CFGR_PLLMULL2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3780;"	d
RCC_CFGR_PLLMULL3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3781;"	d
RCC_CFGR_PLLMULL4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3782;"	d
RCC_CFGR_PLLMULL5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3783;"	d
RCC_CFGR_PLLMULL6	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3784;"	d
RCC_CFGR_PLLMULL7	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3785;"	d
RCC_CFGR_PLLMULL8	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3786;"	d
RCC_CFGR_PLLMULL9	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3787;"	d
RCC_CFGR_PLLMULL_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3769;"	d
RCC_CFGR_PLLMULL_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3770;"	d
RCC_CFGR_PLLMULL_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3771;"	d
RCC_CFGR_PLLMULL_3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3772;"	d
RCC_CFGR_PLLSRC	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3763;"	d
RCC_CFGR_PLLSRC_HSI_Div2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3774;"	d
RCC_CFGR_PLLSRC_PREDIV1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3775;"	d
RCC_CFGR_PLLXTPRE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3765;"	d
RCC_CFGR_PLLXTPRE_PREDIV1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3777;"	d
RCC_CFGR_PLLXTPRE_PREDIV1_Div2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3778;"	d
RCC_CFGR_PPRE1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3730;"	d
RCC_CFGR_PPRE1_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3731;"	d
RCC_CFGR_PPRE1_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3732;"	d
RCC_CFGR_PPRE1_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3733;"	d
RCC_CFGR_PPRE1_DIV1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3735;"	d
RCC_CFGR_PPRE1_DIV16	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3739;"	d
RCC_CFGR_PPRE1_DIV2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3736;"	d
RCC_CFGR_PPRE1_DIV4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3737;"	d
RCC_CFGR_PPRE1_DIV8	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3738;"	d
RCC_CFGR_PPRE2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3742;"	d
RCC_CFGR_PPRE2_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3743;"	d
RCC_CFGR_PPRE2_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3744;"	d
RCC_CFGR_PPRE2_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3745;"	d
RCC_CFGR_PPRE2_DIV1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3747;"	d
RCC_CFGR_PPRE2_DIV16	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3751;"	d
RCC_CFGR_PPRE2_DIV2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3748;"	d
RCC_CFGR_PPRE2_DIV4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3749;"	d
RCC_CFGR_PPRE2_DIV8	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3750;"	d
RCC_CFGR_SDADCPRE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3814;"	d
RCC_CFGR_SDADCPRE_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3815;"	d
RCC_CFGR_SDADCPRE_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3816;"	d
RCC_CFGR_SDADCPRE_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3817;"	d
RCC_CFGR_SDADCPRE_3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3818;"	d
RCC_CFGR_SDADCPRE_4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3819;"	d
RCC_CFGR_SDADCPRE_DIV1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3821;"	d
RCC_CFGR_SDADCPRE_DIV10	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3826;"	d
RCC_CFGR_SDADCPRE_DIV12	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3827;"	d
RCC_CFGR_SDADCPRE_DIV14	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3828;"	d
RCC_CFGR_SDADCPRE_DIV16	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3829;"	d
RCC_CFGR_SDADCPRE_DIV2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3822;"	d
RCC_CFGR_SDADCPRE_DIV20	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3830;"	d
RCC_CFGR_SDADCPRE_DIV24	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3831;"	d
RCC_CFGR_SDADCPRE_DIV28	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3832;"	d
RCC_CFGR_SDADCPRE_DIV32	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3833;"	d
RCC_CFGR_SDADCPRE_DIV36	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3834;"	d
RCC_CFGR_SDADCPRE_DIV4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3823;"	d
RCC_CFGR_SDADCPRE_DIV40	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3835;"	d
RCC_CFGR_SDADCPRE_DIV44	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3836;"	d
RCC_CFGR_SDADCPRE_DIV48	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3837;"	d
RCC_CFGR_SDADCPRE_DIV6	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3824;"	d
RCC_CFGR_SDADCPRE_DIV8	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3825;"	d
RCC_CFGR_SW	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3695;"	d
RCC_CFGR_SWS	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3704;"	d
RCC_CFGR_SWS_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3705;"	d
RCC_CFGR_SWS_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3706;"	d
RCC_CFGR_SWS_HSE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3709;"	d
RCC_CFGR_SWS_HSI	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3708;"	d
RCC_CFGR_SWS_PLL	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3710;"	d
RCC_CFGR_SW_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3696;"	d
RCC_CFGR_SW_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3697;"	d
RCC_CFGR_SW_HSE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3700;"	d
RCC_CFGR_SW_HSI	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3699;"	d
RCC_CFGR_SW_PLL	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3701;"	d
RCC_CFGR_USBPRE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3797;"	d
RCC_CIR_CSSC	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3856;"	d
RCC_CIR_CSSF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3845;"	d
RCC_CIR_HSERDYC	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3854;"	d
RCC_CIR_HSERDYF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3843;"	d
RCC_CIR_HSERDYIE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3849;"	d
RCC_CIR_HSIRDYC	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3853;"	d
RCC_CIR_HSIRDYF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3842;"	d
RCC_CIR_HSIRDYIE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3848;"	d
RCC_CIR_LSERDYC	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3852;"	d
RCC_CIR_LSERDYF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3841;"	d
RCC_CIR_LSERDYIE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3847;"	d
RCC_CIR_LSIRDYC	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3851;"	d
RCC_CIR_LSIRDYF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3840;"	d
RCC_CIR_LSIRDYIE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3846;"	d
RCC_CIR_PLLRDYC	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3855;"	d
RCC_CIR_PLLRDYF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3844;"	d
RCC_CIR_PLLRDYIE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3850;"	d
RCC_CR_CSSON	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3689;"	d
RCC_CR_HSEBYP	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3688;"	d
RCC_CR_HSEON	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3686;"	d
RCC_CR_HSERDY	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3687;"	d
RCC_CR_HSICAL	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3676;"	d
RCC_CR_HSICAL_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3677;"	d
RCC_CR_HSICAL_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3678;"	d
RCC_CR_HSICAL_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3679;"	d
RCC_CR_HSICAL_3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3680;"	d
RCC_CR_HSICAL_4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3681;"	d
RCC_CR_HSICAL_5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3682;"	d
RCC_CR_HSICAL_6	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3683;"	d
RCC_CR_HSICAL_7	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3684;"	d
RCC_CR_HSION	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3666;"	d
RCC_CR_HSIRDY	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3667;"	d
RCC_CR_HSITRIM	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3669;"	d
RCC_CR_HSITRIM_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3670;"	d
RCC_CR_HSITRIM_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3671;"	d
RCC_CR_HSITRIM_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3672;"	d
RCC_CR_HSITRIM_3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3673;"	d
RCC_CR_HSITRIM_4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3674;"	d
RCC_CR_PLLON	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3690;"	d
RCC_CR_PLLRDY	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3691;"	d
RCC_CSR_IWDGRSTF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3981;"	d
RCC_CSR_LPWRRSTF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3983;"	d
RCC_CSR_LSION	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3973;"	d
RCC_CSR_LSIRDY	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3974;"	d
RCC_CSR_OBL	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3977;"	d
RCC_CSR_PINRSTF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3978;"	d
RCC_CSR_PORRSTF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3979;"	d
RCC_CSR_RMVF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3976;"	d
RCC_CSR_SFTRSTF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3980;"	d
RCC_CSR_V18PWRRSTF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3975;"	d
RCC_CSR_WWDGRSTF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	3982;"	d
RCC_ClearFlag	../inc/stm32f37x_rcc.h	/^void RCC_ClearFlag(void);$/;"	p	signature:(void)
RCC_ClearFlag	../src/stm32f37x_rcc.c	/^void RCC_ClearFlag(void)$/;"	f	signature:(void)
RCC_ClearITPendingBit	../inc/stm32f37x_rcc.h	/^void RCC_ClearITPendingBit(uint8_t RCC_IT);$/;"	p	signature:(uint8_t RCC_IT)
RCC_ClearITPendingBit	../src/stm32f37x_rcc.c	/^void RCC_ClearITPendingBit(uint8_t RCC_IT)$/;"	f	signature:(uint8_t RCC_IT)
RCC_ClockSecuritySystemCmd	../inc/stm32f37x_rcc.h	/^void RCC_ClockSecuritySystemCmd(FunctionalState NewState);$/;"	p	signature:(FunctionalState NewState)
RCC_ClockSecuritySystemCmd	../src/stm32f37x_rcc.c	/^void RCC_ClockSecuritySystemCmd(FunctionalState NewState)$/;"	f	signature:(FunctionalState NewState)
RCC_ClocksTypeDef	../inc/stm32f37x_rcc.h	/^}RCC_ClocksTypeDef;$/;"	t	typeref:struct:__anon183
RCC_DeInit	../inc/stm32f37x_rcc.h	/^void RCC_DeInit(void);$/;"	p	signature:(void)
RCC_DeInit	../src/stm32f37x_rcc.c	/^void RCC_DeInit(void)$/;"	f	signature:(void)
RCC_FLAG_HSERDY	../inc/stm32f37x_rcc.h	504;"	d
RCC_FLAG_HSIRDY	../inc/stm32f37x_rcc.h	503;"	d
RCC_FLAG_IWDGRST	../inc/stm32f37x_rcc.h	513;"	d
RCC_FLAG_LPWRRST	../inc/stm32f37x_rcc.h	515;"	d
RCC_FLAG_LSERDY	../inc/stm32f37x_rcc.h	506;"	d
RCC_FLAG_LSIRDY	../inc/stm32f37x_rcc.h	507;"	d
RCC_FLAG_OBLRST	../inc/stm32f37x_rcc.h	509;"	d
RCC_FLAG_PINRST	../inc/stm32f37x_rcc.h	510;"	d
RCC_FLAG_PLLRDY	../inc/stm32f37x_rcc.h	505;"	d
RCC_FLAG_PORRST	../inc/stm32f37x_rcc.h	511;"	d
RCC_FLAG_SFTRST	../inc/stm32f37x_rcc.h	512;"	d
RCC_FLAG_V18PWRRSTF	../inc/stm32f37x_rcc.h	508;"	d
RCC_FLAG_WWDGRST	../inc/stm32f37x_rcc.h	514;"	d
RCC_GetClocksFreq	../inc/stm32f37x_rcc.h	/^void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks);$/;"	p	signature:(RCC_ClocksTypeDef* RCC_Clocks)
RCC_GetClocksFreq	../src/stm32f37x_rcc.c	/^void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)$/;"	f	signature:(RCC_ClocksTypeDef* RCC_Clocks)
RCC_GetFlagStatus	../inc/stm32f37x_rcc.h	/^FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG);$/;"	p	signature:(uint8_t RCC_FLAG)
RCC_GetFlagStatus	../src/stm32f37x_rcc.c	/^FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)$/;"	f	signature:(uint8_t RCC_FLAG)
RCC_GetITStatus	../inc/stm32f37x_rcc.h	/^ITStatus RCC_GetITStatus(uint8_t RCC_IT);$/;"	p	signature:(uint8_t RCC_IT)
RCC_GetITStatus	../src/stm32f37x_rcc.c	/^ITStatus RCC_GetITStatus(uint8_t RCC_IT)$/;"	f	signature:(uint8_t RCC_IT)
RCC_GetSYSCLKSource	../inc/stm32f37x_rcc.h	/^uint8_t RCC_GetSYSCLKSource(void);$/;"	p	signature:(void)
RCC_GetSYSCLKSource	../src/stm32f37x_rcc.c	/^uint8_t RCC_GetSYSCLKSource(void)$/;"	f	signature:(void)
RCC_HCLKConfig	../inc/stm32f37x_rcc.h	/^void RCC_HCLKConfig(uint32_t RCC_SYSCLK);$/;"	p	signature:(uint32_t RCC_SYSCLK)
RCC_HCLKConfig	../src/stm32f37x_rcc.c	/^void RCC_HCLKConfig(uint32_t RCC_SYSCLK)$/;"	f	signature:(uint32_t RCC_SYSCLK)
RCC_HCLK_Div1	../inc/stm32f37x_rcc.h	202;"	d
RCC_HCLK_Div16	../inc/stm32f37x_rcc.h	206;"	d
RCC_HCLK_Div2	../inc/stm32f37x_rcc.h	203;"	d
RCC_HCLK_Div4	../inc/stm32f37x_rcc.h	204;"	d
RCC_HCLK_Div8	../inc/stm32f37x_rcc.h	205;"	d
RCC_HSEConfig	../inc/stm32f37x_rcc.h	/^void RCC_HSEConfig(uint8_t RCC_HSE);$/;"	p	signature:(uint8_t RCC_HSE)
RCC_HSEConfig	../src/stm32f37x_rcc.c	/^void RCC_HSEConfig(uint8_t RCC_HSE)$/;"	f	signature:(uint8_t RCC_HSE)
RCC_HSE_Bypass	../inc/stm32f37x_rcc.h	78;"	d
RCC_HSE_OFF	../inc/stm32f37x_rcc.h	76;"	d
RCC_HSE_ON	../inc/stm32f37x_rcc.h	77;"	d
RCC_HSICmd	../inc/stm32f37x_rcc.h	/^void RCC_HSICmd(FunctionalState NewState);$/;"	p	signature:(FunctionalState NewState)
RCC_HSICmd	../src/stm32f37x_rcc.c	/^void RCC_HSICmd(FunctionalState NewState)$/;"	f	signature:(FunctionalState NewState)
RCC_I2C1CLK_HSI	../inc/stm32f37x_rcc.h	280;"	d
RCC_I2C1CLK_SYSCLK	../inc/stm32f37x_rcc.h	281;"	d
RCC_I2C2CLK_HSI	../inc/stm32f37x_rcc.h	283;"	d
RCC_I2C2CLK_SYSCLK	../inc/stm32f37x_rcc.h	284;"	d
RCC_I2CCLKConfig	../inc/stm32f37x_rcc.h	/^void RCC_I2CCLKConfig(uint32_t RCC_I2CCLK);$/;"	p	signature:(uint32_t RCC_I2CCLK)
RCC_I2CCLKConfig	../src/stm32f37x_rcc.c	/^void RCC_I2CCLKConfig(uint32_t RCC_I2CCLK)$/;"	f	signature:(uint32_t RCC_I2CCLK)
RCC_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/arm/startup_stm32f37x.s	/^RCC_IRQHandler                                                            $/;"	l
RCC_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/iar/startup_stm32f37x.s	/^RCC_IRQHandler  $/;"	l
RCC_IRQn	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  RCC_IRQn                    = 5,      \/*!< RCC global Interrupt                                              *\/$/;"	e	enum:IRQn
RCC_ITConfig	../inc/stm32f37x_rcc.h	/^void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState);$/;"	p	signature:(uint8_t RCC_IT, FunctionalState NewState)
RCC_ITConfig	../src/stm32f37x_rcc.c	/^void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)$/;"	f	signature:(uint8_t RCC_IT, FunctionalState NewState)
RCC_IT_CSS	../inc/stm32f37x_rcc.h	332;"	d
RCC_IT_HSERDY	../inc/stm32f37x_rcc.h	330;"	d
RCC_IT_HSIRDY	../inc/stm32f37x_rcc.h	329;"	d
RCC_IT_LSERDY	../inc/stm32f37x_rcc.h	328;"	d
RCC_IT_LSIRDY	../inc/stm32f37x_rcc.h	327;"	d
RCC_IT_PLLRDY	../inc/stm32f37x_rcc.h	331;"	d
RCC_LSEConfig	../inc/stm32f37x_rcc.h	/^void RCC_LSEConfig(uint32_t RCC_LSE);$/;"	p	signature:(uint32_t RCC_LSE)
RCC_LSEConfig	../src/stm32f37x_rcc.c	/^void RCC_LSEConfig(uint32_t RCC_LSE)$/;"	f	signature:(uint32_t RCC_LSE)
RCC_LSEDriveConfig	../inc/stm32f37x_rcc.h	/^void RCC_LSEDriveConfig(uint32_t RCC_LSEDrive);$/;"	p	signature:(uint32_t RCC_LSEDrive)
RCC_LSEDriveConfig	../src/stm32f37x_rcc.c	/^void RCC_LSEDriveConfig(uint32_t RCC_LSEDrive)$/;"	f	signature:(uint32_t RCC_LSEDrive)
RCC_LSEDrive_High	../inc/stm32f37x_rcc.h	382;"	d
RCC_LSEDrive_Low	../inc/stm32f37x_rcc.h	379;"	d
RCC_LSEDrive_MediumHigh	../inc/stm32f37x_rcc.h	381;"	d
RCC_LSEDrive_MediumLow	../inc/stm32f37x_rcc.h	380;"	d
RCC_LSE_Bypass	../inc/stm32f37x_rcc.h	353;"	d
RCC_LSE_OFF	../inc/stm32f37x_rcc.h	351;"	d
RCC_LSE_ON	../inc/stm32f37x_rcc.h	352;"	d
RCC_LSICmd	../inc/stm32f37x_rcc.h	/^void RCC_LSICmd(FunctionalState NewState);$/;"	p	signature:(FunctionalState NewState)
RCC_LSICmd	../src/stm32f37x_rcc.c	/^void RCC_LSICmd(FunctionalState NewState)$/;"	f	signature:(FunctionalState NewState)
RCC_MCOConfig	../inc/stm32f37x_rcc.h	/^void RCC_MCOConfig(uint8_t RCC_MCOSource);$/;"	p	signature:(uint8_t RCC_MCOSource)
RCC_MCOConfig	../src/stm32f37x_rcc.c	/^void RCC_MCOConfig(uint8_t RCC_MCOSource)$/;"	f	signature:(uint8_t RCC_MCOSource)
RCC_MCOSource_HSE	../inc/stm32f37x_rcc.h	476;"	d
RCC_MCOSource_HSI	../inc/stm32f37x_rcc.h	475;"	d
RCC_MCOSource_LSE	../inc/stm32f37x_rcc.h	473;"	d
RCC_MCOSource_LSI	../inc/stm32f37x_rcc.h	472;"	d
RCC_MCOSource_NoClock	../inc/stm32f37x_rcc.h	471;"	d
RCC_MCOSource_PLLCLK_Div2	../inc/stm32f37x_rcc.h	477;"	d
RCC_MCOSource_SYSCLK	../inc/stm32f37x_rcc.h	474;"	d
RCC_OFFSET	../src/stm32f37x_rcc.c	72;"	d	file:
RCC_PCLK1Config	../inc/stm32f37x_rcc.h	/^void RCC_PCLK1Config(uint32_t RCC_HCLK);$/;"	p	signature:(uint32_t RCC_HCLK)
RCC_PCLK1Config	../src/stm32f37x_rcc.c	/^void RCC_PCLK1Config(uint32_t RCC_HCLK)$/;"	f	signature:(uint32_t RCC_HCLK)
RCC_PCLK2Config	../inc/stm32f37x_rcc.h	/^void RCC_PCLK2Config(uint32_t RCC_HCLK);$/;"	p	signature:(uint32_t RCC_HCLK)
RCC_PCLK2Config	../src/stm32f37x_rcc.c	/^void RCC_PCLK2Config(uint32_t RCC_HCLK)$/;"	f	signature:(uint32_t RCC_HCLK)
RCC_PCLK2_Div2	../inc/stm32f37x_rcc.h	218;"	d
RCC_PCLK2_Div4	../inc/stm32f37x_rcc.h	219;"	d
RCC_PCLK2_Div6	../inc/stm32f37x_rcc.h	220;"	d
RCC_PCLK2_Div8	../inc/stm32f37x_rcc.h	221;"	d
RCC_PLLCmd	../inc/stm32f37x_rcc.h	/^void RCC_PLLCmd(FunctionalState NewState);$/;"	p	signature:(FunctionalState NewState)
RCC_PLLCmd	../src/stm32f37x_rcc.c	/^void RCC_PLLCmd(FunctionalState NewState)$/;"	f	signature:(FunctionalState NewState)
RCC_PLLConfig	../inc/stm32f37x_rcc.h	/^void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t RCC_PLLMul);$/;"	p	signature:(uint32_t RCC_PLLSource, uint32_t RCC_PLLMul)
RCC_PLLConfig	../src/stm32f37x_rcc.c	/^void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t RCC_PLLMul)$/;"	f	signature:(uint32_t RCC_PLLSource, uint32_t RCC_PLLMul)
RCC_PLLMul_10	../inc/stm32f37x_rcc.h	111;"	d
RCC_PLLMul_11	../inc/stm32f37x_rcc.h	112;"	d
RCC_PLLMul_12	../inc/stm32f37x_rcc.h	113;"	d
RCC_PLLMul_13	../inc/stm32f37x_rcc.h	114;"	d
RCC_PLLMul_14	../inc/stm32f37x_rcc.h	115;"	d
RCC_PLLMul_15	../inc/stm32f37x_rcc.h	116;"	d
RCC_PLLMul_16	../inc/stm32f37x_rcc.h	117;"	d
RCC_PLLMul_2	../inc/stm32f37x_rcc.h	103;"	d
RCC_PLLMul_3	../inc/stm32f37x_rcc.h	104;"	d
RCC_PLLMul_4	../inc/stm32f37x_rcc.h	105;"	d
RCC_PLLMul_5	../inc/stm32f37x_rcc.h	106;"	d
RCC_PLLMul_6	../inc/stm32f37x_rcc.h	107;"	d
RCC_PLLMul_7	../inc/stm32f37x_rcc.h	108;"	d
RCC_PLLMul_8	../inc/stm32f37x_rcc.h	109;"	d
RCC_PLLMul_9	../inc/stm32f37x_rcc.h	110;"	d
RCC_PLLSource_HSI_Div2	../inc/stm32f37x_rcc.h	90;"	d
RCC_PLLSource_PREDIV1	../inc/stm32f37x_rcc.h	91;"	d
RCC_PREDIV1Config	../inc/stm32f37x_rcc.h	/^void RCC_PREDIV1Config(uint32_t RCC_PREDIV1_Div);$/;"	p	signature:(uint32_t RCC_PREDIV1_Div)
RCC_PREDIV1Config	../src/stm32f37x_rcc.c	/^void RCC_PREDIV1Config(uint32_t RCC_PREDIV1_Div)$/;"	f	signature:(uint32_t RCC_PREDIV1_Div)
RCC_PREDIV1_Div1	../inc/stm32f37x_rcc.h	133;"	d
RCC_PREDIV1_Div10	../inc/stm32f37x_rcc.h	142;"	d
RCC_PREDIV1_Div11	../inc/stm32f37x_rcc.h	143;"	d
RCC_PREDIV1_Div12	../inc/stm32f37x_rcc.h	144;"	d
RCC_PREDIV1_Div13	../inc/stm32f37x_rcc.h	145;"	d
RCC_PREDIV1_Div14	../inc/stm32f37x_rcc.h	146;"	d
RCC_PREDIV1_Div15	../inc/stm32f37x_rcc.h	147;"	d
RCC_PREDIV1_Div16	../inc/stm32f37x_rcc.h	148;"	d
RCC_PREDIV1_Div2	../inc/stm32f37x_rcc.h	134;"	d
RCC_PREDIV1_Div3	../inc/stm32f37x_rcc.h	135;"	d
RCC_PREDIV1_Div4	../inc/stm32f37x_rcc.h	136;"	d
RCC_PREDIV1_Div5	../inc/stm32f37x_rcc.h	137;"	d
RCC_PREDIV1_Div6	../inc/stm32f37x_rcc.h	138;"	d
RCC_PREDIV1_Div7	../inc/stm32f37x_rcc.h	139;"	d
RCC_PREDIV1_Div8	../inc/stm32f37x_rcc.h	140;"	d
RCC_PREDIV1_Div9	../inc/stm32f37x_rcc.h	141;"	d
RCC_RTCCLKCmd	../inc/stm32f37x_rcc.h	/^void RCC_RTCCLKCmd(FunctionalState NewState);$/;"	p	signature:(FunctionalState NewState)
RCC_RTCCLKCmd	../src/stm32f37x_rcc.c	/^void RCC_RTCCLKCmd(FunctionalState NewState)$/;"	f	signature:(FunctionalState NewState)
RCC_RTCCLKConfig	../inc/stm32f37x_rcc.h	/^void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource);$/;"	p	signature:(uint32_t RCC_RTCCLKSource)
RCC_RTCCLKConfig	../src/stm32f37x_rcc.c	/^void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource)$/;"	f	signature:(uint32_t RCC_RTCCLKSource)
RCC_RTCCLKSource_HSE_Div32	../inc/stm32f37x_rcc.h	366;"	d
RCC_RTCCLKSource_LSE	../inc/stm32f37x_rcc.h	364;"	d
RCC_RTCCLKSource_LSI	../inc/stm32f37x_rcc.h	365;"	d
RCC_SDADCCLKConfig	../inc/stm32f37x_rcc.h	/^void RCC_SDADCCLKConfig(uint32_t RCC_SDADCCLK);$/;"	p	signature:(uint32_t RCC_SDADCCLK)
RCC_SDADCCLKConfig	../src/stm32f37x_rcc.c	/^void RCC_SDADCCLKConfig(uint32_t RCC_SDADCCLK)$/;"	f	signature:(uint32_t RCC_SDADCCLK)
RCC_SDADCCLK_SYSCLK_Div10	../inc/stm32f37x_rcc.h	238;"	d
RCC_SDADCCLK_SYSCLK_Div12	../inc/stm32f37x_rcc.h	239;"	d
RCC_SDADCCLK_SYSCLK_Div14	../inc/stm32f37x_rcc.h	240;"	d
RCC_SDADCCLK_SYSCLK_Div16	../inc/stm32f37x_rcc.h	241;"	d
RCC_SDADCCLK_SYSCLK_Div2	../inc/stm32f37x_rcc.h	234;"	d
RCC_SDADCCLK_SYSCLK_Div20	../inc/stm32f37x_rcc.h	242;"	d
RCC_SDADCCLK_SYSCLK_Div24	../inc/stm32f37x_rcc.h	243;"	d
RCC_SDADCCLK_SYSCLK_Div28	../inc/stm32f37x_rcc.h	244;"	d
RCC_SDADCCLK_SYSCLK_Div32	../inc/stm32f37x_rcc.h	245;"	d
RCC_SDADCCLK_SYSCLK_Div36	../inc/stm32f37x_rcc.h	246;"	d
RCC_SDADCCLK_SYSCLK_Div4	../inc/stm32f37x_rcc.h	235;"	d
RCC_SDADCCLK_SYSCLK_Div40	../inc/stm32f37x_rcc.h	247;"	d
RCC_SDADCCLK_SYSCLK_Div44	../inc/stm32f37x_rcc.h	248;"	d
RCC_SDADCCLK_SYSCLK_Div48	../inc/stm32f37x_rcc.h	249;"	d
RCC_SDADCCLK_SYSCLK_Div6	../inc/stm32f37x_rcc.h	236;"	d
RCC_SDADCCLK_SYSCLK_Div8	../inc/stm32f37x_rcc.h	237;"	d
RCC_SYSCLKConfig	../inc/stm32f37x_rcc.h	/^void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource);$/;"	p	signature:(uint32_t RCC_SYSCLKSource)
RCC_SYSCLKConfig	../src/stm32f37x_rcc.c	/^void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)$/;"	f	signature:(uint32_t RCC_SYSCLKSource)
RCC_SYSCLKSource_HSE	../inc/stm32f37x_rcc.h	167;"	d
RCC_SYSCLKSource_HSI	../inc/stm32f37x_rcc.h	166;"	d
RCC_SYSCLKSource_PLLCLK	../inc/stm32f37x_rcc.h	168;"	d
RCC_SYSCLK_Div1	../inc/stm32f37x_rcc.h	180;"	d
RCC_SYSCLK_Div128	../inc/stm32f37x_rcc.h	186;"	d
RCC_SYSCLK_Div16	../inc/stm32f37x_rcc.h	184;"	d
RCC_SYSCLK_Div2	../inc/stm32f37x_rcc.h	181;"	d
RCC_SYSCLK_Div256	../inc/stm32f37x_rcc.h	187;"	d
RCC_SYSCLK_Div4	../inc/stm32f37x_rcc.h	182;"	d
RCC_SYSCLK_Div512	../inc/stm32f37x_rcc.h	188;"	d
RCC_SYSCLK_Div64	../inc/stm32f37x_rcc.h	185;"	d
RCC_SYSCLK_Div8	../inc/stm32f37x_rcc.h	183;"	d
RCC_TypeDef	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^} RCC_TypeDef;$/;"	t	typeref:struct:__anon161
RCC_USART1CLK_HSI	../inc/stm32f37x_rcc.h	300;"	d
RCC_USART1CLK_LSE	../inc/stm32f37x_rcc.h	299;"	d
RCC_USART1CLK_PCLK	../inc/stm32f37x_rcc.h	297;"	d
RCC_USART1CLK_SYSCLK	../inc/stm32f37x_rcc.h	298;"	d
RCC_USART2CLK_HSI	../inc/stm32f37x_rcc.h	305;"	d
RCC_USART2CLK_LSE	../inc/stm32f37x_rcc.h	304;"	d
RCC_USART2CLK_PCLK	../inc/stm32f37x_rcc.h	302;"	d
RCC_USART2CLK_SYSCLK	../inc/stm32f37x_rcc.h	303;"	d
RCC_USART3CLK_HSI	../inc/stm32f37x_rcc.h	310;"	d
RCC_USART3CLK_LSE	../inc/stm32f37x_rcc.h	309;"	d
RCC_USART3CLK_PCLK	../inc/stm32f37x_rcc.h	307;"	d
RCC_USART3CLK_SYSCLK	../inc/stm32f37x_rcc.h	308;"	d
RCC_USARTCLKConfig	../inc/stm32f37x_rcc.h	/^void RCC_USARTCLKConfig(uint32_t RCC_USARTCLK);$/;"	p	signature:(uint32_t RCC_USARTCLK)
RCC_USARTCLKConfig	../src/stm32f37x_rcc.c	/^void RCC_USARTCLKConfig(uint32_t RCC_USARTCLK)$/;"	f	signature:(uint32_t RCC_USARTCLK)
RCC_USBCLKConfig	../inc/stm32f37x_rcc.h	/^void RCC_USBCLKConfig(uint32_t RCC_USBCLKSource);$/;"	p	signature:(uint32_t RCC_USBCLKSource)
RCC_USBCLKConfig	../src/stm32f37x_rcc.c	/^void RCC_USBCLKConfig(uint32_t RCC_USBCLKSource)$/;"	f	signature:(uint32_t RCC_USBCLKSource)
RCC_USBCLKSource_PLLCLK_1Div5	../inc/stm32f37x_rcc.h	491;"	d
RCC_USBCLKSource_PLLCLK_Div1	../inc/stm32f37x_rcc.h	492;"	d
RCC_WaitForHSEStartUp	../inc/stm32f37x_rcc.h	/^ErrorStatus RCC_WaitForHSEStartUp(void);$/;"	p	signature:(void)
RCC_WaitForHSEStartUp	../src/stm32f37x_rcc.c	/^ErrorStatus RCC_WaitForHSEStartUp(void)$/;"	f	signature:(void)
RCR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint16_t RCR;         \/*!< TIM repetition counter register,     Address offset: 0x30 *\/$/;"	m	struct:__anon165	access:public
RDATA12R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t RDATA12R;     \/*!< SDADC1 and SDADC2 regular data register,         Address offset: 0x74 *\/$/;"	m	struct:__anon163	access:public
RDATA13R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t RDATA13R;     \/*!< SDADC1 and SDADC3 regular data register,         Address offset: 0x7C *\/$/;"	m	struct:__anon163	access:public
RDATAR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t RDATAR;       \/*!< SDADC data register for the regular channel,     Address offset: 0x64 *\/$/;"	m	struct:__anon163	access:public
RDHR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t RDHR; \/*!< CAN receive FIFO mailbox data high register *\/$/;"	m	struct:__anon143	access:public
RDLR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t RDLR; \/*!< CAN receive FIFO mailbox data low register *\/$/;"	m	struct:__anon143	access:public
RDP	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint16_t RDP;          \/*!<FLASH option byte Read protection,             Address offset: 0x00 *\/$/;"	m	struct:__anon155	access:public
RDP_KEY	../inc/stm32f37x_flash.h	281;"	d
RDR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint16_t RDR;    \/*!< USART Receive Data register,              Address offset: 0x24 *\/$/;"	m	struct:__anon167	access:public
RDTR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t RDTR; \/*!< CAN receive FIFO mailbox data length control and time stamp register *\/$/;"	m	struct:__anon143	access:public
READ_BIT	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5410;"	d
READ_REG	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5416;"	d
RECALPF_TIMEOUT	../src/stm32f37x_rtc.c	268;"	d	file:
RESERVED	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^       uint32_t RESERVED;    \/*!< Reserved,                                                             0x04 *\/$/;"	m	struct:__anon157	access:public
RESERVED	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint32_t      RESERVED;     \/*!< Reserved, 0x18                                                   *\/$/;"	m	struct:__anon154	access:public
RESERVED0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t RESERVED0;    \/*!< Reserved, 0x10                                                        *\/$/;"	m	struct:__anon163	access:public
RESERVED0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint16_t      RESERVED0;   \/*!< Reserved, 0x02                                            *\/$/;"	m	struct:__anon165	access:public
RESERVED0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint16_t  RESERVED0;    \/*!< Reserved, 0x02                                                            *\/$/;"	m	struct:__anon164	access:public
RESERVED0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint16_t RESERVED0;         \/*!< Reserved,                                                                 0x06 *\/$/;"	m	struct:__anon156	access:public
RESERVED0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint16_t RESERVED0;         \/*!< Reserved,                                                     0x04 *\/$/;"	m	struct:__anon155	access:public
RESERVED0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint32_t                   RESERVED0[88];       \/*!< Reserved, 0x020 - 0x17F                                            *\/$/;"	m	struct:__anon145	access:public
RESERVED0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint32_t RESERVED0;       \/*!< Reserved, 0x18                                                                 *\/$/;"	m	struct:__anon162	access:public
RESERVED0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint8_t       RESERVED0;   \/*!< Reserved,                                                    0x05 *\/$/;"	m	struct:__anon148	access:public
RESERVED0	../CMSIS/Include/core_cm0.h	/^       uint32_t RESERVED0;$/;"	m	struct:__anon136	access:public
RESERVED0	../CMSIS/Include/core_cm0.h	/^       uint32_t RESERVED0[31];$/;"	m	struct:__anon135	access:public
RESERVED0	../CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED0[1];$/;"	m	struct:__anon17	access:public
RESERVED0	../CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED0[1];$/;"	m	struct:__anon21	access:public
RESERVED0	../CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED0[24];$/;"	m	struct:__anon15	access:public
RESERVED0	../CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED0[2];$/;"	m	struct:__anon22	access:public
RESERVED0	../CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED0[5];$/;"	m	struct:__anon16	access:public
RESERVED0	../CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED0[864];$/;"	m	struct:__anon19	access:public
RESERVED0	../CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED0[1];$/;"	m	struct:__anon87	access:public
RESERVED0	../CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED0[1];$/;"	m	struct:__anon91	access:public
RESERVED0	../CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED0[1];$/;"	m	struct:__anon94	access:public
RESERVED0	../CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED0[24];$/;"	m	struct:__anon85	access:public
RESERVED0	../CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED0[2];$/;"	m	struct:__anon92	access:public
RESERVED0	../CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED0[5];$/;"	m	struct:__anon86	access:public
RESERVED0	../CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED0[864];$/;"	m	struct:__anon89	access:public
RESERVED0	../CMSIS/Include/core_sc000.h	/^       uint32_t RESERVED0[1];$/;"	m	struct:__anon105	access:public
RESERVED0	../CMSIS/Include/core_sc000.h	/^       uint32_t RESERVED0[2];$/;"	m	struct:__anon106	access:public
RESERVED0	../CMSIS/Include/core_sc000.h	/^       uint32_t RESERVED0[31];$/;"	m	struct:__anon104	access:public
RESERVED0	../CMSIS/Include/core_sc300.h	/^       uint32_t RESERVED0[1];$/;"	m	struct:__anon119	access:public
RESERVED0	../CMSIS/Include/core_sc300.h	/^       uint32_t RESERVED0[1];$/;"	m	struct:__anon123	access:public
RESERVED0	../CMSIS/Include/core_sc300.h	/^       uint32_t RESERVED0[24];$/;"	m	struct:__anon117	access:public
RESERVED0	../CMSIS/Include/core_sc300.h	/^       uint32_t RESERVED0[2];$/;"	m	struct:__anon124	access:public
RESERVED0	../CMSIS/Include/core_sc300.h	/^       uint32_t RESERVED0[5];$/;"	m	struct:__anon118	access:public
RESERVED0	../CMSIS/Include/core_sc300.h	/^       uint32_t RESERVED0[864];$/;"	m	struct:__anon121	access:public
RESERVED1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t RESERVED1;    \/*!< Reserved, 0x18                                                        *\/$/;"	m	struct:__anon163	access:public
RESERVED1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint16_t      RESERVED1;   \/*!< Reserved,                                                    0x06 *\/$/;"	m	struct:__anon148	access:public
RESERVED1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint16_t      RESERVED1;   \/*!< Reserved, 0x06                                            *\/$/;"	m	struct:__anon165	access:public
RESERVED1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint16_t  RESERVED1;    \/*!< Reserved, 0x06                                                            *\/$/;"	m	struct:__anon164	access:public
RESERVED1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint16_t  RESERVED1;  \/*!< Reserved, 0x0E                                                 *\/  $/;"	m	struct:__anon167	access:public
RESERVED1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint16_t RESERVED1;         \/*!< Reserved,                                                                 0x12 *\/$/;"	m	struct:__anon156	access:public
RESERVED1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint16_t RESERVED1;         \/*!< Reserved,                                                     0x06 *\/$/;"	m	struct:__anon155	access:public
RESERVED1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint32_t                   RESERVED1[12];       \/*!< Reserved, 0x1D0 - 0x1FF                                            *\/$/;"	m	struct:__anon145	access:public
RESERVED1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint32_t      RESERVED1;     \/*!< Reserved,                                                 Address offset: 0x14 *\/$/;"	m	struct:__anon166	access:public
RESERVED1	../CMSIS/Include/core_cm0.h	/^       uint32_t RESERVED1;$/;"	m	struct:__anon136	access:public
RESERVED1	../CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED1[15];$/;"	m	struct:__anon19	access:public
RESERVED1	../CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED1[1];$/;"	m	struct:__anon17	access:public
RESERVED1	../CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED1[1];$/;"	m	struct:__anon21	access:public
RESERVED1	../CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED1[55];$/;"	m	struct:__anon22	access:public
RESERVED1	../CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED1[15];$/;"	m	struct:__anon89	access:public
RESERVED1	../CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED1[1];$/;"	m	struct:__anon91	access:public
RESERVED1	../CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED1[55];$/;"	m	struct:__anon92	access:public
RESERVED1	../CMSIS/Include/core_sc000.h	/^       uint32_t RESERVED1[154];$/;"	m	struct:__anon105	access:public
RESERVED1	../CMSIS/Include/core_sc300.h	/^       uint32_t RESERVED1[15];$/;"	m	struct:__anon121	access:public
RESERVED1	../CMSIS/Include/core_sc300.h	/^       uint32_t RESERVED1[1];$/;"	m	struct:__anon119	access:public
RESERVED1	../CMSIS/Include/core_sc300.h	/^       uint32_t RESERVED1[1];$/;"	m	struct:__anon123	access:public
RESERVED1	../CMSIS/Include/core_sc300.h	/^       uint32_t RESERVED1[55];$/;"	m	struct:__anon124	access:public
RESERVED10	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint16_t      RESERVED10;  \/*!< Reserved, 0x32                                            *\/$/;"	m	struct:__anon165	access:public
RESERVED11	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint16_t      RESERVED11;  \/*!< Reserved, 0x46                                            *\/$/;"	m	struct:__anon165	access:public
RESERVED12	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint16_t      RESERVED12;  \/*!< Reserved, 0x4A                                            *\/$/;"	m	struct:__anon165	access:public
RESERVED13	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint16_t      RESERVED13;  \/*!< Reserved, 0x4E                                            *\/$/;"	m	struct:__anon165	access:public
RESERVED14	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint16_t      RESERVED14;  \/*!< Reserved, 0x52                                            *\/$/;"	m	struct:__anon165	access:public
RESERVED2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t RESERVED2;    \/*!< Reserved, 0x1C                                                        *\/$/;"	m	struct:__anon163	access:public
RESERVED2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint16_t      RESERVED2;   \/*!< Reserved, 0x0A                                            *\/$/;"	m	struct:__anon165	access:public
RESERVED2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint16_t  RESERVED2;    \/*!< Reserved, 0x0A                                                            *\/$/;"	m	struct:__anon164	access:public
RESERVED2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint16_t  RESERVED2;  \/*!< Reserved, 0x12                                                 *\/$/;"	m	struct:__anon167	access:public
RESERVED2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint16_t RESERVED2;         \/*!< Reserved,                                                                 0x16 *\/$/;"	m	struct:__anon156	access:public
RESERVED2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint32_t                   RESERVED2;           \/*!< Reserved, 0x208                                                    *\/$/;"	m	struct:__anon145	access:public
RESERVED2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint32_t      RESERVED2;     \/*!< Reserved,                                                 Address offset: 0x1C *\/$/;"	m	struct:__anon166	access:public
RESERVED2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint32_t      RESERVED2;   \/*!< Reserved,                                                    0x0C *\/$/;"	m	struct:__anon148	access:public
RESERVED2	../CMSIS/Include/core_cm0.h	/^       uint32_t RESERVED2[31];$/;"	m	struct:__anon135	access:public
RESERVED2	../CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED2[131];$/;"	m	struct:__anon22	access:public
RESERVED2	../CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED2[15];$/;"	m	struct:__anon19	access:public
RESERVED2	../CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED2[1];$/;"	m	struct:__anon21	access:public
RESERVED2	../CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED2[24];$/;"	m	struct:__anon15	access:public
RESERVED2	../CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED2[131];$/;"	m	struct:__anon92	access:public
RESERVED2	../CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED2[15];$/;"	m	struct:__anon89	access:public
RESERVED2	../CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED2[1];$/;"	m	struct:__anon91	access:public
RESERVED2	../CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED2[24];$/;"	m	struct:__anon85	access:public
RESERVED2	../CMSIS/Include/core_sc000.h	/^       uint32_t RESERVED2[31];$/;"	m	struct:__anon104	access:public
RESERVED2	../CMSIS/Include/core_sc300.h	/^       uint32_t RESERVED2[131];$/;"	m	struct:__anon124	access:public
RESERVED2	../CMSIS/Include/core_sc300.h	/^       uint32_t RESERVED2[15];$/;"	m	struct:__anon121	access:public
RESERVED2	../CMSIS/Include/core_sc300.h	/^       uint32_t RESERVED2[1];$/;"	m	struct:__anon123	access:public
RESERVED2	../CMSIS/Include/core_sc300.h	/^       uint32_t RESERVED2[24];$/;"	m	struct:__anon117	access:public
RESERVED3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t RESERVED3[5]; \/*!< Reserved, 0x2C - 0x3C                                                 *\/$/;"	m	struct:__anon163	access:public
RESERVED3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint16_t      RESERVED3;   \/*!< Reserved, 0x0E                                            *\/$/;"	m	struct:__anon165	access:public
RESERVED3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint16_t  RESERVED3;    \/*!< Reserved, 0x0E                                                            *\/$/;"	m	struct:__anon164	access:public
RESERVED3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint16_t  RESERVED3;  \/*!< Reserved, 0x1A                                                 *\/$/;"	m	struct:__anon167	access:public
RESERVED3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint16_t RESERVED3;         \/*!< Reserved,                                                                 0x2A *\/$/;"	m	struct:__anon156	access:public
RESERVED3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint32_t                   RESERVED3;           \/*!< Reserved, 0x210                                                    *\/$/;"	m	struct:__anon145	access:public
RESERVED3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint32_t      RESERVED3;     \/*!< Reserved,                                                 Address offset: 0x24 *\/$/;"	m	struct:__anon166	access:public
RESERVED3	../CMSIS/Include/core_cm0.h	/^       uint32_t RESERVED3[31];$/;"	m	struct:__anon135	access:public
RESERVED3	../CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED3[24];$/;"	m	struct:__anon15	access:public
RESERVED3	../CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED3[759];$/;"	m	struct:__anon22	access:public
RESERVED3	../CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED3[24];$/;"	m	struct:__anon85	access:public
RESERVED3	../CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED3[759];$/;"	m	struct:__anon92	access:public
RESERVED3	../CMSIS/Include/core_sc000.h	/^       uint32_t RESERVED3[31];$/;"	m	struct:__anon104	access:public
RESERVED3	../CMSIS/Include/core_sc300.h	/^       uint32_t RESERVED3[24];$/;"	m	struct:__anon117	access:public
RESERVED3	../CMSIS/Include/core_sc300.h	/^       uint32_t RESERVED3[759];$/;"	m	struct:__anon124	access:public
RESERVED4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t RESERVED4[6]; \/*!< Reserved, 0x48 - 0x5C                                                 *\/$/;"	m	struct:__anon163	access:public
RESERVED4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint16_t      RESERVED4;   \/*!< Reserved, 0x12                                            *\/$/;"	m	struct:__anon165	access:public
RESERVED4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint16_t  RESERVED4;    \/*!< Reserved, 0x12                                                            *\/$/;"	m	struct:__anon164	access:public
RESERVED4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint16_t  RESERVED4;  \/*!< Reserved, 0x26                                                 *\/$/;"	m	struct:__anon167	access:public
RESERVED4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint32_t                   RESERVED4;           \/*!< Reserved, 0x218                                                    *\/$/;"	m	struct:__anon145	access:public
RESERVED4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint32_t      RESERVED4;     \/*!< Reserved,                                                 Address offset: 0x2C *\/$/;"	m	struct:__anon166	access:public
RESERVED4	../CMSIS/Include/core_cm0.h	/^       uint32_t RESERVED4[64];$/;"	m	struct:__anon135	access:public
RESERVED4	../CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED4[1];$/;"	m	struct:__anon22	access:public
RESERVED4	../CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED4[56];$/;"	m	struct:__anon15	access:public
RESERVED4	../CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED4[1];$/;"	m	struct:__anon92	access:public
RESERVED4	../CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED4[56];$/;"	m	struct:__anon85	access:public
RESERVED4	../CMSIS/Include/core_sc000.h	/^       uint32_t RESERVED4[64];$/;"	m	struct:__anon104	access:public
RESERVED4	../CMSIS/Include/core_sc300.h	/^       uint32_t RESERVED4[1];$/;"	m	struct:__anon124	access:public
RESERVED4	../CMSIS/Include/core_sc300.h	/^       uint32_t RESERVED4[56];$/;"	m	struct:__anon117	access:public
RESERVED5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t RESERVED5[2]; \/*!< Reserved, 0x68 - 0x6C                                                 *\/$/;"	m	struct:__anon163	access:public
RESERVED5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint16_t      RESERVED5;   \/*!< Reserved, 0x16                                            *\/$/;"	m	struct:__anon165	access:public
RESERVED5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint16_t  RESERVED5;    \/*!< Reserved, 0x16                                                            *\/$/;"	m	struct:__anon164	access:public
RESERVED5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint16_t  RESERVED5;  \/*!< Reserved, 0x2A                                                 *\/$/;"	m	struct:__anon167	access:public
RESERVED5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint32_t                   RESERVED5[8];        \/*!< Reserved, 0x220-0x23F                                              *\/$/;"	m	struct:__anon145	access:public
RESERVED5	../CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED5[39];$/;"	m	struct:__anon22	access:public
RESERVED5	../CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED5[644];$/;"	m	struct:__anon15	access:public
RESERVED5	../CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED5[39];$/;"	m	struct:__anon92	access:public
RESERVED5	../CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED5[644];$/;"	m	struct:__anon85	access:public
RESERVED5	../CMSIS/Include/core_sc300.h	/^       uint32_t RESERVED5[39];$/;"	m	struct:__anon124	access:public
RESERVED5	../CMSIS/Include/core_sc300.h	/^       uint32_t RESERVED5[644];$/;"	m	struct:__anon117	access:public
RESERVED6	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint16_t      RESERVED6;   \/*!< Reserved, 0x1A                                            *\/$/;"	m	struct:__anon165	access:public
RESERVED6	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint16_t  RESERVED6;    \/*!< Reserved, 0x1A                                                            *\/ $/;"	m	struct:__anon164	access:public
RESERVED7	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint16_t      RESERVED7;   \/*!< Reserved, 0x1E                                            *\/$/;"	m	struct:__anon165	access:public
RESERVED7	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint16_t  RESERVED7;    \/*!< Reserved, 0x1E                                                            *\/$/;"	m	struct:__anon164	access:public
RESERVED7	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint32_t RESERVED7;       \/*!< Reserved, 0x4C                                                                 *\/$/;"	m	struct:__anon162	access:public
RESERVED7	../CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED7[8];$/;"	m	struct:__anon22	access:public
RESERVED7	../CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED7[8];$/;"	m	struct:__anon92	access:public
RESERVED7	../CMSIS/Include/core_sc300.h	/^       uint32_t RESERVED7[8];$/;"	m	struct:__anon124	access:public
RESERVED8	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint16_t      RESERVED8;   \/*!< Reserved, 0x22                                            *\/$/;"	m	struct:__anon165	access:public
RESERVED8	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint16_t  RESERVED8;    \/*!< Reserved, 0x22                                                            *\/    $/;"	m	struct:__anon164	access:public
RESERVED9	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint16_t      RESERVED9;   \/*!< Reserved, 0x2A                                            *\/$/;"	m	struct:__anon165	access:public
RESET	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^typedef enum {RESET = 0, SET = !RESET} FlagStatus, ITStatus;$/;"	e	enum:__anon138
RF0R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t              RF0R;                \/*!< CAN receive FIFO 0 register,         Address offset: 0x0C          *\/$/;"	m	struct:__anon145	access:public
RF1R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t              RF1R;                \/*!< CAN receive FIFO 1 register,         Address offset: 0x10          *\/$/;"	m	struct:__anon145	access:public
RIR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t RIR;  \/*!< CAN receive FIFO mailbox identifier register *\/$/;"	m	struct:__anon143	access:public
RLR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t RLR;  \/*!< IWDG Reload register,    Address offset: 0x08 *\/$/;"	m	struct:__anon159	access:public
RNR	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t RNR;                     \/*!< Offset: 0x008 (R\/W)  MPU Region RNRber Register                     *\/$/;"	m	struct:__anon23	access:public
RNR	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t RNR;                     \/*!< Offset: 0x008 (R\/W)  MPU Region RNRber Register                     *\/$/;"	m	struct:__anon93	access:public
RNR	../CMSIS/Include/core_sc000.h	/^  __IO uint32_t RNR;                     \/*!< Offset: 0x008 (R\/W)  MPU Region RNRber Register                     *\/$/;"	m	struct:__anon108	access:public
RNR	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t RNR;                     \/*!< Offset: 0x008 (R\/W)  MPU Region RNRber Register                     *\/$/;"	m	struct:__anon125	access:public
RQR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint16_t RQR;    \/*!< USART Request register,                   Address offset: 0x18 *\/$/;"	m	struct:__anon167	access:public
RSERVED1	../CMSIS/Include/core_cm0.h	/^       uint32_t RSERVED1[31];$/;"	m	struct:__anon135	access:public
RSERVED1	../CMSIS/Include/core_cm3.h	/^       uint32_t RSERVED1[24];$/;"	m	struct:__anon15	access:public
RSERVED1	../CMSIS/Include/core_cm4.h	/^       uint32_t RSERVED1[24];$/;"	m	struct:__anon85	access:public
RSERVED1	../CMSIS/Include/core_sc000.h	/^       uint32_t RSERVED1[31];$/;"	m	struct:__anon104	access:public
RSERVED1	../CMSIS/Include/core_sc300.h	/^       uint32_t RSERVED1[24];$/;"	m	struct:__anon117	access:public
RTC	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	938;"	d
RTCEN_BitNumber	../src/stm32f37x_rcc.c	99;"	d	file:
RTC_ALRMAR_DT	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4156;"	d
RTC_ALRMAR_DT_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4157;"	d
RTC_ALRMAR_DT_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4158;"	d
RTC_ALRMAR_DU	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4159;"	d
RTC_ALRMAR_DU_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4160;"	d
RTC_ALRMAR_DU_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4161;"	d
RTC_ALRMAR_DU_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4162;"	d
RTC_ALRMAR_DU_3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4163;"	d
RTC_ALRMAR_HT	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4166;"	d
RTC_ALRMAR_HT_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4167;"	d
RTC_ALRMAR_HT_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4168;"	d
RTC_ALRMAR_HU	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4169;"	d
RTC_ALRMAR_HU_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4170;"	d
RTC_ALRMAR_HU_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4171;"	d
RTC_ALRMAR_HU_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4172;"	d
RTC_ALRMAR_HU_3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4173;"	d
RTC_ALRMAR_MNT	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4175;"	d
RTC_ALRMAR_MNT_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4176;"	d
RTC_ALRMAR_MNT_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4177;"	d
RTC_ALRMAR_MNT_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4178;"	d
RTC_ALRMAR_MNU	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4179;"	d
RTC_ALRMAR_MNU_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4180;"	d
RTC_ALRMAR_MNU_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4181;"	d
RTC_ALRMAR_MNU_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4182;"	d
RTC_ALRMAR_MNU_3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4183;"	d
RTC_ALRMAR_MSK1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4184;"	d
RTC_ALRMAR_MSK2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4174;"	d
RTC_ALRMAR_MSK3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4164;"	d
RTC_ALRMAR_MSK4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4154;"	d
RTC_ALRMAR_PM	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4165;"	d
RTC_ALRMAR_ST	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4185;"	d
RTC_ALRMAR_ST_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4186;"	d
RTC_ALRMAR_ST_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4187;"	d
RTC_ALRMAR_ST_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4188;"	d
RTC_ALRMAR_SU	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4189;"	d
RTC_ALRMAR_SU_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4190;"	d
RTC_ALRMAR_SU_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4191;"	d
RTC_ALRMAR_SU_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4192;"	d
RTC_ALRMAR_SU_3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4193;"	d
RTC_ALRMAR_WDSEL	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4155;"	d
RTC_ALRMASSR_MASKSS	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4337;"	d
RTC_ALRMASSR_MASKSS_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4338;"	d
RTC_ALRMASSR_MASKSS_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4339;"	d
RTC_ALRMASSR_MASKSS_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4340;"	d
RTC_ALRMASSR_MASKSS_3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4341;"	d
RTC_ALRMASSR_SS	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4342;"	d
RTC_ALRMBR_DT	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4198;"	d
RTC_ALRMBR_DT_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4199;"	d
RTC_ALRMBR_DT_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4200;"	d
RTC_ALRMBR_DU	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4201;"	d
RTC_ALRMBR_DU_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4202;"	d
RTC_ALRMBR_DU_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4203;"	d
RTC_ALRMBR_DU_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4204;"	d
RTC_ALRMBR_DU_3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4205;"	d
RTC_ALRMBR_HT	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4208;"	d
RTC_ALRMBR_HT_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4209;"	d
RTC_ALRMBR_HT_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4210;"	d
RTC_ALRMBR_HU	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4211;"	d
RTC_ALRMBR_HU_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4212;"	d
RTC_ALRMBR_HU_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4213;"	d
RTC_ALRMBR_HU_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4214;"	d
RTC_ALRMBR_HU_3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4215;"	d
RTC_ALRMBR_MNT	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4217;"	d
RTC_ALRMBR_MNT_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4218;"	d
RTC_ALRMBR_MNT_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4219;"	d
RTC_ALRMBR_MNT_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4220;"	d
RTC_ALRMBR_MNU	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4221;"	d
RTC_ALRMBR_MNU_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4222;"	d
RTC_ALRMBR_MNU_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4223;"	d
RTC_ALRMBR_MNU_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4224;"	d
RTC_ALRMBR_MNU_3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4225;"	d
RTC_ALRMBR_MSK1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4226;"	d
RTC_ALRMBR_MSK2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4216;"	d
RTC_ALRMBR_MSK3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4206;"	d
RTC_ALRMBR_MSK4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4196;"	d
RTC_ALRMBR_PM	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4207;"	d
RTC_ALRMBR_ST	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4227;"	d
RTC_ALRMBR_ST_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4228;"	d
RTC_ALRMBR_ST_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4229;"	d
RTC_ALRMBR_ST_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4230;"	d
RTC_ALRMBR_SU	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4231;"	d
RTC_ALRMBR_SU_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4232;"	d
RTC_ALRMBR_SU_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4233;"	d
RTC_ALRMBR_SU_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4234;"	d
RTC_ALRMBR_SU_3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4235;"	d
RTC_ALRMBR_WDSEL	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4197;"	d
RTC_ALRMBSSR_MASKSS	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4345;"	d
RTC_ALRMBSSR_MASKSS_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4346;"	d
RTC_ALRMBSSR_MASKSS_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4347;"	d
RTC_ALRMBSSR_MASKSS_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4348;"	d
RTC_ALRMBSSR_MASKSS_3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4349;"	d
RTC_ALRMBSSR_SS	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4350;"	d
RTC_AlarmCmd	../inc/stm32f37x_rtc.h	/^ErrorStatus RTC_AlarmCmd(uint32_t RTC_Alarm, FunctionalState NewState);$/;"	p	signature:(uint32_t RTC_Alarm, FunctionalState NewState)
RTC_AlarmCmd	../src/stm32f37x_rtc.c	/^ErrorStatus RTC_AlarmCmd(uint32_t RTC_Alarm, FunctionalState NewState)$/;"	f	signature:(uint32_t RTC_Alarm, FunctionalState NewState)
RTC_AlarmDateWeekDay	../inc/stm32f37x_rtc.h	/^  uint8_t RTC_AlarmDateWeekDay;      \/*!< Specifies the RTC Alarm Date\/WeekDay.$/;"	m	struct:__anon193	access:public
RTC_AlarmDateWeekDaySel	../inc/stm32f37x_rtc.h	/^  uint32_t RTC_AlarmDateWeekDaySel;  \/*!< Specifies the RTC Alarm is on Date or WeekDay.$/;"	m	struct:__anon193	access:public
RTC_AlarmDateWeekDaySel_Date	../inc/stm32f37x_rtc.h	259;"	d
RTC_AlarmDateWeekDaySel_WeekDay	../inc/stm32f37x_rtc.h	260;"	d
RTC_AlarmMask	../inc/stm32f37x_rtc.h	/^  uint32_t RTC_AlarmMask;            \/*!< Specifies the RTC Alarm Masks.$/;"	m	struct:__anon193	access:public
RTC_AlarmMask_All	../inc/stm32f37x_rtc.h	278;"	d
RTC_AlarmMask_DateWeekDay	../inc/stm32f37x_rtc.h	274;"	d
RTC_AlarmMask_Hours	../inc/stm32f37x_rtc.h	275;"	d
RTC_AlarmMask_Minutes	../inc/stm32f37x_rtc.h	276;"	d
RTC_AlarmMask_None	../inc/stm32f37x_rtc.h	273;"	d
RTC_AlarmMask_Seconds	../inc/stm32f37x_rtc.h	277;"	d
RTC_AlarmStructInit	../inc/stm32f37x_rtc.h	/^void RTC_AlarmStructInit(RTC_AlarmTypeDef* RTC_AlarmStruct);$/;"	p	signature:(RTC_AlarmTypeDef* RTC_AlarmStruct)
RTC_AlarmStructInit	../src/stm32f37x_rtc.c	/^void RTC_AlarmStructInit(RTC_AlarmTypeDef* RTC_AlarmStruct)$/;"	f	signature:(RTC_AlarmTypeDef* RTC_AlarmStruct)
RTC_AlarmSubSecondConfig	../inc/stm32f37x_rtc.h	/^void RTC_AlarmSubSecondConfig(uint32_t RTC_Alarm, uint32_t RTC_AlarmSubSecondValue, uint32_t RTC_AlarmSubSecondMask);$/;"	p	signature:(uint32_t RTC_Alarm, uint32_t RTC_AlarmSubSecondValue, uint32_t RTC_AlarmSubSecondMask)
RTC_AlarmSubSecondConfig	../src/stm32f37x_rtc.c	/^void RTC_AlarmSubSecondConfig(uint32_t RTC_Alarm, uint32_t RTC_AlarmSubSecondValue, uint32_t RTC_AlarmSubSecondMask)$/;"	f	signature:(uint32_t RTC_Alarm, uint32_t RTC_AlarmSubSecondValue, uint32_t RTC_AlarmSubSecondMask)
RTC_AlarmSubSecondMask_All	../inc/stm32f37x_rtc.h	300;"	d
RTC_AlarmSubSecondMask_None	../inc/stm32f37x_rtc.h	331;"	d
RTC_AlarmSubSecondMask_SS14	../inc/stm32f37x_rtc.h	329;"	d
RTC_AlarmSubSecondMask_SS14_1	../inc/stm32f37x_rtc.h	303;"	d
RTC_AlarmSubSecondMask_SS14_10	../inc/stm32f37x_rtc.h	321;"	d
RTC_AlarmSubSecondMask_SS14_11	../inc/stm32f37x_rtc.h	323;"	d
RTC_AlarmSubSecondMask_SS14_12	../inc/stm32f37x_rtc.h	325;"	d
RTC_AlarmSubSecondMask_SS14_13	../inc/stm32f37x_rtc.h	327;"	d
RTC_AlarmSubSecondMask_SS14_2	../inc/stm32f37x_rtc.h	305;"	d
RTC_AlarmSubSecondMask_SS14_3	../inc/stm32f37x_rtc.h	307;"	d
RTC_AlarmSubSecondMask_SS14_4	../inc/stm32f37x_rtc.h	309;"	d
RTC_AlarmSubSecondMask_SS14_5	../inc/stm32f37x_rtc.h	311;"	d
RTC_AlarmSubSecondMask_SS14_6	../inc/stm32f37x_rtc.h	313;"	d
RTC_AlarmSubSecondMask_SS14_7	../inc/stm32f37x_rtc.h	315;"	d
RTC_AlarmSubSecondMask_SS14_8	../inc/stm32f37x_rtc.h	317;"	d
RTC_AlarmSubSecondMask_SS14_9	../inc/stm32f37x_rtc.h	319;"	d
RTC_AlarmTime	../inc/stm32f37x_rtc.h	/^  RTC_TimeTypeDef RTC_AlarmTime;     \/*!< Specifies the RTC Alarm Time members. *\/$/;"	m	struct:__anon193	access:public
RTC_AlarmTypeDef	../inc/stm32f37x_rtc.h	/^}RTC_AlarmTypeDef;$/;"	t	typeref:struct:__anon193
RTC_Alarm_A	../inc/stm32f37x_rtc.h	288;"	d
RTC_Alarm_B	../inc/stm32f37x_rtc.h	289;"	d
RTC_Alarm_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/arm/startup_stm32f37x.s	/^RTC_Alarm_IRQHandler                            $/;"	l
RTC_Alarm_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/iar/startup_stm32f37x.s	/^RTC_Alarm_IRQHandler  $/;"	l
RTC_Alarm_IRQn	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  RTC_Alarm_IRQn              = 41,     \/*!< RTC Alarm (A and B) through EXTI Line Interrupt                   *\/$/;"	e	enum:IRQn
RTC_AsynchPrediv	../inc/stm32f37x_rtc.h	/^  uint32_t RTC_AsynchPrediv; \/*!< Specifies the RTC Asynchronous Predivider value.$/;"	m	struct:__anon190	access:public
RTC_BASE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	861;"	d
RTC_BKP0R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4353;"	d
RTC_BKP10R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4383;"	d
RTC_BKP11R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4386;"	d
RTC_BKP12R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4389;"	d
RTC_BKP13R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4392;"	d
RTC_BKP14R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4395;"	d
RTC_BKP15R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4398;"	d
RTC_BKP16R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4401;"	d
RTC_BKP17R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4404;"	d
RTC_BKP18R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4407;"	d
RTC_BKP19R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4410;"	d
RTC_BKP1R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4356;"	d
RTC_BKP20R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4413;"	d
RTC_BKP21R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4416;"	d
RTC_BKP22R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4419;"	d
RTC_BKP23R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4422;"	d
RTC_BKP24R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4425;"	d
RTC_BKP25R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4428;"	d
RTC_BKP26R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4431;"	d
RTC_BKP27R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4434;"	d
RTC_BKP28R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4437;"	d
RTC_BKP29R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4440;"	d
RTC_BKP2R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4359;"	d
RTC_BKP30R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4443;"	d
RTC_BKP31R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4446;"	d
RTC_BKP3R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4362;"	d
RTC_BKP4R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4365;"	d
RTC_BKP5R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4368;"	d
RTC_BKP6R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4371;"	d
RTC_BKP7R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4374;"	d
RTC_BKP8R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4377;"	d
RTC_BKP9R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4380;"	d
RTC_BKP_DR0	../inc/stm32f37x_rtc.h	631;"	d
RTC_BKP_DR1	../inc/stm32f37x_rtc.h	632;"	d
RTC_BKP_DR10	../inc/stm32f37x_rtc.h	641;"	d
RTC_BKP_DR11	../inc/stm32f37x_rtc.h	642;"	d
RTC_BKP_DR12	../inc/stm32f37x_rtc.h	643;"	d
RTC_BKP_DR13	../inc/stm32f37x_rtc.h	644;"	d
RTC_BKP_DR14	../inc/stm32f37x_rtc.h	645;"	d
RTC_BKP_DR15	../inc/stm32f37x_rtc.h	646;"	d
RTC_BKP_DR16	../inc/stm32f37x_rtc.h	647;"	d
RTC_BKP_DR17	../inc/stm32f37x_rtc.h	648;"	d
RTC_BKP_DR18	../inc/stm32f37x_rtc.h	649;"	d
RTC_BKP_DR19	../inc/stm32f37x_rtc.h	650;"	d
RTC_BKP_DR2	../inc/stm32f37x_rtc.h	633;"	d
RTC_BKP_DR20	../inc/stm32f37x_rtc.h	651;"	d
RTC_BKP_DR21	../inc/stm32f37x_rtc.h	652;"	d
RTC_BKP_DR22	../inc/stm32f37x_rtc.h	653;"	d
RTC_BKP_DR23	../inc/stm32f37x_rtc.h	654;"	d
RTC_BKP_DR24	../inc/stm32f37x_rtc.h	655;"	d
RTC_BKP_DR25	../inc/stm32f37x_rtc.h	656;"	d
RTC_BKP_DR26	../inc/stm32f37x_rtc.h	657;"	d
RTC_BKP_DR27	../inc/stm32f37x_rtc.h	658;"	d
RTC_BKP_DR28	../inc/stm32f37x_rtc.h	659;"	d
RTC_BKP_DR29	../inc/stm32f37x_rtc.h	660;"	d
RTC_BKP_DR3	../inc/stm32f37x_rtc.h	634;"	d
RTC_BKP_DR30	../inc/stm32f37x_rtc.h	661;"	d
RTC_BKP_DR31	../inc/stm32f37x_rtc.h	662;"	d
RTC_BKP_DR4	../inc/stm32f37x_rtc.h	635;"	d
RTC_BKP_DR5	../inc/stm32f37x_rtc.h	636;"	d
RTC_BKP_DR6	../inc/stm32f37x_rtc.h	637;"	d
RTC_BKP_DR7	../inc/stm32f37x_rtc.h	638;"	d
RTC_BKP_DR8	../inc/stm32f37x_rtc.h	639;"	d
RTC_BKP_DR9	../inc/stm32f37x_rtc.h	640;"	d
RTC_Bcd2ToByte	../src/stm32f37x_rtc.c	/^static uint8_t RTC_Bcd2ToByte(uint8_t Value)$/;"	f	file:	signature:(uint8_t Value)
RTC_Bcd2ToByte	../src/stm32f37x_rtc.c	/^static uint8_t RTC_Bcd2ToByte(uint8_t Value);$/;"	p	file:	signature:(uint8_t Value)
RTC_BypassShadowCmd	../inc/stm32f37x_rtc.h	/^void RTC_BypassShadowCmd(FunctionalState NewState);$/;"	p	signature:(FunctionalState NewState)
RTC_BypassShadowCmd	../src/stm32f37x_rtc.c	/^void RTC_BypassShadowCmd(FunctionalState NewState)$/;"	f	signature:(FunctionalState NewState)
RTC_ByteToBcd2	../src/stm32f37x_rtc.c	/^static uint8_t RTC_ByteToBcd2(uint8_t Value)$/;"	f	file:	signature:(uint8_t Value)
RTC_ByteToBcd2	../src/stm32f37x_rtc.c	/^static uint8_t RTC_ByteToBcd2(uint8_t Value);$/;"	p	file:	signature:(uint8_t Value)
RTC_CALR_CALM	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4303;"	d
RTC_CALR_CALM_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4304;"	d
RTC_CALR_CALM_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4305;"	d
RTC_CALR_CALM_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4306;"	d
RTC_CALR_CALM_3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4307;"	d
RTC_CALR_CALM_4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4308;"	d
RTC_CALR_CALM_5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4309;"	d
RTC_CALR_CALM_6	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4310;"	d
RTC_CALR_CALM_7	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4311;"	d
RTC_CALR_CALM_8	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4312;"	d
RTC_CALR_CALP	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4300;"	d
RTC_CALR_CALW16	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4302;"	d
RTC_CALR_CALW8	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4301;"	d
RTC_CR_ADD1H	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4109;"	d
RTC_CR_ALRAE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4117;"	d
RTC_CR_ALRAIE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4113;"	d
RTC_CR_ALRBE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4116;"	d
RTC_CR_ALRBIE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4112;"	d
RTC_CR_BCK	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4107;"	d
RTC_CR_BYPSHAD	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4119;"	d
RTC_CR_COE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4101;"	d
RTC_CR_COSEL	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4106;"	d
RTC_CR_FMT	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4118;"	d
RTC_CR_OSEL	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4102;"	d
RTC_CR_OSEL_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4103;"	d
RTC_CR_OSEL_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4104;"	d
RTC_CR_POL	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4105;"	d
RTC_CR_REFCKON	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4120;"	d
RTC_CR_SUB1H	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4108;"	d
RTC_CR_TSE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4114;"	d
RTC_CR_TSEDGE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4121;"	d
RTC_CR_TSIE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4110;"	d
RTC_CR_WUCKSEL	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4122;"	d
RTC_CR_WUCKSEL_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4123;"	d
RTC_CR_WUCKSEL_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4124;"	d
RTC_CR_WUCKSEL_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4125;"	d
RTC_CR_WUTE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4115;"	d
RTC_CR_WUTIE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4111;"	d
RTC_CalibOutputCmd	../inc/stm32f37x_rtc.h	/^void RTC_CalibOutputCmd(FunctionalState NewState);$/;"	p	signature:(FunctionalState NewState)
RTC_CalibOutputCmd	../src/stm32f37x_rtc.c	/^void RTC_CalibOutputCmd(FunctionalState NewState)$/;"	f	signature:(FunctionalState NewState)
RTC_CalibOutputConfig	../inc/stm32f37x_rtc.h	/^void RTC_CalibOutputConfig(uint32_t RTC_CalibOutput);$/;"	p	signature:(uint32_t RTC_CalibOutput)
RTC_CalibOutputConfig	../src/stm32f37x_rtc.c	/^void RTC_CalibOutputConfig(uint32_t RTC_CalibOutput)$/;"	f	signature:(uint32_t RTC_CalibOutput)
RTC_CalibOutput_1Hz	../inc/stm32f37x_rtc.h	427;"	d
RTC_CalibOutput_512Hz	../inc/stm32f37x_rtc.h	426;"	d
RTC_ClearFlag	../inc/stm32f37x_rtc.h	/^void RTC_ClearFlag(uint32_t RTC_FLAG);$/;"	p	signature:(uint32_t RTC_FLAG)
RTC_ClearFlag	../src/stm32f37x_rtc.c	/^void RTC_ClearFlag(uint32_t RTC_FLAG)$/;"	f	signature:(uint32_t RTC_FLAG)
RTC_ClearITPendingBit	../inc/stm32f37x_rtc.h	/^void RTC_ClearITPendingBit(uint32_t RTC_IT);$/;"	p	signature:(uint32_t RTC_IT)
RTC_ClearITPendingBit	../src/stm32f37x_rtc.c	/^void RTC_ClearITPendingBit(uint32_t RTC_IT)$/;"	f	signature:(uint32_t RTC_IT)
RTC_DR_DT	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4091;"	d
RTC_DR_DT_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4092;"	d
RTC_DR_DT_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4093;"	d
RTC_DR_DU	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4094;"	d
RTC_DR_DU_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4095;"	d
RTC_DR_DU_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4096;"	d
RTC_DR_DU_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4097;"	d
RTC_DR_DU_3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4098;"	d
RTC_DR_MT	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4085;"	d
RTC_DR_MU	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4086;"	d
RTC_DR_MU_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4087;"	d
RTC_DR_MU_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4088;"	d
RTC_DR_MU_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4089;"	d
RTC_DR_MU_3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4090;"	d
RTC_DR_RESERVED_MASK	../src/stm32f37x_rtc.c	256;"	d	file:
RTC_DR_WDU	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4081;"	d
RTC_DR_WDU_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4082;"	d
RTC_DR_WDU_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4083;"	d
RTC_DR_WDU_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4084;"	d
RTC_DR_YT	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4071;"	d
RTC_DR_YT_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4072;"	d
RTC_DR_YT_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4073;"	d
RTC_DR_YT_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4074;"	d
RTC_DR_YT_3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4075;"	d
RTC_DR_YU	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4076;"	d
RTC_DR_YU_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4077;"	d
RTC_DR_YU_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4078;"	d
RTC_DR_YU_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4079;"	d
RTC_DR_YU_3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4080;"	d
RTC_Date	../inc/stm32f37x_rtc.h	/^  uint8_t RTC_Date;     \/*!< Specifies the RTC Date.$/;"	m	struct:__anon192	access:public
RTC_DateStructInit	../inc/stm32f37x_rtc.h	/^void RTC_DateStructInit(RTC_DateTypeDef* RTC_DateStruct);$/;"	p	signature:(RTC_DateTypeDef* RTC_DateStruct)
RTC_DateStructInit	../src/stm32f37x_rtc.c	/^void RTC_DateStructInit(RTC_DateTypeDef* RTC_DateStruct)$/;"	f	signature:(RTC_DateTypeDef* RTC_DateStruct)
RTC_DateTypeDef	../inc/stm32f37x_rtc.h	/^}RTC_DateTypeDef;$/;"	t	typeref:struct:__anon192
RTC_DayLightSavingConfig	../inc/stm32f37x_rtc.h	/^void RTC_DayLightSavingConfig(uint32_t RTC_DayLightSaving, uint32_t RTC_StoreOperation);$/;"	p	signature:(uint32_t RTC_DayLightSaving, uint32_t RTC_StoreOperation)
RTC_DayLightSavingConfig	../src/stm32f37x_rtc.c	/^void RTC_DayLightSavingConfig(uint32_t RTC_DayLightSaving, uint32_t RTC_StoreOperation)$/;"	f	signature:(uint32_t RTC_DayLightSaving, uint32_t RTC_StoreOperation)
RTC_DayLightSaving_ADD1H	../inc/stm32f37x_rtc.h	479;"	d
RTC_DayLightSaving_SUB1H	../inc/stm32f37x_rtc.h	478;"	d
RTC_DeInit	../inc/stm32f37x_rtc.h	/^ErrorStatus RTC_DeInit(void);$/;"	p	signature:(void)
RTC_DeInit	../src/stm32f37x_rtc.c	/^ErrorStatus RTC_DeInit(void)$/;"	f	signature:(void)
RTC_EnterInitMode	../inc/stm32f37x_rtc.h	/^ErrorStatus RTC_EnterInitMode(void);$/;"	p	signature:(void)
RTC_EnterInitMode	../src/stm32f37x_rtc.c	/^ErrorStatus RTC_EnterInitMode(void)$/;"	f	signature:(void)
RTC_ExitInitMode	../inc/stm32f37x_rtc.h	/^void RTC_ExitInitMode(void);$/;"	p	signature:(void)
RTC_ExitInitMode	../src/stm32f37x_rtc.c	/^void RTC_ExitInitMode(void)$/;"	f	signature:(void)
RTC_FLAGS_MASK	../src/stm32f37x_rtc.c	259;"	d	file:
RTC_FLAG_ALRAF	../inc/stm32f37x_rtc.h	721;"	d
RTC_FLAG_ALRAWF	../inc/stm32f37x_rtc.h	728;"	d
RTC_FLAG_ALRBF	../inc/stm32f37x_rtc.h	720;"	d
RTC_FLAG_ALRBWF	../inc/stm32f37x_rtc.h	727;"	d
RTC_FLAG_INITF	../inc/stm32f37x_rtc.h	722;"	d
RTC_FLAG_INITS	../inc/stm32f37x_rtc.h	724;"	d
RTC_FLAG_RECALPF	../inc/stm32f37x_rtc.h	713;"	d
RTC_FLAG_RSF	../inc/stm32f37x_rtc.h	723;"	d
RTC_FLAG_SHPF	../inc/stm32f37x_rtc.h	725;"	d
RTC_FLAG_TAMP1F	../inc/stm32f37x_rtc.h	716;"	d
RTC_FLAG_TAMP2F	../inc/stm32f37x_rtc.h	715;"	d
RTC_FLAG_TAMP3F	../inc/stm32f37x_rtc.h	714;"	d
RTC_FLAG_TSF	../inc/stm32f37x_rtc.h	718;"	d
RTC_FLAG_TSOVF	../inc/stm32f37x_rtc.h	717;"	d
RTC_FLAG_WUTF	../inc/stm32f37x_rtc.h	719;"	d
RTC_FLAG_WUTWF	../inc/stm32f37x_rtc.h	726;"	d
RTC_Format_BCD	../inc/stm32f37x_rtc.h	703;"	d
RTC_Format_BIN	../inc/stm32f37x_rtc.h	702;"	d
RTC_GetAlarm	../inc/stm32f37x_rtc.h	/^void RTC_GetAlarm(uint32_t RTC_Format, uint32_t RTC_Alarm, RTC_AlarmTypeDef* RTC_AlarmStruct);$/;"	p	signature:(uint32_t RTC_Format, uint32_t RTC_Alarm, RTC_AlarmTypeDef* RTC_AlarmStruct)
RTC_GetAlarm	../src/stm32f37x_rtc.c	/^void RTC_GetAlarm(uint32_t RTC_Format, uint32_t RTC_Alarm, RTC_AlarmTypeDef* RTC_AlarmStruct)$/;"	f	signature:(uint32_t RTC_Format, uint32_t RTC_Alarm, RTC_AlarmTypeDef* RTC_AlarmStruct)
RTC_GetAlarmSubSecond	../inc/stm32f37x_rtc.h	/^uint32_t RTC_GetAlarmSubSecond(uint32_t RTC_Alarm);$/;"	p	signature:(uint32_t RTC_Alarm)
RTC_GetAlarmSubSecond	../src/stm32f37x_rtc.c	/^uint32_t RTC_GetAlarmSubSecond(uint32_t RTC_Alarm)$/;"	f	signature:(uint32_t RTC_Alarm)
RTC_GetDate	../inc/stm32f37x_rtc.h	/^void RTC_GetDate(uint32_t RTC_Format, RTC_DateTypeDef* RTC_DateStruct);$/;"	p	signature:(uint32_t RTC_Format, RTC_DateTypeDef* RTC_DateStruct)
RTC_GetDate	../src/stm32f37x_rtc.c	/^void RTC_GetDate(uint32_t RTC_Format, RTC_DateTypeDef* RTC_DateStruct)$/;"	f	signature:(uint32_t RTC_Format, RTC_DateTypeDef* RTC_DateStruct)
RTC_GetFlagStatus	../inc/stm32f37x_rtc.h	/^FlagStatus RTC_GetFlagStatus(uint32_t RTC_FLAG);$/;"	p	signature:(uint32_t RTC_FLAG)
RTC_GetFlagStatus	../src/stm32f37x_rtc.c	/^FlagStatus RTC_GetFlagStatus(uint32_t RTC_FLAG)$/;"	f	signature:(uint32_t RTC_FLAG)
RTC_GetITStatus	../inc/stm32f37x_rtc.h	/^ITStatus RTC_GetITStatus(uint32_t RTC_IT);$/;"	p	signature:(uint32_t RTC_IT)
RTC_GetITStatus	../src/stm32f37x_rtc.c	/^ITStatus RTC_GetITStatus(uint32_t RTC_IT)$/;"	f	signature:(uint32_t RTC_IT)
RTC_GetStoreOperation	../inc/stm32f37x_rtc.h	/^uint32_t RTC_GetStoreOperation(void);$/;"	p	signature:(void)
RTC_GetStoreOperation	../src/stm32f37x_rtc.c	/^uint32_t RTC_GetStoreOperation(void)$/;"	f	signature:(void)
RTC_GetSubSecond	../inc/stm32f37x_rtc.h	/^uint32_t RTC_GetSubSecond(void);$/;"	p	signature:(void)
RTC_GetSubSecond	../src/stm32f37x_rtc.c	/^uint32_t RTC_GetSubSecond(void)$/;"	f	signature:(void)
RTC_GetTime	../inc/stm32f37x_rtc.h	/^void RTC_GetTime(uint32_t RTC_Format, RTC_TimeTypeDef* RTC_TimeStruct);$/;"	p	signature:(uint32_t RTC_Format, RTC_TimeTypeDef* RTC_TimeStruct)
RTC_GetTime	../src/stm32f37x_rtc.c	/^void RTC_GetTime(uint32_t RTC_Format, RTC_TimeTypeDef* RTC_TimeStruct)$/;"	f	signature:(uint32_t RTC_Format, RTC_TimeTypeDef* RTC_TimeStruct)
RTC_GetTimeStamp	../inc/stm32f37x_rtc.h	/^void RTC_GetTimeStamp(uint32_t RTC_Format, RTC_TimeTypeDef* RTC_StampTimeStruct, $/;"	p	signature:(uint32_t RTC_Format, RTC_TimeTypeDef* RTC_StampTimeStruct, RTC_DateTypeDef* RTC_StampDateStruct)
RTC_GetTimeStamp	../src/stm32f37x_rtc.c	/^void RTC_GetTimeStamp(uint32_t RTC_Format, RTC_TimeTypeDef* RTC_StampTimeStruct, $/;"	f	signature:(uint32_t RTC_Format, RTC_TimeTypeDef* RTC_StampTimeStruct, RTC_DateTypeDef* RTC_StampDateStruct)
RTC_GetTimeStampSubSecond	../inc/stm32f37x_rtc.h	/^uint32_t RTC_GetTimeStampSubSecond(void);$/;"	p	signature:(void)
RTC_GetTimeStampSubSecond	../src/stm32f37x_rtc.c	/^uint32_t RTC_GetTimeStampSubSecond(void)$/;"	f	signature:(void)
RTC_GetWakeUpCounter	../inc/stm32f37x_rtc.h	/^uint32_t RTC_GetWakeUpCounter(void);$/;"	p	signature:(void)
RTC_GetWakeUpCounter	../src/stm32f37x_rtc.c	/^uint32_t RTC_GetWakeUpCounter(void)$/;"	f	signature:(void)
RTC_H12	../inc/stm32f37x_rtc.h	/^  uint8_t RTC_H12;      \/*!< Specifies the RTC AM\/PM Time.$/;"	m	struct:__anon191	access:public
RTC_H12_AM	../inc/stm32f37x_rtc.h	175;"	d
RTC_H12_PM	../inc/stm32f37x_rtc.h	176;"	d
RTC_HourFormat	../inc/stm32f37x_rtc.h	/^  uint32_t RTC_HourFormat;   \/*!< Specifies the RTC Hour Format.$/;"	m	struct:__anon190	access:public
RTC_HourFormat_12	../inc/stm32f37x_rtc.h	134;"	d
RTC_HourFormat_24	../inc/stm32f37x_rtc.h	133;"	d
RTC_Hours	../inc/stm32f37x_rtc.h	/^  uint8_t RTC_Hours;    \/*!< Specifies the RTC Time Hour.$/;"	m	struct:__anon191	access:public
RTC_INIT_MASK	../src/stm32f37x_rtc.c	257;"	d	file:
RTC_IRQHandler	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM0.s	/^RTC_IRQHandler$/;"	l
RTC_IRQHandler	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM3.s	/^RTC_IRQHandler$/;"	l
RTC_IRQHandler	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM4.s	/^RTC_IRQHandler$/;"	l
RTC_ISR_ALRAF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4136;"	d
RTC_ISR_ALRAWF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4144;"	d
RTC_ISR_ALRBF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4135;"	d
RTC_ISR_ALRBWF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4143;"	d
RTC_ISR_INIT	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4137;"	d
RTC_ISR_INITF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4138;"	d
RTC_ISR_INITS	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4140;"	d
RTC_ISR_RECALPF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4128;"	d
RTC_ISR_RSF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4139;"	d
RTC_ISR_SHPF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4141;"	d
RTC_ISR_TAMP1F	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4131;"	d
RTC_ISR_TAMP2F	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4130;"	d
RTC_ISR_TAMP3F	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4129;"	d
RTC_ISR_TSF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4133;"	d
RTC_ISR_TSOVF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4132;"	d
RTC_ISR_WUTF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4134;"	d
RTC_ISR_WUTWF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4142;"	d
RTC_ITConfig	../inc/stm32f37x_rtc.h	/^void RTC_ITConfig(uint32_t RTC_IT, FunctionalState NewState);$/;"	p	signature:(uint32_t RTC_IT, FunctionalState NewState)
RTC_ITConfig	../src/stm32f37x_rtc.c	/^void RTC_ITConfig(uint32_t RTC_IT, FunctionalState NewState)$/;"	f	signature:(uint32_t RTC_IT, FunctionalState NewState)
RTC_IT_ALRA	../inc/stm32f37x_rtc.h	749;"	d
RTC_IT_ALRB	../inc/stm32f37x_rtc.h	748;"	d
RTC_IT_TAMP	../inc/stm32f37x_rtc.h	750;"	d
RTC_IT_TAMP1	../inc/stm32f37x_rtc.h	751;"	d
RTC_IT_TAMP2	../inc/stm32f37x_rtc.h	752;"	d
RTC_IT_TAMP3	../inc/stm32f37x_rtc.h	753;"	d
RTC_IT_TS	../inc/stm32f37x_rtc.h	746;"	d
RTC_IT_WUT	../inc/stm32f37x_rtc.h	747;"	d
RTC_Init	../inc/stm32f37x_rtc.h	/^ErrorStatus RTC_Init(RTC_InitTypeDef* RTC_InitStruct);$/;"	p	signature:(RTC_InitTypeDef* RTC_InitStruct)
RTC_Init	../src/stm32f37x_rtc.c	/^ErrorStatus RTC_Init(RTC_InitTypeDef* RTC_InitStruct)$/;"	f	signature:(RTC_InitTypeDef* RTC_InitStruct)
RTC_InitTypeDef	../inc/stm32f37x_rtc.h	/^}RTC_InitTypeDef;$/;"	t	typeref:struct:__anon190
RTC_Minutes	../inc/stm32f37x_rtc.h	/^  uint8_t RTC_Minutes;  \/*!< Specifies the RTC Time Minutes.$/;"	m	struct:__anon191	access:public
RTC_Month	../inc/stm32f37x_rtc.h	/^  uint8_t RTC_Month;   \/*!< Specifies the RTC Date Month (in BCD format).$/;"	m	struct:__anon192	access:public
RTC_Month_April	../inc/stm32f37x_rtc.h	200;"	d
RTC_Month_August	../inc/stm32f37x_rtc.h	204;"	d
RTC_Month_December	../inc/stm32f37x_rtc.h	208;"	d
RTC_Month_February	../inc/stm32f37x_rtc.h	198;"	d
RTC_Month_January	../inc/stm32f37x_rtc.h	197;"	d
RTC_Month_July	../inc/stm32f37x_rtc.h	203;"	d
RTC_Month_June	../inc/stm32f37x_rtc.h	202;"	d
RTC_Month_March	../inc/stm32f37x_rtc.h	199;"	d
RTC_Month_May	../inc/stm32f37x_rtc.h	201;"	d
RTC_Month_November	../inc/stm32f37x_rtc.h	207;"	d
RTC_Month_October	../inc/stm32f37x_rtc.h	206;"	d
RTC_Month_September	../inc/stm32f37x_rtc.h	205;"	d
RTC_OutputConfig	../inc/stm32f37x_rtc.h	/^void RTC_OutputConfig(uint32_t RTC_Output, uint32_t RTC_OutputPolarity);$/;"	p	signature:(uint32_t RTC_Output, uint32_t RTC_OutputPolarity)
RTC_OutputConfig	../src/stm32f37x_rtc.c	/^void RTC_OutputConfig(uint32_t RTC_Output, uint32_t RTC_OutputPolarity)$/;"	f	signature:(uint32_t RTC_Output, uint32_t RTC_OutputPolarity)
RTC_OutputPolarity_High	../inc/stm32f37x_rtc.h	414;"	d
RTC_OutputPolarity_Low	../inc/stm32f37x_rtc.h	415;"	d
RTC_OutputTypeConfig	../inc/stm32f37x_rtc.h	/^void RTC_OutputTypeConfig(uint32_t RTC_OutputType);$/;"	p	signature:(uint32_t RTC_OutputType)
RTC_OutputTypeConfig	../src/stm32f37x_rtc.c	/^void RTC_OutputTypeConfig(uint32_t RTC_OutputType)$/;"	f	signature:(uint32_t RTC_OutputType)
RTC_OutputType_OpenDrain	../inc/stm32f37x_rtc.h	598;"	d
RTC_OutputType_PushPull	../inc/stm32f37x_rtc.h	599;"	d
RTC_Output_AlarmA	../inc/stm32f37x_rtc.h	398;"	d
RTC_Output_AlarmB	../inc/stm32f37x_rtc.h	399;"	d
RTC_Output_Disable	../inc/stm32f37x_rtc.h	397;"	d
RTC_Output_WakeUp	../inc/stm32f37x_rtc.h	400;"	d
RTC_PRER_PREDIV_A	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4147;"	d
RTC_PRER_PREDIV_S	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4148;"	d
RTC_RSF_MASK	../src/stm32f37x_rtc.c	258;"	d	file:
RTC_ReadBackupRegister	../inc/stm32f37x_rtc.h	/^uint32_t RTC_ReadBackupRegister(uint32_t RTC_BKP_DR);$/;"	p	signature:(uint32_t RTC_BKP_DR)
RTC_ReadBackupRegister	../src/stm32f37x_rtc.c	/^uint32_t RTC_ReadBackupRegister(uint32_t RTC_BKP_DR)$/;"	f	signature:(uint32_t RTC_BKP_DR)
RTC_RefClockCmd	../inc/stm32f37x_rtc.h	/^ErrorStatus RTC_RefClockCmd(FunctionalState NewState);$/;"	p	signature:(FunctionalState NewState)
RTC_RefClockCmd	../src/stm32f37x_rtc.c	/^ErrorStatus RTC_RefClockCmd(FunctionalState NewState)$/;"	f	signature:(FunctionalState NewState)
RTC_SHIFTR_ADD1S	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4245;"	d
RTC_SHIFTR_SUBFS	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4244;"	d
RTC_SSR_SS	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4241;"	d
RTC_Seconds	../inc/stm32f37x_rtc.h	/^  uint8_t RTC_Seconds;  \/*!< Specifies the RTC Time Seconds.$/;"	m	struct:__anon191	access:public
RTC_SetAlarm	../inc/stm32f37x_rtc.h	/^void RTC_SetAlarm(uint32_t RTC_Format, uint32_t RTC_Alarm, RTC_AlarmTypeDef* RTC_AlarmStruct);$/;"	p	signature:(uint32_t RTC_Format, uint32_t RTC_Alarm, RTC_AlarmTypeDef* RTC_AlarmStruct)
RTC_SetAlarm	../src/stm32f37x_rtc.c	/^void RTC_SetAlarm(uint32_t RTC_Format, uint32_t RTC_Alarm, RTC_AlarmTypeDef* RTC_AlarmStruct)$/;"	f	signature:(uint32_t RTC_Format, uint32_t RTC_Alarm, RTC_AlarmTypeDef* RTC_AlarmStruct)
RTC_SetDate	../inc/stm32f37x_rtc.h	/^ErrorStatus RTC_SetDate(uint32_t RTC_Format, RTC_DateTypeDef* RTC_DateStruct);$/;"	p	signature:(uint32_t RTC_Format, RTC_DateTypeDef* RTC_DateStruct)
RTC_SetDate	../src/stm32f37x_rtc.c	/^ErrorStatus RTC_SetDate(uint32_t RTC_Format, RTC_DateTypeDef* RTC_DateStruct)$/;"	f	signature:(uint32_t RTC_Format, RTC_DateTypeDef* RTC_DateStruct)
RTC_SetTime	../inc/stm32f37x_rtc.h	/^ErrorStatus RTC_SetTime(uint32_t RTC_Format, RTC_TimeTypeDef* RTC_TimeStruct);$/;"	p	signature:(uint32_t RTC_Format, RTC_TimeTypeDef* RTC_TimeStruct)
RTC_SetTime	../src/stm32f37x_rtc.c	/^ErrorStatus RTC_SetTime(uint32_t RTC_Format, RTC_TimeTypeDef* RTC_TimeStruct)$/;"	f	signature:(uint32_t RTC_Format, RTC_TimeTypeDef* RTC_TimeStruct)
RTC_SetWakeUpCounter	../inc/stm32f37x_rtc.h	/^void RTC_SetWakeUpCounter(uint32_t RTC_WakeUpCounter);$/;"	p	signature:(uint32_t RTC_WakeUpCounter)
RTC_SetWakeUpCounter	../src/stm32f37x_rtc.c	/^void RTC_SetWakeUpCounter(uint32_t RTC_WakeUpCounter)$/;"	f	signature:(uint32_t RTC_WakeUpCounter)
RTC_ShiftAdd1S_Reset	../inc/stm32f37x_rtc.h	610;"	d
RTC_ShiftAdd1S_Set	../inc/stm32f37x_rtc.h	611;"	d
RTC_SmoothCalibConfig	../inc/stm32f37x_rtc.h	/^ErrorStatus RTC_SmoothCalibConfig(uint32_t RTC_SmoothCalibPeriod, $/;"	p	signature:(uint32_t RTC_SmoothCalibPeriod, uint32_t RTC_SmoothCalibPlusPulses, uint32_t RTC_SmouthCalibMinusPulsesValue)
RTC_SmoothCalibConfig	../src/stm32f37x_rtc.c	/^ErrorStatus RTC_SmoothCalibConfig(uint32_t RTC_SmoothCalibPeriod,$/;"	f	signature:(uint32_t RTC_SmoothCalibPeriod, uint32_t RTC_SmoothCalibPlusPulses, uint32_t RTC_SmouthCalibMinusPulsesValue)
RTC_SmoothCalibPeriod_16sec	../inc/stm32f37x_rtc.h	439;"	d
RTC_SmoothCalibPeriod_32sec	../inc/stm32f37x_rtc.h	437;"	d
RTC_SmoothCalibPeriod_8sec	../inc/stm32f37x_rtc.h	441;"	d
RTC_SmoothCalibPlusPulses_Reset	../inc/stm32f37x_rtc.h	457;"	d
RTC_SmoothCalibPlusPulses_Set	../inc/stm32f37x_rtc.h	454;"	d
RTC_StoreOperation_Reset	../inc/stm32f37x_rtc.h	483;"	d
RTC_StoreOperation_Set	../inc/stm32f37x_rtc.h	484;"	d
RTC_StructInit	../inc/stm32f37x_rtc.h	/^void RTC_StructInit(RTC_InitTypeDef* RTC_InitStruct);$/;"	p	signature:(RTC_InitTypeDef* RTC_InitStruct)
RTC_StructInit	../src/stm32f37x_rtc.c	/^void RTC_StructInit(RTC_InitTypeDef* RTC_InitStruct)$/;"	f	signature:(RTC_InitTypeDef* RTC_InitStruct)
RTC_SynchPrediv	../inc/stm32f37x_rtc.h	/^  uint32_t RTC_SynchPrediv;  \/*!< Specifies the RTC Synchronous Predivider value.$/;"	m	struct:__anon190	access:public
RTC_SynchroShiftConfig	../inc/stm32f37x_rtc.h	/^ErrorStatus RTC_SynchroShiftConfig(uint32_t RTC_ShiftAdd1S, uint32_t RTC_ShiftSubFS);$/;"	p	signature:(uint32_t RTC_ShiftAdd1S, uint32_t RTC_ShiftSubFS)
RTC_SynchroShiftConfig	../src/stm32f37x_rtc.c	/^ErrorStatus RTC_SynchroShiftConfig(uint32_t RTC_ShiftAdd1S, uint32_t RTC_ShiftSubFS)$/;"	f	signature:(uint32_t RTC_ShiftAdd1S, uint32_t RTC_ShiftSubFS)
RTC_TAFCR_ALARMOUTTYPE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4315;"	d
RTC_TAFCR_TAMP1E	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4334;"	d
RTC_TAFCR_TAMP1TRG	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4333;"	d
RTC_TAFCR_TAMP2E	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4331;"	d
RTC_TAFCR_TAMP2TRG	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4330;"	d
RTC_TAFCR_TAMP3E	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4329;"	d
RTC_TAFCR_TAMP3TRG	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4328;"	d
RTC_TAFCR_TAMPFLT	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4320;"	d
RTC_TAFCR_TAMPFLT_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4321;"	d
RTC_TAFCR_TAMPFLT_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4322;"	d
RTC_TAFCR_TAMPFREQ	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4323;"	d
RTC_TAFCR_TAMPFREQ_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4324;"	d
RTC_TAFCR_TAMPFREQ_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4325;"	d
RTC_TAFCR_TAMPFREQ_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4326;"	d
RTC_TAFCR_TAMPIE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4332;"	d
RTC_TAFCR_TAMPPRCH	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4317;"	d
RTC_TAFCR_TAMPPRCH_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4318;"	d
RTC_TAFCR_TAMPPRCH_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4319;"	d
RTC_TAFCR_TAMPPUDIS	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4316;"	d
RTC_TAFCR_TAMPTS	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4327;"	d
RTC_TR_HT	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4043;"	d
RTC_TR_HT_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4044;"	d
RTC_TR_HT_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4045;"	d
RTC_TR_HU	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4046;"	d
RTC_TR_HU_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4047;"	d
RTC_TR_HU_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4048;"	d
RTC_TR_HU_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4049;"	d
RTC_TR_HU_3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4050;"	d
RTC_TR_MNT	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4051;"	d
RTC_TR_MNT_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4052;"	d
RTC_TR_MNT_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4053;"	d
RTC_TR_MNT_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4054;"	d
RTC_TR_MNU	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4055;"	d
RTC_TR_MNU_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4056;"	d
RTC_TR_MNU_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4057;"	d
RTC_TR_MNU_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4058;"	d
RTC_TR_MNU_3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4059;"	d
RTC_TR_PM	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4042;"	d
RTC_TR_RESERVED_MASK	../src/stm32f37x_rtc.c	255;"	d	file:
RTC_TR_ST	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4060;"	d
RTC_TR_ST_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4061;"	d
RTC_TR_ST_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4062;"	d
RTC_TR_ST_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4063;"	d
RTC_TR_SU	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4064;"	d
RTC_TR_SU_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4065;"	d
RTC_TR_SU_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4066;"	d
RTC_TR_SU_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4067;"	d
RTC_TR_SU_3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4068;"	d
RTC_TSDR_DT	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4287;"	d
RTC_TSDR_DT_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4288;"	d
RTC_TSDR_DT_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4289;"	d
RTC_TSDR_DU	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4290;"	d
RTC_TSDR_DU_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4291;"	d
RTC_TSDR_DU_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4292;"	d
RTC_TSDR_DU_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4293;"	d
RTC_TSDR_DU_3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4294;"	d
RTC_TSDR_MT	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4281;"	d
RTC_TSDR_MU	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4282;"	d
RTC_TSDR_MU_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4283;"	d
RTC_TSDR_MU_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4284;"	d
RTC_TSDR_MU_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4285;"	d
RTC_TSDR_MU_3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4286;"	d
RTC_TSDR_WDU	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4277;"	d
RTC_TSDR_WDU_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4278;"	d
RTC_TSDR_WDU_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4279;"	d
RTC_TSDR_WDU_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4280;"	d
RTC_TSSSR_SS	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4297;"	d
RTC_TSTR_HT	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4249;"	d
RTC_TSTR_HT_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4250;"	d
RTC_TSTR_HT_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4251;"	d
RTC_TSTR_HU	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4252;"	d
RTC_TSTR_HU_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4253;"	d
RTC_TSTR_HU_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4254;"	d
RTC_TSTR_HU_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4255;"	d
RTC_TSTR_HU_3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4256;"	d
RTC_TSTR_MNT	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4257;"	d
RTC_TSTR_MNT_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4258;"	d
RTC_TSTR_MNT_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4259;"	d
RTC_TSTR_MNT_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4260;"	d
RTC_TSTR_MNU	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4261;"	d
RTC_TSTR_MNU_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4262;"	d
RTC_TSTR_MNU_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4263;"	d
RTC_TSTR_MNU_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4264;"	d
RTC_TSTR_MNU_3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4265;"	d
RTC_TSTR_PM	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4248;"	d
RTC_TSTR_ST	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4266;"	d
RTC_TSTR_ST_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4267;"	d
RTC_TSTR_ST_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4268;"	d
RTC_TSTR_ST_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4269;"	d
RTC_TSTR_SU	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4270;"	d
RTC_TSTR_SU_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4271;"	d
RTC_TSTR_SU_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4272;"	d
RTC_TSTR_SU_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4273;"	d
RTC_TSTR_SU_3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4274;"	d
RTC_TamperCmd	../inc/stm32f37x_rtc.h	/^void RTC_TamperCmd(uint32_t RTC_Tamper, FunctionalState NewState);$/;"	p	signature:(uint32_t RTC_Tamper, FunctionalState NewState)
RTC_TamperCmd	../src/stm32f37x_rtc.c	/^void RTC_TamperCmd(uint32_t RTC_Tamper, FunctionalState NewState)$/;"	f	signature:(uint32_t RTC_Tamper, FunctionalState NewState)
RTC_TamperFilterConfig	../inc/stm32f37x_rtc.h	/^void RTC_TamperFilterConfig(uint32_t RTC_TamperFilter);$/;"	p	signature:(uint32_t RTC_TamperFilter)
RTC_TamperFilterConfig	../src/stm32f37x_rtc.c	/^void RTC_TamperFilterConfig(uint32_t RTC_TamperFilter)$/;"	f	signature:(uint32_t RTC_TamperFilter)
RTC_TamperFilter_2Sample	../inc/stm32f37x_rtc.h	512;"	d
RTC_TamperFilter_4Sample	../inc/stm32f37x_rtc.h	514;"	d
RTC_TamperFilter_8Sample	../inc/stm32f37x_rtc.h	516;"	d
RTC_TamperFilter_Disable	../inc/stm32f37x_rtc.h	510;"	d
RTC_TamperPinsPrechargeDuration	../inc/stm32f37x_rtc.h	/^void RTC_TamperPinsPrechargeDuration(uint32_t RTC_TamperPrechargeDuration);$/;"	p	signature:(uint32_t RTC_TamperPrechargeDuration)
RTC_TamperPinsPrechargeDuration	../src/stm32f37x_rtc.c	/^void RTC_TamperPinsPrechargeDuration(uint32_t RTC_TamperPrechargeDuration)$/;"	f	signature:(uint32_t RTC_TamperPrechargeDuration)
RTC_TamperPrechargeDuration_1RTCCLK	../inc/stm32f37x_rtc.h	561;"	d
RTC_TamperPrechargeDuration_2RTCCLK	../inc/stm32f37x_rtc.h	563;"	d
RTC_TamperPrechargeDuration_4RTCCLK	../inc/stm32f37x_rtc.h	565;"	d
RTC_TamperPrechargeDuration_8RTCCLK	../inc/stm32f37x_rtc.h	567;"	d
RTC_TamperPullUpCmd	../inc/stm32f37x_rtc.h	/^void RTC_TamperPullUpCmd(FunctionalState NewState);$/;"	p	signature:(FunctionalState NewState)
RTC_TamperPullUpCmd	../src/stm32f37x_rtc.c	/^void RTC_TamperPullUpCmd(FunctionalState NewState)$/;"	f	signature:(FunctionalState NewState)
RTC_TamperSamplingFreqConfig	../inc/stm32f37x_rtc.h	/^void RTC_TamperSamplingFreqConfig(uint32_t RTC_TamperSamplingFreq);$/;"	p	signature:(uint32_t RTC_TamperSamplingFreq)
RTC_TamperSamplingFreqConfig	../src/stm32f37x_rtc.c	/^void RTC_TamperSamplingFreqConfig(uint32_t RTC_TamperSamplingFreq)$/;"	f	signature:(uint32_t RTC_TamperSamplingFreq)
RTC_TamperSamplingFreq_RTCCLK_Div1024	../inc/stm32f37x_rtc.h	539;"	d
RTC_TamperSamplingFreq_RTCCLK_Div16384	../inc/stm32f37x_rtc.h	531;"	d
RTC_TamperSamplingFreq_RTCCLK_Div2048	../inc/stm32f37x_rtc.h	537;"	d
RTC_TamperSamplingFreq_RTCCLK_Div256	../inc/stm32f37x_rtc.h	543;"	d
RTC_TamperSamplingFreq_RTCCLK_Div32768	../inc/stm32f37x_rtc.h	529;"	d
RTC_TamperSamplingFreq_RTCCLK_Div4096	../inc/stm32f37x_rtc.h	535;"	d
RTC_TamperSamplingFreq_RTCCLK_Div512	../inc/stm32f37x_rtc.h	541;"	d
RTC_TamperSamplingFreq_RTCCLK_Div8192	../inc/stm32f37x_rtc.h	533;"	d
RTC_TamperTriggerConfig	../inc/stm32f37x_rtc.h	/^void RTC_TamperTriggerConfig(uint32_t RTC_Tamper, uint32_t RTC_TamperTrigger);$/;"	p	signature:(uint32_t RTC_Tamper, uint32_t RTC_TamperTrigger)
RTC_TamperTriggerConfig	../src/stm32f37x_rtc.c	/^void RTC_TamperTriggerConfig(uint32_t RTC_Tamper, uint32_t RTC_TamperTrigger)$/;"	f	signature:(uint32_t RTC_Tamper, uint32_t RTC_TamperTrigger)
RTC_TamperTrigger_FallingEdge	../inc/stm32f37x_rtc.h	495;"	d
RTC_TamperTrigger_HighLevel	../inc/stm32f37x_rtc.h	497;"	d
RTC_TamperTrigger_LowLevel	../inc/stm32f37x_rtc.h	496;"	d
RTC_TamperTrigger_RisingEdge	../inc/stm32f37x_rtc.h	494;"	d
RTC_Tamper_1	../inc/stm32f37x_rtc.h	581;"	d
RTC_Tamper_2	../inc/stm32f37x_rtc.h	583;"	d
RTC_Tamper_3	../inc/stm32f37x_rtc.h	585;"	d
RTC_TimeStampCmd	../inc/stm32f37x_rtc.h	/^void RTC_TimeStampCmd(uint32_t RTC_TimeStampEdge, FunctionalState NewState);$/;"	p	signature:(uint32_t RTC_TimeStampEdge, FunctionalState NewState)
RTC_TimeStampCmd	../src/stm32f37x_rtc.c	/^void RTC_TimeStampCmd(uint32_t RTC_TimeStampEdge, FunctionalState NewState)$/;"	f	signature:(uint32_t RTC_TimeStampEdge, FunctionalState NewState)
RTC_TimeStampEdge_Falling	../inc/stm32f37x_rtc.h	387;"	d
RTC_TimeStampEdge_Rising	../inc/stm32f37x_rtc.h	386;"	d
RTC_TimeStampOnTamperDetectionCmd	../inc/stm32f37x_rtc.h	/^void RTC_TimeStampOnTamperDetectionCmd(FunctionalState NewState);$/;"	p	signature:(FunctionalState NewState)
RTC_TimeStampOnTamperDetectionCmd	../src/stm32f37x_rtc.c	/^void RTC_TimeStampOnTamperDetectionCmd(FunctionalState NewState)$/;"	f	signature:(FunctionalState NewState)
RTC_TimeStructInit	../inc/stm32f37x_rtc.h	/^void RTC_TimeStructInit(RTC_TimeTypeDef* RTC_TimeStruct);$/;"	p	signature:(RTC_TimeTypeDef* RTC_TimeStruct)
RTC_TimeStructInit	../src/stm32f37x_rtc.c	/^void RTC_TimeStructInit(RTC_TimeTypeDef* RTC_TimeStruct)$/;"	f	signature:(RTC_TimeTypeDef* RTC_TimeStruct)
RTC_TimeTypeDef	../inc/stm32f37x_rtc.h	/^}RTC_TimeTypeDef; $/;"	t	typeref:struct:__anon191
RTC_TypeDef	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^} RTC_TypeDef;$/;"	t	typeref:struct:__anon162
RTC_WKUP_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/arm/startup_stm32f37x.s	/^RTC_WKUP_IRQHandler                                $/;"	l
RTC_WKUP_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/iar/startup_stm32f37x.s	/^RTC_WKUP_IRQHandler  $/;"	l
RTC_WKUP_IRQn	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  RTC_WKUP_IRQn               = 3,      \/*!< RTC Wakeup interrupt through the EXTI line 20                     *\/$/;"	e	enum:IRQn
RTC_WPR_KEY	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4238;"	d
RTC_WUTR_WUT	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4151;"	d
RTC_WaitForSynchro	../inc/stm32f37x_rtc.h	/^ErrorStatus RTC_WaitForSynchro(void);$/;"	p	signature:(void)
RTC_WaitForSynchro	../src/stm32f37x_rtc.c	/^ErrorStatus RTC_WaitForSynchro(void)$/;"	f	signature:(void)
RTC_WakeUpClockConfig	../inc/stm32f37x_rtc.h	/^void RTC_WakeUpClockConfig(uint32_t RTC_WakeUpClock);$/;"	p	signature:(uint32_t RTC_WakeUpClock)
RTC_WakeUpClockConfig	../src/stm32f37x_rtc.c	/^void RTC_WakeUpClockConfig(uint32_t RTC_WakeUpClock)$/;"	f	signature:(uint32_t RTC_WakeUpClock)
RTC_WakeUpClock_CK_SPRE_16bits	../inc/stm32f37x_rtc.h	370;"	d
RTC_WakeUpClock_CK_SPRE_17bits	../inc/stm32f37x_rtc.h	371;"	d
RTC_WakeUpClock_RTCCLK_Div16	../inc/stm32f37x_rtc.h	366;"	d
RTC_WakeUpClock_RTCCLK_Div2	../inc/stm32f37x_rtc.h	369;"	d
RTC_WakeUpClock_RTCCLK_Div4	../inc/stm32f37x_rtc.h	368;"	d
RTC_WakeUpClock_RTCCLK_Div8	../inc/stm32f37x_rtc.h	367;"	d
RTC_WakeUpCmd	../inc/stm32f37x_rtc.h	/^ErrorStatus RTC_WakeUpCmd(FunctionalState NewState);$/;"	p	signature:(FunctionalState NewState)
RTC_WakeUpCmd	../src/stm32f37x_rtc.c	/^ErrorStatus RTC_WakeUpCmd(FunctionalState NewState)$/;"	f	signature:(FunctionalState NewState)
RTC_WeekDay	../inc/stm32f37x_rtc.h	/^  uint8_t RTC_WeekDay; \/*!< Specifies the RTC Date WeekDay.$/;"	m	struct:__anon192	access:public
RTC_Weekday_Friday	../inc/stm32f37x_rtc.h	224;"	d
RTC_Weekday_Monday	../inc/stm32f37x_rtc.h	220;"	d
RTC_Weekday_Saturday	../inc/stm32f37x_rtc.h	225;"	d
RTC_Weekday_Sunday	../inc/stm32f37x_rtc.h	226;"	d
RTC_Weekday_Thursday	../inc/stm32f37x_rtc.h	223;"	d
RTC_Weekday_Tuesday	../inc/stm32f37x_rtc.h	221;"	d
RTC_Weekday_Wednesday	../inc/stm32f37x_rtc.h	222;"	d
RTC_WriteBackupRegister	../inc/stm32f37x_rtc.h	/^void RTC_WriteBackupRegister(uint32_t RTC_BKP_DR, uint32_t Data);$/;"	p	signature:(uint32_t RTC_BKP_DR, uint32_t Data)
RTC_WriteBackupRegister	../src/stm32f37x_rtc.c	/^void RTC_WriteBackupRegister(uint32_t RTC_BKP_DR, uint32_t Data)$/;"	f	signature:(uint32_t RTC_BKP_DR, uint32_t Data)
RTC_WriteProtectionCmd	../inc/stm32f37x_rtc.h	/^void RTC_WriteProtectionCmd(FunctionalState NewState);$/;"	p	signature:(FunctionalState NewState)
RTC_WriteProtectionCmd	../src/stm32f37x_rtc.c	/^void RTC_WriteProtectionCmd(FunctionalState NewState)$/;"	f	signature:(FunctionalState NewState)
RTC_Year	../inc/stm32f37x_rtc.h	/^  uint8_t RTC_Year;     \/*!< Specifies the RTC Date Year.$/;"	m	struct:__anon192	access:public
RTOR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t RTOR;   \/*!< USART Receiver Time Out register,         Address offset: 0x14 *\/  $/;"	m	struct:__anon167	access:public
RTR	../inc/stm32f37x_can.h	/^  uint8_t RTR;     \/*!< Specifies the type of frame for the message that will $/;"	m	struct:__anon188	access:public
RTR	../inc/stm32f37x_can.h	/^  uint8_t RTR;     \/*!< Specifies the type of frame for the received message.$/;"	m	struct:__anon189	access:public
RTSR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t RTSR;         \/*!<EXTI Rising trigger selection register ,                  Address offset: 0x08 *\/$/;"	m	struct:__anon153	access:public
RXCRCR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint16_t RXCRCR;   \/*!< SPI Rx CRC register (not used in I2S mode),          Address offset: 0x14 *\/$/;"	m	struct:__anon164	access:public
RXDR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t RXDR;         \/*!< CEC Rx Data Register,              Address offset:0x0C *\/$/;"	m	struct:__anon146	access:public
RXDR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t RXDR;     \/*!< I2C Receive data register,         Address offset: 0x24 *\/$/;"	m	struct:__anon158	access:public
Reset_Handler	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM0.s	/^Reset_Handler   PROC$/;"	l
Reset_Handler	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM3.s	/^Reset_Handler   PROC$/;"	l
Reset_Handler	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM4.s	/^Reset_Handler   PROC$/;"	l
Reset_Handler	../CMSIS/DSP_Lib/Examples/Common/GCC/startup_ARMCM0.S	/^Reset_Handler:$/;"	l
Reset_Handler	../CMSIS/DSP_Lib/Examples/Common/GCC/startup_ARMCM3.S	/^Reset_Handler:$/;"	l
Reset_Handler	../CMSIS/DSP_Lib/Examples/Common/GCC/startup_ARMCM4.S	/^Reset_Handler:$/;"	l
Reset_Handler	../CMSIS/Device/ST/STM32F37x/Source/Templates/TrueSTUDIO/startup_stm32f37x.s	/^Reset_Handler:$/;"	l
Reset_Handler	../CMSIS/Device/ST/STM32F37x/Source/Templates/arm/startup_stm32f37x.s	/^Reset_Handler    PROC$/;"	l
Reset_Handler	../CMSIS/Device/ST/STM32F37x/Source/Templates/gcc_ride7/startup_stm32f37x.s	/^Reset_Handler:  $/;"	l
Reset_Handler	../CMSIS/Device/ST/STM32F37x/Source/Templates/iar/startup_stm32f37x.s	/^Reset_Handler$/;"	l
Reset_Handler	../STARTCODE/startup_stm32f37x.s	/^Reset_Handler:  $/;"	l
SCAN_LIMIT	../tim_adc/main.c	5;"	d	file:
SCB	../CMSIS/Include/core_cm0.h	457;"	d
SCB	../CMSIS/Include/core_cm3.h	1167;"	d
SCB	../CMSIS/Include/core_cm4.h	1300;"	d
SCB	../CMSIS/Include/core_sc000.h	566;"	d
SCB	../CMSIS/Include/core_sc300.h	1138;"	d
SCB_AIRCR_ENDIANESS_Msk	../CMSIS/Include/core_cm0.h	353;"	d
SCB_AIRCR_ENDIANESS_Msk	../CMSIS/Include/core_cm3.h	403;"	d
SCB_AIRCR_ENDIANESS_Msk	../CMSIS/Include/core_cm4.h	429;"	d
SCB_AIRCR_ENDIANESS_Msk	../CMSIS/Include/core_sc000.h	365;"	d
SCB_AIRCR_ENDIANESS_Msk	../CMSIS/Include/core_sc300.h	389;"	d
SCB_AIRCR_ENDIANESS_Pos	../CMSIS/Include/core_cm0.h	352;"	d
SCB_AIRCR_ENDIANESS_Pos	../CMSIS/Include/core_cm3.h	402;"	d
SCB_AIRCR_ENDIANESS_Pos	../CMSIS/Include/core_cm4.h	428;"	d
SCB_AIRCR_ENDIANESS_Pos	../CMSIS/Include/core_sc000.h	364;"	d
SCB_AIRCR_ENDIANESS_Pos	../CMSIS/Include/core_sc300.h	388;"	d
SCB_AIRCR_PRIGROUP_Msk	../CMSIS/Include/core_cm3.h	406;"	d
SCB_AIRCR_PRIGROUP_Msk	../CMSIS/Include/core_cm4.h	432;"	d
SCB_AIRCR_PRIGROUP_Msk	../CMSIS/Include/core_sc300.h	392;"	d
SCB_AIRCR_PRIGROUP_Pos	../CMSIS/Include/core_cm3.h	405;"	d
SCB_AIRCR_PRIGROUP_Pos	../CMSIS/Include/core_cm4.h	431;"	d
SCB_AIRCR_PRIGROUP_Pos	../CMSIS/Include/core_sc300.h	391;"	d
SCB_AIRCR_SYSRESETREQ_Msk	../CMSIS/Include/core_cm0.h	356;"	d
SCB_AIRCR_SYSRESETREQ_Msk	../CMSIS/Include/core_cm3.h	409;"	d
SCB_AIRCR_SYSRESETREQ_Msk	../CMSIS/Include/core_cm4.h	435;"	d
SCB_AIRCR_SYSRESETREQ_Msk	../CMSIS/Include/core_sc000.h	368;"	d
SCB_AIRCR_SYSRESETREQ_Msk	../CMSIS/Include/core_sc300.h	395;"	d
SCB_AIRCR_SYSRESETREQ_Pos	../CMSIS/Include/core_cm0.h	355;"	d
SCB_AIRCR_SYSRESETREQ_Pos	../CMSIS/Include/core_cm3.h	408;"	d
SCB_AIRCR_SYSRESETREQ_Pos	../CMSIS/Include/core_cm4.h	434;"	d
SCB_AIRCR_SYSRESETREQ_Pos	../CMSIS/Include/core_sc000.h	367;"	d
SCB_AIRCR_SYSRESETREQ_Pos	../CMSIS/Include/core_sc300.h	394;"	d
SCB_AIRCR_VECTCLRACTIVE_Msk	../CMSIS/Include/core_cm0.h	359;"	d
SCB_AIRCR_VECTCLRACTIVE_Msk	../CMSIS/Include/core_cm3.h	412;"	d
SCB_AIRCR_VECTCLRACTIVE_Msk	../CMSIS/Include/core_cm4.h	438;"	d
SCB_AIRCR_VECTCLRACTIVE_Msk	../CMSIS/Include/core_sc000.h	371;"	d
SCB_AIRCR_VECTCLRACTIVE_Msk	../CMSIS/Include/core_sc300.h	398;"	d
SCB_AIRCR_VECTCLRACTIVE_Pos	../CMSIS/Include/core_cm0.h	358;"	d
SCB_AIRCR_VECTCLRACTIVE_Pos	../CMSIS/Include/core_cm3.h	411;"	d
SCB_AIRCR_VECTCLRACTIVE_Pos	../CMSIS/Include/core_cm4.h	437;"	d
SCB_AIRCR_VECTCLRACTIVE_Pos	../CMSIS/Include/core_sc000.h	370;"	d
SCB_AIRCR_VECTCLRACTIVE_Pos	../CMSIS/Include/core_sc300.h	397;"	d
SCB_AIRCR_VECTKEYSTAT_Msk	../CMSIS/Include/core_cm0.h	350;"	d
SCB_AIRCR_VECTKEYSTAT_Msk	../CMSIS/Include/core_cm3.h	400;"	d
SCB_AIRCR_VECTKEYSTAT_Msk	../CMSIS/Include/core_cm4.h	426;"	d
SCB_AIRCR_VECTKEYSTAT_Msk	../CMSIS/Include/core_sc000.h	362;"	d
SCB_AIRCR_VECTKEYSTAT_Msk	../CMSIS/Include/core_sc300.h	386;"	d
SCB_AIRCR_VECTKEYSTAT_Pos	../CMSIS/Include/core_cm0.h	349;"	d
SCB_AIRCR_VECTKEYSTAT_Pos	../CMSIS/Include/core_cm3.h	399;"	d
SCB_AIRCR_VECTKEYSTAT_Pos	../CMSIS/Include/core_cm4.h	425;"	d
SCB_AIRCR_VECTKEYSTAT_Pos	../CMSIS/Include/core_sc000.h	361;"	d
SCB_AIRCR_VECTKEYSTAT_Pos	../CMSIS/Include/core_sc300.h	385;"	d
SCB_AIRCR_VECTKEY_Msk	../CMSIS/Include/core_cm0.h	347;"	d
SCB_AIRCR_VECTKEY_Msk	../CMSIS/Include/core_cm3.h	397;"	d
SCB_AIRCR_VECTKEY_Msk	../CMSIS/Include/core_cm4.h	423;"	d
SCB_AIRCR_VECTKEY_Msk	../CMSIS/Include/core_sc000.h	359;"	d
SCB_AIRCR_VECTKEY_Msk	../CMSIS/Include/core_sc300.h	383;"	d
SCB_AIRCR_VECTKEY_Pos	../CMSIS/Include/core_cm0.h	346;"	d
SCB_AIRCR_VECTKEY_Pos	../CMSIS/Include/core_cm3.h	396;"	d
SCB_AIRCR_VECTKEY_Pos	../CMSIS/Include/core_cm4.h	422;"	d
SCB_AIRCR_VECTKEY_Pos	../CMSIS/Include/core_sc000.h	358;"	d
SCB_AIRCR_VECTKEY_Pos	../CMSIS/Include/core_sc300.h	382;"	d
SCB_AIRCR_VECTRESET_Msk	../CMSIS/Include/core_cm3.h	415;"	d
SCB_AIRCR_VECTRESET_Msk	../CMSIS/Include/core_cm4.h	441;"	d
SCB_AIRCR_VECTRESET_Msk	../CMSIS/Include/core_sc300.h	401;"	d
SCB_AIRCR_VECTRESET_Pos	../CMSIS/Include/core_cm3.h	414;"	d
SCB_AIRCR_VECTRESET_Pos	../CMSIS/Include/core_cm4.h	440;"	d
SCB_AIRCR_VECTRESET_Pos	../CMSIS/Include/core_sc300.h	400;"	d
SCB_BASE	../CMSIS/Include/core_cm0.h	455;"	d
SCB_BASE	../CMSIS/Include/core_cm3.h	1164;"	d
SCB_BASE	../CMSIS/Include/core_cm4.h	1297;"	d
SCB_BASE	../CMSIS/Include/core_sc000.h	563;"	d
SCB_BASE	../CMSIS/Include/core_sc300.h	1135;"	d
SCB_CCR_BFHFNMIGN_Msk	../CMSIS/Include/core_cm3.h	432;"	d
SCB_CCR_BFHFNMIGN_Msk	../CMSIS/Include/core_cm4.h	458;"	d
SCB_CCR_BFHFNMIGN_Msk	../CMSIS/Include/core_sc300.h	418;"	d
SCB_CCR_BFHFNMIGN_Pos	../CMSIS/Include/core_cm3.h	431;"	d
SCB_CCR_BFHFNMIGN_Pos	../CMSIS/Include/core_cm4.h	457;"	d
SCB_CCR_BFHFNMIGN_Pos	../CMSIS/Include/core_sc300.h	417;"	d
SCB_CCR_DIV_0_TRP_Msk	../CMSIS/Include/core_cm3.h	435;"	d
SCB_CCR_DIV_0_TRP_Msk	../CMSIS/Include/core_cm4.h	461;"	d
SCB_CCR_DIV_0_TRP_Msk	../CMSIS/Include/core_sc300.h	421;"	d
SCB_CCR_DIV_0_TRP_Pos	../CMSIS/Include/core_cm3.h	434;"	d
SCB_CCR_DIV_0_TRP_Pos	../CMSIS/Include/core_cm4.h	460;"	d
SCB_CCR_DIV_0_TRP_Pos	../CMSIS/Include/core_sc300.h	420;"	d
SCB_CCR_NONBASETHRDENA_Msk	../CMSIS/Include/core_cm3.h	444;"	d
SCB_CCR_NONBASETHRDENA_Msk	../CMSIS/Include/core_cm4.h	470;"	d
SCB_CCR_NONBASETHRDENA_Msk	../CMSIS/Include/core_sc300.h	430;"	d
SCB_CCR_NONBASETHRDENA_Pos	../CMSIS/Include/core_cm3.h	443;"	d
SCB_CCR_NONBASETHRDENA_Pos	../CMSIS/Include/core_cm4.h	469;"	d
SCB_CCR_NONBASETHRDENA_Pos	../CMSIS/Include/core_sc300.h	429;"	d
SCB_CCR_STKALIGN_Msk	../CMSIS/Include/core_cm0.h	373;"	d
SCB_CCR_STKALIGN_Msk	../CMSIS/Include/core_cm3.h	429;"	d
SCB_CCR_STKALIGN_Msk	../CMSIS/Include/core_cm4.h	455;"	d
SCB_CCR_STKALIGN_Msk	../CMSIS/Include/core_sc000.h	385;"	d
SCB_CCR_STKALIGN_Msk	../CMSIS/Include/core_sc300.h	415;"	d
SCB_CCR_STKALIGN_Pos	../CMSIS/Include/core_cm0.h	372;"	d
SCB_CCR_STKALIGN_Pos	../CMSIS/Include/core_cm3.h	428;"	d
SCB_CCR_STKALIGN_Pos	../CMSIS/Include/core_cm4.h	454;"	d
SCB_CCR_STKALIGN_Pos	../CMSIS/Include/core_sc000.h	384;"	d
SCB_CCR_STKALIGN_Pos	../CMSIS/Include/core_sc300.h	414;"	d
SCB_CCR_UNALIGN_TRP_Msk	../CMSIS/Include/core_cm0.h	376;"	d
SCB_CCR_UNALIGN_TRP_Msk	../CMSIS/Include/core_cm3.h	438;"	d
SCB_CCR_UNALIGN_TRP_Msk	../CMSIS/Include/core_cm4.h	464;"	d
SCB_CCR_UNALIGN_TRP_Msk	../CMSIS/Include/core_sc000.h	388;"	d
SCB_CCR_UNALIGN_TRP_Msk	../CMSIS/Include/core_sc300.h	424;"	d
SCB_CCR_UNALIGN_TRP_Pos	../CMSIS/Include/core_cm0.h	375;"	d
SCB_CCR_UNALIGN_TRP_Pos	../CMSIS/Include/core_cm3.h	437;"	d
SCB_CCR_UNALIGN_TRP_Pos	../CMSIS/Include/core_cm4.h	463;"	d
SCB_CCR_UNALIGN_TRP_Pos	../CMSIS/Include/core_sc000.h	387;"	d
SCB_CCR_UNALIGN_TRP_Pos	../CMSIS/Include/core_sc300.h	423;"	d
SCB_CCR_USERSETMPEND_Msk	../CMSIS/Include/core_cm3.h	441;"	d
SCB_CCR_USERSETMPEND_Msk	../CMSIS/Include/core_cm4.h	467;"	d
SCB_CCR_USERSETMPEND_Msk	../CMSIS/Include/core_sc300.h	427;"	d
SCB_CCR_USERSETMPEND_Pos	../CMSIS/Include/core_cm3.h	440;"	d
SCB_CCR_USERSETMPEND_Pos	../CMSIS/Include/core_cm4.h	466;"	d
SCB_CCR_USERSETMPEND_Pos	../CMSIS/Include/core_sc300.h	426;"	d
SCB_CFSR_BUSFAULTSR_Msk	../CMSIS/Include/core_cm3.h	494;"	d
SCB_CFSR_BUSFAULTSR_Msk	../CMSIS/Include/core_cm4.h	520;"	d
SCB_CFSR_BUSFAULTSR_Msk	../CMSIS/Include/core_sc300.h	480;"	d
SCB_CFSR_BUSFAULTSR_Pos	../CMSIS/Include/core_cm3.h	493;"	d
SCB_CFSR_BUSFAULTSR_Pos	../CMSIS/Include/core_cm4.h	519;"	d
SCB_CFSR_BUSFAULTSR_Pos	../CMSIS/Include/core_sc300.h	479;"	d
SCB_CFSR_MEMFAULTSR_Msk	../CMSIS/Include/core_cm3.h	497;"	d
SCB_CFSR_MEMFAULTSR_Msk	../CMSIS/Include/core_cm4.h	523;"	d
SCB_CFSR_MEMFAULTSR_Msk	../CMSIS/Include/core_sc300.h	483;"	d
SCB_CFSR_MEMFAULTSR_Pos	../CMSIS/Include/core_cm3.h	496;"	d
SCB_CFSR_MEMFAULTSR_Pos	../CMSIS/Include/core_cm4.h	522;"	d
SCB_CFSR_MEMFAULTSR_Pos	../CMSIS/Include/core_sc300.h	482;"	d
SCB_CFSR_USGFAULTSR_Msk	../CMSIS/Include/core_cm3.h	491;"	d
SCB_CFSR_USGFAULTSR_Msk	../CMSIS/Include/core_cm4.h	517;"	d
SCB_CFSR_USGFAULTSR_Msk	../CMSIS/Include/core_sc300.h	477;"	d
SCB_CFSR_USGFAULTSR_Pos	../CMSIS/Include/core_cm3.h	490;"	d
SCB_CFSR_USGFAULTSR_Pos	../CMSIS/Include/core_cm4.h	516;"	d
SCB_CFSR_USGFAULTSR_Pos	../CMSIS/Include/core_sc300.h	476;"	d
SCB_CPUID_ARCHITECTURE_Msk	../CMSIS/Include/core_cm0.h	309;"	d
SCB_CPUID_ARCHITECTURE_Msk	../CMSIS/Include/core_cm3.h	344;"	d
SCB_CPUID_ARCHITECTURE_Msk	../CMSIS/Include/core_cm4.h	378;"	d
SCB_CPUID_ARCHITECTURE_Msk	../CMSIS/Include/core_sc000.h	317;"	d
SCB_CPUID_ARCHITECTURE_Msk	../CMSIS/Include/core_sc300.h	335;"	d
SCB_CPUID_ARCHITECTURE_Pos	../CMSIS/Include/core_cm0.h	308;"	d
SCB_CPUID_ARCHITECTURE_Pos	../CMSIS/Include/core_cm3.h	343;"	d
SCB_CPUID_ARCHITECTURE_Pos	../CMSIS/Include/core_cm4.h	377;"	d
SCB_CPUID_ARCHITECTURE_Pos	../CMSIS/Include/core_sc000.h	316;"	d
SCB_CPUID_ARCHITECTURE_Pos	../CMSIS/Include/core_sc300.h	334;"	d
SCB_CPUID_IMPLEMENTER_Msk	../CMSIS/Include/core_cm0.h	303;"	d
SCB_CPUID_IMPLEMENTER_Msk	../CMSIS/Include/core_cm3.h	338;"	d
SCB_CPUID_IMPLEMENTER_Msk	../CMSIS/Include/core_cm4.h	372;"	d
SCB_CPUID_IMPLEMENTER_Msk	../CMSIS/Include/core_sc000.h	311;"	d
SCB_CPUID_IMPLEMENTER_Msk	../CMSIS/Include/core_sc300.h	329;"	d
SCB_CPUID_IMPLEMENTER_Pos	../CMSIS/Include/core_cm0.h	302;"	d
SCB_CPUID_IMPLEMENTER_Pos	../CMSIS/Include/core_cm3.h	337;"	d
SCB_CPUID_IMPLEMENTER_Pos	../CMSIS/Include/core_cm4.h	371;"	d
SCB_CPUID_IMPLEMENTER_Pos	../CMSIS/Include/core_sc000.h	310;"	d
SCB_CPUID_IMPLEMENTER_Pos	../CMSIS/Include/core_sc300.h	328;"	d
SCB_CPUID_PARTNO_Msk	../CMSIS/Include/core_cm0.h	312;"	d
SCB_CPUID_PARTNO_Msk	../CMSIS/Include/core_cm3.h	347;"	d
SCB_CPUID_PARTNO_Msk	../CMSIS/Include/core_cm4.h	381;"	d
SCB_CPUID_PARTNO_Msk	../CMSIS/Include/core_sc000.h	320;"	d
SCB_CPUID_PARTNO_Msk	../CMSIS/Include/core_sc300.h	338;"	d
SCB_CPUID_PARTNO_Pos	../CMSIS/Include/core_cm0.h	311;"	d
SCB_CPUID_PARTNO_Pos	../CMSIS/Include/core_cm3.h	346;"	d
SCB_CPUID_PARTNO_Pos	../CMSIS/Include/core_cm4.h	380;"	d
SCB_CPUID_PARTNO_Pos	../CMSIS/Include/core_sc000.h	319;"	d
SCB_CPUID_PARTNO_Pos	../CMSIS/Include/core_sc300.h	337;"	d
SCB_CPUID_REVISION_Msk	../CMSIS/Include/core_cm0.h	315;"	d
SCB_CPUID_REVISION_Msk	../CMSIS/Include/core_cm3.h	350;"	d
SCB_CPUID_REVISION_Msk	../CMSIS/Include/core_cm4.h	384;"	d
SCB_CPUID_REVISION_Msk	../CMSIS/Include/core_sc000.h	323;"	d
SCB_CPUID_REVISION_Msk	../CMSIS/Include/core_sc300.h	341;"	d
SCB_CPUID_REVISION_Pos	../CMSIS/Include/core_cm0.h	314;"	d
SCB_CPUID_REVISION_Pos	../CMSIS/Include/core_cm3.h	349;"	d
SCB_CPUID_REVISION_Pos	../CMSIS/Include/core_cm4.h	383;"	d
SCB_CPUID_REVISION_Pos	../CMSIS/Include/core_sc000.h	322;"	d
SCB_CPUID_REVISION_Pos	../CMSIS/Include/core_sc300.h	340;"	d
SCB_CPUID_VARIANT_Msk	../CMSIS/Include/core_cm0.h	306;"	d
SCB_CPUID_VARIANT_Msk	../CMSIS/Include/core_cm3.h	341;"	d
SCB_CPUID_VARIANT_Msk	../CMSIS/Include/core_cm4.h	375;"	d
SCB_CPUID_VARIANT_Msk	../CMSIS/Include/core_sc000.h	314;"	d
SCB_CPUID_VARIANT_Msk	../CMSIS/Include/core_sc300.h	332;"	d
SCB_CPUID_VARIANT_Pos	../CMSIS/Include/core_cm0.h	305;"	d
SCB_CPUID_VARIANT_Pos	../CMSIS/Include/core_cm3.h	340;"	d
SCB_CPUID_VARIANT_Pos	../CMSIS/Include/core_cm4.h	374;"	d
SCB_CPUID_VARIANT_Pos	../CMSIS/Include/core_sc000.h	313;"	d
SCB_CPUID_VARIANT_Pos	../CMSIS/Include/core_sc300.h	331;"	d
SCB_DFSR_BKPT_Msk	../CMSIS/Include/core_cm3.h	520;"	d
SCB_DFSR_BKPT_Msk	../CMSIS/Include/core_cm4.h	546;"	d
SCB_DFSR_BKPT_Msk	../CMSIS/Include/core_sc300.h	506;"	d
SCB_DFSR_BKPT_Pos	../CMSIS/Include/core_cm3.h	519;"	d
SCB_DFSR_BKPT_Pos	../CMSIS/Include/core_cm4.h	545;"	d
SCB_DFSR_BKPT_Pos	../CMSIS/Include/core_sc300.h	505;"	d
SCB_DFSR_DWTTRAP_Msk	../CMSIS/Include/core_cm3.h	517;"	d
SCB_DFSR_DWTTRAP_Msk	../CMSIS/Include/core_cm4.h	543;"	d
SCB_DFSR_DWTTRAP_Msk	../CMSIS/Include/core_sc300.h	503;"	d
SCB_DFSR_DWTTRAP_Pos	../CMSIS/Include/core_cm3.h	516;"	d
SCB_DFSR_DWTTRAP_Pos	../CMSIS/Include/core_cm4.h	542;"	d
SCB_DFSR_DWTTRAP_Pos	../CMSIS/Include/core_sc300.h	502;"	d
SCB_DFSR_EXTERNAL_Msk	../CMSIS/Include/core_cm3.h	511;"	d
SCB_DFSR_EXTERNAL_Msk	../CMSIS/Include/core_cm4.h	537;"	d
SCB_DFSR_EXTERNAL_Msk	../CMSIS/Include/core_sc300.h	497;"	d
SCB_DFSR_EXTERNAL_Pos	../CMSIS/Include/core_cm3.h	510;"	d
SCB_DFSR_EXTERNAL_Pos	../CMSIS/Include/core_cm4.h	536;"	d
SCB_DFSR_EXTERNAL_Pos	../CMSIS/Include/core_sc300.h	496;"	d
SCB_DFSR_HALTED_Msk	../CMSIS/Include/core_cm3.h	523;"	d
SCB_DFSR_HALTED_Msk	../CMSIS/Include/core_cm4.h	549;"	d
SCB_DFSR_HALTED_Msk	../CMSIS/Include/core_sc300.h	509;"	d
SCB_DFSR_HALTED_Pos	../CMSIS/Include/core_cm3.h	522;"	d
SCB_DFSR_HALTED_Pos	../CMSIS/Include/core_cm4.h	548;"	d
SCB_DFSR_HALTED_Pos	../CMSIS/Include/core_sc300.h	508;"	d
SCB_DFSR_VCATCH_Msk	../CMSIS/Include/core_cm3.h	514;"	d
SCB_DFSR_VCATCH_Msk	../CMSIS/Include/core_cm4.h	540;"	d
SCB_DFSR_VCATCH_Msk	../CMSIS/Include/core_sc300.h	500;"	d
SCB_DFSR_VCATCH_Pos	../CMSIS/Include/core_cm3.h	513;"	d
SCB_DFSR_VCATCH_Pos	../CMSIS/Include/core_cm4.h	539;"	d
SCB_DFSR_VCATCH_Pos	../CMSIS/Include/core_sc300.h	499;"	d
SCB_HFSR_DEBUGEVT_Msk	../CMSIS/Include/core_cm3.h	501;"	d
SCB_HFSR_DEBUGEVT_Msk	../CMSIS/Include/core_cm4.h	527;"	d
SCB_HFSR_DEBUGEVT_Msk	../CMSIS/Include/core_sc300.h	487;"	d
SCB_HFSR_DEBUGEVT_Pos	../CMSIS/Include/core_cm3.h	500;"	d
SCB_HFSR_DEBUGEVT_Pos	../CMSIS/Include/core_cm4.h	526;"	d
SCB_HFSR_DEBUGEVT_Pos	../CMSIS/Include/core_sc300.h	486;"	d
SCB_HFSR_FORCED_Msk	../CMSIS/Include/core_cm3.h	504;"	d
SCB_HFSR_FORCED_Msk	../CMSIS/Include/core_cm4.h	530;"	d
SCB_HFSR_FORCED_Msk	../CMSIS/Include/core_sc300.h	490;"	d
SCB_HFSR_FORCED_Pos	../CMSIS/Include/core_cm3.h	503;"	d
SCB_HFSR_FORCED_Pos	../CMSIS/Include/core_cm4.h	529;"	d
SCB_HFSR_FORCED_Pos	../CMSIS/Include/core_sc300.h	489;"	d
SCB_HFSR_VECTTBL_Msk	../CMSIS/Include/core_cm3.h	507;"	d
SCB_HFSR_VECTTBL_Msk	../CMSIS/Include/core_cm4.h	533;"	d
SCB_HFSR_VECTTBL_Msk	../CMSIS/Include/core_sc300.h	493;"	d
SCB_HFSR_VECTTBL_Pos	../CMSIS/Include/core_cm3.h	506;"	d
SCB_HFSR_VECTTBL_Pos	../CMSIS/Include/core_cm4.h	532;"	d
SCB_HFSR_VECTTBL_Pos	../CMSIS/Include/core_sc300.h	492;"	d
SCB_ICSR_ISRPENDING_Msk	../CMSIS/Include/core_cm0.h	337;"	d
SCB_ICSR_ISRPENDING_Msk	../CMSIS/Include/core_cm3.h	372;"	d
SCB_ICSR_ISRPENDING_Msk	../CMSIS/Include/core_cm4.h	406;"	d
SCB_ICSR_ISRPENDING_Msk	../CMSIS/Include/core_sc000.h	345;"	d
SCB_ICSR_ISRPENDING_Msk	../CMSIS/Include/core_sc300.h	363;"	d
SCB_ICSR_ISRPENDING_Pos	../CMSIS/Include/core_cm0.h	336;"	d
SCB_ICSR_ISRPENDING_Pos	../CMSIS/Include/core_cm3.h	371;"	d
SCB_ICSR_ISRPENDING_Pos	../CMSIS/Include/core_cm4.h	405;"	d
SCB_ICSR_ISRPENDING_Pos	../CMSIS/Include/core_sc000.h	344;"	d
SCB_ICSR_ISRPENDING_Pos	../CMSIS/Include/core_sc300.h	362;"	d
SCB_ICSR_ISRPREEMPT_Msk	../CMSIS/Include/core_cm0.h	334;"	d
SCB_ICSR_ISRPREEMPT_Msk	../CMSIS/Include/core_cm3.h	369;"	d
SCB_ICSR_ISRPREEMPT_Msk	../CMSIS/Include/core_cm4.h	403;"	d
SCB_ICSR_ISRPREEMPT_Msk	../CMSIS/Include/core_sc000.h	342;"	d
SCB_ICSR_ISRPREEMPT_Msk	../CMSIS/Include/core_sc300.h	360;"	d
SCB_ICSR_ISRPREEMPT_Pos	../CMSIS/Include/core_cm0.h	333;"	d
SCB_ICSR_ISRPREEMPT_Pos	../CMSIS/Include/core_cm3.h	368;"	d
SCB_ICSR_ISRPREEMPT_Pos	../CMSIS/Include/core_cm4.h	402;"	d
SCB_ICSR_ISRPREEMPT_Pos	../CMSIS/Include/core_sc000.h	341;"	d
SCB_ICSR_ISRPREEMPT_Pos	../CMSIS/Include/core_sc300.h	359;"	d
SCB_ICSR_NMIPENDSET_Msk	../CMSIS/Include/core_cm0.h	319;"	d
SCB_ICSR_NMIPENDSET_Msk	../CMSIS/Include/core_cm3.h	354;"	d
SCB_ICSR_NMIPENDSET_Msk	../CMSIS/Include/core_cm4.h	388;"	d
SCB_ICSR_NMIPENDSET_Msk	../CMSIS/Include/core_sc000.h	327;"	d
SCB_ICSR_NMIPENDSET_Msk	../CMSIS/Include/core_sc300.h	345;"	d
SCB_ICSR_NMIPENDSET_Pos	../CMSIS/Include/core_cm0.h	318;"	d
SCB_ICSR_NMIPENDSET_Pos	../CMSIS/Include/core_cm3.h	353;"	d
SCB_ICSR_NMIPENDSET_Pos	../CMSIS/Include/core_cm4.h	387;"	d
SCB_ICSR_NMIPENDSET_Pos	../CMSIS/Include/core_sc000.h	326;"	d
SCB_ICSR_NMIPENDSET_Pos	../CMSIS/Include/core_sc300.h	344;"	d
SCB_ICSR_PENDSTCLR_Msk	../CMSIS/Include/core_cm0.h	331;"	d
SCB_ICSR_PENDSTCLR_Msk	../CMSIS/Include/core_cm3.h	366;"	d
SCB_ICSR_PENDSTCLR_Msk	../CMSIS/Include/core_cm4.h	400;"	d
SCB_ICSR_PENDSTCLR_Msk	../CMSIS/Include/core_sc000.h	339;"	d
SCB_ICSR_PENDSTCLR_Msk	../CMSIS/Include/core_sc300.h	357;"	d
SCB_ICSR_PENDSTCLR_Pos	../CMSIS/Include/core_cm0.h	330;"	d
SCB_ICSR_PENDSTCLR_Pos	../CMSIS/Include/core_cm3.h	365;"	d
SCB_ICSR_PENDSTCLR_Pos	../CMSIS/Include/core_cm4.h	399;"	d
SCB_ICSR_PENDSTCLR_Pos	../CMSIS/Include/core_sc000.h	338;"	d
SCB_ICSR_PENDSTCLR_Pos	../CMSIS/Include/core_sc300.h	356;"	d
SCB_ICSR_PENDSTSET_Msk	../CMSIS/Include/core_cm0.h	328;"	d
SCB_ICSR_PENDSTSET_Msk	../CMSIS/Include/core_cm3.h	363;"	d
SCB_ICSR_PENDSTSET_Msk	../CMSIS/Include/core_cm4.h	397;"	d
SCB_ICSR_PENDSTSET_Msk	../CMSIS/Include/core_sc000.h	336;"	d
SCB_ICSR_PENDSTSET_Msk	../CMSIS/Include/core_sc300.h	354;"	d
SCB_ICSR_PENDSTSET_Pos	../CMSIS/Include/core_cm0.h	327;"	d
SCB_ICSR_PENDSTSET_Pos	../CMSIS/Include/core_cm3.h	362;"	d
SCB_ICSR_PENDSTSET_Pos	../CMSIS/Include/core_cm4.h	396;"	d
SCB_ICSR_PENDSTSET_Pos	../CMSIS/Include/core_sc000.h	335;"	d
SCB_ICSR_PENDSTSET_Pos	../CMSIS/Include/core_sc300.h	353;"	d
SCB_ICSR_PENDSVCLR_Msk	../CMSIS/Include/core_cm0.h	325;"	d
SCB_ICSR_PENDSVCLR_Msk	../CMSIS/Include/core_cm3.h	360;"	d
SCB_ICSR_PENDSVCLR_Msk	../CMSIS/Include/core_cm4.h	394;"	d
SCB_ICSR_PENDSVCLR_Msk	../CMSIS/Include/core_sc000.h	333;"	d
SCB_ICSR_PENDSVCLR_Msk	../CMSIS/Include/core_sc300.h	351;"	d
SCB_ICSR_PENDSVCLR_Pos	../CMSIS/Include/core_cm0.h	324;"	d
SCB_ICSR_PENDSVCLR_Pos	../CMSIS/Include/core_cm3.h	359;"	d
SCB_ICSR_PENDSVCLR_Pos	../CMSIS/Include/core_cm4.h	393;"	d
SCB_ICSR_PENDSVCLR_Pos	../CMSIS/Include/core_sc000.h	332;"	d
SCB_ICSR_PENDSVCLR_Pos	../CMSIS/Include/core_sc300.h	350;"	d
SCB_ICSR_PENDSVSET_Msk	../CMSIS/Include/core_cm0.h	322;"	d
SCB_ICSR_PENDSVSET_Msk	../CMSIS/Include/core_cm3.h	357;"	d
SCB_ICSR_PENDSVSET_Msk	../CMSIS/Include/core_cm4.h	391;"	d
SCB_ICSR_PENDSVSET_Msk	../CMSIS/Include/core_sc000.h	330;"	d
SCB_ICSR_PENDSVSET_Msk	../CMSIS/Include/core_sc300.h	348;"	d
SCB_ICSR_PENDSVSET_Pos	../CMSIS/Include/core_cm0.h	321;"	d
SCB_ICSR_PENDSVSET_Pos	../CMSIS/Include/core_cm3.h	356;"	d
SCB_ICSR_PENDSVSET_Pos	../CMSIS/Include/core_cm4.h	390;"	d
SCB_ICSR_PENDSVSET_Pos	../CMSIS/Include/core_sc000.h	329;"	d
SCB_ICSR_PENDSVSET_Pos	../CMSIS/Include/core_sc300.h	347;"	d
SCB_ICSR_RETTOBASE_Msk	../CMSIS/Include/core_cm3.h	378;"	d
SCB_ICSR_RETTOBASE_Msk	../CMSIS/Include/core_cm4.h	412;"	d
SCB_ICSR_RETTOBASE_Msk	../CMSIS/Include/core_sc300.h	369;"	d
SCB_ICSR_RETTOBASE_Pos	../CMSIS/Include/core_cm3.h	377;"	d
SCB_ICSR_RETTOBASE_Pos	../CMSIS/Include/core_cm4.h	411;"	d
SCB_ICSR_RETTOBASE_Pos	../CMSIS/Include/core_sc300.h	368;"	d
SCB_ICSR_VECTACTIVE_Msk	../CMSIS/Include/core_cm0.h	343;"	d
SCB_ICSR_VECTACTIVE_Msk	../CMSIS/Include/core_cm3.h	381;"	d
SCB_ICSR_VECTACTIVE_Msk	../CMSIS/Include/core_cm4.h	415;"	d
SCB_ICSR_VECTACTIVE_Msk	../CMSIS/Include/core_sc000.h	351;"	d
SCB_ICSR_VECTACTIVE_Msk	../CMSIS/Include/core_sc300.h	372;"	d
SCB_ICSR_VECTACTIVE_Pos	../CMSIS/Include/core_cm0.h	342;"	d
SCB_ICSR_VECTACTIVE_Pos	../CMSIS/Include/core_cm3.h	380;"	d
SCB_ICSR_VECTACTIVE_Pos	../CMSIS/Include/core_cm4.h	414;"	d
SCB_ICSR_VECTACTIVE_Pos	../CMSIS/Include/core_sc000.h	350;"	d
SCB_ICSR_VECTACTIVE_Pos	../CMSIS/Include/core_sc300.h	371;"	d
SCB_ICSR_VECTPENDING_Msk	../CMSIS/Include/core_cm0.h	340;"	d
SCB_ICSR_VECTPENDING_Msk	../CMSIS/Include/core_cm3.h	375;"	d
SCB_ICSR_VECTPENDING_Msk	../CMSIS/Include/core_cm4.h	409;"	d
SCB_ICSR_VECTPENDING_Msk	../CMSIS/Include/core_sc000.h	348;"	d
SCB_ICSR_VECTPENDING_Msk	../CMSIS/Include/core_sc300.h	366;"	d
SCB_ICSR_VECTPENDING_Pos	../CMSIS/Include/core_cm0.h	339;"	d
SCB_ICSR_VECTPENDING_Pos	../CMSIS/Include/core_cm3.h	374;"	d
SCB_ICSR_VECTPENDING_Pos	../CMSIS/Include/core_cm4.h	408;"	d
SCB_ICSR_VECTPENDING_Pos	../CMSIS/Include/core_sc000.h	347;"	d
SCB_ICSR_VECTPENDING_Pos	../CMSIS/Include/core_sc300.h	365;"	d
SCB_SCR_SEVONPEND_Msk	../CMSIS/Include/core_cm0.h	363;"	d
SCB_SCR_SEVONPEND_Msk	../CMSIS/Include/core_cm3.h	419;"	d
SCB_SCR_SEVONPEND_Msk	../CMSIS/Include/core_cm4.h	445;"	d
SCB_SCR_SEVONPEND_Msk	../CMSIS/Include/core_sc000.h	375;"	d
SCB_SCR_SEVONPEND_Msk	../CMSIS/Include/core_sc300.h	405;"	d
SCB_SCR_SEVONPEND_Pos	../CMSIS/Include/core_cm0.h	362;"	d
SCB_SCR_SEVONPEND_Pos	../CMSIS/Include/core_cm3.h	418;"	d
SCB_SCR_SEVONPEND_Pos	../CMSIS/Include/core_cm4.h	444;"	d
SCB_SCR_SEVONPEND_Pos	../CMSIS/Include/core_sc000.h	374;"	d
SCB_SCR_SEVONPEND_Pos	../CMSIS/Include/core_sc300.h	404;"	d
SCB_SCR_SLEEPDEEP_Msk	../CMSIS/Include/core_cm0.h	366;"	d
SCB_SCR_SLEEPDEEP_Msk	../CMSIS/Include/core_cm3.h	422;"	d
SCB_SCR_SLEEPDEEP_Msk	../CMSIS/Include/core_cm4.h	448;"	d
SCB_SCR_SLEEPDEEP_Msk	../CMSIS/Include/core_sc000.h	378;"	d
SCB_SCR_SLEEPDEEP_Msk	../CMSIS/Include/core_sc300.h	408;"	d
SCB_SCR_SLEEPDEEP_Pos	../CMSIS/Include/core_cm0.h	365;"	d
SCB_SCR_SLEEPDEEP_Pos	../CMSIS/Include/core_cm3.h	421;"	d
SCB_SCR_SLEEPDEEP_Pos	../CMSIS/Include/core_cm4.h	447;"	d
SCB_SCR_SLEEPDEEP_Pos	../CMSIS/Include/core_sc000.h	377;"	d
SCB_SCR_SLEEPDEEP_Pos	../CMSIS/Include/core_sc300.h	407;"	d
SCB_SCR_SLEEPONEXIT_Msk	../CMSIS/Include/core_cm0.h	369;"	d
SCB_SCR_SLEEPONEXIT_Msk	../CMSIS/Include/core_cm3.h	425;"	d
SCB_SCR_SLEEPONEXIT_Msk	../CMSIS/Include/core_cm4.h	451;"	d
SCB_SCR_SLEEPONEXIT_Msk	../CMSIS/Include/core_sc000.h	381;"	d
SCB_SCR_SLEEPONEXIT_Msk	../CMSIS/Include/core_sc300.h	411;"	d
SCB_SCR_SLEEPONEXIT_Pos	../CMSIS/Include/core_cm0.h	368;"	d
SCB_SCR_SLEEPONEXIT_Pos	../CMSIS/Include/core_cm3.h	424;"	d
SCB_SCR_SLEEPONEXIT_Pos	../CMSIS/Include/core_cm4.h	450;"	d
SCB_SCR_SLEEPONEXIT_Pos	../CMSIS/Include/core_sc000.h	380;"	d
SCB_SCR_SLEEPONEXIT_Pos	../CMSIS/Include/core_sc300.h	410;"	d
SCB_SFCR_SECKEY_Msk	../CMSIS/Include/core_sc000.h	399;"	d
SCB_SFCR_SECKEY_Pos	../CMSIS/Include/core_sc000.h	398;"	d
SCB_SFCR_UNIBRTIMING_Msk	../CMSIS/Include/core_sc000.h	396;"	d
SCB_SFCR_UNIBRTIMING_Pos	../CMSIS/Include/core_sc000.h	395;"	d
SCB_SHCSR_BUSFAULTACT_Msk	../CMSIS/Include/core_cm3.h	484;"	d
SCB_SHCSR_BUSFAULTACT_Msk	../CMSIS/Include/core_cm4.h	510;"	d
SCB_SHCSR_BUSFAULTACT_Msk	../CMSIS/Include/core_sc300.h	470;"	d
SCB_SHCSR_BUSFAULTACT_Pos	../CMSIS/Include/core_cm3.h	483;"	d
SCB_SHCSR_BUSFAULTACT_Pos	../CMSIS/Include/core_cm4.h	509;"	d
SCB_SHCSR_BUSFAULTACT_Pos	../CMSIS/Include/core_sc300.h	469;"	d
SCB_SHCSR_BUSFAULTENA_Msk	../CMSIS/Include/core_cm3.h	451;"	d
SCB_SHCSR_BUSFAULTENA_Msk	../CMSIS/Include/core_cm4.h	477;"	d
SCB_SHCSR_BUSFAULTENA_Msk	../CMSIS/Include/core_sc300.h	437;"	d
SCB_SHCSR_BUSFAULTENA_Pos	../CMSIS/Include/core_cm3.h	450;"	d
SCB_SHCSR_BUSFAULTENA_Pos	../CMSIS/Include/core_cm4.h	476;"	d
SCB_SHCSR_BUSFAULTENA_Pos	../CMSIS/Include/core_sc300.h	436;"	d
SCB_SHCSR_BUSFAULTPENDED_Msk	../CMSIS/Include/core_cm3.h	460;"	d
SCB_SHCSR_BUSFAULTPENDED_Msk	../CMSIS/Include/core_cm4.h	486;"	d
SCB_SHCSR_BUSFAULTPENDED_Msk	../CMSIS/Include/core_sc300.h	446;"	d
SCB_SHCSR_BUSFAULTPENDED_Pos	../CMSIS/Include/core_cm3.h	459;"	d
SCB_SHCSR_BUSFAULTPENDED_Pos	../CMSIS/Include/core_cm4.h	485;"	d
SCB_SHCSR_BUSFAULTPENDED_Pos	../CMSIS/Include/core_sc300.h	445;"	d
SCB_SHCSR_MEMFAULTACT_Msk	../CMSIS/Include/core_cm3.h	487;"	d
SCB_SHCSR_MEMFAULTACT_Msk	../CMSIS/Include/core_cm4.h	513;"	d
SCB_SHCSR_MEMFAULTACT_Msk	../CMSIS/Include/core_sc300.h	473;"	d
SCB_SHCSR_MEMFAULTACT_Pos	../CMSIS/Include/core_cm3.h	486;"	d
SCB_SHCSR_MEMFAULTACT_Pos	../CMSIS/Include/core_cm4.h	512;"	d
SCB_SHCSR_MEMFAULTACT_Pos	../CMSIS/Include/core_sc300.h	472;"	d
SCB_SHCSR_MEMFAULTENA_Msk	../CMSIS/Include/core_cm3.h	454;"	d
SCB_SHCSR_MEMFAULTENA_Msk	../CMSIS/Include/core_cm4.h	480;"	d
SCB_SHCSR_MEMFAULTENA_Msk	../CMSIS/Include/core_sc300.h	440;"	d
SCB_SHCSR_MEMFAULTENA_Pos	../CMSIS/Include/core_cm3.h	453;"	d
SCB_SHCSR_MEMFAULTENA_Pos	../CMSIS/Include/core_cm4.h	479;"	d
SCB_SHCSR_MEMFAULTENA_Pos	../CMSIS/Include/core_sc300.h	439;"	d
SCB_SHCSR_MEMFAULTPENDED_Msk	../CMSIS/Include/core_cm3.h	463;"	d
SCB_SHCSR_MEMFAULTPENDED_Msk	../CMSIS/Include/core_cm4.h	489;"	d
SCB_SHCSR_MEMFAULTPENDED_Msk	../CMSIS/Include/core_sc300.h	449;"	d
SCB_SHCSR_MEMFAULTPENDED_Pos	../CMSIS/Include/core_cm3.h	462;"	d
SCB_SHCSR_MEMFAULTPENDED_Pos	../CMSIS/Include/core_cm4.h	488;"	d
SCB_SHCSR_MEMFAULTPENDED_Pos	../CMSIS/Include/core_sc300.h	448;"	d
SCB_SHCSR_MONITORACT_Msk	../CMSIS/Include/core_cm3.h	475;"	d
SCB_SHCSR_MONITORACT_Msk	../CMSIS/Include/core_cm4.h	501;"	d
SCB_SHCSR_MONITORACT_Msk	../CMSIS/Include/core_sc300.h	461;"	d
SCB_SHCSR_MONITORACT_Pos	../CMSIS/Include/core_cm3.h	474;"	d
SCB_SHCSR_MONITORACT_Pos	../CMSIS/Include/core_cm4.h	500;"	d
SCB_SHCSR_MONITORACT_Pos	../CMSIS/Include/core_sc300.h	460;"	d
SCB_SHCSR_PENDSVACT_Msk	../CMSIS/Include/core_cm3.h	472;"	d
SCB_SHCSR_PENDSVACT_Msk	../CMSIS/Include/core_cm4.h	498;"	d
SCB_SHCSR_PENDSVACT_Msk	../CMSIS/Include/core_sc300.h	458;"	d
SCB_SHCSR_PENDSVACT_Pos	../CMSIS/Include/core_cm3.h	471;"	d
SCB_SHCSR_PENDSVACT_Pos	../CMSIS/Include/core_cm4.h	497;"	d
SCB_SHCSR_PENDSVACT_Pos	../CMSIS/Include/core_sc300.h	457;"	d
SCB_SHCSR_SVCALLACT_Msk	../CMSIS/Include/core_cm3.h	478;"	d
SCB_SHCSR_SVCALLACT_Msk	../CMSIS/Include/core_cm4.h	504;"	d
SCB_SHCSR_SVCALLACT_Msk	../CMSIS/Include/core_sc300.h	464;"	d
SCB_SHCSR_SVCALLACT_Pos	../CMSIS/Include/core_cm3.h	477;"	d
SCB_SHCSR_SVCALLACT_Pos	../CMSIS/Include/core_cm4.h	503;"	d
SCB_SHCSR_SVCALLACT_Pos	../CMSIS/Include/core_sc300.h	463;"	d
SCB_SHCSR_SVCALLPENDED_Msk	../CMSIS/Include/core_cm0.h	380;"	d
SCB_SHCSR_SVCALLPENDED_Msk	../CMSIS/Include/core_cm3.h	457;"	d
SCB_SHCSR_SVCALLPENDED_Msk	../CMSIS/Include/core_cm4.h	483;"	d
SCB_SHCSR_SVCALLPENDED_Msk	../CMSIS/Include/core_sc000.h	392;"	d
SCB_SHCSR_SVCALLPENDED_Msk	../CMSIS/Include/core_sc300.h	443;"	d
SCB_SHCSR_SVCALLPENDED_Pos	../CMSIS/Include/core_cm0.h	379;"	d
SCB_SHCSR_SVCALLPENDED_Pos	../CMSIS/Include/core_cm3.h	456;"	d
SCB_SHCSR_SVCALLPENDED_Pos	../CMSIS/Include/core_cm4.h	482;"	d
SCB_SHCSR_SVCALLPENDED_Pos	../CMSIS/Include/core_sc000.h	391;"	d
SCB_SHCSR_SVCALLPENDED_Pos	../CMSIS/Include/core_sc300.h	442;"	d
SCB_SHCSR_SYSTICKACT_Msk	../CMSIS/Include/core_cm3.h	469;"	d
SCB_SHCSR_SYSTICKACT_Msk	../CMSIS/Include/core_cm4.h	495;"	d
SCB_SHCSR_SYSTICKACT_Msk	../CMSIS/Include/core_sc300.h	455;"	d
SCB_SHCSR_SYSTICKACT_Pos	../CMSIS/Include/core_cm3.h	468;"	d
SCB_SHCSR_SYSTICKACT_Pos	../CMSIS/Include/core_cm4.h	494;"	d
SCB_SHCSR_SYSTICKACT_Pos	../CMSIS/Include/core_sc300.h	454;"	d
SCB_SHCSR_USGFAULTACT_Msk	../CMSIS/Include/core_cm3.h	481;"	d
SCB_SHCSR_USGFAULTACT_Msk	../CMSIS/Include/core_cm4.h	507;"	d
SCB_SHCSR_USGFAULTACT_Msk	../CMSIS/Include/core_sc300.h	467;"	d
SCB_SHCSR_USGFAULTACT_Pos	../CMSIS/Include/core_cm3.h	480;"	d
SCB_SHCSR_USGFAULTACT_Pos	../CMSIS/Include/core_cm4.h	506;"	d
SCB_SHCSR_USGFAULTACT_Pos	../CMSIS/Include/core_sc300.h	466;"	d
SCB_SHCSR_USGFAULTENA_Msk	../CMSIS/Include/core_cm3.h	448;"	d
SCB_SHCSR_USGFAULTENA_Msk	../CMSIS/Include/core_cm4.h	474;"	d
SCB_SHCSR_USGFAULTENA_Msk	../CMSIS/Include/core_sc300.h	434;"	d
SCB_SHCSR_USGFAULTENA_Pos	../CMSIS/Include/core_cm3.h	447;"	d
SCB_SHCSR_USGFAULTENA_Pos	../CMSIS/Include/core_cm4.h	473;"	d
SCB_SHCSR_USGFAULTENA_Pos	../CMSIS/Include/core_sc300.h	433;"	d
SCB_SHCSR_USGFAULTPENDED_Msk	../CMSIS/Include/core_cm3.h	466;"	d
SCB_SHCSR_USGFAULTPENDED_Msk	../CMSIS/Include/core_cm4.h	492;"	d
SCB_SHCSR_USGFAULTPENDED_Msk	../CMSIS/Include/core_sc300.h	452;"	d
SCB_SHCSR_USGFAULTPENDED_Pos	../CMSIS/Include/core_cm3.h	465;"	d
SCB_SHCSR_USGFAULTPENDED_Pos	../CMSIS/Include/core_cm4.h	491;"	d
SCB_SHCSR_USGFAULTPENDED_Pos	../CMSIS/Include/core_sc300.h	451;"	d
SCB_Type	../CMSIS/Include/core_cm0.h	/^} SCB_Type;$/;"	t	typeref:struct:__anon136
SCB_Type	../CMSIS/Include/core_cm3.h	/^} SCB_Type;$/;"	t	typeref:struct:__anon16
SCB_Type	../CMSIS/Include/core_cm4.h	/^} SCB_Type;$/;"	t	typeref:struct:__anon86
SCB_Type	../CMSIS/Include/core_sc000.h	/^} SCB_Type;$/;"	t	typeref:struct:__anon105
SCB_Type	../CMSIS/Include/core_sc300.h	/^} SCB_Type;$/;"	t	typeref:struct:__anon118
SCB_VTOR_TBLBASE_Msk	../CMSIS/Include/core_cm3.h	386;"	d
SCB_VTOR_TBLBASE_Msk	../CMSIS/Include/core_sc300.h	376;"	d
SCB_VTOR_TBLBASE_Pos	../CMSIS/Include/core_cm3.h	385;"	d
SCB_VTOR_TBLBASE_Pos	../CMSIS/Include/core_sc300.h	375;"	d
SCB_VTOR_TBLOFF_Msk	../CMSIS/Include/core_cm3.h	389;"	d
SCB_VTOR_TBLOFF_Msk	../CMSIS/Include/core_cm3.h	392;"	d
SCB_VTOR_TBLOFF_Msk	../CMSIS/Include/core_cm4.h	419;"	d
SCB_VTOR_TBLOFF_Msk	../CMSIS/Include/core_sc000.h	355;"	d
SCB_VTOR_TBLOFF_Msk	../CMSIS/Include/core_sc300.h	379;"	d
SCB_VTOR_TBLOFF_Pos	../CMSIS/Include/core_cm3.h	388;"	d
SCB_VTOR_TBLOFF_Pos	../CMSIS/Include/core_cm3.h	391;"	d
SCB_VTOR_TBLOFF_Pos	../CMSIS/Include/core_cm4.h	418;"	d
SCB_VTOR_TBLOFF_Pos	../CMSIS/Include/core_sc000.h	354;"	d
SCB_VTOR_TBLOFF_Pos	../CMSIS/Include/core_sc300.h	378;"	d
SCR	../CMSIS/Include/core_cm0.h	/^  __IO uint32_t SCR;                     \/*!< Offset: 0x010 (R\/W)  System Control Register                               *\/$/;"	m	struct:__anon136	access:public
SCR	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t SCR;                     \/*!< Offset: 0x010 (R\/W)  System Control Register                               *\/$/;"	m	struct:__anon16	access:public
SCR	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t SCR;                     \/*!< Offset: 0x010 (R\/W)  System Control Register                               *\/$/;"	m	struct:__anon86	access:public
SCR	../CMSIS/Include/core_sc000.h	/^  __IO uint32_t SCR;                     \/*!< Offset: 0x010 (R\/W)  System Control Register                               *\/$/;"	m	struct:__anon105	access:public
SCR	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t SCR;                     \/*!< Offset: 0x010 (R\/W)  System Control Register                               *\/$/;"	m	struct:__anon118	access:public
SCS_BASE	../CMSIS/Include/core_cm0.h	452;"	d
SCS_BASE	../CMSIS/Include/core_cm3.h	1157;"	d
SCS_BASE	../CMSIS/Include/core_cm4.h	1290;"	d
SCS_BASE	../CMSIS/Include/core_sc000.h	560;"	d
SCS_BASE	../CMSIS/Include/core_sc300.h	1128;"	d
SCnSCB	../CMSIS/Include/core_cm3.h	1166;"	d
SCnSCB	../CMSIS/Include/core_cm4.h	1299;"	d
SCnSCB	../CMSIS/Include/core_sc000.h	565;"	d
SCnSCB	../CMSIS/Include/core_sc300.h	1137;"	d
SCnSCB_ACTLR_DISDEFWBUF_Msk	../CMSIS/Include/core_cm3.h	557;"	d
SCnSCB_ACTLR_DISDEFWBUF_Msk	../CMSIS/Include/core_cm4.h	584;"	d
SCnSCB_ACTLR_DISDEFWBUF_Pos	../CMSIS/Include/core_cm3.h	556;"	d
SCnSCB_ACTLR_DISDEFWBUF_Pos	../CMSIS/Include/core_cm4.h	583;"	d
SCnSCB_ACTLR_DISFOLD_Msk	../CMSIS/Include/core_cm3.h	554;"	d
SCnSCB_ACTLR_DISFOLD_Msk	../CMSIS/Include/core_cm4.h	581;"	d
SCnSCB_ACTLR_DISFOLD_Pos	../CMSIS/Include/core_cm3.h	553;"	d
SCnSCB_ACTLR_DISFOLD_Pos	../CMSIS/Include/core_cm4.h	580;"	d
SCnSCB_ACTLR_DISFPCA_Msk	../CMSIS/Include/core_cm4.h	578;"	d
SCnSCB_ACTLR_DISFPCA_Pos	../CMSIS/Include/core_cm4.h	577;"	d
SCnSCB_ACTLR_DISMCYCINT_Msk	../CMSIS/Include/core_cm3.h	560;"	d
SCnSCB_ACTLR_DISMCYCINT_Msk	../CMSIS/Include/core_cm4.h	587;"	d
SCnSCB_ACTLR_DISMCYCINT_Msk	../CMSIS/Include/core_sc000.h	420;"	d
SCnSCB_ACTLR_DISMCYCINT_Pos	../CMSIS/Include/core_cm3.h	559;"	d
SCnSCB_ACTLR_DISMCYCINT_Pos	../CMSIS/Include/core_cm4.h	586;"	d
SCnSCB_ACTLR_DISMCYCINT_Pos	../CMSIS/Include/core_sc000.h	419;"	d
SCnSCB_ACTLR_DISOOFP_Msk	../CMSIS/Include/core_cm4.h	575;"	d
SCnSCB_ACTLR_DISOOFP_Pos	../CMSIS/Include/core_cm4.h	574;"	d
SCnSCB_ICTR_INTLINESNUM_Msk	../CMSIS/Include/core_cm3.h	549;"	d
SCnSCB_ICTR_INTLINESNUM_Msk	../CMSIS/Include/core_cm4.h	571;"	d
SCnSCB_ICTR_INTLINESNUM_Msk	../CMSIS/Include/core_sc300.h	531;"	d
SCnSCB_ICTR_INTLINESNUM_Pos	../CMSIS/Include/core_cm3.h	548;"	d
SCnSCB_ICTR_INTLINESNUM_Pos	../CMSIS/Include/core_cm4.h	570;"	d
SCnSCB_ICTR_INTLINESNUM_Pos	../CMSIS/Include/core_sc300.h	530;"	d
SCnSCB_Type	../CMSIS/Include/core_cm3.h	/^} SCnSCB_Type;$/;"	t	typeref:struct:__anon17
SCnSCB_Type	../CMSIS/Include/core_cm4.h	/^} SCnSCB_Type;$/;"	t	typeref:struct:__anon87
SCnSCB_Type	../CMSIS/Include/core_sc000.h	/^} SCnSCB_Type;$/;"	t	typeref:struct:__anon106
SCnSCB_Type	../CMSIS/Include/core_sc300.h	/^} SCnSCB_Type;$/;"	t	typeref:struct:__anon119
SDADC1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	964;"	d
SDADC1_BASE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	888;"	d
SDADC1_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/arm/startup_stm32f37x.s	/^SDADC1_IRQHandler                                                         $/;"	l
SDADC1_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/iar/startup_stm32f37x.s	/^SDADC1_IRQHandler  $/;"	l
SDADC1_IRQn	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  SDADC1_IRQn                 = 61,     \/*!< ADC Sigma Delta 1 global Interrupt                                *\/$/;"	e	enum:IRQn
SDADC2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	965;"	d
SDADC2_BASE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	889;"	d
SDADC2_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/arm/startup_stm32f37x.s	/^SDADC2_IRQHandler                                $/;"	l
SDADC2_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/iar/startup_stm32f37x.s	/^SDADC2_IRQHandler  $/;"	l
SDADC2_IRQn	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  SDADC2_IRQn                 = 62,     \/*!< ADC Sigma Delta 2 global Interrupt                                *\/$/;"	e	enum:IRQn
SDADC3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	966;"	d
SDADC3_BASE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	890;"	d
SDADC3_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/arm/startup_stm32f37x.s	/^SDADC3_IRQHandler                                                           $/;"	l
SDADC3_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/iar/startup_stm32f37x.s	/^SDADC3_IRQHandler  $/;"	l
SDADC3_IRQn	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  SDADC3_IRQn                 = 63,     \/*!< ADC Sigma Delta 1 global Interrupt                                *\/$/;"	e	enum:IRQn
SDADCCLK_Frequency	../inc/stm32f37x_rcc.h	/^  uint32_t SDADCCLK_Frequency;$/;"	m	struct:__anon183	access:public
SDADCPrescTable	../src/stm32f37x_rcc.c	/^static __I uint8_t SDADCPrescTable[16] = {2, 4, 6, 8, 10, 12, 14, 16, 20, 24, 28, 32, 36, 40, 44, 48};$/;"	v	file:
SDADC_AINInit	../inc/stm32f37x_sdadc.h	/^void SDADC_AINInit(SDADC_TypeDef* SDADCx, uint32_t SDADC_Conf, SDADC_AINStructTypeDef* SDADC_AINStruct);$/;"	p	signature:(SDADC_TypeDef* SDADCx, uint32_t SDADC_Conf, SDADC_AINStructTypeDef* SDADC_AINStruct)
SDADC_AINInit	../src/stm32f37x_sdadc.c	/^void SDADC_AINInit(SDADC_TypeDef* SDADCx, uint32_t SDADC_Conf, SDADC_AINStructTypeDef* SDADC_AINStruct)$/;"	f	signature:(SDADC_TypeDef* SDADCx, uint32_t SDADC_Conf, SDADC_AINStructTypeDef* SDADC_AINStruct)
SDADC_AINStructInit	../inc/stm32f37x_sdadc.h	/^void SDADC_AINStructInit(SDADC_AINStructTypeDef* SDADC_AINStruct);$/;"	p	signature:(SDADC_AINStructTypeDef* SDADC_AINStruct)
SDADC_AINStructInit	../src/stm32f37x_sdadc.c	/^void SDADC_AINStructInit(SDADC_AINStructTypeDef* SDADC_AINStruct)$/;"	f	signature:(SDADC_AINStructTypeDef* SDADC_AINStruct)
SDADC_AINStructTypeDef	../inc/stm32f37x_sdadc.h	/^}SDADC_AINStructTypeDef;$/;"	t	typeref:struct:__anon198
SDADC_CONF0R_COMMON0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4536;"	d
SDADC_CONF0R_COMMON0_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4537;"	d
SDADC_CONF0R_COMMON0_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4538;"	d
SDADC_CONF0R_GAIN0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4529;"	d
SDADC_CONF0R_GAIN0_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4530;"	d
SDADC_CONF0R_GAIN0_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4531;"	d
SDADC_CONF0R_GAIN0_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4532;"	d
SDADC_CONF0R_OFFSET0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4528;"	d
SDADC_CONF0R_SE0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4533;"	d
SDADC_CONF0R_SE0_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4534;"	d
SDADC_CONF0R_SE0_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4535;"	d
SDADC_CONF1R_COMMON1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4549;"	d
SDADC_CONF1R_COMMON1_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4550;"	d
SDADC_CONF1R_COMMON1_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4551;"	d
SDADC_CONF1R_GAIN1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4542;"	d
SDADC_CONF1R_GAIN1_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4543;"	d
SDADC_CONF1R_GAIN1_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4544;"	d
SDADC_CONF1R_GAIN1_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4545;"	d
SDADC_CONF1R_OFFSET1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4541;"	d
SDADC_CONF1R_SE1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4546;"	d
SDADC_CONF1R_SE1_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4547;"	d
SDADC_CONF1R_SE1_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4548;"	d
SDADC_CONF2R_COMMON2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4562;"	d
SDADC_CONF2R_COMMON2_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4563;"	d
SDADC_CONF2R_COMMON2_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4564;"	d
SDADC_CONF2R_GAIN2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4555;"	d
SDADC_CONF2R_GAIN2_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4556;"	d
SDADC_CONF2R_GAIN2_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4557;"	d
SDADC_CONF2R_GAIN2_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4558;"	d
SDADC_CONF2R_OFFSET2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4554;"	d
SDADC_CONF2R_SE2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4559;"	d
SDADC_CONF2R_SE2_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4560;"	d
SDADC_CONF2R_SE2_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4561;"	d
SDADC_CONFCHR1_CONFCH0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4567;"	d
SDADC_CONFCHR1_CONFCH1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4568;"	d
SDADC_CONFCHR1_CONFCH2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4569;"	d
SDADC_CONFCHR1_CONFCH3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4570;"	d
SDADC_CONFCHR1_CONFCH4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4571;"	d
SDADC_CONFCHR1_CONFCH5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4572;"	d
SDADC_CONFCHR1_CONFCH6	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4573;"	d
SDADC_CONFCHR1_CONFCH7	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4574;"	d
SDADC_CONFCHR2_CONFCH8	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4577;"	d
SDADC_CR1_EOCALIE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4455;"	d
SDADC_CR1_INIT	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4470;"	d
SDADC_CR1_JDMAEN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4468;"	d
SDADC_CR1_JEOCIE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4456;"	d
SDADC_CR1_JOVRIE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4457;"	d
SDADC_CR1_JSYNC	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4466;"	d
SDADC_CR1_PDI	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4465;"	d
SDADC_CR1_RDMAEN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4469;"	d
SDADC_CR1_REFV	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4460;"	d
SDADC_CR1_REFV_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4461;"	d
SDADC_CR1_REFV_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4462;"	d
SDADC_CR1_REOCIE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4458;"	d
SDADC_CR1_ROVRIE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4459;"	d
SDADC_CR1_RSYNC	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4467;"	d
SDADC_CR1_SBI	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4464;"	d
SDADC_CR1_SLOWCK	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4463;"	d
SDADC_CR2_ADON	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4473;"	d
SDADC_CR2_CALIBCNT	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4474;"	d
SDADC_CR2_CALIBCNT_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4475;"	d
SDADC_CR2_CALIBCNT_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4476;"	d
SDADC_CR2_FAST	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4496;"	d
SDADC_CR2_JCONT	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4478;"	d
SDADC_CR2_JDS	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4479;"	d
SDADC_CR2_JEXTEN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4485;"	d
SDADC_CR2_JEXTEN_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4486;"	d
SDADC_CR2_JEXTEN_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4487;"	d
SDADC_CR2_JEXTSEL	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4480;"	d
SDADC_CR2_JEXTSEL_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4481;"	d
SDADC_CR2_JEXTSEL_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4482;"	d
SDADC_CR2_JEXTSEL_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4483;"	d
SDADC_CR2_JEXTSEL_3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4484;"	d
SDADC_CR2_JSWSTART	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4488;"	d
SDADC_CR2_RCH	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4489;"	d
SDADC_CR2_RCH_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4490;"	d
SDADC_CR2_RCH_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4491;"	d
SDADC_CR2_RCH_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4492;"	d
SDADC_CR2_RCH_3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4493;"	d
SDADC_CR2_RCONT	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4494;"	d
SDADC_CR2_RSWSTART	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4495;"	d
SDADC_CR2_STARTCALIB	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4477;"	d
SDADC_CalibrationSequenceConfig	../inc/stm32f37x_sdadc.h	/^void SDADC_CalibrationSequenceConfig(SDADC_TypeDef* SDADCx, uint32_t SDADC_CalibrationSequence);$/;"	p	signature:(SDADC_TypeDef* SDADCx, uint32_t SDADC_CalibrationSequence)
SDADC_CalibrationSequenceConfig	../src/stm32f37x_sdadc.c	/^void SDADC_CalibrationSequenceConfig(SDADC_TypeDef* SDADCx, uint32_t SDADC_CalibrationSequence)$/;"	f	signature:(SDADC_TypeDef* SDADCx, uint32_t SDADC_CalibrationSequence)
SDADC_CalibrationSequence_1	../inc/stm32f37x_sdadc.h	301;"	d
SDADC_CalibrationSequence_2	../inc/stm32f37x_sdadc.h	302;"	d
SDADC_CalibrationSequence_3	../inc/stm32f37x_sdadc.h	303;"	d
SDADC_Channel	../inc/stm32f37x_sdadc.h	/^  uint32_t SDADC_Channel;                    \/*!< Select the regular channel.$/;"	m	struct:__anon197	access:public
SDADC_ChannelConfig	../inc/stm32f37x_sdadc.h	/^void SDADC_ChannelConfig(SDADC_TypeDef* SDADCx, uint32_t SDADC_Channel, uint32_t SDADC_Conf);$/;"	p	signature:(SDADC_TypeDef* SDADCx, uint32_t SDADC_Channel, uint32_t SDADC_Conf)
SDADC_ChannelConfig	../src/stm32f37x_sdadc.c	/^void SDADC_ChannelConfig(SDADC_TypeDef* SDADCx, uint32_t SDADC_Channel, uint32_t SDADC_Conf)$/;"	f	signature:(SDADC_TypeDef* SDADCx, uint32_t SDADC_Channel, uint32_t SDADC_Conf)
SDADC_ChannelSelect	../inc/stm32f37x_sdadc.h	/^void SDADC_ChannelSelect(SDADC_TypeDef* SDADCx, uint32_t SDADC_Channel);$/;"	p	signature:(SDADC_TypeDef* SDADCx, uint32_t SDADC_Channel)
SDADC_ChannelSelect	../src/stm32f37x_sdadc.c	/^void SDADC_ChannelSelect(SDADC_TypeDef* SDADCx, uint32_t SDADC_Channel)$/;"	f	signature:(SDADC_TypeDef* SDADCx, uint32_t SDADC_Channel)
SDADC_Channel_0	../inc/stm32f37x_sdadc.h	113;"	d
SDADC_Channel_1	../inc/stm32f37x_sdadc.h	114;"	d
SDADC_Channel_2	../inc/stm32f37x_sdadc.h	115;"	d
SDADC_Channel_3	../inc/stm32f37x_sdadc.h	116;"	d
SDADC_Channel_4	../inc/stm32f37x_sdadc.h	117;"	d
SDADC_Channel_5	../inc/stm32f37x_sdadc.h	118;"	d
SDADC_Channel_6	../inc/stm32f37x_sdadc.h	119;"	d
SDADC_Channel_7	../inc/stm32f37x_sdadc.h	120;"	d
SDADC_Channel_8	../inc/stm32f37x_sdadc.h	121;"	d
SDADC_ClearFlag	../inc/stm32f37x_sdadc.h	/^void SDADC_ClearFlag(SDADC_TypeDef* SDADCx, uint32_t SDADC_FLAG);$/;"	p	signature:(SDADC_TypeDef* SDADCx, uint32_t SDADC_FLAG)
SDADC_ClearFlag	../src/stm32f37x_sdadc.c	/^void SDADC_ClearFlag(SDADC_TypeDef* SDADCx, uint32_t SDADC_FLAG)$/;"	f	signature:(SDADC_TypeDef* SDADCx, uint32_t SDADC_FLAG)
SDADC_ClearITPendingBit	../inc/stm32f37x_sdadc.h	/^void SDADC_ClearITPendingBit(SDADC_TypeDef* SDADCx, uint32_t SDADC_IT);$/;"	p	signature:(SDADC_TypeDef* SDADCx, uint32_t SDADC_IT)
SDADC_ClearITPendingBit	../src/stm32f37x_sdadc.c	/^void SDADC_ClearITPendingBit(SDADC_TypeDef* SDADCx, uint32_t SDADC_IT)$/;"	f	signature:(SDADC_TypeDef* SDADCx, uint32_t SDADC_IT)
SDADC_Cmd	../inc/stm32f37x_sdadc.h	/^void SDADC_Cmd(SDADC_TypeDef* SDADCx, FunctionalState NewState);$/;"	p	signature:(SDADC_TypeDef* SDADCx, FunctionalState NewState)
SDADC_Cmd	../src/stm32f37x_sdadc.c	/^void SDADC_Cmd(SDADC_TypeDef* SDADCx, FunctionalState NewState)$/;"	f	signature:(SDADC_TypeDef* SDADCx, FunctionalState NewState)
SDADC_CommonMode	../inc/stm32f37x_sdadc.h	/^  uint32_t SDADC_CommonMode;     \/*!< Specifies the common mode setting (VSSA, VDDA, VDDA\/2).$/;"	m	struct:__anon198	access:public
SDADC_CommonMode_VDDA	../inc/stm32f37x_sdadc.h	202;"	d
SDADC_CommonMode_VDDA_2	../inc/stm32f37x_sdadc.h	201;"	d
SDADC_CommonMode_VSSA	../inc/stm32f37x_sdadc.h	200;"	d
SDADC_Conf_0	../inc/stm32f37x_sdadc.h	145;"	d
SDADC_Conf_1	../inc/stm32f37x_sdadc.h	146;"	d
SDADC_Conf_2	../inc/stm32f37x_sdadc.h	147;"	d
SDADC_ContinuousConvMode	../inc/stm32f37x_sdadc.h	/^  FunctionalState SDADC_ContinuousConvMode;  \/*!< Specifies whether the conversion is performed in$/;"	m	struct:__anon197	access:public
SDADC_ContinuousModeCmd	../inc/stm32f37x_sdadc.h	/^void SDADC_ContinuousModeCmd(SDADC_TypeDef* SDADCx, FunctionalState NewState);$/;"	p	signature:(SDADC_TypeDef* SDADCx, FunctionalState NewState)
SDADC_ContinuousModeCmd	../src/stm32f37x_sdadc.c	/^void SDADC_ContinuousModeCmd(SDADC_TypeDef* SDADCx, FunctionalState NewState)$/;"	f	signature:(SDADC_TypeDef* SDADCx, FunctionalState NewState)
SDADC_DMAConfig	../inc/stm32f37x_sdadc.h	/^void SDADC_DMAConfig(SDADC_TypeDef* SDADCx, uint32_t SDADC_DMATransfer, FunctionalState NewState);$/;"	p	signature:(SDADC_TypeDef* SDADCx, uint32_t SDADC_DMATransfer, FunctionalState NewState)
SDADC_DMAConfig	../src/stm32f37x_sdadc.c	/^void SDADC_DMAConfig(SDADC_TypeDef* SDADCx, uint32_t SDADC_DMATransfer, FunctionalState NewState)$/;"	f	signature:(SDADC_TypeDef* SDADCx, uint32_t SDADC_DMATransfer, FunctionalState NewState)
SDADC_DMATransfer_Injected	../inc/stm32f37x_sdadc.h	290;"	d
SDADC_DMATransfer_Regular	../inc/stm32f37x_sdadc.h	289;"	d
SDADC_DeInit	../inc/stm32f37x_sdadc.h	/^void SDADC_DeInit(SDADC_TypeDef* SDADCx);$/;"	p	signature:(SDADC_TypeDef* SDADCx)
SDADC_DeInit	../src/stm32f37x_sdadc.c	/^void SDADC_DeInit(SDADC_TypeDef* SDADCx)$/;"	f	signature:(SDADC_TypeDef* SDADCx)
SDADC_DelayStartInjectedConvCmd	../inc/stm32f37x_sdadc.h	/^void SDADC_DelayStartInjectedConvCmd(SDADC_TypeDef* SDADCx, FunctionalState NewState);$/;"	p	signature:(SDADC_TypeDef* SDADCx, FunctionalState NewState)
SDADC_DelayStartInjectedConvCmd	../src/stm32f37x_sdadc.c	/^void SDADC_DelayStartInjectedConvCmd(SDADC_TypeDef* SDADCx, FunctionalState NewState)$/;"	f	signature:(SDADC_TypeDef* SDADCx, FunctionalState NewState)
SDADC_ExternalTrigInjecConvEdge_Falling	../inc/stm32f37x_sdadc.h	275;"	d
SDADC_ExternalTrigInjecConvEdge_None	../inc/stm32f37x_sdadc.h	273;"	d
SDADC_ExternalTrigInjecConvEdge_Rising	../inc/stm32f37x_sdadc.h	274;"	d
SDADC_ExternalTrigInjecConvEdge_RisingFalling	../inc/stm32f37x_sdadc.h	276;"	d
SDADC_ExternalTrigInjecConv_Ext_IT11	../inc/stm32f37x_sdadc.h	243;"	d
SDADC_ExternalTrigInjecConv_Ext_IT15	../inc/stm32f37x_sdadc.h	244;"	d
SDADC_ExternalTrigInjecConv_T12_CC1	../inc/stm32f37x_sdadc.h	229;"	d
SDADC_ExternalTrigInjecConv_T12_CC2	../inc/stm32f37x_sdadc.h	230;"	d
SDADC_ExternalTrigInjecConv_T13_CC1	../inc/stm32f37x_sdadc.h	225;"	d
SDADC_ExternalTrigInjecConv_T14_CC1	../inc/stm32f37x_sdadc.h	226;"	d
SDADC_ExternalTrigInjecConv_T15_CC2	../inc/stm32f37x_sdadc.h	231;"	d
SDADC_ExternalTrigInjecConv_T16_CC1	../inc/stm32f37x_sdadc.h	227;"	d
SDADC_ExternalTrigInjecConv_T17_CC1	../inc/stm32f37x_sdadc.h	228;"	d
SDADC_ExternalTrigInjecConv_T19_CC2	../inc/stm32f37x_sdadc.h	240;"	d
SDADC_ExternalTrigInjecConv_T19_CC3	../inc/stm32f37x_sdadc.h	241;"	d
SDADC_ExternalTrigInjecConv_T19_CC4	../inc/stm32f37x_sdadc.h	242;"	d
SDADC_ExternalTrigInjecConv_T2_CC3	../inc/stm32f37x_sdadc.h	232;"	d
SDADC_ExternalTrigInjecConv_T2_CC4	../inc/stm32f37x_sdadc.h	233;"	d
SDADC_ExternalTrigInjecConv_T3_CC1	../inc/stm32f37x_sdadc.h	234;"	d
SDADC_ExternalTrigInjecConv_T3_CC2	../inc/stm32f37x_sdadc.h	235;"	d
SDADC_ExternalTrigInjecConv_T3_CC3	../inc/stm32f37x_sdadc.h	236;"	d
SDADC_ExternalTrigInjecConv_T4_CC1	../inc/stm32f37x_sdadc.h	237;"	d
SDADC_ExternalTrigInjecConv_T4_CC2	../inc/stm32f37x_sdadc.h	238;"	d
SDADC_ExternalTrigInjecConv_T4_CC3	../inc/stm32f37x_sdadc.h	239;"	d
SDADC_ExternalTrigInjectedConvConfig	../inc/stm32f37x_sdadc.h	/^void SDADC_ExternalTrigInjectedConvConfig(SDADC_TypeDef* SDADCx, uint32_t SDADC_ExternalTrigInjecConv);$/;"	p	signature:(SDADC_TypeDef* SDADCx, uint32_t SDADC_ExternalTrigInjecConv)
SDADC_ExternalTrigInjectedConvConfig	../src/stm32f37x_sdadc.c	/^void SDADC_ExternalTrigInjectedConvConfig(SDADC_TypeDef* SDADCx, uint32_t SDADC_ExternalTrigInjecConv)$/;"	f	signature:(SDADC_TypeDef* SDADCx, uint32_t SDADC_ExternalTrigInjecConv)
SDADC_ExternalTrigInjectedConvEdgeConfig	../inc/stm32f37x_sdadc.h	/^void SDADC_ExternalTrigInjectedConvEdgeConfig(SDADC_TypeDef* SDADCx, uint32_t SDADC_ExternalTrigInjecConvEdge);$/;"	p	signature:(SDADC_TypeDef* SDADCx, uint32_t SDADC_ExternalTrigInjecConvEdge)
SDADC_ExternalTrigInjectedConvEdgeConfig	../src/stm32f37x_sdadc.c	/^void SDADC_ExternalTrigInjectedConvEdgeConfig(SDADC_TypeDef* SDADCx, uint32_t SDADC_ExternalTrigInjecConvEdge)$/;"	f	signature:(SDADC_TypeDef* SDADCx, uint32_t SDADC_ExternalTrigInjecConvEdge)
SDADC_FLAG_CALIBIP	../inc/stm32f37x_sdadc.h	361;"	d
SDADC_FLAG_EOCAL	../inc/stm32f37x_sdadc.h	356;"	d
SDADC_FLAG_INITRDY	../inc/stm32f37x_sdadc.h	365;"	d
SDADC_FLAG_JCIP	../inc/stm32f37x_sdadc.h	362;"	d
SDADC_FLAG_JEOC	../inc/stm32f37x_sdadc.h	357;"	d
SDADC_FLAG_JOVR	../inc/stm32f37x_sdadc.h	358;"	d
SDADC_FLAG_RCIP	../inc/stm32f37x_sdadc.h	363;"	d
SDADC_FLAG_REOC	../inc/stm32f37x_sdadc.h	359;"	d
SDADC_FLAG_ROVR	../inc/stm32f37x_sdadc.h	360;"	d
SDADC_FLAG_STABIP	../inc/stm32f37x_sdadc.h	364;"	d
SDADC_FastConversionCmd	../inc/stm32f37x_sdadc.h	/^void SDADC_FastConversionCmd(SDADC_TypeDef* SDADCx, FunctionalState NewState);$/;"	p	signature:(SDADC_TypeDef* SDADCx, FunctionalState NewState)
SDADC_FastConversionCmd	../src/stm32f37x_sdadc.c	/^void SDADC_FastConversionCmd(SDADC_TypeDef* SDADCx, FunctionalState NewState)$/;"	f	signature:(SDADC_TypeDef* SDADCx, FunctionalState NewState)
SDADC_FastConversionMode	../inc/stm32f37x_sdadc.h	/^  FunctionalState SDADC_FastConversionMode;  \/*!< Specifies whether the conversion is performed in$/;"	m	struct:__anon197	access:public
SDADC_Gain	../inc/stm32f37x_sdadc.h	/^  uint32_t SDADC_Gain;           \/*!< Specifies the gain setting.$/;"	m	struct:__anon198	access:public
SDADC_Gain_1	../inc/stm32f37x_sdadc.h	176;"	d
SDADC_Gain_16	../inc/stm32f37x_sdadc.h	180;"	d
SDADC_Gain_1_2	../inc/stm32f37x_sdadc.h	182;"	d
SDADC_Gain_2	../inc/stm32f37x_sdadc.h	177;"	d
SDADC_Gain_32	../inc/stm32f37x_sdadc.h	181;"	d
SDADC_Gain_4	../inc/stm32f37x_sdadc.h	178;"	d
SDADC_Gain_8	../inc/stm32f37x_sdadc.h	179;"	d
SDADC_GetConversionSDADC12Value	../inc/stm32f37x_sdadc.h	/^uint32_t SDADC_GetConversionSDADC12Value(void);$/;"	p	signature:(void)
SDADC_GetConversionSDADC12Value	../src/stm32f37x_sdadc.c	/^uint32_t SDADC_GetConversionSDADC12Value(void)$/;"	f	signature:(void)
SDADC_GetConversionSDADC13Value	../inc/stm32f37x_sdadc.h	/^uint32_t SDADC_GetConversionSDADC13Value(void);$/;"	p	signature:(void)
SDADC_GetConversionSDADC13Value	../src/stm32f37x_sdadc.c	/^uint32_t SDADC_GetConversionSDADC13Value(void)$/;"	f	signature:(void)
SDADC_GetConversionValue	../inc/stm32f37x_sdadc.h	/^int16_t SDADC_GetConversionValue(SDADC_TypeDef* SDADCx);$/;"	p	signature:(SDADC_TypeDef* SDADCx)
SDADC_GetConversionValue	../src/stm32f37x_sdadc.c	/^int16_t SDADC_GetConversionValue(SDADC_TypeDef* SDADCx)$/;"	f	signature:(SDADC_TypeDef* SDADCx)
SDADC_GetFlagStatus	../inc/stm32f37x_sdadc.h	/^FlagStatus SDADC_GetFlagStatus(SDADC_TypeDef* SDADCx, uint32_t SDADC_FLAG);$/;"	p	signature:(SDADC_TypeDef* SDADCx, uint32_t SDADC_FLAG)
SDADC_GetFlagStatus	../src/stm32f37x_sdadc.c	/^FlagStatus SDADC_GetFlagStatus(SDADC_TypeDef* SDADCx, uint32_t SDADC_FLAG)$/;"	f	signature:(SDADC_TypeDef* SDADCx, uint32_t SDADC_FLAG)
SDADC_GetITStatus	../inc/stm32f37x_sdadc.h	/^ITStatus SDADC_GetITStatus(SDADC_TypeDef* SDADCx, uint32_t SDADC_IT);$/;"	p	signature:(SDADC_TypeDef* SDADCx, uint32_t SDADC_IT)
SDADC_GetITStatus	../src/stm32f37x_sdadc.c	/^ITStatus SDADC_GetITStatus(SDADC_TypeDef* SDADCx, uint32_t SDADC_IT)$/;"	f	signature:(SDADC_TypeDef* SDADCx, uint32_t SDADC_IT)
SDADC_GetInjectedChannel	../inc/stm32f37x_sdadc.h	/^uint32_t SDADC_GetInjectedChannel(SDADC_TypeDef* SDADCx);$/;"	p	signature:(SDADC_TypeDef* SDADCx)
SDADC_GetInjectedChannel	../src/stm32f37x_sdadc.c	/^uint32_t SDADC_GetInjectedChannel(SDADC_TypeDef* SDADCx)$/;"	f	signature:(SDADC_TypeDef* SDADCx)
SDADC_GetInjectedConversionSDADC12Value	../inc/stm32f37x_sdadc.h	/^uint32_t SDADC_GetInjectedConversionSDADC12Value(void);$/;"	p	signature:(void)
SDADC_GetInjectedConversionSDADC12Value	../src/stm32f37x_sdadc.c	/^uint32_t SDADC_GetInjectedConversionSDADC12Value(void)$/;"	f	signature:(void)
SDADC_GetInjectedConversionSDADC13Value	../inc/stm32f37x_sdadc.h	/^uint32_t SDADC_GetInjectedConversionSDADC13Value(void);$/;"	p	signature:(void)
SDADC_GetInjectedConversionSDADC13Value	../src/stm32f37x_sdadc.c	/^uint32_t SDADC_GetInjectedConversionSDADC13Value(void)$/;"	f	signature:(void)
SDADC_GetInjectedConversionValue	../inc/stm32f37x_sdadc.h	/^int16_t SDADC_GetInjectedConversionValue(SDADC_TypeDef* SDADCx, uint32_t* SDADC_Channel);$/;"	p	signature:(SDADC_TypeDef* SDADCx, uint32_t* SDADC_Channel)
SDADC_GetInjectedConversionValue	../src/stm32f37x_sdadc.c	/^int16_t SDADC_GetInjectedConversionValue(SDADC_TypeDef* SDADCx, uint32_t* SDADC_Channel)$/;"	f	signature:(SDADC_TypeDef* SDADCx, uint32_t* SDADC_Channel)
SDADC_ISR_CALIBIP	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4504;"	d
SDADC_ISR_CLREOCALF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4511;"	d
SDADC_ISR_CLRJOVRF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4512;"	d
SDADC_ISR_CLRROVRF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4513;"	d
SDADC_ISR_EOCALF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4499;"	d
SDADC_ISR_INITRDY	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4508;"	d
SDADC_ISR_JCIP	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4505;"	d
SDADC_ISR_JEOCF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4500;"	d
SDADC_ISR_JOVRF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4501;"	d
SDADC_ISR_RCIP	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4506;"	d
SDADC_ISR_REOCF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4502;"	d
SDADC_ISR_ROVRF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4503;"	d
SDADC_ISR_STABIP	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4507;"	d
SDADC_ITConfig	../inc/stm32f37x_sdadc.h	/^void SDADC_ITConfig(SDADC_TypeDef* SDADCx, uint32_t SDADC_IT, FunctionalState NewState);$/;"	p	signature:(SDADC_TypeDef* SDADCx, uint32_t SDADC_IT, FunctionalState NewState)
SDADC_ITConfig	../src/stm32f37x_sdadc.c	/^void SDADC_ITConfig(SDADC_TypeDef* SDADCx, uint32_t SDADC_IT, FunctionalState NewState)  $/;"	f	signature:(SDADC_TypeDef* SDADCx, uint32_t SDADC_IT, FunctionalState NewState)
SDADC_IT_EOCAL	../inc/stm32f37x_sdadc.h	334;"	d
SDADC_IT_JEOC	../inc/stm32f37x_sdadc.h	335;"	d
SDADC_IT_JOVR	../inc/stm32f37x_sdadc.h	336;"	d
SDADC_IT_REOC	../inc/stm32f37x_sdadc.h	337;"	d
SDADC_IT_ROVR	../inc/stm32f37x_sdadc.h	338;"	d
SDADC_Init	../inc/stm32f37x_sdadc.h	/^void SDADC_Init(SDADC_TypeDef* SDADCx, SDADC_InitTypeDef* SDADC_InitStruct);$/;"	p	signature:(SDADC_TypeDef* SDADCx, SDADC_InitTypeDef* SDADC_InitStruct)
SDADC_Init	../src/stm32f37x_sdadc.c	/^void SDADC_Init(SDADC_TypeDef* SDADCx, SDADC_InitTypeDef* SDADC_InitStruct)$/;"	f	signature:(SDADC_TypeDef* SDADCx, SDADC_InitTypeDef* SDADC_InitStruct)
SDADC_InitModeCmd	../inc/stm32f37x_sdadc.h	/^void SDADC_InitModeCmd(SDADC_TypeDef* SDADCx, FunctionalState NewState);$/;"	p	signature:(SDADC_TypeDef* SDADCx, FunctionalState NewState)
SDADC_InitModeCmd	../src/stm32f37x_sdadc.c	/^void SDADC_InitModeCmd(SDADC_TypeDef* SDADCx, FunctionalState NewState)$/;"	f	signature:(SDADC_TypeDef* SDADCx, FunctionalState NewState)
SDADC_InitTypeDef	../inc/stm32f37x_sdadc.h	/^}SDADC_InitTypeDef;$/;"	t	typeref:struct:__anon197
SDADC_InjectedChannelSelect	../inc/stm32f37x_sdadc.h	/^void SDADC_InjectedChannelSelect(SDADC_TypeDef* SDADCx, uint32_t SDADC_Channel);$/;"	p	signature:(SDADC_TypeDef* SDADCx, uint32_t SDADC_Channel)
SDADC_InjectedChannelSelect	../src/stm32f37x_sdadc.c	/^void SDADC_InjectedChannelSelect(SDADC_TypeDef* SDADCx, uint32_t SDADC_Channel)$/;"	f	signature:(SDADC_TypeDef* SDADCx, uint32_t SDADC_Channel)
SDADC_InjectedContinuousModeCmd	../inc/stm32f37x_sdadc.h	/^void SDADC_InjectedContinuousModeCmd(SDADC_TypeDef* SDADCx, FunctionalState NewState);$/;"	p	signature:(SDADC_TypeDef* SDADCx, FunctionalState NewState)
SDADC_InjectedContinuousModeCmd	../src/stm32f37x_sdadc.c	/^void SDADC_InjectedContinuousModeCmd(SDADC_TypeDef* SDADCx, FunctionalState NewState)$/;"	f	signature:(SDADC_TypeDef* SDADCx, FunctionalState NewState)
SDADC_InjectedSynchroSDADC1	../inc/stm32f37x_sdadc.h	/^void SDADC_InjectedSynchroSDADC1(SDADC_TypeDef* SDADCx, FunctionalState NewState);$/;"	p	signature:(SDADC_TypeDef* SDADCx, FunctionalState NewState)
SDADC_InjectedSynchroSDADC1	../src/stm32f37x_sdadc.c	/^void SDADC_InjectedSynchroSDADC1(SDADC_TypeDef* SDADCx, FunctionalState NewState)$/;"	f	signature:(SDADC_TypeDef* SDADCx, FunctionalState NewState)
SDADC_InputMode	../inc/stm32f37x_sdadc.h	/^  uint32_t SDADC_InputMode;      \/*!< Specifies the input structure type (single ended, differential...)$/;"	m	struct:__anon198	access:public
SDADC_InputMode_Diff	../inc/stm32f37x_sdadc.h	161;"	d
SDADC_InputMode_SEOffset	../inc/stm32f37x_sdadc.h	162;"	d
SDADC_InputMode_SEZeroReference	../inc/stm32f37x_sdadc.h	163;"	d
SDADC_JCHGR_JCHG	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4516;"	d
SDADC_JCHGR_JCHG_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4517;"	d
SDADC_JCHGR_JCHG_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4518;"	d
SDADC_JCHGR_JCHG_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4519;"	d
SDADC_JCHGR_JCHG_3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4520;"	d
SDADC_JCHGR_JCHG_4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4521;"	d
SDADC_JCHGR_JCHG_5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4522;"	d
SDADC_JCHGR_JCHG_6	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4523;"	d
SDADC_JCHGR_JCHG_7	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4524;"	d
SDADC_JCHGR_JCHG_8	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4525;"	d
SDADC_JDATA12R_JDATA1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4592;"	d
SDADC_JDATA12R_JDATA2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4591;"	d
SDADC_JDATA13R_JDATA1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4600;"	d
SDADC_JDATA13R_JDATA3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4599;"	d
SDADC_JDATAR_JDATA	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4580;"	d
SDADC_JDATAR_JDATACH	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4581;"	d
SDADC_JDATAR_JDATACH_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4582;"	d
SDADC_JDATAR_JDATACH_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4583;"	d
SDADC_JDATAR_JDATACH_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4584;"	d
SDADC_JDATAR_JDATACH_3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4585;"	d
SDADC_Offset	../inc/stm32f37x_sdadc.h	/^  uint32_t SDADC_Offset;         \/*!< Specifies the 12-bit offset value.$/;"	m	struct:__anon198	access:public
SDADC_PowerDownCmd	../inc/stm32f37x_sdadc.h	/^void SDADC_PowerDownCmd(SDADC_TypeDef* SDADCx, FunctionalState NewState);$/;"	p	signature:(SDADC_TypeDef* SDADCx, FunctionalState NewState)
SDADC_PowerDownCmd	../src/stm32f37x_sdadc.c	/^void SDADC_PowerDownCmd(SDADC_TypeDef* SDADCx, FunctionalState NewState)$/;"	f	signature:(SDADC_TypeDef* SDADCx, FunctionalState NewState)
SDADC_RDATA12R_RDATA1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4596;"	d
SDADC_RDATA12R_RDATA2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4595;"	d
SDADC_RDATA13R_RDATA1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4604;"	d
SDADC_RDATA13R_RDATA3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4603;"	d
SDADC_RDATAR_RDATA	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4588;"	d
SDADC_RegularSynchroSDADC1	../inc/stm32f37x_sdadc.h	/^void SDADC_RegularSynchroSDADC1(SDADC_TypeDef* SDADCx, FunctionalState NewState);$/;"	p	signature:(SDADC_TypeDef* SDADCx, FunctionalState NewState)
SDADC_RegularSynchroSDADC1	../src/stm32f37x_sdadc.c	/^void SDADC_RegularSynchroSDADC1(SDADC_TypeDef* SDADCx, FunctionalState NewState)$/;"	f	signature:(SDADC_TypeDef* SDADCx, FunctionalState NewState)
SDADC_SlowClockCmd	../inc/stm32f37x_sdadc.h	/^void SDADC_SlowClockCmd(SDADC_TypeDef* SDADCx, FunctionalState NewState);$/;"	p	signature:(SDADC_TypeDef* SDADCx, FunctionalState NewState)
SDADC_SlowClockCmd	../src/stm32f37x_sdadc.c	/^void SDADC_SlowClockCmd(SDADC_TypeDef* SDADCx, FunctionalState NewState)$/;"	f	signature:(SDADC_TypeDef* SDADCx, FunctionalState NewState)
SDADC_SoftwareStartConv	../inc/stm32f37x_sdadc.h	/^void SDADC_SoftwareStartConv(SDADC_TypeDef* SDADCx);$/;"	p	signature:(SDADC_TypeDef* SDADCx)
SDADC_SoftwareStartConv	../src/stm32f37x_sdadc.c	/^void SDADC_SoftwareStartConv(SDADC_TypeDef* SDADCx)$/;"	f	signature:(SDADC_TypeDef* SDADCx)
SDADC_SoftwareStartInjectedConv	../inc/stm32f37x_sdadc.h	/^void SDADC_SoftwareStartInjectedConv(SDADC_TypeDef* SDADCx);$/;"	p	signature:(SDADC_TypeDef* SDADCx)
SDADC_SoftwareStartInjectedConv	../src/stm32f37x_sdadc.c	/^void SDADC_SoftwareStartInjectedConv(SDADC_TypeDef* SDADCx)$/;"	f	signature:(SDADC_TypeDef* SDADCx)
SDADC_StandbyCmd	../inc/stm32f37x_sdadc.h	/^void SDADC_StandbyCmd(SDADC_TypeDef* SDADCx, FunctionalState NewState);$/;"	p	signature:(SDADC_TypeDef* SDADCx, FunctionalState NewState)
SDADC_StandbyCmd	../src/stm32f37x_sdadc.c	/^void SDADC_StandbyCmd(SDADC_TypeDef* SDADCx, FunctionalState NewState)$/;"	f	signature:(SDADC_TypeDef* SDADCx, FunctionalState NewState)
SDADC_StartCalibration	../inc/stm32f37x_sdadc.h	/^void SDADC_StartCalibration(SDADC_TypeDef* SDADCx);$/;"	p	signature:(SDADC_TypeDef* SDADCx)
SDADC_StartCalibration	../src/stm32f37x_sdadc.c	/^void SDADC_StartCalibration(SDADC_TypeDef* SDADCx)$/;"	f	signature:(SDADC_TypeDef* SDADCx)
SDADC_StructInit	../inc/stm32f37x_sdadc.h	/^void SDADC_StructInit(SDADC_InitTypeDef* SDADC_InitStruct);$/;"	p	signature:(SDADC_InitTypeDef* SDADC_InitStruct)
SDADC_StructInit	../src/stm32f37x_sdadc.c	/^void SDADC_StructInit(SDADC_InitTypeDef* SDADC_InitStruct)                            $/;"	f	signature:(SDADC_InitTypeDef* SDADC_InitStruct)
SDADC_TypeDef	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^} SDADC_TypeDef;$/;"	t	typeref:struct:__anon163
SDADC_VREFSelect	../inc/stm32f37x_sdadc.h	/^void SDADC_VREFSelect(uint32_t SDADC_VREF);$/;"	p	signature:(uint32_t SDADC_VREF)
SDADC_VREFSelect	../src/stm32f37x_sdadc.c	/^void SDADC_VREFSelect(uint32_t SDADC_VREF)$/;"	f	signature:(uint32_t SDADC_VREF)
SDADC_VREF_Ext	../inc/stm32f37x_sdadc.h	316;"	d
SDADC_VREF_VDDA	../inc/stm32f37x_sdadc.h	319;"	d
SDADC_VREF_VREFINT1	../inc/stm32f37x_sdadc.h	317;"	d
SDADC_VREF_VREFINT2	../inc/stm32f37x_sdadc.h	318;"	d
SET	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^typedef enum {RESET = 0, SET = !RESET} FlagStatus, ITStatus;$/;"	e	enum:__anon138
SET_BIT	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5406;"	d
SFCR	../CMSIS/Include/core_sc000.h	/^  __IO uint32_t SFCR;                    \/*!< Offset: 0x290 (R\/W)  Security Features Register                            *\/$/;"	m	struct:__anon105	access:public
SHCSR	../CMSIS/Include/core_cm0.h	/^  __IO uint32_t SHCSR;                   \/*!< Offset: 0x024 (R\/W)  System Handler Control and State Register             *\/$/;"	m	struct:__anon136	access:public
SHCSR	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t SHCSR;                   \/*!< Offset: 0x024 (R\/W)  System Handler Control and State Register             *\/$/;"	m	struct:__anon16	access:public
SHCSR	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t SHCSR;                   \/*!< Offset: 0x024 (R\/W)  System Handler Control and State Register             *\/$/;"	m	struct:__anon86	access:public
SHCSR	../CMSIS/Include/core_sc000.h	/^  __IO uint32_t SHCSR;                   \/*!< Offset: 0x024 (R\/W)  System Handler Control and State Register             *\/$/;"	m	struct:__anon105	access:public
SHCSR	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t SHCSR;                   \/*!< Offset: 0x024 (R\/W)  System Handler Control and State Register             *\/$/;"	m	struct:__anon118	access:public
SHIFTR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t SHIFTR;     \/*!< RTC shift control register,                               Address offset: 0x2C *\/$/;"	m	struct:__anon162	access:public
SHP	../CMSIS/Include/core_cm0.h	/^  __IO uint32_t SHP[2];                  \/*!< Offset: 0x01C (R\/W)  System Handlers Priority Registers. [0] is RESERVED   *\/$/;"	m	struct:__anon136	access:public
SHP	../CMSIS/Include/core_cm3.h	/^  __IO uint8_t  SHP[12];                 \/*!< Offset: 0x018 (R\/W)  System Handlers Priority Registers (4-7, 8-11, 12-15) *\/$/;"	m	struct:__anon16	access:public
SHP	../CMSIS/Include/core_cm4.h	/^  __IO uint8_t  SHP[12];                 \/*!< Offset: 0x018 (R\/W)  System Handlers Priority Registers (4-7, 8-11, 12-15) *\/$/;"	m	struct:__anon86	access:public
SHP	../CMSIS/Include/core_sc000.h	/^  __IO uint32_t SHP[2];                  \/*!< Offset: 0x01C (R\/W)  System Handlers Priority Registers. [0] is RESERVED   *\/$/;"	m	struct:__anon105	access:public
SHP	../CMSIS/Include/core_sc300.h	/^  __IO uint8_t  SHP[12];                 \/*!< Offset: 0x018 (R\/W)  System Handlers Priority Registers (4-7, 8-11, 12-15) *\/$/;"	m	struct:__anon118	access:public
SHPF_TIMEOUT	../src/stm32f37x_rtc.c	269;"	d	file:
SHUT_DOWN	../tim_adc/main.c	3;"	d	file:
SLAK_TIMEOUT	../src/stm32f37x_can.c	107;"	d	file:
SLEEPCNT	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t SLEEPCNT;                \/*!< Offset: 0x010 (R\/W)  Sleep Count Register                      *\/$/;"	m	struct:__anon21	access:public
SLEEPCNT	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t SLEEPCNT;                \/*!< Offset: 0x010 (R\/W)  Sleep Count Register                      *\/$/;"	m	struct:__anon91	access:public
SLEEPCNT	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t SLEEPCNT;                \/*!< Offset: 0x010 (R\/W)  Sleep Count Register                      *\/$/;"	m	struct:__anon123	access:public
SMCR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint16_t SMCR;        \/*!< TIM slave mode control register,     Address offset: 0x08 *\/$/;"	m	struct:__anon165	access:public
SMCR_ETR_MASK	../src/stm32f37x_tim.c	133;"	d	file:
SMPR1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t SMPR1; \/*!< ADC sample time register 1,                  Address offset: 0x0C *\/$/;"	m	struct:__anon141	access:public
SMPR2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t SMPR2; \/*!< ADC sample time register 2,                  Address offset: 0x10 *\/$/;"	m	struct:__anon141	access:public
SNR_THRESHOLD	../CMSIS/DSP_Lib/Examples/arm_convolution_example/arm_convolution_example_f32.c	97;"	d	file:
SNR_THRESHOLD	../CMSIS/DSP_Lib/Examples/arm_linear_interp_example/arm_linear_interp_example_f32.c	73;"	d	file:
SNR_THRESHOLD	../CMSIS/DSP_Lib/Examples/arm_matrix_example/arm_matrix_example_f32.c	80;"	d	file:
SNR_THRESHOLD_F32	../CMSIS/DSP_Lib/Examples/arm_fir_example/arm_fir_example_f32.c	117;"	d	file:
SNR_THRESHOLD_F32	../CMSIS/DSP_Lib/Examples/arm_graphic_equalizer_example/arm_graphic_equalizer_example_q31.c	128;"	d	file:
SPI1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	957;"	d
SPI1_BASE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	882;"	d
SPI1_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/arm/startup_stm32f37x.s	/^SPI1_IRQHandler                                                          $/;"	l
SPI1_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/iar/startup_stm32f37x.s	/^SPI1_IRQHandler  $/;"	l
SPI1_IRQHandler	../i2s/stm32f37x_it.c	/^void SPI1_IRQHandler(void)$/;"	f	signature:(void)
SPI1_IRQHandler	../i2s_master/stm32f37x_it.c	/^void SPI1_IRQHandler(void)$/;"	f	signature:(void)
SPI1_IRQn	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  SPI1_IRQn                   = 35,     \/*!< SPI1 global Interrupt                                             *\/$/;"	e	enum:IRQn
SPI2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	941;"	d
SPI2_BASE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	864;"	d
SPI2_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/arm/startup_stm32f37x.s	/^SPI2_IRQHandler                                                           $/;"	l
SPI2_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/iar/startup_stm32f37x.s	/^SPI2_IRQHandler  $/;"	l
SPI2_IRQn	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  SPI2_IRQn                   = 36,     \/*!< SPI2 global Interrupt                                             *\/$/;"	e	enum:IRQn
SPI3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	942;"	d
SPI3_BASE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	865;"	d
SPI3_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/arm/startup_stm32f37x.s	/^SPI3_IRQHandler                                                            $/;"	l
SPI3_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/iar/startup_stm32f37x.s	/^SPI3_IRQHandler  $/;"	l
SPI3_IRQn	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  SPI3_IRQn                   = 51,     \/*!< SPI3 global Interrupt                                             *\/$/;"	e	enum:IRQn
SPI_BaudRatePrescaler	../inc/stm32f37x_spi.h	/^  uint16_t SPI_BaudRatePrescaler;   \/*!< Specifies the Baud Rate prescaler value which will be$/;"	m	struct:__anon181	access:public
SPI_BaudRatePrescaler_128	../inc/stm32f37x_spi.h	243;"	d
SPI_BaudRatePrescaler_16	../inc/stm32f37x_spi.h	240;"	d
SPI_BaudRatePrescaler_2	../inc/stm32f37x_spi.h	237;"	d
SPI_BaudRatePrescaler_256	../inc/stm32f37x_spi.h	244;"	d
SPI_BaudRatePrescaler_32	../inc/stm32f37x_spi.h	241;"	d
SPI_BaudRatePrescaler_4	../inc/stm32f37x_spi.h	238;"	d
SPI_BaudRatePrescaler_64	../inc/stm32f37x_spi.h	242;"	d
SPI_BaudRatePrescaler_8	../inc/stm32f37x_spi.h	239;"	d
SPI_BiDirectionalLineConfig	../inc/stm32f37x_spi.h	/^void SPI_BiDirectionalLineConfig(SPI_TypeDef* SPIx, uint16_t SPI_Direction);$/;"	p	signature:(SPI_TypeDef* SPIx, uint16_t SPI_Direction)
SPI_BiDirectionalLineConfig	../src/stm32f37x_spi.c	/^void SPI_BiDirectionalLineConfig(SPI_TypeDef* SPIx, uint16_t SPI_Direction)$/;"	f	signature:(SPI_TypeDef* SPIx, uint16_t SPI_Direction)
SPI_CPHA	../inc/stm32f37x_spi.h	/^  uint16_t SPI_CPHA;                \/*!< Specifies the clock active edge for the bit capture.$/;"	m	struct:__anon181	access:public
SPI_CPHA_1Edge	../inc/stm32f37x_spi.h	213;"	d
SPI_CPHA_2Edge	../inc/stm32f37x_spi.h	214;"	d
SPI_CPOL	../inc/stm32f37x_spi.h	/^  uint16_t SPI_CPOL;                \/*!< Specifies the serial clock steady state.$/;"	m	struct:__anon181	access:public
SPI_CPOL_High	../inc/stm32f37x_spi.h	202;"	d
SPI_CPOL_Low	../inc/stm32f37x_spi.h	201;"	d
SPI_CR1_BIDIMODE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4628;"	d
SPI_CR1_BIDIOE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4627;"	d
SPI_CR1_BR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4615;"	d
SPI_CR1_BR_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4616;"	d
SPI_CR1_BR_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4617;"	d
SPI_CR1_BR_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4618;"	d
SPI_CR1_CPHA	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4612;"	d
SPI_CR1_CPOL	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4613;"	d
SPI_CR1_CRCEN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4626;"	d
SPI_CR1_CRCL	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4624;"	d
SPI_CR1_CRCNEXT	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4625;"	d
SPI_CR1_LSBFIRST	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4620;"	d
SPI_CR1_MSTR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4614;"	d
SPI_CR1_RXONLY	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4623;"	d
SPI_CR1_SPE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4619;"	d
SPI_CR1_SSI	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4621;"	d
SPI_CR1_SSM	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4622;"	d
SPI_CR2_DS	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4639;"	d
SPI_CR2_DS_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4640;"	d
SPI_CR2_DS_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4641;"	d
SPI_CR2_DS_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4642;"	d
SPI_CR2_DS_3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4643;"	d
SPI_CR2_ERRIE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4636;"	d
SPI_CR2_FRF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4635;"	d
SPI_CR2_FRXTH	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4644;"	d
SPI_CR2_LDMARX	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4645;"	d
SPI_CR2_LDMATX	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4646;"	d
SPI_CR2_NSSP	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4634;"	d
SPI_CR2_RXDMAEN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4631;"	d
SPI_CR2_RXNEIE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4637;"	d
SPI_CR2_SSOE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4633;"	d
SPI_CR2_TXDMAEN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4632;"	d
SPI_CR2_TXEIE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4638;"	d
SPI_CRCLengthConfig	../inc/stm32f37x_spi.h	/^void SPI_CRCLengthConfig(SPI_TypeDef* SPIx, uint16_t SPI_CRCLength);$/;"	p	signature:(SPI_TypeDef* SPIx, uint16_t SPI_CRCLength)
SPI_CRCLengthConfig	../src/stm32f37x_spi.c	/^void SPI_CRCLengthConfig(SPI_TypeDef* SPIx, uint16_t SPI_CRCLength)$/;"	f	signature:(SPI_TypeDef* SPIx, uint16_t SPI_CRCLength)
SPI_CRCLength_16b	../inc/stm32f37x_spi.h	190;"	d
SPI_CRCLength_8b	../inc/stm32f37x_spi.h	189;"	d
SPI_CRCPR_CRCPOLY	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4669;"	d
SPI_CRCPolynomial	../inc/stm32f37x_spi.h	/^  uint16_t SPI_CRCPolynomial;       \/*!< Specifies the polynomial used for the CRC calculation. *\/$/;"	m	struct:__anon181	access:public
SPI_CRC_Rx	../inc/stm32f37x_spi.h	420;"	d
SPI_CRC_Tx	../inc/stm32f37x_spi.h	419;"	d
SPI_CalculateCRC	../inc/stm32f37x_spi.h	/^void SPI_CalculateCRC(SPI_TypeDef* SPIx, FunctionalState NewState);$/;"	p	signature:(SPI_TypeDef* SPIx, FunctionalState NewState)
SPI_CalculateCRC	../src/stm32f37x_spi.c	/^void SPI_CalculateCRC(SPI_TypeDef* SPIx, FunctionalState NewState)$/;"	f	signature:(SPI_TypeDef* SPIx, FunctionalState NewState)
SPI_Cmd	../inc/stm32f37x_spi.h	/^void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState);$/;"	p	signature:(SPI_TypeDef* SPIx, FunctionalState NewState)
SPI_Cmd	../src/stm32f37x_spi.c	/^void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)$/;"	f	signature:(SPI_TypeDef* SPIx, FunctionalState NewState)
SPI_Config	../tim_adc/spi.c	/^void SPI_Config(void)$/;"	f	signature:(void)
SPI_Config	../tim_adc/spi.h	/^void SPI_Config(void);$/;"	p	signature:(void)
SPI_DR_DR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4666;"	d
SPI_DataSize	../inc/stm32f37x_spi.h	/^  uint16_t SPI_DataSize;            \/*!< Specifies the SPI data size.$/;"	m	struct:__anon181	access:public
SPI_DataSizeConfig	../inc/stm32f37x_spi.h	/^void SPI_DataSizeConfig(SPI_TypeDef* SPIx, uint16_t SPI_DataSize);$/;"	p	signature:(SPI_TypeDef* SPIx, uint16_t SPI_DataSize)
SPI_DataSizeConfig	../src/stm32f37x_spi.c	/^void SPI_DataSizeConfig(SPI_TypeDef* SPIx, uint16_t SPI_DataSize)$/;"	f	signature:(SPI_TypeDef* SPIx, uint16_t SPI_DataSize)
SPI_DataSize_10b	../inc/stm32f37x_spi.h	161;"	d
SPI_DataSize_11b	../inc/stm32f37x_spi.h	162;"	d
SPI_DataSize_12b	../inc/stm32f37x_spi.h	163;"	d
SPI_DataSize_13b	../inc/stm32f37x_spi.h	164;"	d
SPI_DataSize_14b	../inc/stm32f37x_spi.h	165;"	d
SPI_DataSize_15b	../inc/stm32f37x_spi.h	166;"	d
SPI_DataSize_16b	../inc/stm32f37x_spi.h	167;"	d
SPI_DataSize_4b	../inc/stm32f37x_spi.h	155;"	d
SPI_DataSize_5b	../inc/stm32f37x_spi.h	156;"	d
SPI_DataSize_6b	../inc/stm32f37x_spi.h	157;"	d
SPI_DataSize_7b	../inc/stm32f37x_spi.h	158;"	d
SPI_DataSize_8b	../inc/stm32f37x_spi.h	159;"	d
SPI_DataSize_9b	../inc/stm32f37x_spi.h	160;"	d
SPI_Direction	../inc/stm32f37x_spi.h	/^  uint16_t SPI_Direction;           \/*!< Specifies the SPI unidirectional or bidirectional data mode.$/;"	m	struct:__anon181	access:public
SPI_Direction_1Line_Rx	../inc/stm32f37x_spi.h	129;"	d
SPI_Direction_1Line_Tx	../inc/stm32f37x_spi.h	130;"	d
SPI_Direction_2Lines_FullDuplex	../inc/stm32f37x_spi.h	127;"	d
SPI_Direction_2Lines_RxOnly	../inc/stm32f37x_spi.h	128;"	d
SPI_Direction_Rx	../inc/stm32f37x_spi.h	430;"	d
SPI_Direction_Tx	../inc/stm32f37x_spi.h	431;"	d
SPI_FLAG_CRCERR	../inc/stm32f37x_spi.h	497;"	d
SPI_FLAG_MODF	../inc/stm32f37x_spi.h	498;"	d
SPI_FirstBit	../inc/stm32f37x_spi.h	/^  uint16_t SPI_FirstBit;            \/*!< Specifies whether data transfers start from MSB or LSB bit.$/;"	m	struct:__anon181	access:public
SPI_FirstBit_LSB	../inc/stm32f37x_spi.h	262;"	d
SPI_FirstBit_MSB	../inc/stm32f37x_spi.h	261;"	d
SPI_GetCRC	../inc/stm32f37x_spi.h	/^uint16_t SPI_GetCRC(SPI_TypeDef* SPIx, uint8_t SPI_CRC);$/;"	p	signature:(SPI_TypeDef* SPIx, uint8_t SPI_CRC)
SPI_GetCRC	../src/stm32f37x_spi.c	/^uint16_t SPI_GetCRC(SPI_TypeDef* SPIx, uint8_t SPI_CRC)$/;"	f	signature:(SPI_TypeDef* SPIx, uint8_t SPI_CRC)
SPI_GetCRCPolynomial	../inc/stm32f37x_spi.h	/^uint16_t SPI_GetCRCPolynomial(SPI_TypeDef* SPIx);$/;"	p	signature:(SPI_TypeDef* SPIx)
SPI_GetCRCPolynomial	../src/stm32f37x_spi.c	/^uint16_t SPI_GetCRCPolynomial(SPI_TypeDef* SPIx)$/;"	f	signature:(SPI_TypeDef* SPIx)
SPI_GetReceptionFIFOStatus	../inc/stm32f37x_spi.h	/^uint16_t SPI_GetReceptionFIFOStatus(SPI_TypeDef* SPIx);$/;"	p	signature:(SPI_TypeDef* SPIx)
SPI_GetReceptionFIFOStatus	../src/stm32f37x_spi.c	/^uint16_t SPI_GetReceptionFIFOStatus(SPI_TypeDef* SPIx)$/;"	f	signature:(SPI_TypeDef* SPIx)
SPI_GetTransmissionFIFOStatus	../inc/stm32f37x_spi.h	/^uint16_t SPI_GetTransmissionFIFOStatus(SPI_TypeDef* SPIx);$/;"	p	signature:(SPI_TypeDef* SPIx)
SPI_GetTransmissionFIFOStatus	../src/stm32f37x_spi.c	/^uint16_t SPI_GetTransmissionFIFOStatus(SPI_TypeDef* SPIx)$/;"	f	signature:(SPI_TypeDef* SPIx)
SPI_I2SCFGR_CHLEN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4678;"	d
SPI_I2SCFGR_CKPOL	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4682;"	d
SPI_I2SCFGR_DATLEN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4679;"	d
SPI_I2SCFGR_DATLEN_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4680;"	d
SPI_I2SCFGR_DATLEN_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4681;"	d
SPI_I2SCFGR_I2SCFG	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4687;"	d
SPI_I2SCFGR_I2SCFG_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4688;"	d
SPI_I2SCFGR_I2SCFG_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4689;"	d
SPI_I2SCFGR_I2SE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4690;"	d
SPI_I2SCFGR_I2SMOD	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4691;"	d
SPI_I2SCFGR_I2SSTD	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4683;"	d
SPI_I2SCFGR_I2SSTD_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4684;"	d
SPI_I2SCFGR_I2SSTD_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4685;"	d
SPI_I2SCFGR_PCMSYNC	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4686;"	d
SPI_I2SPR_I2SDIV	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4694;"	d
SPI_I2SPR_MCKOE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4696;"	d
SPI_I2SPR_ODD	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4695;"	d
SPI_I2S_ClearFlag	../inc/stm32f37x_spi.h	/^void SPI_I2S_ClearFlag(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG);$/;"	p	signature:(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
SPI_I2S_ClearFlag	../src/stm32f37x_spi.c	/^void SPI_I2S_ClearFlag(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)$/;"	f	signature:(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
SPI_I2S_DMACmd	../inc/stm32f37x_spi.h	/^void SPI_I2S_DMACmd(SPI_TypeDef* SPIx, uint16_t SPI_I2S_DMAReq, FunctionalState NewState);$/;"	p	signature:(SPI_TypeDef* SPIx, uint16_t SPI_I2S_DMAReq, FunctionalState NewState)
SPI_I2S_DMACmd	../src/stm32f37x_spi.c	/^void SPI_I2S_DMACmd(SPI_TypeDef* SPIx, uint16_t SPI_I2S_DMAReq, FunctionalState NewState)$/;"	f	signature:(SPI_TypeDef* SPIx, uint16_t SPI_I2S_DMAReq, FunctionalState NewState)
SPI_I2S_DMAReq_Rx	../inc/stm32f37x_spi.h	382;"	d
SPI_I2S_DMAReq_Tx	../inc/stm32f37x_spi.h	381;"	d
SPI_I2S_DeInit	../inc/stm32f37x_spi.h	/^void SPI_I2S_DeInit(SPI_TypeDef* SPIx);$/;"	p	signature:(SPI_TypeDef* SPIx)
SPI_I2S_DeInit	../src/stm32f37x_spi.c	/^void SPI_I2S_DeInit(SPI_TypeDef* SPIx)$/;"	f	signature:(SPI_TypeDef* SPIx)
SPI_I2S_FLAG_BSY	../inc/stm32f37x_spi.h	500;"	d
SPI_I2S_FLAG_FRE	../inc/stm32f37x_spi.h	501;"	d
SPI_I2S_FLAG_OVR	../inc/stm32f37x_spi.h	499;"	d
SPI_I2S_FLAG_RXNE	../inc/stm32f37x_spi.h	493;"	d
SPI_I2S_FLAG_TXE	../inc/stm32f37x_spi.h	494;"	d
SPI_I2S_GetFlagStatus	../inc/stm32f37x_spi.h	/^FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG);$/;"	p	signature:(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
SPI_I2S_GetFlagStatus	../src/stm32f37x_spi.c	/^FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)$/;"	f	signature:(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
SPI_I2S_GetITStatus	../inc/stm32f37x_spi.h	/^ITStatus SPI_I2S_GetITStatus(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT);$/;"	p	signature:(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT)
SPI_I2S_GetITStatus	../src/stm32f37x_spi.c	/^ITStatus SPI_I2S_GetITStatus(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT)$/;"	f	signature:(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT)
SPI_I2S_ITConfig	../inc/stm32f37x_spi.h	/^void SPI_I2S_ITConfig(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT, FunctionalState NewState);$/;"	p	signature:(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT, FunctionalState NewState)
SPI_I2S_ITConfig	../src/stm32f37x_spi.c	/^void SPI_I2S_ITConfig(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT, FunctionalState NewState)$/;"	f	signature:(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT, FunctionalState NewState)
SPI_I2S_IT_ERR	../inc/stm32f37x_spi.h	444;"	d
SPI_I2S_IT_FRE	../inc/stm32f37x_spi.h	453;"	d
SPI_I2S_IT_OVR	../inc/stm32f37x_spi.h	452;"	d
SPI_I2S_IT_RXNE	../inc/stm32f37x_spi.h	443;"	d
SPI_I2S_IT_TXE	../inc/stm32f37x_spi.h	442;"	d
SPI_I2S_ReceiveData16	../inc/stm32f37x_spi.h	/^uint16_t SPI_I2S_ReceiveData16(SPI_TypeDef* SPIx);$/;"	p	signature:(SPI_TypeDef* SPIx)
SPI_I2S_ReceiveData16	../src/stm32f37x_spi.c	/^uint16_t SPI_I2S_ReceiveData16(SPI_TypeDef* SPIx)$/;"	f	signature:(SPI_TypeDef* SPIx)
SPI_I2S_SendData16	../inc/stm32f37x_spi.h	/^void SPI_I2S_SendData16(SPI_TypeDef* SPIx, uint16_t Data);$/;"	p	signature:(SPI_TypeDef* SPIx, uint16_t Data)
SPI_I2S_SendData16	../src/stm32f37x_spi.c	/^void SPI_I2S_SendData16(SPI_TypeDef* SPIx, uint16_t Data)$/;"	f	signature:(SPI_TypeDef* SPIx, uint16_t Data)
SPI_IRQHandler	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM0.s	/^SPI_IRQHandler$/;"	l
SPI_IRQHandler	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM3.s	/^SPI_IRQHandler$/;"	l
SPI_IRQHandler	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM4.s	/^SPI_IRQHandler$/;"	l
SPI_IT_MODF	../inc/stm32f37x_spi.h	451;"	d
SPI_Init	../inc/stm32f37x_spi.h	/^void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct);$/;"	p	signature:(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct)
SPI_Init	../src/stm32f37x_spi.c	/^void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct)$/;"	f	signature:(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct)
SPI_InitTypeDef	../inc/stm32f37x_spi.h	/^}SPI_InitTypeDef;$/;"	t	typeref:struct:__anon181
SPI_LastDMATransferCmd	../inc/stm32f37x_spi.h	/^void SPI_LastDMATransferCmd(SPI_TypeDef* SPIx, uint16_t SPI_LastDMATransfer);$/;"	p	signature:(SPI_TypeDef* SPIx, uint16_t SPI_LastDMATransfer)
SPI_LastDMATransferCmd	../src/stm32f37x_spi.c	/^void SPI_LastDMATransferCmd(SPI_TypeDef* SPIx, uint16_t SPI_LastDMATransfer)$/;"	f	signature:(SPI_TypeDef* SPIx, uint16_t SPI_LastDMATransfer)
SPI_LastDMATransfer_TxEvenRxEven	../inc/stm32f37x_spi.h	392;"	d
SPI_LastDMATransfer_TxEvenRxOdd	../inc/stm32f37x_spi.h	394;"	d
SPI_LastDMATransfer_TxOddRxEven	../inc/stm32f37x_spi.h	393;"	d
SPI_LastDMATransfer_TxOddRxOdd	../inc/stm32f37x_spi.h	395;"	d
SPI_Mode	../inc/stm32f37x_spi.h	/^  uint16_t SPI_Mode;                \/*!< Specifies the SPI mode (Master\/Slave).$/;"	m	struct:__anon181	access:public
SPI_Mode_Master	../inc/stm32f37x_spi.h	143;"	d
SPI_Mode_Slave	../inc/stm32f37x_spi.h	144;"	d
SPI_NSS	../inc/stm32f37x_spi.h	/^  uint16_t SPI_NSS;                 \/*!< Specifies whether the NSS signal is managed by$/;"	m	struct:__anon181	access:public
SPI_NSSInternalSoft_Reset	../inc/stm32f37x_spi.h	408;"	d
SPI_NSSInternalSoft_Set	../inc/stm32f37x_spi.h	407;"	d
SPI_NSSInternalSoftwareConfig	../inc/stm32f37x_spi.h	/^void SPI_NSSInternalSoftwareConfig(SPI_TypeDef* SPIx, uint16_t SPI_NSSInternalSoft);$/;"	p	signature:(SPI_TypeDef* SPIx, uint16_t SPI_NSSInternalSoft)
SPI_NSSInternalSoftwareConfig	../src/stm32f37x_spi.c	/^void SPI_NSSInternalSoftwareConfig(SPI_TypeDef* SPIx, uint16_t SPI_NSSInternalSoft)$/;"	f	signature:(SPI_TypeDef* SPIx, uint16_t SPI_NSSInternalSoft)
SPI_NSSPulseModeCmd	../inc/stm32f37x_spi.h	/^void SPI_NSSPulseModeCmd(SPI_TypeDef* SPIx, FunctionalState NewState);$/;"	p	signature:(SPI_TypeDef* SPIx, FunctionalState NewState)
SPI_NSSPulseModeCmd	../src/stm32f37x_spi.c	/^void SPI_NSSPulseModeCmd(SPI_TypeDef* SPIx, FunctionalState NewState)$/;"	f	signature:(SPI_TypeDef* SPIx, FunctionalState NewState)
SPI_NSS_Hard	../inc/stm32f37x_spi.h	226;"	d
SPI_NSS_Soft	../inc/stm32f37x_spi.h	225;"	d
SPI_RXCRCR_RXCRC	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4672;"	d
SPI_ReceiveData8	../inc/stm32f37x_spi.h	/^uint8_t SPI_ReceiveData8(SPI_TypeDef* SPIx);$/;"	p	signature:(SPI_TypeDef* SPIx)
SPI_ReceiveData8	../src/stm32f37x_spi.c	/^uint8_t SPI_ReceiveData8(SPI_TypeDef* SPIx)$/;"	f	signature:(SPI_TypeDef* SPIx)
SPI_ReceptionFIFOStatus_1QuarterFull	../inc/stm32f37x_spi.h	480;"	d
SPI_ReceptionFIFOStatus_Empty	../inc/stm32f37x_spi.h	479;"	d
SPI_ReceptionFIFOStatus_Full	../inc/stm32f37x_spi.h	482;"	d
SPI_ReceptionFIFOStatus_HalfFull	../inc/stm32f37x_spi.h	481;"	d
SPI_RxFIFOThresholdConfig	../inc/stm32f37x_spi.h	/^void SPI_RxFIFOThresholdConfig(SPI_TypeDef* SPIx, uint16_t SPI_RxFIFOThreshold);$/;"	p	signature:(SPI_TypeDef* SPIx, uint16_t SPI_RxFIFOThreshold)
SPI_RxFIFOThresholdConfig	../src/stm32f37x_spi.c	/^void SPI_RxFIFOThresholdConfig(SPI_TypeDef* SPIx, uint16_t SPI_RxFIFOThreshold)$/;"	f	signature:(SPI_TypeDef* SPIx, uint16_t SPI_RxFIFOThreshold)
SPI_RxFIFOThreshold_HF	../inc/stm32f37x_spi.h	369;"	d
SPI_RxFIFOThreshold_QF	../inc/stm32f37x_spi.h	370;"	d
SPI_SR_BSY	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4656;"	d
SPI_SR_CHSIDE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4651;"	d
SPI_SR_CRCERR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4653;"	d
SPI_SR_FRE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4657;"	d
SPI_SR_FRLVL	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4658;"	d
SPI_SR_FRLVL_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4659;"	d
SPI_SR_FRLVL_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4660;"	d
SPI_SR_FTLVL	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4661;"	d
SPI_SR_FTLVL_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4662;"	d
SPI_SR_FTLVL_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4663;"	d
SPI_SR_MODF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4654;"	d
SPI_SR_OVR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4655;"	d
SPI_SR_RXNE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4649;"	d
SPI_SR_TXE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4650;"	d
SPI_SR_UDR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4652;"	d
SPI_SSOutputCmd	../inc/stm32f37x_spi.h	/^void SPI_SSOutputCmd(SPI_TypeDef* SPIx, FunctionalState NewState);$/;"	p	signature:(SPI_TypeDef* SPIx, FunctionalState NewState)
SPI_SSOutputCmd	../src/stm32f37x_spi.c	/^void SPI_SSOutputCmd(SPI_TypeDef* SPIx, FunctionalState NewState)$/;"	f	signature:(SPI_TypeDef* SPIx, FunctionalState NewState)
SPI_SendData8	../inc/stm32f37x_spi.h	/^void SPI_SendData8(SPI_TypeDef* SPIx, uint8_t Data);$/;"	p	signature:(SPI_TypeDef* SPIx, uint8_t Data)
SPI_SendData8	../src/stm32f37x_spi.c	/^void SPI_SendData8(SPI_TypeDef* SPIx, uint8_t Data)$/;"	f	signature:(SPI_TypeDef* SPIx, uint8_t Data)
SPI_StructInit	../inc/stm32f37x_spi.h	/^void SPI_StructInit(SPI_InitTypeDef* SPI_InitStruct);$/;"	p	signature:(SPI_InitTypeDef* SPI_InitStruct)
SPI_StructInit	../src/stm32f37x_spi.c	/^void SPI_StructInit(SPI_InitTypeDef* SPI_InitStruct)$/;"	f	signature:(SPI_InitTypeDef* SPI_InitStruct)
SPI_TIModeCmd	../inc/stm32f37x_spi.h	/^void SPI_TIModeCmd(SPI_TypeDef* SPIx, FunctionalState NewState);$/;"	p	signature:(SPI_TypeDef* SPIx, FunctionalState NewState)
SPI_TIModeCmd	../src/stm32f37x_spi.c	/^void SPI_TIModeCmd(SPI_TypeDef* SPIx, FunctionalState NewState)$/;"	f	signature:(SPI_TypeDef* SPIx, FunctionalState NewState)
SPI_TXCRCR_TXCRC	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4675;"	d
SPI_TransmissionFIFOStatus_1QuarterFull	../inc/stm32f37x_spi.h	468;"	d
SPI_TransmissionFIFOStatus_Empty	../inc/stm32f37x_spi.h	467;"	d
SPI_TransmissionFIFOStatus_Full	../inc/stm32f37x_spi.h	470;"	d
SPI_TransmissionFIFOStatus_HalfFull	../inc/stm32f37x_spi.h	469;"	d
SPI_TransmitCRC	../inc/stm32f37x_spi.h	/^void SPI_TransmitCRC(SPI_TypeDef* SPIx);$/;"	p	signature:(SPI_TypeDef* SPIx)
SPI_TransmitCRC	../src/stm32f37x_spi.c	/^void SPI_TransmitCRC(SPI_TypeDef* SPIx)$/;"	f	signature:(SPI_TypeDef* SPIx)
SPI_TypeDef	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^} SPI_TypeDef;$/;"	t	typeref:struct:__anon164
SPPR	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t SPPR;                    \/*!< Offset: 0x0F0 (R\/W)  Selected Pin Protocol Register *\/$/;"	m	struct:__anon22	access:public
SPPR	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t SPPR;                    \/*!< Offset: 0x0F0 (R\/W)  Selected Pin Protocol Register *\/$/;"	m	struct:__anon92	access:public
SPPR	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t SPPR;                    \/*!< Offset: 0x0F0 (R\/W)  Selected Pin Protocol Register *\/$/;"	m	struct:__anon124	access:public
SPSEL	../CMSIS/Include/core_cm0.h	/^    uint32_t SPSEL:1;                    \/*!< bit:      1  Stack to be used                   *\/$/;"	m	struct:__anon133::__anon134	access:public
SPSEL	../CMSIS/Include/core_cm3.h	/^    uint32_t SPSEL:1;                    \/*!< bit:      1  Stack to be used                   *\/$/;"	m	struct:__anon13::__anon14	access:public
SPSEL	../CMSIS/Include/core_cm4.h	/^    uint32_t SPSEL:1;                    \/*!< bit:      1  Stack to be used                   *\/$/;"	m	struct:__anon83::__anon84	access:public
SPSEL	../CMSIS/Include/core_sc000.h	/^    uint32_t SPSEL:1;                    \/*!< bit:      1  Stack to be used                   *\/$/;"	m	struct:__anon102::__anon103	access:public
SPSEL	../CMSIS/Include/core_sc300.h	/^    uint32_t SPSEL:1;                    \/*!< bit:      1  Stack to be used                   *\/$/;"	m	struct:__anon115::__anon116	access:public
SQR1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t SQR1;  \/*!< ADC regular sequence register 1,             Address offset: 0x2C *\/$/;"	m	struct:__anon141	access:public
SQR2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t SQR2;  \/*!< ADC regular sequence register 2,             Address offset: 0x30 *\/$/;"	m	struct:__anon141	access:public
SQR3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t SQR3;  \/*!< ADC regular sequence register 3,             Address offset: 0x34 *\/$/;"	m	struct:__anon141	access:public
SR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint16_t SR;          \/*!< TIM status register,                 Address offset: 0x10 *\/$/;"	m	struct:__anon165	access:public
SR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint16_t SR;       \/*!< SPI Status register,                                 Address offset: 0x08 *\/$/;"	m	struct:__anon164	access:public
SR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t SR;           \/*!< FLASH status register,                      Address offset: 0x0C *\/$/;"	m	struct:__anon154	access:public
SR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t SR;       \/*!< DAC status register,                                     Address offset: 0x34 *\/$/;"	m	struct:__anon149	access:public
SR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t SR;    \/*!< ADC status register,                         Address offset: 0x00 *\/$/;"	m	struct:__anon141	access:public
SR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t SR;   \/*!< IWDG Status register,    Address offset: 0x0C *\/$/;"	m	struct:__anon159	access:public
SR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t SR;   \/*!< WWDG Status register,        Address offset: 0x08 *\/$/;"	m	struct:__anon168	access:public
SRAM_BASE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	838;"	d
SRAM_BB_BASE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	841;"	d
SRC	../QP_BOOM/Makefile	/^SRC = stm32f37x_it.c ..\/src\/system_stm32f37x.c main.c bsp.c $/;"	m
SRC	../QP_TEST/Makefile	/^SRC = stm32f37x_it.c ..\/src\/system_stm32f37x.c main.c bsp.c $/;"	m
SRC	../i2s/Makefile	/^SRC = stm32f37x_it.c system_stm32f37x.c main.c spi.c usart.c$/;"	m
SRC	../i2s_master/Makefile	/^SRC = stm32f37x_it.c system_stm32f37x.c main.c spi.c usart.c$/;"	m
SRC	../tim_adc/Makefile	/^SRC = stm32f37x_it.c system_stm32f37x.c main.c adc.c tim.c spi.c$/;"	m
SRCS	../Makefile	/^SRCS = qa_ctor.c qa_usuba.c  qeq_init.c      qfsm_ini.c  qk.c        qmp_get.c         qte_ctr.c \\$/;"	m
SSPSR	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t SSPSR;                   \/*!< Offset: 0x000 (R\/ )  Supported Parallel Port Size Register     *\/$/;"	m	struct:__anon22	access:public
SSPSR	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t SSPSR;                   \/*!< Offset: 0x000 (R\/ )  Supported Parallel Port Size Register     *\/$/;"	m	struct:__anon92	access:public
SSPSR	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t SSPSR;                   \/*!< Offset: 0x000 (R\/ )  Supported Parallel Port Size Register     *\/$/;"	m	struct:__anon124	access:public
SSR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t SSR;        \/*!< RTC sub second register,                                  Address offset: 0x28 *\/$/;"	m	struct:__anon162	access:public
STIR	../CMSIS/Include/core_cm3.h	/^  __O  uint32_t STIR;                    \/*!< Offset: 0xE00 ( \/W)  Software Trigger Interrupt Register     *\/$/;"	m	struct:__anon15	access:public
STIR	../CMSIS/Include/core_cm4.h	/^  __O  uint32_t STIR;                    \/*!< Offset: 0xE00 ( \/W)  Software Trigger Interrupt Register     *\/$/;"	m	struct:__anon85	access:public
STIR	../CMSIS/Include/core_sc300.h	/^  __O  uint32_t STIR;                    \/*!< Offset: 0xE00 ( \/W)  Software Trigger Interrupt Register     *\/$/;"	m	struct:__anon117	access:public
STM32F37X	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	66;"	d
SUCCESS	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^typedef enum {ERROR = 0, SUCCESS = !ERROR} ErrorStatus;$/;"	e	enum:__anon140
SVC_Handler	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM0.s	/^SVC_Handler     PROC$/;"	l
SVC_Handler	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM3.s	/^SVC_Handler     PROC$/;"	l
SVC_Handler	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM4.s	/^SVC_Handler     PROC$/;"	l
SVC_Handler	../CMSIS/DSP_Lib/Examples/Common/G++/startup_ARMCM0.s	/^SVC_Handler:$/;"	l
SVC_Handler	../CMSIS/DSP_Lib/Examples/Common/G++/startup_ARMCM3.s	/^SVC_Handler:$/;"	l
SVC_Handler	../CMSIS/DSP_Lib/Examples/Common/G++/startup_ARMCM4.s	/^SVC_Handler:$/;"	l
SVC_Handler	../CMSIS/Device/ST/STM32F37x/Source/Templates/arm/startup_stm32f37x.s	/^SVC_Handler     PROC$/;"	l
SVC_Handler	../CMSIS/Device/ST/STM32F37x/Source/Templates/iar/startup_stm32f37x.s	/^SVC_Handler$/;"	l
SVC_Handler	../STARTCODE/qk_port.s	/^SVC_Handler:$/;"	l
SVC_Handler	../i2s/stm32f37x_it.c	/^void SVC_Handler(void)$/;"	f	signature:(void)
SVC_Handler	../i2s/stm32f37x_it.h	/^void SVC_Handler(void);$/;"	p	signature:(void)
SVC_Handler	../i2s_master/stm32f37x_it.c	/^void SVC_Handler(void)$/;"	f	signature:(void)
SVC_Handler	../i2s_master/stm32f37x_it.h	/^void SVC_Handler(void);$/;"	p	signature:(void)
SVC_Handler	../inc/stm32f37x_it.h	/^void SVC_Handler(void);$/;"	p	signature:(void)
SVC_Handler	../tim_adc/stm32f37x_it.c	/^void SVC_Handler(void)$/;"	f	signature:(void)
SVC_Handler	../tim_adc/stm32f37x_it.h	/^void SVC_Handler(void);$/;"	p	signature:(void)
SVCall_IRQn	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  SVCall_IRQn                 = -5,     \/*!< 11 Cortex-M4 SV Call Interrupt                                    *\/$/;"	e	enum:IRQn
SWIER	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t SWIER;        \/*!<EXTI Software interrupt event register,                   Address offset: 0x10 *\/$/;"	m	struct:__anon153	access:public
SWTRIGR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t SWTRIGR;  \/*!< DAC software trigger register,                           Address offset: 0x04 *\/$/;"	m	struct:__anon149	access:public
SYNCHRO_TIMEOUT	../src/stm32f37x_rtc.c	267;"	d	file:
SYSCFG	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	954;"	d
SYSCFG_BASE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	878;"	d
SYSCFG_BreakConfig	../inc/stm32f37x_syscfg.h	/^void SYSCFG_BreakConfig(uint32_t SYSCFG_Break);$/;"	p	signature:(uint32_t SYSCFG_Break)
SYSCFG_BreakConfig	../src/stm32f37x_syscfg.c	/^void SYSCFG_BreakConfig(uint32_t SYSCFG_Break)$/;"	f	signature:(uint32_t SYSCFG_Break)
SYSCFG_Break_Lockup	../inc/stm32f37x_syscfg.h	192;"	d
SYSCFG_Break_PVD	../inc/stm32f37x_syscfg.h	190;"	d
SYSCFG_Break_SRAMParity	../inc/stm32f37x_syscfg.h	191;"	d
SYSCFG_CFGR1_FPU_IE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4719;"	d
SYSCFG_CFGR1_FPU_IE_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4720;"	d
SYSCFG_CFGR1_FPU_IE_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4721;"	d
SYSCFG_CFGR1_FPU_IE_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4722;"	d
SYSCFG_CFGR1_FPU_IE_3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4723;"	d
SYSCFG_CFGR1_FPU_IE_4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4724;"	d
SYSCFG_CFGR1_FPU_IE_5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4725;"	d
SYSCFG_CFGR1_I2C_FMP_I2C1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4716;"	d
SYSCFG_CFGR1_I2C_FMP_I2C2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4717;"	d
SYSCFG_CFGR1_I2C_FMP_PB6	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4712;"	d
SYSCFG_CFGR1_I2C_FMP_PB7	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4713;"	d
SYSCFG_CFGR1_I2C_FMP_PB8	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4714;"	d
SYSCFG_CFGR1_I2C_FMP_PB9	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4715;"	d
SYSCFG_CFGR1_MEM_MODE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4704;"	d
SYSCFG_CFGR1_MEM_MODE_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4705;"	d
SYSCFG_CFGR1_MEM_MODE_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4706;"	d
SYSCFG_CFGR1_TIM16_DMA_RMP	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4707;"	d
SYSCFG_CFGR1_TIM17_DMA_RMP	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4708;"	d
SYSCFG_CFGR1_TIM18DAC2Ch1_DMA_RMP	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4711;"	d
SYSCFG_CFGR1_TIM6DAC1Ch1_DMA_RMP	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4709;"	d
SYSCFG_CFGR1_TIM7DAC1Ch2_DMA_RMP	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4710;"	d
SYSCFG_CFGR1_VBAT	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4718;"	d
SYSCFG_CFGR2_LOCKUP_LOCK	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4900;"	d
SYSCFG_CFGR2_PVD_LOCK	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4902;"	d
SYSCFG_CFGR2_SRAM_PARITY_LOCK	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4901;"	d
SYSCFG_CFGR2_SRAM_PE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4903;"	d
SYSCFG_ClearFlag	../inc/stm32f37x_syscfg.h	/^void SYSCFG_ClearFlag(uint32_t SYSCFG_Flag);$/;"	p	signature:(uint32_t SYSCFG_Flag)
SYSCFG_ClearFlag	../src/stm32f37x_syscfg.c	/^void SYSCFG_ClearFlag(uint32_t SYSCFG_Flag)$/;"	f	signature:(uint32_t SYSCFG_Flag)
SYSCFG_DMAChannelRemapConfig	../inc/stm32f37x_syscfg.h	/^void SYSCFG_DMAChannelRemapConfig(uint32_t SYSCFG_DMARemap, FunctionalState NewState);$/;"	p	signature:(uint32_t SYSCFG_DMARemap, FunctionalState NewState)
SYSCFG_DMAChannelRemapConfig	../src/stm32f37x_syscfg.c	/^void SYSCFG_DMAChannelRemapConfig(uint32_t SYSCFG_DMARemap, FunctionalState NewState)$/;"	f	signature:(uint32_t SYSCFG_DMARemap, FunctionalState NewState)
SYSCFG_DMARemap_TIM16	../inc/stm32f37x_syscfg.h	135;"	d
SYSCFG_DMARemap_TIM17	../inc/stm32f37x_syscfg.h	134;"	d
SYSCFG_DMARemap_TIM18DAC2Ch1	../inc/stm32f37x_syscfg.h	138;"	d
SYSCFG_DMARemap_TIM6DAC1Ch1	../inc/stm32f37x_syscfg.h	136;"	d
SYSCFG_DMARemap_TIM7DAC1Ch2	../inc/stm32f37x_syscfg.h	137;"	d
SYSCFG_DeInit	../inc/stm32f37x_syscfg.h	/^void SYSCFG_DeInit(void);$/;"	p	signature:(void)
SYSCFG_DeInit	../src/stm32f37x_syscfg.c	/^void SYSCFG_DeInit(void)$/;"	f	signature:(void)
SYSCFG_EXTICR1_EXTI0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4728;"	d
SYSCFG_EXTICR1_EXTI0_PA	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4736;"	d
SYSCFG_EXTICR1_EXTI0_PB	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4737;"	d
SYSCFG_EXTICR1_EXTI0_PC	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4738;"	d
SYSCFG_EXTICR1_EXTI0_PD	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4739;"	d
SYSCFG_EXTICR1_EXTI0_PE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4740;"	d
SYSCFG_EXTICR1_EXTI0_PF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4741;"	d
SYSCFG_EXTICR1_EXTI1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4729;"	d
SYSCFG_EXTICR1_EXTI1_PA	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4746;"	d
SYSCFG_EXTICR1_EXTI1_PB	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4747;"	d
SYSCFG_EXTICR1_EXTI1_PC	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4748;"	d
SYSCFG_EXTICR1_EXTI1_PD	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4749;"	d
SYSCFG_EXTICR1_EXTI1_PE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4750;"	d
SYSCFG_EXTICR1_EXTI1_PF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4751;"	d
SYSCFG_EXTICR1_EXTI2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4730;"	d
SYSCFG_EXTICR1_EXTI2_PA	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4756;"	d
SYSCFG_EXTICR1_EXTI2_PB	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4757;"	d
SYSCFG_EXTICR1_EXTI2_PC	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4758;"	d
SYSCFG_EXTICR1_EXTI2_PD	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4759;"	d
SYSCFG_EXTICR1_EXTI2_PE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4760;"	d
SYSCFG_EXTICR1_EXTI2_PF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4761;"	d
SYSCFG_EXTICR1_EXTI3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4731;"	d
SYSCFG_EXTICR1_EXTI3_PA	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4766;"	d
SYSCFG_EXTICR1_EXTI3_PB	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4767;"	d
SYSCFG_EXTICR1_EXTI3_PC	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4768;"	d
SYSCFG_EXTICR1_EXTI3_PD	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4769;"	d
SYSCFG_EXTICR1_EXTI3_PE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4770;"	d
SYSCFG_EXTICR2_EXTI4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4773;"	d
SYSCFG_EXTICR2_EXTI4_PA	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4781;"	d
SYSCFG_EXTICR2_EXTI4_PB	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4782;"	d
SYSCFG_EXTICR2_EXTI4_PC	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4783;"	d
SYSCFG_EXTICR2_EXTI4_PD	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4784;"	d
SYSCFG_EXTICR2_EXTI4_PE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4785;"	d
SYSCFG_EXTICR2_EXTI4_PF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4786;"	d
SYSCFG_EXTICR2_EXTI5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4774;"	d
SYSCFG_EXTICR2_EXTI5_PA	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4791;"	d
SYSCFG_EXTICR2_EXTI5_PB	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4792;"	d
SYSCFG_EXTICR2_EXTI5_PC	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4793;"	d
SYSCFG_EXTICR2_EXTI5_PD	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4794;"	d
SYSCFG_EXTICR2_EXTI5_PE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4795;"	d
SYSCFG_EXTICR2_EXTI6	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4775;"	d
SYSCFG_EXTICR2_EXTI6_PA	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4800;"	d
SYSCFG_EXTICR2_EXTI6_PB	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4801;"	d
SYSCFG_EXTICR2_EXTI6_PC	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4802;"	d
SYSCFG_EXTICR2_EXTI6_PD	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4803;"	d
SYSCFG_EXTICR2_EXTI6_PE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4804;"	d
SYSCFG_EXTICR2_EXTI6_PF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4805;"	d
SYSCFG_EXTICR2_EXTI7	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4776;"	d
SYSCFG_EXTICR2_EXTI7_PA	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4810;"	d
SYSCFG_EXTICR2_EXTI7_PB	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4811;"	d
SYSCFG_EXTICR2_EXTI7_PC	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4812;"	d
SYSCFG_EXTICR2_EXTI7_PD	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4813;"	d
SYSCFG_EXTICR2_EXTI7_PE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4814;"	d
SYSCFG_EXTICR3_EXTI10	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4819;"	d
SYSCFG_EXTICR3_EXTI10_PA	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4844;"	d
SYSCFG_EXTICR3_EXTI10_PB	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4845;"	d
SYSCFG_EXTICR3_EXTI10_PC	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4846;"	d
SYSCFG_EXTICR3_EXTI10_PD	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4847;"	d
SYSCFG_EXTICR3_EXTI10_PE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4848;"	d
SYSCFG_EXTICR3_EXTI10_PF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4849;"	d
SYSCFG_EXTICR3_EXTI11	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4820;"	d
SYSCFG_EXTICR3_EXTI11_PA	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4854;"	d
SYSCFG_EXTICR3_EXTI11_PC	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4855;"	d
SYSCFG_EXTICR3_EXTI11_PD	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4856;"	d
SYSCFG_EXTICR3_EXTI11_PE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4857;"	d
SYSCFG_EXTICR3_EXTI8	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4817;"	d
SYSCFG_EXTICR3_EXTI8_PA	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4825;"	d
SYSCFG_EXTICR3_EXTI8_PB	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4826;"	d
SYSCFG_EXTICR3_EXTI8_PC	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4827;"	d
SYSCFG_EXTICR3_EXTI8_PD	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4828;"	d
SYSCFG_EXTICR3_EXTI8_PE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4829;"	d
SYSCFG_EXTICR3_EXTI9	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4818;"	d
SYSCFG_EXTICR3_EXTI9_PA	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4834;"	d
SYSCFG_EXTICR3_EXTI9_PB	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4835;"	d
SYSCFG_EXTICR3_EXTI9_PC	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4836;"	d
SYSCFG_EXTICR3_EXTI9_PD	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4837;"	d
SYSCFG_EXTICR3_EXTI9_PE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4838;"	d
SYSCFG_EXTICR3_EXTI9_PF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4839;"	d
SYSCFG_EXTICR4_EXTI12	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4860;"	d
SYSCFG_EXTICR4_EXTI12_PA	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4868;"	d
SYSCFG_EXTICR4_EXTI12_PC	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4869;"	d
SYSCFG_EXTICR4_EXTI12_PD	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4870;"	d
SYSCFG_EXTICR4_EXTI12_PE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4871;"	d
SYSCFG_EXTICR4_EXTI13	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4861;"	d
SYSCFG_EXTICR4_EXTI13_PA	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4876;"	d
SYSCFG_EXTICR4_EXTI13_PC	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4877;"	d
SYSCFG_EXTICR4_EXTI13_PD	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4878;"	d
SYSCFG_EXTICR4_EXTI13_PE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4879;"	d
SYSCFG_EXTICR4_EXTI14	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4862;"	d
SYSCFG_EXTICR4_EXTI14_PA	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4884;"	d
SYSCFG_EXTICR4_EXTI14_PB	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4885;"	d
SYSCFG_EXTICR4_EXTI14_PC	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4886;"	d
SYSCFG_EXTICR4_EXTI14_PD	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4887;"	d
SYSCFG_EXTICR4_EXTI14_PE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4888;"	d
SYSCFG_EXTICR4_EXTI15	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4863;"	d
SYSCFG_EXTICR4_EXTI15_PA	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4893;"	d
SYSCFG_EXTICR4_EXTI15_PB	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4894;"	d
SYSCFG_EXTICR4_EXTI15_PC	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4895;"	d
SYSCFG_EXTICR4_EXTI15_PD	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4896;"	d
SYSCFG_EXTICR4_EXTI15_PE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4897;"	d
SYSCFG_EXTILineConfig	../inc/stm32f37x_syscfg.h	/^void SYSCFG_EXTILineConfig(uint8_t EXTI_PortSourceGPIOx, uint8_t EXTI_PinSourcex);$/;"	p	signature:(uint8_t EXTI_PortSourceGPIOx, uint8_t EXTI_PinSourcex)
SYSCFG_EXTILineConfig	../src/stm32f37x_syscfg.c	/^void SYSCFG_EXTILineConfig(uint8_t EXTI_PortSourceGPIOx, uint8_t EXTI_PinSourcex)$/;"	f	signature:(uint8_t EXTI_PortSourceGPIOx, uint8_t EXTI_PinSourcex)
SYSCFG_FLAG_PE	../inc/stm32f37x_syscfg.h	206;"	d
SYSCFG_GetFlagStatus	../inc/stm32f37x_syscfg.h	/^FlagStatus SYSCFG_GetFlagStatus(uint32_t SYSCFG_Flag);$/;"	p	signature:(uint32_t SYSCFG_Flag)
SYSCFG_GetFlagStatus	../src/stm32f37x_syscfg.c	/^FlagStatus SYSCFG_GetFlagStatus(uint32_t SYSCFG_Flag)$/;"	f	signature:(uint32_t SYSCFG_Flag)
SYSCFG_I2CFastModePlusConfig	../inc/stm32f37x_syscfg.h	/^void SYSCFG_I2CFastModePlusConfig(uint32_t SYSCFG_I2CFastModePlus, FunctionalState NewState);$/;"	p	signature:(uint32_t SYSCFG_I2CFastModePlus, FunctionalState NewState)
SYSCFG_I2CFastModePlusConfig	../src/stm32f37x_syscfg.c	/^void SYSCFG_I2CFastModePlusConfig(uint32_t SYSCFG_I2CFastModePlus, FunctionalState NewState)$/;"	f	signature:(uint32_t SYSCFG_I2CFastModePlus, FunctionalState NewState)
SYSCFG_I2CFastModePlus_I2C1	../inc/stm32f37x_syscfg.h	157;"	d
SYSCFG_I2CFastModePlus_I2C2	../inc/stm32f37x_syscfg.h	158;"	d
SYSCFG_I2CFastModePlus_PB6	../inc/stm32f37x_syscfg.h	153;"	d
SYSCFG_I2CFastModePlus_PB7	../inc/stm32f37x_syscfg.h	154;"	d
SYSCFG_I2CFastModePlus_PB8	../inc/stm32f37x_syscfg.h	155;"	d
SYSCFG_I2CFastModePlus_PB9	../inc/stm32f37x_syscfg.h	156;"	d
SYSCFG_ITConfig	../inc/stm32f37x_syscfg.h	/^void SYSCFG_ITConfig(uint32_t SYSCFG_IT, FunctionalState NewState);$/;"	p	signature:(uint32_t SYSCFG_IT, FunctionalState NewState)
SYSCFG_ITConfig	../src/stm32f37x_syscfg.c	/^void SYSCFG_ITConfig(uint32_t SYSCFG_IT, FunctionalState NewState)  $/;"	f	signature:(uint32_t SYSCFG_IT, FunctionalState NewState)
SYSCFG_IT_DZC	../inc/stm32f37x_syscfg.h	178;"	d
SYSCFG_IT_IDC	../inc/stm32f37x_syscfg.h	175;"	d
SYSCFG_IT_IOC	../inc/stm32f37x_syscfg.h	179;"	d
SYSCFG_IT_IXC	../inc/stm32f37x_syscfg.h	174;"	d
SYSCFG_IT_OFC	../inc/stm32f37x_syscfg.h	176;"	d
SYSCFG_IT_UFC	../inc/stm32f37x_syscfg.h	177;"	d
SYSCFG_MemoryRemapConfig	../inc/stm32f37x_syscfg.h	/^void SYSCFG_MemoryRemapConfig(uint32_t SYSCFG_MemoryRemap);$/;"	p	signature:(uint32_t SYSCFG_MemoryRemap)
SYSCFG_MemoryRemapConfig	../src/stm32f37x_syscfg.c	/^void SYSCFG_MemoryRemapConfig(uint32_t SYSCFG_MemoryRemap)$/;"	f	signature:(uint32_t SYSCFG_MemoryRemap)
SYSCFG_MemoryRemap_Flash	../inc/stm32f37x_syscfg.h	118;"	d
SYSCFG_MemoryRemap_SRAM	../inc/stm32f37x_syscfg.h	120;"	d
SYSCFG_MemoryRemap_SystemMemory	../inc/stm32f37x_syscfg.h	119;"	d
SYSCFG_TypeDef	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^} SYSCFG_TypeDef;$/;"	t	typeref:struct:__anon157
SYSCFG_VBATMonitoringCmd	../inc/stm32f37x_syscfg.h	/^void SYSCFG_VBATMonitoringCmd(FunctionalState NewState);$/;"	p	signature:(FunctionalState NewState)
SYSCFG_VBATMonitoringCmd	../src/stm32f37x_syscfg.c	/^void SYSCFG_VBATMonitoringCmd(FunctionalState NewState)$/;"	f	signature:(FunctionalState NewState)
SYSCLK_Frequency	../inc/stm32f37x_rcc.h	/^  uint32_t SYSCLK_Frequency;$/;"	m	struct:__anon183	access:public
SearchBox	../CMSIS/Documentation/Core/html/search/search.js	/^function SearchBox(name, resultsPath, inFrame, label)$/;"	c
SearchBox	../CMSIS/Documentation/DSP/html/search/search.js	/^function SearchBox(name, resultsPath, inFrame, label)$/;"	c
SearchBox	../CMSIS/Documentation/General/html/search/search.js	/^function SearchBox(name, resultsPath, inFrame, label)$/;"	c
SearchBox	../CMSIS/Documentation/RTOS/html/search/search.js	/^function SearchBox(name, resultsPath, inFrame, label)$/;"	c
SearchBox.Activate	../CMSIS/Documentation/Core/html/search/search.js	/^  this.Activate = function(isActive)$/;"	m
SearchBox.Activate	../CMSIS/Documentation/DSP/html/search/search.js	/^  this.Activate = function(isActive)$/;"	m
SearchBox.Activate	../CMSIS/Documentation/General/html/search/search.js	/^  this.Activate = function(isActive)$/;"	m
SearchBox.Activate	../CMSIS/Documentation/RTOS/html/search/search.js	/^  this.Activate = function(isActive)$/;"	m
SearchBox.CloseResultsWindow	../CMSIS/Documentation/Core/html/search/search.js	/^  this.CloseResultsWindow = function()$/;"	m
SearchBox.CloseResultsWindow	../CMSIS/Documentation/DSP/html/search/search.js	/^  this.CloseResultsWindow = function()$/;"	m
SearchBox.CloseResultsWindow	../CMSIS/Documentation/General/html/search/search.js	/^  this.CloseResultsWindow = function()$/;"	m
SearchBox.CloseResultsWindow	../CMSIS/Documentation/RTOS/html/search/search.js	/^  this.CloseResultsWindow = function()$/;"	m
SearchBox.CloseSelectionWindow	../CMSIS/Documentation/Core/html/search/search.js	/^  this.CloseSelectionWindow = function()$/;"	m
SearchBox.CloseSelectionWindow	../CMSIS/Documentation/DSP/html/search/search.js	/^  this.CloseSelectionWindow = function()$/;"	m
SearchBox.CloseSelectionWindow	../CMSIS/Documentation/General/html/search/search.js	/^  this.CloseSelectionWindow = function()$/;"	m
SearchBox.CloseSelectionWindow	../CMSIS/Documentation/RTOS/html/search/search.js	/^  this.CloseSelectionWindow = function()$/;"	m
SearchBox.DOMPopupSearchResults	../CMSIS/Documentation/Core/html/search/search.js	/^  this.DOMPopupSearchResults = function()$/;"	m
SearchBox.DOMPopupSearchResults	../CMSIS/Documentation/DSP/html/search/search.js	/^  this.DOMPopupSearchResults = function()$/;"	m
SearchBox.DOMPopupSearchResults	../CMSIS/Documentation/General/html/search/search.js	/^  this.DOMPopupSearchResults = function()$/;"	m
SearchBox.DOMPopupSearchResults	../CMSIS/Documentation/RTOS/html/search/search.js	/^  this.DOMPopupSearchResults = function()$/;"	m
SearchBox.DOMPopupSearchResultsWindow	../CMSIS/Documentation/Core/html/search/search.js	/^  this.DOMPopupSearchResultsWindow = function()$/;"	m
SearchBox.DOMPopupSearchResultsWindow	../CMSIS/Documentation/DSP/html/search/search.js	/^  this.DOMPopupSearchResultsWindow = function()$/;"	m
SearchBox.DOMPopupSearchResultsWindow	../CMSIS/Documentation/General/html/search/search.js	/^  this.DOMPopupSearchResultsWindow = function()$/;"	m
SearchBox.DOMPopupSearchResultsWindow	../CMSIS/Documentation/RTOS/html/search/search.js	/^  this.DOMPopupSearchResultsWindow = function()$/;"	m
SearchBox.DOMSearchBox	../CMSIS/Documentation/Core/html/search/search.js	/^  this.DOMSearchBox = function()$/;"	m
SearchBox.DOMSearchBox	../CMSIS/Documentation/DSP/html/search/search.js	/^  this.DOMSearchBox = function()$/;"	m
SearchBox.DOMSearchBox	../CMSIS/Documentation/General/html/search/search.js	/^  this.DOMSearchBox = function()$/;"	m
SearchBox.DOMSearchBox	../CMSIS/Documentation/RTOS/html/search/search.js	/^  this.DOMSearchBox = function()$/;"	m
SearchBox.DOMSearchClose	../CMSIS/Documentation/Core/html/search/search.js	/^  this.DOMSearchClose = function()$/;"	m
SearchBox.DOMSearchClose	../CMSIS/Documentation/DSP/html/search/search.js	/^  this.DOMSearchClose = function()$/;"	m
SearchBox.DOMSearchClose	../CMSIS/Documentation/General/html/search/search.js	/^  this.DOMSearchClose = function()$/;"	m
SearchBox.DOMSearchClose	../CMSIS/Documentation/RTOS/html/search/search.js	/^  this.DOMSearchClose = function()$/;"	m
SearchBox.DOMSearchField	../CMSIS/Documentation/Core/html/search/search.js	/^  this.DOMSearchField = function()$/;"	m
SearchBox.DOMSearchField	../CMSIS/Documentation/DSP/html/search/search.js	/^  this.DOMSearchField = function()$/;"	m
SearchBox.DOMSearchField	../CMSIS/Documentation/General/html/search/search.js	/^  this.DOMSearchField = function()$/;"	m
SearchBox.DOMSearchField	../CMSIS/Documentation/RTOS/html/search/search.js	/^  this.DOMSearchField = function()$/;"	m
SearchBox.DOMSearchSelect	../CMSIS/Documentation/Core/html/search/search.js	/^  this.DOMSearchSelect = function()$/;"	m
SearchBox.DOMSearchSelect	../CMSIS/Documentation/DSP/html/search/search.js	/^  this.DOMSearchSelect = function()$/;"	m
SearchBox.DOMSearchSelect	../CMSIS/Documentation/General/html/search/search.js	/^  this.DOMSearchSelect = function()$/;"	m
SearchBox.DOMSearchSelect	../CMSIS/Documentation/RTOS/html/search/search.js	/^  this.DOMSearchSelect = function()$/;"	m
SearchBox.DOMSearchSelectWindow	../CMSIS/Documentation/Core/html/search/search.js	/^  this.DOMSearchSelectWindow = function()$/;"	m
SearchBox.DOMSearchSelectWindow	../CMSIS/Documentation/DSP/html/search/search.js	/^  this.DOMSearchSelectWindow = function()$/;"	m
SearchBox.DOMSearchSelectWindow	../CMSIS/Documentation/General/html/search/search.js	/^  this.DOMSearchSelectWindow = function()$/;"	m
SearchBox.DOMSearchSelectWindow	../CMSIS/Documentation/RTOS/html/search/search.js	/^  this.DOMSearchSelectWindow = function()$/;"	m
SearchBox.OnSearchFieldChange	../CMSIS/Documentation/Core/html/search/search.js	/^  this.OnSearchFieldChange = function(evt)$/;"	m
SearchBox.OnSearchFieldChange	../CMSIS/Documentation/DSP/html/search/search.js	/^  this.OnSearchFieldChange = function(evt)$/;"	m
SearchBox.OnSearchFieldChange	../CMSIS/Documentation/General/html/search/search.js	/^  this.OnSearchFieldChange = function(evt)$/;"	m
SearchBox.OnSearchFieldChange	../CMSIS/Documentation/RTOS/html/search/search.js	/^  this.OnSearchFieldChange = function(evt)$/;"	m
SearchBox.OnSearchFieldFocus	../CMSIS/Documentation/Core/html/search/search.js	/^  this.OnSearchFieldFocus = function(isActive)$/;"	m
SearchBox.OnSearchFieldFocus	../CMSIS/Documentation/DSP/html/search/search.js	/^  this.OnSearchFieldFocus = function(isActive)$/;"	m
SearchBox.OnSearchFieldFocus	../CMSIS/Documentation/General/html/search/search.js	/^  this.OnSearchFieldFocus = function(isActive)$/;"	m
SearchBox.OnSearchFieldFocus	../CMSIS/Documentation/RTOS/html/search/search.js	/^  this.OnSearchFieldFocus = function(isActive)$/;"	m
SearchBox.OnSearchSelectHide	../CMSIS/Documentation/Core/html/search/search.js	/^  this.OnSearchSelectHide = function()$/;"	m
SearchBox.OnSearchSelectHide	../CMSIS/Documentation/DSP/html/search/search.js	/^  this.OnSearchSelectHide = function()$/;"	m
SearchBox.OnSearchSelectHide	../CMSIS/Documentation/General/html/search/search.js	/^  this.OnSearchSelectHide = function()$/;"	m
SearchBox.OnSearchSelectHide	../CMSIS/Documentation/RTOS/html/search/search.js	/^  this.OnSearchSelectHide = function()$/;"	m
SearchBox.OnSearchSelectKey	../CMSIS/Documentation/Core/html/search/search.js	/^  this.OnSearchSelectKey = function(evt)$/;"	m
SearchBox.OnSearchSelectKey	../CMSIS/Documentation/DSP/html/search/search.js	/^  this.OnSearchSelectKey = function(evt)$/;"	m
SearchBox.OnSearchSelectKey	../CMSIS/Documentation/General/html/search/search.js	/^  this.OnSearchSelectKey = function(evt)$/;"	m
SearchBox.OnSearchSelectKey	../CMSIS/Documentation/RTOS/html/search/search.js	/^  this.OnSearchSelectKey = function(evt)$/;"	m
SearchBox.OnSearchSelectShow	../CMSIS/Documentation/Core/html/search/search.js	/^  this.OnSearchSelectShow = function()$/;"	m
SearchBox.OnSearchSelectShow	../CMSIS/Documentation/DSP/html/search/search.js	/^  this.OnSearchSelectShow = function()$/;"	m
SearchBox.OnSearchSelectShow	../CMSIS/Documentation/General/html/search/search.js	/^  this.OnSearchSelectShow = function()$/;"	m
SearchBox.OnSearchSelectShow	../CMSIS/Documentation/RTOS/html/search/search.js	/^  this.OnSearchSelectShow = function()$/;"	m
SearchBox.OnSelectItem	../CMSIS/Documentation/Core/html/search/search.js	/^  this.OnSelectItem = function(id)$/;"	m
SearchBox.OnSelectItem	../CMSIS/Documentation/DSP/html/search/search.js	/^  this.OnSelectItem = function(id)$/;"	m
SearchBox.OnSelectItem	../CMSIS/Documentation/General/html/search/search.js	/^  this.OnSelectItem = function(id)$/;"	m
SearchBox.OnSelectItem	../CMSIS/Documentation/RTOS/html/search/search.js	/^  this.OnSelectItem = function(id)$/;"	m
SearchBox.Search	../CMSIS/Documentation/Core/html/search/search.js	/^  this.Search = function()$/;"	m
SearchBox.Search	../CMSIS/Documentation/DSP/html/search/search.js	/^  this.Search = function()$/;"	m
SearchBox.Search	../CMSIS/Documentation/General/html/search/search.js	/^  this.Search = function()$/;"	m
SearchBox.Search	../CMSIS/Documentation/RTOS/html/search/search.js	/^  this.Search = function()$/;"	m
SearchBox.SelectItemCount	../CMSIS/Documentation/Core/html/search/search.js	/^  this.SelectItemCount = function(id)$/;"	m
SearchBox.SelectItemCount	../CMSIS/Documentation/DSP/html/search/search.js	/^  this.SelectItemCount = function(id)$/;"	m
SearchBox.SelectItemCount	../CMSIS/Documentation/General/html/search/search.js	/^  this.SelectItemCount = function(id)$/;"	m
SearchBox.SelectItemCount	../CMSIS/Documentation/RTOS/html/search/search.js	/^  this.SelectItemCount = function(id)$/;"	m
SearchBox.SelectItemSet	../CMSIS/Documentation/Core/html/search/search.js	/^  this.SelectItemSet = function(id)$/;"	m
SearchBox.SelectItemSet	../CMSIS/Documentation/DSP/html/search/search.js	/^  this.SelectItemSet = function(id)$/;"	m
SearchBox.SelectItemSet	../CMSIS/Documentation/General/html/search/search.js	/^  this.SelectItemSet = function(id)$/;"	m
SearchBox.SelectItemSet	../CMSIS/Documentation/RTOS/html/search/search.js	/^  this.SelectItemSet = function(id)$/;"	m
SearchResults	../CMSIS/Documentation/Core/html/search/search.js	/^function SearchResults(name)$/;"	c
SearchResults	../CMSIS/Documentation/DSP/html/search/search.js	/^function SearchResults(name)$/;"	c
SearchResults	../CMSIS/Documentation/General/html/search/search.js	/^function SearchResults(name)$/;"	c
SearchResults	../CMSIS/Documentation/RTOS/html/search/search.js	/^function SearchResults(name)$/;"	c
SearchResults.FindChildElement	../CMSIS/Documentation/Core/html/search/search.js	/^    this.FindChildElement = function(id)$/;"	m
SearchResults.FindChildElement	../CMSIS/Documentation/DSP/html/search/search.js	/^    this.FindChildElement = function(id)$/;"	m
SearchResults.FindChildElement	../CMSIS/Documentation/General/html/search/search.js	/^    this.FindChildElement = function(id)$/;"	m
SearchResults.FindChildElement	../CMSIS/Documentation/RTOS/html/search/search.js	/^    this.FindChildElement = function(id)$/;"	m
SearchResults.Nav	../CMSIS/Documentation/Core/html/search/search.js	/^    this.Nav = function(evt,itemIndex) $/;"	m
SearchResults.Nav	../CMSIS/Documentation/DSP/html/search/search.js	/^    this.Nav = function(evt,itemIndex) $/;"	m
SearchResults.Nav	../CMSIS/Documentation/General/html/search/search.js	/^    this.Nav = function(evt,itemIndex) $/;"	m
SearchResults.Nav	../CMSIS/Documentation/RTOS/html/search/search.js	/^    this.Nav = function(evt,itemIndex) $/;"	m
SearchResults.NavChild	../CMSIS/Documentation/Core/html/search/search.js	/^    this.NavChild = function(evt,itemIndex,childIndex)$/;"	m
SearchResults.NavChild	../CMSIS/Documentation/DSP/html/search/search.js	/^    this.NavChild = function(evt,itemIndex,childIndex)$/;"	m
SearchResults.NavChild	../CMSIS/Documentation/General/html/search/search.js	/^    this.NavChild = function(evt,itemIndex,childIndex)$/;"	m
SearchResults.NavChild	../CMSIS/Documentation/RTOS/html/search/search.js	/^    this.NavChild = function(evt,itemIndex,childIndex)$/;"	m
SearchResults.NavNext	../CMSIS/Documentation/Core/html/search/search.js	/^    this.NavNext = function(index)$/;"	m
SearchResults.NavNext	../CMSIS/Documentation/DSP/html/search/search.js	/^    this.NavNext = function(index)$/;"	m
SearchResults.NavNext	../CMSIS/Documentation/General/html/search/search.js	/^    this.NavNext = function(index)$/;"	m
SearchResults.NavNext	../CMSIS/Documentation/RTOS/html/search/search.js	/^    this.NavNext = function(index)$/;"	m
SearchResults.NavPrev	../CMSIS/Documentation/Core/html/search/search.js	/^    this.NavPrev = function(index)$/;"	m
SearchResults.NavPrev	../CMSIS/Documentation/DSP/html/search/search.js	/^    this.NavPrev = function(index)$/;"	m
SearchResults.NavPrev	../CMSIS/Documentation/General/html/search/search.js	/^    this.NavPrev = function(index)$/;"	m
SearchResults.NavPrev	../CMSIS/Documentation/RTOS/html/search/search.js	/^    this.NavPrev = function(index)$/;"	m
SearchResults.ProcessKeys	../CMSIS/Documentation/Core/html/search/search.js	/^    this.ProcessKeys = function(e)$/;"	m
SearchResults.ProcessKeys	../CMSIS/Documentation/DSP/html/search/search.js	/^    this.ProcessKeys = function(e)$/;"	m
SearchResults.ProcessKeys	../CMSIS/Documentation/General/html/search/search.js	/^    this.ProcessKeys = function(e)$/;"	m
SearchResults.ProcessKeys	../CMSIS/Documentation/RTOS/html/search/search.js	/^    this.ProcessKeys = function(e)$/;"	m
SearchResults.Search	../CMSIS/Documentation/Core/html/search/search.js	/^    this.Search = function(search)$/;"	m
SearchResults.Search	../CMSIS/Documentation/DSP/html/search/search.js	/^    this.Search = function(search)$/;"	m
SearchResults.Search	../CMSIS/Documentation/General/html/search/search.js	/^    this.Search = function(search)$/;"	m
SearchResults.Search	../CMSIS/Documentation/RTOS/html/search/search.js	/^    this.Search = function(search)$/;"	m
SearchResults.Toggle	../CMSIS/Documentation/Core/html/search/search.js	/^    this.Toggle = function(id)$/;"	m
SearchResults.Toggle	../CMSIS/Documentation/DSP/html/search/search.js	/^    this.Toggle = function(id)$/;"	m
SearchResults.Toggle	../CMSIS/Documentation/General/html/search/search.js	/^    this.Toggle = function(id)$/;"	m
SearchResults.Toggle	../CMSIS/Documentation/RTOS/html/search/search.js	/^    this.Toggle = function(id)$/;"	m
SetSysClock	../CMSIS/Device/ST/STM32F37x/Source/Templates/system_stm32f37x.c	/^static void SetSysClock(void)$/;"	f	file:	signature:(void)
SetSysClock	../CMSIS/Device/ST/STM32F37x/Source/Templates/system_stm32f37x.c	/^static void SetSysClock(void);$/;"	p	file:	signature:(void)
SetSysClock	../i2s/system_stm32f37x.c	/^static void SetSysClock(void)$/;"	f	file:	signature:(void)
SetSysClock	../i2s/system_stm32f37x.c	/^static void SetSysClock(void);$/;"	p	file:	signature:(void)
SetSysClock	../i2s_master/system_stm32f37x.c	/^static void SetSysClock(void)$/;"	f	file:	signature:(void)
SetSysClock	../i2s_master/system_stm32f37x.c	/^static void SetSysClock(void);$/;"	p	file:	signature:(void)
SetSysClock	../src/system_stm32f37x.c	/^static void SetSysClock(void)$/;"	f	file:	signature:(void)
SetSysClock	../src/system_stm32f37x.c	/^static void SetSysClock(void);$/;"	p	file:	signature:(void)
SetSysClock	../tim_adc/system_stm32f37x.c	/^static void SetSysClock(void)$/;"	f	file:	signature:(void)
SetSysClock	../tim_adc/system_stm32f37x.c	/^static void SetSysClock(void);$/;"	p	file:	signature:(void)
Stack_Mem	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM0.s	/^Stack_Mem       SPACE   Stack_Size$/;"	l
Stack_Mem	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM3.s	/^Stack_Mem       SPACE   Stack_Size$/;"	l
Stack_Mem	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM4.s	/^Stack_Mem       SPACE   Stack_Size$/;"	l
Stack_Mem	../CMSIS/Device/ST/STM32F37x/Source/Templates/arm/startup_stm32f37x.s	/^Stack_Mem       SPACE   Stack_Size$/;"	l
Stack_Size	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM0.s	/^Stack_Size      EQU     0x00000400$/;"	d
Stack_Size	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM3.s	/^Stack_Size      EQU     0x00000400$/;"	d
Stack_Size	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM4.s	/^Stack_Size      EQU     0x00000400$/;"	d
Stack_Size	../CMSIS/Device/ST/STM32F37x/Source/Templates/arm/startup_stm32f37x.s	/^Stack_Size      EQU     0x00000400$/;"	d
StdId	../inc/stm32f37x_can.h	/^  uint32_t StdId;  \/*!< Specifies the standard identifier.$/;"	m	struct:__anon188	access:public
StdId	../inc/stm32f37x_can.h	/^  uint32_t StdId;  \/*!< Specifies the standard identifier.$/;"	m	struct:__anon189	access:public
SysTick	../CMSIS/Include/core_cm0.h	458;"	d
SysTick	../CMSIS/Include/core_cm3.h	1168;"	d
SysTick	../CMSIS/Include/core_cm4.h	1301;"	d
SysTick	../CMSIS/Include/core_sc000.h	567;"	d
SysTick	../CMSIS/Include/core_sc300.h	1139;"	d
SysTick_BASE	../CMSIS/Include/core_cm0.h	453;"	d
SysTick_BASE	../CMSIS/Include/core_cm3.h	1162;"	d
SysTick_BASE	../CMSIS/Include/core_cm4.h	1295;"	d
SysTick_BASE	../CMSIS/Include/core_sc000.h	561;"	d
SysTick_BASE	../CMSIS/Include/core_sc300.h	1133;"	d
SysTick_CALIB_NOREF_Msk	../CMSIS/Include/core_cm0.h	424;"	d
SysTick_CALIB_NOREF_Msk	../CMSIS/Include/core_cm3.h	604;"	d
SysTick_CALIB_NOREF_Msk	../CMSIS/Include/core_cm4.h	631;"	d
SysTick_CALIB_NOREF_Msk	../CMSIS/Include/core_sc000.h	464;"	d
SysTick_CALIB_NOREF_Msk	../CMSIS/Include/core_sc300.h	575;"	d
SysTick_CALIB_NOREF_Pos	../CMSIS/Include/core_cm0.h	423;"	d
SysTick_CALIB_NOREF_Pos	../CMSIS/Include/core_cm3.h	603;"	d
SysTick_CALIB_NOREF_Pos	../CMSIS/Include/core_cm4.h	630;"	d
SysTick_CALIB_NOREF_Pos	../CMSIS/Include/core_sc000.h	463;"	d
SysTick_CALIB_NOREF_Pos	../CMSIS/Include/core_sc300.h	574;"	d
SysTick_CALIB_SKEW_Msk	../CMSIS/Include/core_cm0.h	427;"	d
SysTick_CALIB_SKEW_Msk	../CMSIS/Include/core_cm3.h	607;"	d
SysTick_CALIB_SKEW_Msk	../CMSIS/Include/core_cm4.h	634;"	d
SysTick_CALIB_SKEW_Msk	../CMSIS/Include/core_sc000.h	467;"	d
SysTick_CALIB_SKEW_Msk	../CMSIS/Include/core_sc300.h	578;"	d
SysTick_CALIB_SKEW_Pos	../CMSIS/Include/core_cm0.h	426;"	d
SysTick_CALIB_SKEW_Pos	../CMSIS/Include/core_cm3.h	606;"	d
SysTick_CALIB_SKEW_Pos	../CMSIS/Include/core_cm4.h	633;"	d
SysTick_CALIB_SKEW_Pos	../CMSIS/Include/core_sc000.h	466;"	d
SysTick_CALIB_SKEW_Pos	../CMSIS/Include/core_sc300.h	577;"	d
SysTick_CALIB_TENMS_Msk	../CMSIS/Include/core_cm0.h	430;"	d
SysTick_CALIB_TENMS_Msk	../CMSIS/Include/core_cm3.h	610;"	d
SysTick_CALIB_TENMS_Msk	../CMSIS/Include/core_cm4.h	637;"	d
SysTick_CALIB_TENMS_Msk	../CMSIS/Include/core_sc000.h	470;"	d
SysTick_CALIB_TENMS_Msk	../CMSIS/Include/core_sc300.h	581;"	d
SysTick_CALIB_TENMS_Pos	../CMSIS/Include/core_cm0.h	429;"	d
SysTick_CALIB_TENMS_Pos	../CMSIS/Include/core_cm3.h	609;"	d
SysTick_CALIB_TENMS_Pos	../CMSIS/Include/core_cm4.h	636;"	d
SysTick_CALIB_TENMS_Pos	../CMSIS/Include/core_sc000.h	469;"	d
SysTick_CALIB_TENMS_Pos	../CMSIS/Include/core_sc300.h	580;"	d
SysTick_CLKSourceConfig	../inc/stm32f37x_misc.h	/^void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource);$/;"	p	signature:(uint32_t SysTick_CLKSource)
SysTick_CLKSourceConfig	../src/stm32f37x_misc.c	/^void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource)$/;"	f	signature:(uint32_t SysTick_CLKSource)
SysTick_CLKSource_HCLK	../inc/stm32f37x_misc.h	170;"	d
SysTick_CLKSource_HCLK_Div8	../inc/stm32f37x_misc.h	169;"	d
SysTick_CTRL_CLKSOURCE_Msk	../CMSIS/Include/core_cm0.h	406;"	d
SysTick_CTRL_CLKSOURCE_Msk	../CMSIS/Include/core_cm3.h	586;"	d
SysTick_CTRL_CLKSOURCE_Msk	../CMSIS/Include/core_cm4.h	613;"	d
SysTick_CTRL_CLKSOURCE_Msk	../CMSIS/Include/core_sc000.h	446;"	d
SysTick_CTRL_CLKSOURCE_Msk	../CMSIS/Include/core_sc300.h	557;"	d
SysTick_CTRL_CLKSOURCE_Pos	../CMSIS/Include/core_cm0.h	405;"	d
SysTick_CTRL_CLKSOURCE_Pos	../CMSIS/Include/core_cm3.h	585;"	d
SysTick_CTRL_CLKSOURCE_Pos	../CMSIS/Include/core_cm4.h	612;"	d
SysTick_CTRL_CLKSOURCE_Pos	../CMSIS/Include/core_sc000.h	445;"	d
SysTick_CTRL_CLKSOURCE_Pos	../CMSIS/Include/core_sc300.h	556;"	d
SysTick_CTRL_COUNTFLAG_Msk	../CMSIS/Include/core_cm0.h	403;"	d
SysTick_CTRL_COUNTFLAG_Msk	../CMSIS/Include/core_cm3.h	583;"	d
SysTick_CTRL_COUNTFLAG_Msk	../CMSIS/Include/core_cm4.h	610;"	d
SysTick_CTRL_COUNTFLAG_Msk	../CMSIS/Include/core_sc000.h	443;"	d
SysTick_CTRL_COUNTFLAG_Msk	../CMSIS/Include/core_sc300.h	554;"	d
SysTick_CTRL_COUNTFLAG_Pos	../CMSIS/Include/core_cm0.h	402;"	d
SysTick_CTRL_COUNTFLAG_Pos	../CMSIS/Include/core_cm3.h	582;"	d
SysTick_CTRL_COUNTFLAG_Pos	../CMSIS/Include/core_cm4.h	609;"	d
SysTick_CTRL_COUNTFLAG_Pos	../CMSIS/Include/core_sc000.h	442;"	d
SysTick_CTRL_COUNTFLAG_Pos	../CMSIS/Include/core_sc300.h	553;"	d
SysTick_CTRL_ENABLE_Msk	../CMSIS/Include/core_cm0.h	412;"	d
SysTick_CTRL_ENABLE_Msk	../CMSIS/Include/core_cm3.h	592;"	d
SysTick_CTRL_ENABLE_Msk	../CMSIS/Include/core_cm4.h	619;"	d
SysTick_CTRL_ENABLE_Msk	../CMSIS/Include/core_sc000.h	452;"	d
SysTick_CTRL_ENABLE_Msk	../CMSIS/Include/core_sc300.h	563;"	d
SysTick_CTRL_ENABLE_Pos	../CMSIS/Include/core_cm0.h	411;"	d
SysTick_CTRL_ENABLE_Pos	../CMSIS/Include/core_cm3.h	591;"	d
SysTick_CTRL_ENABLE_Pos	../CMSIS/Include/core_cm4.h	618;"	d
SysTick_CTRL_ENABLE_Pos	../CMSIS/Include/core_sc000.h	451;"	d
SysTick_CTRL_ENABLE_Pos	../CMSIS/Include/core_sc300.h	562;"	d
SysTick_CTRL_TICKINT_Msk	../CMSIS/Include/core_cm0.h	409;"	d
SysTick_CTRL_TICKINT_Msk	../CMSIS/Include/core_cm3.h	589;"	d
SysTick_CTRL_TICKINT_Msk	../CMSIS/Include/core_cm4.h	616;"	d
SysTick_CTRL_TICKINT_Msk	../CMSIS/Include/core_sc000.h	449;"	d
SysTick_CTRL_TICKINT_Msk	../CMSIS/Include/core_sc300.h	560;"	d
SysTick_CTRL_TICKINT_Pos	../CMSIS/Include/core_cm0.h	408;"	d
SysTick_CTRL_TICKINT_Pos	../CMSIS/Include/core_cm3.h	588;"	d
SysTick_CTRL_TICKINT_Pos	../CMSIS/Include/core_cm4.h	615;"	d
SysTick_CTRL_TICKINT_Pos	../CMSIS/Include/core_sc000.h	448;"	d
SysTick_CTRL_TICKINT_Pos	../CMSIS/Include/core_sc300.h	559;"	d
SysTick_Config	../CMSIS/Include/core_cm0.h	/^__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)$/;"	f	signature:(uint32_t ticks)
SysTick_Config	../CMSIS/Include/core_cm3.h	/^__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)$/;"	f	signature:(uint32_t ticks)
SysTick_Config	../CMSIS/Include/core_cm4.h	/^__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)$/;"	f	signature:(uint32_t ticks)
SysTick_Config	../CMSIS/Include/core_sc000.h	/^__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)$/;"	f	signature:(uint32_t ticks)
SysTick_Config	../CMSIS/Include/core_sc300.h	/^__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)$/;"	f	signature:(uint32_t ticks)
SysTick_Handler	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM0.s	/^SysTick_Handler PROC$/;"	l
SysTick_Handler	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM3.s	/^SysTick_Handler PROC$/;"	l
SysTick_Handler	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM4.s	/^SysTick_Handler PROC$/;"	l
SysTick_Handler	../CMSIS/DSP_Lib/Examples/Common/G++/startup_ARMCM0.s	/^SysTick_Handler:$/;"	l
SysTick_Handler	../CMSIS/DSP_Lib/Examples/Common/G++/startup_ARMCM3.s	/^SysTick_Handler:$/;"	l
SysTick_Handler	../CMSIS/DSP_Lib/Examples/Common/G++/startup_ARMCM4.s	/^SysTick_Handler:$/;"	l
SysTick_Handler	../CMSIS/Device/ST/STM32F37x/Source/Templates/arm/startup_stm32f37x.s	/^SysTick_Handler PROC$/;"	l
SysTick_Handler	../CMSIS/Device/ST/STM32F37x/Source/Templates/iar/startup_stm32f37x.s	/^SysTick_Handler$/;"	l
SysTick_Handler	../QP_BOOM/stm32f37x_it.c	/^void SysTick_Handler(void)$/;"	f	signature:(void)
SysTick_Handler	../QP_TEST/stm32f37x_it.c	/^void SysTick_Handler(void)$/;"	f	signature:(void)
SysTick_IRQn	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  SysTick_IRQn                = -1,     \/*!< 15 Cortex-M4 System Tick Interrupt                                *\/$/;"	e	enum:IRQn
SysTick_LOAD_RELOAD_Msk	../CMSIS/Include/core_cm0.h	416;"	d
SysTick_LOAD_RELOAD_Msk	../CMSIS/Include/core_cm3.h	596;"	d
SysTick_LOAD_RELOAD_Msk	../CMSIS/Include/core_cm4.h	623;"	d
SysTick_LOAD_RELOAD_Msk	../CMSIS/Include/core_sc000.h	456;"	d
SysTick_LOAD_RELOAD_Msk	../CMSIS/Include/core_sc300.h	567;"	d
SysTick_LOAD_RELOAD_Pos	../CMSIS/Include/core_cm0.h	415;"	d
SysTick_LOAD_RELOAD_Pos	../CMSIS/Include/core_cm3.h	595;"	d
SysTick_LOAD_RELOAD_Pos	../CMSIS/Include/core_cm4.h	622;"	d
SysTick_LOAD_RELOAD_Pos	../CMSIS/Include/core_sc000.h	455;"	d
SysTick_LOAD_RELOAD_Pos	../CMSIS/Include/core_sc300.h	566;"	d
SysTick_Type	../CMSIS/Include/core_cm0.h	/^} SysTick_Type;$/;"	t	typeref:struct:__anon137
SysTick_Type	../CMSIS/Include/core_cm3.h	/^} SysTick_Type;$/;"	t	typeref:struct:__anon18
SysTick_Type	../CMSIS/Include/core_cm4.h	/^} SysTick_Type;$/;"	t	typeref:struct:__anon88
SysTick_Type	../CMSIS/Include/core_sc000.h	/^} SysTick_Type;$/;"	t	typeref:struct:__anon107
SysTick_Type	../CMSIS/Include/core_sc300.h	/^} SysTick_Type;$/;"	t	typeref:struct:__anon120
SysTick_VAL_CURRENT_Msk	../CMSIS/Include/core_cm0.h	420;"	d
SysTick_VAL_CURRENT_Msk	../CMSIS/Include/core_cm3.h	600;"	d
SysTick_VAL_CURRENT_Msk	../CMSIS/Include/core_cm4.h	627;"	d
SysTick_VAL_CURRENT_Msk	../CMSIS/Include/core_sc000.h	460;"	d
SysTick_VAL_CURRENT_Msk	../CMSIS/Include/core_sc300.h	571;"	d
SysTick_VAL_CURRENT_Pos	../CMSIS/Include/core_cm0.h	419;"	d
SysTick_VAL_CURRENT_Pos	../CMSIS/Include/core_cm3.h	599;"	d
SysTick_VAL_CURRENT_Pos	../CMSIS/Include/core_cm4.h	626;"	d
SysTick_VAL_CURRENT_Pos	../CMSIS/Include/core_sc000.h	459;"	d
SysTick_VAL_CURRENT_Pos	../CMSIS/Include/core_sc300.h	570;"	d
SystemCoreClock	../CMSIS/DSP_Lib/Examples/Common/system_ARMCM0.c	/^uint32_t SystemCoreClock = __SYSTEM_CLOCK;\/*!< System Clock Frequency (Core Clock)*\/$/;"	v
SystemCoreClock	../CMSIS/DSP_Lib/Examples/Common/system_ARMCM3.c	/^uint32_t SystemCoreClock = __SYSTEM_CLOCK;\/*!< System Clock Frequency (Core Clock)*\/$/;"	v
SystemCoreClock	../CMSIS/DSP_Lib/Examples/Common/system_ARMCM4.c	/^uint32_t SystemCoreClock = __SYSTEM_CLOCK;\/*!< System Clock Frequency (Core Clock)*\/$/;"	v
SystemCoreClock	../CMSIS/Device/ST/STM32F37x/Source/Templates/system_stm32f37x.c	/^uint32_t SystemCoreClock    = 72000000;$/;"	v
SystemCoreClock	../i2s/system_stm32f37x.c	/^  uint32_t SystemCoreClock = 72000000;$/;"	v
SystemCoreClock	../i2s_master/system_stm32f37x.c	/^  uint32_t SystemCoreClock = 72000000;$/;"	v
SystemCoreClock	../src/system_stm32f37x.c	/^  uint32_t SystemCoreClock = 72000000;$/;"	v
SystemCoreClock	../tim_adc/system_stm32f37x.c	/^  uint32_t SystemCoreClock = 72000000;$/;"	v
SystemCoreClockUpdate	../CMSIS/DSP_Lib/Examples/Common/system_ARMCM0.c	/^void SystemCoreClockUpdate (void)            \/* Get Core Clock Frequency      *\/$/;"	f	signature:(void)
SystemCoreClockUpdate	../CMSIS/DSP_Lib/Examples/Common/system_ARMCM3.c	/^void SystemCoreClockUpdate (void)            \/* Get Core Clock Frequency      *\/$/;"	f	signature:(void)
SystemCoreClockUpdate	../CMSIS/DSP_Lib/Examples/Common/system_ARMCM4.c	/^void SystemCoreClockUpdate (void)            \/* Get Core Clock Frequency      *\/$/;"	f	signature:(void)
SystemCoreClockUpdate	../CMSIS/Device/ST/STM32F37x/Include/system_stm32f37x.h	/^extern void SystemCoreClockUpdate(void);$/;"	p	signature:(void)
SystemCoreClockUpdate	../CMSIS/Device/ST/STM32F37x/Source/Templates/system_stm32f37x.c	/^void SystemCoreClockUpdate (void)$/;"	f	signature:(void)
SystemCoreClockUpdate	../i2s/system_stm32f37x.c	/^void SystemCoreClockUpdate (void)$/;"	f	signature:(void)
SystemCoreClockUpdate	../i2s_master/system_stm32f37x.c	/^void SystemCoreClockUpdate (void)$/;"	f	signature:(void)
SystemCoreClockUpdate	../src/system_stm32f37x.c	/^void SystemCoreClockUpdate (void)$/;"	f	signature:(void)
SystemCoreClockUpdate	../tim_adc/system_stm32f37x.c	/^void SystemCoreClockUpdate (void)$/;"	f	signature:(void)
SystemInit	../CMSIS/DSP_Lib/Examples/Common/system_ARMCM0.c	/^void SystemInit (void)$/;"	f	signature:(void)
SystemInit	../CMSIS/DSP_Lib/Examples/Common/system_ARMCM3.c	/^void SystemInit (void)$/;"	f	signature:(void)
SystemInit	../CMSIS/DSP_Lib/Examples/Common/system_ARMCM4.c	/^void SystemInit (void)$/;"	f	signature:(void)
SystemInit	../CMSIS/Device/ST/STM32F37x/Include/system_stm32f37x.h	/^extern void SystemInit(void);$/;"	p	signature:(void)
SystemInit	../CMSIS/Device/ST/STM32F37x/Source/Templates/system_stm32f37x.c	/^void SystemInit (void)$/;"	f	signature:(void)
SystemInit	../i2s/system_stm32f37x.c	/^void SystemInit(void)$/;"	f	signature:(void)
SystemInit	../i2s_master/system_stm32f37x.c	/^void SystemInit(void)$/;"	f	signature:(void)
SystemInit	../src/system_stm32f37x.c	/^void SystemInit(void)$/;"	f	signature:(void)
SystemInit	../tim_adc/system_stm32f37x.c	/^void SystemInit(void)$/;"	f	signature:(void)
T	../CMSIS/Include/core_cm0.h	/^    uint32_t T:1;                        \/*!< bit:     24  Thumb bit        (read 0)          *\/$/;"	m	struct:__anon131::__anon132	access:public
T	../CMSIS/Include/core_cm3.h	/^    uint32_t T:1;                        \/*!< bit:     24  Thumb bit        (read 0)          *\/$/;"	m	struct:__anon11::__anon12	access:public
T	../CMSIS/Include/core_cm4.h	/^    uint32_t T:1;                        \/*!< bit:     24  Thumb bit        (read 0)          *\/$/;"	m	struct:__anon81::__anon82	access:public
T	../CMSIS/Include/core_sc000.h	/^    uint32_t T:1;                        \/*!< bit:     24  Thumb bit        (read 0)          *\/$/;"	m	struct:__anon100::__anon101	access:public
T	../CMSIS/Include/core_sc300.h	/^    uint32_t T:1;                        \/*!< bit:     24  Thumb bit        (read 0)          *\/$/;"	m	struct:__anon113::__anon114	access:public
TABLE_SIZE	../CMSIS/Include/arm_math.h	289;"	d
TABLE_SPACING_Q15	../CMSIS/Include/arm_math.h	291;"	d
TABLE_SPACING_Q31	../CMSIS/Include/arm_math.h	290;"	d
TAFCR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t TAFCR;      \/*!< RTC tamper and alternate function configuration register, Address offset: 0x40 *\/$/;"	m	struct:__anon162	access:public
TAMPER_STAMP_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/arm/startup_stm32f37x.s	/^TAMPER_STAMP_IRQHandler                  $/;"	l
TAMPER_STAMP_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/iar/startup_stm32f37x.s	/^TAMPER_STAMP_IRQHandler  $/;"	l
TAMPER_STAMP_IRQn	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  TAMPER_STAMP_IRQn           = 2,      \/*!< Tamper and TimeStamp interrupts through the EXTI line 19          *\/$/;"	e	enum:IRQn
TARGET	../QP_BOOM/Makefile	/^TARGET = main$/;"	m
TARGET	../QP_TEST/Makefile	/^TARGET = main$/;"	m
TARGET	../i2s/Makefile	/^TARGET = main$/;"	m
TARGET	../i2s_master/Makefile	/^TARGET = main$/;"	m
TARGET	../tim_adc/Makefile	/^TARGET = main$/;"	m
TASK_USART	../QP_TEST/main.c	/^QActive *TASK_USART = &l_usart.super;$/;"	v
TCR	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t TCR;                     \/*!< Offset: 0xE80 (R\/W)  ITM Trace Control Register                *\/$/;"	m	struct:__anon19	access:public
TCR	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t TCR;                     \/*!< Offset: 0xE80 (R\/W)  ITM Trace Control Register                *\/$/;"	m	struct:__anon89	access:public
TCR	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t TCR;                     \/*!< Offset: 0xE80 (R\/W)  ITM Trace Control Register                *\/$/;"	m	struct:__anon121	access:public
TC_IT_MASK	../src/stm32f37x_i2c.c	98;"	d	file:
TDHR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t TDHR; \/*!< CAN mailbox data high register *\/$/;"	m	struct:__anon142	access:public
TDLR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t TDLR; \/*!< CAN mailbox data low register *\/$/;"	m	struct:__anon142	access:public
TDR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint16_t TDR;    \/*!< USART Transmit Data register,             Address offset: 0x28 *\/$/;"	m	struct:__anon167	access:public
TDTR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t TDTR; \/*!< CAN mailbox data length control and time stamp register *\/$/;"	m	struct:__anon142	access:public
TER	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t TER;                     \/*!< Offset: 0xE00 (R\/W)  ITM Trace Enable Register                 *\/$/;"	m	struct:__anon19	access:public
TER	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t TER;                     \/*!< Offset: 0xE00 (R\/W)  ITM Trace Enable Register                 *\/$/;"	m	struct:__anon89	access:public
TER	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t TER;                     \/*!< Offset: 0xE00 (R\/W)  ITM Trace Enable Register                 *\/$/;"	m	struct:__anon121	access:public
TESTLENGTH	../CMSIS/DSP_Lib/Examples/arm_graphic_equalizer_example/arm_graphic_equalizer_example_q31.c	117;"	d	file:
TEST_LENGTH_SAMPLES	../CMSIS/DSP_Lib/Examples/arm_class_marks_example/arm_class_marks_example_f32.c	75;"	d	file:
TEST_LENGTH_SAMPLES	../CMSIS/DSP_Lib/Examples/arm_fft_bin_example/arm_fft_bin_example_f32.c	84;"	d	file:
TEST_LENGTH_SAMPLES	../CMSIS/DSP_Lib/Examples/arm_fir_example/arm_fir_example_f32.c	116;"	d	file:
TEST_LENGTH_SAMPLES	../CMSIS/DSP_Lib/Examples/arm_linear_interp_example/arm_linear_interp_example_f32.c	74;"	d	file:
TEST_LENGTH_SAMPLES	../CMSIS/DSP_Lib/Examples/arm_signal_converge_example/arm_signal_converge_example_f32.c	100;"	d	file:
TI1_Config	../src/stm32f37x_tim.c	/^static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,$/;"	f	file:	signature:(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection, uint16_t TIM_ICFilter)
TI1_Config	../src/stm32f37x_tim.c	/^static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,$/;"	p	file:	signature:(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection, uint16_t TIM_ICFilter)
TI2_Config	../src/stm32f37x_tim.c	/^static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,$/;"	f	file:	signature:(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection, uint16_t TIM_ICFilter)
TI2_Config	../src/stm32f37x_tim.c	/^static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,$/;"	p	file:	signature:(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection, uint16_t TIM_ICFilter)
TI3_Config	../src/stm32f37x_tim.c	/^static void TI3_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,$/;"	f	file:	signature:(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection, uint16_t TIM_ICFilter)
TI3_Config	../src/stm32f37x_tim.c	/^static void TI3_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,$/;"	p	file:	signature:(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection, uint16_t TIM_ICFilter)
TI4_Config	../src/stm32f37x_tim.c	/^static void TI4_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,$/;"	f	file:	signature:(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection, uint16_t TIM_ICFilter)
TI4_Config	../src/stm32f37x_tim.c	/^static void TI4_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,$/;"	p	file:	signature:(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection, uint16_t TIM_ICFilter)
TIM0_IRQHandler	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM0.s	/^TIM0_IRQHandler$/;"	l
TIM0_IRQHandler	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM3.s	/^TIM0_IRQHandler$/;"	l
TIM0_IRQHandler	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM4.s	/^TIM0_IRQHandler$/;"	l
TIM12	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	935;"	d
TIM12_BASE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	858;"	d
TIM12_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/arm/startup_stm32f37x.s	/^TIM12_IRQHandler                      $/;"	l
TIM12_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/iar/startup_stm32f37x.s	/^TIM12_IRQHandler  $/;"	l
TIM12_IRQn	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  TIM12_IRQn                  = 43,     \/*!< TIM12 global interrupt                                            *\/$/;"	e	enum:IRQn
TIM13	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	936;"	d
TIM13_BASE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	859;"	d
TIM13_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/arm/startup_stm32f37x.s	/^TIM13_IRQHandler                       $/;"	l
TIM13_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/iar/startup_stm32f37x.s	/^TIM13_IRQHandler  $/;"	l
TIM13_IRQn	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  TIM13_IRQn                  = 44,     \/*!< TIM13 global interrupt                                            *\/$/;"	e	enum:IRQn
TIM14	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	937;"	d
TIM14_BASE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	860;"	d
TIM14_GPIO	../inc/stm32f37x_tim.h	1022;"	d
TIM14_HSEDiv32	../inc/stm32f37x_tim.h	1024;"	d
TIM14_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/arm/startup_stm32f37x.s	/^TIM14_IRQHandler  $/;"	l
TIM14_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/iar/startup_stm32f37x.s	/^TIM14_IRQHandler  $/;"	l
TIM14_IRQn	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  TIM14_IRQn                  = 45,     \/*!< TIM14 global interrupt                                            *\/$/;"	e	enum:IRQn
TIM14_MCO	../inc/stm32f37x_tim.h	1025;"	d
TIM14_OR_TI1_RMP	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5199;"	d
TIM14_OR_TI1_RMP_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5200;"	d
TIM14_OR_TI1_RMP_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5201;"	d
TIM14_RTC_CLK	../inc/stm32f37x_tim.h	1023;"	d
TIM15	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	959;"	d
TIM15_BASE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	884;"	d
TIM15_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/arm/startup_stm32f37x.s	/^TIM15_IRQHandler                        $/;"	l
TIM15_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/iar/startup_stm32f37x.s	/^TIM15_IRQHandler  $/;"	l
TIM15_IRQn	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  TIM15_IRQn                  = 24,     \/*!< TIM15 global Interrupt                                            *\/$/;"	e	enum:IRQn
TIM16	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	960;"	d
TIM16_BASE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	885;"	d
TIM16_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/arm/startup_stm32f37x.s	/^TIM16_IRQHandler                      $/;"	l
TIM16_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/iar/startup_stm32f37x.s	/^TIM16_IRQHandler  $/;"	l
TIM16_IRQn	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  TIM16_IRQn                  = 25,     \/*!< TIM16 global Interrupt                                            *\/$/;"	e	enum:IRQn
TIM17	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	961;"	d
TIM17_BASE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	886;"	d
TIM17_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/arm/startup_stm32f37x.s	/^TIM17_IRQHandler  $/;"	l
TIM17_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/iar/startup_stm32f37x.s	/^TIM17_IRQHandler  $/;"	l
TIM17_IRQn	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  TIM17_IRQn                  = 26,     \/*!< TIM17 global Interrupt                                            *\/$/;"	e	enum:IRQn
TIM18	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	953;"	d
TIM18_BASE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	875;"	d
TIM18_DAC2_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/arm/startup_stm32f37x.s	/^TIM18_DAC2_IRQHandler                                               $/;"	l
TIM18_DAC2_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/iar/startup_stm32f37x.s	/^TIM18_DAC2_IRQHandler  $/;"	l
TIM18_DAC2_IRQn	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  TIM18_DAC2_IRQn             = 27,     \/*!< TIM18 global Interrupt and DAC2 underrun Interrupt                *\/$/;"	e	enum:IRQn
TIM19	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	963;"	d
TIM19_BASE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	887;"	d
TIM19_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/arm/startup_stm32f37x.s	/^TIM19_IRQHandler$/;"	l
TIM19_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/iar/startup_stm32f37x.s	/^TIM19_IRQHandler  $/;"	l
TIM19_IRQn	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  TIM19_IRQn                  = 78,     \/*!< TIM19 global Interrupt                                            *\/$/;"	e	enum:IRQn
TIM2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	929;"	d
TIM2_BASE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	852;"	d
TIM2_IRQHandler	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM0.s	/^TIM2_IRQHandler$/;"	l
TIM2_IRQHandler	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM3.s	/^TIM2_IRQHandler$/;"	l
TIM2_IRQHandler	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM4.s	/^TIM2_IRQHandler$/;"	l
TIM2_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/arm/startup_stm32f37x.s	/^TIM2_IRQHandler                                                           $/;"	l
TIM2_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/iar/startup_stm32f37x.s	/^TIM2_IRQHandler  $/;"	l
TIM2_IRQHandler	../tim_adc/stm32f37x_it.c	/^void TIM2_IRQHandler(void)$/;"	f	signature:(void)
TIM2_IRQn	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  TIM2_IRQn                   = 28,     \/*!< TIM2 global Interrupt                                             *\/$/;"	e	enum:IRQn
TIM3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	930;"	d
TIM3_BASE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	853;"	d
TIM3_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/arm/startup_stm32f37x.s	/^TIM3_IRQHandler                                                           $/;"	l
TIM3_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/iar/startup_stm32f37x.s	/^TIM3_IRQHandler  $/;"	l
TIM3_IRQn	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  TIM3_IRQn                   = 29,     \/*!< TIM3 global Interrupt                                             *\/$/;"	e	enum:IRQn
TIM4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	931;"	d
TIM4_BASE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	854;"	d
TIM4_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/arm/startup_stm32f37x.s	/^TIM4_IRQHandler                                                           $/;"	l
TIM4_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/iar/startup_stm32f37x.s	/^TIM4_IRQHandler  $/;"	l
TIM4_IRQn	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  TIM4_IRQn                   = 30,     \/*!< TIM4 global Interrupt                                             *\/$/;"	e	enum:IRQn
TIM5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	932;"	d
TIM5_BASE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	855;"	d
TIM5_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/arm/startup_stm32f37x.s	/^TIM5_IRQHandler                                               $/;"	l
TIM5_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/iar/startup_stm32f37x.s	/^TIM5_IRQHandler  $/;"	l
TIM5_IRQn	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  TIM5_IRQn                   = 50,     \/*!< TIM5 global Interrupt                                             *\/$/;"	e	enum:IRQn
TIM6	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	933;"	d
TIM6_BASE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	856;"	d
TIM6_DAC1_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/arm/startup_stm32f37x.s	/^TIM6_DAC1_IRQHandler                            $/;"	l
TIM6_DAC1_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/iar/startup_stm32f37x.s	/^TIM6_DAC1_IRQHandler  $/;"	l
TIM6_DAC1_IRQn	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  TIM6_DAC1_IRQn              = 54,     \/*!< TIM6 global and DAC1 Cahnnel1 & Cahnnel2 underrun error Interrupts*\/$/;"	e	enum:IRQn
TIM7	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	934;"	d
TIM7_BASE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	857;"	d
TIM7_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/arm/startup_stm32f37x.s	/^TIM7_IRQHandler                              $/;"	l
TIM7_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/iar/startup_stm32f37x.s	/^TIM7_IRQHandler  $/;"	l
TIM7_IRQn	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  TIM7_IRQn                   = 55,     \/*!< TIM7 global Interrupt                                             *\/$/;"	e	enum:IRQn
TIMEOUTR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t TIMEOUTR; \/*!< I2C Timeout register,              Address offset: 0x14 *\/$/;"	m	struct:__anon158	access:public
TIMEOUT_SIG	../QP_BOOM/main.c	/^    TIMEOUT_SIG = Q_USER_SIG,$/;"	e	enum:MyAOSignals	file:
TIMEOUT_SIG	../QP_TEST/main.c	/^    TIMEOUT_SIG = Q_USER_SIG,$/;"	e	enum:BlinkySignals	file:
TIMINGR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t TIMINGR;  \/*!< I2C Timing register,               Address offset: 0x10 *\/$/;"	m	struct:__anon158	access:public
TIMING_CLEAR_MASK	../src/stm32f37x_i2c.c	96;"	d	file:
TIM_ARRPreloadConfig	../inc/stm32f37x_tim.h	/^void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState);$/;"	p	signature:(TIM_TypeDef* TIMx, FunctionalState NewState)
TIM_ARRPreloadConfig	../src/stm32f37x_tim.c	/^void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)$/;"	f	signature:(TIM_TypeDef* TIMx, FunctionalState NewState)
TIM_ARR_ARR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5141;"	d
TIM_AutomaticOutput	../inc/stm32f37x_tim.h	/^  uint16_t TIM_AutomaticOutput;  \/*!< Specifies whether the TIM Automatic Output feature is enabled or not. $/;"	m	struct:__anon202	access:public
TIM_AutomaticOutput_Disable	../inc/stm32f37x_tim.h	471;"	d
TIM_AutomaticOutput_Enable	../inc/stm32f37x_tim.h	470;"	d
TIM_BDTRConfig	../inc/stm32f37x_tim.h	/^void TIM_BDTRConfig(TIM_TypeDef* TIMx, TIM_BDTRInitTypeDef *TIM_BDTRInitStruct);$/;"	p	signature:(TIM_TypeDef* TIMx, TIM_BDTRInitTypeDef *TIM_BDTRInitStruct)
TIM_BDTRConfig	../src/stm32f37x_tim.c	/^void TIM_BDTRConfig(TIM_TypeDef* TIMx, TIM_BDTRInitTypeDef *TIM_BDTRInitStruct)$/;"	f	signature:(TIM_TypeDef* TIMx, TIM_BDTRInitTypeDef *TIM_BDTRInitStruct)
TIM_BDTRInitTypeDef	../inc/stm32f37x_tim.h	/^} TIM_BDTRInitTypeDef;$/;"	t	typeref:struct:__anon202
TIM_BDTRStructInit	../inc/stm32f37x_tim.h	/^void TIM_BDTRStructInit(TIM_BDTRInitTypeDef* TIM_BDTRInitStruct);$/;"	p	signature:(TIM_BDTRInitTypeDef* TIM_BDTRInitStruct)
TIM_BDTRStructInit	../src/stm32f37x_tim.c	/^void TIM_BDTRStructInit(TIM_BDTRInitTypeDef* TIM_BDTRInitStruct)$/;"	f	signature:(TIM_BDTRInitTypeDef* TIM_BDTRInitStruct)
TIM_BDTR_AOE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5177;"	d
TIM_BDTR_BKE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5175;"	d
TIM_BDTR_BKP	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5176;"	d
TIM_BDTR_DTG	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5159;"	d
TIM_BDTR_DTG_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5160;"	d
TIM_BDTR_DTG_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5161;"	d
TIM_BDTR_DTG_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5162;"	d
TIM_BDTR_DTG_3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5163;"	d
TIM_BDTR_DTG_4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5164;"	d
TIM_BDTR_DTG_5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5165;"	d
TIM_BDTR_DTG_6	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5166;"	d
TIM_BDTR_DTG_7	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5167;"	d
TIM_BDTR_LOCK	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5169;"	d
TIM_BDTR_LOCK_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5170;"	d
TIM_BDTR_LOCK_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5171;"	d
TIM_BDTR_MOE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5178;"	d
TIM_BDTR_OSSI	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5173;"	d
TIM_BDTR_OSSR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5174;"	d
TIM_Break	../inc/stm32f37x_tim.h	/^  uint16_t TIM_Break;            \/*!< Specifies whether the TIM Break input is enabled or not. $/;"	m	struct:__anon202	access:public
TIM_BreakPolarity	../inc/stm32f37x_tim.h	/^  uint16_t TIM_BreakPolarity;    \/*!< Specifies the TIM Break Input pin polarity.$/;"	m	struct:__anon202	access:public
TIM_BreakPolarity_High	../inc/stm32f37x_tim.h	459;"	d
TIM_BreakPolarity_Low	../inc/stm32f37x_tim.h	458;"	d
TIM_Break_Disable	../inc/stm32f37x_tim.h	447;"	d
TIM_Break_Enable	../inc/stm32f37x_tim.h	446;"	d
TIM_CCER_CC1E	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5118;"	d
TIM_CCER_CC1NE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5120;"	d
TIM_CCER_CC1NP	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5121;"	d
TIM_CCER_CC1P	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5119;"	d
TIM_CCER_CC2E	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5122;"	d
TIM_CCER_CC2NE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5124;"	d
TIM_CCER_CC2NP	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5125;"	d
TIM_CCER_CC2P	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5123;"	d
TIM_CCER_CC3E	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5126;"	d
TIM_CCER_CC3NE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5128;"	d
TIM_CCER_CC3NP	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5129;"	d
TIM_CCER_CC3P	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5127;"	d
TIM_CCER_CC4E	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5130;"	d
TIM_CCER_CC4NP	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5132;"	d
TIM_CCER_CC4P	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5131;"	d
TIM_CCMR1_CC1S	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5016;"	d
TIM_CCMR1_CC1S_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5017;"	d
TIM_CCMR1_CC1S_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5018;"	d
TIM_CCMR1_CC2S	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5030;"	d
TIM_CCMR1_CC2S_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5031;"	d
TIM_CCMR1_CC2S_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5032;"	d
TIM_CCMR1_IC1F	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5050;"	d
TIM_CCMR1_IC1F_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5051;"	d
TIM_CCMR1_IC1F_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5052;"	d
TIM_CCMR1_IC1F_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5053;"	d
TIM_CCMR1_IC1F_3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5054;"	d
TIM_CCMR1_IC1PSC	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5046;"	d
TIM_CCMR1_IC1PSC_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5047;"	d
TIM_CCMR1_IC1PSC_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5048;"	d
TIM_CCMR1_IC2F	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5060;"	d
TIM_CCMR1_IC2F_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5061;"	d
TIM_CCMR1_IC2F_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5062;"	d
TIM_CCMR1_IC2F_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5063;"	d
TIM_CCMR1_IC2F_3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5064;"	d
TIM_CCMR1_IC2PSC	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5056;"	d
TIM_CCMR1_IC2PSC_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5057;"	d
TIM_CCMR1_IC2PSC_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5058;"	d
TIM_CCMR1_OC1CE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5028;"	d
TIM_CCMR1_OC1FE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5020;"	d
TIM_CCMR1_OC1M	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5023;"	d
TIM_CCMR1_OC1M_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5024;"	d
TIM_CCMR1_OC1M_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5025;"	d
TIM_CCMR1_OC1M_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5026;"	d
TIM_CCMR1_OC1PE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5021;"	d
TIM_CCMR1_OC2CE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5042;"	d
TIM_CCMR1_OC2FE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5034;"	d
TIM_CCMR1_OC2M	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5037;"	d
TIM_CCMR1_OC2M_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5038;"	d
TIM_CCMR1_OC2M_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5039;"	d
TIM_CCMR1_OC2M_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5040;"	d
TIM_CCMR1_OC2PE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5035;"	d
TIM_CCMR2_CC3S	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5067;"	d
TIM_CCMR2_CC3S_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5068;"	d
TIM_CCMR2_CC3S_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5069;"	d
TIM_CCMR2_CC4S	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5081;"	d
TIM_CCMR2_CC4S_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5082;"	d
TIM_CCMR2_CC4S_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5083;"	d
TIM_CCMR2_IC3F	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5101;"	d
TIM_CCMR2_IC3F_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5102;"	d
TIM_CCMR2_IC3F_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5103;"	d
TIM_CCMR2_IC3F_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5104;"	d
TIM_CCMR2_IC3F_3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5105;"	d
TIM_CCMR2_IC3PSC	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5097;"	d
TIM_CCMR2_IC3PSC_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5098;"	d
TIM_CCMR2_IC3PSC_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5099;"	d
TIM_CCMR2_IC4F	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5111;"	d
TIM_CCMR2_IC4F_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5112;"	d
TIM_CCMR2_IC4F_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5113;"	d
TIM_CCMR2_IC4F_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5114;"	d
TIM_CCMR2_IC4F_3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5115;"	d
TIM_CCMR2_IC4PSC	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5107;"	d
TIM_CCMR2_IC4PSC_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5108;"	d
TIM_CCMR2_IC4PSC_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5109;"	d
TIM_CCMR2_OC3CE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5079;"	d
TIM_CCMR2_OC3FE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5071;"	d
TIM_CCMR2_OC3M	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5074;"	d
TIM_CCMR2_OC3M_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5075;"	d
TIM_CCMR2_OC3M_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5076;"	d
TIM_CCMR2_OC3M_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5077;"	d
TIM_CCMR2_OC3PE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5072;"	d
TIM_CCMR2_OC4CE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5093;"	d
TIM_CCMR2_OC4FE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5085;"	d
TIM_CCMR2_OC4M	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5088;"	d
TIM_CCMR2_OC4M_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5089;"	d
TIM_CCMR2_OC4M_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5090;"	d
TIM_CCMR2_OC4M_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5091;"	d
TIM_CCMR2_OC4PE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5086;"	d
TIM_CCPreloadControl	../inc/stm32f37x_tim.h	/^void TIM_CCPreloadControl(TIM_TypeDef* TIMx, FunctionalState NewState);$/;"	p	signature:(TIM_TypeDef* TIMx, FunctionalState NewState)
TIM_CCPreloadControl	../src/stm32f37x_tim.c	/^void TIM_CCPreloadControl(TIM_TypeDef* TIMx, FunctionalState NewState)$/;"	f	signature:(TIM_TypeDef* TIMx, FunctionalState NewState)
TIM_CCR1_CCR1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5147;"	d
TIM_CCR2_CCR2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5150;"	d
TIM_CCR3_CCR3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5153;"	d
TIM_CCR4_CCR4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5156;"	d
TIM_CCxCmd	../inc/stm32f37x_tim.h	/^void TIM_CCxCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCx);$/;"	p	signature:(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCx)
TIM_CCxCmd	../src/stm32f37x_tim.c	/^void TIM_CCxCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCx)$/;"	f	signature:(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCx)
TIM_CCxNCmd	../inc/stm32f37x_tim.h	/^void TIM_CCxNCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCxN);$/;"	p	signature:(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCxN)
TIM_CCxNCmd	../src/stm32f37x_tim.c	/^void TIM_CCxNCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCxN)$/;"	f	signature:(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCxN)
TIM_CCxN_Disable	../inc/stm32f37x_tim.h	435;"	d
TIM_CCxN_Enable	../inc/stm32f37x_tim.h	434;"	d
TIM_CCx_Disable	../inc/stm32f37x_tim.h	423;"	d
TIM_CCx_Enable	../inc/stm32f37x_tim.h	422;"	d
TIM_CKD_DIV1	../inc/stm32f37x_tim.h	342;"	d
TIM_CKD_DIV2	../inc/stm32f37x_tim.h	343;"	d
TIM_CKD_DIV4	../inc/stm32f37x_tim.h	344;"	d
TIM_CNT_CNT	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5135;"	d
TIM_CR1_ARPE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4921;"	d
TIM_CR1_CEN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4911;"	d
TIM_CR1_CKD	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4923;"	d
TIM_CR1_CKD_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4924;"	d
TIM_CR1_CKD_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4925;"	d
TIM_CR1_CMS	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4917;"	d
TIM_CR1_CMS_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4918;"	d
TIM_CR1_CMS_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4919;"	d
TIM_CR1_DIR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4915;"	d
TIM_CR1_OPM	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4914;"	d
TIM_CR1_UDIS	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4912;"	d
TIM_CR1_URS	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4913;"	d
TIM_CR2_CCDS	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4930;"	d
TIM_CR2_CCPC	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4928;"	d
TIM_CR2_CCUS	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4929;"	d
TIM_CR2_MMS	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4932;"	d
TIM_CR2_MMS_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4933;"	d
TIM_CR2_MMS_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4934;"	d
TIM_CR2_MMS_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4935;"	d
TIM_CR2_OIS1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4938;"	d
TIM_CR2_OIS1N	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4939;"	d
TIM_CR2_OIS2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4940;"	d
TIM_CR2_OIS2N	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4941;"	d
TIM_CR2_OIS3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4942;"	d
TIM_CR2_OIS3N	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4943;"	d
TIM_CR2_OIS4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4944;"	d
TIM_CR2_TI1S	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4937;"	d
TIM_Channel	../inc/stm32f37x_tim.h	/^  uint16_t TIM_Channel;      \/*!< Specifies the TIM channel.$/;"	m	struct:__anon201	access:public
TIM_Channel_1	../inc/stm32f37x_tim.h	321;"	d
TIM_Channel_2	../inc/stm32f37x_tim.h	322;"	d
TIM_Channel_3	../inc/stm32f37x_tim.h	323;"	d
TIM_Channel_4	../inc/stm32f37x_tim.h	324;"	d
TIM_ClearFlag	../inc/stm32f37x_tim.h	/^void TIM_ClearFlag(TIM_TypeDef* TIMx, uint16_t TIM_FLAG);$/;"	p	signature:(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)
TIM_ClearFlag	../src/stm32f37x_tim.c	/^void TIM_ClearFlag(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)$/;"	f	signature:(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)
TIM_ClearITPendingBit	../inc/stm32f37x_tim.h	/^void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT);$/;"	p	signature:(TIM_TypeDef* TIMx, uint16_t TIM_IT)
TIM_ClearITPendingBit	../src/stm32f37x_tim.c	/^void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)$/;"	f	signature:(TIM_TypeDef* TIMx, uint16_t TIM_IT)
TIM_ClearOC1Ref	../inc/stm32f37x_tim.h	/^void TIM_ClearOC1Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear);$/;"	p	signature:(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
TIM_ClearOC1Ref	../src/stm32f37x_tim.c	/^void TIM_ClearOC1Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)$/;"	f	signature:(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
TIM_ClearOC2Ref	../inc/stm32f37x_tim.h	/^void TIM_ClearOC2Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear);$/;"	p	signature:(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
TIM_ClearOC2Ref	../src/stm32f37x_tim.c	/^void TIM_ClearOC2Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)$/;"	f	signature:(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
TIM_ClearOC3Ref	../inc/stm32f37x_tim.h	/^void TIM_ClearOC3Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear);$/;"	p	signature:(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
TIM_ClearOC3Ref	../src/stm32f37x_tim.c	/^void TIM_ClearOC3Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)$/;"	f	signature:(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
TIM_ClearOC4Ref	../inc/stm32f37x_tim.h	/^void TIM_ClearOC4Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear);$/;"	p	signature:(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
TIM_ClearOC4Ref	../src/stm32f37x_tim.c	/^void TIM_ClearOC4Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)$/;"	f	signature:(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
TIM_ClockDivision	../inc/stm32f37x_tim.h	/^  uint16_t TIM_ClockDivision;     \/*!< Specifies the clock division.$/;"	m	struct:__anon199	access:public
TIM_Cmd	../inc/stm32f37x_tim.h	/^void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState);$/;"	p	signature:(TIM_TypeDef* TIMx, FunctionalState NewState)
TIM_Cmd	../src/stm32f37x_tim.c	/^void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)$/;"	f	signature:(TIM_TypeDef* TIMx, FunctionalState NewState)
TIM_Config	../tim_adc/tim.c	/^void TIM_Config(void)$/;"	f	signature:(void)
TIM_Config	../tim_adc/tim.h	/^void TIM_Config(void);$/;"	p	signature:(void)
TIM_CounterMode	../inc/stm32f37x_tim.h	/^  uint16_t TIM_CounterMode;       \/*!< Specifies the counter mode.$/;"	m	struct:__anon199	access:public
TIM_CounterModeConfig	../inc/stm32f37x_tim.h	/^void TIM_CounterModeConfig(TIM_TypeDef* TIMx, uint16_t TIM_CounterMode);$/;"	p	signature:(TIM_TypeDef* TIMx, uint16_t TIM_CounterMode)
TIM_CounterModeConfig	../src/stm32f37x_tim.c	/^void TIM_CounterModeConfig(TIM_TypeDef* TIMx, uint16_t TIM_CounterMode)$/;"	f	signature:(TIM_TypeDef* TIMx, uint16_t TIM_CounterMode)
TIM_CounterMode_CenterAligned1	../inc/stm32f37x_tim.h	358;"	d
TIM_CounterMode_CenterAligned2	../inc/stm32f37x_tim.h	359;"	d
TIM_CounterMode_CenterAligned3	../inc/stm32f37x_tim.h	360;"	d
TIM_CounterMode_Down	../inc/stm32f37x_tim.h	357;"	d
TIM_CounterMode_Up	../inc/stm32f37x_tim.h	356;"	d
TIM_CtrlPWMOutputs	../inc/stm32f37x_tim.h	/^void TIM_CtrlPWMOutputs(TIM_TypeDef* TIMx, FunctionalState NewState);$/;"	p	signature:(TIM_TypeDef* TIMx, FunctionalState NewState)
TIM_CtrlPWMOutputs	../src/stm32f37x_tim.c	/^void TIM_CtrlPWMOutputs(TIM_TypeDef* TIMx, FunctionalState NewState)$/;"	f	signature:(TIM_TypeDef* TIMx, FunctionalState NewState)
TIM_DCR_DBA	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5181;"	d
TIM_DCR_DBA_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5182;"	d
TIM_DCR_DBA_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5183;"	d
TIM_DCR_DBA_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5184;"	d
TIM_DCR_DBA_3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5185;"	d
TIM_DCR_DBA_4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5186;"	d
TIM_DCR_DBL	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5188;"	d
TIM_DCR_DBL_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5189;"	d
TIM_DCR_DBL_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5190;"	d
TIM_DCR_DBL_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5191;"	d
TIM_DCR_DBL_3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5192;"	d
TIM_DCR_DBL_4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5193;"	d
TIM_DIER_BIE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4982;"	d
TIM_DIER_CC1DE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4984;"	d
TIM_DIER_CC1IE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4976;"	d
TIM_DIER_CC2DE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4985;"	d
TIM_DIER_CC2IE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4977;"	d
TIM_DIER_CC3DE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4986;"	d
TIM_DIER_CC3IE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4978;"	d
TIM_DIER_CC4DE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4987;"	d
TIM_DIER_CC4IE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4979;"	d
TIM_DIER_COMDE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4988;"	d
TIM_DIER_COMIE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4980;"	d
TIM_DIER_TDE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4989;"	d
TIM_DIER_TIE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4981;"	d
TIM_DIER_UDE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4983;"	d
TIM_DIER_UIE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4975;"	d
TIM_DMABase_ARR	../inc/stm32f37x_tim.h	631;"	d
TIM_DMABase_BDTR	../inc/stm32f37x_tim.h	637;"	d
TIM_DMABase_CCER	../inc/stm32f37x_tim.h	628;"	d
TIM_DMABase_CCMR1	../inc/stm32f37x_tim.h	626;"	d
TIM_DMABase_CCMR2	../inc/stm32f37x_tim.h	627;"	d
TIM_DMABase_CCR1	../inc/stm32f37x_tim.h	633;"	d
TIM_DMABase_CCR2	../inc/stm32f37x_tim.h	634;"	d
TIM_DMABase_CCR3	../inc/stm32f37x_tim.h	635;"	d
TIM_DMABase_CCR4	../inc/stm32f37x_tim.h	636;"	d
TIM_DMABase_CNT	../inc/stm32f37x_tim.h	629;"	d
TIM_DMABase_CR1	../inc/stm32f37x_tim.h	620;"	d
TIM_DMABase_CR2	../inc/stm32f37x_tim.h	621;"	d
TIM_DMABase_DCR	../inc/stm32f37x_tim.h	638;"	d
TIM_DMABase_DIER	../inc/stm32f37x_tim.h	623;"	d
TIM_DMABase_EGR	../inc/stm32f37x_tim.h	625;"	d
TIM_DMABase_OR	../inc/stm32f37x_tim.h	639;"	d
TIM_DMABase_PSC	../inc/stm32f37x_tim.h	630;"	d
TIM_DMABase_RCR	../inc/stm32f37x_tim.h	632;"	d
TIM_DMABase_SMCR	../inc/stm32f37x_tim.h	622;"	d
TIM_DMABase_SR	../inc/stm32f37x_tim.h	624;"	d
TIM_DMABurstLength_10Bytes	../inc/stm32f37x_tim.h	1048;"	d
TIM_DMABurstLength_10Transfers	../inc/stm32f37x_tim.h	677;"	d
TIM_DMABurstLength_11Bytes	../inc/stm32f37x_tim.h	1049;"	d
TIM_DMABurstLength_11Transfers	../inc/stm32f37x_tim.h	678;"	d
TIM_DMABurstLength_12Bytes	../inc/stm32f37x_tim.h	1050;"	d
TIM_DMABurstLength_12Transfers	../inc/stm32f37x_tim.h	679;"	d
TIM_DMABurstLength_13Bytes	../inc/stm32f37x_tim.h	1051;"	d
TIM_DMABurstLength_13Transfers	../inc/stm32f37x_tim.h	680;"	d
TIM_DMABurstLength_14Bytes	../inc/stm32f37x_tim.h	1052;"	d
TIM_DMABurstLength_14Transfers	../inc/stm32f37x_tim.h	681;"	d
TIM_DMABurstLength_15Bytes	../inc/stm32f37x_tim.h	1053;"	d
TIM_DMABurstLength_15Transfers	../inc/stm32f37x_tim.h	682;"	d
TIM_DMABurstLength_16Bytes	../inc/stm32f37x_tim.h	1054;"	d
TIM_DMABurstLength_16Transfers	../inc/stm32f37x_tim.h	683;"	d
TIM_DMABurstLength_17Bytes	../inc/stm32f37x_tim.h	1055;"	d
TIM_DMABurstLength_17Transfers	../inc/stm32f37x_tim.h	684;"	d
TIM_DMABurstLength_18Bytes	../inc/stm32f37x_tim.h	1056;"	d
TIM_DMABurstLength_18Transfers	../inc/stm32f37x_tim.h	685;"	d
TIM_DMABurstLength_1Byte	../inc/stm32f37x_tim.h	1039;"	d
TIM_DMABurstLength_1Transfer	../inc/stm32f37x_tim.h	668;"	d
TIM_DMABurstLength_2Bytes	../inc/stm32f37x_tim.h	1040;"	d
TIM_DMABurstLength_2Transfers	../inc/stm32f37x_tim.h	669;"	d
TIM_DMABurstLength_3Bytes	../inc/stm32f37x_tim.h	1041;"	d
TIM_DMABurstLength_3Transfers	../inc/stm32f37x_tim.h	670;"	d
TIM_DMABurstLength_4Bytes	../inc/stm32f37x_tim.h	1042;"	d
TIM_DMABurstLength_4Transfers	../inc/stm32f37x_tim.h	671;"	d
TIM_DMABurstLength_5Bytes	../inc/stm32f37x_tim.h	1043;"	d
TIM_DMABurstLength_5Transfers	../inc/stm32f37x_tim.h	672;"	d
TIM_DMABurstLength_6Bytes	../inc/stm32f37x_tim.h	1044;"	d
TIM_DMABurstLength_6Transfers	../inc/stm32f37x_tim.h	673;"	d
TIM_DMABurstLength_7Bytes	../inc/stm32f37x_tim.h	1045;"	d
TIM_DMABurstLength_7Transfers	../inc/stm32f37x_tim.h	674;"	d
TIM_DMABurstLength_8Bytes	../inc/stm32f37x_tim.h	1046;"	d
TIM_DMABurstLength_8Transfers	../inc/stm32f37x_tim.h	675;"	d
TIM_DMABurstLength_9Bytes	../inc/stm32f37x_tim.h	1047;"	d
TIM_DMABurstLength_9Transfers	../inc/stm32f37x_tim.h	676;"	d
TIM_DMACmd	../inc/stm32f37x_tim.h	/^void TIM_DMACmd(TIM_TypeDef* TIMx, uint16_t TIM_DMASource, FunctionalState NewState);$/;"	p	signature:(TIM_TypeDef* TIMx, uint16_t TIM_DMASource, FunctionalState NewState)
TIM_DMACmd	../src/stm32f37x_tim.c	/^void TIM_DMACmd(TIM_TypeDef* TIMx, uint16_t TIM_DMASource, FunctionalState NewState)$/;"	f	signature:(TIM_TypeDef* TIMx, uint16_t TIM_DMASource, FunctionalState NewState)
TIM_DMAConfig	../inc/stm32f37x_tim.h	/^void TIM_DMAConfig(TIM_TypeDef* TIMx, uint16_t TIM_DMABase, uint16_t TIM_DMABurstLength);$/;"	p	signature:(TIM_TypeDef* TIMx, uint16_t TIM_DMABase, uint16_t TIM_DMABurstLength)
TIM_DMAConfig	../src/stm32f37x_tim.c	/^void TIM_DMAConfig(TIM_TypeDef* TIMx, uint16_t TIM_DMABase, uint16_t TIM_DMABurstLength)$/;"	f	signature:(TIM_TypeDef* TIMx, uint16_t TIM_DMABase, uint16_t TIM_DMABurstLength)
TIM_DMAR_DMAB	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5196;"	d
TIM_DMA_CC1	../inc/stm32f37x_tim.h	713;"	d
TIM_DMA_CC2	../inc/stm32f37x_tim.h	714;"	d
TIM_DMA_CC3	../inc/stm32f37x_tim.h	715;"	d
TIM_DMA_CC4	../inc/stm32f37x_tim.h	716;"	d
TIM_DMA_COM	../inc/stm32f37x_tim.h	717;"	d
TIM_DMA_Trigger	../inc/stm32f37x_tim.h	718;"	d
TIM_DMA_Update	../inc/stm32f37x_tim.h	712;"	d
TIM_DeInit	../inc/stm32f37x_tim.h	/^void TIM_DeInit(TIM_TypeDef* TIMx);$/;"	p	signature:(TIM_TypeDef* TIMx)
TIM_DeInit	../src/stm32f37x_tim.c	/^void TIM_DeInit(TIM_TypeDef* TIMx)$/;"	f	signature:(TIM_TypeDef* TIMx)
TIM_DeadTime	../inc/stm32f37x_tim.h	/^  uint16_t TIM_DeadTime;         \/*!< Specifies the delay time between the switching-off and the$/;"	m	struct:__anon202	access:public
TIM_EGR_BG	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5013;"	d
TIM_EGR_CC1G	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5007;"	d
TIM_EGR_CC2G	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5008;"	d
TIM_EGR_CC3G	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5009;"	d
TIM_EGR_CC4G	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5010;"	d
TIM_EGR_COMG	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5011;"	d
TIM_EGR_TG	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5012;"	d
TIM_EGR_UG	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5006;"	d
TIM_ETRClockMode1Config	../inc/stm32f37x_tim.h	/^void TIM_ETRClockMode1Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity,$/;"	p	signature:(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
TIM_ETRClockMode1Config	../src/stm32f37x_tim.c	/^void TIM_ETRClockMode1Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity,$/;"	f	signature:(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
TIM_ETRClockMode2Config	../inc/stm32f37x_tim.h	/^void TIM_ETRClockMode2Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, $/;"	p	signature:(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
TIM_ETRClockMode2Config	../src/stm32f37x_tim.c	/^void TIM_ETRClockMode2Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, $/;"	f	signature:(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
TIM_ETRConfig	../inc/stm32f37x_tim.h	/^void TIM_ETRConfig(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity,$/;"	p	signature:(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
TIM_ETRConfig	../src/stm32f37x_tim.c	/^void TIM_ETRConfig(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity,$/;"	f	signature:(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
TIM_EncoderInterfaceConfig	../inc/stm32f37x_tim.h	/^void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, uint16_t TIM_EncoderMode,$/;"	p	signature:(TIM_TypeDef* TIMx, uint16_t TIM_EncoderMode, uint16_t TIM_IC1Polarity, uint16_t TIM_IC2Polarity)
TIM_EncoderInterfaceConfig	../src/stm32f37x_tim.c	/^void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, uint16_t TIM_EncoderMode,$/;"	f	signature:(TIM_TypeDef* TIMx, uint16_t TIM_EncoderMode, uint16_t TIM_IC1Polarity, uint16_t TIM_IC2Polarity)
TIM_EncoderMode_TI1	../inc/stm32f37x_tim.h	822;"	d
TIM_EncoderMode_TI12	../inc/stm32f37x_tim.h	824;"	d
TIM_EncoderMode_TI2	../inc/stm32f37x_tim.h	823;"	d
TIM_EventSource_Break	../inc/stm32f37x_tim.h	844;"	d
TIM_EventSource_CC1	../inc/stm32f37x_tim.h	838;"	d
TIM_EventSource_CC2	../inc/stm32f37x_tim.h	839;"	d
TIM_EventSource_CC3	../inc/stm32f37x_tim.h	840;"	d
TIM_EventSource_CC4	../inc/stm32f37x_tim.h	841;"	d
TIM_EventSource_COM	../inc/stm32f37x_tim.h	842;"	d
TIM_EventSource_Trigger	../inc/stm32f37x_tim.h	843;"	d
TIM_EventSource_Update	../inc/stm32f37x_tim.h	837;"	d
TIM_ExtTRGPSC_DIV2	../inc/stm32f37x_tim.h	730;"	d
TIM_ExtTRGPSC_DIV4	../inc/stm32f37x_tim.h	731;"	d
TIM_ExtTRGPSC_DIV8	../inc/stm32f37x_tim.h	732;"	d
TIM_ExtTRGPSC_OFF	../inc/stm32f37x_tim.h	729;"	d
TIM_ExtTRGPolarity_Inverted	../inc/stm32f37x_tim.h	786;"	d
TIM_ExtTRGPolarity_NonInverted	../inc/stm32f37x_tim.h	787;"	d
TIM_FLAG_Break	../inc/stm32f37x_tim.h	965;"	d
TIM_FLAG_CC1	../inc/stm32f37x_tim.h	959;"	d
TIM_FLAG_CC1OF	../inc/stm32f37x_tim.h	966;"	d
TIM_FLAG_CC2	../inc/stm32f37x_tim.h	960;"	d
TIM_FLAG_CC2OF	../inc/stm32f37x_tim.h	967;"	d
TIM_FLAG_CC3	../inc/stm32f37x_tim.h	961;"	d
TIM_FLAG_CC3OF	../inc/stm32f37x_tim.h	968;"	d
TIM_FLAG_CC4	../inc/stm32f37x_tim.h	962;"	d
TIM_FLAG_CC4OF	../inc/stm32f37x_tim.h	969;"	d
TIM_FLAG_COM	../inc/stm32f37x_tim.h	963;"	d
TIM_FLAG_Trigger	../inc/stm32f37x_tim.h	964;"	d
TIM_FLAG_Update	../inc/stm32f37x_tim.h	958;"	d
TIM_ForcedAction_Active	../inc/stm32f37x_tim.h	810;"	d
TIM_ForcedAction_InActive	../inc/stm32f37x_tim.h	811;"	d
TIM_ForcedOC1Config	../inc/stm32f37x_tim.h	/^void TIM_ForcedOC1Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction);$/;"	p	signature:(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
TIM_ForcedOC1Config	../src/stm32f37x_tim.c	/^void TIM_ForcedOC1Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)$/;"	f	signature:(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
TIM_ForcedOC2Config	../inc/stm32f37x_tim.h	/^void TIM_ForcedOC2Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction);$/;"	p	signature:(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
TIM_ForcedOC2Config	../src/stm32f37x_tim.c	/^void TIM_ForcedOC2Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)$/;"	f	signature:(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
TIM_ForcedOC3Config	../inc/stm32f37x_tim.h	/^void TIM_ForcedOC3Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction);$/;"	p	signature:(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
TIM_ForcedOC3Config	../src/stm32f37x_tim.c	/^void TIM_ForcedOC3Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)$/;"	f	signature:(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
TIM_ForcedOC4Config	../inc/stm32f37x_tim.h	/^void TIM_ForcedOC4Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction);$/;"	p	signature:(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
TIM_ForcedOC4Config	../src/stm32f37x_tim.c	/^void TIM_ForcedOC4Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)$/;"	f	signature:(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
TIM_GenerateEvent	../inc/stm32f37x_tim.h	/^void TIM_GenerateEvent(TIM_TypeDef* TIMx, uint16_t TIM_EventSource);$/;"	p	signature:(TIM_TypeDef* TIMx, uint16_t TIM_EventSource)
TIM_GenerateEvent	../src/stm32f37x_tim.c	/^void TIM_GenerateEvent(TIM_TypeDef* TIMx, uint16_t TIM_EventSource)$/;"	f	signature:(TIM_TypeDef* TIMx, uint16_t TIM_EventSource)
TIM_GetCapture1	../inc/stm32f37x_tim.h	/^uint32_t TIM_GetCapture1(TIM_TypeDef* TIMx);$/;"	p	signature:(TIM_TypeDef* TIMx)
TIM_GetCapture1	../src/stm32f37x_tim.c	/^uint32_t TIM_GetCapture1(TIM_TypeDef* TIMx)$/;"	f	signature:(TIM_TypeDef* TIMx)
TIM_GetCapture2	../inc/stm32f37x_tim.h	/^uint32_t TIM_GetCapture2(TIM_TypeDef* TIMx);$/;"	p	signature:(TIM_TypeDef* TIMx)
TIM_GetCapture2	../src/stm32f37x_tim.c	/^uint32_t TIM_GetCapture2(TIM_TypeDef* TIMx)$/;"	f	signature:(TIM_TypeDef* TIMx)
TIM_GetCapture3	../inc/stm32f37x_tim.h	/^uint32_t TIM_GetCapture3(TIM_TypeDef* TIMx);$/;"	p	signature:(TIM_TypeDef* TIMx)
TIM_GetCapture3	../src/stm32f37x_tim.c	/^uint32_t TIM_GetCapture3(TIM_TypeDef* TIMx)$/;"	f	signature:(TIM_TypeDef* TIMx)
TIM_GetCapture4	../inc/stm32f37x_tim.h	/^uint32_t TIM_GetCapture4(TIM_TypeDef* TIMx);$/;"	p	signature:(TIM_TypeDef* TIMx)
TIM_GetCapture4	../src/stm32f37x_tim.c	/^uint32_t TIM_GetCapture4(TIM_TypeDef* TIMx)$/;"	f	signature:(TIM_TypeDef* TIMx)
TIM_GetCounter	../inc/stm32f37x_tim.h	/^uint32_t TIM_GetCounter(TIM_TypeDef* TIMx);$/;"	p	signature:(TIM_TypeDef* TIMx)
TIM_GetCounter	../src/stm32f37x_tim.c	/^uint32_t TIM_GetCounter(TIM_TypeDef* TIMx)$/;"	f	signature:(TIM_TypeDef* TIMx)
TIM_GetFlagStatus	../inc/stm32f37x_tim.h	/^FlagStatus TIM_GetFlagStatus(TIM_TypeDef* TIMx, uint16_t TIM_FLAG);$/;"	p	signature:(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)
TIM_GetFlagStatus	../src/stm32f37x_tim.c	/^FlagStatus TIM_GetFlagStatus(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)$/;"	f	signature:(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)
TIM_GetITStatus	../inc/stm32f37x_tim.h	/^ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT);$/;"	p	signature:(TIM_TypeDef* TIMx, uint16_t TIM_IT)
TIM_GetITStatus	../src/stm32f37x_tim.c	/^ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)$/;"	f	signature:(TIM_TypeDef* TIMx, uint16_t TIM_IT)
TIM_GetPrescaler	../inc/stm32f37x_tim.h	/^uint16_t TIM_GetPrescaler(TIM_TypeDef* TIMx);$/;"	p	signature:(TIM_TypeDef* TIMx)
TIM_GetPrescaler	../src/stm32f37x_tim.c	/^uint16_t TIM_GetPrescaler(TIM_TypeDef* TIMx)$/;"	f	signature:(TIM_TypeDef* TIMx)
TIM_ICFilter	../inc/stm32f37x_tim.h	/^  uint16_t TIM_ICFilter;     \/*!< Specifies the input capture filter.$/;"	m	struct:__anon201	access:public
TIM_ICInit	../inc/stm32f37x_tim.h	/^void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct);$/;"	p	signature:(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
TIM_ICInit	../src/stm32f37x_tim.c	/^void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)$/;"	f	signature:(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
TIM_ICInitTypeDef	../inc/stm32f37x_tim.h	/^} TIM_ICInitTypeDef;$/;"	t	typeref:struct:__anon201
TIM_ICPSC_DIV1	../inc/stm32f37x_tim.h	578;"	d
TIM_ICPSC_DIV2	../inc/stm32f37x_tim.h	579;"	d
TIM_ICPSC_DIV4	../inc/stm32f37x_tim.h	580;"	d
TIM_ICPSC_DIV8	../inc/stm32f37x_tim.h	581;"	d
TIM_ICPolarity	../inc/stm32f37x_tim.h	/^  uint16_t TIM_ICPolarity;   \/*!< Specifies the active edge of the input signal.$/;"	m	struct:__anon201	access:public
TIM_ICPolarity_BothEdge	../inc/stm32f37x_tim.h	548;"	d
TIM_ICPolarity_Falling	../inc/stm32f37x_tim.h	547;"	d
TIM_ICPolarity_Rising	../inc/stm32f37x_tim.h	546;"	d
TIM_ICPrescaler	../inc/stm32f37x_tim.h	/^  uint16_t TIM_ICPrescaler;  \/*!< Specifies the Input Capture Prescaler.$/;"	m	struct:__anon201	access:public
TIM_ICSelection	../inc/stm32f37x_tim.h	/^  uint16_t TIM_ICSelection;  \/*!< Specifies the input.$/;"	m	struct:__anon201	access:public
TIM_ICSelection_DirectTI	../inc/stm32f37x_tim.h	562;"	d
TIM_ICSelection_IndirectTI	../inc/stm32f37x_tim.h	564;"	d
TIM_ICSelection_TRC	../inc/stm32f37x_tim.h	566;"	d
TIM_ICStructInit	../inc/stm32f37x_tim.h	/^void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct);$/;"	p	signature:(TIM_ICInitTypeDef* TIM_ICInitStruct)
TIM_ICStructInit	../src/stm32f37x_tim.c	/^void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)$/;"	f	signature:(TIM_ICInitTypeDef* TIM_ICInitStruct)
TIM_ITConfig	../inc/stm32f37x_tim.h	/^void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState);$/;"	p	signature:(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
TIM_ITConfig	../src/stm32f37x_tim.c	/^void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)$/;"	f	signature:(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
TIM_ITRxExternalClockConfig	../inc/stm32f37x_tim.h	/^void TIM_ITRxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource);$/;"	p	signature:(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource)
TIM_ITRxExternalClockConfig	../src/stm32f37x_tim.c	/^void TIM_ITRxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource)$/;"	f	signature:(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource)
TIM_IT_Break	../inc/stm32f37x_tim.h	601;"	d
TIM_IT_CC1	../inc/stm32f37x_tim.h	595;"	d
TIM_IT_CC2	../inc/stm32f37x_tim.h	596;"	d
TIM_IT_CC3	../inc/stm32f37x_tim.h	597;"	d
TIM_IT_CC4	../inc/stm32f37x_tim.h	598;"	d
TIM_IT_COM	../inc/stm32f37x_tim.h	599;"	d
TIM_IT_Trigger	../inc/stm32f37x_tim.h	600;"	d
TIM_IT_Update	../inc/stm32f37x_tim.h	594;"	d
TIM_InternalClockConfig	../inc/stm32f37x_tim.h	/^void TIM_InternalClockConfig(TIM_TypeDef* TIMx);$/;"	p	signature:(TIM_TypeDef* TIMx)
TIM_InternalClockConfig	../src/stm32f37x_tim.c	/^void TIM_InternalClockConfig(TIM_TypeDef* TIMx)$/;"	f	signature:(TIM_TypeDef* TIMx)
TIM_LOCKLevel	../inc/stm32f37x_tim.h	/^  uint16_t TIM_LOCKLevel;        \/*!< Specifies the LOCK level parameters.$/;"	m	struct:__anon202	access:public
TIM_LOCKLevel_1	../inc/stm32f37x_tim.h	483;"	d
TIM_LOCKLevel_2	../inc/stm32f37x_tim.h	484;"	d
TIM_LOCKLevel_3	../inc/stm32f37x_tim.h	485;"	d
TIM_LOCKLevel_OFF	../inc/stm32f37x_tim.h	482;"	d
TIM_MasterSlaveMode_Disable	../inc/stm32f37x_tim.h	947;"	d
TIM_MasterSlaveMode_Enable	../inc/stm32f37x_tim.h	946;"	d
TIM_OC1FastConfig	../inc/stm32f37x_tim.h	/^void TIM_OC1FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast);$/;"	p	signature:(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
TIM_OC1FastConfig	../src/stm32f37x_tim.c	/^void TIM_OC1FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)$/;"	f	signature:(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
TIM_OC1Init	../inc/stm32f37x_tim.h	/^void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct);$/;"	p	signature:(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
TIM_OC1Init	../src/stm32f37x_tim.c	/^void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)$/;"	f	signature:(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
TIM_OC1NPolarityConfig	../inc/stm32f37x_tim.h	/^void TIM_OC1NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity);$/;"	p	signature:(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
TIM_OC1NPolarityConfig	../src/stm32f37x_tim.c	/^void TIM_OC1NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)$/;"	f	signature:(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
TIM_OC1PolarityConfig	../inc/stm32f37x_tim.h	/^void TIM_OC1PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity);$/;"	p	signature:(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
TIM_OC1PolarityConfig	../src/stm32f37x_tim.c	/^void TIM_OC1PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)$/;"	f	signature:(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
TIM_OC1PreloadConfig	../inc/stm32f37x_tim.h	/^void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload);$/;"	p	signature:(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
TIM_OC1PreloadConfig	../src/stm32f37x_tim.c	/^void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)$/;"	f	signature:(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
TIM_OC2FastConfig	../inc/stm32f37x_tim.h	/^void TIM_OC2FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast);$/;"	p	signature:(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
TIM_OC2FastConfig	../src/stm32f37x_tim.c	/^void TIM_OC2FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)$/;"	f	signature:(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
TIM_OC2Init	../inc/stm32f37x_tim.h	/^void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct);$/;"	p	signature:(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
TIM_OC2Init	../src/stm32f37x_tim.c	/^void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)$/;"	f	signature:(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
TIM_OC2NPolarityConfig	../inc/stm32f37x_tim.h	/^void TIM_OC2NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity);$/;"	p	signature:(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
TIM_OC2PolarityConfig	../inc/stm32f37x_tim.h	/^void TIM_OC2PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity);$/;"	p	signature:(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
TIM_OC2PolarityConfig	../src/stm32f37x_tim.c	/^void TIM_OC2PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)$/;"	f	signature:(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
TIM_OC2PreloadConfig	../inc/stm32f37x_tim.h	/^void TIM_OC2PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload);$/;"	p	signature:(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
TIM_OC2PreloadConfig	../src/stm32f37x_tim.c	/^void TIM_OC2PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)$/;"	f	signature:(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
TIM_OC3FastConfig	../inc/stm32f37x_tim.h	/^void TIM_OC3FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast);$/;"	p	signature:(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
TIM_OC3FastConfig	../src/stm32f37x_tim.c	/^void TIM_OC3FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)$/;"	f	signature:(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
TIM_OC3Init	../inc/stm32f37x_tim.h	/^void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct);$/;"	p	signature:(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
TIM_OC3Init	../src/stm32f37x_tim.c	/^void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)$/;"	f	signature:(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
TIM_OC3NPolarityConfig	../inc/stm32f37x_tim.h	/^void TIM_OC3NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity);$/;"	p	signature:(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
TIM_OC3PolarityConfig	../inc/stm32f37x_tim.h	/^void TIM_OC3PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity);$/;"	p	signature:(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
TIM_OC3PolarityConfig	../src/stm32f37x_tim.c	/^void TIM_OC3PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)$/;"	f	signature:(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
TIM_OC3PreloadConfig	../inc/stm32f37x_tim.h	/^void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload);$/;"	p	signature:(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
TIM_OC3PreloadConfig	../src/stm32f37x_tim.c	/^void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)$/;"	f	signature:(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
TIM_OC4FastConfig	../inc/stm32f37x_tim.h	/^void TIM_OC4FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast);$/;"	p	signature:(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
TIM_OC4FastConfig	../src/stm32f37x_tim.c	/^void TIM_OC4FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)$/;"	f	signature:(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
TIM_OC4Init	../inc/stm32f37x_tim.h	/^void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct);$/;"	p	signature:(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
TIM_OC4Init	../src/stm32f37x_tim.c	/^void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)$/;"	f	signature:(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
TIM_OC4PolarityConfig	../inc/stm32f37x_tim.h	/^void TIM_OC4PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity);$/;"	p	signature:(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
TIM_OC4PolarityConfig	../src/stm32f37x_tim.c	/^void TIM_OC4PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)$/;"	f	signature:(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
TIM_OC4PreloadConfig	../inc/stm32f37x_tim.h	/^void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload);$/;"	p	signature:(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
TIM_OC4PreloadConfig	../src/stm32f37x_tim.c	/^void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)$/;"	f	signature:(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
TIM_OCClear_Disable	../inc/stm32f37x_tim.h	895;"	d
TIM_OCClear_Enable	../inc/stm32f37x_tim.h	894;"	d
TIM_OCFast_Disable	../inc/stm32f37x_tim.h	882;"	d
TIM_OCFast_Enable	../inc/stm32f37x_tim.h	881;"	d
TIM_OCIdleState	../inc/stm32f37x_tim.h	/^  uint16_t TIM_OCIdleState;   \/*!< Specifies the TIM Output Compare pin state during Idle state.$/;"	m	struct:__anon200	access:public
TIM_OCIdleState_Reset	../inc/stm32f37x_tim.h	523;"	d
TIM_OCIdleState_Set	../inc/stm32f37x_tim.h	522;"	d
TIM_OCInitTypeDef	../inc/stm32f37x_tim.h	/^} TIM_OCInitTypeDef;$/;"	t	typeref:struct:__anon200
TIM_OCMode	../inc/stm32f37x_tim.h	/^  uint16_t TIM_OCMode;        \/*!< Specifies the TIM mode.$/;"	m	struct:__anon200	access:public
TIM_OCMode_Active	../inc/stm32f37x_tim.h	282;"	d
TIM_OCMode_Inactive	../inc/stm32f37x_tim.h	283;"	d
TIM_OCMode_PWM1	../inc/stm32f37x_tim.h	285;"	d
TIM_OCMode_PWM2	../inc/stm32f37x_tim.h	286;"	d
TIM_OCMode_Timing	../inc/stm32f37x_tim.h	281;"	d
TIM_OCMode_Toggle	../inc/stm32f37x_tim.h	284;"	d
TIM_OCNIdleState	../inc/stm32f37x_tim.h	/^  uint16_t TIM_OCNIdleState;  \/*!< Specifies the TIM Output Compare pin state during Idle state.$/;"	m	struct:__anon200	access:public
TIM_OCNIdleState_Reset	../inc/stm32f37x_tim.h	535;"	d
TIM_OCNIdleState_Set	../inc/stm32f37x_tim.h	534;"	d
TIM_OCNPolarity	../inc/stm32f37x_tim.h	/^  uint16_t TIM_OCNPolarity;   \/*!< Specifies the complementary output polarity.$/;"	m	struct:__anon200	access:public
TIM_OCNPolarity_High	../inc/stm32f37x_tim.h	386;"	d
TIM_OCNPolarity_Low	../inc/stm32f37x_tim.h	387;"	d
TIM_OCPolarity	../inc/stm32f37x_tim.h	/^  uint16_t TIM_OCPolarity;    \/*!< Specifies the output polarity.$/;"	m	struct:__anon200	access:public
TIM_OCPolarity_High	../inc/stm32f37x_tim.h	374;"	d
TIM_OCPolarity_Low	../inc/stm32f37x_tim.h	375;"	d
TIM_OCPreload_Disable	../inc/stm32f37x_tim.h	870;"	d
TIM_OCPreload_Enable	../inc/stm32f37x_tim.h	869;"	d
TIM_OCREFERENCECECLEAR_SOURCE	../inc/stm32f37x_tim.h	1012;"	d
TIM_OCReferenceClear_ETRF	../inc/stm32f37x_tim.h	1010;"	d
TIM_OCReferenceClear_OCREFCLR	../inc/stm32f37x_tim.h	1011;"	d
TIM_OCStructInit	../inc/stm32f37x_tim.h	/^void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct);$/;"	p	signature:(TIM_OCInitTypeDef* TIM_OCInitStruct)
TIM_OCStructInit	../src/stm32f37x_tim.c	/^void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct)$/;"	f	signature:(TIM_OCInitTypeDef* TIM_OCInitStruct)
TIM_OPMode_Repetitive	../inc/stm32f37x_tim.h	310;"	d
TIM_OPMode_Single	../inc/stm32f37x_tim.h	309;"	d
TIM_OSSIState	../inc/stm32f37x_tim.h	/^  uint16_t TIM_OSSIState;        \/*!< Specifies the Off-State used in Idle state.$/;"	m	struct:__anon202	access:public
TIM_OSSIState_Disable	../inc/stm32f37x_tim.h	499;"	d
TIM_OSSIState_Enable	../inc/stm32f37x_tim.h	498;"	d
TIM_OSSRState	../inc/stm32f37x_tim.h	/^  uint16_t TIM_OSSRState;        \/*!< Specifies the Off-State selection used in Run mode.$/;"	m	struct:__anon202	access:public
TIM_OSSRState_Disable	../inc/stm32f37x_tim.h	511;"	d
TIM_OSSRState_Enable	../inc/stm32f37x_tim.h	510;"	d
TIM_OutputNState	../inc/stm32f37x_tim.h	/^  uint16_t TIM_OutputNState;  \/*!< Specifies the TIM complementary Output Compare state.$/;"	m	struct:__anon200	access:public
TIM_OutputNState_Disable	../inc/stm32f37x_tim.h	410;"	d
TIM_OutputNState_Enable	../inc/stm32f37x_tim.h	411;"	d
TIM_OutputState	../inc/stm32f37x_tim.h	/^  uint16_t TIM_OutputState;   \/*!< Specifies the TIM Output Compare state.$/;"	m	struct:__anon200	access:public
TIM_OutputState_Disable	../inc/stm32f37x_tim.h	398;"	d
TIM_OutputState_Enable	../inc/stm32f37x_tim.h	399;"	d
TIM_PSCReloadMode_Immediate	../inc/stm32f37x_tim.h	799;"	d
TIM_PSCReloadMode_Update	../inc/stm32f37x_tim.h	798;"	d
TIM_PSC_PSC	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5138;"	d
TIM_PWMIConfig	../inc/stm32f37x_tim.h	/^void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct);$/;"	p	signature:(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
TIM_PWMIConfig	../src/stm32f37x_tim.c	/^void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)$/;"	f	signature:(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
TIM_Period	../inc/stm32f37x_tim.h	/^  uint32_t TIM_Period;            \/*!< Specifies the period value to be loaded into the active$/;"	m	struct:__anon199	access:public
TIM_Prescaler	../inc/stm32f37x_tim.h	/^  uint16_t TIM_Prescaler;         \/*!< Specifies the prescaler value used to divide the TIM clock.$/;"	m	struct:__anon199	access:public
TIM_PrescalerConfig	../inc/stm32f37x_tim.h	/^void TIM_PrescalerConfig(TIM_TypeDef* TIMx, uint16_t Prescaler, uint16_t TIM_PSCReloadMode);$/;"	p	signature:(TIM_TypeDef* TIMx, uint16_t Prescaler, uint16_t TIM_PSCReloadMode)
TIM_PrescalerConfig	../src/stm32f37x_tim.c	/^void TIM_PrescalerConfig(TIM_TypeDef* TIMx, uint16_t Prescaler, uint16_t TIM_PSCReloadMode)$/;"	f	signature:(TIM_TypeDef* TIMx, uint16_t Prescaler, uint16_t TIM_PSCReloadMode)
TIM_Pulse	../inc/stm32f37x_tim.h	/^  uint32_t TIM_Pulse;         \/*!< Specifies the pulse value to be loaded into the Capture Compare Register. $/;"	m	struct:__anon200	access:public
TIM_RCR_REP	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5144;"	d
TIM_RemapConfig	../inc/stm32f37x_tim.h	/^void TIM_RemapConfig(TIM_TypeDef* TIMx, uint16_t TIM_Remap);$/;"	p	signature:(TIM_TypeDef* TIMx, uint16_t TIM_Remap)
TIM_RemapConfig	../src/stm32f37x_tim.c	/^void TIM_RemapConfig(TIM_TypeDef* TIMx, uint16_t TIM_Remap)$/;"	f	signature:(TIM_TypeDef* TIMx, uint16_t TIM_Remap)
TIM_RepetitionCounter	../inc/stm32f37x_tim.h	/^  uint8_t TIM_RepetitionCounter;  \/*!< Specifies the repetition counter value. Each time the RCR downcounter$/;"	m	struct:__anon199	access:public
TIM_SMCR_ECE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4971;"	d
TIM_SMCR_ETF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4961;"	d
TIM_SMCR_ETF_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4962;"	d
TIM_SMCR_ETF_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4963;"	d
TIM_SMCR_ETF_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4964;"	d
TIM_SMCR_ETF_3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4965;"	d
TIM_SMCR_ETP	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4972;"	d
TIM_SMCR_ETPS	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4967;"	d
TIM_SMCR_ETPS_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4968;"	d
TIM_SMCR_ETPS_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4969;"	d
TIM_SMCR_MSM	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4959;"	d
TIM_SMCR_OCCS	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4952;"	d
TIM_SMCR_SMS	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4947;"	d
TIM_SMCR_SMS_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4948;"	d
TIM_SMCR_SMS_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4949;"	d
TIM_SMCR_SMS_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4950;"	d
TIM_SMCR_TS	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4954;"	d
TIM_SMCR_TS_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4955;"	d
TIM_SMCR_TS_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4956;"	d
TIM_SMCR_TS_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4957;"	d
TIM_SR_BIF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4999;"	d
TIM_SR_CC1IF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4993;"	d
TIM_SR_CC1OF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5000;"	d
TIM_SR_CC2IF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4994;"	d
TIM_SR_CC2OF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5001;"	d
TIM_SR_CC3IF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4995;"	d
TIM_SR_CC3OF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5002;"	d
TIM_SR_CC4IF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4996;"	d
TIM_SR_CC4OF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5003;"	d
TIM_SR_COMIF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4997;"	d
TIM_SR_TIF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4998;"	d
TIM_SR_UIF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	4992;"	d
TIM_SelectCCDMA	../inc/stm32f37x_tim.h	/^void TIM_SelectCCDMA(TIM_TypeDef* TIMx, FunctionalState NewState);$/;"	p	signature:(TIM_TypeDef* TIMx, FunctionalState NewState)
TIM_SelectCCDMA	../src/stm32f37x_tim.c	/^void TIM_SelectCCDMA(TIM_TypeDef* TIMx, FunctionalState NewState)$/;"	f	signature:(TIM_TypeDef* TIMx, FunctionalState NewState)
TIM_SelectCOM	../inc/stm32f37x_tim.h	/^void TIM_SelectCOM(TIM_TypeDef* TIMx, FunctionalState NewState);$/;"	p	signature:(TIM_TypeDef* TIMx, FunctionalState NewState)
TIM_SelectCOM	../src/stm32f37x_tim.c	/^void TIM_SelectCOM(TIM_TypeDef* TIMx, FunctionalState NewState)$/;"	f	signature:(TIM_TypeDef* TIMx, FunctionalState NewState)
TIM_SelectHallSensor	../inc/stm32f37x_tim.h	/^void TIM_SelectHallSensor(TIM_TypeDef* TIMx, FunctionalState NewState);$/;"	p	signature:(TIM_TypeDef* TIMx, FunctionalState NewState)
TIM_SelectHallSensor	../src/stm32f37x_tim.c	/^void TIM_SelectHallSensor(TIM_TypeDef* TIMx, FunctionalState NewState)$/;"	f	signature:(TIM_TypeDef* TIMx, FunctionalState NewState)
TIM_SelectInputTrigger	../inc/stm32f37x_tim.h	/^void TIM_SelectInputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource);$/;"	p	signature:(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource)
TIM_SelectInputTrigger	../src/stm32f37x_tim.c	/^void TIM_SelectInputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource)$/;"	f	signature:(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource)
TIM_SelectMasterSlaveMode	../inc/stm32f37x_tim.h	/^void TIM_SelectMasterSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_MasterSlaveMode);$/;"	p	signature:(TIM_TypeDef* TIMx, uint16_t TIM_MasterSlaveMode)
TIM_SelectMasterSlaveMode	../src/stm32f37x_tim.c	/^void TIM_SelectMasterSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_MasterSlaveMode)$/;"	f	signature:(TIM_TypeDef* TIMx, uint16_t TIM_MasterSlaveMode)
TIM_SelectOCREFClear	../inc/stm32f37x_tim.h	/^void TIM_SelectOCREFClear(TIM_TypeDef* TIMx, uint16_t TIM_OCReferenceClear);$/;"	p	signature:(TIM_TypeDef* TIMx, uint16_t TIM_OCReferenceClear)
TIM_SelectOCREFClear	../src/stm32f37x_tim.c	/^void TIM_SelectOCREFClear(TIM_TypeDef* TIMx, uint16_t TIM_OCReferenceClear)$/;"	f	signature:(TIM_TypeDef* TIMx, uint16_t TIM_OCReferenceClear)
TIM_SelectOCxM	../inc/stm32f37x_tim.h	/^void TIM_SelectOCxM(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_OCMode);$/;"	p	signature:(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_OCMode)
TIM_SelectOCxM	../src/stm32f37x_tim.c	/^void TIM_SelectOCxM(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_OCMode)$/;"	f	signature:(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_OCMode)
TIM_SelectOnePulseMode	../inc/stm32f37x_tim.h	/^void TIM_SelectOnePulseMode(TIM_TypeDef* TIMx, uint16_t TIM_OPMode);$/;"	p	signature:(TIM_TypeDef* TIMx, uint16_t TIM_OPMode)
TIM_SelectOnePulseMode	../src/stm32f37x_tim.c	/^void TIM_SelectOnePulseMode(TIM_TypeDef* TIMx, uint16_t TIM_OPMode)$/;"	f	signature:(TIM_TypeDef* TIMx, uint16_t TIM_OPMode)
TIM_SelectOutputTrigger	../inc/stm32f37x_tim.h	/^void TIM_SelectOutputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_TRGOSource);$/;"	p	signature:(TIM_TypeDef* TIMx, uint16_t TIM_TRGOSource)
TIM_SelectOutputTrigger	../src/stm32f37x_tim.c	/^void TIM_SelectOutputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_TRGOSource)$/;"	f	signature:(TIM_TypeDef* TIMx, uint16_t TIM_TRGOSource)
TIM_SelectSlaveMode	../inc/stm32f37x_tim.h	/^void TIM_SelectSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_SlaveMode);$/;"	p	signature:(TIM_TypeDef* TIMx, uint16_t TIM_SlaveMode)
TIM_SelectSlaveMode	../src/stm32f37x_tim.c	/^void TIM_SelectSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_SlaveMode)$/;"	f	signature:(TIM_TypeDef* TIMx, uint16_t TIM_SlaveMode)
TIM_SetAutoreload	../inc/stm32f37x_tim.h	/^void TIM_SetAutoreload(TIM_TypeDef* TIMx, uint32_t Autoreload);$/;"	p	signature:(TIM_TypeDef* TIMx, uint32_t Autoreload)
TIM_SetAutoreload	../src/stm32f37x_tim.c	/^void TIM_SetAutoreload(TIM_TypeDef* TIMx, uint32_t Autoreload)$/;"	f	signature:(TIM_TypeDef* TIMx, uint32_t Autoreload)
TIM_SetClockDivision	../inc/stm32f37x_tim.h	/^void TIM_SetClockDivision(TIM_TypeDef* TIMx, uint16_t TIM_CKD);$/;"	p	signature:(TIM_TypeDef* TIMx, uint16_t TIM_CKD)
TIM_SetClockDivision	../src/stm32f37x_tim.c	/^void TIM_SetClockDivision(TIM_TypeDef* TIMx, uint16_t TIM_CKD)$/;"	f	signature:(TIM_TypeDef* TIMx, uint16_t TIM_CKD)
TIM_SetCompare1	../inc/stm32f37x_tim.h	/^void TIM_SetCompare1(TIM_TypeDef* TIMx, uint32_t Compare1);$/;"	p	signature:(TIM_TypeDef* TIMx, uint32_t Compare1)
TIM_SetCompare1	../src/stm32f37x_tim.c	/^void TIM_SetCompare1(TIM_TypeDef* TIMx, uint32_t Compare1)$/;"	f	signature:(TIM_TypeDef* TIMx, uint32_t Compare1)
TIM_SetCompare2	../inc/stm32f37x_tim.h	/^void TIM_SetCompare2(TIM_TypeDef* TIMx, uint32_t Compare2);$/;"	p	signature:(TIM_TypeDef* TIMx, uint32_t Compare2)
TIM_SetCompare2	../src/stm32f37x_tim.c	/^void TIM_SetCompare2(TIM_TypeDef* TIMx, uint32_t Compare2)$/;"	f	signature:(TIM_TypeDef* TIMx, uint32_t Compare2)
TIM_SetCompare3	../inc/stm32f37x_tim.h	/^void TIM_SetCompare3(TIM_TypeDef* TIMx, uint32_t Compare3);$/;"	p	signature:(TIM_TypeDef* TIMx, uint32_t Compare3)
TIM_SetCompare3	../src/stm32f37x_tim.c	/^void TIM_SetCompare3(TIM_TypeDef* TIMx, uint32_t Compare3)$/;"	f	signature:(TIM_TypeDef* TIMx, uint32_t Compare3)
TIM_SetCompare4	../inc/stm32f37x_tim.h	/^void TIM_SetCompare4(TIM_TypeDef* TIMx, uint32_t Compare4);$/;"	p	signature:(TIM_TypeDef* TIMx, uint32_t Compare4)
TIM_SetCompare4	../src/stm32f37x_tim.c	/^void TIM_SetCompare4(TIM_TypeDef* TIMx, uint32_t Compare4)$/;"	f	signature:(TIM_TypeDef* TIMx, uint32_t Compare4)
TIM_SetCounter	../inc/stm32f37x_tim.h	/^void TIM_SetCounter(TIM_TypeDef* TIMx, uint32_t Counter);$/;"	p	signature:(TIM_TypeDef* TIMx, uint32_t Counter)
TIM_SetCounter	../src/stm32f37x_tim.c	/^void TIM_SetCounter(TIM_TypeDef* TIMx, uint32_t Counter)$/;"	f	signature:(TIM_TypeDef* TIMx, uint32_t Counter)
TIM_SetIC1Prescaler	../inc/stm32f37x_tim.h	/^void TIM_SetIC1Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC);$/;"	p	signature:(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
TIM_SetIC1Prescaler	../src/stm32f37x_tim.c	/^void TIM_SetIC1Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)$/;"	f	signature:(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
TIM_SetIC2Prescaler	../inc/stm32f37x_tim.h	/^void TIM_SetIC2Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC);$/;"	p	signature:(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
TIM_SetIC2Prescaler	../src/stm32f37x_tim.c	/^void TIM_SetIC2Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)$/;"	f	signature:(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
TIM_SetIC3Prescaler	../inc/stm32f37x_tim.h	/^void TIM_SetIC3Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC);$/;"	p	signature:(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
TIM_SetIC3Prescaler	../src/stm32f37x_tim.c	/^void TIM_SetIC3Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)$/;"	f	signature:(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
TIM_SetIC4Prescaler	../inc/stm32f37x_tim.h	/^void TIM_SetIC4Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC);$/;"	p	signature:(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
TIM_SetIC4Prescaler	../src/stm32f37x_tim.c	/^void TIM_SetIC4Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)$/;"	f	signature:(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
TIM_SlaveMode_External1	../inc/stm32f37x_tim.h	933;"	d
TIM_SlaveMode_Gated	../inc/stm32f37x_tim.h	931;"	d
TIM_SlaveMode_Reset	../inc/stm32f37x_tim.h	930;"	d
TIM_SlaveMode_Trigger	../inc/stm32f37x_tim.h	932;"	d
TIM_TIxExternalCLK1Source_TI1	../inc/stm32f37x_tim.h	773;"	d
TIM_TIxExternalCLK1Source_TI1ED	../inc/stm32f37x_tim.h	775;"	d
TIM_TIxExternalCLK1Source_TI2	../inc/stm32f37x_tim.h	774;"	d
TIM_TIxExternalClockConfig	../inc/stm32f37x_tim.h	/^void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_TIxExternalCLKSource,$/;"	p	signature:(TIM_TypeDef* TIMx, uint16_t TIM_TIxExternalCLKSource, uint16_t TIM_ICPolarity, uint16_t ICFilter)
TIM_TIxExternalClockConfig	../src/stm32f37x_tim.c	/^void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_TIxExternalCLKSource,$/;"	f	signature:(TIM_TypeDef* TIMx, uint16_t TIM_TIxExternalCLKSource, uint16_t TIM_ICPolarity, uint16_t ICFilter)
TIM_TRGOSource_Enable	../inc/stm32f37x_tim.h	907;"	d
TIM_TRGOSource_OC1	../inc/stm32f37x_tim.h	909;"	d
TIM_TRGOSource_OC1Ref	../inc/stm32f37x_tim.h	910;"	d
TIM_TRGOSource_OC2Ref	../inc/stm32f37x_tim.h	911;"	d
TIM_TRGOSource_OC3Ref	../inc/stm32f37x_tim.h	912;"	d
TIM_TRGOSource_OC4Ref	../inc/stm32f37x_tim.h	913;"	d
TIM_TRGOSource_Reset	../inc/stm32f37x_tim.h	906;"	d
TIM_TRGOSource_Update	../inc/stm32f37x_tim.h	908;"	d
TIM_TS_ETRF	../inc/stm32f37x_tim.h	752;"	d
TIM_TS_ITR0	../inc/stm32f37x_tim.h	745;"	d
TIM_TS_ITR1	../inc/stm32f37x_tim.h	746;"	d
TIM_TS_ITR2	../inc/stm32f37x_tim.h	747;"	d
TIM_TS_ITR3	../inc/stm32f37x_tim.h	748;"	d
TIM_TS_TI1FP1	../inc/stm32f37x_tim.h	750;"	d
TIM_TS_TI1F_ED	../inc/stm32f37x_tim.h	749;"	d
TIM_TS_TI2FP2	../inc/stm32f37x_tim.h	751;"	d
TIM_TimeBaseInit	../inc/stm32f37x_tim.h	/^void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct);$/;"	p	signature:(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
TIM_TimeBaseInit	../src/stm32f37x_tim.c	/^void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)$/;"	f	signature:(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
TIM_TimeBaseInitTypeDef	../inc/stm32f37x_tim.h	/^} TIM_TimeBaseInitTypeDef;       $/;"	t	typeref:struct:__anon199
TIM_TimeBaseStructInit	../inc/stm32f37x_tim.h	/^void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct);$/;"	p	signature:(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
TIM_TimeBaseStructInit	../src/stm32f37x_tim.c	/^void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)$/;"	f	signature:(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
TIM_TypeDef	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^} TIM_TypeDef;$/;"	t	typeref:struct:__anon165
TIM_UpdateDisableConfig	../inc/stm32f37x_tim.h	/^void TIM_UpdateDisableConfig(TIM_TypeDef* TIMx, FunctionalState NewState);$/;"	p	signature:(TIM_TypeDef* TIMx, FunctionalState NewState)
TIM_UpdateDisableConfig	../src/stm32f37x_tim.c	/^void TIM_UpdateDisableConfig(TIM_TypeDef* TIMx, FunctionalState NewState)$/;"	f	signature:(TIM_TypeDef* TIMx, FunctionalState NewState)
TIM_UpdateRequestConfig	../inc/stm32f37x_tim.h	/^void TIM_UpdateRequestConfig(TIM_TypeDef* TIMx, uint16_t TIM_UpdateSource);$/;"	p	signature:(TIM_TypeDef* TIMx, uint16_t TIM_UpdateSource)
TIM_UpdateRequestConfig	../src/stm32f37x_tim.c	/^void TIM_UpdateRequestConfig(TIM_TypeDef* TIMx, uint16_t TIM_UpdateSource)$/;"	f	signature:(TIM_TypeDef* TIMx, uint16_t TIM_UpdateSource)
TIM_UpdateSource_Global	../inc/stm32f37x_tim.h	855;"	d
TIM_UpdateSource_Regular	../inc/stm32f37x_tim.h	858;"	d
TIR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t TIR;  \/*!< CAN TX mailbox identifier register *\/$/;"	m	struct:__anon142	access:public
TMIDxR_TXRQ	../src/stm32f37x_can.c	99;"	d	file:
TPI	../CMSIS/Include/core_cm3.h	1172;"	d
TPI	../CMSIS/Include/core_cm4.h	1305;"	d
TPI	../CMSIS/Include/core_sc300.h	1143;"	d
TPI_ACPR_PRESCALER_Msk	../CMSIS/Include/core_cm3.h	857;"	d
TPI_ACPR_PRESCALER_Msk	../CMSIS/Include/core_cm4.h	884;"	d
TPI_ACPR_PRESCALER_Msk	../CMSIS/Include/core_sc300.h	828;"	d
TPI_ACPR_PRESCALER_Pos	../CMSIS/Include/core_cm3.h	856;"	d
TPI_ACPR_PRESCALER_Pos	../CMSIS/Include/core_cm4.h	883;"	d
TPI_ACPR_PRESCALER_Pos	../CMSIS/Include/core_sc300.h	827;"	d
TPI_BASE	../CMSIS/Include/core_cm3.h	1160;"	d
TPI_BASE	../CMSIS/Include/core_cm4.h	1293;"	d
TPI_BASE	../CMSIS/Include/core_sc300.h	1131;"	d
TPI_DEVID_AsynClkIn_Msk	../CMSIS/Include/core_cm3.h	957;"	d
TPI_DEVID_AsynClkIn_Msk	../CMSIS/Include/core_cm4.h	984;"	d
TPI_DEVID_AsynClkIn_Msk	../CMSIS/Include/core_sc300.h	928;"	d
TPI_DEVID_AsynClkIn_Pos	../CMSIS/Include/core_cm3.h	956;"	d
TPI_DEVID_AsynClkIn_Pos	../CMSIS/Include/core_cm4.h	983;"	d
TPI_DEVID_AsynClkIn_Pos	../CMSIS/Include/core_sc300.h	927;"	d
TPI_DEVID_MANCVALID_Msk	../CMSIS/Include/core_cm3.h	948;"	d
TPI_DEVID_MANCVALID_Msk	../CMSIS/Include/core_cm4.h	975;"	d
TPI_DEVID_MANCVALID_Msk	../CMSIS/Include/core_sc300.h	919;"	d
TPI_DEVID_MANCVALID_Pos	../CMSIS/Include/core_cm3.h	947;"	d
TPI_DEVID_MANCVALID_Pos	../CMSIS/Include/core_cm4.h	974;"	d
TPI_DEVID_MANCVALID_Pos	../CMSIS/Include/core_sc300.h	918;"	d
TPI_DEVID_MinBufSz_Msk	../CMSIS/Include/core_cm3.h	954;"	d
TPI_DEVID_MinBufSz_Msk	../CMSIS/Include/core_cm4.h	981;"	d
TPI_DEVID_MinBufSz_Msk	../CMSIS/Include/core_sc300.h	925;"	d
TPI_DEVID_MinBufSz_Pos	../CMSIS/Include/core_cm3.h	953;"	d
TPI_DEVID_MinBufSz_Pos	../CMSIS/Include/core_cm4.h	980;"	d
TPI_DEVID_MinBufSz_Pos	../CMSIS/Include/core_sc300.h	924;"	d
TPI_DEVID_NRZVALID_Msk	../CMSIS/Include/core_cm3.h	945;"	d
TPI_DEVID_NRZVALID_Msk	../CMSIS/Include/core_cm4.h	972;"	d
TPI_DEVID_NRZVALID_Msk	../CMSIS/Include/core_sc300.h	916;"	d
TPI_DEVID_NRZVALID_Pos	../CMSIS/Include/core_cm3.h	944;"	d
TPI_DEVID_NRZVALID_Pos	../CMSIS/Include/core_cm4.h	971;"	d
TPI_DEVID_NRZVALID_Pos	../CMSIS/Include/core_sc300.h	915;"	d
TPI_DEVID_NrTraceInput_Msk	../CMSIS/Include/core_cm3.h	960;"	d
TPI_DEVID_NrTraceInput_Msk	../CMSIS/Include/core_cm4.h	987;"	d
TPI_DEVID_NrTraceInput_Msk	../CMSIS/Include/core_sc300.h	931;"	d
TPI_DEVID_NrTraceInput_Pos	../CMSIS/Include/core_cm3.h	959;"	d
TPI_DEVID_NrTraceInput_Pos	../CMSIS/Include/core_cm4.h	986;"	d
TPI_DEVID_NrTraceInput_Pos	../CMSIS/Include/core_sc300.h	930;"	d
TPI_DEVID_PTINVALID_Msk	../CMSIS/Include/core_cm3.h	951;"	d
TPI_DEVID_PTINVALID_Msk	../CMSIS/Include/core_cm4.h	978;"	d
TPI_DEVID_PTINVALID_Msk	../CMSIS/Include/core_sc300.h	922;"	d
TPI_DEVID_PTINVALID_Pos	../CMSIS/Include/core_cm3.h	950;"	d
TPI_DEVID_PTINVALID_Pos	../CMSIS/Include/core_cm4.h	977;"	d
TPI_DEVID_PTINVALID_Pos	../CMSIS/Include/core_sc300.h	921;"	d
TPI_DEVTYPE_MajorType_Msk	../CMSIS/Include/core_cm3.h	967;"	d
TPI_DEVTYPE_MajorType_Msk	../CMSIS/Include/core_cm4.h	994;"	d
TPI_DEVTYPE_MajorType_Msk	../CMSIS/Include/core_sc300.h	938;"	d
TPI_DEVTYPE_MajorType_Pos	../CMSIS/Include/core_cm3.h	966;"	d
TPI_DEVTYPE_MajorType_Pos	../CMSIS/Include/core_cm4.h	993;"	d
TPI_DEVTYPE_MajorType_Pos	../CMSIS/Include/core_sc300.h	937;"	d
TPI_DEVTYPE_SubType_Msk	../CMSIS/Include/core_cm3.h	964;"	d
TPI_DEVTYPE_SubType_Msk	../CMSIS/Include/core_cm4.h	991;"	d
TPI_DEVTYPE_SubType_Msk	../CMSIS/Include/core_sc300.h	935;"	d
TPI_DEVTYPE_SubType_Pos	../CMSIS/Include/core_cm3.h	963;"	d
TPI_DEVTYPE_SubType_Pos	../CMSIS/Include/core_cm4.h	990;"	d
TPI_DEVTYPE_SubType_Pos	../CMSIS/Include/core_sc300.h	934;"	d
TPI_FFCR_EnFCont_Msk	../CMSIS/Include/core_cm3.h	881;"	d
TPI_FFCR_EnFCont_Msk	../CMSIS/Include/core_cm4.h	908;"	d
TPI_FFCR_EnFCont_Msk	../CMSIS/Include/core_sc300.h	852;"	d
TPI_FFCR_EnFCont_Pos	../CMSIS/Include/core_cm3.h	880;"	d
TPI_FFCR_EnFCont_Pos	../CMSIS/Include/core_cm4.h	907;"	d
TPI_FFCR_EnFCont_Pos	../CMSIS/Include/core_sc300.h	851;"	d
TPI_FFCR_TrigIn_Msk	../CMSIS/Include/core_cm3.h	878;"	d
TPI_FFCR_TrigIn_Msk	../CMSIS/Include/core_cm4.h	905;"	d
TPI_FFCR_TrigIn_Msk	../CMSIS/Include/core_sc300.h	849;"	d
TPI_FFCR_TrigIn_Pos	../CMSIS/Include/core_cm3.h	877;"	d
TPI_FFCR_TrigIn_Pos	../CMSIS/Include/core_cm4.h	904;"	d
TPI_FFCR_TrigIn_Pos	../CMSIS/Include/core_sc300.h	848;"	d
TPI_FFSR_FlInProg_Msk	../CMSIS/Include/core_cm3.h	874;"	d
TPI_FFSR_FlInProg_Msk	../CMSIS/Include/core_cm4.h	901;"	d
TPI_FFSR_FlInProg_Msk	../CMSIS/Include/core_sc300.h	845;"	d
TPI_FFSR_FlInProg_Pos	../CMSIS/Include/core_cm3.h	873;"	d
TPI_FFSR_FlInProg_Pos	../CMSIS/Include/core_cm4.h	900;"	d
TPI_FFSR_FlInProg_Pos	../CMSIS/Include/core_sc300.h	844;"	d
TPI_FFSR_FtNonStop_Msk	../CMSIS/Include/core_cm3.h	865;"	d
TPI_FFSR_FtNonStop_Msk	../CMSIS/Include/core_cm4.h	892;"	d
TPI_FFSR_FtNonStop_Msk	../CMSIS/Include/core_sc300.h	836;"	d
TPI_FFSR_FtNonStop_Pos	../CMSIS/Include/core_cm3.h	864;"	d
TPI_FFSR_FtNonStop_Pos	../CMSIS/Include/core_cm4.h	891;"	d
TPI_FFSR_FtNonStop_Pos	../CMSIS/Include/core_sc300.h	835;"	d
TPI_FFSR_FtStopped_Msk	../CMSIS/Include/core_cm3.h	871;"	d
TPI_FFSR_FtStopped_Msk	../CMSIS/Include/core_cm4.h	898;"	d
TPI_FFSR_FtStopped_Msk	../CMSIS/Include/core_sc300.h	842;"	d
TPI_FFSR_FtStopped_Pos	../CMSIS/Include/core_cm3.h	870;"	d
TPI_FFSR_FtStopped_Pos	../CMSIS/Include/core_cm4.h	897;"	d
TPI_FFSR_FtStopped_Pos	../CMSIS/Include/core_sc300.h	841;"	d
TPI_FFSR_TCPresent_Msk	../CMSIS/Include/core_cm3.h	868;"	d
TPI_FFSR_TCPresent_Msk	../CMSIS/Include/core_cm4.h	895;"	d
TPI_FFSR_TCPresent_Msk	../CMSIS/Include/core_sc300.h	839;"	d
TPI_FFSR_TCPresent_Pos	../CMSIS/Include/core_cm3.h	867;"	d
TPI_FFSR_TCPresent_Pos	../CMSIS/Include/core_cm4.h	894;"	d
TPI_FFSR_TCPresent_Pos	../CMSIS/Include/core_sc300.h	838;"	d
TPI_FIFO0_ETM0_Msk	../CMSIS/Include/core_cm3.h	907;"	d
TPI_FIFO0_ETM0_Msk	../CMSIS/Include/core_cm4.h	934;"	d
TPI_FIFO0_ETM0_Msk	../CMSIS/Include/core_sc300.h	878;"	d
TPI_FIFO0_ETM0_Pos	../CMSIS/Include/core_cm3.h	906;"	d
TPI_FIFO0_ETM0_Pos	../CMSIS/Include/core_cm4.h	933;"	d
TPI_FIFO0_ETM0_Pos	../CMSIS/Include/core_sc300.h	877;"	d
TPI_FIFO0_ETM1_Msk	../CMSIS/Include/core_cm3.h	904;"	d
TPI_FIFO0_ETM1_Msk	../CMSIS/Include/core_cm4.h	931;"	d
TPI_FIFO0_ETM1_Msk	../CMSIS/Include/core_sc300.h	875;"	d
TPI_FIFO0_ETM1_Pos	../CMSIS/Include/core_cm3.h	903;"	d
TPI_FIFO0_ETM1_Pos	../CMSIS/Include/core_cm4.h	930;"	d
TPI_FIFO0_ETM1_Pos	../CMSIS/Include/core_sc300.h	874;"	d
TPI_FIFO0_ETM2_Msk	../CMSIS/Include/core_cm3.h	901;"	d
TPI_FIFO0_ETM2_Msk	../CMSIS/Include/core_cm4.h	928;"	d
TPI_FIFO0_ETM2_Msk	../CMSIS/Include/core_sc300.h	872;"	d
TPI_FIFO0_ETM2_Pos	../CMSIS/Include/core_cm3.h	900;"	d
TPI_FIFO0_ETM2_Pos	../CMSIS/Include/core_cm4.h	927;"	d
TPI_FIFO0_ETM2_Pos	../CMSIS/Include/core_sc300.h	871;"	d
TPI_FIFO0_ETM_ATVALID_Msk	../CMSIS/Include/core_cm3.h	895;"	d
TPI_FIFO0_ETM_ATVALID_Msk	../CMSIS/Include/core_cm4.h	922;"	d
TPI_FIFO0_ETM_ATVALID_Msk	../CMSIS/Include/core_sc300.h	866;"	d
TPI_FIFO0_ETM_ATVALID_Pos	../CMSIS/Include/core_cm3.h	894;"	d
TPI_FIFO0_ETM_ATVALID_Pos	../CMSIS/Include/core_cm4.h	921;"	d
TPI_FIFO0_ETM_ATVALID_Pos	../CMSIS/Include/core_sc300.h	865;"	d
TPI_FIFO0_ETM_bytecount_Msk	../CMSIS/Include/core_cm3.h	898;"	d
TPI_FIFO0_ETM_bytecount_Msk	../CMSIS/Include/core_cm4.h	925;"	d
TPI_FIFO0_ETM_bytecount_Msk	../CMSIS/Include/core_sc300.h	869;"	d
TPI_FIFO0_ETM_bytecount_Pos	../CMSIS/Include/core_cm3.h	897;"	d
TPI_FIFO0_ETM_bytecount_Pos	../CMSIS/Include/core_cm4.h	924;"	d
TPI_FIFO0_ETM_bytecount_Pos	../CMSIS/Include/core_sc300.h	868;"	d
TPI_FIFO0_ITM_ATVALID_Msk	../CMSIS/Include/core_cm3.h	889;"	d
TPI_FIFO0_ITM_ATVALID_Msk	../CMSIS/Include/core_cm4.h	916;"	d
TPI_FIFO0_ITM_ATVALID_Msk	../CMSIS/Include/core_sc300.h	860;"	d
TPI_FIFO0_ITM_ATVALID_Pos	../CMSIS/Include/core_cm3.h	888;"	d
TPI_FIFO0_ITM_ATVALID_Pos	../CMSIS/Include/core_cm4.h	915;"	d
TPI_FIFO0_ITM_ATVALID_Pos	../CMSIS/Include/core_sc300.h	859;"	d
TPI_FIFO0_ITM_bytecount_Msk	../CMSIS/Include/core_cm3.h	892;"	d
TPI_FIFO0_ITM_bytecount_Msk	../CMSIS/Include/core_cm4.h	919;"	d
TPI_FIFO0_ITM_bytecount_Msk	../CMSIS/Include/core_sc300.h	863;"	d
TPI_FIFO0_ITM_bytecount_Pos	../CMSIS/Include/core_cm3.h	891;"	d
TPI_FIFO0_ITM_bytecount_Pos	../CMSIS/Include/core_cm4.h	918;"	d
TPI_FIFO0_ITM_bytecount_Pos	../CMSIS/Include/core_sc300.h	862;"	d
TPI_FIFO1_ETM_ATVALID_Msk	../CMSIS/Include/core_cm3.h	921;"	d
TPI_FIFO1_ETM_ATVALID_Msk	../CMSIS/Include/core_cm4.h	948;"	d
TPI_FIFO1_ETM_ATVALID_Msk	../CMSIS/Include/core_sc300.h	892;"	d
TPI_FIFO1_ETM_ATVALID_Pos	../CMSIS/Include/core_cm3.h	920;"	d
TPI_FIFO1_ETM_ATVALID_Pos	../CMSIS/Include/core_cm4.h	947;"	d
TPI_FIFO1_ETM_ATVALID_Pos	../CMSIS/Include/core_sc300.h	891;"	d
TPI_FIFO1_ETM_bytecount_Msk	../CMSIS/Include/core_cm3.h	924;"	d
TPI_FIFO1_ETM_bytecount_Msk	../CMSIS/Include/core_cm4.h	951;"	d
TPI_FIFO1_ETM_bytecount_Msk	../CMSIS/Include/core_sc300.h	895;"	d
TPI_FIFO1_ETM_bytecount_Pos	../CMSIS/Include/core_cm3.h	923;"	d
TPI_FIFO1_ETM_bytecount_Pos	../CMSIS/Include/core_cm4.h	950;"	d
TPI_FIFO1_ETM_bytecount_Pos	../CMSIS/Include/core_sc300.h	894;"	d
TPI_FIFO1_ITM0_Msk	../CMSIS/Include/core_cm3.h	933;"	d
TPI_FIFO1_ITM0_Msk	../CMSIS/Include/core_cm4.h	960;"	d
TPI_FIFO1_ITM0_Msk	../CMSIS/Include/core_sc300.h	904;"	d
TPI_FIFO1_ITM0_Pos	../CMSIS/Include/core_cm3.h	932;"	d
TPI_FIFO1_ITM0_Pos	../CMSIS/Include/core_cm4.h	959;"	d
TPI_FIFO1_ITM0_Pos	../CMSIS/Include/core_sc300.h	903;"	d
TPI_FIFO1_ITM1_Msk	../CMSIS/Include/core_cm3.h	930;"	d
TPI_FIFO1_ITM1_Msk	../CMSIS/Include/core_cm4.h	957;"	d
TPI_FIFO1_ITM1_Msk	../CMSIS/Include/core_sc300.h	901;"	d
TPI_FIFO1_ITM1_Pos	../CMSIS/Include/core_cm3.h	929;"	d
TPI_FIFO1_ITM1_Pos	../CMSIS/Include/core_cm4.h	956;"	d
TPI_FIFO1_ITM1_Pos	../CMSIS/Include/core_sc300.h	900;"	d
TPI_FIFO1_ITM2_Msk	../CMSIS/Include/core_cm3.h	927;"	d
TPI_FIFO1_ITM2_Msk	../CMSIS/Include/core_cm4.h	954;"	d
TPI_FIFO1_ITM2_Msk	../CMSIS/Include/core_sc300.h	898;"	d
TPI_FIFO1_ITM2_Pos	../CMSIS/Include/core_cm3.h	926;"	d
TPI_FIFO1_ITM2_Pos	../CMSIS/Include/core_cm4.h	953;"	d
TPI_FIFO1_ITM2_Pos	../CMSIS/Include/core_sc300.h	897;"	d
TPI_FIFO1_ITM_ATVALID_Msk	../CMSIS/Include/core_cm3.h	915;"	d
TPI_FIFO1_ITM_ATVALID_Msk	../CMSIS/Include/core_cm4.h	942;"	d
TPI_FIFO1_ITM_ATVALID_Msk	../CMSIS/Include/core_sc300.h	886;"	d
TPI_FIFO1_ITM_ATVALID_Pos	../CMSIS/Include/core_cm3.h	914;"	d
TPI_FIFO1_ITM_ATVALID_Pos	../CMSIS/Include/core_cm4.h	941;"	d
TPI_FIFO1_ITM_ATVALID_Pos	../CMSIS/Include/core_sc300.h	885;"	d
TPI_FIFO1_ITM_bytecount_Msk	../CMSIS/Include/core_cm3.h	918;"	d
TPI_FIFO1_ITM_bytecount_Msk	../CMSIS/Include/core_cm4.h	945;"	d
TPI_FIFO1_ITM_bytecount_Msk	../CMSIS/Include/core_sc300.h	889;"	d
TPI_FIFO1_ITM_bytecount_Pos	../CMSIS/Include/core_cm3.h	917;"	d
TPI_FIFO1_ITM_bytecount_Pos	../CMSIS/Include/core_cm4.h	944;"	d
TPI_FIFO1_ITM_bytecount_Pos	../CMSIS/Include/core_sc300.h	888;"	d
TPI_ITATBCTR0_ATREADY_Msk	../CMSIS/Include/core_cm3.h	937;"	d
TPI_ITATBCTR0_ATREADY_Msk	../CMSIS/Include/core_cm4.h	964;"	d
TPI_ITATBCTR0_ATREADY_Msk	../CMSIS/Include/core_sc300.h	908;"	d
TPI_ITATBCTR0_ATREADY_Pos	../CMSIS/Include/core_cm3.h	936;"	d
TPI_ITATBCTR0_ATREADY_Pos	../CMSIS/Include/core_cm4.h	963;"	d
TPI_ITATBCTR0_ATREADY_Pos	../CMSIS/Include/core_sc300.h	907;"	d
TPI_ITATBCTR2_ATREADY_Msk	../CMSIS/Include/core_cm3.h	911;"	d
TPI_ITATBCTR2_ATREADY_Msk	../CMSIS/Include/core_cm4.h	938;"	d
TPI_ITATBCTR2_ATREADY_Msk	../CMSIS/Include/core_sc300.h	882;"	d
TPI_ITATBCTR2_ATREADY_Pos	../CMSIS/Include/core_cm3.h	910;"	d
TPI_ITATBCTR2_ATREADY_Pos	../CMSIS/Include/core_cm4.h	937;"	d
TPI_ITATBCTR2_ATREADY_Pos	../CMSIS/Include/core_sc300.h	881;"	d
TPI_ITCTRL_Mode_Msk	../CMSIS/Include/core_cm3.h	941;"	d
TPI_ITCTRL_Mode_Msk	../CMSIS/Include/core_cm4.h	968;"	d
TPI_ITCTRL_Mode_Msk	../CMSIS/Include/core_sc300.h	912;"	d
TPI_ITCTRL_Mode_Pos	../CMSIS/Include/core_cm3.h	940;"	d
TPI_ITCTRL_Mode_Pos	../CMSIS/Include/core_cm4.h	967;"	d
TPI_ITCTRL_Mode_Pos	../CMSIS/Include/core_sc300.h	911;"	d
TPI_SPPR_TXMODE_Msk	../CMSIS/Include/core_cm3.h	861;"	d
TPI_SPPR_TXMODE_Msk	../CMSIS/Include/core_cm4.h	888;"	d
TPI_SPPR_TXMODE_Msk	../CMSIS/Include/core_sc300.h	832;"	d
TPI_SPPR_TXMODE_Pos	../CMSIS/Include/core_cm3.h	860;"	d
TPI_SPPR_TXMODE_Pos	../CMSIS/Include/core_cm4.h	887;"	d
TPI_SPPR_TXMODE_Pos	../CMSIS/Include/core_sc300.h	831;"	d
TPI_TRIGGER_TRIGGER_Msk	../CMSIS/Include/core_cm3.h	885;"	d
TPI_TRIGGER_TRIGGER_Msk	../CMSIS/Include/core_cm4.h	912;"	d
TPI_TRIGGER_TRIGGER_Msk	../CMSIS/Include/core_sc300.h	856;"	d
TPI_TRIGGER_TRIGGER_Pos	../CMSIS/Include/core_cm3.h	884;"	d
TPI_TRIGGER_TRIGGER_Pos	../CMSIS/Include/core_cm4.h	911;"	d
TPI_TRIGGER_TRIGGER_Pos	../CMSIS/Include/core_sc300.h	855;"	d
TPI_Type	../CMSIS/Include/core_cm3.h	/^} TPI_Type;$/;"	t	typeref:struct:__anon22
TPI_Type	../CMSIS/Include/core_cm4.h	/^} TPI_Type;$/;"	t	typeref:struct:__anon92
TPI_Type	../CMSIS/Include/core_sc300.h	/^} TPI_Type;$/;"	t	typeref:struct:__anon124
TPR	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t TPR;                     \/*!< Offset: 0xE40 (R\/W)  ITM Trace Privilege Register              *\/$/;"	m	struct:__anon19	access:public
TPR	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t TPR;                     \/*!< Offset: 0xE40 (R\/W)  ITM Trace Privilege Register              *\/$/;"	m	struct:__anon89	access:public
TPR	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t TPR;                     \/*!< Offset: 0xE40 (R\/W)  ITM Trace Privilege Register              *\/$/;"	m	struct:__anon121	access:public
TR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t TR;         \/*!< RTC time register,                                        Address offset: 0x00 *\/$/;"	m	struct:__anon162	access:public
TRIGGER	../CMSIS/Include/core_cm3.h	/^  __I  uint32_t TRIGGER;                 \/*!< Offset: 0xEE8 (R\/ )  TRIGGER *\/$/;"	m	struct:__anon22	access:public
TRIGGER	../CMSIS/Include/core_cm4.h	/^  __I  uint32_t TRIGGER;                 \/*!< Offset: 0xEE8 (R\/ )  TRIGGER *\/$/;"	m	struct:__anon92	access:public
TRIGGER	../CMSIS/Include/core_sc300.h	/^  __I  uint32_t TRIGGER;                 \/*!< Offset: 0xEE8 (R\/ )  TRIGGER *\/$/;"	m	struct:__anon124	access:public
TSC	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	985;"	d
TSC_BASE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	911;"	d
TSC_TypeDef	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^} TSC_TypeDef;$/;"	t	typeref:struct:__anon166
TSDR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t TSDR;       \/*!< RTC time stamp date register,                             Address offset: 0x34 *\/$/;"	m	struct:__anon162	access:public
TSR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t              TSR;                 \/*!< CAN transmit status register,        Address offset: 0x08          *\/$/;"	m	struct:__anon145	access:public
TSSSR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t TSSSR;      \/*!< RTC time-stamp sub second register,                       Address offset: 0x38 *\/$/;"	m	struct:__anon162	access:public
TSTR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t TSTR;       \/*!< RTC time stamp time register,                             Address offset: 0x30 *\/$/;"	m	struct:__anon162	access:public
TXCRCR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint16_t TXCRCR;   \/*!< SPI Tx CRC register (not used in I2S mode),          Address offset: 0x18 *\/$/;"	m	struct:__anon164	access:public
TXDR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t TXDR;         \/*!< CEC Tx data register ,             Address offset:0x08 *\/$/;"	m	struct:__anon146	access:public
TXDR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t TXDR;     \/*!< I2C Transmit data register,        Address offset: 0x28 *\/  $/;"	m	struct:__anon158	access:public
TXEOM_BitNumber	../src/stm32f37x_cec.c	124;"	d	file:
TXSOM_BitNumber	../src/stm32f37x_cec.c	120;"	d	file:
TYPE	../CMSIS/Include/core_cm3.h	/^  __I  uint32_t TYPE;                    \/*!< Offset: 0x000 (R\/ )  MPU Type Register                              *\/$/;"	m	struct:__anon23	access:public
TYPE	../CMSIS/Include/core_cm4.h	/^  __I  uint32_t TYPE;                    \/*!< Offset: 0x000 (R\/ )  MPU Type Register                              *\/$/;"	m	struct:__anon93	access:public
TYPE	../CMSIS/Include/core_sc000.h	/^  __I  uint32_t TYPE;                    \/*!< Offset: 0x000 (R\/ )  MPU Type Register                              *\/$/;"	m	struct:__anon108	access:public
TYPE	../CMSIS/Include/core_sc300.h	/^  __I  uint32_t TYPE;                    \/*!< Offset: 0x000 (R\/ )  MPU Type Register                              *\/$/;"	m	struct:__anon125	access:public
TimeEvt	../QP_BOOM/main.c	/^    QTimeEvt TimeEvt;$/;"	m	struct:MyAOTag	file:	access:public
TimeEvt	../QP_TEST/main.c	/^    QTimeEvt TimeEvt;$/;"	m	struct:USARTTag	file:	access:public
UART0_IRQHandler	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM0.s	/^UART0_IRQHandler$/;"	l
UART0_IRQHandler	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM3.s	/^UART0_IRQHandler$/;"	l
UART0_IRQHandler	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM4.s	/^UART0_IRQHandler$/;"	l
UART1_IRQHandler	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM0.s	/^UART1_IRQHandler$/;"	l
UART1_IRQHandler	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM3.s	/^UART1_IRQHandler$/;"	l
UART1_IRQHandler	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM4.s	/^UART1_IRQHandler$/;"	l
UART2_IRQHandler	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM0.s	/^UART2_IRQHandler$/;"	l
UART2_IRQHandler	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM3.s	/^UART2_IRQHandler$/;"	l
UART2_IRQHandler	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM4.s	/^UART2_IRQHandler$/;"	l
UART3_IRQHandler	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM0.s	/^UART3_IRQHandler$/;"	l
UART3_IRQHandler	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM3.s	/^UART3_IRQHandler$/;"	l
UART3_IRQHandler	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM4.s	/^UART3_IRQHandler$/;"	l
UART4_IRQHandler	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM0.s	/^UART4_IRQHandler$/;"	l
UART4_IRQHandler	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM3.s	/^UART4_IRQHandler$/;"	l
UART4_IRQHandler	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM4.s	/^UART4_IRQHandler$/;"	l
UP_SIG	../QP_BOOM/main.c	/^    UP_SIG,$/;"	e	enum:MyAOSignals	file:
USART	../QP_TEST/main.c	/^} USART;$/;"	t	typeref:struct:USARTTag	file:
USART1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	958;"	d
USART1CLK_Frequency	../inc/stm32f37x_rcc.h	/^  uint32_t USART1CLK_Frequency;$/;"	m	struct:__anon183	access:public
USART1_BASE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	883;"	d
USART1_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/arm/startup_stm32f37x.s	/^USART1_IRQHandler                                                       $/;"	l
USART1_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/iar/startup_stm32f37x.s	/^USART1_IRQHandler  $/;"	l
USART1_IRQn	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  USART1_IRQn                 = 37,     \/*!< USART1 global Interrupt                                           *\/$/;"	e	enum:IRQn
USART2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	943;"	d
USART2CLK_Frequency	../inc/stm32f37x_rcc.h	/^  uint32_t USART2CLK_Frequency;$/;"	m	struct:__anon183	access:public
USART2_BASE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	866;"	d
USART2_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/arm/startup_stm32f37x.s	/^USART2_IRQHandler                                                       $/;"	l
USART2_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/iar/startup_stm32f37x.s	/^USART2_IRQHandler  $/;"	l
USART2_IRQHandler	../i2s_master/stm32f37x_it.c	/^void USART2_IRQHandler(void) $/;"	f	signature:(void)
USART2_IRQn	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  USART2_IRQn                 = 38,     \/*!< USART2 global Interrupt                                           *\/$/;"	e	enum:IRQn
USART3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	944;"	d
USART3CLK_Frequency	../inc/stm32f37x_rcc.h	/^  uint32_t USART3CLK_Frequency;$/;"	m	struct:__anon183	access:public
USART3_BASE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	867;"	d
USART3_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/arm/startup_stm32f37x.s	/^USART3_IRQHandler                                                      $/;"	l
USART3_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/iar/startup_stm32f37x.s	/^USART3_IRQHandler  $/;"	l
USART3_IRQn	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  USART3_IRQn                 = 39,     \/*!< USART3 global Interrupt                                           *\/$/;"	e	enum:IRQn
USARTTag	../QP_TEST/main.c	/^typedef struct USARTTag {$/;"	s	file:
USARTTag::TimeEvt	../QP_TEST/main.c	/^    QTimeEvt TimeEvt;$/;"	m	struct:USARTTag	file:	access:public
USARTTag::super	../QP_TEST/main.c	/^    QActive super;$/;"	m	struct:USARTTag	file:	access:public
USART_AddressDetectionConfig	../inc/stm32f37x_usart.h	/^void USART_AddressDetectionConfig(USART_TypeDef* USARTx, uint32_t USART_AddressLength);$/;"	p	signature:(USART_TypeDef* USARTx, uint32_t USART_AddressLength)
USART_AddressDetectionConfig	../src/stm32f37x_usart.c	/^void USART_AddressDetectionConfig(USART_TypeDef* USARTx, uint32_t USART_AddressLength)$/;"	f	signature:(USART_TypeDef* USARTx, uint32_t USART_AddressLength)
USART_AddressLength_4b	../inc/stm32f37x_usart.h	273;"	d
USART_AddressLength_7b	../inc/stm32f37x_usart.h	274;"	d
USART_AutoBaudRateCmd	../inc/stm32f37x_usart.h	/^void USART_AutoBaudRateCmd(USART_TypeDef* USARTx, FunctionalState NewState);$/;"	p	signature:(USART_TypeDef* USARTx, FunctionalState NewState)
USART_AutoBaudRateCmd	../src/stm32f37x_usart.c	/^void USART_AutoBaudRateCmd(USART_TypeDef* USARTx, FunctionalState NewState)$/;"	f	signature:(USART_TypeDef* USARTx, FunctionalState NewState)
USART_AutoBaudRateConfig	../inc/stm32f37x_usart.h	/^void USART_AutoBaudRateConfig(USART_TypeDef* USARTx, uint32_t USART_AutoBaudRate);$/;"	p	signature:(USART_TypeDef* USARTx, uint32_t USART_AutoBaudRate)
USART_AutoBaudRateConfig	../src/stm32f37x_usart.c	/^void USART_AutoBaudRateConfig(USART_TypeDef* USARTx, uint32_t USART_AutoBaudRate)$/;"	f	signature:(USART_TypeDef* USARTx, uint32_t USART_AutoBaudRate)
USART_AutoBaudRate_FallingEdge	../inc/stm32f37x_usart.h	350;"	d
USART_AutoBaudRate_StartBit	../inc/stm32f37x_usart.h	349;"	d
USART_BRR_DIV_FRACTION	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5291;"	d
USART_BRR_DIV_MANTISSA	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5292;"	d
USART_BaudRate	../inc/stm32f37x_usart.h	/^  uint32_t USART_BaudRate;            \/*!< This member configures the USART communication baud rate.$/;"	m	struct:__anon177	access:public
USART_CPHA	../inc/stm32f37x_usart.h	/^  uint32_t USART_CPHA;              \/*!< Specifies the clock transition on which the bit capture is made.$/;"	m	struct:__anon178	access:public
USART_CPHA_1Edge	../inc/stm32f37x_usart.h	212;"	d
USART_CPHA_2Edge	../inc/stm32f37x_usart.h	213;"	d
USART_CPOL	../inc/stm32f37x_usart.h	/^  uint32_t USART_CPOL;              \/*!< Specifies the steady state of the serial clock.$/;"	m	struct:__anon178	access:public
USART_CPOL_High	../inc/stm32f37x_usart.h	201;"	d
USART_CPOL_Low	../inc/stm32f37x_usart.h	200;"	d
USART_CR1_CMIE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5223;"	d
USART_CR1_DEAT	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5231;"	d
USART_CR1_DEAT_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5232;"	d
USART_CR1_DEAT_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5233;"	d
USART_CR1_DEAT_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5234;"	d
USART_CR1_DEAT_3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5235;"	d
USART_CR1_DEAT_4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5236;"	d
USART_CR1_DEDT	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5225;"	d
USART_CR1_DEDT_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5226;"	d
USART_CR1_DEDT_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5227;"	d
USART_CR1_DEDT_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5228;"	d
USART_CR1_DEDT_3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5229;"	d
USART_CR1_DEDT_4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5230;"	d
USART_CR1_EOBIE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5238;"	d
USART_CR1_IDLEIE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5213;"	d
USART_CR1_M	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5221;"	d
USART_CR1_MME	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5222;"	d
USART_CR1_OVER8	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5224;"	d
USART_CR1_PCE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5219;"	d
USART_CR1_PEIE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5217;"	d
USART_CR1_PS	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5218;"	d
USART_CR1_RE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5211;"	d
USART_CR1_RTOIE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5237;"	d
USART_CR1_RXNEIE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5214;"	d
USART_CR1_TCIE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5215;"	d
USART_CR1_TE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5212;"	d
USART_CR1_TXEIE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5216;"	d
USART_CR1_UE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5209;"	d
USART_CR1_UESM	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5210;"	d
USART_CR1_WAKE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5220;"	d
USART_CR2_ABREN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5257;"	d
USART_CR2_ABRMODE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5258;"	d
USART_CR2_ABRMODE_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5259;"	d
USART_CR2_ABRMODE_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5260;"	d
USART_CR2_ADD	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5262;"	d
USART_CR2_ADDM7	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5241;"	d
USART_CR2_CLKEN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5247;"	d
USART_CR2_CPHA	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5245;"	d
USART_CR2_CPOL	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5246;"	d
USART_CR2_DATAINV	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5255;"	d
USART_CR2_LBCL	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5244;"	d
USART_CR2_LBDIE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5243;"	d
USART_CR2_LBDL	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5242;"	d
USART_CR2_LINEN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5251;"	d
USART_CR2_MSBFIRST	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5256;"	d
USART_CR2_RTOEN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5261;"	d
USART_CR2_RXINV	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5253;"	d
USART_CR2_STOP	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5248;"	d
USART_CR2_STOP_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5249;"	d
USART_CR2_STOP_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5250;"	d
USART_CR2_SWAP	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5252;"	d
USART_CR2_TXINV	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5254;"	d
USART_CR3_CTSE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5274;"	d
USART_CR3_CTSIE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5275;"	d
USART_CR3_DDRE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5278;"	d
USART_CR3_DEM	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5279;"	d
USART_CR3_DEP	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5280;"	d
USART_CR3_DMAR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5271;"	d
USART_CR3_DMAT	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5272;"	d
USART_CR3_EIE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5265;"	d
USART_CR3_HDSEL	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5268;"	d
USART_CR3_IREN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5266;"	d
USART_CR3_IRLP	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5267;"	d
USART_CR3_NACK	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5269;"	d
USART_CR3_ONEBIT	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5276;"	d
USART_CR3_OVRDIS	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5277;"	d
USART_CR3_RTSE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5273;"	d
USART_CR3_SCARCNT	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5281;"	d
USART_CR3_SCARCNT_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5282;"	d
USART_CR3_SCARCNT_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5283;"	d
USART_CR3_SCARCNT_2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5284;"	d
USART_CR3_SCEN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5270;"	d
USART_CR3_WUFIE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5288;"	d
USART_CR3_WUS	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5285;"	d
USART_CR3_WUS_0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5286;"	d
USART_CR3_WUS_1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5287;"	d
USART_ClearFlag	../inc/stm32f37x_usart.h	/^void USART_ClearFlag(USART_TypeDef* USARTx, uint32_t USART_FLAG);$/;"	p	signature:(USART_TypeDef* USARTx, uint32_t USART_FLAG)
USART_ClearFlag	../src/stm32f37x_usart.c	/^void USART_ClearFlag(USART_TypeDef* USARTx, uint32_t USART_FLAG)$/;"	f	signature:(USART_TypeDef* USARTx, uint32_t USART_FLAG)
USART_ClearITPendingBit	../inc/stm32f37x_usart.h	/^void USART_ClearITPendingBit(USART_TypeDef* USARTx, uint32_t USART_IT);$/;"	p	signature:(USART_TypeDef* USARTx, uint32_t USART_IT)
USART_ClearITPendingBit	../src/stm32f37x_usart.c	/^void USART_ClearITPendingBit(USART_TypeDef* USARTx, uint32_t USART_IT)$/;"	f	signature:(USART_TypeDef* USARTx, uint32_t USART_IT)
USART_Clock	../inc/stm32f37x_usart.h	/^  uint32_t USART_Clock;             \/*!< Specifies whether the USART clock is enabled or disabled.$/;"	m	struct:__anon178	access:public
USART_ClockInit	../inc/stm32f37x_usart.h	/^void USART_ClockInit(USART_TypeDef* USARTx, USART_ClockInitTypeDef* USART_ClockInitStruct);$/;"	p	signature:(USART_TypeDef* USARTx, USART_ClockInitTypeDef* USART_ClockInitStruct)
USART_ClockInit	../src/stm32f37x_usart.c	/^void USART_ClockInit(USART_TypeDef* USARTx, USART_ClockInitTypeDef* USART_ClockInitStruct)$/;"	f	signature:(USART_TypeDef* USARTx, USART_ClockInitTypeDef* USART_ClockInitStruct)
USART_ClockInitTypeDef	../inc/stm32f37x_usart.h	/^} USART_ClockInitTypeDef;$/;"	t	typeref:struct:__anon178
USART_ClockStructInit	../inc/stm32f37x_usart.h	/^void USART_ClockStructInit(USART_ClockInitTypeDef* USART_ClockInitStruct);$/;"	p	signature:(USART_ClockInitTypeDef* USART_ClockInitStruct)
USART_ClockStructInit	../src/stm32f37x_usart.c	/^void USART_ClockStructInit(USART_ClockInitTypeDef* USART_ClockInitStruct)$/;"	f	signature:(USART_ClockInitTypeDef* USART_ClockInitStruct)
USART_Clock_Disable	../inc/stm32f37x_usart.h	188;"	d
USART_Clock_Enable	../inc/stm32f37x_usart.h	189;"	d
USART_Cmd	../inc/stm32f37x_usart.h	/^void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState);$/;"	p	signature:(USART_TypeDef* USARTx, FunctionalState NewState)
USART_Cmd	../src/stm32f37x_usart.c	/^void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)$/;"	f	signature:(USART_TypeDef* USARTx, FunctionalState NewState)
USART_DECmd	../inc/stm32f37x_usart.h	/^void USART_DECmd(USART_TypeDef* USARTx, FunctionalState NewState);$/;"	p	signature:(USART_TypeDef* USARTx, FunctionalState NewState)
USART_DECmd	../src/stm32f37x_usart.c	/^void USART_DECmd(USART_TypeDef* USARTx, FunctionalState NewState)$/;"	f	signature:(USART_TypeDef* USARTx, FunctionalState NewState)
USART_DEPolarityConfig	../inc/stm32f37x_usart.h	/^void USART_DEPolarityConfig(USART_TypeDef* USARTx, uint32_t USART_DEPolarity);$/;"	p	signature:(USART_TypeDef* USARTx, uint32_t USART_DEPolarity)
USART_DEPolarityConfig	../src/stm32f37x_usart.c	/^void USART_DEPolarityConfig(USART_TypeDef* USARTx, uint32_t USART_DEPolarity)$/;"	f	signature:(USART_TypeDef* USARTx, uint32_t USART_DEPolarity)
USART_DEPolarity_High	../inc/stm32f37x_usart.h	324;"	d
USART_DEPolarity_Low	../inc/stm32f37x_usart.h	325;"	d
USART_DMACmd	../inc/stm32f37x_usart.h	/^void USART_DMACmd(USART_TypeDef* USARTx, uint32_t USART_DMAReq, FunctionalState NewState);$/;"	p	signature:(USART_TypeDef* USARTx, uint32_t USART_DMAReq, FunctionalState NewState)
USART_DMACmd	../src/stm32f37x_usart.c	/^void USART_DMACmd(USART_TypeDef* USARTx, uint32_t USART_DMAReq, FunctionalState NewState)$/;"	f	signature:(USART_TypeDef* USARTx, uint32_t USART_DMAReq, FunctionalState NewState)
USART_DMAOnError_Disable	../inc/stm32f37x_usart.h	250;"	d
USART_DMAOnError_Enable	../inc/stm32f37x_usart.h	249;"	d
USART_DMAReceptionErrorConfig	../inc/stm32f37x_usart.h	/^void USART_DMAReceptionErrorConfig(USART_TypeDef* USARTx, uint32_t USART_DMAOnError);$/;"	p	signature:(USART_TypeDef* USARTx, uint32_t USART_DMAOnError)
USART_DMAReceptionErrorConfig	../src/stm32f37x_usart.c	/^void USART_DMAReceptionErrorConfig(USART_TypeDef* USARTx, uint32_t USART_DMAOnError)$/;"	f	signature:(USART_TypeDef* USARTx, uint32_t USART_DMAOnError)
USART_DMAReq_Rx	../inc/stm32f37x_usart.h	237;"	d
USART_DMAReq_Tx	../inc/stm32f37x_usart.h	236;"	d
USART_DataInvCmd	../inc/stm32f37x_usart.h	/^void USART_DataInvCmd(USART_TypeDef* USARTx, FunctionalState NewState);$/;"	p	signature:(USART_TypeDef* USARTx, FunctionalState NewState)
USART_DataInvCmd	../src/stm32f37x_usart.c	/^void USART_DataInvCmd(USART_TypeDef* USARTx, FunctionalState NewState)$/;"	f	signature:(USART_TypeDef* USARTx, FunctionalState NewState)
USART_DeInit	../inc/stm32f37x_usart.h	/^void USART_DeInit(USART_TypeDef* USARTx);$/;"	p	signature:(USART_TypeDef* USARTx)
USART_DeInit	../src/stm32f37x_usart.c	/^void USART_DeInit(USART_TypeDef* USARTx)$/;"	f	signature:(USART_TypeDef* USARTx)
USART_DirectionModeCmd	../inc/stm32f37x_usart.h	/^void USART_DirectionModeCmd(USART_TypeDef* USARTx, uint32_t USART_DirectionMode, FunctionalState NewState);$/;"	p	signature:(USART_TypeDef* USARTx, uint32_t USART_DirectionMode, FunctionalState NewState)
USART_DirectionModeCmd	../src/stm32f37x_usart.c	/^void USART_DirectionModeCmd(USART_TypeDef* USARTx, uint32_t USART_DirectionMode, FunctionalState NewState)$/;"	f	signature:(USART_TypeDef* USARTx, uint32_t USART_DirectionMode, FunctionalState NewState)
USART_FLAG_ABRE	../inc/stm32f37x_usart.h	398;"	d
USART_FLAG_ABRF	../inc/stm32f37x_usart.h	397;"	d
USART_FLAG_BUSY	../inc/stm32f37x_usart.h	396;"	d
USART_FLAG_CM	../inc/stm32f37x_usart.h	395;"	d
USART_FLAG_CTS	../inc/stm32f37x_usart.h	402;"	d
USART_FLAG_EOB	../inc/stm32f37x_usart.h	399;"	d
USART_FLAG_FE	../inc/stm32f37x_usart.h	410;"	d
USART_FLAG_IDLE	../inc/stm32f37x_usart.h	407;"	d
USART_FLAG_LBD	../inc/stm32f37x_usart.h	403;"	d
USART_FLAG_NE	../inc/stm32f37x_usart.h	409;"	d
USART_FLAG_ORE	../inc/stm32f37x_usart.h	408;"	d
USART_FLAG_PE	../inc/stm32f37x_usart.h	411;"	d
USART_FLAG_REACK	../inc/stm32f37x_usart.h	390;"	d
USART_FLAG_RTO	../inc/stm32f37x_usart.h	400;"	d
USART_FLAG_RWU	../inc/stm32f37x_usart.h	393;"	d
USART_FLAG_RXNE	../inc/stm32f37x_usart.h	406;"	d
USART_FLAG_SBK	../inc/stm32f37x_usart.h	394;"	d
USART_FLAG_TC	../inc/stm32f37x_usart.h	405;"	d
USART_FLAG_TEACK	../inc/stm32f37x_usart.h	391;"	d
USART_FLAG_TXE	../inc/stm32f37x_usart.h	404;"	d
USART_FLAG_WU	../inc/stm32f37x_usart.h	392;"	d
USART_FLAG_nCTSS	../inc/stm32f37x_usart.h	401;"	d
USART_GTPR_GT	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5296;"	d
USART_GTPR_PSC	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5295;"	d
USART_GetFlagStatus	../inc/stm32f37x_usart.h	/^FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint32_t USART_FLAG);$/;"	p	signature:(USART_TypeDef* USARTx, uint32_t USART_FLAG)
USART_GetFlagStatus	../src/stm32f37x_usart.c	/^FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint32_t USART_FLAG)$/;"	f	signature:(USART_TypeDef* USARTx, uint32_t USART_FLAG)
USART_GetITStatus	../inc/stm32f37x_usart.h	/^ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint32_t USART_IT);$/;"	p	signature:(USART_TypeDef* USARTx, uint32_t USART_IT)
USART_GetITStatus	../src/stm32f37x_usart.c	/^ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint32_t USART_IT)$/;"	f	signature:(USART_TypeDef* USARTx, uint32_t USART_IT)
USART_HalfDuplexCmd	../inc/stm32f37x_usart.h	/^void USART_HalfDuplexCmd(USART_TypeDef* USARTx, FunctionalState NewState);$/;"	p	signature:(USART_TypeDef* USARTx, FunctionalState NewState)
USART_HalfDuplexCmd	../src/stm32f37x_usart.c	/^void USART_HalfDuplexCmd(USART_TypeDef* USARTx, FunctionalState NewState)$/;"	f	signature:(USART_TypeDef* USARTx, FunctionalState NewState)
USART_HardwareFlowControl	../inc/stm32f37x_usart.h	/^  uint32_t USART_HardwareFlowControl; \/*!< Specifies wether the hardware flow control mode is enabled$/;"	m	struct:__anon177	access:public
USART_HardwareFlowControl_CTS	../inc/stm32f37x_usart.h	173;"	d
USART_HardwareFlowControl_None	../inc/stm32f37x_usart.h	171;"	d
USART_HardwareFlowControl_RTS	../inc/stm32f37x_usart.h	172;"	d
USART_HardwareFlowControl_RTS_CTS	../inc/stm32f37x_usart.h	174;"	d
USART_ICR_CMCF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5345;"	d
USART_ICR_CTSCF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5342;"	d
USART_ICR_EOBCF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5344;"	d
USART_ICR_FECF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5336;"	d
USART_ICR_IDLECF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5339;"	d
USART_ICR_LBDCF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5341;"	d
USART_ICR_NCF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5337;"	d
USART_ICR_ORECF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5338;"	d
USART_ICR_PECF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5335;"	d
USART_ICR_RTOCF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5343;"	d
USART_ICR_TCCF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5340;"	d
USART_ICR_WUCF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5346;"	d
USART_ISR_ABRE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5324;"	d
USART_ISR_ABRF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5325;"	d
USART_ISR_BUSY	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5326;"	d
USART_ISR_CMF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5327;"	d
USART_ISR_CTS	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5321;"	d
USART_ISR_CTSIF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5320;"	d
USART_ISR_EOBF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5323;"	d
USART_ISR_FE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5312;"	d
USART_ISR_IDLE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5315;"	d
USART_ISR_LBD	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5319;"	d
USART_ISR_NE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5313;"	d
USART_ISR_ORE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5314;"	d
USART_ISR_PE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5311;"	d
USART_ISR_REACK	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5332;"	d
USART_ISR_RTOF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5322;"	d
USART_ISR_RWU	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5329;"	d
USART_ISR_RXNE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5316;"	d
USART_ISR_SBKF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5328;"	d
USART_ISR_TC	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5317;"	d
USART_ISR_TEACK	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5331;"	d
USART_ISR_TXE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5318;"	d
USART_ISR_WUF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5330;"	d
USART_ITConfig	../inc/stm32f37x_usart.h	/^void USART_ITConfig(USART_TypeDef* USARTx, uint32_t USART_IT, FunctionalState NewState);$/;"	p	signature:(USART_TypeDef* USARTx, uint32_t USART_IT, FunctionalState NewState)
USART_ITConfig	../src/stm32f37x_usart.c	/^void USART_ITConfig(USART_TypeDef* USARTx, uint32_t USART_IT, FunctionalState NewState)$/;"	f	signature:(USART_TypeDef* USARTx, uint32_t USART_IT, FunctionalState NewState)
USART_IT_CM	../inc/stm32f37x_usart.h	445;"	d
USART_IT_CTS	../inc/stm32f37x_usart.h	454;"	d
USART_IT_EOB	../inc/stm32f37x_usart.h	446;"	d
USART_IT_ERR	../inc/stm32f37x_usart.h	455;"	d
USART_IT_FE	../inc/stm32f37x_usart.h	458;"	d
USART_IT_IDLE	../inc/stm32f37x_usart.h	452;"	d
USART_IT_LBD	../inc/stm32f37x_usart.h	453;"	d
USART_IT_NE	../inc/stm32f37x_usart.h	457;"	d
USART_IT_ORE	../inc/stm32f37x_usart.h	456;"	d
USART_IT_PE	../inc/stm32f37x_usart.h	448;"	d
USART_IT_RTO	../inc/stm32f37x_usart.h	447;"	d
USART_IT_RXNE	../inc/stm32f37x_usart.h	451;"	d
USART_IT_TC	../inc/stm32f37x_usart.h	450;"	d
USART_IT_TXE	../inc/stm32f37x_usart.h	449;"	d
USART_IT_WU	../inc/stm32f37x_usart.h	444;"	d
USART_Init	../inc/stm32f37x_usart.h	/^void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct);$/;"	p	signature:(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
USART_Init	../src/stm32f37x_usart.c	/^void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)$/;"	f	signature:(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
USART_InitTypeDef	../inc/stm32f37x_usart.h	/^} USART_InitTypeDef;$/;"	t	typeref:struct:__anon177
USART_InvPinCmd	../inc/stm32f37x_usart.h	/^void USART_InvPinCmd(USART_TypeDef* USARTx, uint32_t USART_InvPin, FunctionalState NewState);$/;"	p	signature:(USART_TypeDef* USARTx, uint32_t USART_InvPin, FunctionalState NewState)
USART_InvPinCmd	../src/stm32f37x_usart.c	/^void USART_InvPinCmd(USART_TypeDef* USARTx, uint32_t USART_InvPin, FunctionalState NewState)$/;"	f	signature:(USART_TypeDef* USARTx, uint32_t USART_InvPin, FunctionalState NewState)
USART_InvPin_Rx	../inc/stm32f37x_usart.h	337;"	d
USART_InvPin_Tx	../inc/stm32f37x_usart.h	336;"	d
USART_IrDACmd	../inc/stm32f37x_usart.h	/^void USART_IrDACmd(USART_TypeDef* USARTx, FunctionalState NewState);$/;"	p	signature:(USART_TypeDef* USARTx, FunctionalState NewState)
USART_IrDACmd	../src/stm32f37x_usart.c	/^void USART_IrDACmd(USART_TypeDef* USARTx, FunctionalState NewState)$/;"	f	signature:(USART_TypeDef* USARTx, FunctionalState NewState)
USART_IrDAConfig	../inc/stm32f37x_usart.h	/^void USART_IrDAConfig(USART_TypeDef* USARTx, uint32_t USART_IrDAMode);$/;"	p	signature:(USART_TypeDef* USARTx, uint32_t USART_IrDAMode)
USART_IrDAConfig	../src/stm32f37x_usart.c	/^void USART_IrDAConfig(USART_TypeDef* USARTx, uint32_t USART_IrDAMode)$/;"	f	signature:(USART_TypeDef* USARTx, uint32_t USART_IrDAMode)
USART_IrDAMode_LowPower	../inc/stm32f37x_usart.h	312;"	d
USART_IrDAMode_Normal	../inc/stm32f37x_usart.h	313;"	d
USART_LINBreakDetectLengthConfig	../inc/stm32f37x_usart.h	/^void USART_LINBreakDetectLengthConfig(USART_TypeDef* USARTx, uint32_t USART_LINBreakDetectLength);$/;"	p	signature:(USART_TypeDef* USARTx, uint32_t USART_LINBreakDetectLength)
USART_LINBreakDetectLengthConfig	../src/stm32f37x_usart.c	/^void USART_LINBreakDetectLengthConfig(USART_TypeDef* USARTx, uint32_t USART_LINBreakDetectLength)$/;"	f	signature:(USART_TypeDef* USARTx, uint32_t USART_LINBreakDetectLength)
USART_LINBreakDetectLength_10b	../inc/stm32f37x_usart.h	299;"	d
USART_LINBreakDetectLength_11b	../inc/stm32f37x_usart.h	300;"	d
USART_LINCmd	../inc/stm32f37x_usart.h	/^void USART_LINCmd(USART_TypeDef* USARTx, FunctionalState NewState);$/;"	p	signature:(USART_TypeDef* USARTx, FunctionalState NewState)
USART_LINCmd	../src/stm32f37x_usart.c	/^void USART_LINCmd(USART_TypeDef* USARTx, FunctionalState NewState)$/;"	f	signature:(USART_TypeDef* USARTx, FunctionalState NewState)
USART_LastBit	../inc/stm32f37x_usart.h	/^  uint32_t USART_LastBit;           \/*!< Specifies whether the clock pulse corresponding to the last transmitted$/;"	m	struct:__anon178	access:public
USART_LastBit_Disable	../inc/stm32f37x_usart.h	224;"	d
USART_LastBit_Enable	../inc/stm32f37x_usart.h	225;"	d
USART_MSBFirstCmd	../inc/stm32f37x_usart.h	/^void USART_MSBFirstCmd(USART_TypeDef* USARTx, FunctionalState NewState);$/;"	p	signature:(USART_TypeDef* USARTx, FunctionalState NewState)
USART_MSBFirstCmd	../src/stm32f37x_usart.c	/^void USART_MSBFirstCmd(USART_TypeDef* USARTx, FunctionalState NewState)$/;"	f	signature:(USART_TypeDef* USARTx, FunctionalState NewState)
USART_Mode	../inc/stm32f37x_usart.h	/^  uint32_t USART_Mode;                \/*!< Specifies wether the Receive or Transmit mode is enabled or disabled.$/;"	m	struct:__anon177	access:public
USART_Mode_Rx	../inc/stm32f37x_usart.h	159;"	d
USART_Mode_Tx	../inc/stm32f37x_usart.h	160;"	d
USART_MuteModeCmd	../inc/stm32f37x_usart.h	/^void USART_MuteModeCmd(USART_TypeDef* USARTx, FunctionalState NewState);$/;"	p	signature:(USART_TypeDef* USARTx, FunctionalState NewState)
USART_MuteModeCmd	../src/stm32f37x_usart.c	/^void USART_MuteModeCmd(USART_TypeDef* USARTx, FunctionalState NewState)$/;"	f	signature:(USART_TypeDef* USARTx, FunctionalState NewState)
USART_MuteModeWakeUpConfig	../inc/stm32f37x_usart.h	/^void USART_MuteModeWakeUpConfig(USART_TypeDef* USARTx, uint32_t USART_WakeUp);$/;"	p	signature:(USART_TypeDef* USARTx, uint32_t USART_WakeUp)
USART_MuteModeWakeUpConfig	../src/stm32f37x_usart.c	/^void USART_MuteModeWakeUpConfig(USART_TypeDef* USARTx, uint32_t USART_WakeUp)$/;"	f	signature:(USART_TypeDef* USARTx, uint32_t USART_WakeUp)
USART_OVRDetection_Disable	../inc/stm32f37x_usart.h	362;"	d
USART_OVRDetection_Enable	../inc/stm32f37x_usart.h	361;"	d
USART_OneBitMethodCmd	../inc/stm32f37x_usart.h	/^void USART_OneBitMethodCmd(USART_TypeDef* USARTx, FunctionalState NewState);$/;"	p	signature:(USART_TypeDef* USARTx, FunctionalState NewState)
USART_OneBitMethodCmd	../src/stm32f37x_usart.c	/^void USART_OneBitMethodCmd(USART_TypeDef* USARTx, FunctionalState NewState)$/;"	f	signature:(USART_TypeDef* USARTx, FunctionalState NewState)
USART_OverSampling8Cmd	../inc/stm32f37x_usart.h	/^void USART_OverSampling8Cmd(USART_TypeDef* USARTx, FunctionalState NewState);$/;"	p	signature:(USART_TypeDef* USARTx, FunctionalState NewState)
USART_OverSampling8Cmd	../src/stm32f37x_usart.c	/^void USART_OverSampling8Cmd(USART_TypeDef* USARTx, FunctionalState NewState)$/;"	f	signature:(USART_TypeDef* USARTx, FunctionalState NewState)
USART_OverrunDetectionConfig	../inc/stm32f37x_usart.h	/^void USART_OverrunDetectionConfig(USART_TypeDef* USARTx, uint32_t USART_OVRDetection);$/;"	p	signature:(USART_TypeDef* USARTx, uint32_t USART_OVRDetection)
USART_OverrunDetectionConfig	../src/stm32f37x_usart.c	/^void USART_OverrunDetectionConfig(USART_TypeDef* USARTx, uint32_t USART_OVRDetection)$/;"	f	signature:(USART_TypeDef* USARTx, uint32_t USART_OVRDetection)
USART_Parity	../inc/stm32f37x_usart.h	/^  uint32_t USART_Parity;              \/*!< Specifies the parity mode.$/;"	m	struct:__anon177	access:public
USART_Parity_Even	../inc/stm32f37x_usart.h	146;"	d
USART_Parity_No	../inc/stm32f37x_usart.h	145;"	d
USART_Parity_Odd	../inc/stm32f37x_usart.h	147;"	d
USART_RDR_RDR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5349;"	d
USART_RQR_ABRRQ	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5304;"	d
USART_RQR_MMRQ	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5306;"	d
USART_RQR_RXFRQ	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5307;"	d
USART_RQR_SBKRQ	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5305;"	d
USART_RQR_TXFRQ	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5308;"	d
USART_RTOR_BLEN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5301;"	d
USART_RTOR_RTO	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5300;"	d
USART_ReceiveData	../inc/stm32f37x_usart.h	/^uint16_t USART_ReceiveData(USART_TypeDef* USARTx);$/;"	p	signature:(USART_TypeDef* USARTx)
USART_ReceiveData	../src/stm32f37x_usart.c	/^uint16_t USART_ReceiveData(USART_TypeDef* USARTx)$/;"	f	signature:(USART_TypeDef* USARTx)
USART_ReceiverTimeOutCmd	../inc/stm32f37x_usart.h	/^void USART_ReceiverTimeOutCmd(USART_TypeDef* USARTx, FunctionalState NewState);$/;"	p	signature:(USART_TypeDef* USARTx, FunctionalState NewState)
USART_ReceiverTimeOutCmd	../src/stm32f37x_usart.c	/^void USART_ReceiverTimeOutCmd(USART_TypeDef* USARTx, FunctionalState NewState)$/;"	f	signature:(USART_TypeDef* USARTx, FunctionalState NewState)
USART_RequestCmd	../inc/stm32f37x_usart.h	/^void USART_RequestCmd(USART_TypeDef* USARTx, uint32_t USART_Request, FunctionalState NewState);$/;"	p	signature:(USART_TypeDef* USARTx, uint32_t USART_Request, FunctionalState NewState)
USART_RequestCmd	../src/stm32f37x_usart.c	/^void USART_RequestCmd(USART_TypeDef* USARTx, uint32_t USART_Request, FunctionalState NewState)$/;"	f	signature:(USART_TypeDef* USARTx, uint32_t USART_Request, FunctionalState NewState)
USART_Request_ABRRQ	../inc/stm32f37x_usart.h	372;"	d
USART_Request_MMRQ	../inc/stm32f37x_usart.h	374;"	d
USART_Request_RXFRQ	../inc/stm32f37x_usart.h	375;"	d
USART_Request_SBKRQ	../inc/stm32f37x_usart.h	373;"	d
USART_Request_TXFRQ	../inc/stm32f37x_usart.h	376;"	d
USART_STOPModeCmd	../inc/stm32f37x_usart.h	/^void USART_STOPModeCmd(USART_TypeDef* USARTx, FunctionalState NewState);$/;"	p	signature:(USART_TypeDef* USARTx, FunctionalState NewState)
USART_STOPModeCmd	../src/stm32f37x_usart.c	/^void USART_STOPModeCmd(USART_TypeDef* USARTx, FunctionalState NewState)$/;"	f	signature:(USART_TypeDef* USARTx, FunctionalState NewState)
USART_SWAPPinCmd	../inc/stm32f37x_usart.h	/^void USART_SWAPPinCmd(USART_TypeDef* USARTx, FunctionalState NewState);$/;"	p	signature:(USART_TypeDef* USARTx, FunctionalState NewState)
USART_SWAPPinCmd	../src/stm32f37x_usart.c	/^void USART_SWAPPinCmd(USART_TypeDef* USARTx, FunctionalState NewState)$/;"	f	signature:(USART_TypeDef* USARTx, FunctionalState NewState)
USART_SendData	../inc/stm32f37x_usart.h	/^void USART_SendData(USART_TypeDef* USARTx, uint16_t Data);$/;"	p	signature:(USART_TypeDef* USARTx, uint16_t Data)
USART_SendData	../src/stm32f37x_usart.c	/^void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)$/;"	f	signature:(USART_TypeDef* USARTx, uint16_t Data)
USART_SetAddress	../inc/stm32f37x_usart.h	/^void USART_SetAddress(USART_TypeDef* USARTx, uint8_t USART_Address);$/;"	p	signature:(USART_TypeDef* USARTx, uint8_t USART_Address)
USART_SetAddress	../src/stm32f37x_usart.c	/^void USART_SetAddress(USART_TypeDef* USARTx, uint8_t USART_Address)$/;"	f	signature:(USART_TypeDef* USARTx, uint8_t USART_Address)
USART_SetAutoRetryCount	../inc/stm32f37x_usart.h	/^void USART_SetAutoRetryCount(USART_TypeDef* USARTx, uint8_t USART_AutoCount);$/;"	p	signature:(USART_TypeDef* USARTx, uint8_t USART_AutoCount)
USART_SetAutoRetryCount	../src/stm32f37x_usart.c	/^void USART_SetAutoRetryCount(USART_TypeDef* USARTx, uint8_t USART_AutoCount)$/;"	f	signature:(USART_TypeDef* USARTx, uint8_t USART_AutoCount)
USART_SetBlockLength	../inc/stm32f37x_usart.h	/^void USART_SetBlockLength(USART_TypeDef* USARTx, uint8_t USART_BlockLength);$/;"	p	signature:(USART_TypeDef* USARTx, uint8_t USART_BlockLength)
USART_SetBlockLength	../src/stm32f37x_usart.c	/^void USART_SetBlockLength(USART_TypeDef* USARTx, uint8_t USART_BlockLength)$/;"	f	signature:(USART_TypeDef* USARTx, uint8_t USART_BlockLength)
USART_SetDEAssertionTime	../inc/stm32f37x_usart.h	/^void USART_SetDEAssertionTime(USART_TypeDef* USARTx, uint32_t USART_DEAssertionTime);$/;"	p	signature:(USART_TypeDef* USARTx, uint32_t USART_DEAssertionTime)
USART_SetDEAssertionTime	../src/stm32f37x_usart.c	/^void USART_SetDEAssertionTime(USART_TypeDef* USARTx, uint32_t USART_DEAssertionTime)$/;"	f	signature:(USART_TypeDef* USARTx, uint32_t USART_DEAssertionTime)
USART_SetDEDeassertionTime	../inc/stm32f37x_usart.h	/^void USART_SetDEDeassertionTime(USART_TypeDef* USARTx, uint32_t USART_DEDeassertionTime);$/;"	p	signature:(USART_TypeDef* USARTx, uint32_t USART_DEDeassertionTime)
USART_SetDEDeassertionTime	../src/stm32f37x_usart.c	/^void USART_SetDEDeassertionTime(USART_TypeDef* USARTx, uint32_t USART_DEDeassertionTime)$/;"	f	signature:(USART_TypeDef* USARTx, uint32_t USART_DEDeassertionTime)
USART_SetGuardTime	../inc/stm32f37x_usart.h	/^void USART_SetGuardTime(USART_TypeDef* USARTx, uint8_t USART_GuardTime);$/;"	p	signature:(USART_TypeDef* USARTx, uint8_t USART_GuardTime)
USART_SetGuardTime	../src/stm32f37x_usart.c	/^void USART_SetGuardTime(USART_TypeDef* USARTx, uint8_t USART_GuardTime)$/;"	f	signature:(USART_TypeDef* USARTx, uint8_t USART_GuardTime)
USART_SetPrescaler	../inc/stm32f37x_usart.h	/^void USART_SetPrescaler(USART_TypeDef* USARTx, uint8_t USART_Prescaler);$/;"	p	signature:(USART_TypeDef* USARTx, uint8_t USART_Prescaler)
USART_SetPrescaler	../src/stm32f37x_usart.c	/^void USART_SetPrescaler(USART_TypeDef* USARTx, uint8_t USART_Prescaler)$/;"	f	signature:(USART_TypeDef* USARTx, uint8_t USART_Prescaler)
USART_SetReceiverTimeOut	../inc/stm32f37x_usart.h	/^void USART_SetReceiverTimeOut(USART_TypeDef* USARTx, uint32_t USART_ReceiverTimeOut);$/;"	p	signature:(USART_TypeDef* USARTx, uint32_t USART_ReceiverTimeOut)
USART_SetReceiverTimeOut	../src/stm32f37x_usart.c	/^void USART_SetReceiverTimeOut(USART_TypeDef* USARTx, uint32_t USART_ReceiverTimeOut)$/;"	f	signature:(USART_TypeDef* USARTx, uint32_t USART_ReceiverTimeOut)
USART_SmartCardCmd	../inc/stm32f37x_usart.h	/^void USART_SmartCardCmd(USART_TypeDef* USARTx, FunctionalState NewState);$/;"	p	signature:(USART_TypeDef* USARTx, FunctionalState NewState)
USART_SmartCardCmd	../src/stm32f37x_usart.c	/^void USART_SmartCardCmd(USART_TypeDef* USARTx, FunctionalState NewState)$/;"	f	signature:(USART_TypeDef* USARTx, FunctionalState NewState)
USART_SmartCardNACKCmd	../inc/stm32f37x_usart.h	/^void USART_SmartCardNACKCmd(USART_TypeDef* USARTx, FunctionalState NewState);$/;"	p	signature:(USART_TypeDef* USARTx, FunctionalState NewState)
USART_SmartCardNACKCmd	../src/stm32f37x_usart.c	/^void USART_SmartCardNACKCmd(USART_TypeDef* USARTx, FunctionalState NewState)$/;"	f	signature:(USART_TypeDef* USARTx, FunctionalState NewState)
USART_StopBits	../inc/stm32f37x_usart.h	/^  uint32_t USART_StopBits;            \/*!< Specifies the number of stop bits transmitted.$/;"	m	struct:__anon177	access:public
USART_StopBits_1	../inc/stm32f37x_usart.h	131;"	d
USART_StopBits_1_5	../inc/stm32f37x_usart.h	133;"	d
USART_StopBits_2	../inc/stm32f37x_usart.h	132;"	d
USART_StopModeWakeUpSourceConfig	../inc/stm32f37x_usart.h	/^void USART_StopModeWakeUpSourceConfig(USART_TypeDef* USARTx, uint32_t USART_WakeUpSource);$/;"	p	signature:(USART_TypeDef* USARTx, uint32_t USART_WakeUpSource)
USART_StopModeWakeUpSourceConfig	../src/stm32f37x_usart.c	/^void USART_StopModeWakeUpSourceConfig(USART_TypeDef* USARTx, uint32_t USART_WakeUpSource)$/;"	f	signature:(USART_TypeDef* USARTx, uint32_t USART_WakeUpSource)
USART_StructInit	../inc/stm32f37x_usart.h	/^void USART_StructInit(USART_InitTypeDef* USART_InitStruct);$/;"	p	signature:(USART_InitTypeDef* USART_InitStruct)
USART_StructInit	../src/stm32f37x_usart.c	/^void USART_StructInit(USART_InitTypeDef* USART_InitStruct)$/;"	f	signature:(USART_InitTypeDef* USART_InitStruct)
USART_TDR_TDR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5352;"	d
USART_TypeDef	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^} USART_TypeDef; $/;"	t	typeref:struct:__anon167
USART_WakeUpSource_AddressMatch	../inc/stm32f37x_usart.h	285;"	d
USART_WakeUpSource_RXNE	../inc/stm32f37x_usart.h	287;"	d
USART_WakeUpSource_StartBit	../inc/stm32f37x_usart.h	286;"	d
USART_WakeUp_AddressMark	../inc/stm32f37x_usart.h	262;"	d
USART_WakeUp_IdleLine	../inc/stm32f37x_usart.h	261;"	d
USART_WordLength	../inc/stm32f37x_usart.h	/^  uint32_t USART_WordLength;          \/*!< Specifies the number of data bits transmitted or received in a frame.$/;"	m	struct:__anon177	access:public
USART_WordLength_8b	../inc/stm32f37x_usart.h	119;"	d
USART_WordLength_9b	../inc/stm32f37x_usart.h	120;"	d
USART_ctor	../QP_TEST/main.c	/^static void USART_ctor(void) {$/;"	f	file:	signature:(void)
USART_initial	../QP_TEST/main.c	/^static QState USART_initial(USART * const me, QEvt const * const e) {$/;"	f	file:	signature:(USART * const me, QEvt const * const e)
USART_initial	../QP_TEST/main.c	/^static QState USART_initial(USART * const me, QEvt const * const e);$/;"	p	file:	signature:(USART * const me, QEvt const * const e)
USART_off	../QP_TEST/main.c	/^static QState USART_off(USART * const me, QEvt const * const e) {$/;"	f	file:	signature:(USART * const me, QEvt const * const e)
USART_off	../QP_TEST/main.c	/^static QState USART_off(USART * const me, QEvt const * const e);$/;"	p	file:	signature:(USART * const me, QEvt const * const e)
USART_on	../QP_TEST/main.c	/^static QState USART_on(USART * const me, QEvt const * const e) {$/;"	f	file:	signature:(USART * const me, QEvt const * const e)
USART_on	../QP_TEST/main.c	/^static QState USART_on(USART * const me, QEvt const * const e);$/;"	p	file:	signature:(USART * const me, QEvt const * const e)
USART_printf	../QP_BOOM/bsp.c	/^USART_printf(USART_TypeDef* USARTx, uint8_t *Data, ...)$/;"	f	signature:(USART_TypeDef* USARTx, uint8_t *Data, ...)
USART_printf	../QP_TEST/bsp.c	/^USART_printf(USART_TypeDef* USARTx, uint8_t *Data, ...)$/;"	f	signature:(USART_TypeDef* USARTx, uint8_t *Data, ...)
USART_printf	../i2s/usart.c	/^USART_printf(USART_TypeDef* USARTx, uint8_t *Data, ...)$/;"	f	signature:(USART_TypeDef* USARTx, uint8_t *Data, ...)
USART_printf	../i2s/usart.h	/^int USART_printf(USART_TypeDef* USARTx, uint8_t *Data, ...);$/;"	p	signature:(USART_TypeDef* USARTx, uint8_t *Data, ...)
USART_printf	../i2s_master/usart.c	/^USART_printf(USART_TypeDef* USARTx, uint8_t *Data, ...)$/;"	f	signature:(USART_TypeDef* USARTx, uint8_t *Data, ...)
USART_printf	../i2s_master/usart.h	/^int USART_printf(USART_TypeDef* USARTx, uint8_t *Data, ...);$/;"	p	signature:(USART_TypeDef* USARTx, uint8_t *Data, ...)
USART_printf	../tim_adc/usart.c	/^USART_printf(USART_TypeDef* USARTx, uint8_t *Data, ...)$/;"	f	signature:(USART_TypeDef* USARTx, uint8_t *Data, ...)
USART_printf	../tim_adc/usart.h	/^int USART_printf(USART_TypeDef* USARTx, uint8_t *Data, ...);$/;"	p	signature:(USART_TypeDef* USARTx, uint8_t *Data, ...)
USBDC_IRQHandler	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM0.s	/^USBDC_IRQHandler$/;"	l
USBDC_IRQHandler	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM3.s	/^USBDC_IRQHandler$/;"	l
USBDC_IRQHandler	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM4.s	/^USBDC_IRQHandler$/;"	l
USBHC_IRQHandler	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM0.s	/^USBHC_IRQHandler$/;"	l
USBHC_IRQHandler	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM3.s	/^USBHC_IRQHandler$/;"	l
USBHC_IRQHandler	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM4.s	/^USBHC_IRQHandler$/;"	l
USBPRE_BitNumber	../src/stm32f37x_rcc.c	92;"	d	file:
USBWakeUp_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/arm/startup_stm32f37x.s	/^USBWakeUp_IRQHandler                                $/;"	l
USBWakeUp_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/iar/startup_stm32f37x.s	/^USBWakeUp_IRQHandler  $/;"	l
USBWakeUp_IRQn	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  USBWakeUp_IRQn              = 76,     \/*!< USB Wakeup Interrupt                                              *\/$/;"	e	enum:IRQn
USB_HP_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/arm/startup_stm32f37x.s	/^USB_HP_IRQHandler                           $/;"	l
USB_HP_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/iar/startup_stm32f37x.s	/^USB_HP_IRQHandler  $/;"	l
USB_HP_IRQn	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  USB_HP_IRQn                 = 74,     \/*!< USB High Priority global Interrupt                                *\/$/;"	e	enum:IRQn
USB_LP_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/arm/startup_stm32f37x.s	/^USB_LP_IRQHandler                            $/;"	l
USB_LP_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/iar/startup_stm32f37x.s	/^USB_LP_IRQHandler  $/;"	l
USB_LP_IRQn	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  USB_LP_IRQn                 = 75,     \/*!< USB Low Priority global Interrupt                                 *\/$/;"	e	enum:IRQn
USER	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint16_t USER;         \/*!<FLASH option byte user options,                Address offset: 0x02 *\/$/;"	m	struct:__anon155	access:public
USE_STATIC_INIT	../CMSIS/DSP_Lib/Examples/arm_class_marks_example/arm_class_marks_example_f32.c	69;"	d	file:
UsageFault_Handler	../CMSIS/DSP_Lib/Examples/Common/G++/startup_ARMCM3.s	/^UsageFault_Handler:$/;"	l
UsageFault_Handler	../CMSIS/DSP_Lib/Examples/Common/G++/startup_ARMCM4.s	/^UsageFault_Handler:$/;"	l
UsageFault_Handler	../CMSIS/Device/ST/STM32F37x/Source/Templates/iar/startup_stm32f37x.s	/^UsageFault_Handler$/;"	l
UsageFault_Handler	../QP_BOOM/stm32f37x_it.c	/^void UsageFault_Handler(void)$/;"	f	signature:(void)
UsageFault_Handler	../QP_TEST/stm32f37x_it.c	/^void UsageFault_Handler(void)$/;"	f	signature:(void)
UsageFault_Handler	../i2s/stm32f37x_it.c	/^void UsageFault_Handler(void)$/;"	f	signature:(void)
UsageFault_Handler	../i2s/stm32f37x_it.h	/^void UsageFault_Handler(void);$/;"	p	signature:(void)
UsageFault_Handler	../i2s_master/stm32f37x_it.c	/^void UsageFault_Handler(void)$/;"	f	signature:(void)
UsageFault_Handler	../i2s_master/stm32f37x_it.h	/^void UsageFault_Handler(void);$/;"	p	signature:(void)
UsageFault_Handler	../inc/stm32f37x_it.h	/^void UsageFault_Handler(void);$/;"	p	signature:(void)
UsageFault_Handler	../tim_adc/stm32f37x_it.c	/^void UsageFault_Handler(void)$/;"	f	signature:(void)
UsageFault_Handler	../tim_adc/stm32f37x_it.h	/^void UsageFault_Handler(void);$/;"	p	signature:(void)
UsageFault_IRQn	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  UsageFault_IRQn             = -10,    \/*!< 6 Cortex-M4 Usage Fault Interrupt                                 *\/$/;"	e	enum:IRQn
Usart2_Config	../i2s/usart.c	/^Usart2_Config(void)$/;"	f	signature:(void)
Usart2_Config	../i2s/usart.h	/^int Usart2_Config(void);$/;"	p	signature:(void)
Usart2_Config	../i2s_master/usart.c	/^Usart2_Config(void)$/;"	f	signature:(void)
Usart2_Config	../i2s_master/usart.h	/^int Usart2_Config(void);$/;"	p	signature:(void)
Usart2_Config	../tim_adc/usart.c	/^Usart2_Config(void)$/;"	f	signature:(void)
Usart2_Config	../tim_adc/usart.h	/^int Usart2_Config(void);$/;"	p	signature:(void)
V	../CMSIS/Include/core_cm0.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon127::__anon128	access:public
V	../CMSIS/Include/core_cm0.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon131::__anon132	access:public
V	../CMSIS/Include/core_cm3.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon11::__anon12	access:public
V	../CMSIS/Include/core_cm3.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon7::__anon8	access:public
V	../CMSIS/Include/core_cm4.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon77::__anon78	access:public
V	../CMSIS/Include/core_cm4.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon81::__anon82	access:public
V	../CMSIS/Include/core_sc000.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon100::__anon101	access:public
V	../CMSIS/Include/core_sc000.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon96::__anon97	access:public
V	../CMSIS/Include/core_sc300.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon109::__anon110	access:public
V	../CMSIS/Include/core_sc300.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon113::__anon114	access:public
VAL	../CMSIS/Include/core_cm0.h	/^  __IO uint32_t VAL;                     \/*!< Offset: 0x008 (R\/W)  SysTick Current Value Register      *\/$/;"	m	struct:__anon137	access:public
VAL	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t VAL;                     \/*!< Offset: 0x008 (R\/W)  SysTick Current Value Register      *\/$/;"	m	struct:__anon18	access:public
VAL	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t VAL;                     \/*!< Offset: 0x008 (R\/W)  SysTick Current Value Register      *\/$/;"	m	struct:__anon88	access:public
VAL	../CMSIS/Include/core_sc000.h	/^  __IO uint32_t VAL;                     \/*!< Offset: 0x008 (R\/W)  SysTick Current Value Register      *\/$/;"	m	struct:__anon107	access:public
VAL	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t VAL;                     \/*!< Offset: 0x008 (R\/W)  SysTick Current Value Register      *\/$/;"	m	struct:__anon120	access:public
VECT_TAB_OFFSET	../CMSIS/Device/ST/STM32F37x/Source/Templates/system_stm32f37x.c	124;"	d	file:
VECT_TAB_OFFSET	../i2s/system_stm32f37x.c	104;"	d	file:
VECT_TAB_OFFSET	../i2s_master/system_stm32f37x.c	104;"	d	file:
VECT_TAB_OFFSET	../src/system_stm32f37x.c	104;"	d	file:
VECT_TAB_OFFSET	../tim_adc/system_stm32f37x.c	104;"	d	file:
VTOR	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t VTOR;                    \/*!< Offset: 0x008 (R\/W)  Vector Table Offset Register                          *\/$/;"	m	struct:__anon16	access:public
VTOR	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t VTOR;                    \/*!< Offset: 0x008 (R\/W)  Vector Table Offset Register                          *\/$/;"	m	struct:__anon86	access:public
VTOR	../CMSIS/Include/core_sc000.h	/^  __IO uint32_t VTOR;                    \/*!< Offset: 0x008 (R\/W)  Vector Table Offset Register                          *\/$/;"	m	struct:__anon105	access:public
VTOR	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t VTOR;                    \/*!< Offset: 0x008 (R\/W)  Vector Table Offset Register                          *\/$/;"	m	struct:__anon118	access:public
WDT_IRQHandler	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM0.s	/^WDT_IRQHandler$/;"	l
WDT_IRQHandler	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM3.s	/^WDT_IRQHandler$/;"	l
WDT_IRQHandler	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM4.s	/^WDT_IRQHandler$/;"	l
WINR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t WINR; \/*!< IWDG Window register,    Address offset: 0x10 *\/ $/;"	m	struct:__anon159	access:public
WPR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t WPR;        \/*!< RTC write protection register,                            Address offset: 0x24 *\/$/;"	m	struct:__anon162	access:public
WRITE_REG	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5414;"	d
WRP0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint16_t WRP0;         \/*!<FLASH option byte write protection 0,          Address offset: 0x08 *\/$/;"	m	struct:__anon155	access:public
WRP1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint16_t WRP1;         \/*!<FLASH option byte write protection 1,          Address offset: 0x0C *\/$/;"	m	struct:__anon155	access:public
WRP2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint16_t WRP2;         \/*!<FLASH option byte write protection 2,          Address offset: 0x10 *\/$/;"	m	struct:__anon155	access:public
WRP3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint16_t WRP3;         \/*!<FLASH option byte write protection 3,          Address offset: 0x12 *\/$/;"	m	struct:__anon155	access:public
WRPR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t WRPR;         \/*!< FLASH Write register,                       Address offset: 0x20 *\/$/;"	m	struct:__anon154	access:public
WUTR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t WUTR;       \/*!< RTC wakeup timer register,                                Address offset: 0x14 *\/$/;"	m	struct:__anon162	access:public
WWDG	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	939;"	d
WWDG_BASE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	862;"	d
WWDG_CFR_EWI	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5385;"	d
WWDG_CFR_W	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5372;"	d
WWDG_CFR_W0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5373;"	d
WWDG_CFR_W1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5374;"	d
WWDG_CFR_W2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5375;"	d
WWDG_CFR_W3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5376;"	d
WWDG_CFR_W4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5377;"	d
WWDG_CFR_W5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5378;"	d
WWDG_CFR_W6	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5379;"	d
WWDG_CFR_WDGTB	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5381;"	d
WWDG_CFR_WDGTB0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5382;"	d
WWDG_CFR_WDGTB1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5383;"	d
WWDG_CR_T	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5360;"	d
WWDG_CR_T0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5361;"	d
WWDG_CR_T1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5362;"	d
WWDG_CR_T2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5363;"	d
WWDG_CR_T3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5364;"	d
WWDG_CR_T4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5365;"	d
WWDG_CR_T5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5366;"	d
WWDG_CR_T6	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5367;"	d
WWDG_CR_WDGA	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5369;"	d
WWDG_ClearFlag	../inc/stm32f37x_wwdg.h	/^void WWDG_ClearFlag(void);$/;"	p	signature:(void)
WWDG_ClearFlag	../src/stm32f37x_wwdg.c	/^void WWDG_ClearFlag(void)$/;"	f	signature:(void)
WWDG_DeInit	../inc/stm32f37x_wwdg.h	/^void WWDG_DeInit(void);$/;"	p	signature:(void)
WWDG_DeInit	../src/stm32f37x_wwdg.c	/^void WWDG_DeInit(void)$/;"	f	signature:(void)
WWDG_Enable	../inc/stm32f37x_wwdg.h	/^void WWDG_Enable(uint8_t Counter);$/;"	p	signature:(uint8_t Counter)
WWDG_Enable	../src/stm32f37x_wwdg.c	/^void WWDG_Enable(uint8_t Counter)$/;"	f	signature:(uint8_t Counter)
WWDG_EnableIT	../inc/stm32f37x_wwdg.h	/^void WWDG_EnableIT(void);$/;"	p	signature:(void)
WWDG_EnableIT	../src/stm32f37x_wwdg.c	/^void WWDG_EnableIT(void)$/;"	f	signature:(void)
WWDG_GetFlagStatus	../inc/stm32f37x_wwdg.h	/^FlagStatus WWDG_GetFlagStatus(void);$/;"	p	signature:(void)
WWDG_GetFlagStatus	../src/stm32f37x_wwdg.c	/^FlagStatus WWDG_GetFlagStatus(void)$/;"	f	signature:(void)
WWDG_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/arm/startup_stm32f37x.s	/^WWDG_IRQHandler                                                       $/;"	l
WWDG_IRQHandler	../CMSIS/Device/ST/STM32F37x/Source/Templates/iar/startup_stm32f37x.s	/^WWDG_IRQHandler  $/;"	l
WWDG_IRQn	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  WWDG_IRQn                   = 0,      \/*!< Window WatchDog Interrupt                                         *\/$/;"	e	enum:IRQn
WWDG_OFFSET	../src/stm32f37x_wwdg.c	102;"	d	file:
WWDG_Prescaler_1	../inc/stm32f37x_wwdg.h	59;"	d
WWDG_Prescaler_2	../inc/stm32f37x_wwdg.h	60;"	d
WWDG_Prescaler_4	../inc/stm32f37x_wwdg.h	61;"	d
WWDG_Prescaler_8	../inc/stm32f37x_wwdg.h	62;"	d
WWDG_SR_EWIF	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	5388;"	d
WWDG_SetCounter	../inc/stm32f37x_wwdg.h	/^void WWDG_SetCounter(uint8_t Counter);$/;"	p	signature:(uint8_t Counter)
WWDG_SetCounter	../src/stm32f37x_wwdg.c	/^void WWDG_SetCounter(uint8_t Counter)$/;"	f	signature:(uint8_t Counter)
WWDG_SetPrescaler	../inc/stm32f37x_wwdg.h	/^void WWDG_SetPrescaler(uint32_t WWDG_Prescaler);$/;"	p	signature:(uint32_t WWDG_Prescaler)
WWDG_SetPrescaler	../src/stm32f37x_wwdg.c	/^void WWDG_SetPrescaler(uint32_t WWDG_Prescaler)$/;"	f	signature:(uint32_t WWDG_Prescaler)
WWDG_SetWindowValue	../inc/stm32f37x_wwdg.h	/^void WWDG_SetWindowValue(uint8_t WindowValue);$/;"	p	signature:(uint8_t WindowValue)
WWDG_SetWindowValue	../src/stm32f37x_wwdg.c	/^void WWDG_SetWindowValue(uint8_t WindowValue)$/;"	f	signature:(uint8_t WindowValue)
WWDG_TypeDef	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^} WWDG_TypeDef;$/;"	t	typeref:struct:__anon168
WeightsQ15_128	../CMSIS/DSP_Lib/Source/TransformFunctions/arm_dct4_init_q15.c	/^static const q15_t WeightsQ15_128[256] = {$/;"	v	file:
WeightsQ15_2048	../CMSIS/DSP_Lib/Source/TransformFunctions/arm_dct4_init_q15.c	/^static const q15_t WeightsQ15_2048[4096] = {$/;"	v	file:
WeightsQ15_512	../CMSIS/DSP_Lib/Source/TransformFunctions/arm_dct4_init_q15.c	/^static const q15_t WeightsQ15_512[1024] = {$/;"	v	file:
WeightsQ31_128	../CMSIS/DSP_Lib/Source/TransformFunctions/arm_dct4_init_q31.c	/^static const q31_t WeightsQ31_128[256] = {$/;"	v	file:
WeightsQ31_2048	../CMSIS/DSP_Lib/Source/TransformFunctions/arm_dct4_init_q31.c	/^static const q31_t WeightsQ31_2048[4096] = {$/;"	v	file:
WeightsQ31_512	../CMSIS/DSP_Lib/Source/TransformFunctions/arm_dct4_init_q31.c	/^static const q31_t WeightsQ31_512[1024] = {$/;"	v	file:
Weights_128	../CMSIS/DSP_Lib/Source/TransformFunctions/arm_dct4_init_f32.c	/^static const float32_t Weights_128[256] = {$/;"	v	file:
Weights_2048	../CMSIS/DSP_Lib/Source/TransformFunctions/arm_dct4_init_f32.c	/^static const float32_t Weights_2048[4096] = {$/;"	v	file:
Weights_512	../CMSIS/DSP_Lib/Source/TransformFunctions/arm_dct4_init_f32.c	/^static const float32_t Weights_512[1024] = {$/;"	v	file:
XSPACING	../CMSIS/DSP_Lib/Examples/arm_linear_interp_example/arm_linear_interp_example_f32.c	75;"	d	file:
X_f32	../CMSIS/DSP_Lib/Examples/arm_matrix_example/arm_matrix_example_f32.c	/^float32_t X_f32[4]; $/;"	v
Z	../CMSIS/Include/core_cm0.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon127::__anon128	access:public
Z	../CMSIS/Include/core_cm0.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon131::__anon132	access:public
Z	../CMSIS/Include/core_cm3.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon11::__anon12	access:public
Z	../CMSIS/Include/core_cm3.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon7::__anon8	access:public
Z	../CMSIS/Include/core_cm4.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon77::__anon78	access:public
Z	../CMSIS/Include/core_cm4.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon81::__anon82	access:public
Z	../CMSIS/Include/core_sc000.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon100::__anon101	access:public
Z	../CMSIS/Include/core_sc000.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon96::__anon97	access:public
Z	../CMSIS/Include/core_sc300.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon109::__anon110	access:public
Z	../CMSIS/Include/core_sc300.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon113::__anon114	access:public
_ARM_COMMON_TABLES_H	../CMSIS/Include/arm_common_tables.h	25;"	d
_ARM_MATH_H	../CMSIS/Include/arm_math.h	252;"	d
_BIT_SHIFT	../CMSIS/Include/core_cm0.h	487;"	d
_BIT_SHIFT	../CMSIS/Include/core_sc000.h	600;"	d
_CMSIS_OS_H	../CMSIS/RTOS/cmsis_os.h	97;"	d
_IP_IDX	../CMSIS/Include/core_cm0.h	489;"	d
_IP_IDX	../CMSIS/Include/core_sc000.h	602;"	d
_SHP_IDX	../CMSIS/Include/core_cm0.h	488;"	d
_SHP_IDX	../CMSIS/Include/core_sc000.h	601;"	d
__ASM	../CMSIS/Include/core_cm0.h	65;"	d
__ASM	../CMSIS/Include/core_cm0.h	70;"	d
__ASM	../CMSIS/Include/core_cm0.h	75;"	d
__ASM	../CMSIS/Include/core_cm0.h	80;"	d
__ASM	../CMSIS/Include/core_cm3.h	65;"	d
__ASM	../CMSIS/Include/core_cm3.h	70;"	d
__ASM	../CMSIS/Include/core_cm3.h	75;"	d
__ASM	../CMSIS/Include/core_cm3.h	79;"	d
__ASM	../CMSIS/Include/core_cm3.h	84;"	d
__ASM	../CMSIS/Include/core_cm4.h	65;"	d
__ASM	../CMSIS/Include/core_cm4.h	70;"	d
__ASM	../CMSIS/Include/core_cm4.h	75;"	d
__ASM	../CMSIS/Include/core_cm4.h	79;"	d
__ASM	../CMSIS/Include/core_cm4.h	84;"	d
__ASM	../CMSIS/Include/core_sc000.h	65;"	d
__ASM	../CMSIS/Include/core_sc000.h	70;"	d
__ASM	../CMSIS/Include/core_sc000.h	75;"	d
__ASM	../CMSIS/Include/core_sc000.h	80;"	d
__ASM	../CMSIS/Include/core_sc300.h	65;"	d
__ASM	../CMSIS/Include/core_sc300.h	70;"	d
__ASM	../CMSIS/Include/core_sc300.h	75;"	d
__ASM	../CMSIS/Include/core_sc300.h	80;"	d
__CLREX	../CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __CLREX(void)$/;"	f	signature:(void)
__CLREX	../CMSIS/Include/core_cmInstr.h	229;"	d
__CLZ	../CMSIS/Include/arm_math.h	/^  __STATIC_INLINE  uint32_t __CLZ(q31_t data);$/;"	p	signature:(q31_t data)
__CLZ	../CMSIS/Include/arm_math.h	/^  __STATIC_INLINE uint32_t __CLZ(q31_t data)$/;"	f	signature:(q31_t data)
__CLZ	../CMSIS/Include/arm_math.h	434;"	d
__CLZ	../CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)$/;"	f	signature:(uint32_t value)
__CLZ	../CMSIS/Include/core_cmInstr.h	261;"	d
__CM0_CMSIS_VERSION	../CMSIS/Include/core_cm0.h	58;"	d
__CM0_CMSIS_VERSION_MAIN	../CMSIS/Include/core_cm0.h	56;"	d
__CM0_CMSIS_VERSION_SUB	../CMSIS/Include/core_cm0.h	57;"	d
__CM0_REV	../CMSIS/Include/core_cm0.h	123;"	d
__CM3_CMSIS_VERSION	../CMSIS/Include/core_cm3.h	58;"	d
__CM3_CMSIS_VERSION_MAIN	../CMSIS/Include/core_cm3.h	56;"	d
__CM3_CMSIS_VERSION_SUB	../CMSIS/Include/core_cm3.h	57;"	d
__CM3_REV	../CMSIS/Include/core_cm3.h	132;"	d
__CM4_CMSIS_VERSION	../CMSIS/Include/core_cm4.h	58;"	d
__CM4_CMSIS_VERSION_MAIN	../CMSIS/Include/core_cm4.h	56;"	d
__CM4_CMSIS_VERSION_SUB	../CMSIS/Include/core_cm4.h	57;"	d
__CM4_REV	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	146;"	d
__CM4_REV	../CMSIS/Include/core_cm4.h	160;"	d
__CMSIS_GENERIC	../CMSIS/Include/arm_math.h	254;"	d
__CMSIS_GENERIC	../CMSIS/Include/arm_math.h	267;"	d
__CORE_CM0_H_DEPENDANT	../CMSIS/Include/core_cm0.h	118;"	d
__CORE_CM0_H_GENERIC	../CMSIS/Include/core_cm0.h	32;"	d
__CORE_CM3_H_DEPENDANT	../CMSIS/Include/core_cm3.h	127;"	d
__CORE_CM3_H_GENERIC	../CMSIS/Include/core_cm3.h	32;"	d
__CORE_CM4_H_DEPENDANT	../CMSIS/Include/core_cm4.h	155;"	d
__CORE_CM4_H_GENERIC	../CMSIS/Include/core_cm4.h	32;"	d
__CORE_CM4_SIMD_H	../CMSIS/Include/core_cm4_simd.h	29;"	d
__CORE_CMFUNC_H	../CMSIS/Include/core_cmFunc.h	25;"	d
__CORE_CMINSTR_H	../CMSIS/Include/core_cmInstr.h	25;"	d
__CORE_SC000_H_DEPENDANT	../CMSIS/Include/core_sc000.h	118;"	d
__CORE_SC000_H_GENERIC	../CMSIS/Include/core_sc000.h	32;"	d
__CORE_SC300_H_DEPENDANT	../CMSIS/Include/core_sc300.h	118;"	d
__CORE_SC300_H_GENERIC	../CMSIS/Include/core_sc300.h	32;"	d
__CORTEX_M	../CMSIS/Include/core_cm0.h	61;"	d
__CORTEX_M	../CMSIS/Include/core_cm3.h	61;"	d
__CORTEX_M	../CMSIS/Include/core_cm4.h	61;"	d
__CORTEX_SC	../CMSIS/Include/core_sc000.h	61;"	d
__CORTEX_SC	../CMSIS/Include/core_sc300.h	61;"	d
__DMB	../CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)$/;"	f	signature:(void)
__DMB	../CMSIS/Include/core_cmInstr.h	94;"	d
__DSB	../CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)$/;"	f	signature:(void)
__DSB	../CMSIS/Include/core_cmInstr.h	86;"	d
__FPU_PRESENT	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	150;"	d
__FPU_PRESENT	../CMSIS/Include/core_cm4.h	165;"	d
__FPU_USED	../CMSIS/Include/core_cm0.h	88;"	d
__FPU_USED	../CMSIS/Include/core_cm3.h	92;"	d
__FPU_USED	../CMSIS/Include/core_cm4.h	101;"	d
__FPU_USED	../CMSIS/Include/core_cm4.h	107;"	d
__FPU_USED	../CMSIS/Include/core_cm4.h	110;"	d
__FPU_USED	../CMSIS/Include/core_cm4.h	113;"	d
__FPU_USED	../CMSIS/Include/core_cm4.h	119;"	d
__FPU_USED	../CMSIS/Include/core_cm4.h	122;"	d
__FPU_USED	../CMSIS/Include/core_cm4.h	125;"	d
__FPU_USED	../CMSIS/Include/core_cm4.h	131;"	d
__FPU_USED	../CMSIS/Include/core_cm4.h	134;"	d
__FPU_USED	../CMSIS/Include/core_cm4.h	137;"	d
__FPU_USED	../CMSIS/Include/core_cm4.h	142;"	d
__FPU_USED	../CMSIS/Include/core_cm4.h	95;"	d
__FPU_USED	../CMSIS/Include/core_cm4.h	98;"	d
__FPU_USED	../CMSIS/Include/core_sc000.h	88;"	d
__FPU_USED	../CMSIS/Include/core_sc300.h	88;"	d
__HSI	../CMSIS/DSP_Lib/Examples/Common/system_ARMCM0.c	30;"	d	file:
__HSI	../CMSIS/DSP_Lib/Examples/Common/system_ARMCM3.c	30;"	d	file:
__HSI	../CMSIS/DSP_Lib/Examples/Common/system_ARMCM4.c	30;"	d	file:
__HeapBase	../CMSIS/DSP_Lib/Examples/Common/GCC/startup_ARMCM0.S	/^__HeapBase:$/;"	l
__HeapBase	../CMSIS/DSP_Lib/Examples/Common/GCC/startup_ARMCM3.S	/^__HeapBase:$/;"	l
__HeapBase	../CMSIS/DSP_Lib/Examples/Common/GCC/startup_ARMCM4.S	/^__HeapBase:$/;"	l
__HeapLimit	../CMSIS/DSP_Lib/Examples/Common/GCC/startup_ARMCM0.S	/^__HeapLimit:$/;"	l
__HeapLimit	../CMSIS/DSP_Lib/Examples/Common/GCC/startup_ARMCM3.S	/^__HeapLimit:$/;"	l
__HeapLimit	../CMSIS/DSP_Lib/Examples/Common/GCC/startup_ARMCM4.S	/^__HeapLimit:$/;"	l
__I	../CMSIS/Include/core_cm0.h	147;"	d
__I	../CMSIS/Include/core_cm0.h	149;"	d
__I	../CMSIS/Include/core_cm3.h	161;"	d
__I	../CMSIS/Include/core_cm3.h	163;"	d
__I	../CMSIS/Include/core_cm4.h	194;"	d
__I	../CMSIS/Include/core_cm4.h	196;"	d
__I	../CMSIS/Include/core_sc000.h	152;"	d
__I	../CMSIS/Include/core_sc000.h	154;"	d
__I	../CMSIS/Include/core_sc300.h	152;"	d
__I	../CMSIS/Include/core_sc300.h	154;"	d
__INLINE	../CMSIS/Include/core_cm0.h	66;"	d
__INLINE	../CMSIS/Include/core_cm0.h	71;"	d
__INLINE	../CMSIS/Include/core_cm0.h	76;"	d
__INLINE	../CMSIS/Include/core_cm0.h	81;"	d
__INLINE	../CMSIS/Include/core_cm3.h	66;"	d
__INLINE	../CMSIS/Include/core_cm3.h	71;"	d
__INLINE	../CMSIS/Include/core_cm3.h	80;"	d
__INLINE	../CMSIS/Include/core_cm3.h	85;"	d
__INLINE	../CMSIS/Include/core_cm4.h	66;"	d
__INLINE	../CMSIS/Include/core_cm4.h	71;"	d
__INLINE	../CMSIS/Include/core_cm4.h	80;"	d
__INLINE	../CMSIS/Include/core_cm4.h	85;"	d
__INLINE	../CMSIS/Include/core_sc000.h	66;"	d
__INLINE	../CMSIS/Include/core_sc000.h	71;"	d
__INLINE	../CMSIS/Include/core_sc000.h	76;"	d
__INLINE	../CMSIS/Include/core_sc000.h	81;"	d
__INLINE	../CMSIS/Include/core_sc300.h	66;"	d
__INLINE	../CMSIS/Include/core_sc300.h	71;"	d
__INLINE	../CMSIS/Include/core_sc300.h	76;"	d
__INLINE	../CMSIS/Include/core_sc300.h	81;"	d
__IO	../CMSIS/Include/core_cm0.h	152;"	d
__IO	../CMSIS/Include/core_cm3.h	166;"	d
__IO	../CMSIS/Include/core_cm4.h	199;"	d
__IO	../CMSIS/Include/core_sc000.h	157;"	d
__IO	../CMSIS/Include/core_sc300.h	157;"	d
__ISB	../CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __ISB(void)$/;"	f	signature:(void)
__ISB	../CMSIS/Include/core_cmInstr.h	78;"	d
__LDREXB	../CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __LDREXB(volatile uint8_t *addr)$/;"	f	signature:(volatile uint8_t *addr)
__LDREXB	../CMSIS/Include/core_cmInstr.h	165;"	d
__LDREXH	../CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint16_t __LDREXH(volatile uint16_t *addr)$/;"	f	signature:(volatile uint16_t *addr)
__LDREXH	../CMSIS/Include/core_cmInstr.h	175;"	d
__LDREXW	../CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __LDREXW(volatile uint32_t *addr)$/;"	f	signature:(volatile uint32_t *addr)
__LDREXW	../CMSIS/Include/core_cmInstr.h	185;"	d
__MAIN_H	../QP_BOOM/main.h	30;"	d
__MAIN_H	../QP_TEST/main.h	30;"	d
__MAIN_H	../i2s/main.h	30;"	d
__MAIN_H	../i2s_master/main.h	30;"	d
__MAIN_H	../tim_adc/main.h	30;"	d
__MPU_PRESENT	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	147;"	d
__MPU_PRESENT	../CMSIS/Include/core_cm3.h	137;"	d
__MPU_PRESENT	../CMSIS/Include/core_cm4.h	170;"	d
__MPU_PRESENT	../CMSIS/Include/core_sc000.h	128;"	d
__MPU_PRESENT	../CMSIS/Include/core_sc300.h	128;"	d
__NOP	../CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)$/;"	f	signature:(void)
__NOP	../CMSIS/Include/core_cmInstr.h	46;"	d
__NVIC_PRIO_BITS	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	148;"	d
__NVIC_PRIO_BITS	../CMSIS/Include/core_cm0.h	128;"	d
__NVIC_PRIO_BITS	../CMSIS/Include/core_cm3.h	142;"	d
__NVIC_PRIO_BITS	../CMSIS/Include/core_cm4.h	175;"	d
__NVIC_PRIO_BITS	../CMSIS/Include/core_sc000.h	133;"	d
__NVIC_PRIO_BITS	../CMSIS/Include/core_sc300.h	133;"	d
__O	../CMSIS/Include/core_cm0.h	151;"	d
__O	../CMSIS/Include/core_cm3.h	165;"	d
__O	../CMSIS/Include/core_cm4.h	198;"	d
__O	../CMSIS/Include/core_sc000.h	156;"	d
__O	../CMSIS/Include/core_sc300.h	156;"	d
__PACKq7	../CMSIS/Include/arm_math.h	366;"	d
__PACKq7	../CMSIS/Include/arm_math.h	372;"	d
__PKHBT	../CMSIS/Include/arm_math.h	355;"	d
__PKHBT	../CMSIS/Include/core_cm4_simd.h	107;"	d
__PKHBT	../CMSIS/Include/core_cm4_simd.h	610;"	d
__PKHTB	../CMSIS/Include/core_cm4_simd.h	110;"	d
__PKHTB	../CMSIS/Include/core_cm4_simd.h	617;"	d
__QADD	../CMSIS/Include/arm_math.h	/^  __STATIC_INLINE q31_t __QADD($/;"	f	signature:( q31_t x, q31_t y)
__QADD	../CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QADD(uint32_t op1, uint32_t op2)$/;"	f	signature:(uint32_t op1, uint32_t op2)
__QADD	../CMSIS/Include/core_cm4_simd.h	104;"	d
__QADD16	../CMSIS/Include/arm_math.h	/^  __STATIC_INLINE q31_t __QADD16($/;"	f	signature:( q31_t x, q31_t y)
__QADD16	../CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QADD16(uint32_t op1, uint32_t op2)$/;"	f	signature:(uint32_t op1, uint32_t op2)
__QADD16	../CMSIS/Include/core_cm4_simd.h	60;"	d
__QADD8	../CMSIS/Include/arm_math.h	/^  __STATIC_INLINE q31_t __QADD8($/;"	f	signature:( q31_t x, q31_t y)
__QADD8	../CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QADD8(uint32_t op1, uint32_t op2)$/;"	f	signature:(uint32_t op1, uint32_t op2)
__QADD8	../CMSIS/Include/core_cm4_simd.h	48;"	d
__QASX	../CMSIS/Include/arm_math.h	/^  __STATIC_INLINE q31_t __QASX($/;"	f	signature:( q31_t x, q31_t y)
__QASX	../CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QASX(uint32_t op1, uint32_t op2)$/;"	f	signature:(uint32_t op1, uint32_t op2)
__QASX	../CMSIS/Include/core_cm4_simd.h	72;"	d
__QSAX	../CMSIS/Include/arm_math.h	/^  __STATIC_INLINE q31_t __QSAX($/;"	f	signature:( q31_t x, q31_t y)
__QSAX	../CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSAX(uint32_t op1, uint32_t op2)$/;"	f	signature:(uint32_t op1, uint32_t op2)
__QSAX	../CMSIS/Include/core_cm4_simd.h	78;"	d
__QSUB	../CMSIS/Include/arm_math.h	/^  __STATIC_INLINE q31_t __QSUB($/;"	f	signature:( q31_t x, q31_t y)
__QSUB	../CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSUB(uint32_t op1, uint32_t op2)$/;"	f	signature:(uint32_t op1, uint32_t op2)
__QSUB	../CMSIS/Include/core_cm4_simd.h	105;"	d
__QSUB16	../CMSIS/Include/arm_math.h	/^  __STATIC_INLINE q31_t __QSUB16($/;"	f	signature:( q31_t x, q31_t y)
__QSUB16	../CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2)$/;"	f	signature:(uint32_t op1, uint32_t op2)
__QSUB16	../CMSIS/Include/core_cm4_simd.h	66;"	d
__QSUB8	../CMSIS/Include/arm_math.h	/^  __STATIC_INLINE q31_t __QSUB8($/;"	f	signature:( q31_t x, q31_t y)
__QSUB8	../CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSUB8(uint32_t op1, uint32_t op2)$/;"	f	signature:(uint32_t op1, uint32_t op2)
__QSUB8	../CMSIS/Include/core_cm4_simd.h	54;"	d
__RBIT	../CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)$/;"	f	signature:(uint32_t value)
__RBIT	../CMSIS/Include/core_cmInstr.h	155;"	d
__REV	../CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __REV(uint32_t value)$/;"	f	signature:(uint32_t value)
__REV	../CMSIS/Include/core_cmInstr.h	104;"	d
__REV16	../CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __REV16(uint32_t value)$/;"	f	signature:(uint32_t value)
__REV16	../CMSIS/Include/core_cmInstr.h	/^__attribute__((section(".rev16_text"))) __STATIC_INLINE __ASM uint32_t __REV16(uint32_t value)$/;"	f	signature:(uint32_t value)
__REVSH	../CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE int32_t __REVSH(int32_t value)$/;"	f	signature:(int32_t value)
__REVSH	../CMSIS/Include/core_cmInstr.h	/^__attribute__((section(".revsh_text"))) __STATIC_INLINE __ASM int32_t __REVSH(int32_t value)$/;"	f	signature:(int32_t value)
__ROR	../CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __ROR(uint32_t op1, uint32_t op2)$/;"	f	signature:(uint32_t op1, uint32_t op2)
__ROR	../CMSIS/Include/core_cmInstr.h	143;"	d
__SADD16	../CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SADD16(uint32_t op1, uint32_t op2)$/;"	f	signature:(uint32_t op1, uint32_t op2)
__SADD16	../CMSIS/Include/core_cm4_simd.h	59;"	d
__SADD8	../CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SADD8(uint32_t op1, uint32_t op2)$/;"	f	signature:(uint32_t op1, uint32_t op2)
__SADD8	../CMSIS/Include/core_cm4_simd.h	47;"	d
__SASX	../CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SASX(uint32_t op1, uint32_t op2)$/;"	f	signature:(uint32_t op1, uint32_t op2)
__SASX	../CMSIS/Include/core_cm4_simd.h	71;"	d
__SC000_CMSIS_VERSION	../CMSIS/Include/core_sc000.h	58;"	d
__SC000_CMSIS_VERSION_MAIN	../CMSIS/Include/core_sc000.h	56;"	d
__SC000_CMSIS_VERSION_SUB	../CMSIS/Include/core_sc000.h	57;"	d
__SC000_REV	../CMSIS/Include/core_sc000.h	123;"	d
__SC300_CMSIS_VERSION	../CMSIS/Include/core_sc300.h	58;"	d
__SC300_CMSIS_VERSION_MAIN	../CMSIS/Include/core_sc300.h	56;"	d
__SC300_CMSIS_VERSION_SUB	../CMSIS/Include/core_sc300.h	57;"	d
__SC300_REV	../CMSIS/Include/core_sc300.h	123;"	d
__SEL	../CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SEL  (uint32_t op1, uint32_t op2)$/;"	f	signature:(uint32_t op1, uint32_t op2)
__SEL	../CMSIS/Include/core_cm4_simd.h	103;"	d
__SEV	../CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __SEV(void)$/;"	f	signature:(void)
__SEV	../CMSIS/Include/core_cmInstr.h	69;"	d
__SHADD16	../CMSIS/Include/arm_math.h	/^  __STATIC_INLINE q31_t __SHADD16($/;"	f	signature:( q31_t x, q31_t y)
__SHADD16	../CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHADD16(uint32_t op1, uint32_t op2)$/;"	f	signature:(uint32_t op1, uint32_t op2)
__SHADD16	../CMSIS/Include/core_cm4_simd.h	61;"	d
__SHADD8	../CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHADD8(uint32_t op1, uint32_t op2)$/;"	f	signature:(uint32_t op1, uint32_t op2)
__SHADD8	../CMSIS/Include/core_cm4_simd.h	49;"	d
__SHASX	../CMSIS/Include/arm_math.h	/^  __STATIC_INLINE q31_t __SHASX($/;"	f	signature:( q31_t x, q31_t y)
__SHASX	../CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHASX(uint32_t op1, uint32_t op2)$/;"	f	signature:(uint32_t op1, uint32_t op2)
__SHASX	../CMSIS/Include/core_cm4_simd.h	73;"	d
__SHSAX	../CMSIS/Include/arm_math.h	/^  __STATIC_INLINE q31_t __SHSAX($/;"	f	signature:( q31_t x, q31_t y)
__SHSAX	../CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHSAX(uint32_t op1, uint32_t op2)$/;"	f	signature:(uint32_t op1, uint32_t op2)
__SHSAX	../CMSIS/Include/core_cm4_simd.h	79;"	d
__SHSUB16	../CMSIS/Include/arm_math.h	/^  __STATIC_INLINE q31_t __SHSUB16($/;"	f	signature:( q31_t x, q31_t y)
__SHSUB16	../CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHSUB16(uint32_t op1, uint32_t op2)$/;"	f	signature:(uint32_t op1, uint32_t op2)
__SHSUB16	../CMSIS/Include/core_cm4_simd.h	67;"	d
__SHSUB8	../CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHSUB8(uint32_t op1, uint32_t op2)$/;"	f	signature:(uint32_t op1, uint32_t op2)
__SHSUB8	../CMSIS/Include/core_cm4_simd.h	55;"	d
__SIMD32	../CMSIS/Include/arm_math.h	349;"	d
__SMLAD	../CMSIS/Include/arm_math.h	/^  __STATIC_INLINE q31_t __SMLAD($/;"	f	signature:( q31_t x, q31_t y, q31_t sum)
__SMLAD	../CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32_t op3)$/;"	f	signature:(uint32_t op1, uint32_t op2, uint32_t op3)
__SMLAD	../CMSIS/Include/core_cm4_simd.h	93;"	d
__SMLADX	../CMSIS/Include/arm_math.h	/^  __STATIC_INLINE q31_t __SMLADX($/;"	f	signature:( q31_t x, q31_t y, q31_t sum)
__SMLADX	../CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLADX (uint32_t op1, uint32_t op2, uint32_t op3)$/;"	f	signature:(uint32_t op1, uint32_t op2, uint32_t op3)
__SMLADX	../CMSIS/Include/core_cm4_simd.h	94;"	d
__SMLALD	../CMSIS/Include/arm_math.h	/^  __STATIC_INLINE q63_t __SMLALD($/;"	f	signature:( q31_t x, q31_t y, q63_t sum)
__SMLALD	../CMSIS/Include/core_cm4_simd.h	526;"	d
__SMLALD	../CMSIS/Include/core_cm4_simd.h	95;"	d
__SMLALDX	../CMSIS/Include/arm_math.h	/^  __STATIC_INLINE q63_t __SMLALDX($/;"	f	signature:( q31_t x, q31_t y, q63_t sum)
__SMLALDX	../CMSIS/Include/core_cm4_simd.h	533;"	d
__SMLALDX	../CMSIS/Include/core_cm4_simd.h	96;"	d
__SMLSD	../CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLSD (uint32_t op1, uint32_t op2, uint32_t op3)$/;"	f	signature:(uint32_t op1, uint32_t op2, uint32_t op3)
__SMLSD	../CMSIS/Include/core_cm4_simd.h	99;"	d
__SMLSDX	../CMSIS/Include/arm_math.h	/^  __STATIC_INLINE q31_t __SMLSDX($/;"	f	signature:( q31_t x, q31_t y, q31_t sum)
__SMLSDX	../CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLSDX (uint32_t op1, uint32_t op2, uint32_t op3)$/;"	f	signature:(uint32_t op1, uint32_t op2, uint32_t op3)
__SMLSDX	../CMSIS/Include/core_cm4_simd.h	100;"	d
__SMLSLD	../CMSIS/Include/core_cm4_simd.h	101;"	d
__SMLSLD	../CMSIS/Include/core_cm4_simd.h	572;"	d
__SMLSLDX	../CMSIS/Include/core_cm4_simd.h	102;"	d
__SMLSLDX	../CMSIS/Include/core_cm4_simd.h	579;"	d
__SMUAD	../CMSIS/Include/arm_math.h	/^  __STATIC_INLINE q31_t __SMUAD($/;"	f	signature:( q31_t x, q31_t y)
__SMUAD	../CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUAD  (uint32_t op1, uint32_t op2)$/;"	f	signature:(uint32_t op1, uint32_t op2)
__SMUAD	../CMSIS/Include/core_cm4_simd.h	91;"	d
__SMUADX	../CMSIS/Include/arm_math.h	/^  __STATIC_INLINE q31_t __SMUADX($/;"	f	signature:( q31_t x, q31_t y)
__SMUADX	../CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUADX (uint32_t op1, uint32_t op2)$/;"	f	signature:(uint32_t op1, uint32_t op2)
__SMUADX	../CMSIS/Include/core_cm4_simd.h	92;"	d
__SMUSD	../CMSIS/Include/arm_math.h	/^  __STATIC_INLINE q31_t __SMUSD($/;"	f	signature:( q31_t x, q31_t y)
__SMUSD	../CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUSD  (uint32_t op1, uint32_t op2)$/;"	f	signature:(uint32_t op1, uint32_t op2)
__SMUSD	../CMSIS/Include/core_cm4_simd.h	97;"	d
__SMUSDX	../CMSIS/Include/arm_math.h	/^  __STATIC_INLINE q31_t __SMUSDX($/;"	f	signature:( q31_t x, q31_t y)
__SMUSDX	../CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUSDX (uint32_t op1, uint32_t op2)$/;"	f	signature:(uint32_t op1, uint32_t op2)
__SMUSDX	../CMSIS/Include/core_cm4_simd.h	98;"	d
__SSAT	../CMSIS/Include/arm_math.h	/^  __STATIC_INLINE q31_t __SSAT($/;"	f	signature:( q31_t x, uint32_t y)
__SSAT	../CMSIS/Include/core_cmInstr.h	240;"	d
__SSAT	../CMSIS/Include/core_cmInstr.h	561;"	d
__SSAT16	../CMSIS/Include/core_cm4_simd.h	448;"	d
__SSAT16	../CMSIS/Include/core_cm4_simd.h	85;"	d
__SSAX	../CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SSAX(uint32_t op1, uint32_t op2)$/;"	f	signature:(uint32_t op1, uint32_t op2)
__SSAX	../CMSIS/Include/core_cm4_simd.h	77;"	d
__SSUB16	../CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SSUB16(uint32_t op1, uint32_t op2)$/;"	f	signature:(uint32_t op1, uint32_t op2)
__SSUB16	../CMSIS/Include/core_cm4_simd.h	65;"	d
__SSUB8	../CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SSUB8(uint32_t op1, uint32_t op2)$/;"	f	signature:(uint32_t op1, uint32_t op2)
__SSUB8	../CMSIS/Include/core_cm4_simd.h	53;"	d
__STATIC_INLINE	../CMSIS/Include/core_cm0.h	67;"	d
__STATIC_INLINE	../CMSIS/Include/core_cm0.h	72;"	d
__STATIC_INLINE	../CMSIS/Include/core_cm0.h	77;"	d
__STATIC_INLINE	../CMSIS/Include/core_cm0.h	82;"	d
__STATIC_INLINE	../CMSIS/Include/core_cm3.h	67;"	d
__STATIC_INLINE	../CMSIS/Include/core_cm3.h	72;"	d
__STATIC_INLINE	../CMSIS/Include/core_cm3.h	76;"	d
__STATIC_INLINE	../CMSIS/Include/core_cm3.h	81;"	d
__STATIC_INLINE	../CMSIS/Include/core_cm3.h	86;"	d
__STATIC_INLINE	../CMSIS/Include/core_cm4.h	67;"	d
__STATIC_INLINE	../CMSIS/Include/core_cm4.h	72;"	d
__STATIC_INLINE	../CMSIS/Include/core_cm4.h	76;"	d
__STATIC_INLINE	../CMSIS/Include/core_cm4.h	81;"	d
__STATIC_INLINE	../CMSIS/Include/core_cm4.h	86;"	d
__STATIC_INLINE	../CMSIS/Include/core_sc000.h	67;"	d
__STATIC_INLINE	../CMSIS/Include/core_sc000.h	72;"	d
__STATIC_INLINE	../CMSIS/Include/core_sc000.h	77;"	d
__STATIC_INLINE	../CMSIS/Include/core_sc000.h	82;"	d
__STATIC_INLINE	../CMSIS/Include/core_sc300.h	67;"	d
__STATIC_INLINE	../CMSIS/Include/core_sc300.h	72;"	d
__STATIC_INLINE	../CMSIS/Include/core_sc300.h	77;"	d
__STATIC_INLINE	../CMSIS/Include/core_sc300.h	82;"	d
__STM32F0XX_CEC_H	../inc/stm32f37x_cec.h	31;"	d
__STM32F37X_ADC_H	../inc/stm32f37x_adc.h	31;"	d
__STM32F37X_CAN_H	../inc/stm32f37x_can.h	31;"	d
__STM32F37X_COMP_H	../inc/stm32f37x_comp.h	31;"	d
__STM32F37X_CONF_H	../i2s/stm32f37x_conf.h	30;"	d
__STM32F37X_CONF_H	../i2s_master/stm32f37x_conf.h	30;"	d
__STM32F37X_CONF_H	../inc/stm32f37x_conf.h	30;"	d
__STM32F37X_CONF_H	../tim_adc/stm32f37x_conf.h	30;"	d
__STM32F37X_CRC_H	../inc/stm32f37x_crc.h	31;"	d
__STM32F37X_DAC_H	../inc/stm32f37x_dac.h	31;"	d
__STM32F37X_DBGMCU_H	../inc/stm32f37x_dbgmcu.h	30;"	d
__STM32F37X_DMA_H	../inc/stm32f37x_dma.h	31;"	d
__STM32F37X_EXTI_H	../inc/stm32f37x_exti.h	31;"	d
__STM32F37X_FLASH_H	../inc/stm32f37x_flash.h	31;"	d
__STM32F37X_GPIO_H	../inc/stm32f37x_gpio.h	31;"	d
__STM32F37X_I2C_H	../inc/stm32f37x_i2c.h	31;"	d
__STM32F37X_IT_H	../i2s/stm32f37x_it.h	30;"	d
__STM32F37X_IT_H	../i2s_master/stm32f37x_it.h	30;"	d
__STM32F37X_IT_H	../inc/stm32f37x_it.h	30;"	d
__STM32F37X_IT_H	../tim_adc/stm32f37x_it.h	30;"	d
__STM32F37X_IWDG_H	../inc/stm32f37x_iwdg.h	31;"	d
__STM32F37X_MISC_H	../inc/stm32f37x_misc.h	31;"	d
__STM32F37X_PWR_H	../inc/stm32f37x_pwr.h	31;"	d
__STM32F37X_RCC_H	../inc/stm32f37x_rcc.h	31;"	d
__STM32F37X_RTC_H	../inc/stm32f37x_rtc.h	31;"	d
__STM32F37X_SDADC_H	../inc/stm32f37x_sdadc.h	31;"	d
__STM32F37X_SPI_H	../inc/stm32f37x_spi.h	31;"	d
__STM32F37X_STDPERIPH_VERSION	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	130;"	d
__STM32F37X_STDPERIPH_VERSION_MAIN	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	126;"	d
__STM32F37X_STDPERIPH_VERSION_RC	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	129;"	d
__STM32F37X_STDPERIPH_VERSION_SUB1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	127;"	d
__STM32F37X_STDPERIPH_VERSION_SUB2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	128;"	d
__STM32F37X_SYSCFG_H	../inc/stm32f37x_syscfg.h	31;"	d
__STM32F37X_TIM_H	../inc/stm32f37x_tim.h	31;"	d
__STM32F37X_USART_H	../inc/stm32f37x_usart.h	31;"	d
__STM32F37X_WWDG_H	../inc/stm32f37x_wwdg.h	31;"	d
__STM32F37x_H	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	51;"	d
__STREXB	../CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)$/;"	f	signature:(uint8_t value, volatile uint8_t *addr)
__STREXB	../CMSIS/Include/core_cmInstr.h	197;"	d
__STREXH	../CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)$/;"	f	signature:(uint16_t value, volatile uint16_t *addr)
__STREXH	../CMSIS/Include/core_cmInstr.h	209;"	d
__STREXW	../CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)$/;"	f	signature:(uint32_t value, volatile uint32_t *addr)
__STREXW	../CMSIS/Include/core_cmInstr.h	221;"	d
__SXTAB16	../CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SXTAB16(uint32_t op1, uint32_t op2)$/;"	f	signature:(uint32_t op1, uint32_t op2)
__SXTAB16	../CMSIS/Include/core_cm4_simd.h	90;"	d
__SXTB16	../CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SXTB16(uint32_t op1)$/;"	f	signature:(uint32_t op1)
__SXTB16	../CMSIS/Include/core_cm4_simd.h	89;"	d
__SYSTEM_CLOCK	../CMSIS/DSP_Lib/Examples/Common/system_ARMCM0.c	33;"	d	file:
__SYSTEM_CLOCK	../CMSIS/DSP_Lib/Examples/Common/system_ARMCM3.c	33;"	d	file:
__SYSTEM_CLOCK	../CMSIS/DSP_Lib/Examples/Common/system_ARMCM4.c	33;"	d	file:
__SYSTEM_STM32F37X_H	../CMSIS/Device/ST/STM32F37x/Include/system_stm32f37x.h	40;"	d
__StackLimit	../CMSIS/DSP_Lib/Examples/Common/GCC/startup_ARMCM0.S	/^__StackLimit:$/;"	l
__StackLimit	../CMSIS/DSP_Lib/Examples/Common/GCC/startup_ARMCM3.S	/^__StackLimit:$/;"	l
__StackLimit	../CMSIS/DSP_Lib/Examples/Common/GCC/startup_ARMCM4.S	/^__StackLimit:$/;"	l
__StackTop	../CMSIS/DSP_Lib/Examples/Common/GCC/startup_ARMCM0.S	/^__StackTop:$/;"	l
__StackTop	../CMSIS/DSP_Lib/Examples/Common/GCC/startup_ARMCM3.S	/^__StackTop:$/;"	l
__StackTop	../CMSIS/DSP_Lib/Examples/Common/GCC/startup_ARMCM4.S	/^__StackTop:$/;"	l
__UADD16	../CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UADD16(uint32_t op1, uint32_t op2)$/;"	f	signature:(uint32_t op1, uint32_t op2)
__UADD16	../CMSIS/Include/core_cm4_simd.h	62;"	d
__UADD8	../CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UADD8(uint32_t op1, uint32_t op2)$/;"	f	signature:(uint32_t op1, uint32_t op2)
__UADD8	../CMSIS/Include/core_cm4_simd.h	50;"	d
__UASX	../CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UASX(uint32_t op1, uint32_t op2)$/;"	f	signature:(uint32_t op1, uint32_t op2)
__UASX	../CMSIS/Include/core_cm4_simd.h	74;"	d
__UHADD16	../CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHADD16(uint32_t op1, uint32_t op2)$/;"	f	signature:(uint32_t op1, uint32_t op2)
__UHADD16	../CMSIS/Include/core_cm4_simd.h	64;"	d
__UHADD8	../CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHADD8(uint32_t op1, uint32_t op2)$/;"	f	signature:(uint32_t op1, uint32_t op2)
__UHADD8	../CMSIS/Include/core_cm4_simd.h	52;"	d
__UHASX	../CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHASX(uint32_t op1, uint32_t op2)$/;"	f	signature:(uint32_t op1, uint32_t op2)
__UHASX	../CMSIS/Include/core_cm4_simd.h	76;"	d
__UHSAX	../CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHSAX(uint32_t op1, uint32_t op2)$/;"	f	signature:(uint32_t op1, uint32_t op2)
__UHSAX	../CMSIS/Include/core_cm4_simd.h	82;"	d
__UHSUB16	../CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHSUB16(uint32_t op1, uint32_t op2)$/;"	f	signature:(uint32_t op1, uint32_t op2)
__UHSUB16	../CMSIS/Include/core_cm4_simd.h	70;"	d
__UHSUB8	../CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHSUB8(uint32_t op1, uint32_t op2)$/;"	f	signature:(uint32_t op1, uint32_t op2)
__UHSUB8	../CMSIS/Include/core_cm4_simd.h	58;"	d
__UQADD16	../CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQADD16(uint32_t op1, uint32_t op2)$/;"	f	signature:(uint32_t op1, uint32_t op2)
__UQADD16	../CMSIS/Include/core_cm4_simd.h	63;"	d
__UQADD8	../CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQADD8(uint32_t op1, uint32_t op2)$/;"	f	signature:(uint32_t op1, uint32_t op2)
__UQADD8	../CMSIS/Include/core_cm4_simd.h	51;"	d
__UQASX	../CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQASX(uint32_t op1, uint32_t op2)$/;"	f	signature:(uint32_t op1, uint32_t op2)
__UQASX	../CMSIS/Include/core_cm4_simd.h	75;"	d
__UQSAX	../CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQSAX(uint32_t op1, uint32_t op2)$/;"	f	signature:(uint32_t op1, uint32_t op2)
__UQSAX	../CMSIS/Include/core_cm4_simd.h	81;"	d
__UQSUB16	../CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQSUB16(uint32_t op1, uint32_t op2)$/;"	f	signature:(uint32_t op1, uint32_t op2)
__UQSUB16	../CMSIS/Include/core_cm4_simd.h	69;"	d
__UQSUB8	../CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQSUB8(uint32_t op1, uint32_t op2)$/;"	f	signature:(uint32_t op1, uint32_t op2)
__UQSUB8	../CMSIS/Include/core_cm4_simd.h	57;"	d
__USAD8	../CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USAD8(uint32_t op1, uint32_t op2)$/;"	f	signature:(uint32_t op1, uint32_t op2)
__USAD8	../CMSIS/Include/core_cm4_simd.h	83;"	d
__USADA8	../CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32_t op3)$/;"	f	signature:(uint32_t op1, uint32_t op2, uint32_t op3)
__USADA8	../CMSIS/Include/core_cm4_simd.h	84;"	d
__USAT	../CMSIS/Include/core_cmInstr.h	251;"	d
__USAT	../CMSIS/Include/core_cmInstr.h	577;"	d
__USAT16	../CMSIS/Include/core_cm4_simd.h	455;"	d
__USAT16	../CMSIS/Include/core_cm4_simd.h	86;"	d
__USAX	../CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USAX(uint32_t op1, uint32_t op2)$/;"	f	signature:(uint32_t op1, uint32_t op2)
__USAX	../CMSIS/Include/core_cm4_simd.h	80;"	d
__USUB16	../CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USUB16(uint32_t op1, uint32_t op2)$/;"	f	signature:(uint32_t op1, uint32_t op2)
__USUB16	../CMSIS/Include/core_cm4_simd.h	68;"	d
__USUB8	../CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USUB8(uint32_t op1, uint32_t op2)$/;"	f	signature:(uint32_t op1, uint32_t op2)
__USUB8	../CMSIS/Include/core_cm4_simd.h	56;"	d
__UXTAB16	../CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UXTAB16(uint32_t op1, uint32_t op2)$/;"	f	signature:(uint32_t op1, uint32_t op2)
__UXTAB16	../CMSIS/Include/core_cm4_simd.h	88;"	d
__UXTB16	../CMSIS/Include/core_cm4_simd.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UXTB16(uint32_t op1)$/;"	f	signature:(uint32_t op1)
__UXTB16	../CMSIS/Include/core_cm4_simd.h	87;"	d
__Vectors	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM0.s	/^__Vectors       DCD     __initial_sp              ; Top of Stack$/;"	l
__Vectors	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM3.s	/^__Vectors       DCD     __initial_sp              ; Top of Stack$/;"	l
__Vectors	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM4.s	/^__Vectors       DCD     __initial_sp              ; Top of Stack$/;"	l
__Vectors	../CMSIS/Device/ST/STM32F37x/Source/Templates/arm/startup_stm32f37x.s	/^__Vectors       DCD     __initial_sp               ; Top of Stack$/;"	l
__Vectors_End	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM0.s	/^__Vectors_End$/;"	l
__Vectors_End	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM3.s	/^__Vectors_End$/;"	l
__Vectors_End	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM4.s	/^__Vectors_End$/;"	l
__Vectors_End	../CMSIS/Device/ST/STM32F37x/Source/Templates/arm/startup_stm32f37x.s	/^__Vectors_End$/;"	l
__Vectors_Size	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM0.s	/^__Vectors_Size  EQU     __Vectors_End - __Vectors$/;"	d
__Vectors_Size	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM3.s	/^__Vectors_Size  EQU     __Vectors_End - __Vectors$/;"	d
__Vectors_Size	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM4.s	/^__Vectors_Size  EQU     __Vectors_End - __Vectors$/;"	d
__Vectors_Size	../CMSIS/Device/ST/STM32F37x/Source/Templates/arm/startup_stm32f37x.s	/^__Vectors_Size  EQU  __Vectors_End - __Vectors$/;"	d
__Vendor_SysTickConfig	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	149;"	d
__Vendor_SysTickConfig	../CMSIS/Include/core_cm0.h	133;"	d
__Vendor_SysTickConfig	../CMSIS/Include/core_cm3.h	147;"	d
__Vendor_SysTickConfig	../CMSIS/Include/core_cm4.h	180;"	d
__Vendor_SysTickConfig	../CMSIS/Include/core_sc000.h	138;"	d
__Vendor_SysTickConfig	../CMSIS/Include/core_sc300.h	138;"	d
__WFE	../CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __WFE(void)$/;"	f	signature:(void)
__WFE	../CMSIS/Include/core_cmInstr.h	62;"	d
__WFI	../CMSIS/Include/core_cmInstr.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __WFI(void)$/;"	f	signature:(void)
__WFI	../CMSIS/Include/core_cmInstr.h	54;"	d
__XTAL	../CMSIS/DSP_Lib/Examples/Common/system_ARMCM0.c	31;"	d	file:
__XTAL	../CMSIS/DSP_Lib/Examples/Common/system_ARMCM3.c	31;"	d	file:
__XTAL	../CMSIS/DSP_Lib/Examples/Common/system_ARMCM4.c	31;"	d	file:
__anon100::__anon101::C	../CMSIS/Include/core_sc000.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon100::__anon101	access:public
__anon100::__anon101::GE	../CMSIS/Include/core_sc000.h	/^    uint32_t GE:4;                       \/*!< bit: 16..19  Greater than or Equal flags        *\/$/;"	m	struct:__anon100::__anon101	access:public
__anon100::__anon101::ISR	../CMSIS/Include/core_sc000.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon100::__anon101	access:public
__anon100::__anon101::IT	../CMSIS/Include/core_sc000.h	/^    uint32_t IT:2;                       \/*!< bit: 25..26  saved IT state   (read 0)          *\/$/;"	m	struct:__anon100::__anon101	access:public
__anon100::__anon101::N	../CMSIS/Include/core_sc000.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon100::__anon101	access:public
__anon100::__anon101::Q	../CMSIS/Include/core_sc000.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon100::__anon101	access:public
__anon100::__anon101::T	../CMSIS/Include/core_sc000.h	/^    uint32_t T:1;                        \/*!< bit:     24  Thumb bit        (read 0)          *\/$/;"	m	struct:__anon100::__anon101	access:public
__anon100::__anon101::V	../CMSIS/Include/core_sc000.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon100::__anon101	access:public
__anon100::__anon101::Z	../CMSIS/Include/core_sc000.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon100::__anon101	access:public
__anon100::__anon101::_reserved0	../CMSIS/Include/core_sc000.h	/^    uint32_t _reserved0:15;              \/*!< bit:  9..23  Reserved                           *\/$/;"	m	struct:__anon100::__anon101	access:public
__anon100::__anon101::_reserved0	../CMSIS/Include/core_sc000.h	/^    uint32_t _reserved0:7;               \/*!< bit:  9..15  Reserved                           *\/$/;"	m	struct:__anon100::__anon101	access:public
__anon100::__anon101::_reserved1	../CMSIS/Include/core_sc000.h	/^    uint32_t _reserved1:4;               \/*!< bit: 20..23  Reserved                           *\/$/;"	m	struct:__anon100::__anon101	access:public
__anon100::b	../CMSIS/Include/core_sc000.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon100	typeref:struct:__anon100::__anon101	access:public
__anon100::w	../CMSIS/Include/core_sc000.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon100	access:public
__anon102::__anon103::FPCA	../CMSIS/Include/core_sc000.h	/^    uint32_t FPCA:1;                     \/*!< bit:      2  FP extension active flag           *\/$/;"	m	struct:__anon102::__anon103	access:public
__anon102::__anon103::SPSEL	../CMSIS/Include/core_sc000.h	/^    uint32_t SPSEL:1;                    \/*!< bit:      1  Stack to be used                   *\/$/;"	m	struct:__anon102::__anon103	access:public
__anon102::__anon103::_reserved0	../CMSIS/Include/core_sc000.h	/^    uint32_t _reserved0:29;              \/*!< bit:  3..31  Reserved                           *\/$/;"	m	struct:__anon102::__anon103	access:public
__anon102::__anon103::nPRIV	../CMSIS/Include/core_sc000.h	/^    uint32_t nPRIV:1;                    \/*!< bit:      0  Execution privilege in Thread mode *\/$/;"	m	struct:__anon102::__anon103	access:public
__anon102::b	../CMSIS/Include/core_sc000.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon102	typeref:struct:__anon102::__anon103	access:public
__anon102::w	../CMSIS/Include/core_sc000.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon102	access:public
__anon104::ICER	../CMSIS/Include/core_sc000.h	/^  __IO uint32_t ICER[1];                 \/*!< Offset: 0x080 (R\/W)  Interrupt Clear Enable Register          *\/$/;"	m	struct:__anon104	access:public
__anon104::ICPR	../CMSIS/Include/core_sc000.h	/^  __IO uint32_t ICPR[1];                 \/*!< Offset: 0x180 (R\/W)  Interrupt Clear Pending Register         *\/$/;"	m	struct:__anon104	access:public
__anon104::IP	../CMSIS/Include/core_sc000.h	/^  __IO uint32_t IP[8];                   \/*!< Offset: 0x300 (R\/W)  Interrupt Priority Register              *\/$/;"	m	struct:__anon104	access:public
__anon104::ISER	../CMSIS/Include/core_sc000.h	/^  __IO uint32_t ISER[1];                 \/*!< Offset: 0x000 (R\/W)  Interrupt Set Enable Register           *\/$/;"	m	struct:__anon104	access:public
__anon104::ISPR	../CMSIS/Include/core_sc000.h	/^  __IO uint32_t ISPR[1];                 \/*!< Offset: 0x100 (R\/W)  Interrupt Set Pending Register           *\/$/;"	m	struct:__anon104	access:public
__anon104::RESERVED0	../CMSIS/Include/core_sc000.h	/^       uint32_t RESERVED0[31];$/;"	m	struct:__anon104	access:public
__anon104::RESERVED2	../CMSIS/Include/core_sc000.h	/^       uint32_t RESERVED2[31];$/;"	m	struct:__anon104	access:public
__anon104::RESERVED3	../CMSIS/Include/core_sc000.h	/^       uint32_t RESERVED3[31];$/;"	m	struct:__anon104	access:public
__anon104::RESERVED4	../CMSIS/Include/core_sc000.h	/^       uint32_t RESERVED4[64];$/;"	m	struct:__anon104	access:public
__anon104::RSERVED1	../CMSIS/Include/core_sc000.h	/^       uint32_t RSERVED1[31];$/;"	m	struct:__anon104	access:public
__anon105::AIRCR	../CMSIS/Include/core_sc000.h	/^  __IO uint32_t AIRCR;                   \/*!< Offset: 0x00C (R\/W)  Application Interrupt and Reset Control Register      *\/$/;"	m	struct:__anon105	access:public
__anon105::CCR	../CMSIS/Include/core_sc000.h	/^  __IO uint32_t CCR;                     \/*!< Offset: 0x014 (R\/W)  Configuration Control Register                        *\/$/;"	m	struct:__anon105	access:public
__anon105::CPUID	../CMSIS/Include/core_sc000.h	/^  __I  uint32_t CPUID;                   \/*!< Offset: 0x000 (R\/ )  CPUID Base Register                                   *\/$/;"	m	struct:__anon105	access:public
__anon105::ICSR	../CMSIS/Include/core_sc000.h	/^  __IO uint32_t ICSR;                    \/*!< Offset: 0x004 (R\/W)  Interrupt Control and State Register                  *\/$/;"	m	struct:__anon105	access:public
__anon105::RESERVED0	../CMSIS/Include/core_sc000.h	/^       uint32_t RESERVED0[1];$/;"	m	struct:__anon105	access:public
__anon105::RESERVED1	../CMSIS/Include/core_sc000.h	/^       uint32_t RESERVED1[154];$/;"	m	struct:__anon105	access:public
__anon105::SCR	../CMSIS/Include/core_sc000.h	/^  __IO uint32_t SCR;                     \/*!< Offset: 0x010 (R\/W)  System Control Register                               *\/$/;"	m	struct:__anon105	access:public
__anon105::SFCR	../CMSIS/Include/core_sc000.h	/^  __IO uint32_t SFCR;                    \/*!< Offset: 0x290 (R\/W)  Security Features Register                            *\/$/;"	m	struct:__anon105	access:public
__anon105::SHCSR	../CMSIS/Include/core_sc000.h	/^  __IO uint32_t SHCSR;                   \/*!< Offset: 0x024 (R\/W)  System Handler Control and State Register             *\/$/;"	m	struct:__anon105	access:public
__anon105::SHP	../CMSIS/Include/core_sc000.h	/^  __IO uint32_t SHP[2];                  \/*!< Offset: 0x01C (R\/W)  System Handlers Priority Registers. [0] is RESERVED   *\/$/;"	m	struct:__anon105	access:public
__anon105::VTOR	../CMSIS/Include/core_sc000.h	/^  __IO uint32_t VTOR;                    \/*!< Offset: 0x008 (R\/W)  Vector Table Offset Register                          *\/$/;"	m	struct:__anon105	access:public
__anon106::ACTLR	../CMSIS/Include/core_sc000.h	/^  __IO uint32_t ACTLR;                   \/*!< Offset: 0x008 (R\/W)  Auxiliary Control Register      *\/$/;"	m	struct:__anon106	access:public
__anon106::RESERVED0	../CMSIS/Include/core_sc000.h	/^       uint32_t RESERVED0[2];$/;"	m	struct:__anon106	access:public
__anon107::CALIB	../CMSIS/Include/core_sc000.h	/^  __I  uint32_t CALIB;                   \/*!< Offset: 0x00C (R\/ )  SysTick Calibration Register        *\/$/;"	m	struct:__anon107	access:public
__anon107::CTRL	../CMSIS/Include/core_sc000.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x000 (R\/W)  SysTick Control and Status Register *\/$/;"	m	struct:__anon107	access:public
__anon107::LOAD	../CMSIS/Include/core_sc000.h	/^  __IO uint32_t LOAD;                    \/*!< Offset: 0x004 (R\/W)  SysTick Reload Value Register       *\/$/;"	m	struct:__anon107	access:public
__anon107::VAL	../CMSIS/Include/core_sc000.h	/^  __IO uint32_t VAL;                     \/*!< Offset: 0x008 (R\/W)  SysTick Current Value Register      *\/$/;"	m	struct:__anon107	access:public
__anon108::CTRL	../CMSIS/Include/core_sc000.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x004 (R\/W)  MPU Control Register                           *\/$/;"	m	struct:__anon108	access:public
__anon108::RASR	../CMSIS/Include/core_sc000.h	/^  __IO uint32_t RASR;                    \/*!< Offset: 0x010 (R\/W)  MPU Region Attribute and Size Register         *\/$/;"	m	struct:__anon108	access:public
__anon108::RBAR	../CMSIS/Include/core_sc000.h	/^  __IO uint32_t RBAR;                    \/*!< Offset: 0x00C (R\/W)  MPU Region Base Address Register               *\/$/;"	m	struct:__anon108	access:public
__anon108::RNR	../CMSIS/Include/core_sc000.h	/^  __IO uint32_t RNR;                     \/*!< Offset: 0x008 (R\/W)  MPU Region RNRber Register                     *\/$/;"	m	struct:__anon108	access:public
__anon108::TYPE	../CMSIS/Include/core_sc000.h	/^  __I  uint32_t TYPE;                    \/*!< Offset: 0x000 (R\/ )  MPU Type Register                              *\/$/;"	m	struct:__anon108	access:public
__anon109::__anon110::C	../CMSIS/Include/core_sc300.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon109::__anon110	access:public
__anon109::__anon110::N	../CMSIS/Include/core_sc300.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon109::__anon110	access:public
__anon109::__anon110::Q	../CMSIS/Include/core_sc300.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon109::__anon110	access:public
__anon109::__anon110::V	../CMSIS/Include/core_sc300.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon109::__anon110	access:public
__anon109::__anon110::Z	../CMSIS/Include/core_sc300.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon109::__anon110	access:public
__anon109::__anon110::_reserved0	../CMSIS/Include/core_sc300.h	/^    uint32_t _reserved0:27;              \/*!< bit:  0..26  Reserved                           *\/$/;"	m	struct:__anon109::__anon110	access:public
__anon109::b	../CMSIS/Include/core_sc300.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon109	typeref:struct:__anon109::__anon110	access:public
__anon109::w	../CMSIS/Include/core_sc300.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon109	access:public
__anon111::__anon112::ISR	../CMSIS/Include/core_sc300.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon111::__anon112	access:public
__anon111::__anon112::_reserved0	../CMSIS/Include/core_sc300.h	/^    uint32_t _reserved0:23;              \/*!< bit:  9..31  Reserved                           *\/$/;"	m	struct:__anon111::__anon112	access:public
__anon111::b	../CMSIS/Include/core_sc300.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon111	typeref:struct:__anon111::__anon112	access:public
__anon111::w	../CMSIS/Include/core_sc300.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon111	access:public
__anon113::__anon114::C	../CMSIS/Include/core_sc300.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon113::__anon114	access:public
__anon113::__anon114::GE	../CMSIS/Include/core_sc300.h	/^    uint32_t GE:4;                       \/*!< bit: 16..19  Greater than or Equal flags        *\/$/;"	m	struct:__anon113::__anon114	access:public
__anon113::__anon114::ISR	../CMSIS/Include/core_sc300.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon113::__anon114	access:public
__anon113::__anon114::IT	../CMSIS/Include/core_sc300.h	/^    uint32_t IT:2;                       \/*!< bit: 25..26  saved IT state   (read 0)          *\/$/;"	m	struct:__anon113::__anon114	access:public
__anon113::__anon114::N	../CMSIS/Include/core_sc300.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon113::__anon114	access:public
__anon113::__anon114::Q	../CMSIS/Include/core_sc300.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon113::__anon114	access:public
__anon113::__anon114::T	../CMSIS/Include/core_sc300.h	/^    uint32_t T:1;                        \/*!< bit:     24  Thumb bit        (read 0)          *\/$/;"	m	struct:__anon113::__anon114	access:public
__anon113::__anon114::V	../CMSIS/Include/core_sc300.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon113::__anon114	access:public
__anon113::__anon114::Z	../CMSIS/Include/core_sc300.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon113::__anon114	access:public
__anon113::__anon114::_reserved0	../CMSIS/Include/core_sc300.h	/^    uint32_t _reserved0:15;              \/*!< bit:  9..23  Reserved                           *\/$/;"	m	struct:__anon113::__anon114	access:public
__anon113::__anon114::_reserved0	../CMSIS/Include/core_sc300.h	/^    uint32_t _reserved0:7;               \/*!< bit:  9..15  Reserved                           *\/$/;"	m	struct:__anon113::__anon114	access:public
__anon113::__anon114::_reserved1	../CMSIS/Include/core_sc300.h	/^    uint32_t _reserved1:4;               \/*!< bit: 20..23  Reserved                           *\/$/;"	m	struct:__anon113::__anon114	access:public
__anon113::b	../CMSIS/Include/core_sc300.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon113	typeref:struct:__anon113::__anon114	access:public
__anon113::w	../CMSIS/Include/core_sc300.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon113	access:public
__anon115::__anon116::FPCA	../CMSIS/Include/core_sc300.h	/^    uint32_t FPCA:1;                     \/*!< bit:      2  FP extension active flag           *\/$/;"	m	struct:__anon115::__anon116	access:public
__anon115::__anon116::SPSEL	../CMSIS/Include/core_sc300.h	/^    uint32_t SPSEL:1;                    \/*!< bit:      1  Stack to be used                   *\/$/;"	m	struct:__anon115::__anon116	access:public
__anon115::__anon116::_reserved0	../CMSIS/Include/core_sc300.h	/^    uint32_t _reserved0:29;              \/*!< bit:  3..31  Reserved                           *\/$/;"	m	struct:__anon115::__anon116	access:public
__anon115::__anon116::nPRIV	../CMSIS/Include/core_sc300.h	/^    uint32_t nPRIV:1;                    \/*!< bit:      0  Execution privilege in Thread mode *\/$/;"	m	struct:__anon115::__anon116	access:public
__anon115::b	../CMSIS/Include/core_sc300.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon115	typeref:struct:__anon115::__anon116	access:public
__anon115::w	../CMSIS/Include/core_sc300.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon115	access:public
__anon117::IABR	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t IABR[8];                 \/*!< Offset: 0x200 (R\/W)  Interrupt Active bit Register           *\/$/;"	m	struct:__anon117	access:public
__anon117::ICER	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t ICER[8];                 \/*!< Offset: 0x080 (R\/W)  Interrupt Clear Enable Register         *\/$/;"	m	struct:__anon117	access:public
__anon117::ICPR	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t ICPR[8];                 \/*!< Offset: 0x180 (R\/W)  Interrupt Clear Pending Register        *\/$/;"	m	struct:__anon117	access:public
__anon117::IP	../CMSIS/Include/core_sc300.h	/^  __IO uint8_t  IP[240];                 \/*!< Offset: 0x300 (R\/W)  Interrupt Priority Register (8Bit wide) *\/$/;"	m	struct:__anon117	access:public
__anon117::ISER	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t ISER[8];                 \/*!< Offset: 0x000 (R\/W)  Interrupt Set Enable Register           *\/$/;"	m	struct:__anon117	access:public
__anon117::ISPR	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t ISPR[8];                 \/*!< Offset: 0x100 (R\/W)  Interrupt Set Pending Register          *\/$/;"	m	struct:__anon117	access:public
__anon117::RESERVED0	../CMSIS/Include/core_sc300.h	/^       uint32_t RESERVED0[24];$/;"	m	struct:__anon117	access:public
__anon117::RESERVED2	../CMSIS/Include/core_sc300.h	/^       uint32_t RESERVED2[24];$/;"	m	struct:__anon117	access:public
__anon117::RESERVED3	../CMSIS/Include/core_sc300.h	/^       uint32_t RESERVED3[24];$/;"	m	struct:__anon117	access:public
__anon117::RESERVED4	../CMSIS/Include/core_sc300.h	/^       uint32_t RESERVED4[56];$/;"	m	struct:__anon117	access:public
__anon117::RESERVED5	../CMSIS/Include/core_sc300.h	/^       uint32_t RESERVED5[644];$/;"	m	struct:__anon117	access:public
__anon117::RSERVED1	../CMSIS/Include/core_sc300.h	/^       uint32_t RSERVED1[24];$/;"	m	struct:__anon117	access:public
__anon117::STIR	../CMSIS/Include/core_sc300.h	/^  __O  uint32_t STIR;                    \/*!< Offset: 0xE00 ( \/W)  Software Trigger Interrupt Register     *\/$/;"	m	struct:__anon117	access:public
__anon118::ADR	../CMSIS/Include/core_sc300.h	/^  __I  uint32_t ADR;                     \/*!< Offset: 0x04C (R\/ )  Auxiliary Feature Register                            *\/$/;"	m	struct:__anon118	access:public
__anon118::AFSR	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t AFSR;                    \/*!< Offset: 0x03C (R\/W)  Auxiliary Fault Status Register                       *\/$/;"	m	struct:__anon118	access:public
__anon118::AIRCR	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t AIRCR;                   \/*!< Offset: 0x00C (R\/W)  Application Interrupt and Reset Control Register      *\/$/;"	m	struct:__anon118	access:public
__anon118::BFAR	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t BFAR;                    \/*!< Offset: 0x038 (R\/W)  BusFault Address Register                             *\/$/;"	m	struct:__anon118	access:public
__anon118::CCR	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t CCR;                     \/*!< Offset: 0x014 (R\/W)  Configuration Control Register                        *\/$/;"	m	struct:__anon118	access:public
__anon118::CFSR	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t CFSR;                    \/*!< Offset: 0x028 (R\/W)  Configurable Fault Status Register                    *\/$/;"	m	struct:__anon118	access:public
__anon118::CPACR	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t CPACR;                   \/*!< Offset: 0x088 (R\/W)  Coprocessor Access Control Register                   *\/$/;"	m	struct:__anon118	access:public
__anon118::CPUID	../CMSIS/Include/core_sc300.h	/^  __I  uint32_t CPUID;                   \/*!< Offset: 0x000 (R\/ )  CPUID Base Register                                   *\/$/;"	m	struct:__anon118	access:public
__anon118::DFR	../CMSIS/Include/core_sc300.h	/^  __I  uint32_t DFR;                     \/*!< Offset: 0x048 (R\/ )  Debug Feature Register                                *\/$/;"	m	struct:__anon118	access:public
__anon118::DFSR	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t DFSR;                    \/*!< Offset: 0x030 (R\/W)  Debug Fault Status Register                           *\/$/;"	m	struct:__anon118	access:public
__anon118::HFSR	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t HFSR;                    \/*!< Offset: 0x02C (R\/W)  HardFault Status Register                             *\/$/;"	m	struct:__anon118	access:public
__anon118::ICSR	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t ICSR;                    \/*!< Offset: 0x004 (R\/W)  Interrupt Control and State Register                  *\/$/;"	m	struct:__anon118	access:public
__anon118::ISAR	../CMSIS/Include/core_sc300.h	/^  __I  uint32_t ISAR[5];                 \/*!< Offset: 0x060 (R\/ )  Instruction Set Attributes Register                   *\/$/;"	m	struct:__anon118	access:public
__anon118::MMFAR	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t MMFAR;                   \/*!< Offset: 0x034 (R\/W)  MemManage Fault Address Register                      *\/$/;"	m	struct:__anon118	access:public
__anon118::MMFR	../CMSIS/Include/core_sc300.h	/^  __I  uint32_t MMFR[4];                 \/*!< Offset: 0x050 (R\/ )  Memory Model Feature Register                         *\/$/;"	m	struct:__anon118	access:public
__anon118::PFR	../CMSIS/Include/core_sc300.h	/^  __I  uint32_t PFR[2];                  \/*!< Offset: 0x040 (R\/ )  Processor Feature Register                            *\/$/;"	m	struct:__anon118	access:public
__anon118::RESERVED0	../CMSIS/Include/core_sc300.h	/^       uint32_t RESERVED0[5];$/;"	m	struct:__anon118	access:public
__anon118::SCR	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t SCR;                     \/*!< Offset: 0x010 (R\/W)  System Control Register                               *\/$/;"	m	struct:__anon118	access:public
__anon118::SHCSR	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t SHCSR;                   \/*!< Offset: 0x024 (R\/W)  System Handler Control and State Register             *\/$/;"	m	struct:__anon118	access:public
__anon118::SHP	../CMSIS/Include/core_sc300.h	/^  __IO uint8_t  SHP[12];                 \/*!< Offset: 0x018 (R\/W)  System Handlers Priority Registers (4-7, 8-11, 12-15) *\/$/;"	m	struct:__anon118	access:public
__anon118::VTOR	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t VTOR;                    \/*!< Offset: 0x008 (R\/W)  Vector Table Offset Register                          *\/$/;"	m	struct:__anon118	access:public
__anon119::ICTR	../CMSIS/Include/core_sc300.h	/^  __I  uint32_t ICTR;                    \/*!< Offset: 0x004 (R\/ )  Interrupt Controller Type Register      *\/$/;"	m	struct:__anon119	access:public
__anon119::RESERVED0	../CMSIS/Include/core_sc300.h	/^       uint32_t RESERVED0[1];$/;"	m	struct:__anon119	access:public
__anon119::RESERVED1	../CMSIS/Include/core_sc300.h	/^       uint32_t RESERVED1[1];$/;"	m	struct:__anon119	access:public
__anon11::__anon12::C	../CMSIS/Include/core_cm3.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon11::__anon12	access:public
__anon11::__anon12::GE	../CMSIS/Include/core_cm3.h	/^    uint32_t GE:4;                       \/*!< bit: 16..19  Greater than or Equal flags        *\/$/;"	m	struct:__anon11::__anon12	access:public
__anon11::__anon12::ISR	../CMSIS/Include/core_cm3.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon11::__anon12	access:public
__anon11::__anon12::IT	../CMSIS/Include/core_cm3.h	/^    uint32_t IT:2;                       \/*!< bit: 25..26  saved IT state   (read 0)          *\/$/;"	m	struct:__anon11::__anon12	access:public
__anon11::__anon12::N	../CMSIS/Include/core_cm3.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon11::__anon12	access:public
__anon11::__anon12::Q	../CMSIS/Include/core_cm3.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon11::__anon12	access:public
__anon11::__anon12::T	../CMSIS/Include/core_cm3.h	/^    uint32_t T:1;                        \/*!< bit:     24  Thumb bit        (read 0)          *\/$/;"	m	struct:__anon11::__anon12	access:public
__anon11::__anon12::V	../CMSIS/Include/core_cm3.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon11::__anon12	access:public
__anon11::__anon12::Z	../CMSIS/Include/core_cm3.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon11::__anon12	access:public
__anon11::__anon12::_reserved0	../CMSIS/Include/core_cm3.h	/^    uint32_t _reserved0:15;              \/*!< bit:  9..23  Reserved                           *\/$/;"	m	struct:__anon11::__anon12	access:public
__anon11::__anon12::_reserved0	../CMSIS/Include/core_cm3.h	/^    uint32_t _reserved0:7;               \/*!< bit:  9..15  Reserved                           *\/$/;"	m	struct:__anon11::__anon12	access:public
__anon11::__anon12::_reserved1	../CMSIS/Include/core_cm3.h	/^    uint32_t _reserved1:4;               \/*!< bit: 20..23  Reserved                           *\/$/;"	m	struct:__anon11::__anon12	access:public
__anon11::b	../CMSIS/Include/core_cm3.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon11	typeref:struct:__anon11::__anon12	access:public
__anon11::w	../CMSIS/Include/core_cm3.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon11	access:public
__anon120::CALIB	../CMSIS/Include/core_sc300.h	/^  __I  uint32_t CALIB;                   \/*!< Offset: 0x00C (R\/ )  SysTick Calibration Register        *\/$/;"	m	struct:__anon120	access:public
__anon120::CTRL	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x000 (R\/W)  SysTick Control and Status Register *\/$/;"	m	struct:__anon120	access:public
__anon120::LOAD	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t LOAD;                    \/*!< Offset: 0x004 (R\/W)  SysTick Reload Value Register       *\/$/;"	m	struct:__anon120	access:public
__anon120::VAL	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t VAL;                     \/*!< Offset: 0x008 (R\/W)  SysTick Current Value Register      *\/$/;"	m	struct:__anon120	access:public
__anon121::PORT	../CMSIS/Include/core_sc300.h	/^  }  PORT [32];                          \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port Registers               *\/$/;"	m	struct:__anon121	typeref:union:__anon121::__anon122	access:public
__anon121::RESERVED0	../CMSIS/Include/core_sc300.h	/^       uint32_t RESERVED0[864];$/;"	m	struct:__anon121	access:public
__anon121::RESERVED1	../CMSIS/Include/core_sc300.h	/^       uint32_t RESERVED1[15];$/;"	m	struct:__anon121	access:public
__anon121::RESERVED2	../CMSIS/Include/core_sc300.h	/^       uint32_t RESERVED2[15];$/;"	m	struct:__anon121	access:public
__anon121::TCR	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t TCR;                     \/*!< Offset: 0xE80 (R\/W)  ITM Trace Control Register                *\/$/;"	m	struct:__anon121	access:public
__anon121::TER	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t TER;                     \/*!< Offset: 0xE00 (R\/W)  ITM Trace Enable Register                 *\/$/;"	m	struct:__anon121	access:public
__anon121::TPR	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t TPR;                     \/*!< Offset: 0xE40 (R\/W)  ITM Trace Privilege Register              *\/$/;"	m	struct:__anon121	access:public
__anon121::__anon122::u16	../CMSIS/Include/core_sc300.h	/^    __O  uint16_t   u16;                 \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 16-bit                  *\/$/;"	m	union:__anon121::__anon122	access:public
__anon121::__anon122::u32	../CMSIS/Include/core_sc300.h	/^    __O  uint32_t   u32;                 \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 32-bit                  *\/$/;"	m	union:__anon121::__anon122	access:public
__anon121::__anon122::u8	../CMSIS/Include/core_sc300.h	/^    __O  uint8_t    u8;                  \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 8-bit                   *\/$/;"	m	union:__anon121::__anon122	access:public
__anon123::COMP0	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t COMP0;                   \/*!< Offset: 0x020 (R\/W)  Comparator Register 0                     *\/$/;"	m	struct:__anon123	access:public
__anon123::COMP1	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t COMP1;                   \/*!< Offset: 0x030 (R\/W)  Comparator Register 1                     *\/$/;"	m	struct:__anon123	access:public
__anon123::COMP2	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t COMP2;                   \/*!< Offset: 0x040 (R\/W)  Comparator Register 2                     *\/$/;"	m	struct:__anon123	access:public
__anon123::COMP3	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t COMP3;                   \/*!< Offset: 0x050 (R\/W)  Comparator Register 3                     *\/$/;"	m	struct:__anon123	access:public
__anon123::CPICNT	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t CPICNT;                  \/*!< Offset: 0x008 (R\/W)  CPI Count Register                        *\/$/;"	m	struct:__anon123	access:public
__anon123::CTRL	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x000 (R\/W)  Control Register                          *\/$/;"	m	struct:__anon123	access:public
__anon123::CYCCNT	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t CYCCNT;                  \/*!< Offset: 0x004 (R\/W)  Cycle Count Register                      *\/$/;"	m	struct:__anon123	access:public
__anon123::EXCCNT	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t EXCCNT;                  \/*!< Offset: 0x00C (R\/W)  Exception Overhead Count Register         *\/$/;"	m	struct:__anon123	access:public
__anon123::FOLDCNT	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t FOLDCNT;                 \/*!< Offset: 0x018 (R\/W)  Folded-instruction Count Register         *\/$/;"	m	struct:__anon123	access:public
__anon123::FUNCTION0	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t FUNCTION0;               \/*!< Offset: 0x028 (R\/W)  Function Register 0                       *\/$/;"	m	struct:__anon123	access:public
__anon123::FUNCTION1	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t FUNCTION1;               \/*!< Offset: 0x038 (R\/W)  Function Register 1                       *\/$/;"	m	struct:__anon123	access:public
__anon123::FUNCTION2	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t FUNCTION2;               \/*!< Offset: 0x048 (R\/W)  Function Register 2                       *\/$/;"	m	struct:__anon123	access:public
__anon123::FUNCTION3	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t FUNCTION3;               \/*!< Offset: 0x058 (R\/W)  Function Register 3                       *\/$/;"	m	struct:__anon123	access:public
__anon123::LSUCNT	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t LSUCNT;                  \/*!< Offset: 0x014 (R\/W)  LSU Count Register                        *\/$/;"	m	struct:__anon123	access:public
__anon123::MASK0	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t MASK0;                   \/*!< Offset: 0x024 (R\/W)  Mask Register 0                           *\/$/;"	m	struct:__anon123	access:public
__anon123::MASK1	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t MASK1;                   \/*!< Offset: 0x034 (R\/W)  Mask Register 1                           *\/$/;"	m	struct:__anon123	access:public
__anon123::MASK2	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t MASK2;                   \/*!< Offset: 0x044 (R\/W)  Mask Register 2                           *\/$/;"	m	struct:__anon123	access:public
__anon123::MASK3	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t MASK3;                   \/*!< Offset: 0x054 (R\/W)  Mask Register 3                           *\/$/;"	m	struct:__anon123	access:public
__anon123::PCSR	../CMSIS/Include/core_sc300.h	/^  __I  uint32_t PCSR;                    \/*!< Offset: 0x01C (R\/ )  Program Counter Sample Register           *\/$/;"	m	struct:__anon123	access:public
__anon123::RESERVED0	../CMSIS/Include/core_sc300.h	/^       uint32_t RESERVED0[1];$/;"	m	struct:__anon123	access:public
__anon123::RESERVED1	../CMSIS/Include/core_sc300.h	/^       uint32_t RESERVED1[1];$/;"	m	struct:__anon123	access:public
__anon123::RESERVED2	../CMSIS/Include/core_sc300.h	/^       uint32_t RESERVED2[1];$/;"	m	struct:__anon123	access:public
__anon123::SLEEPCNT	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t SLEEPCNT;                \/*!< Offset: 0x010 (R\/W)  Sleep Count Register                      *\/$/;"	m	struct:__anon123	access:public
__anon124::ACPR	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t ACPR;                    \/*!< Offset: 0x010 (R\/W)  Asynchronous Clock Prescaler Register *\/$/;"	m	struct:__anon124	access:public
__anon124::CLAIMCLR	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t CLAIMCLR;                \/*!< Offset: 0xFA4 (R\/W)  Claim tag clear *\/$/;"	m	struct:__anon124	access:public
__anon124::CLAIMSET	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t CLAIMSET;                \/*!< Offset: 0xFA0 (R\/W)  Claim tag set *\/$/;"	m	struct:__anon124	access:public
__anon124::CSPSR	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t CSPSR;                   \/*!< Offset: 0x004 (R\/W)  Current Parallel Port Size Register *\/$/;"	m	struct:__anon124	access:public
__anon124::DEVID	../CMSIS/Include/core_sc300.h	/^  __I  uint32_t DEVID;                   \/*!< Offset: 0xFC8 (R\/ )  TPIU_DEVID *\/$/;"	m	struct:__anon124	access:public
__anon124::DEVTYPE	../CMSIS/Include/core_sc300.h	/^  __I  uint32_t DEVTYPE;                 \/*!< Offset: 0xFCC (R\/ )  TPIU_DEVTYPE *\/$/;"	m	struct:__anon124	access:public
__anon124::FFCR	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t FFCR;                    \/*!< Offset: 0x304 (R\/W)  Formatter and Flush Control Register *\/$/;"	m	struct:__anon124	access:public
__anon124::FFSR	../CMSIS/Include/core_sc300.h	/^  __I  uint32_t FFSR;                    \/*!< Offset: 0x300 (R\/ )  Formatter and Flush Status Register *\/$/;"	m	struct:__anon124	access:public
__anon124::FIFO0	../CMSIS/Include/core_sc300.h	/^  __I  uint32_t FIFO0;                   \/*!< Offset: 0xEEC (R\/ )  Integration ETM Data *\/$/;"	m	struct:__anon124	access:public
__anon124::FIFO1	../CMSIS/Include/core_sc300.h	/^  __I  uint32_t FIFO1;                   \/*!< Offset: 0xEFC (R\/ )  Integration ITM Data *\/$/;"	m	struct:__anon124	access:public
__anon124::FSCR	../CMSIS/Include/core_sc300.h	/^  __I  uint32_t FSCR;                    \/*!< Offset: 0x308 (R\/ )  Formatter Synchronization Counter Register *\/$/;"	m	struct:__anon124	access:public
__anon124::ITATBCTR0	../CMSIS/Include/core_sc300.h	/^  __I  uint32_t ITATBCTR0;               \/*!< Offset: 0xEF8 (R\/ )  ITATBCTR0 *\/$/;"	m	struct:__anon124	access:public
__anon124::ITATBCTR2	../CMSIS/Include/core_sc300.h	/^  __I  uint32_t ITATBCTR2;               \/*!< Offset: 0xEF0 (R\/ )  ITATBCTR2 *\/$/;"	m	struct:__anon124	access:public
__anon124::ITCTRL	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t ITCTRL;                  \/*!< Offset: 0xF00 (R\/W)  Integration Mode Control *\/$/;"	m	struct:__anon124	access:public
__anon124::RESERVED0	../CMSIS/Include/core_sc300.h	/^       uint32_t RESERVED0[2];$/;"	m	struct:__anon124	access:public
__anon124::RESERVED1	../CMSIS/Include/core_sc300.h	/^       uint32_t RESERVED1[55];$/;"	m	struct:__anon124	access:public
__anon124::RESERVED2	../CMSIS/Include/core_sc300.h	/^       uint32_t RESERVED2[131];$/;"	m	struct:__anon124	access:public
__anon124::RESERVED3	../CMSIS/Include/core_sc300.h	/^       uint32_t RESERVED3[759];$/;"	m	struct:__anon124	access:public
__anon124::RESERVED4	../CMSIS/Include/core_sc300.h	/^       uint32_t RESERVED4[1];$/;"	m	struct:__anon124	access:public
__anon124::RESERVED5	../CMSIS/Include/core_sc300.h	/^       uint32_t RESERVED5[39];$/;"	m	struct:__anon124	access:public
__anon124::RESERVED7	../CMSIS/Include/core_sc300.h	/^       uint32_t RESERVED7[8];$/;"	m	struct:__anon124	access:public
__anon124::SPPR	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t SPPR;                    \/*!< Offset: 0x0F0 (R\/W)  Selected Pin Protocol Register *\/$/;"	m	struct:__anon124	access:public
__anon124::SSPSR	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t SSPSR;                   \/*!< Offset: 0x000 (R\/ )  Supported Parallel Port Size Register     *\/$/;"	m	struct:__anon124	access:public
__anon124::TRIGGER	../CMSIS/Include/core_sc300.h	/^  __I  uint32_t TRIGGER;                 \/*!< Offset: 0xEE8 (R\/ )  TRIGGER *\/$/;"	m	struct:__anon124	access:public
__anon125::CTRL	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x004 (R\/W)  MPU Control Register                           *\/$/;"	m	struct:__anon125	access:public
__anon125::RASR	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t RASR;                    \/*!< Offset: 0x010 (R\/W)  MPU Region Attribute and Size Register         *\/$/;"	m	struct:__anon125	access:public
__anon125::RASR_A1	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t RASR_A1;                 \/*!< Offset: 0x018 (R\/W)  MPU Alias 1 Region Attribute and Size Register *\/$/;"	m	struct:__anon125	access:public
__anon125::RASR_A2	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t RASR_A2;                 \/*!< Offset: 0x020 (R\/W)  MPU Alias 2 Region Attribute and Size Register *\/$/;"	m	struct:__anon125	access:public
__anon125::RASR_A3	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t RASR_A3;                 \/*!< Offset: 0x028 (R\/W)  MPU Alias 3 Region Attribute and Size Register *\/$/;"	m	struct:__anon125	access:public
__anon125::RBAR	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t RBAR;                    \/*!< Offset: 0x00C (R\/W)  MPU Region Base Address Register               *\/$/;"	m	struct:__anon125	access:public
__anon125::RBAR_A1	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t RBAR_A1;                 \/*!< Offset: 0x014 (R\/W)  MPU Alias 1 Region Base Address Register       *\/$/;"	m	struct:__anon125	access:public
__anon125::RBAR_A2	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t RBAR_A2;                 \/*!< Offset: 0x01C (R\/W)  MPU Alias 2 Region Base Address Register       *\/$/;"	m	struct:__anon125	access:public
__anon125::RBAR_A3	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t RBAR_A3;                 \/*!< Offset: 0x024 (R\/W)  MPU Alias 3 Region Base Address Register       *\/$/;"	m	struct:__anon125	access:public
__anon125::RNR	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t RNR;                     \/*!< Offset: 0x008 (R\/W)  MPU Region RNRber Register                     *\/$/;"	m	struct:__anon125	access:public
__anon125::TYPE	../CMSIS/Include/core_sc300.h	/^  __I  uint32_t TYPE;                    \/*!< Offset: 0x000 (R\/ )  MPU Type Register                              *\/$/;"	m	struct:__anon125	access:public
__anon126::DCRDR	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t DCRDR;                   \/*!< Offset: 0x008 (R\/W)  Debug Core Register Data Register            *\/$/;"	m	struct:__anon126	access:public
__anon126::DCRSR	../CMSIS/Include/core_sc300.h	/^  __O  uint32_t DCRSR;                   \/*!< Offset: 0x004 ( \/W)  Debug Core Register Selector Register        *\/$/;"	m	struct:__anon126	access:public
__anon126::DEMCR	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t DEMCR;                   \/*!< Offset: 0x00C (R\/W)  Debug Exception and Monitor Control Register *\/$/;"	m	struct:__anon126	access:public
__anon126::DHCSR	../CMSIS/Include/core_sc300.h	/^  __IO uint32_t DHCSR;                   \/*!< Offset: 0x000 (R\/W)  Debug Halting Control and Status Register    *\/$/;"	m	struct:__anon126	access:public
__anon127::__anon128::C	../CMSIS/Include/core_cm0.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon127::__anon128	access:public
__anon127::__anon128::N	../CMSIS/Include/core_cm0.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon127::__anon128	access:public
__anon127::__anon128::Q	../CMSIS/Include/core_cm0.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon127::__anon128	access:public
__anon127::__anon128::V	../CMSIS/Include/core_cm0.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon127::__anon128	access:public
__anon127::__anon128::Z	../CMSIS/Include/core_cm0.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon127::__anon128	access:public
__anon127::__anon128::_reserved0	../CMSIS/Include/core_cm0.h	/^    uint32_t _reserved0:27;              \/*!< bit:  0..26  Reserved                           *\/$/;"	m	struct:__anon127::__anon128	access:public
__anon127::b	../CMSIS/Include/core_cm0.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon127	typeref:struct:__anon127::__anon128	access:public
__anon127::w	../CMSIS/Include/core_cm0.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon127	access:public
__anon129::__anon130::ISR	../CMSIS/Include/core_cm0.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon129::__anon130	access:public
__anon129::__anon130::_reserved0	../CMSIS/Include/core_cm0.h	/^    uint32_t _reserved0:23;              \/*!< bit:  9..31  Reserved                           *\/$/;"	m	struct:__anon129::__anon130	access:public
__anon129::b	../CMSIS/Include/core_cm0.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon129	typeref:struct:__anon129::__anon130	access:public
__anon129::w	../CMSIS/Include/core_cm0.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon129	access:public
__anon131::__anon132::C	../CMSIS/Include/core_cm0.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon131::__anon132	access:public
__anon131::__anon132::GE	../CMSIS/Include/core_cm0.h	/^    uint32_t GE:4;                       \/*!< bit: 16..19  Greater than or Equal flags        *\/$/;"	m	struct:__anon131::__anon132	access:public
__anon131::__anon132::ISR	../CMSIS/Include/core_cm0.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon131::__anon132	access:public
__anon131::__anon132::IT	../CMSIS/Include/core_cm0.h	/^    uint32_t IT:2;                       \/*!< bit: 25..26  saved IT state   (read 0)          *\/$/;"	m	struct:__anon131::__anon132	access:public
__anon131::__anon132::N	../CMSIS/Include/core_cm0.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon131::__anon132	access:public
__anon131::__anon132::Q	../CMSIS/Include/core_cm0.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon131::__anon132	access:public
__anon131::__anon132::T	../CMSIS/Include/core_cm0.h	/^    uint32_t T:1;                        \/*!< bit:     24  Thumb bit        (read 0)          *\/$/;"	m	struct:__anon131::__anon132	access:public
__anon131::__anon132::V	../CMSIS/Include/core_cm0.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon131::__anon132	access:public
__anon131::__anon132::Z	../CMSIS/Include/core_cm0.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon131::__anon132	access:public
__anon131::__anon132::_reserved0	../CMSIS/Include/core_cm0.h	/^    uint32_t _reserved0:15;              \/*!< bit:  9..23  Reserved                           *\/$/;"	m	struct:__anon131::__anon132	access:public
__anon131::__anon132::_reserved0	../CMSIS/Include/core_cm0.h	/^    uint32_t _reserved0:7;               \/*!< bit:  9..15  Reserved                           *\/$/;"	m	struct:__anon131::__anon132	access:public
__anon131::__anon132::_reserved1	../CMSIS/Include/core_cm0.h	/^    uint32_t _reserved1:4;               \/*!< bit: 20..23  Reserved                           *\/$/;"	m	struct:__anon131::__anon132	access:public
__anon131::b	../CMSIS/Include/core_cm0.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon131	typeref:struct:__anon131::__anon132	access:public
__anon131::w	../CMSIS/Include/core_cm0.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon131	access:public
__anon133::__anon134::FPCA	../CMSIS/Include/core_cm0.h	/^    uint32_t FPCA:1;                     \/*!< bit:      2  FP extension active flag           *\/$/;"	m	struct:__anon133::__anon134	access:public
__anon133::__anon134::SPSEL	../CMSIS/Include/core_cm0.h	/^    uint32_t SPSEL:1;                    \/*!< bit:      1  Stack to be used                   *\/$/;"	m	struct:__anon133::__anon134	access:public
__anon133::__anon134::_reserved0	../CMSIS/Include/core_cm0.h	/^    uint32_t _reserved0:29;              \/*!< bit:  3..31  Reserved                           *\/$/;"	m	struct:__anon133::__anon134	access:public
__anon133::__anon134::nPRIV	../CMSIS/Include/core_cm0.h	/^    uint32_t nPRIV:1;                    \/*!< bit:      0  Execution privilege in Thread mode *\/$/;"	m	struct:__anon133::__anon134	access:public
__anon133::b	../CMSIS/Include/core_cm0.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon133	typeref:struct:__anon133::__anon134	access:public
__anon133::w	../CMSIS/Include/core_cm0.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon133	access:public
__anon135::ICER	../CMSIS/Include/core_cm0.h	/^  __IO uint32_t ICER[1];                 \/*!< Offset: 0x080 (R\/W)  Interrupt Clear Enable Register          *\/$/;"	m	struct:__anon135	access:public
__anon135::ICPR	../CMSIS/Include/core_cm0.h	/^  __IO uint32_t ICPR[1];                 \/*!< Offset: 0x180 (R\/W)  Interrupt Clear Pending Register         *\/$/;"	m	struct:__anon135	access:public
__anon135::IP	../CMSIS/Include/core_cm0.h	/^  __IO uint32_t IP[8];                   \/*!< Offset: 0x300 (R\/W)  Interrupt Priority Register              *\/$/;"	m	struct:__anon135	access:public
__anon135::ISER	../CMSIS/Include/core_cm0.h	/^  __IO uint32_t ISER[1];                 \/*!< Offset: 0x000 (R\/W)  Interrupt Set Enable Register           *\/$/;"	m	struct:__anon135	access:public
__anon135::ISPR	../CMSIS/Include/core_cm0.h	/^  __IO uint32_t ISPR[1];                 \/*!< Offset: 0x100 (R\/W)  Interrupt Set Pending Register           *\/$/;"	m	struct:__anon135	access:public
__anon135::RESERVED0	../CMSIS/Include/core_cm0.h	/^       uint32_t RESERVED0[31];$/;"	m	struct:__anon135	access:public
__anon135::RESERVED2	../CMSIS/Include/core_cm0.h	/^       uint32_t RESERVED2[31];$/;"	m	struct:__anon135	access:public
__anon135::RESERVED3	../CMSIS/Include/core_cm0.h	/^       uint32_t RESERVED3[31];$/;"	m	struct:__anon135	access:public
__anon135::RESERVED4	../CMSIS/Include/core_cm0.h	/^       uint32_t RESERVED4[64];$/;"	m	struct:__anon135	access:public
__anon135::RSERVED1	../CMSIS/Include/core_cm0.h	/^       uint32_t RSERVED1[31];$/;"	m	struct:__anon135	access:public
__anon136::AIRCR	../CMSIS/Include/core_cm0.h	/^  __IO uint32_t AIRCR;                   \/*!< Offset: 0x00C (R\/W)  Application Interrupt and Reset Control Register      *\/$/;"	m	struct:__anon136	access:public
__anon136::CCR	../CMSIS/Include/core_cm0.h	/^  __IO uint32_t CCR;                     \/*!< Offset: 0x014 (R\/W)  Configuration Control Register                        *\/$/;"	m	struct:__anon136	access:public
__anon136::CPUID	../CMSIS/Include/core_cm0.h	/^  __I  uint32_t CPUID;                   \/*!< Offset: 0x000 (R\/ )  CPUID Base Register                                   *\/$/;"	m	struct:__anon136	access:public
__anon136::ICSR	../CMSIS/Include/core_cm0.h	/^  __IO uint32_t ICSR;                    \/*!< Offset: 0x004 (R\/W)  Interrupt Control and State Register                  *\/$/;"	m	struct:__anon136	access:public
__anon136::RESERVED0	../CMSIS/Include/core_cm0.h	/^       uint32_t RESERVED0;$/;"	m	struct:__anon136	access:public
__anon136::RESERVED1	../CMSIS/Include/core_cm0.h	/^       uint32_t RESERVED1;$/;"	m	struct:__anon136	access:public
__anon136::SCR	../CMSIS/Include/core_cm0.h	/^  __IO uint32_t SCR;                     \/*!< Offset: 0x010 (R\/W)  System Control Register                               *\/$/;"	m	struct:__anon136	access:public
__anon136::SHCSR	../CMSIS/Include/core_cm0.h	/^  __IO uint32_t SHCSR;                   \/*!< Offset: 0x024 (R\/W)  System Handler Control and State Register             *\/$/;"	m	struct:__anon136	access:public
__anon136::SHP	../CMSIS/Include/core_cm0.h	/^  __IO uint32_t SHP[2];                  \/*!< Offset: 0x01C (R\/W)  System Handlers Priority Registers. [0] is RESERVED   *\/$/;"	m	struct:__anon136	access:public
__anon137::CALIB	../CMSIS/Include/core_cm0.h	/^  __I  uint32_t CALIB;                   \/*!< Offset: 0x00C (R\/ )  SysTick Calibration Register        *\/$/;"	m	struct:__anon137	access:public
__anon137::CTRL	../CMSIS/Include/core_cm0.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x000 (R\/W)  SysTick Control and Status Register *\/$/;"	m	struct:__anon137	access:public
__anon137::LOAD	../CMSIS/Include/core_cm0.h	/^  __IO uint32_t LOAD;                    \/*!< Offset: 0x004 (R\/W)  SysTick Reload Value Register       *\/$/;"	m	struct:__anon137	access:public
__anon137::VAL	../CMSIS/Include/core_cm0.h	/^  __IO uint32_t VAL;                     \/*!< Offset: 0x008 (R\/W)  SysTick Current Value Register      *\/$/;"	m	struct:__anon137	access:public
__anon13::__anon14::FPCA	../CMSIS/Include/core_cm3.h	/^    uint32_t FPCA:1;                     \/*!< bit:      2  FP extension active flag           *\/$/;"	m	struct:__anon13::__anon14	access:public
__anon13::__anon14::SPSEL	../CMSIS/Include/core_cm3.h	/^    uint32_t SPSEL:1;                    \/*!< bit:      1  Stack to be used                   *\/$/;"	m	struct:__anon13::__anon14	access:public
__anon13::__anon14::_reserved0	../CMSIS/Include/core_cm3.h	/^    uint32_t _reserved0:29;              \/*!< bit:  3..31  Reserved                           *\/$/;"	m	struct:__anon13::__anon14	access:public
__anon13::__anon14::nPRIV	../CMSIS/Include/core_cm3.h	/^    uint32_t nPRIV:1;                    \/*!< bit:      0  Execution privilege in Thread mode *\/$/;"	m	struct:__anon13::__anon14	access:public
__anon13::b	../CMSIS/Include/core_cm3.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon13	typeref:struct:__anon13::__anon14	access:public
__anon13::w	../CMSIS/Include/core_cm3.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon13	access:public
__anon141::CR1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CR1;   \/*!< ADC control register 1,                      Address offset: 0x04 *\/$/;"	m	struct:__anon141	access:public
__anon141::CR2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CR2;   \/*!< ADC control register 2,                      Address offset: 0x08 *\/$/;"	m	struct:__anon141	access:public
__anon141::DR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t DR;    \/*!< ADC regular data register,                   Address offset: 0x4C *\/$/;"	m	struct:__anon141	access:public
__anon141::HTR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t HTR;   \/*!< ADC watchdog higher threshold register,      Address offset: 0x24 *\/$/;"	m	struct:__anon141	access:public
__anon141::JDR1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t JDR1;  \/*!< ADC injected data register 1,                Address offset: 0x3C *\/$/;"	m	struct:__anon141	access:public
__anon141::JDR2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t JDR2;  \/*!< ADC injected data register 2,                Address offset: 0x40 *\/$/;"	m	struct:__anon141	access:public
__anon141::JDR3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t JDR3;  \/*!< ADC injected data register 3,                Address offset: 0x44 *\/$/;"	m	struct:__anon141	access:public
__anon141::JDR4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t JDR4;  \/*!< ADC injected data register 4,                Address offset: 0x48 *\/$/;"	m	struct:__anon141	access:public
__anon141::JOFR1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t JOFR1; \/*!< ADC injected channel data offset register 1, Address offset: 0x14 *\/$/;"	m	struct:__anon141	access:public
__anon141::JOFR2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t JOFR2; \/*!< ADC injected channel data offset register 2, Address offset: 0x18 *\/$/;"	m	struct:__anon141	access:public
__anon141::JOFR3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t JOFR3; \/*!< ADC injected channel data offset register 3, Address offset: 0x1C *\/$/;"	m	struct:__anon141	access:public
__anon141::JOFR4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t JOFR4; \/*!< ADC injected channel data offset register 4, Address offset: 0x20 *\/$/;"	m	struct:__anon141	access:public
__anon141::JSQR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t JSQR;  \/*!< ADC injected sequence register,              Address offset: 0x38 *\/$/;"	m	struct:__anon141	access:public
__anon141::LTR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t LTR;   \/*!< ADC watchdog lower threshold register,       Address offset: 0x28 *\/$/;"	m	struct:__anon141	access:public
__anon141::SMPR1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t SMPR1; \/*!< ADC sample time register 1,                  Address offset: 0x0C *\/$/;"	m	struct:__anon141	access:public
__anon141::SMPR2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t SMPR2; \/*!< ADC sample time register 2,                  Address offset: 0x10 *\/$/;"	m	struct:__anon141	access:public
__anon141::SQR1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t SQR1;  \/*!< ADC regular sequence register 1,             Address offset: 0x2C *\/$/;"	m	struct:__anon141	access:public
__anon141::SQR2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t SQR2;  \/*!< ADC regular sequence register 2,             Address offset: 0x30 *\/$/;"	m	struct:__anon141	access:public
__anon141::SQR3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t SQR3;  \/*!< ADC regular sequence register 3,             Address offset: 0x34 *\/$/;"	m	struct:__anon141	access:public
__anon141::SR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t SR;    \/*!< ADC status register,                         Address offset: 0x00 *\/$/;"	m	struct:__anon141	access:public
__anon142::TDHR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t TDHR; \/*!< CAN mailbox data high register *\/$/;"	m	struct:__anon142	access:public
__anon142::TDLR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t TDLR; \/*!< CAN mailbox data low register *\/$/;"	m	struct:__anon142	access:public
__anon142::TDTR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t TDTR; \/*!< CAN mailbox data length control and time stamp register *\/$/;"	m	struct:__anon142	access:public
__anon142::TIR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t TIR;  \/*!< CAN TX mailbox identifier register *\/$/;"	m	struct:__anon142	access:public
__anon143::RDHR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t RDHR; \/*!< CAN receive FIFO mailbox data high register *\/$/;"	m	struct:__anon143	access:public
__anon143::RDLR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t RDLR; \/*!< CAN receive FIFO mailbox data low register *\/$/;"	m	struct:__anon143	access:public
__anon143::RDTR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t RDTR; \/*!< CAN receive FIFO mailbox data length control and time stamp register *\/$/;"	m	struct:__anon143	access:public
__anon143::RIR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t RIR;  \/*!< CAN receive FIFO mailbox identifier register *\/$/;"	m	struct:__anon143	access:public
__anon144::FR1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t FR1; \/*!< CAN Filter bank register 1 *\/$/;"	m	struct:__anon144	access:public
__anon144::FR2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t FR2; \/*!< CAN Filter bank register 1 *\/$/;"	m	struct:__anon144	access:public
__anon145::BTR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t              BTR;                 \/*!< CAN bit timing register,             Address offset: 0x1C          *\/$/;"	m	struct:__anon145	access:public
__anon145::ESR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t              ESR;                 \/*!< CAN error status register,           Address offset: 0x18          *\/$/;"	m	struct:__anon145	access:public
__anon145::FA1R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t              FA1R;                \/*!< CAN filter activation register,      Address offset: 0x21C         *\/$/;"	m	struct:__anon145	access:public
__anon145::FFA1R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t              FFA1R;               \/*!< CAN filter FIFO assignment register, Address offset: 0x214         *\/$/;"	m	struct:__anon145	access:public
__anon145::FM1R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t              FM1R;                \/*!< CAN filter mode register,            Address offset: 0x204         *\/$/;"	m	struct:__anon145	access:public
__anon145::FMR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t              FMR;                 \/*!< CAN filter master register,          Address offset: 0x200         *\/$/;"	m	struct:__anon145	access:public
__anon145::FS1R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t              FS1R;                \/*!< CAN filter scale register,           Address offset: 0x20C         *\/$/;"	m	struct:__anon145	access:public
__anon145::IER	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t              IER;                 \/*!< CAN interrupt enable register,       Address offset: 0x14          *\/$/;"	m	struct:__anon145	access:public
__anon145::MCR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t              MCR;                 \/*!< CAN master control register,         Address offset: 0x00          *\/$/;"	m	struct:__anon145	access:public
__anon145::MSR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t              MSR;                 \/*!< CAN master status register,          Address offset: 0x04          *\/$/;"	m	struct:__anon145	access:public
__anon145::RESERVED0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint32_t                   RESERVED0[88];       \/*!< Reserved, 0x020 - 0x17F                                            *\/$/;"	m	struct:__anon145	access:public
__anon145::RESERVED1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint32_t                   RESERVED1[12];       \/*!< Reserved, 0x1D0 - 0x1FF                                            *\/$/;"	m	struct:__anon145	access:public
__anon145::RESERVED2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint32_t                   RESERVED2;           \/*!< Reserved, 0x208                                                    *\/$/;"	m	struct:__anon145	access:public
__anon145::RESERVED3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint32_t                   RESERVED3;           \/*!< Reserved, 0x210                                                    *\/$/;"	m	struct:__anon145	access:public
__anon145::RESERVED4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint32_t                   RESERVED4;           \/*!< Reserved, 0x218                                                    *\/$/;"	m	struct:__anon145	access:public
__anon145::RESERVED5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint32_t                   RESERVED5[8];        \/*!< Reserved, 0x220-0x23F                                              *\/$/;"	m	struct:__anon145	access:public
__anon145::RF0R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t              RF0R;                \/*!< CAN receive FIFO 0 register,         Address offset: 0x0C          *\/$/;"	m	struct:__anon145	access:public
__anon145::RF1R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t              RF1R;                \/*!< CAN receive FIFO 1 register,         Address offset: 0x10          *\/$/;"	m	struct:__anon145	access:public
__anon145::TSR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t              TSR;                 \/*!< CAN transmit status register,        Address offset: 0x08          *\/$/;"	m	struct:__anon145	access:public
__anon145::sFIFOMailBox	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  CAN_FIFOMailBox_TypeDef    sFIFOMailBox[2];     \/*!< CAN FIFO MailBox,                    Address offset: 0x1B0 - 0x1CC *\/$/;"	m	struct:__anon145	access:public
__anon145::sFilterRegister	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  CAN_FilterRegister_TypeDef sFilterRegister[28]; \/*!< CAN Filter Register,                 Address offset: 0x240-0x31C   *\/$/;"	m	struct:__anon145	access:public
__anon145::sTxMailBox	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  CAN_TxMailBox_TypeDef      sTxMailBox[3];       \/*!< CAN Tx MailBox,                      Address offset: 0x180 - 0x1AC *\/$/;"	m	struct:__anon145	access:public
__anon146::CFGR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CFGR;         \/*!< CEC configuration register,        Address offset:0x04 *\/$/;"	m	struct:__anon146	access:public
__anon146::CR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CR;           \/*!< CEC control register,              Address offset:0x00 *\/$/;"	m	struct:__anon146	access:public
__anon146::IER	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t IER;          \/*!< CEC interrupt enable register,     Address offset:0x14 *\/$/;"	m	struct:__anon146	access:public
__anon146::ISR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t ISR;          \/*!< CEC Interrupt and Status Register, Address offset:0x10 *\/$/;"	m	struct:__anon146	access:public
__anon146::RXDR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t RXDR;         \/*!< CEC Rx Data Register,              Address offset:0x0C *\/$/;"	m	struct:__anon146	access:public
__anon146::TXDR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t TXDR;         \/*!< CEC Tx data register ,             Address offset:0x08 *\/$/;"	m	struct:__anon146	access:public
__anon147::CSR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CSR;    \/*!< Comparator control Status register, Address offset: 0x00 *\/$/;"	m	struct:__anon147	access:public
__anon148::CR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CR;          \/*!< CRC Control register,                        Address offset: 0x08 *\/$/;"	m	struct:__anon148	access:public
__anon148::DR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t DR;          \/*!< CRC Data register,                           Address offset: 0x00 *\/$/;"	m	struct:__anon148	access:public
__anon148::IDR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint8_t  IDR;         \/*!< CRC Independent data register,               Address offset: 0x04 *\/$/;"	m	struct:__anon148	access:public
__anon148::INIT	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t INIT;        \/*!< Initial CRC value register,                  Address offset: 0x10 *\/$/;"	m	struct:__anon148	access:public
__anon148::POL	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t POL;         \/*!< CRC polynomial register,                     Address offset: 0x14 *\/$/;"	m	struct:__anon148	access:public
__anon148::RESERVED0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint8_t       RESERVED0;   \/*!< Reserved,                                                    0x05 *\/$/;"	m	struct:__anon148	access:public
__anon148::RESERVED1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint16_t      RESERVED1;   \/*!< Reserved,                                                    0x06 *\/$/;"	m	struct:__anon148	access:public
__anon148::RESERVED2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint32_t      RESERVED2;   \/*!< Reserved,                                                    0x0C *\/$/;"	m	struct:__anon148	access:public
__anon149::CR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CR;       \/*!< DAC control register,                                    Address offset: 0x00 *\/$/;"	m	struct:__anon149	access:public
__anon149::DHR12L1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t DHR12L1;  \/*!< DAC channel1 12-bit left aligned data holding register,  Address offset: 0x0C *\/$/;"	m	struct:__anon149	access:public
__anon149::DHR12L2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t DHR12L2;  \/*!< DAC channel2 12-bit left aligned data holding register,  Address offset: 0x18 *\/$/;"	m	struct:__anon149	access:public
__anon149::DHR12LD	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t DHR12LD;  \/*!< DUAL DAC 12-bit left aligned data holding register,      Address offset: 0x24 *\/$/;"	m	struct:__anon149	access:public
__anon149::DHR12R1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t DHR12R1;  \/*!< DAC channel1 12-bit right-aligned data holding register, Address offset: 0x08 *\/$/;"	m	struct:__anon149	access:public
__anon149::DHR12R2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t DHR12R2;  \/*!< DAC channel2 12-bit right aligned data holding register, Address offset: 0x14 *\/$/;"	m	struct:__anon149	access:public
__anon149::DHR12RD	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t DHR12RD;  \/*!< Dual DAC 12-bit right-aligned data holding register,     Address offset: 0x20 *\/$/;"	m	struct:__anon149	access:public
__anon149::DHR8R1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t DHR8R1;   \/*!< DAC channel1 8-bit right aligned data holding register,  Address offset: 0x10 *\/$/;"	m	struct:__anon149	access:public
__anon149::DHR8R2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t DHR8R2;   \/*!< DAC channel2 8-bit right-aligned data holding register,  Address offset: 0x1C *\/$/;"	m	struct:__anon149	access:public
__anon149::DHR8RD	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t DHR8RD;   \/*!< DUAL DAC 8-bit right aligned data holding register,      Address offset: 0x28 *\/$/;"	m	struct:__anon149	access:public
__anon149::DOR1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t DOR1;     \/*!< DAC channel1 data output register,                       Address offset: 0x2C *\/$/;"	m	struct:__anon149	access:public
__anon149::DOR2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t DOR2;     \/*!< DAC channel2 data output register,                       Address offset: 0x30 *\/$/;"	m	struct:__anon149	access:public
__anon149::SR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t SR;       \/*!< DAC status register,                                     Address offset: 0x34 *\/$/;"	m	struct:__anon149	access:public
__anon149::SWTRIGR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t SWTRIGR;  \/*!< DAC software trigger register,                           Address offset: 0x04 *\/$/;"	m	struct:__anon149	access:public
__anon150::APB1FZ	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t APB1FZ;  \/*!< Debug MCU APB1 freeze register,   Address offset: 0x08 *\/$/;"	m	struct:__anon150	access:public
__anon150::APB2FZ	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t APB2FZ;  \/*!< Debug MCU APB2 freeze register,   Address offset: 0x0C *\/$/;"	m	struct:__anon150	access:public
__anon150::CR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CR;      \/*!< Debug MCU configuration register, Address offset: 0x04 *\/$/;"	m	struct:__anon150	access:public
__anon150::IDCODE	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t IDCODE;  \/*!< MCU device ID code,               Address offset: 0x00 *\/$/;"	m	struct:__anon150	access:public
__anon151::CCR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CCR;          \/*!< DMA channel x configuration register                                           *\/$/;"	m	struct:__anon151	access:public
__anon151::CMAR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CMAR;         \/*!< DMA channel x memory address register                                          *\/$/;"	m	struct:__anon151	access:public
__anon151::CNDTR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CNDTR;        \/*!< DMA channel x number of data register                                          *\/$/;"	m	struct:__anon151	access:public
__anon151::CPAR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CPAR;         \/*!< DMA channel x peripheral address register                                      *\/$/;"	m	struct:__anon151	access:public
__anon152::IFCR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t IFCR;         \/*!< DMA interrupt flag clear register,                        Address offset: 0x04 *\/$/;"	m	struct:__anon152	access:public
__anon152::ISR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t ISR;          \/*!< DMA interrupt status register,                            Address offset: 0x00 *\/$/;"	m	struct:__anon152	access:public
__anon153::EMR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t EMR;          \/*!<EXTI Event mask register,                                 Address offset: 0x04 *\/$/;"	m	struct:__anon153	access:public
__anon153::FTSR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t FTSR;         \/*!<EXTI Falling trigger selection register,                  Address offset: 0x0C *\/$/;"	m	struct:__anon153	access:public
__anon153::IMR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t IMR;          \/*!<EXTI Interrupt mask register,                             Address offset: 0x00 *\/$/;"	m	struct:__anon153	access:public
__anon153::PR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t PR;           \/*!<EXTI Pending register,                                    Address offset: 0x14 *\/$/;"	m	struct:__anon153	access:public
__anon153::RTSR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t RTSR;         \/*!<EXTI Rising trigger selection register ,                  Address offset: 0x08 *\/$/;"	m	struct:__anon153	access:public
__anon153::SWIER	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t SWIER;        \/*!<EXTI Software interrupt event register,                   Address offset: 0x10 *\/$/;"	m	struct:__anon153	access:public
__anon154::ACR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t ACR;          \/*!< FLASH access control register,              Address offset: 0x00 *\/$/;"	m	struct:__anon154	access:public
__anon154::AR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t AR;           \/*!< FLASH address register,                     Address offset: 0x14 *\/$/;"	m	struct:__anon154	access:public
__anon154::CR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CR;           \/*!< FLASH control register,                     Address offset: 0x10 *\/$/;"	m	struct:__anon154	access:public
__anon154::KEYR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t KEYR;         \/*!< FLASH key register,                         Address offset: 0x04 *\/$/;"	m	struct:__anon154	access:public
__anon154::OBR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t OBR;          \/*!< FLASH Option byte register,                 Address offset: 0x1C *\/$/;"	m	struct:__anon154	access:public
__anon154::OPTKEYR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t OPTKEYR;      \/*!< FLASH option key register,                  Address offset: 0x08 *\/$/;"	m	struct:__anon154	access:public
__anon154::RESERVED	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint32_t      RESERVED;     \/*!< Reserved, 0x18                                                   *\/$/;"	m	struct:__anon154	access:public
__anon154::SR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t SR;           \/*!< FLASH status register,                      Address offset: 0x0C *\/$/;"	m	struct:__anon154	access:public
__anon154::WRPR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t WRPR;         \/*!< FLASH Write register,                       Address offset: 0x20 *\/$/;"	m	struct:__anon154	access:public
__anon155::RDP	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint16_t RDP;          \/*!<FLASH option byte Read protection,             Address offset: 0x00 *\/$/;"	m	struct:__anon155	access:public
__anon155::RESERVED0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint16_t RESERVED0;         \/*!< Reserved,                                                     0x04 *\/$/;"	m	struct:__anon155	access:public
__anon155::RESERVED1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint16_t RESERVED1;         \/*!< Reserved,                                                     0x06 *\/$/;"	m	struct:__anon155	access:public
__anon155::USER	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint16_t USER;         \/*!<FLASH option byte user options,                Address offset: 0x02 *\/$/;"	m	struct:__anon155	access:public
__anon155::WRP0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint16_t WRP0;         \/*!<FLASH option byte write protection 0,          Address offset: 0x08 *\/$/;"	m	struct:__anon155	access:public
__anon155::WRP1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint16_t WRP1;         \/*!<FLASH option byte write protection 1,          Address offset: 0x0C *\/$/;"	m	struct:__anon155	access:public
__anon155::WRP2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint16_t WRP2;         \/*!<FLASH option byte write protection 2,          Address offset: 0x10 *\/$/;"	m	struct:__anon155	access:public
__anon155::WRP3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint16_t WRP3;         \/*!<FLASH option byte write protection 3,          Address offset: 0x12 *\/$/;"	m	struct:__anon155	access:public
__anon156::AFR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t AFR[2];       \/*!< GPIO alternate function low register,                Address offset: 0x20-0x24 *\/$/;"	m	struct:__anon156	access:public
__anon156::BRR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint16_t BRR;          \/*!< GPIO bit reset register,                                  Address offset: 0x28 *\/$/;"	m	struct:__anon156	access:public
__anon156::BSRR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t BSRR;         \/*!< GPIO port bit set\/reset registerBSRR,                     Address offset: 0x18 *\/$/;"	m	struct:__anon156	access:public
__anon156::IDR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint16_t IDR;          \/*!< GPIO port input data register,                            Address offset: 0x10 *\/$/;"	m	struct:__anon156	access:public
__anon156::LCKR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t LCKR;         \/*!< GPIO port configuration lock register,                    Address offset: 0x1C *\/$/;"	m	struct:__anon156	access:public
__anon156::MODER	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t MODER;        \/*!< GPIO port mode register,                                  Address offset: 0x00 *\/$/;"	m	struct:__anon156	access:public
__anon156::ODR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint16_t ODR;          \/*!< GPIO port output data register,                           Address offset: 0x14 *\/$/;"	m	struct:__anon156	access:public
__anon156::OSPEEDR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t OSPEEDR;      \/*!< GPIO port output speed register,                          Address offset: 0x08 *\/$/;"	m	struct:__anon156	access:public
__anon156::OTYPER	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint16_t OTYPER;       \/*!< GPIO port output type register,                           Address offset: 0x04 *\/$/;"	m	struct:__anon156	access:public
__anon156::PUPDR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t PUPDR;        \/*!< GPIO port pull-up\/pull-down register,                     Address offset: 0x0C *\/$/;"	m	struct:__anon156	access:public
__anon156::RESERVED0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint16_t RESERVED0;         \/*!< Reserved,                                                                 0x06 *\/$/;"	m	struct:__anon156	access:public
__anon156::RESERVED1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint16_t RESERVED1;         \/*!< Reserved,                                                                 0x12 *\/$/;"	m	struct:__anon156	access:public
__anon156::RESERVED2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint16_t RESERVED2;         \/*!< Reserved,                                                                 0x16 *\/$/;"	m	struct:__anon156	access:public
__anon156::RESERVED3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint16_t RESERVED3;         \/*!< Reserved,                                                                 0x2A *\/$/;"	m	struct:__anon156	access:public
__anon157::CFGR1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CFGR1;       \/*!< SYSCFG configuration register 1,                      Address offset: 0x00 *\/$/;"	m	struct:__anon157	access:public
__anon157::CFGR2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CFGR2;       \/*!< SYSCFG configuration register 2,                      Address offset: 0x18 *\/$/;"	m	struct:__anon157	access:public
__anon157::EXTICR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t EXTICR[4];   \/*!< SYSCFG control register,                              Adress offset: 0x14-0x08 *\/$/;"	m	struct:__anon157	access:public
__anon157::RESERVED	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^       uint32_t RESERVED;    \/*!< Reserved,                                                             0x04 *\/$/;"	m	struct:__anon157	access:public
__anon158::CR1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CR1;      \/*!< I2C Control register 1,            Address offset: 0x00 *\/$/;"	m	struct:__anon158	access:public
__anon158::CR2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CR2;      \/*!< I2C Control register 2,            Address offset: 0x04 *\/  $/;"	m	struct:__anon158	access:public
__anon158::ICR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t ICR;      \/*!< I2C Interrupt clear register,      Address offset: 0x1C *\/$/;"	m	struct:__anon158	access:public
__anon158::ISR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t ISR;      \/*!< I2C Interrupt and status register, Address offset: 0x18 *\/$/;"	m	struct:__anon158	access:public
__anon158::OAR1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t OAR1;     \/*!< I2C Own address 1 register,        Address offset: 0x08 *\/$/;"	m	struct:__anon158	access:public
__anon158::OAR2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t OAR2;     \/*!< I2C Own address 2 register,        Address offset: 0x0C *\/$/;"	m	struct:__anon158	access:public
__anon158::PECR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t PECR;     \/*!< I2C PEC register,                  Address offset: 0x20 *\/$/;"	m	struct:__anon158	access:public
__anon158::RXDR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t RXDR;     \/*!< I2C Receive data register,         Address offset: 0x24 *\/$/;"	m	struct:__anon158	access:public
__anon158::TIMEOUTR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t TIMEOUTR; \/*!< I2C Timeout register,              Address offset: 0x14 *\/$/;"	m	struct:__anon158	access:public
__anon158::TIMINGR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t TIMINGR;  \/*!< I2C Timing register,               Address offset: 0x10 *\/$/;"	m	struct:__anon158	access:public
__anon158::TXDR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t TXDR;     \/*!< I2C Transmit data register,        Address offset: 0x28 *\/  $/;"	m	struct:__anon158	access:public
__anon159::KR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t KR;   \/*!< IWDG Key register,       Address offset: 0x00 *\/$/;"	m	struct:__anon159	access:public
__anon159::PR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t PR;   \/*!< IWDG Prescaler register, Address offset: 0x04 *\/$/;"	m	struct:__anon159	access:public
__anon159::RLR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t RLR;  \/*!< IWDG Reload register,    Address offset: 0x08 *\/$/;"	m	struct:__anon159	access:public
__anon159::SR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t SR;   \/*!< IWDG Status register,    Address offset: 0x0C *\/$/;"	m	struct:__anon159	access:public
__anon159::WINR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t WINR; \/*!< IWDG Window register,    Address offset: 0x10 *\/ $/;"	m	struct:__anon159	access:public
__anon15::IABR	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t IABR[8];                 \/*!< Offset: 0x200 (R\/W)  Interrupt Active bit Register           *\/$/;"	m	struct:__anon15	access:public
__anon15::ICER	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t ICER[8];                 \/*!< Offset: 0x080 (R\/W)  Interrupt Clear Enable Register         *\/$/;"	m	struct:__anon15	access:public
__anon15::ICPR	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t ICPR[8];                 \/*!< Offset: 0x180 (R\/W)  Interrupt Clear Pending Register        *\/$/;"	m	struct:__anon15	access:public
__anon15::IP	../CMSIS/Include/core_cm3.h	/^  __IO uint8_t  IP[240];                 \/*!< Offset: 0x300 (R\/W)  Interrupt Priority Register (8Bit wide) *\/$/;"	m	struct:__anon15	access:public
__anon15::ISER	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t ISER[8];                 \/*!< Offset: 0x000 (R\/W)  Interrupt Set Enable Register           *\/$/;"	m	struct:__anon15	access:public
__anon15::ISPR	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t ISPR[8];                 \/*!< Offset: 0x100 (R\/W)  Interrupt Set Pending Register          *\/$/;"	m	struct:__anon15	access:public
__anon15::RESERVED0	../CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED0[24];$/;"	m	struct:__anon15	access:public
__anon15::RESERVED2	../CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED2[24];$/;"	m	struct:__anon15	access:public
__anon15::RESERVED3	../CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED3[24];$/;"	m	struct:__anon15	access:public
__anon15::RESERVED4	../CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED4[56];$/;"	m	struct:__anon15	access:public
__anon15::RESERVED5	../CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED5[644];$/;"	m	struct:__anon15	access:public
__anon15::RSERVED1	../CMSIS/Include/core_cm3.h	/^       uint32_t RSERVED1[24];$/;"	m	struct:__anon15	access:public
__anon15::STIR	../CMSIS/Include/core_cm3.h	/^  __O  uint32_t STIR;                    \/*!< Offset: 0xE00 ( \/W)  Software Trigger Interrupt Register     *\/$/;"	m	struct:__anon15	access:public
__anon160::CR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CR;   \/*!< PWR power control register,        Address offset: 0x00 *\/$/;"	m	struct:__anon160	access:public
__anon160::CSR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CSR;  \/*!< PWR power control\/status register, Address offset: 0x04 *\/$/;"	m	struct:__anon160	access:public
__anon161::AHBENR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t AHBENR;     \/*!< RCC AHB peripheral clock register,                           Address offset: 0x14 *\/$/;"	m	struct:__anon161	access:public
__anon161::AHBRSTR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t AHBRSTR;    \/*!< RCC AHB peripheral reset register,                           Address offset: 0x28 *\/$/;"	m	struct:__anon161	access:public
__anon161::APB1ENR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t APB1ENR;    \/*!< RCC APB1 peripheral clock enable register,                   Address offset: 0x1C *\/$/;"	m	struct:__anon161	access:public
__anon161::APB1RSTR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t APB1RSTR;   \/*!< RCC APB1 peripheral reset register,                          Address offset: 0x10 *\/$/;"	m	struct:__anon161	access:public
__anon161::APB2ENR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t APB2ENR;    \/*!< RCC APB2 peripheral clock enable register,                   Address offset: 0x18 *\/$/;"	m	struct:__anon161	access:public
__anon161::APB2RSTR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t APB2RSTR;   \/*!< RCC APB2 peripheral reset register,                          Address offset: 0x0C *\/$/;"	m	struct:__anon161	access:public
__anon161::BDCR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t BDCR;       \/*!< RCC Backup domain control register,                          Address offset: 0x20 *\/ $/;"	m	struct:__anon161	access:public
__anon161::CFGR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CFGR;       \/*!< RCC clock configuration register,                            Address offset: 0x04 *\/$/;"	m	struct:__anon161	access:public
__anon161::CFGR2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CFGR2;      \/*!< RCC clock configuration register 2,                          Address offset: 0x2C *\/$/;"	m	struct:__anon161	access:public
__anon161::CFGR3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CFGR3;      \/*!< RCC clock configuration register 3,                          Address offset: 0x30 *\/ $/;"	m	struct:__anon161	access:public
__anon161::CIR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CIR;        \/*!< RCC clock interrupt register,                                Address offset: 0x08 *\/$/;"	m	struct:__anon161	access:public
__anon161::CR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CR;         \/*!< RCC clock control register,                                  Address offset: 0x00 *\/$/;"	m	struct:__anon161	access:public
__anon161::CSR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CSR;        \/*!< RCC clock control & status register,                         Address offset: 0x24 *\/$/;"	m	struct:__anon161	access:public
__anon162::ALRMAR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t ALRMAR;     \/*!< RTC alarm A register,                                     Address offset: 0x1C *\/$/;"	m	struct:__anon162	access:public
__anon162::ALRMASSR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t ALRMASSR;   \/*!< RTC alarm A sub second register,                          Address offset: 0x44 *\/$/;"	m	struct:__anon162	access:public
__anon162::ALRMBR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t ALRMBR;     \/*!< RTC alarm B register,                                     Address offset: 0x20 *\/$/;"	m	struct:__anon162	access:public
__anon162::ALRMBSSR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t ALRMBSSR;   \/*!< RTC alarm B sub second register,                          Address offset: 0x48 *\/$/;"	m	struct:__anon162	access:public
__anon162::BKP0R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t BKP0R;      \/*!< RTC backup register 0,                                    Address offset: 0x50 *\/$/;"	m	struct:__anon162	access:public
__anon162::BKP10R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t BKP10R;     \/*!< RTC backup register 10,                                   Address offset: 0x78 *\/$/;"	m	struct:__anon162	access:public
__anon162::BKP11R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t BKP11R;     \/*!< RTC backup register 11,                                   Address offset: 0x7C *\/$/;"	m	struct:__anon162	access:public
__anon162::BKP12R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t BKP12R;     \/*!< RTC backup register 12,                                   Address offset: 0x80 *\/$/;"	m	struct:__anon162	access:public
__anon162::BKP13R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t BKP13R;     \/*!< RTC backup register 13,                                   Address offset: 0x84 *\/$/;"	m	struct:__anon162	access:public
__anon162::BKP14R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t BKP14R;     \/*!< RTC backup register 14,                                   Address offset: 0x88 *\/$/;"	m	struct:__anon162	access:public
__anon162::BKP15R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t BKP15R;     \/*!< RTC backup register 15,                                   Address offset: 0x8C *\/$/;"	m	struct:__anon162	access:public
__anon162::BKP16R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t BKP16R;     \/*!< RTC backup register 16,                                   Address offset: 0x90 *\/$/;"	m	struct:__anon162	access:public
__anon162::BKP17R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t BKP17R;     \/*!< RTC backup register 17,                                   Address offset: 0x94 *\/$/;"	m	struct:__anon162	access:public
__anon162::BKP18R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t BKP18R;     \/*!< RTC backup register 18,                                   Address offset: 0x98 *\/$/;"	m	struct:__anon162	access:public
__anon162::BKP19R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t BKP19R;     \/*!< RTC backup register 19,                                   Address offset: 0x9C *\/$/;"	m	struct:__anon162	access:public
__anon162::BKP1R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t BKP1R;      \/*!< RTC backup register 1,                                    Address offset: 0x54 *\/$/;"	m	struct:__anon162	access:public
__anon162::BKP20R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t BKP20R;     \/*!< RTC backup register 20,                                   Address offset: 0xA0 *\/$/;"	m	struct:__anon162	access:public
__anon162::BKP21R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t BKP21R;     \/*!< RTC backup register 21,                                   Address offset: 0xA4 *\/$/;"	m	struct:__anon162	access:public
__anon162::BKP22R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t BKP22R;     \/*!< RTC backup register 22,                                   Address offset: 0xA8 *\/$/;"	m	struct:__anon162	access:public
__anon162::BKP23R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t BKP23R;     \/*!< RTC backup register 23,                                   Address offset: 0xAC *\/$/;"	m	struct:__anon162	access:public
__anon162::BKP24R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t BKP24R;     \/*!< RTC backup register 24,                                   Address offset: 0xB0 *\/$/;"	m	struct:__anon162	access:public
__anon162::BKP25R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t BKP25R;     \/*!< RTC backup register 25,                                   Address offset: 0xB4 *\/$/;"	m	struct:__anon162	access:public
__anon162::BKP26R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t BKP26R;     \/*!< RTC backup register 26,                                   Address offset: 0xB8 *\/$/;"	m	struct:__anon162	access:public
__anon162::BKP27R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t BKP27R;     \/*!< RTC backup register 27,                                   Address offset: 0xBC *\/$/;"	m	struct:__anon162	access:public
__anon162::BKP28R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t BKP28R;     \/*!< RTC backup register 28,                                   Address offset: 0xC0 *\/$/;"	m	struct:__anon162	access:public
__anon162::BKP29R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t BKP29R;     \/*!< RTC backup register 29,                                   Address offset: 0xC4 *\/$/;"	m	struct:__anon162	access:public
__anon162::BKP2R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t BKP2R;      \/*!< RTC backup register 2,                                    Address offset: 0x58 *\/$/;"	m	struct:__anon162	access:public
__anon162::BKP30R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t BKP30R;     \/*!< RTC backup register 30,                                   Address offset: 0xC8 *\/$/;"	m	struct:__anon162	access:public
__anon162::BKP31R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t BKP31R;     \/*!< RTC backup register 31,                                   Address offset: 0xCC *\/$/;"	m	struct:__anon162	access:public
__anon162::BKP3R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t BKP3R;      \/*!< RTC backup register 3,                                    Address offset: 0x5C *\/$/;"	m	struct:__anon162	access:public
__anon162::BKP4R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t BKP4R;      \/*!< RTC backup register 4,                                    Address offset: 0x60 *\/$/;"	m	struct:__anon162	access:public
__anon162::BKP5R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t BKP5R;      \/*!< RTC backup register 5,                                    Address offset: 0x64 *\/$/;"	m	struct:__anon162	access:public
__anon162::BKP6R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t BKP6R;      \/*!< RTC backup register 6,                                    Address offset: 0x68 *\/$/;"	m	struct:__anon162	access:public
__anon162::BKP7R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t BKP7R;      \/*!< RTC backup register 7,                                    Address offset: 0x6C *\/$/;"	m	struct:__anon162	access:public
__anon162::BKP8R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t BKP8R;      \/*!< RTC backup register 8,                                    Address offset: 0x70 *\/$/;"	m	struct:__anon162	access:public
__anon162::BKP9R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t BKP9R;      \/*!< RTC backup register 9,                                    Address offset: 0x74 *\/$/;"	m	struct:__anon162	access:public
__anon162::CALR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CALR;       \/*!< RTC calibration register,                                 Address offset: 0x3C *\/$/;"	m	struct:__anon162	access:public
__anon162::CR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CR;         \/*!< RTC control register,                                     Address offset: 0x08 *\/$/;"	m	struct:__anon162	access:public
__anon162::DR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t DR;         \/*!< RTC date register,                                        Address offset: 0x04 *\/$/;"	m	struct:__anon162	access:public
__anon162::ISR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t ISR;        \/*!< RTC initialization and status register,                   Address offset: 0x0C *\/$/;"	m	struct:__anon162	access:public
__anon162::PRER	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t PRER;       \/*!< RTC prescaler register,                                   Address offset: 0x10 *\/$/;"	m	struct:__anon162	access:public
__anon162::RESERVED0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint32_t RESERVED0;       \/*!< Reserved, 0x18                                                                 *\/$/;"	m	struct:__anon162	access:public
__anon162::RESERVED7	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint32_t RESERVED7;       \/*!< Reserved, 0x4C                                                                 *\/$/;"	m	struct:__anon162	access:public
__anon162::SHIFTR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t SHIFTR;     \/*!< RTC shift control register,                               Address offset: 0x2C *\/$/;"	m	struct:__anon162	access:public
__anon162::SSR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t SSR;        \/*!< RTC sub second register,                                  Address offset: 0x28 *\/$/;"	m	struct:__anon162	access:public
__anon162::TAFCR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t TAFCR;      \/*!< RTC tamper and alternate function configuration register, Address offset: 0x40 *\/$/;"	m	struct:__anon162	access:public
__anon162::TR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t TR;         \/*!< RTC time register,                                        Address offset: 0x00 *\/$/;"	m	struct:__anon162	access:public
__anon162::TSDR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t TSDR;       \/*!< RTC time stamp date register,                             Address offset: 0x34 *\/$/;"	m	struct:__anon162	access:public
__anon162::TSSSR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t TSSSR;      \/*!< RTC time-stamp sub second register,                       Address offset: 0x38 *\/$/;"	m	struct:__anon162	access:public
__anon162::TSTR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t TSTR;       \/*!< RTC time stamp time register,                             Address offset: 0x30 *\/$/;"	m	struct:__anon162	access:public
__anon162::WPR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t WPR;        \/*!< RTC write protection register,                            Address offset: 0x24 *\/$/;"	m	struct:__anon162	access:public
__anon162::WUTR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t WUTR;       \/*!< RTC wakeup timer register,                                Address offset: 0x14 *\/$/;"	m	struct:__anon162	access:public
__anon163::CLRISR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CLRISR;       \/*!< SDADC clear interrupt and status register,       Address offset: 0x0C *\/$/;"	m	struct:__anon163	access:public
__anon163::CONF0R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CONF0R;       \/*!< SDADC configuration 0 register,                  Address offset: 0x20 *\/$/;"	m	struct:__anon163	access:public
__anon163::CONF1R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CONF1R;       \/*!< SDADC configuration 1 register,                  Address offset: 0x24 *\/$/;"	m	struct:__anon163	access:public
__anon163::CONF2R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CONF2R;       \/*!< SDADC configuration 2 register,                  Address offset: 0x28 *\/$/;"	m	struct:__anon163	access:public
__anon163::CONFCHR1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CONFCHR1;     \/*!< SDADC channel configuration register 1,          Address offset: 0x40 *\/$/;"	m	struct:__anon163	access:public
__anon163::CONFCHR2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CONFCHR2;     \/*!< SDADC channel configuration register 2,          Address offset: 0x44 *\/$/;"	m	struct:__anon163	access:public
__anon163::CR1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CR1;          \/*!< SDADC control register 1,                        Address offset: 0x00 *\/$/;"	m	struct:__anon163	access:public
__anon163::CR2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CR2;          \/*!< SDADC control register 2,                        Address offset: 0x04 *\/$/;"	m	struct:__anon163	access:public
__anon163::ISR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t ISR;          \/*!< SDADC interrupt and status register,             Address offset: 0x08 *\/$/;"	m	struct:__anon163	access:public
__anon163::JCHGR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t JCHGR;        \/*!< SDADC injected channel group selection register, Address offset: 0x14 *\/$/;"	m	struct:__anon163	access:public
__anon163::JDATA12R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t JDATA12R;     \/*!< SDADC1 and SDADC2 injected data register,        Address offset: 0x70 *\/$/;"	m	struct:__anon163	access:public
__anon163::JDATA13R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t JDATA13R;     \/*!< SDADC1 and SDADC3 injected data register,        Address offset: 0x78 *\/$/;"	m	struct:__anon163	access:public
__anon163::JDATAR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t JDATAR;       \/*!< SDADC data register for injected group,          Address offset: 0x60 *\/$/;"	m	struct:__anon163	access:public
__anon163::RDATA12R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t RDATA12R;     \/*!< SDADC1 and SDADC2 regular data register,         Address offset: 0x74 *\/$/;"	m	struct:__anon163	access:public
__anon163::RDATA13R	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t RDATA13R;     \/*!< SDADC1 and SDADC3 regular data register,         Address offset: 0x7C *\/$/;"	m	struct:__anon163	access:public
__anon163::RDATAR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t RDATAR;       \/*!< SDADC data register for the regular channel,     Address offset: 0x64 *\/$/;"	m	struct:__anon163	access:public
__anon163::RESERVED0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t RESERVED0;    \/*!< Reserved, 0x10                                                        *\/$/;"	m	struct:__anon163	access:public
__anon163::RESERVED1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t RESERVED1;    \/*!< Reserved, 0x18                                                        *\/$/;"	m	struct:__anon163	access:public
__anon163::RESERVED2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t RESERVED2;    \/*!< Reserved, 0x1C                                                        *\/$/;"	m	struct:__anon163	access:public
__anon163::RESERVED3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t RESERVED3[5]; \/*!< Reserved, 0x2C - 0x3C                                                 *\/$/;"	m	struct:__anon163	access:public
__anon163::RESERVED4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t RESERVED4[6]; \/*!< Reserved, 0x48 - 0x5C                                                 *\/$/;"	m	struct:__anon163	access:public
__anon163::RESERVED5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t RESERVED5[2]; \/*!< Reserved, 0x68 - 0x6C                                                 *\/$/;"	m	struct:__anon163	access:public
__anon164::CR1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint16_t CR1;      \/*!< SPI Control register 1 (not used in I2S mode),       Address offset: 0x00 *\/$/;"	m	struct:__anon164	access:public
__anon164::CR2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint16_t CR2;      \/*!< SPI Control register 2,                              Address offset: 0x04 *\/$/;"	m	struct:__anon164	access:public
__anon164::CRCPR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint16_t CRCPR;    \/*!< SPI CRC polynomial register (not used in I2S mode),  Address offset: 0x10 *\/$/;"	m	struct:__anon164	access:public
__anon164::DR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint16_t DR;       \/*!< SPI data register,                                   Address offset: 0x0C *\/$/;"	m	struct:__anon164	access:public
__anon164::I2SCFGR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint16_t I2SCFGR;  \/*!< SPI_I2S configuration register,                      Address offset: 0x1C *\/$/;"	m	struct:__anon164	access:public
__anon164::I2SPR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint16_t I2SPR;    \/*!< SPI_I2S prescaler register,                          Address offset: 0x20 *\/$/;"	m	struct:__anon164	access:public
__anon164::RESERVED0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint16_t  RESERVED0;    \/*!< Reserved, 0x02                                                            *\/$/;"	m	struct:__anon164	access:public
__anon164::RESERVED1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint16_t  RESERVED1;    \/*!< Reserved, 0x06                                                            *\/$/;"	m	struct:__anon164	access:public
__anon164::RESERVED2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint16_t  RESERVED2;    \/*!< Reserved, 0x0A                                                            *\/$/;"	m	struct:__anon164	access:public
__anon164::RESERVED3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint16_t  RESERVED3;    \/*!< Reserved, 0x0E                                                            *\/$/;"	m	struct:__anon164	access:public
__anon164::RESERVED4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint16_t  RESERVED4;    \/*!< Reserved, 0x12                                                            *\/$/;"	m	struct:__anon164	access:public
__anon164::RESERVED5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint16_t  RESERVED5;    \/*!< Reserved, 0x16                                                            *\/$/;"	m	struct:__anon164	access:public
__anon164::RESERVED6	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint16_t  RESERVED6;    \/*!< Reserved, 0x1A                                                            *\/ $/;"	m	struct:__anon164	access:public
__anon164::RESERVED7	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint16_t  RESERVED7;    \/*!< Reserved, 0x1E                                                            *\/$/;"	m	struct:__anon164	access:public
__anon164::RESERVED8	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint16_t  RESERVED8;    \/*!< Reserved, 0x22                                                            *\/    $/;"	m	struct:__anon164	access:public
__anon164::RXCRCR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint16_t RXCRCR;   \/*!< SPI Rx CRC register (not used in I2S mode),          Address offset: 0x14 *\/$/;"	m	struct:__anon164	access:public
__anon164::SR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint16_t SR;       \/*!< SPI Status register,                                 Address offset: 0x08 *\/$/;"	m	struct:__anon164	access:public
__anon164::TXCRCR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint16_t TXCRCR;   \/*!< SPI Tx CRC register (not used in I2S mode),          Address offset: 0x18 *\/$/;"	m	struct:__anon164	access:public
__anon165::ARR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t ARR;         \/*!< TIM auto-reload register,            Address offset: 0x2C *\/$/;"	m	struct:__anon165	access:public
__anon165::BDTR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint16_t BDTR;        \/*!< TIM break and dead-time register,    Address offset: 0x44 *\/$/;"	m	struct:__anon165	access:public
__anon165::CCER	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint16_t CCER;        \/*!< TIM capture\/compare enable register, Address offset: 0x20 *\/$/;"	m	struct:__anon165	access:public
__anon165::CCMR1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint16_t CCMR1;       \/*!< TIM capture\/compare mode register 1, Address offset: 0x18 *\/$/;"	m	struct:__anon165	access:public
__anon165::CCMR2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint16_t CCMR2;       \/*!< TIM capture\/compare mode register 2, Address offset: 0x1C *\/$/;"	m	struct:__anon165	access:public
__anon165::CCR1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CCR1;        \/*!< TIM capture\/compare register 1,      Address offset: 0x34 *\/$/;"	m	struct:__anon165	access:public
__anon165::CCR2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CCR2;        \/*!< TIM capture\/compare register 2,      Address offset: 0x38 *\/$/;"	m	struct:__anon165	access:public
__anon165::CCR3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CCR3;        \/*!< TIM capture\/compare register 3,      Address offset: 0x3C *\/$/;"	m	struct:__anon165	access:public
__anon165::CCR4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CCR4;        \/*!< TIM capture\/compare register 4,      Address offset: 0x40 *\/$/;"	m	struct:__anon165	access:public
__anon165::CNT	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CNT;         \/*!< TIM counter register,                Address offset: 0x24 *\/$/;"	m	struct:__anon165	access:public
__anon165::CR1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint16_t CR1;         \/*!< TIM control register 1,              Address offset: 0x00 *\/$/;"	m	struct:__anon165	access:public
__anon165::CR2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint16_t CR2;         \/*!< TIM control register 2,              Address offset: 0x04 *\/$/;"	m	struct:__anon165	access:public
__anon165::DCR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint16_t DCR;         \/*!< TIM DMA control register,            Address offset: 0x48 *\/$/;"	m	struct:__anon165	access:public
__anon165::DIER	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint16_t DIER;        \/*!< TIM DMA\/interrupt enable register,   Address offset: 0x0C *\/$/;"	m	struct:__anon165	access:public
__anon165::DMAR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint16_t DMAR;        \/*!< TIM DMA address for full transfer,   Address offset: 0x4C *\/$/;"	m	struct:__anon165	access:public
__anon165::EGR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint16_t EGR;         \/*!< TIM event generation register,       Address offset: 0x14 *\/$/;"	m	struct:__anon165	access:public
__anon165::OR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint16_t OR;          \/*!< TIM option register,                 Address offset: 0x50 *\/$/;"	m	struct:__anon165	access:public
__anon165::PSC	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint16_t PSC;         \/*!< TIM prescaler,                       Address offset: 0x28 *\/$/;"	m	struct:__anon165	access:public
__anon165::RCR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint16_t RCR;         \/*!< TIM repetition counter register,     Address offset: 0x30 *\/$/;"	m	struct:__anon165	access:public
__anon165::RESERVED0	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint16_t      RESERVED0;   \/*!< Reserved, 0x02                                            *\/$/;"	m	struct:__anon165	access:public
__anon165::RESERVED1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint16_t      RESERVED1;   \/*!< Reserved, 0x06                                            *\/$/;"	m	struct:__anon165	access:public
__anon165::RESERVED10	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint16_t      RESERVED10;  \/*!< Reserved, 0x32                                            *\/$/;"	m	struct:__anon165	access:public
__anon165::RESERVED11	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint16_t      RESERVED11;  \/*!< Reserved, 0x46                                            *\/$/;"	m	struct:__anon165	access:public
__anon165::RESERVED12	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint16_t      RESERVED12;  \/*!< Reserved, 0x4A                                            *\/$/;"	m	struct:__anon165	access:public
__anon165::RESERVED13	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint16_t      RESERVED13;  \/*!< Reserved, 0x4E                                            *\/$/;"	m	struct:__anon165	access:public
__anon165::RESERVED14	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint16_t      RESERVED14;  \/*!< Reserved, 0x52                                            *\/$/;"	m	struct:__anon165	access:public
__anon165::RESERVED2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint16_t      RESERVED2;   \/*!< Reserved, 0x0A                                            *\/$/;"	m	struct:__anon165	access:public
__anon165::RESERVED3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint16_t      RESERVED3;   \/*!< Reserved, 0x0E                                            *\/$/;"	m	struct:__anon165	access:public
__anon165::RESERVED4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint16_t      RESERVED4;   \/*!< Reserved, 0x12                                            *\/$/;"	m	struct:__anon165	access:public
__anon165::RESERVED5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint16_t      RESERVED5;   \/*!< Reserved, 0x16                                            *\/$/;"	m	struct:__anon165	access:public
__anon165::RESERVED6	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint16_t      RESERVED6;   \/*!< Reserved, 0x1A                                            *\/$/;"	m	struct:__anon165	access:public
__anon165::RESERVED7	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint16_t      RESERVED7;   \/*!< Reserved, 0x1E                                            *\/$/;"	m	struct:__anon165	access:public
__anon165::RESERVED8	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint16_t      RESERVED8;   \/*!< Reserved, 0x22                                            *\/$/;"	m	struct:__anon165	access:public
__anon165::RESERVED9	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint16_t      RESERVED9;   \/*!< Reserved, 0x2A                                            *\/$/;"	m	struct:__anon165	access:public
__anon165::SMCR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint16_t SMCR;        \/*!< TIM slave mode control register,     Address offset: 0x08 *\/$/;"	m	struct:__anon165	access:public
__anon165::SR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint16_t SR;          \/*!< TIM status register,                 Address offset: 0x10 *\/$/;"	m	struct:__anon165	access:public
__anon166::CR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CR;            \/*!< TSC control register,                                     Address offset: 0x00 *\/$/;"	m	struct:__anon166	access:public
__anon166::ICR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t ICR;           \/*!< TSC interrupt clear register,                             Address offset: 0x08 *\/$/;"	m	struct:__anon166	access:public
__anon166::IER	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t IER;           \/*!< TSC interrupt enable register,                            Address offset: 0x04 *\/$/;"	m	struct:__anon166	access:public
__anon166::IOASCR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t IOASCR;        \/*!< TSC I\/O analog switch control register,                   Address offset: 0x18 *\/$/;"	m	struct:__anon166	access:public
__anon166::IOCCR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t IOCCR;         \/*!< TSC I\/O channel control register,                         Address offset: 0x28 *\/$/;"	m	struct:__anon166	access:public
__anon166::IOGCSR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t IOGCSR;        \/*!< TSC I\/O group control status register,                    Address offset: 0x30 *\/$/;"	m	struct:__anon166	access:public
__anon166::IOGXCR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t IOGXCR[8];     \/*!< TSC I\/O group x counter register,                         Address offset: 0x34-50 *\/$/;"	m	struct:__anon166	access:public
__anon166::IOHCR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t IOHCR;         \/*!< TSC I\/O hysteresis control register,                      Address offset: 0x10 *\/$/;"	m	struct:__anon166	access:public
__anon166::IOSCR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t IOSCR;         \/*!< TSC I\/O sampling control register,                        Address offset: 0x20 *\/$/;"	m	struct:__anon166	access:public
__anon166::ISR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t ISR;           \/*!< TSC interrupt status register,                            Address offset: 0x0C *\/$/;"	m	struct:__anon166	access:public
__anon166::RESERVED1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint32_t      RESERVED1;     \/*!< Reserved,                                                 Address offset: 0x14 *\/$/;"	m	struct:__anon166	access:public
__anon166::RESERVED2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint32_t      RESERVED2;     \/*!< Reserved,                                                 Address offset: 0x1C *\/$/;"	m	struct:__anon166	access:public
__anon166::RESERVED3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint32_t      RESERVED3;     \/*!< Reserved,                                                 Address offset: 0x24 *\/$/;"	m	struct:__anon166	access:public
__anon166::RESERVED4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint32_t      RESERVED4;     \/*!< Reserved,                                                 Address offset: 0x2C *\/$/;"	m	struct:__anon166	access:public
__anon167::BRR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint16_t BRR;    \/*!< USART Baud rate register,                 Address offset: 0x0C *\/$/;"	m	struct:__anon167	access:public
__anon167::CR1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CR1;    \/*!< USART Control register 1,                 Address offset: 0x00 *\/ $/;"	m	struct:__anon167	access:public
__anon167::CR2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CR2;    \/*!< USART Control register 2,                 Address offset: 0x04 *\/ $/;"	m	struct:__anon167	access:public
__anon167::CR3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CR3;    \/*!< USART Control register 3,                 Address offset: 0x08 *\/$/;"	m	struct:__anon167	access:public
__anon167::GTPR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint16_t GTPR;   \/*!< USART Guard time and prescaler register,  Address offset: 0x10 *\/$/;"	m	struct:__anon167	access:public
__anon167::ICR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t ICR;    \/*!< USART Interrupt flag Clear register,      Address offset: 0x20 *\/$/;"	m	struct:__anon167	access:public
__anon167::ISR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t ISR;    \/*!< USART Interrupt and status register,      Address offset: 0x1C *\/$/;"	m	struct:__anon167	access:public
__anon167::RDR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint16_t RDR;    \/*!< USART Receive Data register,              Address offset: 0x24 *\/$/;"	m	struct:__anon167	access:public
__anon167::RESERVED1	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint16_t  RESERVED1;  \/*!< Reserved, 0x0E                                                 *\/  $/;"	m	struct:__anon167	access:public
__anon167::RESERVED2	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint16_t  RESERVED2;  \/*!< Reserved, 0x12                                                 *\/$/;"	m	struct:__anon167	access:public
__anon167::RESERVED3	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint16_t  RESERVED3;  \/*!< Reserved, 0x1A                                                 *\/$/;"	m	struct:__anon167	access:public
__anon167::RESERVED4	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint16_t  RESERVED4;  \/*!< Reserved, 0x26                                                 *\/$/;"	m	struct:__anon167	access:public
__anon167::RESERVED5	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  uint16_t  RESERVED5;  \/*!< Reserved, 0x2A                                                 *\/$/;"	m	struct:__anon167	access:public
__anon167::RQR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint16_t RQR;    \/*!< USART Request register,                   Address offset: 0x18 *\/$/;"	m	struct:__anon167	access:public
__anon167::RTOR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t RTOR;   \/*!< USART Receiver Time Out register,         Address offset: 0x14 *\/  $/;"	m	struct:__anon167	access:public
__anon167::TDR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint16_t TDR;    \/*!< USART Transmit Data register,             Address offset: 0x28 *\/$/;"	m	struct:__anon167	access:public
__anon168::CFR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CFR;  \/*!< WWDG Configuration register, Address offset: 0x04 *\/$/;"	m	struct:__anon168	access:public
__anon168::CR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t CR;   \/*!< WWDG Control register,       Address offset: 0x00 *\/$/;"	m	struct:__anon168	access:public
__anon168::SR	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  __IO uint32_t SR;   \/*!< WWDG Status register,        Address offset: 0x08 *\/$/;"	m	struct:__anon168	access:public
__anon169::I2C_Ack	../inc/stm32f37x_i2c.h	/^  uint32_t I2C_Ack;                 \/*!< Enables or disables the acknowledgement.$/;"	m	struct:__anon169	access:public
__anon169::I2C_AcknowledgedAddress	../inc/stm32f37x_i2c.h	/^  uint32_t I2C_AcknowledgedAddress; \/*!< Specifies if 7-bit or 10-bit address is acknowledged.$/;"	m	struct:__anon169	access:public
__anon169::I2C_AnalogFilter	../inc/stm32f37x_i2c.h	/^  uint32_t I2C_AnalogFilter;        \/*!< Enables or disables analog noise filter.$/;"	m	struct:__anon169	access:public
__anon169::I2C_DigitalFilter	../inc/stm32f37x_i2c.h	/^  uint32_t I2C_DigitalFilter;       \/*!< Configures the digital noise filter.$/;"	m	struct:__anon169	access:public
__anon169::I2C_Mode	../inc/stm32f37x_i2c.h	/^  uint32_t I2C_Mode;                \/*!< Specifies the I2C mode.$/;"	m	struct:__anon169	access:public
__anon169::I2C_OwnAddress1	../inc/stm32f37x_i2c.h	/^  uint32_t I2C_OwnAddress1;         \/*!< Specifies the device own address 1.$/;"	m	struct:__anon169	access:public
__anon169::I2C_Timing	../inc/stm32f37x_i2c.h	/^  uint32_t I2C_Timing;              \/*!< Specifies the I2C_TIMINGR_register value.$/;"	m	struct:__anon169	access:public
__anon16::ADR	../CMSIS/Include/core_cm3.h	/^  __I  uint32_t ADR;                     \/*!< Offset: 0x04C (R\/ )  Auxiliary Feature Register                            *\/$/;"	m	struct:__anon16	access:public
__anon16::AFSR	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t AFSR;                    \/*!< Offset: 0x03C (R\/W)  Auxiliary Fault Status Register                       *\/$/;"	m	struct:__anon16	access:public
__anon16::AIRCR	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t AIRCR;                   \/*!< Offset: 0x00C (R\/W)  Application Interrupt and Reset Control Register      *\/$/;"	m	struct:__anon16	access:public
__anon16::BFAR	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t BFAR;                    \/*!< Offset: 0x038 (R\/W)  BusFault Address Register                             *\/$/;"	m	struct:__anon16	access:public
__anon16::CCR	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t CCR;                     \/*!< Offset: 0x014 (R\/W)  Configuration Control Register                        *\/$/;"	m	struct:__anon16	access:public
__anon16::CFSR	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t CFSR;                    \/*!< Offset: 0x028 (R\/W)  Configurable Fault Status Register                    *\/$/;"	m	struct:__anon16	access:public
__anon16::CPACR	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t CPACR;                   \/*!< Offset: 0x088 (R\/W)  Coprocessor Access Control Register                   *\/$/;"	m	struct:__anon16	access:public
__anon16::CPUID	../CMSIS/Include/core_cm3.h	/^  __I  uint32_t CPUID;                   \/*!< Offset: 0x000 (R\/ )  CPUID Base Register                                   *\/$/;"	m	struct:__anon16	access:public
__anon16::DFR	../CMSIS/Include/core_cm3.h	/^  __I  uint32_t DFR;                     \/*!< Offset: 0x048 (R\/ )  Debug Feature Register                                *\/$/;"	m	struct:__anon16	access:public
__anon16::DFSR	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t DFSR;                    \/*!< Offset: 0x030 (R\/W)  Debug Fault Status Register                           *\/$/;"	m	struct:__anon16	access:public
__anon16::HFSR	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t HFSR;                    \/*!< Offset: 0x02C (R\/W)  HardFault Status Register                             *\/$/;"	m	struct:__anon16	access:public
__anon16::ICSR	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t ICSR;                    \/*!< Offset: 0x004 (R\/W)  Interrupt Control and State Register                  *\/$/;"	m	struct:__anon16	access:public
__anon16::ISAR	../CMSIS/Include/core_cm3.h	/^  __I  uint32_t ISAR[5];                 \/*!< Offset: 0x060 (R\/ )  Instruction Set Attributes Register                   *\/$/;"	m	struct:__anon16	access:public
__anon16::MMFAR	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t MMFAR;                   \/*!< Offset: 0x034 (R\/W)  MemManage Fault Address Register                      *\/$/;"	m	struct:__anon16	access:public
__anon16::MMFR	../CMSIS/Include/core_cm3.h	/^  __I  uint32_t MMFR[4];                 \/*!< Offset: 0x050 (R\/ )  Memory Model Feature Register                         *\/$/;"	m	struct:__anon16	access:public
__anon16::PFR	../CMSIS/Include/core_cm3.h	/^  __I  uint32_t PFR[2];                  \/*!< Offset: 0x040 (R\/ )  Processor Feature Register                            *\/$/;"	m	struct:__anon16	access:public
__anon16::RESERVED0	../CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED0[5];$/;"	m	struct:__anon16	access:public
__anon16::SCR	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t SCR;                     \/*!< Offset: 0x010 (R\/W)  System Control Register                               *\/$/;"	m	struct:__anon16	access:public
__anon16::SHCSR	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t SHCSR;                   \/*!< Offset: 0x024 (R\/W)  System Handler Control and State Register             *\/$/;"	m	struct:__anon16	access:public
__anon16::SHP	../CMSIS/Include/core_cm3.h	/^  __IO uint8_t  SHP[12];                 \/*!< Offset: 0x018 (R\/W)  System Handlers Priority Registers (4-7, 8-11, 12-15) *\/$/;"	m	struct:__anon16	access:public
__anon16::VTOR	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t VTOR;                    \/*!< Offset: 0x008 (R\/W)  Vector Table Offset Register                          *\/$/;"	m	struct:__anon16	access:public
__anon175::GPIO_Mode	../inc/stm32f37x_gpio.h	/^  GPIOMode_TypeDef GPIO_Mode;     \/*!< Specifies the operating mode for the selected pins.$/;"	m	struct:__anon175	access:public
__anon175::GPIO_OType	../inc/stm32f37x_gpio.h	/^  GPIOOType_TypeDef GPIO_OType;   \/*!< Specifies the operating output type for the selected pins.$/;"	m	struct:__anon175	access:public
__anon175::GPIO_Pin	../inc/stm32f37x_gpio.h	/^  uint32_t GPIO_Pin;              \/*!< Specifies the GPIO pins to be configured.$/;"	m	struct:__anon175	access:public
__anon175::GPIO_PuPd	../inc/stm32f37x_gpio.h	/^  GPIOPuPd_TypeDef GPIO_PuPd;     \/*!< Specifies the operating Pull-up\/Pull down for the selected pins.$/;"	m	struct:__anon175	access:public
__anon175::GPIO_Speed	../inc/stm32f37x_gpio.h	/^  GPIOSpeed_TypeDef GPIO_Speed;   \/*!< Specifies the speed for the selected pins.$/;"	m	struct:__anon175	access:public
__anon176::ADC_ContinuousConvMode	../inc/stm32f37x_adc.h	/^  FunctionalState ADC_ContinuousConvMode; \/*!< Specifies whether the conversion is performed in$/;"	m	struct:__anon176	access:public
__anon176::ADC_DataAlign	../inc/stm32f37x_adc.h	/^  uint32_t ADC_DataAlign;                 \/*!< Specifies whether the ADC data alignment is left or right.$/;"	m	struct:__anon176	access:public
__anon176::ADC_ExternalTrigConv	../inc/stm32f37x_adc.h	/^  uint32_t ADC_ExternalTrigConv;          \/*!< Defines the external trigger used to start the analog$/;"	m	struct:__anon176	access:public
__anon176::ADC_NbrOfChannel	../inc/stm32f37x_adc.h	/^  uint8_t ADC_NbrOfChannel;               \/*!< Specifies the number of ADC channels that will be converted$/;"	m	struct:__anon176	access:public
__anon176::ADC_ScanConvMode	../inc/stm32f37x_adc.h	/^  FunctionalState ADC_ScanConvMode;       \/*!< Specifies whether the conversion is performed in$/;"	m	struct:__anon176	access:public
__anon177::USART_BaudRate	../inc/stm32f37x_usart.h	/^  uint32_t USART_BaudRate;            \/*!< This member configures the USART communication baud rate.$/;"	m	struct:__anon177	access:public
__anon177::USART_HardwareFlowControl	../inc/stm32f37x_usart.h	/^  uint32_t USART_HardwareFlowControl; \/*!< Specifies wether the hardware flow control mode is enabled$/;"	m	struct:__anon177	access:public
__anon177::USART_Mode	../inc/stm32f37x_usart.h	/^  uint32_t USART_Mode;                \/*!< Specifies wether the Receive or Transmit mode is enabled or disabled.$/;"	m	struct:__anon177	access:public
__anon177::USART_Parity	../inc/stm32f37x_usart.h	/^  uint32_t USART_Parity;              \/*!< Specifies the parity mode.$/;"	m	struct:__anon177	access:public
__anon177::USART_StopBits	../inc/stm32f37x_usart.h	/^  uint32_t USART_StopBits;            \/*!< Specifies the number of stop bits transmitted.$/;"	m	struct:__anon177	access:public
__anon177::USART_WordLength	../inc/stm32f37x_usart.h	/^  uint32_t USART_WordLength;          \/*!< Specifies the number of data bits transmitted or received in a frame.$/;"	m	struct:__anon177	access:public
__anon178::USART_CPHA	../inc/stm32f37x_usart.h	/^  uint32_t USART_CPHA;              \/*!< Specifies the clock transition on which the bit capture is made.$/;"	m	struct:__anon178	access:public
__anon178::USART_CPOL	../inc/stm32f37x_usart.h	/^  uint32_t USART_CPOL;              \/*!< Specifies the steady state of the serial clock.$/;"	m	struct:__anon178	access:public
__anon178::USART_Clock	../inc/stm32f37x_usart.h	/^  uint32_t USART_Clock;             \/*!< Specifies whether the USART clock is enabled or disabled.$/;"	m	struct:__anon178	access:public
__anon178::USART_LastBit	../inc/stm32f37x_usart.h	/^  uint32_t USART_LastBit;           \/*!< Specifies whether the clock pulse corresponding to the last transmitted$/;"	m	struct:__anon178	access:public
__anon179::DAC_LFSRUnmask_TriangleAmplitude	../inc/stm32f37x_dac.h	/^  uint32_t DAC_LFSRUnmask_TriangleAmplitude; \/*!< Specifies the LFSR mask for noise wave generation or$/;"	m	struct:__anon179	access:public
__anon179::DAC_OutputBuffer	../inc/stm32f37x_dac.h	/^  uint32_t DAC_OutputBuffer;                 \/*!< Specifies whether the DAC channel output buffer is enabled or disabled.$/;"	m	struct:__anon179	access:public
__anon179::DAC_Trigger	../inc/stm32f37x_dac.h	/^  uint32_t DAC_Trigger;                      \/*!< Specifies the external trigger for the selected DAC channel.$/;"	m	struct:__anon179	access:public
__anon179::DAC_WaveGeneration	../inc/stm32f37x_dac.h	/^  uint32_t DAC_WaveGeneration;               \/*!< Specifies whether DAC channel noise waves or triangle waves$/;"	m	struct:__anon179	access:public
__anon17::ACTLR	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t ACTLR;                   \/*!< Offset: 0x008 (R\/W)  Auxiliary Control Register      *\/$/;"	m	struct:__anon17	access:public
__anon17::ICTR	../CMSIS/Include/core_cm3.h	/^  __I  uint32_t ICTR;                    \/*!< Offset: 0x004 (R\/ )  Interrupt Controller Type Register      *\/$/;"	m	struct:__anon17	access:public
__anon17::RESERVED0	../CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED0[1];$/;"	m	struct:__anon17	access:public
__anon17::RESERVED1	../CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED1[1];$/;"	m	struct:__anon17	access:public
__anon180::DMA_BufferSize	../inc/stm32f37x_dma.h	/^  uint16_t DMA_BufferSize;         \/*!< Specifies the buffer size, in data unit, of the specified Channel. $/;"	m	struct:__anon180	access:public
__anon180::DMA_DIR	../inc/stm32f37x_dma.h	/^  uint32_t DMA_DIR;                \/*!< Specifies if the peripheral is the source or destination.$/;"	m	struct:__anon180	access:public
__anon180::DMA_M2M	../inc/stm32f37x_dma.h	/^  uint32_t DMA_M2M;                \/*!< Specifies if the DMAy Channelx will be used in memory-to-memory transfer.$/;"	m	struct:__anon180	access:public
__anon180::DMA_MemoryBaseAddr	../inc/stm32f37x_dma.h	/^  uint32_t DMA_MemoryBaseAddr;     \/*!< Specifies the memory base address for DMAy Channelx.                  *\/$/;"	m	struct:__anon180	access:public
__anon180::DMA_MemoryDataSize	../inc/stm32f37x_dma.h	/^  uint32_t DMA_MemoryDataSize;     \/*!< Specifies the Memory data width.$/;"	m	struct:__anon180	access:public
__anon180::DMA_MemoryInc	../inc/stm32f37x_dma.h	/^  uint32_t DMA_MemoryInc;          \/*!< Specifies whether the memory address register is incremented or not.$/;"	m	struct:__anon180	access:public
__anon180::DMA_Mode	../inc/stm32f37x_dma.h	/^  uint32_t DMA_Mode;               \/*!< Specifies the operation mode of the DMAy Channelx.$/;"	m	struct:__anon180	access:public
__anon180::DMA_PeripheralBaseAddr	../inc/stm32f37x_dma.h	/^  uint32_t DMA_PeripheralBaseAddr; \/*!< Specifies the peripheral base address for DMAy Channelx.              *\/$/;"	m	struct:__anon180	access:public
__anon180::DMA_PeripheralDataSize	../inc/stm32f37x_dma.h	/^  uint32_t DMA_PeripheralDataSize; \/*!< Specifies the Peripheral data width.$/;"	m	struct:__anon180	access:public
__anon180::DMA_PeripheralInc	../inc/stm32f37x_dma.h	/^  uint32_t DMA_PeripheralInc;      \/*!< Specifies whether the Peripheral address register is incremented or not.$/;"	m	struct:__anon180	access:public
__anon180::DMA_Priority	../inc/stm32f37x_dma.h	/^  uint32_t DMA_Priority;           \/*!< Specifies the software priority for the DMAy Channelx.$/;"	m	struct:__anon180	access:public
__anon181::SPI_BaudRatePrescaler	../inc/stm32f37x_spi.h	/^  uint16_t SPI_BaudRatePrescaler;   \/*!< Specifies the Baud Rate prescaler value which will be$/;"	m	struct:__anon181	access:public
__anon181::SPI_CPHA	../inc/stm32f37x_spi.h	/^  uint16_t SPI_CPHA;                \/*!< Specifies the clock active edge for the bit capture.$/;"	m	struct:__anon181	access:public
__anon181::SPI_CPOL	../inc/stm32f37x_spi.h	/^  uint16_t SPI_CPOL;                \/*!< Specifies the serial clock steady state.$/;"	m	struct:__anon181	access:public
__anon181::SPI_CRCPolynomial	../inc/stm32f37x_spi.h	/^  uint16_t SPI_CRCPolynomial;       \/*!< Specifies the polynomial used for the CRC calculation. *\/$/;"	m	struct:__anon181	access:public
__anon181::SPI_DataSize	../inc/stm32f37x_spi.h	/^  uint16_t SPI_DataSize;            \/*!< Specifies the SPI data size.$/;"	m	struct:__anon181	access:public
__anon181::SPI_Direction	../inc/stm32f37x_spi.h	/^  uint16_t SPI_Direction;           \/*!< Specifies the SPI unidirectional or bidirectional data mode.$/;"	m	struct:__anon181	access:public
__anon181::SPI_FirstBit	../inc/stm32f37x_spi.h	/^  uint16_t SPI_FirstBit;            \/*!< Specifies whether data transfers start from MSB or LSB bit.$/;"	m	struct:__anon181	access:public
__anon181::SPI_Mode	../inc/stm32f37x_spi.h	/^  uint16_t SPI_Mode;                \/*!< Specifies the SPI mode (Master\/Slave).$/;"	m	struct:__anon181	access:public
__anon181::SPI_NSS	../inc/stm32f37x_spi.h	/^  uint16_t SPI_NSS;                 \/*!< Specifies whether the NSS signal is managed by$/;"	m	struct:__anon181	access:public
__anon182::I2S_AudioFreq	../inc/stm32f37x_spi.h	/^  uint32_t I2S_AudioFreq;    \/*!< Specifies the frequency selected for the I2S communication.$/;"	m	struct:__anon182	access:public
__anon182::I2S_CPOL	../inc/stm32f37x_spi.h	/^  uint16_t I2S_CPOL;         \/*!< Specifies the idle state of the I2S clock.$/;"	m	struct:__anon182	access:public
__anon182::I2S_DataFormat	../inc/stm32f37x_spi.h	/^  uint16_t I2S_DataFormat;   \/*!< Specifies the data format for the I2S communication.$/;"	m	struct:__anon182	access:public
__anon182::I2S_MCLKOutput	../inc/stm32f37x_spi.h	/^  uint16_t I2S_MCLKOutput;   \/*!< Specifies whether the I2S MCLK output is enabled or not.$/;"	m	struct:__anon182	access:public
__anon182::I2S_Mode	../inc/stm32f37x_spi.h	/^  uint16_t I2S_Mode;         \/*!< Specifies the I2S operating mode.$/;"	m	struct:__anon182	access:public
__anon182::I2S_Standard	../inc/stm32f37x_spi.h	/^  uint16_t I2S_Standard;     \/*!< Specifies the standard used for the I2S communication.$/;"	m	struct:__anon182	access:public
__anon183::ADCCLK_Frequency	../inc/stm32f37x_rcc.h	/^  uint32_t ADCCLK_Frequency;$/;"	m	struct:__anon183	access:public
__anon183::CECCLK_Frequency	../inc/stm32f37x_rcc.h	/^  uint32_t CECCLK_Frequency;$/;"	m	struct:__anon183	access:public
__anon183::HCLK_Frequency	../inc/stm32f37x_rcc.h	/^  uint32_t HCLK_Frequency;$/;"	m	struct:__anon183	access:public
__anon183::I2C1CLK_Frequency	../inc/stm32f37x_rcc.h	/^  uint32_t I2C1CLK_Frequency;$/;"	m	struct:__anon183	access:public
__anon183::I2C2CLK_Frequency	../inc/stm32f37x_rcc.h	/^  uint32_t I2C2CLK_Frequency;$/;"	m	struct:__anon183	access:public
__anon183::PCLK1_Frequency	../inc/stm32f37x_rcc.h	/^  uint32_t PCLK1_Frequency;$/;"	m	struct:__anon183	access:public
__anon183::PCLK2_Frequency	../inc/stm32f37x_rcc.h	/^  uint32_t PCLK2_Frequency;$/;"	m	struct:__anon183	access:public
__anon183::SDADCCLK_Frequency	../inc/stm32f37x_rcc.h	/^  uint32_t SDADCCLK_Frequency;$/;"	m	struct:__anon183	access:public
__anon183::SYSCLK_Frequency	../inc/stm32f37x_rcc.h	/^  uint32_t SYSCLK_Frequency;$/;"	m	struct:__anon183	access:public
__anon183::USART1CLK_Frequency	../inc/stm32f37x_rcc.h	/^  uint32_t USART1CLK_Frequency;$/;"	m	struct:__anon183	access:public
__anon183::USART2CLK_Frequency	../inc/stm32f37x_rcc.h	/^  uint32_t USART2CLK_Frequency;$/;"	m	struct:__anon183	access:public
__anon183::USART3CLK_Frequency	../inc/stm32f37x_rcc.h	/^  uint32_t USART3CLK_Frequency;$/;"	m	struct:__anon183	access:public
__anon184::COMP_Hysteresis	../inc/stm32f37x_comp.h	/^  uint32_t COMP_Hysteresis;         \/*!< Selects the hysteresis voltage of the comparator.$/;"	m	struct:__anon184	access:public
__anon184::COMP_InvertingInput	../inc/stm32f37x_comp.h	/^  uint32_t COMP_InvertingInput;     \/*!< Selects the inverting input of the comparator.$/;"	m	struct:__anon184	access:public
__anon184::COMP_Mode	../inc/stm32f37x_comp.h	/^  uint32_t COMP_Mode;               \/*!< Selects the operating mode of the comparator$/;"	m	struct:__anon184	access:public
__anon184::COMP_Output	../inc/stm32f37x_comp.h	/^  uint32_t COMP_Output;             \/*!< Selects the output redirection of the comparator.$/;"	m	struct:__anon184	access:public
__anon184::COMP_OutputPol	../inc/stm32f37x_comp.h	/^  uint32_t COMP_OutputPol;           \/*!< Selects the output polarity of the comparator.$/;"	m	struct:__anon184	access:public
__anon185::NVIC_IRQChannel	../inc/stm32f37x_misc.h	/^  uint8_t NVIC_IRQChannel;                    \/*!< Specifies the IRQ channel to be enabled or disabled.$/;"	m	struct:__anon185	access:public
__anon185::NVIC_IRQChannelCmd	../inc/stm32f37x_misc.h	/^  FunctionalState NVIC_IRQChannelCmd;         \/*!< Specifies whether the IRQ channel defined in NVIC_IRQChannel$/;"	m	struct:__anon185	access:public
__anon185::NVIC_IRQChannelPreemptionPriority	../inc/stm32f37x_misc.h	/^  uint8_t NVIC_IRQChannelPreemptionPriority;  \/*!< Specifies the pre-emption priority for the IRQ channel$/;"	m	struct:__anon185	access:public
__anon185::NVIC_IRQChannelSubPriority	../inc/stm32f37x_misc.h	/^  uint8_t NVIC_IRQChannelSubPriority;         \/*!< Specifies the subpriority level for the IRQ channel specified$/;"	m	struct:__anon185	access:public
__anon186::CAN_ABOM	../inc/stm32f37x_can.h	/^  FunctionalState CAN_ABOM;  \/*!< Enable or disable the automatic bus-off management.$/;"	m	struct:__anon186	access:public
__anon186::CAN_AWUM	../inc/stm32f37x_can.h	/^  FunctionalState CAN_AWUM;  \/*!< Enable or disable the automatic wake-up mode. $/;"	m	struct:__anon186	access:public
__anon186::CAN_BS1	../inc/stm32f37x_can.h	/^  uint8_t CAN_BS1;          \/*!< Specifies the number of time quanta in Bit $/;"	m	struct:__anon186	access:public
__anon186::CAN_BS2	../inc/stm32f37x_can.h	/^  uint8_t CAN_BS2;          \/*!< Specifies the number of time quanta in Bit Segment 2.$/;"	m	struct:__anon186	access:public
__anon186::CAN_Mode	../inc/stm32f37x_can.h	/^  uint8_t CAN_Mode;         \/*!< Specifies the CAN operating mode.$/;"	m	struct:__anon186	access:public
__anon186::CAN_NART	../inc/stm32f37x_can.h	/^  FunctionalState CAN_NART;  \/*!< Enable or disable the non-automatic retransmission mode.$/;"	m	struct:__anon186	access:public
__anon186::CAN_Prescaler	../inc/stm32f37x_can.h	/^  uint16_t CAN_Prescaler;   \/*!< Specifies the length of a time quantum. $/;"	m	struct:__anon186	access:public
__anon186::CAN_RFLM	../inc/stm32f37x_can.h	/^  FunctionalState CAN_RFLM;  \/*!< Enable or disable the Receive FIFO Locked mode.$/;"	m	struct:__anon186	access:public
__anon186::CAN_SJW	../inc/stm32f37x_can.h	/^  uint8_t CAN_SJW;          \/*!< Specifies the maximum number of time quanta $/;"	m	struct:__anon186	access:public
__anon186::CAN_TTCM	../inc/stm32f37x_can.h	/^  FunctionalState CAN_TTCM; \/*!< Enable or disable the time triggered communication mode.$/;"	m	struct:__anon186	access:public
__anon186::CAN_TXFP	../inc/stm32f37x_can.h	/^  FunctionalState CAN_TXFP;  \/*!< Enable or disable the transmit FIFO priority.$/;"	m	struct:__anon186	access:public
__anon187::CAN_FilterActivation	../inc/stm32f37x_can.h	/^  FunctionalState CAN_FilterActivation; \/*!< Enable or disable the filter.$/;"	m	struct:__anon187	access:public
__anon187::CAN_FilterFIFOAssignment	../inc/stm32f37x_can.h	/^  uint16_t CAN_FilterFIFOAssignment; \/*!< Specifies the FIFO (0 or 1) which will be assigned to the filter.$/;"	m	struct:__anon187	access:public
__anon187::CAN_FilterIdHigh	../inc/stm32f37x_can.h	/^  uint16_t CAN_FilterIdHigh;         \/*!< Specifies the filter identification number (MSBs for a 32-bit$/;"	m	struct:__anon187	access:public
__anon187::CAN_FilterIdLow	../inc/stm32f37x_can.h	/^  uint16_t CAN_FilterIdLow;          \/*!< Specifies the filter identification number (LSBs for a 32-bit$/;"	m	struct:__anon187	access:public
__anon187::CAN_FilterMaskIdHigh	../inc/stm32f37x_can.h	/^  uint16_t CAN_FilterMaskIdHigh;     \/*!< Specifies the filter mask number or identification number,$/;"	m	struct:__anon187	access:public
__anon187::CAN_FilterMaskIdLow	../inc/stm32f37x_can.h	/^  uint16_t CAN_FilterMaskIdLow;      \/*!< Specifies the filter mask number or identification number,$/;"	m	struct:__anon187	access:public
__anon187::CAN_FilterMode	../inc/stm32f37x_can.h	/^  uint8_t CAN_FilterMode;            \/*!< Specifies the filter mode to be initialized.$/;"	m	struct:__anon187	access:public
__anon187::CAN_FilterNumber	../inc/stm32f37x_can.h	/^  uint8_t CAN_FilterNumber;          \/*!< Specifies the filter which will be initialized. It ranges from 0 to 13. *\/$/;"	m	struct:__anon187	access:public
__anon187::CAN_FilterScale	../inc/stm32f37x_can.h	/^  uint8_t CAN_FilterScale;           \/*!< Specifies the filter scale.$/;"	m	struct:__anon187	access:public
__anon188::DLC	../inc/stm32f37x_can.h	/^  uint8_t DLC;     \/*!< Specifies the length of the frame that will be $/;"	m	struct:__anon188	access:public
__anon188::Data	../inc/stm32f37x_can.h	/^  uint8_t Data[8]; \/*!< Contains the data to be transmitted. It ranges from 0 $/;"	m	struct:__anon188	access:public
__anon188::ExtId	../inc/stm32f37x_can.h	/^  uint32_t ExtId;  \/*!< Specifies the extended identifier.$/;"	m	struct:__anon188	access:public
__anon188::IDE	../inc/stm32f37x_can.h	/^  uint8_t IDE;     \/*!< Specifies the type of identifier for the message that $/;"	m	struct:__anon188	access:public
__anon188::RTR	../inc/stm32f37x_can.h	/^  uint8_t RTR;     \/*!< Specifies the type of frame for the message that will $/;"	m	struct:__anon188	access:public
__anon188::StdId	../inc/stm32f37x_can.h	/^  uint32_t StdId;  \/*!< Specifies the standard identifier.$/;"	m	struct:__anon188	access:public
__anon189::DLC	../inc/stm32f37x_can.h	/^  uint8_t DLC;     \/*!< Specifies the length of the frame that will be received.$/;"	m	struct:__anon189	access:public
__anon189::Data	../inc/stm32f37x_can.h	/^  uint8_t Data[8]; \/*!< Contains the data to be received. It ranges from 0 to $/;"	m	struct:__anon189	access:public
__anon189::ExtId	../inc/stm32f37x_can.h	/^  uint32_t ExtId;  \/*!< Specifies the extended identifier.$/;"	m	struct:__anon189	access:public
__anon189::FMI	../inc/stm32f37x_can.h	/^  uint8_t FMI;     \/*!< Specifies the index of the filter the message stored in $/;"	m	struct:__anon189	access:public
__anon189::IDE	../inc/stm32f37x_can.h	/^  uint8_t IDE;     \/*!< Specifies the type of identifier for the message that $/;"	m	struct:__anon189	access:public
__anon189::RTR	../inc/stm32f37x_can.h	/^  uint8_t RTR;     \/*!< Specifies the type of frame for the received message.$/;"	m	struct:__anon189	access:public
__anon189::StdId	../inc/stm32f37x_can.h	/^  uint32_t StdId;  \/*!< Specifies the standard identifier.$/;"	m	struct:__anon189	access:public
__anon18::CALIB	../CMSIS/Include/core_cm3.h	/^  __I  uint32_t CALIB;                   \/*!< Offset: 0x00C (R\/ )  SysTick Calibration Register        *\/$/;"	m	struct:__anon18	access:public
__anon18::CTRL	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x000 (R\/W)  SysTick Control and Status Register *\/$/;"	m	struct:__anon18	access:public
__anon18::LOAD	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t LOAD;                    \/*!< Offset: 0x004 (R\/W)  SysTick Reload Value Register       *\/$/;"	m	struct:__anon18	access:public
__anon18::VAL	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t VAL;                     \/*!< Offset: 0x008 (R\/W)  SysTick Current Value Register      *\/$/;"	m	struct:__anon18	access:public
__anon190::RTC_AsynchPrediv	../inc/stm32f37x_rtc.h	/^  uint32_t RTC_AsynchPrediv; \/*!< Specifies the RTC Asynchronous Predivider value.$/;"	m	struct:__anon190	access:public
__anon190::RTC_HourFormat	../inc/stm32f37x_rtc.h	/^  uint32_t RTC_HourFormat;   \/*!< Specifies the RTC Hour Format.$/;"	m	struct:__anon190	access:public
__anon190::RTC_SynchPrediv	../inc/stm32f37x_rtc.h	/^  uint32_t RTC_SynchPrediv;  \/*!< Specifies the RTC Synchronous Predivider value.$/;"	m	struct:__anon190	access:public
__anon191::RTC_H12	../inc/stm32f37x_rtc.h	/^  uint8_t RTC_H12;      \/*!< Specifies the RTC AM\/PM Time.$/;"	m	struct:__anon191	access:public
__anon191::RTC_Hours	../inc/stm32f37x_rtc.h	/^  uint8_t RTC_Hours;    \/*!< Specifies the RTC Time Hour.$/;"	m	struct:__anon191	access:public
__anon191::RTC_Minutes	../inc/stm32f37x_rtc.h	/^  uint8_t RTC_Minutes;  \/*!< Specifies the RTC Time Minutes.$/;"	m	struct:__anon191	access:public
__anon191::RTC_Seconds	../inc/stm32f37x_rtc.h	/^  uint8_t RTC_Seconds;  \/*!< Specifies the RTC Time Seconds.$/;"	m	struct:__anon191	access:public
__anon192::RTC_Date	../inc/stm32f37x_rtc.h	/^  uint8_t RTC_Date;     \/*!< Specifies the RTC Date.$/;"	m	struct:__anon192	access:public
__anon192::RTC_Month	../inc/stm32f37x_rtc.h	/^  uint8_t RTC_Month;   \/*!< Specifies the RTC Date Month (in BCD format).$/;"	m	struct:__anon192	access:public
__anon192::RTC_WeekDay	../inc/stm32f37x_rtc.h	/^  uint8_t RTC_WeekDay; \/*!< Specifies the RTC Date WeekDay.$/;"	m	struct:__anon192	access:public
__anon192::RTC_Year	../inc/stm32f37x_rtc.h	/^  uint8_t RTC_Year;     \/*!< Specifies the RTC Date Year.$/;"	m	struct:__anon192	access:public
__anon193::RTC_AlarmDateWeekDay	../inc/stm32f37x_rtc.h	/^  uint8_t RTC_AlarmDateWeekDay;      \/*!< Specifies the RTC Alarm Date\/WeekDay.$/;"	m	struct:__anon193	access:public
__anon193::RTC_AlarmDateWeekDaySel	../inc/stm32f37x_rtc.h	/^  uint32_t RTC_AlarmDateWeekDaySel;  \/*!< Specifies the RTC Alarm is on Date or WeekDay.$/;"	m	struct:__anon193	access:public
__anon193::RTC_AlarmMask	../inc/stm32f37x_rtc.h	/^  uint32_t RTC_AlarmMask;            \/*!< Specifies the RTC Alarm Masks.$/;"	m	struct:__anon193	access:public
__anon193::RTC_AlarmTime	../inc/stm32f37x_rtc.h	/^  RTC_TimeTypeDef RTC_AlarmTime;     \/*!< Specifies the RTC Alarm Time members. *\/$/;"	m	struct:__anon193	access:public
__anon196::EXTI_Line	../inc/stm32f37x_exti.h	/^  uint32_t EXTI_Line;               \/*!< Specifies the EXTI lines to be enabled or disabled.$/;"	m	struct:__anon196	access:public
__anon196::EXTI_LineCmd	../inc/stm32f37x_exti.h	/^  FunctionalState EXTI_LineCmd;     \/*!< Specifies the new state of the selected EXTI lines.$/;"	m	struct:__anon196	access:public
__anon196::EXTI_Mode	../inc/stm32f37x_exti.h	/^  EXTIMode_TypeDef EXTI_Mode;       \/*!< Specifies the mode for the EXTI lines.$/;"	m	struct:__anon196	access:public
__anon196::EXTI_Trigger	../inc/stm32f37x_exti.h	/^  EXTITrigger_TypeDef EXTI_Trigger; \/*!< Specifies the trigger signal active edge for the EXTI lines.$/;"	m	struct:__anon196	access:public
__anon197::SDADC_Channel	../inc/stm32f37x_sdadc.h	/^  uint32_t SDADC_Channel;                    \/*!< Select the regular channel.$/;"	m	struct:__anon197	access:public
__anon197::SDADC_ContinuousConvMode	../inc/stm32f37x_sdadc.h	/^  FunctionalState SDADC_ContinuousConvMode;  \/*!< Specifies whether the conversion is performed in$/;"	m	struct:__anon197	access:public
__anon197::SDADC_FastConversionMode	../inc/stm32f37x_sdadc.h	/^  FunctionalState SDADC_FastConversionMode;  \/*!< Specifies whether the conversion is performed in$/;"	m	struct:__anon197	access:public
__anon198::SDADC_CommonMode	../inc/stm32f37x_sdadc.h	/^  uint32_t SDADC_CommonMode;     \/*!< Specifies the common mode setting (VSSA, VDDA, VDDA\/2).$/;"	m	struct:__anon198	access:public
__anon198::SDADC_Gain	../inc/stm32f37x_sdadc.h	/^  uint32_t SDADC_Gain;           \/*!< Specifies the gain setting.$/;"	m	struct:__anon198	access:public
__anon198::SDADC_InputMode	../inc/stm32f37x_sdadc.h	/^  uint32_t SDADC_InputMode;      \/*!< Specifies the input structure type (single ended, differential...)$/;"	m	struct:__anon198	access:public
__anon198::SDADC_Offset	../inc/stm32f37x_sdadc.h	/^  uint32_t SDADC_Offset;         \/*!< Specifies the 12-bit offset value.$/;"	m	struct:__anon198	access:public
__anon199::TIM_ClockDivision	../inc/stm32f37x_tim.h	/^  uint16_t TIM_ClockDivision;     \/*!< Specifies the clock division.$/;"	m	struct:__anon199	access:public
__anon199::TIM_CounterMode	../inc/stm32f37x_tim.h	/^  uint16_t TIM_CounterMode;       \/*!< Specifies the counter mode.$/;"	m	struct:__anon199	access:public
__anon199::TIM_Period	../inc/stm32f37x_tim.h	/^  uint32_t TIM_Period;            \/*!< Specifies the period value to be loaded into the active$/;"	m	struct:__anon199	access:public
__anon199::TIM_Prescaler	../inc/stm32f37x_tim.h	/^  uint16_t TIM_Prescaler;         \/*!< Specifies the prescaler value used to divide the TIM clock.$/;"	m	struct:__anon199	access:public
__anon199::TIM_RepetitionCounter	../inc/stm32f37x_tim.h	/^  uint8_t TIM_RepetitionCounter;  \/*!< Specifies the repetition counter value. Each time the RCR downcounter$/;"	m	struct:__anon199	access:public
__anon19::PORT	../CMSIS/Include/core_cm3.h	/^  }  PORT [32];                          \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port Registers               *\/$/;"	m	struct:__anon19	typeref:union:__anon19::__anon20	access:public
__anon19::RESERVED0	../CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED0[864];$/;"	m	struct:__anon19	access:public
__anon19::RESERVED1	../CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED1[15];$/;"	m	struct:__anon19	access:public
__anon19::RESERVED2	../CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED2[15];$/;"	m	struct:__anon19	access:public
__anon19::TCR	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t TCR;                     \/*!< Offset: 0xE80 (R\/W)  ITM Trace Control Register                *\/$/;"	m	struct:__anon19	access:public
__anon19::TER	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t TER;                     \/*!< Offset: 0xE00 (R\/W)  ITM Trace Enable Register                 *\/$/;"	m	struct:__anon19	access:public
__anon19::TPR	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t TPR;                     \/*!< Offset: 0xE40 (R\/W)  ITM Trace Privilege Register              *\/$/;"	m	struct:__anon19	access:public
__anon19::__anon20::u16	../CMSIS/Include/core_cm3.h	/^    __O  uint16_t   u16;                 \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 16-bit                  *\/$/;"	m	union:__anon19::__anon20	access:public
__anon19::__anon20::u32	../CMSIS/Include/core_cm3.h	/^    __O  uint32_t   u32;                 \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 32-bit                  *\/$/;"	m	union:__anon19::__anon20	access:public
__anon19::__anon20::u8	../CMSIS/Include/core_cm3.h	/^    __O  uint8_t    u8;                  \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 8-bit                   *\/$/;"	m	union:__anon19::__anon20	access:public
__anon200::TIM_OCIdleState	../inc/stm32f37x_tim.h	/^  uint16_t TIM_OCIdleState;   \/*!< Specifies the TIM Output Compare pin state during Idle state.$/;"	m	struct:__anon200	access:public
__anon200::TIM_OCMode	../inc/stm32f37x_tim.h	/^  uint16_t TIM_OCMode;        \/*!< Specifies the TIM mode.$/;"	m	struct:__anon200	access:public
__anon200::TIM_OCNIdleState	../inc/stm32f37x_tim.h	/^  uint16_t TIM_OCNIdleState;  \/*!< Specifies the TIM Output Compare pin state during Idle state.$/;"	m	struct:__anon200	access:public
__anon200::TIM_OCNPolarity	../inc/stm32f37x_tim.h	/^  uint16_t TIM_OCNPolarity;   \/*!< Specifies the complementary output polarity.$/;"	m	struct:__anon200	access:public
__anon200::TIM_OCPolarity	../inc/stm32f37x_tim.h	/^  uint16_t TIM_OCPolarity;    \/*!< Specifies the output polarity.$/;"	m	struct:__anon200	access:public
__anon200::TIM_OutputNState	../inc/stm32f37x_tim.h	/^  uint16_t TIM_OutputNState;  \/*!< Specifies the TIM complementary Output Compare state.$/;"	m	struct:__anon200	access:public
__anon200::TIM_OutputState	../inc/stm32f37x_tim.h	/^  uint16_t TIM_OutputState;   \/*!< Specifies the TIM Output Compare state.$/;"	m	struct:__anon200	access:public
__anon200::TIM_Pulse	../inc/stm32f37x_tim.h	/^  uint32_t TIM_Pulse;         \/*!< Specifies the pulse value to be loaded into the Capture Compare Register. $/;"	m	struct:__anon200	access:public
__anon201::TIM_Channel	../inc/stm32f37x_tim.h	/^  uint16_t TIM_Channel;      \/*!< Specifies the TIM channel.$/;"	m	struct:__anon201	access:public
__anon201::TIM_ICFilter	../inc/stm32f37x_tim.h	/^  uint16_t TIM_ICFilter;     \/*!< Specifies the input capture filter.$/;"	m	struct:__anon201	access:public
__anon201::TIM_ICPolarity	../inc/stm32f37x_tim.h	/^  uint16_t TIM_ICPolarity;   \/*!< Specifies the active edge of the input signal.$/;"	m	struct:__anon201	access:public
__anon201::TIM_ICPrescaler	../inc/stm32f37x_tim.h	/^  uint16_t TIM_ICPrescaler;  \/*!< Specifies the Input Capture Prescaler.$/;"	m	struct:__anon201	access:public
__anon201::TIM_ICSelection	../inc/stm32f37x_tim.h	/^  uint16_t TIM_ICSelection;  \/*!< Specifies the input.$/;"	m	struct:__anon201	access:public
__anon202::TIM_AutomaticOutput	../inc/stm32f37x_tim.h	/^  uint16_t TIM_AutomaticOutput;  \/*!< Specifies whether the TIM Automatic Output feature is enabled or not. $/;"	m	struct:__anon202	access:public
__anon202::TIM_Break	../inc/stm32f37x_tim.h	/^  uint16_t TIM_Break;            \/*!< Specifies whether the TIM Break input is enabled or not. $/;"	m	struct:__anon202	access:public
__anon202::TIM_BreakPolarity	../inc/stm32f37x_tim.h	/^  uint16_t TIM_BreakPolarity;    \/*!< Specifies the TIM Break Input pin polarity.$/;"	m	struct:__anon202	access:public
__anon202::TIM_DeadTime	../inc/stm32f37x_tim.h	/^  uint16_t TIM_DeadTime;         \/*!< Specifies the delay time between the switching-off and the$/;"	m	struct:__anon202	access:public
__anon202::TIM_LOCKLevel	../inc/stm32f37x_tim.h	/^  uint16_t TIM_LOCKLevel;        \/*!< Specifies the LOCK level parameters.$/;"	m	struct:__anon202	access:public
__anon202::TIM_OSSIState	../inc/stm32f37x_tim.h	/^  uint16_t TIM_OSSIState;        \/*!< Specifies the Off-State used in Idle state.$/;"	m	struct:__anon202	access:public
__anon202::TIM_OSSRState	../inc/stm32f37x_tim.h	/^  uint16_t TIM_OSSRState;        \/*!< Specifies the Off-State selection used in Run mode.$/;"	m	struct:__anon202	access:public
__anon203::CEC_BRDNoGen	../inc/stm32f37x_cec.h	/^  uint32_t CEC_BRDNoGen;           \/*!< Specifies the CEC Broadcast Error generation.$/;"	m	struct:__anon203	access:public
__anon203::CEC_BitRisingError	../inc/stm32f37x_cec.h	/^  uint32_t CEC_BitRisingError;     \/*!< Specifies the CEC Bit Rising Error generation.$/;"	m	struct:__anon203	access:public
__anon203::CEC_LongBitPeriodError	../inc/stm32f37x_cec.h	/^  uint32_t CEC_LongBitPeriodError; \/*!< Specifies the CEC Long Bit Error generation.$/;"	m	struct:__anon203	access:public
__anon203::CEC_RxTolerance	../inc/stm32f37x_cec.h	/^  uint32_t CEC_RxTolerance;        \/*!< Specifies the CEC Reception Tolerance.$/;"	m	struct:__anon203	access:public
__anon203::CEC_SFTOption	../inc/stm32f37x_cec.h	/^  uint32_t CEC_SFTOption;          \/*!< Specifies the CEC Signal Free Time option.$/;"	m	struct:__anon203	access:public
__anon203::CEC_SignalFreeTime	../inc/stm32f37x_cec.h	/^  uint32_t CEC_SignalFreeTime;     \/*!< Specifies the CEC Signal Free Time configuration.$/;"	m	struct:__anon203	access:public
__anon203::CEC_StopReception	../inc/stm32f37x_cec.h	/^  uint32_t CEC_StopReception;      \/*!< Specifies the CEC Stop Reception.$/;"	m	struct:__anon203	access:public
__anon21::COMP0	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t COMP0;                   \/*!< Offset: 0x020 (R\/W)  Comparator Register 0                     *\/$/;"	m	struct:__anon21	access:public
__anon21::COMP1	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t COMP1;                   \/*!< Offset: 0x030 (R\/W)  Comparator Register 1                     *\/$/;"	m	struct:__anon21	access:public
__anon21::COMP2	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t COMP2;                   \/*!< Offset: 0x040 (R\/W)  Comparator Register 2                     *\/$/;"	m	struct:__anon21	access:public
__anon21::COMP3	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t COMP3;                   \/*!< Offset: 0x050 (R\/W)  Comparator Register 3                     *\/$/;"	m	struct:__anon21	access:public
__anon21::CPICNT	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t CPICNT;                  \/*!< Offset: 0x008 (R\/W)  CPI Count Register                        *\/$/;"	m	struct:__anon21	access:public
__anon21::CTRL	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x000 (R\/W)  Control Register                          *\/$/;"	m	struct:__anon21	access:public
__anon21::CYCCNT	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t CYCCNT;                  \/*!< Offset: 0x004 (R\/W)  Cycle Count Register                      *\/$/;"	m	struct:__anon21	access:public
__anon21::EXCCNT	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t EXCCNT;                  \/*!< Offset: 0x00C (R\/W)  Exception Overhead Count Register         *\/$/;"	m	struct:__anon21	access:public
__anon21::FOLDCNT	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t FOLDCNT;                 \/*!< Offset: 0x018 (R\/W)  Folded-instruction Count Register         *\/$/;"	m	struct:__anon21	access:public
__anon21::FUNCTION0	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t FUNCTION0;               \/*!< Offset: 0x028 (R\/W)  Function Register 0                       *\/$/;"	m	struct:__anon21	access:public
__anon21::FUNCTION1	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t FUNCTION1;               \/*!< Offset: 0x038 (R\/W)  Function Register 1                       *\/$/;"	m	struct:__anon21	access:public
__anon21::FUNCTION2	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t FUNCTION2;               \/*!< Offset: 0x048 (R\/W)  Function Register 2                       *\/$/;"	m	struct:__anon21	access:public
__anon21::FUNCTION3	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t FUNCTION3;               \/*!< Offset: 0x058 (R\/W)  Function Register 3                       *\/$/;"	m	struct:__anon21	access:public
__anon21::LSUCNT	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t LSUCNT;                  \/*!< Offset: 0x014 (R\/W)  LSU Count Register                        *\/$/;"	m	struct:__anon21	access:public
__anon21::MASK0	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t MASK0;                   \/*!< Offset: 0x024 (R\/W)  Mask Register 0                           *\/$/;"	m	struct:__anon21	access:public
__anon21::MASK1	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t MASK1;                   \/*!< Offset: 0x034 (R\/W)  Mask Register 1                           *\/$/;"	m	struct:__anon21	access:public
__anon21::MASK2	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t MASK2;                   \/*!< Offset: 0x044 (R\/W)  Mask Register 2                           *\/$/;"	m	struct:__anon21	access:public
__anon21::MASK3	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t MASK3;                   \/*!< Offset: 0x054 (R\/W)  Mask Register 3                           *\/$/;"	m	struct:__anon21	access:public
__anon21::PCSR	../CMSIS/Include/core_cm3.h	/^  __I  uint32_t PCSR;                    \/*!< Offset: 0x01C (R\/ )  Program Counter Sample Register           *\/$/;"	m	struct:__anon21	access:public
__anon21::RESERVED0	../CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED0[1];$/;"	m	struct:__anon21	access:public
__anon21::RESERVED1	../CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED1[1];$/;"	m	struct:__anon21	access:public
__anon21::RESERVED2	../CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED2[1];$/;"	m	struct:__anon21	access:public
__anon21::SLEEPCNT	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t SLEEPCNT;                \/*!< Offset: 0x010 (R\/W)  Sleep Count Register                      *\/$/;"	m	struct:__anon21	access:public
__anon22::ACPR	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t ACPR;                    \/*!< Offset: 0x010 (R\/W)  Asynchronous Clock Prescaler Register *\/$/;"	m	struct:__anon22	access:public
__anon22::CLAIMCLR	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t CLAIMCLR;                \/*!< Offset: 0xFA4 (R\/W)  Claim tag clear *\/$/;"	m	struct:__anon22	access:public
__anon22::CLAIMSET	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t CLAIMSET;                \/*!< Offset: 0xFA0 (R\/W)  Claim tag set *\/$/;"	m	struct:__anon22	access:public
__anon22::CSPSR	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t CSPSR;                   \/*!< Offset: 0x004 (R\/W)  Current Parallel Port Size Register *\/$/;"	m	struct:__anon22	access:public
__anon22::DEVID	../CMSIS/Include/core_cm3.h	/^  __I  uint32_t DEVID;                   \/*!< Offset: 0xFC8 (R\/ )  TPIU_DEVID *\/$/;"	m	struct:__anon22	access:public
__anon22::DEVTYPE	../CMSIS/Include/core_cm3.h	/^  __I  uint32_t DEVTYPE;                 \/*!< Offset: 0xFCC (R\/ )  TPIU_DEVTYPE *\/$/;"	m	struct:__anon22	access:public
__anon22::FFCR	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t FFCR;                    \/*!< Offset: 0x304 (R\/W)  Formatter and Flush Control Register *\/$/;"	m	struct:__anon22	access:public
__anon22::FFSR	../CMSIS/Include/core_cm3.h	/^  __I  uint32_t FFSR;                    \/*!< Offset: 0x300 (R\/ )  Formatter and Flush Status Register *\/$/;"	m	struct:__anon22	access:public
__anon22::FIFO0	../CMSIS/Include/core_cm3.h	/^  __I  uint32_t FIFO0;                   \/*!< Offset: 0xEEC (R\/ )  Integration ETM Data *\/$/;"	m	struct:__anon22	access:public
__anon22::FIFO1	../CMSIS/Include/core_cm3.h	/^  __I  uint32_t FIFO1;                   \/*!< Offset: 0xEFC (R\/ )  Integration ITM Data *\/$/;"	m	struct:__anon22	access:public
__anon22::FSCR	../CMSIS/Include/core_cm3.h	/^  __I  uint32_t FSCR;                    \/*!< Offset: 0x308 (R\/ )  Formatter Synchronization Counter Register *\/$/;"	m	struct:__anon22	access:public
__anon22::ITATBCTR0	../CMSIS/Include/core_cm3.h	/^  __I  uint32_t ITATBCTR0;               \/*!< Offset: 0xEF8 (R\/ )  ITATBCTR0 *\/$/;"	m	struct:__anon22	access:public
__anon22::ITATBCTR2	../CMSIS/Include/core_cm3.h	/^  __I  uint32_t ITATBCTR2;               \/*!< Offset: 0xEF0 (R\/ )  ITATBCTR2 *\/$/;"	m	struct:__anon22	access:public
__anon22::ITCTRL	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t ITCTRL;                  \/*!< Offset: 0xF00 (R\/W)  Integration Mode Control *\/$/;"	m	struct:__anon22	access:public
__anon22::RESERVED0	../CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED0[2];$/;"	m	struct:__anon22	access:public
__anon22::RESERVED1	../CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED1[55];$/;"	m	struct:__anon22	access:public
__anon22::RESERVED2	../CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED2[131];$/;"	m	struct:__anon22	access:public
__anon22::RESERVED3	../CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED3[759];$/;"	m	struct:__anon22	access:public
__anon22::RESERVED4	../CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED4[1];$/;"	m	struct:__anon22	access:public
__anon22::RESERVED5	../CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED5[39];$/;"	m	struct:__anon22	access:public
__anon22::RESERVED7	../CMSIS/Include/core_cm3.h	/^       uint32_t RESERVED7[8];$/;"	m	struct:__anon22	access:public
__anon22::SPPR	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t SPPR;                    \/*!< Offset: 0x0F0 (R\/W)  Selected Pin Protocol Register *\/$/;"	m	struct:__anon22	access:public
__anon22::SSPSR	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t SSPSR;                   \/*!< Offset: 0x000 (R\/ )  Supported Parallel Port Size Register     *\/$/;"	m	struct:__anon22	access:public
__anon22::TRIGGER	../CMSIS/Include/core_cm3.h	/^  __I  uint32_t TRIGGER;                 \/*!< Offset: 0xEE8 (R\/ )  TRIGGER *\/$/;"	m	struct:__anon22	access:public
__anon23::CTRL	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x004 (R\/W)  MPU Control Register                           *\/$/;"	m	struct:__anon23	access:public
__anon23::RASR	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t RASR;                    \/*!< Offset: 0x010 (R\/W)  MPU Region Attribute and Size Register         *\/$/;"	m	struct:__anon23	access:public
__anon23::RASR_A1	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t RASR_A1;                 \/*!< Offset: 0x018 (R\/W)  MPU Alias 1 Region Attribute and Size Register *\/$/;"	m	struct:__anon23	access:public
__anon23::RASR_A2	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t RASR_A2;                 \/*!< Offset: 0x020 (R\/W)  MPU Alias 2 Region Attribute and Size Register *\/$/;"	m	struct:__anon23	access:public
__anon23::RASR_A3	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t RASR_A3;                 \/*!< Offset: 0x028 (R\/W)  MPU Alias 3 Region Attribute and Size Register *\/$/;"	m	struct:__anon23	access:public
__anon23::RBAR	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t RBAR;                    \/*!< Offset: 0x00C (R\/W)  MPU Region Base Address Register               *\/$/;"	m	struct:__anon23	access:public
__anon23::RBAR_A1	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t RBAR_A1;                 \/*!< Offset: 0x014 (R\/W)  MPU Alias 1 Region Base Address Register       *\/$/;"	m	struct:__anon23	access:public
__anon23::RBAR_A2	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t RBAR_A2;                 \/*!< Offset: 0x01C (R\/W)  MPU Alias 2 Region Base Address Register       *\/$/;"	m	struct:__anon23	access:public
__anon23::RBAR_A3	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t RBAR_A3;                 \/*!< Offset: 0x024 (R\/W)  MPU Alias 3 Region Base Address Register       *\/$/;"	m	struct:__anon23	access:public
__anon23::RNR	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t RNR;                     \/*!< Offset: 0x008 (R\/W)  MPU Region RNRber Register                     *\/$/;"	m	struct:__anon23	access:public
__anon23::TYPE	../CMSIS/Include/core_cm3.h	/^  __I  uint32_t TYPE;                    \/*!< Offset: 0x000 (R\/ )  MPU Type Register                              *\/$/;"	m	struct:__anon23	access:public
__anon24::DCRDR	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t DCRDR;                   \/*!< Offset: 0x008 (R\/W)  Debug Core Register Data Register            *\/$/;"	m	struct:__anon24	access:public
__anon24::DCRSR	../CMSIS/Include/core_cm3.h	/^  __O  uint32_t DCRSR;                   \/*!< Offset: 0x004 ( \/W)  Debug Core Register Selector Register        *\/$/;"	m	struct:__anon24	access:public
__anon24::DEMCR	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t DEMCR;                   \/*!< Offset: 0x00C (R\/W)  Debug Exception and Monitor Control Register *\/$/;"	m	struct:__anon24	access:public
__anon24::DHCSR	../CMSIS/Include/core_cm3.h	/^  __IO uint32_t DHCSR;                   \/*!< Offset: 0x000 (R\/W)  Debug Halting Control and Status Register    *\/$/;"	m	struct:__anon24	access:public
__anon26::numTaps	../CMSIS/Include/arm_math.h	/^    uint16_t numTaps;        \/**< number of filter coefficients in the filter. *\/$/;"	m	struct:__anon26	access:public
__anon26::pCoeffs	../CMSIS/Include/arm_math.h	/^    q7_t *pCoeffs;           \/**< points to the coefficient array. The array is of length numTaps.*\/$/;"	m	struct:__anon26	access:public
__anon26::pState	../CMSIS/Include/arm_math.h	/^    q7_t *pState;            \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon26	access:public
__anon27::numTaps	../CMSIS/Include/arm_math.h	/^    uint16_t numTaps;         \/**< number of filter coefficients in the filter. *\/$/;"	m	struct:__anon27	access:public
__anon27::pCoeffs	../CMSIS/Include/arm_math.h	/^    q15_t *pCoeffs;           \/**< points to the coefficient array. The array is of length numTaps.*\/$/;"	m	struct:__anon27	access:public
__anon27::pState	../CMSIS/Include/arm_math.h	/^    q15_t *pState;            \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon27	access:public
__anon28::numTaps	../CMSIS/Include/arm_math.h	/^    uint16_t numTaps;         \/**< number of filter coefficients in the filter. *\/$/;"	m	struct:__anon28	access:public
__anon28::pCoeffs	../CMSIS/Include/arm_math.h	/^    q31_t *pCoeffs;           \/**< points to the coefficient array. The array is of length numTaps. *\/$/;"	m	struct:__anon28	access:public
__anon28::pState	../CMSIS/Include/arm_math.h	/^    q31_t *pState;            \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon28	access:public
__anon29::numTaps	../CMSIS/Include/arm_math.h	/^    uint16_t numTaps;     \/**< number of filter coefficients in the filter. *\/$/;"	m	struct:__anon29	access:public
__anon29::pCoeffs	../CMSIS/Include/arm_math.h	/^    float32_t *pCoeffs;   \/**< points to the coefficient array. The array is of length numTaps. *\/$/;"	m	struct:__anon29	access:public
__anon29::pState	../CMSIS/Include/arm_math.h	/^    float32_t *pState;    \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon29	access:public
__anon30::numStages	../CMSIS/Include/arm_math.h	/^    int8_t numStages;         \/**< number of 2nd order stages in the filter.  Overall order is 2*numStages. *\/$/;"	m	struct:__anon30	access:public
__anon30::pCoeffs	../CMSIS/Include/arm_math.h	/^    q15_t *pCoeffs;           \/**< Points to the array of coefficients.  The array is of length 5*numStages. *\/$/;"	m	struct:__anon30	access:public
__anon30::pState	../CMSIS/Include/arm_math.h	/^    q15_t *pState;            \/**< Points to the array of state coefficients.  The array is of length 4*numStages. *\/$/;"	m	struct:__anon30	access:public
__anon30::postShift	../CMSIS/Include/arm_math.h	/^    int8_t postShift;         \/**< Additional shift, in bits, applied to each output sample. *\/$/;"	m	struct:__anon30	access:public
__anon31::numStages	../CMSIS/Include/arm_math.h	/^    uint32_t numStages;      \/**< number of 2nd order stages in the filter.  Overall order is 2*numStages. *\/$/;"	m	struct:__anon31	access:public
__anon31::pCoeffs	../CMSIS/Include/arm_math.h	/^    q31_t *pCoeffs;          \/**< Points to the array of coefficients.  The array is of length 5*numStages. *\/$/;"	m	struct:__anon31	access:public
__anon31::pState	../CMSIS/Include/arm_math.h	/^    q31_t *pState;           \/**< Points to the array of state coefficients.  The array is of length 4*numStages. *\/$/;"	m	struct:__anon31	access:public
__anon31::postShift	../CMSIS/Include/arm_math.h	/^    uint8_t postShift;       \/**< Additional shift, in bits, applied to each output sample. *\/$/;"	m	struct:__anon31	access:public
__anon32::numStages	../CMSIS/Include/arm_math.h	/^    uint32_t numStages;         \/**< number of 2nd order stages in the filter.  Overall order is 2*numStages. *\/$/;"	m	struct:__anon32	access:public
__anon32::pCoeffs	../CMSIS/Include/arm_math.h	/^    float32_t *pCoeffs;         \/**< Points to the array of coefficients.  The array is of length 5*numStages. *\/$/;"	m	struct:__anon32	access:public
__anon32::pState	../CMSIS/Include/arm_math.h	/^    float32_t *pState;          \/**< Points to the array of state coefficients.  The array is of length 4*numStages. *\/$/;"	m	struct:__anon32	access:public
__anon33::numCols	../CMSIS/Include/arm_math.h	/^    uint16_t numCols;     \/**< number of columns of the matrix.  *\/$/;"	m	struct:__anon33	access:public
__anon33::numRows	../CMSIS/Include/arm_math.h	/^    uint16_t numRows;     \/**< number of rows of the matrix.     *\/$/;"	m	struct:__anon33	access:public
__anon33::pData	../CMSIS/Include/arm_math.h	/^    float32_t *pData;     \/**< points to the data of the matrix. *\/$/;"	m	struct:__anon33	access:public
__anon34::numCols	../CMSIS/Include/arm_math.h	/^    uint16_t numCols;     \/**< number of columns of the matrix.  *\/$/;"	m	struct:__anon34	access:public
__anon34::numRows	../CMSIS/Include/arm_math.h	/^    uint16_t numRows;     \/**< number of rows of the matrix.     *\/$/;"	m	struct:__anon34	access:public
__anon34::pData	../CMSIS/Include/arm_math.h	/^    q15_t *pData;         \/**< points to the data of the matrix. *\/$/;"	m	struct:__anon34	access:public
__anon35::numCols	../CMSIS/Include/arm_math.h	/^    uint16_t numCols;     \/**< number of columns of the matrix.  *\/$/;"	m	struct:__anon35	access:public
__anon35::numRows	../CMSIS/Include/arm_math.h	/^    uint16_t numRows;     \/**< number of rows of the matrix.     *\/$/;"	m	struct:__anon35	access:public
__anon35::pData	../CMSIS/Include/arm_math.h	/^    q31_t *pData;         \/**< points to the data of the matrix. *\/$/;"	m	struct:__anon35	access:public
__anon36::A0	../CMSIS/Include/arm_math.h	/^    q15_t A0; 	 \/**< The derived gain, A0 = Kp + Ki + Kd . *\/$/;"	m	struct:__anon36	access:public
__anon36::A1	../CMSIS/Include/arm_math.h	/^	q15_t A1;$/;"	m	struct:__anon36	access:public
__anon36::A1	../CMSIS/Include/arm_math.h	/^    q31_t A1;           \/**< The derived gain A1 = -Kp - 2Kd | Kd.*\/$/;"	m	struct:__anon36	access:public
__anon36::A2	../CMSIS/Include/arm_math.h	/^	q15_t A2;$/;"	m	struct:__anon36	access:public
__anon36::Kd	../CMSIS/Include/arm_math.h	/^    q15_t Kd;           \/**< The derivative gain. *\/$/;"	m	struct:__anon36	access:public
__anon36::Ki	../CMSIS/Include/arm_math.h	/^    q15_t Ki;           \/**< The integral gain. *\/$/;"	m	struct:__anon36	access:public
__anon36::Kp	../CMSIS/Include/arm_math.h	/^    q15_t Kp;           \/**< The proportional gain. *\/$/;"	m	struct:__anon36	access:public
__anon36::state	../CMSIS/Include/arm_math.h	/^    q15_t state[3];       \/**< The state array of length 3. *\/$/;"	m	struct:__anon36	access:public
__anon37::A0	../CMSIS/Include/arm_math.h	/^    q31_t A0;            \/**< The derived gain, A0 = Kp + Ki + Kd . *\/$/;"	m	struct:__anon37	access:public
__anon37::A1	../CMSIS/Include/arm_math.h	/^    q31_t A1;            \/**< The derived gain, A1 = -Kp - 2Kd. *\/$/;"	m	struct:__anon37	access:public
__anon37::A2	../CMSIS/Include/arm_math.h	/^    q31_t A2;            \/**< The derived gain, A2 = Kd . *\/$/;"	m	struct:__anon37	access:public
__anon37::Kd	../CMSIS/Include/arm_math.h	/^    q31_t Kd;            \/**< The derivative gain. *\/$/;"	m	struct:__anon37	access:public
__anon37::Ki	../CMSIS/Include/arm_math.h	/^    q31_t Ki;            \/**< The integral gain. *\/$/;"	m	struct:__anon37	access:public
__anon37::Kp	../CMSIS/Include/arm_math.h	/^    q31_t Kp;            \/**< The proportional gain. *\/$/;"	m	struct:__anon37	access:public
__anon37::state	../CMSIS/Include/arm_math.h	/^    q31_t state[3];      \/**< The state array of length 3. *\/$/;"	m	struct:__anon37	access:public
__anon38::A0	../CMSIS/Include/arm_math.h	/^    float32_t A0;          \/**< The derived gain, A0 = Kp + Ki + Kd . *\/$/;"	m	struct:__anon38	access:public
__anon38::A1	../CMSIS/Include/arm_math.h	/^    float32_t A1;          \/**< The derived gain, A1 = -Kp - 2Kd. *\/$/;"	m	struct:__anon38	access:public
__anon38::A2	../CMSIS/Include/arm_math.h	/^    float32_t A2;          \/**< The derived gain, A2 = Kd . *\/$/;"	m	struct:__anon38	access:public
__anon38::Kd	../CMSIS/Include/arm_math.h	/^    float32_t Kd;               \/**< The derivative gain. *\/$/;"	m	struct:__anon38	access:public
__anon38::Ki	../CMSIS/Include/arm_math.h	/^    float32_t Ki;               \/**< The integral gain. *\/$/;"	m	struct:__anon38	access:public
__anon38::Kp	../CMSIS/Include/arm_math.h	/^    float32_t Kp;               \/**< The proportional gain. *\/$/;"	m	struct:__anon38	access:public
__anon38::state	../CMSIS/Include/arm_math.h	/^    float32_t state[3];    \/**< The state array of length 3. *\/$/;"	m	struct:__anon38	access:public
__anon39::nValues	../CMSIS/Include/arm_math.h	/^    uint32_t nValues;           \/**< nValues *\/$/;"	m	struct:__anon39	access:public
__anon39::pYData	../CMSIS/Include/arm_math.h	/^    float32_t *pYData;          \/**< pointer to the table of Y values *\/$/;"	m	struct:__anon39	access:public
__anon39::x1	../CMSIS/Include/arm_math.h	/^    float32_t x1;               \/**< x1 *\/$/;"	m	struct:__anon39	access:public
__anon39::xSpacing	../CMSIS/Include/arm_math.h	/^    float32_t xSpacing;         \/**< xSpacing *\/$/;"	m	struct:__anon39	access:public
__anon40::numCols	../CMSIS/Include/arm_math.h	/^    uint16_t numCols;	\/**< number of columns in the data table. *\/$/;"	m	struct:__anon40	access:public
__anon40::numRows	../CMSIS/Include/arm_math.h	/^    uint16_t numRows;	\/**< number of rows in the data table. *\/$/;"	m	struct:__anon40	access:public
__anon40::pData	../CMSIS/Include/arm_math.h	/^    float32_t *pData;	\/**< points to the data table. *\/$/;"	m	struct:__anon40	access:public
__anon41::numCols	../CMSIS/Include/arm_math.h	/^    uint16_t numCols;	\/**< number of columns in the data table. *\/$/;"	m	struct:__anon41	access:public
__anon41::numRows	../CMSIS/Include/arm_math.h	/^    uint16_t numRows;	\/**< number of rows in the data table. *\/$/;"	m	struct:__anon41	access:public
__anon41::pData	../CMSIS/Include/arm_math.h	/^    q31_t *pData;	\/**< points to the data table. *\/$/;"	m	struct:__anon41	access:public
__anon42::numCols	../CMSIS/Include/arm_math.h	/^    uint16_t numCols;	\/**< number of columns in the data table. *\/$/;"	m	struct:__anon42	access:public
__anon42::numRows	../CMSIS/Include/arm_math.h	/^    uint16_t numRows;	\/**< number of rows in the data table. *\/$/;"	m	struct:__anon42	access:public
__anon42::pData	../CMSIS/Include/arm_math.h	/^    q15_t *pData;	\/**< points to the data table. *\/$/;"	m	struct:__anon42	access:public
__anon43::numCols	../CMSIS/Include/arm_math.h	/^    uint16_t numCols;	\/**< number of columns in the data table. *\/$/;"	m	struct:__anon43	access:public
__anon43::numRows	../CMSIS/Include/arm_math.h	/^    uint16_t numRows; 	\/**< number of rows in the data table. *\/$/;"	m	struct:__anon43	access:public
__anon43::pData	../CMSIS/Include/arm_math.h	/^    q7_t *pData;		\/**< points to the data table. *\/$/;"	m	struct:__anon43	access:public
__anon44::bitRevFactor	../CMSIS/Include/arm_math.h	/^    uint16_t  bitRevFactor;          \/**< bit reversal modifier that supports different size FFTs with the same bit reversal table. *\/$/;"	m	struct:__anon44	access:public
__anon44::bitReverseFlag	../CMSIS/Include/arm_math.h	/^    uint8_t   bitReverseFlag;        \/**< flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output. *\/$/;"	m	struct:__anon44	access:public
__anon44::fftLen	../CMSIS/Include/arm_math.h	/^    uint16_t  fftLen;                \/**< length of the FFT. *\/$/;"	m	struct:__anon44	access:public
__anon44::ifftFlag	../CMSIS/Include/arm_math.h	/^    uint8_t   ifftFlag;              \/**< flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform. *\/$/;"	m	struct:__anon44	access:public
__anon44::pBitRevTable	../CMSIS/Include/arm_math.h	/^    uint16_t  *pBitRevTable;         \/**< points to the bit reversal table. *\/$/;"	m	struct:__anon44	access:public
__anon44::pTwiddle	../CMSIS/Include/arm_math.h	/^    q15_t     *pTwiddle;             \/**< points to the twiddle factor table. *\/$/;"	m	struct:__anon44	access:public
__anon44::twidCoefModifier	../CMSIS/Include/arm_math.h	/^    uint16_t  twidCoefModifier;      \/**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. *\/$/;"	m	struct:__anon44	access:public
__anon45::bitRevFactor	../CMSIS/Include/arm_math.h	/^    uint16_t    bitRevFactor;        \/**< bit reversal modifier that supports different size FFTs with the same bit reversal table. *\/$/;"	m	struct:__anon45	access:public
__anon45::bitReverseFlag	../CMSIS/Include/arm_math.h	/^    uint8_t     bitReverseFlag;      \/**< flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output. *\/$/;"	m	struct:__anon45	access:public
__anon45::fftLen	../CMSIS/Include/arm_math.h	/^    uint16_t    fftLen;              \/**< length of the FFT. *\/$/;"	m	struct:__anon45	access:public
__anon45::ifftFlag	../CMSIS/Include/arm_math.h	/^    uint8_t     ifftFlag;            \/**< flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform. *\/$/;"	m	struct:__anon45	access:public
__anon45::pBitRevTable	../CMSIS/Include/arm_math.h	/^    uint16_t    *pBitRevTable;       \/**< points to the bit reversal table. *\/$/;"	m	struct:__anon45	access:public
__anon45::pTwiddle	../CMSIS/Include/arm_math.h	/^    q31_t       *pTwiddle;           \/**< points to the twiddle factor table. *\/$/;"	m	struct:__anon45	access:public
__anon45::twidCoefModifier	../CMSIS/Include/arm_math.h	/^    uint16_t    twidCoefModifier;    \/**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. *\/$/;"	m	struct:__anon45	access:public
__anon46::bitRevFactor	../CMSIS/Include/arm_math.h	/^    uint16_t     bitRevFactor;         \/**< bit reversal modifier that supports different size FFTs with the same bit reversal table. *\/$/;"	m	struct:__anon46	access:public
__anon46::bitReverseFlag	../CMSIS/Include/arm_math.h	/^    uint8_t      bitReverseFlag;       \/**< flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output. *\/$/;"	m	struct:__anon46	access:public
__anon46::fftLen	../CMSIS/Include/arm_math.h	/^    uint16_t     fftLen;               \/**< length of the FFT. *\/$/;"	m	struct:__anon46	access:public
__anon46::ifftFlag	../CMSIS/Include/arm_math.h	/^    uint8_t      ifftFlag;             \/**< flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform. *\/$/;"	m	struct:__anon46	access:public
__anon46::onebyfftLen	../CMSIS/Include/arm_math.h	/^	float32_t    onebyfftLen;          \/**< value of 1\/fftLen. *\/$/;"	m	struct:__anon46	access:public
__anon46::pBitRevTable	../CMSIS/Include/arm_math.h	/^    uint16_t     *pBitRevTable;        \/**< points to the bit reversal table. *\/$/;"	m	struct:__anon46	access:public
__anon46::pTwiddle	../CMSIS/Include/arm_math.h	/^    float32_t    *pTwiddle;            \/**< points to the twiddle factor table. *\/$/;"	m	struct:__anon46	access:public
__anon46::twidCoefModifier	../CMSIS/Include/arm_math.h	/^    uint16_t     twidCoefModifier;     \/**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. *\/$/;"	m	struct:__anon46	access:public
__anon47::bitReverseFlagR	../CMSIS/Include/arm_math.h	/^	uint8_t  bitReverseFlagR;                 \/**< flag that enables (bitReverseFlagR=1) or disables (bitReverseFlagR=0) bit reversal of output. *\/$/;"	m	struct:__anon47	access:public
__anon47::fftLenBy2	../CMSIS/Include/arm_math.h	/^    uint32_t fftLenBy2;                       \/**< length of the complex FFT. *\/$/;"	m	struct:__anon47	access:public
__anon47::fftLenReal	../CMSIS/Include/arm_math.h	/^    uint32_t fftLenReal;                      \/**< length of the real FFT. *\/$/;"	m	struct:__anon47	access:public
__anon47::ifftFlagR	../CMSIS/Include/arm_math.h	/^    uint8_t  ifftFlagR;                       \/**< flag that selects forward (ifftFlagR=0) or inverse (ifftFlagR=1) transform. *\/$/;"	m	struct:__anon47	access:public
__anon47::pCfft	../CMSIS/Include/arm_math.h	/^    arm_cfft_radix4_instance_q15 *pCfft;	  \/**< points to the complex FFT instance. *\/$/;"	m	struct:__anon47	access:public
__anon47::pTwiddleAReal	../CMSIS/Include/arm_math.h	/^    q15_t    *pTwiddleAReal;                  \/**< points to the real twiddle factor table. *\/$/;"	m	struct:__anon47	access:public
__anon47::pTwiddleBReal	../CMSIS/Include/arm_math.h	/^    q15_t    *pTwiddleBReal;                  \/**< points to the imag twiddle factor table. *\/$/;"	m	struct:__anon47	access:public
__anon47::twidCoefRModifier	../CMSIS/Include/arm_math.h	/^    uint32_t twidCoefRModifier;               \/**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. *\/$/;"	m	struct:__anon47	access:public
__anon48::bitReverseFlagR	../CMSIS/Include/arm_math.h	/^	uint8_t  bitReverseFlagR;                   \/**< flag that enables (bitReverseFlagR=1) or disables (bitReverseFlagR=0) bit reversal of output. *\/$/;"	m	struct:__anon48	access:public
__anon48::fftLenBy2	../CMSIS/Include/arm_math.h	/^    uint32_t fftLenBy2;                         \/**< length of the complex FFT. *\/$/;"	m	struct:__anon48	access:public
__anon48::fftLenReal	../CMSIS/Include/arm_math.h	/^    uint32_t fftLenReal;                        \/**< length of the real FFT. *\/$/;"	m	struct:__anon48	access:public
__anon48::ifftFlagR	../CMSIS/Include/arm_math.h	/^    uint8_t  ifftFlagR;                         \/**< flag that selects forward (ifftFlagR=0) or inverse (ifftFlagR=1) transform. *\/$/;"	m	struct:__anon48	access:public
__anon48::pCfft	../CMSIS/Include/arm_math.h	/^    arm_cfft_radix4_instance_q31 *pCfft;        \/**< points to the complex FFT instance. *\/$/;"	m	struct:__anon48	access:public
__anon48::pTwiddleAReal	../CMSIS/Include/arm_math.h	/^    q31_t    *pTwiddleAReal;                    \/**< points to the real twiddle factor table. *\/$/;"	m	struct:__anon48	access:public
__anon48::pTwiddleBReal	../CMSIS/Include/arm_math.h	/^    q31_t    *pTwiddleBReal;                    \/**< points to the imag twiddle factor table. *\/$/;"	m	struct:__anon48	access:public
__anon48::twidCoefRModifier	../CMSIS/Include/arm_math.h	/^    uint32_t twidCoefRModifier;                 \/**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. *\/$/;"	m	struct:__anon48	access:public
__anon49::bitReverseFlagR	../CMSIS/Include/arm_math.h	/^    uint8_t   bitReverseFlagR;                  \/**< flag that enables (bitReverseFlagR=1) or disables (bitReverseFlagR=0) bit reversal of output. *\/$/;"	m	struct:__anon49	access:public
__anon49::fftLenBy2	../CMSIS/Include/arm_math.h	/^    uint16_t  fftLenBy2;                        \/**< length of the complex FFT. *\/$/;"	m	struct:__anon49	access:public
__anon49::fftLenReal	../CMSIS/Include/arm_math.h	/^    uint32_t  fftLenReal;                       \/**< length of the real FFT. *\/$/;"	m	struct:__anon49	access:public
__anon49::ifftFlagR	../CMSIS/Include/arm_math.h	/^    uint8_t   ifftFlagR;                        \/**< flag that selects forward (ifftFlagR=0) or inverse (ifftFlagR=1) transform. *\/$/;"	m	struct:__anon49	access:public
__anon49::pCfft	../CMSIS/Include/arm_math.h	/^    arm_cfft_radix4_instance_f32 *pCfft;        \/**< points to the complex FFT instance. *\/$/;"	m	struct:__anon49	access:public
__anon49::pTwiddleAReal	../CMSIS/Include/arm_math.h	/^    float32_t *pTwiddleAReal;                   \/**< points to the real twiddle factor table. *\/$/;"	m	struct:__anon49	access:public
__anon49::pTwiddleBReal	../CMSIS/Include/arm_math.h	/^    float32_t *pTwiddleBReal;                   \/**< points to the imag twiddle factor table. *\/$/;"	m	struct:__anon49	access:public
__anon49::twidCoefRModifier	../CMSIS/Include/arm_math.h	/^	uint32_t  twidCoefRModifier;                \/**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. *\/$/;"	m	struct:__anon49	access:public
__anon4::__anon5::p	../CMSIS/RTOS/cmsis_os.h	/^    void                       *p;     \/\/\/< message or mail as void pointer$/;"	m	union:__anon4::__anon5	access:public
__anon4::__anon5::signals	../CMSIS/RTOS/cmsis_os.h	/^    int32_t               signals;     \/\/\/< signal flags $/;"	m	union:__anon4::__anon5	access:public
__anon4::__anon5::v	../CMSIS/RTOS/cmsis_os.h	/^    uint32_t                    v;     \/\/\/< message as 32-bit value $/;"	m	union:__anon4::__anon5	access:public
__anon4::__anon6::mail_id	../CMSIS/RTOS/cmsis_os.h	/^    osMailQId             mail_id;     \/\/\/< mail id obtained by \\ref osMailCreate $/;"	m	union:__anon4::__anon6	access:public
__anon4::__anon6::message_id	../CMSIS/RTOS/cmsis_os.h	/^    osMessageQId       message_id;     \/\/\/< message id obtained by \\ref osMessageCreate $/;"	m	union:__anon4::__anon6	access:public
__anon4::def	../CMSIS/RTOS/cmsis_os.h	/^  } def;                               \/\/\/< event definition$/;"	m	struct:__anon4	typeref:union:__anon4::__anon6	access:public
__anon4::status	../CMSIS/RTOS/cmsis_os.h	/^  osStatus                 status;     \/\/\/< status code: event or error information$/;"	m	struct:__anon4	access:public
__anon4::value	../CMSIS/RTOS/cmsis_os.h	/^  } value;                             \/\/\/< event value$/;"	m	struct:__anon4	typeref:union:__anon4::__anon5	access:public
__anon50::N	../CMSIS/Include/arm_math.h	/^    uint16_t N;                         \/**< length of the DCT4. *\/$/;"	m	struct:__anon50	access:public
__anon50::Nby2	../CMSIS/Include/arm_math.h	/^    uint16_t Nby2;                      \/**< half of the length of the DCT4. *\/$/;"	m	struct:__anon50	access:public
__anon50::normalize	../CMSIS/Include/arm_math.h	/^    float32_t normalize;                \/**< normalizing factor. *\/$/;"	m	struct:__anon50	access:public
__anon50::pCfft	../CMSIS/Include/arm_math.h	/^    arm_cfft_radix4_instance_f32 *pCfft; \/**< points to the complex FFT instance. *\/$/;"	m	struct:__anon50	access:public
__anon50::pCosFactor	../CMSIS/Include/arm_math.h	/^    float32_t *pCosFactor;              \/**< points to the cosFactor table. *\/$/;"	m	struct:__anon50	access:public
__anon50::pRfft	../CMSIS/Include/arm_math.h	/^    arm_rfft_instance_f32 *pRfft;        \/**< points to the real FFT instance. *\/$/;"	m	struct:__anon50	access:public
__anon50::pTwiddle	../CMSIS/Include/arm_math.h	/^    float32_t *pTwiddle;                \/**< points to the twiddle factor table. *\/$/;"	m	struct:__anon50	access:public
__anon51::N	../CMSIS/Include/arm_math.h	/^    uint16_t N;                         \/**< length of the DCT4. *\/$/;"	m	struct:__anon51	access:public
__anon51::Nby2	../CMSIS/Include/arm_math.h	/^    uint16_t Nby2;                      \/**< half of the length of the DCT4. *\/$/;"	m	struct:__anon51	access:public
__anon51::normalize	../CMSIS/Include/arm_math.h	/^    q31_t normalize;                    \/**< normalizing factor. *\/$/;"	m	struct:__anon51	access:public
__anon51::pCfft	../CMSIS/Include/arm_math.h	/^    arm_cfft_radix4_instance_q31 *pCfft; \/**< points to the complex FFT instance. *\/$/;"	m	struct:__anon51	access:public
__anon51::pCosFactor	../CMSIS/Include/arm_math.h	/^    q31_t *pCosFactor;                  \/**< points to the cosFactor table. *\/$/;"	m	struct:__anon51	access:public
__anon51::pRfft	../CMSIS/Include/arm_math.h	/^    arm_rfft_instance_q31 *pRfft;        \/**< points to the real FFT instance. *\/$/;"	m	struct:__anon51	access:public
__anon51::pTwiddle	../CMSIS/Include/arm_math.h	/^    q31_t *pTwiddle;                    \/**< points to the twiddle factor table. *\/$/;"	m	struct:__anon51	access:public
__anon52::N	../CMSIS/Include/arm_math.h	/^    uint16_t N;                         \/**< length of the DCT4. *\/$/;"	m	struct:__anon52	access:public
__anon52::Nby2	../CMSIS/Include/arm_math.h	/^    uint16_t Nby2;                      \/**< half of the length of the DCT4. *\/$/;"	m	struct:__anon52	access:public
__anon52::normalize	../CMSIS/Include/arm_math.h	/^    q15_t normalize;                    \/**< normalizing factor. *\/$/;"	m	struct:__anon52	access:public
__anon52::pCfft	../CMSIS/Include/arm_math.h	/^    arm_cfft_radix4_instance_q15 *pCfft; \/**< points to the complex FFT instance. *\/$/;"	m	struct:__anon52	access:public
__anon52::pCosFactor	../CMSIS/Include/arm_math.h	/^    q15_t *pCosFactor;                  \/**< points to the cosFactor table. *\/$/;"	m	struct:__anon52	access:public
__anon52::pRfft	../CMSIS/Include/arm_math.h	/^    arm_rfft_instance_q15 *pRfft;        \/**< points to the real FFT instance. *\/$/;"	m	struct:__anon52	access:public
__anon52::pTwiddle	../CMSIS/Include/arm_math.h	/^    q15_t *pTwiddle;                    \/**< points to the twiddle factor table. *\/$/;"	m	struct:__anon52	access:public
__anon53::M	../CMSIS/Include/arm_math.h	/^    uint8_t M;                      \/**< decimation factor. *\/$/;"	m	struct:__anon53	access:public
__anon53::numTaps	../CMSIS/Include/arm_math.h	/^    uint16_t numTaps;               \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon53	access:public
__anon53::pCoeffs	../CMSIS/Include/arm_math.h	/^    q15_t *pCoeffs;                  \/**< points to the coefficient array. The array is of length numTaps.*\/$/;"	m	struct:__anon53	access:public
__anon53::pState	../CMSIS/Include/arm_math.h	/^    q15_t *pState;                   \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon53	access:public
__anon54::M	../CMSIS/Include/arm_math.h	/^    uint8_t M;                  \/**< decimation factor. *\/$/;"	m	struct:__anon54	access:public
__anon54::numTaps	../CMSIS/Include/arm_math.h	/^    uint16_t numTaps;           \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon54	access:public
__anon54::pCoeffs	../CMSIS/Include/arm_math.h	/^    q31_t *pCoeffs;              \/**< points to the coefficient array. The array is of length numTaps.*\/$/;"	m	struct:__anon54	access:public
__anon54::pState	../CMSIS/Include/arm_math.h	/^    q31_t *pState;               \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon54	access:public
__anon55::M	../CMSIS/Include/arm_math.h	/^    uint8_t M;                          \/**< decimation factor. *\/$/;"	m	struct:__anon55	access:public
__anon55::numTaps	../CMSIS/Include/arm_math.h	/^    uint16_t numTaps;                   \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon55	access:public
__anon55::pCoeffs	../CMSIS/Include/arm_math.h	/^    float32_t *pCoeffs;                  \/**< points to the coefficient array. The array is of length numTaps.*\/$/;"	m	struct:__anon55	access:public
__anon55::pState	../CMSIS/Include/arm_math.h	/^    float32_t *pState;                   \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon55	access:public
__anon56::L	../CMSIS/Include/arm_math.h	/^    uint8_t L;                      \/**< upsample factor. *\/$/;"	m	struct:__anon56	access:public
__anon56::pCoeffs	../CMSIS/Include/arm_math.h	/^    q15_t *pCoeffs;                 \/**< points to the coefficient array. The array is of length L*phaseLength. *\/$/;"	m	struct:__anon56	access:public
__anon56::pState	../CMSIS/Include/arm_math.h	/^    q15_t *pState;                  \/**< points to the state variable array. The array is of length blockSize+phaseLength-1. *\/$/;"	m	struct:__anon56	access:public
__anon56::phaseLength	../CMSIS/Include/arm_math.h	/^    uint16_t phaseLength;           \/**< length of each polyphase filter component. *\/$/;"	m	struct:__anon56	access:public
__anon57::L	../CMSIS/Include/arm_math.h	/^    uint8_t L;                      \/**< upsample factor. *\/$/;"	m	struct:__anon57	access:public
__anon57::pCoeffs	../CMSIS/Include/arm_math.h	/^    q31_t *pCoeffs;                  \/**< points to the coefficient array. The array is of length L*phaseLength. *\/$/;"	m	struct:__anon57	access:public
__anon57::pState	../CMSIS/Include/arm_math.h	/^    q31_t *pState;                   \/**< points to the state variable array. The array is of length blockSize+phaseLength-1. *\/$/;"	m	struct:__anon57	access:public
__anon57::phaseLength	../CMSIS/Include/arm_math.h	/^    uint16_t phaseLength;           \/**< length of each polyphase filter component. *\/$/;"	m	struct:__anon57	access:public
__anon58::L	../CMSIS/Include/arm_math.h	/^    uint8_t L;                     \/**< upsample factor. *\/$/;"	m	struct:__anon58	access:public
__anon58::pCoeffs	../CMSIS/Include/arm_math.h	/^    float32_t *pCoeffs;             \/**< points to the coefficient array. The array is of length L*phaseLength. *\/$/;"	m	struct:__anon58	access:public
__anon58::pState	../CMSIS/Include/arm_math.h	/^    float32_t *pState;              \/**< points to the state variable array. The array is of length phaseLength+numTaps-1. *\/$/;"	m	struct:__anon58	access:public
__anon58::phaseLength	../CMSIS/Include/arm_math.h	/^    uint16_t phaseLength;          \/**< length of each polyphase filter component. *\/$/;"	m	struct:__anon58	access:public
__anon59::numStages	../CMSIS/Include/arm_math.h	/^    uint8_t numStages;       \/**< number of 2nd order stages in the filter.  Overall order is 2*numStages. *\/$/;"	m	struct:__anon59	access:public
__anon59::pCoeffs	../CMSIS/Include/arm_math.h	/^    q31_t *pCoeffs;          \/**< points to the array of coefficients.  The array is of length 5*numStages. *\/$/;"	m	struct:__anon59	access:public
__anon59::pState	../CMSIS/Include/arm_math.h	/^    q63_t *pState;           \/**< points to the array of state coefficients.  The array is of length 4*numStages. *\/$/;"	m	struct:__anon59	access:public
__anon59::postShift	../CMSIS/Include/arm_math.h	/^    uint8_t postShift;       \/**< additional shift, in bits, applied to each output sample. *\/$/;"	m	struct:__anon59	access:public
__anon60::numStages	../CMSIS/Include/arm_math.h	/^    uint8_t   numStages;       \/**< number of 2nd order stages in the filter.  Overall order is 2*numStages. *\/$/;"	m	struct:__anon60	access:public
__anon60::pCoeffs	../CMSIS/Include/arm_math.h	/^    float32_t *pCoeffs;        \/**< points to the array of coefficients.  The array is of length 5*numStages. *\/$/;"	m	struct:__anon60	access:public
__anon60::pState	../CMSIS/Include/arm_math.h	/^    float32_t *pState;         \/**< points to the array of state coefficients.  The array is of length 2*numStages. *\/$/;"	m	struct:__anon60	access:public
__anon61::numStages	../CMSIS/Include/arm_math.h	/^    uint16_t numStages;                          \/**< number of filter stages. *\/$/;"	m	struct:__anon61	access:public
__anon61::pCoeffs	../CMSIS/Include/arm_math.h	/^    q15_t *pCoeffs;                              \/**< points to the coefficient array. The array is of length numStages. *\/$/;"	m	struct:__anon61	access:public
__anon61::pState	../CMSIS/Include/arm_math.h	/^    q15_t *pState;                               \/**< points to the state variable array. The array is of length numStages. *\/$/;"	m	struct:__anon61	access:public
__anon62::numStages	../CMSIS/Include/arm_math.h	/^    uint16_t numStages;                          \/**< number of filter stages. *\/$/;"	m	struct:__anon62	access:public
__anon62::pCoeffs	../CMSIS/Include/arm_math.h	/^    q31_t *pCoeffs;                              \/**< points to the coefficient array. The array is of length numStages. *\/$/;"	m	struct:__anon62	access:public
__anon62::pState	../CMSIS/Include/arm_math.h	/^    q31_t *pState;                               \/**< points to the state variable array. The array is of length numStages. *\/$/;"	m	struct:__anon62	access:public
__anon63::numStages	../CMSIS/Include/arm_math.h	/^    uint16_t numStages;                  \/**< number of filter stages. *\/$/;"	m	struct:__anon63	access:public
__anon63::pCoeffs	../CMSIS/Include/arm_math.h	/^    float32_t *pCoeffs;                  \/**< points to the coefficient array. The array is of length numStages. *\/$/;"	m	struct:__anon63	access:public
__anon63::pState	../CMSIS/Include/arm_math.h	/^    float32_t *pState;                   \/**< points to the state variable array. The array is of length numStages. *\/$/;"	m	struct:__anon63	access:public
__anon64::numStages	../CMSIS/Include/arm_math.h	/^    uint16_t numStages;                         \/**< number of stages in the filter. *\/$/;"	m	struct:__anon64	access:public
__anon64::pState	../CMSIS/Include/arm_math.h	/^    q15_t *pState;                              \/**< points to the state variable array. The array is of length numStages+blockSize. *\/$/;"	m	struct:__anon64	access:public
__anon64::pkCoeffs	../CMSIS/Include/arm_math.h	/^    q15_t *pkCoeffs;                            \/**< points to the reflection coefficient array. The array is of length numStages. *\/$/;"	m	struct:__anon64	access:public
__anon64::pvCoeffs	../CMSIS/Include/arm_math.h	/^    q15_t *pvCoeffs;                            \/**< points to the ladder coefficient array. The array is of length numStages+1. *\/$/;"	m	struct:__anon64	access:public
__anon65::numStages	../CMSIS/Include/arm_math.h	/^    uint16_t numStages;                         \/**< number of stages in the filter. *\/$/;"	m	struct:__anon65	access:public
__anon65::pState	../CMSIS/Include/arm_math.h	/^    q31_t *pState;                              \/**< points to the state variable array. The array is of length numStages+blockSize. *\/$/;"	m	struct:__anon65	access:public
__anon65::pkCoeffs	../CMSIS/Include/arm_math.h	/^    q31_t *pkCoeffs;                            \/**< points to the reflection coefficient array. The array is of length numStages. *\/$/;"	m	struct:__anon65	access:public
__anon65::pvCoeffs	../CMSIS/Include/arm_math.h	/^    q31_t *pvCoeffs;                            \/**< points to the ladder coefficient array. The array is of length numStages+1. *\/$/;"	m	struct:__anon65	access:public
__anon66::numStages	../CMSIS/Include/arm_math.h	/^    uint16_t numStages;                         \/**< number of stages in the filter. *\/$/;"	m	struct:__anon66	access:public
__anon66::pState	../CMSIS/Include/arm_math.h	/^    float32_t *pState;                          \/**< points to the state variable array. The array is of length numStages+blockSize. *\/$/;"	m	struct:__anon66	access:public
__anon66::pkCoeffs	../CMSIS/Include/arm_math.h	/^    float32_t *pkCoeffs;                        \/**< points to the reflection coefficient array. The array is of length numStages. *\/$/;"	m	struct:__anon66	access:public
__anon66::pvCoeffs	../CMSIS/Include/arm_math.h	/^    float32_t *pvCoeffs;                        \/**< points to the ladder coefficient array. The array is of length numStages+1. *\/$/;"	m	struct:__anon66	access:public
__anon67::mu	../CMSIS/Include/arm_math.h	/^    float32_t mu;        \/**< step size that controls filter coefficient updates. *\/$/;"	m	struct:__anon67	access:public
__anon67::numTaps	../CMSIS/Include/arm_math.h	/^    uint16_t numTaps;    \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon67	access:public
__anon67::pCoeffs	../CMSIS/Include/arm_math.h	/^    float32_t *pCoeffs;  \/**< points to the coefficient array. The array is of length numTaps. *\/$/;"	m	struct:__anon67	access:public
__anon67::pState	../CMSIS/Include/arm_math.h	/^    float32_t *pState;   \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon67	access:public
__anon68::mu	../CMSIS/Include/arm_math.h	/^    q15_t mu;            \/**< step size that controls filter coefficient updates. *\/$/;"	m	struct:__anon68	access:public
__anon68::numTaps	../CMSIS/Include/arm_math.h	/^    uint16_t numTaps;    \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon68	access:public
__anon68::pCoeffs	../CMSIS/Include/arm_math.h	/^    q15_t *pCoeffs;      \/**< points to the coefficient array. The array is of length numTaps. *\/$/;"	m	struct:__anon68	access:public
__anon68::pState	../CMSIS/Include/arm_math.h	/^    q15_t *pState;       \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon68	access:public
__anon68::postShift	../CMSIS/Include/arm_math.h	/^    uint32_t postShift;  \/**< bit shift applied to coefficients. *\/$/;"	m	struct:__anon68	access:public
__anon69::mu	../CMSIS/Include/arm_math.h	/^    q31_t mu;            \/**< step size that controls filter coefficient updates. *\/$/;"	m	struct:__anon69	access:public
__anon69::numTaps	../CMSIS/Include/arm_math.h	/^    uint16_t numTaps;    \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon69	access:public
__anon69::pCoeffs	../CMSIS/Include/arm_math.h	/^    q31_t *pCoeffs;      \/**< points to the coefficient array. The array is of length numTaps. *\/$/;"	m	struct:__anon69	access:public
__anon69::pState	../CMSIS/Include/arm_math.h	/^    q31_t *pState;       \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon69	access:public
__anon69::postShift	../CMSIS/Include/arm_math.h	/^    uint32_t postShift;  \/**< bit shift applied to coefficients. *\/$/;"	m	struct:__anon69	access:public
__anon70::energy	../CMSIS/Include/arm_math.h	/^    float32_t energy;    \/**< saves previous frame energy. *\/$/;"	m	struct:__anon70	access:public
__anon70::mu	../CMSIS/Include/arm_math.h	/^    float32_t mu;        \/**< step size that control filter coefficient updates. *\/$/;"	m	struct:__anon70	access:public
__anon70::numTaps	../CMSIS/Include/arm_math.h	/^    uint16_t  numTaps;    \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon70	access:public
__anon70::pCoeffs	../CMSIS/Include/arm_math.h	/^    float32_t *pCoeffs;   \/**< points to the coefficient array. The array is of length numTaps. *\/$/;"	m	struct:__anon70	access:public
__anon70::pState	../CMSIS/Include/arm_math.h	/^    float32_t *pState;    \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon70	access:public
__anon70::x0	../CMSIS/Include/arm_math.h	/^    float32_t x0;        \/**< saves previous input sample. *\/$/;"	m	struct:__anon70	access:public
__anon71::energy	../CMSIS/Include/arm_math.h	/^    q31_t energy;         \/**< saves previous frame energy. *\/$/;"	m	struct:__anon71	access:public
__anon71::mu	../CMSIS/Include/arm_math.h	/^    q31_t mu;             \/**< step size that controls filter coefficient updates. *\/$/;"	m	struct:__anon71	access:public
__anon71::numTaps	../CMSIS/Include/arm_math.h	/^    uint16_t numTaps;     \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon71	access:public
__anon71::pCoeffs	../CMSIS/Include/arm_math.h	/^    q31_t *pCoeffs;       \/**< points to the coefficient array. The array is of length numTaps. *\/$/;"	m	struct:__anon71	access:public
__anon71::pState	../CMSIS/Include/arm_math.h	/^    q31_t *pState;        \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon71	access:public
__anon71::postShift	../CMSIS/Include/arm_math.h	/^    uint8_t postShift;    \/**< bit shift applied to coefficients. *\/$/;"	m	struct:__anon71	access:public
__anon71::recipTable	../CMSIS/Include/arm_math.h	/^    q31_t *recipTable;    \/**< points to the reciprocal initial value table. *\/$/;"	m	struct:__anon71	access:public
__anon71::x0	../CMSIS/Include/arm_math.h	/^    q31_t x0;             \/**< saves previous input sample. *\/$/;"	m	struct:__anon71	access:public
__anon72::energy	../CMSIS/Include/arm_math.h	/^    q15_t energy;        \/**< saves previous frame energy. *\/$/;"	m	struct:__anon72	access:public
__anon72::mu	../CMSIS/Include/arm_math.h	/^    q15_t mu;            \/**< step size that controls filter coefficient updates. *\/$/;"	m	struct:__anon72	access:public
__anon72::numTaps	../CMSIS/Include/arm_math.h	/^    uint16_t numTaps;    \/**< Number of coefficients in the filter. *\/$/;"	m	struct:__anon72	access:public
__anon72::pCoeffs	../CMSIS/Include/arm_math.h	/^    q15_t *pCoeffs;       \/**< points to the coefficient array. The array is of length numTaps. *\/$/;"	m	struct:__anon72	access:public
__anon72::pState	../CMSIS/Include/arm_math.h	/^    q15_t *pState;        \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon72	access:public
__anon72::postShift	../CMSIS/Include/arm_math.h	/^    uint8_t postShift;   \/**< bit shift applied to coefficients. *\/$/;"	m	struct:__anon72	access:public
__anon72::recipTable	../CMSIS/Include/arm_math.h	/^    q15_t *recipTable;   \/**< Points to the reciprocal initial value table. *\/$/;"	m	struct:__anon72	access:public
__anon72::x0	../CMSIS/Include/arm_math.h	/^    q15_t x0;            \/**< saves previous input sample. *\/$/;"	m	struct:__anon72	access:public
__anon73::maxDelay	../CMSIS/Include/arm_math.h	/^    uint16_t maxDelay;            \/**< maximum offset specified by the pTapDelay array. *\/$/;"	m	struct:__anon73	access:public
__anon73::numTaps	../CMSIS/Include/arm_math.h	/^    uint16_t numTaps;             \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon73	access:public
__anon73::pCoeffs	../CMSIS/Include/arm_math.h	/^    float32_t *pCoeffs;           \/**< points to the coefficient array. The array is of length numTaps.*\/$/;"	m	struct:__anon73	access:public
__anon73::pState	../CMSIS/Include/arm_math.h	/^    float32_t *pState;            \/**< points to the state buffer array. The array is of length maxDelay+blockSize-1. *\/$/;"	m	struct:__anon73	access:public
__anon73::pTapDelay	../CMSIS/Include/arm_math.h	/^    int32_t *pTapDelay;           \/**< points to the array of delay values.  The array is of length numTaps. *\/$/;"	m	struct:__anon73	access:public
__anon73::stateIndex	../CMSIS/Include/arm_math.h	/^    uint16_t stateIndex;          \/**< state buffer index.  Points to the oldest sample in the state buffer. *\/$/;"	m	struct:__anon73	access:public
__anon74::maxDelay	../CMSIS/Include/arm_math.h	/^    uint16_t maxDelay;            \/**< maximum offset specified by the pTapDelay array. *\/$/;"	m	struct:__anon74	access:public
__anon74::numTaps	../CMSIS/Include/arm_math.h	/^    uint16_t numTaps;             \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon74	access:public
__anon74::pCoeffs	../CMSIS/Include/arm_math.h	/^    q31_t *pCoeffs;               \/**< points to the coefficient array. The array is of length numTaps.*\/$/;"	m	struct:__anon74	access:public
__anon74::pState	../CMSIS/Include/arm_math.h	/^    q31_t *pState;                \/**< points to the state buffer array. The array is of length maxDelay+blockSize-1. *\/$/;"	m	struct:__anon74	access:public
__anon74::pTapDelay	../CMSIS/Include/arm_math.h	/^    int32_t *pTapDelay;           \/**< points to the array of delay values.  The array is of length numTaps. *\/$/;"	m	struct:__anon74	access:public
__anon74::stateIndex	../CMSIS/Include/arm_math.h	/^    uint16_t stateIndex;          \/**< state buffer index.  Points to the oldest sample in the state buffer. *\/$/;"	m	struct:__anon74	access:public
__anon75::maxDelay	../CMSIS/Include/arm_math.h	/^    uint16_t maxDelay;            \/**< maximum offset specified by the pTapDelay array. *\/$/;"	m	struct:__anon75	access:public
__anon75::numTaps	../CMSIS/Include/arm_math.h	/^    uint16_t numTaps;             \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon75	access:public
__anon75::pCoeffs	../CMSIS/Include/arm_math.h	/^    q15_t *pCoeffs;               \/**< points to the coefficient array. The array is of length numTaps.*\/$/;"	m	struct:__anon75	access:public
__anon75::pState	../CMSIS/Include/arm_math.h	/^    q15_t *pState;                \/**< points to the state buffer array. The array is of length maxDelay+blockSize-1. *\/$/;"	m	struct:__anon75	access:public
__anon75::pTapDelay	../CMSIS/Include/arm_math.h	/^    int32_t *pTapDelay;           \/**< points to the array of delay values.  The array is of length numTaps. *\/$/;"	m	struct:__anon75	access:public
__anon75::stateIndex	../CMSIS/Include/arm_math.h	/^    uint16_t stateIndex;          \/**< state buffer index.  Points to the oldest sample in the state buffer. *\/$/;"	m	struct:__anon75	access:public
__anon76::maxDelay	../CMSIS/Include/arm_math.h	/^    uint16_t maxDelay;            \/**< maximum offset specified by the pTapDelay array. *\/$/;"	m	struct:__anon76	access:public
__anon76::numTaps	../CMSIS/Include/arm_math.h	/^    uint16_t numTaps;             \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon76	access:public
__anon76::pCoeffs	../CMSIS/Include/arm_math.h	/^    q7_t *pCoeffs;                \/**< points to the coefficient array. The array is of length numTaps.*\/$/;"	m	struct:__anon76	access:public
__anon76::pState	../CMSIS/Include/arm_math.h	/^    q7_t *pState;                 \/**< points to the state buffer array. The array is of length maxDelay+blockSize-1. *\/$/;"	m	struct:__anon76	access:public
__anon76::pTapDelay	../CMSIS/Include/arm_math.h	/^    int32_t *pTapDelay;           \/**< points to the array of delay values.  The array is of length numTaps. *\/$/;"	m	struct:__anon76	access:public
__anon76::stateIndex	../CMSIS/Include/arm_math.h	/^    uint16_t stateIndex;          \/**< state buffer index.  Points to the oldest sample in the state buffer. *\/$/;"	m	struct:__anon76	access:public
__anon77::__anon78::C	../CMSIS/Include/core_cm4.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon77::__anon78	access:public
__anon77::__anon78::N	../CMSIS/Include/core_cm4.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon77::__anon78	access:public
__anon77::__anon78::Q	../CMSIS/Include/core_cm4.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon77::__anon78	access:public
__anon77::__anon78::V	../CMSIS/Include/core_cm4.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon77::__anon78	access:public
__anon77::__anon78::Z	../CMSIS/Include/core_cm4.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon77::__anon78	access:public
__anon77::__anon78::_reserved0	../CMSIS/Include/core_cm4.h	/^    uint32_t _reserved0:27;              \/*!< bit:  0..26  Reserved                           *\/$/;"	m	struct:__anon77::__anon78	access:public
__anon77::b	../CMSIS/Include/core_cm4.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon77	typeref:struct:__anon77::__anon78	access:public
__anon77::w	../CMSIS/Include/core_cm4.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon77	access:public
__anon79::__anon80::ISR	../CMSIS/Include/core_cm4.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon79::__anon80	access:public
__anon79::__anon80::_reserved0	../CMSIS/Include/core_cm4.h	/^    uint32_t _reserved0:23;              \/*!< bit:  9..31  Reserved                           *\/$/;"	m	struct:__anon79::__anon80	access:public
__anon79::b	../CMSIS/Include/core_cm4.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon79	typeref:struct:__anon79::__anon80	access:public
__anon79::w	../CMSIS/Include/core_cm4.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon79	access:public
__anon7::__anon8::C	../CMSIS/Include/core_cm3.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon7::__anon8	access:public
__anon7::__anon8::N	../CMSIS/Include/core_cm3.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon7::__anon8	access:public
__anon7::__anon8::Q	../CMSIS/Include/core_cm3.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon7::__anon8	access:public
__anon7::__anon8::V	../CMSIS/Include/core_cm3.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon7::__anon8	access:public
__anon7::__anon8::Z	../CMSIS/Include/core_cm3.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon7::__anon8	access:public
__anon7::__anon8::_reserved0	../CMSIS/Include/core_cm3.h	/^    uint32_t _reserved0:27;              \/*!< bit:  0..26  Reserved                           *\/$/;"	m	struct:__anon7::__anon8	access:public
__anon7::b	../CMSIS/Include/core_cm3.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon7	typeref:struct:__anon7::__anon8	access:public
__anon7::w	../CMSIS/Include/core_cm3.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon7	access:public
__anon81::__anon82::C	../CMSIS/Include/core_cm4.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon81::__anon82	access:public
__anon81::__anon82::GE	../CMSIS/Include/core_cm4.h	/^    uint32_t GE:4;                       \/*!< bit: 16..19  Greater than or Equal flags        *\/$/;"	m	struct:__anon81::__anon82	access:public
__anon81::__anon82::ISR	../CMSIS/Include/core_cm4.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon81::__anon82	access:public
__anon81::__anon82::IT	../CMSIS/Include/core_cm4.h	/^    uint32_t IT:2;                       \/*!< bit: 25..26  saved IT state   (read 0)          *\/$/;"	m	struct:__anon81::__anon82	access:public
__anon81::__anon82::N	../CMSIS/Include/core_cm4.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon81::__anon82	access:public
__anon81::__anon82::Q	../CMSIS/Include/core_cm4.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon81::__anon82	access:public
__anon81::__anon82::T	../CMSIS/Include/core_cm4.h	/^    uint32_t T:1;                        \/*!< bit:     24  Thumb bit        (read 0)          *\/$/;"	m	struct:__anon81::__anon82	access:public
__anon81::__anon82::V	../CMSIS/Include/core_cm4.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon81::__anon82	access:public
__anon81::__anon82::Z	../CMSIS/Include/core_cm4.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon81::__anon82	access:public
__anon81::__anon82::_reserved0	../CMSIS/Include/core_cm4.h	/^    uint32_t _reserved0:15;              \/*!< bit:  9..23  Reserved                           *\/$/;"	m	struct:__anon81::__anon82	access:public
__anon81::__anon82::_reserved0	../CMSIS/Include/core_cm4.h	/^    uint32_t _reserved0:7;               \/*!< bit:  9..15  Reserved                           *\/$/;"	m	struct:__anon81::__anon82	access:public
__anon81::__anon82::_reserved1	../CMSIS/Include/core_cm4.h	/^    uint32_t _reserved1:4;               \/*!< bit: 20..23  Reserved                           *\/$/;"	m	struct:__anon81::__anon82	access:public
__anon81::b	../CMSIS/Include/core_cm4.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon81	typeref:struct:__anon81::__anon82	access:public
__anon81::w	../CMSIS/Include/core_cm4.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon81	access:public
__anon83::__anon84::FPCA	../CMSIS/Include/core_cm4.h	/^    uint32_t FPCA:1;                     \/*!< bit:      2  FP extension active flag           *\/$/;"	m	struct:__anon83::__anon84	access:public
__anon83::__anon84::SPSEL	../CMSIS/Include/core_cm4.h	/^    uint32_t SPSEL:1;                    \/*!< bit:      1  Stack to be used                   *\/$/;"	m	struct:__anon83::__anon84	access:public
__anon83::__anon84::_reserved0	../CMSIS/Include/core_cm4.h	/^    uint32_t _reserved0:29;              \/*!< bit:  3..31  Reserved                           *\/$/;"	m	struct:__anon83::__anon84	access:public
__anon83::__anon84::nPRIV	../CMSIS/Include/core_cm4.h	/^    uint32_t nPRIV:1;                    \/*!< bit:      0  Execution privilege in Thread mode *\/$/;"	m	struct:__anon83::__anon84	access:public
__anon83::b	../CMSIS/Include/core_cm4.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon83	typeref:struct:__anon83::__anon84	access:public
__anon83::w	../CMSIS/Include/core_cm4.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon83	access:public
__anon85::IABR	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t IABR[8];                 \/*!< Offset: 0x200 (R\/W)  Interrupt Active bit Register           *\/$/;"	m	struct:__anon85	access:public
__anon85::ICER	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t ICER[8];                 \/*!< Offset: 0x080 (R\/W)  Interrupt Clear Enable Register         *\/$/;"	m	struct:__anon85	access:public
__anon85::ICPR	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t ICPR[8];                 \/*!< Offset: 0x180 (R\/W)  Interrupt Clear Pending Register        *\/$/;"	m	struct:__anon85	access:public
__anon85::IP	../CMSIS/Include/core_cm4.h	/^  __IO uint8_t  IP[240];                 \/*!< Offset: 0x300 (R\/W)  Interrupt Priority Register (8Bit wide) *\/$/;"	m	struct:__anon85	access:public
__anon85::ISER	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t ISER[8];                 \/*!< Offset: 0x000 (R\/W)  Interrupt Set Enable Register           *\/$/;"	m	struct:__anon85	access:public
__anon85::ISPR	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t ISPR[8];                 \/*!< Offset: 0x100 (R\/W)  Interrupt Set Pending Register          *\/$/;"	m	struct:__anon85	access:public
__anon85::RESERVED0	../CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED0[24];$/;"	m	struct:__anon85	access:public
__anon85::RESERVED2	../CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED2[24];$/;"	m	struct:__anon85	access:public
__anon85::RESERVED3	../CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED3[24];$/;"	m	struct:__anon85	access:public
__anon85::RESERVED4	../CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED4[56];$/;"	m	struct:__anon85	access:public
__anon85::RESERVED5	../CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED5[644];$/;"	m	struct:__anon85	access:public
__anon85::RSERVED1	../CMSIS/Include/core_cm4.h	/^       uint32_t RSERVED1[24];$/;"	m	struct:__anon85	access:public
__anon85::STIR	../CMSIS/Include/core_cm4.h	/^  __O  uint32_t STIR;                    \/*!< Offset: 0xE00 ( \/W)  Software Trigger Interrupt Register     *\/$/;"	m	struct:__anon85	access:public
__anon86::ADR	../CMSIS/Include/core_cm4.h	/^  __I  uint32_t ADR;                     \/*!< Offset: 0x04C (R\/ )  Auxiliary Feature Register                            *\/$/;"	m	struct:__anon86	access:public
__anon86::AFSR	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t AFSR;                    \/*!< Offset: 0x03C (R\/W)  Auxiliary Fault Status Register                       *\/$/;"	m	struct:__anon86	access:public
__anon86::AIRCR	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t AIRCR;                   \/*!< Offset: 0x00C (R\/W)  Application Interrupt and Reset Control Register      *\/$/;"	m	struct:__anon86	access:public
__anon86::BFAR	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t BFAR;                    \/*!< Offset: 0x038 (R\/W)  BusFault Address Register                             *\/$/;"	m	struct:__anon86	access:public
__anon86::CCR	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t CCR;                     \/*!< Offset: 0x014 (R\/W)  Configuration Control Register                        *\/$/;"	m	struct:__anon86	access:public
__anon86::CFSR	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t CFSR;                    \/*!< Offset: 0x028 (R\/W)  Configurable Fault Status Register                    *\/$/;"	m	struct:__anon86	access:public
__anon86::CPACR	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t CPACR;                   \/*!< Offset: 0x088 (R\/W)  Coprocessor Access Control Register                   *\/$/;"	m	struct:__anon86	access:public
__anon86::CPUID	../CMSIS/Include/core_cm4.h	/^  __I  uint32_t CPUID;                   \/*!< Offset: 0x000 (R\/ )  CPUID Base Register                                   *\/$/;"	m	struct:__anon86	access:public
__anon86::DFR	../CMSIS/Include/core_cm4.h	/^  __I  uint32_t DFR;                     \/*!< Offset: 0x048 (R\/ )  Debug Feature Register                                *\/$/;"	m	struct:__anon86	access:public
__anon86::DFSR	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t DFSR;                    \/*!< Offset: 0x030 (R\/W)  Debug Fault Status Register                           *\/$/;"	m	struct:__anon86	access:public
__anon86::HFSR	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t HFSR;                    \/*!< Offset: 0x02C (R\/W)  HardFault Status Register                             *\/$/;"	m	struct:__anon86	access:public
__anon86::ICSR	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t ICSR;                    \/*!< Offset: 0x004 (R\/W)  Interrupt Control and State Register                  *\/$/;"	m	struct:__anon86	access:public
__anon86::ISAR	../CMSIS/Include/core_cm4.h	/^  __I  uint32_t ISAR[5];                 \/*!< Offset: 0x060 (R\/ )  Instruction Set Attributes Register                   *\/$/;"	m	struct:__anon86	access:public
__anon86::MMFAR	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t MMFAR;                   \/*!< Offset: 0x034 (R\/W)  MemManage Fault Address Register                      *\/$/;"	m	struct:__anon86	access:public
__anon86::MMFR	../CMSIS/Include/core_cm4.h	/^  __I  uint32_t MMFR[4];                 \/*!< Offset: 0x050 (R\/ )  Memory Model Feature Register                         *\/$/;"	m	struct:__anon86	access:public
__anon86::PFR	../CMSIS/Include/core_cm4.h	/^  __I  uint32_t PFR[2];                  \/*!< Offset: 0x040 (R\/ )  Processor Feature Register                            *\/$/;"	m	struct:__anon86	access:public
__anon86::RESERVED0	../CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED0[5];$/;"	m	struct:__anon86	access:public
__anon86::SCR	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t SCR;                     \/*!< Offset: 0x010 (R\/W)  System Control Register                               *\/$/;"	m	struct:__anon86	access:public
__anon86::SHCSR	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t SHCSR;                   \/*!< Offset: 0x024 (R\/W)  System Handler Control and State Register             *\/$/;"	m	struct:__anon86	access:public
__anon86::SHP	../CMSIS/Include/core_cm4.h	/^  __IO uint8_t  SHP[12];                 \/*!< Offset: 0x018 (R\/W)  System Handlers Priority Registers (4-7, 8-11, 12-15) *\/$/;"	m	struct:__anon86	access:public
__anon86::VTOR	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t VTOR;                    \/*!< Offset: 0x008 (R\/W)  Vector Table Offset Register                          *\/$/;"	m	struct:__anon86	access:public
__anon87::ACTLR	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t ACTLR;                   \/*!< Offset: 0x008 (R\/W)  Auxiliary Control Register              *\/$/;"	m	struct:__anon87	access:public
__anon87::ICTR	../CMSIS/Include/core_cm4.h	/^  __I  uint32_t ICTR;                    \/*!< Offset: 0x004 (R\/ )  Interrupt Controller Type Register      *\/$/;"	m	struct:__anon87	access:public
__anon87::RESERVED0	../CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED0[1];$/;"	m	struct:__anon87	access:public
__anon88::CALIB	../CMSIS/Include/core_cm4.h	/^  __I  uint32_t CALIB;                   \/*!< Offset: 0x00C (R\/ )  SysTick Calibration Register        *\/$/;"	m	struct:__anon88	access:public
__anon88::CTRL	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x000 (R\/W)  SysTick Control and Status Register *\/$/;"	m	struct:__anon88	access:public
__anon88::LOAD	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t LOAD;                    \/*!< Offset: 0x004 (R\/W)  SysTick Reload Value Register       *\/$/;"	m	struct:__anon88	access:public
__anon88::VAL	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t VAL;                     \/*!< Offset: 0x008 (R\/W)  SysTick Current Value Register      *\/$/;"	m	struct:__anon88	access:public
__anon89::PORT	../CMSIS/Include/core_cm4.h	/^  }  PORT [32];                          \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port Registers               *\/$/;"	m	struct:__anon89	typeref:union:__anon89::__anon90	access:public
__anon89::RESERVED0	../CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED0[864];$/;"	m	struct:__anon89	access:public
__anon89::RESERVED1	../CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED1[15];$/;"	m	struct:__anon89	access:public
__anon89::RESERVED2	../CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED2[15];$/;"	m	struct:__anon89	access:public
__anon89::TCR	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t TCR;                     \/*!< Offset: 0xE80 (R\/W)  ITM Trace Control Register                *\/$/;"	m	struct:__anon89	access:public
__anon89::TER	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t TER;                     \/*!< Offset: 0xE00 (R\/W)  ITM Trace Enable Register                 *\/$/;"	m	struct:__anon89	access:public
__anon89::TPR	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t TPR;                     \/*!< Offset: 0xE40 (R\/W)  ITM Trace Privilege Register              *\/$/;"	m	struct:__anon89	access:public
__anon89::__anon90::u16	../CMSIS/Include/core_cm4.h	/^    __O  uint16_t   u16;                 \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 16-bit                  *\/$/;"	m	union:__anon89::__anon90	access:public
__anon89::__anon90::u32	../CMSIS/Include/core_cm4.h	/^    __O  uint32_t   u32;                 \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 32-bit                  *\/$/;"	m	union:__anon89::__anon90	access:public
__anon89::__anon90::u8	../CMSIS/Include/core_cm4.h	/^    __O  uint8_t    u8;                  \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 8-bit                   *\/$/;"	m	union:__anon89::__anon90	access:public
__anon91::COMP0	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t COMP0;                   \/*!< Offset: 0x020 (R\/W)  Comparator Register 0                     *\/$/;"	m	struct:__anon91	access:public
__anon91::COMP1	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t COMP1;                   \/*!< Offset: 0x030 (R\/W)  Comparator Register 1                     *\/$/;"	m	struct:__anon91	access:public
__anon91::COMP2	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t COMP2;                   \/*!< Offset: 0x040 (R\/W)  Comparator Register 2                     *\/$/;"	m	struct:__anon91	access:public
__anon91::COMP3	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t COMP3;                   \/*!< Offset: 0x050 (R\/W)  Comparator Register 3                     *\/$/;"	m	struct:__anon91	access:public
__anon91::CPICNT	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t CPICNT;                  \/*!< Offset: 0x008 (R\/W)  CPI Count Register                        *\/$/;"	m	struct:__anon91	access:public
__anon91::CTRL	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x000 (R\/W)  Control Register                          *\/$/;"	m	struct:__anon91	access:public
__anon91::CYCCNT	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t CYCCNT;                  \/*!< Offset: 0x004 (R\/W)  Cycle Count Register                      *\/$/;"	m	struct:__anon91	access:public
__anon91::EXCCNT	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t EXCCNT;                  \/*!< Offset: 0x00C (R\/W)  Exception Overhead Count Register         *\/$/;"	m	struct:__anon91	access:public
__anon91::FOLDCNT	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t FOLDCNT;                 \/*!< Offset: 0x018 (R\/W)  Folded-instruction Count Register         *\/$/;"	m	struct:__anon91	access:public
__anon91::FUNCTION0	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t FUNCTION0;               \/*!< Offset: 0x028 (R\/W)  Function Register 0                       *\/$/;"	m	struct:__anon91	access:public
__anon91::FUNCTION1	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t FUNCTION1;               \/*!< Offset: 0x038 (R\/W)  Function Register 1                       *\/$/;"	m	struct:__anon91	access:public
__anon91::FUNCTION2	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t FUNCTION2;               \/*!< Offset: 0x048 (R\/W)  Function Register 2                       *\/$/;"	m	struct:__anon91	access:public
__anon91::FUNCTION3	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t FUNCTION3;               \/*!< Offset: 0x058 (R\/W)  Function Register 3                       *\/$/;"	m	struct:__anon91	access:public
__anon91::LSUCNT	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t LSUCNT;                  \/*!< Offset: 0x014 (R\/W)  LSU Count Register                        *\/$/;"	m	struct:__anon91	access:public
__anon91::MASK0	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t MASK0;                   \/*!< Offset: 0x024 (R\/W)  Mask Register 0                           *\/$/;"	m	struct:__anon91	access:public
__anon91::MASK1	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t MASK1;                   \/*!< Offset: 0x034 (R\/W)  Mask Register 1                           *\/$/;"	m	struct:__anon91	access:public
__anon91::MASK2	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t MASK2;                   \/*!< Offset: 0x044 (R\/W)  Mask Register 2                           *\/$/;"	m	struct:__anon91	access:public
__anon91::MASK3	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t MASK3;                   \/*!< Offset: 0x054 (R\/W)  Mask Register 3                           *\/$/;"	m	struct:__anon91	access:public
__anon91::PCSR	../CMSIS/Include/core_cm4.h	/^  __I  uint32_t PCSR;                    \/*!< Offset: 0x01C (R\/ )  Program Counter Sample Register           *\/$/;"	m	struct:__anon91	access:public
__anon91::RESERVED0	../CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED0[1];$/;"	m	struct:__anon91	access:public
__anon91::RESERVED1	../CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED1[1];$/;"	m	struct:__anon91	access:public
__anon91::RESERVED2	../CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED2[1];$/;"	m	struct:__anon91	access:public
__anon91::SLEEPCNT	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t SLEEPCNT;                \/*!< Offset: 0x010 (R\/W)  Sleep Count Register                      *\/$/;"	m	struct:__anon91	access:public
__anon92::ACPR	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t ACPR;                    \/*!< Offset: 0x010 (R\/W)  Asynchronous Clock Prescaler Register *\/$/;"	m	struct:__anon92	access:public
__anon92::CLAIMCLR	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t CLAIMCLR;                \/*!< Offset: 0xFA4 (R\/W)  Claim tag clear *\/$/;"	m	struct:__anon92	access:public
__anon92::CLAIMSET	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t CLAIMSET;                \/*!< Offset: 0xFA0 (R\/W)  Claim tag set *\/$/;"	m	struct:__anon92	access:public
__anon92::CSPSR	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t CSPSR;                   \/*!< Offset: 0x004 (R\/W)  Current Parallel Port Size Register *\/$/;"	m	struct:__anon92	access:public
__anon92::DEVID	../CMSIS/Include/core_cm4.h	/^  __I  uint32_t DEVID;                   \/*!< Offset: 0xFC8 (R\/ )  TPIU_DEVID *\/$/;"	m	struct:__anon92	access:public
__anon92::DEVTYPE	../CMSIS/Include/core_cm4.h	/^  __I  uint32_t DEVTYPE;                 \/*!< Offset: 0xFCC (R\/ )  TPIU_DEVTYPE *\/$/;"	m	struct:__anon92	access:public
__anon92::FFCR	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t FFCR;                    \/*!< Offset: 0x304 (R\/W)  Formatter and Flush Control Register *\/$/;"	m	struct:__anon92	access:public
__anon92::FFSR	../CMSIS/Include/core_cm4.h	/^  __I  uint32_t FFSR;                    \/*!< Offset: 0x300 (R\/ )  Formatter and Flush Status Register *\/$/;"	m	struct:__anon92	access:public
__anon92::FIFO0	../CMSIS/Include/core_cm4.h	/^  __I  uint32_t FIFO0;                   \/*!< Offset: 0xEEC (R\/ )  Integration ETM Data *\/$/;"	m	struct:__anon92	access:public
__anon92::FIFO1	../CMSIS/Include/core_cm4.h	/^  __I  uint32_t FIFO1;                   \/*!< Offset: 0xEFC (R\/ )  Integration ITM Data *\/$/;"	m	struct:__anon92	access:public
__anon92::FSCR	../CMSIS/Include/core_cm4.h	/^  __I  uint32_t FSCR;                    \/*!< Offset: 0x308 (R\/ )  Formatter Synchronization Counter Register *\/$/;"	m	struct:__anon92	access:public
__anon92::ITATBCTR0	../CMSIS/Include/core_cm4.h	/^  __I  uint32_t ITATBCTR0;               \/*!< Offset: 0xEF8 (R\/ )  ITATBCTR0 *\/$/;"	m	struct:__anon92	access:public
__anon92::ITATBCTR2	../CMSIS/Include/core_cm4.h	/^  __I  uint32_t ITATBCTR2;               \/*!< Offset: 0xEF0 (R\/ )  ITATBCTR2 *\/$/;"	m	struct:__anon92	access:public
__anon92::ITCTRL	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t ITCTRL;                  \/*!< Offset: 0xF00 (R\/W)  Integration Mode Control *\/$/;"	m	struct:__anon92	access:public
__anon92::RESERVED0	../CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED0[2];$/;"	m	struct:__anon92	access:public
__anon92::RESERVED1	../CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED1[55];$/;"	m	struct:__anon92	access:public
__anon92::RESERVED2	../CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED2[131];$/;"	m	struct:__anon92	access:public
__anon92::RESERVED3	../CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED3[759];$/;"	m	struct:__anon92	access:public
__anon92::RESERVED4	../CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED4[1];$/;"	m	struct:__anon92	access:public
__anon92::RESERVED5	../CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED5[39];$/;"	m	struct:__anon92	access:public
__anon92::RESERVED7	../CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED7[8];$/;"	m	struct:__anon92	access:public
__anon92::SPPR	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t SPPR;                    \/*!< Offset: 0x0F0 (R\/W)  Selected Pin Protocol Register *\/$/;"	m	struct:__anon92	access:public
__anon92::SSPSR	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t SSPSR;                   \/*!< Offset: 0x000 (R\/ )  Supported Parallel Port Size Register     *\/$/;"	m	struct:__anon92	access:public
__anon92::TRIGGER	../CMSIS/Include/core_cm4.h	/^  __I  uint32_t TRIGGER;                 \/*!< Offset: 0xEE8 (R\/ )  TRIGGER *\/$/;"	m	struct:__anon92	access:public
__anon93::CTRL	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t CTRL;                    \/*!< Offset: 0x004 (R\/W)  MPU Control Register                           *\/$/;"	m	struct:__anon93	access:public
__anon93::RASR	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t RASR;                    \/*!< Offset: 0x010 (R\/W)  MPU Region Attribute and Size Register         *\/$/;"	m	struct:__anon93	access:public
__anon93::RASR_A1	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t RASR_A1;                 \/*!< Offset: 0x018 (R\/W)  MPU Alias 1 Region Attribute and Size Register *\/$/;"	m	struct:__anon93	access:public
__anon93::RASR_A2	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t RASR_A2;                 \/*!< Offset: 0x020 (R\/W)  MPU Alias 2 Region Attribute and Size Register *\/$/;"	m	struct:__anon93	access:public
__anon93::RASR_A3	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t RASR_A3;                 \/*!< Offset: 0x028 (R\/W)  MPU Alias 3 Region Attribute and Size Register *\/$/;"	m	struct:__anon93	access:public
__anon93::RBAR	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t RBAR;                    \/*!< Offset: 0x00C (R\/W)  MPU Region Base Address Register               *\/$/;"	m	struct:__anon93	access:public
__anon93::RBAR_A1	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t RBAR_A1;                 \/*!< Offset: 0x014 (R\/W)  MPU Alias 1 Region Base Address Register       *\/$/;"	m	struct:__anon93	access:public
__anon93::RBAR_A2	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t RBAR_A2;                 \/*!< Offset: 0x01C (R\/W)  MPU Alias 2 Region Base Address Register       *\/$/;"	m	struct:__anon93	access:public
__anon93::RBAR_A3	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t RBAR_A3;                 \/*!< Offset: 0x024 (R\/W)  MPU Alias 3 Region Base Address Register       *\/$/;"	m	struct:__anon93	access:public
__anon93::RNR	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t RNR;                     \/*!< Offset: 0x008 (R\/W)  MPU Region RNRber Register                     *\/$/;"	m	struct:__anon93	access:public
__anon93::TYPE	../CMSIS/Include/core_cm4.h	/^  __I  uint32_t TYPE;                    \/*!< Offset: 0x000 (R\/ )  MPU Type Register                              *\/$/;"	m	struct:__anon93	access:public
__anon94::FPCAR	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t FPCAR;                   \/*!< Offset: 0x008 (R\/W)  Floating-Point Context Address Register               *\/$/;"	m	struct:__anon94	access:public
__anon94::FPCCR	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t FPCCR;                   \/*!< Offset: 0x004 (R\/W)  Floating-Point Context Control Register               *\/$/;"	m	struct:__anon94	access:public
__anon94::FPDSCR	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t FPDSCR;                  \/*!< Offset: 0x00C (R\/W)  Floating-Point Default Status Control Register        *\/$/;"	m	struct:__anon94	access:public
__anon94::MVFR0	../CMSIS/Include/core_cm4.h	/^  __I  uint32_t MVFR0;                   \/*!< Offset: 0x010 (R\/ )  Media and FP Feature Register 0                       *\/$/;"	m	struct:__anon94	access:public
__anon94::MVFR1	../CMSIS/Include/core_cm4.h	/^  __I  uint32_t MVFR1;                   \/*!< Offset: 0x014 (R\/ )  Media and FP Feature Register 1                       *\/$/;"	m	struct:__anon94	access:public
__anon94::RESERVED0	../CMSIS/Include/core_cm4.h	/^       uint32_t RESERVED0[1];$/;"	m	struct:__anon94	access:public
__anon95::DCRDR	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t DCRDR;                   \/*!< Offset: 0x008 (R\/W)  Debug Core Register Data Register            *\/$/;"	m	struct:__anon95	access:public
__anon95::DCRSR	../CMSIS/Include/core_cm4.h	/^  __O  uint32_t DCRSR;                   \/*!< Offset: 0x004 ( \/W)  Debug Core Register Selector Register        *\/$/;"	m	struct:__anon95	access:public
__anon95::DEMCR	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t DEMCR;                   \/*!< Offset: 0x00C (R\/W)  Debug Exception and Monitor Control Register *\/$/;"	m	struct:__anon95	access:public
__anon95::DHCSR	../CMSIS/Include/core_cm4.h	/^  __IO uint32_t DHCSR;                   \/*!< Offset: 0x000 (R\/W)  Debug Halting Control and Status Register    *\/$/;"	m	struct:__anon95	access:public
__anon96::__anon97::C	../CMSIS/Include/core_sc000.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag          *\/$/;"	m	struct:__anon96::__anon97	access:public
__anon96::__anon97::N	../CMSIS/Include/core_sc000.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag       *\/$/;"	m	struct:__anon96::__anon97	access:public
__anon96::__anon97::Q	../CMSIS/Include/core_sc000.h	/^    uint32_t Q:1;                        \/*!< bit:     27  Saturation condition flag          *\/$/;"	m	struct:__anon96::__anon97	access:public
__anon96::__anon97::V	../CMSIS/Include/core_sc000.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag       *\/$/;"	m	struct:__anon96::__anon97	access:public
__anon96::__anon97::Z	../CMSIS/Include/core_sc000.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag           *\/$/;"	m	struct:__anon96::__anon97	access:public
__anon96::__anon97::_reserved0	../CMSIS/Include/core_sc000.h	/^    uint32_t _reserved0:27;              \/*!< bit:  0..26  Reserved                           *\/$/;"	m	struct:__anon96::__anon97	access:public
__anon96::b	../CMSIS/Include/core_sc000.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon96	typeref:struct:__anon96::__anon97	access:public
__anon96::w	../CMSIS/Include/core_sc000.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon96	access:public
__anon98::__anon99::ISR	../CMSIS/Include/core_sc000.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon98::__anon99	access:public
__anon98::__anon99::_reserved0	../CMSIS/Include/core_sc000.h	/^    uint32_t _reserved0:23;              \/*!< bit:  9..31  Reserved                           *\/$/;"	m	struct:__anon98::__anon99	access:public
__anon98::b	../CMSIS/Include/core_sc000.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon98	typeref:struct:__anon98::__anon99	access:public
__anon98::w	../CMSIS/Include/core_sc000.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon98	access:public
__anon9::__anon10::ISR	../CMSIS/Include/core_cm3.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number                   *\/$/;"	m	struct:__anon9::__anon10	access:public
__anon9::__anon10::_reserved0	../CMSIS/Include/core_cm3.h	/^    uint32_t _reserved0:23;              \/*!< bit:  9..31  Reserved                           *\/$/;"	m	struct:__anon9::__anon10	access:public
__anon9::b	../CMSIS/Include/core_cm3.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon9	typeref:struct:__anon9::__anon10	access:public
__anon9::w	../CMSIS/Include/core_cm3.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon9	access:public
__cs3_heap_end	../CMSIS/DSP_Lib/Examples/Common/G++/startup_ARMCM0.s	/^__cs3_heap_end:$/;"	l
__cs3_heap_end	../CMSIS/DSP_Lib/Examples/Common/G++/startup_ARMCM3.s	/^__cs3_heap_end:$/;"	l
__cs3_heap_end	../CMSIS/DSP_Lib/Examples/Common/G++/startup_ARMCM4.s	/^__cs3_heap_end:$/;"	l
__cs3_heap_start	../CMSIS/DSP_Lib/Examples/Common/G++/startup_ARMCM0.s	/^__cs3_heap_start:$/;"	l
__cs3_heap_start	../CMSIS/DSP_Lib/Examples/Common/G++/startup_ARMCM3.s	/^__cs3_heap_start:$/;"	l
__cs3_heap_start	../CMSIS/DSP_Lib/Examples/Common/G++/startup_ARMCM4.s	/^__cs3_heap_start:$/;"	l
__cs3_interrupt_vector_cortex_m	../CMSIS/DSP_Lib/Examples/Common/G++/startup_ARMCM0.s	/^__cs3_interrupt_vector_cortex_m:$/;"	l
__cs3_interrupt_vector_cortex_m	../CMSIS/DSP_Lib/Examples/Common/G++/startup_ARMCM3.s	/^__cs3_interrupt_vector_cortex_m:$/;"	l
__cs3_interrupt_vector_cortex_m	../CMSIS/DSP_Lib/Examples/Common/G++/startup_ARMCM4.s	/^__cs3_interrupt_vector_cortex_m:$/;"	l
__cs3_reset_cortex_m	../CMSIS/DSP_Lib/Examples/Common/G++/startup_ARMCM0.s	/^__cs3_reset_cortex_m:$/;"	l
__cs3_reset_cortex_m	../CMSIS/DSP_Lib/Examples/Common/G++/startup_ARMCM3.s	/^__cs3_reset_cortex_m:$/;"	l
__cs3_reset_cortex_m	../CMSIS/DSP_Lib/Examples/Common/G++/startup_ARMCM4.s	/^__cs3_reset_cortex_m:$/;"	l
__cs3_stack_mem	../CMSIS/DSP_Lib/Examples/Common/G++/startup_ARMCM0.s	/^__cs3_stack_mem:$/;"	l
__cs3_stack_mem	../CMSIS/DSP_Lib/Examples/Common/G++/startup_ARMCM3.s	/^__cs3_stack_mem:$/;"	l
__cs3_stack_mem	../CMSIS/DSP_Lib/Examples/Common/G++/startup_ARMCM4.s	/^__cs3_stack_mem:$/;"	l
__disable_fault_irq	../CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_fault_irq(void)$/;"	f	signature:(void)
__disable_fault_irq	../CMSIS/Include/core_cmFunc.h	202;"	d
__disable_irq	../CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)$/;"	f	signature:(void)
__enable_fault_irq	../CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_fault_irq(void)$/;"	f	signature:(void)
__enable_fault_irq	../CMSIS/Include/core_cmFunc.h	194;"	d
__enable_irq	../CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)$/;"	f	signature:(void)
__get_APSR	../CMSIS/Include/core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_APSR(void)$/;"	f	signature:(void)
__get_APSR	../CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_APSR(void)$/;"	f	signature:(void)
__get_BASEPRI	../CMSIS/Include/core_cmFunc.h	/^__STATIC_INLINE uint32_t  __get_BASEPRI(void)$/;"	f	signature:(void)
__get_BASEPRI	../CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_BASEPRI(void)$/;"	f	signature:(void)
__get_CONTROL	../CMSIS/Include/core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_CONTROL(void)$/;"	f	signature:(void)
__get_CONTROL	../CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void)$/;"	f	signature:(void)
__get_FAULTMASK	../CMSIS/Include/core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_FAULTMASK(void)$/;"	f	signature:(void)
__get_FAULTMASK	../CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FAULTMASK(void)$/;"	f	signature:(void)
__get_FPSCR	../CMSIS/Include/core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_FPSCR(void)$/;"	f	signature:(void)
__get_FPSCR	../CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FPSCR(void)$/;"	f	signature:(void)
__get_IPSR	../CMSIS/Include/core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_IPSR(void)$/;"	f	signature:(void)
__get_IPSR	../CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)$/;"	f	signature:(void)
__get_MSP	../CMSIS/Include/core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_MSP(void)$/;"	f	signature:(void)
__get_MSP	../CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(void)$/;"	f	signature:(void)
__get_PRIMASK	../CMSIS/Include/core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_PRIMASK(void)$/;"	f	signature:(void)
__get_PRIMASK	../CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)$/;"	f	signature:(void)
__get_PSP	../CMSIS/Include/core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_PSP(void)$/;"	f	signature:(void)
__get_PSP	../CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)$/;"	f	signature:(void)
__get_xPSR	../CMSIS/Include/core_cmFunc.h	/^__STATIC_INLINE uint32_t __get_xPSR(void)$/;"	f	signature:(void)
__get_xPSR	../CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_xPSR(void)$/;"	f	signature:(void)
__heap_base	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM0.s	/^__heap_base$/;"	l
__heap_base	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM3.s	/^__heap_base$/;"	l
__heap_base	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM4.s	/^__heap_base$/;"	l
__heap_base	../CMSIS/Device/ST/STM32F37x/Source/Templates/arm/startup_stm32f37x.s	/^__heap_base$/;"	l
__heap_limit	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM0.s	/^__heap_limit$/;"	l
__heap_limit	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM3.s	/^__heap_limit$/;"	l
__heap_limit	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM4.s	/^__heap_limit$/;"	l
__heap_limit	../CMSIS/Device/ST/STM32F37x/Source/Templates/arm/startup_stm32f37x.s	/^__heap_limit$/;"	l
__initial_sp	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM0.s	/^__initial_sp$/;"	l
__initial_sp	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM3.s	/^__initial_sp$/;"	l
__initial_sp	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM4.s	/^__initial_sp$/;"	l
__initial_sp	../CMSIS/Device/ST/STM32F37x/Source/Templates/arm/startup_stm32f37x.s	/^__initial_sp$/;"	l
__isr_vector	../CMSIS/DSP_Lib/Examples/Common/GCC/startup_ARMCM0.S	/^__isr_vector:$/;"	l
__isr_vector	../CMSIS/DSP_Lib/Examples/Common/GCC/startup_ARMCM3.S	/^__isr_vector:$/;"	l
__isr_vector	../CMSIS/DSP_Lib/Examples/Common/GCC/startup_ARMCM4.S	/^__isr_vector:$/;"	l
__set_BASEPRI	../CMSIS/Include/core_cmFunc.h	/^__STATIC_INLINE void __set_BASEPRI(uint32_t basePri)$/;"	f	signature:(uint32_t basePri)
__set_BASEPRI	../CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)$/;"	f	signature:(uint32_t value)
__set_CONTROL	../CMSIS/Include/core_cmFunc.h	/^__STATIC_INLINE void __set_CONTROL(uint32_t control)$/;"	f	signature:(uint32_t control)
__set_CONTROL	../CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_CONTROL(uint32_t control)$/;"	f	signature:(uint32_t control)
__set_FAULTMASK	../CMSIS/Include/core_cmFunc.h	/^__STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)$/;"	f	signature:(uint32_t faultMask)
__set_FAULTMASK	../CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)$/;"	f	signature:(uint32_t faultMask)
__set_FPSCR	../CMSIS/Include/core_cmFunc.h	/^__STATIC_INLINE void __set_FPSCR(uint32_t fpscr)$/;"	f	signature:(uint32_t fpscr)
__set_FPSCR	../CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)$/;"	f	signature:(uint32_t fpscr)
__set_MSP	../CMSIS/Include/core_cmFunc.h	/^__STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)$/;"	f	signature:(uint32_t topOfMainStack)
__set_MSP	../CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)$/;"	f	signature:(uint32_t topOfMainStack)
__set_PRIMASK	../CMSIS/Include/core_cmFunc.h	/^__STATIC_INLINE void __set_PRIMASK(uint32_t priMask)$/;"	f	signature:(uint32_t priMask)
__set_PRIMASK	../CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)$/;"	f	signature:(uint32_t priMask)
__set_PSP	../CMSIS/Include/core_cmFunc.h	/^__STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)$/;"	f	signature:(uint32_t topOfProcStack)
__set_PSP	../CMSIS/Include/core_cmFunc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)$/;"	f	signature:(uint32_t topOfProcStack)
__user_initial_stackheap	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM0.s	/^__user_initial_stackheap PROC$/;"	l
__user_initial_stackheap	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM3.s	/^__user_initial_stackheap PROC$/;"	l
__user_initial_stackheap	../CMSIS/DSP_Lib/Examples/Common/ARM/startup_ARMCM4.s	/^__user_initial_stackheap PROC$/;"	l
__user_initial_stackheap	../CMSIS/Device/ST/STM32F37x/Source/Templates/arm/startup_stm32f37x.s	/^__user_initial_stackheap$/;"	l
__vector_table	../CMSIS/Device/ST/STM32F37x/Source/Templates/iar/startup_stm32f37x.s	/^__vector_table$/;"	l
_a0	../CMSIS/Documentation/DSP/html/arm_class_marks_example_f32_8c-example.html	/^        <a name="_a0"><\/a><a class="code" href="structarm__matrix__instance__f32.html" title="Instance structure for the floating-point matrix structure.">arm_matrix_instance_f32<\/a> srcA; $/;"	a
_a0	../CMSIS/Documentation/DSP/html/arm_convolution_example_f32_8c-example.html	/^        <a name="_a0"><\/a><a class="code" href="structarm__cfft__radix4__instance__f32.html" title="Instance structure for the floating-point CFFT\/CIFFT function.">arm_cfft_radix4_instance_f32<\/a> cfft_instance;     <span class="comment">\/* CFFT Structure instance *\/<\/span> $/;"	a
_a0	../CMSIS/Documentation/DSP/html/arm_fft_bin_example_f32_8c-example.html	/^        <a name="_a0"><\/a><a class="code" href="structarm__cfft__radix4__instance__f32.html" title="Instance structure for the floating-point CFFT\/CIFFT function.">arm_cfft_radix4_instance_f32<\/a> S; $/;"	a
_a0	../CMSIS/Documentation/DSP/html/arm_fir_example_f32_8c-example.html	/^  <a name="_a0"><\/a><a class="code" href="structarm__fir__instance__f32.html" title="Instance structure for the floating-point FIR filter.">arm_fir_instance_f32<\/a> S; $/;"	a
_a0	../CMSIS/Documentation/DSP/html/arm_graphic_equalizer_example_q31_8c-example.html	/^  <a name="_a0"><\/a><a class="code" href="structarm__biquad__cas__df1__32x64__ins__q31.html" title="Instance structure for the high precision Q31 Biquad cascade filter.">arm_biquad_cas_df1_32x64_ins_q31<\/a> S1; $/;"	a
_a0	../CMSIS/Documentation/DSP/html/arm_linear_interp_example_f32_8c-example.html	/^        <a name="_a0"><\/a><a class="code" href="structarm__linear__interp__instance__f32.html" title="Instance structure for the floating-point Linear Interpolate function.">arm_linear_interp_instance_f32<\/a> S = {188495, -3.141592653589793238, XSPACING, (float32_t *)&amp;arm_linear_interep_table[0]};$/;"	a
_a0	../CMSIS/Documentation/DSP/html/arm_matrix_example_f32_8c-example.html	/^        <a name="_a0"><\/a><a class="code" href="structarm__matrix__instance__f32.html" title="Instance structure for the floating-point matrix structure.">arm_matrix_instance_f32<\/a> A;              <span class="comment">\/* Matrix A Instance *\/<\/span> $/;"	a
_a0	../CMSIS/Documentation/DSP/html/arm_signal_converge_example_f32_8c-example.html	/^<a name="_a0"><\/a><a class="code" href="structarm__fir__instance__f32.html" title="Instance structure for the floating-point FIR filter.">arm_fir_instance_f32<\/a> LPF_instance; $/;"	a
_a1	../CMSIS/Documentation/DSP/html/arm_graphic_equalizer_example_q31_8c-example.html	/^  <a name="_a1"><\/a><a class="code" href="structarm__biquad__casd__df1__inst__q31.html" title="Instance structure for the Q31 Biquad cascade filter.">arm_biquad_casd_df1_inst_q31<\/a> S3; $/;"	a
_a1	../CMSIS/Documentation/DSP/html/arm_signal_converge_example_f32_8c-example.html	/^<a name="_a1"><\/a><a class="code" href="structarm__lms__norm__instance__f32.html" title="Instance structure for the floating-point normalized LMS filter.">arm_lms_norm_instance_f32<\/a> lmsNorm_instance; $/;"	a
_preventDefault	../CMSIS/Documentation/Core/html/resize.js	/^  var _preventDefault = function(evt) { evt.preventDefault(); };$/;"	f
_preventDefault	../CMSIS/Documentation/DSP/html/resize.js	/^  var _preventDefault = function(evt) { evt.preventDefault(); };$/;"	f
_preventDefault	../CMSIS/Documentation/General/html/resize.js	/^  var _preventDefault = function(evt) { evt.preventDefault(); };$/;"	f
_preventDefault	../CMSIS/Documentation/RTOS/html/resize.js	/^  var _preventDefault = function(evt) { evt.preventDefault(); };$/;"	f
_preventDefault	../CMSIS/Documentation/SVD/html/resize.js	/^  var _preventDefault = function(evt) { evt.preventDefault(); };$/;"	f
_reserved0	../CMSIS/Include/core_cm0.h	/^    uint32_t _reserved0:15;              \/*!< bit:  9..23  Reserved                           *\/$/;"	m	struct:__anon131::__anon132	access:public
_reserved0	../CMSIS/Include/core_cm0.h	/^    uint32_t _reserved0:23;              \/*!< bit:  9..31  Reserved                           *\/$/;"	m	struct:__anon129::__anon130	access:public
_reserved0	../CMSIS/Include/core_cm0.h	/^    uint32_t _reserved0:27;              \/*!< bit:  0..26  Reserved                           *\/$/;"	m	struct:__anon127::__anon128	access:public
_reserved0	../CMSIS/Include/core_cm0.h	/^    uint32_t _reserved0:29;              \/*!< bit:  3..31  Reserved                           *\/$/;"	m	struct:__anon133::__anon134	access:public
_reserved0	../CMSIS/Include/core_cm0.h	/^    uint32_t _reserved0:7;               \/*!< bit:  9..15  Reserved                           *\/$/;"	m	struct:__anon131::__anon132	access:public
_reserved0	../CMSIS/Include/core_cm3.h	/^    uint32_t _reserved0:15;              \/*!< bit:  9..23  Reserved                           *\/$/;"	m	struct:__anon11::__anon12	access:public
_reserved0	../CMSIS/Include/core_cm3.h	/^    uint32_t _reserved0:23;              \/*!< bit:  9..31  Reserved                           *\/$/;"	m	struct:__anon9::__anon10	access:public
_reserved0	../CMSIS/Include/core_cm3.h	/^    uint32_t _reserved0:27;              \/*!< bit:  0..26  Reserved                           *\/$/;"	m	struct:__anon7::__anon8	access:public
_reserved0	../CMSIS/Include/core_cm3.h	/^    uint32_t _reserved0:29;              \/*!< bit:  3..31  Reserved                           *\/$/;"	m	struct:__anon13::__anon14	access:public
_reserved0	../CMSIS/Include/core_cm3.h	/^    uint32_t _reserved0:7;               \/*!< bit:  9..15  Reserved                           *\/$/;"	m	struct:__anon11::__anon12	access:public
_reserved0	../CMSIS/Include/core_cm4.h	/^    uint32_t _reserved0:15;              \/*!< bit:  9..23  Reserved                           *\/$/;"	m	struct:__anon81::__anon82	access:public
_reserved0	../CMSIS/Include/core_cm4.h	/^    uint32_t _reserved0:23;              \/*!< bit:  9..31  Reserved                           *\/$/;"	m	struct:__anon79::__anon80	access:public
_reserved0	../CMSIS/Include/core_cm4.h	/^    uint32_t _reserved0:27;              \/*!< bit:  0..26  Reserved                           *\/$/;"	m	struct:__anon77::__anon78	access:public
_reserved0	../CMSIS/Include/core_cm4.h	/^    uint32_t _reserved0:29;              \/*!< bit:  3..31  Reserved                           *\/$/;"	m	struct:__anon83::__anon84	access:public
_reserved0	../CMSIS/Include/core_cm4.h	/^    uint32_t _reserved0:7;               \/*!< bit:  9..15  Reserved                           *\/$/;"	m	struct:__anon81::__anon82	access:public
_reserved0	../CMSIS/Include/core_sc000.h	/^    uint32_t _reserved0:15;              \/*!< bit:  9..23  Reserved                           *\/$/;"	m	struct:__anon100::__anon101	access:public
_reserved0	../CMSIS/Include/core_sc000.h	/^    uint32_t _reserved0:23;              \/*!< bit:  9..31  Reserved                           *\/$/;"	m	struct:__anon98::__anon99	access:public
_reserved0	../CMSIS/Include/core_sc000.h	/^    uint32_t _reserved0:27;              \/*!< bit:  0..26  Reserved                           *\/$/;"	m	struct:__anon96::__anon97	access:public
_reserved0	../CMSIS/Include/core_sc000.h	/^    uint32_t _reserved0:29;              \/*!< bit:  3..31  Reserved                           *\/$/;"	m	struct:__anon102::__anon103	access:public
_reserved0	../CMSIS/Include/core_sc000.h	/^    uint32_t _reserved0:7;               \/*!< bit:  9..15  Reserved                           *\/$/;"	m	struct:__anon100::__anon101	access:public
_reserved0	../CMSIS/Include/core_sc300.h	/^    uint32_t _reserved0:15;              \/*!< bit:  9..23  Reserved                           *\/$/;"	m	struct:__anon113::__anon114	access:public
_reserved0	../CMSIS/Include/core_sc300.h	/^    uint32_t _reserved0:23;              \/*!< bit:  9..31  Reserved                           *\/$/;"	m	struct:__anon111::__anon112	access:public
_reserved0	../CMSIS/Include/core_sc300.h	/^    uint32_t _reserved0:27;              \/*!< bit:  0..26  Reserved                           *\/$/;"	m	struct:__anon109::__anon110	access:public
_reserved0	../CMSIS/Include/core_sc300.h	/^    uint32_t _reserved0:29;              \/*!< bit:  3..31  Reserved                           *\/$/;"	m	struct:__anon115::__anon116	access:public
_reserved0	../CMSIS/Include/core_sc300.h	/^    uint32_t _reserved0:7;               \/*!< bit:  9..15  Reserved                           *\/$/;"	m	struct:__anon113::__anon114	access:public
_reserved1	../CMSIS/Include/core_cm0.h	/^    uint32_t _reserved1:4;               \/*!< bit: 20..23  Reserved                           *\/$/;"	m	struct:__anon131::__anon132	access:public
_reserved1	../CMSIS/Include/core_cm3.h	/^    uint32_t _reserved1:4;               \/*!< bit: 20..23  Reserved                           *\/$/;"	m	struct:__anon11::__anon12	access:public
_reserved1	../CMSIS/Include/core_cm4.h	/^    uint32_t _reserved1:4;               \/*!< bit: 20..23  Reserved                           *\/$/;"	m	struct:__anon81::__anon82	access:public
_reserved1	../CMSIS/Include/core_sc000.h	/^    uint32_t _reserved1:4;               \/*!< bit: 20..23  Reserved                           *\/$/;"	m	struct:__anon100::__anon101	access:public
_reserved1	../CMSIS/Include/core_sc300.h	/^    uint32_t _reserved1:4;               \/*!< bit: 20..23  Reserved                           *\/$/;"	m	struct:__anon113::__anon114	access:public
a0	../CMSIS/Documentation/DSP/html/arm_dotproduct_example_f32_8c-example.html	/^        <a name="a0"><\/a><a class="code" href="group___basic_mult.html#gaca3f0b8227da431ab29225b88888aa32" title="Floating-point vector multiplication.">arm_mult_f32<\/a>(srcA_buf_f32, srcB_buf_f32, multOutput, MAX_BLOCKSIZE); $/;"	a
a0	../CMSIS/Documentation/DSP/html/arm_sin_cos_example_f32_8c-example.html	/^        cosOutput = <a name="a0"><\/a><a class="code" href="group__cos.html#gace15287f9c64b9b4084d1c797d4c49d8" title="Fast approximation to the trigonometric cosine function for floating-point data.">arm_cos_f32<\/a>(testInput_f32[i]); $/;"	a
a0	../CMSIS/Documentation/DSP/html/arm_variance_example_f32_8c-example.html	/^        <a name="a0"><\/a><a class="code" href="group___fill.html#ga2248e8d3901b4afb7827163132baad94" title="Fills a constant value into a floating-point vector.">arm_fill_f32<\/a>(1.0,  wire1, blockSize);$/;"	a
a1	../CMSIS/Documentation/DSP/html/arm_class_marks_example_f32_8c-example.html	/^        <a name="a1"><\/a><a class="code" href="group___matrix_init.html#ga11e3dc41592a6401c13182fef9416a27" title="Floating-point matrix initialization.">arm_mat_init_f32<\/a>(&amp;srcA, numStudents, numSubjects, (float32_t *)testMarks_f32);  $/;"	a
a1	../CMSIS/Documentation/DSP/html/arm_convolution_example_f32_8c-example.html	/^        <a name="a1"><\/a><a class="code" href="group___fill.html#ga2248e8d3901b4afb7827163132baad94" title="Fills a constant value into a floating-point vector.">arm_fill_f32<\/a>(0.0,  Ak, MAX_BLOCKSIZE); $/;"	a
a1	../CMSIS/Documentation/DSP/html/arm_dotproduct_example_f32_8c-example.html	/^                <a name="a1"><\/a><a class="code" href="group___basic_add.html#ga6a904a547413b10565dd1d251c6bafbd" title="Floating-point vector addition.">arm_add_f32<\/a>(&amp;testOutput, &amp;multOutput[i], &amp;testOutput, 1);        $/;"	a
a1	../CMSIS/Documentation/DSP/html/arm_fft_bin_example_f32_8c-example.html	/^        status = <a name="a1"><\/a><a class="code" href="group___c_f_f_t___c_i_f_f_t.html#gaf336459f684f0b17bfae539ef1b1b78a" title="Initialization function for the floating-point CFFT\/CIFFT.">arm_cfft_radix4_init_f32<\/a>(&amp;S, fftSize,  $/;"	a
a1	../CMSIS/Documentation/DSP/html/arm_fir_example_f32_8c-example.html	/^  <a name="a1"><\/a><a class="code" href="group___f_i_r.html#ga98d13def6427e29522829f945d0967db" title="Initialization function for the floating-point FIR filter.">arm_fir_init_f32<\/a>(&amp;S, NUM_TAPS, (float32_t *)&amp;firCoeffs32[0], &amp;firStateF32[0], blockSize); $/;"	a
a1	../CMSIS/Documentation/DSP/html/arm_linear_interp_example_f32_8c-example.html	/^                testOutput[i] = <a name="a1"><\/a><a class="code" href="group__sin.html#gae164899c4a3fc0e946dc5d55555fe541" title="Fast approximation to the trigonometric sine function for floating-point data.">arm_sin_f32<\/a>(testInputSin_f32[i]);$/;"	a
a1	../CMSIS/Documentation/DSP/html/arm_matrix_example_f32_8c-example.html	/^        <a name="a1"><\/a><a class="code" href="group___matrix_init.html#ga11e3dc41592a6401c13182fef9416a27" title="Floating-point matrix initialization.">arm_mat_init_f32<\/a>(&amp;A, srcRows, srcColumns, (float32_t *)A_f32); $/;"	a
a1	../CMSIS/Documentation/DSP/html/arm_sin_cos_example_f32_8c-example.html	/^                sinOutput = <a name="a1"><\/a><a class="code" href="group__sin.html#gae164899c4a3fc0e946dc5d55555fe541" title="Fast approximation to the trigonometric sine function for floating-point data.">arm_sin_f32<\/a>(testInput_f32[i]); $/;"	a
a1	../CMSIS/Documentation/DSP/html/arm_variance_example_f32_8c-example.html	/^        <a name="a1"><\/a><a class="code" href="group__dot__prod.html#ga55418d4362f6ba84c327f9b4f089a8c3" title="Dot product of floating-point vectors.">arm_dot_prod_f32<\/a>(testInput_f32, wire1, blockSize, &amp;mean);$/;"	a
a10	../CMSIS/Documentation/DSP/html/arm_signal_converge_example_f32_8c-example.html	/^  <a name="a10"><\/a><a class="code" href="group___basic_sub.html#ga7f975a472de286331134227c08aad826" title="Floating-point vector subtraction.">arm_sub_f32<\/a>((float32_t *)FIRCoeff_f32, lmsNormCoeff_f32, lmsNormCoeff_f32, NUMTAPS); $/;"	a
a2	../CMSIS/Documentation/DSP/html/arm_class_marks_example_f32_8c-example.html	/^        <a name="a2"><\/a><a class="code" href="group___matrix_mult.html#ga917bf0270310c1d3f0eda1fc7c0026a0" title="Floating-point matrix multiplication.">arm_mat_mult_f32<\/a>(&amp;srcA, &amp;srcB, &amp;dstC); $/;"	a
a2	../CMSIS/Documentation/DSP/html/arm_convolution_example_f32_8c-example.html	/^        <a name="a2"><\/a><a class="code" href="group__copy.html#gadd1f737e677e0e6ca31767c7001417b3" title="Copies the elements of a floating-point vector.">arm_copy_f32<\/a>(testInputA_f32,  Ak, MAX_BLOCKSIZE\/2); $/;"	a
a2	../CMSIS/Documentation/DSP/html/arm_fft_bin_example_f32_8c-example.html	/^        <a name="a2"><\/a><a class="code" href="group___c_f_f_t___c_i_f_f_t.html#ga521f670cd9c571bc61aff9bec89f4c26" title="Processing function for the floating-point CFFT\/CIFFT.">arm_cfft_radix4_f32<\/a>(&amp;S, testInput_f32_10khz); $/;"	a
a2	../CMSIS/Documentation/DSP/html/arm_fir_example_f32_8c-example.html	/^      <a name="a2"><\/a><a class="code" href="group___f_i_r.html#gae8fb334ea67eb6ecbd31824ddc14cd6a" title="Processing function for the floating-point FIR filter.">arm_fir_f32<\/a>(&amp;S, inputF32 + (i * blockSize), outputF32 + (i * blockSize), blockSize);  $/;"	a
a2	../CMSIS/Documentation/DSP/html/arm_graphic_equalizer_example_q31_8c-example.html	/^  <a name="a2"><\/a><a class="code" href="group___biquad_cascade_d_f1__32x64.html#ga44900cecb8083afcaabf905ffcd656bb">arm_biquad_cas_df1_32x64_init_q31<\/a>(&amp;S1, NUMSTAGES, $/;"	a
a2	../CMSIS/Documentation/DSP/html/arm_linear_interp_example_f32_8c-example.html	/^                testLinIntOutput[i] = <a name="a2"><\/a><a class="code" href="group___linear_interpolate.html#gafd29f33d19cb1b3e1b5ddb9dddffd87b" title="Process function for the floating-point Linear Interpolation Function.">arm_linear_interp_f32<\/a>(&amp;S, testInputSin_f32[i]);$/;"	a
a2	../CMSIS/Documentation/DSP/html/arm_matrix_example_f32_8c-example.html	/^        status = <a name="a2"><\/a><a class="code" href="group___matrix_trans.html#gad7dd9f108429da13d3864696ceeec789" title="Floating-point matrix transpose.">arm_mat_trans_f32<\/a>(&amp;A, &amp;AT); $/;"	a
a2	../CMSIS/Documentation/DSP/html/arm_signal_converge_example_f32_8c-example.html	/^  <a name="a2"><\/a><a class="code" href="group___l_m_s___n_o_r_m.html#gac7ccbaea863882056eee815456464670" title="Initialization function for floating-point normalized LMS filter.">arm_lms_norm_init_f32<\/a>(&amp;lmsNorm_instance, NUMTAPS, lmsNormCoeff_f32, lmsStateF32, MU, BLOCKSIZE); $/;"	a
a2	../CMSIS/Documentation/DSP/html/arm_sin_cos_example_f32_8c-example.html	/^                <a name="a2"><\/a><a class="code" href="group___basic_mult.html#gaca3f0b8227da431ab29225b88888aa32" title="Floating-point vector multiplication.">arm_mult_f32<\/a>(&amp;cosOutput, &amp;cosOutput, &amp;cosSquareOutput, 1); $/;"	a
a2	../CMSIS/Documentation/DSP/html/arm_variance_example_f32_8c-example.html	/^        <a name="a2"><\/a><a class="code" href="group___basic_mult.html#gaca3f0b8227da431ab29225b88888aa32" title="Floating-point vector multiplication.">arm_mult_f32<\/a>(&amp;mean, &amp;oneByBlockSize, &amp;mean, 1);$/;"	a
a3	../CMSIS/Documentation/DSP/html/arm_class_marks_example_f32_8c-example.html	/^        <a name="a3"><\/a><a class="code" href="group___max.html#ga5b89d1b04575aeec494f678695fb87d8" title="Maximum value of a floating-point vector.">arm_max_f32<\/a>(testOutput, numStudents, &amp;max_marks, &amp;student_num);  $/;"	a
a3	../CMSIS/Documentation/DSP/html/arm_convolution_example_f32_8c-example.html	/^    status = <a name="a3"><\/a><a class="code" href="group___c_f_f_t___c_i_f_f_t.html#gaf336459f684f0b17bfae539ef1b1b78a" title="Initialization function for the floating-point CFFT\/CIFFT.">arm_cfft_radix4_init_f32<\/a>(cfft_instance_ptr, 64, 0, 1); $/;"	a
a3	../CMSIS/Documentation/DSP/html/arm_fft_bin_example_f32_8c-example.html	/^        <a name="a3"><\/a><a class="code" href="group__cmplx__mag.html#gae45024c497392cde2ae358a76d435213" title="Floating-point complex magnitude.">arm_cmplx_mag_f32<\/a>(testInput_f32_10khz, testOutput,  $/;"	a
a3	../CMSIS/Documentation/DSP/html/arm_graphic_equalizer_example_q31_8c-example.html	/^  <a name="a3"><\/a><a class="code" href="group___biquad_cascade_d_f1.html#gaf42a44f9b16d61e636418c83eefe577b" title="Initialization function for the Q31 Biquad cascade filter.">arm_biquad_cascade_df1_init_q31<\/a>(&amp;S3, NUMSTAGES, $/;"	a
a3	../CMSIS/Documentation/DSP/html/arm_matrix_example_f32_8c-example.html	/^        status = <a name="a3"><\/a><a class="code" href="group___matrix_mult.html#ga917bf0270310c1d3f0eda1fc7c0026a0" title="Floating-point matrix multiplication.">arm_mat_mult_f32<\/a>(&amp;AT, &amp;A, &amp;ATMA); $/;"	a
a3	../CMSIS/Documentation/DSP/html/arm_signal_converge_example_f32_8c-example.html	/^  <a name="a3"><\/a><a class="code" href="group___f_i_r.html#ga98d13def6427e29522829f945d0967db" title="Initialization function for the floating-point FIR filter.">arm_fir_init_f32<\/a>(&amp;LPF_instance, NUMTAPS, (float32_t *)FIRCoeff_f32, firStateF32, BLOCKSIZE); $/;"	a
a3	../CMSIS/Documentation/DSP/html/arm_sin_cos_example_f32_8c-example.html	/^                <a name="a3"><\/a><a class="code" href="group___basic_add.html#ga6a904a547413b10565dd1d251c6bafbd" title="Floating-point vector addition.">arm_add_f32<\/a>(&amp;cosSquareOutput, &amp;sinSquareOutput, &amp;testOutput, 1);$/;"	a
a3	../CMSIS/Documentation/DSP/html/arm_variance_example_f32_8c-example.html	/^        <a name="a3"><\/a><a class="code" href="group___basic_sub.html#ga7f975a472de286331134227c08aad826" title="Floating-point vector subtraction.">arm_sub_f32<\/a>(testInput_f32, wire2, wire3, blockSize);$/;"	a
a4	../CMSIS/Documentation/DSP/html/arm_class_marks_example_f32_8c-example.html	/^        <a name="a4"><\/a><a class="code" href="group___min.html#gaf62b1673740fc516ea64daf777b7d74a" title="Minimum value of a floating-point vector.">arm_min_f32<\/a>(testOutput, numStudents, &amp;min_marks, &amp;student_num);  $/;"	a
a4	../CMSIS/Documentation/DSP/html/arm_convolution_example_f32_8c-example.html	/^        <a name="a4"><\/a><a class="code" href="group___c_f_f_t___c_i_f_f_t.html#ga521f670cd9c571bc61aff9bec89f4c26" title="Processing function for the floating-point CFFT\/CIFFT.">arm_cfft_radix4_f32<\/a>(cfft_instance_ptr, Ak); $/;"	a
a4	../CMSIS/Documentation/DSP/html/arm_fft_bin_example_f32_8c-example.html	/^        <a name="a4"><\/a><a class="code" href="group___max.html#ga5b89d1b04575aeec494f678695fb87d8" title="Maximum value of a floating-point vector.">arm_max_f32<\/a>(testOutput, fftSize, &amp;maxValue, &amp;testIndex); $/;"	a
a4	../CMSIS/Documentation/DSP/html/arm_graphic_equalizer_example_q31_8c-example.html	/^      <a name="a4"><\/a><a class="code" href="group__float__to__x.html#ga177704107f94564e9abe4daaa36f4554" title="Converts the elements of the floating-point vector to Q31 vector.">arm_float_to_q31<\/a>(inputF32 + (i*BLOCKSIZE), inputQ31, BLOCKSIZE);     $/;"	a
a4	../CMSIS/Documentation/DSP/html/arm_matrix_example_f32_8c-example.html	/^        status = <a name="a4"><\/a><a class="code" href="group___matrix_inv.html#ga542be7aabbf7a2297a4b62cf212910e3" title="Floating-point matrix inverse.">arm_mat_inverse_f32<\/a>(&amp;ATMA, &amp;ATMAI); $/;"	a
a4	../CMSIS/Documentation/DSP/html/arm_signal_converge_example_f32_8c-example.html	/^      <a name="a4"><\/a><a class="code" href="group__copy.html#gadd1f737e677e0e6ca31767c7001417b3" title="Copies the elements of a floating-point vector.">arm_copy_f32<\/a>(testInput_f32 + (i * BLOCKSIZE), wire1, BLOCKSIZE); $/;"	a
a4	../CMSIS/Documentation/DSP/html/arm_variance_example_f32_8c-example.html	/^        <a name="a4"><\/a><a class="code" href="group__copy.html#gadd1f737e677e0e6ca31767c7001417b3" title="Copies the elements of a floating-point vector.">arm_copy_f32<\/a>(wire3, wire2, blockSize);$/;"	a
a5	../CMSIS/Documentation/DSP/html/arm_class_marks_example_f32_8c-example.html	/^        <a name="a5"><\/a><a class="code" href="group__mean.html#ga74ce08c49ab61e57bd50c3a0ca1fdb2b" title="Mean value of a floating-point vector.">arm_mean_f32<\/a>(testOutput, numStudents, &amp;mean); $/;"	a
a5	../CMSIS/Documentation/DSP/html/arm_convolution_example_f32_8c-example.html	/^        <a name="a5"><\/a><a class="code" href="group___cmplx_by_cmplx_mult.html#ga14b47080054a1ba1250a86805be1ff6b" title="Floating-point complex-by-complex multiplication.">arm_cmplx_mult_cmplx_f32<\/a>(Ak, Bk, AxB, MAX_BLOCKSIZE\/2);  $/;"	a
a5	../CMSIS/Documentation/DSP/html/arm_graphic_equalizer_example_q31_8c-example.html	/^      <a name="a5"><\/a><a class="code" href="group__scale.html#ga83e36cd82bf51ce35406a199e477d47c" title="Multiplies a Q31 vector by a scalar.">arm_scale_q31<\/a>(inputQ31, 0x7FFFFFFF, -3, inputQ31, BLOCKSIZE);$/;"	a
a5	../CMSIS/Documentation/DSP/html/arm_signal_converge_example_f32_8c-example.html	/^      <a name="a5"><\/a><a class="code" href="group___f_i_r.html#gae8fb334ea67eb6ecbd31824ddc14cd6a" title="Processing function for the floating-point FIR filter.">arm_fir_f32<\/a>(&amp;LPF_instance, wire1, wire2, BLOCKSIZE); $/;"	a
a6	../CMSIS/Documentation/DSP/html/arm_class_marks_example_f32_8c-example.html	/^        <a name="a6"><\/a><a class="code" href="group___s_t_d.html#ga4969b5b5f3d001377bc401a3ee99dfc2" title="Standard deviation of the elements of a floating-point vector.">arm_std_f32<\/a>(testOutput, numStudents, &amp;std); $/;"	a
a6	../CMSIS/Documentation/DSP/html/arm_graphic_equalizer_example_q31_8c-example.html	/^      <a name="a6"><\/a><a class="code" href="group___biquad_cascade_d_f1__32x64.html#ga953a83e69685de6575cff37feb358a93">arm_biquad_cas_df1_32x64_q31<\/a>(&amp;S1, inputQ31, outputQ31, BLOCKSIZE); $/;"	a
a6	../CMSIS/Documentation/DSP/html/arm_signal_converge_example_f32_8c-example.html	/^      <a name="a6"><\/a><a class="code" href="group___l_m_s___n_o_r_m.html#ga2418c929087c6eba719758eaae3f3300" title="Processing function for floating-point normalized LMS filter.">arm_lms_norm_f32<\/a>(&amp;lmsNorm_instance, <span class="comment">\/* LMSNorm instance *\/<\/span> $/;"	a
a7	../CMSIS/Documentation/DSP/html/arm_class_marks_example_f32_8c-example.html	/^        <a name="a7"><\/a><a class="code" href="group__variance.html#ga393f26c5a3bfa05624fb8d32232a6d96" title="Variance of the elements of a floating-point vector.">arm_var_f32<\/a>(testOutput, numStudents, &amp;var); $/;"	a
a7	../CMSIS/Documentation/DSP/html/arm_graphic_equalizer_example_q31_8c-example.html	/^      <a name="a7"><\/a><a class="code" href="group___biquad_cascade_d_f1.html#ga27b0c54da702713976e5202d20b4473f" title="Processing function for the Q31 Biquad cascade filter.">arm_biquad_cascade_df1_q31<\/a>(&amp;S3, outputQ31, outputQ31, BLOCKSIZE); $/;"	a
a7	../CMSIS/Documentation/DSP/html/arm_signal_converge_example_f32_8c-example.html	/^      <a name="a7"><\/a><a class="code" href="group__scale.html#ga3487af88b112f682ee90589cd419e123" title="Multiplies a floating-point vector by a scalar.">arm_scale_f32<\/a>(wire3, 5, wire3, BLOCKSIZE);         <span class="comment">\/* in-place buffer *\/<\/span>  $/;"	a
a8	../CMSIS/Documentation/DSP/html/arm_graphic_equalizer_example_q31_8c-example.html	/^      <a name="a8"><\/a><a class="code" href="group__q31__to__x.html#gacf407b007a37da18e99dabd9023c56b4" title="Converts the elements of the Q31 vector to floating-point vector.">arm_q31_to_float<\/a>(outputQ31, outputF32 + (i * BLOCKSIZE), BLOCKSIZE);$/;"	a
a8	../CMSIS/Documentation/DSP/html/arm_signal_converge_example_f32_8c-example.html	/^  <a name="a8"><\/a><a class="code" href="group___basic_abs.html#ga421b6275f9d35f50286c0ff3beceff02" title="Floating-point vector absolute value.">arm_abs_f32<\/a>(err_signal, err_signal, BLOCKSIZE); $/;"	a
a9	../CMSIS/Documentation/DSP/html/arm_graphic_equalizer_example_q31_8c-example.html	/^      <a name="a9"><\/a><a class="code" href="group__scale.html#ga3487af88b112f682ee90589cd419e123" title="Multiplies a floating-point vector by a scalar.">arm_scale_f32<\/a>(outputF32 + (i * BLOCKSIZE), 8.0f, outputF32 + (i * BLOCKSIZE), BLOCKSIZE);$/;"	a
a9	../CMSIS/Documentation/DSP/html/arm_signal_converge_example_f32_8c-example.html	/^  <a name="a9"><\/a><a class="code" href="group___min.html#gaf62b1673740fc516ea64daf777b7d74a" title="Minimum value of a floating-point vector.">arm_min_f32<\/a>(err_signal, BLOCKSIZE, &amp;minValue, &amp;index); $/;"	a
act	../inc/qep.h	/^    QActionHandler const *act;                \/**< array of action handlers *\/$/;"	m	union:QMAttrTag	access:public
act	../inc/qf.h	/^    void * volatile act;$/;"	m	struct:QTimeEvtTag	access:public
adc12_mode_config	../i2s/adc.c	/^void adc12_mode_config(void)$/;"	f	signature:(void)
adc_gpio_config	../i2s/adc.c	/^void adc_gpio_config(void)$/;"	f	signature:(void)
addClass	../CMSIS/Documentation/SVD/html/dynsections.js	/^function addClass(ele,cls) {$/;"	f
aoObjFilter	../inc/qs.h	/^    void const *aoObjFilter;         \/**< active object for QF local filter *\/$/;"	m	struct:QSPrivTag	access:public
apObjFilter	../inc/qs.h	/^    void const *apObjFilter;  \/**<  generic object Application local filter *\/$/;"	m	struct:QSPrivTag	access:public
armBitRevTable	../CMSIS/DSP_Lib/Source/CommonTables/arm_common_tables.c	/^const uint16_t armBitRevTable[1024] = {$/;"	v
armRecipTableQ15	../CMSIS/DSP_Lib/Source/CommonTables/arm_common_tables.c	/^const q15_t armRecipTableQ15[64] = {$/;"	v
armRecipTableQ31	../CMSIS/DSP_Lib/Source/CommonTables/arm_common_tables.c	/^const q31_t armRecipTableQ31[64] = {$/;"	v
arm_abs_f32	../CMSIS/DSP_Lib/Source/BasicMathFunctions/arm_abs_f32.c	/^void arm_abs_f32($/;"	f	signature:( float32_t * pSrc, float32_t * pDst, uint32_t blockSize)
arm_abs_f32	../CMSIS/Include/arm_math.h	/^  void arm_abs_f32($/;"	p	signature:( float32_t * pSrc, float32_t * pDst, uint32_t blockSize)
arm_abs_q15	../CMSIS/DSP_Lib/Source/BasicMathFunctions/arm_abs_q15.c	/^void arm_abs_q15($/;"	f	signature:( q15_t * pSrc, q15_t * pDst, uint32_t blockSize)
arm_abs_q15	../CMSIS/Include/arm_math.h	/^  void arm_abs_q15($/;"	p	signature:( q15_t * pSrc, q15_t * pDst, uint32_t blockSize)
arm_abs_q31	../CMSIS/DSP_Lib/Source/BasicMathFunctions/arm_abs_q31.c	/^void arm_abs_q31($/;"	f	signature:( q31_t * pSrc, q31_t * pDst, uint32_t blockSize)
arm_abs_q31	../CMSIS/Include/arm_math.h	/^  void arm_abs_q31($/;"	p	signature:( q31_t * pSrc, q31_t * pDst, uint32_t blockSize)
arm_abs_q7	../CMSIS/DSP_Lib/Source/BasicMathFunctions/arm_abs_q7.c	/^void arm_abs_q7($/;"	f	signature:( q7_t * pSrc, q7_t * pDst, uint32_t blockSize)
arm_abs_q7	../CMSIS/Include/arm_math.h	/^  void arm_abs_q7($/;"	p	signature:( q7_t * pSrc, q7_t * pDst, uint32_t blockSize)
arm_add_f32	../CMSIS/DSP_Lib/Source/BasicMathFunctions/arm_add_f32.c	/^void arm_add_f32($/;"	f	signature:( float32_t * pSrcA, float32_t * pSrcB, float32_t * pDst, uint32_t blockSize)
arm_add_f32	../CMSIS/Include/arm_math.h	/^  void arm_add_f32($/;"	p	signature:( float32_t * pSrcA, float32_t * pSrcB, float32_t * pDst, uint32_t blockSize)
arm_add_q15	../CMSIS/DSP_Lib/Source/BasicMathFunctions/arm_add_q15.c	/^void arm_add_q15($/;"	f	signature:( q15_t * pSrcA, q15_t * pSrcB, q15_t * pDst, uint32_t blockSize)
arm_add_q15	../CMSIS/Include/arm_math.h	/^  void arm_add_q15($/;"	p	signature:( q15_t * pSrcA, q15_t * pSrcB, q15_t * pDst, uint32_t blockSize)
arm_add_q31	../CMSIS/DSP_Lib/Source/BasicMathFunctions/arm_add_q31.c	/^void arm_add_q31($/;"	f	signature:( q31_t * pSrcA, q31_t * pSrcB, q31_t * pDst, uint32_t blockSize)
arm_add_q31	../CMSIS/Include/arm_math.h	/^  void arm_add_q31($/;"	p	signature:( q31_t * pSrcA, q31_t * pSrcB, q31_t * pDst, uint32_t blockSize)
arm_add_q7	../CMSIS/DSP_Lib/Source/BasicMathFunctions/arm_add_q7.c	/^void arm_add_q7($/;"	f	signature:( q7_t * pSrcA, q7_t * pSrcB, q7_t * pDst, uint32_t blockSize)
arm_add_q7	../CMSIS/Include/arm_math.h	/^  void arm_add_q7($/;"	p	signature:( q7_t * pSrcA, q7_t * pSrcB, q7_t * pDst, uint32_t blockSize)
arm_apply_guard_bits	../CMSIS/DSP_Lib/Examples/Common/Include/math_helper.h	/^void arm_apply_guard_bits (float32_t * pIn, uint32_t numSamples, uint32_t guard_bits);$/;"	p	signature:(float32_t * pIn, uint32_t numSamples, uint32_t guard_bits)
arm_apply_guard_bits	../CMSIS/DSP_Lib/Examples/Common/Source/math_helper.c	/^void arm_apply_guard_bits (float32_t * pIn, $/;"	f	signature:(float32_t * pIn, uint32_t numSamples, uint32_t guard_bits)
arm_bilinear_interp_f32	../CMSIS/Include/arm_math.h	/^  __STATIC_INLINE float32_t arm_bilinear_interp_f32($/;"	f	signature:( const arm_bilinear_interp_instance_f32 * S, float32_t X, float32_t Y)
arm_bilinear_interp_instance_f32	../CMSIS/Include/arm_math.h	/^  } arm_bilinear_interp_instance_f32;$/;"	t	typeref:struct:__anon40
arm_bilinear_interp_instance_q15	../CMSIS/Include/arm_math.h	/^  } arm_bilinear_interp_instance_q15;$/;"	t	typeref:struct:__anon42
arm_bilinear_interp_instance_q31	../CMSIS/Include/arm_math.h	/^  } arm_bilinear_interp_instance_q31;$/;"	t	typeref:struct:__anon41
arm_bilinear_interp_instance_q7	../CMSIS/Include/arm_math.h	/^  } arm_bilinear_interp_instance_q7;$/;"	t	typeref:struct:__anon43
arm_bilinear_interp_q15	../CMSIS/Include/arm_math.h	/^  __STATIC_INLINE q15_t arm_bilinear_interp_q15($/;"	f	signature:( arm_bilinear_interp_instance_q15 * S, q31_t X, q31_t Y)
arm_bilinear_interp_q31	../CMSIS/Include/arm_math.h	/^  __STATIC_INLINE q31_t arm_bilinear_interp_q31($/;"	f	signature:( arm_bilinear_interp_instance_q31 * S, q31_t X, q31_t Y)
arm_bilinear_interp_q7	../CMSIS/Include/arm_math.h	/^  __STATIC_INLINE q7_t arm_bilinear_interp_q7($/;"	f	signature:( arm_bilinear_interp_instance_q7 * S, q31_t X, q31_t Y)
arm_biquad_cas_df1_32x64_init_q31	../CMSIS/DSP_Lib/Source/FilteringFunctions/arm_biquad_cascade_df1_32x64_init_q31.c	/^void arm_biquad_cas_df1_32x64_init_q31($/;"	f	signature:( arm_biquad_cas_df1_32x64_ins_q31 * S, uint8_t numStages, q31_t * pCoeffs, q63_t * pState, uint8_t postShift)
arm_biquad_cas_df1_32x64_init_q31	../CMSIS/Include/arm_math.h	/^  void arm_biquad_cas_df1_32x64_init_q31($/;"	p	signature:( arm_biquad_cas_df1_32x64_ins_q31 * S, uint8_t numStages, q31_t * pCoeffs, q63_t * pState, uint8_t postShift)
arm_biquad_cas_df1_32x64_ins_q31	../CMSIS/Include/arm_math.h	/^  } arm_biquad_cas_df1_32x64_ins_q31;$/;"	t	typeref:struct:__anon59
arm_biquad_cas_df1_32x64_q31	../CMSIS/DSP_Lib/Source/FilteringFunctions/arm_biquad_cascade_df1_32x64_q31.c	/^void arm_biquad_cas_df1_32x64_q31($/;"	f	signature:( const arm_biquad_cas_df1_32x64_ins_q31 * S, q31_t * pSrc, q31_t * pDst, uint32_t blockSize)
arm_biquad_cas_df1_32x64_q31	../CMSIS/Include/arm_math.h	/^  void arm_biquad_cas_df1_32x64_q31($/;"	p	signature:( const arm_biquad_cas_df1_32x64_ins_q31 * S, q31_t * pSrc, q31_t * pDst, uint32_t blockSize)
arm_biquad_cascade_df1_f32	../CMSIS/DSP_Lib/Source/FilteringFunctions/arm_biquad_cascade_df1_f32.c	/^void arm_biquad_cascade_df1_f32($/;"	f	signature:( const arm_biquad_casd_df1_inst_f32 * S, float32_t * pSrc, float32_t * pDst, uint32_t blockSize)
arm_biquad_cascade_df1_f32	../CMSIS/Include/arm_math.h	/^  void arm_biquad_cascade_df1_f32($/;"	p	signature:( const arm_biquad_casd_df1_inst_f32 * S, float32_t * pSrc, float32_t * pDst, uint32_t blockSize)
arm_biquad_cascade_df1_fast_q15	../CMSIS/DSP_Lib/Source/FilteringFunctions/arm_biquad_cascade_df1_fast_q15.c	/^void arm_biquad_cascade_df1_fast_q15($/;"	f	signature:( const arm_biquad_casd_df1_inst_q15 * S, q15_t * pSrc, q15_t * pDst, uint32_t blockSize)
arm_biquad_cascade_df1_fast_q15	../CMSIS/Include/arm_math.h	/^  void arm_biquad_cascade_df1_fast_q15($/;"	p	signature:( const arm_biquad_casd_df1_inst_q15 * S, q15_t * pSrc, q15_t * pDst, uint32_t blockSize)
arm_biquad_cascade_df1_fast_q31	../CMSIS/DSP_Lib/Source/FilteringFunctions/arm_biquad_cascade_df1_fast_q31.c	/^void arm_biquad_cascade_df1_fast_q31($/;"	f	signature:( const arm_biquad_casd_df1_inst_q31 * S, q31_t * pSrc, q31_t * pDst, uint32_t blockSize)
arm_biquad_cascade_df1_fast_q31	../CMSIS/Include/arm_math.h	/^  void arm_biquad_cascade_df1_fast_q31($/;"	p	signature:( const arm_biquad_casd_df1_inst_q31 * S, q31_t * pSrc, q31_t * pDst, uint32_t blockSize)
arm_biquad_cascade_df1_init_f32	../CMSIS/DSP_Lib/Source/FilteringFunctions/arm_biquad_cascade_df1_init_f32.c	/^void arm_biquad_cascade_df1_init_f32($/;"	f	signature:( arm_biquad_casd_df1_inst_f32 * S, uint8_t numStages, float32_t * pCoeffs, float32_t * pState)
arm_biquad_cascade_df1_init_f32	../CMSIS/Include/arm_math.h	/^  void arm_biquad_cascade_df1_init_f32($/;"	p	signature:( arm_biquad_casd_df1_inst_f32 * S, uint8_t numStages, float32_t * pCoeffs, float32_t * pState)
arm_biquad_cascade_df1_init_q15	../CMSIS/DSP_Lib/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c	/^void arm_biquad_cascade_df1_init_q15($/;"	f	signature:( arm_biquad_casd_df1_inst_q15 * S, uint8_t numStages, q15_t * pCoeffs, q15_t * pState, int8_t postShift)
arm_biquad_cascade_df1_init_q15	../CMSIS/Include/arm_math.h	/^  void arm_biquad_cascade_df1_init_q15($/;"	p	signature:( arm_biquad_casd_df1_inst_q15 * S, uint8_t numStages, q15_t * pCoeffs, q15_t * pState, int8_t postShift)
arm_biquad_cascade_df1_init_q31	../CMSIS/DSP_Lib/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q31.c	/^void arm_biquad_cascade_df1_init_q31($/;"	f	signature:( arm_biquad_casd_df1_inst_q31 * S, uint8_t numStages, q31_t * pCoeffs, q31_t * pState, int8_t postShift)
arm_biquad_cascade_df1_init_q31	../CMSIS/Include/arm_math.h	/^  void arm_biquad_cascade_df1_init_q31($/;"	p	signature:( arm_biquad_casd_df1_inst_q31 * S, uint8_t numStages, q31_t * pCoeffs, q31_t * pState, int8_t postShift)
arm_biquad_cascade_df1_q15	../CMSIS/DSP_Lib/Source/FilteringFunctions/arm_biquad_cascade_df1_q15.c	/^void arm_biquad_cascade_df1_q15($/;"	f	signature:( const arm_biquad_casd_df1_inst_q15 * S, q15_t * pSrc, q15_t * pDst, uint32_t blockSize)
arm_biquad_cascade_df1_q15	../CMSIS/Include/arm_math.h	/^  void arm_biquad_cascade_df1_q15($/;"	p	signature:( const arm_biquad_casd_df1_inst_q15 * S, q15_t * pSrc, q15_t * pDst, uint32_t blockSize)
arm_biquad_cascade_df1_q31	../CMSIS/DSP_Lib/Source/FilteringFunctions/arm_biquad_cascade_df1_q31.c	/^void arm_biquad_cascade_df1_q31($/;"	f	signature:( const arm_biquad_casd_df1_inst_q31 * S, q31_t * pSrc, q31_t * pDst, uint32_t blockSize)
arm_biquad_cascade_df1_q31	../CMSIS/Include/arm_math.h	/^  void arm_biquad_cascade_df1_q31($/;"	p	signature:( const arm_biquad_casd_df1_inst_q31 * S, q31_t * pSrc, q31_t * pDst, uint32_t blockSize)
arm_biquad_cascade_df2T_f32	../CMSIS/DSP_Lib/Source/FilteringFunctions/arm_biquad_cascade_df2T_f32.c	/^void arm_biquad_cascade_df2T_f32($/;"	f	signature:( const arm_biquad_cascade_df2T_instance_f32 * S, float32_t * pSrc, float32_t * pDst, uint32_t blockSize)
arm_biquad_cascade_df2T_f32	../CMSIS/Include/arm_math.h	/^  void arm_biquad_cascade_df2T_f32($/;"	p	signature:( const arm_biquad_cascade_df2T_instance_f32 * S, float32_t * pSrc, float32_t * pDst, uint32_t blockSize)
arm_biquad_cascade_df2T_init_f32	../CMSIS/DSP_Lib/Source/FilteringFunctions/arm_biquad_cascade_df2T_init_f32.c	/^void arm_biquad_cascade_df2T_init_f32($/;"	f	signature:( arm_biquad_cascade_df2T_instance_f32 * S, uint8_t numStages, float32_t * pCoeffs, float32_t * pState)
arm_biquad_cascade_df2T_init_f32	../CMSIS/Include/arm_math.h	/^  void arm_biquad_cascade_df2T_init_f32($/;"	p	signature:( arm_biquad_cascade_df2T_instance_f32 * S, uint8_t numStages, float32_t * pCoeffs, float32_t * pState)
arm_biquad_cascade_df2T_instance_f32	../CMSIS/Include/arm_math.h	/^  } arm_biquad_cascade_df2T_instance_f32;$/;"	t	typeref:struct:__anon60
arm_biquad_casd_df1_inst_f32	../CMSIS/Include/arm_math.h	/^  } arm_biquad_casd_df1_inst_f32;$/;"	t	typeref:struct:__anon32
arm_biquad_casd_df1_inst_q15	../CMSIS/Include/arm_math.h	/^  } arm_biquad_casd_df1_inst_q15;$/;"	t	typeref:struct:__anon30
arm_biquad_casd_df1_inst_q31	../CMSIS/Include/arm_math.h	/^  } arm_biquad_casd_df1_inst_q31;$/;"	t	typeref:struct:__anon31
arm_bitreversal_f32	../CMSIS/DSP_Lib/Source/TransformFunctions/arm_cfft_radix4_f32.c	/^void arm_bitreversal_f32($/;"	f	signature:( float32_t * pSrc, uint16_t fftSize, uint16_t bitRevFactor, uint16_t * pBitRevTab)
arm_bitreversal_f32	../CMSIS/Include/arm_math.h	/^  void arm_bitreversal_f32($/;"	p	signature:( float32_t *pSrc, uint16_t fftSize, uint16_t bitRevFactor, uint16_t *pBitRevTab)
arm_bitreversal_q15	../CMSIS/DSP_Lib/Source/TransformFunctions/arm_cfft_radix4_q15.c	/^void arm_bitreversal_q15($/;"	f	signature:( q15_t * pSrc16, uint32_t fftLen, uint16_t bitRevFactor, uint16_t * pBitRevTab)
arm_bitreversal_q15	../CMSIS/Include/arm_math.h	/^  void arm_bitreversal_q15($/;"	p	signature:( q15_t * pSrc, uint32_t fftLen, uint16_t bitRevFactor, uint16_t *pBitRevTab)
arm_bitreversal_q31	../CMSIS/DSP_Lib/Source/TransformFunctions/arm_cfft_radix4_q31.c	/^void arm_bitreversal_q31($/;"	f	signature:( q31_t * pSrc, uint32_t fftLen, uint16_t bitRevFactor, uint16_t * pBitRevTable)
arm_bitreversal_q31	../CMSIS/Include/arm_math.h	/^  void arm_bitreversal_q31($/;"	p	signature:( q31_t * pSrc, uint32_t fftLen, uint16_t bitRevFactor, uint16_t *pBitRevTab)
arm_calc_2pow	../CMSIS/DSP_Lib/Examples/Common/Include/math_helper.h	/^uint32_t arm_calc_2pow(uint32_t guard_bits);$/;"	p	signature:(uint32_t guard_bits)
arm_calc_2pow	../CMSIS/DSP_Lib/Examples/Common/Source/math_helper.c	/^uint32_t arm_calc_2pow(uint32_t numShifts)$/;"	f	signature:(uint32_t numShifts)
arm_calc_guard_bits	../CMSIS/DSP_Lib/Examples/Common/Include/math_helper.h	/^uint32_t arm_calc_guard_bits(uint32_t num_adds);$/;"	p	signature:(uint32_t num_adds)
arm_calc_guard_bits	../CMSIS/DSP_Lib/Examples/Common/Source/math_helper.c	/^uint32_t arm_calc_guard_bits (uint32_t num_adds)$/;"	f	signature:(uint32_t num_adds)
arm_cfft_radix4_f32	../CMSIS/DSP_Lib/Source/TransformFunctions/arm_cfft_radix4_f32.c	/^void arm_cfft_radix4_f32($/;"	f	signature:( const arm_cfft_radix4_instance_f32 * S, float32_t * pSrc)
arm_cfft_radix4_f32	../CMSIS/Include/arm_math.h	/^  void arm_cfft_radix4_f32($/;"	p	signature:( const arm_cfft_radix4_instance_f32 * S, float32_t * pSrc)
arm_cfft_radix4_init_f32	../CMSIS/DSP_Lib/Source/TransformFunctions/arm_cfft_radix4_init_f32.c	/^arm_status arm_cfft_radix4_init_f32($/;"	f	signature:( arm_cfft_radix4_instance_f32 * S, uint16_t fftLen, uint8_t ifftFlag, uint8_t bitReverseFlag)
arm_cfft_radix4_init_f32	../CMSIS/Include/arm_math.h	/^  arm_status arm_cfft_radix4_init_f32($/;"	p	signature:( arm_cfft_radix4_instance_f32 * S, uint16_t fftLen, uint8_t ifftFlag, uint8_t bitReverseFlag)
arm_cfft_radix4_init_q15	../CMSIS/DSP_Lib/Source/TransformFunctions/arm_cfft_radix4_init_q15.c	/^arm_status arm_cfft_radix4_init_q15($/;"	f	signature:( arm_cfft_radix4_instance_q15 * S, uint16_t fftLen, uint8_t ifftFlag, uint8_t bitReverseFlag)
arm_cfft_radix4_init_q15	../CMSIS/Include/arm_math.h	/^  arm_status arm_cfft_radix4_init_q15($/;"	p	signature:( arm_cfft_radix4_instance_q15 * S, uint16_t fftLen, uint8_t ifftFlag, uint8_t bitReverseFlag)
arm_cfft_radix4_init_q31	../CMSIS/DSP_Lib/Source/TransformFunctions/arm_cfft_radix4_init_q31.c	/^arm_status arm_cfft_radix4_init_q31($/;"	f	signature:( arm_cfft_radix4_instance_q31 * S, uint16_t fftLen, uint8_t ifftFlag, uint8_t bitReverseFlag)
arm_cfft_radix4_init_q31	../CMSIS/Include/arm_math.h	/^  arm_status arm_cfft_radix4_init_q31($/;"	p	signature:( arm_cfft_radix4_instance_q31 * S, uint16_t fftLen, uint8_t ifftFlag, uint8_t bitReverseFlag)
arm_cfft_radix4_instance_f32	../CMSIS/Include/arm_math.h	/^  } arm_cfft_radix4_instance_f32;$/;"	t	typeref:struct:__anon46
arm_cfft_radix4_instance_q15	../CMSIS/Include/arm_math.h	/^  } arm_cfft_radix4_instance_q15;$/;"	t	typeref:struct:__anon44
arm_cfft_radix4_instance_q31	../CMSIS/Include/arm_math.h	/^  } arm_cfft_radix4_instance_q31;$/;"	t	typeref:struct:__anon45
arm_cfft_radix4_q15	../CMSIS/DSP_Lib/Source/TransformFunctions/arm_cfft_radix4_q15.c	/^void arm_cfft_radix4_q15($/;"	f	signature:( const arm_cfft_radix4_instance_q15 * S, q15_t * pSrc)
arm_cfft_radix4_q15	../CMSIS/Include/arm_math.h	/^  void arm_cfft_radix4_q15($/;"	p	signature:( const arm_cfft_radix4_instance_q15 * S, q15_t * pSrc)
arm_cfft_radix4_q31	../CMSIS/DSP_Lib/Source/TransformFunctions/arm_cfft_radix4_q31.c	/^void arm_cfft_radix4_q31($/;"	f	signature:( const arm_cfft_radix4_instance_q31 * S, q31_t * pSrc)
arm_cfft_radix4_q31	../CMSIS/Include/arm_math.h	/^  void arm_cfft_radix4_q31($/;"	p	signature:( const arm_cfft_radix4_instance_q31 * S, q31_t * pSrc)
arm_circularRead_f32	../CMSIS/Include/arm_math.h	/^  __STATIC_INLINE void arm_circularRead_f32($/;"	f	signature:( int32_t * circBuffer, int32_t L, int32_t * readOffset, int32_t bufferInc, int32_t * dst, int32_t * dst_base, int32_t dst_length, int32_t dstInc, uint32_t blockSize)
arm_circularRead_q15	../CMSIS/Include/arm_math.h	/^  __STATIC_INLINE void arm_circularRead_q15($/;"	f	signature:( q15_t * circBuffer, int32_t L, int32_t * readOffset, int32_t bufferInc, q15_t * dst, q15_t * dst_base, int32_t dst_length, int32_t dstInc, uint32_t blockSize)
arm_circularRead_q7	../CMSIS/Include/arm_math.h	/^  __STATIC_INLINE void arm_circularRead_q7($/;"	f	signature:( q7_t * circBuffer, int32_t L, int32_t * readOffset, int32_t bufferInc, q7_t * dst, q7_t * dst_base, int32_t dst_length, int32_t dstInc, uint32_t blockSize)
arm_circularWrite_f32	../CMSIS/Include/arm_math.h	/^  __STATIC_INLINE void arm_circularWrite_f32($/;"	f	signature:( int32_t * circBuffer, int32_t L, uint16_t * writeOffset, int32_t bufferInc, const int32_t * src, int32_t srcInc, uint32_t blockSize)
arm_circularWrite_q15	../CMSIS/Include/arm_math.h	/^  __STATIC_INLINE void arm_circularWrite_q15($/;"	f	signature:( q15_t * circBuffer, int32_t L, uint16_t * writeOffset, int32_t bufferInc, const q15_t * src, int32_t srcInc, uint32_t blockSize)
arm_circularWrite_q7	../CMSIS/Include/arm_math.h	/^  __STATIC_INLINE void arm_circularWrite_q7($/;"	f	signature:( q7_t * circBuffer, int32_t L, uint16_t * writeOffset, int32_t bufferInc, const q7_t * src, int32_t srcInc, uint32_t blockSize)
arm_clarke_f32	../CMSIS/Include/arm_math.h	/^  __STATIC_INLINE void arm_clarke_f32($/;"	f	signature:( float32_t Ia, float32_t Ib, float32_t * pIalpha, float32_t * pIbeta)
arm_clarke_q31	../CMSIS/Include/arm_math.h	/^  __STATIC_INLINE void arm_clarke_q31($/;"	f	signature:( q31_t Ia, q31_t Ib, q31_t * pIalpha, q31_t * pIbeta)
arm_clip_f32	../CMSIS/DSP_Lib/Examples/Common/Include/math_helper.h	/^void arm_clip_f32(float *pIn, uint32_t numSamples);$/;"	p	signature:(float *pIn, uint32_t numSamples)
arm_clip_f32	../CMSIS/DSP_Lib/Examples/Common/Source/math_helper.c	/^void arm_clip_f32 (float *pIn, uint32_t numSamples)$/;"	f	signature:(float *pIn, uint32_t numSamples)
arm_cmplx_conj_f32	../CMSIS/DSP_Lib/Source/ComplexMathFunctions/arm_cmplx_conj_f32.c	/^void arm_cmplx_conj_f32($/;"	f	signature:( float32_t * pSrc, float32_t * pDst, uint32_t numSamples)
arm_cmplx_conj_f32	../CMSIS/Include/arm_math.h	/^  void arm_cmplx_conj_f32($/;"	p	signature:( float32_t * pSrc, float32_t * pDst, uint32_t numSamples)
arm_cmplx_conj_q15	../CMSIS/DSP_Lib/Source/ComplexMathFunctions/arm_cmplx_conj_q15.c	/^void arm_cmplx_conj_q15($/;"	f	signature:( q15_t * pSrc, q15_t * pDst, uint32_t numSamples)
arm_cmplx_conj_q15	../CMSIS/Include/arm_math.h	/^  void arm_cmplx_conj_q15($/;"	p	signature:( q15_t * pSrc, q15_t * pDst, uint32_t numSamples)
arm_cmplx_conj_q31	../CMSIS/DSP_Lib/Source/ComplexMathFunctions/arm_cmplx_conj_q31.c	/^void arm_cmplx_conj_q31($/;"	f	signature:( q31_t * pSrc, q31_t * pDst, uint32_t numSamples)
arm_cmplx_conj_q31	../CMSIS/Include/arm_math.h	/^  void arm_cmplx_conj_q31($/;"	p	signature:( q31_t * pSrc, q31_t * pDst, uint32_t numSamples)
arm_cmplx_dot_prod_f32	../CMSIS/DSP_Lib/Source/ComplexMathFunctions/arm_cmplx_dot_prod_f32.c	/^void arm_cmplx_dot_prod_f32($/;"	f	signature:( float32_t * pSrcA, float32_t * pSrcB, uint32_t numSamples, float32_t * realResult, float32_t * imagResult)
arm_cmplx_dot_prod_f32	../CMSIS/Include/arm_math.h	/^  void arm_cmplx_dot_prod_f32($/;"	p	signature:( float32_t * pSrcA, float32_t * pSrcB, uint32_t numSamples, float32_t * realResult, float32_t * imagResult)
arm_cmplx_dot_prod_q15	../CMSIS/DSP_Lib/Source/ComplexMathFunctions/arm_cmplx_dot_prod_q15.c	/^void arm_cmplx_dot_prod_q15($/;"	f	signature:( q15_t * pSrcA, q15_t * pSrcB, uint32_t numSamples, q31_t * realResult, q31_t * imagResult)
arm_cmplx_dot_prod_q15	../CMSIS/Include/arm_math.h	/^  void arm_cmplx_dot_prod_q15($/;"	p	signature:( q15_t * pSrcA, q15_t * pSrcB, uint32_t numSamples, q31_t * realResult, q31_t * imagResult)
arm_cmplx_dot_prod_q31	../CMSIS/DSP_Lib/Source/ComplexMathFunctions/arm_cmplx_dot_prod_q31.c	/^void arm_cmplx_dot_prod_q31($/;"	f	signature:( q31_t * pSrcA, q31_t * pSrcB, uint32_t numSamples, q63_t * realResult, q63_t * imagResult)
arm_cmplx_dot_prod_q31	../CMSIS/Include/arm_math.h	/^  void arm_cmplx_dot_prod_q31($/;"	p	signature:( q31_t * pSrcA, q31_t * pSrcB, uint32_t numSamples, q63_t * realResult, q63_t * imagResult)
arm_cmplx_mag_f32	../CMSIS/DSP_Lib/Source/ComplexMathFunctions/arm_cmplx_mag_f32.c	/^void arm_cmplx_mag_f32($/;"	f	signature:( float32_t * pSrc, float32_t * pDst, uint32_t numSamples)
arm_cmplx_mag_f32	../CMSIS/Include/arm_math.h	/^  void arm_cmplx_mag_f32($/;"	p	signature:( float32_t * pSrc, float32_t * pDst, uint32_t numSamples)
arm_cmplx_mag_q15	../CMSIS/DSP_Lib/Source/ComplexMathFunctions/arm_cmplx_mag_q15.c	/^void arm_cmplx_mag_q15($/;"	f	signature:( q15_t * pSrc, q15_t * pDst, uint32_t numSamples)
arm_cmplx_mag_q15	../CMSIS/Include/arm_math.h	/^  void arm_cmplx_mag_q15($/;"	p	signature:( q15_t * pSrc, q15_t * pDst, uint32_t numSamples)
arm_cmplx_mag_q31	../CMSIS/DSP_Lib/Source/ComplexMathFunctions/arm_cmplx_mag_q31.c	/^void arm_cmplx_mag_q31($/;"	f	signature:( q31_t * pSrc, q31_t * pDst, uint32_t numSamples)
arm_cmplx_mag_q31	../CMSIS/Include/arm_math.h	/^  void arm_cmplx_mag_q31($/;"	p	signature:( q31_t * pSrc, q31_t * pDst, uint32_t numSamples)
arm_cmplx_mag_squared_f32	../CMSIS/DSP_Lib/Source/ComplexMathFunctions/arm_cmplx_mag_squared_f32.c	/^void arm_cmplx_mag_squared_f32($/;"	f	signature:( float32_t * pSrc, float32_t * pDst, uint32_t numSamples)
arm_cmplx_mag_squared_f32	../CMSIS/Include/arm_math.h	/^  void arm_cmplx_mag_squared_f32($/;"	p	signature:( float32_t * pSrc, float32_t * pDst, uint32_t numSamples)
arm_cmplx_mag_squared_q15	../CMSIS/DSP_Lib/Source/ComplexMathFunctions/arm_cmplx_mag_squared_q15.c	/^void arm_cmplx_mag_squared_q15($/;"	f	signature:( q15_t * pSrc, q15_t * pDst, uint32_t numSamples)
arm_cmplx_mag_squared_q15	../CMSIS/Include/arm_math.h	/^  void arm_cmplx_mag_squared_q15($/;"	p	signature:( q15_t * pSrc, q15_t * pDst, uint32_t numSamples)
arm_cmplx_mag_squared_q31	../CMSIS/DSP_Lib/Source/ComplexMathFunctions/arm_cmplx_mag_squared_q31.c	/^void arm_cmplx_mag_squared_q31($/;"	f	signature:( q31_t * pSrc, q31_t * pDst, uint32_t numSamples)
arm_cmplx_mag_squared_q31	../CMSIS/Include/arm_math.h	/^  void arm_cmplx_mag_squared_q31($/;"	p	signature:( q31_t * pSrc, q31_t * pDst, uint32_t numSamples)
arm_cmplx_mult_cmplx_f32	../CMSIS/DSP_Lib/Source/ComplexMathFunctions/arm_cmplx_mult_cmplx_f32.c	/^void arm_cmplx_mult_cmplx_f32($/;"	f	signature:( float32_t * pSrcA, float32_t * pSrcB, float32_t * pDst, uint32_t numSamples)
arm_cmplx_mult_cmplx_f32	../CMSIS/Include/arm_math.h	/^  void arm_cmplx_mult_cmplx_f32($/;"	p	signature:( float32_t * pSrcA, float32_t * pSrcB, float32_t * pDst, uint32_t numSamples)
arm_cmplx_mult_cmplx_q15	../CMSIS/DSP_Lib/Source/ComplexMathFunctions/arm_cmplx_mult_cmplx_q15.c	/^void arm_cmplx_mult_cmplx_q15($/;"	f	signature:( q15_t * pSrcA, q15_t * pSrcB, q15_t * pDst, uint32_t numSamples)
arm_cmplx_mult_cmplx_q15	../CMSIS/Include/arm_math.h	/^  void arm_cmplx_mult_cmplx_q15($/;"	p	signature:( q15_t * pSrcA, q15_t * pSrcB, q15_t * pDst, uint32_t numSamples)
arm_cmplx_mult_cmplx_q31	../CMSIS/DSP_Lib/Source/ComplexMathFunctions/arm_cmplx_mult_cmplx_q31.c	/^void arm_cmplx_mult_cmplx_q31($/;"	f	signature:( q31_t * pSrcA, q31_t * pSrcB, q31_t * pDst, uint32_t numSamples)
arm_cmplx_mult_cmplx_q31	../CMSIS/Include/arm_math.h	/^  void arm_cmplx_mult_cmplx_q31($/;"	p	signature:( q31_t * pSrcA, q31_t * pSrcB, q31_t * pDst, uint32_t numSamples)
arm_cmplx_mult_real_f32	../CMSIS/DSP_Lib/Source/ComplexMathFunctions/arm_cmplx_mult_real_f32.c	/^void arm_cmplx_mult_real_f32($/;"	f	signature:( float32_t * pSrcCmplx, float32_t * pSrcReal, float32_t * pCmplxDst, uint32_t numSamples)
arm_cmplx_mult_real_f32	../CMSIS/Include/arm_math.h	/^  void arm_cmplx_mult_real_f32($/;"	p	signature:( float32_t * pSrcCmplx, float32_t * pSrcReal, float32_t * pCmplxDst, uint32_t numSamples)
arm_cmplx_mult_real_q15	../CMSIS/DSP_Lib/Source/ComplexMathFunctions/arm_cmplx_mult_real_q15.c	/^void arm_cmplx_mult_real_q15($/;"	f	signature:( q15_t * pSrcCmplx, q15_t * pSrcReal, q15_t * pCmplxDst, uint32_t numSamples)
arm_cmplx_mult_real_q15	../CMSIS/Include/arm_math.h	/^  void arm_cmplx_mult_real_q15($/;"	p	signature:( q15_t * pSrcCmplx, q15_t * pSrcReal, q15_t * pCmplxDst, uint32_t numSamples)
arm_cmplx_mult_real_q31	../CMSIS/DSP_Lib/Source/ComplexMathFunctions/arm_cmplx_mult_real_q31.c	/^void arm_cmplx_mult_real_q31($/;"	f	signature:( q31_t * pSrcCmplx, q31_t * pSrcReal, q31_t * pCmplxDst, uint32_t numSamples)
arm_cmplx_mult_real_q31	../CMSIS/Include/arm_math.h	/^  void arm_cmplx_mult_real_q31($/;"	p	signature:( q31_t * pSrcCmplx, q31_t * pSrcReal, q31_t * pCmplxDst, uint32_t numSamples)
arm_compare_fixed_q15	../CMSIS/DSP_Lib/Examples/Common/Include/math_helper.h	/^uint32_t arm_compare_fixed_q15(q15_t *pIn, q15_t * pOut, uint32_t numSamples);$/;"	p	signature:(q15_t *pIn, q15_t * pOut, uint32_t numSamples)
arm_compare_fixed_q15	../CMSIS/DSP_Lib/Examples/Common/Source/math_helper.c	/^uint32_t arm_compare_fixed_q15(q15_t *pIn, q15_t * pOut, uint32_t numSamples)$/;"	f	signature:(q15_t *pIn, q15_t * pOut, uint32_t numSamples)
arm_compare_fixed_q31	../CMSIS/DSP_Lib/Examples/Common/Include/math_helper.h	/^uint32_t arm_compare_fixed_q31(q31_t *pIn, q31_t *pOut, uint32_t numSamples);$/;"	p	signature:(q31_t *pIn, q31_t *pOut, uint32_t numSamples)
arm_compare_fixed_q31	../CMSIS/DSP_Lib/Examples/Common/Source/math_helper.c	/^uint32_t arm_compare_fixed_q31(q31_t *pIn, q31_t * pOut, uint32_t numSamples)$/;"	f	signature:(q31_t *pIn, q31_t * pOut, uint32_t numSamples)
arm_conv_f32	../CMSIS/DSP_Lib/Source/FilteringFunctions/arm_conv_f32.c	/^void arm_conv_f32($/;"	f	signature:( float32_t * pSrcA, uint32_t srcALen, float32_t * pSrcB, uint32_t srcBLen, float32_t * pDst)
arm_conv_f32	../CMSIS/Include/arm_math.h	/^  void arm_conv_f32($/;"	p	signature:( float32_t * pSrcA, uint32_t srcALen, float32_t * pSrcB, uint32_t srcBLen, float32_t * pDst)
arm_conv_fast_q15	../CMSIS/DSP_Lib/Source/FilteringFunctions/arm_conv_fast_q15.c	/^void arm_conv_fast_q15($/;"	f	signature:( q15_t * pSrcA, uint32_t srcALen, q15_t * pSrcB, uint32_t srcBLen, q15_t * pDst)
arm_conv_fast_q15	../CMSIS/Include/arm_math.h	/^  void arm_conv_fast_q15($/;"	p	signature:( q15_t * pSrcA, uint32_t srcALen, q15_t * pSrcB, uint32_t srcBLen, q15_t * pDst)
arm_conv_fast_q31	../CMSIS/DSP_Lib/Source/FilteringFunctions/arm_conv_fast_q31.c	/^void arm_conv_fast_q31($/;"	f	signature:( q31_t * pSrcA, uint32_t srcALen, q31_t * pSrcB, uint32_t srcBLen, q31_t * pDst)
arm_conv_fast_q31	../CMSIS/Include/arm_math.h	/^  void arm_conv_fast_q31($/;"	p	signature:( q31_t * pSrcA, uint32_t srcALen, q31_t * pSrcB, uint32_t srcBLen, q31_t * pDst)
arm_conv_partial_f32	../CMSIS/DSP_Lib/Source/FilteringFunctions/arm_conv_partial_f32.c	/^arm_status arm_conv_partial_f32($/;"	f	signature:( float32_t * pSrcA, uint32_t srcALen, float32_t * pSrcB, uint32_t srcBLen, float32_t * pDst, uint32_t firstIndex, uint32_t numPoints)
arm_conv_partial_f32	../CMSIS/Include/arm_math.h	/^  arm_status arm_conv_partial_f32($/;"	p	signature:( float32_t * pSrcA, uint32_t srcALen, float32_t * pSrcB, uint32_t srcBLen, float32_t * pDst, uint32_t firstIndex, uint32_t numPoints)
arm_conv_partial_fast_q15	../CMSIS/DSP_Lib/Source/FilteringFunctions/arm_conv_partial_fast_q15.c	/^arm_status arm_conv_partial_fast_q15($/;"	f	signature:( q15_t * pSrcA, uint32_t srcALen, q15_t * pSrcB, uint32_t srcBLen, q15_t * pDst, uint32_t firstIndex, uint32_t numPoints)
arm_conv_partial_fast_q15	../CMSIS/Include/arm_math.h	/^  arm_status arm_conv_partial_fast_q15($/;"	p	signature:( q15_t * pSrcA, uint32_t srcALen, q15_t * pSrcB, uint32_t srcBLen, q15_t * pDst, uint32_t firstIndex, uint32_t numPoints)
arm_conv_partial_fast_q31	../CMSIS/DSP_Lib/Source/FilteringFunctions/arm_conv_partial_fast_q31.c	/^arm_status arm_conv_partial_fast_q31($/;"	f	signature:( q31_t * pSrcA, uint32_t srcALen, q31_t * pSrcB, uint32_t srcBLen, q31_t * pDst, uint32_t firstIndex, uint32_t numPoints)
arm_conv_partial_fast_q31	../CMSIS/Include/arm_math.h	/^  arm_status arm_conv_partial_fast_q31($/;"	p	signature:( q31_t * pSrcA, uint32_t srcALen, q31_t * pSrcB, uint32_t srcBLen, q31_t * pDst, uint32_t firstIndex, uint32_t numPoints)
arm_conv_partial_q15	../CMSIS/DSP_Lib/Source/FilteringFunctions/arm_conv_partial_q15.c	/^arm_status arm_conv_partial_q15($/;"	f	signature:( q15_t * pSrcA, uint32_t srcALen, q15_t * pSrcB, uint32_t srcBLen, q15_t * pDst, uint32_t firstIndex, uint32_t numPoints)
arm_conv_partial_q15	../CMSIS/Include/arm_math.h	/^  arm_status arm_conv_partial_q15($/;"	p	signature:( q15_t * pSrcA, uint32_t srcALen, q15_t * pSrcB, uint32_t srcBLen, q15_t * pDst, uint32_t firstIndex, uint32_t numPoints)
arm_conv_partial_q31	../CMSIS/DSP_Lib/Source/FilteringFunctions/arm_conv_partial_q31.c	/^arm_status arm_conv_partial_q31($/;"	f	signature:( q31_t * pSrcA, uint32_t srcALen, q31_t * pSrcB, uint32_t srcBLen, q31_t * pDst, uint32_t firstIndex, uint32_t numPoints)
arm_conv_partial_q31	../CMSIS/Include/arm_math.h	/^  arm_status arm_conv_partial_q31($/;"	p	signature:( q31_t * pSrcA, uint32_t srcALen, q31_t * pSrcB, uint32_t srcBLen, q31_t * pDst, uint32_t firstIndex, uint32_t numPoints)
arm_conv_partial_q7	../CMSIS/DSP_Lib/Source/FilteringFunctions/arm_conv_partial_q7.c	/^arm_status arm_conv_partial_q7($/;"	f	signature:( q7_t * pSrcA, uint32_t srcALen, q7_t * pSrcB, uint32_t srcBLen, q7_t * pDst, uint32_t firstIndex, uint32_t numPoints)
arm_conv_partial_q7	../CMSIS/Include/arm_math.h	/^  arm_status arm_conv_partial_q7($/;"	p	signature:( q7_t * pSrcA, uint32_t srcALen, q7_t * pSrcB, uint32_t srcBLen, q7_t * pDst, uint32_t firstIndex, uint32_t numPoints)
arm_conv_q15	../CMSIS/DSP_Lib/Source/FilteringFunctions/arm_conv_q15.c	/^void arm_conv_q15($/;"	f	signature:( q15_t * pSrcA, uint32_t srcALen, q15_t * pSrcB, uint32_t srcBLen, q15_t * pDst)
arm_conv_q15	../CMSIS/Include/arm_math.h	/^  void arm_conv_q15($/;"	p	signature:( q15_t * pSrcA, uint32_t srcALen, q15_t * pSrcB, uint32_t srcBLen, q15_t * pDst)
arm_conv_q31	../CMSIS/DSP_Lib/Source/FilteringFunctions/arm_conv_q31.c	/^void arm_conv_q31($/;"	f	signature:( q31_t * pSrcA, uint32_t srcALen, q31_t * pSrcB, uint32_t srcBLen, q31_t * pDst)
arm_conv_q31	../CMSIS/Include/arm_math.h	/^  void arm_conv_q31($/;"	p	signature:( q31_t * pSrcA, uint32_t srcALen, q31_t * pSrcB, uint32_t srcBLen, q31_t * pDst)
arm_conv_q7	../CMSIS/DSP_Lib/Source/FilteringFunctions/arm_conv_q7.c	/^void arm_conv_q7($/;"	f	signature:( q7_t * pSrcA, uint32_t srcALen, q7_t * pSrcB, uint32_t srcBLen, q7_t * pDst)
arm_conv_q7	../CMSIS/Include/arm_math.h	/^  void arm_conv_q7($/;"	p	signature:( q7_t * pSrcA, uint32_t srcALen, q7_t * pSrcB, uint32_t srcBLen, q7_t * pDst)
arm_copy_f32	../CMSIS/DSP_Lib/Source/SupportFunctions/arm_copy_f32.c	/^void arm_copy_f32($/;"	f	signature:( float32_t * pSrc, float32_t * pDst, uint32_t blockSize)
arm_copy_f32	../CMSIS/Include/arm_math.h	/^  void arm_copy_f32($/;"	p	signature:( float32_t * pSrc, float32_t * pDst, uint32_t blockSize)
arm_copy_q15	../CMSIS/DSP_Lib/Source/SupportFunctions/arm_copy_q15.c	/^void arm_copy_q15($/;"	f	signature:( q15_t * pSrc, q15_t * pDst, uint32_t blockSize)
arm_copy_q15	../CMSIS/Include/arm_math.h	/^  void arm_copy_q15($/;"	p	signature:( q15_t * pSrc, q15_t * pDst, uint32_t blockSize)
arm_copy_q31	../CMSIS/DSP_Lib/Source/SupportFunctions/arm_copy_q31.c	/^void arm_copy_q31($/;"	f	signature:( q31_t * pSrc, q31_t * pDst, uint32_t blockSize)
arm_copy_q31	../CMSIS/Include/arm_math.h	/^  void arm_copy_q31($/;"	p	signature:( q31_t * pSrc, q31_t * pDst, uint32_t blockSize)
arm_copy_q7	../CMSIS/DSP_Lib/Source/SupportFunctions/arm_copy_q7.c	/^void arm_copy_q7($/;"	f	signature:( q7_t * pSrc, q7_t * pDst, uint32_t blockSize)
arm_copy_q7	../CMSIS/Include/arm_math.h	/^  void arm_copy_q7($/;"	p	signature:( q7_t * pSrc, q7_t * pDst, uint32_t blockSize)
arm_correlate_f32	../CMSIS/DSP_Lib/Source/FilteringFunctions/arm_correlate_f32.c	/^void arm_correlate_f32($/;"	f	signature:( float32_t * pSrcA, uint32_t srcALen, float32_t * pSrcB, uint32_t srcBLen, float32_t * pDst)
arm_correlate_f32	../CMSIS/Include/arm_math.h	/^  void arm_correlate_f32($/;"	p	signature:( float32_t * pSrcA, uint32_t srcALen, float32_t * pSrcB, uint32_t srcBLen, float32_t * pDst)
arm_correlate_fast_q15	../CMSIS/DSP_Lib/Source/FilteringFunctions/arm_correlate_fast_q15.c	/^void arm_correlate_fast_q15($/;"	f	signature:( q15_t * pSrcA, uint32_t srcALen, q15_t * pSrcB, uint32_t srcBLen, q15_t * pDst)
arm_correlate_fast_q15	../CMSIS/Include/arm_math.h	/^  void arm_correlate_fast_q15($/;"	p	signature:( q15_t * pSrcA, uint32_t srcALen, q15_t * pSrcB, uint32_t srcBLen, q15_t * pDst)
arm_correlate_fast_q31	../CMSIS/DSP_Lib/Source/FilteringFunctions/arm_correlate_fast_q31.c	/^void arm_correlate_fast_q31($/;"	f	signature:( q31_t * pSrcA, uint32_t srcALen, q31_t * pSrcB, uint32_t srcBLen, q31_t * pDst)
arm_correlate_fast_q31	../CMSIS/Include/arm_math.h	/^  void arm_correlate_fast_q31($/;"	p	signature:( q31_t * pSrcA, uint32_t srcALen, q31_t * pSrcB, uint32_t srcBLen, q31_t * pDst)
arm_correlate_q15	../CMSIS/DSP_Lib/Source/FilteringFunctions/arm_correlate_q15.c	/^void arm_correlate_q15($/;"	f	signature:( q15_t * pSrcA, uint32_t srcALen, q15_t * pSrcB, uint32_t srcBLen, q15_t * pDst)
arm_correlate_q15	../CMSIS/Include/arm_math.h	/^  void arm_correlate_q15($/;"	p	signature:( q15_t * pSrcA, uint32_t srcALen, q15_t * pSrcB, uint32_t srcBLen, q15_t * pDst)
arm_correlate_q31	../CMSIS/DSP_Lib/Source/FilteringFunctions/arm_correlate_q31.c	/^void arm_correlate_q31($/;"	f	signature:( q31_t * pSrcA, uint32_t srcALen, q31_t * pSrcB, uint32_t srcBLen, q31_t * pDst)
arm_correlate_q31	../CMSIS/Include/arm_math.h	/^  void arm_correlate_q31($/;"	p	signature:( q31_t * pSrcA, uint32_t srcALen, q31_t * pSrcB, uint32_t srcBLen, q31_t * pDst)
arm_correlate_q7	../CMSIS/DSP_Lib/Source/FilteringFunctions/arm_correlate_q7.c	/^void arm_correlate_q7($/;"	f	signature:( q7_t * pSrcA, uint32_t srcALen, q7_t * pSrcB, uint32_t srcBLen, q7_t * pDst)
arm_correlate_q7	../CMSIS/Include/arm_math.h	/^  void arm_correlate_q7($/;"	p	signature:( q7_t * pSrcA, uint32_t srcALen, q7_t * pSrcB, uint32_t srcBLen, q7_t * pDst)
arm_cos_f32	../CMSIS/DSP_Lib/Source/FastMathFunctions/arm_cos_f32.c	/^float32_t arm_cos_f32($/;"	f	signature:( float32_t x)
arm_cos_f32	../CMSIS/Include/arm_math.h	/^  float32_t arm_cos_f32($/;"	p	signature:( float32_t x)
arm_cos_q15	../CMSIS/DSP_Lib/Source/FastMathFunctions/arm_cos_q15.c	/^q15_t arm_cos_q15($/;"	f	signature:( q15_t x)
arm_cos_q15	../CMSIS/Include/arm_math.h	/^  q15_t arm_cos_q15($/;"	p	signature:( q15_t x)
arm_cos_q31	../CMSIS/DSP_Lib/Source/FastMathFunctions/arm_cos_q31.c	/^q31_t arm_cos_q31($/;"	f	signature:( q31_t x)
arm_cos_q31	../CMSIS/Include/arm_math.h	/^  q31_t arm_cos_q31($/;"	p	signature:( q31_t x)
arm_dct4_f32	../CMSIS/DSP_Lib/Source/TransformFunctions/arm_dct4_f32.c	/^void arm_dct4_f32($/;"	f	signature:( const arm_dct4_instance_f32 * S, float32_t * pState, float32_t * pInlineBuffer)
arm_dct4_f32	../CMSIS/Include/arm_math.h	/^  void arm_dct4_f32($/;"	p	signature:( const arm_dct4_instance_f32 * S, float32_t * pState, float32_t * pInlineBuffer)
arm_dct4_init_f32	../CMSIS/DSP_Lib/Source/TransformFunctions/arm_dct4_init_f32.c	/^arm_status arm_dct4_init_f32($/;"	f	signature:( arm_dct4_instance_f32 * S, arm_rfft_instance_f32 * S_RFFT, arm_cfft_radix4_instance_f32 * S_CFFT, uint16_t N, uint16_t Nby2, float32_t normalize)
arm_dct4_init_f32	../CMSIS/Include/arm_math.h	/^  arm_status arm_dct4_init_f32($/;"	p	signature:( arm_dct4_instance_f32 * S, arm_rfft_instance_f32 * S_RFFT, arm_cfft_radix4_instance_f32 * S_CFFT, uint16_t N, uint16_t Nby2, float32_t normalize)
arm_dct4_init_q15	../CMSIS/DSP_Lib/Source/TransformFunctions/arm_dct4_init_q15.c	/^arm_status arm_dct4_init_q15($/;"	f	signature:( arm_dct4_instance_q15 * S, arm_rfft_instance_q15 * S_RFFT, arm_cfft_radix4_instance_q15 * S_CFFT, uint16_t N, uint16_t Nby2, q15_t normalize)
arm_dct4_init_q15	../CMSIS/Include/arm_math.h	/^  arm_status arm_dct4_init_q15($/;"	p	signature:( arm_dct4_instance_q15 * S, arm_rfft_instance_q15 * S_RFFT, arm_cfft_radix4_instance_q15 * S_CFFT, uint16_t N, uint16_t Nby2, q15_t normalize)
arm_dct4_init_q31	../CMSIS/DSP_Lib/Source/TransformFunctions/arm_dct4_init_q31.c	/^arm_status arm_dct4_init_q31($/;"	f	signature:( arm_dct4_instance_q31 * S, arm_rfft_instance_q31 * S_RFFT, arm_cfft_radix4_instance_q31 * S_CFFT, uint16_t N, uint16_t Nby2, q31_t normalize)
arm_dct4_init_q31	../CMSIS/Include/arm_math.h	/^  arm_status arm_dct4_init_q31($/;"	p	signature:( arm_dct4_instance_q31 * S, arm_rfft_instance_q31 * S_RFFT, arm_cfft_radix4_instance_q31 * S_CFFT, uint16_t N, uint16_t Nby2, q31_t normalize)
arm_dct4_instance_f32	../CMSIS/Include/arm_math.h	/^  } arm_dct4_instance_f32;$/;"	t	typeref:struct:__anon50
arm_dct4_instance_q15	../CMSIS/Include/arm_math.h	/^  } arm_dct4_instance_q15;$/;"	t	typeref:struct:__anon52
arm_dct4_instance_q31	../CMSIS/Include/arm_math.h	/^  } arm_dct4_instance_q31;$/;"	t	typeref:struct:__anon51
arm_dct4_q15	../CMSIS/DSP_Lib/Source/TransformFunctions/arm_dct4_q15.c	/^void arm_dct4_q15($/;"	f	signature:( const arm_dct4_instance_q15 * S, q15_t * pState, q15_t * pInlineBuffer)
arm_dct4_q15	../CMSIS/Include/arm_math.h	/^  void arm_dct4_q15($/;"	p	signature:( const arm_dct4_instance_q15 * S, q15_t * pState, q15_t * pInlineBuffer)
arm_dct4_q31	../CMSIS/DSP_Lib/Source/TransformFunctions/arm_dct4_q31.c	/^void arm_dct4_q31($/;"	f	signature:( const arm_dct4_instance_q31 * S, q31_t * pState, q31_t * pInlineBuffer)
arm_dct4_q31	../CMSIS/Include/arm_math.h	/^  void arm_dct4_q31($/;"	p	signature:( const arm_dct4_instance_q31 * S, q31_t * pState, q31_t * pInlineBuffer)
arm_dot_prod_f32	../CMSIS/DSP_Lib/Source/BasicMathFunctions/arm_dot_prod_f32.c	/^void arm_dot_prod_f32($/;"	f	signature:( float32_t * pSrcA, float32_t * pSrcB, uint32_t blockSize, float32_t * result)
arm_dot_prod_f32	../CMSIS/Include/arm_math.h	/^  void arm_dot_prod_f32($/;"	p	signature:( float32_t * pSrcA, float32_t * pSrcB, uint32_t blockSize, float32_t * result)
arm_dot_prod_q15	../CMSIS/DSP_Lib/Source/BasicMathFunctions/arm_dot_prod_q15.c	/^void arm_dot_prod_q15($/;"	f	signature:( q15_t * pSrcA, q15_t * pSrcB, uint32_t blockSize, q63_t * result)
arm_dot_prod_q15	../CMSIS/Include/arm_math.h	/^  void arm_dot_prod_q15($/;"	p	signature:( q15_t * pSrcA, q15_t * pSrcB, uint32_t blockSize, q63_t * result)
arm_dot_prod_q31	../CMSIS/DSP_Lib/Source/BasicMathFunctions/arm_dot_prod_q31.c	/^void arm_dot_prod_q31($/;"	f	signature:( q31_t * pSrcA, q31_t * pSrcB, uint32_t blockSize, q63_t * result)
arm_dot_prod_q31	../CMSIS/Include/arm_math.h	/^  void arm_dot_prod_q31($/;"	p	signature:( q31_t * pSrcA, q31_t * pSrcB, uint32_t blockSize, q63_t * result)
arm_dot_prod_q7	../CMSIS/DSP_Lib/Source/BasicMathFunctions/arm_dot_prod_q7.c	/^void arm_dot_prod_q7($/;"	f	signature:( q7_t * pSrcA, q7_t * pSrcB, uint32_t blockSize, q31_t * result)
arm_dot_prod_q7	../CMSIS/Include/arm_math.h	/^  void arm_dot_prod_q7($/;"	p	signature:( q7_t * pSrcA, q7_t * pSrcB, uint32_t blockSize, q31_t * result)
arm_fill_f32	../CMSIS/DSP_Lib/Source/SupportFunctions/arm_fill_f32.c	/^void arm_fill_f32($/;"	f	signature:( float32_t value, float32_t * pDst, uint32_t blockSize)
arm_fill_f32	../CMSIS/Include/arm_math.h	/^  void arm_fill_f32($/;"	p	signature:( float32_t value, float32_t * pDst, uint32_t blockSize)
arm_fill_q15	../CMSIS/DSP_Lib/Source/SupportFunctions/arm_fill_q15.c	/^void arm_fill_q15($/;"	f	signature:( q15_t value, q15_t * pDst, uint32_t blockSize)
arm_fill_q15	../CMSIS/Include/arm_math.h	/^  void arm_fill_q15($/;"	p	signature:( q15_t value, q15_t * pDst, uint32_t blockSize)
arm_fill_q31	../CMSIS/DSP_Lib/Source/SupportFunctions/arm_fill_q31.c	/^void arm_fill_q31($/;"	f	signature:( q31_t value, q31_t * pDst, uint32_t blockSize)
arm_fill_q31	../CMSIS/Include/arm_math.h	/^  void arm_fill_q31($/;"	p	signature:( q31_t value, q31_t * pDst, uint32_t blockSize)
arm_fill_q7	../CMSIS/DSP_Lib/Source/SupportFunctions/arm_fill_q7.c	/^void arm_fill_q7($/;"	f	signature:( q7_t value, q7_t * pDst, uint32_t blockSize)
arm_fill_q7	../CMSIS/Include/arm_math.h	/^  void arm_fill_q7($/;"	p	signature:( q7_t value, q7_t * pDst, uint32_t blockSize)
arm_fir_decimate_f32	../CMSIS/DSP_Lib/Source/FilteringFunctions/arm_fir_decimate_f32.c	/^void arm_fir_decimate_f32($/;"	f	signature:( const arm_fir_decimate_instance_f32 * S, float32_t * pSrc, float32_t * pDst, uint32_t blockSize)
arm_fir_decimate_f32	../CMSIS/Include/arm_math.h	/^  void arm_fir_decimate_f32($/;"	p	signature:( const arm_fir_decimate_instance_f32 * S, float32_t * pSrc, float32_t * pDst, uint32_t blockSize)
arm_fir_decimate_fast_q15	../CMSIS/DSP_Lib/Source/FilteringFunctions/arm_fir_decimate_fast_q15.c	/^void arm_fir_decimate_fast_q15($/;"	f	signature:( const arm_fir_decimate_instance_q15 * S, q15_t * pSrc, q15_t * pDst, uint32_t blockSize)
arm_fir_decimate_fast_q15	../CMSIS/Include/arm_math.h	/^  void arm_fir_decimate_fast_q15($/;"	p	signature:( const arm_fir_decimate_instance_q15 * S, q15_t * pSrc, q15_t * pDst, uint32_t blockSize)
arm_fir_decimate_fast_q31	../CMSIS/DSP_Lib/Source/FilteringFunctions/arm_fir_decimate_fast_q31.c	/^void arm_fir_decimate_fast_q31($/;"	f	signature:( arm_fir_decimate_instance_q31 * S, q31_t * pSrc, q31_t * pDst, uint32_t blockSize)
arm_fir_decimate_fast_q31	../CMSIS/Include/arm_math.h	/^  void arm_fir_decimate_fast_q31($/;"	p	signature:( arm_fir_decimate_instance_q31 * S, q31_t * pSrc, q31_t * pDst, uint32_t blockSize)
arm_fir_decimate_init_f32	../CMSIS/DSP_Lib/Source/FilteringFunctions/arm_fir_decimate_init_f32.c	/^arm_status arm_fir_decimate_init_f32($/;"	f	signature:( arm_fir_decimate_instance_f32 * S, uint16_t numTaps, uint8_t M, float32_t * pCoeffs, float32_t * pState, uint32_t blockSize)
arm_fir_decimate_init_f32	../CMSIS/Include/arm_math.h	/^  arm_status arm_fir_decimate_init_f32($/;"	p	signature:( arm_fir_decimate_instance_f32 * S, uint16_t numTaps, uint8_t M, float32_t * pCoeffs, float32_t * pState, uint32_t blockSize)
arm_fir_decimate_init_q15	../CMSIS/DSP_Lib/Source/FilteringFunctions/arm_fir_decimate_init_q15.c	/^arm_status arm_fir_decimate_init_q15($/;"	f	signature:( arm_fir_decimate_instance_q15 * S, uint16_t numTaps, uint8_t M, q15_t * pCoeffs, q15_t * pState, uint32_t blockSize)
arm_fir_decimate_init_q15	../CMSIS/Include/arm_math.h	/^  arm_status arm_fir_decimate_init_q15($/;"	p	signature:( arm_fir_decimate_instance_q15 * S, uint16_t numTaps, uint8_t M, q15_t * pCoeffs, q15_t * pState, uint32_t blockSize)
arm_fir_decimate_init_q31	../CMSIS/DSP_Lib/Source/FilteringFunctions/arm_fir_decimate_init_q31.c	/^arm_status arm_fir_decimate_init_q31($/;"	f	signature:( arm_fir_decimate_instance_q31 * S, uint16_t numTaps, uint8_t M, q31_t * pCoeffs, q31_t * pState, uint32_t blockSize)
arm_fir_decimate_init_q31	../CMSIS/Include/arm_math.h	/^  arm_status arm_fir_decimate_init_q31($/;"	p	signature:( arm_fir_decimate_instance_q31 * S, uint16_t numTaps, uint8_t M, q31_t * pCoeffs, q31_t * pState, uint32_t blockSize)
arm_fir_decimate_instance_f32	../CMSIS/Include/arm_math.h	/^  } arm_fir_decimate_instance_f32;$/;"	t	typeref:struct:__anon55
arm_fir_decimate_instance_q15	../CMSIS/Include/arm_math.h	/^  } arm_fir_decimate_instance_q15;$/;"	t	typeref:struct:__anon53
arm_fir_decimate_instance_q31	../CMSIS/Include/arm_math.h	/^  } arm_fir_decimate_instance_q31;$/;"	t	typeref:struct:__anon54
arm_fir_decimate_q15	../CMSIS/DSP_Lib/Source/FilteringFunctions/arm_fir_decimate_q15.c	/^void arm_fir_decimate_q15($/;"	f	signature:( const arm_fir_decimate_instance_q15 * S, q15_t * pSrc, q15_t * pDst, uint32_t blockSize)
arm_fir_decimate_q15	../CMSIS/Include/arm_math.h	/^  void arm_fir_decimate_q15($/;"	p	signature:( const arm_fir_decimate_instance_q15 * S, q15_t * pSrc, q15_t * pDst, uint32_t blockSize)
arm_fir_decimate_q31	../CMSIS/DSP_Lib/Source/FilteringFunctions/arm_fir_decimate_q31.c	/^void arm_fir_decimate_q31($/;"	f	signature:( const arm_fir_decimate_instance_q31 * S, q31_t * pSrc, q31_t * pDst, uint32_t blockSize)
arm_fir_decimate_q31	../CMSIS/Include/arm_math.h	/^  void arm_fir_decimate_q31($/;"	p	signature:( const arm_fir_decimate_instance_q31 * S, q31_t * pSrc, q31_t * pDst, uint32_t blockSize)
arm_fir_f32	../CMSIS/DSP_Lib/Source/FilteringFunctions/arm_fir_f32.c	/^void arm_fir_f32($/;"	f	signature:( const arm_fir_instance_f32 * S, float32_t * pSrc, float32_t * pDst, uint32_t blockSize)
arm_fir_f32	../CMSIS/Include/arm_math.h	/^  void arm_fir_f32($/;"	p	signature:( const arm_fir_instance_f32 * S, float32_t * pSrc, float32_t * pDst, uint32_t blockSize)
arm_fir_fast_q15	../CMSIS/DSP_Lib/Source/FilteringFunctions/arm_fir_fast_q15.c	/^void arm_fir_fast_q15($/;"	f	signature:( const arm_fir_instance_q15 * S, q15_t * pSrc, q15_t * pDst, uint32_t blockSize)
arm_fir_fast_q15	../CMSIS/Include/arm_math.h	/^  void arm_fir_fast_q15($/;"	p	signature:( const arm_fir_instance_q15 * S, q15_t * pSrc, q15_t * pDst, uint32_t blockSize)
arm_fir_fast_q31	../CMSIS/DSP_Lib/Source/FilteringFunctions/arm_fir_fast_q31.c	/^void arm_fir_fast_q31($/;"	f	signature:( const arm_fir_instance_q31 * S, q31_t * pSrc, q31_t * pDst, uint32_t blockSize)
arm_fir_fast_q31	../CMSIS/Include/arm_math.h	/^  void arm_fir_fast_q31($/;"	p	signature:( const arm_fir_instance_q31 * S, q31_t * pSrc, q31_t * pDst, uint32_t blockSize)
arm_fir_init_f32	../CMSIS/DSP_Lib/Source/FilteringFunctions/arm_fir_init_f32.c	/^void arm_fir_init_f32($/;"	f	signature:( arm_fir_instance_f32 * S, uint16_t numTaps, float32_t * pCoeffs, float32_t * pState, uint32_t blockSize)
arm_fir_init_f32	../CMSIS/Include/arm_math.h	/^  void arm_fir_init_f32($/;"	p	signature:( arm_fir_instance_f32 * S, uint16_t numTaps, float32_t * pCoeffs, float32_t * pState, uint32_t blockSize)
arm_fir_init_q15	../CMSIS/DSP_Lib/Source/FilteringFunctions/arm_fir_init_q15.c	/^arm_status arm_fir_init_q15($/;"	f	signature:( arm_fir_instance_q15 * S, uint16_t numTaps, q15_t * pCoeffs, q15_t * pState, uint32_t blockSize)
arm_fir_init_q15	../CMSIS/Include/arm_math.h	/^       arm_status arm_fir_init_q15($/;"	p	signature:( arm_fir_instance_q15 * S, uint16_t numTaps, q15_t * pCoeffs, q15_t * pState, uint32_t blockSize)
arm_fir_init_q31	../CMSIS/DSP_Lib/Source/FilteringFunctions/arm_fir_init_q31.c	/^void arm_fir_init_q31($/;"	f	signature:( arm_fir_instance_q31 * S, uint16_t numTaps, q31_t * pCoeffs, q31_t * pState, uint32_t blockSize)
arm_fir_init_q31	../CMSIS/Include/arm_math.h	/^  void arm_fir_init_q31($/;"	p	signature:( arm_fir_instance_q31 * S, uint16_t numTaps, q31_t * pCoeffs, q31_t * pState, uint32_t blockSize)
arm_fir_init_q7	../CMSIS/DSP_Lib/Source/FilteringFunctions/arm_fir_init_q7.c	/^void arm_fir_init_q7($/;"	f	signature:( arm_fir_instance_q7 * S, uint16_t numTaps, q7_t * pCoeffs, q7_t * pState, uint32_t blockSize)
arm_fir_init_q7	../CMSIS/Include/arm_math.h	/^  void arm_fir_init_q7($/;"	p	signature:( arm_fir_instance_q7 * S, uint16_t numTaps, q7_t * pCoeffs, q7_t * pState, uint32_t blockSize)
arm_fir_instance_f32	../CMSIS/Include/arm_math.h	/^  } arm_fir_instance_f32;$/;"	t	typeref:struct:__anon29
arm_fir_instance_q15	../CMSIS/Include/arm_math.h	/^  } arm_fir_instance_q15;$/;"	t	typeref:struct:__anon27
arm_fir_instance_q31	../CMSIS/Include/arm_math.h	/^  } arm_fir_instance_q31;$/;"	t	typeref:struct:__anon28
arm_fir_instance_q7	../CMSIS/Include/arm_math.h	/^  } arm_fir_instance_q7;$/;"	t	typeref:struct:__anon26
arm_fir_interpolate_f32	../CMSIS/DSP_Lib/Source/FilteringFunctions/arm_fir_interpolate_f32.c	/^void arm_fir_interpolate_f32($/;"	f	signature:( const arm_fir_interpolate_instance_f32 * S, float32_t * pSrc, float32_t * pDst, uint32_t blockSize)
arm_fir_interpolate_f32	../CMSIS/Include/arm_math.h	/^  void arm_fir_interpolate_f32($/;"	p	signature:( const arm_fir_interpolate_instance_f32 * S, float32_t * pSrc, float32_t * pDst, uint32_t blockSize)
arm_fir_interpolate_init_f32	../CMSIS/DSP_Lib/Source/FilteringFunctions/arm_fir_interpolate_init_f32.c	/^arm_status arm_fir_interpolate_init_f32($/;"	f	signature:( arm_fir_interpolate_instance_f32 * S, uint8_t L, uint16_t numTaps, float32_t * pCoeffs, float32_t * pState, uint32_t blockSize)
arm_fir_interpolate_init_f32	../CMSIS/Include/arm_math.h	/^  arm_status arm_fir_interpolate_init_f32($/;"	p	signature:( arm_fir_interpolate_instance_f32 * S, uint8_t L, uint16_t numTaps, float32_t * pCoeffs, float32_t * pState, uint32_t blockSize)
arm_fir_interpolate_init_q15	../CMSIS/DSP_Lib/Source/FilteringFunctions/arm_fir_interpolate_init_q15.c	/^arm_status arm_fir_interpolate_init_q15($/;"	f	signature:( arm_fir_interpolate_instance_q15 * S, uint8_t L, uint16_t numTaps, q15_t * pCoeffs, q15_t * pState, uint32_t blockSize)
arm_fir_interpolate_init_q15	../CMSIS/Include/arm_math.h	/^  arm_status arm_fir_interpolate_init_q15($/;"	p	signature:( arm_fir_interpolate_instance_q15 * S, uint8_t L, uint16_t numTaps, q15_t * pCoeffs, q15_t * pState, uint32_t blockSize)
arm_fir_interpolate_init_q31	../CMSIS/DSP_Lib/Source/FilteringFunctions/arm_fir_interpolate_init_q31.c	/^arm_status arm_fir_interpolate_init_q31($/;"	f	signature:( arm_fir_interpolate_instance_q31 * S, uint8_t L, uint16_t numTaps, q31_t * pCoeffs, q31_t * pState, uint32_t blockSize)
arm_fir_interpolate_init_q31	../CMSIS/Include/arm_math.h	/^  arm_status arm_fir_interpolate_init_q31($/;"	p	signature:( arm_fir_interpolate_instance_q31 * S, uint8_t L, uint16_t numTaps, q31_t * pCoeffs, q31_t * pState, uint32_t blockSize)
arm_fir_interpolate_instance_f32	../CMSIS/Include/arm_math.h	/^  } arm_fir_interpolate_instance_f32;$/;"	t	typeref:struct:__anon58
arm_fir_interpolate_instance_q15	../CMSIS/Include/arm_math.h	/^  } arm_fir_interpolate_instance_q15;$/;"	t	typeref:struct:__anon56
arm_fir_interpolate_instance_q31	../CMSIS/Include/arm_math.h	/^  } arm_fir_interpolate_instance_q31;$/;"	t	typeref:struct:__anon57
arm_fir_interpolate_q15	../CMSIS/DSP_Lib/Source/FilteringFunctions/arm_fir_interpolate_q15.c	/^void arm_fir_interpolate_q15($/;"	f	signature:( const arm_fir_interpolate_instance_q15 * S, q15_t * pSrc, q15_t * pDst, uint32_t blockSize)
arm_fir_interpolate_q15	../CMSIS/Include/arm_math.h	/^  void arm_fir_interpolate_q15($/;"	p	signature:( const arm_fir_interpolate_instance_q15 * S, q15_t * pSrc, q15_t * pDst, uint32_t blockSize)
arm_fir_interpolate_q31	../CMSIS/DSP_Lib/Source/FilteringFunctions/arm_fir_interpolate_q31.c	/^void arm_fir_interpolate_q31($/;"	f	signature:( const arm_fir_interpolate_instance_q31 * S, q31_t * pSrc, q31_t * pDst, uint32_t blockSize)
arm_fir_interpolate_q31	../CMSIS/Include/arm_math.h	/^  void arm_fir_interpolate_q31($/;"	p	signature:( const arm_fir_interpolate_instance_q31 * S, q31_t * pSrc, q31_t * pDst, uint32_t blockSize)
arm_fir_lattice_f32	../CMSIS/DSP_Lib/Source/FilteringFunctions/arm_fir_lattice_f32.c	/^void arm_fir_lattice_f32($/;"	f	signature:( const arm_fir_lattice_instance_f32 * S, float32_t * pSrc, float32_t * pDst, uint32_t blockSize)
arm_fir_lattice_f32	../CMSIS/Include/arm_math.h	/^  void arm_fir_lattice_f32($/;"	p	signature:( const arm_fir_lattice_instance_f32 * S, float32_t * pSrc, float32_t * pDst, uint32_t blockSize)
arm_fir_lattice_init_f32	../CMSIS/DSP_Lib/Source/FilteringFunctions/arm_fir_lattice_init_f32.c	/^void arm_fir_lattice_init_f32($/;"	f	signature:( arm_fir_lattice_instance_f32 * S, uint16_t numStages, float32_t * pCoeffs, float32_t * pState)
arm_fir_lattice_init_f32	../CMSIS/Include/arm_math.h	/^  void arm_fir_lattice_init_f32($/;"	p	signature:( arm_fir_lattice_instance_f32 * S, uint16_t numStages, float32_t * pCoeffs, float32_t * pState)
arm_fir_lattice_init_q15	../CMSIS/DSP_Lib/Source/FilteringFunctions/arm_fir_lattice_init_q15.c	/^void arm_fir_lattice_init_q15($/;"	f	signature:( arm_fir_lattice_instance_q15 * S, uint16_t numStages, q15_t * pCoeffs, q15_t * pState)
arm_fir_lattice_init_q15	../CMSIS/Include/arm_math.h	/^  void arm_fir_lattice_init_q15($/;"	p	signature:( arm_fir_lattice_instance_q15 * S, uint16_t numStages, q15_t * pCoeffs, q15_t * pState)
arm_fir_lattice_init_q31	../CMSIS/DSP_Lib/Source/FilteringFunctions/arm_fir_lattice_init_q31.c	/^void arm_fir_lattice_init_q31($/;"	f	signature:( arm_fir_lattice_instance_q31 * S, uint16_t numStages, q31_t * pCoeffs, q31_t * pState)
arm_fir_lattice_init_q31	../CMSIS/Include/arm_math.h	/^  void arm_fir_lattice_init_q31($/;"	p	signature:( arm_fir_lattice_instance_q31 * S, uint16_t numStages, q31_t * pCoeffs, q31_t * pState)
arm_fir_lattice_instance_f32	../CMSIS/Include/arm_math.h	/^  } arm_fir_lattice_instance_f32;$/;"	t	typeref:struct:__anon63
arm_fir_lattice_instance_q15	../CMSIS/Include/arm_math.h	/^  } arm_fir_lattice_instance_q15;$/;"	t	typeref:struct:__anon61
arm_fir_lattice_instance_q31	../CMSIS/Include/arm_math.h	/^  } arm_fir_lattice_instance_q31;$/;"	t	typeref:struct:__anon62
arm_fir_lattice_q15	../CMSIS/DSP_Lib/Source/FilteringFunctions/arm_fir_lattice_q15.c	/^void arm_fir_lattice_q15($/;"	f	signature:( const arm_fir_lattice_instance_q15 * S, q15_t * pSrc, q15_t * pDst, uint32_t blockSize)
arm_fir_lattice_q15	../CMSIS/Include/arm_math.h	/^  void arm_fir_lattice_q15($/;"	p	signature:( const arm_fir_lattice_instance_q15 * S, q15_t * pSrc, q15_t * pDst, uint32_t blockSize)
arm_fir_lattice_q31	../CMSIS/DSP_Lib/Source/FilteringFunctions/arm_fir_lattice_q31.c	/^void arm_fir_lattice_q31($/;"	f	signature:( const arm_fir_lattice_instance_q31 * S, q31_t * pSrc, q31_t * pDst, uint32_t blockSize)
arm_fir_lattice_q31	../CMSIS/Include/arm_math.h	/^  void arm_fir_lattice_q31($/;"	p	signature:( const arm_fir_lattice_instance_q31 * S, q31_t * pSrc, q31_t * pDst, uint32_t blockSize)
arm_fir_q15	../CMSIS/DSP_Lib/Source/FilteringFunctions/arm_fir_q15.c	/^void arm_fir_q15($/;"	f	signature:( const arm_fir_instance_q15 * S, q15_t * pSrc, q15_t * pDst, uint32_t blockSize)
arm_fir_q15	../CMSIS/Include/arm_math.h	/^  void arm_fir_q15($/;"	p	signature:( const arm_fir_instance_q15 * S, q15_t * pSrc, q15_t * pDst, uint32_t blockSize)
arm_fir_q31	../CMSIS/DSP_Lib/Source/FilteringFunctions/arm_fir_q31.c	/^void arm_fir_q31($/;"	f	signature:( const arm_fir_instance_q31 * S, q31_t * pSrc, q31_t * pDst, uint32_t blockSize)
arm_fir_q31	../CMSIS/Include/arm_math.h	/^  void arm_fir_q31($/;"	p	signature:( const arm_fir_instance_q31 * S, q31_t * pSrc, q31_t * pDst, uint32_t blockSize)
arm_fir_q7	../CMSIS/DSP_Lib/Source/FilteringFunctions/arm_fir_q7.c	/^void arm_fir_q7($/;"	f	signature:( const arm_fir_instance_q7 * S, q7_t * pSrc, q7_t * pDst, uint32_t blockSize)
arm_fir_q7	../CMSIS/Include/arm_math.h	/^  void arm_fir_q7($/;"	p	signature:( const arm_fir_instance_q7 * S, q7_t * pSrc, q7_t * pDst, uint32_t blockSize)
arm_fir_sparse_f32	../CMSIS/DSP_Lib/Source/FilteringFunctions/arm_fir_sparse_f32.c	/^void arm_fir_sparse_f32($/;"	f	signature:( arm_fir_sparse_instance_f32 * S, float32_t * pSrc, float32_t * pDst, float32_t * pScratchIn, uint32_t blockSize)
arm_fir_sparse_f32	../CMSIS/Include/arm_math.h	/^  void arm_fir_sparse_f32($/;"	p	signature:( arm_fir_sparse_instance_f32 * S, float32_t * pSrc, float32_t * pDst, float32_t * pScratchIn, uint32_t blockSize)
arm_fir_sparse_init_f32	../CMSIS/DSP_Lib/Source/FilteringFunctions/arm_fir_sparse_init_f32.c	/^void arm_fir_sparse_init_f32($/;"	f	signature:( arm_fir_sparse_instance_f32 * S, uint16_t numTaps, float32_t * pCoeffs, float32_t * pState, int32_t * pTapDelay, uint16_t maxDelay, uint32_t blockSize)
arm_fir_sparse_init_f32	../CMSIS/Include/arm_math.h	/^  void arm_fir_sparse_init_f32($/;"	p	signature:( arm_fir_sparse_instance_f32 * S, uint16_t numTaps, float32_t * pCoeffs, float32_t * pState, int32_t * pTapDelay, uint16_t maxDelay, uint32_t blockSize)
arm_fir_sparse_init_q15	../CMSIS/DSP_Lib/Source/FilteringFunctions/arm_fir_sparse_init_q15.c	/^void arm_fir_sparse_init_q15($/;"	f	signature:( arm_fir_sparse_instance_q15 * S, uint16_t numTaps, q15_t * pCoeffs, q15_t * pState, int32_t * pTapDelay, uint16_t maxDelay, uint32_t blockSize)
arm_fir_sparse_init_q15	../CMSIS/Include/arm_math.h	/^  void arm_fir_sparse_init_q15($/;"	p	signature:( arm_fir_sparse_instance_q15 * S, uint16_t numTaps, q15_t * pCoeffs, q15_t * pState, int32_t * pTapDelay, uint16_t maxDelay, uint32_t blockSize)
arm_fir_sparse_init_q31	../CMSIS/DSP_Lib/Source/FilteringFunctions/arm_fir_sparse_init_q31.c	/^void arm_fir_sparse_init_q31($/;"	f	signature:( arm_fir_sparse_instance_q31 * S, uint16_t numTaps, q31_t * pCoeffs, q31_t * pState, int32_t * pTapDelay, uint16_t maxDelay, uint32_t blockSize)
arm_fir_sparse_init_q31	../CMSIS/Include/arm_math.h	/^  void arm_fir_sparse_init_q31($/;"	p	signature:( arm_fir_sparse_instance_q31 * S, uint16_t numTaps, q31_t * pCoeffs, q31_t * pState, int32_t * pTapDelay, uint16_t maxDelay, uint32_t blockSize)
arm_fir_sparse_init_q7	../CMSIS/DSP_Lib/Source/FilteringFunctions/arm_fir_sparse_init_q7.c	/^void arm_fir_sparse_init_q7($/;"	f	signature:( arm_fir_sparse_instance_q7 * S, uint16_t numTaps, q7_t * pCoeffs, q7_t * pState, int32_t * pTapDelay, uint16_t maxDelay, uint32_t blockSize)
arm_fir_sparse_init_q7	../CMSIS/Include/arm_math.h	/^  void arm_fir_sparse_init_q7($/;"	p	signature:( arm_fir_sparse_instance_q7 * S, uint16_t numTaps, q7_t * pCoeffs, q7_t * pState, int32_t *pTapDelay, uint16_t maxDelay, uint32_t blockSize)
arm_fir_sparse_instance_f32	../CMSIS/Include/arm_math.h	/^  } arm_fir_sparse_instance_f32;$/;"	t	typeref:struct:__anon73
arm_fir_sparse_instance_q15	../CMSIS/Include/arm_math.h	/^  } arm_fir_sparse_instance_q15;$/;"	t	typeref:struct:__anon75
arm_fir_sparse_instance_q31	../CMSIS/Include/arm_math.h	/^  } arm_fir_sparse_instance_q31;$/;"	t	typeref:struct:__anon74
arm_fir_sparse_instance_q7	../CMSIS/Include/arm_math.h	/^  } arm_fir_sparse_instance_q7;$/;"	t	typeref:struct:__anon76
arm_fir_sparse_q15	../CMSIS/DSP_Lib/Source/FilteringFunctions/arm_fir_sparse_q15.c	/^void arm_fir_sparse_q15($/;"	f	signature:( arm_fir_sparse_instance_q15 * S, q15_t * pSrc, q15_t * pDst, q15_t * pScratchIn, q31_t * pScratchOut, uint32_t blockSize)
arm_fir_sparse_q15	../CMSIS/Include/arm_math.h	/^  void arm_fir_sparse_q15($/;"	p	signature:( arm_fir_sparse_instance_q15 * S, q15_t * pSrc, q15_t * pDst, q15_t * pScratchIn, q31_t * pScratchOut, uint32_t blockSize)
arm_fir_sparse_q31	../CMSIS/DSP_Lib/Source/FilteringFunctions/arm_fir_sparse_q31.c	/^void arm_fir_sparse_q31($/;"	f	signature:( arm_fir_sparse_instance_q31 * S, q31_t * pSrc, q31_t * pDst, q31_t * pScratchIn, uint32_t blockSize)
arm_fir_sparse_q31	../CMSIS/Include/arm_math.h	/^  void arm_fir_sparse_q31($/;"	p	signature:( arm_fir_sparse_instance_q31 * S, q31_t * pSrc, q31_t * pDst, q31_t * pScratchIn, uint32_t blockSize)
arm_fir_sparse_q7	../CMSIS/DSP_Lib/Source/FilteringFunctions/arm_fir_sparse_q7.c	/^void arm_fir_sparse_q7($/;"	f	signature:( arm_fir_sparse_instance_q7 * S, q7_t * pSrc, q7_t * pDst, q7_t * pScratchIn, q31_t * pScratchOut, uint32_t blockSize)
arm_fir_sparse_q7	../CMSIS/Include/arm_math.h	/^  void arm_fir_sparse_q7($/;"	p	signature:( arm_fir_sparse_instance_q7 * S, q7_t * pSrc, q7_t * pDst, q7_t * pScratchIn, q31_t * pScratchOut, uint32_t blockSize)
arm_float_to_q12_20	../CMSIS/DSP_Lib/Examples/Common/Include/math_helper.h	/^void arm_float_to_q12_20(float *pIn, q31_t * pOut, uint32_t numSamples);$/;"	p	signature:(float *pIn, q31_t * pOut, uint32_t numSamples)
arm_float_to_q12_20	../CMSIS/DSP_Lib/Examples/Common/Source/math_helper.c	/^void arm_float_to_q12_20(float *pIn, q31_t * pOut, uint32_t numSamples)$/;"	f	signature:(float *pIn, q31_t * pOut, uint32_t numSamples)
arm_float_to_q14	../CMSIS/DSP_Lib/Examples/Common/Include/math_helper.h	/^void arm_float_to_q14(float *pIn, q15_t *pOut, uint32_t numSamples);$/;"	p	signature:(float *pIn, q15_t *pOut, uint32_t numSamples)
arm_float_to_q14	../CMSIS/DSP_Lib/Examples/Common/Source/math_helper.c	/^void arm_float_to_q14 (float *pIn, q15_t * pOut, $/;"	f	signature:(float *pIn, q15_t * pOut, uint32_t numSamples)
arm_float_to_q15	../CMSIS/DSP_Lib/Source/SupportFunctions/arm_float_to_q15.c	/^void arm_float_to_q15($/;"	f	signature:( float32_t * pSrc, q15_t * pDst, uint32_t blockSize)
arm_float_to_q15	../CMSIS/Include/arm_math.h	/^  void arm_float_to_q15($/;"	p	signature:( float32_t * pSrc, q15_t * pDst, uint32_t blockSize)
arm_float_to_q28	../CMSIS/DSP_Lib/Examples/Common/Include/math_helper.h	/^void arm_float_to_q28(float *pIn, q31_t *pOut, uint32_t numSamples);$/;"	p	signature:(float *pIn, q31_t *pOut, uint32_t numSamples)
arm_float_to_q28	../CMSIS/DSP_Lib/Examples/Common/Source/math_helper.c	/^void arm_float_to_q28 (float *pIn, q31_t * pOut, $/;"	f	signature:(float *pIn, q31_t * pOut, uint32_t numSamples)
arm_float_to_q29	../CMSIS/DSP_Lib/Examples/Common/Include/math_helper.h	/^void arm_float_to_q29(float *pIn, q31_t *pOut, uint32_t numSamples);$/;"	p	signature:(float *pIn, q31_t *pOut, uint32_t numSamples)
arm_float_to_q29	../CMSIS/DSP_Lib/Examples/Common/Source/math_helper.c	/^void arm_float_to_q29 (float *pIn, q31_t * pOut, $/;"	f	signature:(float *pIn, q31_t * pOut, uint32_t numSamples)
arm_float_to_q30	../CMSIS/DSP_Lib/Examples/Common/Include/math_helper.h	/^void arm_float_to_q30(float *pIn, q31_t *pOut, uint32_t numSamples);$/;"	p	signature:(float *pIn, q31_t *pOut, uint32_t numSamples)
arm_float_to_q30	../CMSIS/DSP_Lib/Examples/Common/Source/math_helper.c	/^void arm_float_to_q30 (float *pIn, q31_t * pOut, $/;"	f	signature:(float *pIn, q31_t * pOut, uint32_t numSamples)
arm_float_to_q31	../CMSIS/DSP_Lib/Source/SupportFunctions/arm_float_to_q31.c	/^void arm_float_to_q31($/;"	f	signature:( float32_t * pSrc, q31_t * pDst, uint32_t blockSize)
arm_float_to_q31	../CMSIS/Include/arm_math.h	/^  void arm_float_to_q31($/;"	p	signature:( float32_t * pSrc, q31_t * pDst, uint32_t blockSize)
arm_float_to_q7	../CMSIS/DSP_Lib/Source/SupportFunctions/arm_float_to_q7.c	/^void arm_float_to_q7($/;"	f	signature:( float32_t * pSrc, q7_t * pDst, uint32_t blockSize)
arm_float_to_q7	../CMSIS/Include/arm_math.h	/^  void arm_float_to_q7($/;"	p	signature:( float32_t * pSrc, q7_t * pDst, uint32_t blockSize)
arm_iir_lattice_f32	../CMSIS/DSP_Lib/Source/FilteringFunctions/arm_iir_lattice_f32.c	/^void arm_iir_lattice_f32($/;"	f	signature:( const arm_iir_lattice_instance_f32 * S, float32_t * pSrc, float32_t * pDst, uint32_t blockSize)
arm_iir_lattice_f32	../CMSIS/Include/arm_math.h	/^  void arm_iir_lattice_f32($/;"	p	signature:( const arm_iir_lattice_instance_f32 * S, float32_t * pSrc, float32_t * pDst, uint32_t blockSize)
arm_iir_lattice_init_f32	../CMSIS/DSP_Lib/Source/FilteringFunctions/arm_iir_lattice_init_f32.c	/^void arm_iir_lattice_init_f32($/;"	f	signature:( arm_iir_lattice_instance_f32 * S, uint16_t numStages, float32_t * pkCoeffs, float32_t * pvCoeffs, float32_t * pState, uint32_t blockSize)
arm_iir_lattice_init_f32	../CMSIS/Include/arm_math.h	/^  void arm_iir_lattice_init_f32($/;"	p	signature:( arm_iir_lattice_instance_f32 * S, uint16_t numStages, float32_t *pkCoeffs, float32_t *pvCoeffs, float32_t *pState, uint32_t blockSize)
arm_iir_lattice_init_q15	../CMSIS/DSP_Lib/Source/FilteringFunctions/arm_iir_lattice_init_q15.c	/^void arm_iir_lattice_init_q15($/;"	f	signature:( arm_iir_lattice_instance_q15 * S, uint16_t numStages, q15_t * pkCoeffs, q15_t * pvCoeffs, q15_t * pState, uint32_t blockSize)
arm_iir_lattice_init_q15	../CMSIS/Include/arm_math.h	/^  void arm_iir_lattice_init_q15($/;"	p	signature:( arm_iir_lattice_instance_q15 * S, uint16_t numStages, q15_t *pkCoeffs, q15_t *pvCoeffs, q15_t *pState, uint32_t blockSize)
arm_iir_lattice_init_q31	../CMSIS/DSP_Lib/Source/FilteringFunctions/arm_iir_lattice_init_q31.c	/^void arm_iir_lattice_init_q31($/;"	f	signature:( arm_iir_lattice_instance_q31 * S, uint16_t numStages, q31_t * pkCoeffs, q31_t * pvCoeffs, q31_t * pState, uint32_t blockSize)
arm_iir_lattice_init_q31	../CMSIS/Include/arm_math.h	/^  void arm_iir_lattice_init_q31($/;"	p	signature:( arm_iir_lattice_instance_q31 * S, uint16_t numStages, q31_t *pkCoeffs, q31_t *pvCoeffs, q31_t *pState, uint32_t blockSize)
arm_iir_lattice_instance_f32	../CMSIS/Include/arm_math.h	/^  } arm_iir_lattice_instance_f32;$/;"	t	typeref:struct:__anon66
arm_iir_lattice_instance_q15	../CMSIS/Include/arm_math.h	/^  } arm_iir_lattice_instance_q15;$/;"	t	typeref:struct:__anon64
arm_iir_lattice_instance_q31	../CMSIS/Include/arm_math.h	/^  } arm_iir_lattice_instance_q31;$/;"	t	typeref:struct:__anon65
arm_iir_lattice_q15	../CMSIS/DSP_Lib/Source/FilteringFunctions/arm_iir_lattice_q15.c	/^void arm_iir_lattice_q15($/;"	f	signature:( const arm_iir_lattice_instance_q15 * S, q15_t * pSrc, q15_t * pDst, uint32_t blockSize)
arm_iir_lattice_q15	../CMSIS/Include/arm_math.h	/^  void arm_iir_lattice_q15($/;"	p	signature:( const arm_iir_lattice_instance_q15 * S, q15_t * pSrc, q15_t * pDst, uint32_t blockSize)
arm_iir_lattice_q31	../CMSIS/DSP_Lib/Source/FilteringFunctions/arm_iir_lattice_q31.c	/^void arm_iir_lattice_q31($/;"	f	signature:( const arm_iir_lattice_instance_q31 * S, q31_t * pSrc, q31_t * pDst, uint32_t blockSize)
arm_iir_lattice_q31	../CMSIS/Include/arm_math.h	/^  void arm_iir_lattice_q31($/;"	p	signature:( const arm_iir_lattice_instance_q31 * S, q31_t * pSrc, q31_t * pDst, uint32_t blockSize)
arm_inv_clarke_f32	../CMSIS/Include/arm_math.h	/^  __STATIC_INLINE void arm_inv_clarke_f32($/;"	f	signature:( float32_t Ialpha, float32_t Ibeta, float32_t * pIa, float32_t * pIb)
arm_inv_clarke_q31	../CMSIS/Include/arm_math.h	/^  __STATIC_INLINE void arm_inv_clarke_q31($/;"	f	signature:( q31_t Ialpha, q31_t Ibeta, q31_t * pIa, q31_t * pIb)
arm_inv_park_f32	../CMSIS/Include/arm_math.h	/^  __STATIC_INLINE void arm_inv_park_f32($/;"	f	signature:( float32_t Id, float32_t Iq, float32_t * pIalpha, float32_t * pIbeta, float32_t sinVal, float32_t cosVal)
arm_inv_park_q31	../CMSIS/Include/arm_math.h	/^  __STATIC_INLINE void arm_inv_park_q31($/;"	f	signature:( q31_t Id, q31_t Iq, q31_t * pIalpha, q31_t * pIbeta, q31_t sinVal, q31_t cosVal)
arm_linear_interep_table	../CMSIS/DSP_Lib/Examples/arm_linear_interp_example/arm_linear_interp_data.c	/^const float arm_linear_interep_table[188495] =  {$/;"	v
arm_linear_interp_f32	../CMSIS/Include/arm_math.h	/^  __STATIC_INLINE float32_t arm_linear_interp_f32($/;"	f	signature:( arm_linear_interp_instance_f32 * S, float32_t x)
arm_linear_interp_instance_f32	../CMSIS/Include/arm_math.h	/^  } arm_linear_interp_instance_f32;$/;"	t	typeref:struct:__anon39
arm_linear_interp_q15	../CMSIS/Include/arm_math.h	/^  __STATIC_INLINE q15_t arm_linear_interp_q15(q15_t *pYData, q31_t x, uint32_t nValues)$/;"	f	signature:(q15_t *pYData, q31_t x, uint32_t nValues)
arm_linear_interp_q31	../CMSIS/Include/arm_math.h	/^  __STATIC_INLINE q31_t arm_linear_interp_q31(q31_t *pYData,$/;"	f	signature:(q31_t *pYData, q31_t x, uint32_t nValues)
arm_linear_interp_q7	../CMSIS/Include/arm_math.h	/^  __STATIC_INLINE q7_t arm_linear_interp_q7(q7_t *pYData, q31_t x,  uint32_t nValues)$/;"	f	signature:(q7_t *pYData, q31_t x, uint32_t nValues)
arm_lms_f32	../CMSIS/DSP_Lib/Source/FilteringFunctions/arm_lms_f32.c	/^void arm_lms_f32($/;"	f	signature:( const arm_lms_instance_f32 * S, float32_t * pSrc, float32_t * pRef, float32_t * pOut, float32_t * pErr, uint32_t blockSize)
arm_lms_f32	../CMSIS/Include/arm_math.h	/^  void arm_lms_f32($/;"	p	signature:( const arm_lms_instance_f32 * S, float32_t * pSrc, float32_t * pRef, float32_t * pOut, float32_t * pErr, uint32_t blockSize)
arm_lms_init_f32	../CMSIS/DSP_Lib/Source/FilteringFunctions/arm_lms_init_f32.c	/^void arm_lms_init_f32($/;"	f	signature:( arm_lms_instance_f32 * S, uint16_t numTaps, float32_t * pCoeffs, float32_t * pState, float32_t mu, uint32_t blockSize)
arm_lms_init_f32	../CMSIS/Include/arm_math.h	/^  void arm_lms_init_f32($/;"	p	signature:( arm_lms_instance_f32 * S, uint16_t numTaps, float32_t * pCoeffs, float32_t * pState, float32_t mu, uint32_t blockSize)
arm_lms_init_q15	../CMSIS/DSP_Lib/Source/FilteringFunctions/arm_lms_init_q15.c	/^void arm_lms_init_q15($/;"	f	signature:( arm_lms_instance_q15 * S, uint16_t numTaps, q15_t * pCoeffs, q15_t * pState, q15_t mu, uint32_t blockSize, uint32_t postShift)
arm_lms_init_q15	../CMSIS/Include/arm_math.h	/^  void arm_lms_init_q15($/;"	p	signature:( arm_lms_instance_q15 * S, uint16_t numTaps, q15_t * pCoeffs, q15_t * pState, q15_t mu, uint32_t blockSize, uint32_t postShift)
arm_lms_init_q31	../CMSIS/DSP_Lib/Source/FilteringFunctions/arm_lms_init_q31.c	/^void arm_lms_init_q31($/;"	f	signature:( arm_lms_instance_q31 * S, uint16_t numTaps, q31_t * pCoeffs, q31_t * pState, q31_t mu, uint32_t blockSize, uint32_t postShift)
arm_lms_init_q31	../CMSIS/Include/arm_math.h	/^  void arm_lms_init_q31($/;"	p	signature:( arm_lms_instance_q31 * S, uint16_t numTaps, q31_t *pCoeffs, q31_t *pState, q31_t mu, uint32_t blockSize, uint32_t postShift)
arm_lms_instance_f32	../CMSIS/Include/arm_math.h	/^  } arm_lms_instance_f32;$/;"	t	typeref:struct:__anon67
arm_lms_instance_q15	../CMSIS/Include/arm_math.h	/^  } arm_lms_instance_q15;$/;"	t	typeref:struct:__anon68
arm_lms_instance_q31	../CMSIS/Include/arm_math.h	/^  } arm_lms_instance_q31;$/;"	t	typeref:struct:__anon69
arm_lms_norm_f32	../CMSIS/DSP_Lib/Source/FilteringFunctions/arm_lms_norm_f32.c	/^void arm_lms_norm_f32($/;"	f	signature:( arm_lms_norm_instance_f32 * S, float32_t * pSrc, float32_t * pRef, float32_t * pOut, float32_t * pErr, uint32_t blockSize)
arm_lms_norm_f32	../CMSIS/Include/arm_math.h	/^  void arm_lms_norm_f32($/;"	p	signature:( arm_lms_norm_instance_f32 * S, float32_t * pSrc, float32_t * pRef, float32_t * pOut, float32_t * pErr, uint32_t blockSize)
arm_lms_norm_init_f32	../CMSIS/DSP_Lib/Source/FilteringFunctions/arm_lms_norm_init_f32.c	/^void arm_lms_norm_init_f32($/;"	f	signature:( arm_lms_norm_instance_f32 * S, uint16_t numTaps, float32_t * pCoeffs, float32_t * pState, float32_t mu, uint32_t blockSize)
arm_lms_norm_init_f32	../CMSIS/Include/arm_math.h	/^  void arm_lms_norm_init_f32($/;"	p	signature:( arm_lms_norm_instance_f32 * S, uint16_t numTaps, float32_t * pCoeffs, float32_t * pState, float32_t mu, uint32_t blockSize)
arm_lms_norm_init_q15	../CMSIS/DSP_Lib/Source/FilteringFunctions/arm_lms_norm_init_q15.c	/^void arm_lms_norm_init_q15($/;"	f	signature:( arm_lms_norm_instance_q15 * S, uint16_t numTaps, q15_t * pCoeffs, q15_t * pState, q15_t mu, uint32_t blockSize, uint8_t postShift)
arm_lms_norm_init_q15	../CMSIS/Include/arm_math.h	/^  void arm_lms_norm_init_q15($/;"	p	signature:( arm_lms_norm_instance_q15 * S, uint16_t numTaps, q15_t * pCoeffs, q15_t * pState, q15_t mu, uint32_t blockSize, uint8_t postShift)
arm_lms_norm_init_q31	../CMSIS/DSP_Lib/Source/FilteringFunctions/arm_lms_norm_init_q31.c	/^void arm_lms_norm_init_q31($/;"	f	signature:( arm_lms_norm_instance_q31 * S, uint16_t numTaps, q31_t * pCoeffs, q31_t * pState, q31_t mu, uint32_t blockSize, uint8_t postShift)
arm_lms_norm_init_q31	../CMSIS/Include/arm_math.h	/^  void arm_lms_norm_init_q31($/;"	p	signature:( arm_lms_norm_instance_q31 * S, uint16_t numTaps, q31_t * pCoeffs, q31_t * pState, q31_t mu, uint32_t blockSize, uint8_t postShift)
arm_lms_norm_instance_f32	../CMSIS/Include/arm_math.h	/^  } arm_lms_norm_instance_f32;$/;"	t	typeref:struct:__anon70
arm_lms_norm_instance_q15	../CMSIS/Include/arm_math.h	/^  } arm_lms_norm_instance_q15;$/;"	t	typeref:struct:__anon72
arm_lms_norm_instance_q31	../CMSIS/Include/arm_math.h	/^  } arm_lms_norm_instance_q31;$/;"	t	typeref:struct:__anon71
arm_lms_norm_q15	../CMSIS/DSP_Lib/Source/FilteringFunctions/arm_lms_norm_q15.c	/^void arm_lms_norm_q15($/;"	f	signature:( arm_lms_norm_instance_q15 * S, q15_t * pSrc, q15_t * pRef, q15_t * pOut, q15_t * pErr, uint32_t blockSize)
arm_lms_norm_q15	../CMSIS/Include/arm_math.h	/^  void arm_lms_norm_q15($/;"	p	signature:( arm_lms_norm_instance_q15 * S, q15_t * pSrc, q15_t * pRef, q15_t * pOut, q15_t * pErr, uint32_t blockSize)
arm_lms_norm_q31	../CMSIS/DSP_Lib/Source/FilteringFunctions/arm_lms_norm_q31.c	/^void arm_lms_norm_q31($/;"	f	signature:( arm_lms_norm_instance_q31 * S, q31_t * pSrc, q31_t * pRef, q31_t * pOut, q31_t * pErr, uint32_t blockSize)
arm_lms_norm_q31	../CMSIS/Include/arm_math.h	/^  void arm_lms_norm_q31($/;"	p	signature:( arm_lms_norm_instance_q31 * S, q31_t * pSrc, q31_t * pRef, q31_t * pOut, q31_t * pErr, uint32_t blockSize)
arm_lms_q15	../CMSIS/DSP_Lib/Source/FilteringFunctions/arm_lms_q15.c	/^void arm_lms_q15($/;"	f	signature:( const arm_lms_instance_q15 * S, q15_t * pSrc, q15_t * pRef, q15_t * pOut, q15_t * pErr, uint32_t blockSize)
arm_lms_q15	../CMSIS/Include/arm_math.h	/^  void arm_lms_q15($/;"	p	signature:( const arm_lms_instance_q15 * S, q15_t * pSrc, q15_t * pRef, q15_t * pOut, q15_t * pErr, uint32_t blockSize)
arm_lms_q31	../CMSIS/DSP_Lib/Source/FilteringFunctions/arm_lms_q31.c	/^void arm_lms_q31($/;"	f	signature:( const arm_lms_instance_q31 * S, q31_t * pSrc, q31_t * pRef, q31_t * pOut, q31_t * pErr, uint32_t blockSize)
arm_lms_q31	../CMSIS/Include/arm_math.h	/^  void arm_lms_q31($/;"	p	signature:( const arm_lms_instance_q31 * S, q31_t * pSrc, q31_t * pRef, q31_t * pOut, q31_t * pErr, uint32_t blockSize)
arm_mat_add_f32	../CMSIS/DSP_Lib/Source/MatrixFunctions/arm_mat_add_f32.c	/^arm_status arm_mat_add_f32($/;"	f	signature:( const arm_matrix_instance_f32 * pSrcA, const arm_matrix_instance_f32 * pSrcB, arm_matrix_instance_f32 * pDst)
arm_mat_add_f32	../CMSIS/Include/arm_math.h	/^  arm_status arm_mat_add_f32($/;"	p	signature:( const arm_matrix_instance_f32 * pSrcA, const arm_matrix_instance_f32 * pSrcB, arm_matrix_instance_f32 * pDst)
arm_mat_add_q15	../CMSIS/DSP_Lib/Source/MatrixFunctions/arm_mat_add_q15.c	/^arm_status arm_mat_add_q15($/;"	f	signature:( const arm_matrix_instance_q15 * pSrcA, const arm_matrix_instance_q15 * pSrcB, arm_matrix_instance_q15 * pDst)
arm_mat_add_q15	../CMSIS/Include/arm_math.h	/^  arm_status arm_mat_add_q15($/;"	p	signature:( const arm_matrix_instance_q15 * pSrcA, const arm_matrix_instance_q15 * pSrcB, arm_matrix_instance_q15 * pDst)
arm_mat_add_q31	../CMSIS/DSP_Lib/Source/MatrixFunctions/arm_mat_add_q31.c	/^arm_status arm_mat_add_q31($/;"	f	signature:( const arm_matrix_instance_q31 * pSrcA, const arm_matrix_instance_q31 * pSrcB, arm_matrix_instance_q31 * pDst)
arm_mat_add_q31	../CMSIS/Include/arm_math.h	/^  arm_status arm_mat_add_q31($/;"	p	signature:( const arm_matrix_instance_q31 * pSrcA, const arm_matrix_instance_q31 * pSrcB, arm_matrix_instance_q31 * pDst)
arm_mat_init_f32	../CMSIS/DSP_Lib/Source/MatrixFunctions/arm_mat_init_f32.c	/^void arm_mat_init_f32($/;"	f	signature:( arm_matrix_instance_f32 * S, uint16_t nRows, uint16_t nColumns, float32_t * pData)
arm_mat_init_f32	../CMSIS/Include/arm_math.h	/^  void arm_mat_init_f32($/;"	p	signature:( arm_matrix_instance_f32 * S, uint16_t nRows, uint16_t nColumns, float32_t *pData)
arm_mat_init_q15	../CMSIS/DSP_Lib/Source/MatrixFunctions/arm_mat_init_q15.c	/^void arm_mat_init_q15($/;"	f	signature:( arm_matrix_instance_q15 * S, uint16_t nRows, uint16_t nColumns, q15_t * pData)
arm_mat_init_q15	../CMSIS/Include/arm_math.h	/^  void arm_mat_init_q15($/;"	p	signature:( arm_matrix_instance_q15 * S, uint16_t nRows, uint16_t nColumns, q15_t *pData)
arm_mat_init_q31	../CMSIS/DSP_Lib/Source/MatrixFunctions/arm_mat_init_q31.c	/^void arm_mat_init_q31($/;"	f	signature:( arm_matrix_instance_q31 * S, uint16_t nRows, uint16_t nColumns, q31_t * pData)
arm_mat_init_q31	../CMSIS/Include/arm_math.h	/^  void arm_mat_init_q31($/;"	p	signature:( arm_matrix_instance_q31 * S, uint16_t nRows, uint16_t nColumns, q31_t *pData)
arm_mat_inverse_f32	../CMSIS/DSP_Lib/Source/MatrixFunctions/arm_mat_inverse_f32.c	/^arm_status arm_mat_inverse_f32($/;"	f	signature:( const arm_matrix_instance_f32 * pSrc, arm_matrix_instance_f32 * pDst)
arm_mat_inverse_f32	../CMSIS/Include/arm_math.h	/^  arm_status arm_mat_inverse_f32($/;"	p	signature:( const arm_matrix_instance_f32 * src, arm_matrix_instance_f32 * dst)
arm_mat_mult_f32	../CMSIS/DSP_Lib/Source/MatrixFunctions/arm_mat_mult_f32.c	/^arm_status arm_mat_mult_f32($/;"	f	signature:( const arm_matrix_instance_f32 * pSrcA, const arm_matrix_instance_f32 * pSrcB, arm_matrix_instance_f32 * pDst)
arm_mat_mult_f32	../CMSIS/Include/arm_math.h	/^  arm_status arm_mat_mult_f32($/;"	p	signature:( const arm_matrix_instance_f32 * pSrcA, const arm_matrix_instance_f32 * pSrcB, arm_matrix_instance_f32 * pDst)
arm_mat_mult_fast_q15	../CMSIS/DSP_Lib/Source/MatrixFunctions/arm_mat_mult_fast_q15.c	/^arm_status arm_mat_mult_fast_q15($/;"	f	signature:( const arm_matrix_instance_q15 * pSrcA, const arm_matrix_instance_q15 * pSrcB, arm_matrix_instance_q15 * pDst, q15_t * pState)
arm_mat_mult_fast_q15	../CMSIS/Include/arm_math.h	/^  arm_status arm_mat_mult_fast_q15($/;"	p	signature:( const arm_matrix_instance_q15 * pSrcA, const arm_matrix_instance_q15 * pSrcB, arm_matrix_instance_q15 * pDst, q15_t * pState)
arm_mat_mult_fast_q31	../CMSIS/DSP_Lib/Source/MatrixFunctions/arm_mat_mult_fast_q31.c	/^arm_status arm_mat_mult_fast_q31($/;"	f	signature:( const arm_matrix_instance_q31 * pSrcA, const arm_matrix_instance_q31 * pSrcB, arm_matrix_instance_q31 * pDst)
arm_mat_mult_fast_q31	../CMSIS/Include/arm_math.h	/^  arm_status arm_mat_mult_fast_q31($/;"	p	signature:( const arm_matrix_instance_q31 * pSrcA, const arm_matrix_instance_q31 * pSrcB, arm_matrix_instance_q31 * pDst)
arm_mat_mult_q15	../CMSIS/DSP_Lib/Source/MatrixFunctions/arm_mat_mult_q15.c	/^arm_status arm_mat_mult_q15($/;"	f	signature:( const arm_matrix_instance_q15 * pSrcA, const arm_matrix_instance_q15 * pSrcB, arm_matrix_instance_q15 * pDst, q15_t * pState)
arm_mat_mult_q15	../CMSIS/Include/arm_math.h	/^  arm_status arm_mat_mult_q15($/;"	p	signature:( const arm_matrix_instance_q15 * pSrcA, const arm_matrix_instance_q15 * pSrcB, arm_matrix_instance_q15 * pDst, q15_t * pState)
arm_mat_mult_q31	../CMSIS/DSP_Lib/Source/MatrixFunctions/arm_mat_mult_q31.c	/^arm_status arm_mat_mult_q31($/;"	f	signature:( const arm_matrix_instance_q31 * pSrcA, const arm_matrix_instance_q31 * pSrcB, arm_matrix_instance_q31 * pDst)
arm_mat_mult_q31	../CMSIS/Include/arm_math.h	/^  arm_status arm_mat_mult_q31($/;"	p	signature:( const arm_matrix_instance_q31 * pSrcA, const arm_matrix_instance_q31 * pSrcB, arm_matrix_instance_q31 * pDst)
arm_mat_scale_f32	../CMSIS/DSP_Lib/Source/MatrixFunctions/arm_mat_scale_f32.c	/^arm_status arm_mat_scale_f32($/;"	f	signature:( const arm_matrix_instance_f32 * pSrc, float32_t scale, arm_matrix_instance_f32 * pDst)
arm_mat_scale_f32	../CMSIS/Include/arm_math.h	/^  arm_status arm_mat_scale_f32($/;"	p	signature:( const arm_matrix_instance_f32 * pSrc, float32_t scale, arm_matrix_instance_f32 * pDst)
arm_mat_scale_q15	../CMSIS/DSP_Lib/Source/MatrixFunctions/arm_mat_scale_q15.c	/^arm_status arm_mat_scale_q15($/;"	f	signature:( const arm_matrix_instance_q15 * pSrc, q15_t scaleFract, int32_t shift, arm_matrix_instance_q15 * pDst)
arm_mat_scale_q15	../CMSIS/Include/arm_math.h	/^  arm_status arm_mat_scale_q15($/;"	p	signature:( const arm_matrix_instance_q15 * pSrc, q15_t scaleFract, int32_t shift, arm_matrix_instance_q15 * pDst)
arm_mat_scale_q31	../CMSIS/DSP_Lib/Source/MatrixFunctions/arm_mat_scale_q31.c	/^arm_status arm_mat_scale_q31($/;"	f	signature:( const arm_matrix_instance_q31 * pSrc, q31_t scaleFract, int32_t shift, arm_matrix_instance_q31 * pDst)
arm_mat_scale_q31	../CMSIS/Include/arm_math.h	/^  arm_status arm_mat_scale_q31($/;"	p	signature:( const arm_matrix_instance_q31 * pSrc, q31_t scaleFract, int32_t shift, arm_matrix_instance_q31 * pDst)
arm_mat_sub_f32	../CMSIS/DSP_Lib/Source/MatrixFunctions/arm_mat_sub_f32.c	/^arm_status arm_mat_sub_f32($/;"	f	signature:( const arm_matrix_instance_f32 * pSrcA, const arm_matrix_instance_f32 * pSrcB, arm_matrix_instance_f32 * pDst)
arm_mat_sub_f32	../CMSIS/Include/arm_math.h	/^  arm_status arm_mat_sub_f32($/;"	p	signature:( const arm_matrix_instance_f32 * pSrcA, const arm_matrix_instance_f32 * pSrcB, arm_matrix_instance_f32 * pDst)
arm_mat_sub_q15	../CMSIS/DSP_Lib/Source/MatrixFunctions/arm_mat_sub_q15.c	/^arm_status arm_mat_sub_q15($/;"	f	signature:( const arm_matrix_instance_q15 * pSrcA, const arm_matrix_instance_q15 * pSrcB, arm_matrix_instance_q15 * pDst)
arm_mat_sub_q15	../CMSIS/Include/arm_math.h	/^  arm_status arm_mat_sub_q15($/;"	p	signature:( const arm_matrix_instance_q15 * pSrcA, const arm_matrix_instance_q15 * pSrcB, arm_matrix_instance_q15 * pDst)
arm_mat_sub_q31	../CMSIS/DSP_Lib/Source/MatrixFunctions/arm_mat_sub_q31.c	/^arm_status arm_mat_sub_q31($/;"	f	signature:( const arm_matrix_instance_q31 * pSrcA, const arm_matrix_instance_q31 * pSrcB, arm_matrix_instance_q31 * pDst)
arm_mat_sub_q31	../CMSIS/Include/arm_math.h	/^  arm_status arm_mat_sub_q31($/;"	p	signature:( const arm_matrix_instance_q31 * pSrcA, const arm_matrix_instance_q31 * pSrcB, arm_matrix_instance_q31 * pDst)
arm_mat_trans_f32	../CMSIS/DSP_Lib/Source/MatrixFunctions/arm_mat_trans_f32.c	/^arm_status arm_mat_trans_f32($/;"	f	signature:( const arm_matrix_instance_f32 * pSrc, arm_matrix_instance_f32 * pDst)
arm_mat_trans_f32	../CMSIS/Include/arm_math.h	/^  arm_status arm_mat_trans_f32($/;"	p	signature:( const arm_matrix_instance_f32 * pSrc, arm_matrix_instance_f32 * pDst)
arm_mat_trans_q15	../CMSIS/DSP_Lib/Source/MatrixFunctions/arm_mat_trans_q15.c	/^arm_status arm_mat_trans_q15($/;"	f	signature:( const arm_matrix_instance_q15 * pSrc, arm_matrix_instance_q15 * pDst)
arm_mat_trans_q15	../CMSIS/Include/arm_math.h	/^  arm_status arm_mat_trans_q15($/;"	p	signature:( const arm_matrix_instance_q15 * pSrc, arm_matrix_instance_q15 * pDst)
arm_mat_trans_q31	../CMSIS/DSP_Lib/Source/MatrixFunctions/arm_mat_trans_q31.c	/^arm_status arm_mat_trans_q31($/;"	f	signature:( const arm_matrix_instance_q31 * pSrc, arm_matrix_instance_q31 * pDst)
arm_mat_trans_q31	../CMSIS/Include/arm_math.h	/^  arm_status arm_mat_trans_q31($/;"	p	signature:( const arm_matrix_instance_q31 * pSrc, arm_matrix_instance_q31 * pDst)
arm_matrix_instance_f32	../CMSIS/Include/arm_math.h	/^  } arm_matrix_instance_f32;$/;"	t	typeref:struct:__anon33
arm_matrix_instance_q15	../CMSIS/Include/arm_math.h	/^  } arm_matrix_instance_q15;$/;"	t	typeref:struct:__anon34
arm_matrix_instance_q31	../CMSIS/Include/arm_math.h	/^  } arm_matrix_instance_q31;$/;"	t	typeref:struct:__anon35
arm_max_f32	../CMSIS/DSP_Lib/Source/StatisticsFunctions/arm_max_f32.c	/^void arm_max_f32($/;"	f	signature:( float32_t * pSrc, uint32_t blockSize, float32_t * pResult, uint32_t * pIndex)
arm_max_f32	../CMSIS/Include/arm_math.h	/^  void arm_max_f32($/;"	p	signature:( float32_t * pSrc, uint32_t blockSize, float32_t * pResult, uint32_t * pIndex)
arm_max_q15	../CMSIS/DSP_Lib/Source/StatisticsFunctions/arm_max_q15.c	/^void arm_max_q15($/;"	f	signature:( q15_t * pSrc, uint32_t blockSize, q15_t * pResult, uint32_t * pIndex)
arm_max_q15	../CMSIS/Include/arm_math.h	/^  void arm_max_q15($/;"	p	signature:( q15_t * pSrc, uint32_t blockSize, q15_t * pResult, uint32_t * pIndex)
arm_max_q31	../CMSIS/DSP_Lib/Source/StatisticsFunctions/arm_max_q31.c	/^void arm_max_q31($/;"	f	signature:( q31_t * pSrc, uint32_t blockSize, q31_t * pResult, uint32_t * pIndex)
arm_max_q31	../CMSIS/Include/arm_math.h	/^  void arm_max_q31($/;"	p	signature:( q31_t * pSrc, uint32_t blockSize, q31_t * pResult, uint32_t * pIndex)
arm_max_q7	../CMSIS/DSP_Lib/Source/StatisticsFunctions/arm_max_q7.c	/^void arm_max_q7($/;"	f	signature:( q7_t * pSrc, uint32_t blockSize, q7_t * pResult, uint32_t * pIndex)
arm_max_q7	../CMSIS/Include/arm_math.h	/^  void arm_max_q7($/;"	p	signature:( q7_t * pSrc, uint32_t blockSize, q7_t * pResult, uint32_t * pIndex)
arm_mean_f32	../CMSIS/DSP_Lib/Source/StatisticsFunctions/arm_mean_f32.c	/^void arm_mean_f32($/;"	f	signature:( float32_t * pSrc, uint32_t blockSize, float32_t * pResult)
arm_mean_f32	../CMSIS/Include/arm_math.h	/^  void arm_mean_f32($/;"	p	signature:( float32_t * pSrc, uint32_t blockSize, float32_t * pResult)
arm_mean_q15	../CMSIS/DSP_Lib/Source/StatisticsFunctions/arm_mean_q15.c	/^void arm_mean_q15($/;"	f	signature:( q15_t * pSrc, uint32_t blockSize, q15_t * pResult)
arm_mean_q15	../CMSIS/Include/arm_math.h	/^  void arm_mean_q15($/;"	p	signature:( q15_t * pSrc, uint32_t blockSize, q15_t * pResult)
arm_mean_q31	../CMSIS/DSP_Lib/Source/StatisticsFunctions/arm_mean_q31.c	/^void arm_mean_q31($/;"	f	signature:( q31_t * pSrc, uint32_t blockSize, q31_t * pResult)
arm_mean_q31	../CMSIS/Include/arm_math.h	/^  void arm_mean_q31($/;"	p	signature:( q31_t * pSrc, uint32_t blockSize, q31_t * pResult)
arm_mean_q7	../CMSIS/DSP_Lib/Source/StatisticsFunctions/arm_mean_q7.c	/^void arm_mean_q7($/;"	f	signature:( q7_t * pSrc, uint32_t blockSize, q7_t * pResult)
arm_mean_q7	../CMSIS/Include/arm_math.h	/^  void arm_mean_q7($/;"	p	signature:( q7_t * pSrc, uint32_t blockSize, q7_t * pResult)
arm_min_f32	../CMSIS/DSP_Lib/Source/StatisticsFunctions/arm_min_f32.c	/^void arm_min_f32($/;"	f	signature:( float32_t * pSrc, uint32_t blockSize, float32_t * pResult, uint32_t * pIndex)
arm_min_f32	../CMSIS/Include/arm_math.h	/^  void arm_min_f32($/;"	p	signature:( float32_t * pSrc, uint32_t blockSize, float32_t * pResult, uint32_t * pIndex)
arm_min_q15	../CMSIS/DSP_Lib/Source/StatisticsFunctions/arm_min_q15.c	/^void arm_min_q15($/;"	f	signature:( q15_t * pSrc, uint32_t blockSize, q15_t * pResult, uint32_t * pIndex)
arm_min_q15	../CMSIS/Include/arm_math.h	/^  void arm_min_q15($/;"	p	signature:( q15_t * pSrc, uint32_t blockSize, q15_t * pResult, uint32_t * pIndex)
arm_min_q31	../CMSIS/DSP_Lib/Source/StatisticsFunctions/arm_min_q31.c	/^void arm_min_q31($/;"	f	signature:( q31_t * pSrc, uint32_t blockSize, q31_t * pResult, uint32_t * pIndex)
arm_min_q31	../CMSIS/Include/arm_math.h	/^  void arm_min_q31($/;"	p	signature:( q31_t * pSrc, uint32_t blockSize, q31_t * pResult, uint32_t * pIndex)
arm_min_q7	../CMSIS/DSP_Lib/Source/StatisticsFunctions/arm_min_q7.c	/^void arm_min_q7($/;"	f	signature:( q7_t * pSrc, uint32_t blockSize, q7_t * pResult, uint32_t * pIndex)
arm_min_q7	../CMSIS/Include/arm_math.h	/^  void arm_min_q7($/;"	p	signature:( q7_t * pSrc, uint32_t blockSize, q7_t * result, uint32_t * index)
arm_mult_f32	../CMSIS/DSP_Lib/Source/BasicMathFunctions/arm_mult_f32.c	/^void arm_mult_f32($/;"	f	signature:( float32_t * pSrcA, float32_t * pSrcB, float32_t * pDst, uint32_t blockSize)
arm_mult_f32	../CMSIS/Include/arm_math.h	/^  void arm_mult_f32($/;"	p	signature:( float32_t * pSrcA, float32_t * pSrcB, float32_t * pDst, uint32_t blockSize)
arm_mult_q15	../CMSIS/DSP_Lib/Source/BasicMathFunctions/arm_mult_q15.c	/^void arm_mult_q15($/;"	f	signature:( q15_t * pSrcA, q15_t * pSrcB, q15_t * pDst, uint32_t blockSize)
arm_mult_q15	../CMSIS/Include/arm_math.h	/^  void arm_mult_q15($/;"	p	signature:( q15_t * pSrcA, q15_t * pSrcB, q15_t * pDst, uint32_t blockSize)
arm_mult_q31	../CMSIS/DSP_Lib/Source/BasicMathFunctions/arm_mult_q31.c	/^void arm_mult_q31($/;"	f	signature:( q31_t * pSrcA, q31_t * pSrcB, q31_t * pDst, uint32_t blockSize)
arm_mult_q31	../CMSIS/Include/arm_math.h	/^  void arm_mult_q31($/;"	p	signature:( q31_t * pSrcA, q31_t * pSrcB, q31_t * pDst, uint32_t blockSize)
arm_mult_q7	../CMSIS/DSP_Lib/Source/BasicMathFunctions/arm_mult_q7.c	/^void arm_mult_q7($/;"	f	signature:( q7_t * pSrcA, q7_t * pSrcB, q7_t * pDst, uint32_t blockSize)
arm_mult_q7	../CMSIS/Include/arm_math.h	/^  void arm_mult_q7($/;"	p	signature:( q7_t * pSrcA, q7_t * pSrcB, q7_t * pDst, uint32_t blockSize)
arm_negate_f32	../CMSIS/DSP_Lib/Source/BasicMathFunctions/arm_negate_f32.c	/^void arm_negate_f32($/;"	f	signature:( float32_t * pSrc, float32_t * pDst, uint32_t blockSize)
arm_negate_f32	../CMSIS/Include/arm_math.h	/^  void arm_negate_f32($/;"	p	signature:( float32_t * pSrc, float32_t * pDst, uint32_t blockSize)
arm_negate_q15	../CMSIS/DSP_Lib/Source/BasicMathFunctions/arm_negate_q15.c	/^void arm_negate_q15($/;"	f	signature:( q15_t * pSrc, q15_t * pDst, uint32_t blockSize)
arm_negate_q15	../CMSIS/Include/arm_math.h	/^  void arm_negate_q15($/;"	p	signature:( q15_t * pSrc, q15_t * pDst, uint32_t blockSize)
arm_negate_q31	../CMSIS/DSP_Lib/Source/BasicMathFunctions/arm_negate_q31.c	/^void arm_negate_q31($/;"	f	signature:( q31_t * pSrc, q31_t * pDst, uint32_t blockSize)
arm_negate_q31	../CMSIS/Include/arm_math.h	/^  void arm_negate_q31($/;"	p	signature:( q31_t * pSrc, q31_t * pDst, uint32_t blockSize)
arm_negate_q7	../CMSIS/DSP_Lib/Source/BasicMathFunctions/arm_negate_q7.c	/^void arm_negate_q7($/;"	f	signature:( q7_t * pSrc, q7_t * pDst, uint32_t blockSize)
arm_negate_q7	../CMSIS/Include/arm_math.h	/^  void arm_negate_q7($/;"	p	signature:( q7_t * pSrc, q7_t * pDst, uint32_t blockSize)
arm_offset_f32	../CMSIS/DSP_Lib/Source/BasicMathFunctions/arm_offset_f32.c	/^void arm_offset_f32($/;"	f	signature:( float32_t * pSrc, float32_t offset, float32_t * pDst, uint32_t blockSize)
arm_offset_f32	../CMSIS/Include/arm_math.h	/^  void arm_offset_f32($/;"	p	signature:( float32_t * pSrc, float32_t offset, float32_t * pDst, uint32_t blockSize)
arm_offset_q15	../CMSIS/DSP_Lib/Source/BasicMathFunctions/arm_offset_q15.c	/^void arm_offset_q15($/;"	f	signature:( q15_t * pSrc, q15_t offset, q15_t * pDst, uint32_t blockSize)
arm_offset_q15	../CMSIS/Include/arm_math.h	/^  void arm_offset_q15($/;"	p	signature:( q15_t * pSrc, q15_t offset, q15_t * pDst, uint32_t blockSize)
arm_offset_q31	../CMSIS/DSP_Lib/Source/BasicMathFunctions/arm_offset_q31.c	/^void arm_offset_q31($/;"	f	signature:( q31_t * pSrc, q31_t offset, q31_t * pDst, uint32_t blockSize)
arm_offset_q31	../CMSIS/Include/arm_math.h	/^  void arm_offset_q31($/;"	p	signature:( q31_t * pSrc, q31_t offset, q31_t * pDst, uint32_t blockSize)
arm_offset_q7	../CMSIS/DSP_Lib/Source/BasicMathFunctions/arm_offset_q7.c	/^void arm_offset_q7($/;"	f	signature:( q7_t * pSrc, q7_t offset, q7_t * pDst, uint32_t blockSize)
arm_offset_q7	../CMSIS/Include/arm_math.h	/^  void arm_offset_q7($/;"	p	signature:( q7_t * pSrc, q7_t offset, q7_t * pDst, uint32_t blockSize)
arm_park_f32	../CMSIS/Include/arm_math.h	/^  __STATIC_INLINE void arm_park_f32($/;"	f	signature:( float32_t Ialpha, float32_t Ibeta, float32_t * pId, float32_t * pIq, float32_t sinVal, float32_t cosVal)
arm_park_q31	../CMSIS/Include/arm_math.h	/^  __STATIC_INLINE void arm_park_q31($/;"	f	signature:( q31_t Ialpha, q31_t Ibeta, q31_t * pId, q31_t * pIq, q31_t sinVal, q31_t cosVal)
arm_pid_f32	../CMSIS/Include/arm_math.h	/^  __STATIC_INLINE float32_t arm_pid_f32($/;"	f	signature:( arm_pid_instance_f32 * S, float32_t in)
arm_pid_init_f32	../CMSIS/DSP_Lib/Source/ControllerFunctions/arm_pid_init_f32.c	/^void arm_pid_init_f32($/;"	f	signature:( arm_pid_instance_f32 * S, int32_t resetStateFlag)
arm_pid_init_f32	../CMSIS/Include/arm_math.h	/^  void arm_pid_init_f32($/;"	p	signature:( arm_pid_instance_f32 * S, int32_t resetStateFlag)
arm_pid_init_q15	../CMSIS/DSP_Lib/Source/ControllerFunctions/arm_pid_init_q15.c	/^void arm_pid_init_q15($/;"	f	signature:( arm_pid_instance_q15 * S, int32_t resetStateFlag)
arm_pid_init_q15	../CMSIS/Include/arm_math.h	/^  void arm_pid_init_q15($/;"	p	signature:( arm_pid_instance_q15 * S, int32_t resetStateFlag)
arm_pid_init_q31	../CMSIS/DSP_Lib/Source/ControllerFunctions/arm_pid_init_q31.c	/^void arm_pid_init_q31($/;"	f	signature:( arm_pid_instance_q31 * S, int32_t resetStateFlag)
arm_pid_init_q31	../CMSIS/Include/arm_math.h	/^  void arm_pid_init_q31($/;"	p	signature:( arm_pid_instance_q31 * S, int32_t resetStateFlag)
arm_pid_instance_f32	../CMSIS/Include/arm_math.h	/^  } arm_pid_instance_f32;$/;"	t	typeref:struct:__anon38
arm_pid_instance_q15	../CMSIS/Include/arm_math.h	/^  } arm_pid_instance_q15;$/;"	t	typeref:struct:__anon36
arm_pid_instance_q31	../CMSIS/Include/arm_math.h	/^  } arm_pid_instance_q31;$/;"	t	typeref:struct:__anon37
arm_pid_q15	../CMSIS/Include/arm_math.h	/^  __STATIC_INLINE q15_t arm_pid_q15($/;"	f	signature:( arm_pid_instance_q15 * S, q15_t in)
arm_pid_q31	../CMSIS/Include/arm_math.h	/^  __STATIC_INLINE q31_t arm_pid_q31($/;"	f	signature:( arm_pid_instance_q31 * S, q31_t in)
arm_pid_reset_f32	../CMSIS/DSP_Lib/Source/ControllerFunctions/arm_pid_reset_f32.c	/^void arm_pid_reset_f32($/;"	f	signature:( arm_pid_instance_f32 * S)
arm_pid_reset_f32	../CMSIS/Include/arm_math.h	/^  void arm_pid_reset_f32($/;"	p	signature:( arm_pid_instance_f32 * S)
arm_pid_reset_q15	../CMSIS/DSP_Lib/Source/ControllerFunctions/arm_pid_reset_q15.c	/^void arm_pid_reset_q15($/;"	f	signature:( arm_pid_instance_q15 * S)
arm_pid_reset_q15	../CMSIS/Include/arm_math.h	/^  void arm_pid_reset_q15($/;"	p	signature:( arm_pid_instance_q15 * S)
arm_pid_reset_q31	../CMSIS/DSP_Lib/Source/ControllerFunctions/arm_pid_reset_q31.c	/^void arm_pid_reset_q31($/;"	f	signature:( arm_pid_instance_q31 * S)
arm_pid_reset_q31	../CMSIS/Include/arm_math.h	/^  void arm_pid_reset_q31($/;"	p	signature:( arm_pid_instance_q31 * S)
arm_power_f32	../CMSIS/DSP_Lib/Source/StatisticsFunctions/arm_power_f32.c	/^void arm_power_f32($/;"	f	signature:( float32_t * pSrc, uint32_t blockSize, float32_t * pResult)
arm_power_f32	../CMSIS/Include/arm_math.h	/^  void arm_power_f32($/;"	p	signature:( float32_t * pSrc, uint32_t blockSize, float32_t * pResult)
arm_power_q15	../CMSIS/DSP_Lib/Source/StatisticsFunctions/arm_power_q15.c	/^void arm_power_q15($/;"	f	signature:( q15_t * pSrc, uint32_t blockSize, q63_t * pResult)
arm_power_q15	../CMSIS/Include/arm_math.h	/^  void arm_power_q15($/;"	p	signature:( q15_t * pSrc, uint32_t blockSize, q63_t * pResult)
arm_power_q31	../CMSIS/DSP_Lib/Source/StatisticsFunctions/arm_power_q31.c	/^void arm_power_q31($/;"	f	signature:( q31_t * pSrc, uint32_t blockSize, q63_t * pResult)
arm_power_q31	../CMSIS/Include/arm_math.h	/^  void arm_power_q31($/;"	p	signature:( q31_t * pSrc, uint32_t blockSize, q63_t * pResult)
arm_power_q7	../CMSIS/DSP_Lib/Source/StatisticsFunctions/arm_power_q7.c	/^void arm_power_q7($/;"	f	signature:( q7_t * pSrc, uint32_t blockSize, q31_t * pResult)
arm_power_q7	../CMSIS/Include/arm_math.h	/^  void arm_power_q7($/;"	p	signature:( q7_t * pSrc, uint32_t blockSize, q31_t * pResult)
arm_provide_guard_bits_q15	../CMSIS/DSP_Lib/Examples/Common/Include/math_helper.h	/^void arm_provide_guard_bits_q15(q15_t *input_buf, uint32_t blockSize, uint32_t guard_bits);$/;"	p	signature:(q15_t *input_buf, uint32_t blockSize, uint32_t guard_bits)
arm_provide_guard_bits_q15	../CMSIS/DSP_Lib/Examples/Common/Source/math_helper.c	/^void arm_provide_guard_bits_q15 (q15_t * input_buf, uint32_t blockSize,$/;"	f	signature:(q15_t * input_buf, uint32_t blockSize, uint32_t guard_bits)
arm_provide_guard_bits_q31	../CMSIS/DSP_Lib/Examples/Common/Include/math_helper.h	/^void arm_provide_guard_bits_q31(q31_t *input_buf, uint32_t blockSize, uint32_t guard_bits);$/;"	p	signature:(q31_t *input_buf, uint32_t blockSize, uint32_t guard_bits)
arm_provide_guard_bits_q31	../CMSIS/DSP_Lib/Examples/Common/Source/math_helper.c	/^void arm_provide_guard_bits_q31 (q31_t * input_buf, $/;"	f	signature:(q31_t * input_buf, uint32_t blockSize, uint32_t guard_bits)
arm_provide_guard_bits_q7	../CMSIS/DSP_Lib/Examples/Common/Source/math_helper.c	/^void arm_provide_guard_bits_q7 (q7_t * input_buf, $/;"	f	signature:(q7_t * input_buf, uint32_t blockSize, uint32_t guard_bits)
arm_q15_to_float	../CMSIS/DSP_Lib/Source/SupportFunctions/arm_q15_to_float.c	/^void arm_q15_to_float($/;"	f	signature:( q15_t * pSrc, float32_t * pDst, uint32_t blockSize)
arm_q15_to_float	../CMSIS/Include/arm_math.h	/^  void arm_q15_to_float($/;"	p	signature:( q15_t * pSrc, float32_t * pDst, uint32_t blockSize)
arm_q15_to_q31	../CMSIS/DSP_Lib/Source/SupportFunctions/arm_q15_to_q31.c	/^void arm_q15_to_q31($/;"	f	signature:( q15_t * pSrc, q31_t * pDst, uint32_t blockSize)
arm_q15_to_q31	../CMSIS/Include/arm_math.h	/^  void arm_q15_to_q31($/;"	p	signature:( q15_t * pSrc, q31_t * pDst, uint32_t blockSize)
arm_q15_to_q7	../CMSIS/DSP_Lib/Source/SupportFunctions/arm_q15_to_q7.c	/^void arm_q15_to_q7($/;"	f	signature:( q15_t * pSrc, q7_t * pDst, uint32_t blockSize)
arm_q15_to_q7	../CMSIS/Include/arm_math.h	/^  void arm_q15_to_q7($/;"	p	signature:( q15_t * pSrc, q7_t * pDst, uint32_t blockSize)
arm_q31_to_float	../CMSIS/DSP_Lib/Source/SupportFunctions/arm_q31_to_float.c	/^void arm_q31_to_float($/;"	f	signature:( q31_t * pSrc, float32_t * pDst, uint32_t blockSize)
arm_q31_to_float	../CMSIS/Include/arm_math.h	/^  void arm_q31_to_float($/;"	p	signature:( q31_t * pSrc, float32_t * pDst, uint32_t blockSize)
arm_q31_to_q15	../CMSIS/DSP_Lib/Source/SupportFunctions/arm_q31_to_q15.c	/^void arm_q31_to_q15($/;"	f	signature:( q31_t * pSrc, q15_t * pDst, uint32_t blockSize)
arm_q31_to_q15	../CMSIS/Include/arm_math.h	/^  void arm_q31_to_q15($/;"	p	signature:( q31_t * pSrc, q15_t * pDst, uint32_t blockSize)
arm_q31_to_q7	../CMSIS/DSP_Lib/Source/SupportFunctions/arm_q31_to_q7.c	/^void arm_q31_to_q7($/;"	f	signature:( q31_t * pSrc, q7_t * pDst, uint32_t blockSize)
arm_q31_to_q7	../CMSIS/Include/arm_math.h	/^  void arm_q31_to_q7($/;"	p	signature:( q31_t * pSrc, q7_t * pDst, uint32_t blockSize)
arm_q7_to_float	../CMSIS/DSP_Lib/Source/SupportFunctions/arm_q7_to_float.c	/^void arm_q7_to_float($/;"	f	signature:( q7_t * pSrc, float32_t * pDst, uint32_t blockSize)
arm_q7_to_float	../CMSIS/Include/arm_math.h	/^  void arm_q7_to_float($/;"	p	signature:( q7_t * pSrc, float32_t * pDst, uint32_t blockSize)
arm_q7_to_q15	../CMSIS/DSP_Lib/Source/SupportFunctions/arm_q7_to_q15.c	/^void arm_q7_to_q15($/;"	f	signature:( q7_t * pSrc, q15_t * pDst, uint32_t blockSize)
arm_q7_to_q15	../CMSIS/Include/arm_math.h	/^  void arm_q7_to_q15($/;"	p	signature:( q7_t * pSrc, q15_t * pDst, uint32_t blockSize)
arm_q7_to_q31	../CMSIS/DSP_Lib/Source/SupportFunctions/arm_q7_to_q31.c	/^void arm_q7_to_q31($/;"	f	signature:( q7_t * pSrc, q31_t * pDst, uint32_t blockSize)
arm_q7_to_q31	../CMSIS/Include/arm_math.h	/^  void arm_q7_to_q31($/;"	p	signature:( q7_t * pSrc, q31_t * pDst, uint32_t blockSize)
arm_radix4_butterfly_f32	../CMSIS/DSP_Lib/Source/TransformFunctions/arm_cfft_radix4_f32.c	/^void arm_radix4_butterfly_f32($/;"	f	signature:( float32_t * pSrc, uint16_t fftLen, float32_t * pCoef, uint16_t twidCoefModifier)
arm_radix4_butterfly_f32	../CMSIS/Include/arm_math.h	/^  void arm_radix4_butterfly_f32($/;"	p	signature:( float32_t * pSrc, uint16_t fftLen, float32_t * pCoef, uint16_t twidCoefModifier)
arm_radix4_butterfly_inverse_f32	../CMSIS/DSP_Lib/Source/TransformFunctions/arm_cfft_radix4_f32.c	/^void arm_radix4_butterfly_inverse_f32($/;"	f	signature:( float32_t * pSrc, uint16_t fftLen, float32_t * pCoef, uint16_t twidCoefModifier, float32_t onebyfftLen)
arm_radix4_butterfly_inverse_f32	../CMSIS/Include/arm_math.h	/^  void arm_radix4_butterfly_inverse_f32($/;"	p	signature:( float32_t * pSrc, uint16_t fftLen, float32_t * pCoef, uint16_t twidCoefModifier, float32_t onebyfftLen)
arm_radix4_butterfly_inverse_q15	../CMSIS/DSP_Lib/Source/TransformFunctions/arm_cfft_radix4_q15.c	/^void arm_radix4_butterfly_inverse_q15($/;"	f	signature:( q15_t * pSrc16, uint32_t fftLen, q15_t * pCoef16, uint32_t twidCoefModifier)
arm_radix4_butterfly_inverse_q15	../CMSIS/Include/arm_math.h	/^  void arm_radix4_butterfly_inverse_q15($/;"	p	signature:( q15_t *pSrc16, uint32_t fftLen, q15_t *pCoef16, uint32_t twidCoefModifier)
arm_radix4_butterfly_inverse_q31	../CMSIS/DSP_Lib/Source/TransformFunctions/arm_cfft_radix4_q31.c	/^void arm_radix4_butterfly_inverse_q31($/;"	f	signature:( q31_t * pSrc, uint32_t fftLen, q31_t * pCoef, uint32_t twidCoefModifier)
arm_radix4_butterfly_inverse_q31	../CMSIS/Include/arm_math.h	/^  void arm_radix4_butterfly_inverse_q31($/;"	p	signature:( q31_t * pSrc, uint32_t fftLen, q31_t * pCoef, uint32_t twidCoefModifier)
arm_radix4_butterfly_q15	../CMSIS/DSP_Lib/Source/TransformFunctions/arm_cfft_radix4_q15.c	/^void arm_radix4_butterfly_q15($/;"	f	signature:( q15_t * pSrc16, uint32_t fftLen, q15_t * pCoef16, uint32_t twidCoefModifier)
arm_radix4_butterfly_q15	../CMSIS/Include/arm_math.h	/^  void arm_radix4_butterfly_q15($/;"	p	signature:( q15_t *pSrc16, uint32_t fftLen, q15_t *pCoef16, uint32_t twidCoefModifier)
arm_radix4_butterfly_q31	../CMSIS/DSP_Lib/Source/TransformFunctions/arm_cfft_radix4_q31.c	/^void arm_radix4_butterfly_q31($/;"	f	signature:( q31_t * pSrc, uint32_t fftLen, q31_t * pCoef, uint32_t twidCoefModifier)
arm_radix4_butterfly_q31	../CMSIS/Include/arm_math.h	/^  void arm_radix4_butterfly_q31($/;"	p	signature:( q31_t *pSrc, uint32_t fftLen, q31_t *pCoef, uint32_t twidCoefModifier)
arm_recip_q15	../CMSIS/Include/arm_math.h	/^  __STATIC_INLINE uint32_t arm_recip_q15($/;"	f	signature:( q15_t in, q15_t * dst, q15_t * pRecipTable)
arm_recip_q31	../CMSIS/Include/arm_math.h	/^  __STATIC_INLINE uint32_t arm_recip_q31($/;"	f	signature:( q31_t in, q31_t * dst, q31_t * pRecipTable)
arm_rfft_f32	../CMSIS/DSP_Lib/Source/TransformFunctions/arm_rfft_f32.c	/^void arm_rfft_f32($/;"	f	signature:( const arm_rfft_instance_f32 * S, float32_t * pSrc, float32_t * pDst)
arm_rfft_f32	../CMSIS/Include/arm_math.h	/^  void arm_rfft_f32($/;"	p	signature:( const arm_rfft_instance_f32 * S, float32_t * pSrc, float32_t * pDst)
arm_rfft_init_f32	../CMSIS/DSP_Lib/Source/TransformFunctions/arm_rfft_init_f32.c	/^arm_status arm_rfft_init_f32($/;"	f	signature:( arm_rfft_instance_f32 * S, arm_cfft_radix4_instance_f32 * S_CFFT, uint32_t fftLenReal, uint32_t ifftFlagR, uint32_t bitReverseFlag)
arm_rfft_init_f32	../CMSIS/Include/arm_math.h	/^  arm_status arm_rfft_init_f32($/;"	p	signature:( arm_rfft_instance_f32 * S, arm_cfft_radix4_instance_f32 * S_CFFT, uint32_t fftLenReal, uint32_t ifftFlagR, uint32_t bitReverseFlag)
arm_rfft_init_q15	../CMSIS/DSP_Lib/Source/TransformFunctions/arm_rfft_init_q15.c	/^arm_status arm_rfft_init_q15($/;"	f	signature:( arm_rfft_instance_q15 * S, arm_cfft_radix4_instance_q15 * S_CFFT, uint32_t fftLenReal, uint32_t ifftFlagR, uint32_t bitReverseFlag)
arm_rfft_init_q15	../CMSIS/Include/arm_math.h	/^  arm_status arm_rfft_init_q15($/;"	p	signature:( arm_rfft_instance_q15 * S, arm_cfft_radix4_instance_q15 * S_CFFT, uint32_t fftLenReal, uint32_t ifftFlagR, uint32_t bitReverseFlag)
arm_rfft_init_q31	../CMSIS/DSP_Lib/Source/TransformFunctions/arm_rfft_init_q31.c	/^arm_status arm_rfft_init_q31($/;"	f	signature:( arm_rfft_instance_q31 * S, arm_cfft_radix4_instance_q31 * S_CFFT, uint32_t fftLenReal, uint32_t ifftFlagR, uint32_t bitReverseFlag)
arm_rfft_init_q31	../CMSIS/Include/arm_math.h	/^  arm_status arm_rfft_init_q31($/;"	p	signature:( arm_rfft_instance_q31 * S, arm_cfft_radix4_instance_q31 * S_CFFT, uint32_t fftLenReal, uint32_t ifftFlagR, uint32_t bitReverseFlag)
arm_rfft_instance_f32	../CMSIS/Include/arm_math.h	/^  } arm_rfft_instance_f32;$/;"	t	typeref:struct:__anon49
arm_rfft_instance_q15	../CMSIS/Include/arm_math.h	/^  } arm_rfft_instance_q15;$/;"	t	typeref:struct:__anon47
arm_rfft_instance_q31	../CMSIS/Include/arm_math.h	/^  } arm_rfft_instance_q31;$/;"	t	typeref:struct:__anon48
arm_rfft_q15	../CMSIS/DSP_Lib/Source/TransformFunctions/arm_rfft_q15.c	/^void arm_rfft_q15($/;"	f	signature:( const arm_rfft_instance_q15 * S, q15_t * pSrc, q15_t * pDst)
arm_rfft_q15	../CMSIS/Include/arm_math.h	/^  void arm_rfft_q15($/;"	p	signature:( const arm_rfft_instance_q15 * S, q15_t * pSrc, q15_t * pDst)
arm_rfft_q31	../CMSIS/DSP_Lib/Source/TransformFunctions/arm_rfft_q31.c	/^void arm_rfft_q31($/;"	f	signature:( const arm_rfft_instance_q31 * S, q31_t * pSrc, q31_t * pDst)
arm_rfft_q31	../CMSIS/Include/arm_math.h	/^  void arm_rfft_q31($/;"	p	signature:( const arm_rfft_instance_q31 * S, q31_t * pSrc, q31_t * pDst)
arm_rms_f32	../CMSIS/DSP_Lib/Source/StatisticsFunctions/arm_rms_f32.c	/^void arm_rms_f32($/;"	f	signature:( float32_t * pSrc, uint32_t blockSize, float32_t * pResult)
arm_rms_f32	../CMSIS/Include/arm_math.h	/^  void arm_rms_f32($/;"	p	signature:( float32_t * pSrc, uint32_t blockSize, float32_t * pResult)
arm_rms_q15	../CMSIS/DSP_Lib/Source/StatisticsFunctions/arm_rms_q15.c	/^void arm_rms_q15($/;"	f	signature:( q15_t * pSrc, uint32_t blockSize, q15_t * pResult)
arm_rms_q15	../CMSIS/Include/arm_math.h	/^  void arm_rms_q15($/;"	p	signature:( q15_t * pSrc, uint32_t blockSize, q15_t * pResult)
arm_rms_q31	../CMSIS/DSP_Lib/Source/StatisticsFunctions/arm_rms_q31.c	/^void arm_rms_q31($/;"	f	signature:( q31_t * pSrc, uint32_t blockSize, q31_t * pResult)
arm_rms_q31	../CMSIS/Include/arm_math.h	/^  void arm_rms_q31($/;"	p	signature:( q31_t * pSrc, uint32_t blockSize, q31_t * pResult)
arm_scale_f32	../CMSIS/DSP_Lib/Source/BasicMathFunctions/arm_scale_f32.c	/^void arm_scale_f32($/;"	f	signature:( float32_t * pSrc, float32_t scale, float32_t * pDst, uint32_t blockSize)
arm_scale_f32	../CMSIS/Include/arm_math.h	/^  void arm_scale_f32($/;"	p	signature:( float32_t * pSrc, float32_t scale, float32_t * pDst, uint32_t blockSize)
arm_scale_q15	../CMSIS/DSP_Lib/Source/BasicMathFunctions/arm_scale_q15.c	/^void arm_scale_q15($/;"	f	signature:( q15_t * pSrc, q15_t scaleFract, int8_t shift, q15_t * pDst, uint32_t blockSize)
arm_scale_q15	../CMSIS/Include/arm_math.h	/^  void arm_scale_q15($/;"	p	signature:( q15_t * pSrc, q15_t scaleFract, int8_t shift, q15_t * pDst, uint32_t blockSize)
arm_scale_q31	../CMSIS/DSP_Lib/Source/BasicMathFunctions/arm_scale_q31.c	/^void arm_scale_q31($/;"	f	signature:( q31_t * pSrc, q31_t scaleFract, int8_t shift, q31_t * pDst, uint32_t blockSize)
arm_scale_q31	../CMSIS/Include/arm_math.h	/^  void arm_scale_q31($/;"	p	signature:( q31_t * pSrc, q31_t scaleFract, int8_t shift, q31_t * pDst, uint32_t blockSize)
arm_scale_q7	../CMSIS/DSP_Lib/Source/BasicMathFunctions/arm_scale_q7.c	/^void arm_scale_q7($/;"	f	signature:( q7_t * pSrc, q7_t scaleFract, int8_t shift, q7_t * pDst, uint32_t blockSize)
arm_scale_q7	../CMSIS/Include/arm_math.h	/^  void arm_scale_q7($/;"	p	signature:( q7_t * pSrc, q7_t scaleFract, int8_t shift, q7_t * pDst, uint32_t blockSize)
arm_shift_q15	../CMSIS/DSP_Lib/Source/BasicMathFunctions/arm_shift_q15.c	/^void arm_shift_q15($/;"	f	signature:( q15_t * pSrc, int8_t shiftBits, q15_t * pDst, uint32_t blockSize)
arm_shift_q15	../CMSIS/Include/arm_math.h	/^  void arm_shift_q15($/;"	p	signature:( q15_t * pSrc, int8_t shiftBits, q15_t * pDst, uint32_t blockSize)
arm_shift_q31	../CMSIS/DSP_Lib/Source/BasicMathFunctions/arm_shift_q31.c	/^void arm_shift_q31($/;"	f	signature:( q31_t * pSrc, int8_t shiftBits, q31_t * pDst, uint32_t blockSize)
arm_shift_q31	../CMSIS/Include/arm_math.h	/^  void arm_shift_q31($/;"	p	signature:( q31_t * pSrc, int8_t shiftBits, q31_t * pDst, uint32_t blockSize)
arm_shift_q7	../CMSIS/DSP_Lib/Source/BasicMathFunctions/arm_shift_q7.c	/^void arm_shift_q7($/;"	f	signature:( q7_t * pSrc, int8_t shiftBits, q7_t * pDst, uint32_t blockSize)
arm_shift_q7	../CMSIS/Include/arm_math.h	/^  void arm_shift_q7($/;"	p	signature:( q7_t * pSrc, int8_t shiftBits, q7_t * pDst, uint32_t blockSize)
arm_sin_cos_f32	../CMSIS/DSP_Lib/Source/ControllerFunctions/arm_sin_cos_f32.c	/^void arm_sin_cos_f32($/;"	f	signature:( float32_t theta, float32_t * pSinVal, float32_t * pCosVal)
arm_sin_cos_f32	../CMSIS/Include/arm_math.h	/^  void arm_sin_cos_f32($/;"	p	signature:( float32_t theta, float32_t *pSinVal, float32_t *pCcosVal)
arm_sin_cos_q31	../CMSIS/DSP_Lib/Source/ControllerFunctions/arm_sin_cos_q31.c	/^void arm_sin_cos_q31($/;"	f	signature:( q31_t theta, q31_t * pSinVal, q31_t * pCosVal)
arm_sin_cos_q31	../CMSIS/Include/arm_math.h	/^  void arm_sin_cos_q31($/;"	p	signature:( q31_t theta, q31_t *pSinVal, q31_t *pCosVal)
arm_sin_f32	../CMSIS/DSP_Lib/Source/FastMathFunctions/arm_sin_f32.c	/^float32_t arm_sin_f32($/;"	f	signature:( float32_t x)
arm_sin_f32	../CMSIS/Include/arm_math.h	/^  float32_t arm_sin_f32($/;"	p	signature:( float32_t x)
arm_sin_q15	../CMSIS/DSP_Lib/Source/FastMathFunctions/arm_sin_q15.c	/^q15_t arm_sin_q15($/;"	f	signature:( q15_t x)
arm_sin_q15	../CMSIS/Include/arm_math.h	/^  q15_t arm_sin_q15($/;"	p	signature:( q15_t x)
arm_sin_q31	../CMSIS/DSP_Lib/Source/FastMathFunctions/arm_sin_q31.c	/^q31_t arm_sin_q31($/;"	f	signature:( q31_t x)
arm_sin_q31	../CMSIS/Include/arm_math.h	/^  q31_t arm_sin_q31($/;"	p	signature:( q31_t x)
arm_snr_f32	../CMSIS/DSP_Lib/Examples/Common/Include/math_helper.h	/^float arm_snr_f32(float *pRef, float *pTest,  uint32_t buffSize);  $/;"	p	signature:(float *pRef, float *pTest, uint32_t buffSize)
arm_snr_f32	../CMSIS/DSP_Lib/Examples/Common/Source/math_helper.c	/^float arm_snr_f32(float *pRef, float *pTest, uint32_t buffSize)$/;"	f	signature:(float *pRef, float *pTest, uint32_t buffSize)
arm_split_rfft_f32	../CMSIS/DSP_Lib/Source/TransformFunctions/arm_rfft_f32.c	/^void arm_split_rfft_f32($/;"	f	signature:( float32_t * pSrc, uint32_t fftLen, float32_t * pATable, float32_t * pBTable, float32_t * pDst, uint32_t modifier)
arm_split_rfft_f32	../CMSIS/DSP_Lib/Source/TransformFunctions/arm_rfft_f32.c	/^void arm_split_rfft_f32($/;"	p	file:	signature:( float32_t * pSrc, uint32_t fftLen, float32_t * pATable, float32_t * pBTable, float32_t * pDst, uint32_t modifier)
arm_split_rfft_q15	../CMSIS/DSP_Lib/Source/TransformFunctions/arm_rfft_q15.c	/^void arm_split_rfft_q15($/;"	f	signature:( q15_t * pSrc, uint32_t fftLen, q15_t * pATable, q15_t * pBTable, q15_t * pDst, uint32_t modifier)
arm_split_rfft_q15	../CMSIS/DSP_Lib/Source/TransformFunctions/arm_rfft_q15.c	/^void arm_split_rfft_q15($/;"	p	file:	signature:( q15_t * pSrc, uint32_t fftLen, q15_t * pATable, q15_t * pBTable, q15_t * pDst, uint32_t modifier)
arm_split_rfft_q31	../CMSIS/DSP_Lib/Source/TransformFunctions/arm_rfft_q31.c	/^void arm_split_rfft_q31($/;"	f	signature:( q31_t * pSrc, uint32_t fftLen, q31_t * pATable, q31_t * pBTable, q31_t * pDst, uint32_t modifier)
arm_split_rfft_q31	../CMSIS/DSP_Lib/Source/TransformFunctions/arm_rfft_q31.c	/^void arm_split_rfft_q31($/;"	p	file:	signature:( q31_t * pSrc, uint32_t fftLen, q31_t * pATable, q31_t * pBTable, q31_t * pDst, uint32_t modifier)
arm_split_rifft_f32	../CMSIS/DSP_Lib/Source/TransformFunctions/arm_rfft_f32.c	/^void arm_split_rifft_f32($/;"	f	signature:( float32_t * pSrc, uint32_t fftLen, float32_t * pATable, float32_t * pBTable, float32_t * pDst, uint32_t modifier)
arm_split_rifft_f32	../CMSIS/DSP_Lib/Source/TransformFunctions/arm_rfft_f32.c	/^void arm_split_rifft_f32($/;"	p	file:	signature:( float32_t * pSrc, uint32_t fftLen, float32_t * pATable, float32_t * pBTable, float32_t * pDst, uint32_t modifier)
arm_split_rifft_q15	../CMSIS/DSP_Lib/Source/TransformFunctions/arm_rfft_q15.c	/^void arm_split_rifft_q15($/;"	f	signature:( q15_t * pSrc, uint32_t fftLen, q15_t * pATable, q15_t * pBTable, q15_t * pDst, uint32_t modifier)
arm_split_rifft_q15	../CMSIS/DSP_Lib/Source/TransformFunctions/arm_rfft_q15.c	/^void arm_split_rifft_q15($/;"	p	file:	signature:( q15_t * pSrc, uint32_t fftLen, q15_t * pATable, q15_t * pBTable, q15_t * pDst, uint32_t modifier)
arm_split_rifft_q31	../CMSIS/DSP_Lib/Source/TransformFunctions/arm_rfft_q31.c	/^void arm_split_rifft_q31($/;"	f	signature:( q31_t * pSrc, uint32_t fftLen, q31_t * pATable, q31_t * pBTable, q31_t * pDst, uint32_t modifier)
arm_split_rifft_q31	../CMSIS/DSP_Lib/Source/TransformFunctions/arm_rfft_q31.c	/^void arm_split_rifft_q31($/;"	p	file:	signature:( q31_t * pSrc, uint32_t fftLen, q31_t * pATable, q31_t * pBTable, q31_t * pDst, uint32_t modifier)
arm_sqrt_f32	../CMSIS/Include/arm_math.h	/^  __STATIC_INLINE arm_status  arm_sqrt_f32($/;"	f	signature:( float32_t in, float32_t *pOut)
arm_sqrt_q15	../CMSIS/DSP_Lib/Source/FastMathFunctions/arm_sqrt_q15.c	/^arm_status arm_sqrt_q15($/;"	f	signature:( q15_t in, q15_t * pOut)
arm_sqrt_q15	../CMSIS/Include/arm_math.h	/^  arm_status arm_sqrt_q15($/;"	p	signature:( q15_t in, q15_t *pOut)
arm_sqrt_q31	../CMSIS/DSP_Lib/Source/FastMathFunctions/arm_sqrt_q31.c	/^arm_status arm_sqrt_q31($/;"	f	signature:( q31_t in, q31_t * pOut)
arm_sqrt_q31	../CMSIS/Include/arm_math.h	/^  arm_status arm_sqrt_q31($/;"	p	signature:( q31_t in, q31_t *pOut)
arm_status	../CMSIS/Include/arm_math.h	/^    } arm_status;$/;"	t	typeref:enum:__anon25
arm_std_f32	../CMSIS/DSP_Lib/Source/StatisticsFunctions/arm_std_f32.c	/^void arm_std_f32($/;"	f	signature:( float32_t * pSrc, uint32_t blockSize, float32_t * pResult)
arm_std_f32	../CMSIS/Include/arm_math.h	/^  void arm_std_f32($/;"	p	signature:( float32_t * pSrc, uint32_t blockSize, float32_t * pResult)
arm_std_q15	../CMSIS/DSP_Lib/Source/StatisticsFunctions/arm_std_q15.c	/^void arm_std_q15($/;"	f	signature:( q15_t * pSrc, uint32_t blockSize, q15_t * pResult)
arm_std_q15	../CMSIS/Include/arm_math.h	/^  void arm_std_q15($/;"	p	signature:( q15_t * pSrc, uint32_t blockSize, q15_t * pResult)
arm_std_q31	../CMSIS/DSP_Lib/Source/StatisticsFunctions/arm_std_q31.c	/^void arm_std_q31($/;"	f	signature:( q31_t * pSrc, uint32_t blockSize, q31_t * pResult)
arm_std_q31	../CMSIS/Include/arm_math.h	/^  void arm_std_q31($/;"	p	signature:( q31_t * pSrc, uint32_t blockSize, q31_t * pResult)
arm_sub_f32	../CMSIS/DSP_Lib/Source/BasicMathFunctions/arm_sub_f32.c	/^void arm_sub_f32($/;"	f	signature:( float32_t * pSrcA, float32_t * pSrcB, float32_t * pDst, uint32_t blockSize)
arm_sub_f32	../CMSIS/Include/arm_math.h	/^  void arm_sub_f32($/;"	p	signature:( float32_t * pSrcA, float32_t * pSrcB, float32_t * pDst, uint32_t blockSize)
arm_sub_q15	../CMSIS/DSP_Lib/Source/BasicMathFunctions/arm_sub_q15.c	/^void arm_sub_q15($/;"	f	signature:( q15_t * pSrcA, q15_t * pSrcB, q15_t * pDst, uint32_t blockSize)
arm_sub_q15	../CMSIS/Include/arm_math.h	/^  void arm_sub_q15($/;"	p	signature:( q15_t * pSrcA, q15_t * pSrcB, q15_t * pDst, uint32_t blockSize)
arm_sub_q31	../CMSIS/DSP_Lib/Source/BasicMathFunctions/arm_sub_q31.c	/^void arm_sub_q31($/;"	f	signature:( q31_t * pSrcA, q31_t * pSrcB, q31_t * pDst, uint32_t blockSize)
arm_sub_q31	../CMSIS/Include/arm_math.h	/^  void arm_sub_q31($/;"	p	signature:( q31_t * pSrcA, q31_t * pSrcB, q31_t * pDst, uint32_t blockSize)
arm_sub_q7	../CMSIS/DSP_Lib/Source/BasicMathFunctions/arm_sub_q7.c	/^void arm_sub_q7($/;"	f	signature:( q7_t * pSrcA, q7_t * pSrcB, q7_t * pDst, uint32_t blockSize)
arm_sub_q7	../CMSIS/Include/arm_math.h	/^  void arm_sub_q7($/;"	p	signature:( q7_t * pSrcA, q7_t * pSrcB, q7_t * pDst, uint32_t blockSize)
arm_var_f32	../CMSIS/DSP_Lib/Source/StatisticsFunctions/arm_var_f32.c	/^void arm_var_f32($/;"	f	signature:( float32_t * pSrc, uint32_t blockSize, float32_t * pResult)
arm_var_f32	../CMSIS/Include/arm_math.h	/^  void arm_var_f32($/;"	p	signature:( float32_t * pSrc, uint32_t blockSize, float32_t * pResult)
arm_var_q15	../CMSIS/DSP_Lib/Source/StatisticsFunctions/arm_var_q15.c	/^void arm_var_q15($/;"	f	signature:( q15_t * pSrc, uint32_t blockSize, q31_t * pResult)
arm_var_q15	../CMSIS/Include/arm_math.h	/^  void arm_var_q15($/;"	p	signature:( q15_t * pSrc, uint32_t blockSize, q31_t * pResult)
arm_var_q31	../CMSIS/DSP_Lib/Source/StatisticsFunctions/arm_var_q31.c	/^void arm_var_q31($/;"	f	signature:( q31_t * pSrc, uint32_t blockSize, q63_t * pResult)
arm_var_q31	../CMSIS/Include/arm_math.h	/^  void arm_var_q31($/;"	p	signature:( q31_t * pSrc, uint32_t blockSize, q63_t * pResult)
assert_failed	../QP_BOOM/main.h	/^void assert_failed(uint8_t* file, uint32_t line);$/;"	p	signature:(uint8_t* file, uint32_t line)
assert_failed	../QP_TEST/main.h	/^void assert_failed(uint8_t* file, uint32_t line);$/;"	p	signature:(uint8_t* file, uint32_t line)
assert_failed	../i2s/main.h	/^void assert_failed(uint8_t* file, uint32_t line);$/;"	p	signature:(uint8_t* file, uint32_t line)
assert_failed	../i2s/stm32f37x_conf.h	/^  void assert_failed(uint8_t* file, uint32_t line);$/;"	p	signature:(uint8_t* file, uint32_t line)
assert_failed	../i2s_master/main.h	/^void assert_failed(uint8_t* file, uint32_t line);$/;"	p	signature:(uint8_t* file, uint32_t line)
assert_failed	../i2s_master/stm32f37x_conf.h	/^  void assert_failed(uint8_t* file, uint32_t line);$/;"	p	signature:(uint8_t* file, uint32_t line)
assert_failed	../inc/stm32f37x_conf.h	/^  void assert_failed(uint8_t* file, uint32_t line);$/;"	p	signature:(uint8_t* file, uint32_t line)
assert_failed	../tim_adc/main.h	/^void assert_failed(uint8_t* file, uint32_t line);$/;"	p	signature:(uint8_t* file, uint32_t line)
assert_failed	../tim_adc/stm32f37x_conf.h	/^  void assert_failed(uint8_t* file, uint32_t line);$/;"	p	signature:(uint8_t* file, uint32_t line)
assert_param	../i2s/stm32f37x_conf.h	74;"	d
assert_param	../i2s/stm32f37x_conf.h	78;"	d
assert_param	../i2s_master/stm32f37x_conf.h	74;"	d
assert_param	../i2s_master/stm32f37x_conf.h	78;"	d
assert_param	../inc/stm32f37x_conf.h	74;"	d
assert_param	../inc/stm32f37x_conf.h	78;"	d
assert_param	../tim_adc/stm32f37x_conf.h	74;"	d
assert_param	../tim_adc/stm32f37x_conf.h	78;"	d
b	../CMSIS/Include/core_cm0.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon127	typeref:struct:__anon127::__anon128	access:public
b	../CMSIS/Include/core_cm0.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon129	typeref:struct:__anon129::__anon130	access:public
b	../CMSIS/Include/core_cm0.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon131	typeref:struct:__anon131::__anon132	access:public
b	../CMSIS/Include/core_cm0.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon133	typeref:struct:__anon133::__anon134	access:public
b	../CMSIS/Include/core_cm3.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon11	typeref:struct:__anon11::__anon12	access:public
b	../CMSIS/Include/core_cm3.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon13	typeref:struct:__anon13::__anon14	access:public
b	../CMSIS/Include/core_cm3.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon7	typeref:struct:__anon7::__anon8	access:public
b	../CMSIS/Include/core_cm3.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon9	typeref:struct:__anon9::__anon10	access:public
b	../CMSIS/Include/core_cm4.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon77	typeref:struct:__anon77::__anon78	access:public
b	../CMSIS/Include/core_cm4.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon79	typeref:struct:__anon79::__anon80	access:public
b	../CMSIS/Include/core_cm4.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon81	typeref:struct:__anon81::__anon82	access:public
b	../CMSIS/Include/core_cm4.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon83	typeref:struct:__anon83::__anon84	access:public
b	../CMSIS/Include/core_sc000.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon100	typeref:struct:__anon100::__anon101	access:public
b	../CMSIS/Include/core_sc000.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon102	typeref:struct:__anon102::__anon103	access:public
b	../CMSIS/Include/core_sc000.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon96	typeref:struct:__anon96::__anon97	access:public
b	../CMSIS/Include/core_sc000.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon98	typeref:struct:__anon98::__anon99	access:public
b	../CMSIS/Include/core_sc300.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon109	typeref:struct:__anon109::__anon110	access:public
b	../CMSIS/Include/core_sc300.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon111	typeref:struct:__anon111::__anon112	access:public
b	../CMSIS/Include/core_sc300.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon113	typeref:struct:__anon113::__anon114	access:public
b	../CMSIS/Include/core_sc300.h	/^  } b;                                   \/*!< Structure used for bit  access                  *\/$/;"	m	union:__anon115	typeref:struct:__anon115::__anon116	access:public
biquadStateBand1Q31	../CMSIS/DSP_Lib/Examples/arm_graphic_equalizer_example/arm_graphic_equalizer_example_q31.c	/^static q63_t biquadStateBand1Q31[4 * 2];   $/;"	v	file:
biquadStateBand2Q31	../CMSIS/DSP_Lib/Examples/arm_graphic_equalizer_example/arm_graphic_equalizer_example_q31.c	/^static q63_t biquadStateBand2Q31[4 * 2];   $/;"	v	file:
biquadStateBand3Q31	../CMSIS/DSP_Lib/Examples/arm_graphic_equalizer_example/arm_graphic_equalizer_example_q31.c	/^static q31_t biquadStateBand3Q31[4 * 2];   $/;"	v	file:
biquadStateBand4Q31	../CMSIS/DSP_Lib/Examples/arm_graphic_equalizer_example/arm_graphic_equalizer_example_q31.c	/^static q31_t biquadStateBand4Q31[4 * 2];   $/;"	v	file:
biquadStateBand5Q31	../CMSIS/DSP_Lib/Examples/arm_graphic_equalizer_example/arm_graphic_equalizer_example_q31.c	/^static q31_t biquadStateBand5Q31[4 * 2];   $/;"	v	file:
bitRevFactor	../CMSIS/Include/arm_math.h	/^    uint16_t     bitRevFactor;         \/**< bit reversal modifier that supports different size FFTs with the same bit reversal table. *\/$/;"	m	struct:__anon46	access:public
bitRevFactor	../CMSIS/Include/arm_math.h	/^    uint16_t    bitRevFactor;        \/**< bit reversal modifier that supports different size FFTs with the same bit reversal table. *\/$/;"	m	struct:__anon45	access:public
bitRevFactor	../CMSIS/Include/arm_math.h	/^    uint16_t  bitRevFactor;          \/**< bit reversal modifier that supports different size FFTs with the same bit reversal table. *\/$/;"	m	struct:__anon44	access:public
bitReverseFlag	../CMSIS/Include/arm_math.h	/^    uint8_t      bitReverseFlag;       \/**< flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output. *\/$/;"	m	struct:__anon46	access:public
bitReverseFlag	../CMSIS/Include/arm_math.h	/^    uint8_t     bitReverseFlag;      \/**< flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output. *\/$/;"	m	struct:__anon45	access:public
bitReverseFlag	../CMSIS/Include/arm_math.h	/^    uint8_t   bitReverseFlag;        \/**< flag that enables (bitReverseFlag=1) or disables (bitReverseFlag=0) bit reversal of output. *\/$/;"	m	struct:__anon44	access:public
bitReverseFlagR	../CMSIS/Include/arm_math.h	/^	uint8_t  bitReverseFlagR;                   \/**< flag that enables (bitReverseFlagR=1) or disables (bitReverseFlagR=0) bit reversal of output. *\/$/;"	m	struct:__anon48	access:public
bitReverseFlagR	../CMSIS/Include/arm_math.h	/^	uint8_t  bitReverseFlagR;                 \/**< flag that enables (bitReverseFlagR=1) or disables (bitReverseFlagR=0) bit reversal of output. *\/$/;"	m	struct:__anon47	access:public
bitReverseFlagR	../CMSIS/Include/arm_math.h	/^    uint8_t   bitReverseFlagR;                  \/**< flag that enables (bitReverseFlagR=1) or disables (bitReverseFlagR=0) bit reversal of output. *\/$/;"	m	struct:__anon49	access:public
bits	../inc/qf.h	/^    uint8_t bits[((QF_MAX_ACTIVE - 1) \/ 8) + 1];$/;"	m	struct:QSubscrListTag	access:public
bits	../inc/qpset.h	/^    uint8_t volatile bits;    \/**< bitmask representing elements of the set *\/$/;"	m	struct:QPSet8Tag	access:public
bits	../inc/qpset.h	/^    uint8_t volatile bits[8];$/;"	m	struct:QPSet64Tag	access:public
blockSize	../CMSIS/DSP_Lib/Examples/arm_fir_example/arm_fir_example_f32.c	/^uint32_t blockSize = BLOCK_SIZE; $/;"	v
blockSize	../CMSIS/DSP_Lib/Examples/arm_sin_cos_example/arm_sin_cos_example_f32.c	/^uint32_t blockSize = 32; $/;"	v
blockSize	../CMSIS/DSP_Lib/Examples/arm_variance_example/arm_variance_example_f32.c	/^uint32_t blockSize = 32;$/;"	v
blockSize	../inc/qmpool.h	/^    QMPoolSize blockSize;$/;"	m	struct:QMPoolTag	access:public
buf	../inc/qs.h	/^    uint8_t *buf;              \/**< pointer to the start of the ring buffer *\/$/;"	m	struct:QSPrivTag	access:public
bytes	../inc/qpset.h	/^    uint8_t volatile bytes;$/;"	m	struct:QPSet64Tag	access:public
char_t	../inc/qevt.h	/^typedef char char_t;$/;"	t
chksum	../inc/qs.h	/^    uint8_t  chksum;                \/**< the checksum of the current record *\/$/;"	m	struct:QSPrivTag	access:public
clip_q31_to_q15	../CMSIS/Include/arm_math.h	/^  __STATIC_INLINE q15_t clip_q31_to_q15($/;"	f	signature:( q31_t x)
clip_q31_to_q7	../CMSIS/Include/arm_math.h	/^  __STATIC_INLINE q7_t clip_q31_to_q7($/;"	f	signature:( q31_t x)
clip_q63_to_q15	../CMSIS/Include/arm_math.h	/^  __STATIC_INLINE q15_t clip_q63_to_q15($/;"	f	signature:( q63_t x)
clip_q63_to_q31	../CMSIS/Include/arm_math.h	/^  __STATIC_INLINE q31_t clip_q63_to_q31($/;"	f	signature:( q63_t x)
code	../QP_BOOM/main.c	/^    uint8_t code;$/;"	m	struct:MyAOTag	file:	access:public
coeffTable	../CMSIS/DSP_Lib/Examples/arm_graphic_equalizer_example/arm_graphic_equalizer_example_q31.c	/^const q31_t coeffTable[950] = {$/;"	v
convertToId	../CMSIS/Documentation/Core/html/search/search.js	/^function convertToId(search)$/;"	f
convertToId	../CMSIS/Documentation/DSP/html/search/search.js	/^function convertToId(search)$/;"	f
convertToId	../CMSIS/Documentation/General/html/search/search.js	/^function convertToId(search)$/;"	f
convertToId	../CMSIS/Documentation/RTOS/html/search/search.js	/^function convertToId(search)$/;"	f
cookie_namespace	../CMSIS/Documentation/Core/html/resize.js	/^var cookie_namespace = 'doxygen'; $/;"	v
cookie_namespace	../CMSIS/Documentation/DSP/html/resize.js	/^var cookie_namespace = 'doxygen'; $/;"	v
cookie_namespace	../CMSIS/Documentation/General/html/resize.js	/^var cookie_namespace = 'doxygen'; $/;"	v
cookie_namespace	../CMSIS/Documentation/RTOS/html/resize.js	/^var cookie_namespace = 'doxygen'; $/;"	v
cookie_namespace	../CMSIS/Documentation/SVD/html/resize.js	/^var cookie_namespace = 'doxygen'; $/;"	v
cosOutput	../CMSIS/DSP_Lib/Examples/arm_sin_cos_example/arm_sin_cos_example_f32.c	/^float32_t  cosOutput;  $/;"	v
cosSquareOutput	../CMSIS/DSP_Lib/Examples/arm_sin_cos_example/arm_sin_cos_example_f32.c	/^float32_t  cosSquareOutput;  $/;"	v
cosTable	../CMSIS/DSP_Lib/Source/ControllerFunctions/arm_sin_cos_f32.c	/^static const float32_t cosTable[360] = {$/;"	v	file:
cosTable	../CMSIS/DSP_Lib/Source/FastMathFunctions/arm_cos_f32.c	/^static const float32_t cosTable[259] = {$/;"	v	file:
cosTableQ15	../CMSIS/DSP_Lib/Source/FastMathFunctions/arm_cos_q15.c	/^static const q15_t cosTableQ15[259] = {$/;"	v	file:
cosTableQ31	../CMSIS/DSP_Lib/Source/ControllerFunctions/arm_sin_cos_q31.c	/^static const int32_t cosTableQ31[360] = {$/;"	v	file:
cosTableQ31	../CMSIS/DSP_Lib/Source/FastMathFunctions/arm_cos_q31.c	/^static const q31_t cosTableQ31[259] = {$/;"	v	file:
cos_factorsQ15_128	../CMSIS/DSP_Lib/Source/TransformFunctions/arm_dct4_init_q15.c	/^static const q15_t cos_factorsQ15_128[128] = {$/;"	v	file:
cos_factorsQ15_2048	../CMSIS/DSP_Lib/Source/TransformFunctions/arm_dct4_init_q15.c	/^static const q15_t cos_factorsQ15_2048[2048] = {$/;"	v	file:
cos_factorsQ15_512	../CMSIS/DSP_Lib/Source/TransformFunctions/arm_dct4_init_q15.c	/^static const q15_t cos_factorsQ15_512[512] = {$/;"	v	file:
cos_factorsQ31_128	../CMSIS/DSP_Lib/Source/TransformFunctions/arm_dct4_init_q31.c	/^static const q31_t cos_factorsQ31_128[128] = {$/;"	v	file:
cos_factorsQ31_2048	../CMSIS/DSP_Lib/Source/TransformFunctions/arm_dct4_init_q31.c	/^static const q31_t cos_factorsQ31_2048[2048] = {$/;"	v	file:
cos_factorsQ31_512	../CMSIS/DSP_Lib/Source/TransformFunctions/arm_dct4_init_q31.c	/^static const q31_t cos_factorsQ31_512[512] = {$/;"	v	file:
cos_factors_128	../CMSIS/DSP_Lib/Source/TransformFunctions/arm_dct4_init_f32.c	/^static const float32_t cos_factors_128[128] = {$/;"	v	file:
cos_factors_2048	../CMSIS/DSP_Lib/Source/TransformFunctions/arm_dct4_init_f32.c	/^static const float32_t cos_factors_2048[2048] = {$/;"	v	file:
cos_factors_512	../CMSIS/DSP_Lib/Source/TransformFunctions/arm_dct4_init_f32.c	/^static const float32_t cos_factors_512[512] = {$/;"	v	file:
counter	../i2s_master/stm32f37x_it.c	/^static uint8_t counter = 0;$/;"	v	file:
createIndent	../CMSIS/Documentation/Core/html/navtree.js	/^function createIndent(o,domNode,node,level)$/;"	f
createIndent	../CMSIS/Documentation/DSP/html/navtree.js	/^function createIndent(o,domNode,node,level)$/;"	f
createIndent	../CMSIS/Documentation/General/html/navtree.js	/^function createIndent(o,domNode,node,level)$/;"	f
createIndent	../CMSIS/Documentation/RTOS/html/navtree.js	/^function createIndent(o,domNode,node,level)$/;"	f
createIndent	../CMSIS/Documentation/SVD/html/navtree.js	/^function createIndent(o,domNode,node,level)$/;"	f
critNest	../inc/qs.h	/^    uint8_t   critNest;                 \/**< critical section nesting level *\/$/;"	m	struct:QSPrivTag	access:public
ctr	../inc/qf.h	/^    QTimeEvtCtr volatile ctr;$/;"	m	struct:QTimeEvtTag	access:public
dac_config	../tim_adc/tim.h	/^void dac_config(void);$/;"	p	signature:(void)
def	../CMSIS/RTOS/cmsis_os.h	/^  } def;                               \/\/\/< event definition$/;"	m	struct:__anon4	typeref:union:__anon4::__anon6	access:public
define-members	../CMSIS/Documentation/RTOS/html/group___c_m_s_i_s___r_t_o_s___kernel_ctrl.html	/^<tr><td colspan="2"><h2><a name="define-members"><\/a>$/;"	a
define-members	../CMSIS/Documentation/RTOS/html/group___c_m_s_i_s___r_t_o_s___mail.html	/^<tr><td colspan="2"><h2><a name="define-members"><\/a>$/;"	a
define-members	../CMSIS/Documentation/RTOS/html/group___c_m_s_i_s___r_t_o_s___message.html	/^<tr><td colspan="2"><h2><a name="define-members"><\/a>$/;"	a
define-members	../CMSIS/Documentation/RTOS/html/group___c_m_s_i_s___r_t_o_s___mutex_mgmt.html	/^<tr><td colspan="2"><h2><a name="define-members"><\/a>$/;"	a
define-members	../CMSIS/Documentation/RTOS/html/group___c_m_s_i_s___r_t_o_s___pool_mgmt.html	/^<tr><td colspan="2"><h2><a name="define-members"><\/a>$/;"	a
define-members	../CMSIS/Documentation/RTOS/html/group___c_m_s_i_s___r_t_o_s___semaphore_mgmt.html	/^<tr><td colspan="2"><h2><a name="define-members"><\/a>$/;"	a
define-members	../CMSIS/Documentation/RTOS/html/group___c_m_s_i_s___r_t_o_s___signal_mgmt.html	/^<tr><td colspan="2"><h2><a name="define-members"><\/a>$/;"	a
define-members	../CMSIS/Documentation/RTOS/html/group___c_m_s_i_s___r_t_o_s___thread_mgmt.html	/^<tr><td colspan="2"><h2><a name="define-members"><\/a>$/;"	a
define-members	../CMSIS/Documentation/RTOS/html/group___c_m_s_i_s___r_t_o_s___timer_mgmt.html	/^<tr><td colspan="2"><h2><a name="define-members"><\/a>$/;"	a
define-members	../CMSIS/Documentation/RTOS/html/group___c_m_s_i_s___r_t_o_s___wait.html	/^<tr><td colspan="2"><h2><a name="define-members"><\/a>$/;"	a
defuse	../QP_BOOM/main.c	/^    uint8_t defuse;$/;"	m	struct:MyAOTag	file:	access:public
delay_us	../i2s/adc.c	/^void delay_us(uint32_t Nus)$/;"	f	signature:(uint32_t Nus)
details	../CMSIS/Documentation/Core/html/group___core___register__gr.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/Core/html/group___i_t_m___debug__gr.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/Core/html/group___n_v_i_c__gr.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/Core/html/group___sys_tick__gr.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/Core/html/group__intrinsic___c_p_u__gr.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/Core/html/group__intrinsic___s_i_m_d__gr.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/Core/html/group__system__init__gr.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/DSP/html/group___basic_abs.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/DSP/html/group___basic_add.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/DSP/html/group___basic_mult.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/DSP/html/group___basic_sub.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/DSP/html/group___bilinear_interpolate.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/DSP/html/group___biquad_cascade_d_f1.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/DSP/html/group___biquad_cascade_d_f1__32x64.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/DSP/html/group___biquad_cascade_d_f2_t.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/DSP/html/group___c_f_f_t___c_i_f_f_t.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/DSP/html/group___cmplx_by_cmplx_mult.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/DSP/html/group___cmplx_by_real_mult.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/DSP/html/group___conv.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/DSP/html/group___corr.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/DSP/html/group___d_c_t4___i_d_c_t4.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/DSP/html/group___f_i_r.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/DSP/html/group___f_i_r___interpolate.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/DSP/html/group___f_i_r___lattice.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/DSP/html/group___f_i_r___sparse.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/DSP/html/group___f_i_r__decimate.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/DSP/html/group___fill.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/DSP/html/group___i_i_r___lattice.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/DSP/html/group___l_m_s.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/DSP/html/group___l_m_s___n_o_r_m.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/DSP/html/group___linear_interpolate.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/DSP/html/group___matrix_add.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/DSP/html/group___matrix_init.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/DSP/html/group___matrix_inv.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/DSP/html/group___matrix_mult.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/DSP/html/group___matrix_scale.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/DSP/html/group___matrix_sub.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/DSP/html/group___matrix_trans.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/DSP/html/group___max.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/DSP/html/group___min.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/DSP/html/group___p_i_d.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/DSP/html/group___partial_conv.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/DSP/html/group___r_f_f_t___r_i_f_f_t.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/DSP/html/group___r_m_s.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/DSP/html/group___s_q_r_t.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/DSP/html/group___s_t_d.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/DSP/html/group___sin_cos.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/DSP/html/group__clarke.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/DSP/html/group__cmplx__conj.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/DSP/html/group__cmplx__dot__prod.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/DSP/html/group__cmplx__mag.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/DSP/html/group__cmplx__mag__squared.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/DSP/html/group__copy.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/DSP/html/group__cos.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/DSP/html/group__dot__prod.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/DSP/html/group__group_cmplx_math.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/DSP/html/group__group_fast_math.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/DSP/html/group__group_interpolation.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/DSP/html/group__group_matrix.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/DSP/html/group__inv__clarke.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/DSP/html/group__inv__park.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/DSP/html/group__mean.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/DSP/html/group__negate.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/DSP/html/group__offset.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/DSP/html/group__park.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/DSP/html/group__power.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/DSP/html/group__scale.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/DSP/html/group__shift.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/DSP/html/group__sin.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/DSP/html/group__variance.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/DSP/html/structarm__biquad__cas__df1__32x64__ins__q31.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/DSP/html/structarm__biquad__casd__df1__inst__q31.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/DSP/html/structarm__cfft__radix4__instance__f32.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/DSP/html/structarm__fir__instance__f32.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/DSP/html/structarm__linear__interp__instance__f32.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/DSP/html/structarm__lms__norm__instance__f32.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/DSP/html/structarm__matrix__instance__f32.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/RTOS/html/group___c_m_s_i_s___r_t_o_s.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/RTOS/html/group___c_m_s_i_s___r_t_o_s___definitions.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/RTOS/html/group___c_m_s_i_s___r_t_o_s___kernel_ctrl.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/RTOS/html/group___c_m_s_i_s___r_t_o_s___mail.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/RTOS/html/group___c_m_s_i_s___r_t_o_s___message.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/RTOS/html/group___c_m_s_i_s___r_t_o_s___mutex_mgmt.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/RTOS/html/group___c_m_s_i_s___r_t_o_s___pool_mgmt.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/RTOS/html/group___c_m_s_i_s___r_t_o_s___semaphore_mgmt.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/RTOS/html/group___c_m_s_i_s___r_t_o_s___signal_mgmt.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/RTOS/html/group___c_m_s_i_s___r_t_o_s___status.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/RTOS/html/group___c_m_s_i_s___r_t_o_s___thread_mgmt.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/RTOS/html/group___c_m_s_i_s___r_t_o_s___timer_mgmt.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/RTOS/html/group___c_m_s_i_s___r_t_o_s___wait.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/RTOS/html/structos_mail_q_def__t.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/RTOS/html/structos_message_q_def__t.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/RTOS/html/structos_mutex_def__t.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/RTOS/html/structos_pool_def__t.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/RTOS/html/structos_semaphore_def__t.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/RTOS/html/structos_thread_def__t.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/RTOS/html/structos_timer_def__t.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
details	../CMSIS/Documentation/SVD/html/group__svd___format__gr.html	/^<hr\/><a name="details" id="details"><\/a><h2>Description<\/h2>$/;"	a
dispatch	../inc/qep.h	/^    void (*dispatch)(QMsm * const me, QEvt const * const e);$/;"	m	struct:QMsmVtblTag	access:public
doBitReverse	../CMSIS/DSP_Lib/Examples/arm_fft_bin_example/arm_fft_bin_example_f32.c	/^uint32_t doBitReverse = 1; $/;"	v
dummy	../CMSIS/RTOS/cmsis_os.h	/^  uint32_t                   dummy;    \/\/\/< dummy value.$/;"	m	struct:os_mutex_def	access:public
dummy	../CMSIS/RTOS/cmsis_os.h	/^  uint32_t                   dummy;    \/\/\/< dummy value.$/;"	m	struct:os_semaphore_def	access:public
e	../CMSIS/Documentation/Core/html/jquery.js	/^(function(){var l=this,g,y=l.jQuery,p=l.$,o=l.jQuery=l.$=function(E,F){return new o.fn.init(E,F)},D=\/^[^<]*(<(.|\\s)+>)[^>]*$|^#([\\w-]+)$\/,f=\/^.[^:#\\[\\.,]*$\/;o.fn=o.prototype={init:function(E,H){E=E||document;if(E.nodeType){this[0]=E;this.length=1;this.context=E;return this}if(typeof E==="string"){var G=D.exec(E);if(G&&(G[1]||!H)){if(G[1]){E=o.clean([G[1]],H)}else{var I=document.getElementById(G[3]);if(I&&I.id!=G[3]){return o().find(E)}var F=o(I||[]);F.context=document;F.selector=E;return F}}else{return o(H).find(E)}}else{if(o.isFunction(E)){return o(document).ready(E)}}if(E.selector&&E.context){this.selector=E.selector;this.context=E.context}return this.setArray(o.isArray(E)?E:o.makeArray(E))},selector:"",jquery:"1.3.2",size:function(){return this.length},get:function(E){return E===g?Array.prototype.slice.call(this):this[E]},pushStack:function(F,H,E){var G=o(F);G.prevObject=this;G.context=this.context;if(H==="find"){G.selector=this.selector+(this.selector?" ":"")+E}else{if(H){G.selector=this.selector+"."+H+"("+E+")"}}return G},setArray:function(E){this.length=0;Array.prototype.push.apply(this,E);return this},each:function(F,E){return o.each(this,F,E)},index:function(E){return o.inArray(E&&E.jquery?E[0]:E,this)},attr:function(F,H,G){var E=F;if(typeof F==="string"){if(H===g){return this[0]&&o[G||"attr"](this[0],F)}else{E={};E[F]=H}}return this.each(function(I){for(F in E){o.attr(G?this.style:this,F,o.prop(this,E[F],G,I,F))}})},css:function(E,F){if((E=="width"||E=="height")&&parseFloat(F)<0){F=g}return this.attr(E,F,"curCSS")},text:function(F){if(typeof F!=="object"&&F!=null){return this.empty().append((this[0]&&this[0].ownerDocument||document).createTextNode(F))}var E="";o.each(F||this,function(){o.each(this.childNodes,function(){if(this.nodeType!=8){E+=this.nodeType!=1?this.nodeValue:o.fn.text([this])}})});return E},wrapAll:function(E){if(this[0]){var F=o(E,this[0].ownerDocument).clone();if(this[0].parentNode){F.insertBefore(this[0])}F.map(function(){var G=this;while(G.firstChild){G=G.firstChild}return G}).append(this)}return this},wrapInner:function(E){return this.each(function(){o(this).contents().wrapAll(E)})},wrap:function(E){return this.each(function(){o(this).wrapAll(E)})},append:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.appendChild(E)}})},prepend:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.insertBefore(E,this.firstChild)}})},before:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this)})},after:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this.nextSibling)})},end:function(){return this.prevObject||o([])},push:[].push,sort:[].sort,splice:[].splice,find:function(E){if(this.length===1){var F=this.pushStack([],"find",E);F.length=0;o.find(E,this[0],F);return F}else{return this.pushStack(o.unique(o.map(this,function(G){return o.find(E,G)})),"find",E)}},clone:function(G){var E=this.map(function(){if(!o.support.noCloneEvent&&!o.isXMLDoc(this)){var I=this.outerHTML;if(!I){var J=this.ownerDocument.createElement("div");J.appendChild(this.cloneNode(true));I=J.innerHTML}return o.clean([I.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,"").replace(\/^\\s*\/,"")])[0]}else{return this.cloneNode(true)}});if(G===true){var H=this.find("*").andSelf(),F=0;E.find("*").andSelf().each(function(){if(this.nodeName!==H[F].nodeName){return}var I=o.data(H[F],"events");for(var K in I){for(var J in I[K]){o.event.add(this,K,I[K][J],I[K][J].data)}}F++})}return E},filter:function(E){return this.pushStack(o.isFunction(E)&&o.grep(this,function(G,F){return E.call(G,F)})||o.multiFilter(E,o.grep(this,function(F){return F.nodeType===1})),"filter",E)},closest:function(E){var G=o.expr.match.POS.test(E)?o(E):null,F=0;return this.map(function(){var H=this;while(H&&H.ownerDocument){if(G?G.index(H)>-1:o(H).is(E)){o.data(H,"closest",F);return H}H=H.parentNode;F++}})},not:function(E){if(typeof E==="string"){if(f.test(E)){return this.pushStack(o.multiFilter(E,this,true),"not",E)}else{E=o.multiFilter(E,this)}}var F=E.length&&E[E.length-1]!==g&&!E.nodeType;return this.filter(function(){return F?o.inArray(this,E)<0:this!=E})},add:function(E){return this.pushStack(o.unique(o.merge(this.get(),typeof E==="string"?o(E):o.makeArray(E))))},is:function(E){return !!E&&o.multiFilter(E,this).length>0},hasClass:function(E){return !!E&&this.is("."+E)},val:function(K){if(K===g){var E=this[0];if(E){if(o.nodeName(E,"option")){return(E.attributes.value||{}).specified?E.value:E.text}if(o.nodeName(E,"select")){var I=E.selectedIndex,L=[],M=E.options,H=E.type=="select-one";if(I<0){return null}for(var F=H?I:0,J=H?I+1:M.length;F<J;F++){var G=M[F];if(G.selected){K=o(G).val();if(H){return K}L.push(K)}}return L}return(E.value||"").replace(\/\\r\/g,"")}return g}if(typeof K==="number"){K+=""}return this.each(function(){if(this.nodeType!=1){return}if(o.isArray(K)&&\/radio|checkbox\/.test(this.type)){this.checked=(o.inArray(this.value,K)>=0||o.inArray(this.name,K)>=0)}else{if(o.nodeName(this,"select")){var N=o.makeArray(K);o("option",this).each(function(){this.selected=(o.inArray(this.value,N)>=0||o.inArray(this.text,N)>=0)});if(!N.length){this.selectedIndex=-1}}else{this.value=K}}})},html:function(E){return E===g?(this[0]?this[0].innerHTML.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,""):null):this.empty().append(E)},replaceWith:function(E){return this.after(E).remove()},eq:function(E){return this.slice(E,+E+1)},slice:function(){return this.pushStack(Array.prototype.slice.apply(this,arguments),"slice",Array.prototype.slice.call(arguments).join(","))},map:function(E){return this.pushStack(o.map(this,function(G,F){return E.call(G,F,G)}))},andSelf:function(){return this.add(this.prevObject)},domManip:function(J,M,L){if(this[0]){var I=(this[0].ownerDocument||this[0]).createDocumentFragment(),F=o.clean(J,(this[0].ownerDocument||this[0]),I),H=I.firstChild;if(H){for(var G=0,E=this.length;G<E;G++){L.call(K(this[G],H),this.length>1||G>0?I.cloneNode(true):I)}}if(F){o.each(F,z)}}return this;function K(N,O){return M&&o.nodeName(N,"table")&&o.nodeName(O,"tr")?(N.getElementsByTagName("tbody")[0]||N.appendChild(N.ownerDocument.createElement("tbody"))):N}}};o.fn.init.prototype=o.fn;function z(E,F){if(F.src){o.ajax({url:F.src,async:false,dataType:"script"})}else{o.globalEval(F.text||F.textContent||F.innerHTML||"")}if(F.parentNode){F.parentNode.removeChild(F)}}function e(){return +new Date}o.extend=o.fn.extend=function(){var J=arguments[0]||{},H=1,I=arguments.length,E=false,G;if(typeof J==="boolean"){E=J;J=arguments[1]||{};H=2}if(typeof J!=="object"&&!o.isFunction(J)){J={}}if(I==H){J=this;--H}for(;H<I;H++){if((G=arguments[H])!=null){for(var F in G){var K=J[F],L=G[F];if(J===L){continue}if(E&&L&&typeof L==="object"&&!L.nodeType){J[F]=o.extend(E,K||(L.length!=null?[]:{}),L)}else{if(L!==g){J[F]=L}}}}}return J};var b=\/z-?index|font-?weight|opacity|zoom|line-?height\/i,q=document.defaultView||{},s=Object.prototype.toString;o.extend({noConflict:function(E){l.$=p;if(E){l.jQuery=y}return o},isFunction:function(E){return s.call(E)==="[object Function]"},isArray:function(E){return s.call(E)==="[object Array]"},isXMLDoc:function(E){return E.nodeType===9&&E.documentElement.nodeName!=="HTML"||!!E.ownerDocument&&o.isXMLDoc(E.ownerDocument)},globalEval:function(G){if(G&&\/\\S\/.test(G)){var F=document.getElementsByTagName("head")[0]||document.documentElement,E=document.createElement("script");E.type="text\/javascript";if(o.support.scriptEval){E.appendChild(document.createTextNode(G))}else{E.text=G}F.insertBefore(E,F.firstChild);F.removeChild(E)}},nodeName:function(F,E){return F.nodeName&&F.nodeName.toUpperCase()==E.toUpperCase()},each:function(G,K,F){var E,H=0,I=G.length;if(F){if(I===g){for(E in G){if(K.apply(G[E],F)===false){break}}}else{for(;H<I;){if(K.apply(G[H++],F)===false){break}}}}else{if(I===g){for(E in G){if(K.call(G[E],E,G[E])===false){break}}}else{for(var J=G[0];H<I&&K.call(J,H,J)!==false;J=G[++H]){}}}return G},prop:function(H,I,G,F,E){if(o.isFunction(I)){I=I.call(H,F)}return typeof I==="number"&&G=="curCSS"&&!b.test(E)?I+"px":I},className:{add:function(E,F){o.each((F||"").split(\/\\s+\/),function(G,H){if(E.nodeType==1&&!o.className.has(E.className,H)){E.className+=(E.className?" ":"")+H}})},remove:function(E,F){if(E.nodeType==1){E.className=F!==g?o.grep(E.className.split(\/\\s+\/),function(G){return !o.className.has(F,G)}).join(" "):""}},has:function(F,E){return F&&o.inArray(E,(F.className||F).toString().split(\/\\s+\/))>-1}},swap:function(H,G,I){var E={};for(var F in G){E[F]=H.style[F];H.style[F]=G[F]}I.call(H);for(var F in G){H.style[F]=E[F]}},css:function(H,F,J,E){if(F=="width"||F=="height"){var L,G={position:"absolute",visibility:"hidden",display:"block"},K=F=="width"?["Left","Right"]:["Top","Bottom"];function I(){L=F=="width"?H.offsetWidth:H.offsetHeight;if(E==="border"){return}o.each(K,function(){if(!E){L-=parseFloat(o.curCSS(H,"padding"+this,true))||0}if(E==="margin"){L+=parseFloat(o.curCSS(H,"margin"+this,true))||0}else{L-=parseFloat(o.curCSS(H,"border"+this+"Width",true))||0}})}if(H.offsetWidth!==0){I()}else{o.swap(H,G,I)}return Math.max(0,Math.round(L))}return o.curCSS(H,F,J)},curCSS:function(I,F,G){var L,E=I.style;if(F=="opacity"&&!o.support.opacity){L=o.attr(E,"opacity");return L==""?"1":L}if(F.match(\/float\/i)){F=w}if(!G&&E&&E[F]){L=E[F]}else{if(q.getComputedStyle){if(F.match(\/float\/i)){F="float"}F=F.replace(\/([A-Z])\/g,"-$1").toLowerCase();var M=q.getComputedStyle(I,null);if(M){L=M.getPropertyValue(F)}if(F=="opacity"&&L==""){L="1"}}else{if(I.currentStyle){var J=F.replace(\/\\-(\\w)\/g,function(N,O){return O.toUpperCase()});L=I.currentStyle[F]||I.currentStyle[J];if(!\/^\\d+(px)?$\/i.test(L)&&\/^\\d\/.test(L)){var H=E.left,K=I.runtimeStyle.left;I.runtimeStyle.left=I.currentStyle.left;E.left=L||0;L=E.pixelLeft+"px";E.left=H;I.runtimeStyle.left=K}}}}return L},clean:function(F,K,I){K=K||document;if(typeof K.createElement==="undefined"){K=K.ownerDocument||K[0]&&K[0].ownerDocument||document}if(!I&&F.length===1&&typeof F[0]==="string"){var H=\/^<(\\w+)\\s*\\\/?>$\/.exec(F[0]);if(H){return[K.createElement(H[1])]}}var G=[],E=[],L=K.createElement("div");o.each(F,function(P,S){if(typeof S==="number"){S+=""}if(!S){return}if(typeof S==="string"){S=S.replace(\/(<(\\w+)[^>]*?)\\\/>\/g,function(U,V,T){return T.match(\/^(abbr|br|col|img|input|link|meta|param|hr|area|embed)$\/i)?U:V+"><\/"+T+">"});var O=S.replace(\/^\\s+\/,"").substring(0,10).toLowerCase();var Q=!O.indexOf("<opt")&&[1,"<select multiple='multiple'>","<\/select>"]||!O.indexOf("<leg")&&[1,"<fieldset>","<\/fieldset>"]||O.match(\/^<(thead|tbody|tfoot|colg|cap)\/)&&[1,"<table>","<\/table>"]||!O.indexOf("<tr")&&[2,"<table><tbody>","<\/tbody><\/table>"]||(!O.indexOf("<td")||!O.indexOf("<th"))&&[3,"<table><tbody><tr>","<\/tr><\/tbody><\/table>"]||!O.indexOf("<col")&&[2,"<table><tbody><\/tbody><colgroup>","<\/colgroup><\/table>"]||!o.support.htmlSerialize&&[1,"div<div>","<\/div>"]||[0,"",""];L.innerHTML=Q[1]+S+Q[2];while(Q[0]--){L=L.lastChild}if(!o.support.tbody){var R=\/<tbody\/i.test(S),N=!O.indexOf("<table")&&!R?L.firstChild&&L.firstChild.childNodes:Q[1]=="<table>"&&!R?L.childNodes:[];for(var M=N.length-1;M>=0;--M){if(o.nodeName(N[M],"tbody")&&!N[M].childNodes.length){N[M].parentNode.removeChild(N[M])}}}if(!o.support.leadingWhitespace&&\/^\\s\/.test(S)){L.insertBefore(K.createTextNode(S.match(\/^\\s*\/)[0]),L.firstChild)}S=o.makeArray(L.childNodes)}if(S.nodeType){G.push(S)}else{G=o.merge(G,S)}});if(I){for(var J=0;G[J];J++){if(o.nodeName(G[J],"script")&&(!G[J].type||G[J].type.toLowerCase()==="text\/javascript")){E.push(G[J].parentNode?G[J].parentNode.removeChild(G[J]):G[J])}else{if(G[J].nodeType===1){G.splice.apply(G,[J+1,0].concat(o.makeArray(G[J].getElementsByTagName("script"))))}I.appendChild(G[J])}}return E}return G},attr:function(J,G,K){if(!J||J.nodeType==3||J.nodeType==8){return g}var H=!o.isXMLDoc(J),L=K!==g;G=H&&o.props[G]||G;if(J.tagName){var F=\/href|src|style\/.test(G);if(G=="selected"&&J.parentNode){J.parentNode.selectedIndex}if(G in J&&H&&!F){if(L){if(G=="type"&&o.nodeName(J,"input")&&J.parentNode){throw"type property can't be changed"}J[G]=K}if(o.nodeName(J,"form")&&J.getAttributeNode(G)){return J.getAttributeNode(G).nodeValue}if(G=="tabIndex"){var I=J.getAttributeNode("tabIndex");return I&&I.specified?I.value:J.nodeName.match(\/(button|input|object|select|textarea)\/i)?0:J.nodeName.match(\/^(a|area)$\/i)&&J.href?0:g}return J[G]}if(!o.support.style&&H&&G=="style"){return o.attr(J.style,"cssText",K)}if(L){J.setAttribute(G,""+K)}var E=!o.support.hrefNormalized&&H&&F?J.getAttribute(G,2):J.getAttribute(G);return E===null?g:E}if(!o.support.opacity&&G=="opacity"){if(L){J.zoom=1;J.filter=(J.filter||"").replace(\/alpha\\([^)]*\\)\/,"")+(parseInt(K)+""=="NaN"?"":"alpha(opacity="+K*100+")")}return J.filter&&J.filter.indexOf("opacity=")>=0?(parseFloat(J.filter.match(\/opacity=([^)]*)\/)[1])\/100)+"":""}G=G.replace(\/-([a-z])\/ig,function(M,N){return N.toUpperCase()});if(L){J[G]=K}return J[G]},trim:function(E){return(E||"").replace(\/^\\s+|\\s+$\/g,"")},makeArray:function(G){var E=[];if(G!=null){var F=G.length;if(F==null||typeof G==="string"||o.isFunction(G)||G.setInterval){E[0]=G}else{while(F){E[--F]=G[F]}}}return E},inArray:function(G,H){for(var E=0,F=H.length;E<F;E++){if(H[E]===G){return E}}return -1},merge:function(H,E){var F=0,G,I=H.length;if(!o.support.getAll){while((G=E[F++])!=null){if(G.nodeType!=8){H[I++]=G}}}else{while((G=E[F++])!=null){H[I++]=G}}return H},unique:function(K){var F=[],E={};try{for(var G=0,H=K.length;G<H;G++){var J=o.data(K[G]);if(!E[J]){E[J]=true;F.push(K[G])}}}catch(I){F=K}return F},grep:function(F,J,E){var G=[];for(var H=0,I=F.length;H<I;H++){if(!E!=!J(F[H],H)){G.push(F[H])}}return G},map:function(E,J){var F=[];for(var G=0,H=E.length;G<H;G++){var I=J(E[G],G);if(I!=null){F[F.length]=I}}return F.concat.apply([],F)}});var C=navigator.userAgent.toLowerCase();o.browser={version:(C.match(\/.+(?:rv|it|ra|ie)[\\\/: ]([\\d.]+)\/)||[0,"0"])[1],safari:\/webkit\/.test(C),opera:\/opera\/.test(C),msie:\/msie\/.test(C)&&!\/opera\/.test(C),mozilla:\/mozilla\/.test(C)&&!\/(compatible|webkit)\/.test(C)};o.each({parent:function(E){return E.parentNode},parents:function(E){return o.dir(E,"parentNode")},next:function(E){return o.nth(E,2,"nextSibling")},prev:function(E){return o.nth(E,2,"previousSibling")},nextAll:function(E){return o.dir(E,"nextSibling")},prevAll:function(E){return o.dir(E,"previousSibling")},siblings:function(E){return o.sibling(E.parentNode.firstChild,E)},children:function(E){return o.sibling(E.firstChild)},contents:function(E){return o.nodeName(E,"iframe")?E.contentDocument||E.contentWindow.document:o.makeArray(E.childNodes)}},function(E,F){o.fn[E]=function(G){var H=o.map(this,F);if(G&&typeof G=="string"){H=o.multiFilter(G,H)}return this.pushStack(o.unique(H),E,G)}});o.each({appendTo:"append",prependTo:"prepend",insertBefore:"before",insertAfter:"after",replaceAll:"replaceWith"},function(E,F){o.fn[E]=function(G){var J=[],L=o(G);for(var K=0,H=L.length;K<H;K++){$/;"	f
e	../CMSIS/Documentation/DSP/html/jquery.js	/^(function(){var l=this,g,y=l.jQuery,p=l.$,o=l.jQuery=l.$=function(E,F){return new o.fn.init(E,F)},D=\/^[^<]*(<(.|\\s)+>)[^>]*$|^#([\\w-]+)$\/,f=\/^.[^:#\\[\\.,]*$\/;o.fn=o.prototype={init:function(E,H){E=E||document;if(E.nodeType){this[0]=E;this.length=1;this.context=E;return this}if(typeof E==="string"){var G=D.exec(E);if(G&&(G[1]||!H)){if(G[1]){E=o.clean([G[1]],H)}else{var I=document.getElementById(G[3]);if(I&&I.id!=G[3]){return o().find(E)}var F=o(I||[]);F.context=document;F.selector=E;return F}}else{return o(H).find(E)}}else{if(o.isFunction(E)){return o(document).ready(E)}}if(E.selector&&E.context){this.selector=E.selector;this.context=E.context}return this.setArray(o.isArray(E)?E:o.makeArray(E))},selector:"",jquery:"1.3.2",size:function(){return this.length},get:function(E){return E===g?Array.prototype.slice.call(this):this[E]},pushStack:function(F,H,E){var G=o(F);G.prevObject=this;G.context=this.context;if(H==="find"){G.selector=this.selector+(this.selector?" ":"")+E}else{if(H){G.selector=this.selector+"."+H+"("+E+")"}}return G},setArray:function(E){this.length=0;Array.prototype.push.apply(this,E);return this},each:function(F,E){return o.each(this,F,E)},index:function(E){return o.inArray(E&&E.jquery?E[0]:E,this)},attr:function(F,H,G){var E=F;if(typeof F==="string"){if(H===g){return this[0]&&o[G||"attr"](this[0],F)}else{E={};E[F]=H}}return this.each(function(I){for(F in E){o.attr(G?this.style:this,F,o.prop(this,E[F],G,I,F))}})},css:function(E,F){if((E=="width"||E=="height")&&parseFloat(F)<0){F=g}return this.attr(E,F,"curCSS")},text:function(F){if(typeof F!=="object"&&F!=null){return this.empty().append((this[0]&&this[0].ownerDocument||document).createTextNode(F))}var E="";o.each(F||this,function(){o.each(this.childNodes,function(){if(this.nodeType!=8){E+=this.nodeType!=1?this.nodeValue:o.fn.text([this])}})});return E},wrapAll:function(E){if(this[0]){var F=o(E,this[0].ownerDocument).clone();if(this[0].parentNode){F.insertBefore(this[0])}F.map(function(){var G=this;while(G.firstChild){G=G.firstChild}return G}).append(this)}return this},wrapInner:function(E){return this.each(function(){o(this).contents().wrapAll(E)})},wrap:function(E){return this.each(function(){o(this).wrapAll(E)})},append:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.appendChild(E)}})},prepend:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.insertBefore(E,this.firstChild)}})},before:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this)})},after:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this.nextSibling)})},end:function(){return this.prevObject||o([])},push:[].push,sort:[].sort,splice:[].splice,find:function(E){if(this.length===1){var F=this.pushStack([],"find",E);F.length=0;o.find(E,this[0],F);return F}else{return this.pushStack(o.unique(o.map(this,function(G){return o.find(E,G)})),"find",E)}},clone:function(G){var E=this.map(function(){if(!o.support.noCloneEvent&&!o.isXMLDoc(this)){var I=this.outerHTML;if(!I){var J=this.ownerDocument.createElement("div");J.appendChild(this.cloneNode(true));I=J.innerHTML}return o.clean([I.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,"").replace(\/^\\s*\/,"")])[0]}else{return this.cloneNode(true)}});if(G===true){var H=this.find("*").andSelf(),F=0;E.find("*").andSelf().each(function(){if(this.nodeName!==H[F].nodeName){return}var I=o.data(H[F],"events");for(var K in I){for(var J in I[K]){o.event.add(this,K,I[K][J],I[K][J].data)}}F++})}return E},filter:function(E){return this.pushStack(o.isFunction(E)&&o.grep(this,function(G,F){return E.call(G,F)})||o.multiFilter(E,o.grep(this,function(F){return F.nodeType===1})),"filter",E)},closest:function(E){var G=o.expr.match.POS.test(E)?o(E):null,F=0;return this.map(function(){var H=this;while(H&&H.ownerDocument){if(G?G.index(H)>-1:o(H).is(E)){o.data(H,"closest",F);return H}H=H.parentNode;F++}})},not:function(E){if(typeof E==="string"){if(f.test(E)){return this.pushStack(o.multiFilter(E,this,true),"not",E)}else{E=o.multiFilter(E,this)}}var F=E.length&&E[E.length-1]!==g&&!E.nodeType;return this.filter(function(){return F?o.inArray(this,E)<0:this!=E})},add:function(E){return this.pushStack(o.unique(o.merge(this.get(),typeof E==="string"?o(E):o.makeArray(E))))},is:function(E){return !!E&&o.multiFilter(E,this).length>0},hasClass:function(E){return !!E&&this.is("."+E)},val:function(K){if(K===g){var E=this[0];if(E){if(o.nodeName(E,"option")){return(E.attributes.value||{}).specified?E.value:E.text}if(o.nodeName(E,"select")){var I=E.selectedIndex,L=[],M=E.options,H=E.type=="select-one";if(I<0){return null}for(var F=H?I:0,J=H?I+1:M.length;F<J;F++){var G=M[F];if(G.selected){K=o(G).val();if(H){return K}L.push(K)}}return L}return(E.value||"").replace(\/\\r\/g,"")}return g}if(typeof K==="number"){K+=""}return this.each(function(){if(this.nodeType!=1){return}if(o.isArray(K)&&\/radio|checkbox\/.test(this.type)){this.checked=(o.inArray(this.value,K)>=0||o.inArray(this.name,K)>=0)}else{if(o.nodeName(this,"select")){var N=o.makeArray(K);o("option",this).each(function(){this.selected=(o.inArray(this.value,N)>=0||o.inArray(this.text,N)>=0)});if(!N.length){this.selectedIndex=-1}}else{this.value=K}}})},html:function(E){return E===g?(this[0]?this[0].innerHTML.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,""):null):this.empty().append(E)},replaceWith:function(E){return this.after(E).remove()},eq:function(E){return this.slice(E,+E+1)},slice:function(){return this.pushStack(Array.prototype.slice.apply(this,arguments),"slice",Array.prototype.slice.call(arguments).join(","))},map:function(E){return this.pushStack(o.map(this,function(G,F){return E.call(G,F,G)}))},andSelf:function(){return this.add(this.prevObject)},domManip:function(J,M,L){if(this[0]){var I=(this[0].ownerDocument||this[0]).createDocumentFragment(),F=o.clean(J,(this[0].ownerDocument||this[0]),I),H=I.firstChild;if(H){for(var G=0,E=this.length;G<E;G++){L.call(K(this[G],H),this.length>1||G>0?I.cloneNode(true):I)}}if(F){o.each(F,z)}}return this;function K(N,O){return M&&o.nodeName(N,"table")&&o.nodeName(O,"tr")?(N.getElementsByTagName("tbody")[0]||N.appendChild(N.ownerDocument.createElement("tbody"))):N}}};o.fn.init.prototype=o.fn;function z(E,F){if(F.src){o.ajax({url:F.src,async:false,dataType:"script"})}else{o.globalEval(F.text||F.textContent||F.innerHTML||"")}if(F.parentNode){F.parentNode.removeChild(F)}}function e(){return +new Date}o.extend=o.fn.extend=function(){var J=arguments[0]||{},H=1,I=arguments.length,E=false,G;if(typeof J==="boolean"){E=J;J=arguments[1]||{};H=2}if(typeof J!=="object"&&!o.isFunction(J)){J={}}if(I==H){J=this;--H}for(;H<I;H++){if((G=arguments[H])!=null){for(var F in G){var K=J[F],L=G[F];if(J===L){continue}if(E&&L&&typeof L==="object"&&!L.nodeType){J[F]=o.extend(E,K||(L.length!=null?[]:{}),L)}else{if(L!==g){J[F]=L}}}}}return J};var b=\/z-?index|font-?weight|opacity|zoom|line-?height\/i,q=document.defaultView||{},s=Object.prototype.toString;o.extend({noConflict:function(E){l.$=p;if(E){l.jQuery=y}return o},isFunction:function(E){return s.call(E)==="[object Function]"},isArray:function(E){return s.call(E)==="[object Array]"},isXMLDoc:function(E){return E.nodeType===9&&E.documentElement.nodeName!=="HTML"||!!E.ownerDocument&&o.isXMLDoc(E.ownerDocument)},globalEval:function(G){if(G&&\/\\S\/.test(G)){var F=document.getElementsByTagName("head")[0]||document.documentElement,E=document.createElement("script");E.type="text\/javascript";if(o.support.scriptEval){E.appendChild(document.createTextNode(G))}else{E.text=G}F.insertBefore(E,F.firstChild);F.removeChild(E)}},nodeName:function(F,E){return F.nodeName&&F.nodeName.toUpperCase()==E.toUpperCase()},each:function(G,K,F){var E,H=0,I=G.length;if(F){if(I===g){for(E in G){if(K.apply(G[E],F)===false){break}}}else{for(;H<I;){if(K.apply(G[H++],F)===false){break}}}}else{if(I===g){for(E in G){if(K.call(G[E],E,G[E])===false){break}}}else{for(var J=G[0];H<I&&K.call(J,H,J)!==false;J=G[++H]){}}}return G},prop:function(H,I,G,F,E){if(o.isFunction(I)){I=I.call(H,F)}return typeof I==="number"&&G=="curCSS"&&!b.test(E)?I+"px":I},className:{add:function(E,F){o.each((F||"").split(\/\\s+\/),function(G,H){if(E.nodeType==1&&!o.className.has(E.className,H)){E.className+=(E.className?" ":"")+H}})},remove:function(E,F){if(E.nodeType==1){E.className=F!==g?o.grep(E.className.split(\/\\s+\/),function(G){return !o.className.has(F,G)}).join(" "):""}},has:function(F,E){return F&&o.inArray(E,(F.className||F).toString().split(\/\\s+\/))>-1}},swap:function(H,G,I){var E={};for(var F in G){E[F]=H.style[F];H.style[F]=G[F]}I.call(H);for(var F in G){H.style[F]=E[F]}},css:function(H,F,J,E){if(F=="width"||F=="height"){var L,G={position:"absolute",visibility:"hidden",display:"block"},K=F=="width"?["Left","Right"]:["Top","Bottom"];function I(){L=F=="width"?H.offsetWidth:H.offsetHeight;if(E==="border"){return}o.each(K,function(){if(!E){L-=parseFloat(o.curCSS(H,"padding"+this,true))||0}if(E==="margin"){L+=parseFloat(o.curCSS(H,"margin"+this,true))||0}else{L-=parseFloat(o.curCSS(H,"border"+this+"Width",true))||0}})}if(H.offsetWidth!==0){I()}else{o.swap(H,G,I)}return Math.max(0,Math.round(L))}return o.curCSS(H,F,J)},curCSS:function(I,F,G){var L,E=I.style;if(F=="opacity"&&!o.support.opacity){L=o.attr(E,"opacity");return L==""?"1":L}if(F.match(\/float\/i)){F=w}if(!G&&E&&E[F]){L=E[F]}else{if(q.getComputedStyle){if(F.match(\/float\/i)){F="float"}F=F.replace(\/([A-Z])\/g,"-$1").toLowerCase();var M=q.getComputedStyle(I,null);if(M){L=M.getPropertyValue(F)}if(F=="opacity"&&L==""){L="1"}}else{if(I.currentStyle){var J=F.replace(\/\\-(\\w)\/g,function(N,O){return O.toUpperCase()});L=I.currentStyle[F]||I.currentStyle[J];if(!\/^\\d+(px)?$\/i.test(L)&&\/^\\d\/.test(L)){var H=E.left,K=I.runtimeStyle.left;I.runtimeStyle.left=I.currentStyle.left;E.left=L||0;L=E.pixelLeft+"px";E.left=H;I.runtimeStyle.left=K}}}}return L},clean:function(F,K,I){K=K||document;if(typeof K.createElement==="undefined"){K=K.ownerDocument||K[0]&&K[0].ownerDocument||document}if(!I&&F.length===1&&typeof F[0]==="string"){var H=\/^<(\\w+)\\s*\\\/?>$\/.exec(F[0]);if(H){return[K.createElement(H[1])]}}var G=[],E=[],L=K.createElement("div");o.each(F,function(P,S){if(typeof S==="number"){S+=""}if(!S){return}if(typeof S==="string"){S=S.replace(\/(<(\\w+)[^>]*?)\\\/>\/g,function(U,V,T){return T.match(\/^(abbr|br|col|img|input|link|meta|param|hr|area|embed)$\/i)?U:V+"><\/"+T+">"});var O=S.replace(\/^\\s+\/,"").substring(0,10).toLowerCase();var Q=!O.indexOf("<opt")&&[1,"<select multiple='multiple'>","<\/select>"]||!O.indexOf("<leg")&&[1,"<fieldset>","<\/fieldset>"]||O.match(\/^<(thead|tbody|tfoot|colg|cap)\/)&&[1,"<table>","<\/table>"]||!O.indexOf("<tr")&&[2,"<table><tbody>","<\/tbody><\/table>"]||(!O.indexOf("<td")||!O.indexOf("<th"))&&[3,"<table><tbody><tr>","<\/tr><\/tbody><\/table>"]||!O.indexOf("<col")&&[2,"<table><tbody><\/tbody><colgroup>","<\/colgroup><\/table>"]||!o.support.htmlSerialize&&[1,"div<div>","<\/div>"]||[0,"",""];L.innerHTML=Q[1]+S+Q[2];while(Q[0]--){L=L.lastChild}if(!o.support.tbody){var R=\/<tbody\/i.test(S),N=!O.indexOf("<table")&&!R?L.firstChild&&L.firstChild.childNodes:Q[1]=="<table>"&&!R?L.childNodes:[];for(var M=N.length-1;M>=0;--M){if(o.nodeName(N[M],"tbody")&&!N[M].childNodes.length){N[M].parentNode.removeChild(N[M])}}}if(!o.support.leadingWhitespace&&\/^\\s\/.test(S)){L.insertBefore(K.createTextNode(S.match(\/^\\s*\/)[0]),L.firstChild)}S=o.makeArray(L.childNodes)}if(S.nodeType){G.push(S)}else{G=o.merge(G,S)}});if(I){for(var J=0;G[J];J++){if(o.nodeName(G[J],"script")&&(!G[J].type||G[J].type.toLowerCase()==="text\/javascript")){E.push(G[J].parentNode?G[J].parentNode.removeChild(G[J]):G[J])}else{if(G[J].nodeType===1){G.splice.apply(G,[J+1,0].concat(o.makeArray(G[J].getElementsByTagName("script"))))}I.appendChild(G[J])}}return E}return G},attr:function(J,G,K){if(!J||J.nodeType==3||J.nodeType==8){return g}var H=!o.isXMLDoc(J),L=K!==g;G=H&&o.props[G]||G;if(J.tagName){var F=\/href|src|style\/.test(G);if(G=="selected"&&J.parentNode){J.parentNode.selectedIndex}if(G in J&&H&&!F){if(L){if(G=="type"&&o.nodeName(J,"input")&&J.parentNode){throw"type property can't be changed"}J[G]=K}if(o.nodeName(J,"form")&&J.getAttributeNode(G)){return J.getAttributeNode(G).nodeValue}if(G=="tabIndex"){var I=J.getAttributeNode("tabIndex");return I&&I.specified?I.value:J.nodeName.match(\/(button|input|object|select|textarea)\/i)?0:J.nodeName.match(\/^(a|area)$\/i)&&J.href?0:g}return J[G]}if(!o.support.style&&H&&G=="style"){return o.attr(J.style,"cssText",K)}if(L){J.setAttribute(G,""+K)}var E=!o.support.hrefNormalized&&H&&F?J.getAttribute(G,2):J.getAttribute(G);return E===null?g:E}if(!o.support.opacity&&G=="opacity"){if(L){J.zoom=1;J.filter=(J.filter||"").replace(\/alpha\\([^)]*\\)\/,"")+(parseInt(K)+""=="NaN"?"":"alpha(opacity="+K*100+")")}return J.filter&&J.filter.indexOf("opacity=")>=0?(parseFloat(J.filter.match(\/opacity=([^)]*)\/)[1])\/100)+"":""}G=G.replace(\/-([a-z])\/ig,function(M,N){return N.toUpperCase()});if(L){J[G]=K}return J[G]},trim:function(E){return(E||"").replace(\/^\\s+|\\s+$\/g,"")},makeArray:function(G){var E=[];if(G!=null){var F=G.length;if(F==null||typeof G==="string"||o.isFunction(G)||G.setInterval){E[0]=G}else{while(F){E[--F]=G[F]}}}return E},inArray:function(G,H){for(var E=0,F=H.length;E<F;E++){if(H[E]===G){return E}}return -1},merge:function(H,E){var F=0,G,I=H.length;if(!o.support.getAll){while((G=E[F++])!=null){if(G.nodeType!=8){H[I++]=G}}}else{while((G=E[F++])!=null){H[I++]=G}}return H},unique:function(K){var F=[],E={};try{for(var G=0,H=K.length;G<H;G++){var J=o.data(K[G]);if(!E[J]){E[J]=true;F.push(K[G])}}}catch(I){F=K}return F},grep:function(F,J,E){var G=[];for(var H=0,I=F.length;H<I;H++){if(!E!=!J(F[H],H)){G.push(F[H])}}return G},map:function(E,J){var F=[];for(var G=0,H=E.length;G<H;G++){var I=J(E[G],G);if(I!=null){F[F.length]=I}}return F.concat.apply([],F)}});var C=navigator.userAgent.toLowerCase();o.browser={version:(C.match(\/.+(?:rv|it|ra|ie)[\\\/: ]([\\d.]+)\/)||[0,"0"])[1],safari:\/webkit\/.test(C),opera:\/opera\/.test(C),msie:\/msie\/.test(C)&&!\/opera\/.test(C),mozilla:\/mozilla\/.test(C)&&!\/(compatible|webkit)\/.test(C)};o.each({parent:function(E){return E.parentNode},parents:function(E){return o.dir(E,"parentNode")},next:function(E){return o.nth(E,2,"nextSibling")},prev:function(E){return o.nth(E,2,"previousSibling")},nextAll:function(E){return o.dir(E,"nextSibling")},prevAll:function(E){return o.dir(E,"previousSibling")},siblings:function(E){return o.sibling(E.parentNode.firstChild,E)},children:function(E){return o.sibling(E.firstChild)},contents:function(E){return o.nodeName(E,"iframe")?E.contentDocument||E.contentWindow.document:o.makeArray(E.childNodes)}},function(E,F){o.fn[E]=function(G){var H=o.map(this,F);if(G&&typeof G=="string"){H=o.multiFilter(G,H)}return this.pushStack(o.unique(H),E,G)}});o.each({appendTo:"append",prependTo:"prepend",insertBefore:"before",insertAfter:"after",replaceAll:"replaceWith"},function(E,F){o.fn[E]=function(G){var J=[],L=o(G);for(var K=0,H=L.length;K<H;K++){$/;"	f
e	../CMSIS/Documentation/General/html/jquery.js	/^(function(){var l=this,g,y=l.jQuery,p=l.$,o=l.jQuery=l.$=function(E,F){return new o.fn.init(E,F)},D=\/^[^<]*(<(.|\\s)+>)[^>]*$|^#([\\w-]+)$\/,f=\/^.[^:#\\[\\.,]*$\/;o.fn=o.prototype={init:function(E,H){E=E||document;if(E.nodeType){this[0]=E;this.length=1;this.context=E;return this}if(typeof E==="string"){var G=D.exec(E);if(G&&(G[1]||!H)){if(G[1]){E=o.clean([G[1]],H)}else{var I=document.getElementById(G[3]);if(I&&I.id!=G[3]){return o().find(E)}var F=o(I||[]);F.context=document;F.selector=E;return F}}else{return o(H).find(E)}}else{if(o.isFunction(E)){return o(document).ready(E)}}if(E.selector&&E.context){this.selector=E.selector;this.context=E.context}return this.setArray(o.isArray(E)?E:o.makeArray(E))},selector:"",jquery:"1.3.2",size:function(){return this.length},get:function(E){return E===g?Array.prototype.slice.call(this):this[E]},pushStack:function(F,H,E){var G=o(F);G.prevObject=this;G.context=this.context;if(H==="find"){G.selector=this.selector+(this.selector?" ":"")+E}else{if(H){G.selector=this.selector+"."+H+"("+E+")"}}return G},setArray:function(E){this.length=0;Array.prototype.push.apply(this,E);return this},each:function(F,E){return o.each(this,F,E)},index:function(E){return o.inArray(E&&E.jquery?E[0]:E,this)},attr:function(F,H,G){var E=F;if(typeof F==="string"){if(H===g){return this[0]&&o[G||"attr"](this[0],F)}else{E={};E[F]=H}}return this.each(function(I){for(F in E){o.attr(G?this.style:this,F,o.prop(this,E[F],G,I,F))}})},css:function(E,F){if((E=="width"||E=="height")&&parseFloat(F)<0){F=g}return this.attr(E,F,"curCSS")},text:function(F){if(typeof F!=="object"&&F!=null){return this.empty().append((this[0]&&this[0].ownerDocument||document).createTextNode(F))}var E="";o.each(F||this,function(){o.each(this.childNodes,function(){if(this.nodeType!=8){E+=this.nodeType!=1?this.nodeValue:o.fn.text([this])}})});return E},wrapAll:function(E){if(this[0]){var F=o(E,this[0].ownerDocument).clone();if(this[0].parentNode){F.insertBefore(this[0])}F.map(function(){var G=this;while(G.firstChild){G=G.firstChild}return G}).append(this)}return this},wrapInner:function(E){return this.each(function(){o(this).contents().wrapAll(E)})},wrap:function(E){return this.each(function(){o(this).wrapAll(E)})},append:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.appendChild(E)}})},prepend:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.insertBefore(E,this.firstChild)}})},before:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this)})},after:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this.nextSibling)})},end:function(){return this.prevObject||o([])},push:[].push,sort:[].sort,splice:[].splice,find:function(E){if(this.length===1){var F=this.pushStack([],"find",E);F.length=0;o.find(E,this[0],F);return F}else{return this.pushStack(o.unique(o.map(this,function(G){return o.find(E,G)})),"find",E)}},clone:function(G){var E=this.map(function(){if(!o.support.noCloneEvent&&!o.isXMLDoc(this)){var I=this.outerHTML;if(!I){var J=this.ownerDocument.createElement("div");J.appendChild(this.cloneNode(true));I=J.innerHTML}return o.clean([I.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,"").replace(\/^\\s*\/,"")])[0]}else{return this.cloneNode(true)}});if(G===true){var H=this.find("*").andSelf(),F=0;E.find("*").andSelf().each(function(){if(this.nodeName!==H[F].nodeName){return}var I=o.data(H[F],"events");for(var K in I){for(var J in I[K]){o.event.add(this,K,I[K][J],I[K][J].data)}}F++})}return E},filter:function(E){return this.pushStack(o.isFunction(E)&&o.grep(this,function(G,F){return E.call(G,F)})||o.multiFilter(E,o.grep(this,function(F){return F.nodeType===1})),"filter",E)},closest:function(E){var G=o.expr.match.POS.test(E)?o(E):null,F=0;return this.map(function(){var H=this;while(H&&H.ownerDocument){if(G?G.index(H)>-1:o(H).is(E)){o.data(H,"closest",F);return H}H=H.parentNode;F++}})},not:function(E){if(typeof E==="string"){if(f.test(E)){return this.pushStack(o.multiFilter(E,this,true),"not",E)}else{E=o.multiFilter(E,this)}}var F=E.length&&E[E.length-1]!==g&&!E.nodeType;return this.filter(function(){return F?o.inArray(this,E)<0:this!=E})},add:function(E){return this.pushStack(o.unique(o.merge(this.get(),typeof E==="string"?o(E):o.makeArray(E))))},is:function(E){return !!E&&o.multiFilter(E,this).length>0},hasClass:function(E){return !!E&&this.is("."+E)},val:function(K){if(K===g){var E=this[0];if(E){if(o.nodeName(E,"option")){return(E.attributes.value||{}).specified?E.value:E.text}if(o.nodeName(E,"select")){var I=E.selectedIndex,L=[],M=E.options,H=E.type=="select-one";if(I<0){return null}for(var F=H?I:0,J=H?I+1:M.length;F<J;F++){var G=M[F];if(G.selected){K=o(G).val();if(H){return K}L.push(K)}}return L}return(E.value||"").replace(\/\\r\/g,"")}return g}if(typeof K==="number"){K+=""}return this.each(function(){if(this.nodeType!=1){return}if(o.isArray(K)&&\/radio|checkbox\/.test(this.type)){this.checked=(o.inArray(this.value,K)>=0||o.inArray(this.name,K)>=0)}else{if(o.nodeName(this,"select")){var N=o.makeArray(K);o("option",this).each(function(){this.selected=(o.inArray(this.value,N)>=0||o.inArray(this.text,N)>=0)});if(!N.length){this.selectedIndex=-1}}else{this.value=K}}})},html:function(E){return E===g?(this[0]?this[0].innerHTML.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,""):null):this.empty().append(E)},replaceWith:function(E){return this.after(E).remove()},eq:function(E){return this.slice(E,+E+1)},slice:function(){return this.pushStack(Array.prototype.slice.apply(this,arguments),"slice",Array.prototype.slice.call(arguments).join(","))},map:function(E){return this.pushStack(o.map(this,function(G,F){return E.call(G,F,G)}))},andSelf:function(){return this.add(this.prevObject)},domManip:function(J,M,L){if(this[0]){var I=(this[0].ownerDocument||this[0]).createDocumentFragment(),F=o.clean(J,(this[0].ownerDocument||this[0]),I),H=I.firstChild;if(H){for(var G=0,E=this.length;G<E;G++){L.call(K(this[G],H),this.length>1||G>0?I.cloneNode(true):I)}}if(F){o.each(F,z)}}return this;function K(N,O){return M&&o.nodeName(N,"table")&&o.nodeName(O,"tr")?(N.getElementsByTagName("tbody")[0]||N.appendChild(N.ownerDocument.createElement("tbody"))):N}}};o.fn.init.prototype=o.fn;function z(E,F){if(F.src){o.ajax({url:F.src,async:false,dataType:"script"})}else{o.globalEval(F.text||F.textContent||F.innerHTML||"")}if(F.parentNode){F.parentNode.removeChild(F)}}function e(){return +new Date}o.extend=o.fn.extend=function(){var J=arguments[0]||{},H=1,I=arguments.length,E=false,G;if(typeof J==="boolean"){E=J;J=arguments[1]||{};H=2}if(typeof J!=="object"&&!o.isFunction(J)){J={}}if(I==H){J=this;--H}for(;H<I;H++){if((G=arguments[H])!=null){for(var F in G){var K=J[F],L=G[F];if(J===L){continue}if(E&&L&&typeof L==="object"&&!L.nodeType){J[F]=o.extend(E,K||(L.length!=null?[]:{}),L)}else{if(L!==g){J[F]=L}}}}}return J};var b=\/z-?index|font-?weight|opacity|zoom|line-?height\/i,q=document.defaultView||{},s=Object.prototype.toString;o.extend({noConflict:function(E){l.$=p;if(E){l.jQuery=y}return o},isFunction:function(E){return s.call(E)==="[object Function]"},isArray:function(E){return s.call(E)==="[object Array]"},isXMLDoc:function(E){return E.nodeType===9&&E.documentElement.nodeName!=="HTML"||!!E.ownerDocument&&o.isXMLDoc(E.ownerDocument)},globalEval:function(G){if(G&&\/\\S\/.test(G)){var F=document.getElementsByTagName("head")[0]||document.documentElement,E=document.createElement("script");E.type="text\/javascript";if(o.support.scriptEval){E.appendChild(document.createTextNode(G))}else{E.text=G}F.insertBefore(E,F.firstChild);F.removeChild(E)}},nodeName:function(F,E){return F.nodeName&&F.nodeName.toUpperCase()==E.toUpperCase()},each:function(G,K,F){var E,H=0,I=G.length;if(F){if(I===g){for(E in G){if(K.apply(G[E],F)===false){break}}}else{for(;H<I;){if(K.apply(G[H++],F)===false){break}}}}else{if(I===g){for(E in G){if(K.call(G[E],E,G[E])===false){break}}}else{for(var J=G[0];H<I&&K.call(J,H,J)!==false;J=G[++H]){}}}return G},prop:function(H,I,G,F,E){if(o.isFunction(I)){I=I.call(H,F)}return typeof I==="number"&&G=="curCSS"&&!b.test(E)?I+"px":I},className:{add:function(E,F){o.each((F||"").split(\/\\s+\/),function(G,H){if(E.nodeType==1&&!o.className.has(E.className,H)){E.className+=(E.className?" ":"")+H}})},remove:function(E,F){if(E.nodeType==1){E.className=F!==g?o.grep(E.className.split(\/\\s+\/),function(G){return !o.className.has(F,G)}).join(" "):""}},has:function(F,E){return F&&o.inArray(E,(F.className||F).toString().split(\/\\s+\/))>-1}},swap:function(H,G,I){var E={};for(var F in G){E[F]=H.style[F];H.style[F]=G[F]}I.call(H);for(var F in G){H.style[F]=E[F]}},css:function(H,F,J,E){if(F=="width"||F=="height"){var L,G={position:"absolute",visibility:"hidden",display:"block"},K=F=="width"?["Left","Right"]:["Top","Bottom"];function I(){L=F=="width"?H.offsetWidth:H.offsetHeight;if(E==="border"){return}o.each(K,function(){if(!E){L-=parseFloat(o.curCSS(H,"padding"+this,true))||0}if(E==="margin"){L+=parseFloat(o.curCSS(H,"margin"+this,true))||0}else{L-=parseFloat(o.curCSS(H,"border"+this+"Width",true))||0}})}if(H.offsetWidth!==0){I()}else{o.swap(H,G,I)}return Math.max(0,Math.round(L))}return o.curCSS(H,F,J)},curCSS:function(I,F,G){var L,E=I.style;if(F=="opacity"&&!o.support.opacity){L=o.attr(E,"opacity");return L==""?"1":L}if(F.match(\/float\/i)){F=w}if(!G&&E&&E[F]){L=E[F]}else{if(q.getComputedStyle){if(F.match(\/float\/i)){F="float"}F=F.replace(\/([A-Z])\/g,"-$1").toLowerCase();var M=q.getComputedStyle(I,null);if(M){L=M.getPropertyValue(F)}if(F=="opacity"&&L==""){L="1"}}else{if(I.currentStyle){var J=F.replace(\/\\-(\\w)\/g,function(N,O){return O.toUpperCase()});L=I.currentStyle[F]||I.currentStyle[J];if(!\/^\\d+(px)?$\/i.test(L)&&\/^\\d\/.test(L)){var H=E.left,K=I.runtimeStyle.left;I.runtimeStyle.left=I.currentStyle.left;E.left=L||0;L=E.pixelLeft+"px";E.left=H;I.runtimeStyle.left=K}}}}return L},clean:function(F,K,I){K=K||document;if(typeof K.createElement==="undefined"){K=K.ownerDocument||K[0]&&K[0].ownerDocument||document}if(!I&&F.length===1&&typeof F[0]==="string"){var H=\/^<(\\w+)\\s*\\\/?>$\/.exec(F[0]);if(H){return[K.createElement(H[1])]}}var G=[],E=[],L=K.createElement("div");o.each(F,function(P,S){if(typeof S==="number"){S+=""}if(!S){return}if(typeof S==="string"){S=S.replace(\/(<(\\w+)[^>]*?)\\\/>\/g,function(U,V,T){return T.match(\/^(abbr|br|col|img|input|link|meta|param|hr|area|embed)$\/i)?U:V+"><\/"+T+">"});var O=S.replace(\/^\\s+\/,"").substring(0,10).toLowerCase();var Q=!O.indexOf("<opt")&&[1,"<select multiple='multiple'>","<\/select>"]||!O.indexOf("<leg")&&[1,"<fieldset>","<\/fieldset>"]||O.match(\/^<(thead|tbody|tfoot|colg|cap)\/)&&[1,"<table>","<\/table>"]||!O.indexOf("<tr")&&[2,"<table><tbody>","<\/tbody><\/table>"]||(!O.indexOf("<td")||!O.indexOf("<th"))&&[3,"<table><tbody><tr>","<\/tr><\/tbody><\/table>"]||!O.indexOf("<col")&&[2,"<table><tbody><\/tbody><colgroup>","<\/colgroup><\/table>"]||!o.support.htmlSerialize&&[1,"div<div>","<\/div>"]||[0,"",""];L.innerHTML=Q[1]+S+Q[2];while(Q[0]--){L=L.lastChild}if(!o.support.tbody){var R=\/<tbody\/i.test(S),N=!O.indexOf("<table")&&!R?L.firstChild&&L.firstChild.childNodes:Q[1]=="<table>"&&!R?L.childNodes:[];for(var M=N.length-1;M>=0;--M){if(o.nodeName(N[M],"tbody")&&!N[M].childNodes.length){N[M].parentNode.removeChild(N[M])}}}if(!o.support.leadingWhitespace&&\/^\\s\/.test(S)){L.insertBefore(K.createTextNode(S.match(\/^\\s*\/)[0]),L.firstChild)}S=o.makeArray(L.childNodes)}if(S.nodeType){G.push(S)}else{G=o.merge(G,S)}});if(I){for(var J=0;G[J];J++){if(o.nodeName(G[J],"script")&&(!G[J].type||G[J].type.toLowerCase()==="text\/javascript")){E.push(G[J].parentNode?G[J].parentNode.removeChild(G[J]):G[J])}else{if(G[J].nodeType===1){G.splice.apply(G,[J+1,0].concat(o.makeArray(G[J].getElementsByTagName("script"))))}I.appendChild(G[J])}}return E}return G},attr:function(J,G,K){if(!J||J.nodeType==3||J.nodeType==8){return g}var H=!o.isXMLDoc(J),L=K!==g;G=H&&o.props[G]||G;if(J.tagName){var F=\/href|src|style\/.test(G);if(G=="selected"&&J.parentNode){J.parentNode.selectedIndex}if(G in J&&H&&!F){if(L){if(G=="type"&&o.nodeName(J,"input")&&J.parentNode){throw"type property can't be changed"}J[G]=K}if(o.nodeName(J,"form")&&J.getAttributeNode(G)){return J.getAttributeNode(G).nodeValue}if(G=="tabIndex"){var I=J.getAttributeNode("tabIndex");return I&&I.specified?I.value:J.nodeName.match(\/(button|input|object|select|textarea)\/i)?0:J.nodeName.match(\/^(a|area)$\/i)&&J.href?0:g}return J[G]}if(!o.support.style&&H&&G=="style"){return o.attr(J.style,"cssText",K)}if(L){J.setAttribute(G,""+K)}var E=!o.support.hrefNormalized&&H&&F?J.getAttribute(G,2):J.getAttribute(G);return E===null?g:E}if(!o.support.opacity&&G=="opacity"){if(L){J.zoom=1;J.filter=(J.filter||"").replace(\/alpha\\([^)]*\\)\/,"")+(parseInt(K)+""=="NaN"?"":"alpha(opacity="+K*100+")")}return J.filter&&J.filter.indexOf("opacity=")>=0?(parseFloat(J.filter.match(\/opacity=([^)]*)\/)[1])\/100)+"":""}G=G.replace(\/-([a-z])\/ig,function(M,N){return N.toUpperCase()});if(L){J[G]=K}return J[G]},trim:function(E){return(E||"").replace(\/^\\s+|\\s+$\/g,"")},makeArray:function(G){var E=[];if(G!=null){var F=G.length;if(F==null||typeof G==="string"||o.isFunction(G)||G.setInterval){E[0]=G}else{while(F){E[--F]=G[F]}}}return E},inArray:function(G,H){for(var E=0,F=H.length;E<F;E++){if(H[E]===G){return E}}return -1},merge:function(H,E){var F=0,G,I=H.length;if(!o.support.getAll){while((G=E[F++])!=null){if(G.nodeType!=8){H[I++]=G}}}else{while((G=E[F++])!=null){H[I++]=G}}return H},unique:function(K){var F=[],E={};try{for(var G=0,H=K.length;G<H;G++){var J=o.data(K[G]);if(!E[J]){E[J]=true;F.push(K[G])}}}catch(I){F=K}return F},grep:function(F,J,E){var G=[];for(var H=0,I=F.length;H<I;H++){if(!E!=!J(F[H],H)){G.push(F[H])}}return G},map:function(E,J){var F=[];for(var G=0,H=E.length;G<H;G++){var I=J(E[G],G);if(I!=null){F[F.length]=I}}return F.concat.apply([],F)}});var C=navigator.userAgent.toLowerCase();o.browser={version:(C.match(\/.+(?:rv|it|ra|ie)[\\\/: ]([\\d.]+)\/)||[0,"0"])[1],safari:\/webkit\/.test(C),opera:\/opera\/.test(C),msie:\/msie\/.test(C)&&!\/opera\/.test(C),mozilla:\/mozilla\/.test(C)&&!\/(compatible|webkit)\/.test(C)};o.each({parent:function(E){return E.parentNode},parents:function(E){return o.dir(E,"parentNode")},next:function(E){return o.nth(E,2,"nextSibling")},prev:function(E){return o.nth(E,2,"previousSibling")},nextAll:function(E){return o.dir(E,"nextSibling")},prevAll:function(E){return o.dir(E,"previousSibling")},siblings:function(E){return o.sibling(E.parentNode.firstChild,E)},children:function(E){return o.sibling(E.firstChild)},contents:function(E){return o.nodeName(E,"iframe")?E.contentDocument||E.contentWindow.document:o.makeArray(E.childNodes)}},function(E,F){o.fn[E]=function(G){var H=o.map(this,F);if(G&&typeof G=="string"){H=o.multiFilter(G,H)}return this.pushStack(o.unique(H),E,G)}});o.each({appendTo:"append",prependTo:"prepend",insertBefore:"before",insertAfter:"after",replaceAll:"replaceWith"},function(E,F){o.fn[E]=function(G){var J=[],L=o(G);for(var K=0,H=L.length;K<H;K++){$/;"	f
e	../CMSIS/Documentation/RTOS/html/jquery.js	/^(function(){var l=this,g,y=l.jQuery,p=l.$,o=l.jQuery=l.$=function(E,F){return new o.fn.init(E,F)},D=\/^[^<]*(<(.|\\s)+>)[^>]*$|^#([\\w-]+)$\/,f=\/^.[^:#\\[\\.,]*$\/;o.fn=o.prototype={init:function(E,H){E=E||document;if(E.nodeType){this[0]=E;this.length=1;this.context=E;return this}if(typeof E==="string"){var G=D.exec(E);if(G&&(G[1]||!H)){if(G[1]){E=o.clean([G[1]],H)}else{var I=document.getElementById(G[3]);if(I&&I.id!=G[3]){return o().find(E)}var F=o(I||[]);F.context=document;F.selector=E;return F}}else{return o(H).find(E)}}else{if(o.isFunction(E)){return o(document).ready(E)}}if(E.selector&&E.context){this.selector=E.selector;this.context=E.context}return this.setArray(o.isArray(E)?E:o.makeArray(E))},selector:"",jquery:"1.3.2",size:function(){return this.length},get:function(E){return E===g?Array.prototype.slice.call(this):this[E]},pushStack:function(F,H,E){var G=o(F);G.prevObject=this;G.context=this.context;if(H==="find"){G.selector=this.selector+(this.selector?" ":"")+E}else{if(H){G.selector=this.selector+"."+H+"("+E+")"}}return G},setArray:function(E){this.length=0;Array.prototype.push.apply(this,E);return this},each:function(F,E){return o.each(this,F,E)},index:function(E){return o.inArray(E&&E.jquery?E[0]:E,this)},attr:function(F,H,G){var E=F;if(typeof F==="string"){if(H===g){return this[0]&&o[G||"attr"](this[0],F)}else{E={};E[F]=H}}return this.each(function(I){for(F in E){o.attr(G?this.style:this,F,o.prop(this,E[F],G,I,F))}})},css:function(E,F){if((E=="width"||E=="height")&&parseFloat(F)<0){F=g}return this.attr(E,F,"curCSS")},text:function(F){if(typeof F!=="object"&&F!=null){return this.empty().append((this[0]&&this[0].ownerDocument||document).createTextNode(F))}var E="";o.each(F||this,function(){o.each(this.childNodes,function(){if(this.nodeType!=8){E+=this.nodeType!=1?this.nodeValue:o.fn.text([this])}})});return E},wrapAll:function(E){if(this[0]){var F=o(E,this[0].ownerDocument).clone();if(this[0].parentNode){F.insertBefore(this[0])}F.map(function(){var G=this;while(G.firstChild){G=G.firstChild}return G}).append(this)}return this},wrapInner:function(E){return this.each(function(){o(this).contents().wrapAll(E)})},wrap:function(E){return this.each(function(){o(this).wrapAll(E)})},append:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.appendChild(E)}})},prepend:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.insertBefore(E,this.firstChild)}})},before:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this)})},after:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this.nextSibling)})},end:function(){return this.prevObject||o([])},push:[].push,sort:[].sort,splice:[].splice,find:function(E){if(this.length===1){var F=this.pushStack([],"find",E);F.length=0;o.find(E,this[0],F);return F}else{return this.pushStack(o.unique(o.map(this,function(G){return o.find(E,G)})),"find",E)}},clone:function(G){var E=this.map(function(){if(!o.support.noCloneEvent&&!o.isXMLDoc(this)){var I=this.outerHTML;if(!I){var J=this.ownerDocument.createElement("div");J.appendChild(this.cloneNode(true));I=J.innerHTML}return o.clean([I.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,"").replace(\/^\\s*\/,"")])[0]}else{return this.cloneNode(true)}});if(G===true){var H=this.find("*").andSelf(),F=0;E.find("*").andSelf().each(function(){if(this.nodeName!==H[F].nodeName){return}var I=o.data(H[F],"events");for(var K in I){for(var J in I[K]){o.event.add(this,K,I[K][J],I[K][J].data)}}F++})}return E},filter:function(E){return this.pushStack(o.isFunction(E)&&o.grep(this,function(G,F){return E.call(G,F)})||o.multiFilter(E,o.grep(this,function(F){return F.nodeType===1})),"filter",E)},closest:function(E){var G=o.expr.match.POS.test(E)?o(E):null,F=0;return this.map(function(){var H=this;while(H&&H.ownerDocument){if(G?G.index(H)>-1:o(H).is(E)){o.data(H,"closest",F);return H}H=H.parentNode;F++}})},not:function(E){if(typeof E==="string"){if(f.test(E)){return this.pushStack(o.multiFilter(E,this,true),"not",E)}else{E=o.multiFilter(E,this)}}var F=E.length&&E[E.length-1]!==g&&!E.nodeType;return this.filter(function(){return F?o.inArray(this,E)<0:this!=E})},add:function(E){return this.pushStack(o.unique(o.merge(this.get(),typeof E==="string"?o(E):o.makeArray(E))))},is:function(E){return !!E&&o.multiFilter(E,this).length>0},hasClass:function(E){return !!E&&this.is("."+E)},val:function(K){if(K===g){var E=this[0];if(E){if(o.nodeName(E,"option")){return(E.attributes.value||{}).specified?E.value:E.text}if(o.nodeName(E,"select")){var I=E.selectedIndex,L=[],M=E.options,H=E.type=="select-one";if(I<0){return null}for(var F=H?I:0,J=H?I+1:M.length;F<J;F++){var G=M[F];if(G.selected){K=o(G).val();if(H){return K}L.push(K)}}return L}return(E.value||"").replace(\/\\r\/g,"")}return g}if(typeof K==="number"){K+=""}return this.each(function(){if(this.nodeType!=1){return}if(o.isArray(K)&&\/radio|checkbox\/.test(this.type)){this.checked=(o.inArray(this.value,K)>=0||o.inArray(this.name,K)>=0)}else{if(o.nodeName(this,"select")){var N=o.makeArray(K);o("option",this).each(function(){this.selected=(o.inArray(this.value,N)>=0||o.inArray(this.text,N)>=0)});if(!N.length){this.selectedIndex=-1}}else{this.value=K}}})},html:function(E){return E===g?(this[0]?this[0].innerHTML.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,""):null):this.empty().append(E)},replaceWith:function(E){return this.after(E).remove()},eq:function(E){return this.slice(E,+E+1)},slice:function(){return this.pushStack(Array.prototype.slice.apply(this,arguments),"slice",Array.prototype.slice.call(arguments).join(","))},map:function(E){return this.pushStack(o.map(this,function(G,F){return E.call(G,F,G)}))},andSelf:function(){return this.add(this.prevObject)},domManip:function(J,M,L){if(this[0]){var I=(this[0].ownerDocument||this[0]).createDocumentFragment(),F=o.clean(J,(this[0].ownerDocument||this[0]),I),H=I.firstChild;if(H){for(var G=0,E=this.length;G<E;G++){L.call(K(this[G],H),this.length>1||G>0?I.cloneNode(true):I)}}if(F){o.each(F,z)}}return this;function K(N,O){return M&&o.nodeName(N,"table")&&o.nodeName(O,"tr")?(N.getElementsByTagName("tbody")[0]||N.appendChild(N.ownerDocument.createElement("tbody"))):N}}};o.fn.init.prototype=o.fn;function z(E,F){if(F.src){o.ajax({url:F.src,async:false,dataType:"script"})}else{o.globalEval(F.text||F.textContent||F.innerHTML||"")}if(F.parentNode){F.parentNode.removeChild(F)}}function e(){return +new Date}o.extend=o.fn.extend=function(){var J=arguments[0]||{},H=1,I=arguments.length,E=false,G;if(typeof J==="boolean"){E=J;J=arguments[1]||{};H=2}if(typeof J!=="object"&&!o.isFunction(J)){J={}}if(I==H){J=this;--H}for(;H<I;H++){if((G=arguments[H])!=null){for(var F in G){var K=J[F],L=G[F];if(J===L){continue}if(E&&L&&typeof L==="object"&&!L.nodeType){J[F]=o.extend(E,K||(L.length!=null?[]:{}),L)}else{if(L!==g){J[F]=L}}}}}return J};var b=\/z-?index|font-?weight|opacity|zoom|line-?height\/i,q=document.defaultView||{},s=Object.prototype.toString;o.extend({noConflict:function(E){l.$=p;if(E){l.jQuery=y}return o},isFunction:function(E){return s.call(E)==="[object Function]"},isArray:function(E){return s.call(E)==="[object Array]"},isXMLDoc:function(E){return E.nodeType===9&&E.documentElement.nodeName!=="HTML"||!!E.ownerDocument&&o.isXMLDoc(E.ownerDocument)},globalEval:function(G){if(G&&\/\\S\/.test(G)){var F=document.getElementsByTagName("head")[0]||document.documentElement,E=document.createElement("script");E.type="text\/javascript";if(o.support.scriptEval){E.appendChild(document.createTextNode(G))}else{E.text=G}F.insertBefore(E,F.firstChild);F.removeChild(E)}},nodeName:function(F,E){return F.nodeName&&F.nodeName.toUpperCase()==E.toUpperCase()},each:function(G,K,F){var E,H=0,I=G.length;if(F){if(I===g){for(E in G){if(K.apply(G[E],F)===false){break}}}else{for(;H<I;){if(K.apply(G[H++],F)===false){break}}}}else{if(I===g){for(E in G){if(K.call(G[E],E,G[E])===false){break}}}else{for(var J=G[0];H<I&&K.call(J,H,J)!==false;J=G[++H]){}}}return G},prop:function(H,I,G,F,E){if(o.isFunction(I)){I=I.call(H,F)}return typeof I==="number"&&G=="curCSS"&&!b.test(E)?I+"px":I},className:{add:function(E,F){o.each((F||"").split(\/\\s+\/),function(G,H){if(E.nodeType==1&&!o.className.has(E.className,H)){E.className+=(E.className?" ":"")+H}})},remove:function(E,F){if(E.nodeType==1){E.className=F!==g?o.grep(E.className.split(\/\\s+\/),function(G){return !o.className.has(F,G)}).join(" "):""}},has:function(F,E){return F&&o.inArray(E,(F.className||F).toString().split(\/\\s+\/))>-1}},swap:function(H,G,I){var E={};for(var F in G){E[F]=H.style[F];H.style[F]=G[F]}I.call(H);for(var F in G){H.style[F]=E[F]}},css:function(H,F,J,E){if(F=="width"||F=="height"){var L,G={position:"absolute",visibility:"hidden",display:"block"},K=F=="width"?["Left","Right"]:["Top","Bottom"];function I(){L=F=="width"?H.offsetWidth:H.offsetHeight;if(E==="border"){return}o.each(K,function(){if(!E){L-=parseFloat(o.curCSS(H,"padding"+this,true))||0}if(E==="margin"){L+=parseFloat(o.curCSS(H,"margin"+this,true))||0}else{L-=parseFloat(o.curCSS(H,"border"+this+"Width",true))||0}})}if(H.offsetWidth!==0){I()}else{o.swap(H,G,I)}return Math.max(0,Math.round(L))}return o.curCSS(H,F,J)},curCSS:function(I,F,G){var L,E=I.style;if(F=="opacity"&&!o.support.opacity){L=o.attr(E,"opacity");return L==""?"1":L}if(F.match(\/float\/i)){F=w}if(!G&&E&&E[F]){L=E[F]}else{if(q.getComputedStyle){if(F.match(\/float\/i)){F="float"}F=F.replace(\/([A-Z])\/g,"-$1").toLowerCase();var M=q.getComputedStyle(I,null);if(M){L=M.getPropertyValue(F)}if(F=="opacity"&&L==""){L="1"}}else{if(I.currentStyle){var J=F.replace(\/\\-(\\w)\/g,function(N,O){return O.toUpperCase()});L=I.currentStyle[F]||I.currentStyle[J];if(!\/^\\d+(px)?$\/i.test(L)&&\/^\\d\/.test(L)){var H=E.left,K=I.runtimeStyle.left;I.runtimeStyle.left=I.currentStyle.left;E.left=L||0;L=E.pixelLeft+"px";E.left=H;I.runtimeStyle.left=K}}}}return L},clean:function(F,K,I){K=K||document;if(typeof K.createElement==="undefined"){K=K.ownerDocument||K[0]&&K[0].ownerDocument||document}if(!I&&F.length===1&&typeof F[0]==="string"){var H=\/^<(\\w+)\\s*\\\/?>$\/.exec(F[0]);if(H){return[K.createElement(H[1])]}}var G=[],E=[],L=K.createElement("div");o.each(F,function(P,S){if(typeof S==="number"){S+=""}if(!S){return}if(typeof S==="string"){S=S.replace(\/(<(\\w+)[^>]*?)\\\/>\/g,function(U,V,T){return T.match(\/^(abbr|br|col|img|input|link|meta|param|hr|area|embed)$\/i)?U:V+"><\/"+T+">"});var O=S.replace(\/^\\s+\/,"").substring(0,10).toLowerCase();var Q=!O.indexOf("<opt")&&[1,"<select multiple='multiple'>","<\/select>"]||!O.indexOf("<leg")&&[1,"<fieldset>","<\/fieldset>"]||O.match(\/^<(thead|tbody|tfoot|colg|cap)\/)&&[1,"<table>","<\/table>"]||!O.indexOf("<tr")&&[2,"<table><tbody>","<\/tbody><\/table>"]||(!O.indexOf("<td")||!O.indexOf("<th"))&&[3,"<table><tbody><tr>","<\/tr><\/tbody><\/table>"]||!O.indexOf("<col")&&[2,"<table><tbody><\/tbody><colgroup>","<\/colgroup><\/table>"]||!o.support.htmlSerialize&&[1,"div<div>","<\/div>"]||[0,"",""];L.innerHTML=Q[1]+S+Q[2];while(Q[0]--){L=L.lastChild}if(!o.support.tbody){var R=\/<tbody\/i.test(S),N=!O.indexOf("<table")&&!R?L.firstChild&&L.firstChild.childNodes:Q[1]=="<table>"&&!R?L.childNodes:[];for(var M=N.length-1;M>=0;--M){if(o.nodeName(N[M],"tbody")&&!N[M].childNodes.length){N[M].parentNode.removeChild(N[M])}}}if(!o.support.leadingWhitespace&&\/^\\s\/.test(S)){L.insertBefore(K.createTextNode(S.match(\/^\\s*\/)[0]),L.firstChild)}S=o.makeArray(L.childNodes)}if(S.nodeType){G.push(S)}else{G=o.merge(G,S)}});if(I){for(var J=0;G[J];J++){if(o.nodeName(G[J],"script")&&(!G[J].type||G[J].type.toLowerCase()==="text\/javascript")){E.push(G[J].parentNode?G[J].parentNode.removeChild(G[J]):G[J])}else{if(G[J].nodeType===1){G.splice.apply(G,[J+1,0].concat(o.makeArray(G[J].getElementsByTagName("script"))))}I.appendChild(G[J])}}return E}return G},attr:function(J,G,K){if(!J||J.nodeType==3||J.nodeType==8){return g}var H=!o.isXMLDoc(J),L=K!==g;G=H&&o.props[G]||G;if(J.tagName){var F=\/href|src|style\/.test(G);if(G=="selected"&&J.parentNode){J.parentNode.selectedIndex}if(G in J&&H&&!F){if(L){if(G=="type"&&o.nodeName(J,"input")&&J.parentNode){throw"type property can't be changed"}J[G]=K}if(o.nodeName(J,"form")&&J.getAttributeNode(G)){return J.getAttributeNode(G).nodeValue}if(G=="tabIndex"){var I=J.getAttributeNode("tabIndex");return I&&I.specified?I.value:J.nodeName.match(\/(button|input|object|select|textarea)\/i)?0:J.nodeName.match(\/^(a|area)$\/i)&&J.href?0:g}return J[G]}if(!o.support.style&&H&&G=="style"){return o.attr(J.style,"cssText",K)}if(L){J.setAttribute(G,""+K)}var E=!o.support.hrefNormalized&&H&&F?J.getAttribute(G,2):J.getAttribute(G);return E===null?g:E}if(!o.support.opacity&&G=="opacity"){if(L){J.zoom=1;J.filter=(J.filter||"").replace(\/alpha\\([^)]*\\)\/,"")+(parseInt(K)+""=="NaN"?"":"alpha(opacity="+K*100+")")}return J.filter&&J.filter.indexOf("opacity=")>=0?(parseFloat(J.filter.match(\/opacity=([^)]*)\/)[1])\/100)+"":""}G=G.replace(\/-([a-z])\/ig,function(M,N){return N.toUpperCase()});if(L){J[G]=K}return J[G]},trim:function(E){return(E||"").replace(\/^\\s+|\\s+$\/g,"")},makeArray:function(G){var E=[];if(G!=null){var F=G.length;if(F==null||typeof G==="string"||o.isFunction(G)||G.setInterval){E[0]=G}else{while(F){E[--F]=G[F]}}}return E},inArray:function(G,H){for(var E=0,F=H.length;E<F;E++){if(H[E]===G){return E}}return -1},merge:function(H,E){var F=0,G,I=H.length;if(!o.support.getAll){while((G=E[F++])!=null){if(G.nodeType!=8){H[I++]=G}}}else{while((G=E[F++])!=null){H[I++]=G}}return H},unique:function(K){var F=[],E={};try{for(var G=0,H=K.length;G<H;G++){var J=o.data(K[G]);if(!E[J]){E[J]=true;F.push(K[G])}}}catch(I){F=K}return F},grep:function(F,J,E){var G=[];for(var H=0,I=F.length;H<I;H++){if(!E!=!J(F[H],H)){G.push(F[H])}}return G},map:function(E,J){var F=[];for(var G=0,H=E.length;G<H;G++){var I=J(E[G],G);if(I!=null){F[F.length]=I}}return F.concat.apply([],F)}});var C=navigator.userAgent.toLowerCase();o.browser={version:(C.match(\/.+(?:rv|it|ra|ie)[\\\/: ]([\\d.]+)\/)||[0,"0"])[1],safari:\/webkit\/.test(C),opera:\/opera\/.test(C),msie:\/msie\/.test(C)&&!\/opera\/.test(C),mozilla:\/mozilla\/.test(C)&&!\/(compatible|webkit)\/.test(C)};o.each({parent:function(E){return E.parentNode},parents:function(E){return o.dir(E,"parentNode")},next:function(E){return o.nth(E,2,"nextSibling")},prev:function(E){return o.nth(E,2,"previousSibling")},nextAll:function(E){return o.dir(E,"nextSibling")},prevAll:function(E){return o.dir(E,"previousSibling")},siblings:function(E){return o.sibling(E.parentNode.firstChild,E)},children:function(E){return o.sibling(E.firstChild)},contents:function(E){return o.nodeName(E,"iframe")?E.contentDocument||E.contentWindow.document:o.makeArray(E.childNodes)}},function(E,F){o.fn[E]=function(G){var H=o.map(this,F);if(G&&typeof G=="string"){H=o.multiFilter(G,H)}return this.pushStack(o.unique(H),E,G)}});o.each({appendTo:"append",prependTo:"prepend",insertBefore:"before",insertAfter:"after",replaceAll:"replaceWith"},function(E,F){o.fn[E]=function(G){var J=[],L=o(G);for(var K=0,H=L.length;K<H;K++){$/;"	f
e	../CMSIS/Documentation/SVD/html/jquery.js	/^(function(){var l=this,g,y=l.jQuery,p=l.$,o=l.jQuery=l.$=function(E,F){return new o.fn.init(E,F)},D=\/^[^<]*(<(.|\\s)+>)[^>]*$|^#([\\w-]+)$\/,f=\/^.[^:#\\[\\.,]*$\/;o.fn=o.prototype={init:function(E,H){E=E||document;if(E.nodeType){this[0]=E;this.length=1;this.context=E;return this}if(typeof E==="string"){var G=D.exec(E);if(G&&(G[1]||!H)){if(G[1]){E=o.clean([G[1]],H)}else{var I=document.getElementById(G[3]);if(I&&I.id!=G[3]){return o().find(E)}var F=o(I||[]);F.context=document;F.selector=E;return F}}else{return o(H).find(E)}}else{if(o.isFunction(E)){return o(document).ready(E)}}if(E.selector&&E.context){this.selector=E.selector;this.context=E.context}return this.setArray(o.isArray(E)?E:o.makeArray(E))},selector:"",jquery:"1.3.2",size:function(){return this.length},get:function(E){return E===g?Array.prototype.slice.call(this):this[E]},pushStack:function(F,H,E){var G=o(F);G.prevObject=this;G.context=this.context;if(H==="find"){G.selector=this.selector+(this.selector?" ":"")+E}else{if(H){G.selector=this.selector+"."+H+"("+E+")"}}return G},setArray:function(E){this.length=0;Array.prototype.push.apply(this,E);return this},each:function(F,E){return o.each(this,F,E)},index:function(E){return o.inArray(E&&E.jquery?E[0]:E,this)},attr:function(F,H,G){var E=F;if(typeof F==="string"){if(H===g){return this[0]&&o[G||"attr"](this[0],F)}else{E={};E[F]=H}}return this.each(function(I){for(F in E){o.attr(G?this.style:this,F,o.prop(this,E[F],G,I,F))}})},css:function(E,F){if((E=="width"||E=="height")&&parseFloat(F)<0){F=g}return this.attr(E,F,"curCSS")},text:function(F){if(typeof F!=="object"&&F!=null){return this.empty().append((this[0]&&this[0].ownerDocument||document).createTextNode(F))}var E="";o.each(F||this,function(){o.each(this.childNodes,function(){if(this.nodeType!=8){E+=this.nodeType!=1?this.nodeValue:o.fn.text([this])}})});return E},wrapAll:function(E){if(this[0]){var F=o(E,this[0].ownerDocument).clone();if(this[0].parentNode){F.insertBefore(this[0])}F.map(function(){var G=this;while(G.firstChild){G=G.firstChild}return G}).append(this)}return this},wrapInner:function(E){return this.each(function(){o(this).contents().wrapAll(E)})},wrap:function(E){return this.each(function(){o(this).wrapAll(E)})},append:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.appendChild(E)}})},prepend:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.insertBefore(E,this.firstChild)}})},before:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this)})},after:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this.nextSibling)})},end:function(){return this.prevObject||o([])},push:[].push,sort:[].sort,splice:[].splice,find:function(E){if(this.length===1){var F=this.pushStack([],"find",E);F.length=0;o.find(E,this[0],F);return F}else{return this.pushStack(o.unique(o.map(this,function(G){return o.find(E,G)})),"find",E)}},clone:function(G){var E=this.map(function(){if(!o.support.noCloneEvent&&!o.isXMLDoc(this)){var I=this.outerHTML;if(!I){var J=this.ownerDocument.createElement("div");J.appendChild(this.cloneNode(true));I=J.innerHTML}return o.clean([I.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,"").replace(\/^\\s*\/,"")])[0]}else{return this.cloneNode(true)}});if(G===true){var H=this.find("*").andSelf(),F=0;E.find("*").andSelf().each(function(){if(this.nodeName!==H[F].nodeName){return}var I=o.data(H[F],"events");for(var K in I){for(var J in I[K]){o.event.add(this,K,I[K][J],I[K][J].data)}}F++})}return E},filter:function(E){return this.pushStack(o.isFunction(E)&&o.grep(this,function(G,F){return E.call(G,F)})||o.multiFilter(E,o.grep(this,function(F){return F.nodeType===1})),"filter",E)},closest:function(E){var G=o.expr.match.POS.test(E)?o(E):null,F=0;return this.map(function(){var H=this;while(H&&H.ownerDocument){if(G?G.index(H)>-1:o(H).is(E)){o.data(H,"closest",F);return H}H=H.parentNode;F++}})},not:function(E){if(typeof E==="string"){if(f.test(E)){return this.pushStack(o.multiFilter(E,this,true),"not",E)}else{E=o.multiFilter(E,this)}}var F=E.length&&E[E.length-1]!==g&&!E.nodeType;return this.filter(function(){return F?o.inArray(this,E)<0:this!=E})},add:function(E){return this.pushStack(o.unique(o.merge(this.get(),typeof E==="string"?o(E):o.makeArray(E))))},is:function(E){return !!E&&o.multiFilter(E,this).length>0},hasClass:function(E){return !!E&&this.is("."+E)},val:function(K){if(K===g){var E=this[0];if(E){if(o.nodeName(E,"option")){return(E.attributes.value||{}).specified?E.value:E.text}if(o.nodeName(E,"select")){var I=E.selectedIndex,L=[],M=E.options,H=E.type=="select-one";if(I<0){return null}for(var F=H?I:0,J=H?I+1:M.length;F<J;F++){var G=M[F];if(G.selected){K=o(G).val();if(H){return K}L.push(K)}}return L}return(E.value||"").replace(\/\\r\/g,"")}return g}if(typeof K==="number"){K+=""}return this.each(function(){if(this.nodeType!=1){return}if(o.isArray(K)&&\/radio|checkbox\/.test(this.type)){this.checked=(o.inArray(this.value,K)>=0||o.inArray(this.name,K)>=0)}else{if(o.nodeName(this,"select")){var N=o.makeArray(K);o("option",this).each(function(){this.selected=(o.inArray(this.value,N)>=0||o.inArray(this.text,N)>=0)});if(!N.length){this.selectedIndex=-1}}else{this.value=K}}})},html:function(E){return E===g?(this[0]?this[0].innerHTML.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,""):null):this.empty().append(E)},replaceWith:function(E){return this.after(E).remove()},eq:function(E){return this.slice(E,+E+1)},slice:function(){return this.pushStack(Array.prototype.slice.apply(this,arguments),"slice",Array.prototype.slice.call(arguments).join(","))},map:function(E){return this.pushStack(o.map(this,function(G,F){return E.call(G,F,G)}))},andSelf:function(){return this.add(this.prevObject)},domManip:function(J,M,L){if(this[0]){var I=(this[0].ownerDocument||this[0]).createDocumentFragment(),F=o.clean(J,(this[0].ownerDocument||this[0]),I),H=I.firstChild;if(H){for(var G=0,E=this.length;G<E;G++){L.call(K(this[G],H),this.length>1||G>0?I.cloneNode(true):I)}}if(F){o.each(F,z)}}return this;function K(N,O){return M&&o.nodeName(N,"table")&&o.nodeName(O,"tr")?(N.getElementsByTagName("tbody")[0]||N.appendChild(N.ownerDocument.createElement("tbody"))):N}}};o.fn.init.prototype=o.fn;function z(E,F){if(F.src){o.ajax({url:F.src,async:false,dataType:"script"})}else{o.globalEval(F.text||F.textContent||F.innerHTML||"")}if(F.parentNode){F.parentNode.removeChild(F)}}function e(){return +new Date}o.extend=o.fn.extend=function(){var J=arguments[0]||{},H=1,I=arguments.length,E=false,G;if(typeof J==="boolean"){E=J;J=arguments[1]||{};H=2}if(typeof J!=="object"&&!o.isFunction(J)){J={}}if(I==H){J=this;--H}for(;H<I;H++){if((G=arguments[H])!=null){for(var F in G){var K=J[F],L=G[F];if(J===L){continue}if(E&&L&&typeof L==="object"&&!L.nodeType){J[F]=o.extend(E,K||(L.length!=null?[]:{}),L)}else{if(L!==g){J[F]=L}}}}}return J};var b=\/z-?index|font-?weight|opacity|zoom|line-?height\/i,q=document.defaultView||{},s=Object.prototype.toString;o.extend({noConflict:function(E){l.$=p;if(E){l.jQuery=y}return o},isFunction:function(E){return s.call(E)==="[object Function]"},isArray:function(E){return s.call(E)==="[object Array]"},isXMLDoc:function(E){return E.nodeType===9&&E.documentElement.nodeName!=="HTML"||!!E.ownerDocument&&o.isXMLDoc(E.ownerDocument)},globalEval:function(G){if(G&&\/\\S\/.test(G)){var F=document.getElementsByTagName("head")[0]||document.documentElement,E=document.createElement("script");E.type="text\/javascript";if(o.support.scriptEval){E.appendChild(document.createTextNode(G))}else{E.text=G}F.insertBefore(E,F.firstChild);F.removeChild(E)}},nodeName:function(F,E){return F.nodeName&&F.nodeName.toUpperCase()==E.toUpperCase()},each:function(G,K,F){var E,H=0,I=G.length;if(F){if(I===g){for(E in G){if(K.apply(G[E],F)===false){break}}}else{for(;H<I;){if(K.apply(G[H++],F)===false){break}}}}else{if(I===g){for(E in G){if(K.call(G[E],E,G[E])===false){break}}}else{for(var J=G[0];H<I&&K.call(J,H,J)!==false;J=G[++H]){}}}return G},prop:function(H,I,G,F,E){if(o.isFunction(I)){I=I.call(H,F)}return typeof I==="number"&&G=="curCSS"&&!b.test(E)?I+"px":I},className:{add:function(E,F){o.each((F||"").split(\/\\s+\/),function(G,H){if(E.nodeType==1&&!o.className.has(E.className,H)){E.className+=(E.className?" ":"")+H}})},remove:function(E,F){if(E.nodeType==1){E.className=F!==g?o.grep(E.className.split(\/\\s+\/),function(G){return !o.className.has(F,G)}).join(" "):""}},has:function(F,E){return F&&o.inArray(E,(F.className||F).toString().split(\/\\s+\/))>-1}},swap:function(H,G,I){var E={};for(var F in G){E[F]=H.style[F];H.style[F]=G[F]}I.call(H);for(var F in G){H.style[F]=E[F]}},css:function(H,F,J,E){if(F=="width"||F=="height"){var L,G={position:"absolute",visibility:"hidden",display:"block"},K=F=="width"?["Left","Right"]:["Top","Bottom"];function I(){L=F=="width"?H.offsetWidth:H.offsetHeight;if(E==="border"){return}o.each(K,function(){if(!E){L-=parseFloat(o.curCSS(H,"padding"+this,true))||0}if(E==="margin"){L+=parseFloat(o.curCSS(H,"margin"+this,true))||0}else{L-=parseFloat(o.curCSS(H,"border"+this+"Width",true))||0}})}if(H.offsetWidth!==0){I()}else{o.swap(H,G,I)}return Math.max(0,Math.round(L))}return o.curCSS(H,F,J)},curCSS:function(I,F,G){var L,E=I.style;if(F=="opacity"&&!o.support.opacity){L=o.attr(E,"opacity");return L==""?"1":L}if(F.match(\/float\/i)){F=w}if(!G&&E&&E[F]){L=E[F]}else{if(q.getComputedStyle){if(F.match(\/float\/i)){F="float"}F=F.replace(\/([A-Z])\/g,"-$1").toLowerCase();var M=q.getComputedStyle(I,null);if(M){L=M.getPropertyValue(F)}if(F=="opacity"&&L==""){L="1"}}else{if(I.currentStyle){var J=F.replace(\/\\-(\\w)\/g,function(N,O){return O.toUpperCase()});L=I.currentStyle[F]||I.currentStyle[J];if(!\/^\\d+(px)?$\/i.test(L)&&\/^\\d\/.test(L)){var H=E.left,K=I.runtimeStyle.left;I.runtimeStyle.left=I.currentStyle.left;E.left=L||0;L=E.pixelLeft+"px";E.left=H;I.runtimeStyle.left=K}}}}return L},clean:function(F,K,I){K=K||document;if(typeof K.createElement==="undefined"){K=K.ownerDocument||K[0]&&K[0].ownerDocument||document}if(!I&&F.length===1&&typeof F[0]==="string"){var H=\/^<(\\w+)\\s*\\\/?>$\/.exec(F[0]);if(H){return[K.createElement(H[1])]}}var G=[],E=[],L=K.createElement("div");o.each(F,function(P,S){if(typeof S==="number"){S+=""}if(!S){return}if(typeof S==="string"){S=S.replace(\/(<(\\w+)[^>]*?)\\\/>\/g,function(U,V,T){return T.match(\/^(abbr|br|col|img|input|link|meta|param|hr|area|embed)$\/i)?U:V+"><\/"+T+">"});var O=S.replace(\/^\\s+\/,"").substring(0,10).toLowerCase();var Q=!O.indexOf("<opt")&&[1,"<select multiple='multiple'>","<\/select>"]||!O.indexOf("<leg")&&[1,"<fieldset>","<\/fieldset>"]||O.match(\/^<(thead|tbody|tfoot|colg|cap)\/)&&[1,"<table>","<\/table>"]||!O.indexOf("<tr")&&[2,"<table><tbody>","<\/tbody><\/table>"]||(!O.indexOf("<td")||!O.indexOf("<th"))&&[3,"<table><tbody><tr>","<\/tr><\/tbody><\/table>"]||!O.indexOf("<col")&&[2,"<table><tbody><\/tbody><colgroup>","<\/colgroup><\/table>"]||!o.support.htmlSerialize&&[1,"div<div>","<\/div>"]||[0,"",""];L.innerHTML=Q[1]+S+Q[2];while(Q[0]--){L=L.lastChild}if(!o.support.tbody){var R=\/<tbody\/i.test(S),N=!O.indexOf("<table")&&!R?L.firstChild&&L.firstChild.childNodes:Q[1]=="<table>"&&!R?L.childNodes:[];for(var M=N.length-1;M>=0;--M){if(o.nodeName(N[M],"tbody")&&!N[M].childNodes.length){N[M].parentNode.removeChild(N[M])}}}if(!o.support.leadingWhitespace&&\/^\\s\/.test(S)){L.insertBefore(K.createTextNode(S.match(\/^\\s*\/)[0]),L.firstChild)}S=o.makeArray(L.childNodes)}if(S.nodeType){G.push(S)}else{G=o.merge(G,S)}});if(I){for(var J=0;G[J];J++){if(o.nodeName(G[J],"script")&&(!G[J].type||G[J].type.toLowerCase()==="text\/javascript")){E.push(G[J].parentNode?G[J].parentNode.removeChild(G[J]):G[J])}else{if(G[J].nodeType===1){G.splice.apply(G,[J+1,0].concat(o.makeArray(G[J].getElementsByTagName("script"))))}I.appendChild(G[J])}}return E}return G},attr:function(J,G,K){if(!J||J.nodeType==3||J.nodeType==8){return g}var H=!o.isXMLDoc(J),L=K!==g;G=H&&o.props[G]||G;if(J.tagName){var F=\/href|src|style\/.test(G);if(G=="selected"&&J.parentNode){J.parentNode.selectedIndex}if(G in J&&H&&!F){if(L){if(G=="type"&&o.nodeName(J,"input")&&J.parentNode){throw"type property can't be changed"}J[G]=K}if(o.nodeName(J,"form")&&J.getAttributeNode(G)){return J.getAttributeNode(G).nodeValue}if(G=="tabIndex"){var I=J.getAttributeNode("tabIndex");return I&&I.specified?I.value:J.nodeName.match(\/(button|input|object|select|textarea)\/i)?0:J.nodeName.match(\/^(a|area)$\/i)&&J.href?0:g}return J[G]}if(!o.support.style&&H&&G=="style"){return o.attr(J.style,"cssText",K)}if(L){J.setAttribute(G,""+K)}var E=!o.support.hrefNormalized&&H&&F?J.getAttribute(G,2):J.getAttribute(G);return E===null?g:E}if(!o.support.opacity&&G=="opacity"){if(L){J.zoom=1;J.filter=(J.filter||"").replace(\/alpha\\([^)]*\\)\/,"")+(parseInt(K)+""=="NaN"?"":"alpha(opacity="+K*100+")")}return J.filter&&J.filter.indexOf("opacity=")>=0?(parseFloat(J.filter.match(\/opacity=([^)]*)\/)[1])\/100)+"":""}G=G.replace(\/-([a-z])\/ig,function(M,N){return N.toUpperCase()});if(L){J[G]=K}return J[G]},trim:function(E){return(E||"").replace(\/^\\s+|\\s+$\/g,"")},makeArray:function(G){var E=[];if(G!=null){var F=G.length;if(F==null||typeof G==="string"||o.isFunction(G)||G.setInterval){E[0]=G}else{while(F){E[--F]=G[F]}}}return E},inArray:function(G,H){for(var E=0,F=H.length;E<F;E++){if(H[E]===G){return E}}return -1},merge:function(H,E){var F=0,G,I=H.length;if(!o.support.getAll){while((G=E[F++])!=null){if(G.nodeType!=8){H[I++]=G}}}else{while((G=E[F++])!=null){H[I++]=G}}return H},unique:function(K){var F=[],E={};try{for(var G=0,H=K.length;G<H;G++){var J=o.data(K[G]);if(!E[J]){E[J]=true;F.push(K[G])}}}catch(I){F=K}return F},grep:function(F,J,E){var G=[];for(var H=0,I=F.length;H<I;H++){if(!E!=!J(F[H],H)){G.push(F[H])}}return G},map:function(E,J){var F=[];for(var G=0,H=E.length;G<H;G++){var I=J(E[G],G);if(I!=null){F[F.length]=I}}return F.concat.apply([],F)}});var C=navigator.userAgent.toLowerCase();o.browser={version:(C.match(\/.+(?:rv|it|ra|ie)[\\\/: ]([\\d.]+)\/)||[0,"0"])[1],safari:\/webkit\/.test(C),opera:\/opera\/.test(C),msie:\/msie\/.test(C)&&!\/opera\/.test(C),mozilla:\/mozilla\/.test(C)&&!\/(compatible|webkit)\/.test(C)};o.each({parent:function(E){return E.parentNode},parents:function(E){return o.dir(E,"parentNode")},next:function(E){return o.nth(E,2,"nextSibling")},prev:function(E){return o.nth(E,2,"previousSibling")},nextAll:function(E){return o.dir(E,"nextSibling")},prevAll:function(E){return o.dir(E,"previousSibling")},siblings:function(E){return o.sibling(E.parentNode.firstChild,E)},children:function(E){return o.sibling(E.firstChild)},contents:function(E){return o.nodeName(E,"iframe")?E.contentDocument||E.contentWindow.document:o.makeArray(E.childNodes)}},function(E,F){o.fn[E]=function(G){var H=o.map(this,F);if(G&&typeof G=="string"){H=o.multiFilter(G,H)}return this.pushStack(o.unique(H),E,G)}});o.each({appendTo:"append",prependTo:"prepend",insertBefore:"before",insertAfter:"after",replaceAll:"replaceWith"},function(E,F){o.fn[E]=function(G){var J=[],L=o(G);for(var K=0,H=L.length;K<H;K++){$/;"	f
eQueue	../inc/qf.h	/^    QF_EQUEUE_TYPE eQueue;$/;"	m	struct:QActiveTag	access:public
end	../inc/qequeue.h	/^    QEQueueCtr end;$/;"	m	struct:QEQueueTag	access:public
end	../inc/qmpool.h	/^    void *end;$/;"	m	struct:QMPoolTag	access:public
end	../inc/qs.h	/^    QSCtr    end;                 \/**< offset of the end of the ring buffer *\/$/;"	m	struct:QSPrivTag	access:public
energy	../CMSIS/Include/arm_math.h	/^    float32_t energy;    \/**< saves previous frame energy. *\/$/;"	m	struct:__anon70	access:public
energy	../CMSIS/Include/arm_math.h	/^    q15_t energy;        \/**< saves previous frame energy. *\/$/;"	m	struct:__anon72	access:public
energy	../CMSIS/Include/arm_math.h	/^    q31_t energy;         \/**< saves previous frame energy. *\/$/;"	m	struct:__anon71	access:public
enum-members	../CMSIS/Documentation/Core/html/group___n_v_i_c__gr.html	/^<tr><td colspan="2"><h2><a name="enum-members"><\/a>$/;"	a
enum-members	../CMSIS/Documentation/RTOS/html/group___c_m_s_i_s___r_t_o_s___status.html	/^<tr><td colspan="2"><h2><a name="enum-members"><\/a>$/;"	a
enum-members	../CMSIS/Documentation/RTOS/html/group___c_m_s_i_s___r_t_o_s___thread_mgmt.html	/^<tr><td colspan="2"><h2><a name="enum-members"><\/a>$/;"	a
enum-members	../CMSIS/Documentation/RTOS/html/group___c_m_s_i_s___r_t_o_s___timer_mgmt.html	/^<tr><td colspan="2"><h2><a name="enum-members"><\/a>$/;"	a
enum_t	../inc/qevt.h	/^typedef int enum_t;$/;"	t
eqObjFilter	../inc/qs.h	/^    void const *eqObjFilter;            \/**<  raw queue for QF local filter *\/$/;"	m	struct:QSPrivTag	access:public
errOutput	../CMSIS/DSP_Lib/Examples/arm_signal_converge_example/arm_signal_converge_example_f32.c	/^float32_t errOutput[TEST_LENGTH_SAMPLES]; $/;"	v
err_signal	../CMSIS/DSP_Lib/Examples/arm_signal_converge_example/arm_signal_converge_example_f32.c	/^float32_t err_signal[BLOCKSIZE]; $/;"	v
exitAction	../inc/qep.h	/^    QActionHandler    const exitAction;   \/**< exit action handler function *\/$/;"	m	struct:QMStateTag	access:public
expandNode	../CMSIS/Documentation/Core/html/navtree.js	/^function expandNode(o, node, imm)$/;"	f
expandNode	../CMSIS/Documentation/DSP/html/navtree.js	/^function expandNode(o, node, imm)$/;"	f
expandNode	../CMSIS/Documentation/General/html/navtree.js	/^function expandNode(o, node, imm)$/;"	f
expandNode	../CMSIS/Documentation/RTOS/html/navtree.js	/^function expandNode(o, node, imm)$/;"	f
expandNode	../CMSIS/Documentation/SVD/html/navtree.js	/^function expandNode(o, node, imm)$/;"	f
fftLen	../CMSIS/Include/arm_math.h	/^    uint16_t     fftLen;               \/**< length of the FFT. *\/$/;"	m	struct:__anon46	access:public
fftLen	../CMSIS/Include/arm_math.h	/^    uint16_t    fftLen;              \/**< length of the FFT. *\/$/;"	m	struct:__anon45	access:public
fftLen	../CMSIS/Include/arm_math.h	/^    uint16_t  fftLen;                \/**< length of the FFT. *\/$/;"	m	struct:__anon44	access:public
fftLenBy2	../CMSIS/Include/arm_math.h	/^    uint16_t  fftLenBy2;                        \/**< length of the complex FFT. *\/$/;"	m	struct:__anon49	access:public
fftLenBy2	../CMSIS/Include/arm_math.h	/^    uint32_t fftLenBy2;                         \/**< length of the complex FFT. *\/$/;"	m	struct:__anon48	access:public
fftLenBy2	../CMSIS/Include/arm_math.h	/^    uint32_t fftLenBy2;                       \/**< length of the complex FFT. *\/$/;"	m	struct:__anon47	access:public
fftLenReal	../CMSIS/Include/arm_math.h	/^    uint32_t  fftLenReal;                       \/**< length of the real FFT. *\/$/;"	m	struct:__anon49	access:public
fftLenReal	../CMSIS/Include/arm_math.h	/^    uint32_t fftLenReal;                        \/**< length of the real FFT. *\/$/;"	m	struct:__anon48	access:public
fftLenReal	../CMSIS/Include/arm_math.h	/^    uint32_t fftLenReal;                      \/**< length of the real FFT. *\/$/;"	m	struct:__anon47	access:public
fftSize	../CMSIS/DSP_Lib/Examples/arm_fft_bin_example/arm_fft_bin_example_f32.c	/^uint32_t fftSize = 1024; $/;"	v
findNavTreePage	../CMSIS/Documentation/Core/html/navtree.js	/^function findNavTreePage(url, data)$/;"	f
findNavTreePage	../CMSIS/Documentation/DSP/html/navtree.js	/^function findNavTreePage(url, data)$/;"	f
findNavTreePage	../CMSIS/Documentation/General/html/navtree.js	/^function findNavTreePage(url, data)$/;"	f
findNavTreePage	../CMSIS/Documentation/RTOS/html/navtree.js	/^function findNavTreePage(url, data)$/;"	f
findNavTreePage	../CMSIS/Documentation/SVD/html/navtree.js	/^function findNavTreePage(url, data)$/;"	f
firCoeffs32	../CMSIS/DSP_Lib/Examples/arm_fir_example/arm_fir_example_f32.c	/^const float32_t firCoeffs32[NUM_TAPS] = { $/;"	v
firStateF32	../CMSIS/DSP_Lib/Examples/arm_fir_example/arm_fir_example_f32.c	/^static float32_t firStateF32[BLOCK_SIZE + NUM_TAPS - 1]; $/;"	v	file:
firStateF32	../CMSIS/DSP_Lib/Examples/arm_signal_converge_example/arm_signal_converge_example_f32.c	/^float32_t firStateF32[NUMTAPS + BLOCKSIZE];  $/;"	v
float32_t	../CMSIS/Include/arm_math.h	/^  typedef float float32_t;$/;"	t
float32_t	../inc/qevt.h	/^typedef float float32_t;$/;"	t
float64_t	../CMSIS/Include/arm_math.h	/^  typedef double float64_t;$/;"	t
float64_t	../inc/qevt.h	/^typedef double float64_t;$/;"	t
free_head	../inc/qmpool.h	/^    void * volatile free_head;$/;"	m	struct:QMPoolTag	access:public
frontEvt	../inc/qequeue.h	/^    QEvt const * volatile frontEvt;$/;"	m	struct:QEQueueTag	access:public
full	../inc/qs.h	/^    uint8_t  full;                 \/**< the ring buffer is temporarily full *\/$/;"	m	struct:QSPrivTag	access:public
fun	../inc/qep.h	/^    QStateHandler  fun;            \/**< pointer to a state handler function *\/$/;"	m	union:QMAttrTag	access:public
func-members	../CMSIS/Documentation/Core/html/group___core___register__gr.html	/^<tr><td colspan="2"><h2><a name="func-members"><\/a>$/;"	a
func-members	../CMSIS/Documentation/Core/html/group___i_t_m___debug__gr.html	/^<tr><td colspan="2"><h2><a name="func-members"><\/a>$/;"	a
func-members	../CMSIS/Documentation/Core/html/group___n_v_i_c__gr.html	/^<tr><td colspan="2"><h2><a name="func-members"><\/a>$/;"	a
func-members	../CMSIS/Documentation/Core/html/group___sys_tick__gr.html	/^<tr><td colspan="2"><h2><a name="func-members"><\/a>$/;"	a
func-members	../CMSIS/Documentation/Core/html/group__intrinsic___c_p_u__gr.html	/^<tr><td colspan="2"><h2><a name="func-members"><\/a>$/;"	a
func-members	../CMSIS/Documentation/Core/html/group__intrinsic___s_i_m_d__gr.html	/^<tr><td colspan="2"><h2><a name="func-members"><\/a>$/;"	a
func-members	../CMSIS/Documentation/Core/html/group__system__init__gr.html	/^<tr><td colspan="2"><h2><a name="func-members"><\/a>$/;"	a
func-members	../CMSIS/Documentation/DSP/html/group___basic_abs.html	/^<tr><td colspan="2"><h2><a name="func-members"><\/a>$/;"	a
func-members	../CMSIS/Documentation/DSP/html/group___basic_add.html	/^<tr><td colspan="2"><h2><a name="func-members"><\/a>$/;"	a
func-members	../CMSIS/Documentation/DSP/html/group___basic_mult.html	/^<tr><td colspan="2"><h2><a name="func-members"><\/a>$/;"	a
func-members	../CMSIS/Documentation/DSP/html/group___basic_sub.html	/^<tr><td colspan="2"><h2><a name="func-members"><\/a>$/;"	a
func-members	../CMSIS/Documentation/DSP/html/group___bilinear_interpolate.html	/^<tr><td colspan="2"><h2><a name="func-members"><\/a>$/;"	a
func-members	../CMSIS/Documentation/DSP/html/group___biquad_cascade_d_f1.html	/^<tr><td colspan="2"><h2><a name="func-members"><\/a>$/;"	a
func-members	../CMSIS/Documentation/DSP/html/group___biquad_cascade_d_f1__32x64.html	/^<tr><td colspan="2"><h2><a name="func-members"><\/a>$/;"	a
func-members	../CMSIS/Documentation/DSP/html/group___biquad_cascade_d_f2_t.html	/^<tr><td colspan="2"><h2><a name="func-members"><\/a>$/;"	a
func-members	../CMSIS/Documentation/DSP/html/group___c_f_f_t___c_i_f_f_t.html	/^<tr><td colspan="2"><h2><a name="func-members"><\/a>$/;"	a
func-members	../CMSIS/Documentation/DSP/html/group___cmplx_by_cmplx_mult.html	/^<tr><td colspan="2"><h2><a name="func-members"><\/a>$/;"	a
func-members	../CMSIS/Documentation/DSP/html/group___cmplx_by_real_mult.html	/^<tr><td colspan="2"><h2><a name="func-members"><\/a>$/;"	a
func-members	../CMSIS/Documentation/DSP/html/group___conv.html	/^<tr><td colspan="2"><h2><a name="func-members"><\/a>$/;"	a
func-members	../CMSIS/Documentation/DSP/html/group___corr.html	/^<tr><td colspan="2"><h2><a name="func-members"><\/a>$/;"	a
func-members	../CMSIS/Documentation/DSP/html/group___d_c_t4___i_d_c_t4.html	/^<tr><td colspan="2"><h2><a name="func-members"><\/a>$/;"	a
func-members	../CMSIS/Documentation/DSP/html/group___f_i_r.html	/^<tr><td colspan="2"><h2><a name="func-members"><\/a>$/;"	a
func-members	../CMSIS/Documentation/DSP/html/group___f_i_r___interpolate.html	/^<tr><td colspan="2"><h2><a name="func-members"><\/a>$/;"	a
func-members	../CMSIS/Documentation/DSP/html/group___f_i_r___lattice.html	/^<tr><td colspan="2"><h2><a name="func-members"><\/a>$/;"	a
func-members	../CMSIS/Documentation/DSP/html/group___f_i_r___sparse.html	/^<tr><td colspan="2"><h2><a name="func-members"><\/a>$/;"	a
func-members	../CMSIS/Documentation/DSP/html/group___f_i_r__decimate.html	/^<tr><td colspan="2"><h2><a name="func-members"><\/a>$/;"	a
func-members	../CMSIS/Documentation/DSP/html/group___fill.html	/^<tr><td colspan="2"><h2><a name="func-members"><\/a>$/;"	a
func-members	../CMSIS/Documentation/DSP/html/group___i_i_r___lattice.html	/^<tr><td colspan="2"><h2><a name="func-members"><\/a>$/;"	a
func-members	../CMSIS/Documentation/DSP/html/group___l_m_s.html	/^<tr><td colspan="2"><h2><a name="func-members"><\/a>$/;"	a
func-members	../CMSIS/Documentation/DSP/html/group___l_m_s___n_o_r_m.html	/^<tr><td colspan="2"><h2><a name="func-members"><\/a>$/;"	a
func-members	../CMSIS/Documentation/DSP/html/group___linear_interpolate.html	/^<tr><td colspan="2"><h2><a name="func-members"><\/a>$/;"	a
func-members	../CMSIS/Documentation/DSP/html/group___matrix_add.html	/^<tr><td colspan="2"><h2><a name="func-members"><\/a>$/;"	a
func-members	../CMSIS/Documentation/DSP/html/group___matrix_init.html	/^<tr><td colspan="2"><h2><a name="func-members"><\/a>$/;"	a
func-members	../CMSIS/Documentation/DSP/html/group___matrix_inv.html	/^<tr><td colspan="2"><h2><a name="func-members"><\/a>$/;"	a
func-members	../CMSIS/Documentation/DSP/html/group___matrix_mult.html	/^<tr><td colspan="2"><h2><a name="func-members"><\/a>$/;"	a
func-members	../CMSIS/Documentation/DSP/html/group___matrix_scale.html	/^<tr><td colspan="2"><h2><a name="func-members"><\/a>$/;"	a
func-members	../CMSIS/Documentation/DSP/html/group___matrix_sub.html	/^<tr><td colspan="2"><h2><a name="func-members"><\/a>$/;"	a
func-members	../CMSIS/Documentation/DSP/html/group___matrix_trans.html	/^<tr><td colspan="2"><h2><a name="func-members"><\/a>$/;"	a
func-members	../CMSIS/Documentation/DSP/html/group___max.html	/^<tr><td colspan="2"><h2><a name="func-members"><\/a>$/;"	a
func-members	../CMSIS/Documentation/DSP/html/group___min.html	/^<tr><td colspan="2"><h2><a name="func-members"><\/a>$/;"	a
func-members	../CMSIS/Documentation/DSP/html/group___p_i_d.html	/^<tr><td colspan="2"><h2><a name="func-members"><\/a>$/;"	a
func-members	../CMSIS/Documentation/DSP/html/group___partial_conv.html	/^<tr><td colspan="2"><h2><a name="func-members"><\/a>$/;"	a
func-members	../CMSIS/Documentation/DSP/html/group___r_f_f_t___r_i_f_f_t.html	/^<tr><td colspan="2"><h2><a name="func-members"><\/a>$/;"	a
func-members	../CMSIS/Documentation/DSP/html/group___r_m_s.html	/^<tr><td colspan="2"><h2><a name="func-members"><\/a>$/;"	a
func-members	../CMSIS/Documentation/DSP/html/group___s_q_r_t.html	/^<tr><td colspan="2"><h2><a name="func-members"><\/a>$/;"	a
func-members	../CMSIS/Documentation/DSP/html/group___s_t_d.html	/^<tr><td colspan="2"><h2><a name="func-members"><\/a>$/;"	a
func-members	../CMSIS/Documentation/DSP/html/group___sin_cos.html	/^<tr><td colspan="2"><h2><a name="func-members"><\/a>$/;"	a
func-members	../CMSIS/Documentation/DSP/html/group__clarke.html	/^<tr><td colspan="2"><h2><a name="func-members"><\/a>$/;"	a
func-members	../CMSIS/Documentation/DSP/html/group__cmplx__conj.html	/^<tr><td colspan="2"><h2><a name="func-members"><\/a>$/;"	a
func-members	../CMSIS/Documentation/DSP/html/group__cmplx__dot__prod.html	/^<tr><td colspan="2"><h2><a name="func-members"><\/a>$/;"	a
func-members	../CMSIS/Documentation/DSP/html/group__cmplx__mag.html	/^<tr><td colspan="2"><h2><a name="func-members"><\/a>$/;"	a
func-members	../CMSIS/Documentation/DSP/html/group__cmplx__mag__squared.html	/^<tr><td colspan="2"><h2><a name="func-members"><\/a>$/;"	a
func-members	../CMSIS/Documentation/DSP/html/group__copy.html	/^<tr><td colspan="2"><h2><a name="func-members"><\/a>$/;"	a
func-members	../CMSIS/Documentation/DSP/html/group__cos.html	/^<tr><td colspan="2"><h2><a name="func-members"><\/a>$/;"	a
func-members	../CMSIS/Documentation/DSP/html/group__dot__prod.html	/^<tr><td colspan="2"><h2><a name="func-members"><\/a>$/;"	a
func-members	../CMSIS/Documentation/DSP/html/group__float__to__x.html	/^<tr><td colspan="2"><h2><a name="func-members"><\/a>$/;"	a
func-members	../CMSIS/Documentation/DSP/html/group__inv__clarke.html	/^<tr><td colspan="2"><h2><a name="func-members"><\/a>$/;"	a
func-members	../CMSIS/Documentation/DSP/html/group__inv__park.html	/^<tr><td colspan="2"><h2><a name="func-members"><\/a>$/;"	a
func-members	../CMSIS/Documentation/DSP/html/group__mean.html	/^<tr><td colspan="2"><h2><a name="func-members"><\/a>$/;"	a
func-members	../CMSIS/Documentation/DSP/html/group__negate.html	/^<tr><td colspan="2"><h2><a name="func-members"><\/a>$/;"	a
func-members	../CMSIS/Documentation/DSP/html/group__offset.html	/^<tr><td colspan="2"><h2><a name="func-members"><\/a>$/;"	a
func-members	../CMSIS/Documentation/DSP/html/group__park.html	/^<tr><td colspan="2"><h2><a name="func-members"><\/a>$/;"	a
func-members	../CMSIS/Documentation/DSP/html/group__power.html	/^<tr><td colspan="2"><h2><a name="func-members"><\/a>$/;"	a
func-members	../CMSIS/Documentation/DSP/html/group__q15__to__x.html	/^<tr><td colspan="2"><h2><a name="func-members"><\/a>$/;"	a
func-members	../CMSIS/Documentation/DSP/html/group__q31__to__x.html	/^<tr><td colspan="2"><h2><a name="func-members"><\/a>$/;"	a
func-members	../CMSIS/Documentation/DSP/html/group__q7__to__x.html	/^<tr><td colspan="2"><h2><a name="func-members"><\/a>$/;"	a
func-members	../CMSIS/Documentation/DSP/html/group__scale.html	/^<tr><td colspan="2"><h2><a name="func-members"><\/a>$/;"	a
func-members	../CMSIS/Documentation/DSP/html/group__shift.html	/^<tr><td colspan="2"><h2><a name="func-members"><\/a>$/;"	a
func-members	../CMSIS/Documentation/DSP/html/group__sin.html	/^<tr><td colspan="2"><h2><a name="func-members"><\/a>$/;"	a
func-members	../CMSIS/Documentation/DSP/html/group__variance.html	/^<tr><td colspan="2"><h2><a name="func-members"><\/a>$/;"	a
func-members	../CMSIS/Documentation/RTOS/html/group___c_m_s_i_s___r_t_o_s___kernel_ctrl.html	/^<tr><td colspan="2"><h2><a name="func-members"><\/a>$/;"	a
func-members	../CMSIS/Documentation/RTOS/html/group___c_m_s_i_s___r_t_o_s___mail.html	/^<tr><td colspan="2"><h2><a name="func-members"><\/a>$/;"	a
func-members	../CMSIS/Documentation/RTOS/html/group___c_m_s_i_s___r_t_o_s___message.html	/^<tr><td colspan="2"><h2><a name="func-members"><\/a>$/;"	a
func-members	../CMSIS/Documentation/RTOS/html/group___c_m_s_i_s___r_t_o_s___mutex_mgmt.html	/^<tr><td colspan="2"><h2><a name="func-members"><\/a>$/;"	a
func-members	../CMSIS/Documentation/RTOS/html/group___c_m_s_i_s___r_t_o_s___pool_mgmt.html	/^<tr><td colspan="2"><h2><a name="func-members"><\/a>$/;"	a
func-members	../CMSIS/Documentation/RTOS/html/group___c_m_s_i_s___r_t_o_s___semaphore_mgmt.html	/^<tr><td colspan="2"><h2><a name="func-members"><\/a>$/;"	a
func-members	../CMSIS/Documentation/RTOS/html/group___c_m_s_i_s___r_t_o_s___signal_mgmt.html	/^<tr><td colspan="2"><h2><a name="func-members"><\/a>$/;"	a
func-members	../CMSIS/Documentation/RTOS/html/group___c_m_s_i_s___r_t_o_s___thread_mgmt.html	/^<tr><td colspan="2"><h2><a name="func-members"><\/a>$/;"	a
func-members	../CMSIS/Documentation/RTOS/html/group___c_m_s_i_s___r_t_o_s___timer_mgmt.html	/^<tr><td colspan="2"><h2><a name="func-members"><\/a>$/;"	a
func-members	../CMSIS/Documentation/RTOS/html/group___c_m_s_i_s___r_t_o_s___wait.html	/^<tr><td colspan="2"><h2><a name="func-members"><\/a>$/;"	a
g_pfnVectors	../CMSIS/Device/ST/STM32F37x/Source/Templates/TrueSTUDIO/startup_stm32f37x.s	/^g_pfnVectors:$/;"	l
g_pfnVectors	../CMSIS/Device/ST/STM32F37x/Source/Templates/gcc_ride7/startup_stm32f37x.s	/^g_pfnVectors:$/;"	l
g_pfnVectors	../STARTCODE/startup_stm32f37x.s	/^g_pfnVectors:$/;"	l
gainDB	../CMSIS/DSP_Lib/Examples/arm_graphic_equalizer_example/arm_graphic_equalizer_example_q31.c	/^int gainDB[5] = {0, -3, 6, 4, -6};$/;"	v
getNode	../CMSIS/Documentation/Core/html/navtree.js	/^function getNode(o, po)$/;"	f
getNode	../CMSIS/Documentation/DSP/html/navtree.js	/^function getNode(o, po)$/;"	f
getNode	../CMSIS/Documentation/General/html/navtree.js	/^function getNode(o, po)$/;"	f
getNode	../CMSIS/Documentation/RTOS/html/navtree.js	/^function getNode(o, po)$/;"	f
getNode	../CMSIS/Documentation/SVD/html/navtree.js	/^function getNode(o, po)$/;"	f
getXPos	../CMSIS/Documentation/Core/html/search/search.js	/^function getXPos(item)$/;"	f
getXPos	../CMSIS/Documentation/DSP/html/search/search.js	/^function getXPos(item)$/;"	f
getXPos	../CMSIS/Documentation/General/html/search/search.js	/^function getXPos(item)$/;"	f
getXPos	../CMSIS/Documentation/RTOS/html/search/search.js	/^function getXPos(item)$/;"	f
getYPos	../CMSIS/Documentation/Core/html/search/search.js	/^function getYPos(item)$/;"	f
getYPos	../CMSIS/Documentation/DSP/html/search/search.js	/^function getYPos(item)$/;"	f
getYPos	../CMSIS/Documentation/General/html/search/search.js	/^function getYPos(item)$/;"	f
getYPos	../CMSIS/Documentation/RTOS/html/search/search.js	/^function getYPos(item)$/;"	f
getinput	../CMSIS/DSP_Lib/Examples/arm_signal_converge_example/arm_signal_converge_example_f32.c	/^void getinput(float32_t* input, $/;"	p	file:	signature:(float32_t* input, uint32_t fr_cnt, uint32_t blockSize)
glbFilter	../inc/qs.h	/^    uint8_t    glbFilter[16];                  \/**< global on\/off QS filter *\/$/;"	m	struct:QSPrivTag	access:public
groups	../CMSIS/Documentation/DSP/html/group__group_cmplx_math.html	/^<tr><td colspan="2"><h2><a name="groups"><\/a>$/;"	a
groups	../CMSIS/Documentation/DSP/html/group__group_controller.html	/^<tr><td colspan="2"><h2><a name="groups"><\/a>$/;"	a
groups	../CMSIS/Documentation/DSP/html/group__group_examples.html	/^<tr><td colspan="2"><h2><a name="groups"><\/a>$/;"	a
groups	../CMSIS/Documentation/DSP/html/group__group_fast_math.html	/^<tr><td colspan="2"><h2><a name="groups"><\/a>$/;"	a
groups	../CMSIS/Documentation/DSP/html/group__group_filters.html	/^<tr><td colspan="2"><h2><a name="groups"><\/a>$/;"	a
groups	../CMSIS/Documentation/DSP/html/group__group_interpolation.html	/^<tr><td colspan="2"><h2><a name="groups"><\/a>$/;"	a
groups	../CMSIS/Documentation/DSP/html/group__group_math.html	/^<tr><td colspan="2"><h2><a name="groups"><\/a>$/;"	a
groups	../CMSIS/Documentation/DSP/html/group__group_matrix.html	/^<tr><td colspan="2"><h2><a name="groups"><\/a>$/;"	a
groups	../CMSIS/Documentation/DSP/html/group__group_stats.html	/^<tr><td colspan="2"><h2><a name="groups"><\/a>$/;"	a
groups	../CMSIS/Documentation/DSP/html/group__group_support.html	/^<tr><td colspan="2"><h2><a name="groups"><\/a>$/;"	a
groups	../CMSIS/Documentation/DSP/html/group__group_transforms.html	/^<tr><td colspan="2"><h2><a name="groups"><\/a>$/;"	a
groups	../CMSIS/Documentation/RTOS/html/group___c_m_s_i_s___r_t_o_s.html	/^<tr><td colspan="2"><h2><a name="groups"><\/a>$/;"	a
groups	../CMSIS/Documentation/SVD/html/group__elem__type__gr.html	/^<tr><td colspan="2"><h2><a name="groups"><\/a>$/;"	a
groups	../CMSIS/Documentation/SVD/html/group__svd___format__gr.html	/^<tr><td colspan="2"><h2><a name="groups"><\/a>$/;"	a
hasClass	../CMSIS/Documentation/SVD/html/dynsections.js	/^function hasClass(ele,cls) {$/;"	f
head	../inc/qequeue.h	/^    QEQueueCtr volatile head;$/;"	m	struct:QEQueueTag	access:public
head	../inc/qs.h	/^    QSCtr    head;          \/**< offset to where next byte will be inserted *\/$/;"	m	struct:QSPrivTag	access:public
i2s_config	../i2s/spi.c	/^void i2s_config(void)$/;"	f	signature:(void)
i2s_config	../i2s/spi.h	/^void i2s_config(void);$/;"	p	signature:(void)
i2s_config	../i2s_master/spi.c	/^void i2s_config(void)$/;"	f	signature:(void)
i2s_config	../i2s_master/spi.h	/^void i2s_config(void);$/;"	p	signature:(void)
ifftFlag	../CMSIS/DSP_Lib/Examples/arm_fft_bin_example/arm_fft_bin_example_f32.c	/^uint32_t ifftFlag = 0; $/;"	v
ifftFlag	../CMSIS/Include/arm_math.h	/^    uint8_t      ifftFlag;             \/**< flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform. *\/$/;"	m	struct:__anon46	access:public
ifftFlag	../CMSIS/Include/arm_math.h	/^    uint8_t     ifftFlag;            \/**< flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform. *\/$/;"	m	struct:__anon45	access:public
ifftFlag	../CMSIS/Include/arm_math.h	/^    uint8_t   ifftFlag;              \/**< flag that selects forward (ifftFlag=0) or inverse (ifftFlag=1) transform. *\/$/;"	m	struct:__anon44	access:public
ifftFlagR	../CMSIS/Include/arm_math.h	/^    uint8_t   ifftFlagR;                        \/**< flag that selects forward (ifftFlagR=0) or inverse (ifftFlagR=1) transform. *\/$/;"	m	struct:__anon49	access:public
ifftFlagR	../CMSIS/Include/arm_math.h	/^    uint8_t  ifftFlagR;                         \/**< flag that selects forward (ifftFlagR=0) or inverse (ifftFlagR=1) transform. *\/$/;"	m	struct:__anon48	access:public
ifftFlagR	../CMSIS/Include/arm_math.h	/^    uint8_t  ifftFlagR;                       \/**< flag that selects forward (ifftFlagR=0) or inverse (ifftFlagR=1) transform. *\/$/;"	m	struct:__anon47	access:public
indexSectionNames.0	../CMSIS/Documentation/Core/html/search/search.js	/^  0: "all",$/;"	p
indexSectionNames.0	../CMSIS/Documentation/DSP/html/search/search.js	/^  0: "all",$/;"	p
indexSectionNames.0	../CMSIS/Documentation/RTOS/html/search/search.js	/^  0: "all",$/;"	p
indexSectionNames.1	../CMSIS/Documentation/Core/html/search/search.js	/^  1: "classes",$/;"	p
indexSectionNames.1	../CMSIS/Documentation/DSP/html/search/search.js	/^  1: "classes",$/;"	p
indexSectionNames.1	../CMSIS/Documentation/RTOS/html/search/search.js	/^  1: "classes",$/;"	p
indexSectionNames.2	../CMSIS/Documentation/Core/html/search/search.js	/^  2: "variables"$/;"	p
indexSectionNames.2	../CMSIS/Documentation/DSP/html/search/search.js	/^  2: "variables"$/;"	p
indexSectionNames.2	../CMSIS/Documentation/RTOS/html/search/search.js	/^  2: "variables"$/;"	p
indexSectionsWithContent.0	../CMSIS/Documentation/Core/html/search/search.js	/^  0: "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010111111011001110111111111010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",$/;"	p
indexSectionsWithContent.0	../CMSIS/Documentation/DSP/html/search/search.js	/^  0: "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110011001011111101110001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",$/;"	p
indexSectionsWithContent.0	../CMSIS/Documentation/RTOS/html/search/search.js	/^  0: "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100001000101110110100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",$/;"	p
indexSectionsWithContent.1	../CMSIS/Documentation/Core/html/search/search.js	/^  1: "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101101001000110000110001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",$/;"	p
indexSectionsWithContent.1	../CMSIS/Documentation/DSP/html/search/search.js	/^  1: "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",$/;"	p
indexSectionsWithContent.1	../CMSIS/Documentation/RTOS/html/search/search.js	/^  1: "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",$/;"	p
indexSectionsWithContent.2	../CMSIS/Documentation/Core/html/search/search.js	/^  2: "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010111111011001110111111110010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"$/;"	p
indexSectionsWithContent.2	../CMSIS/Documentation/DSP/html/search/search.js	/^  2: "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110011001011111101110001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"$/;"	p
indexSectionsWithContent.2	../CMSIS/Documentation/RTOS/html/search/search.js	/^  2: "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100001000100110110100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"$/;"	p
init	../inc/qep.h	/^    void (*init)(QMsm * const me, QEvt const * const e);$/;"	m	struct:QMsmVtblTag	access:public
initNavTree	../CMSIS/Documentation/Core/html/navtree.js	/^function initNavTree(toroot,relpath)$/;"	f
initNavTree	../CMSIS/Documentation/DSP/html/navtree.js	/^function initNavTree(toroot,relpath)$/;"	f
initNavTree	../CMSIS/Documentation/General/html/navtree.js	/^function initNavTree(toroot,relpath)$/;"	f
initNavTree	../CMSIS/Documentation/RTOS/html/navtree.js	/^function initNavTree(toroot,relpath)$/;"	f
initNavTree	../CMSIS/Documentation/SVD/html/navtree.js	/^function initNavTree(toroot,relpath)$/;"	f
initResizable	../CMSIS/Documentation/Core/html/resize.js	/^function initResizable()$/;"	f
initResizable	../CMSIS/Documentation/DSP/html/resize.js	/^function initResizable()$/;"	f
initResizable	../CMSIS/Documentation/General/html/resize.js	/^function initResizable()$/;"	f
initResizable	../CMSIS/Documentation/RTOS/html/resize.js	/^function initResizable()$/;"	f
initResizable	../CMSIS/Documentation/SVD/html/resize.js	/^function initResizable()$/;"	f
inputQ31	../CMSIS/DSP_Lib/Examples/arm_graphic_equalizer_example/arm_graphic_equalizer_example_q31.c	/^q31_t inputQ31[BLOCKSIZE];   $/;"	v
instances	../CMSIS/RTOS/cmsis_os.h	/^  uint32_t               instances;    \/\/\/< maximum number of instances of that thread function$/;"	m	struct:os_thread_def	access:public
int_t	../inc/qevt.h	/^typedef int int_t;$/;"	t
interval	../inc/qf.h	/^    QTimeEvtCtr interval;$/;"	m	struct:QTimeEvtTag	access:public
item_sz	../CMSIS/RTOS/cmsis_os.h	/^  uint32_t                 item_sz;    \/\/\/< size of an item $/;"	m	struct:os_mailQ_def	access:public
item_sz	../CMSIS/RTOS/cmsis_os.h	/^  uint32_t                 item_sz;    \/\/\/< size of an item $/;"	m	struct:os_messageQ_def	access:public
item_sz	../CMSIS/RTOS/cmsis_os.h	/^  uint32_t                 item_sz;    \/\/\/< size of an item $/;"	m	struct:os_pool_def	access:public
itoa	../QP_BOOM/bsp.c	/^static char *itoa(int value, char *string, int radix)$/;"	f	file:	signature:(int value, char *string, int radix)
itoa	../QP_TEST/bsp.c	/^static char *itoa(int value, char *string, int radix)$/;"	f	file:	signature:(int value, char *string, int radix)
itoa	../i2s/usart.c	/^static char *itoa(int value, char *string, int radix)$/;"	f	file:	signature:(int value, char *string, int radix)
itoa	../i2s/usart.h	/^static char *itoa(int value, char *string, int radix);$/;"	p	signature:(int value, char *string, int radix)
itoa	../i2s_master/usart.c	/^static char *itoa(int value, char *string, int radix)$/;"	f	file:	signature:(int value, char *string, int radix)
itoa	../i2s_master/usart.h	/^static char *itoa(int value, char *string, int radix);$/;"	p	signature:(int value, char *string, int radix)
itoa	../tim_adc/usart.c	/^static char *itoa(int value, char *string, int radix)$/;"	f	file:	signature:(int value, char *string, int radix)
itoa	../tim_adc/usart.h	/^static char *itoa(int value, char *string, int radix);$/;"	p	signature:(int value, char *string, int radix)
j	../CMSIS/Documentation/Core/html/jquery.js	/^var I=(K>0?this.clone(true):this).get();o.fn[F].apply(o(L[K]),I);J=J.concat(I)}return this.pushStack(J,E,G)}});o.each({removeAttr:function(E){o.attr(this,E,"");if(this.nodeType==1){this.removeAttribute(E)}},addClass:function(E){o.className.add(this,E)},removeClass:function(E){o.className.remove(this,E)},toggleClass:function(F,E){if(typeof E!=="boolean"){E=!o.className.has(this,F)}o.className[E?"add":"remove"](this,F)},remove:function(E){if(!E||o.filter(E,[this]).length){o("*",this).add([this]).each(function(){o.event.remove(this);o.removeData(this)});if(this.parentNode){this.parentNode.removeChild(this)}}},empty:function(){o(this).children().remove();while(this.firstChild){this.removeChild(this.firstChild)}}},function(E,F){o.fn[E]=function(){return this.each(F,arguments)}});function j(E,F){return E[0]&&parseInt(o.curCSS(E[0],F,true),10)||0}var h="jQuery"+e(),v=0,A={};o.extend({cache:{},data:function(F,E,G){F=F==l?A:F;var H=F[h];if(!H){H=F[h]=++v}if(E&&!o.cache[H]){o.cache[H]={}}if(G!==g){o.cache[H][E]=G}return E?o.cache[H][E]:H},removeData:function(F,E){F=F==l?A:F;var H=F[h];if(E){if(o.cache[H]){delete o.cache[H][E];E="";for(E in o.cache[H]){break}if(!E){o.removeData(F)}}}else{try{delete F[h]}catch(G){if(F.removeAttribute){F.removeAttribute(h)}}delete o.cache[H]}},queue:function(F,E,H){if(F){E=(E||"fx")+"queue";var G=o.data(F,E);if(!G||o.isArray(H)){G=o.data(F,E,o.makeArray(H))}else{if(H){G.push(H)}}}return G},dequeue:function(H,G){var E=o.queue(H,G),F=E.shift();if(!G||G==="fx"){F=E[0]}if(F!==g){F.call(H)}}});o.fn.extend({data:function(E,G){var H=E.split(".");H[1]=H[1]?"."+H[1]:"";if(G===g){var F=this.triggerHandler("getData"+H[1]+"!",[H[0]]);if(F===g&&this.length){F=o.data(this[0],E)}return F===g&&H[1]?this.data(H[0]):F}else{return this.trigger("setData"+H[1]+"!",[H[0],G]).each(function(){o.data(this,E,G)})}},removeData:function(E){return this.each(function(){o.removeData(this,E)})},queue:function(E,F){if(typeof E!=="string"){F=E;E="fx"}if(F===g){return o.queue(this[0],E)}return this.each(function(){var G=o.queue(this,E,F);if(E=="fx"&&G.length==1){G[0].call(this)}})},dequeue:function(E){return this.each(function(){o.dequeue(this,E)})}});$/;"	f
j	../CMSIS/Documentation/DSP/html/jquery.js	/^var I=(K>0?this.clone(true):this).get();o.fn[F].apply(o(L[K]),I);J=J.concat(I)}return this.pushStack(J,E,G)}});o.each({removeAttr:function(E){o.attr(this,E,"");if(this.nodeType==1){this.removeAttribute(E)}},addClass:function(E){o.className.add(this,E)},removeClass:function(E){o.className.remove(this,E)},toggleClass:function(F,E){if(typeof E!=="boolean"){E=!o.className.has(this,F)}o.className[E?"add":"remove"](this,F)},remove:function(E){if(!E||o.filter(E,[this]).length){o("*",this).add([this]).each(function(){o.event.remove(this);o.removeData(this)});if(this.parentNode){this.parentNode.removeChild(this)}}},empty:function(){o(this).children().remove();while(this.firstChild){this.removeChild(this.firstChild)}}},function(E,F){o.fn[E]=function(){return this.each(F,arguments)}});function j(E,F){return E[0]&&parseInt(o.curCSS(E[0],F,true),10)||0}var h="jQuery"+e(),v=0,A={};o.extend({cache:{},data:function(F,E,G){F=F==l?A:F;var H=F[h];if(!H){H=F[h]=++v}if(E&&!o.cache[H]){o.cache[H]={}}if(G!==g){o.cache[H][E]=G}return E?o.cache[H][E]:H},removeData:function(F,E){F=F==l?A:F;var H=F[h];if(E){if(o.cache[H]){delete o.cache[H][E];E="";for(E in o.cache[H]){break}if(!E){o.removeData(F)}}}else{try{delete F[h]}catch(G){if(F.removeAttribute){F.removeAttribute(h)}}delete o.cache[H]}},queue:function(F,E,H){if(F){E=(E||"fx")+"queue";var G=o.data(F,E);if(!G||o.isArray(H)){G=o.data(F,E,o.makeArray(H))}else{if(H){G.push(H)}}}return G},dequeue:function(H,G){var E=o.queue(H,G),F=E.shift();if(!G||G==="fx"){F=E[0]}if(F!==g){F.call(H)}}});o.fn.extend({data:function(E,G){var H=E.split(".");H[1]=H[1]?"."+H[1]:"";if(G===g){var F=this.triggerHandler("getData"+H[1]+"!",[H[0]]);if(F===g&&this.length){F=o.data(this[0],E)}return F===g&&H[1]?this.data(H[0]):F}else{return this.trigger("setData"+H[1]+"!",[H[0],G]).each(function(){o.data(this,E,G)})}},removeData:function(E){return this.each(function(){o.removeData(this,E)})},queue:function(E,F){if(typeof E!=="string"){F=E;E="fx"}if(F===g){return o.queue(this[0],E)}return this.each(function(){var G=o.queue(this,E,F);if(E=="fx"&&G.length==1){G[0].call(this)}})},dequeue:function(E){return this.each(function(){o.dequeue(this,E)})}});$/;"	f
j	../CMSIS/Documentation/General/html/jquery.js	/^var I=(K>0?this.clone(true):this).get();o.fn[F].apply(o(L[K]),I);J=J.concat(I)}return this.pushStack(J,E,G)}});o.each({removeAttr:function(E){o.attr(this,E,"");if(this.nodeType==1){this.removeAttribute(E)}},addClass:function(E){o.className.add(this,E)},removeClass:function(E){o.className.remove(this,E)},toggleClass:function(F,E){if(typeof E!=="boolean"){E=!o.className.has(this,F)}o.className[E?"add":"remove"](this,F)},remove:function(E){if(!E||o.filter(E,[this]).length){o("*",this).add([this]).each(function(){o.event.remove(this);o.removeData(this)});if(this.parentNode){this.parentNode.removeChild(this)}}},empty:function(){o(this).children().remove();while(this.firstChild){this.removeChild(this.firstChild)}}},function(E,F){o.fn[E]=function(){return this.each(F,arguments)}});function j(E,F){return E[0]&&parseInt(o.curCSS(E[0],F,true),10)||0}var h="jQuery"+e(),v=0,A={};o.extend({cache:{},data:function(F,E,G){F=F==l?A:F;var H=F[h];if(!H){H=F[h]=++v}if(E&&!o.cache[H]){o.cache[H]={}}if(G!==g){o.cache[H][E]=G}return E?o.cache[H][E]:H},removeData:function(F,E){F=F==l?A:F;var H=F[h];if(E){if(o.cache[H]){delete o.cache[H][E];E="";for(E in o.cache[H]){break}if(!E){o.removeData(F)}}}else{try{delete F[h]}catch(G){if(F.removeAttribute){F.removeAttribute(h)}}delete o.cache[H]}},queue:function(F,E,H){if(F){E=(E||"fx")+"queue";var G=o.data(F,E);if(!G||o.isArray(H)){G=o.data(F,E,o.makeArray(H))}else{if(H){G.push(H)}}}return G},dequeue:function(H,G){var E=o.queue(H,G),F=E.shift();if(!G||G==="fx"){F=E[0]}if(F!==g){F.call(H)}}});o.fn.extend({data:function(E,G){var H=E.split(".");H[1]=H[1]?"."+H[1]:"";if(G===g){var F=this.triggerHandler("getData"+H[1]+"!",[H[0]]);if(F===g&&this.length){F=o.data(this[0],E)}return F===g&&H[1]?this.data(H[0]):F}else{return this.trigger("setData"+H[1]+"!",[H[0],G]).each(function(){o.data(this,E,G)})}},removeData:function(E){return this.each(function(){o.removeData(this,E)})},queue:function(E,F){if(typeof E!=="string"){F=E;E="fx"}if(F===g){return o.queue(this[0],E)}return this.each(function(){var G=o.queue(this,E,F);if(E=="fx"&&G.length==1){G[0].call(this)}})},dequeue:function(E){return this.each(function(){o.dequeue(this,E)})}});$/;"	f
j	../CMSIS/Documentation/RTOS/html/jquery.js	/^var I=(K>0?this.clone(true):this).get();o.fn[F].apply(o(L[K]),I);J=J.concat(I)}return this.pushStack(J,E,G)}});o.each({removeAttr:function(E){o.attr(this,E,"");if(this.nodeType==1){this.removeAttribute(E)}},addClass:function(E){o.className.add(this,E)},removeClass:function(E){o.className.remove(this,E)},toggleClass:function(F,E){if(typeof E!=="boolean"){E=!o.className.has(this,F)}o.className[E?"add":"remove"](this,F)},remove:function(E){if(!E||o.filter(E,[this]).length){o("*",this).add([this]).each(function(){o.event.remove(this);o.removeData(this)});if(this.parentNode){this.parentNode.removeChild(this)}}},empty:function(){o(this).children().remove();while(this.firstChild){this.removeChild(this.firstChild)}}},function(E,F){o.fn[E]=function(){return this.each(F,arguments)}});function j(E,F){return E[0]&&parseInt(o.curCSS(E[0],F,true),10)||0}var h="jQuery"+e(),v=0,A={};o.extend({cache:{},data:function(F,E,G){F=F==l?A:F;var H=F[h];if(!H){H=F[h]=++v}if(E&&!o.cache[H]){o.cache[H]={}}if(G!==g){o.cache[H][E]=G}return E?o.cache[H][E]:H},removeData:function(F,E){F=F==l?A:F;var H=F[h];if(E){if(o.cache[H]){delete o.cache[H][E];E="";for(E in o.cache[H]){break}if(!E){o.removeData(F)}}}else{try{delete F[h]}catch(G){if(F.removeAttribute){F.removeAttribute(h)}}delete o.cache[H]}},queue:function(F,E,H){if(F){E=(E||"fx")+"queue";var G=o.data(F,E);if(!G||o.isArray(H)){G=o.data(F,E,o.makeArray(H))}else{if(H){G.push(H)}}}return G},dequeue:function(H,G){var E=o.queue(H,G),F=E.shift();if(!G||G==="fx"){F=E[0]}if(F!==g){F.call(H)}}});o.fn.extend({data:function(E,G){var H=E.split(".");H[1]=H[1]?"."+H[1]:"";if(G===g){var F=this.triggerHandler("getData"+H[1]+"!",[H[0]]);if(F===g&&this.length){F=o.data(this[0],E)}return F===g&&H[1]?this.data(H[0]):F}else{return this.trigger("setData"+H[1]+"!",[H[0],G]).each(function(){o.data(this,E,G)})}},removeData:function(E){return this.each(function(){o.removeData(this,E)})},queue:function(E,F){if(typeof E!=="string"){F=E;E="fx"}if(F===g){return o.queue(this[0],E)}return this.each(function(){var G=o.queue(this,E,F);if(E=="fx"&&G.length==1){G[0].call(this)}})},dequeue:function(E){return this.each(function(){o.dequeue(this,E)})}});$/;"	f
j	../CMSIS/Documentation/SVD/html/jquery.js	/^var I=(K>0?this.clone(true):this).get();o.fn[F].apply(o(L[K]),I);J=J.concat(I)}return this.pushStack(J,E,G)}});o.each({removeAttr:function(E){o.attr(this,E,"");if(this.nodeType==1){this.removeAttribute(E)}},addClass:function(E){o.className.add(this,E)},removeClass:function(E){o.className.remove(this,E)},toggleClass:function(F,E){if(typeof E!=="boolean"){E=!o.className.has(this,F)}o.className[E?"add":"remove"](this,F)},remove:function(E){if(!E||o.filter(E,[this]).length){o("*",this).add([this]).each(function(){o.event.remove(this);o.removeData(this)});if(this.parentNode){this.parentNode.removeChild(this)}}},empty:function(){o(this).children().remove();while(this.firstChild){this.removeChild(this.firstChild)}}},function(E,F){o.fn[E]=function(){return this.each(F,arguments)}});function j(E,F){return E[0]&&parseInt(o.curCSS(E[0],F,true),10)||0}var h="jQuery"+e(),v=0,A={};o.extend({cache:{},data:function(F,E,G){F=F==l?A:F;var H=F[h];if(!H){H=F[h]=++v}if(E&&!o.cache[H]){o.cache[H]={}}if(G!==g){o.cache[H][E]=G}return E?o.cache[H][E]:H},removeData:function(F,E){F=F==l?A:F;var H=F[h];if(E){if(o.cache[H]){delete o.cache[H][E];E="";for(E in o.cache[H]){break}if(!E){o.removeData(F)}}}else{try{delete F[h]}catch(G){if(F.removeAttribute){F.removeAttribute(h)}}delete o.cache[H]}},queue:function(F,E,H){if(F){E=(E||"fx")+"queue";var G=o.data(F,E);if(!G||o.isArray(H)){G=o.data(F,E,o.makeArray(H))}else{if(H){G.push(H)}}}return G},dequeue:function(H,G){var E=o.queue(H,G),F=E.shift();if(!G||G==="fx"){F=E[0]}if(F!==g){F.call(H)}}});o.fn.extend({data:function(E,G){var H=E.split(".");H[1]=H[1]?"."+H[1]:"";if(G===g){var F=this.triggerHandler("getData"+H[1]+"!",[H[0]]);if(F===g&&this.length){F=o.data(this[0],E)}return F===g&&H[1]?this.data(H[0]):F}else{return this.trigger("setData"+H[1]+"!",[H[0],G]).each(function(){o.data(this,E,G)})}},removeData:function(E){return this.each(function(){o.removeData(this,E)})},queue:function(E,F){if(typeof E!=="string"){F=E;E="fx"}if(F===g){return o.queue(this[0],E)}return this.each(function(){var G=o.queue(this,E,F);if(E=="fx"&&G.length==1){G[0].call(this)}})},dequeue:function(E){return this.each(function(){o.dequeue(this,E)})}});$/;"	f
l_MyAO	../QP_BOOM/main.c	/^static MyAO l_MyAO;$/;"	v	file:
l_usart	../QP_TEST/main.c	/^static USART l_usart;$/;"	v	file:
letter_A	../CMSIS/Documentation/Core/html/classes.html	/^<tr><td rowspan="2" valign="bottom"><a name="letter_A"><\/a><table border="0" cellspacing="0" cellpadding="0"><tr><td><div class="ah">&#160;&#160;A&#160;&#160;<\/div><\/td><\/tr><\/table>$/;"	a
letter_B	../CMSIS/Documentation/DSP/html/classes.html	/^<tr><td rowspan="2" valign="bottom"><a name="letter_B"><\/a><table border="0" cellspacing="0" cellpadding="0"><tr><td><div class="ah">&#160;&#160;B&#160;&#160;<\/div><\/td><\/tr><\/table>$/;"	a
letter_C	../CMSIS/Documentation/Core/html/classes.html	/^<tr><td rowspan="2" valign="bottom"><a name="letter_C"><\/a><table border="0" cellspacing="0" cellpadding="0"><tr><td><div class="ah">&#160;&#160;C&#160;&#160;<\/div><\/td><\/tr><\/table>$/;"	a
letter_C	../CMSIS/Documentation/DSP/html/classes.html	/^<tr><td rowspan="2" valign="bottom"><a name="letter_C"><\/a><table border="0" cellspacing="0" cellpadding="0"><tr><td><div class="ah">&#160;&#160;C&#160;&#160;<\/div><\/td><\/tr><\/table>$/;"	a
letter_D	../CMSIS/Documentation/Core/html/classes.html	/^<tr><td rowspan="2" valign="bottom"><a name="letter_D"><\/a><table border="0" cellspacing="0" cellpadding="0"><tr><td><div class="ah">&#160;&#160;D&#160;&#160;<\/div><\/td><\/tr><\/table>$/;"	a
letter_D	../CMSIS/Documentation/DSP/html/classes.html	/^<tr><td valign="top"><a class="el" href="structarm__bilinear__interp__instance__f32.html">arm_bilinear_interp_instance_f32<\/a>&#160;&#160;&#160;<\/td><td rowspan="2" valign="bottom"><a name="letter_D"><\/a><table border="0" cellspacing="0" cellpadding="0"><tr><td><div class="ah">&#160;&#160;D&#160;&#160;<\/div><\/td><\/tr><\/table>$/;"	a
letter_F	../CMSIS/Documentation/Core/html/classes.html	/^<tr><td rowspan="2" valign="bottom"><a name="letter_F"><\/a><table border="0" cellspacing="0" cellpadding="0"><tr><td><div class="ah">&#160;&#160;F&#160;&#160;<\/div><\/td><\/tr><\/table>$/;"	a
letter_F	../CMSIS/Documentation/DSP/html/classes.html	/^<tr><td valign="top"><a class="el" href="structarm__biquad__cascade__df2_t__instance__f32.html">arm_biquad_cascade_df2T_instance_f32<\/a>&#160;&#160;&#160;<\/td><td rowspan="2" valign="bottom"><a name="letter_F"><\/a><table border="0" cellspacing="0" cellpadding="0"><tr><td><div class="ah">&#160;&#160;F&#160;&#160;<\/div><\/td><\/tr><\/table>$/;"	a
letter_I	../CMSIS/Documentation/Core/html/classes.html	/^<\/td><td rowspan="2" valign="bottom"><a name="letter_I"><\/a><table border="0" cellspacing="0" cellpadding="0"><tr><td><div class="ah">&#160;&#160;I&#160;&#160;<\/div><\/td><\/tr><\/table>$/;"	a
letter_I	../CMSIS/Documentation/DSP/html/classes.html	/^<tr><td valign="top"><a class="el" href="structarm__fir__instance__f32.html">arm_fir_instance_f32<\/a>&#160;&#160;&#160;<\/td><td rowspan="2" valign="bottom"><a name="letter_I"><\/a><table border="0" cellspacing="0" cellpadding="0"><tr><td><div class="ah">&#160;&#160;I&#160;&#160;<\/div><\/td><\/tr><\/table>$/;"	a
letter_L	../CMSIS/Documentation/DSP/html/classes.html	/^<\/td><td valign="top"><a class="el" href="structarm__fir__interpolate__instance__f32.html">arm_fir_interpolate_instance_f32<\/a>&#160;&#160;&#160;<\/td><td rowspan="2" valign="bottom"><a name="letter_L"><\/a><table border="0" cellspacing="0" cellpadding="0"><tr><td><div class="ah">&#160;&#160;L&#160;&#160;<\/div><\/td><\/tr><\/table>$/;"	a
letter_M	../CMSIS/Documentation/Core/html/classes.html	/^<tr><td rowspan="2" valign="bottom"><a name="letter_M"><\/a><table border="0" cellspacing="0" cellpadding="0"><tr><td><div class="ah">&#160;&#160;M&#160;&#160;<\/div><\/td><\/tr><\/table>$/;"	a
letter_M	../CMSIS/Documentation/DSP/html/classes.html	/^<\/td><td valign="top"><a class="el" href="structarm__fir__decimate__instance__q31.html">arm_fir_decimate_instance_q31<\/a>&#160;&#160;&#160;<\/td><td valign="top"><a class="el" href="structarm__fir__sparse__instance__q7.html">arm_fir_sparse_instance_q7<\/a>&#160;&#160;&#160;<\/td><td rowspan="2" valign="bottom"><a name="letter_M"><\/a><table border="0" cellspacing="0" cellpadding="0"><tr><td><div class="ah">&#160;&#160;M&#160;&#160;<\/div><\/td><\/tr><\/table>$/;"	a
letter_N	../CMSIS/Documentation/Core/html/classes.html	/^<\/td><td rowspan="2" valign="bottom"><a name="letter_N"><\/a><table border="0" cellspacing="0" cellpadding="0"><tr><td><div class="ah">&#160;&#160;N&#160;&#160;<\/div><\/td><\/tr><\/table>$/;"	a
letter_O	../CMSIS/Documentation/RTOS/html/classes.html	/^<tr><td rowspan="2" valign="bottom"><a name="letter_O"><\/a><table border="0" cellspacing="0" cellpadding="0"><tr><td><div class="ah">&#160;&#160;O&#160;&#160;<\/div><\/td><\/tr><\/table>$/;"	a
letter_P	../CMSIS/Documentation/DSP/html/classes.html	/^<\/td><td rowspan="2" valign="bottom"><a name="letter_P"><\/a><table border="0" cellspacing="0" cellpadding="0"><tr><td><div class="ah">&#160;&#160;P&#160;&#160;<\/div><\/td><\/tr><\/table>$/;"	a
letter_R	../CMSIS/Documentation/DSP/html/classes.html	/^<\/td><td valign="top"><a class="el" href="structarm__fir__lattice__instance__q31.html">arm_fir_lattice_instance_q31<\/a>&#160;&#160;&#160;<\/td><td valign="top"><a class="el" href="structarm__lms__instance__q31.html">arm_lms_instance_q31<\/a>&#160;&#160;&#160;<\/td><td rowspan="2" valign="bottom"><a name="letter_R"><\/a><table border="0" cellspacing="0" cellpadding="0"><tr><td><div class="ah">&#160;&#160;R&#160;&#160;<\/div><\/td><\/tr><\/table>$/;"	a
letter_S	../CMSIS/Documentation/Core/html/classes.html	/^<\/td><td rowspan="2" valign="bottom"><a name="letter_S"><\/a><table border="0" cellspacing="0" cellpadding="0"><tr><td><div class="ah">&#160;&#160;S&#160;&#160;<\/div><\/td><\/tr><\/table>$/;"	a
letter_T	../CMSIS/Documentation/Core/html/classes.html	/^<tr><td valign="top"><a class="el" href="union_a_p_s_r___type.html">APSR_Type<\/a>&#160;&#160;&#160;<\/td><td valign="top"><a class="el" href="union_i_p_s_r___type.html">IPSR_Type<\/a>&#160;&#160;&#160;<\/td><td rowspan="2" valign="bottom"><a name="letter_T"><\/a><table border="0" cellspacing="0" cellpadding="0"><tr><td><div class="ah">&#160;&#160;T&#160;&#160;<\/div><\/td><\/tr><\/table>$/;"	a
letter_X	../CMSIS/Documentation/Core/html/classes.html	/^<tr><td valign="top"><a class="el" href="union_c_o_n_t_r_o_l___type.html">CONTROL_Type<\/a>&#160;&#160;&#160;<\/td><td rowspan="2" valign="bottom"><a name="letter_X"><\/a><table border="0" cellspacing="0" cellpadding="0"><tr><td><div class="ah">&#160;&#160;X&#160;&#160;<\/div><\/td><\/tr><\/table>$/;"	a
lmsNormCoeff_f32	../CMSIS/DSP_Lib/Examples/arm_signal_converge_example/arm_signal_converge_data.c	/^float32_t lmsNormCoeff_f32[32] = {$/;"	v
lmsNorm_instance	../CMSIS/DSP_Lib/Examples/arm_signal_converge_example/arm_signal_converge_example_f32.c	/^arm_lms_norm_instance_f32 lmsNorm_instance; $/;"	v
lmsStateF32	../CMSIS/DSP_Lib/Examples/arm_signal_converge_example/arm_signal_converge_example_f32.c	/^float32_t lmsStateF32[NUMTAPS + BLOCKSIZE];  $/;"	v
mail_id	../CMSIS/RTOS/cmsis_os.h	/^    osMailQId             mail_id;     \/\/\/< mail id obtained by \\ref osMailCreate $/;"	m	union:__anon4::__anon6	access:public
main	../CMSIS/DSP_Lib/Examples/arm_class_marks_example/arm_class_marks_example_f32.c	/^int32_t main() $/;"	f
main	../CMSIS/DSP_Lib/Examples/arm_convolution_example/arm_convolution_example_f32.c	/^int32_t main(void) $/;"	f	signature:(void)
main	../CMSIS/DSP_Lib/Examples/arm_dotproduct_example/arm_dotproduct_example_f32.c	/^int32_t main(void) $/;"	f	signature:(void)
main	../CMSIS/DSP_Lib/Examples/arm_fft_bin_example/arm_fft_bin_example_f32.c	/^int32_t main(void) $/;"	f	signature:(void)
main	../CMSIS/DSP_Lib/Examples/arm_fir_example/arm_fir_example_f32.c	/^int32_t main(void) $/;"	f	signature:(void)
main	../CMSIS/DSP_Lib/Examples/arm_graphic_equalizer_example/arm_graphic_equalizer_example_q31.c	/^int32_t main(void) $/;"	f	signature:(void)
main	../CMSIS/DSP_Lib/Examples/arm_linear_interp_example/arm_linear_interp_example_f32.c	/^int32_t main(void)$/;"	f	signature:(void)
main	../CMSIS/DSP_Lib/Examples/arm_matrix_example/arm_matrix_example_f32.c	/^int32_t main(void) $/;"	f	signature:(void)
main	../CMSIS/DSP_Lib/Examples/arm_signal_converge_example/arm_signal_converge_example_f32.c	/^int32_t main(void) $/;"	f	signature:(void)
main	../CMSIS/DSP_Lib/Examples/arm_sin_cos_example/arm_sin_cos_example_f32.c	/^int32_t main(void) $/;"	f	signature:(void)
main	../CMSIS/DSP_Lib/Examples/arm_variance_example/arm_variance_example_f32.c	/^int32_t main(void)$/;"	f	signature:(void)
main	../QP_BOOM/main.c	/^int main(void)$/;"	f	signature:(void)
main	../QP_TEST/main.c	/^int main() {$/;"	f
main	../i2s/main.c	/^int main(void)$/;"	f	signature:(void)
main	../i2s_master/main.c	/^int main(void)$/;"	f	signature:(void)
main	../tim_adc/main.c	/^int main()$/;"	f
maxDelay	../CMSIS/Include/arm_math.h	/^    uint16_t maxDelay;            \/**< maximum offset specified by the pTapDelay array. *\/$/;"	m	struct:__anon73	access:public
maxDelay	../CMSIS/Include/arm_math.h	/^    uint16_t maxDelay;            \/**< maximum offset specified by the pTapDelay array. *\/$/;"	m	struct:__anon74	access:public
maxDelay	../CMSIS/Include/arm_math.h	/^    uint16_t maxDelay;            \/**< maximum offset specified by the pTapDelay array. *\/$/;"	m	struct:__anon75	access:public
maxDelay	../CMSIS/Include/arm_math.h	/^    uint16_t maxDelay;            \/**< maximum offset specified by the pTapDelay array. *\/$/;"	m	struct:__anon76	access:public
max_marks	../CMSIS/DSP_Lib/Examples/arm_class_marks_example/arm_class_marks_example_f32.c	/^float32_t	max_marks, min_marks, mean, std, var; $/;"	v
mean	../CMSIS/DSP_Lib/Examples/arm_class_marks_example/arm_class_marks_example_f32.c	/^float32_t	max_marks, min_marks, mean, std, var; $/;"	v
message_id	../CMSIS/RTOS/cmsis_os.h	/^    osMessageQId       message_id;     \/\/\/< message id obtained by \\ref osMessageCreate $/;"	m	union:__anon4::__anon6	access:public
min_marks	../CMSIS/DSP_Lib/Examples/arm_class_marks_example/arm_class_marks_example_f32.c	/^float32_t	max_marks, min_marks, mean, std, var; $/;"	v
mpObjFilter	../inc/qs.h	/^    void const *mpObjFilter;           \/**<  event pool for QF local filter *\/$/;"	m	struct:QSPrivTag	access:public
mu	../CMSIS/Include/arm_math.h	/^    float32_t mu;        \/**< step size that control filter coefficient updates. *\/$/;"	m	struct:__anon70	access:public
mu	../CMSIS/Include/arm_math.h	/^    float32_t mu;        \/**< step size that controls filter coefficient updates. *\/$/;"	m	struct:__anon67	access:public
mu	../CMSIS/Include/arm_math.h	/^    q15_t mu;            \/**< step size that controls filter coefficient updates. *\/$/;"	m	struct:__anon68	access:public
mu	../CMSIS/Include/arm_math.h	/^    q15_t mu;            \/**< step size that controls filter coefficient updates. *\/$/;"	m	struct:__anon72	access:public
mu	../CMSIS/Include/arm_math.h	/^    q31_t mu;             \/**< step size that controls filter coefficient updates. *\/$/;"	m	struct:__anon71	access:public
mu	../CMSIS/Include/arm_math.h	/^    q31_t mu;            \/**< step size that controls filter coefficient updates. *\/$/;"	m	struct:__anon69	access:public
mult32x64	../CMSIS/Include/arm_math.h	/^  __STATIC_INLINE q63_t mult32x64($/;"	f	signature:( q63_t x, q31_t y)
multOutput	../CMSIS/DSP_Lib/Examples/arm_dotproduct_example/arm_dotproduct_example_f32.c	/^float32_t multOutput[MAX_BLOCKSIZE];  \/* Intermediate output *\/ $/;"	v
nFree	../inc/qequeue.h	/^    QEQueueCtr volatile nFree;$/;"	m	struct:QEQueueTag	access:public
nFree	../inc/qmpool.h	/^    QMPoolCtr volatile nFree;$/;"	m	struct:QMPoolTag	access:public
nMin	../inc/qequeue.h	/^    QEQueueCtr nMin;$/;"	m	struct:QEQueueTag	access:public
nMin	../inc/qmpool.h	/^    QMPoolCtr nMin;$/;"	m	struct:QMPoolTag	access:public
nPRIV	../CMSIS/Include/core_cm0.h	/^    uint32_t nPRIV:1;                    \/*!< bit:      0  Execution privilege in Thread mode *\/$/;"	m	struct:__anon133::__anon134	access:public
nPRIV	../CMSIS/Include/core_cm3.h	/^    uint32_t nPRIV:1;                    \/*!< bit:      0  Execution privilege in Thread mode *\/$/;"	m	struct:__anon13::__anon14	access:public
nPRIV	../CMSIS/Include/core_cm4.h	/^    uint32_t nPRIV:1;                    \/*!< bit:      0  Execution privilege in Thread mode *\/$/;"	m	struct:__anon83::__anon84	access:public
nPRIV	../CMSIS/Include/core_sc000.h	/^    uint32_t nPRIV:1;                    \/*!< bit:      0  Execution privilege in Thread mode *\/$/;"	m	struct:__anon102::__anon103	access:public
nPRIV	../CMSIS/Include/core_sc300.h	/^    uint32_t nPRIV:1;                    \/*!< bit:      0  Execution privilege in Thread mode *\/$/;"	m	struct:__anon115::__anon116	access:public
nTot	../inc/qmpool.h	/^    QMPoolCtr nTot;$/;"	m	struct:QMPoolTag	access:public
nValues	../CMSIS/Include/arm_math.h	/^    uint32_t nValues;           \/**< nValues *\/$/;"	m	struct:__anon39	access:public
nested-classes	../CMSIS/Documentation/RTOS/html/group___c_m_s_i_s___r_t_o_s___definitions.html	/^<tr><td colspan="2"><h2><a name="nested-classes"><\/a>$/;"	a
newNode	../CMSIS/Documentation/Core/html/navtree.js	/^function newNode(o, po, text, link, childrenData, lastNode)$/;"	f
newNode	../CMSIS/Documentation/DSP/html/navtree.js	/^function newNode(o, po, text, link, childrenData, lastNode)$/;"	f
newNode	../CMSIS/Documentation/General/html/navtree.js	/^function newNode(o, po, text, link, childrenData, lastNode)$/;"	f
newNode	../CMSIS/Documentation/RTOS/html/navtree.js	/^function newNode(o, po, text, link, childrenData, lastNode)$/;"	f
newNode	../CMSIS/Documentation/SVD/html/navtree.js	/^function newNode(o, po, text, link, childrenData, lastNode)$/;"	f
next	../inc/qf.h	/^    struct QTimeEvtTag * volatile next;$/;"	m	struct:QTimeEvtTag	access:public
next	../inc/qf_pkg.h	/^    struct QFreeBlockTag * volatile next;$/;"	m	struct:QFreeBlockTag	access:public
node.expandToggle.onclick	../CMSIS/Documentation/Core/html/navtree.js	/^    node.expandToggle.onclick = function() $/;"	f
node.expandToggle.onclick	../CMSIS/Documentation/DSP/html/navtree.js	/^    node.expandToggle.onclick = function() $/;"	f
node.expandToggle.onclick	../CMSIS/Documentation/General/html/navtree.js	/^    node.expandToggle.onclick = function() $/;"	f
node.expandToggle.onclick	../CMSIS/Documentation/RTOS/html/navtree.js	/^    node.expandToggle.onclick = function() $/;"	f
node.expandToggle.onclick	../CMSIS/Documentation/SVD/html/navtree.js	/^    node.expandToggle.onclick = function() $/;"	f
node.getChildrenUL	../CMSIS/Documentation/Core/html/navtree.js	/^  node.getChildrenUL = function() $/;"	f
node.getChildrenUL	../CMSIS/Documentation/DSP/html/navtree.js	/^  node.getChildrenUL = function() $/;"	f
node.getChildrenUL	../CMSIS/Documentation/General/html/navtree.js	/^  node.getChildrenUL = function() $/;"	f
node.getChildrenUL	../CMSIS/Documentation/RTOS/html/navtree.js	/^  node.getChildrenUL = function() $/;"	f
node.getChildrenUL	../CMSIS/Documentation/SVD/html/navtree.js	/^  node.getChildrenUL = function() $/;"	f
normalize	../CMSIS/Include/arm_math.h	/^    float32_t normalize;                \/**< normalizing factor. *\/$/;"	m	struct:__anon50	access:public
normalize	../CMSIS/Include/arm_math.h	/^    q15_t normalize;                    \/**< normalizing factor. *\/$/;"	m	struct:__anon52	access:public
normalize	../CMSIS/Include/arm_math.h	/^    q31_t normalize;                    \/**< normalizing factor. *\/$/;"	m	struct:__anon51	access:public
numBlocks	../CMSIS/DSP_Lib/Examples/arm_fir_example/arm_fir_example_f32.c	/^uint32_t numBlocks = TEST_LENGTH_SAMPLES\/BLOCK_SIZE; $/;"	v
numCols	../CMSIS/Include/arm_math.h	/^    uint16_t numCols;	\/**< number of columns in the data table. *\/$/;"	m	struct:__anon40	access:public
numCols	../CMSIS/Include/arm_math.h	/^    uint16_t numCols;	\/**< number of columns in the data table. *\/$/;"	m	struct:__anon41	access:public
numCols	../CMSIS/Include/arm_math.h	/^    uint16_t numCols;	\/**< number of columns in the data table. *\/$/;"	m	struct:__anon42	access:public
numCols	../CMSIS/Include/arm_math.h	/^    uint16_t numCols;	\/**< number of columns in the data table. *\/$/;"	m	struct:__anon43	access:public
numCols	../CMSIS/Include/arm_math.h	/^    uint16_t numCols;     \/**< number of columns of the matrix.  *\/$/;"	m	struct:__anon33	access:public
numCols	../CMSIS/Include/arm_math.h	/^    uint16_t numCols;     \/**< number of columns of the matrix.  *\/$/;"	m	struct:__anon34	access:public
numCols	../CMSIS/Include/arm_math.h	/^    uint16_t numCols;     \/**< number of columns of the matrix.  *\/$/;"	m	struct:__anon35	access:public
numRows	../CMSIS/Include/arm_math.h	/^    uint16_t numRows;	\/**< number of rows in the data table. *\/$/;"	m	struct:__anon40	access:public
numRows	../CMSIS/Include/arm_math.h	/^    uint16_t numRows;	\/**< number of rows in the data table. *\/$/;"	m	struct:__anon41	access:public
numRows	../CMSIS/Include/arm_math.h	/^    uint16_t numRows;	\/**< number of rows in the data table. *\/$/;"	m	struct:__anon42	access:public
numRows	../CMSIS/Include/arm_math.h	/^    uint16_t numRows; 	\/**< number of rows in the data table. *\/$/;"	m	struct:__anon43	access:public
numRows	../CMSIS/Include/arm_math.h	/^    uint16_t numRows;     \/**< number of rows of the matrix.     *\/$/;"	m	struct:__anon33	access:public
numRows	../CMSIS/Include/arm_math.h	/^    uint16_t numRows;     \/**< number of rows of the matrix.     *\/$/;"	m	struct:__anon34	access:public
numRows	../CMSIS/Include/arm_math.h	/^    uint16_t numRows;     \/**< number of rows of the matrix.     *\/$/;"	m	struct:__anon35	access:public
numStages	../CMSIS/Include/arm_math.h	/^    int8_t numStages;         \/**< number of 2nd order stages in the filter.  Overall order is 2*numStages. *\/$/;"	m	struct:__anon30	access:public
numStages	../CMSIS/Include/arm_math.h	/^    uint16_t numStages;                          \/**< number of filter stages. *\/$/;"	m	struct:__anon61	access:public
numStages	../CMSIS/Include/arm_math.h	/^    uint16_t numStages;                          \/**< number of filter stages. *\/$/;"	m	struct:__anon62	access:public
numStages	../CMSIS/Include/arm_math.h	/^    uint16_t numStages;                         \/**< number of stages in the filter. *\/$/;"	m	struct:__anon64	access:public
numStages	../CMSIS/Include/arm_math.h	/^    uint16_t numStages;                         \/**< number of stages in the filter. *\/$/;"	m	struct:__anon65	access:public
numStages	../CMSIS/Include/arm_math.h	/^    uint16_t numStages;                         \/**< number of stages in the filter. *\/$/;"	m	struct:__anon66	access:public
numStages	../CMSIS/Include/arm_math.h	/^    uint16_t numStages;                  \/**< number of filter stages. *\/$/;"	m	struct:__anon63	access:public
numStages	../CMSIS/Include/arm_math.h	/^    uint32_t numStages;         \/**< number of 2nd order stages in the filter.  Overall order is 2*numStages. *\/$/;"	m	struct:__anon32	access:public
numStages	../CMSIS/Include/arm_math.h	/^    uint32_t numStages;      \/**< number of 2nd order stages in the filter.  Overall order is 2*numStages. *\/$/;"	m	struct:__anon31	access:public
numStages	../CMSIS/Include/arm_math.h	/^    uint8_t   numStages;       \/**< number of 2nd order stages in the filter.  Overall order is 2*numStages. *\/$/;"	m	struct:__anon60	access:public
numStages	../CMSIS/Include/arm_math.h	/^    uint8_t numStages;       \/**< number of 2nd order stages in the filter.  Overall order is 2*numStages. *\/$/;"	m	struct:__anon59	access:public
numStudents	../CMSIS/DSP_Lib/Examples/arm_class_marks_example/arm_class_marks_example_f32.c	/^uint32_t  	numStudents = 20; $/;"	v
numSubjects	../CMSIS/DSP_Lib/Examples/arm_class_marks_example/arm_class_marks_example_f32.c	/^uint32_t  	numSubjects = 4;  $/;"	v
numTaps	../CMSIS/Include/arm_math.h	/^    uint16_t  numTaps;    \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon70	access:public
numTaps	../CMSIS/Include/arm_math.h	/^    uint16_t numTaps;                   \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon55	access:public
numTaps	../CMSIS/Include/arm_math.h	/^    uint16_t numTaps;               \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon53	access:public
numTaps	../CMSIS/Include/arm_math.h	/^    uint16_t numTaps;             \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon73	access:public
numTaps	../CMSIS/Include/arm_math.h	/^    uint16_t numTaps;             \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon74	access:public
numTaps	../CMSIS/Include/arm_math.h	/^    uint16_t numTaps;             \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon75	access:public
numTaps	../CMSIS/Include/arm_math.h	/^    uint16_t numTaps;             \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon76	access:public
numTaps	../CMSIS/Include/arm_math.h	/^    uint16_t numTaps;           \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon54	access:public
numTaps	../CMSIS/Include/arm_math.h	/^    uint16_t numTaps;         \/**< number of filter coefficients in the filter. *\/$/;"	m	struct:__anon27	access:public
numTaps	../CMSIS/Include/arm_math.h	/^    uint16_t numTaps;         \/**< number of filter coefficients in the filter. *\/$/;"	m	struct:__anon28	access:public
numTaps	../CMSIS/Include/arm_math.h	/^    uint16_t numTaps;        \/**< number of filter coefficients in the filter. *\/$/;"	m	struct:__anon26	access:public
numTaps	../CMSIS/Include/arm_math.h	/^    uint16_t numTaps;     \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon71	access:public
numTaps	../CMSIS/Include/arm_math.h	/^    uint16_t numTaps;     \/**< number of filter coefficients in the filter. *\/$/;"	m	struct:__anon29	access:public
numTaps	../CMSIS/Include/arm_math.h	/^    uint16_t numTaps;    \/**< Number of coefficients in the filter. *\/$/;"	m	struct:__anon72	access:public
numTaps	../CMSIS/Include/arm_math.h	/^    uint16_t numTaps;    \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon67	access:public
numTaps	../CMSIS/Include/arm_math.h	/^    uint16_t numTaps;    \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon68	access:public
numTaps	../CMSIS/Include/arm_math.h	/^    uint16_t numTaps;    \/**< number of coefficients in the filter. *\/$/;"	m	struct:__anon69	access:public
nvic_tim3_config	../tim_adc/tim.h	/^void nvic_tim3_config(void);$/;"	p	signature:(void)
o.browser.version	../CMSIS/Documentation/Core/html/jquery.js	/^(function(){var l=this,g,y=l.jQuery,p=l.$,o=l.jQuery=l.$=function(E,F){return new o.fn.init(E,F)},D=\/^[^<]*(<(.|\\s)+>)[^>]*$|^#([\\w-]+)$\/,f=\/^.[^:#\\[\\.,]*$\/;o.fn=o.prototype={init:function(E,H){E=E||document;if(E.nodeType){this[0]=E;this.length=1;this.context=E;return this}if(typeof E==="string"){var G=D.exec(E);if(G&&(G[1]||!H)){if(G[1]){E=o.clean([G[1]],H)}else{var I=document.getElementById(G[3]);if(I&&I.id!=G[3]){return o().find(E)}var F=o(I||[]);F.context=document;F.selector=E;return F}}else{return o(H).find(E)}}else{if(o.isFunction(E)){return o(document).ready(E)}}if(E.selector&&E.context){this.selector=E.selector;this.context=E.context}return this.setArray(o.isArray(E)?E:o.makeArray(E))},selector:"",jquery:"1.3.2",size:function(){return this.length},get:function(E){return E===g?Array.prototype.slice.call(this):this[E]},pushStack:function(F,H,E){var G=o(F);G.prevObject=this;G.context=this.context;if(H==="find"){G.selector=this.selector+(this.selector?" ":"")+E}else{if(H){G.selector=this.selector+"."+H+"("+E+")"}}return G},setArray:function(E){this.length=0;Array.prototype.push.apply(this,E);return this},each:function(F,E){return o.each(this,F,E)},index:function(E){return o.inArray(E&&E.jquery?E[0]:E,this)},attr:function(F,H,G){var E=F;if(typeof F==="string"){if(H===g){return this[0]&&o[G||"attr"](this[0],F)}else{E={};E[F]=H}}return this.each(function(I){for(F in E){o.attr(G?this.style:this,F,o.prop(this,E[F],G,I,F))}})},css:function(E,F){if((E=="width"||E=="height")&&parseFloat(F)<0){F=g}return this.attr(E,F,"curCSS")},text:function(F){if(typeof F!=="object"&&F!=null){return this.empty().append((this[0]&&this[0].ownerDocument||document).createTextNode(F))}var E="";o.each(F||this,function(){o.each(this.childNodes,function(){if(this.nodeType!=8){E+=this.nodeType!=1?this.nodeValue:o.fn.text([this])}})});return E},wrapAll:function(E){if(this[0]){var F=o(E,this[0].ownerDocument).clone();if(this[0].parentNode){F.insertBefore(this[0])}F.map(function(){var G=this;while(G.firstChild){G=G.firstChild}return G}).append(this)}return this},wrapInner:function(E){return this.each(function(){o(this).contents().wrapAll(E)})},wrap:function(E){return this.each(function(){o(this).wrapAll(E)})},append:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.appendChild(E)}})},prepend:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.insertBefore(E,this.firstChild)}})},before:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this)})},after:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this.nextSibling)})},end:function(){return this.prevObject||o([])},push:[].push,sort:[].sort,splice:[].splice,find:function(E){if(this.length===1){var F=this.pushStack([],"find",E);F.length=0;o.find(E,this[0],F);return F}else{return this.pushStack(o.unique(o.map(this,function(G){return o.find(E,G)})),"find",E)}},clone:function(G){var E=this.map(function(){if(!o.support.noCloneEvent&&!o.isXMLDoc(this)){var I=this.outerHTML;if(!I){var J=this.ownerDocument.createElement("div");J.appendChild(this.cloneNode(true));I=J.innerHTML}return o.clean([I.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,"").replace(\/^\\s*\/,"")])[0]}else{return this.cloneNode(true)}});if(G===true){var H=this.find("*").andSelf(),F=0;E.find("*").andSelf().each(function(){if(this.nodeName!==H[F].nodeName){return}var I=o.data(H[F],"events");for(var K in I){for(var J in I[K]){o.event.add(this,K,I[K][J],I[K][J].data)}}F++})}return E},filter:function(E){return this.pushStack(o.isFunction(E)&&o.grep(this,function(G,F){return E.call(G,F)})||o.multiFilter(E,o.grep(this,function(F){return F.nodeType===1})),"filter",E)},closest:function(E){var G=o.expr.match.POS.test(E)?o(E):null,F=0;return this.map(function(){var H=this;while(H&&H.ownerDocument){if(G?G.index(H)>-1:o(H).is(E)){o.data(H,"closest",F);return H}H=H.parentNode;F++}})},not:function(E){if(typeof E==="string"){if(f.test(E)){return this.pushStack(o.multiFilter(E,this,true),"not",E)}else{E=o.multiFilter(E,this)}}var F=E.length&&E[E.length-1]!==g&&!E.nodeType;return this.filter(function(){return F?o.inArray(this,E)<0:this!=E})},add:function(E){return this.pushStack(o.unique(o.merge(this.get(),typeof E==="string"?o(E):o.makeArray(E))))},is:function(E){return !!E&&o.multiFilter(E,this).length>0},hasClass:function(E){return !!E&&this.is("."+E)},val:function(K){if(K===g){var E=this[0];if(E){if(o.nodeName(E,"option")){return(E.attributes.value||{}).specified?E.value:E.text}if(o.nodeName(E,"select")){var I=E.selectedIndex,L=[],M=E.options,H=E.type=="select-one";if(I<0){return null}for(var F=H?I:0,J=H?I+1:M.length;F<J;F++){var G=M[F];if(G.selected){K=o(G).val();if(H){return K}L.push(K)}}return L}return(E.value||"").replace(\/\\r\/g,"")}return g}if(typeof K==="number"){K+=""}return this.each(function(){if(this.nodeType!=1){return}if(o.isArray(K)&&\/radio|checkbox\/.test(this.type)){this.checked=(o.inArray(this.value,K)>=0||o.inArray(this.name,K)>=0)}else{if(o.nodeName(this,"select")){var N=o.makeArray(K);o("option",this).each(function(){this.selected=(o.inArray(this.value,N)>=0||o.inArray(this.text,N)>=0)});if(!N.length){this.selectedIndex=-1}}else{this.value=K}}})},html:function(E){return E===g?(this[0]?this[0].innerHTML.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,""):null):this.empty().append(E)},replaceWith:function(E){return this.after(E).remove()},eq:function(E){return this.slice(E,+E+1)},slice:function(){return this.pushStack(Array.prototype.slice.apply(this,arguments),"slice",Array.prototype.slice.call(arguments).join(","))},map:function(E){return this.pushStack(o.map(this,function(G,F){return E.call(G,F,G)}))},andSelf:function(){return this.add(this.prevObject)},domManip:function(J,M,L){if(this[0]){var I=(this[0].ownerDocument||this[0]).createDocumentFragment(),F=o.clean(J,(this[0].ownerDocument||this[0]),I),H=I.firstChild;if(H){for(var G=0,E=this.length;G<E;G++){L.call(K(this[G],H),this.length>1||G>0?I.cloneNode(true):I)}}if(F){o.each(F,z)}}return this;function K(N,O){return M&&o.nodeName(N,"table")&&o.nodeName(O,"tr")?(N.getElementsByTagName("tbody")[0]||N.appendChild(N.ownerDocument.createElement("tbody"))):N}}};o.fn.init.prototype=o.fn;function z(E,F){if(F.src){o.ajax({url:F.src,async:false,dataType:"script"})}else{o.globalEval(F.text||F.textContent||F.innerHTML||"")}if(F.parentNode){F.parentNode.removeChild(F)}}function e(){return +new Date}o.extend=o.fn.extend=function(){var J=arguments[0]||{},H=1,I=arguments.length,E=false,G;if(typeof J==="boolean"){E=J;J=arguments[1]||{};H=2}if(typeof J!=="object"&&!o.isFunction(J)){J={}}if(I==H){J=this;--H}for(;H<I;H++){if((G=arguments[H])!=null){for(var F in G){var K=J[F],L=G[F];if(J===L){continue}if(E&&L&&typeof L==="object"&&!L.nodeType){J[F]=o.extend(E,K||(L.length!=null?[]:{}),L)}else{if(L!==g){J[F]=L}}}}}return J};var b=\/z-?index|font-?weight|opacity|zoom|line-?height\/i,q=document.defaultView||{},s=Object.prototype.toString;o.extend({noConflict:function(E){l.$=p;if(E){l.jQuery=y}return o},isFunction:function(E){return s.call(E)==="[object Function]"},isArray:function(E){return s.call(E)==="[object Array]"},isXMLDoc:function(E){return E.nodeType===9&&E.documentElement.nodeName!=="HTML"||!!E.ownerDocument&&o.isXMLDoc(E.ownerDocument)},globalEval:function(G){if(G&&\/\\S\/.test(G)){var F=document.getElementsByTagName("head")[0]||document.documentElement,E=document.createElement("script");E.type="text\/javascript";if(o.support.scriptEval){E.appendChild(document.createTextNode(G))}else{E.text=G}F.insertBefore(E,F.firstChild);F.removeChild(E)}},nodeName:function(F,E){return F.nodeName&&F.nodeName.toUpperCase()==E.toUpperCase()},each:function(G,K,F){var E,H=0,I=G.length;if(F){if(I===g){for(E in G){if(K.apply(G[E],F)===false){break}}}else{for(;H<I;){if(K.apply(G[H++],F)===false){break}}}}else{if(I===g){for(E in G){if(K.call(G[E],E,G[E])===false){break}}}else{for(var J=G[0];H<I&&K.call(J,H,J)!==false;J=G[++H]){}}}return G},prop:function(H,I,G,F,E){if(o.isFunction(I)){I=I.call(H,F)}return typeof I==="number"&&G=="curCSS"&&!b.test(E)?I+"px":I},className:{add:function(E,F){o.each((F||"").split(\/\\s+\/),function(G,H){if(E.nodeType==1&&!o.className.has(E.className,H)){E.className+=(E.className?" ":"")+H}})},remove:function(E,F){if(E.nodeType==1){E.className=F!==g?o.grep(E.className.split(\/\\s+\/),function(G){return !o.className.has(F,G)}).join(" "):""}},has:function(F,E){return F&&o.inArray(E,(F.className||F).toString().split(\/\\s+\/))>-1}},swap:function(H,G,I){var E={};for(var F in G){E[F]=H.style[F];H.style[F]=G[F]}I.call(H);for(var F in G){H.style[F]=E[F]}},css:function(H,F,J,E){if(F=="width"||F=="height"){var L,G={position:"absolute",visibility:"hidden",display:"block"},K=F=="width"?["Left","Right"]:["Top","Bottom"];function I(){L=F=="width"?H.offsetWidth:H.offsetHeight;if(E==="border"){return}o.each(K,function(){if(!E){L-=parseFloat(o.curCSS(H,"padding"+this,true))||0}if(E==="margin"){L+=parseFloat(o.curCSS(H,"margin"+this,true))||0}else{L-=parseFloat(o.curCSS(H,"border"+this+"Width",true))||0}})}if(H.offsetWidth!==0){I()}else{o.swap(H,G,I)}return Math.max(0,Math.round(L))}return o.curCSS(H,F,J)},curCSS:function(I,F,G){var L,E=I.style;if(F=="opacity"&&!o.support.opacity){L=o.attr(E,"opacity");return L==""?"1":L}if(F.match(\/float\/i)){F=w}if(!G&&E&&E[F]){L=E[F]}else{if(q.getComputedStyle){if(F.match(\/float\/i)){F="float"}F=F.replace(\/([A-Z])\/g,"-$1").toLowerCase();var M=q.getComputedStyle(I,null);if(M){L=M.getPropertyValue(F)}if(F=="opacity"&&L==""){L="1"}}else{if(I.currentStyle){var J=F.replace(\/\\-(\\w)\/g,function(N,O){return O.toUpperCase()});L=I.currentStyle[F]||I.currentStyle[J];if(!\/^\\d+(px)?$\/i.test(L)&&\/^\\d\/.test(L)){var H=E.left,K=I.runtimeStyle.left;I.runtimeStyle.left=I.currentStyle.left;E.left=L||0;L=E.pixelLeft+"px";E.left=H;I.runtimeStyle.left=K}}}}return L},clean:function(F,K,I){K=K||document;if(typeof K.createElement==="undefined"){K=K.ownerDocument||K[0]&&K[0].ownerDocument||document}if(!I&&F.length===1&&typeof F[0]==="string"){var H=\/^<(\\w+)\\s*\\\/?>$\/.exec(F[0]);if(H){return[K.createElement(H[1])]}}var G=[],E=[],L=K.createElement("div");o.each(F,function(P,S){if(typeof S==="number"){S+=""}if(!S){return}if(typeof S==="string"){S=S.replace(\/(<(\\w+)[^>]*?)\\\/>\/g,function(U,V,T){return T.match(\/^(abbr|br|col|img|input|link|meta|param|hr|area|embed)$\/i)?U:V+"><\/"+T+">"});var O=S.replace(\/^\\s+\/,"").substring(0,10).toLowerCase();var Q=!O.indexOf("<opt")&&[1,"<select multiple='multiple'>","<\/select>"]||!O.indexOf("<leg")&&[1,"<fieldset>","<\/fieldset>"]||O.match(\/^<(thead|tbody|tfoot|colg|cap)\/)&&[1,"<table>","<\/table>"]||!O.indexOf("<tr")&&[2,"<table><tbody>","<\/tbody><\/table>"]||(!O.indexOf("<td")||!O.indexOf("<th"))&&[3,"<table><tbody><tr>","<\/tr><\/tbody><\/table>"]||!O.indexOf("<col")&&[2,"<table><tbody><\/tbody><colgroup>","<\/colgroup><\/table>"]||!o.support.htmlSerialize&&[1,"div<div>","<\/div>"]||[0,"",""];L.innerHTML=Q[1]+S+Q[2];while(Q[0]--){L=L.lastChild}if(!o.support.tbody){var R=\/<tbody\/i.test(S),N=!O.indexOf("<table")&&!R?L.firstChild&&L.firstChild.childNodes:Q[1]=="<table>"&&!R?L.childNodes:[];for(var M=N.length-1;M>=0;--M){if(o.nodeName(N[M],"tbody")&&!N[M].childNodes.length){N[M].parentNode.removeChild(N[M])}}}if(!o.support.leadingWhitespace&&\/^\\s\/.test(S)){L.insertBefore(K.createTextNode(S.match(\/^\\s*\/)[0]),L.firstChild)}S=o.makeArray(L.childNodes)}if(S.nodeType){G.push(S)}else{G=o.merge(G,S)}});if(I){for(var J=0;G[J];J++){if(o.nodeName(G[J],"script")&&(!G[J].type||G[J].type.toLowerCase()==="text\/javascript")){E.push(G[J].parentNode?G[J].parentNode.removeChild(G[J]):G[J])}else{if(G[J].nodeType===1){G.splice.apply(G,[J+1,0].concat(o.makeArray(G[J].getElementsByTagName("script"))))}I.appendChild(G[J])}}return E}return G},attr:function(J,G,K){if(!J||J.nodeType==3||J.nodeType==8){return g}var H=!o.isXMLDoc(J),L=K!==g;G=H&&o.props[G]||G;if(J.tagName){var F=\/href|src|style\/.test(G);if(G=="selected"&&J.parentNode){J.parentNode.selectedIndex}if(G in J&&H&&!F){if(L){if(G=="type"&&o.nodeName(J,"input")&&J.parentNode){throw"type property can't be changed"}J[G]=K}if(o.nodeName(J,"form")&&J.getAttributeNode(G)){return J.getAttributeNode(G).nodeValue}if(G=="tabIndex"){var I=J.getAttributeNode("tabIndex");return I&&I.specified?I.value:J.nodeName.match(\/(button|input|object|select|textarea)\/i)?0:J.nodeName.match(\/^(a|area)$\/i)&&J.href?0:g}return J[G]}if(!o.support.style&&H&&G=="style"){return o.attr(J.style,"cssText",K)}if(L){J.setAttribute(G,""+K)}var E=!o.support.hrefNormalized&&H&&F?J.getAttribute(G,2):J.getAttribute(G);return E===null?g:E}if(!o.support.opacity&&G=="opacity"){if(L){J.zoom=1;J.filter=(J.filter||"").replace(\/alpha\\([^)]*\\)\/,"")+(parseInt(K)+""=="NaN"?"":"alpha(opacity="+K*100+")")}return J.filter&&J.filter.indexOf("opacity=")>=0?(parseFloat(J.filter.match(\/opacity=([^)]*)\/)[1])\/100)+"":""}G=G.replace(\/-([a-z])\/ig,function(M,N){return N.toUpperCase()});if(L){J[G]=K}return J[G]},trim:function(E){return(E||"").replace(\/^\\s+|\\s+$\/g,"")},makeArray:function(G){var E=[];if(G!=null){var F=G.length;if(F==null||typeof G==="string"||o.isFunction(G)||G.setInterval){E[0]=G}else{while(F){E[--F]=G[F]}}}return E},inArray:function(G,H){for(var E=0,F=H.length;E<F;E++){if(H[E]===G){return E}}return -1},merge:function(H,E){var F=0,G,I=H.length;if(!o.support.getAll){while((G=E[F++])!=null){if(G.nodeType!=8){H[I++]=G}}}else{while((G=E[F++])!=null){H[I++]=G}}return H},unique:function(K){var F=[],E={};try{for(var G=0,H=K.length;G<H;G++){var J=o.data(K[G]);if(!E[J]){E[J]=true;F.push(K[G])}}}catch(I){F=K}return F},grep:function(F,J,E){var G=[];for(var H=0,I=F.length;H<I;H++){if(!E!=!J(F[H],H)){G.push(F[H])}}return G},map:function(E,J){var F=[];for(var G=0,H=E.length;G<H;G++){var I=J(E[G],G);if(I!=null){F[F.length]=I}}return F.concat.apply([],F)}});var C=navigator.userAgent.toLowerCase();o.browser={version:(C.match(\/.+(?:rv|it|ra|ie)[\\\/: ]([\\d.]+)\/)||[0,"0"])[1],safari:\/webkit\/.test(C),opera:\/opera\/.test(C),msie:\/msie\/.test(C)&&!\/opera\/.test(C),mozilla:\/mozilla\/.test(C)&&!\/(compatible|webkit)\/.test(C)};o.each({parent:function(E){return E.parentNode},parents:function(E){return o.dir(E,"parentNode")},next:function(E){return o.nth(E,2,"nextSibling")},prev:function(E){return o.nth(E,2,"previousSibling")},nextAll:function(E){return o.dir(E,"nextSibling")},prevAll:function(E){return o.dir(E,"previousSibling")},siblings:function(E){return o.sibling(E.parentNode.firstChild,E)},children:function(E){return o.sibling(E.firstChild)},contents:function(E){return o.nodeName(E,"iframe")?E.contentDocument||E.contentWindow.document:o.makeArray(E.childNodes)}},function(E,F){o.fn[E]=function(G){var H=o.map(this,F);if(G&&typeof G=="string"){H=o.multiFilter(G,H)}return this.pushStack(o.unique(H),E,G)}});o.each({appendTo:"append",prependTo:"prepend",insertBefore:"before",insertAfter:"after",replaceAll:"replaceWith"},function(E,F){o.fn[E]=function(G){var J=[],L=o(G);for(var K=0,H=L.length;K<H;K++){$/;"	p
o.browser.version	../CMSIS/Documentation/DSP/html/jquery.js	/^(function(){var l=this,g,y=l.jQuery,p=l.$,o=l.jQuery=l.$=function(E,F){return new o.fn.init(E,F)},D=\/^[^<]*(<(.|\\s)+>)[^>]*$|^#([\\w-]+)$\/,f=\/^.[^:#\\[\\.,]*$\/;o.fn=o.prototype={init:function(E,H){E=E||document;if(E.nodeType){this[0]=E;this.length=1;this.context=E;return this}if(typeof E==="string"){var G=D.exec(E);if(G&&(G[1]||!H)){if(G[1]){E=o.clean([G[1]],H)}else{var I=document.getElementById(G[3]);if(I&&I.id!=G[3]){return o().find(E)}var F=o(I||[]);F.context=document;F.selector=E;return F}}else{return o(H).find(E)}}else{if(o.isFunction(E)){return o(document).ready(E)}}if(E.selector&&E.context){this.selector=E.selector;this.context=E.context}return this.setArray(o.isArray(E)?E:o.makeArray(E))},selector:"",jquery:"1.3.2",size:function(){return this.length},get:function(E){return E===g?Array.prototype.slice.call(this):this[E]},pushStack:function(F,H,E){var G=o(F);G.prevObject=this;G.context=this.context;if(H==="find"){G.selector=this.selector+(this.selector?" ":"")+E}else{if(H){G.selector=this.selector+"."+H+"("+E+")"}}return G},setArray:function(E){this.length=0;Array.prototype.push.apply(this,E);return this},each:function(F,E){return o.each(this,F,E)},index:function(E){return o.inArray(E&&E.jquery?E[0]:E,this)},attr:function(F,H,G){var E=F;if(typeof F==="string"){if(H===g){return this[0]&&o[G||"attr"](this[0],F)}else{E={};E[F]=H}}return this.each(function(I){for(F in E){o.attr(G?this.style:this,F,o.prop(this,E[F],G,I,F))}})},css:function(E,F){if((E=="width"||E=="height")&&parseFloat(F)<0){F=g}return this.attr(E,F,"curCSS")},text:function(F){if(typeof F!=="object"&&F!=null){return this.empty().append((this[0]&&this[0].ownerDocument||document).createTextNode(F))}var E="";o.each(F||this,function(){o.each(this.childNodes,function(){if(this.nodeType!=8){E+=this.nodeType!=1?this.nodeValue:o.fn.text([this])}})});return E},wrapAll:function(E){if(this[0]){var F=o(E,this[0].ownerDocument).clone();if(this[0].parentNode){F.insertBefore(this[0])}F.map(function(){var G=this;while(G.firstChild){G=G.firstChild}return G}).append(this)}return this},wrapInner:function(E){return this.each(function(){o(this).contents().wrapAll(E)})},wrap:function(E){return this.each(function(){o(this).wrapAll(E)})},append:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.appendChild(E)}})},prepend:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.insertBefore(E,this.firstChild)}})},before:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this)})},after:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this.nextSibling)})},end:function(){return this.prevObject||o([])},push:[].push,sort:[].sort,splice:[].splice,find:function(E){if(this.length===1){var F=this.pushStack([],"find",E);F.length=0;o.find(E,this[0],F);return F}else{return this.pushStack(o.unique(o.map(this,function(G){return o.find(E,G)})),"find",E)}},clone:function(G){var E=this.map(function(){if(!o.support.noCloneEvent&&!o.isXMLDoc(this)){var I=this.outerHTML;if(!I){var J=this.ownerDocument.createElement("div");J.appendChild(this.cloneNode(true));I=J.innerHTML}return o.clean([I.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,"").replace(\/^\\s*\/,"")])[0]}else{return this.cloneNode(true)}});if(G===true){var H=this.find("*").andSelf(),F=0;E.find("*").andSelf().each(function(){if(this.nodeName!==H[F].nodeName){return}var I=o.data(H[F],"events");for(var K in I){for(var J in I[K]){o.event.add(this,K,I[K][J],I[K][J].data)}}F++})}return E},filter:function(E){return this.pushStack(o.isFunction(E)&&o.grep(this,function(G,F){return E.call(G,F)})||o.multiFilter(E,o.grep(this,function(F){return F.nodeType===1})),"filter",E)},closest:function(E){var G=o.expr.match.POS.test(E)?o(E):null,F=0;return this.map(function(){var H=this;while(H&&H.ownerDocument){if(G?G.index(H)>-1:o(H).is(E)){o.data(H,"closest",F);return H}H=H.parentNode;F++}})},not:function(E){if(typeof E==="string"){if(f.test(E)){return this.pushStack(o.multiFilter(E,this,true),"not",E)}else{E=o.multiFilter(E,this)}}var F=E.length&&E[E.length-1]!==g&&!E.nodeType;return this.filter(function(){return F?o.inArray(this,E)<0:this!=E})},add:function(E){return this.pushStack(o.unique(o.merge(this.get(),typeof E==="string"?o(E):o.makeArray(E))))},is:function(E){return !!E&&o.multiFilter(E,this).length>0},hasClass:function(E){return !!E&&this.is("."+E)},val:function(K){if(K===g){var E=this[0];if(E){if(o.nodeName(E,"option")){return(E.attributes.value||{}).specified?E.value:E.text}if(o.nodeName(E,"select")){var I=E.selectedIndex,L=[],M=E.options,H=E.type=="select-one";if(I<0){return null}for(var F=H?I:0,J=H?I+1:M.length;F<J;F++){var G=M[F];if(G.selected){K=o(G).val();if(H){return K}L.push(K)}}return L}return(E.value||"").replace(\/\\r\/g,"")}return g}if(typeof K==="number"){K+=""}return this.each(function(){if(this.nodeType!=1){return}if(o.isArray(K)&&\/radio|checkbox\/.test(this.type)){this.checked=(o.inArray(this.value,K)>=0||o.inArray(this.name,K)>=0)}else{if(o.nodeName(this,"select")){var N=o.makeArray(K);o("option",this).each(function(){this.selected=(o.inArray(this.value,N)>=0||o.inArray(this.text,N)>=0)});if(!N.length){this.selectedIndex=-1}}else{this.value=K}}})},html:function(E){return E===g?(this[0]?this[0].innerHTML.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,""):null):this.empty().append(E)},replaceWith:function(E){return this.after(E).remove()},eq:function(E){return this.slice(E,+E+1)},slice:function(){return this.pushStack(Array.prototype.slice.apply(this,arguments),"slice",Array.prototype.slice.call(arguments).join(","))},map:function(E){return this.pushStack(o.map(this,function(G,F){return E.call(G,F,G)}))},andSelf:function(){return this.add(this.prevObject)},domManip:function(J,M,L){if(this[0]){var I=(this[0].ownerDocument||this[0]).createDocumentFragment(),F=o.clean(J,(this[0].ownerDocument||this[0]),I),H=I.firstChild;if(H){for(var G=0,E=this.length;G<E;G++){L.call(K(this[G],H),this.length>1||G>0?I.cloneNode(true):I)}}if(F){o.each(F,z)}}return this;function K(N,O){return M&&o.nodeName(N,"table")&&o.nodeName(O,"tr")?(N.getElementsByTagName("tbody")[0]||N.appendChild(N.ownerDocument.createElement("tbody"))):N}}};o.fn.init.prototype=o.fn;function z(E,F){if(F.src){o.ajax({url:F.src,async:false,dataType:"script"})}else{o.globalEval(F.text||F.textContent||F.innerHTML||"")}if(F.parentNode){F.parentNode.removeChild(F)}}function e(){return +new Date}o.extend=o.fn.extend=function(){var J=arguments[0]||{},H=1,I=arguments.length,E=false,G;if(typeof J==="boolean"){E=J;J=arguments[1]||{};H=2}if(typeof J!=="object"&&!o.isFunction(J)){J={}}if(I==H){J=this;--H}for(;H<I;H++){if((G=arguments[H])!=null){for(var F in G){var K=J[F],L=G[F];if(J===L){continue}if(E&&L&&typeof L==="object"&&!L.nodeType){J[F]=o.extend(E,K||(L.length!=null?[]:{}),L)}else{if(L!==g){J[F]=L}}}}}return J};var b=\/z-?index|font-?weight|opacity|zoom|line-?height\/i,q=document.defaultView||{},s=Object.prototype.toString;o.extend({noConflict:function(E){l.$=p;if(E){l.jQuery=y}return o},isFunction:function(E){return s.call(E)==="[object Function]"},isArray:function(E){return s.call(E)==="[object Array]"},isXMLDoc:function(E){return E.nodeType===9&&E.documentElement.nodeName!=="HTML"||!!E.ownerDocument&&o.isXMLDoc(E.ownerDocument)},globalEval:function(G){if(G&&\/\\S\/.test(G)){var F=document.getElementsByTagName("head")[0]||document.documentElement,E=document.createElement("script");E.type="text\/javascript";if(o.support.scriptEval){E.appendChild(document.createTextNode(G))}else{E.text=G}F.insertBefore(E,F.firstChild);F.removeChild(E)}},nodeName:function(F,E){return F.nodeName&&F.nodeName.toUpperCase()==E.toUpperCase()},each:function(G,K,F){var E,H=0,I=G.length;if(F){if(I===g){for(E in G){if(K.apply(G[E],F)===false){break}}}else{for(;H<I;){if(K.apply(G[H++],F)===false){break}}}}else{if(I===g){for(E in G){if(K.call(G[E],E,G[E])===false){break}}}else{for(var J=G[0];H<I&&K.call(J,H,J)!==false;J=G[++H]){}}}return G},prop:function(H,I,G,F,E){if(o.isFunction(I)){I=I.call(H,F)}return typeof I==="number"&&G=="curCSS"&&!b.test(E)?I+"px":I},className:{add:function(E,F){o.each((F||"").split(\/\\s+\/),function(G,H){if(E.nodeType==1&&!o.className.has(E.className,H)){E.className+=(E.className?" ":"")+H}})},remove:function(E,F){if(E.nodeType==1){E.className=F!==g?o.grep(E.className.split(\/\\s+\/),function(G){return !o.className.has(F,G)}).join(" "):""}},has:function(F,E){return F&&o.inArray(E,(F.className||F).toString().split(\/\\s+\/))>-1}},swap:function(H,G,I){var E={};for(var F in G){E[F]=H.style[F];H.style[F]=G[F]}I.call(H);for(var F in G){H.style[F]=E[F]}},css:function(H,F,J,E){if(F=="width"||F=="height"){var L,G={position:"absolute",visibility:"hidden",display:"block"},K=F=="width"?["Left","Right"]:["Top","Bottom"];function I(){L=F=="width"?H.offsetWidth:H.offsetHeight;if(E==="border"){return}o.each(K,function(){if(!E){L-=parseFloat(o.curCSS(H,"padding"+this,true))||0}if(E==="margin"){L+=parseFloat(o.curCSS(H,"margin"+this,true))||0}else{L-=parseFloat(o.curCSS(H,"border"+this+"Width",true))||0}})}if(H.offsetWidth!==0){I()}else{o.swap(H,G,I)}return Math.max(0,Math.round(L))}return o.curCSS(H,F,J)},curCSS:function(I,F,G){var L,E=I.style;if(F=="opacity"&&!o.support.opacity){L=o.attr(E,"opacity");return L==""?"1":L}if(F.match(\/float\/i)){F=w}if(!G&&E&&E[F]){L=E[F]}else{if(q.getComputedStyle){if(F.match(\/float\/i)){F="float"}F=F.replace(\/([A-Z])\/g,"-$1").toLowerCase();var M=q.getComputedStyle(I,null);if(M){L=M.getPropertyValue(F)}if(F=="opacity"&&L==""){L="1"}}else{if(I.currentStyle){var J=F.replace(\/\\-(\\w)\/g,function(N,O){return O.toUpperCase()});L=I.currentStyle[F]||I.currentStyle[J];if(!\/^\\d+(px)?$\/i.test(L)&&\/^\\d\/.test(L)){var H=E.left,K=I.runtimeStyle.left;I.runtimeStyle.left=I.currentStyle.left;E.left=L||0;L=E.pixelLeft+"px";E.left=H;I.runtimeStyle.left=K}}}}return L},clean:function(F,K,I){K=K||document;if(typeof K.createElement==="undefined"){K=K.ownerDocument||K[0]&&K[0].ownerDocument||document}if(!I&&F.length===1&&typeof F[0]==="string"){var H=\/^<(\\w+)\\s*\\\/?>$\/.exec(F[0]);if(H){return[K.createElement(H[1])]}}var G=[],E=[],L=K.createElement("div");o.each(F,function(P,S){if(typeof S==="number"){S+=""}if(!S){return}if(typeof S==="string"){S=S.replace(\/(<(\\w+)[^>]*?)\\\/>\/g,function(U,V,T){return T.match(\/^(abbr|br|col|img|input|link|meta|param|hr|area|embed)$\/i)?U:V+"><\/"+T+">"});var O=S.replace(\/^\\s+\/,"").substring(0,10).toLowerCase();var Q=!O.indexOf("<opt")&&[1,"<select multiple='multiple'>","<\/select>"]||!O.indexOf("<leg")&&[1,"<fieldset>","<\/fieldset>"]||O.match(\/^<(thead|tbody|tfoot|colg|cap)\/)&&[1,"<table>","<\/table>"]||!O.indexOf("<tr")&&[2,"<table><tbody>","<\/tbody><\/table>"]||(!O.indexOf("<td")||!O.indexOf("<th"))&&[3,"<table><tbody><tr>","<\/tr><\/tbody><\/table>"]||!O.indexOf("<col")&&[2,"<table><tbody><\/tbody><colgroup>","<\/colgroup><\/table>"]||!o.support.htmlSerialize&&[1,"div<div>","<\/div>"]||[0,"",""];L.innerHTML=Q[1]+S+Q[2];while(Q[0]--){L=L.lastChild}if(!o.support.tbody){var R=\/<tbody\/i.test(S),N=!O.indexOf("<table")&&!R?L.firstChild&&L.firstChild.childNodes:Q[1]=="<table>"&&!R?L.childNodes:[];for(var M=N.length-1;M>=0;--M){if(o.nodeName(N[M],"tbody")&&!N[M].childNodes.length){N[M].parentNode.removeChild(N[M])}}}if(!o.support.leadingWhitespace&&\/^\\s\/.test(S)){L.insertBefore(K.createTextNode(S.match(\/^\\s*\/)[0]),L.firstChild)}S=o.makeArray(L.childNodes)}if(S.nodeType){G.push(S)}else{G=o.merge(G,S)}});if(I){for(var J=0;G[J];J++){if(o.nodeName(G[J],"script")&&(!G[J].type||G[J].type.toLowerCase()==="text\/javascript")){E.push(G[J].parentNode?G[J].parentNode.removeChild(G[J]):G[J])}else{if(G[J].nodeType===1){G.splice.apply(G,[J+1,0].concat(o.makeArray(G[J].getElementsByTagName("script"))))}I.appendChild(G[J])}}return E}return G},attr:function(J,G,K){if(!J||J.nodeType==3||J.nodeType==8){return g}var H=!o.isXMLDoc(J),L=K!==g;G=H&&o.props[G]||G;if(J.tagName){var F=\/href|src|style\/.test(G);if(G=="selected"&&J.parentNode){J.parentNode.selectedIndex}if(G in J&&H&&!F){if(L){if(G=="type"&&o.nodeName(J,"input")&&J.parentNode){throw"type property can't be changed"}J[G]=K}if(o.nodeName(J,"form")&&J.getAttributeNode(G)){return J.getAttributeNode(G).nodeValue}if(G=="tabIndex"){var I=J.getAttributeNode("tabIndex");return I&&I.specified?I.value:J.nodeName.match(\/(button|input|object|select|textarea)\/i)?0:J.nodeName.match(\/^(a|area)$\/i)&&J.href?0:g}return J[G]}if(!o.support.style&&H&&G=="style"){return o.attr(J.style,"cssText",K)}if(L){J.setAttribute(G,""+K)}var E=!o.support.hrefNormalized&&H&&F?J.getAttribute(G,2):J.getAttribute(G);return E===null?g:E}if(!o.support.opacity&&G=="opacity"){if(L){J.zoom=1;J.filter=(J.filter||"").replace(\/alpha\\([^)]*\\)\/,"")+(parseInt(K)+""=="NaN"?"":"alpha(opacity="+K*100+")")}return J.filter&&J.filter.indexOf("opacity=")>=0?(parseFloat(J.filter.match(\/opacity=([^)]*)\/)[1])\/100)+"":""}G=G.replace(\/-([a-z])\/ig,function(M,N){return N.toUpperCase()});if(L){J[G]=K}return J[G]},trim:function(E){return(E||"").replace(\/^\\s+|\\s+$\/g,"")},makeArray:function(G){var E=[];if(G!=null){var F=G.length;if(F==null||typeof G==="string"||o.isFunction(G)||G.setInterval){E[0]=G}else{while(F){E[--F]=G[F]}}}return E},inArray:function(G,H){for(var E=0,F=H.length;E<F;E++){if(H[E]===G){return E}}return -1},merge:function(H,E){var F=0,G,I=H.length;if(!o.support.getAll){while((G=E[F++])!=null){if(G.nodeType!=8){H[I++]=G}}}else{while((G=E[F++])!=null){H[I++]=G}}return H},unique:function(K){var F=[],E={};try{for(var G=0,H=K.length;G<H;G++){var J=o.data(K[G]);if(!E[J]){E[J]=true;F.push(K[G])}}}catch(I){F=K}return F},grep:function(F,J,E){var G=[];for(var H=0,I=F.length;H<I;H++){if(!E!=!J(F[H],H)){G.push(F[H])}}return G},map:function(E,J){var F=[];for(var G=0,H=E.length;G<H;G++){var I=J(E[G],G);if(I!=null){F[F.length]=I}}return F.concat.apply([],F)}});var C=navigator.userAgent.toLowerCase();o.browser={version:(C.match(\/.+(?:rv|it|ra|ie)[\\\/: ]([\\d.]+)\/)||[0,"0"])[1],safari:\/webkit\/.test(C),opera:\/opera\/.test(C),msie:\/msie\/.test(C)&&!\/opera\/.test(C),mozilla:\/mozilla\/.test(C)&&!\/(compatible|webkit)\/.test(C)};o.each({parent:function(E){return E.parentNode},parents:function(E){return o.dir(E,"parentNode")},next:function(E){return o.nth(E,2,"nextSibling")},prev:function(E){return o.nth(E,2,"previousSibling")},nextAll:function(E){return o.dir(E,"nextSibling")},prevAll:function(E){return o.dir(E,"previousSibling")},siblings:function(E){return o.sibling(E.parentNode.firstChild,E)},children:function(E){return o.sibling(E.firstChild)},contents:function(E){return o.nodeName(E,"iframe")?E.contentDocument||E.contentWindow.document:o.makeArray(E.childNodes)}},function(E,F){o.fn[E]=function(G){var H=o.map(this,F);if(G&&typeof G=="string"){H=o.multiFilter(G,H)}return this.pushStack(o.unique(H),E,G)}});o.each({appendTo:"append",prependTo:"prepend",insertBefore:"before",insertAfter:"after",replaceAll:"replaceWith"},function(E,F){o.fn[E]=function(G){var J=[],L=o(G);for(var K=0,H=L.length;K<H;K++){$/;"	p
o.browser.version	../CMSIS/Documentation/General/html/jquery.js	/^(function(){var l=this,g,y=l.jQuery,p=l.$,o=l.jQuery=l.$=function(E,F){return new o.fn.init(E,F)},D=\/^[^<]*(<(.|\\s)+>)[^>]*$|^#([\\w-]+)$\/,f=\/^.[^:#\\[\\.,]*$\/;o.fn=o.prototype={init:function(E,H){E=E||document;if(E.nodeType){this[0]=E;this.length=1;this.context=E;return this}if(typeof E==="string"){var G=D.exec(E);if(G&&(G[1]||!H)){if(G[1]){E=o.clean([G[1]],H)}else{var I=document.getElementById(G[3]);if(I&&I.id!=G[3]){return o().find(E)}var F=o(I||[]);F.context=document;F.selector=E;return F}}else{return o(H).find(E)}}else{if(o.isFunction(E)){return o(document).ready(E)}}if(E.selector&&E.context){this.selector=E.selector;this.context=E.context}return this.setArray(o.isArray(E)?E:o.makeArray(E))},selector:"",jquery:"1.3.2",size:function(){return this.length},get:function(E){return E===g?Array.prototype.slice.call(this):this[E]},pushStack:function(F,H,E){var G=o(F);G.prevObject=this;G.context=this.context;if(H==="find"){G.selector=this.selector+(this.selector?" ":"")+E}else{if(H){G.selector=this.selector+"."+H+"("+E+")"}}return G},setArray:function(E){this.length=0;Array.prototype.push.apply(this,E);return this},each:function(F,E){return o.each(this,F,E)},index:function(E){return o.inArray(E&&E.jquery?E[0]:E,this)},attr:function(F,H,G){var E=F;if(typeof F==="string"){if(H===g){return this[0]&&o[G||"attr"](this[0],F)}else{E={};E[F]=H}}return this.each(function(I){for(F in E){o.attr(G?this.style:this,F,o.prop(this,E[F],G,I,F))}})},css:function(E,F){if((E=="width"||E=="height")&&parseFloat(F)<0){F=g}return this.attr(E,F,"curCSS")},text:function(F){if(typeof F!=="object"&&F!=null){return this.empty().append((this[0]&&this[0].ownerDocument||document).createTextNode(F))}var E="";o.each(F||this,function(){o.each(this.childNodes,function(){if(this.nodeType!=8){E+=this.nodeType!=1?this.nodeValue:o.fn.text([this])}})});return E},wrapAll:function(E){if(this[0]){var F=o(E,this[0].ownerDocument).clone();if(this[0].parentNode){F.insertBefore(this[0])}F.map(function(){var G=this;while(G.firstChild){G=G.firstChild}return G}).append(this)}return this},wrapInner:function(E){return this.each(function(){o(this).contents().wrapAll(E)})},wrap:function(E){return this.each(function(){o(this).wrapAll(E)})},append:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.appendChild(E)}})},prepend:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.insertBefore(E,this.firstChild)}})},before:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this)})},after:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this.nextSibling)})},end:function(){return this.prevObject||o([])},push:[].push,sort:[].sort,splice:[].splice,find:function(E){if(this.length===1){var F=this.pushStack([],"find",E);F.length=0;o.find(E,this[0],F);return F}else{return this.pushStack(o.unique(o.map(this,function(G){return o.find(E,G)})),"find",E)}},clone:function(G){var E=this.map(function(){if(!o.support.noCloneEvent&&!o.isXMLDoc(this)){var I=this.outerHTML;if(!I){var J=this.ownerDocument.createElement("div");J.appendChild(this.cloneNode(true));I=J.innerHTML}return o.clean([I.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,"").replace(\/^\\s*\/,"")])[0]}else{return this.cloneNode(true)}});if(G===true){var H=this.find("*").andSelf(),F=0;E.find("*").andSelf().each(function(){if(this.nodeName!==H[F].nodeName){return}var I=o.data(H[F],"events");for(var K in I){for(var J in I[K]){o.event.add(this,K,I[K][J],I[K][J].data)}}F++})}return E},filter:function(E){return this.pushStack(o.isFunction(E)&&o.grep(this,function(G,F){return E.call(G,F)})||o.multiFilter(E,o.grep(this,function(F){return F.nodeType===1})),"filter",E)},closest:function(E){var G=o.expr.match.POS.test(E)?o(E):null,F=0;return this.map(function(){var H=this;while(H&&H.ownerDocument){if(G?G.index(H)>-1:o(H).is(E)){o.data(H,"closest",F);return H}H=H.parentNode;F++}})},not:function(E){if(typeof E==="string"){if(f.test(E)){return this.pushStack(o.multiFilter(E,this,true),"not",E)}else{E=o.multiFilter(E,this)}}var F=E.length&&E[E.length-1]!==g&&!E.nodeType;return this.filter(function(){return F?o.inArray(this,E)<0:this!=E})},add:function(E){return this.pushStack(o.unique(o.merge(this.get(),typeof E==="string"?o(E):o.makeArray(E))))},is:function(E){return !!E&&o.multiFilter(E,this).length>0},hasClass:function(E){return !!E&&this.is("."+E)},val:function(K){if(K===g){var E=this[0];if(E){if(o.nodeName(E,"option")){return(E.attributes.value||{}).specified?E.value:E.text}if(o.nodeName(E,"select")){var I=E.selectedIndex,L=[],M=E.options,H=E.type=="select-one";if(I<0){return null}for(var F=H?I:0,J=H?I+1:M.length;F<J;F++){var G=M[F];if(G.selected){K=o(G).val();if(H){return K}L.push(K)}}return L}return(E.value||"").replace(\/\\r\/g,"")}return g}if(typeof K==="number"){K+=""}return this.each(function(){if(this.nodeType!=1){return}if(o.isArray(K)&&\/radio|checkbox\/.test(this.type)){this.checked=(o.inArray(this.value,K)>=0||o.inArray(this.name,K)>=0)}else{if(o.nodeName(this,"select")){var N=o.makeArray(K);o("option",this).each(function(){this.selected=(o.inArray(this.value,N)>=0||o.inArray(this.text,N)>=0)});if(!N.length){this.selectedIndex=-1}}else{this.value=K}}})},html:function(E){return E===g?(this[0]?this[0].innerHTML.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,""):null):this.empty().append(E)},replaceWith:function(E){return this.after(E).remove()},eq:function(E){return this.slice(E,+E+1)},slice:function(){return this.pushStack(Array.prototype.slice.apply(this,arguments),"slice",Array.prototype.slice.call(arguments).join(","))},map:function(E){return this.pushStack(o.map(this,function(G,F){return E.call(G,F,G)}))},andSelf:function(){return this.add(this.prevObject)},domManip:function(J,M,L){if(this[0]){var I=(this[0].ownerDocument||this[0]).createDocumentFragment(),F=o.clean(J,(this[0].ownerDocument||this[0]),I),H=I.firstChild;if(H){for(var G=0,E=this.length;G<E;G++){L.call(K(this[G],H),this.length>1||G>0?I.cloneNode(true):I)}}if(F){o.each(F,z)}}return this;function K(N,O){return M&&o.nodeName(N,"table")&&o.nodeName(O,"tr")?(N.getElementsByTagName("tbody")[0]||N.appendChild(N.ownerDocument.createElement("tbody"))):N}}};o.fn.init.prototype=o.fn;function z(E,F){if(F.src){o.ajax({url:F.src,async:false,dataType:"script"})}else{o.globalEval(F.text||F.textContent||F.innerHTML||"")}if(F.parentNode){F.parentNode.removeChild(F)}}function e(){return +new Date}o.extend=o.fn.extend=function(){var J=arguments[0]||{},H=1,I=arguments.length,E=false,G;if(typeof J==="boolean"){E=J;J=arguments[1]||{};H=2}if(typeof J!=="object"&&!o.isFunction(J)){J={}}if(I==H){J=this;--H}for(;H<I;H++){if((G=arguments[H])!=null){for(var F in G){var K=J[F],L=G[F];if(J===L){continue}if(E&&L&&typeof L==="object"&&!L.nodeType){J[F]=o.extend(E,K||(L.length!=null?[]:{}),L)}else{if(L!==g){J[F]=L}}}}}return J};var b=\/z-?index|font-?weight|opacity|zoom|line-?height\/i,q=document.defaultView||{},s=Object.prototype.toString;o.extend({noConflict:function(E){l.$=p;if(E){l.jQuery=y}return o},isFunction:function(E){return s.call(E)==="[object Function]"},isArray:function(E){return s.call(E)==="[object Array]"},isXMLDoc:function(E){return E.nodeType===9&&E.documentElement.nodeName!=="HTML"||!!E.ownerDocument&&o.isXMLDoc(E.ownerDocument)},globalEval:function(G){if(G&&\/\\S\/.test(G)){var F=document.getElementsByTagName("head")[0]||document.documentElement,E=document.createElement("script");E.type="text\/javascript";if(o.support.scriptEval){E.appendChild(document.createTextNode(G))}else{E.text=G}F.insertBefore(E,F.firstChild);F.removeChild(E)}},nodeName:function(F,E){return F.nodeName&&F.nodeName.toUpperCase()==E.toUpperCase()},each:function(G,K,F){var E,H=0,I=G.length;if(F){if(I===g){for(E in G){if(K.apply(G[E],F)===false){break}}}else{for(;H<I;){if(K.apply(G[H++],F)===false){break}}}}else{if(I===g){for(E in G){if(K.call(G[E],E,G[E])===false){break}}}else{for(var J=G[0];H<I&&K.call(J,H,J)!==false;J=G[++H]){}}}return G},prop:function(H,I,G,F,E){if(o.isFunction(I)){I=I.call(H,F)}return typeof I==="number"&&G=="curCSS"&&!b.test(E)?I+"px":I},className:{add:function(E,F){o.each((F||"").split(\/\\s+\/),function(G,H){if(E.nodeType==1&&!o.className.has(E.className,H)){E.className+=(E.className?" ":"")+H}})},remove:function(E,F){if(E.nodeType==1){E.className=F!==g?o.grep(E.className.split(\/\\s+\/),function(G){return !o.className.has(F,G)}).join(" "):""}},has:function(F,E){return F&&o.inArray(E,(F.className||F).toString().split(\/\\s+\/))>-1}},swap:function(H,G,I){var E={};for(var F in G){E[F]=H.style[F];H.style[F]=G[F]}I.call(H);for(var F in G){H.style[F]=E[F]}},css:function(H,F,J,E){if(F=="width"||F=="height"){var L,G={position:"absolute",visibility:"hidden",display:"block"},K=F=="width"?["Left","Right"]:["Top","Bottom"];function I(){L=F=="width"?H.offsetWidth:H.offsetHeight;if(E==="border"){return}o.each(K,function(){if(!E){L-=parseFloat(o.curCSS(H,"padding"+this,true))||0}if(E==="margin"){L+=parseFloat(o.curCSS(H,"margin"+this,true))||0}else{L-=parseFloat(o.curCSS(H,"border"+this+"Width",true))||0}})}if(H.offsetWidth!==0){I()}else{o.swap(H,G,I)}return Math.max(0,Math.round(L))}return o.curCSS(H,F,J)},curCSS:function(I,F,G){var L,E=I.style;if(F=="opacity"&&!o.support.opacity){L=o.attr(E,"opacity");return L==""?"1":L}if(F.match(\/float\/i)){F=w}if(!G&&E&&E[F]){L=E[F]}else{if(q.getComputedStyle){if(F.match(\/float\/i)){F="float"}F=F.replace(\/([A-Z])\/g,"-$1").toLowerCase();var M=q.getComputedStyle(I,null);if(M){L=M.getPropertyValue(F)}if(F=="opacity"&&L==""){L="1"}}else{if(I.currentStyle){var J=F.replace(\/\\-(\\w)\/g,function(N,O){return O.toUpperCase()});L=I.currentStyle[F]||I.currentStyle[J];if(!\/^\\d+(px)?$\/i.test(L)&&\/^\\d\/.test(L)){var H=E.left,K=I.runtimeStyle.left;I.runtimeStyle.left=I.currentStyle.left;E.left=L||0;L=E.pixelLeft+"px";E.left=H;I.runtimeStyle.left=K}}}}return L},clean:function(F,K,I){K=K||document;if(typeof K.createElement==="undefined"){K=K.ownerDocument||K[0]&&K[0].ownerDocument||document}if(!I&&F.length===1&&typeof F[0]==="string"){var H=\/^<(\\w+)\\s*\\\/?>$\/.exec(F[0]);if(H){return[K.createElement(H[1])]}}var G=[],E=[],L=K.createElement("div");o.each(F,function(P,S){if(typeof S==="number"){S+=""}if(!S){return}if(typeof S==="string"){S=S.replace(\/(<(\\w+)[^>]*?)\\\/>\/g,function(U,V,T){return T.match(\/^(abbr|br|col|img|input|link|meta|param|hr|area|embed)$\/i)?U:V+"><\/"+T+">"});var O=S.replace(\/^\\s+\/,"").substring(0,10).toLowerCase();var Q=!O.indexOf("<opt")&&[1,"<select multiple='multiple'>","<\/select>"]||!O.indexOf("<leg")&&[1,"<fieldset>","<\/fieldset>"]||O.match(\/^<(thead|tbody|tfoot|colg|cap)\/)&&[1,"<table>","<\/table>"]||!O.indexOf("<tr")&&[2,"<table><tbody>","<\/tbody><\/table>"]||(!O.indexOf("<td")||!O.indexOf("<th"))&&[3,"<table><tbody><tr>","<\/tr><\/tbody><\/table>"]||!O.indexOf("<col")&&[2,"<table><tbody><\/tbody><colgroup>","<\/colgroup><\/table>"]||!o.support.htmlSerialize&&[1,"div<div>","<\/div>"]||[0,"",""];L.innerHTML=Q[1]+S+Q[2];while(Q[0]--){L=L.lastChild}if(!o.support.tbody){var R=\/<tbody\/i.test(S),N=!O.indexOf("<table")&&!R?L.firstChild&&L.firstChild.childNodes:Q[1]=="<table>"&&!R?L.childNodes:[];for(var M=N.length-1;M>=0;--M){if(o.nodeName(N[M],"tbody")&&!N[M].childNodes.length){N[M].parentNode.removeChild(N[M])}}}if(!o.support.leadingWhitespace&&\/^\\s\/.test(S)){L.insertBefore(K.createTextNode(S.match(\/^\\s*\/)[0]),L.firstChild)}S=o.makeArray(L.childNodes)}if(S.nodeType){G.push(S)}else{G=o.merge(G,S)}});if(I){for(var J=0;G[J];J++){if(o.nodeName(G[J],"script")&&(!G[J].type||G[J].type.toLowerCase()==="text\/javascript")){E.push(G[J].parentNode?G[J].parentNode.removeChild(G[J]):G[J])}else{if(G[J].nodeType===1){G.splice.apply(G,[J+1,0].concat(o.makeArray(G[J].getElementsByTagName("script"))))}I.appendChild(G[J])}}return E}return G},attr:function(J,G,K){if(!J||J.nodeType==3||J.nodeType==8){return g}var H=!o.isXMLDoc(J),L=K!==g;G=H&&o.props[G]||G;if(J.tagName){var F=\/href|src|style\/.test(G);if(G=="selected"&&J.parentNode){J.parentNode.selectedIndex}if(G in J&&H&&!F){if(L){if(G=="type"&&o.nodeName(J,"input")&&J.parentNode){throw"type property can't be changed"}J[G]=K}if(o.nodeName(J,"form")&&J.getAttributeNode(G)){return J.getAttributeNode(G).nodeValue}if(G=="tabIndex"){var I=J.getAttributeNode("tabIndex");return I&&I.specified?I.value:J.nodeName.match(\/(button|input|object|select|textarea)\/i)?0:J.nodeName.match(\/^(a|area)$\/i)&&J.href?0:g}return J[G]}if(!o.support.style&&H&&G=="style"){return o.attr(J.style,"cssText",K)}if(L){J.setAttribute(G,""+K)}var E=!o.support.hrefNormalized&&H&&F?J.getAttribute(G,2):J.getAttribute(G);return E===null?g:E}if(!o.support.opacity&&G=="opacity"){if(L){J.zoom=1;J.filter=(J.filter||"").replace(\/alpha\\([^)]*\\)\/,"")+(parseInt(K)+""=="NaN"?"":"alpha(opacity="+K*100+")")}return J.filter&&J.filter.indexOf("opacity=")>=0?(parseFloat(J.filter.match(\/opacity=([^)]*)\/)[1])\/100)+"":""}G=G.replace(\/-([a-z])\/ig,function(M,N){return N.toUpperCase()});if(L){J[G]=K}return J[G]},trim:function(E){return(E||"").replace(\/^\\s+|\\s+$\/g,"")},makeArray:function(G){var E=[];if(G!=null){var F=G.length;if(F==null||typeof G==="string"||o.isFunction(G)||G.setInterval){E[0]=G}else{while(F){E[--F]=G[F]}}}return E},inArray:function(G,H){for(var E=0,F=H.length;E<F;E++){if(H[E]===G){return E}}return -1},merge:function(H,E){var F=0,G,I=H.length;if(!o.support.getAll){while((G=E[F++])!=null){if(G.nodeType!=8){H[I++]=G}}}else{while((G=E[F++])!=null){H[I++]=G}}return H},unique:function(K){var F=[],E={};try{for(var G=0,H=K.length;G<H;G++){var J=o.data(K[G]);if(!E[J]){E[J]=true;F.push(K[G])}}}catch(I){F=K}return F},grep:function(F,J,E){var G=[];for(var H=0,I=F.length;H<I;H++){if(!E!=!J(F[H],H)){G.push(F[H])}}return G},map:function(E,J){var F=[];for(var G=0,H=E.length;G<H;G++){var I=J(E[G],G);if(I!=null){F[F.length]=I}}return F.concat.apply([],F)}});var C=navigator.userAgent.toLowerCase();o.browser={version:(C.match(\/.+(?:rv|it|ra|ie)[\\\/: ]([\\d.]+)\/)||[0,"0"])[1],safari:\/webkit\/.test(C),opera:\/opera\/.test(C),msie:\/msie\/.test(C)&&!\/opera\/.test(C),mozilla:\/mozilla\/.test(C)&&!\/(compatible|webkit)\/.test(C)};o.each({parent:function(E){return E.parentNode},parents:function(E){return o.dir(E,"parentNode")},next:function(E){return o.nth(E,2,"nextSibling")},prev:function(E){return o.nth(E,2,"previousSibling")},nextAll:function(E){return o.dir(E,"nextSibling")},prevAll:function(E){return o.dir(E,"previousSibling")},siblings:function(E){return o.sibling(E.parentNode.firstChild,E)},children:function(E){return o.sibling(E.firstChild)},contents:function(E){return o.nodeName(E,"iframe")?E.contentDocument||E.contentWindow.document:o.makeArray(E.childNodes)}},function(E,F){o.fn[E]=function(G){var H=o.map(this,F);if(G&&typeof G=="string"){H=o.multiFilter(G,H)}return this.pushStack(o.unique(H),E,G)}});o.each({appendTo:"append",prependTo:"prepend",insertBefore:"before",insertAfter:"after",replaceAll:"replaceWith"},function(E,F){o.fn[E]=function(G){var J=[],L=o(G);for(var K=0,H=L.length;K<H;K++){$/;"	p
o.browser.version	../CMSIS/Documentation/RTOS/html/jquery.js	/^(function(){var l=this,g,y=l.jQuery,p=l.$,o=l.jQuery=l.$=function(E,F){return new o.fn.init(E,F)},D=\/^[^<]*(<(.|\\s)+>)[^>]*$|^#([\\w-]+)$\/,f=\/^.[^:#\\[\\.,]*$\/;o.fn=o.prototype={init:function(E,H){E=E||document;if(E.nodeType){this[0]=E;this.length=1;this.context=E;return this}if(typeof E==="string"){var G=D.exec(E);if(G&&(G[1]||!H)){if(G[1]){E=o.clean([G[1]],H)}else{var I=document.getElementById(G[3]);if(I&&I.id!=G[3]){return o().find(E)}var F=o(I||[]);F.context=document;F.selector=E;return F}}else{return o(H).find(E)}}else{if(o.isFunction(E)){return o(document).ready(E)}}if(E.selector&&E.context){this.selector=E.selector;this.context=E.context}return this.setArray(o.isArray(E)?E:o.makeArray(E))},selector:"",jquery:"1.3.2",size:function(){return this.length},get:function(E){return E===g?Array.prototype.slice.call(this):this[E]},pushStack:function(F,H,E){var G=o(F);G.prevObject=this;G.context=this.context;if(H==="find"){G.selector=this.selector+(this.selector?" ":"")+E}else{if(H){G.selector=this.selector+"."+H+"("+E+")"}}return G},setArray:function(E){this.length=0;Array.prototype.push.apply(this,E);return this},each:function(F,E){return o.each(this,F,E)},index:function(E){return o.inArray(E&&E.jquery?E[0]:E,this)},attr:function(F,H,G){var E=F;if(typeof F==="string"){if(H===g){return this[0]&&o[G||"attr"](this[0],F)}else{E={};E[F]=H}}return this.each(function(I){for(F in E){o.attr(G?this.style:this,F,o.prop(this,E[F],G,I,F))}})},css:function(E,F){if((E=="width"||E=="height")&&parseFloat(F)<0){F=g}return this.attr(E,F,"curCSS")},text:function(F){if(typeof F!=="object"&&F!=null){return this.empty().append((this[0]&&this[0].ownerDocument||document).createTextNode(F))}var E="";o.each(F||this,function(){o.each(this.childNodes,function(){if(this.nodeType!=8){E+=this.nodeType!=1?this.nodeValue:o.fn.text([this])}})});return E},wrapAll:function(E){if(this[0]){var F=o(E,this[0].ownerDocument).clone();if(this[0].parentNode){F.insertBefore(this[0])}F.map(function(){var G=this;while(G.firstChild){G=G.firstChild}return G}).append(this)}return this},wrapInner:function(E){return this.each(function(){o(this).contents().wrapAll(E)})},wrap:function(E){return this.each(function(){o(this).wrapAll(E)})},append:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.appendChild(E)}})},prepend:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.insertBefore(E,this.firstChild)}})},before:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this)})},after:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this.nextSibling)})},end:function(){return this.prevObject||o([])},push:[].push,sort:[].sort,splice:[].splice,find:function(E){if(this.length===1){var F=this.pushStack([],"find",E);F.length=0;o.find(E,this[0],F);return F}else{return this.pushStack(o.unique(o.map(this,function(G){return o.find(E,G)})),"find",E)}},clone:function(G){var E=this.map(function(){if(!o.support.noCloneEvent&&!o.isXMLDoc(this)){var I=this.outerHTML;if(!I){var J=this.ownerDocument.createElement("div");J.appendChild(this.cloneNode(true));I=J.innerHTML}return o.clean([I.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,"").replace(\/^\\s*\/,"")])[0]}else{return this.cloneNode(true)}});if(G===true){var H=this.find("*").andSelf(),F=0;E.find("*").andSelf().each(function(){if(this.nodeName!==H[F].nodeName){return}var I=o.data(H[F],"events");for(var K in I){for(var J in I[K]){o.event.add(this,K,I[K][J],I[K][J].data)}}F++})}return E},filter:function(E){return this.pushStack(o.isFunction(E)&&o.grep(this,function(G,F){return E.call(G,F)})||o.multiFilter(E,o.grep(this,function(F){return F.nodeType===1})),"filter",E)},closest:function(E){var G=o.expr.match.POS.test(E)?o(E):null,F=0;return this.map(function(){var H=this;while(H&&H.ownerDocument){if(G?G.index(H)>-1:o(H).is(E)){o.data(H,"closest",F);return H}H=H.parentNode;F++}})},not:function(E){if(typeof E==="string"){if(f.test(E)){return this.pushStack(o.multiFilter(E,this,true),"not",E)}else{E=o.multiFilter(E,this)}}var F=E.length&&E[E.length-1]!==g&&!E.nodeType;return this.filter(function(){return F?o.inArray(this,E)<0:this!=E})},add:function(E){return this.pushStack(o.unique(o.merge(this.get(),typeof E==="string"?o(E):o.makeArray(E))))},is:function(E){return !!E&&o.multiFilter(E,this).length>0},hasClass:function(E){return !!E&&this.is("."+E)},val:function(K){if(K===g){var E=this[0];if(E){if(o.nodeName(E,"option")){return(E.attributes.value||{}).specified?E.value:E.text}if(o.nodeName(E,"select")){var I=E.selectedIndex,L=[],M=E.options,H=E.type=="select-one";if(I<0){return null}for(var F=H?I:0,J=H?I+1:M.length;F<J;F++){var G=M[F];if(G.selected){K=o(G).val();if(H){return K}L.push(K)}}return L}return(E.value||"").replace(\/\\r\/g,"")}return g}if(typeof K==="number"){K+=""}return this.each(function(){if(this.nodeType!=1){return}if(o.isArray(K)&&\/radio|checkbox\/.test(this.type)){this.checked=(o.inArray(this.value,K)>=0||o.inArray(this.name,K)>=0)}else{if(o.nodeName(this,"select")){var N=o.makeArray(K);o("option",this).each(function(){this.selected=(o.inArray(this.value,N)>=0||o.inArray(this.text,N)>=0)});if(!N.length){this.selectedIndex=-1}}else{this.value=K}}})},html:function(E){return E===g?(this[0]?this[0].innerHTML.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,""):null):this.empty().append(E)},replaceWith:function(E){return this.after(E).remove()},eq:function(E){return this.slice(E,+E+1)},slice:function(){return this.pushStack(Array.prototype.slice.apply(this,arguments),"slice",Array.prototype.slice.call(arguments).join(","))},map:function(E){return this.pushStack(o.map(this,function(G,F){return E.call(G,F,G)}))},andSelf:function(){return this.add(this.prevObject)},domManip:function(J,M,L){if(this[0]){var I=(this[0].ownerDocument||this[0]).createDocumentFragment(),F=o.clean(J,(this[0].ownerDocument||this[0]),I),H=I.firstChild;if(H){for(var G=0,E=this.length;G<E;G++){L.call(K(this[G],H),this.length>1||G>0?I.cloneNode(true):I)}}if(F){o.each(F,z)}}return this;function K(N,O){return M&&o.nodeName(N,"table")&&o.nodeName(O,"tr")?(N.getElementsByTagName("tbody")[0]||N.appendChild(N.ownerDocument.createElement("tbody"))):N}}};o.fn.init.prototype=o.fn;function z(E,F){if(F.src){o.ajax({url:F.src,async:false,dataType:"script"})}else{o.globalEval(F.text||F.textContent||F.innerHTML||"")}if(F.parentNode){F.parentNode.removeChild(F)}}function e(){return +new Date}o.extend=o.fn.extend=function(){var J=arguments[0]||{},H=1,I=arguments.length,E=false,G;if(typeof J==="boolean"){E=J;J=arguments[1]||{};H=2}if(typeof J!=="object"&&!o.isFunction(J)){J={}}if(I==H){J=this;--H}for(;H<I;H++){if((G=arguments[H])!=null){for(var F in G){var K=J[F],L=G[F];if(J===L){continue}if(E&&L&&typeof L==="object"&&!L.nodeType){J[F]=o.extend(E,K||(L.length!=null?[]:{}),L)}else{if(L!==g){J[F]=L}}}}}return J};var b=\/z-?index|font-?weight|opacity|zoom|line-?height\/i,q=document.defaultView||{},s=Object.prototype.toString;o.extend({noConflict:function(E){l.$=p;if(E){l.jQuery=y}return o},isFunction:function(E){return s.call(E)==="[object Function]"},isArray:function(E){return s.call(E)==="[object Array]"},isXMLDoc:function(E){return E.nodeType===9&&E.documentElement.nodeName!=="HTML"||!!E.ownerDocument&&o.isXMLDoc(E.ownerDocument)},globalEval:function(G){if(G&&\/\\S\/.test(G)){var F=document.getElementsByTagName("head")[0]||document.documentElement,E=document.createElement("script");E.type="text\/javascript";if(o.support.scriptEval){E.appendChild(document.createTextNode(G))}else{E.text=G}F.insertBefore(E,F.firstChild);F.removeChild(E)}},nodeName:function(F,E){return F.nodeName&&F.nodeName.toUpperCase()==E.toUpperCase()},each:function(G,K,F){var E,H=0,I=G.length;if(F){if(I===g){for(E in G){if(K.apply(G[E],F)===false){break}}}else{for(;H<I;){if(K.apply(G[H++],F)===false){break}}}}else{if(I===g){for(E in G){if(K.call(G[E],E,G[E])===false){break}}}else{for(var J=G[0];H<I&&K.call(J,H,J)!==false;J=G[++H]){}}}return G},prop:function(H,I,G,F,E){if(o.isFunction(I)){I=I.call(H,F)}return typeof I==="number"&&G=="curCSS"&&!b.test(E)?I+"px":I},className:{add:function(E,F){o.each((F||"").split(\/\\s+\/),function(G,H){if(E.nodeType==1&&!o.className.has(E.className,H)){E.className+=(E.className?" ":"")+H}})},remove:function(E,F){if(E.nodeType==1){E.className=F!==g?o.grep(E.className.split(\/\\s+\/),function(G){return !o.className.has(F,G)}).join(" "):""}},has:function(F,E){return F&&o.inArray(E,(F.className||F).toString().split(\/\\s+\/))>-1}},swap:function(H,G,I){var E={};for(var F in G){E[F]=H.style[F];H.style[F]=G[F]}I.call(H);for(var F in G){H.style[F]=E[F]}},css:function(H,F,J,E){if(F=="width"||F=="height"){var L,G={position:"absolute",visibility:"hidden",display:"block"},K=F=="width"?["Left","Right"]:["Top","Bottom"];function I(){L=F=="width"?H.offsetWidth:H.offsetHeight;if(E==="border"){return}o.each(K,function(){if(!E){L-=parseFloat(o.curCSS(H,"padding"+this,true))||0}if(E==="margin"){L+=parseFloat(o.curCSS(H,"margin"+this,true))||0}else{L-=parseFloat(o.curCSS(H,"border"+this+"Width",true))||0}})}if(H.offsetWidth!==0){I()}else{o.swap(H,G,I)}return Math.max(0,Math.round(L))}return o.curCSS(H,F,J)},curCSS:function(I,F,G){var L,E=I.style;if(F=="opacity"&&!o.support.opacity){L=o.attr(E,"opacity");return L==""?"1":L}if(F.match(\/float\/i)){F=w}if(!G&&E&&E[F]){L=E[F]}else{if(q.getComputedStyle){if(F.match(\/float\/i)){F="float"}F=F.replace(\/([A-Z])\/g,"-$1").toLowerCase();var M=q.getComputedStyle(I,null);if(M){L=M.getPropertyValue(F)}if(F=="opacity"&&L==""){L="1"}}else{if(I.currentStyle){var J=F.replace(\/\\-(\\w)\/g,function(N,O){return O.toUpperCase()});L=I.currentStyle[F]||I.currentStyle[J];if(!\/^\\d+(px)?$\/i.test(L)&&\/^\\d\/.test(L)){var H=E.left,K=I.runtimeStyle.left;I.runtimeStyle.left=I.currentStyle.left;E.left=L||0;L=E.pixelLeft+"px";E.left=H;I.runtimeStyle.left=K}}}}return L},clean:function(F,K,I){K=K||document;if(typeof K.createElement==="undefined"){K=K.ownerDocument||K[0]&&K[0].ownerDocument||document}if(!I&&F.length===1&&typeof F[0]==="string"){var H=\/^<(\\w+)\\s*\\\/?>$\/.exec(F[0]);if(H){return[K.createElement(H[1])]}}var G=[],E=[],L=K.createElement("div");o.each(F,function(P,S){if(typeof S==="number"){S+=""}if(!S){return}if(typeof S==="string"){S=S.replace(\/(<(\\w+)[^>]*?)\\\/>\/g,function(U,V,T){return T.match(\/^(abbr|br|col|img|input|link|meta|param|hr|area|embed)$\/i)?U:V+"><\/"+T+">"});var O=S.replace(\/^\\s+\/,"").substring(0,10).toLowerCase();var Q=!O.indexOf("<opt")&&[1,"<select multiple='multiple'>","<\/select>"]||!O.indexOf("<leg")&&[1,"<fieldset>","<\/fieldset>"]||O.match(\/^<(thead|tbody|tfoot|colg|cap)\/)&&[1,"<table>","<\/table>"]||!O.indexOf("<tr")&&[2,"<table><tbody>","<\/tbody><\/table>"]||(!O.indexOf("<td")||!O.indexOf("<th"))&&[3,"<table><tbody><tr>","<\/tr><\/tbody><\/table>"]||!O.indexOf("<col")&&[2,"<table><tbody><\/tbody><colgroup>","<\/colgroup><\/table>"]||!o.support.htmlSerialize&&[1,"div<div>","<\/div>"]||[0,"",""];L.innerHTML=Q[1]+S+Q[2];while(Q[0]--){L=L.lastChild}if(!o.support.tbody){var R=\/<tbody\/i.test(S),N=!O.indexOf("<table")&&!R?L.firstChild&&L.firstChild.childNodes:Q[1]=="<table>"&&!R?L.childNodes:[];for(var M=N.length-1;M>=0;--M){if(o.nodeName(N[M],"tbody")&&!N[M].childNodes.length){N[M].parentNode.removeChild(N[M])}}}if(!o.support.leadingWhitespace&&\/^\\s\/.test(S)){L.insertBefore(K.createTextNode(S.match(\/^\\s*\/)[0]),L.firstChild)}S=o.makeArray(L.childNodes)}if(S.nodeType){G.push(S)}else{G=o.merge(G,S)}});if(I){for(var J=0;G[J];J++){if(o.nodeName(G[J],"script")&&(!G[J].type||G[J].type.toLowerCase()==="text\/javascript")){E.push(G[J].parentNode?G[J].parentNode.removeChild(G[J]):G[J])}else{if(G[J].nodeType===1){G.splice.apply(G,[J+1,0].concat(o.makeArray(G[J].getElementsByTagName("script"))))}I.appendChild(G[J])}}return E}return G},attr:function(J,G,K){if(!J||J.nodeType==3||J.nodeType==8){return g}var H=!o.isXMLDoc(J),L=K!==g;G=H&&o.props[G]||G;if(J.tagName){var F=\/href|src|style\/.test(G);if(G=="selected"&&J.parentNode){J.parentNode.selectedIndex}if(G in J&&H&&!F){if(L){if(G=="type"&&o.nodeName(J,"input")&&J.parentNode){throw"type property can't be changed"}J[G]=K}if(o.nodeName(J,"form")&&J.getAttributeNode(G)){return J.getAttributeNode(G).nodeValue}if(G=="tabIndex"){var I=J.getAttributeNode("tabIndex");return I&&I.specified?I.value:J.nodeName.match(\/(button|input|object|select|textarea)\/i)?0:J.nodeName.match(\/^(a|area)$\/i)&&J.href?0:g}return J[G]}if(!o.support.style&&H&&G=="style"){return o.attr(J.style,"cssText",K)}if(L){J.setAttribute(G,""+K)}var E=!o.support.hrefNormalized&&H&&F?J.getAttribute(G,2):J.getAttribute(G);return E===null?g:E}if(!o.support.opacity&&G=="opacity"){if(L){J.zoom=1;J.filter=(J.filter||"").replace(\/alpha\\([^)]*\\)\/,"")+(parseInt(K)+""=="NaN"?"":"alpha(opacity="+K*100+")")}return J.filter&&J.filter.indexOf("opacity=")>=0?(parseFloat(J.filter.match(\/opacity=([^)]*)\/)[1])\/100)+"":""}G=G.replace(\/-([a-z])\/ig,function(M,N){return N.toUpperCase()});if(L){J[G]=K}return J[G]},trim:function(E){return(E||"").replace(\/^\\s+|\\s+$\/g,"")},makeArray:function(G){var E=[];if(G!=null){var F=G.length;if(F==null||typeof G==="string"||o.isFunction(G)||G.setInterval){E[0]=G}else{while(F){E[--F]=G[F]}}}return E},inArray:function(G,H){for(var E=0,F=H.length;E<F;E++){if(H[E]===G){return E}}return -1},merge:function(H,E){var F=0,G,I=H.length;if(!o.support.getAll){while((G=E[F++])!=null){if(G.nodeType!=8){H[I++]=G}}}else{while((G=E[F++])!=null){H[I++]=G}}return H},unique:function(K){var F=[],E={};try{for(var G=0,H=K.length;G<H;G++){var J=o.data(K[G]);if(!E[J]){E[J]=true;F.push(K[G])}}}catch(I){F=K}return F},grep:function(F,J,E){var G=[];for(var H=0,I=F.length;H<I;H++){if(!E!=!J(F[H],H)){G.push(F[H])}}return G},map:function(E,J){var F=[];for(var G=0,H=E.length;G<H;G++){var I=J(E[G],G);if(I!=null){F[F.length]=I}}return F.concat.apply([],F)}});var C=navigator.userAgent.toLowerCase();o.browser={version:(C.match(\/.+(?:rv|it|ra|ie)[\\\/: ]([\\d.]+)\/)||[0,"0"])[1],safari:\/webkit\/.test(C),opera:\/opera\/.test(C),msie:\/msie\/.test(C)&&!\/opera\/.test(C),mozilla:\/mozilla\/.test(C)&&!\/(compatible|webkit)\/.test(C)};o.each({parent:function(E){return E.parentNode},parents:function(E){return o.dir(E,"parentNode")},next:function(E){return o.nth(E,2,"nextSibling")},prev:function(E){return o.nth(E,2,"previousSibling")},nextAll:function(E){return o.dir(E,"nextSibling")},prevAll:function(E){return o.dir(E,"previousSibling")},siblings:function(E){return o.sibling(E.parentNode.firstChild,E)},children:function(E){return o.sibling(E.firstChild)},contents:function(E){return o.nodeName(E,"iframe")?E.contentDocument||E.contentWindow.document:o.makeArray(E.childNodes)}},function(E,F){o.fn[E]=function(G){var H=o.map(this,F);if(G&&typeof G=="string"){H=o.multiFilter(G,H)}return this.pushStack(o.unique(H),E,G)}});o.each({appendTo:"append",prependTo:"prepend",insertBefore:"before",insertAfter:"after",replaceAll:"replaceWith"},function(E,F){o.fn[E]=function(G){var J=[],L=o(G);for(var K=0,H=L.length;K<H;K++){$/;"	p
o.browser.version	../CMSIS/Documentation/SVD/html/jquery.js	/^(function(){var l=this,g,y=l.jQuery,p=l.$,o=l.jQuery=l.$=function(E,F){return new o.fn.init(E,F)},D=\/^[^<]*(<(.|\\s)+>)[^>]*$|^#([\\w-]+)$\/,f=\/^.[^:#\\[\\.,]*$\/;o.fn=o.prototype={init:function(E,H){E=E||document;if(E.nodeType){this[0]=E;this.length=1;this.context=E;return this}if(typeof E==="string"){var G=D.exec(E);if(G&&(G[1]||!H)){if(G[1]){E=o.clean([G[1]],H)}else{var I=document.getElementById(G[3]);if(I&&I.id!=G[3]){return o().find(E)}var F=o(I||[]);F.context=document;F.selector=E;return F}}else{return o(H).find(E)}}else{if(o.isFunction(E)){return o(document).ready(E)}}if(E.selector&&E.context){this.selector=E.selector;this.context=E.context}return this.setArray(o.isArray(E)?E:o.makeArray(E))},selector:"",jquery:"1.3.2",size:function(){return this.length},get:function(E){return E===g?Array.prototype.slice.call(this):this[E]},pushStack:function(F,H,E){var G=o(F);G.prevObject=this;G.context=this.context;if(H==="find"){G.selector=this.selector+(this.selector?" ":"")+E}else{if(H){G.selector=this.selector+"."+H+"("+E+")"}}return G},setArray:function(E){this.length=0;Array.prototype.push.apply(this,E);return this},each:function(F,E){return o.each(this,F,E)},index:function(E){return o.inArray(E&&E.jquery?E[0]:E,this)},attr:function(F,H,G){var E=F;if(typeof F==="string"){if(H===g){return this[0]&&o[G||"attr"](this[0],F)}else{E={};E[F]=H}}return this.each(function(I){for(F in E){o.attr(G?this.style:this,F,o.prop(this,E[F],G,I,F))}})},css:function(E,F){if((E=="width"||E=="height")&&parseFloat(F)<0){F=g}return this.attr(E,F,"curCSS")},text:function(F){if(typeof F!=="object"&&F!=null){return this.empty().append((this[0]&&this[0].ownerDocument||document).createTextNode(F))}var E="";o.each(F||this,function(){o.each(this.childNodes,function(){if(this.nodeType!=8){E+=this.nodeType!=1?this.nodeValue:o.fn.text([this])}})});return E},wrapAll:function(E){if(this[0]){var F=o(E,this[0].ownerDocument).clone();if(this[0].parentNode){F.insertBefore(this[0])}F.map(function(){var G=this;while(G.firstChild){G=G.firstChild}return G}).append(this)}return this},wrapInner:function(E){return this.each(function(){o(this).contents().wrapAll(E)})},wrap:function(E){return this.each(function(){o(this).wrapAll(E)})},append:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.appendChild(E)}})},prepend:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.insertBefore(E,this.firstChild)}})},before:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this)})},after:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this.nextSibling)})},end:function(){return this.prevObject||o([])},push:[].push,sort:[].sort,splice:[].splice,find:function(E){if(this.length===1){var F=this.pushStack([],"find",E);F.length=0;o.find(E,this[0],F);return F}else{return this.pushStack(o.unique(o.map(this,function(G){return o.find(E,G)})),"find",E)}},clone:function(G){var E=this.map(function(){if(!o.support.noCloneEvent&&!o.isXMLDoc(this)){var I=this.outerHTML;if(!I){var J=this.ownerDocument.createElement("div");J.appendChild(this.cloneNode(true));I=J.innerHTML}return o.clean([I.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,"").replace(\/^\\s*\/,"")])[0]}else{return this.cloneNode(true)}});if(G===true){var H=this.find("*").andSelf(),F=0;E.find("*").andSelf().each(function(){if(this.nodeName!==H[F].nodeName){return}var I=o.data(H[F],"events");for(var K in I){for(var J in I[K]){o.event.add(this,K,I[K][J],I[K][J].data)}}F++})}return E},filter:function(E){return this.pushStack(o.isFunction(E)&&o.grep(this,function(G,F){return E.call(G,F)})||o.multiFilter(E,o.grep(this,function(F){return F.nodeType===1})),"filter",E)},closest:function(E){var G=o.expr.match.POS.test(E)?o(E):null,F=0;return this.map(function(){var H=this;while(H&&H.ownerDocument){if(G?G.index(H)>-1:o(H).is(E)){o.data(H,"closest",F);return H}H=H.parentNode;F++}})},not:function(E){if(typeof E==="string"){if(f.test(E)){return this.pushStack(o.multiFilter(E,this,true),"not",E)}else{E=o.multiFilter(E,this)}}var F=E.length&&E[E.length-1]!==g&&!E.nodeType;return this.filter(function(){return F?o.inArray(this,E)<0:this!=E})},add:function(E){return this.pushStack(o.unique(o.merge(this.get(),typeof E==="string"?o(E):o.makeArray(E))))},is:function(E){return !!E&&o.multiFilter(E,this).length>0},hasClass:function(E){return !!E&&this.is("."+E)},val:function(K){if(K===g){var E=this[0];if(E){if(o.nodeName(E,"option")){return(E.attributes.value||{}).specified?E.value:E.text}if(o.nodeName(E,"select")){var I=E.selectedIndex,L=[],M=E.options,H=E.type=="select-one";if(I<0){return null}for(var F=H?I:0,J=H?I+1:M.length;F<J;F++){var G=M[F];if(G.selected){K=o(G).val();if(H){return K}L.push(K)}}return L}return(E.value||"").replace(\/\\r\/g,"")}return g}if(typeof K==="number"){K+=""}return this.each(function(){if(this.nodeType!=1){return}if(o.isArray(K)&&\/radio|checkbox\/.test(this.type)){this.checked=(o.inArray(this.value,K)>=0||o.inArray(this.name,K)>=0)}else{if(o.nodeName(this,"select")){var N=o.makeArray(K);o("option",this).each(function(){this.selected=(o.inArray(this.value,N)>=0||o.inArray(this.text,N)>=0)});if(!N.length){this.selectedIndex=-1}}else{this.value=K}}})},html:function(E){return E===g?(this[0]?this[0].innerHTML.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,""):null):this.empty().append(E)},replaceWith:function(E){return this.after(E).remove()},eq:function(E){return this.slice(E,+E+1)},slice:function(){return this.pushStack(Array.prototype.slice.apply(this,arguments),"slice",Array.prototype.slice.call(arguments).join(","))},map:function(E){return this.pushStack(o.map(this,function(G,F){return E.call(G,F,G)}))},andSelf:function(){return this.add(this.prevObject)},domManip:function(J,M,L){if(this[0]){var I=(this[0].ownerDocument||this[0]).createDocumentFragment(),F=o.clean(J,(this[0].ownerDocument||this[0]),I),H=I.firstChild;if(H){for(var G=0,E=this.length;G<E;G++){L.call(K(this[G],H),this.length>1||G>0?I.cloneNode(true):I)}}if(F){o.each(F,z)}}return this;function K(N,O){return M&&o.nodeName(N,"table")&&o.nodeName(O,"tr")?(N.getElementsByTagName("tbody")[0]||N.appendChild(N.ownerDocument.createElement("tbody"))):N}}};o.fn.init.prototype=o.fn;function z(E,F){if(F.src){o.ajax({url:F.src,async:false,dataType:"script"})}else{o.globalEval(F.text||F.textContent||F.innerHTML||"")}if(F.parentNode){F.parentNode.removeChild(F)}}function e(){return +new Date}o.extend=o.fn.extend=function(){var J=arguments[0]||{},H=1,I=arguments.length,E=false,G;if(typeof J==="boolean"){E=J;J=arguments[1]||{};H=2}if(typeof J!=="object"&&!o.isFunction(J)){J={}}if(I==H){J=this;--H}for(;H<I;H++){if((G=arguments[H])!=null){for(var F in G){var K=J[F],L=G[F];if(J===L){continue}if(E&&L&&typeof L==="object"&&!L.nodeType){J[F]=o.extend(E,K||(L.length!=null?[]:{}),L)}else{if(L!==g){J[F]=L}}}}}return J};var b=\/z-?index|font-?weight|opacity|zoom|line-?height\/i,q=document.defaultView||{},s=Object.prototype.toString;o.extend({noConflict:function(E){l.$=p;if(E){l.jQuery=y}return o},isFunction:function(E){return s.call(E)==="[object Function]"},isArray:function(E){return s.call(E)==="[object Array]"},isXMLDoc:function(E){return E.nodeType===9&&E.documentElement.nodeName!=="HTML"||!!E.ownerDocument&&o.isXMLDoc(E.ownerDocument)},globalEval:function(G){if(G&&\/\\S\/.test(G)){var F=document.getElementsByTagName("head")[0]||document.documentElement,E=document.createElement("script");E.type="text\/javascript";if(o.support.scriptEval){E.appendChild(document.createTextNode(G))}else{E.text=G}F.insertBefore(E,F.firstChild);F.removeChild(E)}},nodeName:function(F,E){return F.nodeName&&F.nodeName.toUpperCase()==E.toUpperCase()},each:function(G,K,F){var E,H=0,I=G.length;if(F){if(I===g){for(E in G){if(K.apply(G[E],F)===false){break}}}else{for(;H<I;){if(K.apply(G[H++],F)===false){break}}}}else{if(I===g){for(E in G){if(K.call(G[E],E,G[E])===false){break}}}else{for(var J=G[0];H<I&&K.call(J,H,J)!==false;J=G[++H]){}}}return G},prop:function(H,I,G,F,E){if(o.isFunction(I)){I=I.call(H,F)}return typeof I==="number"&&G=="curCSS"&&!b.test(E)?I+"px":I},className:{add:function(E,F){o.each((F||"").split(\/\\s+\/),function(G,H){if(E.nodeType==1&&!o.className.has(E.className,H)){E.className+=(E.className?" ":"")+H}})},remove:function(E,F){if(E.nodeType==1){E.className=F!==g?o.grep(E.className.split(\/\\s+\/),function(G){return !o.className.has(F,G)}).join(" "):""}},has:function(F,E){return F&&o.inArray(E,(F.className||F).toString().split(\/\\s+\/))>-1}},swap:function(H,G,I){var E={};for(var F in G){E[F]=H.style[F];H.style[F]=G[F]}I.call(H);for(var F in G){H.style[F]=E[F]}},css:function(H,F,J,E){if(F=="width"||F=="height"){var L,G={position:"absolute",visibility:"hidden",display:"block"},K=F=="width"?["Left","Right"]:["Top","Bottom"];function I(){L=F=="width"?H.offsetWidth:H.offsetHeight;if(E==="border"){return}o.each(K,function(){if(!E){L-=parseFloat(o.curCSS(H,"padding"+this,true))||0}if(E==="margin"){L+=parseFloat(o.curCSS(H,"margin"+this,true))||0}else{L-=parseFloat(o.curCSS(H,"border"+this+"Width",true))||0}})}if(H.offsetWidth!==0){I()}else{o.swap(H,G,I)}return Math.max(0,Math.round(L))}return o.curCSS(H,F,J)},curCSS:function(I,F,G){var L,E=I.style;if(F=="opacity"&&!o.support.opacity){L=o.attr(E,"opacity");return L==""?"1":L}if(F.match(\/float\/i)){F=w}if(!G&&E&&E[F]){L=E[F]}else{if(q.getComputedStyle){if(F.match(\/float\/i)){F="float"}F=F.replace(\/([A-Z])\/g,"-$1").toLowerCase();var M=q.getComputedStyle(I,null);if(M){L=M.getPropertyValue(F)}if(F=="opacity"&&L==""){L="1"}}else{if(I.currentStyle){var J=F.replace(\/\\-(\\w)\/g,function(N,O){return O.toUpperCase()});L=I.currentStyle[F]||I.currentStyle[J];if(!\/^\\d+(px)?$\/i.test(L)&&\/^\\d\/.test(L)){var H=E.left,K=I.runtimeStyle.left;I.runtimeStyle.left=I.currentStyle.left;E.left=L||0;L=E.pixelLeft+"px";E.left=H;I.runtimeStyle.left=K}}}}return L},clean:function(F,K,I){K=K||document;if(typeof K.createElement==="undefined"){K=K.ownerDocument||K[0]&&K[0].ownerDocument||document}if(!I&&F.length===1&&typeof F[0]==="string"){var H=\/^<(\\w+)\\s*\\\/?>$\/.exec(F[0]);if(H){return[K.createElement(H[1])]}}var G=[],E=[],L=K.createElement("div");o.each(F,function(P,S){if(typeof S==="number"){S+=""}if(!S){return}if(typeof S==="string"){S=S.replace(\/(<(\\w+)[^>]*?)\\\/>\/g,function(U,V,T){return T.match(\/^(abbr|br|col|img|input|link|meta|param|hr|area|embed)$\/i)?U:V+"><\/"+T+">"});var O=S.replace(\/^\\s+\/,"").substring(0,10).toLowerCase();var Q=!O.indexOf("<opt")&&[1,"<select multiple='multiple'>","<\/select>"]||!O.indexOf("<leg")&&[1,"<fieldset>","<\/fieldset>"]||O.match(\/^<(thead|tbody|tfoot|colg|cap)\/)&&[1,"<table>","<\/table>"]||!O.indexOf("<tr")&&[2,"<table><tbody>","<\/tbody><\/table>"]||(!O.indexOf("<td")||!O.indexOf("<th"))&&[3,"<table><tbody><tr>","<\/tr><\/tbody><\/table>"]||!O.indexOf("<col")&&[2,"<table><tbody><\/tbody><colgroup>","<\/colgroup><\/table>"]||!o.support.htmlSerialize&&[1,"div<div>","<\/div>"]||[0,"",""];L.innerHTML=Q[1]+S+Q[2];while(Q[0]--){L=L.lastChild}if(!o.support.tbody){var R=\/<tbody\/i.test(S),N=!O.indexOf("<table")&&!R?L.firstChild&&L.firstChild.childNodes:Q[1]=="<table>"&&!R?L.childNodes:[];for(var M=N.length-1;M>=0;--M){if(o.nodeName(N[M],"tbody")&&!N[M].childNodes.length){N[M].parentNode.removeChild(N[M])}}}if(!o.support.leadingWhitespace&&\/^\\s\/.test(S)){L.insertBefore(K.createTextNode(S.match(\/^\\s*\/)[0]),L.firstChild)}S=o.makeArray(L.childNodes)}if(S.nodeType){G.push(S)}else{G=o.merge(G,S)}});if(I){for(var J=0;G[J];J++){if(o.nodeName(G[J],"script")&&(!G[J].type||G[J].type.toLowerCase()==="text\/javascript")){E.push(G[J].parentNode?G[J].parentNode.removeChild(G[J]):G[J])}else{if(G[J].nodeType===1){G.splice.apply(G,[J+1,0].concat(o.makeArray(G[J].getElementsByTagName("script"))))}I.appendChild(G[J])}}return E}return G},attr:function(J,G,K){if(!J||J.nodeType==3||J.nodeType==8){return g}var H=!o.isXMLDoc(J),L=K!==g;G=H&&o.props[G]||G;if(J.tagName){var F=\/href|src|style\/.test(G);if(G=="selected"&&J.parentNode){J.parentNode.selectedIndex}if(G in J&&H&&!F){if(L){if(G=="type"&&o.nodeName(J,"input")&&J.parentNode){throw"type property can't be changed"}J[G]=K}if(o.nodeName(J,"form")&&J.getAttributeNode(G)){return J.getAttributeNode(G).nodeValue}if(G=="tabIndex"){var I=J.getAttributeNode("tabIndex");return I&&I.specified?I.value:J.nodeName.match(\/(button|input|object|select|textarea)\/i)?0:J.nodeName.match(\/^(a|area)$\/i)&&J.href?0:g}return J[G]}if(!o.support.style&&H&&G=="style"){return o.attr(J.style,"cssText",K)}if(L){J.setAttribute(G,""+K)}var E=!o.support.hrefNormalized&&H&&F?J.getAttribute(G,2):J.getAttribute(G);return E===null?g:E}if(!o.support.opacity&&G=="opacity"){if(L){J.zoom=1;J.filter=(J.filter||"").replace(\/alpha\\([^)]*\\)\/,"")+(parseInt(K)+""=="NaN"?"":"alpha(opacity="+K*100+")")}return J.filter&&J.filter.indexOf("opacity=")>=0?(parseFloat(J.filter.match(\/opacity=([^)]*)\/)[1])\/100)+"":""}G=G.replace(\/-([a-z])\/ig,function(M,N){return N.toUpperCase()});if(L){J[G]=K}return J[G]},trim:function(E){return(E||"").replace(\/^\\s+|\\s+$\/g,"")},makeArray:function(G){var E=[];if(G!=null){var F=G.length;if(F==null||typeof G==="string"||o.isFunction(G)||G.setInterval){E[0]=G}else{while(F){E[--F]=G[F]}}}return E},inArray:function(G,H){for(var E=0,F=H.length;E<F;E++){if(H[E]===G){return E}}return -1},merge:function(H,E){var F=0,G,I=H.length;if(!o.support.getAll){while((G=E[F++])!=null){if(G.nodeType!=8){H[I++]=G}}}else{while((G=E[F++])!=null){H[I++]=G}}return H},unique:function(K){var F=[],E={};try{for(var G=0,H=K.length;G<H;G++){var J=o.data(K[G]);if(!E[J]){E[J]=true;F.push(K[G])}}}catch(I){F=K}return F},grep:function(F,J,E){var G=[];for(var H=0,I=F.length;H<I;H++){if(!E!=!J(F[H],H)){G.push(F[H])}}return G},map:function(E,J){var F=[];for(var G=0,H=E.length;G<H;G++){var I=J(E[G],G);if(I!=null){F[F.length]=I}}return F.concat.apply([],F)}});var C=navigator.userAgent.toLowerCase();o.browser={version:(C.match(\/.+(?:rv|it|ra|ie)[\\\/: ]([\\d.]+)\/)||[0,"0"])[1],safari:\/webkit\/.test(C),opera:\/opera\/.test(C),msie:\/msie\/.test(C)&&!\/opera\/.test(C),mozilla:\/mozilla\/.test(C)&&!\/(compatible|webkit)\/.test(C)};o.each({parent:function(E){return E.parentNode},parents:function(E){return o.dir(E,"parentNode")},next:function(E){return o.nth(E,2,"nextSibling")},prev:function(E){return o.nth(E,2,"previousSibling")},nextAll:function(E){return o.dir(E,"nextSibling")},prevAll:function(E){return o.dir(E,"previousSibling")},siblings:function(E){return o.sibling(E.parentNode.firstChild,E)},children:function(E){return o.sibling(E.firstChild)},contents:function(E){return o.nodeName(E,"iframe")?E.contentDocument||E.contentWindow.document:o.makeArray(E.childNodes)}},function(E,F){o.fn[E]=function(G){var H=o.map(this,F);if(G&&typeof G=="string"){H=o.multiFilter(G,H)}return this.pushStack(o.unique(H),E,G)}});o.each({appendTo:"append",prependTo:"prepend",insertBefore:"before",insertAfter:"after",replaceAll:"replaceWith"},function(E,F){o.fn[E]=function(G){var J=[],L=o(G);for(var K=0,H=L.length;K<H;K++){$/;"	p
o.fn.init	../CMSIS/Documentation/Core/html/jquery.js	/^(function(){var l=this,g,y=l.jQuery,p=l.$,o=l.jQuery=l.$=function(E,F){return new o.fn.init(E,F)},D=\/^[^<]*(<(.|\\s)+>)[^>]*$|^#([\\w-]+)$\/,f=\/^.[^:#\\[\\.,]*$\/;o.fn=o.prototype={init:function(E,H){E=E||document;if(E.nodeType){this[0]=E;this.length=1;this.context=E;return this}if(typeof E==="string"){var G=D.exec(E);if(G&&(G[1]||!H)){if(G[1]){E=o.clean([G[1]],H)}else{var I=document.getElementById(G[3]);if(I&&I.id!=G[3]){return o().find(E)}var F=o(I||[]);F.context=document;F.selector=E;return F}}else{return o(H).find(E)}}else{if(o.isFunction(E)){return o(document).ready(E)}}if(E.selector&&E.context){this.selector=E.selector;this.context=E.context}return this.setArray(o.isArray(E)?E:o.makeArray(E))},selector:"",jquery:"1.3.2",size:function(){return this.length},get:function(E){return E===g?Array.prototype.slice.call(this):this[E]},pushStack:function(F,H,E){var G=o(F);G.prevObject=this;G.context=this.context;if(H==="find"){G.selector=this.selector+(this.selector?" ":"")+E}else{if(H){G.selector=this.selector+"."+H+"("+E+")"}}return G},setArray:function(E){this.length=0;Array.prototype.push.apply(this,E);return this},each:function(F,E){return o.each(this,F,E)},index:function(E){return o.inArray(E&&E.jquery?E[0]:E,this)},attr:function(F,H,G){var E=F;if(typeof F==="string"){if(H===g){return this[0]&&o[G||"attr"](this[0],F)}else{E={};E[F]=H}}return this.each(function(I){for(F in E){o.attr(G?this.style:this,F,o.prop(this,E[F],G,I,F))}})},css:function(E,F){if((E=="width"||E=="height")&&parseFloat(F)<0){F=g}return this.attr(E,F,"curCSS")},text:function(F){if(typeof F!=="object"&&F!=null){return this.empty().append((this[0]&&this[0].ownerDocument||document).createTextNode(F))}var E="";o.each(F||this,function(){o.each(this.childNodes,function(){if(this.nodeType!=8){E+=this.nodeType!=1?this.nodeValue:o.fn.text([this])}})});return E},wrapAll:function(E){if(this[0]){var F=o(E,this[0].ownerDocument).clone();if(this[0].parentNode){F.insertBefore(this[0])}F.map(function(){var G=this;while(G.firstChild){G=G.firstChild}return G}).append(this)}return this},wrapInner:function(E){return this.each(function(){o(this).contents().wrapAll(E)})},wrap:function(E){return this.each(function(){o(this).wrapAll(E)})},append:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.appendChild(E)}})},prepend:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.insertBefore(E,this.firstChild)}})},before:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this)})},after:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this.nextSibling)})},end:function(){return this.prevObject||o([])},push:[].push,sort:[].sort,splice:[].splice,find:function(E){if(this.length===1){var F=this.pushStack([],"find",E);F.length=0;o.find(E,this[0],F);return F}else{return this.pushStack(o.unique(o.map(this,function(G){return o.find(E,G)})),"find",E)}},clone:function(G){var E=this.map(function(){if(!o.support.noCloneEvent&&!o.isXMLDoc(this)){var I=this.outerHTML;if(!I){var J=this.ownerDocument.createElement("div");J.appendChild(this.cloneNode(true));I=J.innerHTML}return o.clean([I.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,"").replace(\/^\\s*\/,"")])[0]}else{return this.cloneNode(true)}});if(G===true){var H=this.find("*").andSelf(),F=0;E.find("*").andSelf().each(function(){if(this.nodeName!==H[F].nodeName){return}var I=o.data(H[F],"events");for(var K in I){for(var J in I[K]){o.event.add(this,K,I[K][J],I[K][J].data)}}F++})}return E},filter:function(E){return this.pushStack(o.isFunction(E)&&o.grep(this,function(G,F){return E.call(G,F)})||o.multiFilter(E,o.grep(this,function(F){return F.nodeType===1})),"filter",E)},closest:function(E){var G=o.expr.match.POS.test(E)?o(E):null,F=0;return this.map(function(){var H=this;while(H&&H.ownerDocument){if(G?G.index(H)>-1:o(H).is(E)){o.data(H,"closest",F);return H}H=H.parentNode;F++}})},not:function(E){if(typeof E==="string"){if(f.test(E)){return this.pushStack(o.multiFilter(E,this,true),"not",E)}else{E=o.multiFilter(E,this)}}var F=E.length&&E[E.length-1]!==g&&!E.nodeType;return this.filter(function(){return F?o.inArray(this,E)<0:this!=E})},add:function(E){return this.pushStack(o.unique(o.merge(this.get(),typeof E==="string"?o(E):o.makeArray(E))))},is:function(E){return !!E&&o.multiFilter(E,this).length>0},hasClass:function(E){return !!E&&this.is("."+E)},val:function(K){if(K===g){var E=this[0];if(E){if(o.nodeName(E,"option")){return(E.attributes.value||{}).specified?E.value:E.text}if(o.nodeName(E,"select")){var I=E.selectedIndex,L=[],M=E.options,H=E.type=="select-one";if(I<0){return null}for(var F=H?I:0,J=H?I+1:M.length;F<J;F++){var G=M[F];if(G.selected){K=o(G).val();if(H){return K}L.push(K)}}return L}return(E.value||"").replace(\/\\r\/g,"")}return g}if(typeof K==="number"){K+=""}return this.each(function(){if(this.nodeType!=1){return}if(o.isArray(K)&&\/radio|checkbox\/.test(this.type)){this.checked=(o.inArray(this.value,K)>=0||o.inArray(this.name,K)>=0)}else{if(o.nodeName(this,"select")){var N=o.makeArray(K);o("option",this).each(function(){this.selected=(o.inArray(this.value,N)>=0||o.inArray(this.text,N)>=0)});if(!N.length){this.selectedIndex=-1}}else{this.value=K}}})},html:function(E){return E===g?(this[0]?this[0].innerHTML.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,""):null):this.empty().append(E)},replaceWith:function(E){return this.after(E).remove()},eq:function(E){return this.slice(E,+E+1)},slice:function(){return this.pushStack(Array.prototype.slice.apply(this,arguments),"slice",Array.prototype.slice.call(arguments).join(","))},map:function(E){return this.pushStack(o.map(this,function(G,F){return E.call(G,F,G)}))},andSelf:function(){return this.add(this.prevObject)},domManip:function(J,M,L){if(this[0]){var I=(this[0].ownerDocument||this[0]).createDocumentFragment(),F=o.clean(J,(this[0].ownerDocument||this[0]),I),H=I.firstChild;if(H){for(var G=0,E=this.length;G<E;G++){L.call(K(this[G],H),this.length>1||G>0?I.cloneNode(true):I)}}if(F){o.each(F,z)}}return this;function K(N,O){return M&&o.nodeName(N,"table")&&o.nodeName(O,"tr")?(N.getElementsByTagName("tbody")[0]||N.appendChild(N.ownerDocument.createElement("tbody"))):N}}};o.fn.init.prototype=o.fn;function z(E,F){if(F.src){o.ajax({url:F.src,async:false,dataType:"script"})}else{o.globalEval(F.text||F.textContent||F.innerHTML||"")}if(F.parentNode){F.parentNode.removeChild(F)}}function e(){return +new Date}o.extend=o.fn.extend=function(){var J=arguments[0]||{},H=1,I=arguments.length,E=false,G;if(typeof J==="boolean"){E=J;J=arguments[1]||{};H=2}if(typeof J!=="object"&&!o.isFunction(J)){J={}}if(I==H){J=this;--H}for(;H<I;H++){if((G=arguments[H])!=null){for(var F in G){var K=J[F],L=G[F];if(J===L){continue}if(E&&L&&typeof L==="object"&&!L.nodeType){J[F]=o.extend(E,K||(L.length!=null?[]:{}),L)}else{if(L!==g){J[F]=L}}}}}return J};var b=\/z-?index|font-?weight|opacity|zoom|line-?height\/i,q=document.defaultView||{},s=Object.prototype.toString;o.extend({noConflict:function(E){l.$=p;if(E){l.jQuery=y}return o},isFunction:function(E){return s.call(E)==="[object Function]"},isArray:function(E){return s.call(E)==="[object Array]"},isXMLDoc:function(E){return E.nodeType===9&&E.documentElement.nodeName!=="HTML"||!!E.ownerDocument&&o.isXMLDoc(E.ownerDocument)},globalEval:function(G){if(G&&\/\\S\/.test(G)){var F=document.getElementsByTagName("head")[0]||document.documentElement,E=document.createElement("script");E.type="text\/javascript";if(o.support.scriptEval){E.appendChild(document.createTextNode(G))}else{E.text=G}F.insertBefore(E,F.firstChild);F.removeChild(E)}},nodeName:function(F,E){return F.nodeName&&F.nodeName.toUpperCase()==E.toUpperCase()},each:function(G,K,F){var E,H=0,I=G.length;if(F){if(I===g){for(E in G){if(K.apply(G[E],F)===false){break}}}else{for(;H<I;){if(K.apply(G[H++],F)===false){break}}}}else{if(I===g){for(E in G){if(K.call(G[E],E,G[E])===false){break}}}else{for(var J=G[0];H<I&&K.call(J,H,J)!==false;J=G[++H]){}}}return G},prop:function(H,I,G,F,E){if(o.isFunction(I)){I=I.call(H,F)}return typeof I==="number"&&G=="curCSS"&&!b.test(E)?I+"px":I},className:{add:function(E,F){o.each((F||"").split(\/\\s+\/),function(G,H){if(E.nodeType==1&&!o.className.has(E.className,H)){E.className+=(E.className?" ":"")+H}})},remove:function(E,F){if(E.nodeType==1){E.className=F!==g?o.grep(E.className.split(\/\\s+\/),function(G){return !o.className.has(F,G)}).join(" "):""}},has:function(F,E){return F&&o.inArray(E,(F.className||F).toString().split(\/\\s+\/))>-1}},swap:function(H,G,I){var E={};for(var F in G){E[F]=H.style[F];H.style[F]=G[F]}I.call(H);for(var F in G){H.style[F]=E[F]}},css:function(H,F,J,E){if(F=="width"||F=="height"){var L,G={position:"absolute",visibility:"hidden",display:"block"},K=F=="width"?["Left","Right"]:["Top","Bottom"];function I(){L=F=="width"?H.offsetWidth:H.offsetHeight;if(E==="border"){return}o.each(K,function(){if(!E){L-=parseFloat(o.curCSS(H,"padding"+this,true))||0}if(E==="margin"){L+=parseFloat(o.curCSS(H,"margin"+this,true))||0}else{L-=parseFloat(o.curCSS(H,"border"+this+"Width",true))||0}})}if(H.offsetWidth!==0){I()}else{o.swap(H,G,I)}return Math.max(0,Math.round(L))}return o.curCSS(H,F,J)},curCSS:function(I,F,G){var L,E=I.style;if(F=="opacity"&&!o.support.opacity){L=o.attr(E,"opacity");return L==""?"1":L}if(F.match(\/float\/i)){F=w}if(!G&&E&&E[F]){L=E[F]}else{if(q.getComputedStyle){if(F.match(\/float\/i)){F="float"}F=F.replace(\/([A-Z])\/g,"-$1").toLowerCase();var M=q.getComputedStyle(I,null);if(M){L=M.getPropertyValue(F)}if(F=="opacity"&&L==""){L="1"}}else{if(I.currentStyle){var J=F.replace(\/\\-(\\w)\/g,function(N,O){return O.toUpperCase()});L=I.currentStyle[F]||I.currentStyle[J];if(!\/^\\d+(px)?$\/i.test(L)&&\/^\\d\/.test(L)){var H=E.left,K=I.runtimeStyle.left;I.runtimeStyle.left=I.currentStyle.left;E.left=L||0;L=E.pixelLeft+"px";E.left=H;I.runtimeStyle.left=K}}}}return L},clean:function(F,K,I){K=K||document;if(typeof K.createElement==="undefined"){K=K.ownerDocument||K[0]&&K[0].ownerDocument||document}if(!I&&F.length===1&&typeof F[0]==="string"){var H=\/^<(\\w+)\\s*\\\/?>$\/.exec(F[0]);if(H){return[K.createElement(H[1])]}}var G=[],E=[],L=K.createElement("div");o.each(F,function(P,S){if(typeof S==="number"){S+=""}if(!S){return}if(typeof S==="string"){S=S.replace(\/(<(\\w+)[^>]*?)\\\/>\/g,function(U,V,T){return T.match(\/^(abbr|br|col|img|input|link|meta|param|hr|area|embed)$\/i)?U:V+"><\/"+T+">"});var O=S.replace(\/^\\s+\/,"").substring(0,10).toLowerCase();var Q=!O.indexOf("<opt")&&[1,"<select multiple='multiple'>","<\/select>"]||!O.indexOf("<leg")&&[1,"<fieldset>","<\/fieldset>"]||O.match(\/^<(thead|tbody|tfoot|colg|cap)\/)&&[1,"<table>","<\/table>"]||!O.indexOf("<tr")&&[2,"<table><tbody>","<\/tbody><\/table>"]||(!O.indexOf("<td")||!O.indexOf("<th"))&&[3,"<table><tbody><tr>","<\/tr><\/tbody><\/table>"]||!O.indexOf("<col")&&[2,"<table><tbody><\/tbody><colgroup>","<\/colgroup><\/table>"]||!o.support.htmlSerialize&&[1,"div<div>","<\/div>"]||[0,"",""];L.innerHTML=Q[1]+S+Q[2];while(Q[0]--){L=L.lastChild}if(!o.support.tbody){var R=\/<tbody\/i.test(S),N=!O.indexOf("<table")&&!R?L.firstChild&&L.firstChild.childNodes:Q[1]=="<table>"&&!R?L.childNodes:[];for(var M=N.length-1;M>=0;--M){if(o.nodeName(N[M],"tbody")&&!N[M].childNodes.length){N[M].parentNode.removeChild(N[M])}}}if(!o.support.leadingWhitespace&&\/^\\s\/.test(S)){L.insertBefore(K.createTextNode(S.match(\/^\\s*\/)[0]),L.firstChild)}S=o.makeArray(L.childNodes)}if(S.nodeType){G.push(S)}else{G=o.merge(G,S)}});if(I){for(var J=0;G[J];J++){if(o.nodeName(G[J],"script")&&(!G[J].type||G[J].type.toLowerCase()==="text\/javascript")){E.push(G[J].parentNode?G[J].parentNode.removeChild(G[J]):G[J])}else{if(G[J].nodeType===1){G.splice.apply(G,[J+1,0].concat(o.makeArray(G[J].getElementsByTagName("script"))))}I.appendChild(G[J])}}return E}return G},attr:function(J,G,K){if(!J||J.nodeType==3||J.nodeType==8){return g}var H=!o.isXMLDoc(J),L=K!==g;G=H&&o.props[G]||G;if(J.tagName){var F=\/href|src|style\/.test(G);if(G=="selected"&&J.parentNode){J.parentNode.selectedIndex}if(G in J&&H&&!F){if(L){if(G=="type"&&o.nodeName(J,"input")&&J.parentNode){throw"type property can't be changed"}J[G]=K}if(o.nodeName(J,"form")&&J.getAttributeNode(G)){return J.getAttributeNode(G).nodeValue}if(G=="tabIndex"){var I=J.getAttributeNode("tabIndex");return I&&I.specified?I.value:J.nodeName.match(\/(button|input|object|select|textarea)\/i)?0:J.nodeName.match(\/^(a|area)$\/i)&&J.href?0:g}return J[G]}if(!o.support.style&&H&&G=="style"){return o.attr(J.style,"cssText",K)}if(L){J.setAttribute(G,""+K)}var E=!o.support.hrefNormalized&&H&&F?J.getAttribute(G,2):J.getAttribute(G);return E===null?g:E}if(!o.support.opacity&&G=="opacity"){if(L){J.zoom=1;J.filter=(J.filter||"").replace(\/alpha\\([^)]*\\)\/,"")+(parseInt(K)+""=="NaN"?"":"alpha(opacity="+K*100+")")}return J.filter&&J.filter.indexOf("opacity=")>=0?(parseFloat(J.filter.match(\/opacity=([^)]*)\/)[1])\/100)+"":""}G=G.replace(\/-([a-z])\/ig,function(M,N){return N.toUpperCase()});if(L){J[G]=K}return J[G]},trim:function(E){return(E||"").replace(\/^\\s+|\\s+$\/g,"")},makeArray:function(G){var E=[];if(G!=null){var F=G.length;if(F==null||typeof G==="string"||o.isFunction(G)||G.setInterval){E[0]=G}else{while(F){E[--F]=G[F]}}}return E},inArray:function(G,H){for(var E=0,F=H.length;E<F;E++){if(H[E]===G){return E}}return -1},merge:function(H,E){var F=0,G,I=H.length;if(!o.support.getAll){while((G=E[F++])!=null){if(G.nodeType!=8){H[I++]=G}}}else{while((G=E[F++])!=null){H[I++]=G}}return H},unique:function(K){var F=[],E={};try{for(var G=0,H=K.length;G<H;G++){var J=o.data(K[G]);if(!E[J]){E[J]=true;F.push(K[G])}}}catch(I){F=K}return F},grep:function(F,J,E){var G=[];for(var H=0,I=F.length;H<I;H++){if(!E!=!J(F[H],H)){G.push(F[H])}}return G},map:function(E,J){var F=[];for(var G=0,H=E.length;G<H;G++){var I=J(E[G],G);if(I!=null){F[F.length]=I}}return F.concat.apply([],F)}});var C=navigator.userAgent.toLowerCase();o.browser={version:(C.match(\/.+(?:rv|it|ra|ie)[\\\/: ]([\\d.]+)\/)||[0,"0"])[1],safari:\/webkit\/.test(C),opera:\/opera\/.test(C),msie:\/msie\/.test(C)&&!\/opera\/.test(C),mozilla:\/mozilla\/.test(C)&&!\/(compatible|webkit)\/.test(C)};o.each({parent:function(E){return E.parentNode},parents:function(E){return o.dir(E,"parentNode")},next:function(E){return o.nth(E,2,"nextSibling")},prev:function(E){return o.nth(E,2,"previousSibling")},nextAll:function(E){return o.dir(E,"nextSibling")},prevAll:function(E){return o.dir(E,"previousSibling")},siblings:function(E){return o.sibling(E.parentNode.firstChild,E)},children:function(E){return o.sibling(E.firstChild)},contents:function(E){return o.nodeName(E,"iframe")?E.contentDocument||E.contentWindow.document:o.makeArray(E.childNodes)}},function(E,F){o.fn[E]=function(G){var H=o.map(this,F);if(G&&typeof G=="string"){H=o.multiFilter(G,H)}return this.pushStack(o.unique(H),E,G)}});o.each({appendTo:"append",prependTo:"prepend",insertBefore:"before",insertAfter:"after",replaceAll:"replaceWith"},function(E,F){o.fn[E]=function(G){var J=[],L=o(G);for(var K=0,H=L.length;K<H;K++){$/;"	c
o.fn.init	../CMSIS/Documentation/DSP/html/jquery.js	/^(function(){var l=this,g,y=l.jQuery,p=l.$,o=l.jQuery=l.$=function(E,F){return new o.fn.init(E,F)},D=\/^[^<]*(<(.|\\s)+>)[^>]*$|^#([\\w-]+)$\/,f=\/^.[^:#\\[\\.,]*$\/;o.fn=o.prototype={init:function(E,H){E=E||document;if(E.nodeType){this[0]=E;this.length=1;this.context=E;return this}if(typeof E==="string"){var G=D.exec(E);if(G&&(G[1]||!H)){if(G[1]){E=o.clean([G[1]],H)}else{var I=document.getElementById(G[3]);if(I&&I.id!=G[3]){return o().find(E)}var F=o(I||[]);F.context=document;F.selector=E;return F}}else{return o(H).find(E)}}else{if(o.isFunction(E)){return o(document).ready(E)}}if(E.selector&&E.context){this.selector=E.selector;this.context=E.context}return this.setArray(o.isArray(E)?E:o.makeArray(E))},selector:"",jquery:"1.3.2",size:function(){return this.length},get:function(E){return E===g?Array.prototype.slice.call(this):this[E]},pushStack:function(F,H,E){var G=o(F);G.prevObject=this;G.context=this.context;if(H==="find"){G.selector=this.selector+(this.selector?" ":"")+E}else{if(H){G.selector=this.selector+"."+H+"("+E+")"}}return G},setArray:function(E){this.length=0;Array.prototype.push.apply(this,E);return this},each:function(F,E){return o.each(this,F,E)},index:function(E){return o.inArray(E&&E.jquery?E[0]:E,this)},attr:function(F,H,G){var E=F;if(typeof F==="string"){if(H===g){return this[0]&&o[G||"attr"](this[0],F)}else{E={};E[F]=H}}return this.each(function(I){for(F in E){o.attr(G?this.style:this,F,o.prop(this,E[F],G,I,F))}})},css:function(E,F){if((E=="width"||E=="height")&&parseFloat(F)<0){F=g}return this.attr(E,F,"curCSS")},text:function(F){if(typeof F!=="object"&&F!=null){return this.empty().append((this[0]&&this[0].ownerDocument||document).createTextNode(F))}var E="";o.each(F||this,function(){o.each(this.childNodes,function(){if(this.nodeType!=8){E+=this.nodeType!=1?this.nodeValue:o.fn.text([this])}})});return E},wrapAll:function(E){if(this[0]){var F=o(E,this[0].ownerDocument).clone();if(this[0].parentNode){F.insertBefore(this[0])}F.map(function(){var G=this;while(G.firstChild){G=G.firstChild}return G}).append(this)}return this},wrapInner:function(E){return this.each(function(){o(this).contents().wrapAll(E)})},wrap:function(E){return this.each(function(){o(this).wrapAll(E)})},append:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.appendChild(E)}})},prepend:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.insertBefore(E,this.firstChild)}})},before:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this)})},after:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this.nextSibling)})},end:function(){return this.prevObject||o([])},push:[].push,sort:[].sort,splice:[].splice,find:function(E){if(this.length===1){var F=this.pushStack([],"find",E);F.length=0;o.find(E,this[0],F);return F}else{return this.pushStack(o.unique(o.map(this,function(G){return o.find(E,G)})),"find",E)}},clone:function(G){var E=this.map(function(){if(!o.support.noCloneEvent&&!o.isXMLDoc(this)){var I=this.outerHTML;if(!I){var J=this.ownerDocument.createElement("div");J.appendChild(this.cloneNode(true));I=J.innerHTML}return o.clean([I.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,"").replace(\/^\\s*\/,"")])[0]}else{return this.cloneNode(true)}});if(G===true){var H=this.find("*").andSelf(),F=0;E.find("*").andSelf().each(function(){if(this.nodeName!==H[F].nodeName){return}var I=o.data(H[F],"events");for(var K in I){for(var J in I[K]){o.event.add(this,K,I[K][J],I[K][J].data)}}F++})}return E},filter:function(E){return this.pushStack(o.isFunction(E)&&o.grep(this,function(G,F){return E.call(G,F)})||o.multiFilter(E,o.grep(this,function(F){return F.nodeType===1})),"filter",E)},closest:function(E){var G=o.expr.match.POS.test(E)?o(E):null,F=0;return this.map(function(){var H=this;while(H&&H.ownerDocument){if(G?G.index(H)>-1:o(H).is(E)){o.data(H,"closest",F);return H}H=H.parentNode;F++}})},not:function(E){if(typeof E==="string"){if(f.test(E)){return this.pushStack(o.multiFilter(E,this,true),"not",E)}else{E=o.multiFilter(E,this)}}var F=E.length&&E[E.length-1]!==g&&!E.nodeType;return this.filter(function(){return F?o.inArray(this,E)<0:this!=E})},add:function(E){return this.pushStack(o.unique(o.merge(this.get(),typeof E==="string"?o(E):o.makeArray(E))))},is:function(E){return !!E&&o.multiFilter(E,this).length>0},hasClass:function(E){return !!E&&this.is("."+E)},val:function(K){if(K===g){var E=this[0];if(E){if(o.nodeName(E,"option")){return(E.attributes.value||{}).specified?E.value:E.text}if(o.nodeName(E,"select")){var I=E.selectedIndex,L=[],M=E.options,H=E.type=="select-one";if(I<0){return null}for(var F=H?I:0,J=H?I+1:M.length;F<J;F++){var G=M[F];if(G.selected){K=o(G).val();if(H){return K}L.push(K)}}return L}return(E.value||"").replace(\/\\r\/g,"")}return g}if(typeof K==="number"){K+=""}return this.each(function(){if(this.nodeType!=1){return}if(o.isArray(K)&&\/radio|checkbox\/.test(this.type)){this.checked=(o.inArray(this.value,K)>=0||o.inArray(this.name,K)>=0)}else{if(o.nodeName(this,"select")){var N=o.makeArray(K);o("option",this).each(function(){this.selected=(o.inArray(this.value,N)>=0||o.inArray(this.text,N)>=0)});if(!N.length){this.selectedIndex=-1}}else{this.value=K}}})},html:function(E){return E===g?(this[0]?this[0].innerHTML.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,""):null):this.empty().append(E)},replaceWith:function(E){return this.after(E).remove()},eq:function(E){return this.slice(E,+E+1)},slice:function(){return this.pushStack(Array.prototype.slice.apply(this,arguments),"slice",Array.prototype.slice.call(arguments).join(","))},map:function(E){return this.pushStack(o.map(this,function(G,F){return E.call(G,F,G)}))},andSelf:function(){return this.add(this.prevObject)},domManip:function(J,M,L){if(this[0]){var I=(this[0].ownerDocument||this[0]).createDocumentFragment(),F=o.clean(J,(this[0].ownerDocument||this[0]),I),H=I.firstChild;if(H){for(var G=0,E=this.length;G<E;G++){L.call(K(this[G],H),this.length>1||G>0?I.cloneNode(true):I)}}if(F){o.each(F,z)}}return this;function K(N,O){return M&&o.nodeName(N,"table")&&o.nodeName(O,"tr")?(N.getElementsByTagName("tbody")[0]||N.appendChild(N.ownerDocument.createElement("tbody"))):N}}};o.fn.init.prototype=o.fn;function z(E,F){if(F.src){o.ajax({url:F.src,async:false,dataType:"script"})}else{o.globalEval(F.text||F.textContent||F.innerHTML||"")}if(F.parentNode){F.parentNode.removeChild(F)}}function e(){return +new Date}o.extend=o.fn.extend=function(){var J=arguments[0]||{},H=1,I=arguments.length,E=false,G;if(typeof J==="boolean"){E=J;J=arguments[1]||{};H=2}if(typeof J!=="object"&&!o.isFunction(J)){J={}}if(I==H){J=this;--H}for(;H<I;H++){if((G=arguments[H])!=null){for(var F in G){var K=J[F],L=G[F];if(J===L){continue}if(E&&L&&typeof L==="object"&&!L.nodeType){J[F]=o.extend(E,K||(L.length!=null?[]:{}),L)}else{if(L!==g){J[F]=L}}}}}return J};var b=\/z-?index|font-?weight|opacity|zoom|line-?height\/i,q=document.defaultView||{},s=Object.prototype.toString;o.extend({noConflict:function(E){l.$=p;if(E){l.jQuery=y}return o},isFunction:function(E){return s.call(E)==="[object Function]"},isArray:function(E){return s.call(E)==="[object Array]"},isXMLDoc:function(E){return E.nodeType===9&&E.documentElement.nodeName!=="HTML"||!!E.ownerDocument&&o.isXMLDoc(E.ownerDocument)},globalEval:function(G){if(G&&\/\\S\/.test(G)){var F=document.getElementsByTagName("head")[0]||document.documentElement,E=document.createElement("script");E.type="text\/javascript";if(o.support.scriptEval){E.appendChild(document.createTextNode(G))}else{E.text=G}F.insertBefore(E,F.firstChild);F.removeChild(E)}},nodeName:function(F,E){return F.nodeName&&F.nodeName.toUpperCase()==E.toUpperCase()},each:function(G,K,F){var E,H=0,I=G.length;if(F){if(I===g){for(E in G){if(K.apply(G[E],F)===false){break}}}else{for(;H<I;){if(K.apply(G[H++],F)===false){break}}}}else{if(I===g){for(E in G){if(K.call(G[E],E,G[E])===false){break}}}else{for(var J=G[0];H<I&&K.call(J,H,J)!==false;J=G[++H]){}}}return G},prop:function(H,I,G,F,E){if(o.isFunction(I)){I=I.call(H,F)}return typeof I==="number"&&G=="curCSS"&&!b.test(E)?I+"px":I},className:{add:function(E,F){o.each((F||"").split(\/\\s+\/),function(G,H){if(E.nodeType==1&&!o.className.has(E.className,H)){E.className+=(E.className?" ":"")+H}})},remove:function(E,F){if(E.nodeType==1){E.className=F!==g?o.grep(E.className.split(\/\\s+\/),function(G){return !o.className.has(F,G)}).join(" "):""}},has:function(F,E){return F&&o.inArray(E,(F.className||F).toString().split(\/\\s+\/))>-1}},swap:function(H,G,I){var E={};for(var F in G){E[F]=H.style[F];H.style[F]=G[F]}I.call(H);for(var F in G){H.style[F]=E[F]}},css:function(H,F,J,E){if(F=="width"||F=="height"){var L,G={position:"absolute",visibility:"hidden",display:"block"},K=F=="width"?["Left","Right"]:["Top","Bottom"];function I(){L=F=="width"?H.offsetWidth:H.offsetHeight;if(E==="border"){return}o.each(K,function(){if(!E){L-=parseFloat(o.curCSS(H,"padding"+this,true))||0}if(E==="margin"){L+=parseFloat(o.curCSS(H,"margin"+this,true))||0}else{L-=parseFloat(o.curCSS(H,"border"+this+"Width",true))||0}})}if(H.offsetWidth!==0){I()}else{o.swap(H,G,I)}return Math.max(0,Math.round(L))}return o.curCSS(H,F,J)},curCSS:function(I,F,G){var L,E=I.style;if(F=="opacity"&&!o.support.opacity){L=o.attr(E,"opacity");return L==""?"1":L}if(F.match(\/float\/i)){F=w}if(!G&&E&&E[F]){L=E[F]}else{if(q.getComputedStyle){if(F.match(\/float\/i)){F="float"}F=F.replace(\/([A-Z])\/g,"-$1").toLowerCase();var M=q.getComputedStyle(I,null);if(M){L=M.getPropertyValue(F)}if(F=="opacity"&&L==""){L="1"}}else{if(I.currentStyle){var J=F.replace(\/\\-(\\w)\/g,function(N,O){return O.toUpperCase()});L=I.currentStyle[F]||I.currentStyle[J];if(!\/^\\d+(px)?$\/i.test(L)&&\/^\\d\/.test(L)){var H=E.left,K=I.runtimeStyle.left;I.runtimeStyle.left=I.currentStyle.left;E.left=L||0;L=E.pixelLeft+"px";E.left=H;I.runtimeStyle.left=K}}}}return L},clean:function(F,K,I){K=K||document;if(typeof K.createElement==="undefined"){K=K.ownerDocument||K[0]&&K[0].ownerDocument||document}if(!I&&F.length===1&&typeof F[0]==="string"){var H=\/^<(\\w+)\\s*\\\/?>$\/.exec(F[0]);if(H){return[K.createElement(H[1])]}}var G=[],E=[],L=K.createElement("div");o.each(F,function(P,S){if(typeof S==="number"){S+=""}if(!S){return}if(typeof S==="string"){S=S.replace(\/(<(\\w+)[^>]*?)\\\/>\/g,function(U,V,T){return T.match(\/^(abbr|br|col|img|input|link|meta|param|hr|area|embed)$\/i)?U:V+"><\/"+T+">"});var O=S.replace(\/^\\s+\/,"").substring(0,10).toLowerCase();var Q=!O.indexOf("<opt")&&[1,"<select multiple='multiple'>","<\/select>"]||!O.indexOf("<leg")&&[1,"<fieldset>","<\/fieldset>"]||O.match(\/^<(thead|tbody|tfoot|colg|cap)\/)&&[1,"<table>","<\/table>"]||!O.indexOf("<tr")&&[2,"<table><tbody>","<\/tbody><\/table>"]||(!O.indexOf("<td")||!O.indexOf("<th"))&&[3,"<table><tbody><tr>","<\/tr><\/tbody><\/table>"]||!O.indexOf("<col")&&[2,"<table><tbody><\/tbody><colgroup>","<\/colgroup><\/table>"]||!o.support.htmlSerialize&&[1,"div<div>","<\/div>"]||[0,"",""];L.innerHTML=Q[1]+S+Q[2];while(Q[0]--){L=L.lastChild}if(!o.support.tbody){var R=\/<tbody\/i.test(S),N=!O.indexOf("<table")&&!R?L.firstChild&&L.firstChild.childNodes:Q[1]=="<table>"&&!R?L.childNodes:[];for(var M=N.length-1;M>=0;--M){if(o.nodeName(N[M],"tbody")&&!N[M].childNodes.length){N[M].parentNode.removeChild(N[M])}}}if(!o.support.leadingWhitespace&&\/^\\s\/.test(S)){L.insertBefore(K.createTextNode(S.match(\/^\\s*\/)[0]),L.firstChild)}S=o.makeArray(L.childNodes)}if(S.nodeType){G.push(S)}else{G=o.merge(G,S)}});if(I){for(var J=0;G[J];J++){if(o.nodeName(G[J],"script")&&(!G[J].type||G[J].type.toLowerCase()==="text\/javascript")){E.push(G[J].parentNode?G[J].parentNode.removeChild(G[J]):G[J])}else{if(G[J].nodeType===1){G.splice.apply(G,[J+1,0].concat(o.makeArray(G[J].getElementsByTagName("script"))))}I.appendChild(G[J])}}return E}return G},attr:function(J,G,K){if(!J||J.nodeType==3||J.nodeType==8){return g}var H=!o.isXMLDoc(J),L=K!==g;G=H&&o.props[G]||G;if(J.tagName){var F=\/href|src|style\/.test(G);if(G=="selected"&&J.parentNode){J.parentNode.selectedIndex}if(G in J&&H&&!F){if(L){if(G=="type"&&o.nodeName(J,"input")&&J.parentNode){throw"type property can't be changed"}J[G]=K}if(o.nodeName(J,"form")&&J.getAttributeNode(G)){return J.getAttributeNode(G).nodeValue}if(G=="tabIndex"){var I=J.getAttributeNode("tabIndex");return I&&I.specified?I.value:J.nodeName.match(\/(button|input|object|select|textarea)\/i)?0:J.nodeName.match(\/^(a|area)$\/i)&&J.href?0:g}return J[G]}if(!o.support.style&&H&&G=="style"){return o.attr(J.style,"cssText",K)}if(L){J.setAttribute(G,""+K)}var E=!o.support.hrefNormalized&&H&&F?J.getAttribute(G,2):J.getAttribute(G);return E===null?g:E}if(!o.support.opacity&&G=="opacity"){if(L){J.zoom=1;J.filter=(J.filter||"").replace(\/alpha\\([^)]*\\)\/,"")+(parseInt(K)+""=="NaN"?"":"alpha(opacity="+K*100+")")}return J.filter&&J.filter.indexOf("opacity=")>=0?(parseFloat(J.filter.match(\/opacity=([^)]*)\/)[1])\/100)+"":""}G=G.replace(\/-([a-z])\/ig,function(M,N){return N.toUpperCase()});if(L){J[G]=K}return J[G]},trim:function(E){return(E||"").replace(\/^\\s+|\\s+$\/g,"")},makeArray:function(G){var E=[];if(G!=null){var F=G.length;if(F==null||typeof G==="string"||o.isFunction(G)||G.setInterval){E[0]=G}else{while(F){E[--F]=G[F]}}}return E},inArray:function(G,H){for(var E=0,F=H.length;E<F;E++){if(H[E]===G){return E}}return -1},merge:function(H,E){var F=0,G,I=H.length;if(!o.support.getAll){while((G=E[F++])!=null){if(G.nodeType!=8){H[I++]=G}}}else{while((G=E[F++])!=null){H[I++]=G}}return H},unique:function(K){var F=[],E={};try{for(var G=0,H=K.length;G<H;G++){var J=o.data(K[G]);if(!E[J]){E[J]=true;F.push(K[G])}}}catch(I){F=K}return F},grep:function(F,J,E){var G=[];for(var H=0,I=F.length;H<I;H++){if(!E!=!J(F[H],H)){G.push(F[H])}}return G},map:function(E,J){var F=[];for(var G=0,H=E.length;G<H;G++){var I=J(E[G],G);if(I!=null){F[F.length]=I}}return F.concat.apply([],F)}});var C=navigator.userAgent.toLowerCase();o.browser={version:(C.match(\/.+(?:rv|it|ra|ie)[\\\/: ]([\\d.]+)\/)||[0,"0"])[1],safari:\/webkit\/.test(C),opera:\/opera\/.test(C),msie:\/msie\/.test(C)&&!\/opera\/.test(C),mozilla:\/mozilla\/.test(C)&&!\/(compatible|webkit)\/.test(C)};o.each({parent:function(E){return E.parentNode},parents:function(E){return o.dir(E,"parentNode")},next:function(E){return o.nth(E,2,"nextSibling")},prev:function(E){return o.nth(E,2,"previousSibling")},nextAll:function(E){return o.dir(E,"nextSibling")},prevAll:function(E){return o.dir(E,"previousSibling")},siblings:function(E){return o.sibling(E.parentNode.firstChild,E)},children:function(E){return o.sibling(E.firstChild)},contents:function(E){return o.nodeName(E,"iframe")?E.contentDocument||E.contentWindow.document:o.makeArray(E.childNodes)}},function(E,F){o.fn[E]=function(G){var H=o.map(this,F);if(G&&typeof G=="string"){H=o.multiFilter(G,H)}return this.pushStack(o.unique(H),E,G)}});o.each({appendTo:"append",prependTo:"prepend",insertBefore:"before",insertAfter:"after",replaceAll:"replaceWith"},function(E,F){o.fn[E]=function(G){var J=[],L=o(G);for(var K=0,H=L.length;K<H;K++){$/;"	c
o.fn.init	../CMSIS/Documentation/General/html/jquery.js	/^(function(){var l=this,g,y=l.jQuery,p=l.$,o=l.jQuery=l.$=function(E,F){return new o.fn.init(E,F)},D=\/^[^<]*(<(.|\\s)+>)[^>]*$|^#([\\w-]+)$\/,f=\/^.[^:#\\[\\.,]*$\/;o.fn=o.prototype={init:function(E,H){E=E||document;if(E.nodeType){this[0]=E;this.length=1;this.context=E;return this}if(typeof E==="string"){var G=D.exec(E);if(G&&(G[1]||!H)){if(G[1]){E=o.clean([G[1]],H)}else{var I=document.getElementById(G[3]);if(I&&I.id!=G[3]){return o().find(E)}var F=o(I||[]);F.context=document;F.selector=E;return F}}else{return o(H).find(E)}}else{if(o.isFunction(E)){return o(document).ready(E)}}if(E.selector&&E.context){this.selector=E.selector;this.context=E.context}return this.setArray(o.isArray(E)?E:o.makeArray(E))},selector:"",jquery:"1.3.2",size:function(){return this.length},get:function(E){return E===g?Array.prototype.slice.call(this):this[E]},pushStack:function(F,H,E){var G=o(F);G.prevObject=this;G.context=this.context;if(H==="find"){G.selector=this.selector+(this.selector?" ":"")+E}else{if(H){G.selector=this.selector+"."+H+"("+E+")"}}return G},setArray:function(E){this.length=0;Array.prototype.push.apply(this,E);return this},each:function(F,E){return o.each(this,F,E)},index:function(E){return o.inArray(E&&E.jquery?E[0]:E,this)},attr:function(F,H,G){var E=F;if(typeof F==="string"){if(H===g){return this[0]&&o[G||"attr"](this[0],F)}else{E={};E[F]=H}}return this.each(function(I){for(F in E){o.attr(G?this.style:this,F,o.prop(this,E[F],G,I,F))}})},css:function(E,F){if((E=="width"||E=="height")&&parseFloat(F)<0){F=g}return this.attr(E,F,"curCSS")},text:function(F){if(typeof F!=="object"&&F!=null){return this.empty().append((this[0]&&this[0].ownerDocument||document).createTextNode(F))}var E="";o.each(F||this,function(){o.each(this.childNodes,function(){if(this.nodeType!=8){E+=this.nodeType!=1?this.nodeValue:o.fn.text([this])}})});return E},wrapAll:function(E){if(this[0]){var F=o(E,this[0].ownerDocument).clone();if(this[0].parentNode){F.insertBefore(this[0])}F.map(function(){var G=this;while(G.firstChild){G=G.firstChild}return G}).append(this)}return this},wrapInner:function(E){return this.each(function(){o(this).contents().wrapAll(E)})},wrap:function(E){return this.each(function(){o(this).wrapAll(E)})},append:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.appendChild(E)}})},prepend:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.insertBefore(E,this.firstChild)}})},before:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this)})},after:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this.nextSibling)})},end:function(){return this.prevObject||o([])},push:[].push,sort:[].sort,splice:[].splice,find:function(E){if(this.length===1){var F=this.pushStack([],"find",E);F.length=0;o.find(E,this[0],F);return F}else{return this.pushStack(o.unique(o.map(this,function(G){return o.find(E,G)})),"find",E)}},clone:function(G){var E=this.map(function(){if(!o.support.noCloneEvent&&!o.isXMLDoc(this)){var I=this.outerHTML;if(!I){var J=this.ownerDocument.createElement("div");J.appendChild(this.cloneNode(true));I=J.innerHTML}return o.clean([I.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,"").replace(\/^\\s*\/,"")])[0]}else{return this.cloneNode(true)}});if(G===true){var H=this.find("*").andSelf(),F=0;E.find("*").andSelf().each(function(){if(this.nodeName!==H[F].nodeName){return}var I=o.data(H[F],"events");for(var K in I){for(var J in I[K]){o.event.add(this,K,I[K][J],I[K][J].data)}}F++})}return E},filter:function(E){return this.pushStack(o.isFunction(E)&&o.grep(this,function(G,F){return E.call(G,F)})||o.multiFilter(E,o.grep(this,function(F){return F.nodeType===1})),"filter",E)},closest:function(E){var G=o.expr.match.POS.test(E)?o(E):null,F=0;return this.map(function(){var H=this;while(H&&H.ownerDocument){if(G?G.index(H)>-1:o(H).is(E)){o.data(H,"closest",F);return H}H=H.parentNode;F++}})},not:function(E){if(typeof E==="string"){if(f.test(E)){return this.pushStack(o.multiFilter(E,this,true),"not",E)}else{E=o.multiFilter(E,this)}}var F=E.length&&E[E.length-1]!==g&&!E.nodeType;return this.filter(function(){return F?o.inArray(this,E)<0:this!=E})},add:function(E){return this.pushStack(o.unique(o.merge(this.get(),typeof E==="string"?o(E):o.makeArray(E))))},is:function(E){return !!E&&o.multiFilter(E,this).length>0},hasClass:function(E){return !!E&&this.is("."+E)},val:function(K){if(K===g){var E=this[0];if(E){if(o.nodeName(E,"option")){return(E.attributes.value||{}).specified?E.value:E.text}if(o.nodeName(E,"select")){var I=E.selectedIndex,L=[],M=E.options,H=E.type=="select-one";if(I<0){return null}for(var F=H?I:0,J=H?I+1:M.length;F<J;F++){var G=M[F];if(G.selected){K=o(G).val();if(H){return K}L.push(K)}}return L}return(E.value||"").replace(\/\\r\/g,"")}return g}if(typeof K==="number"){K+=""}return this.each(function(){if(this.nodeType!=1){return}if(o.isArray(K)&&\/radio|checkbox\/.test(this.type)){this.checked=(o.inArray(this.value,K)>=0||o.inArray(this.name,K)>=0)}else{if(o.nodeName(this,"select")){var N=o.makeArray(K);o("option",this).each(function(){this.selected=(o.inArray(this.value,N)>=0||o.inArray(this.text,N)>=0)});if(!N.length){this.selectedIndex=-1}}else{this.value=K}}})},html:function(E){return E===g?(this[0]?this[0].innerHTML.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,""):null):this.empty().append(E)},replaceWith:function(E){return this.after(E).remove()},eq:function(E){return this.slice(E,+E+1)},slice:function(){return this.pushStack(Array.prototype.slice.apply(this,arguments),"slice",Array.prototype.slice.call(arguments).join(","))},map:function(E){return this.pushStack(o.map(this,function(G,F){return E.call(G,F,G)}))},andSelf:function(){return this.add(this.prevObject)},domManip:function(J,M,L){if(this[0]){var I=(this[0].ownerDocument||this[0]).createDocumentFragment(),F=o.clean(J,(this[0].ownerDocument||this[0]),I),H=I.firstChild;if(H){for(var G=0,E=this.length;G<E;G++){L.call(K(this[G],H),this.length>1||G>0?I.cloneNode(true):I)}}if(F){o.each(F,z)}}return this;function K(N,O){return M&&o.nodeName(N,"table")&&o.nodeName(O,"tr")?(N.getElementsByTagName("tbody")[0]||N.appendChild(N.ownerDocument.createElement("tbody"))):N}}};o.fn.init.prototype=o.fn;function z(E,F){if(F.src){o.ajax({url:F.src,async:false,dataType:"script"})}else{o.globalEval(F.text||F.textContent||F.innerHTML||"")}if(F.parentNode){F.parentNode.removeChild(F)}}function e(){return +new Date}o.extend=o.fn.extend=function(){var J=arguments[0]||{},H=1,I=arguments.length,E=false,G;if(typeof J==="boolean"){E=J;J=arguments[1]||{};H=2}if(typeof J!=="object"&&!o.isFunction(J)){J={}}if(I==H){J=this;--H}for(;H<I;H++){if((G=arguments[H])!=null){for(var F in G){var K=J[F],L=G[F];if(J===L){continue}if(E&&L&&typeof L==="object"&&!L.nodeType){J[F]=o.extend(E,K||(L.length!=null?[]:{}),L)}else{if(L!==g){J[F]=L}}}}}return J};var b=\/z-?index|font-?weight|opacity|zoom|line-?height\/i,q=document.defaultView||{},s=Object.prototype.toString;o.extend({noConflict:function(E){l.$=p;if(E){l.jQuery=y}return o},isFunction:function(E){return s.call(E)==="[object Function]"},isArray:function(E){return s.call(E)==="[object Array]"},isXMLDoc:function(E){return E.nodeType===9&&E.documentElement.nodeName!=="HTML"||!!E.ownerDocument&&o.isXMLDoc(E.ownerDocument)},globalEval:function(G){if(G&&\/\\S\/.test(G)){var F=document.getElementsByTagName("head")[0]||document.documentElement,E=document.createElement("script");E.type="text\/javascript";if(o.support.scriptEval){E.appendChild(document.createTextNode(G))}else{E.text=G}F.insertBefore(E,F.firstChild);F.removeChild(E)}},nodeName:function(F,E){return F.nodeName&&F.nodeName.toUpperCase()==E.toUpperCase()},each:function(G,K,F){var E,H=0,I=G.length;if(F){if(I===g){for(E in G){if(K.apply(G[E],F)===false){break}}}else{for(;H<I;){if(K.apply(G[H++],F)===false){break}}}}else{if(I===g){for(E in G){if(K.call(G[E],E,G[E])===false){break}}}else{for(var J=G[0];H<I&&K.call(J,H,J)!==false;J=G[++H]){}}}return G},prop:function(H,I,G,F,E){if(o.isFunction(I)){I=I.call(H,F)}return typeof I==="number"&&G=="curCSS"&&!b.test(E)?I+"px":I},className:{add:function(E,F){o.each((F||"").split(\/\\s+\/),function(G,H){if(E.nodeType==1&&!o.className.has(E.className,H)){E.className+=(E.className?" ":"")+H}})},remove:function(E,F){if(E.nodeType==1){E.className=F!==g?o.grep(E.className.split(\/\\s+\/),function(G){return !o.className.has(F,G)}).join(" "):""}},has:function(F,E){return F&&o.inArray(E,(F.className||F).toString().split(\/\\s+\/))>-1}},swap:function(H,G,I){var E={};for(var F in G){E[F]=H.style[F];H.style[F]=G[F]}I.call(H);for(var F in G){H.style[F]=E[F]}},css:function(H,F,J,E){if(F=="width"||F=="height"){var L,G={position:"absolute",visibility:"hidden",display:"block"},K=F=="width"?["Left","Right"]:["Top","Bottom"];function I(){L=F=="width"?H.offsetWidth:H.offsetHeight;if(E==="border"){return}o.each(K,function(){if(!E){L-=parseFloat(o.curCSS(H,"padding"+this,true))||0}if(E==="margin"){L+=parseFloat(o.curCSS(H,"margin"+this,true))||0}else{L-=parseFloat(o.curCSS(H,"border"+this+"Width",true))||0}})}if(H.offsetWidth!==0){I()}else{o.swap(H,G,I)}return Math.max(0,Math.round(L))}return o.curCSS(H,F,J)},curCSS:function(I,F,G){var L,E=I.style;if(F=="opacity"&&!o.support.opacity){L=o.attr(E,"opacity");return L==""?"1":L}if(F.match(\/float\/i)){F=w}if(!G&&E&&E[F]){L=E[F]}else{if(q.getComputedStyle){if(F.match(\/float\/i)){F="float"}F=F.replace(\/([A-Z])\/g,"-$1").toLowerCase();var M=q.getComputedStyle(I,null);if(M){L=M.getPropertyValue(F)}if(F=="opacity"&&L==""){L="1"}}else{if(I.currentStyle){var J=F.replace(\/\\-(\\w)\/g,function(N,O){return O.toUpperCase()});L=I.currentStyle[F]||I.currentStyle[J];if(!\/^\\d+(px)?$\/i.test(L)&&\/^\\d\/.test(L)){var H=E.left,K=I.runtimeStyle.left;I.runtimeStyle.left=I.currentStyle.left;E.left=L||0;L=E.pixelLeft+"px";E.left=H;I.runtimeStyle.left=K}}}}return L},clean:function(F,K,I){K=K||document;if(typeof K.createElement==="undefined"){K=K.ownerDocument||K[0]&&K[0].ownerDocument||document}if(!I&&F.length===1&&typeof F[0]==="string"){var H=\/^<(\\w+)\\s*\\\/?>$\/.exec(F[0]);if(H){return[K.createElement(H[1])]}}var G=[],E=[],L=K.createElement("div");o.each(F,function(P,S){if(typeof S==="number"){S+=""}if(!S){return}if(typeof S==="string"){S=S.replace(\/(<(\\w+)[^>]*?)\\\/>\/g,function(U,V,T){return T.match(\/^(abbr|br|col|img|input|link|meta|param|hr|area|embed)$\/i)?U:V+"><\/"+T+">"});var O=S.replace(\/^\\s+\/,"").substring(0,10).toLowerCase();var Q=!O.indexOf("<opt")&&[1,"<select multiple='multiple'>","<\/select>"]||!O.indexOf("<leg")&&[1,"<fieldset>","<\/fieldset>"]||O.match(\/^<(thead|tbody|tfoot|colg|cap)\/)&&[1,"<table>","<\/table>"]||!O.indexOf("<tr")&&[2,"<table><tbody>","<\/tbody><\/table>"]||(!O.indexOf("<td")||!O.indexOf("<th"))&&[3,"<table><tbody><tr>","<\/tr><\/tbody><\/table>"]||!O.indexOf("<col")&&[2,"<table><tbody><\/tbody><colgroup>","<\/colgroup><\/table>"]||!o.support.htmlSerialize&&[1,"div<div>","<\/div>"]||[0,"",""];L.innerHTML=Q[1]+S+Q[2];while(Q[0]--){L=L.lastChild}if(!o.support.tbody){var R=\/<tbody\/i.test(S),N=!O.indexOf("<table")&&!R?L.firstChild&&L.firstChild.childNodes:Q[1]=="<table>"&&!R?L.childNodes:[];for(var M=N.length-1;M>=0;--M){if(o.nodeName(N[M],"tbody")&&!N[M].childNodes.length){N[M].parentNode.removeChild(N[M])}}}if(!o.support.leadingWhitespace&&\/^\\s\/.test(S)){L.insertBefore(K.createTextNode(S.match(\/^\\s*\/)[0]),L.firstChild)}S=o.makeArray(L.childNodes)}if(S.nodeType){G.push(S)}else{G=o.merge(G,S)}});if(I){for(var J=0;G[J];J++){if(o.nodeName(G[J],"script")&&(!G[J].type||G[J].type.toLowerCase()==="text\/javascript")){E.push(G[J].parentNode?G[J].parentNode.removeChild(G[J]):G[J])}else{if(G[J].nodeType===1){G.splice.apply(G,[J+1,0].concat(o.makeArray(G[J].getElementsByTagName("script"))))}I.appendChild(G[J])}}return E}return G},attr:function(J,G,K){if(!J||J.nodeType==3||J.nodeType==8){return g}var H=!o.isXMLDoc(J),L=K!==g;G=H&&o.props[G]||G;if(J.tagName){var F=\/href|src|style\/.test(G);if(G=="selected"&&J.parentNode){J.parentNode.selectedIndex}if(G in J&&H&&!F){if(L){if(G=="type"&&o.nodeName(J,"input")&&J.parentNode){throw"type property can't be changed"}J[G]=K}if(o.nodeName(J,"form")&&J.getAttributeNode(G)){return J.getAttributeNode(G).nodeValue}if(G=="tabIndex"){var I=J.getAttributeNode("tabIndex");return I&&I.specified?I.value:J.nodeName.match(\/(button|input|object|select|textarea)\/i)?0:J.nodeName.match(\/^(a|area)$\/i)&&J.href?0:g}return J[G]}if(!o.support.style&&H&&G=="style"){return o.attr(J.style,"cssText",K)}if(L){J.setAttribute(G,""+K)}var E=!o.support.hrefNormalized&&H&&F?J.getAttribute(G,2):J.getAttribute(G);return E===null?g:E}if(!o.support.opacity&&G=="opacity"){if(L){J.zoom=1;J.filter=(J.filter||"").replace(\/alpha\\([^)]*\\)\/,"")+(parseInt(K)+""=="NaN"?"":"alpha(opacity="+K*100+")")}return J.filter&&J.filter.indexOf("opacity=")>=0?(parseFloat(J.filter.match(\/opacity=([^)]*)\/)[1])\/100)+"":""}G=G.replace(\/-([a-z])\/ig,function(M,N){return N.toUpperCase()});if(L){J[G]=K}return J[G]},trim:function(E){return(E||"").replace(\/^\\s+|\\s+$\/g,"")},makeArray:function(G){var E=[];if(G!=null){var F=G.length;if(F==null||typeof G==="string"||o.isFunction(G)||G.setInterval){E[0]=G}else{while(F){E[--F]=G[F]}}}return E},inArray:function(G,H){for(var E=0,F=H.length;E<F;E++){if(H[E]===G){return E}}return -1},merge:function(H,E){var F=0,G,I=H.length;if(!o.support.getAll){while((G=E[F++])!=null){if(G.nodeType!=8){H[I++]=G}}}else{while((G=E[F++])!=null){H[I++]=G}}return H},unique:function(K){var F=[],E={};try{for(var G=0,H=K.length;G<H;G++){var J=o.data(K[G]);if(!E[J]){E[J]=true;F.push(K[G])}}}catch(I){F=K}return F},grep:function(F,J,E){var G=[];for(var H=0,I=F.length;H<I;H++){if(!E!=!J(F[H],H)){G.push(F[H])}}return G},map:function(E,J){var F=[];for(var G=0,H=E.length;G<H;G++){var I=J(E[G],G);if(I!=null){F[F.length]=I}}return F.concat.apply([],F)}});var C=navigator.userAgent.toLowerCase();o.browser={version:(C.match(\/.+(?:rv|it|ra|ie)[\\\/: ]([\\d.]+)\/)||[0,"0"])[1],safari:\/webkit\/.test(C),opera:\/opera\/.test(C),msie:\/msie\/.test(C)&&!\/opera\/.test(C),mozilla:\/mozilla\/.test(C)&&!\/(compatible|webkit)\/.test(C)};o.each({parent:function(E){return E.parentNode},parents:function(E){return o.dir(E,"parentNode")},next:function(E){return o.nth(E,2,"nextSibling")},prev:function(E){return o.nth(E,2,"previousSibling")},nextAll:function(E){return o.dir(E,"nextSibling")},prevAll:function(E){return o.dir(E,"previousSibling")},siblings:function(E){return o.sibling(E.parentNode.firstChild,E)},children:function(E){return o.sibling(E.firstChild)},contents:function(E){return o.nodeName(E,"iframe")?E.contentDocument||E.contentWindow.document:o.makeArray(E.childNodes)}},function(E,F){o.fn[E]=function(G){var H=o.map(this,F);if(G&&typeof G=="string"){H=o.multiFilter(G,H)}return this.pushStack(o.unique(H),E,G)}});o.each({appendTo:"append",prependTo:"prepend",insertBefore:"before",insertAfter:"after",replaceAll:"replaceWith"},function(E,F){o.fn[E]=function(G){var J=[],L=o(G);for(var K=0,H=L.length;K<H;K++){$/;"	c
o.fn.init	../CMSIS/Documentation/RTOS/html/jquery.js	/^(function(){var l=this,g,y=l.jQuery,p=l.$,o=l.jQuery=l.$=function(E,F){return new o.fn.init(E,F)},D=\/^[^<]*(<(.|\\s)+>)[^>]*$|^#([\\w-]+)$\/,f=\/^.[^:#\\[\\.,]*$\/;o.fn=o.prototype={init:function(E,H){E=E||document;if(E.nodeType){this[0]=E;this.length=1;this.context=E;return this}if(typeof E==="string"){var G=D.exec(E);if(G&&(G[1]||!H)){if(G[1]){E=o.clean([G[1]],H)}else{var I=document.getElementById(G[3]);if(I&&I.id!=G[3]){return o().find(E)}var F=o(I||[]);F.context=document;F.selector=E;return F}}else{return o(H).find(E)}}else{if(o.isFunction(E)){return o(document).ready(E)}}if(E.selector&&E.context){this.selector=E.selector;this.context=E.context}return this.setArray(o.isArray(E)?E:o.makeArray(E))},selector:"",jquery:"1.3.2",size:function(){return this.length},get:function(E){return E===g?Array.prototype.slice.call(this):this[E]},pushStack:function(F,H,E){var G=o(F);G.prevObject=this;G.context=this.context;if(H==="find"){G.selector=this.selector+(this.selector?" ":"")+E}else{if(H){G.selector=this.selector+"."+H+"("+E+")"}}return G},setArray:function(E){this.length=0;Array.prototype.push.apply(this,E);return this},each:function(F,E){return o.each(this,F,E)},index:function(E){return o.inArray(E&&E.jquery?E[0]:E,this)},attr:function(F,H,G){var E=F;if(typeof F==="string"){if(H===g){return this[0]&&o[G||"attr"](this[0],F)}else{E={};E[F]=H}}return this.each(function(I){for(F in E){o.attr(G?this.style:this,F,o.prop(this,E[F],G,I,F))}})},css:function(E,F){if((E=="width"||E=="height")&&parseFloat(F)<0){F=g}return this.attr(E,F,"curCSS")},text:function(F){if(typeof F!=="object"&&F!=null){return this.empty().append((this[0]&&this[0].ownerDocument||document).createTextNode(F))}var E="";o.each(F||this,function(){o.each(this.childNodes,function(){if(this.nodeType!=8){E+=this.nodeType!=1?this.nodeValue:o.fn.text([this])}})});return E},wrapAll:function(E){if(this[0]){var F=o(E,this[0].ownerDocument).clone();if(this[0].parentNode){F.insertBefore(this[0])}F.map(function(){var G=this;while(G.firstChild){G=G.firstChild}return G}).append(this)}return this},wrapInner:function(E){return this.each(function(){o(this).contents().wrapAll(E)})},wrap:function(E){return this.each(function(){o(this).wrapAll(E)})},append:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.appendChild(E)}})},prepend:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.insertBefore(E,this.firstChild)}})},before:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this)})},after:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this.nextSibling)})},end:function(){return this.prevObject||o([])},push:[].push,sort:[].sort,splice:[].splice,find:function(E){if(this.length===1){var F=this.pushStack([],"find",E);F.length=0;o.find(E,this[0],F);return F}else{return this.pushStack(o.unique(o.map(this,function(G){return o.find(E,G)})),"find",E)}},clone:function(G){var E=this.map(function(){if(!o.support.noCloneEvent&&!o.isXMLDoc(this)){var I=this.outerHTML;if(!I){var J=this.ownerDocument.createElement("div");J.appendChild(this.cloneNode(true));I=J.innerHTML}return o.clean([I.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,"").replace(\/^\\s*\/,"")])[0]}else{return this.cloneNode(true)}});if(G===true){var H=this.find("*").andSelf(),F=0;E.find("*").andSelf().each(function(){if(this.nodeName!==H[F].nodeName){return}var I=o.data(H[F],"events");for(var K in I){for(var J in I[K]){o.event.add(this,K,I[K][J],I[K][J].data)}}F++})}return E},filter:function(E){return this.pushStack(o.isFunction(E)&&o.grep(this,function(G,F){return E.call(G,F)})||o.multiFilter(E,o.grep(this,function(F){return F.nodeType===1})),"filter",E)},closest:function(E){var G=o.expr.match.POS.test(E)?o(E):null,F=0;return this.map(function(){var H=this;while(H&&H.ownerDocument){if(G?G.index(H)>-1:o(H).is(E)){o.data(H,"closest",F);return H}H=H.parentNode;F++}})},not:function(E){if(typeof E==="string"){if(f.test(E)){return this.pushStack(o.multiFilter(E,this,true),"not",E)}else{E=o.multiFilter(E,this)}}var F=E.length&&E[E.length-1]!==g&&!E.nodeType;return this.filter(function(){return F?o.inArray(this,E)<0:this!=E})},add:function(E){return this.pushStack(o.unique(o.merge(this.get(),typeof E==="string"?o(E):o.makeArray(E))))},is:function(E){return !!E&&o.multiFilter(E,this).length>0},hasClass:function(E){return !!E&&this.is("."+E)},val:function(K){if(K===g){var E=this[0];if(E){if(o.nodeName(E,"option")){return(E.attributes.value||{}).specified?E.value:E.text}if(o.nodeName(E,"select")){var I=E.selectedIndex,L=[],M=E.options,H=E.type=="select-one";if(I<0){return null}for(var F=H?I:0,J=H?I+1:M.length;F<J;F++){var G=M[F];if(G.selected){K=o(G).val();if(H){return K}L.push(K)}}return L}return(E.value||"").replace(\/\\r\/g,"")}return g}if(typeof K==="number"){K+=""}return this.each(function(){if(this.nodeType!=1){return}if(o.isArray(K)&&\/radio|checkbox\/.test(this.type)){this.checked=(o.inArray(this.value,K)>=0||o.inArray(this.name,K)>=0)}else{if(o.nodeName(this,"select")){var N=o.makeArray(K);o("option",this).each(function(){this.selected=(o.inArray(this.value,N)>=0||o.inArray(this.text,N)>=0)});if(!N.length){this.selectedIndex=-1}}else{this.value=K}}})},html:function(E){return E===g?(this[0]?this[0].innerHTML.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,""):null):this.empty().append(E)},replaceWith:function(E){return this.after(E).remove()},eq:function(E){return this.slice(E,+E+1)},slice:function(){return this.pushStack(Array.prototype.slice.apply(this,arguments),"slice",Array.prototype.slice.call(arguments).join(","))},map:function(E){return this.pushStack(o.map(this,function(G,F){return E.call(G,F,G)}))},andSelf:function(){return this.add(this.prevObject)},domManip:function(J,M,L){if(this[0]){var I=(this[0].ownerDocument||this[0]).createDocumentFragment(),F=o.clean(J,(this[0].ownerDocument||this[0]),I),H=I.firstChild;if(H){for(var G=0,E=this.length;G<E;G++){L.call(K(this[G],H),this.length>1||G>0?I.cloneNode(true):I)}}if(F){o.each(F,z)}}return this;function K(N,O){return M&&o.nodeName(N,"table")&&o.nodeName(O,"tr")?(N.getElementsByTagName("tbody")[0]||N.appendChild(N.ownerDocument.createElement("tbody"))):N}}};o.fn.init.prototype=o.fn;function z(E,F){if(F.src){o.ajax({url:F.src,async:false,dataType:"script"})}else{o.globalEval(F.text||F.textContent||F.innerHTML||"")}if(F.parentNode){F.parentNode.removeChild(F)}}function e(){return +new Date}o.extend=o.fn.extend=function(){var J=arguments[0]||{},H=1,I=arguments.length,E=false,G;if(typeof J==="boolean"){E=J;J=arguments[1]||{};H=2}if(typeof J!=="object"&&!o.isFunction(J)){J={}}if(I==H){J=this;--H}for(;H<I;H++){if((G=arguments[H])!=null){for(var F in G){var K=J[F],L=G[F];if(J===L){continue}if(E&&L&&typeof L==="object"&&!L.nodeType){J[F]=o.extend(E,K||(L.length!=null?[]:{}),L)}else{if(L!==g){J[F]=L}}}}}return J};var b=\/z-?index|font-?weight|opacity|zoom|line-?height\/i,q=document.defaultView||{},s=Object.prototype.toString;o.extend({noConflict:function(E){l.$=p;if(E){l.jQuery=y}return o},isFunction:function(E){return s.call(E)==="[object Function]"},isArray:function(E){return s.call(E)==="[object Array]"},isXMLDoc:function(E){return E.nodeType===9&&E.documentElement.nodeName!=="HTML"||!!E.ownerDocument&&o.isXMLDoc(E.ownerDocument)},globalEval:function(G){if(G&&\/\\S\/.test(G)){var F=document.getElementsByTagName("head")[0]||document.documentElement,E=document.createElement("script");E.type="text\/javascript";if(o.support.scriptEval){E.appendChild(document.createTextNode(G))}else{E.text=G}F.insertBefore(E,F.firstChild);F.removeChild(E)}},nodeName:function(F,E){return F.nodeName&&F.nodeName.toUpperCase()==E.toUpperCase()},each:function(G,K,F){var E,H=0,I=G.length;if(F){if(I===g){for(E in G){if(K.apply(G[E],F)===false){break}}}else{for(;H<I;){if(K.apply(G[H++],F)===false){break}}}}else{if(I===g){for(E in G){if(K.call(G[E],E,G[E])===false){break}}}else{for(var J=G[0];H<I&&K.call(J,H,J)!==false;J=G[++H]){}}}return G},prop:function(H,I,G,F,E){if(o.isFunction(I)){I=I.call(H,F)}return typeof I==="number"&&G=="curCSS"&&!b.test(E)?I+"px":I},className:{add:function(E,F){o.each((F||"").split(\/\\s+\/),function(G,H){if(E.nodeType==1&&!o.className.has(E.className,H)){E.className+=(E.className?" ":"")+H}})},remove:function(E,F){if(E.nodeType==1){E.className=F!==g?o.grep(E.className.split(\/\\s+\/),function(G){return !o.className.has(F,G)}).join(" "):""}},has:function(F,E){return F&&o.inArray(E,(F.className||F).toString().split(\/\\s+\/))>-1}},swap:function(H,G,I){var E={};for(var F in G){E[F]=H.style[F];H.style[F]=G[F]}I.call(H);for(var F in G){H.style[F]=E[F]}},css:function(H,F,J,E){if(F=="width"||F=="height"){var L,G={position:"absolute",visibility:"hidden",display:"block"},K=F=="width"?["Left","Right"]:["Top","Bottom"];function I(){L=F=="width"?H.offsetWidth:H.offsetHeight;if(E==="border"){return}o.each(K,function(){if(!E){L-=parseFloat(o.curCSS(H,"padding"+this,true))||0}if(E==="margin"){L+=parseFloat(o.curCSS(H,"margin"+this,true))||0}else{L-=parseFloat(o.curCSS(H,"border"+this+"Width",true))||0}})}if(H.offsetWidth!==0){I()}else{o.swap(H,G,I)}return Math.max(0,Math.round(L))}return o.curCSS(H,F,J)},curCSS:function(I,F,G){var L,E=I.style;if(F=="opacity"&&!o.support.opacity){L=o.attr(E,"opacity");return L==""?"1":L}if(F.match(\/float\/i)){F=w}if(!G&&E&&E[F]){L=E[F]}else{if(q.getComputedStyle){if(F.match(\/float\/i)){F="float"}F=F.replace(\/([A-Z])\/g,"-$1").toLowerCase();var M=q.getComputedStyle(I,null);if(M){L=M.getPropertyValue(F)}if(F=="opacity"&&L==""){L="1"}}else{if(I.currentStyle){var J=F.replace(\/\\-(\\w)\/g,function(N,O){return O.toUpperCase()});L=I.currentStyle[F]||I.currentStyle[J];if(!\/^\\d+(px)?$\/i.test(L)&&\/^\\d\/.test(L)){var H=E.left,K=I.runtimeStyle.left;I.runtimeStyle.left=I.currentStyle.left;E.left=L||0;L=E.pixelLeft+"px";E.left=H;I.runtimeStyle.left=K}}}}return L},clean:function(F,K,I){K=K||document;if(typeof K.createElement==="undefined"){K=K.ownerDocument||K[0]&&K[0].ownerDocument||document}if(!I&&F.length===1&&typeof F[0]==="string"){var H=\/^<(\\w+)\\s*\\\/?>$\/.exec(F[0]);if(H){return[K.createElement(H[1])]}}var G=[],E=[],L=K.createElement("div");o.each(F,function(P,S){if(typeof S==="number"){S+=""}if(!S){return}if(typeof S==="string"){S=S.replace(\/(<(\\w+)[^>]*?)\\\/>\/g,function(U,V,T){return T.match(\/^(abbr|br|col|img|input|link|meta|param|hr|area|embed)$\/i)?U:V+"><\/"+T+">"});var O=S.replace(\/^\\s+\/,"").substring(0,10).toLowerCase();var Q=!O.indexOf("<opt")&&[1,"<select multiple='multiple'>","<\/select>"]||!O.indexOf("<leg")&&[1,"<fieldset>","<\/fieldset>"]||O.match(\/^<(thead|tbody|tfoot|colg|cap)\/)&&[1,"<table>","<\/table>"]||!O.indexOf("<tr")&&[2,"<table><tbody>","<\/tbody><\/table>"]||(!O.indexOf("<td")||!O.indexOf("<th"))&&[3,"<table><tbody><tr>","<\/tr><\/tbody><\/table>"]||!O.indexOf("<col")&&[2,"<table><tbody><\/tbody><colgroup>","<\/colgroup><\/table>"]||!o.support.htmlSerialize&&[1,"div<div>","<\/div>"]||[0,"",""];L.innerHTML=Q[1]+S+Q[2];while(Q[0]--){L=L.lastChild}if(!o.support.tbody){var R=\/<tbody\/i.test(S),N=!O.indexOf("<table")&&!R?L.firstChild&&L.firstChild.childNodes:Q[1]=="<table>"&&!R?L.childNodes:[];for(var M=N.length-1;M>=0;--M){if(o.nodeName(N[M],"tbody")&&!N[M].childNodes.length){N[M].parentNode.removeChild(N[M])}}}if(!o.support.leadingWhitespace&&\/^\\s\/.test(S)){L.insertBefore(K.createTextNode(S.match(\/^\\s*\/)[0]),L.firstChild)}S=o.makeArray(L.childNodes)}if(S.nodeType){G.push(S)}else{G=o.merge(G,S)}});if(I){for(var J=0;G[J];J++){if(o.nodeName(G[J],"script")&&(!G[J].type||G[J].type.toLowerCase()==="text\/javascript")){E.push(G[J].parentNode?G[J].parentNode.removeChild(G[J]):G[J])}else{if(G[J].nodeType===1){G.splice.apply(G,[J+1,0].concat(o.makeArray(G[J].getElementsByTagName("script"))))}I.appendChild(G[J])}}return E}return G},attr:function(J,G,K){if(!J||J.nodeType==3||J.nodeType==8){return g}var H=!o.isXMLDoc(J),L=K!==g;G=H&&o.props[G]||G;if(J.tagName){var F=\/href|src|style\/.test(G);if(G=="selected"&&J.parentNode){J.parentNode.selectedIndex}if(G in J&&H&&!F){if(L){if(G=="type"&&o.nodeName(J,"input")&&J.parentNode){throw"type property can't be changed"}J[G]=K}if(o.nodeName(J,"form")&&J.getAttributeNode(G)){return J.getAttributeNode(G).nodeValue}if(G=="tabIndex"){var I=J.getAttributeNode("tabIndex");return I&&I.specified?I.value:J.nodeName.match(\/(button|input|object|select|textarea)\/i)?0:J.nodeName.match(\/^(a|area)$\/i)&&J.href?0:g}return J[G]}if(!o.support.style&&H&&G=="style"){return o.attr(J.style,"cssText",K)}if(L){J.setAttribute(G,""+K)}var E=!o.support.hrefNormalized&&H&&F?J.getAttribute(G,2):J.getAttribute(G);return E===null?g:E}if(!o.support.opacity&&G=="opacity"){if(L){J.zoom=1;J.filter=(J.filter||"").replace(\/alpha\\([^)]*\\)\/,"")+(parseInt(K)+""=="NaN"?"":"alpha(opacity="+K*100+")")}return J.filter&&J.filter.indexOf("opacity=")>=0?(parseFloat(J.filter.match(\/opacity=([^)]*)\/)[1])\/100)+"":""}G=G.replace(\/-([a-z])\/ig,function(M,N){return N.toUpperCase()});if(L){J[G]=K}return J[G]},trim:function(E){return(E||"").replace(\/^\\s+|\\s+$\/g,"")},makeArray:function(G){var E=[];if(G!=null){var F=G.length;if(F==null||typeof G==="string"||o.isFunction(G)||G.setInterval){E[0]=G}else{while(F){E[--F]=G[F]}}}return E},inArray:function(G,H){for(var E=0,F=H.length;E<F;E++){if(H[E]===G){return E}}return -1},merge:function(H,E){var F=0,G,I=H.length;if(!o.support.getAll){while((G=E[F++])!=null){if(G.nodeType!=8){H[I++]=G}}}else{while((G=E[F++])!=null){H[I++]=G}}return H},unique:function(K){var F=[],E={};try{for(var G=0,H=K.length;G<H;G++){var J=o.data(K[G]);if(!E[J]){E[J]=true;F.push(K[G])}}}catch(I){F=K}return F},grep:function(F,J,E){var G=[];for(var H=0,I=F.length;H<I;H++){if(!E!=!J(F[H],H)){G.push(F[H])}}return G},map:function(E,J){var F=[];for(var G=0,H=E.length;G<H;G++){var I=J(E[G],G);if(I!=null){F[F.length]=I}}return F.concat.apply([],F)}});var C=navigator.userAgent.toLowerCase();o.browser={version:(C.match(\/.+(?:rv|it|ra|ie)[\\\/: ]([\\d.]+)\/)||[0,"0"])[1],safari:\/webkit\/.test(C),opera:\/opera\/.test(C),msie:\/msie\/.test(C)&&!\/opera\/.test(C),mozilla:\/mozilla\/.test(C)&&!\/(compatible|webkit)\/.test(C)};o.each({parent:function(E){return E.parentNode},parents:function(E){return o.dir(E,"parentNode")},next:function(E){return o.nth(E,2,"nextSibling")},prev:function(E){return o.nth(E,2,"previousSibling")},nextAll:function(E){return o.dir(E,"nextSibling")},prevAll:function(E){return o.dir(E,"previousSibling")},siblings:function(E){return o.sibling(E.parentNode.firstChild,E)},children:function(E){return o.sibling(E.firstChild)},contents:function(E){return o.nodeName(E,"iframe")?E.contentDocument||E.contentWindow.document:o.makeArray(E.childNodes)}},function(E,F){o.fn[E]=function(G){var H=o.map(this,F);if(G&&typeof G=="string"){H=o.multiFilter(G,H)}return this.pushStack(o.unique(H),E,G)}});o.each({appendTo:"append",prependTo:"prepend",insertBefore:"before",insertAfter:"after",replaceAll:"replaceWith"},function(E,F){o.fn[E]=function(G){var J=[],L=o(G);for(var K=0,H=L.length;K<H;K++){$/;"	c
o.fn.init	../CMSIS/Documentation/SVD/html/jquery.js	/^(function(){var l=this,g,y=l.jQuery,p=l.$,o=l.jQuery=l.$=function(E,F){return new o.fn.init(E,F)},D=\/^[^<]*(<(.|\\s)+>)[^>]*$|^#([\\w-]+)$\/,f=\/^.[^:#\\[\\.,]*$\/;o.fn=o.prototype={init:function(E,H){E=E||document;if(E.nodeType){this[0]=E;this.length=1;this.context=E;return this}if(typeof E==="string"){var G=D.exec(E);if(G&&(G[1]||!H)){if(G[1]){E=o.clean([G[1]],H)}else{var I=document.getElementById(G[3]);if(I&&I.id!=G[3]){return o().find(E)}var F=o(I||[]);F.context=document;F.selector=E;return F}}else{return o(H).find(E)}}else{if(o.isFunction(E)){return o(document).ready(E)}}if(E.selector&&E.context){this.selector=E.selector;this.context=E.context}return this.setArray(o.isArray(E)?E:o.makeArray(E))},selector:"",jquery:"1.3.2",size:function(){return this.length},get:function(E){return E===g?Array.prototype.slice.call(this):this[E]},pushStack:function(F,H,E){var G=o(F);G.prevObject=this;G.context=this.context;if(H==="find"){G.selector=this.selector+(this.selector?" ":"")+E}else{if(H){G.selector=this.selector+"."+H+"("+E+")"}}return G},setArray:function(E){this.length=0;Array.prototype.push.apply(this,E);return this},each:function(F,E){return o.each(this,F,E)},index:function(E){return o.inArray(E&&E.jquery?E[0]:E,this)},attr:function(F,H,G){var E=F;if(typeof F==="string"){if(H===g){return this[0]&&o[G||"attr"](this[0],F)}else{E={};E[F]=H}}return this.each(function(I){for(F in E){o.attr(G?this.style:this,F,o.prop(this,E[F],G,I,F))}})},css:function(E,F){if((E=="width"||E=="height")&&parseFloat(F)<0){F=g}return this.attr(E,F,"curCSS")},text:function(F){if(typeof F!=="object"&&F!=null){return this.empty().append((this[0]&&this[0].ownerDocument||document).createTextNode(F))}var E="";o.each(F||this,function(){o.each(this.childNodes,function(){if(this.nodeType!=8){E+=this.nodeType!=1?this.nodeValue:o.fn.text([this])}})});return E},wrapAll:function(E){if(this[0]){var F=o(E,this[0].ownerDocument).clone();if(this[0].parentNode){F.insertBefore(this[0])}F.map(function(){var G=this;while(G.firstChild){G=G.firstChild}return G}).append(this)}return this},wrapInner:function(E){return this.each(function(){o(this).contents().wrapAll(E)})},wrap:function(E){return this.each(function(){o(this).wrapAll(E)})},append:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.appendChild(E)}})},prepend:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.insertBefore(E,this.firstChild)}})},before:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this)})},after:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this.nextSibling)})},end:function(){return this.prevObject||o([])},push:[].push,sort:[].sort,splice:[].splice,find:function(E){if(this.length===1){var F=this.pushStack([],"find",E);F.length=0;o.find(E,this[0],F);return F}else{return this.pushStack(o.unique(o.map(this,function(G){return o.find(E,G)})),"find",E)}},clone:function(G){var E=this.map(function(){if(!o.support.noCloneEvent&&!o.isXMLDoc(this)){var I=this.outerHTML;if(!I){var J=this.ownerDocument.createElement("div");J.appendChild(this.cloneNode(true));I=J.innerHTML}return o.clean([I.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,"").replace(\/^\\s*\/,"")])[0]}else{return this.cloneNode(true)}});if(G===true){var H=this.find("*").andSelf(),F=0;E.find("*").andSelf().each(function(){if(this.nodeName!==H[F].nodeName){return}var I=o.data(H[F],"events");for(var K in I){for(var J in I[K]){o.event.add(this,K,I[K][J],I[K][J].data)}}F++})}return E},filter:function(E){return this.pushStack(o.isFunction(E)&&o.grep(this,function(G,F){return E.call(G,F)})||o.multiFilter(E,o.grep(this,function(F){return F.nodeType===1})),"filter",E)},closest:function(E){var G=o.expr.match.POS.test(E)?o(E):null,F=0;return this.map(function(){var H=this;while(H&&H.ownerDocument){if(G?G.index(H)>-1:o(H).is(E)){o.data(H,"closest",F);return H}H=H.parentNode;F++}})},not:function(E){if(typeof E==="string"){if(f.test(E)){return this.pushStack(o.multiFilter(E,this,true),"not",E)}else{E=o.multiFilter(E,this)}}var F=E.length&&E[E.length-1]!==g&&!E.nodeType;return this.filter(function(){return F?o.inArray(this,E)<0:this!=E})},add:function(E){return this.pushStack(o.unique(o.merge(this.get(),typeof E==="string"?o(E):o.makeArray(E))))},is:function(E){return !!E&&o.multiFilter(E,this).length>0},hasClass:function(E){return !!E&&this.is("."+E)},val:function(K){if(K===g){var E=this[0];if(E){if(o.nodeName(E,"option")){return(E.attributes.value||{}).specified?E.value:E.text}if(o.nodeName(E,"select")){var I=E.selectedIndex,L=[],M=E.options,H=E.type=="select-one";if(I<0){return null}for(var F=H?I:0,J=H?I+1:M.length;F<J;F++){var G=M[F];if(G.selected){K=o(G).val();if(H){return K}L.push(K)}}return L}return(E.value||"").replace(\/\\r\/g,"")}return g}if(typeof K==="number"){K+=""}return this.each(function(){if(this.nodeType!=1){return}if(o.isArray(K)&&\/radio|checkbox\/.test(this.type)){this.checked=(o.inArray(this.value,K)>=0||o.inArray(this.name,K)>=0)}else{if(o.nodeName(this,"select")){var N=o.makeArray(K);o("option",this).each(function(){this.selected=(o.inArray(this.value,N)>=0||o.inArray(this.text,N)>=0)});if(!N.length){this.selectedIndex=-1}}else{this.value=K}}})},html:function(E){return E===g?(this[0]?this[0].innerHTML.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,""):null):this.empty().append(E)},replaceWith:function(E){return this.after(E).remove()},eq:function(E){return this.slice(E,+E+1)},slice:function(){return this.pushStack(Array.prototype.slice.apply(this,arguments),"slice",Array.prototype.slice.call(arguments).join(","))},map:function(E){return this.pushStack(o.map(this,function(G,F){return E.call(G,F,G)}))},andSelf:function(){return this.add(this.prevObject)},domManip:function(J,M,L){if(this[0]){var I=(this[0].ownerDocument||this[0]).createDocumentFragment(),F=o.clean(J,(this[0].ownerDocument||this[0]),I),H=I.firstChild;if(H){for(var G=0,E=this.length;G<E;G++){L.call(K(this[G],H),this.length>1||G>0?I.cloneNode(true):I)}}if(F){o.each(F,z)}}return this;function K(N,O){return M&&o.nodeName(N,"table")&&o.nodeName(O,"tr")?(N.getElementsByTagName("tbody")[0]||N.appendChild(N.ownerDocument.createElement("tbody"))):N}}};o.fn.init.prototype=o.fn;function z(E,F){if(F.src){o.ajax({url:F.src,async:false,dataType:"script"})}else{o.globalEval(F.text||F.textContent||F.innerHTML||"")}if(F.parentNode){F.parentNode.removeChild(F)}}function e(){return +new Date}o.extend=o.fn.extend=function(){var J=arguments[0]||{},H=1,I=arguments.length,E=false,G;if(typeof J==="boolean"){E=J;J=arguments[1]||{};H=2}if(typeof J!=="object"&&!o.isFunction(J)){J={}}if(I==H){J=this;--H}for(;H<I;H++){if((G=arguments[H])!=null){for(var F in G){var K=J[F],L=G[F];if(J===L){continue}if(E&&L&&typeof L==="object"&&!L.nodeType){J[F]=o.extend(E,K||(L.length!=null?[]:{}),L)}else{if(L!==g){J[F]=L}}}}}return J};var b=\/z-?index|font-?weight|opacity|zoom|line-?height\/i,q=document.defaultView||{},s=Object.prototype.toString;o.extend({noConflict:function(E){l.$=p;if(E){l.jQuery=y}return o},isFunction:function(E){return s.call(E)==="[object Function]"},isArray:function(E){return s.call(E)==="[object Array]"},isXMLDoc:function(E){return E.nodeType===9&&E.documentElement.nodeName!=="HTML"||!!E.ownerDocument&&o.isXMLDoc(E.ownerDocument)},globalEval:function(G){if(G&&\/\\S\/.test(G)){var F=document.getElementsByTagName("head")[0]||document.documentElement,E=document.createElement("script");E.type="text\/javascript";if(o.support.scriptEval){E.appendChild(document.createTextNode(G))}else{E.text=G}F.insertBefore(E,F.firstChild);F.removeChild(E)}},nodeName:function(F,E){return F.nodeName&&F.nodeName.toUpperCase()==E.toUpperCase()},each:function(G,K,F){var E,H=0,I=G.length;if(F){if(I===g){for(E in G){if(K.apply(G[E],F)===false){break}}}else{for(;H<I;){if(K.apply(G[H++],F)===false){break}}}}else{if(I===g){for(E in G){if(K.call(G[E],E,G[E])===false){break}}}else{for(var J=G[0];H<I&&K.call(J,H,J)!==false;J=G[++H]){}}}return G},prop:function(H,I,G,F,E){if(o.isFunction(I)){I=I.call(H,F)}return typeof I==="number"&&G=="curCSS"&&!b.test(E)?I+"px":I},className:{add:function(E,F){o.each((F||"").split(\/\\s+\/),function(G,H){if(E.nodeType==1&&!o.className.has(E.className,H)){E.className+=(E.className?" ":"")+H}})},remove:function(E,F){if(E.nodeType==1){E.className=F!==g?o.grep(E.className.split(\/\\s+\/),function(G){return !o.className.has(F,G)}).join(" "):""}},has:function(F,E){return F&&o.inArray(E,(F.className||F).toString().split(\/\\s+\/))>-1}},swap:function(H,G,I){var E={};for(var F in G){E[F]=H.style[F];H.style[F]=G[F]}I.call(H);for(var F in G){H.style[F]=E[F]}},css:function(H,F,J,E){if(F=="width"||F=="height"){var L,G={position:"absolute",visibility:"hidden",display:"block"},K=F=="width"?["Left","Right"]:["Top","Bottom"];function I(){L=F=="width"?H.offsetWidth:H.offsetHeight;if(E==="border"){return}o.each(K,function(){if(!E){L-=parseFloat(o.curCSS(H,"padding"+this,true))||0}if(E==="margin"){L+=parseFloat(o.curCSS(H,"margin"+this,true))||0}else{L-=parseFloat(o.curCSS(H,"border"+this+"Width",true))||0}})}if(H.offsetWidth!==0){I()}else{o.swap(H,G,I)}return Math.max(0,Math.round(L))}return o.curCSS(H,F,J)},curCSS:function(I,F,G){var L,E=I.style;if(F=="opacity"&&!o.support.opacity){L=o.attr(E,"opacity");return L==""?"1":L}if(F.match(\/float\/i)){F=w}if(!G&&E&&E[F]){L=E[F]}else{if(q.getComputedStyle){if(F.match(\/float\/i)){F="float"}F=F.replace(\/([A-Z])\/g,"-$1").toLowerCase();var M=q.getComputedStyle(I,null);if(M){L=M.getPropertyValue(F)}if(F=="opacity"&&L==""){L="1"}}else{if(I.currentStyle){var J=F.replace(\/\\-(\\w)\/g,function(N,O){return O.toUpperCase()});L=I.currentStyle[F]||I.currentStyle[J];if(!\/^\\d+(px)?$\/i.test(L)&&\/^\\d\/.test(L)){var H=E.left,K=I.runtimeStyle.left;I.runtimeStyle.left=I.currentStyle.left;E.left=L||0;L=E.pixelLeft+"px";E.left=H;I.runtimeStyle.left=K}}}}return L},clean:function(F,K,I){K=K||document;if(typeof K.createElement==="undefined"){K=K.ownerDocument||K[0]&&K[0].ownerDocument||document}if(!I&&F.length===1&&typeof F[0]==="string"){var H=\/^<(\\w+)\\s*\\\/?>$\/.exec(F[0]);if(H){return[K.createElement(H[1])]}}var G=[],E=[],L=K.createElement("div");o.each(F,function(P,S){if(typeof S==="number"){S+=""}if(!S){return}if(typeof S==="string"){S=S.replace(\/(<(\\w+)[^>]*?)\\\/>\/g,function(U,V,T){return T.match(\/^(abbr|br|col|img|input|link|meta|param|hr|area|embed)$\/i)?U:V+"><\/"+T+">"});var O=S.replace(\/^\\s+\/,"").substring(0,10).toLowerCase();var Q=!O.indexOf("<opt")&&[1,"<select multiple='multiple'>","<\/select>"]||!O.indexOf("<leg")&&[1,"<fieldset>","<\/fieldset>"]||O.match(\/^<(thead|tbody|tfoot|colg|cap)\/)&&[1,"<table>","<\/table>"]||!O.indexOf("<tr")&&[2,"<table><tbody>","<\/tbody><\/table>"]||(!O.indexOf("<td")||!O.indexOf("<th"))&&[3,"<table><tbody><tr>","<\/tr><\/tbody><\/table>"]||!O.indexOf("<col")&&[2,"<table><tbody><\/tbody><colgroup>","<\/colgroup><\/table>"]||!o.support.htmlSerialize&&[1,"div<div>","<\/div>"]||[0,"",""];L.innerHTML=Q[1]+S+Q[2];while(Q[0]--){L=L.lastChild}if(!o.support.tbody){var R=\/<tbody\/i.test(S),N=!O.indexOf("<table")&&!R?L.firstChild&&L.firstChild.childNodes:Q[1]=="<table>"&&!R?L.childNodes:[];for(var M=N.length-1;M>=0;--M){if(o.nodeName(N[M],"tbody")&&!N[M].childNodes.length){N[M].parentNode.removeChild(N[M])}}}if(!o.support.leadingWhitespace&&\/^\\s\/.test(S)){L.insertBefore(K.createTextNode(S.match(\/^\\s*\/)[0]),L.firstChild)}S=o.makeArray(L.childNodes)}if(S.nodeType){G.push(S)}else{G=o.merge(G,S)}});if(I){for(var J=0;G[J];J++){if(o.nodeName(G[J],"script")&&(!G[J].type||G[J].type.toLowerCase()==="text\/javascript")){E.push(G[J].parentNode?G[J].parentNode.removeChild(G[J]):G[J])}else{if(G[J].nodeType===1){G.splice.apply(G,[J+1,0].concat(o.makeArray(G[J].getElementsByTagName("script"))))}I.appendChild(G[J])}}return E}return G},attr:function(J,G,K){if(!J||J.nodeType==3||J.nodeType==8){return g}var H=!o.isXMLDoc(J),L=K!==g;G=H&&o.props[G]||G;if(J.tagName){var F=\/href|src|style\/.test(G);if(G=="selected"&&J.parentNode){J.parentNode.selectedIndex}if(G in J&&H&&!F){if(L){if(G=="type"&&o.nodeName(J,"input")&&J.parentNode){throw"type property can't be changed"}J[G]=K}if(o.nodeName(J,"form")&&J.getAttributeNode(G)){return J.getAttributeNode(G).nodeValue}if(G=="tabIndex"){var I=J.getAttributeNode("tabIndex");return I&&I.specified?I.value:J.nodeName.match(\/(button|input|object|select|textarea)\/i)?0:J.nodeName.match(\/^(a|area)$\/i)&&J.href?0:g}return J[G]}if(!o.support.style&&H&&G=="style"){return o.attr(J.style,"cssText",K)}if(L){J.setAttribute(G,""+K)}var E=!o.support.hrefNormalized&&H&&F?J.getAttribute(G,2):J.getAttribute(G);return E===null?g:E}if(!o.support.opacity&&G=="opacity"){if(L){J.zoom=1;J.filter=(J.filter||"").replace(\/alpha\\([^)]*\\)\/,"")+(parseInt(K)+""=="NaN"?"":"alpha(opacity="+K*100+")")}return J.filter&&J.filter.indexOf("opacity=")>=0?(parseFloat(J.filter.match(\/opacity=([^)]*)\/)[1])\/100)+"":""}G=G.replace(\/-([a-z])\/ig,function(M,N){return N.toUpperCase()});if(L){J[G]=K}return J[G]},trim:function(E){return(E||"").replace(\/^\\s+|\\s+$\/g,"")},makeArray:function(G){var E=[];if(G!=null){var F=G.length;if(F==null||typeof G==="string"||o.isFunction(G)||G.setInterval){E[0]=G}else{while(F){E[--F]=G[F]}}}return E},inArray:function(G,H){for(var E=0,F=H.length;E<F;E++){if(H[E]===G){return E}}return -1},merge:function(H,E){var F=0,G,I=H.length;if(!o.support.getAll){while((G=E[F++])!=null){if(G.nodeType!=8){H[I++]=G}}}else{while((G=E[F++])!=null){H[I++]=G}}return H},unique:function(K){var F=[],E={};try{for(var G=0,H=K.length;G<H;G++){var J=o.data(K[G]);if(!E[J]){E[J]=true;F.push(K[G])}}}catch(I){F=K}return F},grep:function(F,J,E){var G=[];for(var H=0,I=F.length;H<I;H++){if(!E!=!J(F[H],H)){G.push(F[H])}}return G},map:function(E,J){var F=[];for(var G=0,H=E.length;G<H;G++){var I=J(E[G],G);if(I!=null){F[F.length]=I}}return F.concat.apply([],F)}});var C=navigator.userAgent.toLowerCase();o.browser={version:(C.match(\/.+(?:rv|it|ra|ie)[\\\/: ]([\\d.]+)\/)||[0,"0"])[1],safari:\/webkit\/.test(C),opera:\/opera\/.test(C),msie:\/msie\/.test(C)&&!\/opera\/.test(C),mozilla:\/mozilla\/.test(C)&&!\/(compatible|webkit)\/.test(C)};o.each({parent:function(E){return E.parentNode},parents:function(E){return o.dir(E,"parentNode")},next:function(E){return o.nth(E,2,"nextSibling")},prev:function(E){return o.nth(E,2,"previousSibling")},nextAll:function(E){return o.dir(E,"nextSibling")},prevAll:function(E){return o.dir(E,"previousSibling")},siblings:function(E){return o.sibling(E.parentNode.firstChild,E)},children:function(E){return o.sibling(E.firstChild)},contents:function(E){return o.nodeName(E,"iframe")?E.contentDocument||E.contentWindow.document:o.makeArray(E.childNodes)}},function(E,F){o.fn[E]=function(G){var H=o.map(this,F);if(G&&typeof G=="string"){H=o.multiFilter(G,H)}return this.pushStack(o.unique(H),E,G)}});o.each({appendTo:"append",prependTo:"prepend",insertBefore:"before",insertAfter:"after",replaceAll:"replaceWith"},function(E,F){o.fn[E]=function(G){var J=[],L=o(G);for(var K=0,H=L.length;K<H;K++){$/;"	c
o.node.getChildrenUL	../CMSIS/Documentation/Core/html/navtree.js	/^  o.node.getChildrenUL = function() { return o.node.childrenUL; };$/;"	f
o.node.getChildrenUL	../CMSIS/Documentation/DSP/html/navtree.js	/^  o.node.getChildrenUL = function() { return o.node.childrenUL; };$/;"	f
o.node.getChildrenUL	../CMSIS/Documentation/General/html/navtree.js	/^  o.node.getChildrenUL = function() { return o.node.childrenUL; };$/;"	f
o.node.getChildrenUL	../CMSIS/Documentation/RTOS/html/navtree.js	/^  o.node.getChildrenUL = function() { return o.node.childrenUL; };$/;"	f
o.node.getChildrenUL	../CMSIS/Documentation/SVD/html/navtree.js	/^  o.node.getChildrenUL = function() { return o.node.childrenUL; };$/;"	f
obj	../inc/qep.h	/^    QMState        const *obj;               \/**< pointer to QMState object *\/$/;"	m	union:QMAttrTag	access:public
onebyfftLen	../CMSIS/Include/arm_math.h	/^	float32_t    onebyfftLen;          \/**< value of 1\/fftLen. *\/$/;"	m	struct:__anon46	access:public
osCMSIS	../CMSIS/RTOS/cmsis_os.h	100;"	d
osCMSIS_KERNEL	../CMSIS/RTOS/cmsis_os.h	103;"	d
osDelay	../CMSIS/RTOS/cmsis_os.h	/^osStatus osDelay (uint32_t millisec);$/;"	p	signature:(uint32_t millisec)
osErrorISR	../CMSIS/RTOS/cmsis_os.h	/^  osErrorISR              =  0x82,       \/\/\/< not allowed in ISR context: the function cannot be called from interrupt service routines.$/;"	e	enum:__anon2
osErrorISRRecursive	../CMSIS/RTOS/cmsis_os.h	/^  osErrorISRRecursive     =  0x83,       \/\/\/< function called multiple times from ISR with same object.$/;"	e	enum:__anon2
osErrorNoMemory	../CMSIS/RTOS/cmsis_os.h	/^  osErrorNoMemory         =  0x85,       \/\/\/< system is out of memory: it was impossible to allocate or reserve memory for the operation.$/;"	e	enum:__anon2
osErrorOS	../CMSIS/RTOS/cmsis_os.h	/^  osErrorOS               =  0xFF,       \/\/\/< unspecified RTOS error: run-time error but no other error message fits.$/;"	e	enum:__anon2
osErrorParameter	../CMSIS/RTOS/cmsis_os.h	/^  osErrorParameter        =  0x80,       \/\/\/< parameter error: a mandatory parameter was missing or specified an incorrect object.$/;"	e	enum:__anon2
osErrorPriority	../CMSIS/RTOS/cmsis_os.h	/^  osErrorPriority         =  0x84,       \/\/\/< system cannot determine priority or thread has illegal priority.$/;"	e	enum:__anon2
osErrorResource	../CMSIS/RTOS/cmsis_os.h	/^  osErrorResource         =  0x81,       \/\/\/< resource not available: a specified resource was not available.$/;"	e	enum:__anon2
osErrorTimeoutResource	../CMSIS/RTOS/cmsis_os.h	/^  osErrorTimeoutResource  =  0xC1,       \/\/\/< resource not available within given time: a specified resource was not available within the timeout period.$/;"	e	enum:__anon2
osErrorValue	../CMSIS/RTOS/cmsis_os.h	/^  osErrorValue            =  0x86,       \/\/\/< value of a parameter is out of range.$/;"	e	enum:__anon2
osEvent	../CMSIS/RTOS/cmsis_os.h	/^} osEvent;$/;"	t	typeref:struct:__anon4
osEventMail	../CMSIS/RTOS/cmsis_os.h	/^  osEventMail             =  0x20,       \/\/\/< function completed; mail event occurred.$/;"	e	enum:__anon2
osEventMessage	../CMSIS/RTOS/cmsis_os.h	/^  osEventMessage          =  0x10,       \/\/\/< function completed; message event occurred.$/;"	e	enum:__anon2
osEventSignal	../CMSIS/RTOS/cmsis_os.h	/^  osEventSignal           =  0x08,       \/\/\/< function completed; signal event occurred.$/;"	e	enum:__anon2
osEventTimeout	../CMSIS/RTOS/cmsis_os.h	/^  osEventTimeout          =  0x40,       \/\/\/< function completed; timeout occurred.$/;"	e	enum:__anon2
osFeature_MailQ	../CMSIS/RTOS/cmsis_os.h	111;"	d
osFeature_MainThread	../CMSIS/RTOS/cmsis_os.h	109;"	d
osFeature_MessageQ	../CMSIS/RTOS/cmsis_os.h	112;"	d
osFeature_Pool	../CMSIS/RTOS/cmsis_os.h	110;"	d
osFeature_Semaphore	../CMSIS/RTOS/cmsis_os.h	114;"	d
osFeature_Signals	../CMSIS/RTOS/cmsis_os.h	113;"	d
osFeature_Wait	../CMSIS/RTOS/cmsis_os.h	115;"	d
osKernelRunning	../CMSIS/RTOS/cmsis_os.h	/^int32_t osKernelRunning(void);$/;"	p	signature:(void)
osKernelStart	../CMSIS/RTOS/cmsis_os.h	/^osStatus osKernelStart (osThreadDef_t *thread_def, void *argument);$/;"	p	signature:(osThreadDef_t *thread_def, void *argument)
osKernelSystemId	../CMSIS/RTOS/cmsis_os.h	106;"	d
osMailAlloc	../CMSIS/RTOS/cmsis_os.h	/^void *osMailAlloc (osMailQId queue_id, uint32_t millisec);$/;"	p	signature:(osMailQId queue_id, uint32_t millisec)
osMailCAlloc	../CMSIS/RTOS/cmsis_os.h	/^void *osMailCAlloc (osMailQId queue_id, uint32_t millisec);$/;"	p	signature:(osMailQId queue_id, uint32_t millisec)
osMailCreate	../CMSIS/RTOS/cmsis_os.h	/^osMailQId osMailCreate (osMailQDef_t *queue_def, osThreadId thread_id);$/;"	p	signature:(osMailQDef_t *queue_def, osThreadId thread_id)
osMailFree	../CMSIS/RTOS/cmsis_os.h	/^osStatus osMailFree (osMailQId queue_id, void *mail);$/;"	p	signature:(osMailQId queue_id, void *mail)
osMailGet	../CMSIS/RTOS/cmsis_os.h	/^osEvent osMailGet (osMailQId queue_id, uint32_t millisec);$/;"	p	signature:(osMailQId queue_id, uint32_t millisec)
osMailPut	../CMSIS/RTOS/cmsis_os.h	/^osStatus osMailPut (osMailQId queue_id, void *mail);$/;"	p	signature:(osMailQId queue_id, void *mail)
osMailQ	../CMSIS/RTOS/cmsis_os.h	665;"	d
osMailQDef	../CMSIS/RTOS/cmsis_os.h	653;"	d
osMailQDef	../CMSIS/RTOS/cmsis_os.h	656;"	d
osMailQDef_t	../CMSIS/RTOS/cmsis_os.h	/^} osMailQDef_t;$/;"	t	typeref:struct:os_mailQ_def
osMailQId	../CMSIS/RTOS/cmsis_os.h	/^typedef struct os_mailQ_cb *osMailQId;$/;"	t	typeref:struct:os_mailQ_cb
osMessageCreate	../CMSIS/RTOS/cmsis_os.h	/^osMessageQId osMessageCreate (osMessageQDef_t *queue_def, osThreadId thread_id);$/;"	p	signature:(osMessageQDef_t *queue_def, osThreadId thread_id)
osMessageGet	../CMSIS/RTOS/cmsis_os.h	/^osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec);$/;"	p	signature:(osMessageQId queue_id, uint32_t millisec)
osMessagePut	../CMSIS/RTOS/cmsis_os.h	/^osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec);$/;"	p	signature:(osMessageQId queue_id, uint32_t info, uint32_t millisec)
osMessageQ	../CMSIS/RTOS/cmsis_os.h	614;"	d
osMessageQDef	../CMSIS/RTOS/cmsis_os.h	602;"	d
osMessageQDef	../CMSIS/RTOS/cmsis_os.h	605;"	d
osMessageQDef_t	../CMSIS/RTOS/cmsis_os.h	/^} osMessageQDef_t;$/;"	t	typeref:struct:os_messageQ_def
osMessageQId	../CMSIS/RTOS/cmsis_os.h	/^typedef struct os_messageQ_cb *osMessageQId;$/;"	t	typeref:struct:os_messageQ_cb
osMutex	../CMSIS/RTOS/cmsis_os.h	469;"	d
osMutexCreate	../CMSIS/RTOS/cmsis_os.h	/^osMutexId osMutexCreate (osMutexDef_t *mutex_def);$/;"	p	signature:(osMutexDef_t *mutex_def)
osMutexDef	../CMSIS/RTOS/cmsis_os.h	458;"	d
osMutexDef	../CMSIS/RTOS/cmsis_os.h	461;"	d
osMutexDef_t	../CMSIS/RTOS/cmsis_os.h	/^} osMutexDef_t;$/;"	t	typeref:struct:os_mutex_def
osMutexId	../CMSIS/RTOS/cmsis_os.h	/^typedef struct os_mutex_cb *osMutexId;$/;"	t	typeref:struct:os_mutex_cb
osMutexRelease	../CMSIS/RTOS/cmsis_os.h	/^osStatus osMutexRelease (osMutexId mutex_id);$/;"	p	signature:(osMutexId mutex_id)
osMutexWait	../CMSIS/RTOS/cmsis_os.h	/^osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec);$/;"	p	signature:(osMutexId mutex_id, uint32_t millisec)
osOK	../CMSIS/RTOS/cmsis_os.h	/^  osOK                    =     0,       \/\/\/< function completed; no event occurred.$/;"	e	enum:__anon2
osObject	../inc/qf.h	/^    QF_OS_OBJECT_TYPE osObject;$/;"	m	struct:QActiveTag	access:public
osPool	../CMSIS/RTOS/cmsis_os.h	560;"	d
osPoolAlloc	../CMSIS/RTOS/cmsis_os.h	/^void *osPoolAlloc (osPoolId pool_id);$/;"	p	signature:(osPoolId pool_id)
osPoolCAlloc	../CMSIS/RTOS/cmsis_os.h	/^void *osPoolCAlloc (osPoolId pool_id);$/;"	p	signature:(osPoolId pool_id)
osPoolCreate	../CMSIS/RTOS/cmsis_os.h	/^osPoolId osPoolCreate (osPoolDef_t *pool_def);$/;"	p	signature:(osPoolDef_t *pool_def)
osPoolDef	../CMSIS/RTOS/cmsis_os.h	548;"	d
osPoolDef	../CMSIS/RTOS/cmsis_os.h	551;"	d
osPoolDef_t	../CMSIS/RTOS/cmsis_os.h	/^} osPoolDef_t;$/;"	t	typeref:struct:os_pool_def
osPoolFree	../CMSIS/RTOS/cmsis_os.h	/^osStatus osPoolFree (osPoolId pool_id, void *block);$/;"	p	signature:(osPoolId pool_id, void *block)
osPoolId	../CMSIS/RTOS/cmsis_os.h	/^typedef struct os_pool_cb *osPoolId;$/;"	t	typeref:struct:os_pool_cb
osPriority	../CMSIS/RTOS/cmsis_os.h	/^} osPriority;$/;"	t	typeref:enum:__anon1
osPriorityAboveNormal	../CMSIS/RTOS/cmsis_os.h	/^  osPriorityAboveNormal   = +1,          \/\/\/< priority: above normal$/;"	e	enum:__anon1
osPriorityBelowNormal	../CMSIS/RTOS/cmsis_os.h	/^  osPriorityBelowNormal   = -1,          \/\/\/< priority: below normal$/;"	e	enum:__anon1
osPriorityError	../CMSIS/RTOS/cmsis_os.h	/^  osPriorityError         =  0x84,       \/\/\/< system cannot determine priority or thread has illegal priority$/;"	e	enum:__anon1
osPriorityHigh	../CMSIS/RTOS/cmsis_os.h	/^  osPriorityHigh          = +2,          \/\/\/< priority: high $/;"	e	enum:__anon1
osPriorityIdle	../CMSIS/RTOS/cmsis_os.h	/^  osPriorityIdle          = -3,          \/\/\/< priority: idle (lowest)$/;"	e	enum:__anon1
osPriorityLow	../CMSIS/RTOS/cmsis_os.h	/^  osPriorityLow           = -2,          \/\/\/< priority: low$/;"	e	enum:__anon1
osPriorityNormal	../CMSIS/RTOS/cmsis_os.h	/^  osPriorityNormal        =  0,          \/\/\/< priority: normal (default)$/;"	e	enum:__anon1
osPriorityRealtime	../CMSIS/RTOS/cmsis_os.h	/^  osPriorityRealtime      = +3,          \/\/\/< priority: realtime (highest)$/;"	e	enum:__anon1
osSemaphore	../CMSIS/RTOS/cmsis_os.h	512;"	d
osSemaphoreCreate	../CMSIS/RTOS/cmsis_os.h	/^osSemaphoreId osSemaphoreCreate (osSemaphoreDef_t *semaphore_def, int32_t count);$/;"	p	signature:(osSemaphoreDef_t *semaphore_def, int32_t count)
osSemaphoreDef	../CMSIS/RTOS/cmsis_os.h	501;"	d
osSemaphoreDef	../CMSIS/RTOS/cmsis_os.h	504;"	d
osSemaphoreDef_t	../CMSIS/RTOS/cmsis_os.h	/^} osSemaphoreDef_t;$/;"	t	typeref:struct:os_semaphore_def
osSemaphoreId	../CMSIS/RTOS/cmsis_os.h	/^typedef struct os_semaphore_cb *osSemaphoreId;$/;"	t	typeref:struct:os_semaphore_cb
osSemaphoreRelease	../CMSIS/RTOS/cmsis_os.h	/^osStatus osSemaphoreRelease (osSemaphoreId semaphore_id);$/;"	p	signature:(osSemaphoreId semaphore_id)
osSemaphoreWait	../CMSIS/RTOS/cmsis_os.h	/^int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec);$/;"	p	signature:(osSemaphoreId semaphore_id, uint32_t millisec)
osSignalClear	../CMSIS/RTOS/cmsis_os.h	/^int32_t osSignalClear (osThreadId thread_id, int32_t signal);$/;"	p	signature:(osThreadId thread_id, int32_t signal)
osSignalGet	../CMSIS/RTOS/cmsis_os.h	/^int32_t osSignalGet (osThreadId thread_id);$/;"	p	signature:(osThreadId thread_id)
osSignalSet	../CMSIS/RTOS/cmsis_os.h	/^int32_t osSignalSet (osThreadId thread_id, int32_t signal);$/;"	p	signature:(osThreadId thread_id, int32_t signal)
osSignalWait	../CMSIS/RTOS/cmsis_os.h	/^osEvent osSignalWait (int32_t signals, uint32_t millisec);$/;"	p	signature:(int32_t signals, uint32_t millisec)
osStatus	../CMSIS/RTOS/cmsis_os.h	/^} osStatus; $/;"	t	typeref:enum:__anon2
osThread	../CMSIS/RTOS/cmsis_os.h	317;"	d
osThreadCreate	../CMSIS/RTOS/cmsis_os.h	/^osThreadId osThreadCreate (osThreadDef_t *thread_def, void *argument);$/;"	p	signature:(osThreadDef_t *thread_def, void *argument)
osThreadDef	../CMSIS/RTOS/cmsis_os.h	305;"	d
osThreadDef	../CMSIS/RTOS/cmsis_os.h	308;"	d
osThreadDef_t	../CMSIS/RTOS/cmsis_os.h	/^} osThreadDef_t;$/;"	t	typeref:struct:os_thread_def
osThreadGetId	../CMSIS/RTOS/cmsis_os.h	/^osThreadId osThreadGetId (void);$/;"	p	signature:(void)
osThreadGetPriority	../CMSIS/RTOS/cmsis_os.h	/^osPriority osThreadGetPriority (osThreadId thread_id);$/;"	p	signature:(osThreadId thread_id)
osThreadId	../CMSIS/RTOS/cmsis_os.h	/^typedef struct os_thread_cb *osThreadId;$/;"	t	typeref:struct:os_thread_cb
osThreadSetPriority	../CMSIS/RTOS/cmsis_os.h	/^osStatus osThreadSetPriority (osThreadId thread_id, osPriority priority);$/;"	p	signature:(osThreadId thread_id, osPriority priority)
osThreadTerminate	../CMSIS/RTOS/cmsis_os.h	/^osStatus osThreadTerminate (osThreadId thread_id);$/;"	p	signature:(osThreadId thread_id)
osThreadYield	../CMSIS/RTOS/cmsis_os.h	/^osStatus osThreadYield (void);$/;"	p	signature:(void)
osTimer	../CMSIS/RTOS/cmsis_os.h	396;"	d
osTimerCreate	../CMSIS/RTOS/cmsis_os.h	/^osTimerId osTimerCreate (osTimerDef_t *timer_def, os_timer_type type, void *argument);$/;"	p	signature:(osTimerDef_t *timer_def, os_timer_type type, void *argument)
osTimerDef	../CMSIS/RTOS/cmsis_os.h	384;"	d
osTimerDef	../CMSIS/RTOS/cmsis_os.h	387;"	d
osTimerDef_t	../CMSIS/RTOS/cmsis_os.h	/^} osTimerDef_t;$/;"	t	typeref:struct:os_timer_def
osTimerId	../CMSIS/RTOS/cmsis_os.h	/^typedef struct os_timer_cb *osTimerId;$/;"	t	typeref:struct:os_timer_cb
osTimerOnce	../CMSIS/RTOS/cmsis_os.h	/^  osTimerOnce             =     0,       \/\/\/< one-shot timer $/;"	e	enum:__anon3
osTimerPeriodic	../CMSIS/RTOS/cmsis_os.h	/^  osTimerPeriodic         =     1,       \/\/\/< repeating timer $/;"	e	enum:__anon3
osTimerStart	../CMSIS/RTOS/cmsis_os.h	/^osStatus osTimerStart (osTimerId timer_id, uint32_t millisec);$/;"	p	signature:(osTimerId timer_id, uint32_t millisec)
osTimerStop	../CMSIS/RTOS/cmsis_os.h	/^osStatus osTimerStop (osTimerId timer_id);$/;"	p	signature:(osTimerId timer_id)
osWait	../CMSIS/RTOS/cmsis_os.h	/^osEvent osWait (uint32_t millisec);$/;"	p	signature:(uint32_t millisec)
osWaitForever	../CMSIS/RTOS/cmsis_os.h	143;"	d
os_mailQ_def	../CMSIS/RTOS/cmsis_os.h	/^typedef const struct os_mailQ_def  {$/;"	s
os_mailQ_def::item_sz	../CMSIS/RTOS/cmsis_os.h	/^  uint32_t                 item_sz;    \/\/\/< size of an item $/;"	m	struct:os_mailQ_def	access:public
os_mailQ_def::pool	../CMSIS/RTOS/cmsis_os.h	/^  void                       *pool;    \/\/\/< memory array for mail$/;"	m	struct:os_mailQ_def	access:public
os_mailQ_def::queue_sz	../CMSIS/RTOS/cmsis_os.h	/^  uint32_t                queue_sz;    \/\/\/< number of elements in the queue$/;"	m	struct:os_mailQ_def	access:public
os_messageQ_def	../CMSIS/RTOS/cmsis_os.h	/^typedef const struct os_messageQ_def  {$/;"	s
os_messageQ_def::item_sz	../CMSIS/RTOS/cmsis_os.h	/^  uint32_t                 item_sz;    \/\/\/< size of an item $/;"	m	struct:os_messageQ_def	access:public
os_messageQ_def::pool	../CMSIS/RTOS/cmsis_os.h	/^  void                       *pool;    \/\/\/< memory array for messages$/;"	m	struct:os_messageQ_def	access:public
os_messageQ_def::queue_sz	../CMSIS/RTOS/cmsis_os.h	/^  uint32_t                queue_sz;    \/\/\/< number of elements in the queue$/;"	m	struct:os_messageQ_def	access:public
os_mutex_def	../CMSIS/RTOS/cmsis_os.h	/^typedef const struct os_mutex_def  {$/;"	s
os_mutex_def::dummy	../CMSIS/RTOS/cmsis_os.h	/^  uint32_t                   dummy;    \/\/\/< dummy value.$/;"	m	struct:os_mutex_def	access:public
os_pool_def	../CMSIS/RTOS/cmsis_os.h	/^typedef const struct os_pool_def  {$/;"	s
os_pool_def::item_sz	../CMSIS/RTOS/cmsis_os.h	/^  uint32_t                 item_sz;    \/\/\/< size of an item $/;"	m	struct:os_pool_def	access:public
os_pool_def::pool	../CMSIS/RTOS/cmsis_os.h	/^  void                       *pool;    \/\/\/< pointer to memory for pool$/;"	m	struct:os_pool_def	access:public
os_pool_def::pool_sz	../CMSIS/RTOS/cmsis_os.h	/^  uint32_t                 pool_sz;    \/\/\/< number of items (elements) in the pool$/;"	m	struct:os_pool_def	access:public
os_pthread	../CMSIS/RTOS/cmsis_os.h	/^typedef void (*os_pthread) (void const *argument); $/;"	t
os_ptimer	../CMSIS/RTOS/cmsis_os.h	/^typedef void (*os_ptimer) (void const *argument); $/;"	t
os_semaphore_def	../CMSIS/RTOS/cmsis_os.h	/^typedef const struct os_semaphore_def  {$/;"	s
os_semaphore_def::dummy	../CMSIS/RTOS/cmsis_os.h	/^  uint32_t                   dummy;    \/\/\/< dummy value.$/;"	m	struct:os_semaphore_def	access:public
os_status_reserved	../CMSIS/RTOS/cmsis_os.h	/^  os_status_reserved      =  0x7FFFFFFF, \/\/\/< prevent from enum down-size compiler optimization.$/;"	e	enum:__anon2
os_thread_def	../CMSIS/RTOS/cmsis_os.h	/^typedef const struct os_thread_def  {$/;"	s
os_thread_def::instances	../CMSIS/RTOS/cmsis_os.h	/^  uint32_t               instances;    \/\/\/< maximum number of instances of that thread function$/;"	m	struct:os_thread_def	access:public
os_thread_def::pthread	../CMSIS/RTOS/cmsis_os.h	/^  os_pthread               pthread;    \/\/\/< start address of thread function$/;"	m	struct:os_thread_def	access:public
os_thread_def::stacksize	../CMSIS/RTOS/cmsis_os.h	/^  uint32_t               stacksize;    \/\/\/< stack size requirements in bytes; 0 is default stack size$/;"	m	struct:os_thread_def	access:public
os_thread_def::tpriority	../CMSIS/RTOS/cmsis_os.h	/^  osPriority             tpriority;    \/\/\/< initial thread priority$/;"	m	struct:os_thread_def	access:public
os_timer_def	../CMSIS/RTOS/cmsis_os.h	/^typedef const struct os_timer_def  {$/;"	s
os_timer_def::ptimer	../CMSIS/RTOS/cmsis_os.h	/^  os_ptimer                 ptimer;    \/\/\/< start address of a timer function$/;"	m	struct:os_timer_def	access:public
os_timer_type	../CMSIS/RTOS/cmsis_os.h	/^} os_timer_type; $/;"	t	typeref:enum:__anon3
outLen	../CMSIS/DSP_Lib/Examples/arm_convolution_example/arm_convolution_example_f32.c	/^uint32_t outLen;		 \/* Length of convolution output *\/ $/;"	v
outputQ31	../CMSIS/DSP_Lib/Examples/arm_graphic_equalizer_example/arm_graphic_equalizer_example_q31.c	/^q31_t outputQ31[BLOCKSIZE];  $/;"	v
p	../CMSIS/RTOS/cmsis_os.h	/^    void                       *p;     \/\/\/< message or mail as void pointer$/;"	m	union:__anon4::__anon5	access:public
pBitRevTable	../CMSIS/Include/arm_math.h	/^    uint16_t     *pBitRevTable;        \/**< points to the bit reversal table. *\/$/;"	m	struct:__anon46	access:public
pBitRevTable	../CMSIS/Include/arm_math.h	/^    uint16_t    *pBitRevTable;       \/**< points to the bit reversal table. *\/$/;"	m	struct:__anon45	access:public
pBitRevTable	../CMSIS/Include/arm_math.h	/^    uint16_t  *pBitRevTable;         \/**< points to the bit reversal table. *\/$/;"	m	struct:__anon44	access:public
pCfft	../CMSIS/Include/arm_math.h	/^    arm_cfft_radix4_instance_f32 *pCfft;        \/**< points to the complex FFT instance. *\/$/;"	m	struct:__anon49	access:public
pCfft	../CMSIS/Include/arm_math.h	/^    arm_cfft_radix4_instance_f32 *pCfft; \/**< points to the complex FFT instance. *\/$/;"	m	struct:__anon50	access:public
pCfft	../CMSIS/Include/arm_math.h	/^    arm_cfft_radix4_instance_q15 *pCfft;	  \/**< points to the complex FFT instance. *\/$/;"	m	struct:__anon47	access:public
pCfft	../CMSIS/Include/arm_math.h	/^    arm_cfft_radix4_instance_q15 *pCfft; \/**< points to the complex FFT instance. *\/$/;"	m	struct:__anon52	access:public
pCfft	../CMSIS/Include/arm_math.h	/^    arm_cfft_radix4_instance_q31 *pCfft;        \/**< points to the complex FFT instance. *\/$/;"	m	struct:__anon48	access:public
pCfft	../CMSIS/Include/arm_math.h	/^    arm_cfft_radix4_instance_q31 *pCfft; \/**< points to the complex FFT instance. *\/$/;"	m	struct:__anon51	access:public
pCoeffs	../CMSIS/Include/arm_math.h	/^    float32_t *pCoeffs;                  \/**< points to the coefficient array. The array is of length numStages. *\/$/;"	m	struct:__anon63	access:public
pCoeffs	../CMSIS/Include/arm_math.h	/^    float32_t *pCoeffs;                  \/**< points to the coefficient array. The array is of length numTaps.*\/$/;"	m	struct:__anon55	access:public
pCoeffs	../CMSIS/Include/arm_math.h	/^    float32_t *pCoeffs;             \/**< points to the coefficient array. The array is of length L*phaseLength. *\/$/;"	m	struct:__anon58	access:public
pCoeffs	../CMSIS/Include/arm_math.h	/^    float32_t *pCoeffs;           \/**< points to the coefficient array. The array is of length numTaps.*\/$/;"	m	struct:__anon73	access:public
pCoeffs	../CMSIS/Include/arm_math.h	/^    float32_t *pCoeffs;         \/**< Points to the array of coefficients.  The array is of length 5*numStages. *\/$/;"	m	struct:__anon32	access:public
pCoeffs	../CMSIS/Include/arm_math.h	/^    float32_t *pCoeffs;        \/**< points to the array of coefficients.  The array is of length 5*numStages. *\/$/;"	m	struct:__anon60	access:public
pCoeffs	../CMSIS/Include/arm_math.h	/^    float32_t *pCoeffs;   \/**< points to the coefficient array. The array is of length numTaps. *\/$/;"	m	struct:__anon29	access:public
pCoeffs	../CMSIS/Include/arm_math.h	/^    float32_t *pCoeffs;   \/**< points to the coefficient array. The array is of length numTaps. *\/$/;"	m	struct:__anon70	access:public
pCoeffs	../CMSIS/Include/arm_math.h	/^    float32_t *pCoeffs;  \/**< points to the coefficient array. The array is of length numTaps. *\/$/;"	m	struct:__anon67	access:public
pCoeffs	../CMSIS/Include/arm_math.h	/^    q15_t *pCoeffs;                              \/**< points to the coefficient array. The array is of length numStages. *\/$/;"	m	struct:__anon61	access:public
pCoeffs	../CMSIS/Include/arm_math.h	/^    q15_t *pCoeffs;                  \/**< points to the coefficient array. The array is of length numTaps.*\/$/;"	m	struct:__anon53	access:public
pCoeffs	../CMSIS/Include/arm_math.h	/^    q15_t *pCoeffs;                 \/**< points to the coefficient array. The array is of length L*phaseLength. *\/$/;"	m	struct:__anon56	access:public
pCoeffs	../CMSIS/Include/arm_math.h	/^    q15_t *pCoeffs;               \/**< points to the coefficient array. The array is of length numTaps.*\/$/;"	m	struct:__anon75	access:public
pCoeffs	../CMSIS/Include/arm_math.h	/^    q15_t *pCoeffs;           \/**< Points to the array of coefficients.  The array is of length 5*numStages. *\/$/;"	m	struct:__anon30	access:public
pCoeffs	../CMSIS/Include/arm_math.h	/^    q15_t *pCoeffs;           \/**< points to the coefficient array. The array is of length numTaps.*\/$/;"	m	struct:__anon27	access:public
pCoeffs	../CMSIS/Include/arm_math.h	/^    q15_t *pCoeffs;       \/**< points to the coefficient array. The array is of length numTaps. *\/$/;"	m	struct:__anon72	access:public
pCoeffs	../CMSIS/Include/arm_math.h	/^    q15_t *pCoeffs;      \/**< points to the coefficient array. The array is of length numTaps. *\/$/;"	m	struct:__anon68	access:public
pCoeffs	../CMSIS/Include/arm_math.h	/^    q31_t *pCoeffs;                              \/**< points to the coefficient array. The array is of length numStages. *\/$/;"	m	struct:__anon62	access:public
pCoeffs	../CMSIS/Include/arm_math.h	/^    q31_t *pCoeffs;                  \/**< points to the coefficient array. The array is of length L*phaseLength. *\/$/;"	m	struct:__anon57	access:public
pCoeffs	../CMSIS/Include/arm_math.h	/^    q31_t *pCoeffs;               \/**< points to the coefficient array. The array is of length numTaps.*\/$/;"	m	struct:__anon74	access:public
pCoeffs	../CMSIS/Include/arm_math.h	/^    q31_t *pCoeffs;              \/**< points to the coefficient array. The array is of length numTaps.*\/$/;"	m	struct:__anon54	access:public
pCoeffs	../CMSIS/Include/arm_math.h	/^    q31_t *pCoeffs;           \/**< points to the coefficient array. The array is of length numTaps. *\/$/;"	m	struct:__anon28	access:public
pCoeffs	../CMSIS/Include/arm_math.h	/^    q31_t *pCoeffs;          \/**< Points to the array of coefficients.  The array is of length 5*numStages. *\/$/;"	m	struct:__anon31	access:public
pCoeffs	../CMSIS/Include/arm_math.h	/^    q31_t *pCoeffs;          \/**< points to the array of coefficients.  The array is of length 5*numStages. *\/$/;"	m	struct:__anon59	access:public
pCoeffs	../CMSIS/Include/arm_math.h	/^    q31_t *pCoeffs;       \/**< points to the coefficient array. The array is of length numTaps. *\/$/;"	m	struct:__anon71	access:public
pCoeffs	../CMSIS/Include/arm_math.h	/^    q31_t *pCoeffs;      \/**< points to the coefficient array. The array is of length numTaps. *\/$/;"	m	struct:__anon69	access:public
pCoeffs	../CMSIS/Include/arm_math.h	/^    q7_t *pCoeffs;                \/**< points to the coefficient array. The array is of length numTaps.*\/$/;"	m	struct:__anon76	access:public
pCoeffs	../CMSIS/Include/arm_math.h	/^    q7_t *pCoeffs;           \/**< points to the coefficient array. The array is of length numTaps.*\/$/;"	m	struct:__anon26	access:public
pCosFactor	../CMSIS/Include/arm_math.h	/^    float32_t *pCosFactor;              \/**< points to the cosFactor table. *\/$/;"	m	struct:__anon50	access:public
pCosFactor	../CMSIS/Include/arm_math.h	/^    q15_t *pCosFactor;                  \/**< points to the cosFactor table. *\/$/;"	m	struct:__anon52	access:public
pCosFactor	../CMSIS/Include/arm_math.h	/^    q31_t *pCosFactor;                  \/**< points to the cosFactor table. *\/$/;"	m	struct:__anon51	access:public
pData	../CMSIS/Include/arm_math.h	/^    float32_t *pData;	\/**< points to the data table. *\/$/;"	m	struct:__anon40	access:public
pData	../CMSIS/Include/arm_math.h	/^    float32_t *pData;     \/**< points to the data of the matrix. *\/$/;"	m	struct:__anon33	access:public
pData	../CMSIS/Include/arm_math.h	/^    q15_t *pData;	\/**< points to the data table. *\/$/;"	m	struct:__anon42	access:public
pData	../CMSIS/Include/arm_math.h	/^    q15_t *pData;         \/**< points to the data of the matrix. *\/$/;"	m	struct:__anon34	access:public
pData	../CMSIS/Include/arm_math.h	/^    q31_t *pData;	\/**< points to the data table. *\/$/;"	m	struct:__anon41	access:public
pData	../CMSIS/Include/arm_math.h	/^    q31_t *pData;         \/**< points to the data of the matrix. *\/$/;"	m	struct:__anon35	access:public
pData	../CMSIS/Include/arm_math.h	/^    q7_t *pData;		\/**< points to the data table. *\/$/;"	m	struct:__anon43	access:public
pRfft	../CMSIS/Include/arm_math.h	/^    arm_rfft_instance_f32 *pRfft;        \/**< points to the real FFT instance. *\/$/;"	m	struct:__anon50	access:public
pRfft	../CMSIS/Include/arm_math.h	/^    arm_rfft_instance_q15 *pRfft;        \/**< points to the real FFT instance. *\/$/;"	m	struct:__anon52	access:public
pRfft	../CMSIS/Include/arm_math.h	/^    arm_rfft_instance_q31 *pRfft;        \/**< points to the real FFT instance. *\/$/;"	m	struct:__anon51	access:public
pState	../CMSIS/Include/arm_math.h	/^    float32_t *pState;                          \/**< points to the state variable array. The array is of length numStages+blockSize. *\/$/;"	m	struct:__anon66	access:public
pState	../CMSIS/Include/arm_math.h	/^    float32_t *pState;                   \/**< points to the state variable array. The array is of length numStages. *\/$/;"	m	struct:__anon63	access:public
pState	../CMSIS/Include/arm_math.h	/^    float32_t *pState;                   \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon55	access:public
pState	../CMSIS/Include/arm_math.h	/^    float32_t *pState;              \/**< points to the state variable array. The array is of length phaseLength+numTaps-1. *\/$/;"	m	struct:__anon58	access:public
pState	../CMSIS/Include/arm_math.h	/^    float32_t *pState;            \/**< points to the state buffer array. The array is of length maxDelay+blockSize-1. *\/$/;"	m	struct:__anon73	access:public
pState	../CMSIS/Include/arm_math.h	/^    float32_t *pState;          \/**< Points to the array of state coefficients.  The array is of length 4*numStages. *\/$/;"	m	struct:__anon32	access:public
pState	../CMSIS/Include/arm_math.h	/^    float32_t *pState;         \/**< points to the array of state coefficients.  The array is of length 2*numStages. *\/$/;"	m	struct:__anon60	access:public
pState	../CMSIS/Include/arm_math.h	/^    float32_t *pState;    \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon29	access:public
pState	../CMSIS/Include/arm_math.h	/^    float32_t *pState;    \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon70	access:public
pState	../CMSIS/Include/arm_math.h	/^    float32_t *pState;   \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon67	access:public
pState	../CMSIS/Include/arm_math.h	/^    q15_t *pState;                               \/**< points to the state variable array. The array is of length numStages. *\/$/;"	m	struct:__anon61	access:public
pState	../CMSIS/Include/arm_math.h	/^    q15_t *pState;                              \/**< points to the state variable array. The array is of length numStages+blockSize. *\/$/;"	m	struct:__anon64	access:public
pState	../CMSIS/Include/arm_math.h	/^    q15_t *pState;                   \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon53	access:public
pState	../CMSIS/Include/arm_math.h	/^    q15_t *pState;                  \/**< points to the state variable array. The array is of length blockSize+phaseLength-1. *\/$/;"	m	struct:__anon56	access:public
pState	../CMSIS/Include/arm_math.h	/^    q15_t *pState;                \/**< points to the state buffer array. The array is of length maxDelay+blockSize-1. *\/$/;"	m	struct:__anon75	access:public
pState	../CMSIS/Include/arm_math.h	/^    q15_t *pState;            \/**< Points to the array of state coefficients.  The array is of length 4*numStages. *\/$/;"	m	struct:__anon30	access:public
pState	../CMSIS/Include/arm_math.h	/^    q15_t *pState;            \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon27	access:public
pState	../CMSIS/Include/arm_math.h	/^    q15_t *pState;        \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon72	access:public
pState	../CMSIS/Include/arm_math.h	/^    q15_t *pState;       \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon68	access:public
pState	../CMSIS/Include/arm_math.h	/^    q31_t *pState;                               \/**< points to the state variable array. The array is of length numStages. *\/$/;"	m	struct:__anon62	access:public
pState	../CMSIS/Include/arm_math.h	/^    q31_t *pState;                              \/**< points to the state variable array. The array is of length numStages+blockSize. *\/$/;"	m	struct:__anon65	access:public
pState	../CMSIS/Include/arm_math.h	/^    q31_t *pState;                   \/**< points to the state variable array. The array is of length blockSize+phaseLength-1. *\/$/;"	m	struct:__anon57	access:public
pState	../CMSIS/Include/arm_math.h	/^    q31_t *pState;                \/**< points to the state buffer array. The array is of length maxDelay+blockSize-1. *\/$/;"	m	struct:__anon74	access:public
pState	../CMSIS/Include/arm_math.h	/^    q31_t *pState;               \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon54	access:public
pState	../CMSIS/Include/arm_math.h	/^    q31_t *pState;            \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon28	access:public
pState	../CMSIS/Include/arm_math.h	/^    q31_t *pState;           \/**< Points to the array of state coefficients.  The array is of length 4*numStages. *\/$/;"	m	struct:__anon31	access:public
pState	../CMSIS/Include/arm_math.h	/^    q31_t *pState;        \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon71	access:public
pState	../CMSIS/Include/arm_math.h	/^    q31_t *pState;       \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon69	access:public
pState	../CMSIS/Include/arm_math.h	/^    q63_t *pState;           \/**< points to the array of state coefficients.  The array is of length 4*numStages. *\/$/;"	m	struct:__anon59	access:public
pState	../CMSIS/Include/arm_math.h	/^    q7_t *pState;                 \/**< points to the state buffer array. The array is of length maxDelay+blockSize-1. *\/$/;"	m	struct:__anon76	access:public
pState	../CMSIS/Include/arm_math.h	/^    q7_t *pState;            \/**< points to the state variable array. The array is of length numTaps+blockSize-1. *\/$/;"	m	struct:__anon26	access:public
pTapDelay	../CMSIS/Include/arm_math.h	/^    int32_t *pTapDelay;           \/**< points to the array of delay values.  The array is of length numTaps. *\/$/;"	m	struct:__anon73	access:public
pTapDelay	../CMSIS/Include/arm_math.h	/^    int32_t *pTapDelay;           \/**< points to the array of delay values.  The array is of length numTaps. *\/$/;"	m	struct:__anon74	access:public
pTapDelay	../CMSIS/Include/arm_math.h	/^    int32_t *pTapDelay;           \/**< points to the array of delay values.  The array is of length numTaps. *\/$/;"	m	struct:__anon75	access:public
pTapDelay	../CMSIS/Include/arm_math.h	/^    int32_t *pTapDelay;           \/**< points to the array of delay values.  The array is of length numTaps. *\/$/;"	m	struct:__anon76	access:public
pTwiddle	../CMSIS/Include/arm_math.h	/^    float32_t    *pTwiddle;            \/**< points to the twiddle factor table. *\/$/;"	m	struct:__anon46	access:public
pTwiddle	../CMSIS/Include/arm_math.h	/^    float32_t *pTwiddle;                \/**< points to the twiddle factor table. *\/$/;"	m	struct:__anon50	access:public
pTwiddle	../CMSIS/Include/arm_math.h	/^    q15_t     *pTwiddle;             \/**< points to the twiddle factor table. *\/$/;"	m	struct:__anon44	access:public
pTwiddle	../CMSIS/Include/arm_math.h	/^    q15_t *pTwiddle;                    \/**< points to the twiddle factor table. *\/$/;"	m	struct:__anon52	access:public
pTwiddle	../CMSIS/Include/arm_math.h	/^    q31_t       *pTwiddle;           \/**< points to the twiddle factor table. *\/$/;"	m	struct:__anon45	access:public
pTwiddle	../CMSIS/Include/arm_math.h	/^    q31_t *pTwiddle;                    \/**< points to the twiddle factor table. *\/$/;"	m	struct:__anon51	access:public
pTwiddleAReal	../CMSIS/Include/arm_math.h	/^    float32_t *pTwiddleAReal;                   \/**< points to the real twiddle factor table. *\/$/;"	m	struct:__anon49	access:public
pTwiddleAReal	../CMSIS/Include/arm_math.h	/^    q15_t    *pTwiddleAReal;                  \/**< points to the real twiddle factor table. *\/$/;"	m	struct:__anon47	access:public
pTwiddleAReal	../CMSIS/Include/arm_math.h	/^    q31_t    *pTwiddleAReal;                    \/**< points to the real twiddle factor table. *\/$/;"	m	struct:__anon48	access:public
pTwiddleBReal	../CMSIS/Include/arm_math.h	/^    float32_t *pTwiddleBReal;                   \/**< points to the imag twiddle factor table. *\/$/;"	m	struct:__anon49	access:public
pTwiddleBReal	../CMSIS/Include/arm_math.h	/^    q15_t    *pTwiddleBReal;                  \/**< points to the imag twiddle factor table. *\/$/;"	m	struct:__anon47	access:public
pTwiddleBReal	../CMSIS/Include/arm_math.h	/^    q31_t    *pTwiddleBReal;                    \/**< points to the imag twiddle factor table. *\/$/;"	m	struct:__anon48	access:public
pYData	../CMSIS/Include/arm_math.h	/^    float32_t *pYData;          \/**< pointer to the table of Y values *\/$/;"	m	struct:__anon39	access:public
parent	../inc/qep.h	/^    struct QMStateTag const *parent;                      \/**< parent state *\/$/;"	m	struct:QMStateTag	access:public
pga_config	../tim_adc/tim.h	/^void pga_config(void);$/;"	p	signature:(void)
phaseLength	../CMSIS/Include/arm_math.h	/^    uint16_t phaseLength;           \/**< length of each polyphase filter component. *\/$/;"	m	struct:__anon56	access:public
phaseLength	../CMSIS/Include/arm_math.h	/^    uint16_t phaseLength;           \/**< length of each polyphase filter component. *\/$/;"	m	struct:__anon57	access:public
phaseLength	../CMSIS/Include/arm_math.h	/^    uint16_t phaseLength;          \/**< length of each polyphase filter component. *\/$/;"	m	struct:__anon58	access:public
pkCoeffs	../CMSIS/Include/arm_math.h	/^    float32_t *pkCoeffs;                        \/**< points to the reflection coefficient array. The array is of length numStages. *\/$/;"	m	struct:__anon66	access:public
pkCoeffs	../CMSIS/Include/arm_math.h	/^    q15_t *pkCoeffs;                            \/**< points to the reflection coefficient array. The array is of length numStages. *\/$/;"	m	struct:__anon64	access:public
pkCoeffs	../CMSIS/Include/arm_math.h	/^    q31_t *pkCoeffs;                            \/**< points to the reflection coefficient array. The array is of length numStages. *\/$/;"	m	struct:__anon65	access:public
pool	../CMSIS/RTOS/cmsis_os.h	/^  void                       *pool;    \/\/\/< memory array for mail$/;"	m	struct:os_mailQ_def	access:public
pool	../CMSIS/RTOS/cmsis_os.h	/^  void                       *pool;    \/\/\/< memory array for messages$/;"	m	struct:os_messageQ_def	access:public
pool	../CMSIS/RTOS/cmsis_os.h	/^  void                       *pool;    \/\/\/< pointer to memory for pool$/;"	m	struct:os_pool_def	access:public
poolId_	../inc/qevt.h	/^    uint8_t poolId_;                      \/**< pool ID (0 for static event) *\/$/;"	m	struct:QEvtTag	access:public
pool_sz	../CMSIS/RTOS/cmsis_os.h	/^  uint32_t                 pool_sz;    \/\/\/< number of items (elements) in the pool$/;"	m	struct:os_pool_def	access:public
post	../inc/qf.h	/^    uint8_t (*post)(QActive * const me, QEvt const * const e,$/;"	m	struct:QActiveVtblTag	access:public
postLIFO	../inc/qf.h	/^    void (*postLIFO)(QActive * const me, QEvt const * const e);$/;"	m	struct:QActiveVtblTag	access:public
postShift	../CMSIS/Include/arm_math.h	/^    int8_t postShift;         \/**< Additional shift, in bits, applied to each output sample. *\/$/;"	m	struct:__anon30	access:public
postShift	../CMSIS/Include/arm_math.h	/^    uint32_t postShift;  \/**< bit shift applied to coefficients. *\/$/;"	m	struct:__anon68	access:public
postShift	../CMSIS/Include/arm_math.h	/^    uint32_t postShift;  \/**< bit shift applied to coefficients. *\/$/;"	m	struct:__anon69	access:public
postShift	../CMSIS/Include/arm_math.h	/^    uint8_t postShift;       \/**< Additional shift, in bits, applied to each output sample. *\/$/;"	m	struct:__anon31	access:public
postShift	../CMSIS/Include/arm_math.h	/^    uint8_t postShift;       \/**< additional shift, in bits, applied to each output sample. *\/$/;"	m	struct:__anon59	access:public
postShift	../CMSIS/Include/arm_math.h	/^    uint8_t postShift;    \/**< bit shift applied to coefficients. *\/$/;"	m	struct:__anon71	access:public
postShift	../CMSIS/Include/arm_math.h	/^    uint8_t postShift;   \/**< bit shift applied to coefficients. *\/$/;"	m	struct:__anon72	access:public
prio	../inc/qf.h	/^    uint8_t prio;$/;"	m	struct:QActiveTag	access:public
pthread	../CMSIS/RTOS/cmsis_os.h	/^  os_pthread               pthread;    \/\/\/< start address of thread function$/;"	m	struct:os_thread_def	access:public
ptimer	../CMSIS/RTOS/cmsis_os.h	/^  os_ptimer                 ptimer;    \/\/\/< start address of a timer function$/;"	m	struct:os_timer_def	access:public
pub-attribs	../CMSIS/Documentation/Core/html/struct_core_debug___type.html	/^<tr><td colspan="2"><h2><a name="pub-attribs"><\/a>$/;"	a
pub-attribs	../CMSIS/Documentation/Core/html/struct_d_w_t___type.html	/^<tr><td colspan="2"><h2><a name="pub-attribs"><\/a>$/;"	a
pub-attribs	../CMSIS/Documentation/Core/html/struct_f_p_u___type.html	/^<tr><td colspan="2"><h2><a name="pub-attribs"><\/a>$/;"	a
pub-attribs	../CMSIS/Documentation/Core/html/struct_i_t_m___type.html	/^<tr><td colspan="2"><h2><a name="pub-attribs"><\/a>$/;"	a
pub-attribs	../CMSIS/Documentation/Core/html/struct_m_p_u___type.html	/^<tr><td colspan="2"><h2><a name="pub-attribs"><\/a>$/;"	a
pub-attribs	../CMSIS/Documentation/Core/html/struct_n_v_i_c___type.html	/^<tr><td colspan="2"><h2><a name="pub-attribs"><\/a>$/;"	a
pub-attribs	../CMSIS/Documentation/Core/html/struct_s_c_b___type.html	/^<tr><td colspan="2"><h2><a name="pub-attribs"><\/a>$/;"	a
pub-attribs	../CMSIS/Documentation/Core/html/struct_s_cn_s_c_b___type.html	/^<tr><td colspan="2"><h2><a name="pub-attribs"><\/a>$/;"	a
pub-attribs	../CMSIS/Documentation/Core/html/struct_sys_tick___type.html	/^<tr><td colspan="2"><h2><a name="pub-attribs"><\/a>$/;"	a
pub-attribs	../CMSIS/Documentation/Core/html/struct_t_p_i___type.html	/^<tr><td colspan="2"><h2><a name="pub-attribs"><\/a>$/;"	a
pub-attribs	../CMSIS/Documentation/Core/html/union_a_p_s_r___type.html	/^<tr><td colspan="2"><h2><a name="pub-attribs"><\/a>$/;"	a
pub-attribs	../CMSIS/Documentation/Core/html/union_c_o_n_t_r_o_l___type.html	/^<tr><td colspan="2"><h2><a name="pub-attribs"><\/a>$/;"	a
pub-attribs	../CMSIS/Documentation/Core/html/union_i_p_s_r___type.html	/^<tr><td colspan="2"><h2><a name="pub-attribs"><\/a>$/;"	a
pub-attribs	../CMSIS/Documentation/Core/html/unionx_p_s_r___type.html	/^<tr><td colspan="2"><h2><a name="pub-attribs"><\/a>$/;"	a
pub-attribs	../CMSIS/Documentation/DSP/html/structarm__bilinear__interp__instance__f32.html	/^<tr><td colspan="2"><h2><a name="pub-attribs"><\/a>$/;"	a
pub-attribs	../CMSIS/Documentation/DSP/html/structarm__bilinear__interp__instance__q15.html	/^<tr><td colspan="2"><h2><a name="pub-attribs"><\/a>$/;"	a
pub-attribs	../CMSIS/Documentation/DSP/html/structarm__bilinear__interp__instance__q31.html	/^<tr><td colspan="2"><h2><a name="pub-attribs"><\/a>$/;"	a
pub-attribs	../CMSIS/Documentation/DSP/html/structarm__bilinear__interp__instance__q7.html	/^<tr><td colspan="2"><h2><a name="pub-attribs"><\/a>$/;"	a
pub-attribs	../CMSIS/Documentation/DSP/html/structarm__biquad__cas__df1__32x64__ins__q31.html	/^<tr><td colspan="2"><h2><a name="pub-attribs"><\/a>$/;"	a
pub-attribs	../CMSIS/Documentation/DSP/html/structarm__biquad__cascade__df2_t__instance__f32.html	/^<tr><td colspan="2"><h2><a name="pub-attribs"><\/a>$/;"	a
pub-attribs	../CMSIS/Documentation/DSP/html/structarm__biquad__casd__df1__inst__f32.html	/^<tr><td colspan="2"><h2><a name="pub-attribs"><\/a>$/;"	a
pub-attribs	../CMSIS/Documentation/DSP/html/structarm__biquad__casd__df1__inst__q15.html	/^<tr><td colspan="2"><h2><a name="pub-attribs"><\/a>$/;"	a
pub-attribs	../CMSIS/Documentation/DSP/html/structarm__biquad__casd__df1__inst__q31.html	/^<tr><td colspan="2"><h2><a name="pub-attribs"><\/a>$/;"	a
pub-attribs	../CMSIS/Documentation/DSP/html/structarm__cfft__radix4__instance__f32.html	/^<tr><td colspan="2"><h2><a name="pub-attribs"><\/a>$/;"	a
pub-attribs	../CMSIS/Documentation/DSP/html/structarm__cfft__radix4__instance__q15.html	/^<tr><td colspan="2"><h2><a name="pub-attribs"><\/a>$/;"	a
pub-attribs	../CMSIS/Documentation/DSP/html/structarm__cfft__radix4__instance__q31.html	/^<tr><td colspan="2"><h2><a name="pub-attribs"><\/a>$/;"	a
pub-attribs	../CMSIS/Documentation/DSP/html/structarm__dct4__instance__f32.html	/^<tr><td colspan="2"><h2><a name="pub-attribs"><\/a>$/;"	a
pub-attribs	../CMSIS/Documentation/DSP/html/structarm__dct4__instance__q15.html	/^<tr><td colspan="2"><h2><a name="pub-attribs"><\/a>$/;"	a
pub-attribs	../CMSIS/Documentation/DSP/html/structarm__dct4__instance__q31.html	/^<tr><td colspan="2"><h2><a name="pub-attribs"><\/a>$/;"	a
pub-attribs	../CMSIS/Documentation/DSP/html/structarm__fir__decimate__instance__f32.html	/^<tr><td colspan="2"><h2><a name="pub-attribs"><\/a>$/;"	a
pub-attribs	../CMSIS/Documentation/DSP/html/structarm__fir__decimate__instance__q15.html	/^<tr><td colspan="2"><h2><a name="pub-attribs"><\/a>$/;"	a
pub-attribs	../CMSIS/Documentation/DSP/html/structarm__fir__decimate__instance__q31.html	/^<tr><td colspan="2"><h2><a name="pub-attribs"><\/a>$/;"	a
pub-attribs	../CMSIS/Documentation/DSP/html/structarm__fir__instance__f32.html	/^<tr><td colspan="2"><h2><a name="pub-attribs"><\/a>$/;"	a
pub-attribs	../CMSIS/Documentation/DSP/html/structarm__fir__instance__q15.html	/^<tr><td colspan="2"><h2><a name="pub-attribs"><\/a>$/;"	a
pub-attribs	../CMSIS/Documentation/DSP/html/structarm__fir__instance__q31.html	/^<tr><td colspan="2"><h2><a name="pub-attribs"><\/a>$/;"	a
pub-attribs	../CMSIS/Documentation/DSP/html/structarm__fir__instance__q7.html	/^<tr><td colspan="2"><h2><a name="pub-attribs"><\/a>$/;"	a
pub-attribs	../CMSIS/Documentation/DSP/html/structarm__fir__interpolate__instance__f32.html	/^<tr><td colspan="2"><h2><a name="pub-attribs"><\/a>$/;"	a
pub-attribs	../CMSIS/Documentation/DSP/html/structarm__fir__interpolate__instance__q15.html	/^<tr><td colspan="2"><h2><a name="pub-attribs"><\/a>$/;"	a
pub-attribs	../CMSIS/Documentation/DSP/html/structarm__fir__interpolate__instance__q31.html	/^<tr><td colspan="2"><h2><a name="pub-attribs"><\/a>$/;"	a
pub-attribs	../CMSIS/Documentation/DSP/html/structarm__fir__lattice__instance__f32.html	/^<tr><td colspan="2"><h2><a name="pub-attribs"><\/a>$/;"	a
pub-attribs	../CMSIS/Documentation/DSP/html/structarm__fir__lattice__instance__q15.html	/^<tr><td colspan="2"><h2><a name="pub-attribs"><\/a>$/;"	a
pub-attribs	../CMSIS/Documentation/DSP/html/structarm__fir__lattice__instance__q31.html	/^<tr><td colspan="2"><h2><a name="pub-attribs"><\/a>$/;"	a
pub-attribs	../CMSIS/Documentation/DSP/html/structarm__fir__sparse__instance__f32.html	/^<tr><td colspan="2"><h2><a name="pub-attribs"><\/a>$/;"	a
pub-attribs	../CMSIS/Documentation/DSP/html/structarm__fir__sparse__instance__q15.html	/^<tr><td colspan="2"><h2><a name="pub-attribs"><\/a>$/;"	a
pub-attribs	../CMSIS/Documentation/DSP/html/structarm__fir__sparse__instance__q31.html	/^<tr><td colspan="2"><h2><a name="pub-attribs"><\/a>$/;"	a
pub-attribs	../CMSIS/Documentation/DSP/html/structarm__fir__sparse__instance__q7.html	/^<tr><td colspan="2"><h2><a name="pub-attribs"><\/a>$/;"	a
pub-attribs	../CMSIS/Documentation/DSP/html/structarm__iir__lattice__instance__f32.html	/^<tr><td colspan="2"><h2><a name="pub-attribs"><\/a>$/;"	a
pub-attribs	../CMSIS/Documentation/DSP/html/structarm__iir__lattice__instance__q15.html	/^<tr><td colspan="2"><h2><a name="pub-attribs"><\/a>$/;"	a
pub-attribs	../CMSIS/Documentation/DSP/html/structarm__iir__lattice__instance__q31.html	/^<tr><td colspan="2"><h2><a name="pub-attribs"><\/a>$/;"	a
pub-attribs	../CMSIS/Documentation/DSP/html/structarm__linear__interp__instance__f32.html	/^<tr><td colspan="2"><h2><a name="pub-attribs"><\/a>$/;"	a
pub-attribs	../CMSIS/Documentation/DSP/html/structarm__lms__instance__f32.html	/^<tr><td colspan="2"><h2><a name="pub-attribs"><\/a>$/;"	a
pub-attribs	../CMSIS/Documentation/DSP/html/structarm__lms__instance__q15.html	/^<tr><td colspan="2"><h2><a name="pub-attribs"><\/a>$/;"	a
pub-attribs	../CMSIS/Documentation/DSP/html/structarm__lms__instance__q31.html	/^<tr><td colspan="2"><h2><a name="pub-attribs"><\/a>$/;"	a
pub-attribs	../CMSIS/Documentation/DSP/html/structarm__lms__norm__instance__f32.html	/^<tr><td colspan="2"><h2><a name="pub-attribs"><\/a>$/;"	a
pub-attribs	../CMSIS/Documentation/DSP/html/structarm__lms__norm__instance__q15.html	/^<tr><td colspan="2"><h2><a name="pub-attribs"><\/a>$/;"	a
pub-attribs	../CMSIS/Documentation/DSP/html/structarm__lms__norm__instance__q31.html	/^<tr><td colspan="2"><h2><a name="pub-attribs"><\/a>$/;"	a
pub-attribs	../CMSIS/Documentation/DSP/html/structarm__matrix__instance__f32.html	/^<tr><td colspan="2"><h2><a name="pub-attribs"><\/a>$/;"	a
pub-attribs	../CMSIS/Documentation/DSP/html/structarm__matrix__instance__q15.html	/^<tr><td colspan="2"><h2><a name="pub-attribs"><\/a>$/;"	a
pub-attribs	../CMSIS/Documentation/DSP/html/structarm__matrix__instance__q31.html	/^<tr><td colspan="2"><h2><a name="pub-attribs"><\/a>$/;"	a
pub-attribs	../CMSIS/Documentation/DSP/html/structarm__pid__instance__f32.html	/^<tr><td colspan="2"><h2><a name="pub-attribs"><\/a>$/;"	a
pub-attribs	../CMSIS/Documentation/DSP/html/structarm__pid__instance__q15.html	/^<tr><td colspan="2"><h2><a name="pub-attribs"><\/a>$/;"	a
pub-attribs	../CMSIS/Documentation/DSP/html/structarm__pid__instance__q31.html	/^<tr><td colspan="2"><h2><a name="pub-attribs"><\/a>$/;"	a
pub-attribs	../CMSIS/Documentation/DSP/html/structarm__rfft__instance__f32.html	/^<tr><td colspan="2"><h2><a name="pub-attribs"><\/a>$/;"	a
pub-attribs	../CMSIS/Documentation/DSP/html/structarm__rfft__instance__q15.html	/^<tr><td colspan="2"><h2><a name="pub-attribs"><\/a>$/;"	a
pub-attribs	../CMSIS/Documentation/DSP/html/structarm__rfft__instance__q31.html	/^<tr><td colspan="2"><h2><a name="pub-attribs"><\/a>$/;"	a
pub-attribs	../CMSIS/Documentation/RTOS/html/structos_mail_q_def__t.html	/^<tr><td colspan="2"><h2><a name="pub-attribs"><\/a>$/;"	a
pub-attribs	../CMSIS/Documentation/RTOS/html/structos_message_q_def__t.html	/^<tr><td colspan="2"><h2><a name="pub-attribs"><\/a>$/;"	a
pub-attribs	../CMSIS/Documentation/RTOS/html/structos_mutex_def__t.html	/^<tr><td colspan="2"><h2><a name="pub-attribs"><\/a>$/;"	a
pub-attribs	../CMSIS/Documentation/RTOS/html/structos_pool_def__t.html	/^<tr><td colspan="2"><h2><a name="pub-attribs"><\/a>$/;"	a
pub-attribs	../CMSIS/Documentation/RTOS/html/structos_semaphore_def__t.html	/^<tr><td colspan="2"><h2><a name="pub-attribs"><\/a>$/;"	a
pub-attribs	../CMSIS/Documentation/RTOS/html/structos_thread_def__t.html	/^<tr><td colspan="2"><h2><a name="pub-attribs"><\/a>$/;"	a
pub-attribs	../CMSIS/Documentation/RTOS/html/structos_timer_def__t.html	/^<tr><td colspan="2"><h2><a name="pub-attribs"><\/a>$/;"	a
pvCoeffs	../CMSIS/Include/arm_math.h	/^    float32_t *pvCoeffs;                        \/**< points to the ladder coefficient array. The array is of length numStages+1. *\/$/;"	m	struct:__anon66	access:public
pvCoeffs	../CMSIS/Include/arm_math.h	/^    q15_t *pvCoeffs;                            \/**< points to the ladder coefficient array. The array is of length numStages+1. *\/$/;"	m	struct:__anon64	access:public
pvCoeffs	../CMSIS/Include/arm_math.h	/^    q31_t *pvCoeffs;                            \/**< points to the ladder coefficient array. The array is of length numStages+1. *\/$/;"	m	struct:__anon65	access:public
q15_t	../CMSIS/Include/arm_math.h	/^  typedef int16_t q15_t;$/;"	t
q31_t	../CMSIS/Include/arm_math.h	/^  typedef int32_t q31_t;$/;"	t
q63_t	../CMSIS/Include/arm_math.h	/^  typedef int64_t q63_t;$/;"	t
q7_t	../CMSIS/Include/arm_math.h	/^  typedef int8_t q7_t;$/;"	t
qassert_h	../inc/qassert.h	36;"	d
qep_h	../inc/qep.h	36;"	d
qep_pkg_h	../inc/qep_pkg.h	36;"	d
qep_port_h	../inc/qep_port.h	36;"	d
qequeue_h	../inc/qequeue.h	36;"	d
qevt_h	../inc/qevt.h	36;"	d
qf_h	../inc/qf.h	36;"	d
qf_pkg_h	../inc/qf_pkg.h	36;"	d
qf_port_h	../inc/qf_port.h	36;"	d
qk_h	../inc/qk.h	36;"	d
qk_pkg_h	../inc/qk_pkg.h	36;"	d
qk_port_h	../inc/qk_port.h	36;"	d
qmpool_h	../inc/qmpool.h	36;"	d
qp_port_h	../inc/qp_port.h	36;"	d
qpset_h	../inc/qpset.h	36;"	d
qs_dummy_h	../inc/qs_dummy.h	36;"	d
qs_h	../inc/qs.h	36;"	d
qs_pkg_h	../inc/qs_pkg.h	36;"	d
qs_port_h	../inc/qs_port.h	36;"	d
queue_sz	../CMSIS/RTOS/cmsis_os.h	/^  uint32_t                queue_sz;    \/\/\/< number of elements in the queue$/;"	m	struct:os_mailQ_def	access:public
queue_sz	../CMSIS/RTOS/cmsis_os.h	/^  uint32_t                queue_sz;    \/\/\/< number of elements in the queue$/;"	m	struct:os_messageQ_def	access:public
qvanilla_h	../inc/qvanilla.h	36;"	d
readCookie	../CMSIS/Documentation/Core/html/resize.js	/^function readCookie(cookie) $/;"	f
readCookie	../CMSIS/Documentation/DSP/html/resize.js	/^function readCookie(cookie) $/;"	f
readCookie	../CMSIS/Documentation/General/html/resize.js	/^function readCookie(cookie) $/;"	f
readCookie	../CMSIS/Documentation/RTOS/html/resize.js	/^function readCookie(cookie) $/;"	f
readCookie	../CMSIS/Documentation/SVD/html/resize.js	/^function readCookie(cookie) $/;"	f
realCoefA	../CMSIS/DSP_Lib/Source/TransformFunctions/arm_rfft_init_f32.c	/^static const float32_t realCoefA[2048] = {$/;"	v	file:
realCoefAQ15	../CMSIS/DSP_Lib/Source/TransformFunctions/arm_rfft_init_q15.c	/^static const q15_t realCoefAQ15[2048] = {$/;"	v	file:
realCoefAQ31	../CMSIS/DSP_Lib/Source/TransformFunctions/arm_rfft_init_q31.c	/^const q31_t realCoefAQ31[1024] = {$/;"	v
realCoefB	../CMSIS/DSP_Lib/Source/TransformFunctions/arm_rfft_init_f32.c	/^static const float32_t realCoefB[2048] = {$/;"	v	file:
realCoefBQ15	../CMSIS/DSP_Lib/Source/TransformFunctions/arm_rfft_init_q15.c	/^static const q15_t realCoefBQ15[2048] = {$/;"	v	file:
realCoefBQ31	../CMSIS/DSP_Lib/Source/TransformFunctions/arm_rfft_init_q31.c	/^const q31_t realCoefBQ31[1024] = {$/;"	v
recipTable	../CMSIS/Include/arm_math.h	/^    q15_t *recipTable;   \/**< Points to the reciprocal initial value table. *\/$/;"	m	struct:__anon72	access:public
recipTable	../CMSIS/Include/arm_math.h	/^    q31_t *recipTable;    \/**< points to the reciprocal initial value table. *\/$/;"	m	struct:__anon71	access:public
refCtr_	../inc/qevt.h	/^    uint8_t volatile refCtr_;                        \/**< reference counter *\/$/;"	m	struct:QEvtTag	access:public
refDotProdOut	../CMSIS/DSP_Lib/Examples/arm_dotproduct_example/arm_dotproduct_example_f32.c	/^float32_t  refDotProdOut = 5.9273644806352142; 	 $/;"	v
refIndex	../CMSIS/DSP_Lib/Examples/arm_fft_bin_example/arm_fft_bin_example_f32.c	/^uint32_t refIndex = 213, testIndex = 0; $/;"	v
refOutput	../CMSIS/DSP_Lib/Examples/arm_fir_example/arm_fir_data.c	/^float32_t refOutput[320] = $/;"	v
refVarianceOut	../CMSIS/DSP_Lib/Examples/arm_variance_example/arm_variance_example_f32.c	/^float32_t  refVarianceOut = 0.903941793931839; $/;"	v
registerShow	../CMSIS/Documentation/SVD/html/dynsections.js	/^function registerShow(sectId,showFunc) {$/;"	f
removeClass	../CMSIS/Documentation/SVD/html/dynsections.js	/^function removeClass(ele,cls) {$/;"	f
resizeHeight	../CMSIS/Documentation/Core/html/resize.js	/^function resizeHeight() $/;"	f
resizeHeight	../CMSIS/Documentation/DSP/html/resize.js	/^function resizeHeight() $/;"	f
resizeHeight	../CMSIS/Documentation/General/html/resize.js	/^function resizeHeight() $/;"	f
resizeHeight	../CMSIS/Documentation/RTOS/html/resize.js	/^function resizeHeight() $/;"	f
resizeHeight	../CMSIS/Documentation/SVD/html/resize.js	/^function resizeHeight() $/;"	f
resizeWidth	../CMSIS/Documentation/Core/html/resize.js	/^function resizeWidth() $/;"	f
resizeWidth	../CMSIS/Documentation/DSP/html/resize.js	/^function resizeWidth() $/;"	f
resizeWidth	../CMSIS/Documentation/General/html/resize.js	/^function resizeWidth() $/;"	f
resizeWidth	../CMSIS/Documentation/RTOS/html/resize.js	/^function resizeWidth() $/;"	f
resizeWidth	../CMSIS/Documentation/SVD/html/resize.js	/^function resizeWidth() $/;"	f
restoreWidth	../CMSIS/Documentation/Core/html/resize.js	/^function restoreWidth(navWidth)$/;"	f
restoreWidth	../CMSIS/Documentation/DSP/html/resize.js	/^function restoreWidth(navWidth)$/;"	f
restoreWidth	../CMSIS/Documentation/General/html/resize.js	/^function restoreWidth(navWidth)$/;"	f
restoreWidth	../CMSIS/Documentation/RTOS/html/resize.js	/^function restoreWidth(navWidth)$/;"	f
restoreWidth	../CMSIS/Documentation/SVD/html/resize.js	/^function restoreWidth(navWidth)$/;"	f
ring	../inc/qequeue.h	/^    QEvt const **ring;$/;"	m	struct:QEQueueTag	access:public
rx_buf	../i2s/stm32f37x_it.c	/^static uint16_t rx_buf = 0;$/;"	v	file:
rx_buf	../i2s_master/stm32f37x_it.c	/^static uint16_t rx_buf = 0;$/;"	v	file:
s16	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^typedef int16_t s16;$/;"	t
s32	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^typedef int32_t  s32;$/;"	t
s8	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^typedef int8_t  s8;$/;"	t
sFIFOMailBox	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  CAN_FIFOMailBox_TypeDef    sFIFOMailBox[2];     \/*!< CAN FIFO MailBox,                    Address offset: 0x1B0 - 0x1CC *\/$/;"	m	struct:__anon145	access:public
sFilterRegister	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  CAN_FilterRegister_TypeDef sFilterRegister[28]; \/*!< CAN Filter Register,                 Address offset: 0x240-0x31C   *\/$/;"	m	struct:__anon145	access:public
sTxMailBox	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^  CAN_TxMailBox_TypeDef      sTxMailBox[3];       \/*!< CAN Tx MailBox,                      Address offset: 0x180 - 0x1AC *\/$/;"	m	struct:__anon145	access:public
sc16	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^typedef const int16_t sc16;  \/*!< Read Only *\/$/;"	t
sc32	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^typedef const int32_t sc32;  \/*!< Read Only *\/$/;"	t
sc8	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^typedef const int8_t sc8;   \/*!< Read Only *\/$/;"	t
scheduler	../STARTCODE/qk_port.s	/^scheduler:$/;"	l
seq	../inc/qs.h	/^    uint8_t  seq;                           \/**< the record sequence number *\/$/;"	m	struct:QSPrivTag	access:public
showRoot	../CMSIS/Documentation/Core/html/navtree.js	/^function showRoot()$/;"	f
showRoot	../CMSIS/Documentation/DSP/html/navtree.js	/^function showRoot()$/;"	f
showRoot	../CMSIS/Documentation/General/html/navtree.js	/^function showRoot()$/;"	f
showRoot	../CMSIS/Documentation/RTOS/html/navtree.js	/^function showRoot()$/;"	f
showRoot	../CMSIS/Documentation/SVD/html/navtree.js	/^function showRoot()$/;"	f
sidenav	../CMSIS/Documentation/Core/html/resize.js	/^var sidenav,navtree,content,header;$/;"	v
sidenav	../CMSIS/Documentation/DSP/html/resize.js	/^var sidenav,navtree,content,header;$/;"	v
sidenav	../CMSIS/Documentation/General/html/resize.js	/^var sidenav,navtree,content,header;$/;"	v
sidenav	../CMSIS/Documentation/RTOS/html/resize.js	/^var sidenav,navtree,content,header;$/;"	v
sidenav	../CMSIS/Documentation/SVD/html/resize.js	/^var sidenav,navtree,content,header;$/;"	v
sig	../inc/qevt.h	/^    QSignal sig;                          \/**< signal of the event instance *\/$/;"	m	struct:QEvtTag	access:public
signals	../CMSIS/RTOS/cmsis_os.h	/^    int32_t               signals;     \/\/\/< signal flags $/;"	m	union:__anon4::__anon5	access:public
sinOutput	../CMSIS/DSP_Lib/Examples/arm_sin_cos_example/arm_sin_cos_example_f32.c	/^float32_t  sinOutput;  $/;"	v
sinSquareOutput	../CMSIS/DSP_Lib/Examples/arm_sin_cos_example/arm_sin_cos_example_f32.c	/^float32_t  sinSquareOutput; $/;"	v
sinTable	../CMSIS/DSP_Lib/Source/ControllerFunctions/arm_sin_cos_f32.c	/^static const float32_t sinTable[360] = {$/;"	v	file:
sinTable	../CMSIS/DSP_Lib/Source/FastMathFunctions/arm_sin_f32.c	/^static const float32_t sinTable[259] = {$/;"	v	file:
sinTableQ15	../CMSIS/DSP_Lib/Source/FastMathFunctions/arm_sin_q15.c	/^static const q15_t sinTableQ15[259] = {$/;"	v	file:
sinTableQ31	../CMSIS/DSP_Lib/Source/ControllerFunctions/arm_sin_cos_q31.c	/^static const int32_t sinTableQ31[360] = {$/;"	v	file:
sinTableQ31	../CMSIS/DSP_Lib/Source/FastMathFunctions/arm_sin_q31.c	/^static const q31_t sinTableQ31[259] = {$/;"	v	file:
smObjFilter	../inc/qs.h	/^    void const *smObjFilter;        \/**< state machine for QEP local filter *\/$/;"	m	struct:QSPrivTag	access:public
snr	../CMSIS/DSP_Lib/Examples/arm_convolution_example/arm_convolution_example_f32.c	/^float32_t snr; 			 \/* output SNR *\/ $/;"	v
snr	../CMSIS/DSP_Lib/Examples/arm_fir_example/arm_fir_example_f32.c	/^float32_t  snr; $/;"	v
snr	../CMSIS/DSP_Lib/Examples/arm_graphic_equalizer_example/arm_graphic_equalizer_example_q31.c	/^float32_t snr;$/;"	v
snr	../CMSIS/DSP_Lib/Examples/arm_matrix_example/arm_matrix_example_f32.c	/^float32_t snr; $/;"	v
snr1	../CMSIS/DSP_Lib/Examples/arm_linear_interp_example/arm_linear_interp_example_f32.c	/^float32_t snr1;$/;"	v
snr2	../CMSIS/DSP_Lib/Examples/arm_linear_interp_example/arm_linear_interp_example_f32.c	/^float32_t snr2;$/;"	v
srcALen	../CMSIS/DSP_Lib/Examples/arm_convolution_example/arm_convolution_example_f32.c	/^uint32_t srcALen = 64;	 \/* Length of Input A *\/ $/;"	v
srcA_buf_f32	../CMSIS/DSP_Lib/Examples/arm_dotproduct_example/arm_dotproduct_example_f32.c	/^float32_t srcA_buf_f32[MAX_BLOCKSIZE] =   $/;"	v
srcBLen	../CMSIS/DSP_Lib/Examples/arm_convolution_example/arm_convolution_example_f32.c	/^uint32_t srcBLen = 64;	 \/* Length of Input B *\/ $/;"	v
srcB_buf_f32	../CMSIS/DSP_Lib/Examples/arm_dotproduct_example/arm_dotproduct_example_f32.c	/^float32_t srcB_buf_f32[MAX_BLOCKSIZE] =   $/;"	v
stacksize	../CMSIS/RTOS/cmsis_os.h	/^  uint32_t               stacksize;    \/\/\/< stack size requirements in bytes; 0 is default stack size$/;"	m	struct:os_thread_def	access:public
start	../inc/qf.h	/^    void (*start)(QActive * const me, uint_t prio,$/;"	m	struct:QActiveVtblTag	access:public
start	../inc/qmpool.h	/^    void *start;$/;"	m	struct:QMPoolTag	access:public
state	../CMSIS/Include/arm_math.h	/^    float32_t state[3];    \/**< The state array of length 3. *\/$/;"	m	struct:__anon38	access:public
state	../CMSIS/Include/arm_math.h	/^    q15_t state[3];       \/**< The state array of length 3. *\/$/;"	m	struct:__anon36	access:public
state	../CMSIS/Include/arm_math.h	/^    q31_t state[3];      \/**< The state array of length 3. *\/$/;"	m	struct:__anon37	access:public
state	../inc/qep.h	/^    QMAttr state;         \/**< \\brief current active state (state-variable) *\/$/;"	m	struct:QMsmTag	access:public
stateHandler	../inc/qep.h	/^    QStateHandler     const stateHandler;      \/**<  state handler function *\/$/;"	m	struct:QMStateTag	access:public
stateIndex	../CMSIS/Include/arm_math.h	/^    uint16_t stateIndex;          \/**< state buffer index.  Points to the oldest sample in the state buffer. *\/$/;"	m	struct:__anon73	access:public
stateIndex	../CMSIS/Include/arm_math.h	/^    uint16_t stateIndex;          \/**< state buffer index.  Points to the oldest sample in the state buffer. *\/$/;"	m	struct:__anon74	access:public
stateIndex	../CMSIS/Include/arm_math.h	/^    uint16_t stateIndex;          \/**< state buffer index.  Points to the oldest sample in the state buffer. *\/$/;"	m	struct:__anon75	access:public
stateIndex	../CMSIS/Include/arm_math.h	/^    uint16_t stateIndex;          \/**< state buffer index.  Points to the oldest sample in the state buffer. *\/$/;"	m	struct:__anon76	access:public
status	../CMSIS/DSP_Lib/Examples/arm_dotproduct_example/arm_dotproduct_example_f32.c	/^arm_status status;	 \/* Status of the example *\/ $/;"	v
status	../CMSIS/DSP_Lib/Examples/arm_sin_cos_example/arm_sin_cos_example_f32.c	/^arm_status status; $/;"	v
status	../CMSIS/RTOS/cmsis_os.h	/^  osStatus                 status;     \/\/\/< status code: event or error information$/;"	m	struct:__anon4	access:public
std	../CMSIS/DSP_Lib/Examples/arm_class_marks_example/arm_class_marks_example_f32.c	/^float32_t	max_marks, min_marks, mean, std, var; $/;"	v
structos__mail_q	../CMSIS/Documentation/RTOS/html/group___c_m_s_i_s___r_t_o_s___definitions.html	/^<!-- doxytag: class="osEvent" --><a name="structos__mail_q" id="structos__mail_q"><\/a>$/;"	a
structos_event	../CMSIS/Documentation/RTOS/html/group___c_m_s_i_s___r_t_o_s___definitions.html	/^<a name="structos_event" id="structos_event"><\/a>$/;"	a
student_num	../CMSIS/DSP_Lib/Examples/arm_class_marks_example/arm_class_marks_example_f32.c	/^uint32_t 	student_num;    $/;"	v
super	../QP_BOOM/main.c	/^    QActive super;$/;"	m	struct:MyAOTag	file:	access:public
super	../QP_TEST/main.c	/^    QActive super;$/;"	m	struct:USARTTag	file:	access:public
super	../inc/qf.h	/^    QEvt super;$/;"	m	struct:QTimeEvtTag	access:public
super	../inc/qf.h	/^    QHsm super;                                          \/**< inherits QHsm *\/$/;"	m	struct:QActiveTag	access:public
super	../inc/qf.h	/^    QMsmVtbl super;                                  \/**< inherits QMsmVtbl *\/$/;"	m	struct:QActiveVtblTag	access:public
svc_ret	../STARTCODE/qk_port.s	/^svc_ret:$/;"	l
tail	../inc/qequeue.h	/^    QEQueueCtr volatile tail;$/;"	m	struct:QEQueueTag	access:public
tail	../inc/qs.h	/^    QSCtr    tail;        \/**< offset of where next event will be extracted *\/$/;"	m	struct:QSPrivTag	access:public
teObjFilter	../inc/qs.h	/^    void const *teObjFilter;           \/**<  time event for QF local filter *\/$/;"	m	struct:QSPrivTag	access:public
temp	../inc/qep.h	/^    QMAttr temp; \/**< \\brief temporary: transition chain, target state, etc.*\/$/;"	m	struct:QMsmTag	access:public
testIndex	../CMSIS/DSP_Lib/Examples/arm_fft_bin_example/arm_fft_bin_example_f32.c	/^uint32_t refIndex = 213, testIndex = 0; $/;"	v
testInputA_f32	../CMSIS/DSP_Lib/Examples/arm_convolution_example/arm_convolution_example_f32.c	/^float32_t testInputA_f32[64] =  $/;"	v
testInputB_f32	../CMSIS/DSP_Lib/Examples/arm_convolution_example/arm_convolution_example_f32.c	/^float32_t testInputB_f32[64] =  $/;"	v
testInputSin_f32	../CMSIS/DSP_Lib/Examples/arm_linear_interp_example/arm_linear_interp_example_f32.c	/^float32_t testInputSin_f32[TEST_LENGTH_SAMPLES] =$/;"	v
testInput_f32	../CMSIS/DSP_Lib/Examples/arm_graphic_equalizer_example/arm_graphic_equalizer_data.c	/^float32_t testInput_f32[320] =$/;"	v
testInput_f32	../CMSIS/DSP_Lib/Examples/arm_signal_converge_example/arm_signal_converge_data.c	/^float32_t testInput_f32[1536] = $/;"	v
testInput_f32	../CMSIS/DSP_Lib/Examples/arm_sin_cos_example/arm_sin_cos_example_f32.c	/^const float32_t testInput_f32[MAX_BLOCKSIZE] =  $/;"	v
testInput_f32	../CMSIS/DSP_Lib/Examples/arm_variance_example/arm_variance_example_f32.c	/^float32_t testInput_f32[32] = $/;"	v
testInput_f32_10khz	../CMSIS/DSP_Lib/Examples/arm_fft_bin_example/arm_fft_bin_data.c	/^float32_t testInput_f32_10khz[2048] = $/;"	v
testInput_f32_1kHz_15kHz	../CMSIS/DSP_Lib/Examples/arm_fir_example/arm_fir_data.c	/^float32_t testInput_f32_1kHz_15kHz[320] =$/;"	v
testLinIntOutput	../CMSIS/DSP_Lib/Examples/arm_linear_interp_example/arm_linear_interp_example_f32.c	/^float32_t testLinIntOutput[TEST_LENGTH_SAMPLES];$/;"	v
testMarks_f32	../CMSIS/DSP_Lib/Examples/arm_class_marks_example/arm_class_marks_example_f32.c	/^const float32_t testMarks_f32[TEST_LENGTH_SAMPLES] =  $/;"	v
testOutput	../CMSIS/DSP_Lib/Examples/arm_class_marks_example/arm_class_marks_example_f32.c	/^static float32_t testOutput[TEST_LENGTH_SAMPLES]; $/;"	v	file:
testOutput	../CMSIS/DSP_Lib/Examples/arm_dotproduct_example/arm_dotproduct_example_f32.c	/^float32_t testOutput;  \/* Final ouput *\/ $/;"	v
testOutput	../CMSIS/DSP_Lib/Examples/arm_fft_bin_example/arm_fft_bin_example_f32.c	/^static float32_t testOutput[TEST_LENGTH_SAMPLES\/2]; $/;"	v	file:
testOutput	../CMSIS/DSP_Lib/Examples/arm_fir_example/arm_fir_example_f32.c	/^static float32_t testOutput[TEST_LENGTH_SAMPLES]; $/;"	v	file:
testOutput	../CMSIS/DSP_Lib/Examples/arm_graphic_equalizer_example/arm_graphic_equalizer_example_q31.c	/^static float32_t testOutput[TESTLENGTH]; $/;"	v	file:
testOutput	../CMSIS/DSP_Lib/Examples/arm_linear_interp_example/arm_linear_interp_example_f32.c	/^float32_t testOutput[TEST_LENGTH_SAMPLES];$/;"	v
testOutput	../CMSIS/DSP_Lib/Examples/arm_sin_cos_example/arm_sin_cos_example_f32.c	/^float32_t  testOutput;  $/;"	v
testRefOutput_f32	../CMSIS/DSP_Lib/Examples/arm_convolution_example/arm_convolution_example_f32.c	/^const float testRefOutput_f32[126] =   $/;"	v
testRefOutput_f32	../CMSIS/DSP_Lib/Examples/arm_graphic_equalizer_example/arm_graphic_equalizer_data.c	/^float32_t testRefOutput_f32[320] = {$/;"	v
testRefOutput_f32	../CMSIS/DSP_Lib/Examples/arm_sin_cos_example/arm_sin_cos_example_f32.c	/^const float32_t testRefOutput_f32 = 1.000000000; $/;"	v
testRefSinOutput32_f32	../CMSIS/DSP_Lib/Examples/arm_linear_interp_example/arm_linear_interp_example_f32.c	/^float32_t testRefSinOutput32_f32[TEST_LENGTH_SAMPLES] =$/;"	v
testUnity_f32	../CMSIS/DSP_Lib/Examples/arm_class_marks_example/arm_class_marks_example_f32.c	/^const float32_t testUnity_f32[4] =  $/;"	v
test_signal_converge	../CMSIS/DSP_Lib/Examples/arm_signal_converge_example/arm_signal_converge_example_f32.c	/^arm_status test_signal_converge(float32_t* err_signal, $/;"	p	file:	signature:(float32_t* err_signal, uint32_t blockSize)
test_signal_converge_example	../CMSIS/DSP_Lib/Examples/arm_signal_converge_example/arm_signal_converge_example_f32.c	/^arm_status test_signal_converge_example( void ); $/;"	p	file:	signature:( void )
thread	../inc/qf.h	/^    QF_THREAD_TYPE thread;$/;"	m	struct:QActiveTag	access:public
timeout	../QP_BOOM/main.c	/^    uint8_t timeout;$/;"	m	struct:MyAOTag	file:	access:public
toggleVisibility	../CMSIS/Documentation/SVD/html/dynsections.js	/^function toggleVisibility(linkObj) {$/;"	f
tpriority	../CMSIS/RTOS/cmsis_os.h	/^  osPriority             tpriority;    \/\/\/< initial thread priority$/;"	m	struct:os_thread_def	access:public
twidCoefModifier	../CMSIS/Include/arm_math.h	/^    uint16_t     twidCoefModifier;     \/**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. *\/$/;"	m	struct:__anon46	access:public
twidCoefModifier	../CMSIS/Include/arm_math.h	/^    uint16_t    twidCoefModifier;    \/**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. *\/$/;"	m	struct:__anon45	access:public
twidCoefModifier	../CMSIS/Include/arm_math.h	/^    uint16_t  twidCoefModifier;      \/**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. *\/$/;"	m	struct:__anon44	access:public
twidCoefRModifier	../CMSIS/Include/arm_math.h	/^	uint32_t  twidCoefRModifier;                \/**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. *\/$/;"	m	struct:__anon49	access:public
twidCoefRModifier	../CMSIS/Include/arm_math.h	/^    uint32_t twidCoefRModifier;                 \/**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. *\/$/;"	m	struct:__anon48	access:public
twidCoefRModifier	../CMSIS/Include/arm_math.h	/^    uint32_t twidCoefRModifier;               \/**< twiddle coefficient modifier that supports different size FFTs with the same twiddle factor table. *\/$/;"	m	struct:__anon47	access:public
twiddleCoef	../CMSIS/DSP_Lib/Source/TransformFunctions/arm_cfft_radix4_init_f32.c	/^static const float32_t twiddleCoef[4096*2] = {$/;"	v	file:
twiddleCoefQ15	../CMSIS/DSP_Lib/Source/TransformFunctions/arm_cfft_radix4_init_q15.c	/^static const q15_t twiddleCoefQ15[4096*2] = {$/;"	v	file:
twiddleCoefQ31	../CMSIS/DSP_Lib/Source/TransformFunctions/arm_cfft_radix4_init_q31.c	/^static const q31_t twiddleCoefQ31[4096*2] = {$/;"	v	file:
tx_buf	../i2s_master/stm32f37x_it.c	/^static uint16_t tx_buf = 0;$/;"	v	file:
tx_temp	../i2s_master/stm32f37x_it.c	/^static uint16_t tx_temp = 0;$/;"	v	file:
u16	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^typedef uint16_t u16;$/;"	t
u16	../CMSIS/Include/core_cm3.h	/^    __O  uint16_t   u16;                 \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 16-bit                  *\/$/;"	m	union:__anon19::__anon20	access:public
u16	../CMSIS/Include/core_cm4.h	/^    __O  uint16_t   u16;                 \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 16-bit                  *\/$/;"	m	union:__anon89::__anon90	access:public
u16	../CMSIS/Include/core_sc300.h	/^    __O  uint16_t   u16;                 \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 16-bit                  *\/$/;"	m	union:__anon121::__anon122	access:public
u32	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^typedef uint32_t  u32;$/;"	t
u32	../CMSIS/Include/core_cm3.h	/^    __O  uint32_t   u32;                 \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 32-bit                  *\/$/;"	m	union:__anon19::__anon20	access:public
u32	../CMSIS/Include/core_cm4.h	/^    __O  uint32_t   u32;                 \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 32-bit                  *\/$/;"	m	union:__anon89::__anon90	access:public
u32	../CMSIS/Include/core_sc300.h	/^    __O  uint32_t   u32;                 \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 32-bit                  *\/$/;"	m	union:__anon121::__anon122	access:public
u8	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^typedef uint8_t  u8;$/;"	t
u8	../CMSIS/Include/core_cm3.h	/^    __O  uint8_t    u8;                  \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 8-bit                   *\/$/;"	m	union:__anon19::__anon20	access:public
u8	../CMSIS/Include/core_cm4.h	/^    __O  uint8_t    u8;                  \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 8-bit                   *\/$/;"	m	union:__anon89::__anon90	access:public
u8	../CMSIS/Include/core_sc300.h	/^    __O  uint8_t    u8;                  \/*!< Offset: 0x000 ( \/W)  ITM Stimulus Port 8-bit                   *\/$/;"	m	union:__anon121::__anon122	access:public
uc16	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^typedef const uint16_t uc16;  \/*!< Read Only *\/$/;"	t
uc32	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^typedef const uint32_t uc32;  \/*!< Read Only *\/$/;"	t
uc8	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^typedef const uint8_t uc8;   \/*!< Read Only *\/$/;"	t
uint_t	../inc/qevt.h	/^typedef unsigned int uint_t;$/;"	t
used	../inc/qs.h	/^    QSCtr    used;        \/**< number of bytes currently in the ring buffer *\/$/;"	m	struct:QSPrivTag	access:public
v	../CMSIS/RTOS/cmsis_os.h	/^    uint32_t                    v;     \/\/\/< message as 32-bit value $/;"	m	union:__anon4::__anon5	access:public
value	../CMSIS/RTOS/cmsis_os.h	/^  } value;                             \/\/\/< event value$/;"	m	struct:__anon4	typeref:union:__anon4::__anon5	access:public
var	../CMSIS/DSP_Lib/Examples/arm_class_marks_example/arm_class_marks_example_f32.c	/^float32_t	max_marks, min_marks, mean, std, var; $/;"	v
var-members	../CMSIS/Documentation/Core/html/group___i_t_m___debug__gr.html	/^<tr><td colspan="2"><h2><a name="var-members"><\/a>$/;"	a
var-members	../CMSIS/Documentation/Core/html/group__system__init__gr.html	/^<tr><td colspan="2"><h2><a name="var-members"><\/a>$/;"	a
var-members	../CMSIS/Documentation/DSP/html/group___c_f_f_t___c_i_f_f_t.html	/^<tr><td colspan="2"><h2><a name="var-members"><\/a>$/;"	a
var-members	../CMSIS/Documentation/DSP/html/group___r_f_f_t___r_i_f_f_t.html	/^<tr><td colspan="2"><h2><a name="var-members"><\/a>$/;"	a
vptr	../inc/qep.h	/^    QMsmVtbl const *vptr;                       \/**< \\brief virtual pointer *\/$/;"	m	struct:QMsmTag	access:public
vs16	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^typedef __IO int16_t  vs16;$/;"	t
vs32	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^typedef __IO int32_t  vs32;$/;"	t
vs8	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^typedef __IO int8_t   vs8;$/;"	t
vsc16	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^typedef __I int16_t vsc16;  \/*!< Read Only *\/$/;"	t
vsc32	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^typedef __I int32_t vsc32;  \/*!< Read Only *\/$/;"	t
vsc8	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^typedef __I int8_t vsc8;   \/*!< Read Only *\/$/;"	t
vu16	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^typedef __IO uint16_t vu16;$/;"	t
vu32	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^typedef __IO uint32_t  vu32;$/;"	t
vu8	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^typedef __IO uint8_t  vu8;$/;"	t
vuc16	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^typedef __I uint16_t vuc16;  \/*!< Read Only *\/$/;"	t
vuc32	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^typedef __I uint32_t vuc32;  \/*!< Read Only *\/$/;"	t
vuc8	../CMSIS/Device/ST/STM32F37x/Include/stm32f37x.h	/^typedef __I uint8_t vuc8;   \/*!< Read Only *\/$/;"	t
w	../CMSIS/Include/core_cm0.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon127	access:public
w	../CMSIS/Include/core_cm0.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon129	access:public
w	../CMSIS/Include/core_cm0.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon131	access:public
w	../CMSIS/Include/core_cm0.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon133	access:public
w	../CMSIS/Include/core_cm3.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon11	access:public
w	../CMSIS/Include/core_cm3.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon13	access:public
w	../CMSIS/Include/core_cm3.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon7	access:public
w	../CMSIS/Include/core_cm3.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon9	access:public
w	../CMSIS/Include/core_cm4.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon77	access:public
w	../CMSIS/Include/core_cm4.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon79	access:public
w	../CMSIS/Include/core_cm4.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon81	access:public
w	../CMSIS/Include/core_cm4.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon83	access:public
w	../CMSIS/Include/core_sc000.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon100	access:public
w	../CMSIS/Include/core_sc000.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon102	access:public
w	../CMSIS/Include/core_sc000.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon96	access:public
w	../CMSIS/Include/core_sc000.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon98	access:public
w	../CMSIS/Include/core_sc300.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon109	access:public
w	../CMSIS/Include/core_sc300.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon111	access:public
w	../CMSIS/Include/core_sc300.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon113	access:public
w	../CMSIS/Include/core_sc300.h	/^  uint32_t w;                            \/*!< Type      used for word access                  *\/$/;"	m	union:__anon115	access:public
wire1	../CMSIS/DSP_Lib/Examples/arm_signal_converge_example/arm_signal_converge_example_f32.c	/^float32_t wire1[BLOCKSIZE]; $/;"	v
wire1	../CMSIS/DSP_Lib/Examples/arm_variance_example/arm_variance_example_f32.c	/^float32_t wire1[MAX_BLOCKSIZE];$/;"	v
wire2	../CMSIS/DSP_Lib/Examples/arm_signal_converge_example/arm_signal_converge_example_f32.c	/^float32_t wire2[BLOCKSIZE]; $/;"	v
wire2	../CMSIS/DSP_Lib/Examples/arm_variance_example/arm_variance_example_f32.c	/^float32_t wire2[MAX_BLOCKSIZE];$/;"	v
wire3	../CMSIS/DSP_Lib/Examples/arm_signal_converge_example/arm_signal_converge_example_f32.c	/^float32_t wire3[BLOCKSIZE]; $/;"	v
wire3	../CMSIS/DSP_Lib/Examples/arm_variance_example/arm_variance_example_f32.c	/^float32_t wire3[MAX_BLOCKSIZE];$/;"	v
writeCookie	../CMSIS/Documentation/Core/html/resize.js	/^function writeCookie(cookie, val, expiration) $/;"	f
writeCookie	../CMSIS/Documentation/DSP/html/resize.js	/^function writeCookie(cookie, val, expiration) $/;"	f
writeCookie	../CMSIS/Documentation/General/html/resize.js	/^function writeCookie(cookie, val, expiration) $/;"	f
writeCookie	../CMSIS/Documentation/RTOS/html/resize.js	/^function writeCookie(cookie, val, expiration) $/;"	f
writeCookie	../CMSIS/Documentation/SVD/html/resize.js	/^function writeCookie(cookie, val, expiration) $/;"	f
x0	../CMSIS/Include/arm_math.h	/^    float32_t x0;        \/**< saves previous input sample. *\/$/;"	m	struct:__anon70	access:public
x0	../CMSIS/Include/arm_math.h	/^    q15_t x0;            \/**< saves previous input sample. *\/$/;"	m	struct:__anon72	access:public
x0	../CMSIS/Include/arm_math.h	/^    q31_t x0;             \/**< saves previous input sample. *\/$/;"	m	struct:__anon71	access:public
x1	../CMSIS/Include/arm_math.h	/^    float32_t x1;               \/**< x1 *\/$/;"	m	struct:__anon39	access:public
xPSR_Type	../CMSIS/Include/core_cm0.h	/^} xPSR_Type;$/;"	t	typeref:union:__anon131
xPSR_Type	../CMSIS/Include/core_cm3.h	/^} xPSR_Type;$/;"	t	typeref:union:__anon11
xPSR_Type	../CMSIS/Include/core_cm4.h	/^} xPSR_Type;$/;"	t	typeref:union:__anon81
xPSR_Type	../CMSIS/Include/core_sc000.h	/^} xPSR_Type;$/;"	t	typeref:union:__anon100
xPSR_Type	../CMSIS/Include/core_sc300.h	/^} xPSR_Type;$/;"	t	typeref:union:__anon113
xRef_f32	../CMSIS/DSP_Lib/Examples/arm_matrix_example/arm_matrix_example_f32.c	/^const float32_t xRef_f32[4] = {73.0, 8.0, 21.25, 2.875}; $/;"	v
xSpacing	../CMSIS/Include/arm_math.h	/^    float32_t xSpacing;         \/**< xSpacing *\/$/;"	m	struct:__anon39	access:public
z	../CMSIS/Documentation/Core/html/jquery.js	/^(function(){var l=this,g,y=l.jQuery,p=l.$,o=l.jQuery=l.$=function(E,F){return new o.fn.init(E,F)},D=\/^[^<]*(<(.|\\s)+>)[^>]*$|^#([\\w-]+)$\/,f=\/^.[^:#\\[\\.,]*$\/;o.fn=o.prototype={init:function(E,H){E=E||document;if(E.nodeType){this[0]=E;this.length=1;this.context=E;return this}if(typeof E==="string"){var G=D.exec(E);if(G&&(G[1]||!H)){if(G[1]){E=o.clean([G[1]],H)}else{var I=document.getElementById(G[3]);if(I&&I.id!=G[3]){return o().find(E)}var F=o(I||[]);F.context=document;F.selector=E;return F}}else{return o(H).find(E)}}else{if(o.isFunction(E)){return o(document).ready(E)}}if(E.selector&&E.context){this.selector=E.selector;this.context=E.context}return this.setArray(o.isArray(E)?E:o.makeArray(E))},selector:"",jquery:"1.3.2",size:function(){return this.length},get:function(E){return E===g?Array.prototype.slice.call(this):this[E]},pushStack:function(F,H,E){var G=o(F);G.prevObject=this;G.context=this.context;if(H==="find"){G.selector=this.selector+(this.selector?" ":"")+E}else{if(H){G.selector=this.selector+"."+H+"("+E+")"}}return G},setArray:function(E){this.length=0;Array.prototype.push.apply(this,E);return this},each:function(F,E){return o.each(this,F,E)},index:function(E){return o.inArray(E&&E.jquery?E[0]:E,this)},attr:function(F,H,G){var E=F;if(typeof F==="string"){if(H===g){return this[0]&&o[G||"attr"](this[0],F)}else{E={};E[F]=H}}return this.each(function(I){for(F in E){o.attr(G?this.style:this,F,o.prop(this,E[F],G,I,F))}})},css:function(E,F){if((E=="width"||E=="height")&&parseFloat(F)<0){F=g}return this.attr(E,F,"curCSS")},text:function(F){if(typeof F!=="object"&&F!=null){return this.empty().append((this[0]&&this[0].ownerDocument||document).createTextNode(F))}var E="";o.each(F||this,function(){o.each(this.childNodes,function(){if(this.nodeType!=8){E+=this.nodeType!=1?this.nodeValue:o.fn.text([this])}})});return E},wrapAll:function(E){if(this[0]){var F=o(E,this[0].ownerDocument).clone();if(this[0].parentNode){F.insertBefore(this[0])}F.map(function(){var G=this;while(G.firstChild){G=G.firstChild}return G}).append(this)}return this},wrapInner:function(E){return this.each(function(){o(this).contents().wrapAll(E)})},wrap:function(E){return this.each(function(){o(this).wrapAll(E)})},append:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.appendChild(E)}})},prepend:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.insertBefore(E,this.firstChild)}})},before:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this)})},after:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this.nextSibling)})},end:function(){return this.prevObject||o([])},push:[].push,sort:[].sort,splice:[].splice,find:function(E){if(this.length===1){var F=this.pushStack([],"find",E);F.length=0;o.find(E,this[0],F);return F}else{return this.pushStack(o.unique(o.map(this,function(G){return o.find(E,G)})),"find",E)}},clone:function(G){var E=this.map(function(){if(!o.support.noCloneEvent&&!o.isXMLDoc(this)){var I=this.outerHTML;if(!I){var J=this.ownerDocument.createElement("div");J.appendChild(this.cloneNode(true));I=J.innerHTML}return o.clean([I.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,"").replace(\/^\\s*\/,"")])[0]}else{return this.cloneNode(true)}});if(G===true){var H=this.find("*").andSelf(),F=0;E.find("*").andSelf().each(function(){if(this.nodeName!==H[F].nodeName){return}var I=o.data(H[F],"events");for(var K in I){for(var J in I[K]){o.event.add(this,K,I[K][J],I[K][J].data)}}F++})}return E},filter:function(E){return this.pushStack(o.isFunction(E)&&o.grep(this,function(G,F){return E.call(G,F)})||o.multiFilter(E,o.grep(this,function(F){return F.nodeType===1})),"filter",E)},closest:function(E){var G=o.expr.match.POS.test(E)?o(E):null,F=0;return this.map(function(){var H=this;while(H&&H.ownerDocument){if(G?G.index(H)>-1:o(H).is(E)){o.data(H,"closest",F);return H}H=H.parentNode;F++}})},not:function(E){if(typeof E==="string"){if(f.test(E)){return this.pushStack(o.multiFilter(E,this,true),"not",E)}else{E=o.multiFilter(E,this)}}var F=E.length&&E[E.length-1]!==g&&!E.nodeType;return this.filter(function(){return F?o.inArray(this,E)<0:this!=E})},add:function(E){return this.pushStack(o.unique(o.merge(this.get(),typeof E==="string"?o(E):o.makeArray(E))))},is:function(E){return !!E&&o.multiFilter(E,this).length>0},hasClass:function(E){return !!E&&this.is("."+E)},val:function(K){if(K===g){var E=this[0];if(E){if(o.nodeName(E,"option")){return(E.attributes.value||{}).specified?E.value:E.text}if(o.nodeName(E,"select")){var I=E.selectedIndex,L=[],M=E.options,H=E.type=="select-one";if(I<0){return null}for(var F=H?I:0,J=H?I+1:M.length;F<J;F++){var G=M[F];if(G.selected){K=o(G).val();if(H){return K}L.push(K)}}return L}return(E.value||"").replace(\/\\r\/g,"")}return g}if(typeof K==="number"){K+=""}return this.each(function(){if(this.nodeType!=1){return}if(o.isArray(K)&&\/radio|checkbox\/.test(this.type)){this.checked=(o.inArray(this.value,K)>=0||o.inArray(this.name,K)>=0)}else{if(o.nodeName(this,"select")){var N=o.makeArray(K);o("option",this).each(function(){this.selected=(o.inArray(this.value,N)>=0||o.inArray(this.text,N)>=0)});if(!N.length){this.selectedIndex=-1}}else{this.value=K}}})},html:function(E){return E===g?(this[0]?this[0].innerHTML.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,""):null):this.empty().append(E)},replaceWith:function(E){return this.after(E).remove()},eq:function(E){return this.slice(E,+E+1)},slice:function(){return this.pushStack(Array.prototype.slice.apply(this,arguments),"slice",Array.prototype.slice.call(arguments).join(","))},map:function(E){return this.pushStack(o.map(this,function(G,F){return E.call(G,F,G)}))},andSelf:function(){return this.add(this.prevObject)},domManip:function(J,M,L){if(this[0]){var I=(this[0].ownerDocument||this[0]).createDocumentFragment(),F=o.clean(J,(this[0].ownerDocument||this[0]),I),H=I.firstChild;if(H){for(var G=0,E=this.length;G<E;G++){L.call(K(this[G],H),this.length>1||G>0?I.cloneNode(true):I)}}if(F){o.each(F,z)}}return this;function K(N,O){return M&&o.nodeName(N,"table")&&o.nodeName(O,"tr")?(N.getElementsByTagName("tbody")[0]||N.appendChild(N.ownerDocument.createElement("tbody"))):N}}};o.fn.init.prototype=o.fn;function z(E,F){if(F.src){o.ajax({url:F.src,async:false,dataType:"script"})}else{o.globalEval(F.text||F.textContent||F.innerHTML||"")}if(F.parentNode){F.parentNode.removeChild(F)}}function e(){return +new Date}o.extend=o.fn.extend=function(){var J=arguments[0]||{},H=1,I=arguments.length,E=false,G;if(typeof J==="boolean"){E=J;J=arguments[1]||{};H=2}if(typeof J!=="object"&&!o.isFunction(J)){J={}}if(I==H){J=this;--H}for(;H<I;H++){if((G=arguments[H])!=null){for(var F in G){var K=J[F],L=G[F];if(J===L){continue}if(E&&L&&typeof L==="object"&&!L.nodeType){J[F]=o.extend(E,K||(L.length!=null?[]:{}),L)}else{if(L!==g){J[F]=L}}}}}return J};var b=\/z-?index|font-?weight|opacity|zoom|line-?height\/i,q=document.defaultView||{},s=Object.prototype.toString;o.extend({noConflict:function(E){l.$=p;if(E){l.jQuery=y}return o},isFunction:function(E){return s.call(E)==="[object Function]"},isArray:function(E){return s.call(E)==="[object Array]"},isXMLDoc:function(E){return E.nodeType===9&&E.documentElement.nodeName!=="HTML"||!!E.ownerDocument&&o.isXMLDoc(E.ownerDocument)},globalEval:function(G){if(G&&\/\\S\/.test(G)){var F=document.getElementsByTagName("head")[0]||document.documentElement,E=document.createElement("script");E.type="text\/javascript";if(o.support.scriptEval){E.appendChild(document.createTextNode(G))}else{E.text=G}F.insertBefore(E,F.firstChild);F.removeChild(E)}},nodeName:function(F,E){return F.nodeName&&F.nodeName.toUpperCase()==E.toUpperCase()},each:function(G,K,F){var E,H=0,I=G.length;if(F){if(I===g){for(E in G){if(K.apply(G[E],F)===false){break}}}else{for(;H<I;){if(K.apply(G[H++],F)===false){break}}}}else{if(I===g){for(E in G){if(K.call(G[E],E,G[E])===false){break}}}else{for(var J=G[0];H<I&&K.call(J,H,J)!==false;J=G[++H]){}}}return G},prop:function(H,I,G,F,E){if(o.isFunction(I)){I=I.call(H,F)}return typeof I==="number"&&G=="curCSS"&&!b.test(E)?I+"px":I},className:{add:function(E,F){o.each((F||"").split(\/\\s+\/),function(G,H){if(E.nodeType==1&&!o.className.has(E.className,H)){E.className+=(E.className?" ":"")+H}})},remove:function(E,F){if(E.nodeType==1){E.className=F!==g?o.grep(E.className.split(\/\\s+\/),function(G){return !o.className.has(F,G)}).join(" "):""}},has:function(F,E){return F&&o.inArray(E,(F.className||F).toString().split(\/\\s+\/))>-1}},swap:function(H,G,I){var E={};for(var F in G){E[F]=H.style[F];H.style[F]=G[F]}I.call(H);for(var F in G){H.style[F]=E[F]}},css:function(H,F,J,E){if(F=="width"||F=="height"){var L,G={position:"absolute",visibility:"hidden",display:"block"},K=F=="width"?["Left","Right"]:["Top","Bottom"];function I(){L=F=="width"?H.offsetWidth:H.offsetHeight;if(E==="border"){return}o.each(K,function(){if(!E){L-=parseFloat(o.curCSS(H,"padding"+this,true))||0}if(E==="margin"){L+=parseFloat(o.curCSS(H,"margin"+this,true))||0}else{L-=parseFloat(o.curCSS(H,"border"+this+"Width",true))||0}})}if(H.offsetWidth!==0){I()}else{o.swap(H,G,I)}return Math.max(0,Math.round(L))}return o.curCSS(H,F,J)},curCSS:function(I,F,G){var L,E=I.style;if(F=="opacity"&&!o.support.opacity){L=o.attr(E,"opacity");return L==""?"1":L}if(F.match(\/float\/i)){F=w}if(!G&&E&&E[F]){L=E[F]}else{if(q.getComputedStyle){if(F.match(\/float\/i)){F="float"}F=F.replace(\/([A-Z])\/g,"-$1").toLowerCase();var M=q.getComputedStyle(I,null);if(M){L=M.getPropertyValue(F)}if(F=="opacity"&&L==""){L="1"}}else{if(I.currentStyle){var J=F.replace(\/\\-(\\w)\/g,function(N,O){return O.toUpperCase()});L=I.currentStyle[F]||I.currentStyle[J];if(!\/^\\d+(px)?$\/i.test(L)&&\/^\\d\/.test(L)){var H=E.left,K=I.runtimeStyle.left;I.runtimeStyle.left=I.currentStyle.left;E.left=L||0;L=E.pixelLeft+"px";E.left=H;I.runtimeStyle.left=K}}}}return L},clean:function(F,K,I){K=K||document;if(typeof K.createElement==="undefined"){K=K.ownerDocument||K[0]&&K[0].ownerDocument||document}if(!I&&F.length===1&&typeof F[0]==="string"){var H=\/^<(\\w+)\\s*\\\/?>$\/.exec(F[0]);if(H){return[K.createElement(H[1])]}}var G=[],E=[],L=K.createElement("div");o.each(F,function(P,S){if(typeof S==="number"){S+=""}if(!S){return}if(typeof S==="string"){S=S.replace(\/(<(\\w+)[^>]*?)\\\/>\/g,function(U,V,T){return T.match(\/^(abbr|br|col|img|input|link|meta|param|hr|area|embed)$\/i)?U:V+"><\/"+T+">"});var O=S.replace(\/^\\s+\/,"").substring(0,10).toLowerCase();var Q=!O.indexOf("<opt")&&[1,"<select multiple='multiple'>","<\/select>"]||!O.indexOf("<leg")&&[1,"<fieldset>","<\/fieldset>"]||O.match(\/^<(thead|tbody|tfoot|colg|cap)\/)&&[1,"<table>","<\/table>"]||!O.indexOf("<tr")&&[2,"<table><tbody>","<\/tbody><\/table>"]||(!O.indexOf("<td")||!O.indexOf("<th"))&&[3,"<table><tbody><tr>","<\/tr><\/tbody><\/table>"]||!O.indexOf("<col")&&[2,"<table><tbody><\/tbody><colgroup>","<\/colgroup><\/table>"]||!o.support.htmlSerialize&&[1,"div<div>","<\/div>"]||[0,"",""];L.innerHTML=Q[1]+S+Q[2];while(Q[0]--){L=L.lastChild}if(!o.support.tbody){var R=\/<tbody\/i.test(S),N=!O.indexOf("<table")&&!R?L.firstChild&&L.firstChild.childNodes:Q[1]=="<table>"&&!R?L.childNodes:[];for(var M=N.length-1;M>=0;--M){if(o.nodeName(N[M],"tbody")&&!N[M].childNodes.length){N[M].parentNode.removeChild(N[M])}}}if(!o.support.leadingWhitespace&&\/^\\s\/.test(S)){L.insertBefore(K.createTextNode(S.match(\/^\\s*\/)[0]),L.firstChild)}S=o.makeArray(L.childNodes)}if(S.nodeType){G.push(S)}else{G=o.merge(G,S)}});if(I){for(var J=0;G[J];J++){if(o.nodeName(G[J],"script")&&(!G[J].type||G[J].type.toLowerCase()==="text\/javascript")){E.push(G[J].parentNode?G[J].parentNode.removeChild(G[J]):G[J])}else{if(G[J].nodeType===1){G.splice.apply(G,[J+1,0].concat(o.makeArray(G[J].getElementsByTagName("script"))))}I.appendChild(G[J])}}return E}return G},attr:function(J,G,K){if(!J||J.nodeType==3||J.nodeType==8){return g}var H=!o.isXMLDoc(J),L=K!==g;G=H&&o.props[G]||G;if(J.tagName){var F=\/href|src|style\/.test(G);if(G=="selected"&&J.parentNode){J.parentNode.selectedIndex}if(G in J&&H&&!F){if(L){if(G=="type"&&o.nodeName(J,"input")&&J.parentNode){throw"type property can't be changed"}J[G]=K}if(o.nodeName(J,"form")&&J.getAttributeNode(G)){return J.getAttributeNode(G).nodeValue}if(G=="tabIndex"){var I=J.getAttributeNode("tabIndex");return I&&I.specified?I.value:J.nodeName.match(\/(button|input|object|select|textarea)\/i)?0:J.nodeName.match(\/^(a|area)$\/i)&&J.href?0:g}return J[G]}if(!o.support.style&&H&&G=="style"){return o.attr(J.style,"cssText",K)}if(L){J.setAttribute(G,""+K)}var E=!o.support.hrefNormalized&&H&&F?J.getAttribute(G,2):J.getAttribute(G);return E===null?g:E}if(!o.support.opacity&&G=="opacity"){if(L){J.zoom=1;J.filter=(J.filter||"").replace(\/alpha\\([^)]*\\)\/,"")+(parseInt(K)+""=="NaN"?"":"alpha(opacity="+K*100+")")}return J.filter&&J.filter.indexOf("opacity=")>=0?(parseFloat(J.filter.match(\/opacity=([^)]*)\/)[1])\/100)+"":""}G=G.replace(\/-([a-z])\/ig,function(M,N){return N.toUpperCase()});if(L){J[G]=K}return J[G]},trim:function(E){return(E||"").replace(\/^\\s+|\\s+$\/g,"")},makeArray:function(G){var E=[];if(G!=null){var F=G.length;if(F==null||typeof G==="string"||o.isFunction(G)||G.setInterval){E[0]=G}else{while(F){E[--F]=G[F]}}}return E},inArray:function(G,H){for(var E=0,F=H.length;E<F;E++){if(H[E]===G){return E}}return -1},merge:function(H,E){var F=0,G,I=H.length;if(!o.support.getAll){while((G=E[F++])!=null){if(G.nodeType!=8){H[I++]=G}}}else{while((G=E[F++])!=null){H[I++]=G}}return H},unique:function(K){var F=[],E={};try{for(var G=0,H=K.length;G<H;G++){var J=o.data(K[G]);if(!E[J]){E[J]=true;F.push(K[G])}}}catch(I){F=K}return F},grep:function(F,J,E){var G=[];for(var H=0,I=F.length;H<I;H++){if(!E!=!J(F[H],H)){G.push(F[H])}}return G},map:function(E,J){var F=[];for(var G=0,H=E.length;G<H;G++){var I=J(E[G],G);if(I!=null){F[F.length]=I}}return F.concat.apply([],F)}});var C=navigator.userAgent.toLowerCase();o.browser={version:(C.match(\/.+(?:rv|it|ra|ie)[\\\/: ]([\\d.]+)\/)||[0,"0"])[1],safari:\/webkit\/.test(C),opera:\/opera\/.test(C),msie:\/msie\/.test(C)&&!\/opera\/.test(C),mozilla:\/mozilla\/.test(C)&&!\/(compatible|webkit)\/.test(C)};o.each({parent:function(E){return E.parentNode},parents:function(E){return o.dir(E,"parentNode")},next:function(E){return o.nth(E,2,"nextSibling")},prev:function(E){return o.nth(E,2,"previousSibling")},nextAll:function(E){return o.dir(E,"nextSibling")},prevAll:function(E){return o.dir(E,"previousSibling")},siblings:function(E){return o.sibling(E.parentNode.firstChild,E)},children:function(E){return o.sibling(E.firstChild)},contents:function(E){return o.nodeName(E,"iframe")?E.contentDocument||E.contentWindow.document:o.makeArray(E.childNodes)}},function(E,F){o.fn[E]=function(G){var H=o.map(this,F);if(G&&typeof G=="string"){H=o.multiFilter(G,H)}return this.pushStack(o.unique(H),E,G)}});o.each({appendTo:"append",prependTo:"prepend",insertBefore:"before",insertAfter:"after",replaceAll:"replaceWith"},function(E,F){o.fn[E]=function(G){var J=[],L=o(G);for(var K=0,H=L.length;K<H;K++){$/;"	f
z	../CMSIS/Documentation/DSP/html/jquery.js	/^(function(){var l=this,g,y=l.jQuery,p=l.$,o=l.jQuery=l.$=function(E,F){return new o.fn.init(E,F)},D=\/^[^<]*(<(.|\\s)+>)[^>]*$|^#([\\w-]+)$\/,f=\/^.[^:#\\[\\.,]*$\/;o.fn=o.prototype={init:function(E,H){E=E||document;if(E.nodeType){this[0]=E;this.length=1;this.context=E;return this}if(typeof E==="string"){var G=D.exec(E);if(G&&(G[1]||!H)){if(G[1]){E=o.clean([G[1]],H)}else{var I=document.getElementById(G[3]);if(I&&I.id!=G[3]){return o().find(E)}var F=o(I||[]);F.context=document;F.selector=E;return F}}else{return o(H).find(E)}}else{if(o.isFunction(E)){return o(document).ready(E)}}if(E.selector&&E.context){this.selector=E.selector;this.context=E.context}return this.setArray(o.isArray(E)?E:o.makeArray(E))},selector:"",jquery:"1.3.2",size:function(){return this.length},get:function(E){return E===g?Array.prototype.slice.call(this):this[E]},pushStack:function(F,H,E){var G=o(F);G.prevObject=this;G.context=this.context;if(H==="find"){G.selector=this.selector+(this.selector?" ":"")+E}else{if(H){G.selector=this.selector+"."+H+"("+E+")"}}return G},setArray:function(E){this.length=0;Array.prototype.push.apply(this,E);return this},each:function(F,E){return o.each(this,F,E)},index:function(E){return o.inArray(E&&E.jquery?E[0]:E,this)},attr:function(F,H,G){var E=F;if(typeof F==="string"){if(H===g){return this[0]&&o[G||"attr"](this[0],F)}else{E={};E[F]=H}}return this.each(function(I){for(F in E){o.attr(G?this.style:this,F,o.prop(this,E[F],G,I,F))}})},css:function(E,F){if((E=="width"||E=="height")&&parseFloat(F)<0){F=g}return this.attr(E,F,"curCSS")},text:function(F){if(typeof F!=="object"&&F!=null){return this.empty().append((this[0]&&this[0].ownerDocument||document).createTextNode(F))}var E="";o.each(F||this,function(){o.each(this.childNodes,function(){if(this.nodeType!=8){E+=this.nodeType!=1?this.nodeValue:o.fn.text([this])}})});return E},wrapAll:function(E){if(this[0]){var F=o(E,this[0].ownerDocument).clone();if(this[0].parentNode){F.insertBefore(this[0])}F.map(function(){var G=this;while(G.firstChild){G=G.firstChild}return G}).append(this)}return this},wrapInner:function(E){return this.each(function(){o(this).contents().wrapAll(E)})},wrap:function(E){return this.each(function(){o(this).wrapAll(E)})},append:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.appendChild(E)}})},prepend:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.insertBefore(E,this.firstChild)}})},before:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this)})},after:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this.nextSibling)})},end:function(){return this.prevObject||o([])},push:[].push,sort:[].sort,splice:[].splice,find:function(E){if(this.length===1){var F=this.pushStack([],"find",E);F.length=0;o.find(E,this[0],F);return F}else{return this.pushStack(o.unique(o.map(this,function(G){return o.find(E,G)})),"find",E)}},clone:function(G){var E=this.map(function(){if(!o.support.noCloneEvent&&!o.isXMLDoc(this)){var I=this.outerHTML;if(!I){var J=this.ownerDocument.createElement("div");J.appendChild(this.cloneNode(true));I=J.innerHTML}return o.clean([I.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,"").replace(\/^\\s*\/,"")])[0]}else{return this.cloneNode(true)}});if(G===true){var H=this.find("*").andSelf(),F=0;E.find("*").andSelf().each(function(){if(this.nodeName!==H[F].nodeName){return}var I=o.data(H[F],"events");for(var K in I){for(var J in I[K]){o.event.add(this,K,I[K][J],I[K][J].data)}}F++})}return E},filter:function(E){return this.pushStack(o.isFunction(E)&&o.grep(this,function(G,F){return E.call(G,F)})||o.multiFilter(E,o.grep(this,function(F){return F.nodeType===1})),"filter",E)},closest:function(E){var G=o.expr.match.POS.test(E)?o(E):null,F=0;return this.map(function(){var H=this;while(H&&H.ownerDocument){if(G?G.index(H)>-1:o(H).is(E)){o.data(H,"closest",F);return H}H=H.parentNode;F++}})},not:function(E){if(typeof E==="string"){if(f.test(E)){return this.pushStack(o.multiFilter(E,this,true),"not",E)}else{E=o.multiFilter(E,this)}}var F=E.length&&E[E.length-1]!==g&&!E.nodeType;return this.filter(function(){return F?o.inArray(this,E)<0:this!=E})},add:function(E){return this.pushStack(o.unique(o.merge(this.get(),typeof E==="string"?o(E):o.makeArray(E))))},is:function(E){return !!E&&o.multiFilter(E,this).length>0},hasClass:function(E){return !!E&&this.is("."+E)},val:function(K){if(K===g){var E=this[0];if(E){if(o.nodeName(E,"option")){return(E.attributes.value||{}).specified?E.value:E.text}if(o.nodeName(E,"select")){var I=E.selectedIndex,L=[],M=E.options,H=E.type=="select-one";if(I<0){return null}for(var F=H?I:0,J=H?I+1:M.length;F<J;F++){var G=M[F];if(G.selected){K=o(G).val();if(H){return K}L.push(K)}}return L}return(E.value||"").replace(\/\\r\/g,"")}return g}if(typeof K==="number"){K+=""}return this.each(function(){if(this.nodeType!=1){return}if(o.isArray(K)&&\/radio|checkbox\/.test(this.type)){this.checked=(o.inArray(this.value,K)>=0||o.inArray(this.name,K)>=0)}else{if(o.nodeName(this,"select")){var N=o.makeArray(K);o("option",this).each(function(){this.selected=(o.inArray(this.value,N)>=0||o.inArray(this.text,N)>=0)});if(!N.length){this.selectedIndex=-1}}else{this.value=K}}})},html:function(E){return E===g?(this[0]?this[0].innerHTML.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,""):null):this.empty().append(E)},replaceWith:function(E){return this.after(E).remove()},eq:function(E){return this.slice(E,+E+1)},slice:function(){return this.pushStack(Array.prototype.slice.apply(this,arguments),"slice",Array.prototype.slice.call(arguments).join(","))},map:function(E){return this.pushStack(o.map(this,function(G,F){return E.call(G,F,G)}))},andSelf:function(){return this.add(this.prevObject)},domManip:function(J,M,L){if(this[0]){var I=(this[0].ownerDocument||this[0]).createDocumentFragment(),F=o.clean(J,(this[0].ownerDocument||this[0]),I),H=I.firstChild;if(H){for(var G=0,E=this.length;G<E;G++){L.call(K(this[G],H),this.length>1||G>0?I.cloneNode(true):I)}}if(F){o.each(F,z)}}return this;function K(N,O){return M&&o.nodeName(N,"table")&&o.nodeName(O,"tr")?(N.getElementsByTagName("tbody")[0]||N.appendChild(N.ownerDocument.createElement("tbody"))):N}}};o.fn.init.prototype=o.fn;function z(E,F){if(F.src){o.ajax({url:F.src,async:false,dataType:"script"})}else{o.globalEval(F.text||F.textContent||F.innerHTML||"")}if(F.parentNode){F.parentNode.removeChild(F)}}function e(){return +new Date}o.extend=o.fn.extend=function(){var J=arguments[0]||{},H=1,I=arguments.length,E=false,G;if(typeof J==="boolean"){E=J;J=arguments[1]||{};H=2}if(typeof J!=="object"&&!o.isFunction(J)){J={}}if(I==H){J=this;--H}for(;H<I;H++){if((G=arguments[H])!=null){for(var F in G){var K=J[F],L=G[F];if(J===L){continue}if(E&&L&&typeof L==="object"&&!L.nodeType){J[F]=o.extend(E,K||(L.length!=null?[]:{}),L)}else{if(L!==g){J[F]=L}}}}}return J};var b=\/z-?index|font-?weight|opacity|zoom|line-?height\/i,q=document.defaultView||{},s=Object.prototype.toString;o.extend({noConflict:function(E){l.$=p;if(E){l.jQuery=y}return o},isFunction:function(E){return s.call(E)==="[object Function]"},isArray:function(E){return s.call(E)==="[object Array]"},isXMLDoc:function(E){return E.nodeType===9&&E.documentElement.nodeName!=="HTML"||!!E.ownerDocument&&o.isXMLDoc(E.ownerDocument)},globalEval:function(G){if(G&&\/\\S\/.test(G)){var F=document.getElementsByTagName("head")[0]||document.documentElement,E=document.createElement("script");E.type="text\/javascript";if(o.support.scriptEval){E.appendChild(document.createTextNode(G))}else{E.text=G}F.insertBefore(E,F.firstChild);F.removeChild(E)}},nodeName:function(F,E){return F.nodeName&&F.nodeName.toUpperCase()==E.toUpperCase()},each:function(G,K,F){var E,H=0,I=G.length;if(F){if(I===g){for(E in G){if(K.apply(G[E],F)===false){break}}}else{for(;H<I;){if(K.apply(G[H++],F)===false){break}}}}else{if(I===g){for(E in G){if(K.call(G[E],E,G[E])===false){break}}}else{for(var J=G[0];H<I&&K.call(J,H,J)!==false;J=G[++H]){}}}return G},prop:function(H,I,G,F,E){if(o.isFunction(I)){I=I.call(H,F)}return typeof I==="number"&&G=="curCSS"&&!b.test(E)?I+"px":I},className:{add:function(E,F){o.each((F||"").split(\/\\s+\/),function(G,H){if(E.nodeType==1&&!o.className.has(E.className,H)){E.className+=(E.className?" ":"")+H}})},remove:function(E,F){if(E.nodeType==1){E.className=F!==g?o.grep(E.className.split(\/\\s+\/),function(G){return !o.className.has(F,G)}).join(" "):""}},has:function(F,E){return F&&o.inArray(E,(F.className||F).toString().split(\/\\s+\/))>-1}},swap:function(H,G,I){var E={};for(var F in G){E[F]=H.style[F];H.style[F]=G[F]}I.call(H);for(var F in G){H.style[F]=E[F]}},css:function(H,F,J,E){if(F=="width"||F=="height"){var L,G={position:"absolute",visibility:"hidden",display:"block"},K=F=="width"?["Left","Right"]:["Top","Bottom"];function I(){L=F=="width"?H.offsetWidth:H.offsetHeight;if(E==="border"){return}o.each(K,function(){if(!E){L-=parseFloat(o.curCSS(H,"padding"+this,true))||0}if(E==="margin"){L+=parseFloat(o.curCSS(H,"margin"+this,true))||0}else{L-=parseFloat(o.curCSS(H,"border"+this+"Width",true))||0}})}if(H.offsetWidth!==0){I()}else{o.swap(H,G,I)}return Math.max(0,Math.round(L))}return o.curCSS(H,F,J)},curCSS:function(I,F,G){var L,E=I.style;if(F=="opacity"&&!o.support.opacity){L=o.attr(E,"opacity");return L==""?"1":L}if(F.match(\/float\/i)){F=w}if(!G&&E&&E[F]){L=E[F]}else{if(q.getComputedStyle){if(F.match(\/float\/i)){F="float"}F=F.replace(\/([A-Z])\/g,"-$1").toLowerCase();var M=q.getComputedStyle(I,null);if(M){L=M.getPropertyValue(F)}if(F=="opacity"&&L==""){L="1"}}else{if(I.currentStyle){var J=F.replace(\/\\-(\\w)\/g,function(N,O){return O.toUpperCase()});L=I.currentStyle[F]||I.currentStyle[J];if(!\/^\\d+(px)?$\/i.test(L)&&\/^\\d\/.test(L)){var H=E.left,K=I.runtimeStyle.left;I.runtimeStyle.left=I.currentStyle.left;E.left=L||0;L=E.pixelLeft+"px";E.left=H;I.runtimeStyle.left=K}}}}return L},clean:function(F,K,I){K=K||document;if(typeof K.createElement==="undefined"){K=K.ownerDocument||K[0]&&K[0].ownerDocument||document}if(!I&&F.length===1&&typeof F[0]==="string"){var H=\/^<(\\w+)\\s*\\\/?>$\/.exec(F[0]);if(H){return[K.createElement(H[1])]}}var G=[],E=[],L=K.createElement("div");o.each(F,function(P,S){if(typeof S==="number"){S+=""}if(!S){return}if(typeof S==="string"){S=S.replace(\/(<(\\w+)[^>]*?)\\\/>\/g,function(U,V,T){return T.match(\/^(abbr|br|col|img|input|link|meta|param|hr|area|embed)$\/i)?U:V+"><\/"+T+">"});var O=S.replace(\/^\\s+\/,"").substring(0,10).toLowerCase();var Q=!O.indexOf("<opt")&&[1,"<select multiple='multiple'>","<\/select>"]||!O.indexOf("<leg")&&[1,"<fieldset>","<\/fieldset>"]||O.match(\/^<(thead|tbody|tfoot|colg|cap)\/)&&[1,"<table>","<\/table>"]||!O.indexOf("<tr")&&[2,"<table><tbody>","<\/tbody><\/table>"]||(!O.indexOf("<td")||!O.indexOf("<th"))&&[3,"<table><tbody><tr>","<\/tr><\/tbody><\/table>"]||!O.indexOf("<col")&&[2,"<table><tbody><\/tbody><colgroup>","<\/colgroup><\/table>"]||!o.support.htmlSerialize&&[1,"div<div>","<\/div>"]||[0,"",""];L.innerHTML=Q[1]+S+Q[2];while(Q[0]--){L=L.lastChild}if(!o.support.tbody){var R=\/<tbody\/i.test(S),N=!O.indexOf("<table")&&!R?L.firstChild&&L.firstChild.childNodes:Q[1]=="<table>"&&!R?L.childNodes:[];for(var M=N.length-1;M>=0;--M){if(o.nodeName(N[M],"tbody")&&!N[M].childNodes.length){N[M].parentNode.removeChild(N[M])}}}if(!o.support.leadingWhitespace&&\/^\\s\/.test(S)){L.insertBefore(K.createTextNode(S.match(\/^\\s*\/)[0]),L.firstChild)}S=o.makeArray(L.childNodes)}if(S.nodeType){G.push(S)}else{G=o.merge(G,S)}});if(I){for(var J=0;G[J];J++){if(o.nodeName(G[J],"script")&&(!G[J].type||G[J].type.toLowerCase()==="text\/javascript")){E.push(G[J].parentNode?G[J].parentNode.removeChild(G[J]):G[J])}else{if(G[J].nodeType===1){G.splice.apply(G,[J+1,0].concat(o.makeArray(G[J].getElementsByTagName("script"))))}I.appendChild(G[J])}}return E}return G},attr:function(J,G,K){if(!J||J.nodeType==3||J.nodeType==8){return g}var H=!o.isXMLDoc(J),L=K!==g;G=H&&o.props[G]||G;if(J.tagName){var F=\/href|src|style\/.test(G);if(G=="selected"&&J.parentNode){J.parentNode.selectedIndex}if(G in J&&H&&!F){if(L){if(G=="type"&&o.nodeName(J,"input")&&J.parentNode){throw"type property can't be changed"}J[G]=K}if(o.nodeName(J,"form")&&J.getAttributeNode(G)){return J.getAttributeNode(G).nodeValue}if(G=="tabIndex"){var I=J.getAttributeNode("tabIndex");return I&&I.specified?I.value:J.nodeName.match(\/(button|input|object|select|textarea)\/i)?0:J.nodeName.match(\/^(a|area)$\/i)&&J.href?0:g}return J[G]}if(!o.support.style&&H&&G=="style"){return o.attr(J.style,"cssText",K)}if(L){J.setAttribute(G,""+K)}var E=!o.support.hrefNormalized&&H&&F?J.getAttribute(G,2):J.getAttribute(G);return E===null?g:E}if(!o.support.opacity&&G=="opacity"){if(L){J.zoom=1;J.filter=(J.filter||"").replace(\/alpha\\([^)]*\\)\/,"")+(parseInt(K)+""=="NaN"?"":"alpha(opacity="+K*100+")")}return J.filter&&J.filter.indexOf("opacity=")>=0?(parseFloat(J.filter.match(\/opacity=([^)]*)\/)[1])\/100)+"":""}G=G.replace(\/-([a-z])\/ig,function(M,N){return N.toUpperCase()});if(L){J[G]=K}return J[G]},trim:function(E){return(E||"").replace(\/^\\s+|\\s+$\/g,"")},makeArray:function(G){var E=[];if(G!=null){var F=G.length;if(F==null||typeof G==="string"||o.isFunction(G)||G.setInterval){E[0]=G}else{while(F){E[--F]=G[F]}}}return E},inArray:function(G,H){for(var E=0,F=H.length;E<F;E++){if(H[E]===G){return E}}return -1},merge:function(H,E){var F=0,G,I=H.length;if(!o.support.getAll){while((G=E[F++])!=null){if(G.nodeType!=8){H[I++]=G}}}else{while((G=E[F++])!=null){H[I++]=G}}return H},unique:function(K){var F=[],E={};try{for(var G=0,H=K.length;G<H;G++){var J=o.data(K[G]);if(!E[J]){E[J]=true;F.push(K[G])}}}catch(I){F=K}return F},grep:function(F,J,E){var G=[];for(var H=0,I=F.length;H<I;H++){if(!E!=!J(F[H],H)){G.push(F[H])}}return G},map:function(E,J){var F=[];for(var G=0,H=E.length;G<H;G++){var I=J(E[G],G);if(I!=null){F[F.length]=I}}return F.concat.apply([],F)}});var C=navigator.userAgent.toLowerCase();o.browser={version:(C.match(\/.+(?:rv|it|ra|ie)[\\\/: ]([\\d.]+)\/)||[0,"0"])[1],safari:\/webkit\/.test(C),opera:\/opera\/.test(C),msie:\/msie\/.test(C)&&!\/opera\/.test(C),mozilla:\/mozilla\/.test(C)&&!\/(compatible|webkit)\/.test(C)};o.each({parent:function(E){return E.parentNode},parents:function(E){return o.dir(E,"parentNode")},next:function(E){return o.nth(E,2,"nextSibling")},prev:function(E){return o.nth(E,2,"previousSibling")},nextAll:function(E){return o.dir(E,"nextSibling")},prevAll:function(E){return o.dir(E,"previousSibling")},siblings:function(E){return o.sibling(E.parentNode.firstChild,E)},children:function(E){return o.sibling(E.firstChild)},contents:function(E){return o.nodeName(E,"iframe")?E.contentDocument||E.contentWindow.document:o.makeArray(E.childNodes)}},function(E,F){o.fn[E]=function(G){var H=o.map(this,F);if(G&&typeof G=="string"){H=o.multiFilter(G,H)}return this.pushStack(o.unique(H),E,G)}});o.each({appendTo:"append",prependTo:"prepend",insertBefore:"before",insertAfter:"after",replaceAll:"replaceWith"},function(E,F){o.fn[E]=function(G){var J=[],L=o(G);for(var K=0,H=L.length;K<H;K++){$/;"	f
z	../CMSIS/Documentation/General/html/jquery.js	/^(function(){var l=this,g,y=l.jQuery,p=l.$,o=l.jQuery=l.$=function(E,F){return new o.fn.init(E,F)},D=\/^[^<]*(<(.|\\s)+>)[^>]*$|^#([\\w-]+)$\/,f=\/^.[^:#\\[\\.,]*$\/;o.fn=o.prototype={init:function(E,H){E=E||document;if(E.nodeType){this[0]=E;this.length=1;this.context=E;return this}if(typeof E==="string"){var G=D.exec(E);if(G&&(G[1]||!H)){if(G[1]){E=o.clean([G[1]],H)}else{var I=document.getElementById(G[3]);if(I&&I.id!=G[3]){return o().find(E)}var F=o(I||[]);F.context=document;F.selector=E;return F}}else{return o(H).find(E)}}else{if(o.isFunction(E)){return o(document).ready(E)}}if(E.selector&&E.context){this.selector=E.selector;this.context=E.context}return this.setArray(o.isArray(E)?E:o.makeArray(E))},selector:"",jquery:"1.3.2",size:function(){return this.length},get:function(E){return E===g?Array.prototype.slice.call(this):this[E]},pushStack:function(F,H,E){var G=o(F);G.prevObject=this;G.context=this.context;if(H==="find"){G.selector=this.selector+(this.selector?" ":"")+E}else{if(H){G.selector=this.selector+"."+H+"("+E+")"}}return G},setArray:function(E){this.length=0;Array.prototype.push.apply(this,E);return this},each:function(F,E){return o.each(this,F,E)},index:function(E){return o.inArray(E&&E.jquery?E[0]:E,this)},attr:function(F,H,G){var E=F;if(typeof F==="string"){if(H===g){return this[0]&&o[G||"attr"](this[0],F)}else{E={};E[F]=H}}return this.each(function(I){for(F in E){o.attr(G?this.style:this,F,o.prop(this,E[F],G,I,F))}})},css:function(E,F){if((E=="width"||E=="height")&&parseFloat(F)<0){F=g}return this.attr(E,F,"curCSS")},text:function(F){if(typeof F!=="object"&&F!=null){return this.empty().append((this[0]&&this[0].ownerDocument||document).createTextNode(F))}var E="";o.each(F||this,function(){o.each(this.childNodes,function(){if(this.nodeType!=8){E+=this.nodeType!=1?this.nodeValue:o.fn.text([this])}})});return E},wrapAll:function(E){if(this[0]){var F=o(E,this[0].ownerDocument).clone();if(this[0].parentNode){F.insertBefore(this[0])}F.map(function(){var G=this;while(G.firstChild){G=G.firstChild}return G}).append(this)}return this},wrapInner:function(E){return this.each(function(){o(this).contents().wrapAll(E)})},wrap:function(E){return this.each(function(){o(this).wrapAll(E)})},append:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.appendChild(E)}})},prepend:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.insertBefore(E,this.firstChild)}})},before:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this)})},after:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this.nextSibling)})},end:function(){return this.prevObject||o([])},push:[].push,sort:[].sort,splice:[].splice,find:function(E){if(this.length===1){var F=this.pushStack([],"find",E);F.length=0;o.find(E,this[0],F);return F}else{return this.pushStack(o.unique(o.map(this,function(G){return o.find(E,G)})),"find",E)}},clone:function(G){var E=this.map(function(){if(!o.support.noCloneEvent&&!o.isXMLDoc(this)){var I=this.outerHTML;if(!I){var J=this.ownerDocument.createElement("div");J.appendChild(this.cloneNode(true));I=J.innerHTML}return o.clean([I.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,"").replace(\/^\\s*\/,"")])[0]}else{return this.cloneNode(true)}});if(G===true){var H=this.find("*").andSelf(),F=0;E.find("*").andSelf().each(function(){if(this.nodeName!==H[F].nodeName){return}var I=o.data(H[F],"events");for(var K in I){for(var J in I[K]){o.event.add(this,K,I[K][J],I[K][J].data)}}F++})}return E},filter:function(E){return this.pushStack(o.isFunction(E)&&o.grep(this,function(G,F){return E.call(G,F)})||o.multiFilter(E,o.grep(this,function(F){return F.nodeType===1})),"filter",E)},closest:function(E){var G=o.expr.match.POS.test(E)?o(E):null,F=0;return this.map(function(){var H=this;while(H&&H.ownerDocument){if(G?G.index(H)>-1:o(H).is(E)){o.data(H,"closest",F);return H}H=H.parentNode;F++}})},not:function(E){if(typeof E==="string"){if(f.test(E)){return this.pushStack(o.multiFilter(E,this,true),"not",E)}else{E=o.multiFilter(E,this)}}var F=E.length&&E[E.length-1]!==g&&!E.nodeType;return this.filter(function(){return F?o.inArray(this,E)<0:this!=E})},add:function(E){return this.pushStack(o.unique(o.merge(this.get(),typeof E==="string"?o(E):o.makeArray(E))))},is:function(E){return !!E&&o.multiFilter(E,this).length>0},hasClass:function(E){return !!E&&this.is("."+E)},val:function(K){if(K===g){var E=this[0];if(E){if(o.nodeName(E,"option")){return(E.attributes.value||{}).specified?E.value:E.text}if(o.nodeName(E,"select")){var I=E.selectedIndex,L=[],M=E.options,H=E.type=="select-one";if(I<0){return null}for(var F=H?I:0,J=H?I+1:M.length;F<J;F++){var G=M[F];if(G.selected){K=o(G).val();if(H){return K}L.push(K)}}return L}return(E.value||"").replace(\/\\r\/g,"")}return g}if(typeof K==="number"){K+=""}return this.each(function(){if(this.nodeType!=1){return}if(o.isArray(K)&&\/radio|checkbox\/.test(this.type)){this.checked=(o.inArray(this.value,K)>=0||o.inArray(this.name,K)>=0)}else{if(o.nodeName(this,"select")){var N=o.makeArray(K);o("option",this).each(function(){this.selected=(o.inArray(this.value,N)>=0||o.inArray(this.text,N)>=0)});if(!N.length){this.selectedIndex=-1}}else{this.value=K}}})},html:function(E){return E===g?(this[0]?this[0].innerHTML.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,""):null):this.empty().append(E)},replaceWith:function(E){return this.after(E).remove()},eq:function(E){return this.slice(E,+E+1)},slice:function(){return this.pushStack(Array.prototype.slice.apply(this,arguments),"slice",Array.prototype.slice.call(arguments).join(","))},map:function(E){return this.pushStack(o.map(this,function(G,F){return E.call(G,F,G)}))},andSelf:function(){return this.add(this.prevObject)},domManip:function(J,M,L){if(this[0]){var I=(this[0].ownerDocument||this[0]).createDocumentFragment(),F=o.clean(J,(this[0].ownerDocument||this[0]),I),H=I.firstChild;if(H){for(var G=0,E=this.length;G<E;G++){L.call(K(this[G],H),this.length>1||G>0?I.cloneNode(true):I)}}if(F){o.each(F,z)}}return this;function K(N,O){return M&&o.nodeName(N,"table")&&o.nodeName(O,"tr")?(N.getElementsByTagName("tbody")[0]||N.appendChild(N.ownerDocument.createElement("tbody"))):N}}};o.fn.init.prototype=o.fn;function z(E,F){if(F.src){o.ajax({url:F.src,async:false,dataType:"script"})}else{o.globalEval(F.text||F.textContent||F.innerHTML||"")}if(F.parentNode){F.parentNode.removeChild(F)}}function e(){return +new Date}o.extend=o.fn.extend=function(){var J=arguments[0]||{},H=1,I=arguments.length,E=false,G;if(typeof J==="boolean"){E=J;J=arguments[1]||{};H=2}if(typeof J!=="object"&&!o.isFunction(J)){J={}}if(I==H){J=this;--H}for(;H<I;H++){if((G=arguments[H])!=null){for(var F in G){var K=J[F],L=G[F];if(J===L){continue}if(E&&L&&typeof L==="object"&&!L.nodeType){J[F]=o.extend(E,K||(L.length!=null?[]:{}),L)}else{if(L!==g){J[F]=L}}}}}return J};var b=\/z-?index|font-?weight|opacity|zoom|line-?height\/i,q=document.defaultView||{},s=Object.prototype.toString;o.extend({noConflict:function(E){l.$=p;if(E){l.jQuery=y}return o},isFunction:function(E){return s.call(E)==="[object Function]"},isArray:function(E){return s.call(E)==="[object Array]"},isXMLDoc:function(E){return E.nodeType===9&&E.documentElement.nodeName!=="HTML"||!!E.ownerDocument&&o.isXMLDoc(E.ownerDocument)},globalEval:function(G){if(G&&\/\\S\/.test(G)){var F=document.getElementsByTagName("head")[0]||document.documentElement,E=document.createElement("script");E.type="text\/javascript";if(o.support.scriptEval){E.appendChild(document.createTextNode(G))}else{E.text=G}F.insertBefore(E,F.firstChild);F.removeChild(E)}},nodeName:function(F,E){return F.nodeName&&F.nodeName.toUpperCase()==E.toUpperCase()},each:function(G,K,F){var E,H=0,I=G.length;if(F){if(I===g){for(E in G){if(K.apply(G[E],F)===false){break}}}else{for(;H<I;){if(K.apply(G[H++],F)===false){break}}}}else{if(I===g){for(E in G){if(K.call(G[E],E,G[E])===false){break}}}else{for(var J=G[0];H<I&&K.call(J,H,J)!==false;J=G[++H]){}}}return G},prop:function(H,I,G,F,E){if(o.isFunction(I)){I=I.call(H,F)}return typeof I==="number"&&G=="curCSS"&&!b.test(E)?I+"px":I},className:{add:function(E,F){o.each((F||"").split(\/\\s+\/),function(G,H){if(E.nodeType==1&&!o.className.has(E.className,H)){E.className+=(E.className?" ":"")+H}})},remove:function(E,F){if(E.nodeType==1){E.className=F!==g?o.grep(E.className.split(\/\\s+\/),function(G){return !o.className.has(F,G)}).join(" "):""}},has:function(F,E){return F&&o.inArray(E,(F.className||F).toString().split(\/\\s+\/))>-1}},swap:function(H,G,I){var E={};for(var F in G){E[F]=H.style[F];H.style[F]=G[F]}I.call(H);for(var F in G){H.style[F]=E[F]}},css:function(H,F,J,E){if(F=="width"||F=="height"){var L,G={position:"absolute",visibility:"hidden",display:"block"},K=F=="width"?["Left","Right"]:["Top","Bottom"];function I(){L=F=="width"?H.offsetWidth:H.offsetHeight;if(E==="border"){return}o.each(K,function(){if(!E){L-=parseFloat(o.curCSS(H,"padding"+this,true))||0}if(E==="margin"){L+=parseFloat(o.curCSS(H,"margin"+this,true))||0}else{L-=parseFloat(o.curCSS(H,"border"+this+"Width",true))||0}})}if(H.offsetWidth!==0){I()}else{o.swap(H,G,I)}return Math.max(0,Math.round(L))}return o.curCSS(H,F,J)},curCSS:function(I,F,G){var L,E=I.style;if(F=="opacity"&&!o.support.opacity){L=o.attr(E,"opacity");return L==""?"1":L}if(F.match(\/float\/i)){F=w}if(!G&&E&&E[F]){L=E[F]}else{if(q.getComputedStyle){if(F.match(\/float\/i)){F="float"}F=F.replace(\/([A-Z])\/g,"-$1").toLowerCase();var M=q.getComputedStyle(I,null);if(M){L=M.getPropertyValue(F)}if(F=="opacity"&&L==""){L="1"}}else{if(I.currentStyle){var J=F.replace(\/\\-(\\w)\/g,function(N,O){return O.toUpperCase()});L=I.currentStyle[F]||I.currentStyle[J];if(!\/^\\d+(px)?$\/i.test(L)&&\/^\\d\/.test(L)){var H=E.left,K=I.runtimeStyle.left;I.runtimeStyle.left=I.currentStyle.left;E.left=L||0;L=E.pixelLeft+"px";E.left=H;I.runtimeStyle.left=K}}}}return L},clean:function(F,K,I){K=K||document;if(typeof K.createElement==="undefined"){K=K.ownerDocument||K[0]&&K[0].ownerDocument||document}if(!I&&F.length===1&&typeof F[0]==="string"){var H=\/^<(\\w+)\\s*\\\/?>$\/.exec(F[0]);if(H){return[K.createElement(H[1])]}}var G=[],E=[],L=K.createElement("div");o.each(F,function(P,S){if(typeof S==="number"){S+=""}if(!S){return}if(typeof S==="string"){S=S.replace(\/(<(\\w+)[^>]*?)\\\/>\/g,function(U,V,T){return T.match(\/^(abbr|br|col|img|input|link|meta|param|hr|area|embed)$\/i)?U:V+"><\/"+T+">"});var O=S.replace(\/^\\s+\/,"").substring(0,10).toLowerCase();var Q=!O.indexOf("<opt")&&[1,"<select multiple='multiple'>","<\/select>"]||!O.indexOf("<leg")&&[1,"<fieldset>","<\/fieldset>"]||O.match(\/^<(thead|tbody|tfoot|colg|cap)\/)&&[1,"<table>","<\/table>"]||!O.indexOf("<tr")&&[2,"<table><tbody>","<\/tbody><\/table>"]||(!O.indexOf("<td")||!O.indexOf("<th"))&&[3,"<table><tbody><tr>","<\/tr><\/tbody><\/table>"]||!O.indexOf("<col")&&[2,"<table><tbody><\/tbody><colgroup>","<\/colgroup><\/table>"]||!o.support.htmlSerialize&&[1,"div<div>","<\/div>"]||[0,"",""];L.innerHTML=Q[1]+S+Q[2];while(Q[0]--){L=L.lastChild}if(!o.support.tbody){var R=\/<tbody\/i.test(S),N=!O.indexOf("<table")&&!R?L.firstChild&&L.firstChild.childNodes:Q[1]=="<table>"&&!R?L.childNodes:[];for(var M=N.length-1;M>=0;--M){if(o.nodeName(N[M],"tbody")&&!N[M].childNodes.length){N[M].parentNode.removeChild(N[M])}}}if(!o.support.leadingWhitespace&&\/^\\s\/.test(S)){L.insertBefore(K.createTextNode(S.match(\/^\\s*\/)[0]),L.firstChild)}S=o.makeArray(L.childNodes)}if(S.nodeType){G.push(S)}else{G=o.merge(G,S)}});if(I){for(var J=0;G[J];J++){if(o.nodeName(G[J],"script")&&(!G[J].type||G[J].type.toLowerCase()==="text\/javascript")){E.push(G[J].parentNode?G[J].parentNode.removeChild(G[J]):G[J])}else{if(G[J].nodeType===1){G.splice.apply(G,[J+1,0].concat(o.makeArray(G[J].getElementsByTagName("script"))))}I.appendChild(G[J])}}return E}return G},attr:function(J,G,K){if(!J||J.nodeType==3||J.nodeType==8){return g}var H=!o.isXMLDoc(J),L=K!==g;G=H&&o.props[G]||G;if(J.tagName){var F=\/href|src|style\/.test(G);if(G=="selected"&&J.parentNode){J.parentNode.selectedIndex}if(G in J&&H&&!F){if(L){if(G=="type"&&o.nodeName(J,"input")&&J.parentNode){throw"type property can't be changed"}J[G]=K}if(o.nodeName(J,"form")&&J.getAttributeNode(G)){return J.getAttributeNode(G).nodeValue}if(G=="tabIndex"){var I=J.getAttributeNode("tabIndex");return I&&I.specified?I.value:J.nodeName.match(\/(button|input|object|select|textarea)\/i)?0:J.nodeName.match(\/^(a|area)$\/i)&&J.href?0:g}return J[G]}if(!o.support.style&&H&&G=="style"){return o.attr(J.style,"cssText",K)}if(L){J.setAttribute(G,""+K)}var E=!o.support.hrefNormalized&&H&&F?J.getAttribute(G,2):J.getAttribute(G);return E===null?g:E}if(!o.support.opacity&&G=="opacity"){if(L){J.zoom=1;J.filter=(J.filter||"").replace(\/alpha\\([^)]*\\)\/,"")+(parseInt(K)+""=="NaN"?"":"alpha(opacity="+K*100+")")}return J.filter&&J.filter.indexOf("opacity=")>=0?(parseFloat(J.filter.match(\/opacity=([^)]*)\/)[1])\/100)+"":""}G=G.replace(\/-([a-z])\/ig,function(M,N){return N.toUpperCase()});if(L){J[G]=K}return J[G]},trim:function(E){return(E||"").replace(\/^\\s+|\\s+$\/g,"")},makeArray:function(G){var E=[];if(G!=null){var F=G.length;if(F==null||typeof G==="string"||o.isFunction(G)||G.setInterval){E[0]=G}else{while(F){E[--F]=G[F]}}}return E},inArray:function(G,H){for(var E=0,F=H.length;E<F;E++){if(H[E]===G){return E}}return -1},merge:function(H,E){var F=0,G,I=H.length;if(!o.support.getAll){while((G=E[F++])!=null){if(G.nodeType!=8){H[I++]=G}}}else{while((G=E[F++])!=null){H[I++]=G}}return H},unique:function(K){var F=[],E={};try{for(var G=0,H=K.length;G<H;G++){var J=o.data(K[G]);if(!E[J]){E[J]=true;F.push(K[G])}}}catch(I){F=K}return F},grep:function(F,J,E){var G=[];for(var H=0,I=F.length;H<I;H++){if(!E!=!J(F[H],H)){G.push(F[H])}}return G},map:function(E,J){var F=[];for(var G=0,H=E.length;G<H;G++){var I=J(E[G],G);if(I!=null){F[F.length]=I}}return F.concat.apply([],F)}});var C=navigator.userAgent.toLowerCase();o.browser={version:(C.match(\/.+(?:rv|it|ra|ie)[\\\/: ]([\\d.]+)\/)||[0,"0"])[1],safari:\/webkit\/.test(C),opera:\/opera\/.test(C),msie:\/msie\/.test(C)&&!\/opera\/.test(C),mozilla:\/mozilla\/.test(C)&&!\/(compatible|webkit)\/.test(C)};o.each({parent:function(E){return E.parentNode},parents:function(E){return o.dir(E,"parentNode")},next:function(E){return o.nth(E,2,"nextSibling")},prev:function(E){return o.nth(E,2,"previousSibling")},nextAll:function(E){return o.dir(E,"nextSibling")},prevAll:function(E){return o.dir(E,"previousSibling")},siblings:function(E){return o.sibling(E.parentNode.firstChild,E)},children:function(E){return o.sibling(E.firstChild)},contents:function(E){return o.nodeName(E,"iframe")?E.contentDocument||E.contentWindow.document:o.makeArray(E.childNodes)}},function(E,F){o.fn[E]=function(G){var H=o.map(this,F);if(G&&typeof G=="string"){H=o.multiFilter(G,H)}return this.pushStack(o.unique(H),E,G)}});o.each({appendTo:"append",prependTo:"prepend",insertBefore:"before",insertAfter:"after",replaceAll:"replaceWith"},function(E,F){o.fn[E]=function(G){var J=[],L=o(G);for(var K=0,H=L.length;K<H;K++){$/;"	f
z	../CMSIS/Documentation/RTOS/html/jquery.js	/^(function(){var l=this,g,y=l.jQuery,p=l.$,o=l.jQuery=l.$=function(E,F){return new o.fn.init(E,F)},D=\/^[^<]*(<(.|\\s)+>)[^>]*$|^#([\\w-]+)$\/,f=\/^.[^:#\\[\\.,]*$\/;o.fn=o.prototype={init:function(E,H){E=E||document;if(E.nodeType){this[0]=E;this.length=1;this.context=E;return this}if(typeof E==="string"){var G=D.exec(E);if(G&&(G[1]||!H)){if(G[1]){E=o.clean([G[1]],H)}else{var I=document.getElementById(G[3]);if(I&&I.id!=G[3]){return o().find(E)}var F=o(I||[]);F.context=document;F.selector=E;return F}}else{return o(H).find(E)}}else{if(o.isFunction(E)){return o(document).ready(E)}}if(E.selector&&E.context){this.selector=E.selector;this.context=E.context}return this.setArray(o.isArray(E)?E:o.makeArray(E))},selector:"",jquery:"1.3.2",size:function(){return this.length},get:function(E){return E===g?Array.prototype.slice.call(this):this[E]},pushStack:function(F,H,E){var G=o(F);G.prevObject=this;G.context=this.context;if(H==="find"){G.selector=this.selector+(this.selector?" ":"")+E}else{if(H){G.selector=this.selector+"."+H+"("+E+")"}}return G},setArray:function(E){this.length=0;Array.prototype.push.apply(this,E);return this},each:function(F,E){return o.each(this,F,E)},index:function(E){return o.inArray(E&&E.jquery?E[0]:E,this)},attr:function(F,H,G){var E=F;if(typeof F==="string"){if(H===g){return this[0]&&o[G||"attr"](this[0],F)}else{E={};E[F]=H}}return this.each(function(I){for(F in E){o.attr(G?this.style:this,F,o.prop(this,E[F],G,I,F))}})},css:function(E,F){if((E=="width"||E=="height")&&parseFloat(F)<0){F=g}return this.attr(E,F,"curCSS")},text:function(F){if(typeof F!=="object"&&F!=null){return this.empty().append((this[0]&&this[0].ownerDocument||document).createTextNode(F))}var E="";o.each(F||this,function(){o.each(this.childNodes,function(){if(this.nodeType!=8){E+=this.nodeType!=1?this.nodeValue:o.fn.text([this])}})});return E},wrapAll:function(E){if(this[0]){var F=o(E,this[0].ownerDocument).clone();if(this[0].parentNode){F.insertBefore(this[0])}F.map(function(){var G=this;while(G.firstChild){G=G.firstChild}return G}).append(this)}return this},wrapInner:function(E){return this.each(function(){o(this).contents().wrapAll(E)})},wrap:function(E){return this.each(function(){o(this).wrapAll(E)})},append:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.appendChild(E)}})},prepend:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.insertBefore(E,this.firstChild)}})},before:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this)})},after:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this.nextSibling)})},end:function(){return this.prevObject||o([])},push:[].push,sort:[].sort,splice:[].splice,find:function(E){if(this.length===1){var F=this.pushStack([],"find",E);F.length=0;o.find(E,this[0],F);return F}else{return this.pushStack(o.unique(o.map(this,function(G){return o.find(E,G)})),"find",E)}},clone:function(G){var E=this.map(function(){if(!o.support.noCloneEvent&&!o.isXMLDoc(this)){var I=this.outerHTML;if(!I){var J=this.ownerDocument.createElement("div");J.appendChild(this.cloneNode(true));I=J.innerHTML}return o.clean([I.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,"").replace(\/^\\s*\/,"")])[0]}else{return this.cloneNode(true)}});if(G===true){var H=this.find("*").andSelf(),F=0;E.find("*").andSelf().each(function(){if(this.nodeName!==H[F].nodeName){return}var I=o.data(H[F],"events");for(var K in I){for(var J in I[K]){o.event.add(this,K,I[K][J],I[K][J].data)}}F++})}return E},filter:function(E){return this.pushStack(o.isFunction(E)&&o.grep(this,function(G,F){return E.call(G,F)})||o.multiFilter(E,o.grep(this,function(F){return F.nodeType===1})),"filter",E)},closest:function(E){var G=o.expr.match.POS.test(E)?o(E):null,F=0;return this.map(function(){var H=this;while(H&&H.ownerDocument){if(G?G.index(H)>-1:o(H).is(E)){o.data(H,"closest",F);return H}H=H.parentNode;F++}})},not:function(E){if(typeof E==="string"){if(f.test(E)){return this.pushStack(o.multiFilter(E,this,true),"not",E)}else{E=o.multiFilter(E,this)}}var F=E.length&&E[E.length-1]!==g&&!E.nodeType;return this.filter(function(){return F?o.inArray(this,E)<0:this!=E})},add:function(E){return this.pushStack(o.unique(o.merge(this.get(),typeof E==="string"?o(E):o.makeArray(E))))},is:function(E){return !!E&&o.multiFilter(E,this).length>0},hasClass:function(E){return !!E&&this.is("."+E)},val:function(K){if(K===g){var E=this[0];if(E){if(o.nodeName(E,"option")){return(E.attributes.value||{}).specified?E.value:E.text}if(o.nodeName(E,"select")){var I=E.selectedIndex,L=[],M=E.options,H=E.type=="select-one";if(I<0){return null}for(var F=H?I:0,J=H?I+1:M.length;F<J;F++){var G=M[F];if(G.selected){K=o(G).val();if(H){return K}L.push(K)}}return L}return(E.value||"").replace(\/\\r\/g,"")}return g}if(typeof K==="number"){K+=""}return this.each(function(){if(this.nodeType!=1){return}if(o.isArray(K)&&\/radio|checkbox\/.test(this.type)){this.checked=(o.inArray(this.value,K)>=0||o.inArray(this.name,K)>=0)}else{if(o.nodeName(this,"select")){var N=o.makeArray(K);o("option",this).each(function(){this.selected=(o.inArray(this.value,N)>=0||o.inArray(this.text,N)>=0)});if(!N.length){this.selectedIndex=-1}}else{this.value=K}}})},html:function(E){return E===g?(this[0]?this[0].innerHTML.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,""):null):this.empty().append(E)},replaceWith:function(E){return this.after(E).remove()},eq:function(E){return this.slice(E,+E+1)},slice:function(){return this.pushStack(Array.prototype.slice.apply(this,arguments),"slice",Array.prototype.slice.call(arguments).join(","))},map:function(E){return this.pushStack(o.map(this,function(G,F){return E.call(G,F,G)}))},andSelf:function(){return this.add(this.prevObject)},domManip:function(J,M,L){if(this[0]){var I=(this[0].ownerDocument||this[0]).createDocumentFragment(),F=o.clean(J,(this[0].ownerDocument||this[0]),I),H=I.firstChild;if(H){for(var G=0,E=this.length;G<E;G++){L.call(K(this[G],H),this.length>1||G>0?I.cloneNode(true):I)}}if(F){o.each(F,z)}}return this;function K(N,O){return M&&o.nodeName(N,"table")&&o.nodeName(O,"tr")?(N.getElementsByTagName("tbody")[0]||N.appendChild(N.ownerDocument.createElement("tbody"))):N}}};o.fn.init.prototype=o.fn;function z(E,F){if(F.src){o.ajax({url:F.src,async:false,dataType:"script"})}else{o.globalEval(F.text||F.textContent||F.innerHTML||"")}if(F.parentNode){F.parentNode.removeChild(F)}}function e(){return +new Date}o.extend=o.fn.extend=function(){var J=arguments[0]||{},H=1,I=arguments.length,E=false,G;if(typeof J==="boolean"){E=J;J=arguments[1]||{};H=2}if(typeof J!=="object"&&!o.isFunction(J)){J={}}if(I==H){J=this;--H}for(;H<I;H++){if((G=arguments[H])!=null){for(var F in G){var K=J[F],L=G[F];if(J===L){continue}if(E&&L&&typeof L==="object"&&!L.nodeType){J[F]=o.extend(E,K||(L.length!=null?[]:{}),L)}else{if(L!==g){J[F]=L}}}}}return J};var b=\/z-?index|font-?weight|opacity|zoom|line-?height\/i,q=document.defaultView||{},s=Object.prototype.toString;o.extend({noConflict:function(E){l.$=p;if(E){l.jQuery=y}return o},isFunction:function(E){return s.call(E)==="[object Function]"},isArray:function(E){return s.call(E)==="[object Array]"},isXMLDoc:function(E){return E.nodeType===9&&E.documentElement.nodeName!=="HTML"||!!E.ownerDocument&&o.isXMLDoc(E.ownerDocument)},globalEval:function(G){if(G&&\/\\S\/.test(G)){var F=document.getElementsByTagName("head")[0]||document.documentElement,E=document.createElement("script");E.type="text\/javascript";if(o.support.scriptEval){E.appendChild(document.createTextNode(G))}else{E.text=G}F.insertBefore(E,F.firstChild);F.removeChild(E)}},nodeName:function(F,E){return F.nodeName&&F.nodeName.toUpperCase()==E.toUpperCase()},each:function(G,K,F){var E,H=0,I=G.length;if(F){if(I===g){for(E in G){if(K.apply(G[E],F)===false){break}}}else{for(;H<I;){if(K.apply(G[H++],F)===false){break}}}}else{if(I===g){for(E in G){if(K.call(G[E],E,G[E])===false){break}}}else{for(var J=G[0];H<I&&K.call(J,H,J)!==false;J=G[++H]){}}}return G},prop:function(H,I,G,F,E){if(o.isFunction(I)){I=I.call(H,F)}return typeof I==="number"&&G=="curCSS"&&!b.test(E)?I+"px":I},className:{add:function(E,F){o.each((F||"").split(\/\\s+\/),function(G,H){if(E.nodeType==1&&!o.className.has(E.className,H)){E.className+=(E.className?" ":"")+H}})},remove:function(E,F){if(E.nodeType==1){E.className=F!==g?o.grep(E.className.split(\/\\s+\/),function(G){return !o.className.has(F,G)}).join(" "):""}},has:function(F,E){return F&&o.inArray(E,(F.className||F).toString().split(\/\\s+\/))>-1}},swap:function(H,G,I){var E={};for(var F in G){E[F]=H.style[F];H.style[F]=G[F]}I.call(H);for(var F in G){H.style[F]=E[F]}},css:function(H,F,J,E){if(F=="width"||F=="height"){var L,G={position:"absolute",visibility:"hidden",display:"block"},K=F=="width"?["Left","Right"]:["Top","Bottom"];function I(){L=F=="width"?H.offsetWidth:H.offsetHeight;if(E==="border"){return}o.each(K,function(){if(!E){L-=parseFloat(o.curCSS(H,"padding"+this,true))||0}if(E==="margin"){L+=parseFloat(o.curCSS(H,"margin"+this,true))||0}else{L-=parseFloat(o.curCSS(H,"border"+this+"Width",true))||0}})}if(H.offsetWidth!==0){I()}else{o.swap(H,G,I)}return Math.max(0,Math.round(L))}return o.curCSS(H,F,J)},curCSS:function(I,F,G){var L,E=I.style;if(F=="opacity"&&!o.support.opacity){L=o.attr(E,"opacity");return L==""?"1":L}if(F.match(\/float\/i)){F=w}if(!G&&E&&E[F]){L=E[F]}else{if(q.getComputedStyle){if(F.match(\/float\/i)){F="float"}F=F.replace(\/([A-Z])\/g,"-$1").toLowerCase();var M=q.getComputedStyle(I,null);if(M){L=M.getPropertyValue(F)}if(F=="opacity"&&L==""){L="1"}}else{if(I.currentStyle){var J=F.replace(\/\\-(\\w)\/g,function(N,O){return O.toUpperCase()});L=I.currentStyle[F]||I.currentStyle[J];if(!\/^\\d+(px)?$\/i.test(L)&&\/^\\d\/.test(L)){var H=E.left,K=I.runtimeStyle.left;I.runtimeStyle.left=I.currentStyle.left;E.left=L||0;L=E.pixelLeft+"px";E.left=H;I.runtimeStyle.left=K}}}}return L},clean:function(F,K,I){K=K||document;if(typeof K.createElement==="undefined"){K=K.ownerDocument||K[0]&&K[0].ownerDocument||document}if(!I&&F.length===1&&typeof F[0]==="string"){var H=\/^<(\\w+)\\s*\\\/?>$\/.exec(F[0]);if(H){return[K.createElement(H[1])]}}var G=[],E=[],L=K.createElement("div");o.each(F,function(P,S){if(typeof S==="number"){S+=""}if(!S){return}if(typeof S==="string"){S=S.replace(\/(<(\\w+)[^>]*?)\\\/>\/g,function(U,V,T){return T.match(\/^(abbr|br|col|img|input|link|meta|param|hr|area|embed)$\/i)?U:V+"><\/"+T+">"});var O=S.replace(\/^\\s+\/,"").substring(0,10).toLowerCase();var Q=!O.indexOf("<opt")&&[1,"<select multiple='multiple'>","<\/select>"]||!O.indexOf("<leg")&&[1,"<fieldset>","<\/fieldset>"]||O.match(\/^<(thead|tbody|tfoot|colg|cap)\/)&&[1,"<table>","<\/table>"]||!O.indexOf("<tr")&&[2,"<table><tbody>","<\/tbody><\/table>"]||(!O.indexOf("<td")||!O.indexOf("<th"))&&[3,"<table><tbody><tr>","<\/tr><\/tbody><\/table>"]||!O.indexOf("<col")&&[2,"<table><tbody><\/tbody><colgroup>","<\/colgroup><\/table>"]||!o.support.htmlSerialize&&[1,"div<div>","<\/div>"]||[0,"",""];L.innerHTML=Q[1]+S+Q[2];while(Q[0]--){L=L.lastChild}if(!o.support.tbody){var R=\/<tbody\/i.test(S),N=!O.indexOf("<table")&&!R?L.firstChild&&L.firstChild.childNodes:Q[1]=="<table>"&&!R?L.childNodes:[];for(var M=N.length-1;M>=0;--M){if(o.nodeName(N[M],"tbody")&&!N[M].childNodes.length){N[M].parentNode.removeChild(N[M])}}}if(!o.support.leadingWhitespace&&\/^\\s\/.test(S)){L.insertBefore(K.createTextNode(S.match(\/^\\s*\/)[0]),L.firstChild)}S=o.makeArray(L.childNodes)}if(S.nodeType){G.push(S)}else{G=o.merge(G,S)}});if(I){for(var J=0;G[J];J++){if(o.nodeName(G[J],"script")&&(!G[J].type||G[J].type.toLowerCase()==="text\/javascript")){E.push(G[J].parentNode?G[J].parentNode.removeChild(G[J]):G[J])}else{if(G[J].nodeType===1){G.splice.apply(G,[J+1,0].concat(o.makeArray(G[J].getElementsByTagName("script"))))}I.appendChild(G[J])}}return E}return G},attr:function(J,G,K){if(!J||J.nodeType==3||J.nodeType==8){return g}var H=!o.isXMLDoc(J),L=K!==g;G=H&&o.props[G]||G;if(J.tagName){var F=\/href|src|style\/.test(G);if(G=="selected"&&J.parentNode){J.parentNode.selectedIndex}if(G in J&&H&&!F){if(L){if(G=="type"&&o.nodeName(J,"input")&&J.parentNode){throw"type property can't be changed"}J[G]=K}if(o.nodeName(J,"form")&&J.getAttributeNode(G)){return J.getAttributeNode(G).nodeValue}if(G=="tabIndex"){var I=J.getAttributeNode("tabIndex");return I&&I.specified?I.value:J.nodeName.match(\/(button|input|object|select|textarea)\/i)?0:J.nodeName.match(\/^(a|area)$\/i)&&J.href?0:g}return J[G]}if(!o.support.style&&H&&G=="style"){return o.attr(J.style,"cssText",K)}if(L){J.setAttribute(G,""+K)}var E=!o.support.hrefNormalized&&H&&F?J.getAttribute(G,2):J.getAttribute(G);return E===null?g:E}if(!o.support.opacity&&G=="opacity"){if(L){J.zoom=1;J.filter=(J.filter||"").replace(\/alpha\\([^)]*\\)\/,"")+(parseInt(K)+""=="NaN"?"":"alpha(opacity="+K*100+")")}return J.filter&&J.filter.indexOf("opacity=")>=0?(parseFloat(J.filter.match(\/opacity=([^)]*)\/)[1])\/100)+"":""}G=G.replace(\/-([a-z])\/ig,function(M,N){return N.toUpperCase()});if(L){J[G]=K}return J[G]},trim:function(E){return(E||"").replace(\/^\\s+|\\s+$\/g,"")},makeArray:function(G){var E=[];if(G!=null){var F=G.length;if(F==null||typeof G==="string"||o.isFunction(G)||G.setInterval){E[0]=G}else{while(F){E[--F]=G[F]}}}return E},inArray:function(G,H){for(var E=0,F=H.length;E<F;E++){if(H[E]===G){return E}}return -1},merge:function(H,E){var F=0,G,I=H.length;if(!o.support.getAll){while((G=E[F++])!=null){if(G.nodeType!=8){H[I++]=G}}}else{while((G=E[F++])!=null){H[I++]=G}}return H},unique:function(K){var F=[],E={};try{for(var G=0,H=K.length;G<H;G++){var J=o.data(K[G]);if(!E[J]){E[J]=true;F.push(K[G])}}}catch(I){F=K}return F},grep:function(F,J,E){var G=[];for(var H=0,I=F.length;H<I;H++){if(!E!=!J(F[H],H)){G.push(F[H])}}return G},map:function(E,J){var F=[];for(var G=0,H=E.length;G<H;G++){var I=J(E[G],G);if(I!=null){F[F.length]=I}}return F.concat.apply([],F)}});var C=navigator.userAgent.toLowerCase();o.browser={version:(C.match(\/.+(?:rv|it|ra|ie)[\\\/: ]([\\d.]+)\/)||[0,"0"])[1],safari:\/webkit\/.test(C),opera:\/opera\/.test(C),msie:\/msie\/.test(C)&&!\/opera\/.test(C),mozilla:\/mozilla\/.test(C)&&!\/(compatible|webkit)\/.test(C)};o.each({parent:function(E){return E.parentNode},parents:function(E){return o.dir(E,"parentNode")},next:function(E){return o.nth(E,2,"nextSibling")},prev:function(E){return o.nth(E,2,"previousSibling")},nextAll:function(E){return o.dir(E,"nextSibling")},prevAll:function(E){return o.dir(E,"previousSibling")},siblings:function(E){return o.sibling(E.parentNode.firstChild,E)},children:function(E){return o.sibling(E.firstChild)},contents:function(E){return o.nodeName(E,"iframe")?E.contentDocument||E.contentWindow.document:o.makeArray(E.childNodes)}},function(E,F){o.fn[E]=function(G){var H=o.map(this,F);if(G&&typeof G=="string"){H=o.multiFilter(G,H)}return this.pushStack(o.unique(H),E,G)}});o.each({appendTo:"append",prependTo:"prepend",insertBefore:"before",insertAfter:"after",replaceAll:"replaceWith"},function(E,F){o.fn[E]=function(G){var J=[],L=o(G);for(var K=0,H=L.length;K<H;K++){$/;"	f
z	../CMSIS/Documentation/SVD/html/jquery.js	/^(function(){var l=this,g,y=l.jQuery,p=l.$,o=l.jQuery=l.$=function(E,F){return new o.fn.init(E,F)},D=\/^[^<]*(<(.|\\s)+>)[^>]*$|^#([\\w-]+)$\/,f=\/^.[^:#\\[\\.,]*$\/;o.fn=o.prototype={init:function(E,H){E=E||document;if(E.nodeType){this[0]=E;this.length=1;this.context=E;return this}if(typeof E==="string"){var G=D.exec(E);if(G&&(G[1]||!H)){if(G[1]){E=o.clean([G[1]],H)}else{var I=document.getElementById(G[3]);if(I&&I.id!=G[3]){return o().find(E)}var F=o(I||[]);F.context=document;F.selector=E;return F}}else{return o(H).find(E)}}else{if(o.isFunction(E)){return o(document).ready(E)}}if(E.selector&&E.context){this.selector=E.selector;this.context=E.context}return this.setArray(o.isArray(E)?E:o.makeArray(E))},selector:"",jquery:"1.3.2",size:function(){return this.length},get:function(E){return E===g?Array.prototype.slice.call(this):this[E]},pushStack:function(F,H,E){var G=o(F);G.prevObject=this;G.context=this.context;if(H==="find"){G.selector=this.selector+(this.selector?" ":"")+E}else{if(H){G.selector=this.selector+"."+H+"("+E+")"}}return G},setArray:function(E){this.length=0;Array.prototype.push.apply(this,E);return this},each:function(F,E){return o.each(this,F,E)},index:function(E){return o.inArray(E&&E.jquery?E[0]:E,this)},attr:function(F,H,G){var E=F;if(typeof F==="string"){if(H===g){return this[0]&&o[G||"attr"](this[0],F)}else{E={};E[F]=H}}return this.each(function(I){for(F in E){o.attr(G?this.style:this,F,o.prop(this,E[F],G,I,F))}})},css:function(E,F){if((E=="width"||E=="height")&&parseFloat(F)<0){F=g}return this.attr(E,F,"curCSS")},text:function(F){if(typeof F!=="object"&&F!=null){return this.empty().append((this[0]&&this[0].ownerDocument||document).createTextNode(F))}var E="";o.each(F||this,function(){o.each(this.childNodes,function(){if(this.nodeType!=8){E+=this.nodeType!=1?this.nodeValue:o.fn.text([this])}})});return E},wrapAll:function(E){if(this[0]){var F=o(E,this[0].ownerDocument).clone();if(this[0].parentNode){F.insertBefore(this[0])}F.map(function(){var G=this;while(G.firstChild){G=G.firstChild}return G}).append(this)}return this},wrapInner:function(E){return this.each(function(){o(this).contents().wrapAll(E)})},wrap:function(E){return this.each(function(){o(this).wrapAll(E)})},append:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.appendChild(E)}})},prepend:function(){return this.domManip(arguments,true,function(E){if(this.nodeType==1){this.insertBefore(E,this.firstChild)}})},before:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this)})},after:function(){return this.domManip(arguments,false,function(E){this.parentNode.insertBefore(E,this.nextSibling)})},end:function(){return this.prevObject||o([])},push:[].push,sort:[].sort,splice:[].splice,find:function(E){if(this.length===1){var F=this.pushStack([],"find",E);F.length=0;o.find(E,this[0],F);return F}else{return this.pushStack(o.unique(o.map(this,function(G){return o.find(E,G)})),"find",E)}},clone:function(G){var E=this.map(function(){if(!o.support.noCloneEvent&&!o.isXMLDoc(this)){var I=this.outerHTML;if(!I){var J=this.ownerDocument.createElement("div");J.appendChild(this.cloneNode(true));I=J.innerHTML}return o.clean([I.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,"").replace(\/^\\s*\/,"")])[0]}else{return this.cloneNode(true)}});if(G===true){var H=this.find("*").andSelf(),F=0;E.find("*").andSelf().each(function(){if(this.nodeName!==H[F].nodeName){return}var I=o.data(H[F],"events");for(var K in I){for(var J in I[K]){o.event.add(this,K,I[K][J],I[K][J].data)}}F++})}return E},filter:function(E){return this.pushStack(o.isFunction(E)&&o.grep(this,function(G,F){return E.call(G,F)})||o.multiFilter(E,o.grep(this,function(F){return F.nodeType===1})),"filter",E)},closest:function(E){var G=o.expr.match.POS.test(E)?o(E):null,F=0;return this.map(function(){var H=this;while(H&&H.ownerDocument){if(G?G.index(H)>-1:o(H).is(E)){o.data(H,"closest",F);return H}H=H.parentNode;F++}})},not:function(E){if(typeof E==="string"){if(f.test(E)){return this.pushStack(o.multiFilter(E,this,true),"not",E)}else{E=o.multiFilter(E,this)}}var F=E.length&&E[E.length-1]!==g&&!E.nodeType;return this.filter(function(){return F?o.inArray(this,E)<0:this!=E})},add:function(E){return this.pushStack(o.unique(o.merge(this.get(),typeof E==="string"?o(E):o.makeArray(E))))},is:function(E){return !!E&&o.multiFilter(E,this).length>0},hasClass:function(E){return !!E&&this.is("."+E)},val:function(K){if(K===g){var E=this[0];if(E){if(o.nodeName(E,"option")){return(E.attributes.value||{}).specified?E.value:E.text}if(o.nodeName(E,"select")){var I=E.selectedIndex,L=[],M=E.options,H=E.type=="select-one";if(I<0){return null}for(var F=H?I:0,J=H?I+1:M.length;F<J;F++){var G=M[F];if(G.selected){K=o(G).val();if(H){return K}L.push(K)}}return L}return(E.value||"").replace(\/\\r\/g,"")}return g}if(typeof K==="number"){K+=""}return this.each(function(){if(this.nodeType!=1){return}if(o.isArray(K)&&\/radio|checkbox\/.test(this.type)){this.checked=(o.inArray(this.value,K)>=0||o.inArray(this.name,K)>=0)}else{if(o.nodeName(this,"select")){var N=o.makeArray(K);o("option",this).each(function(){this.selected=(o.inArray(this.value,N)>=0||o.inArray(this.text,N)>=0)});if(!N.length){this.selectedIndex=-1}}else{this.value=K}}})},html:function(E){return E===g?(this[0]?this[0].innerHTML.replace(\/ jQuery\\d+="(?:\\d+|null)"\/g,""):null):this.empty().append(E)},replaceWith:function(E){return this.after(E).remove()},eq:function(E){return this.slice(E,+E+1)},slice:function(){return this.pushStack(Array.prototype.slice.apply(this,arguments),"slice",Array.prototype.slice.call(arguments).join(","))},map:function(E){return this.pushStack(o.map(this,function(G,F){return E.call(G,F,G)}))},andSelf:function(){return this.add(this.prevObject)},domManip:function(J,M,L){if(this[0]){var I=(this[0].ownerDocument||this[0]).createDocumentFragment(),F=o.clean(J,(this[0].ownerDocument||this[0]),I),H=I.firstChild;if(H){for(var G=0,E=this.length;G<E;G++){L.call(K(this[G],H),this.length>1||G>0?I.cloneNode(true):I)}}if(F){o.each(F,z)}}return this;function K(N,O){return M&&o.nodeName(N,"table")&&o.nodeName(O,"tr")?(N.getElementsByTagName("tbody")[0]||N.appendChild(N.ownerDocument.createElement("tbody"))):N}}};o.fn.init.prototype=o.fn;function z(E,F){if(F.src){o.ajax({url:F.src,async:false,dataType:"script"})}else{o.globalEval(F.text||F.textContent||F.innerHTML||"")}if(F.parentNode){F.parentNode.removeChild(F)}}function e(){return +new Date}o.extend=o.fn.extend=function(){var J=arguments[0]||{},H=1,I=arguments.length,E=false,G;if(typeof J==="boolean"){E=J;J=arguments[1]||{};H=2}if(typeof J!=="object"&&!o.isFunction(J)){J={}}if(I==H){J=this;--H}for(;H<I;H++){if((G=arguments[H])!=null){for(var F in G){var K=J[F],L=G[F];if(J===L){continue}if(E&&L&&typeof L==="object"&&!L.nodeType){J[F]=o.extend(E,K||(L.length!=null?[]:{}),L)}else{if(L!==g){J[F]=L}}}}}return J};var b=\/z-?index|font-?weight|opacity|zoom|line-?height\/i,q=document.defaultView||{},s=Object.prototype.toString;o.extend({noConflict:function(E){l.$=p;if(E){l.jQuery=y}return o},isFunction:function(E){return s.call(E)==="[object Function]"},isArray:function(E){return s.call(E)==="[object Array]"},isXMLDoc:function(E){return E.nodeType===9&&E.documentElement.nodeName!=="HTML"||!!E.ownerDocument&&o.isXMLDoc(E.ownerDocument)},globalEval:function(G){if(G&&\/\\S\/.test(G)){var F=document.getElementsByTagName("head")[0]||document.documentElement,E=document.createElement("script");E.type="text\/javascript";if(o.support.scriptEval){E.appendChild(document.createTextNode(G))}else{E.text=G}F.insertBefore(E,F.firstChild);F.removeChild(E)}},nodeName:function(F,E){return F.nodeName&&F.nodeName.toUpperCase()==E.toUpperCase()},each:function(G,K,F){var E,H=0,I=G.length;if(F){if(I===g){for(E in G){if(K.apply(G[E],F)===false){break}}}else{for(;H<I;){if(K.apply(G[H++],F)===false){break}}}}else{if(I===g){for(E in G){if(K.call(G[E],E,G[E])===false){break}}}else{for(var J=G[0];H<I&&K.call(J,H,J)!==false;J=G[++H]){}}}return G},prop:function(H,I,G,F,E){if(o.isFunction(I)){I=I.call(H,F)}return typeof I==="number"&&G=="curCSS"&&!b.test(E)?I+"px":I},className:{add:function(E,F){o.each((F||"").split(\/\\s+\/),function(G,H){if(E.nodeType==1&&!o.className.has(E.className,H)){E.className+=(E.className?" ":"")+H}})},remove:function(E,F){if(E.nodeType==1){E.className=F!==g?o.grep(E.className.split(\/\\s+\/),function(G){return !o.className.has(F,G)}).join(" "):""}},has:function(F,E){return F&&o.inArray(E,(F.className||F).toString().split(\/\\s+\/))>-1}},swap:function(H,G,I){var E={};for(var F in G){E[F]=H.style[F];H.style[F]=G[F]}I.call(H);for(var F in G){H.style[F]=E[F]}},css:function(H,F,J,E){if(F=="width"||F=="height"){var L,G={position:"absolute",visibility:"hidden",display:"block"},K=F=="width"?["Left","Right"]:["Top","Bottom"];function I(){L=F=="width"?H.offsetWidth:H.offsetHeight;if(E==="border"){return}o.each(K,function(){if(!E){L-=parseFloat(o.curCSS(H,"padding"+this,true))||0}if(E==="margin"){L+=parseFloat(o.curCSS(H,"margin"+this,true))||0}else{L-=parseFloat(o.curCSS(H,"border"+this+"Width",true))||0}})}if(H.offsetWidth!==0){I()}else{o.swap(H,G,I)}return Math.max(0,Math.round(L))}return o.curCSS(H,F,J)},curCSS:function(I,F,G){var L,E=I.style;if(F=="opacity"&&!o.support.opacity){L=o.attr(E,"opacity");return L==""?"1":L}if(F.match(\/float\/i)){F=w}if(!G&&E&&E[F]){L=E[F]}else{if(q.getComputedStyle){if(F.match(\/float\/i)){F="float"}F=F.replace(\/([A-Z])\/g,"-$1").toLowerCase();var M=q.getComputedStyle(I,null);if(M){L=M.getPropertyValue(F)}if(F=="opacity"&&L==""){L="1"}}else{if(I.currentStyle){var J=F.replace(\/\\-(\\w)\/g,function(N,O){return O.toUpperCase()});L=I.currentStyle[F]||I.currentStyle[J];if(!\/^\\d+(px)?$\/i.test(L)&&\/^\\d\/.test(L)){var H=E.left,K=I.runtimeStyle.left;I.runtimeStyle.left=I.currentStyle.left;E.left=L||0;L=E.pixelLeft+"px";E.left=H;I.runtimeStyle.left=K}}}}return L},clean:function(F,K,I){K=K||document;if(typeof K.createElement==="undefined"){K=K.ownerDocument||K[0]&&K[0].ownerDocument||document}if(!I&&F.length===1&&typeof F[0]==="string"){var H=\/^<(\\w+)\\s*\\\/?>$\/.exec(F[0]);if(H){return[K.createElement(H[1])]}}var G=[],E=[],L=K.createElement("div");o.each(F,function(P,S){if(typeof S==="number"){S+=""}if(!S){return}if(typeof S==="string"){S=S.replace(\/(<(\\w+)[^>]*?)\\\/>\/g,function(U,V,T){return T.match(\/^(abbr|br|col|img|input|link|meta|param|hr|area|embed)$\/i)?U:V+"><\/"+T+">"});var O=S.replace(\/^\\s+\/,"").substring(0,10).toLowerCase();var Q=!O.indexOf("<opt")&&[1,"<select multiple='multiple'>","<\/select>"]||!O.indexOf("<leg")&&[1,"<fieldset>","<\/fieldset>"]||O.match(\/^<(thead|tbody|tfoot|colg|cap)\/)&&[1,"<table>","<\/table>"]||!O.indexOf("<tr")&&[2,"<table><tbody>","<\/tbody><\/table>"]||(!O.indexOf("<td")||!O.indexOf("<th"))&&[3,"<table><tbody><tr>","<\/tr><\/tbody><\/table>"]||!O.indexOf("<col")&&[2,"<table><tbody><\/tbody><colgroup>","<\/colgroup><\/table>"]||!o.support.htmlSerialize&&[1,"div<div>","<\/div>"]||[0,"",""];L.innerHTML=Q[1]+S+Q[2];while(Q[0]--){L=L.lastChild}if(!o.support.tbody){var R=\/<tbody\/i.test(S),N=!O.indexOf("<table")&&!R?L.firstChild&&L.firstChild.childNodes:Q[1]=="<table>"&&!R?L.childNodes:[];for(var M=N.length-1;M>=0;--M){if(o.nodeName(N[M],"tbody")&&!N[M].childNodes.length){N[M].parentNode.removeChild(N[M])}}}if(!o.support.leadingWhitespace&&\/^\\s\/.test(S)){L.insertBefore(K.createTextNode(S.match(\/^\\s*\/)[0]),L.firstChild)}S=o.makeArray(L.childNodes)}if(S.nodeType){G.push(S)}else{G=o.merge(G,S)}});if(I){for(var J=0;G[J];J++){if(o.nodeName(G[J],"script")&&(!G[J].type||G[J].type.toLowerCase()==="text\/javascript")){E.push(G[J].parentNode?G[J].parentNode.removeChild(G[J]):G[J])}else{if(G[J].nodeType===1){G.splice.apply(G,[J+1,0].concat(o.makeArray(G[J].getElementsByTagName("script"))))}I.appendChild(G[J])}}return E}return G},attr:function(J,G,K){if(!J||J.nodeType==3||J.nodeType==8){return g}var H=!o.isXMLDoc(J),L=K!==g;G=H&&o.props[G]||G;if(J.tagName){var F=\/href|src|style\/.test(G);if(G=="selected"&&J.parentNode){J.parentNode.selectedIndex}if(G in J&&H&&!F){if(L){if(G=="type"&&o.nodeName(J,"input")&&J.parentNode){throw"type property can't be changed"}J[G]=K}if(o.nodeName(J,"form")&&J.getAttributeNode(G)){return J.getAttributeNode(G).nodeValue}if(G=="tabIndex"){var I=J.getAttributeNode("tabIndex");return I&&I.specified?I.value:J.nodeName.match(\/(button|input|object|select|textarea)\/i)?0:J.nodeName.match(\/^(a|area)$\/i)&&J.href?0:g}return J[G]}if(!o.support.style&&H&&G=="style"){return o.attr(J.style,"cssText",K)}if(L){J.setAttribute(G,""+K)}var E=!o.support.hrefNormalized&&H&&F?J.getAttribute(G,2):J.getAttribute(G);return E===null?g:E}if(!o.support.opacity&&G=="opacity"){if(L){J.zoom=1;J.filter=(J.filter||"").replace(\/alpha\\([^)]*\\)\/,"")+(parseInt(K)+""=="NaN"?"":"alpha(opacity="+K*100+")")}return J.filter&&J.filter.indexOf("opacity=")>=0?(parseFloat(J.filter.match(\/opacity=([^)]*)\/)[1])\/100)+"":""}G=G.replace(\/-([a-z])\/ig,function(M,N){return N.toUpperCase()});if(L){J[G]=K}return J[G]},trim:function(E){return(E||"").replace(\/^\\s+|\\s+$\/g,"")},makeArray:function(G){var E=[];if(G!=null){var F=G.length;if(F==null||typeof G==="string"||o.isFunction(G)||G.setInterval){E[0]=G}else{while(F){E[--F]=G[F]}}}return E},inArray:function(G,H){for(var E=0,F=H.length;E<F;E++){if(H[E]===G){return E}}return -1},merge:function(H,E){var F=0,G,I=H.length;if(!o.support.getAll){while((G=E[F++])!=null){if(G.nodeType!=8){H[I++]=G}}}else{while((G=E[F++])!=null){H[I++]=G}}return H},unique:function(K){var F=[],E={};try{for(var G=0,H=K.length;G<H;G++){var J=o.data(K[G]);if(!E[J]){E[J]=true;F.push(K[G])}}}catch(I){F=K}return F},grep:function(F,J,E){var G=[];for(var H=0,I=F.length;H<I;H++){if(!E!=!J(F[H],H)){G.push(F[H])}}return G},map:function(E,J){var F=[];for(var G=0,H=E.length;G<H;G++){var I=J(E[G],G);if(I!=null){F[F.length]=I}}return F.concat.apply([],F)}});var C=navigator.userAgent.toLowerCase();o.browser={version:(C.match(\/.+(?:rv|it|ra|ie)[\\\/: ]([\\d.]+)\/)||[0,"0"])[1],safari:\/webkit\/.test(C),opera:\/opera\/.test(C),msie:\/msie\/.test(C)&&!\/opera\/.test(C),mozilla:\/mozilla\/.test(C)&&!\/(compatible|webkit)\/.test(C)};o.each({parent:function(E){return E.parentNode},parents:function(E){return o.dir(E,"parentNode")},next:function(E){return o.nth(E,2,"nextSibling")},prev:function(E){return o.nth(E,2,"previousSibling")},nextAll:function(E){return o.dir(E,"nextSibling")},prevAll:function(E){return o.dir(E,"previousSibling")},siblings:function(E){return o.sibling(E.parentNode.firstChild,E)},children:function(E){return o.sibling(E.firstChild)},contents:function(E){return o.nodeName(E,"iframe")?E.contentDocument||E.contentWindow.document:o.makeArray(E.childNodes)}},function(E,F){o.fn[E]=function(G){var H=o.map(this,F);if(G&&typeof G=="string"){H=o.multiFilter(G,H)}return this.pushStack(o.unique(H),E,G)}});o.each({appendTo:"append",prependTo:"prepend",insertBefore:"before",insertAfter:"after",replaceAll:"replaceWith"},function(E,F){o.fn[E]=function(G){var J=[],L=o(G);for(var K=0,H=L.length;K<H;K++){$/;"	f
