================================================================
== Vivado Place & Route Results
================================================================
+ General Information:
    * Date:            Sat Dec 28 13:04:32 MST 2024
    * Version:         2024.2 (Build 5238294 on Nov  8 2024)
    * Project:         fir_filter_vitis
    * Solution:        hls (Vivado IP Flow Target)
    * Product family:  zynq
    * Target device:   xc7z020-clg400-1


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * Place & Route target clock:  20 ns
    * C-Synthesis target clock:    20 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Place & Route Options:
    * config_export -vivado_impl_strategy:  default
    * config_export -vivado_phys_opt:       auto

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== Place & Route Resource Summary
================================================================
LUT:              9645
FF:               18792
DSP:              150
BRAM:             2
URAM:             0
SRL:              157


================================================================
== Place & Route Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 20.000      |
| Post-Synthesis | 12.736      |
| Post-Route     | 18.859      |
+----------------+-------------+


================================================================
== Place & Route Resources
================================================================
+-------------------------------------------------+------+-------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                            | LUT  | FF    | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+-------------------------------------------------+------+-------+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                            | 9645 | 18792 | 150 | 2    |      |     |        |      |         |          |        |
|   (inst)                                        | 20   | 6550  |     |      |      |     |        |      |         |          |        |
|   CTRL_s_axi_U                                  | 254  | 277   |     |      |      |     |        |      |         |          |        |
|   gmem_m_axi_U                                  | 1315 | 1923  |     | 2    |      |     |        |      |         |          |        |
|   grp_fir_opt_Pipeline_CO_EFFICIENTS_fu_908     | 95   | 17    |     |      |      |     |        |      |         |          |        |
|     (grp_fir_opt_Pipeline_CO_EFFICIENTS_fu_908) | 78   | 15    |     |      |      |     |        |      |         |          |        |
|   grp_fir_opt_Pipeline_SWEEP_fu_1113            | 7962 | 10025 | 150 |      |      |     |        |      |         |          |        |
|     (grp_fir_opt_Pipeline_SWEEP_fu_1113)        | 608  | 10023 | 1   |      |      |     |        |      |         |          |        |
|     mul_32s_32s_32_1_1_U102                     | 111  |       | 3   |      |      |     |        |      |         |          |        |
|     mul_32s_32s_32_1_1_U103                     | 79   |       | 3   |      |      |     |        |      |         |          |        |
|     mul_32s_32s_32_1_1_U104                     | 80   |       | 3   |      |      |     |        |      |         |          |        |
|     mul_32s_32s_32_1_1_U105                     | 79   |       | 3   |      |      |     |        |      |         |          |        |
|     mul_32s_32s_32_1_1_U106                     | 141  |       | 3   |      |      |     |        |      |         |          |        |
|     mul_32s_32s_32_1_1_U107                     | 111  |       | 3   |      |      |     |        |      |         |          |        |
|     mul_32s_32s_32_1_1_U108                     | 120  |       | 2   |      |      |     |        |      |         |          |        |
|     mul_32s_32s_32_1_1_U109                     | 79   |       | 3   |      |      |     |        |      |         |          |        |
|     mul_32s_32s_32_1_1_U110                     | 110  |       | 3   |      |      |     |        |      |         |          |        |
|     mul_32s_32s_32_1_1_U111                     | 111  |       | 3   |      |      |     |        |      |         |          |        |
|     mul_32s_32s_32_1_1_U112                     | 111  |       | 3   |      |      |     |        |      |         |          |        |
|     mul_32s_32s_32_1_1_U113                     | 80   |       | 3   |      |      |     |        |      |         |          |        |
|     mul_32s_32s_32_1_1_U114                     | 80   |       | 3   |      |      |     |        |      |         |          |        |
|     mul_32s_32s_32_1_1_U115                     | 79   |       | 3   |      |      |     |        |      |         |          |        |
|     mul_32s_32s_32_1_1_U116                     | 111  |       | 3   |      |      |     |        |      |         |          |        |
|     mul_32s_32s_32_1_1_U117                     | 142  |       | 3   |      |      |     |        |      |         |          |        |
|     mul_32s_32s_32_1_1_U118                     | 79   |       | 3   |      |      |     |        |      |         |          |        |
|     mul_32s_32s_32_1_1_U119                     | 111  |       | 3   |      |      |     |        |      |         |          |        |
|     mul_32s_32s_32_1_1_U120                     | 110  |       | 3   |      |      |     |        |      |         |          |        |
|     mul_32s_32s_32_1_1_U121                     | 111  |       | 3   |      |      |     |        |      |         |          |        |
|     mul_32s_32s_32_1_1_U122                     | 80   |       | 3   |      |      |     |        |      |         |          |        |
|     mul_32s_32s_32_1_1_U123                     | 80   |       | 3   |      |      |     |        |      |         |          |        |
|     mul_32s_32s_32_1_1_U124                     | 142  |       | 3   |      |      |     |        |      |         |          |        |
|     mul_32s_32s_32_1_1_U125                     | 80   |       | 3   |      |      |     |        |      |         |          |        |
|     mul_32s_32s_32_1_1_U126                     | 111  |       | 3   |      |      |     |        |      |         |          |        |
|     mul_32s_32s_32_1_1_U127                     | 79   |       | 3   |      |      |     |        |      |         |          |        |
|     mul_32s_32s_32_1_1_U128                     | 110  |       | 3   |      |      |     |        |      |         |          |        |
|     mul_32s_32s_32_1_1_U129                     | 110  |       | 3   |      |      |     |        |      |         |          |        |
|     mul_32s_32s_32_1_1_U130                     | 112  |       | 3   |      |      |     |        |      |         |          |        |
|     mul_32s_32s_32_1_1_U131                     | 79   |       | 3   |      |      |     |        |      |         |          |        |
|     mul_32s_32s_32_1_1_U132                     | 110  |       | 3   |      |      |     |        |      |         |          |        |
|     mul_32s_32s_32_1_1_U133                     | 111  |       | 3   |      |      |     |        |      |         |          |        |
|     mul_32s_32s_32_1_1_U134                     | 112  |       | 3   |      |      |     |        |      |         |          |        |
|     mul_32s_32s_32_1_1_U135                     | 141  |       | 3   |      |      |     |        |      |         |          |        |
|     mul_32s_32s_32_1_1_U136                     | 79   |       | 3   |      |      |     |        |      |         |          |        |
|     mul_32s_32s_32_1_1_U137                     | 79   |       | 3   |      |      |     |        |      |         |          |        |
|     mul_32s_32s_32_1_1_U138                     | 111  |       | 3   |      |      |     |        |      |         |          |        |
|     mul_32s_32s_32_1_1_U139                     | 112  |       | 3   |      |      |     |        |      |         |          |        |
|     mul_32s_32s_32_1_1_U140                     | 111  |       | 3   |      |      |     |        |      |         |          |        |
|     mul_32s_32s_32_1_1_U141                     | 142  |       | 3   |      |      |     |        |      |         |          |        |
|     mul_32s_32s_32_1_1_U142                     | 112  |       | 3   |      |      |     |        |      |         |          |        |
|     mul_32s_32s_32_1_1_U143                     | 111  |       | 3   |      |      |     |        |      |         |          |        |
|     mul_32s_32s_32_1_1_U144                     | 80   |       | 3   |      |      |     |        |      |         |          |        |
|     mul_32s_32s_32_1_1_U145                     | 112  |       | 3   |      |      |     |        |      |         |          |        |
|     mul_32s_32s_32_1_1_U146                     | 111  |       | 3   |      |      |     |        |      |         |          |        |
|     mul_32s_32s_32_1_1_U147                     | 110  |       | 3   |      |      |     |        |      |         |          |        |
|     mul_32s_32s_32_1_1_U148                     | 112  |       | 3   |      |      |     |        |      |         |          |        |
|     mul_32s_32s_32_1_1_U149                     | 110  |       | 3   |      |      |     |        |      |         |          |        |
|     mul_32s_32s_32_1_1_U150                     | 111  |       | 3   |      |      |     |        |      |         |          |        |
|     mul_32s_32s_32_1_1_U151                     | 48   |       | 3   |      |      |     |        |      |         |          |        |
+-------------------------------------------------+------+-------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== Place & Route Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 18.13% | OK     |
| FD                                                        | 50%       | 17.66% | OK     |
| LUTRAM+SRL                                                | 25%       | 0.90%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 68.18% | OK     |
| RAMB/FIFO                                                 | 80%       | 0.71%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 34.45% | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 998       | 184    | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 2.38   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== Place & Route Timing Paths
================================================================
* Timing was met
+-------+-------+------------------------------------------------------------------+----------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                                   | ENDPOINT PIN                           | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                                  |                                        |              |            |                |          DELAY |        DELAY |
+-------+-------+------------------------------------------------------------------+----------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 1.141 | gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK | fir_opt_int_int_int_int_co_4_reg[26]/D |            0 |        101 |         18.730 |          2.454 |       16.276 |
| Path2 | 1.238 | gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK | p_ZZ7fir_optPiS_iS_E2co_33_reg[26]/D   |            0 |        101 |         18.633 |          2.454 |       16.179 |
| Path3 | 1.372 | gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK | p_ZZ7fir_optPiS_iS_E2co_19_reg[26]/D   |            0 |        101 |         18.499 |          2.454 |       16.045 |
| Path4 | 1.704 | gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK | p_ZZ7fir_optPiS_iS_E2co_26_reg[26]/D   |            0 |        101 |         18.167 |          2.454 |       15.713 |
| Path5 | 1.763 | gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK | p_ZZ7fir_optPiS_iS_E2co_63_reg[21]/D   |            0 |        101 |         18.072 |          2.454 |       15.618 |
+-------+-------+------------------------------------------------------------------+----------------------------------------+--------------+------------+----------------+----------------+--------------+

    +--------------------------------------------------------+----------------------+
    | Path1 Cells                                            | Primitive Type       |
    +--------------------------------------------------------+----------------------+
    | gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg | BMEM.bram.RAMB18E1   |
    | fir_opt_int_int_int_int_co_4_reg[26]                   | FLOP_LATCH.flop.FDRE |
    | gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg | BMEM.bram.RAMB18E1   |
    | p_ZZ7fir_optPiS_iS_E2co_33_reg[26]                     | FLOP_LATCH.flop.FDRE |
    | gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg | BMEM.bram.RAMB18E1   |
    | p_ZZ7fir_optPiS_iS_E2co_19_reg[26]                     | FLOP_LATCH.flop.FDRE |
    | gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg | BMEM.bram.RAMB18E1   |
    | p_ZZ7fir_optPiS_iS_E2co_26_reg[26]                     | FLOP_LATCH.flop.FDRE |
    | gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg | BMEM.bram.RAMB18E1   |
    | p_ZZ7fir_optPiS_iS_E2co_63_reg[21]                     | FLOP_LATCH.flop.FDRE |
    +--------------------------------------------------------+----------------------+

    +--------------------------------------------------------+----------------------+
    | Path2 Cells                                            | Primitive Type       |
    +--------------------------------------------------------+----------------------+
    | gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg | BMEM.bram.RAMB18E1   |
    | fir_opt_int_int_int_int_co_4_reg[26]                   | FLOP_LATCH.flop.FDRE |
    | gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg | BMEM.bram.RAMB18E1   |
    | p_ZZ7fir_optPiS_iS_E2co_33_reg[26]                     | FLOP_LATCH.flop.FDRE |
    | gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg | BMEM.bram.RAMB18E1   |
    | p_ZZ7fir_optPiS_iS_E2co_19_reg[26]                     | FLOP_LATCH.flop.FDRE |
    | gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg | BMEM.bram.RAMB18E1   |
    | p_ZZ7fir_optPiS_iS_E2co_26_reg[26]                     | FLOP_LATCH.flop.FDRE |
    | gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg | BMEM.bram.RAMB18E1   |
    | p_ZZ7fir_optPiS_iS_E2co_63_reg[21]                     | FLOP_LATCH.flop.FDRE |
    +--------------------------------------------------------+----------------------+

    +--------------------------------------------------------+----------------------+
    | Path3 Cells                                            | Primitive Type       |
    +--------------------------------------------------------+----------------------+
    | gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg | BMEM.bram.RAMB18E1   |
    | fir_opt_int_int_int_int_co_4_reg[26]                   | FLOP_LATCH.flop.FDRE |
    | gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg | BMEM.bram.RAMB18E1   |
    | p_ZZ7fir_optPiS_iS_E2co_33_reg[26]                     | FLOP_LATCH.flop.FDRE |
    | gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg | BMEM.bram.RAMB18E1   |
    | p_ZZ7fir_optPiS_iS_E2co_19_reg[26]                     | FLOP_LATCH.flop.FDRE |
    | gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg | BMEM.bram.RAMB18E1   |
    | p_ZZ7fir_optPiS_iS_E2co_26_reg[26]                     | FLOP_LATCH.flop.FDRE |
    | gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg | BMEM.bram.RAMB18E1   |
    | p_ZZ7fir_optPiS_iS_E2co_63_reg[21]                     | FLOP_LATCH.flop.FDRE |
    +--------------------------------------------------------+----------------------+

    +--------------------------------------------------------+----------------------+
    | Path4 Cells                                            | Primitive Type       |
    +--------------------------------------------------------+----------------------+
    | gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg | BMEM.bram.RAMB18E1   |
    | fir_opt_int_int_int_int_co_4_reg[26]                   | FLOP_LATCH.flop.FDRE |
    | gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg | BMEM.bram.RAMB18E1   |
    | p_ZZ7fir_optPiS_iS_E2co_33_reg[26]                     | FLOP_LATCH.flop.FDRE |
    | gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg | BMEM.bram.RAMB18E1   |
    | p_ZZ7fir_optPiS_iS_E2co_19_reg[26]                     | FLOP_LATCH.flop.FDRE |
    | gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg | BMEM.bram.RAMB18E1   |
    | p_ZZ7fir_optPiS_iS_E2co_26_reg[26]                     | FLOP_LATCH.flop.FDRE |
    | gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg | BMEM.bram.RAMB18E1   |
    | p_ZZ7fir_optPiS_iS_E2co_63_reg[21]                     | FLOP_LATCH.flop.FDRE |
    +--------------------------------------------------------+----------------------+

    +--------------------------------------------------------+----------------------+
    | Path5 Cells                                            | Primitive Type       |
    +--------------------------------------------------------+----------------------+
    | gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg | BMEM.bram.RAMB18E1   |
    | fir_opt_int_int_int_int_co_4_reg[26]                   | FLOP_LATCH.flop.FDRE |
    | gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg | BMEM.bram.RAMB18E1   |
    | p_ZZ7fir_optPiS_iS_E2co_33_reg[26]                     | FLOP_LATCH.flop.FDRE |
    | gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg | BMEM.bram.RAMB18E1   |
    | p_ZZ7fir_optPiS_iS_E2co_19_reg[26]                     | FLOP_LATCH.flop.FDRE |
    | gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg | BMEM.bram.RAMB18E1   |
    | p_ZZ7fir_optPiS_iS_E2co_26_reg[26]                     | FLOP_LATCH.flop.FDRE |
    | gmem_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg | BMEM.bram.RAMB18E1   |
    | p_ZZ7fir_optPiS_iS_E2co_63_reg[21]                     | FLOP_LATCH.flop.FDRE |
    +--------------------------------------------------------+----------------------+


================================================================
== Place & Route Vivado Reports
================================================================
+--------------------------+-----------------------------------------------------------------+
| Report Type              | Report Location                                                 |
+--------------------------+-----------------------------------------------------------------+
| design_analysis          | impl/verilog/report/fir_opt_design_analysis_routed.rpt          |
| failfast                 | impl/verilog/report/fir_opt_failfast_routed.rpt                 |
| power                    | impl/verilog/report/fir_opt_power_routed.rpt                    |
| status                   | impl/verilog/report/fir_opt_status_routed.rpt                   |
| timing                   | impl/verilog/report/fir_opt_timing_routed.rpt                   |
| timing_paths             | impl/verilog/report/fir_opt_timing_paths_routed.rpt             |
| utilization              | impl/verilog/report/fir_opt_utilization_routed.rpt              |
| utilization_hierarchical | impl/verilog/report/fir_opt_utilization_hierarchical_routed.rpt |
+--------------------------+-----------------------------------------------------------------+


