TimeQuest Timing Analyzer report for lab10
Tue May 30 00:18:22 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'Clock'
 12. Slow Model Hold: 'Clock'
 13. Slow Model Minimum Pulse Width: 'Clock'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Propagation Delay
 19. Minimum Propagation Delay
 20. Fast Model Setup Summary
 21. Fast Model Hold Summary
 22. Fast Model Recovery Summary
 23. Fast Model Removal Summary
 24. Fast Model Minimum Pulse Width Summary
 25. Fast Model Setup: 'Clock'
 26. Fast Model Hold: 'Clock'
 27. Fast Model Minimum Pulse Width: 'Clock'
 28. Setup Times
 29. Hold Times
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Propagation Delay
 33. Minimum Propagation Delay
 34. Multicorner Timing Analysis Summary
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Progagation Delay
 40. Minimum Progagation Delay
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; lab10                                                             ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+--------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                          ;
+-----------+-----------------+------------+-------------------------------------------------------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note                                                  ;
+-----------+-----------------+------------+-------------------------------------------------------+
; 325.1 MHz ; 195.01 MHz      ; Clock      ; limit due to high minimum pulse width violation (tch) ;
+-----------+-----------------+------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; Clock ; -2.076 ; -132.864      ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; Clock ; 2.786 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; Clock ; -2.064 ; -662.111              ;
+-------+--------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'Clock'                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                           ; To Node                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.076 ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg0  ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg1  ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a1~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg2  ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a2~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg3  ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a3~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg4  ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a4~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg5  ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a5~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg6  ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg7  ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a7~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg8  ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg9  ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a1~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg10 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a2~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg11 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a3~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg12 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a4~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg13 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a5~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg0  ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg1  ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a1~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg2  ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a2~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg3  ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a3~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg4  ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a4~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg5  ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a5~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg6  ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg7  ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a7~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg8  ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg9  ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a1~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg10 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a2~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg11 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a3~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg12 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a4~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg13 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a5~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg0  ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg1  ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a7~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg2  ; RAM:\G1:2:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg3  ; RAM:\G1:2:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a1~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg4  ; RAM:\G1:2:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a2~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg5  ; RAM:\G1:2:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a3~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg6  ; RAM:\G1:2:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a4~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg7  ; RAM:\G1:2:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a5~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg8  ; RAM:\G1:2:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg9  ; RAM:\G1:2:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a7~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg10 ; RAM:\G1:3:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg11 ; RAM:\G1:3:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a1~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg12 ; RAM:\G1:3:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a2~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg13 ; RAM:\G1:3:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a3~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg14 ; RAM:\G1:3:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a4~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg15 ; RAM:\G1:3:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a5~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg16 ; RAM:\G1:3:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg17 ; RAM:\G1:3:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a7~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg0  ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg1  ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a7~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg2  ; RAM:\G2:2:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg3  ; RAM:\G2:2:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a1~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg4  ; RAM:\G2:2:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a2~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg5  ; RAM:\G2:2:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a3~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg6  ; RAM:\G2:2:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a4~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg7  ; RAM:\G2:2:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a5~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg8  ; RAM:\G2:2:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg9  ; RAM:\G2:2:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a7~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg10 ; RAM:\G2:3:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg11 ; RAM:\G2:3:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a1~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg12 ; RAM:\G2:3:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a2~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg13 ; RAM:\G2:3:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a3~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg14 ; RAM:\G2:3:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a4~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg15 ; RAM:\G2:3:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a5~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg16 ; RAM:\G2:3:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
; -2.076 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg17 ; RAM:\G2:3:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a7~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.022     ; 3.014      ;
+--------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'Clock'                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                           ; To Node                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.786 ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg0  ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg1  ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a1~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg2  ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a2~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg3  ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a3~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg4  ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a4~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg5  ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a5~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg6  ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg7  ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a7~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg8  ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg9  ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a1~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg10 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a2~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg11 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a3~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg12 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a4~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg13 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a5~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg0  ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg1  ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a1~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg2  ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a2~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg3  ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a3~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg4  ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a4~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg5  ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a5~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg6  ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg7  ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a7~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg8  ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg9  ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a1~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg10 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a2~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg11 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a3~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg12 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a4~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg13 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a5~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg0  ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg1  ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a7~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg2  ; RAM:\G1:2:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg3  ; RAM:\G1:2:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a1~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg4  ; RAM:\G1:2:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a2~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg5  ; RAM:\G1:2:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a3~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg6  ; RAM:\G1:2:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a4~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg7  ; RAM:\G1:2:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a5~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg8  ; RAM:\G1:2:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg9  ; RAM:\G1:2:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a7~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg10 ; RAM:\G1:3:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg11 ; RAM:\G1:3:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a1~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg12 ; RAM:\G1:3:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a2~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg13 ; RAM:\G1:3:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a3~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg14 ; RAM:\G1:3:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a4~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg15 ; RAM:\G1:3:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a5~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg16 ; RAM:\G1:3:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg17 ; RAM:\G1:3:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a7~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg0  ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg1  ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a7~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg2  ; RAM:\G2:2:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg3  ; RAM:\G2:2:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a1~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg4  ; RAM:\G2:2:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a2~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg5  ; RAM:\G2:2:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a3~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg6  ; RAM:\G2:2:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a4~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg7  ; RAM:\G2:2:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a5~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg8  ; RAM:\G2:2:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg9  ; RAM:\G2:2:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a7~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg10 ; RAM:\G2:3:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg11 ; RAM:\G2:3:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a1~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg12 ; RAM:\G2:3:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a2~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg13 ; RAM:\G2:3:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a3~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg14 ; RAM:\G2:3:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a4~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg15 ; RAM:\G2:3:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a5~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg16 ; RAM:\G2:3:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
; 2.786 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg17 ; RAM:\G2:3:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a7~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.022     ; 3.014      ;
+-------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Clock'                                                                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_address_reg0 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_address_reg1 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_address_reg2 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_address_reg3 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_address_reg4 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_address_reg5 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_address_reg6 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg12 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg12 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg13 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg13 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg14 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg14 ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; Address[*]  ; Clock      ; 5.955 ; 5.955 ; Rise       ; Clock           ;
;  Address[0] ; Clock      ; 4.131 ; 4.131 ; Rise       ; Clock           ;
;  Address[1] ; Clock      ; 4.213 ; 4.213 ; Rise       ; Clock           ;
;  Address[2] ; Clock      ; 4.231 ; 4.231 ; Rise       ; Clock           ;
;  Address[3] ; Clock      ; 3.890 ; 3.890 ; Rise       ; Clock           ;
;  Address[4] ; Clock      ; 3.846 ; 3.846 ; Rise       ; Clock           ;
;  Address[5] ; Clock      ; 3.901 ; 3.901 ; Rise       ; Clock           ;
;  Address[6] ; Clock      ; 3.803 ; 3.803 ; Rise       ; Clock           ;
;  Address[7] ; Clock      ; 5.826 ; 5.826 ; Rise       ; Clock           ;
;  Address[8] ; Clock      ; 5.955 ; 5.955 ; Rise       ; Clock           ;
;  Address[9] ; Clock      ; 5.671 ; 5.671 ; Rise       ; Clock           ;
; DataIn[*]   ; Clock      ; 4.780 ; 4.780 ; Rise       ; Clock           ;
;  DataIn[0]  ; Clock      ; 4.227 ; 4.227 ; Rise       ; Clock           ;
;  DataIn[1]  ; Clock      ; 4.332 ; 4.332 ; Rise       ; Clock           ;
;  DataIn[2]  ; Clock      ; 4.544 ; 4.544 ; Rise       ; Clock           ;
;  DataIn[3]  ; Clock      ; 4.203 ; 4.203 ; Rise       ; Clock           ;
;  DataIn[4]  ; Clock      ; 4.257 ; 4.257 ; Rise       ; Clock           ;
;  DataIn[5]  ; Clock      ; 4.602 ; 4.602 ; Rise       ; Clock           ;
;  DataIn[6]  ; Clock      ; 4.264 ; 4.264 ; Rise       ; Clock           ;
;  DataIn[7]  ; Clock      ; 4.165 ; 4.165 ; Rise       ; Clock           ;
;  DataIn[8]  ; Clock      ; 4.176 ; 4.176 ; Rise       ; Clock           ;
;  DataIn[9]  ; Clock      ; 4.514 ; 4.514 ; Rise       ; Clock           ;
;  DataIn[10] ; Clock      ; 3.897 ; 3.897 ; Rise       ; Clock           ;
;  DataIn[11] ; Clock      ; 3.840 ; 3.840 ; Rise       ; Clock           ;
;  DataIn[12] ; Clock      ; 4.652 ; 4.652 ; Rise       ; Clock           ;
;  DataIn[13] ; Clock      ; 4.007 ; 4.007 ; Rise       ; Clock           ;
;  DataIn[14] ; Clock      ; 3.918 ; 3.918 ; Rise       ; Clock           ;
;  DataIn[15] ; Clock      ; 4.315 ; 4.315 ; Rise       ; Clock           ;
;  DataIn[16] ; Clock      ; 4.170 ; 4.170 ; Rise       ; Clock           ;
;  DataIn[17] ; Clock      ; 4.615 ; 4.615 ; Rise       ; Clock           ;
;  DataIn[18] ; Clock      ; 4.317 ; 4.317 ; Rise       ; Clock           ;
;  DataIn[19] ; Clock      ; 3.894 ; 3.894 ; Rise       ; Clock           ;
;  DataIn[20] ; Clock      ; 4.748 ; 4.748 ; Rise       ; Clock           ;
;  DataIn[21] ; Clock      ; 4.396 ; 4.396 ; Rise       ; Clock           ;
;  DataIn[22] ; Clock      ; 3.964 ; 3.964 ; Rise       ; Clock           ;
;  DataIn[23] ; Clock      ; 4.780 ; 4.780 ; Rise       ; Clock           ;
;  DataIn[24] ; Clock      ; 4.300 ; 4.300 ; Rise       ; Clock           ;
;  DataIn[25] ; Clock      ; 4.350 ; 4.350 ; Rise       ; Clock           ;
;  DataIn[26] ; Clock      ; 4.764 ; 4.764 ; Rise       ; Clock           ;
;  DataIn[27] ; Clock      ; 4.622 ; 4.622 ; Rise       ; Clock           ;
;  DataIn[28] ; Clock      ; 4.208 ; 4.208 ; Rise       ; Clock           ;
;  DataIn[29] ; Clock      ; 4.214 ; 4.214 ; Rise       ; Clock           ;
;  DataIn[30] ; Clock      ; 4.469 ; 4.469 ; Rise       ; Clock           ;
;  DataIn[31] ; Clock      ; 4.201 ; 4.201 ; Rise       ; Clock           ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; Address[*]  ; Clock      ; -3.501 ; -3.501 ; Rise       ; Clock           ;
;  Address[0] ; Clock      ; -3.567 ; -3.567 ; Rise       ; Clock           ;
;  Address[1] ; Clock      ; -3.575 ; -3.575 ; Rise       ; Clock           ;
;  Address[2] ; Clock      ; -3.601 ; -3.601 ; Rise       ; Clock           ;
;  Address[3] ; Clock      ; -3.552 ; -3.552 ; Rise       ; Clock           ;
;  Address[4] ; Clock      ; -3.551 ; -3.551 ; Rise       ; Clock           ;
;  Address[5] ; Clock      ; -3.605 ; -3.605 ; Rise       ; Clock           ;
;  Address[6] ; Clock      ; -3.501 ; -3.501 ; Rise       ; Clock           ;
;  Address[7] ; Clock      ; -5.150 ; -5.150 ; Rise       ; Clock           ;
;  Address[8] ; Clock      ; -5.283 ; -5.283 ; Rise       ; Clock           ;
;  Address[9] ; Clock      ; -4.996 ; -4.996 ; Rise       ; Clock           ;
; DataIn[*]   ; Clock      ; -3.509 ; -3.509 ; Rise       ; Clock           ;
;  DataIn[0]  ; Clock      ; -3.580 ; -3.580 ; Rise       ; Clock           ;
;  DataIn[1]  ; Clock      ; -3.699 ; -3.699 ; Rise       ; Clock           ;
;  DataIn[2]  ; Clock      ; -4.224 ; -4.224 ; Rise       ; Clock           ;
;  DataIn[3]  ; Clock      ; -3.912 ; -3.912 ; Rise       ; Clock           ;
;  DataIn[4]  ; Clock      ; -3.634 ; -3.634 ; Rise       ; Clock           ;
;  DataIn[5]  ; Clock      ; -3.966 ; -3.966 ; Rise       ; Clock           ;
;  DataIn[6]  ; Clock      ; -3.960 ; -3.960 ; Rise       ; Clock           ;
;  DataIn[7]  ; Clock      ; -3.541 ; -3.541 ; Rise       ; Clock           ;
;  DataIn[8]  ; Clock      ; -3.850 ; -3.850 ; Rise       ; Clock           ;
;  DataIn[9]  ; Clock      ; -3.869 ; -3.869 ; Rise       ; Clock           ;
;  DataIn[10] ; Clock      ; -3.606 ; -3.606 ; Rise       ; Clock           ;
;  DataIn[11] ; Clock      ; -3.509 ; -3.509 ; Rise       ; Clock           ;
;  DataIn[12] ; Clock      ; -4.005 ; -4.005 ; Rise       ; Clock           ;
;  DataIn[13] ; Clock      ; -3.701 ; -3.701 ; Rise       ; Clock           ;
;  DataIn[14] ; Clock      ; -3.602 ; -3.602 ; Rise       ; Clock           ;
;  DataIn[15] ; Clock      ; -3.992 ; -3.992 ; Rise       ; Clock           ;
;  DataIn[16] ; Clock      ; -3.546 ; -3.546 ; Rise       ; Clock           ;
;  DataIn[17] ; Clock      ; -4.270 ; -4.270 ; Rise       ; Clock           ;
;  DataIn[18] ; Clock      ; -4.023 ; -4.023 ; Rise       ; Clock           ;
;  DataIn[19] ; Clock      ; -3.588 ; -3.588 ; Rise       ; Clock           ;
;  DataIn[20] ; Clock      ; -4.090 ; -4.090 ; Rise       ; Clock           ;
;  DataIn[21] ; Clock      ; -4.081 ; -4.081 ; Rise       ; Clock           ;
;  DataIn[22] ; Clock      ; -3.668 ; -3.668 ; Rise       ; Clock           ;
;  DataIn[23] ; Clock      ; -4.128 ; -4.128 ; Rise       ; Clock           ;
;  DataIn[24] ; Clock      ; -3.684 ; -3.684 ; Rise       ; Clock           ;
;  DataIn[25] ; Clock      ; -3.698 ; -3.698 ; Rise       ; Clock           ;
;  DataIn[26] ; Clock      ; -4.127 ; -4.127 ; Rise       ; Clock           ;
;  DataIn[27] ; Clock      ; -3.679 ; -3.679 ; Rise       ; Clock           ;
;  DataIn[28] ; Clock      ; -3.907 ; -3.907 ; Rise       ; Clock           ;
;  DataIn[29] ; Clock      ; -3.905 ; -3.905 ; Rise       ; Clock           ;
;  DataIn[30] ; Clock      ; -4.119 ; -4.119 ; Rise       ; Clock           ;
;  DataIn[31] ; Clock      ; -3.873 ; -3.873 ; Rise       ; Clock           ;
+-------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; DataOut[*]   ; Clock      ; 13.262 ; 13.262 ; Rise       ; Clock           ;
;  DataOut[0]  ; Clock      ; 12.242 ; 12.242 ; Rise       ; Clock           ;
;  DataOut[1]  ; Clock      ; 12.735 ; 12.735 ; Rise       ; Clock           ;
;  DataOut[2]  ; Clock      ; 12.724 ; 12.724 ; Rise       ; Clock           ;
;  DataOut[3]  ; Clock      ; 12.174 ; 12.174 ; Rise       ; Clock           ;
;  DataOut[4]  ; Clock      ; 12.433 ; 12.433 ; Rise       ; Clock           ;
;  DataOut[5]  ; Clock      ; 12.476 ; 12.476 ; Rise       ; Clock           ;
;  DataOut[6]  ; Clock      ; 12.208 ; 12.208 ; Rise       ; Clock           ;
;  DataOut[7]  ; Clock      ; 12.359 ; 12.359 ; Rise       ; Clock           ;
;  DataOut[8]  ; Clock      ; 12.661 ; 12.661 ; Rise       ; Clock           ;
;  DataOut[9]  ; Clock      ; 12.940 ; 12.940 ; Rise       ; Clock           ;
;  DataOut[10] ; Clock      ; 12.510 ; 12.510 ; Rise       ; Clock           ;
;  DataOut[11] ; Clock      ; 12.926 ; 12.926 ; Rise       ; Clock           ;
;  DataOut[12] ; Clock      ; 13.128 ; 13.128 ; Rise       ; Clock           ;
;  DataOut[13] ; Clock      ; 13.190 ; 13.190 ; Rise       ; Clock           ;
;  DataOut[14] ; Clock      ; 13.146 ; 13.146 ; Rise       ; Clock           ;
;  DataOut[15] ; Clock      ; 12.617 ; 12.617 ; Rise       ; Clock           ;
;  DataOut[16] ; Clock      ; 12.650 ; 12.650 ; Rise       ; Clock           ;
;  DataOut[17] ; Clock      ; 12.471 ; 12.471 ; Rise       ; Clock           ;
;  DataOut[18] ; Clock      ; 13.160 ; 13.160 ; Rise       ; Clock           ;
;  DataOut[19] ; Clock      ; 12.616 ; 12.616 ; Rise       ; Clock           ;
;  DataOut[20] ; Clock      ; 12.237 ; 12.237 ; Rise       ; Clock           ;
;  DataOut[21] ; Clock      ; 13.262 ; 13.262 ; Rise       ; Clock           ;
;  DataOut[22] ; Clock      ; 12.567 ; 12.567 ; Rise       ; Clock           ;
;  DataOut[23] ; Clock      ; 12.340 ; 12.340 ; Rise       ; Clock           ;
;  DataOut[24] ; Clock      ; 12.400 ; 12.400 ; Rise       ; Clock           ;
;  DataOut[25] ; Clock      ; 13.008 ; 13.008 ; Rise       ; Clock           ;
;  DataOut[26] ; Clock      ; 12.649 ; 12.649 ; Rise       ; Clock           ;
;  DataOut[27] ; Clock      ; 11.967 ; 11.967 ; Rise       ; Clock           ;
;  DataOut[28] ; Clock      ; 12.754 ; 12.754 ; Rise       ; Clock           ;
;  DataOut[29] ; Clock      ; 12.869 ; 12.869 ; Rise       ; Clock           ;
;  DataOut[30] ; Clock      ; 12.824 ; 12.824 ; Rise       ; Clock           ;
;  DataOut[31] ; Clock      ; 12.789 ; 12.789 ; Rise       ; Clock           ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; DataOut[*]   ; Clock      ; 11.779 ; 11.779 ; Rise       ; Clock           ;
;  DataOut[0]  ; Clock      ; 11.851 ; 11.851 ; Rise       ; Clock           ;
;  DataOut[1]  ; Clock      ; 12.610 ; 12.610 ; Rise       ; Clock           ;
;  DataOut[2]  ; Clock      ; 12.382 ; 12.382 ; Rise       ; Clock           ;
;  DataOut[3]  ; Clock      ; 11.860 ; 11.860 ; Rise       ; Clock           ;
;  DataOut[4]  ; Clock      ; 12.318 ; 12.318 ; Rise       ; Clock           ;
;  DataOut[5]  ; Clock      ; 12.334 ; 12.334 ; Rise       ; Clock           ;
;  DataOut[6]  ; Clock      ; 11.779 ; 11.779 ; Rise       ; Clock           ;
;  DataOut[7]  ; Clock      ; 12.168 ; 12.168 ; Rise       ; Clock           ;
;  DataOut[8]  ; Clock      ; 12.486 ; 12.486 ; Rise       ; Clock           ;
;  DataOut[9]  ; Clock      ; 12.573 ; 12.573 ; Rise       ; Clock           ;
;  DataOut[10] ; Clock      ; 11.992 ; 11.992 ; Rise       ; Clock           ;
;  DataOut[11] ; Clock      ; 12.551 ; 12.551 ; Rise       ; Clock           ;
;  DataOut[12] ; Clock      ; 12.913 ; 12.913 ; Rise       ; Clock           ;
;  DataOut[13] ; Clock      ; 12.308 ; 12.308 ; Rise       ; Clock           ;
;  DataOut[14] ; Clock      ; 12.259 ; 12.259 ; Rise       ; Clock           ;
;  DataOut[15] ; Clock      ; 12.162 ; 12.162 ; Rise       ; Clock           ;
;  DataOut[16] ; Clock      ; 12.148 ; 12.148 ; Rise       ; Clock           ;
;  DataOut[17] ; Clock      ; 11.792 ; 11.792 ; Rise       ; Clock           ;
;  DataOut[18] ; Clock      ; 12.312 ; 12.312 ; Rise       ; Clock           ;
;  DataOut[19] ; Clock      ; 12.467 ; 12.467 ; Rise       ; Clock           ;
;  DataOut[20] ; Clock      ; 12.113 ; 12.113 ; Rise       ; Clock           ;
;  DataOut[21] ; Clock      ; 12.428 ; 12.428 ; Rise       ; Clock           ;
;  DataOut[22] ; Clock      ; 11.881 ; 11.881 ; Rise       ; Clock           ;
;  DataOut[23] ; Clock      ; 12.184 ; 12.184 ; Rise       ; Clock           ;
;  DataOut[24] ; Clock      ; 11.867 ; 11.867 ; Rise       ; Clock           ;
;  DataOut[25] ; Clock      ; 12.622 ; 12.622 ; Rise       ; Clock           ;
;  DataOut[26] ; Clock      ; 12.264 ; 12.264 ; Rise       ; Clock           ;
;  DataOut[27] ; Clock      ; 11.821 ; 11.821 ; Rise       ; Clock           ;
;  DataOut[28] ; Clock      ; 12.607 ; 12.607 ; Rise       ; Clock           ;
;  DataOut[29] ; Clock      ; 12.650 ; 12.650 ; Rise       ; Clock           ;
;  DataOut[30] ; Clock      ; 12.141 ; 12.141 ; Rise       ; Clock           ;
;  DataOut[31] ; Clock      ; 12.663 ; 12.663 ; Rise       ; Clock           ;
+--------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; Address[7] ; DataOut[0]  ; 12.840 ; 12.840 ; 12.840 ; 12.840 ;
; Address[7] ; DataOut[1]  ; 13.328 ; 13.328 ; 13.328 ; 13.328 ;
; Address[7] ; DataOut[2]  ; 13.304 ; 13.304 ; 13.304 ; 13.304 ;
; Address[7] ; DataOut[3]  ; 12.804 ; 12.804 ; 12.804 ; 12.804 ;
; Address[7] ; DataOut[4]  ; 13.311 ; 13.311 ; 13.311 ; 13.311 ;
; Address[7] ; DataOut[5]  ; 13.173 ; 13.173 ; 13.173 ; 13.173 ;
; Address[7] ; DataOut[6]  ; 12.772 ; 12.772 ; 12.772 ; 12.772 ;
; Address[7] ; DataOut[7]  ; 13.189 ; 13.189 ; 13.189 ; 13.189 ;
; Address[7] ; DataOut[8]  ; 13.174 ; 13.174 ; 13.174 ; 13.174 ;
; Address[7] ; DataOut[9]  ; 13.191 ; 13.191 ; 13.191 ; 13.191 ;
; Address[7] ; DataOut[10] ; 12.855 ; 12.855 ; 12.855 ; 12.855 ;
; Address[7] ; DataOut[11] ; 13.177 ; 13.177 ; 13.177 ; 13.177 ;
; Address[7] ; DataOut[12] ; 13.167 ; 13.167 ; 13.167 ; 13.167 ;
; Address[7] ; DataOut[13] ; 13.553 ; 13.553 ; 13.553 ; 13.553 ;
; Address[7] ; DataOut[14] ; 13.481 ; 13.481 ; 13.481 ; 13.481 ;
; Address[7] ; DataOut[15] ; 13.145 ; 13.145 ; 13.145 ; 13.145 ;
; Address[7] ; DataOut[16] ; 13.129 ; 13.129 ; 13.129 ; 13.129 ;
; Address[7] ; DataOut[17] ; 13.549 ; 13.549 ; 13.549 ; 13.549 ;
; Address[7] ; DataOut[18] ; 13.553 ; 13.553 ; 13.553 ; 13.553 ;
; Address[7] ; DataOut[19] ; 13.521 ; 13.521 ; 13.521 ; 13.521 ;
; Address[7] ; DataOut[20] ; 13.133 ; 13.133 ; 13.133 ; 13.133 ;
; Address[7] ; DataOut[21] ; 13.661 ; 13.661 ; 13.661 ; 13.661 ;
; Address[7] ; DataOut[22] ; 13.190 ; 13.190 ; 13.190 ; 13.190 ;
; Address[7] ; DataOut[23] ; 13.183 ; 13.183 ; 13.183 ; 13.183 ;
; Address[7] ; DataOut[24] ; 13.130 ; 13.130 ; 13.130 ; 13.130 ;
; Address[7] ; DataOut[25] ; 13.965 ; 13.965 ; 13.965 ; 13.965 ;
; Address[7] ; DataOut[26] ; 13.570 ; 13.570 ; 13.570 ; 13.570 ;
; Address[7] ; DataOut[27] ; 13.155 ; 13.155 ; 13.155 ; 13.155 ;
; Address[7] ; DataOut[28] ; 13.550 ; 13.550 ; 13.550 ; 13.550 ;
; Address[7] ; DataOut[29] ; 13.586 ; 13.586 ; 13.586 ; 13.586 ;
; Address[7] ; DataOut[30] ; 13.658 ; 13.658 ; 13.658 ; 13.658 ;
; Address[7] ; DataOut[31] ; 13.592 ; 13.592 ; 13.592 ; 13.592 ;
; Address[8] ; DataOut[0]  ; 12.969 ; 12.969 ; 12.969 ; 12.969 ;
; Address[8] ; DataOut[1]  ; 13.457 ; 13.457 ; 13.457 ; 13.457 ;
; Address[8] ; DataOut[2]  ; 13.433 ; 13.433 ; 13.433 ; 13.433 ;
; Address[8] ; DataOut[3]  ; 12.933 ; 12.933 ; 12.933 ; 12.933 ;
; Address[8] ; DataOut[4]  ; 13.440 ; 13.440 ; 13.440 ; 13.440 ;
; Address[8] ; DataOut[5]  ; 13.302 ; 13.302 ; 13.302 ; 13.302 ;
; Address[8] ; DataOut[6]  ; 12.901 ; 12.901 ; 12.901 ; 12.901 ;
; Address[8] ; DataOut[7]  ; 13.318 ; 13.318 ; 13.318 ; 13.318 ;
; Address[8] ; DataOut[8]  ; 13.303 ; 13.303 ; 13.303 ; 13.303 ;
; Address[8] ; DataOut[9]  ; 13.320 ; 13.320 ; 13.320 ; 13.320 ;
; Address[8] ; DataOut[10] ; 12.984 ; 12.984 ; 12.984 ; 12.984 ;
; Address[8] ; DataOut[11] ; 13.306 ; 13.306 ; 13.306 ; 13.306 ;
; Address[8] ; DataOut[12] ; 13.296 ; 13.296 ; 13.296 ; 13.296 ;
; Address[8] ; DataOut[13] ; 13.682 ; 13.682 ; 13.682 ; 13.682 ;
; Address[8] ; DataOut[14] ; 13.610 ; 13.610 ; 13.610 ; 13.610 ;
; Address[8] ; DataOut[15] ; 13.274 ; 13.274 ; 13.274 ; 13.274 ;
; Address[8] ; DataOut[16] ; 13.258 ; 13.258 ; 13.258 ; 13.258 ;
; Address[8] ; DataOut[17] ; 13.678 ; 13.678 ; 13.678 ; 13.678 ;
; Address[8] ; DataOut[18] ; 13.682 ; 13.682 ; 13.682 ; 13.682 ;
; Address[8] ; DataOut[19] ; 13.650 ; 13.650 ; 13.650 ; 13.650 ;
; Address[8] ; DataOut[20] ; 13.262 ; 13.262 ; 13.262 ; 13.262 ;
; Address[8] ; DataOut[21] ; 13.790 ; 13.790 ; 13.790 ; 13.790 ;
; Address[8] ; DataOut[22] ; 13.319 ; 13.319 ; 13.319 ; 13.319 ;
; Address[8] ; DataOut[23] ; 13.312 ; 13.312 ; 13.312 ; 13.312 ;
; Address[8] ; DataOut[24] ; 13.259 ; 13.259 ; 13.259 ; 13.259 ;
; Address[8] ; DataOut[25] ; 14.094 ; 14.094 ; 14.094 ; 14.094 ;
; Address[8] ; DataOut[26] ; 13.699 ; 13.699 ; 13.699 ; 13.699 ;
; Address[8] ; DataOut[27] ; 13.284 ; 13.284 ; 13.284 ; 13.284 ;
; Address[8] ; DataOut[28] ; 13.679 ; 13.679 ; 13.679 ; 13.679 ;
; Address[8] ; DataOut[29] ; 13.715 ; 13.715 ; 13.715 ; 13.715 ;
; Address[8] ; DataOut[30] ; 13.787 ; 13.787 ; 13.787 ; 13.787 ;
; Address[8] ; DataOut[31] ; 13.721 ; 13.721 ; 13.721 ; 13.721 ;
; Address[9] ; DataOut[0]  ; 12.685 ; 12.685 ; 12.685 ; 12.685 ;
; Address[9] ; DataOut[1]  ; 13.173 ; 13.173 ; 13.173 ; 13.173 ;
; Address[9] ; DataOut[2]  ; 13.149 ; 13.149 ; 13.149 ; 13.149 ;
; Address[9] ; DataOut[3]  ; 12.649 ; 12.649 ; 12.649 ; 12.649 ;
; Address[9] ; DataOut[4]  ; 13.156 ; 13.156 ; 13.156 ; 13.156 ;
; Address[9] ; DataOut[5]  ; 13.018 ; 13.018 ; 13.018 ; 13.018 ;
; Address[9] ; DataOut[6]  ; 12.617 ; 12.617 ; 12.617 ; 12.617 ;
; Address[9] ; DataOut[7]  ; 13.034 ; 13.034 ; 13.034 ; 13.034 ;
; Address[9] ; DataOut[8]  ; 13.019 ; 13.019 ; 13.019 ; 13.019 ;
; Address[9] ; DataOut[9]  ; 13.036 ; 13.036 ; 13.036 ; 13.036 ;
; Address[9] ; DataOut[10] ; 12.700 ; 12.700 ; 12.700 ; 12.700 ;
; Address[9] ; DataOut[11] ; 13.022 ; 13.022 ; 13.022 ; 13.022 ;
; Address[9] ; DataOut[12] ; 13.012 ; 13.012 ; 13.012 ; 13.012 ;
; Address[9] ; DataOut[13] ; 13.398 ; 13.398 ; 13.398 ; 13.398 ;
; Address[9] ; DataOut[14] ; 13.326 ; 13.326 ; 13.326 ; 13.326 ;
; Address[9] ; DataOut[15] ; 12.990 ; 12.990 ; 12.990 ; 12.990 ;
; Address[9] ; DataOut[16] ; 12.974 ; 12.974 ; 12.974 ; 12.974 ;
; Address[9] ; DataOut[17] ; 13.394 ; 13.394 ; 13.394 ; 13.394 ;
; Address[9] ; DataOut[18] ; 13.398 ; 13.398 ; 13.398 ; 13.398 ;
; Address[9] ; DataOut[19] ; 13.366 ; 13.366 ; 13.366 ; 13.366 ;
; Address[9] ; DataOut[20] ; 12.978 ; 12.978 ; 12.978 ; 12.978 ;
; Address[9] ; DataOut[21] ; 13.506 ; 13.506 ; 13.506 ; 13.506 ;
; Address[9] ; DataOut[22] ; 13.035 ; 13.035 ; 13.035 ; 13.035 ;
; Address[9] ; DataOut[23] ; 13.028 ; 13.028 ; 13.028 ; 13.028 ;
; Address[9] ; DataOut[24] ; 12.975 ; 12.975 ; 12.975 ; 12.975 ;
; Address[9] ; DataOut[25] ; 13.810 ; 13.810 ; 13.810 ; 13.810 ;
; Address[9] ; DataOut[26] ; 13.415 ; 13.415 ; 13.415 ; 13.415 ;
; Address[9] ; DataOut[27] ; 13.000 ; 13.000 ; 13.000 ; 13.000 ;
; Address[9] ; DataOut[28] ; 13.395 ; 13.395 ; 13.395 ; 13.395 ;
; Address[9] ; DataOut[29] ; 13.431 ; 13.431 ; 13.431 ; 13.431 ;
; Address[9] ; DataOut[30] ; 13.503 ; 13.503 ; 13.503 ; 13.503 ;
; Address[9] ; DataOut[31] ; 13.437 ; 13.437 ; 13.437 ; 13.437 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; Address[7] ; DataOut[0]  ; 12.840 ; 12.840 ; 12.840 ; 12.840 ;
; Address[7] ; DataOut[1]  ; 13.328 ; 13.328 ; 13.328 ; 13.328 ;
; Address[7] ; DataOut[2]  ; 13.304 ; 13.304 ; 13.304 ; 13.304 ;
; Address[7] ; DataOut[3]  ; 12.804 ; 12.804 ; 12.804 ; 12.804 ;
; Address[7] ; DataOut[4]  ; 13.311 ; 13.311 ; 13.311 ; 13.311 ;
; Address[7] ; DataOut[5]  ; 13.173 ; 13.173 ; 13.173 ; 13.173 ;
; Address[7] ; DataOut[6]  ; 12.772 ; 12.772 ; 12.772 ; 12.772 ;
; Address[7] ; DataOut[7]  ; 13.189 ; 13.189 ; 13.189 ; 13.189 ;
; Address[7] ; DataOut[8]  ; 13.174 ; 13.174 ; 13.174 ; 13.174 ;
; Address[7] ; DataOut[9]  ; 13.191 ; 13.191 ; 13.191 ; 13.191 ;
; Address[7] ; DataOut[10] ; 12.855 ; 12.855 ; 12.855 ; 12.855 ;
; Address[7] ; DataOut[11] ; 13.177 ; 13.177 ; 13.177 ; 13.177 ;
; Address[7] ; DataOut[12] ; 13.167 ; 13.167 ; 13.167 ; 13.167 ;
; Address[7] ; DataOut[13] ; 13.553 ; 13.553 ; 13.553 ; 13.553 ;
; Address[7] ; DataOut[14] ; 13.481 ; 13.481 ; 13.481 ; 13.481 ;
; Address[7] ; DataOut[15] ; 13.145 ; 13.145 ; 13.145 ; 13.145 ;
; Address[7] ; DataOut[16] ; 13.129 ; 13.129 ; 13.129 ; 13.129 ;
; Address[7] ; DataOut[17] ; 13.549 ; 13.549 ; 13.549 ; 13.549 ;
; Address[7] ; DataOut[18] ; 13.553 ; 13.553 ; 13.553 ; 13.553 ;
; Address[7] ; DataOut[19] ; 13.521 ; 13.521 ; 13.521 ; 13.521 ;
; Address[7] ; DataOut[20] ; 13.133 ; 13.133 ; 13.133 ; 13.133 ;
; Address[7] ; DataOut[21] ; 13.661 ; 13.661 ; 13.661 ; 13.661 ;
; Address[7] ; DataOut[22] ; 13.190 ; 13.190 ; 13.190 ; 13.190 ;
; Address[7] ; DataOut[23] ; 13.183 ; 13.183 ; 13.183 ; 13.183 ;
; Address[7] ; DataOut[24] ; 13.130 ; 13.130 ; 13.130 ; 13.130 ;
; Address[7] ; DataOut[25] ; 13.965 ; 13.965 ; 13.965 ; 13.965 ;
; Address[7] ; DataOut[26] ; 13.570 ; 13.570 ; 13.570 ; 13.570 ;
; Address[7] ; DataOut[27] ; 13.155 ; 13.155 ; 13.155 ; 13.155 ;
; Address[7] ; DataOut[28] ; 13.550 ; 13.550 ; 13.550 ; 13.550 ;
; Address[7] ; DataOut[29] ; 13.586 ; 13.586 ; 13.586 ; 13.586 ;
; Address[7] ; DataOut[30] ; 13.658 ; 13.658 ; 13.658 ; 13.658 ;
; Address[7] ; DataOut[31] ; 13.592 ; 13.592 ; 13.592 ; 13.592 ;
; Address[8] ; DataOut[0]  ; 12.685 ; 12.685 ; 12.685 ; 12.685 ;
; Address[8] ; DataOut[1]  ; 11.934 ; 11.934 ; 11.934 ; 11.934 ;
; Address[8] ; DataOut[2]  ; 12.069 ; 12.069 ; 12.069 ; 12.069 ;
; Address[8] ; DataOut[3]  ; 12.675 ; 12.675 ; 12.675 ; 12.675 ;
; Address[8] ; DataOut[4]  ; 11.809 ; 11.809 ; 11.809 ; 11.809 ;
; Address[8] ; DataOut[5]  ; 11.219 ; 11.219 ; 11.219 ; 11.219 ;
; Address[8] ; DataOut[6]  ; 12.675 ; 12.675 ; 12.675 ; 12.675 ;
; Address[8] ; DataOut[7]  ; 11.189 ; 11.189 ; 11.189 ; 11.189 ;
; Address[8] ; DataOut[8]  ; 12.267 ; 12.267 ; 12.267 ; 12.267 ;
; Address[8] ; DataOut[9]  ; 12.287 ; 12.287 ; 12.287 ; 12.287 ;
; Address[8] ; DataOut[10] ; 12.667 ; 12.667 ; 12.667 ; 12.667 ;
; Address[8] ; DataOut[11] ; 12.267 ; 12.267 ; 12.267 ; 12.267 ;
; Address[8] ; DataOut[12] ; 12.305 ; 12.305 ; 12.305 ; 12.305 ;
; Address[8] ; DataOut[13] ; 11.202 ; 11.202 ; 11.202 ; 11.202 ;
; Address[8] ; DataOut[14] ; 11.591 ; 11.591 ; 11.591 ; 11.591 ;
; Address[8] ; DataOut[15] ; 10.854 ; 10.854 ; 10.854 ; 10.854 ;
; Address[8] ; DataOut[16] ; 11.219 ; 11.219 ; 11.219 ; 11.219 ;
; Address[8] ; DataOut[17] ; 11.151 ; 11.151 ; 11.151 ; 11.151 ;
; Address[8] ; DataOut[18] ; 11.591 ; 11.591 ; 11.591 ; 11.591 ;
; Address[8] ; DataOut[19] ; 11.591 ; 11.591 ; 11.591 ; 11.591 ;
; Address[8] ; DataOut[20] ; 11.219 ; 11.219 ; 11.219 ; 11.219 ;
; Address[8] ; DataOut[21] ; 10.636 ; 10.636 ; 10.636 ; 10.636 ;
; Address[8] ; DataOut[22] ; 11.239 ; 11.239 ; 11.239 ; 11.239 ;
; Address[8] ; DataOut[23] ; 12.255 ; 12.255 ; 12.255 ; 12.255 ;
; Address[8] ; DataOut[24] ; 11.151 ; 11.151 ; 11.151 ; 11.151 ;
; Address[8] ; DataOut[25] ; 11.573 ; 11.573 ; 11.573 ; 11.573 ;
; Address[8] ; DataOut[26] ; 12.306 ; 12.306 ; 12.306 ; 12.306 ;
; Address[8] ; DataOut[27] ; 11.151 ; 11.151 ; 11.151 ; 11.151 ;
; Address[8] ; DataOut[28] ; 10.997 ; 10.997 ; 10.997 ; 10.997 ;
; Address[8] ; DataOut[29] ; 10.997 ; 10.997 ; 10.997 ; 10.997 ;
; Address[8] ; DataOut[30] ; 10.997 ; 10.997 ; 10.997 ; 10.997 ;
; Address[8] ; DataOut[31] ; 12.146 ; 12.146 ; 12.146 ; 12.146 ;
; Address[9] ; DataOut[0]  ; 12.530 ; 12.530 ; 12.530 ; 12.530 ;
; Address[9] ; DataOut[1]  ; 11.779 ; 11.779 ; 11.779 ; 11.779 ;
; Address[9] ; DataOut[2]  ; 11.914 ; 11.914 ; 11.914 ; 11.914 ;
; Address[9] ; DataOut[3]  ; 12.520 ; 12.520 ; 12.520 ; 12.520 ;
; Address[9] ; DataOut[4]  ; 11.654 ; 11.654 ; 11.654 ; 11.654 ;
; Address[9] ; DataOut[5]  ; 11.064 ; 11.064 ; 11.064 ; 11.064 ;
; Address[9] ; DataOut[6]  ; 12.520 ; 12.520 ; 12.520 ; 12.520 ;
; Address[9] ; DataOut[7]  ; 11.034 ; 11.034 ; 11.034 ; 11.034 ;
; Address[9] ; DataOut[8]  ; 12.112 ; 12.112 ; 12.112 ; 12.112 ;
; Address[9] ; DataOut[9]  ; 12.132 ; 12.132 ; 12.132 ; 12.132 ;
; Address[9] ; DataOut[10] ; 12.512 ; 12.512 ; 12.512 ; 12.512 ;
; Address[9] ; DataOut[11] ; 12.112 ; 12.112 ; 12.112 ; 12.112 ;
; Address[9] ; DataOut[12] ; 12.150 ; 12.150 ; 12.150 ; 12.150 ;
; Address[9] ; DataOut[13] ; 11.047 ; 11.047 ; 11.047 ; 11.047 ;
; Address[9] ; DataOut[14] ; 11.436 ; 11.436 ; 11.436 ; 11.436 ;
; Address[9] ; DataOut[15] ; 10.699 ; 10.699 ; 10.699 ; 10.699 ;
; Address[9] ; DataOut[16] ; 11.064 ; 11.064 ; 11.064 ; 11.064 ;
; Address[9] ; DataOut[17] ; 10.996 ; 10.996 ; 10.996 ; 10.996 ;
; Address[9] ; DataOut[18] ; 11.436 ; 11.436 ; 11.436 ; 11.436 ;
; Address[9] ; DataOut[19] ; 11.436 ; 11.436 ; 11.436 ; 11.436 ;
; Address[9] ; DataOut[20] ; 11.064 ; 11.064 ; 11.064 ; 11.064 ;
; Address[9] ; DataOut[21] ; 10.481 ; 10.481 ; 10.481 ; 10.481 ;
; Address[9] ; DataOut[22] ; 11.084 ; 11.084 ; 11.084 ; 11.084 ;
; Address[9] ; DataOut[23] ; 12.100 ; 12.100 ; 12.100 ; 12.100 ;
; Address[9] ; DataOut[24] ; 10.996 ; 10.996 ; 10.996 ; 10.996 ;
; Address[9] ; DataOut[25] ; 11.418 ; 11.418 ; 11.418 ; 11.418 ;
; Address[9] ; DataOut[26] ; 12.151 ; 12.151 ; 12.151 ; 12.151 ;
; Address[9] ; DataOut[27] ; 10.996 ; 10.996 ; 10.996 ; 10.996 ;
; Address[9] ; DataOut[28] ; 10.842 ; 10.842 ; 10.842 ; 10.842 ;
; Address[9] ; DataOut[29] ; 10.842 ; 10.842 ; 10.842 ; 10.842 ;
; Address[9] ; DataOut[30] ; 10.842 ; 10.842 ; 10.842 ; 10.842 ;
; Address[9] ; DataOut[31] ; 11.991 ; 11.991 ; 11.991 ; 11.991 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; Clock ; -1.460 ; -93.440       ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; Clock ; 2.321 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; Clock ; -2.000 ; -641.380              ;
+-------+--------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'Clock'                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                           ; To Node                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.460 ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg0  ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg1  ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a1~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg2  ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a2~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg3  ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a3~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg4  ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a4~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg5  ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a5~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg6  ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg7  ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a7~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg8  ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg9  ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a1~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg10 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a2~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg11 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a3~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg12 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a4~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg13 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a5~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg0  ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg1  ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a1~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg2  ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a2~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg3  ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a3~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg4  ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a4~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg5  ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a5~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg6  ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg7  ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a7~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg8  ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg9  ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a1~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg10 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a2~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg11 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a3~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg12 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a4~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg13 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a5~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg0  ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg1  ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a7~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg2  ; RAM:\G1:2:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg3  ; RAM:\G1:2:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a1~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg4  ; RAM:\G1:2:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a2~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg5  ; RAM:\G1:2:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a3~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg6  ; RAM:\G1:2:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a4~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg7  ; RAM:\G1:2:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a5~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg8  ; RAM:\G1:2:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg9  ; RAM:\G1:2:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a7~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg10 ; RAM:\G1:3:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg11 ; RAM:\G1:3:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a1~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg12 ; RAM:\G1:3:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a2~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg13 ; RAM:\G1:3:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a3~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg14 ; RAM:\G1:3:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a4~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg15 ; RAM:\G1:3:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a5~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg16 ; RAM:\G1:3:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg17 ; RAM:\G1:3:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a7~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg0  ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg1  ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a7~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg2  ; RAM:\G2:2:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg3  ; RAM:\G2:2:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a1~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg4  ; RAM:\G2:2:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a2~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg5  ; RAM:\G2:2:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a3~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg6  ; RAM:\G2:2:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a4~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg7  ; RAM:\G2:2:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a5~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg8  ; RAM:\G2:2:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg9  ; RAM:\G2:2:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a7~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg10 ; RAM:\G2:3:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg11 ; RAM:\G2:3:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a1~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg12 ; RAM:\G2:3:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a2~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg13 ; RAM:\G2:3:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a3~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg14 ; RAM:\G2:3:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a4~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg15 ; RAM:\G2:3:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a5~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg16 ; RAM:\G2:3:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg17 ; RAM:\G2:3:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a7~porta_memory_reg0 ; Clock        ; Clock       ; 1.000        ; -0.017     ; 2.442      ;
+--------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'Clock'                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                           ; To Node                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.321 ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg0  ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg1  ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a1~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg2  ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a2~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg3  ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a3~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg4  ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a4~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg5  ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a5~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg6  ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg7  ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a7~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg8  ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg9  ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a1~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg10 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a2~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg11 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a3~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg12 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a4~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg13 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a5~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg0  ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg1  ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a1~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg2  ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a2~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg3  ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a3~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg4  ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a4~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg5  ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a5~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg6  ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg7  ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a7~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg8  ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg9  ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a1~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg10 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a2~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg11 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a3~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg12 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a4~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\G2:0:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg13 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a5~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg0  ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg1  ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a7~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg2  ; RAM:\G1:2:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg3  ; RAM:\G1:2:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a1~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg4  ; RAM:\G1:2:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a2~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg5  ; RAM:\G1:2:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a3~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg6  ; RAM:\G1:2:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a4~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg7  ; RAM:\G1:2:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a5~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg8  ; RAM:\G1:2:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg9  ; RAM:\G1:2:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a7~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg10 ; RAM:\G1:3:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg11 ; RAM:\G1:3:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a1~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg12 ; RAM:\G1:3:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a2~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg13 ; RAM:\G1:3:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a3~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg14 ; RAM:\G1:3:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a4~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg15 ; RAM:\G1:3:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a5~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg16 ; RAM:\G1:3:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg17 ; RAM:\G1:3:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a7~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg0  ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg1  ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a7~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg2  ; RAM:\G2:2:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg3  ; RAM:\G2:2:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a1~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg4  ; RAM:\G2:2:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a2~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg5  ; RAM:\G2:2:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a3~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg6  ; RAM:\G2:2:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a4~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg7  ; RAM:\G2:2:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a5~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg8  ; RAM:\G2:2:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg9  ; RAM:\G2:2:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a7~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg10 ; RAM:\G2:3:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg11 ; RAM:\G2:3:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a1~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg12 ; RAM:\G2:3:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a2~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg13 ; RAM:\G2:3:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a3~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg14 ; RAM:\G2:3:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a4~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg15 ; RAM:\G2:3:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a5~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg16 ; RAM:\G2:3:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; RAM:\G2:1:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg17 ; RAM:\G2:3:line2|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a7~porta_memory_reg0 ; Clock        ; Clock       ; 0.000        ; -0.017     ; 2.442      ;
+-------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Clock'                                                                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:0:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; Clock ; Rise       ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; Clock ; Rise       ; RAM:\G1:1:line1|altsyncram:ram_rtl_0|altsyncram_a941:auto_generated|ram_block1a6~porta_datain_reg14 ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; Address[*]  ; Clock      ; 2.561 ; 2.561 ; Rise       ; Clock           ;
;  Address[0] ; Clock      ; 1.822 ; 1.822 ; Rise       ; Clock           ;
;  Address[1] ; Clock      ; 1.896 ; 1.896 ; Rise       ; Clock           ;
;  Address[2] ; Clock      ; 1.901 ; 1.901 ; Rise       ; Clock           ;
;  Address[3] ; Clock      ; 1.752 ; 1.752 ; Rise       ; Clock           ;
;  Address[4] ; Clock      ; 1.713 ; 1.713 ; Rise       ; Clock           ;
;  Address[5] ; Clock      ; 1.766 ; 1.766 ; Rise       ; Clock           ;
;  Address[6] ; Clock      ; 1.691 ; 1.691 ; Rise       ; Clock           ;
;  Address[7] ; Clock      ; 2.499 ; 2.499 ; Rise       ; Clock           ;
;  Address[8] ; Clock      ; 2.561 ; 2.561 ; Rise       ; Clock           ;
;  Address[9] ; Clock      ; 2.436 ; 2.436 ; Rise       ; Clock           ;
; DataIn[*]   ; Clock      ; 2.170 ; 2.170 ; Rise       ; Clock           ;
;  DataIn[0]  ; Clock      ; 1.896 ; 1.896 ; Rise       ; Clock           ;
;  DataIn[1]  ; Clock      ; 1.940 ; 1.940 ; Rise       ; Clock           ;
;  DataIn[2]  ; Clock      ; 2.025 ; 2.025 ; Rise       ; Clock           ;
;  DataIn[3]  ; Clock      ; 1.890 ; 1.890 ; Rise       ; Clock           ;
;  DataIn[4]  ; Clock      ; 1.885 ; 1.885 ; Rise       ; Clock           ;
;  DataIn[5]  ; Clock      ; 2.055 ; 2.055 ; Rise       ; Clock           ;
;  DataIn[6]  ; Clock      ; 1.901 ; 1.901 ; Rise       ; Clock           ;
;  DataIn[7]  ; Clock      ; 1.859 ; 1.859 ; Rise       ; Clock           ;
;  DataIn[8]  ; Clock      ; 1.869 ; 1.869 ; Rise       ; Clock           ;
;  DataIn[9]  ; Clock      ; 1.994 ; 1.994 ; Rise       ; Clock           ;
;  DataIn[10] ; Clock      ; 1.770 ; 1.770 ; Rise       ; Clock           ;
;  DataIn[11] ; Clock      ; 1.729 ; 1.729 ; Rise       ; Clock           ;
;  DataIn[12] ; Clock      ; 2.050 ; 2.050 ; Rise       ; Clock           ;
;  DataIn[13] ; Clock      ; 1.798 ; 1.798 ; Rise       ; Clock           ;
;  DataIn[14] ; Clock      ; 1.782 ; 1.782 ; Rise       ; Clock           ;
;  DataIn[15] ; Clock      ; 1.932 ; 1.932 ; Rise       ; Clock           ;
;  DataIn[16] ; Clock      ; 1.851 ; 1.851 ; Rise       ; Clock           ;
;  DataIn[17] ; Clock      ; 2.065 ; 2.065 ; Rise       ; Clock           ;
;  DataIn[18] ; Clock      ; 1.964 ; 1.964 ; Rise       ; Clock           ;
;  DataIn[19] ; Clock      ; 1.767 ; 1.767 ; Rise       ; Clock           ;
;  DataIn[20] ; Clock      ; 2.131 ; 2.131 ; Rise       ; Clock           ;
;  DataIn[21] ; Clock      ; 1.999 ; 1.999 ; Rise       ; Clock           ;
;  DataIn[22] ; Clock      ; 1.785 ; 1.785 ; Rise       ; Clock           ;
;  DataIn[23] ; Clock      ; 2.170 ; 2.170 ; Rise       ; Clock           ;
;  DataIn[24] ; Clock      ; 1.917 ; 1.917 ; Rise       ; Clock           ;
;  DataIn[25] ; Clock      ; 1.964 ; 1.964 ; Rise       ; Clock           ;
;  DataIn[26] ; Clock      ; 2.166 ; 2.166 ; Rise       ; Clock           ;
;  DataIn[27] ; Clock      ; 2.050 ; 2.050 ; Rise       ; Clock           ;
;  DataIn[28] ; Clock      ; 1.893 ; 1.893 ; Rise       ; Clock           ;
;  DataIn[29] ; Clock      ; 1.897 ; 1.897 ; Rise       ; Clock           ;
;  DataIn[30] ; Clock      ; 2.046 ; 2.046 ; Rise       ; Clock           ;
;  DataIn[31] ; Clock      ; 1.884 ; 1.884 ; Rise       ; Clock           ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; Address[*]  ; Clock      ; -1.543 ; -1.543 ; Rise       ; Clock           ;
;  Address[0] ; Clock      ; -1.594 ; -1.594 ; Rise       ; Clock           ;
;  Address[1] ; Clock      ; -1.616 ; -1.616 ; Rise       ; Clock           ;
;  Address[2] ; Clock      ; -1.630 ; -1.630 ; Rise       ; Clock           ;
;  Address[3] ; Clock      ; -1.575 ; -1.575 ; Rise       ; Clock           ;
;  Address[4] ; Clock      ; -1.573 ; -1.573 ; Rise       ; Clock           ;
;  Address[5] ; Clock      ; -1.612 ; -1.612 ; Rise       ; Clock           ;
;  Address[6] ; Clock      ; -1.543 ; -1.543 ; Rise       ; Clock           ;
;  Address[7] ; Clock      ; -2.222 ; -2.222 ; Rise       ; Clock           ;
;  Address[8] ; Clock      ; -2.260 ; -2.260 ; Rise       ; Clock           ;
;  Address[9] ; Clock      ; -2.137 ; -2.137 ; Rise       ; Clock           ;
; DataIn[*]   ; Clock      ; -1.554 ; -1.554 ; Rise       ; Clock           ;
;  DataIn[0]  ; Clock      ; -1.616 ; -1.616 ; Rise       ; Clock           ;
;  DataIn[1]  ; Clock      ; -1.668 ; -1.668 ; Rise       ; Clock           ;
;  DataIn[2]  ; Clock      ; -1.864 ; -1.864 ; Rise       ; Clock           ;
;  DataIn[3]  ; Clock      ; -1.734 ; -1.734 ; Rise       ; Clock           ;
;  DataIn[4]  ; Clock      ; -1.610 ; -1.610 ; Rise       ; Clock           ;
;  DataIn[5]  ; Clock      ; -1.774 ; -1.774 ; Rise       ; Clock           ;
;  DataIn[6]  ; Clock      ; -1.750 ; -1.750 ; Rise       ; Clock           ;
;  DataIn[7]  ; Clock      ; -1.578 ; -1.578 ; Rise       ; Clock           ;
;  DataIn[8]  ; Clock      ; -1.698 ; -1.698 ; Rise       ; Clock           ;
;  DataIn[9]  ; Clock      ; -1.720 ; -1.720 ; Rise       ; Clock           ;
;  DataIn[10] ; Clock      ; -1.625 ; -1.625 ; Rise       ; Clock           ;
;  DataIn[11] ; Clock      ; -1.554 ; -1.554 ; Rise       ; Clock           ;
;  DataIn[12] ; Clock      ; -1.762 ; -1.762 ; Rise       ; Clock           ;
;  DataIn[13] ; Clock      ; -1.649 ; -1.649 ; Rise       ; Clock           ;
;  DataIn[14] ; Clock      ; -1.625 ; -1.625 ; Rise       ; Clock           ;
;  DataIn[15] ; Clock      ; -1.763 ; -1.763 ; Rise       ; Clock           ;
;  DataIn[16] ; Clock      ; -1.582 ; -1.582 ; Rise       ; Clock           ;
;  DataIn[17] ; Clock      ; -1.898 ; -1.898 ; Rise       ; Clock           ;
;  DataIn[18] ; Clock      ; -1.819 ; -1.819 ; Rise       ; Clock           ;
;  DataIn[19] ; Clock      ; -1.612 ; -1.612 ; Rise       ; Clock           ;
;  DataIn[20] ; Clock      ; -1.846 ; -1.846 ; Rise       ; Clock           ;
;  DataIn[21] ; Clock      ; -1.842 ; -1.842 ; Rise       ; Clock           ;
;  DataIn[22] ; Clock      ; -1.644 ; -1.644 ; Rise       ; Clock           ;
;  DataIn[23] ; Clock      ; -1.879 ; -1.879 ; Rise       ; Clock           ;
;  DataIn[24] ; Clock      ; -1.663 ; -1.663 ; Rise       ; Clock           ;
;  DataIn[25] ; Clock      ; -1.676 ; -1.676 ; Rise       ; Clock           ;
;  DataIn[26] ; Clock      ; -1.889 ; -1.889 ; Rise       ; Clock           ;
;  DataIn[27] ; Clock      ; -1.646 ; -1.646 ; Rise       ; Clock           ;
;  DataIn[28] ; Clock      ; -1.740 ; -1.740 ; Rise       ; Clock           ;
;  DataIn[29] ; Clock      ; -1.740 ; -1.740 ; Rise       ; Clock           ;
;  DataIn[30] ; Clock      ; -1.856 ; -1.856 ; Rise       ; Clock           ;
;  DataIn[31] ; Clock      ; -1.712 ; -1.712 ; Rise       ; Clock           ;
+-------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DataOut[*]   ; Clock      ; 6.856 ; 6.856 ; Rise       ; Clock           ;
;  DataOut[0]  ; Clock      ; 6.395 ; 6.395 ; Rise       ; Clock           ;
;  DataOut[1]  ; Clock      ; 6.590 ; 6.590 ; Rise       ; Clock           ;
;  DataOut[2]  ; Clock      ; 6.653 ; 6.653 ; Rise       ; Clock           ;
;  DataOut[3]  ; Clock      ; 6.368 ; 6.368 ; Rise       ; Clock           ;
;  DataOut[4]  ; Clock      ; 6.568 ; 6.568 ; Rise       ; Clock           ;
;  DataOut[5]  ; Clock      ; 6.488 ; 6.488 ; Rise       ; Clock           ;
;  DataOut[6]  ; Clock      ; 6.367 ; 6.367 ; Rise       ; Clock           ;
;  DataOut[7]  ; Clock      ; 6.459 ; 6.459 ; Rise       ; Clock           ;
;  DataOut[8]  ; Clock      ; 6.586 ; 6.586 ; Rise       ; Clock           ;
;  DataOut[9]  ; Clock      ; 6.708 ; 6.708 ; Rise       ; Clock           ;
;  DataOut[10] ; Clock      ; 6.514 ; 6.514 ; Rise       ; Clock           ;
;  DataOut[11] ; Clock      ; 6.689 ; 6.689 ; Rise       ; Clock           ;
;  DataOut[12] ; Clock      ; 6.745 ; 6.745 ; Rise       ; Clock           ;
;  DataOut[13] ; Clock      ; 6.770 ; 6.770 ; Rise       ; Clock           ;
;  DataOut[14] ; Clock      ; 6.748 ; 6.748 ; Rise       ; Clock           ;
;  DataOut[15] ; Clock      ; 6.550 ; 6.550 ; Rise       ; Clock           ;
;  DataOut[16] ; Clock      ; 6.570 ; 6.570 ; Rise       ; Clock           ;
;  DataOut[17] ; Clock      ; 6.476 ; 6.476 ; Rise       ; Clock           ;
;  DataOut[18] ; Clock      ; 6.776 ; 6.776 ; Rise       ; Clock           ;
;  DataOut[19] ; Clock      ; 6.557 ; 6.557 ; Rise       ; Clock           ;
;  DataOut[20] ; Clock      ; 6.416 ; 6.416 ; Rise       ; Clock           ;
;  DataOut[21] ; Clock      ; 6.856 ; 6.856 ; Rise       ; Clock           ;
;  DataOut[22] ; Clock      ; 6.532 ; 6.532 ; Rise       ; Clock           ;
;  DataOut[23] ; Clock      ; 6.441 ; 6.441 ; Rise       ; Clock           ;
;  DataOut[24] ; Clock      ; 6.435 ; 6.435 ; Rise       ; Clock           ;
;  DataOut[25] ; Clock      ; 6.730 ; 6.730 ; Rise       ; Clock           ;
;  DataOut[26] ; Clock      ; 6.590 ; 6.590 ; Rise       ; Clock           ;
;  DataOut[27] ; Clock      ; 6.295 ; 6.295 ; Rise       ; Clock           ;
;  DataOut[28] ; Clock      ; 6.693 ; 6.693 ; Rise       ; Clock           ;
;  DataOut[29] ; Clock      ; 6.740 ; 6.740 ; Rise       ; Clock           ;
;  DataOut[30] ; Clock      ; 6.711 ; 6.711 ; Rise       ; Clock           ;
;  DataOut[31] ; Clock      ; 6.695 ; 6.695 ; Rise       ; Clock           ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DataOut[*]   ; Clock      ; 6.198 ; 6.198 ; Rise       ; Clock           ;
;  DataOut[0]  ; Clock      ; 6.247 ; 6.247 ; Rise       ; Clock           ;
;  DataOut[1]  ; Clock      ; 6.535 ; 6.535 ; Rise       ; Clock           ;
;  DataOut[2]  ; Clock      ; 6.519 ; 6.519 ; Rise       ; Clock           ;
;  DataOut[3]  ; Clock      ; 6.239 ; 6.239 ; Rise       ; Clock           ;
;  DataOut[4]  ; Clock      ; 6.501 ; 6.501 ; Rise       ; Clock           ;
;  DataOut[5]  ; Clock      ; 6.458 ; 6.458 ; Rise       ; Clock           ;
;  DataOut[6]  ; Clock      ; 6.198 ; 6.198 ; Rise       ; Clock           ;
;  DataOut[7]  ; Clock      ; 6.379 ; 6.379 ; Rise       ; Clock           ;
;  DataOut[8]  ; Clock      ; 6.504 ; 6.504 ; Rise       ; Clock           ;
;  DataOut[9]  ; Clock      ; 6.552 ; 6.552 ; Rise       ; Clock           ;
;  DataOut[10] ; Clock      ; 6.325 ; 6.325 ; Rise       ; Clock           ;
;  DataOut[11] ; Clock      ; 6.527 ; 6.527 ; Rise       ; Clock           ;
;  DataOut[12] ; Clock      ; 6.678 ; 6.678 ; Rise       ; Clock           ;
;  DataOut[13] ; Clock      ; 6.439 ; 6.439 ; Rise       ; Clock           ;
;  DataOut[14] ; Clock      ; 6.405 ; 6.405 ; Rise       ; Clock           ;
;  DataOut[15] ; Clock      ; 6.349 ; 6.349 ; Rise       ; Clock           ;
;  DataOut[16] ; Clock      ; 6.340 ; 6.340 ; Rise       ; Clock           ;
;  DataOut[17] ; Clock      ; 6.229 ; 6.229 ; Rise       ; Clock           ;
;  DataOut[18] ; Clock      ; 6.437 ; 6.437 ; Rise       ; Clock           ;
;  DataOut[19] ; Clock      ; 6.482 ; 6.482 ; Rise       ; Clock           ;
;  DataOut[20] ; Clock      ; 6.339 ; 6.339 ; Rise       ; Clock           ;
;  DataOut[21] ; Clock      ; 6.539 ; 6.539 ; Rise       ; Clock           ;
;  DataOut[22] ; Clock      ; 6.253 ; 6.253 ; Rise       ; Clock           ;
;  DataOut[23] ; Clock      ; 6.370 ; 6.370 ; Rise       ; Clock           ;
;  DataOut[24] ; Clock      ; 6.231 ; 6.231 ; Rise       ; Clock           ;
;  DataOut[25] ; Clock      ; 6.577 ; 6.577 ; Rise       ; Clock           ;
;  DataOut[26] ; Clock      ; 6.423 ; 6.423 ; Rise       ; Clock           ;
;  DataOut[27] ; Clock      ; 6.221 ; 6.221 ; Rise       ; Clock           ;
;  DataOut[28] ; Clock      ; 6.597 ; 6.597 ; Rise       ; Clock           ;
;  DataOut[29] ; Clock      ; 6.620 ; 6.620 ; Rise       ; Clock           ;
;  DataOut[30] ; Clock      ; 6.454 ; 6.454 ; Rise       ; Clock           ;
;  DataOut[31] ; Clock      ; 6.633 ; 6.633 ; Rise       ; Clock           ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; Address[7] ; DataOut[0]  ; 6.271 ; 6.271 ; 6.271 ; 6.271 ;
; Address[7] ; DataOut[1]  ; 6.462 ; 6.462 ; 6.462 ; 6.462 ;
; Address[7] ; DataOut[2]  ; 6.516 ; 6.516 ; 6.516 ; 6.516 ;
; Address[7] ; DataOut[3]  ; 6.245 ; 6.245 ; 6.245 ; 6.245 ;
; Address[7] ; DataOut[4]  ; 6.527 ; 6.527 ; 6.527 ; 6.527 ;
; Address[7] ; DataOut[5]  ; 6.416 ; 6.416 ; 6.416 ; 6.416 ;
; Address[7] ; DataOut[6]  ; 6.223 ; 6.223 ; 6.223 ; 6.223 ;
; Address[7] ; DataOut[7]  ; 6.413 ; 6.413 ; 6.413 ; 6.413 ;
; Address[7] ; DataOut[8]  ; 6.411 ; 6.411 ; 6.411 ; 6.411 ;
; Address[7] ; DataOut[9]  ; 6.430 ; 6.430 ; 6.430 ; 6.430 ;
; Address[7] ; DataOut[10] ; 6.288 ; 6.288 ; 6.288 ; 6.288 ;
; Address[7] ; DataOut[11] ; 6.411 ; 6.411 ; 6.411 ; 6.411 ;
; Address[7] ; DataOut[12] ; 6.414 ; 6.414 ; 6.414 ; 6.414 ;
; Address[7] ; DataOut[13] ; 6.566 ; 6.566 ; 6.566 ; 6.566 ;
; Address[7] ; DataOut[14] ; 6.516 ; 6.516 ; 6.516 ; 6.516 ;
; Address[7] ; DataOut[15] ; 6.382 ; 6.382 ; 6.382 ; 6.382 ;
; Address[7] ; DataOut[16] ; 6.379 ; 6.379 ; 6.379 ; 6.379 ;
; Address[7] ; DataOut[17] ; 6.517 ; 6.517 ; 6.517 ; 6.517 ;
; Address[7] ; DataOut[18] ; 6.563 ; 6.563 ; 6.563 ; 6.563 ;
; Address[7] ; DataOut[19] ; 6.550 ; 6.550 ; 6.550 ; 6.550 ;
; Address[7] ; DataOut[20] ; 6.376 ; 6.376 ; 6.376 ; 6.376 ;
; Address[7] ; DataOut[21] ; 6.660 ; 6.660 ; 6.660 ; 6.660 ;
; Address[7] ; DataOut[22] ; 6.425 ; 6.425 ; 6.425 ; 6.425 ;
; Address[7] ; DataOut[23] ; 6.401 ; 6.401 ; 6.401 ; 6.401 ;
; Address[7] ; DataOut[24] ; 6.376 ; 6.376 ; 6.376 ; 6.376 ;
; Address[7] ; DataOut[25] ; 6.751 ; 6.751 ; 6.751 ; 6.751 ;
; Address[7] ; DataOut[26] ; 6.594 ; 6.594 ; 6.594 ; 6.594 ;
; Address[7] ; DataOut[27] ; 6.390 ; 6.390 ; 6.390 ; 6.390 ;
; Address[7] ; DataOut[28] ; 6.599 ; 6.599 ; 6.599 ; 6.599 ;
; Address[7] ; DataOut[29] ; 6.621 ; 6.621 ; 6.621 ; 6.621 ;
; Address[7] ; DataOut[30] ; 6.667 ; 6.667 ; 6.667 ; 6.667 ;
; Address[7] ; DataOut[31] ; 6.628 ; 6.628 ; 6.628 ; 6.628 ;
; Address[8] ; DataOut[0]  ; 6.333 ; 6.333 ; 6.333 ; 6.333 ;
; Address[8] ; DataOut[1]  ; 6.524 ; 6.524 ; 6.524 ; 6.524 ;
; Address[8] ; DataOut[2]  ; 6.578 ; 6.578 ; 6.578 ; 6.578 ;
; Address[8] ; DataOut[3]  ; 6.307 ; 6.307 ; 6.307 ; 6.307 ;
; Address[8] ; DataOut[4]  ; 6.589 ; 6.589 ; 6.589 ; 6.589 ;
; Address[8] ; DataOut[5]  ; 6.478 ; 6.478 ; 6.478 ; 6.478 ;
; Address[8] ; DataOut[6]  ; 6.285 ; 6.285 ; 6.285 ; 6.285 ;
; Address[8] ; DataOut[7]  ; 6.475 ; 6.475 ; 6.475 ; 6.475 ;
; Address[8] ; DataOut[8]  ; 6.473 ; 6.473 ; 6.473 ; 6.473 ;
; Address[8] ; DataOut[9]  ; 6.492 ; 6.492 ; 6.492 ; 6.492 ;
; Address[8] ; DataOut[10] ; 6.350 ; 6.350 ; 6.350 ; 6.350 ;
; Address[8] ; DataOut[11] ; 6.473 ; 6.473 ; 6.473 ; 6.473 ;
; Address[8] ; DataOut[12] ; 6.476 ; 6.476 ; 6.476 ; 6.476 ;
; Address[8] ; DataOut[13] ; 6.628 ; 6.628 ; 6.628 ; 6.628 ;
; Address[8] ; DataOut[14] ; 6.578 ; 6.578 ; 6.578 ; 6.578 ;
; Address[8] ; DataOut[15] ; 6.444 ; 6.444 ; 6.444 ; 6.444 ;
; Address[8] ; DataOut[16] ; 6.441 ; 6.441 ; 6.441 ; 6.441 ;
; Address[8] ; DataOut[17] ; 6.579 ; 6.579 ; 6.579 ; 6.579 ;
; Address[8] ; DataOut[18] ; 6.625 ; 6.625 ; 6.625 ; 6.625 ;
; Address[8] ; DataOut[19] ; 6.612 ; 6.612 ; 6.612 ; 6.612 ;
; Address[8] ; DataOut[20] ; 6.438 ; 6.438 ; 6.438 ; 6.438 ;
; Address[8] ; DataOut[21] ; 6.722 ; 6.722 ; 6.722 ; 6.722 ;
; Address[8] ; DataOut[22] ; 6.487 ; 6.487 ; 6.487 ; 6.487 ;
; Address[8] ; DataOut[23] ; 6.463 ; 6.463 ; 6.463 ; 6.463 ;
; Address[8] ; DataOut[24] ; 6.438 ; 6.438 ; 6.438 ; 6.438 ;
; Address[8] ; DataOut[25] ; 6.813 ; 6.813 ; 6.813 ; 6.813 ;
; Address[8] ; DataOut[26] ; 6.656 ; 6.656 ; 6.656 ; 6.656 ;
; Address[8] ; DataOut[27] ; 6.452 ; 6.452 ; 6.452 ; 6.452 ;
; Address[8] ; DataOut[28] ; 6.661 ; 6.661 ; 6.661 ; 6.661 ;
; Address[8] ; DataOut[29] ; 6.683 ; 6.683 ; 6.683 ; 6.683 ;
; Address[8] ; DataOut[30] ; 6.729 ; 6.729 ; 6.729 ; 6.729 ;
; Address[8] ; DataOut[31] ; 6.690 ; 6.690 ; 6.690 ; 6.690 ;
; Address[9] ; DataOut[0]  ; 6.208 ; 6.208 ; 6.208 ; 6.208 ;
; Address[9] ; DataOut[1]  ; 6.399 ; 6.399 ; 6.399 ; 6.399 ;
; Address[9] ; DataOut[2]  ; 6.453 ; 6.453 ; 6.453 ; 6.453 ;
; Address[9] ; DataOut[3]  ; 6.182 ; 6.182 ; 6.182 ; 6.182 ;
; Address[9] ; DataOut[4]  ; 6.464 ; 6.464 ; 6.464 ; 6.464 ;
; Address[9] ; DataOut[5]  ; 6.353 ; 6.353 ; 6.353 ; 6.353 ;
; Address[9] ; DataOut[6]  ; 6.160 ; 6.160 ; 6.160 ; 6.160 ;
; Address[9] ; DataOut[7]  ; 6.350 ; 6.350 ; 6.350 ; 6.350 ;
; Address[9] ; DataOut[8]  ; 6.348 ; 6.348 ; 6.348 ; 6.348 ;
; Address[9] ; DataOut[9]  ; 6.367 ; 6.367 ; 6.367 ; 6.367 ;
; Address[9] ; DataOut[10] ; 6.225 ; 6.225 ; 6.225 ; 6.225 ;
; Address[9] ; DataOut[11] ; 6.348 ; 6.348 ; 6.348 ; 6.348 ;
; Address[9] ; DataOut[12] ; 6.351 ; 6.351 ; 6.351 ; 6.351 ;
; Address[9] ; DataOut[13] ; 6.503 ; 6.503 ; 6.503 ; 6.503 ;
; Address[9] ; DataOut[14] ; 6.453 ; 6.453 ; 6.453 ; 6.453 ;
; Address[9] ; DataOut[15] ; 6.319 ; 6.319 ; 6.319 ; 6.319 ;
; Address[9] ; DataOut[16] ; 6.316 ; 6.316 ; 6.316 ; 6.316 ;
; Address[9] ; DataOut[17] ; 6.454 ; 6.454 ; 6.454 ; 6.454 ;
; Address[9] ; DataOut[18] ; 6.500 ; 6.500 ; 6.500 ; 6.500 ;
; Address[9] ; DataOut[19] ; 6.487 ; 6.487 ; 6.487 ; 6.487 ;
; Address[9] ; DataOut[20] ; 6.313 ; 6.313 ; 6.313 ; 6.313 ;
; Address[9] ; DataOut[21] ; 6.597 ; 6.597 ; 6.597 ; 6.597 ;
; Address[9] ; DataOut[22] ; 6.362 ; 6.362 ; 6.362 ; 6.362 ;
; Address[9] ; DataOut[23] ; 6.338 ; 6.338 ; 6.338 ; 6.338 ;
; Address[9] ; DataOut[24] ; 6.313 ; 6.313 ; 6.313 ; 6.313 ;
; Address[9] ; DataOut[25] ; 6.688 ; 6.688 ; 6.688 ; 6.688 ;
; Address[9] ; DataOut[26] ; 6.531 ; 6.531 ; 6.531 ; 6.531 ;
; Address[9] ; DataOut[27] ; 6.327 ; 6.327 ; 6.327 ; 6.327 ;
; Address[9] ; DataOut[28] ; 6.536 ; 6.536 ; 6.536 ; 6.536 ;
; Address[9] ; DataOut[29] ; 6.558 ; 6.558 ; 6.558 ; 6.558 ;
; Address[9] ; DataOut[30] ; 6.604 ; 6.604 ; 6.604 ; 6.604 ;
; Address[9] ; DataOut[31] ; 6.565 ; 6.565 ; 6.565 ; 6.565 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; Address[7] ; DataOut[0]  ; 6.271 ; 6.271 ; 6.271 ; 6.271 ;
; Address[7] ; DataOut[1]  ; 6.462 ; 6.462 ; 6.462 ; 6.462 ;
; Address[7] ; DataOut[2]  ; 6.516 ; 6.516 ; 6.516 ; 6.516 ;
; Address[7] ; DataOut[3]  ; 6.245 ; 6.245 ; 6.245 ; 6.245 ;
; Address[7] ; DataOut[4]  ; 6.527 ; 6.527 ; 6.527 ; 6.527 ;
; Address[7] ; DataOut[5]  ; 6.416 ; 6.416 ; 6.416 ; 6.416 ;
; Address[7] ; DataOut[6]  ; 6.223 ; 6.223 ; 6.223 ; 6.223 ;
; Address[7] ; DataOut[7]  ; 6.413 ; 6.413 ; 6.413 ; 6.413 ;
; Address[7] ; DataOut[8]  ; 6.411 ; 6.411 ; 6.411 ; 6.411 ;
; Address[7] ; DataOut[9]  ; 6.430 ; 6.430 ; 6.430 ; 6.430 ;
; Address[7] ; DataOut[10] ; 6.288 ; 6.288 ; 6.288 ; 6.288 ;
; Address[7] ; DataOut[11] ; 6.411 ; 6.411 ; 6.411 ; 6.411 ;
; Address[7] ; DataOut[12] ; 6.414 ; 6.414 ; 6.414 ; 6.414 ;
; Address[7] ; DataOut[13] ; 6.566 ; 6.566 ; 6.566 ; 6.566 ;
; Address[7] ; DataOut[14] ; 6.516 ; 6.516 ; 6.516 ; 6.516 ;
; Address[7] ; DataOut[15] ; 6.382 ; 6.382 ; 6.382 ; 6.382 ;
; Address[7] ; DataOut[16] ; 6.379 ; 6.379 ; 6.379 ; 6.379 ;
; Address[7] ; DataOut[17] ; 6.517 ; 6.517 ; 6.517 ; 6.517 ;
; Address[7] ; DataOut[18] ; 6.563 ; 6.563 ; 6.563 ; 6.563 ;
; Address[7] ; DataOut[19] ; 6.550 ; 6.550 ; 6.550 ; 6.550 ;
; Address[7] ; DataOut[20] ; 6.376 ; 6.376 ; 6.376 ; 6.376 ;
; Address[7] ; DataOut[21] ; 6.660 ; 6.660 ; 6.660 ; 6.660 ;
; Address[7] ; DataOut[22] ; 6.425 ; 6.425 ; 6.425 ; 6.425 ;
; Address[7] ; DataOut[23] ; 6.401 ; 6.401 ; 6.401 ; 6.401 ;
; Address[7] ; DataOut[24] ; 6.376 ; 6.376 ; 6.376 ; 6.376 ;
; Address[7] ; DataOut[25] ; 6.751 ; 6.751 ; 6.751 ; 6.751 ;
; Address[7] ; DataOut[26] ; 6.594 ; 6.594 ; 6.594 ; 6.594 ;
; Address[7] ; DataOut[27] ; 6.390 ; 6.390 ; 6.390 ; 6.390 ;
; Address[7] ; DataOut[28] ; 6.599 ; 6.599 ; 6.599 ; 6.599 ;
; Address[7] ; DataOut[29] ; 6.621 ; 6.621 ; 6.621 ; 6.621 ;
; Address[7] ; DataOut[30] ; 6.667 ; 6.667 ; 6.667 ; 6.667 ;
; Address[7] ; DataOut[31] ; 6.628 ; 6.628 ; 6.628 ; 6.628 ;
; Address[8] ; DataOut[0]  ; 6.211 ; 6.211 ; 6.211 ; 6.211 ;
; Address[8] ; DataOut[1]  ; 5.888 ; 5.888 ; 5.888 ; 5.888 ;
; Address[8] ; DataOut[2]  ; 6.017 ; 6.017 ; 6.017 ; 6.017 ;
; Address[8] ; DataOut[3]  ; 6.201 ; 6.201 ; 6.201 ; 6.201 ;
; Address[8] ; DataOut[4]  ; 5.931 ; 5.931 ; 5.931 ; 5.931 ;
; Address[8] ; DataOut[5]  ; 5.600 ; 5.600 ; 5.600 ; 5.600 ;
; Address[8] ; DataOut[6]  ; 6.201 ; 6.201 ; 6.201 ; 6.201 ;
; Address[8] ; DataOut[7]  ; 5.570 ; 5.570 ; 5.570 ; 5.570 ;
; Address[8] ; DataOut[8]  ; 6.021 ; 6.021 ; 6.021 ; 6.021 ;
; Address[8] ; DataOut[9]  ; 6.041 ; 6.041 ; 6.041 ; 6.041 ;
; Address[8] ; DataOut[10] ; 6.206 ; 6.206 ; 6.206 ; 6.206 ;
; Address[8] ; DataOut[11] ; 6.021 ; 6.021 ; 6.021 ; 6.021 ;
; Address[8] ; DataOut[12] ; 6.055 ; 6.055 ; 6.055 ; 6.055 ;
; Address[8] ; DataOut[13] ; 5.583 ; 5.583 ; 5.583 ; 5.583 ;
; Address[8] ; DataOut[14] ; 5.744 ; 5.744 ; 5.744 ; 5.744 ;
; Address[8] ; DataOut[15] ; 5.441 ; 5.441 ; 5.441 ; 5.441 ;
; Address[8] ; DataOut[16] ; 5.585 ; 5.585 ; 5.585 ; 5.585 ;
; Address[8] ; DataOut[17] ; 5.535 ; 5.535 ; 5.535 ; 5.535 ;
; Address[8] ; DataOut[18] ; 5.744 ; 5.744 ; 5.744 ; 5.744 ;
; Address[8] ; DataOut[19] ; 5.744 ; 5.744 ; 5.744 ; 5.744 ;
; Address[8] ; DataOut[20] ; 5.585 ; 5.585 ; 5.585 ; 5.585 ;
; Address[8] ; DataOut[21] ; 5.419 ; 5.419 ; 5.419 ; 5.419 ;
; Address[8] ; DataOut[22] ; 5.605 ; 5.605 ; 5.605 ; 5.605 ;
; Address[8] ; DataOut[23] ; 6.005 ; 6.005 ; 6.005 ; 6.005 ;
; Address[8] ; DataOut[24] ; 5.535 ; 5.535 ; 5.535 ; 5.535 ;
; Address[8] ; DataOut[25] ; 5.740 ; 5.740 ; 5.740 ; 5.740 ;
; Address[8] ; DataOut[26] ; 6.055 ; 6.055 ; 6.055 ; 6.055 ;
; Address[8] ; DataOut[27] ; 5.535 ; 5.535 ; 5.535 ; 5.535 ;
; Address[8] ; DataOut[28] ; 5.573 ; 5.573 ; 5.573 ; 5.573 ;
; Address[8] ; DataOut[29] ; 5.573 ; 5.573 ; 5.573 ; 5.573 ;
; Address[8] ; DataOut[30] ; 5.573 ; 5.573 ; 5.573 ; 5.573 ;
; Address[8] ; DataOut[31] ; 6.062 ; 6.062 ; 6.062 ; 6.062 ;
; Address[9] ; DataOut[0]  ; 6.153 ; 6.153 ; 6.153 ; 6.153 ;
; Address[9] ; DataOut[1]  ; 5.830 ; 5.830 ; 5.830 ; 5.830 ;
; Address[9] ; DataOut[2]  ; 5.959 ; 5.959 ; 5.959 ; 5.959 ;
; Address[9] ; DataOut[3]  ; 6.143 ; 6.143 ; 6.143 ; 6.143 ;
; Address[9] ; DataOut[4]  ; 5.873 ; 5.873 ; 5.873 ; 5.873 ;
; Address[9] ; DataOut[5]  ; 5.542 ; 5.542 ; 5.542 ; 5.542 ;
; Address[9] ; DataOut[6]  ; 6.143 ; 6.143 ; 6.143 ; 6.143 ;
; Address[9] ; DataOut[7]  ; 5.512 ; 5.512 ; 5.512 ; 5.512 ;
; Address[9] ; DataOut[8]  ; 5.963 ; 5.963 ; 5.963 ; 5.963 ;
; Address[9] ; DataOut[9]  ; 5.983 ; 5.983 ; 5.983 ; 5.983 ;
; Address[9] ; DataOut[10] ; 6.148 ; 6.148 ; 6.148 ; 6.148 ;
; Address[9] ; DataOut[11] ; 5.963 ; 5.963 ; 5.963 ; 5.963 ;
; Address[9] ; DataOut[12] ; 5.997 ; 5.997 ; 5.997 ; 5.997 ;
; Address[9] ; DataOut[13] ; 5.525 ; 5.525 ; 5.525 ; 5.525 ;
; Address[9] ; DataOut[14] ; 5.686 ; 5.686 ; 5.686 ; 5.686 ;
; Address[9] ; DataOut[15] ; 5.383 ; 5.383 ; 5.383 ; 5.383 ;
; Address[9] ; DataOut[16] ; 5.527 ; 5.527 ; 5.527 ; 5.527 ;
; Address[9] ; DataOut[17] ; 5.477 ; 5.477 ; 5.477 ; 5.477 ;
; Address[9] ; DataOut[18] ; 5.686 ; 5.686 ; 5.686 ; 5.686 ;
; Address[9] ; DataOut[19] ; 5.686 ; 5.686 ; 5.686 ; 5.686 ;
; Address[9] ; DataOut[20] ; 5.527 ; 5.527 ; 5.527 ; 5.527 ;
; Address[9] ; DataOut[21] ; 5.361 ; 5.361 ; 5.361 ; 5.361 ;
; Address[9] ; DataOut[22] ; 5.547 ; 5.547 ; 5.547 ; 5.547 ;
; Address[9] ; DataOut[23] ; 5.947 ; 5.947 ; 5.947 ; 5.947 ;
; Address[9] ; DataOut[24] ; 5.477 ; 5.477 ; 5.477 ; 5.477 ;
; Address[9] ; DataOut[25] ; 5.682 ; 5.682 ; 5.682 ; 5.682 ;
; Address[9] ; DataOut[26] ; 5.997 ; 5.997 ; 5.997 ; 5.997 ;
; Address[9] ; DataOut[27] ; 5.477 ; 5.477 ; 5.477 ; 5.477 ;
; Address[9] ; DataOut[28] ; 5.515 ; 5.515 ; 5.515 ; 5.515 ;
; Address[9] ; DataOut[29] ; 5.515 ; 5.515 ; 5.515 ; 5.515 ;
; Address[9] ; DataOut[30] ; 5.515 ; 5.515 ; 5.515 ; 5.515 ;
; Address[9] ; DataOut[31] ; 6.004 ; 6.004 ; 6.004 ; 6.004 ;
+------------+-------------+-------+-------+-------+-------+


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.076   ; 2.321 ; N/A      ; N/A     ; -2.064              ;
;  Clock           ; -2.076   ; 2.321 ; N/A      ; N/A     ; -2.064              ;
; Design-wide TNS  ; -132.864 ; 0.0   ; 0.0      ; 0.0     ; -662.111            ;
;  Clock           ; -132.864 ; 0.000 ; N/A      ; N/A     ; -662.111            ;
+------------------+----------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; Address[*]  ; Clock      ; 5.955 ; 5.955 ; Rise       ; Clock           ;
;  Address[0] ; Clock      ; 4.131 ; 4.131 ; Rise       ; Clock           ;
;  Address[1] ; Clock      ; 4.213 ; 4.213 ; Rise       ; Clock           ;
;  Address[2] ; Clock      ; 4.231 ; 4.231 ; Rise       ; Clock           ;
;  Address[3] ; Clock      ; 3.890 ; 3.890 ; Rise       ; Clock           ;
;  Address[4] ; Clock      ; 3.846 ; 3.846 ; Rise       ; Clock           ;
;  Address[5] ; Clock      ; 3.901 ; 3.901 ; Rise       ; Clock           ;
;  Address[6] ; Clock      ; 3.803 ; 3.803 ; Rise       ; Clock           ;
;  Address[7] ; Clock      ; 5.826 ; 5.826 ; Rise       ; Clock           ;
;  Address[8] ; Clock      ; 5.955 ; 5.955 ; Rise       ; Clock           ;
;  Address[9] ; Clock      ; 5.671 ; 5.671 ; Rise       ; Clock           ;
; DataIn[*]   ; Clock      ; 4.780 ; 4.780 ; Rise       ; Clock           ;
;  DataIn[0]  ; Clock      ; 4.227 ; 4.227 ; Rise       ; Clock           ;
;  DataIn[1]  ; Clock      ; 4.332 ; 4.332 ; Rise       ; Clock           ;
;  DataIn[2]  ; Clock      ; 4.544 ; 4.544 ; Rise       ; Clock           ;
;  DataIn[3]  ; Clock      ; 4.203 ; 4.203 ; Rise       ; Clock           ;
;  DataIn[4]  ; Clock      ; 4.257 ; 4.257 ; Rise       ; Clock           ;
;  DataIn[5]  ; Clock      ; 4.602 ; 4.602 ; Rise       ; Clock           ;
;  DataIn[6]  ; Clock      ; 4.264 ; 4.264 ; Rise       ; Clock           ;
;  DataIn[7]  ; Clock      ; 4.165 ; 4.165 ; Rise       ; Clock           ;
;  DataIn[8]  ; Clock      ; 4.176 ; 4.176 ; Rise       ; Clock           ;
;  DataIn[9]  ; Clock      ; 4.514 ; 4.514 ; Rise       ; Clock           ;
;  DataIn[10] ; Clock      ; 3.897 ; 3.897 ; Rise       ; Clock           ;
;  DataIn[11] ; Clock      ; 3.840 ; 3.840 ; Rise       ; Clock           ;
;  DataIn[12] ; Clock      ; 4.652 ; 4.652 ; Rise       ; Clock           ;
;  DataIn[13] ; Clock      ; 4.007 ; 4.007 ; Rise       ; Clock           ;
;  DataIn[14] ; Clock      ; 3.918 ; 3.918 ; Rise       ; Clock           ;
;  DataIn[15] ; Clock      ; 4.315 ; 4.315 ; Rise       ; Clock           ;
;  DataIn[16] ; Clock      ; 4.170 ; 4.170 ; Rise       ; Clock           ;
;  DataIn[17] ; Clock      ; 4.615 ; 4.615 ; Rise       ; Clock           ;
;  DataIn[18] ; Clock      ; 4.317 ; 4.317 ; Rise       ; Clock           ;
;  DataIn[19] ; Clock      ; 3.894 ; 3.894 ; Rise       ; Clock           ;
;  DataIn[20] ; Clock      ; 4.748 ; 4.748 ; Rise       ; Clock           ;
;  DataIn[21] ; Clock      ; 4.396 ; 4.396 ; Rise       ; Clock           ;
;  DataIn[22] ; Clock      ; 3.964 ; 3.964 ; Rise       ; Clock           ;
;  DataIn[23] ; Clock      ; 4.780 ; 4.780 ; Rise       ; Clock           ;
;  DataIn[24] ; Clock      ; 4.300 ; 4.300 ; Rise       ; Clock           ;
;  DataIn[25] ; Clock      ; 4.350 ; 4.350 ; Rise       ; Clock           ;
;  DataIn[26] ; Clock      ; 4.764 ; 4.764 ; Rise       ; Clock           ;
;  DataIn[27] ; Clock      ; 4.622 ; 4.622 ; Rise       ; Clock           ;
;  DataIn[28] ; Clock      ; 4.208 ; 4.208 ; Rise       ; Clock           ;
;  DataIn[29] ; Clock      ; 4.214 ; 4.214 ; Rise       ; Clock           ;
;  DataIn[30] ; Clock      ; 4.469 ; 4.469 ; Rise       ; Clock           ;
;  DataIn[31] ; Clock      ; 4.201 ; 4.201 ; Rise       ; Clock           ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; Address[*]  ; Clock      ; -1.543 ; -1.543 ; Rise       ; Clock           ;
;  Address[0] ; Clock      ; -1.594 ; -1.594 ; Rise       ; Clock           ;
;  Address[1] ; Clock      ; -1.616 ; -1.616 ; Rise       ; Clock           ;
;  Address[2] ; Clock      ; -1.630 ; -1.630 ; Rise       ; Clock           ;
;  Address[3] ; Clock      ; -1.575 ; -1.575 ; Rise       ; Clock           ;
;  Address[4] ; Clock      ; -1.573 ; -1.573 ; Rise       ; Clock           ;
;  Address[5] ; Clock      ; -1.612 ; -1.612 ; Rise       ; Clock           ;
;  Address[6] ; Clock      ; -1.543 ; -1.543 ; Rise       ; Clock           ;
;  Address[7] ; Clock      ; -2.222 ; -2.222 ; Rise       ; Clock           ;
;  Address[8] ; Clock      ; -2.260 ; -2.260 ; Rise       ; Clock           ;
;  Address[9] ; Clock      ; -2.137 ; -2.137 ; Rise       ; Clock           ;
; DataIn[*]   ; Clock      ; -1.554 ; -1.554 ; Rise       ; Clock           ;
;  DataIn[0]  ; Clock      ; -1.616 ; -1.616 ; Rise       ; Clock           ;
;  DataIn[1]  ; Clock      ; -1.668 ; -1.668 ; Rise       ; Clock           ;
;  DataIn[2]  ; Clock      ; -1.864 ; -1.864 ; Rise       ; Clock           ;
;  DataIn[3]  ; Clock      ; -1.734 ; -1.734 ; Rise       ; Clock           ;
;  DataIn[4]  ; Clock      ; -1.610 ; -1.610 ; Rise       ; Clock           ;
;  DataIn[5]  ; Clock      ; -1.774 ; -1.774 ; Rise       ; Clock           ;
;  DataIn[6]  ; Clock      ; -1.750 ; -1.750 ; Rise       ; Clock           ;
;  DataIn[7]  ; Clock      ; -1.578 ; -1.578 ; Rise       ; Clock           ;
;  DataIn[8]  ; Clock      ; -1.698 ; -1.698 ; Rise       ; Clock           ;
;  DataIn[9]  ; Clock      ; -1.720 ; -1.720 ; Rise       ; Clock           ;
;  DataIn[10] ; Clock      ; -1.625 ; -1.625 ; Rise       ; Clock           ;
;  DataIn[11] ; Clock      ; -1.554 ; -1.554 ; Rise       ; Clock           ;
;  DataIn[12] ; Clock      ; -1.762 ; -1.762 ; Rise       ; Clock           ;
;  DataIn[13] ; Clock      ; -1.649 ; -1.649 ; Rise       ; Clock           ;
;  DataIn[14] ; Clock      ; -1.625 ; -1.625 ; Rise       ; Clock           ;
;  DataIn[15] ; Clock      ; -1.763 ; -1.763 ; Rise       ; Clock           ;
;  DataIn[16] ; Clock      ; -1.582 ; -1.582 ; Rise       ; Clock           ;
;  DataIn[17] ; Clock      ; -1.898 ; -1.898 ; Rise       ; Clock           ;
;  DataIn[18] ; Clock      ; -1.819 ; -1.819 ; Rise       ; Clock           ;
;  DataIn[19] ; Clock      ; -1.612 ; -1.612 ; Rise       ; Clock           ;
;  DataIn[20] ; Clock      ; -1.846 ; -1.846 ; Rise       ; Clock           ;
;  DataIn[21] ; Clock      ; -1.842 ; -1.842 ; Rise       ; Clock           ;
;  DataIn[22] ; Clock      ; -1.644 ; -1.644 ; Rise       ; Clock           ;
;  DataIn[23] ; Clock      ; -1.879 ; -1.879 ; Rise       ; Clock           ;
;  DataIn[24] ; Clock      ; -1.663 ; -1.663 ; Rise       ; Clock           ;
;  DataIn[25] ; Clock      ; -1.676 ; -1.676 ; Rise       ; Clock           ;
;  DataIn[26] ; Clock      ; -1.889 ; -1.889 ; Rise       ; Clock           ;
;  DataIn[27] ; Clock      ; -1.646 ; -1.646 ; Rise       ; Clock           ;
;  DataIn[28] ; Clock      ; -1.740 ; -1.740 ; Rise       ; Clock           ;
;  DataIn[29] ; Clock      ; -1.740 ; -1.740 ; Rise       ; Clock           ;
;  DataIn[30] ; Clock      ; -1.856 ; -1.856 ; Rise       ; Clock           ;
;  DataIn[31] ; Clock      ; -1.712 ; -1.712 ; Rise       ; Clock           ;
+-------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; DataOut[*]   ; Clock      ; 13.262 ; 13.262 ; Rise       ; Clock           ;
;  DataOut[0]  ; Clock      ; 12.242 ; 12.242 ; Rise       ; Clock           ;
;  DataOut[1]  ; Clock      ; 12.735 ; 12.735 ; Rise       ; Clock           ;
;  DataOut[2]  ; Clock      ; 12.724 ; 12.724 ; Rise       ; Clock           ;
;  DataOut[3]  ; Clock      ; 12.174 ; 12.174 ; Rise       ; Clock           ;
;  DataOut[4]  ; Clock      ; 12.433 ; 12.433 ; Rise       ; Clock           ;
;  DataOut[5]  ; Clock      ; 12.476 ; 12.476 ; Rise       ; Clock           ;
;  DataOut[6]  ; Clock      ; 12.208 ; 12.208 ; Rise       ; Clock           ;
;  DataOut[7]  ; Clock      ; 12.359 ; 12.359 ; Rise       ; Clock           ;
;  DataOut[8]  ; Clock      ; 12.661 ; 12.661 ; Rise       ; Clock           ;
;  DataOut[9]  ; Clock      ; 12.940 ; 12.940 ; Rise       ; Clock           ;
;  DataOut[10] ; Clock      ; 12.510 ; 12.510 ; Rise       ; Clock           ;
;  DataOut[11] ; Clock      ; 12.926 ; 12.926 ; Rise       ; Clock           ;
;  DataOut[12] ; Clock      ; 13.128 ; 13.128 ; Rise       ; Clock           ;
;  DataOut[13] ; Clock      ; 13.190 ; 13.190 ; Rise       ; Clock           ;
;  DataOut[14] ; Clock      ; 13.146 ; 13.146 ; Rise       ; Clock           ;
;  DataOut[15] ; Clock      ; 12.617 ; 12.617 ; Rise       ; Clock           ;
;  DataOut[16] ; Clock      ; 12.650 ; 12.650 ; Rise       ; Clock           ;
;  DataOut[17] ; Clock      ; 12.471 ; 12.471 ; Rise       ; Clock           ;
;  DataOut[18] ; Clock      ; 13.160 ; 13.160 ; Rise       ; Clock           ;
;  DataOut[19] ; Clock      ; 12.616 ; 12.616 ; Rise       ; Clock           ;
;  DataOut[20] ; Clock      ; 12.237 ; 12.237 ; Rise       ; Clock           ;
;  DataOut[21] ; Clock      ; 13.262 ; 13.262 ; Rise       ; Clock           ;
;  DataOut[22] ; Clock      ; 12.567 ; 12.567 ; Rise       ; Clock           ;
;  DataOut[23] ; Clock      ; 12.340 ; 12.340 ; Rise       ; Clock           ;
;  DataOut[24] ; Clock      ; 12.400 ; 12.400 ; Rise       ; Clock           ;
;  DataOut[25] ; Clock      ; 13.008 ; 13.008 ; Rise       ; Clock           ;
;  DataOut[26] ; Clock      ; 12.649 ; 12.649 ; Rise       ; Clock           ;
;  DataOut[27] ; Clock      ; 11.967 ; 11.967 ; Rise       ; Clock           ;
;  DataOut[28] ; Clock      ; 12.754 ; 12.754 ; Rise       ; Clock           ;
;  DataOut[29] ; Clock      ; 12.869 ; 12.869 ; Rise       ; Clock           ;
;  DataOut[30] ; Clock      ; 12.824 ; 12.824 ; Rise       ; Clock           ;
;  DataOut[31] ; Clock      ; 12.789 ; 12.789 ; Rise       ; Clock           ;
+--------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DataOut[*]   ; Clock      ; 6.198 ; 6.198 ; Rise       ; Clock           ;
;  DataOut[0]  ; Clock      ; 6.247 ; 6.247 ; Rise       ; Clock           ;
;  DataOut[1]  ; Clock      ; 6.535 ; 6.535 ; Rise       ; Clock           ;
;  DataOut[2]  ; Clock      ; 6.519 ; 6.519 ; Rise       ; Clock           ;
;  DataOut[3]  ; Clock      ; 6.239 ; 6.239 ; Rise       ; Clock           ;
;  DataOut[4]  ; Clock      ; 6.501 ; 6.501 ; Rise       ; Clock           ;
;  DataOut[5]  ; Clock      ; 6.458 ; 6.458 ; Rise       ; Clock           ;
;  DataOut[6]  ; Clock      ; 6.198 ; 6.198 ; Rise       ; Clock           ;
;  DataOut[7]  ; Clock      ; 6.379 ; 6.379 ; Rise       ; Clock           ;
;  DataOut[8]  ; Clock      ; 6.504 ; 6.504 ; Rise       ; Clock           ;
;  DataOut[9]  ; Clock      ; 6.552 ; 6.552 ; Rise       ; Clock           ;
;  DataOut[10] ; Clock      ; 6.325 ; 6.325 ; Rise       ; Clock           ;
;  DataOut[11] ; Clock      ; 6.527 ; 6.527 ; Rise       ; Clock           ;
;  DataOut[12] ; Clock      ; 6.678 ; 6.678 ; Rise       ; Clock           ;
;  DataOut[13] ; Clock      ; 6.439 ; 6.439 ; Rise       ; Clock           ;
;  DataOut[14] ; Clock      ; 6.405 ; 6.405 ; Rise       ; Clock           ;
;  DataOut[15] ; Clock      ; 6.349 ; 6.349 ; Rise       ; Clock           ;
;  DataOut[16] ; Clock      ; 6.340 ; 6.340 ; Rise       ; Clock           ;
;  DataOut[17] ; Clock      ; 6.229 ; 6.229 ; Rise       ; Clock           ;
;  DataOut[18] ; Clock      ; 6.437 ; 6.437 ; Rise       ; Clock           ;
;  DataOut[19] ; Clock      ; 6.482 ; 6.482 ; Rise       ; Clock           ;
;  DataOut[20] ; Clock      ; 6.339 ; 6.339 ; Rise       ; Clock           ;
;  DataOut[21] ; Clock      ; 6.539 ; 6.539 ; Rise       ; Clock           ;
;  DataOut[22] ; Clock      ; 6.253 ; 6.253 ; Rise       ; Clock           ;
;  DataOut[23] ; Clock      ; 6.370 ; 6.370 ; Rise       ; Clock           ;
;  DataOut[24] ; Clock      ; 6.231 ; 6.231 ; Rise       ; Clock           ;
;  DataOut[25] ; Clock      ; 6.577 ; 6.577 ; Rise       ; Clock           ;
;  DataOut[26] ; Clock      ; 6.423 ; 6.423 ; Rise       ; Clock           ;
;  DataOut[27] ; Clock      ; 6.221 ; 6.221 ; Rise       ; Clock           ;
;  DataOut[28] ; Clock      ; 6.597 ; 6.597 ; Rise       ; Clock           ;
;  DataOut[29] ; Clock      ; 6.620 ; 6.620 ; Rise       ; Clock           ;
;  DataOut[30] ; Clock      ; 6.454 ; 6.454 ; Rise       ; Clock           ;
;  DataOut[31] ; Clock      ; 6.633 ; 6.633 ; Rise       ; Clock           ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------+
; Progagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; Address[7] ; DataOut[0]  ; 12.840 ; 12.840 ; 12.840 ; 12.840 ;
; Address[7] ; DataOut[1]  ; 13.328 ; 13.328 ; 13.328 ; 13.328 ;
; Address[7] ; DataOut[2]  ; 13.304 ; 13.304 ; 13.304 ; 13.304 ;
; Address[7] ; DataOut[3]  ; 12.804 ; 12.804 ; 12.804 ; 12.804 ;
; Address[7] ; DataOut[4]  ; 13.311 ; 13.311 ; 13.311 ; 13.311 ;
; Address[7] ; DataOut[5]  ; 13.173 ; 13.173 ; 13.173 ; 13.173 ;
; Address[7] ; DataOut[6]  ; 12.772 ; 12.772 ; 12.772 ; 12.772 ;
; Address[7] ; DataOut[7]  ; 13.189 ; 13.189 ; 13.189 ; 13.189 ;
; Address[7] ; DataOut[8]  ; 13.174 ; 13.174 ; 13.174 ; 13.174 ;
; Address[7] ; DataOut[9]  ; 13.191 ; 13.191 ; 13.191 ; 13.191 ;
; Address[7] ; DataOut[10] ; 12.855 ; 12.855 ; 12.855 ; 12.855 ;
; Address[7] ; DataOut[11] ; 13.177 ; 13.177 ; 13.177 ; 13.177 ;
; Address[7] ; DataOut[12] ; 13.167 ; 13.167 ; 13.167 ; 13.167 ;
; Address[7] ; DataOut[13] ; 13.553 ; 13.553 ; 13.553 ; 13.553 ;
; Address[7] ; DataOut[14] ; 13.481 ; 13.481 ; 13.481 ; 13.481 ;
; Address[7] ; DataOut[15] ; 13.145 ; 13.145 ; 13.145 ; 13.145 ;
; Address[7] ; DataOut[16] ; 13.129 ; 13.129 ; 13.129 ; 13.129 ;
; Address[7] ; DataOut[17] ; 13.549 ; 13.549 ; 13.549 ; 13.549 ;
; Address[7] ; DataOut[18] ; 13.553 ; 13.553 ; 13.553 ; 13.553 ;
; Address[7] ; DataOut[19] ; 13.521 ; 13.521 ; 13.521 ; 13.521 ;
; Address[7] ; DataOut[20] ; 13.133 ; 13.133 ; 13.133 ; 13.133 ;
; Address[7] ; DataOut[21] ; 13.661 ; 13.661 ; 13.661 ; 13.661 ;
; Address[7] ; DataOut[22] ; 13.190 ; 13.190 ; 13.190 ; 13.190 ;
; Address[7] ; DataOut[23] ; 13.183 ; 13.183 ; 13.183 ; 13.183 ;
; Address[7] ; DataOut[24] ; 13.130 ; 13.130 ; 13.130 ; 13.130 ;
; Address[7] ; DataOut[25] ; 13.965 ; 13.965 ; 13.965 ; 13.965 ;
; Address[7] ; DataOut[26] ; 13.570 ; 13.570 ; 13.570 ; 13.570 ;
; Address[7] ; DataOut[27] ; 13.155 ; 13.155 ; 13.155 ; 13.155 ;
; Address[7] ; DataOut[28] ; 13.550 ; 13.550 ; 13.550 ; 13.550 ;
; Address[7] ; DataOut[29] ; 13.586 ; 13.586 ; 13.586 ; 13.586 ;
; Address[7] ; DataOut[30] ; 13.658 ; 13.658 ; 13.658 ; 13.658 ;
; Address[7] ; DataOut[31] ; 13.592 ; 13.592 ; 13.592 ; 13.592 ;
; Address[8] ; DataOut[0]  ; 12.969 ; 12.969 ; 12.969 ; 12.969 ;
; Address[8] ; DataOut[1]  ; 13.457 ; 13.457 ; 13.457 ; 13.457 ;
; Address[8] ; DataOut[2]  ; 13.433 ; 13.433 ; 13.433 ; 13.433 ;
; Address[8] ; DataOut[3]  ; 12.933 ; 12.933 ; 12.933 ; 12.933 ;
; Address[8] ; DataOut[4]  ; 13.440 ; 13.440 ; 13.440 ; 13.440 ;
; Address[8] ; DataOut[5]  ; 13.302 ; 13.302 ; 13.302 ; 13.302 ;
; Address[8] ; DataOut[6]  ; 12.901 ; 12.901 ; 12.901 ; 12.901 ;
; Address[8] ; DataOut[7]  ; 13.318 ; 13.318 ; 13.318 ; 13.318 ;
; Address[8] ; DataOut[8]  ; 13.303 ; 13.303 ; 13.303 ; 13.303 ;
; Address[8] ; DataOut[9]  ; 13.320 ; 13.320 ; 13.320 ; 13.320 ;
; Address[8] ; DataOut[10] ; 12.984 ; 12.984 ; 12.984 ; 12.984 ;
; Address[8] ; DataOut[11] ; 13.306 ; 13.306 ; 13.306 ; 13.306 ;
; Address[8] ; DataOut[12] ; 13.296 ; 13.296 ; 13.296 ; 13.296 ;
; Address[8] ; DataOut[13] ; 13.682 ; 13.682 ; 13.682 ; 13.682 ;
; Address[8] ; DataOut[14] ; 13.610 ; 13.610 ; 13.610 ; 13.610 ;
; Address[8] ; DataOut[15] ; 13.274 ; 13.274 ; 13.274 ; 13.274 ;
; Address[8] ; DataOut[16] ; 13.258 ; 13.258 ; 13.258 ; 13.258 ;
; Address[8] ; DataOut[17] ; 13.678 ; 13.678 ; 13.678 ; 13.678 ;
; Address[8] ; DataOut[18] ; 13.682 ; 13.682 ; 13.682 ; 13.682 ;
; Address[8] ; DataOut[19] ; 13.650 ; 13.650 ; 13.650 ; 13.650 ;
; Address[8] ; DataOut[20] ; 13.262 ; 13.262 ; 13.262 ; 13.262 ;
; Address[8] ; DataOut[21] ; 13.790 ; 13.790 ; 13.790 ; 13.790 ;
; Address[8] ; DataOut[22] ; 13.319 ; 13.319 ; 13.319 ; 13.319 ;
; Address[8] ; DataOut[23] ; 13.312 ; 13.312 ; 13.312 ; 13.312 ;
; Address[8] ; DataOut[24] ; 13.259 ; 13.259 ; 13.259 ; 13.259 ;
; Address[8] ; DataOut[25] ; 14.094 ; 14.094 ; 14.094 ; 14.094 ;
; Address[8] ; DataOut[26] ; 13.699 ; 13.699 ; 13.699 ; 13.699 ;
; Address[8] ; DataOut[27] ; 13.284 ; 13.284 ; 13.284 ; 13.284 ;
; Address[8] ; DataOut[28] ; 13.679 ; 13.679 ; 13.679 ; 13.679 ;
; Address[8] ; DataOut[29] ; 13.715 ; 13.715 ; 13.715 ; 13.715 ;
; Address[8] ; DataOut[30] ; 13.787 ; 13.787 ; 13.787 ; 13.787 ;
; Address[8] ; DataOut[31] ; 13.721 ; 13.721 ; 13.721 ; 13.721 ;
; Address[9] ; DataOut[0]  ; 12.685 ; 12.685 ; 12.685 ; 12.685 ;
; Address[9] ; DataOut[1]  ; 13.173 ; 13.173 ; 13.173 ; 13.173 ;
; Address[9] ; DataOut[2]  ; 13.149 ; 13.149 ; 13.149 ; 13.149 ;
; Address[9] ; DataOut[3]  ; 12.649 ; 12.649 ; 12.649 ; 12.649 ;
; Address[9] ; DataOut[4]  ; 13.156 ; 13.156 ; 13.156 ; 13.156 ;
; Address[9] ; DataOut[5]  ; 13.018 ; 13.018 ; 13.018 ; 13.018 ;
; Address[9] ; DataOut[6]  ; 12.617 ; 12.617 ; 12.617 ; 12.617 ;
; Address[9] ; DataOut[7]  ; 13.034 ; 13.034 ; 13.034 ; 13.034 ;
; Address[9] ; DataOut[8]  ; 13.019 ; 13.019 ; 13.019 ; 13.019 ;
; Address[9] ; DataOut[9]  ; 13.036 ; 13.036 ; 13.036 ; 13.036 ;
; Address[9] ; DataOut[10] ; 12.700 ; 12.700 ; 12.700 ; 12.700 ;
; Address[9] ; DataOut[11] ; 13.022 ; 13.022 ; 13.022 ; 13.022 ;
; Address[9] ; DataOut[12] ; 13.012 ; 13.012 ; 13.012 ; 13.012 ;
; Address[9] ; DataOut[13] ; 13.398 ; 13.398 ; 13.398 ; 13.398 ;
; Address[9] ; DataOut[14] ; 13.326 ; 13.326 ; 13.326 ; 13.326 ;
; Address[9] ; DataOut[15] ; 12.990 ; 12.990 ; 12.990 ; 12.990 ;
; Address[9] ; DataOut[16] ; 12.974 ; 12.974 ; 12.974 ; 12.974 ;
; Address[9] ; DataOut[17] ; 13.394 ; 13.394 ; 13.394 ; 13.394 ;
; Address[9] ; DataOut[18] ; 13.398 ; 13.398 ; 13.398 ; 13.398 ;
; Address[9] ; DataOut[19] ; 13.366 ; 13.366 ; 13.366 ; 13.366 ;
; Address[9] ; DataOut[20] ; 12.978 ; 12.978 ; 12.978 ; 12.978 ;
; Address[9] ; DataOut[21] ; 13.506 ; 13.506 ; 13.506 ; 13.506 ;
; Address[9] ; DataOut[22] ; 13.035 ; 13.035 ; 13.035 ; 13.035 ;
; Address[9] ; DataOut[23] ; 13.028 ; 13.028 ; 13.028 ; 13.028 ;
; Address[9] ; DataOut[24] ; 12.975 ; 12.975 ; 12.975 ; 12.975 ;
; Address[9] ; DataOut[25] ; 13.810 ; 13.810 ; 13.810 ; 13.810 ;
; Address[9] ; DataOut[26] ; 13.415 ; 13.415 ; 13.415 ; 13.415 ;
; Address[9] ; DataOut[27] ; 13.000 ; 13.000 ; 13.000 ; 13.000 ;
; Address[9] ; DataOut[28] ; 13.395 ; 13.395 ; 13.395 ; 13.395 ;
; Address[9] ; DataOut[29] ; 13.431 ; 13.431 ; 13.431 ; 13.431 ;
; Address[9] ; DataOut[30] ; 13.503 ; 13.503 ; 13.503 ; 13.503 ;
; Address[9] ; DataOut[31] ; 13.437 ; 13.437 ; 13.437 ; 13.437 ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; Address[7] ; DataOut[0]  ; 6.271 ; 6.271 ; 6.271 ; 6.271 ;
; Address[7] ; DataOut[1]  ; 6.462 ; 6.462 ; 6.462 ; 6.462 ;
; Address[7] ; DataOut[2]  ; 6.516 ; 6.516 ; 6.516 ; 6.516 ;
; Address[7] ; DataOut[3]  ; 6.245 ; 6.245 ; 6.245 ; 6.245 ;
; Address[7] ; DataOut[4]  ; 6.527 ; 6.527 ; 6.527 ; 6.527 ;
; Address[7] ; DataOut[5]  ; 6.416 ; 6.416 ; 6.416 ; 6.416 ;
; Address[7] ; DataOut[6]  ; 6.223 ; 6.223 ; 6.223 ; 6.223 ;
; Address[7] ; DataOut[7]  ; 6.413 ; 6.413 ; 6.413 ; 6.413 ;
; Address[7] ; DataOut[8]  ; 6.411 ; 6.411 ; 6.411 ; 6.411 ;
; Address[7] ; DataOut[9]  ; 6.430 ; 6.430 ; 6.430 ; 6.430 ;
; Address[7] ; DataOut[10] ; 6.288 ; 6.288 ; 6.288 ; 6.288 ;
; Address[7] ; DataOut[11] ; 6.411 ; 6.411 ; 6.411 ; 6.411 ;
; Address[7] ; DataOut[12] ; 6.414 ; 6.414 ; 6.414 ; 6.414 ;
; Address[7] ; DataOut[13] ; 6.566 ; 6.566 ; 6.566 ; 6.566 ;
; Address[7] ; DataOut[14] ; 6.516 ; 6.516 ; 6.516 ; 6.516 ;
; Address[7] ; DataOut[15] ; 6.382 ; 6.382 ; 6.382 ; 6.382 ;
; Address[7] ; DataOut[16] ; 6.379 ; 6.379 ; 6.379 ; 6.379 ;
; Address[7] ; DataOut[17] ; 6.517 ; 6.517 ; 6.517 ; 6.517 ;
; Address[7] ; DataOut[18] ; 6.563 ; 6.563 ; 6.563 ; 6.563 ;
; Address[7] ; DataOut[19] ; 6.550 ; 6.550 ; 6.550 ; 6.550 ;
; Address[7] ; DataOut[20] ; 6.376 ; 6.376 ; 6.376 ; 6.376 ;
; Address[7] ; DataOut[21] ; 6.660 ; 6.660 ; 6.660 ; 6.660 ;
; Address[7] ; DataOut[22] ; 6.425 ; 6.425 ; 6.425 ; 6.425 ;
; Address[7] ; DataOut[23] ; 6.401 ; 6.401 ; 6.401 ; 6.401 ;
; Address[7] ; DataOut[24] ; 6.376 ; 6.376 ; 6.376 ; 6.376 ;
; Address[7] ; DataOut[25] ; 6.751 ; 6.751 ; 6.751 ; 6.751 ;
; Address[7] ; DataOut[26] ; 6.594 ; 6.594 ; 6.594 ; 6.594 ;
; Address[7] ; DataOut[27] ; 6.390 ; 6.390 ; 6.390 ; 6.390 ;
; Address[7] ; DataOut[28] ; 6.599 ; 6.599 ; 6.599 ; 6.599 ;
; Address[7] ; DataOut[29] ; 6.621 ; 6.621 ; 6.621 ; 6.621 ;
; Address[7] ; DataOut[30] ; 6.667 ; 6.667 ; 6.667 ; 6.667 ;
; Address[7] ; DataOut[31] ; 6.628 ; 6.628 ; 6.628 ; 6.628 ;
; Address[8] ; DataOut[0]  ; 6.211 ; 6.211 ; 6.211 ; 6.211 ;
; Address[8] ; DataOut[1]  ; 5.888 ; 5.888 ; 5.888 ; 5.888 ;
; Address[8] ; DataOut[2]  ; 6.017 ; 6.017 ; 6.017 ; 6.017 ;
; Address[8] ; DataOut[3]  ; 6.201 ; 6.201 ; 6.201 ; 6.201 ;
; Address[8] ; DataOut[4]  ; 5.931 ; 5.931 ; 5.931 ; 5.931 ;
; Address[8] ; DataOut[5]  ; 5.600 ; 5.600 ; 5.600 ; 5.600 ;
; Address[8] ; DataOut[6]  ; 6.201 ; 6.201 ; 6.201 ; 6.201 ;
; Address[8] ; DataOut[7]  ; 5.570 ; 5.570 ; 5.570 ; 5.570 ;
; Address[8] ; DataOut[8]  ; 6.021 ; 6.021 ; 6.021 ; 6.021 ;
; Address[8] ; DataOut[9]  ; 6.041 ; 6.041 ; 6.041 ; 6.041 ;
; Address[8] ; DataOut[10] ; 6.206 ; 6.206 ; 6.206 ; 6.206 ;
; Address[8] ; DataOut[11] ; 6.021 ; 6.021 ; 6.021 ; 6.021 ;
; Address[8] ; DataOut[12] ; 6.055 ; 6.055 ; 6.055 ; 6.055 ;
; Address[8] ; DataOut[13] ; 5.583 ; 5.583 ; 5.583 ; 5.583 ;
; Address[8] ; DataOut[14] ; 5.744 ; 5.744 ; 5.744 ; 5.744 ;
; Address[8] ; DataOut[15] ; 5.441 ; 5.441 ; 5.441 ; 5.441 ;
; Address[8] ; DataOut[16] ; 5.585 ; 5.585 ; 5.585 ; 5.585 ;
; Address[8] ; DataOut[17] ; 5.535 ; 5.535 ; 5.535 ; 5.535 ;
; Address[8] ; DataOut[18] ; 5.744 ; 5.744 ; 5.744 ; 5.744 ;
; Address[8] ; DataOut[19] ; 5.744 ; 5.744 ; 5.744 ; 5.744 ;
; Address[8] ; DataOut[20] ; 5.585 ; 5.585 ; 5.585 ; 5.585 ;
; Address[8] ; DataOut[21] ; 5.419 ; 5.419 ; 5.419 ; 5.419 ;
; Address[8] ; DataOut[22] ; 5.605 ; 5.605 ; 5.605 ; 5.605 ;
; Address[8] ; DataOut[23] ; 6.005 ; 6.005 ; 6.005 ; 6.005 ;
; Address[8] ; DataOut[24] ; 5.535 ; 5.535 ; 5.535 ; 5.535 ;
; Address[8] ; DataOut[25] ; 5.740 ; 5.740 ; 5.740 ; 5.740 ;
; Address[8] ; DataOut[26] ; 6.055 ; 6.055 ; 6.055 ; 6.055 ;
; Address[8] ; DataOut[27] ; 5.535 ; 5.535 ; 5.535 ; 5.535 ;
; Address[8] ; DataOut[28] ; 5.573 ; 5.573 ; 5.573 ; 5.573 ;
; Address[8] ; DataOut[29] ; 5.573 ; 5.573 ; 5.573 ; 5.573 ;
; Address[8] ; DataOut[30] ; 5.573 ; 5.573 ; 5.573 ; 5.573 ;
; Address[8] ; DataOut[31] ; 6.062 ; 6.062 ; 6.062 ; 6.062 ;
; Address[9] ; DataOut[0]  ; 6.153 ; 6.153 ; 6.153 ; 6.153 ;
; Address[9] ; DataOut[1]  ; 5.830 ; 5.830 ; 5.830 ; 5.830 ;
; Address[9] ; DataOut[2]  ; 5.959 ; 5.959 ; 5.959 ; 5.959 ;
; Address[9] ; DataOut[3]  ; 6.143 ; 6.143 ; 6.143 ; 6.143 ;
; Address[9] ; DataOut[4]  ; 5.873 ; 5.873 ; 5.873 ; 5.873 ;
; Address[9] ; DataOut[5]  ; 5.542 ; 5.542 ; 5.542 ; 5.542 ;
; Address[9] ; DataOut[6]  ; 6.143 ; 6.143 ; 6.143 ; 6.143 ;
; Address[9] ; DataOut[7]  ; 5.512 ; 5.512 ; 5.512 ; 5.512 ;
; Address[9] ; DataOut[8]  ; 5.963 ; 5.963 ; 5.963 ; 5.963 ;
; Address[9] ; DataOut[9]  ; 5.983 ; 5.983 ; 5.983 ; 5.983 ;
; Address[9] ; DataOut[10] ; 6.148 ; 6.148 ; 6.148 ; 6.148 ;
; Address[9] ; DataOut[11] ; 5.963 ; 5.963 ; 5.963 ; 5.963 ;
; Address[9] ; DataOut[12] ; 5.997 ; 5.997 ; 5.997 ; 5.997 ;
; Address[9] ; DataOut[13] ; 5.525 ; 5.525 ; 5.525 ; 5.525 ;
; Address[9] ; DataOut[14] ; 5.686 ; 5.686 ; 5.686 ; 5.686 ;
; Address[9] ; DataOut[15] ; 5.383 ; 5.383 ; 5.383 ; 5.383 ;
; Address[9] ; DataOut[16] ; 5.527 ; 5.527 ; 5.527 ; 5.527 ;
; Address[9] ; DataOut[17] ; 5.477 ; 5.477 ; 5.477 ; 5.477 ;
; Address[9] ; DataOut[18] ; 5.686 ; 5.686 ; 5.686 ; 5.686 ;
; Address[9] ; DataOut[19] ; 5.686 ; 5.686 ; 5.686 ; 5.686 ;
; Address[9] ; DataOut[20] ; 5.527 ; 5.527 ; 5.527 ; 5.527 ;
; Address[9] ; DataOut[21] ; 5.361 ; 5.361 ; 5.361 ; 5.361 ;
; Address[9] ; DataOut[22] ; 5.547 ; 5.547 ; 5.547 ; 5.547 ;
; Address[9] ; DataOut[23] ; 5.947 ; 5.947 ; 5.947 ; 5.947 ;
; Address[9] ; DataOut[24] ; 5.477 ; 5.477 ; 5.477 ; 5.477 ;
; Address[9] ; DataOut[25] ; 5.682 ; 5.682 ; 5.682 ; 5.682 ;
; Address[9] ; DataOut[26] ; 5.997 ; 5.997 ; 5.997 ; 5.997 ;
; Address[9] ; DataOut[27] ; 5.477 ; 5.477 ; 5.477 ; 5.477 ;
; Address[9] ; DataOut[28] ; 5.515 ; 5.515 ; 5.515 ; 5.515 ;
; Address[9] ; DataOut[29] ; 5.515 ; 5.515 ; 5.515 ; 5.515 ;
; Address[9] ; DataOut[30] ; 5.515 ; 5.515 ; 5.515 ; 5.515 ;
; Address[9] ; DataOut[31] ; 6.004 ; 6.004 ; 6.004 ; 6.004 ;
+------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; Clock      ; Clock    ; 64       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; Clock      ; Clock    ; 64       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 42    ; 42   ;
; Unconstrained Input Port Paths  ; 200   ; 200  ;
; Unconstrained Output Ports      ; 32    ; 32   ;
; Unconstrained Output Port Paths ; 608   ; 608  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue May 30 00:18:20 2017
Info: Command: quartus_sta lab10 -c lab10
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'lab10.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name Clock Clock
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.076
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.076      -132.864 Clock 
Info (332146): Worst-case hold slack is 2.786
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.786         0.000 Clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.064
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.064      -662.111 Clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.460
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.460       -93.440 Clock 
Info (332146): Worst-case hold slack is 2.321
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.321         0.000 Clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000      -641.380 Clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 387 megabytes
    Info: Processing ended: Tue May 30 00:18:22 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


