// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
// Date        : Mon Apr 15 22:23:35 2024
// Host        : DESKTOP-QTLF06L running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               F:/work/gitea/heterOS/prj_trace-exp/Meffects_constants_testing_3.srcs/sources_1/bd/effects_loop/ip/effects_loop_audio_fifo2stream_v2_0_0/effects_loop_audio_fifo2stream_v2_0_0_sim_netlist.v
// Design      : effects_loop_audio_fifo2stream_v2_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "effects_loop_audio_fifo2stream_v2_0_0,audio_fifo2stream_v1_0,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "package_project" *) 
(* X_CORE_INFO = "audio_fifo2stream_v1_0,Vivado 2019.1" *) 
(* NotValidForBitStream *)
module effects_loop_audio_fifo2stream_v2_0_0
   (clk_100mhz,
    aresetn,
    BCLK,
    LRCLK,
    SDATA_I,
    SDATA_O,
    s_axi_config_aclk,
    s_axi_config_aresetn,
    s_axi_config_awaddr,
    s_axi_config_awprot,
    s_axi_config_awvalid,
    s_axi_config_awready,
    s_axi_config_wdata,
    s_axi_config_wstrb,
    s_axi_config_wvalid,
    s_axi_config_wready,
    s_axi_config_bresp,
    s_axi_config_bvalid,
    s_axi_config_bready,
    s_axi_config_araddr,
    s_axi_config_arprot,
    s_axi_config_arvalid,
    s_axi_config_arready,
    s_axi_config_rdata,
    s_axi_config_rresp,
    s_axi_config_rvalid,
    s_axi_config_rready,
    s00_axis_aclk,
    s00_axis_aresetn,
    s00_axis_tready,
    s00_axis_tdata,
    s00_axis_tlast,
    s00_axis_tvalid,
    m00_axis_aclk,
    m00_axis_aresetn,
    m00_axis_tvalid,
    m00_axis_tdata,
    m00_axis_tlast,
    m00_axis_tready);
  input clk_100mhz;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 aresetn RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input aresetn;
  output BCLK;
  output LRCLK;
  input SDATA_I;
  output SDATA_O;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 s_axi_config_aclk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_config_aclk, ASSOCIATED_BUSIF s_axi_config, ASSOCIATED_RESET s_axi_config_aresetn, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN effects_loop_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input s_axi_config_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 s_axi_config_aresetn RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_config_aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input s_axi_config_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_config AWADDR" *) input [4:0]s_axi_config_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_config AWPROT" *) input [2:0]s_axi_config_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_config AWVALID" *) input s_axi_config_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_config AWREADY" *) output s_axi_config_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_config WDATA" *) input [31:0]s_axi_config_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_config WSTRB" *) input [3:0]s_axi_config_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_config WVALID" *) input s_axi_config_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_config WREADY" *) output s_axi_config_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_config BRESP" *) output [1:0]s_axi_config_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_config BVALID" *) output s_axi_config_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_config BREADY" *) input s_axi_config_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_config ARADDR" *) input [4:0]s_axi_config_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_config ARPROT" *) input [2:0]s_axi_config_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_config ARVALID" *) input s_axi_config_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_config ARREADY" *) output s_axi_config_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_config RDATA" *) output [31:0]s_axi_config_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_config RRESP" *) output [1:0]s_axi_config_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_config RVALID" *) output s_axi_config_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_config RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_config, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 5, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN effects_loop_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_config_rready;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 s00_axis_aclk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s00_axis_aclk, ASSOCIATED_BUSIF s00_axis, ASSOCIATED_RESET s00_axis_aresetn, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN effects_loop_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input s00_axis_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 s00_axis_aresetn RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s00_axis_aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input s00_axis_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s00_axis TREADY" *) output s00_axis_tready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s00_axis TDATA" *) input [63:0]s00_axis_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s00_axis TLAST" *) input s00_axis_tlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s00_axis TVALID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s00_axis, TDATA_NUM_BYTES 8, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN effects_loop_processing_system7_0_0_FCLK_CLK0, LAYERED_METADATA undef, INSERT_VIP 0" *) input s00_axis_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 m00_axis_aclk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m00_axis_aclk, ASSOCIATED_BUSIF m00_axis, ASSOCIATED_RESET m00_axis_aresetn, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN effects_loop_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input m00_axis_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 m00_axis_aresetn RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m00_axis_aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input m00_axis_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m00_axis TVALID" *) output m00_axis_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m00_axis TDATA" *) output [63:0]m00_axis_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m00_axis TLAST" *) output m00_axis_tlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m00_axis TREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m00_axis, TDATA_NUM_BYTES 8, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN effects_loop_processing_system7_0_0_FCLK_CLK0, LAYERED_METADATA undef, INSERT_VIP 0" *) input m00_axis_tready;

  wire \<const0> ;
  wire BCLK;
  wire LRCLK;
  wire SDATA_I;
  wire SDATA_O;
  wire aresetn;
  wire clk_100mhz;
  wire m00_axis_aclk;
  wire m00_axis_aresetn;
  wire [63:0]m00_axis_tdata;
  wire m00_axis_tlast;
  wire m00_axis_tready;
  wire m00_axis_tvalid;
  wire s00_axis_aclk;
  wire s00_axis_aresetn;
  wire [63:0]s00_axis_tdata;
  wire s00_axis_tlast;
  wire s00_axis_tready;
  wire s00_axis_tvalid;
  wire s_axi_config_aclk;
  wire [4:0]s_axi_config_araddr;
  wire s_axi_config_aresetn;
  wire s_axi_config_arready;
  wire s_axi_config_arvalid;
  wire [4:0]s_axi_config_awaddr;
  wire s_axi_config_awready;
  wire s_axi_config_awvalid;
  wire s_axi_config_bready;
  wire s_axi_config_bvalid;
  wire [31:0]s_axi_config_rdata;
  wire s_axi_config_rready;
  wire s_axi_config_rvalid;
  wire [31:0]s_axi_config_wdata;
  wire s_axi_config_wready;
  wire [3:0]s_axi_config_wstrb;
  wire s_axi_config_wvalid;

  assign s_axi_config_bresp[1] = \<const0> ;
  assign s_axi_config_bresp[0] = \<const0> ;
  assign s_axi_config_rresp[1] = \<const0> ;
  assign s_axi_config_rresp[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  effects_loop_audio_fifo2stream_v2_0_0_audio_fifo2stream_v1_0 inst
       (.SDATA_I(SDATA_I),
        .SDATA_O(SDATA_O),
        .aresetn(aresetn),
        .clk_100mhz(clk_100mhz),
        .m00_axis_aclk(m00_axis_aclk),
        .m00_axis_aresetn(m00_axis_aresetn),
        .m00_axis_tdata(m00_axis_tdata),
        .m00_axis_tlast(m00_axis_tlast),
        .m00_axis_tready(m00_axis_tready),
        .m00_axis_tvalid(m00_axis_tvalid),
        .out({LRCLK,BCLK}),
        .s00_axis_aclk(s00_axis_aclk),
        .s00_axis_aresetn(s00_axis_aresetn),
        .s00_axis_tdata(s00_axis_tdata),
        .s00_axis_tlast(s00_axis_tlast),
        .s00_axis_tready(s00_axis_tready),
        .s00_axis_tvalid(s00_axis_tvalid),
        .s_axi_config_aclk(s_axi_config_aclk),
        .s_axi_config_araddr(s_axi_config_araddr[4:2]),
        .s_axi_config_aresetn(s_axi_config_aresetn),
        .s_axi_config_arready(s_axi_config_arready),
        .s_axi_config_arvalid(s_axi_config_arvalid),
        .s_axi_config_awaddr(s_axi_config_awaddr[4:2]),
        .s_axi_config_awready(s_axi_config_awready),
        .s_axi_config_awvalid(s_axi_config_awvalid),
        .s_axi_config_bready(s_axi_config_bready),
        .s_axi_config_bvalid(s_axi_config_bvalid),
        .s_axi_config_rdata(s_axi_config_rdata),
        .s_axi_config_rready(s_axi_config_rready),
        .s_axi_config_rvalid(s_axi_config_rvalid),
        .s_axi_config_wdata(s_axi_config_wdata),
        .s_axi_config_wready(s_axi_config_wready),
        .s_axi_config_wstrb(s_axi_config_wstrb),
        .s_axi_config_wvalid(s_axi_config_wvalid));
endmodule

(* ORIG_REF_NAME = "audio_fifo2stream_v1_0" *) 
module effects_loop_audio_fifo2stream_v2_0_0_audio_fifo2stream_v1_0
   (m00_axis_tlast,
    out,
    s_axi_config_awready,
    s_axi_config_wready,
    s_axi_config_arready,
    s_axi_config_rdata,
    s_axi_config_rvalid,
    s00_axis_tready,
    m00_axis_tvalid,
    m00_axis_tdata,
    SDATA_O,
    s_axi_config_bvalid,
    s00_axis_tvalid,
    s00_axis_tlast,
    s00_axis_aresetn,
    m00_axis_tready,
    m00_axis_aresetn,
    clk_100mhz,
    SDATA_I,
    s00_axis_aclk,
    m00_axis_aclk,
    s_axi_config_aclk,
    s_axi_config_awaddr,
    s_axi_config_wvalid,
    s_axi_config_awvalid,
    s_axi_config_wdata,
    s_axi_config_araddr,
    s_axi_config_arvalid,
    aresetn,
    s_axi_config_wstrb,
    s00_axis_tdata,
    s_axi_config_aresetn,
    s_axi_config_bready,
    s_axi_config_rready);
  output m00_axis_tlast;
  output [1:0]out;
  output s_axi_config_awready;
  output s_axi_config_wready;
  output s_axi_config_arready;
  output [31:0]s_axi_config_rdata;
  output s_axi_config_rvalid;
  output s00_axis_tready;
  output m00_axis_tvalid;
  output [63:0]m00_axis_tdata;
  output SDATA_O;
  output s_axi_config_bvalid;
  input s00_axis_tvalid;
  input s00_axis_tlast;
  input s00_axis_aresetn;
  input m00_axis_tready;
  input m00_axis_aresetn;
  input clk_100mhz;
  input SDATA_I;
  input s00_axis_aclk;
  input m00_axis_aclk;
  input s_axi_config_aclk;
  input [2:0]s_axi_config_awaddr;
  input s_axi_config_wvalid;
  input s_axi_config_awvalid;
  input [31:0]s_axi_config_wdata;
  input [2:0]s_axi_config_araddr;
  input s_axi_config_arvalid;
  input aresetn;
  input [3:0]s_axi_config_wstrb;
  input [63:0]s00_axis_tdata;
  input s_axi_config_aresetn;
  input s_axi_config_bready;
  input s_axi_config_rready;

  wire SDATA_I;
  wire SDATA_O;
  wire aresetn;
  wire clk_100mhz;
  wire [23:0]fiforx_data;
  wire fiforx_rden;
  wire fiforx_valid;
  wire [23:0]fifotx_data;
  wire fifotx_wren;
  wire m00_axis_aclk;
  wire m00_axis_aresetn;
  wire [63:0]m00_axis_tdata;
  wire m00_axis_tlast;
  wire m00_axis_tready;
  wire m00_axis_tvalid;
  wire [1:0]out;
  wire rx_valid;
  wire s00_axis_aclk;
  wire s00_axis_aresetn;
  wire [63:0]s00_axis_tdata;
  wire s00_axis_tlast;
  wire s00_axis_tready;
  wire s00_axis_tvalid;
  wire s_axi_config_aclk;
  wire [2:0]s_axi_config_araddr;
  wire s_axi_config_aresetn;
  wire s_axi_config_arready;
  wire s_axi_config_arvalid;
  wire [2:0]s_axi_config_awaddr;
  wire s_axi_config_awready;
  wire s_axi_config_awvalid;
  wire s_axi_config_bready;
  wire s_axi_config_bvalid;
  wire [31:0]s_axi_config_rdata;
  wire s_axi_config_rready;
  wire s_axi_config_rvalid;
  wire [31:0]s_axi_config_wdata;
  wire s_axi_config_wready;
  wire [3:0]s_axi_config_wstrb;
  wire s_axi_config_wvalid;
  wire txfifo_en;
  wire wr_en0;

  effects_loop_audio_fifo2stream_v2_0_0_audio_fifo2stream_v1_0_M00_AXIS audio_fifo2stream_v1_0_M00_AXIS_inst
       (.D(fiforx_data),
        .m00_axis_aclk(m00_axis_aclk),
        .m00_axis_aresetn(m00_axis_aresetn),
        .m00_axis_tdata(m00_axis_tdata),
        .m00_axis_tlast(m00_axis_tlast),
        .m00_axis_tready(m00_axis_tready),
        .m00_axis_tvalid(m00_axis_tvalid),
        .s_axis_a_tvalid(fiforx_rden),
        .valid(fiforx_valid));
  effects_loop_audio_fifo2stream_v2_0_0_audio_fifo2stream_v1_0_S00_AXIS audio_fifo2stream_v1_0_S00_AXIS_inst
       (.Q(fifotx_data),
        .s00_axis_aclk(s00_axis_aclk),
        .s00_axis_aresetn(s00_axis_aresetn),
        .s00_axis_tdata(s00_axis_tdata),
        .s00_axis_tlast(s00_axis_tlast),
        .s00_axis_tready(s00_axis_tready),
        .s00_axis_tvalid(s00_axis_tvalid),
        .wr_en(fifotx_wren));
  effects_loop_audio_fifo2stream_v2_0_0_audio_fifo2stream_v1_0_S_AXI_CONFIG audio_fifo2stream_v1_0_S_AXI_CONFIG_inst
       (.Q(txfifo_en),
        .VALID(rx_valid),
        .axi_arready_reg_0(s_axi_config_arready),
        .axi_awready_reg_0(s_axi_config_awready),
        .axi_wready_reg_0(s_axi_config_wready),
        .s_axi_config_aclk(s_axi_config_aclk),
        .s_axi_config_araddr(s_axi_config_araddr),
        .s_axi_config_aresetn(s_axi_config_aresetn),
        .s_axi_config_arvalid(s_axi_config_arvalid),
        .s_axi_config_awaddr(s_axi_config_awaddr),
        .s_axi_config_awvalid(s_axi_config_awvalid),
        .s_axi_config_bready(s_axi_config_bready),
        .s_axi_config_bvalid(s_axi_config_bvalid),
        .s_axi_config_rdata(s_axi_config_rdata),
        .s_axi_config_rready(s_axi_config_rready),
        .s_axi_config_rvalid(s_axi_config_rvalid),
        .s_axi_config_wdata(s_axi_config_wdata),
        .s_axi_config_wstrb(s_axi_config_wstrb),
        .s_axi_config_wvalid(s_axi_config_wvalid),
        .wr_en(wr_en0));
  effects_loop_audio_fifo2stream_v2_0_0_i2s_fifo i2s_fifo_inst
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (fifotx_data),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (fifotx_wren),
        .Q(out),
        .SDATA_I(SDATA_I),
        .SDATA_O(SDATA_O),
        .VALID(rx_valid),
        .aresetn(aresetn),
        .clk_100mhz(clk_100mhz),
        .\count_reg[13] (txfifo_en),
        .dout(fiforx_data),
        .s_axis_a_tvalid(fiforx_rden),
        .valid(fiforx_valid),
        .wr_en(wr_en0));
endmodule

(* ORIG_REF_NAME = "audio_fifo2stream_v1_0_M00_AXIS" *) 
module effects_loop_audio_fifo2stream_v2_0_0_audio_fifo2stream_v1_0_M00_AXIS
   (s_axis_a_tvalid,
    m00_axis_tlast,
    m00_axis_tvalid,
    m00_axis_tdata,
    m00_axis_aclk,
    m00_axis_tready,
    m00_axis_aresetn,
    D,
    valid);
  output s_axis_a_tvalid;
  output m00_axis_tlast;
  output m00_axis_tvalid;
  output [63:0]m00_axis_tdata;
  input m00_axis_aclk;
  input m00_axis_tready;
  input m00_axis_aresetn;
  input [23:0]D;
  input valid;

  wire [23:0]D;
  wire EOL_OUT_i_1_n_0;
  wire EOL_OUT_i_2_n_0;
  wire EOL_OUT_i_3_n_0;
  wire EOL_OUT_i_4_n_0;
  wire EOL_OUT_i_5_n_0;
  wire FSM_sequential_b24tofloat_state_i_1_n_0;
  wire \b24tofloat_input_data[23]_i_1_n_0 ;
  wire \b24tofloat_input_data_reg_n_0_[0] ;
  wire \b24tofloat_input_data_reg_n_0_[10] ;
  wire \b24tofloat_input_data_reg_n_0_[11] ;
  wire \b24tofloat_input_data_reg_n_0_[12] ;
  wire \b24tofloat_input_data_reg_n_0_[13] ;
  wire \b24tofloat_input_data_reg_n_0_[14] ;
  wire \b24tofloat_input_data_reg_n_0_[15] ;
  wire \b24tofloat_input_data_reg_n_0_[16] ;
  wire \b24tofloat_input_data_reg_n_0_[17] ;
  wire \b24tofloat_input_data_reg_n_0_[18] ;
  wire \b24tofloat_input_data_reg_n_0_[19] ;
  wire \b24tofloat_input_data_reg_n_0_[1] ;
  wire \b24tofloat_input_data_reg_n_0_[20] ;
  wire \b24tofloat_input_data_reg_n_0_[21] ;
  wire \b24tofloat_input_data_reg_n_0_[22] ;
  wire \b24tofloat_input_data_reg_n_0_[23] ;
  wire \b24tofloat_input_data_reg_n_0_[2] ;
  wire \b24tofloat_input_data_reg_n_0_[3] ;
  wire \b24tofloat_input_data_reg_n_0_[4] ;
  wire \b24tofloat_input_data_reg_n_0_[5] ;
  wire \b24tofloat_input_data_reg_n_0_[6] ;
  wire \b24tofloat_input_data_reg_n_0_[7] ;
  wire \b24tofloat_input_data_reg_n_0_[8] ;
  wire \b24tofloat_input_data_reg_n_0_[9] ;
  wire [31:0]b24tofloat_output_data;
  wire b24tofloat_output_valid;
  wire b24tofloat_rdy;
  wire b24tofloat_state;
  wire b24tofloat_valid;
  wire [1:0]curr_out_state;
  wire \curr_out_state[0]_i_1_n_0 ;
  wire \curr_out_state[1]_i_1_n_0 ;
  wire m00_axis_aclk;
  wire m00_axis_aresetn;
  wire [63:0]m00_axis_tdata;
  wire m00_axis_tlast;
  wire m00_axis_tready;
  wire m00_axis_tvalid;
  wire [9:0]p_0_in__2;
  wire \read_pointer[9]_i_1_n_0 ;
  wire \read_pointer[9]_i_3_n_0 ;
  wire [9:0]read_pointer_reg;
  wire \rx_l_r_float_indata[31]_i_1_n_0 ;
  wire \rx_l_r_float_indata_reg_n_0_[0] ;
  wire \rx_l_r_float_indata_reg_n_0_[10] ;
  wire \rx_l_r_float_indata_reg_n_0_[11] ;
  wire \rx_l_r_float_indata_reg_n_0_[12] ;
  wire \rx_l_r_float_indata_reg_n_0_[13] ;
  wire \rx_l_r_float_indata_reg_n_0_[14] ;
  wire \rx_l_r_float_indata_reg_n_0_[15] ;
  wire \rx_l_r_float_indata_reg_n_0_[16] ;
  wire \rx_l_r_float_indata_reg_n_0_[17] ;
  wire \rx_l_r_float_indata_reg_n_0_[18] ;
  wire \rx_l_r_float_indata_reg_n_0_[19] ;
  wire \rx_l_r_float_indata_reg_n_0_[1] ;
  wire \rx_l_r_float_indata_reg_n_0_[20] ;
  wire \rx_l_r_float_indata_reg_n_0_[21] ;
  wire \rx_l_r_float_indata_reg_n_0_[22] ;
  wire \rx_l_r_float_indata_reg_n_0_[23] ;
  wire \rx_l_r_float_indata_reg_n_0_[24] ;
  wire \rx_l_r_float_indata_reg_n_0_[25] ;
  wire \rx_l_r_float_indata_reg_n_0_[26] ;
  wire \rx_l_r_float_indata_reg_n_0_[27] ;
  wire \rx_l_r_float_indata_reg_n_0_[28] ;
  wire \rx_l_r_float_indata_reg_n_0_[29] ;
  wire \rx_l_r_float_indata_reg_n_0_[2] ;
  wire \rx_l_r_float_indata_reg_n_0_[30] ;
  wire \rx_l_r_float_indata_reg_n_0_[31] ;
  wire \rx_l_r_float_indata_reg_n_0_[3] ;
  wire \rx_l_r_float_indata_reg_n_0_[4] ;
  wire \rx_l_r_float_indata_reg_n_0_[5] ;
  wire \rx_l_r_float_indata_reg_n_0_[6] ;
  wire \rx_l_r_float_indata_reg_n_0_[7] ;
  wire \rx_l_r_float_indata_reg_n_0_[8] ;
  wire \rx_l_r_float_indata_reg_n_0_[9] ;
  wire [63:0]rx_l_r_float_outdata;
  wire rx_l_r_float_rd_en;
  wire rx_l_r_float_valid;
  wire rx_l_r_float_wr_en;
  wire rx_l_r_float_wr_en_reg_n_0;
  wire s_axis_a_tvalid;
  wire valid;
  wire NLW_rxfifo_float_empty_UNCONNECTED;
  wire NLW_rxfifo_float_full_UNCONNECTED;
  wire [13:0]NLW_rxfifo_float_data_count_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    EOL_OUT_i_1
       (.I0(m00_axis_aresetn),
        .O(EOL_OUT_i_1_n_0));
  LUT6 #(
    .INIT(64'h22332C2C2233ECEC)) 
    EOL_OUT_i_2
       (.I0(m00_axis_tlast),
        .I1(curr_out_state[1]),
        .I2(rx_l_r_float_valid),
        .I3(EOL_OUT_i_3_n_0),
        .I4(curr_out_state[0]),
        .I5(m00_axis_tready),
        .O(EOL_OUT_i_2_n_0));
  LUT6 #(
    .INIT(64'hEFFFFFFFFFFFFFFF)) 
    EOL_OUT_i_3
       (.I0(EOL_OUT_i_4_n_0),
        .I1(EOL_OUT_i_5_n_0),
        .I2(read_pointer_reg[4]),
        .I3(read_pointer_reg[1]),
        .I4(read_pointer_reg[9]),
        .I5(read_pointer_reg[7]),
        .O(EOL_OUT_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h9FFF)) 
    EOL_OUT_i_4
       (.I0(curr_out_state[1]),
        .I1(curr_out_state[0]),
        .I2(rx_l_r_float_valid),
        .I3(m00_axis_tready),
        .O(EOL_OUT_i_4_n_0));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    EOL_OUT_i_5
       (.I0(read_pointer_reg[6]),
        .I1(read_pointer_reg[5]),
        .I2(read_pointer_reg[0]),
        .I3(read_pointer_reg[8]),
        .I4(read_pointer_reg[2]),
        .I5(read_pointer_reg[3]),
        .O(EOL_OUT_i_5_n_0));
  FDRE EOL_OUT_reg
       (.C(m00_axis_aclk),
        .CE(1'b1),
        .D(EOL_OUT_i_2_n_0),
        .Q(m00_axis_tlast),
        .R(EOL_OUT_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h08F8)) 
    FSM_sequential_b24tofloat_state_i_1
       (.I0(valid),
        .I1(b24tofloat_rdy),
        .I2(b24tofloat_state),
        .I3(b24tofloat_output_valid),
        .O(FSM_sequential_b24tofloat_state_i_1_n_0));
  (* FSM_ENCODED_STATES = "iSTATE:0,iSTATE0:1" *) 
  FDRE FSM_sequential_b24tofloat_state_reg
       (.C(m00_axis_aclk),
        .CE(1'b1),
        .D(FSM_sequential_b24tofloat_state_i_1_n_0),
        .Q(b24tofloat_state),
        .R(EOL_OUT_i_1_n_0));
  (* CHECK_LICENSE_TYPE = "b24_to_float,floating_point_v7_1_8,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "floating_point_v7_1_8,Vivado 2019.1" *) 
  effects_loop_audio_fifo2stream_v2_0_0_b24_to_float b24_to_float_inst
       (.aclk(m00_axis_aclk),
        .m_axis_result_tdata(b24tofloat_output_data),
        .m_axis_result_tvalid(b24tofloat_output_valid),
        .s_axis_a_tdata({\b24tofloat_input_data_reg_n_0_[23] ,\b24tofloat_input_data_reg_n_0_[22] ,\b24tofloat_input_data_reg_n_0_[21] ,\b24tofloat_input_data_reg_n_0_[20] ,\b24tofloat_input_data_reg_n_0_[19] ,\b24tofloat_input_data_reg_n_0_[18] ,\b24tofloat_input_data_reg_n_0_[17] ,\b24tofloat_input_data_reg_n_0_[16] ,\b24tofloat_input_data_reg_n_0_[15] ,\b24tofloat_input_data_reg_n_0_[14] ,\b24tofloat_input_data_reg_n_0_[13] ,\b24tofloat_input_data_reg_n_0_[12] ,\b24tofloat_input_data_reg_n_0_[11] ,\b24tofloat_input_data_reg_n_0_[10] ,\b24tofloat_input_data_reg_n_0_[9] ,\b24tofloat_input_data_reg_n_0_[8] ,\b24tofloat_input_data_reg_n_0_[7] ,\b24tofloat_input_data_reg_n_0_[6] ,\b24tofloat_input_data_reg_n_0_[5] ,\b24tofloat_input_data_reg_n_0_[4] ,\b24tofloat_input_data_reg_n_0_[3] ,\b24tofloat_input_data_reg_n_0_[2] ,\b24tofloat_input_data_reg_n_0_[1] ,\b24tofloat_input_data_reg_n_0_[0] }),
        .s_axis_a_tready(b24tofloat_rdy),
        .s_axis_a_tvalid(s_axis_a_tvalid));
  LUT4 #(
    .INIT(16'h0800)) 
    \b24tofloat_input_data[23]_i_1 
       (.I0(m00_axis_aresetn),
        .I1(valid),
        .I2(b24tofloat_state),
        .I3(b24tofloat_rdy),
        .O(\b24tofloat_input_data[23]_i_1_n_0 ));
  FDRE \b24tofloat_input_data_reg[0] 
       (.C(m00_axis_aclk),
        .CE(\b24tofloat_input_data[23]_i_1_n_0 ),
        .D(D[0]),
        .Q(\b24tofloat_input_data_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \b24tofloat_input_data_reg[10] 
       (.C(m00_axis_aclk),
        .CE(\b24tofloat_input_data[23]_i_1_n_0 ),
        .D(D[10]),
        .Q(\b24tofloat_input_data_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \b24tofloat_input_data_reg[11] 
       (.C(m00_axis_aclk),
        .CE(\b24tofloat_input_data[23]_i_1_n_0 ),
        .D(D[11]),
        .Q(\b24tofloat_input_data_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \b24tofloat_input_data_reg[12] 
       (.C(m00_axis_aclk),
        .CE(\b24tofloat_input_data[23]_i_1_n_0 ),
        .D(D[12]),
        .Q(\b24tofloat_input_data_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \b24tofloat_input_data_reg[13] 
       (.C(m00_axis_aclk),
        .CE(\b24tofloat_input_data[23]_i_1_n_0 ),
        .D(D[13]),
        .Q(\b24tofloat_input_data_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \b24tofloat_input_data_reg[14] 
       (.C(m00_axis_aclk),
        .CE(\b24tofloat_input_data[23]_i_1_n_0 ),
        .D(D[14]),
        .Q(\b24tofloat_input_data_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \b24tofloat_input_data_reg[15] 
       (.C(m00_axis_aclk),
        .CE(\b24tofloat_input_data[23]_i_1_n_0 ),
        .D(D[15]),
        .Q(\b24tofloat_input_data_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \b24tofloat_input_data_reg[16] 
       (.C(m00_axis_aclk),
        .CE(\b24tofloat_input_data[23]_i_1_n_0 ),
        .D(D[16]),
        .Q(\b24tofloat_input_data_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \b24tofloat_input_data_reg[17] 
       (.C(m00_axis_aclk),
        .CE(\b24tofloat_input_data[23]_i_1_n_0 ),
        .D(D[17]),
        .Q(\b24tofloat_input_data_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \b24tofloat_input_data_reg[18] 
       (.C(m00_axis_aclk),
        .CE(\b24tofloat_input_data[23]_i_1_n_0 ),
        .D(D[18]),
        .Q(\b24tofloat_input_data_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \b24tofloat_input_data_reg[19] 
       (.C(m00_axis_aclk),
        .CE(\b24tofloat_input_data[23]_i_1_n_0 ),
        .D(D[19]),
        .Q(\b24tofloat_input_data_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \b24tofloat_input_data_reg[1] 
       (.C(m00_axis_aclk),
        .CE(\b24tofloat_input_data[23]_i_1_n_0 ),
        .D(D[1]),
        .Q(\b24tofloat_input_data_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \b24tofloat_input_data_reg[20] 
       (.C(m00_axis_aclk),
        .CE(\b24tofloat_input_data[23]_i_1_n_0 ),
        .D(D[20]),
        .Q(\b24tofloat_input_data_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \b24tofloat_input_data_reg[21] 
       (.C(m00_axis_aclk),
        .CE(\b24tofloat_input_data[23]_i_1_n_0 ),
        .D(D[21]),
        .Q(\b24tofloat_input_data_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \b24tofloat_input_data_reg[22] 
       (.C(m00_axis_aclk),
        .CE(\b24tofloat_input_data[23]_i_1_n_0 ),
        .D(D[22]),
        .Q(\b24tofloat_input_data_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \b24tofloat_input_data_reg[23] 
       (.C(m00_axis_aclk),
        .CE(\b24tofloat_input_data[23]_i_1_n_0 ),
        .D(D[23]),
        .Q(\b24tofloat_input_data_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \b24tofloat_input_data_reg[2] 
       (.C(m00_axis_aclk),
        .CE(\b24tofloat_input_data[23]_i_1_n_0 ),
        .D(D[2]),
        .Q(\b24tofloat_input_data_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \b24tofloat_input_data_reg[3] 
       (.C(m00_axis_aclk),
        .CE(\b24tofloat_input_data[23]_i_1_n_0 ),
        .D(D[3]),
        .Q(\b24tofloat_input_data_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \b24tofloat_input_data_reg[4] 
       (.C(m00_axis_aclk),
        .CE(\b24tofloat_input_data[23]_i_1_n_0 ),
        .D(D[4]),
        .Q(\b24tofloat_input_data_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \b24tofloat_input_data_reg[5] 
       (.C(m00_axis_aclk),
        .CE(\b24tofloat_input_data[23]_i_1_n_0 ),
        .D(D[5]),
        .Q(\b24tofloat_input_data_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \b24tofloat_input_data_reg[6] 
       (.C(m00_axis_aclk),
        .CE(\b24tofloat_input_data[23]_i_1_n_0 ),
        .D(D[6]),
        .Q(\b24tofloat_input_data_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \b24tofloat_input_data_reg[7] 
       (.C(m00_axis_aclk),
        .CE(\b24tofloat_input_data[23]_i_1_n_0 ),
        .D(D[7]),
        .Q(\b24tofloat_input_data_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \b24tofloat_input_data_reg[8] 
       (.C(m00_axis_aclk),
        .CE(\b24tofloat_input_data[23]_i_1_n_0 ),
        .D(D[8]),
        .Q(\b24tofloat_input_data_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \b24tofloat_input_data_reg[9] 
       (.C(m00_axis_aclk),
        .CE(\b24tofloat_input_data[23]_i_1_n_0 ),
        .D(D[9]),
        .Q(\b24tofloat_input_data_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'h20)) 
    b24tofloat_valid_i_1
       (.I0(valid),
        .I1(b24tofloat_state),
        .I2(b24tofloat_rdy),
        .O(b24tofloat_valid));
  FDRE b24tofloat_valid_reg
       (.C(m00_axis_aclk),
        .CE(1'b1),
        .D(b24tofloat_valid),
        .Q(s_axis_a_tvalid),
        .R(EOL_OUT_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'h5044)) 
    \curr_out_state[0]_i_1 
       (.I0(curr_out_state[1]),
        .I1(rx_l_r_float_valid),
        .I2(EOL_OUT_i_3_n_0),
        .I3(curr_out_state[0]),
        .O(\curr_out_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'h04343434)) 
    \curr_out_state[1]_i_1 
       (.I0(EOL_OUT_i_3_n_0),
        .I1(curr_out_state[0]),
        .I2(curr_out_state[1]),
        .I3(rx_l_r_float_valid),
        .I4(m00_axis_tready),
        .O(\curr_out_state[1]_i_1_n_0 ));
  FDRE \curr_out_state_reg[0] 
       (.C(m00_axis_aclk),
        .CE(1'b1),
        .D(\curr_out_state[0]_i_1_n_0 ),
        .Q(curr_out_state[0]),
        .R(EOL_OUT_i_1_n_0));
  FDRE \curr_out_state_reg[1] 
       (.C(m00_axis_aclk),
        .CE(1'b1),
        .D(\curr_out_state[1]_i_1_n_0 ),
        .Q(curr_out_state[1]),
        .R(EOL_OUT_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'h00808000)) 
    \m00_axis_tdata[0]_INST_0 
       (.I0(rx_l_r_float_outdata[0]),
        .I1(m00_axis_tready),
        .I2(rx_l_r_float_valid),
        .I3(curr_out_state[0]),
        .I4(curr_out_state[1]),
        .O(m00_axis_tdata[0]));
  LUT5 #(
    .INIT(32'h00808000)) 
    \m00_axis_tdata[10]_INST_0 
       (.I0(rx_l_r_float_outdata[10]),
        .I1(m00_axis_tready),
        .I2(rx_l_r_float_valid),
        .I3(curr_out_state[0]),
        .I4(curr_out_state[1]),
        .O(m00_axis_tdata[10]));
  LUT5 #(
    .INIT(32'h00808000)) 
    \m00_axis_tdata[11]_INST_0 
       (.I0(rx_l_r_float_outdata[11]),
        .I1(m00_axis_tready),
        .I2(rx_l_r_float_valid),
        .I3(curr_out_state[0]),
        .I4(curr_out_state[1]),
        .O(m00_axis_tdata[11]));
  LUT5 #(
    .INIT(32'h00808000)) 
    \m00_axis_tdata[12]_INST_0 
       (.I0(rx_l_r_float_outdata[12]),
        .I1(m00_axis_tready),
        .I2(rx_l_r_float_valid),
        .I3(curr_out_state[0]),
        .I4(curr_out_state[1]),
        .O(m00_axis_tdata[12]));
  LUT5 #(
    .INIT(32'h00808000)) 
    \m00_axis_tdata[13]_INST_0 
       (.I0(rx_l_r_float_outdata[13]),
        .I1(m00_axis_tready),
        .I2(rx_l_r_float_valid),
        .I3(curr_out_state[0]),
        .I4(curr_out_state[1]),
        .O(m00_axis_tdata[13]));
  LUT5 #(
    .INIT(32'h00808000)) 
    \m00_axis_tdata[14]_INST_0 
       (.I0(rx_l_r_float_outdata[14]),
        .I1(m00_axis_tready),
        .I2(rx_l_r_float_valid),
        .I3(curr_out_state[0]),
        .I4(curr_out_state[1]),
        .O(m00_axis_tdata[14]));
  LUT5 #(
    .INIT(32'h00808000)) 
    \m00_axis_tdata[15]_INST_0 
       (.I0(rx_l_r_float_outdata[15]),
        .I1(m00_axis_tready),
        .I2(rx_l_r_float_valid),
        .I3(curr_out_state[0]),
        .I4(curr_out_state[1]),
        .O(m00_axis_tdata[15]));
  LUT5 #(
    .INIT(32'h00808000)) 
    \m00_axis_tdata[16]_INST_0 
       (.I0(rx_l_r_float_outdata[16]),
        .I1(m00_axis_tready),
        .I2(rx_l_r_float_valid),
        .I3(curr_out_state[0]),
        .I4(curr_out_state[1]),
        .O(m00_axis_tdata[16]));
  LUT5 #(
    .INIT(32'h00808000)) 
    \m00_axis_tdata[17]_INST_0 
       (.I0(rx_l_r_float_outdata[17]),
        .I1(m00_axis_tready),
        .I2(rx_l_r_float_valid),
        .I3(curr_out_state[0]),
        .I4(curr_out_state[1]),
        .O(m00_axis_tdata[17]));
  LUT5 #(
    .INIT(32'h00808000)) 
    \m00_axis_tdata[18]_INST_0 
       (.I0(rx_l_r_float_outdata[18]),
        .I1(m00_axis_tready),
        .I2(rx_l_r_float_valid),
        .I3(curr_out_state[0]),
        .I4(curr_out_state[1]),
        .O(m00_axis_tdata[18]));
  LUT5 #(
    .INIT(32'h00808000)) 
    \m00_axis_tdata[19]_INST_0 
       (.I0(rx_l_r_float_outdata[19]),
        .I1(m00_axis_tready),
        .I2(rx_l_r_float_valid),
        .I3(curr_out_state[0]),
        .I4(curr_out_state[1]),
        .O(m00_axis_tdata[19]));
  LUT5 #(
    .INIT(32'h00808000)) 
    \m00_axis_tdata[1]_INST_0 
       (.I0(rx_l_r_float_outdata[1]),
        .I1(m00_axis_tready),
        .I2(rx_l_r_float_valid),
        .I3(curr_out_state[0]),
        .I4(curr_out_state[1]),
        .O(m00_axis_tdata[1]));
  LUT5 #(
    .INIT(32'h00808000)) 
    \m00_axis_tdata[20]_INST_0 
       (.I0(rx_l_r_float_outdata[20]),
        .I1(m00_axis_tready),
        .I2(rx_l_r_float_valid),
        .I3(curr_out_state[0]),
        .I4(curr_out_state[1]),
        .O(m00_axis_tdata[20]));
  LUT5 #(
    .INIT(32'h00808000)) 
    \m00_axis_tdata[21]_INST_0 
       (.I0(rx_l_r_float_outdata[21]),
        .I1(m00_axis_tready),
        .I2(rx_l_r_float_valid),
        .I3(curr_out_state[0]),
        .I4(curr_out_state[1]),
        .O(m00_axis_tdata[21]));
  LUT5 #(
    .INIT(32'h00808000)) 
    \m00_axis_tdata[22]_INST_0 
       (.I0(rx_l_r_float_outdata[22]),
        .I1(m00_axis_tready),
        .I2(rx_l_r_float_valid),
        .I3(curr_out_state[0]),
        .I4(curr_out_state[1]),
        .O(m00_axis_tdata[22]));
  LUT5 #(
    .INIT(32'h00808000)) 
    \m00_axis_tdata[23]_INST_0 
       (.I0(rx_l_r_float_outdata[23]),
        .I1(m00_axis_tready),
        .I2(rx_l_r_float_valid),
        .I3(curr_out_state[0]),
        .I4(curr_out_state[1]),
        .O(m00_axis_tdata[23]));
  LUT5 #(
    .INIT(32'h00808000)) 
    \m00_axis_tdata[24]_INST_0 
       (.I0(rx_l_r_float_outdata[24]),
        .I1(m00_axis_tready),
        .I2(rx_l_r_float_valid),
        .I3(curr_out_state[0]),
        .I4(curr_out_state[1]),
        .O(m00_axis_tdata[24]));
  LUT5 #(
    .INIT(32'h00808000)) 
    \m00_axis_tdata[25]_INST_0 
       (.I0(rx_l_r_float_outdata[25]),
        .I1(m00_axis_tready),
        .I2(rx_l_r_float_valid),
        .I3(curr_out_state[0]),
        .I4(curr_out_state[1]),
        .O(m00_axis_tdata[25]));
  LUT5 #(
    .INIT(32'h00808000)) 
    \m00_axis_tdata[26]_INST_0 
       (.I0(rx_l_r_float_outdata[26]),
        .I1(m00_axis_tready),
        .I2(rx_l_r_float_valid),
        .I3(curr_out_state[0]),
        .I4(curr_out_state[1]),
        .O(m00_axis_tdata[26]));
  LUT5 #(
    .INIT(32'h00808000)) 
    \m00_axis_tdata[27]_INST_0 
       (.I0(rx_l_r_float_outdata[27]),
        .I1(m00_axis_tready),
        .I2(rx_l_r_float_valid),
        .I3(curr_out_state[0]),
        .I4(curr_out_state[1]),
        .O(m00_axis_tdata[27]));
  LUT5 #(
    .INIT(32'h00808000)) 
    \m00_axis_tdata[28]_INST_0 
       (.I0(rx_l_r_float_outdata[28]),
        .I1(m00_axis_tready),
        .I2(rx_l_r_float_valid),
        .I3(curr_out_state[0]),
        .I4(curr_out_state[1]),
        .O(m00_axis_tdata[28]));
  LUT5 #(
    .INIT(32'h00808000)) 
    \m00_axis_tdata[29]_INST_0 
       (.I0(rx_l_r_float_outdata[29]),
        .I1(m00_axis_tready),
        .I2(rx_l_r_float_valid),
        .I3(curr_out_state[0]),
        .I4(curr_out_state[1]),
        .O(m00_axis_tdata[29]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'h00808000)) 
    \m00_axis_tdata[2]_INST_0 
       (.I0(rx_l_r_float_outdata[2]),
        .I1(m00_axis_tready),
        .I2(rx_l_r_float_valid),
        .I3(curr_out_state[0]),
        .I4(curr_out_state[1]),
        .O(m00_axis_tdata[2]));
  LUT5 #(
    .INIT(32'h00808000)) 
    \m00_axis_tdata[30]_INST_0 
       (.I0(rx_l_r_float_outdata[30]),
        .I1(m00_axis_tready),
        .I2(rx_l_r_float_valid),
        .I3(curr_out_state[0]),
        .I4(curr_out_state[1]),
        .O(m00_axis_tdata[30]));
  LUT5 #(
    .INIT(32'h00808000)) 
    \m00_axis_tdata[31]_INST_0 
       (.I0(rx_l_r_float_outdata[31]),
        .I1(m00_axis_tready),
        .I2(rx_l_r_float_valid),
        .I3(curr_out_state[0]),
        .I4(curr_out_state[1]),
        .O(m00_axis_tdata[31]));
  LUT5 #(
    .INIT(32'h00808000)) 
    \m00_axis_tdata[32]_INST_0 
       (.I0(rx_l_r_float_outdata[32]),
        .I1(m00_axis_tready),
        .I2(rx_l_r_float_valid),
        .I3(curr_out_state[0]),
        .I4(curr_out_state[1]),
        .O(m00_axis_tdata[32]));
  LUT5 #(
    .INIT(32'h00808000)) 
    \m00_axis_tdata[33]_INST_0 
       (.I0(rx_l_r_float_outdata[33]),
        .I1(m00_axis_tready),
        .I2(rx_l_r_float_valid),
        .I3(curr_out_state[0]),
        .I4(curr_out_state[1]),
        .O(m00_axis_tdata[33]));
  LUT5 #(
    .INIT(32'h00808000)) 
    \m00_axis_tdata[34]_INST_0 
       (.I0(rx_l_r_float_outdata[34]),
        .I1(m00_axis_tready),
        .I2(rx_l_r_float_valid),
        .I3(curr_out_state[0]),
        .I4(curr_out_state[1]),
        .O(m00_axis_tdata[34]));
  LUT5 #(
    .INIT(32'h00808000)) 
    \m00_axis_tdata[35]_INST_0 
       (.I0(rx_l_r_float_outdata[35]),
        .I1(m00_axis_tready),
        .I2(rx_l_r_float_valid),
        .I3(curr_out_state[0]),
        .I4(curr_out_state[1]),
        .O(m00_axis_tdata[35]));
  LUT5 #(
    .INIT(32'h00808000)) 
    \m00_axis_tdata[36]_INST_0 
       (.I0(rx_l_r_float_outdata[36]),
        .I1(m00_axis_tready),
        .I2(rx_l_r_float_valid),
        .I3(curr_out_state[0]),
        .I4(curr_out_state[1]),
        .O(m00_axis_tdata[36]));
  LUT5 #(
    .INIT(32'h00808000)) 
    \m00_axis_tdata[37]_INST_0 
       (.I0(rx_l_r_float_outdata[37]),
        .I1(m00_axis_tready),
        .I2(rx_l_r_float_valid),
        .I3(curr_out_state[0]),
        .I4(curr_out_state[1]),
        .O(m00_axis_tdata[37]));
  LUT5 #(
    .INIT(32'h00808000)) 
    \m00_axis_tdata[38]_INST_0 
       (.I0(rx_l_r_float_outdata[38]),
        .I1(m00_axis_tready),
        .I2(rx_l_r_float_valid),
        .I3(curr_out_state[0]),
        .I4(curr_out_state[1]),
        .O(m00_axis_tdata[38]));
  LUT5 #(
    .INIT(32'h00808000)) 
    \m00_axis_tdata[39]_INST_0 
       (.I0(rx_l_r_float_outdata[39]),
        .I1(m00_axis_tready),
        .I2(rx_l_r_float_valid),
        .I3(curr_out_state[0]),
        .I4(curr_out_state[1]),
        .O(m00_axis_tdata[39]));
  LUT5 #(
    .INIT(32'h00808000)) 
    \m00_axis_tdata[3]_INST_0 
       (.I0(rx_l_r_float_outdata[3]),
        .I1(m00_axis_tready),
        .I2(rx_l_r_float_valid),
        .I3(curr_out_state[0]),
        .I4(curr_out_state[1]),
        .O(m00_axis_tdata[3]));
  LUT5 #(
    .INIT(32'h00808000)) 
    \m00_axis_tdata[40]_INST_0 
       (.I0(rx_l_r_float_outdata[40]),
        .I1(m00_axis_tready),
        .I2(rx_l_r_float_valid),
        .I3(curr_out_state[0]),
        .I4(curr_out_state[1]),
        .O(m00_axis_tdata[40]));
  LUT5 #(
    .INIT(32'h00808000)) 
    \m00_axis_tdata[41]_INST_0 
       (.I0(rx_l_r_float_outdata[41]),
        .I1(m00_axis_tready),
        .I2(rx_l_r_float_valid),
        .I3(curr_out_state[0]),
        .I4(curr_out_state[1]),
        .O(m00_axis_tdata[41]));
  LUT5 #(
    .INIT(32'h00808000)) 
    \m00_axis_tdata[42]_INST_0 
       (.I0(rx_l_r_float_outdata[42]),
        .I1(m00_axis_tready),
        .I2(rx_l_r_float_valid),
        .I3(curr_out_state[0]),
        .I4(curr_out_state[1]),
        .O(m00_axis_tdata[42]));
  LUT5 #(
    .INIT(32'h00808000)) 
    \m00_axis_tdata[43]_INST_0 
       (.I0(rx_l_r_float_outdata[43]),
        .I1(m00_axis_tready),
        .I2(rx_l_r_float_valid),
        .I3(curr_out_state[0]),
        .I4(curr_out_state[1]),
        .O(m00_axis_tdata[43]));
  LUT5 #(
    .INIT(32'h00808000)) 
    \m00_axis_tdata[44]_INST_0 
       (.I0(rx_l_r_float_outdata[44]),
        .I1(m00_axis_tready),
        .I2(rx_l_r_float_valid),
        .I3(curr_out_state[0]),
        .I4(curr_out_state[1]),
        .O(m00_axis_tdata[44]));
  LUT5 #(
    .INIT(32'h00808000)) 
    \m00_axis_tdata[45]_INST_0 
       (.I0(rx_l_r_float_outdata[45]),
        .I1(m00_axis_tready),
        .I2(rx_l_r_float_valid),
        .I3(curr_out_state[0]),
        .I4(curr_out_state[1]),
        .O(m00_axis_tdata[45]));
  LUT5 #(
    .INIT(32'h00808000)) 
    \m00_axis_tdata[46]_INST_0 
       (.I0(rx_l_r_float_outdata[46]),
        .I1(m00_axis_tready),
        .I2(rx_l_r_float_valid),
        .I3(curr_out_state[0]),
        .I4(curr_out_state[1]),
        .O(m00_axis_tdata[46]));
  LUT5 #(
    .INIT(32'h00808000)) 
    \m00_axis_tdata[47]_INST_0 
       (.I0(rx_l_r_float_outdata[47]),
        .I1(m00_axis_tready),
        .I2(rx_l_r_float_valid),
        .I3(curr_out_state[0]),
        .I4(curr_out_state[1]),
        .O(m00_axis_tdata[47]));
  LUT5 #(
    .INIT(32'h00808000)) 
    \m00_axis_tdata[48]_INST_0 
       (.I0(rx_l_r_float_outdata[48]),
        .I1(m00_axis_tready),
        .I2(rx_l_r_float_valid),
        .I3(curr_out_state[0]),
        .I4(curr_out_state[1]),
        .O(m00_axis_tdata[48]));
  LUT5 #(
    .INIT(32'h00808000)) 
    \m00_axis_tdata[49]_INST_0 
       (.I0(rx_l_r_float_outdata[49]),
        .I1(m00_axis_tready),
        .I2(rx_l_r_float_valid),
        .I3(curr_out_state[0]),
        .I4(curr_out_state[1]),
        .O(m00_axis_tdata[49]));
  LUT5 #(
    .INIT(32'h00808000)) 
    \m00_axis_tdata[4]_INST_0 
       (.I0(rx_l_r_float_outdata[4]),
        .I1(m00_axis_tready),
        .I2(rx_l_r_float_valid),
        .I3(curr_out_state[0]),
        .I4(curr_out_state[1]),
        .O(m00_axis_tdata[4]));
  LUT5 #(
    .INIT(32'h00808000)) 
    \m00_axis_tdata[50]_INST_0 
       (.I0(rx_l_r_float_outdata[50]),
        .I1(m00_axis_tready),
        .I2(rx_l_r_float_valid),
        .I3(curr_out_state[0]),
        .I4(curr_out_state[1]),
        .O(m00_axis_tdata[50]));
  LUT5 #(
    .INIT(32'h00808000)) 
    \m00_axis_tdata[51]_INST_0 
       (.I0(rx_l_r_float_outdata[51]),
        .I1(m00_axis_tready),
        .I2(rx_l_r_float_valid),
        .I3(curr_out_state[0]),
        .I4(curr_out_state[1]),
        .O(m00_axis_tdata[51]));
  LUT5 #(
    .INIT(32'h00808000)) 
    \m00_axis_tdata[52]_INST_0 
       (.I0(rx_l_r_float_outdata[52]),
        .I1(m00_axis_tready),
        .I2(rx_l_r_float_valid),
        .I3(curr_out_state[0]),
        .I4(curr_out_state[1]),
        .O(m00_axis_tdata[52]));
  LUT5 #(
    .INIT(32'h00808000)) 
    \m00_axis_tdata[53]_INST_0 
       (.I0(rx_l_r_float_outdata[53]),
        .I1(m00_axis_tready),
        .I2(rx_l_r_float_valid),
        .I3(curr_out_state[0]),
        .I4(curr_out_state[1]),
        .O(m00_axis_tdata[53]));
  LUT5 #(
    .INIT(32'h00808000)) 
    \m00_axis_tdata[54]_INST_0 
       (.I0(rx_l_r_float_outdata[54]),
        .I1(m00_axis_tready),
        .I2(rx_l_r_float_valid),
        .I3(curr_out_state[0]),
        .I4(curr_out_state[1]),
        .O(m00_axis_tdata[54]));
  LUT5 #(
    .INIT(32'h00808000)) 
    \m00_axis_tdata[55]_INST_0 
       (.I0(rx_l_r_float_outdata[55]),
        .I1(m00_axis_tready),
        .I2(rx_l_r_float_valid),
        .I3(curr_out_state[0]),
        .I4(curr_out_state[1]),
        .O(m00_axis_tdata[55]));
  LUT5 #(
    .INIT(32'h00808000)) 
    \m00_axis_tdata[56]_INST_0 
       (.I0(rx_l_r_float_outdata[56]),
        .I1(m00_axis_tready),
        .I2(rx_l_r_float_valid),
        .I3(curr_out_state[0]),
        .I4(curr_out_state[1]),
        .O(m00_axis_tdata[56]));
  LUT5 #(
    .INIT(32'h00808000)) 
    \m00_axis_tdata[57]_INST_0 
       (.I0(rx_l_r_float_outdata[57]),
        .I1(m00_axis_tready),
        .I2(rx_l_r_float_valid),
        .I3(curr_out_state[0]),
        .I4(curr_out_state[1]),
        .O(m00_axis_tdata[57]));
  LUT5 #(
    .INIT(32'h00808000)) 
    \m00_axis_tdata[58]_INST_0 
       (.I0(rx_l_r_float_outdata[58]),
        .I1(m00_axis_tready),
        .I2(rx_l_r_float_valid),
        .I3(curr_out_state[0]),
        .I4(curr_out_state[1]),
        .O(m00_axis_tdata[58]));
  LUT5 #(
    .INIT(32'h00808000)) 
    \m00_axis_tdata[59]_INST_0 
       (.I0(rx_l_r_float_outdata[59]),
        .I1(m00_axis_tready),
        .I2(rx_l_r_float_valid),
        .I3(curr_out_state[0]),
        .I4(curr_out_state[1]),
        .O(m00_axis_tdata[59]));
  LUT5 #(
    .INIT(32'h00808000)) 
    \m00_axis_tdata[5]_INST_0 
       (.I0(rx_l_r_float_outdata[5]),
        .I1(m00_axis_tready),
        .I2(rx_l_r_float_valid),
        .I3(curr_out_state[0]),
        .I4(curr_out_state[1]),
        .O(m00_axis_tdata[5]));
  LUT5 #(
    .INIT(32'h00808000)) 
    \m00_axis_tdata[60]_INST_0 
       (.I0(rx_l_r_float_outdata[60]),
        .I1(m00_axis_tready),
        .I2(rx_l_r_float_valid),
        .I3(curr_out_state[0]),
        .I4(curr_out_state[1]),
        .O(m00_axis_tdata[60]));
  LUT5 #(
    .INIT(32'h00808000)) 
    \m00_axis_tdata[61]_INST_0 
       (.I0(rx_l_r_float_outdata[61]),
        .I1(m00_axis_tready),
        .I2(rx_l_r_float_valid),
        .I3(curr_out_state[0]),
        .I4(curr_out_state[1]),
        .O(m00_axis_tdata[61]));
  LUT5 #(
    .INIT(32'h00808000)) 
    \m00_axis_tdata[62]_INST_0 
       (.I0(rx_l_r_float_outdata[62]),
        .I1(m00_axis_tready),
        .I2(rx_l_r_float_valid),
        .I3(curr_out_state[0]),
        .I4(curr_out_state[1]),
        .O(m00_axis_tdata[62]));
  LUT5 #(
    .INIT(32'h00808000)) 
    \m00_axis_tdata[63]_INST_0 
       (.I0(rx_l_r_float_outdata[63]),
        .I1(m00_axis_tready),
        .I2(rx_l_r_float_valid),
        .I3(curr_out_state[0]),
        .I4(curr_out_state[1]),
        .O(m00_axis_tdata[63]));
  LUT5 #(
    .INIT(32'h00808000)) 
    \m00_axis_tdata[6]_INST_0 
       (.I0(rx_l_r_float_outdata[6]),
        .I1(m00_axis_tready),
        .I2(rx_l_r_float_valid),
        .I3(curr_out_state[0]),
        .I4(curr_out_state[1]),
        .O(m00_axis_tdata[6]));
  LUT5 #(
    .INIT(32'h00808000)) 
    \m00_axis_tdata[7]_INST_0 
       (.I0(rx_l_r_float_outdata[7]),
        .I1(m00_axis_tready),
        .I2(rx_l_r_float_valid),
        .I3(curr_out_state[0]),
        .I4(curr_out_state[1]),
        .O(m00_axis_tdata[7]));
  LUT5 #(
    .INIT(32'h00808000)) 
    \m00_axis_tdata[8]_INST_0 
       (.I0(rx_l_r_float_outdata[8]),
        .I1(m00_axis_tready),
        .I2(rx_l_r_float_valid),
        .I3(curr_out_state[0]),
        .I4(curr_out_state[1]),
        .O(m00_axis_tdata[8]));
  LUT5 #(
    .INIT(32'h00808000)) 
    \m00_axis_tdata[9]_INST_0 
       (.I0(rx_l_r_float_outdata[9]),
        .I1(m00_axis_tready),
        .I2(rx_l_r_float_valid),
        .I3(curr_out_state[0]),
        .I4(curr_out_state[1]),
        .O(m00_axis_tdata[9]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h60)) 
    m00_axis_tvalid_INST_0
       (.I0(curr_out_state[1]),
        .I1(curr_out_state[0]),
        .I2(rx_l_r_float_valid),
        .O(m00_axis_tvalid));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \read_pointer[0]_i_1 
       (.I0(read_pointer_reg[0]),
        .O(p_0_in__2[0]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \read_pointer[1]_i_1 
       (.I0(read_pointer_reg[0]),
        .I1(read_pointer_reg[1]),
        .O(p_0_in__2[1]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \read_pointer[2]_i_1 
       (.I0(read_pointer_reg[0]),
        .I1(read_pointer_reg[1]),
        .I2(read_pointer_reg[2]),
        .O(p_0_in__2[2]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \read_pointer[3]_i_1 
       (.I0(read_pointer_reg[3]),
        .I1(read_pointer_reg[0]),
        .I2(read_pointer_reg[1]),
        .I3(read_pointer_reg[2]),
        .O(p_0_in__2[3]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \read_pointer[4]_i_1 
       (.I0(read_pointer_reg[4]),
        .I1(read_pointer_reg[0]),
        .I2(read_pointer_reg[1]),
        .I3(read_pointer_reg[2]),
        .I4(read_pointer_reg[3]),
        .O(p_0_in__2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \read_pointer[5]_i_1 
       (.I0(read_pointer_reg[4]),
        .I1(read_pointer_reg[0]),
        .I2(read_pointer_reg[1]),
        .I3(read_pointer_reg[2]),
        .I4(read_pointer_reg[3]),
        .I5(read_pointer_reg[5]),
        .O(p_0_in__2[5]));
  LUT3 #(
    .INIT(8'h9A)) 
    \read_pointer[6]_i_1 
       (.I0(read_pointer_reg[6]),
        .I1(\read_pointer[9]_i_3_n_0 ),
        .I2(read_pointer_reg[5]),
        .O(p_0_in__2[6]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hF708)) 
    \read_pointer[7]_i_1 
       (.I0(read_pointer_reg[6]),
        .I1(read_pointer_reg[5]),
        .I2(\read_pointer[9]_i_3_n_0 ),
        .I3(read_pointer_reg[7]),
        .O(p_0_in__2[7]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'hAA6AAAAA)) 
    \read_pointer[8]_i_1 
       (.I0(read_pointer_reg[8]),
        .I1(read_pointer_reg[6]),
        .I2(read_pointer_reg[5]),
        .I3(\read_pointer[9]_i_3_n_0 ),
        .I4(read_pointer_reg[7]),
        .O(p_0_in__2[8]));
  LUT6 #(
    .INIT(64'h60000000FFFFFFFF)) 
    \read_pointer[9]_i_1 
       (.I0(curr_out_state[1]),
        .I1(curr_out_state[0]),
        .I2(rx_l_r_float_valid),
        .I3(m00_axis_tready),
        .I4(m00_axis_tlast),
        .I5(m00_axis_aresetn),
        .O(\read_pointer[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAAAA)) 
    \read_pointer[9]_i_2 
       (.I0(read_pointer_reg[9]),
        .I1(read_pointer_reg[7]),
        .I2(\read_pointer[9]_i_3_n_0 ),
        .I3(read_pointer_reg[5]),
        .I4(read_pointer_reg[6]),
        .I5(read_pointer_reg[8]),
        .O(p_0_in__2[9]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \read_pointer[9]_i_3 
       (.I0(read_pointer_reg[4]),
        .I1(read_pointer_reg[0]),
        .I2(read_pointer_reg[1]),
        .I3(read_pointer_reg[2]),
        .I4(read_pointer_reg[3]),
        .O(\read_pointer[9]_i_3_n_0 ));
  FDRE \read_pointer_reg[0] 
       (.C(m00_axis_aclk),
        .CE(rx_l_r_float_rd_en),
        .D(p_0_in__2[0]),
        .Q(read_pointer_reg[0]),
        .R(\read_pointer[9]_i_1_n_0 ));
  FDRE \read_pointer_reg[1] 
       (.C(m00_axis_aclk),
        .CE(rx_l_r_float_rd_en),
        .D(p_0_in__2[1]),
        .Q(read_pointer_reg[1]),
        .R(\read_pointer[9]_i_1_n_0 ));
  FDRE \read_pointer_reg[2] 
       (.C(m00_axis_aclk),
        .CE(rx_l_r_float_rd_en),
        .D(p_0_in__2[2]),
        .Q(read_pointer_reg[2]),
        .R(\read_pointer[9]_i_1_n_0 ));
  FDRE \read_pointer_reg[3] 
       (.C(m00_axis_aclk),
        .CE(rx_l_r_float_rd_en),
        .D(p_0_in__2[3]),
        .Q(read_pointer_reg[3]),
        .R(\read_pointer[9]_i_1_n_0 ));
  FDRE \read_pointer_reg[4] 
       (.C(m00_axis_aclk),
        .CE(rx_l_r_float_rd_en),
        .D(p_0_in__2[4]),
        .Q(read_pointer_reg[4]),
        .R(\read_pointer[9]_i_1_n_0 ));
  FDRE \read_pointer_reg[5] 
       (.C(m00_axis_aclk),
        .CE(rx_l_r_float_rd_en),
        .D(p_0_in__2[5]),
        .Q(read_pointer_reg[5]),
        .R(\read_pointer[9]_i_1_n_0 ));
  FDRE \read_pointer_reg[6] 
       (.C(m00_axis_aclk),
        .CE(rx_l_r_float_rd_en),
        .D(p_0_in__2[6]),
        .Q(read_pointer_reg[6]),
        .R(\read_pointer[9]_i_1_n_0 ));
  FDRE \read_pointer_reg[7] 
       (.C(m00_axis_aclk),
        .CE(rx_l_r_float_rd_en),
        .D(p_0_in__2[7]),
        .Q(read_pointer_reg[7]),
        .R(\read_pointer[9]_i_1_n_0 ));
  FDRE \read_pointer_reg[8] 
       (.C(m00_axis_aclk),
        .CE(rx_l_r_float_rd_en),
        .D(p_0_in__2[8]),
        .Q(read_pointer_reg[8]),
        .R(\read_pointer[9]_i_1_n_0 ));
  FDRE \read_pointer_reg[9] 
       (.C(m00_axis_aclk),
        .CE(rx_l_r_float_rd_en),
        .D(p_0_in__2[9]),
        .Q(read_pointer_reg[9]),
        .R(\read_pointer[9]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \rx_l_r_float_indata[31]_i_1 
       (.I0(b24tofloat_output_valid),
        .I1(b24tofloat_state),
        .I2(m00_axis_aresetn),
        .O(\rx_l_r_float_indata[31]_i_1_n_0 ));
  FDRE \rx_l_r_float_indata_reg[0] 
       (.C(m00_axis_aclk),
        .CE(\rx_l_r_float_indata[31]_i_1_n_0 ),
        .D(b24tofloat_output_data[0]),
        .Q(\rx_l_r_float_indata_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \rx_l_r_float_indata_reg[10] 
       (.C(m00_axis_aclk),
        .CE(\rx_l_r_float_indata[31]_i_1_n_0 ),
        .D(b24tofloat_output_data[10]),
        .Q(\rx_l_r_float_indata_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \rx_l_r_float_indata_reg[11] 
       (.C(m00_axis_aclk),
        .CE(\rx_l_r_float_indata[31]_i_1_n_0 ),
        .D(b24tofloat_output_data[11]),
        .Q(\rx_l_r_float_indata_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \rx_l_r_float_indata_reg[12] 
       (.C(m00_axis_aclk),
        .CE(\rx_l_r_float_indata[31]_i_1_n_0 ),
        .D(b24tofloat_output_data[12]),
        .Q(\rx_l_r_float_indata_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \rx_l_r_float_indata_reg[13] 
       (.C(m00_axis_aclk),
        .CE(\rx_l_r_float_indata[31]_i_1_n_0 ),
        .D(b24tofloat_output_data[13]),
        .Q(\rx_l_r_float_indata_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \rx_l_r_float_indata_reg[14] 
       (.C(m00_axis_aclk),
        .CE(\rx_l_r_float_indata[31]_i_1_n_0 ),
        .D(b24tofloat_output_data[14]),
        .Q(\rx_l_r_float_indata_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \rx_l_r_float_indata_reg[15] 
       (.C(m00_axis_aclk),
        .CE(\rx_l_r_float_indata[31]_i_1_n_0 ),
        .D(b24tofloat_output_data[15]),
        .Q(\rx_l_r_float_indata_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \rx_l_r_float_indata_reg[16] 
       (.C(m00_axis_aclk),
        .CE(\rx_l_r_float_indata[31]_i_1_n_0 ),
        .D(b24tofloat_output_data[16]),
        .Q(\rx_l_r_float_indata_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \rx_l_r_float_indata_reg[17] 
       (.C(m00_axis_aclk),
        .CE(\rx_l_r_float_indata[31]_i_1_n_0 ),
        .D(b24tofloat_output_data[17]),
        .Q(\rx_l_r_float_indata_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \rx_l_r_float_indata_reg[18] 
       (.C(m00_axis_aclk),
        .CE(\rx_l_r_float_indata[31]_i_1_n_0 ),
        .D(b24tofloat_output_data[18]),
        .Q(\rx_l_r_float_indata_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \rx_l_r_float_indata_reg[19] 
       (.C(m00_axis_aclk),
        .CE(\rx_l_r_float_indata[31]_i_1_n_0 ),
        .D(b24tofloat_output_data[19]),
        .Q(\rx_l_r_float_indata_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \rx_l_r_float_indata_reg[1] 
       (.C(m00_axis_aclk),
        .CE(\rx_l_r_float_indata[31]_i_1_n_0 ),
        .D(b24tofloat_output_data[1]),
        .Q(\rx_l_r_float_indata_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \rx_l_r_float_indata_reg[20] 
       (.C(m00_axis_aclk),
        .CE(\rx_l_r_float_indata[31]_i_1_n_0 ),
        .D(b24tofloat_output_data[20]),
        .Q(\rx_l_r_float_indata_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \rx_l_r_float_indata_reg[21] 
       (.C(m00_axis_aclk),
        .CE(\rx_l_r_float_indata[31]_i_1_n_0 ),
        .D(b24tofloat_output_data[21]),
        .Q(\rx_l_r_float_indata_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \rx_l_r_float_indata_reg[22] 
       (.C(m00_axis_aclk),
        .CE(\rx_l_r_float_indata[31]_i_1_n_0 ),
        .D(b24tofloat_output_data[22]),
        .Q(\rx_l_r_float_indata_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \rx_l_r_float_indata_reg[23] 
       (.C(m00_axis_aclk),
        .CE(\rx_l_r_float_indata[31]_i_1_n_0 ),
        .D(b24tofloat_output_data[23]),
        .Q(\rx_l_r_float_indata_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \rx_l_r_float_indata_reg[24] 
       (.C(m00_axis_aclk),
        .CE(\rx_l_r_float_indata[31]_i_1_n_0 ),
        .D(b24tofloat_output_data[24]),
        .Q(\rx_l_r_float_indata_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \rx_l_r_float_indata_reg[25] 
       (.C(m00_axis_aclk),
        .CE(\rx_l_r_float_indata[31]_i_1_n_0 ),
        .D(b24tofloat_output_data[25]),
        .Q(\rx_l_r_float_indata_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \rx_l_r_float_indata_reg[26] 
       (.C(m00_axis_aclk),
        .CE(\rx_l_r_float_indata[31]_i_1_n_0 ),
        .D(b24tofloat_output_data[26]),
        .Q(\rx_l_r_float_indata_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \rx_l_r_float_indata_reg[27] 
       (.C(m00_axis_aclk),
        .CE(\rx_l_r_float_indata[31]_i_1_n_0 ),
        .D(b24tofloat_output_data[27]),
        .Q(\rx_l_r_float_indata_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \rx_l_r_float_indata_reg[28] 
       (.C(m00_axis_aclk),
        .CE(\rx_l_r_float_indata[31]_i_1_n_0 ),
        .D(b24tofloat_output_data[28]),
        .Q(\rx_l_r_float_indata_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \rx_l_r_float_indata_reg[29] 
       (.C(m00_axis_aclk),
        .CE(\rx_l_r_float_indata[31]_i_1_n_0 ),
        .D(b24tofloat_output_data[29]),
        .Q(\rx_l_r_float_indata_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \rx_l_r_float_indata_reg[2] 
       (.C(m00_axis_aclk),
        .CE(\rx_l_r_float_indata[31]_i_1_n_0 ),
        .D(b24tofloat_output_data[2]),
        .Q(\rx_l_r_float_indata_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \rx_l_r_float_indata_reg[30] 
       (.C(m00_axis_aclk),
        .CE(\rx_l_r_float_indata[31]_i_1_n_0 ),
        .D(b24tofloat_output_data[30]),
        .Q(\rx_l_r_float_indata_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \rx_l_r_float_indata_reg[31] 
       (.C(m00_axis_aclk),
        .CE(\rx_l_r_float_indata[31]_i_1_n_0 ),
        .D(b24tofloat_output_data[31]),
        .Q(\rx_l_r_float_indata_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \rx_l_r_float_indata_reg[3] 
       (.C(m00_axis_aclk),
        .CE(\rx_l_r_float_indata[31]_i_1_n_0 ),
        .D(b24tofloat_output_data[3]),
        .Q(\rx_l_r_float_indata_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \rx_l_r_float_indata_reg[4] 
       (.C(m00_axis_aclk),
        .CE(\rx_l_r_float_indata[31]_i_1_n_0 ),
        .D(b24tofloat_output_data[4]),
        .Q(\rx_l_r_float_indata_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \rx_l_r_float_indata_reg[5] 
       (.C(m00_axis_aclk),
        .CE(\rx_l_r_float_indata[31]_i_1_n_0 ),
        .D(b24tofloat_output_data[5]),
        .Q(\rx_l_r_float_indata_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \rx_l_r_float_indata_reg[6] 
       (.C(m00_axis_aclk),
        .CE(\rx_l_r_float_indata[31]_i_1_n_0 ),
        .D(b24tofloat_output_data[6]),
        .Q(\rx_l_r_float_indata_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \rx_l_r_float_indata_reg[7] 
       (.C(m00_axis_aclk),
        .CE(\rx_l_r_float_indata[31]_i_1_n_0 ),
        .D(b24tofloat_output_data[7]),
        .Q(\rx_l_r_float_indata_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \rx_l_r_float_indata_reg[8] 
       (.C(m00_axis_aclk),
        .CE(\rx_l_r_float_indata[31]_i_1_n_0 ),
        .D(b24tofloat_output_data[8]),
        .Q(\rx_l_r_float_indata_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \rx_l_r_float_indata_reg[9] 
       (.C(m00_axis_aclk),
        .CE(\rx_l_r_float_indata[31]_i_1_n_0 ),
        .D(b24tofloat_output_data[9]),
        .Q(\rx_l_r_float_indata_reg_n_0_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    rx_l_r_float_wr_en_i_1
       (.I0(b24tofloat_state),
        .I1(b24tofloat_output_valid),
        .O(rx_l_r_float_wr_en));
  FDRE rx_l_r_float_wr_en_reg
       (.C(m00_axis_aclk),
        .CE(1'b1),
        .D(rx_l_r_float_wr_en),
        .Q(rx_l_r_float_wr_en_reg_n_0),
        .R(EOL_OUT_i_1_n_0));
  (* CHECK_LICENSE_TYPE = "fifo_L_R_float,fifo_generator_v13_2_4,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "fifo_generator_v13_2_4,Vivado 2019.1" *) 
  effects_loop_audio_fifo2stream_v2_0_0_fifo_L_R_float__xdcDup__1 rxfifo_float
       (.clk(m00_axis_aclk),
        .data_count(NLW_rxfifo_float_data_count_UNCONNECTED[13:0]),
        .din({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\rx_l_r_float_indata_reg_n_0_[31] ,\rx_l_r_float_indata_reg_n_0_[30] ,\rx_l_r_float_indata_reg_n_0_[29] ,\rx_l_r_float_indata_reg_n_0_[28] ,\rx_l_r_float_indata_reg_n_0_[27] ,\rx_l_r_float_indata_reg_n_0_[26] ,\rx_l_r_float_indata_reg_n_0_[25] ,\rx_l_r_float_indata_reg_n_0_[24] ,\rx_l_r_float_indata_reg_n_0_[23] ,\rx_l_r_float_indata_reg_n_0_[22] ,\rx_l_r_float_indata_reg_n_0_[21] ,\rx_l_r_float_indata_reg_n_0_[20] ,\rx_l_r_float_indata_reg_n_0_[19] ,\rx_l_r_float_indata_reg_n_0_[18] ,\rx_l_r_float_indata_reg_n_0_[17] ,\rx_l_r_float_indata_reg_n_0_[16] ,\rx_l_r_float_indata_reg_n_0_[15] ,\rx_l_r_float_indata_reg_n_0_[14] ,\rx_l_r_float_indata_reg_n_0_[13] ,\rx_l_r_float_indata_reg_n_0_[12] ,\rx_l_r_float_indata_reg_n_0_[11] ,\rx_l_r_float_indata_reg_n_0_[10] ,\rx_l_r_float_indata_reg_n_0_[9] ,\rx_l_r_float_indata_reg_n_0_[8] ,\rx_l_r_float_indata_reg_n_0_[7] ,\rx_l_r_float_indata_reg_n_0_[6] ,\rx_l_r_float_indata_reg_n_0_[5] ,\rx_l_r_float_indata_reg_n_0_[4] ,\rx_l_r_float_indata_reg_n_0_[3] ,\rx_l_r_float_indata_reg_n_0_[2] ,\rx_l_r_float_indata_reg_n_0_[1] ,\rx_l_r_float_indata_reg_n_0_[0] }),
        .dout(rx_l_r_float_outdata),
        .empty(NLW_rxfifo_float_empty_UNCONNECTED),
        .full(NLW_rxfifo_float_full_UNCONNECTED),
        .rd_en(rx_l_r_float_rd_en),
        .valid(rx_l_r_float_valid),
        .wr_en(rx_l_r_float_wr_en_reg_n_0));
  LUT4 #(
    .INIT(16'h0880)) 
    rxfifo_float_i_1
       (.I0(m00_axis_tready),
        .I1(rx_l_r_float_valid),
        .I2(curr_out_state[0]),
        .I3(curr_out_state[1]),
        .O(rx_l_r_float_rd_en));
endmodule

(* ORIG_REF_NAME = "audio_fifo2stream_v1_0_S00_AXIS" *) 
module effects_loop_audio_fifo2stream_v2_0_0_audio_fifo2stream_v1_0_S00_AXIS
   (wr_en,
    Q,
    s00_axis_tready,
    s00_axis_aclk,
    s00_axis_tvalid,
    s00_axis_tlast,
    s00_axis_aresetn,
    s00_axis_tdata);
  output wr_en;
  output [23:0]Q;
  output s00_axis_tready;
  input s00_axis_aclk;
  input s00_axis_tvalid;
  input s00_axis_tlast;
  input s00_axis_aresetn;
  input [63:0]s00_axis_tdata;

  wire \FIFOTX_DATA[23]_i_1_n_0 ;
  wire FIFOTX_WR_EN_i_1_n_0;
  wire \FSM_sequential_aclk_state[0]_i_1_n_0 ;
  wire \FSM_sequential_aclk_state[1]_i_1_n_0 ;
  wire \FSM_sequential_aclk_state[1]_i_2_n_0 ;
  wire \FSM_sequential_aclk_state[1]_i_3_n_0 ;
  wire \FSM_sequential_aclk_state[1]_i_4_n_0 ;
  wire \FSM_sequential_aclk_state[1]_i_5_n_0 ;
  wire FSM_sequential_float2b24_state_i_1_n_0;
  wire [23:0]Q;
  wire [1:0]aclk_state;
  wire \float2b24_input_data[31]_i_1_n_0 ;
  wire \float2b24_input_data_reg_n_0_[0] ;
  wire \float2b24_input_data_reg_n_0_[10] ;
  wire \float2b24_input_data_reg_n_0_[11] ;
  wire \float2b24_input_data_reg_n_0_[12] ;
  wire \float2b24_input_data_reg_n_0_[13] ;
  wire \float2b24_input_data_reg_n_0_[14] ;
  wire \float2b24_input_data_reg_n_0_[15] ;
  wire \float2b24_input_data_reg_n_0_[16] ;
  wire \float2b24_input_data_reg_n_0_[17] ;
  wire \float2b24_input_data_reg_n_0_[18] ;
  wire \float2b24_input_data_reg_n_0_[19] ;
  wire \float2b24_input_data_reg_n_0_[1] ;
  wire \float2b24_input_data_reg_n_0_[20] ;
  wire \float2b24_input_data_reg_n_0_[21] ;
  wire \float2b24_input_data_reg_n_0_[22] ;
  wire \float2b24_input_data_reg_n_0_[23] ;
  wire \float2b24_input_data_reg_n_0_[24] ;
  wire \float2b24_input_data_reg_n_0_[25] ;
  wire \float2b24_input_data_reg_n_0_[26] ;
  wire \float2b24_input_data_reg_n_0_[27] ;
  wire \float2b24_input_data_reg_n_0_[28] ;
  wire \float2b24_input_data_reg_n_0_[29] ;
  wire \float2b24_input_data_reg_n_0_[2] ;
  wire \float2b24_input_data_reg_n_0_[30] ;
  wire \float2b24_input_data_reg_n_0_[31] ;
  wire \float2b24_input_data_reg_n_0_[3] ;
  wire \float2b24_input_data_reg_n_0_[4] ;
  wire \float2b24_input_data_reg_n_0_[5] ;
  wire \float2b24_input_data_reg_n_0_[6] ;
  wire \float2b24_input_data_reg_n_0_[7] ;
  wire \float2b24_input_data_reg_n_0_[8] ;
  wire \float2b24_input_data_reg_n_0_[9] ;
  wire [23:0]float2b24_output_data;
  wire float2b24_output_valid;
  wire float2b24_rdy;
  wire float2b24_state;
  wire float2b24_valid;
  wire [9:0]p_0_in__1;
  wire p_4_in;
  wire s00_axis_aclk;
  wire s00_axis_aresetn;
  wire [63:0]s00_axis_tdata;
  wire s00_axis_tlast;
  wire s00_axis_tready;
  wire s00_axis_tvalid;
  wire tx_l_r_float_full;
  wire [63:0]tx_l_r_float_indata;
  wire [31:0]tx_l_r_float_outdata;
  wire tx_l_r_float_rd_en;
  wire tx_l_r_float_valid;
  wire txfifo_float_i_65_n_0;
  wire wr_en;
  wire \write_pointer[9]_i_1_n_0 ;
  wire \write_pointer[9]_i_4_n_0 ;
  wire [9:0]write_pointer_reg;
  wire NLW_txfifo_float_empty_UNCONNECTED;
  wire [13:0]NLW_txfifo_float_data_count_UNCONNECTED;
  wire [63:32]NLW_txfifo_float_dout_UNCONNECTED;

  LUT3 #(
    .INIT(8'h80)) 
    \FIFOTX_DATA[23]_i_1 
       (.I0(float2b24_output_valid),
        .I1(float2b24_state),
        .I2(s00_axis_aresetn),
        .O(\FIFOTX_DATA[23]_i_1_n_0 ));
  FDRE \FIFOTX_DATA_reg[0] 
       (.C(s00_axis_aclk),
        .CE(\FIFOTX_DATA[23]_i_1_n_0 ),
        .D(float2b24_output_data[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \FIFOTX_DATA_reg[10] 
       (.C(s00_axis_aclk),
        .CE(\FIFOTX_DATA[23]_i_1_n_0 ),
        .D(float2b24_output_data[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \FIFOTX_DATA_reg[11] 
       (.C(s00_axis_aclk),
        .CE(\FIFOTX_DATA[23]_i_1_n_0 ),
        .D(float2b24_output_data[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \FIFOTX_DATA_reg[12] 
       (.C(s00_axis_aclk),
        .CE(\FIFOTX_DATA[23]_i_1_n_0 ),
        .D(float2b24_output_data[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \FIFOTX_DATA_reg[13] 
       (.C(s00_axis_aclk),
        .CE(\FIFOTX_DATA[23]_i_1_n_0 ),
        .D(float2b24_output_data[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \FIFOTX_DATA_reg[14] 
       (.C(s00_axis_aclk),
        .CE(\FIFOTX_DATA[23]_i_1_n_0 ),
        .D(float2b24_output_data[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \FIFOTX_DATA_reg[15] 
       (.C(s00_axis_aclk),
        .CE(\FIFOTX_DATA[23]_i_1_n_0 ),
        .D(float2b24_output_data[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \FIFOTX_DATA_reg[16] 
       (.C(s00_axis_aclk),
        .CE(\FIFOTX_DATA[23]_i_1_n_0 ),
        .D(float2b24_output_data[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \FIFOTX_DATA_reg[17] 
       (.C(s00_axis_aclk),
        .CE(\FIFOTX_DATA[23]_i_1_n_0 ),
        .D(float2b24_output_data[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \FIFOTX_DATA_reg[18] 
       (.C(s00_axis_aclk),
        .CE(\FIFOTX_DATA[23]_i_1_n_0 ),
        .D(float2b24_output_data[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \FIFOTX_DATA_reg[19] 
       (.C(s00_axis_aclk),
        .CE(\FIFOTX_DATA[23]_i_1_n_0 ),
        .D(float2b24_output_data[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \FIFOTX_DATA_reg[1] 
       (.C(s00_axis_aclk),
        .CE(\FIFOTX_DATA[23]_i_1_n_0 ),
        .D(float2b24_output_data[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \FIFOTX_DATA_reg[20] 
       (.C(s00_axis_aclk),
        .CE(\FIFOTX_DATA[23]_i_1_n_0 ),
        .D(float2b24_output_data[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \FIFOTX_DATA_reg[21] 
       (.C(s00_axis_aclk),
        .CE(\FIFOTX_DATA[23]_i_1_n_0 ),
        .D(float2b24_output_data[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \FIFOTX_DATA_reg[22] 
       (.C(s00_axis_aclk),
        .CE(\FIFOTX_DATA[23]_i_1_n_0 ),
        .D(float2b24_output_data[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \FIFOTX_DATA_reg[23] 
       (.C(s00_axis_aclk),
        .CE(\FIFOTX_DATA[23]_i_1_n_0 ),
        .D(float2b24_output_data[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \FIFOTX_DATA_reg[2] 
       (.C(s00_axis_aclk),
        .CE(\FIFOTX_DATA[23]_i_1_n_0 ),
        .D(float2b24_output_data[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \FIFOTX_DATA_reg[3] 
       (.C(s00_axis_aclk),
        .CE(\FIFOTX_DATA[23]_i_1_n_0 ),
        .D(float2b24_output_data[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \FIFOTX_DATA_reg[4] 
       (.C(s00_axis_aclk),
        .CE(\FIFOTX_DATA[23]_i_1_n_0 ),
        .D(float2b24_output_data[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \FIFOTX_DATA_reg[5] 
       (.C(s00_axis_aclk),
        .CE(\FIFOTX_DATA[23]_i_1_n_0 ),
        .D(float2b24_output_data[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \FIFOTX_DATA_reg[6] 
       (.C(s00_axis_aclk),
        .CE(\FIFOTX_DATA[23]_i_1_n_0 ),
        .D(float2b24_output_data[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \FIFOTX_DATA_reg[7] 
       (.C(s00_axis_aclk),
        .CE(\FIFOTX_DATA[23]_i_1_n_0 ),
        .D(float2b24_output_data[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \FIFOTX_DATA_reg[8] 
       (.C(s00_axis_aclk),
        .CE(\FIFOTX_DATA[23]_i_1_n_0 ),
        .D(float2b24_output_data[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \FIFOTX_DATA_reg[9] 
       (.C(s00_axis_aclk),
        .CE(\FIFOTX_DATA[23]_i_1_n_0 ),
        .D(float2b24_output_data[9]),
        .Q(Q[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    FIFOTX_WR_EN_i_1
       (.I0(float2b24_state),
        .I1(float2b24_output_valid),
        .O(FIFOTX_WR_EN_i_1_n_0));
  FDRE FIFOTX_WR_EN_reg
       (.C(s00_axis_aclk),
        .CE(1'b1),
        .D(FIFOTX_WR_EN_i_1_n_0),
        .Q(wr_en),
        .R(\FSM_sequential_aclk_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5141515151515151)) 
    \FSM_sequential_aclk_state[0]_i_1 
       (.I0(aclk_state[1]),
        .I1(\FSM_sequential_aclk_state[1]_i_3_n_0 ),
        .I2(aclk_state[0]),
        .I3(\FSM_sequential_aclk_state[1]_i_4_n_0 ),
        .I4(write_pointer_reg[9]),
        .I5(write_pointer_reg[8]),
        .O(\FSM_sequential_aclk_state[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_sequential_aclk_state[1]_i_1 
       (.I0(s00_axis_aresetn),
        .O(\FSM_sequential_aclk_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    \FSM_sequential_aclk_state[1]_i_2 
       (.I0(aclk_state[1]),
        .I1(aclk_state[0]),
        .I2(\FSM_sequential_aclk_state[1]_i_3_n_0 ),
        .I3(write_pointer_reg[8]),
        .I4(write_pointer_reg[9]),
        .I5(\FSM_sequential_aclk_state[1]_i_4_n_0 ),
        .O(\FSM_sequential_aclk_state[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_sequential_aclk_state[1]_i_3 
       (.I0(tx_l_r_float_full),
        .I1(s00_axis_tvalid),
        .O(\FSM_sequential_aclk_state[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \FSM_sequential_aclk_state[1]_i_4 
       (.I0(\FSM_sequential_aclk_state[1]_i_5_n_0 ),
        .I1(write_pointer_reg[6]),
        .I2(write_pointer_reg[7]),
        .I3(write_pointer_reg[4]),
        .I4(write_pointer_reg[5]),
        .O(\FSM_sequential_aclk_state[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \FSM_sequential_aclk_state[1]_i_5 
       (.I0(write_pointer_reg[1]),
        .I1(write_pointer_reg[0]),
        .I2(write_pointer_reg[3]),
        .I3(write_pointer_reg[2]),
        .O(\FSM_sequential_aclk_state[1]_i_5_n_0 ));
  (* FSM_ENCODED_STATES = "C_STATE_ERROR:0011,C_STATE_IDLE:00,C_STATE_A0:01,C_STATE_A0_LAST:10" *) 
  FDRE \FSM_sequential_aclk_state_reg[0] 
       (.C(s00_axis_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_aclk_state[0]_i_1_n_0 ),
        .Q(aclk_state[0]),
        .R(\FSM_sequential_aclk_state[1]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "C_STATE_ERROR:0011,C_STATE_IDLE:00,C_STATE_A0:01,C_STATE_A0_LAST:10" *) 
  FDRE \FSM_sequential_aclk_state_reg[1] 
       (.C(s00_axis_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_aclk_state[1]_i_2_n_0 ),
        .Q(aclk_state[1]),
        .R(\FSM_sequential_aclk_state[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h08F8)) 
    FSM_sequential_float2b24_state_i_1
       (.I0(tx_l_r_float_valid),
        .I1(float2b24_rdy),
        .I2(float2b24_state),
        .I3(float2b24_output_valid),
        .O(FSM_sequential_float2b24_state_i_1_n_0));
  (* FSM_ENCODED_STATES = "iSTATE:0,iSTATE0:1" *) 
  FDRE FSM_sequential_float2b24_state_reg
       (.C(s00_axis_aclk),
        .CE(1'b1),
        .D(FSM_sequential_float2b24_state_i_1_n_0),
        .Q(float2b24_state),
        .R(\FSM_sequential_aclk_state[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \float2b24_input_data[31]_i_1 
       (.I0(s00_axis_aresetn),
        .I1(tx_l_r_float_valid),
        .I2(float2b24_state),
        .I3(float2b24_rdy),
        .O(\float2b24_input_data[31]_i_1_n_0 ));
  FDRE \float2b24_input_data_reg[0] 
       (.C(s00_axis_aclk),
        .CE(\float2b24_input_data[31]_i_1_n_0 ),
        .D(tx_l_r_float_outdata[0]),
        .Q(\float2b24_input_data_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \float2b24_input_data_reg[10] 
       (.C(s00_axis_aclk),
        .CE(\float2b24_input_data[31]_i_1_n_0 ),
        .D(tx_l_r_float_outdata[10]),
        .Q(\float2b24_input_data_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \float2b24_input_data_reg[11] 
       (.C(s00_axis_aclk),
        .CE(\float2b24_input_data[31]_i_1_n_0 ),
        .D(tx_l_r_float_outdata[11]),
        .Q(\float2b24_input_data_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \float2b24_input_data_reg[12] 
       (.C(s00_axis_aclk),
        .CE(\float2b24_input_data[31]_i_1_n_0 ),
        .D(tx_l_r_float_outdata[12]),
        .Q(\float2b24_input_data_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \float2b24_input_data_reg[13] 
       (.C(s00_axis_aclk),
        .CE(\float2b24_input_data[31]_i_1_n_0 ),
        .D(tx_l_r_float_outdata[13]),
        .Q(\float2b24_input_data_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \float2b24_input_data_reg[14] 
       (.C(s00_axis_aclk),
        .CE(\float2b24_input_data[31]_i_1_n_0 ),
        .D(tx_l_r_float_outdata[14]),
        .Q(\float2b24_input_data_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \float2b24_input_data_reg[15] 
       (.C(s00_axis_aclk),
        .CE(\float2b24_input_data[31]_i_1_n_0 ),
        .D(tx_l_r_float_outdata[15]),
        .Q(\float2b24_input_data_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \float2b24_input_data_reg[16] 
       (.C(s00_axis_aclk),
        .CE(\float2b24_input_data[31]_i_1_n_0 ),
        .D(tx_l_r_float_outdata[16]),
        .Q(\float2b24_input_data_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \float2b24_input_data_reg[17] 
       (.C(s00_axis_aclk),
        .CE(\float2b24_input_data[31]_i_1_n_0 ),
        .D(tx_l_r_float_outdata[17]),
        .Q(\float2b24_input_data_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \float2b24_input_data_reg[18] 
       (.C(s00_axis_aclk),
        .CE(\float2b24_input_data[31]_i_1_n_0 ),
        .D(tx_l_r_float_outdata[18]),
        .Q(\float2b24_input_data_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \float2b24_input_data_reg[19] 
       (.C(s00_axis_aclk),
        .CE(\float2b24_input_data[31]_i_1_n_0 ),
        .D(tx_l_r_float_outdata[19]),
        .Q(\float2b24_input_data_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \float2b24_input_data_reg[1] 
       (.C(s00_axis_aclk),
        .CE(\float2b24_input_data[31]_i_1_n_0 ),
        .D(tx_l_r_float_outdata[1]),
        .Q(\float2b24_input_data_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \float2b24_input_data_reg[20] 
       (.C(s00_axis_aclk),
        .CE(\float2b24_input_data[31]_i_1_n_0 ),
        .D(tx_l_r_float_outdata[20]),
        .Q(\float2b24_input_data_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \float2b24_input_data_reg[21] 
       (.C(s00_axis_aclk),
        .CE(\float2b24_input_data[31]_i_1_n_0 ),
        .D(tx_l_r_float_outdata[21]),
        .Q(\float2b24_input_data_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \float2b24_input_data_reg[22] 
       (.C(s00_axis_aclk),
        .CE(\float2b24_input_data[31]_i_1_n_0 ),
        .D(tx_l_r_float_outdata[22]),
        .Q(\float2b24_input_data_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \float2b24_input_data_reg[23] 
       (.C(s00_axis_aclk),
        .CE(\float2b24_input_data[31]_i_1_n_0 ),
        .D(tx_l_r_float_outdata[23]),
        .Q(\float2b24_input_data_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \float2b24_input_data_reg[24] 
       (.C(s00_axis_aclk),
        .CE(\float2b24_input_data[31]_i_1_n_0 ),
        .D(tx_l_r_float_outdata[24]),
        .Q(\float2b24_input_data_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \float2b24_input_data_reg[25] 
       (.C(s00_axis_aclk),
        .CE(\float2b24_input_data[31]_i_1_n_0 ),
        .D(tx_l_r_float_outdata[25]),
        .Q(\float2b24_input_data_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \float2b24_input_data_reg[26] 
       (.C(s00_axis_aclk),
        .CE(\float2b24_input_data[31]_i_1_n_0 ),
        .D(tx_l_r_float_outdata[26]),
        .Q(\float2b24_input_data_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \float2b24_input_data_reg[27] 
       (.C(s00_axis_aclk),
        .CE(\float2b24_input_data[31]_i_1_n_0 ),
        .D(tx_l_r_float_outdata[27]),
        .Q(\float2b24_input_data_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \float2b24_input_data_reg[28] 
       (.C(s00_axis_aclk),
        .CE(\float2b24_input_data[31]_i_1_n_0 ),
        .D(tx_l_r_float_outdata[28]),
        .Q(\float2b24_input_data_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \float2b24_input_data_reg[29] 
       (.C(s00_axis_aclk),
        .CE(\float2b24_input_data[31]_i_1_n_0 ),
        .D(tx_l_r_float_outdata[29]),
        .Q(\float2b24_input_data_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \float2b24_input_data_reg[2] 
       (.C(s00_axis_aclk),
        .CE(\float2b24_input_data[31]_i_1_n_0 ),
        .D(tx_l_r_float_outdata[2]),
        .Q(\float2b24_input_data_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \float2b24_input_data_reg[30] 
       (.C(s00_axis_aclk),
        .CE(\float2b24_input_data[31]_i_1_n_0 ),
        .D(tx_l_r_float_outdata[30]),
        .Q(\float2b24_input_data_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \float2b24_input_data_reg[31] 
       (.C(s00_axis_aclk),
        .CE(\float2b24_input_data[31]_i_1_n_0 ),
        .D(tx_l_r_float_outdata[31]),
        .Q(\float2b24_input_data_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \float2b24_input_data_reg[3] 
       (.C(s00_axis_aclk),
        .CE(\float2b24_input_data[31]_i_1_n_0 ),
        .D(tx_l_r_float_outdata[3]),
        .Q(\float2b24_input_data_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \float2b24_input_data_reg[4] 
       (.C(s00_axis_aclk),
        .CE(\float2b24_input_data[31]_i_1_n_0 ),
        .D(tx_l_r_float_outdata[4]),
        .Q(\float2b24_input_data_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \float2b24_input_data_reg[5] 
       (.C(s00_axis_aclk),
        .CE(\float2b24_input_data[31]_i_1_n_0 ),
        .D(tx_l_r_float_outdata[5]),
        .Q(\float2b24_input_data_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \float2b24_input_data_reg[6] 
       (.C(s00_axis_aclk),
        .CE(\float2b24_input_data[31]_i_1_n_0 ),
        .D(tx_l_r_float_outdata[6]),
        .Q(\float2b24_input_data_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \float2b24_input_data_reg[7] 
       (.C(s00_axis_aclk),
        .CE(\float2b24_input_data[31]_i_1_n_0 ),
        .D(tx_l_r_float_outdata[7]),
        .Q(\float2b24_input_data_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \float2b24_input_data_reg[8] 
       (.C(s00_axis_aclk),
        .CE(\float2b24_input_data[31]_i_1_n_0 ),
        .D(tx_l_r_float_outdata[8]),
        .Q(\float2b24_input_data_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \float2b24_input_data_reg[9] 
       (.C(s00_axis_aclk),
        .CE(\float2b24_input_data[31]_i_1_n_0 ),
        .D(tx_l_r_float_outdata[9]),
        .Q(\float2b24_input_data_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'h20)) 
    float2b24_valid_i_1
       (.I0(tx_l_r_float_valid),
        .I1(float2b24_state),
        .I2(float2b24_rdy),
        .O(float2b24_valid));
  FDRE float2b24_valid_reg
       (.C(s00_axis_aclk),
        .CE(1'b1),
        .D(float2b24_valid),
        .Q(tx_l_r_float_rd_en),
        .R(\FSM_sequential_aclk_state[1]_i_1_n_0 ));
  (* CHECK_LICENSE_TYPE = "float_to_b24,floating_point_v7_1_8,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "floating_point_v7_1_8,Vivado 2019.1" *) 
  effects_loop_audio_fifo2stream_v2_0_0_float_to_b24 float_to_b24_inst
       (.aclk(s00_axis_aclk),
        .m_axis_result_tdata(float2b24_output_data),
        .m_axis_result_tvalid(float2b24_output_valid),
        .s_axis_a_tdata({\float2b24_input_data_reg_n_0_[31] ,\float2b24_input_data_reg_n_0_[30] ,\float2b24_input_data_reg_n_0_[29] ,\float2b24_input_data_reg_n_0_[28] ,\float2b24_input_data_reg_n_0_[27] ,\float2b24_input_data_reg_n_0_[26] ,\float2b24_input_data_reg_n_0_[25] ,\float2b24_input_data_reg_n_0_[24] ,\float2b24_input_data_reg_n_0_[23] ,\float2b24_input_data_reg_n_0_[22] ,\float2b24_input_data_reg_n_0_[21] ,\float2b24_input_data_reg_n_0_[20] ,\float2b24_input_data_reg_n_0_[19] ,\float2b24_input_data_reg_n_0_[18] ,\float2b24_input_data_reg_n_0_[17] ,\float2b24_input_data_reg_n_0_[16] ,\float2b24_input_data_reg_n_0_[15] ,\float2b24_input_data_reg_n_0_[14] ,\float2b24_input_data_reg_n_0_[13] ,\float2b24_input_data_reg_n_0_[12] ,\float2b24_input_data_reg_n_0_[11] ,\float2b24_input_data_reg_n_0_[10] ,\float2b24_input_data_reg_n_0_[9] ,\float2b24_input_data_reg_n_0_[8] ,\float2b24_input_data_reg_n_0_[7] ,\float2b24_input_data_reg_n_0_[6] ,\float2b24_input_data_reg_n_0_[5] ,\float2b24_input_data_reg_n_0_[4] ,\float2b24_input_data_reg_n_0_[3] ,\float2b24_input_data_reg_n_0_[2] ,\float2b24_input_data_reg_n_0_[1] ,\float2b24_input_data_reg_n_0_[0] }),
        .s_axis_a_tready(float2b24_rdy),
        .s_axis_a_tvalid(tx_l_r_float_rd_en));
  LUT1 #(
    .INIT(2'h1)) 
    s00_axis_tready_INST_0
       (.I0(tx_l_r_float_full),
        .O(s00_axis_tready));
  (* CHECK_LICENSE_TYPE = "fifo_L_R_float,fifo_generator_v13_2_4,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "fifo_generator_v13_2_4,Vivado 2019.1" *) 
  effects_loop_audio_fifo2stream_v2_0_0_fifo_L_R_float txfifo_float
       (.clk(s00_axis_aclk),
        .data_count(NLW_txfifo_float_data_count_UNCONNECTED[13:0]),
        .din(tx_l_r_float_indata),
        .dout({NLW_txfifo_float_dout_UNCONNECTED[63:32],tx_l_r_float_outdata}),
        .empty(NLW_txfifo_float_empty_UNCONNECTED),
        .full(tx_l_r_float_full),
        .rd_en(tx_l_r_float_rd_en),
        .valid(tx_l_r_float_valid),
        .wr_en(txfifo_float_i_65_n_0));
  LUT4 #(
    .INIT(16'h0200)) 
    txfifo_float_i_1
       (.I0(s00_axis_tdata[63]),
        .I1(aclk_state[1]),
        .I2(tx_l_r_float_full),
        .I3(s00_axis_tvalid),
        .O(tx_l_r_float_indata[63]));
  LUT4 #(
    .INIT(16'h0200)) 
    txfifo_float_i_10
       (.I0(s00_axis_tdata[54]),
        .I1(aclk_state[1]),
        .I2(tx_l_r_float_full),
        .I3(s00_axis_tvalid),
        .O(tx_l_r_float_indata[54]));
  LUT4 #(
    .INIT(16'h0200)) 
    txfifo_float_i_11
       (.I0(s00_axis_tdata[53]),
        .I1(aclk_state[1]),
        .I2(tx_l_r_float_full),
        .I3(s00_axis_tvalid),
        .O(tx_l_r_float_indata[53]));
  LUT4 #(
    .INIT(16'h0200)) 
    txfifo_float_i_12
       (.I0(s00_axis_tdata[52]),
        .I1(aclk_state[1]),
        .I2(tx_l_r_float_full),
        .I3(s00_axis_tvalid),
        .O(tx_l_r_float_indata[52]));
  LUT4 #(
    .INIT(16'h0200)) 
    txfifo_float_i_13
       (.I0(s00_axis_tdata[51]),
        .I1(aclk_state[1]),
        .I2(tx_l_r_float_full),
        .I3(s00_axis_tvalid),
        .O(tx_l_r_float_indata[51]));
  LUT4 #(
    .INIT(16'h0200)) 
    txfifo_float_i_14
       (.I0(s00_axis_tdata[50]),
        .I1(aclk_state[1]),
        .I2(tx_l_r_float_full),
        .I3(s00_axis_tvalid),
        .O(tx_l_r_float_indata[50]));
  LUT4 #(
    .INIT(16'h0200)) 
    txfifo_float_i_15
       (.I0(s00_axis_tdata[49]),
        .I1(aclk_state[1]),
        .I2(tx_l_r_float_full),
        .I3(s00_axis_tvalid),
        .O(tx_l_r_float_indata[49]));
  LUT4 #(
    .INIT(16'h0200)) 
    txfifo_float_i_16
       (.I0(s00_axis_tdata[48]),
        .I1(aclk_state[1]),
        .I2(tx_l_r_float_full),
        .I3(s00_axis_tvalid),
        .O(tx_l_r_float_indata[48]));
  LUT4 #(
    .INIT(16'h0200)) 
    txfifo_float_i_17
       (.I0(s00_axis_tdata[47]),
        .I1(aclk_state[1]),
        .I2(tx_l_r_float_full),
        .I3(s00_axis_tvalid),
        .O(tx_l_r_float_indata[47]));
  LUT4 #(
    .INIT(16'h0200)) 
    txfifo_float_i_18
       (.I0(s00_axis_tdata[46]),
        .I1(aclk_state[1]),
        .I2(tx_l_r_float_full),
        .I3(s00_axis_tvalid),
        .O(tx_l_r_float_indata[46]));
  LUT4 #(
    .INIT(16'h0200)) 
    txfifo_float_i_19
       (.I0(s00_axis_tdata[45]),
        .I1(aclk_state[1]),
        .I2(tx_l_r_float_full),
        .I3(s00_axis_tvalid),
        .O(tx_l_r_float_indata[45]));
  LUT4 #(
    .INIT(16'h0200)) 
    txfifo_float_i_2
       (.I0(s00_axis_tdata[62]),
        .I1(aclk_state[1]),
        .I2(tx_l_r_float_full),
        .I3(s00_axis_tvalid),
        .O(tx_l_r_float_indata[62]));
  LUT4 #(
    .INIT(16'h0200)) 
    txfifo_float_i_20
       (.I0(s00_axis_tdata[44]),
        .I1(aclk_state[1]),
        .I2(tx_l_r_float_full),
        .I3(s00_axis_tvalid),
        .O(tx_l_r_float_indata[44]));
  LUT4 #(
    .INIT(16'h0200)) 
    txfifo_float_i_21
       (.I0(s00_axis_tdata[43]),
        .I1(aclk_state[1]),
        .I2(tx_l_r_float_full),
        .I3(s00_axis_tvalid),
        .O(tx_l_r_float_indata[43]));
  LUT4 #(
    .INIT(16'h0200)) 
    txfifo_float_i_22
       (.I0(s00_axis_tdata[42]),
        .I1(aclk_state[1]),
        .I2(tx_l_r_float_full),
        .I3(s00_axis_tvalid),
        .O(tx_l_r_float_indata[42]));
  LUT4 #(
    .INIT(16'h0200)) 
    txfifo_float_i_23
       (.I0(s00_axis_tdata[41]),
        .I1(aclk_state[1]),
        .I2(tx_l_r_float_full),
        .I3(s00_axis_tvalid),
        .O(tx_l_r_float_indata[41]));
  LUT4 #(
    .INIT(16'h0200)) 
    txfifo_float_i_24
       (.I0(s00_axis_tdata[40]),
        .I1(aclk_state[1]),
        .I2(tx_l_r_float_full),
        .I3(s00_axis_tvalid),
        .O(tx_l_r_float_indata[40]));
  LUT4 #(
    .INIT(16'h0200)) 
    txfifo_float_i_25
       (.I0(s00_axis_tdata[39]),
        .I1(aclk_state[1]),
        .I2(tx_l_r_float_full),
        .I3(s00_axis_tvalid),
        .O(tx_l_r_float_indata[39]));
  LUT4 #(
    .INIT(16'h0200)) 
    txfifo_float_i_26
       (.I0(s00_axis_tdata[38]),
        .I1(aclk_state[1]),
        .I2(tx_l_r_float_full),
        .I3(s00_axis_tvalid),
        .O(tx_l_r_float_indata[38]));
  LUT4 #(
    .INIT(16'h0200)) 
    txfifo_float_i_27
       (.I0(s00_axis_tdata[37]),
        .I1(aclk_state[1]),
        .I2(tx_l_r_float_full),
        .I3(s00_axis_tvalid),
        .O(tx_l_r_float_indata[37]));
  LUT4 #(
    .INIT(16'h0200)) 
    txfifo_float_i_28
       (.I0(s00_axis_tdata[36]),
        .I1(aclk_state[1]),
        .I2(tx_l_r_float_full),
        .I3(s00_axis_tvalid),
        .O(tx_l_r_float_indata[36]));
  LUT4 #(
    .INIT(16'h0200)) 
    txfifo_float_i_29
       (.I0(s00_axis_tdata[35]),
        .I1(aclk_state[1]),
        .I2(tx_l_r_float_full),
        .I3(s00_axis_tvalid),
        .O(tx_l_r_float_indata[35]));
  LUT4 #(
    .INIT(16'h0200)) 
    txfifo_float_i_3
       (.I0(s00_axis_tdata[61]),
        .I1(aclk_state[1]),
        .I2(tx_l_r_float_full),
        .I3(s00_axis_tvalid),
        .O(tx_l_r_float_indata[61]));
  LUT4 #(
    .INIT(16'h0200)) 
    txfifo_float_i_30
       (.I0(s00_axis_tdata[34]),
        .I1(aclk_state[1]),
        .I2(tx_l_r_float_full),
        .I3(s00_axis_tvalid),
        .O(tx_l_r_float_indata[34]));
  LUT4 #(
    .INIT(16'h0200)) 
    txfifo_float_i_31
       (.I0(s00_axis_tdata[33]),
        .I1(aclk_state[1]),
        .I2(tx_l_r_float_full),
        .I3(s00_axis_tvalid),
        .O(tx_l_r_float_indata[33]));
  LUT4 #(
    .INIT(16'h0200)) 
    txfifo_float_i_32
       (.I0(s00_axis_tdata[32]),
        .I1(aclk_state[1]),
        .I2(tx_l_r_float_full),
        .I3(s00_axis_tvalid),
        .O(tx_l_r_float_indata[32]));
  LUT4 #(
    .INIT(16'h0200)) 
    txfifo_float_i_33
       (.I0(s00_axis_tdata[31]),
        .I1(aclk_state[1]),
        .I2(tx_l_r_float_full),
        .I3(s00_axis_tvalid),
        .O(tx_l_r_float_indata[31]));
  LUT4 #(
    .INIT(16'h0200)) 
    txfifo_float_i_34
       (.I0(s00_axis_tdata[30]),
        .I1(aclk_state[1]),
        .I2(tx_l_r_float_full),
        .I3(s00_axis_tvalid),
        .O(tx_l_r_float_indata[30]));
  LUT4 #(
    .INIT(16'h0200)) 
    txfifo_float_i_35
       (.I0(s00_axis_tdata[29]),
        .I1(aclk_state[1]),
        .I2(tx_l_r_float_full),
        .I3(s00_axis_tvalid),
        .O(tx_l_r_float_indata[29]));
  LUT4 #(
    .INIT(16'h0200)) 
    txfifo_float_i_36
       (.I0(s00_axis_tdata[28]),
        .I1(aclk_state[1]),
        .I2(tx_l_r_float_full),
        .I3(s00_axis_tvalid),
        .O(tx_l_r_float_indata[28]));
  LUT4 #(
    .INIT(16'h0200)) 
    txfifo_float_i_37
       (.I0(s00_axis_tdata[27]),
        .I1(aclk_state[1]),
        .I2(tx_l_r_float_full),
        .I3(s00_axis_tvalid),
        .O(tx_l_r_float_indata[27]));
  LUT4 #(
    .INIT(16'h0200)) 
    txfifo_float_i_38
       (.I0(s00_axis_tdata[26]),
        .I1(aclk_state[1]),
        .I2(tx_l_r_float_full),
        .I3(s00_axis_tvalid),
        .O(tx_l_r_float_indata[26]));
  LUT4 #(
    .INIT(16'h0200)) 
    txfifo_float_i_39
       (.I0(s00_axis_tdata[25]),
        .I1(aclk_state[1]),
        .I2(tx_l_r_float_full),
        .I3(s00_axis_tvalid),
        .O(tx_l_r_float_indata[25]));
  LUT4 #(
    .INIT(16'h0200)) 
    txfifo_float_i_4
       (.I0(s00_axis_tdata[60]),
        .I1(aclk_state[1]),
        .I2(tx_l_r_float_full),
        .I3(s00_axis_tvalid),
        .O(tx_l_r_float_indata[60]));
  LUT4 #(
    .INIT(16'h0200)) 
    txfifo_float_i_40
       (.I0(s00_axis_tdata[24]),
        .I1(aclk_state[1]),
        .I2(tx_l_r_float_full),
        .I3(s00_axis_tvalid),
        .O(tx_l_r_float_indata[24]));
  LUT4 #(
    .INIT(16'h0200)) 
    txfifo_float_i_41
       (.I0(s00_axis_tdata[23]),
        .I1(aclk_state[1]),
        .I2(tx_l_r_float_full),
        .I3(s00_axis_tvalid),
        .O(tx_l_r_float_indata[23]));
  LUT4 #(
    .INIT(16'h0200)) 
    txfifo_float_i_42
       (.I0(s00_axis_tdata[22]),
        .I1(aclk_state[1]),
        .I2(tx_l_r_float_full),
        .I3(s00_axis_tvalid),
        .O(tx_l_r_float_indata[22]));
  LUT4 #(
    .INIT(16'h0200)) 
    txfifo_float_i_43
       (.I0(s00_axis_tdata[21]),
        .I1(aclk_state[1]),
        .I2(tx_l_r_float_full),
        .I3(s00_axis_tvalid),
        .O(tx_l_r_float_indata[21]));
  LUT4 #(
    .INIT(16'h0200)) 
    txfifo_float_i_44
       (.I0(s00_axis_tdata[20]),
        .I1(aclk_state[1]),
        .I2(tx_l_r_float_full),
        .I3(s00_axis_tvalid),
        .O(tx_l_r_float_indata[20]));
  LUT4 #(
    .INIT(16'h0200)) 
    txfifo_float_i_45
       (.I0(s00_axis_tdata[19]),
        .I1(aclk_state[1]),
        .I2(tx_l_r_float_full),
        .I3(s00_axis_tvalid),
        .O(tx_l_r_float_indata[19]));
  LUT4 #(
    .INIT(16'h0200)) 
    txfifo_float_i_46
       (.I0(s00_axis_tdata[18]),
        .I1(aclk_state[1]),
        .I2(tx_l_r_float_full),
        .I3(s00_axis_tvalid),
        .O(tx_l_r_float_indata[18]));
  LUT4 #(
    .INIT(16'h0200)) 
    txfifo_float_i_47
       (.I0(s00_axis_tdata[17]),
        .I1(aclk_state[1]),
        .I2(tx_l_r_float_full),
        .I3(s00_axis_tvalid),
        .O(tx_l_r_float_indata[17]));
  LUT4 #(
    .INIT(16'h0200)) 
    txfifo_float_i_48
       (.I0(s00_axis_tdata[16]),
        .I1(aclk_state[1]),
        .I2(tx_l_r_float_full),
        .I3(s00_axis_tvalid),
        .O(tx_l_r_float_indata[16]));
  LUT4 #(
    .INIT(16'h0200)) 
    txfifo_float_i_49
       (.I0(s00_axis_tdata[15]),
        .I1(aclk_state[1]),
        .I2(tx_l_r_float_full),
        .I3(s00_axis_tvalid),
        .O(tx_l_r_float_indata[15]));
  LUT4 #(
    .INIT(16'h0200)) 
    txfifo_float_i_5
       (.I0(s00_axis_tdata[59]),
        .I1(aclk_state[1]),
        .I2(tx_l_r_float_full),
        .I3(s00_axis_tvalid),
        .O(tx_l_r_float_indata[59]));
  LUT4 #(
    .INIT(16'h0200)) 
    txfifo_float_i_50
       (.I0(s00_axis_tdata[14]),
        .I1(aclk_state[1]),
        .I2(tx_l_r_float_full),
        .I3(s00_axis_tvalid),
        .O(tx_l_r_float_indata[14]));
  LUT4 #(
    .INIT(16'h0200)) 
    txfifo_float_i_51
       (.I0(s00_axis_tdata[13]),
        .I1(aclk_state[1]),
        .I2(tx_l_r_float_full),
        .I3(s00_axis_tvalid),
        .O(tx_l_r_float_indata[13]));
  LUT4 #(
    .INIT(16'h0200)) 
    txfifo_float_i_52
       (.I0(s00_axis_tdata[12]),
        .I1(aclk_state[1]),
        .I2(tx_l_r_float_full),
        .I3(s00_axis_tvalid),
        .O(tx_l_r_float_indata[12]));
  LUT4 #(
    .INIT(16'h0200)) 
    txfifo_float_i_53
       (.I0(s00_axis_tdata[11]),
        .I1(aclk_state[1]),
        .I2(tx_l_r_float_full),
        .I3(s00_axis_tvalid),
        .O(tx_l_r_float_indata[11]));
  LUT4 #(
    .INIT(16'h0200)) 
    txfifo_float_i_54
       (.I0(s00_axis_tdata[10]),
        .I1(aclk_state[1]),
        .I2(tx_l_r_float_full),
        .I3(s00_axis_tvalid),
        .O(tx_l_r_float_indata[10]));
  LUT4 #(
    .INIT(16'h0200)) 
    txfifo_float_i_55
       (.I0(s00_axis_tdata[9]),
        .I1(aclk_state[1]),
        .I2(tx_l_r_float_full),
        .I3(s00_axis_tvalid),
        .O(tx_l_r_float_indata[9]));
  LUT4 #(
    .INIT(16'h0200)) 
    txfifo_float_i_56
       (.I0(s00_axis_tdata[8]),
        .I1(aclk_state[1]),
        .I2(tx_l_r_float_full),
        .I3(s00_axis_tvalid),
        .O(tx_l_r_float_indata[8]));
  LUT4 #(
    .INIT(16'h0200)) 
    txfifo_float_i_57
       (.I0(s00_axis_tdata[7]),
        .I1(aclk_state[1]),
        .I2(tx_l_r_float_full),
        .I3(s00_axis_tvalid),
        .O(tx_l_r_float_indata[7]));
  LUT4 #(
    .INIT(16'h0200)) 
    txfifo_float_i_58
       (.I0(s00_axis_tdata[6]),
        .I1(aclk_state[1]),
        .I2(tx_l_r_float_full),
        .I3(s00_axis_tvalid),
        .O(tx_l_r_float_indata[6]));
  LUT4 #(
    .INIT(16'h0200)) 
    txfifo_float_i_59
       (.I0(s00_axis_tdata[5]),
        .I1(aclk_state[1]),
        .I2(tx_l_r_float_full),
        .I3(s00_axis_tvalid),
        .O(tx_l_r_float_indata[5]));
  LUT4 #(
    .INIT(16'h0200)) 
    txfifo_float_i_6
       (.I0(s00_axis_tdata[58]),
        .I1(aclk_state[1]),
        .I2(tx_l_r_float_full),
        .I3(s00_axis_tvalid),
        .O(tx_l_r_float_indata[58]));
  LUT4 #(
    .INIT(16'h0200)) 
    txfifo_float_i_60
       (.I0(s00_axis_tdata[4]),
        .I1(aclk_state[1]),
        .I2(tx_l_r_float_full),
        .I3(s00_axis_tvalid),
        .O(tx_l_r_float_indata[4]));
  LUT4 #(
    .INIT(16'h0200)) 
    txfifo_float_i_61
       (.I0(s00_axis_tdata[3]),
        .I1(aclk_state[1]),
        .I2(tx_l_r_float_full),
        .I3(s00_axis_tvalid),
        .O(tx_l_r_float_indata[3]));
  LUT4 #(
    .INIT(16'h0200)) 
    txfifo_float_i_62
       (.I0(s00_axis_tdata[2]),
        .I1(aclk_state[1]),
        .I2(tx_l_r_float_full),
        .I3(s00_axis_tvalid),
        .O(tx_l_r_float_indata[2]));
  LUT4 #(
    .INIT(16'h0200)) 
    txfifo_float_i_63
       (.I0(s00_axis_tdata[1]),
        .I1(aclk_state[1]),
        .I2(tx_l_r_float_full),
        .I3(s00_axis_tvalid),
        .O(tx_l_r_float_indata[1]));
  LUT4 #(
    .INIT(16'h0200)) 
    txfifo_float_i_64
       (.I0(s00_axis_tdata[0]),
        .I1(aclk_state[1]),
        .I2(tx_l_r_float_full),
        .I3(s00_axis_tvalid),
        .O(tx_l_r_float_indata[0]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'h02)) 
    txfifo_float_i_65
       (.I0(s00_axis_tvalid),
        .I1(tx_l_r_float_full),
        .I2(aclk_state[1]),
        .O(txfifo_float_i_65_n_0));
  LUT4 #(
    .INIT(16'h0200)) 
    txfifo_float_i_7
       (.I0(s00_axis_tdata[57]),
        .I1(aclk_state[1]),
        .I2(tx_l_r_float_full),
        .I3(s00_axis_tvalid),
        .O(tx_l_r_float_indata[57]));
  LUT4 #(
    .INIT(16'h0200)) 
    txfifo_float_i_8
       (.I0(s00_axis_tdata[56]),
        .I1(aclk_state[1]),
        .I2(tx_l_r_float_full),
        .I3(s00_axis_tvalid),
        .O(tx_l_r_float_indata[56]));
  LUT4 #(
    .INIT(16'h0200)) 
    txfifo_float_i_9
       (.I0(s00_axis_tdata[55]),
        .I1(aclk_state[1]),
        .I2(tx_l_r_float_full),
        .I3(s00_axis_tvalid),
        .O(tx_l_r_float_indata[55]));
  LUT1 #(
    .INIT(2'h1)) 
    \write_pointer[0]_i_1 
       (.I0(write_pointer_reg[0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \write_pointer[1]_i_1 
       (.I0(write_pointer_reg[0]),
        .I1(write_pointer_reg[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \write_pointer[2]_i_1 
       (.I0(write_pointer_reg[0]),
        .I1(write_pointer_reg[1]),
        .I2(write_pointer_reg[2]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \write_pointer[3]_i_1 
       (.I0(write_pointer_reg[3]),
        .I1(write_pointer_reg[0]),
        .I2(write_pointer_reg[1]),
        .I3(write_pointer_reg[2]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \write_pointer[4]_i_1 
       (.I0(write_pointer_reg[4]),
        .I1(write_pointer_reg[1]),
        .I2(write_pointer_reg[0]),
        .I3(write_pointer_reg[3]),
        .I4(write_pointer_reg[2]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \write_pointer[5]_i_1 
       (.I0(write_pointer_reg[5]),
        .I1(write_pointer_reg[1]),
        .I2(write_pointer_reg[0]),
        .I3(write_pointer_reg[3]),
        .I4(write_pointer_reg[2]),
        .I5(write_pointer_reg[4]),
        .O(p_0_in__1[5]));
  LUT3 #(
    .INIT(8'h6A)) 
    \write_pointer[6]_i_1 
       (.I0(write_pointer_reg[6]),
        .I1(\write_pointer[9]_i_4_n_0 ),
        .I2(write_pointer_reg[5]),
        .O(p_0_in__1[6]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \write_pointer[7]_i_1 
       (.I0(write_pointer_reg[7]),
        .I1(write_pointer_reg[5]),
        .I2(\write_pointer[9]_i_4_n_0 ),
        .I3(write_pointer_reg[6]),
        .O(p_0_in__1[7]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \write_pointer[8]_i_1 
       (.I0(write_pointer_reg[8]),
        .I1(write_pointer_reg[6]),
        .I2(\write_pointer[9]_i_4_n_0 ),
        .I3(write_pointer_reg[5]),
        .I4(write_pointer_reg[7]),
        .O(p_0_in__1[8]));
  LUT4 #(
    .INIT(16'h40FF)) 
    \write_pointer[9]_i_1 
       (.I0(tx_l_r_float_full),
        .I1(s00_axis_tvalid),
        .I2(s00_axis_tlast),
        .I3(s00_axis_aresetn),
        .O(\write_pointer[9]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \write_pointer[9]_i_2 
       (.I0(s00_axis_tvalid),
        .I1(tx_l_r_float_full),
        .O(p_4_in));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \write_pointer[9]_i_3 
       (.I0(write_pointer_reg[9]),
        .I1(write_pointer_reg[6]),
        .I2(\write_pointer[9]_i_4_n_0 ),
        .I3(write_pointer_reg[5]),
        .I4(write_pointer_reg[7]),
        .I5(write_pointer_reg[8]),
        .O(p_0_in__1[9]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \write_pointer[9]_i_4 
       (.I0(write_pointer_reg[4]),
        .I1(write_pointer_reg[2]),
        .I2(write_pointer_reg[3]),
        .I3(write_pointer_reg[0]),
        .I4(write_pointer_reg[1]),
        .O(\write_pointer[9]_i_4_n_0 ));
  FDRE \write_pointer_reg[0] 
       (.C(s00_axis_aclk),
        .CE(p_4_in),
        .D(p_0_in__1[0]),
        .Q(write_pointer_reg[0]),
        .R(\write_pointer[9]_i_1_n_0 ));
  FDRE \write_pointer_reg[1] 
       (.C(s00_axis_aclk),
        .CE(p_4_in),
        .D(p_0_in__1[1]),
        .Q(write_pointer_reg[1]),
        .R(\write_pointer[9]_i_1_n_0 ));
  FDRE \write_pointer_reg[2] 
       (.C(s00_axis_aclk),
        .CE(p_4_in),
        .D(p_0_in__1[2]),
        .Q(write_pointer_reg[2]),
        .R(\write_pointer[9]_i_1_n_0 ));
  FDRE \write_pointer_reg[3] 
       (.C(s00_axis_aclk),
        .CE(p_4_in),
        .D(p_0_in__1[3]),
        .Q(write_pointer_reg[3]),
        .R(\write_pointer[9]_i_1_n_0 ));
  FDRE \write_pointer_reg[4] 
       (.C(s00_axis_aclk),
        .CE(p_4_in),
        .D(p_0_in__1[4]),
        .Q(write_pointer_reg[4]),
        .R(\write_pointer[9]_i_1_n_0 ));
  FDRE \write_pointer_reg[5] 
       (.C(s00_axis_aclk),
        .CE(p_4_in),
        .D(p_0_in__1[5]),
        .Q(write_pointer_reg[5]),
        .R(\write_pointer[9]_i_1_n_0 ));
  FDRE \write_pointer_reg[6] 
       (.C(s00_axis_aclk),
        .CE(p_4_in),
        .D(p_0_in__1[6]),
        .Q(write_pointer_reg[6]),
        .R(\write_pointer[9]_i_1_n_0 ));
  FDRE \write_pointer_reg[7] 
       (.C(s00_axis_aclk),
        .CE(p_4_in),
        .D(p_0_in__1[7]),
        .Q(write_pointer_reg[7]),
        .R(\write_pointer[9]_i_1_n_0 ));
  FDRE \write_pointer_reg[8] 
       (.C(s00_axis_aclk),
        .CE(p_4_in),
        .D(p_0_in__1[8]),
        .Q(write_pointer_reg[8]),
        .R(\write_pointer[9]_i_1_n_0 ));
  FDRE \write_pointer_reg[9] 
       (.C(s00_axis_aclk),
        .CE(p_4_in),
        .D(p_0_in__1[9]),
        .Q(write_pointer_reg[9]),
        .R(\write_pointer[9]_i_1_n_0 ));
endmodule

(* ORIG_REF_NAME = "audio_fifo2stream_v1_0_S_AXI_CONFIG" *) 
module effects_loop_audio_fifo2stream_v2_0_0_audio_fifo2stream_v1_0_S_AXI_CONFIG
   (axi_awready_reg_0,
    axi_wready_reg_0,
    axi_arready_reg_0,
    s_axi_config_bvalid,
    s_axi_config_rvalid,
    wr_en,
    Q,
    s_axi_config_rdata,
    s_axi_config_aclk,
    VALID,
    s_axi_config_aresetn,
    s_axi_config_awvalid,
    s_axi_config_wvalid,
    s_axi_config_bready,
    s_axi_config_arvalid,
    s_axi_config_rready,
    s_axi_config_awaddr,
    s_axi_config_wdata,
    s_axi_config_araddr,
    s_axi_config_wstrb);
  output axi_awready_reg_0;
  output axi_wready_reg_0;
  output axi_arready_reg_0;
  output s_axi_config_bvalid;
  output s_axi_config_rvalid;
  output wr_en;
  output [0:0]Q;
  output [31:0]s_axi_config_rdata;
  input s_axi_config_aclk;
  input VALID;
  input s_axi_config_aresetn;
  input s_axi_config_awvalid;
  input s_axi_config_wvalid;
  input s_axi_config_bready;
  input s_axi_config_arvalid;
  input s_axi_config_rready;
  input [2:0]s_axi_config_awaddr;
  input [31:0]s_axi_config_wdata;
  input [2:0]s_axi_config_araddr;
  input [3:0]s_axi_config_wstrb;

  wire [0:0]Q;
  wire VALID;
  wire aw_en_i_1_n_0;
  wire aw_en_reg_n_0;
  wire \axi_araddr[2]_i_1_n_0 ;
  wire \axi_araddr[3]_i_1_n_0 ;
  wire \axi_araddr[4]_i_1_n_0 ;
  wire axi_arready0;
  wire axi_arready_reg_0;
  wire \axi_awaddr[2]_i_1_n_0 ;
  wire \axi_awaddr[3]_i_1_n_0 ;
  wire \axi_awaddr[4]_i_1_n_0 ;
  wire axi_awready0;
  wire axi_awready_i_1_n_0;
  wire axi_awready_reg_0;
  wire axi_bvalid_i_1_n_0;
  wire \axi_rdata[0]_i_2_n_0 ;
  wire \axi_rdata[0]_i_3_n_0 ;
  wire \axi_rdata[10]_i_2_n_0 ;
  wire \axi_rdata[10]_i_3_n_0 ;
  wire \axi_rdata[11]_i_2_n_0 ;
  wire \axi_rdata[11]_i_3_n_0 ;
  wire \axi_rdata[12]_i_2_n_0 ;
  wire \axi_rdata[12]_i_3_n_0 ;
  wire \axi_rdata[13]_i_2_n_0 ;
  wire \axi_rdata[13]_i_3_n_0 ;
  wire \axi_rdata[14]_i_2_n_0 ;
  wire \axi_rdata[14]_i_3_n_0 ;
  wire \axi_rdata[15]_i_2_n_0 ;
  wire \axi_rdata[15]_i_3_n_0 ;
  wire \axi_rdata[16]_i_2_n_0 ;
  wire \axi_rdata[16]_i_3_n_0 ;
  wire \axi_rdata[17]_i_2_n_0 ;
  wire \axi_rdata[17]_i_3_n_0 ;
  wire \axi_rdata[18]_i_2_n_0 ;
  wire \axi_rdata[18]_i_3_n_0 ;
  wire \axi_rdata[19]_i_2_n_0 ;
  wire \axi_rdata[19]_i_3_n_0 ;
  wire \axi_rdata[1]_i_2_n_0 ;
  wire \axi_rdata[1]_i_3_n_0 ;
  wire \axi_rdata[20]_i_2_n_0 ;
  wire \axi_rdata[20]_i_3_n_0 ;
  wire \axi_rdata[21]_i_2_n_0 ;
  wire \axi_rdata[21]_i_3_n_0 ;
  wire \axi_rdata[22]_i_2_n_0 ;
  wire \axi_rdata[22]_i_3_n_0 ;
  wire \axi_rdata[23]_i_2_n_0 ;
  wire \axi_rdata[23]_i_3_n_0 ;
  wire \axi_rdata[24]_i_2_n_0 ;
  wire \axi_rdata[24]_i_3_n_0 ;
  wire \axi_rdata[25]_i_2_n_0 ;
  wire \axi_rdata[25]_i_3_n_0 ;
  wire \axi_rdata[26]_i_2_n_0 ;
  wire \axi_rdata[26]_i_3_n_0 ;
  wire \axi_rdata[27]_i_2_n_0 ;
  wire \axi_rdata[27]_i_3_n_0 ;
  wire \axi_rdata[28]_i_2_n_0 ;
  wire \axi_rdata[28]_i_3_n_0 ;
  wire \axi_rdata[29]_i_2_n_0 ;
  wire \axi_rdata[29]_i_3_n_0 ;
  wire \axi_rdata[2]_i_2_n_0 ;
  wire \axi_rdata[2]_i_3_n_0 ;
  wire \axi_rdata[30]_i_2_n_0 ;
  wire \axi_rdata[30]_i_3_n_0 ;
  wire \axi_rdata[31]_i_2_n_0 ;
  wire \axi_rdata[31]_i_3_n_0 ;
  wire \axi_rdata[3]_i_2_n_0 ;
  wire \axi_rdata[3]_i_3_n_0 ;
  wire \axi_rdata[4]_i_2_n_0 ;
  wire \axi_rdata[4]_i_3_n_0 ;
  wire \axi_rdata[5]_i_2_n_0 ;
  wire \axi_rdata[5]_i_3_n_0 ;
  wire \axi_rdata[6]_i_2_n_0 ;
  wire \axi_rdata[6]_i_3_n_0 ;
  wire \axi_rdata[7]_i_2_n_0 ;
  wire \axi_rdata[7]_i_3_n_0 ;
  wire \axi_rdata[8]_i_2_n_0 ;
  wire \axi_rdata[8]_i_3_n_0 ;
  wire \axi_rdata[9]_i_2_n_0 ;
  wire \axi_rdata[9]_i_3_n_0 ;
  wire axi_rvalid_i_1_n_0;
  wire axi_wready0;
  wire axi_wready_reg_0;
  wire [2:0]p_0_in;
  wire [31:0]reg_data_out;
  wire rxfifo_en;
  wire s_axi_config_aclk;
  wire [2:0]s_axi_config_araddr;
  wire s_axi_config_aresetn;
  wire s_axi_config_arvalid;
  wire [2:0]s_axi_config_awaddr;
  wire s_axi_config_awvalid;
  wire s_axi_config_bready;
  wire s_axi_config_bvalid;
  wire [31:0]s_axi_config_rdata;
  wire s_axi_config_rready;
  wire s_axi_config_rvalid;
  wire [31:0]s_axi_config_wdata;
  wire [3:0]s_axi_config_wstrb;
  wire s_axi_config_wvalid;
  wire [2:0]sel0;
  wire \slv_reg0[15]_i_1_n_0 ;
  wire \slv_reg0[23]_i_1_n_0 ;
  wire \slv_reg0[31]_i_1_n_0 ;
  wire \slv_reg0[7]_i_1_n_0 ;
  wire \slv_reg0_reg_n_0_[10] ;
  wire \slv_reg0_reg_n_0_[11] ;
  wire \slv_reg0_reg_n_0_[12] ;
  wire \slv_reg0_reg_n_0_[13] ;
  wire \slv_reg0_reg_n_0_[14] ;
  wire \slv_reg0_reg_n_0_[15] ;
  wire \slv_reg0_reg_n_0_[16] ;
  wire \slv_reg0_reg_n_0_[17] ;
  wire \slv_reg0_reg_n_0_[18] ;
  wire \slv_reg0_reg_n_0_[19] ;
  wire \slv_reg0_reg_n_0_[20] ;
  wire \slv_reg0_reg_n_0_[21] ;
  wire \slv_reg0_reg_n_0_[22] ;
  wire \slv_reg0_reg_n_0_[23] ;
  wire \slv_reg0_reg_n_0_[24] ;
  wire \slv_reg0_reg_n_0_[25] ;
  wire \slv_reg0_reg_n_0_[26] ;
  wire \slv_reg0_reg_n_0_[27] ;
  wire \slv_reg0_reg_n_0_[28] ;
  wire \slv_reg0_reg_n_0_[29] ;
  wire \slv_reg0_reg_n_0_[2] ;
  wire \slv_reg0_reg_n_0_[30] ;
  wire \slv_reg0_reg_n_0_[31] ;
  wire \slv_reg0_reg_n_0_[3] ;
  wire \slv_reg0_reg_n_0_[4] ;
  wire \slv_reg0_reg_n_0_[5] ;
  wire \slv_reg0_reg_n_0_[6] ;
  wire \slv_reg0_reg_n_0_[7] ;
  wire \slv_reg0_reg_n_0_[8] ;
  wire \slv_reg0_reg_n_0_[9] ;
  wire [31:0]slv_reg1;
  wire \slv_reg1[15]_i_1_n_0 ;
  wire \slv_reg1[23]_i_1_n_0 ;
  wire \slv_reg1[31]_i_1_n_0 ;
  wire \slv_reg1[7]_i_1_n_0 ;
  wire [31:0]slv_reg2;
  wire \slv_reg2[15]_i_1_n_0 ;
  wire \slv_reg2[23]_i_1_n_0 ;
  wire \slv_reg2[31]_i_1_n_0 ;
  wire \slv_reg2[7]_i_1_n_0 ;
  wire [31:0]slv_reg3;
  wire \slv_reg3[15]_i_1_n_0 ;
  wire \slv_reg3[23]_i_1_n_0 ;
  wire \slv_reg3[31]_i_1_n_0 ;
  wire \slv_reg3[7]_i_1_n_0 ;
  wire [31:0]slv_reg4;
  wire \slv_reg4[15]_i_1_n_0 ;
  wire \slv_reg4[23]_i_1_n_0 ;
  wire \slv_reg4[31]_i_1_n_0 ;
  wire \slv_reg4[7]_i_1_n_0 ;
  wire [31:0]slv_reg5;
  wire \slv_reg5[15]_i_1_n_0 ;
  wire \slv_reg5[23]_i_1_n_0 ;
  wire \slv_reg5[31]_i_1_n_0 ;
  wire \slv_reg5[7]_i_1_n_0 ;
  wire [31:0]slv_reg6;
  wire \slv_reg6[15]_i_1_n_0 ;
  wire \slv_reg6[23]_i_1_n_0 ;
  wire \slv_reg6[31]_i_1_n_0 ;
  wire \slv_reg6[7]_i_1_n_0 ;
  wire [31:0]slv_reg7;
  wire \slv_reg7[15]_i_1_n_0 ;
  wire \slv_reg7[23]_i_1_n_0 ;
  wire \slv_reg7[31]_i_1_n_0 ;
  wire \slv_reg7[7]_i_1_n_0 ;
  wire slv_reg_rden__0;
  wire slv_reg_wren__0;
  wire wr_en;

  LUT6 #(
    .INIT(64'hF7FFC4CCC4CCC4CC)) 
    aw_en_i_1
       (.I0(s_axi_config_awvalid),
        .I1(aw_en_reg_n_0),
        .I2(axi_awready_reg_0),
        .I3(s_axi_config_wvalid),
        .I4(s_axi_config_bready),
        .I5(s_axi_config_bvalid),
        .O(aw_en_i_1_n_0));
  FDSE aw_en_reg
       (.C(s_axi_config_aclk),
        .CE(1'b1),
        .D(aw_en_i_1_n_0),
        .Q(aw_en_reg_n_0),
        .S(axi_awready_i_1_n_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_araddr[2]_i_1 
       (.I0(s_axi_config_araddr[0]),
        .I1(s_axi_config_arvalid),
        .I2(axi_arready_reg_0),
        .I3(sel0[0]),
        .O(\axi_araddr[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_araddr[3]_i_1 
       (.I0(s_axi_config_araddr[1]),
        .I1(s_axi_config_arvalid),
        .I2(axi_arready_reg_0),
        .I3(sel0[1]),
        .O(\axi_araddr[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \axi_araddr[4]_i_1 
       (.I0(s_axi_config_araddr[2]),
        .I1(s_axi_config_arvalid),
        .I2(axi_arready_reg_0),
        .I3(sel0[2]),
        .O(\axi_araddr[4]_i_1_n_0 ));
  FDRE \axi_araddr_reg[2] 
       (.C(s_axi_config_aclk),
        .CE(1'b1),
        .D(\axi_araddr[2]_i_1_n_0 ),
        .Q(sel0[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_araddr_reg[3] 
       (.C(s_axi_config_aclk),
        .CE(1'b1),
        .D(\axi_araddr[3]_i_1_n_0 ),
        .Q(sel0[1]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_araddr_reg[4] 
       (.C(s_axi_config_aclk),
        .CE(1'b1),
        .D(\axi_araddr[4]_i_1_n_0 ),
        .Q(sel0[2]),
        .R(axi_awready_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h2)) 
    axi_arready_i_1
       (.I0(s_axi_config_arvalid),
        .I1(axi_arready_reg_0),
        .O(axi_arready0));
  FDRE axi_arready_reg
       (.C(s_axi_config_aclk),
        .CE(1'b1),
        .D(axi_arready0),
        .Q(axi_arready_reg_0),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \axi_awaddr[2]_i_1 
       (.I0(s_axi_config_awaddr[0]),
        .I1(s_axi_config_wvalid),
        .I2(axi_awready_reg_0),
        .I3(aw_en_reg_n_0),
        .I4(s_axi_config_awvalid),
        .I5(p_0_in[0]),
        .O(\axi_awaddr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \axi_awaddr[3]_i_1 
       (.I0(s_axi_config_awaddr[1]),
        .I1(s_axi_config_wvalid),
        .I2(axi_awready_reg_0),
        .I3(aw_en_reg_n_0),
        .I4(s_axi_config_awvalid),
        .I5(p_0_in[1]),
        .O(\axi_awaddr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \axi_awaddr[4]_i_1 
       (.I0(s_axi_config_awaddr[2]),
        .I1(s_axi_config_wvalid),
        .I2(axi_awready_reg_0),
        .I3(aw_en_reg_n_0),
        .I4(s_axi_config_awvalid),
        .I5(p_0_in[2]),
        .O(\axi_awaddr[4]_i_1_n_0 ));
  FDRE \axi_awaddr_reg[2] 
       (.C(s_axi_config_aclk),
        .CE(1'b1),
        .D(\axi_awaddr[2]_i_1_n_0 ),
        .Q(p_0_in[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_awaddr_reg[3] 
       (.C(s_axi_config_aclk),
        .CE(1'b1),
        .D(\axi_awaddr[3]_i_1_n_0 ),
        .Q(p_0_in[1]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_awaddr_reg[4] 
       (.C(s_axi_config_aclk),
        .CE(1'b1),
        .D(\axi_awaddr[4]_i_1_n_0 ),
        .Q(p_0_in[2]),
        .R(axi_awready_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    axi_awready_i_1
       (.I0(s_axi_config_aresetn),
        .O(axi_awready_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    axi_awready_i_2
       (.I0(s_axi_config_wvalid),
        .I1(axi_awready_reg_0),
        .I2(aw_en_reg_n_0),
        .I3(s_axi_config_awvalid),
        .O(axi_awready0));
  FDRE axi_awready_reg
       (.C(s_axi_config_aclk),
        .CE(1'b1),
        .D(axi_awready0),
        .Q(axi_awready_reg_0),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000FFFF80008000)) 
    axi_bvalid_i_1
       (.I0(s_axi_config_awvalid),
        .I1(s_axi_config_wvalid),
        .I2(axi_awready_reg_0),
        .I3(axi_wready_reg_0),
        .I4(s_axi_config_bready),
        .I5(s_axi_config_bvalid),
        .O(axi_bvalid_i_1_n_0));
  FDRE axi_bvalid_reg
       (.C(s_axi_config_aclk),
        .CE(1'b1),
        .D(axi_bvalid_i_1_n_0),
        .Q(s_axi_config_bvalid),
        .R(axi_awready_i_1_n_0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_2 
       (.I0(slv_reg3[0]),
        .I1(slv_reg2[0]),
        .I2(sel0[1]),
        .I3(slv_reg1[0]),
        .I4(sel0[0]),
        .I5(rxfifo_en),
        .O(\axi_rdata[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_3 
       (.I0(slv_reg7[0]),
        .I1(slv_reg6[0]),
        .I2(sel0[1]),
        .I3(slv_reg5[0]),
        .I4(sel0[0]),
        .I5(slv_reg4[0]),
        .O(\axi_rdata[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_2 
       (.I0(slv_reg3[10]),
        .I1(slv_reg2[10]),
        .I2(sel0[1]),
        .I3(slv_reg1[10]),
        .I4(sel0[0]),
        .I5(\slv_reg0_reg_n_0_[10] ),
        .O(\axi_rdata[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_3 
       (.I0(slv_reg7[10]),
        .I1(slv_reg6[10]),
        .I2(sel0[1]),
        .I3(slv_reg5[10]),
        .I4(sel0[0]),
        .I5(slv_reg4[10]),
        .O(\axi_rdata[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_2 
       (.I0(slv_reg3[11]),
        .I1(slv_reg2[11]),
        .I2(sel0[1]),
        .I3(slv_reg1[11]),
        .I4(sel0[0]),
        .I5(\slv_reg0_reg_n_0_[11] ),
        .O(\axi_rdata[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_3 
       (.I0(slv_reg7[11]),
        .I1(slv_reg6[11]),
        .I2(sel0[1]),
        .I3(slv_reg5[11]),
        .I4(sel0[0]),
        .I5(slv_reg4[11]),
        .O(\axi_rdata[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_2 
       (.I0(slv_reg3[12]),
        .I1(slv_reg2[12]),
        .I2(sel0[1]),
        .I3(slv_reg1[12]),
        .I4(sel0[0]),
        .I5(\slv_reg0_reg_n_0_[12] ),
        .O(\axi_rdata[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_3 
       (.I0(slv_reg7[12]),
        .I1(slv_reg6[12]),
        .I2(sel0[1]),
        .I3(slv_reg5[12]),
        .I4(sel0[0]),
        .I5(slv_reg4[12]),
        .O(\axi_rdata[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[13]_i_2 
       (.I0(slv_reg3[13]),
        .I1(slv_reg2[13]),
        .I2(sel0[1]),
        .I3(slv_reg1[13]),
        .I4(sel0[0]),
        .I5(\slv_reg0_reg_n_0_[13] ),
        .O(\axi_rdata[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[13]_i_3 
       (.I0(slv_reg7[13]),
        .I1(slv_reg6[13]),
        .I2(sel0[1]),
        .I3(slv_reg5[13]),
        .I4(sel0[0]),
        .I5(slv_reg4[13]),
        .O(\axi_rdata[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[14]_i_2 
       (.I0(slv_reg3[14]),
        .I1(slv_reg2[14]),
        .I2(sel0[1]),
        .I3(slv_reg1[14]),
        .I4(sel0[0]),
        .I5(\slv_reg0_reg_n_0_[14] ),
        .O(\axi_rdata[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[14]_i_3 
       (.I0(slv_reg7[14]),
        .I1(slv_reg6[14]),
        .I2(sel0[1]),
        .I3(slv_reg5[14]),
        .I4(sel0[0]),
        .I5(slv_reg4[14]),
        .O(\axi_rdata[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[15]_i_2 
       (.I0(slv_reg3[15]),
        .I1(slv_reg2[15]),
        .I2(sel0[1]),
        .I3(slv_reg1[15]),
        .I4(sel0[0]),
        .I5(\slv_reg0_reg_n_0_[15] ),
        .O(\axi_rdata[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[15]_i_3 
       (.I0(slv_reg7[15]),
        .I1(slv_reg6[15]),
        .I2(sel0[1]),
        .I3(slv_reg5[15]),
        .I4(sel0[0]),
        .I5(slv_reg4[15]),
        .O(\axi_rdata[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[16]_i_2 
       (.I0(slv_reg3[16]),
        .I1(slv_reg2[16]),
        .I2(sel0[1]),
        .I3(slv_reg1[16]),
        .I4(sel0[0]),
        .I5(\slv_reg0_reg_n_0_[16] ),
        .O(\axi_rdata[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[16]_i_3 
       (.I0(slv_reg7[16]),
        .I1(slv_reg6[16]),
        .I2(sel0[1]),
        .I3(slv_reg5[16]),
        .I4(sel0[0]),
        .I5(slv_reg4[16]),
        .O(\axi_rdata[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[17]_i_2 
       (.I0(slv_reg3[17]),
        .I1(slv_reg2[17]),
        .I2(sel0[1]),
        .I3(slv_reg1[17]),
        .I4(sel0[0]),
        .I5(\slv_reg0_reg_n_0_[17] ),
        .O(\axi_rdata[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[17]_i_3 
       (.I0(slv_reg7[17]),
        .I1(slv_reg6[17]),
        .I2(sel0[1]),
        .I3(slv_reg5[17]),
        .I4(sel0[0]),
        .I5(slv_reg4[17]),
        .O(\axi_rdata[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[18]_i_2 
       (.I0(slv_reg3[18]),
        .I1(slv_reg2[18]),
        .I2(sel0[1]),
        .I3(slv_reg1[18]),
        .I4(sel0[0]),
        .I5(\slv_reg0_reg_n_0_[18] ),
        .O(\axi_rdata[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[18]_i_3 
       (.I0(slv_reg7[18]),
        .I1(slv_reg6[18]),
        .I2(sel0[1]),
        .I3(slv_reg5[18]),
        .I4(sel0[0]),
        .I5(slv_reg4[18]),
        .O(\axi_rdata[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[19]_i_2 
       (.I0(slv_reg3[19]),
        .I1(slv_reg2[19]),
        .I2(sel0[1]),
        .I3(slv_reg1[19]),
        .I4(sel0[0]),
        .I5(\slv_reg0_reg_n_0_[19] ),
        .O(\axi_rdata[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[19]_i_3 
       (.I0(slv_reg7[19]),
        .I1(slv_reg6[19]),
        .I2(sel0[1]),
        .I3(slv_reg5[19]),
        .I4(sel0[0]),
        .I5(slv_reg4[19]),
        .O(\axi_rdata[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_2 
       (.I0(slv_reg3[1]),
        .I1(slv_reg2[1]),
        .I2(sel0[1]),
        .I3(slv_reg1[1]),
        .I4(sel0[0]),
        .I5(Q),
        .O(\axi_rdata[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_3 
       (.I0(slv_reg7[1]),
        .I1(slv_reg6[1]),
        .I2(sel0[1]),
        .I3(slv_reg5[1]),
        .I4(sel0[0]),
        .I5(slv_reg4[1]),
        .O(\axi_rdata[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[20]_i_2 
       (.I0(slv_reg3[20]),
        .I1(slv_reg2[20]),
        .I2(sel0[1]),
        .I3(slv_reg1[20]),
        .I4(sel0[0]),
        .I5(\slv_reg0_reg_n_0_[20] ),
        .O(\axi_rdata[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[20]_i_3 
       (.I0(slv_reg7[20]),
        .I1(slv_reg6[20]),
        .I2(sel0[1]),
        .I3(slv_reg5[20]),
        .I4(sel0[0]),
        .I5(slv_reg4[20]),
        .O(\axi_rdata[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[21]_i_2 
       (.I0(slv_reg3[21]),
        .I1(slv_reg2[21]),
        .I2(sel0[1]),
        .I3(slv_reg1[21]),
        .I4(sel0[0]),
        .I5(\slv_reg0_reg_n_0_[21] ),
        .O(\axi_rdata[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[21]_i_3 
       (.I0(slv_reg7[21]),
        .I1(slv_reg6[21]),
        .I2(sel0[1]),
        .I3(slv_reg5[21]),
        .I4(sel0[0]),
        .I5(slv_reg4[21]),
        .O(\axi_rdata[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[22]_i_2 
       (.I0(slv_reg3[22]),
        .I1(slv_reg2[22]),
        .I2(sel0[1]),
        .I3(slv_reg1[22]),
        .I4(sel0[0]),
        .I5(\slv_reg0_reg_n_0_[22] ),
        .O(\axi_rdata[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[22]_i_3 
       (.I0(slv_reg7[22]),
        .I1(slv_reg6[22]),
        .I2(sel0[1]),
        .I3(slv_reg5[22]),
        .I4(sel0[0]),
        .I5(slv_reg4[22]),
        .O(\axi_rdata[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[23]_i_2 
       (.I0(slv_reg3[23]),
        .I1(slv_reg2[23]),
        .I2(sel0[1]),
        .I3(slv_reg1[23]),
        .I4(sel0[0]),
        .I5(\slv_reg0_reg_n_0_[23] ),
        .O(\axi_rdata[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[23]_i_3 
       (.I0(slv_reg7[23]),
        .I1(slv_reg6[23]),
        .I2(sel0[1]),
        .I3(slv_reg5[23]),
        .I4(sel0[0]),
        .I5(slv_reg4[23]),
        .O(\axi_rdata[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[24]_i_2 
       (.I0(slv_reg3[24]),
        .I1(slv_reg2[24]),
        .I2(sel0[1]),
        .I3(slv_reg1[24]),
        .I4(sel0[0]),
        .I5(\slv_reg0_reg_n_0_[24] ),
        .O(\axi_rdata[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[24]_i_3 
       (.I0(slv_reg7[24]),
        .I1(slv_reg6[24]),
        .I2(sel0[1]),
        .I3(slv_reg5[24]),
        .I4(sel0[0]),
        .I5(slv_reg4[24]),
        .O(\axi_rdata[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[25]_i_2 
       (.I0(slv_reg3[25]),
        .I1(slv_reg2[25]),
        .I2(sel0[1]),
        .I3(slv_reg1[25]),
        .I4(sel0[0]),
        .I5(\slv_reg0_reg_n_0_[25] ),
        .O(\axi_rdata[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[25]_i_3 
       (.I0(slv_reg7[25]),
        .I1(slv_reg6[25]),
        .I2(sel0[1]),
        .I3(slv_reg5[25]),
        .I4(sel0[0]),
        .I5(slv_reg4[25]),
        .O(\axi_rdata[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[26]_i_2 
       (.I0(slv_reg3[26]),
        .I1(slv_reg2[26]),
        .I2(sel0[1]),
        .I3(slv_reg1[26]),
        .I4(sel0[0]),
        .I5(\slv_reg0_reg_n_0_[26] ),
        .O(\axi_rdata[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[26]_i_3 
       (.I0(slv_reg7[26]),
        .I1(slv_reg6[26]),
        .I2(sel0[1]),
        .I3(slv_reg5[26]),
        .I4(sel0[0]),
        .I5(slv_reg4[26]),
        .O(\axi_rdata[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[27]_i_2 
       (.I0(slv_reg3[27]),
        .I1(slv_reg2[27]),
        .I2(sel0[1]),
        .I3(slv_reg1[27]),
        .I4(sel0[0]),
        .I5(\slv_reg0_reg_n_0_[27] ),
        .O(\axi_rdata[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[27]_i_3 
       (.I0(slv_reg7[27]),
        .I1(slv_reg6[27]),
        .I2(sel0[1]),
        .I3(slv_reg5[27]),
        .I4(sel0[0]),
        .I5(slv_reg4[27]),
        .O(\axi_rdata[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[28]_i_2 
       (.I0(slv_reg3[28]),
        .I1(slv_reg2[28]),
        .I2(sel0[1]),
        .I3(slv_reg1[28]),
        .I4(sel0[0]),
        .I5(\slv_reg0_reg_n_0_[28] ),
        .O(\axi_rdata[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[28]_i_3 
       (.I0(slv_reg7[28]),
        .I1(slv_reg6[28]),
        .I2(sel0[1]),
        .I3(slv_reg5[28]),
        .I4(sel0[0]),
        .I5(slv_reg4[28]),
        .O(\axi_rdata[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[29]_i_2 
       (.I0(slv_reg3[29]),
        .I1(slv_reg2[29]),
        .I2(sel0[1]),
        .I3(slv_reg1[29]),
        .I4(sel0[0]),
        .I5(\slv_reg0_reg_n_0_[29] ),
        .O(\axi_rdata[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[29]_i_3 
       (.I0(slv_reg7[29]),
        .I1(slv_reg6[29]),
        .I2(sel0[1]),
        .I3(slv_reg5[29]),
        .I4(sel0[0]),
        .I5(slv_reg4[29]),
        .O(\axi_rdata[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_2 
       (.I0(slv_reg3[2]),
        .I1(slv_reg2[2]),
        .I2(sel0[1]),
        .I3(slv_reg1[2]),
        .I4(sel0[0]),
        .I5(\slv_reg0_reg_n_0_[2] ),
        .O(\axi_rdata[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_3 
       (.I0(slv_reg7[2]),
        .I1(slv_reg6[2]),
        .I2(sel0[1]),
        .I3(slv_reg5[2]),
        .I4(sel0[0]),
        .I5(slv_reg4[2]),
        .O(\axi_rdata[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[30]_i_2 
       (.I0(slv_reg3[30]),
        .I1(slv_reg2[30]),
        .I2(sel0[1]),
        .I3(slv_reg1[30]),
        .I4(sel0[0]),
        .I5(\slv_reg0_reg_n_0_[30] ),
        .O(\axi_rdata[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[30]_i_3 
       (.I0(slv_reg7[30]),
        .I1(slv_reg6[30]),
        .I2(sel0[1]),
        .I3(slv_reg5[30]),
        .I4(sel0[0]),
        .I5(slv_reg4[30]),
        .O(\axi_rdata[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[31]_i_2 
       (.I0(slv_reg3[31]),
        .I1(slv_reg2[31]),
        .I2(sel0[1]),
        .I3(slv_reg1[31]),
        .I4(sel0[0]),
        .I5(\slv_reg0_reg_n_0_[31] ),
        .O(\axi_rdata[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[31]_i_3 
       (.I0(slv_reg7[31]),
        .I1(slv_reg6[31]),
        .I2(sel0[1]),
        .I3(slv_reg5[31]),
        .I4(sel0[0]),
        .I5(slv_reg4[31]),
        .O(\axi_rdata[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_2 
       (.I0(slv_reg3[3]),
        .I1(slv_reg2[3]),
        .I2(sel0[1]),
        .I3(slv_reg1[3]),
        .I4(sel0[0]),
        .I5(\slv_reg0_reg_n_0_[3] ),
        .O(\axi_rdata[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_3 
       (.I0(slv_reg7[3]),
        .I1(slv_reg6[3]),
        .I2(sel0[1]),
        .I3(slv_reg5[3]),
        .I4(sel0[0]),
        .I5(slv_reg4[3]),
        .O(\axi_rdata[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_2 
       (.I0(slv_reg3[4]),
        .I1(slv_reg2[4]),
        .I2(sel0[1]),
        .I3(slv_reg1[4]),
        .I4(sel0[0]),
        .I5(\slv_reg0_reg_n_0_[4] ),
        .O(\axi_rdata[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_3 
       (.I0(slv_reg7[4]),
        .I1(slv_reg6[4]),
        .I2(sel0[1]),
        .I3(slv_reg5[4]),
        .I4(sel0[0]),
        .I5(slv_reg4[4]),
        .O(\axi_rdata[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_2 
       (.I0(slv_reg3[5]),
        .I1(slv_reg2[5]),
        .I2(sel0[1]),
        .I3(slv_reg1[5]),
        .I4(sel0[0]),
        .I5(\slv_reg0_reg_n_0_[5] ),
        .O(\axi_rdata[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_3 
       (.I0(slv_reg7[5]),
        .I1(slv_reg6[5]),
        .I2(sel0[1]),
        .I3(slv_reg5[5]),
        .I4(sel0[0]),
        .I5(slv_reg4[5]),
        .O(\axi_rdata[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_2 
       (.I0(slv_reg3[6]),
        .I1(slv_reg2[6]),
        .I2(sel0[1]),
        .I3(slv_reg1[6]),
        .I4(sel0[0]),
        .I5(\slv_reg0_reg_n_0_[6] ),
        .O(\axi_rdata[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_3 
       (.I0(slv_reg7[6]),
        .I1(slv_reg6[6]),
        .I2(sel0[1]),
        .I3(slv_reg5[6]),
        .I4(sel0[0]),
        .I5(slv_reg4[6]),
        .O(\axi_rdata[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_2 
       (.I0(slv_reg3[7]),
        .I1(slv_reg2[7]),
        .I2(sel0[1]),
        .I3(slv_reg1[7]),
        .I4(sel0[0]),
        .I5(\slv_reg0_reg_n_0_[7] ),
        .O(\axi_rdata[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_3 
       (.I0(slv_reg7[7]),
        .I1(slv_reg6[7]),
        .I2(sel0[1]),
        .I3(slv_reg5[7]),
        .I4(sel0[0]),
        .I5(slv_reg4[7]),
        .O(\axi_rdata[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_2 
       (.I0(slv_reg3[8]),
        .I1(slv_reg2[8]),
        .I2(sel0[1]),
        .I3(slv_reg1[8]),
        .I4(sel0[0]),
        .I5(\slv_reg0_reg_n_0_[8] ),
        .O(\axi_rdata[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_3 
       (.I0(slv_reg7[8]),
        .I1(slv_reg6[8]),
        .I2(sel0[1]),
        .I3(slv_reg5[8]),
        .I4(sel0[0]),
        .I5(slv_reg4[8]),
        .O(\axi_rdata[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_2 
       (.I0(slv_reg3[9]),
        .I1(slv_reg2[9]),
        .I2(sel0[1]),
        .I3(slv_reg1[9]),
        .I4(sel0[0]),
        .I5(\slv_reg0_reg_n_0_[9] ),
        .O(\axi_rdata[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_3 
       (.I0(slv_reg7[9]),
        .I1(slv_reg6[9]),
        .I2(sel0[1]),
        .I3(slv_reg5[9]),
        .I4(sel0[0]),
        .I5(slv_reg4[9]),
        .O(\axi_rdata[9]_i_3_n_0 ));
  FDRE \axi_rdata_reg[0] 
       (.C(s_axi_config_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[0]),
        .Q(s_axi_config_rdata[0]),
        .R(axi_awready_i_1_n_0));
  MUXF7 \axi_rdata_reg[0]_i_1 
       (.I0(\axi_rdata[0]_i_2_n_0 ),
        .I1(\axi_rdata[0]_i_3_n_0 ),
        .O(reg_data_out[0]),
        .S(sel0[2]));
  FDRE \axi_rdata_reg[10] 
       (.C(s_axi_config_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[10]),
        .Q(s_axi_config_rdata[10]),
        .R(axi_awready_i_1_n_0));
  MUXF7 \axi_rdata_reg[10]_i_1 
       (.I0(\axi_rdata[10]_i_2_n_0 ),
        .I1(\axi_rdata[10]_i_3_n_0 ),
        .O(reg_data_out[10]),
        .S(sel0[2]));
  FDRE \axi_rdata_reg[11] 
       (.C(s_axi_config_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[11]),
        .Q(s_axi_config_rdata[11]),
        .R(axi_awready_i_1_n_0));
  MUXF7 \axi_rdata_reg[11]_i_1 
       (.I0(\axi_rdata[11]_i_2_n_0 ),
        .I1(\axi_rdata[11]_i_3_n_0 ),
        .O(reg_data_out[11]),
        .S(sel0[2]));
  FDRE \axi_rdata_reg[12] 
       (.C(s_axi_config_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[12]),
        .Q(s_axi_config_rdata[12]),
        .R(axi_awready_i_1_n_0));
  MUXF7 \axi_rdata_reg[12]_i_1 
       (.I0(\axi_rdata[12]_i_2_n_0 ),
        .I1(\axi_rdata[12]_i_3_n_0 ),
        .O(reg_data_out[12]),
        .S(sel0[2]));
  FDRE \axi_rdata_reg[13] 
       (.C(s_axi_config_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[13]),
        .Q(s_axi_config_rdata[13]),
        .R(axi_awready_i_1_n_0));
  MUXF7 \axi_rdata_reg[13]_i_1 
       (.I0(\axi_rdata[13]_i_2_n_0 ),
        .I1(\axi_rdata[13]_i_3_n_0 ),
        .O(reg_data_out[13]),
        .S(sel0[2]));
  FDRE \axi_rdata_reg[14] 
       (.C(s_axi_config_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[14]),
        .Q(s_axi_config_rdata[14]),
        .R(axi_awready_i_1_n_0));
  MUXF7 \axi_rdata_reg[14]_i_1 
       (.I0(\axi_rdata[14]_i_2_n_0 ),
        .I1(\axi_rdata[14]_i_3_n_0 ),
        .O(reg_data_out[14]),
        .S(sel0[2]));
  FDRE \axi_rdata_reg[15] 
       (.C(s_axi_config_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[15]),
        .Q(s_axi_config_rdata[15]),
        .R(axi_awready_i_1_n_0));
  MUXF7 \axi_rdata_reg[15]_i_1 
       (.I0(\axi_rdata[15]_i_2_n_0 ),
        .I1(\axi_rdata[15]_i_3_n_0 ),
        .O(reg_data_out[15]),
        .S(sel0[2]));
  FDRE \axi_rdata_reg[16] 
       (.C(s_axi_config_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[16]),
        .Q(s_axi_config_rdata[16]),
        .R(axi_awready_i_1_n_0));
  MUXF7 \axi_rdata_reg[16]_i_1 
       (.I0(\axi_rdata[16]_i_2_n_0 ),
        .I1(\axi_rdata[16]_i_3_n_0 ),
        .O(reg_data_out[16]),
        .S(sel0[2]));
  FDRE \axi_rdata_reg[17] 
       (.C(s_axi_config_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[17]),
        .Q(s_axi_config_rdata[17]),
        .R(axi_awready_i_1_n_0));
  MUXF7 \axi_rdata_reg[17]_i_1 
       (.I0(\axi_rdata[17]_i_2_n_0 ),
        .I1(\axi_rdata[17]_i_3_n_0 ),
        .O(reg_data_out[17]),
        .S(sel0[2]));
  FDRE \axi_rdata_reg[18] 
       (.C(s_axi_config_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[18]),
        .Q(s_axi_config_rdata[18]),
        .R(axi_awready_i_1_n_0));
  MUXF7 \axi_rdata_reg[18]_i_1 
       (.I0(\axi_rdata[18]_i_2_n_0 ),
        .I1(\axi_rdata[18]_i_3_n_0 ),
        .O(reg_data_out[18]),
        .S(sel0[2]));
  FDRE \axi_rdata_reg[19] 
       (.C(s_axi_config_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[19]),
        .Q(s_axi_config_rdata[19]),
        .R(axi_awready_i_1_n_0));
  MUXF7 \axi_rdata_reg[19]_i_1 
       (.I0(\axi_rdata[19]_i_2_n_0 ),
        .I1(\axi_rdata[19]_i_3_n_0 ),
        .O(reg_data_out[19]),
        .S(sel0[2]));
  FDRE \axi_rdata_reg[1] 
       (.C(s_axi_config_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[1]),
        .Q(s_axi_config_rdata[1]),
        .R(axi_awready_i_1_n_0));
  MUXF7 \axi_rdata_reg[1]_i_1 
       (.I0(\axi_rdata[1]_i_2_n_0 ),
        .I1(\axi_rdata[1]_i_3_n_0 ),
        .O(reg_data_out[1]),
        .S(sel0[2]));
  FDRE \axi_rdata_reg[20] 
       (.C(s_axi_config_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[20]),
        .Q(s_axi_config_rdata[20]),
        .R(axi_awready_i_1_n_0));
  MUXF7 \axi_rdata_reg[20]_i_1 
       (.I0(\axi_rdata[20]_i_2_n_0 ),
        .I1(\axi_rdata[20]_i_3_n_0 ),
        .O(reg_data_out[20]),
        .S(sel0[2]));
  FDRE \axi_rdata_reg[21] 
       (.C(s_axi_config_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[21]),
        .Q(s_axi_config_rdata[21]),
        .R(axi_awready_i_1_n_0));
  MUXF7 \axi_rdata_reg[21]_i_1 
       (.I0(\axi_rdata[21]_i_2_n_0 ),
        .I1(\axi_rdata[21]_i_3_n_0 ),
        .O(reg_data_out[21]),
        .S(sel0[2]));
  FDRE \axi_rdata_reg[22] 
       (.C(s_axi_config_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[22]),
        .Q(s_axi_config_rdata[22]),
        .R(axi_awready_i_1_n_0));
  MUXF7 \axi_rdata_reg[22]_i_1 
       (.I0(\axi_rdata[22]_i_2_n_0 ),
        .I1(\axi_rdata[22]_i_3_n_0 ),
        .O(reg_data_out[22]),
        .S(sel0[2]));
  FDRE \axi_rdata_reg[23] 
       (.C(s_axi_config_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[23]),
        .Q(s_axi_config_rdata[23]),
        .R(axi_awready_i_1_n_0));
  MUXF7 \axi_rdata_reg[23]_i_1 
       (.I0(\axi_rdata[23]_i_2_n_0 ),
        .I1(\axi_rdata[23]_i_3_n_0 ),
        .O(reg_data_out[23]),
        .S(sel0[2]));
  FDRE \axi_rdata_reg[24] 
       (.C(s_axi_config_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[24]),
        .Q(s_axi_config_rdata[24]),
        .R(axi_awready_i_1_n_0));
  MUXF7 \axi_rdata_reg[24]_i_1 
       (.I0(\axi_rdata[24]_i_2_n_0 ),
        .I1(\axi_rdata[24]_i_3_n_0 ),
        .O(reg_data_out[24]),
        .S(sel0[2]));
  FDRE \axi_rdata_reg[25] 
       (.C(s_axi_config_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[25]),
        .Q(s_axi_config_rdata[25]),
        .R(axi_awready_i_1_n_0));
  MUXF7 \axi_rdata_reg[25]_i_1 
       (.I0(\axi_rdata[25]_i_2_n_0 ),
        .I1(\axi_rdata[25]_i_3_n_0 ),
        .O(reg_data_out[25]),
        .S(sel0[2]));
  FDRE \axi_rdata_reg[26] 
       (.C(s_axi_config_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[26]),
        .Q(s_axi_config_rdata[26]),
        .R(axi_awready_i_1_n_0));
  MUXF7 \axi_rdata_reg[26]_i_1 
       (.I0(\axi_rdata[26]_i_2_n_0 ),
        .I1(\axi_rdata[26]_i_3_n_0 ),
        .O(reg_data_out[26]),
        .S(sel0[2]));
  FDRE \axi_rdata_reg[27] 
       (.C(s_axi_config_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[27]),
        .Q(s_axi_config_rdata[27]),
        .R(axi_awready_i_1_n_0));
  MUXF7 \axi_rdata_reg[27]_i_1 
       (.I0(\axi_rdata[27]_i_2_n_0 ),
        .I1(\axi_rdata[27]_i_3_n_0 ),
        .O(reg_data_out[27]),
        .S(sel0[2]));
  FDRE \axi_rdata_reg[28] 
       (.C(s_axi_config_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[28]),
        .Q(s_axi_config_rdata[28]),
        .R(axi_awready_i_1_n_0));
  MUXF7 \axi_rdata_reg[28]_i_1 
       (.I0(\axi_rdata[28]_i_2_n_0 ),
        .I1(\axi_rdata[28]_i_3_n_0 ),
        .O(reg_data_out[28]),
        .S(sel0[2]));
  FDRE \axi_rdata_reg[29] 
       (.C(s_axi_config_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[29]),
        .Q(s_axi_config_rdata[29]),
        .R(axi_awready_i_1_n_0));
  MUXF7 \axi_rdata_reg[29]_i_1 
       (.I0(\axi_rdata[29]_i_2_n_0 ),
        .I1(\axi_rdata[29]_i_3_n_0 ),
        .O(reg_data_out[29]),
        .S(sel0[2]));
  FDRE \axi_rdata_reg[2] 
       (.C(s_axi_config_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[2]),
        .Q(s_axi_config_rdata[2]),
        .R(axi_awready_i_1_n_0));
  MUXF7 \axi_rdata_reg[2]_i_1 
       (.I0(\axi_rdata[2]_i_2_n_0 ),
        .I1(\axi_rdata[2]_i_3_n_0 ),
        .O(reg_data_out[2]),
        .S(sel0[2]));
  FDRE \axi_rdata_reg[30] 
       (.C(s_axi_config_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[30]),
        .Q(s_axi_config_rdata[30]),
        .R(axi_awready_i_1_n_0));
  MUXF7 \axi_rdata_reg[30]_i_1 
       (.I0(\axi_rdata[30]_i_2_n_0 ),
        .I1(\axi_rdata[30]_i_3_n_0 ),
        .O(reg_data_out[30]),
        .S(sel0[2]));
  FDRE \axi_rdata_reg[31] 
       (.C(s_axi_config_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[31]),
        .Q(s_axi_config_rdata[31]),
        .R(axi_awready_i_1_n_0));
  MUXF7 \axi_rdata_reg[31]_i_1 
       (.I0(\axi_rdata[31]_i_2_n_0 ),
        .I1(\axi_rdata[31]_i_3_n_0 ),
        .O(reg_data_out[31]),
        .S(sel0[2]));
  FDRE \axi_rdata_reg[3] 
       (.C(s_axi_config_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[3]),
        .Q(s_axi_config_rdata[3]),
        .R(axi_awready_i_1_n_0));
  MUXF7 \axi_rdata_reg[3]_i_1 
       (.I0(\axi_rdata[3]_i_2_n_0 ),
        .I1(\axi_rdata[3]_i_3_n_0 ),
        .O(reg_data_out[3]),
        .S(sel0[2]));
  FDRE \axi_rdata_reg[4] 
       (.C(s_axi_config_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[4]),
        .Q(s_axi_config_rdata[4]),
        .R(axi_awready_i_1_n_0));
  MUXF7 \axi_rdata_reg[4]_i_1 
       (.I0(\axi_rdata[4]_i_2_n_0 ),
        .I1(\axi_rdata[4]_i_3_n_0 ),
        .O(reg_data_out[4]),
        .S(sel0[2]));
  FDRE \axi_rdata_reg[5] 
       (.C(s_axi_config_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[5]),
        .Q(s_axi_config_rdata[5]),
        .R(axi_awready_i_1_n_0));
  MUXF7 \axi_rdata_reg[5]_i_1 
       (.I0(\axi_rdata[5]_i_2_n_0 ),
        .I1(\axi_rdata[5]_i_3_n_0 ),
        .O(reg_data_out[5]),
        .S(sel0[2]));
  FDRE \axi_rdata_reg[6] 
       (.C(s_axi_config_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[6]),
        .Q(s_axi_config_rdata[6]),
        .R(axi_awready_i_1_n_0));
  MUXF7 \axi_rdata_reg[6]_i_1 
       (.I0(\axi_rdata[6]_i_2_n_0 ),
        .I1(\axi_rdata[6]_i_3_n_0 ),
        .O(reg_data_out[6]),
        .S(sel0[2]));
  FDRE \axi_rdata_reg[7] 
       (.C(s_axi_config_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[7]),
        .Q(s_axi_config_rdata[7]),
        .R(axi_awready_i_1_n_0));
  MUXF7 \axi_rdata_reg[7]_i_1 
       (.I0(\axi_rdata[7]_i_2_n_0 ),
        .I1(\axi_rdata[7]_i_3_n_0 ),
        .O(reg_data_out[7]),
        .S(sel0[2]));
  FDRE \axi_rdata_reg[8] 
       (.C(s_axi_config_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[8]),
        .Q(s_axi_config_rdata[8]),
        .R(axi_awready_i_1_n_0));
  MUXF7 \axi_rdata_reg[8]_i_1 
       (.I0(\axi_rdata[8]_i_2_n_0 ),
        .I1(\axi_rdata[8]_i_3_n_0 ),
        .O(reg_data_out[8]),
        .S(sel0[2]));
  FDRE \axi_rdata_reg[9] 
       (.C(s_axi_config_aclk),
        .CE(slv_reg_rden__0),
        .D(reg_data_out[9]),
        .Q(s_axi_config_rdata[9]),
        .R(axi_awready_i_1_n_0));
  MUXF7 \axi_rdata_reg[9]_i_1 
       (.I0(\axi_rdata[9]_i_2_n_0 ),
        .I1(\axi_rdata[9]_i_3_n_0 ),
        .O(reg_data_out[9]),
        .S(sel0[2]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h08F8)) 
    axi_rvalid_i_1
       (.I0(axi_arready_reg_0),
        .I1(s_axi_config_arvalid),
        .I2(s_axi_config_rvalid),
        .I3(s_axi_config_rready),
        .O(axi_rvalid_i_1_n_0));
  FDRE axi_rvalid_reg
       (.C(s_axi_config_aclk),
        .CE(1'b1),
        .D(axi_rvalid_i_1_n_0),
        .Q(s_axi_config_rvalid),
        .R(axi_awready_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    axi_wready_i_1
       (.I0(s_axi_config_awvalid),
        .I1(s_axi_config_wvalid),
        .I2(axi_wready_reg_0),
        .I3(aw_en_reg_n_0),
        .O(axi_wready0));
  FDRE axi_wready_reg
       (.C(s_axi_config_aclk),
        .CE(1'b1),
        .D(axi_wready0),
        .Q(axi_wready_reg_0),
        .R(axi_awready_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    rxfifo_i_1
       (.I0(rxfifo_en),
        .I1(VALID),
        .O(wr_en));
  LUT5 #(
    .INIT(32'h00020000)) 
    \slv_reg0[15]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(p_0_in[2]),
        .I4(s_axi_config_wstrb[1]),
        .O(\slv_reg0[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \slv_reg0[23]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(p_0_in[2]),
        .I4(s_axi_config_wstrb[2]),
        .O(\slv_reg0[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \slv_reg0[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(p_0_in[2]),
        .I4(s_axi_config_wstrb[3]),
        .O(\slv_reg0[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg0[31]_i_2 
       (.I0(axi_wready_reg_0),
        .I1(axi_awready_reg_0),
        .I2(s_axi_config_awvalid),
        .I3(s_axi_config_wvalid),
        .O(slv_reg_wren__0));
  LUT5 #(
    .INIT(32'h00020000)) 
    \slv_reg0[7]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(p_0_in[2]),
        .I4(s_axi_config_wstrb[0]),
        .O(\slv_reg0[7]_i_1_n_0 ));
  FDRE \slv_reg0_reg[0] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s_axi_config_wdata[0]),
        .Q(rxfifo_en),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[10] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s_axi_config_wdata[10]),
        .Q(\slv_reg0_reg_n_0_[10] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[11] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s_axi_config_wdata[11]),
        .Q(\slv_reg0_reg_n_0_[11] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[12] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s_axi_config_wdata[12]),
        .Q(\slv_reg0_reg_n_0_[12] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[13] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s_axi_config_wdata[13]),
        .Q(\slv_reg0_reg_n_0_[13] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[14] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s_axi_config_wdata[14]),
        .Q(\slv_reg0_reg_n_0_[14] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[15] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s_axi_config_wdata[15]),
        .Q(\slv_reg0_reg_n_0_[15] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[16] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s_axi_config_wdata[16]),
        .Q(\slv_reg0_reg_n_0_[16] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[17] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s_axi_config_wdata[17]),
        .Q(\slv_reg0_reg_n_0_[17] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[18] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s_axi_config_wdata[18]),
        .Q(\slv_reg0_reg_n_0_[18] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[19] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s_axi_config_wdata[19]),
        .Q(\slv_reg0_reg_n_0_[19] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[1] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s_axi_config_wdata[1]),
        .Q(Q),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[20] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s_axi_config_wdata[20]),
        .Q(\slv_reg0_reg_n_0_[20] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[21] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s_axi_config_wdata[21]),
        .Q(\slv_reg0_reg_n_0_[21] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[22] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s_axi_config_wdata[22]),
        .Q(\slv_reg0_reg_n_0_[22] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[23] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg0[23]_i_1_n_0 ),
        .D(s_axi_config_wdata[23]),
        .Q(\slv_reg0_reg_n_0_[23] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[24] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(s_axi_config_wdata[24]),
        .Q(\slv_reg0_reg_n_0_[24] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[25] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(s_axi_config_wdata[25]),
        .Q(\slv_reg0_reg_n_0_[25] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[26] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(s_axi_config_wdata[26]),
        .Q(\slv_reg0_reg_n_0_[26] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[27] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(s_axi_config_wdata[27]),
        .Q(\slv_reg0_reg_n_0_[27] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[28] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(s_axi_config_wdata[28]),
        .Q(\slv_reg0_reg_n_0_[28] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[29] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(s_axi_config_wdata[29]),
        .Q(\slv_reg0_reg_n_0_[29] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[2] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s_axi_config_wdata[2]),
        .Q(\slv_reg0_reg_n_0_[2] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[30] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(s_axi_config_wdata[30]),
        .Q(\slv_reg0_reg_n_0_[30] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[31] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg0[31]_i_1_n_0 ),
        .D(s_axi_config_wdata[31]),
        .Q(\slv_reg0_reg_n_0_[31] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[3] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s_axi_config_wdata[3]),
        .Q(\slv_reg0_reg_n_0_[3] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[4] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s_axi_config_wdata[4]),
        .Q(\slv_reg0_reg_n_0_[4] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[5] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s_axi_config_wdata[5]),
        .Q(\slv_reg0_reg_n_0_[5] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[6] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s_axi_config_wdata[6]),
        .Q(\slv_reg0_reg_n_0_[6] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[7] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg0[7]_i_1_n_0 ),
        .D(s_axi_config_wdata[7]),
        .Q(\slv_reg0_reg_n_0_[7] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[8] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s_axi_config_wdata[8]),
        .Q(\slv_reg0_reg_n_0_[8] ),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg0_reg[9] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg0[15]_i_1_n_0 ),
        .D(s_axi_config_wdata[9]),
        .Q(\slv_reg0_reg_n_0_[9] ),
        .R(axi_awready_i_1_n_0));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_reg1[15]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[2]),
        .I2(p_0_in[1]),
        .I3(s_axi_config_wstrb[1]),
        .I4(p_0_in[0]),
        .O(\slv_reg1[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_reg1[23]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[2]),
        .I2(p_0_in[1]),
        .I3(s_axi_config_wstrb[2]),
        .I4(p_0_in[0]),
        .O(\slv_reg1[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_reg1[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[2]),
        .I2(p_0_in[1]),
        .I3(s_axi_config_wstrb[3]),
        .I4(p_0_in[0]),
        .O(\slv_reg1[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_reg1[7]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[2]),
        .I2(p_0_in[1]),
        .I3(s_axi_config_wstrb[0]),
        .I4(p_0_in[0]),
        .O(\slv_reg1[7]_i_1_n_0 ));
  FDRE \slv_reg1_reg[0] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s_axi_config_wdata[0]),
        .Q(slv_reg1[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[10] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s_axi_config_wdata[10]),
        .Q(slv_reg1[10]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[11] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s_axi_config_wdata[11]),
        .Q(slv_reg1[11]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[12] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s_axi_config_wdata[12]),
        .Q(slv_reg1[12]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[13] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s_axi_config_wdata[13]),
        .Q(slv_reg1[13]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[14] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s_axi_config_wdata[14]),
        .Q(slv_reg1[14]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[15] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s_axi_config_wdata[15]),
        .Q(slv_reg1[15]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[16] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s_axi_config_wdata[16]),
        .Q(slv_reg1[16]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[17] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s_axi_config_wdata[17]),
        .Q(slv_reg1[17]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[18] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s_axi_config_wdata[18]),
        .Q(slv_reg1[18]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[19] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s_axi_config_wdata[19]),
        .Q(slv_reg1[19]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[1] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s_axi_config_wdata[1]),
        .Q(slv_reg1[1]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[20] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s_axi_config_wdata[20]),
        .Q(slv_reg1[20]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[21] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s_axi_config_wdata[21]),
        .Q(slv_reg1[21]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[22] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s_axi_config_wdata[22]),
        .Q(slv_reg1[22]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[23] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg1[23]_i_1_n_0 ),
        .D(s_axi_config_wdata[23]),
        .Q(slv_reg1[23]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[24] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s_axi_config_wdata[24]),
        .Q(slv_reg1[24]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[25] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s_axi_config_wdata[25]),
        .Q(slv_reg1[25]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[26] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s_axi_config_wdata[26]),
        .Q(slv_reg1[26]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[27] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s_axi_config_wdata[27]),
        .Q(slv_reg1[27]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[28] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s_axi_config_wdata[28]),
        .Q(slv_reg1[28]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[29] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s_axi_config_wdata[29]),
        .Q(slv_reg1[29]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[2] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s_axi_config_wdata[2]),
        .Q(slv_reg1[2]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[30] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s_axi_config_wdata[30]),
        .Q(slv_reg1[30]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[31] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg1[31]_i_1_n_0 ),
        .D(s_axi_config_wdata[31]),
        .Q(slv_reg1[31]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[3] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s_axi_config_wdata[3]),
        .Q(slv_reg1[3]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[4] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s_axi_config_wdata[4]),
        .Q(slv_reg1[4]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[5] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s_axi_config_wdata[5]),
        .Q(slv_reg1[5]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[6] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s_axi_config_wdata[6]),
        .Q(slv_reg1[6]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[7] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg1[7]_i_1_n_0 ),
        .D(s_axi_config_wdata[7]),
        .Q(slv_reg1[7]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[8] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s_axi_config_wdata[8]),
        .Q(slv_reg1[8]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg1_reg[9] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg1[15]_i_1_n_0 ),
        .D(s_axi_config_wdata[9]),
        .Q(slv_reg1[9]),
        .R(axi_awready_i_1_n_0));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_reg2[15]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[2]),
        .I2(p_0_in[0]),
        .I3(s_axi_config_wstrb[1]),
        .I4(p_0_in[1]),
        .O(\slv_reg2[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_reg2[23]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[2]),
        .I2(p_0_in[0]),
        .I3(s_axi_config_wstrb[2]),
        .I4(p_0_in[1]),
        .O(\slv_reg2[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_reg2[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[2]),
        .I2(p_0_in[0]),
        .I3(s_axi_config_wstrb[3]),
        .I4(p_0_in[1]),
        .O(\slv_reg2[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_reg2[7]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[2]),
        .I2(p_0_in[0]),
        .I3(s_axi_config_wstrb[0]),
        .I4(p_0_in[1]),
        .O(\slv_reg2[7]_i_1_n_0 ));
  FDRE \slv_reg2_reg[0] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s_axi_config_wdata[0]),
        .Q(slv_reg2[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[10] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s_axi_config_wdata[10]),
        .Q(slv_reg2[10]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[11] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s_axi_config_wdata[11]),
        .Q(slv_reg2[11]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[12] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s_axi_config_wdata[12]),
        .Q(slv_reg2[12]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[13] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s_axi_config_wdata[13]),
        .Q(slv_reg2[13]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[14] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s_axi_config_wdata[14]),
        .Q(slv_reg2[14]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[15] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s_axi_config_wdata[15]),
        .Q(slv_reg2[15]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[16] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s_axi_config_wdata[16]),
        .Q(slv_reg2[16]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[17] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s_axi_config_wdata[17]),
        .Q(slv_reg2[17]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[18] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s_axi_config_wdata[18]),
        .Q(slv_reg2[18]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[19] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s_axi_config_wdata[19]),
        .Q(slv_reg2[19]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[1] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s_axi_config_wdata[1]),
        .Q(slv_reg2[1]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[20] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s_axi_config_wdata[20]),
        .Q(slv_reg2[20]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[21] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s_axi_config_wdata[21]),
        .Q(slv_reg2[21]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[22] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s_axi_config_wdata[22]),
        .Q(slv_reg2[22]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[23] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg2[23]_i_1_n_0 ),
        .D(s_axi_config_wdata[23]),
        .Q(slv_reg2[23]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[24] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s_axi_config_wdata[24]),
        .Q(slv_reg2[24]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[25] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s_axi_config_wdata[25]),
        .Q(slv_reg2[25]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[26] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s_axi_config_wdata[26]),
        .Q(slv_reg2[26]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[27] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s_axi_config_wdata[27]),
        .Q(slv_reg2[27]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[28] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s_axi_config_wdata[28]),
        .Q(slv_reg2[28]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[29] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s_axi_config_wdata[29]),
        .Q(slv_reg2[29]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[2] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s_axi_config_wdata[2]),
        .Q(slv_reg2[2]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[30] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s_axi_config_wdata[30]),
        .Q(slv_reg2[30]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[31] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg2[31]_i_1_n_0 ),
        .D(s_axi_config_wdata[31]),
        .Q(slv_reg2[31]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[3] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s_axi_config_wdata[3]),
        .Q(slv_reg2[3]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[4] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s_axi_config_wdata[4]),
        .Q(slv_reg2[4]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[5] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s_axi_config_wdata[5]),
        .Q(slv_reg2[5]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[6] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s_axi_config_wdata[6]),
        .Q(slv_reg2[6]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[7] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg2[7]_i_1_n_0 ),
        .D(s_axi_config_wdata[7]),
        .Q(slv_reg2[7]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[8] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s_axi_config_wdata[8]),
        .Q(slv_reg2[8]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg2_reg[9] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg2[15]_i_1_n_0 ),
        .D(s_axi_config_wdata[9]),
        .Q(slv_reg2[9]),
        .R(axi_awready_i_1_n_0));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_reg3[15]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[2]),
        .I2(p_0_in[1]),
        .I3(p_0_in[0]),
        .I4(s_axi_config_wstrb[1]),
        .O(\slv_reg3[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_reg3[23]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[2]),
        .I2(p_0_in[1]),
        .I3(p_0_in[0]),
        .I4(s_axi_config_wstrb[2]),
        .O(\slv_reg3[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_reg3[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[2]),
        .I2(p_0_in[1]),
        .I3(p_0_in[0]),
        .I4(s_axi_config_wstrb[3]),
        .O(\slv_reg3[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_reg3[7]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[2]),
        .I2(p_0_in[1]),
        .I3(p_0_in[0]),
        .I4(s_axi_config_wstrb[0]),
        .O(\slv_reg3[7]_i_1_n_0 ));
  FDRE \slv_reg3_reg[0] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s_axi_config_wdata[0]),
        .Q(slv_reg3[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[10] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s_axi_config_wdata[10]),
        .Q(slv_reg3[10]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[11] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s_axi_config_wdata[11]),
        .Q(slv_reg3[11]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[12] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s_axi_config_wdata[12]),
        .Q(slv_reg3[12]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[13] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s_axi_config_wdata[13]),
        .Q(slv_reg3[13]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[14] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s_axi_config_wdata[14]),
        .Q(slv_reg3[14]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[15] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s_axi_config_wdata[15]),
        .Q(slv_reg3[15]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[16] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s_axi_config_wdata[16]),
        .Q(slv_reg3[16]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[17] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s_axi_config_wdata[17]),
        .Q(slv_reg3[17]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[18] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s_axi_config_wdata[18]),
        .Q(slv_reg3[18]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[19] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s_axi_config_wdata[19]),
        .Q(slv_reg3[19]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[1] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s_axi_config_wdata[1]),
        .Q(slv_reg3[1]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[20] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s_axi_config_wdata[20]),
        .Q(slv_reg3[20]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[21] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s_axi_config_wdata[21]),
        .Q(slv_reg3[21]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[22] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s_axi_config_wdata[22]),
        .Q(slv_reg3[22]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[23] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg3[23]_i_1_n_0 ),
        .D(s_axi_config_wdata[23]),
        .Q(slv_reg3[23]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[24] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s_axi_config_wdata[24]),
        .Q(slv_reg3[24]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[25] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s_axi_config_wdata[25]),
        .Q(slv_reg3[25]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[26] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s_axi_config_wdata[26]),
        .Q(slv_reg3[26]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[27] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s_axi_config_wdata[27]),
        .Q(slv_reg3[27]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[28] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s_axi_config_wdata[28]),
        .Q(slv_reg3[28]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[29] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s_axi_config_wdata[29]),
        .Q(slv_reg3[29]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[2] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s_axi_config_wdata[2]),
        .Q(slv_reg3[2]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[30] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s_axi_config_wdata[30]),
        .Q(slv_reg3[30]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[31] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg3[31]_i_1_n_0 ),
        .D(s_axi_config_wdata[31]),
        .Q(slv_reg3[31]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[3] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s_axi_config_wdata[3]),
        .Q(slv_reg3[3]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[4] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s_axi_config_wdata[4]),
        .Q(slv_reg3[4]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[5] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s_axi_config_wdata[5]),
        .Q(slv_reg3[5]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[6] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s_axi_config_wdata[6]),
        .Q(slv_reg3[6]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[7] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg3[7]_i_1_n_0 ),
        .D(s_axi_config_wdata[7]),
        .Q(slv_reg3[7]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[8] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s_axi_config_wdata[8]),
        .Q(slv_reg3[8]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg3_reg[9] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg3[15]_i_1_n_0 ),
        .D(s_axi_config_wdata[9]),
        .Q(slv_reg3[9]),
        .R(axi_awready_i_1_n_0));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_reg4[15]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(p_0_in[2]),
        .I4(s_axi_config_wstrb[1]),
        .O(\slv_reg4[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_reg4[23]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(p_0_in[2]),
        .I4(s_axi_config_wstrb[2]),
        .O(\slv_reg4[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_reg4[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(p_0_in[2]),
        .I4(s_axi_config_wstrb[3]),
        .O(\slv_reg4[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \slv_reg4[7]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(p_0_in[2]),
        .I4(s_axi_config_wstrb[0]),
        .O(\slv_reg4[7]_i_1_n_0 ));
  FDRE \slv_reg4_reg[0] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(s_axi_config_wdata[0]),
        .Q(slv_reg4[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[10] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(s_axi_config_wdata[10]),
        .Q(slv_reg4[10]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[11] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(s_axi_config_wdata[11]),
        .Q(slv_reg4[11]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[12] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(s_axi_config_wdata[12]),
        .Q(slv_reg4[12]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[13] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(s_axi_config_wdata[13]),
        .Q(slv_reg4[13]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[14] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(s_axi_config_wdata[14]),
        .Q(slv_reg4[14]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[15] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(s_axi_config_wdata[15]),
        .Q(slv_reg4[15]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[16] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(s_axi_config_wdata[16]),
        .Q(slv_reg4[16]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[17] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(s_axi_config_wdata[17]),
        .Q(slv_reg4[17]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[18] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(s_axi_config_wdata[18]),
        .Q(slv_reg4[18]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[19] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(s_axi_config_wdata[19]),
        .Q(slv_reg4[19]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[1] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(s_axi_config_wdata[1]),
        .Q(slv_reg4[1]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[20] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(s_axi_config_wdata[20]),
        .Q(slv_reg4[20]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[21] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(s_axi_config_wdata[21]),
        .Q(slv_reg4[21]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[22] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(s_axi_config_wdata[22]),
        .Q(slv_reg4[22]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[23] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg4[23]_i_1_n_0 ),
        .D(s_axi_config_wdata[23]),
        .Q(slv_reg4[23]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[24] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(s_axi_config_wdata[24]),
        .Q(slv_reg4[24]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[25] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(s_axi_config_wdata[25]),
        .Q(slv_reg4[25]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[26] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(s_axi_config_wdata[26]),
        .Q(slv_reg4[26]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[27] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(s_axi_config_wdata[27]),
        .Q(slv_reg4[27]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[28] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(s_axi_config_wdata[28]),
        .Q(slv_reg4[28]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[29] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(s_axi_config_wdata[29]),
        .Q(slv_reg4[29]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[2] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(s_axi_config_wdata[2]),
        .Q(slv_reg4[2]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[30] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(s_axi_config_wdata[30]),
        .Q(slv_reg4[30]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[31] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg4[31]_i_1_n_0 ),
        .D(s_axi_config_wdata[31]),
        .Q(slv_reg4[31]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[3] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(s_axi_config_wdata[3]),
        .Q(slv_reg4[3]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[4] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(s_axi_config_wdata[4]),
        .Q(slv_reg4[4]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[5] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(s_axi_config_wdata[5]),
        .Q(slv_reg4[5]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[6] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(s_axi_config_wdata[6]),
        .Q(slv_reg4[6]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[7] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg4[7]_i_1_n_0 ),
        .D(s_axi_config_wdata[7]),
        .Q(slv_reg4[7]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[8] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(s_axi_config_wdata[8]),
        .Q(slv_reg4[8]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg4_reg[9] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg4[15]_i_1_n_0 ),
        .D(s_axi_config_wdata[9]),
        .Q(slv_reg4[9]),
        .R(axi_awready_i_1_n_0));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_reg5[15]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(s_axi_config_wstrb[1]),
        .I3(p_0_in[0]),
        .I4(p_0_in[2]),
        .O(\slv_reg5[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_reg5[23]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(s_axi_config_wstrb[2]),
        .I3(p_0_in[0]),
        .I4(p_0_in[2]),
        .O(\slv_reg5[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_reg5[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(s_axi_config_wstrb[3]),
        .I3(p_0_in[0]),
        .I4(p_0_in[2]),
        .O(\slv_reg5[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_reg5[7]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(s_axi_config_wstrb[0]),
        .I3(p_0_in[0]),
        .I4(p_0_in[2]),
        .O(\slv_reg5[7]_i_1_n_0 ));
  FDRE \slv_reg5_reg[0] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(s_axi_config_wdata[0]),
        .Q(slv_reg5[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[10] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(s_axi_config_wdata[10]),
        .Q(slv_reg5[10]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[11] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(s_axi_config_wdata[11]),
        .Q(slv_reg5[11]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[12] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(s_axi_config_wdata[12]),
        .Q(slv_reg5[12]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[13] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(s_axi_config_wdata[13]),
        .Q(slv_reg5[13]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[14] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(s_axi_config_wdata[14]),
        .Q(slv_reg5[14]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[15] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(s_axi_config_wdata[15]),
        .Q(slv_reg5[15]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[16] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(s_axi_config_wdata[16]),
        .Q(slv_reg5[16]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[17] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(s_axi_config_wdata[17]),
        .Q(slv_reg5[17]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[18] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(s_axi_config_wdata[18]),
        .Q(slv_reg5[18]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[19] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(s_axi_config_wdata[19]),
        .Q(slv_reg5[19]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[1] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(s_axi_config_wdata[1]),
        .Q(slv_reg5[1]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[20] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(s_axi_config_wdata[20]),
        .Q(slv_reg5[20]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[21] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(s_axi_config_wdata[21]),
        .Q(slv_reg5[21]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[22] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(s_axi_config_wdata[22]),
        .Q(slv_reg5[22]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[23] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg5[23]_i_1_n_0 ),
        .D(s_axi_config_wdata[23]),
        .Q(slv_reg5[23]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[24] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(s_axi_config_wdata[24]),
        .Q(slv_reg5[24]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[25] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(s_axi_config_wdata[25]),
        .Q(slv_reg5[25]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[26] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(s_axi_config_wdata[26]),
        .Q(slv_reg5[26]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[27] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(s_axi_config_wdata[27]),
        .Q(slv_reg5[27]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[28] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(s_axi_config_wdata[28]),
        .Q(slv_reg5[28]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[29] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(s_axi_config_wdata[29]),
        .Q(slv_reg5[29]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[2] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(s_axi_config_wdata[2]),
        .Q(slv_reg5[2]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[30] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(s_axi_config_wdata[30]),
        .Q(slv_reg5[30]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[31] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg5[31]_i_1_n_0 ),
        .D(s_axi_config_wdata[31]),
        .Q(slv_reg5[31]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[3] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(s_axi_config_wdata[3]),
        .Q(slv_reg5[3]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[4] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(s_axi_config_wdata[4]),
        .Q(slv_reg5[4]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[5] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(s_axi_config_wdata[5]),
        .Q(slv_reg5[5]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[6] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(s_axi_config_wdata[6]),
        .Q(slv_reg5[6]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[7] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg5[7]_i_1_n_0 ),
        .D(s_axi_config_wdata[7]),
        .Q(slv_reg5[7]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[8] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(s_axi_config_wdata[8]),
        .Q(slv_reg5[8]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg5_reg[9] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg5[15]_i_1_n_0 ),
        .D(s_axi_config_wdata[9]),
        .Q(slv_reg5[9]),
        .R(axi_awready_i_1_n_0));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_reg6[15]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[0]),
        .I2(p_0_in[1]),
        .I3(s_axi_config_wstrb[1]),
        .I4(p_0_in[2]),
        .O(\slv_reg6[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_reg6[23]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[0]),
        .I2(p_0_in[1]),
        .I3(s_axi_config_wstrb[2]),
        .I4(p_0_in[2]),
        .O(\slv_reg6[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_reg6[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[0]),
        .I2(p_0_in[1]),
        .I3(s_axi_config_wstrb[3]),
        .I4(p_0_in[2]),
        .O(\slv_reg6[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h20000000)) 
    \slv_reg6[7]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[0]),
        .I2(p_0_in[1]),
        .I3(s_axi_config_wstrb[0]),
        .I4(p_0_in[2]),
        .O(\slv_reg6[7]_i_1_n_0 ));
  FDRE \slv_reg6_reg[0] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(s_axi_config_wdata[0]),
        .Q(slv_reg6[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[10] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(s_axi_config_wdata[10]),
        .Q(slv_reg6[10]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[11] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(s_axi_config_wdata[11]),
        .Q(slv_reg6[11]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[12] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(s_axi_config_wdata[12]),
        .Q(slv_reg6[12]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[13] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(s_axi_config_wdata[13]),
        .Q(slv_reg6[13]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[14] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(s_axi_config_wdata[14]),
        .Q(slv_reg6[14]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[15] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(s_axi_config_wdata[15]),
        .Q(slv_reg6[15]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[16] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(s_axi_config_wdata[16]),
        .Q(slv_reg6[16]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[17] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(s_axi_config_wdata[17]),
        .Q(slv_reg6[17]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[18] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(s_axi_config_wdata[18]),
        .Q(slv_reg6[18]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[19] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(s_axi_config_wdata[19]),
        .Q(slv_reg6[19]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[1] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(s_axi_config_wdata[1]),
        .Q(slv_reg6[1]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[20] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(s_axi_config_wdata[20]),
        .Q(slv_reg6[20]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[21] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(s_axi_config_wdata[21]),
        .Q(slv_reg6[21]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[22] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(s_axi_config_wdata[22]),
        .Q(slv_reg6[22]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[23] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg6[23]_i_1_n_0 ),
        .D(s_axi_config_wdata[23]),
        .Q(slv_reg6[23]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[24] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(s_axi_config_wdata[24]),
        .Q(slv_reg6[24]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[25] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(s_axi_config_wdata[25]),
        .Q(slv_reg6[25]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[26] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(s_axi_config_wdata[26]),
        .Q(slv_reg6[26]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[27] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(s_axi_config_wdata[27]),
        .Q(slv_reg6[27]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[28] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(s_axi_config_wdata[28]),
        .Q(slv_reg6[28]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[29] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(s_axi_config_wdata[29]),
        .Q(slv_reg6[29]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[2] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(s_axi_config_wdata[2]),
        .Q(slv_reg6[2]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[30] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(s_axi_config_wdata[30]),
        .Q(slv_reg6[30]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[31] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg6[31]_i_1_n_0 ),
        .D(s_axi_config_wdata[31]),
        .Q(slv_reg6[31]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[3] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(s_axi_config_wdata[3]),
        .Q(slv_reg6[3]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[4] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(s_axi_config_wdata[4]),
        .Q(slv_reg6[4]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[5] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(s_axi_config_wdata[5]),
        .Q(slv_reg6[5]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[6] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(s_axi_config_wdata[6]),
        .Q(slv_reg6[6]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[7] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg6[7]_i_1_n_0 ),
        .D(s_axi_config_wdata[7]),
        .Q(slv_reg6[7]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[8] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(s_axi_config_wdata[8]),
        .Q(slv_reg6[8]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg6_reg[9] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg6[15]_i_1_n_0 ),
        .D(s_axi_config_wdata[9]),
        .Q(slv_reg6[9]),
        .R(axi_awready_i_1_n_0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \slv_reg7[15]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(p_0_in[2]),
        .I4(s_axi_config_wstrb[1]),
        .O(\slv_reg7[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \slv_reg7[23]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(p_0_in[2]),
        .I4(s_axi_config_wstrb[2]),
        .O(\slv_reg7[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \slv_reg7[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(p_0_in[2]),
        .I4(s_axi_config_wstrb[3]),
        .O(\slv_reg7[31]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \slv_reg7[7]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(p_0_in[2]),
        .I4(s_axi_config_wstrb[0]),
        .O(\slv_reg7[7]_i_1_n_0 ));
  FDRE \slv_reg7_reg[0] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(s_axi_config_wdata[0]),
        .Q(slv_reg7[0]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[10] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(s_axi_config_wdata[10]),
        .Q(slv_reg7[10]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[11] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(s_axi_config_wdata[11]),
        .Q(slv_reg7[11]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[12] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(s_axi_config_wdata[12]),
        .Q(slv_reg7[12]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[13] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(s_axi_config_wdata[13]),
        .Q(slv_reg7[13]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[14] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(s_axi_config_wdata[14]),
        .Q(slv_reg7[14]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[15] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(s_axi_config_wdata[15]),
        .Q(slv_reg7[15]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[16] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(s_axi_config_wdata[16]),
        .Q(slv_reg7[16]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[17] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(s_axi_config_wdata[17]),
        .Q(slv_reg7[17]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[18] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(s_axi_config_wdata[18]),
        .Q(slv_reg7[18]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[19] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(s_axi_config_wdata[19]),
        .Q(slv_reg7[19]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[1] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(s_axi_config_wdata[1]),
        .Q(slv_reg7[1]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[20] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(s_axi_config_wdata[20]),
        .Q(slv_reg7[20]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[21] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(s_axi_config_wdata[21]),
        .Q(slv_reg7[21]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[22] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(s_axi_config_wdata[22]),
        .Q(slv_reg7[22]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[23] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg7[23]_i_1_n_0 ),
        .D(s_axi_config_wdata[23]),
        .Q(slv_reg7[23]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[24] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(s_axi_config_wdata[24]),
        .Q(slv_reg7[24]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[25] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(s_axi_config_wdata[25]),
        .Q(slv_reg7[25]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[26] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(s_axi_config_wdata[26]),
        .Q(slv_reg7[26]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[27] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(s_axi_config_wdata[27]),
        .Q(slv_reg7[27]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[28] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(s_axi_config_wdata[28]),
        .Q(slv_reg7[28]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[29] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(s_axi_config_wdata[29]),
        .Q(slv_reg7[29]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[2] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(s_axi_config_wdata[2]),
        .Q(slv_reg7[2]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[30] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(s_axi_config_wdata[30]),
        .Q(slv_reg7[30]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[31] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg7[31]_i_1_n_0 ),
        .D(s_axi_config_wdata[31]),
        .Q(slv_reg7[31]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[3] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(s_axi_config_wdata[3]),
        .Q(slv_reg7[3]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[4] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(s_axi_config_wdata[4]),
        .Q(slv_reg7[4]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[5] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(s_axi_config_wdata[5]),
        .Q(slv_reg7[5]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[6] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(s_axi_config_wdata[6]),
        .Q(slv_reg7[6]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[7] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg7[7]_i_1_n_0 ),
        .D(s_axi_config_wdata[7]),
        .Q(slv_reg7[7]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[8] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(s_axi_config_wdata[8]),
        .Q(slv_reg7[8]),
        .R(axi_awready_i_1_n_0));
  FDRE \slv_reg7_reg[9] 
       (.C(s_axi_config_aclk),
        .CE(\slv_reg7[15]_i_1_n_0 ),
        .D(s_axi_config_wdata[9]),
        .Q(slv_reg7[9]),
        .R(axi_awready_i_1_n_0));
  LUT3 #(
    .INIT(8'h20)) 
    slv_reg_rden
       (.I0(s_axi_config_arvalid),
        .I1(s_axi_config_rvalid),
        .I2(axi_arready_reg_0),
        .O(slv_reg_rden__0));
endmodule

(* CHECK_LICENSE_TYPE = "b24_to_float,floating_point_v7_1_8,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "b24_to_float" *) 
(* X_CORE_INFO = "floating_point_v7_1_8,Vivado 2019.1" *) 
module effects_loop_audio_fifo2stream_v2_0_0_b24_to_float
   (aclk,
    s_axis_a_tvalid,
    s_axis_a_tready,
    s_axis_a_tdata,
    m_axis_result_tvalid,
    m_axis_result_tdata);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 aclk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME aclk_intf, ASSOCIATED_BUSIF S_AXIS_OPERATION:M_AXIS_RESULT:S_AXIS_C:S_AXIS_B:S_AXIS_A, ASSOCIATED_RESET aresetn, ASSOCIATED_CLKEN aclken, FREQ_HZ 10000000, PHASE 0.000, INSERT_VIP 0" *) input aclk;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 S_AXIS_A TVALID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXIS_A, TDATA_NUM_BYTES 3, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.000, LAYERED_METADATA undef, INSERT_VIP 0" *) input s_axis_a_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 S_AXIS_A TREADY" *) output s_axis_a_tready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 S_AXIS_A TDATA" *) input [23:0]s_axis_a_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 M_AXIS_RESULT TVALID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME M_AXIS_RESULT, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 0, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.000, LAYERED_METADATA undef, INSERT_VIP 0" *) output m_axis_result_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 M_AXIS_RESULT TDATA" *) output [31:0]m_axis_result_tdata;

  wire aclk;
  wire [31:0]m_axis_result_tdata;
  wire m_axis_result_tvalid;
  wire [23:0]s_axis_a_tdata;
  wire s_axis_a_tready;
  wire s_axis_a_tvalid;
  wire NLW_U0_m_axis_result_tlast_UNCONNECTED;
  wire NLW_U0_s_axis_b_tready_UNCONNECTED;
  wire NLW_U0_s_axis_c_tready_UNCONNECTED;
  wire NLW_U0_s_axis_operation_tready_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_result_tuser_UNCONNECTED;

  (* C_ACCUM_INPUT_MSB = "0" *) 
  (* C_ACCUM_LSB = "-21" *) 
  (* C_ACCUM_MSB = "32" *) 
  (* C_A_FRACTION_WIDTH = "23" *) 
  (* C_A_TDATA_WIDTH = "24" *) 
  (* C_A_TUSER_WIDTH = "1" *) 
  (* C_A_WIDTH = "24" *) 
  (* C_BRAM_USAGE = "0" *) 
  (* C_B_FRACTION_WIDTH = "23" *) 
  (* C_B_TDATA_WIDTH = "24" *) 
  (* C_B_TUSER_WIDTH = "1" *) 
  (* C_B_WIDTH = "24" *) 
  (* C_COMPARE_OPERATION = "8" *) 
  (* C_C_FRACTION_WIDTH = "23" *) 
  (* C_C_TDATA_WIDTH = "24" *) 
  (* C_C_TUSER_WIDTH = "1" *) 
  (* C_C_WIDTH = "24" *) 
  (* C_FIXED_DATA_UNSIGNED = "0" *) 
  (* C_HAS_ABSOLUTE = "0" *) 
  (* C_HAS_ACCUMULATOR_A = "0" *) 
  (* C_HAS_ACCUMULATOR_PRIMITIVE_A = "0" *) 
  (* C_HAS_ACCUMULATOR_PRIMITIVE_S = "0" *) 
  (* C_HAS_ACCUMULATOR_S = "0" *) 
  (* C_HAS_ACCUM_INPUT_OVERFLOW = "0" *) 
  (* C_HAS_ACCUM_OVERFLOW = "0" *) 
  (* C_HAS_ACLKEN = "0" *) 
  (* C_HAS_ADD = "0" *) 
  (* C_HAS_ARESETN = "0" *) 
  (* C_HAS_A_TLAST = "0" *) 
  (* C_HAS_A_TUSER = "0" *) 
  (* C_HAS_B = "0" *) 
  (* C_HAS_B_TLAST = "0" *) 
  (* C_HAS_B_TUSER = "0" *) 
  (* C_HAS_C = "0" *) 
  (* C_HAS_COMPARE = "0" *) 
  (* C_HAS_C_TLAST = "0" *) 
  (* C_HAS_C_TUSER = "0" *) 
  (* C_HAS_DIVIDE = "0" *) 
  (* C_HAS_DIVIDE_BY_ZERO = "0" *) 
  (* C_HAS_EXPONENTIAL = "0" *) 
  (* C_HAS_FIX_TO_FLT = "1" *) 
  (* C_HAS_FLT_TO_FIX = "0" *) 
  (* C_HAS_FLT_TO_FLT = "0" *) 
  (* C_HAS_FMA = "0" *) 
  (* C_HAS_FMS = "0" *) 
  (* C_HAS_INVALID_OP = "0" *) 
  (* C_HAS_LOGARITHM = "0" *) 
  (* C_HAS_MULTIPLY = "0" *) 
  (* C_HAS_OPERATION = "0" *) 
  (* C_HAS_OPERATION_TLAST = "0" *) 
  (* C_HAS_OPERATION_TUSER = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_RECIP = "0" *) 
  (* C_HAS_RECIP_SQRT = "0" *) 
  (* C_HAS_RESULT_TLAST = "0" *) 
  (* C_HAS_RESULT_TUSER = "0" *) 
  (* C_HAS_SQRT = "0" *) 
  (* C_HAS_SUBTRACT = "0" *) 
  (* C_HAS_UNDERFLOW = "0" *) 
  (* C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A = "0" *) 
  (* C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S = "0" *) 
  (* C_HAS_UNFUSED_MULTIPLY_ADD = "0" *) 
  (* C_HAS_UNFUSED_MULTIPLY_SUB = "0" *) 
  (* C_LATENCY = "7" *) 
  (* C_MULT_USAGE = "0" *) 
  (* C_OPERATION_TDATA_WIDTH = "8" *) 
  (* C_OPERATION_TUSER_WIDTH = "1" *) 
  (* C_OPTIMIZATION = "1" *) 
  (* C_RATE = "1" *) 
  (* C_RESULT_FRACTION_WIDTH = "24" *) 
  (* C_RESULT_TDATA_WIDTH = "32" *) 
  (* C_RESULT_TUSER_WIDTH = "1" *) 
  (* C_RESULT_WIDTH = "32" *) 
  (* C_THROTTLE_SCHEME = "4" *) 
  (* C_TLAST_RESOLUTION = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8__parameterized1 U0
       (.aclk(aclk),
        .aclken(1'b1),
        .aresetn(1'b1),
        .m_axis_result_tdata(m_axis_result_tdata),
        .m_axis_result_tlast(NLW_U0_m_axis_result_tlast_UNCONNECTED),
        .m_axis_result_tready(1'b0),
        .m_axis_result_tuser(NLW_U0_m_axis_result_tuser_UNCONNECTED[0]),
        .m_axis_result_tvalid(m_axis_result_tvalid),
        .s_axis_a_tdata(s_axis_a_tdata),
        .s_axis_a_tlast(1'b0),
        .s_axis_a_tready(s_axis_a_tready),
        .s_axis_a_tuser(1'b0),
        .s_axis_a_tvalid(s_axis_a_tvalid),
        .s_axis_b_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_b_tlast(1'b0),
        .s_axis_b_tready(NLW_U0_s_axis_b_tready_UNCONNECTED),
        .s_axis_b_tuser(1'b0),
        .s_axis_b_tvalid(1'b0),
        .s_axis_c_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_c_tlast(1'b0),
        .s_axis_c_tready(NLW_U0_s_axis_c_tready_UNCONNECTED),
        .s_axis_c_tuser(1'b0),
        .s_axis_c_tvalid(1'b0),
        .s_axis_operation_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_operation_tlast(1'b0),
        .s_axis_operation_tready(NLW_U0_s_axis_operation_tready_UNCONNECTED),
        .s_axis_operation_tuser(1'b0),
        .s_axis_operation_tvalid(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "fifo_L_R,fifo_generator_v13_2_4,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "fifo_L_R" *) 
(* X_CORE_INFO = "fifo_generator_v13_2_4,Vivado 2019.1" *) 
module effects_loop_audio_fifo2stream_v2_0_0_fifo_L_R
   (clk,
    srst,
    din,
    wr_en,
    rd_en,
    dout,
    full,
    overflow,
    empty,
    valid,
    underflow,
    data_count);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 core_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME core_clk, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input clk;
  input srst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA" *) input [47:0]din;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN" *) input wr_en;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN" *) input rd_en;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA" *) output [47:0]dout;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL" *) output full;
  output overflow;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY" *) output empty;
  output valid;
  output underflow;
  output [13:0]data_count;

  wire clk;
  wire [13:0]data_count;
  wire [47:0]din;
  wire [47:0]dout;
  wire empty;
  wire full;
  wire overflow;
  wire rd_en;
  wire srst;
  wire underflow;
  wire valid;
  wire wr_en;
  wire NLW_U0_almost_empty_UNCONNECTED;
  wire NLW_U0_almost_full_UNCONNECTED;
  wire NLW_U0_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_overflow_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_full_UNCONNECTED;
  wire NLW_U0_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_underflow_UNCONNECTED;
  wire NLW_U0_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_overflow_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_full_UNCONNECTED;
  wire NLW_U0_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_underflow_UNCONNECTED;
  wire NLW_U0_axi_b_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_overflow_UNCONNECTED;
  wire NLW_U0_axi_b_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_b_prog_full_UNCONNECTED;
  wire NLW_U0_axi_b_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_underflow_UNCONNECTED;
  wire NLW_U0_axi_r_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_overflow_UNCONNECTED;
  wire NLW_U0_axi_r_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_r_prog_full_UNCONNECTED;
  wire NLW_U0_axi_r_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_underflow_UNCONNECTED;
  wire NLW_U0_axi_w_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_overflow_UNCONNECTED;
  wire NLW_U0_axi_w_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_w_prog_full_UNCONNECTED;
  wire NLW_U0_axi_w_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_underflow_UNCONNECTED;
  wire NLW_U0_axis_dbiterr_UNCONNECTED;
  wire NLW_U0_axis_overflow_UNCONNECTED;
  wire NLW_U0_axis_prog_empty_UNCONNECTED;
  wire NLW_U0_axis_prog_full_UNCONNECTED;
  wire NLW_U0_axis_sbiterr_UNCONNECTED;
  wire NLW_U0_axis_underflow_UNCONNECTED;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_m_axi_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_awvalid_UNCONNECTED;
  wire NLW_U0_m_axi_bready_UNCONNECTED;
  wire NLW_U0_m_axi_rready_UNCONNECTED;
  wire NLW_U0_m_axi_wlast_UNCONNECTED;
  wire NLW_U0_m_axi_wvalid_UNCONNECTED;
  wire NLW_U0_m_axis_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_tvalid_UNCONNECTED;
  wire NLW_U0_prog_empty_UNCONNECTED;
  wire NLW_U0_prog_full_UNCONNECTED;
  wire NLW_U0_rd_rst_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_s_axis_tready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire NLW_U0_wr_ack_UNCONNECTED;
  wire NLW_U0_wr_rst_busy_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_wr_data_count_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_awlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awuser_UNCONNECTED;
  wire [63:0]NLW_U0_m_axi_wdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wuser_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_tdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tdest_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tid_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tkeep_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tstrb_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_tuser_UNCONNECTED;
  wire [13:0]NLW_U0_rd_data_count_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_ruser_UNCONNECTED;
  wire [13:0]NLW_U0_wr_data_count_UNCONNECTED;

  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "8" *) 
  (* C_AXIS_TDEST_WIDTH = "1" *) 
  (* C_AXIS_TID_WIDTH = "1" *) 
  (* C_AXIS_TKEEP_WIDTH = "1" *) 
  (* C_AXIS_TSTRB_WIDTH = "1" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "1" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "1" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "1" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "14" *) 
  (* C_DEFAULT_VALUE = "BlankString" *) 
  (* C_DIN_WIDTH = "48" *) 
  (* C_DIN_WIDTH_AXIS = "1" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "1" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "0" *) 
  (* C_DOUT_WIDTH = "48" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_FULL_FLAGS_RST_VAL = "0" *) 
  (* C_HAS_ALMOST_EMPTY = "0" *) 
  (* C_HAS_ALMOST_FULL = "0" *) 
  (* C_HAS_AXIS_TDATA = "1" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "1" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "1" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "1" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "1" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "1" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "0" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "0" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "1" *) 
  (* C_HAS_UNDERFLOW = "1" *) 
  (* C_HAS_VALID = "1" *) 
  (* C_HAS_WR_ACK = "0" *) 
  (* C_HAS_WR_DATA_COUNT = "0" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "0" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_MEMORY_TYPE = "1" *) 
  (* C_MIF_FILE_NAME = "BlankString" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "0" *) 
  (* C_PRELOAD_REGS = "1" *) 
  (* C_PRIM_FIFO_TYPE = "8kx4" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "4" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "5" *) 
  (* C_PROG_EMPTY_TYPE = "0" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "8191" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "8190" *) 
  (* C_PROG_FULL_TYPE = "0" *) 
  (* C_PROG_FULL_TYPE_AXIS = "0" *) 
  (* C_PROG_FULL_TYPE_RACH = "0" *) 
  (* C_PROG_FULL_TYPE_RDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WACH = "0" *) 
  (* C_PROG_FULL_TYPE_WDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WRCH = "0" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "14" *) 
  (* C_RD_DEPTH = "8192" *) 
  (* C_RD_FREQ = "1" *) 
  (* C_RD_PNTR_WIDTH = "13" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "2" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "1" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "0" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "1" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "14" *) 
  (* C_WR_DEPTH = "8192" *) 
  (* C_WR_DEPTH_AXIS = "1024" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "1" *) 
  (* C_WR_PNTR_WIDTH = "13" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "10" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4 U0
       (.almost_empty(NLW_U0_almost_empty_UNCONNECTED),
        .almost_full(NLW_U0_almost_full_UNCONNECTED),
        .axi_ar_data_count(NLW_U0_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_U0_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(NLW_U0_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_U0_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(NLW_U0_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(NLW_U0_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_U0_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_U0_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_U0_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_U0_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_U0_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(NLW_U0_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_U0_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(NLW_U0_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(NLW_U0_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_U0_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_U0_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_U0_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_U0_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_U0_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(NLW_U0_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_U0_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(NLW_U0_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(NLW_U0_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_U0_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_U0_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_U0_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_U0_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_U0_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(NLW_U0_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_U0_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(NLW_U0_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(NLW_U0_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_U0_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_U0_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_U0_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_U0_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_U0_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(NLW_U0_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_U0_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(NLW_U0_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(NLW_U0_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_U0_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_U0_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_U0_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_U0_axis_data_count_UNCONNECTED[10:0]),
        .axis_dbiterr(NLW_U0_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(NLW_U0_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_U0_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(NLW_U0_axis_prog_full_UNCONNECTED),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(NLW_U0_axis_rd_data_count_UNCONNECTED[10:0]),
        .axis_sbiterr(NLW_U0_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_U0_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_U0_axis_wr_data_count_UNCONNECTED[10:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(clk),
        .data_count(data_count),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(1'b0),
        .m_aclk_en(1'b0),
        .m_axi_araddr(NLW_U0_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_U0_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_U0_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_U0_m_axi_arid_UNCONNECTED[0]),
        .m_axi_arlen(NLW_U0_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_U0_m_axi_arlock_UNCONNECTED[0]),
        .m_axi_arprot(NLW_U0_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_U0_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(NLW_U0_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_U0_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_U0_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_U0_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_U0_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_U0_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_U0_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_U0_m_axi_awid_UNCONNECTED[0]),
        .m_axi_awlen(NLW_U0_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_U0_m_axi_awlock_UNCONNECTED[0]),
        .m_axi_awprot(NLW_U0_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_U0_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(NLW_U0_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_U0_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_U0_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_U0_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid(1'b0),
        .m_axi_bready(NLW_U0_m_axi_bready_UNCONNECTED),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid(1'b0),
        .m_axi_rlast(1'b0),
        .m_axi_rready(NLW_U0_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(NLW_U0_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_U0_m_axi_wid_UNCONNECTED[0]),
        .m_axi_wlast(NLW_U0_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(NLW_U0_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_U0_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_U0_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(NLW_U0_m_axis_tdata_UNCONNECTED[7:0]),
        .m_axis_tdest(NLW_U0_m_axis_tdest_UNCONNECTED[0]),
        .m_axis_tid(NLW_U0_m_axis_tid_UNCONNECTED[0]),
        .m_axis_tkeep(NLW_U0_m_axis_tkeep_UNCONNECTED[0]),
        .m_axis_tlast(NLW_U0_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(NLW_U0_m_axis_tstrb_UNCONNECTED[0]),
        .m_axis_tuser(NLW_U0_m_axis_tuser_UNCONNECTED[3:0]),
        .m_axis_tvalid(NLW_U0_m_axis_tvalid_UNCONNECTED),
        .overflow(overflow),
        .prog_empty(NLW_U0_prog_empty_UNCONNECTED),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full(NLW_U0_prog_full_UNCONNECTED),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(1'b0),
        .rd_data_count(NLW_U0_rd_data_count_UNCONNECTED[13:0]),
        .rd_en(rd_en),
        .rd_rst(1'b0),
        .rd_rst_busy(NLW_U0_rd_rst_busy_UNCONNECTED),
        .rst(1'b0),
        .s_aclk(1'b0),
        .s_aclk_en(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid(1'b0),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock(1'b0),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid(1'b0),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock(1'b0),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_U0_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_U0_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid(1'b0),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tdest(1'b0),
        .s_axis_tid(1'b0),
        .s_axis_tkeep(1'b0),
        .s_axis_tlast(1'b0),
        .s_axis_tready(NLW_U0_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb(1'b0),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .srst(srst),
        .underflow(underflow),
        .valid(valid),
        .wr_ack(NLW_U0_wr_ack_UNCONNECTED),
        .wr_clk(1'b0),
        .wr_data_count(NLW_U0_wr_data_count_UNCONNECTED[13:0]),
        .wr_en(wr_en),
        .wr_rst(1'b0),
        .wr_rst_busy(NLW_U0_wr_rst_busy_UNCONNECTED));
endmodule

(* CHECK_LICENSE_TYPE = "fifo_L_R,fifo_generator_v13_2_4,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "fifo_L_R" *) 
(* X_CORE_INFO = "fifo_generator_v13_2_4,Vivado 2019.1" *) 
module effects_loop_audio_fifo2stream_v2_0_0_fifo_L_R__xdcDup__1
   (clk,
    srst,
    din,
    wr_en,
    rd_en,
    dout,
    full,
    overflow,
    empty,
    valid,
    underflow,
    data_count);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 core_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME core_clk, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input clk;
  input srst;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA" *) input [47:0]din;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN" *) input wr_en;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN" *) input rd_en;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA" *) output [47:0]dout;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL" *) output full;
  output overflow;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY" *) output empty;
  output valid;
  output underflow;
  output [13:0]data_count;

  wire clk;
  wire [13:0]data_count;
  wire [47:0]din;
  wire [47:0]dout;
  wire empty;
  wire full;
  wire overflow;
  wire rd_en;
  wire srst;
  wire underflow;
  wire valid;
  wire wr_en;
  wire NLW_U0_almost_empty_UNCONNECTED;
  wire NLW_U0_almost_full_UNCONNECTED;
  wire NLW_U0_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_overflow_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_full_UNCONNECTED;
  wire NLW_U0_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_underflow_UNCONNECTED;
  wire NLW_U0_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_overflow_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_full_UNCONNECTED;
  wire NLW_U0_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_underflow_UNCONNECTED;
  wire NLW_U0_axi_b_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_overflow_UNCONNECTED;
  wire NLW_U0_axi_b_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_b_prog_full_UNCONNECTED;
  wire NLW_U0_axi_b_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_underflow_UNCONNECTED;
  wire NLW_U0_axi_r_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_overflow_UNCONNECTED;
  wire NLW_U0_axi_r_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_r_prog_full_UNCONNECTED;
  wire NLW_U0_axi_r_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_underflow_UNCONNECTED;
  wire NLW_U0_axi_w_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_overflow_UNCONNECTED;
  wire NLW_U0_axi_w_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_w_prog_full_UNCONNECTED;
  wire NLW_U0_axi_w_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_underflow_UNCONNECTED;
  wire NLW_U0_axis_dbiterr_UNCONNECTED;
  wire NLW_U0_axis_overflow_UNCONNECTED;
  wire NLW_U0_axis_prog_empty_UNCONNECTED;
  wire NLW_U0_axis_prog_full_UNCONNECTED;
  wire NLW_U0_axis_sbiterr_UNCONNECTED;
  wire NLW_U0_axis_underflow_UNCONNECTED;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_m_axi_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_awvalid_UNCONNECTED;
  wire NLW_U0_m_axi_bready_UNCONNECTED;
  wire NLW_U0_m_axi_rready_UNCONNECTED;
  wire NLW_U0_m_axi_wlast_UNCONNECTED;
  wire NLW_U0_m_axi_wvalid_UNCONNECTED;
  wire NLW_U0_m_axis_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_tvalid_UNCONNECTED;
  wire NLW_U0_prog_empty_UNCONNECTED;
  wire NLW_U0_prog_full_UNCONNECTED;
  wire NLW_U0_rd_rst_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_s_axis_tready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire NLW_U0_wr_ack_UNCONNECTED;
  wire NLW_U0_wr_rst_busy_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_wr_data_count_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_awlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awuser_UNCONNECTED;
  wire [63:0]NLW_U0_m_axi_wdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wuser_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_tdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tdest_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tid_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tkeep_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tstrb_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_tuser_UNCONNECTED;
  wire [13:0]NLW_U0_rd_data_count_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_ruser_UNCONNECTED;
  wire [13:0]NLW_U0_wr_data_count_UNCONNECTED;

  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "8" *) 
  (* C_AXIS_TDEST_WIDTH = "1" *) 
  (* C_AXIS_TID_WIDTH = "1" *) 
  (* C_AXIS_TKEEP_WIDTH = "1" *) 
  (* C_AXIS_TSTRB_WIDTH = "1" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "1" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "1" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "1" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "14" *) 
  (* C_DEFAULT_VALUE = "BlankString" *) 
  (* C_DIN_WIDTH = "48" *) 
  (* C_DIN_WIDTH_AXIS = "1" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "1" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "0" *) 
  (* C_DOUT_WIDTH = "48" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_FULL_FLAGS_RST_VAL = "0" *) 
  (* C_HAS_ALMOST_EMPTY = "0" *) 
  (* C_HAS_ALMOST_FULL = "0" *) 
  (* C_HAS_AXIS_TDATA = "1" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "1" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "1" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "1" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "1" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "1" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "0" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "0" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "1" *) 
  (* C_HAS_UNDERFLOW = "1" *) 
  (* C_HAS_VALID = "1" *) 
  (* C_HAS_WR_ACK = "0" *) 
  (* C_HAS_WR_DATA_COUNT = "0" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "0" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_MEMORY_TYPE = "1" *) 
  (* C_MIF_FILE_NAME = "BlankString" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "0" *) 
  (* C_PRELOAD_REGS = "1" *) 
  (* C_PRIM_FIFO_TYPE = "8kx4" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "4" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "5" *) 
  (* C_PROG_EMPTY_TYPE = "0" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "8191" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "8190" *) 
  (* C_PROG_FULL_TYPE = "0" *) 
  (* C_PROG_FULL_TYPE_AXIS = "0" *) 
  (* C_PROG_FULL_TYPE_RACH = "0" *) 
  (* C_PROG_FULL_TYPE_RDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WACH = "0" *) 
  (* C_PROG_FULL_TYPE_WDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WRCH = "0" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "14" *) 
  (* C_RD_DEPTH = "8192" *) 
  (* C_RD_FREQ = "1" *) 
  (* C_RD_PNTR_WIDTH = "13" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "2" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "1" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "0" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "1" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "14" *) 
  (* C_WR_DEPTH = "8192" *) 
  (* C_WR_DEPTH_AXIS = "1024" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "1" *) 
  (* C_WR_PNTR_WIDTH = "13" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "10" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2 U0
       (.almost_empty(NLW_U0_almost_empty_UNCONNECTED),
        .almost_full(NLW_U0_almost_full_UNCONNECTED),
        .axi_ar_data_count(NLW_U0_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_U0_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(NLW_U0_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_U0_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(NLW_U0_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(NLW_U0_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_U0_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_U0_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_U0_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_U0_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_U0_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(NLW_U0_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_U0_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(NLW_U0_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(NLW_U0_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_U0_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_U0_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_U0_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_U0_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_U0_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(NLW_U0_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_U0_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(NLW_U0_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(NLW_U0_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_U0_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_U0_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_U0_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_U0_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_U0_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(NLW_U0_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_U0_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(NLW_U0_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(NLW_U0_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_U0_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_U0_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_U0_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_U0_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_U0_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(NLW_U0_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_U0_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(NLW_U0_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(NLW_U0_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_U0_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_U0_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_U0_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_U0_axis_data_count_UNCONNECTED[10:0]),
        .axis_dbiterr(NLW_U0_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(NLW_U0_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_U0_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(NLW_U0_axis_prog_full_UNCONNECTED),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(NLW_U0_axis_rd_data_count_UNCONNECTED[10:0]),
        .axis_sbiterr(NLW_U0_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_U0_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_U0_axis_wr_data_count_UNCONNECTED[10:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(clk),
        .data_count(data_count),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(1'b0),
        .m_aclk_en(1'b0),
        .m_axi_araddr(NLW_U0_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_U0_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_U0_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_U0_m_axi_arid_UNCONNECTED[0]),
        .m_axi_arlen(NLW_U0_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_U0_m_axi_arlock_UNCONNECTED[0]),
        .m_axi_arprot(NLW_U0_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_U0_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(NLW_U0_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_U0_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_U0_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_U0_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_U0_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_U0_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_U0_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_U0_m_axi_awid_UNCONNECTED[0]),
        .m_axi_awlen(NLW_U0_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_U0_m_axi_awlock_UNCONNECTED[0]),
        .m_axi_awprot(NLW_U0_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_U0_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(NLW_U0_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_U0_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_U0_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_U0_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid(1'b0),
        .m_axi_bready(NLW_U0_m_axi_bready_UNCONNECTED),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid(1'b0),
        .m_axi_rlast(1'b0),
        .m_axi_rready(NLW_U0_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(NLW_U0_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_U0_m_axi_wid_UNCONNECTED[0]),
        .m_axi_wlast(NLW_U0_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(NLW_U0_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_U0_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_U0_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(NLW_U0_m_axis_tdata_UNCONNECTED[7:0]),
        .m_axis_tdest(NLW_U0_m_axis_tdest_UNCONNECTED[0]),
        .m_axis_tid(NLW_U0_m_axis_tid_UNCONNECTED[0]),
        .m_axis_tkeep(NLW_U0_m_axis_tkeep_UNCONNECTED[0]),
        .m_axis_tlast(NLW_U0_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(NLW_U0_m_axis_tstrb_UNCONNECTED[0]),
        .m_axis_tuser(NLW_U0_m_axis_tuser_UNCONNECTED[3:0]),
        .m_axis_tvalid(NLW_U0_m_axis_tvalid_UNCONNECTED),
        .overflow(overflow),
        .prog_empty(NLW_U0_prog_empty_UNCONNECTED),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full(NLW_U0_prog_full_UNCONNECTED),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(1'b0),
        .rd_data_count(NLW_U0_rd_data_count_UNCONNECTED[13:0]),
        .rd_en(rd_en),
        .rd_rst(1'b0),
        .rd_rst_busy(NLW_U0_rd_rst_busy_UNCONNECTED),
        .rst(1'b0),
        .s_aclk(1'b0),
        .s_aclk_en(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid(1'b0),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock(1'b0),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid(1'b0),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock(1'b0),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_U0_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_U0_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid(1'b0),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tdest(1'b0),
        .s_axis_tid(1'b0),
        .s_axis_tkeep(1'b0),
        .s_axis_tlast(1'b0),
        .s_axis_tready(NLW_U0_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb(1'b0),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .srst(srst),
        .underflow(underflow),
        .valid(valid),
        .wr_ack(NLW_U0_wr_ack_UNCONNECTED),
        .wr_clk(1'b0),
        .wr_data_count(NLW_U0_wr_data_count_UNCONNECTED[13:0]),
        .wr_en(wr_en),
        .wr_rst(1'b0),
        .wr_rst_busy(NLW_U0_wr_rst_busy_UNCONNECTED));
endmodule

(* CHECK_LICENSE_TYPE = "fifo_L_R_float,fifo_generator_v13_2_4,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "fifo_L_R_float" *) 
(* X_CORE_INFO = "fifo_generator_v13_2_4,Vivado 2019.1" *) 
module effects_loop_audio_fifo2stream_v2_0_0_fifo_L_R_float
   (clk,
    din,
    wr_en,
    rd_en,
    dout,
    full,
    empty,
    valid,
    data_count);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 core_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME core_clk, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input clk;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA" *) input [63:0]din;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN" *) input wr_en;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN" *) input rd_en;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA" *) output [63:0]dout;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL" *) output full;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY" *) output empty;
  output valid;
  output [13:0]data_count;

  wire clk;
  wire [13:0]data_count;
  wire [63:0]din;
  wire [63:0]dout;
  wire empty;
  wire full;
  wire rd_en;
  wire valid;
  wire wr_en;
  wire NLW_U0_almost_empty_UNCONNECTED;
  wire NLW_U0_almost_full_UNCONNECTED;
  wire NLW_U0_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_overflow_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_full_UNCONNECTED;
  wire NLW_U0_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_underflow_UNCONNECTED;
  wire NLW_U0_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_overflow_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_full_UNCONNECTED;
  wire NLW_U0_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_underflow_UNCONNECTED;
  wire NLW_U0_axi_b_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_overflow_UNCONNECTED;
  wire NLW_U0_axi_b_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_b_prog_full_UNCONNECTED;
  wire NLW_U0_axi_b_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_underflow_UNCONNECTED;
  wire NLW_U0_axi_r_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_overflow_UNCONNECTED;
  wire NLW_U0_axi_r_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_r_prog_full_UNCONNECTED;
  wire NLW_U0_axi_r_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_underflow_UNCONNECTED;
  wire NLW_U0_axi_w_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_overflow_UNCONNECTED;
  wire NLW_U0_axi_w_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_w_prog_full_UNCONNECTED;
  wire NLW_U0_axi_w_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_underflow_UNCONNECTED;
  wire NLW_U0_axis_dbiterr_UNCONNECTED;
  wire NLW_U0_axis_overflow_UNCONNECTED;
  wire NLW_U0_axis_prog_empty_UNCONNECTED;
  wire NLW_U0_axis_prog_full_UNCONNECTED;
  wire NLW_U0_axis_sbiterr_UNCONNECTED;
  wire NLW_U0_axis_underflow_UNCONNECTED;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_m_axi_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_awvalid_UNCONNECTED;
  wire NLW_U0_m_axi_bready_UNCONNECTED;
  wire NLW_U0_m_axi_rready_UNCONNECTED;
  wire NLW_U0_m_axi_wlast_UNCONNECTED;
  wire NLW_U0_m_axi_wvalid_UNCONNECTED;
  wire NLW_U0_m_axis_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_tvalid_UNCONNECTED;
  wire NLW_U0_overflow_UNCONNECTED;
  wire NLW_U0_prog_empty_UNCONNECTED;
  wire NLW_U0_prog_full_UNCONNECTED;
  wire NLW_U0_rd_rst_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_s_axis_tready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire NLW_U0_underflow_UNCONNECTED;
  wire NLW_U0_wr_ack_UNCONNECTED;
  wire NLW_U0_wr_rst_busy_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_wr_data_count_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_awlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awuser_UNCONNECTED;
  wire [63:0]NLW_U0_m_axi_wdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wuser_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_tdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tdest_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tid_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tkeep_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tstrb_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_tuser_UNCONNECTED;
  wire [13:0]NLW_U0_rd_data_count_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_ruser_UNCONNECTED;
  wire [13:0]NLW_U0_wr_data_count_UNCONNECTED;

  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "8" *) 
  (* C_AXIS_TDEST_WIDTH = "1" *) 
  (* C_AXIS_TID_WIDTH = "1" *) 
  (* C_AXIS_TKEEP_WIDTH = "1" *) 
  (* C_AXIS_TSTRB_WIDTH = "1" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "1" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "1" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "1" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "14" *) 
  (* C_DEFAULT_VALUE = "BlankString" *) 
  (* C_DIN_WIDTH = "64" *) 
  (* C_DIN_WIDTH_AXIS = "1" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "1" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "0" *) 
  (* C_DOUT_WIDTH = "64" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_FULL_FLAGS_RST_VAL = "0" *) 
  (* C_HAS_ALMOST_EMPTY = "0" *) 
  (* C_HAS_ALMOST_FULL = "0" *) 
  (* C_HAS_AXIS_TDATA = "1" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "1" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "1" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "1" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "1" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "0" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "0" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "0" *) 
  (* C_HAS_UNDERFLOW = "0" *) 
  (* C_HAS_VALID = "1" *) 
  (* C_HAS_WR_ACK = "0" *) 
  (* C_HAS_WR_DATA_COUNT = "0" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "0" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_MEMORY_TYPE = "1" *) 
  (* C_MIF_FILE_NAME = "BlankString" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "0" *) 
  (* C_PRELOAD_REGS = "1" *) 
  (* C_PRIM_FIFO_TYPE = "8kx4" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "4" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "5" *) 
  (* C_PROG_EMPTY_TYPE = "0" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "8191" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "8190" *) 
  (* C_PROG_FULL_TYPE = "0" *) 
  (* C_PROG_FULL_TYPE_AXIS = "0" *) 
  (* C_PROG_FULL_TYPE_RACH = "0" *) 
  (* C_PROG_FULL_TYPE_RDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WACH = "0" *) 
  (* C_PROG_FULL_TYPE_WDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WRCH = "0" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "14" *) 
  (* C_RD_DEPTH = "8192" *) 
  (* C_RD_FREQ = "1" *) 
  (* C_RD_PNTR_WIDTH = "13" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "2" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "0" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "1" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "14" *) 
  (* C_WR_DEPTH = "8192" *) 
  (* C_WR_DEPTH_AXIS = "1024" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "1" *) 
  (* C_WR_PNTR_WIDTH = "13" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "10" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2 U0
       (.almost_empty(NLW_U0_almost_empty_UNCONNECTED),
        .almost_full(NLW_U0_almost_full_UNCONNECTED),
        .axi_ar_data_count(NLW_U0_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_U0_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(NLW_U0_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_U0_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(NLW_U0_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(NLW_U0_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_U0_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_U0_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_U0_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_U0_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_U0_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(NLW_U0_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_U0_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(NLW_U0_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(NLW_U0_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_U0_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_U0_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_U0_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_U0_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_U0_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(NLW_U0_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_U0_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(NLW_U0_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(NLW_U0_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_U0_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_U0_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_U0_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_U0_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_U0_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(NLW_U0_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_U0_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(NLW_U0_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(NLW_U0_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_U0_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_U0_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_U0_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_U0_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_U0_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(NLW_U0_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_U0_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(NLW_U0_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(NLW_U0_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_U0_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_U0_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_U0_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_U0_axis_data_count_UNCONNECTED[10:0]),
        .axis_dbiterr(NLW_U0_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(NLW_U0_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_U0_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(NLW_U0_axis_prog_full_UNCONNECTED),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(NLW_U0_axis_rd_data_count_UNCONNECTED[10:0]),
        .axis_sbiterr(NLW_U0_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_U0_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_U0_axis_wr_data_count_UNCONNECTED[10:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(clk),
        .data_count(data_count),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(1'b0),
        .m_aclk_en(1'b0),
        .m_axi_araddr(NLW_U0_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_U0_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_U0_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_U0_m_axi_arid_UNCONNECTED[0]),
        .m_axi_arlen(NLW_U0_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_U0_m_axi_arlock_UNCONNECTED[0]),
        .m_axi_arprot(NLW_U0_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_U0_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(NLW_U0_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_U0_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_U0_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_U0_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_U0_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_U0_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_U0_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_U0_m_axi_awid_UNCONNECTED[0]),
        .m_axi_awlen(NLW_U0_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_U0_m_axi_awlock_UNCONNECTED[0]),
        .m_axi_awprot(NLW_U0_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_U0_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(NLW_U0_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_U0_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_U0_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_U0_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid(1'b0),
        .m_axi_bready(NLW_U0_m_axi_bready_UNCONNECTED),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid(1'b0),
        .m_axi_rlast(1'b0),
        .m_axi_rready(NLW_U0_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(NLW_U0_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_U0_m_axi_wid_UNCONNECTED[0]),
        .m_axi_wlast(NLW_U0_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(NLW_U0_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_U0_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_U0_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(NLW_U0_m_axis_tdata_UNCONNECTED[7:0]),
        .m_axis_tdest(NLW_U0_m_axis_tdest_UNCONNECTED[0]),
        .m_axis_tid(NLW_U0_m_axis_tid_UNCONNECTED[0]),
        .m_axis_tkeep(NLW_U0_m_axis_tkeep_UNCONNECTED[0]),
        .m_axis_tlast(NLW_U0_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(NLW_U0_m_axis_tstrb_UNCONNECTED[0]),
        .m_axis_tuser(NLW_U0_m_axis_tuser_UNCONNECTED[3:0]),
        .m_axis_tvalid(NLW_U0_m_axis_tvalid_UNCONNECTED),
        .overflow(NLW_U0_overflow_UNCONNECTED),
        .prog_empty(NLW_U0_prog_empty_UNCONNECTED),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full(NLW_U0_prog_full_UNCONNECTED),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(1'b0),
        .rd_data_count(NLW_U0_rd_data_count_UNCONNECTED[13:0]),
        .rd_en(rd_en),
        .rd_rst(1'b0),
        .rd_rst_busy(NLW_U0_rd_rst_busy_UNCONNECTED),
        .rst(1'b0),
        .s_aclk(1'b0),
        .s_aclk_en(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid(1'b0),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock(1'b0),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid(1'b0),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock(1'b0),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_U0_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_U0_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid(1'b0),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tdest(1'b0),
        .s_axis_tid(1'b0),
        .s_axis_tkeep(1'b0),
        .s_axis_tlast(1'b0),
        .s_axis_tready(NLW_U0_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb(1'b0),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .srst(1'b0),
        .underflow(NLW_U0_underflow_UNCONNECTED),
        .valid(valid),
        .wr_ack(NLW_U0_wr_ack_UNCONNECTED),
        .wr_clk(1'b0),
        .wr_data_count(NLW_U0_wr_data_count_UNCONNECTED[13:0]),
        .wr_en(wr_en),
        .wr_rst(1'b0),
        .wr_rst_busy(NLW_U0_wr_rst_busy_UNCONNECTED));
endmodule

(* CHECK_LICENSE_TYPE = "fifo_L_R_float,fifo_generator_v13_2_4,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "fifo_L_R_float" *) 
(* X_CORE_INFO = "fifo_generator_v13_2_4,Vivado 2019.1" *) 
module effects_loop_audio_fifo2stream_v2_0_0_fifo_L_R_float__xdcDup__1
   (clk,
    din,
    wr_en,
    rd_en,
    dout,
    full,
    empty,
    valid,
    data_count);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 core_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME core_clk, FREQ_HZ 100000000, PHASE 0.000, INSERT_VIP 0" *) input clk;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA" *) input [63:0]din;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN" *) input wr_en;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN" *) input rd_en;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA" *) output [63:0]dout;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL" *) output full;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY" *) output empty;
  output valid;
  output [13:0]data_count;

  wire clk;
  wire [13:0]data_count;
  wire [63:0]din;
  wire [63:0]dout;
  wire empty;
  wire full;
  wire rd_en;
  wire valid;
  wire wr_en;
  wire NLW_U0_almost_empty_UNCONNECTED;
  wire NLW_U0_almost_full_UNCONNECTED;
  wire NLW_U0_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_overflow_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_full_UNCONNECTED;
  wire NLW_U0_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_underflow_UNCONNECTED;
  wire NLW_U0_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_overflow_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_full_UNCONNECTED;
  wire NLW_U0_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_underflow_UNCONNECTED;
  wire NLW_U0_axi_b_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_overflow_UNCONNECTED;
  wire NLW_U0_axi_b_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_b_prog_full_UNCONNECTED;
  wire NLW_U0_axi_b_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_underflow_UNCONNECTED;
  wire NLW_U0_axi_r_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_overflow_UNCONNECTED;
  wire NLW_U0_axi_r_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_r_prog_full_UNCONNECTED;
  wire NLW_U0_axi_r_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_underflow_UNCONNECTED;
  wire NLW_U0_axi_w_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_overflow_UNCONNECTED;
  wire NLW_U0_axi_w_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_w_prog_full_UNCONNECTED;
  wire NLW_U0_axi_w_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_underflow_UNCONNECTED;
  wire NLW_U0_axis_dbiterr_UNCONNECTED;
  wire NLW_U0_axis_overflow_UNCONNECTED;
  wire NLW_U0_axis_prog_empty_UNCONNECTED;
  wire NLW_U0_axis_prog_full_UNCONNECTED;
  wire NLW_U0_axis_sbiterr_UNCONNECTED;
  wire NLW_U0_axis_underflow_UNCONNECTED;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_m_axi_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_awvalid_UNCONNECTED;
  wire NLW_U0_m_axi_bready_UNCONNECTED;
  wire NLW_U0_m_axi_rready_UNCONNECTED;
  wire NLW_U0_m_axi_wlast_UNCONNECTED;
  wire NLW_U0_m_axi_wvalid_UNCONNECTED;
  wire NLW_U0_m_axis_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_tvalid_UNCONNECTED;
  wire NLW_U0_overflow_UNCONNECTED;
  wire NLW_U0_prog_empty_UNCONNECTED;
  wire NLW_U0_prog_full_UNCONNECTED;
  wire NLW_U0_rd_rst_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_s_axis_tready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire NLW_U0_underflow_UNCONNECTED;
  wire NLW_U0_wr_ack_UNCONNECTED;
  wire NLW_U0_wr_rst_busy_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_wr_data_count_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_awlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awuser_UNCONNECTED;
  wire [63:0]NLW_U0_m_axi_wdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wuser_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_tdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tdest_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tid_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tkeep_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tstrb_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_tuser_UNCONNECTED;
  wire [13:0]NLW_U0_rd_data_count_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_ruser_UNCONNECTED;
  wire [13:0]NLW_U0_wr_data_count_UNCONNECTED;

  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "8" *) 
  (* C_AXIS_TDEST_WIDTH = "1" *) 
  (* C_AXIS_TID_WIDTH = "1" *) 
  (* C_AXIS_TKEEP_WIDTH = "1" *) 
  (* C_AXIS_TSTRB_WIDTH = "1" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "1" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "1" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "1" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "14" *) 
  (* C_DEFAULT_VALUE = "BlankString" *) 
  (* C_DIN_WIDTH = "64" *) 
  (* C_DIN_WIDTH_AXIS = "1" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "1" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "0" *) 
  (* C_DOUT_WIDTH = "64" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_FULL_FLAGS_RST_VAL = "0" *) 
  (* C_HAS_ALMOST_EMPTY = "0" *) 
  (* C_HAS_ALMOST_FULL = "0" *) 
  (* C_HAS_AXIS_TDATA = "1" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "1" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "1" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "1" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "1" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "0" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "0" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "0" *) 
  (* C_HAS_UNDERFLOW = "0" *) 
  (* C_HAS_VALID = "1" *) 
  (* C_HAS_WR_ACK = "0" *) 
  (* C_HAS_WR_DATA_COUNT = "0" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "0" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_MEMORY_TYPE = "1" *) 
  (* C_MIF_FILE_NAME = "BlankString" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "0" *) 
  (* C_PRELOAD_REGS = "1" *) 
  (* C_PRIM_FIFO_TYPE = "8kx4" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "4" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "5" *) 
  (* C_PROG_EMPTY_TYPE = "0" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "8191" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "8190" *) 
  (* C_PROG_FULL_TYPE = "0" *) 
  (* C_PROG_FULL_TYPE_AXIS = "0" *) 
  (* C_PROG_FULL_TYPE_RACH = "0" *) 
  (* C_PROG_FULL_TYPE_RDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WACH = "0" *) 
  (* C_PROG_FULL_TYPE_WDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WRCH = "0" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "14" *) 
  (* C_RD_DEPTH = "8192" *) 
  (* C_RD_FREQ = "1" *) 
  (* C_RD_PNTR_WIDTH = "13" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "2" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "0" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "1" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "14" *) 
  (* C_WR_DEPTH = "8192" *) 
  (* C_WR_DEPTH_AXIS = "1024" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "1" *) 
  (* C_WR_PNTR_WIDTH = "13" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "10" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1 U0
       (.almost_empty(NLW_U0_almost_empty_UNCONNECTED),
        .almost_full(NLW_U0_almost_full_UNCONNECTED),
        .axi_ar_data_count(NLW_U0_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_U0_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(NLW_U0_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_U0_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(NLW_U0_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(NLW_U0_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_U0_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_U0_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_U0_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_U0_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_U0_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(NLW_U0_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_U0_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(NLW_U0_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(NLW_U0_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_U0_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_U0_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_U0_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_U0_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_U0_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(NLW_U0_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_U0_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(NLW_U0_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(NLW_U0_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_U0_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_U0_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_U0_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_U0_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_U0_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(NLW_U0_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_U0_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(NLW_U0_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(NLW_U0_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_U0_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_U0_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_U0_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_U0_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_U0_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(NLW_U0_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_U0_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(NLW_U0_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(NLW_U0_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_U0_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_U0_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_U0_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_U0_axis_data_count_UNCONNECTED[10:0]),
        .axis_dbiterr(NLW_U0_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(NLW_U0_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_U0_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(NLW_U0_axis_prog_full_UNCONNECTED),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(NLW_U0_axis_rd_data_count_UNCONNECTED[10:0]),
        .axis_sbiterr(NLW_U0_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_U0_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_U0_axis_wr_data_count_UNCONNECTED[10:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(clk),
        .data_count(data_count),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(1'b0),
        .m_aclk_en(1'b0),
        .m_axi_araddr(NLW_U0_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_U0_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_U0_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_U0_m_axi_arid_UNCONNECTED[0]),
        .m_axi_arlen(NLW_U0_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_U0_m_axi_arlock_UNCONNECTED[0]),
        .m_axi_arprot(NLW_U0_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_U0_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(NLW_U0_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_U0_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_U0_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_U0_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_U0_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_U0_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_U0_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_U0_m_axi_awid_UNCONNECTED[0]),
        .m_axi_awlen(NLW_U0_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_U0_m_axi_awlock_UNCONNECTED[0]),
        .m_axi_awprot(NLW_U0_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_U0_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(NLW_U0_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_U0_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_U0_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_U0_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid(1'b0),
        .m_axi_bready(NLW_U0_m_axi_bready_UNCONNECTED),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid(1'b0),
        .m_axi_rlast(1'b0),
        .m_axi_rready(NLW_U0_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(NLW_U0_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_U0_m_axi_wid_UNCONNECTED[0]),
        .m_axi_wlast(NLW_U0_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(NLW_U0_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_U0_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_U0_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(NLW_U0_m_axis_tdata_UNCONNECTED[7:0]),
        .m_axis_tdest(NLW_U0_m_axis_tdest_UNCONNECTED[0]),
        .m_axis_tid(NLW_U0_m_axis_tid_UNCONNECTED[0]),
        .m_axis_tkeep(NLW_U0_m_axis_tkeep_UNCONNECTED[0]),
        .m_axis_tlast(NLW_U0_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(NLW_U0_m_axis_tstrb_UNCONNECTED[0]),
        .m_axis_tuser(NLW_U0_m_axis_tuser_UNCONNECTED[3:0]),
        .m_axis_tvalid(NLW_U0_m_axis_tvalid_UNCONNECTED),
        .overflow(NLW_U0_overflow_UNCONNECTED),
        .prog_empty(NLW_U0_prog_empty_UNCONNECTED),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full(NLW_U0_prog_full_UNCONNECTED),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(1'b0),
        .rd_data_count(NLW_U0_rd_data_count_UNCONNECTED[13:0]),
        .rd_en(rd_en),
        .rd_rst(1'b0),
        .rd_rst_busy(NLW_U0_rd_rst_busy_UNCONNECTED),
        .rst(1'b0),
        .s_aclk(1'b0),
        .s_aclk_en(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid(1'b0),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock(1'b0),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid(1'b0),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock(1'b0),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_U0_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_U0_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid(1'b0),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tdest(1'b0),
        .s_axis_tid(1'b0),
        .s_axis_tkeep(1'b0),
        .s_axis_tlast(1'b0),
        .s_axis_tready(NLW_U0_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb(1'b0),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .srst(1'b0),
        .underflow(NLW_U0_underflow_UNCONNECTED),
        .valid(valid),
        .wr_ack(NLW_U0_wr_ack_UNCONNECTED),
        .wr_clk(1'b0),
        .wr_data_count(NLW_U0_wr_data_count_UNCONNECTED[13:0]),
        .wr_en(wr_en),
        .wr_rst(1'b0),
        .wr_rst_busy(NLW_U0_wr_rst_busy_UNCONNECTED));
endmodule

(* CHECK_LICENSE_TYPE = "float_to_b24,floating_point_v7_1_8,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "float_to_b24" *) 
(* X_CORE_INFO = "floating_point_v7_1_8,Vivado 2019.1" *) 
module effects_loop_audio_fifo2stream_v2_0_0_float_to_b24
   (aclk,
    s_axis_a_tvalid,
    s_axis_a_tready,
    s_axis_a_tdata,
    m_axis_result_tvalid,
    m_axis_result_tdata);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 aclk_intf CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME aclk_intf, ASSOCIATED_BUSIF S_AXIS_OPERATION:M_AXIS_RESULT:S_AXIS_C:S_AXIS_B:S_AXIS_A, ASSOCIATED_RESET aresetn, ASSOCIATED_CLKEN aclken, FREQ_HZ 10000000, PHASE 0.000, INSERT_VIP 0" *) input aclk;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 S_AXIS_A TVALID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S_AXIS_A, TDATA_NUM_BYTES 4, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.000, LAYERED_METADATA undef, INSERT_VIP 0" *) input s_axis_a_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 S_AXIS_A TREADY" *) output s_axis_a_tready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 S_AXIS_A TDATA" *) input [31:0]s_axis_a_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 M_AXIS_RESULT TVALID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME M_AXIS_RESULT, TDATA_NUM_BYTES 3, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 0, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.000, LAYERED_METADATA undef, INSERT_VIP 0" *) output m_axis_result_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 M_AXIS_RESULT TDATA" *) output [23:0]m_axis_result_tdata;

  wire aclk;
  wire [23:0]m_axis_result_tdata;
  wire m_axis_result_tvalid;
  wire [31:0]s_axis_a_tdata;
  wire s_axis_a_tready;
  wire s_axis_a_tvalid;
  wire NLW_U0_m_axis_result_tlast_UNCONNECTED;
  wire NLW_U0_s_axis_b_tready_UNCONNECTED;
  wire NLW_U0_s_axis_c_tready_UNCONNECTED;
  wire NLW_U0_s_axis_operation_tready_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_result_tuser_UNCONNECTED;

  (* C_ACCUM_INPUT_MSB = "32" *) 
  (* C_ACCUM_LSB = "-31" *) 
  (* C_ACCUM_MSB = "32" *) 
  (* C_A_FRACTION_WIDTH = "24" *) 
  (* C_A_TDATA_WIDTH = "32" *) 
  (* C_A_TUSER_WIDTH = "1" *) 
  (* C_A_WIDTH = "32" *) 
  (* C_BRAM_USAGE = "0" *) 
  (* C_B_FRACTION_WIDTH = "24" *) 
  (* C_B_TDATA_WIDTH = "32" *) 
  (* C_B_TUSER_WIDTH = "1" *) 
  (* C_B_WIDTH = "32" *) 
  (* C_COMPARE_OPERATION = "8" *) 
  (* C_C_FRACTION_WIDTH = "24" *) 
  (* C_C_TDATA_WIDTH = "32" *) 
  (* C_C_TUSER_WIDTH = "1" *) 
  (* C_C_WIDTH = "32" *) 
  (* C_FIXED_DATA_UNSIGNED = "0" *) 
  (* C_HAS_ABSOLUTE = "0" *) 
  (* C_HAS_ACCUMULATOR_A = "0" *) 
  (* C_HAS_ACCUMULATOR_PRIMITIVE_A = "0" *) 
  (* C_HAS_ACCUMULATOR_PRIMITIVE_S = "0" *) 
  (* C_HAS_ACCUMULATOR_S = "0" *) 
  (* C_HAS_ACCUM_INPUT_OVERFLOW = "0" *) 
  (* C_HAS_ACCUM_OVERFLOW = "0" *) 
  (* C_HAS_ACLKEN = "0" *) 
  (* C_HAS_ADD = "0" *) 
  (* C_HAS_ARESETN = "0" *) 
  (* C_HAS_A_TLAST = "0" *) 
  (* C_HAS_A_TUSER = "0" *) 
  (* C_HAS_B = "0" *) 
  (* C_HAS_B_TLAST = "0" *) 
  (* C_HAS_B_TUSER = "0" *) 
  (* C_HAS_C = "0" *) 
  (* C_HAS_COMPARE = "0" *) 
  (* C_HAS_C_TLAST = "0" *) 
  (* C_HAS_C_TUSER = "0" *) 
  (* C_HAS_DIVIDE = "0" *) 
  (* C_HAS_DIVIDE_BY_ZERO = "0" *) 
  (* C_HAS_EXPONENTIAL = "0" *) 
  (* C_HAS_FIX_TO_FLT = "0" *) 
  (* C_HAS_FLT_TO_FIX = "1" *) 
  (* C_HAS_FLT_TO_FLT = "0" *) 
  (* C_HAS_FMA = "0" *) 
  (* C_HAS_FMS = "0" *) 
  (* C_HAS_INVALID_OP = "0" *) 
  (* C_HAS_LOGARITHM = "0" *) 
  (* C_HAS_MULTIPLY = "0" *) 
  (* C_HAS_OPERATION = "0" *) 
  (* C_HAS_OPERATION_TLAST = "0" *) 
  (* C_HAS_OPERATION_TUSER = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_RECIP = "0" *) 
  (* C_HAS_RECIP_SQRT = "0" *) 
  (* C_HAS_RESULT_TLAST = "0" *) 
  (* C_HAS_RESULT_TUSER = "0" *) 
  (* C_HAS_SQRT = "0" *) 
  (* C_HAS_SUBTRACT = "0" *) 
  (* C_HAS_UNDERFLOW = "0" *) 
  (* C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A = "0" *) 
  (* C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S = "0" *) 
  (* C_HAS_UNFUSED_MULTIPLY_ADD = "0" *) 
  (* C_HAS_UNFUSED_MULTIPLY_SUB = "0" *) 
  (* C_LATENCY = "7" *) 
  (* C_MULT_USAGE = "0" *) 
  (* C_OPERATION_TDATA_WIDTH = "8" *) 
  (* C_OPERATION_TUSER_WIDTH = "1" *) 
  (* C_OPTIMIZATION = "1" *) 
  (* C_RATE = "1" *) 
  (* C_RESULT_FRACTION_WIDTH = "23" *) 
  (* C_RESULT_TDATA_WIDTH = "24" *) 
  (* C_RESULT_TUSER_WIDTH = "1" *) 
  (* C_RESULT_WIDTH = "24" *) 
  (* C_THROTTLE_SCHEME = "4" *) 
  (* C_TLAST_RESOLUTION = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8 U0
       (.aclk(aclk),
        .aclken(1'b1),
        .aresetn(1'b1),
        .m_axis_result_tdata(m_axis_result_tdata),
        .m_axis_result_tlast(NLW_U0_m_axis_result_tlast_UNCONNECTED),
        .m_axis_result_tready(1'b0),
        .m_axis_result_tuser(NLW_U0_m_axis_result_tuser_UNCONNECTED[0]),
        .m_axis_result_tvalid(m_axis_result_tvalid),
        .s_axis_a_tdata(s_axis_a_tdata),
        .s_axis_a_tlast(1'b0),
        .s_axis_a_tready(s_axis_a_tready),
        .s_axis_a_tuser(1'b0),
        .s_axis_a_tvalid(s_axis_a_tvalid),
        .s_axis_b_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_b_tlast(1'b0),
        .s_axis_b_tready(NLW_U0_s_axis_b_tready_UNCONNECTED),
        .s_axis_b_tuser(1'b0),
        .s_axis_b_tvalid(1'b0),
        .s_axis_c_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_c_tlast(1'b0),
        .s_axis_c_tready(NLW_U0_s_axis_c_tready_UNCONNECTED),
        .s_axis_c_tuser(1'b0),
        .s_axis_c_tvalid(1'b0),
        .s_axis_operation_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_operation_tlast(1'b0),
        .s_axis_operation_tready(NLW_U0_s_axis_operation_tready_UNCONNECTED),
        .s_axis_operation_tuser(1'b0),
        .s_axis_operation_tvalid(1'b0));
endmodule

(* ORIG_REF_NAME = "i2s_fifo" *) 
module effects_loop_audio_fifo2stream_v2_0_0_i2s_fifo
   (VALID,
    Q,
    dout,
    valid,
    SDATA_O,
    clk_100mhz,
    SDATA_I,
    wr_en,
    s_axis_a_tvalid,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \count_reg[13] ,
    aresetn);
  output VALID;
  output [1:0]Q;
  output [23:0]dout;
  output valid;
  output SDATA_O;
  input clk_100mhz;
  input SDATA_I;
  input wr_en;
  input s_axis_a_tvalid;
  input [23:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input [0:0]\count_reg[13] ;
  input aresetn;

  wire [23:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [1:0]Q;
  wire SDATA_I;
  wire SDATA_O;
  wire VALID;
  wire aresetn;
  wire clear;
  wire clk_100mhz;
  wire \clk_cntr[10]_i_2_n_0 ;
  wire \clk_cntr_reg_n_0_[0] ;
  wire \clk_cntr_reg_n_0_[1] ;
  wire \clk_cntr_reg_n_0_[2] ;
  wire \clk_cntr_reg_n_0_[3] ;
  wire \clk_cntr_reg_n_0_[5] ;
  wire \clk_cntr_reg_n_0_[6] ;
  wire \clk_cntr_reg_n_0_[7] ;
  wire \clk_cntr_reg_n_0_[8] ;
  wire \clk_cntr_reg_n_0_[9] ;
  wire [0:0]\count_reg[13] ;
  wire [23:0]dout;
  wire [47:24]fiforx_data;
  wire fiforx_empty;
  wire fiforx_full;
  wire fifotx_empty;
  wire fifotx_full;
  wire [10:0]p_0_in__0;
  wire rd_en0;
  (* MARK_DEBUG *) wire [23:0]rx_ldata;
  (* MARK_DEBUG *) wire [23:0]rx_rdata;
  wire rxfifo_n_49;
  wire rxfifo_n_52;
  wire rxfifo_n_53;
  wire rxfifo_n_54;
  wire rxfifo_n_55;
  wire rxfifo_n_56;
  wire rxfifo_n_57;
  wire rxfifo_n_58;
  wire rxfifo_n_59;
  wire rxfifo_n_60;
  wire rxfifo_n_61;
  wire rxfifo_n_62;
  wire rxfifo_n_63;
  wire rxfifo_n_64;
  wire rxfifo_n_65;
  wire rxfifo_n_66;
  wire s_axis_a_tvalid;
  wire [23:0]tx_l_r_data;
  wire txfifo_n_49;
  wire txfifo_n_52;
  wire txfifo_n_53;
  wire txfifo_n_54;
  wire txfifo_n_55;
  wire txfifo_n_56;
  wire txfifo_n_57;
  wire txfifo_n_58;
  wire txfifo_n_59;
  wire txfifo_n_60;
  wire txfifo_n_61;
  wire txfifo_n_62;
  wire txfifo_n_63;
  wire txfifo_n_64;
  wire txfifo_n_65;
  wire txfifo_n_66;
  wire valid;
  wire wr_en;
  wire NLW_txfifo_valid_UNCONNECTED;
  wire [47:24]NLW_txfifo_dout_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    \clk_cntr[0]_i_1 
       (.I0(\clk_cntr_reg_n_0_[0] ),
        .O(p_0_in__0[0]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \clk_cntr[10]_i_1 
       (.I0(Q[1]),
        .I1(\clk_cntr_reg_n_0_[8] ),
        .I2(\clk_cntr_reg_n_0_[6] ),
        .I3(\clk_cntr[10]_i_2_n_0 ),
        .I4(\clk_cntr_reg_n_0_[7] ),
        .I5(\clk_cntr_reg_n_0_[9] ),
        .O(p_0_in__0[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \clk_cntr[10]_i_2 
       (.I0(\clk_cntr_reg_n_0_[5] ),
        .I1(Q[0]),
        .I2(\clk_cntr_reg_n_0_[2] ),
        .I3(\clk_cntr_reg_n_0_[0] ),
        .I4(\clk_cntr_reg_n_0_[1] ),
        .I5(\clk_cntr_reg_n_0_[3] ),
        .O(\clk_cntr[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \clk_cntr[1]_i_1 
       (.I0(\clk_cntr_reg_n_0_[0] ),
        .I1(\clk_cntr_reg_n_0_[1] ),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \clk_cntr[2]_i_1 
       (.I0(\clk_cntr_reg_n_0_[2] ),
        .I1(\clk_cntr_reg_n_0_[0] ),
        .I2(\clk_cntr_reg_n_0_[1] ),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \clk_cntr[3]_i_1 
       (.I0(\clk_cntr_reg_n_0_[3] ),
        .I1(\clk_cntr_reg_n_0_[1] ),
        .I2(\clk_cntr_reg_n_0_[0] ),
        .I3(\clk_cntr_reg_n_0_[2] ),
        .O(p_0_in__0[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \clk_cntr[4]_i_1 
       (.I0(aresetn),
        .O(clear));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \clk_cntr[4]_i_2 
       (.I0(Q[0]),
        .I1(\clk_cntr_reg_n_0_[2] ),
        .I2(\clk_cntr_reg_n_0_[0] ),
        .I3(\clk_cntr_reg_n_0_[1] ),
        .I4(\clk_cntr_reg_n_0_[3] ),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \clk_cntr[5]_i_1 
       (.I0(\clk_cntr_reg_n_0_[3] ),
        .I1(\clk_cntr_reg_n_0_[1] ),
        .I2(\clk_cntr_reg_n_0_[0] ),
        .I3(\clk_cntr_reg_n_0_[2] ),
        .I4(Q[0]),
        .I5(\clk_cntr_reg_n_0_[5] ),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \clk_cntr[6]_i_1 
       (.I0(\clk_cntr_reg_n_0_[6] ),
        .I1(\clk_cntr[10]_i_2_n_0 ),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \clk_cntr[7]_i_1 
       (.I0(\clk_cntr_reg_n_0_[7] ),
        .I1(\clk_cntr[10]_i_2_n_0 ),
        .I2(\clk_cntr_reg_n_0_[6] ),
        .O(p_0_in__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \clk_cntr[8]_i_1 
       (.I0(\clk_cntr_reg_n_0_[8] ),
        .I1(\clk_cntr_reg_n_0_[6] ),
        .I2(\clk_cntr[10]_i_2_n_0 ),
        .I3(\clk_cntr_reg_n_0_[7] ),
        .O(p_0_in__0[8]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \clk_cntr[9]_i_1 
       (.I0(\clk_cntr_reg_n_0_[9] ),
        .I1(\clk_cntr_reg_n_0_[7] ),
        .I2(\clk_cntr[10]_i_2_n_0 ),
        .I3(\clk_cntr_reg_n_0_[6] ),
        .I4(\clk_cntr_reg_n_0_[8] ),
        .O(p_0_in__0[9]));
  FDRE \clk_cntr_reg[0] 
       (.C(clk_100mhz),
        .CE(1'b1),
        .D(p_0_in__0[0]),
        .Q(\clk_cntr_reg_n_0_[0] ),
        .R(clear));
  FDRE \clk_cntr_reg[10] 
       (.C(clk_100mhz),
        .CE(1'b1),
        .D(p_0_in__0[10]),
        .Q(Q[1]),
        .R(clear));
  FDRE \clk_cntr_reg[1] 
       (.C(clk_100mhz),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(\clk_cntr_reg_n_0_[1] ),
        .R(clear));
  FDRE \clk_cntr_reg[2] 
       (.C(clk_100mhz),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(\clk_cntr_reg_n_0_[2] ),
        .R(clear));
  FDRE \clk_cntr_reg[3] 
       (.C(clk_100mhz),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(\clk_cntr_reg_n_0_[3] ),
        .R(clear));
  FDRE \clk_cntr_reg[4] 
       (.C(clk_100mhz),
        .CE(1'b1),
        .D(p_0_in__0[4]),
        .Q(Q[0]),
        .R(clear));
  FDRE \clk_cntr_reg[5] 
       (.C(clk_100mhz),
        .CE(1'b1),
        .D(p_0_in__0[5]),
        .Q(\clk_cntr_reg_n_0_[5] ),
        .R(clear));
  FDRE \clk_cntr_reg[6] 
       (.C(clk_100mhz),
        .CE(1'b1),
        .D(p_0_in__0[6]),
        .Q(\clk_cntr_reg_n_0_[6] ),
        .R(clear));
  FDRE \clk_cntr_reg[7] 
       (.C(clk_100mhz),
        .CE(1'b1),
        .D(p_0_in__0[7]),
        .Q(\clk_cntr_reg_n_0_[7] ),
        .R(clear));
  FDRE \clk_cntr_reg[8] 
       (.C(clk_100mhz),
        .CE(1'b1),
        .D(p_0_in__0[8]),
        .Q(\clk_cntr_reg_n_0_[8] ),
        .R(clear));
  FDRE \clk_cntr_reg[9] 
       (.C(clk_100mhz),
        .CE(1'b1),
        .D(p_0_in__0[9]),
        .Q(\clk_cntr_reg_n_0_[9] ),
        .R(clear));
  effects_loop_audio_fifo2stream_v2_0_0_iis_deser iis_rx_inst
       (.CLK_100MHZ(clk_100mhz),
        .EN(1'b1),
        .LDATA(rx_ldata),
        .LRCLK(Q[1]),
        .RDATA(rx_rdata),
        .SCLK(Q[0]),
        .SDATA(SDATA_I),
        .VALID(VALID));
  effects_loop_audio_fifo2stream_v2_0_0_iis_ser iis_tx_inst
       (.Q(Q),
        .SDATA_O(SDATA_O),
        .clk_100mhz(clk_100mhz),
        .\count_reg[13] (\count_reg[13] ),
        .dout(tx_l_r_data),
        .rd_en(rd_en0));
  (* CHECK_LICENSE_TYPE = "fifo_L_R,fifo_generator_v13_2_4,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "fifo_generator_v13_2_4,Vivado 2019.1" *) 
  effects_loop_audio_fifo2stream_v2_0_0_fifo_L_R__xdcDup__1 rxfifo
       (.clk(clk_100mhz),
        .data_count({rxfifo_n_53,rxfifo_n_54,rxfifo_n_55,rxfifo_n_56,rxfifo_n_57,rxfifo_n_58,rxfifo_n_59,rxfifo_n_60,rxfifo_n_61,rxfifo_n_62,rxfifo_n_63,rxfifo_n_64,rxfifo_n_65,rxfifo_n_66}),
        .din({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,rx_rdata}),
        .dout({fiforx_data,dout}),
        .empty(fiforx_empty),
        .full(fiforx_full),
        .overflow(rxfifo_n_49),
        .rd_en(s_axis_a_tvalid),
        .srst(clear),
        .underflow(rxfifo_n_52),
        .valid(valid),
        .wr_en(wr_en));
  (* CHECK_LICENSE_TYPE = "fifo_L_R,fifo_generator_v13_2_4,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "fifo_generator_v13_2_4,Vivado 2019.1" *) 
  effects_loop_audio_fifo2stream_v2_0_0_fifo_L_R txfifo
       (.clk(clk_100mhz),
        .data_count({txfifo_n_53,txfifo_n_54,txfifo_n_55,txfifo_n_56,txfifo_n_57,txfifo_n_58,txfifo_n_59,txfifo_n_60,txfifo_n_61,txfifo_n_62,txfifo_n_63,txfifo_n_64,txfifo_n_65,txfifo_n_66}),
        .din({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram }),
        .dout({NLW_txfifo_dout_UNCONNECTED[47:24],tx_l_r_data}),
        .empty(fifotx_empty),
        .full(fifotx_full),
        .overflow(txfifo_n_49),
        .rd_en(rd_en0),
        .srst(clear),
        .underflow(txfifo_n_52),
        .valid(NLW_txfifo_valid_UNCONNECTED),
        .wr_en(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ));
endmodule

(* ORIG_REF_NAME = "iis_deser" *) 
module effects_loop_audio_fifo2stream_v2_0_0_iis_deser
   (CLK_100MHZ,
    SCLK,
    LRCLK,
    SDATA,
    EN,
    LDATA,
    RDATA,
    VALID);
  input CLK_100MHZ;
  input SCLK;
  input LRCLK;
  input SDATA;
  input EN;
  output [23:0]LDATA;
  output [23:0]RDATA;
  output VALID;

  wire CLK_100MHZ;
  wire EN;
  wire \FSM_onehot_iis_state[0]_i_1_n_0 ;
  wire \FSM_onehot_iis_state[0]_i_2_n_0 ;
  wire \FSM_onehot_iis_state[2]_i_1_n_0 ;
  wire \FSM_onehot_iis_state[6]_i_1_n_0 ;
  wire \FSM_onehot_iis_state[6]_i_2_n_0 ;
  wire \FSM_onehot_iis_state[6]_i_3_n_0 ;
  wire \FSM_onehot_iis_state[6]_i_4_n_0 ;
  wire \FSM_onehot_iis_state[6]_i_5_n_0 ;
  wire \FSM_onehot_iis_state_reg_n_0_[1] ;
  wire \FSM_onehot_iis_state_reg_n_0_[2] ;
  wire \FSM_onehot_iis_state_reg_n_0_[3] ;
  wire \FSM_onehot_iis_state_reg_n_0_[4] ;
  wire \FSM_onehot_iis_state_reg_n_0_[6] ;
  wire [23:0]LDATA;
  wire LRCLK;
  wire [23:0]RDATA;
  wire SCLK;
  wire SDATA;
  wire VALID;
  wire \bit_cntr[4]_i_1_n_0 ;
  wire [4:0]bit_cntr_reg;
  wire bit_rdy;
  wire eqOp;
  wire ldata_reg;
  wire ldata_reg0;
  wire lrclk_d1;
  wire p_0_in2_in;
  wire [4:0]plusOp;
  wire rdata_reg0;
  wire sclk_d1;

  LUT6 #(
    .INIT(64'hBBBAFFFFBBBA0000)) 
    \FSM_onehot_iis_state[0]_i_1 
       (.I0(\FSM_onehot_iis_state[0]_i_2_n_0 ),
        .I1(EN),
        .I2(\FSM_onehot_iis_state_reg_n_0_[4] ),
        .I3(\FSM_onehot_iis_state_reg_n_0_[2] ),
        .I4(\FSM_onehot_iis_state[6]_i_2_n_0 ),
        .I5(ldata_reg),
        .O(\FSM_onehot_iis_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'h0F0F0F0E)) 
    \FSM_onehot_iis_state[0]_i_2 
       (.I0(\FSM_onehot_iis_state_reg_n_0_[3] ),
        .I1(\FSM_onehot_iis_state_reg_n_0_[6] ),
        .I2(EN),
        .I3(\FSM_onehot_iis_state_reg_n_0_[1] ),
        .I4(p_0_in2_in),
        .O(\FSM_onehot_iis_state[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF8FFF800)) 
    \FSM_onehot_iis_state[2]_i_1 
       (.I0(EN),
        .I1(\FSM_onehot_iis_state_reg_n_0_[1] ),
        .I2(ldata_reg),
        .I3(\FSM_onehot_iis_state[6]_i_2_n_0 ),
        .I4(\FSM_onehot_iis_state_reg_n_0_[2] ),
        .O(\FSM_onehot_iis_state[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_onehot_iis_state[6]_i_1 
       (.I0(\FSM_onehot_iis_state[6]_i_2_n_0 ),
        .I1(EN),
        .O(\FSM_onehot_iis_state[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEEAEEFAFEEAE)) 
    \FSM_onehot_iis_state[6]_i_2 
       (.I0(\FSM_onehot_iis_state[6]_i_3_n_0 ),
        .I1(\FSM_onehot_iis_state[6]_i_4_n_0 ),
        .I2(EN),
        .I3(bit_rdy),
        .I4(\FSM_onehot_iis_state[6]_i_5_n_0 ),
        .I5(eqOp),
        .O(\FSM_onehot_iis_state[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF06240FFF0)) 
    \FSM_onehot_iis_state[6]_i_3 
       (.I0(LRCLK),
        .I1(lrclk_d1),
        .I2(\FSM_onehot_iis_state_reg_n_0_[2] ),
        .I3(\FSM_onehot_iis_state_reg_n_0_[4] ),
        .I4(EN),
        .I5(ldata_reg),
        .O(\FSM_onehot_iis_state[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_iis_state[6]_i_4 
       (.I0(\FSM_onehot_iis_state_reg_n_0_[3] ),
        .I1(\FSM_onehot_iis_state_reg_n_0_[6] ),
        .O(\FSM_onehot_iis_state[6]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_iis_state[6]_i_5 
       (.I0(\FSM_onehot_iis_state_reg_n_0_[1] ),
        .I1(p_0_in2_in),
        .O(\FSM_onehot_iis_state[6]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \FSM_onehot_iis_state[6]_i_6 
       (.I0(bit_cntr_reg[0]),
        .I1(bit_cntr_reg[1]),
        .I2(bit_cntr_reg[2]),
        .I3(bit_cntr_reg[4]),
        .I4(bit_cntr_reg[3]),
        .O(eqOp));
  (* FSM_ENCODED_STATES = "skip_left:1000000,read_left:0100000,wait_right:0010000,skip_right:0001000,read_right:0000010,wait_left:0000100,reset:0000001" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_onehot_iis_state_reg[0] 
       (.C(CLK_100MHZ),
        .CE(1'b1),
        .D(\FSM_onehot_iis_state[0]_i_1_n_0 ),
        .Q(ldata_reg),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "skip_left:1000000,read_left:0100000,wait_right:0010000,skip_right:0001000,read_right:0000010,wait_left:0000100,reset:0000001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_iis_state_reg[1] 
       (.C(CLK_100MHZ),
        .CE(\FSM_onehot_iis_state[6]_i_2_n_0 ),
        .D(\FSM_onehot_iis_state_reg_n_0_[3] ),
        .Q(\FSM_onehot_iis_state_reg_n_0_[1] ),
        .R(\FSM_onehot_iis_state[6]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "skip_left:1000000,read_left:0100000,wait_right:0010000,skip_right:0001000,read_right:0000010,wait_left:0000100,reset:0000001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_iis_state_reg[2] 
       (.C(CLK_100MHZ),
        .CE(1'b1),
        .D(\FSM_onehot_iis_state[2]_i_1_n_0 ),
        .Q(\FSM_onehot_iis_state_reg_n_0_[2] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "skip_left:1000000,read_left:0100000,wait_right:0010000,skip_right:0001000,read_right:0000010,wait_left:0000100,reset:0000001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_iis_state_reg[3] 
       (.C(CLK_100MHZ),
        .CE(\FSM_onehot_iis_state[6]_i_2_n_0 ),
        .D(\FSM_onehot_iis_state_reg_n_0_[4] ),
        .Q(\FSM_onehot_iis_state_reg_n_0_[3] ),
        .R(\FSM_onehot_iis_state[6]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "skip_left:1000000,read_left:0100000,wait_right:0010000,skip_right:0001000,read_right:0000010,wait_left:0000100,reset:0000001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_iis_state_reg[4] 
       (.C(CLK_100MHZ),
        .CE(\FSM_onehot_iis_state[6]_i_2_n_0 ),
        .D(p_0_in2_in),
        .Q(\FSM_onehot_iis_state_reg_n_0_[4] ),
        .R(\FSM_onehot_iis_state[6]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "skip_left:1000000,read_left:0100000,wait_right:0010000,skip_right:0001000,read_right:0000010,wait_left:0000100,reset:0000001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_iis_state_reg[5] 
       (.C(CLK_100MHZ),
        .CE(\FSM_onehot_iis_state[6]_i_2_n_0 ),
        .D(\FSM_onehot_iis_state_reg_n_0_[6] ),
        .Q(p_0_in2_in),
        .R(\FSM_onehot_iis_state[6]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "skip_left:1000000,read_left:0100000,wait_right:0010000,skip_right:0001000,read_right:0000010,wait_left:0000100,reset:0000001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_iis_state_reg[6] 
       (.C(CLK_100MHZ),
        .CE(\FSM_onehot_iis_state[6]_i_2_n_0 ),
        .D(\FSM_onehot_iis_state_reg_n_0_[2] ),
        .Q(\FSM_onehot_iis_state_reg_n_0_[6] ),
        .R(\FSM_onehot_iis_state[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    VALID_INST_0
       (.I0(\FSM_onehot_iis_state_reg_n_0_[1] ),
        .I1(bit_cntr_reg[3]),
        .I2(bit_cntr_reg[4]),
        .I3(bit_cntr_reg[2]),
        .I4(bit_cntr_reg[1]),
        .I5(bit_cntr_reg[0]),
        .O(VALID));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \bit_cntr[0]_i_1 
       (.I0(bit_cntr_reg[0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bit_cntr[1]_i_1 
       (.I0(bit_cntr_reg[0]),
        .I1(bit_cntr_reg[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \bit_cntr[2]_i_1 
       (.I0(bit_cntr_reg[0]),
        .I1(bit_cntr_reg[1]),
        .I2(bit_cntr_reg[2]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \bit_cntr[3]_i_1 
       (.I0(bit_cntr_reg[1]),
        .I1(bit_cntr_reg[0]),
        .I2(bit_cntr_reg[2]),
        .I3(bit_cntr_reg[3]),
        .O(plusOp[3]));
  LUT2 #(
    .INIT(4'h1)) 
    \bit_cntr[4]_i_1 
       (.I0(p_0_in2_in),
        .I1(\FSM_onehot_iis_state_reg_n_0_[1] ),
        .O(\bit_cntr[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \bit_cntr[4]_i_2 
       (.I0(SCLK),
        .I1(sclk_d1),
        .O(bit_rdy));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \bit_cntr[4]_i_3 
       (.I0(bit_cntr_reg[2]),
        .I1(bit_cntr_reg[0]),
        .I2(bit_cntr_reg[1]),
        .I3(bit_cntr_reg[3]),
        .I4(bit_cntr_reg[4]),
        .O(plusOp[4]));
  FDRE #(
    .INIT(1'b0)) 
    \bit_cntr_reg[0] 
       (.C(CLK_100MHZ),
        .CE(bit_rdy),
        .D(plusOp[0]),
        .Q(bit_cntr_reg[0]),
        .R(\bit_cntr[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bit_cntr_reg[1] 
       (.C(CLK_100MHZ),
        .CE(bit_rdy),
        .D(plusOp[1]),
        .Q(bit_cntr_reg[1]),
        .R(\bit_cntr[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bit_cntr_reg[2] 
       (.C(CLK_100MHZ),
        .CE(bit_rdy),
        .D(plusOp[2]),
        .Q(bit_cntr_reg[2]),
        .R(\bit_cntr[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bit_cntr_reg[3] 
       (.C(CLK_100MHZ),
        .CE(bit_rdy),
        .D(plusOp[3]),
        .Q(bit_cntr_reg[3]),
        .R(\bit_cntr[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bit_cntr_reg[4] 
       (.C(CLK_100MHZ),
        .CE(bit_rdy),
        .D(plusOp[4]),
        .Q(bit_cntr_reg[4]),
        .R(\bit_cntr[4]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \ldata_reg[23]_i_1 
       (.I0(p_0_in2_in),
        .I1(sclk_d1),
        .I2(SCLK),
        .O(ldata_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \ldata_reg_reg[0] 
       (.C(CLK_100MHZ),
        .CE(ldata_reg0),
        .D(SDATA),
        .Q(LDATA[0]),
        .R(ldata_reg));
  FDRE #(
    .INIT(1'b0)) 
    \ldata_reg_reg[10] 
       (.C(CLK_100MHZ),
        .CE(ldata_reg0),
        .D(LDATA[9]),
        .Q(LDATA[10]),
        .R(ldata_reg));
  FDRE #(
    .INIT(1'b0)) 
    \ldata_reg_reg[11] 
       (.C(CLK_100MHZ),
        .CE(ldata_reg0),
        .D(LDATA[10]),
        .Q(LDATA[11]),
        .R(ldata_reg));
  FDRE #(
    .INIT(1'b0)) 
    \ldata_reg_reg[12] 
       (.C(CLK_100MHZ),
        .CE(ldata_reg0),
        .D(LDATA[11]),
        .Q(LDATA[12]),
        .R(ldata_reg));
  FDRE #(
    .INIT(1'b0)) 
    \ldata_reg_reg[13] 
       (.C(CLK_100MHZ),
        .CE(ldata_reg0),
        .D(LDATA[12]),
        .Q(LDATA[13]),
        .R(ldata_reg));
  FDRE #(
    .INIT(1'b0)) 
    \ldata_reg_reg[14] 
       (.C(CLK_100MHZ),
        .CE(ldata_reg0),
        .D(LDATA[13]),
        .Q(LDATA[14]),
        .R(ldata_reg));
  FDRE #(
    .INIT(1'b0)) 
    \ldata_reg_reg[15] 
       (.C(CLK_100MHZ),
        .CE(ldata_reg0),
        .D(LDATA[14]),
        .Q(LDATA[15]),
        .R(ldata_reg));
  FDRE #(
    .INIT(1'b0)) 
    \ldata_reg_reg[16] 
       (.C(CLK_100MHZ),
        .CE(ldata_reg0),
        .D(LDATA[15]),
        .Q(LDATA[16]),
        .R(ldata_reg));
  FDRE #(
    .INIT(1'b0)) 
    \ldata_reg_reg[17] 
       (.C(CLK_100MHZ),
        .CE(ldata_reg0),
        .D(LDATA[16]),
        .Q(LDATA[17]),
        .R(ldata_reg));
  FDRE #(
    .INIT(1'b0)) 
    \ldata_reg_reg[18] 
       (.C(CLK_100MHZ),
        .CE(ldata_reg0),
        .D(LDATA[17]),
        .Q(LDATA[18]),
        .R(ldata_reg));
  FDRE #(
    .INIT(1'b0)) 
    \ldata_reg_reg[19] 
       (.C(CLK_100MHZ),
        .CE(ldata_reg0),
        .D(LDATA[18]),
        .Q(LDATA[19]),
        .R(ldata_reg));
  FDRE #(
    .INIT(1'b0)) 
    \ldata_reg_reg[1] 
       (.C(CLK_100MHZ),
        .CE(ldata_reg0),
        .D(LDATA[0]),
        .Q(LDATA[1]),
        .R(ldata_reg));
  FDRE #(
    .INIT(1'b0)) 
    \ldata_reg_reg[20] 
       (.C(CLK_100MHZ),
        .CE(ldata_reg0),
        .D(LDATA[19]),
        .Q(LDATA[20]),
        .R(ldata_reg));
  FDRE #(
    .INIT(1'b0)) 
    \ldata_reg_reg[21] 
       (.C(CLK_100MHZ),
        .CE(ldata_reg0),
        .D(LDATA[20]),
        .Q(LDATA[21]),
        .R(ldata_reg));
  FDRE #(
    .INIT(1'b0)) 
    \ldata_reg_reg[22] 
       (.C(CLK_100MHZ),
        .CE(ldata_reg0),
        .D(LDATA[21]),
        .Q(LDATA[22]),
        .R(ldata_reg));
  FDRE #(
    .INIT(1'b0)) 
    \ldata_reg_reg[23] 
       (.C(CLK_100MHZ),
        .CE(ldata_reg0),
        .D(LDATA[22]),
        .Q(LDATA[23]),
        .R(ldata_reg));
  FDRE #(
    .INIT(1'b0)) 
    \ldata_reg_reg[2] 
       (.C(CLK_100MHZ),
        .CE(ldata_reg0),
        .D(LDATA[1]),
        .Q(LDATA[2]),
        .R(ldata_reg));
  FDRE #(
    .INIT(1'b0)) 
    \ldata_reg_reg[3] 
       (.C(CLK_100MHZ),
        .CE(ldata_reg0),
        .D(LDATA[2]),
        .Q(LDATA[3]),
        .R(ldata_reg));
  FDRE #(
    .INIT(1'b0)) 
    \ldata_reg_reg[4] 
       (.C(CLK_100MHZ),
        .CE(ldata_reg0),
        .D(LDATA[3]),
        .Q(LDATA[4]),
        .R(ldata_reg));
  FDRE #(
    .INIT(1'b0)) 
    \ldata_reg_reg[5] 
       (.C(CLK_100MHZ),
        .CE(ldata_reg0),
        .D(LDATA[4]),
        .Q(LDATA[5]),
        .R(ldata_reg));
  FDRE #(
    .INIT(1'b0)) 
    \ldata_reg_reg[6] 
       (.C(CLK_100MHZ),
        .CE(ldata_reg0),
        .D(LDATA[5]),
        .Q(LDATA[6]),
        .R(ldata_reg));
  FDRE #(
    .INIT(1'b0)) 
    \ldata_reg_reg[7] 
       (.C(CLK_100MHZ),
        .CE(ldata_reg0),
        .D(LDATA[6]),
        .Q(LDATA[7]),
        .R(ldata_reg));
  FDRE #(
    .INIT(1'b0)) 
    \ldata_reg_reg[8] 
       (.C(CLK_100MHZ),
        .CE(ldata_reg0),
        .D(LDATA[7]),
        .Q(LDATA[8]),
        .R(ldata_reg));
  FDRE #(
    .INIT(1'b0)) 
    \ldata_reg_reg[9] 
       (.C(CLK_100MHZ),
        .CE(ldata_reg0),
        .D(LDATA[8]),
        .Q(LDATA[9]),
        .R(ldata_reg));
  FDRE #(
    .INIT(1'b0)) 
    lrclk_d1_reg
       (.C(CLK_100MHZ),
        .CE(1'b1),
        .D(LRCLK),
        .Q(lrclk_d1),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h20)) 
    \rdata_reg[23]_i_1 
       (.I0(\FSM_onehot_iis_state_reg_n_0_[1] ),
        .I1(sclk_d1),
        .I2(SCLK),
        .O(rdata_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \rdata_reg_reg[0] 
       (.C(CLK_100MHZ),
        .CE(rdata_reg0),
        .D(SDATA),
        .Q(RDATA[0]),
        .R(ldata_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rdata_reg_reg[10] 
       (.C(CLK_100MHZ),
        .CE(rdata_reg0),
        .D(RDATA[9]),
        .Q(RDATA[10]),
        .R(ldata_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rdata_reg_reg[11] 
       (.C(CLK_100MHZ),
        .CE(rdata_reg0),
        .D(RDATA[10]),
        .Q(RDATA[11]),
        .R(ldata_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rdata_reg_reg[12] 
       (.C(CLK_100MHZ),
        .CE(rdata_reg0),
        .D(RDATA[11]),
        .Q(RDATA[12]),
        .R(ldata_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rdata_reg_reg[13] 
       (.C(CLK_100MHZ),
        .CE(rdata_reg0),
        .D(RDATA[12]),
        .Q(RDATA[13]),
        .R(ldata_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rdata_reg_reg[14] 
       (.C(CLK_100MHZ),
        .CE(rdata_reg0),
        .D(RDATA[13]),
        .Q(RDATA[14]),
        .R(ldata_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rdata_reg_reg[15] 
       (.C(CLK_100MHZ),
        .CE(rdata_reg0),
        .D(RDATA[14]),
        .Q(RDATA[15]),
        .R(ldata_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rdata_reg_reg[16] 
       (.C(CLK_100MHZ),
        .CE(rdata_reg0),
        .D(RDATA[15]),
        .Q(RDATA[16]),
        .R(ldata_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rdata_reg_reg[17] 
       (.C(CLK_100MHZ),
        .CE(rdata_reg0),
        .D(RDATA[16]),
        .Q(RDATA[17]),
        .R(ldata_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rdata_reg_reg[18] 
       (.C(CLK_100MHZ),
        .CE(rdata_reg0),
        .D(RDATA[17]),
        .Q(RDATA[18]),
        .R(ldata_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rdata_reg_reg[19] 
       (.C(CLK_100MHZ),
        .CE(rdata_reg0),
        .D(RDATA[18]),
        .Q(RDATA[19]),
        .R(ldata_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rdata_reg_reg[1] 
       (.C(CLK_100MHZ),
        .CE(rdata_reg0),
        .D(RDATA[0]),
        .Q(RDATA[1]),
        .R(ldata_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rdata_reg_reg[20] 
       (.C(CLK_100MHZ),
        .CE(rdata_reg0),
        .D(RDATA[19]),
        .Q(RDATA[20]),
        .R(ldata_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rdata_reg_reg[21] 
       (.C(CLK_100MHZ),
        .CE(rdata_reg0),
        .D(RDATA[20]),
        .Q(RDATA[21]),
        .R(ldata_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rdata_reg_reg[22] 
       (.C(CLK_100MHZ),
        .CE(rdata_reg0),
        .D(RDATA[21]),
        .Q(RDATA[22]),
        .R(ldata_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rdata_reg_reg[23] 
       (.C(CLK_100MHZ),
        .CE(rdata_reg0),
        .D(RDATA[22]),
        .Q(RDATA[23]),
        .R(ldata_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rdata_reg_reg[2] 
       (.C(CLK_100MHZ),
        .CE(rdata_reg0),
        .D(RDATA[1]),
        .Q(RDATA[2]),
        .R(ldata_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rdata_reg_reg[3] 
       (.C(CLK_100MHZ),
        .CE(rdata_reg0),
        .D(RDATA[2]),
        .Q(RDATA[3]),
        .R(ldata_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rdata_reg_reg[4] 
       (.C(CLK_100MHZ),
        .CE(rdata_reg0),
        .D(RDATA[3]),
        .Q(RDATA[4]),
        .R(ldata_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rdata_reg_reg[5] 
       (.C(CLK_100MHZ),
        .CE(rdata_reg0),
        .D(RDATA[4]),
        .Q(RDATA[5]),
        .R(ldata_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rdata_reg_reg[6] 
       (.C(CLK_100MHZ),
        .CE(rdata_reg0),
        .D(RDATA[5]),
        .Q(RDATA[6]),
        .R(ldata_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rdata_reg_reg[7] 
       (.C(CLK_100MHZ),
        .CE(rdata_reg0),
        .D(RDATA[6]),
        .Q(RDATA[7]),
        .R(ldata_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rdata_reg_reg[8] 
       (.C(CLK_100MHZ),
        .CE(rdata_reg0),
        .D(RDATA[7]),
        .Q(RDATA[8]),
        .R(ldata_reg));
  FDRE #(
    .INIT(1'b0)) 
    \rdata_reg_reg[9] 
       (.C(CLK_100MHZ),
        .CE(rdata_reg0),
        .D(RDATA[8]),
        .Q(RDATA[9]),
        .R(ldata_reg));
  FDRE #(
    .INIT(1'b0)) 
    sclk_d1_reg
       (.C(CLK_100MHZ),
        .CE(1'b1),
        .D(SCLK),
        .Q(sclk_d1),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "iis_ser" *) 
module effects_loop_audio_fifo2stream_v2_0_0_iis_ser
   (SDATA_O,
    rd_en,
    Q,
    clk_100mhz,
    \count_reg[13] ,
    dout);
  output SDATA_O;
  output rd_en;
  input [1:0]Q;
  input clk_100mhz;
  input [0:0]\count_reg[13] ;
  input [23:0]dout;

  wire \FSM_onehot_iis_state[2]_i_1_n_0 ;
  wire \FSM_onehot_iis_state[4]_i_1_n_0 ;
  wire \FSM_onehot_iis_state[4]_i_2_n_0 ;
  wire \FSM_onehot_iis_state_reg_n_0_[1] ;
  wire \FSM_onehot_iis_state_reg_n_0_[3] ;
  wire [1:0]Q;
  wire SDATA_O;
  wire \bit_cntr[4]_i_1_n_0 ;
  wire [4:0]bit_cntr_reg;
  wire clk_100mhz;
  wire [0:0]\count_reg[13] ;
  wire [23:0]dout;
  wire [22:0]ldata_reg;
  wire \ldata_reg[10]_i_1_n_0 ;
  wire \ldata_reg[11]_i_1_n_0 ;
  wire \ldata_reg[12]_i_1_n_0 ;
  wire \ldata_reg[13]_i_1_n_0 ;
  wire \ldata_reg[14]_i_1_n_0 ;
  wire \ldata_reg[15]_i_1_n_0 ;
  wire \ldata_reg[16]_i_1_n_0 ;
  wire \ldata_reg[17]_i_1_n_0 ;
  wire \ldata_reg[18]_i_1_n_0 ;
  wire \ldata_reg[19]_i_1_n_0 ;
  wire \ldata_reg[1]_i_1_n_0 ;
  wire \ldata_reg[20]_i_1_n_0 ;
  wire \ldata_reg[21]_i_1_n_0 ;
  wire \ldata_reg[22]_i_1_n_0 ;
  wire \ldata_reg[23]_i_1_n_0 ;
  wire \ldata_reg[23]_i_2_n_0 ;
  wire \ldata_reg[2]_i_1_n_0 ;
  wire \ldata_reg[3]_i_1_n_0 ;
  wire \ldata_reg[4]_i_1_n_0 ;
  wire \ldata_reg[5]_i_1_n_0 ;
  wire \ldata_reg[6]_i_1_n_0 ;
  wire \ldata_reg[7]_i_1_n_0 ;
  wire \ldata_reg[8]_i_1_n_0 ;
  wire \ldata_reg[9]_i_1_n_0 ;
  wire ldata_reg_0;
  wire lrclk_d1;
  wire p_0_in2_in;
  wire p_0_in4_in;
  wire [23:0]p_1_in;
  wire p_2_in;
  wire [4:0]plusOp;
  wire rd_en;
  wire \rdata_reg[23]_i_1_n_0 ;
  wire \rdata_reg_reg_n_0_[0] ;
  wire \rdata_reg_reg_n_0_[10] ;
  wire \rdata_reg_reg_n_0_[11] ;
  wire \rdata_reg_reg_n_0_[12] ;
  wire \rdata_reg_reg_n_0_[13] ;
  wire \rdata_reg_reg_n_0_[14] ;
  wire \rdata_reg_reg_n_0_[15] ;
  wire \rdata_reg_reg_n_0_[16] ;
  wire \rdata_reg_reg_n_0_[17] ;
  wire \rdata_reg_reg_n_0_[18] ;
  wire \rdata_reg_reg_n_0_[19] ;
  wire \rdata_reg_reg_n_0_[1] ;
  wire \rdata_reg_reg_n_0_[20] ;
  wire \rdata_reg_reg_n_0_[21] ;
  wire \rdata_reg_reg_n_0_[22] ;
  wire \rdata_reg_reg_n_0_[23] ;
  wire \rdata_reg_reg_n_0_[2] ;
  wire \rdata_reg_reg_n_0_[3] ;
  wire \rdata_reg_reg_n_0_[4] ;
  wire \rdata_reg_reg_n_0_[5] ;
  wire \rdata_reg_reg_n_0_[6] ;
  wire \rdata_reg_reg_n_0_[7] ;
  wire \rdata_reg_reg_n_0_[8] ;
  wire \rdata_reg_reg_n_0_[9] ;
  wire sclk_d1;
  wire sdata_reg_i_1_n_0;
  wire sdata_reg_i_2_n_0;
  wire sdata_reg_i_3_n_0;
  wire write_bit;

  LUT2 #(
    .INIT(4'hE)) 
    \FSM_onehot_iis_state[2]_i_1 
       (.I0(\FSM_onehot_iis_state_reg_n_0_[1] ),
        .I1(ldata_reg_0),
        .O(\FSM_onehot_iis_state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFFEEEFEEFEEEEEE)) 
    \FSM_onehot_iis_state[4]_i_1 
       (.I0(\FSM_onehot_iis_state[4]_i_2_n_0 ),
        .I1(ldata_reg_0),
        .I2(lrclk_d1),
        .I3(Q[1]),
        .I4(\FSM_onehot_iis_state_reg_n_0_[3] ),
        .I5(p_0_in4_in),
        .O(\FSM_onehot_iis_state[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \FSM_onehot_iis_state[4]_i_2 
       (.I0(bit_cntr_reg[1]),
        .I1(bit_cntr_reg[0]),
        .I2(bit_cntr_reg[3]),
        .I3(bit_cntr_reg[2]),
        .I4(bit_cntr_reg[4]),
        .I5(\bit_cntr[4]_i_1_n_0 ),
        .O(\FSM_onehot_iis_state[4]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "write_left:10000,wait_right:01000,write_right:00010,wait_left:00100,reset:00001" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_onehot_iis_state_reg[0] 
       (.C(clk_100mhz),
        .CE(\FSM_onehot_iis_state[4]_i_1_n_0 ),
        .D(1'b0),
        .Q(ldata_reg_0),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "write_left:10000,wait_right:01000,write_right:00010,wait_left:00100,reset:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_iis_state_reg[1] 
       (.C(clk_100mhz),
        .CE(\FSM_onehot_iis_state[4]_i_1_n_0 ),
        .D(\FSM_onehot_iis_state_reg_n_0_[3] ),
        .Q(\FSM_onehot_iis_state_reg_n_0_[1] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "write_left:10000,wait_right:01000,write_right:00010,wait_left:00100,reset:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_iis_state_reg[2] 
       (.C(clk_100mhz),
        .CE(\FSM_onehot_iis_state[4]_i_1_n_0 ),
        .D(\FSM_onehot_iis_state[2]_i_1_n_0 ),
        .Q(p_0_in4_in),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "write_left:10000,wait_right:01000,write_right:00010,wait_left:00100,reset:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_iis_state_reg[3] 
       (.C(clk_100mhz),
        .CE(\FSM_onehot_iis_state[4]_i_1_n_0 ),
        .D(p_0_in2_in),
        .Q(\FSM_onehot_iis_state_reg_n_0_[3] ),
        .R(1'b0));
  (* FSM_ENCODED_STATES = "write_left:10000,wait_right:01000,write_right:00010,wait_left:00100,reset:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_iis_state_reg[4] 
       (.C(clk_100mhz),
        .CE(\FSM_onehot_iis_state[4]_i_1_n_0 ),
        .D(p_0_in4_in),
        .Q(p_0_in2_in),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \bit_cntr[0]_i_1 
       (.I0(bit_cntr_reg[0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bit_cntr[1]_i_1 
       (.I0(bit_cntr_reg[0]),
        .I1(bit_cntr_reg[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \bit_cntr[2]_i_1 
       (.I0(bit_cntr_reg[2]),
        .I1(bit_cntr_reg[1]),
        .I2(bit_cntr_reg[0]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \bit_cntr[3]_i_1 
       (.I0(bit_cntr_reg[3]),
        .I1(bit_cntr_reg[0]),
        .I2(bit_cntr_reg[1]),
        .I3(bit_cntr_reg[2]),
        .O(plusOp[3]));
  LUT2 #(
    .INIT(4'h1)) 
    \bit_cntr[4]_i_1 
       (.I0(p_0_in2_in),
        .I1(\FSM_onehot_iis_state_reg_n_0_[1] ),
        .O(\bit_cntr[4]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \bit_cntr[4]_i_2 
       (.I0(sclk_d1),
        .I1(Q[0]),
        .O(write_bit));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \bit_cntr[4]_i_3 
       (.I0(bit_cntr_reg[4]),
        .I1(bit_cntr_reg[2]),
        .I2(bit_cntr_reg[1]),
        .I3(bit_cntr_reg[0]),
        .I4(bit_cntr_reg[3]),
        .O(plusOp[4]));
  FDRE #(
    .INIT(1'b0)) 
    \bit_cntr_reg[0] 
       (.C(clk_100mhz),
        .CE(write_bit),
        .D(plusOp[0]),
        .Q(bit_cntr_reg[0]),
        .R(\bit_cntr[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bit_cntr_reg[1] 
       (.C(clk_100mhz),
        .CE(write_bit),
        .D(plusOp[1]),
        .Q(bit_cntr_reg[1]),
        .R(\bit_cntr[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bit_cntr_reg[2] 
       (.C(clk_100mhz),
        .CE(write_bit),
        .D(plusOp[2]),
        .Q(bit_cntr_reg[2]),
        .R(\bit_cntr[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bit_cntr_reg[3] 
       (.C(clk_100mhz),
        .CE(write_bit),
        .D(plusOp[3]),
        .Q(bit_cntr_reg[3]),
        .R(\bit_cntr[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bit_cntr_reg[4] 
       (.C(clk_100mhz),
        .CE(write_bit),
        .D(plusOp[4]),
        .Q(bit_cntr_reg[4]),
        .R(\bit_cntr[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ldata_reg[10]_i_1 
       (.I0(dout[10]),
        .I1(p_0_in4_in),
        .I2(lrclk_d1),
        .I3(Q[1]),
        .I4(ldata_reg[9]),
        .O(\ldata_reg[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ldata_reg[11]_i_1 
       (.I0(dout[11]),
        .I1(p_0_in4_in),
        .I2(lrclk_d1),
        .I3(Q[1]),
        .I4(ldata_reg[10]),
        .O(\ldata_reg[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ldata_reg[12]_i_1 
       (.I0(dout[12]),
        .I1(p_0_in4_in),
        .I2(lrclk_d1),
        .I3(Q[1]),
        .I4(ldata_reg[11]),
        .O(\ldata_reg[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ldata_reg[13]_i_1 
       (.I0(dout[13]),
        .I1(p_0_in4_in),
        .I2(lrclk_d1),
        .I3(Q[1]),
        .I4(ldata_reg[12]),
        .O(\ldata_reg[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ldata_reg[14]_i_1 
       (.I0(dout[14]),
        .I1(p_0_in4_in),
        .I2(lrclk_d1),
        .I3(Q[1]),
        .I4(ldata_reg[13]),
        .O(\ldata_reg[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ldata_reg[15]_i_1 
       (.I0(dout[15]),
        .I1(p_0_in4_in),
        .I2(lrclk_d1),
        .I3(Q[1]),
        .I4(ldata_reg[14]),
        .O(\ldata_reg[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ldata_reg[16]_i_1 
       (.I0(dout[16]),
        .I1(p_0_in4_in),
        .I2(lrclk_d1),
        .I3(Q[1]),
        .I4(ldata_reg[15]),
        .O(\ldata_reg[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ldata_reg[17]_i_1 
       (.I0(dout[17]),
        .I1(p_0_in4_in),
        .I2(lrclk_d1),
        .I3(Q[1]),
        .I4(ldata_reg[16]),
        .O(\ldata_reg[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ldata_reg[18]_i_1 
       (.I0(dout[18]),
        .I1(p_0_in4_in),
        .I2(lrclk_d1),
        .I3(Q[1]),
        .I4(ldata_reg[17]),
        .O(\ldata_reg[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ldata_reg[19]_i_1 
       (.I0(dout[19]),
        .I1(p_0_in4_in),
        .I2(lrclk_d1),
        .I3(Q[1]),
        .I4(ldata_reg[18]),
        .O(\ldata_reg[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ldata_reg[1]_i_1 
       (.I0(dout[1]),
        .I1(p_0_in4_in),
        .I2(lrclk_d1),
        .I3(Q[1]),
        .I4(ldata_reg[0]),
        .O(\ldata_reg[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ldata_reg[20]_i_1 
       (.I0(dout[20]),
        .I1(p_0_in4_in),
        .I2(lrclk_d1),
        .I3(Q[1]),
        .I4(ldata_reg[19]),
        .O(\ldata_reg[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ldata_reg[21]_i_1 
       (.I0(dout[21]),
        .I1(p_0_in4_in),
        .I2(lrclk_d1),
        .I3(Q[1]),
        .I4(ldata_reg[20]),
        .O(\ldata_reg[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ldata_reg[22]_i_1 
       (.I0(dout[22]),
        .I1(p_0_in4_in),
        .I2(lrclk_d1),
        .I3(Q[1]),
        .I4(ldata_reg[21]),
        .O(\ldata_reg[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h20FF202020202020)) 
    \ldata_reg[23]_i_1 
       (.I0(sclk_d1),
        .I1(Q[0]),
        .I2(p_0_in2_in),
        .I3(Q[1]),
        .I4(lrclk_d1),
        .I5(p_0_in4_in),
        .O(\ldata_reg[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ldata_reg[23]_i_2 
       (.I0(dout[23]),
        .I1(p_0_in4_in),
        .I2(lrclk_d1),
        .I3(Q[1]),
        .I4(ldata_reg[22]),
        .O(\ldata_reg[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ldata_reg[2]_i_1 
       (.I0(dout[2]),
        .I1(p_0_in4_in),
        .I2(lrclk_d1),
        .I3(Q[1]),
        .I4(ldata_reg[1]),
        .O(\ldata_reg[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ldata_reg[3]_i_1 
       (.I0(dout[3]),
        .I1(p_0_in4_in),
        .I2(lrclk_d1),
        .I3(Q[1]),
        .I4(ldata_reg[2]),
        .O(\ldata_reg[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ldata_reg[4]_i_1 
       (.I0(dout[4]),
        .I1(p_0_in4_in),
        .I2(lrclk_d1),
        .I3(Q[1]),
        .I4(ldata_reg[3]),
        .O(\ldata_reg[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ldata_reg[5]_i_1 
       (.I0(dout[5]),
        .I1(p_0_in4_in),
        .I2(lrclk_d1),
        .I3(Q[1]),
        .I4(ldata_reg[4]),
        .O(\ldata_reg[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ldata_reg[6]_i_1 
       (.I0(dout[6]),
        .I1(p_0_in4_in),
        .I2(lrclk_d1),
        .I3(Q[1]),
        .I4(ldata_reg[5]),
        .O(\ldata_reg[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ldata_reg[7]_i_1 
       (.I0(dout[7]),
        .I1(p_0_in4_in),
        .I2(lrclk_d1),
        .I3(Q[1]),
        .I4(ldata_reg[6]),
        .O(\ldata_reg[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ldata_reg[8]_i_1 
       (.I0(dout[8]),
        .I1(p_0_in4_in),
        .I2(lrclk_d1),
        .I3(Q[1]),
        .I4(ldata_reg[7]),
        .O(\ldata_reg[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ldata_reg[9]_i_1 
       (.I0(dout[9]),
        .I1(p_0_in4_in),
        .I2(lrclk_d1),
        .I3(Q[1]),
        .I4(ldata_reg[8]),
        .O(\ldata_reg[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \ldata_reg_reg[0] 
       (.C(clk_100mhz),
        .CE(\ldata_reg[23]_i_1_n_0 ),
        .D(p_1_in[0]),
        .Q(ldata_reg[0]),
        .R(ldata_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \ldata_reg_reg[10] 
       (.C(clk_100mhz),
        .CE(\ldata_reg[23]_i_1_n_0 ),
        .D(\ldata_reg[10]_i_1_n_0 ),
        .Q(ldata_reg[10]),
        .R(ldata_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \ldata_reg_reg[11] 
       (.C(clk_100mhz),
        .CE(\ldata_reg[23]_i_1_n_0 ),
        .D(\ldata_reg[11]_i_1_n_0 ),
        .Q(ldata_reg[11]),
        .R(ldata_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \ldata_reg_reg[12] 
       (.C(clk_100mhz),
        .CE(\ldata_reg[23]_i_1_n_0 ),
        .D(\ldata_reg[12]_i_1_n_0 ),
        .Q(ldata_reg[12]),
        .R(ldata_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \ldata_reg_reg[13] 
       (.C(clk_100mhz),
        .CE(\ldata_reg[23]_i_1_n_0 ),
        .D(\ldata_reg[13]_i_1_n_0 ),
        .Q(ldata_reg[13]),
        .R(ldata_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \ldata_reg_reg[14] 
       (.C(clk_100mhz),
        .CE(\ldata_reg[23]_i_1_n_0 ),
        .D(\ldata_reg[14]_i_1_n_0 ),
        .Q(ldata_reg[14]),
        .R(ldata_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \ldata_reg_reg[15] 
       (.C(clk_100mhz),
        .CE(\ldata_reg[23]_i_1_n_0 ),
        .D(\ldata_reg[15]_i_1_n_0 ),
        .Q(ldata_reg[15]),
        .R(ldata_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \ldata_reg_reg[16] 
       (.C(clk_100mhz),
        .CE(\ldata_reg[23]_i_1_n_0 ),
        .D(\ldata_reg[16]_i_1_n_0 ),
        .Q(ldata_reg[16]),
        .R(ldata_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \ldata_reg_reg[17] 
       (.C(clk_100mhz),
        .CE(\ldata_reg[23]_i_1_n_0 ),
        .D(\ldata_reg[17]_i_1_n_0 ),
        .Q(ldata_reg[17]),
        .R(ldata_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \ldata_reg_reg[18] 
       (.C(clk_100mhz),
        .CE(\ldata_reg[23]_i_1_n_0 ),
        .D(\ldata_reg[18]_i_1_n_0 ),
        .Q(ldata_reg[18]),
        .R(ldata_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \ldata_reg_reg[19] 
       (.C(clk_100mhz),
        .CE(\ldata_reg[23]_i_1_n_0 ),
        .D(\ldata_reg[19]_i_1_n_0 ),
        .Q(ldata_reg[19]),
        .R(ldata_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \ldata_reg_reg[1] 
       (.C(clk_100mhz),
        .CE(\ldata_reg[23]_i_1_n_0 ),
        .D(\ldata_reg[1]_i_1_n_0 ),
        .Q(ldata_reg[1]),
        .R(ldata_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \ldata_reg_reg[20] 
       (.C(clk_100mhz),
        .CE(\ldata_reg[23]_i_1_n_0 ),
        .D(\ldata_reg[20]_i_1_n_0 ),
        .Q(ldata_reg[20]),
        .R(ldata_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \ldata_reg_reg[21] 
       (.C(clk_100mhz),
        .CE(\ldata_reg[23]_i_1_n_0 ),
        .D(\ldata_reg[21]_i_1_n_0 ),
        .Q(ldata_reg[21]),
        .R(ldata_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \ldata_reg_reg[22] 
       (.C(clk_100mhz),
        .CE(\ldata_reg[23]_i_1_n_0 ),
        .D(\ldata_reg[22]_i_1_n_0 ),
        .Q(ldata_reg[22]),
        .R(ldata_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \ldata_reg_reg[23] 
       (.C(clk_100mhz),
        .CE(\ldata_reg[23]_i_1_n_0 ),
        .D(\ldata_reg[23]_i_2_n_0 ),
        .Q(p_2_in),
        .R(ldata_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \ldata_reg_reg[2] 
       (.C(clk_100mhz),
        .CE(\ldata_reg[23]_i_1_n_0 ),
        .D(\ldata_reg[2]_i_1_n_0 ),
        .Q(ldata_reg[2]),
        .R(ldata_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \ldata_reg_reg[3] 
       (.C(clk_100mhz),
        .CE(\ldata_reg[23]_i_1_n_0 ),
        .D(\ldata_reg[3]_i_1_n_0 ),
        .Q(ldata_reg[3]),
        .R(ldata_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \ldata_reg_reg[4] 
       (.C(clk_100mhz),
        .CE(\ldata_reg[23]_i_1_n_0 ),
        .D(\ldata_reg[4]_i_1_n_0 ),
        .Q(ldata_reg[4]),
        .R(ldata_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \ldata_reg_reg[5] 
       (.C(clk_100mhz),
        .CE(\ldata_reg[23]_i_1_n_0 ),
        .D(\ldata_reg[5]_i_1_n_0 ),
        .Q(ldata_reg[5]),
        .R(ldata_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \ldata_reg_reg[6] 
       (.C(clk_100mhz),
        .CE(\ldata_reg[23]_i_1_n_0 ),
        .D(\ldata_reg[6]_i_1_n_0 ),
        .Q(ldata_reg[6]),
        .R(ldata_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \ldata_reg_reg[7] 
       (.C(clk_100mhz),
        .CE(\ldata_reg[23]_i_1_n_0 ),
        .D(\ldata_reg[7]_i_1_n_0 ),
        .Q(ldata_reg[7]),
        .R(ldata_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \ldata_reg_reg[8] 
       (.C(clk_100mhz),
        .CE(\ldata_reg[23]_i_1_n_0 ),
        .D(\ldata_reg[8]_i_1_n_0 ),
        .Q(ldata_reg[8]),
        .R(ldata_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \ldata_reg_reg[9] 
       (.C(clk_100mhz),
        .CE(\ldata_reg[23]_i_1_n_0 ),
        .D(\ldata_reg[9]_i_1_n_0 ),
        .Q(ldata_reg[9]),
        .R(ldata_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    lrclk_d1_reg
       (.C(clk_100mhz),
        .CE(1'b1),
        .D(Q[1]),
        .Q(lrclk_d1),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \rdata_reg[0]_i_1 
       (.I0(dout[0]),
        .I1(Q[1]),
        .I2(lrclk_d1),
        .I3(p_0_in4_in),
        .O(p_1_in[0]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \rdata_reg[10]_i_1 
       (.I0(dout[10]),
        .I1(p_0_in4_in),
        .I2(lrclk_d1),
        .I3(Q[1]),
        .I4(\rdata_reg_reg_n_0_[9] ),
        .O(p_1_in[10]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \rdata_reg[11]_i_1 
       (.I0(dout[11]),
        .I1(p_0_in4_in),
        .I2(lrclk_d1),
        .I3(Q[1]),
        .I4(\rdata_reg_reg_n_0_[10] ),
        .O(p_1_in[11]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \rdata_reg[12]_i_1 
       (.I0(dout[12]),
        .I1(p_0_in4_in),
        .I2(lrclk_d1),
        .I3(Q[1]),
        .I4(\rdata_reg_reg_n_0_[11] ),
        .O(p_1_in[12]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \rdata_reg[13]_i_1 
       (.I0(dout[13]),
        .I1(p_0_in4_in),
        .I2(lrclk_d1),
        .I3(Q[1]),
        .I4(\rdata_reg_reg_n_0_[12] ),
        .O(p_1_in[13]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \rdata_reg[14]_i_1 
       (.I0(dout[14]),
        .I1(p_0_in4_in),
        .I2(lrclk_d1),
        .I3(Q[1]),
        .I4(\rdata_reg_reg_n_0_[13] ),
        .O(p_1_in[14]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \rdata_reg[15]_i_1 
       (.I0(dout[15]),
        .I1(p_0_in4_in),
        .I2(lrclk_d1),
        .I3(Q[1]),
        .I4(\rdata_reg_reg_n_0_[14] ),
        .O(p_1_in[15]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \rdata_reg[16]_i_1 
       (.I0(dout[16]),
        .I1(p_0_in4_in),
        .I2(lrclk_d1),
        .I3(Q[1]),
        .I4(\rdata_reg_reg_n_0_[15] ),
        .O(p_1_in[16]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \rdata_reg[17]_i_1 
       (.I0(dout[17]),
        .I1(p_0_in4_in),
        .I2(lrclk_d1),
        .I3(Q[1]),
        .I4(\rdata_reg_reg_n_0_[16] ),
        .O(p_1_in[17]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \rdata_reg[18]_i_1 
       (.I0(dout[18]),
        .I1(p_0_in4_in),
        .I2(lrclk_d1),
        .I3(Q[1]),
        .I4(\rdata_reg_reg_n_0_[17] ),
        .O(p_1_in[18]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \rdata_reg[19]_i_1 
       (.I0(dout[19]),
        .I1(p_0_in4_in),
        .I2(lrclk_d1),
        .I3(Q[1]),
        .I4(\rdata_reg_reg_n_0_[18] ),
        .O(p_1_in[19]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \rdata_reg[1]_i_1 
       (.I0(dout[1]),
        .I1(p_0_in4_in),
        .I2(lrclk_d1),
        .I3(Q[1]),
        .I4(\rdata_reg_reg_n_0_[0] ),
        .O(p_1_in[1]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \rdata_reg[20]_i_1 
       (.I0(dout[20]),
        .I1(p_0_in4_in),
        .I2(lrclk_d1),
        .I3(Q[1]),
        .I4(\rdata_reg_reg_n_0_[19] ),
        .O(p_1_in[20]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \rdata_reg[21]_i_1 
       (.I0(dout[21]),
        .I1(p_0_in4_in),
        .I2(lrclk_d1),
        .I3(Q[1]),
        .I4(\rdata_reg_reg_n_0_[20] ),
        .O(p_1_in[21]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \rdata_reg[22]_i_1 
       (.I0(dout[22]),
        .I1(p_0_in4_in),
        .I2(lrclk_d1),
        .I3(Q[1]),
        .I4(\rdata_reg_reg_n_0_[21] ),
        .O(p_1_in[22]));
  LUT6 #(
    .INIT(64'h20FF202020202020)) 
    \rdata_reg[23]_i_1 
       (.I0(sclk_d1),
        .I1(Q[0]),
        .I2(\FSM_onehot_iis_state_reg_n_0_[1] ),
        .I3(Q[1]),
        .I4(lrclk_d1),
        .I5(p_0_in4_in),
        .O(\rdata_reg[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \rdata_reg[23]_i_2 
       (.I0(dout[23]),
        .I1(p_0_in4_in),
        .I2(lrclk_d1),
        .I3(Q[1]),
        .I4(\rdata_reg_reg_n_0_[22] ),
        .O(p_1_in[23]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \rdata_reg[2]_i_1 
       (.I0(dout[2]),
        .I1(p_0_in4_in),
        .I2(lrclk_d1),
        .I3(Q[1]),
        .I4(\rdata_reg_reg_n_0_[1] ),
        .O(p_1_in[2]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \rdata_reg[3]_i_1 
       (.I0(dout[3]),
        .I1(p_0_in4_in),
        .I2(lrclk_d1),
        .I3(Q[1]),
        .I4(\rdata_reg_reg_n_0_[2] ),
        .O(p_1_in[3]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \rdata_reg[4]_i_1 
       (.I0(dout[4]),
        .I1(p_0_in4_in),
        .I2(lrclk_d1),
        .I3(Q[1]),
        .I4(\rdata_reg_reg_n_0_[3] ),
        .O(p_1_in[4]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \rdata_reg[5]_i_1 
       (.I0(dout[5]),
        .I1(p_0_in4_in),
        .I2(lrclk_d1),
        .I3(Q[1]),
        .I4(\rdata_reg_reg_n_0_[4] ),
        .O(p_1_in[5]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \rdata_reg[6]_i_1 
       (.I0(dout[6]),
        .I1(p_0_in4_in),
        .I2(lrclk_d1),
        .I3(Q[1]),
        .I4(\rdata_reg_reg_n_0_[5] ),
        .O(p_1_in[6]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \rdata_reg[7]_i_1 
       (.I0(dout[7]),
        .I1(p_0_in4_in),
        .I2(lrclk_d1),
        .I3(Q[1]),
        .I4(\rdata_reg_reg_n_0_[6] ),
        .O(p_1_in[7]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \rdata_reg[8]_i_1 
       (.I0(dout[8]),
        .I1(p_0_in4_in),
        .I2(lrclk_d1),
        .I3(Q[1]),
        .I4(\rdata_reg_reg_n_0_[7] ),
        .O(p_1_in[8]));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \rdata_reg[9]_i_1 
       (.I0(dout[9]),
        .I1(p_0_in4_in),
        .I2(lrclk_d1),
        .I3(Q[1]),
        .I4(\rdata_reg_reg_n_0_[8] ),
        .O(p_1_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \rdata_reg_reg[0] 
       (.C(clk_100mhz),
        .CE(\rdata_reg[23]_i_1_n_0 ),
        .D(p_1_in[0]),
        .Q(\rdata_reg_reg_n_0_[0] ),
        .R(ldata_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \rdata_reg_reg[10] 
       (.C(clk_100mhz),
        .CE(\rdata_reg[23]_i_1_n_0 ),
        .D(p_1_in[10]),
        .Q(\rdata_reg_reg_n_0_[10] ),
        .R(ldata_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \rdata_reg_reg[11] 
       (.C(clk_100mhz),
        .CE(\rdata_reg[23]_i_1_n_0 ),
        .D(p_1_in[11]),
        .Q(\rdata_reg_reg_n_0_[11] ),
        .R(ldata_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \rdata_reg_reg[12] 
       (.C(clk_100mhz),
        .CE(\rdata_reg[23]_i_1_n_0 ),
        .D(p_1_in[12]),
        .Q(\rdata_reg_reg_n_0_[12] ),
        .R(ldata_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \rdata_reg_reg[13] 
       (.C(clk_100mhz),
        .CE(\rdata_reg[23]_i_1_n_0 ),
        .D(p_1_in[13]),
        .Q(\rdata_reg_reg_n_0_[13] ),
        .R(ldata_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \rdata_reg_reg[14] 
       (.C(clk_100mhz),
        .CE(\rdata_reg[23]_i_1_n_0 ),
        .D(p_1_in[14]),
        .Q(\rdata_reg_reg_n_0_[14] ),
        .R(ldata_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \rdata_reg_reg[15] 
       (.C(clk_100mhz),
        .CE(\rdata_reg[23]_i_1_n_0 ),
        .D(p_1_in[15]),
        .Q(\rdata_reg_reg_n_0_[15] ),
        .R(ldata_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \rdata_reg_reg[16] 
       (.C(clk_100mhz),
        .CE(\rdata_reg[23]_i_1_n_0 ),
        .D(p_1_in[16]),
        .Q(\rdata_reg_reg_n_0_[16] ),
        .R(ldata_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \rdata_reg_reg[17] 
       (.C(clk_100mhz),
        .CE(\rdata_reg[23]_i_1_n_0 ),
        .D(p_1_in[17]),
        .Q(\rdata_reg_reg_n_0_[17] ),
        .R(ldata_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \rdata_reg_reg[18] 
       (.C(clk_100mhz),
        .CE(\rdata_reg[23]_i_1_n_0 ),
        .D(p_1_in[18]),
        .Q(\rdata_reg_reg_n_0_[18] ),
        .R(ldata_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \rdata_reg_reg[19] 
       (.C(clk_100mhz),
        .CE(\rdata_reg[23]_i_1_n_0 ),
        .D(p_1_in[19]),
        .Q(\rdata_reg_reg_n_0_[19] ),
        .R(ldata_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \rdata_reg_reg[1] 
       (.C(clk_100mhz),
        .CE(\rdata_reg[23]_i_1_n_0 ),
        .D(p_1_in[1]),
        .Q(\rdata_reg_reg_n_0_[1] ),
        .R(ldata_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \rdata_reg_reg[20] 
       (.C(clk_100mhz),
        .CE(\rdata_reg[23]_i_1_n_0 ),
        .D(p_1_in[20]),
        .Q(\rdata_reg_reg_n_0_[20] ),
        .R(ldata_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \rdata_reg_reg[21] 
       (.C(clk_100mhz),
        .CE(\rdata_reg[23]_i_1_n_0 ),
        .D(p_1_in[21]),
        .Q(\rdata_reg_reg_n_0_[21] ),
        .R(ldata_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \rdata_reg_reg[22] 
       (.C(clk_100mhz),
        .CE(\rdata_reg[23]_i_1_n_0 ),
        .D(p_1_in[22]),
        .Q(\rdata_reg_reg_n_0_[22] ),
        .R(ldata_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \rdata_reg_reg[23] 
       (.C(clk_100mhz),
        .CE(\rdata_reg[23]_i_1_n_0 ),
        .D(p_1_in[23]),
        .Q(\rdata_reg_reg_n_0_[23] ),
        .R(ldata_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \rdata_reg_reg[2] 
       (.C(clk_100mhz),
        .CE(\rdata_reg[23]_i_1_n_0 ),
        .D(p_1_in[2]),
        .Q(\rdata_reg_reg_n_0_[2] ),
        .R(ldata_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \rdata_reg_reg[3] 
       (.C(clk_100mhz),
        .CE(\rdata_reg[23]_i_1_n_0 ),
        .D(p_1_in[3]),
        .Q(\rdata_reg_reg_n_0_[3] ),
        .R(ldata_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \rdata_reg_reg[4] 
       (.C(clk_100mhz),
        .CE(\rdata_reg[23]_i_1_n_0 ),
        .D(p_1_in[4]),
        .Q(\rdata_reg_reg_n_0_[4] ),
        .R(ldata_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \rdata_reg_reg[5] 
       (.C(clk_100mhz),
        .CE(\rdata_reg[23]_i_1_n_0 ),
        .D(p_1_in[5]),
        .Q(\rdata_reg_reg_n_0_[5] ),
        .R(ldata_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \rdata_reg_reg[6] 
       (.C(clk_100mhz),
        .CE(\rdata_reg[23]_i_1_n_0 ),
        .D(p_1_in[6]),
        .Q(\rdata_reg_reg_n_0_[6] ),
        .R(ldata_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \rdata_reg_reg[7] 
       (.C(clk_100mhz),
        .CE(\rdata_reg[23]_i_1_n_0 ),
        .D(p_1_in[7]),
        .Q(\rdata_reg_reg_n_0_[7] ),
        .R(ldata_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \rdata_reg_reg[8] 
       (.C(clk_100mhz),
        .CE(\rdata_reg[23]_i_1_n_0 ),
        .D(p_1_in[8]),
        .Q(\rdata_reg_reg_n_0_[8] ),
        .R(ldata_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    \rdata_reg_reg[9] 
       (.C(clk_100mhz),
        .CE(\rdata_reg[23]_i_1_n_0 ),
        .D(p_1_in[9]),
        .Q(\rdata_reg_reg_n_0_[9] ),
        .R(ldata_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    sclk_d1_reg
       (.C(clk_100mhz),
        .CE(1'b1),
        .D(Q[0]),
        .Q(sclk_d1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FECE3202)) 
    sdata_reg_i_1
       (.I0(SDATA_O),
        .I1(sdata_reg_i_2_n_0),
        .I2(sdata_reg_i_3_n_0),
        .I3(\rdata_reg_reg_n_0_[23] ),
        .I4(p_2_in),
        .I5(ldata_reg_0),
        .O(sdata_reg_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'h20)) 
    sdata_reg_i_2
       (.I0(p_0_in2_in),
        .I1(Q[0]),
        .I2(sclk_d1),
        .O(sdata_reg_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'h20)) 
    sdata_reg_i_3
       (.I0(\FSM_onehot_iis_state_reg_n_0_[1] ),
        .I1(Q[0]),
        .I2(sclk_d1),
        .O(sdata_reg_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sdata_reg_reg
       (.C(clk_100mhz),
        .CE(1'b1),
        .D(sdata_reg_i_1_n_0),
        .Q(SDATA_O),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'h08)) 
    txfifo_i_1
       (.I0(\count_reg[13] ),
        .I1(lrclk_d1),
        .I2(Q[1]),
        .O(rd_en));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_generic_cstr
   (D,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ,
    clk,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    srst,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    ena_array,
    enb_array,
    WEA,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 );
  output [47:0]D;
  output \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ;
  input clk;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input srst;
  input [12:0]Q;
  input [12:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [47:0]din;
  input [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [1:0]ena_array;
  input [1:0]enb_array;
  input [1:0]WEA;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  input \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ;

  wire [47:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [12:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  wire [12:0]Q;
  wire [1:0]WEA;
  wire clk;
  wire [47:0]din;
  wire [1:0]ena_array;
  wire [1:0]enb_array;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ;
  wire \ramloop[10].ram.r_n_0 ;
  wire \ramloop[10].ram.r_n_1 ;
  wire \ramloop[10].ram.r_n_2 ;
  wire \ramloop[10].ram.r_n_3 ;
  wire \ramloop[10].ram.r_n_4 ;
  wire \ramloop[10].ram.r_n_5 ;
  wire \ramloop[10].ram.r_n_6 ;
  wire \ramloop[10].ram.r_n_7 ;
  wire \ramloop[1].ram.r_n_0 ;
  wire \ramloop[1].ram.r_n_1 ;
  wire \ramloop[1].ram.r_n_2 ;
  wire \ramloop[1].ram.r_n_3 ;
  wire \ramloop[1].ram.r_n_4 ;
  wire \ramloop[1].ram.r_n_5 ;
  wire \ramloop[1].ram.r_n_6 ;
  wire \ramloop[1].ram.r_n_7 ;
  wire \ramloop[1].ram.r_n_8 ;
  wire \ramloop[2].ram.r_n_0 ;
  wire \ramloop[2].ram.r_n_1 ;
  wire \ramloop[2].ram.r_n_2 ;
  wire \ramloop[2].ram.r_n_3 ;
  wire \ramloop[2].ram.r_n_4 ;
  wire \ramloop[2].ram.r_n_5 ;
  wire \ramloop[2].ram.r_n_6 ;
  wire \ramloop[2].ram.r_n_7 ;
  wire \ramloop[2].ram.r_n_8 ;
  wire \ramloop[3].ram.r_n_0 ;
  wire \ramloop[3].ram.r_n_1 ;
  wire \ramloop[3].ram.r_n_2 ;
  wire \ramloop[3].ram.r_n_3 ;
  wire \ramloop[3].ram.r_n_4 ;
  wire \ramloop[3].ram.r_n_5 ;
  wire \ramloop[3].ram.r_n_6 ;
  wire \ramloop[3].ram.r_n_7 ;
  wire \ramloop[3].ram.r_n_8 ;
  wire \ramloop[4].ram.r_n_0 ;
  wire \ramloop[4].ram.r_n_1 ;
  wire \ramloop[4].ram.r_n_2 ;
  wire \ramloop[4].ram.r_n_3 ;
  wire \ramloop[4].ram.r_n_4 ;
  wire \ramloop[4].ram.r_n_5 ;
  wire \ramloop[4].ram.r_n_6 ;
  wire \ramloop[4].ram.r_n_7 ;
  wire \ramloop[4].ram.r_n_8 ;
  wire \ramloop[5].ram.r_n_0 ;
  wire \ramloop[5].ram.r_n_1 ;
  wire \ramloop[5].ram.r_n_2 ;
  wire \ramloop[5].ram.r_n_3 ;
  wire \ramloop[5].ram.r_n_4 ;
  wire \ramloop[5].ram.r_n_5 ;
  wire \ramloop[5].ram.r_n_6 ;
  wire \ramloop[5].ram.r_n_7 ;
  wire \ramloop[5].ram.r_n_8 ;
  wire \ramloop[6].ram.r_n_0 ;
  wire \ramloop[6].ram.r_n_1 ;
  wire \ramloop[6].ram.r_n_2 ;
  wire \ramloop[6].ram.r_n_3 ;
  wire \ramloop[6].ram.r_n_4 ;
  wire \ramloop[6].ram.r_n_5 ;
  wire \ramloop[6].ram.r_n_6 ;
  wire \ramloop[6].ram.r_n_7 ;
  wire \ramloop[6].ram.r_n_8 ;
  wire \ramloop[7].ram.r_n_0 ;
  wire \ramloop[7].ram.r_n_1 ;
  wire \ramloop[7].ram.r_n_2 ;
  wire \ramloop[7].ram.r_n_3 ;
  wire \ramloop[7].ram.r_n_4 ;
  wire \ramloop[7].ram.r_n_5 ;
  wire \ramloop[7].ram.r_n_6 ;
  wire \ramloop[7].ram.r_n_7 ;
  wire \ramloop[7].ram.r_n_8 ;
  wire \ramloop[8].ram.r_n_0 ;
  wire \ramloop[8].ram.r_n_1 ;
  wire \ramloop[8].ram.r_n_2 ;
  wire \ramloop[8].ram.r_n_3 ;
  wire \ramloop[8].ram.r_n_4 ;
  wire \ramloop[8].ram.r_n_5 ;
  wire \ramloop[8].ram.r_n_6 ;
  wire \ramloop[8].ram.r_n_7 ;
  wire \ramloop[8].ram.r_n_8 ;
  wire \ramloop[9].ram.r_n_0 ;
  wire \ramloop[9].ram.r_n_1 ;
  wire \ramloop[9].ram.r_n_2 ;
  wire \ramloop[9].ram.r_n_3 ;
  wire \ramloop[9].ram.r_n_4 ;
  wire \ramloop[9].ram.r_n_5 ;
  wire \ramloop[9].ram.r_n_6 ;
  wire \ramloop[9].ram.r_n_7 ;
  wire srst;

  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_mux__parameterized0 \has_mux_b.B 
       (.D(D[47:4]),
        .DOBDO({\ramloop[2].ram.r_n_0 ,\ramloop[2].ram.r_n_1 ,\ramloop[2].ram.r_n_2 ,\ramloop[2].ram.r_n_3 ,\ramloop[2].ram.r_n_4 ,\ramloop[2].ram.r_n_5 ,\ramloop[2].ram.r_n_6 ,\ramloop[2].ram.r_n_7 }),
        .DOPBDOP(\ramloop[2].ram.r_n_8 ),
        .clk(clk),
        .\goreg_bm.dout_i_reg[11] ({\ramloop[1].ram.r_n_0 ,\ramloop[1].ram.r_n_1 ,\ramloop[1].ram.r_n_2 ,\ramloop[1].ram.r_n_3 ,\ramloop[1].ram.r_n_4 ,\ramloop[1].ram.r_n_5 ,\ramloop[1].ram.r_n_6 ,\ramloop[1].ram.r_n_7 }),
        .\goreg_bm.dout_i_reg[12] (\ramloop[1].ram.r_n_8 ),
        .\goreg_bm.dout_i_reg[20] ({\ramloop[4].ram.r_n_0 ,\ramloop[4].ram.r_n_1 ,\ramloop[4].ram.r_n_2 ,\ramloop[4].ram.r_n_3 ,\ramloop[4].ram.r_n_4 ,\ramloop[4].ram.r_n_5 ,\ramloop[4].ram.r_n_6 ,\ramloop[4].ram.r_n_7 }),
        .\goreg_bm.dout_i_reg[20]_0 ({\ramloop[3].ram.r_n_0 ,\ramloop[3].ram.r_n_1 ,\ramloop[3].ram.r_n_2 ,\ramloop[3].ram.r_n_3 ,\ramloop[3].ram.r_n_4 ,\ramloop[3].ram.r_n_5 ,\ramloop[3].ram.r_n_6 ,\ramloop[3].ram.r_n_7 }),
        .\goreg_bm.dout_i_reg[21] (\ramloop[4].ram.r_n_8 ),
        .\goreg_bm.dout_i_reg[21]_0 (\ramloop[3].ram.r_n_8 ),
        .\goreg_bm.dout_i_reg[29] ({\ramloop[6].ram.r_n_0 ,\ramloop[6].ram.r_n_1 ,\ramloop[6].ram.r_n_2 ,\ramloop[6].ram.r_n_3 ,\ramloop[6].ram.r_n_4 ,\ramloop[6].ram.r_n_5 ,\ramloop[6].ram.r_n_6 ,\ramloop[6].ram.r_n_7 }),
        .\goreg_bm.dout_i_reg[29]_0 ({\ramloop[5].ram.r_n_0 ,\ramloop[5].ram.r_n_1 ,\ramloop[5].ram.r_n_2 ,\ramloop[5].ram.r_n_3 ,\ramloop[5].ram.r_n_4 ,\ramloop[5].ram.r_n_5 ,\ramloop[5].ram.r_n_6 ,\ramloop[5].ram.r_n_7 }),
        .\goreg_bm.dout_i_reg[30] (\ramloop[6].ram.r_n_8 ),
        .\goreg_bm.dout_i_reg[30]_0 (\ramloop[5].ram.r_n_8 ),
        .\goreg_bm.dout_i_reg[38] ({\ramloop[8].ram.r_n_0 ,\ramloop[8].ram.r_n_1 ,\ramloop[8].ram.r_n_2 ,\ramloop[8].ram.r_n_3 ,\ramloop[8].ram.r_n_4 ,\ramloop[8].ram.r_n_5 ,\ramloop[8].ram.r_n_6 ,\ramloop[8].ram.r_n_7 }),
        .\goreg_bm.dout_i_reg[38]_0 ({\ramloop[7].ram.r_n_0 ,\ramloop[7].ram.r_n_1 ,\ramloop[7].ram.r_n_2 ,\ramloop[7].ram.r_n_3 ,\ramloop[7].ram.r_n_4 ,\ramloop[7].ram.r_n_5 ,\ramloop[7].ram.r_n_6 ,\ramloop[7].ram.r_n_7 }),
        .\goreg_bm.dout_i_reg[39] (\ramloop[8].ram.r_n_8 ),
        .\goreg_bm.dout_i_reg[39]_0 (\ramloop[7].ram.r_n_8 ),
        .\goreg_bm.dout_i_reg[47] ({\ramloop[10].ram.r_n_0 ,\ramloop[10].ram.r_n_1 ,\ramloop[10].ram.r_n_2 ,\ramloop[10].ram.r_n_3 ,\ramloop[10].ram.r_n_4 ,\ramloop[10].ram.r_n_5 ,\ramloop[10].ram.r_n_6 ,\ramloop[10].ram.r_n_7 }),
        .\goreg_bm.dout_i_reg[47]_0 ({\ramloop[9].ram.r_n_0 ,\ramloop[9].ram.r_n_1 ,\ramloop[9].ram.r_n_2 ,\ramloop[9].ram.r_n_3 ,\ramloop[9].ram.r_n_4 ,\ramloop[9].ram.r_n_5 ,\ramloop[9].ram.r_n_6 ,\ramloop[9].ram.r_n_7 }),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_1 (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ));
  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.D(D[3:0]),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [1]),
        .Q(Q),
        .clk(clk),
        .din(din[3:0]),
        .srst(srst));
  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized9 \ramloop[10].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[10].ram.r_n_0 ,\ramloop[10].ram.r_n_1 ,\ramloop[10].ram.r_n_2 ,\ramloop[10].ram.r_n_3 ,\ramloop[10].ram.r_n_4 ,\ramloop[10].ram.r_n_5 ,\ramloop[10].ram.r_n_6 ,\ramloop[10].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [11:0]),
        .Q(Q[11:0]),
        .WEA(WEA[0]),
        .clk(clk),
        .din(din[47:40]),
        .ena_array(ena_array[1]),
        .enb_array(enb_array[1]),
        .srst(srst));
  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized0 \ramloop[1].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[1].ram.r_n_0 ,\ramloop[1].ram.r_n_1 ,\ramloop[1].ram.r_n_2 ,\ramloop[1].ram.r_n_3 ,\ramloop[1].ram.r_n_4 ,\ramloop[1].ram.r_n_5 ,\ramloop[1].ram.r_n_6 ,\ramloop[1].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\ramloop[1].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [11:0]),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [1]),
        .Q(Q[11:0]),
        .clk(clk),
        .din(din[12:4]),
        .ena_array(ena_array[0]),
        .enb_array(enb_array[0]),
        .srst(srst));
  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized1 \ramloop[2].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [11:0]),
        .DOBDO({\ramloop[2].ram.r_n_0 ,\ramloop[2].ram.r_n_1 ,\ramloop[2].ram.r_n_2 ,\ramloop[2].ram.r_n_3 ,\ramloop[2].ram.r_n_4 ,\ramloop[2].ram.r_n_5 ,\ramloop[2].ram.r_n_6 ,\ramloop[2].ram.r_n_7 }),
        .DOPBDOP(\ramloop[2].ram.r_n_8 ),
        .Q(Q[11:0]),
        .WEA(WEA[1]),
        .clk(clk),
        .din(din[12:4]),
        .ena_array(ena_array[1]),
        .enb_array(enb_array[1]),
        .srst(srst));
  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized2 \ramloop[3].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[3].ram.r_n_0 ,\ramloop[3].ram.r_n_1 ,\ramloop[3].ram.r_n_2 ,\ramloop[3].ram.r_n_3 ,\ramloop[3].ram.r_n_4 ,\ramloop[3].ram.r_n_5 ,\ramloop[3].ram.r_n_6 ,\ramloop[3].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\ramloop[3].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [11:0]),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .Q(Q[11:0]),
        .clk(clk),
        .din(din[21:13]),
        .ena_array(ena_array[0]),
        .enb_array(enb_array[0]),
        .srst(srst));
  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized3 \ramloop[4].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[4].ram.r_n_0 ,\ramloop[4].ram.r_n_1 ,\ramloop[4].ram.r_n_2 ,\ramloop[4].ram.r_n_3 ,\ramloop[4].ram.r_n_4 ,\ramloop[4].ram.r_n_5 ,\ramloop[4].ram.r_n_6 ,\ramloop[4].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\ramloop[4].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [11:0]),
        .Q(Q[11:0]),
        .WEA(WEA[1]),
        .clk(clk),
        .din(din[21:13]),
        .ena_array(ena_array[1]),
        .enb_array(enb_array[1]),
        .srst(srst));
  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized4 \ramloop[5].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[5].ram.r_n_0 ,\ramloop[5].ram.r_n_1 ,\ramloop[5].ram.r_n_2 ,\ramloop[5].ram.r_n_3 ,\ramloop[5].ram.r_n_4 ,\ramloop[5].ram.r_n_5 ,\ramloop[5].ram.r_n_6 ,\ramloop[5].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\ramloop[5].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [11:0]),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [0]),
        .Q(Q[11:0]),
        .clk(clk),
        .din(din[30:22]),
        .ena_array(ena_array[0]),
        .enb_array(enb_array[0]),
        .srst(srst));
  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized5 \ramloop[6].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[6].ram.r_n_0 ,\ramloop[6].ram.r_n_1 ,\ramloop[6].ram.r_n_2 ,\ramloop[6].ram.r_n_3 ,\ramloop[6].ram.r_n_4 ,\ramloop[6].ram.r_n_5 ,\ramloop[6].ram.r_n_6 ,\ramloop[6].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\ramloop[6].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [11:0]),
        .Q(Q[11:0]),
        .WEA(WEA),
        .clk(clk),
        .din(din[30:22]),
        .ena_array(ena_array[1]),
        .enb_array(enb_array[1]),
        .srst(srst));
  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized6 \ramloop[7].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[7].ram.r_n_0 ,\ramloop[7].ram.r_n_1 ,\ramloop[7].ram.r_n_2 ,\ramloop[7].ram.r_n_3 ,\ramloop[7].ram.r_n_4 ,\ramloop[7].ram.r_n_5 ,\ramloop[7].ram.r_n_6 ,\ramloop[7].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\ramloop[7].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [11:0]),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [0]),
        .Q(Q[11:0]),
        .clk(clk),
        .din(din[39:31]),
        .ena_array(ena_array[0]),
        .enb_array(enb_array[0]),
        .srst(srst));
  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized7 \ramloop[8].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[8].ram.r_n_0 ,\ramloop[8].ram.r_n_1 ,\ramloop[8].ram.r_n_2 ,\ramloop[8].ram.r_n_3 ,\ramloop[8].ram.r_n_4 ,\ramloop[8].ram.r_n_5 ,\ramloop[8].ram.r_n_6 ,\ramloop[8].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\ramloop[8].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [11:0]),
        .Q(Q[11:0]),
        .WEA(WEA[0]),
        .clk(clk),
        .din(din[39:31]),
        .ena_array(ena_array[1]),
        .enb_array(enb_array[1]),
        .srst(srst));
  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized8 \ramloop[9].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[9].ram.r_n_0 ,\ramloop[9].ram.r_n_1 ,\ramloop[9].ram.r_n_2 ,\ramloop[9].ram.r_n_3 ,\ramloop[9].ram.r_n_4 ,\ramloop[9].ram.r_n_5 ,\ramloop[9].ram.r_n_6 ,\ramloop[9].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [11:0]),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ),
        .Q(Q[11:0]),
        .clk(clk),
        .din(din[47:40]),
        .ena_array(ena_array[0]),
        .enb_array(enb_array[0]),
        .srst(srst));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_generic_cstr_12
   (D,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ,
    clk,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    srst,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    ena_array,
    enb_array,
    WEA,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 );
  output [47:0]D;
  output \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ;
  input clk;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input srst;
  input [12:0]Q;
  input [12:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [47:0]din;
  input [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [1:0]ena_array;
  input [1:0]enb_array;
  input [1:0]WEA;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  input \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ;

  wire [47:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [12:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  wire [12:0]Q;
  wire [1:0]WEA;
  wire clk;
  wire [47:0]din;
  wire [1:0]ena_array;
  wire [1:0]enb_array;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ;
  wire \ramloop[10].ram.r_n_0 ;
  wire \ramloop[10].ram.r_n_1 ;
  wire \ramloop[10].ram.r_n_2 ;
  wire \ramloop[10].ram.r_n_3 ;
  wire \ramloop[10].ram.r_n_4 ;
  wire \ramloop[10].ram.r_n_5 ;
  wire \ramloop[10].ram.r_n_6 ;
  wire \ramloop[10].ram.r_n_7 ;
  wire \ramloop[1].ram.r_n_0 ;
  wire \ramloop[1].ram.r_n_1 ;
  wire \ramloop[1].ram.r_n_2 ;
  wire \ramloop[1].ram.r_n_3 ;
  wire \ramloop[1].ram.r_n_4 ;
  wire \ramloop[1].ram.r_n_5 ;
  wire \ramloop[1].ram.r_n_6 ;
  wire \ramloop[1].ram.r_n_7 ;
  wire \ramloop[1].ram.r_n_8 ;
  wire \ramloop[2].ram.r_n_0 ;
  wire \ramloop[2].ram.r_n_1 ;
  wire \ramloop[2].ram.r_n_2 ;
  wire \ramloop[2].ram.r_n_3 ;
  wire \ramloop[2].ram.r_n_4 ;
  wire \ramloop[2].ram.r_n_5 ;
  wire \ramloop[2].ram.r_n_6 ;
  wire \ramloop[2].ram.r_n_7 ;
  wire \ramloop[2].ram.r_n_8 ;
  wire \ramloop[3].ram.r_n_0 ;
  wire \ramloop[3].ram.r_n_1 ;
  wire \ramloop[3].ram.r_n_2 ;
  wire \ramloop[3].ram.r_n_3 ;
  wire \ramloop[3].ram.r_n_4 ;
  wire \ramloop[3].ram.r_n_5 ;
  wire \ramloop[3].ram.r_n_6 ;
  wire \ramloop[3].ram.r_n_7 ;
  wire \ramloop[3].ram.r_n_8 ;
  wire \ramloop[4].ram.r_n_0 ;
  wire \ramloop[4].ram.r_n_1 ;
  wire \ramloop[4].ram.r_n_2 ;
  wire \ramloop[4].ram.r_n_3 ;
  wire \ramloop[4].ram.r_n_4 ;
  wire \ramloop[4].ram.r_n_5 ;
  wire \ramloop[4].ram.r_n_6 ;
  wire \ramloop[4].ram.r_n_7 ;
  wire \ramloop[4].ram.r_n_8 ;
  wire \ramloop[5].ram.r_n_0 ;
  wire \ramloop[5].ram.r_n_1 ;
  wire \ramloop[5].ram.r_n_2 ;
  wire \ramloop[5].ram.r_n_3 ;
  wire \ramloop[5].ram.r_n_4 ;
  wire \ramloop[5].ram.r_n_5 ;
  wire \ramloop[5].ram.r_n_6 ;
  wire \ramloop[5].ram.r_n_7 ;
  wire \ramloop[5].ram.r_n_8 ;
  wire \ramloop[6].ram.r_n_0 ;
  wire \ramloop[6].ram.r_n_1 ;
  wire \ramloop[6].ram.r_n_2 ;
  wire \ramloop[6].ram.r_n_3 ;
  wire \ramloop[6].ram.r_n_4 ;
  wire \ramloop[6].ram.r_n_5 ;
  wire \ramloop[6].ram.r_n_6 ;
  wire \ramloop[6].ram.r_n_7 ;
  wire \ramloop[6].ram.r_n_8 ;
  wire \ramloop[7].ram.r_n_0 ;
  wire \ramloop[7].ram.r_n_1 ;
  wire \ramloop[7].ram.r_n_2 ;
  wire \ramloop[7].ram.r_n_3 ;
  wire \ramloop[7].ram.r_n_4 ;
  wire \ramloop[7].ram.r_n_5 ;
  wire \ramloop[7].ram.r_n_6 ;
  wire \ramloop[7].ram.r_n_7 ;
  wire \ramloop[7].ram.r_n_8 ;
  wire \ramloop[8].ram.r_n_0 ;
  wire \ramloop[8].ram.r_n_1 ;
  wire \ramloop[8].ram.r_n_2 ;
  wire \ramloop[8].ram.r_n_3 ;
  wire \ramloop[8].ram.r_n_4 ;
  wire \ramloop[8].ram.r_n_5 ;
  wire \ramloop[8].ram.r_n_6 ;
  wire \ramloop[8].ram.r_n_7 ;
  wire \ramloop[8].ram.r_n_8 ;
  wire \ramloop[9].ram.r_n_0 ;
  wire \ramloop[9].ram.r_n_1 ;
  wire \ramloop[9].ram.r_n_2 ;
  wire \ramloop[9].ram.r_n_3 ;
  wire \ramloop[9].ram.r_n_4 ;
  wire \ramloop[9].ram.r_n_5 ;
  wire \ramloop[9].ram.r_n_6 ;
  wire \ramloop[9].ram.r_n_7 ;
  wire srst;

  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_mux__parameterized0_13 \has_mux_b.B 
       (.D(D[47:4]),
        .DOBDO({\ramloop[2].ram.r_n_0 ,\ramloop[2].ram.r_n_1 ,\ramloop[2].ram.r_n_2 ,\ramloop[2].ram.r_n_3 ,\ramloop[2].ram.r_n_4 ,\ramloop[2].ram.r_n_5 ,\ramloop[2].ram.r_n_6 ,\ramloop[2].ram.r_n_7 }),
        .DOPBDOP(\ramloop[2].ram.r_n_8 ),
        .clk(clk),
        .\goreg_bm.dout_i_reg[11] ({\ramloop[1].ram.r_n_0 ,\ramloop[1].ram.r_n_1 ,\ramloop[1].ram.r_n_2 ,\ramloop[1].ram.r_n_3 ,\ramloop[1].ram.r_n_4 ,\ramloop[1].ram.r_n_5 ,\ramloop[1].ram.r_n_6 ,\ramloop[1].ram.r_n_7 }),
        .\goreg_bm.dout_i_reg[12] (\ramloop[1].ram.r_n_8 ),
        .\goreg_bm.dout_i_reg[20] ({\ramloop[4].ram.r_n_0 ,\ramloop[4].ram.r_n_1 ,\ramloop[4].ram.r_n_2 ,\ramloop[4].ram.r_n_3 ,\ramloop[4].ram.r_n_4 ,\ramloop[4].ram.r_n_5 ,\ramloop[4].ram.r_n_6 ,\ramloop[4].ram.r_n_7 }),
        .\goreg_bm.dout_i_reg[20]_0 ({\ramloop[3].ram.r_n_0 ,\ramloop[3].ram.r_n_1 ,\ramloop[3].ram.r_n_2 ,\ramloop[3].ram.r_n_3 ,\ramloop[3].ram.r_n_4 ,\ramloop[3].ram.r_n_5 ,\ramloop[3].ram.r_n_6 ,\ramloop[3].ram.r_n_7 }),
        .\goreg_bm.dout_i_reg[21] (\ramloop[4].ram.r_n_8 ),
        .\goreg_bm.dout_i_reg[21]_0 (\ramloop[3].ram.r_n_8 ),
        .\goreg_bm.dout_i_reg[29] ({\ramloop[6].ram.r_n_0 ,\ramloop[6].ram.r_n_1 ,\ramloop[6].ram.r_n_2 ,\ramloop[6].ram.r_n_3 ,\ramloop[6].ram.r_n_4 ,\ramloop[6].ram.r_n_5 ,\ramloop[6].ram.r_n_6 ,\ramloop[6].ram.r_n_7 }),
        .\goreg_bm.dout_i_reg[29]_0 ({\ramloop[5].ram.r_n_0 ,\ramloop[5].ram.r_n_1 ,\ramloop[5].ram.r_n_2 ,\ramloop[5].ram.r_n_3 ,\ramloop[5].ram.r_n_4 ,\ramloop[5].ram.r_n_5 ,\ramloop[5].ram.r_n_6 ,\ramloop[5].ram.r_n_7 }),
        .\goreg_bm.dout_i_reg[30] (\ramloop[6].ram.r_n_8 ),
        .\goreg_bm.dout_i_reg[30]_0 (\ramloop[5].ram.r_n_8 ),
        .\goreg_bm.dout_i_reg[38] ({\ramloop[8].ram.r_n_0 ,\ramloop[8].ram.r_n_1 ,\ramloop[8].ram.r_n_2 ,\ramloop[8].ram.r_n_3 ,\ramloop[8].ram.r_n_4 ,\ramloop[8].ram.r_n_5 ,\ramloop[8].ram.r_n_6 ,\ramloop[8].ram.r_n_7 }),
        .\goreg_bm.dout_i_reg[38]_0 ({\ramloop[7].ram.r_n_0 ,\ramloop[7].ram.r_n_1 ,\ramloop[7].ram.r_n_2 ,\ramloop[7].ram.r_n_3 ,\ramloop[7].ram.r_n_4 ,\ramloop[7].ram.r_n_5 ,\ramloop[7].ram.r_n_6 ,\ramloop[7].ram.r_n_7 }),
        .\goreg_bm.dout_i_reg[39] (\ramloop[8].ram.r_n_8 ),
        .\goreg_bm.dout_i_reg[39]_0 (\ramloop[7].ram.r_n_8 ),
        .\goreg_bm.dout_i_reg[47] ({\ramloop[10].ram.r_n_0 ,\ramloop[10].ram.r_n_1 ,\ramloop[10].ram.r_n_2 ,\ramloop[10].ram.r_n_3 ,\ramloop[10].ram.r_n_4 ,\ramloop[10].ram.r_n_5 ,\ramloop[10].ram.r_n_6 ,\ramloop[10].ram.r_n_7 }),
        .\goreg_bm.dout_i_reg[47]_0 ({\ramloop[9].ram.r_n_0 ,\ramloop[9].ram.r_n_1 ,\ramloop[9].ram.r_n_2 ,\ramloop[9].ram.r_n_3 ,\ramloop[9].ram.r_n_4 ,\ramloop[9].ram.r_n_5 ,\ramloop[9].ram.r_n_6 ,\ramloop[9].ram.r_n_7 }),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_1 (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ));
  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width_14 \ramloop[0].ram.r 
       (.D(D[3:0]),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [1]),
        .Q(Q),
        .clk(clk),
        .din(din[3:0]),
        .srst(srst));
  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized9_15 \ramloop[10].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[10].ram.r_n_0 ,\ramloop[10].ram.r_n_1 ,\ramloop[10].ram.r_n_2 ,\ramloop[10].ram.r_n_3 ,\ramloop[10].ram.r_n_4 ,\ramloop[10].ram.r_n_5 ,\ramloop[10].ram.r_n_6 ,\ramloop[10].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [11:0]),
        .Q(Q[11:0]),
        .WEA(WEA[0]),
        .clk(clk),
        .din(din[47:40]),
        .ena_array(ena_array[1]),
        .enb_array(enb_array[1]),
        .srst(srst));
  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized0_16 \ramloop[1].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[1].ram.r_n_0 ,\ramloop[1].ram.r_n_1 ,\ramloop[1].ram.r_n_2 ,\ramloop[1].ram.r_n_3 ,\ramloop[1].ram.r_n_4 ,\ramloop[1].ram.r_n_5 ,\ramloop[1].ram.r_n_6 ,\ramloop[1].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\ramloop[1].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [11:0]),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [1]),
        .Q(Q[11:0]),
        .clk(clk),
        .din(din[12:4]),
        .ena_array(ena_array[0]),
        .enb_array(enb_array[0]),
        .srst(srst));
  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized1_17 \ramloop[2].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [11:0]),
        .DOBDO({\ramloop[2].ram.r_n_0 ,\ramloop[2].ram.r_n_1 ,\ramloop[2].ram.r_n_2 ,\ramloop[2].ram.r_n_3 ,\ramloop[2].ram.r_n_4 ,\ramloop[2].ram.r_n_5 ,\ramloop[2].ram.r_n_6 ,\ramloop[2].ram.r_n_7 }),
        .DOPBDOP(\ramloop[2].ram.r_n_8 ),
        .Q(Q[11:0]),
        .WEA(WEA[1]),
        .clk(clk),
        .din(din[12:4]),
        .ena_array(ena_array[1]),
        .enb_array(enb_array[1]),
        .srst(srst));
  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized2_18 \ramloop[3].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[3].ram.r_n_0 ,\ramloop[3].ram.r_n_1 ,\ramloop[3].ram.r_n_2 ,\ramloop[3].ram.r_n_3 ,\ramloop[3].ram.r_n_4 ,\ramloop[3].ram.r_n_5 ,\ramloop[3].ram.r_n_6 ,\ramloop[3].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\ramloop[3].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [11:0]),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .Q(Q[11:0]),
        .clk(clk),
        .din(din[21:13]),
        .ena_array(ena_array[0]),
        .enb_array(enb_array[0]),
        .srst(srst));
  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized3_19 \ramloop[4].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[4].ram.r_n_0 ,\ramloop[4].ram.r_n_1 ,\ramloop[4].ram.r_n_2 ,\ramloop[4].ram.r_n_3 ,\ramloop[4].ram.r_n_4 ,\ramloop[4].ram.r_n_5 ,\ramloop[4].ram.r_n_6 ,\ramloop[4].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\ramloop[4].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [11:0]),
        .Q(Q[11:0]),
        .WEA(WEA[1]),
        .clk(clk),
        .din(din[21:13]),
        .ena_array(ena_array[1]),
        .enb_array(enb_array[1]),
        .srst(srst));
  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized4_20 \ramloop[5].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[5].ram.r_n_0 ,\ramloop[5].ram.r_n_1 ,\ramloop[5].ram.r_n_2 ,\ramloop[5].ram.r_n_3 ,\ramloop[5].ram.r_n_4 ,\ramloop[5].ram.r_n_5 ,\ramloop[5].ram.r_n_6 ,\ramloop[5].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\ramloop[5].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [11:0]),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [0]),
        .Q(Q[11:0]),
        .clk(clk),
        .din(din[30:22]),
        .ena_array(ena_array[0]),
        .enb_array(enb_array[0]),
        .srst(srst));
  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized5_21 \ramloop[6].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[6].ram.r_n_0 ,\ramloop[6].ram.r_n_1 ,\ramloop[6].ram.r_n_2 ,\ramloop[6].ram.r_n_3 ,\ramloop[6].ram.r_n_4 ,\ramloop[6].ram.r_n_5 ,\ramloop[6].ram.r_n_6 ,\ramloop[6].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\ramloop[6].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [11:0]),
        .Q(Q[11:0]),
        .WEA(WEA),
        .clk(clk),
        .din(din[30:22]),
        .ena_array(ena_array[1]),
        .enb_array(enb_array[1]),
        .srst(srst));
  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized6_22 \ramloop[7].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[7].ram.r_n_0 ,\ramloop[7].ram.r_n_1 ,\ramloop[7].ram.r_n_2 ,\ramloop[7].ram.r_n_3 ,\ramloop[7].ram.r_n_4 ,\ramloop[7].ram.r_n_5 ,\ramloop[7].ram.r_n_6 ,\ramloop[7].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\ramloop[7].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [11:0]),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 [0]),
        .Q(Q[11:0]),
        .clk(clk),
        .din(din[39:31]),
        .ena_array(ena_array[0]),
        .enb_array(enb_array[0]),
        .srst(srst));
  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized7_23 \ramloop[8].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[8].ram.r_n_0 ,\ramloop[8].ram.r_n_1 ,\ramloop[8].ram.r_n_2 ,\ramloop[8].ram.r_n_3 ,\ramloop[8].ram.r_n_4 ,\ramloop[8].ram.r_n_5 ,\ramloop[8].ram.r_n_6 ,\ramloop[8].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\ramloop[8].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [11:0]),
        .Q(Q[11:0]),
        .WEA(WEA[0]),
        .clk(clk),
        .din(din[39:31]),
        .ena_array(ena_array[1]),
        .enb_array(enb_array[1]),
        .srst(srst));
  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized8_24 \ramloop[9].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[9].ram.r_n_0 ,\ramloop[9].ram.r_n_1 ,\ramloop[9].ram.r_n_2 ,\ramloop[9].ram.r_n_3 ,\ramloop[9].ram.r_n_4 ,\ramloop[9].ram.r_n_5 ,\ramloop[9].ram.r_n_6 ,\ramloop[9].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 [11:0]),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ),
        .Q(Q[11:0]),
        .clk(clk),
        .din(din[47:40]),
        .ena_array(ena_array[0]),
        .enb_array(enb_array[0]),
        .srst(srst));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_generic_cstr__parameterized0
   (D,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ,
    clk,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    ena_array,
    enb_array,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    WEA,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 );
  output [63:0]D;
  output \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ;
  input clk;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ;
  input [12:0]Q;
  input [12:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 ;
  input [63:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input [1:0]ena_array;
  input [1:0]enb_array;
  input [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input [1:0]WEA;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ;

  wire [63:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ;
  wire [12:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [12:0]Q;
  wire [1:0]WEA;
  wire clk;
  wire [63:0]din;
  wire [1:0]ena_array;
  wire [1:0]enb_array;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ;
  wire \ramloop[10].ram.r_n_0 ;
  wire \ramloop[10].ram.r_n_1 ;
  wire \ramloop[10].ram.r_n_2 ;
  wire \ramloop[10].ram.r_n_3 ;
  wire \ramloop[10].ram.r_n_4 ;
  wire \ramloop[10].ram.r_n_5 ;
  wire \ramloop[10].ram.r_n_6 ;
  wire \ramloop[10].ram.r_n_7 ;
  wire \ramloop[10].ram.r_n_8 ;
  wire \ramloop[11].ram.r_n_0 ;
  wire \ramloop[11].ram.r_n_1 ;
  wire \ramloop[11].ram.r_n_2 ;
  wire \ramloop[11].ram.r_n_3 ;
  wire \ramloop[11].ram.r_n_4 ;
  wire \ramloop[11].ram.r_n_5 ;
  wire \ramloop[11].ram.r_n_6 ;
  wire \ramloop[11].ram.r_n_7 ;
  wire \ramloop[11].ram.r_n_8 ;
  wire \ramloop[12].ram.r_n_0 ;
  wire \ramloop[12].ram.r_n_1 ;
  wire \ramloop[12].ram.r_n_2 ;
  wire \ramloop[12].ram.r_n_3 ;
  wire \ramloop[12].ram.r_n_4 ;
  wire \ramloop[12].ram.r_n_5 ;
  wire \ramloop[12].ram.r_n_6 ;
  wire \ramloop[12].ram.r_n_7 ;
  wire \ramloop[12].ram.r_n_8 ;
  wire \ramloop[13].ram.r_n_0 ;
  wire \ramloop[13].ram.r_n_1 ;
  wire \ramloop[13].ram.r_n_2 ;
  wire \ramloop[13].ram.r_n_3 ;
  wire \ramloop[13].ram.r_n_4 ;
  wire \ramloop[13].ram.r_n_5 ;
  wire \ramloop[13].ram.r_n_6 ;
  wire \ramloop[13].ram.r_n_7 ;
  wire \ramloop[14].ram.r_n_0 ;
  wire \ramloop[14].ram.r_n_1 ;
  wire \ramloop[14].ram.r_n_2 ;
  wire \ramloop[14].ram.r_n_3 ;
  wire \ramloop[14].ram.r_n_4 ;
  wire \ramloop[14].ram.r_n_5 ;
  wire \ramloop[14].ram.r_n_6 ;
  wire \ramloop[14].ram.r_n_7 ;
  wire \ramloop[1].ram.r_n_0 ;
  wire \ramloop[1].ram.r_n_1 ;
  wire \ramloop[1].ram.r_n_2 ;
  wire \ramloop[1].ram.r_n_3 ;
  wire \ramloop[1].ram.r_n_4 ;
  wire \ramloop[1].ram.r_n_5 ;
  wire \ramloop[1].ram.r_n_6 ;
  wire \ramloop[1].ram.r_n_7 ;
  wire \ramloop[1].ram.r_n_8 ;
  wire \ramloop[2].ram.r_n_0 ;
  wire \ramloop[2].ram.r_n_1 ;
  wire \ramloop[2].ram.r_n_2 ;
  wire \ramloop[2].ram.r_n_3 ;
  wire \ramloop[2].ram.r_n_4 ;
  wire \ramloop[2].ram.r_n_5 ;
  wire \ramloop[2].ram.r_n_6 ;
  wire \ramloop[2].ram.r_n_7 ;
  wire \ramloop[2].ram.r_n_8 ;
  wire \ramloop[3].ram.r_n_0 ;
  wire \ramloop[3].ram.r_n_1 ;
  wire \ramloop[3].ram.r_n_2 ;
  wire \ramloop[3].ram.r_n_3 ;
  wire \ramloop[3].ram.r_n_4 ;
  wire \ramloop[3].ram.r_n_5 ;
  wire \ramloop[3].ram.r_n_6 ;
  wire \ramloop[3].ram.r_n_7 ;
  wire \ramloop[3].ram.r_n_8 ;
  wire \ramloop[4].ram.r_n_0 ;
  wire \ramloop[4].ram.r_n_1 ;
  wire \ramloop[4].ram.r_n_2 ;
  wire \ramloop[4].ram.r_n_3 ;
  wire \ramloop[4].ram.r_n_4 ;
  wire \ramloop[4].ram.r_n_5 ;
  wire \ramloop[4].ram.r_n_6 ;
  wire \ramloop[4].ram.r_n_7 ;
  wire \ramloop[4].ram.r_n_8 ;
  wire \ramloop[5].ram.r_n_0 ;
  wire \ramloop[5].ram.r_n_1 ;
  wire \ramloop[5].ram.r_n_2 ;
  wire \ramloop[5].ram.r_n_3 ;
  wire \ramloop[5].ram.r_n_4 ;
  wire \ramloop[5].ram.r_n_5 ;
  wire \ramloop[5].ram.r_n_6 ;
  wire \ramloop[5].ram.r_n_7 ;
  wire \ramloop[5].ram.r_n_8 ;
  wire \ramloop[6].ram.r_n_0 ;
  wire \ramloop[6].ram.r_n_1 ;
  wire \ramloop[6].ram.r_n_2 ;
  wire \ramloop[6].ram.r_n_3 ;
  wire \ramloop[6].ram.r_n_4 ;
  wire \ramloop[6].ram.r_n_5 ;
  wire \ramloop[6].ram.r_n_6 ;
  wire \ramloop[6].ram.r_n_7 ;
  wire \ramloop[6].ram.r_n_8 ;
  wire \ramloop[7].ram.r_n_0 ;
  wire \ramloop[7].ram.r_n_1 ;
  wire \ramloop[7].ram.r_n_2 ;
  wire \ramloop[7].ram.r_n_3 ;
  wire \ramloop[7].ram.r_n_4 ;
  wire \ramloop[7].ram.r_n_5 ;
  wire \ramloop[7].ram.r_n_6 ;
  wire \ramloop[7].ram.r_n_7 ;
  wire \ramloop[7].ram.r_n_8 ;
  wire \ramloop[8].ram.r_n_0 ;
  wire \ramloop[8].ram.r_n_1 ;
  wire \ramloop[8].ram.r_n_2 ;
  wire \ramloop[8].ram.r_n_3 ;
  wire \ramloop[8].ram.r_n_4 ;
  wire \ramloop[8].ram.r_n_5 ;
  wire \ramloop[8].ram.r_n_6 ;
  wire \ramloop[8].ram.r_n_7 ;
  wire \ramloop[8].ram.r_n_8 ;
  wire \ramloop[9].ram.r_n_0 ;
  wire \ramloop[9].ram.r_n_1 ;
  wire \ramloop[9].ram.r_n_2 ;
  wire \ramloop[9].ram.r_n_3 ;
  wire \ramloop[9].ram.r_n_4 ;
  wire \ramloop[9].ram.r_n_5 ;
  wire \ramloop[9].ram.r_n_6 ;
  wire \ramloop[9].ram.r_n_7 ;
  wire \ramloop[9].ram.r_n_8 ;

  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_mux__parameterized2 \has_mux_b.B 
       (.D(D[63:2]),
        .DOBDO({\ramloop[2].ram.r_n_0 ,\ramloop[2].ram.r_n_1 ,\ramloop[2].ram.r_n_2 ,\ramloop[2].ram.r_n_3 ,\ramloop[2].ram.r_n_4 ,\ramloop[2].ram.r_n_5 ,\ramloop[2].ram.r_n_6 ,\ramloop[2].ram.r_n_7 }),
        .DOPBDOP(\ramloop[2].ram.r_n_8 ),
        .clk(clk),
        .\goreg_bm.dout_i_reg[10] (\ramloop[1].ram.r_n_8 ),
        .\goreg_bm.dout_i_reg[18] ({\ramloop[4].ram.r_n_0 ,\ramloop[4].ram.r_n_1 ,\ramloop[4].ram.r_n_2 ,\ramloop[4].ram.r_n_3 ,\ramloop[4].ram.r_n_4 ,\ramloop[4].ram.r_n_5 ,\ramloop[4].ram.r_n_6 ,\ramloop[4].ram.r_n_7 }),
        .\goreg_bm.dout_i_reg[18]_0 ({\ramloop[3].ram.r_n_0 ,\ramloop[3].ram.r_n_1 ,\ramloop[3].ram.r_n_2 ,\ramloop[3].ram.r_n_3 ,\ramloop[3].ram.r_n_4 ,\ramloop[3].ram.r_n_5 ,\ramloop[3].ram.r_n_6 ,\ramloop[3].ram.r_n_7 }),
        .\goreg_bm.dout_i_reg[19] (\ramloop[4].ram.r_n_8 ),
        .\goreg_bm.dout_i_reg[19]_0 (\ramloop[3].ram.r_n_8 ),
        .\goreg_bm.dout_i_reg[27] ({\ramloop[6].ram.r_n_0 ,\ramloop[6].ram.r_n_1 ,\ramloop[6].ram.r_n_2 ,\ramloop[6].ram.r_n_3 ,\ramloop[6].ram.r_n_4 ,\ramloop[6].ram.r_n_5 ,\ramloop[6].ram.r_n_6 ,\ramloop[6].ram.r_n_7 }),
        .\goreg_bm.dout_i_reg[27]_0 ({\ramloop[5].ram.r_n_0 ,\ramloop[5].ram.r_n_1 ,\ramloop[5].ram.r_n_2 ,\ramloop[5].ram.r_n_3 ,\ramloop[5].ram.r_n_4 ,\ramloop[5].ram.r_n_5 ,\ramloop[5].ram.r_n_6 ,\ramloop[5].ram.r_n_7 }),
        .\goreg_bm.dout_i_reg[28] (\ramloop[6].ram.r_n_8 ),
        .\goreg_bm.dout_i_reg[28]_0 (\ramloop[5].ram.r_n_8 ),
        .\goreg_bm.dout_i_reg[36] ({\ramloop[8].ram.r_n_0 ,\ramloop[8].ram.r_n_1 ,\ramloop[8].ram.r_n_2 ,\ramloop[8].ram.r_n_3 ,\ramloop[8].ram.r_n_4 ,\ramloop[8].ram.r_n_5 ,\ramloop[8].ram.r_n_6 ,\ramloop[8].ram.r_n_7 }),
        .\goreg_bm.dout_i_reg[36]_0 ({\ramloop[7].ram.r_n_0 ,\ramloop[7].ram.r_n_1 ,\ramloop[7].ram.r_n_2 ,\ramloop[7].ram.r_n_3 ,\ramloop[7].ram.r_n_4 ,\ramloop[7].ram.r_n_5 ,\ramloop[7].ram.r_n_6 ,\ramloop[7].ram.r_n_7 }),
        .\goreg_bm.dout_i_reg[37] (\ramloop[8].ram.r_n_8 ),
        .\goreg_bm.dout_i_reg[37]_0 (\ramloop[7].ram.r_n_8 ),
        .\goreg_bm.dout_i_reg[45] ({\ramloop[10].ram.r_n_0 ,\ramloop[10].ram.r_n_1 ,\ramloop[10].ram.r_n_2 ,\ramloop[10].ram.r_n_3 ,\ramloop[10].ram.r_n_4 ,\ramloop[10].ram.r_n_5 ,\ramloop[10].ram.r_n_6 ,\ramloop[10].ram.r_n_7 }),
        .\goreg_bm.dout_i_reg[45]_0 ({\ramloop[9].ram.r_n_0 ,\ramloop[9].ram.r_n_1 ,\ramloop[9].ram.r_n_2 ,\ramloop[9].ram.r_n_3 ,\ramloop[9].ram.r_n_4 ,\ramloop[9].ram.r_n_5 ,\ramloop[9].ram.r_n_6 ,\ramloop[9].ram.r_n_7 }),
        .\goreg_bm.dout_i_reg[46] (\ramloop[10].ram.r_n_8 ),
        .\goreg_bm.dout_i_reg[46]_0 (\ramloop[9].ram.r_n_8 ),
        .\goreg_bm.dout_i_reg[54] ({\ramloop[12].ram.r_n_0 ,\ramloop[12].ram.r_n_1 ,\ramloop[12].ram.r_n_2 ,\ramloop[12].ram.r_n_3 ,\ramloop[12].ram.r_n_4 ,\ramloop[12].ram.r_n_5 ,\ramloop[12].ram.r_n_6 ,\ramloop[12].ram.r_n_7 }),
        .\goreg_bm.dout_i_reg[54]_0 ({\ramloop[11].ram.r_n_0 ,\ramloop[11].ram.r_n_1 ,\ramloop[11].ram.r_n_2 ,\ramloop[11].ram.r_n_3 ,\ramloop[11].ram.r_n_4 ,\ramloop[11].ram.r_n_5 ,\ramloop[11].ram.r_n_6 ,\ramloop[11].ram.r_n_7 }),
        .\goreg_bm.dout_i_reg[55] (\ramloop[12].ram.r_n_8 ),
        .\goreg_bm.dout_i_reg[55]_0 (\ramloop[11].ram.r_n_8 ),
        .\goreg_bm.dout_i_reg[63] ({\ramloop[14].ram.r_n_0 ,\ramloop[14].ram.r_n_1 ,\ramloop[14].ram.r_n_2 ,\ramloop[14].ram.r_n_3 ,\ramloop[14].ram.r_n_4 ,\ramloop[14].ram.r_n_5 ,\ramloop[14].ram.r_n_6 ,\ramloop[14].ram.r_n_7 }),
        .\goreg_bm.dout_i_reg[63]_0 ({\ramloop[13].ram.r_n_0 ,\ramloop[13].ram.r_n_1 ,\ramloop[13].ram.r_n_2 ,\ramloop[13].ram.r_n_3 ,\ramloop[13].ram.r_n_4 ,\ramloop[13].ram.r_n_5 ,\ramloop[13].ram.r_n_6 ,\ramloop[13].ram.r_n_7 }),
        .\goreg_bm.dout_i_reg[9] ({\ramloop[1].ram.r_n_0 ,\ramloop[1].ram.r_n_1 ,\ramloop[1].ram.r_n_2 ,\ramloop[1].ram.r_n_3 ,\ramloop[1].ram.r_n_4 ,\ramloop[1].ram.r_n_5 ,\ramloop[1].ram.r_n_6 ,\ramloop[1].ram.r_n_7 }),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_1 (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ));
  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized10 \ramloop[0].ram.r 
       (.D(D[1:0]),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .Q(Q),
        .clk(clk),
        .din(din[1:0]));
  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized20 \ramloop[10].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[10].ram.r_n_0 ,\ramloop[10].ram.r_n_1 ,\ramloop[10].ram.r_n_2 ,\ramloop[10].ram.r_n_3 ,\ramloop[10].ram.r_n_4 ,\ramloop[10].ram.r_n_5 ,\ramloop[10].ram.r_n_6 ,\ramloop[10].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\ramloop[10].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 [11:0]),
        .Q(Q[11:0]),
        .WEA(WEA),
        .clk(clk),
        .din(din[46:38]),
        .ena_array(ena_array[1]),
        .enb_array(enb_array[1]));
  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized21 \ramloop[11].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[11].ram.r_n_0 ,\ramloop[11].ram.r_n_1 ,\ramloop[11].ram.r_n_2 ,\ramloop[11].ram.r_n_3 ,\ramloop[11].ram.r_n_4 ,\ramloop[11].ram.r_n_5 ,\ramloop[11].ram.r_n_6 ,\ramloop[11].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\ramloop[11].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 [11:0]),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .Q(Q[11:0]),
        .clk(clk),
        .din(din[55:47]),
        .ena_array(ena_array[0]),
        .enb_array(enb_array[0]));
  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized22 \ramloop[12].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[12].ram.r_n_0 ,\ramloop[12].ram.r_n_1 ,\ramloop[12].ram.r_n_2 ,\ramloop[12].ram.r_n_3 ,\ramloop[12].ram.r_n_4 ,\ramloop[12].ram.r_n_5 ,\ramloop[12].ram.r_n_6 ,\ramloop[12].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\ramloop[12].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 [11:0]),
        .Q(Q[11:0]),
        .WEA(WEA[0]),
        .clk(clk),
        .din(din[55:47]),
        .ena_array(ena_array[1]),
        .enb_array(enb_array[1]));
  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized23 \ramloop[13].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[13].ram.r_n_0 ,\ramloop[13].ram.r_n_1 ,\ramloop[13].ram.r_n_2 ,\ramloop[13].ram.r_n_3 ,\ramloop[13].ram.r_n_4 ,\ramloop[13].ram.r_n_5 ,\ramloop[13].ram.r_n_6 ,\ramloop[13].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 [11:0]),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .Q(Q[11:0]),
        .clk(clk),
        .din(din[63:56]),
        .ena_array(ena_array[0]),
        .enb_array(enb_array[0]));
  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized24 \ramloop[14].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[14].ram.r_n_0 ,\ramloop[14].ram.r_n_1 ,\ramloop[14].ram.r_n_2 ,\ramloop[14].ram.r_n_3 ,\ramloop[14].ram.r_n_4 ,\ramloop[14].ram.r_n_5 ,\ramloop[14].ram.r_n_6 ,\ramloop[14].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 [11:0]),
        .Q(Q[11:0]),
        .WEA(WEA[0]),
        .clk(clk),
        .din(din[63:56]),
        .ena_array(ena_array[1]),
        .enb_array(enb_array[1]));
  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized11 \ramloop[1].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[1].ram.r_n_0 ,\ramloop[1].ram.r_n_1 ,\ramloop[1].ram.r_n_2 ,\ramloop[1].ram.r_n_3 ,\ramloop[1].ram.r_n_4 ,\ramloop[1].ram.r_n_5 ,\ramloop[1].ram.r_n_6 ,\ramloop[1].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\ramloop[1].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 [11:0]),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [1]),
        .Q(Q[11:0]),
        .clk(clk),
        .din(din[10:2]),
        .ena_array(ena_array[0]),
        .enb_array(enb_array[0]));
  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized12 \ramloop[2].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 [11:0]),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .DOBDO({\ramloop[2].ram.r_n_0 ,\ramloop[2].ram.r_n_1 ,\ramloop[2].ram.r_n_2 ,\ramloop[2].ram.r_n_3 ,\ramloop[2].ram.r_n_4 ,\ramloop[2].ram.r_n_5 ,\ramloop[2].ram.r_n_6 ,\ramloop[2].ram.r_n_7 }),
        .DOPBDOP(\ramloop[2].ram.r_n_8 ),
        .Q(Q[11:0]),
        .clk(clk),
        .din(din[10:2]),
        .ena_array(ena_array[1]),
        .enb_array(enb_array[1]));
  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized13 \ramloop[3].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[3].ram.r_n_0 ,\ramloop[3].ram.r_n_1 ,\ramloop[3].ram.r_n_2 ,\ramloop[3].ram.r_n_3 ,\ramloop[3].ram.r_n_4 ,\ramloop[3].ram.r_n_5 ,\ramloop[3].ram.r_n_6 ,\ramloop[3].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\ramloop[3].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 [11:0]),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [1]),
        .Q(Q[11:0]),
        .clk(clk),
        .din(din[19:11]),
        .ena_array(ena_array[0]),
        .enb_array(enb_array[0]));
  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized14 \ramloop[4].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[4].ram.r_n_0 ,\ramloop[4].ram.r_n_1 ,\ramloop[4].ram.r_n_2 ,\ramloop[4].ram.r_n_3 ,\ramloop[4].ram.r_n_4 ,\ramloop[4].ram.r_n_5 ,\ramloop[4].ram.r_n_6 ,\ramloop[4].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\ramloop[4].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 [11:0]),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .Q(Q[11:0]),
        .clk(clk),
        .din(din[19:11]),
        .ena_array(ena_array[1]),
        .enb_array(enb_array[1]));
  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized15 \ramloop[5].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[5].ram.r_n_0 ,\ramloop[5].ram.r_n_1 ,\ramloop[5].ram.r_n_2 ,\ramloop[5].ram.r_n_3 ,\ramloop[5].ram.r_n_4 ,\ramloop[5].ram.r_n_5 ,\ramloop[5].ram.r_n_6 ,\ramloop[5].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\ramloop[5].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 [11:0]),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .Q(Q[11:0]),
        .clk(clk),
        .din(din[28:20]),
        .ena_array(ena_array[0]),
        .enb_array(enb_array[0]));
  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized16 \ramloop[6].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[6].ram.r_n_0 ,\ramloop[6].ram.r_n_1 ,\ramloop[6].ram.r_n_2 ,\ramloop[6].ram.r_n_3 ,\ramloop[6].ram.r_n_4 ,\ramloop[6].ram.r_n_5 ,\ramloop[6].ram.r_n_6 ,\ramloop[6].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\ramloop[6].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 [11:0]),
        .Q(Q[11:0]),
        .WEA(WEA[1]),
        .clk(clk),
        .din(din[28:20]),
        .ena_array(ena_array[1]),
        .enb_array(enb_array[1]));
  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized17 \ramloop[7].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[7].ram.r_n_0 ,\ramloop[7].ram.r_n_1 ,\ramloop[7].ram.r_n_2 ,\ramloop[7].ram.r_n_3 ,\ramloop[7].ram.r_n_4 ,\ramloop[7].ram.r_n_5 ,\ramloop[7].ram.r_n_6 ,\ramloop[7].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\ramloop[7].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 [11:0]),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [0]),
        .Q(Q[11:0]),
        .clk(clk),
        .din(din[37:29]),
        .ena_array(ena_array[0]),
        .enb_array(enb_array[0]));
  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized18 \ramloop[8].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[8].ram.r_n_0 ,\ramloop[8].ram.r_n_1 ,\ramloop[8].ram.r_n_2 ,\ramloop[8].ram.r_n_3 ,\ramloop[8].ram.r_n_4 ,\ramloop[8].ram.r_n_5 ,\ramloop[8].ram.r_n_6 ,\ramloop[8].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\ramloop[8].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 [11:0]),
        .Q(Q[11:0]),
        .WEA(WEA[1]),
        .clk(clk),
        .din(din[37:29]),
        .ena_array(ena_array[1]),
        .enb_array(enb_array[1]));
  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized19 \ramloop[9].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[9].ram.r_n_0 ,\ramloop[9].ram.r_n_1 ,\ramloop[9].ram.r_n_2 ,\ramloop[9].ram.r_n_3 ,\ramloop[9].ram.r_n_4 ,\ramloop[9].ram.r_n_5 ,\ramloop[9].ram.r_n_6 ,\ramloop[9].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\ramloop[9].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 [11:0]),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [0]),
        .Q(Q[11:0]),
        .clk(clk),
        .din(din[46:38]),
        .ena_array(ena_array[0]),
        .enb_array(enb_array[0]));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_generic_cstr__parameterized0_82
   (D,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ,
    clk,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    ena_array,
    enb_array,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    WEA,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 );
  output [63:0]D;
  output \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ;
  input clk;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ;
  input [12:0]Q;
  input [12:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 ;
  input [63:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input [1:0]ena_array;
  input [1:0]enb_array;
  input [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input [1:0]WEA;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ;

  wire [63:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ;
  wire [12:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [12:0]Q;
  wire [1:0]WEA;
  wire clk;
  wire [63:0]din;
  wire [1:0]ena_array;
  wire [1:0]enb_array;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ;
  wire \ramloop[10].ram.r_n_0 ;
  wire \ramloop[10].ram.r_n_1 ;
  wire \ramloop[10].ram.r_n_2 ;
  wire \ramloop[10].ram.r_n_3 ;
  wire \ramloop[10].ram.r_n_4 ;
  wire \ramloop[10].ram.r_n_5 ;
  wire \ramloop[10].ram.r_n_6 ;
  wire \ramloop[10].ram.r_n_7 ;
  wire \ramloop[10].ram.r_n_8 ;
  wire \ramloop[11].ram.r_n_0 ;
  wire \ramloop[11].ram.r_n_1 ;
  wire \ramloop[11].ram.r_n_2 ;
  wire \ramloop[11].ram.r_n_3 ;
  wire \ramloop[11].ram.r_n_4 ;
  wire \ramloop[11].ram.r_n_5 ;
  wire \ramloop[11].ram.r_n_6 ;
  wire \ramloop[11].ram.r_n_7 ;
  wire \ramloop[11].ram.r_n_8 ;
  wire \ramloop[12].ram.r_n_0 ;
  wire \ramloop[12].ram.r_n_1 ;
  wire \ramloop[12].ram.r_n_2 ;
  wire \ramloop[12].ram.r_n_3 ;
  wire \ramloop[12].ram.r_n_4 ;
  wire \ramloop[12].ram.r_n_5 ;
  wire \ramloop[12].ram.r_n_6 ;
  wire \ramloop[12].ram.r_n_7 ;
  wire \ramloop[12].ram.r_n_8 ;
  wire \ramloop[13].ram.r_n_0 ;
  wire \ramloop[13].ram.r_n_1 ;
  wire \ramloop[13].ram.r_n_2 ;
  wire \ramloop[13].ram.r_n_3 ;
  wire \ramloop[13].ram.r_n_4 ;
  wire \ramloop[13].ram.r_n_5 ;
  wire \ramloop[13].ram.r_n_6 ;
  wire \ramloop[13].ram.r_n_7 ;
  wire \ramloop[14].ram.r_n_0 ;
  wire \ramloop[14].ram.r_n_1 ;
  wire \ramloop[14].ram.r_n_2 ;
  wire \ramloop[14].ram.r_n_3 ;
  wire \ramloop[14].ram.r_n_4 ;
  wire \ramloop[14].ram.r_n_5 ;
  wire \ramloop[14].ram.r_n_6 ;
  wire \ramloop[14].ram.r_n_7 ;
  wire \ramloop[1].ram.r_n_0 ;
  wire \ramloop[1].ram.r_n_1 ;
  wire \ramloop[1].ram.r_n_2 ;
  wire \ramloop[1].ram.r_n_3 ;
  wire \ramloop[1].ram.r_n_4 ;
  wire \ramloop[1].ram.r_n_5 ;
  wire \ramloop[1].ram.r_n_6 ;
  wire \ramloop[1].ram.r_n_7 ;
  wire \ramloop[1].ram.r_n_8 ;
  wire \ramloop[2].ram.r_n_0 ;
  wire \ramloop[2].ram.r_n_1 ;
  wire \ramloop[2].ram.r_n_2 ;
  wire \ramloop[2].ram.r_n_3 ;
  wire \ramloop[2].ram.r_n_4 ;
  wire \ramloop[2].ram.r_n_5 ;
  wire \ramloop[2].ram.r_n_6 ;
  wire \ramloop[2].ram.r_n_7 ;
  wire \ramloop[2].ram.r_n_8 ;
  wire \ramloop[3].ram.r_n_0 ;
  wire \ramloop[3].ram.r_n_1 ;
  wire \ramloop[3].ram.r_n_2 ;
  wire \ramloop[3].ram.r_n_3 ;
  wire \ramloop[3].ram.r_n_4 ;
  wire \ramloop[3].ram.r_n_5 ;
  wire \ramloop[3].ram.r_n_6 ;
  wire \ramloop[3].ram.r_n_7 ;
  wire \ramloop[3].ram.r_n_8 ;
  wire \ramloop[4].ram.r_n_0 ;
  wire \ramloop[4].ram.r_n_1 ;
  wire \ramloop[4].ram.r_n_2 ;
  wire \ramloop[4].ram.r_n_3 ;
  wire \ramloop[4].ram.r_n_4 ;
  wire \ramloop[4].ram.r_n_5 ;
  wire \ramloop[4].ram.r_n_6 ;
  wire \ramloop[4].ram.r_n_7 ;
  wire \ramloop[4].ram.r_n_8 ;
  wire \ramloop[5].ram.r_n_0 ;
  wire \ramloop[5].ram.r_n_1 ;
  wire \ramloop[5].ram.r_n_2 ;
  wire \ramloop[5].ram.r_n_3 ;
  wire \ramloop[5].ram.r_n_4 ;
  wire \ramloop[5].ram.r_n_5 ;
  wire \ramloop[5].ram.r_n_6 ;
  wire \ramloop[5].ram.r_n_7 ;
  wire \ramloop[5].ram.r_n_8 ;
  wire \ramloop[6].ram.r_n_0 ;
  wire \ramloop[6].ram.r_n_1 ;
  wire \ramloop[6].ram.r_n_2 ;
  wire \ramloop[6].ram.r_n_3 ;
  wire \ramloop[6].ram.r_n_4 ;
  wire \ramloop[6].ram.r_n_5 ;
  wire \ramloop[6].ram.r_n_6 ;
  wire \ramloop[6].ram.r_n_7 ;
  wire \ramloop[6].ram.r_n_8 ;
  wire \ramloop[7].ram.r_n_0 ;
  wire \ramloop[7].ram.r_n_1 ;
  wire \ramloop[7].ram.r_n_2 ;
  wire \ramloop[7].ram.r_n_3 ;
  wire \ramloop[7].ram.r_n_4 ;
  wire \ramloop[7].ram.r_n_5 ;
  wire \ramloop[7].ram.r_n_6 ;
  wire \ramloop[7].ram.r_n_7 ;
  wire \ramloop[7].ram.r_n_8 ;
  wire \ramloop[8].ram.r_n_0 ;
  wire \ramloop[8].ram.r_n_1 ;
  wire \ramloop[8].ram.r_n_2 ;
  wire \ramloop[8].ram.r_n_3 ;
  wire \ramloop[8].ram.r_n_4 ;
  wire \ramloop[8].ram.r_n_5 ;
  wire \ramloop[8].ram.r_n_6 ;
  wire \ramloop[8].ram.r_n_7 ;
  wire \ramloop[8].ram.r_n_8 ;
  wire \ramloop[9].ram.r_n_0 ;
  wire \ramloop[9].ram.r_n_1 ;
  wire \ramloop[9].ram.r_n_2 ;
  wire \ramloop[9].ram.r_n_3 ;
  wire \ramloop[9].ram.r_n_4 ;
  wire \ramloop[9].ram.r_n_5 ;
  wire \ramloop[9].ram.r_n_6 ;
  wire \ramloop[9].ram.r_n_7 ;
  wire \ramloop[9].ram.r_n_8 ;

  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_mux__parameterized2_83 \has_mux_b.B 
       (.D(D[63:2]),
        .DOBDO({\ramloop[2].ram.r_n_0 ,\ramloop[2].ram.r_n_1 ,\ramloop[2].ram.r_n_2 ,\ramloop[2].ram.r_n_3 ,\ramloop[2].ram.r_n_4 ,\ramloop[2].ram.r_n_5 ,\ramloop[2].ram.r_n_6 ,\ramloop[2].ram.r_n_7 }),
        .DOPBDOP(\ramloop[2].ram.r_n_8 ),
        .clk(clk),
        .\goreg_bm.dout_i_reg[10] (\ramloop[1].ram.r_n_8 ),
        .\goreg_bm.dout_i_reg[18] ({\ramloop[4].ram.r_n_0 ,\ramloop[4].ram.r_n_1 ,\ramloop[4].ram.r_n_2 ,\ramloop[4].ram.r_n_3 ,\ramloop[4].ram.r_n_4 ,\ramloop[4].ram.r_n_5 ,\ramloop[4].ram.r_n_6 ,\ramloop[4].ram.r_n_7 }),
        .\goreg_bm.dout_i_reg[18]_0 ({\ramloop[3].ram.r_n_0 ,\ramloop[3].ram.r_n_1 ,\ramloop[3].ram.r_n_2 ,\ramloop[3].ram.r_n_3 ,\ramloop[3].ram.r_n_4 ,\ramloop[3].ram.r_n_5 ,\ramloop[3].ram.r_n_6 ,\ramloop[3].ram.r_n_7 }),
        .\goreg_bm.dout_i_reg[19] (\ramloop[4].ram.r_n_8 ),
        .\goreg_bm.dout_i_reg[19]_0 (\ramloop[3].ram.r_n_8 ),
        .\goreg_bm.dout_i_reg[27] ({\ramloop[6].ram.r_n_0 ,\ramloop[6].ram.r_n_1 ,\ramloop[6].ram.r_n_2 ,\ramloop[6].ram.r_n_3 ,\ramloop[6].ram.r_n_4 ,\ramloop[6].ram.r_n_5 ,\ramloop[6].ram.r_n_6 ,\ramloop[6].ram.r_n_7 }),
        .\goreg_bm.dout_i_reg[27]_0 ({\ramloop[5].ram.r_n_0 ,\ramloop[5].ram.r_n_1 ,\ramloop[5].ram.r_n_2 ,\ramloop[5].ram.r_n_3 ,\ramloop[5].ram.r_n_4 ,\ramloop[5].ram.r_n_5 ,\ramloop[5].ram.r_n_6 ,\ramloop[5].ram.r_n_7 }),
        .\goreg_bm.dout_i_reg[28] (\ramloop[6].ram.r_n_8 ),
        .\goreg_bm.dout_i_reg[28]_0 (\ramloop[5].ram.r_n_8 ),
        .\goreg_bm.dout_i_reg[36] ({\ramloop[8].ram.r_n_0 ,\ramloop[8].ram.r_n_1 ,\ramloop[8].ram.r_n_2 ,\ramloop[8].ram.r_n_3 ,\ramloop[8].ram.r_n_4 ,\ramloop[8].ram.r_n_5 ,\ramloop[8].ram.r_n_6 ,\ramloop[8].ram.r_n_7 }),
        .\goreg_bm.dout_i_reg[36]_0 ({\ramloop[7].ram.r_n_0 ,\ramloop[7].ram.r_n_1 ,\ramloop[7].ram.r_n_2 ,\ramloop[7].ram.r_n_3 ,\ramloop[7].ram.r_n_4 ,\ramloop[7].ram.r_n_5 ,\ramloop[7].ram.r_n_6 ,\ramloop[7].ram.r_n_7 }),
        .\goreg_bm.dout_i_reg[37] (\ramloop[8].ram.r_n_8 ),
        .\goreg_bm.dout_i_reg[37]_0 (\ramloop[7].ram.r_n_8 ),
        .\goreg_bm.dout_i_reg[45] ({\ramloop[10].ram.r_n_0 ,\ramloop[10].ram.r_n_1 ,\ramloop[10].ram.r_n_2 ,\ramloop[10].ram.r_n_3 ,\ramloop[10].ram.r_n_4 ,\ramloop[10].ram.r_n_5 ,\ramloop[10].ram.r_n_6 ,\ramloop[10].ram.r_n_7 }),
        .\goreg_bm.dout_i_reg[45]_0 ({\ramloop[9].ram.r_n_0 ,\ramloop[9].ram.r_n_1 ,\ramloop[9].ram.r_n_2 ,\ramloop[9].ram.r_n_3 ,\ramloop[9].ram.r_n_4 ,\ramloop[9].ram.r_n_5 ,\ramloop[9].ram.r_n_6 ,\ramloop[9].ram.r_n_7 }),
        .\goreg_bm.dout_i_reg[46] (\ramloop[10].ram.r_n_8 ),
        .\goreg_bm.dout_i_reg[46]_0 (\ramloop[9].ram.r_n_8 ),
        .\goreg_bm.dout_i_reg[54] ({\ramloop[12].ram.r_n_0 ,\ramloop[12].ram.r_n_1 ,\ramloop[12].ram.r_n_2 ,\ramloop[12].ram.r_n_3 ,\ramloop[12].ram.r_n_4 ,\ramloop[12].ram.r_n_5 ,\ramloop[12].ram.r_n_6 ,\ramloop[12].ram.r_n_7 }),
        .\goreg_bm.dout_i_reg[54]_0 ({\ramloop[11].ram.r_n_0 ,\ramloop[11].ram.r_n_1 ,\ramloop[11].ram.r_n_2 ,\ramloop[11].ram.r_n_3 ,\ramloop[11].ram.r_n_4 ,\ramloop[11].ram.r_n_5 ,\ramloop[11].ram.r_n_6 ,\ramloop[11].ram.r_n_7 }),
        .\goreg_bm.dout_i_reg[55] (\ramloop[12].ram.r_n_8 ),
        .\goreg_bm.dout_i_reg[55]_0 (\ramloop[11].ram.r_n_8 ),
        .\goreg_bm.dout_i_reg[63] ({\ramloop[14].ram.r_n_0 ,\ramloop[14].ram.r_n_1 ,\ramloop[14].ram.r_n_2 ,\ramloop[14].ram.r_n_3 ,\ramloop[14].ram.r_n_4 ,\ramloop[14].ram.r_n_5 ,\ramloop[14].ram.r_n_6 ,\ramloop[14].ram.r_n_7 }),
        .\goreg_bm.dout_i_reg[63]_0 ({\ramloop[13].ram.r_n_0 ,\ramloop[13].ram.r_n_1 ,\ramloop[13].ram.r_n_2 ,\ramloop[13].ram.r_n_3 ,\ramloop[13].ram.r_n_4 ,\ramloop[13].ram.r_n_5 ,\ramloop[13].ram.r_n_6 ,\ramloop[13].ram.r_n_7 }),
        .\goreg_bm.dout_i_reg[9] ({\ramloop[1].ram.r_n_0 ,\ramloop[1].ram.r_n_1 ,\ramloop[1].ram.r_n_2 ,\ramloop[1].ram.r_n_3 ,\ramloop[1].ram.r_n_4 ,\ramloop[1].ram.r_n_5 ,\ramloop[1].ram.r_n_6 ,\ramloop[1].ram.r_n_7 }),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_1 (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ));
  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized10_84 \ramloop[0].ram.r 
       (.D(D[1:0]),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .Q(Q),
        .clk(clk),
        .din(din[1:0]));
  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized20_85 \ramloop[10].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[10].ram.r_n_0 ,\ramloop[10].ram.r_n_1 ,\ramloop[10].ram.r_n_2 ,\ramloop[10].ram.r_n_3 ,\ramloop[10].ram.r_n_4 ,\ramloop[10].ram.r_n_5 ,\ramloop[10].ram.r_n_6 ,\ramloop[10].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\ramloop[10].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 [11:0]),
        .Q(Q[11:0]),
        .WEA(WEA),
        .clk(clk),
        .din(din[46:38]),
        .ena_array(ena_array[1]),
        .enb_array(enb_array[1]));
  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized21_86 \ramloop[11].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[11].ram.r_n_0 ,\ramloop[11].ram.r_n_1 ,\ramloop[11].ram.r_n_2 ,\ramloop[11].ram.r_n_3 ,\ramloop[11].ram.r_n_4 ,\ramloop[11].ram.r_n_5 ,\ramloop[11].ram.r_n_6 ,\ramloop[11].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\ramloop[11].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 [11:0]),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .Q(Q[11:0]),
        .clk(clk),
        .din(din[55:47]),
        .ena_array(ena_array[0]),
        .enb_array(enb_array[0]));
  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized22_87 \ramloop[12].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[12].ram.r_n_0 ,\ramloop[12].ram.r_n_1 ,\ramloop[12].ram.r_n_2 ,\ramloop[12].ram.r_n_3 ,\ramloop[12].ram.r_n_4 ,\ramloop[12].ram.r_n_5 ,\ramloop[12].ram.r_n_6 ,\ramloop[12].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\ramloop[12].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 [11:0]),
        .Q(Q[11:0]),
        .WEA(WEA[0]),
        .clk(clk),
        .din(din[55:47]),
        .ena_array(ena_array[1]),
        .enb_array(enb_array[1]));
  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized23_88 \ramloop[13].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[13].ram.r_n_0 ,\ramloop[13].ram.r_n_1 ,\ramloop[13].ram.r_n_2 ,\ramloop[13].ram.r_n_3 ,\ramloop[13].ram.r_n_4 ,\ramloop[13].ram.r_n_5 ,\ramloop[13].ram.r_n_6 ,\ramloop[13].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 [11:0]),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .Q(Q[11:0]),
        .clk(clk),
        .din(din[63:56]),
        .ena_array(ena_array[0]),
        .enb_array(enb_array[0]));
  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized24_89 \ramloop[14].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[14].ram.r_n_0 ,\ramloop[14].ram.r_n_1 ,\ramloop[14].ram.r_n_2 ,\ramloop[14].ram.r_n_3 ,\ramloop[14].ram.r_n_4 ,\ramloop[14].ram.r_n_5 ,\ramloop[14].ram.r_n_6 ,\ramloop[14].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 [11:0]),
        .Q(Q[11:0]),
        .WEA(WEA[0]),
        .clk(clk),
        .din(din[63:56]),
        .ena_array(ena_array[1]),
        .enb_array(enb_array[1]));
  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized11_90 \ramloop[1].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[1].ram.r_n_0 ,\ramloop[1].ram.r_n_1 ,\ramloop[1].ram.r_n_2 ,\ramloop[1].ram.r_n_3 ,\ramloop[1].ram.r_n_4 ,\ramloop[1].ram.r_n_5 ,\ramloop[1].ram.r_n_6 ,\ramloop[1].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\ramloop[1].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 [11:0]),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [1]),
        .Q(Q[11:0]),
        .clk(clk),
        .din(din[10:2]),
        .ena_array(ena_array[0]),
        .enb_array(enb_array[0]));
  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized12_91 \ramloop[2].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 [11:0]),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .DOBDO({\ramloop[2].ram.r_n_0 ,\ramloop[2].ram.r_n_1 ,\ramloop[2].ram.r_n_2 ,\ramloop[2].ram.r_n_3 ,\ramloop[2].ram.r_n_4 ,\ramloop[2].ram.r_n_5 ,\ramloop[2].ram.r_n_6 ,\ramloop[2].ram.r_n_7 }),
        .DOPBDOP(\ramloop[2].ram.r_n_8 ),
        .Q(Q[11:0]),
        .clk(clk),
        .din(din[10:2]),
        .ena_array(ena_array[1]),
        .enb_array(enb_array[1]));
  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized13_92 \ramloop[3].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[3].ram.r_n_0 ,\ramloop[3].ram.r_n_1 ,\ramloop[3].ram.r_n_2 ,\ramloop[3].ram.r_n_3 ,\ramloop[3].ram.r_n_4 ,\ramloop[3].ram.r_n_5 ,\ramloop[3].ram.r_n_6 ,\ramloop[3].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\ramloop[3].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 [11:0]),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [1]),
        .Q(Q[11:0]),
        .clk(clk),
        .din(din[19:11]),
        .ena_array(ena_array[0]),
        .enb_array(enb_array[0]));
  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized14_93 \ramloop[4].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[4].ram.r_n_0 ,\ramloop[4].ram.r_n_1 ,\ramloop[4].ram.r_n_2 ,\ramloop[4].ram.r_n_3 ,\ramloop[4].ram.r_n_4 ,\ramloop[4].ram.r_n_5 ,\ramloop[4].ram.r_n_6 ,\ramloop[4].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\ramloop[4].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 [11:0]),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .Q(Q[11:0]),
        .clk(clk),
        .din(din[19:11]),
        .ena_array(ena_array[1]),
        .enb_array(enb_array[1]));
  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized15_94 \ramloop[5].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[5].ram.r_n_0 ,\ramloop[5].ram.r_n_1 ,\ramloop[5].ram.r_n_2 ,\ramloop[5].ram.r_n_3 ,\ramloop[5].ram.r_n_4 ,\ramloop[5].ram.r_n_5 ,\ramloop[5].ram.r_n_6 ,\ramloop[5].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\ramloop[5].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 [11:0]),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .Q(Q[11:0]),
        .clk(clk),
        .din(din[28:20]),
        .ena_array(ena_array[0]),
        .enb_array(enb_array[0]));
  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized16_95 \ramloop[6].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[6].ram.r_n_0 ,\ramloop[6].ram.r_n_1 ,\ramloop[6].ram.r_n_2 ,\ramloop[6].ram.r_n_3 ,\ramloop[6].ram.r_n_4 ,\ramloop[6].ram.r_n_5 ,\ramloop[6].ram.r_n_6 ,\ramloop[6].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\ramloop[6].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 [11:0]),
        .Q(Q[11:0]),
        .WEA(WEA[1]),
        .clk(clk),
        .din(din[28:20]),
        .ena_array(ena_array[1]),
        .enb_array(enb_array[1]));
  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized17_96 \ramloop[7].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[7].ram.r_n_0 ,\ramloop[7].ram.r_n_1 ,\ramloop[7].ram.r_n_2 ,\ramloop[7].ram.r_n_3 ,\ramloop[7].ram.r_n_4 ,\ramloop[7].ram.r_n_5 ,\ramloop[7].ram.r_n_6 ,\ramloop[7].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\ramloop[7].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 [11:0]),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [0]),
        .Q(Q[11:0]),
        .clk(clk),
        .din(din[37:29]),
        .ena_array(ena_array[0]),
        .enb_array(enb_array[0]));
  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized18_97 \ramloop[8].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[8].ram.r_n_0 ,\ramloop[8].ram.r_n_1 ,\ramloop[8].ram.r_n_2 ,\ramloop[8].ram.r_n_3 ,\ramloop[8].ram.r_n_4 ,\ramloop[8].ram.r_n_5 ,\ramloop[8].ram.r_n_6 ,\ramloop[8].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\ramloop[8].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 [11:0]),
        .Q(Q[11:0]),
        .WEA(WEA[1]),
        .clk(clk),
        .din(din[37:29]),
        .ena_array(ena_array[1]),
        .enb_array(enb_array[1]));
  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized19_98 \ramloop[9].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ({\ramloop[9].ram.r_n_0 ,\ramloop[9].ram.r_n_1 ,\ramloop[9].ram.r_n_2 ,\ramloop[9].ram.r_n_3 ,\ramloop[9].ram.r_n_4 ,\ramloop[9].ram.r_n_5 ,\ramloop[9].ram.r_n_6 ,\ramloop[9].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\ramloop[9].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 [11:0]),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 [0]),
        .Q(Q[11:0]),
        .clk(clk),
        .din(din[46:38]),
        .ena_array(ena_array[0]),
        .enb_array(enb_array[0]));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_mux" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_mux__parameterized0
   (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ,
    D,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_1 ,
    clk,
    DOBDO,
    \goreg_bm.dout_i_reg[11] ,
    DOPBDOP,
    \goreg_bm.dout_i_reg[12] ,
    \goreg_bm.dout_i_reg[20] ,
    \goreg_bm.dout_i_reg[20]_0 ,
    \goreg_bm.dout_i_reg[21] ,
    \goreg_bm.dout_i_reg[21]_0 ,
    \goreg_bm.dout_i_reg[29] ,
    \goreg_bm.dout_i_reg[29]_0 ,
    \goreg_bm.dout_i_reg[30] ,
    \goreg_bm.dout_i_reg[30]_0 ,
    \goreg_bm.dout_i_reg[38] ,
    \goreg_bm.dout_i_reg[38]_0 ,
    \goreg_bm.dout_i_reg[39] ,
    \goreg_bm.dout_i_reg[39]_0 ,
    \goreg_bm.dout_i_reg[47] ,
    \goreg_bm.dout_i_reg[47]_0 );
  output \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ;
  output [43:0]D;
  input \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_1 ;
  input clk;
  input [7:0]DOBDO;
  input [7:0]\goreg_bm.dout_i_reg[11] ;
  input [0:0]DOPBDOP;
  input [0:0]\goreg_bm.dout_i_reg[12] ;
  input [7:0]\goreg_bm.dout_i_reg[20] ;
  input [7:0]\goreg_bm.dout_i_reg[20]_0 ;
  input [0:0]\goreg_bm.dout_i_reg[21] ;
  input [0:0]\goreg_bm.dout_i_reg[21]_0 ;
  input [7:0]\goreg_bm.dout_i_reg[29] ;
  input [7:0]\goreg_bm.dout_i_reg[29]_0 ;
  input [0:0]\goreg_bm.dout_i_reg[30] ;
  input [0:0]\goreg_bm.dout_i_reg[30]_0 ;
  input [7:0]\goreg_bm.dout_i_reg[38] ;
  input [7:0]\goreg_bm.dout_i_reg[38]_0 ;
  input [0:0]\goreg_bm.dout_i_reg[39] ;
  input [0:0]\goreg_bm.dout_i_reg[39]_0 ;
  input [7:0]\goreg_bm.dout_i_reg[47] ;
  input [7:0]\goreg_bm.dout_i_reg[47]_0 ;

  wire [43:0]D;
  wire [7:0]DOBDO;
  wire [0:0]DOPBDOP;
  wire clk;
  wire [7:0]\goreg_bm.dout_i_reg[11] ;
  wire [0:0]\goreg_bm.dout_i_reg[12] ;
  wire [7:0]\goreg_bm.dout_i_reg[20] ;
  wire [7:0]\goreg_bm.dout_i_reg[20]_0 ;
  wire [0:0]\goreg_bm.dout_i_reg[21] ;
  wire [0:0]\goreg_bm.dout_i_reg[21]_0 ;
  wire [7:0]\goreg_bm.dout_i_reg[29] ;
  wire [7:0]\goreg_bm.dout_i_reg[29]_0 ;
  wire [0:0]\goreg_bm.dout_i_reg[30] ;
  wire [0:0]\goreg_bm.dout_i_reg[30]_0 ;
  wire [7:0]\goreg_bm.dout_i_reg[38] ;
  wire [7:0]\goreg_bm.dout_i_reg[38]_0 ;
  wire [0:0]\goreg_bm.dout_i_reg[39] ;
  wire [0:0]\goreg_bm.dout_i_reg[39]_0 ;
  wire [7:0]\goreg_bm.dout_i_reg[47] ;
  wire [7:0]\goreg_bm.dout_i_reg[47]_0 ;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_1 ;

  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[10]_i_1 
       (.I0(DOBDO[6]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[11] [6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[11]_i_1 
       (.I0(DOBDO[7]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[11] [7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[12]_i_1 
       (.I0(DOPBDOP),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[12] ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[13]_i_1 
       (.I0(\goreg_bm.dout_i_reg[20] [0]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[20]_0 [0]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[14]_i_1 
       (.I0(\goreg_bm.dout_i_reg[20] [1]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[20]_0 [1]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[15]_i_1 
       (.I0(\goreg_bm.dout_i_reg[20] [2]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[20]_0 [2]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[16]_i_1 
       (.I0(\goreg_bm.dout_i_reg[20] [3]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[20]_0 [3]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[17]_i_1 
       (.I0(\goreg_bm.dout_i_reg[20] [4]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[20]_0 [4]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[18]_i_1 
       (.I0(\goreg_bm.dout_i_reg[20] [5]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[20]_0 [5]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[19]_i_1 
       (.I0(\goreg_bm.dout_i_reg[20] [6]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[20]_0 [6]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[20]_i_1 
       (.I0(\goreg_bm.dout_i_reg[20] [7]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[20]_0 [7]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[21]_i_1 
       (.I0(\goreg_bm.dout_i_reg[21] ),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[21]_0 ),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[22]_i_1 
       (.I0(\goreg_bm.dout_i_reg[29] [0]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[29]_0 [0]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[23]_i_1 
       (.I0(\goreg_bm.dout_i_reg[29] [1]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[29]_0 [1]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[24]_i_1 
       (.I0(\goreg_bm.dout_i_reg[29] [2]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[29]_0 [2]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[25]_i_1 
       (.I0(\goreg_bm.dout_i_reg[29] [3]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[29]_0 [3]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[26]_i_1 
       (.I0(\goreg_bm.dout_i_reg[29] [4]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[29]_0 [4]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[27]_i_1 
       (.I0(\goreg_bm.dout_i_reg[29] [5]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[29]_0 [5]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[28]_i_1 
       (.I0(\goreg_bm.dout_i_reg[29] [6]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[29]_0 [6]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[29]_i_1 
       (.I0(\goreg_bm.dout_i_reg[29] [7]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[29]_0 [7]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[30]_i_1 
       (.I0(\goreg_bm.dout_i_reg[30] ),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[30]_0 ),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[31]_i_1 
       (.I0(\goreg_bm.dout_i_reg[38] [0]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[38]_0 [0]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[32]_i_1 
       (.I0(\goreg_bm.dout_i_reg[38] [1]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[38]_0 [1]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[33]_i_1 
       (.I0(\goreg_bm.dout_i_reg[38] [2]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[38]_0 [2]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[34]_i_1 
       (.I0(\goreg_bm.dout_i_reg[38] [3]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[38]_0 [3]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[35]_i_1 
       (.I0(\goreg_bm.dout_i_reg[38] [4]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[38]_0 [4]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[36]_i_1 
       (.I0(\goreg_bm.dout_i_reg[38] [5]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[38]_0 [5]),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[37]_i_1 
       (.I0(\goreg_bm.dout_i_reg[38] [6]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[38]_0 [6]),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[38]_i_1 
       (.I0(\goreg_bm.dout_i_reg[38] [7]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[38]_0 [7]),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[39]_i_1 
       (.I0(\goreg_bm.dout_i_reg[39] ),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[39]_0 ),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[40]_i_1 
       (.I0(\goreg_bm.dout_i_reg[47] [0]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[47]_0 [0]),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[41]_i_1 
       (.I0(\goreg_bm.dout_i_reg[47] [1]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[47]_0 [1]),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[42]_i_1 
       (.I0(\goreg_bm.dout_i_reg[47] [2]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[47]_0 [2]),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[43]_i_1 
       (.I0(\goreg_bm.dout_i_reg[47] [3]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[47]_0 [3]),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[44]_i_1 
       (.I0(\goreg_bm.dout_i_reg[47] [4]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[47]_0 [4]),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[45]_i_1 
       (.I0(\goreg_bm.dout_i_reg[47] [5]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[47]_0 [5]),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[46]_i_1 
       (.I0(\goreg_bm.dout_i_reg[47] [6]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[47]_0 [6]),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[47]_i_2 
       (.I0(\goreg_bm.dout_i_reg[47] [7]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[47]_0 [7]),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[4]_i_1 
       (.I0(DOBDO[0]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[11] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[5]_i_1 
       (.I0(DOBDO[1]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[11] [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[6]_i_1 
       (.I0(DOBDO[2]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[11] [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[7]_i_1 
       (.I0(DOBDO[3]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[11] [3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[8]_i_1 
       (.I0(DOBDO[4]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[11] [4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[9]_i_1 
       (.I0(DOBDO[5]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[11] [5]),
        .O(D[5]));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_1 ),
        .Q(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_mux" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_mux__parameterized0_13
   (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ,
    D,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_1 ,
    clk,
    DOBDO,
    \goreg_bm.dout_i_reg[11] ,
    DOPBDOP,
    \goreg_bm.dout_i_reg[12] ,
    \goreg_bm.dout_i_reg[20] ,
    \goreg_bm.dout_i_reg[20]_0 ,
    \goreg_bm.dout_i_reg[21] ,
    \goreg_bm.dout_i_reg[21]_0 ,
    \goreg_bm.dout_i_reg[29] ,
    \goreg_bm.dout_i_reg[29]_0 ,
    \goreg_bm.dout_i_reg[30] ,
    \goreg_bm.dout_i_reg[30]_0 ,
    \goreg_bm.dout_i_reg[38] ,
    \goreg_bm.dout_i_reg[38]_0 ,
    \goreg_bm.dout_i_reg[39] ,
    \goreg_bm.dout_i_reg[39]_0 ,
    \goreg_bm.dout_i_reg[47] ,
    \goreg_bm.dout_i_reg[47]_0 );
  output \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ;
  output [43:0]D;
  input \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_1 ;
  input clk;
  input [7:0]DOBDO;
  input [7:0]\goreg_bm.dout_i_reg[11] ;
  input [0:0]DOPBDOP;
  input [0:0]\goreg_bm.dout_i_reg[12] ;
  input [7:0]\goreg_bm.dout_i_reg[20] ;
  input [7:0]\goreg_bm.dout_i_reg[20]_0 ;
  input [0:0]\goreg_bm.dout_i_reg[21] ;
  input [0:0]\goreg_bm.dout_i_reg[21]_0 ;
  input [7:0]\goreg_bm.dout_i_reg[29] ;
  input [7:0]\goreg_bm.dout_i_reg[29]_0 ;
  input [0:0]\goreg_bm.dout_i_reg[30] ;
  input [0:0]\goreg_bm.dout_i_reg[30]_0 ;
  input [7:0]\goreg_bm.dout_i_reg[38] ;
  input [7:0]\goreg_bm.dout_i_reg[38]_0 ;
  input [0:0]\goreg_bm.dout_i_reg[39] ;
  input [0:0]\goreg_bm.dout_i_reg[39]_0 ;
  input [7:0]\goreg_bm.dout_i_reg[47] ;
  input [7:0]\goreg_bm.dout_i_reg[47]_0 ;

  wire [43:0]D;
  wire [7:0]DOBDO;
  wire [0:0]DOPBDOP;
  wire clk;
  wire [7:0]\goreg_bm.dout_i_reg[11] ;
  wire [0:0]\goreg_bm.dout_i_reg[12] ;
  wire [7:0]\goreg_bm.dout_i_reg[20] ;
  wire [7:0]\goreg_bm.dout_i_reg[20]_0 ;
  wire [0:0]\goreg_bm.dout_i_reg[21] ;
  wire [0:0]\goreg_bm.dout_i_reg[21]_0 ;
  wire [7:0]\goreg_bm.dout_i_reg[29] ;
  wire [7:0]\goreg_bm.dout_i_reg[29]_0 ;
  wire [0:0]\goreg_bm.dout_i_reg[30] ;
  wire [0:0]\goreg_bm.dout_i_reg[30]_0 ;
  wire [7:0]\goreg_bm.dout_i_reg[38] ;
  wire [7:0]\goreg_bm.dout_i_reg[38]_0 ;
  wire [0:0]\goreg_bm.dout_i_reg[39] ;
  wire [0:0]\goreg_bm.dout_i_reg[39]_0 ;
  wire [7:0]\goreg_bm.dout_i_reg[47] ;
  wire [7:0]\goreg_bm.dout_i_reg[47]_0 ;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_1 ;

  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[10]_i_1 
       (.I0(DOBDO[6]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[11] [6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[11]_i_1 
       (.I0(DOBDO[7]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[11] [7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[12]_i_1 
       (.I0(DOPBDOP),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[12] ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[13]_i_1 
       (.I0(\goreg_bm.dout_i_reg[20] [0]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[20]_0 [0]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[14]_i_1 
       (.I0(\goreg_bm.dout_i_reg[20] [1]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[20]_0 [1]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[15]_i_1 
       (.I0(\goreg_bm.dout_i_reg[20] [2]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[20]_0 [2]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[16]_i_1 
       (.I0(\goreg_bm.dout_i_reg[20] [3]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[20]_0 [3]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[17]_i_1 
       (.I0(\goreg_bm.dout_i_reg[20] [4]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[20]_0 [4]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[18]_i_1 
       (.I0(\goreg_bm.dout_i_reg[20] [5]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[20]_0 [5]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[19]_i_1 
       (.I0(\goreg_bm.dout_i_reg[20] [6]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[20]_0 [6]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[20]_i_1 
       (.I0(\goreg_bm.dout_i_reg[20] [7]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[20]_0 [7]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[21]_i_1 
       (.I0(\goreg_bm.dout_i_reg[21] ),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[21]_0 ),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[22]_i_1 
       (.I0(\goreg_bm.dout_i_reg[29] [0]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[29]_0 [0]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[23]_i_1 
       (.I0(\goreg_bm.dout_i_reg[29] [1]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[29]_0 [1]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[24]_i_1 
       (.I0(\goreg_bm.dout_i_reg[29] [2]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[29]_0 [2]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[25]_i_1 
       (.I0(\goreg_bm.dout_i_reg[29] [3]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[29]_0 [3]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[26]_i_1 
       (.I0(\goreg_bm.dout_i_reg[29] [4]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[29]_0 [4]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[27]_i_1 
       (.I0(\goreg_bm.dout_i_reg[29] [5]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[29]_0 [5]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[28]_i_1 
       (.I0(\goreg_bm.dout_i_reg[29] [6]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[29]_0 [6]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[29]_i_1 
       (.I0(\goreg_bm.dout_i_reg[29] [7]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[29]_0 [7]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[30]_i_1 
       (.I0(\goreg_bm.dout_i_reg[30] ),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[30]_0 ),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[31]_i_1 
       (.I0(\goreg_bm.dout_i_reg[38] [0]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[38]_0 [0]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[32]_i_1 
       (.I0(\goreg_bm.dout_i_reg[38] [1]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[38]_0 [1]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[33]_i_1 
       (.I0(\goreg_bm.dout_i_reg[38] [2]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[38]_0 [2]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[34]_i_1 
       (.I0(\goreg_bm.dout_i_reg[38] [3]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[38]_0 [3]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[35]_i_1 
       (.I0(\goreg_bm.dout_i_reg[38] [4]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[38]_0 [4]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[36]_i_1 
       (.I0(\goreg_bm.dout_i_reg[38] [5]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[38]_0 [5]),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[37]_i_1 
       (.I0(\goreg_bm.dout_i_reg[38] [6]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[38]_0 [6]),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[38]_i_1 
       (.I0(\goreg_bm.dout_i_reg[38] [7]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[38]_0 [7]),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[39]_i_1 
       (.I0(\goreg_bm.dout_i_reg[39] ),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[39]_0 ),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[40]_i_1 
       (.I0(\goreg_bm.dout_i_reg[47] [0]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[47]_0 [0]),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[41]_i_1 
       (.I0(\goreg_bm.dout_i_reg[47] [1]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[47]_0 [1]),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[42]_i_1 
       (.I0(\goreg_bm.dout_i_reg[47] [2]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[47]_0 [2]),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[43]_i_1 
       (.I0(\goreg_bm.dout_i_reg[47] [3]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[47]_0 [3]),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[44]_i_1 
       (.I0(\goreg_bm.dout_i_reg[47] [4]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[47]_0 [4]),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[45]_i_1 
       (.I0(\goreg_bm.dout_i_reg[47] [5]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[47]_0 [5]),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[46]_i_1 
       (.I0(\goreg_bm.dout_i_reg[47] [6]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[47]_0 [6]),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[47]_i_2 
       (.I0(\goreg_bm.dout_i_reg[47] [7]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[47]_0 [7]),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[4]_i_1 
       (.I0(DOBDO[0]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[11] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[5]_i_1 
       (.I0(DOBDO[1]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[11] [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[6]_i_1 
       (.I0(DOBDO[2]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[11] [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[7]_i_1 
       (.I0(DOBDO[3]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[11] [3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[8]_i_1 
       (.I0(DOBDO[4]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[11] [4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[9]_i_1 
       (.I0(DOBDO[5]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[11] [5]),
        .O(D[5]));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_1 ),
        .Q(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_mux" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_mux__parameterized2
   (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ,
    D,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_1 ,
    clk,
    DOBDO,
    \goreg_bm.dout_i_reg[9] ,
    DOPBDOP,
    \goreg_bm.dout_i_reg[10] ,
    \goreg_bm.dout_i_reg[18] ,
    \goreg_bm.dout_i_reg[18]_0 ,
    \goreg_bm.dout_i_reg[19] ,
    \goreg_bm.dout_i_reg[19]_0 ,
    \goreg_bm.dout_i_reg[27] ,
    \goreg_bm.dout_i_reg[27]_0 ,
    \goreg_bm.dout_i_reg[28] ,
    \goreg_bm.dout_i_reg[28]_0 ,
    \goreg_bm.dout_i_reg[36] ,
    \goreg_bm.dout_i_reg[36]_0 ,
    \goreg_bm.dout_i_reg[37] ,
    \goreg_bm.dout_i_reg[37]_0 ,
    \goreg_bm.dout_i_reg[45] ,
    \goreg_bm.dout_i_reg[45]_0 ,
    \goreg_bm.dout_i_reg[46] ,
    \goreg_bm.dout_i_reg[46]_0 ,
    \goreg_bm.dout_i_reg[54] ,
    \goreg_bm.dout_i_reg[54]_0 ,
    \goreg_bm.dout_i_reg[55] ,
    \goreg_bm.dout_i_reg[55]_0 ,
    \goreg_bm.dout_i_reg[63] ,
    \goreg_bm.dout_i_reg[63]_0 );
  output \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ;
  output [61:0]D;
  input \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_1 ;
  input clk;
  input [7:0]DOBDO;
  input [7:0]\goreg_bm.dout_i_reg[9] ;
  input [0:0]DOPBDOP;
  input [0:0]\goreg_bm.dout_i_reg[10] ;
  input [7:0]\goreg_bm.dout_i_reg[18] ;
  input [7:0]\goreg_bm.dout_i_reg[18]_0 ;
  input [0:0]\goreg_bm.dout_i_reg[19] ;
  input [0:0]\goreg_bm.dout_i_reg[19]_0 ;
  input [7:0]\goreg_bm.dout_i_reg[27] ;
  input [7:0]\goreg_bm.dout_i_reg[27]_0 ;
  input [0:0]\goreg_bm.dout_i_reg[28] ;
  input [0:0]\goreg_bm.dout_i_reg[28]_0 ;
  input [7:0]\goreg_bm.dout_i_reg[36] ;
  input [7:0]\goreg_bm.dout_i_reg[36]_0 ;
  input [0:0]\goreg_bm.dout_i_reg[37] ;
  input [0:0]\goreg_bm.dout_i_reg[37]_0 ;
  input [7:0]\goreg_bm.dout_i_reg[45] ;
  input [7:0]\goreg_bm.dout_i_reg[45]_0 ;
  input [0:0]\goreg_bm.dout_i_reg[46] ;
  input [0:0]\goreg_bm.dout_i_reg[46]_0 ;
  input [7:0]\goreg_bm.dout_i_reg[54] ;
  input [7:0]\goreg_bm.dout_i_reg[54]_0 ;
  input [0:0]\goreg_bm.dout_i_reg[55] ;
  input [0:0]\goreg_bm.dout_i_reg[55]_0 ;
  input [7:0]\goreg_bm.dout_i_reg[63] ;
  input [7:0]\goreg_bm.dout_i_reg[63]_0 ;

  wire [61:0]D;
  wire [7:0]DOBDO;
  wire [0:0]DOPBDOP;
  wire clk;
  wire [0:0]\goreg_bm.dout_i_reg[10] ;
  wire [7:0]\goreg_bm.dout_i_reg[18] ;
  wire [7:0]\goreg_bm.dout_i_reg[18]_0 ;
  wire [0:0]\goreg_bm.dout_i_reg[19] ;
  wire [0:0]\goreg_bm.dout_i_reg[19]_0 ;
  wire [7:0]\goreg_bm.dout_i_reg[27] ;
  wire [7:0]\goreg_bm.dout_i_reg[27]_0 ;
  wire [0:0]\goreg_bm.dout_i_reg[28] ;
  wire [0:0]\goreg_bm.dout_i_reg[28]_0 ;
  wire [7:0]\goreg_bm.dout_i_reg[36] ;
  wire [7:0]\goreg_bm.dout_i_reg[36]_0 ;
  wire [0:0]\goreg_bm.dout_i_reg[37] ;
  wire [0:0]\goreg_bm.dout_i_reg[37]_0 ;
  wire [7:0]\goreg_bm.dout_i_reg[45] ;
  wire [7:0]\goreg_bm.dout_i_reg[45]_0 ;
  wire [0:0]\goreg_bm.dout_i_reg[46] ;
  wire [0:0]\goreg_bm.dout_i_reg[46]_0 ;
  wire [7:0]\goreg_bm.dout_i_reg[54] ;
  wire [7:0]\goreg_bm.dout_i_reg[54]_0 ;
  wire [0:0]\goreg_bm.dout_i_reg[55] ;
  wire [0:0]\goreg_bm.dout_i_reg[55]_0 ;
  wire [7:0]\goreg_bm.dout_i_reg[63] ;
  wire [7:0]\goreg_bm.dout_i_reg[63]_0 ;
  wire [7:0]\goreg_bm.dout_i_reg[9] ;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_1 ;

  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[10]_i_1 
       (.I0(DOPBDOP),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[10] ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[11]_i_1 
       (.I0(\goreg_bm.dout_i_reg[18] [0]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[18]_0 [0]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[12]_i_1 
       (.I0(\goreg_bm.dout_i_reg[18] [1]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[18]_0 [1]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[13]_i_1 
       (.I0(\goreg_bm.dout_i_reg[18] [2]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[18]_0 [2]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[14]_i_1 
       (.I0(\goreg_bm.dout_i_reg[18] [3]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[18]_0 [3]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[15]_i_1 
       (.I0(\goreg_bm.dout_i_reg[18] [4]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[18]_0 [4]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[16]_i_1 
       (.I0(\goreg_bm.dout_i_reg[18] [5]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[18]_0 [5]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[17]_i_1 
       (.I0(\goreg_bm.dout_i_reg[18] [6]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[18]_0 [6]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[18]_i_1 
       (.I0(\goreg_bm.dout_i_reg[18] [7]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[18]_0 [7]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[19]_i_1 
       (.I0(\goreg_bm.dout_i_reg[19] ),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[19]_0 ),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[20]_i_1 
       (.I0(\goreg_bm.dout_i_reg[27] [0]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[27]_0 [0]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[21]_i_1 
       (.I0(\goreg_bm.dout_i_reg[27] [1]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[27]_0 [1]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[22]_i_1 
       (.I0(\goreg_bm.dout_i_reg[27] [2]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[27]_0 [2]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[23]_i_1 
       (.I0(\goreg_bm.dout_i_reg[27] [3]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[27]_0 [3]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[24]_i_1 
       (.I0(\goreg_bm.dout_i_reg[27] [4]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[27]_0 [4]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[25]_i_1 
       (.I0(\goreg_bm.dout_i_reg[27] [5]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[27]_0 [5]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[26]_i_1 
       (.I0(\goreg_bm.dout_i_reg[27] [6]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[27]_0 [6]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[27]_i_1 
       (.I0(\goreg_bm.dout_i_reg[27] [7]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[27]_0 [7]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[28]_i_1 
       (.I0(\goreg_bm.dout_i_reg[28] ),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[28]_0 ),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[29]_i_1 
       (.I0(\goreg_bm.dout_i_reg[36] [0]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[36]_0 [0]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[2]_i_1 
       (.I0(DOBDO[0]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[9] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[30]_i_1 
       (.I0(\goreg_bm.dout_i_reg[36] [1]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[36]_0 [1]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[31]_i_1 
       (.I0(\goreg_bm.dout_i_reg[36] [2]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[36]_0 [2]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[32]_i_1 
       (.I0(\goreg_bm.dout_i_reg[36] [3]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[36]_0 [3]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[33]_i_1 
       (.I0(\goreg_bm.dout_i_reg[36] [4]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[36]_0 [4]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[34]_i_1 
       (.I0(\goreg_bm.dout_i_reg[36] [5]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[36]_0 [5]),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[35]_i_1 
       (.I0(\goreg_bm.dout_i_reg[36] [6]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[36]_0 [6]),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[36]_i_1 
       (.I0(\goreg_bm.dout_i_reg[36] [7]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[36]_0 [7]),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[37]_i_1 
       (.I0(\goreg_bm.dout_i_reg[37] ),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[37]_0 ),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[38]_i_1 
       (.I0(\goreg_bm.dout_i_reg[45] [0]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[45]_0 [0]),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[39]_i_1 
       (.I0(\goreg_bm.dout_i_reg[45] [1]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[45]_0 [1]),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[3]_i_1 
       (.I0(DOBDO[1]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[9] [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[40]_i_1 
       (.I0(\goreg_bm.dout_i_reg[45] [2]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[45]_0 [2]),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[41]_i_1 
       (.I0(\goreg_bm.dout_i_reg[45] [3]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[45]_0 [3]),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[42]_i_1 
       (.I0(\goreg_bm.dout_i_reg[45] [4]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[45]_0 [4]),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[43]_i_1 
       (.I0(\goreg_bm.dout_i_reg[45] [5]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[45]_0 [5]),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[44]_i_1 
       (.I0(\goreg_bm.dout_i_reg[45] [6]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[45]_0 [6]),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[45]_i_1 
       (.I0(\goreg_bm.dout_i_reg[45] [7]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[45]_0 [7]),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[46]_i_1 
       (.I0(\goreg_bm.dout_i_reg[46] ),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[46]_0 ),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[47]_i_1 
       (.I0(\goreg_bm.dout_i_reg[54] [0]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[54]_0 [0]),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[48]_i_1 
       (.I0(\goreg_bm.dout_i_reg[54] [1]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[54]_0 [1]),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[49]_i_1 
       (.I0(\goreg_bm.dout_i_reg[54] [2]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[54]_0 [2]),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[4]_i_1 
       (.I0(DOBDO[2]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[9] [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[50]_i_1 
       (.I0(\goreg_bm.dout_i_reg[54] [3]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[54]_0 [3]),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[51]_i_1 
       (.I0(\goreg_bm.dout_i_reg[54] [4]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[54]_0 [4]),
        .O(D[49]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[52]_i_1 
       (.I0(\goreg_bm.dout_i_reg[54] [5]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[54]_0 [5]),
        .O(D[50]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[53]_i_1 
       (.I0(\goreg_bm.dout_i_reg[54] [6]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[54]_0 [6]),
        .O(D[51]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[54]_i_1 
       (.I0(\goreg_bm.dout_i_reg[54] [7]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[54]_0 [7]),
        .O(D[52]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[55]_i_1 
       (.I0(\goreg_bm.dout_i_reg[55] ),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[55]_0 ),
        .O(D[53]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[56]_i_1 
       (.I0(\goreg_bm.dout_i_reg[63] [0]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[63]_0 [0]),
        .O(D[54]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[57]_i_1 
       (.I0(\goreg_bm.dout_i_reg[63] [1]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[63]_0 [1]),
        .O(D[55]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[58]_i_1 
       (.I0(\goreg_bm.dout_i_reg[63] [2]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[63]_0 [2]),
        .O(D[56]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[59]_i_1 
       (.I0(\goreg_bm.dout_i_reg[63] [3]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[63]_0 [3]),
        .O(D[57]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[5]_i_1 
       (.I0(DOBDO[3]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[9] [3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[60]_i_1 
       (.I0(\goreg_bm.dout_i_reg[63] [4]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[63]_0 [4]),
        .O(D[58]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[61]_i_1 
       (.I0(\goreg_bm.dout_i_reg[63] [5]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[63]_0 [5]),
        .O(D[59]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[62]_i_1 
       (.I0(\goreg_bm.dout_i_reg[63] [6]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[63]_0 [6]),
        .O(D[60]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[63]_i_2 
       (.I0(\goreg_bm.dout_i_reg[63] [7]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[63]_0 [7]),
        .O(D[61]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[6]_i_1 
       (.I0(DOBDO[4]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[9] [4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[7]_i_1 
       (.I0(DOBDO[5]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[9] [5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[8]_i_1 
       (.I0(DOBDO[6]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[9] [6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[9]_i_1 
       (.I0(DOBDO[7]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[9] [7]),
        .O(D[7]));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_1 ),
        .Q(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_mux" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_mux__parameterized2_83
   (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ,
    D,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_1 ,
    clk,
    DOBDO,
    \goreg_bm.dout_i_reg[9] ,
    DOPBDOP,
    \goreg_bm.dout_i_reg[10] ,
    \goreg_bm.dout_i_reg[18] ,
    \goreg_bm.dout_i_reg[18]_0 ,
    \goreg_bm.dout_i_reg[19] ,
    \goreg_bm.dout_i_reg[19]_0 ,
    \goreg_bm.dout_i_reg[27] ,
    \goreg_bm.dout_i_reg[27]_0 ,
    \goreg_bm.dout_i_reg[28] ,
    \goreg_bm.dout_i_reg[28]_0 ,
    \goreg_bm.dout_i_reg[36] ,
    \goreg_bm.dout_i_reg[36]_0 ,
    \goreg_bm.dout_i_reg[37] ,
    \goreg_bm.dout_i_reg[37]_0 ,
    \goreg_bm.dout_i_reg[45] ,
    \goreg_bm.dout_i_reg[45]_0 ,
    \goreg_bm.dout_i_reg[46] ,
    \goreg_bm.dout_i_reg[46]_0 ,
    \goreg_bm.dout_i_reg[54] ,
    \goreg_bm.dout_i_reg[54]_0 ,
    \goreg_bm.dout_i_reg[55] ,
    \goreg_bm.dout_i_reg[55]_0 ,
    \goreg_bm.dout_i_reg[63] ,
    \goreg_bm.dout_i_reg[63]_0 );
  output \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ;
  output [61:0]D;
  input \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_1 ;
  input clk;
  input [7:0]DOBDO;
  input [7:0]\goreg_bm.dout_i_reg[9] ;
  input [0:0]DOPBDOP;
  input [0:0]\goreg_bm.dout_i_reg[10] ;
  input [7:0]\goreg_bm.dout_i_reg[18] ;
  input [7:0]\goreg_bm.dout_i_reg[18]_0 ;
  input [0:0]\goreg_bm.dout_i_reg[19] ;
  input [0:0]\goreg_bm.dout_i_reg[19]_0 ;
  input [7:0]\goreg_bm.dout_i_reg[27] ;
  input [7:0]\goreg_bm.dout_i_reg[27]_0 ;
  input [0:0]\goreg_bm.dout_i_reg[28] ;
  input [0:0]\goreg_bm.dout_i_reg[28]_0 ;
  input [7:0]\goreg_bm.dout_i_reg[36] ;
  input [7:0]\goreg_bm.dout_i_reg[36]_0 ;
  input [0:0]\goreg_bm.dout_i_reg[37] ;
  input [0:0]\goreg_bm.dout_i_reg[37]_0 ;
  input [7:0]\goreg_bm.dout_i_reg[45] ;
  input [7:0]\goreg_bm.dout_i_reg[45]_0 ;
  input [0:0]\goreg_bm.dout_i_reg[46] ;
  input [0:0]\goreg_bm.dout_i_reg[46]_0 ;
  input [7:0]\goreg_bm.dout_i_reg[54] ;
  input [7:0]\goreg_bm.dout_i_reg[54]_0 ;
  input [0:0]\goreg_bm.dout_i_reg[55] ;
  input [0:0]\goreg_bm.dout_i_reg[55]_0 ;
  input [7:0]\goreg_bm.dout_i_reg[63] ;
  input [7:0]\goreg_bm.dout_i_reg[63]_0 ;

  wire [61:0]D;
  wire [7:0]DOBDO;
  wire [0:0]DOPBDOP;
  wire clk;
  wire [0:0]\goreg_bm.dout_i_reg[10] ;
  wire [7:0]\goreg_bm.dout_i_reg[18] ;
  wire [7:0]\goreg_bm.dout_i_reg[18]_0 ;
  wire [0:0]\goreg_bm.dout_i_reg[19] ;
  wire [0:0]\goreg_bm.dout_i_reg[19]_0 ;
  wire [7:0]\goreg_bm.dout_i_reg[27] ;
  wire [7:0]\goreg_bm.dout_i_reg[27]_0 ;
  wire [0:0]\goreg_bm.dout_i_reg[28] ;
  wire [0:0]\goreg_bm.dout_i_reg[28]_0 ;
  wire [7:0]\goreg_bm.dout_i_reg[36] ;
  wire [7:0]\goreg_bm.dout_i_reg[36]_0 ;
  wire [0:0]\goreg_bm.dout_i_reg[37] ;
  wire [0:0]\goreg_bm.dout_i_reg[37]_0 ;
  wire [7:0]\goreg_bm.dout_i_reg[45] ;
  wire [7:0]\goreg_bm.dout_i_reg[45]_0 ;
  wire [0:0]\goreg_bm.dout_i_reg[46] ;
  wire [0:0]\goreg_bm.dout_i_reg[46]_0 ;
  wire [7:0]\goreg_bm.dout_i_reg[54] ;
  wire [7:0]\goreg_bm.dout_i_reg[54]_0 ;
  wire [0:0]\goreg_bm.dout_i_reg[55] ;
  wire [0:0]\goreg_bm.dout_i_reg[55]_0 ;
  wire [7:0]\goreg_bm.dout_i_reg[63] ;
  wire [7:0]\goreg_bm.dout_i_reg[63]_0 ;
  wire [7:0]\goreg_bm.dout_i_reg[9] ;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_1 ;

  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[10]_i_1 
       (.I0(DOPBDOP),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[10] ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[11]_i_1 
       (.I0(\goreg_bm.dout_i_reg[18] [0]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[18]_0 [0]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[12]_i_1 
       (.I0(\goreg_bm.dout_i_reg[18] [1]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[18]_0 [1]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[13]_i_1 
       (.I0(\goreg_bm.dout_i_reg[18] [2]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[18]_0 [2]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[14]_i_1 
       (.I0(\goreg_bm.dout_i_reg[18] [3]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[18]_0 [3]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[15]_i_1 
       (.I0(\goreg_bm.dout_i_reg[18] [4]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[18]_0 [4]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[16]_i_1 
       (.I0(\goreg_bm.dout_i_reg[18] [5]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[18]_0 [5]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[17]_i_1 
       (.I0(\goreg_bm.dout_i_reg[18] [6]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[18]_0 [6]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[18]_i_1 
       (.I0(\goreg_bm.dout_i_reg[18] [7]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[18]_0 [7]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[19]_i_1 
       (.I0(\goreg_bm.dout_i_reg[19] ),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[19]_0 ),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[20]_i_1 
       (.I0(\goreg_bm.dout_i_reg[27] [0]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[27]_0 [0]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[21]_i_1 
       (.I0(\goreg_bm.dout_i_reg[27] [1]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[27]_0 [1]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[22]_i_1 
       (.I0(\goreg_bm.dout_i_reg[27] [2]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[27]_0 [2]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[23]_i_1 
       (.I0(\goreg_bm.dout_i_reg[27] [3]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[27]_0 [3]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[24]_i_1 
       (.I0(\goreg_bm.dout_i_reg[27] [4]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[27]_0 [4]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[25]_i_1 
       (.I0(\goreg_bm.dout_i_reg[27] [5]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[27]_0 [5]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[26]_i_1 
       (.I0(\goreg_bm.dout_i_reg[27] [6]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[27]_0 [6]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[27]_i_1 
       (.I0(\goreg_bm.dout_i_reg[27] [7]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[27]_0 [7]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[28]_i_1 
       (.I0(\goreg_bm.dout_i_reg[28] ),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[28]_0 ),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[29]_i_1 
       (.I0(\goreg_bm.dout_i_reg[36] [0]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[36]_0 [0]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[2]_i_1 
       (.I0(DOBDO[0]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[9] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[30]_i_1 
       (.I0(\goreg_bm.dout_i_reg[36] [1]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[36]_0 [1]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[31]_i_1 
       (.I0(\goreg_bm.dout_i_reg[36] [2]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[36]_0 [2]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[32]_i_1 
       (.I0(\goreg_bm.dout_i_reg[36] [3]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[36]_0 [3]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[33]_i_1 
       (.I0(\goreg_bm.dout_i_reg[36] [4]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[36]_0 [4]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[34]_i_1 
       (.I0(\goreg_bm.dout_i_reg[36] [5]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[36]_0 [5]),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[35]_i_1 
       (.I0(\goreg_bm.dout_i_reg[36] [6]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[36]_0 [6]),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[36]_i_1 
       (.I0(\goreg_bm.dout_i_reg[36] [7]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[36]_0 [7]),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[37]_i_1 
       (.I0(\goreg_bm.dout_i_reg[37] ),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[37]_0 ),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[38]_i_1 
       (.I0(\goreg_bm.dout_i_reg[45] [0]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[45]_0 [0]),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[39]_i_1 
       (.I0(\goreg_bm.dout_i_reg[45] [1]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[45]_0 [1]),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[3]_i_1 
       (.I0(DOBDO[1]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[9] [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[40]_i_1 
       (.I0(\goreg_bm.dout_i_reg[45] [2]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[45]_0 [2]),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[41]_i_1 
       (.I0(\goreg_bm.dout_i_reg[45] [3]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[45]_0 [3]),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[42]_i_1 
       (.I0(\goreg_bm.dout_i_reg[45] [4]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[45]_0 [4]),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[43]_i_1 
       (.I0(\goreg_bm.dout_i_reg[45] [5]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[45]_0 [5]),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[44]_i_1 
       (.I0(\goreg_bm.dout_i_reg[45] [6]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[45]_0 [6]),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[45]_i_1 
       (.I0(\goreg_bm.dout_i_reg[45] [7]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[45]_0 [7]),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[46]_i_1 
       (.I0(\goreg_bm.dout_i_reg[46] ),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[46]_0 ),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[47]_i_1 
       (.I0(\goreg_bm.dout_i_reg[54] [0]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[54]_0 [0]),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[48]_i_1 
       (.I0(\goreg_bm.dout_i_reg[54] [1]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[54]_0 [1]),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[49]_i_1 
       (.I0(\goreg_bm.dout_i_reg[54] [2]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[54]_0 [2]),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[4]_i_1 
       (.I0(DOBDO[2]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[9] [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[50]_i_1 
       (.I0(\goreg_bm.dout_i_reg[54] [3]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[54]_0 [3]),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[51]_i_1 
       (.I0(\goreg_bm.dout_i_reg[54] [4]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[54]_0 [4]),
        .O(D[49]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[52]_i_1 
       (.I0(\goreg_bm.dout_i_reg[54] [5]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[54]_0 [5]),
        .O(D[50]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[53]_i_1 
       (.I0(\goreg_bm.dout_i_reg[54] [6]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[54]_0 [6]),
        .O(D[51]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[54]_i_1 
       (.I0(\goreg_bm.dout_i_reg[54] [7]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[54]_0 [7]),
        .O(D[52]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[55]_i_1 
       (.I0(\goreg_bm.dout_i_reg[55] ),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[55]_0 ),
        .O(D[53]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[56]_i_1 
       (.I0(\goreg_bm.dout_i_reg[63] [0]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[63]_0 [0]),
        .O(D[54]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[57]_i_1 
       (.I0(\goreg_bm.dout_i_reg[63] [1]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[63]_0 [1]),
        .O(D[55]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[58]_i_1 
       (.I0(\goreg_bm.dout_i_reg[63] [2]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[63]_0 [2]),
        .O(D[56]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[59]_i_1 
       (.I0(\goreg_bm.dout_i_reg[63] [3]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[63]_0 [3]),
        .O(D[57]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[5]_i_1 
       (.I0(DOBDO[3]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[9] [3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[60]_i_1 
       (.I0(\goreg_bm.dout_i_reg[63] [4]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[63]_0 [4]),
        .O(D[58]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[61]_i_1 
       (.I0(\goreg_bm.dout_i_reg[63] [5]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[63]_0 [5]),
        .O(D[59]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[62]_i_1 
       (.I0(\goreg_bm.dout_i_reg[63] [6]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[63]_0 [6]),
        .O(D[60]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[63]_i_2 
       (.I0(\goreg_bm.dout_i_reg[63] [7]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[63]_0 [7]),
        .O(D[61]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[6]_i_1 
       (.I0(DOBDO[4]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[9] [4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[7]_i_1 
       (.I0(DOBDO[5]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[9] [5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[8]_i_1 
       (.I0(DOBDO[6]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[9] [6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \goreg_bm.dout_i[9]_i_1 
       (.I0(DOBDO[7]),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .I2(\goreg_bm.dout_i_reg[9] [7]),
        .O(D[7]));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_1 ),
        .Q(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width
   (D,
    clk,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    srst,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 );
  output [3:0]D;
  input clk;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input srst;
  input [12:0]Q;
  input [12:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [3:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;

  wire [3:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [12:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [12:0]Q;
  wire clk;
  wire [3:0]din;
  wire srst;

  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper \prim_noinit.ram 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .Q(Q),
        .clk(clk),
        .din(din),
        .srst(srst));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width_14
   (D,
    clk,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    srst,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 );
  output [3:0]D;
  input clk;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input srst;
  input [12:0]Q;
  input [12:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [3:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;

  wire [3:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [12:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [12:0]Q;
  wire clk;
  wire [3:0]din;
  wire srst;

  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper_35 \prim_noinit.ram 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .Q(Q),
        .clk(clk),
        .din(din),
        .srst(srst));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized0
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    clk,
    ena_array,
    enb_array,
    srst,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 );
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input srst;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [8:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [11:0]Q;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire srst;

  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized0 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .Q(Q),
        .clk(clk),
        .din(din),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .srst(srst));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized0_16
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    clk,
    ena_array,
    enb_array,
    srst,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 );
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input srst;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [8:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [11:0]Q;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire srst;

  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized0_33 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .Q(Q),
        .clk(clk),
        .din(din),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .srst(srst));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized1
   (DOBDO,
    DOPBDOP,
    clk,
    ena_array,
    enb_array,
    srst,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    din,
    WEA);
  output [7:0]DOBDO;
  output [0:0]DOPBDOP;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input srst;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input [8:0]din;
  input [0:0]WEA;

  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [7:0]DOBDO;
  wire [0:0]DOPBDOP;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire srst;

  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized1 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .DOBDO(DOBDO),
        .DOPBDOP(DOPBDOP),
        .Q(Q),
        .WEA(WEA),
        .clk(clk),
        .din(din),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .srst(srst));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized10
   (D,
    clk,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_2 );
  output [1:0]D;
  input clk;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ;
  input [12:0]Q;
  input [12:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 ;
  input [1:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_2 ;

  wire [1:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ;
  wire [12:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_2 ;
  wire [12:0]Q;
  wire clk;
  wire [1:0]din;

  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized10 \prim_noinit.ram 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_2 ),
        .Q(Q),
        .clk(clk),
        .din(din));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized10_84
   (D,
    clk,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_2 );
  output [1:0]D;
  input clk;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ;
  input [12:0]Q;
  input [12:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 ;
  input [1:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_2 ;

  wire [1:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ;
  wire [12:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_2 ;
  wire [12:0]Q;
  wire clk;
  wire [1:0]din;

  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized10_113 \prim_noinit.ram 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_2 ),
        .Q(Q),
        .clk(clk),
        .din(din));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized11
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    clk,
    ena_array,
    enb_array,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 );
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [8:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [11:0]Q;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;

  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized11 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .Q(Q),
        .clk(clk),
        .din(din),
        .ena_array(ena_array),
        .enb_array(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized11_90
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    clk,
    ena_array,
    enb_array,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 );
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [8:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [11:0]Q;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;

  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized11_107 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .Q(Q),
        .clk(clk),
        .din(din),
        .ena_array(ena_array),
        .enb_array(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized12
   (DOBDO,
    DOPBDOP,
    clk,
    ena_array,
    enb_array,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 );
  output [7:0]DOBDO;
  output [0:0]DOPBDOP;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input [8:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;

  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [7:0]DOBDO;
  wire [0:0]DOPBDOP;
  wire [11:0]Q;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;

  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized12 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .DOBDO(DOBDO),
        .DOPBDOP(DOPBDOP),
        .Q(Q),
        .clk(clk),
        .din(din),
        .ena_array(ena_array),
        .enb_array(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized12_91
   (DOBDO,
    DOPBDOP,
    clk,
    ena_array,
    enb_array,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 );
  output [7:0]DOBDO;
  output [0:0]DOPBDOP;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input [8:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;

  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [7:0]DOBDO;
  wire [0:0]DOPBDOP;
  wire [11:0]Q;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;

  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized12_106 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .DOBDO(DOBDO),
        .DOPBDOP(DOPBDOP),
        .Q(Q),
        .clk(clk),
        .din(din),
        .ena_array(ena_array),
        .enb_array(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized13
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    clk,
    ena_array,
    enb_array,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 );
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [8:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [11:0]Q;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;

  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized13 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .Q(Q),
        .clk(clk),
        .din(din),
        .ena_array(ena_array),
        .enb_array(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized13_92
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    clk,
    ena_array,
    enb_array,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 );
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [8:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [11:0]Q;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;

  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized13_105 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .Q(Q),
        .clk(clk),
        .din(din),
        .ena_array(ena_array),
        .enb_array(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized14
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    clk,
    ena_array,
    enb_array,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 );
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [8:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [11:0]Q;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;

  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized14 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .Q(Q),
        .clk(clk),
        .din(din),
        .ena_array(ena_array),
        .enb_array(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized14_93
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    clk,
    ena_array,
    enb_array,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 );
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [8:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [11:0]Q;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;

  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized14_104 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .Q(Q),
        .clk(clk),
        .din(din),
        .ena_array(ena_array),
        .enb_array(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized15
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    clk,
    ena_array,
    enb_array,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 );
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [8:0]din;
  input [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [11:0]Q;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;

  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized15 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .Q(Q),
        .clk(clk),
        .din(din),
        .ena_array(ena_array),
        .enb_array(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized15_94
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    clk,
    ena_array,
    enb_array,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 );
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [8:0]din;
  input [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [11:0]Q;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;

  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized15_103 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .Q(Q),
        .clk(clk),
        .din(din),
        .ena_array(ena_array),
        .enb_array(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized16
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    clk,
    ena_array,
    enb_array,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    din,
    WEA);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [8:0]din;
  input [0:0]WEA;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;

  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized16 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .Q(Q),
        .WEA(WEA),
        .clk(clk),
        .din(din),
        .ena_array(ena_array),
        .enb_array(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized16_95
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    clk,
    ena_array,
    enb_array,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    din,
    WEA);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [8:0]din;
  input [0:0]WEA;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;

  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized16_102 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .Q(Q),
        .WEA(WEA),
        .clk(clk),
        .din(din),
        .ena_array(ena_array),
        .enb_array(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized17
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    clk,
    ena_array,
    enb_array,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 );
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [8:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [11:0]Q;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;

  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized17 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .Q(Q),
        .clk(clk),
        .din(din),
        .ena_array(ena_array),
        .enb_array(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized17_96
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    clk,
    ena_array,
    enb_array,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 );
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [8:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [11:0]Q;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;

  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized17_101 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .Q(Q),
        .clk(clk),
        .din(din),
        .ena_array(ena_array),
        .enb_array(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized18
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    clk,
    ena_array,
    enb_array,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    din,
    WEA);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [8:0]din;
  input [0:0]WEA;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;

  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized18 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .Q(Q),
        .WEA(WEA),
        .clk(clk),
        .din(din),
        .ena_array(ena_array),
        .enb_array(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized18_97
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    clk,
    ena_array,
    enb_array,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    din,
    WEA);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [8:0]din;
  input [0:0]WEA;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;

  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized18_100 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .Q(Q),
        .WEA(WEA),
        .clk(clk),
        .din(din),
        .ena_array(ena_array),
        .enb_array(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized19
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    clk,
    ena_array,
    enb_array,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 );
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [8:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [11:0]Q;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;

  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized19 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .Q(Q),
        .clk(clk),
        .din(din),
        .ena_array(ena_array),
        .enb_array(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized19_98
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    clk,
    ena_array,
    enb_array,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 );
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [8:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [11:0]Q;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;

  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized19_99 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .Q(Q),
        .clk(clk),
        .din(din),
        .ena_array(ena_array),
        .enb_array(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized1_17
   (DOBDO,
    DOPBDOP,
    clk,
    ena_array,
    enb_array,
    srst,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    din,
    WEA);
  output [7:0]DOBDO;
  output [0:0]DOPBDOP;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input srst;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input [8:0]din;
  input [0:0]WEA;

  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [7:0]DOBDO;
  wire [0:0]DOPBDOP;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire srst;

  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized1_32 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .DOBDO(DOBDO),
        .DOPBDOP(DOPBDOP),
        .Q(Q),
        .WEA(WEA),
        .clk(clk),
        .din(din),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .srst(srst));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized2
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    clk,
    ena_array,
    enb_array,
    srst,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 );
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input srst;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [8:0]din;
  input [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [11:0]Q;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire srst;

  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized2 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .Q(Q),
        .clk(clk),
        .din(din),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .srst(srst));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized20
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    clk,
    ena_array,
    enb_array,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    din,
    WEA);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [8:0]din;
  input [1:0]WEA;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]Q;
  wire [1:0]WEA;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;

  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized20 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .Q(Q),
        .WEA(WEA),
        .clk(clk),
        .din(din),
        .ena_array(ena_array),
        .enb_array(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized20_85
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    clk,
    ena_array,
    enb_array,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    din,
    WEA);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [8:0]din;
  input [1:0]WEA;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]Q;
  wire [1:0]WEA;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;

  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized20_112 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .Q(Q),
        .WEA(WEA),
        .clk(clk),
        .din(din),
        .ena_array(ena_array),
        .enb_array(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized21
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    clk,
    ena_array,
    enb_array,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 );
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [8:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [11:0]Q;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;

  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized21 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .Q(Q),
        .clk(clk),
        .din(din),
        .ena_array(ena_array),
        .enb_array(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized21_86
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    clk,
    ena_array,
    enb_array,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 );
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [8:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [11:0]Q;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;

  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized21_111 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .Q(Q),
        .clk(clk),
        .din(din),
        .ena_array(ena_array),
        .enb_array(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized22
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    clk,
    ena_array,
    enb_array,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    din,
    WEA);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [8:0]din;
  input [0:0]WEA;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;

  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized22 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .Q(Q),
        .WEA(WEA),
        .clk(clk),
        .din(din),
        .ena_array(ena_array),
        .enb_array(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized22_87
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    clk,
    ena_array,
    enb_array,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    din,
    WEA);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [8:0]din;
  input [0:0]WEA;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;

  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized22_110 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .Q(Q),
        .WEA(WEA),
        .clk(clk),
        .din(din),
        .ena_array(ena_array),
        .enb_array(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized23
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    clk,
    ena_array,
    enb_array,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 );
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input [7:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]Q;
  wire clk;
  wire [7:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;

  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized23 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .Q(Q),
        .clk(clk),
        .din(din),
        .ena_array(ena_array),
        .enb_array(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized23_88
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    clk,
    ena_array,
    enb_array,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 );
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input [7:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]Q;
  wire clk;
  wire [7:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;

  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized23_109 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .Q(Q),
        .clk(clk),
        .din(din),
        .ena_array(ena_array),
        .enb_array(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized24
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    clk,
    ena_array,
    enb_array,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    din,
    WEA);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input [7:0]din;
  input [0:0]WEA;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire clk;
  wire [7:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;

  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized24 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .Q(Q),
        .WEA(WEA),
        .clk(clk),
        .din(din),
        .ena_array(ena_array),
        .enb_array(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized24_89
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    clk,
    ena_array,
    enb_array,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    din,
    WEA);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input [7:0]din;
  input [0:0]WEA;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire clk;
  wire [7:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;

  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized24_108 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .Q(Q),
        .WEA(WEA),
        .clk(clk),
        .din(din),
        .ena_array(ena_array),
        .enb_array(enb_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized2_18
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    clk,
    ena_array,
    enb_array,
    srst,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 );
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input srst;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [8:0]din;
  input [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [11:0]Q;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire srst;

  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized2_31 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .Q(Q),
        .clk(clk),
        .din(din),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .srst(srst));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized3
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    clk,
    ena_array,
    enb_array,
    srst,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    din,
    WEA);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input srst;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [8:0]din;
  input [0:0]WEA;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire srst;

  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized3 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .Q(Q),
        .WEA(WEA),
        .clk(clk),
        .din(din),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .srst(srst));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized3_19
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    clk,
    ena_array,
    enb_array,
    srst,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    din,
    WEA);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input srst;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [8:0]din;
  input [0:0]WEA;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire srst;

  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized3_30 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .Q(Q),
        .WEA(WEA),
        .clk(clk),
        .din(din),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .srst(srst));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized4
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    clk,
    ena_array,
    enb_array,
    srst,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 );
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input srst;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [8:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [11:0]Q;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire srst;

  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized4 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .Q(Q),
        .clk(clk),
        .din(din),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .srst(srst));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized4_20
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    clk,
    ena_array,
    enb_array,
    srst,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 );
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input srst;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [8:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [11:0]Q;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire srst;

  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized4_29 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .Q(Q),
        .clk(clk),
        .din(din),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .srst(srst));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized5
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    clk,
    ena_array,
    enb_array,
    srst,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    din,
    WEA);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input srst;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [8:0]din;
  input [1:0]WEA;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]Q;
  wire [1:0]WEA;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire srst;

  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized5 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .Q(Q),
        .WEA(WEA),
        .clk(clk),
        .din(din),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .srst(srst));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized5_21
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    clk,
    ena_array,
    enb_array,
    srst,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    din,
    WEA);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input srst;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [8:0]din;
  input [1:0]WEA;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]Q;
  wire [1:0]WEA;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire srst;

  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized5_28 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .Q(Q),
        .WEA(WEA),
        .clk(clk),
        .din(din),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .srst(srst));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized6
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    clk,
    ena_array,
    enb_array,
    srst,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 );
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input srst;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [8:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [11:0]Q;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire srst;

  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized6 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .Q(Q),
        .clk(clk),
        .din(din),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .srst(srst));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized6_22
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    clk,
    ena_array,
    enb_array,
    srst,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 );
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input srst;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [8:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [11:0]Q;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire srst;

  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized6_27 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .Q(Q),
        .clk(clk),
        .din(din),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .srst(srst));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized7
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    clk,
    ena_array,
    enb_array,
    srst,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    din,
    WEA);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input srst;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [8:0]din;
  input [0:0]WEA;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire srst;

  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized7 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .Q(Q),
        .WEA(WEA),
        .clk(clk),
        .din(din),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .srst(srst));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized7_23
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    clk,
    ena_array,
    enb_array,
    srst,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    din,
    WEA);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input srst;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [8:0]din;
  input [0:0]WEA;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire srst;

  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized7_26 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .Q(Q),
        .WEA(WEA),
        .clk(clk),
        .din(din),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .srst(srst));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized8
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    clk,
    ena_array,
    enb_array,
    srst,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 );
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input srst;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input [7:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]Q;
  wire clk;
  wire [7:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire srst;

  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized8 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .Q(Q),
        .clk(clk),
        .din(din),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .srst(srst));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized8_24
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    clk,
    ena_array,
    enb_array,
    srst,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 );
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input srst;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input [7:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]Q;
  wire clk;
  wire [7:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire srst;

  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized8_25 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .Q(Q),
        .clk(clk),
        .din(din),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .srst(srst));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized9
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    clk,
    ena_array,
    enb_array,
    srst,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    din,
    WEA);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input srst;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input [7:0]din;
  input [0:0]WEA;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire clk;
  wire [7:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire srst;

  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized9 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .Q(Q),
        .WEA(WEA),
        .clk(clk),
        .din(din),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .srst(srst));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_width__parameterized9_15
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    clk,
    ena_array,
    enb_array,
    srst,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    din,
    WEA);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input srst;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input [7:0]din;
  input [0:0]WEA;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire clk;
  wire [7:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire srst;

  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized9_34 \prim_noinit.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .Q(Q),
        .WEA(WEA),
        .clk(clk),
        .din(din),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .srst(srst));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper
   (D,
    clk,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    srst,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 );
  output [3:0]D;
  input clk;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input srst;
  input [12:0]Q;
  input [12:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [3:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;

  wire [3:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [12:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  wire [12:0]Q;
  wire clk;
  wire [3:0]din;
  wire srst;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:4]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:4],D}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .ENBWREN(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(srst),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper_35
   (D,
    clk,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    srst,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 );
  output [3:0]D;
  input clk;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input srst;
  input [12:0]Q;
  input [12:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [3:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;

  wire [3:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [12:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  wire [12:0]Q;
  wire clk;
  wire [3:0]din;
  wire srst;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:4]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:4],D}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .ENBWREN(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(srst),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized0
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    clk,
    ena_array,
    enb_array,
    srst,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 );
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input srst;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [8:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  wire [11:0]Q;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire srst;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,din[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(srst),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized0_33
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    clk,
    ena_array,
    enb_array,
    srst,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 );
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input srst;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [8:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  wire [11:0]Q;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire srst;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,din[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(srst),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized1
   (DOBDO,
    DOPBDOP,
    clk,
    ena_array,
    enb_array,
    srst,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    din,
    WEA);
  output [7:0]DOBDO;
  output [0:0]DOPBDOP;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input srst;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input [8:0]din;
  input [0:0]WEA;

  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [7:0]DOBDO;
  wire [0:0]DOPBDOP;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire srst;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,din[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],DOBDO}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],DOPBDOP}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(srst),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized10
   (D,
    clk,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 ,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_2 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_3 );
  output [1:0]D;
  input clk;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 ;
  input [12:0]Q;
  input [12:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_2 ;
  input [1:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_3 ;

  wire [1:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 ;
  wire [12:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_2 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_3 ;
  wire [12:0]Q;
  wire clk;
  wire [1:0]din;
  wire [15:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED ;
  wire [15:2]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram 
       (.ADDRARDADDR({Q,1'b0}),
        .ADDRBWRADDR({\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_2 ,1'b0}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED [15:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED [15:2],D}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ),
        .ENBWREN(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 ),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_3 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized10_113
   (D,
    clk,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 ,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_2 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_3 );
  output [1:0]D;
  input clk;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 ;
  input [12:0]Q;
  input [12:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_2 ;
  input [1:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_3 ;

  wire [1:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 ;
  wire [12:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_2 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_3 ;
  wire [12:0]Q;
  wire clk;
  wire [1:0]din;
  wire [15:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED ;
  wire [15:2]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram 
       (.ADDRARDADDR({Q,1'b0}),
        .ADDRBWRADDR({\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_2 ,1'b0}),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED [15:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED [15:2],D}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ),
        .ENBWREN(\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 ),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_3 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized11
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    clk,
    ena_array,
    enb_array,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 );
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [8:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  wire [11:0]Q;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,din[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized11_107
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    clk,
    ena_array,
    enb_array,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 );
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [8:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  wire [11:0]Q;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,din[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized12
   (DOBDO,
    DOPBDOP,
    clk,
    ena_array,
    enb_array,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 );
  output [7:0]DOBDO;
  output [0:0]DOPBDOP;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input [8:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;

  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [7:0]DOBDO;
  wire [0:0]DOPBDOP;
  wire [11:0]Q;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,din[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],DOBDO}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],DOPBDOP}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized12_106
   (DOBDO,
    DOPBDOP,
    clk,
    ena_array,
    enb_array,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 );
  output [7:0]DOBDO;
  output [0:0]DOPBDOP;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input [8:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;

  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [7:0]DOBDO;
  wire [0:0]DOPBDOP;
  wire [11:0]Q;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,din[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],DOBDO}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],DOPBDOP}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized13
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    clk,
    ena_array,
    enb_array,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 );
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [8:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  wire [11:0]Q;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,din[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized13_105
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    clk,
    ena_array,
    enb_array,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 );
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [8:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  wire [11:0]Q;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,din[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized14
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    clk,
    ena_array,
    enb_array,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 );
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [8:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  wire [11:0]Q;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,din[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized14_104
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    clk,
    ena_array,
    enb_array,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 );
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [8:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  wire [11:0]Q;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,din[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized15
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    clk,
    ena_array,
    enb_array,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 );
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [8:0]din;
  input [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  wire [11:0]Q;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,din[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized15_103
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    clk,
    ena_array,
    enb_array,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 );
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [8:0]din;
  input [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  wire [11:0]Q;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,din[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized16
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    clk,
    ena_array,
    enb_array,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    din,
    WEA);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [8:0]din;
  input [0:0]WEA;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,din[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized16_102
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    clk,
    ena_array,
    enb_array,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    din,
    WEA);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [8:0]din;
  input [0:0]WEA;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,din[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized17
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    clk,
    ena_array,
    enb_array,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 );
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [8:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  wire [11:0]Q;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,din[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized17_101
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    clk,
    ena_array,
    enb_array,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 );
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [8:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  wire [11:0]Q;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,din[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized18
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    clk,
    ena_array,
    enb_array,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    din,
    WEA);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [8:0]din;
  input [0:0]WEA;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,din[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized18_100
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    clk,
    ena_array,
    enb_array,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    din,
    WEA);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [8:0]din;
  input [0:0]WEA;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,din[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized19
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    clk,
    ena_array,
    enb_array,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 );
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [8:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  wire [11:0]Q;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,din[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized19_99
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    clk,
    ena_array,
    enb_array,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 );
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [8:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  wire [11:0]Q;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,din[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized1_32
   (DOBDO,
    DOPBDOP,
    clk,
    ena_array,
    enb_array,
    srst,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    din,
    WEA);
  output [7:0]DOBDO;
  output [0:0]DOPBDOP;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input srst;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input [8:0]din;
  input [0:0]WEA;

  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [7:0]DOBDO;
  wire [0:0]DOPBDOP;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire srst;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,din[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],DOBDO}),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],DOPBDOP}),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(srst),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized2
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    clk,
    ena_array,
    enb_array,
    srst,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 );
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input srst;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [8:0]din;
  input [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  wire [11:0]Q;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire srst;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,din[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(srst),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized20
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    clk,
    ena_array,
    enb_array,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    din,
    WEA);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [8:0]din;
  input [1:0]WEA;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [11:0]Q;
  wire [1:0]WEA;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,din[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({WEA[1],WEA,WEA[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized20_112
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    clk,
    ena_array,
    enb_array,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    din,
    WEA);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [8:0]din;
  input [1:0]WEA;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [11:0]Q;
  wire [1:0]WEA;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,din[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({WEA[1],WEA,WEA[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized21
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    clk,
    ena_array,
    enb_array,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 );
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [8:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  wire [11:0]Q;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,din[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized21_111
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    clk,
    ena_array,
    enb_array,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 );
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [8:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  wire [11:0]Q;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,din[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized22
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    clk,
    ena_array,
    enb_array,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    din,
    WEA);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [8:0]din;
  input [0:0]WEA;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,din[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized22_110
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    clk,
    ena_array,
    enb_array,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    din,
    WEA);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [8:0]din;
  input [0:0]WEA;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,din[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized23
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    clk,
    ena_array,
    enb_array,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 );
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [7:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75 ;
  wire [11:0]Q;
  wire clk;
  wire [7:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized23_109
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    clk,
    ena_array,
    enb_array,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 );
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [7:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75 ;
  wire [11:0]Q;
  wire clk;
  wire [7:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized24
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    clk,
    ena_array,
    enb_array,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    din,
    WEA);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [7:0]din;
  input [0:0]WEA;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75 ;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire clk;
  wire [7:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized24_108
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    clk,
    ena_array,
    enb_array,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    din,
    WEA);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [7:0]din;
  input [0:0]WEA;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75 ;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire clk;
  wire [7:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized2_31
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    clk,
    ena_array,
    enb_array,
    srst,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 );
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input srst;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [8:0]din;
  input [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  wire [11:0]Q;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire srst;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,din[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(srst),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 [0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized3
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    clk,
    ena_array,
    enb_array,
    srst,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    din,
    WEA);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input srst;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [8:0]din;
  input [0:0]WEA;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire srst;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,din[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(srst),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized3_30
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    clk,
    ena_array,
    enb_array,
    srst,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    din,
    WEA);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input srst;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [8:0]din;
  input [0:0]WEA;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire srst;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,din[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(srst),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized4
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    clk,
    ena_array,
    enb_array,
    srst,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 );
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input srst;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [8:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  wire [11:0]Q;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire srst;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,din[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(srst),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized4_29
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    clk,
    ena_array,
    enb_array,
    srst,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 );
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input srst;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [8:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  wire [11:0]Q;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire srst;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,din[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(srst),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized5
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    clk,
    ena_array,
    enb_array,
    srst,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    din,
    WEA);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input srst;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [8:0]din;
  input [1:0]WEA;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [11:0]Q;
  wire [1:0]WEA;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire srst;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,din[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(srst),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({WEA[1],WEA,WEA[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized5_28
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    clk,
    ena_array,
    enb_array,
    srst,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    din,
    WEA);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input srst;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [8:0]din;
  input [1:0]WEA;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [11:0]Q;
  wire [1:0]WEA;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire srst;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,din[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(srst),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({WEA[1],WEA,WEA[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized6
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    clk,
    ena_array,
    enb_array,
    srst,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 );
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input srst;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [8:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  wire [11:0]Q;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire srst;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,din[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(srst),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized6_27
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    clk,
    ena_array,
    enb_array,
    srst,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 );
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input srst;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [8:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  wire [11:0]Q;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire srst;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,din[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(srst),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized7
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    clk,
    ena_array,
    enb_array,
    srst,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    din,
    WEA);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input srst;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [8:0]din;
  input [0:0]WEA;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire srst;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,din[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(srst),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized7_26
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    clk,
    ena_array,
    enb_array,
    srst,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    din,
    WEA);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input srst;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [8:0]din;
  input [0:0]WEA;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire clk;
  wire [8:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire srst;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,din[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(srst),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized8
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    clk,
    ena_array,
    enb_array,
    srst,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 );
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input srst;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [7:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75 ;
  wire [11:0]Q;
  wire clk;
  wire [7:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire srst;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(srst),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized8_25
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    clk,
    ena_array,
    enb_array,
    srst,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 );
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input srst;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [7:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75 ;
  wire [11:0]Q;
  wire clk;
  wire [7:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire srst;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(srst),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized9
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    clk,
    ena_array,
    enb_array,
    srst,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    din,
    WEA);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input srst;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [7:0]din;
  input [0:0]WEA;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75 ;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire clk;
  wire [7:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire srst;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(srst),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_prim_wrapper__parameterized9_34
   (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    clk,
    ena_array,
    enb_array,
    srst,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    din,
    WEA);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input clk;
  input [0:0]ena_array;
  input [0:0]enb_array;
  input srst;
  input [11:0]Q;
  input [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [7:0]din;
  input [0:0]WEA;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [11:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75 ;
  wire [11:0]Q;
  wire [0:0]WEA;
  wire clk;
  wire [7:0]din;
  wire [0:0]ena_array;
  wire [0:0]enb_array;
  wire srst;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,din}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 }),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_75 }),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(enb_array),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(srst),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_top
   (D,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ,
    clk,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    srst,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    ena_array,
    enb_array,
    WEA,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 );
  output [47:0]D;
  output \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ;
  input clk;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input srst;
  input [12:0]Q;
  input [12:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [47:0]din;
  input [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [1:0]ena_array;
  input [1:0]enb_array;
  input [1:0]WEA;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  input \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ;

  wire [47:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [12:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  wire [12:0]Q;
  wire [1:0]WEA;
  wire clk;
  wire [47:0]din;
  wire [1:0]ena_array;
  wire [1:0]enb_array;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ;
  wire srst;

  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_generic_cstr \valid.cstr 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ),
        .Q(Q),
        .WEA(WEA),
        .clk(clk),
        .din(din),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .srst(srst));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_top_11
   (D,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ,
    clk,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    srst,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    ena_array,
    enb_array,
    WEA,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 );
  output [47:0]D;
  output \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ;
  input clk;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input srst;
  input [12:0]Q;
  input [12:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [47:0]din;
  input [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [1:0]ena_array;
  input [1:0]enb_array;
  input [1:0]WEA;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  input \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ;

  wire [47:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [12:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  wire [12:0]Q;
  wire [1:0]WEA;
  wire clk;
  wire [47:0]din;
  wire [1:0]ena_array;
  wire [1:0]enb_array;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ;
  wire srst;

  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_generic_cstr_12 \valid.cstr 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ),
        .Q(Q),
        .WEA(WEA),
        .clk(clk),
        .din(din),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .srst(srst));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_top__parameterized0
   (D,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ,
    clk,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    ena_array,
    enb_array,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    WEA,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 );
  output [63:0]D;
  output \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ;
  input clk;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ;
  input [12:0]Q;
  input [12:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 ;
  input [63:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input [1:0]ena_array;
  input [1:0]enb_array;
  input [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input [1:0]WEA;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ;

  wire [63:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ;
  wire [12:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [12:0]Q;
  wire [1:0]WEA;
  wire clk;
  wire [63:0]din;
  wire [1:0]ena_array;
  wire [1:0]enb_array;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ;

  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_generic_cstr__parameterized0 \valid.cstr 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .Q(Q),
        .WEA(WEA),
        .clk(clk),
        .din(din),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_top__parameterized0_81
   (D,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ,
    clk,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    ena_array,
    enb_array,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    WEA,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 );
  output [63:0]D;
  output \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ;
  input clk;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ;
  input [12:0]Q;
  input [12:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 ;
  input [63:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input [1:0]ena_array;
  input [1:0]enb_array;
  input [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input [1:0]WEA;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ;

  wire [63:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ;
  wire [12:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [12:0]Q;
  wire [1:0]WEA;
  wire clk;
  wire [63:0]din;
  wire [1:0]ena_array;
  wire [1:0]enb_array;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ;

  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_generic_cstr__parameterized0_82 \valid.cstr 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .Q(Q),
        .WEA(WEA),
        .clk(clk),
        .din(din),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_3" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_v8_4_3
   (D,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ,
    clk,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    srst,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    ena_array,
    enb_array,
    WEA,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 );
  output [47:0]D;
  output \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ;
  input clk;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input srst;
  input [12:0]Q;
  input [12:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [47:0]din;
  input [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [1:0]ena_array;
  input [1:0]enb_array;
  input [1:0]WEA;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  input \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ;

  wire [47:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [12:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  wire [12:0]Q;
  wire [1:0]WEA;
  wire clk;
  wire [47:0]din;
  wire [1:0]ena_array;
  wire [1:0]enb_array;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ;
  wire srst;

  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_v8_4_3_synth inst_blk_mem_gen
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ),
        .Q(Q),
        .WEA(WEA),
        .clk(clk),
        .din(din),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .srst(srst));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_3" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_v8_4_3_9
   (D,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ,
    clk,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    srst,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    ena_array,
    enb_array,
    WEA,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 );
  output [47:0]D;
  output \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ;
  input clk;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input srst;
  input [12:0]Q;
  input [12:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [47:0]din;
  input [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [1:0]ena_array;
  input [1:0]enb_array;
  input [1:0]WEA;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  input \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ;

  wire [47:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [12:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  wire [12:0]Q;
  wire [1:0]WEA;
  wire clk;
  wire [47:0]din;
  wire [1:0]ena_array;
  wire [1:0]enb_array;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ;
  wire srst;

  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_v8_4_3_synth_10 inst_blk_mem_gen
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ),
        .Q(Q),
        .WEA(WEA),
        .clk(clk),
        .din(din),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .srst(srst));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_3" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_v8_4_3__parameterized1
   (D,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ,
    clk,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    ena_array,
    enb_array,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    WEA,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 );
  output [63:0]D;
  output \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ;
  input clk;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ;
  input [12:0]Q;
  input [12:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 ;
  input [63:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input [1:0]ena_array;
  input [1:0]enb_array;
  input [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input [1:0]WEA;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ;

  wire [63:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ;
  wire [12:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [12:0]Q;
  wire [1:0]WEA;
  wire clk;
  wire [63:0]din;
  wire [1:0]ena_array;
  wire [1:0]enb_array;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ;

  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_v8_4_3_synth__parameterized0 inst_blk_mem_gen
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .Q(Q),
        .WEA(WEA),
        .clk(clk),
        .din(din),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_3" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_v8_4_3__parameterized1_79
   (D,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ,
    clk,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    ena_array,
    enb_array,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    WEA,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 );
  output [63:0]D;
  output \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ;
  input clk;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ;
  input [12:0]Q;
  input [12:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 ;
  input [63:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input [1:0]ena_array;
  input [1:0]enb_array;
  input [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input [1:0]WEA;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ;

  wire [63:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ;
  wire [12:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [12:0]Q;
  wire [1:0]WEA;
  wire clk;
  wire [63:0]din;
  wire [1:0]ena_array;
  wire [1:0]enb_array;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ;

  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_v8_4_3_synth__parameterized0_80 inst_blk_mem_gen
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .Q(Q),
        .WEA(WEA),
        .clk(clk),
        .din(din),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_3_synth" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_v8_4_3_synth
   (D,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ,
    clk,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    srst,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    ena_array,
    enb_array,
    WEA,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 );
  output [47:0]D;
  output \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ;
  input clk;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input srst;
  input [12:0]Q;
  input [12:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [47:0]din;
  input [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [1:0]ena_array;
  input [1:0]enb_array;
  input [1:0]WEA;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  input \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ;

  wire [47:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [12:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  wire [12:0]Q;
  wire [1:0]WEA;
  wire clk;
  wire [47:0]din;
  wire [1:0]ena_array;
  wire [1:0]enb_array;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ;
  wire srst;

  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_top \gnbram.gnativebmg.native_blk_mem_gen 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ),
        .Q(Q),
        .WEA(WEA),
        .clk(clk),
        .din(din),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .srst(srst));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_3_synth" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_v8_4_3_synth_10
   (D,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ,
    clk,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    srst,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    ena_array,
    enb_array,
    WEA,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 );
  output [47:0]D;
  output \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ;
  input clk;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input srst;
  input [12:0]Q;
  input [12:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [47:0]din;
  input [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [1:0]ena_array;
  input [1:0]enb_array;
  input [1:0]WEA;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  input \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ;

  wire [47:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [12:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  wire [12:0]Q;
  wire [1:0]WEA;
  wire clk;
  wire [47:0]din;
  wire [1:0]ena_array;
  wire [1:0]enb_array;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ;
  wire srst;

  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_top_11 \gnbram.gnativebmg.native_blk_mem_gen 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ),
        .Q(Q),
        .WEA(WEA),
        .clk(clk),
        .din(din),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ),
        .srst(srst));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_3_synth" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_v8_4_3_synth__parameterized0
   (D,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ,
    clk,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    ena_array,
    enb_array,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    WEA,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 );
  output [63:0]D;
  output \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ;
  input clk;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ;
  input [12:0]Q;
  input [12:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 ;
  input [63:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input [1:0]ena_array;
  input [1:0]enb_array;
  input [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input [1:0]WEA;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ;

  wire [63:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ;
  wire [12:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [12:0]Q;
  wire [1:0]WEA;
  wire clk;
  wire [63:0]din;
  wire [1:0]ena_array;
  wire [1:0]enb_array;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ;

  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_top__parameterized0 \gnbram.gnativebmg.native_blk_mem_gen 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .Q(Q),
        .WEA(WEA),
        .clk(clk),
        .din(din),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_3_synth" *) 
module effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_v8_4_3_synth__parameterized0_80
   (D,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ,
    clk,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    ena_array,
    enb_array,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    WEA,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 );
  output [63:0]D;
  output \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ;
  input clk;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ;
  input [12:0]Q;
  input [12:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 ;
  input [63:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input [1:0]ena_array;
  input [1:0]enb_array;
  input [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input [1:0]WEA;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ;

  wire [63:0]D;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ;
  wire [12:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [12:0]Q;
  wire [1:0]WEA;
  wire clk;
  wire [63:0]din;
  wire [1:0]ena_array;
  wire [1:0]enb_array;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ;

  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_top__parameterized0_81 \gnbram.gnativebmg.native_blk_mem_gen 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .Q(Q),
        .WEA(WEA),
        .clk(clk),
        .din(din),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "dc_ss_fwft" *) 
module effects_loop_audio_fifo2stream_v2_0_0_dc_ss_fwft
   (data_count,
    srst,
    cntr_en__0,
    O,
    clk,
    \count_reg[7] ,
    \count_reg[11] ,
    \count_reg[13] );
  output [13:0]data_count;
  input srst;
  input cntr_en__0;
  input [3:0]O;
  input clk;
  input [3:0]\count_reg[7] ;
  input [3:0]\count_reg[11] ;
  input [1:0]\count_reg[13] ;

  wire [3:0]O;
  wire clk;
  wire cntr_en__0;
  wire [3:0]\count_reg[11] ;
  wire [1:0]\count_reg[13] ;
  wire [3:0]\count_reg[7] ;
  wire [13:0]data_count;
  wire srst;

  effects_loop_audio_fifo2stream_v2_0_0_updn_cntr dc
       (.O(O),
        .clk(clk),
        .cntr_en__0(cntr_en__0),
        .\count_reg[11]_0 (\count_reg[11] ),
        .\count_reg[13]_0 (\count_reg[13] ),
        .\count_reg[7]_0 (\count_reg[7] ),
        .data_count(data_count),
        .srst(srst));
endmodule

(* ORIG_REF_NAME = "dc_ss_fwft" *) 
module effects_loop_audio_fifo2stream_v2_0_0_dc_ss_fwft_41
   (data_count,
    srst,
    cntr_en__0,
    O,
    clk,
    \count_reg[7] ,
    \count_reg[11] ,
    \count_reg[13] );
  output [13:0]data_count;
  input srst;
  input cntr_en__0;
  input [3:0]O;
  input clk;
  input [3:0]\count_reg[7] ;
  input [3:0]\count_reg[11] ;
  input [1:0]\count_reg[13] ;

  wire [3:0]O;
  wire clk;
  wire cntr_en__0;
  wire [3:0]\count_reg[11] ;
  wire [1:0]\count_reg[13] ;
  wire [3:0]\count_reg[7] ;
  wire [13:0]data_count;
  wire srst;

  effects_loop_audio_fifo2stream_v2_0_0_updn_cntr_48 dc
       (.O(O),
        .clk(clk),
        .cntr_en__0(cntr_en__0),
        .\count_reg[11]_0 (\count_reg[11] ),
        .\count_reg[13]_0 (\count_reg[13] ),
        .\count_reg[7]_0 (\count_reg[7] ),
        .data_count(data_count),
        .srst(srst));
endmodule

(* ORIG_REF_NAME = "dc_ss_fwft" *) 
module effects_loop_audio_fifo2stream_v2_0_0_dc_ss_fwft__parameterized0
   (data_count,
    cntr_en__0,
    O,
    clk,
    \count_reg[7] ,
    \count_reg[11] ,
    \count_reg[13] );
  output [13:0]data_count;
  input cntr_en__0;
  input [3:0]O;
  input clk;
  input [3:0]\count_reg[7] ;
  input [3:0]\count_reg[11] ;
  input [1:0]\count_reg[13] ;

  wire [3:0]O;
  wire clk;
  wire cntr_en__0;
  wire [3:0]\count_reg[11] ;
  wire [1:0]\count_reg[13] ;
  wire [3:0]\count_reg[7] ;
  wire [13:0]data_count;

  effects_loop_audio_fifo2stream_v2_0_0_updn_cntr__parameterized0 dc
       (.O(O),
        .clk(clk),
        .cntr_en__0(cntr_en__0),
        .\count_reg[11]_0 (\count_reg[11] ),
        .\count_reg[13]_0 (\count_reg[13] ),
        .\count_reg[7]_0 (\count_reg[7] ),
        .data_count(data_count));
endmodule

(* ORIG_REF_NAME = "dc_ss_fwft" *) 
module effects_loop_audio_fifo2stream_v2_0_0_dc_ss_fwft__parameterized0_118
   (data_count,
    cntr_en__0,
    O,
    clk,
    \count_reg[7] ,
    \count_reg[11] ,
    \count_reg[13] );
  output [13:0]data_count;
  input cntr_en__0;
  input [3:0]O;
  input clk;
  input [3:0]\count_reg[7] ;
  input [3:0]\count_reg[11] ;
  input [1:0]\count_reg[13] ;

  wire [3:0]O;
  wire clk;
  wire cntr_en__0;
  wire [3:0]\count_reg[11] ;
  wire [1:0]\count_reg[13] ;
  wire [3:0]\count_reg[7] ;
  wire [13:0]data_count;

  effects_loop_audio_fifo2stream_v2_0_0_updn_cntr__parameterized0_124 dc
       (.O(O),
        .clk(clk),
        .cntr_en__0(cntr_en__0),
        .\count_reg[11]_0 (\count_reg[11] ),
        .\count_reg[13]_0 (\count_reg[13] ),
        .\count_reg[7]_0 (\count_reg[7] ),
        .data_count(data_count));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_ramfifo
   (empty,
    VALID,
    full,
    dout,
    underflow,
    overflow,
    data_count,
    clk,
    srst,
    din,
    rd_en,
    wr_en);
  output empty;
  output VALID;
  output full;
  output [47:0]dout;
  output underflow;
  output overflow;
  output [13:0]data_count;
  input clk;
  input srst;
  input [47:0]din;
  input rd_en;
  input wr_en;

  wire VALID;
  wire clk;
  wire [13:0]data_count;
  wire [47:0]din;
  wire [47:0]dout;
  wire empty;
  wire full;
  wire [1:0]\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ena_array ;
  wire [1:0]\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array ;
  wire \gntv_or_sync_fifo.gl0.rd_n_47 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_48 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_0 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_32 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_33 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_34 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_35 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_36 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_37 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_38 ;
  wire \gr1.gdcf.dc/cntr_en__0 ;
  wire [6:6]\grss.rsts/c2/v1_reg ;
  wire [5:0]\gwss.wsts/c0/v1_reg ;
  wire [5:0]\gwss.wsts/c1/v1_reg ;
  wire overflow;
  wire [12:0]p_0_out;
  wire [12:0]p_11_out;
  wire [11:0]p_12_out;
  wire p_5_out;
  wire p_7_out;
  wire rd_en;
  wire [12:12]rd_pntr_plus1;
  wire sel_pipe;
  wire srst;
  wire underflow;
  wire wr_en;

  effects_loop_audio_fifo2stream_v2_0_0_rd_logic \gntv_or_sync_fifo.gl0.rd 
       (.D(rd_pntr_plus1),
        .E(p_5_out),
        .Q(p_0_out),
        .VALID(VALID),
        .clk(clk),
        .cntr_en__0(\gr1.gdcf.dc/cntr_en__0 ),
        .data_count(data_count),
        .empty(empty),
        .enb_array(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array ),
        .\gc0.count_d1_reg[12] (\gntv_or_sync_fifo.gl0.rd_n_48 ),
        .\gmux.gm[5].gms.ms (p_11_out[11:0]),
        .\gmux.gm[5].gms.ms_0 (p_12_out),
        .out(\gntv_or_sync_fifo.gl0.wr_n_0 ),
        .p_7_out(p_7_out),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gl0.rd_n_47 ),
        .ram_empty_i_reg(\gntv_or_sync_fifo.gl0.wr_n_33 ),
        .ram_empty_i_reg_0(\grss.rsts/c2/v1_reg ),
        .rd_en(rd_en),
        .sel_pipe(sel_pipe),
        .srst(srst),
        .underflow(underflow),
        .v1_reg(\gwss.wsts/c0/v1_reg ),
        .v1_reg_0(\gwss.wsts/c1/v1_reg ),
        .wr_en(wr_en));
  effects_loop_audio_fifo2stream_v2_0_0_wr_logic \gntv_or_sync_fifo.gl0.wr 
       (.D(p_12_out),
        .FIFOTX_WR_EN_reg(\gntv_or_sync_fifo.gl0.wr_n_32 ),
        .FIFOTX_WR_EN_reg_0({\gntv_or_sync_fifo.gl0.wr_n_36 ,\gntv_or_sync_fifo.gl0.wr_n_37 }),
        .FIFOTX_WR_EN_reg_1(\gntv_or_sync_fifo.gl0.wr_n_38 ),
        .Q(p_11_out),
        .VALID(VALID),
        .WEA({\gntv_or_sync_fifo.gl0.wr_n_34 ,\gntv_or_sync_fifo.gl0.wr_n_35 }),
        .clk(clk),
        .cntr_en__0(\gr1.gdcf.dc/cntr_en__0 ),
        .ena_array(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ena_array ),
        .full(full),
        .\gcc0.gc0.count_d1_reg[12] (\grss.rsts/c2/v1_reg ),
        .\gcc0.gc0.count_d1_reg[12]_0 (\gntv_or_sync_fifo.gl0.wr_n_33 ),
        .\gmux.gm[6].gms.ms (\gwss.wsts/c0/v1_reg ),
        .\gmux.gm[6].gms.ms_0 (\gwss.wsts/c1/v1_reg ),
        .\gmux.gm[6].gms.ms_1 (p_0_out[12]),
        .\gmux.gm[6].gms.ms_2 (rd_pntr_plus1),
        .out(\gntv_or_sync_fifo.gl0.wr_n_0 ),
        .overflow(overflow),
        .p_7_out(p_7_out),
        .rd_en(rd_en),
        .srst(srst),
        .wr_en(wr_en));
  effects_loop_audio_fifo2stream_v2_0_0_memory \gntv_or_sync_fifo.mem 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\gntv_or_sync_fifo.gl0.wr_n_32 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\gntv_or_sync_fifo.gl0.rd_n_47 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (p_0_out),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ({\gntv_or_sync_fifo.gl0.wr_n_36 ,\gntv_or_sync_fifo.gl0.wr_n_37 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 (\gntv_or_sync_fifo.gl0.wr_n_38 ),
        .E(p_5_out),
        .Q(p_11_out),
        .WEA({\gntv_or_sync_fifo.gl0.wr_n_34 ,\gntv_or_sync_fifo.gl0.wr_n_35 }),
        .clk(clk),
        .din(din),
        .dout(dout),
        .ena_array(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ena_array ),
        .enb_array(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array ),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] (\gntv_or_sync_fifo.gl0.rd_n_48 ),
        .sel_pipe(sel_pipe),
        .srst(srst));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_ramfifo_5
   (empty,
    VALID,
    full,
    dout,
    underflow,
    overflow,
    data_count,
    clk,
    srst,
    din,
    rd_en,
    wr_en);
  output empty;
  output VALID;
  output full;
  output [47:0]dout;
  output underflow;
  output overflow;
  output [13:0]data_count;
  input clk;
  input srst;
  input [47:0]din;
  input rd_en;
  input wr_en;

  wire VALID;
  wire clk;
  wire [13:0]data_count;
  wire [47:0]din;
  wire [47:0]dout;
  wire empty;
  wire full;
  wire [1:0]\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ena_array ;
  wire [1:0]\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array ;
  wire \gntv_or_sync_fifo.gl0.rd_n_47 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_48 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_0 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_32 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_33 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_34 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_35 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_36 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_37 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_38 ;
  wire \gr1.gdcf.dc/cntr_en__0 ;
  wire [6:6]\grss.rsts/c2/v1_reg ;
  wire [5:0]\gwss.wsts/c0/v1_reg ;
  wire [5:0]\gwss.wsts/c1/v1_reg ;
  wire overflow;
  wire [12:0]p_0_out;
  wire [12:0]p_11_out;
  wire [11:0]p_12_out;
  wire p_5_out;
  wire p_7_out;
  wire rd_en;
  wire [12:12]rd_pntr_plus1;
  wire sel_pipe;
  wire srst;
  wire underflow;
  wire wr_en;

  effects_loop_audio_fifo2stream_v2_0_0_rd_logic_6 \gntv_or_sync_fifo.gl0.rd 
       (.D(rd_pntr_plus1),
        .E(p_5_out),
        .Q(p_0_out),
        .VALID(VALID),
        .clk(clk),
        .cntr_en__0(\gr1.gdcf.dc/cntr_en__0 ),
        .data_count(data_count),
        .empty(empty),
        .enb_array(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array ),
        .\gc0.count_d1_reg[12] (\gntv_or_sync_fifo.gl0.rd_n_48 ),
        .\gmux.gm[5].gms.ms (p_11_out[11:0]),
        .\gmux.gm[5].gms.ms_0 (p_12_out),
        .out(\gntv_or_sync_fifo.gl0.wr_n_0 ),
        .p_7_out(p_7_out),
        .ram_empty_fb_i_reg(\gntv_or_sync_fifo.gl0.rd_n_47 ),
        .ram_empty_i_reg(\gntv_or_sync_fifo.gl0.wr_n_33 ),
        .ram_empty_i_reg_0(\grss.rsts/c2/v1_reg ),
        .rd_en(rd_en),
        .sel_pipe(sel_pipe),
        .srst(srst),
        .underflow(underflow),
        .v1_reg(\gwss.wsts/c0/v1_reg ),
        .v1_reg_0(\gwss.wsts/c1/v1_reg ),
        .wr_en(wr_en));
  effects_loop_audio_fifo2stream_v2_0_0_wr_logic_7 \gntv_or_sync_fifo.gl0.wr 
       (.D(p_12_out),
        .Q(p_11_out),
        .VALID(VALID),
        .WEA({\gntv_or_sync_fifo.gl0.wr_n_34 ,\gntv_or_sync_fifo.gl0.wr_n_35 }),
        .clk(clk),
        .cntr_en__0(\gr1.gdcf.dc/cntr_en__0 ),
        .ena_array(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ena_array ),
        .full(full),
        .\gcc0.gc0.count_d1_reg[12] (\grss.rsts/c2/v1_reg ),
        .\gcc0.gc0.count_d1_reg[12]_0 (\gntv_or_sync_fifo.gl0.wr_n_33 ),
        .\gmux.gm[6].gms.ms (\gwss.wsts/c0/v1_reg ),
        .\gmux.gm[6].gms.ms_0 (\gwss.wsts/c1/v1_reg ),
        .\gmux.gm[6].gms.ms_1 (p_0_out[12]),
        .\gmux.gm[6].gms.ms_2 (rd_pntr_plus1),
        .out(\gntv_or_sync_fifo.gl0.wr_n_0 ),
        .overflow(overflow),
        .p_7_out(p_7_out),
        .ram_full_fb_i_reg(\gntv_or_sync_fifo.gl0.wr_n_32 ),
        .ram_full_fb_i_reg_0({\gntv_or_sync_fifo.gl0.wr_n_36 ,\gntv_or_sync_fifo.gl0.wr_n_37 }),
        .ram_full_fb_i_reg_1(\gntv_or_sync_fifo.gl0.wr_n_38 ),
        .rd_en(rd_en),
        .srst(srst),
        .wr_en(wr_en));
  effects_loop_audio_fifo2stream_v2_0_0_memory_8 \gntv_or_sync_fifo.mem 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\gntv_or_sync_fifo.gl0.wr_n_32 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\gntv_or_sync_fifo.gl0.rd_n_47 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (p_0_out),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ({\gntv_or_sync_fifo.gl0.wr_n_36 ,\gntv_or_sync_fifo.gl0.wr_n_37 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 (\gntv_or_sync_fifo.gl0.wr_n_38 ),
        .E(p_5_out),
        .Q(p_11_out),
        .WEA({\gntv_or_sync_fifo.gl0.wr_n_34 ,\gntv_or_sync_fifo.gl0.wr_n_35 }),
        .clk(clk),
        .din(din),
        .dout(dout),
        .ena_array(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ena_array ),
        .enb_array(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array ),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] (\gntv_or_sync_fifo.gl0.rd_n_48 ),
        .sel_pipe(sel_pipe),
        .srst(srst));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_ramfifo__parameterized0
   (empty,
    VALID,
    full,
    dout,
    data_count,
    clk,
    din,
    rd_en,
    wr_en);
  output empty;
  output VALID;
  output full;
  output [63:0]dout;
  output [13:0]data_count;
  input clk;
  input [63:0]din;
  input rd_en;
  input wr_en;

  wire VALID;
  wire clk;
  wire [13:0]data_count;
  wire [63:0]din;
  wire [63:0]dout;
  wire empty;
  wire full;
  wire [1:0]\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ena_array ;
  wire [1:0]\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array ;
  wire \gntv_or_sync_fifo.gl0.rd_n_46 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_47 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_0 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_31 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_32 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_33 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_34 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_35 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_36 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_37 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_38 ;
  wire \gr1.gdcf.dc/cntr_en__0 ;
  wire [6:6]\grss.rsts/c2/v1_reg ;
  wire [5:0]\gwss.wsts/c0/v1_reg ;
  wire [5:0]\gwss.wsts/c1/v1_reg ;
  wire [12:0]p_0_out;
  wire [12:0]p_11_out;
  wire [11:0]p_12_out;
  wire p_5_out;
  wire p_7_out;
  wire rd_en;
  wire [12:12]rd_pntr_plus1;
  wire sel_pipe;
  wire wr_en;

  effects_loop_audio_fifo2stream_v2_0_0_rd_logic__parameterized0 \gntv_or_sync_fifo.gl0.rd 
       (.D(rd_pntr_plus1),
        .E(p_5_out),
        .Q(p_0_out),
        .VALID(VALID),
        .clk(clk),
        .cntr_en__0(\gr1.gdcf.dc/cntr_en__0 ),
        .data_count(data_count),
        .empty(empty),
        .enb_array(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array ),
        .\gc0.count_d1_reg[12] (\gntv_or_sync_fifo.gl0.rd_n_47 ),
        .\gmux.gm[5].gms.ms (p_11_out[11:0]),
        .\gmux.gm[5].gms.ms_0 (p_12_out),
        .\gpregsm1.curr_fwft_state_reg[0] (\gntv_or_sync_fifo.gl0.rd_n_46 ),
        .out(\gntv_or_sync_fifo.gl0.wr_n_0 ),
        .p_7_out(p_7_out),
        .ram_empty_i_reg(\gntv_or_sync_fifo.gl0.wr_n_32 ),
        .ram_empty_i_reg_0(\grss.rsts/c2/v1_reg ),
        .rd_en(rd_en),
        .sel_pipe(sel_pipe),
        .v1_reg(\gwss.wsts/c0/v1_reg ),
        .v1_reg_0(\gwss.wsts/c1/v1_reg ),
        .wr_en(wr_en));
  effects_loop_audio_fifo2stream_v2_0_0_wr_logic__parameterized0 \gntv_or_sync_fifo.gl0.wr 
       (.D(p_12_out),
        .Q(p_11_out),
        .VALID(VALID),
        .WEA({\gntv_or_sync_fifo.gl0.wr_n_33 ,\gntv_or_sync_fifo.gl0.wr_n_34 }),
        .clk(clk),
        .cntr_en__0(\gr1.gdcf.dc/cntr_en__0 ),
        .ena_array(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ena_array ),
        .full(full),
        .\gcc0.gc0.count_d1_reg[12] (\grss.rsts/c2/v1_reg ),
        .\gcc0.gc0.count_d1_reg[12]_0 (\gntv_or_sync_fifo.gl0.wr_n_32 ),
        .\gmux.gm[6].gms.ms (\gwss.wsts/c0/v1_reg ),
        .\gmux.gm[6].gms.ms_0 (\gwss.wsts/c1/v1_reg ),
        .\gmux.gm[6].gms.ms_1 (p_0_out[12]),
        .\gmux.gm[6].gms.ms_2 (rd_pntr_plus1),
        .out(\gntv_or_sync_fifo.gl0.wr_n_0 ),
        .p_7_out(p_7_out),
        .ram_full_fb_i_reg(\gntv_or_sync_fifo.gl0.wr_n_31 ),
        .ram_full_fb_i_reg_0(\gntv_or_sync_fifo.gl0.wr_n_35 ),
        .ram_full_fb_i_reg_1({\gntv_or_sync_fifo.gl0.wr_n_36 ,\gntv_or_sync_fifo.gl0.wr_n_37 }),
        .ram_full_fb_i_reg_2(\gntv_or_sync_fifo.gl0.wr_n_38 ),
        .rd_en(rd_en),
        .wr_en(wr_en));
  effects_loop_audio_fifo2stream_v2_0_0_memory__parameterized0 \gntv_or_sync_fifo.mem 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (\gntv_or_sync_fifo.gl0.wr_n_31 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 (\gntv_or_sync_fifo.gl0.rd_n_46 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 (p_0_out),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\gntv_or_sync_fifo.gl0.wr_n_35 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ({\gntv_or_sync_fifo.gl0.wr_n_36 ,\gntv_or_sync_fifo.gl0.wr_n_37 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\gntv_or_sync_fifo.gl0.wr_n_38 ),
        .E(p_5_out),
        .Q(p_11_out),
        .WEA({\gntv_or_sync_fifo.gl0.wr_n_33 ,\gntv_or_sync_fifo.gl0.wr_n_34 }),
        .clk(clk),
        .din(din),
        .dout(dout),
        .ena_array(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ena_array ),
        .enb_array(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array ),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] (\gntv_or_sync_fifo.gl0.rd_n_47 ),
        .sel_pipe(sel_pipe));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_ramfifo__parameterized0_75
   (empty,
    VALID,
    full,
    dout,
    data_count,
    clk,
    din,
    rd_en,
    wr_en);
  output empty;
  output VALID;
  output full;
  output [63:0]dout;
  output [13:0]data_count;
  input clk;
  input [63:0]din;
  input rd_en;
  input wr_en;

  wire VALID;
  wire clk;
  wire [13:0]data_count;
  wire [63:0]din;
  wire [63:0]dout;
  wire empty;
  wire full;
  wire [1:0]\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ena_array ;
  wire [1:0]\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array ;
  wire \gntv_or_sync_fifo.gl0.rd_n_46 ;
  wire \gntv_or_sync_fifo.gl0.rd_n_47 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_0 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_31 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_32 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_33 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_34 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_35 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_36 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_37 ;
  wire \gntv_or_sync_fifo.gl0.wr_n_38 ;
  wire \gr1.gdcf.dc/cntr_en__0 ;
  wire [6:6]\grss.rsts/c2/v1_reg ;
  wire [5:0]\gwss.wsts/c0/v1_reg ;
  wire [5:0]\gwss.wsts/c1/v1_reg ;
  wire [12:0]p_0_out;
  wire [12:0]p_11_out;
  wire [11:0]p_12_out;
  wire p_5_out;
  wire p_7_out;
  wire rd_en;
  wire [12:12]rd_pntr_plus1;
  wire sel_pipe;
  wire wr_en;

  effects_loop_audio_fifo2stream_v2_0_0_rd_logic__parameterized0_76 \gntv_or_sync_fifo.gl0.rd 
       (.D(rd_pntr_plus1),
        .E(p_5_out),
        .Q(p_0_out),
        .VALID(VALID),
        .clk(clk),
        .cntr_en__0(\gr1.gdcf.dc/cntr_en__0 ),
        .data_count(data_count),
        .empty(empty),
        .enb_array(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array ),
        .\gc0.count_d1_reg[12] (\gntv_or_sync_fifo.gl0.rd_n_47 ),
        .\gmux.gm[5].gms.ms (p_11_out[11:0]),
        .\gmux.gm[5].gms.ms_0 (p_12_out),
        .\gpregsm1.curr_fwft_state_reg[0] (\gntv_or_sync_fifo.gl0.rd_n_46 ),
        .out(\gntv_or_sync_fifo.gl0.wr_n_0 ),
        .p_7_out(p_7_out),
        .ram_empty_i_reg(\gntv_or_sync_fifo.gl0.wr_n_32 ),
        .ram_empty_i_reg_0(\grss.rsts/c2/v1_reg ),
        .rd_en(rd_en),
        .sel_pipe(sel_pipe),
        .v1_reg(\gwss.wsts/c0/v1_reg ),
        .v1_reg_0(\gwss.wsts/c1/v1_reg ),
        .wr_en(wr_en));
  effects_loop_audio_fifo2stream_v2_0_0_wr_logic__parameterized0_77 \gntv_or_sync_fifo.gl0.wr 
       (.D(p_12_out),
        .Q(p_11_out),
        .VALID(VALID),
        .WEA({\gntv_or_sync_fifo.gl0.wr_n_33 ,\gntv_or_sync_fifo.gl0.wr_n_34 }),
        .clk(clk),
        .cntr_en__0(\gr1.gdcf.dc/cntr_en__0 ),
        .ena_array(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ena_array ),
        .full(full),
        .\gcc0.gc0.count_d1_reg[12] (\grss.rsts/c2/v1_reg ),
        .\gcc0.gc0.count_d1_reg[12]_0 (\gntv_or_sync_fifo.gl0.wr_n_32 ),
        .\gmux.gm[6].gms.ms (\gwss.wsts/c0/v1_reg ),
        .\gmux.gm[6].gms.ms_0 (\gwss.wsts/c1/v1_reg ),
        .\gmux.gm[6].gms.ms_1 (p_0_out[12]),
        .\gmux.gm[6].gms.ms_2 (rd_pntr_plus1),
        .out(\gntv_or_sync_fifo.gl0.wr_n_0 ),
        .p_7_out(p_7_out),
        .rd_en(rd_en),
        .rx_l_r_float_wr_en_reg(\gntv_or_sync_fifo.gl0.wr_n_31 ),
        .rx_l_r_float_wr_en_reg_0(\gntv_or_sync_fifo.gl0.wr_n_35 ),
        .rx_l_r_float_wr_en_reg_1({\gntv_or_sync_fifo.gl0.wr_n_36 ,\gntv_or_sync_fifo.gl0.wr_n_37 }),
        .rx_l_r_float_wr_en_reg_2(\gntv_or_sync_fifo.gl0.wr_n_38 ),
        .wr_en(wr_en));
  effects_loop_audio_fifo2stream_v2_0_0_memory__parameterized0_78 \gntv_or_sync_fifo.mem 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (\gntv_or_sync_fifo.gl0.wr_n_31 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 (\gntv_or_sync_fifo.gl0.rd_n_46 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 (p_0_out),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\gntv_or_sync_fifo.gl0.wr_n_35 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ({\gntv_or_sync_fifo.gl0.wr_n_36 ,\gntv_or_sync_fifo.gl0.wr_n_37 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\gntv_or_sync_fifo.gl0.wr_n_38 ),
        .E(p_5_out),
        .Q(p_11_out),
        .WEA({\gntv_or_sync_fifo.gl0.wr_n_33 ,\gntv_or_sync_fifo.gl0.wr_n_34 }),
        .clk(clk),
        .din(din),
        .dout(dout),
        .ena_array(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ena_array ),
        .enb_array(\gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/enb_array ),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] (\gntv_or_sync_fifo.gl0.rd_n_47 ),
        .sel_pipe(sel_pipe));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_top
   (empty,
    VALID,
    full,
    dout,
    underflow,
    overflow,
    data_count,
    clk,
    srst,
    din,
    rd_en,
    wr_en);
  output empty;
  output VALID;
  output full;
  output [47:0]dout;
  output underflow;
  output overflow;
  output [13:0]data_count;
  input clk;
  input srst;
  input [47:0]din;
  input rd_en;
  input wr_en;

  wire VALID;
  wire clk;
  wire [13:0]data_count;
  wire [47:0]din;
  wire [47:0]dout;
  wire empty;
  wire full;
  wire overflow;
  wire rd_en;
  wire srst;
  wire underflow;
  wire wr_en;

  effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_ramfifo \grf.rf 
       (.VALID(VALID),
        .clk(clk),
        .data_count(data_count),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .overflow(overflow),
        .rd_en(rd_en),
        .srst(srst),
        .underflow(underflow),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_top_4
   (empty,
    VALID,
    full,
    dout,
    underflow,
    overflow,
    data_count,
    clk,
    srst,
    din,
    rd_en,
    wr_en);
  output empty;
  output VALID;
  output full;
  output [47:0]dout;
  output underflow;
  output overflow;
  output [13:0]data_count;
  input clk;
  input srst;
  input [47:0]din;
  input rd_en;
  input wr_en;

  wire VALID;
  wire clk;
  wire [13:0]data_count;
  wire [47:0]din;
  wire [47:0]dout;
  wire empty;
  wire full;
  wire overflow;
  wire rd_en;
  wire srst;
  wire underflow;
  wire wr_en;

  effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_ramfifo_5 \grf.rf 
       (.VALID(VALID),
        .clk(clk),
        .data_count(data_count),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .overflow(overflow),
        .rd_en(rd_en),
        .srst(srst),
        .underflow(underflow),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_top__parameterized0
   (empty,
    VALID,
    full,
    dout,
    data_count,
    clk,
    din,
    rd_en,
    wr_en);
  output empty;
  output VALID;
  output full;
  output [63:0]dout;
  output [13:0]data_count;
  input clk;
  input [63:0]din;
  input rd_en;
  input wr_en;

  wire VALID;
  wire clk;
  wire [13:0]data_count;
  wire [63:0]din;
  wire [63:0]dout;
  wire empty;
  wire full;
  wire rd_en;
  wire wr_en;

  effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_ramfifo__parameterized0 \grf.rf 
       (.VALID(VALID),
        .clk(clk),
        .data_count(data_count),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_en(rd_en),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_top__parameterized0_74
   (empty,
    VALID,
    full,
    dout,
    data_count,
    clk,
    din,
    rd_en,
    wr_en);
  output empty;
  output VALID;
  output full;
  output [63:0]dout;
  output [13:0]data_count;
  input clk;
  input [63:0]din;
  input rd_en;
  input wr_en;

  wire VALID;
  wire clk;
  wire [13:0]data_count;
  wire [63:0]din;
  wire [63:0]dout;
  wire empty;
  wire full;
  wire rd_en;
  wire wr_en;

  effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_ramfifo__parameterized0_75 \grf.rf 
       (.VALID(VALID),
        .clk(clk),
        .data_count(data_count),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_en(rd_en),
        .wr_en(wr_en));
endmodule

(* C_ADD_NGC_CONSTRAINT = "0" *) (* C_APPLICATION_TYPE_AXIS = "0" *) (* C_APPLICATION_TYPE_RACH = "0" *) 
(* C_APPLICATION_TYPE_RDCH = "0" *) (* C_APPLICATION_TYPE_WACH = "0" *) (* C_APPLICATION_TYPE_WDCH = "0" *) 
(* C_APPLICATION_TYPE_WRCH = "0" *) (* C_AXIS_TDATA_WIDTH = "8" *) (* C_AXIS_TDEST_WIDTH = "1" *) 
(* C_AXIS_TID_WIDTH = "1" *) (* C_AXIS_TKEEP_WIDTH = "1" *) (* C_AXIS_TSTRB_WIDTH = "1" *) 
(* C_AXIS_TUSER_WIDTH = "4" *) (* C_AXIS_TYPE = "0" *) (* C_AXI_ADDR_WIDTH = "32" *) 
(* C_AXI_ARUSER_WIDTH = "1" *) (* C_AXI_AWUSER_WIDTH = "1" *) (* C_AXI_BUSER_WIDTH = "1" *) 
(* C_AXI_DATA_WIDTH = "64" *) (* C_AXI_ID_WIDTH = "1" *) (* C_AXI_LEN_WIDTH = "8" *) 
(* C_AXI_LOCK_WIDTH = "1" *) (* C_AXI_RUSER_WIDTH = "1" *) (* C_AXI_TYPE = "1" *) 
(* C_AXI_WUSER_WIDTH = "1" *) (* C_COMMON_CLOCK = "1" *) (* C_COUNT_TYPE = "0" *) 
(* C_DATA_COUNT_WIDTH = "14" *) (* C_DEFAULT_VALUE = "BlankString" *) (* C_DIN_WIDTH = "48" *) 
(* C_DIN_WIDTH_AXIS = "1" *) (* C_DIN_WIDTH_RACH = "32" *) (* C_DIN_WIDTH_RDCH = "64" *) 
(* C_DIN_WIDTH_WACH = "1" *) (* C_DIN_WIDTH_WDCH = "64" *) (* C_DIN_WIDTH_WRCH = "2" *) 
(* C_DOUT_RST_VAL = "0" *) (* C_DOUT_WIDTH = "48" *) (* C_ENABLE_RLOCS = "0" *) 
(* C_ENABLE_RST_SYNC = "1" *) (* C_EN_SAFETY_CKT = "0" *) (* C_ERROR_INJECTION_TYPE = "0" *) 
(* C_ERROR_INJECTION_TYPE_AXIS = "0" *) (* C_ERROR_INJECTION_TYPE_RACH = "0" *) (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
(* C_ERROR_INJECTION_TYPE_WACH = "0" *) (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
(* C_FAMILY = "zynq" *) (* C_FULL_FLAGS_RST_VAL = "0" *) (* C_HAS_ALMOST_EMPTY = "0" *) 
(* C_HAS_ALMOST_FULL = "0" *) (* C_HAS_AXIS_TDATA = "1" *) (* C_HAS_AXIS_TDEST = "0" *) 
(* C_HAS_AXIS_TID = "0" *) (* C_HAS_AXIS_TKEEP = "0" *) (* C_HAS_AXIS_TLAST = "0" *) 
(* C_HAS_AXIS_TREADY = "1" *) (* C_HAS_AXIS_TSTRB = "0" *) (* C_HAS_AXIS_TUSER = "1" *) 
(* C_HAS_AXI_ARUSER = "0" *) (* C_HAS_AXI_AWUSER = "0" *) (* C_HAS_AXI_BUSER = "0" *) 
(* C_HAS_AXI_ID = "0" *) (* C_HAS_AXI_RD_CHANNEL = "1" *) (* C_HAS_AXI_RUSER = "0" *) 
(* C_HAS_AXI_WR_CHANNEL = "1" *) (* C_HAS_AXI_WUSER = "0" *) (* C_HAS_BACKUP = "0" *) 
(* C_HAS_DATA_COUNT = "1" *) (* C_HAS_DATA_COUNTS_AXIS = "0" *) (* C_HAS_DATA_COUNTS_RACH = "0" *) 
(* C_HAS_DATA_COUNTS_RDCH = "0" *) (* C_HAS_DATA_COUNTS_WACH = "0" *) (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
(* C_HAS_DATA_COUNTS_WRCH = "0" *) (* C_HAS_INT_CLK = "0" *) (* C_HAS_MASTER_CE = "0" *) 
(* C_HAS_MEMINIT_FILE = "0" *) (* C_HAS_OVERFLOW = "1" *) (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
(* C_HAS_PROG_FLAGS_RACH = "0" *) (* C_HAS_PROG_FLAGS_RDCH = "0" *) (* C_HAS_PROG_FLAGS_WACH = "0" *) 
(* C_HAS_PROG_FLAGS_WDCH = "0" *) (* C_HAS_PROG_FLAGS_WRCH = "0" *) (* C_HAS_RD_DATA_COUNT = "0" *) 
(* C_HAS_RD_RST = "0" *) (* C_HAS_RST = "0" *) (* C_HAS_SLAVE_CE = "0" *) 
(* C_HAS_SRST = "1" *) (* C_HAS_UNDERFLOW = "1" *) (* C_HAS_VALID = "1" *) 
(* C_HAS_WR_ACK = "0" *) (* C_HAS_WR_DATA_COUNT = "0" *) (* C_HAS_WR_RST = "0" *) 
(* C_IMPLEMENTATION_TYPE = "0" *) (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
(* C_IMPLEMENTATION_TYPE_RDCH = "1" *) (* C_IMPLEMENTATION_TYPE_WACH = "1" *) (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
(* C_IMPLEMENTATION_TYPE_WRCH = "1" *) (* C_INIT_WR_PNTR_VAL = "0" *) (* C_INTERFACE_TYPE = "0" *) 
(* C_MEMORY_TYPE = "1" *) (* C_MIF_FILE_NAME = "BlankString" *) (* C_MSGON_VAL = "1" *) 
(* C_OPTIMIZATION_MODE = "0" *) (* C_OVERFLOW_LOW = "0" *) (* C_POWER_SAVING_MODE = "0" *) 
(* C_PRELOAD_LATENCY = "0" *) (* C_PRELOAD_REGS = "1" *) (* C_PRIM_FIFO_TYPE = "8kx4" *) 
(* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) 
(* C_PRIM_FIFO_TYPE_WACH = "512x36" *) (* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL = "4" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "5" *) (* C_PROG_EMPTY_TYPE = "0" *) 
(* C_PROG_EMPTY_TYPE_AXIS = "0" *) (* C_PROG_EMPTY_TYPE_RACH = "0" *) (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
(* C_PROG_EMPTY_TYPE_WACH = "0" *) (* C_PROG_EMPTY_TYPE_WDCH = "0" *) (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL = "8191" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) (* C_PROG_FULL_THRESH_NEGATE_VAL = "8190" *) (* C_PROG_FULL_TYPE = "0" *) 
(* C_PROG_FULL_TYPE_AXIS = "0" *) (* C_PROG_FULL_TYPE_RACH = "0" *) (* C_PROG_FULL_TYPE_RDCH = "0" *) 
(* C_PROG_FULL_TYPE_WACH = "0" *) (* C_PROG_FULL_TYPE_WDCH = "0" *) (* C_PROG_FULL_TYPE_WRCH = "0" *) 
(* C_RACH_TYPE = "0" *) (* C_RDCH_TYPE = "0" *) (* C_RD_DATA_COUNT_WIDTH = "14" *) 
(* C_RD_DEPTH = "8192" *) (* C_RD_FREQ = "1" *) (* C_RD_PNTR_WIDTH = "13" *) 
(* C_REG_SLICE_MODE_AXIS = "0" *) (* C_REG_SLICE_MODE_RACH = "0" *) (* C_REG_SLICE_MODE_RDCH = "0" *) 
(* C_REG_SLICE_MODE_WACH = "0" *) (* C_REG_SLICE_MODE_WDCH = "0" *) (* C_REG_SLICE_MODE_WRCH = "0" *) 
(* C_SELECT_XPM = "0" *) (* C_SYNCHRONIZER_STAGE = "2" *) (* C_UNDERFLOW_LOW = "0" *) 
(* C_USE_COMMON_OVERFLOW = "0" *) (* C_USE_COMMON_UNDERFLOW = "0" *) (* C_USE_DEFAULT_SETTINGS = "0" *) 
(* C_USE_DOUT_RST = "1" *) (* C_USE_ECC = "0" *) (* C_USE_ECC_AXIS = "0" *) 
(* C_USE_ECC_RACH = "0" *) (* C_USE_ECC_RDCH = "0" *) (* C_USE_ECC_WACH = "0" *) 
(* C_USE_ECC_WDCH = "0" *) (* C_USE_ECC_WRCH = "0" *) (* C_USE_EMBEDDED_REG = "0" *) 
(* C_USE_FIFO16_FLAGS = "0" *) (* C_USE_FWFT_DATA_COUNT = "1" *) (* C_USE_PIPELINE_REG = "0" *) 
(* C_VALID_LOW = "0" *) (* C_WACH_TYPE = "0" *) (* C_WDCH_TYPE = "0" *) 
(* C_WRCH_TYPE = "0" *) (* C_WR_ACK_LOW = "0" *) (* C_WR_DATA_COUNT_WIDTH = "14" *) 
(* C_WR_DEPTH = "8192" *) (* C_WR_DEPTH_AXIS = "1024" *) (* C_WR_DEPTH_RACH = "16" *) 
(* C_WR_DEPTH_RDCH = "1024" *) (* C_WR_DEPTH_WACH = "16" *) (* C_WR_DEPTH_WDCH = "1024" *) 
(* C_WR_DEPTH_WRCH = "16" *) (* C_WR_FREQ = "1" *) (* C_WR_PNTR_WIDTH = "13" *) 
(* C_WR_PNTR_WIDTH_AXIS = "10" *) (* C_WR_PNTR_WIDTH_RACH = "4" *) (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
(* C_WR_PNTR_WIDTH_WACH = "4" *) (* C_WR_PNTR_WIDTH_WDCH = "10" *) (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
(* C_WR_RESPONSE_LATENCY = "1" *) (* ORIG_REF_NAME = "fifo_generator_v13_2_4" *) 
module effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4
   (backup,
    backup_marker,
    clk,
    rst,
    srst,
    wr_clk,
    wr_rst,
    rd_clk,
    rd_rst,
    din,
    wr_en,
    rd_en,
    prog_empty_thresh,
    prog_empty_thresh_assert,
    prog_empty_thresh_negate,
    prog_full_thresh,
    prog_full_thresh_assert,
    prog_full_thresh_negate,
    int_clk,
    injectdbiterr,
    injectsbiterr,
    sleep,
    dout,
    full,
    almost_full,
    wr_ack,
    overflow,
    empty,
    almost_empty,
    valid,
    underflow,
    data_count,
    rd_data_count,
    wr_data_count,
    prog_full,
    prog_empty,
    sbiterr,
    dbiterr,
    wr_rst_busy,
    rd_rst_busy,
    m_aclk,
    s_aclk,
    s_aresetn,
    m_aclk_en,
    s_aclk_en,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awlock,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awqos,
    s_axi_awregion,
    s_axi_awuser,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wid,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wuser,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_buser,
    s_axi_bvalid,
    s_axi_bready,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awqos,
    m_axi_awregion,
    m_axi_awuser,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wid,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wuser,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bid,
    m_axi_bresp,
    m_axi_buser,
    m_axi_bvalid,
    m_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arlock,
    s_axi_arcache,
    s_axi_arprot,
    s_axi_arqos,
    s_axi_arregion,
    s_axi_aruser,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_ruser,
    s_axi_rvalid,
    s_axi_rready,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arqos,
    m_axi_arregion,
    m_axi_aruser,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_ruser,
    m_axi_rvalid,
    m_axi_rready,
    s_axis_tvalid,
    s_axis_tready,
    s_axis_tdata,
    s_axis_tstrb,
    s_axis_tkeep,
    s_axis_tlast,
    s_axis_tid,
    s_axis_tdest,
    s_axis_tuser,
    m_axis_tvalid,
    m_axis_tready,
    m_axis_tdata,
    m_axis_tstrb,
    m_axis_tkeep,
    m_axis_tlast,
    m_axis_tid,
    m_axis_tdest,
    m_axis_tuser,
    axi_aw_injectsbiterr,
    axi_aw_injectdbiterr,
    axi_aw_prog_full_thresh,
    axi_aw_prog_empty_thresh,
    axi_aw_data_count,
    axi_aw_wr_data_count,
    axi_aw_rd_data_count,
    axi_aw_sbiterr,
    axi_aw_dbiterr,
    axi_aw_overflow,
    axi_aw_underflow,
    axi_aw_prog_full,
    axi_aw_prog_empty,
    axi_w_injectsbiterr,
    axi_w_injectdbiterr,
    axi_w_prog_full_thresh,
    axi_w_prog_empty_thresh,
    axi_w_data_count,
    axi_w_wr_data_count,
    axi_w_rd_data_count,
    axi_w_sbiterr,
    axi_w_dbiterr,
    axi_w_overflow,
    axi_w_underflow,
    axi_w_prog_full,
    axi_w_prog_empty,
    axi_b_injectsbiterr,
    axi_b_injectdbiterr,
    axi_b_prog_full_thresh,
    axi_b_prog_empty_thresh,
    axi_b_data_count,
    axi_b_wr_data_count,
    axi_b_rd_data_count,
    axi_b_sbiterr,
    axi_b_dbiterr,
    axi_b_overflow,
    axi_b_underflow,
    axi_b_prog_full,
    axi_b_prog_empty,
    axi_ar_injectsbiterr,
    axi_ar_injectdbiterr,
    axi_ar_prog_full_thresh,
    axi_ar_prog_empty_thresh,
    axi_ar_data_count,
    axi_ar_wr_data_count,
    axi_ar_rd_data_count,
    axi_ar_sbiterr,
    axi_ar_dbiterr,
    axi_ar_overflow,
    axi_ar_underflow,
    axi_ar_prog_full,
    axi_ar_prog_empty,
    axi_r_injectsbiterr,
    axi_r_injectdbiterr,
    axi_r_prog_full_thresh,
    axi_r_prog_empty_thresh,
    axi_r_data_count,
    axi_r_wr_data_count,
    axi_r_rd_data_count,
    axi_r_sbiterr,
    axi_r_dbiterr,
    axi_r_overflow,
    axi_r_underflow,
    axi_r_prog_full,
    axi_r_prog_empty,
    axis_injectsbiterr,
    axis_injectdbiterr,
    axis_prog_full_thresh,
    axis_prog_empty_thresh,
    axis_data_count,
    axis_wr_data_count,
    axis_rd_data_count,
    axis_sbiterr,
    axis_dbiterr,
    axis_overflow,
    axis_underflow,
    axis_prog_full,
    axis_prog_empty);
  input backup;
  input backup_marker;
  input clk;
  input rst;
  input srst;
  input wr_clk;
  input wr_rst;
  input rd_clk;
  input rd_rst;
  input [47:0]din;
  input wr_en;
  input rd_en;
  input [12:0]prog_empty_thresh;
  input [12:0]prog_empty_thresh_assert;
  input [12:0]prog_empty_thresh_negate;
  input [12:0]prog_full_thresh;
  input [12:0]prog_full_thresh_assert;
  input [12:0]prog_full_thresh_negate;
  input int_clk;
  input injectdbiterr;
  input injectsbiterr;
  input sleep;
  output [47:0]dout;
  output full;
  output almost_full;
  output wr_ack;
  output overflow;
  output empty;
  output almost_empty;
  output valid;
  output underflow;
  output [13:0]data_count;
  output [13:0]rd_data_count;
  output [13:0]wr_data_count;
  output prog_full;
  output prog_empty;
  output sbiterr;
  output dbiterr;
  output wr_rst_busy;
  output rd_rst_busy;
  input m_aclk;
  input s_aclk;
  input s_aresetn;
  input m_aclk_en;
  input s_aclk_en;
  input [0:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input [0:0]s_axi_awlock;
  input [3:0]s_axi_awcache;
  input [2:0]s_axi_awprot;
  input [3:0]s_axi_awqos;
  input [3:0]s_axi_awregion;
  input [0:0]s_axi_awuser;
  input s_axi_awvalid;
  output s_axi_awready;
  input [0:0]s_axi_wid;
  input [63:0]s_axi_wdata;
  input [7:0]s_axi_wstrb;
  input s_axi_wlast;
  input [0:0]s_axi_wuser;
  input s_axi_wvalid;
  output s_axi_wready;
  output [0:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output [0:0]s_axi_buser;
  output s_axi_bvalid;
  input s_axi_bready;
  output [0:0]m_axi_awid;
  output [31:0]m_axi_awaddr;
  output [7:0]m_axi_awlen;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  output [0:0]m_axi_awlock;
  output [3:0]m_axi_awcache;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awqos;
  output [3:0]m_axi_awregion;
  output [0:0]m_axi_awuser;
  output m_axi_awvalid;
  input m_axi_awready;
  output [0:0]m_axi_wid;
  output [63:0]m_axi_wdata;
  output [7:0]m_axi_wstrb;
  output m_axi_wlast;
  output [0:0]m_axi_wuser;
  output m_axi_wvalid;
  input m_axi_wready;
  input [0:0]m_axi_bid;
  input [1:0]m_axi_bresp;
  input [0:0]m_axi_buser;
  input m_axi_bvalid;
  output m_axi_bready;
  input [0:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input [0:0]s_axi_arlock;
  input [3:0]s_axi_arcache;
  input [2:0]s_axi_arprot;
  input [3:0]s_axi_arqos;
  input [3:0]s_axi_arregion;
  input [0:0]s_axi_aruser;
  input s_axi_arvalid;
  output s_axi_arready;
  output [0:0]s_axi_rid;
  output [63:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output [0:0]s_axi_ruser;
  output s_axi_rvalid;
  input s_axi_rready;
  output [0:0]m_axi_arid;
  output [31:0]m_axi_araddr;
  output [7:0]m_axi_arlen;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  output [0:0]m_axi_arlock;
  output [3:0]m_axi_arcache;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arqos;
  output [3:0]m_axi_arregion;
  output [0:0]m_axi_aruser;
  output m_axi_arvalid;
  input m_axi_arready;
  input [0:0]m_axi_rid;
  input [63:0]m_axi_rdata;
  input [1:0]m_axi_rresp;
  input m_axi_rlast;
  input [0:0]m_axi_ruser;
  input m_axi_rvalid;
  output m_axi_rready;
  input s_axis_tvalid;
  output s_axis_tready;
  input [7:0]s_axis_tdata;
  input [0:0]s_axis_tstrb;
  input [0:0]s_axis_tkeep;
  input s_axis_tlast;
  input [0:0]s_axis_tid;
  input [0:0]s_axis_tdest;
  input [3:0]s_axis_tuser;
  output m_axis_tvalid;
  input m_axis_tready;
  output [7:0]m_axis_tdata;
  output [0:0]m_axis_tstrb;
  output [0:0]m_axis_tkeep;
  output m_axis_tlast;
  output [0:0]m_axis_tid;
  output [0:0]m_axis_tdest;
  output [3:0]m_axis_tuser;
  input axi_aw_injectsbiterr;
  input axi_aw_injectdbiterr;
  input [3:0]axi_aw_prog_full_thresh;
  input [3:0]axi_aw_prog_empty_thresh;
  output [4:0]axi_aw_data_count;
  output [4:0]axi_aw_wr_data_count;
  output [4:0]axi_aw_rd_data_count;
  output axi_aw_sbiterr;
  output axi_aw_dbiterr;
  output axi_aw_overflow;
  output axi_aw_underflow;
  output axi_aw_prog_full;
  output axi_aw_prog_empty;
  input axi_w_injectsbiterr;
  input axi_w_injectdbiterr;
  input [9:0]axi_w_prog_full_thresh;
  input [9:0]axi_w_prog_empty_thresh;
  output [10:0]axi_w_data_count;
  output [10:0]axi_w_wr_data_count;
  output [10:0]axi_w_rd_data_count;
  output axi_w_sbiterr;
  output axi_w_dbiterr;
  output axi_w_overflow;
  output axi_w_underflow;
  output axi_w_prog_full;
  output axi_w_prog_empty;
  input axi_b_injectsbiterr;
  input axi_b_injectdbiterr;
  input [3:0]axi_b_prog_full_thresh;
  input [3:0]axi_b_prog_empty_thresh;
  output [4:0]axi_b_data_count;
  output [4:0]axi_b_wr_data_count;
  output [4:0]axi_b_rd_data_count;
  output axi_b_sbiterr;
  output axi_b_dbiterr;
  output axi_b_overflow;
  output axi_b_underflow;
  output axi_b_prog_full;
  output axi_b_prog_empty;
  input axi_ar_injectsbiterr;
  input axi_ar_injectdbiterr;
  input [3:0]axi_ar_prog_full_thresh;
  input [3:0]axi_ar_prog_empty_thresh;
  output [4:0]axi_ar_data_count;
  output [4:0]axi_ar_wr_data_count;
  output [4:0]axi_ar_rd_data_count;
  output axi_ar_sbiterr;
  output axi_ar_dbiterr;
  output axi_ar_overflow;
  output axi_ar_underflow;
  output axi_ar_prog_full;
  output axi_ar_prog_empty;
  input axi_r_injectsbiterr;
  input axi_r_injectdbiterr;
  input [9:0]axi_r_prog_full_thresh;
  input [9:0]axi_r_prog_empty_thresh;
  output [10:0]axi_r_data_count;
  output [10:0]axi_r_wr_data_count;
  output [10:0]axi_r_rd_data_count;
  output axi_r_sbiterr;
  output axi_r_dbiterr;
  output axi_r_overflow;
  output axi_r_underflow;
  output axi_r_prog_full;
  output axi_r_prog_empty;
  input axis_injectsbiterr;
  input axis_injectdbiterr;
  input [9:0]axis_prog_full_thresh;
  input [9:0]axis_prog_empty_thresh;
  output [10:0]axis_data_count;
  output [10:0]axis_wr_data_count;
  output [10:0]axis_rd_data_count;
  output axis_sbiterr;
  output axis_dbiterr;
  output axis_overflow;
  output axis_underflow;
  output axis_prog_full;
  output axis_prog_empty;

  wire \<const0> ;
  wire \<const1> ;
  wire clk;
  wire [13:0]data_count;
  wire [47:0]din;
  wire [47:0]dout;
  wire empty;
  wire full;
  wire overflow;
  wire rd_en;
  wire srst;
  wire underflow;
  wire valid;
  wire wr_en;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign axi_ar_data_count[4] = \<const0> ;
  assign axi_ar_data_count[3] = \<const0> ;
  assign axi_ar_data_count[2] = \<const0> ;
  assign axi_ar_data_count[1] = \<const0> ;
  assign axi_ar_data_count[0] = \<const0> ;
  assign axi_ar_dbiterr = \<const0> ;
  assign axi_ar_overflow = \<const0> ;
  assign axi_ar_prog_empty = \<const1> ;
  assign axi_ar_prog_full = \<const0> ;
  assign axi_ar_rd_data_count[4] = \<const0> ;
  assign axi_ar_rd_data_count[3] = \<const0> ;
  assign axi_ar_rd_data_count[2] = \<const0> ;
  assign axi_ar_rd_data_count[1] = \<const0> ;
  assign axi_ar_rd_data_count[0] = \<const0> ;
  assign axi_ar_sbiterr = \<const0> ;
  assign axi_ar_underflow = \<const0> ;
  assign axi_ar_wr_data_count[4] = \<const0> ;
  assign axi_ar_wr_data_count[3] = \<const0> ;
  assign axi_ar_wr_data_count[2] = \<const0> ;
  assign axi_ar_wr_data_count[1] = \<const0> ;
  assign axi_ar_wr_data_count[0] = \<const0> ;
  assign axi_aw_data_count[4] = \<const0> ;
  assign axi_aw_data_count[3] = \<const0> ;
  assign axi_aw_data_count[2] = \<const0> ;
  assign axi_aw_data_count[1] = \<const0> ;
  assign axi_aw_data_count[0] = \<const0> ;
  assign axi_aw_dbiterr = \<const0> ;
  assign axi_aw_overflow = \<const0> ;
  assign axi_aw_prog_empty = \<const1> ;
  assign axi_aw_prog_full = \<const0> ;
  assign axi_aw_rd_data_count[4] = \<const0> ;
  assign axi_aw_rd_data_count[3] = \<const0> ;
  assign axi_aw_rd_data_count[2] = \<const0> ;
  assign axi_aw_rd_data_count[1] = \<const0> ;
  assign axi_aw_rd_data_count[0] = \<const0> ;
  assign axi_aw_sbiterr = \<const0> ;
  assign axi_aw_underflow = \<const0> ;
  assign axi_aw_wr_data_count[4] = \<const0> ;
  assign axi_aw_wr_data_count[3] = \<const0> ;
  assign axi_aw_wr_data_count[2] = \<const0> ;
  assign axi_aw_wr_data_count[1] = \<const0> ;
  assign axi_aw_wr_data_count[0] = \<const0> ;
  assign axi_b_data_count[4] = \<const0> ;
  assign axi_b_data_count[3] = \<const0> ;
  assign axi_b_data_count[2] = \<const0> ;
  assign axi_b_data_count[1] = \<const0> ;
  assign axi_b_data_count[0] = \<const0> ;
  assign axi_b_dbiterr = \<const0> ;
  assign axi_b_overflow = \<const0> ;
  assign axi_b_prog_empty = \<const1> ;
  assign axi_b_prog_full = \<const0> ;
  assign axi_b_rd_data_count[4] = \<const0> ;
  assign axi_b_rd_data_count[3] = \<const0> ;
  assign axi_b_rd_data_count[2] = \<const0> ;
  assign axi_b_rd_data_count[1] = \<const0> ;
  assign axi_b_rd_data_count[0] = \<const0> ;
  assign axi_b_sbiterr = \<const0> ;
  assign axi_b_underflow = \<const0> ;
  assign axi_b_wr_data_count[4] = \<const0> ;
  assign axi_b_wr_data_count[3] = \<const0> ;
  assign axi_b_wr_data_count[2] = \<const0> ;
  assign axi_b_wr_data_count[1] = \<const0> ;
  assign axi_b_wr_data_count[0] = \<const0> ;
  assign axi_r_data_count[10] = \<const0> ;
  assign axi_r_data_count[9] = \<const0> ;
  assign axi_r_data_count[8] = \<const0> ;
  assign axi_r_data_count[7] = \<const0> ;
  assign axi_r_data_count[6] = \<const0> ;
  assign axi_r_data_count[5] = \<const0> ;
  assign axi_r_data_count[4] = \<const0> ;
  assign axi_r_data_count[3] = \<const0> ;
  assign axi_r_data_count[2] = \<const0> ;
  assign axi_r_data_count[1] = \<const0> ;
  assign axi_r_data_count[0] = \<const0> ;
  assign axi_r_dbiterr = \<const0> ;
  assign axi_r_overflow = \<const0> ;
  assign axi_r_prog_empty = \<const1> ;
  assign axi_r_prog_full = \<const0> ;
  assign axi_r_rd_data_count[10] = \<const0> ;
  assign axi_r_rd_data_count[9] = \<const0> ;
  assign axi_r_rd_data_count[8] = \<const0> ;
  assign axi_r_rd_data_count[7] = \<const0> ;
  assign axi_r_rd_data_count[6] = \<const0> ;
  assign axi_r_rd_data_count[5] = \<const0> ;
  assign axi_r_rd_data_count[4] = \<const0> ;
  assign axi_r_rd_data_count[3] = \<const0> ;
  assign axi_r_rd_data_count[2] = \<const0> ;
  assign axi_r_rd_data_count[1] = \<const0> ;
  assign axi_r_rd_data_count[0] = \<const0> ;
  assign axi_r_sbiterr = \<const0> ;
  assign axi_r_underflow = \<const0> ;
  assign axi_r_wr_data_count[10] = \<const0> ;
  assign axi_r_wr_data_count[9] = \<const0> ;
  assign axi_r_wr_data_count[8] = \<const0> ;
  assign axi_r_wr_data_count[7] = \<const0> ;
  assign axi_r_wr_data_count[6] = \<const0> ;
  assign axi_r_wr_data_count[5] = \<const0> ;
  assign axi_r_wr_data_count[4] = \<const0> ;
  assign axi_r_wr_data_count[3] = \<const0> ;
  assign axi_r_wr_data_count[2] = \<const0> ;
  assign axi_r_wr_data_count[1] = \<const0> ;
  assign axi_r_wr_data_count[0] = \<const0> ;
  assign axi_w_data_count[10] = \<const0> ;
  assign axi_w_data_count[9] = \<const0> ;
  assign axi_w_data_count[8] = \<const0> ;
  assign axi_w_data_count[7] = \<const0> ;
  assign axi_w_data_count[6] = \<const0> ;
  assign axi_w_data_count[5] = \<const0> ;
  assign axi_w_data_count[4] = \<const0> ;
  assign axi_w_data_count[3] = \<const0> ;
  assign axi_w_data_count[2] = \<const0> ;
  assign axi_w_data_count[1] = \<const0> ;
  assign axi_w_data_count[0] = \<const0> ;
  assign axi_w_dbiterr = \<const0> ;
  assign axi_w_overflow = \<const0> ;
  assign axi_w_prog_empty = \<const1> ;
  assign axi_w_prog_full = \<const0> ;
  assign axi_w_rd_data_count[10] = \<const0> ;
  assign axi_w_rd_data_count[9] = \<const0> ;
  assign axi_w_rd_data_count[8] = \<const0> ;
  assign axi_w_rd_data_count[7] = \<const0> ;
  assign axi_w_rd_data_count[6] = \<const0> ;
  assign axi_w_rd_data_count[5] = \<const0> ;
  assign axi_w_rd_data_count[4] = \<const0> ;
  assign axi_w_rd_data_count[3] = \<const0> ;
  assign axi_w_rd_data_count[2] = \<const0> ;
  assign axi_w_rd_data_count[1] = \<const0> ;
  assign axi_w_rd_data_count[0] = \<const0> ;
  assign axi_w_sbiterr = \<const0> ;
  assign axi_w_underflow = \<const0> ;
  assign axi_w_wr_data_count[10] = \<const0> ;
  assign axi_w_wr_data_count[9] = \<const0> ;
  assign axi_w_wr_data_count[8] = \<const0> ;
  assign axi_w_wr_data_count[7] = \<const0> ;
  assign axi_w_wr_data_count[6] = \<const0> ;
  assign axi_w_wr_data_count[5] = \<const0> ;
  assign axi_w_wr_data_count[4] = \<const0> ;
  assign axi_w_wr_data_count[3] = \<const0> ;
  assign axi_w_wr_data_count[2] = \<const0> ;
  assign axi_w_wr_data_count[1] = \<const0> ;
  assign axi_w_wr_data_count[0] = \<const0> ;
  assign axis_data_count[10] = \<const0> ;
  assign axis_data_count[9] = \<const0> ;
  assign axis_data_count[8] = \<const0> ;
  assign axis_data_count[7] = \<const0> ;
  assign axis_data_count[6] = \<const0> ;
  assign axis_data_count[5] = \<const0> ;
  assign axis_data_count[4] = \<const0> ;
  assign axis_data_count[3] = \<const0> ;
  assign axis_data_count[2] = \<const0> ;
  assign axis_data_count[1] = \<const0> ;
  assign axis_data_count[0] = \<const0> ;
  assign axis_dbiterr = \<const0> ;
  assign axis_overflow = \<const0> ;
  assign axis_prog_empty = \<const1> ;
  assign axis_prog_full = \<const0> ;
  assign axis_rd_data_count[10] = \<const0> ;
  assign axis_rd_data_count[9] = \<const0> ;
  assign axis_rd_data_count[8] = \<const0> ;
  assign axis_rd_data_count[7] = \<const0> ;
  assign axis_rd_data_count[6] = \<const0> ;
  assign axis_rd_data_count[5] = \<const0> ;
  assign axis_rd_data_count[4] = \<const0> ;
  assign axis_rd_data_count[3] = \<const0> ;
  assign axis_rd_data_count[2] = \<const0> ;
  assign axis_rd_data_count[1] = \<const0> ;
  assign axis_rd_data_count[0] = \<const0> ;
  assign axis_sbiterr = \<const0> ;
  assign axis_underflow = \<const0> ;
  assign axis_wr_data_count[10] = \<const0> ;
  assign axis_wr_data_count[9] = \<const0> ;
  assign axis_wr_data_count[8] = \<const0> ;
  assign axis_wr_data_count[7] = \<const0> ;
  assign axis_wr_data_count[6] = \<const0> ;
  assign axis_wr_data_count[5] = \<const0> ;
  assign axis_wr_data_count[4] = \<const0> ;
  assign axis_wr_data_count[3] = \<const0> ;
  assign axis_wr_data_count[2] = \<const0> ;
  assign axis_wr_data_count[1] = \<const0> ;
  assign axis_wr_data_count[0] = \<const0> ;
  assign dbiterr = \<const0> ;
  assign m_axi_araddr[31] = \<const0> ;
  assign m_axi_araddr[30] = \<const0> ;
  assign m_axi_araddr[29] = \<const0> ;
  assign m_axi_araddr[28] = \<const0> ;
  assign m_axi_araddr[27] = \<const0> ;
  assign m_axi_araddr[26] = \<const0> ;
  assign m_axi_araddr[25] = \<const0> ;
  assign m_axi_araddr[24] = \<const0> ;
  assign m_axi_araddr[23] = \<const0> ;
  assign m_axi_araddr[22] = \<const0> ;
  assign m_axi_araddr[21] = \<const0> ;
  assign m_axi_araddr[20] = \<const0> ;
  assign m_axi_araddr[19] = \<const0> ;
  assign m_axi_araddr[18] = \<const0> ;
  assign m_axi_araddr[17] = \<const0> ;
  assign m_axi_araddr[16] = \<const0> ;
  assign m_axi_araddr[15] = \<const0> ;
  assign m_axi_araddr[14] = \<const0> ;
  assign m_axi_araddr[13] = \<const0> ;
  assign m_axi_araddr[12] = \<const0> ;
  assign m_axi_araddr[11] = \<const0> ;
  assign m_axi_araddr[10] = \<const0> ;
  assign m_axi_araddr[9] = \<const0> ;
  assign m_axi_araddr[8] = \<const0> ;
  assign m_axi_araddr[7] = \<const0> ;
  assign m_axi_araddr[6] = \<const0> ;
  assign m_axi_araddr[5] = \<const0> ;
  assign m_axi_araddr[4] = \<const0> ;
  assign m_axi_araddr[3] = \<const0> ;
  assign m_axi_araddr[2] = \<const0> ;
  assign m_axi_araddr[1] = \<const0> ;
  assign m_axi_araddr[0] = \<const0> ;
  assign m_axi_arburst[1] = \<const0> ;
  assign m_axi_arburst[0] = \<const0> ;
  assign m_axi_arcache[3] = \<const0> ;
  assign m_axi_arcache[2] = \<const0> ;
  assign m_axi_arcache[1] = \<const0> ;
  assign m_axi_arcache[0] = \<const0> ;
  assign m_axi_arid[0] = \<const0> ;
  assign m_axi_arlen[7] = \<const0> ;
  assign m_axi_arlen[6] = \<const0> ;
  assign m_axi_arlen[5] = \<const0> ;
  assign m_axi_arlen[4] = \<const0> ;
  assign m_axi_arlen[3] = \<const0> ;
  assign m_axi_arlen[2] = \<const0> ;
  assign m_axi_arlen[1] = \<const0> ;
  assign m_axi_arlen[0] = \<const0> ;
  assign m_axi_arlock[0] = \<const0> ;
  assign m_axi_arprot[2] = \<const0> ;
  assign m_axi_arprot[1] = \<const0> ;
  assign m_axi_arprot[0] = \<const0> ;
  assign m_axi_arqos[3] = \<const0> ;
  assign m_axi_arqos[2] = \<const0> ;
  assign m_axi_arqos[1] = \<const0> ;
  assign m_axi_arqos[0] = \<const0> ;
  assign m_axi_arregion[3] = \<const0> ;
  assign m_axi_arregion[2] = \<const0> ;
  assign m_axi_arregion[1] = \<const0> ;
  assign m_axi_arregion[0] = \<const0> ;
  assign m_axi_arsize[2] = \<const0> ;
  assign m_axi_arsize[1] = \<const0> ;
  assign m_axi_arsize[0] = \<const0> ;
  assign m_axi_aruser[0] = \<const0> ;
  assign m_axi_arvalid = \<const0> ;
  assign m_axi_awaddr[31] = \<const0> ;
  assign m_axi_awaddr[30] = \<const0> ;
  assign m_axi_awaddr[29] = \<const0> ;
  assign m_axi_awaddr[28] = \<const0> ;
  assign m_axi_awaddr[27] = \<const0> ;
  assign m_axi_awaddr[26] = \<const0> ;
  assign m_axi_awaddr[25] = \<const0> ;
  assign m_axi_awaddr[24] = \<const0> ;
  assign m_axi_awaddr[23] = \<const0> ;
  assign m_axi_awaddr[22] = \<const0> ;
  assign m_axi_awaddr[21] = \<const0> ;
  assign m_axi_awaddr[20] = \<const0> ;
  assign m_axi_awaddr[19] = \<const0> ;
  assign m_axi_awaddr[18] = \<const0> ;
  assign m_axi_awaddr[17] = \<const0> ;
  assign m_axi_awaddr[16] = \<const0> ;
  assign m_axi_awaddr[15] = \<const0> ;
  assign m_axi_awaddr[14] = \<const0> ;
  assign m_axi_awaddr[13] = \<const0> ;
  assign m_axi_awaddr[12] = \<const0> ;
  assign m_axi_awaddr[11] = \<const0> ;
  assign m_axi_awaddr[10] = \<const0> ;
  assign m_axi_awaddr[9] = \<const0> ;
  assign m_axi_awaddr[8] = \<const0> ;
  assign m_axi_awaddr[7] = \<const0> ;
  assign m_axi_awaddr[6] = \<const0> ;
  assign m_axi_awaddr[5] = \<const0> ;
  assign m_axi_awaddr[4] = \<const0> ;
  assign m_axi_awaddr[3] = \<const0> ;
  assign m_axi_awaddr[2] = \<const0> ;
  assign m_axi_awaddr[1] = \<const0> ;
  assign m_axi_awaddr[0] = \<const0> ;
  assign m_axi_awburst[1] = \<const0> ;
  assign m_axi_awburst[0] = \<const0> ;
  assign m_axi_awcache[3] = \<const0> ;
  assign m_axi_awcache[2] = \<const0> ;
  assign m_axi_awcache[1] = \<const0> ;
  assign m_axi_awcache[0] = \<const0> ;
  assign m_axi_awid[0] = \<const0> ;
  assign m_axi_awlen[7] = \<const0> ;
  assign m_axi_awlen[6] = \<const0> ;
  assign m_axi_awlen[5] = \<const0> ;
  assign m_axi_awlen[4] = \<const0> ;
  assign m_axi_awlen[3] = \<const0> ;
  assign m_axi_awlen[2] = \<const0> ;
  assign m_axi_awlen[1] = \<const0> ;
  assign m_axi_awlen[0] = \<const0> ;
  assign m_axi_awlock[0] = \<const0> ;
  assign m_axi_awprot[2] = \<const0> ;
  assign m_axi_awprot[1] = \<const0> ;
  assign m_axi_awprot[0] = \<const0> ;
  assign m_axi_awqos[3] = \<const0> ;
  assign m_axi_awqos[2] = \<const0> ;
  assign m_axi_awqos[1] = \<const0> ;
  assign m_axi_awqos[0] = \<const0> ;
  assign m_axi_awregion[3] = \<const0> ;
  assign m_axi_awregion[2] = \<const0> ;
  assign m_axi_awregion[1] = \<const0> ;
  assign m_axi_awregion[0] = \<const0> ;
  assign m_axi_awsize[2] = \<const0> ;
  assign m_axi_awsize[1] = \<const0> ;
  assign m_axi_awsize[0] = \<const0> ;
  assign m_axi_awuser[0] = \<const0> ;
  assign m_axi_awvalid = \<const0> ;
  assign m_axi_bready = \<const0> ;
  assign m_axi_rready = \<const0> ;
  assign m_axi_wdata[63] = \<const0> ;
  assign m_axi_wdata[62] = \<const0> ;
  assign m_axi_wdata[61] = \<const0> ;
  assign m_axi_wdata[60] = \<const0> ;
  assign m_axi_wdata[59] = \<const0> ;
  assign m_axi_wdata[58] = \<const0> ;
  assign m_axi_wdata[57] = \<const0> ;
  assign m_axi_wdata[56] = \<const0> ;
  assign m_axi_wdata[55] = \<const0> ;
  assign m_axi_wdata[54] = \<const0> ;
  assign m_axi_wdata[53] = \<const0> ;
  assign m_axi_wdata[52] = \<const0> ;
  assign m_axi_wdata[51] = \<const0> ;
  assign m_axi_wdata[50] = \<const0> ;
  assign m_axi_wdata[49] = \<const0> ;
  assign m_axi_wdata[48] = \<const0> ;
  assign m_axi_wdata[47] = \<const0> ;
  assign m_axi_wdata[46] = \<const0> ;
  assign m_axi_wdata[45] = \<const0> ;
  assign m_axi_wdata[44] = \<const0> ;
  assign m_axi_wdata[43] = \<const0> ;
  assign m_axi_wdata[42] = \<const0> ;
  assign m_axi_wdata[41] = \<const0> ;
  assign m_axi_wdata[40] = \<const0> ;
  assign m_axi_wdata[39] = \<const0> ;
  assign m_axi_wdata[38] = \<const0> ;
  assign m_axi_wdata[37] = \<const0> ;
  assign m_axi_wdata[36] = \<const0> ;
  assign m_axi_wdata[35] = \<const0> ;
  assign m_axi_wdata[34] = \<const0> ;
  assign m_axi_wdata[33] = \<const0> ;
  assign m_axi_wdata[32] = \<const0> ;
  assign m_axi_wdata[31] = \<const0> ;
  assign m_axi_wdata[30] = \<const0> ;
  assign m_axi_wdata[29] = \<const0> ;
  assign m_axi_wdata[28] = \<const0> ;
  assign m_axi_wdata[27] = \<const0> ;
  assign m_axi_wdata[26] = \<const0> ;
  assign m_axi_wdata[25] = \<const0> ;
  assign m_axi_wdata[24] = \<const0> ;
  assign m_axi_wdata[23] = \<const0> ;
  assign m_axi_wdata[22] = \<const0> ;
  assign m_axi_wdata[21] = \<const0> ;
  assign m_axi_wdata[20] = \<const0> ;
  assign m_axi_wdata[19] = \<const0> ;
  assign m_axi_wdata[18] = \<const0> ;
  assign m_axi_wdata[17] = \<const0> ;
  assign m_axi_wdata[16] = \<const0> ;
  assign m_axi_wdata[15] = \<const0> ;
  assign m_axi_wdata[14] = \<const0> ;
  assign m_axi_wdata[13] = \<const0> ;
  assign m_axi_wdata[12] = \<const0> ;
  assign m_axi_wdata[11] = \<const0> ;
  assign m_axi_wdata[10] = \<const0> ;
  assign m_axi_wdata[9] = \<const0> ;
  assign m_axi_wdata[8] = \<const0> ;
  assign m_axi_wdata[7] = \<const0> ;
  assign m_axi_wdata[6] = \<const0> ;
  assign m_axi_wdata[5] = \<const0> ;
  assign m_axi_wdata[4] = \<const0> ;
  assign m_axi_wdata[3] = \<const0> ;
  assign m_axi_wdata[2] = \<const0> ;
  assign m_axi_wdata[1] = \<const0> ;
  assign m_axi_wdata[0] = \<const0> ;
  assign m_axi_wid[0] = \<const0> ;
  assign m_axi_wlast = \<const0> ;
  assign m_axi_wstrb[7] = \<const0> ;
  assign m_axi_wstrb[6] = \<const0> ;
  assign m_axi_wstrb[5] = \<const0> ;
  assign m_axi_wstrb[4] = \<const0> ;
  assign m_axi_wstrb[3] = \<const0> ;
  assign m_axi_wstrb[2] = \<const0> ;
  assign m_axi_wstrb[1] = \<const0> ;
  assign m_axi_wstrb[0] = \<const0> ;
  assign m_axi_wuser[0] = \<const0> ;
  assign m_axi_wvalid = \<const0> ;
  assign m_axis_tdata[7] = \<const0> ;
  assign m_axis_tdata[6] = \<const0> ;
  assign m_axis_tdata[5] = \<const0> ;
  assign m_axis_tdata[4] = \<const0> ;
  assign m_axis_tdata[3] = \<const0> ;
  assign m_axis_tdata[2] = \<const0> ;
  assign m_axis_tdata[1] = \<const0> ;
  assign m_axis_tdata[0] = \<const0> ;
  assign m_axis_tdest[0] = \<const0> ;
  assign m_axis_tid[0] = \<const0> ;
  assign m_axis_tkeep[0] = \<const0> ;
  assign m_axis_tlast = \<const0> ;
  assign m_axis_tstrb[0] = \<const0> ;
  assign m_axis_tuser[3] = \<const0> ;
  assign m_axis_tuser[2] = \<const0> ;
  assign m_axis_tuser[1] = \<const0> ;
  assign m_axis_tuser[0] = \<const0> ;
  assign m_axis_tvalid = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[13] = \<const0> ;
  assign rd_data_count[12] = \<const0> ;
  assign rd_data_count[11] = \<const0> ;
  assign rd_data_count[10] = \<const0> ;
  assign rd_data_count[9] = \<const0> ;
  assign rd_data_count[8] = \<const0> ;
  assign rd_data_count[7] = \<const0> ;
  assign rd_data_count[6] = \<const0> ;
  assign rd_data_count[5] = \<const0> ;
  assign rd_data_count[4] = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_buser[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_rdata[63] = \<const0> ;
  assign s_axi_rdata[62] = \<const0> ;
  assign s_axi_rdata[61] = \<const0> ;
  assign s_axi_rdata[60] = \<const0> ;
  assign s_axi_rdata[59] = \<const0> ;
  assign s_axi_rdata[58] = \<const0> ;
  assign s_axi_rdata[57] = \<const0> ;
  assign s_axi_rdata[56] = \<const0> ;
  assign s_axi_rdata[55] = \<const0> ;
  assign s_axi_rdata[54] = \<const0> ;
  assign s_axi_rdata[53] = \<const0> ;
  assign s_axi_rdata[52] = \<const0> ;
  assign s_axi_rdata[51] = \<const0> ;
  assign s_axi_rdata[50] = \<const0> ;
  assign s_axi_rdata[49] = \<const0> ;
  assign s_axi_rdata[48] = \<const0> ;
  assign s_axi_rdata[47] = \<const0> ;
  assign s_axi_rdata[46] = \<const0> ;
  assign s_axi_rdata[45] = \<const0> ;
  assign s_axi_rdata[44] = \<const0> ;
  assign s_axi_rdata[43] = \<const0> ;
  assign s_axi_rdata[42] = \<const0> ;
  assign s_axi_rdata[41] = \<const0> ;
  assign s_axi_rdata[40] = \<const0> ;
  assign s_axi_rdata[39] = \<const0> ;
  assign s_axi_rdata[38] = \<const0> ;
  assign s_axi_rdata[37] = \<const0> ;
  assign s_axi_rdata[36] = \<const0> ;
  assign s_axi_rdata[35] = \<const0> ;
  assign s_axi_rdata[34] = \<const0> ;
  assign s_axi_rdata[33] = \<const0> ;
  assign s_axi_rdata[32] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_ruser[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign s_axis_tready = \<const0> ;
  assign sbiterr = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[13] = \<const0> ;
  assign wr_data_count[12] = \<const0> ;
  assign wr_data_count[11] = \<const0> ;
  assign wr_data_count[10] = \<const0> ;
  assign wr_data_count[9] = \<const0> ;
  assign wr_data_count[8] = \<const0> ;
  assign wr_data_count[7] = \<const0> ;
  assign wr_data_count[6] = \<const0> ;
  assign wr_data_count[5] = \<const0> ;
  assign wr_data_count[4] = \<const0> ;
  assign wr_data_count[3] = \<const0> ;
  assign wr_data_count[2] = \<const0> ;
  assign wr_data_count[1] = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_synth inst_fifo_gen
       (.VALID(valid),
        .clk(clk),
        .data_count(data_count),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .overflow(overflow),
        .rd_en(rd_en),
        .srst(srst),
        .underflow(underflow),
        .wr_en(wr_en));
endmodule

(* C_ADD_NGC_CONSTRAINT = "0" *) (* C_APPLICATION_TYPE_AXIS = "0" *) (* C_APPLICATION_TYPE_RACH = "0" *) 
(* C_APPLICATION_TYPE_RDCH = "0" *) (* C_APPLICATION_TYPE_WACH = "0" *) (* C_APPLICATION_TYPE_WDCH = "0" *) 
(* C_APPLICATION_TYPE_WRCH = "0" *) (* C_AXIS_TDATA_WIDTH = "8" *) (* C_AXIS_TDEST_WIDTH = "1" *) 
(* C_AXIS_TID_WIDTH = "1" *) (* C_AXIS_TKEEP_WIDTH = "1" *) (* C_AXIS_TSTRB_WIDTH = "1" *) 
(* C_AXIS_TUSER_WIDTH = "4" *) (* C_AXIS_TYPE = "0" *) (* C_AXI_ADDR_WIDTH = "32" *) 
(* C_AXI_ARUSER_WIDTH = "1" *) (* C_AXI_AWUSER_WIDTH = "1" *) (* C_AXI_BUSER_WIDTH = "1" *) 
(* C_AXI_DATA_WIDTH = "64" *) (* C_AXI_ID_WIDTH = "1" *) (* C_AXI_LEN_WIDTH = "8" *) 
(* C_AXI_LOCK_WIDTH = "1" *) (* C_AXI_RUSER_WIDTH = "1" *) (* C_AXI_TYPE = "1" *) 
(* C_AXI_WUSER_WIDTH = "1" *) (* C_COMMON_CLOCK = "1" *) (* C_COUNT_TYPE = "0" *) 
(* C_DATA_COUNT_WIDTH = "14" *) (* C_DEFAULT_VALUE = "BlankString" *) (* C_DIN_WIDTH = "48" *) 
(* C_DIN_WIDTH_AXIS = "1" *) (* C_DIN_WIDTH_RACH = "32" *) (* C_DIN_WIDTH_RDCH = "64" *) 
(* C_DIN_WIDTH_WACH = "1" *) (* C_DIN_WIDTH_WDCH = "64" *) (* C_DIN_WIDTH_WRCH = "2" *) 
(* C_DOUT_RST_VAL = "0" *) (* C_DOUT_WIDTH = "48" *) (* C_ENABLE_RLOCS = "0" *) 
(* C_ENABLE_RST_SYNC = "1" *) (* C_EN_SAFETY_CKT = "0" *) (* C_ERROR_INJECTION_TYPE = "0" *) 
(* C_ERROR_INJECTION_TYPE_AXIS = "0" *) (* C_ERROR_INJECTION_TYPE_RACH = "0" *) (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
(* C_ERROR_INJECTION_TYPE_WACH = "0" *) (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
(* C_FAMILY = "zynq" *) (* C_FULL_FLAGS_RST_VAL = "0" *) (* C_HAS_ALMOST_EMPTY = "0" *) 
(* C_HAS_ALMOST_FULL = "0" *) (* C_HAS_AXIS_TDATA = "1" *) (* C_HAS_AXIS_TDEST = "0" *) 
(* C_HAS_AXIS_TID = "0" *) (* C_HAS_AXIS_TKEEP = "0" *) (* C_HAS_AXIS_TLAST = "0" *) 
(* C_HAS_AXIS_TREADY = "1" *) (* C_HAS_AXIS_TSTRB = "0" *) (* C_HAS_AXIS_TUSER = "1" *) 
(* C_HAS_AXI_ARUSER = "0" *) (* C_HAS_AXI_AWUSER = "0" *) (* C_HAS_AXI_BUSER = "0" *) 
(* C_HAS_AXI_ID = "0" *) (* C_HAS_AXI_RD_CHANNEL = "1" *) (* C_HAS_AXI_RUSER = "0" *) 
(* C_HAS_AXI_WR_CHANNEL = "1" *) (* C_HAS_AXI_WUSER = "0" *) (* C_HAS_BACKUP = "0" *) 
(* C_HAS_DATA_COUNT = "1" *) (* C_HAS_DATA_COUNTS_AXIS = "0" *) (* C_HAS_DATA_COUNTS_RACH = "0" *) 
(* C_HAS_DATA_COUNTS_RDCH = "0" *) (* C_HAS_DATA_COUNTS_WACH = "0" *) (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
(* C_HAS_DATA_COUNTS_WRCH = "0" *) (* C_HAS_INT_CLK = "0" *) (* C_HAS_MASTER_CE = "0" *) 
(* C_HAS_MEMINIT_FILE = "0" *) (* C_HAS_OVERFLOW = "1" *) (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
(* C_HAS_PROG_FLAGS_RACH = "0" *) (* C_HAS_PROG_FLAGS_RDCH = "0" *) (* C_HAS_PROG_FLAGS_WACH = "0" *) 
(* C_HAS_PROG_FLAGS_WDCH = "0" *) (* C_HAS_PROG_FLAGS_WRCH = "0" *) (* C_HAS_RD_DATA_COUNT = "0" *) 
(* C_HAS_RD_RST = "0" *) (* C_HAS_RST = "0" *) (* C_HAS_SLAVE_CE = "0" *) 
(* C_HAS_SRST = "1" *) (* C_HAS_UNDERFLOW = "1" *) (* C_HAS_VALID = "1" *) 
(* C_HAS_WR_ACK = "0" *) (* C_HAS_WR_DATA_COUNT = "0" *) (* C_HAS_WR_RST = "0" *) 
(* C_IMPLEMENTATION_TYPE = "0" *) (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
(* C_IMPLEMENTATION_TYPE_RDCH = "1" *) (* C_IMPLEMENTATION_TYPE_WACH = "1" *) (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
(* C_IMPLEMENTATION_TYPE_WRCH = "1" *) (* C_INIT_WR_PNTR_VAL = "0" *) (* C_INTERFACE_TYPE = "0" *) 
(* C_MEMORY_TYPE = "1" *) (* C_MIF_FILE_NAME = "BlankString" *) (* C_MSGON_VAL = "1" *) 
(* C_OPTIMIZATION_MODE = "0" *) (* C_OVERFLOW_LOW = "0" *) (* C_POWER_SAVING_MODE = "0" *) 
(* C_PRELOAD_LATENCY = "0" *) (* C_PRELOAD_REGS = "1" *) (* C_PRIM_FIFO_TYPE = "8kx4" *) 
(* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) 
(* C_PRIM_FIFO_TYPE_WACH = "512x36" *) (* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL = "4" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "5" *) (* C_PROG_EMPTY_TYPE = "0" *) 
(* C_PROG_EMPTY_TYPE_AXIS = "0" *) (* C_PROG_EMPTY_TYPE_RACH = "0" *) (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
(* C_PROG_EMPTY_TYPE_WACH = "0" *) (* C_PROG_EMPTY_TYPE_WDCH = "0" *) (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL = "8191" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) (* C_PROG_FULL_THRESH_NEGATE_VAL = "8190" *) (* C_PROG_FULL_TYPE = "0" *) 
(* C_PROG_FULL_TYPE_AXIS = "0" *) (* C_PROG_FULL_TYPE_RACH = "0" *) (* C_PROG_FULL_TYPE_RDCH = "0" *) 
(* C_PROG_FULL_TYPE_WACH = "0" *) (* C_PROG_FULL_TYPE_WDCH = "0" *) (* C_PROG_FULL_TYPE_WRCH = "0" *) 
(* C_RACH_TYPE = "0" *) (* C_RDCH_TYPE = "0" *) (* C_RD_DATA_COUNT_WIDTH = "14" *) 
(* C_RD_DEPTH = "8192" *) (* C_RD_FREQ = "1" *) (* C_RD_PNTR_WIDTH = "13" *) 
(* C_REG_SLICE_MODE_AXIS = "0" *) (* C_REG_SLICE_MODE_RACH = "0" *) (* C_REG_SLICE_MODE_RDCH = "0" *) 
(* C_REG_SLICE_MODE_WACH = "0" *) (* C_REG_SLICE_MODE_WDCH = "0" *) (* C_REG_SLICE_MODE_WRCH = "0" *) 
(* C_SELECT_XPM = "0" *) (* C_SYNCHRONIZER_STAGE = "2" *) (* C_UNDERFLOW_LOW = "0" *) 
(* C_USE_COMMON_OVERFLOW = "0" *) (* C_USE_COMMON_UNDERFLOW = "0" *) (* C_USE_DEFAULT_SETTINGS = "0" *) 
(* C_USE_DOUT_RST = "1" *) (* C_USE_ECC = "0" *) (* C_USE_ECC_AXIS = "0" *) 
(* C_USE_ECC_RACH = "0" *) (* C_USE_ECC_RDCH = "0" *) (* C_USE_ECC_WACH = "0" *) 
(* C_USE_ECC_WDCH = "0" *) (* C_USE_ECC_WRCH = "0" *) (* C_USE_EMBEDDED_REG = "0" *) 
(* C_USE_FIFO16_FLAGS = "0" *) (* C_USE_FWFT_DATA_COUNT = "1" *) (* C_USE_PIPELINE_REG = "0" *) 
(* C_VALID_LOW = "0" *) (* C_WACH_TYPE = "0" *) (* C_WDCH_TYPE = "0" *) 
(* C_WRCH_TYPE = "0" *) (* C_WR_ACK_LOW = "0" *) (* C_WR_DATA_COUNT_WIDTH = "14" *) 
(* C_WR_DEPTH = "8192" *) (* C_WR_DEPTH_AXIS = "1024" *) (* C_WR_DEPTH_RACH = "16" *) 
(* C_WR_DEPTH_RDCH = "1024" *) (* C_WR_DEPTH_WACH = "16" *) (* C_WR_DEPTH_WDCH = "1024" *) 
(* C_WR_DEPTH_WRCH = "16" *) (* C_WR_FREQ = "1" *) (* C_WR_PNTR_WIDTH = "13" *) 
(* C_WR_PNTR_WIDTH_AXIS = "10" *) (* C_WR_PNTR_WIDTH_RACH = "4" *) (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
(* C_WR_PNTR_WIDTH_WACH = "4" *) (* C_WR_PNTR_WIDTH_WDCH = "10" *) (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
(* C_WR_RESPONSE_LATENCY = "1" *) (* ORIG_REF_NAME = "fifo_generator_v13_2_4" *) 
module effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__2
   (backup,
    backup_marker,
    clk,
    rst,
    srst,
    wr_clk,
    wr_rst,
    rd_clk,
    rd_rst,
    din,
    wr_en,
    rd_en,
    prog_empty_thresh,
    prog_empty_thresh_assert,
    prog_empty_thresh_negate,
    prog_full_thresh,
    prog_full_thresh_assert,
    prog_full_thresh_negate,
    int_clk,
    injectdbiterr,
    injectsbiterr,
    sleep,
    dout,
    full,
    almost_full,
    wr_ack,
    overflow,
    empty,
    almost_empty,
    valid,
    underflow,
    data_count,
    rd_data_count,
    wr_data_count,
    prog_full,
    prog_empty,
    sbiterr,
    dbiterr,
    wr_rst_busy,
    rd_rst_busy,
    m_aclk,
    s_aclk,
    s_aresetn,
    m_aclk_en,
    s_aclk_en,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awlock,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awqos,
    s_axi_awregion,
    s_axi_awuser,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wid,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wuser,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_buser,
    s_axi_bvalid,
    s_axi_bready,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awqos,
    m_axi_awregion,
    m_axi_awuser,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wid,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wuser,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bid,
    m_axi_bresp,
    m_axi_buser,
    m_axi_bvalid,
    m_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arlock,
    s_axi_arcache,
    s_axi_arprot,
    s_axi_arqos,
    s_axi_arregion,
    s_axi_aruser,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_ruser,
    s_axi_rvalid,
    s_axi_rready,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arqos,
    m_axi_arregion,
    m_axi_aruser,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_ruser,
    m_axi_rvalid,
    m_axi_rready,
    s_axis_tvalid,
    s_axis_tready,
    s_axis_tdata,
    s_axis_tstrb,
    s_axis_tkeep,
    s_axis_tlast,
    s_axis_tid,
    s_axis_tdest,
    s_axis_tuser,
    m_axis_tvalid,
    m_axis_tready,
    m_axis_tdata,
    m_axis_tstrb,
    m_axis_tkeep,
    m_axis_tlast,
    m_axis_tid,
    m_axis_tdest,
    m_axis_tuser,
    axi_aw_injectsbiterr,
    axi_aw_injectdbiterr,
    axi_aw_prog_full_thresh,
    axi_aw_prog_empty_thresh,
    axi_aw_data_count,
    axi_aw_wr_data_count,
    axi_aw_rd_data_count,
    axi_aw_sbiterr,
    axi_aw_dbiterr,
    axi_aw_overflow,
    axi_aw_underflow,
    axi_aw_prog_full,
    axi_aw_prog_empty,
    axi_w_injectsbiterr,
    axi_w_injectdbiterr,
    axi_w_prog_full_thresh,
    axi_w_prog_empty_thresh,
    axi_w_data_count,
    axi_w_wr_data_count,
    axi_w_rd_data_count,
    axi_w_sbiterr,
    axi_w_dbiterr,
    axi_w_overflow,
    axi_w_underflow,
    axi_w_prog_full,
    axi_w_prog_empty,
    axi_b_injectsbiterr,
    axi_b_injectdbiterr,
    axi_b_prog_full_thresh,
    axi_b_prog_empty_thresh,
    axi_b_data_count,
    axi_b_wr_data_count,
    axi_b_rd_data_count,
    axi_b_sbiterr,
    axi_b_dbiterr,
    axi_b_overflow,
    axi_b_underflow,
    axi_b_prog_full,
    axi_b_prog_empty,
    axi_ar_injectsbiterr,
    axi_ar_injectdbiterr,
    axi_ar_prog_full_thresh,
    axi_ar_prog_empty_thresh,
    axi_ar_data_count,
    axi_ar_wr_data_count,
    axi_ar_rd_data_count,
    axi_ar_sbiterr,
    axi_ar_dbiterr,
    axi_ar_overflow,
    axi_ar_underflow,
    axi_ar_prog_full,
    axi_ar_prog_empty,
    axi_r_injectsbiterr,
    axi_r_injectdbiterr,
    axi_r_prog_full_thresh,
    axi_r_prog_empty_thresh,
    axi_r_data_count,
    axi_r_wr_data_count,
    axi_r_rd_data_count,
    axi_r_sbiterr,
    axi_r_dbiterr,
    axi_r_overflow,
    axi_r_underflow,
    axi_r_prog_full,
    axi_r_prog_empty,
    axis_injectsbiterr,
    axis_injectdbiterr,
    axis_prog_full_thresh,
    axis_prog_empty_thresh,
    axis_data_count,
    axis_wr_data_count,
    axis_rd_data_count,
    axis_sbiterr,
    axis_dbiterr,
    axis_overflow,
    axis_underflow,
    axis_prog_full,
    axis_prog_empty);
  input backup;
  input backup_marker;
  input clk;
  input rst;
  input srst;
  input wr_clk;
  input wr_rst;
  input rd_clk;
  input rd_rst;
  input [47:0]din;
  input wr_en;
  input rd_en;
  input [12:0]prog_empty_thresh;
  input [12:0]prog_empty_thresh_assert;
  input [12:0]prog_empty_thresh_negate;
  input [12:0]prog_full_thresh;
  input [12:0]prog_full_thresh_assert;
  input [12:0]prog_full_thresh_negate;
  input int_clk;
  input injectdbiterr;
  input injectsbiterr;
  input sleep;
  output [47:0]dout;
  output full;
  output almost_full;
  output wr_ack;
  output overflow;
  output empty;
  output almost_empty;
  output valid;
  output underflow;
  output [13:0]data_count;
  output [13:0]rd_data_count;
  output [13:0]wr_data_count;
  output prog_full;
  output prog_empty;
  output sbiterr;
  output dbiterr;
  output wr_rst_busy;
  output rd_rst_busy;
  input m_aclk;
  input s_aclk;
  input s_aresetn;
  input m_aclk_en;
  input s_aclk_en;
  input [0:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input [0:0]s_axi_awlock;
  input [3:0]s_axi_awcache;
  input [2:0]s_axi_awprot;
  input [3:0]s_axi_awqos;
  input [3:0]s_axi_awregion;
  input [0:0]s_axi_awuser;
  input s_axi_awvalid;
  output s_axi_awready;
  input [0:0]s_axi_wid;
  input [63:0]s_axi_wdata;
  input [7:0]s_axi_wstrb;
  input s_axi_wlast;
  input [0:0]s_axi_wuser;
  input s_axi_wvalid;
  output s_axi_wready;
  output [0:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output [0:0]s_axi_buser;
  output s_axi_bvalid;
  input s_axi_bready;
  output [0:0]m_axi_awid;
  output [31:0]m_axi_awaddr;
  output [7:0]m_axi_awlen;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  output [0:0]m_axi_awlock;
  output [3:0]m_axi_awcache;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awqos;
  output [3:0]m_axi_awregion;
  output [0:0]m_axi_awuser;
  output m_axi_awvalid;
  input m_axi_awready;
  output [0:0]m_axi_wid;
  output [63:0]m_axi_wdata;
  output [7:0]m_axi_wstrb;
  output m_axi_wlast;
  output [0:0]m_axi_wuser;
  output m_axi_wvalid;
  input m_axi_wready;
  input [0:0]m_axi_bid;
  input [1:0]m_axi_bresp;
  input [0:0]m_axi_buser;
  input m_axi_bvalid;
  output m_axi_bready;
  input [0:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input [0:0]s_axi_arlock;
  input [3:0]s_axi_arcache;
  input [2:0]s_axi_arprot;
  input [3:0]s_axi_arqos;
  input [3:0]s_axi_arregion;
  input [0:0]s_axi_aruser;
  input s_axi_arvalid;
  output s_axi_arready;
  output [0:0]s_axi_rid;
  output [63:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output [0:0]s_axi_ruser;
  output s_axi_rvalid;
  input s_axi_rready;
  output [0:0]m_axi_arid;
  output [31:0]m_axi_araddr;
  output [7:0]m_axi_arlen;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  output [0:0]m_axi_arlock;
  output [3:0]m_axi_arcache;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arqos;
  output [3:0]m_axi_arregion;
  output [0:0]m_axi_aruser;
  output m_axi_arvalid;
  input m_axi_arready;
  input [0:0]m_axi_rid;
  input [63:0]m_axi_rdata;
  input [1:0]m_axi_rresp;
  input m_axi_rlast;
  input [0:0]m_axi_ruser;
  input m_axi_rvalid;
  output m_axi_rready;
  input s_axis_tvalid;
  output s_axis_tready;
  input [7:0]s_axis_tdata;
  input [0:0]s_axis_tstrb;
  input [0:0]s_axis_tkeep;
  input s_axis_tlast;
  input [0:0]s_axis_tid;
  input [0:0]s_axis_tdest;
  input [3:0]s_axis_tuser;
  output m_axis_tvalid;
  input m_axis_tready;
  output [7:0]m_axis_tdata;
  output [0:0]m_axis_tstrb;
  output [0:0]m_axis_tkeep;
  output m_axis_tlast;
  output [0:0]m_axis_tid;
  output [0:0]m_axis_tdest;
  output [3:0]m_axis_tuser;
  input axi_aw_injectsbiterr;
  input axi_aw_injectdbiterr;
  input [3:0]axi_aw_prog_full_thresh;
  input [3:0]axi_aw_prog_empty_thresh;
  output [4:0]axi_aw_data_count;
  output [4:0]axi_aw_wr_data_count;
  output [4:0]axi_aw_rd_data_count;
  output axi_aw_sbiterr;
  output axi_aw_dbiterr;
  output axi_aw_overflow;
  output axi_aw_underflow;
  output axi_aw_prog_full;
  output axi_aw_prog_empty;
  input axi_w_injectsbiterr;
  input axi_w_injectdbiterr;
  input [9:0]axi_w_prog_full_thresh;
  input [9:0]axi_w_prog_empty_thresh;
  output [10:0]axi_w_data_count;
  output [10:0]axi_w_wr_data_count;
  output [10:0]axi_w_rd_data_count;
  output axi_w_sbiterr;
  output axi_w_dbiterr;
  output axi_w_overflow;
  output axi_w_underflow;
  output axi_w_prog_full;
  output axi_w_prog_empty;
  input axi_b_injectsbiterr;
  input axi_b_injectdbiterr;
  input [3:0]axi_b_prog_full_thresh;
  input [3:0]axi_b_prog_empty_thresh;
  output [4:0]axi_b_data_count;
  output [4:0]axi_b_wr_data_count;
  output [4:0]axi_b_rd_data_count;
  output axi_b_sbiterr;
  output axi_b_dbiterr;
  output axi_b_overflow;
  output axi_b_underflow;
  output axi_b_prog_full;
  output axi_b_prog_empty;
  input axi_ar_injectsbiterr;
  input axi_ar_injectdbiterr;
  input [3:0]axi_ar_prog_full_thresh;
  input [3:0]axi_ar_prog_empty_thresh;
  output [4:0]axi_ar_data_count;
  output [4:0]axi_ar_wr_data_count;
  output [4:0]axi_ar_rd_data_count;
  output axi_ar_sbiterr;
  output axi_ar_dbiterr;
  output axi_ar_overflow;
  output axi_ar_underflow;
  output axi_ar_prog_full;
  output axi_ar_prog_empty;
  input axi_r_injectsbiterr;
  input axi_r_injectdbiterr;
  input [9:0]axi_r_prog_full_thresh;
  input [9:0]axi_r_prog_empty_thresh;
  output [10:0]axi_r_data_count;
  output [10:0]axi_r_wr_data_count;
  output [10:0]axi_r_rd_data_count;
  output axi_r_sbiterr;
  output axi_r_dbiterr;
  output axi_r_overflow;
  output axi_r_underflow;
  output axi_r_prog_full;
  output axi_r_prog_empty;
  input axis_injectsbiterr;
  input axis_injectdbiterr;
  input [9:0]axis_prog_full_thresh;
  input [9:0]axis_prog_empty_thresh;
  output [10:0]axis_data_count;
  output [10:0]axis_wr_data_count;
  output [10:0]axis_rd_data_count;
  output axis_sbiterr;
  output axis_dbiterr;
  output axis_overflow;
  output axis_underflow;
  output axis_prog_full;
  output axis_prog_empty;

  wire \<const0> ;
  wire \<const1> ;
  wire clk;
  wire [13:0]data_count;
  wire [47:0]din;
  wire [47:0]dout;
  wire empty;
  wire full;
  wire overflow;
  wire rd_en;
  wire srst;
  wire underflow;
  wire valid;
  wire wr_en;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign axi_ar_data_count[4] = \<const0> ;
  assign axi_ar_data_count[3] = \<const0> ;
  assign axi_ar_data_count[2] = \<const0> ;
  assign axi_ar_data_count[1] = \<const0> ;
  assign axi_ar_data_count[0] = \<const0> ;
  assign axi_ar_dbiterr = \<const0> ;
  assign axi_ar_overflow = \<const0> ;
  assign axi_ar_prog_empty = \<const1> ;
  assign axi_ar_prog_full = \<const0> ;
  assign axi_ar_rd_data_count[4] = \<const0> ;
  assign axi_ar_rd_data_count[3] = \<const0> ;
  assign axi_ar_rd_data_count[2] = \<const0> ;
  assign axi_ar_rd_data_count[1] = \<const0> ;
  assign axi_ar_rd_data_count[0] = \<const0> ;
  assign axi_ar_sbiterr = \<const0> ;
  assign axi_ar_underflow = \<const0> ;
  assign axi_ar_wr_data_count[4] = \<const0> ;
  assign axi_ar_wr_data_count[3] = \<const0> ;
  assign axi_ar_wr_data_count[2] = \<const0> ;
  assign axi_ar_wr_data_count[1] = \<const0> ;
  assign axi_ar_wr_data_count[0] = \<const0> ;
  assign axi_aw_data_count[4] = \<const0> ;
  assign axi_aw_data_count[3] = \<const0> ;
  assign axi_aw_data_count[2] = \<const0> ;
  assign axi_aw_data_count[1] = \<const0> ;
  assign axi_aw_data_count[0] = \<const0> ;
  assign axi_aw_dbiterr = \<const0> ;
  assign axi_aw_overflow = \<const0> ;
  assign axi_aw_prog_empty = \<const1> ;
  assign axi_aw_prog_full = \<const0> ;
  assign axi_aw_rd_data_count[4] = \<const0> ;
  assign axi_aw_rd_data_count[3] = \<const0> ;
  assign axi_aw_rd_data_count[2] = \<const0> ;
  assign axi_aw_rd_data_count[1] = \<const0> ;
  assign axi_aw_rd_data_count[0] = \<const0> ;
  assign axi_aw_sbiterr = \<const0> ;
  assign axi_aw_underflow = \<const0> ;
  assign axi_aw_wr_data_count[4] = \<const0> ;
  assign axi_aw_wr_data_count[3] = \<const0> ;
  assign axi_aw_wr_data_count[2] = \<const0> ;
  assign axi_aw_wr_data_count[1] = \<const0> ;
  assign axi_aw_wr_data_count[0] = \<const0> ;
  assign axi_b_data_count[4] = \<const0> ;
  assign axi_b_data_count[3] = \<const0> ;
  assign axi_b_data_count[2] = \<const0> ;
  assign axi_b_data_count[1] = \<const0> ;
  assign axi_b_data_count[0] = \<const0> ;
  assign axi_b_dbiterr = \<const0> ;
  assign axi_b_overflow = \<const0> ;
  assign axi_b_prog_empty = \<const1> ;
  assign axi_b_prog_full = \<const0> ;
  assign axi_b_rd_data_count[4] = \<const0> ;
  assign axi_b_rd_data_count[3] = \<const0> ;
  assign axi_b_rd_data_count[2] = \<const0> ;
  assign axi_b_rd_data_count[1] = \<const0> ;
  assign axi_b_rd_data_count[0] = \<const0> ;
  assign axi_b_sbiterr = \<const0> ;
  assign axi_b_underflow = \<const0> ;
  assign axi_b_wr_data_count[4] = \<const0> ;
  assign axi_b_wr_data_count[3] = \<const0> ;
  assign axi_b_wr_data_count[2] = \<const0> ;
  assign axi_b_wr_data_count[1] = \<const0> ;
  assign axi_b_wr_data_count[0] = \<const0> ;
  assign axi_r_data_count[10] = \<const0> ;
  assign axi_r_data_count[9] = \<const0> ;
  assign axi_r_data_count[8] = \<const0> ;
  assign axi_r_data_count[7] = \<const0> ;
  assign axi_r_data_count[6] = \<const0> ;
  assign axi_r_data_count[5] = \<const0> ;
  assign axi_r_data_count[4] = \<const0> ;
  assign axi_r_data_count[3] = \<const0> ;
  assign axi_r_data_count[2] = \<const0> ;
  assign axi_r_data_count[1] = \<const0> ;
  assign axi_r_data_count[0] = \<const0> ;
  assign axi_r_dbiterr = \<const0> ;
  assign axi_r_overflow = \<const0> ;
  assign axi_r_prog_empty = \<const1> ;
  assign axi_r_prog_full = \<const0> ;
  assign axi_r_rd_data_count[10] = \<const0> ;
  assign axi_r_rd_data_count[9] = \<const0> ;
  assign axi_r_rd_data_count[8] = \<const0> ;
  assign axi_r_rd_data_count[7] = \<const0> ;
  assign axi_r_rd_data_count[6] = \<const0> ;
  assign axi_r_rd_data_count[5] = \<const0> ;
  assign axi_r_rd_data_count[4] = \<const0> ;
  assign axi_r_rd_data_count[3] = \<const0> ;
  assign axi_r_rd_data_count[2] = \<const0> ;
  assign axi_r_rd_data_count[1] = \<const0> ;
  assign axi_r_rd_data_count[0] = \<const0> ;
  assign axi_r_sbiterr = \<const0> ;
  assign axi_r_underflow = \<const0> ;
  assign axi_r_wr_data_count[10] = \<const0> ;
  assign axi_r_wr_data_count[9] = \<const0> ;
  assign axi_r_wr_data_count[8] = \<const0> ;
  assign axi_r_wr_data_count[7] = \<const0> ;
  assign axi_r_wr_data_count[6] = \<const0> ;
  assign axi_r_wr_data_count[5] = \<const0> ;
  assign axi_r_wr_data_count[4] = \<const0> ;
  assign axi_r_wr_data_count[3] = \<const0> ;
  assign axi_r_wr_data_count[2] = \<const0> ;
  assign axi_r_wr_data_count[1] = \<const0> ;
  assign axi_r_wr_data_count[0] = \<const0> ;
  assign axi_w_data_count[10] = \<const0> ;
  assign axi_w_data_count[9] = \<const0> ;
  assign axi_w_data_count[8] = \<const0> ;
  assign axi_w_data_count[7] = \<const0> ;
  assign axi_w_data_count[6] = \<const0> ;
  assign axi_w_data_count[5] = \<const0> ;
  assign axi_w_data_count[4] = \<const0> ;
  assign axi_w_data_count[3] = \<const0> ;
  assign axi_w_data_count[2] = \<const0> ;
  assign axi_w_data_count[1] = \<const0> ;
  assign axi_w_data_count[0] = \<const0> ;
  assign axi_w_dbiterr = \<const0> ;
  assign axi_w_overflow = \<const0> ;
  assign axi_w_prog_empty = \<const1> ;
  assign axi_w_prog_full = \<const0> ;
  assign axi_w_rd_data_count[10] = \<const0> ;
  assign axi_w_rd_data_count[9] = \<const0> ;
  assign axi_w_rd_data_count[8] = \<const0> ;
  assign axi_w_rd_data_count[7] = \<const0> ;
  assign axi_w_rd_data_count[6] = \<const0> ;
  assign axi_w_rd_data_count[5] = \<const0> ;
  assign axi_w_rd_data_count[4] = \<const0> ;
  assign axi_w_rd_data_count[3] = \<const0> ;
  assign axi_w_rd_data_count[2] = \<const0> ;
  assign axi_w_rd_data_count[1] = \<const0> ;
  assign axi_w_rd_data_count[0] = \<const0> ;
  assign axi_w_sbiterr = \<const0> ;
  assign axi_w_underflow = \<const0> ;
  assign axi_w_wr_data_count[10] = \<const0> ;
  assign axi_w_wr_data_count[9] = \<const0> ;
  assign axi_w_wr_data_count[8] = \<const0> ;
  assign axi_w_wr_data_count[7] = \<const0> ;
  assign axi_w_wr_data_count[6] = \<const0> ;
  assign axi_w_wr_data_count[5] = \<const0> ;
  assign axi_w_wr_data_count[4] = \<const0> ;
  assign axi_w_wr_data_count[3] = \<const0> ;
  assign axi_w_wr_data_count[2] = \<const0> ;
  assign axi_w_wr_data_count[1] = \<const0> ;
  assign axi_w_wr_data_count[0] = \<const0> ;
  assign axis_data_count[10] = \<const0> ;
  assign axis_data_count[9] = \<const0> ;
  assign axis_data_count[8] = \<const0> ;
  assign axis_data_count[7] = \<const0> ;
  assign axis_data_count[6] = \<const0> ;
  assign axis_data_count[5] = \<const0> ;
  assign axis_data_count[4] = \<const0> ;
  assign axis_data_count[3] = \<const0> ;
  assign axis_data_count[2] = \<const0> ;
  assign axis_data_count[1] = \<const0> ;
  assign axis_data_count[0] = \<const0> ;
  assign axis_dbiterr = \<const0> ;
  assign axis_overflow = \<const0> ;
  assign axis_prog_empty = \<const1> ;
  assign axis_prog_full = \<const0> ;
  assign axis_rd_data_count[10] = \<const0> ;
  assign axis_rd_data_count[9] = \<const0> ;
  assign axis_rd_data_count[8] = \<const0> ;
  assign axis_rd_data_count[7] = \<const0> ;
  assign axis_rd_data_count[6] = \<const0> ;
  assign axis_rd_data_count[5] = \<const0> ;
  assign axis_rd_data_count[4] = \<const0> ;
  assign axis_rd_data_count[3] = \<const0> ;
  assign axis_rd_data_count[2] = \<const0> ;
  assign axis_rd_data_count[1] = \<const0> ;
  assign axis_rd_data_count[0] = \<const0> ;
  assign axis_sbiterr = \<const0> ;
  assign axis_underflow = \<const0> ;
  assign axis_wr_data_count[10] = \<const0> ;
  assign axis_wr_data_count[9] = \<const0> ;
  assign axis_wr_data_count[8] = \<const0> ;
  assign axis_wr_data_count[7] = \<const0> ;
  assign axis_wr_data_count[6] = \<const0> ;
  assign axis_wr_data_count[5] = \<const0> ;
  assign axis_wr_data_count[4] = \<const0> ;
  assign axis_wr_data_count[3] = \<const0> ;
  assign axis_wr_data_count[2] = \<const0> ;
  assign axis_wr_data_count[1] = \<const0> ;
  assign axis_wr_data_count[0] = \<const0> ;
  assign dbiterr = \<const0> ;
  assign m_axi_araddr[31] = \<const0> ;
  assign m_axi_araddr[30] = \<const0> ;
  assign m_axi_araddr[29] = \<const0> ;
  assign m_axi_araddr[28] = \<const0> ;
  assign m_axi_araddr[27] = \<const0> ;
  assign m_axi_araddr[26] = \<const0> ;
  assign m_axi_araddr[25] = \<const0> ;
  assign m_axi_araddr[24] = \<const0> ;
  assign m_axi_araddr[23] = \<const0> ;
  assign m_axi_araddr[22] = \<const0> ;
  assign m_axi_araddr[21] = \<const0> ;
  assign m_axi_araddr[20] = \<const0> ;
  assign m_axi_araddr[19] = \<const0> ;
  assign m_axi_araddr[18] = \<const0> ;
  assign m_axi_araddr[17] = \<const0> ;
  assign m_axi_araddr[16] = \<const0> ;
  assign m_axi_araddr[15] = \<const0> ;
  assign m_axi_araddr[14] = \<const0> ;
  assign m_axi_araddr[13] = \<const0> ;
  assign m_axi_araddr[12] = \<const0> ;
  assign m_axi_araddr[11] = \<const0> ;
  assign m_axi_araddr[10] = \<const0> ;
  assign m_axi_araddr[9] = \<const0> ;
  assign m_axi_araddr[8] = \<const0> ;
  assign m_axi_araddr[7] = \<const0> ;
  assign m_axi_araddr[6] = \<const0> ;
  assign m_axi_araddr[5] = \<const0> ;
  assign m_axi_araddr[4] = \<const0> ;
  assign m_axi_araddr[3] = \<const0> ;
  assign m_axi_araddr[2] = \<const0> ;
  assign m_axi_araddr[1] = \<const0> ;
  assign m_axi_araddr[0] = \<const0> ;
  assign m_axi_arburst[1] = \<const0> ;
  assign m_axi_arburst[0] = \<const0> ;
  assign m_axi_arcache[3] = \<const0> ;
  assign m_axi_arcache[2] = \<const0> ;
  assign m_axi_arcache[1] = \<const0> ;
  assign m_axi_arcache[0] = \<const0> ;
  assign m_axi_arid[0] = \<const0> ;
  assign m_axi_arlen[7] = \<const0> ;
  assign m_axi_arlen[6] = \<const0> ;
  assign m_axi_arlen[5] = \<const0> ;
  assign m_axi_arlen[4] = \<const0> ;
  assign m_axi_arlen[3] = \<const0> ;
  assign m_axi_arlen[2] = \<const0> ;
  assign m_axi_arlen[1] = \<const0> ;
  assign m_axi_arlen[0] = \<const0> ;
  assign m_axi_arlock[0] = \<const0> ;
  assign m_axi_arprot[2] = \<const0> ;
  assign m_axi_arprot[1] = \<const0> ;
  assign m_axi_arprot[0] = \<const0> ;
  assign m_axi_arqos[3] = \<const0> ;
  assign m_axi_arqos[2] = \<const0> ;
  assign m_axi_arqos[1] = \<const0> ;
  assign m_axi_arqos[0] = \<const0> ;
  assign m_axi_arregion[3] = \<const0> ;
  assign m_axi_arregion[2] = \<const0> ;
  assign m_axi_arregion[1] = \<const0> ;
  assign m_axi_arregion[0] = \<const0> ;
  assign m_axi_arsize[2] = \<const0> ;
  assign m_axi_arsize[1] = \<const0> ;
  assign m_axi_arsize[0] = \<const0> ;
  assign m_axi_aruser[0] = \<const0> ;
  assign m_axi_arvalid = \<const0> ;
  assign m_axi_awaddr[31] = \<const0> ;
  assign m_axi_awaddr[30] = \<const0> ;
  assign m_axi_awaddr[29] = \<const0> ;
  assign m_axi_awaddr[28] = \<const0> ;
  assign m_axi_awaddr[27] = \<const0> ;
  assign m_axi_awaddr[26] = \<const0> ;
  assign m_axi_awaddr[25] = \<const0> ;
  assign m_axi_awaddr[24] = \<const0> ;
  assign m_axi_awaddr[23] = \<const0> ;
  assign m_axi_awaddr[22] = \<const0> ;
  assign m_axi_awaddr[21] = \<const0> ;
  assign m_axi_awaddr[20] = \<const0> ;
  assign m_axi_awaddr[19] = \<const0> ;
  assign m_axi_awaddr[18] = \<const0> ;
  assign m_axi_awaddr[17] = \<const0> ;
  assign m_axi_awaddr[16] = \<const0> ;
  assign m_axi_awaddr[15] = \<const0> ;
  assign m_axi_awaddr[14] = \<const0> ;
  assign m_axi_awaddr[13] = \<const0> ;
  assign m_axi_awaddr[12] = \<const0> ;
  assign m_axi_awaddr[11] = \<const0> ;
  assign m_axi_awaddr[10] = \<const0> ;
  assign m_axi_awaddr[9] = \<const0> ;
  assign m_axi_awaddr[8] = \<const0> ;
  assign m_axi_awaddr[7] = \<const0> ;
  assign m_axi_awaddr[6] = \<const0> ;
  assign m_axi_awaddr[5] = \<const0> ;
  assign m_axi_awaddr[4] = \<const0> ;
  assign m_axi_awaddr[3] = \<const0> ;
  assign m_axi_awaddr[2] = \<const0> ;
  assign m_axi_awaddr[1] = \<const0> ;
  assign m_axi_awaddr[0] = \<const0> ;
  assign m_axi_awburst[1] = \<const0> ;
  assign m_axi_awburst[0] = \<const0> ;
  assign m_axi_awcache[3] = \<const0> ;
  assign m_axi_awcache[2] = \<const0> ;
  assign m_axi_awcache[1] = \<const0> ;
  assign m_axi_awcache[0] = \<const0> ;
  assign m_axi_awid[0] = \<const0> ;
  assign m_axi_awlen[7] = \<const0> ;
  assign m_axi_awlen[6] = \<const0> ;
  assign m_axi_awlen[5] = \<const0> ;
  assign m_axi_awlen[4] = \<const0> ;
  assign m_axi_awlen[3] = \<const0> ;
  assign m_axi_awlen[2] = \<const0> ;
  assign m_axi_awlen[1] = \<const0> ;
  assign m_axi_awlen[0] = \<const0> ;
  assign m_axi_awlock[0] = \<const0> ;
  assign m_axi_awprot[2] = \<const0> ;
  assign m_axi_awprot[1] = \<const0> ;
  assign m_axi_awprot[0] = \<const0> ;
  assign m_axi_awqos[3] = \<const0> ;
  assign m_axi_awqos[2] = \<const0> ;
  assign m_axi_awqos[1] = \<const0> ;
  assign m_axi_awqos[0] = \<const0> ;
  assign m_axi_awregion[3] = \<const0> ;
  assign m_axi_awregion[2] = \<const0> ;
  assign m_axi_awregion[1] = \<const0> ;
  assign m_axi_awregion[0] = \<const0> ;
  assign m_axi_awsize[2] = \<const0> ;
  assign m_axi_awsize[1] = \<const0> ;
  assign m_axi_awsize[0] = \<const0> ;
  assign m_axi_awuser[0] = \<const0> ;
  assign m_axi_awvalid = \<const0> ;
  assign m_axi_bready = \<const0> ;
  assign m_axi_rready = \<const0> ;
  assign m_axi_wdata[63] = \<const0> ;
  assign m_axi_wdata[62] = \<const0> ;
  assign m_axi_wdata[61] = \<const0> ;
  assign m_axi_wdata[60] = \<const0> ;
  assign m_axi_wdata[59] = \<const0> ;
  assign m_axi_wdata[58] = \<const0> ;
  assign m_axi_wdata[57] = \<const0> ;
  assign m_axi_wdata[56] = \<const0> ;
  assign m_axi_wdata[55] = \<const0> ;
  assign m_axi_wdata[54] = \<const0> ;
  assign m_axi_wdata[53] = \<const0> ;
  assign m_axi_wdata[52] = \<const0> ;
  assign m_axi_wdata[51] = \<const0> ;
  assign m_axi_wdata[50] = \<const0> ;
  assign m_axi_wdata[49] = \<const0> ;
  assign m_axi_wdata[48] = \<const0> ;
  assign m_axi_wdata[47] = \<const0> ;
  assign m_axi_wdata[46] = \<const0> ;
  assign m_axi_wdata[45] = \<const0> ;
  assign m_axi_wdata[44] = \<const0> ;
  assign m_axi_wdata[43] = \<const0> ;
  assign m_axi_wdata[42] = \<const0> ;
  assign m_axi_wdata[41] = \<const0> ;
  assign m_axi_wdata[40] = \<const0> ;
  assign m_axi_wdata[39] = \<const0> ;
  assign m_axi_wdata[38] = \<const0> ;
  assign m_axi_wdata[37] = \<const0> ;
  assign m_axi_wdata[36] = \<const0> ;
  assign m_axi_wdata[35] = \<const0> ;
  assign m_axi_wdata[34] = \<const0> ;
  assign m_axi_wdata[33] = \<const0> ;
  assign m_axi_wdata[32] = \<const0> ;
  assign m_axi_wdata[31] = \<const0> ;
  assign m_axi_wdata[30] = \<const0> ;
  assign m_axi_wdata[29] = \<const0> ;
  assign m_axi_wdata[28] = \<const0> ;
  assign m_axi_wdata[27] = \<const0> ;
  assign m_axi_wdata[26] = \<const0> ;
  assign m_axi_wdata[25] = \<const0> ;
  assign m_axi_wdata[24] = \<const0> ;
  assign m_axi_wdata[23] = \<const0> ;
  assign m_axi_wdata[22] = \<const0> ;
  assign m_axi_wdata[21] = \<const0> ;
  assign m_axi_wdata[20] = \<const0> ;
  assign m_axi_wdata[19] = \<const0> ;
  assign m_axi_wdata[18] = \<const0> ;
  assign m_axi_wdata[17] = \<const0> ;
  assign m_axi_wdata[16] = \<const0> ;
  assign m_axi_wdata[15] = \<const0> ;
  assign m_axi_wdata[14] = \<const0> ;
  assign m_axi_wdata[13] = \<const0> ;
  assign m_axi_wdata[12] = \<const0> ;
  assign m_axi_wdata[11] = \<const0> ;
  assign m_axi_wdata[10] = \<const0> ;
  assign m_axi_wdata[9] = \<const0> ;
  assign m_axi_wdata[8] = \<const0> ;
  assign m_axi_wdata[7] = \<const0> ;
  assign m_axi_wdata[6] = \<const0> ;
  assign m_axi_wdata[5] = \<const0> ;
  assign m_axi_wdata[4] = \<const0> ;
  assign m_axi_wdata[3] = \<const0> ;
  assign m_axi_wdata[2] = \<const0> ;
  assign m_axi_wdata[1] = \<const0> ;
  assign m_axi_wdata[0] = \<const0> ;
  assign m_axi_wid[0] = \<const0> ;
  assign m_axi_wlast = \<const0> ;
  assign m_axi_wstrb[7] = \<const0> ;
  assign m_axi_wstrb[6] = \<const0> ;
  assign m_axi_wstrb[5] = \<const0> ;
  assign m_axi_wstrb[4] = \<const0> ;
  assign m_axi_wstrb[3] = \<const0> ;
  assign m_axi_wstrb[2] = \<const0> ;
  assign m_axi_wstrb[1] = \<const0> ;
  assign m_axi_wstrb[0] = \<const0> ;
  assign m_axi_wuser[0] = \<const0> ;
  assign m_axi_wvalid = \<const0> ;
  assign m_axis_tdata[7] = \<const0> ;
  assign m_axis_tdata[6] = \<const0> ;
  assign m_axis_tdata[5] = \<const0> ;
  assign m_axis_tdata[4] = \<const0> ;
  assign m_axis_tdata[3] = \<const0> ;
  assign m_axis_tdata[2] = \<const0> ;
  assign m_axis_tdata[1] = \<const0> ;
  assign m_axis_tdata[0] = \<const0> ;
  assign m_axis_tdest[0] = \<const0> ;
  assign m_axis_tid[0] = \<const0> ;
  assign m_axis_tkeep[0] = \<const0> ;
  assign m_axis_tlast = \<const0> ;
  assign m_axis_tstrb[0] = \<const0> ;
  assign m_axis_tuser[3] = \<const0> ;
  assign m_axis_tuser[2] = \<const0> ;
  assign m_axis_tuser[1] = \<const0> ;
  assign m_axis_tuser[0] = \<const0> ;
  assign m_axis_tvalid = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[13] = \<const0> ;
  assign rd_data_count[12] = \<const0> ;
  assign rd_data_count[11] = \<const0> ;
  assign rd_data_count[10] = \<const0> ;
  assign rd_data_count[9] = \<const0> ;
  assign rd_data_count[8] = \<const0> ;
  assign rd_data_count[7] = \<const0> ;
  assign rd_data_count[6] = \<const0> ;
  assign rd_data_count[5] = \<const0> ;
  assign rd_data_count[4] = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_buser[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_rdata[63] = \<const0> ;
  assign s_axi_rdata[62] = \<const0> ;
  assign s_axi_rdata[61] = \<const0> ;
  assign s_axi_rdata[60] = \<const0> ;
  assign s_axi_rdata[59] = \<const0> ;
  assign s_axi_rdata[58] = \<const0> ;
  assign s_axi_rdata[57] = \<const0> ;
  assign s_axi_rdata[56] = \<const0> ;
  assign s_axi_rdata[55] = \<const0> ;
  assign s_axi_rdata[54] = \<const0> ;
  assign s_axi_rdata[53] = \<const0> ;
  assign s_axi_rdata[52] = \<const0> ;
  assign s_axi_rdata[51] = \<const0> ;
  assign s_axi_rdata[50] = \<const0> ;
  assign s_axi_rdata[49] = \<const0> ;
  assign s_axi_rdata[48] = \<const0> ;
  assign s_axi_rdata[47] = \<const0> ;
  assign s_axi_rdata[46] = \<const0> ;
  assign s_axi_rdata[45] = \<const0> ;
  assign s_axi_rdata[44] = \<const0> ;
  assign s_axi_rdata[43] = \<const0> ;
  assign s_axi_rdata[42] = \<const0> ;
  assign s_axi_rdata[41] = \<const0> ;
  assign s_axi_rdata[40] = \<const0> ;
  assign s_axi_rdata[39] = \<const0> ;
  assign s_axi_rdata[38] = \<const0> ;
  assign s_axi_rdata[37] = \<const0> ;
  assign s_axi_rdata[36] = \<const0> ;
  assign s_axi_rdata[35] = \<const0> ;
  assign s_axi_rdata[34] = \<const0> ;
  assign s_axi_rdata[33] = \<const0> ;
  assign s_axi_rdata[32] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_ruser[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign s_axis_tready = \<const0> ;
  assign sbiterr = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[13] = \<const0> ;
  assign wr_data_count[12] = \<const0> ;
  assign wr_data_count[11] = \<const0> ;
  assign wr_data_count[10] = \<const0> ;
  assign wr_data_count[9] = \<const0> ;
  assign wr_data_count[8] = \<const0> ;
  assign wr_data_count[7] = \<const0> ;
  assign wr_data_count[6] = \<const0> ;
  assign wr_data_count[5] = \<const0> ;
  assign wr_data_count[4] = \<const0> ;
  assign wr_data_count[3] = \<const0> ;
  assign wr_data_count[2] = \<const0> ;
  assign wr_data_count[1] = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_synth_3 inst_fifo_gen
       (.VALID(valid),
        .clk(clk),
        .data_count(data_count),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .overflow(overflow),
        .rd_en(rd_en),
        .srst(srst),
        .underflow(underflow),
        .wr_en(wr_en));
endmodule

(* C_ADD_NGC_CONSTRAINT = "0" *) (* C_APPLICATION_TYPE_AXIS = "0" *) (* C_APPLICATION_TYPE_RACH = "0" *) 
(* C_APPLICATION_TYPE_RDCH = "0" *) (* C_APPLICATION_TYPE_WACH = "0" *) (* C_APPLICATION_TYPE_WDCH = "0" *) 
(* C_APPLICATION_TYPE_WRCH = "0" *) (* C_AXIS_TDATA_WIDTH = "8" *) (* C_AXIS_TDEST_WIDTH = "1" *) 
(* C_AXIS_TID_WIDTH = "1" *) (* C_AXIS_TKEEP_WIDTH = "1" *) (* C_AXIS_TSTRB_WIDTH = "1" *) 
(* C_AXIS_TUSER_WIDTH = "4" *) (* C_AXIS_TYPE = "0" *) (* C_AXI_ADDR_WIDTH = "32" *) 
(* C_AXI_ARUSER_WIDTH = "1" *) (* C_AXI_AWUSER_WIDTH = "1" *) (* C_AXI_BUSER_WIDTH = "1" *) 
(* C_AXI_DATA_WIDTH = "64" *) (* C_AXI_ID_WIDTH = "1" *) (* C_AXI_LEN_WIDTH = "8" *) 
(* C_AXI_LOCK_WIDTH = "1" *) (* C_AXI_RUSER_WIDTH = "1" *) (* C_AXI_TYPE = "1" *) 
(* C_AXI_WUSER_WIDTH = "1" *) (* C_COMMON_CLOCK = "1" *) (* C_COUNT_TYPE = "0" *) 
(* C_DATA_COUNT_WIDTH = "14" *) (* C_DEFAULT_VALUE = "BlankString" *) (* C_DIN_WIDTH = "64" *) 
(* C_DIN_WIDTH_AXIS = "1" *) (* C_DIN_WIDTH_RACH = "32" *) (* C_DIN_WIDTH_RDCH = "64" *) 
(* C_DIN_WIDTH_WACH = "1" *) (* C_DIN_WIDTH_WDCH = "64" *) (* C_DIN_WIDTH_WRCH = "2" *) 
(* C_DOUT_RST_VAL = "0" *) (* C_DOUT_WIDTH = "64" *) (* C_ENABLE_RLOCS = "0" *) 
(* C_ENABLE_RST_SYNC = "1" *) (* C_EN_SAFETY_CKT = "0" *) (* C_ERROR_INJECTION_TYPE = "0" *) 
(* C_ERROR_INJECTION_TYPE_AXIS = "0" *) (* C_ERROR_INJECTION_TYPE_RACH = "0" *) (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
(* C_ERROR_INJECTION_TYPE_WACH = "0" *) (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
(* C_FAMILY = "zynq" *) (* C_FULL_FLAGS_RST_VAL = "0" *) (* C_HAS_ALMOST_EMPTY = "0" *) 
(* C_HAS_ALMOST_FULL = "0" *) (* C_HAS_AXIS_TDATA = "1" *) (* C_HAS_AXIS_TDEST = "0" *) 
(* C_HAS_AXIS_TID = "0" *) (* C_HAS_AXIS_TKEEP = "0" *) (* C_HAS_AXIS_TLAST = "0" *) 
(* C_HAS_AXIS_TREADY = "1" *) (* C_HAS_AXIS_TSTRB = "0" *) (* C_HAS_AXIS_TUSER = "1" *) 
(* C_HAS_AXI_ARUSER = "0" *) (* C_HAS_AXI_AWUSER = "0" *) (* C_HAS_AXI_BUSER = "0" *) 
(* C_HAS_AXI_ID = "0" *) (* C_HAS_AXI_RD_CHANNEL = "1" *) (* C_HAS_AXI_RUSER = "0" *) 
(* C_HAS_AXI_WR_CHANNEL = "1" *) (* C_HAS_AXI_WUSER = "0" *) (* C_HAS_BACKUP = "0" *) 
(* C_HAS_DATA_COUNT = "1" *) (* C_HAS_DATA_COUNTS_AXIS = "0" *) (* C_HAS_DATA_COUNTS_RACH = "0" *) 
(* C_HAS_DATA_COUNTS_RDCH = "0" *) (* C_HAS_DATA_COUNTS_WACH = "0" *) (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
(* C_HAS_DATA_COUNTS_WRCH = "0" *) (* C_HAS_INT_CLK = "0" *) (* C_HAS_MASTER_CE = "0" *) 
(* C_HAS_MEMINIT_FILE = "0" *) (* C_HAS_OVERFLOW = "0" *) (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
(* C_HAS_PROG_FLAGS_RACH = "0" *) (* C_HAS_PROG_FLAGS_RDCH = "0" *) (* C_HAS_PROG_FLAGS_WACH = "0" *) 
(* C_HAS_PROG_FLAGS_WDCH = "0" *) (* C_HAS_PROG_FLAGS_WRCH = "0" *) (* C_HAS_RD_DATA_COUNT = "0" *) 
(* C_HAS_RD_RST = "0" *) (* C_HAS_RST = "0" *) (* C_HAS_SLAVE_CE = "0" *) 
(* C_HAS_SRST = "0" *) (* C_HAS_UNDERFLOW = "0" *) (* C_HAS_VALID = "1" *) 
(* C_HAS_WR_ACK = "0" *) (* C_HAS_WR_DATA_COUNT = "0" *) (* C_HAS_WR_RST = "0" *) 
(* C_IMPLEMENTATION_TYPE = "0" *) (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
(* C_IMPLEMENTATION_TYPE_RDCH = "1" *) (* C_IMPLEMENTATION_TYPE_WACH = "1" *) (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
(* C_IMPLEMENTATION_TYPE_WRCH = "1" *) (* C_INIT_WR_PNTR_VAL = "0" *) (* C_INTERFACE_TYPE = "0" *) 
(* C_MEMORY_TYPE = "1" *) (* C_MIF_FILE_NAME = "BlankString" *) (* C_MSGON_VAL = "1" *) 
(* C_OPTIMIZATION_MODE = "0" *) (* C_OVERFLOW_LOW = "0" *) (* C_POWER_SAVING_MODE = "0" *) 
(* C_PRELOAD_LATENCY = "0" *) (* C_PRELOAD_REGS = "1" *) (* C_PRIM_FIFO_TYPE = "8kx4" *) 
(* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) 
(* C_PRIM_FIFO_TYPE_WACH = "512x36" *) (* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL = "4" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "5" *) (* C_PROG_EMPTY_TYPE = "0" *) 
(* C_PROG_EMPTY_TYPE_AXIS = "0" *) (* C_PROG_EMPTY_TYPE_RACH = "0" *) (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
(* C_PROG_EMPTY_TYPE_WACH = "0" *) (* C_PROG_EMPTY_TYPE_WDCH = "0" *) (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL = "8191" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) (* C_PROG_FULL_THRESH_NEGATE_VAL = "8190" *) (* C_PROG_FULL_TYPE = "0" *) 
(* C_PROG_FULL_TYPE_AXIS = "0" *) (* C_PROG_FULL_TYPE_RACH = "0" *) (* C_PROG_FULL_TYPE_RDCH = "0" *) 
(* C_PROG_FULL_TYPE_WACH = "0" *) (* C_PROG_FULL_TYPE_WDCH = "0" *) (* C_PROG_FULL_TYPE_WRCH = "0" *) 
(* C_RACH_TYPE = "0" *) (* C_RDCH_TYPE = "0" *) (* C_RD_DATA_COUNT_WIDTH = "14" *) 
(* C_RD_DEPTH = "8192" *) (* C_RD_FREQ = "1" *) (* C_RD_PNTR_WIDTH = "13" *) 
(* C_REG_SLICE_MODE_AXIS = "0" *) (* C_REG_SLICE_MODE_RACH = "0" *) (* C_REG_SLICE_MODE_RDCH = "0" *) 
(* C_REG_SLICE_MODE_WACH = "0" *) (* C_REG_SLICE_MODE_WDCH = "0" *) (* C_REG_SLICE_MODE_WRCH = "0" *) 
(* C_SELECT_XPM = "0" *) (* C_SYNCHRONIZER_STAGE = "2" *) (* C_UNDERFLOW_LOW = "0" *) 
(* C_USE_COMMON_OVERFLOW = "0" *) (* C_USE_COMMON_UNDERFLOW = "0" *) (* C_USE_DEFAULT_SETTINGS = "0" *) 
(* C_USE_DOUT_RST = "0" *) (* C_USE_ECC = "0" *) (* C_USE_ECC_AXIS = "0" *) 
(* C_USE_ECC_RACH = "0" *) (* C_USE_ECC_RDCH = "0" *) (* C_USE_ECC_WACH = "0" *) 
(* C_USE_ECC_WDCH = "0" *) (* C_USE_ECC_WRCH = "0" *) (* C_USE_EMBEDDED_REG = "0" *) 
(* C_USE_FIFO16_FLAGS = "0" *) (* C_USE_FWFT_DATA_COUNT = "1" *) (* C_USE_PIPELINE_REG = "0" *) 
(* C_VALID_LOW = "0" *) (* C_WACH_TYPE = "0" *) (* C_WDCH_TYPE = "0" *) 
(* C_WRCH_TYPE = "0" *) (* C_WR_ACK_LOW = "0" *) (* C_WR_DATA_COUNT_WIDTH = "14" *) 
(* C_WR_DEPTH = "8192" *) (* C_WR_DEPTH_AXIS = "1024" *) (* C_WR_DEPTH_RACH = "16" *) 
(* C_WR_DEPTH_RDCH = "1024" *) (* C_WR_DEPTH_WACH = "16" *) (* C_WR_DEPTH_WDCH = "1024" *) 
(* C_WR_DEPTH_WRCH = "16" *) (* C_WR_FREQ = "1" *) (* C_WR_PNTR_WIDTH = "13" *) 
(* C_WR_PNTR_WIDTH_AXIS = "10" *) (* C_WR_PNTR_WIDTH_RACH = "4" *) (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
(* C_WR_PNTR_WIDTH_WACH = "4" *) (* C_WR_PNTR_WIDTH_WDCH = "10" *) (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
(* C_WR_RESPONSE_LATENCY = "1" *) (* ORIG_REF_NAME = "fifo_generator_v13_2_4" *) 
module effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1
   (backup,
    backup_marker,
    clk,
    rst,
    srst,
    wr_clk,
    wr_rst,
    rd_clk,
    rd_rst,
    din,
    wr_en,
    rd_en,
    prog_empty_thresh,
    prog_empty_thresh_assert,
    prog_empty_thresh_negate,
    prog_full_thresh,
    prog_full_thresh_assert,
    prog_full_thresh_negate,
    int_clk,
    injectdbiterr,
    injectsbiterr,
    sleep,
    dout,
    full,
    almost_full,
    wr_ack,
    overflow,
    empty,
    almost_empty,
    valid,
    underflow,
    data_count,
    rd_data_count,
    wr_data_count,
    prog_full,
    prog_empty,
    sbiterr,
    dbiterr,
    wr_rst_busy,
    rd_rst_busy,
    m_aclk,
    s_aclk,
    s_aresetn,
    m_aclk_en,
    s_aclk_en,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awlock,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awqos,
    s_axi_awregion,
    s_axi_awuser,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wid,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wuser,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_buser,
    s_axi_bvalid,
    s_axi_bready,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awqos,
    m_axi_awregion,
    m_axi_awuser,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wid,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wuser,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bid,
    m_axi_bresp,
    m_axi_buser,
    m_axi_bvalid,
    m_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arlock,
    s_axi_arcache,
    s_axi_arprot,
    s_axi_arqos,
    s_axi_arregion,
    s_axi_aruser,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_ruser,
    s_axi_rvalid,
    s_axi_rready,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arqos,
    m_axi_arregion,
    m_axi_aruser,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_ruser,
    m_axi_rvalid,
    m_axi_rready,
    s_axis_tvalid,
    s_axis_tready,
    s_axis_tdata,
    s_axis_tstrb,
    s_axis_tkeep,
    s_axis_tlast,
    s_axis_tid,
    s_axis_tdest,
    s_axis_tuser,
    m_axis_tvalid,
    m_axis_tready,
    m_axis_tdata,
    m_axis_tstrb,
    m_axis_tkeep,
    m_axis_tlast,
    m_axis_tid,
    m_axis_tdest,
    m_axis_tuser,
    axi_aw_injectsbiterr,
    axi_aw_injectdbiterr,
    axi_aw_prog_full_thresh,
    axi_aw_prog_empty_thresh,
    axi_aw_data_count,
    axi_aw_wr_data_count,
    axi_aw_rd_data_count,
    axi_aw_sbiterr,
    axi_aw_dbiterr,
    axi_aw_overflow,
    axi_aw_underflow,
    axi_aw_prog_full,
    axi_aw_prog_empty,
    axi_w_injectsbiterr,
    axi_w_injectdbiterr,
    axi_w_prog_full_thresh,
    axi_w_prog_empty_thresh,
    axi_w_data_count,
    axi_w_wr_data_count,
    axi_w_rd_data_count,
    axi_w_sbiterr,
    axi_w_dbiterr,
    axi_w_overflow,
    axi_w_underflow,
    axi_w_prog_full,
    axi_w_prog_empty,
    axi_b_injectsbiterr,
    axi_b_injectdbiterr,
    axi_b_prog_full_thresh,
    axi_b_prog_empty_thresh,
    axi_b_data_count,
    axi_b_wr_data_count,
    axi_b_rd_data_count,
    axi_b_sbiterr,
    axi_b_dbiterr,
    axi_b_overflow,
    axi_b_underflow,
    axi_b_prog_full,
    axi_b_prog_empty,
    axi_ar_injectsbiterr,
    axi_ar_injectdbiterr,
    axi_ar_prog_full_thresh,
    axi_ar_prog_empty_thresh,
    axi_ar_data_count,
    axi_ar_wr_data_count,
    axi_ar_rd_data_count,
    axi_ar_sbiterr,
    axi_ar_dbiterr,
    axi_ar_overflow,
    axi_ar_underflow,
    axi_ar_prog_full,
    axi_ar_prog_empty,
    axi_r_injectsbiterr,
    axi_r_injectdbiterr,
    axi_r_prog_full_thresh,
    axi_r_prog_empty_thresh,
    axi_r_data_count,
    axi_r_wr_data_count,
    axi_r_rd_data_count,
    axi_r_sbiterr,
    axi_r_dbiterr,
    axi_r_overflow,
    axi_r_underflow,
    axi_r_prog_full,
    axi_r_prog_empty,
    axis_injectsbiterr,
    axis_injectdbiterr,
    axis_prog_full_thresh,
    axis_prog_empty_thresh,
    axis_data_count,
    axis_wr_data_count,
    axis_rd_data_count,
    axis_sbiterr,
    axis_dbiterr,
    axis_overflow,
    axis_underflow,
    axis_prog_full,
    axis_prog_empty);
  input backup;
  input backup_marker;
  input clk;
  input rst;
  input srst;
  input wr_clk;
  input wr_rst;
  input rd_clk;
  input rd_rst;
  input [63:0]din;
  input wr_en;
  input rd_en;
  input [12:0]prog_empty_thresh;
  input [12:0]prog_empty_thresh_assert;
  input [12:0]prog_empty_thresh_negate;
  input [12:0]prog_full_thresh;
  input [12:0]prog_full_thresh_assert;
  input [12:0]prog_full_thresh_negate;
  input int_clk;
  input injectdbiterr;
  input injectsbiterr;
  input sleep;
  output [63:0]dout;
  output full;
  output almost_full;
  output wr_ack;
  output overflow;
  output empty;
  output almost_empty;
  output valid;
  output underflow;
  output [13:0]data_count;
  output [13:0]rd_data_count;
  output [13:0]wr_data_count;
  output prog_full;
  output prog_empty;
  output sbiterr;
  output dbiterr;
  output wr_rst_busy;
  output rd_rst_busy;
  input m_aclk;
  input s_aclk;
  input s_aresetn;
  input m_aclk_en;
  input s_aclk_en;
  input [0:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input [0:0]s_axi_awlock;
  input [3:0]s_axi_awcache;
  input [2:0]s_axi_awprot;
  input [3:0]s_axi_awqos;
  input [3:0]s_axi_awregion;
  input [0:0]s_axi_awuser;
  input s_axi_awvalid;
  output s_axi_awready;
  input [0:0]s_axi_wid;
  input [63:0]s_axi_wdata;
  input [7:0]s_axi_wstrb;
  input s_axi_wlast;
  input [0:0]s_axi_wuser;
  input s_axi_wvalid;
  output s_axi_wready;
  output [0:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output [0:0]s_axi_buser;
  output s_axi_bvalid;
  input s_axi_bready;
  output [0:0]m_axi_awid;
  output [31:0]m_axi_awaddr;
  output [7:0]m_axi_awlen;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  output [0:0]m_axi_awlock;
  output [3:0]m_axi_awcache;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awqos;
  output [3:0]m_axi_awregion;
  output [0:0]m_axi_awuser;
  output m_axi_awvalid;
  input m_axi_awready;
  output [0:0]m_axi_wid;
  output [63:0]m_axi_wdata;
  output [7:0]m_axi_wstrb;
  output m_axi_wlast;
  output [0:0]m_axi_wuser;
  output m_axi_wvalid;
  input m_axi_wready;
  input [0:0]m_axi_bid;
  input [1:0]m_axi_bresp;
  input [0:0]m_axi_buser;
  input m_axi_bvalid;
  output m_axi_bready;
  input [0:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input [0:0]s_axi_arlock;
  input [3:0]s_axi_arcache;
  input [2:0]s_axi_arprot;
  input [3:0]s_axi_arqos;
  input [3:0]s_axi_arregion;
  input [0:0]s_axi_aruser;
  input s_axi_arvalid;
  output s_axi_arready;
  output [0:0]s_axi_rid;
  output [63:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output [0:0]s_axi_ruser;
  output s_axi_rvalid;
  input s_axi_rready;
  output [0:0]m_axi_arid;
  output [31:0]m_axi_araddr;
  output [7:0]m_axi_arlen;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  output [0:0]m_axi_arlock;
  output [3:0]m_axi_arcache;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arqos;
  output [3:0]m_axi_arregion;
  output [0:0]m_axi_aruser;
  output m_axi_arvalid;
  input m_axi_arready;
  input [0:0]m_axi_rid;
  input [63:0]m_axi_rdata;
  input [1:0]m_axi_rresp;
  input m_axi_rlast;
  input [0:0]m_axi_ruser;
  input m_axi_rvalid;
  output m_axi_rready;
  input s_axis_tvalid;
  output s_axis_tready;
  input [7:0]s_axis_tdata;
  input [0:0]s_axis_tstrb;
  input [0:0]s_axis_tkeep;
  input s_axis_tlast;
  input [0:0]s_axis_tid;
  input [0:0]s_axis_tdest;
  input [3:0]s_axis_tuser;
  output m_axis_tvalid;
  input m_axis_tready;
  output [7:0]m_axis_tdata;
  output [0:0]m_axis_tstrb;
  output [0:0]m_axis_tkeep;
  output m_axis_tlast;
  output [0:0]m_axis_tid;
  output [0:0]m_axis_tdest;
  output [3:0]m_axis_tuser;
  input axi_aw_injectsbiterr;
  input axi_aw_injectdbiterr;
  input [3:0]axi_aw_prog_full_thresh;
  input [3:0]axi_aw_prog_empty_thresh;
  output [4:0]axi_aw_data_count;
  output [4:0]axi_aw_wr_data_count;
  output [4:0]axi_aw_rd_data_count;
  output axi_aw_sbiterr;
  output axi_aw_dbiterr;
  output axi_aw_overflow;
  output axi_aw_underflow;
  output axi_aw_prog_full;
  output axi_aw_prog_empty;
  input axi_w_injectsbiterr;
  input axi_w_injectdbiterr;
  input [9:0]axi_w_prog_full_thresh;
  input [9:0]axi_w_prog_empty_thresh;
  output [10:0]axi_w_data_count;
  output [10:0]axi_w_wr_data_count;
  output [10:0]axi_w_rd_data_count;
  output axi_w_sbiterr;
  output axi_w_dbiterr;
  output axi_w_overflow;
  output axi_w_underflow;
  output axi_w_prog_full;
  output axi_w_prog_empty;
  input axi_b_injectsbiterr;
  input axi_b_injectdbiterr;
  input [3:0]axi_b_prog_full_thresh;
  input [3:0]axi_b_prog_empty_thresh;
  output [4:0]axi_b_data_count;
  output [4:0]axi_b_wr_data_count;
  output [4:0]axi_b_rd_data_count;
  output axi_b_sbiterr;
  output axi_b_dbiterr;
  output axi_b_overflow;
  output axi_b_underflow;
  output axi_b_prog_full;
  output axi_b_prog_empty;
  input axi_ar_injectsbiterr;
  input axi_ar_injectdbiterr;
  input [3:0]axi_ar_prog_full_thresh;
  input [3:0]axi_ar_prog_empty_thresh;
  output [4:0]axi_ar_data_count;
  output [4:0]axi_ar_wr_data_count;
  output [4:0]axi_ar_rd_data_count;
  output axi_ar_sbiterr;
  output axi_ar_dbiterr;
  output axi_ar_overflow;
  output axi_ar_underflow;
  output axi_ar_prog_full;
  output axi_ar_prog_empty;
  input axi_r_injectsbiterr;
  input axi_r_injectdbiterr;
  input [9:0]axi_r_prog_full_thresh;
  input [9:0]axi_r_prog_empty_thresh;
  output [10:0]axi_r_data_count;
  output [10:0]axi_r_wr_data_count;
  output [10:0]axi_r_rd_data_count;
  output axi_r_sbiterr;
  output axi_r_dbiterr;
  output axi_r_overflow;
  output axi_r_underflow;
  output axi_r_prog_full;
  output axi_r_prog_empty;
  input axis_injectsbiterr;
  input axis_injectdbiterr;
  input [9:0]axis_prog_full_thresh;
  input [9:0]axis_prog_empty_thresh;
  output [10:0]axis_data_count;
  output [10:0]axis_wr_data_count;
  output [10:0]axis_rd_data_count;
  output axis_sbiterr;
  output axis_dbiterr;
  output axis_overflow;
  output axis_underflow;
  output axis_prog_full;
  output axis_prog_empty;

  wire \<const0> ;
  wire \<const1> ;
  wire clk;
  wire [13:0]data_count;
  wire [63:0]din;
  wire [63:0]dout;
  wire empty;
  wire full;
  wire rd_en;
  wire valid;
  wire wr_en;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign axi_ar_data_count[4] = \<const0> ;
  assign axi_ar_data_count[3] = \<const0> ;
  assign axi_ar_data_count[2] = \<const0> ;
  assign axi_ar_data_count[1] = \<const0> ;
  assign axi_ar_data_count[0] = \<const0> ;
  assign axi_ar_dbiterr = \<const0> ;
  assign axi_ar_overflow = \<const0> ;
  assign axi_ar_prog_empty = \<const1> ;
  assign axi_ar_prog_full = \<const0> ;
  assign axi_ar_rd_data_count[4] = \<const0> ;
  assign axi_ar_rd_data_count[3] = \<const0> ;
  assign axi_ar_rd_data_count[2] = \<const0> ;
  assign axi_ar_rd_data_count[1] = \<const0> ;
  assign axi_ar_rd_data_count[0] = \<const0> ;
  assign axi_ar_sbiterr = \<const0> ;
  assign axi_ar_underflow = \<const0> ;
  assign axi_ar_wr_data_count[4] = \<const0> ;
  assign axi_ar_wr_data_count[3] = \<const0> ;
  assign axi_ar_wr_data_count[2] = \<const0> ;
  assign axi_ar_wr_data_count[1] = \<const0> ;
  assign axi_ar_wr_data_count[0] = \<const0> ;
  assign axi_aw_data_count[4] = \<const0> ;
  assign axi_aw_data_count[3] = \<const0> ;
  assign axi_aw_data_count[2] = \<const0> ;
  assign axi_aw_data_count[1] = \<const0> ;
  assign axi_aw_data_count[0] = \<const0> ;
  assign axi_aw_dbiterr = \<const0> ;
  assign axi_aw_overflow = \<const0> ;
  assign axi_aw_prog_empty = \<const1> ;
  assign axi_aw_prog_full = \<const0> ;
  assign axi_aw_rd_data_count[4] = \<const0> ;
  assign axi_aw_rd_data_count[3] = \<const0> ;
  assign axi_aw_rd_data_count[2] = \<const0> ;
  assign axi_aw_rd_data_count[1] = \<const0> ;
  assign axi_aw_rd_data_count[0] = \<const0> ;
  assign axi_aw_sbiterr = \<const0> ;
  assign axi_aw_underflow = \<const0> ;
  assign axi_aw_wr_data_count[4] = \<const0> ;
  assign axi_aw_wr_data_count[3] = \<const0> ;
  assign axi_aw_wr_data_count[2] = \<const0> ;
  assign axi_aw_wr_data_count[1] = \<const0> ;
  assign axi_aw_wr_data_count[0] = \<const0> ;
  assign axi_b_data_count[4] = \<const0> ;
  assign axi_b_data_count[3] = \<const0> ;
  assign axi_b_data_count[2] = \<const0> ;
  assign axi_b_data_count[1] = \<const0> ;
  assign axi_b_data_count[0] = \<const0> ;
  assign axi_b_dbiterr = \<const0> ;
  assign axi_b_overflow = \<const0> ;
  assign axi_b_prog_empty = \<const1> ;
  assign axi_b_prog_full = \<const0> ;
  assign axi_b_rd_data_count[4] = \<const0> ;
  assign axi_b_rd_data_count[3] = \<const0> ;
  assign axi_b_rd_data_count[2] = \<const0> ;
  assign axi_b_rd_data_count[1] = \<const0> ;
  assign axi_b_rd_data_count[0] = \<const0> ;
  assign axi_b_sbiterr = \<const0> ;
  assign axi_b_underflow = \<const0> ;
  assign axi_b_wr_data_count[4] = \<const0> ;
  assign axi_b_wr_data_count[3] = \<const0> ;
  assign axi_b_wr_data_count[2] = \<const0> ;
  assign axi_b_wr_data_count[1] = \<const0> ;
  assign axi_b_wr_data_count[0] = \<const0> ;
  assign axi_r_data_count[10] = \<const0> ;
  assign axi_r_data_count[9] = \<const0> ;
  assign axi_r_data_count[8] = \<const0> ;
  assign axi_r_data_count[7] = \<const0> ;
  assign axi_r_data_count[6] = \<const0> ;
  assign axi_r_data_count[5] = \<const0> ;
  assign axi_r_data_count[4] = \<const0> ;
  assign axi_r_data_count[3] = \<const0> ;
  assign axi_r_data_count[2] = \<const0> ;
  assign axi_r_data_count[1] = \<const0> ;
  assign axi_r_data_count[0] = \<const0> ;
  assign axi_r_dbiterr = \<const0> ;
  assign axi_r_overflow = \<const0> ;
  assign axi_r_prog_empty = \<const1> ;
  assign axi_r_prog_full = \<const0> ;
  assign axi_r_rd_data_count[10] = \<const0> ;
  assign axi_r_rd_data_count[9] = \<const0> ;
  assign axi_r_rd_data_count[8] = \<const0> ;
  assign axi_r_rd_data_count[7] = \<const0> ;
  assign axi_r_rd_data_count[6] = \<const0> ;
  assign axi_r_rd_data_count[5] = \<const0> ;
  assign axi_r_rd_data_count[4] = \<const0> ;
  assign axi_r_rd_data_count[3] = \<const0> ;
  assign axi_r_rd_data_count[2] = \<const0> ;
  assign axi_r_rd_data_count[1] = \<const0> ;
  assign axi_r_rd_data_count[0] = \<const0> ;
  assign axi_r_sbiterr = \<const0> ;
  assign axi_r_underflow = \<const0> ;
  assign axi_r_wr_data_count[10] = \<const0> ;
  assign axi_r_wr_data_count[9] = \<const0> ;
  assign axi_r_wr_data_count[8] = \<const0> ;
  assign axi_r_wr_data_count[7] = \<const0> ;
  assign axi_r_wr_data_count[6] = \<const0> ;
  assign axi_r_wr_data_count[5] = \<const0> ;
  assign axi_r_wr_data_count[4] = \<const0> ;
  assign axi_r_wr_data_count[3] = \<const0> ;
  assign axi_r_wr_data_count[2] = \<const0> ;
  assign axi_r_wr_data_count[1] = \<const0> ;
  assign axi_r_wr_data_count[0] = \<const0> ;
  assign axi_w_data_count[10] = \<const0> ;
  assign axi_w_data_count[9] = \<const0> ;
  assign axi_w_data_count[8] = \<const0> ;
  assign axi_w_data_count[7] = \<const0> ;
  assign axi_w_data_count[6] = \<const0> ;
  assign axi_w_data_count[5] = \<const0> ;
  assign axi_w_data_count[4] = \<const0> ;
  assign axi_w_data_count[3] = \<const0> ;
  assign axi_w_data_count[2] = \<const0> ;
  assign axi_w_data_count[1] = \<const0> ;
  assign axi_w_data_count[0] = \<const0> ;
  assign axi_w_dbiterr = \<const0> ;
  assign axi_w_overflow = \<const0> ;
  assign axi_w_prog_empty = \<const1> ;
  assign axi_w_prog_full = \<const0> ;
  assign axi_w_rd_data_count[10] = \<const0> ;
  assign axi_w_rd_data_count[9] = \<const0> ;
  assign axi_w_rd_data_count[8] = \<const0> ;
  assign axi_w_rd_data_count[7] = \<const0> ;
  assign axi_w_rd_data_count[6] = \<const0> ;
  assign axi_w_rd_data_count[5] = \<const0> ;
  assign axi_w_rd_data_count[4] = \<const0> ;
  assign axi_w_rd_data_count[3] = \<const0> ;
  assign axi_w_rd_data_count[2] = \<const0> ;
  assign axi_w_rd_data_count[1] = \<const0> ;
  assign axi_w_rd_data_count[0] = \<const0> ;
  assign axi_w_sbiterr = \<const0> ;
  assign axi_w_underflow = \<const0> ;
  assign axi_w_wr_data_count[10] = \<const0> ;
  assign axi_w_wr_data_count[9] = \<const0> ;
  assign axi_w_wr_data_count[8] = \<const0> ;
  assign axi_w_wr_data_count[7] = \<const0> ;
  assign axi_w_wr_data_count[6] = \<const0> ;
  assign axi_w_wr_data_count[5] = \<const0> ;
  assign axi_w_wr_data_count[4] = \<const0> ;
  assign axi_w_wr_data_count[3] = \<const0> ;
  assign axi_w_wr_data_count[2] = \<const0> ;
  assign axi_w_wr_data_count[1] = \<const0> ;
  assign axi_w_wr_data_count[0] = \<const0> ;
  assign axis_data_count[10] = \<const0> ;
  assign axis_data_count[9] = \<const0> ;
  assign axis_data_count[8] = \<const0> ;
  assign axis_data_count[7] = \<const0> ;
  assign axis_data_count[6] = \<const0> ;
  assign axis_data_count[5] = \<const0> ;
  assign axis_data_count[4] = \<const0> ;
  assign axis_data_count[3] = \<const0> ;
  assign axis_data_count[2] = \<const0> ;
  assign axis_data_count[1] = \<const0> ;
  assign axis_data_count[0] = \<const0> ;
  assign axis_dbiterr = \<const0> ;
  assign axis_overflow = \<const0> ;
  assign axis_prog_empty = \<const1> ;
  assign axis_prog_full = \<const0> ;
  assign axis_rd_data_count[10] = \<const0> ;
  assign axis_rd_data_count[9] = \<const0> ;
  assign axis_rd_data_count[8] = \<const0> ;
  assign axis_rd_data_count[7] = \<const0> ;
  assign axis_rd_data_count[6] = \<const0> ;
  assign axis_rd_data_count[5] = \<const0> ;
  assign axis_rd_data_count[4] = \<const0> ;
  assign axis_rd_data_count[3] = \<const0> ;
  assign axis_rd_data_count[2] = \<const0> ;
  assign axis_rd_data_count[1] = \<const0> ;
  assign axis_rd_data_count[0] = \<const0> ;
  assign axis_sbiterr = \<const0> ;
  assign axis_underflow = \<const0> ;
  assign axis_wr_data_count[10] = \<const0> ;
  assign axis_wr_data_count[9] = \<const0> ;
  assign axis_wr_data_count[8] = \<const0> ;
  assign axis_wr_data_count[7] = \<const0> ;
  assign axis_wr_data_count[6] = \<const0> ;
  assign axis_wr_data_count[5] = \<const0> ;
  assign axis_wr_data_count[4] = \<const0> ;
  assign axis_wr_data_count[3] = \<const0> ;
  assign axis_wr_data_count[2] = \<const0> ;
  assign axis_wr_data_count[1] = \<const0> ;
  assign axis_wr_data_count[0] = \<const0> ;
  assign dbiterr = \<const0> ;
  assign m_axi_araddr[31] = \<const0> ;
  assign m_axi_araddr[30] = \<const0> ;
  assign m_axi_araddr[29] = \<const0> ;
  assign m_axi_araddr[28] = \<const0> ;
  assign m_axi_araddr[27] = \<const0> ;
  assign m_axi_araddr[26] = \<const0> ;
  assign m_axi_araddr[25] = \<const0> ;
  assign m_axi_araddr[24] = \<const0> ;
  assign m_axi_araddr[23] = \<const0> ;
  assign m_axi_araddr[22] = \<const0> ;
  assign m_axi_araddr[21] = \<const0> ;
  assign m_axi_araddr[20] = \<const0> ;
  assign m_axi_araddr[19] = \<const0> ;
  assign m_axi_araddr[18] = \<const0> ;
  assign m_axi_araddr[17] = \<const0> ;
  assign m_axi_araddr[16] = \<const0> ;
  assign m_axi_araddr[15] = \<const0> ;
  assign m_axi_araddr[14] = \<const0> ;
  assign m_axi_araddr[13] = \<const0> ;
  assign m_axi_araddr[12] = \<const0> ;
  assign m_axi_araddr[11] = \<const0> ;
  assign m_axi_araddr[10] = \<const0> ;
  assign m_axi_araddr[9] = \<const0> ;
  assign m_axi_araddr[8] = \<const0> ;
  assign m_axi_araddr[7] = \<const0> ;
  assign m_axi_araddr[6] = \<const0> ;
  assign m_axi_araddr[5] = \<const0> ;
  assign m_axi_araddr[4] = \<const0> ;
  assign m_axi_araddr[3] = \<const0> ;
  assign m_axi_araddr[2] = \<const0> ;
  assign m_axi_araddr[1] = \<const0> ;
  assign m_axi_araddr[0] = \<const0> ;
  assign m_axi_arburst[1] = \<const0> ;
  assign m_axi_arburst[0] = \<const0> ;
  assign m_axi_arcache[3] = \<const0> ;
  assign m_axi_arcache[2] = \<const0> ;
  assign m_axi_arcache[1] = \<const0> ;
  assign m_axi_arcache[0] = \<const0> ;
  assign m_axi_arid[0] = \<const0> ;
  assign m_axi_arlen[7] = \<const0> ;
  assign m_axi_arlen[6] = \<const0> ;
  assign m_axi_arlen[5] = \<const0> ;
  assign m_axi_arlen[4] = \<const0> ;
  assign m_axi_arlen[3] = \<const0> ;
  assign m_axi_arlen[2] = \<const0> ;
  assign m_axi_arlen[1] = \<const0> ;
  assign m_axi_arlen[0] = \<const0> ;
  assign m_axi_arlock[0] = \<const0> ;
  assign m_axi_arprot[2] = \<const0> ;
  assign m_axi_arprot[1] = \<const0> ;
  assign m_axi_arprot[0] = \<const0> ;
  assign m_axi_arqos[3] = \<const0> ;
  assign m_axi_arqos[2] = \<const0> ;
  assign m_axi_arqos[1] = \<const0> ;
  assign m_axi_arqos[0] = \<const0> ;
  assign m_axi_arregion[3] = \<const0> ;
  assign m_axi_arregion[2] = \<const0> ;
  assign m_axi_arregion[1] = \<const0> ;
  assign m_axi_arregion[0] = \<const0> ;
  assign m_axi_arsize[2] = \<const0> ;
  assign m_axi_arsize[1] = \<const0> ;
  assign m_axi_arsize[0] = \<const0> ;
  assign m_axi_aruser[0] = \<const0> ;
  assign m_axi_arvalid = \<const0> ;
  assign m_axi_awaddr[31] = \<const0> ;
  assign m_axi_awaddr[30] = \<const0> ;
  assign m_axi_awaddr[29] = \<const0> ;
  assign m_axi_awaddr[28] = \<const0> ;
  assign m_axi_awaddr[27] = \<const0> ;
  assign m_axi_awaddr[26] = \<const0> ;
  assign m_axi_awaddr[25] = \<const0> ;
  assign m_axi_awaddr[24] = \<const0> ;
  assign m_axi_awaddr[23] = \<const0> ;
  assign m_axi_awaddr[22] = \<const0> ;
  assign m_axi_awaddr[21] = \<const0> ;
  assign m_axi_awaddr[20] = \<const0> ;
  assign m_axi_awaddr[19] = \<const0> ;
  assign m_axi_awaddr[18] = \<const0> ;
  assign m_axi_awaddr[17] = \<const0> ;
  assign m_axi_awaddr[16] = \<const0> ;
  assign m_axi_awaddr[15] = \<const0> ;
  assign m_axi_awaddr[14] = \<const0> ;
  assign m_axi_awaddr[13] = \<const0> ;
  assign m_axi_awaddr[12] = \<const0> ;
  assign m_axi_awaddr[11] = \<const0> ;
  assign m_axi_awaddr[10] = \<const0> ;
  assign m_axi_awaddr[9] = \<const0> ;
  assign m_axi_awaddr[8] = \<const0> ;
  assign m_axi_awaddr[7] = \<const0> ;
  assign m_axi_awaddr[6] = \<const0> ;
  assign m_axi_awaddr[5] = \<const0> ;
  assign m_axi_awaddr[4] = \<const0> ;
  assign m_axi_awaddr[3] = \<const0> ;
  assign m_axi_awaddr[2] = \<const0> ;
  assign m_axi_awaddr[1] = \<const0> ;
  assign m_axi_awaddr[0] = \<const0> ;
  assign m_axi_awburst[1] = \<const0> ;
  assign m_axi_awburst[0] = \<const0> ;
  assign m_axi_awcache[3] = \<const0> ;
  assign m_axi_awcache[2] = \<const0> ;
  assign m_axi_awcache[1] = \<const0> ;
  assign m_axi_awcache[0] = \<const0> ;
  assign m_axi_awid[0] = \<const0> ;
  assign m_axi_awlen[7] = \<const0> ;
  assign m_axi_awlen[6] = \<const0> ;
  assign m_axi_awlen[5] = \<const0> ;
  assign m_axi_awlen[4] = \<const0> ;
  assign m_axi_awlen[3] = \<const0> ;
  assign m_axi_awlen[2] = \<const0> ;
  assign m_axi_awlen[1] = \<const0> ;
  assign m_axi_awlen[0] = \<const0> ;
  assign m_axi_awlock[0] = \<const0> ;
  assign m_axi_awprot[2] = \<const0> ;
  assign m_axi_awprot[1] = \<const0> ;
  assign m_axi_awprot[0] = \<const0> ;
  assign m_axi_awqos[3] = \<const0> ;
  assign m_axi_awqos[2] = \<const0> ;
  assign m_axi_awqos[1] = \<const0> ;
  assign m_axi_awqos[0] = \<const0> ;
  assign m_axi_awregion[3] = \<const0> ;
  assign m_axi_awregion[2] = \<const0> ;
  assign m_axi_awregion[1] = \<const0> ;
  assign m_axi_awregion[0] = \<const0> ;
  assign m_axi_awsize[2] = \<const0> ;
  assign m_axi_awsize[1] = \<const0> ;
  assign m_axi_awsize[0] = \<const0> ;
  assign m_axi_awuser[0] = \<const0> ;
  assign m_axi_awvalid = \<const0> ;
  assign m_axi_bready = \<const0> ;
  assign m_axi_rready = \<const0> ;
  assign m_axi_wdata[63] = \<const0> ;
  assign m_axi_wdata[62] = \<const0> ;
  assign m_axi_wdata[61] = \<const0> ;
  assign m_axi_wdata[60] = \<const0> ;
  assign m_axi_wdata[59] = \<const0> ;
  assign m_axi_wdata[58] = \<const0> ;
  assign m_axi_wdata[57] = \<const0> ;
  assign m_axi_wdata[56] = \<const0> ;
  assign m_axi_wdata[55] = \<const0> ;
  assign m_axi_wdata[54] = \<const0> ;
  assign m_axi_wdata[53] = \<const0> ;
  assign m_axi_wdata[52] = \<const0> ;
  assign m_axi_wdata[51] = \<const0> ;
  assign m_axi_wdata[50] = \<const0> ;
  assign m_axi_wdata[49] = \<const0> ;
  assign m_axi_wdata[48] = \<const0> ;
  assign m_axi_wdata[47] = \<const0> ;
  assign m_axi_wdata[46] = \<const0> ;
  assign m_axi_wdata[45] = \<const0> ;
  assign m_axi_wdata[44] = \<const0> ;
  assign m_axi_wdata[43] = \<const0> ;
  assign m_axi_wdata[42] = \<const0> ;
  assign m_axi_wdata[41] = \<const0> ;
  assign m_axi_wdata[40] = \<const0> ;
  assign m_axi_wdata[39] = \<const0> ;
  assign m_axi_wdata[38] = \<const0> ;
  assign m_axi_wdata[37] = \<const0> ;
  assign m_axi_wdata[36] = \<const0> ;
  assign m_axi_wdata[35] = \<const0> ;
  assign m_axi_wdata[34] = \<const0> ;
  assign m_axi_wdata[33] = \<const0> ;
  assign m_axi_wdata[32] = \<const0> ;
  assign m_axi_wdata[31] = \<const0> ;
  assign m_axi_wdata[30] = \<const0> ;
  assign m_axi_wdata[29] = \<const0> ;
  assign m_axi_wdata[28] = \<const0> ;
  assign m_axi_wdata[27] = \<const0> ;
  assign m_axi_wdata[26] = \<const0> ;
  assign m_axi_wdata[25] = \<const0> ;
  assign m_axi_wdata[24] = \<const0> ;
  assign m_axi_wdata[23] = \<const0> ;
  assign m_axi_wdata[22] = \<const0> ;
  assign m_axi_wdata[21] = \<const0> ;
  assign m_axi_wdata[20] = \<const0> ;
  assign m_axi_wdata[19] = \<const0> ;
  assign m_axi_wdata[18] = \<const0> ;
  assign m_axi_wdata[17] = \<const0> ;
  assign m_axi_wdata[16] = \<const0> ;
  assign m_axi_wdata[15] = \<const0> ;
  assign m_axi_wdata[14] = \<const0> ;
  assign m_axi_wdata[13] = \<const0> ;
  assign m_axi_wdata[12] = \<const0> ;
  assign m_axi_wdata[11] = \<const0> ;
  assign m_axi_wdata[10] = \<const0> ;
  assign m_axi_wdata[9] = \<const0> ;
  assign m_axi_wdata[8] = \<const0> ;
  assign m_axi_wdata[7] = \<const0> ;
  assign m_axi_wdata[6] = \<const0> ;
  assign m_axi_wdata[5] = \<const0> ;
  assign m_axi_wdata[4] = \<const0> ;
  assign m_axi_wdata[3] = \<const0> ;
  assign m_axi_wdata[2] = \<const0> ;
  assign m_axi_wdata[1] = \<const0> ;
  assign m_axi_wdata[0] = \<const0> ;
  assign m_axi_wid[0] = \<const0> ;
  assign m_axi_wlast = \<const0> ;
  assign m_axi_wstrb[7] = \<const0> ;
  assign m_axi_wstrb[6] = \<const0> ;
  assign m_axi_wstrb[5] = \<const0> ;
  assign m_axi_wstrb[4] = \<const0> ;
  assign m_axi_wstrb[3] = \<const0> ;
  assign m_axi_wstrb[2] = \<const0> ;
  assign m_axi_wstrb[1] = \<const0> ;
  assign m_axi_wstrb[0] = \<const0> ;
  assign m_axi_wuser[0] = \<const0> ;
  assign m_axi_wvalid = \<const0> ;
  assign m_axis_tdata[7] = \<const0> ;
  assign m_axis_tdata[6] = \<const0> ;
  assign m_axis_tdata[5] = \<const0> ;
  assign m_axis_tdata[4] = \<const0> ;
  assign m_axis_tdata[3] = \<const0> ;
  assign m_axis_tdata[2] = \<const0> ;
  assign m_axis_tdata[1] = \<const0> ;
  assign m_axis_tdata[0] = \<const0> ;
  assign m_axis_tdest[0] = \<const0> ;
  assign m_axis_tid[0] = \<const0> ;
  assign m_axis_tkeep[0] = \<const0> ;
  assign m_axis_tlast = \<const0> ;
  assign m_axis_tstrb[0] = \<const0> ;
  assign m_axis_tuser[3] = \<const0> ;
  assign m_axis_tuser[2] = \<const0> ;
  assign m_axis_tuser[1] = \<const0> ;
  assign m_axis_tuser[0] = \<const0> ;
  assign m_axis_tvalid = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[13] = \<const0> ;
  assign rd_data_count[12] = \<const0> ;
  assign rd_data_count[11] = \<const0> ;
  assign rd_data_count[10] = \<const0> ;
  assign rd_data_count[9] = \<const0> ;
  assign rd_data_count[8] = \<const0> ;
  assign rd_data_count[7] = \<const0> ;
  assign rd_data_count[6] = \<const0> ;
  assign rd_data_count[5] = \<const0> ;
  assign rd_data_count[4] = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_buser[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_rdata[63] = \<const0> ;
  assign s_axi_rdata[62] = \<const0> ;
  assign s_axi_rdata[61] = \<const0> ;
  assign s_axi_rdata[60] = \<const0> ;
  assign s_axi_rdata[59] = \<const0> ;
  assign s_axi_rdata[58] = \<const0> ;
  assign s_axi_rdata[57] = \<const0> ;
  assign s_axi_rdata[56] = \<const0> ;
  assign s_axi_rdata[55] = \<const0> ;
  assign s_axi_rdata[54] = \<const0> ;
  assign s_axi_rdata[53] = \<const0> ;
  assign s_axi_rdata[52] = \<const0> ;
  assign s_axi_rdata[51] = \<const0> ;
  assign s_axi_rdata[50] = \<const0> ;
  assign s_axi_rdata[49] = \<const0> ;
  assign s_axi_rdata[48] = \<const0> ;
  assign s_axi_rdata[47] = \<const0> ;
  assign s_axi_rdata[46] = \<const0> ;
  assign s_axi_rdata[45] = \<const0> ;
  assign s_axi_rdata[44] = \<const0> ;
  assign s_axi_rdata[43] = \<const0> ;
  assign s_axi_rdata[42] = \<const0> ;
  assign s_axi_rdata[41] = \<const0> ;
  assign s_axi_rdata[40] = \<const0> ;
  assign s_axi_rdata[39] = \<const0> ;
  assign s_axi_rdata[38] = \<const0> ;
  assign s_axi_rdata[37] = \<const0> ;
  assign s_axi_rdata[36] = \<const0> ;
  assign s_axi_rdata[35] = \<const0> ;
  assign s_axi_rdata[34] = \<const0> ;
  assign s_axi_rdata[33] = \<const0> ;
  assign s_axi_rdata[32] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_ruser[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign s_axis_tready = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[13] = \<const0> ;
  assign wr_data_count[12] = \<const0> ;
  assign wr_data_count[11] = \<const0> ;
  assign wr_data_count[10] = \<const0> ;
  assign wr_data_count[9] = \<const0> ;
  assign wr_data_count[8] = \<const0> ;
  assign wr_data_count[7] = \<const0> ;
  assign wr_data_count[6] = \<const0> ;
  assign wr_data_count[5] = \<const0> ;
  assign wr_data_count[4] = \<const0> ;
  assign wr_data_count[3] = \<const0> ;
  assign wr_data_count[2] = \<const0> ;
  assign wr_data_count[1] = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_synth__parameterized0_73 inst_fifo_gen
       (.VALID(valid),
        .clk(clk),
        .data_count(data_count),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_en(rd_en),
        .wr_en(wr_en));
endmodule

(* C_ADD_NGC_CONSTRAINT = "0" *) (* C_APPLICATION_TYPE_AXIS = "0" *) (* C_APPLICATION_TYPE_RACH = "0" *) 
(* C_APPLICATION_TYPE_RDCH = "0" *) (* C_APPLICATION_TYPE_WACH = "0" *) (* C_APPLICATION_TYPE_WDCH = "0" *) 
(* C_APPLICATION_TYPE_WRCH = "0" *) (* C_AXIS_TDATA_WIDTH = "8" *) (* C_AXIS_TDEST_WIDTH = "1" *) 
(* C_AXIS_TID_WIDTH = "1" *) (* C_AXIS_TKEEP_WIDTH = "1" *) (* C_AXIS_TSTRB_WIDTH = "1" *) 
(* C_AXIS_TUSER_WIDTH = "4" *) (* C_AXIS_TYPE = "0" *) (* C_AXI_ADDR_WIDTH = "32" *) 
(* C_AXI_ARUSER_WIDTH = "1" *) (* C_AXI_AWUSER_WIDTH = "1" *) (* C_AXI_BUSER_WIDTH = "1" *) 
(* C_AXI_DATA_WIDTH = "64" *) (* C_AXI_ID_WIDTH = "1" *) (* C_AXI_LEN_WIDTH = "8" *) 
(* C_AXI_LOCK_WIDTH = "1" *) (* C_AXI_RUSER_WIDTH = "1" *) (* C_AXI_TYPE = "1" *) 
(* C_AXI_WUSER_WIDTH = "1" *) (* C_COMMON_CLOCK = "1" *) (* C_COUNT_TYPE = "0" *) 
(* C_DATA_COUNT_WIDTH = "14" *) (* C_DEFAULT_VALUE = "BlankString" *) (* C_DIN_WIDTH = "64" *) 
(* C_DIN_WIDTH_AXIS = "1" *) (* C_DIN_WIDTH_RACH = "32" *) (* C_DIN_WIDTH_RDCH = "64" *) 
(* C_DIN_WIDTH_WACH = "1" *) (* C_DIN_WIDTH_WDCH = "64" *) (* C_DIN_WIDTH_WRCH = "2" *) 
(* C_DOUT_RST_VAL = "0" *) (* C_DOUT_WIDTH = "64" *) (* C_ENABLE_RLOCS = "0" *) 
(* C_ENABLE_RST_SYNC = "1" *) (* C_EN_SAFETY_CKT = "0" *) (* C_ERROR_INJECTION_TYPE = "0" *) 
(* C_ERROR_INJECTION_TYPE_AXIS = "0" *) (* C_ERROR_INJECTION_TYPE_RACH = "0" *) (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
(* C_ERROR_INJECTION_TYPE_WACH = "0" *) (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
(* C_FAMILY = "zynq" *) (* C_FULL_FLAGS_RST_VAL = "0" *) (* C_HAS_ALMOST_EMPTY = "0" *) 
(* C_HAS_ALMOST_FULL = "0" *) (* C_HAS_AXIS_TDATA = "1" *) (* C_HAS_AXIS_TDEST = "0" *) 
(* C_HAS_AXIS_TID = "0" *) (* C_HAS_AXIS_TKEEP = "0" *) (* C_HAS_AXIS_TLAST = "0" *) 
(* C_HAS_AXIS_TREADY = "1" *) (* C_HAS_AXIS_TSTRB = "0" *) (* C_HAS_AXIS_TUSER = "1" *) 
(* C_HAS_AXI_ARUSER = "0" *) (* C_HAS_AXI_AWUSER = "0" *) (* C_HAS_AXI_BUSER = "0" *) 
(* C_HAS_AXI_ID = "0" *) (* C_HAS_AXI_RD_CHANNEL = "1" *) (* C_HAS_AXI_RUSER = "0" *) 
(* C_HAS_AXI_WR_CHANNEL = "1" *) (* C_HAS_AXI_WUSER = "0" *) (* C_HAS_BACKUP = "0" *) 
(* C_HAS_DATA_COUNT = "1" *) (* C_HAS_DATA_COUNTS_AXIS = "0" *) (* C_HAS_DATA_COUNTS_RACH = "0" *) 
(* C_HAS_DATA_COUNTS_RDCH = "0" *) (* C_HAS_DATA_COUNTS_WACH = "0" *) (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
(* C_HAS_DATA_COUNTS_WRCH = "0" *) (* C_HAS_INT_CLK = "0" *) (* C_HAS_MASTER_CE = "0" *) 
(* C_HAS_MEMINIT_FILE = "0" *) (* C_HAS_OVERFLOW = "0" *) (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
(* C_HAS_PROG_FLAGS_RACH = "0" *) (* C_HAS_PROG_FLAGS_RDCH = "0" *) (* C_HAS_PROG_FLAGS_WACH = "0" *) 
(* C_HAS_PROG_FLAGS_WDCH = "0" *) (* C_HAS_PROG_FLAGS_WRCH = "0" *) (* C_HAS_RD_DATA_COUNT = "0" *) 
(* C_HAS_RD_RST = "0" *) (* C_HAS_RST = "0" *) (* C_HAS_SLAVE_CE = "0" *) 
(* C_HAS_SRST = "0" *) (* C_HAS_UNDERFLOW = "0" *) (* C_HAS_VALID = "1" *) 
(* C_HAS_WR_ACK = "0" *) (* C_HAS_WR_DATA_COUNT = "0" *) (* C_HAS_WR_RST = "0" *) 
(* C_IMPLEMENTATION_TYPE = "0" *) (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
(* C_IMPLEMENTATION_TYPE_RDCH = "1" *) (* C_IMPLEMENTATION_TYPE_WACH = "1" *) (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
(* C_IMPLEMENTATION_TYPE_WRCH = "1" *) (* C_INIT_WR_PNTR_VAL = "0" *) (* C_INTERFACE_TYPE = "0" *) 
(* C_MEMORY_TYPE = "1" *) (* C_MIF_FILE_NAME = "BlankString" *) (* C_MSGON_VAL = "1" *) 
(* C_OPTIMIZATION_MODE = "0" *) (* C_OVERFLOW_LOW = "0" *) (* C_POWER_SAVING_MODE = "0" *) 
(* C_PRELOAD_LATENCY = "0" *) (* C_PRELOAD_REGS = "1" *) (* C_PRIM_FIFO_TYPE = "8kx4" *) 
(* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) 
(* C_PRIM_FIFO_TYPE_WACH = "512x36" *) (* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL = "4" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "5" *) (* C_PROG_EMPTY_TYPE = "0" *) 
(* C_PROG_EMPTY_TYPE_AXIS = "0" *) (* C_PROG_EMPTY_TYPE_RACH = "0" *) (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
(* C_PROG_EMPTY_TYPE_WACH = "0" *) (* C_PROG_EMPTY_TYPE_WDCH = "0" *) (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL = "8191" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) (* C_PROG_FULL_THRESH_NEGATE_VAL = "8190" *) (* C_PROG_FULL_TYPE = "0" *) 
(* C_PROG_FULL_TYPE_AXIS = "0" *) (* C_PROG_FULL_TYPE_RACH = "0" *) (* C_PROG_FULL_TYPE_RDCH = "0" *) 
(* C_PROG_FULL_TYPE_WACH = "0" *) (* C_PROG_FULL_TYPE_WDCH = "0" *) (* C_PROG_FULL_TYPE_WRCH = "0" *) 
(* C_RACH_TYPE = "0" *) (* C_RDCH_TYPE = "0" *) (* C_RD_DATA_COUNT_WIDTH = "14" *) 
(* C_RD_DEPTH = "8192" *) (* C_RD_FREQ = "1" *) (* C_RD_PNTR_WIDTH = "13" *) 
(* C_REG_SLICE_MODE_AXIS = "0" *) (* C_REG_SLICE_MODE_RACH = "0" *) (* C_REG_SLICE_MODE_RDCH = "0" *) 
(* C_REG_SLICE_MODE_WACH = "0" *) (* C_REG_SLICE_MODE_WDCH = "0" *) (* C_REG_SLICE_MODE_WRCH = "0" *) 
(* C_SELECT_XPM = "0" *) (* C_SYNCHRONIZER_STAGE = "2" *) (* C_UNDERFLOW_LOW = "0" *) 
(* C_USE_COMMON_OVERFLOW = "0" *) (* C_USE_COMMON_UNDERFLOW = "0" *) (* C_USE_DEFAULT_SETTINGS = "0" *) 
(* C_USE_DOUT_RST = "0" *) (* C_USE_ECC = "0" *) (* C_USE_ECC_AXIS = "0" *) 
(* C_USE_ECC_RACH = "0" *) (* C_USE_ECC_RDCH = "0" *) (* C_USE_ECC_WACH = "0" *) 
(* C_USE_ECC_WDCH = "0" *) (* C_USE_ECC_WRCH = "0" *) (* C_USE_EMBEDDED_REG = "0" *) 
(* C_USE_FIFO16_FLAGS = "0" *) (* C_USE_FWFT_DATA_COUNT = "1" *) (* C_USE_PIPELINE_REG = "0" *) 
(* C_VALID_LOW = "0" *) (* C_WACH_TYPE = "0" *) (* C_WDCH_TYPE = "0" *) 
(* C_WRCH_TYPE = "0" *) (* C_WR_ACK_LOW = "0" *) (* C_WR_DATA_COUNT_WIDTH = "14" *) 
(* C_WR_DEPTH = "8192" *) (* C_WR_DEPTH_AXIS = "1024" *) (* C_WR_DEPTH_RACH = "16" *) 
(* C_WR_DEPTH_RDCH = "1024" *) (* C_WR_DEPTH_WACH = "16" *) (* C_WR_DEPTH_WDCH = "1024" *) 
(* C_WR_DEPTH_WRCH = "16" *) (* C_WR_FREQ = "1" *) (* C_WR_PNTR_WIDTH = "13" *) 
(* C_WR_PNTR_WIDTH_AXIS = "10" *) (* C_WR_PNTR_WIDTH_RACH = "4" *) (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
(* C_WR_PNTR_WIDTH_WACH = "4" *) (* C_WR_PNTR_WIDTH_WDCH = "10" *) (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
(* C_WR_RESPONSE_LATENCY = "1" *) (* ORIG_REF_NAME = "fifo_generator_v13_2_4" *) 
module effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4__parameterized1__2
   (backup,
    backup_marker,
    clk,
    rst,
    srst,
    wr_clk,
    wr_rst,
    rd_clk,
    rd_rst,
    din,
    wr_en,
    rd_en,
    prog_empty_thresh,
    prog_empty_thresh_assert,
    prog_empty_thresh_negate,
    prog_full_thresh,
    prog_full_thresh_assert,
    prog_full_thresh_negate,
    int_clk,
    injectdbiterr,
    injectsbiterr,
    sleep,
    dout,
    full,
    almost_full,
    wr_ack,
    overflow,
    empty,
    almost_empty,
    valid,
    underflow,
    data_count,
    rd_data_count,
    wr_data_count,
    prog_full,
    prog_empty,
    sbiterr,
    dbiterr,
    wr_rst_busy,
    rd_rst_busy,
    m_aclk,
    s_aclk,
    s_aresetn,
    m_aclk_en,
    s_aclk_en,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awlock,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awqos,
    s_axi_awregion,
    s_axi_awuser,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wid,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wuser,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_buser,
    s_axi_bvalid,
    s_axi_bready,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awqos,
    m_axi_awregion,
    m_axi_awuser,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wid,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wuser,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bid,
    m_axi_bresp,
    m_axi_buser,
    m_axi_bvalid,
    m_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arlock,
    s_axi_arcache,
    s_axi_arprot,
    s_axi_arqos,
    s_axi_arregion,
    s_axi_aruser,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_ruser,
    s_axi_rvalid,
    s_axi_rready,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arqos,
    m_axi_arregion,
    m_axi_aruser,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_ruser,
    m_axi_rvalid,
    m_axi_rready,
    s_axis_tvalid,
    s_axis_tready,
    s_axis_tdata,
    s_axis_tstrb,
    s_axis_tkeep,
    s_axis_tlast,
    s_axis_tid,
    s_axis_tdest,
    s_axis_tuser,
    m_axis_tvalid,
    m_axis_tready,
    m_axis_tdata,
    m_axis_tstrb,
    m_axis_tkeep,
    m_axis_tlast,
    m_axis_tid,
    m_axis_tdest,
    m_axis_tuser,
    axi_aw_injectsbiterr,
    axi_aw_injectdbiterr,
    axi_aw_prog_full_thresh,
    axi_aw_prog_empty_thresh,
    axi_aw_data_count,
    axi_aw_wr_data_count,
    axi_aw_rd_data_count,
    axi_aw_sbiterr,
    axi_aw_dbiterr,
    axi_aw_overflow,
    axi_aw_underflow,
    axi_aw_prog_full,
    axi_aw_prog_empty,
    axi_w_injectsbiterr,
    axi_w_injectdbiterr,
    axi_w_prog_full_thresh,
    axi_w_prog_empty_thresh,
    axi_w_data_count,
    axi_w_wr_data_count,
    axi_w_rd_data_count,
    axi_w_sbiterr,
    axi_w_dbiterr,
    axi_w_overflow,
    axi_w_underflow,
    axi_w_prog_full,
    axi_w_prog_empty,
    axi_b_injectsbiterr,
    axi_b_injectdbiterr,
    axi_b_prog_full_thresh,
    axi_b_prog_empty_thresh,
    axi_b_data_count,
    axi_b_wr_data_count,
    axi_b_rd_data_count,
    axi_b_sbiterr,
    axi_b_dbiterr,
    axi_b_overflow,
    axi_b_underflow,
    axi_b_prog_full,
    axi_b_prog_empty,
    axi_ar_injectsbiterr,
    axi_ar_injectdbiterr,
    axi_ar_prog_full_thresh,
    axi_ar_prog_empty_thresh,
    axi_ar_data_count,
    axi_ar_wr_data_count,
    axi_ar_rd_data_count,
    axi_ar_sbiterr,
    axi_ar_dbiterr,
    axi_ar_overflow,
    axi_ar_underflow,
    axi_ar_prog_full,
    axi_ar_prog_empty,
    axi_r_injectsbiterr,
    axi_r_injectdbiterr,
    axi_r_prog_full_thresh,
    axi_r_prog_empty_thresh,
    axi_r_data_count,
    axi_r_wr_data_count,
    axi_r_rd_data_count,
    axi_r_sbiterr,
    axi_r_dbiterr,
    axi_r_overflow,
    axi_r_underflow,
    axi_r_prog_full,
    axi_r_prog_empty,
    axis_injectsbiterr,
    axis_injectdbiterr,
    axis_prog_full_thresh,
    axis_prog_empty_thresh,
    axis_data_count,
    axis_wr_data_count,
    axis_rd_data_count,
    axis_sbiterr,
    axis_dbiterr,
    axis_overflow,
    axis_underflow,
    axis_prog_full,
    axis_prog_empty);
  input backup;
  input backup_marker;
  input clk;
  input rst;
  input srst;
  input wr_clk;
  input wr_rst;
  input rd_clk;
  input rd_rst;
  input [63:0]din;
  input wr_en;
  input rd_en;
  input [12:0]prog_empty_thresh;
  input [12:0]prog_empty_thresh_assert;
  input [12:0]prog_empty_thresh_negate;
  input [12:0]prog_full_thresh;
  input [12:0]prog_full_thresh_assert;
  input [12:0]prog_full_thresh_negate;
  input int_clk;
  input injectdbiterr;
  input injectsbiterr;
  input sleep;
  output [63:0]dout;
  output full;
  output almost_full;
  output wr_ack;
  output overflow;
  output empty;
  output almost_empty;
  output valid;
  output underflow;
  output [13:0]data_count;
  output [13:0]rd_data_count;
  output [13:0]wr_data_count;
  output prog_full;
  output prog_empty;
  output sbiterr;
  output dbiterr;
  output wr_rst_busy;
  output rd_rst_busy;
  input m_aclk;
  input s_aclk;
  input s_aresetn;
  input m_aclk_en;
  input s_aclk_en;
  input [0:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input [0:0]s_axi_awlock;
  input [3:0]s_axi_awcache;
  input [2:0]s_axi_awprot;
  input [3:0]s_axi_awqos;
  input [3:0]s_axi_awregion;
  input [0:0]s_axi_awuser;
  input s_axi_awvalid;
  output s_axi_awready;
  input [0:0]s_axi_wid;
  input [63:0]s_axi_wdata;
  input [7:0]s_axi_wstrb;
  input s_axi_wlast;
  input [0:0]s_axi_wuser;
  input s_axi_wvalid;
  output s_axi_wready;
  output [0:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output [0:0]s_axi_buser;
  output s_axi_bvalid;
  input s_axi_bready;
  output [0:0]m_axi_awid;
  output [31:0]m_axi_awaddr;
  output [7:0]m_axi_awlen;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  output [0:0]m_axi_awlock;
  output [3:0]m_axi_awcache;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awqos;
  output [3:0]m_axi_awregion;
  output [0:0]m_axi_awuser;
  output m_axi_awvalid;
  input m_axi_awready;
  output [0:0]m_axi_wid;
  output [63:0]m_axi_wdata;
  output [7:0]m_axi_wstrb;
  output m_axi_wlast;
  output [0:0]m_axi_wuser;
  output m_axi_wvalid;
  input m_axi_wready;
  input [0:0]m_axi_bid;
  input [1:0]m_axi_bresp;
  input [0:0]m_axi_buser;
  input m_axi_bvalid;
  output m_axi_bready;
  input [0:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input [0:0]s_axi_arlock;
  input [3:0]s_axi_arcache;
  input [2:0]s_axi_arprot;
  input [3:0]s_axi_arqos;
  input [3:0]s_axi_arregion;
  input [0:0]s_axi_aruser;
  input s_axi_arvalid;
  output s_axi_arready;
  output [0:0]s_axi_rid;
  output [63:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output [0:0]s_axi_ruser;
  output s_axi_rvalid;
  input s_axi_rready;
  output [0:0]m_axi_arid;
  output [31:0]m_axi_araddr;
  output [7:0]m_axi_arlen;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  output [0:0]m_axi_arlock;
  output [3:0]m_axi_arcache;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arqos;
  output [3:0]m_axi_arregion;
  output [0:0]m_axi_aruser;
  output m_axi_arvalid;
  input m_axi_arready;
  input [0:0]m_axi_rid;
  input [63:0]m_axi_rdata;
  input [1:0]m_axi_rresp;
  input m_axi_rlast;
  input [0:0]m_axi_ruser;
  input m_axi_rvalid;
  output m_axi_rready;
  input s_axis_tvalid;
  output s_axis_tready;
  input [7:0]s_axis_tdata;
  input [0:0]s_axis_tstrb;
  input [0:0]s_axis_tkeep;
  input s_axis_tlast;
  input [0:0]s_axis_tid;
  input [0:0]s_axis_tdest;
  input [3:0]s_axis_tuser;
  output m_axis_tvalid;
  input m_axis_tready;
  output [7:0]m_axis_tdata;
  output [0:0]m_axis_tstrb;
  output [0:0]m_axis_tkeep;
  output m_axis_tlast;
  output [0:0]m_axis_tid;
  output [0:0]m_axis_tdest;
  output [3:0]m_axis_tuser;
  input axi_aw_injectsbiterr;
  input axi_aw_injectdbiterr;
  input [3:0]axi_aw_prog_full_thresh;
  input [3:0]axi_aw_prog_empty_thresh;
  output [4:0]axi_aw_data_count;
  output [4:0]axi_aw_wr_data_count;
  output [4:0]axi_aw_rd_data_count;
  output axi_aw_sbiterr;
  output axi_aw_dbiterr;
  output axi_aw_overflow;
  output axi_aw_underflow;
  output axi_aw_prog_full;
  output axi_aw_prog_empty;
  input axi_w_injectsbiterr;
  input axi_w_injectdbiterr;
  input [9:0]axi_w_prog_full_thresh;
  input [9:0]axi_w_prog_empty_thresh;
  output [10:0]axi_w_data_count;
  output [10:0]axi_w_wr_data_count;
  output [10:0]axi_w_rd_data_count;
  output axi_w_sbiterr;
  output axi_w_dbiterr;
  output axi_w_overflow;
  output axi_w_underflow;
  output axi_w_prog_full;
  output axi_w_prog_empty;
  input axi_b_injectsbiterr;
  input axi_b_injectdbiterr;
  input [3:0]axi_b_prog_full_thresh;
  input [3:0]axi_b_prog_empty_thresh;
  output [4:0]axi_b_data_count;
  output [4:0]axi_b_wr_data_count;
  output [4:0]axi_b_rd_data_count;
  output axi_b_sbiterr;
  output axi_b_dbiterr;
  output axi_b_overflow;
  output axi_b_underflow;
  output axi_b_prog_full;
  output axi_b_prog_empty;
  input axi_ar_injectsbiterr;
  input axi_ar_injectdbiterr;
  input [3:0]axi_ar_prog_full_thresh;
  input [3:0]axi_ar_prog_empty_thresh;
  output [4:0]axi_ar_data_count;
  output [4:0]axi_ar_wr_data_count;
  output [4:0]axi_ar_rd_data_count;
  output axi_ar_sbiterr;
  output axi_ar_dbiterr;
  output axi_ar_overflow;
  output axi_ar_underflow;
  output axi_ar_prog_full;
  output axi_ar_prog_empty;
  input axi_r_injectsbiterr;
  input axi_r_injectdbiterr;
  input [9:0]axi_r_prog_full_thresh;
  input [9:0]axi_r_prog_empty_thresh;
  output [10:0]axi_r_data_count;
  output [10:0]axi_r_wr_data_count;
  output [10:0]axi_r_rd_data_count;
  output axi_r_sbiterr;
  output axi_r_dbiterr;
  output axi_r_overflow;
  output axi_r_underflow;
  output axi_r_prog_full;
  output axi_r_prog_empty;
  input axis_injectsbiterr;
  input axis_injectdbiterr;
  input [9:0]axis_prog_full_thresh;
  input [9:0]axis_prog_empty_thresh;
  output [10:0]axis_data_count;
  output [10:0]axis_wr_data_count;
  output [10:0]axis_rd_data_count;
  output axis_sbiterr;
  output axis_dbiterr;
  output axis_overflow;
  output axis_underflow;
  output axis_prog_full;
  output axis_prog_empty;

  wire \<const0> ;
  wire \<const1> ;
  wire clk;
  wire [13:0]data_count;
  wire [63:0]din;
  wire [63:0]dout;
  wire empty;
  wire full;
  wire rd_en;
  wire valid;
  wire wr_en;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign axi_ar_data_count[4] = \<const0> ;
  assign axi_ar_data_count[3] = \<const0> ;
  assign axi_ar_data_count[2] = \<const0> ;
  assign axi_ar_data_count[1] = \<const0> ;
  assign axi_ar_data_count[0] = \<const0> ;
  assign axi_ar_dbiterr = \<const0> ;
  assign axi_ar_overflow = \<const0> ;
  assign axi_ar_prog_empty = \<const1> ;
  assign axi_ar_prog_full = \<const0> ;
  assign axi_ar_rd_data_count[4] = \<const0> ;
  assign axi_ar_rd_data_count[3] = \<const0> ;
  assign axi_ar_rd_data_count[2] = \<const0> ;
  assign axi_ar_rd_data_count[1] = \<const0> ;
  assign axi_ar_rd_data_count[0] = \<const0> ;
  assign axi_ar_sbiterr = \<const0> ;
  assign axi_ar_underflow = \<const0> ;
  assign axi_ar_wr_data_count[4] = \<const0> ;
  assign axi_ar_wr_data_count[3] = \<const0> ;
  assign axi_ar_wr_data_count[2] = \<const0> ;
  assign axi_ar_wr_data_count[1] = \<const0> ;
  assign axi_ar_wr_data_count[0] = \<const0> ;
  assign axi_aw_data_count[4] = \<const0> ;
  assign axi_aw_data_count[3] = \<const0> ;
  assign axi_aw_data_count[2] = \<const0> ;
  assign axi_aw_data_count[1] = \<const0> ;
  assign axi_aw_data_count[0] = \<const0> ;
  assign axi_aw_dbiterr = \<const0> ;
  assign axi_aw_overflow = \<const0> ;
  assign axi_aw_prog_empty = \<const1> ;
  assign axi_aw_prog_full = \<const0> ;
  assign axi_aw_rd_data_count[4] = \<const0> ;
  assign axi_aw_rd_data_count[3] = \<const0> ;
  assign axi_aw_rd_data_count[2] = \<const0> ;
  assign axi_aw_rd_data_count[1] = \<const0> ;
  assign axi_aw_rd_data_count[0] = \<const0> ;
  assign axi_aw_sbiterr = \<const0> ;
  assign axi_aw_underflow = \<const0> ;
  assign axi_aw_wr_data_count[4] = \<const0> ;
  assign axi_aw_wr_data_count[3] = \<const0> ;
  assign axi_aw_wr_data_count[2] = \<const0> ;
  assign axi_aw_wr_data_count[1] = \<const0> ;
  assign axi_aw_wr_data_count[0] = \<const0> ;
  assign axi_b_data_count[4] = \<const0> ;
  assign axi_b_data_count[3] = \<const0> ;
  assign axi_b_data_count[2] = \<const0> ;
  assign axi_b_data_count[1] = \<const0> ;
  assign axi_b_data_count[0] = \<const0> ;
  assign axi_b_dbiterr = \<const0> ;
  assign axi_b_overflow = \<const0> ;
  assign axi_b_prog_empty = \<const1> ;
  assign axi_b_prog_full = \<const0> ;
  assign axi_b_rd_data_count[4] = \<const0> ;
  assign axi_b_rd_data_count[3] = \<const0> ;
  assign axi_b_rd_data_count[2] = \<const0> ;
  assign axi_b_rd_data_count[1] = \<const0> ;
  assign axi_b_rd_data_count[0] = \<const0> ;
  assign axi_b_sbiterr = \<const0> ;
  assign axi_b_underflow = \<const0> ;
  assign axi_b_wr_data_count[4] = \<const0> ;
  assign axi_b_wr_data_count[3] = \<const0> ;
  assign axi_b_wr_data_count[2] = \<const0> ;
  assign axi_b_wr_data_count[1] = \<const0> ;
  assign axi_b_wr_data_count[0] = \<const0> ;
  assign axi_r_data_count[10] = \<const0> ;
  assign axi_r_data_count[9] = \<const0> ;
  assign axi_r_data_count[8] = \<const0> ;
  assign axi_r_data_count[7] = \<const0> ;
  assign axi_r_data_count[6] = \<const0> ;
  assign axi_r_data_count[5] = \<const0> ;
  assign axi_r_data_count[4] = \<const0> ;
  assign axi_r_data_count[3] = \<const0> ;
  assign axi_r_data_count[2] = \<const0> ;
  assign axi_r_data_count[1] = \<const0> ;
  assign axi_r_data_count[0] = \<const0> ;
  assign axi_r_dbiterr = \<const0> ;
  assign axi_r_overflow = \<const0> ;
  assign axi_r_prog_empty = \<const1> ;
  assign axi_r_prog_full = \<const0> ;
  assign axi_r_rd_data_count[10] = \<const0> ;
  assign axi_r_rd_data_count[9] = \<const0> ;
  assign axi_r_rd_data_count[8] = \<const0> ;
  assign axi_r_rd_data_count[7] = \<const0> ;
  assign axi_r_rd_data_count[6] = \<const0> ;
  assign axi_r_rd_data_count[5] = \<const0> ;
  assign axi_r_rd_data_count[4] = \<const0> ;
  assign axi_r_rd_data_count[3] = \<const0> ;
  assign axi_r_rd_data_count[2] = \<const0> ;
  assign axi_r_rd_data_count[1] = \<const0> ;
  assign axi_r_rd_data_count[0] = \<const0> ;
  assign axi_r_sbiterr = \<const0> ;
  assign axi_r_underflow = \<const0> ;
  assign axi_r_wr_data_count[10] = \<const0> ;
  assign axi_r_wr_data_count[9] = \<const0> ;
  assign axi_r_wr_data_count[8] = \<const0> ;
  assign axi_r_wr_data_count[7] = \<const0> ;
  assign axi_r_wr_data_count[6] = \<const0> ;
  assign axi_r_wr_data_count[5] = \<const0> ;
  assign axi_r_wr_data_count[4] = \<const0> ;
  assign axi_r_wr_data_count[3] = \<const0> ;
  assign axi_r_wr_data_count[2] = \<const0> ;
  assign axi_r_wr_data_count[1] = \<const0> ;
  assign axi_r_wr_data_count[0] = \<const0> ;
  assign axi_w_data_count[10] = \<const0> ;
  assign axi_w_data_count[9] = \<const0> ;
  assign axi_w_data_count[8] = \<const0> ;
  assign axi_w_data_count[7] = \<const0> ;
  assign axi_w_data_count[6] = \<const0> ;
  assign axi_w_data_count[5] = \<const0> ;
  assign axi_w_data_count[4] = \<const0> ;
  assign axi_w_data_count[3] = \<const0> ;
  assign axi_w_data_count[2] = \<const0> ;
  assign axi_w_data_count[1] = \<const0> ;
  assign axi_w_data_count[0] = \<const0> ;
  assign axi_w_dbiterr = \<const0> ;
  assign axi_w_overflow = \<const0> ;
  assign axi_w_prog_empty = \<const1> ;
  assign axi_w_prog_full = \<const0> ;
  assign axi_w_rd_data_count[10] = \<const0> ;
  assign axi_w_rd_data_count[9] = \<const0> ;
  assign axi_w_rd_data_count[8] = \<const0> ;
  assign axi_w_rd_data_count[7] = \<const0> ;
  assign axi_w_rd_data_count[6] = \<const0> ;
  assign axi_w_rd_data_count[5] = \<const0> ;
  assign axi_w_rd_data_count[4] = \<const0> ;
  assign axi_w_rd_data_count[3] = \<const0> ;
  assign axi_w_rd_data_count[2] = \<const0> ;
  assign axi_w_rd_data_count[1] = \<const0> ;
  assign axi_w_rd_data_count[0] = \<const0> ;
  assign axi_w_sbiterr = \<const0> ;
  assign axi_w_underflow = \<const0> ;
  assign axi_w_wr_data_count[10] = \<const0> ;
  assign axi_w_wr_data_count[9] = \<const0> ;
  assign axi_w_wr_data_count[8] = \<const0> ;
  assign axi_w_wr_data_count[7] = \<const0> ;
  assign axi_w_wr_data_count[6] = \<const0> ;
  assign axi_w_wr_data_count[5] = \<const0> ;
  assign axi_w_wr_data_count[4] = \<const0> ;
  assign axi_w_wr_data_count[3] = \<const0> ;
  assign axi_w_wr_data_count[2] = \<const0> ;
  assign axi_w_wr_data_count[1] = \<const0> ;
  assign axi_w_wr_data_count[0] = \<const0> ;
  assign axis_data_count[10] = \<const0> ;
  assign axis_data_count[9] = \<const0> ;
  assign axis_data_count[8] = \<const0> ;
  assign axis_data_count[7] = \<const0> ;
  assign axis_data_count[6] = \<const0> ;
  assign axis_data_count[5] = \<const0> ;
  assign axis_data_count[4] = \<const0> ;
  assign axis_data_count[3] = \<const0> ;
  assign axis_data_count[2] = \<const0> ;
  assign axis_data_count[1] = \<const0> ;
  assign axis_data_count[0] = \<const0> ;
  assign axis_dbiterr = \<const0> ;
  assign axis_overflow = \<const0> ;
  assign axis_prog_empty = \<const1> ;
  assign axis_prog_full = \<const0> ;
  assign axis_rd_data_count[10] = \<const0> ;
  assign axis_rd_data_count[9] = \<const0> ;
  assign axis_rd_data_count[8] = \<const0> ;
  assign axis_rd_data_count[7] = \<const0> ;
  assign axis_rd_data_count[6] = \<const0> ;
  assign axis_rd_data_count[5] = \<const0> ;
  assign axis_rd_data_count[4] = \<const0> ;
  assign axis_rd_data_count[3] = \<const0> ;
  assign axis_rd_data_count[2] = \<const0> ;
  assign axis_rd_data_count[1] = \<const0> ;
  assign axis_rd_data_count[0] = \<const0> ;
  assign axis_sbiterr = \<const0> ;
  assign axis_underflow = \<const0> ;
  assign axis_wr_data_count[10] = \<const0> ;
  assign axis_wr_data_count[9] = \<const0> ;
  assign axis_wr_data_count[8] = \<const0> ;
  assign axis_wr_data_count[7] = \<const0> ;
  assign axis_wr_data_count[6] = \<const0> ;
  assign axis_wr_data_count[5] = \<const0> ;
  assign axis_wr_data_count[4] = \<const0> ;
  assign axis_wr_data_count[3] = \<const0> ;
  assign axis_wr_data_count[2] = \<const0> ;
  assign axis_wr_data_count[1] = \<const0> ;
  assign axis_wr_data_count[0] = \<const0> ;
  assign dbiterr = \<const0> ;
  assign m_axi_araddr[31] = \<const0> ;
  assign m_axi_araddr[30] = \<const0> ;
  assign m_axi_araddr[29] = \<const0> ;
  assign m_axi_araddr[28] = \<const0> ;
  assign m_axi_araddr[27] = \<const0> ;
  assign m_axi_araddr[26] = \<const0> ;
  assign m_axi_araddr[25] = \<const0> ;
  assign m_axi_araddr[24] = \<const0> ;
  assign m_axi_araddr[23] = \<const0> ;
  assign m_axi_araddr[22] = \<const0> ;
  assign m_axi_araddr[21] = \<const0> ;
  assign m_axi_araddr[20] = \<const0> ;
  assign m_axi_araddr[19] = \<const0> ;
  assign m_axi_araddr[18] = \<const0> ;
  assign m_axi_araddr[17] = \<const0> ;
  assign m_axi_araddr[16] = \<const0> ;
  assign m_axi_araddr[15] = \<const0> ;
  assign m_axi_araddr[14] = \<const0> ;
  assign m_axi_araddr[13] = \<const0> ;
  assign m_axi_araddr[12] = \<const0> ;
  assign m_axi_araddr[11] = \<const0> ;
  assign m_axi_araddr[10] = \<const0> ;
  assign m_axi_araddr[9] = \<const0> ;
  assign m_axi_araddr[8] = \<const0> ;
  assign m_axi_araddr[7] = \<const0> ;
  assign m_axi_araddr[6] = \<const0> ;
  assign m_axi_araddr[5] = \<const0> ;
  assign m_axi_araddr[4] = \<const0> ;
  assign m_axi_araddr[3] = \<const0> ;
  assign m_axi_araddr[2] = \<const0> ;
  assign m_axi_araddr[1] = \<const0> ;
  assign m_axi_araddr[0] = \<const0> ;
  assign m_axi_arburst[1] = \<const0> ;
  assign m_axi_arburst[0] = \<const0> ;
  assign m_axi_arcache[3] = \<const0> ;
  assign m_axi_arcache[2] = \<const0> ;
  assign m_axi_arcache[1] = \<const0> ;
  assign m_axi_arcache[0] = \<const0> ;
  assign m_axi_arid[0] = \<const0> ;
  assign m_axi_arlen[7] = \<const0> ;
  assign m_axi_arlen[6] = \<const0> ;
  assign m_axi_arlen[5] = \<const0> ;
  assign m_axi_arlen[4] = \<const0> ;
  assign m_axi_arlen[3] = \<const0> ;
  assign m_axi_arlen[2] = \<const0> ;
  assign m_axi_arlen[1] = \<const0> ;
  assign m_axi_arlen[0] = \<const0> ;
  assign m_axi_arlock[0] = \<const0> ;
  assign m_axi_arprot[2] = \<const0> ;
  assign m_axi_arprot[1] = \<const0> ;
  assign m_axi_arprot[0] = \<const0> ;
  assign m_axi_arqos[3] = \<const0> ;
  assign m_axi_arqos[2] = \<const0> ;
  assign m_axi_arqos[1] = \<const0> ;
  assign m_axi_arqos[0] = \<const0> ;
  assign m_axi_arregion[3] = \<const0> ;
  assign m_axi_arregion[2] = \<const0> ;
  assign m_axi_arregion[1] = \<const0> ;
  assign m_axi_arregion[0] = \<const0> ;
  assign m_axi_arsize[2] = \<const0> ;
  assign m_axi_arsize[1] = \<const0> ;
  assign m_axi_arsize[0] = \<const0> ;
  assign m_axi_aruser[0] = \<const0> ;
  assign m_axi_arvalid = \<const0> ;
  assign m_axi_awaddr[31] = \<const0> ;
  assign m_axi_awaddr[30] = \<const0> ;
  assign m_axi_awaddr[29] = \<const0> ;
  assign m_axi_awaddr[28] = \<const0> ;
  assign m_axi_awaddr[27] = \<const0> ;
  assign m_axi_awaddr[26] = \<const0> ;
  assign m_axi_awaddr[25] = \<const0> ;
  assign m_axi_awaddr[24] = \<const0> ;
  assign m_axi_awaddr[23] = \<const0> ;
  assign m_axi_awaddr[22] = \<const0> ;
  assign m_axi_awaddr[21] = \<const0> ;
  assign m_axi_awaddr[20] = \<const0> ;
  assign m_axi_awaddr[19] = \<const0> ;
  assign m_axi_awaddr[18] = \<const0> ;
  assign m_axi_awaddr[17] = \<const0> ;
  assign m_axi_awaddr[16] = \<const0> ;
  assign m_axi_awaddr[15] = \<const0> ;
  assign m_axi_awaddr[14] = \<const0> ;
  assign m_axi_awaddr[13] = \<const0> ;
  assign m_axi_awaddr[12] = \<const0> ;
  assign m_axi_awaddr[11] = \<const0> ;
  assign m_axi_awaddr[10] = \<const0> ;
  assign m_axi_awaddr[9] = \<const0> ;
  assign m_axi_awaddr[8] = \<const0> ;
  assign m_axi_awaddr[7] = \<const0> ;
  assign m_axi_awaddr[6] = \<const0> ;
  assign m_axi_awaddr[5] = \<const0> ;
  assign m_axi_awaddr[4] = \<const0> ;
  assign m_axi_awaddr[3] = \<const0> ;
  assign m_axi_awaddr[2] = \<const0> ;
  assign m_axi_awaddr[1] = \<const0> ;
  assign m_axi_awaddr[0] = \<const0> ;
  assign m_axi_awburst[1] = \<const0> ;
  assign m_axi_awburst[0] = \<const0> ;
  assign m_axi_awcache[3] = \<const0> ;
  assign m_axi_awcache[2] = \<const0> ;
  assign m_axi_awcache[1] = \<const0> ;
  assign m_axi_awcache[0] = \<const0> ;
  assign m_axi_awid[0] = \<const0> ;
  assign m_axi_awlen[7] = \<const0> ;
  assign m_axi_awlen[6] = \<const0> ;
  assign m_axi_awlen[5] = \<const0> ;
  assign m_axi_awlen[4] = \<const0> ;
  assign m_axi_awlen[3] = \<const0> ;
  assign m_axi_awlen[2] = \<const0> ;
  assign m_axi_awlen[1] = \<const0> ;
  assign m_axi_awlen[0] = \<const0> ;
  assign m_axi_awlock[0] = \<const0> ;
  assign m_axi_awprot[2] = \<const0> ;
  assign m_axi_awprot[1] = \<const0> ;
  assign m_axi_awprot[0] = \<const0> ;
  assign m_axi_awqos[3] = \<const0> ;
  assign m_axi_awqos[2] = \<const0> ;
  assign m_axi_awqos[1] = \<const0> ;
  assign m_axi_awqos[0] = \<const0> ;
  assign m_axi_awregion[3] = \<const0> ;
  assign m_axi_awregion[2] = \<const0> ;
  assign m_axi_awregion[1] = \<const0> ;
  assign m_axi_awregion[0] = \<const0> ;
  assign m_axi_awsize[2] = \<const0> ;
  assign m_axi_awsize[1] = \<const0> ;
  assign m_axi_awsize[0] = \<const0> ;
  assign m_axi_awuser[0] = \<const0> ;
  assign m_axi_awvalid = \<const0> ;
  assign m_axi_bready = \<const0> ;
  assign m_axi_rready = \<const0> ;
  assign m_axi_wdata[63] = \<const0> ;
  assign m_axi_wdata[62] = \<const0> ;
  assign m_axi_wdata[61] = \<const0> ;
  assign m_axi_wdata[60] = \<const0> ;
  assign m_axi_wdata[59] = \<const0> ;
  assign m_axi_wdata[58] = \<const0> ;
  assign m_axi_wdata[57] = \<const0> ;
  assign m_axi_wdata[56] = \<const0> ;
  assign m_axi_wdata[55] = \<const0> ;
  assign m_axi_wdata[54] = \<const0> ;
  assign m_axi_wdata[53] = \<const0> ;
  assign m_axi_wdata[52] = \<const0> ;
  assign m_axi_wdata[51] = \<const0> ;
  assign m_axi_wdata[50] = \<const0> ;
  assign m_axi_wdata[49] = \<const0> ;
  assign m_axi_wdata[48] = \<const0> ;
  assign m_axi_wdata[47] = \<const0> ;
  assign m_axi_wdata[46] = \<const0> ;
  assign m_axi_wdata[45] = \<const0> ;
  assign m_axi_wdata[44] = \<const0> ;
  assign m_axi_wdata[43] = \<const0> ;
  assign m_axi_wdata[42] = \<const0> ;
  assign m_axi_wdata[41] = \<const0> ;
  assign m_axi_wdata[40] = \<const0> ;
  assign m_axi_wdata[39] = \<const0> ;
  assign m_axi_wdata[38] = \<const0> ;
  assign m_axi_wdata[37] = \<const0> ;
  assign m_axi_wdata[36] = \<const0> ;
  assign m_axi_wdata[35] = \<const0> ;
  assign m_axi_wdata[34] = \<const0> ;
  assign m_axi_wdata[33] = \<const0> ;
  assign m_axi_wdata[32] = \<const0> ;
  assign m_axi_wdata[31] = \<const0> ;
  assign m_axi_wdata[30] = \<const0> ;
  assign m_axi_wdata[29] = \<const0> ;
  assign m_axi_wdata[28] = \<const0> ;
  assign m_axi_wdata[27] = \<const0> ;
  assign m_axi_wdata[26] = \<const0> ;
  assign m_axi_wdata[25] = \<const0> ;
  assign m_axi_wdata[24] = \<const0> ;
  assign m_axi_wdata[23] = \<const0> ;
  assign m_axi_wdata[22] = \<const0> ;
  assign m_axi_wdata[21] = \<const0> ;
  assign m_axi_wdata[20] = \<const0> ;
  assign m_axi_wdata[19] = \<const0> ;
  assign m_axi_wdata[18] = \<const0> ;
  assign m_axi_wdata[17] = \<const0> ;
  assign m_axi_wdata[16] = \<const0> ;
  assign m_axi_wdata[15] = \<const0> ;
  assign m_axi_wdata[14] = \<const0> ;
  assign m_axi_wdata[13] = \<const0> ;
  assign m_axi_wdata[12] = \<const0> ;
  assign m_axi_wdata[11] = \<const0> ;
  assign m_axi_wdata[10] = \<const0> ;
  assign m_axi_wdata[9] = \<const0> ;
  assign m_axi_wdata[8] = \<const0> ;
  assign m_axi_wdata[7] = \<const0> ;
  assign m_axi_wdata[6] = \<const0> ;
  assign m_axi_wdata[5] = \<const0> ;
  assign m_axi_wdata[4] = \<const0> ;
  assign m_axi_wdata[3] = \<const0> ;
  assign m_axi_wdata[2] = \<const0> ;
  assign m_axi_wdata[1] = \<const0> ;
  assign m_axi_wdata[0] = \<const0> ;
  assign m_axi_wid[0] = \<const0> ;
  assign m_axi_wlast = \<const0> ;
  assign m_axi_wstrb[7] = \<const0> ;
  assign m_axi_wstrb[6] = \<const0> ;
  assign m_axi_wstrb[5] = \<const0> ;
  assign m_axi_wstrb[4] = \<const0> ;
  assign m_axi_wstrb[3] = \<const0> ;
  assign m_axi_wstrb[2] = \<const0> ;
  assign m_axi_wstrb[1] = \<const0> ;
  assign m_axi_wstrb[0] = \<const0> ;
  assign m_axi_wuser[0] = \<const0> ;
  assign m_axi_wvalid = \<const0> ;
  assign m_axis_tdata[7] = \<const0> ;
  assign m_axis_tdata[6] = \<const0> ;
  assign m_axis_tdata[5] = \<const0> ;
  assign m_axis_tdata[4] = \<const0> ;
  assign m_axis_tdata[3] = \<const0> ;
  assign m_axis_tdata[2] = \<const0> ;
  assign m_axis_tdata[1] = \<const0> ;
  assign m_axis_tdata[0] = \<const0> ;
  assign m_axis_tdest[0] = \<const0> ;
  assign m_axis_tid[0] = \<const0> ;
  assign m_axis_tkeep[0] = \<const0> ;
  assign m_axis_tlast = \<const0> ;
  assign m_axis_tstrb[0] = \<const0> ;
  assign m_axis_tuser[3] = \<const0> ;
  assign m_axis_tuser[2] = \<const0> ;
  assign m_axis_tuser[1] = \<const0> ;
  assign m_axis_tuser[0] = \<const0> ;
  assign m_axis_tvalid = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[13] = \<const0> ;
  assign rd_data_count[12] = \<const0> ;
  assign rd_data_count[11] = \<const0> ;
  assign rd_data_count[10] = \<const0> ;
  assign rd_data_count[9] = \<const0> ;
  assign rd_data_count[8] = \<const0> ;
  assign rd_data_count[7] = \<const0> ;
  assign rd_data_count[6] = \<const0> ;
  assign rd_data_count[5] = \<const0> ;
  assign rd_data_count[4] = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_buser[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_rdata[63] = \<const0> ;
  assign s_axi_rdata[62] = \<const0> ;
  assign s_axi_rdata[61] = \<const0> ;
  assign s_axi_rdata[60] = \<const0> ;
  assign s_axi_rdata[59] = \<const0> ;
  assign s_axi_rdata[58] = \<const0> ;
  assign s_axi_rdata[57] = \<const0> ;
  assign s_axi_rdata[56] = \<const0> ;
  assign s_axi_rdata[55] = \<const0> ;
  assign s_axi_rdata[54] = \<const0> ;
  assign s_axi_rdata[53] = \<const0> ;
  assign s_axi_rdata[52] = \<const0> ;
  assign s_axi_rdata[51] = \<const0> ;
  assign s_axi_rdata[50] = \<const0> ;
  assign s_axi_rdata[49] = \<const0> ;
  assign s_axi_rdata[48] = \<const0> ;
  assign s_axi_rdata[47] = \<const0> ;
  assign s_axi_rdata[46] = \<const0> ;
  assign s_axi_rdata[45] = \<const0> ;
  assign s_axi_rdata[44] = \<const0> ;
  assign s_axi_rdata[43] = \<const0> ;
  assign s_axi_rdata[42] = \<const0> ;
  assign s_axi_rdata[41] = \<const0> ;
  assign s_axi_rdata[40] = \<const0> ;
  assign s_axi_rdata[39] = \<const0> ;
  assign s_axi_rdata[38] = \<const0> ;
  assign s_axi_rdata[37] = \<const0> ;
  assign s_axi_rdata[36] = \<const0> ;
  assign s_axi_rdata[35] = \<const0> ;
  assign s_axi_rdata[34] = \<const0> ;
  assign s_axi_rdata[33] = \<const0> ;
  assign s_axi_rdata[32] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_ruser[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign s_axis_tready = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[13] = \<const0> ;
  assign wr_data_count[12] = \<const0> ;
  assign wr_data_count[11] = \<const0> ;
  assign wr_data_count[10] = \<const0> ;
  assign wr_data_count[9] = \<const0> ;
  assign wr_data_count[8] = \<const0> ;
  assign wr_data_count[7] = \<const0> ;
  assign wr_data_count[6] = \<const0> ;
  assign wr_data_count[5] = \<const0> ;
  assign wr_data_count[4] = \<const0> ;
  assign wr_data_count[3] = \<const0> ;
  assign wr_data_count[2] = \<const0> ;
  assign wr_data_count[1] = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_synth__parameterized0 inst_fifo_gen
       (.VALID(valid),
        .clk(clk),
        .data_count(data_count),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_en(rd_en),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_4_compare" *) 
module effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare
   (comp0,
    \gmux.gm[6].gms.ms_0 ,
    v1_reg);
  output comp0;
  input [5:0]\gmux.gm[6].gms.ms_0 ;
  input [0:0]v1_reg;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire carrynet_4;
  wire carrynet_5;
  wire comp0;
  wire [5:0]\gmux.gm[6].gms.ms_0 ;
  wire [0:0]v1_reg;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(\gmux.gm[6].gms.ms_0 [3:0]));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3],comp0,carrynet_5,carrynet_4}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3],1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3],v1_reg,\gmux.gm[6].gms.ms_0 [5:4]}));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_4_compare" *) 
module effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_0
   (ram_full_comb,
    \gmux.gm[6].gms.ms_0 ,
    v1_reg_0,
    wr_en,
    comp0,
    p_7_out,
    out);
  output ram_full_comb;
  input [5:0]\gmux.gm[6].gms.ms_0 ;
  input [0:0]v1_reg_0;
  input wr_en;
  input comp0;
  input p_7_out;
  input out;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire carrynet_4;
  wire carrynet_5;
  wire comp0;
  wire comp1;
  wire [5:0]\gmux.gm[6].gms.ms_0 ;
  wire out;
  wire p_7_out;
  wire ram_full_comb;
  wire [0:0]v1_reg_0;
  wire wr_en;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(\gmux.gm[6].gms.ms_0 [3:0]));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3],comp1,carrynet_5,carrynet_4}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3],1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3],v1_reg_0,\gmux.gm[6].gms.ms_0 [5:4]}));
  LUT5 #(
    .INIT(32'h0FFF0088)) 
    ram_full_fb_i_i_1
       (.I0(wr_en),
        .I1(comp1),
        .I2(comp0),
        .I3(p_7_out),
        .I4(out),
        .O(ram_full_comb));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_4_compare" *) 
module effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_1
   (comp0,
    \gmux.gm[1].gms.ms_0 ,
    \gmux.gm[2].gms.ms_0 ,
    \gmux.gm[3].gms.ms_0 ,
    \gmux.gm[4].gms.ms_0 ,
    \gmux.gm[5].gms.ms_0 ,
    \gmux.gm[6].gms.ms_0 ,
    ram_empty_i_reg);
  output comp0;
  input \gmux.gm[1].gms.ms_0 ;
  input \gmux.gm[2].gms.ms_0 ;
  input \gmux.gm[3].gms.ms_0 ;
  input \gmux.gm[4].gms.ms_0 ;
  input \gmux.gm[5].gms.ms_0 ;
  input \gmux.gm[6].gms.ms_0 ;
  input ram_empty_i_reg;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire carrynet_4;
  wire carrynet_5;
  wire comp0;
  wire \gmux.gm[1].gms.ms_0 ;
  wire \gmux.gm[2].gms.ms_0 ;
  wire \gmux.gm[3].gms.ms_0 ;
  wire \gmux.gm[4].gms.ms_0 ;
  wire \gmux.gm[5].gms.ms_0 ;
  wire \gmux.gm[6].gms.ms_0 ;
  wire ram_empty_i_reg;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S({\gmux.gm[4].gms.ms_0 ,\gmux.gm[3].gms.ms_0 ,\gmux.gm[2].gms.ms_0 ,\gmux.gm[1].gms.ms_0 }));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3],comp0,carrynet_5,carrynet_4}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3],1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3],ram_empty_i_reg,\gmux.gm[6].gms.ms_0 ,\gmux.gm[5].gms.ms_0 }));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_4_compare" *) 
module effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_116
   (comp0,
    \gmux.gm[6].gms.ms_0 ,
    v1_reg);
  output comp0;
  input [5:0]\gmux.gm[6].gms.ms_0 ;
  input [0:0]v1_reg;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire carrynet_4;
  wire carrynet_5;
  wire comp0;
  wire [5:0]\gmux.gm[6].gms.ms_0 ;
  wire [0:0]v1_reg;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(\gmux.gm[6].gms.ms_0 [3:0]));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3],comp0,carrynet_5,carrynet_4}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3],1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3],v1_reg,\gmux.gm[6].gms.ms_0 [5:4]}));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_4_compare" *) 
module effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_117
   (ram_full_comb,
    \gmux.gm[6].gms.ms_0 ,
    v1_reg_0,
    wr_en,
    comp0,
    p_7_out,
    out);
  output ram_full_comb;
  input [5:0]\gmux.gm[6].gms.ms_0 ;
  input [0:0]v1_reg_0;
  input wr_en;
  input comp0;
  input p_7_out;
  input out;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire carrynet_4;
  wire carrynet_5;
  wire comp0;
  wire comp1;
  wire [5:0]\gmux.gm[6].gms.ms_0 ;
  wire out;
  wire p_7_out;
  wire ram_full_comb;
  wire [0:0]v1_reg_0;
  wire wr_en;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(\gmux.gm[6].gms.ms_0 [3:0]));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3],comp1,carrynet_5,carrynet_4}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3],1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3],v1_reg_0,\gmux.gm[6].gms.ms_0 [5:4]}));
  LUT5 #(
    .INIT(32'h0FFF0088)) 
    ram_full_fb_i_i_1
       (.I0(wr_en),
        .I1(comp1),
        .I2(comp0),
        .I3(p_7_out),
        .I4(out),
        .O(ram_full_comb));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_4_compare" *) 
module effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_122
   (comp0,
    \gmux.gm[1].gms.ms_0 ,
    \gmux.gm[2].gms.ms_0 ,
    \gmux.gm[3].gms.ms_0 ,
    \gmux.gm[4].gms.ms_0 ,
    \gmux.gm[5].gms.ms_0 ,
    \gmux.gm[6].gms.ms_0 ,
    ram_empty_i_reg);
  output comp0;
  input \gmux.gm[1].gms.ms_0 ;
  input \gmux.gm[2].gms.ms_0 ;
  input \gmux.gm[3].gms.ms_0 ;
  input \gmux.gm[4].gms.ms_0 ;
  input \gmux.gm[5].gms.ms_0 ;
  input \gmux.gm[6].gms.ms_0 ;
  input ram_empty_i_reg;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire carrynet_4;
  wire carrynet_5;
  wire comp0;
  wire \gmux.gm[1].gms.ms_0 ;
  wire \gmux.gm[2].gms.ms_0 ;
  wire \gmux.gm[3].gms.ms_0 ;
  wire \gmux.gm[4].gms.ms_0 ;
  wire \gmux.gm[5].gms.ms_0 ;
  wire \gmux.gm[6].gms.ms_0 ;
  wire ram_empty_i_reg;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S({\gmux.gm[4].gms.ms_0 ,\gmux.gm[3].gms.ms_0 ,\gmux.gm[2].gms.ms_0 ,\gmux.gm[1].gms.ms_0 }));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3],comp0,carrynet_5,carrynet_4}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3],1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3],ram_empty_i_reg,\gmux.gm[6].gms.ms_0 ,\gmux.gm[5].gms.ms_0 }));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_4_compare" *) 
module effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_123
   (ram_full_fb_i_reg,
    v1_reg,
    ram_empty_i_reg,
    E,
    comp0,
    ram_empty_i_reg_0,
    wr_en,
    out);
  output ram_full_fb_i_reg;
  input [5:0]v1_reg;
  input [0:0]ram_empty_i_reg;
  input [0:0]E;
  input comp0;
  input ram_empty_i_reg_0;
  input wr_en;
  input out;

  wire [0:0]E;
  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire carrynet_4;
  wire carrynet_5;
  wire comp0;
  wire comp1;
  wire out;
  wire [0:0]ram_empty_i_reg;
  wire ram_empty_i_reg_0;
  wire ram_full_fb_i_reg;
  wire [5:0]v1_reg;
  wire wr_en;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg[3:0]));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3],comp1,carrynet_5,carrynet_4}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3],1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3],ram_empty_i_reg,v1_reg[5:4]}));
  LUT6 #(
    .INIT(64'hFF0FFFFF88008888)) 
    ram_empty_fb_i_i_1
       (.I0(E),
        .I1(comp1),
        .I2(comp0),
        .I3(ram_empty_i_reg_0),
        .I4(wr_en),
        .I5(out),
        .O(ram_full_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_4_compare" *) 
module effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_2
   (ram_full_fb_i_reg,
    v1_reg,
    ram_empty_i_reg,
    E,
    comp0,
    ram_empty_i_reg_0,
    wr_en,
    out);
  output ram_full_fb_i_reg;
  input [5:0]v1_reg;
  input [0:0]ram_empty_i_reg;
  input [0:0]E;
  input comp0;
  input ram_empty_i_reg_0;
  input wr_en;
  input out;

  wire [0:0]E;
  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire carrynet_4;
  wire carrynet_5;
  wire comp0;
  wire comp1;
  wire out;
  wire [0:0]ram_empty_i_reg;
  wire ram_empty_i_reg_0;
  wire ram_full_fb_i_reg;
  wire [5:0]v1_reg;
  wire wr_en;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg[3:0]));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3],comp1,carrynet_5,carrynet_4}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3],1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3],ram_empty_i_reg,v1_reg[5:4]}));
  LUT6 #(
    .INIT(64'hFF0FFFFF88008888)) 
    ram_empty_fb_i_i_1
       (.I0(E),
        .I1(comp1),
        .I2(comp0),
        .I3(ram_empty_i_reg_0),
        .I4(wr_en),
        .I5(out),
        .O(ram_full_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_4_compare" *) 
module effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_39
   (comp0,
    \gmux.gm[6].gms.ms_0 ,
    v1_reg);
  output comp0;
  input [5:0]\gmux.gm[6].gms.ms_0 ;
  input [0:0]v1_reg;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire carrynet_4;
  wire carrynet_5;
  wire comp0;
  wire [5:0]\gmux.gm[6].gms.ms_0 ;
  wire [0:0]v1_reg;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(\gmux.gm[6].gms.ms_0 [3:0]));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3],comp0,carrynet_5,carrynet_4}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3],1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3],v1_reg,\gmux.gm[6].gms.ms_0 [5:4]}));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_4_compare" *) 
module effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_40
   (ram_full_comb,
    \gmux.gm[6].gms.ms_0 ,
    v1_reg_0,
    wr_en,
    comp0,
    p_7_out,
    out);
  output ram_full_comb;
  input [5:0]\gmux.gm[6].gms.ms_0 ;
  input [0:0]v1_reg_0;
  input wr_en;
  input comp0;
  input p_7_out;
  input out;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire carrynet_4;
  wire carrynet_5;
  wire comp0;
  wire comp1;
  wire [5:0]\gmux.gm[6].gms.ms_0 ;
  wire out;
  wire p_7_out;
  wire ram_full_comb;
  wire [0:0]v1_reg_0;
  wire wr_en;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(\gmux.gm[6].gms.ms_0 [3:0]));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3],comp1,carrynet_5,carrynet_4}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3],1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3],v1_reg_0,\gmux.gm[6].gms.ms_0 [5:4]}));
  LUT5 #(
    .INIT(32'h0FFF0088)) 
    ram_full_fb_i_i_1
       (.I0(wr_en),
        .I1(comp1),
        .I2(comp0),
        .I3(p_7_out),
        .I4(out),
        .O(ram_full_comb));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_4_compare" *) 
module effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_46
   (comp0,
    \gmux.gm[1].gms.ms_0 ,
    \gmux.gm[2].gms.ms_0 ,
    \gmux.gm[3].gms.ms_0 ,
    \gmux.gm[4].gms.ms_0 ,
    \gmux.gm[5].gms.ms_0 ,
    \gmux.gm[6].gms.ms_0 ,
    ram_empty_i_reg);
  output comp0;
  input \gmux.gm[1].gms.ms_0 ;
  input \gmux.gm[2].gms.ms_0 ;
  input \gmux.gm[3].gms.ms_0 ;
  input \gmux.gm[4].gms.ms_0 ;
  input \gmux.gm[5].gms.ms_0 ;
  input \gmux.gm[6].gms.ms_0 ;
  input ram_empty_i_reg;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire carrynet_4;
  wire carrynet_5;
  wire comp0;
  wire \gmux.gm[1].gms.ms_0 ;
  wire \gmux.gm[2].gms.ms_0 ;
  wire \gmux.gm[3].gms.ms_0 ;
  wire \gmux.gm[4].gms.ms_0 ;
  wire \gmux.gm[5].gms.ms_0 ;
  wire \gmux.gm[6].gms.ms_0 ;
  wire ram_empty_i_reg;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S({\gmux.gm[4].gms.ms_0 ,\gmux.gm[3].gms.ms_0 ,\gmux.gm[2].gms.ms_0 ,\gmux.gm[1].gms.ms_0 }));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3],comp0,carrynet_5,carrynet_4}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3],1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3],ram_empty_i_reg,\gmux.gm[6].gms.ms_0 ,\gmux.gm[5].gms.ms_0 }));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_4_compare" *) 
module effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_47
   (ram_full_fb_i_reg,
    v1_reg,
    ram_empty_i_reg,
    E,
    comp0,
    ram_empty_i_reg_0,
    wr_en,
    out);
  output ram_full_fb_i_reg;
  input [5:0]v1_reg;
  input [0:0]ram_empty_i_reg;
  input [0:0]E;
  input comp0;
  input ram_empty_i_reg_0;
  input wr_en;
  input out;

  wire [0:0]E;
  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire carrynet_4;
  wire carrynet_5;
  wire comp0;
  wire comp1;
  wire out;
  wire [0:0]ram_empty_i_reg;
  wire ram_empty_i_reg_0;
  wire ram_full_fb_i_reg;
  wire [5:0]v1_reg;
  wire wr_en;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg[3:0]));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3],comp1,carrynet_5,carrynet_4}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3],1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3],ram_empty_i_reg,v1_reg[5:4]}));
  LUT6 #(
    .INIT(64'hFF0FFFFF88008888)) 
    ram_empty_fb_i_i_1
       (.I0(E),
        .I1(comp1),
        .I2(comp0),
        .I3(ram_empty_i_reg_0),
        .I4(wr_en),
        .I5(out),
        .O(ram_full_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_4_compare" *) 
module effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_49
   (comp0,
    \gmux.gm[6].gms.ms_0 ,
    v1_reg);
  output comp0;
  input [5:0]\gmux.gm[6].gms.ms_0 ;
  input [0:0]v1_reg;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire carrynet_4;
  wire carrynet_5;
  wire comp0;
  wire [5:0]\gmux.gm[6].gms.ms_0 ;
  wire [0:0]v1_reg;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(\gmux.gm[6].gms.ms_0 [3:0]));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3],comp0,carrynet_5,carrynet_4}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3],1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3],v1_reg,\gmux.gm[6].gms.ms_0 [5:4]}));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_4_compare" *) 
module effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_50
   (ram_full_comb,
    \gmux.gm[6].gms.ms_0 ,
    v1_reg_0,
    wr_en,
    comp0,
    p_7_out,
    out);
  output ram_full_comb;
  input [5:0]\gmux.gm[6].gms.ms_0 ;
  input [0:0]v1_reg_0;
  input wr_en;
  input comp0;
  input p_7_out;
  input out;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire carrynet_4;
  wire carrynet_5;
  wire comp0;
  wire comp1;
  wire [5:0]\gmux.gm[6].gms.ms_0 ;
  wire out;
  wire p_7_out;
  wire ram_full_comb;
  wire [0:0]v1_reg_0;
  wire wr_en;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(\gmux.gm[6].gms.ms_0 [3:0]));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3],comp1,carrynet_5,carrynet_4}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3],1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3],v1_reg_0,\gmux.gm[6].gms.ms_0 [5:4]}));
  LUT5 #(
    .INIT(32'h0FFF0088)) 
    ram_full_fb_i_i_1
       (.I0(wr_en),
        .I1(comp1),
        .I2(comp0),
        .I3(p_7_out),
        .I4(out),
        .O(ram_full_comb));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_4_compare" *) 
module effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_51
   (comp0,
    \gmux.gm[1].gms.ms_0 ,
    \gmux.gm[2].gms.ms_0 ,
    \gmux.gm[3].gms.ms_0 ,
    \gmux.gm[4].gms.ms_0 ,
    \gmux.gm[5].gms.ms_0 ,
    \gmux.gm[6].gms.ms_0 ,
    ram_empty_i_reg);
  output comp0;
  input \gmux.gm[1].gms.ms_0 ;
  input \gmux.gm[2].gms.ms_0 ;
  input \gmux.gm[3].gms.ms_0 ;
  input \gmux.gm[4].gms.ms_0 ;
  input \gmux.gm[5].gms.ms_0 ;
  input \gmux.gm[6].gms.ms_0 ;
  input ram_empty_i_reg;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire carrynet_4;
  wire carrynet_5;
  wire comp0;
  wire \gmux.gm[1].gms.ms_0 ;
  wire \gmux.gm[2].gms.ms_0 ;
  wire \gmux.gm[3].gms.ms_0 ;
  wire \gmux.gm[4].gms.ms_0 ;
  wire \gmux.gm[5].gms.ms_0 ;
  wire \gmux.gm[6].gms.ms_0 ;
  wire ram_empty_i_reg;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S({\gmux.gm[4].gms.ms_0 ,\gmux.gm[3].gms.ms_0 ,\gmux.gm[2].gms.ms_0 ,\gmux.gm[1].gms.ms_0 }));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3],comp0,carrynet_5,carrynet_4}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3],1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3],ram_empty_i_reg,\gmux.gm[6].gms.ms_0 ,\gmux.gm[5].gms.ms_0 }));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_4_compare" *) 
module effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_52
   (ram_full_fb_i_reg,
    v1_reg,
    ram_empty_i_reg,
    E,
    comp0,
    ram_empty_i_reg_0,
    wr_en,
    out);
  output ram_full_fb_i_reg;
  input [5:0]v1_reg;
  input [0:0]ram_empty_i_reg;
  input [0:0]E;
  input comp0;
  input ram_empty_i_reg_0;
  input wr_en;
  input out;

  wire [0:0]E;
  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire carrynet_4;
  wire carrynet_5;
  wire comp0;
  wire comp1;
  wire out;
  wire [0:0]ram_empty_i_reg;
  wire ram_empty_i_reg_0;
  wire ram_full_fb_i_reg;
  wire [5:0]v1_reg;
  wire wr_en;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:3]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg[3:0]));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3],comp1,carrynet_5,carrynet_4}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3],1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3],ram_empty_i_reg,v1_reg[5:4]}));
  LUT6 #(
    .INIT(64'hFF0FFFFF88008888)) 
    ram_empty_fb_i_i_1
       (.I0(E),
        .I1(comp1),
        .I2(comp0),
        .I3(ram_empty_i_reg_0),
        .I4(wr_en),
        .I5(out),
        .O(ram_full_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_4_synth" *) 
module effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_synth
   (empty,
    VALID,
    full,
    dout,
    underflow,
    overflow,
    data_count,
    clk,
    srst,
    din,
    rd_en,
    wr_en);
  output empty;
  output VALID;
  output full;
  output [47:0]dout;
  output underflow;
  output overflow;
  output [13:0]data_count;
  input clk;
  input srst;
  input [47:0]din;
  input rd_en;
  input wr_en;

  wire VALID;
  wire clk;
  wire [13:0]data_count;
  wire [47:0]din;
  wire [47:0]dout;
  wire empty;
  wire full;
  wire overflow;
  wire rd_en;
  wire srst;
  wire underflow;
  wire wr_en;

  effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_top \gconvfifo.rf 
       (.VALID(VALID),
        .clk(clk),
        .data_count(data_count),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .overflow(overflow),
        .rd_en(rd_en),
        .srst(srst),
        .underflow(underflow),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_4_synth" *) 
module effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_synth_3
   (empty,
    VALID,
    full,
    dout,
    underflow,
    overflow,
    data_count,
    clk,
    srst,
    din,
    rd_en,
    wr_en);
  output empty;
  output VALID;
  output full;
  output [47:0]dout;
  output underflow;
  output overflow;
  output [13:0]data_count;
  input clk;
  input srst;
  input [47:0]din;
  input rd_en;
  input wr_en;

  wire VALID;
  wire clk;
  wire [13:0]data_count;
  wire [47:0]din;
  wire [47:0]dout;
  wire empty;
  wire full;
  wire overflow;
  wire rd_en;
  wire srst;
  wire underflow;
  wire wr_en;

  effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_top_4 \gconvfifo.rf 
       (.VALID(VALID),
        .clk(clk),
        .data_count(data_count),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .overflow(overflow),
        .rd_en(rd_en),
        .srst(srst),
        .underflow(underflow),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_4_synth" *) 
module effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_synth__parameterized0
   (empty,
    VALID,
    full,
    dout,
    data_count,
    clk,
    din,
    rd_en,
    wr_en);
  output empty;
  output VALID;
  output full;
  output [63:0]dout;
  output [13:0]data_count;
  input clk;
  input [63:0]din;
  input rd_en;
  input wr_en;

  wire VALID;
  wire clk;
  wire [13:0]data_count;
  wire [63:0]din;
  wire [63:0]dout;
  wire empty;
  wire full;
  wire rd_en;
  wire wr_en;

  effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_top__parameterized0 \gconvfifo.rf 
       (.VALID(VALID),
        .clk(clk),
        .data_count(data_count),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_en(rd_en),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_4_synth" *) 
module effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_synth__parameterized0_73
   (empty,
    VALID,
    full,
    dout,
    data_count,
    clk,
    din,
    rd_en,
    wr_en);
  output empty;
  output VALID;
  output full;
  output [63:0]dout;
  output [13:0]data_count;
  input clk;
  input [63:0]din;
  input rd_en;
  input wr_en;

  wire VALID;
  wire clk;
  wire [13:0]data_count;
  wire [63:0]din;
  wire [63:0]dout;
  wire empty;
  wire full;
  wire rd_en;
  wire wr_en;

  effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_top__parameterized0_74 \gconvfifo.rf 
       (.VALID(VALID),
        .clk(clk),
        .data_count(data_count),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_en(rd_en),
        .wr_en(wr_en));
endmodule

(* C_ACCUM_INPUT_MSB = "32" *) (* C_ACCUM_LSB = "-31" *) (* C_ACCUM_MSB = "32" *) 
(* C_A_FRACTION_WIDTH = "24" *) (* C_A_TDATA_WIDTH = "32" *) (* C_A_TUSER_WIDTH = "1" *) 
(* C_A_WIDTH = "32" *) (* C_BRAM_USAGE = "0" *) (* C_B_FRACTION_WIDTH = "24" *) 
(* C_B_TDATA_WIDTH = "32" *) (* C_B_TUSER_WIDTH = "1" *) (* C_B_WIDTH = "32" *) 
(* C_COMPARE_OPERATION = "8" *) (* C_C_FRACTION_WIDTH = "24" *) (* C_C_TDATA_WIDTH = "32" *) 
(* C_C_TUSER_WIDTH = "1" *) (* C_C_WIDTH = "32" *) (* C_FIXED_DATA_UNSIGNED = "0" *) 
(* C_HAS_ABSOLUTE = "0" *) (* C_HAS_ACCUMULATOR_A = "0" *) (* C_HAS_ACCUMULATOR_PRIMITIVE_A = "0" *) 
(* C_HAS_ACCUMULATOR_PRIMITIVE_S = "0" *) (* C_HAS_ACCUMULATOR_S = "0" *) (* C_HAS_ACCUM_INPUT_OVERFLOW = "0" *) 
(* C_HAS_ACCUM_OVERFLOW = "0" *) (* C_HAS_ACLKEN = "0" *) (* C_HAS_ADD = "0" *) 
(* C_HAS_ARESETN = "0" *) (* C_HAS_A_TLAST = "0" *) (* C_HAS_A_TUSER = "0" *) 
(* C_HAS_B = "0" *) (* C_HAS_B_TLAST = "0" *) (* C_HAS_B_TUSER = "0" *) 
(* C_HAS_C = "0" *) (* C_HAS_COMPARE = "0" *) (* C_HAS_C_TLAST = "0" *) 
(* C_HAS_C_TUSER = "0" *) (* C_HAS_DIVIDE = "0" *) (* C_HAS_DIVIDE_BY_ZERO = "0" *) 
(* C_HAS_EXPONENTIAL = "0" *) (* C_HAS_FIX_TO_FLT = "0" *) (* C_HAS_FLT_TO_FIX = "1" *) 
(* C_HAS_FLT_TO_FLT = "0" *) (* C_HAS_FMA = "0" *) (* C_HAS_FMS = "0" *) 
(* C_HAS_INVALID_OP = "0" *) (* C_HAS_LOGARITHM = "0" *) (* C_HAS_MULTIPLY = "0" *) 
(* C_HAS_OPERATION = "0" *) (* C_HAS_OPERATION_TLAST = "0" *) (* C_HAS_OPERATION_TUSER = "0" *) 
(* C_HAS_OVERFLOW = "0" *) (* C_HAS_RECIP = "0" *) (* C_HAS_RECIP_SQRT = "0" *) 
(* C_HAS_RESULT_TLAST = "0" *) (* C_HAS_RESULT_TUSER = "0" *) (* C_HAS_SQRT = "0" *) 
(* C_HAS_SUBTRACT = "0" *) (* C_HAS_UNDERFLOW = "0" *) (* C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A = "0" *) 
(* C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S = "0" *) (* C_HAS_UNFUSED_MULTIPLY_ADD = "0" *) (* C_HAS_UNFUSED_MULTIPLY_SUB = "0" *) 
(* C_LATENCY = "7" *) (* C_MULT_USAGE = "0" *) (* C_OPERATION_TDATA_WIDTH = "8" *) 
(* C_OPERATION_TUSER_WIDTH = "1" *) (* C_OPTIMIZATION = "1" *) (* C_RATE = "1" *) 
(* C_RESULT_FRACTION_WIDTH = "23" *) (* C_RESULT_TDATA_WIDTH = "24" *) (* C_RESULT_TUSER_WIDTH = "1" *) 
(* C_RESULT_WIDTH = "24" *) (* C_THROTTLE_SCHEME = "4" *) (* C_TLAST_RESOLUTION = "0" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "floating_point_v7_1_8" *) 
module effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8
   (aclk,
    aclken,
    aresetn,
    s_axis_a_tvalid,
    s_axis_a_tready,
    s_axis_a_tdata,
    s_axis_a_tuser,
    s_axis_a_tlast,
    s_axis_b_tvalid,
    s_axis_b_tready,
    s_axis_b_tdata,
    s_axis_b_tuser,
    s_axis_b_tlast,
    s_axis_c_tvalid,
    s_axis_c_tready,
    s_axis_c_tdata,
    s_axis_c_tuser,
    s_axis_c_tlast,
    s_axis_operation_tvalid,
    s_axis_operation_tready,
    s_axis_operation_tdata,
    s_axis_operation_tuser,
    s_axis_operation_tlast,
    m_axis_result_tvalid,
    m_axis_result_tready,
    m_axis_result_tdata,
    m_axis_result_tuser,
    m_axis_result_tlast);
  input aclk;
  input aclken;
  input aresetn;
  input s_axis_a_tvalid;
  output s_axis_a_tready;
  input [31:0]s_axis_a_tdata;
  input [0:0]s_axis_a_tuser;
  input s_axis_a_tlast;
  input s_axis_b_tvalid;
  output s_axis_b_tready;
  input [31:0]s_axis_b_tdata;
  input [0:0]s_axis_b_tuser;
  input s_axis_b_tlast;
  input s_axis_c_tvalid;
  output s_axis_c_tready;
  input [31:0]s_axis_c_tdata;
  input [0:0]s_axis_c_tuser;
  input s_axis_c_tlast;
  input s_axis_operation_tvalid;
  output s_axis_operation_tready;
  input [7:0]s_axis_operation_tdata;
  input [0:0]s_axis_operation_tuser;
  input s_axis_operation_tlast;
  output m_axis_result_tvalid;
  input m_axis_result_tready;
  output [23:0]m_axis_result_tdata;
  output [0:0]m_axis_result_tuser;
  output m_axis_result_tlast;

  wire \<const0> ;
  wire aclk;
  wire [23:0]m_axis_result_tdata;
  wire m_axis_result_tvalid;
  wire [31:0]s_axis_a_tdata;
  wire s_axis_a_tready;
  wire s_axis_a_tvalid;
  wire NLW_i_synth_m_axis_result_tlast_UNCONNECTED;
  wire NLW_i_synth_s_axis_b_tready_UNCONNECTED;
  wire NLW_i_synth_s_axis_c_tready_UNCONNECTED;
  wire NLW_i_synth_s_axis_operation_tready_UNCONNECTED;
  wire [0:0]NLW_i_synth_m_axis_result_tuser_UNCONNECTED;

  assign m_axis_result_tlast = \<const0> ;
  assign m_axis_result_tuser[0] = \<const0> ;
  assign s_axis_b_tready = \<const0> ;
  assign s_axis_c_tready = \<const0> ;
  assign s_axis_operation_tready = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_ACCUM_INPUT_MSB = "32" *) 
  (* C_ACCUM_LSB = "-31" *) 
  (* C_ACCUM_MSB = "32" *) 
  (* C_A_FRACTION_WIDTH = "24" *) 
  (* C_A_TDATA_WIDTH = "32" *) 
  (* C_A_TUSER_WIDTH = "1" *) 
  (* C_A_WIDTH = "32" *) 
  (* C_BRAM_USAGE = "0" *) 
  (* C_B_FRACTION_WIDTH = "24" *) 
  (* C_B_TDATA_WIDTH = "32" *) 
  (* C_B_TUSER_WIDTH = "1" *) 
  (* C_B_WIDTH = "32" *) 
  (* C_COMPARE_OPERATION = "8" *) 
  (* C_C_FRACTION_WIDTH = "24" *) 
  (* C_C_TDATA_WIDTH = "32" *) 
  (* C_C_TUSER_WIDTH = "1" *) 
  (* C_C_WIDTH = "32" *) 
  (* C_FIXED_DATA_UNSIGNED = "0" *) 
  (* C_HAS_ABSOLUTE = "0" *) 
  (* C_HAS_ACCUMULATOR_A = "0" *) 
  (* C_HAS_ACCUMULATOR_PRIMITIVE_A = "0" *) 
  (* C_HAS_ACCUMULATOR_PRIMITIVE_S = "0" *) 
  (* C_HAS_ACCUMULATOR_S = "0" *) 
  (* C_HAS_ACCUM_INPUT_OVERFLOW = "0" *) 
  (* C_HAS_ACCUM_OVERFLOW = "0" *) 
  (* C_HAS_ACLKEN = "0" *) 
  (* C_HAS_ADD = "0" *) 
  (* C_HAS_ARESETN = "0" *) 
  (* C_HAS_A_TLAST = "0" *) 
  (* C_HAS_A_TUSER = "0" *) 
  (* C_HAS_B = "0" *) 
  (* C_HAS_B_TLAST = "0" *) 
  (* C_HAS_B_TUSER = "0" *) 
  (* C_HAS_C = "0" *) 
  (* C_HAS_COMPARE = "0" *) 
  (* C_HAS_C_TLAST = "0" *) 
  (* C_HAS_C_TUSER = "0" *) 
  (* C_HAS_DIVIDE = "0" *) 
  (* C_HAS_DIVIDE_BY_ZERO = "0" *) 
  (* C_HAS_EXPONENTIAL = "0" *) 
  (* C_HAS_FIX_TO_FLT = "0" *) 
  (* C_HAS_FLT_TO_FIX = "1" *) 
  (* C_HAS_FLT_TO_FLT = "0" *) 
  (* C_HAS_FMA = "0" *) 
  (* C_HAS_FMS = "0" *) 
  (* C_HAS_INVALID_OP = "0" *) 
  (* C_HAS_LOGARITHM = "0" *) 
  (* C_HAS_MULTIPLY = "0" *) 
  (* C_HAS_OPERATION = "0" *) 
  (* C_HAS_OPERATION_TLAST = "0" *) 
  (* C_HAS_OPERATION_TUSER = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_RECIP = "0" *) 
  (* C_HAS_RECIP_SQRT = "0" *) 
  (* C_HAS_RESULT_TLAST = "0" *) 
  (* C_HAS_RESULT_TUSER = "0" *) 
  (* C_HAS_SQRT = "0" *) 
  (* C_HAS_SUBTRACT = "0" *) 
  (* C_HAS_UNDERFLOW = "0" *) 
  (* C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A = "0" *) 
  (* C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S = "0" *) 
  (* C_HAS_UNFUSED_MULTIPLY_ADD = "0" *) 
  (* C_HAS_UNFUSED_MULTIPLY_SUB = "0" *) 
  (* C_LATENCY = "7" *) 
  (* C_MULT_USAGE = "0" *) 
  (* C_OPERATION_TDATA_WIDTH = "8" *) 
  (* C_OPERATION_TUSER_WIDTH = "1" *) 
  (* C_OPTIMIZATION = "1" *) 
  (* C_RATE = "1" *) 
  (* C_RESULT_FRACTION_WIDTH = "23" *) 
  (* C_RESULT_TDATA_WIDTH = "24" *) 
  (* C_RESULT_TUSER_WIDTH = "1" *) 
  (* C_RESULT_WIDTH = "24" *) 
  (* C_THROTTLE_SCHEME = "4" *) 
  (* C_TLAST_RESOLUTION = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8_viv i_synth
       (.aclk(aclk),
        .aclken(1'b0),
        .aresetn(1'b0),
        .m_axis_result_tdata(m_axis_result_tdata),
        .m_axis_result_tlast(NLW_i_synth_m_axis_result_tlast_UNCONNECTED),
        .m_axis_result_tready(1'b0),
        .m_axis_result_tuser(NLW_i_synth_m_axis_result_tuser_UNCONNECTED[0]),
        .m_axis_result_tvalid(m_axis_result_tvalid),
        .s_axis_a_tdata(s_axis_a_tdata),
        .s_axis_a_tlast(1'b0),
        .s_axis_a_tready(s_axis_a_tready),
        .s_axis_a_tuser(1'b0),
        .s_axis_a_tvalid(s_axis_a_tvalid),
        .s_axis_b_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_b_tlast(1'b0),
        .s_axis_b_tready(NLW_i_synth_s_axis_b_tready_UNCONNECTED),
        .s_axis_b_tuser(1'b0),
        .s_axis_b_tvalid(1'b0),
        .s_axis_c_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_c_tlast(1'b0),
        .s_axis_c_tready(NLW_i_synth_s_axis_c_tready_UNCONNECTED),
        .s_axis_c_tuser(1'b0),
        .s_axis_c_tvalid(1'b0),
        .s_axis_operation_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_operation_tlast(1'b0),
        .s_axis_operation_tready(NLW_i_synth_s_axis_operation_tready_UNCONNECTED),
        .s_axis_operation_tuser(1'b0),
        .s_axis_operation_tvalid(1'b0));
endmodule

(* C_ACCUM_INPUT_MSB = "0" *) (* C_ACCUM_LSB = "-21" *) (* C_ACCUM_MSB = "32" *) 
(* C_A_FRACTION_WIDTH = "23" *) (* C_A_TDATA_WIDTH = "24" *) (* C_A_TUSER_WIDTH = "1" *) 
(* C_A_WIDTH = "24" *) (* C_BRAM_USAGE = "0" *) (* C_B_FRACTION_WIDTH = "23" *) 
(* C_B_TDATA_WIDTH = "24" *) (* C_B_TUSER_WIDTH = "1" *) (* C_B_WIDTH = "24" *) 
(* C_COMPARE_OPERATION = "8" *) (* C_C_FRACTION_WIDTH = "23" *) (* C_C_TDATA_WIDTH = "24" *) 
(* C_C_TUSER_WIDTH = "1" *) (* C_C_WIDTH = "24" *) (* C_FIXED_DATA_UNSIGNED = "0" *) 
(* C_HAS_ABSOLUTE = "0" *) (* C_HAS_ACCUMULATOR_A = "0" *) (* C_HAS_ACCUMULATOR_PRIMITIVE_A = "0" *) 
(* C_HAS_ACCUMULATOR_PRIMITIVE_S = "0" *) (* C_HAS_ACCUMULATOR_S = "0" *) (* C_HAS_ACCUM_INPUT_OVERFLOW = "0" *) 
(* C_HAS_ACCUM_OVERFLOW = "0" *) (* C_HAS_ACLKEN = "0" *) (* C_HAS_ADD = "0" *) 
(* C_HAS_ARESETN = "0" *) (* C_HAS_A_TLAST = "0" *) (* C_HAS_A_TUSER = "0" *) 
(* C_HAS_B = "0" *) (* C_HAS_B_TLAST = "0" *) (* C_HAS_B_TUSER = "0" *) 
(* C_HAS_C = "0" *) (* C_HAS_COMPARE = "0" *) (* C_HAS_C_TLAST = "0" *) 
(* C_HAS_C_TUSER = "0" *) (* C_HAS_DIVIDE = "0" *) (* C_HAS_DIVIDE_BY_ZERO = "0" *) 
(* C_HAS_EXPONENTIAL = "0" *) (* C_HAS_FIX_TO_FLT = "1" *) (* C_HAS_FLT_TO_FIX = "0" *) 
(* C_HAS_FLT_TO_FLT = "0" *) (* C_HAS_FMA = "0" *) (* C_HAS_FMS = "0" *) 
(* C_HAS_INVALID_OP = "0" *) (* C_HAS_LOGARITHM = "0" *) (* C_HAS_MULTIPLY = "0" *) 
(* C_HAS_OPERATION = "0" *) (* C_HAS_OPERATION_TLAST = "0" *) (* C_HAS_OPERATION_TUSER = "0" *) 
(* C_HAS_OVERFLOW = "0" *) (* C_HAS_RECIP = "0" *) (* C_HAS_RECIP_SQRT = "0" *) 
(* C_HAS_RESULT_TLAST = "0" *) (* C_HAS_RESULT_TUSER = "0" *) (* C_HAS_SQRT = "0" *) 
(* C_HAS_SUBTRACT = "0" *) (* C_HAS_UNDERFLOW = "0" *) (* C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A = "0" *) 
(* C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S = "0" *) (* C_HAS_UNFUSED_MULTIPLY_ADD = "0" *) (* C_HAS_UNFUSED_MULTIPLY_SUB = "0" *) 
(* C_LATENCY = "7" *) (* C_MULT_USAGE = "0" *) (* C_OPERATION_TDATA_WIDTH = "8" *) 
(* C_OPERATION_TUSER_WIDTH = "1" *) (* C_OPTIMIZATION = "1" *) (* C_RATE = "1" *) 
(* C_RESULT_FRACTION_WIDTH = "24" *) (* C_RESULT_TDATA_WIDTH = "32" *) (* C_RESULT_TUSER_WIDTH = "1" *) 
(* C_RESULT_WIDTH = "32" *) (* C_THROTTLE_SCHEME = "4" *) (* C_TLAST_RESOLUTION = "0" *) 
(* C_XDEVICEFAMILY = "zynq" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "floating_point_v7_1_8" *) 
module effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8__parameterized1
   (aclk,
    aclken,
    aresetn,
    s_axis_a_tvalid,
    s_axis_a_tready,
    s_axis_a_tdata,
    s_axis_a_tuser,
    s_axis_a_tlast,
    s_axis_b_tvalid,
    s_axis_b_tready,
    s_axis_b_tdata,
    s_axis_b_tuser,
    s_axis_b_tlast,
    s_axis_c_tvalid,
    s_axis_c_tready,
    s_axis_c_tdata,
    s_axis_c_tuser,
    s_axis_c_tlast,
    s_axis_operation_tvalid,
    s_axis_operation_tready,
    s_axis_operation_tdata,
    s_axis_operation_tuser,
    s_axis_operation_tlast,
    m_axis_result_tvalid,
    m_axis_result_tready,
    m_axis_result_tdata,
    m_axis_result_tuser,
    m_axis_result_tlast);
  input aclk;
  input aclken;
  input aresetn;
  input s_axis_a_tvalid;
  output s_axis_a_tready;
  input [23:0]s_axis_a_tdata;
  input [0:0]s_axis_a_tuser;
  input s_axis_a_tlast;
  input s_axis_b_tvalid;
  output s_axis_b_tready;
  input [23:0]s_axis_b_tdata;
  input [0:0]s_axis_b_tuser;
  input s_axis_b_tlast;
  input s_axis_c_tvalid;
  output s_axis_c_tready;
  input [23:0]s_axis_c_tdata;
  input [0:0]s_axis_c_tuser;
  input s_axis_c_tlast;
  input s_axis_operation_tvalid;
  output s_axis_operation_tready;
  input [7:0]s_axis_operation_tdata;
  input [0:0]s_axis_operation_tuser;
  input s_axis_operation_tlast;
  output m_axis_result_tvalid;
  input m_axis_result_tready;
  output [31:0]m_axis_result_tdata;
  output [0:0]m_axis_result_tuser;
  output m_axis_result_tlast;

  wire \<const0> ;
  wire aclk;
  wire [31:0]m_axis_result_tdata;
  wire m_axis_result_tvalid;
  wire [23:0]s_axis_a_tdata;
  wire s_axis_a_tready;
  wire s_axis_a_tvalid;
  wire NLW_i_synth_m_axis_result_tlast_UNCONNECTED;
  wire NLW_i_synth_s_axis_b_tready_UNCONNECTED;
  wire NLW_i_synth_s_axis_c_tready_UNCONNECTED;
  wire NLW_i_synth_s_axis_operation_tready_UNCONNECTED;
  wire [0:0]NLW_i_synth_m_axis_result_tuser_UNCONNECTED;

  assign m_axis_result_tlast = \<const0> ;
  assign m_axis_result_tuser[0] = \<const0> ;
  assign s_axis_b_tready = \<const0> ;
  assign s_axis_c_tready = \<const0> ;
  assign s_axis_operation_tready = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_ACCUM_INPUT_MSB = "0" *) 
  (* C_ACCUM_LSB = "-21" *) 
  (* C_ACCUM_MSB = "32" *) 
  (* C_A_FRACTION_WIDTH = "23" *) 
  (* C_A_TDATA_WIDTH = "24" *) 
  (* C_A_TUSER_WIDTH = "1" *) 
  (* C_A_WIDTH = "24" *) 
  (* C_BRAM_USAGE = "0" *) 
  (* C_B_FRACTION_WIDTH = "23" *) 
  (* C_B_TDATA_WIDTH = "24" *) 
  (* C_B_TUSER_WIDTH = "1" *) 
  (* C_B_WIDTH = "24" *) 
  (* C_COMPARE_OPERATION = "8" *) 
  (* C_C_FRACTION_WIDTH = "23" *) 
  (* C_C_TDATA_WIDTH = "24" *) 
  (* C_C_TUSER_WIDTH = "1" *) 
  (* C_C_WIDTH = "24" *) 
  (* C_FIXED_DATA_UNSIGNED = "0" *) 
  (* C_HAS_ABSOLUTE = "0" *) 
  (* C_HAS_ACCUMULATOR_A = "0" *) 
  (* C_HAS_ACCUMULATOR_PRIMITIVE_A = "0" *) 
  (* C_HAS_ACCUMULATOR_PRIMITIVE_S = "0" *) 
  (* C_HAS_ACCUMULATOR_S = "0" *) 
  (* C_HAS_ACCUM_INPUT_OVERFLOW = "0" *) 
  (* C_HAS_ACCUM_OVERFLOW = "0" *) 
  (* C_HAS_ACLKEN = "0" *) 
  (* C_HAS_ADD = "0" *) 
  (* C_HAS_ARESETN = "0" *) 
  (* C_HAS_A_TLAST = "0" *) 
  (* C_HAS_A_TUSER = "0" *) 
  (* C_HAS_B = "0" *) 
  (* C_HAS_B_TLAST = "0" *) 
  (* C_HAS_B_TUSER = "0" *) 
  (* C_HAS_C = "0" *) 
  (* C_HAS_COMPARE = "0" *) 
  (* C_HAS_C_TLAST = "0" *) 
  (* C_HAS_C_TUSER = "0" *) 
  (* C_HAS_DIVIDE = "0" *) 
  (* C_HAS_DIVIDE_BY_ZERO = "0" *) 
  (* C_HAS_EXPONENTIAL = "0" *) 
  (* C_HAS_FIX_TO_FLT = "1" *) 
  (* C_HAS_FLT_TO_FIX = "0" *) 
  (* C_HAS_FLT_TO_FLT = "0" *) 
  (* C_HAS_FMA = "0" *) 
  (* C_HAS_FMS = "0" *) 
  (* C_HAS_INVALID_OP = "0" *) 
  (* C_HAS_LOGARITHM = "0" *) 
  (* C_HAS_MULTIPLY = "0" *) 
  (* C_HAS_OPERATION = "0" *) 
  (* C_HAS_OPERATION_TLAST = "0" *) 
  (* C_HAS_OPERATION_TUSER = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_RECIP = "0" *) 
  (* C_HAS_RECIP_SQRT = "0" *) 
  (* C_HAS_RESULT_TLAST = "0" *) 
  (* C_HAS_RESULT_TUSER = "0" *) 
  (* C_HAS_SQRT = "0" *) 
  (* C_HAS_SUBTRACT = "0" *) 
  (* C_HAS_UNDERFLOW = "0" *) 
  (* C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A = "0" *) 
  (* C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S = "0" *) 
  (* C_HAS_UNFUSED_MULTIPLY_ADD = "0" *) 
  (* C_HAS_UNFUSED_MULTIPLY_SUB = "0" *) 
  (* C_LATENCY = "7" *) 
  (* C_MULT_USAGE = "0" *) 
  (* C_OPERATION_TDATA_WIDTH = "8" *) 
  (* C_OPERATION_TUSER_WIDTH = "1" *) 
  (* C_OPTIMIZATION = "1" *) 
  (* C_RATE = "1" *) 
  (* C_RESULT_FRACTION_WIDTH = "24" *) 
  (* C_RESULT_TDATA_WIDTH = "32" *) 
  (* C_RESULT_TUSER_WIDTH = "1" *) 
  (* C_RESULT_WIDTH = "32" *) 
  (* C_THROTTLE_SCHEME = "4" *) 
  (* C_TLAST_RESOLUTION = "0" *) 
  (* C_XDEVICEFAMILY = "zynq" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  effects_loop_audio_fifo2stream_v2_0_0_floating_point_v7_1_8_viv__parameterized1 i_synth
       (.aclk(aclk),
        .aclken(1'b0),
        .aresetn(1'b0),
        .m_axis_result_tdata(m_axis_result_tdata),
        .m_axis_result_tlast(NLW_i_synth_m_axis_result_tlast_UNCONNECTED),
        .m_axis_result_tready(1'b0),
        .m_axis_result_tuser(NLW_i_synth_m_axis_result_tuser_UNCONNECTED[0]),
        .m_axis_result_tvalid(m_axis_result_tvalid),
        .s_axis_a_tdata(s_axis_a_tdata),
        .s_axis_a_tlast(1'b0),
        .s_axis_a_tready(s_axis_a_tready),
        .s_axis_a_tuser(1'b0),
        .s_axis_a_tvalid(s_axis_a_tvalid),
        .s_axis_b_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_b_tlast(1'b0),
        .s_axis_b_tready(NLW_i_synth_s_axis_b_tready_UNCONNECTED),
        .s_axis_b_tuser(1'b0),
        .s_axis_b_tvalid(1'b0),
        .s_axis_c_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_c_tlast(1'b0),
        .s_axis_c_tready(NLW_i_synth_s_axis_c_tready_UNCONNECTED),
        .s_axis_c_tuser(1'b0),
        .s_axis_c_tvalid(1'b0),
        .s_axis_operation_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_operation_tlast(1'b0),
        .s_axis_operation_tready(NLW_i_synth_s_axis_operation_tready_UNCONNECTED),
        .s_axis_operation_tuser(1'b0),
        .s_axis_operation_tvalid(1'b0));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module effects_loop_audio_fifo2stream_v2_0_0_memory
   (sel_pipe,
    dout,
    clk,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    srst,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    ena_array,
    enb_array,
    WEA,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ,
    E);
  output sel_pipe;
  output [47:0]dout;
  input clk;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input srst;
  input [12:0]Q;
  input [12:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [47:0]din;
  input [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [1:0]ena_array;
  input [1:0]enb_array;
  input [1:0]WEA;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  input \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ;
  input [0:0]E;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [12:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  wire [0:0]E;
  wire [12:0]Q;
  wire [1:0]WEA;
  wire clk;
  wire [47:0]din;
  wire [47:0]dout;
  wire [47:4]dout_mem;
  wire [1:0]ena_array;
  wire [1:0]enb_array;
  wire [3:0]\inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_doutb ;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ;
  wire sel_pipe;
  wire srst;

  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_v8_4_3 \gbm.gbmg.gbmga.ngecc.bmg 
       (.D({dout_mem,\inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_doutb }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ),
        .Q(Q),
        .WEA(WEA),
        .clk(clk),
        .din(din),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] (sel_pipe),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ),
        .srst(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[0] 
       (.C(clk),
        .CE(E),
        .D(\inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_doutb [0]),
        .Q(dout[0]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[10] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[10]),
        .Q(dout[10]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[11] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[11]),
        .Q(dout[11]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[12] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[12]),
        .Q(dout[12]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[13] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[13]),
        .Q(dout[13]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[14] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[14]),
        .Q(dout[14]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[15] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[15]),
        .Q(dout[15]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[16] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[16]),
        .Q(dout[16]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[17] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[17]),
        .Q(dout[17]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[18] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[18]),
        .Q(dout[18]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[19] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[19]),
        .Q(dout[19]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[1] 
       (.C(clk),
        .CE(E),
        .D(\inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_doutb [1]),
        .Q(dout[1]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[20] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[20]),
        .Q(dout[20]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[21] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[21]),
        .Q(dout[21]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[22] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[22]),
        .Q(dout[22]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[23] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[23]),
        .Q(dout[23]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[24] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[24]),
        .Q(dout[24]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[25] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[25]),
        .Q(dout[25]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[26] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[26]),
        .Q(dout[26]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[27] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[27]),
        .Q(dout[27]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[28] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[28]),
        .Q(dout[28]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[29] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[29]),
        .Q(dout[29]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[2] 
       (.C(clk),
        .CE(E),
        .D(\inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_doutb [2]),
        .Q(dout[2]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[30] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[30]),
        .Q(dout[30]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[31] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[31]),
        .Q(dout[31]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[32] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[32]),
        .Q(dout[32]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[33] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[33]),
        .Q(dout[33]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[34] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[34]),
        .Q(dout[34]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[35] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[35]),
        .Q(dout[35]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[36] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[36]),
        .Q(dout[36]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[37] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[37]),
        .Q(dout[37]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[38] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[38]),
        .Q(dout[38]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[39] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[39]),
        .Q(dout[39]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[3] 
       (.C(clk),
        .CE(E),
        .D(\inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_doutb [3]),
        .Q(dout[3]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[40] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[40]),
        .Q(dout[40]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[41] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[41]),
        .Q(dout[41]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[42] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[42]),
        .Q(dout[42]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[43] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[43]),
        .Q(dout[43]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[44] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[44]),
        .Q(dout[44]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[45] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[45]),
        .Q(dout[45]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[46] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[46]),
        .Q(dout[46]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[47] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[47]),
        .Q(dout[47]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[4] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[4]),
        .Q(dout[4]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[5] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[5]),
        .Q(dout[5]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[6] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[6]),
        .Q(dout[6]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[7] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[7]),
        .Q(dout[7]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[8] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[8]),
        .Q(dout[8]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[9] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[9]),
        .Q(dout[9]),
        .R(srst));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module effects_loop_audio_fifo2stream_v2_0_0_memory_8
   (sel_pipe,
    dout,
    clk,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    srst,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ,
    ena_array,
    enb_array,
    WEA,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ,
    E);
  output sel_pipe;
  output [47:0]dout;
  input clk;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input srst;
  input [12:0]Q;
  input [12:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input [47:0]din;
  input [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  input [1:0]ena_array;
  input [1:0]enb_array;
  input [1:0]WEA;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  input \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ;
  input [0:0]E;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [12:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ;
  wire [0:0]E;
  wire [12:0]Q;
  wire [1:0]WEA;
  wire clk;
  wire [47:0]din;
  wire [47:0]dout;
  wire [47:4]dout_mem;
  wire [1:0]ena_array;
  wire [1:0]enb_array;
  wire [3:0]\inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_doutb ;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ;
  wire sel_pipe;
  wire srst;

  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_v8_4_3_9 \gbm.gbmg.gbmga.ngecc.bmg 
       (.D({dout_mem,\inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_doutb }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3 ),
        .Q(Q),
        .WEA(WEA),
        .clk(clk),
        .din(din),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] (sel_pipe),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ),
        .srst(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[0] 
       (.C(clk),
        .CE(E),
        .D(\inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_doutb [0]),
        .Q(dout[0]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[10] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[10]),
        .Q(dout[10]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[11] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[11]),
        .Q(dout[11]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[12] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[12]),
        .Q(dout[12]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[13] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[13]),
        .Q(dout[13]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[14] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[14]),
        .Q(dout[14]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[15] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[15]),
        .Q(dout[15]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[16] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[16]),
        .Q(dout[16]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[17] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[17]),
        .Q(dout[17]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[18] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[18]),
        .Q(dout[18]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[19] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[19]),
        .Q(dout[19]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[1] 
       (.C(clk),
        .CE(E),
        .D(\inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_doutb [1]),
        .Q(dout[1]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[20] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[20]),
        .Q(dout[20]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[21] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[21]),
        .Q(dout[21]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[22] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[22]),
        .Q(dout[22]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[23] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[23]),
        .Q(dout[23]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[24] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[24]),
        .Q(dout[24]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[25] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[25]),
        .Q(dout[25]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[26] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[26]),
        .Q(dout[26]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[27] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[27]),
        .Q(dout[27]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[28] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[28]),
        .Q(dout[28]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[29] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[29]),
        .Q(dout[29]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[2] 
       (.C(clk),
        .CE(E),
        .D(\inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_doutb [2]),
        .Q(dout[2]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[30] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[30]),
        .Q(dout[30]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[31] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[31]),
        .Q(dout[31]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[32] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[32]),
        .Q(dout[32]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[33] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[33]),
        .Q(dout[33]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[34] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[34]),
        .Q(dout[34]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[35] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[35]),
        .Q(dout[35]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[36] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[36]),
        .Q(dout[36]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[37] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[37]),
        .Q(dout[37]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[38] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[38]),
        .Q(dout[38]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[39] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[39]),
        .Q(dout[39]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[3] 
       (.C(clk),
        .CE(E),
        .D(\inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_doutb [3]),
        .Q(dout[3]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[40] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[40]),
        .Q(dout[40]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[41] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[41]),
        .Q(dout[41]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[42] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[42]),
        .Q(dout[42]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[43] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[43]),
        .Q(dout[43]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[44] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[44]),
        .Q(dout[44]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[45] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[45]),
        .Q(dout[45]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[46] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[46]),
        .Q(dout[46]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[47] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[47]),
        .Q(dout[47]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[4] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[4]),
        .Q(dout[4]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[5] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[5]),
        .Q(dout[5]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[6] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[6]),
        .Q(dout[6]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[7] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[7]),
        .Q(dout[7]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[8] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[8]),
        .Q(dout[8]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[9] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[9]),
        .Q(dout[9]),
        .R(srst));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module effects_loop_audio_fifo2stream_v2_0_0_memory__parameterized0
   (sel_pipe,
    dout,
    clk,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    ena_array,
    enb_array,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    WEA,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ,
    E);
  output sel_pipe;
  output [63:0]dout;
  input clk;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ;
  input [12:0]Q;
  input [12:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 ;
  input [63:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input [1:0]ena_array;
  input [1:0]enb_array;
  input [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input [1:0]WEA;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ;
  input [0:0]E;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ;
  wire [12:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [0:0]E;
  wire [12:0]Q;
  wire [1:0]WEA;
  wire clk;
  wire [63:0]din;
  wire [63:0]dout;
  wire [63:2]dout_mem;
  wire [1:0]ena_array;
  wire [1:0]enb_array;
  wire [1:0]\inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_doutb ;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ;
  wire sel_pipe;

  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_v8_4_3__parameterized1 \gbm.gbmg.gbmga.ngecc.bmg 
       (.D({dout_mem,\inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_doutb }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .Q(Q),
        .WEA(WEA),
        .clk(clk),
        .din(din),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] (sel_pipe),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[0] 
       (.C(clk),
        .CE(E),
        .D(\inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_doutb [0]),
        .Q(dout[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[10] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[10]),
        .Q(dout[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[11] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[11]),
        .Q(dout[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[12] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[12]),
        .Q(dout[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[13] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[13]),
        .Q(dout[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[14] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[14]),
        .Q(dout[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[15] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[15]),
        .Q(dout[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[16] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[16]),
        .Q(dout[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[17] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[17]),
        .Q(dout[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[18] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[18]),
        .Q(dout[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[19] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[19]),
        .Q(dout[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[1] 
       (.C(clk),
        .CE(E),
        .D(\inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_doutb [1]),
        .Q(dout[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[20] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[20]),
        .Q(dout[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[21] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[21]),
        .Q(dout[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[22] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[22]),
        .Q(dout[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[23] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[23]),
        .Q(dout[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[24] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[24]),
        .Q(dout[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[25] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[25]),
        .Q(dout[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[26] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[26]),
        .Q(dout[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[27] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[27]),
        .Q(dout[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[28] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[28]),
        .Q(dout[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[29] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[29]),
        .Q(dout[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[2] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[2]),
        .Q(dout[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[30] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[30]),
        .Q(dout[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[31] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[31]),
        .Q(dout[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[32] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[32]),
        .Q(dout[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[33] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[33]),
        .Q(dout[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[34] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[34]),
        .Q(dout[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[35] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[35]),
        .Q(dout[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[36] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[36]),
        .Q(dout[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[37] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[37]),
        .Q(dout[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[38] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[38]),
        .Q(dout[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[39] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[39]),
        .Q(dout[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[3] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[3]),
        .Q(dout[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[40] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[40]),
        .Q(dout[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[41] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[41]),
        .Q(dout[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[42] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[42]),
        .Q(dout[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[43] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[43]),
        .Q(dout[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[44] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[44]),
        .Q(dout[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[45] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[45]),
        .Q(dout[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[46] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[46]),
        .Q(dout[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[47] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[47]),
        .Q(dout[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[48] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[48]),
        .Q(dout[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[49] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[49]),
        .Q(dout[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[4] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[4]),
        .Q(dout[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[50] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[50]),
        .Q(dout[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[51] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[51]),
        .Q(dout[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[52] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[52]),
        .Q(dout[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[53] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[53]),
        .Q(dout[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[54] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[54]),
        .Q(dout[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[55] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[55]),
        .Q(dout[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[56] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[56]),
        .Q(dout[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[57] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[57]),
        .Q(dout[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[58] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[58]),
        .Q(dout[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[59] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[59]),
        .Q(dout[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[5] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[5]),
        .Q(dout[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[60] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[60]),
        .Q(dout[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[61] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[61]),
        .Q(dout[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[62] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[62]),
        .Q(dout[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[63] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[63]),
        .Q(dout[63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[6] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[6]),
        .Q(dout[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[7] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[7]),
        .Q(dout[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[8] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[8]),
        .Q(dout[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[9] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[9]),
        .Q(dout[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module effects_loop_audio_fifo2stream_v2_0_0_memory__parameterized0_78
   (sel_pipe,
    dout,
    clk,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ,
    Q,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 ,
    din,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ,
    ena_array,
    enb_array,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ,
    WEA,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ,
    E);
  output sel_pipe;
  output [63:0]dout;
  input clk;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ;
  input [12:0]Q;
  input [12:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 ;
  input [63:0]din;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  input [1:0]ena_array;
  input [1:0]enb_array;
  input [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  input [1:0]WEA;
  input [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  input \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ;
  input [0:0]E;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ;
  wire [12:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ;
  wire [1:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ;
  wire [0:0]E;
  wire [12:0]Q;
  wire [1:0]WEA;
  wire clk;
  wire [63:0]din;
  wire [63:0]dout;
  wire [63:2]dout_mem;
  wire [1:0]ena_array;
  wire [1:0]enb_array;
  wire [1:0]\inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_doutb ;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ;
  wire sel_pipe;

  effects_loop_audio_fifo2stream_v2_0_0_blk_mem_gen_v8_4_3__parameterized1_79 \gbm.gbmg.gbmga.ngecc.bmg 
       (.D({dout_mem,\inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_doutb }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_1 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1 ),
        .Q(Q),
        .WEA(WEA),
        .clk(clk),
        .din(din),
        .ena_array(ena_array),
        .enb_array(enb_array),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] (sel_pipe),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]_0 (\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[0] 
       (.C(clk),
        .CE(E),
        .D(\inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_doutb [0]),
        .Q(dout[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[10] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[10]),
        .Q(dout[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[11] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[11]),
        .Q(dout[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[12] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[12]),
        .Q(dout[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[13] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[13]),
        .Q(dout[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[14] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[14]),
        .Q(dout[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[15] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[15]),
        .Q(dout[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[16] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[16]),
        .Q(dout[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[17] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[17]),
        .Q(dout[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[18] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[18]),
        .Q(dout[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[19] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[19]),
        .Q(dout[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[1] 
       (.C(clk),
        .CE(E),
        .D(\inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_doutb [1]),
        .Q(dout[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[20] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[20]),
        .Q(dout[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[21] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[21]),
        .Q(dout[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[22] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[22]),
        .Q(dout[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[23] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[23]),
        .Q(dout[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[24] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[24]),
        .Q(dout[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[25] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[25]),
        .Q(dout[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[26] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[26]),
        .Q(dout[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[27] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[27]),
        .Q(dout[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[28] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[28]),
        .Q(dout[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[29] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[29]),
        .Q(dout[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[2] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[2]),
        .Q(dout[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[30] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[30]),
        .Q(dout[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[31] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[31]),
        .Q(dout[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[32] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[32]),
        .Q(dout[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[33] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[33]),
        .Q(dout[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[34] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[34]),
        .Q(dout[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[35] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[35]),
        .Q(dout[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[36] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[36]),
        .Q(dout[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[37] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[37]),
        .Q(dout[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[38] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[38]),
        .Q(dout[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[39] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[39]),
        .Q(dout[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[3] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[3]),
        .Q(dout[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[40] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[40]),
        .Q(dout[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[41] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[41]),
        .Q(dout[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[42] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[42]),
        .Q(dout[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[43] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[43]),
        .Q(dout[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[44] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[44]),
        .Q(dout[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[45] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[45]),
        .Q(dout[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[46] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[46]),
        .Q(dout[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[47] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[47]),
        .Q(dout[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[48] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[48]),
        .Q(dout[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[49] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[49]),
        .Q(dout[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[4] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[4]),
        .Q(dout[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[50] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[50]),
        .Q(dout[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[51] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[51]),
        .Q(dout[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[52] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[52]),
        .Q(dout[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[53] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[53]),
        .Q(dout[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[54] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[54]),
        .Q(dout[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[55] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[55]),
        .Q(dout[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[56] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[56]),
        .Q(dout[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[57] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[57]),
        .Q(dout[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[58] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[58]),
        .Q(dout[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[59] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[59]),
        .Q(dout[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[5] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[5]),
        .Q(dout[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[60] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[60]),
        .Q(dout[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[61] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[61]),
        .Q(dout[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[62] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[62]),
        .Q(dout[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[63] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[63]),
        .Q(dout[63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[6] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[6]),
        .Q(dout[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[7] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[7]),
        .Q(dout[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[8] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[8]),
        .Q(dout[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[9] 
       (.C(clk),
        .CE(E),
        .D(dout_mem[9]),
        .Q(dout[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module effects_loop_audio_fifo2stream_v2_0_0_rd_bin_cntr
   (D,
    v1_reg,
    Q,
    v1_reg_1,
    v1_reg_0,
    \gc0.count_d1_reg[0]_0 ,
    \gc0.count_d1_reg[2]_0 ,
    \gc0.count_d1_reg[4]_0 ,
    \gc0.count_d1_reg[6]_0 ,
    \gc0.count_d1_reg[8]_0 ,
    \gc0.count_d1_reg[10]_0 ,
    \gc0.count_d1_reg[12]_0 ,
    srst,
    E,
    clk,
    \gmux.gm[5].gms.ms ,
    \gmux.gm[5].gms.ms_0 ,
    out,
    sel_pipe);
  output [0:0]D;
  output [5:0]v1_reg;
  output [12:0]Q;
  output [5:0]v1_reg_1;
  output [5:0]v1_reg_0;
  output \gc0.count_d1_reg[0]_0 ;
  output \gc0.count_d1_reg[2]_0 ;
  output \gc0.count_d1_reg[4]_0 ;
  output \gc0.count_d1_reg[6]_0 ;
  output \gc0.count_d1_reg[8]_0 ;
  output \gc0.count_d1_reg[10]_0 ;
  output \gc0.count_d1_reg[12]_0 ;
  input srst;
  input [0:0]E;
  input clk;
  input [11:0]\gmux.gm[5].gms.ms ;
  input [11:0]\gmux.gm[5].gms.ms_0 ;
  input out;
  input sel_pipe;

  wire [0:0]D;
  wire [0:0]E;
  wire [12:0]Q;
  wire clk;
  wire \gc0.count[0]_i_2_n_0 ;
  wire \gc0.count_d1_reg[0]_0 ;
  wire \gc0.count_d1_reg[10]_0 ;
  wire \gc0.count_d1_reg[12]_0 ;
  wire \gc0.count_d1_reg[2]_0 ;
  wire \gc0.count_d1_reg[4]_0 ;
  wire \gc0.count_d1_reg[6]_0 ;
  wire \gc0.count_d1_reg[8]_0 ;
  wire \gc0.count_reg[0]_i_1_n_0 ;
  wire \gc0.count_reg[0]_i_1_n_1 ;
  wire \gc0.count_reg[0]_i_1_n_2 ;
  wire \gc0.count_reg[0]_i_1_n_3 ;
  wire \gc0.count_reg[0]_i_1_n_4 ;
  wire \gc0.count_reg[0]_i_1_n_5 ;
  wire \gc0.count_reg[0]_i_1_n_6 ;
  wire \gc0.count_reg[0]_i_1_n_7 ;
  wire \gc0.count_reg[12]_i_1_n_7 ;
  wire \gc0.count_reg[4]_i_1_n_0 ;
  wire \gc0.count_reg[4]_i_1_n_1 ;
  wire \gc0.count_reg[4]_i_1_n_2 ;
  wire \gc0.count_reg[4]_i_1_n_3 ;
  wire \gc0.count_reg[4]_i_1_n_4 ;
  wire \gc0.count_reg[4]_i_1_n_5 ;
  wire \gc0.count_reg[4]_i_1_n_6 ;
  wire \gc0.count_reg[4]_i_1_n_7 ;
  wire \gc0.count_reg[8]_i_1_n_0 ;
  wire \gc0.count_reg[8]_i_1_n_1 ;
  wire \gc0.count_reg[8]_i_1_n_2 ;
  wire \gc0.count_reg[8]_i_1_n_3 ;
  wire \gc0.count_reg[8]_i_1_n_4 ;
  wire \gc0.count_reg[8]_i_1_n_5 ;
  wire \gc0.count_reg[8]_i_1_n_6 ;
  wire \gc0.count_reg[8]_i_1_n_7 ;
  wire [11:0]\gmux.gm[5].gms.ms ;
  wire [11:0]\gmux.gm[5].gms.ms_0 ;
  wire out;
  wire [11:0]rd_pntr_plus1;
  wire sel_pipe;
  wire srst;
  wire [5:0]v1_reg;
  wire [5:0]v1_reg_0;
  wire [5:0]v1_reg_1;
  wire [3:0]\NLW_gc0.count_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_gc0.count_reg[12]_i_1_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_2 
       (.I0(rd_pntr_plus1[0]),
        .O(\gc0.count[0]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(clk),
        .CE(E),
        .D(rd_pntr_plus1[0]),
        .Q(Q[0]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[10] 
       (.C(clk),
        .CE(E),
        .D(rd_pntr_plus1[10]),
        .Q(Q[10]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[11] 
       (.C(clk),
        .CE(E),
        .D(rd_pntr_plus1[11]),
        .Q(Q[11]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[12] 
       (.C(clk),
        .CE(E),
        .D(D),
        .Q(Q[12]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(clk),
        .CE(E),
        .D(rd_pntr_plus1[1]),
        .Q(Q[1]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(clk),
        .CE(E),
        .D(rd_pntr_plus1[2]),
        .Q(Q[2]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(clk),
        .CE(E),
        .D(rd_pntr_plus1[3]),
        .Q(Q[3]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4] 
       (.C(clk),
        .CE(E),
        .D(rd_pntr_plus1[4]),
        .Q(Q[4]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[5] 
       (.C(clk),
        .CE(E),
        .D(rd_pntr_plus1[5]),
        .Q(Q[5]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[6] 
       (.C(clk),
        .CE(E),
        .D(rd_pntr_plus1[6]),
        .Q(Q[6]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[7] 
       (.C(clk),
        .CE(E),
        .D(rd_pntr_plus1[7]),
        .Q(Q[7]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[8] 
       (.C(clk),
        .CE(E),
        .D(rd_pntr_plus1[8]),
        .Q(Q[8]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[9] 
       (.C(clk),
        .CE(E),
        .D(rd_pntr_plus1[9]),
        .Q(Q[9]),
        .R(srst));
  FDSE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(clk),
        .CE(E),
        .D(\gc0.count_reg[0]_i_1_n_7 ),
        .Q(rd_pntr_plus1[0]),
        .S(srst));
  CARRY4 \gc0.count_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\gc0.count_reg[0]_i_1_n_0 ,\gc0.count_reg[0]_i_1_n_1 ,\gc0.count_reg[0]_i_1_n_2 ,\gc0.count_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\gc0.count_reg[0]_i_1_n_4 ,\gc0.count_reg[0]_i_1_n_5 ,\gc0.count_reg[0]_i_1_n_6 ,\gc0.count_reg[0]_i_1_n_7 }),
        .S({rd_pntr_plus1[3:1],\gc0.count[0]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[10] 
       (.C(clk),
        .CE(E),
        .D(\gc0.count_reg[8]_i_1_n_5 ),
        .Q(rd_pntr_plus1[10]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[11] 
       (.C(clk),
        .CE(E),
        .D(\gc0.count_reg[8]_i_1_n_4 ),
        .Q(rd_pntr_plus1[11]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[12] 
       (.C(clk),
        .CE(E),
        .D(\gc0.count_reg[12]_i_1_n_7 ),
        .Q(D),
        .R(srst));
  CARRY4 \gc0.count_reg[12]_i_1 
       (.CI(\gc0.count_reg[8]_i_1_n_0 ),
        .CO(\NLW_gc0.count_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gc0.count_reg[12]_i_1_O_UNCONNECTED [3:1],\gc0.count_reg[12]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,D}));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(clk),
        .CE(E),
        .D(\gc0.count_reg[0]_i_1_n_6 ),
        .Q(rd_pntr_plus1[1]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(clk),
        .CE(E),
        .D(\gc0.count_reg[0]_i_1_n_5 ),
        .Q(rd_pntr_plus1[2]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(clk),
        .CE(E),
        .D(\gc0.count_reg[0]_i_1_n_4 ),
        .Q(rd_pntr_plus1[3]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[4] 
       (.C(clk),
        .CE(E),
        .D(\gc0.count_reg[4]_i_1_n_7 ),
        .Q(rd_pntr_plus1[4]),
        .R(srst));
  CARRY4 \gc0.count_reg[4]_i_1 
       (.CI(\gc0.count_reg[0]_i_1_n_0 ),
        .CO({\gc0.count_reg[4]_i_1_n_0 ,\gc0.count_reg[4]_i_1_n_1 ,\gc0.count_reg[4]_i_1_n_2 ,\gc0.count_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\gc0.count_reg[4]_i_1_n_4 ,\gc0.count_reg[4]_i_1_n_5 ,\gc0.count_reg[4]_i_1_n_6 ,\gc0.count_reg[4]_i_1_n_7 }),
        .S(rd_pntr_plus1[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[5] 
       (.C(clk),
        .CE(E),
        .D(\gc0.count_reg[4]_i_1_n_6 ),
        .Q(rd_pntr_plus1[5]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[6] 
       (.C(clk),
        .CE(E),
        .D(\gc0.count_reg[4]_i_1_n_5 ),
        .Q(rd_pntr_plus1[6]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[7] 
       (.C(clk),
        .CE(E),
        .D(\gc0.count_reg[4]_i_1_n_4 ),
        .Q(rd_pntr_plus1[7]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[8] 
       (.C(clk),
        .CE(E),
        .D(\gc0.count_reg[8]_i_1_n_7 ),
        .Q(rd_pntr_plus1[8]),
        .R(srst));
  CARRY4 \gc0.count_reg[8]_i_1 
       (.CI(\gc0.count_reg[4]_i_1_n_0 ),
        .CO({\gc0.count_reg[8]_i_1_n_0 ,\gc0.count_reg[8]_i_1_n_1 ,\gc0.count_reg[8]_i_1_n_2 ,\gc0.count_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\gc0.count_reg[8]_i_1_n_4 ,\gc0.count_reg[8]_i_1_n_5 ,\gc0.count_reg[8]_i_1_n_6 ,\gc0.count_reg[8]_i_1_n_7 }),
        .S(rd_pntr_plus1[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[9] 
       (.C(clk),
        .CE(E),
        .D(\gc0.count_reg[8]_i_1_n_6 ),
        .Q(rd_pntr_plus1[9]),
        .R(srst));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1 
       (.I0(Q[0]),
        .I1(\gmux.gm[5].gms.ms [0]),
        .I2(Q[1]),
        .I3(\gmux.gm[5].gms.ms [1]),
        .O(v1_reg[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__0 
       (.I0(rd_pntr_plus1[0]),
        .I1(\gmux.gm[5].gms.ms [0]),
        .I2(rd_pntr_plus1[1]),
        .I3(\gmux.gm[5].gms.ms [1]),
        .O(v1_reg_1[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__1 
       (.I0(Q[0]),
        .I1(\gmux.gm[5].gms.ms_0 [0]),
        .I2(Q[1]),
        .I3(\gmux.gm[5].gms.ms_0 [1]),
        .O(v1_reg_0[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__2 
       (.I0(Q[0]),
        .I1(\gmux.gm[5].gms.ms [0]),
        .I2(Q[1]),
        .I3(\gmux.gm[5].gms.ms [1]),
        .O(\gc0.count_d1_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1 
       (.I0(Q[2]),
        .I1(\gmux.gm[5].gms.ms [2]),
        .I2(Q[3]),
        .I3(\gmux.gm[5].gms.ms [3]),
        .O(v1_reg[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__0 
       (.I0(rd_pntr_plus1[2]),
        .I1(\gmux.gm[5].gms.ms [2]),
        .I2(rd_pntr_plus1[3]),
        .I3(\gmux.gm[5].gms.ms [3]),
        .O(v1_reg_1[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__1 
       (.I0(Q[2]),
        .I1(\gmux.gm[5].gms.ms_0 [2]),
        .I2(Q[3]),
        .I3(\gmux.gm[5].gms.ms_0 [3]),
        .O(v1_reg_0[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__2 
       (.I0(Q[2]),
        .I1(\gmux.gm[5].gms.ms [2]),
        .I2(Q[3]),
        .I3(\gmux.gm[5].gms.ms [3]),
        .O(\gc0.count_d1_reg[2]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1 
       (.I0(Q[4]),
        .I1(\gmux.gm[5].gms.ms [4]),
        .I2(Q[5]),
        .I3(\gmux.gm[5].gms.ms [5]),
        .O(v1_reg[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__0 
       (.I0(rd_pntr_plus1[4]),
        .I1(\gmux.gm[5].gms.ms [4]),
        .I2(rd_pntr_plus1[5]),
        .I3(\gmux.gm[5].gms.ms [5]),
        .O(v1_reg_1[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__1 
       (.I0(Q[4]),
        .I1(\gmux.gm[5].gms.ms_0 [4]),
        .I2(Q[5]),
        .I3(\gmux.gm[5].gms.ms_0 [5]),
        .O(v1_reg_0[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__2 
       (.I0(Q[4]),
        .I1(\gmux.gm[5].gms.ms [4]),
        .I2(Q[5]),
        .I3(\gmux.gm[5].gms.ms [5]),
        .O(\gc0.count_d1_reg[4]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1 
       (.I0(Q[6]),
        .I1(\gmux.gm[5].gms.ms [6]),
        .I2(Q[7]),
        .I3(\gmux.gm[5].gms.ms [7]),
        .O(v1_reg[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__0 
       (.I0(rd_pntr_plus1[6]),
        .I1(\gmux.gm[5].gms.ms [6]),
        .I2(rd_pntr_plus1[7]),
        .I3(\gmux.gm[5].gms.ms [7]),
        .O(v1_reg_1[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__1 
       (.I0(Q[6]),
        .I1(\gmux.gm[5].gms.ms_0 [6]),
        .I2(Q[7]),
        .I3(\gmux.gm[5].gms.ms_0 [7]),
        .O(v1_reg_0[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__2 
       (.I0(Q[6]),
        .I1(\gmux.gm[5].gms.ms [6]),
        .I2(Q[7]),
        .I3(\gmux.gm[5].gms.ms [7]),
        .O(\gc0.count_d1_reg[6]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[4].gms.ms_i_1 
       (.I0(Q[8]),
        .I1(\gmux.gm[5].gms.ms [8]),
        .I2(Q[9]),
        .I3(\gmux.gm[5].gms.ms [9]),
        .O(v1_reg[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[4].gms.ms_i_1__0 
       (.I0(rd_pntr_plus1[8]),
        .I1(\gmux.gm[5].gms.ms [8]),
        .I2(rd_pntr_plus1[9]),
        .I3(\gmux.gm[5].gms.ms [9]),
        .O(v1_reg_1[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[4].gms.ms_i_1__1 
       (.I0(Q[8]),
        .I1(\gmux.gm[5].gms.ms_0 [8]),
        .I2(Q[9]),
        .I3(\gmux.gm[5].gms.ms_0 [9]),
        .O(v1_reg_0[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[4].gms.ms_i_1__2 
       (.I0(Q[8]),
        .I1(\gmux.gm[5].gms.ms [8]),
        .I2(Q[9]),
        .I3(\gmux.gm[5].gms.ms [9]),
        .O(\gc0.count_d1_reg[8]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[5].gms.ms_i_1 
       (.I0(Q[10]),
        .I1(\gmux.gm[5].gms.ms [10]),
        .I2(Q[11]),
        .I3(\gmux.gm[5].gms.ms [11]),
        .O(v1_reg[5]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[5].gms.ms_i_1__0 
       (.I0(rd_pntr_plus1[10]),
        .I1(\gmux.gm[5].gms.ms [10]),
        .I2(rd_pntr_plus1[11]),
        .I3(\gmux.gm[5].gms.ms [11]),
        .O(v1_reg_1[5]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[5].gms.ms_i_1__1 
       (.I0(Q[10]),
        .I1(\gmux.gm[5].gms.ms_0 [10]),
        .I2(Q[11]),
        .I3(\gmux.gm[5].gms.ms_0 [11]),
        .O(v1_reg_0[5]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[5].gms.ms_i_1__2 
       (.I0(Q[10]),
        .I1(\gmux.gm[5].gms.ms [10]),
        .I2(Q[11]),
        .I3(\gmux.gm[5].gms.ms [11]),
        .O(\gc0.count_d1_reg[10]_0 ));
  LUT5 #(
    .INIT(32'hAAEFAA20)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1 
       (.I0(Q[12]),
        .I1(out),
        .I2(E),
        .I3(srst),
        .I4(sel_pipe),
        .O(\gc0.count_d1_reg[12]_0 ));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module effects_loop_audio_fifo2stream_v2_0_0_rd_bin_cntr_45
   (D,
    v1_reg,
    Q,
    v1_reg_1,
    v1_reg_0,
    \gc0.count_d1_reg[0]_0 ,
    \gc0.count_d1_reg[2]_0 ,
    \gc0.count_d1_reg[4]_0 ,
    \gc0.count_d1_reg[6]_0 ,
    \gc0.count_d1_reg[8]_0 ,
    \gc0.count_d1_reg[10]_0 ,
    \gc0.count_d1_reg[12]_0 ,
    srst,
    E,
    clk,
    \gmux.gm[5].gms.ms ,
    \gmux.gm[5].gms.ms_0 ,
    out,
    sel_pipe);
  output [0:0]D;
  output [5:0]v1_reg;
  output [12:0]Q;
  output [5:0]v1_reg_1;
  output [5:0]v1_reg_0;
  output \gc0.count_d1_reg[0]_0 ;
  output \gc0.count_d1_reg[2]_0 ;
  output \gc0.count_d1_reg[4]_0 ;
  output \gc0.count_d1_reg[6]_0 ;
  output \gc0.count_d1_reg[8]_0 ;
  output \gc0.count_d1_reg[10]_0 ;
  output \gc0.count_d1_reg[12]_0 ;
  input srst;
  input [0:0]E;
  input clk;
  input [11:0]\gmux.gm[5].gms.ms ;
  input [11:0]\gmux.gm[5].gms.ms_0 ;
  input out;
  input sel_pipe;

  wire [0:0]D;
  wire [0:0]E;
  wire [12:0]Q;
  wire clk;
  wire \gc0.count[0]_i_2_n_0 ;
  wire \gc0.count_d1_reg[0]_0 ;
  wire \gc0.count_d1_reg[10]_0 ;
  wire \gc0.count_d1_reg[12]_0 ;
  wire \gc0.count_d1_reg[2]_0 ;
  wire \gc0.count_d1_reg[4]_0 ;
  wire \gc0.count_d1_reg[6]_0 ;
  wire \gc0.count_d1_reg[8]_0 ;
  wire \gc0.count_reg[0]_i_1_n_0 ;
  wire \gc0.count_reg[0]_i_1_n_1 ;
  wire \gc0.count_reg[0]_i_1_n_2 ;
  wire \gc0.count_reg[0]_i_1_n_3 ;
  wire \gc0.count_reg[0]_i_1_n_4 ;
  wire \gc0.count_reg[0]_i_1_n_5 ;
  wire \gc0.count_reg[0]_i_1_n_6 ;
  wire \gc0.count_reg[0]_i_1_n_7 ;
  wire \gc0.count_reg[12]_i_1_n_7 ;
  wire \gc0.count_reg[4]_i_1_n_0 ;
  wire \gc0.count_reg[4]_i_1_n_1 ;
  wire \gc0.count_reg[4]_i_1_n_2 ;
  wire \gc0.count_reg[4]_i_1_n_3 ;
  wire \gc0.count_reg[4]_i_1_n_4 ;
  wire \gc0.count_reg[4]_i_1_n_5 ;
  wire \gc0.count_reg[4]_i_1_n_6 ;
  wire \gc0.count_reg[4]_i_1_n_7 ;
  wire \gc0.count_reg[8]_i_1_n_0 ;
  wire \gc0.count_reg[8]_i_1_n_1 ;
  wire \gc0.count_reg[8]_i_1_n_2 ;
  wire \gc0.count_reg[8]_i_1_n_3 ;
  wire \gc0.count_reg[8]_i_1_n_4 ;
  wire \gc0.count_reg[8]_i_1_n_5 ;
  wire \gc0.count_reg[8]_i_1_n_6 ;
  wire \gc0.count_reg[8]_i_1_n_7 ;
  wire [11:0]\gmux.gm[5].gms.ms ;
  wire [11:0]\gmux.gm[5].gms.ms_0 ;
  wire out;
  wire [11:0]rd_pntr_plus1;
  wire sel_pipe;
  wire srst;
  wire [5:0]v1_reg;
  wire [5:0]v1_reg_0;
  wire [5:0]v1_reg_1;
  wire [3:0]\NLW_gc0.count_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_gc0.count_reg[12]_i_1_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_2 
       (.I0(rd_pntr_plus1[0]),
        .O(\gc0.count[0]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(clk),
        .CE(E),
        .D(rd_pntr_plus1[0]),
        .Q(Q[0]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[10] 
       (.C(clk),
        .CE(E),
        .D(rd_pntr_plus1[10]),
        .Q(Q[10]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[11] 
       (.C(clk),
        .CE(E),
        .D(rd_pntr_plus1[11]),
        .Q(Q[11]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[12] 
       (.C(clk),
        .CE(E),
        .D(D),
        .Q(Q[12]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(clk),
        .CE(E),
        .D(rd_pntr_plus1[1]),
        .Q(Q[1]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(clk),
        .CE(E),
        .D(rd_pntr_plus1[2]),
        .Q(Q[2]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(clk),
        .CE(E),
        .D(rd_pntr_plus1[3]),
        .Q(Q[3]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4] 
       (.C(clk),
        .CE(E),
        .D(rd_pntr_plus1[4]),
        .Q(Q[4]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[5] 
       (.C(clk),
        .CE(E),
        .D(rd_pntr_plus1[5]),
        .Q(Q[5]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[6] 
       (.C(clk),
        .CE(E),
        .D(rd_pntr_plus1[6]),
        .Q(Q[6]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[7] 
       (.C(clk),
        .CE(E),
        .D(rd_pntr_plus1[7]),
        .Q(Q[7]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[8] 
       (.C(clk),
        .CE(E),
        .D(rd_pntr_plus1[8]),
        .Q(Q[8]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[9] 
       (.C(clk),
        .CE(E),
        .D(rd_pntr_plus1[9]),
        .Q(Q[9]),
        .R(srst));
  FDSE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(clk),
        .CE(E),
        .D(\gc0.count_reg[0]_i_1_n_7 ),
        .Q(rd_pntr_plus1[0]),
        .S(srst));
  CARRY4 \gc0.count_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\gc0.count_reg[0]_i_1_n_0 ,\gc0.count_reg[0]_i_1_n_1 ,\gc0.count_reg[0]_i_1_n_2 ,\gc0.count_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\gc0.count_reg[0]_i_1_n_4 ,\gc0.count_reg[0]_i_1_n_5 ,\gc0.count_reg[0]_i_1_n_6 ,\gc0.count_reg[0]_i_1_n_7 }),
        .S({rd_pntr_plus1[3:1],\gc0.count[0]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[10] 
       (.C(clk),
        .CE(E),
        .D(\gc0.count_reg[8]_i_1_n_5 ),
        .Q(rd_pntr_plus1[10]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[11] 
       (.C(clk),
        .CE(E),
        .D(\gc0.count_reg[8]_i_1_n_4 ),
        .Q(rd_pntr_plus1[11]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[12] 
       (.C(clk),
        .CE(E),
        .D(\gc0.count_reg[12]_i_1_n_7 ),
        .Q(D),
        .R(srst));
  CARRY4 \gc0.count_reg[12]_i_1 
       (.CI(\gc0.count_reg[8]_i_1_n_0 ),
        .CO(\NLW_gc0.count_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gc0.count_reg[12]_i_1_O_UNCONNECTED [3:1],\gc0.count_reg[12]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,D}));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(clk),
        .CE(E),
        .D(\gc0.count_reg[0]_i_1_n_6 ),
        .Q(rd_pntr_plus1[1]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(clk),
        .CE(E),
        .D(\gc0.count_reg[0]_i_1_n_5 ),
        .Q(rd_pntr_plus1[2]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(clk),
        .CE(E),
        .D(\gc0.count_reg[0]_i_1_n_4 ),
        .Q(rd_pntr_plus1[3]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[4] 
       (.C(clk),
        .CE(E),
        .D(\gc0.count_reg[4]_i_1_n_7 ),
        .Q(rd_pntr_plus1[4]),
        .R(srst));
  CARRY4 \gc0.count_reg[4]_i_1 
       (.CI(\gc0.count_reg[0]_i_1_n_0 ),
        .CO({\gc0.count_reg[4]_i_1_n_0 ,\gc0.count_reg[4]_i_1_n_1 ,\gc0.count_reg[4]_i_1_n_2 ,\gc0.count_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\gc0.count_reg[4]_i_1_n_4 ,\gc0.count_reg[4]_i_1_n_5 ,\gc0.count_reg[4]_i_1_n_6 ,\gc0.count_reg[4]_i_1_n_7 }),
        .S(rd_pntr_plus1[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[5] 
       (.C(clk),
        .CE(E),
        .D(\gc0.count_reg[4]_i_1_n_6 ),
        .Q(rd_pntr_plus1[5]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[6] 
       (.C(clk),
        .CE(E),
        .D(\gc0.count_reg[4]_i_1_n_5 ),
        .Q(rd_pntr_plus1[6]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[7] 
       (.C(clk),
        .CE(E),
        .D(\gc0.count_reg[4]_i_1_n_4 ),
        .Q(rd_pntr_plus1[7]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[8] 
       (.C(clk),
        .CE(E),
        .D(\gc0.count_reg[8]_i_1_n_7 ),
        .Q(rd_pntr_plus1[8]),
        .R(srst));
  CARRY4 \gc0.count_reg[8]_i_1 
       (.CI(\gc0.count_reg[4]_i_1_n_0 ),
        .CO({\gc0.count_reg[8]_i_1_n_0 ,\gc0.count_reg[8]_i_1_n_1 ,\gc0.count_reg[8]_i_1_n_2 ,\gc0.count_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\gc0.count_reg[8]_i_1_n_4 ,\gc0.count_reg[8]_i_1_n_5 ,\gc0.count_reg[8]_i_1_n_6 ,\gc0.count_reg[8]_i_1_n_7 }),
        .S(rd_pntr_plus1[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[9] 
       (.C(clk),
        .CE(E),
        .D(\gc0.count_reg[8]_i_1_n_6 ),
        .Q(rd_pntr_plus1[9]),
        .R(srst));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1 
       (.I0(Q[0]),
        .I1(\gmux.gm[5].gms.ms [0]),
        .I2(Q[1]),
        .I3(\gmux.gm[5].gms.ms [1]),
        .O(v1_reg[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__0 
       (.I0(rd_pntr_plus1[0]),
        .I1(\gmux.gm[5].gms.ms [0]),
        .I2(rd_pntr_plus1[1]),
        .I3(\gmux.gm[5].gms.ms [1]),
        .O(v1_reg_1[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__1 
       (.I0(Q[0]),
        .I1(\gmux.gm[5].gms.ms_0 [0]),
        .I2(Q[1]),
        .I3(\gmux.gm[5].gms.ms_0 [1]),
        .O(v1_reg_0[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__2 
       (.I0(Q[0]),
        .I1(\gmux.gm[5].gms.ms [0]),
        .I2(Q[1]),
        .I3(\gmux.gm[5].gms.ms [1]),
        .O(\gc0.count_d1_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1 
       (.I0(Q[2]),
        .I1(\gmux.gm[5].gms.ms [2]),
        .I2(Q[3]),
        .I3(\gmux.gm[5].gms.ms [3]),
        .O(v1_reg[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__0 
       (.I0(rd_pntr_plus1[2]),
        .I1(\gmux.gm[5].gms.ms [2]),
        .I2(rd_pntr_plus1[3]),
        .I3(\gmux.gm[5].gms.ms [3]),
        .O(v1_reg_1[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__1 
       (.I0(Q[2]),
        .I1(\gmux.gm[5].gms.ms_0 [2]),
        .I2(Q[3]),
        .I3(\gmux.gm[5].gms.ms_0 [3]),
        .O(v1_reg_0[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__2 
       (.I0(Q[2]),
        .I1(\gmux.gm[5].gms.ms [2]),
        .I2(Q[3]),
        .I3(\gmux.gm[5].gms.ms [3]),
        .O(\gc0.count_d1_reg[2]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1 
       (.I0(Q[4]),
        .I1(\gmux.gm[5].gms.ms [4]),
        .I2(Q[5]),
        .I3(\gmux.gm[5].gms.ms [5]),
        .O(v1_reg[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__0 
       (.I0(rd_pntr_plus1[4]),
        .I1(\gmux.gm[5].gms.ms [4]),
        .I2(rd_pntr_plus1[5]),
        .I3(\gmux.gm[5].gms.ms [5]),
        .O(v1_reg_1[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__1 
       (.I0(Q[4]),
        .I1(\gmux.gm[5].gms.ms_0 [4]),
        .I2(Q[5]),
        .I3(\gmux.gm[5].gms.ms_0 [5]),
        .O(v1_reg_0[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__2 
       (.I0(Q[4]),
        .I1(\gmux.gm[5].gms.ms [4]),
        .I2(Q[5]),
        .I3(\gmux.gm[5].gms.ms [5]),
        .O(\gc0.count_d1_reg[4]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1 
       (.I0(Q[6]),
        .I1(\gmux.gm[5].gms.ms [6]),
        .I2(Q[7]),
        .I3(\gmux.gm[5].gms.ms [7]),
        .O(v1_reg[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__0 
       (.I0(rd_pntr_plus1[6]),
        .I1(\gmux.gm[5].gms.ms [6]),
        .I2(rd_pntr_plus1[7]),
        .I3(\gmux.gm[5].gms.ms [7]),
        .O(v1_reg_1[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__1 
       (.I0(Q[6]),
        .I1(\gmux.gm[5].gms.ms_0 [6]),
        .I2(Q[7]),
        .I3(\gmux.gm[5].gms.ms_0 [7]),
        .O(v1_reg_0[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__2 
       (.I0(Q[6]),
        .I1(\gmux.gm[5].gms.ms [6]),
        .I2(Q[7]),
        .I3(\gmux.gm[5].gms.ms [7]),
        .O(\gc0.count_d1_reg[6]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[4].gms.ms_i_1 
       (.I0(Q[8]),
        .I1(\gmux.gm[5].gms.ms [8]),
        .I2(Q[9]),
        .I3(\gmux.gm[5].gms.ms [9]),
        .O(v1_reg[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[4].gms.ms_i_1__0 
       (.I0(rd_pntr_plus1[8]),
        .I1(\gmux.gm[5].gms.ms [8]),
        .I2(rd_pntr_plus1[9]),
        .I3(\gmux.gm[5].gms.ms [9]),
        .O(v1_reg_1[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[4].gms.ms_i_1__1 
       (.I0(Q[8]),
        .I1(\gmux.gm[5].gms.ms_0 [8]),
        .I2(Q[9]),
        .I3(\gmux.gm[5].gms.ms_0 [9]),
        .O(v1_reg_0[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[4].gms.ms_i_1__2 
       (.I0(Q[8]),
        .I1(\gmux.gm[5].gms.ms [8]),
        .I2(Q[9]),
        .I3(\gmux.gm[5].gms.ms [9]),
        .O(\gc0.count_d1_reg[8]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[5].gms.ms_i_1 
       (.I0(Q[10]),
        .I1(\gmux.gm[5].gms.ms [10]),
        .I2(Q[11]),
        .I3(\gmux.gm[5].gms.ms [11]),
        .O(v1_reg[5]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[5].gms.ms_i_1__0 
       (.I0(rd_pntr_plus1[10]),
        .I1(\gmux.gm[5].gms.ms [10]),
        .I2(rd_pntr_plus1[11]),
        .I3(\gmux.gm[5].gms.ms [11]),
        .O(v1_reg_1[5]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[5].gms.ms_i_1__1 
       (.I0(Q[10]),
        .I1(\gmux.gm[5].gms.ms_0 [10]),
        .I2(Q[11]),
        .I3(\gmux.gm[5].gms.ms_0 [11]),
        .O(v1_reg_0[5]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[5].gms.ms_i_1__2 
       (.I0(Q[10]),
        .I1(\gmux.gm[5].gms.ms [10]),
        .I2(Q[11]),
        .I3(\gmux.gm[5].gms.ms [11]),
        .O(\gc0.count_d1_reg[10]_0 ));
  LUT5 #(
    .INIT(32'hAAEFAA20)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1 
       (.I0(Q[12]),
        .I1(out),
        .I2(E),
        .I3(srst),
        .I4(sel_pipe),
        .O(\gc0.count_d1_reg[12]_0 ));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module effects_loop_audio_fifo2stream_v2_0_0_rd_bin_cntr__parameterized0
   (D,
    v1_reg,
    Q,
    v1_reg_1,
    v1_reg_0,
    \gc0.count_d1_reg[0]_0 ,
    \gc0.count_d1_reg[2]_0 ,
    \gc0.count_d1_reg[4]_0 ,
    \gc0.count_d1_reg[6]_0 ,
    \gc0.count_d1_reg[8]_0 ,
    \gc0.count_d1_reg[10]_0 ,
    E,
    clk,
    \gmux.gm[5].gms.ms ,
    \gmux.gm[5].gms.ms_0 );
  output [0:0]D;
  output [5:0]v1_reg;
  output [12:0]Q;
  output [5:0]v1_reg_1;
  output [5:0]v1_reg_0;
  output \gc0.count_d1_reg[0]_0 ;
  output \gc0.count_d1_reg[2]_0 ;
  output \gc0.count_d1_reg[4]_0 ;
  output \gc0.count_d1_reg[6]_0 ;
  output \gc0.count_d1_reg[8]_0 ;
  output \gc0.count_d1_reg[10]_0 ;
  input [0:0]E;
  input clk;
  input [11:0]\gmux.gm[5].gms.ms ;
  input [11:0]\gmux.gm[5].gms.ms_0 ;

  wire [0:0]D;
  wire [0:0]E;
  wire [12:0]Q;
  wire clk;
  wire \gc0.count[0]_i_2_n_0 ;
  wire \gc0.count_d1_reg[0]_0 ;
  wire \gc0.count_d1_reg[10]_0 ;
  wire \gc0.count_d1_reg[2]_0 ;
  wire \gc0.count_d1_reg[4]_0 ;
  wire \gc0.count_d1_reg[6]_0 ;
  wire \gc0.count_d1_reg[8]_0 ;
  wire \gc0.count_reg[0]_i_1_n_0 ;
  wire \gc0.count_reg[0]_i_1_n_1 ;
  wire \gc0.count_reg[0]_i_1_n_2 ;
  wire \gc0.count_reg[0]_i_1_n_3 ;
  wire \gc0.count_reg[0]_i_1_n_4 ;
  wire \gc0.count_reg[0]_i_1_n_5 ;
  wire \gc0.count_reg[0]_i_1_n_6 ;
  wire \gc0.count_reg[0]_i_1_n_7 ;
  wire \gc0.count_reg[12]_i_1_n_7 ;
  wire \gc0.count_reg[4]_i_1_n_0 ;
  wire \gc0.count_reg[4]_i_1_n_1 ;
  wire \gc0.count_reg[4]_i_1_n_2 ;
  wire \gc0.count_reg[4]_i_1_n_3 ;
  wire \gc0.count_reg[4]_i_1_n_4 ;
  wire \gc0.count_reg[4]_i_1_n_5 ;
  wire \gc0.count_reg[4]_i_1_n_6 ;
  wire \gc0.count_reg[4]_i_1_n_7 ;
  wire \gc0.count_reg[8]_i_1_n_0 ;
  wire \gc0.count_reg[8]_i_1_n_1 ;
  wire \gc0.count_reg[8]_i_1_n_2 ;
  wire \gc0.count_reg[8]_i_1_n_3 ;
  wire \gc0.count_reg[8]_i_1_n_4 ;
  wire \gc0.count_reg[8]_i_1_n_5 ;
  wire \gc0.count_reg[8]_i_1_n_6 ;
  wire \gc0.count_reg[8]_i_1_n_7 ;
  wire [11:0]\gmux.gm[5].gms.ms ;
  wire [11:0]\gmux.gm[5].gms.ms_0 ;
  wire [11:0]rd_pntr_plus1;
  wire [5:0]v1_reg;
  wire [5:0]v1_reg_0;
  wire [5:0]v1_reg_1;
  wire [3:0]\NLW_gc0.count_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_gc0.count_reg[12]_i_1_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_2 
       (.I0(rd_pntr_plus1[0]),
        .O(\gc0.count[0]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(clk),
        .CE(E),
        .D(rd_pntr_plus1[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[10] 
       (.C(clk),
        .CE(E),
        .D(rd_pntr_plus1[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[11] 
       (.C(clk),
        .CE(E),
        .D(rd_pntr_plus1[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[12] 
       (.C(clk),
        .CE(E),
        .D(D),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(clk),
        .CE(E),
        .D(rd_pntr_plus1[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(clk),
        .CE(E),
        .D(rd_pntr_plus1[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(clk),
        .CE(E),
        .D(rd_pntr_plus1[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4] 
       (.C(clk),
        .CE(E),
        .D(rd_pntr_plus1[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[5] 
       (.C(clk),
        .CE(E),
        .D(rd_pntr_plus1[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[6] 
       (.C(clk),
        .CE(E),
        .D(rd_pntr_plus1[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[7] 
       (.C(clk),
        .CE(E),
        .D(rd_pntr_plus1[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[8] 
       (.C(clk),
        .CE(E),
        .D(rd_pntr_plus1[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[9] 
       (.C(clk),
        .CE(E),
        .D(rd_pntr_plus1[9]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(clk),
        .CE(E),
        .D(\gc0.count_reg[0]_i_1_n_7 ),
        .Q(rd_pntr_plus1[0]),
        .R(1'b0));
  CARRY4 \gc0.count_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\gc0.count_reg[0]_i_1_n_0 ,\gc0.count_reg[0]_i_1_n_1 ,\gc0.count_reg[0]_i_1_n_2 ,\gc0.count_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\gc0.count_reg[0]_i_1_n_4 ,\gc0.count_reg[0]_i_1_n_5 ,\gc0.count_reg[0]_i_1_n_6 ,\gc0.count_reg[0]_i_1_n_7 }),
        .S({rd_pntr_plus1[3:1],\gc0.count[0]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[10] 
       (.C(clk),
        .CE(E),
        .D(\gc0.count_reg[8]_i_1_n_5 ),
        .Q(rd_pntr_plus1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[11] 
       (.C(clk),
        .CE(E),
        .D(\gc0.count_reg[8]_i_1_n_4 ),
        .Q(rd_pntr_plus1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[12] 
       (.C(clk),
        .CE(E),
        .D(\gc0.count_reg[12]_i_1_n_7 ),
        .Q(D),
        .R(1'b0));
  CARRY4 \gc0.count_reg[12]_i_1 
       (.CI(\gc0.count_reg[8]_i_1_n_0 ),
        .CO(\NLW_gc0.count_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gc0.count_reg[12]_i_1_O_UNCONNECTED [3:1],\gc0.count_reg[12]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,D}));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(clk),
        .CE(E),
        .D(\gc0.count_reg[0]_i_1_n_6 ),
        .Q(rd_pntr_plus1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(clk),
        .CE(E),
        .D(\gc0.count_reg[0]_i_1_n_5 ),
        .Q(rd_pntr_plus1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(clk),
        .CE(E),
        .D(\gc0.count_reg[0]_i_1_n_4 ),
        .Q(rd_pntr_plus1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[4] 
       (.C(clk),
        .CE(E),
        .D(\gc0.count_reg[4]_i_1_n_7 ),
        .Q(rd_pntr_plus1[4]),
        .R(1'b0));
  CARRY4 \gc0.count_reg[4]_i_1 
       (.CI(\gc0.count_reg[0]_i_1_n_0 ),
        .CO({\gc0.count_reg[4]_i_1_n_0 ,\gc0.count_reg[4]_i_1_n_1 ,\gc0.count_reg[4]_i_1_n_2 ,\gc0.count_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\gc0.count_reg[4]_i_1_n_4 ,\gc0.count_reg[4]_i_1_n_5 ,\gc0.count_reg[4]_i_1_n_6 ,\gc0.count_reg[4]_i_1_n_7 }),
        .S(rd_pntr_plus1[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[5] 
       (.C(clk),
        .CE(E),
        .D(\gc0.count_reg[4]_i_1_n_6 ),
        .Q(rd_pntr_plus1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[6] 
       (.C(clk),
        .CE(E),
        .D(\gc0.count_reg[4]_i_1_n_5 ),
        .Q(rd_pntr_plus1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[7] 
       (.C(clk),
        .CE(E),
        .D(\gc0.count_reg[4]_i_1_n_4 ),
        .Q(rd_pntr_plus1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[8] 
       (.C(clk),
        .CE(E),
        .D(\gc0.count_reg[8]_i_1_n_7 ),
        .Q(rd_pntr_plus1[8]),
        .R(1'b0));
  CARRY4 \gc0.count_reg[8]_i_1 
       (.CI(\gc0.count_reg[4]_i_1_n_0 ),
        .CO({\gc0.count_reg[8]_i_1_n_0 ,\gc0.count_reg[8]_i_1_n_1 ,\gc0.count_reg[8]_i_1_n_2 ,\gc0.count_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\gc0.count_reg[8]_i_1_n_4 ,\gc0.count_reg[8]_i_1_n_5 ,\gc0.count_reg[8]_i_1_n_6 ,\gc0.count_reg[8]_i_1_n_7 }),
        .S(rd_pntr_plus1[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[9] 
       (.C(clk),
        .CE(E),
        .D(\gc0.count_reg[8]_i_1_n_6 ),
        .Q(rd_pntr_plus1[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1 
       (.I0(Q[0]),
        .I1(\gmux.gm[5].gms.ms [0]),
        .I2(Q[1]),
        .I3(\gmux.gm[5].gms.ms [1]),
        .O(v1_reg[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__0 
       (.I0(rd_pntr_plus1[0]),
        .I1(\gmux.gm[5].gms.ms [0]),
        .I2(rd_pntr_plus1[1]),
        .I3(\gmux.gm[5].gms.ms [1]),
        .O(v1_reg_1[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__1 
       (.I0(Q[0]),
        .I1(\gmux.gm[5].gms.ms_0 [0]),
        .I2(Q[1]),
        .I3(\gmux.gm[5].gms.ms_0 [1]),
        .O(v1_reg_0[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__2 
       (.I0(Q[0]),
        .I1(\gmux.gm[5].gms.ms [0]),
        .I2(Q[1]),
        .I3(\gmux.gm[5].gms.ms [1]),
        .O(\gc0.count_d1_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1 
       (.I0(Q[2]),
        .I1(\gmux.gm[5].gms.ms [2]),
        .I2(Q[3]),
        .I3(\gmux.gm[5].gms.ms [3]),
        .O(v1_reg[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__0 
       (.I0(rd_pntr_plus1[2]),
        .I1(\gmux.gm[5].gms.ms [2]),
        .I2(rd_pntr_plus1[3]),
        .I3(\gmux.gm[5].gms.ms [3]),
        .O(v1_reg_1[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__1 
       (.I0(Q[2]),
        .I1(\gmux.gm[5].gms.ms_0 [2]),
        .I2(Q[3]),
        .I3(\gmux.gm[5].gms.ms_0 [3]),
        .O(v1_reg_0[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__2 
       (.I0(Q[2]),
        .I1(\gmux.gm[5].gms.ms [2]),
        .I2(Q[3]),
        .I3(\gmux.gm[5].gms.ms [3]),
        .O(\gc0.count_d1_reg[2]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1 
       (.I0(Q[4]),
        .I1(\gmux.gm[5].gms.ms [4]),
        .I2(Q[5]),
        .I3(\gmux.gm[5].gms.ms [5]),
        .O(v1_reg[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__0 
       (.I0(rd_pntr_plus1[4]),
        .I1(\gmux.gm[5].gms.ms [4]),
        .I2(rd_pntr_plus1[5]),
        .I3(\gmux.gm[5].gms.ms [5]),
        .O(v1_reg_1[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__1 
       (.I0(Q[4]),
        .I1(\gmux.gm[5].gms.ms_0 [4]),
        .I2(Q[5]),
        .I3(\gmux.gm[5].gms.ms_0 [5]),
        .O(v1_reg_0[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__2 
       (.I0(Q[4]),
        .I1(\gmux.gm[5].gms.ms [4]),
        .I2(Q[5]),
        .I3(\gmux.gm[5].gms.ms [5]),
        .O(\gc0.count_d1_reg[4]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1 
       (.I0(Q[6]),
        .I1(\gmux.gm[5].gms.ms [6]),
        .I2(Q[7]),
        .I3(\gmux.gm[5].gms.ms [7]),
        .O(v1_reg[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__0 
       (.I0(rd_pntr_plus1[6]),
        .I1(\gmux.gm[5].gms.ms [6]),
        .I2(rd_pntr_plus1[7]),
        .I3(\gmux.gm[5].gms.ms [7]),
        .O(v1_reg_1[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__1 
       (.I0(Q[6]),
        .I1(\gmux.gm[5].gms.ms_0 [6]),
        .I2(Q[7]),
        .I3(\gmux.gm[5].gms.ms_0 [7]),
        .O(v1_reg_0[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__2 
       (.I0(Q[6]),
        .I1(\gmux.gm[5].gms.ms [6]),
        .I2(Q[7]),
        .I3(\gmux.gm[5].gms.ms [7]),
        .O(\gc0.count_d1_reg[6]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[4].gms.ms_i_1 
       (.I0(Q[8]),
        .I1(\gmux.gm[5].gms.ms [8]),
        .I2(Q[9]),
        .I3(\gmux.gm[5].gms.ms [9]),
        .O(v1_reg[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[4].gms.ms_i_1__0 
       (.I0(rd_pntr_plus1[8]),
        .I1(\gmux.gm[5].gms.ms [8]),
        .I2(rd_pntr_plus1[9]),
        .I3(\gmux.gm[5].gms.ms [9]),
        .O(v1_reg_1[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[4].gms.ms_i_1__1 
       (.I0(Q[8]),
        .I1(\gmux.gm[5].gms.ms_0 [8]),
        .I2(Q[9]),
        .I3(\gmux.gm[5].gms.ms_0 [9]),
        .O(v1_reg_0[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[4].gms.ms_i_1__2 
       (.I0(Q[8]),
        .I1(\gmux.gm[5].gms.ms [8]),
        .I2(Q[9]),
        .I3(\gmux.gm[5].gms.ms [9]),
        .O(\gc0.count_d1_reg[8]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[5].gms.ms_i_1 
       (.I0(Q[10]),
        .I1(\gmux.gm[5].gms.ms [10]),
        .I2(Q[11]),
        .I3(\gmux.gm[5].gms.ms [11]),
        .O(v1_reg[5]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[5].gms.ms_i_1__0 
       (.I0(rd_pntr_plus1[10]),
        .I1(\gmux.gm[5].gms.ms [10]),
        .I2(rd_pntr_plus1[11]),
        .I3(\gmux.gm[5].gms.ms [11]),
        .O(v1_reg_1[5]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[5].gms.ms_i_1__1 
       (.I0(Q[10]),
        .I1(\gmux.gm[5].gms.ms_0 [10]),
        .I2(Q[11]),
        .I3(\gmux.gm[5].gms.ms_0 [11]),
        .O(v1_reg_0[5]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[5].gms.ms_i_1__2 
       (.I0(Q[10]),
        .I1(\gmux.gm[5].gms.ms [10]),
        .I2(Q[11]),
        .I3(\gmux.gm[5].gms.ms [11]),
        .O(\gc0.count_d1_reg[10]_0 ));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module effects_loop_audio_fifo2stream_v2_0_0_rd_bin_cntr__parameterized0_121
   (D,
    v1_reg,
    Q,
    v1_reg_1,
    v1_reg_0,
    \gc0.count_d1_reg[0]_0 ,
    \gc0.count_d1_reg[2]_0 ,
    \gc0.count_d1_reg[4]_0 ,
    \gc0.count_d1_reg[6]_0 ,
    \gc0.count_d1_reg[8]_0 ,
    \gc0.count_d1_reg[10]_0 ,
    E,
    clk,
    \gmux.gm[5].gms.ms ,
    \gmux.gm[5].gms.ms_0 );
  output [0:0]D;
  output [5:0]v1_reg;
  output [12:0]Q;
  output [5:0]v1_reg_1;
  output [5:0]v1_reg_0;
  output \gc0.count_d1_reg[0]_0 ;
  output \gc0.count_d1_reg[2]_0 ;
  output \gc0.count_d1_reg[4]_0 ;
  output \gc0.count_d1_reg[6]_0 ;
  output \gc0.count_d1_reg[8]_0 ;
  output \gc0.count_d1_reg[10]_0 ;
  input [0:0]E;
  input clk;
  input [11:0]\gmux.gm[5].gms.ms ;
  input [11:0]\gmux.gm[5].gms.ms_0 ;

  wire [0:0]D;
  wire [0:0]E;
  wire [12:0]Q;
  wire clk;
  wire \gc0.count[0]_i_2_n_0 ;
  wire \gc0.count_d1_reg[0]_0 ;
  wire \gc0.count_d1_reg[10]_0 ;
  wire \gc0.count_d1_reg[2]_0 ;
  wire \gc0.count_d1_reg[4]_0 ;
  wire \gc0.count_d1_reg[6]_0 ;
  wire \gc0.count_d1_reg[8]_0 ;
  wire \gc0.count_reg[0]_i_1_n_0 ;
  wire \gc0.count_reg[0]_i_1_n_1 ;
  wire \gc0.count_reg[0]_i_1_n_2 ;
  wire \gc0.count_reg[0]_i_1_n_3 ;
  wire \gc0.count_reg[0]_i_1_n_4 ;
  wire \gc0.count_reg[0]_i_1_n_5 ;
  wire \gc0.count_reg[0]_i_1_n_6 ;
  wire \gc0.count_reg[0]_i_1_n_7 ;
  wire \gc0.count_reg[12]_i_1_n_7 ;
  wire \gc0.count_reg[4]_i_1_n_0 ;
  wire \gc0.count_reg[4]_i_1_n_1 ;
  wire \gc0.count_reg[4]_i_1_n_2 ;
  wire \gc0.count_reg[4]_i_1_n_3 ;
  wire \gc0.count_reg[4]_i_1_n_4 ;
  wire \gc0.count_reg[4]_i_1_n_5 ;
  wire \gc0.count_reg[4]_i_1_n_6 ;
  wire \gc0.count_reg[4]_i_1_n_7 ;
  wire \gc0.count_reg[8]_i_1_n_0 ;
  wire \gc0.count_reg[8]_i_1_n_1 ;
  wire \gc0.count_reg[8]_i_1_n_2 ;
  wire \gc0.count_reg[8]_i_1_n_3 ;
  wire \gc0.count_reg[8]_i_1_n_4 ;
  wire \gc0.count_reg[8]_i_1_n_5 ;
  wire \gc0.count_reg[8]_i_1_n_6 ;
  wire \gc0.count_reg[8]_i_1_n_7 ;
  wire [11:0]\gmux.gm[5].gms.ms ;
  wire [11:0]\gmux.gm[5].gms.ms_0 ;
  wire [11:0]rd_pntr_plus1;
  wire [5:0]v1_reg;
  wire [5:0]v1_reg_0;
  wire [5:0]v1_reg_1;
  wire [3:0]\NLW_gc0.count_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_gc0.count_reg[12]_i_1_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_2 
       (.I0(rd_pntr_plus1[0]),
        .O(\gc0.count[0]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(clk),
        .CE(E),
        .D(rd_pntr_plus1[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[10] 
       (.C(clk),
        .CE(E),
        .D(rd_pntr_plus1[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[11] 
       (.C(clk),
        .CE(E),
        .D(rd_pntr_plus1[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[12] 
       (.C(clk),
        .CE(E),
        .D(D),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(clk),
        .CE(E),
        .D(rd_pntr_plus1[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(clk),
        .CE(E),
        .D(rd_pntr_plus1[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(clk),
        .CE(E),
        .D(rd_pntr_plus1[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4] 
       (.C(clk),
        .CE(E),
        .D(rd_pntr_plus1[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[5] 
       (.C(clk),
        .CE(E),
        .D(rd_pntr_plus1[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[6] 
       (.C(clk),
        .CE(E),
        .D(rd_pntr_plus1[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[7] 
       (.C(clk),
        .CE(E),
        .D(rd_pntr_plus1[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[8] 
       (.C(clk),
        .CE(E),
        .D(rd_pntr_plus1[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[9] 
       (.C(clk),
        .CE(E),
        .D(rd_pntr_plus1[9]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(clk),
        .CE(E),
        .D(\gc0.count_reg[0]_i_1_n_7 ),
        .Q(rd_pntr_plus1[0]),
        .R(1'b0));
  CARRY4 \gc0.count_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\gc0.count_reg[0]_i_1_n_0 ,\gc0.count_reg[0]_i_1_n_1 ,\gc0.count_reg[0]_i_1_n_2 ,\gc0.count_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\gc0.count_reg[0]_i_1_n_4 ,\gc0.count_reg[0]_i_1_n_5 ,\gc0.count_reg[0]_i_1_n_6 ,\gc0.count_reg[0]_i_1_n_7 }),
        .S({rd_pntr_plus1[3:1],\gc0.count[0]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[10] 
       (.C(clk),
        .CE(E),
        .D(\gc0.count_reg[8]_i_1_n_5 ),
        .Q(rd_pntr_plus1[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[11] 
       (.C(clk),
        .CE(E),
        .D(\gc0.count_reg[8]_i_1_n_4 ),
        .Q(rd_pntr_plus1[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[12] 
       (.C(clk),
        .CE(E),
        .D(\gc0.count_reg[12]_i_1_n_7 ),
        .Q(D),
        .R(1'b0));
  CARRY4 \gc0.count_reg[12]_i_1 
       (.CI(\gc0.count_reg[8]_i_1_n_0 ),
        .CO(\NLW_gc0.count_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gc0.count_reg[12]_i_1_O_UNCONNECTED [3:1],\gc0.count_reg[12]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,D}));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(clk),
        .CE(E),
        .D(\gc0.count_reg[0]_i_1_n_6 ),
        .Q(rd_pntr_plus1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(clk),
        .CE(E),
        .D(\gc0.count_reg[0]_i_1_n_5 ),
        .Q(rd_pntr_plus1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(clk),
        .CE(E),
        .D(\gc0.count_reg[0]_i_1_n_4 ),
        .Q(rd_pntr_plus1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[4] 
       (.C(clk),
        .CE(E),
        .D(\gc0.count_reg[4]_i_1_n_7 ),
        .Q(rd_pntr_plus1[4]),
        .R(1'b0));
  CARRY4 \gc0.count_reg[4]_i_1 
       (.CI(\gc0.count_reg[0]_i_1_n_0 ),
        .CO({\gc0.count_reg[4]_i_1_n_0 ,\gc0.count_reg[4]_i_1_n_1 ,\gc0.count_reg[4]_i_1_n_2 ,\gc0.count_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\gc0.count_reg[4]_i_1_n_4 ,\gc0.count_reg[4]_i_1_n_5 ,\gc0.count_reg[4]_i_1_n_6 ,\gc0.count_reg[4]_i_1_n_7 }),
        .S(rd_pntr_plus1[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[5] 
       (.C(clk),
        .CE(E),
        .D(\gc0.count_reg[4]_i_1_n_6 ),
        .Q(rd_pntr_plus1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[6] 
       (.C(clk),
        .CE(E),
        .D(\gc0.count_reg[4]_i_1_n_5 ),
        .Q(rd_pntr_plus1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[7] 
       (.C(clk),
        .CE(E),
        .D(\gc0.count_reg[4]_i_1_n_4 ),
        .Q(rd_pntr_plus1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[8] 
       (.C(clk),
        .CE(E),
        .D(\gc0.count_reg[8]_i_1_n_7 ),
        .Q(rd_pntr_plus1[8]),
        .R(1'b0));
  CARRY4 \gc0.count_reg[8]_i_1 
       (.CI(\gc0.count_reg[4]_i_1_n_0 ),
        .CO({\gc0.count_reg[8]_i_1_n_0 ,\gc0.count_reg[8]_i_1_n_1 ,\gc0.count_reg[8]_i_1_n_2 ,\gc0.count_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\gc0.count_reg[8]_i_1_n_4 ,\gc0.count_reg[8]_i_1_n_5 ,\gc0.count_reg[8]_i_1_n_6 ,\gc0.count_reg[8]_i_1_n_7 }),
        .S(rd_pntr_plus1[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[9] 
       (.C(clk),
        .CE(E),
        .D(\gc0.count_reg[8]_i_1_n_6 ),
        .Q(rd_pntr_plus1[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1 
       (.I0(Q[0]),
        .I1(\gmux.gm[5].gms.ms [0]),
        .I2(Q[1]),
        .I3(\gmux.gm[5].gms.ms [1]),
        .O(v1_reg[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__0 
       (.I0(rd_pntr_plus1[0]),
        .I1(\gmux.gm[5].gms.ms [0]),
        .I2(rd_pntr_plus1[1]),
        .I3(\gmux.gm[5].gms.ms [1]),
        .O(v1_reg_1[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__1 
       (.I0(Q[0]),
        .I1(\gmux.gm[5].gms.ms_0 [0]),
        .I2(Q[1]),
        .I3(\gmux.gm[5].gms.ms_0 [1]),
        .O(v1_reg_0[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__2 
       (.I0(Q[0]),
        .I1(\gmux.gm[5].gms.ms [0]),
        .I2(Q[1]),
        .I3(\gmux.gm[5].gms.ms [1]),
        .O(\gc0.count_d1_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1 
       (.I0(Q[2]),
        .I1(\gmux.gm[5].gms.ms [2]),
        .I2(Q[3]),
        .I3(\gmux.gm[5].gms.ms [3]),
        .O(v1_reg[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__0 
       (.I0(rd_pntr_plus1[2]),
        .I1(\gmux.gm[5].gms.ms [2]),
        .I2(rd_pntr_plus1[3]),
        .I3(\gmux.gm[5].gms.ms [3]),
        .O(v1_reg_1[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__1 
       (.I0(Q[2]),
        .I1(\gmux.gm[5].gms.ms_0 [2]),
        .I2(Q[3]),
        .I3(\gmux.gm[5].gms.ms_0 [3]),
        .O(v1_reg_0[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__2 
       (.I0(Q[2]),
        .I1(\gmux.gm[5].gms.ms [2]),
        .I2(Q[3]),
        .I3(\gmux.gm[5].gms.ms [3]),
        .O(\gc0.count_d1_reg[2]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1 
       (.I0(Q[4]),
        .I1(\gmux.gm[5].gms.ms [4]),
        .I2(Q[5]),
        .I3(\gmux.gm[5].gms.ms [5]),
        .O(v1_reg[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__0 
       (.I0(rd_pntr_plus1[4]),
        .I1(\gmux.gm[5].gms.ms [4]),
        .I2(rd_pntr_plus1[5]),
        .I3(\gmux.gm[5].gms.ms [5]),
        .O(v1_reg_1[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__1 
       (.I0(Q[4]),
        .I1(\gmux.gm[5].gms.ms_0 [4]),
        .I2(Q[5]),
        .I3(\gmux.gm[5].gms.ms_0 [5]),
        .O(v1_reg_0[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__2 
       (.I0(Q[4]),
        .I1(\gmux.gm[5].gms.ms [4]),
        .I2(Q[5]),
        .I3(\gmux.gm[5].gms.ms [5]),
        .O(\gc0.count_d1_reg[4]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1 
       (.I0(Q[6]),
        .I1(\gmux.gm[5].gms.ms [6]),
        .I2(Q[7]),
        .I3(\gmux.gm[5].gms.ms [7]),
        .O(v1_reg[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__0 
       (.I0(rd_pntr_plus1[6]),
        .I1(\gmux.gm[5].gms.ms [6]),
        .I2(rd_pntr_plus1[7]),
        .I3(\gmux.gm[5].gms.ms [7]),
        .O(v1_reg_1[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__1 
       (.I0(Q[6]),
        .I1(\gmux.gm[5].gms.ms_0 [6]),
        .I2(Q[7]),
        .I3(\gmux.gm[5].gms.ms_0 [7]),
        .O(v1_reg_0[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__2 
       (.I0(Q[6]),
        .I1(\gmux.gm[5].gms.ms [6]),
        .I2(Q[7]),
        .I3(\gmux.gm[5].gms.ms [7]),
        .O(\gc0.count_d1_reg[6]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[4].gms.ms_i_1 
       (.I0(Q[8]),
        .I1(\gmux.gm[5].gms.ms [8]),
        .I2(Q[9]),
        .I3(\gmux.gm[5].gms.ms [9]),
        .O(v1_reg[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[4].gms.ms_i_1__0 
       (.I0(rd_pntr_plus1[8]),
        .I1(\gmux.gm[5].gms.ms [8]),
        .I2(rd_pntr_plus1[9]),
        .I3(\gmux.gm[5].gms.ms [9]),
        .O(v1_reg_1[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[4].gms.ms_i_1__1 
       (.I0(Q[8]),
        .I1(\gmux.gm[5].gms.ms_0 [8]),
        .I2(Q[9]),
        .I3(\gmux.gm[5].gms.ms_0 [9]),
        .O(v1_reg_0[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[4].gms.ms_i_1__2 
       (.I0(Q[8]),
        .I1(\gmux.gm[5].gms.ms [8]),
        .I2(Q[9]),
        .I3(\gmux.gm[5].gms.ms [9]),
        .O(\gc0.count_d1_reg[8]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[5].gms.ms_i_1 
       (.I0(Q[10]),
        .I1(\gmux.gm[5].gms.ms [10]),
        .I2(Q[11]),
        .I3(\gmux.gm[5].gms.ms [11]),
        .O(v1_reg[5]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[5].gms.ms_i_1__0 
       (.I0(rd_pntr_plus1[10]),
        .I1(\gmux.gm[5].gms.ms [10]),
        .I2(rd_pntr_plus1[11]),
        .I3(\gmux.gm[5].gms.ms [11]),
        .O(v1_reg_1[5]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[5].gms.ms_i_1__1 
       (.I0(Q[10]),
        .I1(\gmux.gm[5].gms.ms_0 [10]),
        .I2(Q[11]),
        .I3(\gmux.gm[5].gms.ms_0 [11]),
        .O(v1_reg_0[5]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[5].gms.ms_i_1__2 
       (.I0(Q[10]),
        .I1(\gmux.gm[5].gms.ms [10]),
        .I2(Q[11]),
        .I3(\gmux.gm[5].gms.ms [11]),
        .O(\gc0.count_d1_reg[10]_0 ));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module effects_loop_audio_fifo2stream_v2_0_0_rd_fwft
   (empty,
    out,
    p_1_out,
    enb_array,
    E,
    ram_empty_fb_i_reg,
    ram_empty_fb_i_reg_0,
    O,
    \count_reg[7] ,
    \count_reg[11] ,
    \count_reg[12] ,
    srst,
    clk,
    rd_en,
    \gpregsm1.curr_fwft_state_reg[1]_0 ,
    data_count,
    Q);
  output empty;
  output out;
  output p_1_out;
  output [1:0]enb_array;
  output [0:0]E;
  output [0:0]ram_empty_fb_i_reg;
  output ram_empty_fb_i_reg_0;
  output [3:0]O;
  output [3:0]\count_reg[7] ;
  output [3:0]\count_reg[11] ;
  output [1:0]\count_reg[12] ;
  input srst;
  input clk;
  input rd_en;
  input \gpregsm1.curr_fwft_state_reg[1]_0 ;
  input [13:0]data_count;
  input [0:0]Q;

  wire [0:0]E;
  wire [3:0]O;
  wire [0:0]Q;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  wire aempty_fwft_i0__1;
  wire clk;
  wire \count[11]_i_2_n_0 ;
  wire \count[11]_i_3_n_0 ;
  wire \count[11]_i_4_n_0 ;
  wire \count[11]_i_5_n_0 ;
  wire \count[13]_i_3_n_0 ;
  wire \count[13]_i_4_n_0 ;
  wire \count[3]_i_2_n_0 ;
  wire \count[3]_i_3_n_0 ;
  wire \count[3]_i_4_n_0 ;
  wire \count[3]_i_5_n_0 ;
  wire \count[3]_i_6_n_0 ;
  wire \count[7]_i_2_n_0 ;
  wire \count[7]_i_3_n_0 ;
  wire \count[7]_i_4_n_0 ;
  wire \count[7]_i_5_n_0 ;
  wire [3:0]\count_reg[11] ;
  wire \count_reg[11]_i_1_n_0 ;
  wire \count_reg[11]_i_1_n_1 ;
  wire \count_reg[11]_i_1_n_2 ;
  wire \count_reg[11]_i_1_n_3 ;
  wire [1:0]\count_reg[12] ;
  wire \count_reg[13]_i_2_n_3 ;
  wire \count_reg[3]_i_1_n_0 ;
  wire \count_reg[3]_i_1_n_1 ;
  wire \count_reg[3]_i_1_n_2 ;
  wire \count_reg[3]_i_1_n_3 ;
  wire [3:0]\count_reg[7] ;
  wire \count_reg[7]_i_1_n_0 ;
  wire \count_reg[7]_i_1_n_1 ;
  wire \count_reg[7]_i_1_n_2 ;
  wire \count_reg[7]_i_1_n_3 ;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  wire [13:0]data_count;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i_reg0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire empty_fwft_i0__1;
  wire [1:0]enb_array;
  wire \gpregsm1.curr_fwft_state_reg[1]_0 ;
  wire [1:0]next_fwft_state;
  wire p_1_out;
  wire [0:0]ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire rd_en;
  wire srst;
  (* DONT_TOUCH *) wire user_valid;
  wire [3:1]\NLW_count_reg[13]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_count_reg[13]_i_2_O_UNCONNECTED ;

  assign empty = empty_fwft_i;
  assign out = user_valid;
  LUT6 #(
    .INIT(64'h88888888AAAA8AAA)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2 
       (.I0(Q),
        .I1(srst),
        .I2(curr_fwft_state[0]),
        .I3(curr_fwft_state[1]),
        .I4(rd_en),
        .I5(\gpregsm1.curr_fwft_state_reg[1]_0 ),
        .O(enb_array[1]));
  LUT6 #(
    .INIT(64'h00000000AAAAFFBF)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0 
       (.I0(srst),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(rd_en),
        .I4(\gpregsm1.curr_fwft_state_reg[1]_0 ),
        .I5(Q),
        .O(enb_array[0]));
  LUT5 #(
    .INIT(32'hFFFF4555)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1 
       (.I0(\gpregsm1.curr_fwft_state_reg[1]_0 ),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .I3(curr_fwft_state[0]),
        .I4(srst),
        .O(ram_empty_fb_i_reg_0));
  LUT5 #(
    .INIT(32'hFFCB8000)) 
    aempty_fwft_fb_i_i_1
       (.I0(rd_en),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(\gpregsm1.curr_fwft_state_reg[1]_0 ),
        .I4(aempty_fwft_fb_i),
        .O(aempty_fwft_i0__1));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(aempty_fwft_i0__1),
        .Q(aempty_fwft_fb_i),
        .S(srst));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(aempty_fwft_i0__1),
        .Q(aempty_fwft_i),
        .S(srst));
  LUT3 #(
    .INIT(8'h78)) 
    \count[11]_i_2 
       (.I0(user_valid),
        .I1(rd_en),
        .I2(data_count[11]),
        .O(\count[11]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count[11]_i_3 
       (.I0(user_valid),
        .I1(rd_en),
        .I2(data_count[10]),
        .O(\count[11]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count[11]_i_4 
       (.I0(user_valid),
        .I1(rd_en),
        .I2(data_count[9]),
        .O(\count[11]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count[11]_i_5 
       (.I0(user_valid),
        .I1(rd_en),
        .I2(data_count[8]),
        .O(\count[11]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count[13]_i_3 
       (.I0(user_valid),
        .I1(rd_en),
        .I2(data_count[13]),
        .O(\count[13]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count[13]_i_4 
       (.I0(user_valid),
        .I1(rd_en),
        .I2(data_count[12]),
        .O(\count[13]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \count[3]_i_2 
       (.I0(user_valid),
        .I1(rd_en),
        .O(\count[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count[3]_i_3 
       (.I0(user_valid),
        .I1(rd_en),
        .I2(data_count[3]),
        .O(\count[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count[3]_i_4 
       (.I0(user_valid),
        .I1(rd_en),
        .I2(data_count[2]),
        .O(\count[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count[3]_i_5 
       (.I0(user_valid),
        .I1(rd_en),
        .I2(data_count[1]),
        .O(\count[3]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count[3]_i_6 
       (.I0(user_valid),
        .I1(rd_en),
        .I2(data_count[0]),
        .O(\count[3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count[7]_i_2 
       (.I0(user_valid),
        .I1(rd_en),
        .I2(data_count[7]),
        .O(\count[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count[7]_i_3 
       (.I0(user_valid),
        .I1(rd_en),
        .I2(data_count[6]),
        .O(\count[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count[7]_i_4 
       (.I0(user_valid),
        .I1(rd_en),
        .I2(data_count[5]),
        .O(\count[7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count[7]_i_5 
       (.I0(user_valid),
        .I1(rd_en),
        .I2(data_count[4]),
        .O(\count[7]_i_5_n_0 ));
  CARRY4 \count_reg[11]_i_1 
       (.CI(\count_reg[7]_i_1_n_0 ),
        .CO({\count_reg[11]_i_1_n_0 ,\count_reg[11]_i_1_n_1 ,\count_reg[11]_i_1_n_2 ,\count_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(data_count[11:8]),
        .O(\count_reg[11] ),
        .S({\count[11]_i_2_n_0 ,\count[11]_i_3_n_0 ,\count[11]_i_4_n_0 ,\count[11]_i_5_n_0 }));
  CARRY4 \count_reg[13]_i_2 
       (.CI(\count_reg[11]_i_1_n_0 ),
        .CO({\NLW_count_reg[13]_i_2_CO_UNCONNECTED [3:1],\count_reg[13]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,data_count[12]}),
        .O({\NLW_count_reg[13]_i_2_O_UNCONNECTED [3:2],\count_reg[12] }),
        .S({1'b0,1'b0,\count[13]_i_3_n_0 ,\count[13]_i_4_n_0 }));
  CARRY4 \count_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\count_reg[3]_i_1_n_0 ,\count_reg[3]_i_1_n_1 ,\count_reg[3]_i_1_n_2 ,\count_reg[3]_i_1_n_3 }),
        .CYINIT(\count[3]_i_2_n_0 ),
        .DI(data_count[3:0]),
        .O(O),
        .S({\count[3]_i_3_n_0 ,\count[3]_i_4_n_0 ,\count[3]_i_5_n_0 ,\count[3]_i_6_n_0 }));
  CARRY4 \count_reg[7]_i_1 
       (.CI(\count_reg[3]_i_1_n_0 ),
        .CO({\count_reg[7]_i_1_n_0 ,\count_reg[7]_i_1_n_1 ,\count_reg[7]_i_1_n_2 ,\count_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(data_count[7:4]),
        .O(\count_reg[7] ),
        .S({\count[7]_i_2_n_0 ,\count[7]_i_3_n_0 ,\count[7]_i_4_n_0 ,\count[7]_i_5_n_0 }));
  LUT4 #(
    .INIT(16'hF320)) 
    empty_fwft_fb_i_i_1
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(empty_fwft_fb_i),
        .O(empty_fwft_i0__1));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(empty_fwft_i0__1),
        .Q(empty_fwft_fb_i),
        .S(srst));
  LUT4 #(
    .INIT(16'hF320)) 
    empty_fwft_fb_o_i_i_1
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(empty_fwft_fb_o_i),
        .O(empty_fwft_fb_o_i_reg0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i_reg0),
        .Q(empty_fwft_fb_o_i),
        .S(srst));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(empty_fwft_i0__1),
        .Q(empty_fwft_i),
        .S(srst));
  LUT4 #(
    .INIT(16'h4555)) 
    \gc0.count_d1[12]_i_1 
       (.I0(\gpregsm1.curr_fwft_state_reg[1]_0 ),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .I3(curr_fwft_state[0]),
        .O(ram_empty_fb_i_reg));
  LUT3 #(
    .INIT(8'hA2)) 
    \goreg_bm.dout_i[47]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(curr_fwft_state[0]),
        .I2(rd_en),
        .O(E));
  LUT3 #(
    .INIT(8'hBA)) 
    \gpregsm1.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(rd_en),
        .I2(curr_fwft_state[0]),
        .O(next_fwft_state[0]));
  LUT4 #(
    .INIT(16'h20FF)) 
    \gpregsm1.curr_fwft_state[1]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(rd_en),
        .I2(curr_fwft_state[0]),
        .I3(\gpregsm1.curr_fwft_state_reg[1]_0 ),
        .O(next_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state[0]),
        .R(srst));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(next_fwft_state[1]),
        .Q(curr_fwft_state[1]),
        .R(srst));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(clk),
        .CE(1'b1),
        .D(next_fwft_state[0]),
        .Q(user_valid),
        .R(srst));
  LUT2 #(
    .INIT(4'h8)) 
    \guf.guf1.underflow_i_i_1 
       (.I0(empty_fwft_i),
        .I1(rd_en),
        .O(p_1_out));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module effects_loop_audio_fifo2stream_v2_0_0_rd_fwft_42
   (empty,
    out,
    p_1_out,
    enb_array,
    E,
    ram_empty_fb_i_reg,
    ram_empty_fb_i_reg_0,
    O,
    \count_reg[7] ,
    \count_reg[11] ,
    \count_reg[12] ,
    srst,
    clk,
    rd_en,
    \gpregsm1.curr_fwft_state_reg[1]_0 ,
    data_count,
    Q);
  output empty;
  output out;
  output p_1_out;
  output [1:0]enb_array;
  output [0:0]E;
  output [0:0]ram_empty_fb_i_reg;
  output ram_empty_fb_i_reg_0;
  output [3:0]O;
  output [3:0]\count_reg[7] ;
  output [3:0]\count_reg[11] ;
  output [1:0]\count_reg[12] ;
  input srst;
  input clk;
  input rd_en;
  input \gpregsm1.curr_fwft_state_reg[1]_0 ;
  input [13:0]data_count;
  input [0:0]Q;

  wire [0:0]E;
  wire [3:0]O;
  wire [0:0]Q;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  wire aempty_fwft_i0__1;
  wire clk;
  wire \count[11]_i_2_n_0 ;
  wire \count[11]_i_3_n_0 ;
  wire \count[11]_i_4_n_0 ;
  wire \count[11]_i_5_n_0 ;
  wire \count[13]_i_3_n_0 ;
  wire \count[13]_i_4_n_0 ;
  wire \count[3]_i_2_n_0 ;
  wire \count[3]_i_3_n_0 ;
  wire \count[3]_i_4_n_0 ;
  wire \count[3]_i_5_n_0 ;
  wire \count[3]_i_6_n_0 ;
  wire \count[7]_i_2_n_0 ;
  wire \count[7]_i_3_n_0 ;
  wire \count[7]_i_4_n_0 ;
  wire \count[7]_i_5_n_0 ;
  wire [3:0]\count_reg[11] ;
  wire \count_reg[11]_i_1_n_0 ;
  wire \count_reg[11]_i_1_n_1 ;
  wire \count_reg[11]_i_1_n_2 ;
  wire \count_reg[11]_i_1_n_3 ;
  wire [1:0]\count_reg[12] ;
  wire \count_reg[13]_i_2_n_3 ;
  wire \count_reg[3]_i_1_n_0 ;
  wire \count_reg[3]_i_1_n_1 ;
  wire \count_reg[3]_i_1_n_2 ;
  wire \count_reg[3]_i_1_n_3 ;
  wire [3:0]\count_reg[7] ;
  wire \count_reg[7]_i_1_n_0 ;
  wire \count_reg[7]_i_1_n_1 ;
  wire \count_reg[7]_i_1_n_2 ;
  wire \count_reg[7]_i_1_n_3 ;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  wire [13:0]data_count;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i_reg0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire empty_fwft_i0__1;
  wire [1:0]enb_array;
  wire \gpregsm1.curr_fwft_state_reg[1]_0 ;
  wire [1:0]next_fwft_state;
  wire p_1_out;
  wire [0:0]ram_empty_fb_i_reg;
  wire ram_empty_fb_i_reg_0;
  wire rd_en;
  wire srst;
  (* DONT_TOUCH *) wire user_valid;
  wire [3:1]\NLW_count_reg[13]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_count_reg[13]_i_2_O_UNCONNECTED ;

  assign empty = empty_fwft_i;
  assign out = user_valid;
  LUT6 #(
    .INIT(64'h88888888AAAA8AAA)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2 
       (.I0(Q),
        .I1(srst),
        .I2(curr_fwft_state[0]),
        .I3(curr_fwft_state[1]),
        .I4(rd_en),
        .I5(\gpregsm1.curr_fwft_state_reg[1]_0 ),
        .O(enb_array[1]));
  LUT6 #(
    .INIT(64'h00000000AAAAFFBF)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0 
       (.I0(srst),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(rd_en),
        .I4(\gpregsm1.curr_fwft_state_reg[1]_0 ),
        .I5(Q),
        .O(enb_array[0]));
  LUT5 #(
    .INIT(32'hFFFF4555)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1 
       (.I0(\gpregsm1.curr_fwft_state_reg[1]_0 ),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .I3(curr_fwft_state[0]),
        .I4(srst),
        .O(ram_empty_fb_i_reg_0));
  LUT5 #(
    .INIT(32'hFFCB8000)) 
    aempty_fwft_fb_i_i_1
       (.I0(rd_en),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(\gpregsm1.curr_fwft_state_reg[1]_0 ),
        .I4(aempty_fwft_fb_i),
        .O(aempty_fwft_i0__1));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(aempty_fwft_i0__1),
        .Q(aempty_fwft_fb_i),
        .S(srst));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(aempty_fwft_i0__1),
        .Q(aempty_fwft_i),
        .S(srst));
  LUT3 #(
    .INIT(8'h78)) 
    \count[11]_i_2 
       (.I0(user_valid),
        .I1(rd_en),
        .I2(data_count[11]),
        .O(\count[11]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count[11]_i_3 
       (.I0(user_valid),
        .I1(rd_en),
        .I2(data_count[10]),
        .O(\count[11]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count[11]_i_4 
       (.I0(user_valid),
        .I1(rd_en),
        .I2(data_count[9]),
        .O(\count[11]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count[11]_i_5 
       (.I0(user_valid),
        .I1(rd_en),
        .I2(data_count[8]),
        .O(\count[11]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count[13]_i_3 
       (.I0(user_valid),
        .I1(rd_en),
        .I2(data_count[13]),
        .O(\count[13]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count[13]_i_4 
       (.I0(user_valid),
        .I1(rd_en),
        .I2(data_count[12]),
        .O(\count[13]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \count[3]_i_2 
       (.I0(user_valid),
        .I1(rd_en),
        .O(\count[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count[3]_i_3 
       (.I0(user_valid),
        .I1(rd_en),
        .I2(data_count[3]),
        .O(\count[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count[3]_i_4 
       (.I0(user_valid),
        .I1(rd_en),
        .I2(data_count[2]),
        .O(\count[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count[3]_i_5 
       (.I0(user_valid),
        .I1(rd_en),
        .I2(data_count[1]),
        .O(\count[3]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count[3]_i_6 
       (.I0(user_valid),
        .I1(rd_en),
        .I2(data_count[0]),
        .O(\count[3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count[7]_i_2 
       (.I0(user_valid),
        .I1(rd_en),
        .I2(data_count[7]),
        .O(\count[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count[7]_i_3 
       (.I0(user_valid),
        .I1(rd_en),
        .I2(data_count[6]),
        .O(\count[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count[7]_i_4 
       (.I0(user_valid),
        .I1(rd_en),
        .I2(data_count[5]),
        .O(\count[7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count[7]_i_5 
       (.I0(user_valid),
        .I1(rd_en),
        .I2(data_count[4]),
        .O(\count[7]_i_5_n_0 ));
  CARRY4 \count_reg[11]_i_1 
       (.CI(\count_reg[7]_i_1_n_0 ),
        .CO({\count_reg[11]_i_1_n_0 ,\count_reg[11]_i_1_n_1 ,\count_reg[11]_i_1_n_2 ,\count_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(data_count[11:8]),
        .O(\count_reg[11] ),
        .S({\count[11]_i_2_n_0 ,\count[11]_i_3_n_0 ,\count[11]_i_4_n_0 ,\count[11]_i_5_n_0 }));
  CARRY4 \count_reg[13]_i_2 
       (.CI(\count_reg[11]_i_1_n_0 ),
        .CO({\NLW_count_reg[13]_i_2_CO_UNCONNECTED [3:1],\count_reg[13]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,data_count[12]}),
        .O({\NLW_count_reg[13]_i_2_O_UNCONNECTED [3:2],\count_reg[12] }),
        .S({1'b0,1'b0,\count[13]_i_3_n_0 ,\count[13]_i_4_n_0 }));
  CARRY4 \count_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\count_reg[3]_i_1_n_0 ,\count_reg[3]_i_1_n_1 ,\count_reg[3]_i_1_n_2 ,\count_reg[3]_i_1_n_3 }),
        .CYINIT(\count[3]_i_2_n_0 ),
        .DI(data_count[3:0]),
        .O(O),
        .S({\count[3]_i_3_n_0 ,\count[3]_i_4_n_0 ,\count[3]_i_5_n_0 ,\count[3]_i_6_n_0 }));
  CARRY4 \count_reg[7]_i_1 
       (.CI(\count_reg[3]_i_1_n_0 ),
        .CO({\count_reg[7]_i_1_n_0 ,\count_reg[7]_i_1_n_1 ,\count_reg[7]_i_1_n_2 ,\count_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(data_count[7:4]),
        .O(\count_reg[7] ),
        .S({\count[7]_i_2_n_0 ,\count[7]_i_3_n_0 ,\count[7]_i_4_n_0 ,\count[7]_i_5_n_0 }));
  LUT4 #(
    .INIT(16'hF320)) 
    empty_fwft_fb_i_i_1
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(empty_fwft_fb_i),
        .O(empty_fwft_i0__1));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(empty_fwft_i0__1),
        .Q(empty_fwft_fb_i),
        .S(srst));
  LUT4 #(
    .INIT(16'hF320)) 
    empty_fwft_fb_o_i_i_1
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(empty_fwft_fb_o_i),
        .O(empty_fwft_fb_o_i_reg0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i_reg0),
        .Q(empty_fwft_fb_o_i),
        .S(srst));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(empty_fwft_i0__1),
        .Q(empty_fwft_i),
        .S(srst));
  LUT4 #(
    .INIT(16'h4555)) 
    \gc0.count_d1[12]_i_1 
       (.I0(\gpregsm1.curr_fwft_state_reg[1]_0 ),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .I3(curr_fwft_state[0]),
        .O(ram_empty_fb_i_reg));
  LUT3 #(
    .INIT(8'hA2)) 
    \goreg_bm.dout_i[47]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(curr_fwft_state[0]),
        .I2(rd_en),
        .O(E));
  LUT3 #(
    .INIT(8'hBA)) 
    \gpregsm1.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(rd_en),
        .I2(curr_fwft_state[0]),
        .O(next_fwft_state[0]));
  LUT4 #(
    .INIT(16'h20FF)) 
    \gpregsm1.curr_fwft_state[1]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(rd_en),
        .I2(curr_fwft_state[0]),
        .I3(\gpregsm1.curr_fwft_state_reg[1]_0 ),
        .O(next_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state[0]),
        .R(srst));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(next_fwft_state[1]),
        .Q(curr_fwft_state[1]),
        .R(srst));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(clk),
        .CE(1'b1),
        .D(next_fwft_state[0]),
        .Q(user_valid),
        .R(srst));
  LUT2 #(
    .INIT(4'h8)) 
    \guf.guf1.underflow_i_i_1 
       (.I0(empty_fwft_i),
        .I1(rd_en),
        .O(p_1_out));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module effects_loop_audio_fifo2stream_v2_0_0_rd_fwft__parameterized0
   (empty,
    out,
    enb_array,
    E,
    ram_empty_fb_i_reg,
    \gpregsm1.curr_fwft_state_reg[0]_0 ,
    O,
    \count_reg[7] ,
    \count_reg[11] ,
    \count_reg[12] ,
    \gc0.count_d1_reg[12] ,
    clk,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ,
    rd_en,
    Q,
    data_count,
    sel_pipe);
  output empty;
  output out;
  output [1:0]enb_array;
  output [0:0]E;
  output [0:0]ram_empty_fb_i_reg;
  output \gpregsm1.curr_fwft_state_reg[0]_0 ;
  output [3:0]O;
  output [3:0]\count_reg[7] ;
  output [3:0]\count_reg[11] ;
  output [1:0]\count_reg[12] ;
  output \gc0.count_d1_reg[12] ;
  input clk;
  input \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ;
  input rd_en;
  input [0:0]Q;
  input [13:0]data_count;
  input sel_pipe;

  wire [0:0]E;
  wire [3:0]O;
  wire [0:0]Q;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  wire aempty_fwft_i_reg0;
  wire clk;
  wire \count[11]_i_2_n_0 ;
  wire \count[11]_i_3_n_0 ;
  wire \count[11]_i_4_n_0 ;
  wire \count[11]_i_5_n_0 ;
  wire \count[13]_i_3_n_0 ;
  wire \count[13]_i_4_n_0 ;
  wire \count[3]_i_2_n_0 ;
  wire \count[3]_i_3_n_0 ;
  wire \count[3]_i_4_n_0 ;
  wire \count[3]_i_5_n_0 ;
  wire \count[3]_i_6_n_0 ;
  wire \count[7]_i_2_n_0 ;
  wire \count[7]_i_3_n_0 ;
  wire \count[7]_i_4_n_0 ;
  wire \count[7]_i_5_n_0 ;
  wire [3:0]\count_reg[11] ;
  wire \count_reg[11]_i_1_n_0 ;
  wire \count_reg[11]_i_1_n_1 ;
  wire \count_reg[11]_i_1_n_2 ;
  wire \count_reg[11]_i_1_n_3 ;
  wire [1:0]\count_reg[12] ;
  wire \count_reg[13]_i_2_n_3 ;
  wire \count_reg[3]_i_1_n_0 ;
  wire \count_reg[3]_i_1_n_1 ;
  wire \count_reg[3]_i_1_n_2 ;
  wire \count_reg[3]_i_1_n_3 ;
  wire [3:0]\count_reg[7] ;
  wire \count_reg[7]_i_1_n_0 ;
  wire \count_reg[7]_i_1_n_1 ;
  wire \count_reg[7]_i_1_n_2 ;
  wire \count_reg[7]_i_1_n_3 ;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  wire [13:0]data_count;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i_reg0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire empty_fwft_i_reg0;
  wire [1:0]enb_array;
  wire \gc0.count_d1_reg[12] ;
  wire \gpregsm1.curr_fwft_state_reg[0]_0 ;
  wire [1:0]next_fwft_state;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ;
  wire [0:0]ram_empty_fb_i_reg;
  wire rd_en;
  wire sel_pipe;
  (* DONT_TOUCH *) wire user_valid;
  wire [3:1]\NLW_count_reg[13]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_count_reg[13]_i_2_O_UNCONNECTED ;

  assign empty = empty_fwft_i;
  assign out = user_valid;
  LUT4 #(
    .INIT(16'h00F7)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2 
       (.I0(curr_fwft_state[0]),
        .I1(curr_fwft_state[1]),
        .I2(rd_en),
        .I3(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ),
        .O(\gpregsm1.curr_fwft_state_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h00004555)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2 
       (.I0(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .I3(curr_fwft_state[0]),
        .I4(Q),
        .O(enb_array[0]));
  LUT5 #(
    .INIT(32'h20222222)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0 
       (.I0(Q),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ),
        .I2(rd_en),
        .I3(curr_fwft_state[1]),
        .I4(curr_fwft_state[0]),
        .O(enb_array[1]));
  LUT5 #(
    .INIT(32'hFFCB8000)) 
    aempty_fwft_fb_i_i_1
       (.I0(rd_en),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ),
        .I4(aempty_fwft_fb_i),
        .O(aempty_fwft_i_reg0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(aempty_fwft_i_reg0),
        .Q(aempty_fwft_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(aempty_fwft_i_reg0),
        .Q(aempty_fwft_i),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h78)) 
    \count[11]_i_2 
       (.I0(user_valid),
        .I1(rd_en),
        .I2(data_count[11]),
        .O(\count[11]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count[11]_i_3 
       (.I0(user_valid),
        .I1(rd_en),
        .I2(data_count[10]),
        .O(\count[11]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count[11]_i_4 
       (.I0(user_valid),
        .I1(rd_en),
        .I2(data_count[9]),
        .O(\count[11]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count[11]_i_5 
       (.I0(user_valid),
        .I1(rd_en),
        .I2(data_count[8]),
        .O(\count[11]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count[13]_i_3 
       (.I0(user_valid),
        .I1(rd_en),
        .I2(data_count[13]),
        .O(\count[13]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count[13]_i_4 
       (.I0(user_valid),
        .I1(rd_en),
        .I2(data_count[12]),
        .O(\count[13]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \count[3]_i_2 
       (.I0(user_valid),
        .I1(rd_en),
        .O(\count[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count[3]_i_3 
       (.I0(user_valid),
        .I1(rd_en),
        .I2(data_count[3]),
        .O(\count[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count[3]_i_4 
       (.I0(user_valid),
        .I1(rd_en),
        .I2(data_count[2]),
        .O(\count[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count[3]_i_5 
       (.I0(user_valid),
        .I1(rd_en),
        .I2(data_count[1]),
        .O(\count[3]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count[3]_i_6 
       (.I0(user_valid),
        .I1(rd_en),
        .I2(data_count[0]),
        .O(\count[3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count[7]_i_2 
       (.I0(user_valid),
        .I1(rd_en),
        .I2(data_count[7]),
        .O(\count[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count[7]_i_3 
       (.I0(user_valid),
        .I1(rd_en),
        .I2(data_count[6]),
        .O(\count[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count[7]_i_4 
       (.I0(user_valid),
        .I1(rd_en),
        .I2(data_count[5]),
        .O(\count[7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count[7]_i_5 
       (.I0(user_valid),
        .I1(rd_en),
        .I2(data_count[4]),
        .O(\count[7]_i_5_n_0 ));
  CARRY4 \count_reg[11]_i_1 
       (.CI(\count_reg[7]_i_1_n_0 ),
        .CO({\count_reg[11]_i_1_n_0 ,\count_reg[11]_i_1_n_1 ,\count_reg[11]_i_1_n_2 ,\count_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(data_count[11:8]),
        .O(\count_reg[11] ),
        .S({\count[11]_i_2_n_0 ,\count[11]_i_3_n_0 ,\count[11]_i_4_n_0 ,\count[11]_i_5_n_0 }));
  CARRY4 \count_reg[13]_i_2 
       (.CI(\count_reg[11]_i_1_n_0 ),
        .CO({\NLW_count_reg[13]_i_2_CO_UNCONNECTED [3:1],\count_reg[13]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,data_count[12]}),
        .O({\NLW_count_reg[13]_i_2_O_UNCONNECTED [3:2],\count_reg[12] }),
        .S({1'b0,1'b0,\count[13]_i_3_n_0 ,\count[13]_i_4_n_0 }));
  CARRY4 \count_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\count_reg[3]_i_1_n_0 ,\count_reg[3]_i_1_n_1 ,\count_reg[3]_i_1_n_2 ,\count_reg[3]_i_1_n_3 }),
        .CYINIT(\count[3]_i_2_n_0 ),
        .DI(data_count[3:0]),
        .O(O),
        .S({\count[3]_i_3_n_0 ,\count[3]_i_4_n_0 ,\count[3]_i_5_n_0 ,\count[3]_i_6_n_0 }));
  CARRY4 \count_reg[7]_i_1 
       (.CI(\count_reg[3]_i_1_n_0 ),
        .CO({\count_reg[7]_i_1_n_0 ,\count_reg[7]_i_1_n_1 ,\count_reg[7]_i_1_n_2 ,\count_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(data_count[7:4]),
        .O(\count_reg[7] ),
        .S({\count[7]_i_2_n_0 ,\count[7]_i_3_n_0 ,\count[7]_i_4_n_0 ,\count[7]_i_5_n_0 }));
  LUT4 #(
    .INIT(16'hF320)) 
    empty_fwft_fb_i_i_1
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(empty_fwft_fb_i),
        .O(empty_fwft_i_reg0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(empty_fwft_i_reg0),
        .Q(empty_fwft_fb_i),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF320)) 
    empty_fwft_fb_o_i_i_1
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(empty_fwft_fb_o_i),
        .O(empty_fwft_fb_o_i_reg0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i_reg0),
        .Q(empty_fwft_fb_o_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(empty_fwft_i_reg0),
        .Q(empty_fwft_i),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4555)) 
    \gc0.count_d1[12]_i_1 
       (.I0(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .I3(curr_fwft_state[0]),
        .O(ram_empty_fb_i_reg));
  LUT3 #(
    .INIT(8'hA2)) 
    \goreg_bm.dout_i[63]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(curr_fwft_state[0]),
        .I2(rd_en),
        .O(E));
  LUT3 #(
    .INIT(8'hBA)) 
    \gpregsm1.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(rd_en),
        .I2(curr_fwft_state[0]),
        .O(next_fwft_state[0]));
  LUT4 #(
    .INIT(16'h20FF)) 
    \gpregsm1.curr_fwft_state[1]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(rd_en),
        .I2(curr_fwft_state[0]),
        .I3(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ),
        .O(next_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state[0]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(next_fwft_state[1]),
        .Q(curr_fwft_state[1]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(clk),
        .CE(1'b1),
        .D(next_fwft_state[0]),
        .Q(user_valid),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFAAEA0000AA2A)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1 
       (.I0(Q),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(rd_en),
        .I4(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ),
        .I5(sel_pipe),
        .O(\gc0.count_d1_reg[12] ));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module effects_loop_audio_fifo2stream_v2_0_0_rd_fwft__parameterized0_119
   (empty,
    out,
    enb_array,
    E,
    ram_empty_fb_i_reg,
    \gpregsm1.curr_fwft_state_reg[0]_0 ,
    O,
    \count_reg[7] ,
    \count_reg[11] ,
    \count_reg[12] ,
    \gc0.count_d1_reg[12] ,
    clk,
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ,
    rd_en,
    Q,
    data_count,
    sel_pipe);
  output empty;
  output out;
  output [1:0]enb_array;
  output [0:0]E;
  output [0:0]ram_empty_fb_i_reg;
  output \gpregsm1.curr_fwft_state_reg[0]_0 ;
  output [3:0]O;
  output [3:0]\count_reg[7] ;
  output [3:0]\count_reg[11] ;
  output [1:0]\count_reg[12] ;
  output \gc0.count_d1_reg[12] ;
  input clk;
  input \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ;
  input rd_en;
  input [0:0]Q;
  input [13:0]data_count;
  input sel_pipe;

  wire [0:0]E;
  wire [3:0]O;
  wire [0:0]Q;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  wire aempty_fwft_i_reg0;
  wire clk;
  wire \count[11]_i_2_n_0 ;
  wire \count[11]_i_3_n_0 ;
  wire \count[11]_i_4_n_0 ;
  wire \count[11]_i_5_n_0 ;
  wire \count[13]_i_3_n_0 ;
  wire \count[13]_i_4_n_0 ;
  wire \count[3]_i_2_n_0 ;
  wire \count[3]_i_3_n_0 ;
  wire \count[3]_i_4_n_0 ;
  wire \count[3]_i_5_n_0 ;
  wire \count[3]_i_6_n_0 ;
  wire \count[7]_i_2_n_0 ;
  wire \count[7]_i_3_n_0 ;
  wire \count[7]_i_4_n_0 ;
  wire \count[7]_i_5_n_0 ;
  wire [3:0]\count_reg[11] ;
  wire \count_reg[11]_i_1_n_0 ;
  wire \count_reg[11]_i_1_n_1 ;
  wire \count_reg[11]_i_1_n_2 ;
  wire \count_reg[11]_i_1_n_3 ;
  wire [1:0]\count_reg[12] ;
  wire \count_reg[13]_i_2_n_3 ;
  wire \count_reg[3]_i_1_n_0 ;
  wire \count_reg[3]_i_1_n_1 ;
  wire \count_reg[3]_i_1_n_2 ;
  wire \count_reg[3]_i_1_n_3 ;
  wire [3:0]\count_reg[7] ;
  wire \count_reg[7]_i_1_n_0 ;
  wire \count_reg[7]_i_1_n_1 ;
  wire \count_reg[7]_i_1_n_2 ;
  wire \count_reg[7]_i_1_n_3 ;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  wire [13:0]data_count;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i_reg0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire empty_fwft_i_reg0;
  wire [1:0]enb_array;
  wire \gc0.count_d1_reg[12] ;
  wire \gpregsm1.curr_fwft_state_reg[0]_0 ;
  wire [1:0]next_fwft_state;
  wire \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ;
  wire [0:0]ram_empty_fb_i_reg;
  wire rd_en;
  wire sel_pipe;
  (* DONT_TOUCH *) wire user_valid;
  wire [3:1]\NLW_count_reg[13]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_count_reg[13]_i_2_O_UNCONNECTED ;

  assign empty = empty_fwft_i;
  assign out = user_valid;
  LUT4 #(
    .INIT(16'h00F7)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2 
       (.I0(curr_fwft_state[0]),
        .I1(curr_fwft_state[1]),
        .I2(rd_en),
        .I3(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ),
        .O(\gpregsm1.curr_fwft_state_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h00004555)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2 
       (.I0(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .I3(curr_fwft_state[0]),
        .I4(Q),
        .O(enb_array[0]));
  LUT5 #(
    .INIT(32'h20222222)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0 
       (.I0(Q),
        .I1(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ),
        .I2(rd_en),
        .I3(curr_fwft_state[1]),
        .I4(curr_fwft_state[0]),
        .O(enb_array[1]));
  LUT5 #(
    .INIT(32'hFFCB8000)) 
    aempty_fwft_fb_i_i_1
       (.I0(rd_en),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ),
        .I4(aempty_fwft_fb_i),
        .O(aempty_fwft_i_reg0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(aempty_fwft_i_reg0),
        .Q(aempty_fwft_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(aempty_fwft_i_reg0),
        .Q(aempty_fwft_i),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h78)) 
    \count[11]_i_2 
       (.I0(user_valid),
        .I1(rd_en),
        .I2(data_count[11]),
        .O(\count[11]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count[11]_i_3 
       (.I0(user_valid),
        .I1(rd_en),
        .I2(data_count[10]),
        .O(\count[11]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count[11]_i_4 
       (.I0(user_valid),
        .I1(rd_en),
        .I2(data_count[9]),
        .O(\count[11]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count[11]_i_5 
       (.I0(user_valid),
        .I1(rd_en),
        .I2(data_count[8]),
        .O(\count[11]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count[13]_i_3 
       (.I0(user_valid),
        .I1(rd_en),
        .I2(data_count[13]),
        .O(\count[13]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count[13]_i_4 
       (.I0(user_valid),
        .I1(rd_en),
        .I2(data_count[12]),
        .O(\count[13]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \count[3]_i_2 
       (.I0(user_valid),
        .I1(rd_en),
        .O(\count[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count[3]_i_3 
       (.I0(user_valid),
        .I1(rd_en),
        .I2(data_count[3]),
        .O(\count[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count[3]_i_4 
       (.I0(user_valid),
        .I1(rd_en),
        .I2(data_count[2]),
        .O(\count[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count[3]_i_5 
       (.I0(user_valid),
        .I1(rd_en),
        .I2(data_count[1]),
        .O(\count[3]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count[3]_i_6 
       (.I0(user_valid),
        .I1(rd_en),
        .I2(data_count[0]),
        .O(\count[3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count[7]_i_2 
       (.I0(user_valid),
        .I1(rd_en),
        .I2(data_count[7]),
        .O(\count[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count[7]_i_3 
       (.I0(user_valid),
        .I1(rd_en),
        .I2(data_count[6]),
        .O(\count[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count[7]_i_4 
       (.I0(user_valid),
        .I1(rd_en),
        .I2(data_count[5]),
        .O(\count[7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \count[7]_i_5 
       (.I0(user_valid),
        .I1(rd_en),
        .I2(data_count[4]),
        .O(\count[7]_i_5_n_0 ));
  CARRY4 \count_reg[11]_i_1 
       (.CI(\count_reg[7]_i_1_n_0 ),
        .CO({\count_reg[11]_i_1_n_0 ,\count_reg[11]_i_1_n_1 ,\count_reg[11]_i_1_n_2 ,\count_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(data_count[11:8]),
        .O(\count_reg[11] ),
        .S({\count[11]_i_2_n_0 ,\count[11]_i_3_n_0 ,\count[11]_i_4_n_0 ,\count[11]_i_5_n_0 }));
  CARRY4 \count_reg[13]_i_2 
       (.CI(\count_reg[11]_i_1_n_0 ),
        .CO({\NLW_count_reg[13]_i_2_CO_UNCONNECTED [3:1],\count_reg[13]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,data_count[12]}),
        .O({\NLW_count_reg[13]_i_2_O_UNCONNECTED [3:2],\count_reg[12] }),
        .S({1'b0,1'b0,\count[13]_i_3_n_0 ,\count[13]_i_4_n_0 }));
  CARRY4 \count_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\count_reg[3]_i_1_n_0 ,\count_reg[3]_i_1_n_1 ,\count_reg[3]_i_1_n_2 ,\count_reg[3]_i_1_n_3 }),
        .CYINIT(\count[3]_i_2_n_0 ),
        .DI(data_count[3:0]),
        .O(O),
        .S({\count[3]_i_3_n_0 ,\count[3]_i_4_n_0 ,\count[3]_i_5_n_0 ,\count[3]_i_6_n_0 }));
  CARRY4 \count_reg[7]_i_1 
       (.CI(\count_reg[3]_i_1_n_0 ),
        .CO({\count_reg[7]_i_1_n_0 ,\count_reg[7]_i_1_n_1 ,\count_reg[7]_i_1_n_2 ,\count_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(data_count[7:4]),
        .O(\count_reg[7] ),
        .S({\count[7]_i_2_n_0 ,\count[7]_i_3_n_0 ,\count[7]_i_4_n_0 ,\count[7]_i_5_n_0 }));
  LUT4 #(
    .INIT(16'hF320)) 
    empty_fwft_fb_i_i_1
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(empty_fwft_fb_i),
        .O(empty_fwft_i_reg0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(empty_fwft_i_reg0),
        .Q(empty_fwft_fb_i),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF320)) 
    empty_fwft_fb_o_i_i_1
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(empty_fwft_fb_o_i),
        .O(empty_fwft_fb_o_i_reg0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i_reg0),
        .Q(empty_fwft_fb_o_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(empty_fwft_i_reg0),
        .Q(empty_fwft_i),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4555)) 
    \gc0.count_d1[12]_i_1 
       (.I0(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .I3(curr_fwft_state[0]),
        .O(ram_empty_fb_i_reg));
  LUT3 #(
    .INIT(8'hA2)) 
    \goreg_bm.dout_i[63]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(curr_fwft_state[0]),
        .I2(rd_en),
        .O(E));
  LUT3 #(
    .INIT(8'hBA)) 
    \gpregsm1.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(rd_en),
        .I2(curr_fwft_state[0]),
        .O(next_fwft_state[0]));
  LUT4 #(
    .INIT(16'h20FF)) 
    \gpregsm1.curr_fwft_state[1]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(rd_en),
        .I2(curr_fwft_state[0]),
        .I3(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ),
        .O(next_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state[0]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(next_fwft_state[1]),
        .Q(curr_fwft_state[1]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(clk),
        .CE(1'b1),
        .D(next_fwft_state[0]),
        .Q(user_valid),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFAAEA0000AA2A)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1 
       (.I0(Q),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(rd_en),
        .I4(\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ),
        .I5(sel_pipe),
        .O(\gc0.count_d1_reg[12] ));
endmodule

(* ORIG_REF_NAME = "rd_handshaking_flags" *) 
module effects_loop_audio_fifo2stream_v2_0_0_rd_handshaking_flags
   (underflow,
    p_1_out,
    clk);
  output underflow;
  input p_1_out;
  input clk;

  wire clk;
  wire p_1_out;
  wire underflow;

  FDRE #(
    .INIT(1'b0)) 
    \guf.guf1.underflow_i_reg 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_out),
        .Q(underflow),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rd_handshaking_flags" *) 
module effects_loop_audio_fifo2stream_v2_0_0_rd_handshaking_flags_43
   (underflow,
    p_1_out,
    clk);
  output underflow;
  input p_1_out;
  input clk;

  wire clk;
  wire p_1_out;
  wire underflow;

  FDRE #(
    .INIT(1'b0)) 
    \guf.guf1.underflow_i_reg 
       (.C(clk),
        .CE(1'b1),
        .D(p_1_out),
        .Q(underflow),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module effects_loop_audio_fifo2stream_v2_0_0_rd_logic
   (empty,
    VALID,
    underflow,
    D,
    p_7_out,
    data_count,
    v1_reg,
    Q,
    enb_array,
    E,
    v1_reg_0,
    ram_empty_fb_i_reg,
    \gc0.count_d1_reg[12] ,
    ram_empty_i_reg,
    ram_empty_i_reg_0,
    clk,
    srst,
    cntr_en__0,
    rd_en,
    out,
    wr_en,
    \gmux.gm[5].gms.ms ,
    \gmux.gm[5].gms.ms_0 ,
    sel_pipe);
  output empty;
  output VALID;
  output underflow;
  output [0:0]D;
  output p_7_out;
  output [13:0]data_count;
  output [5:0]v1_reg;
  output [12:0]Q;
  output [1:0]enb_array;
  output [0:0]E;
  output [5:0]v1_reg_0;
  output ram_empty_fb_i_reg;
  output \gc0.count_d1_reg[12] ;
  input ram_empty_i_reg;
  input [0:0]ram_empty_i_reg_0;
  input clk;
  input srst;
  input cntr_en__0;
  input rd_en;
  input out;
  input wr_en;
  input [11:0]\gmux.gm[5].gms.ms ;
  input [11:0]\gmux.gm[5].gms.ms_0 ;
  input sel_pipe;

  wire [0:0]D;
  wire [0:0]E;
  wire [12:0]Q;
  wire VALID;
  wire [5:0]\c2/v1_reg ;
  wire clk;
  wire cntr_en__0;
  wire [13:0]data_count;
  wire empty;
  wire [1:0]enb_array;
  wire \gc0.count_d1_reg[12] ;
  wire [11:0]\gmux.gm[5].gms.ms ;
  wire [11:0]\gmux.gm[5].gms.ms_0 ;
  wire \gr1.gr1_int.rfwft_n_10 ;
  wire \gr1.gr1_int.rfwft_n_11 ;
  wire \gr1.gr1_int.rfwft_n_12 ;
  wire \gr1.gr1_int.rfwft_n_13 ;
  wire \gr1.gr1_int.rfwft_n_14 ;
  wire \gr1.gr1_int.rfwft_n_15 ;
  wire \gr1.gr1_int.rfwft_n_16 ;
  wire \gr1.gr1_int.rfwft_n_17 ;
  wire \gr1.gr1_int.rfwft_n_18 ;
  wire \gr1.gr1_int.rfwft_n_19 ;
  wire \gr1.gr1_int.rfwft_n_20 ;
  wire \gr1.gr1_int.rfwft_n_21 ;
  wire \gr1.gr1_int.rfwft_n_8 ;
  wire \gr1.gr1_int.rfwft_n_9 ;
  wire out;
  wire p_1_out;
  wire p_2_out;
  wire p_7_out;
  wire ram_empty_fb_i_reg;
  wire ram_empty_i_reg;
  wire [0:0]ram_empty_i_reg_0;
  wire rd_en;
  wire rpntr_n_32;
  wire rpntr_n_33;
  wire rpntr_n_34;
  wire rpntr_n_35;
  wire rpntr_n_36;
  wire rpntr_n_37;
  wire sel_pipe;
  wire srst;
  wire underflow;
  wire [5:0]v1_reg;
  wire [5:0]v1_reg_0;
  wire wr_en;

  effects_loop_audio_fifo2stream_v2_0_0_dc_ss_fwft \gr1.gdcf.dc 
       (.O({\gr1.gr1_int.rfwft_n_8 ,\gr1.gr1_int.rfwft_n_9 ,\gr1.gr1_int.rfwft_n_10 ,\gr1.gr1_int.rfwft_n_11 }),
        .clk(clk),
        .cntr_en__0(cntr_en__0),
        .\count_reg[11] ({\gr1.gr1_int.rfwft_n_16 ,\gr1.gr1_int.rfwft_n_17 ,\gr1.gr1_int.rfwft_n_18 ,\gr1.gr1_int.rfwft_n_19 }),
        .\count_reg[13] ({\gr1.gr1_int.rfwft_n_20 ,\gr1.gr1_int.rfwft_n_21 }),
        .\count_reg[7] ({\gr1.gr1_int.rfwft_n_12 ,\gr1.gr1_int.rfwft_n_13 ,\gr1.gr1_int.rfwft_n_14 ,\gr1.gr1_int.rfwft_n_15 }),
        .data_count(data_count),
        .srst(srst));
  effects_loop_audio_fifo2stream_v2_0_0_rd_fwft \gr1.gr1_int.rfwft 
       (.E(E),
        .O({\gr1.gr1_int.rfwft_n_8 ,\gr1.gr1_int.rfwft_n_9 ,\gr1.gr1_int.rfwft_n_10 ,\gr1.gr1_int.rfwft_n_11 }),
        .Q(Q[12]),
        .clk(clk),
        .\count_reg[11] ({\gr1.gr1_int.rfwft_n_16 ,\gr1.gr1_int.rfwft_n_17 ,\gr1.gr1_int.rfwft_n_18 ,\gr1.gr1_int.rfwft_n_19 }),
        .\count_reg[12] ({\gr1.gr1_int.rfwft_n_20 ,\gr1.gr1_int.rfwft_n_21 }),
        .\count_reg[7] ({\gr1.gr1_int.rfwft_n_12 ,\gr1.gr1_int.rfwft_n_13 ,\gr1.gr1_int.rfwft_n_14 ,\gr1.gr1_int.rfwft_n_15 }),
        .data_count(data_count),
        .empty(empty),
        .enb_array(enb_array),
        .\gpregsm1.curr_fwft_state_reg[1]_0 (p_2_out),
        .out(VALID),
        .p_1_out(p_1_out),
        .ram_empty_fb_i_reg(p_7_out),
        .ram_empty_fb_i_reg_0(ram_empty_fb_i_reg),
        .rd_en(rd_en),
        .srst(srst));
  effects_loop_audio_fifo2stream_v2_0_0_rd_handshaking_flags \grhf.rhf 
       (.clk(clk),
        .p_1_out(p_1_out),
        .underflow(underflow));
  effects_loop_audio_fifo2stream_v2_0_0_rd_status_flags_ss \grss.rsts 
       (.E(p_7_out),
        .clk(clk),
        .\gmux.gm[1].gms.ms (rpntr_n_32),
        .\gmux.gm[2].gms.ms (rpntr_n_33),
        .\gmux.gm[3].gms.ms (rpntr_n_34),
        .\gmux.gm[4].gms.ms (rpntr_n_35),
        .\gmux.gm[5].gms.ms (rpntr_n_36),
        .\gmux.gm[6].gms.ms (rpntr_n_37),
        .out(p_2_out),
        .ram_empty_i_reg_0(ram_empty_i_reg),
        .ram_empty_i_reg_1(ram_empty_i_reg_0),
        .ram_empty_i_reg_2(out),
        .srst(srst),
        .v1_reg(\c2/v1_reg ),
        .wr_en(wr_en));
  effects_loop_audio_fifo2stream_v2_0_0_rd_bin_cntr rpntr
       (.D(D),
        .E(p_7_out),
        .Q(Q),
        .clk(clk),
        .\gc0.count_d1_reg[0]_0 (rpntr_n_32),
        .\gc0.count_d1_reg[10]_0 (rpntr_n_37),
        .\gc0.count_d1_reg[12]_0 (\gc0.count_d1_reg[12] ),
        .\gc0.count_d1_reg[2]_0 (rpntr_n_33),
        .\gc0.count_d1_reg[4]_0 (rpntr_n_34),
        .\gc0.count_d1_reg[6]_0 (rpntr_n_35),
        .\gc0.count_d1_reg[8]_0 (rpntr_n_36),
        .\gmux.gm[5].gms.ms (\gmux.gm[5].gms.ms ),
        .\gmux.gm[5].gms.ms_0 (\gmux.gm[5].gms.ms_0 ),
        .out(p_2_out),
        .sel_pipe(sel_pipe),
        .srst(srst),
        .v1_reg(v1_reg),
        .v1_reg_0(v1_reg_0),
        .v1_reg_1(\c2/v1_reg ));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module effects_loop_audio_fifo2stream_v2_0_0_rd_logic_6
   (empty,
    VALID,
    underflow,
    D,
    p_7_out,
    data_count,
    v1_reg,
    Q,
    enb_array,
    E,
    v1_reg_0,
    ram_empty_fb_i_reg,
    \gc0.count_d1_reg[12] ,
    ram_empty_i_reg,
    ram_empty_i_reg_0,
    clk,
    srst,
    cntr_en__0,
    rd_en,
    out,
    wr_en,
    \gmux.gm[5].gms.ms ,
    \gmux.gm[5].gms.ms_0 ,
    sel_pipe);
  output empty;
  output VALID;
  output underflow;
  output [0:0]D;
  output p_7_out;
  output [13:0]data_count;
  output [5:0]v1_reg;
  output [12:0]Q;
  output [1:0]enb_array;
  output [0:0]E;
  output [5:0]v1_reg_0;
  output ram_empty_fb_i_reg;
  output \gc0.count_d1_reg[12] ;
  input ram_empty_i_reg;
  input [0:0]ram_empty_i_reg_0;
  input clk;
  input srst;
  input cntr_en__0;
  input rd_en;
  input out;
  input wr_en;
  input [11:0]\gmux.gm[5].gms.ms ;
  input [11:0]\gmux.gm[5].gms.ms_0 ;
  input sel_pipe;

  wire [0:0]D;
  wire [0:0]E;
  wire [12:0]Q;
  wire VALID;
  wire [5:0]\c2/v1_reg ;
  wire clk;
  wire cntr_en__0;
  wire [13:0]data_count;
  wire empty;
  wire [1:0]enb_array;
  wire \gc0.count_d1_reg[12] ;
  wire [11:0]\gmux.gm[5].gms.ms ;
  wire [11:0]\gmux.gm[5].gms.ms_0 ;
  wire \gr1.gr1_int.rfwft_n_10 ;
  wire \gr1.gr1_int.rfwft_n_11 ;
  wire \gr1.gr1_int.rfwft_n_12 ;
  wire \gr1.gr1_int.rfwft_n_13 ;
  wire \gr1.gr1_int.rfwft_n_14 ;
  wire \gr1.gr1_int.rfwft_n_15 ;
  wire \gr1.gr1_int.rfwft_n_16 ;
  wire \gr1.gr1_int.rfwft_n_17 ;
  wire \gr1.gr1_int.rfwft_n_18 ;
  wire \gr1.gr1_int.rfwft_n_19 ;
  wire \gr1.gr1_int.rfwft_n_20 ;
  wire \gr1.gr1_int.rfwft_n_21 ;
  wire \gr1.gr1_int.rfwft_n_8 ;
  wire \gr1.gr1_int.rfwft_n_9 ;
  wire out;
  wire p_1_out;
  wire p_2_out;
  wire p_7_out;
  wire ram_empty_fb_i_reg;
  wire ram_empty_i_reg;
  wire [0:0]ram_empty_i_reg_0;
  wire rd_en;
  wire rpntr_n_32;
  wire rpntr_n_33;
  wire rpntr_n_34;
  wire rpntr_n_35;
  wire rpntr_n_36;
  wire rpntr_n_37;
  wire sel_pipe;
  wire srst;
  wire underflow;
  wire [5:0]v1_reg;
  wire [5:0]v1_reg_0;
  wire wr_en;

  effects_loop_audio_fifo2stream_v2_0_0_dc_ss_fwft_41 \gr1.gdcf.dc 
       (.O({\gr1.gr1_int.rfwft_n_8 ,\gr1.gr1_int.rfwft_n_9 ,\gr1.gr1_int.rfwft_n_10 ,\gr1.gr1_int.rfwft_n_11 }),
        .clk(clk),
        .cntr_en__0(cntr_en__0),
        .\count_reg[11] ({\gr1.gr1_int.rfwft_n_16 ,\gr1.gr1_int.rfwft_n_17 ,\gr1.gr1_int.rfwft_n_18 ,\gr1.gr1_int.rfwft_n_19 }),
        .\count_reg[13] ({\gr1.gr1_int.rfwft_n_20 ,\gr1.gr1_int.rfwft_n_21 }),
        .\count_reg[7] ({\gr1.gr1_int.rfwft_n_12 ,\gr1.gr1_int.rfwft_n_13 ,\gr1.gr1_int.rfwft_n_14 ,\gr1.gr1_int.rfwft_n_15 }),
        .data_count(data_count),
        .srst(srst));
  effects_loop_audio_fifo2stream_v2_0_0_rd_fwft_42 \gr1.gr1_int.rfwft 
       (.E(E),
        .O({\gr1.gr1_int.rfwft_n_8 ,\gr1.gr1_int.rfwft_n_9 ,\gr1.gr1_int.rfwft_n_10 ,\gr1.gr1_int.rfwft_n_11 }),
        .Q(Q[12]),
        .clk(clk),
        .\count_reg[11] ({\gr1.gr1_int.rfwft_n_16 ,\gr1.gr1_int.rfwft_n_17 ,\gr1.gr1_int.rfwft_n_18 ,\gr1.gr1_int.rfwft_n_19 }),
        .\count_reg[12] ({\gr1.gr1_int.rfwft_n_20 ,\gr1.gr1_int.rfwft_n_21 }),
        .\count_reg[7] ({\gr1.gr1_int.rfwft_n_12 ,\gr1.gr1_int.rfwft_n_13 ,\gr1.gr1_int.rfwft_n_14 ,\gr1.gr1_int.rfwft_n_15 }),
        .data_count(data_count),
        .empty(empty),
        .enb_array(enb_array),
        .\gpregsm1.curr_fwft_state_reg[1]_0 (p_2_out),
        .out(VALID),
        .p_1_out(p_1_out),
        .ram_empty_fb_i_reg(p_7_out),
        .ram_empty_fb_i_reg_0(ram_empty_fb_i_reg),
        .rd_en(rd_en),
        .srst(srst));
  effects_loop_audio_fifo2stream_v2_0_0_rd_handshaking_flags_43 \grhf.rhf 
       (.clk(clk),
        .p_1_out(p_1_out),
        .underflow(underflow));
  effects_loop_audio_fifo2stream_v2_0_0_rd_status_flags_ss_44 \grss.rsts 
       (.E(p_7_out),
        .clk(clk),
        .\gmux.gm[1].gms.ms (rpntr_n_32),
        .\gmux.gm[2].gms.ms (rpntr_n_33),
        .\gmux.gm[3].gms.ms (rpntr_n_34),
        .\gmux.gm[4].gms.ms (rpntr_n_35),
        .\gmux.gm[5].gms.ms (rpntr_n_36),
        .\gmux.gm[6].gms.ms (rpntr_n_37),
        .out(p_2_out),
        .ram_empty_i_reg_0(ram_empty_i_reg),
        .ram_empty_i_reg_1(ram_empty_i_reg_0),
        .ram_empty_i_reg_2(out),
        .srst(srst),
        .v1_reg(\c2/v1_reg ),
        .wr_en(wr_en));
  effects_loop_audio_fifo2stream_v2_0_0_rd_bin_cntr_45 rpntr
       (.D(D),
        .E(p_7_out),
        .Q(Q),
        .clk(clk),
        .\gc0.count_d1_reg[0]_0 (rpntr_n_32),
        .\gc0.count_d1_reg[10]_0 (rpntr_n_37),
        .\gc0.count_d1_reg[12]_0 (\gc0.count_d1_reg[12] ),
        .\gc0.count_d1_reg[2]_0 (rpntr_n_33),
        .\gc0.count_d1_reg[4]_0 (rpntr_n_34),
        .\gc0.count_d1_reg[6]_0 (rpntr_n_35),
        .\gc0.count_d1_reg[8]_0 (rpntr_n_36),
        .\gmux.gm[5].gms.ms (\gmux.gm[5].gms.ms ),
        .\gmux.gm[5].gms.ms_0 (\gmux.gm[5].gms.ms_0 ),
        .out(p_2_out),
        .sel_pipe(sel_pipe),
        .srst(srst),
        .v1_reg(v1_reg),
        .v1_reg_0(v1_reg_0),
        .v1_reg_1(\c2/v1_reg ));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module effects_loop_audio_fifo2stream_v2_0_0_rd_logic__parameterized0
   (empty,
    VALID,
    D,
    p_7_out,
    data_count,
    enb_array,
    Q,
    v1_reg,
    E,
    v1_reg_0,
    \gpregsm1.curr_fwft_state_reg[0] ,
    \gc0.count_d1_reg[12] ,
    ram_empty_i_reg,
    ram_empty_i_reg_0,
    clk,
    cntr_en__0,
    rd_en,
    out,
    wr_en,
    \gmux.gm[5].gms.ms ,
    \gmux.gm[5].gms.ms_0 ,
    sel_pipe);
  output empty;
  output VALID;
  output [0:0]D;
  output p_7_out;
  output [13:0]data_count;
  output [1:0]enb_array;
  output [12:0]Q;
  output [5:0]v1_reg;
  output [0:0]E;
  output [5:0]v1_reg_0;
  output \gpregsm1.curr_fwft_state_reg[0] ;
  output \gc0.count_d1_reg[12] ;
  input ram_empty_i_reg;
  input [0:0]ram_empty_i_reg_0;
  input clk;
  input cntr_en__0;
  input rd_en;
  input out;
  input wr_en;
  input [11:0]\gmux.gm[5].gms.ms ;
  input [11:0]\gmux.gm[5].gms.ms_0 ;
  input sel_pipe;

  wire [0:0]D;
  wire [0:0]E;
  wire [12:0]Q;
  wire VALID;
  wire [5:0]\c2/v1_reg ;
  wire clk;
  wire cntr_en__0;
  wire [13:0]data_count;
  wire empty;
  wire [1:0]enb_array;
  wire \gc0.count_d1_reg[12] ;
  wire [11:0]\gmux.gm[5].gms.ms ;
  wire [11:0]\gmux.gm[5].gms.ms_0 ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire \gr1.gr1_int.rfwft_n_10 ;
  wire \gr1.gr1_int.rfwft_n_11 ;
  wire \gr1.gr1_int.rfwft_n_12 ;
  wire \gr1.gr1_int.rfwft_n_13 ;
  wire \gr1.gr1_int.rfwft_n_14 ;
  wire \gr1.gr1_int.rfwft_n_15 ;
  wire \gr1.gr1_int.rfwft_n_16 ;
  wire \gr1.gr1_int.rfwft_n_17 ;
  wire \gr1.gr1_int.rfwft_n_18 ;
  wire \gr1.gr1_int.rfwft_n_19 ;
  wire \gr1.gr1_int.rfwft_n_20 ;
  wire \gr1.gr1_int.rfwft_n_7 ;
  wire \gr1.gr1_int.rfwft_n_8 ;
  wire \gr1.gr1_int.rfwft_n_9 ;
  wire out;
  wire p_2_out;
  wire p_7_out;
  wire ram_empty_i_reg;
  wire [0:0]ram_empty_i_reg_0;
  wire rd_en;
  wire rpntr_n_32;
  wire rpntr_n_33;
  wire rpntr_n_34;
  wire rpntr_n_35;
  wire rpntr_n_36;
  wire rpntr_n_37;
  wire sel_pipe;
  wire [5:0]v1_reg;
  wire [5:0]v1_reg_0;
  wire wr_en;

  effects_loop_audio_fifo2stream_v2_0_0_dc_ss_fwft__parameterized0 \gr1.gdcf.dc 
       (.O({\gr1.gr1_int.rfwft_n_7 ,\gr1.gr1_int.rfwft_n_8 ,\gr1.gr1_int.rfwft_n_9 ,\gr1.gr1_int.rfwft_n_10 }),
        .clk(clk),
        .cntr_en__0(cntr_en__0),
        .\count_reg[11] ({\gr1.gr1_int.rfwft_n_15 ,\gr1.gr1_int.rfwft_n_16 ,\gr1.gr1_int.rfwft_n_17 ,\gr1.gr1_int.rfwft_n_18 }),
        .\count_reg[13] ({\gr1.gr1_int.rfwft_n_19 ,\gr1.gr1_int.rfwft_n_20 }),
        .\count_reg[7] ({\gr1.gr1_int.rfwft_n_11 ,\gr1.gr1_int.rfwft_n_12 ,\gr1.gr1_int.rfwft_n_13 ,\gr1.gr1_int.rfwft_n_14 }),
        .data_count(data_count));
  effects_loop_audio_fifo2stream_v2_0_0_rd_fwft__parameterized0 \gr1.gr1_int.rfwft 
       (.E(E),
        .O({\gr1.gr1_int.rfwft_n_7 ,\gr1.gr1_int.rfwft_n_8 ,\gr1.gr1_int.rfwft_n_9 ,\gr1.gr1_int.rfwft_n_10 }),
        .Q(Q[12]),
        .clk(clk),
        .\count_reg[11] ({\gr1.gr1_int.rfwft_n_15 ,\gr1.gr1_int.rfwft_n_16 ,\gr1.gr1_int.rfwft_n_17 ,\gr1.gr1_int.rfwft_n_18 }),
        .\count_reg[12] ({\gr1.gr1_int.rfwft_n_19 ,\gr1.gr1_int.rfwft_n_20 }),
        .\count_reg[7] ({\gr1.gr1_int.rfwft_n_11 ,\gr1.gr1_int.rfwft_n_12 ,\gr1.gr1_int.rfwft_n_13 ,\gr1.gr1_int.rfwft_n_14 }),
        .data_count(data_count),
        .empty(empty),
        .enb_array(enb_array),
        .\gc0.count_d1_reg[12] (\gc0.count_d1_reg[12] ),
        .\gpregsm1.curr_fwft_state_reg[0]_0 (\gpregsm1.curr_fwft_state_reg[0] ),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] (p_2_out),
        .out(VALID),
        .ram_empty_fb_i_reg(p_7_out),
        .rd_en(rd_en),
        .sel_pipe(sel_pipe));
  effects_loop_audio_fifo2stream_v2_0_0_rd_status_flags_ss__parameterized0 \grss.rsts 
       (.E(p_7_out),
        .clk(clk),
        .\gmux.gm[1].gms.ms (rpntr_n_32),
        .\gmux.gm[2].gms.ms (rpntr_n_33),
        .\gmux.gm[3].gms.ms (rpntr_n_34),
        .\gmux.gm[4].gms.ms (rpntr_n_35),
        .\gmux.gm[5].gms.ms (rpntr_n_36),
        .\gmux.gm[6].gms.ms (rpntr_n_37),
        .out(p_2_out),
        .ram_empty_i_reg_0(ram_empty_i_reg),
        .ram_empty_i_reg_1(ram_empty_i_reg_0),
        .ram_empty_i_reg_2(out),
        .v1_reg(\c2/v1_reg ),
        .wr_en(wr_en));
  effects_loop_audio_fifo2stream_v2_0_0_rd_bin_cntr__parameterized0 rpntr
       (.D(D),
        .E(p_7_out),
        .Q(Q),
        .clk(clk),
        .\gc0.count_d1_reg[0]_0 (rpntr_n_32),
        .\gc0.count_d1_reg[10]_0 (rpntr_n_37),
        .\gc0.count_d1_reg[2]_0 (rpntr_n_33),
        .\gc0.count_d1_reg[4]_0 (rpntr_n_34),
        .\gc0.count_d1_reg[6]_0 (rpntr_n_35),
        .\gc0.count_d1_reg[8]_0 (rpntr_n_36),
        .\gmux.gm[5].gms.ms (\gmux.gm[5].gms.ms ),
        .\gmux.gm[5].gms.ms_0 (\gmux.gm[5].gms.ms_0 ),
        .v1_reg(v1_reg),
        .v1_reg_0(v1_reg_0),
        .v1_reg_1(\c2/v1_reg ));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module effects_loop_audio_fifo2stream_v2_0_0_rd_logic__parameterized0_76
   (empty,
    VALID,
    D,
    p_7_out,
    data_count,
    enb_array,
    Q,
    v1_reg,
    E,
    v1_reg_0,
    \gpregsm1.curr_fwft_state_reg[0] ,
    \gc0.count_d1_reg[12] ,
    ram_empty_i_reg,
    ram_empty_i_reg_0,
    clk,
    cntr_en__0,
    rd_en,
    out,
    wr_en,
    \gmux.gm[5].gms.ms ,
    \gmux.gm[5].gms.ms_0 ,
    sel_pipe);
  output empty;
  output VALID;
  output [0:0]D;
  output p_7_out;
  output [13:0]data_count;
  output [1:0]enb_array;
  output [12:0]Q;
  output [5:0]v1_reg;
  output [0:0]E;
  output [5:0]v1_reg_0;
  output \gpregsm1.curr_fwft_state_reg[0] ;
  output \gc0.count_d1_reg[12] ;
  input ram_empty_i_reg;
  input [0:0]ram_empty_i_reg_0;
  input clk;
  input cntr_en__0;
  input rd_en;
  input out;
  input wr_en;
  input [11:0]\gmux.gm[5].gms.ms ;
  input [11:0]\gmux.gm[5].gms.ms_0 ;
  input sel_pipe;

  wire [0:0]D;
  wire [0:0]E;
  wire [12:0]Q;
  wire VALID;
  wire [5:0]\c2/v1_reg ;
  wire clk;
  wire cntr_en__0;
  wire [13:0]data_count;
  wire empty;
  wire [1:0]enb_array;
  wire \gc0.count_d1_reg[12] ;
  wire [11:0]\gmux.gm[5].gms.ms ;
  wire [11:0]\gmux.gm[5].gms.ms_0 ;
  wire \gpregsm1.curr_fwft_state_reg[0] ;
  wire \gr1.gr1_int.rfwft_n_10 ;
  wire \gr1.gr1_int.rfwft_n_11 ;
  wire \gr1.gr1_int.rfwft_n_12 ;
  wire \gr1.gr1_int.rfwft_n_13 ;
  wire \gr1.gr1_int.rfwft_n_14 ;
  wire \gr1.gr1_int.rfwft_n_15 ;
  wire \gr1.gr1_int.rfwft_n_16 ;
  wire \gr1.gr1_int.rfwft_n_17 ;
  wire \gr1.gr1_int.rfwft_n_18 ;
  wire \gr1.gr1_int.rfwft_n_19 ;
  wire \gr1.gr1_int.rfwft_n_20 ;
  wire \gr1.gr1_int.rfwft_n_7 ;
  wire \gr1.gr1_int.rfwft_n_8 ;
  wire \gr1.gr1_int.rfwft_n_9 ;
  wire out;
  wire p_2_out;
  wire p_7_out;
  wire ram_empty_i_reg;
  wire [0:0]ram_empty_i_reg_0;
  wire rd_en;
  wire rpntr_n_32;
  wire rpntr_n_33;
  wire rpntr_n_34;
  wire rpntr_n_35;
  wire rpntr_n_36;
  wire rpntr_n_37;
  wire sel_pipe;
  wire [5:0]v1_reg;
  wire [5:0]v1_reg_0;
  wire wr_en;

  effects_loop_audio_fifo2stream_v2_0_0_dc_ss_fwft__parameterized0_118 \gr1.gdcf.dc 
       (.O({\gr1.gr1_int.rfwft_n_7 ,\gr1.gr1_int.rfwft_n_8 ,\gr1.gr1_int.rfwft_n_9 ,\gr1.gr1_int.rfwft_n_10 }),
        .clk(clk),
        .cntr_en__0(cntr_en__0),
        .\count_reg[11] ({\gr1.gr1_int.rfwft_n_15 ,\gr1.gr1_int.rfwft_n_16 ,\gr1.gr1_int.rfwft_n_17 ,\gr1.gr1_int.rfwft_n_18 }),
        .\count_reg[13] ({\gr1.gr1_int.rfwft_n_19 ,\gr1.gr1_int.rfwft_n_20 }),
        .\count_reg[7] ({\gr1.gr1_int.rfwft_n_11 ,\gr1.gr1_int.rfwft_n_12 ,\gr1.gr1_int.rfwft_n_13 ,\gr1.gr1_int.rfwft_n_14 }),
        .data_count(data_count));
  effects_loop_audio_fifo2stream_v2_0_0_rd_fwft__parameterized0_119 \gr1.gr1_int.rfwft 
       (.E(E),
        .O({\gr1.gr1_int.rfwft_n_7 ,\gr1.gr1_int.rfwft_n_8 ,\gr1.gr1_int.rfwft_n_9 ,\gr1.gr1_int.rfwft_n_10 }),
        .Q(Q[12]),
        .clk(clk),
        .\count_reg[11] ({\gr1.gr1_int.rfwft_n_15 ,\gr1.gr1_int.rfwft_n_16 ,\gr1.gr1_int.rfwft_n_17 ,\gr1.gr1_int.rfwft_n_18 }),
        .\count_reg[12] ({\gr1.gr1_int.rfwft_n_19 ,\gr1.gr1_int.rfwft_n_20 }),
        .\count_reg[7] ({\gr1.gr1_int.rfwft_n_11 ,\gr1.gr1_int.rfwft_n_12 ,\gr1.gr1_int.rfwft_n_13 ,\gr1.gr1_int.rfwft_n_14 }),
        .data_count(data_count),
        .empty(empty),
        .enb_array(enb_array),
        .\gc0.count_d1_reg[12] (\gc0.count_d1_reg[12] ),
        .\gpregsm1.curr_fwft_state_reg[0]_0 (\gpregsm1.curr_fwft_state_reg[0] ),
        .\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] (p_2_out),
        .out(VALID),
        .ram_empty_fb_i_reg(p_7_out),
        .rd_en(rd_en),
        .sel_pipe(sel_pipe));
  effects_loop_audio_fifo2stream_v2_0_0_rd_status_flags_ss__parameterized0_120 \grss.rsts 
       (.E(p_7_out),
        .clk(clk),
        .\gmux.gm[1].gms.ms (rpntr_n_32),
        .\gmux.gm[2].gms.ms (rpntr_n_33),
        .\gmux.gm[3].gms.ms (rpntr_n_34),
        .\gmux.gm[4].gms.ms (rpntr_n_35),
        .\gmux.gm[5].gms.ms (rpntr_n_36),
        .\gmux.gm[6].gms.ms (rpntr_n_37),
        .out(p_2_out),
        .ram_empty_i_reg_0(ram_empty_i_reg),
        .ram_empty_i_reg_1(ram_empty_i_reg_0),
        .ram_empty_i_reg_2(out),
        .v1_reg(\c2/v1_reg ),
        .wr_en(wr_en));
  effects_loop_audio_fifo2stream_v2_0_0_rd_bin_cntr__parameterized0_121 rpntr
       (.D(D),
        .E(p_7_out),
        .Q(Q),
        .clk(clk),
        .\gc0.count_d1_reg[0]_0 (rpntr_n_32),
        .\gc0.count_d1_reg[10]_0 (rpntr_n_37),
        .\gc0.count_d1_reg[2]_0 (rpntr_n_33),
        .\gc0.count_d1_reg[4]_0 (rpntr_n_34),
        .\gc0.count_d1_reg[6]_0 (rpntr_n_35),
        .\gc0.count_d1_reg[8]_0 (rpntr_n_36),
        .\gmux.gm[5].gms.ms (\gmux.gm[5].gms.ms ),
        .\gmux.gm[5].gms.ms_0 (\gmux.gm[5].gms.ms_0 ),
        .v1_reg(v1_reg),
        .v1_reg_0(v1_reg_0),
        .v1_reg_1(\c2/v1_reg ));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *) 
module effects_loop_audio_fifo2stream_v2_0_0_rd_status_flags_ss
   (out,
    \gmux.gm[1].gms.ms ,
    \gmux.gm[2].gms.ms ,
    \gmux.gm[3].gms.ms ,
    \gmux.gm[4].gms.ms ,
    \gmux.gm[5].gms.ms ,
    \gmux.gm[6].gms.ms ,
    ram_empty_i_reg_0,
    v1_reg,
    ram_empty_i_reg_1,
    srst,
    clk,
    E,
    ram_empty_i_reg_2,
    wr_en);
  output out;
  input \gmux.gm[1].gms.ms ;
  input \gmux.gm[2].gms.ms ;
  input \gmux.gm[3].gms.ms ;
  input \gmux.gm[4].gms.ms ;
  input \gmux.gm[5].gms.ms ;
  input \gmux.gm[6].gms.ms ;
  input ram_empty_i_reg_0;
  input [5:0]v1_reg;
  input [0:0]ram_empty_i_reg_1;
  input srst;
  input clk;
  input [0:0]E;
  input ram_empty_i_reg_2;
  input wr_en;

  wire [0:0]E;
  wire c2_n_0;
  wire clk;
  wire comp0;
  wire \gmux.gm[1].gms.ms ;
  wire \gmux.gm[2].gms.ms ;
  wire \gmux.gm[3].gms.ms ;
  wire \gmux.gm[4].gms.ms ;
  wire \gmux.gm[5].gms.ms ;
  wire \gmux.gm[6].gms.ms ;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  (* DONT_TOUCH *) wire ram_empty_i;
  wire ram_empty_i_reg_0;
  wire [0:0]ram_empty_i_reg_1;
  wire ram_empty_i_reg_2;
  wire srst;
  wire [5:0]v1_reg;
  wire wr_en;

  assign out = ram_empty_fb_i;
  effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_1 c1
       (.comp0(comp0),
        .\gmux.gm[1].gms.ms_0 (\gmux.gm[1].gms.ms ),
        .\gmux.gm[2].gms.ms_0 (\gmux.gm[2].gms.ms ),
        .\gmux.gm[3].gms.ms_0 (\gmux.gm[3].gms.ms ),
        .\gmux.gm[4].gms.ms_0 (\gmux.gm[4].gms.ms ),
        .\gmux.gm[5].gms.ms_0 (\gmux.gm[5].gms.ms ),
        .\gmux.gm[6].gms.ms_0 (\gmux.gm[6].gms.ms ),
        .ram_empty_i_reg(ram_empty_i_reg_0));
  effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_2 c2
       (.E(E),
        .comp0(comp0),
        .out(ram_empty_fb_i),
        .ram_empty_i_reg(ram_empty_i_reg_1),
        .ram_empty_i_reg_0(ram_empty_i_reg_2),
        .ram_full_fb_i_reg(c2_n_0),
        .v1_reg(v1_reg),
        .wr_en(wr_en));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(c2_n_0),
        .Q(ram_empty_fb_i),
        .S(srst));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(c2_n_0),
        .Q(ram_empty_i),
        .S(srst));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *) 
module effects_loop_audio_fifo2stream_v2_0_0_rd_status_flags_ss_44
   (out,
    \gmux.gm[1].gms.ms ,
    \gmux.gm[2].gms.ms ,
    \gmux.gm[3].gms.ms ,
    \gmux.gm[4].gms.ms ,
    \gmux.gm[5].gms.ms ,
    \gmux.gm[6].gms.ms ,
    ram_empty_i_reg_0,
    v1_reg,
    ram_empty_i_reg_1,
    srst,
    clk,
    E,
    ram_empty_i_reg_2,
    wr_en);
  output out;
  input \gmux.gm[1].gms.ms ;
  input \gmux.gm[2].gms.ms ;
  input \gmux.gm[3].gms.ms ;
  input \gmux.gm[4].gms.ms ;
  input \gmux.gm[5].gms.ms ;
  input \gmux.gm[6].gms.ms ;
  input ram_empty_i_reg_0;
  input [5:0]v1_reg;
  input [0:0]ram_empty_i_reg_1;
  input srst;
  input clk;
  input [0:0]E;
  input ram_empty_i_reg_2;
  input wr_en;

  wire [0:0]E;
  wire c2_n_0;
  wire clk;
  wire comp0;
  wire \gmux.gm[1].gms.ms ;
  wire \gmux.gm[2].gms.ms ;
  wire \gmux.gm[3].gms.ms ;
  wire \gmux.gm[4].gms.ms ;
  wire \gmux.gm[5].gms.ms ;
  wire \gmux.gm[6].gms.ms ;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  (* DONT_TOUCH *) wire ram_empty_i;
  wire ram_empty_i_reg_0;
  wire [0:0]ram_empty_i_reg_1;
  wire ram_empty_i_reg_2;
  wire srst;
  wire [5:0]v1_reg;
  wire wr_en;

  assign out = ram_empty_fb_i;
  effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_46 c1
       (.comp0(comp0),
        .\gmux.gm[1].gms.ms_0 (\gmux.gm[1].gms.ms ),
        .\gmux.gm[2].gms.ms_0 (\gmux.gm[2].gms.ms ),
        .\gmux.gm[3].gms.ms_0 (\gmux.gm[3].gms.ms ),
        .\gmux.gm[4].gms.ms_0 (\gmux.gm[4].gms.ms ),
        .\gmux.gm[5].gms.ms_0 (\gmux.gm[5].gms.ms ),
        .\gmux.gm[6].gms.ms_0 (\gmux.gm[6].gms.ms ),
        .ram_empty_i_reg(ram_empty_i_reg_0));
  effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_47 c2
       (.E(E),
        .comp0(comp0),
        .out(ram_empty_fb_i),
        .ram_empty_i_reg(ram_empty_i_reg_1),
        .ram_empty_i_reg_0(ram_empty_i_reg_2),
        .ram_full_fb_i_reg(c2_n_0),
        .v1_reg(v1_reg),
        .wr_en(wr_en));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(c2_n_0),
        .Q(ram_empty_fb_i),
        .S(srst));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(c2_n_0),
        .Q(ram_empty_i),
        .S(srst));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *) 
module effects_loop_audio_fifo2stream_v2_0_0_rd_status_flags_ss__parameterized0
   (out,
    \gmux.gm[1].gms.ms ,
    \gmux.gm[2].gms.ms ,
    \gmux.gm[3].gms.ms ,
    \gmux.gm[4].gms.ms ,
    \gmux.gm[5].gms.ms ,
    \gmux.gm[6].gms.ms ,
    ram_empty_i_reg_0,
    v1_reg,
    ram_empty_i_reg_1,
    clk,
    E,
    ram_empty_i_reg_2,
    wr_en);
  output out;
  input \gmux.gm[1].gms.ms ;
  input \gmux.gm[2].gms.ms ;
  input \gmux.gm[3].gms.ms ;
  input \gmux.gm[4].gms.ms ;
  input \gmux.gm[5].gms.ms ;
  input \gmux.gm[6].gms.ms ;
  input ram_empty_i_reg_0;
  input [5:0]v1_reg;
  input [0:0]ram_empty_i_reg_1;
  input clk;
  input [0:0]E;
  input ram_empty_i_reg_2;
  input wr_en;

  wire [0:0]E;
  wire c2_n_0;
  wire clk;
  wire comp0;
  wire \gmux.gm[1].gms.ms ;
  wire \gmux.gm[2].gms.ms ;
  wire \gmux.gm[3].gms.ms ;
  wire \gmux.gm[4].gms.ms ;
  wire \gmux.gm[5].gms.ms ;
  wire \gmux.gm[6].gms.ms ;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  (* DONT_TOUCH *) wire ram_empty_i;
  wire ram_empty_i_reg_0;
  wire [0:0]ram_empty_i_reg_1;
  wire ram_empty_i_reg_2;
  wire [5:0]v1_reg;
  wire wr_en;

  assign out = ram_empty_fb_i;
  effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_51 c1
       (.comp0(comp0),
        .\gmux.gm[1].gms.ms_0 (\gmux.gm[1].gms.ms ),
        .\gmux.gm[2].gms.ms_0 (\gmux.gm[2].gms.ms ),
        .\gmux.gm[3].gms.ms_0 (\gmux.gm[3].gms.ms ),
        .\gmux.gm[4].gms.ms_0 (\gmux.gm[4].gms.ms ),
        .\gmux.gm[5].gms.ms_0 (\gmux.gm[5].gms.ms ),
        .\gmux.gm[6].gms.ms_0 (\gmux.gm[6].gms.ms ),
        .ram_empty_i_reg(ram_empty_i_reg_0));
  effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_52 c2
       (.E(E),
        .comp0(comp0),
        .out(ram_empty_fb_i),
        .ram_empty_i_reg(ram_empty_i_reg_1),
        .ram_empty_i_reg_0(ram_empty_i_reg_2),
        .ram_full_fb_i_reg(c2_n_0),
        .v1_reg(v1_reg),
        .wr_en(wr_en));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(c2_n_0),
        .Q(ram_empty_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(c2_n_0),
        .Q(ram_empty_i),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_ss" *) 
module effects_loop_audio_fifo2stream_v2_0_0_rd_status_flags_ss__parameterized0_120
   (out,
    \gmux.gm[1].gms.ms ,
    \gmux.gm[2].gms.ms ,
    \gmux.gm[3].gms.ms ,
    \gmux.gm[4].gms.ms ,
    \gmux.gm[5].gms.ms ,
    \gmux.gm[6].gms.ms ,
    ram_empty_i_reg_0,
    v1_reg,
    ram_empty_i_reg_1,
    clk,
    E,
    ram_empty_i_reg_2,
    wr_en);
  output out;
  input \gmux.gm[1].gms.ms ;
  input \gmux.gm[2].gms.ms ;
  input \gmux.gm[3].gms.ms ;
  input \gmux.gm[4].gms.ms ;
  input \gmux.gm[5].gms.ms ;
  input \gmux.gm[6].gms.ms ;
  input ram_empty_i_reg_0;
  input [5:0]v1_reg;
  input [0:0]ram_empty_i_reg_1;
  input clk;
  input [0:0]E;
  input ram_empty_i_reg_2;
  input wr_en;

  wire [0:0]E;
  wire c2_n_0;
  wire clk;
  wire comp0;
  wire \gmux.gm[1].gms.ms ;
  wire \gmux.gm[2].gms.ms ;
  wire \gmux.gm[3].gms.ms ;
  wire \gmux.gm[4].gms.ms ;
  wire \gmux.gm[5].gms.ms ;
  wire \gmux.gm[6].gms.ms ;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  (* DONT_TOUCH *) wire ram_empty_i;
  wire ram_empty_i_reg_0;
  wire [0:0]ram_empty_i_reg_1;
  wire ram_empty_i_reg_2;
  wire [5:0]v1_reg;
  wire wr_en;

  assign out = ram_empty_fb_i;
  effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_122 c1
       (.comp0(comp0),
        .\gmux.gm[1].gms.ms_0 (\gmux.gm[1].gms.ms ),
        .\gmux.gm[2].gms.ms_0 (\gmux.gm[2].gms.ms ),
        .\gmux.gm[3].gms.ms_0 (\gmux.gm[3].gms.ms ),
        .\gmux.gm[4].gms.ms_0 (\gmux.gm[4].gms.ms ),
        .\gmux.gm[5].gms.ms_0 (\gmux.gm[5].gms.ms ),
        .\gmux.gm[6].gms.ms_0 (\gmux.gm[6].gms.ms ),
        .ram_empty_i_reg(ram_empty_i_reg_0));
  effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_123 c2
       (.E(E),
        .comp0(comp0),
        .out(ram_empty_fb_i),
        .ram_empty_i_reg(ram_empty_i_reg_1),
        .ram_empty_i_reg_0(ram_empty_i_reg_2),
        .ram_full_fb_i_reg(c2_n_0),
        .v1_reg(v1_reg),
        .wr_en(wr_en));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(c2_n_0),
        .Q(ram_empty_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(c2_n_0),
        .Q(ram_empty_i),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "updn_cntr" *) 
module effects_loop_audio_fifo2stream_v2_0_0_updn_cntr
   (data_count,
    srst,
    cntr_en__0,
    O,
    clk,
    \count_reg[7]_0 ,
    \count_reg[11]_0 ,
    \count_reg[13]_0 );
  output [13:0]data_count;
  input srst;
  input cntr_en__0;
  input [3:0]O;
  input clk;
  input [3:0]\count_reg[7]_0 ;
  input [3:0]\count_reg[11]_0 ;
  input [1:0]\count_reg[13]_0 ;

  wire [3:0]O;
  wire clk;
  wire cntr_en__0;
  wire [3:0]\count_reg[11]_0 ;
  wire [1:0]\count_reg[13]_0 ;
  wire [3:0]\count_reg[7]_0 ;
  wire [13:0]data_count;
  wire srst;

  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(clk),
        .CE(cntr_en__0),
        .D(O[0]),
        .Q(data_count[0]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[10] 
       (.C(clk),
        .CE(cntr_en__0),
        .D(\count_reg[11]_0 [2]),
        .Q(data_count[10]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[11] 
       (.C(clk),
        .CE(cntr_en__0),
        .D(\count_reg[11]_0 [3]),
        .Q(data_count[11]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[12] 
       (.C(clk),
        .CE(cntr_en__0),
        .D(\count_reg[13]_0 [0]),
        .Q(data_count[12]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[13] 
       (.C(clk),
        .CE(cntr_en__0),
        .D(\count_reg[13]_0 [1]),
        .Q(data_count[13]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(clk),
        .CE(cntr_en__0),
        .D(O[1]),
        .Q(data_count[1]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[2] 
       (.C(clk),
        .CE(cntr_en__0),
        .D(O[2]),
        .Q(data_count[2]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[3] 
       (.C(clk),
        .CE(cntr_en__0),
        .D(O[3]),
        .Q(data_count[3]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[4] 
       (.C(clk),
        .CE(cntr_en__0),
        .D(\count_reg[7]_0 [0]),
        .Q(data_count[4]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[5] 
       (.C(clk),
        .CE(cntr_en__0),
        .D(\count_reg[7]_0 [1]),
        .Q(data_count[5]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[6] 
       (.C(clk),
        .CE(cntr_en__0),
        .D(\count_reg[7]_0 [2]),
        .Q(data_count[6]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[7] 
       (.C(clk),
        .CE(cntr_en__0),
        .D(\count_reg[7]_0 [3]),
        .Q(data_count[7]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[8] 
       (.C(clk),
        .CE(cntr_en__0),
        .D(\count_reg[11]_0 [0]),
        .Q(data_count[8]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[9] 
       (.C(clk),
        .CE(cntr_en__0),
        .D(\count_reg[11]_0 [1]),
        .Q(data_count[9]),
        .R(srst));
endmodule

(* ORIG_REF_NAME = "updn_cntr" *) 
module effects_loop_audio_fifo2stream_v2_0_0_updn_cntr_48
   (data_count,
    srst,
    cntr_en__0,
    O,
    clk,
    \count_reg[7]_0 ,
    \count_reg[11]_0 ,
    \count_reg[13]_0 );
  output [13:0]data_count;
  input srst;
  input cntr_en__0;
  input [3:0]O;
  input clk;
  input [3:0]\count_reg[7]_0 ;
  input [3:0]\count_reg[11]_0 ;
  input [1:0]\count_reg[13]_0 ;

  wire [3:0]O;
  wire clk;
  wire cntr_en__0;
  wire [3:0]\count_reg[11]_0 ;
  wire [1:0]\count_reg[13]_0 ;
  wire [3:0]\count_reg[7]_0 ;
  wire [13:0]data_count;
  wire srst;

  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(clk),
        .CE(cntr_en__0),
        .D(O[0]),
        .Q(data_count[0]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[10] 
       (.C(clk),
        .CE(cntr_en__0),
        .D(\count_reg[11]_0 [2]),
        .Q(data_count[10]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[11] 
       (.C(clk),
        .CE(cntr_en__0),
        .D(\count_reg[11]_0 [3]),
        .Q(data_count[11]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[12] 
       (.C(clk),
        .CE(cntr_en__0),
        .D(\count_reg[13]_0 [0]),
        .Q(data_count[12]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[13] 
       (.C(clk),
        .CE(cntr_en__0),
        .D(\count_reg[13]_0 [1]),
        .Q(data_count[13]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(clk),
        .CE(cntr_en__0),
        .D(O[1]),
        .Q(data_count[1]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[2] 
       (.C(clk),
        .CE(cntr_en__0),
        .D(O[2]),
        .Q(data_count[2]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[3] 
       (.C(clk),
        .CE(cntr_en__0),
        .D(O[3]),
        .Q(data_count[3]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[4] 
       (.C(clk),
        .CE(cntr_en__0),
        .D(\count_reg[7]_0 [0]),
        .Q(data_count[4]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[5] 
       (.C(clk),
        .CE(cntr_en__0),
        .D(\count_reg[7]_0 [1]),
        .Q(data_count[5]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[6] 
       (.C(clk),
        .CE(cntr_en__0),
        .D(\count_reg[7]_0 [2]),
        .Q(data_count[6]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[7] 
       (.C(clk),
        .CE(cntr_en__0),
        .D(\count_reg[7]_0 [3]),
        .Q(data_count[7]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[8] 
       (.C(clk),
        .CE(cntr_en__0),
        .D(\count_reg[11]_0 [0]),
        .Q(data_count[8]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[9] 
       (.C(clk),
        .CE(cntr_en__0),
        .D(\count_reg[11]_0 [1]),
        .Q(data_count[9]),
        .R(srst));
endmodule

(* ORIG_REF_NAME = "updn_cntr" *) 
module effects_loop_audio_fifo2stream_v2_0_0_updn_cntr__parameterized0
   (data_count,
    cntr_en__0,
    O,
    clk,
    \count_reg[7]_0 ,
    \count_reg[11]_0 ,
    \count_reg[13]_0 );
  output [13:0]data_count;
  input cntr_en__0;
  input [3:0]O;
  input clk;
  input [3:0]\count_reg[7]_0 ;
  input [3:0]\count_reg[11]_0 ;
  input [1:0]\count_reg[13]_0 ;

  wire [3:0]O;
  wire clk;
  wire cntr_en__0;
  wire [3:0]\count_reg[11]_0 ;
  wire [1:0]\count_reg[13]_0 ;
  wire [3:0]\count_reg[7]_0 ;
  wire [13:0]data_count;

  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(clk),
        .CE(cntr_en__0),
        .D(O[0]),
        .Q(data_count[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[10] 
       (.C(clk),
        .CE(cntr_en__0),
        .D(\count_reg[11]_0 [2]),
        .Q(data_count[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[11] 
       (.C(clk),
        .CE(cntr_en__0),
        .D(\count_reg[11]_0 [3]),
        .Q(data_count[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[12] 
       (.C(clk),
        .CE(cntr_en__0),
        .D(\count_reg[13]_0 [0]),
        .Q(data_count[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[13] 
       (.C(clk),
        .CE(cntr_en__0),
        .D(\count_reg[13]_0 [1]),
        .Q(data_count[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(clk),
        .CE(cntr_en__0),
        .D(O[1]),
        .Q(data_count[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[2] 
       (.C(clk),
        .CE(cntr_en__0),
        .D(O[2]),
        .Q(data_count[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[3] 
       (.C(clk),
        .CE(cntr_en__0),
        .D(O[3]),
        .Q(data_count[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[4] 
       (.C(clk),
        .CE(cntr_en__0),
        .D(\count_reg[7]_0 [0]),
        .Q(data_count[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[5] 
       (.C(clk),
        .CE(cntr_en__0),
        .D(\count_reg[7]_0 [1]),
        .Q(data_count[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[6] 
       (.C(clk),
        .CE(cntr_en__0),
        .D(\count_reg[7]_0 [2]),
        .Q(data_count[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[7] 
       (.C(clk),
        .CE(cntr_en__0),
        .D(\count_reg[7]_0 [3]),
        .Q(data_count[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[8] 
       (.C(clk),
        .CE(cntr_en__0),
        .D(\count_reg[11]_0 [0]),
        .Q(data_count[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[9] 
       (.C(clk),
        .CE(cntr_en__0),
        .D(\count_reg[11]_0 [1]),
        .Q(data_count[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "updn_cntr" *) 
module effects_loop_audio_fifo2stream_v2_0_0_updn_cntr__parameterized0_124
   (data_count,
    cntr_en__0,
    O,
    clk,
    \count_reg[7]_0 ,
    \count_reg[11]_0 ,
    \count_reg[13]_0 );
  output [13:0]data_count;
  input cntr_en__0;
  input [3:0]O;
  input clk;
  input [3:0]\count_reg[7]_0 ;
  input [3:0]\count_reg[11]_0 ;
  input [1:0]\count_reg[13]_0 ;

  wire [3:0]O;
  wire clk;
  wire cntr_en__0;
  wire [3:0]\count_reg[11]_0 ;
  wire [1:0]\count_reg[13]_0 ;
  wire [3:0]\count_reg[7]_0 ;
  wire [13:0]data_count;

  FDRE #(
    .INIT(1'b0)) 
    \count_reg[0] 
       (.C(clk),
        .CE(cntr_en__0),
        .D(O[0]),
        .Q(data_count[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[10] 
       (.C(clk),
        .CE(cntr_en__0),
        .D(\count_reg[11]_0 [2]),
        .Q(data_count[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[11] 
       (.C(clk),
        .CE(cntr_en__0),
        .D(\count_reg[11]_0 [3]),
        .Q(data_count[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[12] 
       (.C(clk),
        .CE(cntr_en__0),
        .D(\count_reg[13]_0 [0]),
        .Q(data_count[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[13] 
       (.C(clk),
        .CE(cntr_en__0),
        .D(\count_reg[13]_0 [1]),
        .Q(data_count[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[1] 
       (.C(clk),
        .CE(cntr_en__0),
        .D(O[1]),
        .Q(data_count[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[2] 
       (.C(clk),
        .CE(cntr_en__0),
        .D(O[2]),
        .Q(data_count[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[3] 
       (.C(clk),
        .CE(cntr_en__0),
        .D(O[3]),
        .Q(data_count[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[4] 
       (.C(clk),
        .CE(cntr_en__0),
        .D(\count_reg[7]_0 [0]),
        .Q(data_count[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[5] 
       (.C(clk),
        .CE(cntr_en__0),
        .D(\count_reg[7]_0 [1]),
        .Q(data_count[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[6] 
       (.C(clk),
        .CE(cntr_en__0),
        .D(\count_reg[7]_0 [2]),
        .Q(data_count[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[7] 
       (.C(clk),
        .CE(cntr_en__0),
        .D(\count_reg[7]_0 [3]),
        .Q(data_count[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[8] 
       (.C(clk),
        .CE(cntr_en__0),
        .D(\count_reg[11]_0 [0]),
        .Q(data_count[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \count_reg[9] 
       (.C(clk),
        .CE(cntr_en__0),
        .D(\count_reg[11]_0 [1]),
        .Q(data_count[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module effects_loop_audio_fifo2stream_v2_0_0_wr_bin_cntr
   (D,
    ena_array,
    Q,
    v1_reg,
    \gcc0.gc0.count_d1_reg[12]_0 ,
    v1_reg_0,
    \gcc0.gc0.count_d1_reg[12]_1 ,
    srst,
    p_17_out,
    clk,
    out,
    wr_en,
    \gmux.gm[6].gms.ms ,
    \gmux.gm[6].gms.ms_0 );
  output [11:0]D;
  output [0:0]ena_array;
  output [12:0]Q;
  output [0:0]v1_reg;
  output [0:0]\gcc0.gc0.count_d1_reg[12]_0 ;
  output [0:0]v1_reg_0;
  output \gcc0.gc0.count_d1_reg[12]_1 ;
  input srst;
  input p_17_out;
  input clk;
  input out;
  input wr_en;
  input [0:0]\gmux.gm[6].gms.ms ;
  input [0:0]\gmux.gm[6].gms.ms_0 ;

  wire [11:0]D;
  wire [12:0]Q;
  wire clk;
  wire [0:0]ena_array;
  wire \gcc0.gc0.count[0]_i_2_n_0 ;
  wire [0:0]\gcc0.gc0.count_d1_reg[12]_0 ;
  wire \gcc0.gc0.count_d1_reg[12]_1 ;
  wire \gcc0.gc0.count_reg[0]_i_1_n_0 ;
  wire \gcc0.gc0.count_reg[0]_i_1_n_1 ;
  wire \gcc0.gc0.count_reg[0]_i_1_n_2 ;
  wire \gcc0.gc0.count_reg[0]_i_1_n_3 ;
  wire \gcc0.gc0.count_reg[0]_i_1_n_4 ;
  wire \gcc0.gc0.count_reg[0]_i_1_n_5 ;
  wire \gcc0.gc0.count_reg[0]_i_1_n_6 ;
  wire \gcc0.gc0.count_reg[0]_i_1_n_7 ;
  wire \gcc0.gc0.count_reg[12]_i_1_n_7 ;
  wire \gcc0.gc0.count_reg[4]_i_1_n_0 ;
  wire \gcc0.gc0.count_reg[4]_i_1_n_1 ;
  wire \gcc0.gc0.count_reg[4]_i_1_n_2 ;
  wire \gcc0.gc0.count_reg[4]_i_1_n_3 ;
  wire \gcc0.gc0.count_reg[4]_i_1_n_4 ;
  wire \gcc0.gc0.count_reg[4]_i_1_n_5 ;
  wire \gcc0.gc0.count_reg[4]_i_1_n_6 ;
  wire \gcc0.gc0.count_reg[4]_i_1_n_7 ;
  wire \gcc0.gc0.count_reg[8]_i_1_n_0 ;
  wire \gcc0.gc0.count_reg[8]_i_1_n_1 ;
  wire \gcc0.gc0.count_reg[8]_i_1_n_2 ;
  wire \gcc0.gc0.count_reg[8]_i_1_n_3 ;
  wire \gcc0.gc0.count_reg[8]_i_1_n_4 ;
  wire \gcc0.gc0.count_reg[8]_i_1_n_5 ;
  wire \gcc0.gc0.count_reg[8]_i_1_n_6 ;
  wire \gcc0.gc0.count_reg[8]_i_1_n_7 ;
  wire [0:0]\gmux.gm[6].gms.ms ;
  wire [0:0]\gmux.gm[6].gms.ms_0 ;
  wire out;
  wire [12:12]p_12_out;
  wire p_17_out;
  wire srst;
  wire [0:0]v1_reg;
  wire [0:0]v1_reg_0;
  wire wr_en;
  wire [3:0]\NLW_gcc0.gc0.count_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_gcc0.gc0.count_reg[12]_i_1_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h20)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0 
       (.I0(Q[12]),
        .I1(out),
        .I2(wr_en),
        .O(ena_array));
  LUT1 #(
    .INIT(2'h1)) 
    \gcc0.gc0.count[0]_i_2 
       (.I0(D[0]),
        .O(\gcc0.gc0.count[0]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0] 
       (.C(clk),
        .CE(p_17_out),
        .D(D[0]),
        .Q(Q[0]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[10] 
       (.C(clk),
        .CE(p_17_out),
        .D(D[10]),
        .Q(Q[10]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[11] 
       (.C(clk),
        .CE(p_17_out),
        .D(D[11]),
        .Q(Q[11]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[12] 
       (.C(clk),
        .CE(p_17_out),
        .D(p_12_out),
        .Q(Q[12]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1] 
       (.C(clk),
        .CE(p_17_out),
        .D(D[1]),
        .Q(Q[1]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2] 
       (.C(clk),
        .CE(p_17_out),
        .D(D[2]),
        .Q(Q[2]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3] 
       (.C(clk),
        .CE(p_17_out),
        .D(D[3]),
        .Q(Q[3]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[4] 
       (.C(clk),
        .CE(p_17_out),
        .D(D[4]),
        .Q(Q[4]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[5] 
       (.C(clk),
        .CE(p_17_out),
        .D(D[5]),
        .Q(Q[5]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[6] 
       (.C(clk),
        .CE(p_17_out),
        .D(D[6]),
        .Q(Q[6]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[7] 
       (.C(clk),
        .CE(p_17_out),
        .D(D[7]),
        .Q(Q[7]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[8] 
       (.C(clk),
        .CE(p_17_out),
        .D(D[8]),
        .Q(Q[8]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[9] 
       (.C(clk),
        .CE(p_17_out),
        .D(D[9]),
        .Q(Q[9]),
        .R(srst));
  FDSE #(
    .INIT(1'b1)) 
    \gcc0.gc0.count_reg[0] 
       (.C(clk),
        .CE(p_17_out),
        .D(\gcc0.gc0.count_reg[0]_i_1_n_7 ),
        .Q(D[0]),
        .S(srst));
  CARRY4 \gcc0.gc0.count_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\gcc0.gc0.count_reg[0]_i_1_n_0 ,\gcc0.gc0.count_reg[0]_i_1_n_1 ,\gcc0.gc0.count_reg[0]_i_1_n_2 ,\gcc0.gc0.count_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\gcc0.gc0.count_reg[0]_i_1_n_4 ,\gcc0.gc0.count_reg[0]_i_1_n_5 ,\gcc0.gc0.count_reg[0]_i_1_n_6 ,\gcc0.gc0.count_reg[0]_i_1_n_7 }),
        .S({D[3:1],\gcc0.gc0.count[0]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[10] 
       (.C(clk),
        .CE(p_17_out),
        .D(\gcc0.gc0.count_reg[8]_i_1_n_5 ),
        .Q(D[10]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[11] 
       (.C(clk),
        .CE(p_17_out),
        .D(\gcc0.gc0.count_reg[8]_i_1_n_4 ),
        .Q(D[11]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[12] 
       (.C(clk),
        .CE(p_17_out),
        .D(\gcc0.gc0.count_reg[12]_i_1_n_7 ),
        .Q(p_12_out),
        .R(srst));
  CARRY4 \gcc0.gc0.count_reg[12]_i_1 
       (.CI(\gcc0.gc0.count_reg[8]_i_1_n_0 ),
        .CO(\NLW_gcc0.gc0.count_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gcc0.gc0.count_reg[12]_i_1_O_UNCONNECTED [3:1],\gcc0.gc0.count_reg[12]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,p_12_out}));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[1] 
       (.C(clk),
        .CE(p_17_out),
        .D(\gcc0.gc0.count_reg[0]_i_1_n_6 ),
        .Q(D[1]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[2] 
       (.C(clk),
        .CE(p_17_out),
        .D(\gcc0.gc0.count_reg[0]_i_1_n_5 ),
        .Q(D[2]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[3] 
       (.C(clk),
        .CE(p_17_out),
        .D(\gcc0.gc0.count_reg[0]_i_1_n_4 ),
        .Q(D[3]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[4] 
       (.C(clk),
        .CE(p_17_out),
        .D(\gcc0.gc0.count_reg[4]_i_1_n_7 ),
        .Q(D[4]),
        .R(srst));
  CARRY4 \gcc0.gc0.count_reg[4]_i_1 
       (.CI(\gcc0.gc0.count_reg[0]_i_1_n_0 ),
        .CO({\gcc0.gc0.count_reg[4]_i_1_n_0 ,\gcc0.gc0.count_reg[4]_i_1_n_1 ,\gcc0.gc0.count_reg[4]_i_1_n_2 ,\gcc0.gc0.count_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\gcc0.gc0.count_reg[4]_i_1_n_4 ,\gcc0.gc0.count_reg[4]_i_1_n_5 ,\gcc0.gc0.count_reg[4]_i_1_n_6 ,\gcc0.gc0.count_reg[4]_i_1_n_7 }),
        .S(D[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[5] 
       (.C(clk),
        .CE(p_17_out),
        .D(\gcc0.gc0.count_reg[4]_i_1_n_6 ),
        .Q(D[5]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[6] 
       (.C(clk),
        .CE(p_17_out),
        .D(\gcc0.gc0.count_reg[4]_i_1_n_5 ),
        .Q(D[6]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[7] 
       (.C(clk),
        .CE(p_17_out),
        .D(\gcc0.gc0.count_reg[4]_i_1_n_4 ),
        .Q(D[7]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[8] 
       (.C(clk),
        .CE(p_17_out),
        .D(\gcc0.gc0.count_reg[8]_i_1_n_7 ),
        .Q(D[8]),
        .R(srst));
  CARRY4 \gcc0.gc0.count_reg[8]_i_1 
       (.CI(\gcc0.gc0.count_reg[4]_i_1_n_0 ),
        .CO({\gcc0.gc0.count_reg[8]_i_1_n_0 ,\gcc0.gc0.count_reg[8]_i_1_n_1 ,\gcc0.gc0.count_reg[8]_i_1_n_2 ,\gcc0.gc0.count_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\gcc0.gc0.count_reg[8]_i_1_n_4 ,\gcc0.gc0.count_reg[8]_i_1_n_5 ,\gcc0.gc0.count_reg[8]_i_1_n_6 ,\gcc0.gc0.count_reg[8]_i_1_n_7 }),
        .S(D[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[9] 
       (.C(clk),
        .CE(p_17_out),
        .D(\gcc0.gc0.count_reg[8]_i_1_n_6 ),
        .Q(D[9]),
        .R(srst));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[6].gms.ms_i_1 
       (.I0(Q[12]),
        .I1(\gmux.gm[6].gms.ms ),
        .O(v1_reg));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[6].gms.ms_i_1__0 
       (.I0(Q[12]),
        .I1(\gmux.gm[6].gms.ms_0 ),
        .O(\gcc0.gc0.count_d1_reg[12]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[6].gms.ms_i_1__1 
       (.I0(p_12_out),
        .I1(\gmux.gm[6].gms.ms ),
        .O(v1_reg_0));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[6].gms.ms_i_1__2 
       (.I0(Q[12]),
        .I1(\gmux.gm[6].gms.ms ),
        .O(\gcc0.gc0.count_d1_reg[12]_1 ));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module effects_loop_audio_fifo2stream_v2_0_0_wr_bin_cntr_38
   (D,
    ena_array,
    Q,
    v1_reg,
    \gcc0.gc0.count_d1_reg[12]_0 ,
    v1_reg_0,
    \gcc0.gc0.count_d1_reg[12]_1 ,
    srst,
    p_17_out,
    clk,
    out,
    wr_en,
    \gmux.gm[6].gms.ms ,
    \gmux.gm[6].gms.ms_0 );
  output [11:0]D;
  output [0:0]ena_array;
  output [12:0]Q;
  output [0:0]v1_reg;
  output [0:0]\gcc0.gc0.count_d1_reg[12]_0 ;
  output [0:0]v1_reg_0;
  output \gcc0.gc0.count_d1_reg[12]_1 ;
  input srst;
  input p_17_out;
  input clk;
  input out;
  input wr_en;
  input [0:0]\gmux.gm[6].gms.ms ;
  input [0:0]\gmux.gm[6].gms.ms_0 ;

  wire [11:0]D;
  wire [12:0]Q;
  wire clk;
  wire [0:0]ena_array;
  wire \gcc0.gc0.count[0]_i_2_n_0 ;
  wire [0:0]\gcc0.gc0.count_d1_reg[12]_0 ;
  wire \gcc0.gc0.count_d1_reg[12]_1 ;
  wire \gcc0.gc0.count_reg[0]_i_1_n_0 ;
  wire \gcc0.gc0.count_reg[0]_i_1_n_1 ;
  wire \gcc0.gc0.count_reg[0]_i_1_n_2 ;
  wire \gcc0.gc0.count_reg[0]_i_1_n_3 ;
  wire \gcc0.gc0.count_reg[0]_i_1_n_4 ;
  wire \gcc0.gc0.count_reg[0]_i_1_n_5 ;
  wire \gcc0.gc0.count_reg[0]_i_1_n_6 ;
  wire \gcc0.gc0.count_reg[0]_i_1_n_7 ;
  wire \gcc0.gc0.count_reg[12]_i_1_n_7 ;
  wire \gcc0.gc0.count_reg[4]_i_1_n_0 ;
  wire \gcc0.gc0.count_reg[4]_i_1_n_1 ;
  wire \gcc0.gc0.count_reg[4]_i_1_n_2 ;
  wire \gcc0.gc0.count_reg[4]_i_1_n_3 ;
  wire \gcc0.gc0.count_reg[4]_i_1_n_4 ;
  wire \gcc0.gc0.count_reg[4]_i_1_n_5 ;
  wire \gcc0.gc0.count_reg[4]_i_1_n_6 ;
  wire \gcc0.gc0.count_reg[4]_i_1_n_7 ;
  wire \gcc0.gc0.count_reg[8]_i_1_n_0 ;
  wire \gcc0.gc0.count_reg[8]_i_1_n_1 ;
  wire \gcc0.gc0.count_reg[8]_i_1_n_2 ;
  wire \gcc0.gc0.count_reg[8]_i_1_n_3 ;
  wire \gcc0.gc0.count_reg[8]_i_1_n_4 ;
  wire \gcc0.gc0.count_reg[8]_i_1_n_5 ;
  wire \gcc0.gc0.count_reg[8]_i_1_n_6 ;
  wire \gcc0.gc0.count_reg[8]_i_1_n_7 ;
  wire [0:0]\gmux.gm[6].gms.ms ;
  wire [0:0]\gmux.gm[6].gms.ms_0 ;
  wire out;
  wire [12:12]p_12_out;
  wire p_17_out;
  wire srst;
  wire [0:0]v1_reg;
  wire [0:0]v1_reg_0;
  wire wr_en;
  wire [3:0]\NLW_gcc0.gc0.count_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_gcc0.gc0.count_reg[12]_i_1_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h20)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0 
       (.I0(Q[12]),
        .I1(out),
        .I2(wr_en),
        .O(ena_array));
  LUT1 #(
    .INIT(2'h1)) 
    \gcc0.gc0.count[0]_i_2 
       (.I0(D[0]),
        .O(\gcc0.gc0.count[0]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0] 
       (.C(clk),
        .CE(p_17_out),
        .D(D[0]),
        .Q(Q[0]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[10] 
       (.C(clk),
        .CE(p_17_out),
        .D(D[10]),
        .Q(Q[10]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[11] 
       (.C(clk),
        .CE(p_17_out),
        .D(D[11]),
        .Q(Q[11]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[12] 
       (.C(clk),
        .CE(p_17_out),
        .D(p_12_out),
        .Q(Q[12]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1] 
       (.C(clk),
        .CE(p_17_out),
        .D(D[1]),
        .Q(Q[1]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2] 
       (.C(clk),
        .CE(p_17_out),
        .D(D[2]),
        .Q(Q[2]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3] 
       (.C(clk),
        .CE(p_17_out),
        .D(D[3]),
        .Q(Q[3]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[4] 
       (.C(clk),
        .CE(p_17_out),
        .D(D[4]),
        .Q(Q[4]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[5] 
       (.C(clk),
        .CE(p_17_out),
        .D(D[5]),
        .Q(Q[5]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[6] 
       (.C(clk),
        .CE(p_17_out),
        .D(D[6]),
        .Q(Q[6]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[7] 
       (.C(clk),
        .CE(p_17_out),
        .D(D[7]),
        .Q(Q[7]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[8] 
       (.C(clk),
        .CE(p_17_out),
        .D(D[8]),
        .Q(Q[8]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[9] 
       (.C(clk),
        .CE(p_17_out),
        .D(D[9]),
        .Q(Q[9]),
        .R(srst));
  FDSE #(
    .INIT(1'b1)) 
    \gcc0.gc0.count_reg[0] 
       (.C(clk),
        .CE(p_17_out),
        .D(\gcc0.gc0.count_reg[0]_i_1_n_7 ),
        .Q(D[0]),
        .S(srst));
  CARRY4 \gcc0.gc0.count_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\gcc0.gc0.count_reg[0]_i_1_n_0 ,\gcc0.gc0.count_reg[0]_i_1_n_1 ,\gcc0.gc0.count_reg[0]_i_1_n_2 ,\gcc0.gc0.count_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\gcc0.gc0.count_reg[0]_i_1_n_4 ,\gcc0.gc0.count_reg[0]_i_1_n_5 ,\gcc0.gc0.count_reg[0]_i_1_n_6 ,\gcc0.gc0.count_reg[0]_i_1_n_7 }),
        .S({D[3:1],\gcc0.gc0.count[0]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[10] 
       (.C(clk),
        .CE(p_17_out),
        .D(\gcc0.gc0.count_reg[8]_i_1_n_5 ),
        .Q(D[10]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[11] 
       (.C(clk),
        .CE(p_17_out),
        .D(\gcc0.gc0.count_reg[8]_i_1_n_4 ),
        .Q(D[11]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[12] 
       (.C(clk),
        .CE(p_17_out),
        .D(\gcc0.gc0.count_reg[12]_i_1_n_7 ),
        .Q(p_12_out),
        .R(srst));
  CARRY4 \gcc0.gc0.count_reg[12]_i_1 
       (.CI(\gcc0.gc0.count_reg[8]_i_1_n_0 ),
        .CO(\NLW_gcc0.gc0.count_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gcc0.gc0.count_reg[12]_i_1_O_UNCONNECTED [3:1],\gcc0.gc0.count_reg[12]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,p_12_out}));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[1] 
       (.C(clk),
        .CE(p_17_out),
        .D(\gcc0.gc0.count_reg[0]_i_1_n_6 ),
        .Q(D[1]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[2] 
       (.C(clk),
        .CE(p_17_out),
        .D(\gcc0.gc0.count_reg[0]_i_1_n_5 ),
        .Q(D[2]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[3] 
       (.C(clk),
        .CE(p_17_out),
        .D(\gcc0.gc0.count_reg[0]_i_1_n_4 ),
        .Q(D[3]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[4] 
       (.C(clk),
        .CE(p_17_out),
        .D(\gcc0.gc0.count_reg[4]_i_1_n_7 ),
        .Q(D[4]),
        .R(srst));
  CARRY4 \gcc0.gc0.count_reg[4]_i_1 
       (.CI(\gcc0.gc0.count_reg[0]_i_1_n_0 ),
        .CO({\gcc0.gc0.count_reg[4]_i_1_n_0 ,\gcc0.gc0.count_reg[4]_i_1_n_1 ,\gcc0.gc0.count_reg[4]_i_1_n_2 ,\gcc0.gc0.count_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\gcc0.gc0.count_reg[4]_i_1_n_4 ,\gcc0.gc0.count_reg[4]_i_1_n_5 ,\gcc0.gc0.count_reg[4]_i_1_n_6 ,\gcc0.gc0.count_reg[4]_i_1_n_7 }),
        .S(D[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[5] 
       (.C(clk),
        .CE(p_17_out),
        .D(\gcc0.gc0.count_reg[4]_i_1_n_6 ),
        .Q(D[5]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[6] 
       (.C(clk),
        .CE(p_17_out),
        .D(\gcc0.gc0.count_reg[4]_i_1_n_5 ),
        .Q(D[6]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[7] 
       (.C(clk),
        .CE(p_17_out),
        .D(\gcc0.gc0.count_reg[4]_i_1_n_4 ),
        .Q(D[7]),
        .R(srst));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[8] 
       (.C(clk),
        .CE(p_17_out),
        .D(\gcc0.gc0.count_reg[8]_i_1_n_7 ),
        .Q(D[8]),
        .R(srst));
  CARRY4 \gcc0.gc0.count_reg[8]_i_1 
       (.CI(\gcc0.gc0.count_reg[4]_i_1_n_0 ),
        .CO({\gcc0.gc0.count_reg[8]_i_1_n_0 ,\gcc0.gc0.count_reg[8]_i_1_n_1 ,\gcc0.gc0.count_reg[8]_i_1_n_2 ,\gcc0.gc0.count_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\gcc0.gc0.count_reg[8]_i_1_n_4 ,\gcc0.gc0.count_reg[8]_i_1_n_5 ,\gcc0.gc0.count_reg[8]_i_1_n_6 ,\gcc0.gc0.count_reg[8]_i_1_n_7 }),
        .S(D[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[9] 
       (.C(clk),
        .CE(p_17_out),
        .D(\gcc0.gc0.count_reg[8]_i_1_n_6 ),
        .Q(D[9]),
        .R(srst));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[6].gms.ms_i_1 
       (.I0(Q[12]),
        .I1(\gmux.gm[6].gms.ms ),
        .O(v1_reg));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[6].gms.ms_i_1__0 
       (.I0(Q[12]),
        .I1(\gmux.gm[6].gms.ms_0 ),
        .O(\gcc0.gc0.count_d1_reg[12]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[6].gms.ms_i_1__1 
       (.I0(p_12_out),
        .I1(\gmux.gm[6].gms.ms ),
        .O(v1_reg_0));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[6].gms.ms_i_1__2 
       (.I0(Q[12]),
        .I1(\gmux.gm[6].gms.ms ),
        .O(\gcc0.gc0.count_d1_reg[12]_1 ));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module effects_loop_audio_fifo2stream_v2_0_0_wr_bin_cntr__parameterized0
   (D,
    ena_array,
    Q,
    v1_reg,
    \gcc0.gc0.count_d1_reg[12]_0 ,
    v1_reg_0,
    \gcc0.gc0.count_d1_reg[12]_1 ,
    p_17_out,
    clk,
    out,
    wr_en,
    \gmux.gm[6].gms.ms ,
    \gmux.gm[6].gms.ms_0 );
  output [11:0]D;
  output [0:0]ena_array;
  output [12:0]Q;
  output [0:0]v1_reg;
  output [0:0]\gcc0.gc0.count_d1_reg[12]_0 ;
  output [0:0]v1_reg_0;
  output \gcc0.gc0.count_d1_reg[12]_1 ;
  input p_17_out;
  input clk;
  input out;
  input wr_en;
  input [0:0]\gmux.gm[6].gms.ms ;
  input [0:0]\gmux.gm[6].gms.ms_0 ;

  wire [11:0]D;
  wire [12:0]Q;
  wire clk;
  wire [0:0]ena_array;
  wire \gcc0.gc0.count[0]_i_2_n_0 ;
  wire [0:0]\gcc0.gc0.count_d1_reg[12]_0 ;
  wire \gcc0.gc0.count_d1_reg[12]_1 ;
  wire \gcc0.gc0.count_reg[0]_i_1_n_0 ;
  wire \gcc0.gc0.count_reg[0]_i_1_n_1 ;
  wire \gcc0.gc0.count_reg[0]_i_1_n_2 ;
  wire \gcc0.gc0.count_reg[0]_i_1_n_3 ;
  wire \gcc0.gc0.count_reg[0]_i_1_n_4 ;
  wire \gcc0.gc0.count_reg[0]_i_1_n_5 ;
  wire \gcc0.gc0.count_reg[0]_i_1_n_6 ;
  wire \gcc0.gc0.count_reg[0]_i_1_n_7 ;
  wire \gcc0.gc0.count_reg[12]_i_1_n_7 ;
  wire \gcc0.gc0.count_reg[4]_i_1_n_0 ;
  wire \gcc0.gc0.count_reg[4]_i_1_n_1 ;
  wire \gcc0.gc0.count_reg[4]_i_1_n_2 ;
  wire \gcc0.gc0.count_reg[4]_i_1_n_3 ;
  wire \gcc0.gc0.count_reg[4]_i_1_n_4 ;
  wire \gcc0.gc0.count_reg[4]_i_1_n_5 ;
  wire \gcc0.gc0.count_reg[4]_i_1_n_6 ;
  wire \gcc0.gc0.count_reg[4]_i_1_n_7 ;
  wire \gcc0.gc0.count_reg[8]_i_1_n_0 ;
  wire \gcc0.gc0.count_reg[8]_i_1_n_1 ;
  wire \gcc0.gc0.count_reg[8]_i_1_n_2 ;
  wire \gcc0.gc0.count_reg[8]_i_1_n_3 ;
  wire \gcc0.gc0.count_reg[8]_i_1_n_4 ;
  wire \gcc0.gc0.count_reg[8]_i_1_n_5 ;
  wire \gcc0.gc0.count_reg[8]_i_1_n_6 ;
  wire \gcc0.gc0.count_reg[8]_i_1_n_7 ;
  wire [0:0]\gmux.gm[6].gms.ms ;
  wire [0:0]\gmux.gm[6].gms.ms_0 ;
  wire out;
  wire [12:12]p_12_out;
  wire p_17_out;
  wire [0:0]v1_reg;
  wire [0:0]v1_reg_0;
  wire wr_en;
  wire [3:0]\NLW_gcc0.gc0.count_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_gcc0.gc0.count_reg[12]_i_1_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h20)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0 
       (.I0(Q[12]),
        .I1(out),
        .I2(wr_en),
        .O(ena_array));
  LUT1 #(
    .INIT(2'h1)) 
    \gcc0.gc0.count[0]_i_2 
       (.I0(D[0]),
        .O(\gcc0.gc0.count[0]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0] 
       (.C(clk),
        .CE(p_17_out),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[10] 
       (.C(clk),
        .CE(p_17_out),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[11] 
       (.C(clk),
        .CE(p_17_out),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[12] 
       (.C(clk),
        .CE(p_17_out),
        .D(p_12_out),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1] 
       (.C(clk),
        .CE(p_17_out),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2] 
       (.C(clk),
        .CE(p_17_out),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3] 
       (.C(clk),
        .CE(p_17_out),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[4] 
       (.C(clk),
        .CE(p_17_out),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[5] 
       (.C(clk),
        .CE(p_17_out),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[6] 
       (.C(clk),
        .CE(p_17_out),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[7] 
       (.C(clk),
        .CE(p_17_out),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[8] 
       (.C(clk),
        .CE(p_17_out),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[9] 
       (.C(clk),
        .CE(p_17_out),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \gcc0.gc0.count_reg[0] 
       (.C(clk),
        .CE(p_17_out),
        .D(\gcc0.gc0.count_reg[0]_i_1_n_7 ),
        .Q(D[0]),
        .R(1'b0));
  CARRY4 \gcc0.gc0.count_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\gcc0.gc0.count_reg[0]_i_1_n_0 ,\gcc0.gc0.count_reg[0]_i_1_n_1 ,\gcc0.gc0.count_reg[0]_i_1_n_2 ,\gcc0.gc0.count_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\gcc0.gc0.count_reg[0]_i_1_n_4 ,\gcc0.gc0.count_reg[0]_i_1_n_5 ,\gcc0.gc0.count_reg[0]_i_1_n_6 ,\gcc0.gc0.count_reg[0]_i_1_n_7 }),
        .S({D[3:1],\gcc0.gc0.count[0]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[10] 
       (.C(clk),
        .CE(p_17_out),
        .D(\gcc0.gc0.count_reg[8]_i_1_n_5 ),
        .Q(D[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[11] 
       (.C(clk),
        .CE(p_17_out),
        .D(\gcc0.gc0.count_reg[8]_i_1_n_4 ),
        .Q(D[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[12] 
       (.C(clk),
        .CE(p_17_out),
        .D(\gcc0.gc0.count_reg[12]_i_1_n_7 ),
        .Q(p_12_out),
        .R(1'b0));
  CARRY4 \gcc0.gc0.count_reg[12]_i_1 
       (.CI(\gcc0.gc0.count_reg[8]_i_1_n_0 ),
        .CO(\NLW_gcc0.gc0.count_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gcc0.gc0.count_reg[12]_i_1_O_UNCONNECTED [3:1],\gcc0.gc0.count_reg[12]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,p_12_out}));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[1] 
       (.C(clk),
        .CE(p_17_out),
        .D(\gcc0.gc0.count_reg[0]_i_1_n_6 ),
        .Q(D[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[2] 
       (.C(clk),
        .CE(p_17_out),
        .D(\gcc0.gc0.count_reg[0]_i_1_n_5 ),
        .Q(D[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[3] 
       (.C(clk),
        .CE(p_17_out),
        .D(\gcc0.gc0.count_reg[0]_i_1_n_4 ),
        .Q(D[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[4] 
       (.C(clk),
        .CE(p_17_out),
        .D(\gcc0.gc0.count_reg[4]_i_1_n_7 ),
        .Q(D[4]),
        .R(1'b0));
  CARRY4 \gcc0.gc0.count_reg[4]_i_1 
       (.CI(\gcc0.gc0.count_reg[0]_i_1_n_0 ),
        .CO({\gcc0.gc0.count_reg[4]_i_1_n_0 ,\gcc0.gc0.count_reg[4]_i_1_n_1 ,\gcc0.gc0.count_reg[4]_i_1_n_2 ,\gcc0.gc0.count_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\gcc0.gc0.count_reg[4]_i_1_n_4 ,\gcc0.gc0.count_reg[4]_i_1_n_5 ,\gcc0.gc0.count_reg[4]_i_1_n_6 ,\gcc0.gc0.count_reg[4]_i_1_n_7 }),
        .S(D[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[5] 
       (.C(clk),
        .CE(p_17_out),
        .D(\gcc0.gc0.count_reg[4]_i_1_n_6 ),
        .Q(D[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[6] 
       (.C(clk),
        .CE(p_17_out),
        .D(\gcc0.gc0.count_reg[4]_i_1_n_5 ),
        .Q(D[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[7] 
       (.C(clk),
        .CE(p_17_out),
        .D(\gcc0.gc0.count_reg[4]_i_1_n_4 ),
        .Q(D[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[8] 
       (.C(clk),
        .CE(p_17_out),
        .D(\gcc0.gc0.count_reg[8]_i_1_n_7 ),
        .Q(D[8]),
        .R(1'b0));
  CARRY4 \gcc0.gc0.count_reg[8]_i_1 
       (.CI(\gcc0.gc0.count_reg[4]_i_1_n_0 ),
        .CO({\gcc0.gc0.count_reg[8]_i_1_n_0 ,\gcc0.gc0.count_reg[8]_i_1_n_1 ,\gcc0.gc0.count_reg[8]_i_1_n_2 ,\gcc0.gc0.count_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\gcc0.gc0.count_reg[8]_i_1_n_4 ,\gcc0.gc0.count_reg[8]_i_1_n_5 ,\gcc0.gc0.count_reg[8]_i_1_n_6 ,\gcc0.gc0.count_reg[8]_i_1_n_7 }),
        .S(D[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[9] 
       (.C(clk),
        .CE(p_17_out),
        .D(\gcc0.gc0.count_reg[8]_i_1_n_6 ),
        .Q(D[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[6].gms.ms_i_1 
       (.I0(Q[12]),
        .I1(\gmux.gm[6].gms.ms ),
        .O(v1_reg));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[6].gms.ms_i_1__0 
       (.I0(Q[12]),
        .I1(\gmux.gm[6].gms.ms_0 ),
        .O(\gcc0.gc0.count_d1_reg[12]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[6].gms.ms_i_1__1 
       (.I0(p_12_out),
        .I1(\gmux.gm[6].gms.ms ),
        .O(v1_reg_0));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[6].gms.ms_i_1__2 
       (.I0(Q[12]),
        .I1(\gmux.gm[6].gms.ms ),
        .O(\gcc0.gc0.count_d1_reg[12]_1 ));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module effects_loop_audio_fifo2stream_v2_0_0_wr_bin_cntr__parameterized0_115
   (D,
    ena_array,
    Q,
    v1_reg,
    \gcc0.gc0.count_d1_reg[12]_0 ,
    v1_reg_0,
    \gcc0.gc0.count_d1_reg[12]_1 ,
    p_17_out,
    clk,
    out,
    wr_en,
    \gmux.gm[6].gms.ms ,
    \gmux.gm[6].gms.ms_0 );
  output [11:0]D;
  output [0:0]ena_array;
  output [12:0]Q;
  output [0:0]v1_reg;
  output [0:0]\gcc0.gc0.count_d1_reg[12]_0 ;
  output [0:0]v1_reg_0;
  output \gcc0.gc0.count_d1_reg[12]_1 ;
  input p_17_out;
  input clk;
  input out;
  input wr_en;
  input [0:0]\gmux.gm[6].gms.ms ;
  input [0:0]\gmux.gm[6].gms.ms_0 ;

  wire [11:0]D;
  wire [12:0]Q;
  wire clk;
  wire [0:0]ena_array;
  wire \gcc0.gc0.count[0]_i_2_n_0 ;
  wire [0:0]\gcc0.gc0.count_d1_reg[12]_0 ;
  wire \gcc0.gc0.count_d1_reg[12]_1 ;
  wire \gcc0.gc0.count_reg[0]_i_1_n_0 ;
  wire \gcc0.gc0.count_reg[0]_i_1_n_1 ;
  wire \gcc0.gc0.count_reg[0]_i_1_n_2 ;
  wire \gcc0.gc0.count_reg[0]_i_1_n_3 ;
  wire \gcc0.gc0.count_reg[0]_i_1_n_4 ;
  wire \gcc0.gc0.count_reg[0]_i_1_n_5 ;
  wire \gcc0.gc0.count_reg[0]_i_1_n_6 ;
  wire \gcc0.gc0.count_reg[0]_i_1_n_7 ;
  wire \gcc0.gc0.count_reg[12]_i_1_n_7 ;
  wire \gcc0.gc0.count_reg[4]_i_1_n_0 ;
  wire \gcc0.gc0.count_reg[4]_i_1_n_1 ;
  wire \gcc0.gc0.count_reg[4]_i_1_n_2 ;
  wire \gcc0.gc0.count_reg[4]_i_1_n_3 ;
  wire \gcc0.gc0.count_reg[4]_i_1_n_4 ;
  wire \gcc0.gc0.count_reg[4]_i_1_n_5 ;
  wire \gcc0.gc0.count_reg[4]_i_1_n_6 ;
  wire \gcc0.gc0.count_reg[4]_i_1_n_7 ;
  wire \gcc0.gc0.count_reg[8]_i_1_n_0 ;
  wire \gcc0.gc0.count_reg[8]_i_1_n_1 ;
  wire \gcc0.gc0.count_reg[8]_i_1_n_2 ;
  wire \gcc0.gc0.count_reg[8]_i_1_n_3 ;
  wire \gcc0.gc0.count_reg[8]_i_1_n_4 ;
  wire \gcc0.gc0.count_reg[8]_i_1_n_5 ;
  wire \gcc0.gc0.count_reg[8]_i_1_n_6 ;
  wire \gcc0.gc0.count_reg[8]_i_1_n_7 ;
  wire [0:0]\gmux.gm[6].gms.ms ;
  wire [0:0]\gmux.gm[6].gms.ms_0 ;
  wire out;
  wire [12:12]p_12_out;
  wire p_17_out;
  wire [0:0]v1_reg;
  wire [0:0]v1_reg_0;
  wire wr_en;
  wire [3:0]\NLW_gcc0.gc0.count_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_gcc0.gc0.count_reg[12]_i_1_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h20)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0 
       (.I0(Q[12]),
        .I1(out),
        .I2(wr_en),
        .O(ena_array));
  LUT1 #(
    .INIT(2'h1)) 
    \gcc0.gc0.count[0]_i_2 
       (.I0(D[0]),
        .O(\gcc0.gc0.count[0]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[0] 
       (.C(clk),
        .CE(p_17_out),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[10] 
       (.C(clk),
        .CE(p_17_out),
        .D(D[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[11] 
       (.C(clk),
        .CE(p_17_out),
        .D(D[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[12] 
       (.C(clk),
        .CE(p_17_out),
        .D(p_12_out),
        .Q(Q[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[1] 
       (.C(clk),
        .CE(p_17_out),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[2] 
       (.C(clk),
        .CE(p_17_out),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[3] 
       (.C(clk),
        .CE(p_17_out),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[4] 
       (.C(clk),
        .CE(p_17_out),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[5] 
       (.C(clk),
        .CE(p_17_out),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[6] 
       (.C(clk),
        .CE(p_17_out),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[7] 
       (.C(clk),
        .CE(p_17_out),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[8] 
       (.C(clk),
        .CE(p_17_out),
        .D(D[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_d1_reg[9] 
       (.C(clk),
        .CE(p_17_out),
        .D(D[9]),
        .Q(Q[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \gcc0.gc0.count_reg[0] 
       (.C(clk),
        .CE(p_17_out),
        .D(\gcc0.gc0.count_reg[0]_i_1_n_7 ),
        .Q(D[0]),
        .R(1'b0));
  CARRY4 \gcc0.gc0.count_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\gcc0.gc0.count_reg[0]_i_1_n_0 ,\gcc0.gc0.count_reg[0]_i_1_n_1 ,\gcc0.gc0.count_reg[0]_i_1_n_2 ,\gcc0.gc0.count_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\gcc0.gc0.count_reg[0]_i_1_n_4 ,\gcc0.gc0.count_reg[0]_i_1_n_5 ,\gcc0.gc0.count_reg[0]_i_1_n_6 ,\gcc0.gc0.count_reg[0]_i_1_n_7 }),
        .S({D[3:1],\gcc0.gc0.count[0]_i_2_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[10] 
       (.C(clk),
        .CE(p_17_out),
        .D(\gcc0.gc0.count_reg[8]_i_1_n_5 ),
        .Q(D[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[11] 
       (.C(clk),
        .CE(p_17_out),
        .D(\gcc0.gc0.count_reg[8]_i_1_n_4 ),
        .Q(D[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[12] 
       (.C(clk),
        .CE(p_17_out),
        .D(\gcc0.gc0.count_reg[12]_i_1_n_7 ),
        .Q(p_12_out),
        .R(1'b0));
  CARRY4 \gcc0.gc0.count_reg[12]_i_1 
       (.CI(\gcc0.gc0.count_reg[8]_i_1_n_0 ),
        .CO(\NLW_gcc0.gc0.count_reg[12]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_gcc0.gc0.count_reg[12]_i_1_O_UNCONNECTED [3:1],\gcc0.gc0.count_reg[12]_i_1_n_7 }),
        .S({1'b0,1'b0,1'b0,p_12_out}));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[1] 
       (.C(clk),
        .CE(p_17_out),
        .D(\gcc0.gc0.count_reg[0]_i_1_n_6 ),
        .Q(D[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[2] 
       (.C(clk),
        .CE(p_17_out),
        .D(\gcc0.gc0.count_reg[0]_i_1_n_5 ),
        .Q(D[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[3] 
       (.C(clk),
        .CE(p_17_out),
        .D(\gcc0.gc0.count_reg[0]_i_1_n_4 ),
        .Q(D[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[4] 
       (.C(clk),
        .CE(p_17_out),
        .D(\gcc0.gc0.count_reg[4]_i_1_n_7 ),
        .Q(D[4]),
        .R(1'b0));
  CARRY4 \gcc0.gc0.count_reg[4]_i_1 
       (.CI(\gcc0.gc0.count_reg[0]_i_1_n_0 ),
        .CO({\gcc0.gc0.count_reg[4]_i_1_n_0 ,\gcc0.gc0.count_reg[4]_i_1_n_1 ,\gcc0.gc0.count_reg[4]_i_1_n_2 ,\gcc0.gc0.count_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\gcc0.gc0.count_reg[4]_i_1_n_4 ,\gcc0.gc0.count_reg[4]_i_1_n_5 ,\gcc0.gc0.count_reg[4]_i_1_n_6 ,\gcc0.gc0.count_reg[4]_i_1_n_7 }),
        .S(D[7:4]));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[5] 
       (.C(clk),
        .CE(p_17_out),
        .D(\gcc0.gc0.count_reg[4]_i_1_n_6 ),
        .Q(D[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[6] 
       (.C(clk),
        .CE(p_17_out),
        .D(\gcc0.gc0.count_reg[4]_i_1_n_5 ),
        .Q(D[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[7] 
       (.C(clk),
        .CE(p_17_out),
        .D(\gcc0.gc0.count_reg[4]_i_1_n_4 ),
        .Q(D[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[8] 
       (.C(clk),
        .CE(p_17_out),
        .D(\gcc0.gc0.count_reg[8]_i_1_n_7 ),
        .Q(D[8]),
        .R(1'b0));
  CARRY4 \gcc0.gc0.count_reg[8]_i_1 
       (.CI(\gcc0.gc0.count_reg[4]_i_1_n_0 ),
        .CO({\gcc0.gc0.count_reg[8]_i_1_n_0 ,\gcc0.gc0.count_reg[8]_i_1_n_1 ,\gcc0.gc0.count_reg[8]_i_1_n_2 ,\gcc0.gc0.count_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\gcc0.gc0.count_reg[8]_i_1_n_4 ,\gcc0.gc0.count_reg[8]_i_1_n_5 ,\gcc0.gc0.count_reg[8]_i_1_n_6 ,\gcc0.gc0.count_reg[8]_i_1_n_7 }),
        .S(D[11:8]));
  FDRE #(
    .INIT(1'b0)) 
    \gcc0.gc0.count_reg[9] 
       (.C(clk),
        .CE(p_17_out),
        .D(\gcc0.gc0.count_reg[8]_i_1_n_6 ),
        .Q(D[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[6].gms.ms_i_1 
       (.I0(Q[12]),
        .I1(\gmux.gm[6].gms.ms ),
        .O(v1_reg));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[6].gms.ms_i_1__0 
       (.I0(Q[12]),
        .I1(\gmux.gm[6].gms.ms_0 ),
        .O(\gcc0.gc0.count_d1_reg[12]_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[6].gms.ms_i_1__1 
       (.I0(p_12_out),
        .I1(\gmux.gm[6].gms.ms ),
        .O(v1_reg_0));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[6].gms.ms_i_1__2 
       (.I0(Q[12]),
        .I1(\gmux.gm[6].gms.ms ),
        .O(\gcc0.gc0.count_d1_reg[12]_1 ));
endmodule

(* ORIG_REF_NAME = "wr_handshaking_flags" *) 
module effects_loop_audio_fifo2stream_v2_0_0_wr_handshaking_flags
   (overflow,
    \gof.gof1.overflow_i_reg_0 ,
    clk);
  output overflow;
  input \gof.gof1.overflow_i_reg_0 ;
  input clk;

  wire clk;
  wire \gof.gof1.overflow_i_reg_0 ;
  wire overflow;

  FDRE #(
    .INIT(1'b0)) 
    \gof.gof1.overflow_i_reg 
       (.C(clk),
        .CE(1'b1),
        .D(\gof.gof1.overflow_i_reg_0 ),
        .Q(overflow),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "wr_handshaking_flags" *) 
module effects_loop_audio_fifo2stream_v2_0_0_wr_handshaking_flags_36
   (overflow,
    \gof.gof1.overflow_i_reg_0 ,
    clk);
  output overflow;
  input \gof.gof1.overflow_i_reg_0 ;
  input clk;

  wire clk;
  wire \gof.gof1.overflow_i_reg_0 ;
  wire overflow;

  FDRE #(
    .INIT(1'b0)) 
    \gof.gof1.overflow_i_reg 
       (.C(clk),
        .CE(1'b1),
        .D(\gof.gof1.overflow_i_reg_0 ),
        .Q(overflow),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module effects_loop_audio_fifo2stream_v2_0_0_wr_logic
   (out,
    full,
    overflow,
    D,
    cntr_en__0,
    ena_array,
    Q,
    \gcc0.gc0.count_d1_reg[12] ,
    FIFOTX_WR_EN_reg,
    \gcc0.gc0.count_d1_reg[12]_0 ,
    WEA,
    FIFOTX_WR_EN_reg_0,
    FIFOTX_WR_EN_reg_1,
    \gmux.gm[6].gms.ms ,
    \gmux.gm[6].gms.ms_0 ,
    clk,
    srst,
    wr_en,
    VALID,
    rd_en,
    p_7_out,
    \gmux.gm[6].gms.ms_1 ,
    \gmux.gm[6].gms.ms_2 );
  output out;
  output full;
  output overflow;
  output [11:0]D;
  output cntr_en__0;
  output [1:0]ena_array;
  output [12:0]Q;
  output [0:0]\gcc0.gc0.count_d1_reg[12] ;
  output FIFOTX_WR_EN_reg;
  output \gcc0.gc0.count_d1_reg[12]_0 ;
  output [1:0]WEA;
  output [1:0]FIFOTX_WR_EN_reg_0;
  output [0:0]FIFOTX_WR_EN_reg_1;
  input [5:0]\gmux.gm[6].gms.ms ;
  input [5:0]\gmux.gm[6].gms.ms_0 ;
  input clk;
  input srst;
  input wr_en;
  input VALID;
  input rd_en;
  input p_7_out;
  input [0:0]\gmux.gm[6].gms.ms_1 ;
  input [0:0]\gmux.gm[6].gms.ms_2 ;

  wire [11:0]D;
  wire FIFOTX_WR_EN_reg;
  wire [1:0]FIFOTX_WR_EN_reg_0;
  wire [0:0]FIFOTX_WR_EN_reg_1;
  wire [12:0]Q;
  wire VALID;
  wire [1:0]WEA;
  wire [6:6]\c0/v1_reg ;
  wire [6:6]\c1/v1_reg ;
  wire clk;
  wire cntr_en__0;
  wire [1:0]ena_array;
  wire full;
  wire [0:0]\gcc0.gc0.count_d1_reg[12] ;
  wire \gcc0.gc0.count_d1_reg[12]_0 ;
  wire [5:0]\gmux.gm[6].gms.ms ;
  wire [5:0]\gmux.gm[6].gms.ms_0 ;
  wire [0:0]\gmux.gm[6].gms.ms_1 ;
  wire [0:0]\gmux.gm[6].gms.ms_2 ;
  wire \gwss.wsts_n_3 ;
  wire out;
  wire overflow;
  wire p_17_out;
  wire p_7_out;
  wire rd_en;
  wire srst;
  wire wr_en;

  effects_loop_audio_fifo2stream_v2_0_0_wr_handshaking_flags \gwhf.whf 
       (.clk(clk),
        .\gof.gof1.overflow_i_reg_0 (\gwss.wsts_n_3 ),
        .overflow(overflow));
  effects_loop_audio_fifo2stream_v2_0_0_wr_status_flags_ss \gwss.wsts 
       (.FIFOTX_WR_EN_reg(FIFOTX_WR_EN_reg),
        .FIFOTX_WR_EN_reg_0(FIFOTX_WR_EN_reg_0),
        .FIFOTX_WR_EN_reg_1(FIFOTX_WR_EN_reg_1),
        .Q(Q[12]),
        .VALID(VALID),
        .WEA(WEA),
        .clk(clk),
        .cntr_en__0(cntr_en__0),
        .ena_array(ena_array[0]),
        .full(full),
        .\gmux.gm[6].gms.ms (\gmux.gm[6].gms.ms ),
        .\gmux.gm[6].gms.ms_0 (\gmux.gm[6].gms.ms_0 ),
        .out(out),
        .p_17_out(p_17_out),
        .p_7_out(p_7_out),
        .ram_full_fb_i_reg_0(\gwss.wsts_n_3 ),
        .rd_en(rd_en),
        .srst(srst),
        .v1_reg(\c0/v1_reg ),
        .v1_reg_0(\c1/v1_reg ),
        .wr_en(wr_en));
  effects_loop_audio_fifo2stream_v2_0_0_wr_bin_cntr wpntr
       (.D(D),
        .Q(Q),
        .clk(clk),
        .ena_array(ena_array[1]),
        .\gcc0.gc0.count_d1_reg[12]_0 (\gcc0.gc0.count_d1_reg[12] ),
        .\gcc0.gc0.count_d1_reg[12]_1 (\gcc0.gc0.count_d1_reg[12]_0 ),
        .\gmux.gm[6].gms.ms (\gmux.gm[6].gms.ms_1 ),
        .\gmux.gm[6].gms.ms_0 (\gmux.gm[6].gms.ms_2 ),
        .out(out),
        .p_17_out(p_17_out),
        .srst(srst),
        .v1_reg(\c0/v1_reg ),
        .v1_reg_0(\c1/v1_reg ),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module effects_loop_audio_fifo2stream_v2_0_0_wr_logic_7
   (out,
    full,
    overflow,
    D,
    cntr_en__0,
    ena_array,
    Q,
    \gcc0.gc0.count_d1_reg[12] ,
    ram_full_fb_i_reg,
    \gcc0.gc0.count_d1_reg[12]_0 ,
    WEA,
    ram_full_fb_i_reg_0,
    ram_full_fb_i_reg_1,
    \gmux.gm[6].gms.ms ,
    \gmux.gm[6].gms.ms_0 ,
    clk,
    srst,
    wr_en,
    VALID,
    rd_en,
    p_7_out,
    \gmux.gm[6].gms.ms_1 ,
    \gmux.gm[6].gms.ms_2 );
  output out;
  output full;
  output overflow;
  output [11:0]D;
  output cntr_en__0;
  output [1:0]ena_array;
  output [12:0]Q;
  output [0:0]\gcc0.gc0.count_d1_reg[12] ;
  output ram_full_fb_i_reg;
  output \gcc0.gc0.count_d1_reg[12]_0 ;
  output [1:0]WEA;
  output [1:0]ram_full_fb_i_reg_0;
  output [0:0]ram_full_fb_i_reg_1;
  input [5:0]\gmux.gm[6].gms.ms ;
  input [5:0]\gmux.gm[6].gms.ms_0 ;
  input clk;
  input srst;
  input wr_en;
  input VALID;
  input rd_en;
  input p_7_out;
  input [0:0]\gmux.gm[6].gms.ms_1 ;
  input [0:0]\gmux.gm[6].gms.ms_2 ;

  wire [11:0]D;
  wire [12:0]Q;
  wire VALID;
  wire [1:0]WEA;
  wire [6:6]\c0/v1_reg ;
  wire [6:6]\c1/v1_reg ;
  wire clk;
  wire cntr_en__0;
  wire [1:0]ena_array;
  wire full;
  wire [0:0]\gcc0.gc0.count_d1_reg[12] ;
  wire \gcc0.gc0.count_d1_reg[12]_0 ;
  wire [5:0]\gmux.gm[6].gms.ms ;
  wire [5:0]\gmux.gm[6].gms.ms_0 ;
  wire [0:0]\gmux.gm[6].gms.ms_1 ;
  wire [0:0]\gmux.gm[6].gms.ms_2 ;
  wire \gwss.wsts_n_3 ;
  wire out;
  wire overflow;
  wire p_17_out;
  wire p_7_out;
  wire ram_full_fb_i_reg;
  wire [1:0]ram_full_fb_i_reg_0;
  wire [0:0]ram_full_fb_i_reg_1;
  wire rd_en;
  wire srst;
  wire wr_en;

  effects_loop_audio_fifo2stream_v2_0_0_wr_handshaking_flags_36 \gwhf.whf 
       (.clk(clk),
        .\gof.gof1.overflow_i_reg_0 (\gwss.wsts_n_3 ),
        .overflow(overflow));
  effects_loop_audio_fifo2stream_v2_0_0_wr_status_flags_ss_37 \gwss.wsts 
       (.Q(Q[12]),
        .VALID(VALID),
        .WEA(WEA),
        .clk(clk),
        .cntr_en__0(cntr_en__0),
        .ena_array(ena_array[0]),
        .full(full),
        .\gmux.gm[6].gms.ms (\gmux.gm[6].gms.ms ),
        .\gmux.gm[6].gms.ms_0 (\gmux.gm[6].gms.ms_0 ),
        .out(out),
        .p_17_out(p_17_out),
        .p_7_out(p_7_out),
        .ram_full_fb_i_reg_0(\gwss.wsts_n_3 ),
        .ram_full_fb_i_reg_1(ram_full_fb_i_reg),
        .ram_full_fb_i_reg_2(ram_full_fb_i_reg_0),
        .ram_full_fb_i_reg_3(ram_full_fb_i_reg_1),
        .rd_en(rd_en),
        .srst(srst),
        .v1_reg(\c0/v1_reg ),
        .v1_reg_0(\c1/v1_reg ),
        .wr_en(wr_en));
  effects_loop_audio_fifo2stream_v2_0_0_wr_bin_cntr_38 wpntr
       (.D(D),
        .Q(Q),
        .clk(clk),
        .ena_array(ena_array[1]),
        .\gcc0.gc0.count_d1_reg[12]_0 (\gcc0.gc0.count_d1_reg[12] ),
        .\gcc0.gc0.count_d1_reg[12]_1 (\gcc0.gc0.count_d1_reg[12]_0 ),
        .\gmux.gm[6].gms.ms (\gmux.gm[6].gms.ms_1 ),
        .\gmux.gm[6].gms.ms_0 (\gmux.gm[6].gms.ms_2 ),
        .out(out),
        .p_17_out(p_17_out),
        .srst(srst),
        .v1_reg(\c0/v1_reg ),
        .v1_reg_0(\c1/v1_reg ),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module effects_loop_audio_fifo2stream_v2_0_0_wr_logic__parameterized0
   (out,
    full,
    D,
    cntr_en__0,
    ena_array,
    Q,
    \gcc0.gc0.count_d1_reg[12] ,
    ram_full_fb_i_reg,
    \gcc0.gc0.count_d1_reg[12]_0 ,
    WEA,
    ram_full_fb_i_reg_0,
    ram_full_fb_i_reg_1,
    ram_full_fb_i_reg_2,
    \gmux.gm[6].gms.ms ,
    \gmux.gm[6].gms.ms_0 ,
    clk,
    wr_en,
    VALID,
    rd_en,
    p_7_out,
    \gmux.gm[6].gms.ms_1 ,
    \gmux.gm[6].gms.ms_2 );
  output out;
  output full;
  output [11:0]D;
  output cntr_en__0;
  output [1:0]ena_array;
  output [12:0]Q;
  output [0:0]\gcc0.gc0.count_d1_reg[12] ;
  output ram_full_fb_i_reg;
  output \gcc0.gc0.count_d1_reg[12]_0 ;
  output [1:0]WEA;
  output [0:0]ram_full_fb_i_reg_0;
  output [1:0]ram_full_fb_i_reg_1;
  output [0:0]ram_full_fb_i_reg_2;
  input [5:0]\gmux.gm[6].gms.ms ;
  input [5:0]\gmux.gm[6].gms.ms_0 ;
  input clk;
  input wr_en;
  input VALID;
  input rd_en;
  input p_7_out;
  input [0:0]\gmux.gm[6].gms.ms_1 ;
  input [0:0]\gmux.gm[6].gms.ms_2 ;

  wire [11:0]D;
  wire [12:0]Q;
  wire VALID;
  wire [1:0]WEA;
  wire [6:6]\c0/v1_reg ;
  wire [6:6]\c1/v1_reg ;
  wire clk;
  wire cntr_en__0;
  wire [1:0]ena_array;
  wire full;
  wire [0:0]\gcc0.gc0.count_d1_reg[12] ;
  wire \gcc0.gc0.count_d1_reg[12]_0 ;
  wire [5:0]\gmux.gm[6].gms.ms ;
  wire [5:0]\gmux.gm[6].gms.ms_0 ;
  wire [0:0]\gmux.gm[6].gms.ms_1 ;
  wire [0:0]\gmux.gm[6].gms.ms_2 ;
  wire out;
  wire p_17_out;
  wire p_7_out;
  wire ram_full_fb_i_reg;
  wire [0:0]ram_full_fb_i_reg_0;
  wire [1:0]ram_full_fb_i_reg_1;
  wire [0:0]ram_full_fb_i_reg_2;
  wire rd_en;
  wire wr_en;

  effects_loop_audio_fifo2stream_v2_0_0_wr_status_flags_ss__parameterized0 \gwss.wsts 
       (.Q(Q[12]),
        .VALID(VALID),
        .WEA(WEA),
        .clk(clk),
        .cntr_en__0(cntr_en__0),
        .ena_array(ena_array[0]),
        .full(full),
        .\gmux.gm[6].gms.ms (\gmux.gm[6].gms.ms ),
        .\gmux.gm[6].gms.ms_0 (\gmux.gm[6].gms.ms_0 ),
        .out(out),
        .p_17_out(p_17_out),
        .p_7_out(p_7_out),
        .ram_full_fb_i_reg_0(ram_full_fb_i_reg),
        .ram_full_fb_i_reg_1(ram_full_fb_i_reg_0),
        .ram_full_fb_i_reg_2(ram_full_fb_i_reg_1),
        .ram_full_fb_i_reg_3(ram_full_fb_i_reg_2),
        .rd_en(rd_en),
        .v1_reg(\c0/v1_reg ),
        .v1_reg_0(\c1/v1_reg ),
        .wr_en(wr_en));
  effects_loop_audio_fifo2stream_v2_0_0_wr_bin_cntr__parameterized0 wpntr
       (.D(D),
        .Q(Q),
        .clk(clk),
        .ena_array(ena_array[1]),
        .\gcc0.gc0.count_d1_reg[12]_0 (\gcc0.gc0.count_d1_reg[12] ),
        .\gcc0.gc0.count_d1_reg[12]_1 (\gcc0.gc0.count_d1_reg[12]_0 ),
        .\gmux.gm[6].gms.ms (\gmux.gm[6].gms.ms_1 ),
        .\gmux.gm[6].gms.ms_0 (\gmux.gm[6].gms.ms_2 ),
        .out(out),
        .p_17_out(p_17_out),
        .v1_reg(\c0/v1_reg ),
        .v1_reg_0(\c1/v1_reg ),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module effects_loop_audio_fifo2stream_v2_0_0_wr_logic__parameterized0_77
   (out,
    full,
    D,
    cntr_en__0,
    ena_array,
    Q,
    \gcc0.gc0.count_d1_reg[12] ,
    rx_l_r_float_wr_en_reg,
    \gcc0.gc0.count_d1_reg[12]_0 ,
    WEA,
    rx_l_r_float_wr_en_reg_0,
    rx_l_r_float_wr_en_reg_1,
    rx_l_r_float_wr_en_reg_2,
    \gmux.gm[6].gms.ms ,
    \gmux.gm[6].gms.ms_0 ,
    clk,
    wr_en,
    VALID,
    rd_en,
    p_7_out,
    \gmux.gm[6].gms.ms_1 ,
    \gmux.gm[6].gms.ms_2 );
  output out;
  output full;
  output [11:0]D;
  output cntr_en__0;
  output [1:0]ena_array;
  output [12:0]Q;
  output [0:0]\gcc0.gc0.count_d1_reg[12] ;
  output rx_l_r_float_wr_en_reg;
  output \gcc0.gc0.count_d1_reg[12]_0 ;
  output [1:0]WEA;
  output [0:0]rx_l_r_float_wr_en_reg_0;
  output [1:0]rx_l_r_float_wr_en_reg_1;
  output [0:0]rx_l_r_float_wr_en_reg_2;
  input [5:0]\gmux.gm[6].gms.ms ;
  input [5:0]\gmux.gm[6].gms.ms_0 ;
  input clk;
  input wr_en;
  input VALID;
  input rd_en;
  input p_7_out;
  input [0:0]\gmux.gm[6].gms.ms_1 ;
  input [0:0]\gmux.gm[6].gms.ms_2 ;

  wire [11:0]D;
  wire [12:0]Q;
  wire VALID;
  wire [1:0]WEA;
  wire [6:6]\c0/v1_reg ;
  wire [6:6]\c1/v1_reg ;
  wire clk;
  wire cntr_en__0;
  wire [1:0]ena_array;
  wire full;
  wire [0:0]\gcc0.gc0.count_d1_reg[12] ;
  wire \gcc0.gc0.count_d1_reg[12]_0 ;
  wire [5:0]\gmux.gm[6].gms.ms ;
  wire [5:0]\gmux.gm[6].gms.ms_0 ;
  wire [0:0]\gmux.gm[6].gms.ms_1 ;
  wire [0:0]\gmux.gm[6].gms.ms_2 ;
  wire out;
  wire p_17_out;
  wire p_7_out;
  wire rd_en;
  wire rx_l_r_float_wr_en_reg;
  wire [0:0]rx_l_r_float_wr_en_reg_0;
  wire [1:0]rx_l_r_float_wr_en_reg_1;
  wire [0:0]rx_l_r_float_wr_en_reg_2;
  wire wr_en;

  effects_loop_audio_fifo2stream_v2_0_0_wr_status_flags_ss__parameterized0_114 \gwss.wsts 
       (.Q(Q[12]),
        .VALID(VALID),
        .WEA(WEA),
        .clk(clk),
        .cntr_en__0(cntr_en__0),
        .ena_array(ena_array[0]),
        .full(full),
        .\gmux.gm[6].gms.ms (\gmux.gm[6].gms.ms ),
        .\gmux.gm[6].gms.ms_0 (\gmux.gm[6].gms.ms_0 ),
        .out(out),
        .p_17_out(p_17_out),
        .p_7_out(p_7_out),
        .rd_en(rd_en),
        .rx_l_r_float_wr_en_reg(rx_l_r_float_wr_en_reg),
        .rx_l_r_float_wr_en_reg_0(rx_l_r_float_wr_en_reg_0),
        .rx_l_r_float_wr_en_reg_1(rx_l_r_float_wr_en_reg_1),
        .rx_l_r_float_wr_en_reg_2(rx_l_r_float_wr_en_reg_2),
        .v1_reg(\c0/v1_reg ),
        .v1_reg_0(\c1/v1_reg ),
        .wr_en(wr_en));
  effects_loop_audio_fifo2stream_v2_0_0_wr_bin_cntr__parameterized0_115 wpntr
       (.D(D),
        .Q(Q),
        .clk(clk),
        .ena_array(ena_array[1]),
        .\gcc0.gc0.count_d1_reg[12]_0 (\gcc0.gc0.count_d1_reg[12] ),
        .\gcc0.gc0.count_d1_reg[12]_1 (\gcc0.gc0.count_d1_reg[12]_0 ),
        .\gmux.gm[6].gms.ms (\gmux.gm[6].gms.ms_1 ),
        .\gmux.gm[6].gms.ms_0 (\gmux.gm[6].gms.ms_2 ),
        .out(out),
        .p_17_out(p_17_out),
        .v1_reg(\c0/v1_reg ),
        .v1_reg_0(\c1/v1_reg ),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *) 
module effects_loop_audio_fifo2stream_v2_0_0_wr_status_flags_ss
   (out,
    full,
    cntr_en__0,
    ram_full_fb_i_reg_0,
    ena_array,
    p_17_out,
    FIFOTX_WR_EN_reg,
    WEA,
    FIFOTX_WR_EN_reg_0,
    FIFOTX_WR_EN_reg_1,
    \gmux.gm[6].gms.ms ,
    v1_reg,
    \gmux.gm[6].gms.ms_0 ,
    v1_reg_0,
    srst,
    clk,
    wr_en,
    VALID,
    rd_en,
    p_7_out,
    Q);
  output out;
  output full;
  output cntr_en__0;
  output ram_full_fb_i_reg_0;
  output [0:0]ena_array;
  output p_17_out;
  output FIFOTX_WR_EN_reg;
  output [1:0]WEA;
  output [1:0]FIFOTX_WR_EN_reg_0;
  output [0:0]FIFOTX_WR_EN_reg_1;
  input [5:0]\gmux.gm[6].gms.ms ;
  input [0:0]v1_reg;
  input [5:0]\gmux.gm[6].gms.ms_0 ;
  input [0:0]v1_reg_0;
  input srst;
  input clk;
  input wr_en;
  input VALID;
  input rd_en;
  input p_7_out;
  input [0:0]Q;

  wire FIFOTX_WR_EN_reg;
  wire [1:0]FIFOTX_WR_EN_reg_0;
  wire [0:0]FIFOTX_WR_EN_reg_1;
  wire [0:0]Q;
  wire VALID;
  wire [1:0]WEA;
  wire clk;
  wire cntr_en__0;
  wire comp0;
  wire [0:0]ena_array;
  wire [5:0]\gmux.gm[6].gms.ms ;
  wire [5:0]\gmux.gm[6].gms.ms_0 ;
  wire p_17_out;
  wire p_7_out;
  (* DONT_TOUCH *) wire ram_afull_fb;
  (* DONT_TOUCH *) wire ram_afull_i;
  wire ram_full_comb;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  wire ram_full_fb_i_reg_0;
  (* DONT_TOUCH *) wire ram_full_i;
  wire rd_en;
  wire srst;
  wire [0:0]v1_reg;
  wire [0:0]v1_reg_0;
  wire wr_en;

  assign full = ram_full_i;
  assign out = ram_full_fb_i;
  LUT3 #(
    .INIT(8'h04)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1 
       (.I0(ram_full_fb_i),
        .I1(wr_en),
        .I2(Q),
        .O(ena_array));
  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__1 
       (.I0(wr_en),
        .I1(ram_full_fb_i),
        .O(FIFOTX_WR_EN_reg));
  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__2 
       (.I0(wr_en),
        .I1(ram_full_fb_i),
        .O(WEA[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__3 
       (.I0(wr_en),
        .I1(ram_full_fb_i),
        .O(FIFOTX_WR_EN_reg_0[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__4 
       (.I0(wr_en),
        .I1(ram_full_fb_i),
        .O(FIFOTX_WR_EN_reg_1));
  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3 
       (.I0(wr_en),
        .I1(ram_full_fb_i),
        .O(WEA[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__0 
       (.I0(wr_en),
        .I1(ram_full_fb_i),
        .O(FIFOTX_WR_EN_reg_0[1]));
  effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare c0
       (.comp0(comp0),
        .\gmux.gm[6].gms.ms_0 (\gmux.gm[6].gms.ms ),
        .v1_reg(v1_reg));
  effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_0 c1
       (.comp0(comp0),
        .\gmux.gm[6].gms.ms_0 (\gmux.gm[6].gms.ms_0 ),
        .out(ram_full_fb_i),
        .p_7_out(p_7_out),
        .ram_full_comb(ram_full_comb),
        .v1_reg_0(v1_reg_0),
        .wr_en(wr_en));
  LUT4 #(
    .INIT(16'hB444)) 
    \count[13]_i_1 
       (.I0(ram_full_fb_i),
        .I1(wr_en),
        .I2(VALID),
        .I3(rd_en),
        .O(cntr_en__0));
  LUT2 #(
    .INIT(4'h2)) 
    \gcc0.gc0.count_d1[12]_i_1 
       (.I0(wr_en),
        .I1(ram_full_fb_i),
        .O(p_17_out));
  LUT2 #(
    .INIT(4'h8)) 
    \gof.gof1.overflow_i_i_1 
       (.I0(ram_full_fb_i),
        .I1(wr_en),
        .O(ram_full_fb_i_reg_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(ram_afull_i));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(ram_afull_fb));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    ram_full_fb_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(ram_full_comb),
        .Q(ram_full_fb_i),
        .R(srst));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    ram_full_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(ram_full_comb),
        .Q(ram_full_i),
        .R(srst));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *) 
module effects_loop_audio_fifo2stream_v2_0_0_wr_status_flags_ss_37
   (out,
    full,
    cntr_en__0,
    ram_full_fb_i_reg_0,
    ena_array,
    p_17_out,
    ram_full_fb_i_reg_1,
    WEA,
    ram_full_fb_i_reg_2,
    ram_full_fb_i_reg_3,
    \gmux.gm[6].gms.ms ,
    v1_reg,
    \gmux.gm[6].gms.ms_0 ,
    v1_reg_0,
    srst,
    clk,
    wr_en,
    VALID,
    rd_en,
    p_7_out,
    Q);
  output out;
  output full;
  output cntr_en__0;
  output ram_full_fb_i_reg_0;
  output [0:0]ena_array;
  output p_17_out;
  output ram_full_fb_i_reg_1;
  output [1:0]WEA;
  output [1:0]ram_full_fb_i_reg_2;
  output [0:0]ram_full_fb_i_reg_3;
  input [5:0]\gmux.gm[6].gms.ms ;
  input [0:0]v1_reg;
  input [5:0]\gmux.gm[6].gms.ms_0 ;
  input [0:0]v1_reg_0;
  input srst;
  input clk;
  input wr_en;
  input VALID;
  input rd_en;
  input p_7_out;
  input [0:0]Q;

  wire [0:0]Q;
  wire VALID;
  wire [1:0]WEA;
  wire clk;
  wire cntr_en__0;
  wire comp0;
  wire [0:0]ena_array;
  wire [5:0]\gmux.gm[6].gms.ms ;
  wire [5:0]\gmux.gm[6].gms.ms_0 ;
  wire p_17_out;
  wire p_7_out;
  (* DONT_TOUCH *) wire ram_afull_fb;
  (* DONT_TOUCH *) wire ram_afull_i;
  wire ram_full_comb;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  wire ram_full_fb_i_reg_0;
  wire ram_full_fb_i_reg_1;
  wire [1:0]ram_full_fb_i_reg_2;
  wire [0:0]ram_full_fb_i_reg_3;
  (* DONT_TOUCH *) wire ram_full_i;
  wire rd_en;
  wire srst;
  wire [0:0]v1_reg;
  wire [0:0]v1_reg_0;
  wire wr_en;

  assign full = ram_full_i;
  assign out = ram_full_fb_i;
  LUT3 #(
    .INIT(8'h04)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1 
       (.I0(ram_full_fb_i),
        .I1(wr_en),
        .I2(Q),
        .O(ena_array));
  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__1 
       (.I0(wr_en),
        .I1(ram_full_fb_i),
        .O(ram_full_fb_i_reg_1));
  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__2 
       (.I0(wr_en),
        .I1(ram_full_fb_i),
        .O(WEA[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__3 
       (.I0(wr_en),
        .I1(ram_full_fb_i),
        .O(ram_full_fb_i_reg_2[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__4 
       (.I0(wr_en),
        .I1(ram_full_fb_i),
        .O(ram_full_fb_i_reg_3));
  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3 
       (.I0(wr_en),
        .I1(ram_full_fb_i),
        .O(WEA[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__0 
       (.I0(wr_en),
        .I1(ram_full_fb_i),
        .O(ram_full_fb_i_reg_2[1]));
  effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_39 c0
       (.comp0(comp0),
        .\gmux.gm[6].gms.ms_0 (\gmux.gm[6].gms.ms ),
        .v1_reg(v1_reg));
  effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_40 c1
       (.comp0(comp0),
        .\gmux.gm[6].gms.ms_0 (\gmux.gm[6].gms.ms_0 ),
        .out(ram_full_fb_i),
        .p_7_out(p_7_out),
        .ram_full_comb(ram_full_comb),
        .v1_reg_0(v1_reg_0),
        .wr_en(wr_en));
  LUT4 #(
    .INIT(16'hB444)) 
    \count[13]_i_1 
       (.I0(ram_full_fb_i),
        .I1(wr_en),
        .I2(VALID),
        .I3(rd_en),
        .O(cntr_en__0));
  LUT2 #(
    .INIT(4'h2)) 
    \gcc0.gc0.count_d1[12]_i_1 
       (.I0(wr_en),
        .I1(ram_full_fb_i),
        .O(p_17_out));
  LUT2 #(
    .INIT(4'h8)) 
    \gof.gof1.overflow_i_i_1 
       (.I0(ram_full_fb_i),
        .I1(wr_en),
        .O(ram_full_fb_i_reg_0));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(ram_afull_i));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(ram_afull_fb));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    ram_full_fb_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(ram_full_comb),
        .Q(ram_full_fb_i),
        .R(srst));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    ram_full_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(ram_full_comb),
        .Q(ram_full_i),
        .R(srst));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *) 
module effects_loop_audio_fifo2stream_v2_0_0_wr_status_flags_ss__parameterized0
   (out,
    full,
    cntr_en__0,
    ena_array,
    p_17_out,
    ram_full_fb_i_reg_0,
    WEA,
    ram_full_fb_i_reg_1,
    ram_full_fb_i_reg_2,
    ram_full_fb_i_reg_3,
    \gmux.gm[6].gms.ms ,
    v1_reg,
    \gmux.gm[6].gms.ms_0 ,
    v1_reg_0,
    clk,
    wr_en,
    VALID,
    rd_en,
    p_7_out,
    Q);
  output out;
  output full;
  output cntr_en__0;
  output [0:0]ena_array;
  output p_17_out;
  output ram_full_fb_i_reg_0;
  output [1:0]WEA;
  output [0:0]ram_full_fb_i_reg_1;
  output [1:0]ram_full_fb_i_reg_2;
  output [0:0]ram_full_fb_i_reg_3;
  input [5:0]\gmux.gm[6].gms.ms ;
  input [0:0]v1_reg;
  input [5:0]\gmux.gm[6].gms.ms_0 ;
  input [0:0]v1_reg_0;
  input clk;
  input wr_en;
  input VALID;
  input rd_en;
  input p_7_out;
  input [0:0]Q;

  wire [0:0]Q;
  wire VALID;
  wire [1:0]WEA;
  wire clk;
  wire cntr_en__0;
  wire comp0;
  wire [0:0]ena_array;
  wire [5:0]\gmux.gm[6].gms.ms ;
  wire [5:0]\gmux.gm[6].gms.ms_0 ;
  wire p_17_out;
  wire p_7_out;
  (* DONT_TOUCH *) wire ram_afull_fb;
  (* DONT_TOUCH *) wire ram_afull_i;
  wire ram_full_comb;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  wire ram_full_fb_i_reg_0;
  wire [0:0]ram_full_fb_i_reg_1;
  wire [1:0]ram_full_fb_i_reg_2;
  wire [0:0]ram_full_fb_i_reg_3;
  (* DONT_TOUCH *) wire ram_full_i;
  wire rd_en;
  wire [0:0]v1_reg;
  wire [0:0]v1_reg_0;
  wire wr_en;

  assign full = ram_full_i;
  assign out = ram_full_fb_i;
  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1 
       (.I0(wr_en),
        .I1(ram_full_fb_i),
        .O(ram_full_fb_i_reg_0));
  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3 
       (.I0(wr_en),
        .I1(ram_full_fb_i),
        .O(ram_full_fb_i_reg_1));
  LUT3 #(
    .INIT(8'h04)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1 
       (.I0(ram_full_fb_i),
        .I1(wr_en),
        .I2(Q),
        .O(ena_array));
  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__1 
       (.I0(wr_en),
        .I1(ram_full_fb_i),
        .O(WEA[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__2 
       (.I0(wr_en),
        .I1(ram_full_fb_i),
        .O(WEA[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__3 
       (.I0(wr_en),
        .I1(ram_full_fb_i),
        .O(ram_full_fb_i_reg_2[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__4 
       (.I0(wr_en),
        .I1(ram_full_fb_i),
        .O(ram_full_fb_i_reg_3));
  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3 
       (.I0(wr_en),
        .I1(ram_full_fb_i),
        .O(ram_full_fb_i_reg_2[1]));
  effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_49 c0
       (.comp0(comp0),
        .\gmux.gm[6].gms.ms_0 (\gmux.gm[6].gms.ms ),
        .v1_reg(v1_reg));
  effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_50 c1
       (.comp0(comp0),
        .\gmux.gm[6].gms.ms_0 (\gmux.gm[6].gms.ms_0 ),
        .out(ram_full_fb_i),
        .p_7_out(p_7_out),
        .ram_full_comb(ram_full_comb),
        .v1_reg_0(v1_reg_0),
        .wr_en(wr_en));
  LUT4 #(
    .INIT(16'hB444)) 
    \count[13]_i_1 
       (.I0(ram_full_fb_i),
        .I1(wr_en),
        .I2(VALID),
        .I3(rd_en),
        .O(cntr_en__0));
  LUT2 #(
    .INIT(4'h2)) 
    \gcc0.gc0.count_d1[12]_i_1 
       (.I0(wr_en),
        .I1(ram_full_fb_i),
        .O(p_17_out));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(ram_afull_i));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(ram_afull_fb));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    ram_full_fb_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(ram_full_comb),
        .Q(ram_full_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    ram_full_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(ram_full_comb),
        .Q(ram_full_i),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_ss" *) 
module effects_loop_audio_fifo2stream_v2_0_0_wr_status_flags_ss__parameterized0_114
   (out,
    full,
    cntr_en__0,
    ena_array,
    p_17_out,
    rx_l_r_float_wr_en_reg,
    WEA,
    rx_l_r_float_wr_en_reg_0,
    rx_l_r_float_wr_en_reg_1,
    rx_l_r_float_wr_en_reg_2,
    \gmux.gm[6].gms.ms ,
    v1_reg,
    \gmux.gm[6].gms.ms_0 ,
    v1_reg_0,
    clk,
    wr_en,
    VALID,
    rd_en,
    p_7_out,
    Q);
  output out;
  output full;
  output cntr_en__0;
  output [0:0]ena_array;
  output p_17_out;
  output rx_l_r_float_wr_en_reg;
  output [1:0]WEA;
  output [0:0]rx_l_r_float_wr_en_reg_0;
  output [1:0]rx_l_r_float_wr_en_reg_1;
  output [0:0]rx_l_r_float_wr_en_reg_2;
  input [5:0]\gmux.gm[6].gms.ms ;
  input [0:0]v1_reg;
  input [5:0]\gmux.gm[6].gms.ms_0 ;
  input [0:0]v1_reg_0;
  input clk;
  input wr_en;
  input VALID;
  input rd_en;
  input p_7_out;
  input [0:0]Q;

  wire [0:0]Q;
  wire VALID;
  wire [1:0]WEA;
  wire clk;
  wire cntr_en__0;
  wire comp0;
  wire [0:0]ena_array;
  wire [5:0]\gmux.gm[6].gms.ms ;
  wire [5:0]\gmux.gm[6].gms.ms_0 ;
  wire p_17_out;
  wire p_7_out;
  (* DONT_TOUCH *) wire ram_afull_fb;
  (* DONT_TOUCH *) wire ram_afull_i;
  wire ram_full_comb;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  (* DONT_TOUCH *) wire ram_full_i;
  wire rd_en;
  wire rx_l_r_float_wr_en_reg;
  wire [0:0]rx_l_r_float_wr_en_reg_0;
  wire [1:0]rx_l_r_float_wr_en_reg_1;
  wire [0:0]rx_l_r_float_wr_en_reg_2;
  wire [0:0]v1_reg;
  wire [0:0]v1_reg_0;
  wire wr_en;

  assign full = ram_full_i;
  assign out = ram_full_fb_i;
  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1 
       (.I0(wr_en),
        .I1(ram_full_fb_i),
        .O(rx_l_r_float_wr_en_reg));
  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3 
       (.I0(wr_en),
        .I1(ram_full_fb_i),
        .O(rx_l_r_float_wr_en_reg_0));
  LUT3 #(
    .INIT(8'h04)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1 
       (.I0(ram_full_fb_i),
        .I1(wr_en),
        .I2(Q),
        .O(ena_array));
  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__1 
       (.I0(wr_en),
        .I1(ram_full_fb_i),
        .O(WEA[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__2 
       (.I0(wr_en),
        .I1(ram_full_fb_i),
        .O(WEA[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__3 
       (.I0(wr_en),
        .I1(ram_full_fb_i),
        .O(rx_l_r_float_wr_en_reg_1[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__4 
       (.I0(wr_en),
        .I1(ram_full_fb_i),
        .O(rx_l_r_float_wr_en_reg_2));
  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3 
       (.I0(wr_en),
        .I1(ram_full_fb_i),
        .O(rx_l_r_float_wr_en_reg_1[1]));
  effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_116 c0
       (.comp0(comp0),
        .\gmux.gm[6].gms.ms_0 (\gmux.gm[6].gms.ms ),
        .v1_reg(v1_reg));
  effects_loop_audio_fifo2stream_v2_0_0_fifo_generator_v13_2_4_compare_117 c1
       (.comp0(comp0),
        .\gmux.gm[6].gms.ms_0 (\gmux.gm[6].gms.ms_0 ),
        .out(ram_full_fb_i),
        .p_7_out(p_7_out),
        .ram_full_comb(ram_full_comb),
        .v1_reg_0(v1_reg_0),
        .wr_en(wr_en));
  LUT4 #(
    .INIT(16'hB444)) 
    \count[13]_i_1 
       (.I0(ram_full_fb_i),
        .I1(wr_en),
        .I2(VALID),
        .I3(rd_en),
        .O(cntr_en__0));
  LUT2 #(
    .INIT(4'h2)) 
    \gcc0.gc0.count_d1[12]_i_1 
       (.I0(wr_en),
        .I1(ram_full_fb_i),
        .O(p_17_out));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(ram_afull_i));
  LUT1 #(
    .INIT(2'h2)) 
    i_1
       (.I0(1'b0),
        .O(ram_afull_fb));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    ram_full_fb_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(ram_full_comb),
        .Q(ram_full_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    ram_full_i_reg
       (.C(clk),
        .CE(1'b1),
        .D(ram_full_comb),
        .Q(ram_full_i),
        .R(1'b0));
endmodule
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2019.1"
`pragma protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`pragma protect key_block
TorW/AXU6/wm/SUJXLZEd40KkEvka8gW2pygLKFhNRqansr+9rb3s8nNqJi4pu4h+GC568H/hDW5
rNLurdXPYg==

`pragma protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
lQ7ilJ7E6OA/M+IzYr/DuD6WjLuxukISczm5g4x46Sr8WW85CuQfj1+zvki/PMY+HGMH9JAtSKCV
Cp7096Fy2xPJjxDfgrjyKBvmiAA9GKh4sSAynHZK2zGcTORi49ZHtPkeeoz5VLOgZnSnMFB38+u7
C38nVk2AX/pdXVIBQH4=

`pragma protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
paQL0AiQJAezFh3gBESrp3wF9lVFRuhxQZYirMxU4H851Ll4jBO3JWI6CpOU2VraLSeEE3s3vVRv
YDQB4jAakRoIVQ8PVMo+eVGkg3cAb3rWmUfXrHmNU3nPKGMnWowaWkihGl7oWFyPK3eDH7W0n2M7
nmp1ba/C/gfyFP1m2H1f5sQHCmTPdyhiUSBS8wcpgHVytyEJmnWIx4ak+QhpGJi7bBkGhSMiQOZP
Lboar+n/6WJgbVXdde91VZ9CbWWKqmWBQIYpvJAZkB3F5s/g4bFhc4fyUcQKqo2xe4kKVSgd51aD
f969lpaPRRSHu6OgcEVopl3QQLu3o6VaatufJQ==

`pragma protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
OI6lGAzJzR2sY3RqzFVslaY+R/mE4FUA5fTWt4alX+srRiDurgL8W+5L1NjbYkj8iscBXodvp6kr
LP7VGJwXjz42dHYI1WC0zktqS0OAKEAmrs72opfueiFOWghPyadGUmDPL/l3XnYLgAr++rXXqEve
KWt8QsAlZ1PRvZs0LfF/l9nRCuEdzbuNF7C56ZTZanh6nPRHR25FbxBXo1G3FUziPeCLutH+ozIX
iyLU5aKxe+fjd4C9eBg+1PZ9kVnqRgUHS5uBAh4Yvz+xkxxVOzCdpcjkgIAD5Z66BqWKM9mA4KX3
8QotwK3M+PU4lDfgnqq99QM2XJ7j/4xd/Fr6mw==

`pragma protect key_keyowner="Xilinx", key_keyname="xilinxt_2019_02", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
eE6W8ibR/0hWbHMVXu/v6taCP8gIESr7bpnSbXMPwzsbHwS+YgrKfK+P8lTKgAel7ucodBSLfTRj
s2CX5tq0NZzM3EPm4I6IU7rA/uX51FII9xH+C0wjKJz8NJAYO90KtpzJz8ypjBUHaRlNk0fH9pSB
Mvf4wmyiVvPY31eS2k8nCGuB3XhOQY0lzFabZBJCRo1kr1L7XUTw9//cMg/bq+oSfJEst0+YKMNs
XRSrQsnmQvVXdPJzI0SYKL14xeGbb7z6LuPlOmBQAxWRZAqjW1tSYqVCnohIMKCVxO2cakl5MBH2
J16HQK0bfAl14anILJIQaLiO00cKlnhjepWZtA==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
qUwn8dQIFPfDwI6HY1YGWiIPJWqQpoYKDzHcZyh1zaIYg+sJ34RLEVf5c0XkL17oM+t3DgYq2sCF
HYqsiUn3c4F3Scp4jp5Gsl2rF9VCOkIhUfSA1URkiLFY50Poys9L7otSR/f1pzwyy1n2oU1xIvT5
2jGGBpogmreBirgmfNo=

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
QU6xSOTTqIAoG7iy7Fw8B7BxIq5jd3eo7XrYP/j+h0dKAgrwZYtZBCMJaw4KXwoIL/vvA0yZudGe
Usn1UEZ6YgblwdrdaAFUHOBF706mtSRiswpXWw/nZrkAXr5GFVDzf1VsTzTuKdnrLckIwgsUGTSy
mfVqdF/B/zziKhzx5/UZvPtpaShEtpA/isGusTjL7ew36ShTf4j1eVu7AQZm7GX2PrxI5Y3d2DRS
PFqwKeah+DZVpIbzt6hMdSO0aMbZsFoBIk6xpy+vUxmwfgCh1ya2fbqvE1wyMO0qhyGvLUvTJR/R
EPS0/fk8heAws1e/dcRxaokCqZaRgLiEjh+ecg==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
ReEz9uIuJkOx9WheTy3uTGsz0hiq2ak8zGvYHzJbt1UN/fuGMD+4Lg+XWAiep1jsxRZ9K2HxPyxk
t/EjVYz2n+ke8/baEgV2U27mQQbLQ4pt/Xm7qzR9roHpQRuIWNUThXCvuNOAwxQCwNCuXJCSflLj
ndwjb6R15ItND1rzueSPzIxJlrOXfLZ35no+V1SKsoeW5K5wDCNficP43/TLhFEWSaSnJxRSguIf
0rBptrqksNjkwwIP6rXf7tisJwA2c+tdQ4eEgrOeKlgVqFNbjTOzCE/CJFZX5DokELNvJr/PsYFq
0drfHwwAGERAZUpqZlkhYsi20ARwZkNgsbvQQQ==

`pragma protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
MB0EAVCCzgCXvkuH9fwBh/DpuAba2MXlKyV/s+r6wKV4zWbxXATD2IpNX04ZBXPejlrmQ34qaTE6
NRMM/0b8adBUMpYelYMXHoF8L3G48sG+CanK9W/2nqLVeC5Rz+E6h7vpn8pAbzyABzaiyjCxy8b4
Ql8Mw+Dw9DNBmgeHAJR1uPrSj24UcyLU19pPG7SDI4b1Qq8hCk7HYV4YLXXy9c8leQY/3nbA3mjl
acCc885SW3/xhVeO7N2MmFoDJ6a5Kf4xAwZBsr3mXfZHNvfr1OSE/8n4TZEavoNg5UhPnxBLIYcj
plUGlojpK/lDid9f/LVCf7KjYpAKKoPf5uVuOQ==

`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 325664)
`pragma protect data_block
5xNsQHmLqcQgGoYy7TjfqMvSWlyPmOWa3MpUb3tLzE77LunCr2VkkuJE4VrQdfRQk8k5MN1+s1b9
yAbQTyGtXLDtYzcbTxa4//GyOKmPDBHJY/k/ZR91q9NplTKFqXPLLYw4/cEkEEpy9SHo8CyQYGn5
WqCLtm9dN6dxkMedGfJOFG2MvBfqk315UkQ5IV7FKG6EwM8hANXU2R49ivuUQSsrtssN0DelhxBR
lPqtT7yi9SBimtf6j2NKM2iinJ6sjk3/IpS7+pWnUfbGXglE/yXSrzaysfwcuDlf97mtwfwLzz5g
vpWy/IU194IXP7EoTJx/dDgljnnB+s7VeRFF7ocH1IfZ1d7HXQA1EjzbInx/E/SnzW6nawMbRefU
3qnGKcMFj17+45tH5BSJwlpAkcd+OpqCeA7Fs8f/doaNlw9Lfvcj4+bY0MIzuen5dxZL6OWAD0yG
pb8Vivo2b3ZjutlJ9CvxbpmQFAyIQsgxYs1CuPs0gt+40W/fog0Ds8OHj3WMzd52HDio5vchItch
xPxeNtkKIfCZLXWYhiED3CBmWvH5UaPrWZQstjLy2EbFl4UFJv1msTLYsrWFmPjZBVSX/62PN1q5
J3uonZ97WTW5spo78HqrgwvADJQcnuaoaKey9tsvIrz2wXyvO4PokgUNksGiBwyRO5MaXhfw32iE
ltAgYZhuUXHJ2mfMOhEjF1B1u+MaukMgLOYqe4w0LMiDdBPl72GZhIe/V0pjKMjn+2wKSyowUnGY
p+M1+5FGOxezFxxTdCyWvuxjymv5oXxh8A0NSqA2K2pbiJ+AYfJirnzQIiuwavi/9IZjiY04auFG
1qKzSiAHoXF1cOFm0+SqV+qxQdk0xOVrmG7WLcsa7g66lNobPmAEy4/FrcCJ1/6350iBnFGQBnhm
LMYIImhMdVrrFlwsD5LJ4acnEa7ZF+A0Gvk96ulNzSxLf672p4YNu2TICNhckZ2XJMcYpk6vwQdK
MPAa4TgmMXT7mddyMB0lTPOddwND5PtUuwtXsCnUVH96aM1mbX4HsZ9q+UJiO/oOoY8or170Vldf
F7E1PWr3KRzMHJ+6H8qlvjhBCttyCFnhnWxkoiqirusv8eFCFsJNLvoMZvADlM/ydxIHM3rK7BiI
ZvUcHlkrQwVSoJpdHyDAttFdIYufyGqm4wOEQ2Eddqt5F73BnxGQPUXC5svSXT7/evXbdF8lCVrK
3iA/Ic+JPhpgiQp21N2OCEaVTgtBRD9dH6vzaGZMR+XB4845/T8WwLfjFcNMTy9zO+pZyCuIIO7V
nGKgnDyAHIL3KSU36DBZKCYBSHr1XwV8IMx9Mya0fHlKdhMf4XJ97j5vBc7ynhwKIR+GfiQBo5QT
+6z7uVYCaKBj2b3CqyKJsvr62fnfFtvkETFMOR7DIIZd2cYgAFQFDhmQtUdKJFlsgMQ144v0vRlG
xvaiqCVRUiIli5f82p5GoA4YHtfRlyBqWYG5MO+aGRyyKWHj3+vJjYcLmKcStQ1RFWa+cLluRRc5
sc6EYYuI2aZkOrYXwLfDZBXpTHPNNpn64zvwtKlfadW+GdV83CqkF7JAfWID7Jra+iMoWtaHQrEw
0n7gpmBAFkUp+W/nM7iVLg0E+EVXXyAtoQ2U+h1Z6A2f24ReMLc2gkTuoQjqk4GXkYKZmXkqbI4l
dUlYe09HUXk6feE0Z9scoAKY3z2LCUBOAh1Ne/hKUZQPXie29XGoaDYjC7zJYI028xvA+iwAPQrB
19V686rtOMP86horinoZR9IkawPNq8b6eLeRTa+4qEggLHKFCeMuhEqbzaUFdMimW448RWkPlLLb
PImxouppldv0MNGpP4J1LSN9Hg3plzndVOknGA+FlXvlsH2uRYYkpTYdwjbwxz7a/m8zS/GMPMqd
avrxc1abSZugrAg3uPHrTSrmGUIbcEky2vnQwFpLQtuqds+J3goxgddICIfFSFZ9hUBkRxfZSx9h
yBGxBMxUIZqyyJzQWiSnFNScqdusd0UNLIxOJvsceQjNatlsUuAEXLeLmpcRss1aK4Q9kgwFXyR6
PpSXj+JV93LnS3mxyWgEc6B5MWy10kGHaE7xeVFXGxHs59WpypuFsrKPKJ1+bTOQRalDOvjKiQd2
D4bFAOJqQ4YI/lF5T0K20S+TKYSpncwO4jmuIcEIHKNxp+VOjQdJv+Hzi1ezJq5KXi1+KPpLk1A9
ESFdfZg3bRENp0sAw8ZLr1+8TeICYruJwVvTKgmsyPfnhEuqX6/qVvgtMfnnLOIw5pB1oUefRNBI
GxXCU2TEDYMAzVKqWgxrfO3bO/a7FRJSj9Y7+xHMjxnwDjAmN5ZjYhByGNP619KsJ+41fLAUC0p9
yIed1V2/z2EM7anSlUzM/wQWGDOXvAz6b83x4SA4K9q2jw/TGikCnrIJqbYskqV+1nIyct5LCJ7e
RFD467CEY0q1WcJrQ8CUg3dUWY6PRBCZ+V89gCmALx0+ZzlhJefvOZKrOstfnJgxiiBOJJk7xrGm
DlT0m5g31IYJ/YrkpSzKQazwEbCGQLoTXB8nviBpAPDLUU9pkvRoSW3ZilTLCPV5VRMQL11Pzgyl
PEjb/pQfEEHFKQio9wuSqi3rFdPWdAjw+7OJZeY+mDGlUFPa1/MPHp0stPSlvaGvOyA70YyLlx/a
HFOTTa1ZFYHOPrlYu/P+GnsV3RRbl6R78Ue49LJVceB0VNW15HAh0aDv/7gytmPU6XIQ5zt+UKV2
ZEp6tSBgQH66pbrOH8EVeFlbBsxYYMCYvuUNRnXHldyJR389Z5jF5q64kj3vAD8Qi5BlzHpiozpg
lW5Zz2/A7WwuTTmn67rh/tCyVfOvRSv4y+ZdzxucKlzH9cD5OL31QT+jmBojRnlvOyzneNspKw1I
n6NKNcypAfdTsFZnNlZdJ1sHRrjBPAmCo5yHy+ld9XKoamk/zXqWA0N3J5KjegFL6DCL+5H/x7m9
n5edTlsZfgwZDycThS8MacxNgnMI3mbOUUtXnkURxKgnGurBuyh8NuGKGGlgGpxQ+W3LfPCgROnM
BDRF/0mH4/Bfn8jhvAXGB+UxVgYJQdw/s/NqStIiPsctDEDgGXsvceCXXOAPd1ufymiuO320eGSh
4zCtf7OO43ygh6PSU0Q99a7Ei3ZAH8xA818iiNz2oXBNwrbeFOVK66ezA9bk86bar7Mji0c3AJjC
gXx2aBxYfhhNiZ6BOgkhjTPAkjlWlrm+bZXRwgfCTZwq2eM/zy5dK5SeDpqjInJPNeHos2FJswsn
s/cQLElySDrpblUq2BiWywWChV3L5bdFaG3z/x+oN75oTHV4Q2BlpY5zV+WtMU1jxNirIy3z+eH9
63UWzCCsXU0+BnSGhBnVUvN6BkwXQDfuHdHKscQVjfuzgCBKleuo3L813BSA4TwdAhqFUs4bS6CR
g3C9wiFR5XddRFaNTprlciy96t8LYZWdNUqRHgyW90Seyj54SlIrN09orTgd2oOWvhE/lE/G2lsM
Mngb0e7KzQcb1BoNozwjPIS85qTihnHL/+g1EBE+g/VC+QCiCJIkPs1ItWjUO/+mdFM/h8tCKDYC
GuiyOkfbXJ7WwcgqBUDF9sxOB+DPGVyAiDW0oDeMDw6OJ59E4Swzh4aMs8b6cChPaheF9GSYXfS7
Pbgsfw1OUWN4cIB40qfDleMK9mRgHzuEDBw+cSco4Sw26b/ppNZAGo+YPnaWXH9KdrO8FLDgR1NS
nItFdNHg9Ghm5+ECqc1vnAaS8v7DeDddGWRvUOF6S/z9sLKL1WpVTusraDopetzMyPlRoz4m+pWl
+pHrBAau3HuQ3n3NtA2Hf6KgWSlGhdSGtNdxzfwc017WycDTLwJaAGSPFMlU+xSa5+HPK0IzUouE
0rO+Hu34wIfULXZaXvG81sPV+6xlKPs8JCJW7PltSkqIKWhzuvApAosftR/6dAyYOkMzSdBv1M7j
8YEdwvYtk3dmmxRefHj+1W5N3X5/Lf4SWmu1t/IlHbIaYFZhKZeF8rdgrlOox3087mSGZxOnqrBA
oQbzQ1de7GYTxZNqWbhA1kt9Q3m+aPV57GSwThzJ2taIKWEqw81t96+IAXGfxX3q9PcVK2wUfdDx
4uI4ohA7dAWk8wn7wghSkMs5fA1o2G+DeBdXjqERi5+r06blk0z1WSAWh+ARw+/s6qJ0IT/mawXE
ek76fdmuYiXoezoAKrcXczB6gqh3cmT1xB0Pc6ZCY6B21v9rv34ZaARVUw7nOlVrRFw/k2+OXFFf
rCqrRHqjcOsBFBIE1JeEA8mzF4WT1w1kdA8dk68bhsONdc/JKurTmQeRys7N076X8E9xmyG86QGZ
sH5LIYUwP0o+Fmoxn8Awi3c6SBMp0V11HU10+yAbz/c7J2bduhwvLEHqV8hjJ1OMiPw4HbqwgiwX
Pyc1fmXNZDKvU7QtWpdOSBRl6CWIDFDFEDnufN4mKXrEhpwMYjhnd+gPM70TAcBIegeVdzyk3GN1
+zBFop87KtkQ3exxQAq5JCQmueX20k+canyyo5zMcXK8Y0oitA8dfwmNadASmNXdO9D4EeM1ov4V
IIGcp/i319ukznMwGRU156UnzbonzI0q5yr9BDMfUrWPCT8MZXnof5wIoTarga8fd1LzVsxmzG+2
MvlWpRUqkl+49VUVGvXl1TvwnXCqeaN8n0pDaGhDmHGhHnT2NVcSDD4zzbbJmKHCCfbfdvXCrOaK
KLwhfYjmAhaSlPWHnpHn4BxZGPn/i9v4pv192tWj/KUttDpqH47wXEIfwA1VpS1eksXDTfCgyMTF
/xyHACJDSa1HbooK66WuGDi9Ntrm1OnJDLPivI7Ex+E8dqqJOfFZMvwCXy8fhgIMwYqxuLLsjlgZ
KtgnO6qzF9Mu/60E6ozYjH3HkU77bW7Ih2rnjdjamAwKwcbcbOxs/WckCMIn0Y40gHgqpNGA/ulF
bLN1Qnz0ZVUSr0C3DIQc4IhwGkvimRBNEqksIHDgA2+10wSZ1K+p98lnA311nje11FcOmmw3BW5W
1H5FqpttAugfd5jjv/htm9SJsDfgkW2jZAqIKcXdX3UbY8mhnvHyEod3Eq7hTX96EJ1+NyHoZjk3
796mmRh+Mf8RD47xtJyBTLrnqaPbLNiBisT+kFmZ2p/87ydT4jxTbA3dh48ig6xAKSOxpUGnPqqy
Df5DcTrqRBe9E+eb9C8/9qDCfO4Wm4nXDAs1bhbH3qUC+jmLVSRX76glPLrJw19g7MoiZqor/vld
HQr32FsEPCuz+BpGouMGzNo7ihu0K8F7cbMxFKfADbQ1Bhnmq2DHVG3Bj3Myd0q1s/IjHufC5i2a
3zkilZ+/0L8ja5N7sga80NMVGatP5630P76+Ye/ockBg6n65hRC9GIKW4IgQHT7wRFx4p07uEGnx
TDleztYPOW9Keglg6Ouh8z2yA56haq+qEOD0fjvhMPnGFfLx8yuOrgGdvmOpd0QL395+W98QqGO8
DfxZ3K59oc1jkLvZRHdLA2vCHCDbROY9lsi0L+ATOFnHgOPGaBjBs9ar9vcM7OAG9MDLvPMHPZxb
PZpAE4Ea8sivxE4f3hkMJX0Xvq/5QTJtf7tNlcY4ywZaN2T5faDkvDuAC8/gIniYtpbXwaNcX3AC
K09SBbzzzrEYOJTfrnNo6xU9H/D7oQCS97F7koSYvj99+Ip96HyB7FbjT0eu1NvpWccmBLZA92g8
bqOMXe3BEZikDYSVxqs70ruIqJH7doyCEfYfrNK12xK+6Bhxks5kW+9MYewi2/9Dgcy+NF3ud/yX
8VAXNF5PfFJo/vzNXu/ddO4JKZfBRODGiHlEW1+OkxXYxMXu8GFlqWR4tt7uS16wr7eob3PGAvu+
2lb+otA/KEbhk4RaptXc2lrIvjwbOe34j+5I5E1/TmpvDS84HWO0LSMgXJIsghhWUJkE9JtewWwr
flGqmZbUKUx+EDLgC0/p3B7jdYBr/WfEAYGluSG8TPHXm/Th+XHPT36KNn2WYRxgPL6eu6iZpacT
R1Uw16bwqtbmDXwFA6wnmsDbiV/k1YgWIDMSkCVGHBXg077rZQtfoS266YKoFUvbl/wu6g+lti3f
wwYBmyDNsVLbgfgJNwfbQ0z0maBgFbyLU646BpaSUHKBGrWcYuFgEJfXCviCPRta8RYduNpdkS3F
aHfbv/kDSA8dii0IGhSKy9f+2yWpJXVdgMUlYlJtu1KbpZ6ywVde87dylwRokgWbCdg8vtZ14CXl
uT1Oe3DD5NUl06NjEG+IM8g5qZEF1L6Gec/xVTi3+S1tt3tzi6cdqdxW8q00ii3KzN99sWwn3dtI
KBi+z8RaefNx7uNaCrFViNfXfESaI6I58h+cSleg/nwnJgOI8jqZ0ZnX+g24tiq2qB4v7c/Id8Ce
fArzELrmcltpT8gMVKFsBiXKwxlGtP2EEh5BBnCLtk/Bhjmuj1BVQlVGXkmwqaBkpFwhEmYQqxt4
79Zk/NkhoNtS4SeC0i0M5Bp22R7TQM7P/XiKDzumZoBLiFQ55UJjfi83eHaPArG2x/n7Y3c+9rRS
kHvOuRYgKpWgYqz/GeGlxsUiWPLhk7L4tt8T4/Mqn4eyoI8QCVQqJqVYdMRnt5E7cy4VA8fxcWnJ
H/FdfVmP7hTE01p0W71WoEILC71yvvBRYz9BZd7sQKAvFNC1GIuDzcy8X0z4VCFeQpb/y3zH5Ybu
SkvqCRaIceN3Yk2+TGkdJtm9SbiDdFVXOnoHr5RGxzLdHG5K0WWgH7GLUxK7v2W3WgI9xUtibNuQ
M+f/gZv8l8c90B/FTj2W57HHxAmW0gdFGTLf8U6o0nm+pZveYc2jEu4CtLJuzM/NXioGMnIJwbcO
ofi9r71GEMHvTj2vsQWmnIdtBy9GhccbPv6mZyxXpQf54y73C1u78y6o4KbjARcw0+UZ8eCcpm/q
wVRuE3HGEwgcp3IijK/WPZKfgHezWN/LYWqRi2b9Z6XQSVapCw63/NLbr7AFutyn1X94pxcS+z6b
yCzzQheVvLnCuDgK7AVxyrddoovVYl8HxZAHBq5Us3re5mSaEtyBfU+ZSo+Aer0Aws+ibJ0WmWmQ
vfq1j2Rh8lhU3Ejwrb5z5oM1maArruf00dSOJ7GRhnuUD48W3dP1hM48NACtJkt9xwW18vT5Zf1A
EGg15QnBp11HhfQTJ/3mSJCBbhO5ptBsZkQBQ3hUARIyjjk11EDGpxjYZyDgGhB6YToUT7G14PyA
eu3uh/EoFe5DyAoI0bLAmL76XgZm+ZXf+kCoh2Fd/gEgtZdjO9hlxekM/DKuUbWWZezPHCYuZ9gJ
Uon8D2rru1SQFS7UiEwGZ995nzgKpLAAL4fL5lJG1nWmkODsSxLXDfQvdG6nXyAnMNZWz0zi9iiJ
NnMpJOrpxzPqe6o+YOqK2A9xtpVoBqEBd7lItRYEW2OZ9CeR2z5BOult1xUAH2FSG65TwN4pLam+
Gpgztirsb/z1V/i1Hf4cau7seEYcIIEDfBzZ0pWZN6fAkuO1CRbcVpcn1gToDGzhIB/wdjt4ZTqs
pFgomY5xBxrg3VoGeiZJZLBMUXRx6LEakSkwgiBs4fGrAoje0Xb5NkOY4IUrBgsSBJuu9qC3gOjn
hXzKMjQNzAjKXaTUqzcfshvvVvET5t//6MNQLuyUy42SJAYmT7SNQN6tFfA+oVivMK9c6qVYJo+v
C8s5tdWY4eohX+EtZ0RBiDw1UEwfRtnr8K7ZxfZOU+WzwdIN5h4Cx/HE3ZzeuucfLZW/UIfc2G/v
sswtGnd7YLBgrG6LljIpQIMLdgCUqsmkcEt4JH8QAq3DNUiRNAwdXtRclCFsgAA+wqzFsdvLX8ow
rpkSz9Hvztev+dTZAdsngq5encykR1ztdWud9HUbCzhvIRb9nYZGTUWthjUfynwJ/0Wyjk5IJzb1
soffOGy4QyTYvo68co+r5z6pho9xS5EYdzM3ggz+RwEQ3tAwkpu31NmaziD6YMPe89Jr6jAoBC9g
1Z91nnTJa0x26S3fg/JqEYgwVIQHf6U2sgBRyp6UHmX/hb3+4IDyT9EgGdLy35fA0yaPv0fS9Md+
LaAh8R2WAGo5hrhiqcaAcaMPXDf6VN4qyz4k0KM734IW5lhGHEtG3nB6aMRZEKC6ESrm5bC+I0A0
mtQz8gY6L2Daakp+GSfrGwDlD5DePLkHRF4SnhwM9CN0HxiMkcwWvXhFoA+lwV58QM8tYOXi+FNO
btwEIPXt9MUzlHyiNWG0vKTkZo8b2yUtoHkRav62/IWYEoGsc2+UliDdkz3ofGOeYus3W+XKTh+n
em5SQpUeDzZOR6c4fENbufKC8bsoAKJd4PCIlcT7+jkcf39PvQ4A6tjw9UIZUmBY/pKR6hdAqu+u
hHhWMjb5LZd5yCfVcRX2s4eyTG2xg2pctU/FYsAlz4a3sHgzFfjRhvOB82AewCuLy0RuLpkXRnel
7bw46E5XNzdky5eWcWjxcevdS7ta2NT2Zll4Rm/hTaFkLC01gfLUiGPi0jutUWQlXJA4eHjeUAuY
ZDtVUWLtnYKoivJr2AX37A4nbGb+8ElwCRetoTI+EVf40MjhAz8fWrybtu+rSf9I0hlMWfnIJ9s5
cvTe1U5RqSnbjmj+GfNaGCGQS+HFfs0GEQkY3mF9ZDMxMpDFoj1g3aXxv+mOgxeM/CHmkRqI5pqT
2hzCMw9Xuf3MlVQMqImEU6kydHthOc8Gt/eFNvFw/HR1bRpcXwgoFRIvlSt1nuGKVjbBUqoFeUXZ
nWqupYMwDwB2MZL6XUP/ZBtdwBhBohmEZQzSbpajBKvqjE2Oq5is32Gol9V/7sdOmrvy0kaGMm9L
gC43ZcE99Ot62MRF3c6n63slXAppfVAIpUZWakUwMdprAL+/t7a+brrLjBYk8CMGK7gVhHBcE4bM
bkjriBYpu2/L7RuBM5cDamaoFHhOWc0GRNbBLoydyvzpcmYk2YtL6B6DUreiK6xLO7IO+9BJ2LJ6
oB95JvkgYeYDS6SERGSCkZo4TM+ZIQ/3lIyLkqcNl/PSQVxqRCIBjYvn+xjvvQQmn3fSncLIIcAF
gLUutlgTrLCa8zOeFAvYirKPh1/uv068A5OqsvL4zIi+WqxfhUPksu3l1MnwY3U+evW72kdjvBM2
SNZToSQuMKFvwOi9NK42vTXqNjkbLjBt3oIA7YSDFh+e6VHxTm2W/eJTuQsnNtKVaF7KFi3wilQW
K0NFkr90nCtyq4138qZQW2gsHbxKOaH4h8yFUddrICHvGtaXdGY7Seoz7BVTlhmB5+OnJeFmN/nE
osp9RUNNaEZHsMUdurz3MppaMqkS+LjPpGJvsTbc7y8j7uUHe0pzTYpweysSzbKQjv9r9IO7foL/
jzm34m190nmurPgo+KlKDwdTTgSJfeyQsvIrlPm4LHGH4p6P7NsEDCi4GuE7Rbz5w6aU77PYpnD+
o9zeFLStrh7H0MKb/TRIjAiCCsCVXFK2PbKd8pScUxvm5B9CbFXawwJfENW7F1qrS8SZQ8AkExX+
lrzAm8tgApp13el5q614okgzZlqS/5Px92Ub+0pxbWouQYZQCKbrq/U3b4qcS/APXu46yYKWxBXl
jBQwySQCp9YCR0fm8CA37qI2xT0p2JmbDF3uhH1Nijxm/3E54pDpmGA3TYyyXlOzvQ585Oqr2x/I
pCnJeVtCNWV11XPGmYdUr2xn3Uuk/BW7XiF6U17if2dHcwATr2z+YPUXHPI6AzDJ5tLu8sM2Bu9K
XbXaCUJ4vK8oHusb68MuxTvHArBJ7GJyT9IVff6n6YuDcO05lMQhwpPGopVGgzvh+W8V/6eAKPAU
uhgCv22dMLtVaIw7WfwS1cQLlFlogEkHaivqdAq/E9jgX8loWzkhCLwWAAlAMDn1GZowAbbkZFej
3ITe0VO55Ka7u1LtfbKQniCUUJmEcYfpNGv1zVyITqURgqhkyq3qr+hmf5BesT9o7xJVj1qPdl2/
8mVhPgFAfQPMKz9ZzXZi2O9dpD++7jQyxwMHVZxyCiUyN7eHsJSXaclwa/p0bSDO/VfXFzHwhc82
BePG4P7JrEBpRSu6xyfl7l52QC7d8xSxk7auDYArWTI+GL46lJW2RNDtzBwFPziVn4VKGd3qUbxX
yt1jHJ6oi4DZlQMG6fK3+0CFWilPKJyJ4pgNTU5R6QB7Tgy0j86kYafqlEfC+4ZChMZVnncGrU8u
3qZ8LuB1OXJW3ktieah0TUQATkJlUtnLctTTaSrJLTPWaIhtsg7HqU4oyNVhTUhLMef1t+M1u/v4
nE8K4ztHKZsLHO+Iua//NtkYD27XPPZOls7VhVJSx4ayUfa75smBpZkIVPlJjVNbDtqKgVApJRvJ
5BncwBEuz6lWfEnAYGwyvgP6hkhBKTpDDcz6zPtDMChKDdI8g/852TsUE+VBGYzQ8QQtDMRzNH7A
ja3gj1hZ8vucKDFulSXnAGAgucQa33tBp30X8F7XeEdUt6Y7szK07B2PskI7lbEkxRmMwZ65TsZ9
FsBfuPKsADuL9phTYIaZbItVh63ugaTjPxHVn1yZV3kBfF83N/QcwKXBn1WVC69CN4sPgkTtNlxU
ieSbwGCA6H8wYYkRAfkPxl5NmmpeO3wiiGI5Wdf7gBg6ZejnPjiP6a3bR1xmdrjZXO32wQSHRS3N
qI1H91Zn3TmY6f+GWSJm7/pqxaPkG21CnpoBmqgkje+FacJbufoJgge58MgHADyhhFfnXuNsQKYy
0y0PSz3T98jm1Q4w+Fd4knJ5U6gjG08FMUybmE1M8uVCGLmE8jSqpdK6WpwqorTazgGgFmz/980o
xaLdvVFo5iSfmFgs8taEyWzq/bcD7oQL1gyAXi7Sz7NmhHgXPXdx3gLX+BsjCv/D5CotHMyT2j6q
KT0vmj2I6Y/iKJjVKl3G+O9Gl6nPhGKLRRXjDjobpoVpfYrw38ZwVRaID8tYRF2U6OuhTIUdrVJd
dlEdWXepst1CRdsuEI5ErS1oOvD8SdI7Y6VIIrGWc/yE4zKQsByt0qIad/sq7/iVxUtMFN7uHCxI
ek6aGkg2dvMWTft8e7NzXRJeu6GgjYRnEuFLOQXxigrEP2xK7CeOrdeP2dE6FhJjSBm6FXyUAmtL
nwbQUsiMtBP776mi3DnwISXuwHXFdDquh33RUq77pi9hukPTmCYBduWYKpCWZgf5GvWY9z5av28D
nrbtbaCUNFl2rQWjVM+eIsnQ6PKUb+F20PzovMlGqFCfuqzffzDN1/mZFK0LA6tIh6LKO8D1Rkbb
NzgazECJJsXj1V9pInO1GpOgDiL7MbhoDwPUKJo3k00D4XfSefmHDG/W7RPAYGQ7/4Ox1f7g6ZaD
B6Hcl4XGiBM8oo/71OrGqEC5lo2JWKTZTQ1S9eWj8twRp/y4N9S8BVm93WfQ6cZos1pIabbQNRGy
+VfrhFcjlaBa/OGq9LbYe2hGcLCdJ5Cr2+SxF4C5WXHFTrzL31+aZBNPcMfEuJzx1x7ud0HEtiHh
o5Fvy5ZrCYCe90F9Ez1Z/jxc3Pfa+TonJpRVx1uTkKn/AR5383ah62miweWHNv7Sq4V5iDUF4nJd
0Vbs+fs8acOpS3w12AhJ5ptNQad0NwY5KNPd9kPiB5Z/A4Uqpfojlr4E5C217kaNp2iC6fTIINAT
MJ2sfzzTCNk1KlkN3KI/z+lpGfBuNiby/uuk8Xb/jjJVvZMoSovs6ZtLiMxXZlnw6OKGUARU7qPy
dIr99l6j+CLLSNe4ggdoIIzkA6AqVfOBYZ0blfLOk1EY49vbMauIW4IjE7PpKOf9G7W+VmLvhhD+
X54pjISn1e2AcUgWSWJcAvgnqx27MYKOEFJHL0pwjcwPhCnNQMOLqlsVgMN7z8OcG9QEHeXSbzMr
njtVYq2oWLo8/otyXr4wpojdnT59fEDW8ilWEmu0zLq+lsKQhQeQlzl+/W2nwOzXzdMiNp/bP/U8
h8VU15ipSvj/ydVcTYB6cacRMAcvXCeanZD/rM4l1XvnV1zUih2/qdbk1WurI/mWo1vrya8UfWeS
kHZKsG4L8RgAm4ANKrg53qCrDU4bT0iWISHdduEsHi07Mi1SUSlPJPKUEo/gXW3cuHukGDPXiKhf
+CiyqJh6N6WD7zPNsQ/4BGChH2q63zdXCfwIfnAg1T7h4zcRM0h6eXNyls8xkTAjDpj2EGd4Kd4A
s/SQrBJWfc7eD1nmhy9kOv1VqhCSXGCko3oGqN0HCMZlPlT15QmcD/3oPoyIU4/pzaE/XODVABD4
Z0gUE50/t7KeRlKLEyZudR5ZtsMcRInbzTJK3L7iqFCihKx7GTv6m8oJwjFUqQx74MSZ1u5W6x4i
vzjoq2/K5Hh+/y8cDmT1vX+VuVFFh3AYVcDBHi+WW8OujRuOcV+3ncWSv+8GHcjkejXqTTTMMJhG
Q8JEYrVZqT/q42Bp5cxbF/HkIIdBuQRFzwhkGpWMbLKLUgfF+LX4+kgHikWT+L921jGtOClk9mz5
T3KLQwofz6BaQKConuSyrBois8szwD8Yw5ntqRkSvdoiKgHPci0+sVcJdPVQlz876KO+pXHK69TE
TfB+URFFsLCewmzQMqIjpyJKkCcnXxQ/GSkyVrIP2qUGEa2USbuLRh5bwtkj4cL/2q48mjw5ANvB
7BU/7dE8QspNuRmoXqYuhS1/Ae8ntzbd7hMUhcq7J6jGtd5x9uoJnilUac7HzVHrKrc0i1VzCQxA
/fISPFqA/E19rYZiWpcaqWo3Em330G5uNH+hLka8ThJ7XhTDxrmYKdk/W8GEO2TnKF5+ZeHQ5/WG
6hnt7ELwvYcYk8bdmlyLVRNssd3V+D+G3GxlrCzxV/NtP4SEgLcMcwPWIbEQNkBtIJU85SQfkXHP
9HDMGSBzjyPCSm4sBsE394qbdLLO6v1EfsbDqpi44aA+3lFOH/4kvqPhqZSMZ5pPW7yTecN6CDZe
NtAict0TMVhG2a+LInOzkscEWCd622wJw193C2TJgTUEuzyrHdvpcelMjKIKpon0FeHNtv/82/+u
IoIKqt0lC+FjGQe0EforwHo4d9vNPj27fS0+vSuQ1+BR7yKVAHH0JNFufNHsR6/ojqgGEiQReWT6
iwg+R4JTtrJyBr1/a7hiVCy/wF5WrSjkzDEDm5RkLDJ8i8tQjjh14r5f5ezQtanNTZeOiBvjz5CR
fnjzNEz5L/d3zKrKguNYHh04nfpPuNH2qDLzPXWIgHCJL/HHtL65qgb4yw88ycaENhk9TJdVzCW8
PEs3aehpT6R9r5ztHhayzg5LcLYDfMbjWXDHaHMuGsrMByjG27sEA/rycBmwnCOaQSmlXaX8TSeZ
sMTfM6le2M9DEBbIFJUOh1YNPNhXe15k/c5sHfSPryvYt3ZMW/Cu5Ga2OYKRWBR4DRdwAIORDjVj
E+EiG2mt2v3xkZcqanqf7wwjecIM+dgTEM3M29Ujne6IVF+89J7po+J8/AuHJlZOfhsy4hsrB7+D
SO6FrBkBR5/1v34qjfZcbzX6mEJ2v+xWmrvQUt9orLf8gD5wbFjZK5YXikA1ojex7loNZi6NgtV5
1xl2PRcivDIZDPZsEfQggXCgpsHeSZ0n6svF2BDl1oV0v4ZeuepHbwyVimljfbsS3pRq1AcikvoY
eoZ4H2BasIep+yKzGOidOLUY2SrnjmumuN6jv+g10+5PyKbkzWcbaUiOUnWgv2FM+3fxcmsDtFxw
jzIoBn1pK0Z5axkkmRiDxF/CS5+9sxKCb5rwCIWL4m3FxZ7Uea/Z6CmgOo6ckdYfkUwxvDKepAMG
YK3A7MJrT1rYErm5pTfj0LXJrJjfwlUBmOQTRLHzhwggdZB0IeFxCZt+4RBfqu4UYGorJt/6j8tk
LDISzbzMQupj9m4pSpWVQ8t/QyLU0dGe37tiEMox668L6ytetWmJyJiAd9EaYNziXletDe5x0ERK
AQvIMzas932J96WGZG/GTUuRsYMy99b7zPScbXlAgMxmKz5SmjiXUBOKyMQQpDkQFFKO3O5srPOO
e0pr1MK1B/JxeMWfQPgkJW6o8SmCTMj54lkZQLK30b1aqgTdA1XqFYFcl7cNWuZlmVIVPzD1B4Ap
gVbfTr7pF7WK00cGw3PPwdXAvZ1K/5b/PA3sb5cVnprVNeh2LmAEci4WgAizCjty3nrOSVzNaIsP
1j+xbB1CsgUoTed8N4SHS290Mj4JFLc7DNL2R+u0kEH04eb5Lr4Po4shFLVgDdny1jI0xwm86hsf
Gm5MBxPf6yhwwKmBZ9/iL57BuyzMwccw0FEIEf7yS6QqZXWtQ7FzmmFe/BbqGYjIOAJhjex2hF6u
PF06ht40xYyBXmifhRAUfY0o9YTGRSpiMuLAc/GnuDWhEBiZDmXS69PsEFEfsOH0tqThazvMwSB3
EYr3um6IQ45v1ex9GxEGLs1EBc7ecxrvIm4GDRbpZSjDo1HUNCErCRq4hG6QjeEMssYfXsfZtBqz
CyeQaZx/Efu7AHgk2pft/Dj6u1XqN1QShi4MIZPnI/xsjJbw4rZxnvTLaw3VcaUMrENBb5O+tG9V
RXeW1XYmMzDLUA02bYm66vgBjimNS02hgY+padW4nevboclIKTw1iGEQHMKDh7unVJrAioSbtrPi
jYQGHpgbAAuwfjqbSvHCVD+ScdhLw06FfqJnyZHD1CWj78PPM1ntYc6qGjsBnDgYxTEfypuZtHyH
4vNAhLPE5sGf8uSOJLL1Gv9iFINFHLScJvvee5ftybLbFKK8BYQPZfLZF2AbE63PbHvra9eRw8oO
3vToSLpXcw+jO1+qjJ9SS7Jn7E/R2R6MlSRR0Ka7yG/gjmcq+icqOa3H0/IDvwUcFA5C2XvFJfnI
tIIxIgW5jUsBKGDvRzUZ/8sgrplWozsN/xkmKn80PhvyAq7bp5GJWWeu9Ti/HiIK6ZXiCeuRhnb/
QViqfAnN3ODVItscX1qvsAxN0H9tbCR2woY1dvD9QPCXdFyUnkhcZXxJAdYW8IiQqufiBDsUXTfM
2NVoVWlaUqKvSVSOGwu9IONucwNb9cPdllkjdkUWUN9OdEnSQJAyTlvbhCB2rGOQj6L3reIY8JbV
M3Fnz2x9iYqPGIiOAr9xhqhcfZwVrOFSAAmnEi/sHlBRsK5Y+Vbmg3YQaaXpR7eF7oCPPVGQieoJ
UK9cKGgW/G1aJomKrEd0TUOPJgnb+D4KOAfaVAP0a8WWeHsocMtRZ0q1hUbsREScGTxFV1/TlUPO
y+woXu/lCdP2ZeXx5FuOuqHk0RhgIE6jSukThWvPejOwV4HpCmMwbw7i7kwodWXwxT36yU/w+jDT
QF0I5BpHVyeGZYu6VQdEfCwVA2wAh7N72x2Hp2cIpppoxGFLdU4p2U0CcrTcOeJ7oMwCmwQBGTXy
f/LkdD6hOPwJeGZLtFwTkYCy/lUdhlatQgnYKMEwSCdcjLTEdrAj9qnV1VYRAqMbtWYJq5q8TVT6
TA613qNrtlKMGG1WDKnx4DcxKH5P8h8pIkRbqlgoXQLk/5BogjJjNqU7hW8KdhHHoXJqq1pwPCBi
stkiN/ZU7QEhOO8lYryUGQzUpQJfZkwuf1ypeY5HAu42VpzYl77SalCfEf9lwQBRN4pjjqk/cgVW
fjisdEIvT4VobO+4k2/K/nOnIXPOe8++VqZHt95Mg+mN/JTDkfyxhWfktx23HoZ5GkzNDi3UDbwk
UuTVveX+JhCyMBce9GSwbSbU9kvn1UQqBrFmAAkQ/4qdEYFgClJDOoOovKsxg3H3HFyHzVmFjTEL
U7fChYND3caMFV5hnoh1BD+aVnlbThDhzjZTnmQ+ZaQlgBiC9tdpQxlRL+d9EKeQEvALB0T4G4KA
0rRc46gcR6uTN8jFHsBtzwNwvLairvOg3CzFjus+cFo9YWk3XT8VnoVJWb0ZxU2M0fxT1DeUnC1K
sv0P07AFrE//jUOVFgq8DXc3hQpttVCm2p8s1XPnR/KfY+YPsTI7NRwAwQdZLKDTRd9XZBHPcENz
R4ifscTkk7BUNo3ArVg0kK7nzaECLbAQwozPcxxiHDaArhMu2IC/wC6Xqxt9IdU0fvZ/8sU6HDE+
AKRvF5XvaxsMNdpUvxYgxUkMknr1PgacaK6cylZOzWq0VXRX4kre1TPxzn3P0dIYtfu/4raLModG
zf0teOyL2deCegUDoNSnfMdP/7Ke1jb906MsZToI4FWUD0yLaWlPNlgYoUvcU+BI5NKOnqEYfyif
gHKvgSbOW7RuCQ4N4K01OBTWujjbxskfyqrTGDgSn4Af6b4aeyZqxSg98wlGEYpIs2EiU5wYXv1s
GqpkSA5GnUSSLozyMQEP+vLjRkldkE6J1F+ibpSWgdhIJvtltKEjCFDfsGBWJ6ckwAXASS6qJDN0
j41Hw2hiJunWWYb0ErjkMPzbpEU/2XkoR6ciFs4GzR6VgT+myAAkrpz3DRCs8XrzHGW/wRm4G11a
ttKC3+blVZmP67U5zZMuvLLSuFc2aRmKmktB2xjtZ9PDaKxyjBCFOzyW86O8dz9NE7wYwMSoI1jO
A6bmbZ2BLAP8POJvLhYtv6fN6VTmF7/JR5dgsPrDeVE6xkUnn6ebrj91JhYw9S3hlrOC3N1LDYmO
qlXZRIrYpj2sk4AuE58UpW9Wyg6gncowwDIi4KrUDBVW4PdQrAckz6o7QQy4MsbiSMTw8Osf11R5
I1WGfSIGJ6Dhox+l7/LQRfFwBFPHAKTJrqoCjwfFKY7MBCYgLrwqff5+c/Nca1kaaYVw/rVeUdSE
vySjG60FZnUBCM/xaVhuaTo3CJuRC0A4qt7zICoRnepKmqd0xceyr5NI2Sys/OXK7Lj13lNiLc40
hYrq6cQQF9FWxvf5xVnFKEjGjIyfQXSWWV2SXHKfDtB3vP8h1NOflxfZsM1OMZIS767uJ8Ax/JTo
Vppb0BU2ygKvPIo8aDuFUAjtZtj+A2NLf1KYnzTSZqjD9USHm0LsmeViGXmBeTSFgcrabAEdR6Xj
DjdzHu6H/jPAztRIRR8tR1F9zB6+KQTJbUt1GP1GLvu8XlgEVfDmiult6NAwLPXid9gScidbRCbC
aUaYkjA9HNQKsglPeyACIjLT9C2pFU+WUocO0KzQDLjOMvqXCirCgg/A6yia68zo8FBtN5t/FkMv
5+ixFTE4DamCD80u5Zm0n+y1iMbTqZzC7OPj5RfafDEKudR86hdh3+GyIw06OHZQZFo0jZViAJcG
g73H87Jham0j+3dpoX1IfzM80uYh/5v8xlPQL4ztYmv4suEmFMK9Uh5Lj6qobT+jLt9DmQXaKCiV
KKP9emM4uX6yHk0mVwWPy4kSVsR33KW3nYOyXcLSQ0LYdRGiYoWu24C3xpBZDwnXtadiiYdgIREh
C6HkkrviIsbERu6jjjmua79H/+Ph7pYe4cuvrcUJRNu2zrhbKqU09P3pq809zMs67C5B8NEeJAmF
Mi8zhLvDjpPBSgmHs4MesJyjEUO39BcbJVUnEegOKvGE+c5C+htrXwqOyWrO01vhzThMcp6LvGCO
nbDIKJsv6xmKKQprupWZkt/OTmHn+Wm4r7Bkbrfb1cUO+UWWdnUHMowP40Py9SWBaxDoFJWKtp6V
d8CtEimSASYsciQKBSmzcexoGizNqiUHqul4JCPvYRqsuvI/zUtAVXblQ+ahw7KUjlddIA/sSWVx
7PN2UWDaG22Bgkiul/zEI4lAMPap5OFeqC384kdyD8DRkhL4TkHZgpttW3ICN4RnNVtaTdBGGwTa
lJywRIqz2nHcgx+TmlS52/UEnbLQVSD7xlwMutNNixWz8UbwtTL0c39YKXC9XgTeoP1IQbqUrfat
FzYmmI4ulYnAVRPxrfSOlYB5dbQQgup3Et7CNL/Gn811v3MhejXB/0WRX2KuGOnE1FIFe8cK3h18
s2LvzgkcnLeo2O6ZJyk38pMXjQlu8B3+LxtY2l/6gaTrcrX8BpexL25yZiCPG/lUIgvIQRa3XnSQ
5Phhhbu2l4l1cr59LwHnBtZXNWqsBI/Oc2dB/lFSIB3dWlhc8KNTEeFbOzMDYSLiBfnJrif/+cLz
SpVB1lN0rzOrPM2wCcD7Kl//wcI2Y7pp1VMLErUFUjDbiAG2mPQiz2sUjmlqdzec3KWc0yVVxRj+
7Y3T486JeNa5DhnOZrCK4itAJj8tzfpG0q6Q+mYkCW2KbN6Ytx7AzFAOCniu0vCYF5rPyRLsjJWw
phH4Bi2Lf485qfBbSYWEvMdtmQ6s3tWPdO03gdSM985y0EgH9pqMSXFbX4BxiAFL6vFYipQCckSR
xEnb0quNmxYQkPoBPAHuUFzgUYvCDNemJ6Hmmz02O+vkRs+fmYXtRyZMspAMSvrm/Pax9mPzKnKX
lBEKAbV7veL7cnD4rCczdmCcZoLgSqXyGNaV3XegFZ+IyFxfNmv1hHPOqxCv59WcO7enpNBKr/1D
PJMmerDPwMcJ91RlfLeLnaZlDakIILX97yuqV6ipPH1A+gcSsX/liXQNKnf04/BMw28r8+9JFUXo
OAbTg4rPdveivZjnjWimhs/dlMJd82HnK66Mt7gOGt2KMlB4KFduGYrKZZGBPogakIonLbZOcZZx
77hv9mIrQ2NpQA+zKmP/rMbJqUzgx+JyYTSDeIXIUPs527E1az5LwxRiWrDO7KsBhwoR32yuYdsm
sKFRepXU3+jQmw2DYCJvbspB09vB346DoSrjuIqITwZiNLJKXSkx1OzY/9SZKguSVqALEQ8ZNhPH
uumnoQgGpDk310ZeF5l5V/qBCVDqpgahzcHVASypaOfK0CLuAMJzj3dU6uMheqyt3n7+QDw+Fv52
HavcuUjf3nltMP7gL5SLbg8yjNKmeAeyrulzHR4buR+UJK1jvd8i2VM9ib/gCX9KOfiswZlfFonA
VjurhqRcdmEZGs1T7UoCOXBuqZbwLyGqLiZ+r8y3VCncqUp2DRIQtjrfK23ZJswqbUv4jBmUFXC9
JC04UMWbKwCP5j3kTReqjlsfs0gw9ztsHDVHqe3629MO6el7nYEX7S+MkLTGPX8n88P40jKviEiC
AI0Ifl4iKXVkcaoJNneXNM44t35uFyMkA/KxM2m1ea7MDkX8nyYBYTtGVAtVql8eJnlVs4ClpFl8
cAL103O4mqhSgdKT6htjhryRHfsEp3Bss8uUCHIB+wEHKmxVFmzmcn0TtOMtUQuECvfgUNFgacRG
0BM28Af1N2k4MAueRpTxS7ZJ0RCwbt8x3a5w6SUuvKVkVZHYnxQxu8rjEP+cd+dCIMrxhSb5L095
ixh/YStpifSD2a2wqy+giRNAyTnQ2Zfa/M3Zmq/VFA0k13nqTO+J3cmA9c+PwBRoI6nXRPq+q239
FrSBLUonQWJOMQmuNLcXwYebjJeZelNWJ09cQT0acUtPoy1SRjG4uL7s/qF4DBILb3F5e0HLkpBP
4MjnG4VmgHlM8NUePOXb0WPj0iYtANiuxKtNLnvfuVd7rHrctr9SA0e/gKaQNuyHU0aWYpaC43JN
g+BFRvFBuhbf9ya7GEris0mNbhbsNhGyxTDkw7poIRDRlrVdUVISkby8Uoo3TvbVx9LXPguOIwD7
qKdOIpLJYQz5YwvcLfzYu+CBhlHi/AA6IK7GvOq64Dt5TUmRfid14ekid7lxyYCsWgd1jhBGtjpA
5LEbzscGmHtoEfjq24BKXPM+fz3th7vbvn5ZVsBGCgBtbzRjKflFxqTBc4+npJXNOfNpgUsNtWVw
7BVOgAd5JUODaMiQqPHBKxMMptWU5+DXwGz/D2F+mnL2+jZ4zVjC/Z5ZMCaIzB474B7Yo7zGCUwc
kHh05GGOAeIG3Ayn/mTyB2AOSIkfYTiaE+NjDg7kWaoOEJnKLh3wlJx0LF0zLExAOJsqRG/nJx7G
8PvcN8RxFkGd4sH/RlcYYDD0QI33P4FQkW2/02buYByJOJHM/e5i0EIJbtl8haAEoi6ZjsmfNJZH
61XBdbSGfmpWV+t/oamK6bLq0QPFxSHTF5shSr/GAxSaFlGjQT9DO3Cmz7EINR/AgKz0nSRYW6Q+
Gt5XCDgJS+IM1bnLqhGlPCAJgPWJvVlumeB5ed93h7j7i7qLheK4xfP7yuZE8/eaWj0Rq2cIH8wk
qIEcHAcAWDm8h9Y0m80EnQdTgumJBX/OJUREp2m78DK0GZHspEZLdGVkwAoSTcbhn8nuOLAXYyyH
aC7tENUekBqvsFG9TbFmZWb2hPknorpbuQfTu+8a+UGHYD4ZHxhNn2pzF+FUygZY7SFYnhk+BVWm
7QCAg61ytE29ErEw3vSuo601yG36IlEC9EDjSR7f0x/wgTWxTlsmEpiU/LbaVjyojHg17va4DhYm
NderBAqgC20EJ5j7ixzwNl3+XA04+VLlN7SPbk3VfvXBaRXC3yHjsOCIo/qtXc4jIdfAepk0wMpb
gL2DzhXmFse/VkDUReoxgFuFeIHEa3uVSE8rSrN4TE0GkdDtuClLGekqMx68JbO1XDMJc+44JGaU
brw0UVIuSk+581UvzJsc2q/2sNOUZAhWouXd9XVy87DHqZLzUPBpMM7Fp9bc8pTreaQIcruYySSL
8onHN5VbHKaQgWhorI1u7ajPFp8DdBt9eTc5nhIiJwDE440fIff3se6Fsd6iwyNdrAcdj2PZ1Jnn
pfaTRXuSVEuh8Uzbjp+IIbG5qsCRUKytYIX3QAt8MiZ5JAztavASYMixLkxUbrds0TSJZ1Dc/ro6
weaV6FqpO+q/k5H1qvP7DH40gQ9zd3KK+8qdGQVLqPeOGnE08Z7J9lJnAgy4hsq7Hat7rBXk4/GG
ic4H74URd0CGt5D6LrdOsmavrko+hxChOrmyUQFZ5RFQA8fvRcHEiCYnlbMFJeuaZSvYBwe4yAEQ
CAsXjOaSKuMIqV1QHeIxFe4mg/oOK1HBnneOwODi2PoLHNFjNIxh8DgDvupNoojJwYP1ryV1VUoT
vCtlm8CTITW+446ZDD8ewim9nZlg+5GFmvxlGvEeWz0Nc581m1LHzdxVtx4jkz1WHvF2hp+4Bwi5
ueDqA/2OJOcX3d6tQK6hlJp1aLQJCAGyN1DdZ1Huka35NFLd/pcmmfAO0YGYWqlDcOtt3+vQwVj/
HX4lj+g1gxw1L0mJKu3Uwz8a1vtHbpJOlADmYrGyeNQhkXKf84zceYvp3V4kbvfdYHy1BcchJb8t
hyaW1Wzqegc3sH+C157lxJTA62o6WqgJfbllLUxe/lMWUh4RQw9jCycQ7CaPbxPl5C8xvXNP2u7u
Nm9ir24vbGfBA3+G43FJN7WrSlbEBx0AAtxTtxvBkYEfCIqKR5bLRG936U7ztGgOodRqvV6J8NBs
3C4RNwzsCs+FDU/nczL7Slk7uKVX22iTLLBuBFX92thEFfW3eG9yoJBp16kRcmlXwaunQ57R6XRl
Ry+SfOf7OBWZ1BW7fJDA1J5Yku0IBqYRKUGrbEK38AfODjAPeygsbqZiofJZVewtCngCf8c3lOtk
tknyzQtpYHtQQea4nS1tnVUG5sAJKcFDVqmhxwGAE33VbNdU3/1SA3MUw8XQtRh6QOWQHTkMvaOW
dm1SYwxtt6QwTAxHp+Lzgmg+Adfyi/Q2MZ0gV2DeG40H12FIDYETnas6sl18Qgn0CQU9qbJInhh5
pSQlPdKHTkRzRUh5Zbj/CEqVypehnrrI+RBWsH8rrC0q2tIh1GfTQcup7EeZsNCjnvy3ZSQ/7RE9
TzEVYg5NfFHTIV73iaH9W9UKrcQWyXrNTMA/NAln5Hygg48mviT/r0f8wVcEKOgyXzHhZqfUKoZm
kivv+M8Q6QbKFu8OjYhQ5Kq9AO1yqTLRiKtr15afekM64u3qfsInvdpTidZJBwEh2D6M5vi+6W5E
MSQk2tGteTDV4vetB0Vbs9u7yY0R7oao/os+e8yBjCSaxYE1ccq6gjkjDm49sswF8pP0UQngGDU0
P7EWJb11QSyBS3ktUmXq14SSNUUuyXaVJ/Nd89Bq11dt8ism91xvNV/3s3FNuRLdDWXwGzm+x/zj
zJCVFljIIPa3qbo7e01O1tSQxz3mMmPfwqydnpNwGzP7rYC9TdtTWbdR0xR9V9BGtcIq3wHpRE0f
AivlSgSjxEPUB+PHp7taSBKi3AoGzYDccB9HTOEK6qCwPHloExQsMnIDRSvDfnS7AwdOWDIc8XXP
n1RclRs5TVbdyjPh4ye/8ym9AGmHPZrhR5jF9iS78Q/P+2BlktA9Vkv16pU7d/T3xslAfhwn6jeg
fGZ4Rec2qwSj/wufbPwplijeJaxQi6gm0nTu6ttVSxqpQFC9P9xFzW6RFoa3LzSnwtkSOO251yDA
h0tXOuuFI7oMJ7fJA7e8S4HXVzw/FrR1JoxGpbknw8Opm8qv8Hk6V0VN+subMJkCEllc8f44lTcP
yPh22S20ODW+no8lHxkcaDuU98RInVlqH5LZ8qb+q9ZJ64Z74WcYjSIg1YTXcz5yo7lWpi3ypNRg
thx+I0Kl7mX7W9YECZ23yqsYQ+Cp8YmGrNNa32DeN3baTHWMkYk10/Dtqbbtp1cYprTagxqjgG31
4+xYitfb3S0IGkdl4al+NXLCimyjU1QZZNdil5Ra1A2Jp/RnNwhvOzf9sDdBL7aettgC2K5kTYJL
HQDBon7HjClmihisAMkQ86jAZ/8/SJO8yN40FjL5VGPfn8GtAIWTrPWMriFAcPY8iplNApkUXO7B
4YqtgI+WFjFAKmpnpzVhsEm6+INzfzDm8ixt6Aom3d1Hsz3vODVnJ4O/npFMx5j8fUbLqYOWbGXL
3d1561WI/eFp29joFQ0sw7r405O6cbDcyDAPzD1DjemzYB37oAb7+r6m2fO0MSpYir54NjfkfHIU
tBB1rXZdK/LUTAEEwIFdp/C3Goyng4vPIw1pxAiKUjJ7ugIBOuKbYF7lDAZohDuTyy9EyRPM2dv6
vMh2enXs7wy7EL0rhZkW4O+oLjPV+H+cL0qL+acBGG2rWCWCgQ/hK1DjTJpONv9EnBdQabwFsX7t
Amdv15M0BTyT859QMdn1ghi3bPobybK6xgaPVZJsC1ukr5LsOf1ZTQtjiLEtzJCJ9uhvJ7u0tOdP
4Mi4jBH4cnz1NULZjFg9G/+6k7JVqc0atcdhVG3yA/ZFT3sVLVNfrv3ZWuEca51iGBu8xIcUkog+
9VQI8H+nfcwWFVnF8wNw7KoV8KqYprCWYTSCySWN+3bYTJOZPsnKRCv3Ncsu3IlvdBlTf4Cc5csy
Qkrcnl2pJLONJLSZR0hp0FbtOIApJOF3DGuMPiAsPckmdcKl83zTwla5PXwSIffubzNCLpc/IGqB
qrov/iglR1kkvp6ZZtVMCNo2aotR3IoryJ2LDWvD9lT3O6WfZpiuF9KXckKf/F0tEw/se3Iqa7nD
TZxxxlMJOlqLgBGONRzq9pqWtwvpZa3dQyi4I8T9XHNdp4PbaFkaehL7jNpTAzbqEay4oMe+1ltC
JiKUs3SczR7wHMv4TchQMYfr/EZOTATZdUb7qOkBvXfomeaxqV9FgBQBjSbuS/1u2/MbSpjkfpUC
+LpLPI8uBhnaPFHEa1xTWmblw0HyEDimJ4Xv1Hf9vT1vWPDCbdRwbnzysLj/RE0nWWHVV9wrtBLI
qOjXRnWCB88fcnGiDoKSLXvivC1OTU0gaMZRaWmkeAdiHDtVGCRTXhAIZn7pHmLEUli23WV9dwMQ
8RhkC+B1E4Y3ZauruZ66mAHnXmNhv1oi+2MDSg5d5r65QkFikFzEqkCNzlNyNO4O53WyM1pmSltw
by1bP7GxPh/BKYsKn/5g8YpcIH9A1x2/BdAnmxf7dwtWlSGkuEE5tBe5SABMTupmRyrbGMGS4TFd
H52L5BCfNZS+cNfx0QuhlmBHBniESILfdo9iPaEIxxukPI7o1A9GKHFkNRGiej2+iX53nfM3eD9E
PC69rr0d7xUCYh3n62/sHlQR3fGloXLNY/6qbHZK2WbE1r5Rxqks7TrCKQGmd7jVZVjfvMP4lPTb
jYxDEmBqnhBfpVRHmdav1vQPZnBosUr5t3vWhA1LDyo6PjLUNzEUftsbz8reV8zLGuBsGK95D9KX
nwJaBfmvbGvXDNLcf2qHqSxus5Qn/3Ej4vhLNn90BTuhvkVqgBo8n/pcPqnY4vwPTyvMFrirEVMI
vGl3O8rvIHs/J2I+woJAfF1v36oH/RbbHfsg9BASH3qyflgklLz1ZyM+5e0jHEc7LJLqp/zQNHIX
/HbKHSLD9h3K3nsujC1KnX3HX0R9QIdeS21w0KFYDGwOKja3JPGfjdo9RQqE5WeJXUxJupGAVldv
2qJPDKZzfoCZz7x9QwPNzFrXd+TmrswGpmBtbTO4FhtbGAaXHM815/meYG8pBtPon/BU/1B37TfF
NPFjTXt3Na74yNFh7hdhihEFXTRAqQ5NXf0Ejc+lTFXTrjhd/dU0keIkJtzNoClU0kSDwEytlDIh
dzIM7jMLWlAWlNK3jIC3LK4c58YgdlUxjd6SmmEX1DhWORHujSXxBza44XUs2tJi8ebGFWw/W+1d
2rSEfMz35TaKLLOi/zW4WIAgYIa/K9uhW2GsqixLc/skNor7OoBDJkmdJEDrDtsfnjNFouFJwBme
S3OV/45nvcIjijO74Co+2ekN0qMMswsp+rur4sFTUgyTJmf/kQi8JQKhHCOLHrsGJ+il42XksVTF
HPW0CEsnXoEryMaXbNih8ilA+Am64OhCDtJsbv6rtQafzeyR92nOdXT8hDLUS0YivwhD6fntMm9E
udtsQBl23KXtXRq6+vI2LAdDETqMQAxe8t+2aZsmby3OhiEecDpVBRoqBJeAmHaGwN5Rbabuumi+
lQMnyMxuZ2aqS/p4CCCjR68DqoOiE8zB5g07dI4RpvK8VDPI/BOqPCXKwrZk7JbXQnD/pKpbrG0G
okKNu1MlxI+bXjEjqfFwtSoiu7F+7eu96JBdJiqYzHj+RNP90eDGRvnzihQobT/eiYLihwlY7ETc
dp/SqPk/lzpTHUIJtWp5d4qMInYeUM5l9NEkVoNMsTHS37qhqaPMaxLDZFEyb+9cHn7iuZ4AvE71
/727k+zMBksNwAZpkTfyQ2zjvzw4CLEVHED2ReBU/F1hOvYvpDAPZCNaTMRVPnUBE+E3LaIbrapf
ABG4eVmPl1noH+Aee06gzyyUSqI+urb4DObTEQ4LJUhSafeB8oXsTKl5/7qEx+uy5/eD9cxEeoRZ
nnZ6nEwy1zB06Hwtgl16M/m2yuBXWeOFpmdapvI0ELykWJVcYgIoNOIHGySditu/2/RXibM/rY+h
jiLawjPL5XQmaT8Aq1lqBoVKCW7kLyzy7PBsakTpgOdsrHKyfb+1EF8JezFZzZWKFAdapAM78Xm+
gIOC1mN3+t3Nn+k2TFegry38Nv6TgOMCKSUE0FaHBOFKbnqyf7zsuxpaMDD3YLcEMCvEUVLaS77l
rgjkdxmSeNWCOJ7mMsvs7M5+cNBg48EluP70h4RUMmz+QA4aumV87QE4hWXuq9YYP5ds4bQRbxXf
e79tm9uUfDA7RPWJ1du2pddac1bSaf48xZMK5hbh/P9DQq10zf+pXz7FxbK0mmQkawbJHKFA1Ggd
aECaBLI2ThI+n1V8p4Msi9OiTC/Uz5CCu95wgng++ThzgOrmgqktpOwdzA8RSX1/x+oCHZb+Zf0V
PfBPwXFpCKXha0iTYn15oLT0bzeJ5qAFs8cl/WEOl9M9/ugJn3ge2Zg8evZd9cfibt6D/V9f/t6a
Zzm+KDgEXhwB6EQSbubgInsiChxs0eJZY259oszG8lZ4XYOaakXFvYXIHEl5+GGdH74Mxg9NZwcs
SuonPF3F/nkMhjdgeoaVZjb8Eifer8vKi0W51ruo3WuyrnUg8cW4Pm9Pcm4TQ+dkT2PwpjUm91pI
Ml4tPd0I2EnYYTYMvnpG6+IqRZ/56zKOg6DRU0RiiAs0/5ds9yhJmhjdNP+4YzYKg+QH/40LZMTd
7HdwvcLcPlH+MRVnEmJDN17FXCFnmcdndoKAYKDdA+wxe3WkPxz71kVph2XrxAmgtajLjr7S7rVa
fT7suh5GbGiopLwKP2rCUnfGSpU4FXwrBLmfHIOoMJTHMFcVvBdLh02fCzE+RuuwtSnt/tgk707I
nVxsZ/uOs6E3lXG6jP7q0dC1CCbKVivC0i+nYJgXmgFJIOFoF8aG2YsRSFK4uXfWWwitV2c8nQU0
1kpcctU5um1iXe5Jwj9Z8uV/TqtB/wMKzo5xTeENIUGgEwPPf5o467OixGyt+4dDFNPE8yhW6ZQ0
cKXZdG9sPpR4yO0Z9cPLTxVnGie8vU3gyWDKLBxcdY07f5N5/ZQu+P0xwslvDGPLbgskB33suyWa
VP0XG9P1fUUPIhX0PoiZiLbC8siTGcOQsnst+pHujb/EtCDeTckVqstH3UUpHF2anG/DRJNgme1R
3Te2JSzHUGgSnShuCs6LVnXPU2BfgKtNk7AFU1fpv2KxQ5AZbJHh5ta7HFufQheNgFPA0wMn/A7X
UopUnmn3XTXt9lWWCdTRVjKXIvKFHDIcy3bxFHsy8YAuDWO/26ZQWK+gEWSnpIN9hB5u+IUYhk5a
dFWobOaAx8qWu9Szn3s/RHOPkQK6p7UG/qDdGIouL0A7N5WmeDOLgIFUSqNU2fMKv4MrOjNKlHPg
WZG67FEEQ2tGwpQoU4YpNuGAk5yVe4A8fHrvrf5P4xgBQg0vqy5RKnlg4xgFlUq+4zzOMCx6C+mn
qmbHNlMHpZaJrgQGcTeFvAFIln8C1RRiNA5pGk0/1ENQxdf+pq0FpFk6eEcrHPCMMFOTN2t2YOqr
sPS7zwbXQ9S4D0c8HbIhoEDQa8ekkFSvAyN0hqfKJPnV5uy6Ci2bZljhAWmv3xWq06BzPm0b87nF
SEeZW+1X0EEDatgdDWthGGDesjRF3Kd8qpU5hImUu/4AiZuIfIX+G/OBzrlP1qGpRy82h/aJ15zD
XOKsygnm+X199/uCMWQiLevfrwRcsp+/VPm6exsZZesKA4d46sVnbgOJOmHUzD/QbmJz1YkcLuti
qZeFLvkgEQvQaxUdaC/nEL21lGTeL0/BB+o2TiVDQ6aN2PvvYk+V3hSE4By4pzKVq1ecDFOIzuhm
CLcPETEJkmN/Ym7Ovb5ap59Ma1MUH+od8fDrf8aanWZnYYY4VbV/gzSWmFon67uPtm4D7wiP5jRg
XixnZ+lDegOrfCZVYow6SA3GjRE1Jo9wBTmcV5VNcQ33B//Hi0WLGwbtMp4KdP20pRNxcaYG+y6P
RSeoAaGL7Xivgzb5RXh2EqlHtFH6YhBV+QYGePCqyy7cNbyGAgklMCsFTq3Sp/DGnUDqASe/pO5p
Ldcr9df2yYJmcEjP1h2AM6VWl5bTdE0BWomuzAnlNxg/RBm0fZk8LVO3arUVy4C7Pi6StMPhMBaf
VzJB1qd24LG0ERXPSgmnk6Vr23uXNpUbBmxnfDjZtEH9YjaM/ZgfNrNhFm5jZ6T4dD3BDrJun7Cu
7ER5oRw4rf198wG2oNjbVRC9Mv8qSYFF5xvzAYwddc3BkLd3STIOG+i+ZEnXhaCcwkFtA6lKhU+0
Ajoh1o+nfzxY09LitGCCdJUcxF3i50qAe63L1b/FfE8D1ZRMZT/N68i8HI6ACov2RKkzxCoSKH6C
qhN0tfws1CeAMq080ZMnofusgpN72m1kBjRTb6tdldDUwTUjhRTup61VxczPJZ/gAIMx0/OjqRH/
kYdEiwFmTV7nw1eBpXEp8/3jYOZ7HvQgJMSLq1hpnvZ24PJSyifd2l4JZGQLJUWMYAFPFa5RDl8u
Qns6ex1F8mmXyLkiMbR4u2OspGGEhAJcC8r56a/8FKnoTU2ZAd8xlAIL1inqBCsmabAD2dxVcfRQ
AJWoB5BnEBcsb/YTsSIohGSCPP7p/qvrdvS6HA7qUy6uDhGlp4OxZpBcCsOFJNL2zQn9mDgYsuDY
nENB+7QHfnYy72ZABP7Oe50BiGrBHapAuX9aU1tZhvzrZkygz5LuoVMctB7fJEOo+L7taYfOGTFL
h0NPGkRqOzGmyLACwcD9uZtXiOhn8DzRURdfjV20VphdRPXIF7dRjWsFfrzINdxzioQDeql4UJK+
DdHFEvID+wyvXCnzU148Fg/lafG5Vl6jTh0t/OmFNYnm/KbxynfYS1MqBsMB621+Eh9VtODXyJgN
BojxYAsOwmpB51OWCeh22Z9PzsPp+vGBMR3JUkhekWiy8CDWpawbGWmSrrrpHA1MyVb38yMHyfTr
N63bBr4UpS6Bi7JvStExBm+xF+uMwWPGxup7wOtCeafDQeol3tGCw1gPq8ysNSu26Bm3K48J6XSw
ZgAP/39Eidz1hDbBfE5eMEutLwiGhJtG0cRKMNz2QBiSsF7+sIHTkA1Jl1SoUCfCKpot3wLYXVK1
hXL9LhtSek0MsugfLZNgyTaELOKDqku+2cONzD5aMR5+tYRbLN4aPWtxmcWHblDxvnm9sfG96vXm
s3pbn/JBo2fZF02L8Vsp2Hf4XKum7m7gtOVEWaM7juFInbXwWTIP8RYnhufVw98dru9rRmqtEX/y
ERh+SHXkTwBf34piMdlLdfltZ4JLoni8H9zRCI+1bjEiTQuQ6ehkN+a4KR4bDyJz9C2K/qyvZBQN
XcBjgNzz1Q+2LMsM108n+LpMZ0d9qy0kn5BCFWFGXZh10sTPIKRPSY/SItsoEUN/XprQIa3IuyCj
sm5lmzfSUW8H4+3/QKJWqFv+ZzR62zBc26goFkDXsqJyLBDNJa/QYhraOhW92jksCiHEHBy+xq/b
JYUYjDFakpyozjMwpeoEcZKtYyNCMdk1ivfXSb/QR2feQ9hONmqlY90LUnOCZ3K09MWJnUrT4vZd
D064JYfOFJWmYro93vwNYtadjcWUrEPKR4T9OHztwsIbSUECFRDYbdnMGBW9Dr1emjAZVo/nx9X8
eF62Rg1xObLiXfqJzwnm8J6YqeJTSwrxXb2BmP3sezPyaW12FFNmQ31Ro8b/UE3Tf87GiAhljINe
cgVlKZOvO+hBmqwpZDSEGkrmCELj1olY+iEnXlIKf6i1rZd205cXFHQxgUdg+5e8vCKQ1ZLUb//Q
S78kE60oMsJwc329gM6OvTOUH8UxpPWUf4zr7y40VxVfcu7XYNM2SO3UfNTGudVA+7J2VMBNfaYk
X2WEt5ClM1tq5UE5zO3fdFhMj4okIH8baSEN8HGiWZb20mQf+z9V4GxJ4mV1ePSmDoekhH7l0kIe
EByv+se24ONkrrVb+TJEK1W437qpeUacUcJX/sqpoZ7wkZnfXQf19GOkSqoigtmTvLAk/D0BjaDb
Q2sE7czswXD4yABdZaiiIp9jL3iSpSn2olFvm68cEUvmjT9E8UDMQRT5WByMXvqVxZG/a5BjrFRO
vswXldNCV8n87g1Ymfp2J7ijUjIMSSeq3hxEw6zK6sLafZpQ8VmO5Y+AmJ8LaD4pEzNkShjvvIKH
tWgs8g6uEWOWC/tZKqnQQRnNKEAS+tHQj+9ELWN2ZbVjLWtJgB9sx5cr+IdwVhV+VB7NaSslAeBi
p6zB2ENAnPicEkNRO5KGeJ7qe7gXfmU2oqrctquPzhGqsGU+xMzSEVKL7ds87PjDwPhi3/V57LmH
RHTE7Sa/rjz6sIfpjbLvc5ztOcLKXTT0OQt0FrBg/3K1vVGYfBvEUak5j5DWDP/I6/iPupulkE2H
/B7S+6Pz5wQB4Eb06oPvzkSggGtiXQqRQe5hbJnm/QQS+slXClzJshmuTglT8I57UYXi0HaJKu4n
HxCRFqKPMdQBtCaSi5pdSTq+eully/9LHHgIYaAAfb/zRwC6vyy8KWYyRBoxYSOExgyZ6G4tFeJG
x6d5CDmWAaQTmtGor/7m9UHD0DBDbVjn9sct0coxsDQZ2jOWNxVPVkrtypx2MRmk5w42H4Dko4MR
yE9qgAv5xZ63IHdZ56xyr/J6WsfJfU8S3+6ByPzhTBtKs0quIwhKlawnU85APOEWzbuAppJucAot
/oHCct3R/xzWPPDjdHMpBO0DIN/aH9dVp0GYRI3jrFfpcIoAhZ6PgAC7fRyzT4yOryJ5M1sVDJFw
kxjiWn1BIML3lNVPIDfPZmHKMNJx/58f3a43nNGgx/8spWs8MhvS/qL3Z1TFVVWdjxKlx1/BwKmz
WnuVWnoc7sUsZZFc43iNGAcFj79dGzQh4SLx1J+EyYS0tH4pVX7B3yaVxYlqxDNSyN29nHTlzs02
j8tVA2K1wpOEM1LroLsBSkKWEfKkcLteCo8T5XFd776mUtQ4Q8JfYSWzfQjTAugStoCzrdKjXrN0
EQTSMYAEftVD24nuG9QnRQpf0R03NYa4mBHOpjp4hmRinNvDkG0V+ynZeke2ZYcvMF+f62zsNneW
FkFezPiDvhY3dY3Pw4VRW0wDNy9/ZJqNyYYPP5+OvzjwlhjkVhV8o/jK0o5DIABDdgjdA9uD6Sf/
zQMtaUOHEP42agymtPS36wDYCxH53CapQSB8+N7LDnSmyauvV5D6g7jCmn0P1PzWotO4XdKWo4PT
v+KaI4Ev6eYfU8/wAhzZ2EvYbeIhzbr1g4Ubr5+VkLfP+nI0ITTV2OMpW3/NBiUVV1QXGOTkNt/j
Z0/QwxPhrn8gbwd4eywrbGJgwAbH0UCmBcCw17sU+AjxZSOSlNfwVT/U4sPLLhETSe1josB7iIhF
wuWLie55ve+VaS4N7FjLiMh8jWsg1RT5rJxpPDJC7GICwwfXjsAI9KUjBcrfj7Bn5nscT9Vx/oJE
f4LC6aJGUwQGnRea0wZ43NBQ6yWU2LHIKPaTk+7DPU0e0KDziD0vJaVB9AEBgnSiTi3oCDcqP9uO
xXa1yyEP4FlMtu1o9tBSuUXR7J+RCNoZtqB3vrC+kzAc5KyS9m45h+vigKClpfGO9MMPjSM7eGtR
6xU2+UeV7BmbuY6rRH3IMX07b7Hdxd3wHmDAsR26tvuU6QHBIW5UtA97Q9pBQfOOgkRlJZPkSSlA
0RZziJBb26z6NmCr0oRvmyi/D7MYFyOecmLYQEcOFfvvI+cY1lSDeyaQ/EIyZar9gCNHC94dmbYm
y9JYbmbOM4GJoPc7lFkjA7hYZIfDSjqfkt2HmqSfgBhJK3D6vmrqfBEHL4bYA5TJicw7l/VXQFcq
0faKKabXnly6ZJAJwsPa4NM19mLItFuh89GQRxKBjtg1y49ne+mR0JrmRiik+pqEPpXnhvDY0FUo
k4ev/WA5tR0HzyDNspcoobDryecIQVTnrxiCVIVBmYzNyVImWsYBxw/3BlRZX6Sn69jxhKI5H9Gk
4wr7S6NFa7AXFmxNY1MQNtXvC840wKPWiEv7mEQcDJR2vwIeX6ElZTLwp9/CYRIqjzQmMHdlUzN/
b25e8lCegMbsH1J9PSzoqvZ7tLLME8gM3QE7l5yGa6mKVup2DN/MaT3pEFystcAJBOP4lUCaXBWD
bI5xyWhLoNxVVPLqDj4NMLrLEmZ4nC33TBjlbxyXoTRoCw+hnNyFe3GXt402rj/ti1UTVyB1eVMI
Kc2hI8ky8KQneWS0rO38oiyeajNI9Ve5AF4zi3e5SkV+SoT6sjywgsERcq9x5hrJsmlvZXasqf32
ESbheDXhdgEvAk33KRcg042K0yvj+T1NYl1zQK+QUgGvSwWpnLnvTcwTRcUc341mVMfDwAppVS5B
37ShwULtuj10Fu1Y7ABRf7Ap1/Mi5WIxRHGaBPTLwgKW84DhEiGnLiIMczFb5Jv2dnoN+/8wiAd7
13R2EQ1yyjhgsQCboihKPBz9MaiY2XP+KylggGblSxZRCy38BYrSlcplqGFfQRrVLFcYiDT2XWtT
7mSsWMY8moEjU5ku7oToUArf+eGXM3bTF8ti5oImRaKsHCoB4aS4cifkf1nQG/b23qFZwtOdfRpA
HJJhO2//WUKVTW2GH4XT3tM2xctvz+rMB17IyF7T6xwrpPi0h7vlgtXV6GunYH7LW9x+WQwl1eVh
hgRA48dm+/ues4Lw7Xfl4IHUV8UUBXoKYd2cAzJsA8bcKRubrU3zMEkxcQhHY9pTaA+eCWxjyjjG
0mYBp1dWYYIS0GSAJ5W77MyAgrmORwDyJPzeZGPnt+REFmhQJ3bd9TOLMHg2vD37qykervqJLuta
Cpl3DeD3j+yKvrGqF/XLRGazEE2BMPRyeqpW8bcT7sJf/WvqXUNwQvBNQj9CM3iG/PSw2H6dn4YF
3mC38qnlQE1re6F68u8IusqYzLTZn2x7JdxzzdS/U+kusjgqHXLPd6h8ZBXZMdNM4S50KyAaynRQ
A/u9oEjOA907RPlEY9tT0VVHIYaQN731LO+1SB2Oi2qYLQvF/JCYYlDlWoXA0e4YVOmQyZKXk6Sk
BPx6UkniCBcskW4EyyTLJ5FSyMefEHOXAGAfhxIsqvPOr+W46C9ya/fz8oWqxtzhQxmzKlEnhSLS
BdHYDkNjT//MC8fydB3UJWxxpasm98mrLm5RubzrTeW+3y84wSSAHQ4/J0yfIlLYyXV4aPvLv1W8
y2tCVUP7T1CjbT5uKcNDUv4/VUSyH2k7M7nJb9X6S9B8QPe9i1CmrLS0Aem8PDDlq3K6do6SVEFu
ue7kmIF5h9o8LgudiFRG/Mm7UlY0bLmIBQIq+5x/7dFQBW6oPN2yO2VRVbFPrEfSMVibu3sY49PU
+a0fInKsqYg3SHw+ZO1VQsRyUgZOaCT3pV/PYJ+9JILiiv91ybdh9kvWWYhBrmlRmhAG0itQNjzS
NdehPUFCTKdWkO9UvfRUe7BjdfKmYQ5Md7T1BiCqS/L4oL+dsf1hTJRavrPSpeeDGRWesTroKAOg
dKxzTGqd1Q22kkXQtF1glToKNWlPTmsG1F65lwD03aInnlRb7gQPtwykeTTONvjHmXKYhEAn5izL
pWhzrmT2UIgKUOTkuzDGdCDvcbvoToYi+HX9PyCN48Q+jifK0UlPc/6qrj3oqqbAzO2vaFRuMSg1
zKlygqEQQ4kw8kxUm8hwxllNN8Trukfx9nPij9f+G6FWqq2ParZpmrUa27mWx1v+Rqn2/F74Afjj
5JctjSvtWJjpA8XE/XJUrvZs+L/fcaSQsxmI4AauD4DzdMAr/OTKepfvJtizFHMgOwh10VyDm7yz
wQwOh9t7Cim7qFvaMF9ft6Zmte3ngTO6G15HkiEZRePUroKppSUdZQrfkWy12e8/bkeKZ9zUGpL9
iE5jhkAIg8q9To3yxvue0v17g2jH1OxMOlSIN3irKjyPGyLy6HOxbCL8Eq63w4tvqIHgVS0+gOFy
49OP/C5mRc8SCGVFgDVZ1nShiZpsphlYCstqBcoBIcYFTLlgRX8ZUhJBC5xl2WevKgZw8HyUp3yo
zw6/mFQOqq8TbsIMv1bKddiFE603FhEj1H2jWXaf0IlZc8V0+WWFEGfqMW5IAS98vG03rQtRZe/7
jaQIYlXkDC+VIeXIdxxPHKvuMJli52Xx0AribCe2vLi+I/LmsUQuQ04URElYDqQU+wi56U4n6+Ft
uqbwMxExxoBoXQj//xtVx+75kalQRqg/RFNrKEzcMRvt/7a40Wa50xW5Jgtjs0ri5hNIWQQLs8aW
TaqtaHxL84FMHu4t4Z2XKdXENsNeAmDqPYe6x8aeCFB7T/XG2Ued840tf0QbwxvT/X28JbqZVl2e
qeXc/fdwpAjiMuVQS0QRKakpM3wzhIu8BiCKd84PNtegNMQ9G/Vdw5bdTWdW+MpnQq3yXU5LKn/t
4FuZfDWO62kxKkATg8wsjr9uGmQ7NqCM73MyF4fJpbYdnlqDK05VoCeRtlERz8FCC9/h1ez92HgQ
CrZrKWoj81iST/KBif7DbwpmmF3dohYevYgvFtEJ0gZWBh7fDa0qK90ttQeR4D7ZQhyEzcPYlD/t
gP9h6kuilqTm8duV4NBEc9MKnn/ViLe5tdVYwrSg6UAM38VrOpKP3r1hEX3ZPtp5eZHypRYm2yxM
6qzsI3L3/cySwLgo1HCA2fSVVEHbxTh5WVEvBjjNKR0TztHW9abdZSj8d15rmqmjgKN1D4BiHbXk
JRDZ1kNkyxfwfTONBdmrGHztF/xbCpNLKDE1OEPjyxYD+fOjUejR1PhS7XW+k1EzuJs1riSCaAyi
9CToFDacvdWiWwEh6oQ0AgBxQm87gF0LZu8I7hoD9QCMaTAKCQZ8+iXkbUCBaL5zgKktLIKSi/DR
SFG0bVxzujBg1Tv95wIjF6LVp/LH0Xu/fKLamUlLUb5z+pHJifeAP0TBx8aSg/+K3GectIXmKB0T
ThYtdnGkCAdOo06eLjadaP2yD3W7PLWnhfQVMuxs/N6Eqo+m93t2v1AqGLtppu8os1ek0iLt8zRo
K0iPifRpSc8Qq5cMV4sTKWSIhcyRV76Mbc2ITye2ZU7UkngB8RXKaUAunkxcze4B8bDsLq8Wj9z1
MxfJmpEkZwR6LJHkSrcVkgIVJazmoPWcn7YegQwNqAQOxcdYsckGK2AkaB3TFC16OSF/uxf+3tvn
YNVY1hykXEPM829FOxcAD05ZTWmDesDiJKIGI+R8ydPyDDwfc1XIb8dzMwXlg5Fhq0IkI21ItO8r
tz92geBtuDsmLyhaFMQNXD04P6JmPfQPV3ig00pvzD3FJkPRG+vPCS6zSlOh8AMHdkrSSj97Hhms
YBY3mfI8Bwb1eqCyDiTuKnHJOS3zEeX/HNllob37TaIfDOgNhLWPahgHRKX8PslbnTXYlIxXKtL/
VnwQ6wM18COBwqAOA4gncIQEXwbVKmZVBRakKFFRY5TEjar3JUOLQAN3qFwmDARdnY4yuwV/cbPZ
TwopQ6ag1+yxN3slQF9pFfI3lj+vqHwKF75AI2XouGZ/w8qS9Na8jUHeRg8qRZTdlu+u/M4tX42d
Y3fKPsAgYoSUBDfV5kOwjwSh1QJd8ByJc3VRTe4LI4EdSIWhiF5z8/rCDTW44rrYtFvUX1OkgExM
9VPah7F5iaXRkRo6sLrymI4JxAPhtbZiIDTu8hGPTg0pjQmrMHwPpzmbBypNGgnMmDop5Whss+1A
32sZlqqbw+O1Tc/ngLPhD+1xWVChFpdwDcFbx7hRgONrd6gJMDKiquun8DOiet1ivV1a10isSSNQ
XPU3DJ22/V/AuFkE82oRAGQuQBonyQgeJu/y98xH8gvPtslkBi/H8re+WOx0Z2CR9s1VzTvW8bRC
Tc/MXOkB4Xupn2YWdYnp7j3cTLFXGX6rkv2WWs420JFJEo5yPOvEuLqmEuIeeFlrpqv6lqTlfsv0
/Eu6HND3c2whFbyAHiO3lzaZb9CN15E/nmnfbbMm6HwO1931PXmWepakvsIJZln1ryxmlfuiYxbT
aVxs3zZ8i2MK6ILdc13VDDh7iWIu9XTjKX8+8j98sNdMJkUp3tSpp41El0E64+ziuxHo9K6x4DLt
4HehL03avVQGuzNzBVah5g1bdlfmSYVOFhOsCUtxVUCmQ5VQ2qA2xJIR5POYOh2AU6ydQEgRLfvi
zBelHJbtHf2STKEPT8SMgJ5497tnF9y1gf8RSTyNTLwU7VQcLXo6wBggp278q6WIz8Pm7vG8g0hS
RCpX5oQcvjlkZ2KjWuNRLZagfDpDLEjoemBn7YFmL7BglvIYjfC9ca8By+QRyKb/onfh1I8reVVI
EumcjwY9vFZry6YgsdAFYji59WCYS+c+RKEfJK4xNUFbz4E9eDQR+d1azz6qwQajUi7NC013rC3U
Hqhw3CqJ5QKM9EvF5DibAN4GPQc83cyXWp/o4DesQ0BHIdKTMd0amijB0SxEl53opvFMQ/rGpf9n
/twxV00H8XsayrE5DIYZc7gKliXbG7v04HwtaWqXuVDQeOmg0+WB1h39IqRakMsSSCwSzYDnl+NL
Lx8LO2B3UNN0rHa0847WY5jNIHOoEuWJuzD6QsfBu/gBNLEo9UhmMPrpQlQPdTvcIv8uEFbD7Ceo
YwPjATDcFGYVJGhHPBNpbSQqkya7Dpu37Cv6W4o0D1TyeSinSZe8L9RByp1yKR1ocn6AdEoT+j/U
cWSrZvrA29NY8YoKjtR9AtwUXvcUk4DUqotFfqrguJ3O8tNQIY2Y6hhE1i1r6wEGrp047k3e5pz/
aVkaPrClK4JkOKeRSV4yVGW5igQwZQLYOW2UOyHE2FcUzQL/KHS36RvpmODZ6ZdCEHdkg3jXocDk
w2ML6Tj3Cn7YmuNQDh2DB5I1ljfKOOyy5PjZitG0cRbPjk8cWtMxHhQJqXG/SZPTa3N5kOYgPWa+
KltuxFEBOmscIHlAg24NxIMij9sOkAAXrbSbiPIZty9Jhkmwo2PutLOo8Q3ePmPDPJxqmGtPTVF6
k8voLmmAUlMCa2g3DnEYlifBa2sP4HWRpZoNIzWpbCSf39AkxCm/DS5jDDyrCMzNmdtOZDheo84n
EI8WtQ4Zlie2eSc5PBfE7ujZ7GY4+ePtxP5H/lou1aFsFNz9G441UvYY1s/8JpYSL01c7prAm1hp
GAT2fl29ZfdhszHSDrrBTj6cLrUDW504ATQU/p+nHJ2lkHY7a30kVma9Ej3kEILiLARBco1zO0LY
zwsDEETDGUmFrx54ACtwt2Rl2zfRWTtBHr9BRaue558O8yBbVOFB5sYMh3LEIk4/tmrTCkJlzRTC
8Am+UYLMLLpLJIf3jC/uP2BJ4t3bpCl/Uij8cpEwc+K9glMJ24J85cb1rA+hCyvRZyFjHkOBq4ms
kkqquoW311KYsmhSbWVsvFgOOBkCkHSvro/eMeThJI8Cn2FR0/X5KCgMuaWGbLJFsr+/XOZ/1iy9
cF5pABf2XBahyEVvL5QKuiO2XDTE9ip9218J7G0ZmGnmQSrA7FcB15ENIT55tBWd8dpOJoqnGP11
j6QBlUadlOWEXm4rmmLengKGQOeKcPZjFbGFdkie/x+GKGDGH8k/JgA7MsO57m1eKVt2rNEK8LR9
NTLvdcdCRCFPdf+W5bzjTa825Hj80/f1GelwM3LlsVFew0Buc5eaIKaAe45yF5d9rRWX2I2NdCXi
sQlNGS5eyAweWsxZPPVpeeAocg/UCZz8t3DJwHZ16Vwj8qXmy8uOF7zYbDyh729rdv2Aoh3WkxCo
qJpJ9IWHKCiyd2Ed/Ng5q4z3qFL3dTGBg50IOjyythFEnrk5sernc89OVOtuJhibwDMs+4ijGGGG
DyHNzs74PYIT1L0TD6q0U4Ir8cKTnnd24mX4aHwjd3dZnNRs3ztIqAAqmoZhNI6+1YANeTwrpHZQ
0xllWS4oYJ+4gy9BynpyDAHxAsiZfx2dRXUVSqf8iJLZ5VJWM4XZQ55rvT2y7MQjTEm8OtfQVPP3
r637ZC3WyLZUKsLYxWVWT8AiC1Q2CvntBTV0qMraoO2neDe+9A490dsOos7x7mPdyMvIFBZwIb5S
kJbsF00MVRIhaCD4Y6GZvz5KitGqlB/lduGeTwbui0YnwHhpjkLDmJ/MCNEtcank48E8Mb8VI38S
shXleuc8zXYm/DqLs5GhfSr8kKRnHFyAkF3G8h+c+gW18hyn2aSuKqbyqDMHvbd/lprFgNNGVStJ
RF8fLypjk6Syb2sSDIb7FDrdcv+gbmwfbe92lD3UGjXUIhV7CsXF5ZKs+kWMmkkAqJj19wfCIySx
/WfcYVrPHd0tJVQTsBbj1MNe2tQXMXVYYh780DR8eVW23Kz/5taGTo7+bPgKqU5joSrSS63QaUkQ
0oE3G57frzU7P0Fa5xubEAfhK+vEylu27L9Ob6hLZhSw+QOX+hD/oryjQAglj6bhyJA3qtjOyGQQ
SEAnK8LKCAVlf7nHRzJCUiOXUKQ07fVaiUyWk8p8V0lpZ5qVYV0qbr47YrsWDdiwYkvDLrBLp8tK
XpKoF/eReIBFiqaTdKjZZ/aKOSpu3b1Qxj+6QO8FrqE9JUr78huDQrxc7Z+ogeMbA5OOBQtrV4SF
nptQdNQmcFQrDTVbNp2XwWlf0orCYbJPeCfpLaEL0wsoGbRDWLFsA1Tct9JgLlbn8QgVFJAjtHD5
vz8zh5Z4cdNreTzhhVK5MY15O8VfSM+2qPXruILR7oQJi9kAInVBJy15bJsyse4WFilyw3rVR2bN
QYGF7PFpf/6mri6w+QlhZmx0Pq1yJOa3d0amulhzsEupHxVEab2LfDcPqCgqFMBvmXtChNY5TleC
8U6EJTxRCLkcDQAVHhHI/Y48HW4QYMlOneI7bcE7OnX8/xqJq7Urfr8rtpiIGom7qW05iUaFsE9J
AD8H+iI5G9BDq6GDRWwnhflhlCaZQff5r772PrzfKXGwuyvoSMU9TKa57ZvwdCj2105vjcswKLFa
Pdi1mct+XPlvUqJyi6Pok5cdmf8oIKfzSk1LWBMwby6l8huW3SBf5sYayNXp/RllUa/SkHsrwX6j
HZspoyeo0xkEfQzb8lrFS1mjGcps/3jkmoz/dhyhsf0siSMK/oK6EWxh/hYTTEHe4dfx6l1yDgMZ
B+7XqcN86eEMAKXJgYLelwuBcepNJqfEbBxiE96DVr9QqZHb4l3KHLksqFdf1WRVf504jsJDEreF
yNkXth8HXj+CNSQ2m2XnIH5oSYkcp/dHZ7z9Rw7/uxW04movXK4+7EbfUrWPXtOzANtYrmbojQBG
PLXIYp+OZvy6VMQyjFbrHqUyQqzRsIptgZ+GvLe1Gt14HqsJsrM3CnNOSXxEjsn54nnY0rOSYWFp
mZ7n+k//dOH8RRF9KnfiEY1eN7OpuxdPn3RTpNSAz/U1RERW8mwdKXNTOgn7w5Grf5vdDtVeCLit
eRcoD8Uwin4zaZDG4LX0IjEtkbUuSBC4UjV5vT0UGagwhFQ0MnHK8Yi+xWSfpc70Isxq5DpuF+NA
osNs8Dx8U544Xrduf1yqBFBel/A6YzJ2c7GGCl20WYKv1j35oVWBSTItU2ulQN0JR1UcMQ2jxnTX
l27pba0fE8IXmeTiT+0XzFwU8TnvP2fKDjTvXijoqmE6d2MRAAnujfypR2HS6Tsa3mVJ+ieI2Rnh
JCfB6/9DpPwIKrUiVR/FsCpTsZu9L+Kzaf2yj/8i5AJ6q6wkMSi03KJZBXIUstMElwbIhcB5Skv/
90n2/z4662D9sMQaWGCr7H32Qy2RLFmBxCARQ3XOZzljg//qpHxWYsIkXVtYwEjXOkEkA5Ku28ZB
aLSJoj4LN2qJcQ+aUXjP1iUkpyAX5eWcD2rUpIp2xLWo3Uxl983hLF/j9GiJb39Aj8Y9g1WNIiHv
N6xf5DtwFWU+hbcd5M+FMdcX3Sq0019WqI3Uj0P3Wj7U3eiYIWfJaAl3l94287MBY7QW1nLLhbmF
7Ov24KxK3DilpFohV9S8EhbzkuPHRagrvyq55Pjn6n3RPOWhqqxUMObREiLtu/iFfRSkBFKHSz5r
re0QPeBI0TqJ4yMcoV2aC/NSWMvc5vqQ8CP9waTM61whaQ7EEbfIDoQovtJjaYxcVrVhC49PUDUd
tM/FAz5g7WKY10AuzrvU82vwtmj4mIe7MS39GrujrfVzDsMYXMBFi0joJmBu4qOD3wmQexSZyZEQ
IFxSSa6l+lDjySFHDwdPSN7LzFyRXxkP/dIbXIDdBMYXVxeJl4CGoyTdQWW0zjbkMVtJZap+I/CV
1JsAKrkTjhRLxaNkuP/MRdFSayLIziZICbccXCANLw7fkgfrSZq+wdrlWTXPJ2p4m3M3bs1BhtUK
CllfsHmZ5tWK+WSScXGsWzw7/+V4aJcUOhD1hkmBWJzqJTQwBphswAUF94xwKUWyFLXze8TPGCLR
85T3RB9fEGT08m0eF1Eo5UAbyo7Ps2VsLacR0u1QpL4An75GK3baXbkgZSZ4KIPCD1wI/kwjV/gR
cd1b+sEQwZJgybIXt9DJDTZCCHHeA/AagPDXzDHOzz3CZfZJGg4N43n5n9vDDNqSFQlOd7y7LF3B
ZCENQPAfW0fqjdFMBku6HrVF/9q57oAk31aOmCIdmdLTNtHMnbAeAPvbYWBwTRxC/NIpFYXG0pRE
CaG+Ub2lY1BaQO6Zu4lGJPyQdQpPlYprdL+2fWsGclG2E/vM12Ei0aadtrU1a7wzayGNPYXkpwSO
k+lRcGT6gv6yaQkKlJwxNmbtK6y6HMC2cNatVv6cq06ej7GhDX6geAKF0ez2YCtQaf7Ccl/99hmA
pUVb/dgKVZiPURNw6I76WAOVTnZdJzDiaRVdRObOZrdDFafTteFY+pCWOcbtLRZs+5Yt8zAkYczE
eauAgQzJgWYaNiuZmvaRyC7pIDOoonZ1HxmhNLEgk869H+95Lqe7t5mwM+Ndes0+/N4SVlNJVWcx
iYf8ghg7Rrh4LMq3cDFQUqy8EVqKvwYuyCmmTICwnPfoP8KDPPmfmdcDK7aLgY8281nBxhtARua1
jhUv+o/mwHDBkCCCKPFzc8eHQePbT3+9QC0Q2gnDx2zPvGAq9J0riuOcx0mWCMYf5+clhaOe+ORr
XOx+SbKsu7fJ2CdvgNNi3Bd0Fku7BEwT9tJsAztWoHXjUKzAyc3QhD6vyBOB++lB0+cirfzRshgk
tcDRnA+1uSRE4lNvgIg9DSxisjny2cwr0Sc+3ylX14dsniduekt1K4QT0DibEWwO+92T5sIT2Ca5
Vds9VGk1Ani4QM2gLYYL1SSsj6IV4xbevylBDGN4p1D935x7YDKygSCGL/M2QBLLqvmK5PV3XkPt
XeAMaWTZCcIGap6XQSP4QlH/Ko7SAVdgZbL/yPtIghggHcx/9oiRuuLLtYDsC10fx8TXomiK+vP+
59aLzWTBi1pTGo4vfn+Fj1dcXWy6PzJvr4hqWt+DxamxlIpcP9aM4sSK393n+uR762hdn+vL7eAJ
IV5hqV7iJozfpCWwCMxOLOupBmuk39ZfYTyN9bv3cI4A+QEbE7804QGBJEL/KU+YVX2zdQ/S073a
pprktsSfFgwjXExPIm9wXjeFLD+IItbiOL2STgXDsmUun7QaOhtlQP5osyO97AhDZtozGBzQicUS
0mnCd/FOvxT3CAkkOepC/m7SmRi0LllqpK2B2VZQ0osVoT6I5UX4OjdyE6MAk3F3oUG+qXP+yAie
bMRXEB4dHWkJnziHxo8HlpZr9PlciN9iQ1T0vjtGgL5ULVKtWwaUF7+CQr9XPWeZvD7XVlyaS/nb
0ChuyjdO91tpXFlj1RpdmS4bettdPPgHZGV/mGo736vQF0d2AexDI3XfJp7g/E7nyopjrmcn8W3o
RvHUY5FVT60/s54fWbuq1g8yAbAsxWEP3WpDVuHs7tSTE1j7fmrWfQR9ga9GfJwhqFHavQ9IIKxp
ovRcSDFC30OH+a+nhEQSTpGf+zbQ1FKE0pQsHhHxa+dHoLIeK73Ayirx7ohf+QZ23HRmMthhvlS1
L3QNK/1IPEpRSLVsFWhqePWDqv50XcBwg4TalKmyAjJeySBABzfdwsn8sxUWgX8dGnav33j9e3H+
PaS8ew10UmLC/3AzjAmTsoxOmZ59L97mhi5BmVk5FCHbqGyZCxvKcnHrMES8Gnon7jyfqYeaqbvs
FpZcMJ6ba0wSHyKk64eFrBWqEc8G2dqvTlCf340YGYeGZqyKuvgjG7lknmCoQt2kK/PAYDn/wm5R
5V597ykG/54uPZpgAO+Qojk/igq8mH21C8BvIRdkksSqWzRDRWZnj8w03Asronq84KUiKn2cp/KT
s6a0SKVBYw281In34sj9aqCdzmRdTT7IJ1OYEePbogYCdmdAz1c1EkHAVZlFmKlTB2abXbwh1zMO
gk38SK9U2zT+uMsnjwHcG+qW24m7G5vtxQ9w9251g/va21Vd2791cJ6T6lbWZDdhw8jN4Yefh6wE
h1RqLU0flS1LNiBc1nIRoPiAnqRvrDDkxn7pboQtMPqdMCCA2ZtQm1FkRFBPgw5E7c+DyoU8luhb
2Gg4TPA7BUMyiC+1MEBq/zC0+4nISzHCf7gtBkzQ+nFo/QWM86FTwiO0qPP1FmNdC3Z84nlnq+N5
ylHbuW28OIS0JuM2WlbrhZ8IWekazoQkrUM6lnhlKsZ4F2JaPXBAg1qxQI4wX0OpNPq7GPsEIAmj
EQvzdq3Ho8UfX7xwyCBRcr8YNd5RZggxX7DbNct7nDj9aB53GGHZwIv2sXuWhEPj6UBSg0ZtGfOM
pkPFpcEFgIWO994H66Ppwz66o7hW9TglHGYa+Eke9Sa+wVIK30U0Vf6z0Yilwd8IxMZ+DLiVkEze
07frBE+zMaQptRIHqC+QgChnkPe+szMGBk21bjJUFbWVHtEmWuOd6ct/tLGmlh/m6T+XLdgdXmTL
8AqMv9N46EhHXKOKt16ct9iGiss2G9r5y5w5UjIxcMXsnMoGG7pOkOb987F6H/iDxDH9RGZos9KD
cjsb/o7/8UDu0zJ/XlVLeWoY/kgHT0gxcaPyjIF2IQnuvASzsaQN4xdRMItP+dhO/kkdCYRvbXK5
dYQSvwt1+XWuqtUoMQyUzsEs/0zxkUnSOL/bmZaNVAEmYtndDRnnDdSMXddk02aMcKQ9aH6iG/A+
fMTFGDfH6z+E9BKvmG5KxU27R/VGPJU/HtT4OEhcBSOdaM59+7SI+lkQO4j19y75nYHqXEybgHwK
a6vMJtTCRYppgC/sQh6rWOZD+OaSIA4+voAXKc7AbbYqTcC1sKqj14v1LGUGTgtcIkksCZ+/bRGk
57UyBCcuHP3EF9+n59RBwWrWb7fKsDK+jwosPwtZcXscYzlTsDwwLlWUEhCZ1gG3YlgtQpZ0VFmr
Pi3QRtjfwXyUwcXhuyfbwDs0q+4cXOtyhdn2xHLbdm8Rhu+63/25LSAQFo/5pAl1pA2sNYfWrD8t
x/aWbHE2IEoTuCKf2vJAoracjbj77WJRF+MO9WUeq+zVZTwPyzT5oby59hY2roLzET1UriQmfLJU
DJaLqSS2udVtrHnk7TkjU8RJRnC/qw3qbz5D2UPv3iNNiCNC39Tl3SNXfcAGDX3ZuCqioi9TicG4
CGRWdvXpXCw/UwptbrKqViiqa0VjCrCUJaw8Ki0ugOyrnXelot2/SrccI7ASKhxT9SrOVkd+akLl
jDHta3k6mej8vy6gLBhPHfV2qlcz/KbneaIq/pK/A5wobxbpeJ/qrwOO2af8nEZ8Wgo7ct50qukn
6bwr9xOFFg1hiMHAbOvw+wz4btu0lidxgGwumqv5+ziQk7UoLQ9Y4qejlTrpcSUfeEaGXnJvpuJm
b1xfSuFFsLQoRL4Tq2ptyPqRE/nQf6Iz93fkLNntT945yfhefF74FmPcGspfVn+9xZjMOH7t3K1t
4DnmKFmkHIQ25vHlKoRdb15q79jZ6C1wmwRk+QCzK4lxIL3Ce04mATqfnH3HhNzJL4QX+ybVx41m
2OoLkKoHcOxt9iuAHMr2iVasYZvcKSMi7YqAD/fYq6prXJmZ0V9bFGx/dFuSTsFlqWXsEUdT4rhF
yyE4n57IKtkdAXq36eQGzwugMul2GFj1/lSbsNve0FEnt4jgOHInxpqXsTJIa15d6x12TURxKCwQ
XUNCd9VtSwBRiayGTs8ysY868M4dB46Ji6h/0dyXCRVYLy6TrdKg3aqmcvgKYp7wnA+Jue9XPEYH
Yq6vKNCNSgtpFY7x5JK6PiKLLdbSrw572IDfNso6EreNJ5ZsFaldXyRj+iDfH8hwpdTQ15kEBPBX
x7DiEox1Hyq0uCSskR3hMOp9vdvFRPNj14S4g0CN2iDCjJG8dVR6KDIizjKwq8HUXv/I9LrxnMoy
LQyTAXj3IwZoPchWjA2ObBYMGlV9Oxkx3tm4j6xvjEWRZ5DxT6JL43ygkYg1AvtkmqvvOrxdSCpN
fYGQI0Dqo2t3oSnhwmcFy+o0suWwW/poiBVvB2EUl++eRdY/NRiEK88MBf8sv7pRFJy1u192oYyY
mFuXYd0XAjaofzu0aKWT2ICja3gQLNNqh9DWsdyGr825h+dQLAMU8xJw/w8Og3c5hZ2eyMIhf8Kt
poyWk4jD6MLlniBtZ0JAXFDsvHokbHCcM6B7Kt33dTmb4z+ORXVYe49IRHkmNta1PIwSigkG22rD
m6EhxtuGbxaI2chL7RYXrDAy3hilrV6oGQZl9PxYP3k+48ign/CWMllWWYT2kvNG+zV4WerMus9d
ZBecRdSkdgEhtD4PkiEyM3OOc0A4/zq0CxuDQlzS0oEEXqkFICl8XNhoix9qfU48Sdm6oVdtlY2u
KIEnwIehHqOR70CddL5V4aFY2IiUnBmBJwN9ZA4wq9khek1Q8aFbSYFKauMgyMODR00BWSw6IIdR
+m/JcKG7o6E2g1YYtlh9z9L/iaumvtCLpY7RUM2nTqfUtfShRL/xbfckeQqC0DSIt1hjLeSmtJz8
3HdGS19cebIeDc8Ru9ZA/b1scGb10aZ+IeiYaMz19iUjB1OitrKZ/TSeIDtWk/LruYM8QLfPVhnv
h3DdXQIuKadfRBn4B98mjSiIkRjYjmGSMobr0k9CcP+NVUBjgV9HQlMo7KFqFsoQrnpygRFIH4RY
Oeg3NMFtxtuPlQquz1G+TbopCsK1OXb9OXXj3HcuLgxNeJ+wV6s5W9RK7SzpS1GTVDRNgZpxYt1a
l6NARrSfi0LNS8iHo50j/rh+CK4bfsWmmxHLitkbJkN+UHRyWdLysY0Wutxs6jb10+7w0kKEqr3R
QfdLwQH2wbAat8CK4M6fRwB4madhj9zaoC/sSwDhkzgcqxCuTepK27u+St8do+AAbmwcn6fEqifg
q51ZAd9oginUDzVkwHnSNXm9fCz+XvCkCuKQlCjJu5OZyINaEzMtqFO1CQ+PeVBfgglKFjFszrM2
CJL6I+tkV/w7wqfa7+cm+ZNSC+K1VA5vKUBVX+PQdopa7oWuQYaoKPX99hSCh5l2KkOR+eKylx+e
BRPBx4r2fMvbMnBghGwvQlst5InI+f9AjT0k4RR2e+XW/PEuqj7Crn/hU9fPnAKlPR+WstAwpz0w
+NhnnOZjrU2UTP8Tq5P2OrxaAjRdHa7BgWA+0OwoxlQe7sr/xfqtjn7yXhQ3u1Y0jmYipC5r/WhQ
7OtUJb+LynWn7hPLAGvjq+F8ArtbAvRYs7CknNPVhJIbyzo3otU2/MZc4qDspQm5z8zO5m+Dvzh5
NuQw8xH2OWsywqhUgL6eDFKgGeYDA/pSTWUirbxvZ247yx6gL91iFTt8xSMejPPEj4zEWJRq5iCe
ENHQwfhSlcpR4uSZY05IN1vte4RD7BWzQC6jLfdx0zJdPmtt6sj1hXVp4jaazdxHOdEQ4kr9GGSK
SQ3NFnrOQn013fiwh2cG6n0kCZvG3TkwNe6bAL6FX7NTKw6NAdHN+pL66olMyFGgop6tPuilHiTi
KAMH/vlp1clM+R0mTUNm5vUdivDdsf5wisX9GcOpNW3SzUnLC3g7z6sbkKPkwVcMoZW/yGf3xJGB
Fcz1KRkckyho8B71GdGhjDyLG/67LTkMu17V5wkKGucBMUfDy1buL8vee3LIf/eGYBcBBS+3dzHc
Sm+WovMvQ/6y6k5JTVoSt7sbTBTAFLewztMbYunnDYa/i9kbat7xJyIttCrfxJNwWvxYys5OuY6x
5+rde412UxBjnMROwAwBgbpmG+ZyuA5E8LX7ntKBtxh6xtr9ERQbYkQAMTxJIbeayk5gW7OYikNy
tm3+mjLkUvuMcODMnbBvXokEuCXBz9rAmT5peIEIsyVp9paYaV0MF0m2QwJ2+hYz9wTnakWcvH9t
VNm3b8nAWuVcnpgb69smcVE72ctrAigfISjLBdgHrXmx9TFRc8qi1KQJQk9g3cxexl23U12PMLoG
tbj9G2vboKNDUJ/z8/VL1dZLYQRnDzghkAcCkX3V6tfZRkdKEjrZW3nWFq/nQK0axY4R36mulAYs
4DPgxg+c33Q5cvL/hF6g136HqzqehHmyXakTwTYdayXopNctsbsIIrXyZZdpVAFMNfOn3LohYA8+
DLYXZyldkWHtRD7pSGa3/oKIafaPdsXXejL5evf05VPydJ3KYAkdH+vwjWJtW5IdbIe2/ojqVcQj
UdVKREl99r6Av0TLJKHiAVzCTlaADhR4ZYAAC7PttH+jN5YSA/xTahMsjXzAfuLe5IkBnDbIFRAD
evyKBE5cQ9StbLKmiNqYnEbEEDGbVKSKb/og97hYyDJmchJ35oY9GqD/eYGK91KVrhW2TclqBwrD
4Pcg7yAPvc8rE8TL3BnoBOw7eIvowYm3vV/+oNjzr4EhNu++s3XZCCzy1LL6lyfIfoFAe7koPiQ+
H9QHCKoz12yVzsYwbgznGA6xpiE8YrsGnow/eoXj08zv8P4MxeRirPSkvnx/3lIEWUwXTwaxIneR
b8GXJiG0vsqR/sR+eTcgckR6+hTWFe1FsBxOkjsNfaRgcoarut+iHwT9L+IX/0asTmnTAlgmEtyJ
EjJvncq71NSSvgjRnqspcUbEc3XwrFv5UBw8V+gqA6TImZ8YyEWT7xblcRUeMtUxmryZuYFMt+lN
Ylm6Z3oiSCdYv/e7hqs+AzjmSqpkWGX2Bfm/0PgBZWkV3//KUFx90wVa0JAUMCs6hEBB+2E9jR3s
MYS0YlaqdhH8XwSM2USnqSXs2ZAhbp5jAQ947ZStJQAvDLLD5OIgmfJBRdLNNMHTgRIxYLO2DTuX
oOrQUNDDYM9AmZ3LhsTyn7xExCfCvdgngbUSbVuuHGO7R+C0EraYs/TwNZ9T9EExe/m8Zc5Q7PbE
e2lD/HpyTN0xbFR9AuvaBjBXEHy/mYfAJcSqJ+tbRe1CC6n7TAWbCjFGxOA7AfbdmoOJCK6EgCoM
nCYk7BAa4zJnoZObmnfSWTV52YswvQonsMIiQkKxeiP9SQTxOlM0ZBhRfcT5pIPlNQ8UOc8OJkBP
KCvV1tNc2syFDPtjCTmRQ6WxyRMqsp2GWjhgrif/WWnMOtl6B8Vlpv2Kw6QfymNIeGZI5E8xzxjK
BccrfoRKerFenNLKFO1jNQqPBJD9sc9fO8wyhDqn0umyq3oWe9XprhqDgHimZqt1i7P/wawJLJoz
lHhp4y1Z+vKqTksnar7QG2VKyz0JA0zEWE/v2NPBVqw2WZGGcA1ZVBEXDb8xaDsco/DgzSvAnqxv
8j5X9M56Sq9K+K/t2JalzmxwHgq6wXe2mHfDGAzvJIzcGBo5E9cH9UvTEo5StK/4Ur+sj8WsP73b
BvOpW+sEz8898FN/sOM2WUS0sNhR+Nmtm9hF8I3dv/f6IdTdaT2nOV8l6GyM9ecgY4iuBIw17SKQ
ildnS51kkLebwmyZGM1L3V0j4OvNyhBmYC6QGkdrwfcCeS4WjbKIA+6rfocSmNeoiw9hry6mEbKr
eE7NMUgiQM5/kuuTC+HsyTPIUgxLWy1pOHvJE12ahyl+XR6yE5hC5tDQWegGBb7JpGyr3qz5sP2k
6vO2y3lPuEbzdexfbFU4SpB+pNiYWWNecGqTgy9WIJG+2mH5eVZdEU+GlRVfcqNqC/xFoN71tMJZ
Y6hzU97uQNj3iVaVWyKnh1zE9TGeVslXW17Mt3p9DYDMRds62AEEoTly0M7v/N6JdWBLhE+jutQZ
Ycnlu2eO5fPyyM3hFkWbpj8fi4frS/4ucEelvVEOFZKutiPEjZbhJYAh5H0QUR7bmPUOC3doqY67
h6hMhSPC0MQ4epTg66W1shyfzxb03H9+Fgs59Iu6t70dulrKMqjWX4YFq2cKvbpDhjfjZ7+gPscQ
muD4alew/G+QPpc+0DaOjAp2FLo1rZxdHgiULVnCwRvxo3En1OuqfQ4OAyTRJ08zoZQieBsKUvwQ
U3Y9N7zE/ILqvCCAHF4DJTCbBJ56OokHHWtfDEc+ngKEGeNZ4aArpRI7M0gY0A7blwIvvtd46dMS
H1rRiQrReK2REiKAh2jcfCnTn7mrRFCe4MdO9dbKBJfoH4dfCZMRv6ConmmKRlVcOYGceSCXOitR
HRZsHTvcOA2HHkvs+sQYBF7psX9ZnVhZLztS8BlkNXHO1SGENhCui/0fV6UtG1cyCLLjJRWxavIs
20OQne2WsB30Hk1uB2VT06K9EEWQhqSHM29r4GTi6Kk1xAZa3bBoxdazBZd6BoAqF73sfdNXzbLG
4X9vs8HroxFRDEds3XK1l4nPDPrxiGXKoyYUmxAlAkmKZF6WyWzzvzNAyU5Wc4j7xi5gJMSwfIuT
9w16vvlY83Pig47ooQ3T05MAY7aVqBxZIymG/0TLOrIBHjgE64StGEympuAXvky6vfT9Xe9T5Z+j
u6WsFJk+orQULvVAbzxAHImPJhaoLB7jNgqQa317HGTFfBh8cJyWlVuEziYa4HvxhTFmxcUDauRM
w/w+aO9IXrZthFnIQ3hbqTPeLv6lxwdP3GOrOepDqcHon3DGqyQqm9jn8ZRs0K/Nxzg7S+Ibdbi0
LEfM8IlcjqyPE+tEV7fV5yKRX7jXPVSBXOZLYDK/eaPgIc56x2qm54Xu5tjByZn0Rqgvilq6NSbq
vGamNupMnyWKRq8+rcffy3We07sgY9NPeBOcwwHUJ9teBtpuPGDHPYmTVqpCNlp5N9lmoW7poPNa
YPUUXNsti7hAcoqNT26uRswGTdVL7xYDZN3o4eKSZF8FuNK5FDpaVxByrD/T6zPPYuDqgQusmj9J
glM3PxAq6+rGfgveaETDlpuNxX1bQ/Kld5nC/cv1/FkgHp7hJhM+3nxMXCKYA31yy0NXfDs4oCiG
MyRCX2MSI2MgS0aX5OYPh5ExAurbtstUst2ZG73qhF3L1pRvPyq8jxYlsdz/nwj+09gNKiwei6HB
KLindY5EdiqIgrgwaRNLy4EY45z6RrK8p20KGtSCjJo71TWwP/NUWz24v6eYtfxZqTI6JIcXDoRO
2irSxlBgqS4u8zmPvpO50YbqaRbT1cKO9FNnEwQnZvNzSU7F/FSnuQaRnb/Ow3XDHGwBJJitFrsN
onZ3jGzYNOFIpzTXTw7YVBYzaJlq3y3mZYxRl3f0ddkGIXjshxpi+/JtSak0H47zxP310JD+L5K5
H/CwIICoIGRlvqPJrgURQrrq5/27gzU+oy4/mVHs1N5MnQlimfcbomB0e1mx7gtndui5IkdidrOd
tKgm6sVP/773DH6zUjZBap7uIUTuyM0wf950FgNZN4rXkZwX3XJl7LEnOnWHqzJ9/i7IoIGuo4F/
KpV4gIDkiLpK5NTWzfMiD/faEgZmJndGD1DJ0jn9FKyrhdBoqxeq+C5eFMEvUe77u8DP7hkvBdo6
LBowMmmy46WLNCDSel/lzZsmW6lq3NZjz3f/FMOXoP0zGJk+TZLKhPtVFjWwrZUFlVktnxhQ6b7D
CLWH5ie+WL3O73ucefWA1s2C9kk+ui148pDKsRKN7Vs4BT5LALa2wON6DDZPVkMi8Mp/8JLycemc
26KFpHS+4NtlkOxvapNpvBJaSQcfW10vlLEtrBHbII34ntuSCjehldnqn8/ketmQbTSWXFmaIFPA
fOlwjGNJB0xKsoYEQ3JFpHZu3o2xs0FcgsmSSrZBqhfPFjM5xxUwo2WYWL/E4hfCZwMFScWjZHt7
/+6Qsg5gfix7kjk624zfdIY5G9WBuT2W+SoHj7YZhlEezV8Znu5Exy2Pccr8sT8owX/FM/QnSE3S
9MBXW6QplAy6XgfUk5Hgo/WReJJc9Mfg+JADKceXkMQp1Wsf5F0KLU6qKJf1Uvf3bcTsiXR/HT5j
qrWHO1N6SCg3h9kCEwetn58A3NiIDaLMuYVKcaqp9XdtFTcXdXRsJGY3LyUwOPVdgNS2jif4K5M5
EAEOVng4M6Kui1cx0MhTQFLBMGqLjH1s5vb5/dE8YlUjbgoCvwhhxWDR2Q90RrkDlUI7PdjQCTF3
Gf6yH6zSbvQBmBBv0CHpEgvAgtWCvgfJ93W2RRtpDGG+DiK07EIoWFcTp5OpML+Vh2Z7PmyWVTpq
CJMT0SieFTjjKKrTux44Y+8oHZ+y1VSCJs14B9O1bE4SPX/WNywtvF00ojpnlWLn8b5EDm6pirho
OpKdaB/hKiCcduAo3Nz7ecL3l+kuYFCoNtuVr0sExXdf4ZlAydg6rahvhaM1sge+q8Rad3nfmlch
G0nd+jqLJAI8QBdZbwAZP7QqWVWDwMII8zcN4Vip9PkdYHXbjQM2JPZI10+N/rxV54Q8AFMK9mxv
63l21XD1V/u5zZoUTFqTQo+to1yAkJrTl1WyKmypPmg4dgV3D3jQrqMYtsF4svV92i7z1LDhY71K
nx0gd5wQt/9y0EY07/1s3hpecJJpubT1zwiAAqqnTnyIELro4vqOGicXhB8GEDpLcliMBdXk+tI6
KeYI+e6FggveaJCdudnE8tOF7m38L3qa6Lls6CzuSK0K81yHOVDrFb0yNYTwBgIiZtr/sCuVRyln
39kbMsogL/5RIwRWknqr7pjWXLU8nF7zV0M+rEgUhGxE6mvOufPs3G2B225D6IjE1MP56C3Bais5
PXJiAytLNXKkKHriZKdUwy/rS7QzUwdEkH8Cmm90yvmHo8cuxV0FG4WwTS/5ZY9zbRsn7aLi20x/
sawUqEjpl6o0Yd9eP2Mslism/pNjHLClDVasMUjq86q0zSluTEucX2AAnTY47YkmQA30njT7EjUy
Eba136ksRTRFqQ+BIUi55hLpYeVWnj9tgYj5K2Quxsc9VncUQ0sO5uZCZIQFFm/ZvcYTDYH16cCe
m2d2lcCO9UVwa3B1QqlJypdnzqt9oserB+wmY/osHWREnJs6sRFxp9XmWk2m/9tOnwRYZg3h+SHc
qaFjHnXra0NcLED5yZNU0UZzW4+3ZAKb3hyTm5m1ppBO5OPExtmGX7klSxfrbtRoqEn2nJXe3+UA
nv/AqAQ8KbOvmApzQpks+yfe58zk1RSm3QW1b4uFuFi7khQ2Qpf6ScTxJFOto+Qm2cxg59uPatdG
5Ao21oaLgX13KdLul9JYDsfkjPCWKRs8mk0Y7AD7+IVZ6wFIJR+69WYW/nTdwL1znlbT2HhIEihv
7e1pUb0UYIDa/a+9d8LaDEJbea4Y2ubvCWxY1tMzxyRxzzo2OYSxzk4eweCfcYaMla34jGuO4K2x
nN2iK3fjlKtFhJ3kzeLFgoO5QSgNURPFLfg0JLWc2OLt5JSw3/gN0ioqym0RRhGxz8Xl1HSN9d53
evZBv43lJc6qUfCXM5Hc9GHvBrmqmqiJ9fv/Vo5vKL5MFkqW7ah06Cg4XAmsD7vgv6uOlMPvh51o
gPOGfAywg8EB7xfDe/eKOzYeMJjBR1ZDnTpzRig3Ov36HIBaQ8o8o3EeGDn3Fmge4cs+lXvGdS9G
ti3/A9KBksn3O7xmb2PPr9FseJlVU2fugFvdqePGyXdcSP5/Jr3URVHexSXY9Ng1P2eEA0/++NWr
V2rq/IVvkaiP5U/0xnxM/hRmBXXxVqFn4lSzZsIjg7Beu2vr8QcmUW1FvSd6yLxzONABlqcXuhwA
TVX7OvzdfbQerY5afWkQErpFy9GXU5sbatx4E96oxj8Yx3czdfLqeubHjxyGUgNfBn79cINnilpJ
TRv8aJ0LNJi1TopYfrjq/lv8WkOPthnDTYYv/d4pbFUiWHiKRxlu2r0oKHZvH/90JBeGpj9rdQVK
A6hg6kiwV5kIWrWLa1Xt2apRInQocslUqLVmktdhZ9sSfRIfJENlrl9bRhN1TdLtMMihd8IqZ3a2
IBqyj4vdTBtrDpiWGvnZAyiLXexfZntrrvwX7vEDesYxlaKdBzonZpWU1EaSSaalEUpPlHPPjf/D
utw0PuF01ksdjBuGLMgFqGRGB3/n8PszgOuawy5ogBZgBe3WO8+NIOEkug5Fz8gGNgDBVPRV1Z2C
hf5kMU1FozP7TWq3b5uXLXQT5zb2UTCTPdKHRQKlpKe1vezEWjh637AVhlxIqo9BtEca3bVUod4K
9DiGxzbR8vKNImZfj9UtdTLEv1QjdwQoy/F/zC9DdkO3JEzMKbdl2J/t5kjZJAx9Brl85hqXhkZo
Kjxpjz2LeSTbvYQC0tnzw8X4qcIX7JEHGuscWqIQri+O+fhOSQ06oyOY8M6cafOc34CPR5YS1FBC
ZyJYaO0+o4ALYAY1vX+Xnj/so3xzVjUjjdNUCdsixH06rjg5RjBB+Ik8zgK3vbdsZvZZNo24cdXp
WlvZblVEFFiRIrUK5NcGoof6UyBfl/jup0/ZrLB+LZt0vgipe+eW4ReOiZ3dnHQJQACZj14j1hs+
NQ6zkmKM3oeGGKlmo28dkJYU/8f5DeUyledBAk/XtMyLVKuQ0E8Bu8qtFBSLFsd8aJoMXs6jxyps
xLGL44LJ6ZHgr2fNFD/UT3Ga2y8PlKVOZAqjKt7RWCsfpwkZo30QiuW+GRBox+d+1X/47edAQJPR
PwDEy7rKf/JrnFuqLr30afIzwGqzGqsW4CkoRvjpvU4A9aKJ3l7SCv+bsLhYf1f9NAIjF9zLw4i3
xwyOl5VPhLh97CvlwNPis6NbDJ3Fkbwre78gsLA3Jl1uA/P4Aqoj+jk0ZQjz0qE7IcionLUio8Yz
IjKTcC4iLFHw61RXxj2K/wnKEP0+6rr0OTPD2RkcqMQ9kw2YSkXA1Agz1KoCY9H36yva/o7Axn+z
mJf06egSO7FIcW+ZyptwB7BrT1O7MAIuwwTQggglLuHM7fpkVkEeJ44HHtliDbLZB9jl4agImWd7
rHeZJrlTYg6YW7rgWgvJiAmIdnN/+cUeqVWJBBqjtPR1rbqMoD931GeyMSmfjHnh+/b40IZF3wDF
mD2XUQmDr7s6fiXkYPZkWbKoP4YcsMvvU8Yip+6e7sF270r13zwEZT03iDNKBHsa4A7/8k1AycDs
RRQp3QX9O1MMX8i5Wpk8QcVERfKR8cTBhxXu2wyhwpMGvlCPc2az4/IK8NUU8Ih4bzGl+/+LbolF
BDqtpluOlaW0BXFKB7ZDq3oYF6Lf7iV42SuJ2Ly7it90+KAgWN0H31RJxzZ8UYZs5wHEhCZ0xEyk
sq+HWtPVUYCB8biF4gdS1XVIzChnDqw3/ar+yaNJUQ/SvViP8niJigszpMzl6Mb7FzAKK0tVZ3rR
fWPvRGdLVsGzPICFNuR48ihYYAlCKR+wl4n8J3rzCJYA34/YJgFIWxo2yTJp+Nkn9OVrDgRm9LV6
c7Q3o/QLMkN+lcG0zWyWP1dnYIeMlLrZmEBhRI+tpcKAI9KQMt1tURDibxPUJpleAqYNotQqy5PQ
RBrr3GIAI3zffpnSGqAAIcZo+le40rN79We49ls7+AXhEME3Q899coUFq9g54xGgAP85mkwhJgLM
RcBAqWN41AF8B95M8WfSe2BOopQSruc0f9sI8xCw5Q5FNwK2YFvr/JAf1Snmqx63v6OC1BO2sMud
icW9Z/UuuPOge8LPt0Y9ZiZojM0vQgZMuIFKQHjXqTa5zSFtOeDCP8cKMRad8ZIqXI/FAE+VpFPj
QSmm8264dUhd8MRzEsyrmIJFM5Shv+C4QGIbLWOTHfwdVyDp/j2rdSkC30T3CEVe1nTp/i+oZrBT
BdZf9Kg0S5fDO1T5vtBQlvLj/r76VZlV+5Q1eSL09yDtSS0i2G10+VLsKBkqeAau7n8HDBdHYkfd
krNu7MdUCBU3egypk9tIiWH/pqcFAv2FoEZlrvNmHBNMhhicfir31m3PTn7ZtWbWW39BB/d/y9rj
xyO1+AGgV5ZAVkZTXvjA21AzOsfV7Op/QhhASLjwP3iht5E2CQFvTjmlEDaKhVDeix4Nv41q/l8I
ZXIoIcbr6z59dU+l6RxKz4mq5xujdWU/S29+2xr16EwV8PnY+5vepv1NJ/k/CbHBciNynyWViQi4
RhXzl7l5CvqxOq72aDTORTUQXM2jf3KMIw5xIl7k9ghH3SNiAp34DXBlbOEC9BsM8EbVLgSVtEOC
QA4m66WRbFYWYWOHK37DUlTzILEpQXhxJTx88ki0wEPebwFwevmy9YPDR6sc34WTvZ9uRgvNSODx
QoAThYzInLPOTQ2R3CiB97YOq8/t9s78yFju4RRujxlNzmGsdeiNDOUk01pLqhA3YNq2k3L9eH1R
V2qh0sIcHkTdQGMi4J0Ims1tXOrkVRlC1JejlscXBxWK4Zurd2Fy7xbc1wJX6kJISi++94w/u5Oq
gKpO4drf56kBlKoPJW0dbBywIZVcctCOKFKqgQBp8PG+g6Ijvg0PcRhWiBhr/7zX14cxktZKG8XU
xlfgyEznqY5/d5pQromFXh67IyvDv9oG/AkAwHHMkJ3bJA3cTHipSzisT7z+px8rj8w28F7eqZpS
mdiEnyRaa4o3C+QBOT15rGRCMIh+JtS1bIRYU036jg1vVPQfgrSjz2lwUGjg5IEjTVAcuHjwsaL+
HYN22AlKZUgKlwjR8jCYmH3fPVPv7lfLqNMPm+qn1QtFEC+rMtAr2eSAKJfrddNCeQVHYx9OL9Ww
jwn+sLRvgtwaJvxxkNM61fXvnBmX0keqJ7F2Y+HLuzDdIy6OMCKd01GMwaIZraImeUGzynPn7kwp
iZXADo0NUznEBr042e0kVJJLdG1dxlZMdDmfabqOwYmYubPrtMH1j57HmTX8//jV45vQ4WxWQ6eu
kVV5JhjQ9WI7++Rxj8DNcShZs0Q2tgZfF6ULBbyGrdUoagpqqcKm/yzEm/v38KW4uIOwtSPPE6M7
02DrbJeeXUHvEaXCSCoOgqq2gCr1DGHSfEvoW7CU3Bp2KoSEEpmWfmp32tO8N1NmLlJasGswk1eF
GoGFgaxS6mdUFUldH+WkxFDJLLaEE9WXJLaoxp2kRFBcyiIXgr1flWQUM7LIiIpXHJGIjjSxkGmQ
rogLtxbo7eQ9lSVt4YWzrMXvBu0C9mxlCRWbZMtJEE+F6HzpRAMNWnCXwugrDD/32KTmDmavTwHU
Sr8zWDvTjERbpIVuGOFjXZNhdhGVGtr81QIxhahtQI9CI5qMvqfoUQU5p42m8SYCrDeDBt8OHZCz
DtRHJBqlt+QUfivAmYhHPeDVOhtUzJrK2bigJwbLVPJsOjMFz/VS4LF7W9ngPjprll+3mpb5XOM0
NCKWa9BLYwokV7jeanAomfqh2Y2tzD30HaVgDub/D+RSHQqWHD20yrdoSg4hhXhlBGl9aHQZX6yM
mdEPrVIp+jMzIJqxz094LIB5ZL77S793X4nWgYcPXO5dOK4d/DVIOAtWWE2EMndd+FbnH9daew0B
mDvt2fo1EXhi109wDpgojVLD+hWcdjgsTADQDFyzeHBHWbjlepsAl1Midbe5YPJFACWITIWX/XMI
EssejzBFX+o0Q7TtAWxhj/Bu2amohJ9RWTHx4xJAYlQ92mCefBVi9a/dslihyybR+Qcn8eWkbFRQ
CfPFKF+99SIAgLEdmz/vKMG4/HTMqQKKgBNrf/xZj06GR8GqzgEke2drw8oknJNm/Snp8HO2elnu
Ue1/ZVelnyTY2SSc7PIqhAXsw9jbIgs6ZXMCX+7yJnXeC5NH6AdySlqXeGZjKziSeAVOn8cvU4VD
xtVQGE2/vVhG1Srpj8pB3FPA5aXrK53wbq2sHWR95Y++JLp/RoZ4XMN34AIS0g0FT4G9bDpGRtYe
YBMwLigBIEmah3Jlx3SeipZKoWXRIpaQ4HpVgtEnfSEHHcxN0PFU2Yz/JZ4ExPkZ2eVqvxklraUl
K8+vlVC1Qrdmp8O0x2wta3aglGDjKVx8zGqI9YxJHY0JRVL66qQVXDVr52MkU62FhVgk4tIEPH2O
uz6ARfd18VXzyhzdD6enpRjgoyN+yfKd54MFEasfhFxBZcrGlEaLSmcr6oMAvQ3y6gIvrBUJ6e4e
MVQP4Fa7hJ5L4DR6x65AUdyNbounQRpcsdogFxQvz5I37WPZfEIDKRVLL4ClKSzBAu67hn5tkCNi
1x9lW6m12GGStH3hrDQg9vys4Lns8HVAEmKIib6OiFuPJ68pR7bTGYKtSw4qt63r4x+IK6gVKWV9
voY3tM05n8vEcaydkqCM4+TxOahkjqI9m6wJyvp2E7vOfMI6I7dFkqAmrkM4Q9gauEKhM4xG57gv
sKuONZwAj4WF8jkLAHtxKg3bgRYUk1PGxSdwOt07FmwjcHfLPMaERmJLHZJoW3eLKQl35t/dTn2u
l2RYPGnAcZ0hZNPIF3unY4X7xwu/2vElJZPOJ5aLvkA8DjwJ7bUSdeT54So5mMcAMWU5ptaGV9JU
8V03Nl3Z5w+08BnSLZ5zSQujBrbmGrV2/XjWSCkMIZnIQR3H8wbV1OOSdzqlnNPy29p5Gtv4FfyM
TntZ5ILZc9qmqtE4mIDo5IfJ/k48VO7o46yjy1C5HsOMaUqFuuACQRJNEz4b51/m9RdrmAFaRxX9
qIvz6GXpsoMaeIQuqKp2FG5BYcdXEWJYsGYGA+KliBSgg9XI+a3Fg7C++HxV5DyLFKqe2+g3VBRf
ibqpSiJ/71RPCCxnDcvMwbg0YAhttKTft9j29xg5bMZTDvngRp+Z9QNjKfFyagtQnuB5NX0srhl4
72hJmdSng+FGtONGb8yd6m5MVNobD4chnUfvyvBwe1LpJdItPWMoAXgtbxA3aZNbIycHqgCwJfPE
t+4CYS3xsqS6KFoTdTW0meU83Zlo7LNnzBjfJSTJh5qSBY4fXIwdBep/cNVCAyBdrqyytlFuJLRv
LP2Q1qTuqQtdqM1OY6lFs77tItA94aFKLSM18Pp/6NwImK+geU5IEPVaWMrvQ2Nl1MPfYw+kMerP
CvidzBq2ZC0HAhyfXYNklrnOFmOyOLnXz3etbm5tiq0xKzXmluf8dKamiVnlWl8KGCi4Sgqjm0lA
0oSs02+eqrQ2Cpyt9/t4Z7sBOmi2RSzCpsEvQHcn18rQKi9lzXkRUKdACQ21rpMjTAyLZkzXhgfy
SCQ3RymCxiEiTPQ+x07s8E47NVK1dQTzYr001gHFEGCdNkZ9Abf1uYX8szu9v3YgJMQBA2lCxsKz
QWjdglZz/iwNtXxs69GC2QgoUrrxSV1BfjzmYkEg0L4Oc/1UXPZ5BwQ4FLmGd7g863kL1Z2Sr9sx
s2CGegabso17ytcpYDYxYf8bAgpms4NQouh51pE0X8vC7/zBzMDXJl9Y8o4K+sg4GxPHIEZnBIrO
9bZYGhXHdrKljAS8cPmHu266ASr550SDuKcOhuAg1hCQ0WsRkEtdiORDYKVO3sIB6lIImtN7wtYV
9iz0CZ/69AXD6LGBMoQv66A5zqnesijHBcHgygD3/XsPd07LTv3niX7GGcvRLbr+oT6mxMxqyLDC
l1P6tYer8nX+CAqhP1f/SdFjjY5X3mr0dzjrIVRnFxNUPTqA+7fPFQbZEfYeDhGT20oeyliUJ6st
xVnCD8D7A4YGElJc6wYL/IuPzzEbfqmSczjhxfNVSSI8QhjGqsGbiMfaxqWHansVm6WsyJx8r7yz
k1eqJ7vBJZowo22fiEDv992UrM6xWYvbAmTxXaNSAGczJN8/6Usxwh+FCkARnNUWSIndHdRk9vFG
Ve9kCs6kxhqDsUcJ8DQPYGtjTvMZe0ScQZOqseYwf6FetTLi9e0+WmjSTydozLVmM9Ns6FKDfJmI
7IXUNrG8zjshqZNT4yl/Y3GeQjqDo4MzPtFZPbU0TgP4OPWqD2/uvvX26Hl6bQKQVqKRbw05Yq6+
DMdfjAIvtPpG6zRjByBBGtXC/VTQa+NQ2ZCyflfuyxUkbdjmPeNEuve5i0GUoV3BNZkFDJT+xClB
Q2E6M+DqTkhWJmY2m0bNpA7+vHCmEA7JWL8UJZ2FT/ziKDFXggTu8BDb7wFLYECx8ysrdTydPLAI
Yp4ubBr7aJvjgZyzHpVfyZTk3BG/r7cwdRc1sSnKiUEjs6SrE56OJ7TOdY08TT17Kn4/Yapmmrsk
mF0WiNyZfQLcYUjozAjeMH9sov+YLXkfZVnR9tm9GO4/6ULAF5DlGtPCHKjR+ymKCCxyz5rVKWDi
oHX48xNgxcei6qRiCrm83/aAx3rzDbLrtClN4wCKlKeZUCZuqdlNGyXuyDq7g2qTIwsKap0WWxTA
re+SHjNo9gUx8pJjUNflwBHUGTq+t2rdLZRaEwu4sN6FShXO/eEHnaDKBxee/6tZwL9US6gC7YUP
oh8ksjYeuoYtEud2KPo4u2FpwXO/ntvSaOU/sceaeidcT0u3nRdlA1aco4rBr1orr1Jg04UxoE/H
55loIDS13q+gdcbhf+d5R1q3cctVxu2G0aWzIuMWilmKl7B/DD15v6nywL0NaFMIcUb/S7/ukPxb
7v9b5Z+hQPmZX476z7rufjoyuya/3F6InniVlVOLYzLAEWGOprFaidnSXYZ6eb2aANym9mh7E6vU
ekWHhZ4SbsK43/IEJyr8CAgMzmfoRMhw++/zKSANpA7eUGOY3HR1fGm0khDonTm+trmgVQrRJwL/
0QSewmIQpm6oZNGVVN6EG89lyLH06Tl0ta8DBXxO88ppEh6E4dBIgAkhbE1eopo58+Kg7UkzObKR
KnLjSTqtNOXQugGTiDEJDKunH5XwsuOTvYOTT9vp8y2WNY2wR81x0zU3rRxzDW2PaUf7LX31mL6+
04i3vmzJOBaGTh90ww/DFGx0CLOBWi65uzwXo6mTqQwt8R9fUQkqa4zYro7ChKfvG5HBEgnZX70e
2pEHDJb+2sXFU6ZHWRzzQ/Pv4k177Qif1BGmFrfgLm/fC3+rOfMArSOpXkJED+fx+lGQfHRrZHip
YFhqEnBkaCM+vToHtxMQP+Ls+fnnSwDDQuAbYTVdMEJCrrn/fl04W2SpMtWMwEnpUZNSBLx3zms6
Yy2mR6b/kWbYMsSjNDW49h2win3f4coICdwbmFgOBWGUwtzGzB9zvATN3Ewg1g1iSKFJu059cqqs
I9VHPA2u47nKakCC02AMQp4LFl9XkRE4QEveDfG4OfguhE1F/PJ3adCVLFQ8nakhLJx8IwGRRF5f
S90uvYMcJIPJf85mbTSOSUtHorsN28lrqyhGrRnC+VxFVWT3t6schfrPMgijYUrSOi5dX5zz3AG5
UO/kKdtL2Ul2IY01Jq8sBfATh+umnUWUG9ZHy7vh/u/2oOy/1KwKPfn9SXdapAtMA/8Yw06UQYOj
V2FGwfqfVQvynweBM3/vLL+czNWvFYOpZWb/nXaCgv4CiArqi+rnDTcc+6cw849juPvojMVo2Ouc
DSMor7ga2g0PizInwpN0meztEdKaAfxmBstEOxKU8LPqQW3gqs9rJjJNwRY65H1J3wA4/qUiYmpT
blfnmiswrxVwjDOsUTIRbcWmhn8+/IE839u3yh06cAutXSVc1GNr9iqSwSh68GLy6Abt9B2Gmhkh
c7p13mJd5kQbjOGcbuEUp0qZ1yAemhcyNOpCtqlYpuAIOxssWYLt0LQehfWdXlqoDUGyBjsqCtDE
JOkAW70eC1MyvInhUKVleKIKN+CNkyTA5F5GBGX/Khdk2pQAStRfwyW4FholYeY8O4A8UL8xlKAE
9Lt6OlgV0B2m+jx3vQ3cU1YIVqh/kaRYWJ/o2iVxP89b3T03Q25ZhH8JiXu1Ozwd2riVqHn9so7v
2nuFvjFCRcpK0vxOJuKxKP1J2xYiRowhBzGetoYDEVhSl4s9E8aLwatakNOvye8TtOGLD6AJ3T/7
Q0xmr9Aa+kT3ZWmVaq8hXTExPszMvQaat77TNasp7Jiim1TBo6SMSvHAM0z+TSGbaLqqgu/bIrTv
oP+hHXuxcnjHgYEzsu5ZtH1kDHo5P+h/qBneVRtl3DsIj8v0fTa5LcbkEb7BOgLPl+4zXzv3b08u
brnZT2XMtNcITfiTj9eJbMwqEINxzj1S2n+T/wWVzdEhNn7jDFsvmcv+zXU8cHeSr/UPUaMSyOdr
d9wf2tMFYU7JkF7YuJ19hPWCaggWJWMt72FtP5zMNATAG4toCcOoFx/8neRWgP7efQQ5ok98syj+
sRAGCAfUYYrvu/th2tysNug7vTGAMBjc2A5zNvuXOI2nlSieu1NGIHSI8XqVJ83zfj7SyXOW9Syr
7V25H+DjE4b2Xz7JPLjBwSyeP+KjWjfvaoXiTYkY/3msvkwTL/TLUVNt43PpRZTJ+suJPZNOlMD+
F6gkWJkxPafuXhDum81dSvehYKoaUdo3YkZVleCarQbN0K8uxCwJDNRU9qxv8LZbsbCpYf/wkR60
RHl5yNoBTgYB82tPclCUuR2vUfQp7228pgAwFljuIYBwj7d0HDCGmH4L3WWidGqYFnINhn3vEyiw
UflsHy/fM+GlOlG1WgKWio8Hf117e9QwO63gAaJ28UdunV2YPgQ+uL0au6Ddt/PwdmWUTOuDKiJm
CqVFZDnjlGQXt9qoaxqHShvX3q+wXH8zXzDvMqzrpHYZDR4CFEonWfDBIXqoNMOqdbmZcV4Oldcv
ezy8atU2Q4sbrZ3V2EjKlTH9IkOItbmSc1pqRwnP/8EoPywy48rSyQ9J+mUB8s6FUthVKzftYB6i
s63QUiotMpPgqo4xYTUILrWhaTWjXp4a0swalt6rmX4pb0Xgeyq7Vzze543lF3KFbKAKaX6tbeOv
4j29wWKqTwY6CCFYXWya7cEayCfwE5WzGjeUq508A/mNlgvPAVpAr02g/kID1jofSDpGjWwZLOYO
uh1r8aGFNMJ8H1TDrpQSrH5YNOwCfKOMevyNfwfFRGEB9DAbFx28hNZbP2j4DkiRFd3uI7dXF8cq
8Mg0OA1lqPK5kAujwF0OsMPOe81Z2B9UoMTpGrJCX8wq25sE9DGXPCgHIYY0/iGWKJ126x45bP+L
880/TLCtfZuuLU1rqHY/sCTlVRen9lbfkPea8KfG7T9XQOGxpFGrkl68EVFeJclJLxc1krsY6Aiu
TUjarEsIIQH8s8m/W3z5MQ/NoS7wKBGZUr3YsygHyXlWa0QUYZC7moz4Yj3zsX1m9wHJImijTBt3
SsyWY166lRHuKN6gubqBmS7mAIBjxydIVQ2uI2hm59xqo3u8dkHXEhJ6I8ml5+8fSnn91kKUeuxW
iRxKOd5BYtrzz/YGzRJTz8tjGG79pAvUWLdY6wREQu1+TwVYpkJuaTAn3Mnpe6cyyTJ7Daiw/x0X
POzaxD6z/dmSw5ZAb7NUP7ru5t7x070Ay+hh0HBHyAeb/ym5ZSWN6yIOSThKg/oE7bCocfwpjbGn
Fp95JNQWQLr2DbAmcwbL+YtxcEgzpcOvGuTAcynflJVzukZIH6sJOABsUEgg1tHlpy8I6aZx4BGq
BZoYKrxcoS8FFwSm/sy1AGMsm+nSPjABNkSMQZd93p68VyuYihVW0l+xyG5LOll8PSLkr28etYA8
KerBJw+hOMUHd3iQANMxyDoIP0FZk2oDDFsw6uJiv0knKh8au4TipHhJKxRmdMjMOxPi3+5wZ7xT
PI9ITARoxZaYFsoFwhXjhqSAkDai1wmCimEQdMubl1uEeiAEpbi6SYChO+qjoM7haXJhjkdvhsMN
Er5hMjFax51HEF5altnC8gfftrcomTkJwGMBUTD/SjCvRTsdk5QFwQlb3hiXHkHA7C8S9fHnKfQt
eLg9zf6LPFRCaFEOzdkuwlkmOBv6qEdq+bkVGv5vqVqi98SMLb5ZCXeYewl/LxifbpK72Eypga8v
iSlwxanvIU5cWBR7cujBTBQmV8p6LrmKUAqS/APj3GA8fxHj6IgajLa7OE1OumT88bUJWa8H40vf
uUfwFk7ovtXdcSIvxdLnH7VPyLfbOL42KQ1hal3EySlBWGit8dx85DBUF/fJTrejlquKvPVSCvTU
KMHtchEmoU759fCCwbwrniGAmGaxU1wcJqerOeZtle0NNpi0iA1abOxnp1L4cTYIzFBL2AVD4gix
MhY/CxUHyRZiv8V/BvTPoF1JZOWmcnlXqAQErzOd952Z/PbL1ipnVEF8L6YzRtAqC9exptq4kVfQ
EfN3/umNUKlqACkEvJSNRG+Oqogf1b+7RV9DNY1HleMrCiZeEkYBYafSwWx0b/xlszE/iqjL3gGv
jpZVq4jkTK34jl366qFrh3D4Hsxjmdml9HDDQCka+Ap76tymTcg+VTkp4OehvmhRLp4OcjBiBW30
y4KDZlShNHCYe9UgQO3RnjwCq7ogCRITj2VJpPSlZlexeuKEWZN6gvfZMdjPyqt177WJZPzsR+Lu
dM6fXr/T3N1kj2USxKbnVgeAKNCaBIodIxpS094oCAzcQ6RmMDyc+pClBQNmEq9iXvsBP0ZoyuyI
vcm5F/Uz07AIwRo8tAWXT3l0bL376ETxLlwc90UDTFAI2Im22L9Nkyp0xNvLIuWJaJevBE+bvCEJ
gN1jeieWeCX1jRms//hddUwcc4FPjxrAoJtYv78IDhOpcrIkWlAr34qc0Vb3c2HQRhM+mFKwCqi8
0cyBIDM4tRKUo7oZjqrbRoBDnOfA3XsEzLrHjAM9SXikLI7a7x+vmQI402OiIaoxq3sZbV1wW2Er
d36d0Tt0F4J1wso36bndHDllEfjQXG2gntw0eOVAZ8Zul5bTYIxBRPuNSNMeRb6KLtQPRNEE3qSx
1kc1XRq/09nf4/M1Y2D2BFv3bjhEM38G8zcwEYThZ4Aia2Dx1Qu8dzn/tnpUK173pIv0cNm7z7UL
c3VjVxVoSKKZWM6XplKCVOvO8Abi7WiU74DX9zDYtePS+sNwB5Y8awhOJiZvcQR7O7wSQeBpss8g
g7znwHXaWbUKYGDCFoqYAIVNkvve2w7Si3BSj4Ae8ya2Dswxw3PbOewDIsJCYDtRs+RfhIh08vp4
BiXitkkU+WgD9gejQiWgJ4Rg54RkZZz5XR+MFxjOE84ivRQcsDKoME/zN8vh46GRwYdHib1LmQjP
C0dRLa4ewk4zDJoKXtjWgtpO6Q4is0qFs5SdxGOrLQXpDXxyTnI6RCazs33KOTKBaUOAoRm82vWZ
MgZTjGxpJ1OZge5Gc1BXnMXxUbyizYilMyiy005SWiLxZbpDvrD/R6+PwaJl2pPhXPj84ehacxMc
3gziXhQAA827iEF3j9J8PBN/NrnGdyI+d2ITj/TEF7Zupfc998Kg0T1HcO5yifSoIND5ZBbkhI7t
Gl/Ay0ek/xV6DhmC6Zl2GfaBHyB0c5ckE/SMZucDx4/kEdxd4N1eK/w9zkTYJ5hcvmskiuJM7yk0
8MArYhPw0rAIpfF12miII0faVv0WPPx6PXznzlHc6e/RmuAgX0XQqojQrWOkNTO0StnaPA0X+eU2
ku8c6TZtA6+W4Ay23GgfcVhavThDVwFDSjG9LOGHa9uTHgFjqK+fKjcREzwyo8yrtxw2eXnqixeA
8iIXISWaqMmZ9OS2JNDBtfzG54KpsjQGpPKabSp9ndBG8bezRWT8BIeF3Y4kTTr6bA2EGNhEcyG/
Loqbr9MWB2obtxH+KncTfR9l7BERMPV4KKPXvEYx4vOowA23L5582zndAFZtD+nKGJPkh+z5Jevz
wd6a2qIOtHIpeZooJZGTiQcz+6TPJxN+f//O+Xz5Y/n1msBTb6wE+lWRQ8n4bkh6EbmrmPvMId9m
6rP/P4T0SaRCg0YPE8ReFbUa9xh3tSotSI0ncpfMg6g/W9zm4L2U8s/i8WrmxT8SgOCiduXnIWGO
/L2L8xZlW7+5obX7S0Yzb8aWRsqBk00pevg3UjgMsW4HuwbGcdIJ9sx0VGd5uLUgXyU7X5W78GFu
B525GDIU9a/Mraqk8oIVB04QCUcV7YnB/8POscJoa4UqHX75SquhoUXIRhqOz8Lel7B46Cw4QlrY
2Ol9aJyow1f7wF1U/nbtY1WvVNMKiFvI1L4eETAKiNXuNcpuTX1uxRgw/CxupQXWjcHQBzU+VWG7
0Mot7C3GkoC9+atJmRCG+zSG7uxdR9c2gNNQ2zoy/n9rWg2ycVVilC7Ke46lpON4GE+/t/wfnKZ6
EhQadn1e1/tqSo6Ey2RNBRCzgCmgv5U2W/wbP0oEslF34R5kZldQ79IbPxZs0ei8JOWOXxf9y+Jd
UQ+01UQIYPVpeMRWQEf7aDVecDAZIm7u+bK3TfbhTvqUcD35OPB1Q3bXooWU5PY9dfbHu9ysVYDl
yJD0bf7Y7fYgwBb6lP56m7/sV0SuG1qV0BSd37iJ7iOgS49kwBWuimnizS5SOs2JiUTT3mIe8r3y
BIQy65l4Bm3gSClCwfbASmRRQ0lT7t9Ko/mPoRtlyEBapdFQSuEju5+7bXuuqS6ONj6kKjax0I7e
oJZFlB3QXTs6ljgK8dVSztO9BX9ZDBCSrKUJ+N3bg99NpLBubsMVN5KaM6NNpBTCo8Gnc4x57C0D
OhzVYjRm5zbzYnTxBATa1RbZ0jIU4hPLCB6iORcANuYGry+5jjQFE8zqANGLdszA/ACiD+eBVgzZ
Gp802EjICBa7zJlwv7I7nlOqIqwZNXz3OKUjx9V03orNB8pSy0OMg/x9Vx4uLVTTBsbStnywMc9v
ZqhfNC5bx8ZkMTgwWeXJjqJ595Z/vOYohU2pgG3hJGmNNyw4HHlGMz/U+aIFV9Tq0oHfyw0M3rF4
U6rVVH6JDtupndplUINniaERb8Rb27lzl0IJMjCj4HwJPKRLY+aarcoAOKhi/fwmvp4Up8aLzeRM
Sv2+FCNFpxKmU1ERjbsbgi0ejtdsoAqUlft8ElEzJAXbhY0ZQoYr2+IOJgvMbSTVP/6Xrcprh3nx
84T3SywGFttsCHiM+przJLDvuMAzKcQNUGxddKiOsShZejotjnAHtqHIMJNvJxLOcl9pl6rMfqqf
zlr+m4Hqhs/ELO4AUdyZH6PbAxocXvt8yK7htkQIeoc0YARE6W1CTAZJIHy32+AA2A/IzKtsId6v
QggHNqEPvUC0OO1Sp/ZgAcdvIPCRwu5M1BA8XdIDPbLqIJYd6vOet6vaTkO/C8SjfRlzk3Wtstwb
k4EvCPEVtwtRxzcfNMqb+HwNCGm5oBJFhAQYm3INAvw1AT+UjVurX0TwwN8klOWH+HnjYYsDKnTJ
EJq/lV4grSe12UzkVIscFHBlV6nUlHCNu4Vnzsl6c8PdkiGhEMmIOGigTjsGF1BAX5JxR+V+6wqt
oOby+v2IrljI3xk4EwZJrZC0eo2tNiA3bJZ4As+rHV1QkGVMXtRnPR45pbpG+jDNQIQuyBa7wCWO
ijciciCQAHAWyQV47WNcAJblyazW5OrD4fxz1ORsC6ZT2PwVhWyKdMJpl2FWte1BZa2o4Uv1acPI
F34DhUomIQx06FqYJD0pUL1f0ICxfBB7CqIL34qkClA5ESGw5QLur/yeZ6qWmrqYslSWXTuCDLXL
x0ofg4x1DhOr4Zze+e5FLK9xGiVLIBRCMt8AQV9GmPrD4jJsPtu1lDshts0M1GzECjm25xul/NEP
mDNclopXjV2LlW+UDqOFmH4A+/C6wUpRB13X49/cxcjxqyu1S2rlJVKqQT7NX6KAyfUGpSqcD+W7
Pzqug3sjpsqBKSIsKyaVvx5JNKnqhop4gYainh4sLKaZERWQLSNSfn3yxM5vtJml53ERoeLMliUO
FJ8cQHU6Tzv18QA90NlzrP1br4SXCv+qjS/T5nTBvKe5F0kwhplctg97pvpwBT2JPsSdTY1SWGG9
l69lK0X40Z2keqb39fcdVvX2WYDSycb8MHxSgInDkxFpdlcUgtQlBQ/Y6MM6liZ9pUzQ+4VXvc++
7WZshiWd7K/0tBSgUfPdEEiqIYaURT8cS+fW3sU/L3EGy+2e8VXPQ9V0xuR3OXndTRG7BDBC10Ez
c1cAsCFqABHrZYnwSYIu22xEeOvuGwe1e5JesXFyDQNwvZplPZ5eJwiKRfOAnQUSyHmJmrlkmGuE
GjvHbcUzTP/tqC/DouHjCOUUj6HVuXJ5v9D2ZIkt5sd07N6uysB02nrW0QBVN+AQCAPHYwVeqmpH
VIvgUNDweeOCuX93o5bHNiVe7KMxZYXkMSxTBjyPZyiC5iSYeGFor3GZC4yLNL2bUHPgRlbcDESP
36NXGay1iVivtfAC6sW9N78REzV3/RfwsnWn+cSK3LyR1FgTMaH/C5pxtdzJmsTiPrTLXtHUqn5f
uQVozrfeAud1v7FvNXm2ilvOjUbHTfDdKrgacIVJ2YSHGbOXLd3xfMg2M+RBunp+wJKjPOk543ER
X93/jky1oiQzyv5sSqfUm4UvE62fIoSw5PVGObe3sHYhh6Sze10iye/gU3fvP1O2RJgb0wyq0+Ek
tN8fmEwJSRwWZWNHqT88LwVPoWQWooB0uy7BXi5l3pKP0f+Rgw5+pM2zZXmfOVEymtaF0fFFCgoQ
NqynDbSKp0GGVKjkyOj7DGIdZTAKs87xJjwY2FkgweR7fxymLMHQ1OUX3pN/CF4AxZSegihTngD2
W9xUzvR9X1pEvpCuNXBlvcOJari+BDuY+TXkbvEFL0M9WSzuGr57sZYwnaQz/Y+Kmr/CdoQUgy0x
wuMOIQCu0Kjbvf9AtkdmYepEsbMP+4CSLTUcrAgIRghXFSWm/zoa9LDL0kWzYk9TqCvFJKHKuZAB
4hKEVUA/nIfrAL2SbL+jMgUnDyvCBuEM+LsGiH1TFU9+vO1W/1MKuwqa5AQ6E6YzzlBshrzJ6EjM
mJk/xIaM2ewxXswW+xwNAyhibNyI+NUFOk++eitC6irlibleov7fQbXVdyPGA77RijXjFtzzgxXi
YGU3eRjKSsTgmdKoFyFnQITV6WTHEvej6yy8YjhjrZkUdnk/xIlqy/0T9b8q4J73bq3SB4DQzHm9
moDgIfhJLsYTSH8Tw/yDdO9/UWsnjejctWO9Hjkm/vCRY3sFGsba0y6q57d0iqIdeSCSsfQa0Mb5
+pm8RwfAapDgus8ClY95n5YxxUX3a4wagoe1xZ++8f4tbFFjHvXYuRviUefEa9ZNWNiv6UonaStQ
+iJ0Hlvr5/ivFin0b2cANOv5PA+jDbuU/D8zKsi+1ecYN/NFRbvjW4eXblaA/+gR104fPHWU3lmY
yg1UTsiHzbC86iGFi5T804HH5j5OyWtz1gMhVI1nRvG6oAcxgXFYrE5viaAzb7U8Zu923Dn95Hh4
f3iUdLmIG/mb+sDZmjyXE6QfRvLP0VeQOozLHXvWNwqt/hpi9ACRIib6LCrayx8QD9vIp55NVCcg
HeOFAcbVTT3v/Wi1M0XbvT6Wdw5VUZWA0WdEPnjgOKbiUBz7IafZfAw/MwjLRQRKqptSvGg4Zn1I
KQw/BRnaptaqw2PVQOlHCZD4RHVvSCXDcoIys93Rs6RFIqgeRP+rb+43984w7qqm0ciKVtTYpTcx
B4C9lviexqLaOq7qsnRB4UA/B8BYBxYzakk1/l14FMfb04+ohAF2Ud1nMIAdMKhl7W71p2DWnYPb
YzoxCsuR8a2pBFTAA+dKhFQaE9CwvmhaRHWATwZaf4KOAXdO22fFpkH4FJcm9yMnmSxPSIV36GDb
bF34qPAXqCiiNAg8lXhgmd3cc/HIpI73FsgFmeAksLhS+V/WSYOrm7KiGbaV4a3LZewQ0A+d3+RI
bDBmr0x24NFACty+cRq+g+Xv+laZvebmMSpOztwEKfM1b61QUIIBABIb3sMm92Mw8N9sIUONT3C1
+dubZaQ3eUSqBMna8lefcj2H8deyqyjcZuE/4MFg4wl3BmYvJPrqn/9UyG2iAflpycLAqFgtkNc8
sy+3hXDOterVoMSNgmAJmWsTC5pXeyN7xea3/lCvVOoL/sAJDhgDIUO7D3UFK6CgXKXNnZcShz2P
I1e3yUpo3a+VEqSjHMEpGYCiLtO+YPfCG4cCIQ+qeEbEMDxCzh+gIwo31GR1B7oWfRmMeW5fdHIT
3mFX8RPLoSAJfSRcdPzWjSQ00QUn5RuGLaV3whKw9qHCMHXxR5TnKEelzrwESPrDf1PmGnV0cToE
as9Qlctf767MuSNgLhn+s8+A6xqgd56KjTjK3wofnI8yBbvB0q6oLMYpYBAyjzAdlOdR5v5DDHyy
UHD6BGCwYYqepCIrFuM4pV9fHAJxPu40Fu9k97rTabtpseyISCD+cTYfZepEGXDntp3Jrukkk0Uk
+R2lmSoXsvRirVVrtv9W3JrmWVxWCvBsXyGD8JV7dlxWNEzN1uVoq5Js9JwEjvcLpS3l4lH7dV19
NPicIriX81PndUTnKVg5BsrhM8aNbGCoqKtKpI3qBKyDgHpwdHz0890moD5+oiWqCM4y9lvBCBsk
FmOocABGW35BRs/cW2MlkHYFQO3jkN33jwqS2tqyNN3MPxXra7Qd0s+0oqGIIch6l+ePCMxUcCb7
F57Cp4QSNAy14pMvbxUmQQ8GYvdGvkDThWovozI+OH7XzMAvyn2cwdFIwDyvcD6bpuhSMkmrbg9Y
li1P6o+is1rpdGoIj4cR5EKKarMAf4S6pomU1OfEg52e+TePgfBYnOMDlJpvw8acgqLNM9uNqdkO
WrPGZuCee17loQjkWDN42DsRSNveWVH3/fc83VcyFzWTbNvWDAblG1yqMFUIE/SV88d6ZSY+ts0H
Af40oro6ILy92gJaOS8fE+D5VE4++iq4KZjsDcB0ew5KYijCutZxY+ug2os7yGtzqRdAh5mHUQ4j
lCqfmoEKqObt239W74G7wViAGCXBsFfDdiIOS2VoibZ78mJUHzZoHZQ4DfIg95Gg8B9ufcvU591A
+QV28DQLBbjpHJSc3zZIBkUfVtAnOoKrglNAb2bG9nwFaZsp9dQdSqS2BTJ51uNS0AbM7fILjZUK
A3RZp/jZIl8gNgIBNX29xPqmIzoLUmnCLcBU5TNPi5oV4OUQ00z3IKtXXl/KrClHc/uFQv8lS++x
f2AKTTM5Mwz0XJKhea2Sob9FfzR6DteSIJZJy1B3hRm3hwK6EbuC6qUAvlRLT+YOEw0PX7UjSywX
rQVmPacVENGxssalCULaz1Y9FkzGhHdaIplDFGsiGxSlcNTBs/HYqUTddEfBvmikeSjLj4ZWlPYd
3jbCfJQBervIv5Ap+0TYw/UOT/BacjfExs6xUbLOXRP97IPCq2vC+Er0Ffij7ArJVzok+K5qMIlT
Nuksagn2UGkldZIjGVwOIxRx7uxPuXnEIvCMvzvOkuZVqeap7T9fUvoeNEvff+tYaeOm34SgiyNP
DLLxb/RCAtFDI/IuSY2wwOChrnJOfOV/pzCNcE4vrpcfFy1Q0GbaPCbRuPxL/kSnFAQ5J4WkioBI
Ju23z/JJl8Q0Oi8d78nA3ZFr5mQzcKoR2trIQ87RID6TPtGzpdohdEJhvIuP57wyoicJi66tr8JB
5bqkLuCgVIE1lwd12v7/Uzl3njWQ1+2Xx5sDIsbPce7GZYKm9FDdYdhe/6GyaaHoxaWlJYeByl0x
NfQf06/htA/7HgJLLENF1FbdZgStvgXSQkr17zS9jba/7wjsGVm2lVZQTIY677V6GWXp/zSwArwm
vXb29RcuHlCQb4mD51ohj3SMcFHFuaYEoZit2YrCbPwIGUsC18QYEL6s+ePTvvDSEg+Fn/fCWmcL
k5Lvv8zJrsxI6XQlf4i70opc1BgssAmADAlMN0viR9DrbDlpL+yKd6SsZMSDhhxf6KfaQF3xB/vL
H4siKUQCsZm+WwM4VQGNcVYoM2nsItHypWXUjyJYsXCP+OhZ4I9oohJ2hmSPtfDRcCX+CT/FVlDM
vZ321OSutd7kSnWc78QPVVAAQ9IwW9LHgJq9ERpHCwRsUa5hd0cGyY++HjSZk32cerkolQ5dDgn1
BjjcH+UOVl8MU8nyXV9MvAyNYsba88k3mjgoy9nPrbT+sRCaEuFN4a8/SP3vJXKL9GeiFIMtzgiS
wkAnLXAuXslVsMwQA/X74kwrTQFrNPc9vWM3lTCXVmMC+jAZrV7+N2UKK1zKQ3fLcgLeoJqR/JMd
TvxvGRMKvi7ErNinZycqjBZEb60f4Y/nk6s1Zw1xiehlrS7sYCP1UURhxHL8Ov0SOLdwojHqfURz
Dwd1mmL6eKkRIr8mv/1T5yDQyFJq2F3ew9Ng6pGgG2buBoK5IrCl/iq0ANBczj6oAqRzPbxiF9AM
u/kOudGTCU/5hxYFZsA+3bYrigIVxeJH2jccqwS4PPVFav9acPCiMbBHbu3vTBiemdG5HR+Q9U3u
flFL6hrLKmGSifs56coC+wsfeg5yg+tTBpXTTMXNw07cWX5KA6ij1j1xM5gjJdqZPWAYv6683fMR
P7O4GEK1wPHMb1nPGbdDdpzoVpPIFrPBrRV2q1YLSsC7yH4UKzJeYfF5PDgoSmKGJPF0h++Zp37h
+YcidMvuc/j5QWwq6Fs5/DTSqnMkM0EDU1CueIBQgL9wiJVZHZXuS5f5so1/PJ+LJyItbqaAuGsL
zonHOpulzivtVME1oc/E1ZrT3wn8+zvFEf8xOrn0+GlXRUca0eYhrFaIkz6GS5nfc0AnR84AoQ+h
ry2fGP2U+9BLW2C50cZ4Mvxi1acMsc30jMW3R9uOQsEvR8pN5PMCeo8jTkgOWZlykB979IY38zVK
+z4lcWYjL0PaKXX5/S+XY15M8C1tFd2UWQvHyVEsi8zI+5T1r5Qqr7tt8hLXJXvixRL+Pgl5P7L7
vOt6XBrniij9Zfp+Ni3XAJkKz1EXXxiUCPvDqTYpI9uaqe2nAHzljz5nAbObhvUZFwA2OixMrGUe
g+S/8fDEZ+i4HV/DmXi0N2tUso01PxsE0AYMMVEFk4HtbZuGibBfDZW92OghBqyJ2kC2Yaq/8DTM
3JqrhwczTtosEUseqxE37RO5kb0ZQD/s8XnWpPAD3wnx4hRnx7TuTs2GUFrKRNVj2GFSbpVftu8j
ruc8opTREc7/5quBkzNS8rZibSyz8dmzVWiphvytFz2oAqcvV2WvI3FO8wxjCg7BCgHmf4+xn7LX
vefaNq8d4NhCTIqbtfsEK/ckSPNORGAPfcgL0TIgOLyVa03QZ6zVtKUJ4U8bDhreuRfZ7qbXR4zm
KSiy1m5h2gsA6URM2IMGcwqEIUjwp6bF0itKSV1AUm+mDHkos5wkUbGMz6wwh325JXCl9LbOkv2M
wFELMRsAx28eDPcEYge4wGZYgE4osgZ1j1uewBPxsQ2SiPwZmteWq17DI+MtM+NmRgxZnhu4PDOw
645qindTypJpBJ5/0L4hggYIwJknNGcp9d1ENhts4XakXnqXi1tfMP3NxRp2hhi9aVhAkWub8O5W
3jzhCJBV7WbkqKlDL/BZbgRx7Te/mGhK6nRySvttG6qaX1Q4pu1RWfnw3EqwfVtmsuueAnqO6JOa
N61+1wMDPeKMTx1jJfhHrZnY1cvU4Zb+lX2LFMSAbv760asDP4Hsxh1hKloubv0Kozl/Ybhvn5yQ
96sujlnSNFa6DvL7tcXs2v4F0R/d78NbibwGi+OCihWVjB/QknNZogr6bZ+FUqBW54EFvgK9823L
Rft7OmhKXx67UYJu/9D3EHOMb/YhfzOFKMHz56joWi6a5o0Zaw4gOebMDdnzZ6LRLF7zFBlHxhQo
qQ2RPmegK+JrdoN2fzTbDI/i9B1KrXVGtK3nxXj2jAzIlRTj+VHiZocvwmN1iv7zhALM6PiUFxfA
EduMziL7vyJl1u2+MrSlMjA3tRiXVtE2ywqQ4WJqye4Ub3IUsRm87f7IOmXCTA93UEKS8fxH90GO
02Y429NHSOmb/Ssfj6PyizUrqnvFOQ/qDhJmabDWD9RXcbFARwZEZxkX6wM8Fo3pHZ+ycNXZGRIV
Lzr6EmcK2k5UY45QxY6CJ3i8C9dnwO0042UA0KfSW8Y98QjWQbMMMbhQoq8YYzbl3GAAuWsi4qqP
MgTEXm+gl/j2elVQPdnv454pnuZ0beaZAU7DpximFyARWg78sd6UbeN6VVGrfmcAEAsqIiY9Zzl8
pN0oQt3oRU4Br4yXn9sYtrohmdhb4+kOlsa7+TzbRO9mqiMoIAQRxzi3S68nD3f4sZ/Dql6mW4r2
JIvo6zIbMal1H6Eqm/rfrTHHAT9O3QZ7FGvaVPhT6lPO4OMMASPw2pTEIKAdR3xBoZ3MTZwTYyTm
mCMCahWCx5nvZOR4Bvy0r/vCbT189OsC2QsLLuiNzq4zMObiT127mr5Aj2o+0BW7sm94buwyJtxw
UfbfRNPNso07plbo6LPAL7y0DFdl0F0Q8izYBQpDE5+QQOMZ7B9LU7XcTxPm1FjJ1uuVJNZeVF87
X6KfHGaIINoIpkmWXHaERrp2hfnI99aX8HtmYFhXDWloTGlOfetO0leQNcGFelNN41qDxosWeZs1
Axi4WXQQ7uKLCHu8w8TlIg+s6jUfdgpCFaRloqV1CJ9P4yOUgZ6Q/wtYB1pg7aOlxcvyHVcs9vxz
Z3rJoHf4y8YcQzPeXG1anwX5jfAb88FgPo9LX3DgBwa60e0CBhHN82f7bUUfGlfcFeanmndzBpkC
QB71XmrZtjbCqZhmHce9G2xE+uBfW2Tvg5Amzz9sZTnPUK6ohh5rwJxWHBdTXqEcUq0dOJrnu42u
X/8QmxlwX5EIa5PpuDrbm4Xe2zQp2RrWEzqw7fw84IEBJUmu4QUqvtRfFI50y1QcBRit7km9FJV5
rbwPvDn10AmsAAHS7VBt8cKD2sC6XLEs3ZzoyaiNSNz9D/3nC5SvoHHdM1ky56SoZ7MaX2z/btD8
fXqsshVRZqPzFN13g3PtaNm1JcqhLIQ71/pJ7WCv+48Z1735d/t18UaL773oumkQa6CrDrm5Lbct
ro8q5iSkZOG67kr9PvJy9O/UUBHMH+Ti4sefjPsiIjSPpCQY7rlVM1s0LF3XtYIbuLNej1/L9jTW
a4QJbJwpOp8zLp+yS5M93al2mNRmkZTaBjES3xNYaCCuzL/wbH9qldIVY2G6X+Q4kK4aPe/lO5rC
4qj9ut5pqnwmscNYMOJicAMDXeKFmZ/TRVPyr7qlrwhnSkht9K5x+KAE/LQfYw+c2PSp5pzfIJr/
IMEQ9vulw3cn1jlRYJIWSoSKgK7IICxps178+Qw8uFp0UuDyxCUERu1jQqF5JOanFqxivKugGwv3
MrCv24XWwnhY30po4CYzIn4hpDXkqBbETUMo1+Webf5+moNwYjEoGmT4/ihKki4zLGNlXVB4VbRu
ij0EioK1xm/VmHhzaBFwGnYyXtORtJn8Ec58+FmSAHHBCoMx9Ote38LSrAKXQ14OhCsNjSNns/SU
JEDMuZvT+yFoDhPBhLLQpyENqw+BEhsA9MXpnAsGPp2Mp3/ZzGIRsI4m2DDZ+7xfnFHzXaoVQJBW
8wkaCcQoaqgkMA+tdhuGDt6XcPj8XCkSnNKaHs8o6wa0v9evOKF9cTyhTaD19URamtgM4VJPqy3w
Gde9N5utFyCCjxkdULSj2I75smNT7Pf+6rSLuFRNwElTCsBNZW3aUVyjBozI965VFyZrMrHnQXTJ
RqWigGSJq+w8C6OaL/W1/D33ShEyE7MPbBZTe2f5GjF7EhAooxq62Ko2hdhRIeg8DLb2BYi7irlN
BBnJG5Id8VxmeFjK8Idg/hjLmztGw9yl7e5ay4/D6/ji6sPQHXXUSUgBZfOAN/ppBtZdxmy9ktah
rOMShFUmn36YVW2AtYXYmzsKXW0yv/mZjFs6K55rEyX4lqBn2bNgOASGmUeHRju4E64gT8e9T1nF
3G/WAtBomaimJ5GQqE1gY0owzAZPR91/jRaIC3VuI08/vsr5pKw/c6T2q4xV40foNf6igpzCeKyU
58pOeH/SMVhKVZayTZ7KiU15BGFyYWZqmPdXZ87aYB8bktMmADuT7ynuezy0+wy0V6fR+rgCNPUh
bvdS4wORA8NZjTes05/OJW8hFbZG+DC258apzMCtUf5qDcdBe1oFxBZtfuIJuTFzwn+pIc9zy9nx
guZR8R88gpRHrdsuR4cACzAlQ0Z7okF/SxjMiDVFWU6qxhP8pCdgidOj4/3g6ypaUaZajA7XB2vI
Wvf+4J57U9Hk5oz6odeW6wt57T7DKtf9qaWb7jCgjSmqHcBpoUpIVElN47Ham5kBPTiB0mIZVtUU
VWvFgvUUfThKUm2YOQh5YXPwMO5Vne5UyCG+29yurkktPBrHdob+o52r5NEbbHfeszpONWJMiC36
jeeC6ER0EWQiGHb8qMjHB3m1P8XiP+XRyJRB7OZNgr/OroYXpzp1zsFrRAr0rcbczbfvnbKw/Lzj
JRy8+FuDi2zx8D+o+CxSFHklVxxkk2MrO5q7Zs6LRg4aqWzyOUa6QX87Jmi9x4u63dR71pMNN8hN
0dOtA+4PzBkxOpgu2yMDffFVIyMsSMqGOGWgovC3t+rweS/bE1DZqbzBW4mGG5G07orKH/JYU2th
EXYoKQJcqqSyB0oKl+oKKVn+UdNBz9AAsChsKVbQz3eeAJqpHzWmIkq/dBpzbBSloE2T7a+qgV5P
w6QMbiZxl0l9RsCZ3yygtl7vOMRAIz+b8efB9sZzq8JguJOHgzsaAYSt4quodoAEeoHq+fvcDrzG
B/uzNYjo17IuYicehFUFZTv1+ck+bMnOF7r/DMorwsbrO6Wl8hxwQEwrwMBD0r8QCZi07GK087T8
rhReRdth5dMioWm7NUlT8sWAk+mbJCJLVRYKM0y4zIw8tTeB14gEN0HGZFbSSIsV6MCAOCqniJMG
LJqRMfYiav8Ntavv5UMl9beeUsYAc9nUG+FblVsRZ/6xl6zzp/9YtoibqzqFt61NwNyUac++xBpc
WEqsOHRq3ySmJOzScZZ368c5w315e4aBM9eOiKmIvLAxc0UqKJZUnqzvf5Zt6gDuV1lNfwQ4t1FV
VAgIBMnJiz8K19Jh2e3ZUZ8veqC5k0/9OJU6m6CreVNhziN5sWYPC5OLAI5hA5I4NBVIt6ApmsJm
rCJgIo6hy5XuLB+8tUbdpuTWxoz/UtbY4veaxroVfMYS22GyujMK0LZnA7xC7lgjvwCQFPszS+uM
vi+rbdyzxghccdMRGBo8SdBApanldf19XFJxuqDN5zS/MCJ3VLtN+PPBop7DXHFA23YZzOoapF3S
1cFptIQVwpzd+O89FTZhJZVuo8YJELrMtFukJE2H9J8IaOsqBgYvmIwinzqNgronFUPGtzySDCby
ugcCIYnfo8bmVTVBN/Kt8gCoOsPu8Wxf/TaAxiyIqJHa8aCRPKKLelNFf6IVDoR/X06ywFAa3MTC
F+zWymFckP01sJWglxl7x07ZUQ8vRwBcbo6u6NUPUG5ubCK+Mk2FYqid6L0Sc9k3N5IGhdwXUTZI
zwERdRWi096kmMyi4oCBLFAHEKfOkGRo61UYcBhHc3QosRwkl8JSWD2IGEdrKnxJP5IzCVXU0iJa
zApx7AYluc730ofoLpmARQxGcPRcL++mQ422NjL2P4slSol/euPd0FAOr3AhtabOF+y8vVKaa8R8
hCSuT53ecgY7q9RrskYDwjrPLs3pWoC1JTIWazRCcI+Y2tLFSdvWkTWjtL3nycafACQXaI6wgCux
cm0ZB+zMxZgd9oWV3UnIVh85bGTTDhDgKsiSiU5s3J8D9D2fuZeU0kbICYc5qsR4NgcfNi7GYXjf
MMVj7P1WlIu+qnwBX8SOqtjbNi4i1axJ9OIY2wJxwt182w6u6DFRdAc/IK6XQwcGz+z4we+RyWfA
DFYamTt1Z6KrnkQZm3ByB5PMsguvgke4m5t4CAxR8t1HSdlNK3Kb4cm12m9Qw4rYt2n89e3WGCeo
KPTboBZ0T/kEUOxWL0IDBP8G0sW3zg5p/RbRtBrvC9GuiFXWaiol+XNa+Wg2zu7OY45rM8rghB3z
g6RY9gJ5TspxU61jwV//h0BLVieYqrEpApiXWEzcs2IfJqvq8cKmAdjVy39raO0r6SOvCTLKGqgi
n6YuejXuVkp1+ITAdSWRnpYviL7CcTZzXaAZwzH6mGk/shXEyzbC39ItBq3nh/XG1VqhCn0kFLt3
r/Ls6MpziugEz0EJaMDs/FGYWSfz/k5BqWtoKi2ey4ZyLf7SzJq9q2w1RmgphLmv3gR7YKDPApg0
pFdNjCf8a6TM7xDAm/ApRydqoWG78TL8DsNXCfwJtbpnH7r6SdZxLSjstLuhmpZ/LZvDg7DqmoY7
UVEfzmriW2RfzSed0q6ZMMRUOE65V49JhgtwWxVgmB6uxf8/8OOu6sHjsKl8ib/ZFDCS+am9OhTi
7khU8xdNFA38FaIz+5U4oimSc4uA3gv5VVL8ybsGcJUe+tVtwIZqTBkJj14f39Xj4zyjGOwa5Ymq
T3AQIhMHKwss+GIk0nfFEjmpUzCoLtE4p7Lp0bMih4j1iWLjw2JMoUHYm18e+UKXjpsHo8USyKg9
MyiltWwYOOIbPnr/NYdt0twmgU8dzVLWvhnE8mzB64IApTWltgged3MK813g89E9c9Mk+qxAMeb/
ZUdreygHSkwSB2zPh5vpxl+7Mkt2dRUDtsTHm6/t8ORM1kGQXSYuzXp8mWyi8Uog8UN0I0lGp3Tt
avBQWoAbfuCyLk/lXvIbxVuwvd7pNmt/nwINZf5WfZC9mn7Rd5UJN0vNxt7mOcduAA/fXVgL5BW2
3bd+JffhdvpT3nFT9AccC4fqHANEPZGUmSTH0GyFz2h28yxmrPFE5/9lagpWXtp1xVgSz6BqZEFb
t3COPlkITM4Sl/oxLqCY+e4+9KDeQlvgMAZ5aeStVVsfqkzNdyt0JR9G8Z3nfGpgflxk8rHR+ALD
NI0ZxdPZYlhlBzQmx+pcONBTUv3xL+XHpVj80AIg3Q9JU6hGzOtfxjkByg3iYj8RPtTMhl5fO4r6
19fRKi5hGXWXAeViGemTR8/aF5dwtm7EqED0hRTEHzls5bL+ihyWQsB7UeDmDtqecEALMstswquH
yARjIFA5V7v/i6gE6QT64IjyC+OiMyD8ivC0zusK7OYEFSINMHHnHixtN7okKU56c+HFM3ZcjMG2
4xwoiJol98HaRwxaTVKgGngaL1vvpd3dfk87ET44kywKOd2dgXOQrQ0LGVwhmFl+0t7+0i0TfKDv
sxBEA6L30dS+dX5RKly4eQEonV7eaJIyNgxG8g0khbxzL8RX4h+8k0whTIlFaRBEfE+5XyHaAitk
8J2eznizUKx7/D/3qpmSI4Dy+1WjDCZSUERj10QKqxY0gCDr4gixjEh1oV+V/c5DzrjF0mnlZmnz
C3d+TzM4hrx18Nq7yUQcGWZc3DNSoOMEWX+/oB/J95O78F3is0BTsdBb9PMv3x1i9iO7WPxHpbw1
K1WiK3PprbJSuygRQCkF2tMe5UoIwCCNrVbYSo8njG7ukKVYvA7C0rNl4XnVOSKFb+wDdkeFOO2o
nZKrKjeSj5zE7mwKt6nrgh5S0xDiv/KIUtIuXhxl/RKSqhWurInQ2GdnNZb1AE5JAcX6LhIMa7IR
Z+uA9OPH5nkhdZuz4wu88tym1sLVO3FFl9yaU+RTx7fbpFKZ6I+V18YtAjjnPySsfiQ1S1G39L2J
I7l2/wE+BlKJJFBvjTYga1DZfffZb/p4EHtyQx+zr8QDYDWZHo9pfvfQMB9EFSeMFgmB1Cm4expL
pyLFi0h3LhHb+6pnZC9INZAgxopQWa3cUzIKlUWVDK+ni9N/AAY1hweWt4lf/OUnfNeFPmNE8Ejx
0IadpjFUvdil0gybmhhOpkKrfLtd+Uth0uAGqMFNNXKQOdv/lX0P/FpjFjAgS3kxSSJ7H7+NA0YZ
i8htYHC/OQ9PmOABHgsI6lkkZRQxnOYxWg9xkAunpfnisXI96seWsFVIUighz/JC0fFp06wd9Jen
ufSA5Lv7vMWwFyELTDo97OcHSAajjYooYbcvnkECKZx65jpQSzvNqNy3vCffdw+LIgsSHwQ7oP2h
CVrexwv0KcjYt26Y+F+0sCMkw021Ck6aZMtlhSrJBeYj9kY5IDuJTKZmqxN2voygEVa7mgPia7zC
V/VvVZ5tvuuJh9IEv1xYxdekstX45eE+Xl60ISYfHytxLaYFqcqQk34QmlVe+ob3HAxg81Xs7P2J
8zLagDp1UgGHTAKDdE3M7FR7IlnXfJyGKvGOtUc+B5Bu7KZwlIaK+7XY2dlT/WCzfqWzfVQq9BSO
uIigiOHA5K5JzA9LQsmj/q9xo6uIIrJBbb4slQcDFikZaOwyHFpnnFM1U80Kw688ulYLi10Jji1L
+OvRJG4lUT4QCcntHJ0/u2SyuglPNRejCCjpZOfCVS3LneEvLEixLNhQe0KS5nQIREqtxQ07O2i2
Zp8yd0TFF/3WM/u59PUG5Za4w6Wrod7TpYeY2p+K7ktIWP0r1a8GbmTYZuUTfj7re9Q7mtK9gZMz
TkRYA8wbrF/1Q4BcDKE7wRZlPl2l6ztnyYehBS0R4M3XlylJzw9VmW/FaA6I3CQuGxI3olzB3d7n
53QxDi4b5P80nw4UxboDcTxOdkbInoDR4WetLGDHu2Kgof75LgvQuK59/vwge5y6qqjEurELm3N1
mCXRE3oIsZXhSPv4xZALDRB9AL1EfQYX5ahduxbtAKGvVzrF99YjjHEpWEYE5X9nUd0tvabSGZUu
kJUI/E+ur2gFi7y5DpKQxRKYg6HYRtLTn+4ib7nGpaXn3iZdf9JPg03+h4noR43Ddh3T/ULRk0BS
I5J0L3+pdYebyBsrEy+b+6hhCzZhHjgRbFF3zJWEdOmhaETLSglXy8lobfjk6I3MURfZtWDiesuH
sqWgHZ+5VhdKv3kIOqptZ4m1HRD7yb0MeaKc7PaEZxliP1ebkI1z2cZP2HMlj0RTYVzvP7Dm5POg
M1vY744Xr8ezpNpAA8jy21cA0h2VdtUsql7smdlEzzVBBv3AykE3CTFaap6vQlPMUTqbyt15WI0h
+5A3090JLOh6HUaZidk/ndzEd8T2N3aL9NIhpSzuIPPWFimRNjJpJ0aEpPDTfb4mo3P57CsE8CP5
+GSLTsRvZH7634DnXPqOgEXSdA1gEkJ6u/e+SyPHtiV7P/vD7wYG4WLCck70cX3U+lGWJ59hAeZf
RTwK+5JK0PEVX9H9Hi6Gh9AyzJk88bTv/TgJL18ANu0Gk7di+CG4Vy9h2NjE5Nw/NSsJABbM6zcr
tyB3YgKDRlyLxrHmAVdkDyZFkxj7o8JMlknC89RM54Cl5em4r0E4+q2hEtq1AQFEjsz/tQV+hK5Z
FLV6IE43DePr/N+6gSxZA8GczIFd81CwNa0NcYzbWBOpdkO+wbhUL9e59I3lM6QDSq7JECA3bbDs
9C3H5sRVDTxXMuhU1E4RhjA1uarPZSE/jTwfmRvfpAkgC8uHz1b1WGogWM4avQOMc+rzxqNYfAy+
ttXyDwZilr0xciuFcC/2+3j9om6cjmGWXnv2DQ/9Kuy+lXoVipiVPJgLV93z5mc6HF3OnE35abYK
Sonj9q/9eK6izXEvfw9dWUcAYnY6LnV7Z8FpNrKvo6AMFVh61L4FyWtP7cHXvmU7FT+LmgdHTwZ5
J96Ym7YTcbE4mB5oPxtsKqQTmnSZBEdwHNNxTYOCyP1dbrOPTcno+Wj1Gr+tQt17DNmDpPGayKjC
RczPO/ZstLhu5F0+WVEcl/CEtCNZ7iDqE1OBqhuKYlGw7v0Y6ePYmv0AZCZ7wrt9bKzjQ8yHs7IM
xeRyp/oaWzzWz1wNM3fkOEjFH7jDMbuo13pVjOQNbNJOAOUPXpBMrETGrmGbLQJ8bLwnjlM2gAeQ
5KKEXUKsK+7Uw7ZoefTXqPBB8ypSZ4pPvCdvmzAB1EZ36SvThsid08BzWkyjZwcCJLdV0UrQUA51
nP7BPL492AnDaLeg9GAZKReAmraSLjdwFeMmkGsm/t7vqtz3HAnPsfPGlVMfwaQNpsKQWaUpRvSD
ymo0xCzhQXIK1DXei3flGAe/GERF7RwT9AF3MBBMdpcclzJRPA/NsUkwnP04j5oiBw+pNSzuE/l8
Mi8z60LobTFwusqZq48b3wP1GTmSGERhH/2WhSBPYFhyyQgxpWYE+ZhotucIE79aJeEYb2Rm0Phf
NoHhhTDYGyivg0/HsXdByKwlqJiFRNsEA3ihVWwOzmJkCyvS8dlBeqQmBPYTCNUeRvdLJE7n5vmJ
/Tpoaz7cakh0hybyWkqpx+Pg7SS0HPaP9ViUcyrV3P+UxwNwfRl9up9vQ5DMmEgGs3Kqs2WXcIfy
dXuPbbVBRzDmuBst/GzA+LFA3aD0TXeBIniXB5bkqZYNJxnLgWUBl6UiwTr3bruTVtIxZwz/qmq4
LE87+TXroePsyKrNEpyZdAe3fLYJ5QspFupNmFB0ZsW1mr+Uj8QJrod+8sjTWR1lbgG98XPhHxDO
2lpGsnTYOGQUBF3aT3ue33SEMAyp6yutgrhDJqb6abdKwvDqqROuQkNPCKPm41L/UjajM/Qdm1wz
qcHk8eXxLQaRa1hbSDYn3HEVf6wuWF40dDsK5PLV3CtV3E+NoE0D7eNhb6AJlHaFcaxDoqedagi5
ykKARsHWpNDiMI7hdxvxjVpwl4XQqnIX0DzskKMz8uw68p9UP2IhAe/aVTd8xBHFZNTSBw637DFB
VuwbURK3qjU3buoSbFQXgqyVuczU8BMzkUg0kT1Fn8AsoZpB2HMwgcyqG6f/ecCTWl1InLSPblzU
dzHzj95/FCG16LC+yQ/lxmW6vE+P+JrpfsXR9lJVYtn6PJr3V1UO/PPY9E96k4/IwOxuo7imzBmS
R+YgrOdywrcH1MQYMz08amND/dbm+/aJy6Tx9Iy+/vLqhY6mHT0pJKqyW2R7ZWYoBHi13vdmrLpU
HPGnOhxjZu66xHMKK79dWlBP12fGSLzLxK4BpiNGhFDNtpjwM2QLTpjVb+710+wh3+jBEBhb7Ti9
FBjUqTf9+f/yOPsNJeBkHV2hFd28Eq6VJebOAKY6xryAtvdQoILEuzPux7+f9xt8c4DwO5RvHoH0
2SXRPmTEZFkhCnra3C3Gx8NeQcHxPKXVN7WuPBcxjw2K/SPEx8sHxrMqpInw1Xc5aEpkkw4iloh/
sPQi3ZYD6esbJIdvI786tEuyHi+ZbziTEXk0dCjPFNkMcwdREvK0HfMftehjFMDOIxNRvJsxZ0vJ
Z/oZs+zZYEfmGeWkLh02E3vvR/J1YPlgEf24YY9ZighuSVneK9qQhmOxfP9IZT+GG14Yk1lfy7Gk
t30apqjtEVmu7j+0TALae7zi68O/Yp2ZcTstAtrC1kXDD+R9aR/c28hkzp/P4msVP2oJBwSTsE25
O3FPA5+iH9QZa+THwWTU4boXp3gXcepiHXu+d75+aBdCk648y7KfMBoZI3NyQJtkW7JY5m12L0zE
t8Nx9k2lSBGtAG8QklW0EziiCPf+33V1+C18v+n9+zbjdtJvItOIj1fPP5IL1eUgV5foWDjjIyJM
LyuKbYwPWL3kqvpehjET2iVTa6OXpr8WletbYSLTUBj14ofqD+VOPz4aqXwPleUdSL/k7gGFE5Of
376240Y02yfgubRBo6pWnfAcRSb5QiG257n5Q0mYmns4vImm+eyTZqKF9zeJ3S2r48pb4G6hnTG1
DabYsjpn6mUXFMMr35ArqfbJv/X34Vm+oi330Z9TNSoLMZJSNQpiE6M9/zFTimEQWs61E04xR15S
mdhmC47kSJwhffcv4s51y5PwTtCG5Ybb5VZTiC/eCz0adCUV/pKs/R/4BT1JfvE42G1jEOUFujNz
CPn9RrzfZi0RzDx+8IRc9SRer7KhXLkMc1BUCe+JVoYdJUElrI4zXgWxtrz4SQdHlErtSwl1FhMu
eThclOP/t1bifIfP60KO0L6PndAYLxYkxqrNffG75agLqG2x2SXR3o0lq2aAtGHhi4xStdcrxFhR
urTUiKz7MbZrBu/Rv3AyVOmy2gNz0abACHHxe+eLH4TpbSsalTVTVKO4LS3xmacgaG2CzpQQuNTV
3eEZ66L1SbQQCqWmLgatjA5zLTmlGQRskhLhnjel8dkYXXb/6XBiITW0q/EsjTLQDzqJ/W8o5nLL
dzjeHXEm6BkTqZcgghGaNFOSzlNZ/OlSkZepe+qABYEWsSex4p5sSxQN1FssnpLDjMIaWw1XQXzQ
UVSYtC93Prkq49QOsN1tgH4OtqQfcyc29NeQhF5nH0C+9DEEB4T8m20g/+2SYidP81ofX9UAW+/U
Inji9wPIQjpLbixDyBxvIOKravYFsA/tTNQNR+5ousxr1y+Zg7T8cgjrTLxrDfT0ol7t7eIdzVEt
0HW49hTukNouVM7PgJU21M0+2Apc7czxFQDsf6j+utdo/+DPK1cl0ioDG34ovGjiV7IuhHIdUhqz
PBiRcqnp2+Eux7tnRCrseBSX06raj0HmW42ygAdOkwUSNYqLRck6u2mfR8hMeolkxV8qfPzkmR23
fe8gwMk3utoEuUylY6gMHNSX8N0ZEmk8tKmfVHwQ0U4TEWaxTJhrDToOlXTWbuZKFkRL21RYISw8
V9GIELVAyCkWOH0I1cNckLj+DEIUnkOiT5gJmDiUOpaocAjOl9GGJc8xBQwqULnRy0cDCPSTHEcF
HiyHMCtmQXzMxjDrVvAt1nMlSBCNhH393T/k0a2xxgq1QSQAeyImXmI5qT06mjVTPvnXQ8JzTP0t
kVRUlEW6CxFMQ8amf3Vac2L83KA8Jgz13IsfNKvOecwHi97Nz2NEiypI9U7vgmvyqFR/fLyrPwlc
y3pIaI+6zBIpvPuIy9TgbUYNMx5QbatINs/bO3xPfqhBOUgE+7efszu+5E2mASa2ZwzIo5MJDFzF
G0X5Gsnij5DpLkMJNFA620EnoDKQWRmKQPmDiR56gLVjulGKpcc5h3OH7dBeULtTHL3FuLKDBRHF
Vh0rmIjqbG6lQLwGHheMsewBG+Zyb2t1H0hg0GulQTcplwX5xmI7Sswwz7Id8OfqQw0oEx9k8c7T
6s82vKHGdhbi/rd/K7shuO/Bg+xX0LUfBIjznP8z7r7R3zL3O9Ke1oXKqvq9wk1pajqhW/+dClXO
fkb+QUieNSN2jlTa2NX5kY+gqGeC2nEd1tvPWJ3yCchW6G3J8VxM5/L6e0IJ9yN9wDc1zh5AzqxI
IVRNLsfgRflyBd25tcaX6XoROE0m4rCQO+lVi67Dl79ppVdnXadJcr6xhiljUfo6vYiSfwU5PCjH
a9tOD7kw0ONM3oJYgeaLuClE7J8BBzoJ2fAzJtkiAxuxLDtl6x2etpZFlvKvsCb1RNP4+38CmXnK
GwiYSdfKm1gpcggCfztz52ebdPKpw4CNqo0YsgPJJwBI03uwZh9I3RCgSU9I1Iev4e5SMLZ5gZjD
9jfHHb1ymDnRu39QerlwtgtDq2E9ucnF8iiM0ai4Q4XsQJnFyVcAv2Z57/9B9MctZdj/pYuBCA3u
LSXln+zpprNuzWv9yG0C+HEIUyzSkBNfrz3iej9AkWxWvs14cQV8KpjDSgDShZ5a8x69NbtsV+Kf
JYDCSXQWNsXRtrVKHrGwvDcRcaBNvTFY2JOpI7HX8imddcZaIP9/NutEGvfFIL/z6GUY/OpXlpY2
3cYjunFcxKn1UQJWxSMlB0n8+w1HcBtHciWyHpwKZaJepswDKzh7Rkz3I5ksZ0DWap0zHd7YL0Kg
gRCd05tjvxiq6YXOUylIzpXZkGbLyXkdbtCBjs2dAzW1CZeFf3VG0sujBHPGlt0XlNSx7ZDrr0u1
hGKLQj/t4QMRnQ5hMvKIc6NB4TTKOdADYY2SNIBYlCIWsWprvoCSz/aeGv2bI/crSvCrcgvmYMNx
rp8pYR8oMXvb4ppxPLd0bTknx40f8zAIDUoEargqu4zvvgrRgFvpsUe5E6R+zN1qyGiOP1fStnOC
0kpqrbkrAmUCyTmlPUjs9iz7Q4FJ20M+XPTPvF6bYRKFMRY/Oc0woweWFa5SC8wfhLTf3faspnP5
7CLFv6xd98gB6TiHQB7cf/fB0WstYvsBR/SoxG9To6QVk4nQTeXRFwDDF5+ZoCdTpLCAPoFGsc/P
RuYuGo9PlTk+lIjLaaa+YcsKxNXgbg7znK5f6bwB9bKd9hnzc1Z1xO1YUiq+BlnsijX5aWCDnw9r
lMoDNYWEhne68qk4IBBIw3SlCJXxWlBnurMdkFBrSlh9adIbF/95DBQuZAfJFHnLdGfFe607DeLj
3vQYwvx6I9zDcT0NRvbWS2dDspcNZPCnxcKAFBb9sVK9MWFn99RPksgISokTXwbnvsmjcilqLZs+
6LhknBEb7DQoAQUDTe3PrwbdHQoVKyFu3APpkYpTluFDe3DHqFlOAn7iFnMn35uZXzDZazLgN3Ya
3Vr524advOFaq1ZaE+eTibIEM8NtNB+D5wvXiyBHXW5z10XqObG3SUWHdOb69g0dRiVet3BlCjC9
uZ8371/ouPhIgwH8erfIOR1ayjVH1IObR4jHugF1yvzn2/mFPtjYthQR/kA4ji3vFiINxhBqtctv
Us6LP8RmmZVZzTItfOvvPhMWxT0eBYA6mKiup4qnkn/oqxYV04qJ9MRjIPmOLXc9eqKtrSW5cgOP
QYYfu4PL1mqVedMO0FIPCv5nT5c4xaiFo02lJv2Ln6L5wfgZc3Mlv8uQq7gjcA8a4WB+UgXgemOs
Nb/U0g++bJLkytpz7f6er977K8rO1zYmQ6kJ+NsIklDi05VXXnRXu89VU12/1TILK786WJB59Q63
0wVWVlkvcg7wtPjXk/k2Ur/6ZArmNU3yYwH57naSTYuAxDbdDPoftKikzgD3gMzfX6vZFlxZWX2o
PND2NcQEld/RiUziJfJe+Dx/5lLyafxY0q9au1q2fC/+NhxnBIPgVANcTTt6UDqy7qUXBgib3Eqv
ZTuEwjaFaKKGWbXHf7h9ezwQH1jg1wRJPCh2KgvvwfA46iRwXwaLg02kDJv8m8NR2J0gHuMO95c8
5OUrvaRa83r7eHCvtpUREO/b+/LJrg4OoyiATKrLYLyQFFHuJio298+BvjeUAvDRljTFnfda76dq
7Ew/wQBthiC5i3BU1s5LwmvxjifpQj+rs5WUk4Lbvru1rIrNJ7tkN8vopXyoKwoUiUkxrRIRwyp9
o+GJY+GlE0EIfsnnHbbeMHYz5SQzYik7dyWQrmNqfYVFr9AoX24aLugUMGSw3gvwp0xYTzgJGvj3
Q6cB9PdHKj7iXoy/uZoWktARoHZloW1Grp4G3yuSwulgnJn2Q6st18nReUFmOrMxtn8+H7b0VjrO
5+A56dwR9bL9o8iB7YLjFXpYuSLZ/aTMdQEhOt6tJtJEiotpQvMX0yA13qVFiOvm4LBB6IiIErRo
NdrJrOAYjJxzaSdzC4TqUnanWT59MS2wmL2NiPqmEXkezOlZ5bFGKVirQA3eHl4YRwC9kLnF2MOr
NOXWLMJzRTU1/2xNGVWE8r0Zz35OQVPJbmDtdPGtqRtIfe5xfS/aBV1ep+r572GVHVhwoB/syt2v
5sYmGNJk0gbsnUdtFlbyVzZ/k72vaznQNku/rbJOul1LwRG1FzIe1W1FlrtBMCRV7sA2N/PF6oia
emFGQYZVj08SH9nF+VgDhk3rD42Z6UL5C6Uduzn6/4ibjeFfW3+gDtC9Nv2HkVZNpoXEYbmd4y3a
5ZBk1wGeayvx67aD9SKwy+Rd39IVOb0yOF6rLSdwLAvIMEK/XinSO5MpGxQ6rTMC9szE3bIHUAnF
Pta66Om3Ab2dxPEjDvCjFzg4tUHjw93URQ8FqZgflNucUPH3PDk5Ks5vOcO+jrPrfwAzaawXNZWy
QBTH1tEHFC9P9Yczk1EUW0XEhZGMvmpWBJV8kK4sGpgOOq23by9oF81qFQOV73eWTrlKTQ+eZ8Vr
jCHaJd3u4eujusHhz4LqsmCBWd9hljtN7dc8lARF4yNcSWCbaA0rQT/na6vXCBTquXjZ5R90mDqN
tZPwR2tRh0ysX48V46qTmUcamHHPMII/24fcsczDBBwH7QWyeyYxwThiNo3q6KBGfJzGQhHD6xEZ
JGFhMfe9xKEmFQNglInx32WK2X/6NKb5UsMCxx4EUvN5uObTi7SWf56tYKLd02ivimFOcUP6SY78
2L0x/b85fmwUJlHE0IIMp2AvdKpbPLTDlKxH2cdPsnzOPJTHbkbfSu/hzAVMh/bfkz6Dk2fR6Jpd
T4M90eUpdEti/hZM/kOULuJViSrwXwbzhdZ5rJqlCbgaLXualJtxWlvIpSz4tDCMrDCARWm0uiPt
0ztpM4IRCJ9WjqVYJYXZ4JTZLiN4qU0inqNGCGLobcXqsFmQut8zqCkolFhVMqUT/DhlGhdgLQDf
BE9HeSbSkOhr+CaamrBAR+Q5p3bRVVP5Aq52kAr/9Kp5Rsd8kJFAb5FnpdC/R7qagek2DwJeK9pr
xWOoQWsJAKDJGtcO5bjo5LzgUKUEkiasH+V5vhoij9rBQ3/E3UYoJxc8wGvhynfx/q9JUA5JcHGa
cyz0PudNdulElVLi1YEXi6kWx7jLUV6bmVAS/CXesKLf7qvMg0/p2LRqHBD62ib+hdV5eu/rMd19
P7ADh9yBCn2OVmdaz3ULg91X+MMpPnhX36es64ABjBOKAzjvXbkPZpz//FzF8UfUAP+wi8B3vDcZ
+qCX9xvbPZIxBtcRQNg1nXI5Y+y9YFvkMms2rV1xsRYFAkCK4XX5jXqYQb7HReGlX/rCZsmoNhWd
+QogQmvmwztedBYPjELKE6ROit3sT+pxJxOStgnpKVyx+qrgznT5cSw3x2ZUkyXBhcpRr23C5apb
dH+rVyQRqf8h+i31rPedGAwbwX8oEBdGYgXMrU32XhHRfIEuN6rYoz9fhhrXh/giRSoQJIfkJGdc
cqDZQrkVuswibGe7Anp/m+j7JGRhiyBC5jpemCKFUyjj+99OoiT2Zkvb7hIm8u9Kkr69VoAObZFL
FYRWl8E1NoBy4DW36yCU7xjcLq/xjLElvNuegnKLXXY4ImkTNxWplFfwoEyjhHwYDZJfEtoJX0c4
5llPd68F4CK4GDQLt/V0TXm4RJzuEIELndA4ukbmB44Iq1zubP8HwIQFj1dUvYQcgY+CC/g+TRDW
vKwEU1qTVKlBgFVxFEIzldv/s3PQ6gK/Xv+RXadd+T+q7DLEnzieO9zbLM2f58Oi8UTrEiUD/o2x
l8vu3oCO9A2AdqOyV72stBw2pe8K5BmINuALVp5yWJhDLnKXGwh3PA9rhB8GBFymKOm2sR9gfCYG
L3UGFxNtYX7zlXmUyov4LIMXjNmjjZOtRo8EPOTqFBPuJjwAnxzTO7XN+YcmhsAADyL4cV43VsmJ
l46V2HhTFECynIiXH0Z7RyzA7lGHgwjCigmBpLWcUJ3WL9bgAuwVcAj0Ftwnpj4bWvXIY85XadfH
z09fFryaTISHc7qby0dzRT15T64G6mt/D88QijNFXbmj3vRt8TdDlcRcBQNNWRHM/f+Jb7QAw8cb
9/wwPFIHp+ujkJ9aZBjJkFqO9sCpQKAokQDqOj+EOMyO6dLL+8CRvLwZVIwcMqIg5o7fAaO57bZJ
R0UanfN4p3T1NJXK9R+d2AqkMCi4HlKadWg3xrexlKxsnmXdzRcvRgkyPYvFLylSMIw+LJvq7Gaz
726sUmgXfR0TVUCR3Fbq/u88yZkRrM2JwR9Qhars0n9Tx/uk54i5g5Nvw3B+3vb+z/t1cSsX8F9q
j07LmaCf8YOgPc76+nkpMfqUOnSAsCRevH+s4ulLmxgFuX1P+cxLIcPtdiEiogWrzlDwBCEWW46x
sz8ljJAKlxPL/AWH5OxTd3Ub8bLDMYap+Etb6MB30iJnrj/mAi4UmeATVHxXiau3Zg/mpAh83PNN
I0Z5/nh5ppBdN+2q/B6XFJ0Lw+Acy/vdzGySN0q+1ljSRJTdsvi9pQkcutRqNQ92u/BZw/JgVrYf
SaKJbJYjCdOspu+4sij7GpwLBgkKY/g39pYCkici0wLZW0DBnZO08if09ELz6/A8JGxHyLZOvB83
+mm/WLrNjN/y7EYAWpUaKBHFjRQm21Yn1ZW9BTni7VCDIwIPcuZucLlBIQWxw08xkQnPjEr8rC/P
X291rLvdsT5cb/pjyzQwQPonsBCquXP++7oquzSc3YXutLt1nW9GFFLvGkEM1ZIjWR+lvRR9pJ4s
Z4rsIlEfsxOT9tchkU745iVY99CwMK9k7IALqjkBmkDR9d9BcGDx0hAhH53GmEc1IcU9nSLOsGuP
8f1R2RbGIFq/F+opL5T9ZlbMD+iFy3tW09ipqwIHnixOsMBnef0ZdNlf9hvM2HG0gPK0BFIlmfBi
7P4azZYeSir4oykFgN4F5VBgh+m6o0t7eGN47MrJdBkVzK9W9m+UfnIaL3tjnckEDiXrOnIEfYcA
OiZtOrvERraDoJpyehjIKsSD2C2B1zv3tLTekj47zK83Fk8i4Gt7Wd952sBbgpfqXS9/ct/hFNoS
B/5uaH1vS5ZDo5OORGrKmbyzxhYdIadOhpeP1zS/T4WZ2Ab7qnj1jSx1LcjPDapbN9vs3eOu7wRw
W5/gyVOucy/WRwYAHmSxD5hEPt3FcAN+aPF69wFJr3Pq2pBdMW/Z+wFCosMuhJvgUcog9L29S5mx
9b7paKBFwzq5yqMVDVkXOIHErlRfvBmqu4dYIZDnYUnjU2Cc00EX1A8LM0ti62ilqx0puQsCfhZi
JShef97wXcKXQ8KZwa4pXy4wbT8I888CvTZ35W8KNmBxUpyDGaod4kMDaUnSUKGPD6BJjt9CzEII
OlEpY1B48UlPoKDJKA2OLftJx0sLjeNW88QjG+FbnNTbLw0VQvN8/211EnNoU0BFOABhhVIB57Xw
bo7xbjxOcBLvn/bKs3WrZ2rb4KiTzeuFbv6+LEPSe5XUq6KMzycKIzHcpQUV816MUHKn/YGdI2yW
569Cf/+yTYmOite4jyY2QcOjX0WUACYWzLdMec9Zj90mTexnSH2o+Cn50rQwcrBrrAbTY+7v/l5r
lLoPX8qYzZgQXYmduuF3UwWseSlv2d+CnnsjkLqCZEfQ5NwxPH4QEp1OChvgLF5wVp6WvXrgFm1O
2rydcJkSZZg0KcIA+OF+uLV/1rVwY2Gm3fmkZtm5nqC1iv+hvig0NJNOCLardaCw7pyz+KOoKp2B
u2tP0MmZZwhuPPYLa8MYGVHcjB24vtLdglQwFsdU0L3jQE2CucdDwEN3H5lovj2bkWlyoKS4jNRr
eDWZXwI490MDsfDZ87ZcbqYkvEW/m7v7XwxSvTYI21qbQ9N7bv8YOO8Q242DnIyLoMK9yun727Gd
QHVM2gzAei9fCCXSaUL2+vHGKaUVjPaO2MkRNfsPmzMZxRt98hfcFKQ2VVffXlfj13fQ9IpFJhIh
pTpHI3Hevrk5O+PpIW/wvfrjCFnNz03s4xbxQTKvY6ONjnHX1IaljZ39xHv0ljD9qBXjIb1EIEf7
oAOLddYGNLCsHHW0x+DM17f+r0kfDrHvujIsaOluMee6uBH3v5APTydqg3p0x8VJgLuzuet6Zf2a
KKo46NGAN0g+YkjnvEviWPv1QNWBzBFI3Wj4aZDrAfqdtisCVZEbmtNaifv7caNYcOovuyT/UW3r
eoCqw82wizSOglXRwJR2r/ZNQrwwq9NDUjNrFQ1WW5gvvkbioSOpDYYXh+K8k1P2inBiRF2azQri
buj+8H+O/YclPDqUe4586oF/Zaffz61oCeoC20tb0l7WrURhVPOTlBK7XbvIaw2CwTF0jIHT8Tpn
OyEk0iq80IXrOEjU7Yq7dWggwCGzBBIOwOIr0yQF8AS2YASsV23sCRqArFMeovIeZKvaYtXvSEfS
HV2EO0BfoshIEWitTueravMSX3+lBHFKOO+zCSrjgfER0ido9MdwzmAaAfnYmlH3wdh8CkmJlnHN
4pGIDBDvyc1fx3zsrL5PsVjK0igHmMxuoe7VlU99T9UOgKnWwAYBWxNQaMqhBQYf8xP6A8tHrUh3
jIEeHnwEc7dic3IJmHJkKhd+0IJTarGEkjNKEoa3Cghdj1eNCFLCtBfGgyqEwV4csZ/crfsfH96T
+JM+3PNDSVZtqQSIo9j36rgo4SPk7ATQdOJ9kLxQvIi4q3M4qMxa2Rg3Dlpu3R6N1BgT5jVVTWkx
uVSKGhPXY63xmSdJtn8hB7H2ev/qKYGMPYx0YChrV7EHoNA/qBYbl23Eok6DTx7uEInHGXF9dvXz
AEX8ZIMhiMQ3bw2TygN9UFVnP5jiFN9bMNJ/Acmgv7iHNi3EGWIRQkdosUXHCvLGTWVd/Tf6iKfi
O29l5yUkajcza6ejdD/oqmse9LFbmzBC6ucUseBMLenLUIew8BaxlDXrWxVZwSVQHrwC/uCGiwi6
yvtMcyDfPpKDdkR1hEXtsKUxXCpr9yczcz0EYNmavw9JHO6KDdU2X37wZChn0uNXDZPweyHuHbZ3
Jd0Tlp60QoF6kjZ6OEQ0B5VWXC8mY90vt3tQyJzRuQhoYWs4s0amW1ygwvWaiGmVc+hK9FMQ40Bq
6oxdK9qSYMuZxctzsSOZ7vVob9atHArGoYg2BoZdWQEi99SfsVbPVdHsHHW8e33c4h1Usj7+fwnD
SKHIEYf5W4McRZ+G2V2Nhe/SsoWc2z/x4Rv3L69kQhJhl17hj+QGLMU7tYqE2whRHLLSLwauVUML
VXG0kKAdOvBWQ0ea/0Q7LEDWSW8hsnA699G9bWlrwo3glV0VItjH7WqVogaOFXUxIzXI00hONu4j
SkDjAh3iD5NHt4UMaDJIrsbWiLVZ7Y+56jNR0CVX+eqB5kyJTXdJH6iozUGNV6cHhFu2jz2H7SFs
WcDGmWQN5FdkstLyL//ObaC0yN9znf+DwppkvjsT1l5ZskcI8KkHgxlV71j2yhGYaBtToh7dK4of
kczJVP2dxr7o/JbfS4epJLb8q2mKzYhnyuxZB3g40WV5X4AdV6hT9nLB8eCVP/ctAng/fS+S/E6s
0hwRsJImoSaWfV1VLb3ibB7ddfx0NIO67BC/dBeRVAZ0ypWKpMu6zEK0buzq/dRtZGlCTvI3fs8H
TiN0DO1rHahx20mbWBaAG2GvjLzSYgZLeKms3eVVQ8dnJ6o2u9i2CJdE/FaRxXG/YRdEErlxgQ3z
0KojZ+dnZqT2I6Hx6Edo1XWPB5sx7iVboyAigH3JrcScwLrgZJtUjR/ckgFOe25gzYKrpmdJ3qC3
x6jxiFDWt3saxnG0iAnhMurMxNT0QPNh3PBDjN0QmPEAcWD90htjPYZMgWW/a3+N2ZIqPvgK/XJS
irqk6AO78fkantCXGAEI9z951j0tKs5H6bIAaeEXwNjHHdCGCAN1B2MgRBPEF/XDyfQlEvhBgg8+
4MULtrv5zT/T+rTIdDmBD+/A9POMTV5OvrBzu+7LZKwd/5N1zZaOnNnvzGMz5NMHSFAaulp8sC0p
awsqBh10bW8a6r2F+01xafQ6KuvHKwiJqnAI6BAu4qbhb7XaFY2+ujH1t73eaxbFaiUzz0Tgt3ue
wsC5PDEXk24rb5JPnX6g2Pq/32cVDVFMAe7RGXxSbaAxEVbmAYB5tFDr5k0+GrwoW8STTv3Ocgxb
nwhToq9ahL5r6X0GgHvi9e5HS7WIJtd4Igu4kQzGiPV4IZxbJzT4zNKK4eAUAOtboIS+9mqb+wmS
DcwFE3SXByaaxUXztnSqhgONhXV8XQoDf7SL1zM6V+W22ebVDYvpH5FwZCX3XlvlimLAkvjziP2B
ju/3u8Iw8FtLH5itZ52h2org/o1QAdM4U6zfLPD/2em7raJ18l83HNhNgQnygqsVlTJbow4zSm4G
wANuPJbtPTG2f21tLCaRGFDEr6gUHHgpqEuXP1Ld3eWDJxpN0RYHAkqbKRGYO32pCm8eFyRUIgQb
wW0QecEOHh+6Jm4R0//hWtbN6ft99Nw/juMIoM/MGXA9hyG5WibizOqx6NnHsb3u0kSXnz0NRbiR
6oh+N3C0bMohqAP2nUjAUyplxk4NU42H2kNMjAHFEF7vcKbNQRGM0rj485egbVFYRNko6BQZ5U6w
VVEPmBN7pY8RCcxrN1/9uEfqVLeWGOAsDYtDCbb9sfPQ//2Rlze1DxjKqQ1zBngTit/AMn9jus8g
EU9ET7buA01KSlPSQglAvHOz2ZVIOtcyDWYMo8srn+w4XKlBLudVFPqjOSG79YUPCyq50u3SNsGl
s9CRYKb2b9cKVI7PZPKEoUjpRJ3bA5aVajA4lgdsk0OJr3MtI6EIcOxN/6PV+6Ij/ksHEXC38Ckf
p1SUlcARlaWZVzXyjICQ9llhB2H6O76RkbLyvfwMqvbxGjUcJO7sh/DetU/LUkPJaTMOMNrClDUs
izCgyTPa4RuXJbIQ3tex2KJF0zZxygeRs/SNy+/3KkHOG2ipFjG8zMa3P4V/sP+kqgkWXF8l7ZrG
AFF2go/25nowp1Kq8dQ2E7S2p1qQOUTSQNPUB4ttJVULjFHUQ8hPn0jpR3TbUfQ82Bs1LMhKZojM
LEsFAP8tQDtGfzeHDMlmhlTCetA7UjM9pGCdJDecTE+eEFXicY8dhmCe3IxZzv8zkJYcyyvLjs+1
F00HD6Iv+KSkEilk8RUur1PWs/Ss/OtUPHMS9kn8QSc0ciTMQ+qoc3fpfuWf8prCfk6+3FsXAP0o
zle2DhlNoX4js9x9/z15FKs4Dr4vctp8Dg8/9eptQA2eKqe5BMCAIDhrii21ggLNeg8qwShR84Aj
5xcVNus8//DgZEFqyiEi94Q5gTLniJSH859FmdXQUOWPncpPJC+ilG+XGCnzDwM2ppztjboY5Jzs
SR3QFFg77abrYeGq3Y7DA2xBWjPAkTko4qFzo+D+hrzq/at3G5BNPJSFxhs/NAQyttgkdJ1ohHyW
RoNE2rAyH4erMw3G3JxBKqhH80Z+rCvSNhgpODGPrgYV4moLICjz2GXOxthlSeYj8yGUSqOIw4Zf
/uepL9U4d+khpXzo5YHhfXN2T6hy9cr0bCt2wE4U0aoX8sacD/jnaeLu5mu+P7xJV1OkMo+0tMiV
Wo/tXbrNEppR5fhPNHq4SLA2trJTYs/qnCiux5+jKEbls4AzgGhmgRgzwAJ25RkzbOW3KngttsiJ
n+FnXsA2fZWbaAd02eobYfuXDBItg+xTwd5dWpz18PwXm2NYOW+cwOpTkI0FzmRvBFLGhsbDYKd6
g9RO0thIaOAk1bFWchfLDvthMX9boqTb8HJ0Bi+Ghv2V9WYGBHkFzGy4pAM8k/cLA30OYpedPB7c
qP3rsJE7gmSJRzTNypzsP4iYTmGQ6dLuUv13C700/+gJspwRfB9BLlsgZP2oeTVB24XeIjYMXIiZ
FqnLKUNvGFCHaOx1SzRwgP1nnY5UFZ3Q+OuRkijwmwFMwf79m8MOKB6hIlNo/qpMZW1wUlScuAqa
BNryGiiEcnsx4JrwRYnZGmp1X2NrqBApuWUGyAKQgifRjMyf+hlg7dum/I+AxnQGJcaCJ3k4e5nN
0IS6/jOUUi0g09ZiDrVPgBDz2vozoCSqOFapxrjgyMOIf7/RuebQmnkIXZ/IlrIMV42vFvn85qpQ
9tzp+a1XLNXZkS5t6f3phkrcA+zgF+vgoSVdIISYsM1hzF6YX8AOkS/7ehBDxYB5hVWCoTxby0p1
YhByc73Hxuyo5NkvPGa3F3C9sOX89oAgttIW7S+dq4NNA3x/1p8Tnt0rKRKq6gFFZnp7n5rJ1TSC
xCHU3ZxP7RP2DLQ74ijIEIifA2Kv0q9LWTSwMLStCEyauz4aZlswpTXkRk3dvR10NRpPzFIyeHm6
J+Tmg6HCq1aRQcaU06B+CGrZ0iTkBBIJ664nw0cooSjy/3vBTRbR8Lvqa44KzdZh+SB7dSj5+ODS
Aoew3qyQZlmo+pugnjkNUhICujllwLSfico4L+lhK1zv5ZYJmpHxKuqzK1gwPMrA6wQAdRlKaBu0
9GRonc/yof1qfl+6CJJbam1kNUcNRFpXHi83Aflbtei1EQ3hjnjzQYQvwGAZuEBhlnAY3L2VNXbu
pKVl8U/RWPF9TVQbwlXeehWHoRXy6vKWU4Bkd6p+ZkL8XfwZ3bIWnkeSg3yUaJfta5OD8nVFj9IX
Xa7T+tDy+JMDLzjWhqPQNk2qB3wkvlWOUTlP/nRov/hzBcgCGoHohOiTRRiVaa2Yyqtee2hrukA3
O90CRdBSBwnByqTqt6s2pVCa1SY51CFTUG5zIdVLHnwWXdeg0qa7V2n0c2zu+IP9UHM0MEBYg8Qj
UI7pG+4o1MLrlJ3Os5ZQCEi8PKn6qMlgm2l0kzenmi8p6ZzVjl2+6WzesH7U4PPkeQIohMjlXuRf
C34D/si2wjEYbxU6nsfSMAYPUxLjSTeJCn3iHvD4EbznD2G6VSaWi+gjQXnLCU6PEFAh4KwqBsTW
GhRcPS6ARhqmXQh4PSLwiVtE9hMULkd4cY33w2zt1r1Cp3es/zpThPVZWiOMyFq3faLpQIxkA14n
v4nRzxBZOw7OIQS2S0dNn5O+8T6+bCxcqoLqds1NzO2sqY08B6lbftXD+mgMSgo9Q3p/EOIiEmGo
K8QW+1djt+c64RLUCxd4tOoWUrlOw1CMJoDAfyJIXnQxf/YbUP85JBT8hQfJagQsxrDaEktC9Q/l
gwOVoD3slbAU0/4mxXxVf3+F+FtmOHQV9Py8At0+5T4koPD4Zz0vKm8/gs1NySuOONRU/y5b/Jb/
GizZSQZ5ocoewnFbRuCq2nJIeYnH/Iw6b4G4lXDAP074IFVAYNvIv8fPQDVwbmUD9b5tZwKH1gpr
/UNTt5dcvlG0BdAbhOKhtSYsTvf/ViSpOoQpZu6uK+WCBkOxcImBx5VSsyUSKXw+4+UQeWxzexw0
5No3JBaC3+aZ8Fw0IuUn+MXU1EXUuOspPCXHKi2uxoetWWTeApjorA2C4+BAzuXfxSdTdHa+h+qy
d6oXaO0aRdj+d9DbryT2b5K2S3SZqtQLg783rIwCBS/amtYmhCyUCFD/kRpFerAlJjTQuGQ0jQA3
aeIwkR9lZ9s2Qss4EBcWJLnWCLbHzNz/p65o3+J+NwKyJEW6p/b3xYz8P5t210pPqVdzpnNabERu
7AE7/akewsdBspBwH8oCbKYQl4pqNV8sHzmRhU5qUxUDrco2A/r6N3WX5VGQdfx5+s3yn9y079qx
+ZCOA/XWTHqDbI5D2M407yrl5D9AdZyzTIAWefPogcNN2sx+jVnBe27HNBr7e/KtGk8wlxiVFVBa
KjcJItzPS4aAuWn+fSI375Khada+WZDNIXHSEGyzWL+mT6y/YQjKyvXtHypLJt9mrvdMZXleZLZS
MLWwsHybj6DfjoixkP+zNa9ZHeGy7Qdgya+Bz0tzh6CxirZUfcslRA8Mx3uQdY4Di66gHHcu6nOj
kZgwCy5wpnPR/kAQd+hJLv2xenABuMxKxglJiNEM8ZRseQyUNb9f6nIf9uuQ6zq3UvRz1hSt0DmD
ajXTRJZ4gWCnZFYSsdqcqkA/tyo6UteOaCxeUkW0hg6I+v6dV+acpZuMjbbM8kgB18WU7tF/Li38
SRSu/ou61eayZuFAMlZrmlTgZY+fAYopqkVK07gBZapBMQM5C8nkxMQr0XKzYgurCs/YXwChohLz
xFA2v5ySwrSciEYtjCHV5UjSae/XiGHrjM5Sr5D4keC8hr3n7mnR3CuhRSKYk+/vmhaBVLkSh3SH
UZA/OWn/kJWMfddGkmFtuQ7W5JvwYDrswKtUDOGy169pbI4vjUzLdAPMGw3gbiOsDBNuhXDcCGfw
LBzMSMN3HkLuHbMr9Mt/30ZHhcys4n4/3NICfWCpcwB8Bhq9pPNMbLl1lXPKqyPkPWx3qUfhdN0/
8VvTE6KhzxCrm8fb1rmx2DSDu/qFLEaaOnqm6arFzppZnrqmzfyo5Y+EcprQdD/OH75EsrHRm/1O
wA9mx4S0kp9o954Akfh0pPaG9cI/aWNY2OpGr43CBB7M3yvSPXUXxE1Ha4mdD0hUKcTTdM6hg1yX
T2nf+82spzZoDSHx6SH3w5jhzAjORLCczB71aUHiqcVaphOBoz02DJ5LGF8e6Nmb5BdxMPgoDag1
57cAyWuRDDoh58b3fITk5z0/CIUfX7DJiNksu7AGXADIAn7tTHabiG4lTHz3sFsSx3pFy+PssPrw
Sqmxm7IcWW2Em/FEWdVScnZ4lnxvbwHiErP3+HGGM3U8/r4uCXdKenRkzH2Kb7EKHMb79axkrtC3
wnI6k+4kqi+Tjpc51DhoLDZ4lv9mZgDwfOvpu1mbDGU6FBfbUlRSWJgeshp0QM2/rF1qVwUaUXit
GtyX7gyQnjs1PYqNC2eDJqtZDuFduuu8ZOAWcIh+TaimpuATMjXSTD8UEhQex17Z2c6g87/wHY64
OKQx6eu95I4NyBF17GlX5JEUBMYxqMBUsaPlbICzHWyCST64FghCpPWu+c7EoAQ9X0iNfZ1ZEHZ+
3w6ns5n3g3EuTXP023Hyj5SEDNM5vvpA1Lwckv3UP5VxzsDEk1H8m8UZvnU1Ba/VecSjUlUXr2he
GXnNgi/zi+53zI5KzLKqoChDNGvNwpGJYnnQdG3dzH2BmJWNcLQ3cmjeZJg9hy63nxv+ubUtU6G5
W8MPfK50Ecu4c+Y7yYiN+d+AQxt6z18rsyZZmrNG44cHUaBt56CNmFDdWD4LQznR9N0ERzesSvO3
f14x5IS7Ol+rpwxokYVcPPUfq9NYA/awxiaFql7gEbEHFp+qQcm2H5i6WnyDFD6uIqMOWbDCxokg
H19QVv+QCnYfO0bwDwV3xwatQHWOVul4GudUnHubtCSD7ronCypyXKJECAJZTuo07Ka5mZsry0eX
V0SWDcYXKFQ/eE6TTRDvA2HmpJ3dXIGIFbgB5ZuOB22njmFv7f0G4Tio0MmqrRJIuojliNE3D3mq
6UNs0sJck03eYVDTzZ8gyNb2DMLdkrN8sz5XLw6lN24nNcR35REAZO9JYhcN9640k+C5OvIMAc8f
dZsJ4j8LKnrwpWPVdtwDCYdqMlg/cbyCmFhRfUo9YCNSYuKEG8dlsU4zVA+ESNM5wmRjELxrfIVG
6wZp3wydP1+AEckC4Egdf8oRzZlsu8D9vdCxlcEOBvw2MvUCx5NkOeQ7MT8dUZ64VtDPJSVcJ/hU
W7OeDLInHgPm9ruQ/zLD7AAGiQsoxztjYh9H/RgSYd35XBlNLxGDosEVhRtG1Zl7RsRtep9uoRSa
9VxRTTTqNuhBv/U0HJVU3ROlYkySFRlsf7Z6jqnRPFQ/4DFp/xWBk+6JpJfVHMuL1OeKvP0EYOv8
IAq7d6ymk5n23wyZDZQONaO0zb/WzNTGbRHhFAGi8p4tHXl4wsP7D28MyLtBS4aLiYC6kC4HkNqy
ImX9x0dd6wYejMQj3DSPNKWjD0zuu9BJ8Iqt96R8Vf8xGs0PuptbRnx+0R/ZkQJ7rQ+TLAa7VssC
MoWvwSOgtfMq3v1o1jebWbiWFdkWmzmhjDHjK9i8u+DOTQauyXNVi3s1zGyXZd2hmOaGIUCQWBca
Ugm9O+xyATAFC+UKRcGWlxMNvNKt+g2NHmr28TKrhvtHGbwIzhDSmGG4+9UCghOCd7XBpZJo0UkU
wsI+16Gt4qCYu02lZNoXkWpFDCkQLP492cVzDkvAH0OV604ehPBTucuvb5BvQoN3HPTp4CyvJCzA
ke2xxOHhA/vXABd55uvLReQISnkcKuQ4VstO2m0UVDjI2M5PjIlXgh73fBMF9GPqPYf8y8oNHPd1
9+S0Zl1eZ3rqP0utyZ1/1Q0MBsMywMrhMcYvIp4sDwExTrgdhlBaBpEp10c67+C9Pz1xcSa4EODo
wOY7U3XiaMVRdVfSQA9kT7dqktx5EOPe01G2jOf2sPjC5skqiWmbgrZqyEUb7LX7V/U7/AhV5oEo
Kn4Gj2s3r0MXWW0Zn3/hhVwOPk3IvYdolXlkH/RFCdJxEVm32J/hzptnTVU4WaLc6HmaC53v6dtm
Uxp8rrCyWyCHtsaS9YAacLapSEW3ecMBPb2f7kcbhGNBwHt21IuxD8xItRsiQJdthX5dKqY4TQzG
YOHZ8yp7d0Jkv6775VCum+8l/Ht6vFepkI+YovNGhlHZlk8RXEXF8xqXBcPYiaAxx5RwJecEbDHy
nb8Ohju52dQXtGgk7OhDNGitqV6zRkV0sZVPvlTdHw3dnx9gM8j7uDu0waXROXe/DySE1XCp8jW7
5lUl6JJKptAE4XSGpyfhgoryR6vOriUxK6cOoTpFf+8Ah2sB4vw3aZIGRrblqZZM/K4tybKNjV7+
Ogrsyr2gdERqBpqgQM1GaH9cOQhwAX9IrTSGJeuTtRmCycCoX5f/b8czVf0YPgpAV1COoRdCH71M
ed80GMQCqBE/EpWAkoWuW3rsroNMsD/l+gH//v8WVCPz59fnz7Lc8JxT6150L7+o2d0xSNJdluWO
qPnXcvNHOvN+WZaW+TDlVyQ/gOfZ3wrrjj8zZBkjmgmHuLEwsfUMnRj7NCRyZS1SftFhhF7+pPKd
BzS7EpjB+2dnE4nNhMCS1OuBZQZacBRIMdw5il+0LCB8YcXVRRyViYcsJ2OMD/8CtppaCtWHsE3Y
vgUgfamB6mXk+ZkOnXPEAZpyMgBnadbVctjrH8ZdaTa7heeB9Uv+tNeBvpH72phnFgjoLR5zo8ke
uNF7OoivgDQ6WP5vQBCLIjApUlkeDhWiAPCHnO8x78mwhxiAITufgQo2yb6pE+i9s6Y1Z/8bCedX
rwfAJEDtWBk7/KUwOQSYyfouY/lRR8rnYpHgjgOSPZx/3YBVtWGl5G7Y7mp6bJ2r9sPpU9SRKHU7
CRWO0CykaHk0Cy27BycdUMUPxSKcIYBihzJK1VSYizOQkb/3I/v9AT3u3G7Z4S2JOTv35hfYdMsn
It2skD+5nVw2THZ7h5BcxNXfoztvht+B+WPUycjI8E/61LF+1ljY/XxNtYYR0s9VN8IyR67l1LPZ
HOf3Zc4qnO8CTn4rGlnPQ3PDYiibQdTtMVR3qpvsNt3hPgXPFZLg/Rx/OYx9Vj0QNNUSGglmSbkp
r1F4cMBNWOKrb7sGm+0lg3NPrIj1lFi5ey1oa0ri0VkcV4afVHigf7K/T5A1AjENzzPdkrDYeR+r
W8s7VH+fEZi3ecmEumcO6OmGtByRtrw709BM+vrAMqOEN1VhZCNarj0nx2cFijhd4+ePo0e8LaOW
PpUT6mgPbjs0ommoOkhuatk3isqmNo6iTfSPYvRgvgq3QNDjqwfHRj1BYcd8x6jjNv7G5N0bmteX
7q1AmAn2vVXKQrWYLs/868JCn7BN5WoERpSU8JPMG5Ir3x7RVllHacxBYVIvSTKSuoWJthex085D
i/7Jhs7/4jBQjD34+8wfSSTOeB6DPReNnd6+OIbmXOByYjS3Hn4emKAg8h02D4x2w6tOQJfaSFj4
ibpf70PZCsz0OJhLTK8GlKcpUIdDZgGKHHMxUjlynI1Wvd669k9VG01Q8UvjwSCril8ymJJTcfCL
vc8Jtd88HVmOEigfpSsYXmXMT2H6y9ZAusfFuAD5EdFNPcyb29BB8FMMvAmEodwNhU2oUBFhq1rN
W2bG2UPj4izqO2QIpBqsI1KOlpI48kXezIsbFc5lHJL3zmZlolA3AVp7cvu4/fTheGQWA+2+lQ3D
UDCfIU/HMIvJCqhlrVBOjrXPMUyyXY0kaCrPXHV+Ru1gY913TYTO7qaIOAmbRM94xqhcFO/vXXwT
xk+HRl3UsC2gpNEY4o3UgN6S48mNFscAhlHnHFNLZ7l026ikszoM6Z9GbetoO1YuX6cpXS7BLTKT
aVjlXeEDyoCnfWBEfLwUp/cbWpnC1r2PZgDVCUkc4fLzkpdN8Mi/Lj9leRzKC94E5Yn865kCtnLb
66C0SeKwvgk8IMuZ8SHvAqtvXzRNcAHIA4ewQ+Pzytx5dAZw+IiOuvbnZAszGoRwMufu3W4BXhPe
WEQWFfv48574D80HHecklDAVlC3FtiERJbWvQYm7N2WzEI4BC9s0GJyDBX9upX1MCoXfnuiBkeUF
rlXXLqCH4fMwho1fVN1YG2dk2cwmlxvHWTsLeK7L0QzT0hxqIQsSqcFuiimWRksYte52FurwpZco
5CDqH1t1bIziWvTRjoPRH8znTGUewVgVOCnVofG9005aUDuweJgVVdf05E2IqK+ljzLlhg0t1L7/
JSYv64UwVXLFhbeaQSNaizGQ1TwvwYEGpQLp1azqM7Z9CAgrC9vAjE5uXd9+M5dTJpcCwj0eZB1o
V/OxnEtwM3A8DKsqQn42cID+DgyBPuVz8B359iZQfiqKP9YZ/EkvqHyFlGxunB0OtZ+k1RsBW5By
5s7AflU+sne6eajc0hssGEQcndAfSt6/zPE3sPBW8Ff3Jx5i58emqihiMso5LARC6rD7ApJFJYE0
O4AeBz7vCyNBOMcXpTGFfJowXrfftKtCiZ+fPQWbrTFEzYoBFCDwC8Z1+Ne/HtExSzgdL6QVZ3i7
GHH7jyfPsf2ffewi20/xwgcBRuL0xLnvY4lmTFpdWOwc9aOVg0Uy+1ALnkFm8Og3GylHUwo5gchf
bvk0nAT1/B4CLHjbLeDtfILdKmKtwVDGBveXF6aj2cvlRBSSoPrkeFqip7MtKv0GrRhd6q7tWLxG
bgWHCxYji4Vj600N7VR67uwabz82LlbQvVUQHnucvOBkjotkaaSf9GB8qf2SxfY20+dmiM6LUW5k
btPAZhUUjITYMo0YJdJuRuUxB6s5UeM3oyCdK9oRPcnPItUgWRHNeU+oKrOniekUuih/li0+i1R9
DFB9U1n1hd13wTzIGS6C1RFI3Hw7meYk3wRmlRS30+wF5Sg0tS3ZAsamtOCcW9S2HFBaYJ/a+JvC
ZLCgFMbOtarhVg/bRj0g24NxnAKBnzRzdXNAzDCPR9WghaDl3kKWj04dpX4hkzfmMZYEhYu9idDF
zgOpJ3l4GP89apMGTvYc27ocAivoeT/oNb06UKJzk47EDww2mdma7+kUI11krBBRCw0EK8j6ykLS
UMiYcvWn5LccQE5yfAlZJyUWIZ9bQUhoaVWxIE7oYMfF6LFdzsSXjAW5PTwJFZHs7t07uq1k6+kR
1rf1MX7vNXHo+dNdEa+7b1LPtDdd0AZNdLXVkDT9iV/s4lg2kWdCPgKhzR7LXy6jAik2bwoJC9rh
6Y4d3uX0F92Cza9ErNq5dCmMY5xuoOHXvAmMbR21chKTr2bDV7mlM/hhHjey9d7lb8wFj6LSsbG1
UuOOYWgCx83ZhfDTGqiUFiLJALQsN7/STCBhVtBfaDLJSIg2xXGAj4QwbkiBanH3yd6Fjs/WGJFr
uLHOhVviT27HNFRjuUrsRNIYVD5RCIBv9ZfrEasraQAjBvwOsh0rMm4AIk6o+MErVvO7Zt17xPzu
3+67rK6nbSQ0AzB3TmkXJPa2buutNxpKpGjX/k31cGof+0VfM6w0UTilebiqiZQr0H1vyFglj3rI
W/Lodg33izLDlAohHsrVIpRX751+kVxbeHk+uBcJc4OAXjhxhgxSHhMRf++5uImQuqIU2865s12t
r5uWHOtaxTChfiNL2W74TLNwod/XG5/Tz6/LR58ye0v+lCoAYRc7ZVQONzsc9P5UjDfyfuUX8lbl
hzA6HagWAWaWBAZJmK4WbwcrQZp5HLuZFxurrsVOHbth8EPvX+eGTtSiiaQ24y2zYXnACPEPhbbb
SYnkxL491p1qoja8IQFHV0WHjEsC87jQxSiqIAjywrrwXmwJbvXZF3SNtFZd9s7kE06Z1YJQRTxz
SKnPga8FjUQ64lMWlkcmTnlWJ5Igqu7+ByatDt/qiAnAYk9crA4L0+YCaw2Jhe2hfaEOEDgDsW3P
9MCim0WaRgSCnMRNiVJpBLXJEEQBHJIzfuOn+ubN0qlgZWfkJGFbM7MrQDEqimMFZ96Fn12irXwF
fcn8qNA2jttxhzlwGnzDI0IbJM6+G+5vE7DnFz+WxQ8o+ZWGiv38OqasRgIi3ZZm+Tz98/lB4M3n
lXqtjbRmxGeXX8uiy0Wk27mxyZlbruSaz7PG9qzYgCoIvKHbEOnE17Br699BOmcy9+hXGspHPfSR
6YtPHo9+a4PK8AcFn93xlUYtjFtbMr4qS5y5ZllwYQVF472R9b4+Aij3no98oiFOrbBaWMnq8032
Y3rImCrNxdYaXJDZ6j4Ebu7+3pZchJRvUZcIcJZ7fhrwJs9t+uMLt6fPMaU/Rho/PhZuG7KnNZMi
JT2P0zsUNXCK9pFuXHcS0Fhk+Lyyn+ekNL5Yz6VFf6YBt7yIKdS86OOG4KQMSOldlfLdEokfho9a
5/s4Soldor5hISU9kM96/yRBmmErIx6jWCM7m8fF/dRZacIfK2TUqCc38T3RQ2ESdyjkWkIjc83T
3Jr8LkhC/ii6G1x59sxYAw2Z2dRw1VTbN29xHtSLRi3BK4R6bQiex9jJyY8pp+r8GkLHHOKdXkL6
7L1qRKLS9W+1MRQF6fvCzeAErJY8BpSb6wfrFkaYezeCeOE7N7G+jkYELX0Vy29Fk6W+dKjstUal
pqXWDKLpefNyMiAVs1DaTj+zH7RjM+bEyTuzwO3/2hfIgJlOrJxkEb9UQN8BgsleOBGfrOJ3ltNy
YyRqjXniZ35gEAS9IdfbtyVTcd691A4O+yOkAKWrAjpaHr6cD12F41HscQ6R2J8hCsn1n6pGS1aP
jA8Zegj6DpcjmyOTx8bVsSXLfWg8zuF0gBA+fFiBhrL1VAgKDfllewC2GLHMcyfYnxKsiJTv5OFy
lAeERH9C74VzT+mJw6yKLNwiwJZzYwMK3sB1YqOPujn6b3YOwbSuDOvGth9PcRdufWJt7mvSKu9f
hvmKsYJ+JUoYfLJc3k1JsSE921AlMAWUYPMTtQifZ/JcNZDZM4ry/9GwZfVIDxwGMuNNCmT/zqhF
DH4g9bdKidiQvg++4cEPJ7flnEQiUPJTSfhxeMtAWdoAruanbwzeldNvV5iX/8x2375zk0yN3ZfY
vbrOI8GJu9kAF2v6MEd4Dj5W9b6BMdcRySp64ZBbObP5Nt0+h9fvX4elU6nL469LZ8Obywy9path
TJJzFfaJpHAGHxDfl++NY02+h70hJC/jm6b7ggXFz3w6nc2zD4fOedJm9q44Wzx0hi+7FX+I0wvT
j2BXThOL7vtl/kH32kLV6M5JA2rVPSTFJDvH7wUUiTCwyjYPejD4pvRa0UBSobZVIvH1Wx1ho5u5
36YF4upCkT2TnXc/wheulR/U7QJhfZqoUteSOrFwNeCOKTb3mExayVtj+aM80AGIH65LrVk7rU/5
CNc9p4PuJ9c+QJ854NGjoRqUKx3QtdG/chN8LTwBzWZbCtWDGlxgZqzrGqi+mUQgznpMNchp92fv
sT4E5bzq2QTHPKjb8wASr/x6YxTnIUHficVDRUIgjRFJ7fg74n5XOh018eRIW4L66psOfzid/zcn
oYvRXYrlnkr/Rj72CNGeHMgAGt3tWVrc+a40pi7QwJvToiL9Wcy3Y95VVTjUEAA56X//F5/XitnC
cOQ6lOvPFjTNR3vwJF5ZISC5V7mD/ixqYoKQrl+K9vw/Zj5/Uz51+mLeYv5qkpWlafSZDp1KmM0Z
Bu0cnlwUPi1EkSz3IPpWU+DFfs77iVvJ+OF0klkfHzZKLtlhs38FQdJiK+V8uIFfHPcaO0dP5N5Z
Ik8LWZS2oO5YZZFnAiQlZNsDzUwQxIn2ZE8USPveFwzyK2eOutU5MDSsqgZDmlp2wBvU7c5G/lGz
EBz29v0M4GQMOv8StDTFpTL0bXCwSlkMVZ/QcbSNIPUXC96nIQ5IepLFg8NlHPm1ouAprLcF8j/Q
d1P6avZpDpOUc0sAF+gymreR24mqepMo6v8ENUXLrmIBp45bwKVq/R6XVYlaoWFuDpVjCAThNR/x
3bA+7CkbyF7YS4lcmqbf3wi34MT72JPS1UFQOVepBSdFjBx2EGLFFK6WYQ1hJv2uc8mNWfavVJZG
9/nLOwJ9s+JFG4PnNIXrJrZ3PkvYdWIUX11n6WmXbp3guXM3E7I7BqbWmw2aP1VXi5THKjNj1TGG
QQoc/QCXUmoET8QCohla8bDXbWzuxLSBzP/rI4Kvpyb8mKFJAy4Ymg+H1cZir+bEysYGa5C+smjV
JPpfZhcAp4QiuRyIVuyKrXO2RDvgDRrrOzp5g/S6C0p88C2dYBrRM6+WNA0IsNaxI55BwMVTHqiL
481oLZGbqez+9O6VymgpxVNrKQuaRleU5FXM4psHLHVqHRHklJu0/v8JTVtDIFC7tsFkRPhj/WgN
slhubT1NBv75Q3i2qb1Uku3k+GrwTcc+Z7umdK2wvk4Y+keOpV2yzWEiJljzXc/HYJnNtdHTfwLU
6S/z8FDM0GTUXPB5ehFUt/a1M3xXvVXvWfddT4Reg9fwuU8zhxpOWJbXNa1z+TvIctQM8Gesbjtw
+hsmeMAZEw2uKazTZSmXsx62HDEKai9hBKtJnoLyBFNMtJhRFCyvc06PYpBeVU4shyt6+49Lwmsl
A58LfBV7GG0sYRtdkYUddqshHzcizEapqumnEIjuvYD0NAp29n8UqW8wVwFW+jABXLYYLndZhvSg
tDFy5jZ5bnV1GzLNA1u8GNScV16ntzL+P0s/YkkwvoXDCJ5Mrw3elnFEB0Mclnj6S/lELn1Xj2ry
UjOg6Hrct2GQVUcwj7CusS2yaqVOEG/jTdAVxrTrzcJ3iGxiJErh10QtePNx6ZrjAECGnM93EkJ6
ciq//4jxr0o7Z+8RnoYzmC4kLAWB/F3s6YZ/4Mt5+BYSR6SxuLToi6Pm2lLEPTgPrTPsOrqp4tGR
dnyQKzQuHWzwiPsngyFkBEmxlBxCsYstrRPErlw+ccDYURQhGZKnrCtM0Pb4YeHLhJK0ND3b/asd
lRjXOsMGMbtKOg6taHNwfs0jhcp4QUb0OFzCDd4ZpaVt63vGvJVtjLdly599n2vs4hnckG+mcrV+
QNYV899pKjcWak+ENph+6eVObOcEhQbeyC5c8oIWuCghDm65z4JtgkydMb1vbwcfTdr862KFd0UJ
4Plgr1U56j5hrpLP3jGO+WFZ9E8McTmQS2SMI0mnNQmvaeBERG4+CYW4obpAEZTGYuUPFDybH2CF
pwbCuNge2HQt/NDptpy8qzUfHRhnCj9Xs5ff3rTZ/UQcZTVzzqvutTF7Rww4jf5B3rQ0kKQ8kgeh
TKs9u6mu2ouv4wDmQ0l1VxS0u4uTjbY1QkOQU5g0BYyNqu9a/oBgewuNVDTGd9N8xiXRWBupvcRw
HKoMqqdrq3sk0fK6zDA98KvxYh5oLe8NMrRW0zoJVMtPc0tGfL4scCeiuqQUiCJZ70piW4s2OsPr
d0daz4i/ACwrsX41HYEbYY0I2kX35QjvtAcgmJnA+GCGPLQj9LGV6JN2v2s41V+rICDWrqfh/7Xt
quxpHhw7Iez4FIyF8Jw5nN8nwFS97hmK47O7y4Fx5kNeRRFPisoJhndkaGDEZfb3P6q7gBL/62SQ
KHzHq/5DQtykWcUoj2F3vtyxq/Iv2Y1lyJyp0UxIXmpPihS6gD9lJvFRWyhFjSBMjEJqrQUmywYh
zGazUiFwmadE11sStiU802vBdA96rAXxxoIccvI2J5zT4+wI2VmCVVDDTcmp2jpDB4HuXJGrM8ca
Md8c+NPW39OzjJRBgYqyxFSbrFsJdH6Abgykfci8a7T53INSipuos8akPW+nkpxMNAw77U/ZQhPH
Bq1vBAgzKVsaW65Z+okvtErX21UyfUPyUaj8vGFk0AWBZds3UckqiqU1Bek2l+capzBPaPfZhXG+
gIyedCH/33z1h/0+kMiEGiSTEO5BiyZiw1oMOr9Y3n9DUKsWdG3yRA11W00f8nCNagMEYfWg0XX6
7U9yy5rtRK3Xfqz/9+4PzVNS0vED3b/vCRnYTAYstUXcc630ci+XuXoHr+6Uta2/5ot2+bvkFY9D
xF/EIvcy/aD+qlK1JtJnc71pI1fGkS4wMAm2N9QHuOe0CUhdNdbQ6tXLyHi4u5v7HVBJBm0v791b
w2OGyWHwOIdH/aYM1pUxNowGHbnnnwG3MaYjAwaVQ8OmMoB/nieU9JAvCD3FPY0AABQwl/S6uIRC
hADN9yewq/ZKcvCBOim2qAUCgLxQYXCSY+fD5PN16SjVCn3P7um+BLIwWarQugCflaWN2bVXNEwD
0C9lMmJWgTxnBxLsbC+vghF7rhihapooZiZYthzjvRC0K3CpEmJ7w4u8zH195XdfJ1dqXJYbGdCB
bLyTRQoPZQJ2o/NuU3SBgVA6pEOgxHj3tmujxTH8C7DgjfJb9IsLpKgPEgX/M2KKhPiXpOM85ha+
q9RoUgMA3qzh8UrCXkqKditym3FjUgVkI38AW2+c+2DD58SJUHcVR6d5Xfo2zbi4T9GCc+BR1a0x
/QGrchI9GBbzf0Q7GsgdfyVzuA2MoGSwT75NbyxrDpyyf8OkrpLfqzKT8Wc8LUv67Q+NQjc9cFf9
XOr/KccGbKzjAqiiFj+4oS6S3mAPYKadnyePiRNCD3CQeTfsz028/tsn4OCvzG6HYYJbXlQlE0Kq
YYxrkCooqSYtkr4hxC7SGJlcol7i6QIr5twb+cd3v50WvqvMhcRHQnvXaDfVSmRGScaIBln2cdZo
c8QBG8EgXHJPdVQWL3bwWs8N+h7ZY3s61b+W4Na6US/ShV8fB+8WsNdOlqPMf2JUm0ZKxlxQ9VSb
rwjlPa8aPvGitw/9Ba2Gn4TvN9pdypprge2g86/Vp8BWzgSOG/jgv/ep22XnOTXgXuw5zPu5HuIX
71rrUKY+8dis6oZLbB1NQP/MqysoPkCqkXq8xiovewoou/CDV9cdRd/hvPSIsWniD6QpzxQrtu4r
MWCOHIiU6f5nqKcnGYT7fL921YYegTw/JbAsq5PDDj7ng7O+iCDJ1Lo0HkWDnOYjCZW4RFCEb7gI
98ELsJHR+nbdk9tOssgn1SYKS3tjTkHCpgb4QWgcq6ukSZC89I+nuqBMTh9q5OuHpRoJOfi42EGe
DFIE9Dh3b8k/QU/hxh2ABkg1hrCbdnwhxV90gFH4Oc/9tMkt65nOewwXcKEHS7Dd26nwHTyt8bcm
SW7rMKVOigMm4U0o5/yyHVOm2fDlgxEc9+lBRRm+9EslVfNcKr9T2lE9XRS6WN9CwFS77/H9j5lX
WbpRfsKylaG8K61Kj2o2W3xRTPoVvnaPk/IrgLA1lS7GRDCNy9D47VKN6WW0ShsPw5ziaeboCxaL
EuROHsSL6ic8ciFLcq7X/3qzXjV6OkIqarCy+x7X2VN0aSUnSW5VMYUXrq43GGrKSNxt2NSnsqxj
IyrAyJTWhuut/jAoQYVzB/PkreoqqnihS3ZPe63gFou/0Avi/9c29vYU3ijSYV0lTfhKtL4h8aaF
eeLvHWT6E5RH0boMLddTiZ6BqOxDZOgAC7WvY5Lz7beuv7ezRlsnA+3vqUYwNzH1aAUdwVY2PpzL
cK+3zlvg84LWyEa3cwnGNJ+r1/lETd3FCRIL9hf8G54p9DbViolo0hf23wBCb/x/hpoGUIdCULIA
WYbFUYSYcaucq7KMheMVg4iobaoBzZMvgXSf29cCfWO4ZeX/33ZOG1kXo2houVjz7mXu5bT6EDUs
d9dStU7IumSxOCqU7NUrYptYPaB6yKtggw0ilS1C6EqQ2yVP2RND1Uc6ef+M9oZfcKCYHgOyytVO
gPWnUmbv1ZimaHSh/7AoE8OffhgBkajeuFvmhG3Ye8S/vZTiu6aItnfBrJdLVZ2M/4R510MxZJr0
J7aV6XWx5wYMsT78EWMoIAf8T9MzxlepAy/4BC4zVA7H0zXGLimrqBTcpATxPEHYnKSlnLPDIhfo
BpRfdSyF81teYIy/VDANgTv2oJrSS1XrnfYg1eiqG7a3GD+F/32RQE7OewWwqWAmzbfc/f/ipYtd
N2mfaN4sMd6mnzLowbcTBVQ/dVDkW0Qz4CQSfuSid8RxBr8v8VHm4gG90oVyB14RyEljODmqFd3Z
UEk2AwofX38tWO6nSCg5YFY/OrOSDvGxHM5stu1kbdYG8jU1mllgmpaWHaxT4hOt+ANP+ahkWNTg
gdRuxVPjBBb+niqkU9JWtoWwSBUNWbpm6RX/UYY3NJTIVpUQSWtk4kUlAjqEDA01oB+waxav8ic6
Ljpjy4txCosrifj0IYihLxIXfG+bif5ALzYUdx08CsKHRGy3zCsg1o3t5aQGhUY13ctD2Dfc6qz0
gI+e5HcPBL6jx5n9TjlXsIgV4fOjt0HbXfaCW2+5XtsokyNajIoUmuZVqvfVgjyo+emZrK2cRJuD
jTOnfCWTDfIdYBLI2FCygqAMCXkb9f64s/i9ltu9GLcbSl3qAhgDuoB1rfnyQ9M25X/+2laivftK
gHpAWPlIZpaMk00W+MZV2gLwWHQM2sx6jUZIGtAsDuEn9lOjcINDK2u2PVboXC2eRRKkkKZfkWSE
ZcssjRB4BRJNqkB2opPHS+GYk21nlkQDw/kMyw+scFawQVhX0fRX3SVA8Bu9POz3V4nlISDqEY/q
Lg9PLn/UPjfmLnNMZVyjx8grc1E6sn3TK3nw2v3htWfeFAkMrMRFTbhGOLR6Uc+AF64nkj4+CNF/
lZwGy5H4AS141MWnFtFw8T51lSStp/bYFsF0HxlzJFYEfefs6B6ZNrdBkkCU9dhFRhKMaRXtmEz/
mzNEk6r36+wd5w6ewc3kRDlmpMYueYzTlBlPxzifQwvqgUUj23G+EuLgF7xuoLu+sNeQ3+gh577Y
nz8czdSs4qw+FRQjtAcLTkc688JRl2HP1t3D13iJH9dqMQ3iNEfjaIcEvhQTZaFOo679Guzwr31m
NZmaGH/0QGs2LUcSkQGVboUyASSGO1J4C+ytsuL/P8cujxlC+znECsgSyXszPu2wQp2Rq+qHY+Kf
52SLOYMqgvC+Boc6zW+vnELTRTwceqQGJ28zYaR/1E54yEG8evkISbnrgBpnyCWC7+LjnlrePbBH
X9m2yB/DhP1XEZ+EDuRxXyS+E8NuUQ0VGHJ5VPMiRrLtbFdonDLBGO5Otf2c6r6w/4ZrnbEyrmT+
0+CHmzOCUDh8XkvjuiYy/etbTHkGgJnqDVYunajitM8gXv/BjD6djtzODnrtag3woBiFg0sLg0Ze
GG6EvT/vF4CxiqD53bZWgcsUZmiTg7DlTh2SWhMKt7lB1VmMvuzUDIfEMRFhi375hpBJYreL5v5S
K7g/csDjDfxhjCU+hGNurNuIZK8NgLEK095ieUCqSs8Z+QISnLw9Y0z7tP5WqWMX1dq2fwhj2Fjd
Gb1w1pt3i/09xQvLFJ6jhGALjK56r9caIjIhEY/TIqoDjXTkYZY1BEox4C5adHk8NLsW7atMlmgC
MbFWFIG9OjAeoDe4LVUQYiaLrVEJt3a43WTiRDR7hIz+/+6k23qK0nxYebXzUmSriFfXidLxg1Sy
nHndEOEkh0tODJ+zZgve3uJgQLvaQcPmo+cPWmY7RguLMYh5v8r9m3j/vmdjTxq2w7Yj4S4DsrTw
7KS5jbK8BDZFrzHhD3v7lnA2KhJmnjJp7bUzsCk3674VtjxNZiozVZYsisaY9a0Eu+KrZc2WErmW
Aeg9DeyeLlXNcldmbII33yAnG8Eh5eenOVOq2PAmQWOfQRrqEwfXk8MQQYvt8o+GZMosyFP8mDw/
sj8jIPVG8Oohlqih8ijXsy3YrGYPpkm1/xvlR+NX3ZlVer+ipccVGXjJIxTfRs0au84WADVGH4oi
QOEzg0O8TdK+nW/0RboL0H4TXV8JzJwru3LqceGKwwmnYJdR8Jz+pEf5izaFF7ZHXCvIOEwdI6VH
izDJ68xU80ku8AqV9tLEBlTrL9ncqQ64Gy9DwPNDp+K0NjQXnPwQfoQP8U2emCNwvXH/rVA+Benq
bum8AukuCUeIA+LHPdUySje4clbVTCJsqTgNqz0/VKu/lpxK+DdMtmkxyjXE2lEuFP6n5fqUpJ5T
B9rNgq189CnWGE0FqdH/8CRMrerKCddiIl5K7SDF9ATjEecQ6c7YbzO8Om0TSNixLsOv4PR43R//
twIbBEwzFZVILStlH6NJTRugyxqd0iUifFLno7Z/naAk7XOVwzAUvQ4LDlyr2YTdb+R0Wq7Ep0h7
PKBrT6B6ak6jDkgI4RcMcBltrphYYdvW7sD5OCfemDAcMRPlV7tSv7nbBuvu9Q3i0mINOvNPhx59
KHQb5kUGSdq4fRTdHFtExVMF1g7bWjaAzEYL1eApom4vtv0s0vzmAcjH2tv90fJuV6fweePzZYqS
73DJgKK8cQBgl5jOgxdWU0ZS8rFx00BAuB8jvCxG3Z9+goM1o9+ARnN4Jg3Egxc6QLwNwYJlLopW
h5LBrpUfozqXb1ie5shhUU3oJH9B7E0mIwNRZSizeuCjmH1T+fRO+Jacu5cXF27R3bTT6RpkmQ5d
8RoDe+F07PRXa9J0Zwivm3dI1nFpR8NI3068Rg/Ly+eISxEd3OnVofa9Y5idF/8i/Qjj7Yojodng
9XwHvhruhQl8jPZlFcfL6fz2BEkwbRrC+OWtJWRTJHjgYJPitUlkSNViTCR7ksEpo8fDW9MBRGUI
g03qdsx7Z9lznRY7Jyv76+5tGZ0qgh6D2TUvjH1FR4hhQSi/eADK4wX+va3aL4Na07VHrGNaidra
kaxi7GnKI5rDMpiuo2vX71kgtE+GwshOm4CF6L/vsAgw13NvC78wZnb9Nt7tEO4yU2w5/bZ7Y6uN
vDzrpsVabUcd24Nu5hLhHEHgaHsZ/1KvddW5yJk+hq7QTYbzBHsP9Eod0r03hMZpD0IL3r1cH5Gq
wOcJjT4AQgFQYTMzNetJlXdmtVDwyLr0iWCF5BPrpG/t9Udz3LDTBoTCi6iJCWQqlHaLHN7SzZ4k
QdFaMdW/Fq1RbQdDbW09WAXkKCBFw3ijt3VgEUbHh70GneBMvGBLCrsJ1dHka39u7C2yG/o8Dj1t
g3Z6Z9xJ0zhsP8RKPbr3LuBpXXaHIWyrCWDR5ATi6UzWLkbqUqupHLj5jGldNt9jROJA9uNmPUoY
iTs/qYAmFBn+TGKZn9zI/oKS0JhfFGMkmET3C7MMgju+nYc2zHNwFCOjrb2S885aX1jgcLE9i323
Ck2mkSeM2kbpY4UrwKpoxECagWSw8uY8LCDMnrLeamxS+FGlvm7CjV4Pnqx+2uEyj9OnToD5K/y+
qBADYeKewcWR2I6uf+2vX2TpLqICDDcWENh96ISAJs6xETrP+aQ9pAt4fNQVmP2/bRoi5sAAh5Nu
yVXrW6kJLhM9ou15IASWhZquJRGC0ktv1hzvBUHO2Aa+/9c+qy2DYdmbOCql8tQYyv5fJaVkvV4J
w5CU8+/KCWhBff6nmWIj5K61SuYgeGgLi0+3rCDNu9sbg1ko+RoGYJqteHbFjqc/1Q2F0Ir9xarA
cfxDHLxCr1e8IFrQi/LT/CyX+EApzacDJ1eXw/elFIx6am750VqncY/yvVDHwGhh1EvqqlUM/oJm
0KsCGHhblAfQg6jiOtAROVdoYEzsUm2lgNu3tpmx7mIkliKl5x2CmEEGGVJDFcHX6XQPxX1ax54y
BiKaU39LLgUdD5DcYbl2TLrDZL/5A7DMw44OgsjRqP0Fl3QsCgr2ewSr1svnu9JQbHbUQq8BPCj7
rjzSmJgYPJzR66CynfEr0Wbo/5U9QFvdorrzH2FPeQH6N/krOu5n7HlOCfsgx1Zkug6xCxoBdi/v
AOOPHPHCn1OrvAx/Ehbr9e8TL9008nMwWQcGQ4eG2nsM27Xlm4g3pbJKIDnYxiC0tVzcUqbP/0VS
Smz7pkKXwE67rH8PPrAVcPniYF0dGKUi/bS8I3SbONa7iojDTp+FNuhWBsE5H/GZXpKrQ7HllRkh
ZiICr4RnMmt6LfI8Ta86Gi0SgioSlV9OMyqkVUzaCrtzGg4u94SjR3+V1eV/iWbYqR3Z4GBG+Zjt
ghDEiM7ZIEFCQ2C5p0T7WkaGujeD2wJbwQ7A4e70LWU9U4n8Lp97P9RFvbBccSZ3cYmlEXNtUOA+
QZ7IHs/jqGYHUxb2m8btB3dgnWkDYa5n3otw24VzwGYXxTPYHiCFqYRKPDwmfddUIdwnUWltPhc2
C6quta95aUUzN3No72Hj0448xSe0h+v2q5QLFBhuMZQdbeWIs1blfKjXr3BovWHeRBB/T8YNqwNx
cubKuLLgu44iHmCMWTxp5MSJFPRmkndbHc2vtw7UFtoUBsilFwq5skhLyx/hhUOj232f9OjWHRZ1
HmjgvuABstGpmQ0giyxVV9LlZK1K37GLZ4WKmsWrmOwr9wrwLVNDkZo4KjU0Tli+XCIqgBFHTkmn
mEzW471QstrILladQEC0rvMQcHTFm0twFSzHFqWsVaUFxY5hn2XRn4o+AyyIEOc1kzkQux4ooygP
XYiDmFguTofE7PnrHx9d4AW3DYsAortGmqGKnnNFLRnq0k4wzuc3GeBlSX9yax8tnMpGpQRZrd20
2AohgkzR2zbpb2CSpgU5r4nT3//kAKwcVr/QGqVaC5ich6Dn8PjMq5fUUZsM1sba90m0vMj/iVU7
tQQvoR2o/uSWGnGISvuKYRTgNBjr3QPUT/CCPFo5ZinZqrBryLAUgsgxwsovpCeRRAEB/oPXDBAU
tFSGVwPfq7DmLYqpahi7i8WgdgdKjzWIpXuxedlkHYyR/jJU8W+FnaSoI9Q2qxVHLGDsddYbPDx/
q9q5ORmArglUAxh40fGNFZhCNtwzeowxJJ0La4qeX0Le0ihIvHX7JJnN+v4FVlCBLnCrzUbfsS3w
/6LBPa804FI1tk6EGkILE+3BA4hJbNxu2ZJ0vRBc3fEpD9KU6dRhzWEHL9MLbICcLPN/GjiH40vG
M3712n7WDd692S/MksXDKTex3ZvG5z9PdAF/YDNLMNWBFrMxlMnOXM1DQiOo+s2IU1dXTTx3mYPT
je8v0RUNy2MmSips1PsEBd9VhhtqxznfXqiOQ8ul6n3zUS3AaZhjPdoPbvRlU+BDTE9tWkuMXYyP
iKwjx6aw1fm7kiZgMOj5Zjg/PtQkAA9Xyib7xrXCDGceYrRGFvYstM4nzQ5cL6Hmz9tpYoD6v/Ap
uNNrmSVDBHVEB4KdKnvZnnSu0xleR9+DtiaxWcvIZlc0W+rOL7sbQZeZBHmzigXy/hdQrGk57Ej3
UNI2C3xiV99MtMZOmm5dzfxGLVkesWqscUByV90R/hwLHuMSXsxooVit0lZuopzFuz+6s6JOHNNa
+UIADPTEu+rHF2dExLNVVP7qWZHFSPNuMFyKKgnbPCOa52vU8MdzGN1WwDnKSmOEWNbRnI+g+/hO
3UVdRy1sjRVfEFEKbEVWU44/M4SxtcutpYDh05IgsMV+fmohUbsqb8//sOPMdqk6lDIlFuxyzjD+
vj3+8+QMe2hmYdQrvNAlTp0a7K8NqjEmsz7t36WnzaO1F5EBPquk2PPKFCgKpS2rd213qVpBAHQz
MLecq+Bo4wd9gxoTt+jgNDfdwj/lcfat7Wr7MNqobtWF2SyPWjS6/lLL6DPihn9cEjFz9D0uveQx
D1mp2kuYAJ3ICISurg/7TluzUfljo+ewmA7nCpGIve1HF1V2GCHtVFl7hMpiBgmbLp2jtd327Z3G
5gVajTJDMqdJi9Nyx/5ocEBv1tP7GHR03dGBDxzGqsIiFOdYFeUGXcosTU6adTJ9j9yt86cs1d2q
mSrEWXGTHXQQQEyKLmCz5f9NV/Z6E7wEgpZvA/CmuaGgzcTY1tA+EXwIJiGubjlrucwnHH6TLmdc
t8Wj50dVaOs6v6jrPrIfrPaCaLUvPZlmtux3dEHKHxu7JavRTzqMYBOTxTszWSZ+pSLtvQafPQKr
J3Qx4e9p0I+YrjhkEVi3SOhBNLDGiUUUr7ALdJ8+ZKPK2KYEBdnkgUtGWyOKygkQu/gS0BwvVRJz
wUCWY5wjvYTbw/DLaDqBN+BMETOtLSndnZmkPRN/sts0UERDcx8EmcUs7nknYRTb0uF1oxUD+zfU
NSGJtL45Iw7LidnsVHBIxN17ofao4staHc/bqT+6yt3+9RHaCxPouLwqfQ9KW+8VccrVvdNzCE/d
Zl4qLLSYk5iE3N62SIcaFBsUFMEIcu1FJYrJeoKcpZPgcP+QEJ3baN6ojBNbsTdaIumH1xhk8LPh
h1WsuvH8RNJ9YUeUkEkmbyz8smmZhmZZv0KJNH0XwRsOpp/dV0+d7lPIWAcetpxDXdkrJ5y7Ev/w
WlBQImc3EJjcansPwPRcunFcrgWlnQAu70a8HUsm1HtTplE+l/dzF350Xe6OGpA0CL+S6xmQ2M3L
1Wj6SqsbkPOlB1UqWUcfe4JbWcne1iFmuA42zkIvd7TsOJz5t3pK8S/Ln/TK5xjTn2mBLFeMUWL+
JxlTGbuOlqNlXhyg0HPBy03i68QOlUyomMMMfxja+hVdqok8THfMH5ChtEGnf8wI6JpwMIX8KJI8
YawzUiraCm07XZeKTrEO7HUTa/L3s8N9AdtiCoKr1gwdePa6Tz9OEdd6MPTRHFb0mYqgLNpTuHbO
P98mlXGwQBllUkpdkLLIOjCEaXqnOObKMPWcy8agTdixHARcgamQ+3Y9UBoUKxFTpAJlpe+IeYUk
pnx8LxNtFhqxnpELwYeHLKpSz1bPdsR2o6hJD9wm9I8WApfNYM2yjLFcR+74AjvPy7DVuWNagjDK
tKNozIXkR1k02EWPtmfHdbno+c7fnpf0Dpzw4FZxWMw4vEiLbPrQTYSYk52R6CF1l8NhPBpcAdFl
/1OKeZJjbzqJwNIQp/BUEB4m0mw0/tvvaq504vsc76W+a66oRPXWRDabQHheF/Wf1MgoGcZCT+Um
1BhbSy40YX5gXRBjAPIgqcsBrW5SQeT12vD2vaTR28LVQ/qNIyuTtn6zeVYTmPaLPD7gfJKN0GlW
qhGGLRD6sQYS09rd7P7ID5ldQkBM0Wv6YP/xU26OH2VCIb/yIL2zTqN1MzWfFtGULoTsCjsMJbLL
xelUz0ZSPJtNACsLdeFOTtAlEwzez1PKNCBPbwjuzpra4GxJCDop36V2j/Zy8CIkJ2EcIDUXVNQ0
hkaLwqnLWTZl9m0JZJhCJb++jo1qZSOaxKBlSukSlku51lmg7Ucht7n2adHc/hbGdqe17tXQL3Lo
zSxhfN5AvftZhQgZtBIW2C3gQ9/hipudNR3sbQZdNujq6Juk+BQKoJfcnINY5hhRplUmz8MBjzvo
0o+5DyKT3L3m+N8+A6FAbB0V4NZd2J93xeoRSvTvpd9hbdb85E6q8kPiWjxBBib9exFVUAOtF54N
NEX+68q6gShvIxjmohZvVkOVj97qf35CNuSbBgQb8RrwGNhH+0BriLvzV9Fcc25mjyzk38iHYWkl
pMriDZq4woEJroAT1/GI+01PJBPTXPIewOwzHLAUxrhwT1OTkOWI9yUsiPpK6TyOd1rUdai6556z
pnq68wDILsDHN0mJ63JXZMLp1tzJPW+coiaUB1iPcAa2yHRNFQD1y7bxWD1pPLbbT7BUDaHGdtu6
iZtFv+q+sQxHnRFGyjcDxmJ+c/Fh1FmikwZJJbvZuiQY+a+5F3Cy/7TJz7f8g3C9oQTG++TStXsm
GK03e4HxSmhtLGgAJeev/VZwbps9I3gdq+b6svjel7yASVwxeyq8eaWeqNuxYm1bOioVQIpGaSBW
ah5R7yKVIuIPEv7dfNOGTqNQRU1ZNXsW4bpkRn7QyHcLZOQMrUvwjVVO8JDbxhKx0rIZPGe3jarj
5Vv1HdN85AZN64zXXDiwUUa9MwaZBi018MRpmXW1E/0mM0fb9wiZ8RHkN9OyXxldy5YM6Hhuh+wS
1HiVsDYatT3dzcfX3FcyIhEV0ocEtAc3yNIpLUQcxoyfSZrnj5I2mjp9nnoKgA+9SyE/ixvWOgkf
0eWQjYW9PLhZIejDlDsqiEufIKY5J00RJSDlUoT827N6UOd9CsSM0js3KLWBsNgt5um52qIZ22Vs
wmf+K//hZOehv5eEdudW89Vf1FGlLIvNJVsH7yRgGno2EMBQSPcVTLQttlqBWEC2gHsY0OuMA7uL
wxLOCtwBnGkW2CZNlCBglaoZkWUNMfv6ZF1Zvc7FnUpbNWJF3H/YI/wjgo74tMVV9FiO7nXmD/Fj
CKR6CsgE3VTQfiMfpttcjPkK9RkTpb8kNxYW3eLVnoqUehlI1hv41SVuhRegPPHyee0v6gq+YkaH
obOUo6njdqXjlZa0yVoQaFwSkHRNjdW8HUFSlS0SkK/rRR6Nv7fF7w8t/BXZK6af5VP/7x7GRRLK
LTunGxeqMteE5d3cvVqJbiVW4KT5pV/oy4U71QzmeUnK8RMJtPGpfjrsMu2wxDuzgRbgy+SVWXIa
DiO3RRw7ORpPEAojreUE9Xti3GOTowL1rsZhEyJNbOe0GhpgDbXFIwCcCnZa/0eTDoJJbqCaHuUD
E/Knc6cbWQtoiAzAVCnnbCMv3acZL937ny1FljVR61/ydRd7SaWnmiDAip0RaHMouv/72PdyCVHz
8ikkYlGU8yyxHwaCx0DQkPRpjkA6NNiknAxe521/yL9kaZxG7X6I78dkzwIEpWRvS+8kcUq8WXyB
tveNxa5Pn8I4tUCt45kLKa6b8MzaL7U8P7LRZi3PitPf1PwG/BjpEvW0KDGVE25J+6/wzOdTulqb
ldJRc2SX6hxMo8WUVyxwSdpStx2YCruHx+iQEP8WMFWz6eGKc+qYsc8J7nEtpwnIp2kk4X5fxD3v
OsnMz3yOa+UmeOR9Jyfe6YxovA9Suc+FRbNOXlkRikAxrvpssT2Vd8Cpv/MUj57LQqTN8sVgDjlf
FHt2Dr0A6laQxT32mXav5z7FZ9k2DqVuUH9xX9+tkKvyxK0+QbkcMUJ05whW67Ln44OHtYX0QZm/
ODj3kopQRuJB+mVzgq4WqA1SW0aH3CVB2BDEJuwAF+kkLAymW1yVfhKsNtoVulwK6HiHwP1vPAJk
axe1Dc/3OYQIzvqGC7J4hnEsYlWPU1WRhJ6TW8H+p5+HMAT+WQ/Gp8CvjKDzieok+tTxdna3srY4
pPPOzKp6FQ7Qndb307qJXwHRszDarKYLnMn3mmEeOrFEzwIvHylPa7T7KmyWTfQVtINM29rk/KDY
EQ3G8VFOUIjJp3QH4bnWtGHP/cFBRWgjC8zn9qvSluUa/FdHMwtqX5JQ+aePw8vFtFIkZ4nvgrub
gF7FNnIHsZMdizu5VkCgKG22AYGslB41BKMN3lYFDRpr3T48rJs1qCCclrOEG/CsYP2nmCe7EzAo
gbgHeXjDQnevTI0mL7lekFkZlBYYsscvNNVnMovqcOzAFQqEg5S6+MKgXKahjMar07quOfHKBDZ0
NPraUk6wmBr/vHlDRzduTJWIwOuFKumji+mHfob2/EMhxMHdbJcwn+tG1p2V0UQglxXFpzB5cO0t
pTmJkw24V5mC1Vdzp30k8n+1qFGd2Upjvm3Jwe8wOpjm86U63lQTMY1PgP7rt2y5tZgVBL0OWuox
WHm1Z2vKBif256VI4FZGz17+R28J/1fbtp3xfaaGyh9q6P1qSjJdaFtx7m/s4FoPa5d+KX+lmvk6
dlUhlZ8edaORDxlyWKUsWZwUCbXHhJxSB4wVwCyhFFdVXLXVU9Ek+aeLGBcr8QxWuQRFBSdc/zgE
6onmpedrSYaF3VB66TZ6ieCqEbwNjEupOBlsyfAGOsAQsryzPetax34qL4p+ksqGHkAxy7H+MQCC
+sCsvjVbWVs0uPDwpyWE3MrlaWFT70a9D7w9zQ+xJdNpyjKpmp6Rv7EVedKQJYv6GS052QLhzZC/
QD9rxaD9ION/h/P1pvxi8nsvKXHEAf+zRyQBPos4eBL6qBK4jJ958++5SXQDOcc+cwn7YG06nLIN
oWR9zmO0N0KqDY0aVNB8vSMMFpNaWRzDxrqNswR9VFN4jeDKJLuFkLu7vZGxL96My8uwgkM6xBY/
+LydDNY5LzQX+DiQSnHPct0W5H/vYTPjXKpmnQcTiNKItz3rJtoht1ThMYAHKcSOxPj58X8qjbat
ONMrmfeH+vMBAroDQZiM0MVtsRL7gNv29pAHRsJMFYavgRC7CwBxMwxohkCWcNKS9puwjCj4TzeN
EDGzvturwa12BvZnoGd75da0P3m+9fyZFJTf1fw7PtD3L/zN60ua/+PfpHJQpNHTLzDMwudrsU50
Oo25pvE+MqUSH4ynGTCZHBdGonxU/chsghetEIglUvpDSXXh2227Xo2mYZ9kafgWQh2z6fxdMO6Z
bC72Hg1h7lUZq3f1A4U3HO8bO2YhKO54tqfIPH4hyIo5XxhpkzF6HPhpJesum68NfgSoKvCmttpt
d6xlNrG5Zg4nViqiHtrH5uJFCJi0hHDrHLZCLNGo3WSIKHmDd5nKnSiaKXGZDmH1g3HPx6snVoWJ
7KABGy7309n5fVaAhP27bToZz0xBiT+yCcJCTVB9kLdLB+16uyUs5Pv1pxkdl9ets+iatlxeq/nS
3dywKGzwc5NYYHdV9/j5ysxcwSRoUQZ/y9odmKg/9OlMe0AZKadsqn/IMiKK6DmiMEKVqYlvwoWr
sggvzggAsy7Ceo5KbHTTXrD50FDdKoOuJqizQdfgAGUxDVBi0mqSGCD01HlwEwvgF/L/b+sPSCNi
7ccVtgE3AQ4CkguOb7vLqTAnjIvzuoRvzYH/1IRD5TyxtuBuqopNqgdZUr+vn9Qb2tpsbkuolYe0
a/4od8NVsxFjtDdqOH5YUG0k3kXABwjBRbEherPZF7YQdigDGJo7ynPTVVznm0Vmj1DVyX+BzwgW
/TGdc55ZhuxPh0pqSVTOv6PTK9ckTz2ijATD5lwfL4ALWLpbynS7nk8d9XSFfEF/DUh8E6QeJheR
2EAciPJ5Da9RUxBt+A3P0rLA+5BG5XgVp1eMmg+Ykp+d4V1QOotarTlFW+92ko9EfjapDQaLNqOW
igZPkzwd6N34p4bxh/9xi+S96kQB6hnDshi8hp1ACbKMnj0/rkf4tz5F8nRcm1L+L7MadXhD6PgP
7Bs5OReM+e/LIkKe0V77RiKAWyZkSH2M4xMAcRAlQwbEJF4osXfGaE1n+G3//8F/+lxbrGr9KerB
ZK93FnCy55o6SLX+Ok/IhzNJKTpFWye3PTpB7yk1LQjo1a/aZwOhTPI8WLoY4B78YUAL+X0SJhoK
IezYKDTkh0WN/5mu/7pkxorSMtTDa6FkpoBk5smpGS9N8+88OjPvEjhYhWQUiVH+Fc4QkEwbxEeH
V3FcmMtZj0bti8SRawkSU9ey4vcAsIONRYYdccIVwVCIYDq6vlcbty3AaI7HqRtqrnhMPgIQa4nf
wVr/RIFBuZQdiKAnI8zXERrZ6IwqvhBLrGoo+x+aTDe18hFp2kQNYqjeeWjn1tW3EtzHEgtH5Rpw
VdleO64+gSLMBm62n0nM5DAvng3WlpfCrbvfE7TEHC/iEKFOv5INaG/tUKRBBLbC6+rmq04xKsd1
oEUwhR6luym5265dKbmVYY0nuUwFFcJhewGJ5ABF1I2WUrSGqNQyDn2nDhsDqrsKaTSTSw1qtxGw
QwtvhHYoIDmpN17MLW9hPz3hyfJB+gYAXXVfbSACWM20HedY1sYC0bwsGM3v2MpnCMNZFN63byVm
aaW5rLhq4YnKuHA93IsDyT128YJCS6NPfhCiFMMyryUE57+bK0+4siBKBABg2nrAXJvX8BW/HTQm
KAXJlXOq9/m/sTHvndV1uecwZch6D3UMnULOl+MPRw39SRboWTLnuKQuLPWXe1dIrWTyf69bfv+M
MKykKgyr+Px0F4bDVv96onkW3tHf744SkNTdz4A8KPyKhQ+KFLqJZqj+52oDOVqyoQ54bbNtdsWD
ohM2AmY7OrEdK0zTglsZmy5pjXJ4++xxAu4OLY3lHva5oZn1VCM09lYChc9xaY9Gm2fGC5u03smQ
5Snq/ie81SlHruvmaS+v22kzg6443jbNNaJWjBKA1xY4oFwTdUZWaWq35vu1MUeanyeDvi0vb1xv
DW64dWD0E8mmSY8ivzAth2WJQ7wtsNB8P1TmaeIViaz0YJyJCogU/RBRHh+xN08P7uEtTZurNsgL
BdcIdjveTf5KhRmqhyFxywmf4wk/m43jxGNbP8D0TxhxBdA/7+IvFQcK9DgRu8zBGYWG22R6ZghJ
M/hHeBgWW+bJoY9sOvGSVu9qkzlAvgIVDLA54WP7izFQUqp287ZcthXuywqkWsN6jUZ8O896gbxB
v7W4tWoWzPl3jVt+2/PGyy15xIpICIgxzH1Sp+77m648uokZcqnRnzcgOqt0Zxkvj3rj0NH8HdPl
ToU8r/L21zRnH9Uiy4C82O4QK0rUa13qqBGv/j0NqYGcl0IpJtHR0QMEwge542pilgKh/9RvGjxq
AT4WeTphKEx0oiTXouMCj4z99A9K0sgE6MnrL805xRKuSe+9CThbBurgYt/nhdyjDvAtV73zKr3n
5x0+KtMzbCrrSvnYS6sAMNRLeu9okcN1+pn1hDzympCucts3PZTQ7erHfPyLwY5A4AuBRyTEtgI/
cWAo0B/LcXJg7r4b15ieYvz7nAuwWfwTV2dnTJJFROybHMJqKZySJgHV+26ppFvFp+WolUIQi5Mq
yhod/FUQGYnracQlxk2B5m0QRfEVypecS4rZl37XG6sFTAyWA667WZ5F9cLY575xuCl7Dc72qM5z
WQ0opoKh6sxNtOOymgHudl8hIEPFW5QZtVd+oyZVG3EN21XDNPqShhRdyc8ZmcV1Yk6rosmMFGcs
0q4+uL8N4788edTI5gaP+eEk+V7AG10Z+ZpyFQxJySqQVlPCgNvfs//riqi2BHEd+tWX1cxwVqDJ
WivDmI0xzzxYgDdQWrSJX0C0/7UrBYCBtXfenI4ZWrNNgZB8VtR5azUmfPoHMwVVj2BBQMUkf/mi
VJLFA2yoqBFGXdubjB/wtYeUI4V+3MnojMKQAqTdJpbwjOSYW3P8mrdTjOep7qmsRkGttWGV2k3L
daiIT0fdWuTqxBXwApOLdnNeefi0y27RHs8gb3HE49WFU5w4PNfJJFHwoWHqolOvPrkRSSNoEtaK
s9Bgi5JVrEZ0VuKNr2w38L5bctizvykqCAdwsyhRn5pbUQSrPJWHa683UUDQvRUXWYLybuOmI035
EOaHOchrPpUjuHG1F1gBkXtoNIb5iLOLLnUQSNrjslSSORlpTXTW4YxkpU3RXZpDT395PEBd3jYp
QU0+8J/1CS1TScZtyC4R8jdciHN0KHTdCRtfI0YLN6Gx7YCfbHoydnYAaXiMZ/yXBqRkSoIbutGO
+BZ/uVN4gFPYcJZN5I6nk4cb+N9yIk1z0DSqUnUV5ow0O+I6bazEbVKAGGBXue/ypG1g3oG7wXGz
KyPmq7IEwtP+olE4doihyfIpeZ/DkP5LbFJ7oEm7YBDKNu/ycs59gHo79++MkVbl6gwfwdJW+imU
yxd87DDEymrFybZIZnkerj4m88jewmR7FZGNIGYSKY+RzruVYXQgCaKf4bylUy8qj8ovnJExRt+E
cN5ZTSMr8WicbsYAAWzEKh6mvOHK9kCQPDZ6vRN8jiYR2xv6T8eZchEry9oE4JWtAaXJe3qz0QHJ
x177NoXbuYk0CaQbuUw1Yxufs3aJ99LriaURrH23n80XVSP49z6aVyqS9IUYSmZUibS1OLY9HbBI
XoBJyhx6IxsRpivI1/4Aj+sn+IeLIcZmmsvTeOGaJ95n3Ny65t2wrTSGc34m4jh/DqMuZDBDzKG0
+57lz1IYaODDVnQRvR8StgKr9nE7tuocr8MW4gF4qWtWapuf4HieEjiSCS2E3Y97pY3a5HZq5i4E
cKH2PSErD5nAgXRpRu0gaROcVLYapinNhNLvbcJ/96RSly1xHmwSG4w6ooXxmALJVKnXtUHAcXWW
DnUCrI5Cx0sfzp11o6+zVwgc2hmDLFGhQy+ktuDoJ9A2Y1aX55emI5ZYHszq7oArxwmv9LpgU4HY
hSYRqe5kiD0/O/7W5d0Dtw4+w+QYIkXATMfEznd8OQHU85PtUz8FKu5RTfMkvTAEtPtDzJ9cGH2q
D1SRxOC4qOxr/m9aO71hN0eryfqFtIuMBUcwGh/UF3VQV/eWDzPieFVFilgD8VOO7XsaW9tVvEDx
DwxEeZGZ3gITZYURI/mBmX9/z0yw/hQBhhVO/Q771nya28tvv6s6Yda2xTnSae/aVICIk3HeWUF7
G7oTXpYr0KJf960Ov/1UyiS0WMYaheAyhiZhTB4fg3kVAKn7FbRqeBYYiW3scnRMIPVn4y61a8s6
n978lT6tXuDANEL6CmfMbSHY2/3cIWbfvGPnmB5pGgV9t3ELPzPYQHU37nkaMQkHTwlSZwCe4Us4
KtMP++xpnBOAcd2MQlKiatLFoKzqC3ot2xC/6zCi8lWJVSOB56BREUsjAgXcAZ6WE2gN8zjeAj17
PCVFCBnAi6v/9UFXzmBK1/fD7IWtsqxZO3KWNmKS0Q+KlALtNCxnTRe+KnLMSeSIC9AZwgpwwcIX
i4NTXyBFph0COJvuWCMO667YTwZgWQp9MTSGhjeqz41xN2qWIOlwpSYw8fDMCi6dC0WqxqNc+cJu
I543iCx/HWrZiCGhScVhNWmPupLe9fre6iheFvitpbzVBiqjWdRQ4XzHJ7SjMRPk7JJu9YNm3Xhc
YuYkHC7LazK/ugawGF2spZInaOKjU3x5fRsyqNGvP6xcq/fs0IagG7vTV4rafHYinipOszytg6BK
Q//9AvAV+ziHEUQQd14itT+dZSpPYRtIJKS4yw/od8tkk3bkP9QrPqLCmtki3qycMJcscuu5di8z
2pOpAoMLQA8fWlEErb/MSQrLVOi7t6IfiO0OqkJRAxRnH+jiW5cZ6+XlHoZIlzujxJ6nJ9QBRUBq
TW7tt6g1th05RMGSklldhaHgmy49CzMYRVIszMgXWQ7CHErcWvQFfViP5LQkd3DnKdCSLc6im2yh
Gpq18SXYFQRvzBzzVPbD9gkdHyFj5UdsktWEBKGcA83iFWCAjflsP9ukWFJimo3MZHVgY+YMgaZh
IrUCn64bM79P8Jmc4MTn2UuQ7ETWHhYipYNudFIZorBpOibmnI9zePGX2A26S1trU0o0KbOPmbaz
ZY90rRvsbK3eJv5hnl/74b8CkJ86oTpec2lVjZQAKdgeaIgckgPS/TTdWe/65wge4t3EMBwuw40X
ffv4BMGDHefH8kgaklyvr/LHSOHcW0fwMmZMrcgd1ouarBOK2/qH5mCps/3Aey9MhhXkqBjWlDul
We7tGehJinT27kgDEDJxyN0iaqOYwszX1WyG1ZZyDkpwVWZbZCj7rjpVsVQ6Z9MHMoyYLpRC9z6X
yiw37dV0C5AGq/nBLQIEPfZmhp+TXf6SkfBreT/3+5+a3uJzTC0HX0ce6Xf0Dm/Pg8abXOARTNE1
a3P4E7tKWdSXVW+bBvkvbFqjJowqhm4q/U0YDmQPxU/VuIboG7tY/szr4fNdiFu9M3d2TZFJ6gI7
MMUopm3iWs5W+XRcacSfDHOjt/qV1hjdGJ1Ry7MGvKUZpPh0j2t7AvY/gxrL6M6Gp8hEuF0UIbET
yjllQgOu9B01+0oUYTHlOP92oV849oKS/NoMd50o5BGZmgDTvOQ+E0GJU/sZoRoPo+fNaFukzinJ
IG2Oy9bS35QsbiPp8+e4koEop6S2RHWOqJhcGEpZS5WVSuRqUPIOoYSjYyo4oemiCYCWghDvyYUz
qx6rkVwgI851RbqRcrCpzx3g8ZiMUkZpH+GyVqfOcmq6NvxObLMw06sKDmraAd1sAjX9sdz0N9U1
Wdiy8e4lYDJiL0IA4nWAQZ2NBYMNhuHADZumiDgOPmo9uFhfh1y7vm5eIA4vEq5mjmdfUH/GrX+H
fLJdt626kNR7hJhgMEAQh1+h/OnFaroz67XFShocneY6BatEh3pS3vG/hnIkFzDDSFHoP1J6pT2o
x8CP45hu4fJ2MR2yyJmEkadP2wkrLu/kAab7M5XwnCbvEqn9napEB0ohF66e4CHVfto4b09Bch5B
9dk8P7ay+mkre4Iq2eyUvzxQrPQdmOUE4BoHeedr1V59G4gJAvRg9NhI9XLk4IwkZylwQLiUsMZC
sgBIMWhTlEwcCtQCQmo3IE9V1UTNHdWnajZAhSLnaBaxDf26iRvPYVwXTyanUMZ0GBnJbDKAQjX7
0J8jv8ppT7hQYIF7FFhb90F53H4Qa1uPaH+vA0lyqdtbMhptsK+/6vlYQxNWpTjg/Pxgp79tevLR
+s2yPGTAql+beldUdYHPk8oDE0y4zi1eGoP0GjW33nfVEMJfVmzayZhynoUp09+Qj602HeIo4Q9q
RkXPkeVV8Ka9oeqYGZiBhZvxNu0T9m52yXekLVgz801tm95LJlpL6NLZK0YP3VTvXcG1oWzbh6T8
UyGb9znpIOmnSPJPKNFsX6k1uH/spaY8OeYBdL6vnHPnwC9TgZ9F3xcXWOdPt9iPPV3gZ9JIrJAD
qaKBtUt1RSAZmSRywbjtLAQFVEhXnDyhb3EU3lAUy56NskUsUgjTuHstV6nWHdMgnlpUGT7iHr9h
6yj8ThiN2aw3uYH3xajUs10MOPOKB2osvhTBWZtKX8bWgHFKRRO5wjIC9uIPSTc4hR+HRP4TJFzN
05n42xKcU6VbzWbrItoh6zbYVdf7S+Das5Uh1TVVFSFSH3L+qpl2EpET5Rylad8JgQ4gCwnbEsW0
zrNU6RRLlB/9sAx4NEp5MHsTBiC8xrLlrmeJ64fnpFY2jjOBFX+FQwCxh7N1NzCOwkm7HSfiIh4K
/a1e/iR/KYS67pIee0gJJxDNSyRC6FtqXAr0AVKjDhpkTim69iINhwzVBv+HuDNKoSZFm/WmjFIF
GMKs1xwFRfrRNyf2o0gt7jVioDMJbO0/UzDaKXw9lOAftxjc39WBj558W8CF3KVhT/uiAT4O+rqG
btnqQuyieLGvEHgiOmjNGD/HXvffUSu+0YVg5cUZtiM/EPJZOrw5gKe4geEx7GtN9Go4otYoRc+R
3qXk2lb27/7Vd1n/LBaC6HUXiDYTpD43vM/lrIyah/b2bh3eZ7QiFxuSHVgwHNBopQymOizg40zM
itmG24gGBGAJDrsW+bJMflfxCAbfgVeaVMVShNAKKCjmqTqWoV79KRNK5cehaBwVL0cLHLVIaNAA
6ZnfOrGz6or66L77+d66WQT4Ch64YoGffUxdFTiAW0waTYAGmZ7XwLJQZJalYTbbssDT2jwHqYYG
QdKGUvn21Dqx4uD6qzIT5Ay17WpkdVqitKcos+MhmP3eT+g7wvxV66eXXL6xADEtfTFs8ojysqqm
7R+uvU+AQLGz3oRBnuujTsaavzo0FWFZ8bSB2rwk9qeLbOR6UCtnJL61rKeZ7mCYDcOmcZb/ZFtV
QW21qbsYyI9ay6/S/RbSe61o0i611n8XpVHRTP60okrKOMRgGd859U3R7ScN7RZChqhywbkoCBXE
W7BMCTlTz33OzilbLoEdm5RBXIljXpXCEfTDZEKASVpRiEhuo9i+WVd66TFt48N2Nh1UY9PG/o7b
isEI6UxjVP4BtG7fX9or2fE0wguAmkQSlMQp8oB/XvqNmrXuotdbwkbgnS9hqe41/GL2jAmWHJap
PaH1cJ1mYIEOSaSedWS3JBAEcSG/BObg0clycpaLkOgIr+cbBZdEYAPIVkdWr6APCJSBM0ydNY5v
vT2tdXsgSKQrdR+KXMIYAu3xb1UAgXXxKjuGCUqiDCZkDfL6vcUwW6futET9cxmV8Aq+ioNETLT6
KwJxJ8B8GEyOK3CjFfHFXZTMtN51i3WU31HCT88W/Q8+gSCt8mw/nlB8/gGeHzct2EhU9/A9+147
JfmJwh7AOZZhBnMYEhO6aSlwSmb8wekptAPhuMHqTjTc+2ETuZr8a7A7EUx8gVaOlewdcekscuWL
rBP9JCcc1AjYzmDsIHXB1xebg3+lZAa+BKpatnR4VuE6MDiYKaXFWde/OlZoOIvoGKJ+j9pN/ZRY
30Lg8qMCwitzq5zmAa8LRmdVDhYmGvqEu6eApXu5VOVIi5i8E6aTlADxcBTWHLDhRIhxzBy+BcId
MrLa2NPC5nvo117O7DAmxMX2UtQknsEt1+wg1svftOg2/zw3Qwjb17EQcRMxi5nKAGHz0zdnbVeM
Au/gFEyCfCEpySTHaFYEPJw3K6WnqaVA+COfpY8cGVq9ZzdmNGup2dJNCDG0JV0hY+VVnghwgUKJ
kUepKQGcmoYHpiWZR/5mw10Os/fpeOzDIrSKJ9YZFryCBU20zOKFpla6UAuwbX9SEHy61nHhqxIM
05FjRlyiFI0iibrgP6KmzzUbh7sRu28MOMzzNPb4kooYTDX0sNLZrM4QMa6u1nkTOfGyBm/PAaGH
u44YbfrM2mvD5Okc+nDs/VNsIppTUL50Nho9d4vS+rt6u18sACdyP88D4Z1eelp6M9ZUYgVO8rdt
nUAVmr0AXm9qtiD50D+vaY9ENt+0DSJgow9tbJDvbQRm9JvYJzuFznuGPJRzZ+8gwjDVkVaIuapl
swDAH54bb3P7XKHv0+k5m+LQ7dFTvHYgkr2x5Dv932yNrx9cELW7y2Ytvxp9IJ54A6VFfITNZlI5
xxKq9Y/RW7UGF1MFEnkbTk2wZ9QhFLW8TV7GQ/4BVKJMdjwyXs0L+Nt9Jb3PUAAYk2bEB/gT4f4s
Cdo6sswugcEQ7anAnvohdGT+6bhYunortsJyZdCw1jvIY3KpvqgrT52PmOyCr4dDW5B2PsmOTIXA
tWbXTblSnayeoHTk9Fx4+/n/PdnS734SEseFL5sXy2jRsDT2maCoPfoMcAwllMVd5IXW1nNzaBsV
aM2vl4AA1E2hTbt3Lz0KhcFqRjncWHzdFwrfWoUBG39V2aEmjDJaRoLxfJMB4uKOFYTjSKFTwX7k
s0YSiuI4de4YBKZqyoFYp+QbTuxav4M/UUb7XuLUKvKj8zEhI62ybfBwnu9ogSXzkvBdzgXNqe8x
efq+tSahazEMHzRAbLXtJjeenpiUnM0oaU6R9+JMCLSAcYss0VWZOYi1o6o0nvEyvPYzc86/EV9H
sKyFuVn41OFAGsZUTA3OWYBcuDH0PuiHvcs768yTD62YRVufS0aan3IrEpLqmRvkzFHdfbyTOF6D
vky70ZX4oFNpGJQQtWezSzdEpVVD+hQYmPfSGxG0sk6smzHo/QsgkSsfSrqs4Xlqyb5lpm1Stzvw
uPyj+69BbLmoWka6HqmJzlPtOZBYI2gTBWVzYr6ahGad5J9wPPMHuuYIbvNS1F759eKvbbDgztH6
Du+vrAtVRMsX7aLjdj+4mwz3q4WFAvNioYTm44mqmRnmc8XQM9mbI9c6XXVd4z0FmwJnkfmwKliM
F+19zsGhzmFiE5vsaJAxFQuvAsu0bXLTsy7N5EmNWz1+oYsKh+526Htp0v2kLY/G/PU+dobO9V9b
gtiF9KGnzzr7xUWaoyq1EXDXLs2nlb6qgm+b4dNAOCANsK4H7e7a/JcNI8UyphxaX4jAxZyjMZSq
vFh59Ahb+WUJ08oqRU2kL/JXoCPL9wJPU/1uT7XF8oRkjpI5fenGnpiQ5oJcBXJ1s1Ip4BeOI1mx
Fvm9cyF+kMq7lU1VWhtNoKGbGA8n6Tc4poCyKNOGfvrXbTqU6fTfbuLGrnP4vpGwgvP67YI15b4M
9A9YWyrq7sXrlzlJuBkIWkWx3AmvaMpRSfgiDfGUKYqR27gUc79KwnemAKkq+wkVWyDhMKb4jR8C
LSr/erVPjDCqW67pdF6WOENUILvCoqVSFl9nl4zpF3LVOteLCIe36wJX+HuEu0kVOrIYxWFOaynS
+8//1GU4NGtNGCEIQgyPz51rnzeJiFxjPvrv3mWbgthy515d2t0npscId6bv7cp++klrG3Dj1uqm
trLXzFCXGKNbvtdfsDd6KFAI0V0i0Npte+jo5ab4/adLhh79XX/bMRTnXIvEXrwWtHmla5Yrmt/u
tuvrPYw16cuSfTBhEbRfV2FMa5cacsRGKnn1JvDRVSpVxuSPBR9GJcmXTCQnlp5vupwIFjicSMD4
K05CJZ7QsXU5d/vVWgHchSr/PuS61N7OidDRYpwHOMU8LD94+OT2m1Cu0PFLcw3Gkmd20qxSVZp2
FyDL4uYD5ShAzlLb6mWiM0/k5a5BOZZLp/M+r5PIRkZDC4y9SzIP4Dam7ldiKPACblrYss4J9Opq
QpT+q2ycJzmzDTQY/AH6caT9xaIbUubj6FuhSX5xxVk6EHeQlpIFDv1IGwdfXeapebqvV+xBUBPT
wgty9uRb35XmHdKE2FqGA2EsYbJ4kYMjPupO3N55l92MEsVvwrNTtP1i0fVkBphMTG1yBOjkqTiD
ZxKf8hv9/IuWD6KRr/Du0qfrc94aMsbh4VYmC3OFxaxQOQdHrU2QVIZe81MSCSthxTGHoHDh4HXy
7RCUzThOzjQq6l+JstQbzwoSIH52QkP6weTjxb9D2TnHIsOSX0j4KhcwyPrDgWbBqaKXcsFYFAi5
Ujn6Ds39YtFi1GOaLHfiF5Y0CeHrXP/ZEZBRbiBhIPQfujY1cAh5+wdezSZ/njlydAbb8FvqjGli
riU8Mz88jks7ElDxasdYF8bv1xt2PcN2cj17wrvzJmK+000ykUS55SCysfILJ1PuSyth1mfJqvbJ
gdFcT7033wxJHoih+HmYKxKkNs6YaTtSJsSRy/imPA2wgW7TWc02CAu4gkOhTqB70JCXdit91k7s
/SZ0AUzKklkA3NSBmFcMYh0GDKAFgiobP8WevZDdYgjNbEbxdTDdgJoG7WfBdUpG+n00J6mRdid8
QL/bjhK6/zQbn+w29m5sqhtj5o2226jHXsrVr53n2Fdrb4yk05RSzAretl4tnvl/y7FjMKi35mHm
W4fmp8WyVEayLOISI/RupdQBU2D+YQq97hH31pGPmc1GM/MIVRJA4WG7P9c3aLRBydAQVehr6oiH
7p9HHfl10YuRreZSX3Q7BvsD17qJOH3Y+4JKfGeI/FzCGXKpueWbL1nHgx5pNWgAbPpIE1zbH+8Y
jCZacl4xNZ/pY0veJ7LCrXJrg3yCQe9u+jaVsHhg+Fru7VW6f4mA8+NUfBpgdoJmmopy1rXC7f12
rqonpEIErNWfxwrOJ6EvNp0nol4BR8tqE6jklS9eDjD9rpt8BnA1Gek6OSTqhvCPNmRlZifokoX8
4CZ55BKvIvWItdlr6t0ooHlquP1zdvgTX1ZOK4hquhVVMsKThVJYDyYllufUHiOYnifSt/W8J201
Zye7rplwqvCgCGkzcWZZ1oDOHHwM51nIjajiWbyfhIx0JjqmblWaVzoHuaIqjuymmgAhviQ9TQ+U
L1IiUOOANa15hA1ZAvV3O4qgxc7bCz9SovR/w/NwJXtgfDoHQfJJK/HlfM5TdxeUGnLGnwpKF6Tm
ji7lO2dKn4v4xsTffISGiop6t6UC9K24DMGFhgkaRy76NKPhCh5/pDySd2XC1Tt7j+RSKO1MhIE3
68Nwu3SegHyRxLEzObT4lcxmm00lUbVTKEnAoyYYatUaelW0GPZTrUSC4Rot5Rfpl1E2misIxGjc
pNttYG2ZTyttzdsV3g3Tdi1awqs5ekzhvZqwVCVyjz9rXLI1SEPw7rNqM6VEkRFcjmwiRJpUJ/rO
Komcm7DnF2M/26J3odjTVi3W502toZP/GG7en13AgPocCumxyyTNMMsZtEI7KXRpU7yf5LbBmBr3
rCtmzZzJsQ975bbmDtaL7KMAjrK+N/cb0dc0Z8cu1G+YPkebCXT0QvCbsKTv7s/eURbqMYV/Ws3V
4RjwDHCGubCybe+g1npZGZgcSyrmfCrPOkiD7aEOoqjjglYMOAChrVQrWdwk6GmgL3hwsgxZTOMn
HtS3asavfrcbw5rv4hKzw6exnPtRbKgvpQgshnxfYW2pVE+X7zG8kH8gBtC3acVsPJpd70SK6/ME
e7JkpgOuJEfIPwAk6gTyGNQGUQHtZeNs9ChLnRzsYJdvo+aaaXxwjl0kCzCMRBouc9HmFtvfJj+/
ek7SReH2pDByaclLvMoMUKQCIiic0fgDbI9ETvFF++AGGJNjV5nQnU8kJZlRtNpzzHgibc3NYbDM
2aqnzAs7rBkbRkf937A2vBUroNGNYuhGOOrA3tGiZZ9GgwpZO8hOlrBQfr+bejz/uzvGXqPjYNSd
CL/sltCsgXEED/kCT9I0LUkqg29xn0PIBRGVNtx2owsQTnLYAeODN61AX6m77yMzRWnU8P94H65Z
yITEo6s7xHKCyqZQxdOS65Cn1McrY9LM9Zy4DJhGEkKnv9s3nkA7BhUN9OGIHq+23nbKRC4ZpoGM
TZVM8NKJikSr0tntKWgesW14yX5uMzynNkU35hk/NxSflwbTNBDNYHqmjj+gd+95rHehudbis0qX
RWGnTSosgy2OCeIouYZdeuisC7drCVIKwbReRl2EEzixozwtAK2HQwks+hheuTV9lI8BTuP95a4v
NCwms6WUMrrZdJtprCWErjyHO6cQIXDaiuSivTWo5NOfyTlacOImRUpjeYxFC0yJcqx9rrDC7hqT
HQzdZ12PNUZO3hYMBrTCaeVcth2foBZNRO463oo7/leRAOavEaExDteCJ/j03IBII+XMTW7VOW+r
KEMND1uS6+D0voHdOsRXx98/ja7qJx/vdSAwIrAtTKAnso0xlSAlV7IjU+l7O+HL2addWbGcQFrT
Fzf7SMRRXE2UwZ1XIG1Wgg16enUyf8dnX7Nh1CnqQ2FjBciwP1ykHrwQPGXSsf1P04qHpPT9swvW
4RLLqQ8zEWetyyzlOyvhqroWTzqhv0DTW4LbC2TUAHrU//KN5TfQ9Ta/EugoMF3RV5CQTGaaUUfr
qxKg9SZIGr0fD2gj/ZgqzcBUSg4kkepcBaAtNvImliUPwkIwi1TGTZ5Lh0P/f2/8IYwcI0/AGIAN
m9k7w6xXc1/uF19mdA1G6pJIx+OrB/9iPzJiiapIoOnktFysTgnA88e7JDk1JLUKpGBCXztoWzwW
a5GcIrMmy3X1QnIs73nfsjdi4y0t610EY/T9S0eyd4EhnvklOZQe14Q54R3KgqJys2BFakOEPijq
4dNJbDu1EnTVuj3/zI9bOyACO0mk7zmF1yM9QpB4HCPMTcWqGbWIRVpDIEgLzrJtAYWirUCtQX3e
fLJxkmq8azP+0gxd7zJPMcJDDMllY/mhGSW8X96SFIXob2PtVQA5jzX6jw9F6zM/b1h73eGQRP9w
M1SD14st1dz9bhwCa15bQNcqq6cCnmx1Mw+xrKbNqKaQxT6jSGkgsfYBuBCIUETcvYNLUNim8ae6
SMYZkpKMHumrCMEwbI65fvNlzgBiRVFbKLlcOr1DcFqvP8llBhAOPbVrd9FFh44mBhU8cppdICsh
0uYyxPIyg1WzfEAeCeDa9nt9JZUujyPxJ5+JAgH264vmKGbZzP8ws02SsIrKrhGa7+j+6vYxl99A
CoTqk+8FLz+UtdXfOfgRAkUSexggxINvPKzHrXlZxfgMJBtAInKQEIZ2RHxxbDSpU0GcaaLC9dKq
gDPjhXhJQc82qOwOgosfuKVQWbEgLeW3ozNH1tljy+JFLk9ncLVWdzDr/XyiD7eAkXpK2ACOe+vq
9/v15NA9alBLRNSEADzXuavQLa7SmtfheZ0E2/0pfXxPLGlL4v6tlkwVOZFZQ6VXe8ggYY4AI8qx
3ixAwgFVsggWZYxJ7srjgV+3oS4VpO8OvZoL3WZ018SA1UYQ87WVg+LG/0BWd06drlwu/pKXzm3H
TXDTlYjc6eRJammGiuemJtSfNQoHytOWXMMKBFXNlStVc/kzDoXlqho6V9H2AEqUgtzByGj/jCvQ
9035L7hVXULhWH2qgOP4+puUZcQ4qCbgJWf2qd/V49PjA4xilGYl+V6hwqSJiuUSj4KqKWnALl4l
vaRMYoz7ruM0gi3RqGvuBtlypdjudMvNND2YMaln8brrBWfETKTz5BbyOzJHPynd+M6cK5OvWsY/
b7jYYe58iJGokUDlN45n8XRtFr7A1Mv5ZUjESkkHlnVx6yqSIiigo32g8xOE1cnLZb9al1eRx0Ba
rT67JDrEsTxBK2g4zLLiPHczoV1PEz6Ezz6fNVLvCTk712x+h90AVt15CdhhzoffogrbHrwPZxBV
ENh6d7coq2CDbGMwESWswJVj25UJ4DOEhTE9/UlXLZALLOKY6TklxyLmI5KXTmWFoKf2k+clEydX
KVMYsM7EocIORLryijFjIrVXJGvY16k0GDl+vRfZb5pH5oVVt0EQV/xTva6G28Ava370puFFj6zj
/B84sM3MTJQosVbZE8CZS5ulpz7fOI3y9lsZ8G1ehCnhhReUXMDMkSxgigqkklYhknV81Jw7D3kk
FsHgSTwyYiYRAQD9U5ayAJa8gU8pb+4YqZMJY607Rt+uqM/i8oHLm3LKwig5R1ZtYuizlAALFGqS
xpK2Gt9h2ckUFHf/Nn4y0DrG41FHvfB+dPTqdjezURyMmWT9WVoV6F1lwsZ2iH103IYI4IWkxNzD
IgQaZWj7aIHiTDiv+uEGob3Mu2OtCZR/BBcF+ugSNDyktsqtHUZ+vJPYpao891Baf7D50rw9rBlH
uIW9Wj+ASBZzv0jtA8HeQN0tEIXry5vZ5i9Jk4qd/g82Yf0uPxpgS26+a8Q6hQAmignZzZ2s85KT
RLCsjOC/Kf35aLhCw/FO4nB7Rj39YZ5qCnxBDenNuDgXJHXD1QeI1YTKIPf2OYC86FZXdw5pEx34
akiI/NQK5ibdlrwZCdm2LoMnQV9ZXjs8nyV93/HEtV1izL30Ak0PctIFkJ/KeQKqCGVBZ9SrOeSi
uQbPcqdn0M8x5dxEgpJKCLvbnIXvMY48ykblrP1ovOX5aHLAd5S0UCIrVEuospC0fkE0VY+0tSBq
AIDmv7CLw2aMZysk08ho0q44DlmpKlqEl/TVnMSFaaTBiTHbOZ48tSNePSbJpe5DwtLBCMVIflJU
Q0xCGDoyBz9IaeN5lNJiEUKDxoIGaA8FqJKfnQvO4fct0pmcvWecrV5pzZsjSWJ68Y8Qc0VN+ICP
1ybVCRqTbcha1Hdr3jh2EZ6QpGs3kv1IWKE/adA7U4eyJOWUg+6Tsx96bL01GPJLNdrgrB2m3few
kOax3NKmOZKGQmgwuMQoMHACVak7+4o0VKU6TSfMu/7XcMvcPMdZsS5kbulWaZZ06Jyy6NjEb9Wn
76yeiwC9tiBo/NLyyM/D3afHGqZff5hsJDGcq/GgVNxlRaJCoUFG0VbXIqUZ9VCvOo1nuP7Ox2iN
zeQbACn8knQ01wk8UDlSihgq1+IAdzp1g7tT3bI359zDFkbEfBZ9MpEZmdfV/RZfGwh3+3WmyUQ1
tzOc8rjFK91NJ3GP76/8p03K2p5q+K/gl/b876G2zPwKd+b51OkFUD4V+2TLQz3erXcDQFsUQYgU
ngYrEtJFwXwgkTZbc9naETjLgNMwt5FrpSxmwVN8XhhmsCo6zLROy3vD3SLw6Lhl3pWC6ldgrPaq
dIovbNLVCYpNLZUqrEudeW1OdydeYD0wizcINyxTNUQprw05X1WOyBfXNMTXR4o0QdCZRmpZvAhq
LKKvwPxVfJW6f/TjIlD0bY6iN+Ll0PjKAJwaFFqYNMDpkSKMRkmstOCk+e10irBHUcpWFNDwIHRP
uNX/R+amsOz/mtdv9+PhXR1TK6OR8Bx4qBLxZbEbYKi1gDd1g4L3rZ2lCEVNoHuxE7W+MyQZHRN1
PoeS8aDnMkunGupuGyEr5kr/daqniyxvtGkIKrqaegsd+dMmD46A92CaLkqCYMNllP3o1FCIx4C4
R/nQmVWyNbxFi9FJfZMoHxXtqeBsuuOhrCNKWMul5wAjZ+EYElr0vu6Eude/JeJJ2UlciRV2Twk8
bqq80AfHdqVuU3ja+7kCqMh9s34S2YMgAGfg1U3niVrqMpFPRhUX8G9QQQegIBs6DdDNOYvDtUlZ
j5evrX75GyL7avqdM6/FUwwZff2QuqofAc0q6O5g4e2Ntu3lr5NTmB9EvdgZWaGNF7uiYXVtpHwB
ibaejm7scnI4duY5kSxGefvgp0LpsaRo3crNrJhu5/R5ubB3uL4QTprt/cUY1KdBN+xMadJKMwKy
QTjKndputpukwH1pJlWVaEl2WOnjdxO99GD37WhUc7gjavd209MKudLtOVnfJz2Oz0b18AvLNhiE
olmghwqVPdHQBow5XkgixcRQ+6ZsCb+QEq4ccBOGXAiYIrmcNW6MwOjFb/OllHLxEFZ7dkLYZ8mB
ncN9RA5yp/HQN0j9Dxv5kP+c5PY2hHezyGba424acJgIl+JAgWYtKczelYEBD6HHG4fNYtw2Zt65
azsWRv6o80mZhW1fhxNgzj2vx68rAOiLRV+VkMBVu82iQ1wNz+oVmkD9Dz+djMajKoDJygYdO+UX
XDNzD+EjJ3Ufs6egjZ0LLlfpSpLKYNjeGwbQh1Y9nPxjt+KFQruzhqjIB4Eedn6BrDgH/fXaagrd
TMt0ofzhTIr39pFLdIvxzYbC4F15vbfdZOaleOMRtJOpUcn+sr6UBM8WCED33YsuWTYoXWSpy5dA
j5Lxmo9xoquDg89OZM56Jz6RsFadPl0Qsvxrci1w+QD6bD38tbAKzmZqfvLAgz6eKS1Rr8JU5aVN
fVfL4QTBLqwMW8kHGcB+eXMZ4Prg/TzCqkzI+AB0PUY9EHEUTLI9SyA4YyNQPDFqo6WE7Z6n7n/B
MqbRZMsf0DLzuUa2Xe5uYjsbKmKtb1pnbIONZUIUrUhCx0IUdRPR0gTeGq11TRxYN6oeFVV0BwkF
M1tIm8KnPtwClwdCE7fXNYXZIvGw9rM2buLZkdFptPaLTzBYfmwehbUpOVYPEAZFePIlXMEpn1Ba
r3rlzpSvGwfsCz0LcTV7upqZKTcHo+zpZBU5rtRR3+/yqIGf2Uv2AURpepcyHTL3F8chN525x4XN
P7OXOoDWCvJl2CbjXwW8dkMMryHru8wbmPMlhKIu0z60VucRCQAraUYX4fmvCX8Fu8IVuckpm+XQ
mU0rOJvixqdAMTlQIrVT6wBN7/nU0SvyU4amkvS7St84r2ukzGLSPI9wYWXR5Bv7JqbsIZnwQFfy
+zp+838zTpuKHjN1rFnNG2HQHycyY4m2ngx7rbBUFypiNibo+wX4LSJ72NhAwbcfzkv1kHOP7kF4
p828OVr8hvwMf2NGCQQoSpeIQdPfZdYOLG/pTnaz8g7HwlXBJHQMnof4ThzW1KUUAY7R/tNrgj7+
8iRQOc8UBVotzH73u3FqzaaTciFxEaUBtw2Pxn5vJxYlm/qbbimOh5MnQiIZ73uTvoOQ7GnIj+J5
M7YGcQ+eA5YX1qsVlEKi3mOjFeAuI3+eCuIyYJvtmzgW2aa1C7VaUKDw/NfFVffVAOov+PYaJHa0
qHFq6nEQdYTUHYjLqWaCBbMjg7NLTYNsgZciGHc6SnWpV+y7JcXDyx1rNL795XibfBodbExUupDi
OiMNJMpd3U5xwuxIFskqHQtmMZSSs116tY1yI4vq5zxXPVAOqv0nFSFbU4VHBBPG7jHOo/V9dx90
0GMo8kIsmnNj/cbPCUq7loB6IktRbkJmA78d9uUFppn+0sdAzy8C8ayfkPCpVOsAzr2dk2bhpyCa
MZyoE/yI1haKZd4ugvAsPlXZ4F5EDR9yQN4+c+2mbYanNmeLFs5H2vsQVbp3FCKOUd4Tx/toP7lx
37Jf2IINCCMVCrvG8BnrNork16DVyhd2yf0OhPXAg1/RAuwccCT2hacAkStozlr46skR/Q7HXuHL
NQN2nn6TMkl79Q8hNVnuFLuppzGvrhxdVDAgD1G4PjwGVA8hMmQ/5ywV1gQREX4UlN7mnfMEr0vx
s4Rk2DJGL9cRICCduy6j0abDwZGX8hG38FOgFEdpqOu38GGN3WPOJz7PQNA9eI0yQNSBQjdDDfpU
pYThEPs6qGHMhNkJZG84P5J0K/s2ynm+S4ZlOqeB8L7RTa1vxYBnlsZlQlcryequZEKF8zYcmuZ+
FQ5MhpDtOdJ14sQ8mGw1uvuc+DwO3tFT1obFRFEbgrJu7fw8RbFHhIIz6vByJ//F0DYlE/JqOqrB
GD8mUH7SwB68VPkiJxzC9sQFD+YPJF6bwZ1NflkSHmADHybaDqRYxWYD8bkUs/y7Z74MG3iR4hmE
UGeyalTqdlTXmbi0EEpOdlI9wUIu3i8CgDgbqGV4E4TUkXsLSsjtNkR0CU87G0PRZdYVOv1SBKeM
qKjdjEaVbMAidB+/A8QjnZzvN4ltgqF1oTZ8Gzc/oYWKsW3/MdqQWA2PON1qy6hPVLr4Xh3ZYPxX
tsiaWCgfHEptJ4RjYCXjjdz3hxfLBq8m1psx2P0F7AYEgZNQP5CiWXc2imRaY9PO4gwge4PHIDUG
Oi5kRGDopt+QSTR7n0w0uus0tSsJnhabamMaQMyPRaU0qBXsYxTwZI2WYuTy2Ng6P2DvTaecSy1R
WY7r+UdRdDg4OZZ8Ixd+tqWeNw8BiLmdEY4fhQXhlF1aFE7iZxq0BFxg2xABfBOoxiKNxLSsxizr
E6YU8JCHmhFK3eVfLXAzEsQ0LFtq31ZyyTXD2A7CUFnxC6eqKwaKWV1ayRZHdCfzfUYtZrhYrzVg
zX4+5dM1fvxMWVXiH0xatMUDBE2pQbchR4AKsFkxaidqjg4YGXcAfm2rRc/nGhb1RLJXau1MORds
q/1y9RMvap3GDuQpequInUyhOCddggTwQmnT4GUtV1tIXNwMAbP1QqBxD7HLrICaey3ZfT61ZBmG
c1iNLm6EVCzsXDzgS5fqrJ+yaYFe6UGaxVY/X04rucYPb87C3YEVQbY2Fm6niaS8Y6Lg84xZD6pF
V6H3xDC1XZFEPdfjt6zb9YGHL31vHl6wDZ22mTnIGpQzG0rC0sT9LoZmrZWd5umLtR+P2qHNWg2s
rg7c6KWmGi8fbvztDxQml51f5prHRouLieSvYQlo4fSMqfLbsxgispccQ+0Xr3qWLCrGsg9DtEbR
xGsIlQ/SIzpOkxel8u8F1WrYMT6k/lwBXQzadhJMCgyhXpfNNFio11Yxs8I7TvlOqIt22BPpyJFo
vHCD+JZjHQ6kgacyZ1P82/yDffbawhT7SAA6+l7sdDQYzN7ac3XKheqfoMwr1GzUtXRwBKsUNRsF
sSgb41UxLuTRIl9y+S09rr+Ue9971c5mp9BYayHJmyxsg/jQFqRwaV7rLMm+5ZIm/BABEd6oqCP1
79zXm8JeMu9fV4zQmd1TyiYzxIGvZJPDbjkyTICSEPZfEqkwvLxa3YoTVXy0yc7JTdrtYY9huzQl
Av+mhU7fHNw5wVEeMPP4u2yd6IMN7XHvBmy0NBeNQR/8V2tu8eWKSt51bU8AI2hdKDBpDXPe3nqO
Nkg2WuT7+Ta61/iR55k/0sogrka2on6TfE97FFBo8J3WRs7d/CFF5lJoyI9UYbOptrMMQwgF+2lD
Tnq59PeuWlm3pwZwGT2IaRn8aiePlWxySFyd5Iq9c9Ad9BuDN2ewC01ZVlPIMmkJPgyD1w6GTjjU
NAKQngnX2mVss6aO2TuLxu28EMXD9USK6Ip2U/kzh4r0NeRLJdRuWAgGtnit3EpiVJAdZFSOIUkI
HIZ8cginQnSMI8qR5tSShelstvSBXIRnE9lqIk3qhe4OYCXbufyj/UDVE2EAiK6391Z7CzYPD975
PerOlcKq0Bba7fFOtvPTvXiBSQu4Jx/MQGMN0A5OVr/NwjKGo+1c0wNAbwvzbJR7JQ2UXqubeT4T
wTONFLasNlNo3VJcWNTa+uxnlAod2DCRhLvN4OHiQXVl2dlJjVFfu4TX6EoxC3CjjrXCGMzK0QS9
0Pg52dEFo5bziznbZlxNtMmDsIBUrrDPEG6D9TjTGMHksHpBWtbUSv7NsRoy0uB9ZiL1cfIBrano
4ZAFIL3Qs/Yv4m9QrvKo8uUGuLTix/MGqgLnSFkqkSBTuF9rp0Gn884bcZQQjCy0Mx1HXkrj+K2y
9SgBL3hockwuAEIkXK4N38XXja4Y010xkOyc2RsZkpkvEPp6RIwkupQgmOjfYYLmJFB39jks4pa+
TDZf0TQLieaC5jc86mIjt8wGBLFH+q/RCZC+ODf90l9IjkXH8LBjYVRa+RxqebuFlokjpM6uNh1h
I2EfpcpRmThfyreA3PDL+N2byixibn+OW6lgT/0US8iSXc6aynpvEyhhfmzL56ht+pSqGPxxosDg
6Mmwjlxhl6yKC6AYvnXDSUWNPxHAffSuhAhRrnN3kFL6kJJ/IQKSdnS9pMZ1i5pPx/cE+LleOnet
J223tkSeXQ7dW3l2KuqbPNUstyKxPLE5nI4+yp1tQwTHdys8qssv9gETjSMLnGvyc2RhdafrwvWd
KxpwN5/vHRJHortj/q+2YEtxKMJf8N298BCIjEuGniMStlnfoR2X3k20+Tt/d+jFeIPwvwsycMtr
AzdFKKzV/KnhaI0JORKLej/l1hl7jKxtnJ9vTA4V2xFyEmDIp364BaLivwZOu4AAuhyDBVcR9GLv
BC1Rp3b7zlhAO4LfrZvUAgph+gaoGJ+tCd7zpmaFrB0/eIFnONpaZLTKePdSr2CRJrXx7AJNYyaZ
VvkctDN0WR7Vz0+sc8SuJAZzxxoRQE2nreqdi55BKHqysTGEOpdlDdMFRKc619KOkr1K6zXEV59P
La+VmqAse0bmhcgmQqje5neso6w8hZ+KlD/26fOEyQbZwScuH7PxUZlh59IZnCOul9lpq6uTCacW
bhsO8DW1Vg0G5WRFKoSLfnbSRdnNtVCCx/cu1n1tIHzzA9FT3YBfyB4Cb0v50QzquDUMz6x7NVtp
FJ8nrK3JiGN/Vu5OL/xjhcpovsjK7PLWCcbyj719hKeg8CrvEgGHZhgppWGqCUVt6PHLVuGZ80WL
1SgjXIlRZyPFfs1jyu6NwUluxSA6H3UmasqNPAs7l9OSQowxaIG/4tvKrof3bopVnTB37nFCM1PI
bMNB6AFZ9yUhrS500MLaH9+yqY/MG3ogza/pFhFHdAbvJXxWQyHolWbXecFN6ITDq1Ww4ybkrXmE
j3KJ5iNO7tJCF+6xhJon4cYVZeIALP8FJnPy0+XcCJFcAhb/1yE69qXk6GqT7yQWH5Uh0YEmZEo7
XyrK5KhZbnjoORmkkXBuqOpEYfX47p8EwX/lhlK5c0Ur0u9L3BLqNzLiklN37SfieCCjTjcJ0Qir
uDyHLPyJ/rwSt2q+MIyb5XLz+ZoaruKmULylsKjSkSfvRwBLCVu0nIXRMacqIMrVCXnzOwVt47ca
WU3VpQN4QbYaFX8QfKs0DLUT8Dy3Sr4EDrEexHmdsxBWEjwiEmv0kFzBZLFivFfe/ibQmuWemTQN
B0sCj9nCLl38zydSpqOYViSV2ydTiEOZkExMxZ+JiBHfkNft12YsJQwhC9ovwlkke84jKZZ/dHcK
+tv8B0ulr8PmliGOnQQCgYRp9fYqFXxKNkHb86Ne4y3iOXEnQLeEzwvFJ4MXVmdpfgbtNuK4MWke
8mEd+DqLoSEAnN02TAu5M5pZApEq1tPeV4Ek29hKszs8As58awdFcfBcaSQzM+gjLJZTgzpg/YUX
0yuURe6QEe0zr2T2G9f7S50dAFrV4hzcEjmz7zm5rMwbpRYK0d1YMjpfceJZiHXcZhfDob+9IscJ
/WnxNOWy/ai7c5snoNyY7s4ayTRjeNF6aKp4cAHEtLzhRKc0/Jq2lc/L8gG6XCXrL0QcF71d2jNe
97Y+qBCvOHV6JwRkko1PMFoxAXljgARjGTexZMi1i2/Hew065ommPMZ5yzkpxrj/677xrcZBplvp
YgEYXIJKB6z1QnptDF3liLfvwQf3B581lWB7uq6ibbVoBdGlmt0Y5nFEznDQJU8VMbGSMkIYTVVI
8IhXBsQmV4c7EMdT66NtFF3TRnSsJsJU6h3TJZqtM/hue8tgUkAIQtev4LukaSYYd8SboL7Q2Ipl
BUoRg6g7ru41zHmQ78l1MDWYItprvR8xm9k7SY7rq3MqgvdmvxS3NgyNGuLtjXlpaBPAfFPQTQm7
nKIunS6iONU3cmvmGoh+2cSRSJL5G0o83qUx78zGIvrQJXpOtUkU83gJmNv9O4T2UProPkftRzBY
irX/yE3Yd7ZWNB9A3NE19TwI/Dxt7IkupJgyDCqJsNrTMpztq2QuFw/OsqUfrH6ohdMZCDfUWJN5
L8vdfhvcYJWUdDRJouFx4kMEATHzq5Xyp/PaaIr0ukvJSy5MdvQAq4rIIEwwgInkAES5Bf9wnta2
30kx7LdFI/qgNml7toz5BEhbIcZ8z80019qd+xL1htMsoSQII/nMZBQOGZwxcsf/p6/Y+xV94dc/
UyxhKuLtmm8u+9ib2J+ME0/ZREQua3EbIUcg50Hoy2q7rXiT6DmJUlL3BI65AgEbXJunbGsFpQl/
XAMAeraG717CcU4gGS3hzbN5sBUvWo9rbyX+IoS8ICm/SXsKemJ6IQy1bmMpG2XutbAi9DNyEMMa
7eqkFlKXtvj0ckDfMWksbTyuQ/c8PWbfEvEf2envc+RV1Fs19JfF+onANbrhC1gYfptoDByz6bi5
g9Uo5eQZorHzpoojfC8SEugJUrSd6xF+vdFzxG/8fLzLTzzJZku/T3pGNvGcDYPokresyosPizTW
9XZet1M0ONID958serzgplIDMOSWIK8+7ySurmLdtOt1vuEU6qwx/qNI45Ms+M4cUo7Svf39gkDr
E9cakmUaGRTee6l/79M94P1lQ2a7D/S8iPT9Ewh2d1IICGagNTUhmtCDyg5eCuZdiBNQMEKJ0EWv
FUbBoXfBovGEsiEvO5+JYgl0WYdA4qikqx9iUaN5Q5zLX8hA7klbaM1cluuy+tP1s4hsGJjzw9cG
11PJbgVi5YoKfSGIcXe8mQzzMxQPjkysd/8JNapcU++P424WYFeOzWtMSxwrKUUQ8vyquPkwTQqM
JRmzJPmyvTngtrgGpLkIaqhSR2e1WH4b5OBWRGipDOGmh4t0DljrqBSPAgMMWBlSpPPQx5Vp51fZ
a9D/IALpp0+zARxFlt7nzsy1vY+L7AXs34NuBOit1bkCrJVoht2pKAeA6BPj7ubHmRr4u1EVnjmu
GC9lmQhPZs4Acxv7fb6EvS0aknNlCA2ByHlhjnTvxcnkzLbdSAqev7X7copOnJkJeai1cLhbtW/x
b8unq5OloHDZOUOR0DMyDlmMuLjx13fypcFW7SimxKNg1Kcdr1MFGgDSZQw76Tsb5BHne8mOQ7xU
5G2Jmf8PhlsWhReJTkaMDHG7wTru7cjrOqBkV/57KMRGsCuoBL0B4h3Pdb/OQW0GoOtZ24LrHeZD
cuUjCLuugMgxi4+SstkqUewB5sBvwXNUryCvLlGT9d8zGSC4EdUbXlANStMWaveIrWx2S8kfAgLS
xVuPTjBFQt+zuaKuCNLD9g8EneMlmgKD3lrygtfalhyb//NTdVI7rogzToq6Mha26Rf14M8bOreT
PJgbU2+nFXvEp9JghbsAUTlh5eBO/TRJNkR55Q2eUK95Qyn3fDM/IARfvKu0mFzUvCGVuoEb4mYS
+Ej/tBXPdtaYtoDUT7H9dn6XKIe8vPfFymyLcsbjZKv5BdBbsrInj1MynervWXVPMRXu7XmRrwP4
j1yM2B6QVb8JWGpsL4rHL74TaicYyVT/1yvMWC0LGtWfBHnZcS1fcbXzGhA8CX0FcN5L5vbcT/im
COv6u1aHMyxfglB9BzFTz5gF9Utran41IuSq1XlQ1qctTXG0SCMiNyPZyvcGa66QXydoF9ZwS6Yr
Lz67In7UgVf+jB/bnLDtUPdyXjEHj5DEnm+JUkC4FObJ4+0d3SCXuqXOyFtJEyj0DRq2v+CUbiMX
p9eAkWNtbN7BkSXaUhpGQpfo1ok6WXFbjddkh6xq7IxJfyzBO87NRANmJdjOSab92jfFKblYMbiO
Ww1CK6bVQNVq1nYQ71JLW8tJz2b+jSh9d7dZ0mFzUwa0vLl/Yc7ULVp81E6cSkOY7rcuSc5Im4Oi
7YXWzT31YXGNTRH0WA8fFQ3RWVqCJFfhSP4l3cBNY96o6EKMR1h3IJFz5Sye70c6+yKqqxc0uDp8
tj3gw1W6LNkMTEYZo0fxGtLmMA8nRedZJEmZwBVfIWtJuBAtv7ognSm/ABG6BKSW9VAKQvNJCrda
MhBW8lXOnQIEzymXdBm99VO1/8WCLHKw4JLEIPEAA65XUyo3+UVAibVSh6+ojZVKgIUsvm+kmCTk
YXYG3WEazqQcthWJZfNuzF2ZjrWZQbrHPJROfYJDbOVQ+jG7FxBDch1KzW5BeSUP4rsxlOaQ2oGI
4Kn/eSS0aQR/oPxmvc8a6DLWFk7KOAFja/WigfJ3/cf43j0N+H2OV9MxwZPjIOWyjmMivW2UXO4o
Ta/IbzuvZ/CAg5Hyfgexpg7mMyl6dTXUEFqblgyPVES3Jcoc0KbSUM1VhnfOHVMUJE9H6k+v5gJp
ZmKmxndeWj9oP+K6VbDFwKA7N5Kkh37Niz/pY/f6hqETgc10daX1oDb3DO+02JYDVDTRG0FA6G0B
tkkMrNtpTWnr4KH6QFu11ZBAgSNMOHDAJGZXep6plDCCfWluSDivJiTaByz109jjhE09qw9XNs6a
4aI+fQLHjtWSePTtgoamiY3dPxVUgXHXii/FRvZ2VuM/vxKmXPIvVsn8Lez8jCSOiNy0vrH9Kzfj
sqBJkZ6hS6nucDPyAiTDLYFW3hDPcj6xeY+JLNm87dRsy/xuEhS7njbpFzKkw8X/ZzqJ+nXu77FL
Rd6ag/kqwLwcU8ePdcAPWwScoHeJjZY3pZMSEikDCvE4hIlwJ7Jwfakq3ppgRuiKldMEDRbKI66l
28c2L/wAKE9DHiSyI4dGttLuYUm8orJAghlWSxo4Z4PYOriE7IOYjjF7F9Ehnd0LXD45c1CsnuJe
yGroYcVaBk8sqNFr/W8nF1eOnMwJqea3xYi+cYf81GPW9rx5EAVh110MsE1EoM0TU8NSSaXoS21k
2LU3+unmc+qy/2nbWEa+xYR/Qeww354NnYnCoLYLHKGtXs4lTiLBGiz7VTvWqOboYxG2Fcd4lefN
YNjWObd4CVAekk7egLNhggHmUJcqua4ht6SeprnjRhxgoqcqJVpmGzY+qoDcL9OPau8oqL0xTRfW
Pg29mqJdeuSgLT7Qu4jp8Xb3bQsOnJ92HNCl2bOPOmbyzuiUUtKWtCwtzBmoZ8CblI7kaNHkEytt
ma+mk4R3jxZmmIFrlUBa91Uj37e2Q9zwFNYriMOWW95hVs4mogDIZQe5k/k7HZaBOArSOcETexgi
CjToHlmbU6btwS/W9zY4SwvnfyEjI5VB9YwQNvLxsYBHLZW1Z3S7mxVAdtjww+FaBXf6ROdysvGO
1LnuCZeGfzAjXU8u+9OvE9O5VqfGdxxBpjULfAvNxNPDH2PJ5YSMTXD6rGhMw7qxI6lEhfVFofCo
41pDXkKyvKdQ6O2NZz+X1KvQJEuOsU8qsHsWUpYjzCkrC/af2qH1pawmgqIa1n3Z6f4mtKodRRvS
0Wneh9kVFeQGBVZsSYmit+1LQxGAAbqfon9rTSGwqBENwuB73MDJDZ0362S6geCIYbn+1xvu9izi
fuqH59oA3QV0+EemvUfwEk39D+yX4Hq9u9bkg6JC1iFdN1Z4+jFhdU3EP/ZrCHFCv78lsFQwxJK5
UN8AE1MpEnMlycg7Hi0/nn6KGSArwjODu6cGrQaTKyL50M2hekfO6DqdUaZsDf/kehLOaNoue/QD
7Mt2vV7/iHeRtfMloEeXOLCEWQ12QENfuSkjA960hJQwj6gvbtALQOMWwXn+L+Khdyj5vrLRqCml
2CveFbGeDao3vqXTmQ6/X00VxAX7p+jCf3z2GzBgKSPT3avD6ufLF5jzfDzLj8MGE/sCrMtEawI1
K3IDPIw34ygb6Vf4HD+d6R+K7xsI9qE9HcH8U61RfvNZVYLs/TkhfCjEFcbHEOfJW9Mjqz/TqUt7
LVFMsGdarU42KtXSppwDS8aKZSee74v2jCrWMsPGeDIbAchRMlDf83w651GTZQQ00iUWuiAE70o1
y+pzqbRCIHwiAuys885ub9cmu8rXQZdWRxhBm8LfdwPC/WZMOBXVjm9wzdcMqrZtpsxbqGb7Sgly
wgKZ4yQpkWq+yDhGT+Cv9yOKc1j2QwluHEOSz/6hOemjo4/V3LIiMuM8u+6tgetn5b69+KWo9gdB
QbRmrgrtP8qr6TJdKDZI/KVCIZZiRjE64FdFOJy3sF71kHMVyp9fkFFh91MGAY6l+BfaGNS5qe19
nPKju17BEI1hf1OxyBBmksv09Wnl3RqsVWiPRe5zjFfpBOrSVpj9eOS72Sx2mCXO4wb2xVKMuTo/
lo5oaeMe/cLb3CrARpRe0BKv3e8gtdpCtm0aKU0zf5pqTxvAZ6oApCRg+ieMx359fMaoxDIdMUw8
LWr2GBwEBXl5a1wRbF2Is2wnilNXfxJyU9T7ixnd8/5w1mkmfWeD6bH0tdI6xpE2iyjioTKYt8wa
r5JD7d2GIF7jd8h1XJZLBNGjWsG84gGS2CH7XcUFatxnwOS0xhRsoFIO0otsSDTWwDRrpTw+nFK1
7gk8KvCWv5wH0K1hWhvHQh8VbB0XBTBcs9wNMlj8xeDvScXaa8eXPfxLdT7O9/XUXb89xIFoXGHO
NoCUuWendpm+HGhSZ3kjZH8MyJauv3OJjWDicVzIE08TYGz7dDTrf+70GdzKtZz+ecBe5iNYR+34
EJEvGl9mHBP0msacIutu2bvYV7k4vKSRPWrCKYyLLVz0W+1CNgN2V5OGVKjwprIzndc2/uZMTcOg
VdXzWrWaKRCzbXhzas3rLXeYMt5LP8KFSQlhRgEX+fEfFcog3YRVwvTRFSBJ2mERLpeB7VeBAysD
ZzyNvrNcmpgxwBAn8Sel2gTJI7NMpuSJOGYxIO2voLnv1dQ/TwVUP+mQFRCCzIrtSuXePhHr/SAd
+22q8epVu74UwLaPe0w9EZSd7PnwyEIDaGSI1bR6R3SuLoJmv8ul/v7iqXXOet0coTuihZVAbQyg
Tt8SVUSeYaTUlD+8XNYEaiqdFOH061Ty436Cnj02jWZtTdao+xI9oeoRg4Z22PQBCheDJHT0lX+6
tPuijZfsWF66InFLOOsOSPhFLksAWzlwrPVlBm3q1pr59oneDNKkqpkukSIZ29C1yHmK9iSWYh48
Ba0uaxvf4u7KG0X1uSuKcZqI5oFXGiRt+GU/o5DxmQhcRGein/YyaOI6r6Itswdo7vajrWvPJU0Y
DDVz432X7LYlTE8Pt99BQ6MdDBtovihgZCrpC6uH99iL3IpyFg/xRgNTx7DkBwPRDtQlnF9YHWnG
yDWk8+ERSO4j9f9eevcl9DhKyGADea4c/18u9HjWaMS8tSP3YercfENzTXuCesanjjCTmliAoP9V
xs8+MYAYUfyGx6i82Q7x60sxzYaSnOA5XimoOce/MTBvgjnT/JY2nwYAKuSn8AmV10ffKRZSmKdF
JUR0y7kFBBSMI5eM45SHDKRNCeiS+0m++gKp9YVnA96qz4vzl9i6igvEr/U+mDu5706vQJCYf9ma
As034+6KTynklgERggncokCFSRsFHshxogHzKTo3XbS/DTCsz7IBTqurIXAB96mVL8ZwuUiOMYfc
KtCdtLUp5F1xQE7sGtw9Vi1s84KHf/QdWwTDSqTbA/rOTYJBBSSPNTdDL9EXJ30ByMVYFL1QGzXK
VgRuRoawQ5eBCFnoCr4fL7LWrv4T6AtsgYL+72dpinKZsQVEAUIIfq1d2tY7H4JOvdTkCiCZyayx
n7W+1BVB4iPbD90Uc++5kETu2TbATsyK1yCjrfp39DUbeUWQHJlLcBDAWaRYU0WUhc5tLDC9DvDz
gBs6NPsTsPtUBrkF5yX+a0GsFhYiTkxj3q7jEjlPwnQjQk2/obVktypsEZtPfwMMi/Ig10lXmgVu
YJx1dU+HsnixTpp07VehnogU0RikSdeuQT8JeckhMeGYiluNHi56ds69aWdgUdyUVl1R58fFb53v
JNlW3Auhhm9YL/nLFpcCKNSuxOe6lLoa7XjmYq0oJs2pFJLEVpv/AD6cJgrss8RxnLn0pxHisPt5
udULpdUUfIH1d/TdQ0c+fFxxb08z3p2l4lgoKmoV7bSaCf1Ra7tBNRk5vNLHKge9QZeR69yztZRK
RBp3kx6VWn5bAS5sFHjG8imJ+1I8Ki5/2KbGuCXGeaSj1yeRLl1mv9/YVy5doFjWD+qdLwdDnKvV
oEev3GReD4Svct5fnPxjv3l0oH7W5OniVXaz7Nz6oj3MZlr7AYwh0U11my2BJ/DppA9MMYnWZEm7
/luK2eU6DUPDa8bwwdNDA9hrEKHRdgsN1Aj6DJZZU3I9FQGkNxieV6yofGuaHsrs25BtCq+X64RI
fGsBbOCFznzW8B+HGVqlphYIN/qLYpbgiJ6rtJ5J/OXo/miTdZZAZw/s4dAF9yG8ndx5b1rgZm/Z
OwrBhcA0ypKb9yK8AY+X+QZ9gH9orkEJxtUC4wHcm0kIzvlvWPTaokHFvP3wsPSALXtLFRwDUImd
rVEjOi9fUy3RO/ADtPmih6U0Yv9OT6dg2PctbcH/fFHRV1y/JHpeLx3Bq+6gD9QPAipLqkN8fZs7
01Q+jcYfKo8cj7gLyPrIe9Ax3MUCCoKysQtphHdHj2biPL9U/8UiyZMureZhmUcMmPjaCCvJDb/Q
1rB06mUvpJALbhIHW98QqF5/3PKHXM9YzT4GZwWEZ1JTxoNBAYOU7+49AS2jecwgDY8aoE9R34ZO
T3TDnx/fu4cRzVLVLdNme9vncpEGN79Ld3VEoKJxBANqcoUYzPmUL/B+7x9qLEZfi2pWvQMAcG+t
UZyIzPsAtt7gwgOUkOh3Mj3/ZdfQFIAUaNpdHxScZey7sVtONcqoTkuWpPnGg8hfzI2r0paXLhl4
fk3tMqbLA8iAjsC18sCGUm9zxiXNQfGFybdbrCIafB4ugfNUMhKLaqJCjfDjrHLmaLgO/G5E9Lzn
DUi8mw0cFUbVv7qvyW4cneCMKf5uHzlJ5FI12E7sfklpD7G++nBtM+5npUFACo3dVLXn6IMIYEnU
OrzFJNv/nXpt3NA7w060jQznhlNkh2xXSL5BOHS4IzVfrcCV5H9G475OmYgLxWcGn49x0yqB7STA
u6MyxlTLJ24H4gXBmpHdbouBMKtSxMfm9of1agygX280NTmNK2gXbeO1ewgFtBMqY6Z1msEaJU9a
qkbugdZLOPwG7oLkoxNstLmZ6OiP1ohRhhA16Eph+yEjdrrdNdAXKU17vaHWsLdXtTOGlITERYto
YreyoZW1LQxpbhg1SMDuOYFZiWhChLiUd7RTN3ukeJmKjDl2qCbhJPDhFwdxd8uy3OR1aeSTC2UQ
UVkrcjC/LI1+KTk+gNBvUDcJu39E0vU3JrYSX4UnVS4P0OdUrafFCPUFN7E3EHz53Fc59v50CQJg
DrZrE/mtiSkBGL0Txq6+LUFqscA6KcwzWK+hNUO9S6mOeP8vWwYJzVrrTnb0gY49ZOjn+dI/dcYI
pRUjMOCJeAB80T/Wbo5aeQUurPqy5l1EbwY7CnQbkS7xRinto3F3rb3JM1oiiYL3x7Tdkn8tbQ2F
M+41CVdO5QPOcrTA7uyDK3EcSftOfxW/Qu/E4Cc/hV0/QVPtozW0fCXF5j27rY+6RNJR+P5qgo9I
DRfN4PwoB2Vn4kyKa0/L7AN3FhuuA3lk3sdEZ2Y7zjzbdUh542cpKu9cHfs0Lu14J7hJbmlCQ5iu
W9pZKBgaHq5oeivv+4xcWlaq10qLSQWEG/gNnOEowAxd9nV8K3CWVIQdY+xGrYcK9LgA5ZHMfL6v
LXkMLDx1yuqEjhhdTDEpRC1smGd+FGKldFh2hQeiTIcbtSQO/d9u3IzDLQ7LssU8J/tlr9GKI4oy
jqHyWj+BVaVf/EXUkJ6lPGtS1v4vQ/SEgsTR2J3fFBAlZaxgj+SUTzzxy7jbSHDoVpv95smURmDd
LzezL0t0Nm9l/z4ew0imGEruTmnWqbs+gwTzCAW9wO1K/U5TpOmJezx28l708ZMX467E+N2h0vrb
KV10FNL25RCNdYgwuc/Ky7rdJ5/4xAGrc5DyBqQ0kTbpZjD1BZ2rjXamOqCBY41loSQ3HkMds7cY
0IyAlAasgfSXexe7T6nw/eVCe4Z6JkL5o3ZvaaWc8w/Jg6wbkIzirIuhZEXgmkHA2qpzS4cAmBZX
yR+wvNbjBJATKeuwD++zzj6a9CXM+zZII5aLpkTLnF/sg82TuLz9bM4azeWbQfNOmIxWDQNmlhhT
pHLjx+k7C07k9hK4/3YeYonVBUXM79K2EPdbzRdv8JpdcAovfYD0j9IGNJPlZHvuCFwb45rvvzpn
Q4txo55Z/RAb4qR8vxjeiDKxtg6eQLjLeOUiOvk2NPqvcsi6JJzY8i2C/mmpWbvLL6fShipZJNam
4S+aILaQfEsBsrcBcqVur5rg7T6zxzvrUmjERGiavHl4RpgVIhA+K2ZUAA6bHm2FDNB0wilUXFKB
VtmgF4KYlbntVOZmKLFcGqE43UXiZKEIEt8R33W+GvWNQVzpNx12DwIBHsNh2h4q1kygWkZNLJgb
nvCKZZZ4QuqpXOGhGxHaXFSHsCsIhPuNTkeKpqNipeEzJA+D/BhzJxOMvt0Pgqum2hnjeYcUi08w
1fUTjITUF/9GpAjz+wdu2vFZ9JgB7se9uFaDHR4u+mgFbWZFyScG6U0i3328H7DO96ZWqYT4aQF6
2Xl2PsQRWPcnUDCZtdJuxSQ9tsIf/n2qGmjQtfz6SWr/f5220P3W7YfM7mBdI1AiSNP/VIvieohE
+J5bwN5he2Dcs9mjPMtgjDz/PAFrBViSRjVXzHtvsYSDgB0QWUww1j9SPa2x775qYnibMlkOq/AB
zrsKR+2AZ/ZGPaU1LZxfYWZa7N5Kl05HADPk3tAe6DJmeSRwyMrgJ4AHwYTTSfTOUGN30urAQzCs
gnC+8Xl7hVgv321dLA3k8hHbIsRGP+cJDPuQmWpPj2GPJ+DiPeYen+e/G12erR/W5AgrYgAzDhGW
JM6oEOp4ecLRaZYb1gbx2050b5qXQp5F56MgVnbj8zlWKlqzWmPPGnDDgkJYx0wcQrWQjaDWlgE1
EILUWuw6QO2FHzaPPYXTKJqg0a7NpcWrIIExBCc1DmTwEw+QuArAZ2FaULzPPbSv0cA7K1cNqGrG
YWXAVlTLM/9vChMlK3aBqW7oGF4qgf+MwrlXRk77jrpdgjyPPV8uHrujLnWU9SoN6/qnBRQkJioK
/8UdTXUTYXgyensMqNXT26zUY0PDnsHzsb5s5fqmqw3LfdH5QjKlU2HZezXKtGxKSZCgQv4XG3Pw
v+hxtcbzajWwdYCtWEkYGiU/Fk4hxzPswqPS7ss4l7aEGCql0tpJMmLG3Vii1DqkgpYQH2ixc615
kamTlEtxMsdY5JbqW8Jew7UtyHThbkiLfr5MQVPQC2nYwvW7e2zg6kyQDlctr546VPC5qsjEn90s
MYSK3DDonYotuNL6noy1Wg8Ys/jUkdmpDXuIGp9MoiKU9rN5k/3iYa6ZkBMZyDHc2VxUry/kuRaH
VmUOcFWAZi/Kh2TVv75zdBv/omXYXJZstSFHo4fmdESTNR5DJ9Ytfip/mNv1d0z67Ay4m9Q+2Hvd
J+6PTB025+DJygD1L5XyQpNoDF9wm7jkT5ffkeANmXZroV27Zaorp7/tOmGKnMNVCiUjCS+FV58W
wPVZsUf5gRxCPjZOIqI3vgKWA9uHMN056NivYTn4UZsFoa8SgrTGyRKiNgh2IAkQrxFGpgL6Vf/0
CzQ/tuNgcDBj4g8/MvREGaYPRDuEWAmk5SVk9E+gN+dL0qtG70jTNUhg+6VK2xuaKqc+jIFDcXCC
txHe9Y0WizW8R8Bv+VvQMviI2YgTTK2HFHtsVjFbIaMIFf17IDkoFLbjzbvYwWKlqw5MS7AI03c+
GcSSJhQg5KcyQ+1CtkLHFgXgtLUhGXXZGJXXl3yRfioFwDn2cayXT7pokm4QFp9eLY6lJUi5uAyh
YHQNCrzDamDd9gOfn79sQs1C3512p0LQvo6+WbHvGy7IhM24fHHRbMx9pt24U8gE1zOyBkzKmy85
zMb4S2Y+Abelj5QSRUGUBWmbA125/PGt5yaD9sBhNv7iZ/hbassaqDBf6jDLu0u2o55LaWEhavYx
tEYxQuxOi7rFErTPYuLDxB9TjNSsoShkA/fZfK9Pr0A2kwDQYfW1YA57PQsYrETZs05tg8quvRvz
rbXtSzqlAEQV80PNIoSCcLOhg8caXwX+iQ98gSzn5RVknVrmyyoWAKSv0Y3W2P9U0+JZppdngUKQ
wF+K3dWuArjGA/TVcc/AOWIQVpxNHYpJnxnDq38kZ8lXJb+KKJ1WZXiLtKulXPgSOvsIkBpDPey/
ViqLBJzlBYHm7GTcGNqLfbjT02ZKURBjWBX0ia/igtocjyIKSOThTuz8RKVAGZvJ6mrJNTq/5W5E
3HeJ0+vOB9id0VVRhP2ATqOkSzEHzkckPuy+Bhrh7cDyHlGdRZ1b/DUVPgHDnLWOn5kCSyzL9JEu
21BlhTMMhzDegwCrGgTuXB7Hg2akbOi2pbOOZkmrYSIayVvk5FOW38PtjpMCLUnw2wlS77ZhvoUv
hOXKxkMgvP424un0nY1uyGGCts5unbWp1q5NOuj1uZLFHSf5F/hubxaRLcBDgpJMJt7oEkNRoY1Z
PtsuqMWUWKkq4zJC2ftKgYDyoIzswZwB9fXBqsS8pqsSzp0iKh+5XqXhWfEbfgaFjd+q7O/DIT78
cSlm/vukAWioXqkLQ0CXD1sMz4bdp2jP3yG2DbykL6yVYdC9nMoFb4uu6q4iuVmqbOwNxSl/dnPO
JrFjW2kVRTyV8wQWgQBlNO0Hav7uAZu2fYtmwdvLiEs765IOAF5puXv2jcW9AsLBsEAONk0otjPq
TqqBnk7epjGWqlU6tgM5ZkG5inpXfuV99ig3nhNpyolYZHWBKlvKOAiif9HMJpkMRNxLXdYwjfbh
fv7HWeZ1mWrZsfFm/8bKClkNqB/KO3y2iB0T1BZYfGqLjQ9xdRNifeER803WLNZTRqRU/h/MikOq
hDDzasXMnXS4MtkUY91wt7lRr/TQ5jsLG0ogDyqEjZWLhbOONZ86vH116KwtmW8c1twvoGd4oJUl
tX6+UPntwY3cGZ9eSNlhMp4CZBxoskIVaeN4UPlSyxzCE1exWJqleAU/5Ak2LcgEr2dxGiYNEZsb
wYja3t7oKhOFwa7Ef34rzfaqjB55Zg2Mf2SX1Nz/hcRC/p/YQNlh1NA93lTmJjTGKpkYy1cr+EWy
xcdA+p+OnlZRegxH5hFIfn5LEfJAts4NNHtWulpCJqTanhxr3yX9mNSZZmQg+tmS5SfCV9Mh1+p1
ANgCBIyRXEHifBkGtpDqTJ/OtZnYs/wRyO77IdpXfCZwFuhpVOo1hy1VGrv6ZbfKxVh4v1+ordtG
T2vAWx6dJOowi1dP4t5H0bYywTaBP3xToJrETWZJw1WKopVAE3BRhrWANQ7ebkugsLt2SX4fbN5J
lx1RdDH5HmoDqnu0otYsMJQif88gehJ37wsH84rNExKbyuenseSjWmwtkgukidxug6+vO20GqN0H
8oN/GPK9jIw5X+Tlw5fHO4yiiYrfmVx3cjHFiArG+YEw4gL/EMuvccRWgy4B1dd6v/zXV+c0n2N0
fhjMEWuQxIqcyk3FgHHdwIXUpLDEaZ1vL0u453GzYkQjTdJwbxKItfbSu7KV4IMakgep7wVNPRYZ
gJIKxqKL+fNTwmCaPsKgt6CLjAfwa0DeapoIzYE0aJxr2CRHRoQy07zv8W2l3oybEYsM6/VnuqZz
8haUjfcMaYYaOt6Riv6kMXexHXsTw7qnt1w2Y/Gt3ytTavcfAu7hBaZ1bLddPzoKPmP89OqL9qy4
e/56Flok45j33ljL/Ngyc8RWi9CWvxyAJQDUEnT/MeXfbdmzvLiAgvNo2hYdQGudw7dqYeHphiVa
GSiR+Ld71jseO3vudFoP7/yFj1AysDAB1IXL28DLNkTgebOl7O7u+5sYOLb9ugSjKoozt1700yL2
xqMMr9kO7rAXBBgL/Err2odDGh5dde5HiX1Fo3ilG6rbgbmaVyr9KPeCRM2rL92pxm+Qu3GxhlQ1
UEeJlJJJMEj0UVkHW2uorIPEUufAFXr0i75PrKWcTN0j/EJvUpeQANRJrKbOqejLprOPgIjSaTB8
jGjXtk+p+xOXHCCxWUUCT+0UaQVtBLexK9hQ59rMwR5SB1rgPNrPttp/RFDJgaLL6Y6LbqTRVHdn
JzaVLIpzDPrDa6dKVMRw0Fj98jLPwFyGLncanhoJv1q/rEhAYE7gHgVZf7Vu2TWEfKwcb5hVdSzA
Lxpyc0FVg9tRM+wCCN2ozi6ycLxqgna8+PDqkCALm35Qa4m7LyiAHW2JvlINPuCdt8kdJ9MHYEpe
W7VHbYSRJCYYKMovqjjh+cP+AAWx/7h/APhMJUiV+6lNyVISzRAt4fLLUC+evkCso9X2qt6uyGVU
R6gE4yzOZwXLf7Sb4TAAGvbVn7BRjkBLqKtL45vWEjuJHiSHqEIWmHce6qwv9PxNAEz6eI87Juw5
D7/lDcYexA6M3CslbxabEd3fWiMLKQg+3yXqgl2unQHr7GIO8F0e4JAM36nb+X3isNSJsqzRtCWB
fR0tqQljgDX5RoePKZoYLwSTHZhuRY+TYYEfV6z5pdRpqMPzp1cADFWxaya/s6UPNZKNaseq1l5b
p0I+uZRk9IJLaJWEV5YuFcAjHh3dDcQl58cTWUWgq31XcIv+T8uvXB1UljJgwiDd/V6Aus0dhbqz
NnG1LAgwP78FkujBCV2CWxB21ni/AsEw+PwlRKWT6IcURJIWKdNWBkWVVVd63q/672b/S7Rtzc+5
61ByGrRZgGxDnjMjj6V9kzVFoY8KHavxNYol9Y6124cBz1UOkobx0TFlbQoOC3BB9OagY84Fbg7a
MqoZlnUQ+Lg0ZUxhBHwkVX3CMLmej4X1npoNpL/RVzVPt442sQ70S56VlWxXLx/pZm1F9N6yBXc+
2HpE2X8K3VawyQPdrSmRqF0kegKcWUYWhau/wPOKxIMsNEwi6kncT6CM/+s3Zolz9f6JD82E2IUd
XUyMj6U4+VKZ9eL3U2HLQz8d61jZLjeZAGPKvTKU+Y2o0pnorjKTe1s0MMyS5LYtseSKavbw97gn
X661DcCR2I7sOKvd1Z/ifQ2CMAXqmI6wQ5qi1lFIqlQenEwzB9g2T2bQAQV8VQU2Oc5VcdzdqMfk
ace+++Lo0mxMKyhuTYyV49czLJff0mZs2hBZmJe4RfohECUu4l+NfPnX6YSjJFaIfEu6Lekn+w7H
XxI2mmSRipW8qbxBrH1MLxnH9AvjW0qE2hFyJCWHmSvK9nYEY4eKToR+C9Mw/h7aLSH/lDad4F9R
V/KnaGpjVn4UHFF3TmSEY/n/rl0puWPyOrXYSA/HlvSqaURv+GzhjL808tWLUB3hWG5+NsiGtNhp
6830wBd1OM1oTeQYzLIkrbAOPGT8kJRg6e7r69h9lE7M+oBn2CVFwhhGS2KZKIsuFejsGD+oqgdq
T1I92RqlJ9jedVkWeNeXvepVlGOUD0VR06mpMkyxLSENbCwpo5TdwfWReb3q8KtenMzw8Osu/aJa
HD76ZBiRN71qCys9GXbKuglthnEcuSSgE/0vqjgi6HRH2tDAZZpMOJQXB85hy5zOTUCBqvD4llEE
pM/6ZGHy2nwY62ZXQ44yhucngBbsba84kbdmgPgcJwXLdu7BD0JWHA9gGjJm0u2mbLKimSOEjnsl
BR6T0k5K3spRJJ9b/USgQd4SrWMEnXhrW8YyY+vpJte6ODcKtq4GQ9tssxJDAegAAJ6Mmcb1pU6R
/c+HFDhNn3PdTAWbwvFWxK/6/d89U/I6K5opgDJjOhZL16/0viapKPRmPJC/2HDPeigVdRKjNxEe
fN0mwkWYCM0OLqVWJY+UHBBrj8V38kc8r1vaJ6t0GfR/NrYlTg6/8FZ9i+K0d8WfzMgETFk79WFB
1ojJYzd6jsdk8/emeu48cx3kXVVb8VVJASjWNFQTPVzNeHK4i3wBt+jkqdXqqdarpy/huottGYe8
azlq99mBQK6WdcZvCN51tNDZ2F2ritsKCSRNltRs/KHFPl/K8dAvgSWluNMlNSjRPRUKTlAsRtUE
t3g7vlMB3cOaoKKlet+ErRjKzbtsPTUK4R8xKBgaNUIQrekx3kn4JMgz+5ueYGWNZtnuoqoFHkFp
JgPNqPVN1Z87eATGcfFZ42pWaiRLHIeomovfF3nxxuzScIQYgwDQdB+d2daPYfeTP/Ot07gvsaNf
AGriFNXrdiervmunp1SbWQKEnLb1Cxt06arLxJot6Q2xNbQousGikrlnyIA0cZuqPtNf2/yTddsu
4otc26KV2RtsG3ursYRmOddqU2ps3qEBit1PeuJBH64Pmus15d051QPrFdAFbn9IAS0UxlNnq/Yh
tZAaChWfqWYtg3XNPHtRTvlJcINrMpe6nQgseIMNFyKEk59NqfP5ZsIR3HDbYHMYyCshAXwymRTQ
70m/xRUkMxEHWtu95nOuEQoE83AFOMYx70pVxOQqbVsuGdRXacOsvaImtfgQ6+NEQtrrARuDnoil
/vg1zgZLPceNois7G679Cwuy1HBewZ07FQjGdTin/q0Hk1eEGRqQLgmlVtJf03JT+aJj30/JvdF6
vUHkhz+0jyc81hhLKrQSv+QK6K6Z6AGG3/341Dq02FJWvIgUhlc7Pbm/wVFfgVWP3YKKXGV1wTR/
3Z9gh/uG6GdCWvuYxIZNFzJFuOZwODMZoLrjwEyp4ZBSNCXyqeTAf9LMQZayL/BqLyLAmOrQ3H0v
4Efi6VUmN83XKXB/4hRbTQcATn/QkKO4nOXcASVqqWuk5QXiHykt4vAHH7Q9tDF3L5MHU9F4ka5j
sO1ekaS+odwZ1H0Wnv06OvsqCEKFfGIE284MtrKmeppD6H/phJ6LMRVH0rORuXJuBjaP5k34mJv3
qCxQcZ5DTjpPVsiriNs+f96T4vSiw9FfbHX371PiO+S8Ybhgr05mpLX6gGhvZe+7smjIb9E4Ubiz
InKuTVIcHmQNR6n/g3h3dNYfPGQ7AD8e2Ca07S5inwT9eDh3upauEuPQtFUKvPeR+dH9yrU2K4Nu
GeKA5+f7uL6PswsfUeCNeyGjnOlX5nHMx06Gj39yCvXxbPF/xdCjxGRPmqyRpj5E7R1IgAJti1Lf
gL0kX60cEoTekEqiT9yY2gRsQghuLyDd1K1zZVE3tuult6hWDyQhHAU7uK94UL5OoxUcYjjJ5yVe
lNb9hXa26T2pTRyI91LUsxlaF0WqsY+6bW4Fk7Y6I8Ypj6rZ3Mk3vzOXa7C0Ix8M5ul0mS3sbbWP
wcQbnYpKbpkYqf0Vi0biRNKxY2zMu3LTfLykIiz20zJI3Uiz35DP6ZCJ/zvedEoOhs8AkojyNkI4
6J3xRy4FrhGVYJzxFcWKqFdY8xawpsgzN/GR05y0ni/SpowoGFLBpUoQCjf4QjRaUXOH4RbgTAWR
ARI02UQZRy+oqd5kYeLR5COYW/9WuObYxYkwR8xv/VyYpyT/m+BtYAoFTzBFCAiTdEvoqgGx2kXP
4dK8qHWwT7pi0uq5qDJkmGE4Zum/oPxVBCD7ZjEv30eHjez1V4znavNA6/fCYB2Ty30v6AZgkowY
GhzxWq+uOvtYHjFCHn9YJ1jqy6UUvBGmFnD+LENUvZKGBCxWkusKsATjdf5eesA4X5J9aC1evF1h
/OOUMdJ2l7ewHSjOzlgrni4+9GMIA9hGbhpNqc4uE0on1hxoFpGtmcUAENGoTocwpdvIrLhMhD03
aJrG8snpjTpxv6JG+T5ggxK346dMe7m/3nJjx0248DKnqqvZto8Vu33cXshKS+hER+QLWrTp2cey
CGGrNwy5PfTSxJvF0nxrFJMOdn22Y2h58jyeaVchgZGuonfVBb+KtTOL1mz2Ftdn5cV+tghF5aHw
MBBLCOvgqOfGip0e/1tCPYGB3x59DWb+ik3u4oudIk8P4hOrS2Q2Ild6EwIaKHRKL+GE5TT0cEa3
6rjgjN8F2lMAJIcl0Ce4M6pWtwFB2uHPHYNT4zfO0vY2zSyU1/MwW/CWoA/fMh8OocOQLx9jI/lO
qLNyvKsiHFIMIAH4thAG1YBpS2MEE/TzDL0m4CDhtvLthziMP8rfHQLdJm3bpfbUbueZnX0Ohb0B
nfIRJEz2AEYeOAsUvwL/O/yi5w5Mw7B7W92FZgCKQfk9f10WGE6+8SPZOcFpCZmFXn0Vj5TqI5d+
HW99paiIH5C6XS9haaU9rOup/sTVHef89zR/v7BZuF7W+MQrqwsD4ZP01rBsC3gjE2Eay67nO/ms
9Tc7yyr4YHHg64TIcuAwidI4Hq264yDYKkE+c8fdwt386qAN390CUTz7B3G0wpguMHl+pyC4Z2xC
c7A6Tqi9nmBjEvC3Dx6enwBoxik4bhsP7nCqhGsM5iebvNjTF3c/w4aIX3AyDeZO6nNJwOsMDhTo
BkiSDaekPfAEpgrmYNJ1JDUxPSRepBzAKYza5g2+fCr7fovbnOKmVIhHf6Tt3Fn2d8O8bBX7Vg/a
ALrS1epOJcPKGp5ilsGcskMtUYHojMDRC3x7e2a6/dSNg2LHL+64BA2uQc134TF34NRub+M7lO98
5Fc7ZQWRDNb1XpnO9VY8I5Uj/qiNSYaqZObWec5r8E0y5u8tdm8rgHMar0NZEk5bVJe2O3jwlglo
yOw2Eq48ofD5g5q3n39cdyRVa06VjTFNi7de3HA1Uasx51iV9w+vqvSnOJvXKS5b/VRF1xioYuJn
Ct5MsyUGaCXhz2vH8U5cPHCYc0/61WVvf6Vvhs6nRuHMdIt8u8tc2XhNIReJpjhCFfQLZmOHPLAR
+tSI4qrkN59IZUFwIL/cyf2RJg73Xxr9DhzXrTwIDzrTEfD5HhhrfHtNLGwgwnR3+FGROcOfa1wP
KgggFjC3WO+oFWWQGnaHWuLg6qa15VpuTWJ8JiJ2uuZXgMhpI4aJI3Zth/Qoi1KU2Nwh+pGz7tqj
Ah4JjC52Bc0Uyy/hTshhMEP1EDQfwXlaPssr1lLG6pLEcC12JekLb0YvFoiB9iGTOqI25W8gZcNY
eUu1uYbfDQI954YrO+Pnzs2GuegqE/cOhyEd3rYN6uCFIJvdcfQI7RWhTvL2kHn5NPFFEED5dOEh
XZZgMRt1BmoMUnaRFF7xSVR99j1xAkz5QTumeEmmQqnPEFr/L84sChdohdQRjQpKt2xD0HELDCtZ
Xy05buEY4FlIgNpvpvOR4Hi9dqdprT/AfM1Am+c0C2fd81XgRRPMWkxz4i2q475lzx9naTM3f3a6
r0O2XpfGxZj20BcvJRGlNHglp7A4K2lBlAqrIuxVlV8r1bgg+oDXvloPoMGkqVt9OLMjLLIqDhi6
CCFnywZQnwrz8EWQ/0UFbPfQXNdV/LlJwVqrn1uOtVXYxXv3oFivPDq/tgMN338ZINrHNq3ceDy7
3yAVkO2bAKLRPWt5hqh+KHG2CX/zM4GbIDF/MQ+TVTEV0YzxC2PAeACBv0Op0w1MwRk2PKOauNyd
flmwART3yb7KwaUmsD9DkZd31t9pG1A19NmTA8nswOxEROuY9zfkL313xcTUsGmRW35xUUkz5StG
vp9EN14PT9+7Cn8/v4CcaU6cgYR6reFCHQaTwonrSNhcDS1TQSYY8NE027aoS7VKvz/Us+0JNMeN
CKf/ibyuMlCoeT95xnJhcH3XVNdmjOFIJWS2Rkpn3GCVZT5lwFaeAzLfH0/z91knrf1fxBkhrp2V
BEcWyxWi2y/7xSl7uIzzhQudvDcuCT+s2YcyrWg05d11EE6Odk63rlnQsi1ZqLW0m1O1LXjajUgg
FY5aJ1OR4wO6lpdPRzn/3Sl2EDEnsKVQ15P5hGeEYTMAJQMr3wLuNbuskvSiM2LNufyt8bplCx8b
y7TB0x5JwomuBxlf0wHt5mZ0/ID7PNkHk14QFTmbkeMULr5lXU80kSmyx9csjYLu/hwtFZA0ZQVi
YDFjhKP8HTivuVwckTkINajdyVLVU4AA/yjQS++tLMatnzt5KfhEjyyF9rif1W91EAVUXrwFd9N2
j+9YHoOOhddOUnOk14LCGgWLS8ygS78XJhaAWjS1TJQKE1P8KXiWEyqOAkASv8bxw757xGnN0Qn1
GxW8iAYW8xF4oVjoBZ/7bLsk9sQ8aIcPAwokgpVEZgxj2/8HJ1nBi7MqlMEGkXf5EZJUbB7RMd0T
G5QaFOdXJpe5EhMSttOZhg1jplXu2S1YhL8Dr0i5USXj5dwi7iFUri6J2eYb608z880WJ4A4fi2r
/tYq2QKb+4i/XeVvDmyuToQJdQSw7ggHG0lG7NLG5Rw1vAuECAwnOTYnBUU4Iv8F6XRRuhZD36i8
rhIRZi/exhWS1JRDjF6LfhZi14Jumq0GKL2grhWhyvLzs6QFlyAVyJZm497fay0TP0Eq/atSw8ck
ZwNCI2RSpiVKTM+dZNBD+/MI4mioccS9irmpw0PpIYja20M7JVslSwMeQfzgTPcnZ8aNWRe2Trol
ls8DfBLY+YPJUKwpvaRIqaDMG3OpocSF3FmojoUZLzTkZlYITpVU5DGPRP+NC+ZC7h91jXMOSvNf
lyozpqDC7ensgCplLokYUdVLx9q1TmqqklwcVyku6CksCK25aqvVFWG1UuHWP1wRE8DjQeaaEBHx
H5WAUr6ABLjgvoH5mygQeskq2I/Rra4b86uP9H2AtlBHQGU9RlI85Wptwtg9g9JpGHH8e5NbtIr1
fyGF9Em73n+WccZETnfD2ggUIKzi10h1oP8RINlIyEVLUQ2Wxy4g9uSWryttVP5MLPWdRi7xeAQ8
sb+FG2iqc/mWdn9iasBTBzO4nIYrcvK49WeROf4V400LTLDIh2RIzEfJ7FqBv9yy8lHdefQxgRTc
2s6n1H5YMHh3KGw3lcVfqTHm+sBNYXbN4IjPTupk9i2PK7opYmhgdaS6gX/wBjtRWddeR8x+tswK
eegTvRz/0Iu4eaG/90SUAx2iBnWbzVmUOXfNLBjtBR9gh+IuxlZMKsJ1vZfSkqTiMI2LyG5HKeqP
QC9s5DgfOjc7LuRHskQ4AwQBWOnDOtr55BliRTeRtpJXwLV4tOvGZVzQIvZb0zGtL5v5u17CT3Wo
FoUjmW5X97WGZc9y4dNPxUXhwo0OB16mxQ62hukZ6RZhczgwdfSigLnHVoFy9XsrTCCPK1QAe5TY
z3xs1E/mbVzDSVpnR76uVr5BB92HpyqjFtzKUVhpGf4wEqpZH2Onaj0z+Am5ZpaikdFThe6jTQiv
Zm5R8Gq+YOlWjvwdvXN+g0oC1j4y4aVN121PYej7ApPsoXz1rhOu94dtwJuwoawBI4SdYHBlu1tO
1BVv+M+4jErZ6tLa5KGUTX4ElNis9D0KEo7F+tOIkXm8YuO7NeY+cLnZpAaRwlPb3T+rVbfMg5qt
+OtOW0NfVs7/crrwtbBz71vL860ueU1cdchfkhLj4tWiGTNKZ6TPAC3nMsyxPrzcuSo8KH0jrVA1
WOoR2mON8i8vI/j+pUOQYaurHYy9cBuFp3qVzudbIm1NWyThmi3M91l1h2KltbL4zFa8NrDzOJM5
8jchIrnmfOdilekFbhiPF1Zxuvu6cQxljsiBqJtv7294bG3R/KQrihe512DeEoCikqi8h7874W6Y
ANBT6TCW/nk/dQCe7VO37tBjcN7qBTGBr4KF3iIKQTQcUpTwFNzL2FgNonrDbuy+S0wAR5MUJ6wj
ctnLz0faukZARnHRMru5sIf0VdC/alRn6snDkcZw3TmkQ28naF+k3uPy5JsUy4wofqJwrKjGyvE0
McTgzvpF4hNs2IeQhzWVLVRUAiXR3XQVM8Ic22hgMu5r/cGuZxkUm9gY9MtA2Ra7nSzQ3NTJ5h4T
SRmXxftIuZadgDt03LcY8SfqRpZEDrKyC9Yk7aCeIX5myG/t5fDBNBMONMWhfxgIk54IVtx87Hlw
4TtKa7sSK+Y3jixvnuZpEKcCrLRr1H4qGM0XmTM90ldqXV5B+DBm52no3q4xtwM4UKy5DVO02C0n
Tvlcmruu14P9MzHlw+ZkD2p6ORpJHxmzTyKDvRvgUGZ1vBaDZsWucZn+RJdyo4feTeEOOZJd1mHg
oCj6f75v3AMe3dUQJfflArySFjTUHbtQR0CreTNex2fbocgaC/JSK5nDo36vUGz5oYUYEj98siBy
lbpRoqSaCWKDuaAlCrqcok2UC1gufFsFWCeSfj0ewVPkIqslJESHDsG8rgfOvA0axe+0Ewn2Nwv9
vk0bB53vYuC1YBbOci7fG2FLSKkBlnKKOJiSjqgAie+7cn+yTM/hdPY+jicrxEXBfG4IkTn1CuBt
TvTM5o3WOUMgxXInhHbaqZlh6ZxEzLEx0psFE0BFdg/9SQd2vYer3jL8v8sFzJC2xZjLOzinWTF0
zm4tuigXKRG3eI5Jr+bD+6yPl178PJT3wKCjp0HiBeEmz74U8vxsYQITICwro5shT76CiUc0HNVL
r48CuKTpR1AHk4n7rjmQHOctivqPZwUMAhgP5MnZ1D/bi1ZuG/H8cb6fOtFgL4WXhcSXpshxLfxA
LL0LebQDgtFL8Zu8NBIjP9NY5RgfsNROtmybui3BWZWjAxDIgGrSypsrhRyhhGnRHZg62o4K9VR3
gcnUTJHUjUOYv55TGrhLzc1SnhbNlyqJYUTX+tW+c1DU4gsRtFDchH90gojNEyCAPXISEusE4+zu
BdESZ4XsplvL6BVenHkDvWW6aO27CIXDU996MRAkm6E8VPaOiby+l2cfLnxBJR2wnxO3K85EJ31P
m+UkEcztmp4d/cm/a9qCxQArFXv4hXCS1PRXHU9TLM387k5fH4T/5PTW8Xo5tsA50cA4RkIhUifg
eWPf4rZaL7IkQrhI4NddjvX+qRQJifXHO0IyEN5sA9Ui4Xu+Ldnf+cS8CmxfvO7EN2tUXWtWsKAF
Vk5t/zpSaONSUPuXkmvqCMKjKH5wE7Q9sY53vCAxfqEmiquBn7c6Bqk2pQ7vvrCw6j29sW/nkajz
Q12K9C38j4pmfSaCUuoVeddxYzJveY+vYlmzSt5zVYmSUAn66m0YlF9PcfZG6fdNayO6ha0Y2Efi
11DNUgQ1N/AnErt7wE37BeuJ9jnHO2t9PFxivwWnT/yc34GxrUJUGczHmzO0ezSnPnSHk6hMZ1++
DUWP9f8PYeEmeUXzNXFwHF9a4M53eGng8yAA76ImOxNFEbUQ3ONF5Nr8D8x0SnPNTPI0Yl6mHhnG
foPqvYgs6ZuycOLhegyNT4iq9iKjEuWEzVNtiugymB64uoSZqiYu/hYrvGP5B0yuGIABNp82gIjX
6raaOWF03obM4RqKlUU7EhzPn5miMRB1yIgT8JCNdPbWHHTMkJS6gHmKfW3qgbESyFKNv/UECjwN
CmFvVnxLJM23ONmvikO621BPwt9JETJR5NlTrQ3QFbA6IEeOM+wFDpRpj1btjX0eFJZZLbOjlPvg
KsrPVKmhP2QR3ZXq75N1QHKhz7och7zvWXkJKQSdBWMCF+vQsPnPGax/aNn764ODHiXwJRFa/vob
es15pOfvBw9Ntv7Fwcc0ugGZ9x+zm4KBjkTobTn5Y68XQ6g+l4mn9NtAlCC/6cflAtzFbRlmDBu6
rtHbT19x3Jlv7BDXVGNZyrgry7uScQrkGpOyCrbUdKeBHY2Ys30aUZ8zKnBDMkpWg4xBpYpaq+tz
DSkrgPuvt9NatVgA+5aZpLI4fIxRt9tf/LKgTcMA9YKKZqztti92J+hMifxR/hJN0ovhcuS2WFLA
t/q0OhbBbAnggGTenIcEGsWmSMws0kU+9scYVBN3IvZQVf1at8lZKocluTF/mQ2bHPiUm9gJj88N
hm75i7CwDffNYX7hn3tTpE2KeXMNwrusPB4l5TQcbKW6I7utyeXgMQmibIQrk4u0qDKKe7a0RyuB
aFiLVguSxkfm4t5Tei0/ntALEBMtVW1bKJonmMawHBODsELSnQnlJ/aTKZ4z+KQ3TF4LIa0ZkDIs
8NLOQeHT9PI3lQLiBth+bdFi2TBhXnPxaAVFFBevB+vmOqXxqk4Z1MBGLRQ3TwLxlTCn2EniHTwR
f+eyrTtRtL0FeJew5zsVexmhu+42dL6ifC11I1m++6xjci+AqfOZ0wfBJ2faaDRfT7kiWaJgpHj1
xxaJceHH9HUGGF0mSuCR8pjthmVyWpQZ5Uj9D/uiDozGJaRZbxC/OwiD8UnSbr3Z7w9D2KTyctbS
MPmsUYlqC5p5XohKyTvqxMa+AxfxMF2EpZdgVkFXeySHTJ++fWMbmyi7ofCX72kXLIMz8IEY65F1
KpcICf6871MfaU7OQc3GOpY9NqR8o1/0iYKkCeHFeOSoQyeRBPLdgH+EyURMbaQWCXYEN17V+YiA
sYaGdt1UMS8oAm2l9AEz2zY6ZFc+ATR/k9nqvSYkgBSdV1iv4VvAdUCDb+zYIN0kr2uWpkwaGOxV
6vG2rYzPLGCNk9tPaq9Pieg9b/HgNLDWmZrlIAeK8lNW2eObzQu8dT2c3jmXbX0g/OSwKtYt8pIS
kzixdmDVTAeo3PTGY1dZ5BZnYP+pI42O3WoQP4AHt7PMoC2oOKitl/SaZot0naIWhbRWrSctcNLr
ZbyoQC7Zgndk92Zj7b8bzGg3n6johuYCN3/8dzcNk3HcB/+zCRMkLX0PDttS4E1vdVt7vGuckwZM
+otaauqA67cnKaORFv0T/ss72MyPaSdd7pLZEuWeBT+RedUZdXwnPU7SN0biOu4p7MSS8I2GW6WL
P1atR5ju+BXinUzcWFYGOj8OjCRYMRs16MQvOOmvggWK32MNbQ7OIbhbrfUSdWfWjqNiw/D1zFOn
rF2w+IW2j6jPprlGoKrCu2orVBvEUhYQvyOGJjoNIzI1OdYWbH0v6j+VJcXvpI0QuSs81fwYEakC
fkB/c5ujZEIo/fO5rzek8r8lNt2N6XIqIZCYVugcNbgsfVJ6eywyqeqKoMtGq22bht+n/zS/EJCz
3081vKePogAlGawp57bOhGtxjM13EeC8LIbSXAv/9+gLDVFmlfwSbc6mSUpVTH8rjqofmBeKq61g
4fyQH3E4xd4smfRKM36UFDPJod096U+8cB5JcvlekhRfYj98caGiwibDgx9RtXgNsfk/qgkm/vqw
UQ3MsPcqVqKyrasLZJ+thL3Bm0y+NaAwEibnWwrb64IjIPVdSiDVdshl3mSbufGgQgAWHpuAIDqZ
Xw7COO84Iiojmx6ibSKzD932f7s28vXbmNTyGb06N6b1eV4FzXmpXHFuKBkOqVZPJVt80puF9QiF
gk9qWJzX1/Tm2n+ReCtX+AriygssMBcft74KhMRxOslr7nyfKvSbJzYolGIfw8DLY0M6w5j1FoSt
YtidwgiPGXqJSxY2uoNe9d3vbpF4r5OLBxEQcNNMgwG4pO+SvJ+eOAk307jH5oBrQwumal9f8zCR
SCZCk11D6Dk90E02unAZgfWUIgb5O7sDxQrUbykj+gJvU9+iDtU/+t1S9EMP1QrGvBd6nh7FOdba
dZcyRIt/0536gxQptR+nZvhxQEnNbiEY8vRgxWCh1VoRTWfsqzdB99Gi4HZ2ejDkSrlJfCyLRX5y
hlGthnudWDUFtBbL6j1ynrtgu68+k4r+OiGuZfZx5HQqgtm8XcbTFrhGZDGVSZyiycSZELpDaAb0
igU8a/GRfU38oA3mZpYlDcsfrbHaExyM7gDBUr9rVZjV+e5k6BkFfY5SJT+iZvzCTxUSolVJ2+cY
CMkt3cYxxOAZb6Dd/hI610PsOuP6DcTk8ZgMyuHlMMeLmcVcYPXtt/Fv38m8278kepB/ARJR2wD2
cXjOf0nmpau3F+ClSnAvJ3W/EzW8qY4kI4k05DROaKPt9XtTXgDpqk0SrdFVANa3/FvhHVMpy038
tQ5UPf/5qKl37vmoODzrZrbM+7pc7EBofghZ25ZGIXmW7/kvW4paD7Vf8lkUnyI63HFidYEwEcGB
3Nkk2xj/n01m7IsK/mJzHeVMqp7+UvMIHOy8rlrKv8Nt63As2Kb6/gbm+mNGnpy+3fgA0IUHm8PM
IoWZANLTnlkQdCYBrPNoRcmNDQdw4HpD9fcNaP8qYCIioGX551Dt/5w71KKocSxfvtEVV9oZ7oOh
0xIDsNkunQvOBCdoRurcOvjSQorwYqLSJj7ldC/jk/F8djgn66qSZ0ggYLGlCl3O82jKsgEYygRH
dcisi4ld53p3o8zuWAiUkgOuMZD5F3EeUEMIZEwH5j4wqX4n288Q22FNROU4d5iOJUM4k5cs3w7z
tnatrS11D94NbP67nOxC+2PK19VNegP1AyNi73zan6LlQmqR2etkJDaLtkSyQlTEdWp8A4H6eqP6
hR2cg33I4F59xs1/BWDmiFHlU2uUATzyohdpNc9+fDK4WtYLxx/p9VR3XR6lVXLwDEo7/+B5P8Fd
vr2OvjdLwipT+dE2mVDjvjj2gK2QDiZ95aBaYAivGrjKziYwBJ++V0Ky1K1cHY67enrUFWaPgEgr
UHVH/iYaTT2qDHJHr5/+JLq7+TtKFeTIObpdjbtcb7zMk5MiCZXBioh15HZSjc7KF7xzM2tkQDCN
NjmAzPw21C8E422+z1bWrmtnazKeHz6xyoSLY1W1rViy3N13MHkYmQvq1EqnRPkRnJjNDZQ53Epl
IzA15fbA9WOQORmdDAez18SZxROKIyusDLbqMtYOdGbEXl7vXSG/ubVo4fALOMPCvXaKO0R8iDwu
Sd88+K3NECi6H/H3Cp13GuH2B09A1vwD/sjMe5eX42HiOtO+Z6HXE97801BlWs14qeL8+bl8mv76
BkWuUY7S6k+FhPsqd/4Bhv4YiTDO0PwBark9IL1o5rE9ko95W4Im3SfhhZ7BONl4FEAxeNN3/vov
fNYPf7VmOEXWx7TH4OsSjeVMr4Op41UCrKcvK7S1YC692uYzeGx7X8hUUhFAnHwMjYimqpQF2n4s
PWu7ROMJrzn75QgXF1GCDjntObBmRoUl68GGWoDYSgTjdVjLK8wEZmw/mCReDheoWzxcC6VoCo5I
ssSkYCNnn+dfZ0QSJPVLssD5d3u5c2Mgrx5KFqawMltGvsL8LQllNi+QRN4hd5eC/+vbkOO8OM2j
si+zX4Qw/k5dU21au9P8NSXUZmsANFbZVWU1zrAyQy+0v3tKs88J66tzbeybg8Ol9u6nsnIHdSJZ
Q0Lq7Xl8agggxT/+va4bnraF/BKOxkWcQTIvR3EwUikVfBSq//JQlBXPCeyCJFNFiyopOkhNkkZN
4skcA3/1vLSd0wPUKseuasylURAnkwkk4aZZRSyuwqRn7uQk721Rlw56SKRHxCmZDTMXHkgFDhPa
Juiyw7cGPQxdsTONguxwfmK4PUrIAVL0SyyvxM5ilf4Ey+JNcfPXTRsty5XY1MoTQcy82rQD4JJz
RbplLNMoZKetNBiXUOqRZyP6Ce9bax+4ZZ+jPl7udBwcFQy5TOdBbJA4Dik7BgHuSKQF5NZ+LX93
NzaBzGWZHvNggQEBa7NuB+TSdwNT0JRIQ6TrVAi+cWKqX8W3DNHfqskymkDxRlA5jO2wDYN3xutC
Vcc8JeYf7AuSyFa0+CHxae2MyqGQVfsmSA31ghjH1xrCEISXBDLvuAAYOvhVyz1/jNwNhWPicjbF
x7WV1wfk0vdxl2jhXtgqc57bcfA8J+M63oSqt2dC3aDgO6CBjet9tmNVtEOiuQSltzkDCCR+AmRl
KRskoPa4DbD4bfaB9OXT6s08Qjro6/8i4BXVfUadhGjtgwy2W96BqLHpqr6F5qda4w+hrIPEWR79
FKPoqDs2AuUNIbGDzosPwvTvET7EAAdZpA6eo4LAS7RDWhADIy5m8aasVcH0Qt/uwpXbepvrqc5Z
XAPv6kcMGSc58zfqBiUXN+Cd2qCFl4IWAcNIWeviq52GbmmTlEnUQP/AmRe5SOL/AakWUZXNHRLH
BxrYxQ4LAd7xAZDiVTh1tLiA9VDkx1RUagZLos8ndWUyGCNpxN9mEeGzvx7ioRuKvmZoOhrVTYal
MHrNxuN1oFXx+mAzwPpFAdw+UuzTewja9pOsF1LhuZ/AJWPyFX1xyjM8cpUmhvI3ckq9HegHMfqy
2dL8PI5VXX0TjcS8Z2Ou9dFRm/un4j3iJj530f3qXPQisg8jhwQ16RKBel8JNkbd7KOpOsPyn6Fp
bYcN+h2uTayLSmtJzFpNDAQVAUIu1WuS9rqU3riGj2yy0d8qJFyvrw8C2dcpK/cXc2hAa2Q375gu
FNZrNn1jY48kKg4/1DsADvCRM0mAZ31nzrhDMimhnd5/yOjrw7NdnMKBpf0RJxopxLj1kHKarZQy
PXcQ+wvRIC7cAG7QMhYz8vLVXjRpElnkTyoA6MV5xkzP5gjMXKHKCwTHDl6BqwHeGIncQRwbB1hX
2Yf49Vj8mGVcSq6btTUDFeolMc+YZe63G03h2CTtvUZhSNT9432B1auKk7KGbf22r4Ufaqg2SV5Q
yUe+WUypTuHTLfGD2QjlCnYtrIEmhKJy4DgeJ5BQ8PkylWfjrUSnH0SQAQuT2KdP4bQXktxF5eSi
WAxPXohYxnhGPm7AQiMSK739UIllYTZuInBAgZRbbwhVPMBXJIwrkyxCDPOcnUdJ/W1wnFPTHrR+
yTTePZ5ZNE0CaSAXWsySgOdbpxu/iImazkNVLNqNRVrHDB470DAasEzUEclUhvZhg5Bs9gVqkxgH
xjDo8aT+imXaWo/kDnsDPXEDx7loSodSgK01UJhEqzC+g6gJagVMpJdhomxji0x0a0rNgsratJpk
29+fHOKiJv1WaY+lbtyJeLXgTwPjiMYURVVVeuJK9tOlykXpkZq1013Jt7vp+69wf1ATvV7GHE2i
XfhhBFwB1vF3vS1uqr/qOgvG/w/xeRtoR6oIPi6wr64HZVYlrL/99DpnsArRBozC+AjUCPL0C0Lv
Vo8kj8EtS3CGY9zrn0IGh7scRVBmBWcZrTQLPceUifZfvI2f9o2XBOui3drLALX8Sk8jUA7/hHCW
jaob1iUa9Q7xQqrVpB9zQnErtNnDIf+s7Zli7So5bZVrFYrlM3HVsXTjs4XZxVamBODdBz0t6Kcj
nHr37Qzsp3v9WvioXoRzzqiqhzpTveo1MbDZBzTUo4or9ARBD6eiXJaO4T109GOrdlczoAlNO2Nn
nnr5jPOoL2RqtlBoJiG3aHT+fdKIxA8twEPeNAJZtilAwbg7gRD77jDQ3qLtOVTWSE+AzY39FUmg
j+sWb5G+4IEMnt0WIaZuRiBFvE1Uh6iWoC1Z3csqPi6gfhV9nSsjN0gvtC8ihHXWE9de+r5hTyOP
rl3wrI9Iqm5hCj9wr5PaoYF+YkjpgN13QzSE7pWn5YK2LvMY9hCCy9I/HLCdOy6oQCk+hkHCF4W1
0GA1SAb4REi2gZ2Se+i8bRJ2Zr8Lh6X04lxD7lI6km2q3M1DrWJMRcfoBuEFBkAGJJUwTgiQh+aP
iOvNc/lokBeeCdy7lxUcWG1iVWIhlZTH5Q0fBPGfJXObeMuYR6+3H8xWXUuf7ExQXuiIp27uyySB
LbGlfwO5ENDeO2DDobwbelUrI3vPI7M+RKnPMFEQtfsi3gV4b/MqvMWGkf5s7+PapLtWot+5TzxL
sg8G9aW2Z07I0d7M3jZookGWyXV4DbDld+61eRQePzZxReRRTweaDZXQFlDWe285Z43S+dld75Jz
r0ZXUm6+tU10s8GZlDLM7hKyA/30hAE86p3PO6wf56JbnO1Fo6tJgbnu23eGmoIy1yt0VgY3ZfN5
CBoJ4FWfyM96or/FZ+PLGzSj1K0MY1qSinyg++2Os+2uPowAT3WlRI/B20ghg/DKt+e438mLEWlz
NbJFgaIJcjSMXXrQujuF6+7NAfTqzkncfakwwtJ9/hQriLXh7//+8Q/LuqNK3YL5IvnVL/bIOtUn
5cePuDIU98M6oMXm3Io98epseqPpSbEAwG3G5WPssZu864FwkXkyUyRKPiBRYvHHjcoL0DCznMTd
Nhf15ZA2NfX5LYCo+1+Nagn45krNHiKoT+UBzbCjOAx3uM+QhDDveYL6z7EgGYP33QnSJRjg8//2
eELta9BAfl0lNPeBzAiGvQpfngc2+OnguRiVyfUBVdELwdkVkwJ3o8jGTzfJTP/j/8zLMCiDveEj
rEe3XJ4ZQaCtgPxdz8VT2U9ZVnuuxVMLYjGWwbmtAYZk2bHuAHCF2F4LxYsZYjrrajlBO8LsZrg6
V/YuvW7dl4ThyOP8HofWBHG+R6sVKcSepELSbWqUH9epi0l2RZdiaJ/qHOOFPzWM56bPj0VM+O4F
nfb/ELRqADdSHBfDIB7SW2acQPxnfGOM2HtD2VzVPQjaAwWms60SCRnus4gm9fW9oNjWgFMyC/h1
6izko8ebtF0JtNbMjh9DadHay+EDJvfa0OWvVrMYOS7XfwOsWqlXDpYqo5q8nqQ2nZ+vz/rSHLlU
qhLnSssN4+5qkMNrduEcr6i6lvx7I49Ume+klOQ7odVp0NOYrWStbJwIFUaww95Hkx9vosg2m23v
K5rV2b6NRWosnPnCDXDXxsq3HoZu59iUEz2GVo3pOA5JJDhzKaDdwZFXcVomi4VQcpF6nT+OHMFv
svYafYCGQ2yphyTxZY0498SFs/04WFcm0RdqTc+LJZm14HDwhdYLkWBUR5cJxkPxSXuhUPp2zb2p
7ZjC8ixG9oQABXV7pciXqwf0oodLhJ58enJnPhPLGqeBnukzmb/bvyNYjtdUkoOArF/bsRINJqJ8
H82BeuaiFVsUOeiaRSX2OAU4nHvcEdY+cAqzBY6wAXUyNdHZniV6ULgEuIzbfbyvGYK2VY8OVnPT
SdiwIZ8sLPIQqOuYn30zoVvAjstCumDHX6VSBN2n25r7YimKrxpNcpt/wQpf7B8qzu1KVogH/JWf
8YNDucSYUsuCDRBaJmntqrxG5S6gCW4zgKKexW3UElk+Puw9BSZUNGCm6KcM6bW7rNOSNkkmEhLj
Buh4una89cBAixWWzJ6+RFGc/MiwaYmBTX/Ys7vQJZSk83YaVcfA4jehkJuus/pFBomOBrHkN41Z
6qxoGwFA3767UzdowS2phIvMsRESZKA8PCkcD6j07IO/9P5JK1nACK0RKZeK522NJ7h/G1kIKpLu
kRjbAPHSqonll89XE37a9CUCbGnwypVc8S5kR5Uj7QvCZr4IRbxjO/tOjJATbfJiaN4/nl2eYYU/
j07pKQeaDiDrHC4M//a3O7SGX29kVWbhFjgi5oFDKMd7ssLluXumOE48+CynVE28OKflkWqo09yJ
mIQ2B9zl3x1WWrhxz0C8lCwbLT2ipymuXnC0MUNMOFzoMSxN3D14/9aSDMY6EFjQHxIVBtAi237t
UkPi4bwN+uOOmjGJAdBaOIU2hjYHVpIhLrxzIGirFh2/A81e5+dx5UU2ksXpIz1BhgxVL8dgBFx8
V20Mdu7pFAijtuLohk8//KRxp/oOsHNN3ttBV9zpC1mF6ySkiO1uBAeDekFMzp4F5CyYTQtI70md
YhxsuERxVJwJoE9zYFuihFQKUfLV+Kkqo1olwLqr2q/C/iFf9G1sT181lplAYCAkon/rnN5eMwn+
hSgga42oNSkQQOlt+o71F+EAE4iFWW3jneaNHq12puOSzXxx0ZIhX2I08lj2arnoNE0zvSBAXcFk
L6T5tZu8ZA7JrkkTE97bohqyyZe5m6u+ndyNS7BhZ0ElpMO61Q2zEuWJ0yylJdgetHVsEsLflSRL
riJLois8mnXLl77FezL0svoqTJfLx71aSoFTjpm0tytQ4IBThtobFI4JqzoI0yfwAKGOEq34oKuO
x2TfCyDIXmypw46Ecq9ndDyvYlRSCe3svNgczwwxEGJ369pvsiYn7QsOGI8lTfb7MQI7KmI0/K6x
PwZiz3p8wlyyv2c4y2bX5eYpKBXEbZ/20rBAfJ0lHK4tMXa9+Rm28MEJCXrZ0OhyXmRJM1m0tuV7
qnrNAre63qKo1xpjfAQDSgjgAsfM4D0MiOeDiQgZa0Nw69jWKepQUaWH7HeqChm63snr2jdUPyse
mdXBMK9sbDTNnRs3yUgyC6K+f+dY6A1pf2KZ9gBIKmnRh0p90+WeLkNSTKKgPu7LtFCp6U4ss73f
a58ww7CHptxa/Z/ipRcDJ7bXG5Jdl0j1QD04RhZNCgHTdifBhd+S5dALv188PEtSI+rl0X6Mw1y5
Uahhi/0+146vv0FFO3mQO3vg+NVlPoQSEJmRItjH4FmUGwarONYOoOd2RO8tq7EvcWeBEWy+GgaI
pgp2EO0HmV5D/4uTPSDxRc3tju/CSPCKcgk3mEcjhYUG/FN8S+sVYY/94mSeKpnYuTCD271PfuFa
6XrhnIj+JHQEMaHshcYFgiV0UPTak/DgzKn+e0SVE0I9StIS0HTqVeN/Tf4f+JVZ2g/EynLtXOKv
dTnsQDpHJV4ZRZRvDfBrZeyUcdvQ3CpHlvfmHBcpwce5yIPBtXi89GLJC9Eu/q6XPw/MPUIBugA1
j+VoZgUXg9HJXjZTOqooik0LRU6mQ6Cu5vc4crCtYtDgz87PWTrbPEEfEgEsKKRZLPyAGNIS1yVm
qKLYWv1R+9QURJVDNXC4QCbCsigL1pZftjmysQS8kOnu3SF6VZUMc7RFSzSmzdU8dbkhYNHYSmEH
Ls2lDTvBk6Zo+sTJukAzRdgpsVT+MWjDVwm+uT11WK7nnN6fCjAjo2nzSBBFmMd5MJEbKjeOeIJu
mFg0RbMfI/Yk2vyA7h/mZwMXhLEBS9DNSYvca8gG4fPhe3/W7mY/79eyl35mO9zHexCxCPXnA7DL
FBZVnm6isvKIzrz0ozaytPqleOvaNDeBjjwoK1IG9krLT7EKOI56380LDaIGJPlQZRgCXyfhlUan
zrHepct0AfXBQeJTRtFXghAAs6WV/bF6zEc5yMShghRlzZEMn1IN4WtZv9B0F91wUatUu9ehionn
KYNnp/hjTugV+NkCWzzdLx4I+w8nsh1t64yIIa42R7ReFlGmne3GzE3Y7gLrbWOtSx52qdMD0ETv
oqBM7oLXYa7QOPKe4w4RRFvxRk7eFmlRL/PSPVHbpt4/2qYky2dlvyKfKRGKWVqz3M6hFMtOzvOT
LU013C1aCXBgYiLOrWlsuyIwFXdCCz+Dt8C1VAIZxmtldD6g0ZgYolR/8cFnPCdccQyB5uU4mWbp
vf4rPXwEMUDxQ2s3m4TpmHbzsFAMoXuiBeBoqAOpc6ubQfQzDaZFBjXvkw4KCW5hMjDDBBUYLvKm
sGCgX8A691s75obUwdkl5LrRrHz+eymLpBVjfZu85CrATXDr7Y4CzGU9C8dqhoD0HNXqmTuNUSm7
QCM2CBB8C31Mr+csuaCRqzisK5DSVr2Pf7bPRCAkxH5+1cR3evoUb8OOXXuHJqBydfv/6W+KwkbN
muyo69SMW6wA4KBBu8EDX43YgDBJ4a76HRGdpTA17G9vTDSIpBZQ6iJTXKTRA7YgBUXU7WNxAGPI
f/rGdqk4YB+zILao0BT2K9tdk/910wa9BxM4zFage2CUdKvEnp6nhkLub8omLAAs3HzLj96XOZy8
gBcCTZrvCD/bPDR3KD4Q/8KWLAp8ip1yuZt8fphwkBPWPuH5JI4pg2xJ0eJuwMotvV1wyi5vtr59
ra+HxjkpLoVzO15eSjlFqyaK0NGpwmqm+05BW//uoUMwHvvojhA2iWL64h1EmfUAyM+bi4FySWEW
nVIJbGZd0LtM9/yC5L3mEdRD5jwVWaWcZI0w+F7IBvfAX/MSiLtuVRTSI4bCp6ynfriewqH+QeRu
zPKf8BVpNlfwgsFnPnT/wZuFzn7jrGN/6RiBR74v7xu//uSk3r2WDMp0JGwb+vBAt5EU8/iLkybq
64Rvz0XtmBZe5nMF1iq7fNXNzamPI+TRhtcvaj6e/vPRfaRe/1n0cd9kgBy+uCb9OJ34oGx3iwvk
YPh7JHC6JmwhJ9BBh/5ebQGk41wCagnxfPEz4PnN0gxeh/mexIAcUONabIiHc2Yhv0oA3dUuafWO
mxJPgwPhx6CGHlPkR2hU20nQc7oXhHdsZErm+mGKI1jNFh+uKcStdCZgvEgOjad8zZNo1/HhVQhH
lVbEMkEcTvvuLIZoPHrg7D6awLJM9uGL600fBefugQ07LadI5/i1kLhhx4tikhjRH6Y1E75TpiHZ
Ju1mQDXpY+4FQu2Bm82zQPBJOwcPZBzxid37fREP3i1xkojg9S/2k3QuE42xrVvm0vqRdMWpPvBE
bJ+KDdviYAJXjGdvhk80UB39cwFgShYrlnTSzRmefHynuq7zhHBW6MTAYyTURVNL3YUdpI3NBbRT
W2pramDPPM2G1btJXD4azguJpR7zqTj/oh4JxuMrhJZTypB2DMmtn9MOg1v5uHa47rbsIDGNv3zE
bydgOLA0ViJtmM+f5hU48Yu34QF8MdTYoiAvuKLNXmYlV4sRAwKJcfEtzKNkxxEYj0i1R/Vpr7Up
ezZ1vS+nZdRn6Lj7VlzBg2gV9oWw0YbHEn79qRZW/e7D3mkiNCzIkvuBPS/S8mJ4eF2TClAY7x2O
2I4yZRCnVhgZqDUJVY2ZYQC/9tQloSYHIbs46bSZovOxP7IPWYXGqjWNGUTFBnYp7k9fkptSmMFL
3djMcQ7T9cnecYRzjCckuPKE6xBKRJgjcqOvzoJKXjSPnbnGtWH6XNmfAUbG6Ren+shO2DnQsGMv
X6QUloR5qnHSNOB3DObvC/n+BxQWktSXZn7+HTWzfG9u8X06BKzeqwySfes1nb3ohRVGXoVVUTXX
w5/Jcq7PzrV8zaZhvil0yvJr6ZNynx9GLWKzsnJpCX7bV09in+qWPaokpytVLtuSqSig1kfu+/oP
SmyMAE1qt+NosLJUq5D9Xpu8OxLGR+hOR6SbDhj6JhIjR/VQCNV+2L0a9XpbUAtY24vNKnZIfAAS
uuwuhKeM16gCpuR9Ulf9857xR4+m8g7VHVs4FH2ww3vBDYYEjfnl8cH+TTawyhbWnkb+0kjYo3i0
wgytritFrKQ4+jfUlRuBlooDP3H2jhEcr8NYFhx1rkcqiSsoBU8XH9EOKhs2/+zs697UGF4pqJ4S
PLeq+lQ9F206YorgMlORJVDXq2CMUKr9XsuJ6t+yt8UeuEyyyU/yUF3kNaKJJ9D/pLgYXj8zl1PS
MyY9Ou8pxuSlOU7UUMnkDONHRJrmJqY2kzMQLe4Cova7HrvqeNjFzAMi/SCrH1ydSEFMMl81ezeR
PL1RdnH71zDCbfeZbWU1USTp87L5/IK4auC3jJ1EEnrQBZKwJfvAjh9WN81UGEHbGHxZ8gFOl/JD
0BFEEgBX2pQw2HI3gChpphXVSdJCbM6tPlq2XGFKqUPNaaAbqSfNiqpwukpQl+CCtE78Mg6+NFfy
LjJo/Kz/ncXkS5V4MinZ4DM/cN+UFTnnnpg7m+KO1GAvpLmX/75Q3w/CXFbh7TjFWy6AwzIuCAOy
1zcpqNkfc1Yt60zWrJDCzNoIkZbzTvSIt0bdoSFhODKjksW/WGnXKxthvNKzExEWnx6gSTAhlSWs
JHmVVNjPgW0GKrLHgGdEgbOPexNaDlwrWCcc72JGAv8so70f1xWOSqPNRdTGQABkxIAJBrNbMQsx
I9kiUhB4h37rrbxy5CTb6wiJShNmK68PNooNt8cmnu9ynTRj8M6GCoGbxrbqulh0uAakGbvidlBQ
OUZjr6pbgVcKTMmwSv3S3yJrWXgOFejgAYOw/p95Uab0XDyRWKH2iG7/frT/RB1ItFrZ5cflV1ic
ZW9SdCo6s/xRj2GACmQUeSiatgYMLnnEJln/6OjI4KvxHD2v+JrpBBYHFeHu7t+1O7SyiwefCtRq
zhHaLPXAaFKF9b6y+y2y+9Rv9NdInUEUt/AN0hxTbqyITpUkOD2HVpbfA8UT+VB1Epp8zgv7dAI3
5obNAddkXx9gUA8UIWuAO2lRUQzB/jtISNbIGJFzJBDyRLyIdSzQ1ACBVcQ4agBhZUjsZaBxNkxR
GcELHhDq0WmCLkby7laJVeEtDdrG2XHOzgX9qoCE/25Yl87nmAZO+jQ5a/gfEj8FeXJMtaQMkP2l
O/GzsfXGgnC39fbLvl8b6kW5Fw7Zjgt3HTLnZeIdoDCpDdQYKLOWX03KskoNT1+BMVdvGUPYLzfU
HamR6r/5LkYxEUjggrIPl1prSOBTNI7mEcty027+6txKIYiURp4fNfPrQVR+hyvYktLSWDVgtPdi
6BsYILQgx9MixISbEQmyUsQAThP+PxarkZV6SjAyhXOhsDeaEBRJMpFNORxD/GMGcxbseATfC0bc
ySn7fO8tg7sFfnW/vZDdb7Q85Cj7pqw0n+h8I0pOVh0EC8XfzD/1ZR+EFWYOzuVEb2X2JNzL59cf
qz4VR/bVSdIti+i5iCIV4ZEqnJ8LMxIEtbEbRLKJliltf0Yr5u0Rl+tgK9pXoEtpALFUK1m57Dtl
Y3dEjJj3jOunsz0dMmUtWI33kzh34Y0ZzgOWS8iVOoMp99YHvfjDztjlzL3RRHkDyA1RmXNwVkU7
UGLEraNKLJDGcbKil+5Cu5eZejQ87I8w0xl1avOewP1uN1hwhOzmNyTXDcABL6i0f+I2xwZnbqtt
WJhwLeD6UkQbLwsfg4bv2KWODHIMdl5aOSFkdjUXyrPANdzMAeOhroSUapj+hmogaxs0k3a+vmSo
uh3J33fNA8nKqZITSf0wDMPdt5N6q+M3zKXs7vI2EeRr96l87RNjeCvv/HXQrOmIxI7XF7byAe8o
NFmHOh9ux3nnnF+H9tmQuVhIhGu/0XcAf1sI/NYpxpQzD4RM669R+PdFOzMJywTsgg6oxcsal3P7
tqWATL4F4wmkDPyu0Y5V4sCpeeQ6jMLMsIZD2CFCf/sKweEqv38vg7Tf37G2/mVcSHgd80Z7UTQj
dbrIa9E4EyCd0j10xD4/jgNLLhQe/LIcbAIJ+GCCd8nFYcHF92M8fArnpXZRFrkd/AjrM8Jl+wBl
Ii3hgJP7uyaWvgEDJcXllI1rEAmkKegRLcP+yLlw+I0+vHYlvURIHOCSi8MTKqMJtxNbK55OSxMf
+Gmp1Bvf0vAw0PxvtOH5Ma2xDyQmAL0g+wkjabRz5wmgTv0fGVM1GGmKBODNGPaBcPtTmm2+ar4L
rmtBaAT5omynM+HZHENrOjswkjZ6Gn8VZF2qzz/9tfHMLMqPNmcTmlpxPIe2rHu40qM2XiXWfzX/
Tq6y5SXgKad7AaCmMx7xgD7DLUjBklk92J0eF3E3esEB62+fHQegKjcSBgANOx3z/Zn6rGTPQk5H
o8+CNsf1Raxz5joOx1cALLw10tCCKANuxGq3MN1cB1t9Edduixrp6FoZKN4hBBZyxyQusqYX/HAJ
GNzLe66AABw9BlE3chW2Uw9ETQ2h/tZNnOoNeendhuamJTP2IGSC3NQ+0fKssbHYiNavfS4toV6G
yfod0PtxyPOTcatl3TW9NZdMc0BNmi7fJjfleNj2m0G7EfUOaFRXLhxSWIMEuYmex4PwN580bsWd
c95hBGvkjPpFtJMcPiFIJjjig2ApC9ud88TeDKvRpPZWEHcHx9zwfWklptlpgjXFWJauQWxp4Slw
6g5P8Qd4wYr7pSO3707Z5dBBm7dlhto07FqCOxNf19zNlro7Ag37ZLR9D0qYCtW0Ir57/+v9h/Le
1RSHSCkHIuUn5OS0Ky5s80fTTF9/LcPCd+DG+80Fb7gGPGGN1XC0/wm1ClUwTbw2q9iMt5qg75fw
ALGyWR9cv4b0TeH0RyGLbY4OlAna7v26YZebgtf/HMMmSthFWVVtvmezXlRJdRDfT9W0GEbW0QmO
1nFUTExuOgmiUv9FBAQdzSo3r9bPYxL6JivTfeYveRhyZYj7e+D2i4wDFWVuSdd7T83AzX/y9v8H
b0NL0yN+Y1TC9vecls5RpNH37m1asFV+nzEbVb3YtRRdOSe4FOXtzGQHrZ854vIub5RV/xxFy62U
FMCDGfPM/hmq18p7bWcZzgjXLuvAulTfrWuZugGIVfT1Us66sHRSQxaO/Nw64pifPx9KssHWxMes
WNzEVcq0EuFnc0KJ4c0fn04S64kFS0NKFdfZsFzBrECAmsiAhB6bFD0c3HSDaUOCuxTv1vD+2uGX
EaLdEqdGqQstOkcNCjny/7dxQULCEAtlx195/D6V4XZp9RcB0nvc6ur20mn7002NHYCg2CQcqkJC
7OTGJK63nrwzJ0UTYWwPWF/bcmfaqfJYqJ9p5Ubfl7hFK7mySonEJi+undSyGoRY9b0Vq0TPv1YB
tk4VTPHW5J707UiWHh6r4n1dN00LfWEQ85/bbuHv+BQTaxnG7g5KJe1Bw2FrPeeD2gCoJZbScDNA
F6Md5VbN3+yfzA2C5q5VjYig6DGEsfZPFwPp13TdeCXcj4bePo50HZuRT4k5kySWJ9vCwC7kgjCl
lggyiGZvcNO3Ls/dJ/7EC0dEM7jCJ779+IKI8fqO8yVTgAFh/z//8/xL0vKBTuiNeNGF9jG3m3rz
IKtbwbKpW1ypKEA/FOPAx7rGx8p+ZOfsymKB1mhbX1CaLdN6i8MdoDTwSkc+G2r4cSEs+yh7vn7X
+J6+LIkqYbOGky2Af0cLw5jjYgaCffKLpExrL3bAn4LeovJRoIB/OewUsZRnSKCqf1dnfQ/gY89H
PWx9pISFH95QyL1kz9p3QATm6gXJ4Uq9PqJhdG1jrVMH9LpQy0vkw7BS4+8PNsdqIQoSEyXt3FV7
gaHrAApMz1WNZXDqSUAKL0Ev2PpduvnYfr1FpcW1rCaD3rfLS4IjloOwuAqJFhfrm3uQg6z2FRqD
iZWNFKSpVXlxaHvzoOnKR/bi33kRquteUJCKVDjQ6waJ+0J++4sd/KeEqqcFO1RQGFIwUZzIBkPl
RbQy02Cmc9LZgT6dehBF3lQfBGSUZl58LDFIuIxO2YTbv8B+ogzgE+aJAZSaFhMjlObpTjhVWkVk
jhWrlHUejvV9xWZyoaa5Q/91LuDFIsjeEaKp1nJD77RncD+ENHw0J/4nmEk2K7od0b2cajjDZanv
lIgehTJfCNDgjN0xmpdURqwh7Erj2loIU+Y2iUDQzCcOODNSxNLnmJ/nsPcE50AdX2dvkJ3A+Wj0
vLCjHaGNn0XqokEfSEpPmxXmLyvX9Y6zDcpvl0Aw4Z4DH61HiEUEkMvgYJYttmaTFEQzOQz8qYRX
OEnx3Asz1KjwTaI4nDEXPB3W/fnQtZLIdPOtb3BE1nnoWpb6VdUrWBLdK6klTUCp8Gy4rhM4ZXfU
NMtw+ePv9h1dF7PVUqBSsCxczQ1dblZPH+iSBp4ymU43CzNt6QQYFDoufUeS7XBgbtZwoYGQl7ub
VibvprO9zGv34OPLapo39EYLJnhGR0/i1kPcyoyCO/zx3hWcBxH4Mv8ST5CvCkdOSHaOUGaYfAbT
epOq1W/ryTHf3HxZi8gSIUx0BpeI9lPdgb/8V83qn1OLrGk3e9y/9B/wR1Ufu5MTYabQGh268jds
GsYBsyr7umKN+AOTSsh7KuL4RD9T29gfI2gAXGZVcUH1CQpVpzqABJZaS1NzYI+4To1F1kItw30d
b5j4HtiKvRaX2kucNvVz7EG3HICI17J3pIeISmV3s8UJwvXbZDKFubOqWRwGhBqFMoJa4VpG1aM0
RlQ/wPSR7Jy4vctyRWd/5thQLjqkS6e7fiPVSeHdh7f7xS35A5UmHN5NrBgsgi9qK5yF5nvMbTrK
7APp5Vz4IVOb/2oryvb0BaUYMyhGyoTLDIKFaoP2fGstVROtkO5so2tVGrjGquszzTXyuvkJI2E4
7lLboW97mQT7Hj43ZLE6aeH1MmAEh7SCaZZnTn8bDL4ag29N5Mi7176JJgK1bDXPZdOm7EOWObfM
5IrStFQcw0waIcRfxXHFb42wz+DZSQQt0HrbLtRuENHvmI0mHIzEWMsaFX9jbiKSdmQmlUT245ZI
osr27IxoSENtOYNGdi0upuwjA4Vw2tb0kQeg61FOhcxQ/GxB2san8ltEwj3A7lhAl1QpCevub/c9
Roc1n0jDNHbKUhUSC+Op/9CWWb9/AkTYgExVo+LgGQdx9v2hly8PsuhDX4ALjSuaEFoPb6nKLE3p
umr3Rm0cwJZjshM8z0UyruswOKka4YykaXSCz5gtjQamF7ljlttxK/z93PfgQbuv+ipDTM1WFWbk
2p2XUwCMxH4q52UKAu3BcxN/ky9Odr4YgZirQHl0WwkewdGbX/hUUaumuKLgYCy0ubLZAA7zYWcU
rFznh8w+ECNBEPLEO2YjclxWhzRxmIcKbvUySBsxmPEtDd+gzMH825Z+9xTpyCh7Sr8FAhRXr2ck
o566kREJMF5Co47lO44TJrsxLPLpur+fKwdE93LDDcXMfpfRZw5PZq8GUErkRdISgxYSVy/2pZOW
ySvCNb1nXmXEY48zQ2CjInAXCbQuTrHRmqaBbPZaepxdvd813Ynmir5yW8TYhuIyEqUlIeTx0bZx
BY3Vk0GdyOEaQLiY12AezQtpaMbY1NPTOttt8jj5y/lCYMF36ZivPZoW4X3NS/xm3sAZFJ1rZOMs
S26wep2uaagrBh4aAOcrc8oREyoUJr6nQjvyShaDQJBBgpXng8ypl30r8ful35YPESjYY0Rfnsqa
BBdQSqzoOD03D75Kz5pJnfXvqBH5wBhDZh2ybEJQFNu3ZY/E2YCoFgnmml/qCzCGEBJVKVtaP9Fw
LnYt9ZMRyBBIPxWKoyQsqtIO+o0wvsRHiXoXp/ujl1SU2QLPyi45zB4HL87PNGq9Pa5hZ7gvvpqw
jmYHU1KpgK7Kk+O7329peAq2n/u/uUlsRa+czCGDfANO2BFDJgq4ZxwTMOfK5DBk/EAqhBXNe5u7
oYwPTvnEhpsHbNEnCF8tPIQL176RBAkiLvJoIg/ppqJLSl5WUCp2cCk1vxz2J5rUWpklUJtbJwvJ
kwYcnizaf5vGoysZMxO16rm7jq8rF6seIo0svgJwIXHnjw3GEyJLxWXLpbglnsI94DBfBkvdT8o4
9pU2muqABv+5Yze7Jgm3LGKPiM7k3vsBJBJbpqgYFdKGQ1Z4rGvvVQBJpI+gX5ByiubfkCAvTl1L
JRM9DrCWwl+n8wlsWRXAzduSm/sh5DKHmLFNQtn7bTbcpFkER26Md6nReMG7+8RWubpJc49Erjc8
ofiBGd1sQhbEkX02YxYFkfLpHA1m5Ct0wPLsv4v4q/efN0u7d6ap4EVvRugJUuDiXAyj9opo/AnN
GNHAL9D5mw/AVwxP4o4BDbPRkMI6fapP1Mw9ud80L26og+L/DjCZTm16F5baEqrztrE+95x7wU8J
klWkVceUjr5UFgGSOghutQHwJ5SgHhR72u/PIemsbwtk1lGguBJJAGIhjjaAM3nIfNrR4YAZTMdd
kYYVKjkhegln4RtmBr6tPjjqwrTYc+Oy8v1fblk7oaAqfB3TOEnMc3txBkyasKKlHbqrl7Wr9RRU
NyZ8Yg5esr4BhZqcNYv5U1+ulHxipAImST5gUJxk6lPa+zbw2awCa4cFOG+A7tix/gl++a605mFU
9obOrijS6Rb0CoxMSI75diKHWwr6oVlfHLlQLHJhQumkMYhGltzShkBS4qrwrwZSWSyB+epj6Gvu
1aU8X02IgQejZt+yXT/jvA5630FIat7qTfPJsWNBHihZQh/l1wQvqaLL4DZ40Wqt9BWxp+N2mc1o
omgOihyZjOGb4utx3UAm/wR7uzpcFV3HJojGNo/es+K+SBf7dKc0i7buRRen9ZkxlAt8PcsCHp0r
/R0Y4l+qZjz2BlGfr4NiIkhcDnDMWddeaLEiWlbpoGx0/qfVehizl71sFWMU5pPSP3SP8AoatQ+7
lgsiI3Dhnm9tm6NWowB/ERt2F9oEiZLUQsanDGY3T8P4yyygxddkfWuctVdN8OO5L77mMjneDK4T
SwmupDj6iZIJgQctqViCvpmTvXRBz80X46abYfz4NiFS8qX1it/mUSAhDCxneRVHRK3MCG1zAAgd
Kg2I35q4QjS6cZ0SY/+M3d5Eu0uekdI/dPOdgiCgG5HjFHYX3PLSNsBE5hwf1GindPnIbX/io+6m
ptRi/1VScVcoR1ykw76aYkfiNF8e4aWkMQAButs8+kGxtR48j1UB8aSrACHu4QNR6HI06SHgLRlK
SuSJ2HYQxbzLgHRggrAjgZ8H1sinPaY9DV+GVIbSDGRVJseRcjgU2ScGdRtltSaROwF9JMWABD+k
zivrGgPv27sM0mZy2W7pSIiyRa4E38vtlUQnZ3G/o2tSwouw5P9rj2Ow6RuHZc2POeTFX1pWplyA
QbHWSY8Li9NFrdBAIvZbcuFhF2yPLcyfJEgK56AjsqiyT7ze1j+LmAzmHsV4RMVvCVCDFAPa9JHo
9xHi7DkXJ1eXEx5Hpq2QYE7hqH1Vd41w2x2rW+Q5dluEoOX2uRuAs7SiAqnKfM2GofYb/mimVGVE
CY0yHCERHsRxPvzQdMKSwGAYDvi3TYSl0ks6hYQQvusmKnoxH1PPskU8IcjHCXdYDrWERdk768Ex
u4Wtr95aKVMu/Mhc+Xi1YKCHYYbmPNEgTLxTbrLrUMBXqH8vdGeDvwBaEY65e4TRLojNWDEXiEnb
kQbcsQn2DNwE/E6NEjFsDE66p+NVkC3h48K7T0DM6Zh5zDkkaiS4WF39iFnkO/OBbQ/7Ci6WR3LN
ePGEDcyY8iII9SDQ//ZKqUcU1IYkx+STl6pfEciwUGOCZvl/BARhPK+hy0wNRka/D84vIHYxL0RC
vu3OQ8yu9IzcZPQ2qlPTGPGvVCj+NUcyXX/I1KpUGjq9aVhh+DcCAwt2IvubFfnsHIElxC8ZSnQ9
BRlCykasAl8tyHAgcnU8FWHFpB/AaUNjp7r0wDeAkhTxjZs7oDheT6RA7SgHs+Y2lsSO6FeBfRhn
+j+vx0zVZe0Qe+Ph6LxsgbHjfLI71DY5cJt8mZ3pr0oulONWYTgVfJisKKOn9q7zxG59G2lINAnJ
1pObwRKcm3CclO+tbll06FhJzeREK5SAvwopzehmBPrjrcN++X652+aVYlyyO8YaHbdQ/Ji0lYgM
e8SjLAxoQSMuxJFs76c3nylrI7lS1KqXowZu3tPxW7jrR4K5mJycLaT7vRxsnbxPVcC/t1Kse3R+
HEuhT1df9u3RxnYDxgG6on0OqlO5mVwE4Bes3Y+AvtmnswkUTL+6ePJDYtdzsXS5Dbye/zAyEGdu
FRGtSJrF1FFTbjLc6rrht0ZyWjAGye0CYjqZmOTwWsOkhS/AJpELlBUxSt3rlo67BoiTKkz9moAY
Qzk1I92xeQrf6W7igaGVTWXvMPhZFj0KwVkqPJtuA9U+lWNpDwFx07Y+MWh2ygYs3IR5geMDd+9N
cdt86WXX4NQfpUocz8RVRbR8FPDl9Op9wphf/c2XT2/HTfDeZshdiR4Wqd/RCLHZSJwreAnE2Kte
wU6RVV/qbHFpODlDb5YS7YyEtPBqVe3aVXMSKM56t1zzDbx/jDgi6lkSD7Ijh2mwpcNPY60CuT2h
GkftPx1ZnG/YGzOH6NeZhIfsdeutqws0fhSEsrOkqcc/FQI8CjSviA3X5Oiu73QQAMo85fGEhJwn
j4ds2+r01o3662K6+Ha9q4xGQ/2pVeLYvFpf0BgjQFDeFTpn6pMmetel0XfUw10BbowXPvd8WeHd
A+C0HoU7+gCkTnVmuTYAlzY7O61l0XuvHONLAIqPrJIByFL66GckMItkUoo5aiRBYQjB4UmpzX4k
3jMSmmaZdxuU/lqcRH7tEsVy2XBgzlrPGWdOlxi4gIbnK2oqFsUKBE4K6PKZrAZy3YiW/YZf1rlE
o28z9TjJkjJdxQlBFdL8BHyOy86fbTtMBRNYIP/8EOZ5f7ngaxzj7hVJ5p+12wlyYFavPUIPCEie
8b8YfCBpHNqyxxA9hcoliCWx/6J5tC31dOXWzRXVjlfLBdk/xGinh59whgIOuM7b3fwVB04fD4S+
tAY3v1vQ4Nt7BQr9isYETgV3m4tFRynWKFyqCyObsYGVlLpC4W6CeFFk6sANXuvTS/wq6ssglUVd
KHtIiEgOMxFDNUuLhXHaMgnUiL2tRQFOKBeDstr2YaSZyOkhwt6d3JhwRtOdNbBsFZF4oYV+7Shv
jfLftuOcNmkWUdpEfeuLgvbYbp+O5VAsIWTiwJC4JyWfQa4bYHSCxeXxBI+gh31fzXEZqy7+qeL4
iB0Hw30o2aj5TnqkGgizoehKgBTT/Azs4hhbl9EcKb375mCDaH6QCH17+qMmz82HInD+aHtQg9uV
pxmGBIxImNgSrygsCprHzj55a8hm2LzyEmOfbFZXKa6vx5t9nsaY05v9HVaxUEn9LvSIUGpqGUhR
s5xzz6644lL7u5ifZuu0PKLlFvnzQsJhuBAbWUHUb1lTN7WE0H+H4LRdYd8h01ryi40pXWEsD1Hj
oljdGaec2/1YYpwJUZejc+FyFclHjk8uhtHICPS1UqS9p3ZEz6Kt/j4UUhqnfxMl7vP6cg57GpgO
MkFPP5Hwb9ecGRfIHtrgQ0uFpjytR79/rLiVJOrVwlnFSiQzeCHYHcFtgJzjURv0NCtHtbz283Gh
zjF8Gf0n2NSvT12x/+2eX6/cnRTzJoJTyCeQyA2NvlNO9hRkkKnaTNtUwKAGAM5XazJ6XHcYBtTD
pMAQjx0sohTeyIFqci5toKGvBk7ZVNO8qwZmJ5te0DizEPBaC44Ld/o7OdI8Bof/T6h/gWyTth/h
oDZEkq1tX1a8ss8hSVcu3FRdDCE38C1d42iXTRwOT0sEOW0MptT8HG2gjwVRr6sjnQSGtW8wwrM+
4kBugVZUyErsilG0uk3EVkVzvKP80OISCHeY7nWZvXKg353THC5k+fIj/QJh7iU0hY9BZlTRyqh7
2lptbPAUyhq7+S3/G//5gppMy/lCwCR2M/3wSUKSY9MIHgxF9qZCFi0Jj9oJrRePE+jCFPEAOfyv
h9+RUW7aCyafHPdpOeIP4kP6bvN2okgL5sgNFXJEHIJQFxqw+V2MWmOPdlh192zXBV1rzMbApCLo
JlcbJfGPnmU98vlko7E8Uky1wKmhvzx/03oyaQR+8vjJhyLiigBhj45V0/ORYW34aBpppLTfSvRo
qEiMrR/W3/Nz7OlGxRPccQaaZamKqHeOvvbTS49zokxUbNF6p4AkGLSdLa+gkBVXeeZa7cyAqeyw
xPingos6yH6Fteh6Q4LSYR3E41ml4UiMNWjwRmjLlqS8W7Kx1KpSpqOOl9W0aqOP6t2FH3gn4mmR
NzoeFJd8bdUvjxAOQyp9XdAbYN5thT0SfGhC/Y4uw18yhUxJqQaI0jpV7MPVKSzfTmSQysE3Gsld
8f5DRuTcKSJAT9bYBg5O715Paw2uL2o5PCR6pHUFhMhDo62YT625BAc04gVrwYLEcLa52APlejHN
GmZhy/zQB1FSkHI4atrkizY8aj9jdMTc60slHxVkd3lkri7ciXdOOmG6nQciNHzhGIyJ94zmETKy
Q/CgCxVbfW+JPcxoHP2lZgQsI6TLZ9R6kE5xN/tyzCOyr5hUcl84XKju1meuplot1b4VzCc6aea7
yCnnZVhyGZa3ewQn51GaM8Hhyq1j6LLPThr26QkwkA9BWrqhSJ++770Z+FzhhyBlL9L2il6Dhssb
LMdGTcJOfRf1RauFsJG1t90EjzAE/h4P2H3vi0tBeCdTuOzU7PLhUmHcDrKv1A3ky3+XlOoWUpzB
WDZTRCPJNDS2Gsmqgt8dQRj4dMIFMMsZayJXs5KBoL9byHaC1jo2VLfqeppxKi0uqLEQEl85neH/
1pGfw55JvPyShDIkMfGxbYy+xj8pbqpcvwf1rccWdTqrgK65AvsLaAGP3nUoAgBKFUoqYcoIPj2h
Gtgmo+Hku5NWEebb21KKGfdD+h+ze74sVMFvQlJ5QtxQSieUbJjSbz3MBPte0IifYGnekR2F4H7k
d/YXc0YbTqzncJuVOc56pOxTret8t2pgbouVuU6H74f2X++alDkdwYrOqVYqNFNWGCaj66UtPnkx
zqxevt+CIoXXqt523B/wegQ6Cekrgj7AZBqX4SaKSHXHiK3KpL9QaphWcLCzbp+1OhQUu4PH0qiM
jGO6POafVlk1O4+E/9IUJn29HSzXF31+O91z3wDyREWVWPASOwsekqwhTqHuUlWyQHak7tEGHkGy
oGcVzrH3EnBRHtUp9i0yyGcsOKd/dQMguQXRyzKMxDHuO0QZHZITmBuPLTpdic7TRjVUMrznuJFJ
Ys5ov3XV46nwME3ckVnEqNvaNyoWWHBfxZvMu8VjhvIqEOG63r/7kW9YwTpIbX+Xq/9Ofp7+F1vB
QzhgNNlNOlyR3KhNeXb2qSnpJrhujM7OENCbFyfHPj8nf620Sptxe2mnLalbm6mU2o5pzBf9QlX7
k6ONxaUc5viS/uyszvQCClaHYkfFhXIlFeFgO1jQ+KJjL8+p8HuW/gCJQVwRpcgVyagzVT6/J2Kp
Pnl9paGovXxBeIqN8R2UqaxtHGezE8J1HaDZnHiQ7ofMu/R+ZRpXID4YdyLYJkZIsm9NWvVEpAcY
xXbK6KjzfwYE686hmWe3ELNR+46E1kk7SBrB9T1xvLfm4vVIMUfXdXptF+hx6F7Bj1tXFxPFhCnQ
YjWnXPF7oaZhcLvJN//Z7b4EHQ/zebd/8vRHPQCDYzFtqXYmLMiC7P5/wkjBRYhiTsuSSbHxUDgy
01Vq73mphECHTbNoRw/P7JmWhzH+D/8RCSvlxDltR3w6IIxM0HgX4bLeSYyzO37m09qBSNyG2mgR
MpV0fILhp7pgXVIhldndHnDyMJOa6w4o5hQBoHgE9pYkbre1RoS9Q15IyBaHOKY0EDwMCawB6DjW
ZVZ7i/eBaE3tOzVRbjjTgwrH9oSMeAXb/muEHlw3tawHWZUeFMgsmfKiOTMyGGKJjp7ea5xJLP/e
zJe+b6jer2cCTqRV4fdQ1tSvKN19MFP2nR5TFv03M++W4KUURiCnlVB+2yX0ZGOMVNcno8U1H6du
lrB2WWboHyQPwsXmIi8rWtHFcoCZF7bVeifvw/OOF/NhThsT96ELmZUzAh8STG52ot1/sWF7yNCQ
IQ+DLKNWkAr6o18Ifozs2foUy7kiBAPaahuGPi7+PgR3+ziHQ4oUtxB+mh5pvdrYSiya5Xe1KH6t
goMQ5ONSe02kNQ/WbHSBVnvjJKLsEoq5bzALE44QSbqRZW1I1oT+1xZ9HY2LX5RNhSSIgYTezT5v
9DGrjce/aDHGPz8/MJHjoVMEqh0xURJJWVU4tAX4b6P1ZBLthZb3zWZKrEyQU0gk/76e/EpjlI5v
kvd+t7c45itDp+wKG9qKcWhgiN211uEbtuBpr2aVu5XvaA/cDrGTWHv/cAvnEwVheiYLm+1nQUr2
JNc9ZRLGlUsAUiLY0VvNwbtFIrKMKXZ2agiZPXVxOxKbJasA5iC/THZDnFR49sYTuEkUVcszca6o
0Zksaw7C4TNR7/pXu1suwE+6Qpj9pM4qQmrIF7G26WpXO23O5NrX7qKqG686WpS5mSaqsU0H21y0
hvGy8QeNNBhMSeKx2IeY4Y2vqTHjwC+kbzmLXLA+P8Wxx40k236LgBkuiUfePdOS3r3u+wdI+3AQ
unuOC7xIa8Ph4txYQxEdO+SEw7MtyO2vR1N4JFUOjY3w7Dd0DhOQrBbugur1P8ZJsPWZ37SlOP3P
fvlR73gyzZu1KaSs6DZd2pr6a7N3R98dPs574Ozia3okq6rGKqI4z/3hsdJF3ZGB1vJf3bH5EGm5
ubRJrLPuhRjcooqqMsUUXqXfkTTn0bMYMT6w++ECl+sIZWeXYb0kx5aacXjNa7e+qWKcjkcT+efN
0ZVSXt+J5kAgCLg1KtQykw99DNshTDpsM5k2JLtAUtkKfnJoWzk203b4kGkQ9+NrKlqrw9GjqSyT
OPoPQGZ0yBJV6ZWYmGL3zRjwkaRRgadTn2oTUQmj79EaYpgCvYjeCdyGp6S5mBIq9m2LUlsov1EJ
b9IwhFh+LeabpxJSmuVYI1dCrInMPeeUqQblhheHla7D9hm7UgGPYdZ3hh+mQwpqMrVEk9Ct1wa+
bSWLyZ/igP0Iv/qWYbGSP2gdzIVa3aTxHDgeBiXwzkd/VTPbMcshMyEN3VM7xV9WqOj60UGGDCeK
tBhn34zawu9sUyQmb8bIs1Pl7iy9WcM2HUItNDzg3JBopAFWOHUqecXnBm0OAlohUB4Uj9Yxt7rA
jNTqh8q2jlHTfhDKPxVW6ZxW9ymZ5ONhcF1QiDWR6FUKr1YKAMOhjLZy1jflrvb0TI3jzNuzRq4w
Vjo5hwsq3sKjQ/O8Ig07M6YIDrOqMHAFfj09Zj76efoxWYOKNaeY//BPa+LM5pIFHFjS5VnixAn3
4pwM846nC94UUd4K8kfuVRKnWmM1QyyyPm8+GKUGXe3dVXGnpMg+U1SjqZlBWcPRt98pJUKeJJut
HePvxeyO6e1T1Z9JSrRzlI6gvW/QWuzQ+HkKT564lGgEf/iB+jfPE7UQ8yx/6l6ncfDat8OXB3a0
uob8RmIFBizjsunAIVFojyBRBzYMGY+c8+boF2eyoANkTx2m09KRp5fVu9rQSFCJzBXAltDI3lyo
bhvCTp3tqhbUWi46231oLYt7hkFYimG1aaWe2n1soSP0YjmM/7LMnghRCyr6jhEYPSV4BFvssLEX
qIS0+E/UMhgk629CU5CUyyUnFqzejFaGhQm7ZO+fkH1926MrSnp+K0850MRWTS1GozW1hP36btIE
fOz2MTsLH+VamtpYQ8UM4aMYFhX5m2n9GXm+NkU3wm8fIHJG17mB2kiwLU9xpgoHD56uVqdYS8tx
oKbvdn2oQdipr8DmubuUCssV+P77gJwWhX0DnQuvpQvi9iSqrI7GmsKralt8wxKo9OSNSEKwqmNJ
GDBd6ytvtXxgk8lkIbf55NDuMIf4IS5ELhUhvjD24XyHhgiTA3SxreY6ckmGBYB6u9kuYGggmLnR
AEWQdj6oXUoHICsVYQOSnPDcYtDgryQXq4qLvzIkg4e813vvK7Z8d6k7ob4KWNieCtREhxMUcq28
1U01K8HMVqdW6hO0ahwvVhvNciB96nJPUran2/AZcdl+E+9+PwBiNA1sTUHMQovOKbXwd7YYkSdC
KoE7GzZu+25PCmiZRuW6HBDc533wmGeR1ryEkyxNJ2DSRNWxiUz31UflUfDIBuv06uQob8PNhH6i
fjFMJSDA97X8AX+M7lUiAUHzQ8heqt4nqhUdDUk1EkuXym+gnwxeW+kAihHECa+Zzj8oQ1b3YNKQ
opouz6S6PEb6TOQkNBjtIt6OHPGQ3g4d0NyJzMarDD2TjAoJ4sqa4+0yim1QPx2xiY32RIZwSuWO
UBmRpkISctLpcjen1ynAn90jADAghVOJ9ndQ7AA1fidbcEsaoVCmZxBfsdfKBqmaDS5R6GxoflSV
ld3fZBJdx/HvIGc3rSLryEAcELZyYX8+AkYy5I0J12HMCc7iEEQ+whUDyFK4qG/0oEkYMv4DcgdQ
i6KE/fIyfhgmNDBwkWaCycdBnJXAn3wYw0MF+tAODrU1X0z4YwvUnIKL0KSdrf+8gM/OynR8TLsx
ngq6DBgq4X6ChxuP0fq8athM7JQdGJLjpl/g8Zc7BQ081bYbYvw/EYIeKBbbuWl4uDZf/G8/4OdA
7dazmTutMANc3hztes7GyYpoRCypP5aW/6RcVGJxeUR/NwH5fJpaaXhyRebz1p4yEd6CpRLB5NW0
dcfu1BuDToQ1dGLDIphT6ZMCkkRivtyILQvwlxxkmbNtAG09gTWjyTLSycG+VbqPRs0HykIjW+H4
LwAoQX9irAXeL2/6eDkPDEuAqVxDYAxgOevcpXOjbsjP8kuzA0LUAyYZ1QOQ6MnzZh3+R/zX+Feg
NhkBwau8OEjlU2Y6V9oR8e9iDcve7QgTlty4sjOMaJw9mfCZl/4Q0QA1t7CkUqMjF4PYfNaWjImf
+50mJx+MYmsUvjWjawNTiMTH+euq8Nc46r2pGdiSss00L1OQuRxVHaq5c2U+iR5baae3/TERACwu
eYFpocAAhOgto5SDAThFFGjWbRhi3DA+bvk/kiwFcN2JLEKvAYOy3WM3xstc4weuq4Sx+pSingRs
R0LVe6sHQK2cJePlE2PeX7fMCa2Gc0crpOYZXB7/IZZXjhXXWiY0iNPNPEpCAbTBy3dzPBlkdHQy
6nzwo73Yiv1D7vcZB7JWJDytFvBIAwUI9URFyKoNG4xHJjqfsszPmTMOZzSm1zAjGG9rU7HjYwqi
Lwz/rayzC4YqgSq3jO2kSs0Ot5V41v9MmReFBNGkyQuackBiyX3CUfet7tMqTFA5SmpYCAsDCZE9
2L0CPywMOFH31hP7nRdMb9bgFaTg2STFIGm5yp2saZxSino1+9y5cyxEnq1Ufs6f4JK0150JWqQJ
rBiwrLAh9O/tN7nrdhFe5RFh0qfYyfnAo2VggerBudn2NyDJuPjGDmHuxCHzmvBekoDQ7p0vPyFo
Cf54yEBsdV9CDtlW1XnKrA1wOGdkT5Cj5RloG0pFHRAFv3zANaHLgKooD0ISHZGWe08+AjprYd7q
65X3dekCdR3QoJBMfAlg8k41gCX7+7qVAv+88FC78jmLcip8I2keHUu+L9fJ65RHr3LSN1siVk8x
qWqnVpWbnse+NtzPogVx+tboXxpVi9OZNI5apGruBWYKmnzAqbV5FjnBJRPTBd0ptoVbm1fToKIy
C4MUp2dDrmFh7ZkjA12nphz2YvllVIuuX5fqoeUK0gSEyp0kPbkIP9W6GrhPiAWWMlUBAtdE0jBM
lHuXD7i5btRlPNCv7H+01qh49j+Vv/AgYLBB+5r41mPs02FDGcbXKGJroMNyay+j4xcVGSN6qCvo
lzrXkrdVsbD9L2pPCx65GYDPhw4k/ntFk3l0mxeITCqt5uW2XQXopGpGSTiVajSaabhD7bvdruwo
yA5Rzr4E7+MYp05M65VyuQujrv1o/qW8C0BzeQCapP8qJiW7ILmpSzJVP4f1f90Z9muOMdPb71Bl
DarjQw+zc/TGy0b3GAgPHS+7Gck4hbsIbXddLCbdGJjAXLuK0YJZicniyuNY0ib/gZ8dP4KQ8evx
HbRMGnp5ETBFBZydWMR/BoUITH8s3PW+yVf/OMSeXrXhSqMdgblXvZNNNbQ9b7aX9EZDtkisWlEo
rI22YCKoWaPMVrlt4BSz+kQyEo4FGOme9BBOo6Co8yN+zvpNMpsBDH3+O3tZ2lqqbtPIA65+E91s
g9+/zflmpWntmvGeMMDrKyI+WZxF0LZgLX8q34Lxy4d6dBfoCwbfqNj44I6bZO+ZkqIoW77FUduT
0d6jnukyNbCb6ikZkwkriPkmvHJ11c/gxT4v0n64qfkucrCHqbqjxhFSDLn/gmzGO5TzV6ddKt6/
9IycWR/S6V7Jq2ufwPmuA/UWbeTf5vAntXn7YICk7CGEUI8wxMDKbtQxD4J3SHGf8UkhlZA3/LNg
S49FpxumNH7UVR1jdF1qobdQ4Foaf9Yh/lqDcZohk4+45gUQGRl3Vr/ByfHCTjjjB9P4h07mZ/E8
GItD4HJ6Q13bIVGRF9+wpLvawyMTAJ8cKGcr4YU3JAawLkn0vBWst8XeTZR609UrRdHGPPwx3F/l
sl9bOMr3HiuXjgoYb7RVIMH8DP7r4tOus6RmYpqQChTnAzP6cvC9/kXTzYMGRNewAfFkRow5PKMY
2Im3UQN5gOXdcPTqIqCRsdk12HiiyaPTfFt/i8suro7mz3ZI6SE9eqdWg4ZMA3P4gx9jBm/sEVzv
RYDdHo2KpFmNbSgzZxcg36iRUabqXxNm04b6e7IGWkLr8lSMgeEyrH6HcU2hAeTZSjSboqmF5dmj
6Xx49qbwizfWxEzSdIg7XqRefQSaZHQYUs9D74k5kCHx7CcMEeaxjg50iKpQztOz/1IGcHj0PJL0
zNi+AzWKqFU2L88N+YCsKN+Z44sL8OQ9r5XMSsL3O6K9qNnVDszm5/ardUg55taajAS8sjIwfRoA
zDfvFgscksGgmIZkWxHpB9P+mMP707uZZq0n1QwScCyDqq8WB0/De7JImxb3l7re8UdO/S3051ht
b7UuD3/ffdvrFmJi3gRqEYZDWCardGyaURybWr800uAnOOA7vheVZMwqRuVBDsOABbdfoipxc27h
24dSKbiL1OvzK4Mi9pkJdojiqTwg58X/AzPV9JdAVPC4JmN9lJCR8RUciOejoJYLHNZVYxed5Ab5
0WW0zxh7qev1rHPfUUjSvgUO5YNVZ59zQHJx7akLlUqqo0oHEZVWuWbQCafzoOb1WhZQC2F7Uws+
Nlc4dZ+U3OYExM3KutYzGMLA5q3x+Wyt2gytTmvARwtszSv+gkBzOVJPGNq+GKIWROhONypSsyF3
pKZUBcRkh8mCSuCBWZuJsir1CTxDpxv3oNITFcBHHR91g5Qo63snWdJs4zqwRge9bEXM7DLAgbqj
qdkBlpPuSnls3w41kNHak+B8XY+cax1Mme2vCJVA7eMCRXE68m0wrmsr0ZSHEMCJH0xWlHqhb71i
w5dWzB5qVozu/7XJId1KP3H1cSB9pEev8BRyyNRhZSO0AtHZAjQTyLS+vt0y6V0vBSbTGUPk52WP
EFr3oyEwocBtNbuc9yB0aWwTmIAVP8mC6wNoY/C8dX/hYnp5qddpKuE3E4iBx8JmV+biosA/NuRI
MG6NINDd544w3dCr2c2p3IgLBg+aXdjSl3z+76lgiGxkfcNWVmJ9HdlHlVCEqYSQWAD9tO9NPrDf
9jaMFGU4E3VVWkyf/h7rpK0YoL9UqAH0xfKJbsf8f/GKjXb63LGlBG2oHW9Bl03EbPKwAjJMdSAE
J5gPJA7pUFNcMabPAlJzXOl+lj5DczQfLp51OG3FSS2mNUXF37SomIUL1AdHhFAuzOZky02XrkxZ
c3iEJFe9gWhwdbEIaJAg4nrX33kEbEDPRycG/Nnwwj78VbfMvEFyKMppyAWPDZVUsQgEI4YNYK/o
er8ZI2fH9EbSaiezCTvo3r+IBy8iLc/LXdmWVSzg5AEFhj4NEoKIf6EBFTFUjpmmYYMCThHNr76O
AkZYv6JcmFt8iyTAmKyR6wSsmI8MaIEuS0fS6q1Rs4Bb/ys/+GcpQoQ9q1l3qa/91DyMZvwM0LFf
bLhqnjEYqQ4+ecnFDe+oE+++82YCJp6Psd/NjXK+YXe4SgkAOUTkiX9mZ7eA4gbRw4XYrWPV6cwP
lUNM1GZdcfagd2Pv+51Eb+Iyw1jdra2SXapN79NQ/co6ONSpqHi0QcVpL83hd7cXRXsgKf8Q3XTj
fzOtIste917z7cQiwrQ57z1+9k1njCIu2q6fmos4tmGaCm6aqCL25HEW626fwMCqU14pKmWbAiY/
JnPs0f91hfSuXhxZ4xHIwmJnVQkCtwYnzpdhIMq6KCRaZzrgMVRAPaTjtXKw748mThidP41PBFbj
MyqV1I01462XMN/4TffNEn/Qm71slABXjzbGqGnRmF2i1Q1EuygNinitWUQ2SaKagG8sVPC4qkxI
51otz2nIubri1Ig1py4c7x+/PnfGM10R/fP5BM/QJwFszLim/D7QC2TJuG+01bcynvXSPJZHzeBH
bFTuD78OSqp968zjXs65MJKn2lSHMf9fNv6tIMyEKTwHfuZCyQXJavfv81n0na4PqhuFAspxzj2K
0OxQBDxpg3KZzvsJw29XaAddYHT3v3ADg9ezTZxsSAIscqfThh/shafuSqA/giTq2hKM+9wkLyr8
yTKjGeNcnBzT+qFzeMtbA546r+JtoRRL4Q4KRsGjtTTU7XMxH1IXt+fj/NWWs8JpNKg1xqL/j3n0
fMlPANvTtaX6Z1x0q3+Tbgdd2Ae6u4zRYqT+JCoRY9XtnYX4AlMDDdc6I38WlYJzsCCSGHvnZUtx
wvNbf+5bUw9luRJCKnIir2wGLSjEDmSmGdamR3U9rccephg8iavnLJmXoGNP2pmra8kXRGIFLyy5
gVix55OtlCqeEOIVtImMuxsGDSaR89VLBBUQCp/sHUzb/EFJjsZn13R8QCqpOrt7oSNzI65+m6Ep
xe7OFEd88kiVYZ481km+JSJoE5dWposvg6MtpcP2zyZYXn1bAOlnCRju7/eql7lE4JfFCc5d8GGw
n+p5rXSnN4rtbrokKQGfcw8V9o5V/uRPs7v5pmztLMaO924KA17pSr0vYZyohSxsEg7J9sBzgry3
l/vnzBI1c4Ls377K/M53IufcVLAQcKBFuamrTFl4CV/5YLTFc6YIjQe1HKMG/f6cdokuAJVunGw2
1XWgTscnt/IeXe0o0/Ixr5CUm6IVED0L234caIFcLnCAN1YYkkiDSuKeT9ZBBvottpln8BpUcAGH
3lcPNFdbu5SXWTJ/AOk2a3a0Re+eKCdxfKnPx1qrQPm1TFJgCONO11GfmxTBeGCnCJw9QUFtGTCw
PyyKs62oT0trUiXk9XnO41VqKRau06T+r57adUu8tPp1aM/7rQTv/NfK3CSqAt92PnV03fvzVR+/
bjnxqpo/G2ji5bkw1/8qXgUWORFA2Pce7uMtAGbLF4WIkn250/U3Mf9Yl+YG1Os1efYGkfdrxARR
kJpuwKdSnBqkg3//m8o8jGPFsnh8I8HpFAb+PWrCTpVCEFnfg96jKRiKyhovyjzmW2PZod+zt9Ip
eFFLrYi4rZlYDdWg7mEMhx11yTe176emrivK2HGBhgk3oCQ7w4l+zPKKVyNVbOzdowVzYH7Ox4zW
XQft8Qs0BVZ8EanWaZPI5wXa4taQeSegZuREouv1b0N2Vy8yEv1QzuJAeobl/IkEtPPh49kQyxVM
ZewxFfCuzfgm38P6icDupSRCsz+GqvDj9LGJ+cBYjUozBUXnpijxOWHOzcJ6yeKUea2M02UibS6I
IHEBtDYH2qyqt/VAcybvQO2zGpcpscaSHu+LNRtP2AhQ39zhtssSA65q5dBN4bWIN+6AphO2rNpi
AozsT+iS58MkQwx58loNWV9ei5nFDjmCZowEZiH0o0iTuMXQGxvMr932v0EWAVVkq01lHC/7a23O
EJ15iar6OOlfIzkV6zto360McEg8NgB7+qvYAm3l2Bacf2eI7kU5wHEgPmTOV8OjID9C2XFVFlZp
wXMRvwRc/xPngywc11athxtRe08qsp34H0fYgxtbXshkWPfsRELa8xLIJD0k2nTlcBC2hqdT7wXo
MkhLm8HiEoIsmB9XozaZXNAz9kS/otUDhmNbn4wU1mKOYvUnBlb85q2I6PPd5UEYM6FDMHZFD7Xk
MHUz6baZG4Pls1DRw1JF4X/RHzR09odY6gSaqW1i4WPKknaRpTPJFhPMEvZoSk0O01G9JF0MUAYB
UjFBmPWb5lZL+uFchkbX5TZ6kZm0RaHYENFR3kuYoyn5Sxrf7hc32JJ6vHVRiZ8WXDkhdTulS/E7
JSO/O5pQdP5JTXzqpcbm9jFevSD/I2t7XIkFqQ7VX2AlGq5+5E9TdmDVvTfUkMpV4Kj8NSqtyukY
j3tdCz7oWbPp/q6OkHKFdqhA/r83qvEkXbovut9Kw4GW2KZ5xhP5igBVT9+bTFlbE6Bdk6i5QQPn
4WSQZWgk/GSndyRSnjRA4dbGHHsqJ8tdo+et23bJDEkgHR0muNwy9/r2hDza86kSGO6/I+UxElUW
5aHxUKs/PybjwigmoTz+XahYstWYQvVDeMgujdUtIT2DFxMGZOSjXGdn1ppZ6Ve0Z4/KYY+rDk+C
33Ie4gzEoURXSQR9sU6CnWFETFEO8QKn6aPf2Iy4vriq64TGD2XQuMZGmm39ZSebte5kVCcPeevO
womLpF+XteWq/XDV43h60bz+hklj9+ZVgfrUQrQCQPkHEHLrGYYBWv9J4Z5wX0Tn7H8tmfkTFuM+
jHoKss7lg58dHfIH3bFQun9xSAFuc9CxonZjB+CE1nz9rOT8PWxtaTTCCMotPFHeRG45YyfUbQrC
jkox7rXSZa0I8XaSQpuvw+fhairaEQ+DmT5AZqigZNUuS8KovNdRJv0Z8zAT5KUwwOB+O5E+t1cn
OuS897fDUKKSKvkPSKNGURbz7aZcWF/ofxCslwsOIHuebbe0z33V13q5wlPNTO9JRmrXt0jvv0V0
FMWln8c4QYjJ5QqPIWuI6A2dRZkeQQlsCngEJ9FVKVagnQSk24FjxW78UBvWdvxXD0+/Omu16zIb
jZ6M6E09OACGWkU80ktWq2Oorim4kMglajzkQwSOSCq9CSMNDSU+5nA3TVEDFvfU6uUo6oIHhWFk
g3teJT1r3EHlf5yh3das05CQEQjY1n9LansOOcvG6CU8HTWkb6YDU87NIg8dGzAizR6x/iyG74EE
ei7hJdSORWBMZyAqR+UlMgBvrz35bMr/WqYXDYKhwyvjOal4Bmny5sEvSSIG5aEVKapp79XFYRSZ
Cau5QBGHnBqE2jWqjRttef0+wtg32WMZlKW6ii9WIE//I1HCyS4jwkhnbtkL3jQlBp0E8ZkG0aqs
AzB+zxl0jmTzp7cJicQb0INYZwMyso/DybP6rvNTPr9YWocwpuV86kes1x2yKkYG9cZIZGq9LDvm
QDExdnKXlV58B8r9/H23IxuDvZ38xJXOHc/1rsqWN7pG47jEntxo8rdvidLZycKcH+CH0Hdzd4vy
wxK/C9HZKua07NNDMkxqfP6VIjtle+8G+cxqJwgDJWfGvB7fr+twHuMuzBSEF7kBRxFfQXlaeSpk
wnxZz4HMr53RY89Ce3k2xY1/EC/YX0tDxXT9Dxd7ve4tYBJucKmTBtj4yFdX/2rIxdT8EKjOY8hC
1upFVjSWYzQOwSKOtgehXz0hyYMkXkRyFoSBTzkBiFfo95R33ryvkM8sykjGRUPHi2PdDWboMLcy
s6r7SjdPA+ZjTjz3NAAk+LZ/1psGQuATscJ7pWyMOellmnTqj/2J0QJLHAGJyMUOBpCxt1zFhV2m
3h74r/x47I4+wdTohvAU+vtASIwXHGXqkwVdAHVEnf4LPQynZh5CArKiTQvuiRRUKdVnDQh0X5/h
ZbLTz90HepbR+kNRNCKz9/fjTODRpPuGGWxhU5FdJLn8OhhOGWG1360sXhzQ+vsezRxhhS92vwoy
XYDyJogFuGs0JJ8ahVJo4EbNDb8kTZlX54RlUr3t4Ymmi4Jp8X2ez9i6D80D2baq99JrcW3FIIMk
yW4mccol5iSc3pCByHTmGVdnIPBC+Iw0Qj+pWKFTjraXrOPiDQMw4BV5E7iK6IXabycH1wAOXS8v
LFHhztTQkHgyAOIArKDyZTudMqn5S5dsOsmJ3GOPmA/xf6D+37upXqyPni+sHtqyXv0naog8m7jr
YtAAoml6rPu0aCPeLKquAwT+kDsfbY9m6aqqmxgQZA0n7W3cqCteexwLkPvFW5rdiYxONM40LYkF
6lMWsXPuxMQ2DZI0XVnvjt6ErYVLzfuhOHG01yLSGcyhsZieAUUbibmqPrCcwsp3Uc+KRovrEPTJ
+qr1fesBkk1TjdbM3iGOnuU8iiV391r1FAX+vrLNp1WWyRurYXmhiyBIh8uev65rrJh5ebekrhol
rlC2JonpHfyUgxaYfl4WQKyfMvgTUa+OYDfIM9yZbyf+8l02JGiSbyBLThLbLq8xhlvMl0xtacc4
tW2tOQlO7oZD3kw73vKN1LFLlVSkQJBn/qpELarJ6GQfFF2WlbbGq+zO8v0A6ZwDNAehDmS0btJT
z/a3U4QwLcLdQAzdaoQfq0PWt+w2CUu59Gd35EJnXI6Vp02dyODb/98d1eYu5SgpzWpzo7Fvit0D
7YJJoxB4PcOqIeAwSyYsS8VdR6uJuUcmz1r3lSai8N+5fTX7qHniOYi3psydZ+Q3wsPtajzomANI
AcNRw5zuoTSXNy2GkCzOHkoO8LBHyjmMLixFm/AJALjlGml9STDlhYAKN8JUPAEGe47IjV8jKah3
maALLSptkcUyGg9vlFK4T6bz9KCrA5ltdGx78+gjVFoA4m0mMxs9JUcjcX9Ux75Ecc9ShIzTMBdN
yUXANsc9rPxFs5AjPikVvojQVPEpWsgW3vCwAkgtSPjgbVz43IiK7UXGQGLwQAZkN39wDkMAXplG
qQjrixmO06+79qitMdpm6HkzDxh+WQ656zR2xDoVrGPq+Y/dHtKOMy9K2FzzBOh7NkAgscGyLIxC
pSgSeYGSNXkcmaTbbF2TDH48ytwrEZeG9aZi3aiUz7h/WU39a+2mDV5F0mloyrTF0e4bZBHkUdr3
Sa3WbF/VWYFn8dF92BfcRDYfIXbO4ddNyq8LQ+DCD24B9dweSBftgPMtxDxjzUPcy8YIVviLA48v
jMoPCYuLXANlKquShFHJiYQqP2keZ1bG6KA8zArlls4p2IowvhCoJzcVsmWAZRAdcTrI0oTUNkx5
4GaShIYldkuHAwS7mTSTOgWO+zVOT1bHQJ8UZR2jBHQy2McOTws/D3ENZBmyIektDGJzBcLkubZ4
QE74KJtBlNkmcDsmIXymuWcfXxYd0sv/TubibLzbjis/a9ub2BwWGUuCN8Lg5qZaVppCmD3TGxAv
TS2ASiaoJEYoeO/EKLZk5jtP+iWxPQceq5TN6wXMhW7eSrLzFpVvOsJXnyS62JqmTGc8bhrBkAui
QtddHSIHNj11zYpalvAygIAr51cl3vdKcdxb3AavujVLsYQkTGCqiMNIaFa2fH/+ITSwZB2wLW5B
7C8GaA+zcNGtgJIZMzv7arwG9DnSXWfclOcXZtyJgn6yNNtglECRF1WYHd6kDsuynZ1UHcz50zL8
BNMsCBLSQS+xb6LqZa1qO/uUErfUhDUj0VLS/xU0z/vDeDyzDEh7FnHeUvRzeLu8cCt2tfKOQ0U/
LXzo4XX/t2pefLorM9mmBJ+qihojjNC6L3DHvp8dkyfcLPO6CTazeFTLMEFeq+joo6IUZ383vjRf
q1E2wLTLvmg0pOVkl0JorMtSHDMPFIpEZ7zWBCz7Ukw98DIk4yQBFI5W4q9px3ExHszHa4lnqOcm
zrEsai7CHiePqaYSEMABuwNK3waBq9ifuMGZIb9crqK1Wsw78Cousj2WIamkQHKLF5KeTXDho9rv
t/M+g5ztFhAhh22wrIV2HjF8Ok8GV+zysXfoH77mqmB9mNFqCdsmsRG9t6guvO1/t/WZZZSd7ce7
Hixhg86x76noDjSMuIh/3ZPycNWWxCHQfHTiiz5v+ExsahpIWqUvOC/+FztTgctvzMqB/u1FphUd
BKNsIbr64sLAKpMA2KcXsgpLhau00mTHLEKVMf6MJb+uilXr8fZOHOHFcvTPweXIzAXjT6n+uD6M
cQhmCHyT2NA6TyRb8GqhIrEjZlJq/Dr27N7sUtWfFAFUmQ5f0GHSjGv3YjwCUlX5HiBpn+uMpIzA
tVRUWO9SQoMu2RVuhdxEoJce2uvkjw5TKp6An5BrhHbe4OfARAwJ7mOiLILh4TjFRS0E2hKlEySK
lzRtlbm9uQ2+OxWwl6jof1BDZIW3NVvPZ8xg6YXktfiQ7bkhpt22KSrmZzjWsud3mI3QOTXmpVRs
OybR6qEbtPkzQEsm7PqE9yMPkjNUwUAUsAnE7DJJjjBrDhqyD6sEsIpZGjJnAvaTC5/vHjhx0FK6
vQDcH05j955QSWkxvJE4y9tFdNYJ5Lw6BzqeqEQIm6j2zQJuTfmMqtlRm5tyStmqMTUImBcLd773
d6XyD4JG+CJ7dCKuu+pzFTvKzU3A5o2sm4rvGluPb7tFEJX8sUjpbn8OoBEZDYeeV+BFX2tEMymv
V+F+Rhvxi6FEhTfxziTEK7TkC2QiqIG2wW60exh6jpUh8Y+49QAw0TCbMiSUFTEmcO2O4NcNNA7x
iTy2oO3c6KFZYH+p5FpqTx27nbu1nLUUJSM0VOdoDpBlKgXucqK2hpvLtXEXZNMlQjpBpAzsZGfZ
hFIlbRp7M7pUcpIcqzLvHxkrchc2mhOV1b2K7YU6zFyVecnkgYcVB3nAvSVkxOn2VgWn1yIjo7Xp
fDFwX4K/AUkgodUN0oiZc9AxTE5uMwyjPIvgn/P4n++8iK6Q5+1L1PXVRxkHgItKYHEg0XCwHeOW
6mBroXHxsj/L4D9kk7htDVsj6omqXZ5/lcsW3Nk7MP9pOWzolEOrV+G75lGwCXs6CAU7mEhwlflT
m7+IvhVQvDhwihyqfY+aRzPlzRMy6+09FM1HjdD4bqc6yOZeFaNZgS/ZqgLQuJnz0TttuHWgSdGH
fdGoPHXRRQfkmtvqH3U/NTAbbmol+K585m9oR/ka5t1AKnMHTKBDjlfZrZKgJ2fIEWrQ3lc7Y7F2
BW3/+57qnb3/S9APU/0Y0rRw5AeUromBsgo6QrQTmpbMoChoUdPkBZDy/TO5yCJgW/oFvWZLA1Wn
6/lZDBFSNL2cUX8jJuHAYUiFDSj0DjBUzpGQNjG+8IaeN1w2/qY+5wcyKEtYktgnL36HcPNi1F+1
MQWdW/G3uxFuTwQVvVXGXVYYVSwxbTbe14fdIhk2jgRCR3HdzyqBenAwbukVUikn7QGtBUdDR3Ku
gsMBJqvvw3DdJcISn79kEDGTkGIBF3/0UYq4oqBfWoHSAupeDMXFdtjIqTY++O9NXR4D/cdlFv78
BeG/yCC11sv6qXjDuYyc0wL4YH1HP+F7CgxRZaC6oa6F9RlzIp3PqQnzZ+JhA6L3I7U89BkOkVCa
sPO+IkiU4MTt5G7ghIuOROvaWJhF12hYp5mZGlOVMAf9b3raMV9iddzDpf1/o3T5gU8AP2l030q/
/Deh2H4nsPldMBHnrpmWnDidEpaNgRKREOFbcS5OuJlewkx/T5A4aHvLieL4GqAxm5ZkjG4/6vMS
O9CDlKKNsOHxCWd5JAVLuCUiInwTEpbV/y66zv1CLGdh985Gk20Y5ZpIGLIiIkdrd+hbxQfF4mgY
AAJyyOzuo+tWBmkBNig7MeLGFUs/wDcayWO52GwrwsI8jwCjIlOMcJVrLYqvu3Vw+zHX8mMY8UVe
olW0GhGNxwPLZowS4DM9zK1bJ8XHDBnALc49H88AyUsG5yQS3XdQ1tSwww2QzKNLALuEXXHkhCPZ
P7ovYPcNBIsdrhtqm6VOc4JxXgG+rw9hBi0PxcmfRq9J15fctqgYtRflS+DmzjaPbxlBJdacL00a
lpdtgbhnp3DXkuSeOS459qKFfmyO3oscavRBRej9IFx8NO22+egEpPbX/0yKpUBSkE2EvPp+DxmC
Xz10Pdd4blcYgnzQ/FiC0GtL/HC9oJz2gU2SjCB/F3FQblvOBNBsSnCp5icAUBMPG7RWg9DJoboB
GRJAoAbUxpAGWqNvYZ/hF241e5v03vFMAX2x2TpzRdYp6sLaTWcwTLtJTs0vKJUZPi1B9rQMb+HI
IfvasyDgUmYBGNqbPABR57zV4PPHGDN/AKsXD8h+o5y88qkhFH5m8zak0WH7smiiQ0uEE/sJ0q45
X5sGrRRJIGhTBwdEKrcDnQsiyepGiUd4/7jTz3V72hdQcCigqYlqGu3AmqtauLxVtkrVgMw2xwa7
bnbiFfNU59VdM43tgXkYzxcA2AGONqgUoCMr6KFCNdiAv0mBqjVMVsuew+33BW3f4wQ9JOabn9dR
dvovZu5BE0SLC0CNMj4tmOQybrQMfiUeR74SdVSmQb9RUOyzNmOXfKob5xR9phg97cfRJh88uPFh
6DAS+wTl8moV1U/CJxsL3KuSWw0KSJQdHxr1+Sef9qQacQX8RB2sReT4lRLEAN9acOawx6dD6oir
DDHSMxECZdinRVFWYmresQgJnXyyPK3jnFLUyXdoSRCNxpsiUV5/VodNayFdKnEW7X7c3P+hGf8K
gri2AsDnchNyXzEAl3jeMRoRRy3kxQOO3lomJAudxcfK69tmCOXQcyDL4Ho7Qr1ljhRWiqG1O8Ym
7IbE2am36Hnn6x/y4YIK5vtFFM8WJEtbcFnm+xl/v+0pJhIzV5j6v31dSUsPT6Kujh+LW76IMX1y
RHeiqaAUDwBPtdQEXaE518nuM4MPzURUS/fquykUHotr/am5jHdkHek1udwtJbfQoZfV3zVOSAc5
yfoAN92KqP6k7AQITyJ72EDVRtKa9WTFYihUG5uSOOhDEMwryE2LWXKBoxVX7sgJyy/GZCcCZL/4
+lbI51IDJBmdIEicqEt3Uf3w0ZEXFor8apVo6t+GTPi7BNR7tgTuKcE+5O/2WXC+/LPbDOW5c0uc
VJ7ip68kyAh8mma01B8/JLHyEtyNBFv2kyklxN1QX/oKSorhJpmc1HJumtHnWlQHVdbVrMYZFCtL
gYvy1hANAX5SEgH7nXMvNm9X1vIDfTAOth/dxsROAalR6KRTxnnzsb1w72QVMuQKzelwVxRRyVtc
sUTDvOteuscD98Ez1RRYqsQWRXEtkROLEwlHhHg5wROTkml3LVXk93SI/t/wzCWf1rMTy7XbPo+F
SZh6XJLuZoKE8Y/+Qm6gTLdNTTS8zeCoffwsSQCOVZcO1JeTJHkLldrbVmEJ4EwFN7zYA0dSr7pY
dO6aQjpJrETfXSrZY8YnS8GXEYXSqUMP4wbS4RthJa80vLelsWcN7E4mOPzslQhsZPzctT8S+4lf
5uQNf9Y55DoaFN2WikYiqpg5CBMydD9nsxnvOi9tx7EMzzfqYYqerDJWE3B1rfBC3WFpo7W4Azct
xqlQhEXNBZrUM4xa53qoBg5h4Ug3DpXvEJyyulklQR14h49GnBNKIaX404e+D9xAUwX6KLqtj54U
Q1ERRe7ovJgoEL0CJAUoidwGTaU47ag5AXg145e4IEPwCYTLSQ0epJJwdloGlEl8lo9uhUVK2xcI
NB2AdOJoFdT5P9diP6o3STMVjjlJ+99nfYYarmopa837l1636jd2VCNv0e85Ql3Ygx2VWs5yRbpr
OOBzjoBomlgUfe5WdeaE112nTiUHNDFYHLNtT9IKpc9HYjelOrz969SZBuDM6vgPWcFjFxHx2yDC
mLYOmHiHyMBrQrdHUCtlp6r8wcKCkPK5J+k3yENN03LKyWEmH83pzufZTLfDmqn0dPeenFzumpu7
yznYhSrAd/GM29s+1wnevxFizA0D42Js7pOgprV1MD3AAUnjRn5zJrwhFVLXcoIjWFnWRfPfHdUD
l6oxCIuupdwYhgRQoYzQ3qXzbdgx0NCGGGkIzOzOYf2t4AdqTkL+9GZPAEZNrDL4mIwJTT84vKHS
b9GGJm4QycWYBfVGXKZJ32b0q8U8//9nFDzx5DEVuHOJ6l1/njtW4fo1YdO/mG+tWV7WrCnrp4q1
RH91fgVoc6VOi/kf04EnY+ac4FXUkPzvD9zqG5wUH9ieTrEdyP8FzHro5KiUHuGrlhMNYYMCiW/Z
vef0DjopDnn2Cl3j7S2W7nG5C5PHNffK4I/zJ3WatcI4GUhW33bhP5zozVtX5V2IquvNvYfN+pAy
RWtabRSQvyyXm17k4kKJ7cmiJvb5vSp4qZdrBE4HYkNUTpLHjhIhKVee7aXnKdM4Djf7AaKvNOas
ylZf2u5AWg/dvKu0FWi++coFDBbGRPwDoU9ycyzfvYE1G0QDoeL3QoAc3rcUwP+fpdRBqkSC4gyW
dX58syI5ve2WopVTw6qhXJMw4mC+L29wtdDX8wT7GMWeU2pSswKK7h3h3aQQe7imZ/tadXCU5Yy0
Oiq7gYfYvKR95rljUIlXLmONtYpw9MbtW5hx30pMloAa9yM+7C1jkFbOxaujbaE6lJlhDnvee8kI
wujjJvkxzP72mqEpkGLjLpLGwUeuodAGPl2LZHNeMRJK1Hf964+EogAsTuyiiQq2GbXh+ZipxZGh
MaMsnyUX4yIoAtQLcjTO6VmXwhvbm44oHCEYmMMG33Wmj0nnz67gmtSjRX4QHS/4biTxiKxeMVdu
WFtUvRg7f+pKEfPsC/HIviX+h/oahW3YjIkK/jFXLOn5waAQ3sgb7HQKako2JLMUtWnxPSCPdUjY
PkejtB5dcm26ReJ46RFD2NifyNNEYPZokGvGtGb6wJutt8IgsUm0/7oy/ebHIapZq1k30/iazzm6
k5hlU4bUNEWpp2QcABOLIo6a4Z3FKnSDUtLGQlXdJdfht5/ZZCsIhmPbPYRT4zRjg7pSdu1iJsv+
KlvdEGy5Q536DCSdHhyg8QnbFEmYot+V6b+8XySihWBWP0ol3AaEiX/yIRHy9aI0P8cb49MAK1DT
UNTTKUJuolErXdgffsswL+6bq++JXaQZSue/n+75w8gIa0HSEzMgUELoCsWeDUCgosWyQ4D9Yuom
rtQinTrCPAnxhJMpZBa4NfcXlbzXgFwkHdZ0sV5WAWrfXtoTOm9yjYmpkcgIMMevpnMu29R8VrIe
B45qi3F09jghuhnXjxYgk0f354eMNxpu/2MB7mg12c4kVHPp88i68dvzYNHBio+ezvPqkxl94hgi
ukxJXSLV8QBc6sMZ6J64MgkrAaJ3YPog1Whr/SYQ6cR6Ab5+zY1pXNoMbR39vD1MpIN0VpwaO5jX
Pw1YFByIt1OJx5cVHt8VPI8YXJsPQztSabi/bcSypVrjPBfNRXFiFopQGk1Oq23ZWskv6J/clTOl
DnVN5PddI4qhEsFLpueMTprYnVrGINgDcb6+2D61rcY8HCr4H3ySNKgQHfcbAN0kWVrBH831IIp9
Xecco7OF8MYHIRUThN1UUFpgpjw0WuJu1hMjuA0qt82d92bT8IeAdateluBClnsUVw5VzQ6C/qse
kntfgz+tLcqWUjkVTsIeV5kJtCOkEBiRJIpWXe/V39rKN8dAsgoxKQwtlUPpI1JzCtEXECvKr+oe
EnQCSqZ4YQi9f8o1xbYU1GYAzDZrEVIxjS18NWI0LsaCqK63ToUjuHLPVkjiLA8x2GBy60TKXjf6
e8xo8b8ZzoEkR5DjQ6kE7L9L/PRBvhZflKbv+s2/jnYKJPa5jPPRTZrpRv+nkF62NXSRLjXCi52J
bqR7tkONA6+51JZv+7N3tD2CEifAVqE0NthqdtABPuGxAoiEdbydnhrh4ugGODyx5ObEBLdie68Z
DtNCnZeJMpQ3ulNiZ4VFYmAwSadrFIi6bTAjN2LFtXGsBAlsWFBUMtc/FCahFGOtP490eW0x0tS3
kSZO7mRhN0ypnOBjt6ixEnaorwThKNv/1TSAl0gUR3xBry8VEwfBA10eyZhkD7nUIHWLwRYoNuxE
nJyJ1DP8kHnPF7BqRmO2ifwzeYOkhWXPudHfOunUlojACbLg5iB8XRdQL23oKOX0w4PmPOge3Bzu
a0JGMccwlPf2xFpMCpCd9MsGjr4gVU+wEmi833S6kbCGJvYpVNyDg6daOv82xW3Jkskbsck2ElN9
1xqZ5dW+0pLmkt0gemAXTHfD+DZpPiHhgFZZopGsxlPD4T1Yk1A0ER9r5HLCthWpS5aOMWvislew
Cvt+scB9T5/ZIKxLX9kGLppniUQNCWniEnF0lUdGDtR3D/8huyExkWiknbwPxG15G63Lg+whDWHr
/7lKAsb/zOmI5a0O8O4tfDD8GyIpbmpHI9e3MXux9AwJelq+qn/ZdNbdkrE65PuOKIidDmjV4+ya
2qPI3qM9oN5Fpv+GvoaBYZDZH7ul6ph1mDlBJkRHXITKE2gX7jcH67MvyOrlwdZvEFqVYsUXjeSw
v4kKC05kCrn8AszwLjyyZynqyZRNd1lNxPAvkO/P6S6yw2puaYn9rlEsDTwtyalrZP3CPohlrB8l
u4lBiaxSEC7c1EZ6zzazC/fkNQgboQc3qtPz6CFiIs/TO796S09CN+rRy5tRrjKCNvydS6NmorSJ
FScbeqAnGqYfutRxZukv4Iy3LGjALgTKF48Od44YW/EpB2WjPK+lxiKvmqNcGcgDVi+ZtNPYm3q3
n1CLHdfHPSkmpy4h5mx4HZ0BkCY5KkepNRu4MG7sXQ8W1ofHq5l9A35ZPK+STTgBaTx+1bxpCXZM
qXh8/PhS7s1X57sw+iI+Wm/cSKcID6YzXIv9CjBVTay2LiM4FewnaldRuo/sYPTdZdNYA58gFbO6
qlzy7nUJtGuKgh04ZMXB4xzWgNmtleYuQsyLpfrKHaCV+mtAf2+WSzzZSfOYne2GUXWe2K26I71j
sIm/6PjJWEO6HOyBlqBmphUoZOYg3nJfgiXJeQX4cRG3aX6BhXjjgAL08ToZLjFhM6kcNz3yW93W
ZEkOtKJao5LVxcgEfTD+0enHQ3GYL8kVGOmYs4Sja70KuEsHLiX9fAGpcnfpFxglcuyVB/pFQgrX
NtwPLwxwlmksbUlvi3QFBUg6rXWJKEa8XIeEJ/tfC3qGSTCN0RZKKxslUMwHpOTS9K/g9DyqW3g3
7cmIgLGmehG6nTTl2JBHSFsreGGz8yna7c3kUvNyxY+P0rowDK1qkdmO3hRbKNbZ9/93mjcN87WD
ugqXawSk3yGhoonjM+iUrN4KLa8HoOvHJaeBc+LqTcm4el6G8Ob97ZmA3qNgTXf2lxXTPNTWLuv3
PVludcMJ2ZBLMn/gAuve9b+frnRxGOniv5daCaipLiBE73Vs6hwXJkCqGl79AAU8ePyycCqib1/D
oT0p0MSE3Idxir7dB8Wtxh/+KOyZCU5QsqCY6a6/9rjSIDxZgguMrxJs+Gmy11sBvbiTNOO9i6NW
W6GrROAi9JV+ppvWoExRJcWoH+xzQbE5Cd0UvxFUmZX3oQmk3sWtVhnNjUEg7KfJuK7dSAii2dSR
v0RTUhPXbbKjzHWrjbPxVrDfZZqE3VE/+C9q+oosem8VH+wYRb+B4E+6Q3DR/d4lSuEfUQNU/jO/
3qdx7ZcsnYXsinDw6p/zhqjqVOrt2t9jMvr4i+3Ze78+zXz22X9uccG9bsVSW3NIKrDm24GQOTi3
uaDNeexHq95gPVZB9c/OKAczvRGf37gc3meu0crcWZ/L+9cn8vPtv0xQrKQQuETMKsP1SJfz0yxo
XrKBfq3Sxxi5ORx8V9WFMwq8c4SWl5gLJ8NKqH3Y8ssiuYBS0w6imx7hV/XWlbqjIDasheO12npE
cJylnf3Jn/8ssbaXFmGQlYvIEjR+iTXzDnQ9+Zz9O+Nj2R6HBsKGNsITRBRSAplUyg5lqWYTIU2r
YNuK9XEyCncqriC/BhG1rXKsxnE4+Ufj7cJhzxfukb2odClhCuLt0u5KXzlDywUXsmUTyZT6UDBw
xhIqMYWvibzZ6BGKUA2qrDd6WF4r+pC3DfbMDIPwOmq1hllk9Ws06SBC0odYkYcx4oc6R/1z0cIx
iQxY4j1+KV7Sj65AZSNtq5CNyJJJtR1asTEtufnhrRFwhNs9m247pXPCeZIQfnwPkLEqWDnixQ8m
JXhIACMz07OZRUpEEWsG1/NWbU3y9IDQCbrLH20E3SkDCSHWfGKKeWxS8Uj0z23LPSOZ/HnD9U7G
gokpG8TNixTcQZVFm8fXyfvUHut+M8J58uhavvY+vfo/MvXb+QEGUD1ntjZS1FweGwtAboVc7Wck
kcneoJeeXg6xb0ckhKEwUlnbQXCOAFkoJJguSNZM8q5O5VShEgqnd+xSESAHzTPoJUjmQbhHjBFX
G5aBXrA3eNXypYepNEzAxhThaDRsZVB1teRBJhxnkSKlRJ0wofxtzPUvLDn/K07EybFGfk0nL3wv
uMRrpwvqu45TKUsxNQ899bTMpA4L5ciAe5PBre0fb88LykYBz+uuV0J7itCypLs2WYxFgWfduA8y
UwfWqWucSUQX/1GFtsy6w8eykWfN7Vq+eUOw5NYkfs5DwGna88DPlc3SgZCfgFbrKv4oQ6vHBHxm
o84iiR3f88qOkLRqa+7BrEJj6Etxuq7WINdHmlhz6A8cKi0oKmIWcflqp116xQrlAGf4FXRR6+Vz
7w7zEAJcrk/M6C2CqiY3DuwbfSHKuTwXbbEJE/novFfIbdXLhJJQPeCWd6hUjXrUYr1VW9Q4/iaW
Vhk9xH3MxjXS0yfj+1x1FmX56pO/N3cDoG9NwlmBgJJ+adRHruMF97GIjkg0KX1hJNQjnqF2u+HV
I6WnOHjX6Q7J7cEpeBZMd1RgKc75nwImzPl72i73rBrH/aDaO1eiiIr7MdbXi0aAYvvaR+PWkHiv
pfur5HHApwXbfrVZLh/suI78PcYlDh97MZPxbrBsrPaltelNDij/XEfPaqQHXtaH0bgJvF5/qNNZ
5r7LrCAFZwHqUwIjHSe5Q79oQ464XVuxeu2CfzzQxczYBMjZ5X1uv8LMEMHfK5JIy50VcfJWH/ur
5tw179YVJxPD/J1EdBq5DtZTUdwj+eyP9ewteQfiqf1MpdWlGkL930LSeL3Bj05AoNLP0AjgmvnH
NgGTE+pI2dD/7KCZt1ecXsiONobX2ZhaGlUv3P98/kv5IhrRKPxXijLLHBcEphNHjMjUJkQf3G6n
IYeyk06WStbN0AyExtxQMr2Xs+Yw/5bdP4JwF4Of+k5HWs4SRjzWlLO7dFN18NB47UI5zadkeppC
tx5GmXw+SpcDBe2q53M9Jx3s2VUwfh/RLSBuvSi3IYoD9ssMI0fiVeJ3yPLG1sp9ZUBKuxNKpFxL
EOY2WsFz0hnodkUnT7N1iU6rlrdJWhpOIxUBCsWMkdj5RF3Om9HSTuGSFjIUDGxsyqfPnHpd4Yoj
vdjzcav6kTIphrckZJDyO5yE2i2D9dZ8QgEUHgLaCnE2gPfzBo0TheKbBF696MXzNJddwoumIMro
tHoXxD+LU+2x9aujZ1C3xGI5tlp3AnQle1iGQoUVjOEDIxG08MGGwXOJVdsKubMcnhVi9LxILr05
V25RSO5MAvz5/27XJveXHaWSkJwNlKrN71BOIDFkZZT/7riDY0Ati6aZb/ixN4VPkRd2rX4xqBRs
/OtqWC2MFu2hlqMLPSJ+j3Ri1evr6Nzq3+hP3Mg13SVqkhd8KjG+lokRRVAVYptRZo6HDhsaEEJn
IdH3oveil1iE3J0q+swEVSaQTTjmND6u8FO9rQmOAyMBRGyuf+FyNTILRdBylHkyUZxjOAEbWc7H
Dj+9lcqKyDpISv97wlBiTkiinmpyR8VSlCm77PzNE0HwmKT0mfN8Pz6msoHFtQ7FJ4GgVG5mQm2Q
zmPI0N7GhStDX5AeVm86/2VZDHbR+bTXWl0IvkxKLzXBWJw9juW08kBeTrpH0fPT5+nftKkqH4bz
qZcjieRyrFX8U0JX/m4bCJ6RPkASVZ2IULbWBbeFnT2RexfUJYcgdKrEDRHmviBDpqSxLpc0vMUP
tDvztJsNzb4+51xJikSN1UDtAT+Gn6LdMkaLEapL2E66EfVoPhbMzvQpqPbwpbAVArOGoq9SES4g
K+aPhFmNYSspu2kUXvR71AzaOyTZ/trft8yGAiz6YntcKoN47Xlwi4FcFK9rz2Xlh1IKBXn2OlQ9
HAuAbK+Sm7AWLnNBUgdI7OLwCiIBy3/V2Oya/MX1fZ6+ZexK2Xokt5bByBIVFsQvO9nqo8Sj1kCJ
q5O7s5PMaaK55n5YKrcwGYU1hPCq2YpsG/vkUX307IHF6hZPVO4siBhxcy+wlkmhshJcpO/cYDCA
HbrLMFO5H4E83ada4xO4y8lAFaBzCZb4XM/zMn92ElkhYlBa1G8yquOW1TOJfMeWo3DUG07rwNJO
mLXiBqu0rXvnay+8z1fXd2vRhw67FECOgCg0z0btMBjQNLZncm/jubiN5kSePr9q2Qnd91ARIc/P
U/Diu76CHdv71GuIwLZVizVehNZmYYVtr94hGpIIJ+z1o5wtCqRbBF5tv010xfS1uMRNiDDIXnWD
VafndKkSwwGu6mBY90ahrz/i2XeQ1bE3H3oZrpM3u3/+BIt/q3TJzp4jaD8dA2fo/iGY8BlZgH2s
a2I69obbVQasIZ+tUXF4J//XhOwCt6I+/qqIBMeZxescdsO5YVlkR4qAG0ySAHecpb6axES2YKKw
qHnC3xHoHCJOz/tymrbN5G5TAsKrxqpgRMHY9KDnos/KGKcOEZ6iu2blpIFVxpioWxZ67MNu+NUI
ts7sBJB/QS/mcYUJtcsD6dLRecU9S8rSS+gDn3RAj9Tg/IhrT2aUPLVv6+wgo92z+SHEKVOiWrHv
He+pFGTMVFihsuC3Iah7d1H1ka1RPIaMWCF9LqGs3Nc24Xz9I8yRzKriF0bTndQlAAw5aUfS4RuO
/tWVaqY2eQMCNnxCJ9Yn9F852g1iD1lQqap3Qj2YfGK+vVav6smUO3F1cTqncBOs/SRoevkqfa1V
zBsR8FjSs37FdrYbP4GdlWkqJUYy5OwVQy3Joxzc6WD27GTDkEnSvVqPGkzm+n4HpsAFpceODCgd
tOGmGrymQlt1buYAFyWjyMaOoFuxvb1vZQh3fr6GluFxBeflI6P8fAsCVUqrPEfw0cye92D7LkxX
ve9PRtJ0duaVVR5Ro/vYRQq68kzUDWQAbGRN7HEzAw2oyIjccm6+T7S8nRvTLYMPfuwUQHjZ3LjB
yuJMaw8rWQ4lTEG3t0FjdpXCtiTDtZri5ZjVZjwzNJBoIvw/DMCgjtrOMV10+nqFpJk/Qci//mjC
WVSptkAanryPmZ9Jam1dcgZOVvzMuk3K3h0aLDK4FTSQbGwqBRP/UhBo6GSJDIGprJke4UaxRz4R
/PK6R2TLJpkyfDUjDjqOh1PpyDa8oQWPnvQzbnrvDMBNl/54bHxGfe1RiChMLpcUhfI0b31eE5NV
a9o55UIHd2nMHLoFs4/C+KM3ydsuZrVoW7G3FlJ6O7vyQIRyFfjpIbXoNPYSGWoay3JX79Rdd8TT
tLtSl4U2IyRUD7bu0bPg4+G6rAEvbSBuULQR65EKwOdvUAbkOIWCqXxhE3kEOFfuhDSK8sy/UXPW
c+BOuOCt/300uYRnV1xNcpCxDCnw3k9TKxag/OvOSA77oUqUR9V9Wk3XGMSS5QfDNdDQCLz8x3aZ
pPJ3yFCKdrqRIR8IAPrFoeM2kA0NtJTYglDDn7fkiW8l0+Os4A3TlKqYSHeDvkRAVARS2bWI5XX0
wsKcB8M40t68bY14CJk1/jDrue7vjnf/ZOEhHrTMvvBssI5LxXThBiv6JkfxqsLkcBgUNUEnXLxg
kUrDA/Bbj2+hDXtfYAHiTUc9+MmOASEpUvzvwDcPh6EuBXg9qI+BIuHQhS0hGDpLKlSjSKShy+8O
QrKYKAya5fe3EsA33x0SsqjfQnio0aBS64UujMnxuDJ4qZEX+ESKIuHRO9lqKO99N9LMRZANwORe
OZ3/FDFCfJqyuslCC5lqkk/uEz620HGpIPBGpGx0r+gKCFVFEB3QW8n9C1VM3mVru/bJad8qtoCj
DwjWMUZHwI1JgBl21Q55UTRReLznTkcvvCglKwTNjl0o96JmqqorhVS8itsYnNfiUirJw0tKotG2
F09HMSe0dhmFEBmO0CuGhKfv0TYvSEYPKdqOWaUEEA7jsLhsblxcduOHkm9LQ963h/b1MOJbYTS9
uN+B4niRCW9z9FhLOTayN5kcS70fIbO+pSQyOOCxO4EgPsWx7UJEcNoSyDSFgMsqJ/evZ8TRNBgy
BqAoKT2GMksBRtTkQQU8p8/1HN12sWFf788C4qr9/usvq/fMK77lWnxr8uBD8m3UnqkZrpD8GoKx
EACQSBFtBrzl5I4nmKNYDY7LNqY4rLKLk/5bBzrVwKjg1RJBYtVCdTPOoCSHtvxmvA9grYLKpPnz
HA7JmmVW3wz0En6a+DGLBNDDg8hk7YQq+rLiLAA+ya3s8hiz3Ub/2YDihwAsn7C5xyPxpR1kK/p/
VgBC9vjZIaJk8zbA2t5GV4l2Gb3emBcIKJVx1qHvnhkFMHkCjl/qjuY4ulTF7/Kuh8WQxkZejPZw
yJ1rlHmLoJ4I+hRb61bWvupF8yukTQjapobMNpq6JcLMUtmb7JNFZ0K8awd9ArJgkZuj085vPYRa
TON3GDOb+5tNb9aSCBvDTNPWxMv4UIjnzxplitM8x1Qj5hcMPMDEVoMhb591hQx392vxHom/+N0M
HdljCUknDk+oCpR/+t9Y0ud2dUaKP2XeCMBd9uNmBCrWC2/2czVxBsnDChyOg7O4yWI4CbsvQ2jE
hTxZsfizVOMPAaEn7Iw/UGQN9KQ4u7f7yjC9JwFX6hkP2DkuzvRGww0pb4gIlEsF81TqawJLrl5x
YT8ww2cXCeI+D14NQYnMb7bNGnOHAtSRhKRctEJU170us3gMcGzPrOjligxDIeJGMGtHPs1bPdo7
qsNlyKbF+jl7ZpddbGv03vZvpL3thtmiooA0so/px9A7B6YcK1TJHPi9iBM3XgLaDAOLDp7dBjzA
30Oy0MvzDod3JF9eLpaQUATWnD7WM0l957tcl2Fn7sYJAiTyWqtqeAt4bbJ59qZNKQQxQNoap4bA
fOWh6wX62X21bl3cSeG19z+e9CKha4cDPBwNNHhLmtKGqroAd4szP61NqkJ8tinrbtzYdaa88K0w
Z77G9kDy++hn4Zkkhd7kv76iGCxjubbrNM2FMJ4gSnkUb2zxLcSwYXsbybu39wLlvaHALZDlGkQh
2gJkx/GwaVaj5OjXcErJk8NqMMTGCAdHTBPxHlPCRUnztakB6cUU6DVSc6GBkmwDfPYNxRxoVkKr
wRCFKit7BCOZ91bORHAJGdj91xaqOItHBzroz2zJ7jd6jr7VGMKl/HlsiouzyqbRXnnl44sbhvyT
2xCOb5F+SR+Co8MIvGuCag5n7taHBKgKsWjkw6gM4wpf+VpNoKNrD9hkXpm8Oc74NVPBoek7ZDXk
RruBtxg3mXkAnxc+82yter+KzWVVwcIUcQtFjCzOGx30u2HLuDKBpdzKKpQgFMtiF7BsdFoKq+6/
QdqLNYip+hD9fxaaU1nQmSA1jfxQ4v5b5L5fZOLquKvUVJAMefzz4KTXF0Sx8dg2Q68xb1EG6eHA
kWKp+lUZEwdr5TrZzbzztNqnD0wuhuv3cyxLMnKUXjpp9mRY1oXbYsfDC25fKgNECErwsgiTx6vL
dIFmImtLg/CuUTV51QKjfIEliyCRXSyqzNBQPgv4bGwJmKZVEBxLseP+SrhX8IM8DmxucjDlXVjT
gvef8i8IV7O/7ei+HJi3r3ddZejXcHsxD+TIqmpIVMnxyIhxSDZhr7dmMYkpwOBXjAJybeEMRL8/
x7IAkc0aMjXtPkHPTVcoWzp32x3YLKP4RnD1FWNM1F5YxmP9oYMhXlJVdSIuqerGOaLPu3I+JBhb
h1aOVb0AAFIOcSR+tWFeneCStEcH+XGwrHCNUsmOHZaAB8Q3PQU02EFOyvURvVT337ey/zv2v7nj
9BNKlKHhQB2No78A5oljwu0kAql1oslSiPI3tSU2nL07sr2bswI7dfrWOtX5KGFisU2G7n3k9l6M
vTuMasP2fUnk2o6o3Ut1lPBSXPtxgpx3Nsnp3xY1Pk1arfE5R4Agi/5D/kYaL7KjWgRqpxfdLSuY
6p92l5Jwc90qv41TU2DwRDlcpFLJCHFCbbnhYoWhurrxSVuEzYjso7RNxtQa9tHs8kT4nq/LHpKH
sleyGlxRMuKedJBO8Y38NzxS8sCWgSw8u5daTLMwPH0SQ97XruCy9BYlOd0HEJ80aSLPSYqF5MdS
KzYwNeC2TgiiA+mLdPnb6bZWxamyM8wkt4FJJMf/Z6WOHXcwYwdnlqA8QrF7/8myY8qTDhQAFLlC
f+/acjB+m6vrS1AFL41dZBc/3e2eyyNKZJBGHty65QRpv3MIPIDPm1F5oHQZcYtmOzb6j3GcASgo
6Kitg3GCPVYvw5ejjVCcX4attscgHULNhOlupNOMlFOKeQSaDflnooWmyO7Ot2uSVTRx+Gkn8K8a
jtEV41jyKG1r10dODAdnR1eofp26doJRC+nz2fOUtyQyTSGAfiBaojJfzQPsqxOYlhH1+GMy0G3/
U6W8vPXt2d0gix4a5fQOOUV4rI8teOrRweQ/9TAlobL1+VqeGA+A1nvCkyFb5Iux3G99LGidujJe
f5bZ2uaayR5yKo8iXKFQW2x634/8OMK+U5YAiXdLW+rYy3Ot47XW1zmekUgAyz3Vtp1PfIzKGaaZ
noOWNjkzl3S2oX8pLHBaXaEp++gV6AR0oTxDZDS3aBHerRjrJ2PDbf20Q+l7JPkLLcnNR6sqnh5R
hnZKC3+5cOB0g+G+2r1bgh3xlhjO46c79ej7Y0r5ubfBuG3hJjrjgc5dFu8AA7iImLqSnh7M+Lg3
NdSUa86P2YJD0oA8CfDWOebcYy05PYV70uUbQOLcecZ0Me1nW7OQp+c/fFb1dIux/RH+5Aox+HEN
3CNFT9nZHgpelqV4Kx0Wc8knCb8nQZ74INtbqes92w+UFXl9jv+pCZP9W2QrXqEXsqdXw2YT83oY
2dPMAh8xqqsC0/vuxhOIPM1dXaVWr+P/JXqflEHe+cVNFw9IjEUllF1coJWoBqI9dQ9etsNiRAgI
ZPttNsTau07NOZeawyvnN1SpCPbm3tjB3UxSImWFOd6NZpbYICmF/aKVMWL7NT/McFXZ3wrdHCz/
wff9cVDGKcEJBtUmphLLyyikdDNOfBv5DyNj4MjwCrd6IMfH5cP5CqaVJnYDV5KZzdA2/QBEsZCg
YCZTvGfccm7etZI26gvDa5jLk6Y0WheXjYp56L+x8frvRAkeo9qrTOBRHhBZbaJccO9sUxJv9nfY
RevEP+ferijc8edvzXoUDyWWGYM3GX7Yb+eCloWgmQbO+nG7qojk4OYXTdVEyyZ4IA2+2w/JznPo
WHhSImfP2NZ6Oaffky9pbbYGzqS7+jp6dOARNoCof8KgNZelZDJlyKB9awc0CJXZqtAfnwMx9PP3
Nsel4WnANY4DcomP1JwZzYeQbdLR8qYoPzLoyHi6iuCXlGBd3qUfuUzeUEsK1nLhZOHZDtFkvVdO
DXOnhE0rdtGXYctJTIq5hjsgHOAhJCg3XFECd095hN1533dWkKR7YWYly5NmEDY1gOBzKEu0P52A
0pCNqZgTmgfYSLAbaqFx2JphIuWpnTGzAoA4xTDlz3UvSgxvvTiUlwqy8L9uqT5dVlta1pL+TO9u
SgIw6eRjfdhfS2d/s47ooTO29hxd8M/hKK2L0+xRzzJ3yzrB3IEZBoALxboWYK3L79oN2G1nr1m9
LGZtEchlS9FjCW201umDiubW+mDmJFbnvR+r4CUEoeqEnLE9udcg2Epbf3uu2GSb7T79hWp6xU2U
mJD1zakkdfjZtdIvDDFhGFBkvPeCJ+vRAKu62poUZeESQwlvOaLFJDSw6lJ8js9L02EzFH09q5Ws
uYrr8whnJDXHHwdPSmq6s/uIGCRHyEfhbvXSeJRP1G7dGzaQjcGgsY1T9zEZ05jwVa9uTpSavjGN
9oHqoPKENam9X/BNCkXxhHQqYlZOwMIivQXF94ThlBF5Otq7MtmqQkXOfd72Ynoeriwer4aL4gpC
x5A2jthmAlK4AEAdzg6lcwPd4aMKDXRJKoKpAuLnKVrjkI/SDCgy3K5NKBqmUm0TOw4XwUDLjJ0n
ALUP4iLsVthgqdcilQPbPj+QjeatbwG5WSOLnazw9BAwH1r4VjilMqFP1Ljtl7NaABUXZNJitWyJ
Qpzte+M1GqppRxInBB8uBcnBpNoHBQVYDeGijCTICh1sDLylj4z7CHj4xHMEEDap4WNea2MNTwc9
fDBvev/VUS5PoScO3lCUcomC3kWS3J3zZ4JmsKaNmI6SguLEXob1/81yn7aCRTFZqlSRs2N7ZzVW
Mi3hPvHCrjmy6vwig5kFT4Uwmh9MekdihS+VpqHzy/GTZckHZL6ghtRWs7zIsWvpvFJ51pYA/gU4
+OPmxYuCvQLbn17xkHVChbCBxOSgbcIfxDYo1UfgMP1qJIynAJamG91UTd5JnI3xrUhXG+QI5S6C
Kjj4VcRyKK/1EuraDEpL+nGpZPTdjq8QB4NPe0iMCCfQNB2eRTc9RWqgUQY4z9EHX2K/1qyKq1Ym
WgAmmn9kkGKKkv8xXJ5S55q9DVG3EdYI7kde7YYVxL3o7jQrFk9kiCMeY8dIfNqLTsQr/zRFBSVj
4zldhAX0ZAZBSsYDdMSxcWZwND61SGKrylnKgFhF2fFACCgJLufEs/9ja7xOW4gjy6LjWGCpVc/R
7VVf8D3grzuYteVdyoRLac1b7+NnRKuotbPEmyBwV8d+0xqQiFUrmndPM/lp9g5If33n2w+2q8Fw
9V6mCGZjJXDxnC+aE+m2EVSR+ULNWFsn8oqR6W1Hu4Q3GFDc0b5Uq0i5L/YUzF7JcmFMP4xBr+Cg
gcWrMU83lMiI72BGXvezQLu8ek1M49rKfk/qTq6fMhZvBwMlJavlNviYi78ohRPR5mWWuI+aP2Nu
KnbuKfCl/Rs8LMG69Q7wvthfc8BNCwFKZSu+NK8vZqha/O+devw8+OD2s5iOUOuwy7KeJaV2UsPZ
KJG9o6iIdSx9jH0vdGt9ZQBkkIQ0FPH1QVxueM819oTuaAa1M6G2NuQ23IB5KRnnvu+w38hk+fZC
wTIXmq1j9WyjSH7VAXU6zHbkvRydhnO8ErZ0ALHzT/+Ge00CgtcNPlyNXORhGlLqfGdv2PojPSdG
aYyMhF09ts9fDj1TEIksFr/35lwJl6zV4NPsx/aM+dIU2opR6fN7pfv7pCOvIS9kdNFgHuQmfyJK
RS+EnGjbm94K9M71G5F1SGu0So7D4RApqvJxPowuNBBPdoNo0/kZqTcNW5p5syAErxAEpHEHvTi+
C8YkX0BevpJJ1pf1H7dIS82qDcbkOpg3GwR+4zeygEs7bw9spBrA5RrK0QpbMYkGiJ23vyoaZmNf
dA7Bc3bmFgPf4UZfQ0dsY+hxdCSMdoWY8sFHHmJ6CMnBowkOR59jZDanlx1Y+4OnWOstNAfN3LMU
rBk8ohK85KIjOfBy42FTbXbV2xY0kN0mJWEips0S98KzdUK6ZRVodJ42Xv+scBs37i73xkzoDi+2
xqvP0MVy5fRPZ27JAPZvQ6EnBM7k2gVrkCYEEsuUpEmFqx+Cqyc4UzAyCFQ9SVCh2JDtL9S/PnRF
x5ZBmIOIwjDl0/iLFB+c+V2B3UxIv9kI9EWh+WspnRzNO/c8c8k0yaKJFJ/3+jnCT57l8IFjitv/
fLWI+nZEUZt9fwztOnnvFeHpPYhO9eGicpPtYh5+jwLBz8ohjdbLiEE8VgzQRMNL4IpeSgzSzCfN
4jDaz/udXKaQQTfaFwAfxqoLesUJ4Uo2SxHtBKDV6SeJCXCZ/9PZ0FOcRqabGsajpSoU7ODoMtlr
I/zimRPkCpBnWR7sFrwdWA0eIv641SO3mtFEexMM1k8t7kG8K3gleAx7fyCKntzcBJhMzcOglQfy
+viGbXuUdu7KGJhd3AodhwllM3ZJFJyoGHlrcKD96Z80EOdHJ2URVqpanM2GrGAhM7rvSMNtmbGz
AMGpQM9Ysl5dffv8Bxs27wEYfZRMjG4EaJQzrRm2S8APbnth1n3D55PauOpB6UdjjCL+uAbj2fk3
gl9SHpOWUpVuNdO2trQ/7DO4V9AnDwxDp7RrpC2/k4ZUjXSiEtSWT0FVp7KZMRzKtJlmExQ8ffNX
CGHOrlPNFAG0mUzE/Fb3GgZuJyHcWex39DpD9yK6HDqSVE7ow86JT8QMY5Ezwa7UynxTIlCcJdWR
4GvbxJd2JQCmuL3hXKHlsKqMz6t6eosFEgsTAzAP3I9vLlitDuxIftHN+3Cz7x5EwgURHf6JweIL
UVLn2Uq3dAh+k0Ox+F80ZnzeFhoBH/oPGVwG3kCEowznsuV/eQlTg1Rj+beJyESYA3Az6PZ92s8H
WxLc8dWxcpXvf/143N7R5LPDE5ZlJXSqfFFbiaYo3HZ467/JJW8XKZabSiIwahFx4dbtrFLi+w9S
viVYb6ozH4LvAXsFuGwk0Lsx94/ZCOF9AISRcZYaAmmPEsh3I7N3rcgHWAovHhiKCeQmZGd/PEGQ
YXrwAyAjEfIWCcWMtQcw92gYtJFTBt9TLssnpQhSPXNnbf5/2e26+8F6Pby93YngORcMoTsn3qw7
sn9EMVtBd7i74mTV5eYWq94Ecj9Ar+u2ZI4tXQTqCw6qzLYETMn4178NrJh/oVSzpblRvdFr9jJX
YTKzCyQNfGxlBe68SLOstmoCnqvhRnBnxStQ2DJvH0rZY/QLOXIWH3Kc4OPQZzE7P88CHeqRtotn
4+gzAy6VrFXQqVEdEJ7b/TEdtKoTfhhYLhDyMFOjUdK+/TycT+lrNoJ/ncyL3UzvfjzPquGHKSI4
PhrzCKYyI1O4BaqVws8zJKEjV32Xll4+NM0643aFdEZtGppb+BRR67RmlVYFoKNvDDiSauPXFDty
JIkyBLgjESy3zoHH4wl/TNB8xK5ugSeDczRHv2vlI6RAbQD4LrOGl1n/R8OnVjmAR54paIsbC+oN
ja+4oSZByRjMoYyhcxbNFFGbKKG/vxM5g6reEnbpcfetah92Rs8uy9XUNCU1xLfzTiu5jYrgyFd2
y9ajPInKkjfe9yWQkzuYyYVAXVhQmIlDhRewCGs7pwmJ8wOp5rPTxphKGbHUnFF7nd+82ch0eQFF
GWdj8iefbf+1LhKk31tP+AOTnmRNnJZ7LDFSXAmb3HCJxio8Iw15B1eScGpWKRLGvq689gEQMrEc
Gh6I7vwQMgYLq3q2UU2gvGcvs19FMTU432hoWmVoVaOkRNIQJKMc4ycf2HLAqKt8+OxakQzmWm5M
DsvRl1W1khZq14ISc55RMyOnPW2vPDgKgnxNNql9Hqnye850G91iL+wEaNBGSONIVEp/9RD9VOG5
ghO+RYrR980sZn4FDqUSInIaWs2LuTiafc0wQJG21AVNt4RGgoU+pUQVXIwj9xnTkVk6MZy94A6l
0VAXtisNiARwxL99pS7Xc48oiaCm5Z2c1mXluXfhY64JWiyrhynshZ5WPhuMolfiPN22quZb389y
j8LPfmfbiNxIhE1OayBQIcrNBuKy6nTbLLkVVHelMU6GR/9feAFUVhC/rkjt0xvB4urOwedSA9au
YTNyyT8b3jYYbo2C1nrqNmzKAeeGjc1u2aiPw2RcOetYg2p6ADkTGvpgbw+wh3d8xttTzCQDvbpe
G4Hb0iPjJ+UH1GV0pe246Fp9IIYgDsGVUHFuZw01uI0YKLvlczUlW3oURrzbPqqo8e636io1QqD2
DSrwFeHxhqkYfS7j7w/jyexegt6KuC8RTx3PEsYpz+UL1uFm5bIvuk6+4ov2wLBSDMkNuVEoIfiJ
Xn+IMHHrVNokUJugyjgd6ABbFmqvj+2kkU4e0Y93Cr9O0nVWCvZapFqeskafG0aL6Yrd8pRaBs3b
G0lOKlY1uKPsoArqQm/02bk/RKbu17WxMPsJXVU5gagUV8ItxRhin3UzfIZft7fp41GkoengkjEN
NdO67qAbA2+Je3yecYZfjzIqfaG7DLsDYKg2MNEPiZ9MeyelNt+/V2VzQvFMSxrLIOKci2OixGSs
aGUaPTD1hu6ChQteUAcjV8v05UAQ7JHSBIWCiF4iM+vY2NxA2EXSmldJMw0sFGzuHSM9iTswSU69
LRs1L3N28kZC/D+PxEnWiKgu203x0XLNMpfneNjHWUIyiy8ibJ46uB4tYnsflHazGYdkg8oYu5iZ
f7EtSK7T0kPrcYPVjsSzltEQQypcLx8fbsPRsbxdUhPAQKlA+2AOH9WJUELaCUxq6+29Y2SV5zo+
ZXz42YZ1klbGuoDiUV9zCiVf4+M/bGDKFuTHUZpinq2OhF0Q0lAJIwsJ7ZUG+TduxYi7ppIGVQ/E
1YWr8qq9PIt8lZ8wv8w5wbO9AXJK1YkcaBCwL3D9v3DLPDP0UZPztYeOxR73e51lrwDZky/YPIxF
Z26tKUeStp6eS87OKc6OY9So8bxzSkexps+JQKlQzhXCJKRaobq5kaEOcabG74nFHimGFDB4M/as
WK7CVUah7EawoTNw0qUDEtBEpBvhaG/G9JsSBPOtcfgx4s2gTCLCVUQglbzfF8yVQeHNtBBMKLpf
2nfosV2Jzf//os7bSQ7TfMcMT3UntpECsXOgmCKTHU1YfjaI9Q7OsBuEYEmbZ+npL8sSjgv4/ih7
SPzGq9lp1EBtZm6yeDLDJT0UcyLkKoPAw4D54IJfnJzT/1riTTLhkGZhoQ3Z3NpuzphM+P6IgD8Q
EEdLIaNCUtooq2nDhMpJu77TmvOm3Z/+QbtN7FpuzTUrfjKll49tohptlwTrmmGch9OqSzRlxABB
GoIYCsp2FwGdW8HjaoMGl12oimxzmPcQIfKxIpWsVs81kFcqWxKwT7L629mwqxjAtf/j5lnZOSeH
IpUHKYWQjzCJFtGjD5jF/RHsOf830Cnb9fxESUCfGe6ZKkRutKkB6zTlctYg4ZQ4kJKKU5vk4+hn
HoDlurSSnULjoYJOATD8HikA55MLZDiYEmNSdfDHyRHhRrQtIeNpdsc8X9IWr8qr5/EDDgBcX89+
MSkWGLOAxAPsTvye44YFUzrDnKamTiLxRR/WVMVwBPZdNzPhgwj+bb8sD3vSbNWz/4RKSo/ffZ9C
6UboIOfRj1uptGsUkHpNKD0h2jKL1Ubh3KumfEewcLGCAWqsBAMhOFGLyw/zcAgbUJBy/9qq+Dfb
k21WzrF1hpKf93aZmG47E7bsOKzbxkPNQob3XfrLRBhu5uU/rLNy8KSHJ2TVYys0k5V5LFPyOAjN
kWAftLP+eBMbADCVS7tm+7p9eNikRZwu8lbli7uwya8R5/Xj7f8sPzbMe1jXib/iGDNXbSpMeLpP
PQNPZ5mj28FbjpL36Z9tqcuRLZuQBsQMBbLiRug7feNok3lU5SNfHRcKylchrVIgFQznwk8A1u92
TXk15J12xu0aPQzcRFYiwD1u+S26xkRYVJ5XLGE87PsB6lVv3fcx4uIzmhnX+RkJ4YPKYzKMuVnU
Vjaz4r2R7Rso+u4y4+h2sT6PTnl+45DrN8Aw3V6+iTArGffRMmBTKi6XcZDGmjmC2x78Sj3rPQPa
HzrqsVFbj10wSsVYlxnGOgvLup7yOeouWZJ+ed8FQzbAXbWCJ/GLK0+crdvamEr1lyN6KfWCdnv7
nLrf9W1zPwcr3Fg1/SnTu929+57/1RBhqUtZkehl5kZm8FVle1y5bLBb6f8IMEMPZgHWLFjlfzJT
axxgrHvtJ8xDI5osTU4MhKPxJpFqz1yikuvbVmntOdMCtyeKfwv5mFwDmZY9V+yNxHorBlXcm8Ma
tCJlatVEW5/z3z5eXO1qHW4dTjqQZZE2r40AmurzmakRIrvVLggUxhF7DnnwdLxgzhrAbKvZl1SB
ZItys0mMlgkUnetOMFutG9NhK+lBfsUX8ViPPJE6Xkli3u/YvQxLVfM9KsqVnf9t01JBfWIC4CY5
TRHw+Dve0HkuR0AHXeLvsLIrBsu0P0tLhvGJh67IqlP3fWyyGIbCOhQF/DgmzqJNQ/jkCY1fWunh
l+IFb47IkHxnRqSHDFCB2XCShrKNQvNqgW10jUhymtOJChsKYOsT6OiIGrREkkL8unLdNvguadV/
WdjIrJ0jrB1s5j1UmUXm4kseNaE8r1QXVSLHN2Z17hShMD00iHGAxUdmwy2ULw0KWgoa3UYGoCtQ
GfMS8XBB8sa9qL4kxDooffpr1j9oU+G7YhOvyFM8Vnvj8chik5YEsIzNfPwZZATgIIOtem02FLfO
QeoZUZxcabxh5mz+nfTok5ymKcD/NkNMXA+/q4JO539MuTGtbjGSzsoJ42PT0KczXSDxF92dkqFP
7jv8/qGEXQEBpkXUMdwa5xSNFQEW80JkbNdWhm+1tD3Gsnaa0kMUnwK2ZSVX+AuSRrqIYdAIf4YN
5AWzEGZt6wwrh5UKw9DpozJwrz7Fv7fh9dZt+RZhLysqnofEPHkHdaD3Cy0/eH6vgvalh+b2gBC/
a2iHrxGxSJ4/3iv4zaWvmu2f2xwEQMfF+iE1eL9Cwx532e4PTwJTKZFZ/+dyMUNSpoDDMLLIMwSI
FizpJlnF9/1+8+kvJhOR+5yjhSpKoxD0diG/KsGokB3kEK9Rl+mOrLvS6ojYexHhbPnDmyDfCP6p
6HuTF8NaHKJnmjJkGNpLl6wOx03/iN4YCH8KYY1aBcHXGxJkPVPdy/tKyxAQO2Y7b3sLMY/FQ/mF
hKoSpFamH/JNrMw+DlYAs2zLDvKZjCPkxVsxpTvKGPfcv2nR2RlwFIfJQ2lJ96IekzkwCLkEis5S
fjK7lUWorFlP6ZCZfQi6on7EN8FtLe+hlN1eLkp7T9KwBezw6+4cgm5P0lYagKYUOY+xUjIr/6TV
k80iu4fgAeyv02ZKTe6qdz60XKew/cwYDLsxaxEfbjLks7i1sH+kCbOfQiu+CvCGd49MG6XIZuKB
X2RNsnaexGL+mmWwCS6uY01Cx0n3j60KjffQBmdimUcwolKetSDEMRcdN6JYjy/hwjFWaUcffwYH
owbFRCZLAAwtzhue8vW2fuDzBrFgil2otUkhguXZxA85gyuSaj1oKxy1DT7cNxJXpSplNK9zlQPh
SsrayffrCArXL9lJG4BqQyZVUSi98cWxPBlYfOPXyUSh+HTzHhoGAaYwp/By71OvDcCtarjGht8J
tB5CNofwbU6lLRIU9TsrkmTEZKO1QtrBS6nPEdB+wPy3RVaFy+f5nZoO3czo5PDL7M+s3YoMo4fF
XlxaY9Nvajn5PKElVGU1ZbZgWzm02yPa0/Ba/ajX+asy/qxtd6SMaP/goP2DO6T+Z/ehZglUcc2y
T9l/cJePBDwLyHjZiW273jEYjCpYi7+RwzyRzJpSsOVCg9NmHfI1Tk+Rcw4WDl5fvO4ZZtDdTrPR
uOmT/nvrCC+n3fvBt1Lh7ADkNXyaLQjc6MXKKXIckmMAHfOv6j1rnKpe9sGL73R22HNqL2tfTn08
jECqglRKDDQhtihpCCS528Q6vDDAKtiYHX2W5qaFmtLoaC3vo/OiX4ij0GD1LGSOnXibKq2EPYxG
jn30lIFdNBW3MLI4mUhP7YuP2EfeBXDx8YaKkqgEh8VWIZ5lEOdl6IMo6TRQtCy9CDNDuKZa2Y72
PHmcL90amIRe6fWVq0bUa5uaLktqYkI/kI6yMnlouZpOFKeWQaY91C4vaoEcNCjDCq6LCaA/8LFO
Mly2GwMUo6ImDy5IO2tt29FQHj9k5dJ/2ECDoOENT8kyswFcUd9RmuI2jVeE6+qeWS9gnUKCToI8
P1RnGtJW2sCBfFJMou9yN+LaUfK1moBwWKS4WbpC2HTrGB6KCbCxX1sJnF0RVQ10xMA40rQaYFOY
cRU6+8Ma4ZR8HQkXW4WO7WDMsUzPj89/ymw9XEWgXLEY574UEN730gluCXab5vurqVtFOsWobxX5
3TZpnrS3If9x+rOtmEzJis9FmgcBI9bsE/29j2Cf/ZFrzzTW+pLYlKbBV6BRTj8ToSDD4TtSk1G0
FzszLSKFxkS5OebEruLRlZ3BkXO/N16NM4z9u8RiE0/XTgEEKzAlq/KLxjNw3oci/O13DfubWi8I
BTW3aE/dZcZyV+jfPXPTx13swXMUSl29tBHcPbQIv/E3BNzydJaZqdXx24Dn6H0FwbHhIhx+5WpS
J1CV/15SZoeIZa+LpptvYumkapOFEG/fEJQNjNXD/GdIzGGsSczopeSQl2aliUpE83iAnMaCUfHP
pcYYVwmXp0fBkwJ/woZ4l9Xtzzx+R6cQ3AghXRE6yf4lOuJQP6ZMqP4kOIBrjQlZXRps0qCETqPt
8iEeuJ2mVKS5y1I7qasRvQDvRF+/hAc/2Gr2aFGq5cbgXR/0Y34z99w+Kk+Q9SdWHjMrPZX3wfRC
0pcLq+FpuAUeGEDi6146hX4iFEjRuGic1uAdDArvHLmHX5NFAxvT9WjW8yo+/0RfG1QisRZc6Xkc
kG6RxtECDVXRieP+nCdxay1D1Kyc4W0+03mhsG035l1P+OloAgxxQzdXkfsMIte1V1kRPMD/y1oi
HoQA8bJY9O89cqvN6GnYJLq6Jxtjo4wPwAY54Glie5bBEY7b4RIjkvO+6Inc7Z5h0vjlrukaDL39
8VYQiUepR2XGAgAuyv1O1Bz8VV82brtYelw5+50pP0hE2PpNSegIq/L5ckfeBl6seZ7MEN7Q0Zf4
HleVLDEGjEufjhQgvw3rLVTeqnSB8CnS6JEFuLjPBNKHYAutxPqkESId+s3riOg/FQq/8UmkLAdp
7nRC6N/xX555o7kxVIQXZU5X9kgsqBS/fHlf3KcJ1eXvjA/f9tZb2fX/xLbuNGtw6GpWUTqkVL5z
b+bNKMswPOmmraGND8F+o9uoefKSrX8D6XQ/TeqrViThqNgRKSgVwDVVmBu3hmE9ggchQTLbOPNE
xDCdowUMdxCd68IMuiMN2tOYkbrP4E+T5/GXWpc5aMJAYpU4K2VAVOeRWwlfdZ/f2fSoMKRxeJqU
FHZxSTFKGS8RKPqzdXu8nHZhQOWH4N7VGilQjgrIh6kfQo5GnkC/Z3617k7LueZCwHfzWgts+uFf
08BIwfEQvBaCKmy6awW+Uf841KZTswYFs69eH8MHK5qTScxKQ9runNPbUAbZ0tGZW4QG9qxE3moi
ZkOXixBH87MEzEN3ztLP+l3AKdlEykGo6b5tqh2SxKrdae6FdvP74gcf4QyIXS/j4hUiEmXIPSeF
eARDkAscSj5z8nkdtKTA4AZ9lJ4suVZqypVjxJzuau9a+qL8NuGH2LWNIdY0htldNtDT/hgNdNaY
DS0RlQX5BBYAloEvxMT1/tNOKdy2WcN9v754PPLZeU17PEoN9wGX7EvxCIQesfcEWEFFM9/bjCyI
FLPFLIUFTwHI4jXdqe9Siwe6x40URBOu7I/Odatx/oIg5XWSLcgdDX06H9BW2s9STkqBsBptSTry
S/X7z6qATA2JZYNGAMXgpj++EEnWNFuF4rP9JpNEPUf7Lr7VtXBpWf5p4Q1HcpdmKVHex/Wi7v5g
Lh4xv1rK0WXcdDAX2FvPIopCLFOPkFL8H9XbV4/ghbYaQdAZ6BsPhSJHyWyNO6ogDz45J+igRaSV
8FVX8fUFlCfNJ++kD23m0aCvrqq25AuM93CftmVZS6mXJkyIRebOrZwZ3SnkBmejgxy1wZbyFREq
HaAfqfboPqvS74STzl5ibOJjkXsYwINkN2d3ztXO5Jtxii2NAWcMBArhghG/2qSfgG0kxgVXPGNl
K5ZBTpr6/hQ+eFO1txPXMPiJTo0mVO9aZ0yuIGFvNnwu6UzW9YqobyxPfb4Ps6maGm2rCz73hA+e
7RhNJPsnFegvW7AYWw7jB/F0yp3Xpbf/2KfUVhTto9PGYOKNBJo6+pFbyBQcK58ayeWy4Fmla03Y
3us752Ok7Brih3iY6k80ZMIO2VAyrEtRT2X1WzYBDN978JOTdBD+WrUHm31h84LcyTMsZoeX6SBF
/2Q9bdeB1dZGTTiVVX94vOWbxoMLsk+d9Cx0EWE8O6mlUJsNIM+7/fF1tPUXSptkjBm4f9babcxr
3TmB4S+mkvIFdkG2N07EiCzxVT44o5l31S6B88PhhRvBtmOvP6o/wD0pSKt5CJCzlgBC0zJ9S1y/
rIN41bZj7wvuqWl9MFGPgPPNIVUxlIvnfUHYjitK8mtdXXqrxS2L1BefjUH4gvB31/TojKA4BX8J
3WfRh1y5ih+JEJvUa3JMD5KPdX1COAyDLMh0mX09NuNy0vZsFQ9hl6VzIch7sqlmcg8mST42QLB3
f31OiWqim9j/2/b1dJbYDuo94NXWVc06aT/Iz7neK6dAv6xwiPeCBb4s7x71WlXI54c54+S9h2V4
FKEN8vSsb/g7KVoFJ03zxIeWHVpYNvZDQ+6E3Zam/iuhNO2ScDwzbeoL9Gy3u7pJe7enX3vXDgB+
E7lAUo4cxPCKIaooj7LuPCn/451O8ztDX3Ap56CaD01u+R1hCXxl/qK40SjJre1u9t49LQz0AtkY
HMizlk2J+RW2T0sYA3z3MknuU8uoGi/j2NnSavOLSjJGoub05gxCgkw/Dbou+G/Zm8SHVJ/PxGr5
MhHdFI0b80C/UYbPnMlSGMPHlS9NxJgQSCRp1JcVmidFvIzKTbaQIbH0zzUW1jv/bhQPZX8H1h3s
XSChBt7PfRft4Ybv1kOc276blqTk/Q6liMJAJrxBnWd5fA4tk5a7n9yJTBf6LtH/B/m7COBX11rO
wy557IHoUOLoovqRGVNzMOGdJUlBgrcyRc/a4tANjQteVVI64aig0Xt2Gxyr2TE4jjPi6kIjdo2l
0RleUdZgmzxGptZFNjEsJu6SPUNvayCZwy4Jv1MQ2AgPJ40USd9bvxG2rsmp/ezDcVeafed7Cn7r
Eu9CL6T/3MrCnBMEUSncDOV0lgQxj6wQul3ST3JjCzbDDtFZtED/kZt8ZO6Gn1B0zKkoGwkZEg7v
s50OTBEpE8ejRrGHUu8p4yA3EHEX3428eHf6JTwYcIxdmATAlsDNUaGQ1eMW2Lm4brQ9aVpNXARh
dYxxeFVQ4by8ip/8JRiTsLyUHVTsaC8Twh043wvdlgJEcFni+aNDDg5xWPIxHLdXoxli0yKzVV9J
lj54UrP3HcKaeOPR+szDSnWTr+U5dJpjbBZQrgGMz8PcLADnJainaARAKsuwqSwe4ke2TeyJZSb8
AV5ULaMBdA6OSsZmuD65xjncjr0qGzcnPRBlAgBICJLfXyxgoducD4NjkiHzh4x318Op1YmpepfB
f3Vv1BhqseqQ1aXJLdBFhd5t28st9r82W2hBiB23/YIVyER8esLcgr2er8nd+DXoqNkl7h2z6HVm
rIIwSaEa3OdLS0GaS2EjsW89aRTpe3/JQ0BXqmdoAD0Og/kUOiGhBCExuFo5tNVTVLIAkXT4K9+Z
jWXUgIF5PB4qYgHYJBllfsANj2pNHX10FQQSYBONkff/LZNt88jc6KV00Vyu8vb6cTddrr0zZU2I
j01ZY6KoA27VBUG784P6MUYEI8fcjJ4S1qez2zIZD22q7VlTNCyRmf+Yz4PqX2kjiT+YTdGmS8vH
k3kg76Y0hKea93fokIpUk7s1+Ic82+EjdScMSXhy72T9cDjTxqZzjDNdViWClB+gqjoCc+ctK9UI
Hp8+pnOd4kk9EnmIueW560XDLWuP84xgIGmkURgJVphYHj7TouKDR5VHvwVejVld9DhG8uiJrg77
BzJ3PbADgFgSlAEDBS2OXTJ16KkwUjQ7YBq3HkCfBhyvXRgCtxlxYc+MvPrxvIT2ht55s8QW7ejJ
COTclxPxIENDv6AsWZqiie5+7SFec8aq108fd0nMnYkssOwkmL3VSvl8XbcAkyk8fsKbMVnW2trJ
3ezyEajjAQ11isONV67SIC7IYWxY+laZyQ0C2+ODg9Hqbywih3Gpi8ifAOAAHBDO6XweE9gWUSYm
UDFFZZ+EeJUfvdUqumfcKZNJwIHCG6JKi1KAPHOhlweX/X1CmF9025qz1iVg2n99rzOlpVVQ0+FV
TKvwq1mHbu+PZG3V3tA1G0CqTC4qIBxYwnnRprvyolM+tZ/r81/GHsCvwSYlCo2hT1wuJG2e40tv
zMQ/WBsE7QFf12PXuQ5GtMoS5dVV0EurVMGT421OG72AZ8yXNVHhL4IwCNenhT2uyo4k/er/hx8j
u+F55YfaTMDsF66mti43OSwwapsxjARoe1bfS9jSQoc/X41mic0bFQQJ6YMNBE164uje2RePD14D
NdgwgratxKJoD4gPhFSEaxbS+4/XKk1cj/vtBLIfXqhtrvNtIJS1thEjwcjLViUehJqMlpak864g
DxX8CHtJvXXzfiz84izr4Y1wqmfKxHIMK1CA9tc+cXYJ3r2J9w2UmeJMQ7qCneXBjAcHOK762crO
acAeLS8zpKlqT3KSycUvDCATlYb+UIByKp0BlKTnq4ngi6wOczD/6RcoqagCz4pkohhYNHst0kDH
mcq+7Q4hQHclVPhlzNlLWUccwmJA3b1eTNxsd+ldu/wJI44tXsotQiW80JAEQ0QXgGtVRpBUvOTK
w76ecLaRklnwDyMaiNbOFdRUw1OTpukQvj1qT5sN8pSHGVVXLYUaWK0dnny8o0CXL3+x2RpnLox3
5Lqoz85XI8T0SAOZHTVN1XceioyyYr8UJOmTlZUL6cLKB2zBefK4+bTcNTIlFbXW2N2xp3P7q8tG
RBhy6hzd/CxU5TbCdp8j0mZT0a1g6zoXI49CMBWX7oH6j30gMiWOHZj710q+wz9RtjE6y+NLghaP
bNeTdoGdwvDpWyPJA2voyc9Olj0Ncjm9YKUreXa5nQCUaRhhlFSBXgrL7EB11g8URWngizt0DLsR
pdA8zpMwPfNgzAeLJw/0+a41aKT/22mTsvhdCt+5jw7csEn9y85WMuKF58W50o+rOg1AuD8/GQp6
xgrCRRKrdBhofFPB2htR2Sp1KM44c1TbKGhMHZH7UWauJI//sau84ewBcSzHf0NpGrjyE+cKzfWC
7Q3mfVa/KBMls1ghO+P99qk+nm/cK7cmL0apEnZxH9KBvdMUB/Y9Szxon/XQxnGQXIbbGe5bEL5D
BWzLcyftnvuSd63WJdQvlLdmk3VoxppvXsIPjxMJio85ViS7PBDCshkyOr+UsVMF57ezIcpXrvPS
fHAwUMXPks5FPJtKPvU9NvSNyASef03xqtYTWpjh2cvq7N+vwUobD3ynz92Kwy/y7DbiIGGZzxfS
3Zvn5XBgwKQjMn4jrN6262LsgvIx7eESowd9MyEvbLFl1+MYVNsuSiJFKvlSdP7YIHvHosyOF+TW
7Th57+Qk4ZJoqXhPx8weFDA6P5eyODzoXneMG50abetknuWY8tJSNSfUrE0jEWFRu3DE1dUKIHEu
CCf9dCgu5CW4jz4yr7ieKvBRLraycOFipwwRsBIgoRo3Qf271GFSGFWuMqpNpDGkn9gvulCrz0QR
TgIfsA82hNrUAxsAVORzrqKQxPiB6yVy4LLhTtqCRx43yPIHnZSXPkGvk4SqhjrK15cA18fwMl3d
X/Ryw1iZM0Fazh+rTn+hHbQyPQ79+wPbpPMYQwJp+LGLUCI0N+tyOZP31dtxV2eelvDtY/we3Ka/
PYJNvwhzQqpneaoOxJIy27v5IxXSTgHvPGY5Y6+/RzDylrj+FTPkuR+0jxQZyvECpWXAN4iC6Ak2
ucoNK/S/b2x61bHkZmfVlIyBlBX8OH44IN4mYYP0EV+gZVwHi6+Pu10AfBegwz0jGHHFDYmVezzZ
UXnpIQ1EJ0/jG1DvgjmUmrfK6yq5xe5t2sav8cbP0c0YbbB8bIXc8DoDMFa/LmMf8GLVdzpHaN+g
KaidVePyNt0eusQkTrydP7yAsQN2axJhNZsQrOtODssZOLq0aN24L9VW0YD24OBEUhj0XNp/oFLw
esjVkpzCWe931aP68K9bYR79PlFRoOi6OH9bEPX/yO8mcUH2E6yZ2a753Y4ZvMTa2ldOCJdsNoY3
FSwFMbOa4/oDhoA5eHq4oMnyY9pyjUQMrGF3K5eCh8+Ke1NMufsCCrPigM2Ejr6RJXv0tAx9Rn5Q
kQ0oDxW1UMDyfmAHklQ5mPYS4/RjUcrC7Cx1lb8my1E9U5dhJvAB+hewQAv4CWrTuUJKiP6G3lAr
1/cNnyAitJL6Up8lBWUN99PlyyxkTl5WRgp5yRiGnGCitneg2++Iycu0lob6wB1yYhiXfVRdqT2t
ACcQno7DxF+yGDYbS470nIlqnweUDxDNBdOYDKPziXooMGdgcCFaRW8sWdc7jZ4y3AuaRnuvjPhQ
eHlt0k1i/pa5DX5lM4U2yj7b9EYriN/DoG7XsruhS2Fg0733kTQntSjC9pXKNd8HbbU7T9TFWfme
NIi8XGAOO3NoTl/1bj25ZzpX3RfChAb959t72477m1wBNEHZm9V0ApadOsR6cY47wZFOdXzjMjQK
Msmfpl4qaTFbBp25b+drHDEG8Wc7fYj4XvfaPE7JOk/V3ahZEuEX2JN4PaaQyqKxA7eQaIdgDwr3
BQhXH1g3rpd3JrdZQgNVrFgiTDrxSHBYcCnQN2hab4Xv3FBtfZA6rbZUM3lSp6d5PSEexp/XDY8O
G3zaRmZ+NqiOWaylSeLSzAwboTZ46ZLshJRt2KIFNfKJhRMfqUbmec/4dzPonV2PRqSkJP2siDUB
RsbNF6jjVlo4F8yecwE91TnVNLaOMje6Oa4wpIkJ7nkTt/urrxqydDIMoOODzbELpqYKjeLTBDGx
lVMQNWrohnNR9BrBEc7HEL0ALjlplkgLFAHNEnEX3f6JHSPePXQ6SW/cAky/dSZGBxuLCNMQvIhb
UJHb7pkIbnSa3aIZyepidHonjzkHnPQ+8H/UJWbww4Uo535Izf1N1PU+TsrDqQ7PEeQeNTBk4yN4
/j8XRg7uzChwxCBs6b/ZiLUgni66533cCzmsQrdfbFnkU7rBmIjDsj5XiEYWRLEqG8plwhYUdZY/
wEiP2Tbw5G8oquqxha8pzHY3bX7G+32ETyjmBmUudRSUVRfaIdds44zs2qL63TIksvEhMotRK/pw
K+6gJ4DrU/xDJ20h5TBKXiA4JhFkqMv8UKCCqIBxDUUo6MCQd0K0voPjmrWSkS+joanv2jA5hBB6
wtlHNZBi9HhsXzhKJmZ5VKYzeXVHOQjMgBeeFrx3kDBPudT0+SOgxhnJVYOfzOL+FakEY4818sFC
rBtgIWNLZR117x//e2MlNa9u/Q/+7FdDizh6cgppuBoRTGHYkjpyOIS4uJZJAc0CNRTTmxGo9ndE
M4P4FrwFn4BwYtGsRlDiPtDsnKrkLmRWZ1GQnxoUm4kksnlM5LXUTjAKuybqMeP9ZMklgfdAE2W7
VQGx6ye5V8KI3RinL+aZkGIPZuk9jSRGWbhiWAhX23S+9DPtRRxuPbGQ1l/tdNB2KSlWnYSvgVRW
Neo8yO+db+COfBsK4WozqqovODI2ifg3IB3OyttWWEV7FP2/lzg57UUiZGw4AGwOTfhDzdujZooY
oN59oiseyRznfHaOQaKfaXLvgktju3/ZgEfGHpyVlWTyn2//uaYmRGgCnjxdqB37BZuo4whWoIfF
wP0J7bnKZxfXB7yXbMmKDAnVpCYfIlN82jVAkytaxZKlT2uuoReF0p7mvNxWhxI+kozJ7GhSKj+L
Dh+X2EKER2kua85shEBXn81Lju2Fa+Td7MiBcdi+XAh/ZBIQgRVRonQg4wQq9w7upC38yCV07MmP
zffARToMREfSSH2IXHvMmoQzUTubKxNwhUyw/CzfM9ECS0RsAyi9T9MVA+4VopgiIHVrVvbBQx8V
0OxLh9DzCzDYSz/RwDzZ5TV4RluNGdJRKN3FGAJaFccnZNLRir1Cqtq4Ep8cCNCicSpp1CCTCWoQ
/+F/lFRaB7Jrk8JYyX09yfMNGxvSaXmbwPsJjV4H1q6qiJ4s4jlIOPYVqZWyqbQ2tdr9lrBB6K0g
10APeak7TNqpoQTOE268A2mFTT+yVNgdnJl21HvFfaOAEE58mNE+YPlOalFvP+oomZMIcr/TtWIm
PCLpPPd5sYmW3JZM4h/XonjvBFnKr12pUHT9o7vncQ+lC+h2qp+J50idWjn+goKS1VdAbw7pTTiP
E7wn+QeT6rovcsu0/+g7wP2ftGoTYHc0V1iLQoBsPeZU8E6s6FyYmCsRKTi3H9jKaECZHPvpksOC
R/ETQp+jOw+x0QfpjsfBYuxVQMuLrEZDzJOHvA9KsW7/YIRHVKcF8lwiSNshYBcj/bSw5s6+/f41
+lL7nNr09nIHTVgUAGJnxY+KZ4pEeyNLjIuS4wCAlBExU3r4hKEAzDXUdp9OG5M9xr7ccbp9U1Y0
aLe8NKpK5vMTl3000BFGLVhuE9rRL0LwvJRBZ7s95OlMO01m7oJ25/wcGOzntBF46E+rmi6rg4hv
EGz4GusTQJnWR7altA4e4p1UtP7aO6Y4K87j+OD63AiODBwOQhyC5Ix17l+pwAkg5iRTVVXoVzoj
5mmntyRC1lq7ootJYy7VWecpWhirbx7MlJ3kBnTLAjayZrW0atv6VmA+XexcXKKR10rwgOiHTnKM
XADEuvpUBxe+47CSIIFAxiruS+q+vjokT8xcOU+KFXvPjIIqCohNNviIpxMojsUdhPkfoiG2AF9+
Wt7ZDrYBcgwfuFt4WBg6obF8X4hG3g74KhJv3KZr2A5zUy+7YWYIoB+/rtp9lvhbG3uedkLIVYoj
v42N3XeEaPAAwAewV/ONQUMZrWDdd3ECTF6S5tNWbYSz+GwX6B36rAgR491gDI8TJNJn3Kh7sLVA
juHJGQO2iwyqfU8aY3e7b0Q1LTgQ6jtSpjUj7w0mLiH4qW6wfabg1l3/t9LjdSzOHq0ausnYLQId
HPUa++uO3cWupk8ed/i0Rs1AjRmO/Mgx1NsoKwOubpDTX392vgyvS6f7m5AtnzcuOjE2MdCeIKt1
HGsbuufxea0cq15UlBpynoy6vAtCPSCsPCOhNUNxvdT3ncNCKZzdVxZzU4pndTwGgp2hm44Raift
5l6AC9MvXQA/hNDglJmBwJ0LPWzSup7VsN11zs1+iAq/SDngGZy+i40XZSlwhO0sgeadPfqJc5Pg
WQ5pJnkrlGqGQ+tbIBgHcBkIujN5p0uBxg221jS/SGvb9twW1tif4OAdpL50PnaYLT2/3tjJCUj3
n8/xW1TJnkYvbdfmzqvVRSwK1eu+jL5jDu864I2DmgBZSsmaaSxUBhesZapZcnQIeAr7Ill9i/SQ
HsfUg9d2RWeKZylVfRCLaeDbPkApP6SxAwlog648ELFLHf/xRn4pUu+p3MNyCBBogU0I4Qw5ci+F
wXELRXOXDGC3dwSr0IROswDuo4IJqoQUHghi/A0iKbFrIJ9DxNOfR1YgkfTVbtbPMcbJvGsHTNF8
wCJd7SQ/Sr8SwNNYwjzUcynT0xm72FsGMmZtn+McSj75nN3aABG8VBYybB95RWqjcoXg6arPgR/W
Gvdndcq/l9eU7WpFTmsqf3s3C8OqP6OmSSLYvXCwZ/Zs0s2DQgy0ArfWjSWDvXIwaKg32pp44x7n
mvyhkfDgbYo7Bu0XnoUVe29B5Ji/QMqtBAec46LJse0l6dfQV1UhspsL8/jFxkyNGYRvbk3WKr/n
cv47edoA0UQkRHK2wV5381YuvGmQLg5+ddsZP1KtQk2lQ86Hqm+n5XjnnNf71ehIAjuwNXBtmZci
UAzuy0uG1QJm8nhedCPeL+KIPtNLBjwxC6Je3+T/iO/KgDVh02ItMB8OOQI5eKRqfA0etk01jnbb
h8pnv66snj6IxteQNjv19wN8ppaZ768oxTAiqZLPLX2rkW8aWYeu/LZdtIIsOwL8GAKP9QOCfYN8
1wsh4poj9u6K2yqXghYJPRrvgzZ/1MZZWR9GearCr9NKuj3v5AmPo1+TDTMjNiB5JiBafR4G0seK
ngecK83QACjtD11GFPiiV/2Dyx0gke/fB/RTU/1qRgXGcZxdY/l86ExS903R3iKiB6UkV8GdcuyV
m6fb/8y0M+S8IQ/YWxFmXqfwi4SDNxJuE7aRvyIVapxxg99zabMzmpGYCIDU6YNHgErdvesF7BUS
Te9D43mNFoAU+r3Vts6wZVN4n10ZOEuu8Q5gZFJ8atEddXHkCQJCD3ofplHrJKjU2Iv3YBIzM5e1
DhyVjPSPmHiqZo0wP/z0t6W+x4ADHW8X4N1k3BEEZ1L3fo+U9A744rQq5Z/R0WKYu6pcebOHGSBL
1DksVL+hwhS7nD/0Xaj/cT0ypgkqmxVE8lh3cqqI62YaLw9+HJniHPkuSce4UtfKGvLkZgstqtq+
7AKiSRX3kHZliZ/RTmT65CBSY+YNyP9lt2pmki4/9X8QgB0M9HiGUWUZ0fD+aK3iKWQn0tOnALfJ
OMQxrlCvESuDN2sA+7jwC2R/RETj7Tcgf4zvS0/9ERu/RceX77b0srd991x/rJ5Mfe96n87C48LC
AJHCkFsH5JO62uN9SFW+6+0bWaQLDzWdXgfc7yOA4I7J8R1QL4EA8/mvZxVmTVumjOprK8bNYKiG
klLqPS5LOGKE4vjgQAzjS9jBgatT/rMYx/O/2tH1H+fht2HbMt/K0qMw6siE6Gdw1COgHGlrjGn8
JtcXCCmGT6db4pqjfYR6xBBwWMXZ+1njy3eVUjBnZst+xHjTitF9phJ2YgYM04tq5aJP+WIFE1vT
vp5kuQmJu9Isz9D0QX5CmbsFnICdNPZG66mzJZe8bGDDY1smY5LlX0cpYemRqOodmLTrpsP0sbMs
TEeSeP4n8GFspVJfLJqS9HOG2w3waDOPeaEu4St4vcs5tACq8eOWrOy0+7kvlOZQqVCi2Zrv+zdW
ND7aeNvKMTG9Qisqgq2HbQqQq/btmFz5rWkw5az16HL4OC2CSnIgqeyRB3bVvlTT531hd8uSiLqM
lqD4hyen7/odWVUzkCMKRphwZSbUHelgv6m4q6NqW8bOyiWebAyBnMdEaEdrvknM1iZpacTh/+bQ
dmebEQXSlvZFm2shVYnkIbEaU/GtHhZNdjJ2sYpLy6nqISP/22H1EPItg6Jy9la7r6f/ewdWFZru
zf5cClZH/SOwljkJQI4kLFy+odnmBCoGPkJIhw9u+EUyAYw8IDZ9FKn1j1GUWUOtTelGaLOuyxTo
IkobOjxOQa7JAbXrIy67aWk2aAcm/PORondaNE6fJDElN/PTFd1GrYLpUsfys+x4SklRTsfahSFp
410VRvIBjwX0oS8B9zCnOCY0XP3uN6a8Jh0OdcccLBnliiXXr/4nwzZYTv411r+YT4IYqUVAWN9q
vfDYaWQohnAiC3C7VulNOprH5tG6TPcX/0D/HdeNfS9tvP2AwQvEcfZ6zomFTc27lV8gS3wR/1+e
LY60x4RMA78BLipglfTyJixFcphDP87GBoNg0/YNeBfHzk83N+tq5zZmrGdVgsvjfBmgB8DsJkGK
2ar6ePDce9DagmesVLvs2Z04qRkTeNG0crIOqTx2IhDDaZiIi5+SlqaB7yz67eAA0PDqNV/M2ZJZ
ZSuITauHdNe9ccGr8ojYLSc+XuBcKb2KdGg8RC0q/khT+fQ/uREaZewc4x0lClNqn0jA/iciFFoN
UfuItwXc+uJZ4xWrQ5CuLas0XSfrxFGgEJz+d0cUs+0Ib5ny5NieC7KJ5W98jMQjgKKIok0MuYHb
nyYR4EagAE1gRk47oa6z06YON2epJSKkni8vBdg3hnhPagOb4YxXkYm3q4DdZds5MSYj3lG69aRp
os4N9az5OrBuDZPA/W+ZkiD94f8ylBMTZ5LUJ1Nmv3mk1bJjM1w1FVLwAIdTIP9bIhJjWMFxkICZ
Uo1L1/YGskqxXQYxDiBMJwU9wl5EglISarU3CRvf+SxQa244UVyGrGbpRxwpyExHadjGPJAG7pP1
0woyrLi7RWASwQs8MmW6rFTXYFgZp5azxBDyMGsrLbHq2x14DjaRVFmQexHirY+fCrDYe/qcLpgO
z6r18Ri5DXLksy/KFhEWP24OwoxaZBK+3YgxeWiFFGKHlWXXTsPB+cCMa2DA11fKs/QAu13xOwIj
XFt3DQk9lzlrVq5g8qq/ucgGJPZJGFiyzODuMUuUaN9QRRaetz+L67jHagqXBw388KmFqZ2qbh1v
J+8ob7SYZ8vpd7rxzVX+NbrnenVed5jJCttm6B1Y1P3MCYhqt1VerWGbSfOmUVoxxo3Tl9iLmD7E
UqFFMEsf1EdXfN34aDC/x14+AiV0QuZHiHYfJPOYJ5MPp+PminDK3TF4eb2wXPIrskDcuD/+OuVQ
be80U3BObBNXH2zP5YMHftUQB43JtW6u+a013L2wRKNPozcLoZ3u/hVgT/fs+mhMXMkcaZSpSglY
QTyIXtJVJ4aIPaER9j2GHCNdOAhSXCnLa81M6UwAbz2aTrTzn4o8y+rqpVKx6DbJHX/j5UiiEeWT
eGKSct0eq5lmpVunN2H9C71By6tLezO1mq1t9USVaen5YfbVALtLYhSPz0lTAg8lLES1zTWh/WSN
DrouxHQn53Q/D7W9N6v8vsuABxq+Mg6Z43qYT0H/tnJ1h48ICqNl2/4lD44T0bEhReXdSduZ/vF0
cviwoEZdSKsHUNh+DpZ+pGbMOmB3Kntjmc5V5D60GqpKwIPBdJZg2OQzCTju2lwUUM768iAwGN9i
pWQNxIWJ+54mJBMzK3L+Ul5k+ALOvHNjL5PgTRIVngtNawBtW5gRoEySTxzuNlIVLYV+QJUopSBD
Ty0BaTlyQaOm+n+1K679FU8/kIil3Ix4Lm/eJDIByk9Yc6CIhPE3oY65bi0NziMKVnw/V8SvmYcw
VR91YuZ6D52fz+v8kPQNyWw2h0LtiLRObz9+kQZx2aDYW2ODx74lsQ5/NnAV5gLbJbX/uBU31M3+
rYpN9dAFe+NcYxwqaslQ0cSghDPHnjfVS0wh47Sk1TcWTfmj6sNAY7ehgSsENa4cFVWsiaIZiZH2
dM1pRHIjODRQ+HN7dErvdVTd4TK5XxF0j3DxEDaFOy0O0/uvDHPofK0DNIVKJm0podbqXz7a6qf9
LMLjsDwA/08BaEZAqQB2jCBh/nsZS90qLeb5HCqP8pVEN4wXP/L0sOe0oLqotNPsFeYHPM8rCJmM
yUVFvYC90WmQyMOuK/QaQ3NsRgHbzArDits82bh29RyLolemlzRn0Twncd0bKoZzXW0YgB3V5ep+
XT8zHr/XlxBZLJQIicqg81eLZFvLEx+LeJvHcUPiJ0PkYjyIfyciT8agLWO9AQq702Wbsp0a+uco
6oZpfs4iADIFitMqdLMvlxnuVJZH2y36Kvh8Jtc8hXLNZBQwYO1jrMineLiGE3DSgdwAtwLp6kSM
trtxOR+zGhTqOA5yqwD24OvE5CsvYuKOEDoJhzuEXwlu+Ez7k2MWFsPOTJRRsbDkJZIiQwZlhfWu
1VSQ0YizTSQZyAjY0aDsmo+e2xbfbgpBJQvCArO7Oor8s/YNTcNc04p6orsxYQXHQYHcr5xSmMu3
FQq5+86pVxRjv5fCJDFZXArl7a+rEB+bRG8fcGcHAu9i5ZA6aQrqyN+LHJz1w0VT67nuUNIVKp0R
KEV1iJMKs0KPvB0uFDzgXGtbdj3mowaJgq5ira4BgdCf6HnvbFWQJRf1++oWVaZFWjBXoWrtsjMh
jed8ZEojsq0JpvDhgxAqipwk1Uu2Y4PqN+jy6PawtAY+h6qH0ixZ8gPBkKvQad3k6Y+lfiUxdrW/
Fs4EyYUD4N1J8tKfUemgIke2yC5kuf9FdZdz7X2XEBYve5IQDIZkBsR0AdGg+/A44jglYDHFLfck
HLJPWFVnyWpIiGI10kYCuooiKV2SyXCHS2bSEfQXH2cv3ONH5fnM1ZdKRsUy5ePdxvJX3lXQZt7l
7CuSLfyMZMmG7T+qVQp85FdIsdDg0+NhAq0EaKd59fRiFiA6ESSINV0y+K1ROyG1EvFItIebn2Rm
jQZdOAGaJHNm8k4r1zEyM3Ngz/cLXZ2XqaGscc5nw+UD9UbHthjmlxMafDni13EglzW7U1Yp2mK1
3lEIhZv/hbW4QEdfD49f1q0dUwAKSbtiO+uuc0kbbNzp/a8EkAqf4ij1X7p9lV/9O8mHvHiTgH+i
j57FRJbsvIkBLAm/UcvDCJUYjZ9MAdRm98ADGbkpd1mOimvKBY3AL8/pMjRzBf03Fv4NzqmyFOpr
pw5ISPuDZt6QQEPoDTcm2IcJorMvWiRfIlP0JhmVcs5UW7F8JB0NrJAiYH4A1y6ADqEHv4AqCxfM
csB8hrJgKmL0mxhY2ZSbUqzhzNq8yhrQzEKWwcNU90fne8ngTCeRCwiSkakPUK6lO/AYwilJoJpN
JHqc3/EBZSetoie0JTeng2THC/+mkBrCs1d2U06Te4gZcxD4hWrdbPvQfbmdLK32jMEpaZKWBJNN
a3bMcvn/TJ5NXHg50H1LQvbIOaK7viU7ZfczkPxJa3u8AUsW8vjzEMVdkGJfjVPbUs+IP1Anhtc2
zAFAD1BMNhW1IhSm1FPE08f6TeQaj9Pe7TRqRfBAY+d0XCwOj+6XL1gWzNOM/T1C+3SPbIWb6YU1
Zm4O0ZTl21Ba5qbyP0sFd7qKZFM5z0jorlyZwoHT2VpigIkFFb+Onvc7j3CXbld57jBifsnhsX4V
O5M/zkhgtSxCn8ahqPK1geB0dnBAZWJ6J13XSCHkuxhr1z2S6qtRk3gRMw75nuJcBMS3BKMh27pJ
TpueNl7mJBQHjoqwKN/YaCcYUvYnG6kQ5SUHni72LUfa3nOPlaXuJYqnhuNZn5rGG4mC0pxODZJG
QMX0ng2ChElOT6L3TTMCgMht56HIdNDjahulfiEk/YUIscIUjlwteSRw1WtSDa9i1if9s3f1SQgn
9moh/zxHVkqfsInXDGgx325M2wOFShfB4HxYmYHqgZJu3s8fZpCfLfcKQ3/fAuFbeqSybq9wPMm9
CPdGoUdkoKcTnu8IZduDuIFGpx2LOChx7fSdnoKbwSagJu0rCKxrPQYVkSSwBuW6L/3qQYwjzktq
9Tp+RKyQ65BglV37OFG/EFFZiGUPNugqDladVsmBBV3esNJiF8qpDrSPvny+ozN0VhaaSc/XSx/V
CfcSqRVAOt/h8iOsCQFlqfRnDvqsc8hfR4RFLrv2cDqxLtk54IEiP90q0ccBM3LBGx+ubse30AhK
i504Rx0GUg+Z2WHRLOc2YFksMdQZ8HEDQUdoeTWBzk84vKzr99KxJeqYTp9+LBw/0Tv6wPn7W5sM
pUMKv9hgVfEOwjSx3YulltFJPEdFbYs7Zdxsxmaiqdy3pAH5B9xlTWeNP60nG7Ap3xW2taQs8Ibd
idsgoQ1wuWPMk6sg6+tCiWZ2sgf7z7fTa7uFYojszd/mcko/sUA8l418deysPMEqdUbyqm/+7ssg
cQvXkqL1ChYbrn46V9HOC0C6ClEIOFwiw+y5+Wox0zCFHDQHlBwGMtcb63EpCE7PvYjskqnB2OTp
CH3uyt/awyvsbG7mEdAbOBzmZz7RTuNucZWmMoRHduj5F4E33mHLQ8tSV2nm/CwVBjMb+LLAzj4o
HJbEXA4lSByH6WL/8gE/Ha1/4JcpRhNSKrgUanMGbt67xUf6NIXcLMyzijTzmM36yFLoCNz59O5f
/HQVf7rptpGhdpFtZHOdNcLxKKae33j/l9Kf9qoJ9ROuWSsC1hXF92AlViU/Pn7262nz0zvJ74Wn
V8bjCHtzRJNN0y44rqU136GAE9CFY7dZi6Bz/xBEveO1MJNNpB1Y8Jd3d7OZa6Zm4knuEtdn6+c3
rrgn3CAQWZxg2YQhBezeN4Q4MfZDi2G56mv9j7iPN4N0QvH9huLRBUSBm2IdgmFp6k7KeCyEzRdH
NyDm8KRgxSJi6eBf0k6GwWarYK943Kdc1ogHM0rKYXX6eB1WxvWyE2nDg4cUT2FYXcbJ0QlQghH2
O2t11ikzYKworlvS17yx7c/saXn24xDeWgwm8P8ytzjuwj7aCdhMRJjBTJ32D1uA5h9Vc4W1tp6u
zd3aCWRg9ZPcy6CsnCiK3+i2rV9v3ynFoq5Ee16x++9xEYyWEsapAfF0lY79KFwBkmrtNwl7Dud5
kzbj6aRg0ABwdGbhhmNrgtt5LZ1nj7ADaXg3+qy07AwUAUspl/UY4NkEoFVF80Hfura7KjvhxPE7
8sKQGfsnuvwI2z5e+45XTWv9ApnD8HjA8pWGAYE4Hmk3toQGkQVinzBUobh6p7NrZO5ax1SO672h
J8Se6nkrJ/Gq14El2vGIyj4NbfStqt12Gj1iJNpzk/usworsb9YfrbDwP7qYc77IRJp10DqgbDBj
4Wno7ZXAqpA/VQalVitGQcFxH8Y4OSIqDH8bTEzXimMXxlSMk7ulNAxP8f2S12hhH6cJ0cjo6a/P
yxyMojrxrifK5AgSlgQpRUBpSMC86urC48fcZchFBh5FaQWZCP4rf7IGffkAViuYVbH1eMX6iI3k
qSHUttwOAZqOYvMXbKiU4lmtLdkoEeXHuVM8wSxqc1s5CgEZGS9AnqxgaIMzvHDIs4M8Jkva5zdn
prfTDOXRHvDi4VhvVR/c0PnvgiEeLHrcSV80NLL+EJk9vUXOOvancuD+t7PxziVOVuTF/BI3nhHT
bLAnCfT7fgcu4awFd4TAKOc/bsz0HYGAOoSwuYhIXaq8nnRFObZCMtWta3HNNp6tmfVq1aFKhlTC
5TBsJSeRxu5gjO4BjkeWBAjqFvKgP6SrnQUjX8suZ2QI/slt1V2aiiZhugPD5zTQYA5qWna3lxjN
jvPiQ/uXdUAs/UG6j2BmH3dbVSqCyjrp+X/9Gm58anmduiXboQALi/+h3Rtfq/p1IlFszp5YFTFT
hJdRnSZY/Km9Y56mHPXG2PbFPblsRNIn1lBHCz/vTEH8BNg6bIBmiUmzki+b255MVDRT5Jsf8jnb
035MAyC6uxkg7VUJKNXT6ZvUcOWDvLP5L+vd5uAnTtzpSxlBaOdfSXeKFJotYLiG8BkHWbTAhX1y
nIMTotoHmrBvvO9IGa8tW5lnQfw6sXm6h37uKqAZrnao61aPCFREQ/gzYnqfy7q2DYxawRdqdMNu
P3B3XDHIiIx+0BNSviiH2uCp/PgBxGa7pqDttbX2fNwdLZAWACRLDHfaDWGyD5XXHhpWGxJ+gLlZ
KKETryaVnwn79iKekbIDpUSgoA/ahimbmrZqybpVY32tH3jD7FBW+g2Hb7Yf64fSXBp2FM8Qw2XR
X0qxYXbgHvrGFJlFGT8WouxyP+K+CxfyQngXwJg4viEOOlixOXZfEQAbiQTEXtpouN+b7zdzZs3x
a8eMdLQdve0ciZwHmRhSQY0crBCFZC5epurkAy7To/ikLsPjMv+D34XMpdWEB1jcI5FHFu0LBJ0W
0yV4eqb/D04qjkzrDpykTgeMfUpvoPDVm7HMiRZHftybs5Hbs32Z95pU4vuewU/CWOpJKXONzZvL
KwlMpiTvm/YiLstSHHbtxU7+6qeTMZYJlkAD5skSmiEzrCaaBuLLJYnu+pxFPATYFf+IRWR+wnBx
hOeRLM5qVJrmStr2/FOaGWsIKVxe+ucYvqG29mfgMUag61MW336+PcmWUHm+dpjuU2L+mvUbXli+
6DygHTLZdBwE/HpfQssCpZ2zRaePL2LmYrqIq5XIOCg2R0s4DHbnqQVHx5cGIKxsqbN+iQZ/yAto
Rhyq1uWEMBixW9ISl5KiREZ2XkyBKmgDM5TBazvxIn5bSUHISPVgYMa064bQkna/BrKVyfRY7GIM
4bBDNCriRUnLid5nkZj8UcBwBk5PykIoH3UakqjWe1P4KZEfA+ri8KktzTX2LGgzFA08HE75w1fI
rR3tMpAhSfLD8YQ8lT7Y/dG2+TSQ4Bhld3vZfR+UHgcddivOb0gC9U/xF13Qzs3iZtTx9GZPDBJo
km4qOkjc3zTWYnx7zxaWhH1NJ4HOwU5yuhao5iyiS3bP1aZO8MKlbX++Uw8dx1q4nF5cuhYG1fIf
EeI5qtkd1k5JCi8NUgKss/NGpHeVHi7hEAgEYWAfhUdbGWmFZp+l0l4IbdcPTGn2s0AzPzeTFsf5
1+W+HOQ7m4SBr2LvmfyEpZDpvrMevhpS06gSNwnWb4FRDIEDFH29uPUC3hGmpjSgIpXtpT85b9Xb
V6CwRv3w9gPiZX+a04VMe3axxy997QeJkiNrcYoTHySzQnabx9HpKtMQpMWFWuj/W3yBn/fqD43g
66aJgQJd3k6d+BsjI85sm8PVDW61pQdQotkBexHuthXJkHbISl+QqZpAv5Qcs9y+9gJ016iOd/n8
y+WKkVy3W9RMIDwxfcw/nz7bCwDnSBTARS5l5Xo+PRb8U0ur/ZJuyKrd/Sw3+axMlefgr45xBOPP
fwrEv4jOZzAZWKAo51Usluh6QNDrGDiRov0v/DGGKnjjQM9nRj71vftN9XzPo6QMX7zni8zXb1lj
fqmj5tlsf0375N9+oZhOgl+0KhxlCD79SRT+9klRgoKOuscdR4hn6kmfn/dP2YW2nSf2grMocMpD
1n3jF5JOKylVXKkWFAfHNc5T2HVUQ4M/XZSaNknerW99EJuCtyUavYkGtU0r0gAIkKr9iJklty9I
CMGQCuBl8640PUCgWK+WJNdTtR7muwrG2Eh3aX7b0MImBER74Xay85HGaPX/WQ1xxn0vJzW1k9vm
fNXB7ElhsfkujyOVT/fUT7pi/LrROKL8E05kc8L42eZMro147mebwt9cAq6AZFoKsgpGpP6tzz/E
NndmipmkZU2HYTD7qAPmlPFFkLsFJWZf55rUGpuKrlc6yoUiTZyynfALjNORbq4vtYubnJZ17IBJ
4MnhU+tcZlArLJ69auHJ1A8m3gj7FVHSK6TBxJHp1SdsetBjqOgM8MA6zr5pczWUS9z0DNYd9JAq
sKCiS8BCZEM1jdYPzEofibEp6SQNlW/ukDqGL2g89bLTrb55lSL8tFgR1Bn3afVvyme6YjKNY0h/
DV/Vfb0n6JxQh6ajl1tkdc7XrrldfdeCzyoG77uQZLngQLWQlycLc+K4+4/5KQ3ws0hFTg0FZqXE
2Elyo206CWrU2arbIv8CSEdSqqe3DpF8I6RAs2r/2hNjBfHcz8gYVVCv9RBj0PX+0bqK88efN1f9
GzdKzDVo2sm1dS0WilLtAm5r22i2Z6NA0Zi8Ts2BYZ7CpkK+Mb4F+C4MgjS1bptLirIecs9zo6RF
dNYHlTB6l32xBHHNTHmY19L09A99wf/VsFGXMG+VcqyjTDw7U+L/7EdY9nLdd0oUT8uvAsXRVfY8
p3oofacy36Q0LSuoR52ilQsfpxHj4Cj33+qj5EzAOmDZCmaOAajeyrrDpYiwzxcY/FXyR8LYV4C+
sLZnTrBQ33YH0GDBvJZ/0XDUK/UXRnyAcrxTopW9S1EUBJGMS3LX7tNkaKnhVxEXIbxhIFxnn+1N
CAj/Kaw9HdUdLRifVIgJitmQBYd9/WHJHQhOMBFbd38tW0dlXpQZ1rOyAJciPo6OYNAulJGuJ1mI
gvSP9WlAptEBaICM/gEX7ZjxtQ4K62ugAVMZuevTIP3EJxWDvYxlTXY5T8V5lTrO+B8jZPeXPsuI
oEZxejCFGgV37G+blaGv1L5oDGiVwLuvwEzDqvaV5JiulnB7tU9WoRdiFAArpEnYjVhZu6+b1WeC
5n0ZsAIEBPag134AUXqvLny8xkr0UAn8636zNIXEG4Y9bFP5fUGdzq20fjeYcwW84bmCbN0wmHI2
ocBoQA8hX22Csk9jovW73HQyrtODOHXbxxaIzpEPgxGWZ11dfoTaLxS2lf9zUKWNXWkEXIf/W5TH
n5UvxVNa+ATYOkGz3bAzsgIdmuSFALg8I2QbBxX6zgHflLqKkJ3WyyjNDtWHwS80rR4rYpYHVZE5
lBu7jS5K0nuse/siavTvsCyUww4iS03EV9GdnbzYyDQvB2q+5U71KcqvSWaWGVYLrbLgnQcGNYEY
+8aSLLCWPdn64fr5KeYdjW/09tQ99UMdQtodcHscZ2TY2kdonWCs1JiCvI+dS3doXV7HqaTIkF4O
QMXvfMl6cmLocbumQqtoGHoKx06FzAH0IRYt9vov1IGamZpIzwLTXpI07mYQiAByjxd6IkRCntH2
AjKEsw5r0gYQROdpqlUrzZ19gpzthcx39e/PE21fljCLHtsXxOjkbHgkVNJTCd7WtA9xNMWxJiwB
DrBSTF4EArjPv1D045C1OJA1p38fhKWBt5NunB9q2LccAsp+T89BUTbbhKMgjgOdZmBzeiT12kKm
RM/lewF7Qu2fNiRkFOc9TOnTD960b5ZtvkrFYY/JohVx7K+uvCedeHtSTAmY4RAJLOcUXluu5C/b
kDDkGBCkzArl+fN+2XlQpyUgDUCI31RSOOMCasE1cVASo/idCh8TOHwusAekgoJfUGkUXpUC0Epn
NezdGS3YcMHsTtdAja/FDjfQGJbLo0pS28cdxAQ3l2Sdwnif02icMMqts//1ZU5+zwROGQ+zMlzh
u4aFdVJ5J4k0OY1PbTKVOjXoPowM593U+159sUtzpmwzoZ6tpPNjoTnK7tG5frU30vVTbMbqKUql
/LkgaET5KsIC8jTDamP3GZaEan21W3oXAhQ7Frt2v1CuSAYToU0wGlJz+fWJTOiNVIxR2ZMePm/Y
cbHn+HHWeCOClkXxCq9gK2NNG/6dIFLgg73e0dUCwNxq6f9CdlMDbm6sOE0+UzIklSslpPU2gK7S
MyVhGzecAGmmYQ1iXbl+PU+WmJFb9FZ0YU3t0SPLI/kPPMPsLO99P4sGve6S4I09CiF8xuzwHCTk
ATWxcjYCdJu7pZ15MnpRUkBj5X5WB5OfjC2LU41N9fX1/iQ2j31/azJgM4JmGFcI9CGAL2kffJTo
4TBcLqLCpcR5zFxB35TgXVSqy6ticcZkYNoN+bbfXrEQ0Rb17pnYUNkO9oSGBqDvHzYe0Jg3zNBA
T78haoYlgXqtrxI7JjP+EKx/XF7xXYbqKNQ4xVgwkTrBg0HTLZ5qEhtboFnfUwmu72Z3Nw2UnCjf
MCJDfuRw6C2+tFKRqcJn9pNtvL7++4VTVzFVjER52C8vuE0cuOpfW9FbXhLNoJtGJgbikgex+kEO
P69C0FZLVY1KvIda+xVv2MzgFhGMUeC7vLshdePN1feLL2Ty8s+Tg4rVNjTpMXUc+2YW6sb/gwEC
sbT+ZTN2sZmXumnfpErF+80qnTVQul7kIYxmlP3R3xgtRHstZWCOLin9nkrCLoPq7cqFMzXlHi3T
i1dxDedA+j27/Hnu95uylUCUyOgtYgg77I1PdpWS/hGwKVOGlZdJ5rZcG+0blAgOvVuJ8fNEw/Oz
mPKUL2vDgKU2JZyNsZPrMJRYHGQ1hDUAfG91J+PvDNAnpB/nGlkHI1yXerSat+Q9ndpx5RdXpQko
FUXTFjj/5vFcnLK2b0BA6pl10PYnS6FudHQcN993oLyCU80PGlT0DsNnYTl9NCu+mM7F5NIzo5Sd
GwM1D40KTdmij/7O6wgu/y7qEZLMSwkDsPms/2kUOhWhLK8VW6GkbJWGY66CYOb1N684ldM3fLbT
LEDxgWhr3Z5oBsqRmIjrBNUbJo1UPdLEaokLUFf0n0lY9kGzqDIldpR5vuHQA+WNCvez0DX5Ls70
49UQx179nGMEPYnikNmNxVgQWmFyJLp2FYAUOJBcu4zmjwC0vf7LT3ksekkpVm255/yVN9BRgCnG
IFz1Ek1+hEPQR3tJuGeBHZAg+7+f7OOosuAfiCzwXEkIRDeVxhEHCW2XilM8WmSlBvU4j6h/DsIz
cwYiLGm4zDMmPd27jGD/2KcUPufureT1oKc11WHdesNZn04wC1qojfYf0fASWiYUht4s3TjvmGrb
YSdHaehkv9fQlEFz8dywpeDqvOFktgR0ZcBHcZ7bHBWnc0izaPhCb41LJ7MGCIEf7A9qQY8vzTup
51ePh6+og5vowCpqICMpzobosgChBC6nwtTKIISU+CaAU8HLtmZefw52kV5SZkOABLte8bOPro6y
uZedQjDfQghiENRjBt/Ig+gTWiKxNlYsfq6JWQL1xPwDlFB2boYLW8GKMlEog3hb0Mw2Wfcjj4VQ
610pLOoMUyRWu3CsHHp73MTsmwUMRlPxwsZ9F6fJ5pS7fAHpe/qDSpG/WdGai2MqsvwNZ8Fk4TaJ
HhX6hbEkZO6s28ivHogtPyGNLCHnaE6vmCURCqywFwBgfeNs+vJfeT+bEzF0aeD1WWXiNQJymgH4
eO+biK9+QEA9aAs8iOx/VKaa9mDB6MYh+sCrbuFJdtSCW/+USuszn77GwDh+vpm1Km7Wu1M9tPbh
mxT+QklpUtKW1XWG0THt3VGvu1TcedRBwzJFELRsdcIWl5FmX/asNX3YGWVW8A+WQkvGhN3syjXB
p6xtEZw663J67ef5nv5334p2SIg++Q4pLtf1la34C9GIYQ+xel+XJ3u96enQ2ITfD8Bvqd3N+7lB
xk+0lWUpwkYH1MLzNmSiji7VefMN6FBWz+2Nvzv5OWIuUd1Zkt5VJpF1Wafc6jqZV3mJCPFpst9D
RM6+DTHWRf3LFSyXSTyrq8sSuO5JwLwFQgRMsmeIo5jj+Oi+wDnSObxPC9rSvK7tcjRo5dAMfmnU
lSBwY68/lNJnbW7wO9zQBMY9RFlJoEPvmkvdWExQ8TvH9i0W1RQIwlmsFCIodf7uWwgPQGw5liRe
2kj1Sr/tmy+LbsHHcWZfhvPtzg2jhtH4G7LBnufR3X4Rv4ZlMUwQzrEniJlaZNJVS10lf14FSMae
F4fmbgFbXVrJu/zJLDlczIrRk2k9bojZBL22MtBXyjD4dNZTV/z54z69yOV7TJj62X/R/UpD3iEx
sMzbeKMim3vYDUb7VdhcmSAn0CxMEH+NDu5U8Cmp7K29quy0QYb9US8+XloS0Li5IPzVw9RbrzCu
q6pzkkakyLa7994rVRp6IUxRPkZ0I/gUsQH7oE42BpTkpSidXpFIXGtMCudb2r8qM0AoLJf6HfPa
wRYB5YvH2SN95eAAlSBGeFn3Iv+SInwR8FH4RlFHjaNkc32WMP8NIZZ7Ikv4wLLwAF1RVB6l0RqN
KkRQTqFb2n3khFPthDDlAtVawRI3JLVqGcLyo5Ti7gbPY7gpWMQ2Q6pdSA4X3iP42YzmhGlTIxKb
IlpSpSatllHGDMyL/mdr5FX5L+MRjP2gwQB+O0HAgVh+CGPopqD8ukdTj+nX9BnjMvBzA16bBAEz
TdrZoyhd7GS2vBYXLXQQsiKFbIXLN+mkXUh1WoAjrEmy2iw9aVgH9IpOwWMKvDWhT1663/Q3k9uh
HFovOE/0+ks+QZecbXXUaJpXTOsL2ZMtkIITIMuExeGjs5m2/WgpCq1TxMy5hh1TqcuGPxHQ7Qvz
rscc2p1NLPQe/wtQLSIjgN5bHtrIR8SusYEFeGIBh55SPXpaPb6wPFZc8M0/djOz2cHkvfRni/7S
Z/yGHDhKY9q0wCS87rjNcpucH6V6S+I3b0bBZVW1dr4gGLk8TNJj8IEb+ipFx6+bbZFtY1SSSrWN
VpFcjYbZNVqR6FPcIwGDzidMzJo6vHnF2QEkWl27wcLnEwKGv2nj8fq3uxy10RjPSXoxkxjPBTDn
b7nJbYC6+ODWif33c2galcb05Dc4cPJfWGL1CTngMwPwqzPeCzXo1UWPKWo4QedKY+uqfVmk3a2V
erOjWjE2FPqYD+HjYZP6C8piYMEO0pMnzxQ+i4ysMcFNgxDRZ8NuY8rMQUXm9QM632qK/OgXGuVZ
g1lVd7M/Tc5ylPdb1M9zWmdfMZ++RhcajZW5G17plZ2Mh5pKYMkBZXiwMgJDWPWxYZSI616wX7dL
8x3wdnCjJSGkISizlNNmgjqROHNU90Ghu1eDBEpVBuwNtSHYdJFUdy8pWRPwXhcnATWG5HVTia5V
guByZVB7dRLw/jrM/8JYZihZNIsGzxkTjoU5mKwyPeO98n75si3gJU0rr0DDgGXr9BOge/HnswMM
XIaFNmeLTNR8kUrBynqDMVnB7tEJXfH/t+pOnMWvZGflmT+LF+58Y97GIT8CAuR/JfHYhulI7Aoo
g121aDtbYaZ8lGjHkFX14dPctBnMgQATPUo3gTQgBDDDtNnDCgZQIFhKOHGNr2+9vjdBPL8Ebqb/
9HMosR1IVeCHfPqxRfX61C5ByBcDB5BTONEQKukrdRMidd6ZxUrFYuqDeyvOH2QOmxWfF6gcm9WD
7/KDqmxmyXBAR5S0btZ5l7DSBKpF1P2nkACLSpiqeHaYejW+7GSQ53uFpvyQJEzAQcerblsLHagW
Si6gJ3G5GZBLzlix1adIpr0ylqajL37a4tJFoWt5lcoJEp5waKWEW8QF77+xogaINXkP+G4hK2Bf
MEBrKQJ5hYsSAMBu3ej4La1ypSx0RTl8HEZunPcfAHRcXgbOPKtDu7r6CsSvcz4FmvKJGBBjYeWl
rcxc6dKmJLc4yhFVMlCUbZaODnBoS+8N8DT5RlpPKofKC1ZyjfevtdAv4V4h2UiUlfDW4hJBc6SQ
MVymsU5U5z6B/U2DXHPfvxivdmjhnkH3Ua+eCf5A4XWQNfStZ45fknCeEi3xNaKODOlf3vhslH9F
tivCoy3beuPL+d1jxKNPaIzWFvKijoarOSXjYkuepr7cgbt0MkQrzyFnAq1xn/P/0S9APigzS7Zz
FrS94D4YVw6FUd9Ca0Gn7CKfC8Ee9teyXtSQY6fv7icHywo6b4GBWjaLRn9fa2bPTIWidNygENUz
ONd1wnTb0v/pefNIceulaZ2t9JstKwW50sSBozO3OAW4NRB+IIOWUkB6osOLRrsl62Yxv9LfdIMM
XlngmUOMtQMzkeeHnFHduMf4iZtiUFWAg/tSfBbA4NMjOZ+4oukr+8uISRWtIZhGnVFXyNWInV35
alsvXz9KnPvz5C1Hg1zgDy94FopFOXUUDp6M9b+e7o1JZQiKxKBImalZNrjFzrPr8JxXVDIyXXvH
6XOewNZEbQyK4/Cx7yOxraBtHDPTzrqCYVLZHvhgmIg/8aTFsqSsczj4Pn5qtTNjEm3uLiyuqR42
gy8213WnwdbwDkxfuPSpNx+dftjj26BtEmOGhKyxk7bXxkgHV2hUxPvqRLm4JUJf8EEFNCLvCR7+
B57Jz0q6bLVmP/yNmTo06TK0gZDI0JGrxdqAK6BZbrp+bFCabHPOF4iQgiYCgWdh9mR/ZZQUoUFY
rd3OEwoOqPK2XtjoyytZehonj8fImQygcxqTHxE5ebcDfGJDTKlV0z1JLkV6TNinJa2ZPOl8vvvR
C8ontHZ29DvhPFN1/5nLbLAp8QcR0BDgT5bB83ve+rGYNLzQKTKKWAhCy/n2Ssu6tn0urzZ3Uhmg
8Ws0fXnrl2esmrkhqj4iESE1KaN7JnZe7I3M35EHjuyfqyH7LhQqADhIn71Ec1MrTrx3FtJHWc+o
GUhLg1XY5YbX9xm96n5ju5kxbVw6zUl7TzUJZctuFJGnBUdlX7uA8x6f3KD/ZBbYQnsnpuGbyP/4
BYjPV7Tx+fjNj8aVaX7UmtF5Yw6bQ1rhJF+rjS12h5zXOYWJ4O2nmT6f25CXZMKBtJwexrbtrj0/
VDudUz9pxOFyAFe7IIdySqxNcEC6eDeW8WVHB+y9zfOziyESh80d5LxkDwmIJS8p7eLZ6/eW+f+T
YktQEYSKt4EYVZO3APQdH7EoAh3EzPjkc37twTn9Ds9Z/kvk993HvDwKZESsUqOqWeOLTYcuaQ+8
Sw51DsS06YP3+WPPX1sN7x/iAnxdFvs+0batL7qEXzE7euT8zScJWSZazLifIEVDcmCuGZQ99epe
n9KCuRXm31ZOSAfhZBlrkT6eRKCSQnTcTOR7WiJ6GuywwrkObentA1OPpkIVIGYvaRai5hKLPfBm
WWg90RxUEjStWBfUKqSSHJ4Kf/eQDUfwr5iHFVC8dUM2rlKKAuwL3CTcp9v5K5KlnnvmCLQZ7mxL
fhmiC+RqgAhFIs24pcZofzvrx9NvFeEyOm3xdsNdkd9azRoxn3uAaNgg99BQW8222oWK/LHbkOjY
CUJf9WduvTnFVWX/r+Sav90RTmzmPO207L/LHtWDCuyjRgT0PrhUye4IcdsPQP2LCImS+fuRpCkZ
9IGT9+pbRSC8nRnqf4CQ/J+CDdEwyahssfIIyB6oCN51tNyfomi+bp6yTfEdiONK5ZwmL9jpvoMN
MW6DgMWeEJiakdBPsKD07+QZKDR9tTHwrICgnt9tFVq1lwDEGUQyZNiYPvx83Ro7F1tVNTzvXxjK
mneozBENU8IZ+9eTcVR7QF7gFATHjo0HRNDg1SClNZ65BbrEoKL/R5ikooXuqzAD6drWHnP6rzXs
IiAMHUrf9PSwdSXxcx/oXDRhlcx24MGJIHbVAvpWPdtjvunhTrqwqvtUEpXYzSx6byGwe8EuUtXs
RJfOFBXoQ40LF69ZunzNodFG7YGLcQDI4q47UAjsmwykNSGoDgnVfRQKE0s4TuJnYGv1e3GYoHPV
6M/91jysslIYDFyS+C9QZ//L2cQmHofIEQGmBD18+zQsLZqZsEdgVeBnrBnRO3vY4kXiYe25rKoF
gLYKAs8HkFHXrJFJ4vt20ra+Vy84o/Y8tJBfoqWhspgliHSGg5m+ysXkSPI1Z7cJus9EbohYsIgx
lj7c9NpervDHSw05Wk1ORC5Zplr1KzutUnkXULzuV51xNfUo8+Md8a+EefXVPZb8Y6ZlXZ+KAS9v
9cawgf5Rc+gLaUTZslti0Riv1daXjz3jkcND8FuZbuBejkzcI0WTHQnSqlLXcV2AiyQzNEXIYHms
kcvzRG2jVgCG8J86jk9/PSeN6vsu5arWMBoJFBrzA9eG/Uh30VtBLTenzD9kQDEU2ofyWtY4VWIl
yv1/jGy2KNAJ8gxwwiZb47JGv4mQyvM9Jmew7xjV+R43NL2bGYqcGN4DFk6soXU3tFAfyabwQpdH
RH3QjJqCIugotMrGHDEAJ4S4xPPc/hakS7VqyXTSFyZTyzxBFA5VhsQlLmZnez40cf+I/23WcQOv
QXN0wcmpmLbo7ceQl0073f/rskw/TkF7VOEPY0PcajGPfbs6tuNcyYoB02G+88Qp4SFaCceEnHOv
8BGqGa+E7Gau2by0rD1TsIeQN4ShqR+FahRN9RiNb9YeKmW1YvIsemVtgrGxXLiS9/9KpkPl3cgK
CLDdwIT91Uzp0mwum0Vagf7rFBmTUd1WlsF4YdbuuGVCPgKE/6aMwUrB00MOhSzHmZ4DQfi/QxWa
PiXQNiKmGcxB2GTkKMpeNrTZMz9NKHvJzEiYt45JsOgr9XNpKl5/T+RJfyKN0OpLQBpt8DoYrgpg
7hDUhj6zLfJEMMQXQkOvBuZh67k2K9rOXkxMHFJztPiRhx5SSbbmDdt0f0KVFwBhEoBIyI4YUPXF
Z+YXNTRECpSATdvHUZTDlZpWTFPBWqYqRok9L5gjS236H8V2xlEJpOhdUoC7cSy7ACyAcKluxkem
yNtutJZIt6cqgb28xoehU7vPOQLpCh4ta/FpamuWXE3lsDPmOgY50ySYKISO+zJT/+n/Y4KxyeM/
1ujkhUebIHt4z7IuarVAW+kA4vL0n7IqfBeCgra3fl7WkpBaihm5/0lRPUBVdjfPkA4+oXUbtloZ
7Dxa4FfxJFOT0wiXBTTznibE9t8pI3X+yMWUnOWw9gV852tR5VWkCo6/OYc7+i2w7jBh5mndw3zj
QR0SqKQ8U0JFhgW3jAAGW7RZyC7jBaRQadXcJMrBt6zKgZ35nGYgCcBgP86Zfz3xoKacc9AFQvuT
9KLJy2nw4xHiTKyTFeX8dcq7tRmnEUt8izIMCLL7HVBGebmlsx/bbX4ycyzAA3PtzkXLvqdIi85A
5YoiO4NcUz3fCVpl3xzFefYuF1FNw4RYupMBCyT619CeInU1ALiyhbtUbJ1x6Je8Q9fW3KF7i8T/
9c7+lflEk5r6vxvFNOCsdPUo9EAPhDhSjha6WVrsj9KWHP3sxOqDAgyqxT1nOLTpsZu4EtR9Co5x
GPY+WVqmm7xW+ykaQWkaHW3Q1OgmaXwqlUBR8HJdL2NlL6j4X89orEFuQ0kXCwsq4zK9nikmcIiT
etSexmvdkzHDQQYWjL3/GBO0Y2WYj8HyUbuSeUOdkANpir+N2etG6LDcvNHJ9XyAvR456zC4oqDQ
2c8CaWaTZPqXfgZBscGcszQRFA6PtQAmeb3epQVJ8OeJdqtdfDKbTTe5LH+mM/nOXDA1uRdkIawN
gWgLgqtpnXe02i9q9nMIOopugldoWAk/ecPv3VKnlioLvDY3hFq2tYxRVs/rKTK1/B9QUTXP57Hf
slV5POzqGze9esF1Fqxr4X6w+EuF27Uo+//wsToY+0WlynMY8H+XLdWzbsoop0NgJV+nSbDnYqds
DX9X2YgYsdQ6cO0ujS3WRm5RjlY5mGuGHDiRSY3lIULZqmXxXoo0rtVG3LMJKqhD/IrG3riEWy/i
ebpvhBHrxo95TP+Cdvhj11Cc7ugvNDZbJDhQUBFRNjpgr02+5b7q5ncuKZQiWmJmaaMunObbNF32
Wt38B3t2LbwjeUma/MQQa92+0wOoOnwZSkWofAEDNU9+UdIWbeO4xVUpBG+UyDefhJ7auM+TBiQW
cvmkW56ZqfBEsRAUrgzmaDdxqma+4AJ/LWl9FfV5wKOs/3eaYxpLjtlT/EKEZvbx9X4V6vHaB8Fq
ivfWuYA5yLtCW6BD003tfgHDapsDMKrBOqZceIFO+67W5MfOUMvzfSdXMNb+o9kku7TaBr7aWoVH
Jxipbf3nUpvw8HKX1mKHyVYxaXF4jvaC2SaDlOtGAYBcnzkF1XKqkoT3OImefLs8FTqgz6xWKGV0
ZzertXCj9hta/NehyYbXWOs5Sj6JDOukpSz5Cy1gP/+uxmOLL46KEA53kLvUxTs67L9MfFSXCWmZ
DXiAVAXAW3094YxVehYsD7u3uVbnnMeMwPr0h9YsioIGx3JqrGcPBvEmiPfMrDh2SV+5jFzUvJ+N
mBh4fKlbBzJJmoGeYJsFjEGx/kTGP5v0kP1qUqZNIuQg458B8n5xUP6+fH2KuBGFy+Lz+pMTWms3
D1EEsr9G3LYwt/TzWGNx1VTwpovXou/H3Z9pag+bCD8QeLonRKu3UBcbSlcHUDnGN/Y/SuMMo60x
X7L3u0fZ+6wAi4mRtoS368xXvjL6zpUt7MGhVVs7l3m9VCuGO77JqjcSIdF2vO3wcezR2v0YPnoo
50zdjpmCw2UcM3GNHswGnsa4gfgM1IbHIQ0HsKqvmPBAfOwhDLSmwMQuAagdZGaC049Mn00QwBZl
MYu8z3P75vBp/R3Hl4hU2ckviyY17SdUrCVvt2iJ5KxPa7JpxocUfuDInReEj9UQe40EAkZOrDl+
/3OuPG5hOoeVOLlY4XwB6jGphX87fU3oJl8Xpvuqnv2pRppdshjTs9zwrVD8g2QnJRU3Jzx6615F
l0+oUCEN4dphA3QQZCEYndkRBmhq/PSL0q3UyiwL23wgjZt/g7SMolltyIZ3geKPZeQHWsHoxE5X
Atxkm6nTzfC/5euoSLGzRm5uVC+M6CAcuNOcZ55FzVIqZ9oJStongJDd5/YOo8XgYtfPQRyMI8Ck
6dhtkv5YMOJMeur/5IMPyHQOa+QDSEwwiT8qBmG6yBzr042PdAi4vvhUXwKKA5TRk0ZF7GV20xKK
B9LMcrlbZMQI7p+2gxTblMmnM8zLZQiQUhZtURRq0gSNDfsAQsR43prYCh/fwKoyYRMu34BYVlHr
MaoqiXn/kKG6rNWdPKUeR8NISmTf0FoywxFUwepq0n/TohxiChhBmQEBlTd44aBH6KlitAKzknTK
Xgk2kGTkChevMJM8l37C1Iu+ugdcwpFt+zB/AUUJIQGNUiZ3j2tOu/um0gtLW8CTMtgAC5r1/6ZX
VRea/ad+DJ/OMDB85h+b+hs2kJwZGlHJQChqvfNxER88fCSTmIrv9AtFDpcJXyRfHdDfKJQH2z3d
a8bi1QM14Qpm8+02+orugAVAh1B1VLpOiM01XbvpJjvb6yFv6o9RO0U0zrs60WD8POT6wYWuja+0
MdWIKjzHwf2SzYeqWWNl0jNoBbbu9Rja4mQ2sdHp/73m89ONaB4xng2M9xULfJpkYK1UAGT/2Es/
XGZ1KiH2/auvtVdId7dJbzKjkPpL15hSjjgGLWkyVyBlgF5imI1yLM6TJwiyGY44/Gb0C17pcvF4
iTGYlBtFIW2mIYK+h2cRMFSBrmzVxchBFg3My5MSW5IntoltDclzmvp2arcOlRH3xHwtTWKZCUNG
TFL4o3CvADjc200LGWIlRvXcX52FtEgwAb4wKFKx8DyG1vzPAJYL4fXhPFUC0vvbjUWSYG49+FzV
kwO1IJs6FGy3cnYFGYPQ6dbSGkhfUfPVFe2V664DycHdk/b3USqaGV67XJmVgXw/yCVUsYQ5cf8t
FntBWnV0FrGQDNvpubK59LQ1b7OOpGm8aL56S+mH0AMc7Ib+mu7dMNuKx5FJKtpKljXqL6yje5zI
vMRTBodcGwzlAXzlaREREHYwDLnzikKpULPOxs8gTYF7Ovtidp2ozYf6/xwiJBU7cVT50L9CaR0Z
L1088U0SggBUeSdn6vU3AbVNNA7qExh7lFGMOUssgKVlejfqypu1uYYV23QwQDp9MNhczB3A7Exa
3GxoJvrjMj+YIgDQ4A4frkEOwqUaHYR2mU/ANp4UpI4aqyWQatiT8uwolhpJjL2JL0tyg/DkfWwt
C/D/KtMEZOxvgNWNkBK+RzPy4kEfKHd7OMMEhGGzmxKX/P0FC4pwyJXP2gG5prPzJzC0ne1QW6Qo
sGuNc1Yam5Sp7lY34/artCFleM1iar7npnpuHCLREL8Qm6bcqi2rzAlILk/Bbd4hhJmM71NafC09
WG38SXT1abjvPoFSg6ihPKqHxdp7Jr+wMhUCRlCpxZeHyJF3+wRERCCc0bgprwgXT66YfZYAVDaF
E+u9ieaqQDs/AcAZfGA2ahkbZNsgLrdh9PeL/XQu70yRqLIfXGouAyjM/mO3P1UOt8z4mGXE9tRj
jONK4726szGLB/3WWLRx6O/8R+5JLm6UfvlyMnJImZzkmJ8YDOyDvLzc2N4pvQzkKFEooQEDCgfI
5Pl71/Yxx6DtMnLizWWVMGutJa1i8hObNpMxZ7LMvPQabQxrZ6To33y8hGmpD4HL81YmxGWgGzCH
pXXCRO+d4Htqp9zA133pKXGYdZ/k+mR6ArxEN4N72V9UMGsENxOsI3K70/Txc3ml+jdcWjxXXh72
nawK4rzqv4wA2U8fTWYDgLrh9H3blUVAafb6yNRWi4swyNfT9AJDn4mjcFXlfe7Ezr0CQhyxpfKt
t+2P4nlWaueaizwFt3Z31pfj/9eFb2ndiy/nM3OLpFmQngN4lRuCYHPGVYw4HDNoGuI7GnXWFY9c
22Zk5L0t3SrxOdAF0oPcFjZCLh47VmjqDURndvcEQGaeJ1aC3O/hF5hP4GpeO+QGZFyQvqlSA9Rl
LCY4QtwWBCURCt3ypThzxOui+WYgrO0M8SlwEw4p+zGS+KtXi/hw9w6Rh/VHfTQREkELte9WSqEv
oReJaMQQmndIpvf1UwtHNCGXNrt99b15XX2JD1HUSlaLTUu0GZP1EUzKQHfzbisvly9scr+FZCWH
1LynQ6fwiJ+egmA1F9MN9ZVQHo08q28I3vAFMy6uMRg4jMZzfSHdCNH1p/ZgWFtwcxpQrXfIeU0k
WjkTxksw+Z0mQaP5Hcai4YLbPL30gqmrOaC9MoETgcuLKn+pt4x2TVW9QQ0gE9rstSdMv6kQAUXP
Wo3lWaX5b4Q4k4bHjKB+ONFr6/t+7eYiHA+BiSvmHmD/r79XsOnx91i5lPlAN2n0eK67fmmrVsCR
5aFlMBdKSIgrvESsv9uNOwGbOxH9elgCQhIeqKuzVFyyuLqoa50YHFS6lOPxqTyifZ/wu7++K0yl
Yjnn3sK8toOD8B0HPfbWbvXNl1mglQGpS06ywq0RPwOfI2aPcT58LSYjR23Ah/8wvCpaahi5d2AQ
EB1EVUpMUuy1dJOWJRpjISI9w6WcTPD42pIEG/iCUPWBlWUqMv7w1RWpjh14/OIeKdIExTLR3iGb
r732WRj0gofjbj2T6nZlLTN4Eg2agzstmCnXXm190IgTZDJhK2jnjIyi5Z6MqHH9g7tQudKYpjhe
tWup2/Q3K4aDUqytXjGcEmQGeaQoB1eUTCR6mcwoLSbDqSuAc+CbWsA3uzwNsKbnmISGt8mM2Q/M
58/hXL8ou8HBf824CVZI8slpW4NEXIYi01qiFWH/sqxQQyoRuRsmXs5QYsHbxp9BnEHyu2po5Mgd
ui6I4SQgXbdsZLwL3mjjffwsco0185czhF1IOrMgng5DlT/YEG+yKixq4hrcq9BUO79l/3gVEn+J
rtkWJDjqQtm3yHY1+8eNEkSSMWUqtZ6bP2TpLr2Kl9dju+DZS6XJdgYM7ARIzXq24zqEYW/anQwK
w7J8vXOvuFTb2ydclyYinUVeQcUBQ6KcA99rzx8KfVK83bHxloqr8F19LyV2wjwj/Ie0umfaplIN
X5vfIsEg1ODuI0vt+TEaW2WTP+mViCdLgfF3J4hHcDQTcPYUDid1m68cXSHOmtv0M1Wzyh+SqYn4
Gi05nwQd8ZTrKM9f6dhC0awyTwsQuytiMDBSZLdl24/9tHGqntlWq6CCGZTYxHr+zeiwLVdOF1tJ
K3lvFAcMMLKlGJmCFq6y/Pq2fvPq72sumgQC9pJ60oMiQJTcAqP7gUJ8cpDew3j49WOvHFzLxCki
ujlCDNC1LN60WinXaR9FcbEYDyBosXgVDUI/9sojJgw/9DnIoQNL0f1Z7GEy2dVfznzm+sPIaDdc
9MRH39HUHdaSg5yVC7oVP3Hw89x03maw4FLxagDtt2AVl3egH2eLiP4S7xq1Y+tIW3eu654LuKNH
60dv/QwAF5CDCVfUu2fOVScdYeMKDSYttUmSsm1U662Sz8ampwR/dFsfz9rRazcW639SW0cHj2AI
dkbZyV8JJ0ktrv7+Gva7S+xFrZRdqdLGSrygtsqRBTiDR15dqXyy3UtRzqBC+dtDjIkHLlg1tF4e
lwQK6HRjSKk0AFoY4ZuZzk3X3eipjxoWpOWdd9f6XMwd9KQBEvDtB5BGdkjGgYi8zv/RqstyeWLw
ujwUw1nIn+VTAXNXBN1vD62NjgGEfNaKOqwD6Su23nKrt5VkvAjNps9sDEJlQvhcTJYqB3ZdPjpn
09QnWU76V/j+1LTIdcN7gD5kgh3AII7SqNRv/Cr/LQiKrcf+CAl/grV4U/1eortQxo9BzWIH1RVo
1tLrKvAraQdzpeInWO8gpRb60RqmYPYLkcZ7go5NFCDkPSAJQyAc4qqAqtoPWAVVZG7Feme/qLqG
BPONqAeWajjNLvPd3fTfoXrFHkwPvD1SYdc819saifhwd71k88d9KeVXq9ywdZbn80nbjVdXqRp1
2Ao0zAmm85G9TrFnH+Zw4ZDHc5EjviseM2MNZTfNveqXHZz/e0QAhg97mdAUP4SMMTtj2RvzUsZD
Fu/fJL95AeDVBRcOUTle7yWtEPa6+9QKNx5REPJkrYK91fSm921YIw8A5oA4GuzPcoagj5J8zmuA
9cFz0ONKVIIoDUPk4Ix3pGWlgFJsaPRKHtOjdWPWD3cRpHu2NX3UOZpTVN7G5YFxkogq4ai6JN/F
ZW2/G/a6PqrU/ojphMnbzZvCuFW63eyDLupMfLj0OuthZxcrL7GotaG9Awkt5Qegh8XqyGJFZvJv
2Dq5qA9mVaBZ2LGlLQY83qTx17XbAfxacGEdc22wdC4y+c/Un7GwaTrHrIuzGg9lOZ8FSzwBiIjY
xE646cqDGPlkdS56BBksWrpv/yzUHxY37EHj8AwBK/mTq0WV0RcDlPIyiJriPZm2zQVPoPdtyuQY
8k5qllkgnulS+GUkL4oWb4aBFHMzwDoXxw5Z9SMgWMD6+hOLyCgyv8y+Hgc5dc5S7RO3ssoIoTrh
CcKiFhFFHMJkPKMYjAfKoJocvWJT+At6vTXEV3EsGrd/gb1bi0IZklZ49X7ZpfzQozYhrbswGTyC
pEQUjeDkSxD1mo8F4sbznKa4E3ieOfkWNVtaJUT267w507WSJbxsnrAwq+X54d46Jt4fvHcpn+xG
/B7aYkKV5pfSbJn14mJDeaDZ6gGstSXT57XuUYlo4iHMMs8psnXnONh1+dxX1Glvguo7C6J0uUEW
oUuV/N6+2FT2jQDXXODlOBEcOXLuiVMbif1sVhnZnhZll/wmCVn3kwIAAOFS/EfvlwQtRqHEB0iQ
fTJjWsG1NLx9FXNl8fv0S14R5PMjT6b9xqYTVu8/HHBgxbZk3yCrVAKrpXu3LysPxXcEQZ/FVfN7
OkSU061ldZ5QTqGmbuBPAYCHlYfFBNVvHDXEYfWV1u8aSAaPayOjgowNClp5xst/9u9gVKRMwEyM
GyB6Q62ljwk6+DY21EGuXJ3OHakrQq+d+ayfGKZVrt2Y4thYZzsAmh0FSxwC68qawEHDFapBR3h8
67PMEP84SkluLtxGNn/1v9ny5SNF08yP3p1Z4jxqePHVI5kTZDrjvhbWlSCqmrzERiXqNqfd55gk
EWnerzdJIinVs2Q2smEHirQLGn5l111Ai47rDD740j9fMMXRlXfsuK8dedYRWqcA6xzVa9bRTG+G
/g7A7o/vuFZ3a8D5zyeyGEcUoT+scm4v2TkADQIuxg5EWpfwCZqoxVGxNMcwxTcx0XJO77PCvh4B
156SORkkyCvfHSl9ZBJacQ0WECRDZHyZ5WVLMTcY0OE8jIFq/cNUg3+fYmwTjmxlZpTEhx+UmC1y
uQerUUnXGyqi47lIOKNBLovxaHcdFJOK2twRw2xEPuGeutQCd/KPrZ4hIJJ+CzUvK68wtDlNnXo3
SqXzSDAQhM5SuvVjjdaY3pJE3jcuWF5IAHd0ps8FLXyjkBaf34CJjbrRwskwncNu4kpgAPBYyTUo
Au4E507zhVc3g95Py/U2k1MseS4ZZB1I+Zr9WUrTAVc1vKEqUdm98+j7G6XWZZ7w/2F8mgN6sA26
LiA/uYcJRJivTyM30ufxfNMtss6bXZAzRwX0F2urYr5AoAd9onMndT8sfgfDzSKw1OShWB1iex+X
gLqFKTA3dEEeuiwJOsFjTrXruOQ42EBAc2grTrYiV+BFVxA+ZmnWWhuUI8qa9PZrmNp1HAisi7zl
mAlH27r+asO2QKj9K6uHTSwqFPY/szGebxVfmUyJYMZwbvCpLp5bjeDxz40YwJ17eF/qyOqCPawo
aEi47UodY95+9S/XMyf1SwH8ysljHcjoH4LfZXwmFjY13hwi87HVbBdf/LLVUaCvRdNFAid6kwbI
aaXl4N3/243CovL9V/ZnvkjAp93JmoSB1Udp5Kk9O1IHODhGyZh/vQNITOrySjro/H3Fzytvc8xy
3N9vKZdu2JjX0lLPG9SNh+tSp0yTTpWZ/bsOPJIi56oYjbP+7ECgkrIQWtnPzAskHtSiocipphOU
WZIw/CsTOwhg+0tvjuZEuDc187NUxwK0K82BQzZ6S2gwnw+4JItiPoTt6P1+P635CKGo/DO1ZtV2
YQ5gVKkAdM1adqzBgX1+qlt/QU1UuezculljqCs+adbHhr0ifa/q2aeokmeigOSMy2S28lgfL3p+
gkhUllG3yB8VumVEW8+XdxsU/jPB8BjbR11tX6Nj4bvO9iqEbgZU9sIpFj3YxI3O9TQYO3Ze+3N8
cH4jjNJ56YQfZ4r7Y5i6GcxKC/W39GxWN3quP7Nv14S+mk8ZI+Ur2fnxj3ABOfDXNRAIBH2o6DhS
fHy1gw7Nx+WIOxFOcpDHb8+qjKKTjbsu88C7GwuJAmda7rkUbK0iy2Cm6IkSGnwW4Tdl1ggY7Vq9
AddkJ1DMf3HOHcV2Faf6Ef4x4FU1Cw0kSR3EESGrCuWzAAIDl/1VSwqvLRozb5nE55OQm4HIiO67
rFVYHIGWWb93pAJv5/oj9/CoQFiWuPKQw6nGMZsqIXNFHE0DIsGf5ITMkHBts9/gINyPg+S3f+ND
k1t6qubZSCNHm05lpBtn42lAPl8cDnT+3xyLqm0DNoxjQHJr+e1y8u6tqbBeMU9MeBNCloOZb571
WlumnnUE5aw+hGE/KNgPdpCwoxDGtNS5SPgrl1dpWR2thxu2q/3aRLVDVXog/y3FQigzEqQgEWc4
cMFTKjGqueeetW92Vu68hBLd2s+7elsXLRUWrkq3SPtY7Ck6sKULreZwcGcSC7xPVEUVc/i3DSIg
YUELC43DAXDmobACQEMLgtHhqEIUnvBroqicwAtFXHViKw4VlQCGWfgvZbmVPYDwKy28OaTdxTMN
v7I0EaRJ9SwSuAfwgcSDKg2N5CatT5Qb83l0p75yGbeB6I29eOk3tXubhjb6WyxwotGmn/2W0BYu
xWOfsM07RwBlig/9NggrYRGgzQmdfZEtuo2HpguEjOWEC+5nvg3nLSZvzUbEags9KKBxN+9RwX5y
gYgyattK+dRJAbXqL28xZN9fapZvLVs5XP6AEx3l2tBV2aaanH3cAnUESxW/t6RgLx1D1DuTT0NH
Y+ViWtLPT3S8y9dsCWTEDTyRW4jlbO8zSdJ9g4Ii5xfwXeuyq24Nx6eX5WAYoIblI8HMWTOEB1p2
gGseIR6xNA4ugVyBcgw5PeZ4ZLVOIFBNTQ6KJFaPDQVg77Zz0/ZzPkKowjwzAnp9Jmh4oyN6mIlz
MeelbeNMI20Vywzfmyb6RIrn7aSYHCWz6ucg5KsZjYQg8aNehRNmJuNmhRXI7AicCF8/pN/GRi5o
vBqQf42liXLEOvKoy5CeVaTW+gO974zFCMXr/oHcSe25fsEUn4uUgiUHoNT3n/mFCcxJVmr2G5Hq
v/dGdujVXoszN7KQuRUZv45OfiJ1FmoNZhTQCwaBTGQ2FtLAG0xSnMhheGHfyv+4eBkgrg9wTZ8G
W7/eRehTQKoFpZ8m+GThtGAxcAEbwhRjyFZ2S1rKuQyqtN4s+bb2cVrSZMWU+CeygyhGwkCFekOv
jdOTkd4SpJGz6mW99pH25k2R0YClAR1oQzmRVf/ciSIVKEc9Vp76r86S0GpIY9ZjsYos3QzS72F7
fxHkqUjwKVUwA8fqkKRqZTVLGwXpPZJGZIZp/VSvBtTPvJvt/dUYgRIbRNVfx/Okcm4fwy7whFif
mvzcnplvzv+sNDDdYF2V3FGLebtqxwJyFnPmGKIvkeAhaIMcsLKfKrv8v9n5vB4REE1Y/B7hwg2m
HWgoFuQ6Z0UWnM4Ch67YSUZFTm0Mezrg6gVWFv/CQay1G8p4z3Cvx3k1wLDrLL+drjktw3khl+pT
mGylmUAzDI2kzFBJAIN6WugvMP9HUNzxQmME2xIYbCPzHDueeEN+eGEtmDULpmKTTry3pYpRrq1B
W4sEatj5H8ckS8UBU7TN/r26BA8SxsOCgisj9GOAwvJ8dJySFDis1+pWQJMgSkV25rOMSLeIqdzs
w3NNEUeyjU/udlTwuAthTsUvYp/BZJ95mp5/1DMi+koi6rpW5RAj5ZGjn4rq/NJRTTnDr7FMTN/a
mB3rtwKUVYDmjtxn/ERupZH/MqyFHCfcfdbaFLznGLsCex9/71PPJJr5Zq6eDJBQzEMRp03aqTud
DnB4i2O3A67U2/wcadwALh/iT3k6xfzSQA16oTiqyoeyXtbwQnBZd+qnaCjNsiIQ0Z3z5ivDU29l
lcxBd2qW+EAI1FstOaI4+msX4mZr2QkJJAZ9FM2czZnyQVG3xeUV+SSLhT/CmEHE50cIgAqBBvKh
GZbcmOAhviUQ79h3dBFBA5eBThYk/uFyvdnOSki97Zugoyt6maW/y/fNPf7rjiKh6DwrBJklciNW
lUujaXeNMxFbIvb6FSDl2o2FzMKkUV9SToSr7N2EQ32dJiiccLXihWXxt6FN8lmCHwxdumOEqT7X
4mSYARRgHOiaEtBjavS98dpbieL/RYm9zo1Ef6SmGDWudxnwfDR8VoXMum3o2WPBsTZmWlThQLhW
4wNcfRZg24Vc2/Gak3t+sPHQ3jXjAiccLxc7qeZphYMKMYluAWyKMPNXMXZM6084KPzhuy//887s
qa8VcpiMpWEtCYwOnM3hwMDXMeMnRyjPHqV1JOqcMnMJcujdfall+BHRrv6fn4viufLvR4o9EBFw
jkEny0jKtgz2YFgSRl0s9mUde6yXii4K6tS4UzVbvMrmTwkxpf/QGXPWpKYhjh31uQeio14kmpiI
sGcAQDkW7xKA3L3RdrLhMz0zQ3TYKwqYA8sCMUKSF79ADoMpXkyaiWeFPSoz52adUTrFzI/0uhaG
SRfDT0749338GgKU8iJqFNsElHdMj/7C2X9w0n7s8aRVm4R516MZuZbY9gglPRnNO2WET6klLCoF
+1OfZKAluHGv67+j76NjT/0NLsbUtUjfHRfByl7db/DrdGQPF/PB4K2AwpVWRIyzOgTdifZmddJ6
X1YMxYVz1HFa4vDfbbnnn1LKi6se/6A2jFGH27e90SjH0ttcewdpjujw2+y7V35C0XBiR9+fX7AC
Y1Um4nmxDoBki6uGDTETsVqa/+oWAbCGIM7TptL6H9VSc0vvEqf/lhi0k8D9teWvMZmPK/nJW9Lw
EHVj69XgaAcwnps058XiPMOiUff0CXyXTOrWwu0W83aPMdaIX5rI9uRvvQVvOlT5BlhP9HDs2JzS
2scgHuiXjoz3vokUg488hKMisMhzk++U4QMLOPX86v5B0ZYbB5hwys2Rn1cEuTdzxdaQNyP5cQ6n
8SzrMCImKilzPCVSHnZFl2CBI7PUsY7ec2n5gzc5TLKPLYMfYuqU37WEHskXnU7UyEBBjQhlnn2J
+JgQv/kZMR5IS+WLMQXhQn1DiLDGKqDDvuzIaJ0XtaYJsD4rfvYU5WZ41vnHGm9mSmf5O+peII1q
VSo2H7J1GAfkSjqcWSN1yoaDTPMfEpnAONxvqZBWj47MSfk06SpAmPkT51xygH2CcgjVCA5zzcWa
CXuRBxtgCn7zXX6QctlIRmwo6S2f7PivOIWIFzboR3N/p8LF3dIgl7dWePN0mtovlXsR+zCY/gLg
UldkD8u2Fzy8wNfXSpCTY835iTLK3sNYIELNAXoVeezUvd9EDZW4R3MlAEoVgx7qUVYXBkDtVtBY
ANSCl/g4ygmeM2U3XWwra2z/mTf1iA24ZdK7xSskpWiz3aY6uNr3u0yBB1WKRQCtbIL9i2Fu9ws/
pzXnVyFcaCNG4tz6XVkKZJ4gxah+W36MWGNYZvpUEDsI/FdXqgTBgkqmhQ3wkFGunJYizs0/OiVs
SuB7NmuHZL1rUrCFxGEsVhP2PD7FMIx7ZBoP0AT3sg0PlaLeN9DpdbzG3QgNIeKk6BtDOkGqnt/J
Ckj3E2Y1t8+acbNHvLXFk+woneX8c0BDPco8yzMkqmc80nysNJ14krGRRoNTqyybXFLhQ1NGFMTs
osUfDgHVAVLbDRNk67w7I398LO8R9csxJq2+TbTm2dacI/GvlzHjMLTF9sF4UhIfLzbw2/6bkHmP
6y1jqL2VzklcMb8bQJDp5M1FSAw8uQUQ0I9q9mCoPQt/2HpsuJyGa45rRlYhEGzxSnhERgotjHzD
I/MYt7PiXmKItUKIHJzNXa37dS2YEPVbJ0iBvAE+h9V8bCX2yRDJd/OTeQtsxvKkjaA/jkQQ5R3Z
ncsuPww+mR2fbB6ah6BTopIprZhKf9cAOTwcS8530VgphiyggUFgVhPozyvKVezoZeUsD4i0wmFU
dNiLUPvSFn7HlBWdhlPa7j8gXPm5BtCJm5b75q0vskjEH1Bcg5eL3deoMT7RuLMzFDoR60Y0tsO0
mBBWbJcg/ffp0YudfexjZW4KGrkybjcTokthRw+ZzfjEykqOeq74GQ4ZK7flWpw1hLZDUroO87zi
vhxQ3li8JScOdLxjQhSsKSB1bKqYuIKU9ze+BtOFyhmq4jb1KQNa9Q8qD64yVAlCHqZZbr1lP+z1
nN0OQGIBMKEo0OJx8QzWqTiQcPpR5uPwnJo4YgGARH/qE6xz9WHcW5d47XuDFC+5W2SkjynDkbbu
ZJiLaHhJYOAb2mhzXDMAADcvPPmM5P/NR0nUAzTW0AgbYgWU0G3YaYmk4MTujTQ/s59E0blsm4HU
2B3GVE15AjqVu+AYljpeoh8jMSYpecvg6wM5kQMjKsZMiWPDOfWZ7m+awcgYZUZ4Lv1A146mlqqU
uSsSY6j6/GdCQ1yF+PgYsgYvT4gUv2XHYfY/Erp49B9oFBpmbRU36vmcdS2CR7g3jiS5KpybzZ1f
FT4X3Zii7fL58UqlYASmyeTwR3vFMvtzxM2whbymuukH4YPjEHcq0XL52g4NiITffV9WQ4kf7ire
d84MRxKuJNUysAlE15MAIsZ+3tm0TbwRe0GHLxUo/IoZ3NeSG+W1w2X4ZZHWYpaOwW/vqq67QoKh
sB0zqmlCaUEyTgESd3OQM+wIQ6aKKJkrCzI8OWEnnW7QgztEH7vTXzrSQHyB+js/yYHazWtmAChv
aYvAV+5TimaO47QygZbEq8hdAcjLWACZlIACOMdL2TiA+CgX/GfdvtmHHB9uelHl1bJ1Pg9CjtLw
TmL6HgLFlVy2yCNVS2SUG6nJ6mkar1n24ibWb6HystrVBdLRlvvBgmESedy41SsHppVM6n+mHfvk
AhpdICw1k04gZ+fLgr0EhWZeNxOIcpBc7nzykpHlrIehvwZbiJ/1au3E5AcsysBC0lax6xgY46Zj
Cq0XtYhFPX0EE3Ag7BCljsYHowbfRmtBSLhxscacg8IoDhPca6s8VgiexRijHEdoPoyOb1plVuNc
zYRLtSczwEP5ndpiNHhg7tRh2jDW1u9j7HVyL2PN06YC5KRCzkV56CSxrP3Kbj83Xo8sE0igKhFr
5gIy98BlSdm+ZlHSHmo6SP4r/PLBBY4NiXqmPODLI4MhvmquwxZb2hPfVs0Pl1HvPUKnTkAzUB6A
2dlIpZ8Wox5bHsv5r4apAdtVBzpQwsNTBRW9KEUw+yyA8Tg5cAeKIf7RA7rc0+790exdhkBfbZX3
Ik9UDVK/Nw7tgrGcJutHA5PQNkrUdbee9tq/nbPH1KNp6wFDoDkbaz0D0XhJm5/5sZVWslnL6Qsi
P/B4l7iCukrg0jzzXef45JEw3Nuoo7S4a6j4lDfjfTr0wHxhK7dcthcEglIZVHt4tyBWd9Tnzv7f
iXi5CLdZCExIh7AUsgcO5t5GLim41G5s4xF2fzC2ruWVIOcWHd25tjBxICDP/sjQd5e+qmNCZkuV
7fBvS5InGOiXOadY6EYNkcUTIyB8VTKbSZXc1Eskeg73zVJZo65xee/4XK4t2frvIbuEonXdGAuW
SFdW158d8xtfGTmI5AVYvGwlsXPjoVN9vArj9Mmf6OjeHpYf3n9yARAiQ+BjlryIyBQMQQqA+0rf
nkCQYiO+5iwhslrpyZ8To4x6KWEPVNwAGv/WzipEaMc4W72fjOgcE4mQ3iS/Vl0UMHjp3yh32Zn0
9b50AAfsnrLJvqvqgrQ7HLuzUEqbWfqZboQqO0muay8peAaOqW9SZZtiDoZ10b3TW7NfTY7FbiNJ
XSIBAdCiaGFkTT1TCa9aZcFuNrhPzPdUJa5C0svRBqxWVQv9UZTwNKoBs8Gi74IcKXysTu5bzhfZ
4lRisoQEZ+W+cLNej1vC0FjEoaeVnC55YVGV9wrpxV04mMk3PXcyCL0L7GvY3ceCgMxofmhplMv1
zQi7YzhbTsLXfIGWDWkVP1JX//iTjdlpMGALFz6WKpxYCmihWiQGmUvWHO9IMvz9EDU+OaSmIOAh
os3+Y98tBLAEM0/9/K962jVWo5Hc1pUmJYm2R9/Oddiffj4lQS68Fxaxc8jD6WaO7jpoBz6oMPvm
gocEOdRbH3FJkpvxcLChlxSONOf0dhlarmKehldddJ8FRPg/N5YzV1iZrl7XSyW5rSucgs7tY5qi
6T/AUCHl2u7mygMvO3FPF/vPl0kQnx2mi0g7iTPMjuxv6qrk1lRFdvdwZQqAaMiUMb9eW56Z8cFD
D0fnzIwx1ajb2+ziTpn9AbjOduzRN0dZoSw2iMuv86SJeWvp/t1v5RHQtw1WgA9Lclt8DXbxa7vV
PxblwQiuxrIpXiwlcrGu4LdTkfZtd3h0SzMcJqNaE7geUOkildunNJ9OuJ0KdzrWGNHGhyxYAr8e
D/TCx7iI/rRxcV2VlaC/b1/zQehiCDthmct3AfpFJi9qVYJUesZWZ4boEhA1j58mr7ZDB7rKTnsK
W2wRdIMDL9OShVvTr6pEAY/BNBkmB261CGB8Dd0U3PspVCTgdana6sL9hesyoK5BsZs/i5+2qR03
bA7uSn4xRg0B5vdffryNsA6A722q8J74SmTHNmRb5Vd3wsr1f1+AzxiIAGimT9sf3sdYXIGKqUrl
9v9yX28qiYxZDqkkMpgKrceJYFhC04xX5JnGTdccdACCCCe6WtKFIw7xIO3h/b9rYY4EfUampGBN
2ibf6gt7h1iky0/zZHHp4220k3ppY2AdyNbA12FuZDZcLHbmbPyvOUeeHrnXHdVDUhAQuuvmkYS1
7sTvzr57j+g1GqMfLntShZ2I8Rag81jk8ZFTZNFbQ0wtvgWd25waSKBMWoc6kGaHEr1cO28O4DKH
zAv1FPtzcPcPaagvbTPFPlfrYZKirY8kt8MujiazX6LIybaMB+WroTLIf3Skm9XuWcTUOR1s40oH
l6DmEPO3UyeFUHrgo3F3LQ1WFKrZ9hLPRtO9cz06SjEDhMCvSBm7Swi5twFpoOsng/eZO6wFIiKo
sjzlZcnGh8+4gZlQRxheQ9r1GujcmY+7PNygXzMWA8IPt3JG+m0OW9sQHYKoMcShGOzqBur6ZpJi
Q5jdU8aD9PVkE/WNqSUGrvod98ifMCRyzJmauF4qVm9j8/KeshoAcj2wO3KRe8lTuzghoCwYXQE6
baE5DqK52u0CkOZH+l6sd5jPpXa4Wn7Nzk8JTh0FaL+WA/DnYqf7We204Ri+zNS6DW1CDYQSeZcR
wfvhe1AIwONh18I6bwpVmfVe58n8PgVoXBFe3MleDDkgUPmQg35lFLkuaUoiD5ZsghVxsf9W4v+0
rYK+8jYu1rEoZlJDkIlN/rI8RHYqokHEOIHv5lYbZfv+fI17c4JWp4uE+tC2kyGkn7NpL0Y/uNM0
y4SxRkNqW08bc6vtEH+ZZ84U/w4XYbC47ecB/xT6WUybtAYfIQsVvkbPXWb3QCmnVH9LAf4/M4dW
LDgjyMqKcBOf5xA71C+u+etZxH9cv47ZiwsrX2aO103iiwhh5FdL3D0M4xPSVzGuY8u51rJqOpbj
GMqSABIBawLlhLCAUKRpc45H/v9N8+Jfirh6b5R1UkYhpUAOtRg4CEcvnB5agHHYDtnjIYZIN8BA
5RfKnwhIW8WbGIspmIiIEAEPEvs+LGN5dMYVjTYzH0q+pd9a/MgYC2Hf1y5xFCU4qf0xAg4QyTmE
9dxgXEZmaiPynIz2BM0454ZMERAeR+i553AHq0kK2F13NFHlXfaZad/lxRr35Efgzy9SVZUyEixT
ZylMAjLPBMW0HvJG/1IxIQAdvTwZWduLQHeWAscD9s5i/NhzbRHzFaXj0N94BzOg3fqhOFM/y0E8
vMxcdZ4vLRfpeU/+Gjl+snK2CDfAMWYgolkIBaYHuu07doA+jbkrwOzOo6Uyjk3zzTZM2EdejaJj
0yA2VNa8tOY+saXYUiYF13GEMLEWcHKUpN+t/fWFYlJv9dOytf9qRNw/L+nL12y+gQXugLLJVw/T
3aQakatijdKh8LN4m98mPUYSQGTrQ7qds41bZO5qEpFqTOO5fLyVSF7fmDYjmBn6PlHY4UIMPKfk
jiGCHcFOkx412d8zdEcncMnOgm+gUkqrvZRuTfNV5pUZYn33lwfE5DI7aPJyCW3sGN6FbYnsY+r5
mfT83NJASE1bfx3EmjFoHVQnJeTDy9+VXkjuhOV5dBnihwedBdizWpLDeAh6hmER2l5aanegeXdO
Ltcthri+2HJCaZgXGqH4hwr+lELkrLk72gJAk4OeBIlXi8Gf6D36mfD7yvuPm2rsIxCVc8/8VJY0
Io2yktxumZFHQsKb4DRIi7jbUspDpm6mN2H1xTk6thcmqnNDJ043/M3CCJ8ZmmVqZ72B00g7V0cG
MvSi6CPwHxJLztVhczqCT4IeRT/jDdz+5UeC8Rnhr5IGiu06RuNF3LlkbG7lVYsi8vnZ2hZ8mDft
xkNfWxsU5/AMBnYEx9M0YV+oLyF2fQm+oYb8vnd6tMKwyV80WVGnDWkM+QkIRmMOA8p7EFabP73d
aT3dMUsyMWY+50JX6Q3k7Czxm9ALX6LogH5GrMHImofLf2xW1RzCSN5PV9ks2zhUB15sGS65pcJL
aCzfa6plD6Y/fMZgw48hTf5nYR7IZF0VHDDMZn8fcP5qUXxcpKxcIR+9qdg/6H/J8CElhQFE/Hgo
G8J7llZQJ1xlGQd/5pzZQlIzXQGfrJVX2OzbQfwEynb/lwLxu9QTkHv0aGLPHAgD0RYiYi5t5SOS
rUkZnygNn6/IG+r+xwmk3IabfCa2ubg6Tk4Kkq+FrYaihP0LXPA20Jd9abO4gwpb0JvssAot07lQ
TxJSp9F7YlUjhBNcq1ZsOHquokFE9+duS9HzFaIDus4LAgD8JiRBmfOgWYqo/K/MGP3OJclgotxY
t12/3MZvUJ56yADhkuX+miMLFgI/c5/N+7/RN4PwhPCzednTwAD3O4bCDu/isnyPayUm8JuJRw7l
FtJi0dPmjGgHzMm3vGYLyg1cMypHoWrUdITfswLmHMTEKEkrbg91PDQYp2ybSeJnat740RCw1JQR
aYAuY0hyMclViXgg6tnm9pls6AtdI3AY9wIp+uky3L9N2G9vBUH9AHoJeXGgYx5R1l0lE83stkq9
VTkUihyPaF2YKddBZMbjWdw9ETdkau4p+5PPevI8vK1Nxr4CeuAnZYZ7VFBharbLcJdhCzOcMY2y
0+jGnWGJmOSHRl4tD/Ar3YSx140JLcBIAxoKrTOVKqVVRaA9ZUO6z6oHtmFr25FILtBZU+4Hhs4P
IINGNFQIXTEn+QkDH1Md6VertleY5DiEAWoUeu+hKcRBAlnUukPv5w9mjGG+Jlb736Hqs2G6FJ/t
M8fFdFEYUcTC9S9cIhuA0mVWEpPAlHdeVLkOq1ZnedPZ8VGU/cBGXsgkl2AREWKrXE/Gqg2yBl94
KOeaAu5T4nb6ijuq7jH0WQxjY+ckA3McvutkOzLcQIbZda9eTCyiNT3pZEQT7YXJ2zVxs7e0AJ3n
btGxe6deBS0XDQQ0CrQMNRwneM+dWLbpv387r/9RdYOm+Gxc1Awp9WUqxkRDCozmsoOju74SVE4V
2iOh6LG8WJ7o6dvsOczLCvdpRvRX3cS0T6/8pPqLlPMk/CFomQVy2TqJAiQnVtO1OS4PW3hSMeyG
CxPVkGOMQ14GlqH0Fk2GqooMl+eucCy0jxnlcyV1M0VDtXJ1wYcX6/r5mcbbv1q3QFswccSu8jgg
woeFzFCAY4vmcvdW3JAMXh6u3n9+j9azZSjjbxeVbZngKy+rsQl0ya2vbWhc3Rk3MGPsX4Wbee01
8ZDcyAANWpHsDMnekmVcqZU8DGzCDLflPjZaojnAnSBGEs/PmXYtnOpioklExt5bhKqZWwMQP2tq
2L2OM5wAE4dQUGMPqMmP9noHNYHH0+375neeefoUPecBm5dv9W1llpPcRsZC92Cn244ikEAc9DMp
xbzc+SpIdOT3ZHNPRrH9x2r7kO1AYp6A19gR6FRAfg1nMHE90Up8ENFwIVw7DeSNgh1k3glvnZl4
DA07utEwQciPZEbgiYdxYTsdVCt8KVAYso7nXcrVT13uVE8M3sAZMFdJ/+sbxo7V8Kj7jDpR+cQv
BItEjkk61wdwCQBBDZU8jdWcgq8F2LPwIU2cSiLYB+6tiWY9vOkYS0uhXCcG6hp21Kq/406odJs8
Nox7jKyuR17XRgP2rONKpKQjUUfbT5cid6Q36ZzxDmywGVFe2W/o+Yr4N4/WDGgpA4+8/LtiwWGc
xJ9U7b41Qci4Jb1pjD77COp+qUmQYgzxGILknA6+ZHCVa1vRBu6R3u4je7xJvsIeAvH1XmBAtE5d
GE5g8DnHRRBjEtIJqQQzNnApCNngVsU13haqSa/FY7t5BL+rv9fc9+kcmGjRsuq130W33PXDHuRH
XRAbnZpipy/kF68FXLmeC/y/ODV3OJUXizClu8a1tMGcOa8+BD5FMVBCHvHnDoUUaT32kJ7Fwxco
EuH69rKjhK7yXPp02u6UgvCbS/f+F/vIF7cA5zR+rYoYtkV92U2GaJ3peUbeLn1fwP/NpNfNTQSw
n821MQH0YuLrTeCTawKwsk5qxAHULwBhQvt7NyRKIZgDqHHw5j8CjIvAX/yP8ob5chQSM4i/ciLO
8g2UDAIZRguwCRk9X4I3BbBY4Nefc8slhAI9BfsIrdUGOVsH7vRedPX9t4brez+zdkn/TfMWZCla
tAtMXUfcoxooYEA4nJs6kwLoDkBvHYsdeZuxk2QTNdTjEHxgiHQ+b2nzxFgp1Hqs6B6w5hHScUds
MSNHtDjY6DF4m79qBh6vC0PqF+gAcwowykMzBXqSkg+aZ2W2JDEvPFFgs48w+E/ivnRKKCcMQ8Z5
qoDHq9xpUcPCZ1BhmxVzxTTdrGf0oN+KOR//s5FI52cOfSyrRVOMEk21yhREy5T3idbcM1A1kU9N
mtldhkAJKdsie+rn9JyPGUOyCMBux/882bv51P17+5qOMBQhw+YosVRqAH4ez9Foo4bc6NbZgSrP
HhLtwlATQkTkqmTvE3TbMM1ZKSYj7vOGgPFkqN5hRU2P9D37X0PehZ3rYQGR1ftzJ8YNx0Ze5HwR
nKZRAcKrmFpRTjjUvtzzOHMLfhrb8j5jsq823YLu5Uvc8deTRR5d5ouprTZqztPeyPbHfTm/xv/U
ks4CXuUXJtEmukX0BFjyDg41Hb9i7qfd1kvi5voQEzfuZyjfBb7TL/kAhg32mCADDUSGgcAjJvZg
eiWhLeszRTxY7DTuD4UgybkQ+Us3d4oohCTaO8JQaaOISgTituWzQmKI3uate7FgovuSCnZjYoDV
+l8tfntvu+7b4aa3h4hvFXjF2HiEp0wze3105BZsVrDtj3pa40lPqdKQwWopy+xH2Bx/+gNYQo21
d4/VGsxC4fWgROYFNpkQ8/yTEY26TBWW8FIxfmpCEPKJqGXAydesb9rAHQmdxnWERr1nM3VmQCPI
HtEqw6BA/ukOP/AaZvdgQmxdM1qsmrF81pOeO56F9M0s/kiQOXyS7m0BLN3t/wb6V+sS0/UrR03S
SbHESVbe5iQYS4S5sbzrPAPy6aEq5/2sJewpAfJvdoUUpjSDy1CO9W98tcMTOjSua8Wa7KBNbLGy
8GWEnbKXfjOQu514tEcCQBCFtccK5Glr/Vc+ZEJFUNYxegxa9uHGUjcIeoPJjvxQewf7cc1h4+dc
9DnR0vtSQ/njTBEy+56NN3AAxtKKtDs6Gk8A0ySwqhLJCx4sWbhXA3k7E6zyAEEeJbKZMaXYhVzd
Ia/+dRmxcYA0c6R3NnfLNeyah6MLSxtxaqFHxXM0sje6ntmUyLwRjJu8tZUiVZfJjw6ABcUrg/Jb
P6ktAT1kAEPDeqckMPFhvgnVphWjemTX48QxTLKOxv5LqYB6emyJHs2GEB8bdykESq09eJBMZY9f
G8iVcPGJcjVoZReXjHszbzDe3pfRgXzMmZAYGYXgMaxkkg3ZNRSIqkiiHUlvtemUjS/dqJcToF+U
pp4XOXydtCTskcKf/vBHI6Wr7lJvMB6gYyIUW/m0px2p0M+TUaa+L5wYFF4l68eXeJFmmymFV+ZJ
IDkkbC2p1HIhgBJ7rNn2kgx+xb7w4f9hZVzhfG4aN1bY3Dj3kiyTQYttqMouSC4QQe33NQfC87uk
lMPxWsBBngwuYgNiyVHtw0rxmUP2gMGVcE5hsy/445rLozGC1T99uFqbaxDU5bChAjidp8slryGh
S5fINHhj8XXvNOa6eV1WnmEiajUR+AGosdUhrYe+O9Atd5wt/OXaXfAlLeiSb/Jr4O1NxD8lFfJb
9aPvJAW7SaRJSOBVShnFMbw8GJaZegJNIhPah0n8mywvCNWH45jjBJhvJda5Zg/bJTbpu50BOi/0
8s8PA5+XUK0YByfCbwImaCH9ooI1EhmOP508Fw2uJTLYUdpV97bEOEnfVMxISWPF5rFeSzJwre0H
yHNT+G08swnoetJGcBVV3lQ5RZEut/zPCTwMsV5sFT8mptivKX7QcH38ypdQh55MS4dsRRsgZqn/
XOVNNgbJ607Z3JUDxlaUccM/mYxCz3u1z8MPpOGNik+LT4g7EdBNECNPLlwr5Nw38uXQo/hdYx+p
dM8Vm+JngYDLl22e1Yvkkuc5w4YQbXGdfmPZgi35Y8YrTA8Oawq7uSM8XApaEnJrg2Gc6bETmHLG
SeKAOHQr/Wx/LK2OqCVk0SOQ60nwLj1RsAlQfhrp0rQeeKXL0P5fxMdQUGBppSkMBz2kxuBynCO5
/X0gWyDJLaLSX8eELMMUm9TzoEKsj4WZLGo6b49umfIFbMaSPz3zrsgDycqyT/eDd4SOwLh1DC5f
CKTGp/FCBKGlMy8l2eyPcEJHWPRYhEfJ7Tqzs4zC+ogF+857YAN7IsLE2uX7MU/pwMJDMTpbcOq7
jcVuePmSNtZMN1TWrsS7g96pUvf++TLDd5YQGVvy/8lm1e/d41gCX43jpPNDoSKrhPDuw+xjscMl
PL5BMfy5uFJkbrpUx21ih/nS0xbkTvW1AIxjkmiOGuz2cyrERRL+c+/Cus5dbJHHBK1FKahtCf2R
XgBnMcjJJNg39vIUBeLaWYJjrpv2vdaAvXju37mmymbcb4hveShofUZLGPZ23QhykZXfBqt3KHQn
22s4wdI+7UgtfZ7kSBK7TixiHCNYRAkmQaXFgwsfeeLhXjlJbzM2aaRhHXC88IITou3YV8CDAQof
0wSvSJitl5+Ge7cZ7t/biGbnGqvzLeKbDhf8mzN4Re2DjldP2TpvpG9qNVxdeAcelIY5W/Pl+/5f
YKuhZxCviEFbgZkbNi0UObZjuN2tGaKEtm30Ep71UhZOuAtzJKkiFpQSa3NOC3svKGcHE9R6+SB2
kQd10zAUYBBcs5DShjzsCMXUtTTD/eB9AaLTe59yslIVh0Gv/OfIgTnMVsQw+Te7KQryFhUpOJ60
f1olRd/atHuNCbnoLFh5VjCGz9lTdTR89z3TdDQufb4CRHp7sEf17/jeEldC/rPnXn86QgPHTwJd
4uJXI5piymUg2jbXvhppoc8qobx3Hu1ViJFfvRvfGaLGDsEgRIU+StxcRwv6bBY3WQ1ubpRjQV/F
QQqGclE6Sa7DdEKbhVT7l3VdheCcMg45Ll27SXpl5tANpCUS9V8lUfCpo+Cm3C3IaYFpGRvg4/LY
q0Daw6JhbpTWF1WYQgYNVNdEYS3j6QZnAQ+CX26pDbwp+EwTdhufLviCpcGibkTP8MREhbK9sCjD
OrO7OnPKjeqfsL+VOL7O7if8gJNpEgwsg86/G4TmPVRZg3hmkMJYoFadWysL0DVJm7otzyjV5RYk
t8sLU2aMaakDdHmojV5s7gOhx1pU0eSvzXTE5cBsH76Kq+70DLmM5K/PFyxIql0bsnPHHVfXwk73
gAiLgj3r0K4GjJ0E6mEhPPMcBxk+3bBeer+w1rWb0rMWOouPoaK4ROAdU3no5V9I2q3cM0mNYJUJ
baALz4zy6KbbOddwBwN1j+AKz0IfCe0/VfHP1IKVuYqCE0TcUSh2gMOQcSWVkG+5hvA3LQX1pdYQ
VkJFyT2JfaDxIpXdYRjCLBLiyfgKMkf1lRG4wNFyz+Lut3wpdR2Jowh5Ao5r5fZvarRFTBcKkIqT
7Ia/hq67CFwwFc9KfsEVTD5cPTu/4T/fJpZIV8VmWrL1BTVpTsfhZ0efKA+z3sSHjCgyvEwa216/
DU75SMIN7Noyuwem5SOFhHBipxyUuQToQZgfFlE5d6Cy7QeqQA95UlBpbN0v8t5NYMmWvL9gxfII
nUKpYMsaIbn6k+LuChTnVBgLyMs8K5zpGi77YZg7GXdrVcxOynmH/5J53iYfqtUYjHNOylQUOkq9
ESC7pWMRin3Kx/OZ9SjGwFUdehu+BOJEwDFp0sejhuIztMvM3DBA+YoZy22CNVZJ5M7yyh75MDoi
ibHI4FKjzHjnkYXMThDFt1VPzrCcWI65qkK8q2l2AjWUKpMElP2KnQ9uCz0PrzjQgRtqVUFRSlLk
nEUBeuiZZc7ilkDOTqR41x/GFXpLw0qx09QdoeKKUxlRKhYDPLYUbadbwdgef+yl57rbRNWlyye5
owvKBtZLWbrVckAM4oM4b6QTTdMk12Fu2zENHBJjpFKxyTbDSIeyMvHUWapH2C6JzjAmlKIHhZYB
vsGSpPCQEKmgXCfeXnVw+pXIpnF7cKx3bGGrGK33vyZMZg9+aL2xXSZlNdRAyATEx5mMwX3UeJjE
skuaJKXhD3rGB7EyrOPN9TOJwV3Jyntxy5AWoJYKKglXkZwUIGqY9zKRBb0fAnsEW2rXv2cMIQi1
6zmQA6OlfUBT8o9Nln9lkGMAfoP9aTWS19lKdwUEGGv7EQWFcca0xbe4N4r2wUTTqZPWJdBdX4R7
NkJjzx2V47CsJ4VNP7OinVQn1FTK6PoA8m6Y5u1P1p/C7X8pmWRSc2Oi1R+GnCu4qMLlSCKlpSTA
R9ErArkQnfwrgh9rg05OhuUEDX3k7sy+FLkZfg4hhlvxpECWmRTfPbmyokIwrbz8lMLlaUfu3HN0
jTsuTpjTFBgFgKXlCXo9uh3oCPUgKYSWc5CBKvKnhNYPH1FJvHrRuKtIT6frC56lFJLhu2xAMqZ+
WgudV/csF4gxG2hXUCSMxL+gw4grY1hDQBkpszKEYhxLz4YAzSxCKej9NNfWRvJkIsOcrOJpkEET
MdpR6J8QM6D3hq28jsgoboLmlo7PBpgJl1OLeTcSWXBYX72U81YCeuF9LwEAK9Ymxa7kF2RDGB7t
lC9JtjNWzTj6a1KG91UnjPcWXT7Nz1OtCT9028vyIgedG4CDneOiwtWtloP8LD8f/e7be3fIcsA0
KnAlcyPLZKWM20F9WDdPRtGl82TqcHBcSHeebbfhWxJo9vAwQLBASA5+3P4RcR3aQveyLLB4c5bw
ANQQY0oDbcuj0jfqpTNdrt+CiDnXopA21ANVhSitMJ0PdCoaZ7bq63uj8GBMXUIjDuxsFCSlGAOQ
6AVKTBLbvxAQ+NWXvhmblR3l/TKGBom9a0MrcY2zo0IYdY3YqYlfYPGtvlh9SxdrRiovwDkXpaNp
AaimJSsv+pu97jDPOv4HbqwgTl97AycA8BJpc0LW7hsWczhd39YJ1zgaIbe5c8Sx1morFQ5On27B
P9n1oXEbEF/225sAbvwpkQJY84mK581fq6m3JqsOyXQ5T2U2Ao3WDgBYgDg2/duhz60ImMSR4WkV
dMXX5y/8g6OEp2g5eYlCTftQPSUkBQroKTKJjMciQ//fN4+XVJRtjzEZEI08UtB9wPX0LYSCv7OQ
iJgipG0mJ5dJ6J2thWIrA+CZ8KRWUZpHpMlN2dmftswTludzVzX6ZZozP8duLgz8URaPkGBPA+8D
VUiCEQVdxp+C+c1IWnDdNyD4dPRo51Bq1qkiCCmS2TNvAhFyPwOSYUiLLneMmcD6hifJnjM/DhPM
/Jw908lWeuArumt9cvGwJysjKQy/HkOulD/Kmmle4Wm1lDX355rtqxYLeYl+gO84/UTeA9vcZvQn
kZEEbzS9okFUJZ/hNJ9/bkUqCZ2JZKOX56Zm/eH4XqkU3tgRDsa0A0dpVDR7P2zmKmPv8dDy40rp
MJQpkmR+UM32r+akGU+/hJnNWaCh8QhDoCaKKhZbfOvTaTm92eeX0Vo0AEgyD/RJWrlbopNBtrnw
rsyVO7a5lG7K9tv+pjJxeZWlENZ9t2fs49cnH7SQChllvN9+PT5dPW50T7MqRThcq3/0gTqDYQ3B
ZkdJksnLcZfFW+HtK66h4yVuh5ACgN3+5Z/l1IrshWkQAuWNqNigYZAn5jtJUdo++0Uh1FD9Yy1/
0KuSV8XmMoqKqybKmIt7wYGZXbT2MPTRJmwjeZ6KClw8n0rFvzpc8rzIhp82Trl3mJ0BvHDTdqMU
sE7+3O45oHxEkJk4TyGV2La+kfP53McPImZ1Ug2SbNf+dbk4yH2Ii+zdCZdVQgMMRDcxyAiBSoqi
B4a8b1b/elozK5DpVGfHiiHoAJ//NHv7QlCjBpmV2pFjfo86lFciVIMrM1Ssi4GoQfDXy3iauSvy
hFVKUqprTH9UkKz3r4llZHFbJ1BMvcRpzAhj6t94FEZqIbFxDrhgbIv4S/HPcquxpnPHeUgkfokX
apIKzRKgzF4K++zylkUhZXiTgkSSN92eUv0nomSAU/B3WhEmrHtPoreKJFWIstHbgWV44SgS0dF+
SC+SgT/wgzdC1aeEs7ld+LsZgRQyxi4sirYX7v5ob8eZlcetXDbEUdH2pDKgzdDeoiETBd3/Q8kg
LdniPYyDXqvJWurBqY6nrxtcpqcVol1YPK+LU3fd32wcH/UOXfplszGSy6amCOTxQ2KwiBKpAx+k
tATsiCJXAJDclw5erqf3qW4tukPh4DZiw1DuGswTpwIfOCEEmKyRpt4s7lvEv6vLvvsPs0/C94H5
IGX9H9l+ZRG9mp+VIwNc6E/RUmAfUqO2Z01x4CNOEDnfq1cndjb0kDDVmovdwrYDyOZ1tMhJDsOm
GTFxvRyrRcfMCXp5/QgSoIozLu9zR/X1bRO/cyP45jCDVmjMbkk1na6M9iFtSGp5y7OCGsCwVcLm
oYwVv4umHEGv1xcybLe+HaHOTpHD8UYLRXj935i74Eg7n8qMBLrXomLGwI1fTpjs0MWShoZBlV6w
TiGVjKE6mOi+bLQ9ju0Gw/ro3qiI6W+G/dIqJfldfA61B6AaQqlCM5TgQ5IGWeRehv/x0Ccs66FK
FWtapEcd6aiGypIKxghLX0U+AUSDSBzIfM2q4fZaYBWEHCye46HmfOJNIdiMheYhINel66ePMmF9
F9xDA+gRou0kdxozzfED7NF42BxdUvGpIJQ9rMj3A+8OwwTYvBAmatuZhWWNer4/NvA8rbdbUOZT
q+owOpqbM3A9Ve+8NzKgmNn1MWNmMDDxXaYyQqtX+a59YUaT1qCIhc+t2tUeuiyyjdqbCXjfcD49
gp04kCFOYwwVisQfCgz2peURF2rHu9cJmwe2r54IJiBceS7iv/8BKVGaDgdq9iBvn5i3rASFna6X
/zW7/FPhNgyLQFVJJq8+YV0XWcy74lAr2v89VwnACYId0dZFdWzU3RkRhps84qyJ2g/FvTQFlIy7
PvPYHI3Eldfqj257qkyGryOPOk8Xr0g1A7VEgjNdfWyMvax/9sKspTptFVSSIdrIpasuIh0s3Nxh
jEITiKLu7AgtRi6bP1BYRpSDODi2WJaaMRQ0utWbEF6o10bK5Gf9TSwmi8WVeAh6KHCdK8lYcUXN
1CtSk9j5/j3BdTnEoDklSq3zwSeVcbupUJ205YV+boZo41Wtodpnjo3bosHlcGH8UNz1VIz7Yfh7
OumY/rYu3e3ZIV5qYc7aLfqfyUZYIOqs9UuLEl/HgYfLiyLqpVhyo/bJkae0t7fOkgiBUM1QHFwU
5dM46BsqcCYMAIm1udVU+508OzAqppbiegm5u2fR8l4rLJVqNcszziwfaOY4WdBxLP+3lWmStMZJ
6ZHd5r8NLF5wPTqdYIzAk1wbsWKf7YLEbATDo4jHiRmD+GfWhGuRTdkw+Hj50A5wI11vO3Yxdfa+
HxCxui+w3Z4w9HWPLOKOTRtgbN32FwqTCifITPvMXDsXzgQVKSyBwUS9KkycsMUnRQJoWc1c1Egu
+Sxum0BTrAvJ470cuRnupxSWQyV3+QuDFiKHftDZe17woOkghGs43B8YfjsKFTcp1uY5yY8FAzSY
hi6KQZ72iZbT1w5ekMHzMXKGUFXM+6pfM4Kf8tatFimtpItzhL/KCYtsElY5fIqYtYMWzIvf1v0y
8P5jlibbizMY/B8h04XY/KTscm7enwfwii7C1q2/BSzcxN43A6Cjv2jOCLOQTboVGS/46SwxjE4r
wpX5MX7Htk2g3JA+LZeTIsSzhU6rWGdtdDiF9M484x8n0KvvMV2sP74q3tywmTSqO/n5Va5vpQnO
EW9fPmsA3WtzCixVjAmu09lotGY/5G4yZIP37QWfkjHflKhoYAIC1SlQg4jf4F0UGVTF8nIF4wiS
idb2d3/NgnHl2t5pi7Cq+gLys3kM1fZMfHWvJMt7KMPnDjSumsANILvD89HPQOFfdRmYWoURUKch
RQ0Fd+w9pe4qbVKV4ha9LdJPy4hOqqUohiFDfsH722a3YEr7by/8EIllB6+ZW2wn+Scy4eQynXgy
ZBIAP2dqDU5dyzFTXfYvAlUZ+MhHtFT/gofPFzCASHFFoNwQnq8O5jYcBzcvDOptk8pvSyMegHv8
CluxKGj8OnBu33Ata3i4+EHzkCZNKhljcbRx/bcreQvMXQ/3bOJNMilOULhDolzn54pz8zAIO8J9
oyMoHxDEyMH+J/FzjcgZDLss9V8ziOfY9MbA/6FazMf0PNFN5PBLKz77BbgQGf4Xj2vLN+sh0Iwc
EJ8ovLrNlXfZdc+CMCe0JFqkbAWR/GaB7+N+k0T6qEo74aGuOPtrEgLuhjGODJqY0kWEdLVh8DyO
a76sSXR2cBTw80tU1D4gLsI/tV3aVfdsFhJpbr7S5jP3j/cP69SEzZO1bNieSAPQMc6rDrIUNrqb
xlrKv2M2076x3wjzafReNpM8n2gUnuVpXZLcWmo2Ki9K+AJJvXdUs9Mek1H8tG0f0sAW0ht854vA
1/2yaEcDm9rJN0KCBjf9c1PWGX2CPKfQV+pM2W2FtTJwW2AVhpPEg9ZKKcvdnEUhahls/GJEd39Q
H4hw/5QL+FmqO/YCsezcIS93dTNXn7gpK3+i31tWz7X0f2Tte0NIxyBdhCl4J6TDOXJa7pFP1Y6j
o7SZbxxfhCTdBHHCLLiYw5GcilA43h7qtJU8Fz567KZ3sfCH46wE0YC4sC2ftnG8vcHrBQNNLhCC
+sjq+Q64+6OJhe40W0Mvzl1vTtQPsR7S7N9Dnob3QPBWk6pWkYOegC3tcAm6ywk9is8H+HNDrsqm
5WPcQIgFTf9/ltGmcHsIrB2ofhGQm9eALU9WeNUZVP/5krYY4S3oPGSbG6XKez9vgBuSQo0W9bEB
yQK7+T5Hof2eB6eoV8Kw7pnaxOtGIPbRZoocxZcbtqg1Bhc1D3kYlVAohdvrN5c92Zw1RR0Sm5SF
jaGLFz2MdXSCI/GTerOExUyDAe3amDH4nIJPGAuh2RALD+Z5p+/CKfFDbVF7NqflX7iPZkpz7LNr
9v23gGNw7fFVTufVSQEbpxPh1l+8I8ZbSfdgge2LCvu741DmAssAjF58wEWtWJeq5W4aDjhEEBwL
WVlHYjE4nQlc1khF8EDGPRE8Tsjjg9jvDokWcl0UOojPtSk2zOFox9IhPON9YhgjlOTc6bI1MGvC
Ro17nSOfkz6/EYCFby1gvk8Lsl22JTgrppQ8G6w/LF6uTpeFsIYPU5Q+YcuLtjo5pOYRVaEaem1a
Qne9cGJZdDwkv/yX7ID58IrYpVQa/ZhfseiKfbV3J0ClwHzkRnYY4Np1KUln0IBjoYfoPrQI4u+C
4xewA8wrcPWMNQFFavFWKSqZpmwf5NLapmMYbW4rNrU/FvRayGN+uP1iiUZs58XJOMz4vAd5WQ9B
QVnGLdetYyxzHbafMaVo3V8dKfVuXGOrpsxwGGnbVMcojIqaydAZNRsTeep+Fc3jH+JFezIeiL81
aVuBx+Pf/bnshU07LShzrMV+bHgn6tLzA6FKnQTqP1LcMmBah7pWLC6qkQJsrqsr1AmrNjpOzYxg
dhs5VqwxSeLxfZlu6adBIFCSjaeTDDnZn+lDOfqdSFiOcruKPqXPw0J5wOgNb4lpAG6Y6kwGBQMk
4lQcz2b9wMK7+cgatteI5YJxDV3PhfumpD4btsyxSxHwYekE0gt7llZiUS8STPI1jl6BSNF3vkSJ
WkQNhmATH1a5mQrH/h59iFQYZctH9uv504YXJxJ+UUdKgtvCxf0O4lTsT6MCYQKB6O8QQ9rq23o9
Lj6lxjFN7cF0ZzDyz+4kT1BUTYdGq0xWalfMpB7Ji6KzUeu14fQZ0urLa0L130ILBhLVLedX5Syy
zjyXogrIRjwbfZT5hhd9swGnwoQcRKnNTq2hYL0AHm6EnksTrnr/yc+NOPFz6Vzbn/Phq1wVIUPy
S8ATLWoanR7xaIdnWHyGLERFulGKTWSCLz95ONyEId2+bSoIrdP5LnKiwT83HWiGn7GofGw5tawW
ja9sYrklj9WMTU8tG0VqH5OY/MI81A87cBLFOcnV5taFERmE2GPmAzhW3xD+jlxy3Kvdy0nf+9z6
Jj6cCieWdZngXyNkRK8fD/uQhcJA1Ozc9O2c86DGtjPyF9qik2qG16weCaROoC3sY+3k0BfxUFqn
ob36EJyp0L0hoBXjd3lQVZDJlnpPzxrxgdAhSWDjL13Ms/1HTUyOvhc1YlFM5l42nC92HnFv/MRI
muqyOlEo5se3VF//biLnlGODZdp9Xs3+cWq/pXaIysNP9ZOcsq8ZuZC5TX9pchC15uAzSJa1IXW5
b270FWspC8NMwBUOppKagYAtMLqOyzeaPT3GBQ3Q7b36DzQZ/rJ3fKEAGiTzNaGNnO0IgrMWX6Yt
GskYBDPdMwkRZz61PXzLoV5R0c19Wngmb+EfiLZzwfoP0VIU8blPFB6DpxmdwpdjjSpJ1cwsRRzz
fRldr5OyPnIb6VOFlYPxU/9qLjUFD5SX1QACln+MVgOzQHhdv9VDXH/O+7VtPLGx6LSH1Z0oPTgO
XOJWTLVkDH14LAu7ohjQ6TKY5HE9h6/timX4AlshNpHOH1rjk91ch7mSZRMpSpGLPVCPsCGJSz2s
q93Sq3jz1MH/WZ9PfNYI0YzA6PnX5iL9cUtRXuu7B+3NDDCH66d2x2decwBf/UTY3NbORdlh9dmG
0ZS11jUpztvet3jO8WEleQmgfyv4x2n5ToKW0svjr1/uN3fltkaj8AF75quYoOeQjZNDG3AZJl03
w8rLzyGe8XSkLVoc62LaLhebrAWOiqRlG7DIf3d1pkUy1vXbGSwpNp/dFPGVEryJa8tWVevk4w4y
lrrcOkxGWGt0/k0N9zqlfotePLXCQACV165xPdoM8hdFlqjugAncnuthJEgnVFkhI8po0ESZ9KwR
SiLtg43kdoGwsfK/cySH//xKl8NfxQLZAKwrgCevFSqp5HI1/b0LI7fZgCMg5ss2xuNbYJNEGgmd
3sshGofk2ZVZMkiYRAzDUIRXktTdXxL1D7OPCTIsTszRuG3xcRPgDpXDtM5fJSM/CxvD9A7gZnm8
tX/x74nzykcCW4/c4n7Zp5aVu6iClMkL2eXJZ6RtA0OR+0too7d6nqUYkmW95cHq5zV0NzfHgERl
OFJswS9rB5NOzSpkSV8icBpvBwulafzRYTiLBeoEaVBnRBENSNPCF/D0Y4aFLUjN8qr1BEShyHTm
0JUBUHaLJxjU427wKakxTaZysufl9e5EBNo/Xlr3R5iHPm0JoDeuLRevE/17Munjarc+RdOEHrL/
pO1XE4wOLCUgW2C3/Ih9fJMSHwfT+MoF8UR/RwvDAPgKC5g3SwXrNiTZyTK4zCqpPeMp0ivHDJ2c
WvHfKNOrNv+znrRxp97/2h0e/Bvz+4j22radOPXqD0zdAZ1CjQCGRX8TcMBLX1qN/mFR0i/NTgU8
nUM57xhjX1Kb5d0CAvAEZaIb2dzHxIdtVBDuFLJMhePfiLh/Fkb/T8MFItifaNZSK6LrLPOPt38l
GybTUjiBjpq3oT5wXj8bIEv11N/qYaXkaRzcwgHddoYTuGoflufTx7PtaFCZy2U76sWofgYenlDb
nSct3s1i3M56qmjNL13ReqeDQobqcY8lkjFSx/FhiBQFdO+Q0oOLI8FdK6GxggMM5MuPILoKbbkL
HBIiqgYnZaxgZJE/0cUv6RrnRO9Pflq/5/f+Kzlilr+iYiZVql/4mrFjvi2rRn4LsbGS8tRNj+tt
gbY6wm+1pyVyiwWQz0VC0Non+D8Mfar7f83Zr0T2o3PpFV0wKpk1F8PNMpaOh101C7c2THNnfwtV
u3HTUNQ+nVKzKlPEIfugsWqkYcL3pXmJ+gDLq7W+Q286Nq7aoJBmjeUqZ0YY0bxARuUCaXRYg6Fr
WZ5Ehsw4t0OzOmG9284GcdKTL965oZ3f/H2Vh0QOWGVWpnQ+/fpMb3pe5fNYGQ3uDURfJ4yqxumb
a4dfiwUQNOrxq0wTK52rE8DsQxyk0XuMAtdiFNT0r259lYebG7nRYPcFS7vyQz8xBV0eo2Ya2doN
a+r+xoo9gkN0b61fkz6xJOiohSioaQErv2RUgcaGu0/pxfO8lMy5HUgEsGAJ8Z5WD0q1FJ91FHcX
i+Hel08tBHzhHQ8KOaPXXNhjpAG+S54duV2hhtRx4rk8w0PNgyNU8G9c+M3U7BU/lR3CZqQ2MTgB
NArZWkkRCfZBLaVrh8+yN9PMfAdNugW9vKrMjfcUHnHOPYSC/VOJlAl3FrF+zy8kQKn2k8m+vfqS
WKk+StjKbiLn/itbbTWeAPL0tIxvIv3y/FI3ciSk1AFr3AALZqC5RNEU8vmAtyeQuulOizp6mhKz
VvHdHBwwveF/xxezbKpbePjr2QpgEGRPgSw7IgZCwzISGt3KkqFjnXw64sxJJIRkwhbGHHuqdZTK
4Z945+/pHFHKps/1FDN3SP38upDTCEj+Deow9qNTC6CTf0CsDxKxScmwUl0Cp77Ho2UIT9EsbuD6
NVcYeGf8lQBz3ZMhWxr5kJ3yDezDeGKKESQk+xf3bFMovRchkn89KQ5mnhMAVw0bCdjKVbTvQ/ak
rx6Vl0uL8T6PS0YYjL7MNbnAV4694jQkyqCF5sxXKGvbw9FBOejfHNSalAEkFQijAQGjdTT9MsBx
iDjc+v32hVUV3vWvYJDkp8iZDdrzSV8kRN3e4c89x6iOZlflB/Uduk9YTI+U0bwstyVNbDowZKVc
qgYYNFm6glj+hrV5m/zoULL6tn9JKNjyNVrE5caPhwJ1+x9YHRQFPn+UfMHRZG0nuYyjphtEn7YB
NEY/nuUrcL5QKhoNt4a6+qeOOjAeNR+6m3ZDcEVtYCmFszBqzxgD3Mqc8gLqdQscDGivXNxVA7bB
b2CUcKBrn0UcWaWuk2NuI6cPSgzQBpAUHr7iNAljIy5HbB3lozeRvU11oeJqehZTTjXJYCP0KW6R
yXTIr4qvyrHfra5f53Ro0j/O6ACZM+v8lwYyIE3XDNqpYuTU6/G/DPuBDOjIqUoxQpILszkRm38j
65zXU1gVK8euTi9TMKWMI2J9utlHpD1yc/n0y7BuPszcsptUbc5NUpNYYnHwYOqjp7zQCpDzxZcW
6ZtbrOgrhfIbiCNvE0b8tO6+0eo/9XiCdoV9dPL58tKadPd2rjeIlgd2Pp0JVGoUbtqtNGWE+Lxe
Hnc7wy9QJR8S9srapfttToNhrs/cTuN5emtFzeINQUTmht8A8rfNJgTXZLGL/yDQf+vw2bBUFPjO
H21qYDko+waNKEGZIx2BpxtLHDmwSQKZY7mcn/Um1foMtBmhD0PPS27WxepykSOLpMUAzyu1pAgF
Bf3B1Vot64CELKTRfZLpv+lv+BbX55ofScqt+PuTlTAko4kfGFFdDR5xGOUhyt6zLHSw2eI0sF1f
iTWkDeR3rf6EoxDFbJNkQNP307xt+Whc1PqvCXiNmUpV/2tRTLhQPcPNXdtTak2aEJIX0Y9ibGBB
1rxtxDJMmIITa05frQrNEs/1Cg8Lyi6n2ydqEkkCR0/6fdWWlUn8D1UnnSHH4Bs/jNaJrsrXfLyN
9zWgfLh2FUFNdUgOn6gEN87HIwxaaq9GRJJCA2jkktg/6DYyxFLWgCx2Lb5RDKoQI6BV4Q0ehFuW
Fs0ogIguKnZWO8Hnf2m5izEcxmV7175lUKwrlRx11ExlrDWEhiodWf7CUx9f6DtqadsD1JZRXJB8
+7JH8ldxKXgHnOopq5+XHFQBQ7PMds1s8sV/aSrYrXNLc6j+Ig3kzunx38sEFn0/h27pBNc13eWc
etAhniLBf5ZwFwjEyoS2RX91FgWHIDNtWsYRxlT2IAw8YjnD17MuC2EVrFdVShLTmUCSnXAC3VB+
yXw6IM7+3AfLdkV8Niy6eU1Wcv8mkNSx60VPeWXlyTTH+HxquTAzFzOqOQwDtmZkfpccUu7RJ/x9
l3G5hG3zdEo30M79DhfFN2Fyi21dft3wruH/2SNtqfIsn45O2eYCtqWObsOzg+YDSEvDD4gcmAix
1dIbU9wbo8LBz741czU/gN09/+xylVs39r5qZoof2csnh885qpnv6uhTtedhddve87N9kdiG8zFe
Hqoguv1bJpG8594I57jVBfLTXPuKQZYgTYeeM1ZI3+3dZ5npVJ2QCmvnb/PflFmVGYkTUoa2TUvO
K8NzOmTUi+aQHuglkf5Eby+ke8kIbcQfCNqLgnipLk7NpLcYTJeCfa9Gi3KVxfIWGLC1Hx989TN6
Ac/zM5/x/rpafUBxUI61P8OR8D3gK7NrGdBL4q7jnJVt9QZBoAhXB4+9tjoQgigPg64eedoNYsEe
9Ql6gnYnN0SAMToB9CdbrMqdeyhTcOINUx78UTd4fOZdX504TLgngSsDSRXWItsoUIL3zJFqizwn
4XxosMlWfWVZafnc9c5Hcvc53V7qXTKZ6loJ+jBvCCxDNEd9QJxfe0TkXs3jljT3OL4t+wLALvOf
sJszdo5xDQRFtKzvhFx6GhRjWW2svTqADBa6HdGamp/Oxp1/oSBTpqYQVSRqSujpC+veHZEU1WDJ
FEthBtJVCpnlN2RjFclsjRO53Bb9zltJ7CBTP2vqkNt5kmf88Z7GxLk1F9WxKv+sRqCzz3WLBqkp
9y/C3dzgqpzoEIz30/1TmqZMd/Ty50CdtGKh96O6XKnXlTM8e2jiXIWeAdBlYJbPvAU9cZRhOOhu
Q5VwDMZOmB20dErzy5DoqQnG4b1WJMBzEXfkRPRgrjK/iusmBzlVhf4eg7nZaNhyD3svtj+SmKup
YdGS3hA9xAZ+dXpPWl5zmDkZ7X6e50o361TlD5V6dtOff0++RSLHmx9H6V6m4r419PbDVIi7MZ+o
FW5rq2fq+RPMT+dsWvU7NIsNGI2ySfBQLJ1g4192bwDnMIeUWUOrQjETAgodWVTIqViNZesdtR5H
HjAo+xPyv+1F5CASYeTEgvp59gytAVBWUbqPD11Xz1PjwwfAZ68QxVNQqKfquTb2Q0QiDKn1B+8w
02DwTsT4Fp1YesXSoodqrrAeJU2B8dh4NOjZ2eoEqUd6X5lUFMCUq9jGmLkGEbI8wATSATIN0wc4
IOliWYvNPFcWTKcVBPguXeARDc8ZQ3jYpUH9+E4+t+9Qqors8SF18fbbB8jMpIH6y+9BrOToYGrK
i5fu+C3JrXYVHSCX3x0WDstXsVkjEqeaHk9/EDJwDsPEpOGDARYozm2+96pgEjYx82pY/7fUaxeQ
Hk+FgKBljF+KIxs0E/43AHFvkM2YS+yKNRNFUlYMgxMsOciYVcWEiUP87PxRsmBdfZ+gnyLHkLJ/
P0v94fPLCb1gAVnKeVMp9FMl6894mWivLzsRvpQvNhQB4NuSz/j3OLJea2qEy48OuxlPw4h5qR6b
/ifgfTCtoEBVNK30YEyduUg12EcvWwG9rL8+3KoMM+AKILhl9Ea/Tyyk5Xsk5ViIk+bKeiIg43BG
Wh6VbhdkDIyECvxWvkIwY1HX4PzDk6ZTesM7jGAoJHh0Q5B0djDt37DrThOXYOqQgGoV9MqNwiKO
x0GehZDA7wVKrb13gIlIuQ1vCGkEWdWBOTAnPztFgBTBQ+6Ii1KrR5t5iGLgmAJ8SVweReKb/Y6I
cgIy6rKhXXhXQ3jE3u2GGnZtsMf0cuj8yW451zLxPSY7VM90kd9JRp5qf1h0jSDuWxpGetDCR162
m5N125RQC9d49Eef8I0u7khgxWuxAxvcKom8MNlD1emFs6vb+9tlCipKODqitmG5/l+o3dnuN7+W
fU67Six3gHeBhgC2zgpbiLspXgzqHFbmuoCLDvOURVgewcNCxTSFJV0XFvyJr+js078p/kGAh8Ed
5tlMF1H4lTS07SPb48kaTB08RW8ObW80njiCbFC5EPLNsXhnya8PFNWv6gz1sPb+h9W3zlFGY08Y
zX65MQb/H76ko4kTBgV2dy2+VWuQesATpPhHrWr47T2yGcWNEGT3vLpWxWYTftKmRKEYtOiQ4Vjz
+kzwJsih/eqRll53KeHEHPXsR0i3F167LQ8pgzcxk1YkInOB0Vz1ngwxYKWlJHE4ByVPXZNAzJwc
jiitHC34jHAdwVJmj0zxPgnbGj/CzdmV1kumNHtc0x9bb8UhOi4+zRELUnmcvln9N6u14xeH0EWY
x9lC1+4y7IXoy3Fm8e7R+mlmraizDlwWfRL/cKHASZRVTqMNQHslkvpikkkpshMMuGK3yohr3Ppg
fqTFTgIkU4BT8GVGH7Hn78itfYrQg7/saZhJ2KcFJ/mkNrds88xQ7AfAqYcgVcrCu6Xns5G1WzGG
dHrpd7sl//LLaYv/VKKrQa+yHWQEQGtCEVP9V4DkWGmrEGFcLSwTWNGQPnMZxa6FaqKDTfuEDc7V
Qi4sAIll7tc84OlGn2ZIL7EF7U80D+33GfkDi5zfWO3X/Bx9e9SDUXuGHL71MATHfiZOPqAIMOKG
OgkEWy1jsh3/WNq3Z6ssvxrz2/9yTIEkDWUqovSKHJcmxkOkqUaK9EtL89lHE51m1n7fqRd/t5Rl
LnjtddOfMivX6roLXQ0ji+latV4k9/db82hAQUgLK8EWWOTY+PaizL5r+gITH8pziSyOdY/WFyb3
LkaEteuG8UTN+jN1Gvvkdt4iwOuIxMECzS0wYBQyFyZeW2MBhvW4v5kSiVXGqozb0CU3ZiGOyNS0
of7z3SNe5343wM8egfeegLyMQnIgBTxO93nR79u/jMqlE98v84wft3y7hg0JSzseN8fxtHRyu/RA
/4rJBnfapeTLSMhizfXT4tKCLx4zpWuvRQ6URSdFWnFZfDvZVXPDZMFhf2giR4ua1mZdzdZ1UzWj
jXDWsnsn5GoJ36/MtjW1nX/V/suLkDk73dYo2X0RarOON6kxAMwVziJsRKTFUkYkMQI4NGeYfqVK
ZO+TLcFJ4xbTXYtGpqgRVnn7ye/gqSDj+g7hmTR6iec/GXthtoIPYVYNT34V/Vhd7pqV3j2P6Wpg
nOu0QZQXS19KFGwjHlgB87A3gvmIS1ZjNkFL2XQ25o+OBaHWh8F0cSIzoVZ/DyYKdXeF3D42yx5K
nJwPSgKVcaoNrDW5qnbsrgFTCzfp5w4Oa3U4fu0BmkXs9HNFc+7XjFm0JQyFxBCVTiGY6noJbp7d
0uIhXKjucgRTnIYaDY/YUqXVNJLPbCtP0uEkYWIj0BoL9z+3A3chVjydcgguTF8DEmWy8sE/BsYg
2J4qIyJkogUvuHnMKPGaf3GmpOlj9JrhLJB1l2GgI414vk1ZvYsXL8lENFO2FoBT4Lk4zK/ybDwT
+h4he68fiEfBynzQiltdfnb0NfmbDlqtgFOYL5fDUthKLAdhoLyB50seZGVQ9aIrs5rQMbCbDysA
LQOkl5YQoYOmHlFpVHmBYmPYcxBsgPOObRdl156ZzCN9hVc8iOAMJJj8aLS3SyiMQAyw/+8l8OUK
A5PmVlKNRLf+J+lDT8awbfSm3+Ma/hkO8mjvLvX/Pq0cm/B5GFnXGbDZxvpfQLK82fYKHzFjNNHV
51hOPD67UyfINlJwWdyils+X7FTYffE/UWi3+sB2Oh1Y3k9Dtxgr31ouA5mBPP80845SUkndNMWx
nxytJD8hKtXGlCdr6V6rf79puALmU5oceW8RbymizHWcZD4nObm+Uw0YKJUdGMz9bSM8rFcNF96r
CwuDDxgAl4/pPSGygsT9F08BvPI1S0hqJcXaRdun5hk5qXTFppbRdo3npT/zAJm/j/Hm4xb1Lg5C
iQuoA1rffIfKOE43qyhR1cTf8szTwjMFoih/jU+bPPSelep9O9fNv8E3gmQoDHFVQ0vfpvaLhLDB
IMxE+Fr9CVnZvA5FG7MxA2JRuczYWVVkRJQKL2vGhVPLkQCqjQKpl6ZBIUjwdXXEHsPsKnLRmVzZ
YuJNeuKvzMnp0MtiuREl1C5SYYYF7GrjzSyWiTMb4qt4Wzqct0s5QKoZ6PzficGqy2AimVRq9QnK
qnZ7s0gDJfpEhSILH029NdzhHbJ5Yst+WSSYGCLEZT5C+Jzkoeo2q4j5oET69aTS/iaIwrx2Fz6j
1cDyU/jjvPozMzlN62RZ0X4ZWJUil6EzYy5eEU6N+f9uei5syUB7LtAl6bObWMFhBNd0XO8Z8ARu
p4qj5StRmvYaeQFRAIo1zCY7GmF4UIzhdz0Wi6D1n2Hzb8qpE9Y9Oh39z3Jsa4lP7XpKxsyzOibx
NG8JG6jqPx1T6MMeoX4hQOBmgV5ZnFVD67zH1XS1ZwqvfM4IqSwbUe8O49L5frNHjbBJBterbyvD
8rX/TqJnitArUZHLrwH+nXcMsluKE/oRMUf1MZmyu72wOsR0VskFD0bl2xWj+pIxy/xjjorqxos1
Y5Nkdd9rWXxTHCuVzB9V5wB7Aj0sR6nCj8HP4wqSyY8BGKt/YRj7O3Uwb9WjA4zduxjUs7w5fSw5
vrcs/taCECMNaSfV4829ezgIN4II1a3mv8DQvhRbP4cLCQBQn95D8vDlFyvkO17PsjkJB0hWOWro
XnK3bgkxF8dU2qfDHSyjdq0PH9Q5lV0pPm8JlKn8E+7AyE0gdl5fLsVqAB5uvZrqJoioipvyk76I
fTFwqivmq7wp1glJ0hgTVUFR6OUBFb7rvI49SSgAJ5PQ0NqXb23i6sCcnC3RY7m2eLbhfdjGCi2v
EwFV3olpFx3I+wf0kadHzskVrmnOEjPkvLP3YBfMQD5PL1W6HJoh+Wj+xpM1i8YcJfpr4yuBB4hv
bIBgHtXhRa4LZucn/rCEihrbT4joa7u+z0qDFy/uu7wu1+YVvk3swGx0++OH7w/A+EiPkNOH3boP
ZIY4mHIurOqABAeJs4DokYCMwENQCfKyspZN/CzcFPIa7GEWZZ74hK9VJw9bq+ZPufZVlyhcbNkL
rJtmMJaV89zFqF29GiWnX1n+5USPy4raiTxN9qVkK6WMs/TDXGCeDuNv5cNg8Z9qDW5mCbLMTaHK
wM4py1KTc6fV8Axs5SV/XjvTbS4Fuuqb9deE4RXUwAOJoc8Lixs54EBR3Gv06fmHVEtQlLRMfZWF
TYbaCr3fhIHa1lhREb3kxqUsQkIJj4e35ORM+EJuGriL9nMKSTl5gEFgGzlEK++HqCJx1cbdFqPR
I9Cafkr3KdwOGWlBd4iDfoX/nHdEN9J1CAZ8G1OThvzcSkkp4zeCEfBxE401sRKzaipNOQOR+6bx
BskzlVnsFhFardc4/nWo8c+23T6uItzUJtjpSvcgpZfi2c1QmY+fvBmrRAIynNZlNl6to2E7bUD9
XM4A4VciSQwrr0Uef96pgeVC8Ou6dbkk4xbuwpbU1FgDTjS6SB26sz4ntEvr28dOCjMdq7kGZMrt
Ld+ek1y5kUiqTc/x7QqE867vQdtlA7NiIPPUl+xNRaQoUq6l3h3ocjHwY0w36FnBWNnqe163Q/rS
ty9u7UN+XwvD78fxkTwOkPdU7bvJYInFvmla8MQW9gyIFNtAwnLT71u7aRNUY1NC+roMESgB/LD4
YNUWEfBuqO8sBdMkB1KVHrvnkRwwvEwHEPzBq4WS2ZVyE7iR+b1vrh2WKnpxVPEYMkz+mOuZr024
FltEtZ73Vz4pDZyOfC95olMLLH1UjBwXauBeTOlKOBdiHSL9RBx5KQlhobUtnyLSC9yk08n6jg7M
TbPrYURUaZPYLpF8qpQnldVuX4BxtPNZajoTv3hWhZHUqa6zp5J8SW59UWM0SvECSZfAxiHpaB0r
yRE7/m2cQOcfykZP0PrMBqc5ixTrFTgVt0UEYBpfpBWGiC7TQSPIk+7ag+ViNX2GNUq1TwwrWzxH
mgqkWk1mue7SORVDbSVISsxtREFM5Y+UJWHNEtFvJv28aBlO3eKSmmwoPIFgto7LFpJRnvtrb8Dz
4pisgYDd5gKZcJXyhS+zUbEZ3bTBPR0Lja7h53TWLhBMw1BIfoIwr9JZOVyTYHMf1R8j2KDlZ3ZW
eXHa4cOpsbFFRCLjkD3GGdLbYgKY6wcejf1m0frkXYYtVm8PgTjHySCiI+eqkaA4YNvieP5EftYF
UfHGoVrorpY7fDAjUtQ1J7PJK7LcpcBcQMDbsCQRtBCWn+ahJqeujMjvKF+Ewc7VekB/WYi4+QuL
KlnnZgM9f/rRGakDt7NdzmNfutr7I4AOqzeTsicOj/3UyDSS8XIwlH3W2SOYxa8SrGduTXmldxnU
g65MUxhq4bsFgudUJgdyUVtvR8Y+08DC0Pxrvxw0YoGuQTS2LLEHpvXZAhCilQ+GMtTEinRQ8rtp
CzEOYRTTkcom+ICXkRZGahVcDaVY7GihopELv69oh+9yf8w/isLRa973JgUCpK61sQ+jpF+fqUMm
1ge8iMmzticNmErZ/eqER90owDgdao04bRwmOu9bjNpaEGy9WBX+JtrqKT5DFyvefDy8jDVi2sar
K6puSh92z4JrywuLtdYZkqI91gflMGgpEcKCv3h628n/JHoI+pFkvT0CmpOGOq/e2WYgonAKCCVt
w06NW400wJlps5Y8tOq9appx/tbCgeo6OMmK5gC/GCTj/qrx8BrsDiIWYZQ2hQ8uHZjC1baib/gC
LiMdPIValE+A3LWSk/rJ9x+ULdDL+CyhjUJIYvBf99zHHAUyweUOQIGF4eB39/cJQ7KRWa6D/uXR
ZBnALfzCXsODt5X2z3g09VzxV8g7CIbXQA0vtomVu1v0eY7/YCGhSRyUN2WyG4rQZyZ3f67qy5dG
uz0oFak+0szo2WduJCEcqkKudQmF7Sj7ymLTqTtu//04noqt0gTiZv5NuEG3Rw8JJDyl4OdCWheF
jsQc+enRdZapcmoRAHWZy2X8HFBRrWGC2+kcN/zROfBJy5UVISCaUAusVQyBWoE9xhp3Wzx6BvEP
pwSZf6CHcfYHAHdb4u3qeHW1kJy4ITHNQSXOqIGfchtbXIKCjNqAmrcm7dijA4s/sgxgn5ViikzJ
ixlvGTJGqiBu3wzh0xI/+DyVutZ/5ZpffmgVkeN9n1FidiNuudasLVXwrWaMzwlT6C5oJMtp98pD
Zmzaow1cNohGiBXMvHkNu9B046rlLxnT+u+2z8ruo7iXXhcyuKCwrRyzAPIEAJC8Ap3EacgxUlte
rRK1wvqgoovzbDgqvtc2gQo4EVT2hroMz7az9czo9U9e8K9FKU1UNzN1vRqelm2tWWs1/+jYQx/B
ln+5FmekpADP+FXUtjpLqOJqGOYujy9L0hwvPk9SI2WXNTk0JowfTex1zwGDxBWVKVnr1qUvVAzb
t1bmIM4AL9rF8lX/XdIh/XCxttobPYQ1jUWZoSbTG2aVzBJ5zXSN99TwVcN7fc5E9aC0R5PPb1DJ
ZEQG8I7p8tbwViQpdHfd4znNfqA5ToclB0U7hw1+jnpbo6aX4E/KlZM9rdm1NeqFotxutr9Nou+Z
PNFDe7aodwLMwhdgLGkfI88lQxmV/v/ZOJ35a74cAVpaWQxMhYYQyqYMxawd1fClhaTNzq6iz3eG
5P+tAiIPMicfScFAQAeqD4uEy1y8m0jxidsrS+FZgRSH5LNEhVIUDxQRHCD5TJhbPBzFdr4niuV6
H5+K1huOx3l3xodHFTdixfHpy94Gvcfts0xzQY1dUoX/hmk6ZWrGgw8lH65pLt1WOzY+w/VGsRMG
6VJz2wipi5kHYDRsQrz8vBL6yIyCcBHKYRR5l/vFo+mcoFFbxrVgia5LMs6wWqRoZKthY6+4snkd
kFOLHoJ5woQU9W/0u1ikVL8GFy4/fusSGnVgPPtQDS/52JCW/m6h1umUVTFWMkzXEgWSs32s/2BZ
21pZGAAfEJTxOPjCHfwO1yYHHQnQIpbgfI5p29V1e1QDBtWxui9BjGh4hVhmAPXFDVXY5mVs0PQg
uKsMzVOcsVbho+kZoSn+ZU+d9SDO0fZfYq3fdtYJYs5p8sahuozO6s17Cls1azoGVG27CaCUUzvX
Imz6ky3orBIEM+kvBbkbCP3wJAw5YBq/Kg6wdzNxgPUSf94I6eT+OsF6ZpM4SHnLrlqURJcKw2QN
lEWmpzZikGhGEB9SQR6c4PfGuDtRzWqJDioYpX59mj/diRn+i+3mNc8XOvsip02Xc2+t2XDcuoO6
1XD/B6/8uY9tL4PBOk28hoiBt7mexE4EHOZkHGDuqcL4WWhD4tgjNv0Erp7mNRw/wxmJh0e33OxZ
Oa6UCV0MIIV/egIGN4HAv9m2BkDjxNRInP4pkqkAjmhtm7KGYUh4I8vgpzfYMEbmSQorA+Eb7m/r
Qc1Eq4v05YOwBQ/iD8LTZ7SjCjvuXagNH0IYDZ11JL73gnOq9Ph5vqhMQBtiXZlVoDMQz1UKOqS9
AyJ8pyeQCp1xGGWM9mky3wyQXoRoS+tML3sED72Ak2TY9vG1jNX4b+K8nXJUVU6knDM23yL6kR2a
9jw+bHb05MprNSPtARc4+6Exkc5u+y6pfwGxYk1lPqsgEn1sd5R0TV9KebhDch8YtV0plPERM/mA
EqAgQOARAoLmcnbqE6mp6ujG92WE//9kJjEwOK9C3D1+RTufO0zc/D3hqUskX8P+v5+cyp/78nAO
KSgLwQzuK5eVKZ5ZGZf2Nq5ujg+NTAOKnUujsU8VvH1R1RlkSL6ZcNmY02iGS006JE2qSerXB0kf
zeOFYnA68h+XPHcEGXGcWMk8Opa02v1o9dCB73b9mDqZYqLFO8PpW1rczCGUp4h0LdK225clsoig
Yo8YaaCPHXVhSwJxqs50u0mup+NmT0tsJ0AIBH4vK/MYH+IlXowlO/XVsUBoHLt2GAtn5uBpOVqn
krYA999Mc3kfglWJpCQwxw6VpxQPZMtrtMmriFInSnb03CQQgac1dgmu4uF2gQDTBU0lLK5OoIED
j1RArpkmI7P9zgwFby4CR05tUn9dA+ZWbAQnCEFLCPUZP9SqKJ+40KSdl1FgCjHfBN2ePAY51o37
taSfXCR0ccPuWbMvkmog1HLMQ+Z+iCuOnKQqtxZjijyEdFF2L147VIroHMnA9obywFCz8VuFqyzY
qzCCqlZFkoPmOIeODEw6N5MtdjweMwDAbjK5ovhZXzBrkbHkEfw5bSd4C+1HjNR2IuJtMYTOlz5z
HVO8w0sxiv+bT9mTC+hKnTkA+Ia/PV/ifhId0wIB0HGWL/JL1KpaV7xoabrLqswtL/Y/tLdqzwtk
2WFFfWy0dQpXfQNakio6J7c8HNoU06S7nJdU+EBbq4rUagn6nseg7MAylR70aTTHX08ZQriF+Yb9
haRNM70wyVJYEwPIhOvi94ytsoaOLv+u90nS3alArrLHmX9MCg+Fehp4lxTN0YnkKnjGVtiRKB+F
JX16DeT5Utkgsld005zPH37I/g16iEV1INmo40clILqrBOH9JdktEPfIr1cCKPv/Rden/TjUmJeL
wnfBsnmg9V1xnRLETaJv3Qnyer12ehebJOlfp98xUduP0IQVJY3Uij9k2aEUwmNHBG2Ttb5NtvJL
jkRHVStKSl1QyIm5URhBZB5H0/9HKfDH+MASq5Mc3V1iDjPM1YSLhcBIYH6VL7amOiKsQjE5JTK4
4p61yJD20DMtUQVkCaTpGg079+WiKkNEIHcxkdSxKO4U8IqXeVJcsCI6GruqRfmLwgzsCSKqcHh3
zgMQOezyd1h95ijOBqOOboN1R6Z0f0D4bjA6rqbXRwzTYaNe2sSLDbbzldwDM2pjfdr6Ii4uu0od
DegrKo7DPwJ08HftLBPGIYmMr2eBZ5fwZpZjFNM4cnwXNDhJtKr9te1jqaF2AGc7TqAPr04hrnJI
UiUEdZN+KOL5TlnX2yAr8NPGugu1ZIpFLBPcAbpoT9UK78AhMo8BQN2IfOeC0I/mVvUjXBYMmOoO
/EpmndknU/EFsTHPmqh9DnREQvf/utgljEPNQGqSghJ2jgHG5MlCaiQhztK1kxnuOjfMLcAce1cP
f5WhqNRYD8ozNpNAah7hFsSvtAzwsXsZv/Dks363y7/qB5ytScIYTjTyP91Vrxpt0hh0uEJ0PXFL
m4bwDBK+yTHTrE4McO9D+1U4W4fV+DaGFBd5fqaf/UV/n86QLngdz7N8BPjdH5SrKyf/UgLRjy5z
2tMGxEefwn3xj44NP2YHBfMBmqOgGQwopoIdJyXTjfTYv+Kc4xEVN/pvPIiQ/7PDBCqje3K/gFCC
LYbUnABJbHyrnXpGEQOa7zzc7b/EjTKMxrhkW45ZyRcn7qBkyCoKXYA0JvGCUfgeHgVPNY6qktPH
gS8TiJMqRi2rYyaE7p7M0iJ6L0v+vorfH5u4hM4HIlvFNrIZLxvEi/sHH7U5ZI1LWv9V5D5oRGkA
tSNOBVJ139lkAr1OWbP/uHJxt/MXN+AAuXZFrdgrh9+ZqoOQ5E43W7NTfpXXnA2Ej4HcdKafZPj2
cI2dGf3glOAOclc4NbuBEvXlIcXoPXgNbc7hdyoO8wPq+IWsG/as+BzXyWps1S/PPelB9wIthSco
jZW5WyytqA0FG9QLo7/e2qD/KvvtMpSyJlGrDXLwdrPicblvoJk9kZRhjRg9E8T9mkeoo4Mzb646
xxOhpPNRPeTLzDa9tlfl5iMAiL9UvIdDvxnt1xVCiC8O83yZoOdt0Cnq9Gx9Y5oZgjhzxbN/8z7g
6gkSulCLKJETQbxugx5ZtQ5KmixrROhKfg6CB6a2uYkDwmRtUXyvw4jb39QZJhhPA1B2BSgiaSfu
RmE3V414bmb7eZCECmQ4tXLW9h9kMxvlKR7UXvqnv5A9gS5XO7vwQGtZE2JhDb1fzD7qmUMXbEnt
dY/bWYt7nc+QhkNbat5paloeRkIs08BXWpiiQ0B7JcnfLD9dVEJIozupECfv6F3hCb7uho0Hs+T6
Iw0retomuFZ/XzsL7eA0PGdoplYqe/7nQHWZLPIskJ3LswvLhwQx8sFY8UFFTaVJLkp7VmUBBQT0
ER07mIt6JqVx43NkSapcfRNQlA4V+KOSv3UlnLZaOFdloR087I1cBldsfGvp25VVkwnGDdsf4p/l
eng/tQA9NoUi5x5Rk/kZ4q28/3ayPrzJXIOSWgBiD3lOHzIyoNfu/3fEQsQitLWgzx9htVYWEvUA
TtihqS9A33/LazASr4M25MUfPE1BztvrO2M2a92BmRsJrl+QtIwQT4DDcHDI6XVrQFE/fNz5MP5L
gpocrvDpaIBkSIcZaLdZG/YFdYSMIwUW6zPXPf2mBCo+tXjQpHmbK1W6sA59pw9PA/+WgAcGV+zG
MfczFOdpEChsoJHPp23fPWYIj6eBxWOSdQdrwRM4BcQoUnnO363GNpNVaNE2FQz6hVSYYtRaxehv
uaFmz7YmjYJxH97ARLLj8pQ83BCVT53uvGl8ytgCW5Ut0dpiXQugcZlz/i4jxM6zUwHrbGvweY8C
dL1xrX9OoFujnO0DTaPDTg49I5AGA+NH/afHvKfl+6jvwW/wZELFtl+EU9aeNOvVm6oF5uFk5+TP
Tmwjdyv7E3x9lvcOOWXtXRT9SV5SFyUWebe5VdmzmiGSKixATSOfv2KFAHqIkvyWKyzKYRlgdsZL
29ltUgHSgbaN2vNpEXcL6Hk6n5kalh+RSnVwLBPnBabqSGUlXRnIgcwSMZXYNiu0GllkVq/Lwg77
dAfxO9nZShPBM9H4BB+PS3E4r2ucKbl4ObFq3bBNUhW1cND0XUf1E9kqtt5Fh4L54jWhpXkPVorm
AGQJKagxmDROZpUqI0HYsURlCJBZ65vGVPJOFWC97eGOkFk51uzoma0hEXP+SuTpajHDFiwy6uzm
LTu6vtIxyuxrswSVYUax9RTWFcYm5NgIYLnBT7exUOmUy0sEGTXZk8Lve5F7YyPjhNDPMgpqlGuQ
/juhLqvT/RbgP2Jk2Z+y9BEtqarf1WUtbsR4NlINk5K5BHvFb4MFcG1BLcnj/drd53xrsI8IB6PX
YxNpaiFUCVleZ6KmykKQbh5n72d1vzIfuXKxoFs3L1km2esLRrjoVeYxsBaHrKlkhrhbf1AIaSX3
ZzdyK17bVLUwxiSqG12Ryd/+bOoSaGBwDNd5G3wwdh1rB7xd1fbFqF/25gT2U8EApqPj46e1xM0v
Z8tBtTNnUkBetI4euMwhg9SZ6JOizcn0gVeT8zAcdLOugPngcKTOmOSRVu8frBUUmGcMbCxuK3AG
Q61qX5KNrjDWsNQYtur+XwSEOmkU85Iv1M+ppnLXnIflXMHRS8nz6AdslrDZtE890OSa5Vwx4LI6
THlbNchy3QnNrPpi1iKgCzqAR4ay7rIzu0MQLbIOaswhNDWYwtOJsgXdHgxiWdsgYfC/PRI4STGQ
mS7Ux8TZrcJ3ifg63Thjo+gDNxbB4jiJmpOLd98MgR7rdLs+UbykP5GRGio/xI1VDTCaXkPgFqdm
putZ0pYFQ1TDEBmyY0IMahYtWbdEyqZElR9F9E2MBMKNkcfnxGSEJdPOXlb/qdeBweheiuMvFFuj
bC/gULgR+NOTrOh0c0VVMBem6pagJ4v7nLid0EqOl6RrGO4+6OUE4wo2cPZOp/Rh5Ypi/ak3rhbo
9ncG+VHhuIzoPoL6QeL8tziTl1UXO3btPlt2454ova2TBMNX3S1fD1ij7pvgVHuYO7mLJdz1n8Kw
MCgVvkGraIpFfq232B2bLJPwGSGLLxXKd4mZirjtScwBPenHXRRSdHWlt9nmMSZU6LAVaceLz3Kn
eTgQkRbz1nwr+r4RqHqEr3tOX2O7JQw7yzlCMFtHvC2geIeK9D0jFPg1G6rbL2yX7b70nIyDN+YM
Y+7XLod1WCP4Z+VovDHmY+Szn9jroYoyrqn5taSi3yAkBqNNyQRi6e3gyZNfDvaK1/EfRdofNOJM
2jmJgLGUiJaJT7VFOn6fTKZPnJzpZtR7NOphMSMiVHP9eizR8TwA2gh19P0/LLFrVv6feufeTz+e
/T56Q1xFc88h7D+ATIdPgOgAd2/e9E3acWPTe8JeiNmiI631zRRyWO2QSDudzNFquN7HguL3m9cg
f9y4k1Jg2+9+K1v/sIwftWdD7Bv5lUMH9IJUG9sM1Efq8iL25tFVf43Ql7SU5Fn+CnW9aoBW/rkH
KQeOWdgVp6JhoTgBXUujog6yH7IYGh30Lu5OXIBCbjlk6W6+dIT5VrL4p1UIWQGu+Pc1FYcioGJ4
v9BUpg9gi9Ei8rCy2oM5rXbqc+aAGfWhwqiWWiAhkZkSMznPreWRK4JJWZoFPyY4pUaWgRriYSgd
r9U9jn775/QFSeBN6+zxPJ24lPfOVM81GAqclZkhXhc0W9brPCen/HPL7DDhnEQ7+d8/csx5peaE
PugzLitXMRoYw0aPVYDHCU7WDGTpSqS6bj4WLKBhop3XB+KzHTavG5ilvp4jhgT3sT9vEHNjsN0+
POmQozIVS2xWpXBVmacNtNXG0Q6H4SpEK6Hbsbj3CkjRf3tTtAfndNUECb22g6EfXhWRE3HEqqOp
wdVZI/rrhgEazmO83P3V578Xap5JuZVWAgAo3J6ROZ6Z6jzeCzQjLDGVz4N3ZfxgnAwoJmYfw/8j
btBx4hJTeB0l9edXSzCYnMSuf8P2w2iOjZHtmLoECIgQF/EhizFO+B+1Xsulkx6XH19qKoYr2DSZ
Nn0ibJAjAQ5lf4T/Vb4tQOKcuQzCoVUh+CiUO3jAwSliAhNsp+LG7iIWgbmVWpUa0vNoqFnJahvX
hqn5wRhAlPrQMM0wt44mn1336PK0dDLd/iPRMUzecAOh52COFhsp0El2kVBMHoi48z8u4IJgt4H8
eE9fZBIW/eKHrCqK/JZHQ3ztgouY/Hukf488ms62qSlNam6hb+mcQK8BffTRFOclO9eUPtzv6FwV
hiAhcDfDhjWHJsCW1PBle2uYEayEqClvLfzLwSbvfjjWJcCxfo5I76lMhuACRYCZAGIEGMrimoVx
6doM+4bxdc+eHOKGiF+5AnCb8lq6A769yMPtG7MMNIVG2U1LBRw5TeaJK2NuxN+f4dLSAKmULtM0
kqBsCQY/tqQfzCtaNFPxeGrTa7pYq+sDopdjOwDSKR5bsYSFPoIBK1loMppDrxEtBzhKDtlW3IGB
57L93/+qF5NlCHc5gP2zL0/fEKxcrnVgBOtuTQDnlFmV+52Hds+JMit/9bCWwvNTOoQg1OZdPnUF
OeLjl8BFF3oRLGwcpx4HiNIJuMv5zrcRsdtrjyAGT1Uev5I/cGeDaHjDhEVEkfuXVITQHjYR7s3C
maqXUsAWVKoX/pqNUpNxN1hr3U4TkfXkiQOnuyS8/j4X6B/etNgJbE+DarfEEWRjzOImxwrEaFFK
vEVXvGd49go6LOaEoUzRk/4mWzVXrQhanQQzyXSpOtTduXLICy9wlCLpc6KKkf3vI6/5YK+X3Tah
EG6toAmYsLW53OI1RemdYu/hn4vERtfXR9nR/iuNvP4KxHfX093mqjCLbg+/gJc7j0gWLBnT4l94
7sNSi6ndXJ46pPGwwT1sJG++eHuYoUB67NuiFEL5z4e1QBw5hmcIu/b5AR6q9L0/xW6tbM8OPZe0
V4pUQppnLN9qCpyI7pdG8Y5u+xAsirmORCLp+drM/74NaPFSus7d4Fgf1DDd0pBlbJru+x6FWy1N
KjLeb05OnUqffO//p2jkjeIB+FiiWm4fY9y3zEneizrS+67v5d1IGT3+bpYEqnB5fijaqk4N/ofC
8AO7iDLWeKVSx1tYmS+3LOC7JRVna6uMq2V0fFgQTs/x6gDoJULg9F/PLLlYmKVEAfEFV03GVj+h
dm0A5qjICB+O4LW41rlYPeDDiRMo4aIItrJZERhc2vnHJ8Ex1imE9CmaeLUtd2lyUjsfDwlZwjFx
8ZGNhE1k5ZDn8hXw/n6FzoEbhEW6k4zH3SCTe6qDCjYferNxrZyXltS79METr4AIC8RboEJsuTB8
oP8UtGEmSG+7zCa/X3n2YRoh6MEgCpZ4RV/D8E1tRXSYp80MkhL2W4WUb0qOoP63U3mweWBU1blR
dhGAlre1jT5gRIK+HghHidvrjZ0n9sZgWD+qvpOe/ZlhOb30F3qSux2jsias/JCB8wBg5F2VbIRa
wlaBE/2cmN8Swx14RjMj5onL5oKlphtE9X+7VtElRYdeAXLTlpURdOK0BPQiyYV/l4jR+LMjphhj
9abYbYxv7EUqTiLB+sS1EJblMcxRSDda87cMPZqZ4jOj5wRV6ovFJogOIi+tOF6XxM3SmjDc466U
ALxPswHDs3PwrcMW95lYhQoUnoO5fjOYDojBw2Z0av5PXSBf1Fz/oCEt+nB5ZVpuaea9MGPj9zSZ
9S4crTLCelcV6z+wVhV/d96KgdxvkP/yjOjY5ilORYewbctRb5mmXDMGlfJ72UQRUw8kV7erxj8I
7Fcotk1CZ2RCVo6U/ZMZZwmftxNQxahhEskHNK7K14oduNmYAjdGPAingySztXPKBpqRD/z/6xQ9
gLTCj8r4A/MXNjOXBvvOHNRW7wL+pxyWbINHZdizcmvw9gBV9uJWwi0zcHvsLmAGQX1YaWxYC/Q4
ZKPDm4IQ1Gnn4nMJz8Z8kPHl4boq74x16jbZOOSa3AA+07jQPqXlkbznLRoO4ehjacYRZfXl0jUA
KE9jchiqAgKN1NfqWwFrRIhAbw4HqeA+WmKy63MifuGsgbrTTPG557PyreUkbE/kHotjndZQuUgV
T+VHw4kSOLRDBEoBLFMohSlnGGFw/56mjtnnk0/CDQ7T4yNTjEr2c9QpEhWnPFcsJpkiEfRWlaTZ
zPm3HzRoRVuYeNf+eaflEnlMxnCquyLWaLOog1lsAkeh4AnGwGXLKlyufn8DHQeB0tZ4VdnHM2Pq
pjNvGs/SFo/1WyN42LehIHo7uSuj+O+XMtCC1fkiXpLuNjpSTEN2jFIP1YRTeUmc/Va3H2Li9cjF
FsX2vnZaMIMNiBAJQP9oL5s2gfg0BGQAkE6RMBBUQjbTgxavCVJIcWJGIhKKjfWbG8fMxpqFTi/P
A2v5TG8cPiPl8+cfcJmIcCyKwe9pBTqQFUlC40nSoJjKsV18jHpAG/JADD2hVy7Nr4vHMNoobiLV
SxgpyjJrUgshhaRVTpZPLs8nPo3z4fS5prNirKykUPLAHT6SmbNOzxRZ1VxWIS2isGkLL9taDNaf
owjHXT8TZ+lOQau3tlJmIeqrsTVhbxd5g1liZYhFcg6/EAoLMCzupMuLZXUWiJK8z9pogGPWCrlj
hhY/mhSB9fBhuRIRIzFULpcAoaSgD9bsrqPTpBtnu+r67JPrjj9hsiukDkPKNMFYIuestYQD+WgK
6VA94UL47BSaPU65EGwG+7l7fZOXBtIuNpgoDgBE/taIKhM7iqjYd39m0AFto2kHmxUZOTIiNb0E
86V8MuUjCDm8O9R9xnbVVeD1C5hIhYMN1eL+3dAQvGyst5M74l1F+m6d+BmjhJSOjyDf+qTWHOnD
cHEANAXBReDCGOCHXyXY5lCUDwDTzkoTBky85ROCHH85Z9W4by/5PtMA12yuCh66KeJCqT4xC3V+
tFbv4q/g8eRfqcj6fCkluuslQgPsYfbScwfKeCayG5wwta+rLrFGpRLDXULK7be1BVwAjCRqpUsa
drf4M0VNjcC+PyPOUW0vst86oRRVJpBbB6qTQ4drCvhIkWDMZUMHVjCeho6nx3ylxfvnD6KrSyTN
6hYFvFVMd595ldFaMIvmSYTknY78GfyyWhmmNp0bPGSv2A/hSRTqvha/FJlEDchY2G5U3x44furb
KwUpEFz8naKIOw2JAvvh3zSCTbHGIPnnRqU71YbLut+/E46hJiqLVdDHDLdxyRpXrjapEWluzB81
h5cTYiyMD//UusaA2JIsDo91obQY0au9w7O/jQjFB2ORF5/PXYyzmNpC2ZGNcfTFxjBv5VyOY2uN
3TWKD9dBrG3i0u/3lCflpRwfUqciEwaQD71x60UB/KWkHbBzY0bo//quJ+iQ53yZ/fRVwFQHPn2f
hVxQqBzRS5ufe4YGAtwGUV9Zz5UZ22WVuPI4eVKMR59QaNqKhaSyALLa2O5SGbqKHe8bf2AKJJy9
voHob2ODfm1FXVIQmGhAGzPpjXEZs4JiLoUPA4Osc+uty5E/11QBWaGRtg2L4mSC0SOSFv6rO0oP
KkuQX9YsrS0vx2qlai2Wkc8miQ8Tz6SNjrW8ZQl9Lok+5udkT8GYmmPXh0va1tYmTd6KMlzySi86
ozLMci3q6HOfAwCetnqxJ4mBKN7cYwvMOcEtmrzCRwBkibASklzl8ujNOvlOPjTJbqKnz9ZU1jN8
1RLff58ec19wa6QQCB/ylR0jobLN3iIXWGDZUKjPcnx85LVqKztB4FZQjG1O7n2MHJ43N329JfDW
cilDlLYDwx+K78nyS7S9HTXx2gG3KNhxSy6neAPueh8EPPPoIz5BaxMR6Xv771g4JaEV9ItxTCCR
V53TahImBxzal6umO9xILPELH7K6Zb2q9aufSNtWfrX3VdEh2tWmMV64Fe8hdIVEs9oIPzIzRUng
ZyDeAnhRspFhq3hiQsLYVVK9taFWrkDdUSXyx/YhfnZyTXbjIB2vJ/DeMSOOn+ZjqtqkKnXsK5Xo
KUM9thm3JEaW+3k6MG3nf2BbVh9d2V2kVJWSTJaZy9WgdChDHoG/wYzLoBI4ZjE+t27BQYwsPXx0
nrhQ758vvg/7+Pw+QenjpEP+ZbY/s429NX7a2yDyGTQSBUTCFShFJ7u2JD5YanaRgB2GQiGYaAZQ
eRb43Sj8OQ+5OjOMJubrDXsmZQAj+dOKKTT5ZcxJxVDAmUz4hmw3+JjZixhMwDmmDA8oU4Ub9wXC
gtE2oytg0vxG0cz74HxK5EXfMY4sinzXJH+UPQOi2PYyfUURSt0XHM0MVIlRcPC+3u/k5E5aBWmk
qdJO/aw1sj1IOl0AHEEn7dctejp8w+VXLIlsqOevgW5Bj6jnjLT6Vihg8pKjqaKFeaPBG17Yf34m
mwl9U+ZCJhNER3h106+7pLn6QKbfgKsbPAIzWTdlj7f5HV0ocD4eb7T5+Sy+J9itxHTwKMDnzF5A
lFBoq2xIF0HVOoDz/Rwx9mnuD1/C29TbsgJxrTpvKSdT5lIH/XDEXj1uT+K606FL42s+kt3oj/D/
hg4QNPjpJ68rZIAcLelB4CAJsyoBK97Bpiy2J5TC+xJZ/w+hiVg+80duw4s7xKjfyaCh/5iDPQgp
Ng41gjod/vVjOEFv7Lhun+2V1kmP5C/ukJR13f9KA9drAiLIqeGv8a/ysRUH20EsI5ircaTDjHpH
KUs9nfTTbnVxMjbvN9Bo/tF4rFxNyj3yYeBBXk01bCdHKjMUQcWScT9tTsw/YicSNyylkjEaAVet
ZSch2KL2nByGx1pgcxrU4pX/uIDPacAGx2Ft6BCnnoHb9WThwCLnHoiIo13Dg6BV5ZJv+LD+n8x4
cCi/ZZhbvowvel+hg2Op5f0bxtNQxdCii7CXsV4ZuYtnEksjHCsVfBug2MboKsp3RsK3Ls/AzT4B
KYoDP+OB0DiErBk2hIjG4iHl9Rya3mHdm3Bsxd+7gTrKOgSQ3gILSUzg4wcatyJTVGD1DkXvanNW
FJKvxh1dgIyQhkMw/rH2qAND1pgavCH+j6Xz3te5jzPI6Fwqiy/aS4ecteYRviY41JpTkIR93Ll7
0yJ9K8XiWKQ3gj1d1M5zMKTCn21ROTls2Ss5NFqsKTmS8mFczOv+B2C7Ey2NE/sr9fsTFDwmWvan
JY1vUqkSjffuIqHUdFb0LO12q8YHjihKSHclJA4WxUiDkIofQzEOFO5VD4PPpouyq4vpFQfqfPPo
YUo5mIEr7L4RfUEsDrJuyHPuqvu1+BNUfSWYVpYtwXHWATKJksIqXasqqTNcyXKvvMASdcZbOa0I
0xTqTZLjsLeSyA+wAq9FGkxHYY45CfInjkOtAUiEBuS4cquqPH+8PBELYz/2Ieg0aWE7BoW61/Gh
A8V8AtrZQ6XKsvvmqD+dTZyLW2YnW0rTXSIP9l3nmBrNg6sfgtC4TzZIfadWWu7G6twp0OQvaOOd
LH54f34GPgZD4412u9e0469D1rJxMjtrTuM7knQnUXh2fZCEj15gTCLjwaLV1qKA/l5bFGfGayXr
jogQRir6ouRGlGpNaNnnlbb7qUQ5Wp9L5PCq7ymnc/Plg7YT9XkXRSlcRFDZT14jXpv6t9KOc3tA
KyLcgMlQ6L6F6z8wyjWCSARHbwsX0acIjUuMG4b116979SxW8jCXAN4jg7My4omTDst4XB5hd2zp
lYcCwiM4ZSkfbN6WcJjfkwRM4g9sjx3Tr9NbQA8C9DgAepNgnwPdViZ6rU3eq4eOEVD8Sbh1qcGa
r6hZKr19wkiZyt/CDS4or7lzkExjhwEuMfSuB4TyqBjdaN3c6Lt10uXK0ASfpT8Goa2eSNU/lkGc
4c880AVarSiYqM+VX/iE4aw2mIG0vE02PrvuXJl4CfN0+LcJx35y+vWxi3DkA8ShhAzKbZQSpdZG
H3kEBBtmXpjXOA5nkhkiJyBy1uv9Qb7lpaFYSsz4uHGrcQe5KwwTeJKW76TW9Sw+zRpKwzTOS1uL
ckry4O1sDbCE6jtbL6UcDMq2ve4H2nAH3OYzcslGKVPGteFmlmevv/EpWTz5G1LiHFT6Cuk1/7zW
WcuZ+TSVZTxuQ9wUdrwuAQvbKNYkpE+nEgz9EJpHUJdimfJsrbdNtrlycIgKc10WR9osz1YlbU00
rTyr1D5ncZG078XbgzEfCWIsS6292qZkcEyDF72aMcnLGR7XIGmtxlsHjvQohhJ4PfjEZupP5F94
szn42yHK6I3iN+ZDBPBgsSTIfi8NDawWvHq8wHcy9TUQ5d9e3AquAuLEOwZbBLLW/t11bqyVmTkM
3W4gvtPU7gnshbg2L30pRFZjyHBXO2vlacVqFbVBB9KHPgWErU/6wdonUJXD5NMXHWdspFyYeFQE
PcW2Q1f15D9l2YKCdc+j+nO0LOFifxcFH4fg5wTn3j+tMw5eGwFVeakZ2k65BGR8iB28PqGp3Xb5
KBoH3pqgfkzfv18rmhIg7MmIk97qYXfODNlKgK/yEnVe1uRafrWE93LLoYT8bTTeXC89HBDrvi8y
3pTqmoNbQAYPvv234jv3Y0YV/le2v+cr3sQSmkrO211dvjbkJXucI2OSXVBQuhqojumhFScl2wLl
ePAGXwoZWZwrenQ5x3BiBU14fdwv/MQd1eD72kU2WEJgXLdJ4tP3VY3xufKviqSAoZzyDq+dMTIb
0Fq3ytnDhwgOhEs7sAabM9IFsA/4KGTA1rLqhkGZJABGg1xLZVzUPF220L1gDwFX7NwSGqAU4YI9
IqLtL3ELrebvO7maJnTIXJqsfyN245yIovovD73kemyVGPHOv1VzP/XreOBPb/Y8MRbIij+6hedU
+COmRXpHmfgHGUINVZjZRUa5e7BAo9WOrenmhz9DE2Jh6qPKV+WaJVYzvT6n+/IRMP0BX4U9uCn3
kyDz/GD+6C/RZBNXdfSpTnF4VYJ+xf6GEoDY8sJCWIPLsg+JQxsWF202WxE6pGoP5Tx9L6zBE51p
YDy6Ft5t1Z7MbqRFI/GAOHEtpk/RoP9X6EW/WP+ciocvZziquEk/aAtUhubVvM4VNybUrHL6FKAI
FUsNgA7AYDNVjZPROy5NagKf6V3gkFThwkGKndKF0EHzkkGtjitagAB1qU1ljV35UTgbtmtCbyQ9
76OlP6GPYmuCBNyPixBSinY+QNQBH7vq7OFjyk6/DWvB2/Scauy/WA+DRSsXGvIfYMuGw1BeVK0r
34SB8PoeJuG1vVWtO5xlwXKHssUAe+yqW7QPOlofpSB8hpwW3Yvu7mdgZMgR+2ZsaRsr0TxwVzoW
x/p7eZDyTV+wpBHSrWqI6cOSPJUIK83mGR5PNhrjkJgyea7lwYlvkUHZkC9S4/mCEwzmCR+CzPYD
UyOUvDTerABD74QsmmDy6zpWk42qr1HPpv3xlWIlqGtDj0Py5R+GxYKnAYnwbGTDfaxdbZHDkgCw
jIGs6NkRf+uW91kviFEDXrhR2tRZS07Fi0aBCsf9EOSHheXzEKMS8f4TEA1wyvZ7SvUc/XYccQ7s
01VKTqsNy3CyHDOXHGcEZpWL98sOCbx7oOoFsQ6iYflDhq+kGD6euGU6jnb3gZDgwed+jrY9YOdu
/elyrlN/XVUZDUMWojPy2evcbADHeeeOFEaatzA1zBj9BWR6TnE+B8VysG8mhtLiFqD5cBQUFgSD
tHHJbIR64Vatw/waY/RPAxJ0qNvXOrD9eBgNcHPGTr8+SYLeMG0o+2ALbfG7rn8/hNAqe6bSU6MX
S5kE5fh/g73O9SHcSXBZR1yBI82A/kpeQ+1Cllwp2J02y8pM0s7JFtE2jc/NLfMgYYkHNzZ9062I
oB6SEz8FO1b4hnMtzG2PL85UnHUHKX9fsxmGTabZ60XNnyCpfBbzKUhJQjmcx2HSw9XNs5ZIoI/t
wLp2Pjcm/0iQrzrV4XedQO2sEI2LXbK8YHlF8lyzVgK3PEfDzJMYkbis/LFDEIlGNoCbMfOlqjlJ
HBepi6P9F896yluYaRKEk//XD6486QzIeUIZSrtFyAshYsZ7Htc8OFaOjR0UYhHcqzhotNf5vNRv
OEEILE/Pb399GbR9t0VWz5xET3pvi05wiCFo0acjJunIMkN96yCSOo4TP9h2FwpbEvwXtJoJ4et3
VFxsCcgPX8N67CIfGYfzp0+VDsE51hPasOfOBn3dSp9Fmgqw3pPpzf2U17kwnGWQFSNAZWARQoHC
uxWDumtwS1nW0mheTRHH00/5q07V9ckqN5HiqOCWiJvF6QoZbMCnkXmBkJ23zfdrc1TQ2zPUHSiz
RZIneupyCASQ0Ea8YTU291hVJV92IuChpXIvhw+wfpOEbxu09KMlEKuVNqoInICOoYcKugBDlQ9w
Y9zAdh9Ac+BTGn+DMaL8yjth+C0QGzRQ4UWst+l8p/4uzyZNXtqEm0tLdbnegm8j83f7d6/VOqqP
iOEqaJS3ZC/zHAnNJka1aETkyt46PwT8+tPkzcPh2u5hNU60o7PZj7H9t9gjkd4P2OW0y7tksbej
csxE1N4HnjqFoQYDFZRURtSLSf5nKzxtLZWOTIIr9kL98uSBmghToyu5uNMT++FYKPpRlOwJeRQl
pw7caSFaDapE2XPKfB49wZxGWTNQ7A53abTWDihnFGNUKq90KI7YvNI9nwrBNwrzF7OfkWmCqK+a
6YSwo+3IMXKpTw7fELQoUCriVwzXQfmEoO4NuVSpgpw8xacpIieQ05+f7D2MDajWNCikmyJT0av4
BYr1VBi0YnwpVb5e9U8GPwwmtPL6CxGJAWcQuz0eNKQj1VqaN06ipgK2fCtrDvO3s76JaoaZiFVL
d17fMwkM9NqFwN6dqUkStDugwLPdQSmtbfw6IxMUx3ig/WWW8CTk45XZQTMIRT36uitFkllv1U/X
BM7kLO1nG5TGIFWZiKSbVUOto753iat5Y/hqd2tbwRWi++hLDMMcRWk21hzijAC94p0kQB+xcNDO
9jTKllJ6bnwAqrB+e4EfnTdPznBe7L+3Fq8U5umpOVOGv4mhbKRlaliSdtIKxUIt7+eH46hEIqyE
bmzI5RhLYuPetLZ59vcEgGk+9ricvZZti22VgzuJzWBHJdde83h2tQh9xkf7Iu3Ht200Y/kC6iU3
SyaG8QRduLBWZ8ihqciE6L8Ax7gGiQLmsY/qclU4/v/7xL4ODM8X7qRKwkIouK7wMnk2Bufku3I8
zqfO5BwQDF7SsL1QgQEhFv565O6grIoJQEXI11dUSGpv7DaLhn2g6ZcQ89zWLS9NneIcHcnbQ3Hv
wtk5I6YE1Eeaeqk61CMqtX0jF80qj1RSmRXJ6HUfwiaeWw+4RO8PAK2tffc+MJ0PJGN1YysxnfPU
8Fw2KYAF6pF18COdtc2lFlmRKURCI53pulRZNT+Uovee8O4aN1MuPhrUKiekdSZZtshlKbUuGPXb
bNRH5g3LWv/OYtih+KXTz2Ngd7oFc49YOCXviCa1yTY0NXgn3Xw0arO1V2w/tlZh3vx7Q1alEEd/
FJRcwxy+E1tzyotVhSFCgTcBIqGRRYunzcrtkVdwbZQVTlwC9EK3/YHpy03owRbxiB/yvWSFgn2i
g6XOmRhOjWgBSN28b0NRQEFb3IBSoqFJsyJMhGLH05ZuvAvpbJL4MtW00YFpTfNy4YtGYvf/GIW0
Ogfei2NOKtJJ722puoow4WvglKcGO4KIfc8+j3vYgQ4zzJzmVdyOdz9T6S76DEOFqgahV6ag/RHb
IZ5NirCaicZ6kmzl3eNBZvFCGdH3prUjBlJ0MMZRwJWaB7ZWMTskYwhd5w3UnOqROq62djrcIuzb
IXXMeCTiZIWIivV881+ZY1Q7Btoymu+jxMRw+d29QVJUiu5PWgl+TSc9zd2l3uDaYh+H4HlM0jOp
fnJgTq5ju1XG/DHTeYqtLRfgLGlWxP+8nXUcFopUIt6EStvXdHk3dvqYEs67jo2RcGypblqmRUUX
KcOTCcfVjh+PcV4zy9ZR7TdUmbQwzD3lvExa2FKqB659j8P0jDNTFkWYIU2I4erOhH634bpuFQpM
NEIGu6+phXg7pzeADLc4/hZHsuoJzpw+Gc0ocoR80Z0vplLn6qjrsIQzyW7O2xCWKYpYkE+5C5fr
wY256OpzKFjRjf71KUyot6URWeXyhj3u2Mswf2WqUdoEniWDh1qqLJbPMySNvaySlrxIa5ilKyEH
xLwXdmiN6zucN4zt9BfJjXJ8SLpafSQzxojg6YjjcP6BiRTeD0X4eAqPOW6KkzTQmFEg/difVq97
j3VIK2MTmlj/JolJMONZuKDcYKWnRF4dZFWvjfhH4fO5ztELknIj9wPWPnmvPR2ESSNULHhzbGrZ
wgPGwAYTw65EiMcKBUdOtcbnTz3AcCKl27WMQ/AGP8EXnG7t0D70e2FPBt06Pa/xfLVyzlhDuF8Q
x+rEaJaxt7ZvgnmTuQTrcGlJpg/ZIIYAKw36Gq6HJX7RuQKfi01MUtW88Emkj1QBlkTFZpgzjQre
K3dFdyAJC8y0M9UI7vZZVoiHwSowLuX4yFaELVy4byysXQOtQbPyIsGXXTa/R4O06Q0mCIJ/Pmo2
jIKFUK2tWnWksnJ/6gh28lXyfNAZp3pJBf/mzys2pGFWg3fhw6ySSZPmIRxw0Q7pqZxCiOHx8nt6
5taCdZ6faNoy31GJV/+qsfTSbi3P9x+9vx0lQopiAbsmzJkAvOPfNUEzs2rsjXdJOghladMNGs8o
sbEUpMAxfo4rNCT6nkzlv14gE81fEMaWbXeQH/71ecqAZDTOlXWzdq+Axw9Ofd/z+L9oSklIOmTp
FaqB7VJbmczVc8+JEf1mStq6e+3IZEZpKEZ7doPy6/RlKXwG5zNEm8hct/7BWAm/ca0jKT282yW1
y258CzRvJ+jU+YYOnQWtAQQnrEQmxtiTtrhiqGmo+Z0Dwcqftf9r3mHxFMqReNMy4nZ1o1V4S6Uk
bkD7yXWNltEzCbAUfawSWPOovKS4P7F1RyFfN7NFRbJKDTuTQGdTXnua86hHqEtwlec9tTyY16jS
q7Ho57LB3cdVQpxUUqE2Tm1iihrg3I4FK0I6WECsP+tOCyVb4rL1EZVqWuFgUnli1JScnHAApfuT
E7GlEtrKeE6oxjv3MhkzduV6RhZGnpEEC/TFBK+Uaypz8bB2xEh78Lovr2pqQmRL4CMz2ejwDl/P
FIXdyEkUPeT7yMoqQQ4MMQ81RPgjneRbwGiHx2XsEab27JwXDXpothgWYfBokjPxyaMbmfUNnh/x
ITGU3IpJfdjQc5paX9nubYI+i0OWRxmB79eLkqtLiWSD9+1l0L88dNtvc5pko+nFkvtdcWAEmx0d
lPtsUjYFBRtDUM6LwpRUEpQhgPHMPfDmZ12fN3DkWuPdA93w38WF/jrhgAxcn/JY/m7WITX5UpeM
QSS6SX9dJtrPMVHwwEyyfBnXGIiEl9qZgB8nKZ4QddDDO/NseN2J2fuNbaPQnsWd9ZAKRajR8s8S
O/VMZPhoi8QSBmqTCy/5VCu02JMrLAkdhKejFsY3u+6dZo2SZ8Rat4TUVLTPLWAyXAco0DMTc1aJ
ymifg6QQPmBPMgvEE5Ya7RRHJZ5xkUdUGttXfLxjourdgtoZfKyCmZg4Jw/I3fUOkjhUF1B1uYPV
5ASd++im4th4owh3G1XVg+7V5AgP32P1S0BcJlN2umYHBPH4CswdKB5KuvwBdW7Eak7speWbG9Q5
bTGe3L9lyapQ3hgRbxUWKdVxkdIhlsfHJh+VNww466l3eVROmAdygqbrOakhp2qN4kj3VhLWrxex
tNHTmaJgs9bKvYInEZr/7VlkRvVA6BTOUy0QGTSBOwpPE1ASIh3CQoB5xwIVydQA/PXRbVWz8HgK
Kjl+KjycThE4qUm3TqFam1EnHx0mnxbR5GZVtMME8jjuZGSihCBh2/EmXZFrdmewsU9JjxJPveIz
u8++DwdHd/QPoX7NFQfvdtYWGdhMl3Q3NXat1o5PKPmuwTNQvYLFPua2vRQR/SB4zjWT5Tdx8Ovr
3bPJPLXg0HzolxW7p6pLRq7G7QM1wQGO3j1ot1VOBsY5s/meyR/5kovP6Z0u/vZOfmvJHSjaYRvP
u2ZARWf7UDXQta7ka9SzkdHpSC2ZjRFJkMKyA9y4Hv46LIXtf9vZ9IB9s+Nnic5zdp6SFQo1MdRX
3MJFoOSmSmp0uZZ2H4y42a9KaOAHiPp1TiZ/EwG4u5pHiFPNPRKtIaAfM+H5VcNq9h1Tq6USRLEC
xinO14mo6gNq1lQJxSIekHTCsFeSzjf8scwaqEXUrobyvtCj/rGUpzjUb3s44OuEpdY0a2umFRy9
U3mzQ5dPebbbu/o/+UBX3uEyjifXOn98r0aA4CgEh1jEyx+Lbke80HVfi7yMYvyI8IWwc8KQ5SgN
tyySnPxqinAcbrdKLL7tg0px4EA6ZJcQGPqIkYmbrdkxGxVaAIn9n6VMxawHCVGTiJGocZ1/5Z0X
LaTr0OsdLRTz6G3TQIOs2S2mvBo8yO35KGCVycGys4mGJSIgGBR5e7qCysY6qp8cwGBgHxK67+M/
CnS1yaE/yaJ6x/NFnEbHqLmJuZx62S2LSzf2fhXXHhKcJ1fUSBrcob1D3ztrtGQjSEbWQxHEZqT1
wZOOvKxAjAoZQlt9+c9aWJxJ7lJNraOX8y6TEcFUBatXeBB5Fd2YZDepx+NVumDQ1zCUvPjMWN9B
vb5Zqsev1sPk2uNHORIKert5gUCcVR+zRR5eJ/pOxbvK2TwGa7B18lXpb9VIQiOkKVvfma2WI+hQ
psC+ywgq49BtIGU5CJwNHwDsB+trqDOlqu4s1PkFGSfP8sqgGNSkZddgilH1HgsEsWqK6c+jaf4B
LN2bi+sVuK2xXRR/kxawL0vEqYJUnR+e557FPpciKNwyH1bOU7KFu9e7+d+0rms+f5rnvD5Vso1m
Pcskx82powGzLCYdzWqPgsIP7hk0bmFF692vnBtWoJsr39EPIq56CeuUDYJ8+f3OXYob+/b4IGPV
uoTZN7L/RsM1VIlFPD/lx5DWNOGCF15+Kqgcj07cScNOJpJ7PxGNUDfe9rEHwmeG6OgcvpqkKIMc
2RXKU+ts93DhWjj9sj9bC05s/PiKkslstqAEOCAx6KFl0+TkNscCoZNfFN9s417SrlIX97KYg5GB
b6urnQFJnLfQKC0fvoJiSNSStM8G7Y/FkZxcxvuIGtntg/C3B0LJQsDOrWVYYf1WaBw/ZU0rB4sq
SqOEYsY+ts5VXBrlB9mijFjM0GGzEsXjtYuhMdwTTOwBbHAB8qapxPDfaTRGI8zsydWHcfnyuoCz
dQQfQ7/rv1AeAVZbfjYm7m+znfcnT0iv/kfxolHv9lfFhCB224NfS4DIe7cB1cGwPFasadOQBQbg
JSLN4JlwC3pMjAoI1kJHmfd2hX3B8b89fN+x5JgOYAM/emwy3GjPSz5EMrcAbX3FAx1KGg4CabQT
LQD53TqT3jg9noCRPMvzLduxnu/AAYXwWkZmLXWyg1Bdf+JZF+nRwCNv22gXxThqOA1MfGlrwcCE
NphlW57soCZLfIuSayNilb32oM5tCP74MS1c1RIZDUT/Va0MfaZScYSirS85Uy/p2KUJKZIACfYq
O08AnV4COxlyNZOJYY+aD9xlbnMR+GixSA1EUReVFCyEjyo8PGvq9VfETpuAoiGHFsXuFVDdqL0x
5veUY4Oqt4e8DiV/ONvrrOjgwT0/Lk0CIOXucnqVOq2sYw8BomLecS+/nX7jOk4ZKtHztE/eoyUs
SJE05PBVsvJ1Z4zebyvbdT5yCPPSy/gFzwxN/x49LLuIOKifm474nSdFZ0WJ10tKm2jAJSSQv/Yb
JC4uI7+uACcX/VcQCQ4y2VQSKpQB8fO/yeeNEVAVzT8gZmW7xCp0V+RFyz3oalKAz9wWVNOltnLY
Ok8Qtz5C2VIMoKA1xfBhGUX9+1rtdtG5WUW4YXp+NUXf5J6p52Q2FOyBXLNSf+CMpo0bpv0QuT3N
ASpje6sFYtonFdcpYVL6+7qWUQfdHB0mHl/cARnCzFFAHlEk/bP679UfUkaZ8E7n6a+OpwtsucUK
T1h/aotMLV/hWMimm6ZAVJpH2nrHKyJBDhwtHng4rizCZHHOdDW9SHsuzqp1q3yr0VWOQZXgYtEi
YvtqIt5Pyv6BJFzxKW/u6MeeLJziSr29ns3z+dbyBqhn6xghZIKTwtX/dFo9kSa4dZd0ccSf5HAr
GlE8N2tc6Lzay7CnBJWLncwru8jejV45gSW/trrMsMFzBU2SJDTGJxlyTwYeI2EbaRK11X6o1B49
J96ubHCqoO2bUIsf9GXUbwvLr5qQJr95uF0vr/L9jHsvaxdx8JgOGZp1ffS6JS+Ap9p6BMu1PmEn
bNZJp/s3snwMifAj4tXjQpVh/IXCPjTUepVmn56fTyb1POhg5x2YYafxNuWh+SY9MuKgk32n3OP4
oVFiW3ZzQsLRid1YLW6olbhPJzhk0mR1Ulwzi3GWYzM6xS19B1Q5fSzlE3uivqZx1CEX8/UyU9dq
JE3axCBgwD56IHaP+vBxDscwqkbxNJ2f0Tbx+jXVv4e4KgOwKQi5hwJX9woIlY7/aHqQ188Sn5Fo
cSkWmqvZsNTE0NGFtySNiHjRM4QX7KtsDRUHfgcII3HQAji626ZDgpw1NwWIrzl8PROfRXrCM8c0
8KfeM5+1YqQNjo3dKD5NpNzWNhujVPOWIlVLUnPnmyWl4gW7fL3WkfqCPEXC9eDrU0VwbXKR8Zgj
Tkjwc2hi5v6d4+MDNn720IStyU7oTpCl/+e6KKnFC7rb05F0xaabJz8T+xvtCE3KagJcOlXx+rui
T+Mkyk9ZPSRGzD066W9pjWr3OOfTMMJ2OvWd6zGGlGWhRljLFDz0+qAHRZFtVQP8u0P8oTHHhOHU
RwJsD4WrnUfD8MBu2nFVqXA0rDik5n7nLIMKaHLJQtl6wO8QkBLznkyR/T8espgRqHcBAZTocBja
mgI4Az+aJpIpL7ii9m+w3tqk/Gt1bcSwSnY3rPPUfLx3uPzzMvMhBAmrbyAfIkO0kVq6qi5M7C+5
ZOIOoxY5W/TXe2vwzTOMKrlOgn4E+h67I/1KxD1szaC2VwLRGYbiaqwf5Ju1up6GE1U3LEqs5ihf
7rJHjeouMMV69htoT41+TPHr9eN6qD6gkwpDvLvheKtpZNtQrJ9vj4Qo0Ft6eqhA2kSPlI9kLw3R
MEW/Zt+C+Ju9WEa8IS7OpmeQpgCYM0NovE/h9KehWWdVDhS6swO2nq0fbwdebOhs2ePhMdLH9xGZ
+17j9yQMMnVyBhwL/V+x38tcP/RTJE9l9tIA/WA7it3ucDcBqBFtLZdk1LyeRLxZSH3zODWRW75v
UPxo2qbNoSidFi/ttBK0uXxBfwOSKvGxEGWOinHh/WV8o/rwSh3PlHMKQagsRb0NylXEKsk7utuX
W2wuxudKk4eSDVnYZ0qAuV0QiCbaHWnSAN0CndrUGFAHjKQJ0kDtc9i2tkJMMo9G/iW8/GYugO5+
gTz87vgIUGzrpGhfXeaGXbUcCbY8V9aIs1CQArM4T+Dmpw4Zy1DDacJnh3PKqDYxvzvaRTUVDLvM
6cfX38YwdPm5elNVkFuhvO2Q0qmLszC4XZiwHxe+CrCEl5hf1q0FhXUbkSdmycxIK+MwQ7yknOsn
ZA+vfg40n2Cy7dtLO5SEeAXFWv8SjMIMw8SOSYgdlj4ijEKOIay7UyTLVU3xd4uM/LFvmz83RIOY
7O/vMgtADYcE8bw1KvI6v1N3xiUsSm0hBePOG0i5Au75Dxnevtu886NbD7+XBbcrhej5kRjEtFR0
t4/omhg+JqFCcXKvnvawB/AlDMamOVaJWzlVrvWS29Q7Ic4jt9kwPlUzsesYkJTTx2eZDAldaG3y
wjmTpzDTeDbuUMpN9LDghHDlNDUxGc0ECECDWKHms5EugHZ/8R0TMZtoN+ErTClG12l1W/X1RqD9
pUjKlgCPaZ1tbvmTWiIjboyIHI4MeHWIn9hjLGtdIPiIJE+GhEBP+zH9leiNa1Q1rTDfJDTXzULh
dwEA1VSQjsujXk/Gq5v8b+UOMnFeOUiMYFNarabWcjrcySLkpilpqf78oN9PYQ9SlPrDNlHRIJHf
h7fhWqYnIWBK0dj50cNDy8SGHZ8Ja/iogpOQjm0G8sgYOU1ymJGaBBNkNjx5Ii+d5C2qxLIzoKre
0wK0CLmLPpkhoLhmDeBM0sCn+6XHwNjSHG92cVpF2V/g33oumgjEa7oSi0seqY8Ry/MCFt/kPAf0
piYx3I76RsxlloKq4lXO7NRfnmfm+byBprxewfawwDXbAReO2baDv49HSAIMhL24jhYMk995e5De
ct2xN4wVvy8uFx9U6HIHAAUsnS71q+uHWUFKwnwrtZ4AeD0N4NuZVaq+XeRmiV8kn7Hpn5ZRqtmG
5ccH4sCNFPMtVoMAEWTsTFxncKTJ7zeAn6QtCbLsOsrE8PZDzUejIlZlun9VlCXOIgcE29sI0dfM
9DJjHbVkkowRF+dINEoxo3/WVWfZxKKg3UN9JzfRbFlf6sniNAmd340VowPua2FuaFAIN8qmO4iF
pfp0D8BkAt3hXkZCtEtVUoC/mnO1/FAzuh1sUpqv2rxSUOlyHrxG1x0N3CKnGInGzMgquX/ixdr5
DjGcDM7AVZirNW4nkcq8EHiUCKYLqHD2DxE/FbI/15JupBdfoMQxuk5fcB+y8hAiTXPV3WjsMhIn
94twCnPCZvoStlV1HdKXDr2ZdJCrUOT59Qtrud8rfKeKVB+gEZ2eFek9IJZhj8BdpRhmiU3fxDUv
FdbeZQkTmJ8mrawbe9Q7JRccXNINP8P4BlNEa9tCvdvwMAfcUFJI45ELQrvm2hqSy+9pgEaB2xAZ
y+FIbKSMsy8rf93KPFZXrKX6ZblOr19OWKHJNnXNtMZyJ4ELjTVy6gy4PNpjCqB9hL+pOsSXs+b6
J60smbsqvItrDZilXGOMedDps4Y12zEUreFHRAFzT1mCAf43vTtdkntzBsFsO5m3keqQ47F1Q32Z
wAaoPAPiz4N3EhcOVlPxxvBdtF+8s82X6Klg8+9FfuFTBF4QMZg47BrsAG6ei2nPdO1jOjYdHRj1
PSCDw+94b9MdnPE4WbNs7DC1AZ/U+DrGzuJKjn7H3Q2BeyEceJch4mKeW5YrHJPbAsTPznPrS6/f
4xyyBu8SGh2aBDXBWMlrSKkBFJqBozOq/KqcuuSe9JEr4oqQJ5A13D6ifKTdAJIk9Kl/OYlx4n6D
SO2ARz8DY31ycd9xBMGi4oSgccOh6ve18IPO5dMDOXZ27MucjOu6FpD4ZXJTJAgynRefxjijEgib
28OfB/gPmP1Y/viYbnKxHP1m5jAV+qPbDyeVMky9JeEzR7+mFqFQgB88X5JOByIZLP/ZqaSyVaZv
K/+rvjIqVzIVRpEoxKzSa/J2ah1B5PyJGkZZDV7tFdMCVEWIy+3ZyDh6WjbvKD7Vyyo/W9pOwlNa
fkWct3Cz/GRRGVqkulbnBLxcT+PmajW3Zl8gD5eHwrEaaP/LR8wtDStRPk/4fkDHpDpA7WNgobDT
eWvMW4KjQbw7OqHUVtRC6bY7n1CUuGS56S9ipO4qMAehgnWcPC12oMBDrdMfBhBww6dP0oE1TfOC
Wuaruoe060jBwdvphLACoAC5nMuflhU5FWFVQyIpKjdBwO+dO8IxHYy8/gn0A+yIHMXKUw0SR4Yp
nGZILVWeF5OZltWifMvyNUTxekRkYf0hnEsLjGF/hFENxzfUiGqjPOhzTgzep2R0isWiSbbkLPiU
R35/SlmrBuC/IZIZXxB2ddE+WoNAaFZM7m5TsMCBLN+Q2qImuX1LFVPFwQmHTrFqCH5EYtn2gD+1
7heQXIusK21LI5Z7aLYueCE2YBtGHHQXcH6+cTeWWt74ZRE80Anjui2uYv9ok6JU5HHJxw67KeGD
5orUodsC7OF4n2sEWlfBZTN4MVMCnGuxXlbBROiFbRLIWRIPs4mVwtHubFRGuGoX7tBS/YHOyota
ACcArc/E/MOzUvs6jwxaFH83YpozAJDz/6QSZvfFk+PpQqm8qwgYOoTBWd9mcGXfoCIROZ+C6cqP
4L5020Ogk2ccMxkGQEFzFtH3APJEv36DamMEWuqXaazvAxYGebwA+cL+Klm0whenL4UDEi1bJGGi
B9JiVTudioajVTKXgQ9bOfSFxJFMLN5ghicoqHjKA/qIFVoqo9j7lL2+7sVnBT96lQ5zh3JZv/Ha
4kHssRZAsx/1EiB4mM1VEHd3JzAqAZmgmHHZzroJGYmHSHA5HcJ2d+R71qHMS/dfc03sZYx5gv0A
symdJgTJd3feeBdJKkvkSJLhwnuZiVjigaIfAwGTMi8UkB4VZUVN9LD5z7SJ6NKczB1vt+7XsI3L
ppPy+KIMkOvD5k2xCqF52LIXGUSkpivPi8SZSx8xwODkOG5Wy+LfnkjZ7hXS+YdJL0ncOREA3dvv
MSTxkNDdyGWorDhS0GKrYf5VD9rcYiK+PsTiWXoZhxLlv/Z1NLOEo5t4uCmmXxH6OBoLkkJWWGrJ
VZmGZc/DErXi8WX5afywsD70bFZSe7so301xZYxHjsJLJ7fTo7Uw1sKJxJt00iELeS/fuASmAqXs
8pxKoyWzgVeljNfv6vIxTfgGcD2+yDT82iFCI9KWkmXbnwzbq9lVeTY9VyoEYyYh2jban3laWR8w
IPpj+MhEXkL/fU/ahEeL4XW/b5DHWAO35gnTNcp1ziSoXbaENNFDr+BBo5nxkxe2fHg++gTA1mPe
R/uuK0PGXkHjxflPGvYF4JK/zJC735Qp2rrXvn7rdSwO8I7eMEBbBV/ykFHYUFpEyQ9IK7r17fIV
5danR3jGjmDM4dXsz3LNlpvscWcq0ujaMZRT+dTFDFhT/Clzj8X0SSIomyPG8KF2xuwcyp9j25nT
xyeyPZ3vCJO8znom/1fyL61QYOThk/XKN5nCw7xdHRwzMX9+pkx1BoAOUK0SFRJCy4BbfUTcveyk
dDh8b5hqODgrW5G2U0sQro4TLwbubaln51uV+QMAbTetrGgcpB0G/BRAnfrSIihVQMdOntDgGZIY
NqnTAgEw5pHXLa4WwdUCGYv6oEl0u+A3uXeKYIumnKGtalTrWQxt1qxSlT1ujlS5nAiPxsoBkUEj
GwTPCQxPTmnPBsI1MFAaNf9UqbTZF0esGKuO46VPDDk4gAUOiwR821iWVckVaFGBBMSVaM6TC25H
uAuaYwMPG8UXt5ubzWezTqZpnTxaJY+o7wVtJJ86zK9sqULzgu+j1KVeIH/oEC8pnyI9QBx1nGGe
wx1u/oRwDpt8ErDS5GMUGG0jUCgOj6kMlP+GmdDFMyTm/6h6X11QV/BQGWa9FbxC247u3Z7B3LZf
ZPiw0YQFdXrR2Khyo09PeFcNQbZK0JkVZ7NIF5bZAjplj9crOZ0ga1TtsHQNwObinVI1ndGqcIWD
CSVXgTS2y/c/K6Zd8TRBTpLynY0pPE+JbEg7gpNQRDl9qDH5WHO6jglY+XFKaAWlF8YtB8y7k4SF
kku2KmuRhdTU62pjDur/UBA+smURL9c3Or4eZNrV5TqPHZl57Dc8LjJPks4ZdmQNOJoIt8oy+ajT
yb+dMzUprSrTP/Dw8jLSAczGR6fW7sVLhRfv8hqhrxKQHae42eOc4cwTR0ME0u/AZVEhnnC8aRhe
KpETfDbcUlkchzEOArOhGqyfIM0HRoChtqx6PiIxcz2COX910a6l5MiVVuRS7XuryG0NeTainStZ
GyFweMJ5fcvZm5lxfZERAW3sZfvN8dv0trX4rI8Yf9sV0KFyIE2l6RQDtBK5YQedwJ0zR8+9jWRF
1lsQgoow23NvJvEYaEzjE7ShYkaJJqQU9ZCxOpkPYW+iLExhbLggryAuvs8lsH2BkhRMgl46w0LN
JzGPeFB2Nw1wBYP60rp9L8hF0cvMz3/6JILQn2N4M/q/73Do37P6R/x7dVzWGR8estsEFb07ISMj
GWwjDBSGK2bOLNs9JbRHd53kdFx2N91l0t1gRplAOx+v5KiOBcx97q/8boDNA73fQxMGtgYoBk00
HDVn/+Ic2rAM+wG8HM3PEShpamJor0JPstKifZGLjPXkC3SVENV/C/Pr4lKN9SaeRmsJzgOXjXvb
oCXxw5GKXtMfGtZKIzaOvuTMSIgZ+1xS1z0ocWfFiWYLrsQBMhYSsN83nGr8jsQMM33fjIR7L9Ti
46ZD+fk+ogdDpG2zLxIcsG2efd1DBUIZZ3JJgYjbf1DtKpnhbX+VQ23L9jqhQQaqP5Oh+JKxNuYj
Ov5RfeQlGGW4TNA2mx/a1Rc3KuE/Evr8FqiqB0rAnftg/3NFttNv1+9OCf5OupHTij4EuclNdMgr
TQc24EuCPeOv2w2vzORSxPMR8gsjqCKieD+9+3vES0j7YQbrU6X3jWHCHlVZ1kQtFgAhkQpbl/nS
ZkAdWj+v+wcLi2JgYxVUHyFfd4GaFL5gVXZQioO1IugGeEihmj3uvdofCb//y6p4KGyiwJAtHF02
ppaaPoM/LHQvF2UdeV1//T+XJn8hmL+bcf+O+ILsvEU2rqcJaFrEfaXZwEAxmWWg2nPCicXHR8eo
6nxrMHZ6/YtEK7rqIJSaDeK8Ixs6ECughal62DwfseUQgoM2dfVJc5zII1QEenjoyZYazn5XIeYi
Jb/WUzYPoEXOvw+/DNHEohM3dIXdU/Ich98cQLpyj6DxPGxc0pH8HbmsV1z8xSbAN9G+bUwsHtOt
NdibijXv06PHVawp62TCIgvDbJq8UOC2PDAK+lAVkQFHCk9sFcSZQ8Ma88aHho/29B0Mt5RT3ikl
WiCZu9kT4XwkDuuU3W/h2vy64eyYvAnEATiglOy5qs+ShYuKoDz78fp6KTqdKtGIy1khpS7HUdQw
f5vkSgZRZ5RIBn1jNbfpELoIaDoLpXLjiKy+TfH75IDaWd1PPjJe+xctmggKjKIjJCabKtHhaE84
9SiJBqJArEmOOKpoVzMUC28dW03JA5z/oUfZk1Ph4M104beSLoKSBc3yGxVEr/ittmi2d/mYCcdi
DD7f44rEcJ/fGMvegw4Srxt3A97weimzhyKJDPyvxiDXP2Rw74wOzcORhVqjuQlPN6kr7cGyx+yV
JiP5EMhmyp1sydioOEQGngOz7F15VFihVuDxUg7hyZ8zCI6CJKlknCe7eEqU0p2OxfIVl7Q6w4bz
a3xifoscM7Fy4YyxvcufoZ9peGXXM9q2wMSnYJ1+h54tk+R3mcWMn7wvWd56osAWNnjf0nVHFQdf
y0EwC5cKAAaRxVapbQmAVVCvFaTS/3wTPs+62JajCdhsrUkFuIdeWfpcOTt8M8xxA7X5gH4UP5Me
/PUY3o5y+PkRUC+ygkxVhUQOcp457P5zbiUpquaGEWXOjexV040hDKYIurnvZTy9lJl8bUP3R8bd
XMDzvUnJQwPwQJSmag67/X/w8R/mNM2GYfYrZ6iCDo96AuNrMyVW/9/AhekC3yopl0blWP8473wE
dANkMaU1TNr4TQdFsZ8S3nasawlBOSxnROJCQmvBCeNl5pEXV08k2G7Hm65OvOEdxYZnCS/Yxuj9
H2oqSdDgHUFpRufflGxIwNdTab6F4cRhK5jx0da8ODq3SVApkZqa7kwmEmJ3F516IexfVAx7h1i2
ZJ/rq7QXkoxN2W9fKa9t3As0eLsuPmG/wetwcI6jb4CPoKXLAiXi/81A+gOqEmXtUSUIlvCyrey6
+t9/EnGzInLl/u52+Gf20NP/Lsfvy8+8rf4yygNvr8XRBviv9ZIWjdBZFQUWwNUBzigjUVV0glkA
8zdQPdfghJZrmdrht8vVEVmXlrWBSJNfG5G56DmiBg4mXRMawkvtx8XZOJvVxxIkdkhlLU0zyV1L
J6J4mYZWgggw4lKr/ZSOaBXr1E9SeX4IgGm2IAux1rrIlEmzHWZbNzcq19/yNxNOFteBmugX7OCj
oSKZs0dd6Pb+quHjScE+7mN2I8/95i4W1sPjIMCEaDcGJBprdnCKK72QBfphftBwproWBiWaBYbx
s/JExkxN6nxJouTLY6+Eh9v/9/TdLXYDTMw661uODkleMtjohgU8a7Yc5MDbFPINVmvLu1VyfgzH
uihOg8nw+w/thY3knBgznBm1OO5WaeBaubWRCOOQTB89a4NwLGFSHXPB9xKUBi3I3HugITBwz8ka
muNtwec5VGmmVHwNOC7+AZWSKLnz7AHQb5yKMoLLQ77Zi2z6D3dJBCYlSlDTVQipFGftJHLL8CWe
APmmZUhbzSJGAkNyzi+7X70CVfmhxnAkrQPmefoWAzkLSgoXby/PaxB+qDZ1MyjVzvVm6AtMTaIr
yaSX9s2gk2p6gpeffKSD9mCc86WsmZBEqrtuSbNtgS0iUP3HzMjkZxDfEdEx0fG30WYfp93U3NYn
xRI8uanLmmg6YpYEp7YgJcJRc+dpBml5Q5I+5QNQheBlOi2sO8WIdlS9x3leeDLNTWskrXdmpqg6
DoKDPSDjQV35rf7diuNFnoLYo/z+pKpQVaI82qGK0a/JF3vIoePboMPkwfagCp7JcKTg4lixMQka
sGLMFeF6y1CWRbEl4+RZPJyhv3sDTv/LPQQ3qK/ozupcyBoL+mU4dCNocpZ2fjkjE9vWCpoohwQ/
FXIZ3mPZmWUxGvjiA35Eb2kUZrzGdEGStFSEZZFn42jJ6/zd40gypcPR51Gy1BgbGH+gW8PO23v0
VuCFQMag5fdPxzk5yN2uDr56znlu8/f+7oqs1nFp/MdTh0e1J7AAnrXzsaq41y8CAVFfXeNX/LVy
HmZJwsxrgo4Oh0GBgZgocWj7Am8HqemsRG8ZoOsq0ZAT/smILbCQ1a/DwcHL1i95LShR7qk0ucI0
8mXp1FDpiJ/nGXZ4nOmh6E0kLTr9t33FJ5QL279cX8AQ+NHUHaY0nFZ5L4Pva3E/lLRrhPL4gaQ7
ktENS/j59Sk6+Us5c33lz8uACteh+iFplQ6wRyeqctp+UqlOEDTlDtbmCOFQ6hWh510Qi9aLNrvK
4zrAKW3KZQxtoG2P53nbMUq5WrW6xcOYfqXy4VLY07ravuoQ6MMABVTUocGWcLaFxLDy3wgGHLXE
08DANxfo8sCtDsucdFHM39Eciu6JKC9z2IFW5EHsWEVhQ7A79Fo3V3QPWj0/5AUGNolwB4GrtNrn
SNKw94/y8CUCi5qbbrI2bX+7lP19NVKY3UgtZCiL6kP6Z+zWH0S3+tzWxCqq+Lr/dei13PE33JXN
MTuMzFV5Ozbj4S1U0GiMxC80THt9ySsjGKNBXP6OydMrk8AizXa9XQ88LKzJdDMtbS6Flby2qGAZ
Na9jbDGV4gOldHJX6N2B/E+sM4ibuZ+xKd3K0ASo/lU17Sbmu1WkgSaqT0pQY1G7GpTslRGVe0B2
TUJ/jFZ4PuVW7SuCH2TU5Ro2m5yzIASwlVJnO2KeW1wghlirT9qdJFt+QfHUIALGa5FPSM8x3eb2
snlYjB77nwpYDueK3jgyI1zBr5gkDRk6RRlwgpH96i2N2hhMUUKoL51LZNwjX3wL4E9C+zAjMusb
jQlKQP1+gaRyK+GkTrzKxSAsirkWcmZVbeySKts0dTXkSA2OBhAwQB9t4WfJBYQ3NN6T1S5evEpJ
N2m3ru2JUQc0q4WdKmOLs597UMrP8sNqWSMG2NvR6+E35OR6IfZmC0mxjGhfNejIcRMSXWdTauGL
SycSxZ7KyOGPy3Iue/9YZQFVaLEPe52bLxxEOkx7GQ4QT9sPNAP0491a8SGHY5yKaqmntty/yu4F
unoil3XC7XfieaMguhyOTFY7TOHks3I2G/D5Yfg3zGiZfTgqyJ5caNyvzhZkBQgIU4eSaCnesdW+
FKi42irTP0SuDOQGvyXeJDnRTEoN0qK+GBsodhYt4qO6/ueOiFh3LsGHsC6ziP5wU7LgYOqQYMOd
ALls6LsaLe7YbEqR/yNsTQ5uvdkNpa17Qe02EIJ/2ewnKtwfNBaC9+bIJwqUvjUs6J8tVmQ9oU66
U4FjWp/zhGp3LkRAdS8wiK2pfRUHLvigCaJPvmXkED2rhuIVqsKK3AD04cX6PjqYvaFtXWPhQ7M2
MhaK4xetfI7XJHZwuEIgsfG4KwJxKc22Y6vEogwiRXeeq4Kg8XQ8ba/0lazSRHANyzSbi02COapt
52UlOfPIsrvvlG9rptvSJVsZTAVHjw2Vk0jCu/dBSrDdvXMRNz0QeVUxJ535zs9GYQ3rKDi9K+0x
45oETBwz8xE+jSlVq0z3fXMBt7dIF4DEFDe19CgWZuoSJC5GoXOR5duwOWbSicTjylazqw5AUZ0/
NYbX/4GBBn6VAEd6xhcjJMZI6Ph2DW+CScoyV31HnoUe3lPeK7LuAHHWwV1BHhcnis9vkcicJr1w
x7Eg26VIiqe0DiqwNnQ3i4oTY601yU2fgRlvBA1g3yXF7VCP2ZDO3vhw6adNNKxnnHJWzxRUUNvn
lQ9zRBHf123uGILN9hwGvKvkaUYi0xVW+bTdg7HrXTnuZXwFER+19adDJR7qH9lVS2nVnza1rTud
9kOFO+A0CtBz5vKckGbCAlwxcgREX/PrXu5I7UEtwzPxBcaMbi5phlDj7sovDuUgrr7QrF2rKD5f
Qtn+9CHqHSs1H3Zx43pgmvaKJvCLoHlJBhodsz7ygsOLrR9VK6nFpl+UEGVv25lx4vPB3jDqBjHP
hd+YRNd6eSfEE56tXIlfRvUgphDnIkQvApmDE28wIWVjSW6EcAd5DaMvAtsFFWHoBGBL2GsTN4xf
ganP/778QmgFwmPKaAHeQk6KOU1Jb5IxdFhIZGddIf8o/tOyYhUiLg0kUMMgOaYLOj55E2cBAIrx
PNlf+1JZqfw8unh9Pr4JdYXjeKKUHMntRLIw6M75k7uvf6AKJ+ClWra1d5bHpeQvO4EcYb2kMQRm
XKWBlrQ1NpQR/fKfAuifcYc6taM066uA05StCEANUSMT9ruV3VJbeQDXFR3ZYJsPSeWNGc1zrhRh
Xad4b+eoFe8aK/RKAom6+AuL3ld0jmmJzMvo4F/+dsGxNujrs9Vny4DGYCtL9mb/79VFKQf09RDm
/BAPDTdv8CigvluxE7Mv9/4+XfxNf8xKv66AmLTK+WbVWuB/dXgg+D+AZ6iBUv9/IMJ0uV1cJIir
SaWqi4O1AiSRlgR0DLs61RsxbEhoe4WZHacQvqKG9lSEYi8a+CSzdvAMruU08v7zaV7edMrzXL2V
iUDOf1pNYiqidxccuRRPceAzCXX8LY5iBQpUGqUNgV5GLQl6vi7vUDIJPue4pwtVSgxgptJu32xV
NAthc2a4ApLCcNRVjD6tgoHOBJonP9x0ul0JiChbn5L3Bw8rQNgxi5oU7CpsCpA5DckVBemSRrE6
Fp3LpCa5SkkJ1ljkBBZRYX1jGCIWUSCx7/iijmTW5z8l86J6wev+Y2IqSpW1IUJ1hImpIXgDAtYb
7VbkItrJ1Cop+5hRCZqBuj2ZgbNDRpVlTjcWjP5Ge+1uTxRfRlg/CtIkaojpZsbeZ5pBctN2+eMz
KNuam22+Jl7xQAEnwjwJ7CTY9wKWpdygDDHkaebOonO2/0a8joBmfMRGjCfou9FitVjUbNuDGZJ9
HYCJk16LyCMx+yd6g7kHRZ+pXShG2UJkxOQrbI8tB+7DKkyCOQSe/rO5PtHUcteLbyWHSLadJArC
i0tX19Dv1OhfoKjIpmYXXNb45O4k704g8vMjW+JZYLb1EupzkUmvm2jyNxP9jkL//RqqGarvAHrh
ZfoOseTgSfAYq6KNHFnoVlMQrDCoBYEWIcIL7ju6AgI8xymxM1WRJCIByH8lCTaxwkwhIoh7C+xz
o9mGAzsVtEQueGi5eGN0vpBvol1Z5UsC8HPgW7FMpdSGvXSli9vBsMLH26L+4mj/vZQESwOA2T9j
NPRVt77p3HDXCF4xw7VeVUTS7gwm6XoRYp+p90Toxj7D1N4jwZJrvE0dW+Zbjds2s1p+olnYIcLk
ftZ76wznpyUE+Anf8mRCz+It3oPHN5g3Ce0NjgHgUgzpMhHFivHofOdp7BMTNWtRy1Cr//+GWrXk
rJQKTAP8Wn9rWyeKO69sXfKzA21GCgeNVFHkpskhEyv1HDFqyJc0OpKsHCqfA1OjErJJtzhvyVjW
9w23WzPWcc3Q9V2Z5QmHRkOzNDC81Ows/55Je/SykPyC8Hd6jD8YyDOzuJHdPD6QkyBr/ZqJCs+i
e4820F60R8pyrBRvF8z8fB2SmmTFlZ4D3O+RhkSL2ywnSf5SR6YOMooBrlWtTWiaqnKAcca7EBfQ
LVgDJ4p+ChSQUUzm1MlSl2Q1a2uoHrM4wUqtetYQOKZJ7Fze+PnHJ1gQ2O32j+YcDaWZFWEJLGVb
6XXB3IIMU1iaq5cmwXDhcK6wdp2LMLb+VUM0mnxhuzUybdPAGXfsIxV7FawiuqOfgrrpnxO313YZ
2Tno7UEaOFFIDlyvVK1VNAlu+HVEJ7Q+VrOvqj0bH28vHyWTWa/n/CsIfjnYyIRaMvIujWjvoVWh
Y0vo+3k7hNr2RVprpYYlTOW5fAvCVgazcvqj9SrBMAodRUSnBVJS0cn+QEQbA+c3KEMSBzeBK9+j
sXH/cBlWLdtAdZc+sY1U0WeTxvxRMNqiHFG6tbd9LA+TKSDwo3q7Jq0LrgZvrWwSkFJDGQK77XFV
APn2nuyId7blxrrnLHRV7wso2Wv5l9zyGl1AxLBxxzR+HUyfKZPsyrzWIJjzRQyIODsOht1zRpPX
M+PIL0+hF4Mx+w6QuiFVqC0qojIpy0zAQzNJe76dpuPn6ZqUmZ9ErIDBTxEKtLH9rNEI/Eanpmhk
3ckjlwsYLjWdyeAjvteCUpmvWGNpX8rb2y1kNJwpxAzsW1IobBR3ZYM9rGtREjIMgQvoryPq+NV2
onRcPMc09JQGwQoGCcwNBGeUgyl0jfUQilWITKswBIJEWHDASYz53Ci7s7I/mhsd9T23NREl3aqx
pAcU3A01R3O1Lj6SD748MPUm06+LnUpbR0Lyq8bpuXx3mL4jqvsroQ876emz1P3CURfLma5OJLAx
n/ZfC6JQuqaseC2SAsZw2CAchHigxWjxgRY4aE6aoQnE05cKHIJ/jjkfgNSGF/OrpeZkiWrAZlYO
zjz1Avxvc8+urv96kAfJifrNtgePgvRx7isEQ5imxvnOanQIkOCIWaXFjbzFwzgiTcmHvZrUYy+5
qrVqFKXsLUp+5ysnaFxsMirRWjAZgrkjXNRZu8MtyxpGaa4EvkJtT+HxU7JOd4xDinh4rr/Xw8hg
+PEKD60RavMqRyAh3A8sxSk4lpKWUXKNXqfpsPL8haiaISS9mIgi5zUw9u4c+o3PEMxRO9Qj43M0
AZaUWAlK+L/1d0gQ3IbIe7C8v8s/TbzUZ+th4S/MVzbYrKfZh8Kn4opwA16exxunSrHmOlR02qUq
uQNmseAMIUZIBQADT++4JbVR0ck6uhpQH8bxeqKaxwXiOhTZ2hDe/noTijWWLITQyGrnjCtVUovN
dHTxBs7FlSthjdy7Cwkuwv77IF6WQdzhh5X5qgprNRLGI2fvKAKMfglaZbuIY97JYqI3TMkM1ZOC
Cj63P9GL+X8vQS3tvzhTMpYSgXuKCS8Vh7S2wPd01KztDVKLmNj+OehjKbktcnC5igDgNbfgGHZp
e4k//ZyqrOmfKpYHFjVOcZp2DSEc0BrXZdO3vGxjir+E2oQrVGL4s1Kh7N34HIDGyqB0s6NvsUl3
xV3RBRGichYeQ87Gwk0XABAk2ILjHwwhNpfH5nX7vCXpoZ/GvqBT0iRN9fYEiEq/P5Y1BTsnLEmp
gNLAcigW/bequbeTbTCO6a13gFHajCaYb4aDYiziOvWQfTDolpPS+1xI868S6yQGp4uitk+MzybN
VTceZa57M6p86ARAoXzm4df98jj7pZCuUHGRZk9ne0cB09x8ffdOTQW+zItarRJjabEO/s99QChr
7qJ6Qw36joKOhD8LeXWFIWvG73M3KeGXxKxzzZaWI5b9sAkcWYElOIsfSmHFCnqrpjUncfWuM8Pp
6t4+pIEtsKxdIoH+Bi870BE4TDt1TnqU+ov4nn2gS55IhNAzzlWFOHCyKbFcMgq7ywTce4/SPyC+
svoag7aBlRtsPlQNuwzG66cUVcaxqm3eg78RlnfpJ7srntXycAUKQMIa1hPxdtxJQ7ZgBl2/KGtn
RPB8rDkkP5QseN8Om4/fHqZJXnnl2kahdSPV0A4AXAsS2YQ/ZbJ3Bykphqw1PJYPaoL8E7Vp0vU/
+wlnXwkfrIBN9/9q73trFBsNOjoEjG9pqpcfY7cB5sQdL6EDyTO7RmY9btr4HoGcQMdA8ef5wpp+
aeXwIHSfZr4tsywfqi+lXjOq4wtuyDbwYZ9gHC6anwqo3xyjZkiYpgOFhbvaftMjMW6Sw8EhrXwQ
1ql+xrxf2TOk6+N+0pYvDXzlFT0tCBqnuE75YFlZ6VuJxkXGHNqEkPiLXNxKrtRlXj/NaPXZ3gK8
okTP1nPpR5xfyp5XW3sdRFGE63IG6MGcZ5r0NYd4UEcls0rR++Qe3/Yvhji9iBAVVZBIArfreHL9
iHndP4ddgMyShk86bF1oi+9JdZ5rJCDF00IzRlF7sXenObkJQMybY6n7o74kPEQDug1P44f+gswA
gZAVwXPSVOZZsQaJriJOftXcT43UJsxGXQYWhanoHAnSpr9CttHJgUyceQOcMWFM1nJG/QA/BIgV
Gtti/3YumZUe66U3Spuz2fNqjtTPPB0+k14V5VeNEHx92+h0v7eKyy3k8JyDtRVVvRxhkyDgzdDI
xQ5tqrzrtQd7/mSWzo8fkArce/sqsYqmQgVu76GMkXs+lq6cO1p3cKnpa4dlBYTfnd2eRtVhCWqP
2sP7o+VW1eK728qBTLCMu69dUl/4ACcgUZbheuRaEP1iHP2KjpyH3m8gvTA1tAlp7kbOLZykO0zj
E/YjiAW4VD1PsjeE6NHAdgjTwY35hNxmY2wILI4y4R76CaQeyiXMTRjrYtunzqYvkWAf/fKQYNqk
cX+z3K86XgVduSNZRw6aiZXWM7Y3Fuw/9DPZMhbnQswpuDnw0vcJa2swrZJoUfsszG5fMuTeqkw3
pjaLLp3EOe+sSu/E6pBesptAR+4QFlaBN2d8eEjR2BSe7xhReFLKVphvFCpMDHd1gu4h7EUxSR1b
o6fPTuIut+54/ebjNywOZLKAoZ17l8If5ilCwIqpMXfXldtAbucXDA4gTzkSP02p3KcrPTJh2uEz
FQutjcW3FH4HlVctNILizDS8WORYAYqEhYlEfe/Jk0l5HVN0QfSiEt+aW9E1keih9ZKX7vaGl0iN
u/F5MO++47FV8C+XGE7tSn9u0Ied+LXgFWL9PfHYZjWrXHG8RcyL9naBCVyfSRV5V/D9+aCnEstp
wisBlzpKw8oqIr+LigWivlCOnVadou0DKuuCFBrVu0jo+1eH60mDeIDFHXi/0JfWm479x4pQEtt3
OpayRC0+Z3Pg323RP6UXhI6zQ1dBUO6JAXvmcK1B7l8LaEZA4eWtlhiIA7f178iyfmGQowo5N7SG
e6qm63Q65J1xg2mhSGdREIc3fmZZaaYfnZrPCx4XnE3HkcZKlZCW8a1Mtkvkx+s1fvyIQS4n6Ddw
eFqydoV9baEz221b51r8GZCcvufWmk70ArNSvX61L6ZpkL0Xgs9s0MTz9jaIvx2hatFesc9K3g/L
sI7EfZa7P0UVJKakSKTOybM94SQFUQlN5ZndMsJfiPdP1WEu9kGGIvCx/z0KFSotZ+zLZRZZE5TG
aiROvO5IXI8sss9I4z2q7ox6lHiEvmimtZK1sX3S9SPzWXcG3isxttCX7T8uD3asNiIUTxE2oBGf
+9zh7iBNv73X849aYjqpCiUyFnkuF+Fugs2uvcQvwbC4S3XXVapH1lV06Wo/wmjyI9dTdEa2zQFp
8wI+n1V+F/kFOO+v4T41XCnO/dRUCOh8JvSUB0mT31PFt1QEMikXE6t1dgeSLNN9zdacHysNrBBI
sQYknNJc66S9Pvv/hRDIPPk397PnNZq/HlbBkjw5Jb8BW6bTtmor6+0oNwYDmz53aOhuhd3Nbayo
ofcGwkJiSaJFioiYSPz0jhdHeMZYtJvU03a+uebgv8isjDPVRDUV30ETDSlNqOFYWgoU+rDbIpe+
UEoUj6e77hrApUlL/5xvcn5oZm3LOjVPzqKy+rIDaZzx6fOJn+Xfx1v608MMQeL6L9M4AVWC2p8L
PEQTqzBmMMufgLlJtbCth0GgR1SXaENkkc55tMIp3OpIb2zAHC9CS8WH+rJ2tHYl5GSkLeW0IwT2
6QB5VAeuNG9hME2ny8e89auyjDHblEX2jxEz+hrT5H/vpeVIPc1jePjCcm8/p4LuQAWNU7mBYvij
4CpzBwkPtgGChh5v0tCKeUk3z11Rt7HzhLQGbSQiLYz25RtozYHVpgeLcCqOzYj+TfKVSRdszxYq
AyIYskOk9SGNMWM5ulghySJ4xhDLvtrQjykvXeI3qssokbRGV8vNkvHQWgrn+GxNqX8P6xyttP7B
88EO/xzo7jxvP8TZK2mrClk8Cf9ZRdbnLIiLHdVyrwrEeOUsnX3vFcgmNeC7rUOy+elE+6eynZ6x
DXXz4uCmaROcgGN7cinNkfcHfgNNZkefo80GKiAeyXobodyxuwLTExlBWvjtDj+ykhORO6vxdviB
QITh2jPxqv+My60kQGQ5VzBX0+kpzSMyZOfdYzGffCO+iGUUZzutP1BPIhhfOcupJc0QGoFS7Coi
Ja9BB+IiOblt2tzBLUb/Ko0zu3RcD2MMtNSLiqkKUaqHZPosIYno+uvsYrDHpxEhC4IHf9iNXZO6
U41vOj7N0LSnF+Vp7Ach4F2j9Ss3qNsjZkKEx2jVtQy6GYfbei0F8YWn9mOZAZVN57L30u/0s8nM
7MMV7o1qzTGZyIGxUVV550kgsFLsOlRkOq+d/MVG03FDTVpxLM9XKxdKBSw08mFJYGlBurjoVA2B
ufxMudKMv8Qh3iAX9Sxb6gDVwsxWluh20ZiaXy6VB0t98/Gbvjx24BeGlr5y/9eVdKmZXladM5JD
cCouxFVs1Z0aEqeQ32zQIY4/C0BQkokweEgL52n6aLvocmnWlD3HfogHUfn/8R7ffoQLYAo8RFrv
piQksPlYFLxY3H7uLZDmzrvoBse4uqZz7DzLbc8R/85LRTxW8K8zBp5ej2iaYdWGdVQYhmzmOFT0
ztDT1TTXbVRjS6cRzlMZw1r0XKeV16NI73xQV8kB1OOSylTdV0kPiT/YPjcHbg85hi7pLayqZVSE
4gCeBONiQhjioGPxZl1qDB5uGKN4DQF7/QQ4QeW7GTHVhWLsSjsAl99V+yXTEWX0ejL4w+IhAPfZ
nzpbF0G2V4wEQBbCco94kzYtB+C4U8m5xCsqZSbaT/zWFWuya0pFkbOvmz3k7FFMS4gO6JTGdy7v
mr9iV/5mJo4lfE2TMVPsaanwopN7baD5J9NSebbgP+PZNfBs3466pna+Q0wBPm6lJy0SsJ8vo+T/
L6aBNUH6/i6mgXuPY5/Z8RNraCl0bz3vgjMs1Q0Je1jqQflGUlBfBCs8erMZwiTv//rNvfk4XwQc
KBMxbXp0qf/v3OQF93y7MMQzmH7dUtpRXmrlpDUAm1+jl2sg25WhdswcdELE+ueQcAIAfHS1nAKR
WWdXCQg0rNEVEQoXAbpIHLR8YkWTzpzyxK/XVSYQ5AC/g/cNHcbFyJjVw2jFD2NAektiSd7TSnCi
OdPeFBkmE5jwzGd7NsRVYE1KP6adljoXW3YGb+53GPF5szCKWUzjskAOSe/Y/A7LJUbg+vxHxJHk
o83RBbNN1DL5EGFfH253rrhgrDZXfupm0m0JMP1bjE2CytTOUDbQ3OrXziU+90Y0w7m+F56bvVkE
mBrdBDCKxgUng+MboTQLXons+dnEMxKegQeZNms2pWnlBq020dMDPtqdPojjUkvB6WbmxKAGQ+Fg
jf4vJO7aziUzr2Hh2hYJ/iBejKmo9ZoV8KOEMs8gOIiWND7lWdkWbenEXyVgYCXXLc6+pGhhUCEx
OHaG1CfziOQU64MQPMOeqy7x9GZSAjmUzjpGp47SlmMYCN75UQjJNcARKVcFnzQu8Dv0fE+7epNx
8K+JfQBgNmscFJiKuMZ06ZQ7fa+EsJympltH4gzKVwZucDyyq9NlYak4uvEOZiFk4nqKVdzLLXUi
+MskxRbEihWEAAdPKVaqKn5FtKqIhjxhAKi+cLgf0jgXsWsrYXy6zvNychIWWNcW0vZY/v3g0WpO
NGLMDPx0qpoPrh3EepBg49SJHlB7flSNCunTmw9LaLSRctGUxlW2d4RmKfmqwup7B5W8Ag1IOCOG
Ney7XIww4blA9ngvbYdTQ7+pR6FAuM3Bs/H9/oCsij1xvVnJ6DSDTHS8DQCjLiSbQnJ40SAQffV+
rvKge5f2fKNxrndfPsrJMXu1BM8zEwAhbG7mAEfmpVWxeNeo7N73YPlb2ZGGRasGMcSJFVEANcRd
OsXxYrGgWkxgQpxoAY9vKo8tDN1UxlZbyoZ6tyQZZP4oW12OxNbq4xzL1WX4pjotkWiimiO2aV1R
aRLWmdbQjcMljJsKZ/VUUk9gngQ2jiyv0omldNP1wY2qAXg0vn8HFzfcbfZngPGSAGQubuIefJEb
EF4zFT4HDWcy6SAz/zond15CC5rXjMSGTtQKLH19diWPfvlprzjaOkD++JqG+zp/8xricaztnxU7
/wVgxvBlKH1PrUcPoV4KmciU+T5SHUyHcnTMYGlpkF3ed1E1OAxbYo4TmInFMD2EHxJ58zpvtmFy
LqnUUUGOLSCzGDVTx4WDdmACCgHo4/fjbQTrwWD4phpGbjBuWEn0wEY0mT+j2qdXVaFIwqpgTbtY
NjnuR7mqPAbpPUbNXaVT+L4pnNUgMgOeUWNmN8BmpsuMLJaYMXRixNJjefkb8lLOMnUjsQR2JViF
HplyUxAIGHSqRM8MNCdtqnZ8ms7Hj9//ndeIGq8Pl8fSAEbEYbBBQRBTgU4VXckt4S5p38HsjNpL
U+bawkBSKq6jkYpnLM3aga4PU4BqJNsuCAK3IduZk7NmAdHLwz47KCjcRmhgcP6TXlkM40u9Ret2
mWLYZI89iKFIu+V6EW8X/ctmM0tqhSQqK+ImiQCl+bAtTuxMh4wBD1MWnhRue6i+spyaarePECOX
35cWTRtks73Tm77yi48xSlqwNJnpJwxHdInIeCIz7ptSV7vRt+5cLBZRxrJxe6J1NjUgR2iFeqhP
2oyni8PNQSrfKBtOSoIjPV85axcAvLHdg/3iuG4+o9e7xnryJ4V7wRL4Mz53G0cF4qJGCzw6iCZ9
D3yaDbsAg/6pg2bY6u/EqWAV8yJfLN5CjDQDFuwjCFMEIPNt+F3hbTBt4iB3DYvjx3/lQE78IJtY
SY1OU9oWEMs9WTknXSnOSh4g07BrqvXVRs9L+IuxSpEeTc7ABqnrQ+wvosFuIiVJ9FpRNuvXWTFw
7+I4kjpKEeFwtCLSfOJ02dwiAMYw065562ciE6DIrnltTUpLkAaS4LfuIrVd3oCQPVXHop0W1nrz
ZSYxtDAlw7iQJ/1SSTskCaSW4kyJ9PGJBQAh9Y6JDIhgTR+dqGkpqkAM7zkgQxc1D/rwhQUzOwuG
0GBPLO3Gx0aSjuwT3chw9UKeLH15pSFbFBX7XVycil4I/mKGI0NNeuJhj4EcI76wcSZPtJD0hgPp
VFMmJvYPLM1mtQH5BiG1pCV2MAW75OUz3E3f3DohytmPvKShGUX3EvvnfkRVrbvxS1fEoN1bZk4G
kHklBRU+bTbFKqiinvD0VqrraW8rXH1v2DRUvX8CxsmxbAHeESw71zCVHngxsIkU3IHKuRs3hrOM
L3wQwI6TEBSgtHL3M3lDj7l2yrH2V7fYP81Fk4vEM1yc+HFqDkq9boz/DHxpLljNQt4FKMLWckcv
R/+zkeKynOOIZZgSXKg5UDue0Am0B8++wKWktT4Soa+YPFFkb3/p0xJCqBf/kbIQvC9UfushmlDY
NoE8cLz/O2WUxSU0yUTbH97HiQVEfvvknJdvDvjstTKXUt/XVdCqhJAGGM8Yotwktd14N1EGQ5UO
YCsvekocJnmtjzKSlDnPV55eWRO0RMQtV5rB+pLVVUpVcy5dTTHrKApcJEMgYqzbTOitfNag4V86
UVXxBVeEicQ2FWwJzhSeslQZU8cte4BVZNk5cZbkdMQCWo+LY/Sa4LpMzuh2uHKLqBJIvR68LHka
FWhfEw1WnxWaqdZMW64mikYK5Ap9nACyeYP031qZWFenMyHr8/BJzk8BzPnNUsku7EPQG37mpEFS
l+j8P1CpkrDIDDZIvPp/o0lfI1i9DCGMpO4UArOP66Xrq4eixdnFfVIP5LBlNmHxvnMIUE6Jt6fy
3dwoqxZw+z2rTwS/8VyCUajEDaYXQYyfoUIG8z7/9qJxpIkmb1nBd1Ta8IvQwuU6fa0yf3XZ1Vbt
CjnGmI/XfqZcxLBOjdIhi6NQWFDydlORMU7Xnkw5MV1vxgeh+wFxZI/kjqwWVuRgzocZd+c3E1bY
F/8oRfD7Koun+SDYXsRrL9dTeT97WTH+WbHQjkgf/3Yg5Ag8SOEQU3DA3slOmx7x0x7B589kRhkG
JBt3XhchhTi0usVsbX8zu9KDO/Dg0XzIAgMr6SjgIeZ+zIySjDLoJcnp0pXscJ9K0VqAHzOb33WQ
J6w1jiG/ezIDpLjTBFFKFpegeGUVkuoku5SkUvao2I8ByyA47kClSUqVD6hVm/v/fI1DDCdPZ/I9
bUPIe6gEsd1+vBBYkvofSbbeJUnPARFbhzbyknuDZBt5YOpKvfVrmn7TPJjP5V1A61hPB6BxOw9h
Hp/5t9u7o+bWkYper8q9KR+ogA2QX7MdsFB1KgP7n/hnFAVOSEJX937aJZeD8DVtWwlzgY90WmB6
gKoqnnALkkhNNI5bPz/nxAw9iK36RTPp6HUITESSEAeF3XUkItc/wtYUx0abzeZTPgWnQUfk5KFo
neDlWJ/lAmI/suiz13VW7PkxDQCwGZak2TASh9NDxBtJQqjPzBsGLM3bGvN32MphnKP8Io9HmDxR
BddwneNJ8Q2d3YOqef5JuZSGOo1N6HvW/xcABuA7twIm3bIxkDiPu+poiWohRMXS6vSE8ef0q5Y+
FY3wsvQbKRFLbKsQ+Vc+GDkXE+Tn+SUQmtPOU/MsBV7c235qk7S8lsO4VV0a4CrhYg7fJv0UzuIG
Qr477vzdlsE24CKeIP4Bq/JFnJ9ITc+vELT0AS3rGg9G2X4+q8PKL5Ce6AeklUlClv7CNv2Ecjvv
BM0NEamTHtUAtg86AOGNnB00nszYdnbBiJsgL5nEXivmGLJuXVhKrATpuqbbyM/9i21I//g5ivL1
UOCLdhwoVyvnGU3jB79+bxwN6De8oIBsejJ9L1/VO1JweoXJSWY6nU5Z4eaEGCDUUQCNJb0ghywF
VLOxbG5o+uwmsI4ZgWsQW0IjqphMxZWZeFCuGybADO+xkKW9T9DWi/8/dfa/BMeQfm7PgKQa4q9P
t0ZwrCCIlrPLduoo6JuPKf7AECpyrdygBARRiazYDRBP4zbZwEqogMSMCoYHN9mCpHeUAgpy+Tsu
N4pKPi9KT+5IIDN4wmckA7U35Lo/7+X4SjdsDjr9nHc9lphMC820Xi/Ac3yc8tk3a4z/SriA47Sd
UD+6z3TnOserxa5ZmJms71PazU73/PvdVn5j0IkPV7VYEP73MPfyObT3yP0jLGRXD0gOhYDJwbhR
VcHJ56wEo6VUuJP8AJYogd/3Jw8oTIV8fytR9WLRDYUGOhN9MMx/tiAA19Yj8Xk/S0Gbnv4w90z4
0hy7DzhL4mw1oqpT7YAZFF+b6x1/hrVJOgaqXT8Z1aj/vh5xhpKGEFOE32wjQ3Xg4jNCWm+u/SuH
hsyprizdmy95kWREfJOXTCgjHG+bNotvkN9pgY8wOI45unGrjJneMJL3Yf60WWgFjYkpBVr+s9XD
mz4kGQaxHgTuJDPjd8a9vCcghsb+iRHW3wIvOEr8Qjpu+GHqjflvndnNRVxnELFCHIFuBlOKW+IB
QCOFIZd8tf9M4yLnID2x1QdC62nAIVGmO2o8Og5HNYLrp+5xYl+DVGCdSIOu68BgxDlF/usKUSvG
hgztsqWmCjyNs+o67gdBDT4/tjWqUUMFSlSjt04xndKEU7FFULf1SPkpVJQp5YEbN48fQs6IBsSq
hfCNkxTOpjUwDo9bJ75YmcR1BRimM6zgkIOsqAx8XYkOybLxcVyL3wQZ8LjQkYYuvMaieaFa7lJm
BsJFKK6Hfyarl2KVgKtRhv/2ygt834YnUbAfMegg3nMw2mkT2pGBvmG+bgcSewvjLzw7EyHyrG6V
WxYZMWvF6vJnGyeoRxSh0+F2GySCfziikG04qtMvqlZSG9YFwJEK8RedBUhxV11TKeDBtJ4AuRjC
eUcdJIQYqXbCtulZdZAdpjcUB1EKOFMbvf1SBN3aTpQJqJsrSy8qUancrUUHtc5lMqP+wF7rqopW
eemsF5W49QvmdFLwchUPJehWzYU6pIpw3uu1q4vmL30dG9VywwJOD/qWF82FX+Uc7vZzZPVMPyZ4
bWU5qGd8MuX/ypKGuSNS/H4d9j9yiWNruuXOaGVgwD8CVDLWjzqfxJ63cLUiwvs8lANro5i7M5Yo
tooZmJiiKtNpCPm6qqPNS66oytDN6T1Pzo9370gDvuQFgO2HFz0aYTu0Y4rP1nTghTLKYE1wEqu0
unu7v+wrgqWNhOQwEYAyqdahbmfJQrG9ZDM8Rtu1rX/Vzk09V5YP/xmlHaLLdK/cDCCMaOpCMkaL
Cn2vNdeHqOA9Lw7/aKBZS6nVuYhtfOSee0TQp+lOK1i7cR2oZtAS8yRTodtjmd6S04CfiQ/CDDkA
t5RZ1PL1RCtY1qsC2zGMTSnHp6CS0tp8bwutawSl2rKU1Cp6tG9muAGgsNvVtgvQshmhyXmGajdA
4lFWmyGU49Kgk8XE+u4It/1wCRFlsACW916DUaS+BGBGJX3F70Yoyx3wZhdGBMUtamWdSiod21br
X0+ozcAR+PPcUq48DcXbuVdCC1FZf2G5aGDwFzEfm4+hosAslbtNybPXokiikTfziEm8pVFA2COw
wI5Ke6OqpvfJKEMphkB/+BjH4fRmal02O523Klp+ImOcJLLYOLuQ/cFIwzEc2UMwax1aHQ2B+bkd
8wBoxO110ZaV3NAu7OwnhCxT6pPfiidhUc662cg4RQp8o1ovTru1DPuLPlImFoUYrVkxAYp8aoR8
PJgM9xtGhQNHXcnl2JZJlWUsQAuOpvGmTtrsRhridwzH7+HPQcNMJSXOcbyushvSqt9QYG9OO9ui
ODA8Irm1xdjs+C1q3ppZT615CxQnbDqdNILbzeB4Nb84GiB/8UK9xksw+JrhbdcNpDPX6YcRcmcK
7X2m/e378wxCO2cEPFxRQJc2kxp1Ana3fVq+hDixrxK3TB46T9nVkZBpM4cKT+1krNN11xtO5k+m
ZQ3ozlJg7v6DDr5m8Xz6q2HovUtkNSr9avyIIR0SUnIcvpTLE1Tb6qhbtVSLrCfFrDR/I2IAL2B4
bHUI2LdaPdLxIiyufr7rOQdkyU/w0wdegIbwUT1aIqcjk4xdxRFfJE4hzW9E/TP3sPuHJGhtbmh3
hFAwcv0/seHsywZaLo4Q7CToM+h5ThoRC8gekh+oYL/v34TM2zb5HBEjx6GmWVCOCJm2UZF4Vr4y
vZxrr9YpPPgTcI/CJd0IDt8DItsYQOB/P30C4Kryxw90Ddn+8PjDSMHjL9eWPNuPI16WQUyOBsCN
gFoZkzhyS6RCnWLSHA6TzPXi0lz6rCrD7kOVKsJkY4crN264vrinhxRmw1fySd2PDYHqGMuVFoIp
1G1iSvA1IGHxaHxVRkf8XiAdwY1KjzHKoiKG85dI7uB7N4nLlomgdkd4m9alNQVSfoz6OxqNBQjs
AQhYEaq0SA3llno9N0sY1F07QMsvECjU+vmeMgDQKxJ14ktZiSvnzR39a/uLEjXxC7Vzv3/Atsba
EKok22iDMG/rM/YMN8m92XYbuPMh1gw8NubCtUi7hyUerjC9gir3LMJZrHFt0EbHf9IopHjlwlsL
XmOt0imwQJsw7DEDa37xEA+F/bEWgQ4CQqylnIGvQBMtTzYLC/HW05pNwbVbC9TyAELV4M55gZCM
Fwe2fXSug54H62V4SWo9Axpvsf9NebNEk7b/nzr/f3/6J3nB5ZZx2li8sv5pg4eWT2SeElQKe87m
8MO62ASsfcxU4/rNNzo/Fi58VbJ0t1T74vNZqcNPH8tjnbEbDy7R11E6YQlQzqnSrBoomGIJ9fEb
MQ2tEzbbyuvBYT+UjX6GwdWEOSTGy5rB9qKtIUK8+gKrUuzCD50UtFM6D5v9p8ExTku/AVk0WN7d
sBWqjAHPstaVVRoAMHfbRW2Emn6TmN7MDwVbjPrXFF5rFVr+G2ij28uxlwyuXTgMB2VKPjeq5Xmv
NhP5dw5c6beYz1TnKdwsV09ck6cAlhAi5e8yTlcBo2OyFa7jl2V+c7i0fab0YQ8l4aEr1qvYbQcB
IQ6LeHWKo/sqP4PqXr6fiJvsYIeDfVWRmlN+ZIMtwqWc87QejtDzZjLEqTRRnk2KviuPcDKCgne3
PgbfOzhgGmQsjnBITD85zN0SbMWQxFbWcOseCk8qC+vQeu3+sxfNvutmhGKypjK/L61Ssh7O3IlV
A1+UbFIJJ2YPj//1KsLfSbWLSJF8HEjUT/BScAgYy9EjhPMBbtjgIVq5o+qJuR/REtkCqsKWpE9T
g6FrWPovNcIfNMo0Fj0gMLt3RLMj6YuoQb0PRubXoY4ljoINqvRqACEvSGh6afid+ZBxNDJSWp7p
gD9zJdI1PctNmKW6KRdm/NVSNhuXAX2lGy4twqNElFIeffFPqiecB8tW1hWUc7fyGSDpwNYLkhTH
360Lzwd0ZENys1Zbgq7RVNno2CHtX28KWBYBaiG6rp+AtXkIXxVlKCvfjpjHLAIvmFVkq7+Nohey
L5C6YQQckv0d3zOkolExX4EOl3swDE5H2XZjlFbkVC4Y3FrRAJeX0rdU6bTXA5l6xW+1d1zWl6hn
0mslLsw+47kIKeClYg8+H2L3ExPaxRBQIJ34PLbcVKf0KftdMRFQH7nsyuvWKSawfF9yqSYD/tMe
h3nICd3DzSVhtzE7cJ+oewr+PBjRk1riNfpCVzLz6S0G+Jjy7KyN3IEBKenor5dT8uaodecjiH9T
bzhIqR+2ExL1/h7d+0P/bkqVnqVJtEZE6x/NTQPRy/8nSTueGZsqSrXxX9qApkwfcmcYgGuixHX3
MopmpOES7zNNi9/VNdY89Rjt941yujiiZCkbYOdw0fCoEOMWDrQylFpeaGQAZhcVlxSCG5Q6kVUt
qTrxNlRUy0Ak4IHqcDR9Vk0EBzanNEZ9QqH1YiwWQcpTSY535P9+NzLHplEQWqaWIGp4bWgqlzLG
vVncUx1/0cbSGDR0/gqQ86itXmbuzWRXA5U3X83ltvqQ88wdvN9xTPq96Ohy1OTwwxwCBe9NXVhw
u4yX2M+rqSAjTWTWgRYHsjXEidHSnUI1yVvJWccSApj1xHoBT/e+L4ycBEzt67ajW3HJWfWH2W3w
/j3m4h1sXjp4mFPNL1eziL0R8NONwlXprKX0LMtkXgVMXKbaYl6OfEnXnzphiTvLOrYF2tPrY9/9
aRGfiN7el5m0KCf9RykyzsvJJYJD3D78vb2UG4zm9fJgzGSt/JoG6L/g9Nj9Ff5/34r9kjnPA5hj
0G7SjeQFrm7qH1+gTY5rSMPxc6sONknbtevPga37PfBHI66Ifu1HnDp+QK5B3bbLsIiAq7AlzoNx
TQxG4g1rW/4UX6WTVWkKxUHrUaAh5sTtOJBNp3i9q4m3UYwaCogft5FOXM5aNPamD0rJWTsFszQ9
He/R6D2dMiBLVBCC2zZi7PqTtOot8Mn2kwZmtucf5+bOG6l6zGuCXrelZyLUnqiM3GLiNO6wTJP9
UwUV0WJRuHVttp5Fn/3ilizNB74/5JlO4VVZS8jWFHOB9ISu5hCgRBdbn3JszCzro4fE9y2fVeq1
EmXphu0sgUSfBGoaMkBhO5J0JoyqfXYTjoA0OAX1MqgBA5tlm+3byfhgdF7VkFkTFuWrjv4T3itv
Td+ekSv3wrUStXDOocG9CEXxIWrK2gu66gz6+C7vZhW+V6hm6+d5agiN9SPCh4zn+HT7rRk1m65c
mC9vmJO64l0OEdFgaq9kchi+xGpwHRiD0bmC26HSangPsgNCrfNUW+Ms/SXQeynTFzKYk8ArdQBr
Lz5n7lNQsg9u7vLQ5ogH2NauGp0iZ7dlg6pWdzmppV8ZpqmMDOTD9HYx8agtJCnRZhhwyuTpATUu
nwf6ZP6W0oBqewNBE/nMewQuVOIkzCv9vgdgRIwHfIP0aKgcs5Tm34xS3UEa3AAtyP3duludqUzf
15boKaWaoMkQPjL4XwJn5r8e+mJ2GZWF6JupbUHpL2CD+3Lf4AmhTPUPTZ/6CSWb8V37hpQ+3obo
8kvFHhXlO91WXucuwrQzdNupUMgSesHU8pFdIsCdvNQJLAfOo1edNHhxJ6lM2/e3Zzheei6ytQQP
RledQA2Z9Av/viaY+Psap8PEzvs4bCwJDApREs/F2imQKHPjvByY44203nWQkVB10SKUVLHg1eYO
x/ykm+r3XN1FKrSXPet8glPMoOYrIOJng219O/27ZF/5wvwMcwVOOdQ2FtEVfsQwQQS0s5VVU0zZ
MNwQvVJb/ZK7DpydGQKMT0ga6r91p8mwVBTbcadxtbbGqs+u2jp8b86roYa8/Ks7+RdaP9se4MbW
z2uSFDVXyZbpHgME/qv0EERfNKfdBL9K2hTHv7zrQgydNktQJixc614O2BXo6/PLSemyvzvSkuFP
hnuxg/5SO/Sv2JECcgBbCLG3knu95jQmCTvpHjL8zf0ZSncoFFzUorGZyRK2kpelXEgEJUv+40sG
R+fy9m7HmR6a5UMvCNWRJP4w1a/oqFDpmIqJ8m+3LvJeY6CvB6xXfTvoBasa/PWW2nEW0g0MlPpO
yHQ1Y1FRveO//EFelXfbsmDaYzVvvEGAZQyXHE6Mp8uz5N5rwB5P2OCMbaadfHh81cnBUZ+Aty3d
weoElRnABAfnWv207XIwg3KijtJeVYuuEuKrtJXVg8vXHg1+cVEDjcjQUQxqp51qblMDjyu6ccXY
/iAP5EPAqP2E9Era/XkKzoq9jBntJkDdA1wK/7whT1l/wxCw2PRyimpTnlDFzw5w9o1Cqjk6nRSU
RnLRDJ7phWDC0fkBhyUi573TRCxj9seH5cBg3/2BTiH3QcAEsF13960aKiVYj87bwB6OpNe4nLaH
kbKkFGjp51M+ENHnnI/me1KrFMRVb7TWHE/IbGSiQXYjkq38+2Kp1W76BtO3UX+wvakViGgA49M9
ytIcRldTm2+93vk2Hk38A5ld1FNSzF3oUyypLV44QhV7gkC7grADuaEDGFqBYCeRtKnN5L7SkxYa
7PVsP3T6zfUShsUc3/ctBHb5uupuQwgd8P15HiN2eRWEo2An8G6KzwwAYWT5xclBiOhtbQY5YPoJ
NKREzlYhim52HBuaOmQnaCKOgVuEPiiaW+hyjlJJWepAr4X9BK6liL7OpzmXFfo9zOUfd+qDORB6
5LH7M0c4Cw4utoRqyCHsTdqVJxNSdPb+kAuze4uGDgZU8HKn2Sc3+bej/KauCdwqxNs9Wv0aKNnN
28uO9wBAOK8rNxawTpCD7rBJKB4j0xCbzIGFbFthY8CPAy/MzkZv6jhQihNHN7KlZjDz57dy/5Bn
tMutqaTtmT/DRsOT+QLZ7tz5pfmBBwsyJuPpjJyjsF/GlYtLFeQFEi9BYyo8UHIvqeXuiR+8kLyd
Swr70CNLmdy9GujS0Pdh1iVxnwGaApaszTDDdN8Gtej6ac9rpA2UkeCpnVQvvvLjspuVIP8cuet5
/8mwNjfuVMZi8uU1nyHyTJs1uGoLzopVwxULDJ+oSyUra0PiH+aJJcNIEXeyBJenzczvkjZiQ5X5
ePq7F30fr4SZJ76DP0PDPuuskkq2L7Z31g6F0fgDnVF+f2Sk0feVRIx4iA6rinIO7YrC4o+aG347
EI6KusH4tiMJCg+2pqfrPTUJMgh18e+koBnY1ny9YWVYDiE6HU4mOClfzVQxof+e6TpvjkNKcnTs
neKo+Gy3rGxKVazhuqOuB/KgAuUWPuIlmO2Z2PMZUIglr7XltIvMBldN3ObcJ0N00JgAPBM64bkh
5LbEFw6xD2qTw4aogiNXzZeHMs33zaEOshTV0Fmm980rQhHHqhDw1DsQILk2YcRbcN51LfcWeCQ/
trX2awWzZS3iaZU9j0j1UZpF7Er2lUsPrDHzXi4AJf0+p0he7WSvv3yq0mbc26uW36EpiPL8jEWr
V8xz/zgOUBpzCZRJ2xk59LyVbaKJZRp1aTf4cIR9MXgEYoDb/S1k97wm52fqExVIVbTAOPD7Rbva
OjxZXBr1s4UgpKEHOpJM3YaUygCn2+gcVlynAY0cWr0Op0nUQ5KXcCKaqwcwalBIihkhWcEJ7SDd
mqiufM5sKbqaYFLspNEzTjfDvdr+/Q5sikUIWuPbmVa55MQGUuS28MEABvf6m8akx0/l3qEVGF6w
sxrOgIAXS9Temmm5siGSwPHgI43WSZgj6G0GXRBW+cjv+B43rjE6jnzrxKbydN5+txq7MC9o3zU5
mzfURQ2JLKwJ25LijYmUtI4F96vhK6gSUD7un5F4Gbr/ORQii9nNL77Ob1xeFNbG8SIEUpxMoZWY
0SPM7lkEAQfHOpN4xg28rkcj86PYJU86cV8olfW1Nh6eZ8lmA4D0WHUjDjycJ/ZwtYCymHuMSFIM
XGgbwtvcPbxumxdkQ4dISivJXk/9bKhJ2UF1clnzcnw8oygAxTp1uz8+5axdeJy4mFJbxRi0WnzQ
K9lW3MtrmPRIrf+Ljnigp98t0DwEgNS3d7pkk/DaUImcn5i59O0egvLdc8sqpbvH6hkLZJGUvXMk
dGxkdSf1MVDtsFfX+lGBjEcq6upbaAfpkFR26r4tm1QCbkE8jV6rmIA+Ze9WD/6NcaG/7a8Qr/Hn
3PucilOVLfKVWFX/R8zc6yAFeqGMDqV2T+nafmr3YZxnUj0slDFVTbVNEstEdoS8BPmhJKMoIFK/
qhJJ6MLiMtazlnWImD0hyFs62psNclOIUdqBbsa4j00YOZmv3KMcnSyfLpb5MuiZTjcOBM4zMI1g
6EF8YI9TllsISpXO/keB9a1H2l/qDt/D/EvyguplTP/MXH121Qzio5Xt1S2Me1DUHoCUMt2taNTj
Mk90LU+TsSeQLnod8yq/1KcBrVr5JiCmpIa5iMh+8RZ6yw9TKXuNkfyYIbuGqfyAZ+kZe2mFIe9s
vgDtbntAgdTk1RXoOsUt43ISpjxeN8VHTM4iuI/U0mKLY9/8HCSn0NpWVrK2+Xkus+rWCWLIwG3X
lOTJsVbBIkw7sM41xJ6wNPmquCeQtJXkxMWsjneH1B584yDhqXWe3OOYEvHo0tP3KyO963VVz6+P
jqQ6FR454M9fQULOwZwVtbSfHkGIkTdqkdcCUu5cIyXXUGZ150zpkfo45YFAS3hZmBDWCYX5oran
WVvMlaCBCA5rdP0ZZmrrxUvIV2Dm/Aic3Ft1tREL813a1xrT8vN1nAlIGUtHPpkFEvPT4abiScQ7
vGU3xsHnxonLoN10x8+yxbgxmEZXx1bFUGU6UxE/7Mdj99doe7tj8RhYqiPWZ5+tZTnB2iic0JJM
kqV+NoK1R5MpYm4YvCoEyslQinBvwjGuoFdMC8iCEvRSAv8ekrAQ9Ox5C41JO3IOSQ4Xctjs37Z1
KkgBXqZoDEVOb25j/80tTcp4ZYFQV26J72jg+3hc8AXXS4+nL9HL0El+9jaqoihSuu0rVEhub+BC
t0pxz01MjGlQH19l/qFWTHcO6Q80eHHZpT6M7TmzQ3UF6D8MAy7KmUlrd8syzFC12tQC/VYSlYA2
Q6IGVTr9qub4+rPNhYcgJv9bBRXEC9zwbf9ycWkBWz8OLl94ZR5SvKxS8RIcSijRpCVgTawkLZqr
g0bpFaQUe0NG3BCicRWt0ACFr74g3aZCWg61kirvh/74t/XSKKTveiG8QX9llotR7hCnqnmxMBS5
K44qVtpC1/qJhiVvfdWpFMAKsK1rRAIeberjrbZFMnqJnb8F56K6iFIsPJi2w3YONP1wlVo+uxA3
QoBskaRd0HY1WWdwi6kLRuX3MEoez822e2JSUeKThsaFpVYGSoU0BJ59Bwdk3ZktfutGwayemBDr
5dlYbMOigEXDUp/fnDbqQiwBXt+uqz8xM35taV/r4xv4nnOhc2ybiybufAn0HQaudcFr/OJeyLV6
pFWZ968xozeM5zC9EaMOZCKsRKhgWFx3P2FgIny6k7JSP0enb48UlAZe+wI4Uu50tJ5NHuXmeEJL
i+iNQHbUeMt7zWpum9KxXhKj8T93S0alKnwTQAcq/2bfZUXoADguyxQF2+Q34Q/P+RRIQ+90G23x
46NCKHX67fh9VhlP+x4ef6pDTX+/oveYouHVL1kblByvvSvKI/nU5M7jPFSKMTKGPlPyDyn4iCu4
iN//5ffFmxhjvHQlvI4EJZwkfcMd221qY+/CoJ807yKIg0SOlxWRd1dOSbkLar1vtLOd5/NuhdFE
dDEpeJQ+DGjzcCDjI0uf1IVEvWDvMnGeiUeT5/Dhc5bPnrLNb8zzSTLkLe0E883hHt8oqCg7joJf
zFf2sXTwYU8muFs3sgLk3Ht9jUrKxvGvSsN7eNi9TjqbVhIDx35jyW3XxaL5fyHbbEOp1GYByobk
uLEupSyOT5KYWIqKXtSGqP6bpBs6weRucAP+26h57tmmQjzvV5Be205xPQ1nYNL7nChFmBMPxO6w
LWBL9eydcuEkI2Lrf57eZ+1px2pMBqBhz1kU110L64YY3FdrKU/kcqDRdTZ0Xq6rVkfN6KTNPLd8
8/8iFdLu+Fl3nT/5UGdGghEOTW+lKiYpcqLZO36A04mOtUmHvyHA4UNYhg4Up5Ot3xD/OXnuNnEl
CQOIH5X1Wkk0b4RfRvL6gysxIKRHlpkTvIoACWHYkzflAfa8MFOhacyhBRsyDRlSNU56QcUWPrDH
Qmf02P8NuMZzYFwN7wvWAfzN4dmFF9yO3WzkT8pHjcfmqGGO+xqTG3EQncjgrzvvLuR8xFpXrJHj
sVXPHAZ7csa303gA7YsXgvMc2xlcCjFVGVNbIrNXCxS8QpoCAKfom2RroPPOE5bwZo7c4t0vzcpt
s+0JONe/g5upLteT5mHA+Aj76OWI2T1UWslcIM9viJrBnDtgTJeE99LVAkN3NiKtWEWyz63mk8Kt
ffjJs79mPhO2bmioIo+MzjNobr9Gi3Wjtck5sqHsYRUYULp3Bzjry/ggjix7R2tQIVsu1xZpkYCz
FCX2IdTtb1k1ViqtHlbSP2dNcpW0ToYyTe2CGLJpiCLpPL8bZfNxFQEmhI0+/szMqdnp8rwPqBGT
lYx/RqPgiNULh2fpCAlUuEvO4TRnH4NBDZ1E5sFRfKwof53ZaBp5vdenQS/EYOVeAjCFMe/1TJUn
F8HWuW4O0yQMH8VC9mkSPub4tWWmkz+j/OO4Uh3ysk4vVne+TDlwuOHEt/kL3euJcdO0fbvZVtr5
LtdmQSyyjNq4N0WncPoD9m2aQup7MSGiVxGR5AHoIYtJxF0lX9vs8t6uPNy7VPaMcA6bQe/FFFoX
iABxAPMT+TuYsNy1EbVL6sNj0woq3zMpzvp81+arZLnEIuTskRiKTYGdYHp9uPG0u/GtzowQCPV4
tPxwyy7io5nccqvyuPIkg/UHgeoBW1TqtW1lsBFiXjW8UmSojxv52XqxdMwLKxy+IwchiwpJQ5F9
YFVtWNNuV5k9PQgHLYxrowAae9Gv571QvaoceT58rY2CFLjU9BoyjfVDONxKbP1eg/mnnzjamRxp
R5ZYRmKx59DYR1dv0S5gVgwtSHIJWZ9sxo5fltXc8iOS+GfkDHWHEStjr6+DRWV5X6wzTIHX3xr9
4nRN05agRvOT0mIfRwlm9rh4o5MumzVZeKP04WOZAagWR8LL7MMNcv1gcRAMz6AQWlOTjWic5JeK
ZlbzTX7rEh3LIT8NBKo47jaS+dXKyhQ51kH43ZqVj4Jo6NY+KLa6qDdeJ83kDNmw6y5+0tfUdQH1
d9IXzg4VRXu86akJhzcbQA+rSQeMsv5ejIBZ7jF0iyKocGfeiBpyf2I7A58QP1dCXrRXi8g9OAjS
YMlfscnmKhEn/oOsDCvhPI+u/LWC7TMQLv3zrus0ZW0b2QKSQiNbDHy50ET3jmzIYY38GZAQ6YU1
+jD3on9S5DKZGG8E11L6+1s1AxR7ISWL7USZ9BN2XDPRfGHw2B1fPRlVkV57uEBIqliLeYnOiqII
b6DXssEK9GJ29ePqk67471kfxfOs1eHGeyNeut4lQGvIXOi5w5iMke108kbOzMXhc1ntjGue6N+0
OivmdfLX14uDiSZo3fZI5OQ7xVFYRCpiFXGZ5OWaYMhigcvPlh9JKGl73FcWvX0r67vr/mwMT744
j+ZiK7j+AvHmasRmVoc1dVBrX7dTIjNGPZ36/5+xc0sfQDzklnt1v4hS3H1az4ktgjBbXOftMTRP
FMltiDVWkj8rvhq8kQVzvTvzbxhYnCTVh6hfKaLipIRrBiyhlZ+lF3925RSPLdwMRdWsqVAactA4
gL62V7oF/BOpj5jccOVaR/9OrTVvJa6o8l9IIXyvbdm1ogeIeHuj2X6lNqDx0QgNcUZs/39phdmf
cKz5Q3kGsZDxdsile42Gt4G1N4Dy9QpQOmfqIkTBoR9d+zPMb2M4NlujSkSCKVa+CITUUTTbyF5N
dPFzPRKZ+gDZKphrcnzm8Akl3vKC0GXQ0In4mKByg0MRwpwiidhR2YLvz/2cnP8ztO24lEmB3Zaz
LhWVdtGZLWFQRYmuwXf32j1IuYDBnoR2+7lBfHjCzrOrZjYmanfwRzEkkjqMuteTDScK586OJOFR
9cBKGBD/4qGxAvm1HozggXnJqoNXk3qvFdT9PqJRckdW9wjMyRXgBE+Yu018CYOX2WCPCT+Z9N4a
PXrKZNarTAR2YQgWYV/FNlBuHcFeVGPycoKiQSmClCV7kjUfsSJZTKG5db0l6yCwk6vR4/oc/7WG
NimvpAQWy6KsVowqA2ypGk06xDBbcmtNSLNyoIhkbk5CA0az4Dd6bRiqZ1dERCpwvQsJhn9K4UTx
KFcGRMcK0vzt/rQjRiUbLAYRAfssBmrVeTres/2AwrJ1/rzd3jVDtxFhBBjELZT/rmCU5MYAahic
ywbhjegKQVINw30ukhMPKfXzAu6mwB0YQTB0N/+I3xTFdhmkfWxOxX/0vAD0DmSAKtNPEqFmdpdY
7TzN9Mv0KjlkfJU5HrZVLcxwpBie8+u3GXvsmzcNyrfsfm9A2OJxqtq7bN17MrPxbP4SMQXe185u
kZ0sPQH53QAy75AzP4RimxBPOhqV/tv3XfeWKKqR23KAnxH9Ij16YZaEo1hPE2vcrovao2Jx8Un/
CJXzWcLNFpnnKQAuQd87doIw5ZbiF32gzDZc/6HiwoIm52UbYDqMBdgqK3h8pkNb5P+4aUxzRzNy
QJNUna+gkHQwTpgXarIqyrrtXu5Z1oWOqd36kZKIgumDhp0AI70Ect62lSsxQEshjU6nZ+j9FkCw
5xIrA/3sd41JxQ28ILu7Ped8qxIZqdz3WD0lrbbmO22xkaYVXGt2JMB8zEkDAHC96MvDr+ZFB2Tl
7ogOWeqD4JDj629RALHTGWkqZVzITuO5NrIzpVkoK8yl1oIkpZO1RDmSqjOiCKXquxfS/3j6P5w3
HMsVgpdxm80ct+nCxsgZbi3tVYDk4R4FIJIn+81DXAl0+wd3r3lFbsN6zioGi3qs2fCK8Q7P47/T
86CzcWhdJxF9ihLWVnDQKEEcCGZFG8Eqs285+9F4fOQklmfYS8TA7M1OuS7n9TraegVu8nhUJ0FQ
JaN5OYslgX11GGUplYdYwOsxwjf+eaB6ALdZO+FJCm9CLOYJfdN2OEtlAjVKtaXNj5qSRDkMwuPL
cWroZvjLkeJ4FEOKgyast+ouGEnkLC8aa51JDmvxRjG37xmRDC49+fFsm8fEaPSCp2cIN9XyqGSw
rD44rr1CTwgSEjQlSoxHl9oICptl8ZW36hLEmGX4waWEr8fCXYyh+pbXh/smGxzpBd4Dmb11+72E
YWqelgXSA6J2UAeYHv1QCiWtgWLdaYltibIz+aL/lRwQDtzNxAYnaTW+xAbEv8SuJLniOdolCt42
inOahwCI0qxNVL/40t1d3f8g0W4EBFiu1B5Bsez37ULpP/O17tLyNmtSUgpPbAi1ty3wIkxlmCjT
/F/8n6cLTjcs1PAPEzD10Gv1IxpkTO6uLNChlKuJG8sCBSwQErKVIUoK1H2ce8MaoJqGVfk0ZEe8
oyeRD9gf9nX5Em++2W9XEZSM5iEYQgypA9N4/zsd9bg9X0rZt5ku4g3tvIC9sOxK2UjHN/Cy1QJ0
KzmU5jxmLue860S+wzGAecILsrdTyE7EDoLshCJbdyX7UsCFcPj0YEa1XuwHyuiOKrRnOJ9+Vs4q
jtCtwWB7pRBEzmL9Vf8hFrc5xLIrHJmzl+YtKBx1vd6yPD5Bohs30KEqRYSIckWyi1UdK99icEkn
uwnHlplCAFSV0Pmhmlmnfz5kTNsLLUWStXjnrimIEVpcroSHmXieBTHFF2gYecrqM7ob+U9vVCUl
4CqdS0Wy0dQnzPf4I/Elc6e9s9JzD8yiSf7UdOxBLHM2vpWE0VRro/UnO5BNNsr3onPuCC3C6WjP
igsmke/RNcRCws5+7mkkaMi0znBXHVytuVPhOyx7uXX1cc110Dp8JRTlvrUdphHpAVQC9BjEZtrh
46rSjr8P76QL1maKgrpwuDid/cylguoPhWP/yvRfBNPBP63BNu4cqcv/DfjjsukfRCKThCGrFjGP
j45wY2yl8GSVSM0OUIidE3bVuFnpJdbM0iyhavokWcy7O6BtSemG7QpV5Byl12J+MxaNRLC4pjUQ
CRseEK3VeJ7izcZBGbnmWNSoTy9JIca05k2lUpJorLC5RpGib+TF8D8MNu3WYUZYq+hyNhXw0lYz
P8vCzIOA0HkdcGRngZUH74Fc8W2bhCor8gQIBy6wP5L5KXaEhiOtAxtAEGU90oC28v7VC0FZun08
6L1ciRuCJOtVy6k2JL4AiN+KiSQae0KgunjSHCq7fwdS5mqBAdrPJTCFS5OWCWMd2qfE/Yt3rvol
kMC2By9cu6JsOBAbdQc9o8tQMpsiYcjQz/nQPHG3qFzealjl73Wt7pTcWfEE8LJtQ/mcqA+zEO7h
q+HHUYXrDREra3gqtDyWExbPZ+arURDVuj+55hpRKhq3j36clHHoyJ0nTy0YhudchGpDCyr8KXS5
1xhbveNG/MGXh4ZK+fOLAAxeYVLCGnYAWXHm/vmIk7qADU5aUXDg5GMyMc0KQv0b67qlA8cCVFAA
/wT9tZ1tgVM8LMX/FMV4dgswtj76955UlkcV87/wynmOXfVd5gMDaCN1ohBbFUolBhCr3jkXrjE1
YXzsX3BaXnsm3anJc3K1XekIMbmTSYIYNBrPTdRNTm/JzOMyX+QYH7nyA2XrQZiJJgxWCVxprj56
ytbsjk0RHQrYK8HUp505XTavcfurZiy1+LhTfnLRILcOjT1AYFS/pNu+w8p16EiS74R63Ltxj2mY
tbGsXaFG9vOd//5EkI9i9s0qV3VTMiEw5eAargPcAUVXFujbQ8ypAk/5XNYYMBpO6MWYP+bK40UE
F6g0SFY5AaSMuS9eS3OrwuUWL+LYHyh6L0kfkMqhmS+xNTdurNNX2nry6HZ1ac73zh5qfEQujrNK
Rd6X6J44Lcspisnoaw2U0cczeJ7w4y8XESkERhJtum1Df6uMTA+qvetcBuXEbzOFPaezq4YN01zh
GVBENDFNrL6FTTrBgBi/mLK+6gfH9aDv2iqYE+oykbRMpc81mNsvcwxQP+ArF6r8SFypykQTYzTI
8GpjWTz90pI8z03AS0qPR56V7jG0SHSLOo8sCihPlghzqcrw4grw6cORQrE//Fu5mTCtPCtjXAlx
I4RqK4mDoLecwCzTZNSgwYepY3tQX6+5GP6hHQ4UFPneq/1s+NwRgXYd5YHs8k6su/kUylebrTRJ
xsjlWKJcACud4vZniP4qdPqRt1JmAPxgcrdOqWvGCaeQJUiRK6byP4K5qmrltFkdHbzuXYsRE5/B
pHltvMtXE1V8Yikfo+ywRDZ5S4ech8yxq/OJyGwvuJV57pgmoSKCyqAOKL2/4tLzBzJlp68mEiHk
LJSbh20aPjamzvHIlwM3jpuktQJk2e2LnQdomqCSclg5rgdiIvSOPiLDPdC0cqwbafEd002N88Y3
Tk8z9HwfsozNMWQZRCWTZgrmJzkxw6qz08eVgF5z8oR7xkYr2J8ujpk0lGXpWr6Ox9qlzK8TXZU2
1FBAenX5CeGJshtE3CP+0rGAnVQbhdBG5vUx4JCQfmnSy8JUOQCltL0DwB6qVG8+cWx7KFONe8NZ
8N4OzpDKHo7yn/IW2QTjt8P3WUHlQuGdMJEzeu6OOXRFPOC6pSMPlMVquaH8FphzGcNDTKZ4/OiF
nWj4Zpu15q/dhTT+jV+R4dsIEL2Oq11gi64Ko5U5HCTMzo/vXgV4FiVCT3BZjkKyHpmTvjdlrkSQ
ui7Ea39vxJl48Me3y3dFbuwyA/o5oQqPOY/dsoUYzDYAaWWHgvsWt+DU/xHULDFUV1sgIkWGhXjd
yxsBXnE07r7Mpbl6l/qiGEm0l4mW0zGruw8MoE6OwFgaUUPNH5cAYPO9lYnLq1ZHhdXHNoSJkvAA
BAultx7TGwBC7TGvlq8VkWmVb+Hd8hgja06f2qjSuQ1xUQg83SPDSks9CXCBMQbFMn7qGvvz6LkO
p9cjLDkagFw1Xo18a4sZgBcxLzhwTrPQuewJ8t/May/G/cU0CwcQ7sN7bHZowBvbPG+DUcW6ZZfG
pLYwTl/0Wo1cfSW2q0kNYLkVrnpAGl1U8+Xef7tgraoitBkS83ppuQ6P2UJ5ebH1ZJbTkEYtg0Cy
znxhNRslX1bMvLhSZGa7vURqXBudHdovZoH2M1NRrS3aiqgO2ilUiGE5jMofN8eUmrb27d42EhLQ
lI2Jp57THNXdZ9eG36rNtYP7RBy9hyM3UX258LRu7BAcAHaGG/vDBfoLTnESK6NCki1C5QU07irp
S+Ifef35D369WyFSc3kIfoAMejFSprE8nxNmB/ki3YVlyNWsF0/0Um+NWd8q6Wa+QIOidlNRtQws
OE5tpDW7lhifMbMCpwZPn0camDPN8PSUpEpMIdXTgrclMMmcM1L0In9N87HW9k0P6nkO+/xflSS6
+bvOgeW7ZKLToZP65agmZ2l+h/6sHvkNcB7iFRmmog6ZGJjqLjFDpRTHmEx1HKGSvBsFCXm6yRTQ
qyP0HgTn0f+QoZPuQBKH7ZVDEGFEO16AtDay52X4mhaw9kGtyM+oYCpH7G0JfZQfUPO5U/E6Vpgq
u7gjYHy2KtdcD0/yeRI7fHBfseygaq2NYmkWWZfBHe0b48ct+PH091PGhyF84krqGHBbtVxBeY0I
F8ulTCLSRBT5WB2+0mgPLKaEkl8wC/CC+JEsIrLGE0taRelM4LksrN4M3JY5YcCjtifhpFuAqND0
prGtOB6AuP1x0vI7TkbevPYRUsXvgG3r9AD6F5+cwChSS53UItuMU2YVsph1lcY/OobX5q1ll/Ij
yfNj+8I3KKBphPk+PlptwvtGaNbPEdK/uxPJC2knQIVjSAi0rY+2qCHGOR4fjDcR3ff6wxKAv/jb
lDQjk1vPNYIi566x1cac1H2+A3AyMtAEn2OSlk5lyOIUhZalAfzPCdIPa0TGSh05h1Sa2lumhwkW
5bqmi1P2+PzCKhx1Nq8p/Fje6flMftie+WbaJWo54B8utclmQLgxM14aB3Oleu5IgRTzTwKxUyqD
/LXUYqCMg2uLld18LtS5s4ZxGuXiBt384QfPupp+5bGrlgUzjXSS53+PqMscgcom4U4KY6EIJbLM
VKbW5zHF1n8LyOAMWd8MU6+Q9QEugbbmsqWJxHUo9qESdqaHhub7QhRSrQSVDHMSJKABiKzHI07N
0sn/7hi7T7dWZdI7Xb7DPha3hJmN/bNT/8kIL8SQvqMzUWKMfdJuNGtCfVxHAKGyItpivbh5KwIJ
RjK9BUpOu8sjBMLNJ6os6MW1hr60ctytb17B4nJnl2ywrgvv87I5T7MCi4psCc5cDGFIzQLzNPhw
Z6B/00dybpCWd5W+waAOiJKux9ZY/gHw8R/p650S6p0/oWwNLXrv4iy4kRNudzPTpV13l/Ap4il1
JSTmm7PesOoVjo0Tgqgww5yggkv2j5GApcd6oeUOpOI2JzlkHub7Q1Y4PPGmx4B+uB7dHW+aHF8w
ai9G5fm1A9EqU9tm7bb+UgIYkGfhnRzPL6Qm+Pz7bygfxORb9eQMv2gTSxcPdLojn0d9PzXV0G+6
MhBimTTtCm2uaIZ/hpme4WoUtekssri1CIg4hRsjCZXhV96wrCab1zNWb/rNRgJsRURU2bF2XmrF
qJvnbMULkB8hyJ012BJKlF3J+mc4h7S8ROXi3THBSRag2ACeyn5PHrekDrmXEkec+rDUOugZehqE
ffvZ0YU91jt4wxOkrFABQBZTS0iy68Ve3si6oos8DL8C1mAr/ZF0zfMLgh+MCaJta1jXEX2sZmyc
2Tv8/TOBwBKtjmY1LkdxdU/RpIgseQzAjd0pvaA4SBDBEryAPHuZqCPrEtkk+z00yYnEAcZeCEsR
H9kQ3Tm8thhbIOzsoLQTXcx6QuQEAZ4kTxjoFQ0PYRQRflyDxZ2/LMyXJIACe+iMVrFGaeOBXprZ
Jc0wzEmGGWDFgIfaOruA+/P5yPaWZh4Bfq1c/V/HcpIgF2WGjkj7IFTdk5I93/5gs9H6GOmtZKRK
p8m1uKC9wq/dFH8aTQnrUvdHIMtw0qSmyCea0FMjHcjsHetSiUpsvTQih/ErOBINGRNZTdv9hCAr
jly+0IAz9TKDxipZjUJMTizNVGb/oh7GLLwR8JGS5tL8ndHleoJTY7pKZdtaN6P+e43yvGDh8NJr
Wh3UqeJHryRCDPkC9V3fU8dMsqKX/8KYyXkv5yjAjG8OqOmFtDKonwnFwmOpJbO+pPkAQQF6mR0N
rZk+h4k+OsyR4s79fCGOWec6oOOWy7m2XncMI7ORVLXlt+NjCWZIHE/fTzInbujglilY7sppXurf
TdWuZcBkiQCjsW/qmHMotfjgGG6eYxgYkBkCrKwwUQdR6wp12wp0Kf1QokN8piNVMRlFwj1mk8K+
xGLIWqCp1qg6K+eMvBBBgur+hsv7tcdB0mUk45lQ0IevineYPJDdFqyzVYh6m8xM5Fdd0BSVUnqZ
aCkqwvR53DBIBtR/5YojAvDZYyVdMKLRlN6J3douHBCFQEIuISW0PThZK30/vZVepgfQ22NOQ6TK
18/W2mmExYW16taEY590XvBvgRvQre/KiFFRhyJcsMNJ+LJWmQrdTR6K+YWFDSzWHAzfUWmgKDDr
euLUz13Rm01mqJTbrEs0vtFtAZYtNSea5OlbN+fU8N2IUI14IrfDWsad9i5P7psoR1kfuH0TKG3S
0LLizBaaR4pCPY0X1eIb6MZQj4ZYK/LkhAzP7VHX9QlqVhupspppxNFLpxf4ToWmEj+AZyQm7o9W
rhnXxxHjueN3G5RgyG7dusG9uMVIBYBODXpJbrPdDGuKaPjiHSiKWZDKfcIxcCdMWhzgRkEdk29g
qfAxOqaPpa6uBT99yCn9DB7wfEBFTpEFkQrfwFQi06oORy3fawsps6/mmErIAHsEmY7vqhdDUP11
v0a46NcBu/GPpop7V4id0Dd+B7RDuRy2N3TDOlwsFQDW6VgpI4DwdJ2Vd/XZiOM0YNTpVnyd/HO7
6k/lGYGLzExYXYPECabxu76kMYaD2YeJd/GfGFBzx5y6i8hW5nJQDBVyf7Rv6PtFXlX1LINQbPav
Lc214ioQDxzwPj5MuilsNLkE70Qm/TUHj+lPaXtOBAQolP04oZHCnWAQIpBQh2ES5ujpKV+M4Hke
NHwsHGSkvODmvaX9rhQ4rS5st/LZ5BJjcDgr2pGZmV3AvmuUkhqdd0Ze1ppxwJlWVJ3W3PsCGIiV
Vdd52aTZ6jbFu8mno+so+r36TLTrXpo1PuVRglQ9aj8CgAa/PaymWkFTxkhT2XO5ko2rOXvrA7j/
Fmy7pNL6syZSfvtg3KTjgvNONFJACRRm5qGux6FWkvyXcUuVZ79WAtL5NuLbeKv42I5B25r4+qha
RMrOMnp4OXYgKFJdYbnxLLBfqVPJ9k2i9oSKhhIIW5ryrbZ33iGiVyCFLOJkGH7U1+XzpFmU9BBc
ZYJ+hd5WchRUmjV4Sf9PgCuiBRUapCSC+OXj9qvs9Rt6s1GXD8CFVbGI7tRPJUwKhBxgWf0TcPrU
z9zeQybc9/Jj5lj/KGFZzYqC5teqlFHUNo+UCaFK3em5TAV7qri9PstEa7Ys4ROsVRoKKEqJ/zhA
tBdJpwEXJc001HOypEzmoJjIusC/Q6uFYaBrN+wVmk3k0zK1gvSxqvgtEFJloL6BICEo1kZK3hGn
IEUChzs5TwQyVA8UImNc+UnMPcEz18RpvBziBWaizWquw0kKA/cofAc6E7k/1DOatUc/FvBXas5Q
5vA2p4RX1rRxbUKNr4l9TuFGl1ocQsYXrDFq5G2M2jDOS2CFIVvUGSiK8y2I74/8YcG1o80UqiOT
jsRN3pkJpVt0ijEXj7xwJuSGup7kU96DWhUiObyHVLfwkArUSZmTstUBeFPTUrfGoiwE+r/TpGmu
y389tN/qGbFZzwaiFSraUHvAzPhJutkls0C4LdkXDhqUI1B1Sfiy9YbbwzyLAvIoN3sPybF+1Cmu
ByjzlQKhMK1ecHv05KPmbzPDzeg2pWtQHsDN/GHLj0Cr5BVHOt34hKHns5XYexAanmSF0zoB+vkx
u52zuvX2zGAHMCM83YKN5dD2DiV5hHv/3G6lax/YJSKG1xul8ks2R6JkevxOV6iq7AgUsmf4P16S
Ckj6nFik5pJ94xxcjMYNZONMLWbvncXrty8HCByK4ZVUpM2i0UmNcTGDlcrhALBLUuPwP+gZedF5
hL05iKl9VTeetKJVcx4E4oIwc2bMID1FALQQX4Pc7Ua4Oka7WgAM3ARy/qphGXL+ismrsCKLAVsk
eTdghy5gr4YKa7mPbtmQ8jv1ZTqw+0uOHLK6+L+lQAJcHUI6M4LlV3ILxpc82mgahF79VdH+skJJ
47HcD2muaCDv94RENnUJzERWyQBefvghShMMXh9UlHwdsj/x8X7nDifgUhNU2GJpCMbtmF2Zk4B+
QhMiwYmcSgEQ9kT7UdssFHdL4STyWyCE5v5pgbxTXT38tlW9Y0nkrML7FZyoILj2Nrs+i44hYxkz
AXaVJvyLeAUaq/zzpHotSOQsjICFitwJDMkbQLre8ZuZQl4PzMQfVgdCDE7y2Oc11qIlE/8viNSG
HNMTIdAGiegcWF0AjS5R/zXxiqnW6hFdFJTbFVNV0+SSj8hVywf0JjQnngOtVdtWvgp3gfqRQ4I3
swRcGjP9+KnTuJZD3hEb6ZYFwWt0Z74xHKaJovnn8v1jWcw0BRS6cJhxBrpGo9tMgLjqZM31QJLa
xmyCMzGSNM1ns0W+pj3g3W+IM4uSx3XOFqD9Pr2wU9HgXhJW2lC9MMwz9M7WWJjtPffylNQvl4+f
6yTztcQzltGu6j8CxIYtQaX4eorzpTP2Cl4KJWxfkaaxAa2svbzE2557SpNODriIMnCKTJxdQLoa
3aJFd0UkUw9Xk/CyXK/cwz8jnyGruS/olSXofZPKmhmi24efEfSWO9ZLqRFo7FFpzFhd2uWLLmjR
v8J9Cqp69IgTAbwsvqQbtAQxugX2PHKNOQfqDEfTcW/zUXu8V8pOrH5hoazR1NwR4uKSnFABhGka
36lK/nJ+avCjyS41yYqwjyP+MIqIyRkcTRi8zBR433NbIzcEJgvH/3+/rW3MQy9Wr4QkHHlenPvw
xWJZSAL6C0mHVCLTUXZL51JT6M8IkKeFl/U4tmHA2I1XiVJCvs2lPO2TPLZqLZaHXDlHyWFcGiVw
Msf9ER+LQS/MW8g47hT37H1Bq/RIDxKu0DmRD6JhlGQSO74YU3pH4toO6cLHPlHl2oqZowEItPxx
m0t1XwbK2zNzpeb7uinHZDwwcWgurs953apqThmNNg+5otRU9I2pK2s/MIdfECdQ7xbiW0NRk00e
u0IBah0ebNG7ycOk3E3m/8nnIQfxn/lXApp1tf1JeghRWsLeAZxBBES0goSHVccZ2Oj9b/z7VYuK
i/JRFayEHC2jYzILCD8puF3KS9v/SPWKA2pMWNCW4F+VY9S0Z/YCRGBRpPg/Ip/p6mncXhy20rkg
XGu7ULlpJ8ZW3Z52Xj/V+C3vmQ4T9e4i0dYdYX/WJ+b+NocNjdjQQIcSljAacsDTjRbFHXnPmu7g
1PlE6gjzc1ik1mo1r2HwOb0CfosePZHtQnxH/AjF0p3vhu6bhykKp9wiiKvcQuVnmTT/6hzW3El+
mpngli2KEUTnMQFByCIj7xXO3R6PjeKsToXV4WRGKMv+h2eihdIeO/JI7pMyB/hYuZB3FzzamVXE
1o7rBH/auxfQdCOHSzwasjx+YSvxXmhxX2bcnyuDOB0Hj+ab2qM5DcUGQHhr3vNM/yYTduuyQET7
zY9WUf6ShrEYY69sRHovPqx+OxGRD00dWvQdisYfI0UGTNB/noqY1s/HqCFAZ1Ow3Jgtusiqqe0O
AfqdzzaBMBEHYIVE1MK4tIVMc5ivMXzWCtcWJ9cwHPYGJPpPUEx28Xn54553Bcj6yBsNusQCXgLc
mfjzKw+wZbEimdh+vzlZ8UDWy36+SestW2zRdlHmMC3OGTQWt+WGNjX8pX3JGPN8EEKgrN5yIs8j
iBoYdN61arIxygftY7zRnaXpplfFElRwi6qsd6HENQrPtfIJshxcFN2xolAhS8xtRGpJr2AeQRLa
6WqoFkWLTYefwBrPlc4BZlejv2grAbvqKMdGdSo6HF1DieYbDLAvi7Zdk6lv0gHJOrAAjzfVzdRX
JJmj03nf/v8tBzQdWau9AExamelrgBtzH0cUJMfFEhPaRzbM0aokHaNNSmYXpRQKk77qyRNo1YzC
lUucxfXLMyquUcP8kK7izUP20wX96TdI7B23tzyHGgqYlV0brtyO8lTc4etdGzsz7skzslHcnlP+
7xVPHuyGoNoLw2d5Tpc/dEeJmJzjGAO82YSxWpb35I7Fp4zerDGBFsUKPc+b5PZb3KrBIYLIyTul
N64SCRZ5IuaoXvKYvfjYUosRrgkHKocgt8cVdagxt9RU48AVo4SMbms2iJlHOTV7iIwIh0nEURBa
CTL/rjRMzVT9UpGCEqATvKk2qvTPIXp3RCdr/HApvrps73xqhGqIAMvO91nb5+HerTYoSFiq9eIY
G97NaALp8ZsSCiwKtWfiMXzu5M5UuiMac6vsFGBxjiONLlUJWMPKZrXFt/ZIJM5Dq91FbzNKD74R
UeNtmUMFgW3YXEe7+gsbs2J6+jxDR1bOnNn0b+PuUJvoarlYSvFsL8r+tUlBU7HlqbNDrwCL+6NE
IkBiHvd/m6gTtlzTZRQdlbLjS7ptIC9T3nJTXEaozFXkrfk5nF9f37Choe2ZC2/ZSrjm1HrqMHVN
iltpa3MucDWQx+qXq2Z0YhL9Vxe7IqSuigFnF2JTD174FcKViBh+KbA4q2GipfAGUw+0DTHyJXdw
3t9ViHveJLN/LioyE8VUnjaVOwuTWHz5zQS1hhyMMr18ty60JE9mBPZEc02EOxjyjyhEG70P9Z7k
Fd7RECMo5VzCi+HPJ2V4k8cD32OFvWMfY1YSI94nsch5JQZI+RYVpkc/XYfkqIP/swM+eoJ9WeDJ
LUaf+ZM0OkRt2d+10k3Ajq9XjveI8rq1eAMpUpKZgVZd2hAm17q0z8VM4z5TSZ1FBYlMJ/envB5+
z75LUhLceeRUFEt18kL1A6vHTZ2OIVE8Jznv+qAvu9FtwGkehPkFSWG40AnMmsUBVe9RTiDYEHyK
xiqvUnW1d5igrEK2KY+exVuOVjgoo96rORsMf5kbXjcD3SK1R/refPIg+O+R6cAVV7l2Jk81Exqj
7v8MJywohRetPPUOIAenv6xpHsAv47yTGPMtgy4vPM4QaEVB6kuc3DOc4ROa2EZG2lItsuEymN5w
5Mt9ITj4LrOsFPNXc3tAPrWI4yHkz7eyFagJEhSAJPTdCmZkSVEdUQmVM6sq3egOeQSjuY0mgjg6
n7K9dC6ezplLe7GmZuxPQouRL6QaEEzngFlflnOFL7xlg6PdWT202Mg6nEb2LdWdenSqgU63ayjH
5VHtGatP1t4PaQCrs3dfyr+wqkMus6gpwz/wVZ/QJ/qLVvlYqZ3kJsHbOJC0lNTfWBySoTin01my
bHXj/m+HlRMQkn7yjnWjjYYTPxQhP2Zcm9wF6Pq2rghD6P/JpIwQuCcVMkO3x8BqOYuxTcg15JAT
z3v4eVJLQG6xAB3TMXNBPg1rUtesRTcZQbH8oKOaMnDFLzn557kc/McUK9XIfnmmGOQ5iOG2gJNt
KdgHZJhQwN2luV6mdohAvO3uRSzXs2y8O/v0Cuo+xli4fJyttv//djI902zFXAIjfOt5FerDkeiR
Gded6lkZaOQC3x5wEuiomiGX42lf6fzkOHMYNrAMZXV0m+x07gZuSzSTNyHdDahq7PTjHondNwyB
aruO/rNRn40lpBNa/z0ONVmxtjST2gsMzNLo9109hL2fVRvP5qBjVbPLd1jr0zpjlzOdl57KY6Ya
bv1rHQsiODsvQ+5qlppHlNClAW/PRMOMoqcNVBUdxUHmFMB7o93n+CyB2EvP+iuRF0uCpNeBXSI7
id3n0RROTWwwfzcA6Fm0smm1c54mRUnCogb1Wkn21cgrFmBADhE8kU6hpXAqjG79Qwe2xklQaumE
NRdwb/FXce31esbQKy4j/ZjikzIImMYLi/Dt1QbzHosKuDdXAqUj61sJ6Qb1bCvUNtPmKNvrKmhl
QL5EVXmcNqr2nImgF3zlaj0hHZNAP9Ga1vLTNSXF2xuiCOH0AjT3/7VVOhRu3UyLjqODaLuDxqU8
h2o6qCwnfY/PegkH863o1R0WXalLDP1GFh2eY4Ja87tTUFghV3Gc6BuqV+XAq28alDI7qQ5sTfsx
2HOPXJzQj99++ZZSTljjKJZukSfmVSmvkucJSjoHexZVyojQULrycFepQBVEPxFNEwUJYo0yaXbN
2mfDrULX64Q1NRmFDDgMBmYUJBEnu7V/jwkddQC3+Ogw+LzYybq9OIFrY6wQ2zt95UfPgphXoByn
wBBvRn7TOt2X1jAA2wAP0Om8VTuAX/RBFlC+2hD+jzp1Nggd2IvmG+PuflpIemsDZIb1WAjWjE1G
uTSa7wfy9hSDVuyVNixlkP2mklW9pI9HM9JseXCbNT4rDAGtwTZ+MnxJ9ewNGkrLF9Gt6bHkkHqV
K0bmhwfLV6YSIyWKSY9oljRNfRQIniRm0XKNeEkTwB9sWAROxIwxTaBVgLmUtByUEXPVw4wvSc6b
2LpQDwXEIIHQIrrQiBb615K2wa0GC/f6beeZTR1XIaOabpxbDWLkIgMEMX5LS8Q3fAOm4ODojbs9
jLYSreU0udjnRamrPLsTvww3ScuKvq2zPB6JsxqRrcWunFYrE9yJXB+Q3vv51MXvAXQHucciLafV
WP/1hr165LW0v4sd1oYykV9nwnaUqtT+3RvmMy0ANuQ94vrpXSrnEmqgBlovsWBR/HaJgtyPOOdv
Il5luNPQiL2ywxPOEmkzjKrlbiNjfzTUjcatS5rIn1FKZpu825J7rb0EoCXSvMqGFCs21y5YHKNk
bajm2mVs4qxHz0Cb+cnhl9IsCBYV3iz4lOgapzHAOWmwa5YTenOPn71z2cxSroWQId5PVfSkTEUq
akK7UP4qoN/Chfylhc4mNJqg9Wj9wA/vKX4MxJk7iF6yk9ymnW8nzLXWZlZNCWFQjwSc2rAY8uOd
llM9CgDeS3Pi3g0Y9NYS8zwg+kkW8Va3qCAhmfrWtVslyfXuXK+p9n9kYTN6Tz114w6dIBwDVoa8
F+PgJWxZ6kyTP/Y4cfdinDckBZhoO5bXW54s9uSEstMA0+qRfB3AwH6bR584PkLLTNGEZYuCEVAE
V1dqoLEAUq/LXrGGmXEPhv4p0Y5/L82z12xpUwwKQavo/WNPEUz/yGN8cvLhTCH9jbiKyUePGC7F
W+hX2h81n4pyyBECCEalRgc93xKlBBNmBw1VlelUpJeUw3YqERZsw7MGQJChAuQvHRBF0rbz6o/u
d34f/UdI6cnuFh3dyJMU4uH7LHPM9BgylUwephvlQ950pzJediBkq4ZsUPMGPxoLN1MgDpJorFzx
JJkwDY5X8h0nJ9QYICr7HBa+ih3KEUYDyBzP+9ib5wrTR4JOEzAwxImqWLsKsFofn0QzDKNp/t/7
ZYuu0MUhF42DRFPwu1Du6voxcXwVpEcEWq8YPAuhR6iBti82VVnN8Gx+pVpzjqQQA3dcnZoFM55I
pURyVoF3tteUp6hq8xREQCvPGyff43Kt4cvX0ZQ3v1zhO/mg9MKcIlMS1hHLV9tuEVPsaDRfl/pj
3bx8OES0kQ67DLqUF+E/RS/df3yErYp/R5vL8sP0PT3gtWHbrjTAUsEukIJVwpOGFRYkwI1ahgM+
9lEncTpK2RhGcl04ZBt24R48QWUcFGqiSHpg0CgJHlIPr78mvAgK3pv2RFCyitxlc0WTJbcut5Dh
3xUO4yMNanWIG892gQRbUQ1gZr9QruaZuGWEu92K1IUZKySJ5CHka6UD3aeqiU7dyjBF4TQpcFcQ
D98T9i8Vc7NUIhq2tN6Ux56brR3Y5jXdadrnQ1ocs7DzHalI9yx/LMyZTVAolgHOdE43R5UcsUNw
Spx9ofJwtoSG04xS+l1DpFDW4CardaMcaVIO+5nTmRq0yd5QOtC2kHL2XgSX7pfwU35CuaHp2Crg
vDxwf+YUB2BZtlKrXGvdgUUBXAyeaQaqlqqnRUmNSQh8tTpzcFJxJpuOVyznglp04CrX2epxucLs
Z0hhG/0im72MgcYek67W5oeJ770zUOXssr1Qo1t5LcTi13wQXo/WGjEP50lx1RvfpGaBrdUm8+Tl
hCvERO3C3oPT9FKfs2uRw2N/tAm/5qVhL/hgvc+UCi0mOHprhJ1ScixiQHbUsG9OAx3V9le/JF5j
8717wqTSXLbpFFawDxWZ1aHcQ4hOfkUgP52IRqqVD1QtbqAk649GzmPTlKjpgkugRIYQzWVp4LCu
a36IJjybCNJ2KKRHxOEmtQcFqR6s10BDCUAhi2ZqthAF/l5TDVUwfhWjNBu1u+SXnYgAru+DTvTr
hMqaZq5PjEN8oPc28sEErrKQMYzRF2rPkMo9MGYIaJFfMS44FaT3X1kbkryBBNi5ZycSj2+XGRtz
/pO8VG6X3KPiK7mQu/Q9/ubvkJzyXPVl+uNEl4y/RE9u8MpNAu+8wtckyfafI1iX5H/LEaaDWlJ8
rOUxoqnDR5uG5BiEuxPnsrCXo93HxfGOca7Tiz9ji901IKnWoVMSDKmADINCQHVC8tup7Sj9q+1Z
Oq1zUyXr/X+/OOC8b5wehbn6DR2fqvN48NwFb+1JL/LHjWixvqJHVDo6KZmsy20/oQIgTwRYvWR4
HSu99qArSaeDvYW0m/O/BbtkCqltwlYZwoE6ZL/xTqguhMbH2YKkBh6s+N4iCBmO1uxOQIrSc5Zq
kymmz3yBnpeRHsUyuf+uKnpwuAc1QxW/v5OYFS10J4wcRpbGwjDNPq+IlzaVk3vMpXsjUIEq0KN0
3tjFllRC1oZ0UT3S843NRnBVM4SQNpVpL3JbBmQK3UvCDxs1kUByKLSJGLnOSJd3cRgbDJqeOAX9
k5r/63ImZYPSqSpdC2bOI9wGvIggWQxK7jwDl6DK1397Q1edz6xuuyPNzeR0zEZPjlBlcCbuFnz/
hzcDlVbCtY99JIOmHvkha0pDl0Xaj1OU8BKbz8Rz4NKkUijEPAaMGgOQXbag371B0HG/qFvFyHGO
cB9bsxfS6TciXdA0q3v88XHfOAYePjGUCOWea/g3tRudwj/+aJQXHvuYm6fcDlQb33rGCtRgYDrN
OAXyLmDwaCzQ1O6KMIcALEw/r5Qwc5+ymdxtQUzU0+QW/028+iuaB16ClQlvbbQH+QSAMKVsCoDA
XiO98AErA/M3+6YHlMndbVqrPcwuD8hUZYfOhx5MdmhtzUJGuLBNqpkPOEDiN99AJnCl2ExhFIcW
xa/6RM+ESLRKXdaW+1pZ0jAmdR3bCIN9LEfDMHRKj9yYFkahzYJHsVbgYvcGf1uV8FONZ75lA2kJ
z6qIO0Vo5DqLAjVD4l+RdWja+juQmQqCr8ThaDWtYzNlCX/q/+B+HQrIPQP2xCxHzqbOkvvKpnwy
FOiWSXf5YK7Ja14mtZsXtJEyS5LBKQRA1Nd2UC4TQoEEvZFpN2GTgccn+ivq2byxUPIQPsF+0OYx
J2w2SpTnNhbTmuRCzULJ4mmHaGVuKPn5fgqTDuDVLlfRz40TlSgU2H7NkcwL5psY7ITq917Sbakh
XyLzHHGdrGS7Tnp8YjyLVWVLnaD45V2wgjFsS6V4nHNGdun4icJ7tYJkBB2eEHU+C4f69cBtJ7bM
3tpxLBtqO6JFxhHjtjbOImYZGdGIH+viAGrxfQ5sLqqNtk9dmdkfO8aqRIJCAOBl+Tt0AoQ4Of6R
uq9zescn4qmkZ2xvi2bGPcKBHkmRvUlwKupCjIXw/xlKBevcNzVtlGbs8K20gQiGm0c1hhLGtLz+
PnHM1E+BAp75NQR5mPSkUVuM9fSAxW0NCljMMADHDa2UDNU4bCnXKCPmNCQRmutn7qttKveGfETR
IY4kGlPBfwh+6g0AvUFFPPyslwB+8BAPGN0dtX3k7kRy2pNEkhyyyJcgCHw8sAVDlMv6k89NrOCe
c0N+vl4wdechoZ6TqoEADT/JSesN/0nSBGO4QUbF1Wn1KFuEE3GHlfi+ylbJK7Um+YFfFjId1vv6
VNpVzSCG5tT9+PdIuM4rtKHxU5TRu6/t3Ug0uo6j73BEiZ/WxkSet2ORgMgnYBLMAykd7kOcGPpJ
xGczmgGfDd9362/1v1IBJ5R2J1Lb5FnsIOM4P0AHvQyLjcnKRfrKSZnKPL4tz+NDs2Dr6LaNGesF
31CqYLpxYYgJTkg+CGLYRF8sjTX42jW7Go/EekassVT77mw9fy0SetE+6CR5UrERviLeSFRMV+PO
2uUif2tevdle3EWyCPCQ9lwhMLsx7e7bo3dEGUl0DGFsqcUBGSgfE3wUwYLjb2x21LMwVp8g9ZZR
b6BIHHAjg+9aFl8t8u+NbY5qa0/igjxMb8djRhq+goq5/usL4YJA80VJ/ovpHV9rqQhfxWnRVJg9
LbvNkBtcJctZQAwL22ci/EePRnPDioDzHihBeWykdX48JSwBAi5Hs5+9kD3LnzWY4Aqudum+d4q0
RJqiKsbVT8nt2WZc/a40o92ogXx567XM7r05MPubNujMs4TTu4ImGaKcgVP43hkdx5xC1NVtEFH8
5KEL132lpr6pSQqt3YVg9wRqWtJ8t5WtRJNw+isZu81+D+RhHByDx8fHOeOW7sPeR4pmwoqDXYUI
5a5beOS+rOtN+TO8Uc/UYCgUctOR9x+5+GvCZccB4ct/CMKW8i/I2ntRuyEJmx1rXtTHS3WvEVI+
4tBXcqSCeU8Sb7jSrZpiDLXOwUxKcrsQjfbnCmJMhmlmJ4y7yg/0zbp0p9tplWmsEKEn9r0Sy1EI
5op0plY+WPeAnXi7fi+BYHYv2UQzcX2pCX176t7vxIqTeGfgVoVvk9rLas0XTJU1PcM+TQOmSqnR
ImkSxKfikGwhDKVbR3LVA2JjguTNGkGZ5WJWH7KQPoEwItmo+d+KWcq584yy8ibgcMdlMwQRT1ar
ZXFWg/kwVFvdi7JQ3qpBB4EjG7CopWYnZpA31JXLayBe7qiKm47QmgMcKRIonJOByvDc0suj2yjH
fj3J7l2zM6DsufK0iEPBPBD2v00tysj6wiY0H4yjUK7Em/D7sdgyYqSMEMz5YNlFWfvGqga3CDba
iqjkqPgTd5wsM7Kz1hAGsoJLjEJpjRP4zXbQu/XiMG3s5dMSXT2aQHZuOMg37GeJWpiNc1XNs6sP
vS1ZPDQx5ZIdklWzgTM2l3GL5mSpFsFt0F4ZVhYS/sJmkEhFQ9+t82czAn2zwo4fDEtP8YhM3amT
B/antlXG5uQapiH32TBzDeBB8En4Annk7GauOqNVgypX1U0SST+wxwqPTgzvxthSspyxkQK1H1gf
MYS7GrI8UvDvEqoMuP96qnIvIw/deIbybItL8xioedrqHLI+rRSJ2w0mxWGjTPIGG9fzXvhvOHTp
lkPbPvdIVcuBBStqlxcQKy5Vo22fKlIvnNmB3Brk37oT4X+sTMR15WeR1dPNCfnQ+9mLep3Y6kD2
+ksxy/pevbMY0HfWzqvKqghNoJDR9WqtbTlWazuzzYFHeRsHLoHJExJmGoqvdAsLENVgzp4cBTPM
w6LjnXg5aGRF1+N+9DZbuTRJ98POxPXDhVdH1IkNXD2XvWVOMBf21GfmqhaIXcat7UrdwOCa1qfK
06++yZih/wdBZfMlpGcJAikuSiU/2DYczFXCjcmjNe7ctcNfX00LKW6dFBudgEF85j1eZQt12Ll8
N5nZVPnp17NXiLa2lvRnuMzE9PywXHZQTmYlFMfPcPcRgvqi48oGxj6WgIDAYv0Ph+HleeGtoM35
MDZcdNtjZCfc/YrC5ueFHLmb3NpkfmTq1T17h0SYxUqWTg9EcgUeeRGLL1QZX2/naNcA7b0LfEkG
zvnSqnm10Z5lheIvChAGb13U3S6/fX/muwbzWglegioNZDZxHy1YOx0REGuA+frgJLGHQ0qNYBna
HG4vRdnL0N+g7XJ1Yz+mtjslzTQXMfTZRVOMVgSTZhsrWGsHvbeKRyNd7MWqMH1s4fJNl06A4qTo
UZcDApl8wsJY1tpb1+bQFfXmu/3CQWiQB8fAu97zDOa8cFXyLw0OCFMwGCN/vZtQFVoq5UeumjD4
phFtENzVlXlLJt0sawoMv8x03kbtO7SfO0ldwyOywIL/KQnik+bM4KcdYTZLVZLvybwo7OoMQGqW
7+7FEAW/EQ3ULHM4xKZR9a3QAzbctoslQq0SCobd2UizmRq3/oFa462mIqYjagw3pnX/TpiuFx1y
WDLGjZQsG1PBQfhTWVbyUN8T5hH9Q+TQcYZY+j0KJ6uCldca4Kt4i0goMypCJwktnYHLuOFVgO2S
l6IpU68j2WwfGjy6yDRc0wcnJes4uRLvcltjG9yUu/pucL0jdRXJ0hWfHdItCbS0hhARzsnxraI0
YaPVz8A15sPH1Ow6HgxdOQ4NlrpWhMEzW5qzstR0XWpXS96zGhWXLVk17d5Krtv4nlfSftzFIEMd
XbEGR7gZjgFMNaMlYP6ND4ZPGKeiZEUIdVfzH70y/jLNkIoBvejR2Jj+fUDvRvh1RjMG8yzt/hHI
xILBBahMUPEymp0ZsogUa8OBxPU1jXO0ETkiFpnyO7Rv3OEnz8dJwLJGDZoDaz81ScU6gvhE0gH5
4Fk4stnUDFKjbhdad9/fFujSxZ6xxA3zASI5iMFbEUB/3K+jO8s/gOzxGbCvTwAutzmEwBft26Ja
r7DQDU/WDICK7ujLPe+YwmKCvrLjYqGxSv+jBXGyNmcfZx7GX8UePjjxoXz+csVrZpMrlIPKYEbS
G+EKdl0CoGtl++K7mzqaMfIvb7IYXTk9KrWSQDs9e3n9AZ32ejkzsXdL2fUK43Kgel02k5m1zbD7
vipN1Hks+LGpxw34pRnvm95NHcF5DU88GWgdwWBxIyxv+pWI1E5HngdQJK/5CImNT197O3+wRB98
2ExuE0Nnss/SArL+jZKrBnk+BJ2xGpnWdvt1bVZXQMmr4PT18NaU+1LB29bdcs2AVcLzmnXVg67z
lsnlyRWzjsqa1a6fURLoqQTUSfYTw6YEaTz7V57YpmW6xHk1C/z55rtKfBW7VMTACnvkxY3c5paM
l1wPCWusJUyxanVzqkJY9/E+MrRlVW8uMNl2uMzzXpJeb+nDbM/PrZBcvK+GxxMMALfr5OsbQJKG
/bGIZ6w2mGQuhN5Sdr0MWLZWq7hEHtM4PJZhvchoMeLcktFP4q+mgtjUuYfiBdytIwUb0IrasOXA
OlBXhmbsfDL+EfLC+bOB+3EktVEs5Ccjtpf5Nbd5ecyHEr0KsFmThAsJGhhJQaHuTaqgIB/s+/Td
FOo2VLhuGcxFvQeFnDP/mAx6fUaMKIchtILY0xGX/Zx2LADUGicMvUY2CQ6kKWaSUBWbr82mM6ql
hcViltmfaPhIAEfs/pLmfSH75NxMeB0WMOTgLenTzWvEO9GgfMQZ+FUo/Y6YBIIFqlXIj2qJrhdp
bC78eVlW64B7Z1z5A9Xf4ZB3+N2dU5jZWvugfkG/VkyAnLVANOvNMbyCTrINl/y0Pqt5un4DMOZp
FYNpa8Y9XoNwvwpoOva9BGAFd8FLjqNrr1QYMPlgelJAHzlMoKiZnDWp4hGx606mi8BoFP++Y8GO
8bTqzXuBkDrKZqUlYyEU9lIQWfWKOkQ1oqhAZQfZ8/7EqQj4vlb5R1NgSB2+7KGwNexsNFLF5yqY
Us33hJl5l0tph87kFNG4IaQ2HEfJhh3oPm6/YCexHAl0QFL+bWn/FNtW5QyJUoX8gVbrF2cwDyY+
esi5T1/S4tHmRqVk/MXNsQd1HEwKyuH6PtMa+n5OFQypUOxmeTrxni4/Fj4xwJasd7FW/76sv7IV
kooZAPwR4PtqIF5wRLMoRnN4H3tRNs3tb+N4nI9l8/DQRiIx8UTdEdxw6lKXDKasGVzdQHIyrdzs
0hnGnPYodj0fLEomrHUv/313KR5QGqcEoJfuacDJqPZZAE3NnndHkUheP8KsnlDl/3lk8H+Wpkmy
JSy1MxoJHYfnB6dxgvU9hS8Rol4tcAdUpzya0eiDA0vovju2I/xzaVXZdFPA0MuJy5qXvB1KzeQq
E8zLAQgRhvAcBP5qMHDTV7bwwCx1rQFDw/JwnUQSG4mVPCq0er+krxargtd7czZ/HRa/O9FdCZai
3XJAeXAx7hxnrj+2AWiDdDUQ198SWEoKQm0ozwW7ZgWLbq6HT8GFWYJxrJ0qNTZXvEv8xQHIZYMP
obtZ+EPb94ndnbGunrAqifkHqPajgbRH6sm2zsjXDxE+MEed5fIxmOOAp17zwVl6xGwpHOnzIYjr
R5pzUW4DSptl5JAEaQTYTKyBhvT3touh4NzgmRLqPD/A619nW7Jc+HVGWFoM2eb/Rcm4F3ypbqYu
CNi5I+FdPr5UFYE6kZJj8hTy0P4Svt7EAP/6sJBurLwKanClH5DyFVGciMMDUs9129f5iF81K28Y
exZcGgviZnDphaSMHB8fHzZXgUbUyD8HHZkJZrJywdWkI6vTHt1bEasIZZu/4f1gQqxHDOeMAGHt
gXG1HFd2C/Ttf01Sj0/qvw9R5sC3JGahmcLBL3VUazNz0goB4NOsXq7HbkY1vfUp7nFpvQcUPFps
5z1CFdxeOEOvGj2dp47V4el0OSeJDZUSK/tumVrPSJgNqw1i0hB8B+Ty2zjxZUTu+jBoFz2uhrVR
GL97oacszMQOANCL/aksn/3ZtYRTNDFi/qoF4Q8fkAa4AeTrmJWEMNlvbq1cCLAIhlWgOglpRfoN
mf+T0Qjqr6EPzXLrtCnsvcoAh4zeQKMFGBeLH+k24xLqJL2u5OVKWOqYunUlqsDBRzQSIX6f9qEB
WmL+DMedmdhwnpj9tdF5vWZPXu+ikIbzbIUwXmJjqDQj1OeTg3+Eh2SL8Qm3RjcmfkuQ97CvJAFl
zS2imzLmrVsPMSq9kmD4azcTcstm1nfAqb3LPK2cXZVl8aCDOPgpQpAB7DkYkxEFOhoJtsbUUEg0
n+V9feYqUZh1/FeMKzVJTuobuUCOznH5Ze3hIo4hM3MkgxUhnHgBSDnAEATVefvhZDZBbnSPVWbG
YTyf7qTfJTVbaT/1P3zDOeXHlMxkEIA6Z4wHxcvgmDgMIHkaO3B9rqb17C5qmbNmZa3HPBT9OLij
DG5AAcTIe0mO3xZuNlxLtMIgY/f/kmDWN5QbbASj5zpBxWluh3J1CckpLYIAjGcJ8qs8Fw1yL0VL
Rj4ulTyHCUTmeXWlPfuEtgkS+tqrmZh3PS0TbeZ9CVAgfGwD61dxcC76J+LSFUQRdr5MZngNdx9l
RWtGbrR3v6YrDfK9qSqOnvVobPcsFsOkR8ns+ekB7kvsFFgAPmKywBjAg0VwlQaXBpveMv5gHQ8Y
0Zi+hVooAgsFF6KceD9V/nTFNwa0zcKSgLFNidmchOYUsecyVdErWInrVj/iYmLv6paaROPLQuUw
/p6+NZzf/LL9zHzSYmKVxPd7KskLQjWULT/9ui2hWdvYwoxy6t8F+4+lilLlalEAMT9UdY7aVmLC
4a8RexUGDX+R04R8t4mdLVSxdz8CH23mzzUbWOdlAjmYm6p4yt1hXqKdgaKTPvZogv9BZ59xEE+T
NfHG2NcGbjSG0qdZebJr4jJeBrgciwreHEf16BMVd88it42Cz0TGEsA+cJTtX68Jg4kAy9bgiKN6
bKReAyvfeLwzMSJXTZB7G0tNLaSm08LD2c/RXxOov8C5gYgzWTYM6bbQyyNx4DMhIfE4NtSM+h8r
zmWV1cR6+MQS0/WvttD37lcsBlL96zDiOvzU+mKp4Y3nVOrkVgOLDArkxjpgeNhJpVd3jh9PpQdG
gsjlLaKuRkfCRMID7dkpOcwE0cPOVumpotkxvQz+cUk2uUL6Lyg/qOud1TEBb3mCYwYQ0CL+dTg7
WWwcDURZ4OH9iR+dF1/pzW7ihrlw5cTKBTj0ooAH8B0Ex9Mgsza6ro+NTKPBF8gk9epGq7UqGWuq
0hZDgIlKW/eNOpdPmKHGRCURvup4Hee+G49TM+fuBtTMM9maVfYV72rT4IB/3OCtXKglGHHgUVUG
YGZU21R3NozC2JiLbYrXV0t9/hw+/63yPrRyBtUkd9jHaGShNEEkdcR5y1XerWsE3eBWFOaDS/l3
/b2l3WzM8em3XNlh9RkXJ8th2vevCmzAZ8Vm5N2zU2VtPghZqgp8XzL50qavR7zXc/jYjK6SAV+P
JObt1Y3GY9IB0NcKVyFrtapNoTOP57h0MXZMjzmnNbVB3eyDQp+XzQBsh+wn4cn0sd0BpzknI5li
ciUCyk90e6F1LPTELDx1S0baHOsOaaiYm457+GMnFsuSFo6G0MddyBYhNGi9qm3giXpUzbo5eFt4
9V4sMKvCsVTRjJ4hAMxdQD3j3bLatRgr7caM4PTJSngnRzwsRPyo5Qo6tATUosxiv0Ancgw4uoAb
5t9K76oIqvQBbIkj+XpEKn/L7Egqp39YXorrnwmDNodjAyP19fhm+1ZYDVHZKnwCnkV86LRB/Qlp
6vOWZ7HRsrHODxx0+eYgO3ZLiek8ccpPWwkfTY9GT+a0jpm1kRTvCy67zvcVHBZN5YDRUtL+u4Ns
kI8peXJQgH8AENkVDv4aNHQxeXUlpav+ADxnYCB5B0Vp0eTXY8HSZQHm9azJZaQmFGakLxAGoNwJ
WOc8Wmf9XSlL3ut8uJoDQXP+VXIiDpoEa/qXxCgG8qIUoTLYed4S4gpW1KzfhZAvpLGn+MAaP6ES
RUDTYK7xIrdDkDzrQZ6Zb/MkAMLekXldN4YRipLfUiKvRzFvwwG8ojlj3sNG0YH2r3LiLS/47QkF
NdfIX8G7B/qYBxsPs0aHjwlG6BgzcGxb4y3oZWfkwMHISe/JBQb6kgReF7avWuxA7yyZAOP2Fvgj
S4tlSXz2RcC7faqNm79K8zwDywqkoaJKWxZiI4Xcfzd+QEjnqKSpyqcdcJhx7dCnF7R3k+gYeFKE
bRdBjkFOwbdrc6VaxiiFICzbSla0TJK9TCDbzo82P5B3FU79BO4sxW4TTZCaPcLxIbTYbIq/Iecy
1XixjeX3CDI4q6gUT8bQWdl1NEoS0lYMe9OPJ1gnY3TJGpuh60n6BNpH54M97N6BL3zwadDWzYrA
ESX5Kp2EFu3PmGS/V3CpCNxbScOznRBzKFT24uo5do7lPBMeiXiUBy5I+R+SHlmH7tJaJHyS2U8a
v4DyQnTNvlD51RpeZq3H4BgBh7iP0q11VYbQhQT2H+j4eRSmwZFJWijmxbbLyEnfHtMjbm4L78dz
gvawwwOvHfKQ9lTHpJw772WKxbISB3iomRdzWM6QKoscqwSeoW3rwUbfiyn5edRKYDeEKd0ByEGA
wIux6peUW74L0QcbxR6LpWY3MGf5o3nsNJ5WICEZF8IdFcXFHCA2uE9sJZFXrpgCkOxv0L0O5t4p
2ytWL1M+8rP2dVALS9RajmILSgUXf5yivvw2Dl5/cuceIeT/X4Xk4+HchIK9Jvb5pd3Rm3vclSQi
GvvcWFfIih/oFoIlWW+z3hnYj5zRrsmZ4CGOhLkXxblJ/pe9ey6gkjonvX3QV4IXlD+BZBsoISTS
bSA2GQRxExJa8VcOBS7ADVW+lDrukq05Vpx6tq9Zx4IqW/p4kjD/LGXu9OLT9njDmU7+NnkjX5GU
hymTNTTtRStFFpMsWiWxF6Z0ULS/scdJ2uYjw3cXwDCek8tYLQe8PPqSxYVdpSkLroLwxPN/fFMm
becc27lxdf/R6V53sZ6aZaivhAPce7Qw+Bl7WS2QPVt2wpMPPNS+AHMB477emQnJ5vYNQOKyYGN7
UW+NVT7h8jrHDKNOtoWiNAtNEylvWaUrZL/xOP/itQc1cRK3GChZOnk6OJcTIt/Gp1mS3lh5oLl9
LPkCfr/bln3agjE3kobjnG8XzVCCFgUUZ+L6NprtiWhmyvF2C96q+VhmoA07Hnt5eGq3Q6AJ2B+8
z9NhM4SM18lCd/bVjhd3Yo/8ydBvf9w6noLoh2dnVnvirpp3XW2ndysdDE8FwZWkYaO6pgbqOaSd
UxCTEixDB9ChGUumIOip35hgx40GP+9ixweTgWzbBMnpVdXwXFLyXEAefRuE0SnSm4r+5yvvGrB0
OnGQYM6Q86ovbAE/FsP6Asy+/xXt2XM3tdP1pe433Tjz2ha5+YwfWDXavGMy8IWKkjyk2MSoxtc2
bic6yM4ie+bsA35d2wgV/refw59HIOR+1dvplZS0hSVy2tEhCw4OorMp9XnMjF/xtBNpKaWVszt4
ATey2W2Mh7rjH9B/B+BEC2kaRVCii2gDXHPlQZHhR9RHr5mTE2Stcq1TK+3Hq+jLmE5GkI8O73+Z
ZqXnEqWgFpz6Xh0bwcN/CtCFKPqFBNiuxUDIIhHpRQdmoRbKL6Qnm+IAmfi6B9q72T+IIsnjGZX9
3t4HftEGlM0oSmPc096IPlMR6wHLn+M8WaHqN7Etl2UUV9ffpQ9Zp4KkWk2mBZF2zgtQUzxuLiYf
1yM+4PW2EfE2l7n3rrJXY9SeeFeUKCZkOuSruKfGh6pqMLNqoqLkxJuzzvcReBZC0AGKUziPsjul
HrVKEF0Y1nTw6uPAB4DxPqDKehtJZrSLzOQBNevXdmHxMOB2Iei6ExdmHkSxdzQG31GFzA1I9I9y
g1ga+u3CIt1UFxaks747GYM/0VBPTMmoj1l1MlQl15lSrgjIm/vbkNG5IJKJUeBDXdMCy2DBqsl1
QH3e8mrRiH+qRi6m49mMLEPENRyVucCVUvQf2PwU1bayok1WXWZS8OKxoTxf7Hzav6t9C0whNlr8
coGslQR3cXvvfRJm3rmFUiwey91Gl6W95dgaM/6S44gH0g5qFlXFU5iEUh88mH/l+E5Kvn5Ok8as
RbJX8FvF5RkCX7beALDQgnKM7MSThKSj/j2S1G8wkHnMeYwc/sPh24svzFPalhSRFF+RMfxDKdLW
KrpwEaqrgbKTXS91DYSBRCenKAUFWHi3SXAY7Y3S6B7qH17FZlJ5dXpUIci6BdWVasf91asXkJ3r
4dcBKzVEyjiJDHBZIc27/btl7grlmnA7k1Z6gTfjDbNfq/QwPulEf7AGG0FSphyBm90xTkGBA6lP
KQMjMMjfmVQ3Fx7sTSQTV394BnFsFvQ0MvL5YQoVdSq46+lyDiR4ElYyccdzCjzgcleVctO+hP3z
IqVAlUIV5p/o7QH0TPTpHuOojKEVbdnBp9q8ejhf6otCGvQnkcmI4GjBBx7EVIy3aIj6x9mpDcNA
/yyeEvUhgO0eOQZU5Oxsqm4iQmux6Ex5CJKLMkoJ9k36C+XeMxQ/Cbs/P0JqeNfbnWPl2iWhzzNL
MZTl8RIz8iCuaTAk8oqHc/yP+5Ebldn42fKSHZJ8sJAdpmF3JztGgaOmtWS/xMV7GkGfT2/ocqMn
FSiHlLmaKsaJt0DdhwOD4D7odYLw5OkCzutiRBLHS/pip/0WjFDZVajdOhTNH2zZ6Ek7Nm8hoa9n
P0HtxaejsUeWdsZsFtyIfv5ub4Igs9AB3J1inedNozAWL4FRWILWBZsyrmpFU6CpxLmY8w138ukR
Dv8xjJPYUvNmCxwgqgR/1FumZ/ho+xdGsClYxBnd4qSqPjjk9Nby0b0zY20aEudPZMEbcKOBT0Vd
uANTl1UfPXDXR316y1a+D6asp3wKCutkaUalc+SjZBpDCJMVuoTLK8FOeO8l8PX7bM2FmjL+kifg
iaoi3M0QWt7skBpmH2M5I3EMAznAcsBNhKSahVraJ+tKB5+4CNXyaTAhivD417uEOrNGIRbMdilY
BUf42hOnA5cfRBJBxL88j7Jce2rp9N1E+FxkPl1faFZYPcalPhiwpfDXw3p2j6CeZWR8PcQQssMC
rkbyNV01FKZEDPMrvNK2KSy9ZRfnBLKM7BeEg8HQH5DU6JAawcZ7Vw2JvFEbTQtbwYylq5NZPB8H
hhjJqgGXoqxnxemi9CbK9aMc5rYoAeJZHto+w/OUriF9KyHrImTB2pLBx+PSHdduLgOyG4U8vCRo
n3o3Gx2WQHx727Z1lF2CKhJTi6Qf7ZemLpmw3fDSg1YVPA7PKplL7E53VoXaZ2+CB8cLu+TMWHcR
8UcMsMm8EkNH6u1Xx0+PZNwb+ETz9ilpXwUVMUUcktFWWMTlPEuqwbrZyJj5DfvPM45JUEw2jsrQ
c+PEdhrgSwc7qsfuWpPH7znWZ2OqoiaTUIDvfWMAXETEjwCy5QHcsy+Y5VCBCWZaRcvFkF7U702w
WMy/jCNgb77uNOKzv3a0h/H5IIofa4Cq5f0RKvhak7VT8jRRZUOvbvDq6BDq7La6oNhVNU8dpEzu
6aJdWzkTKRI64i0RPjEY0bzqzN7BJWNfLM6wqcZVJVPwzT8MBpBvhYBycNnicapJODMWs3S+8YYY
HuVozOuypsvu1+O+64YRt9yQ7uBcUTFjDa1GhQgx053tti+7gRasuTXF9vYt9JigSnf+c10HAqoH
85Q7APY75E45lcznqdN6R0KIaKMPrKTOP6uIaUDaNpYERm/9RvQU+uulN92EITU5bf3APvhSiLAZ
lp/N6FnaN/ZYuERhHGGybQDM5IQf7I1eESyTB5E628HBzG9XytEBMk13mO2Gcr5UT+YhPJllnCkc
W8uN+8FRSdTKQOps6HYCuYmO0eNYZBi9hKNRU0tt6/Nd1C0JIVoMTP3LxAZXeRC2UOFnvbEpzzCa
F43NBFKFn7+EvzUAV83k2XaStLfkKvEDJsPtmXFTtgqyxq3BmxaekYtI/cnwbpiaoRlmZQPN1yv6
1XKQQ1uke3Db2qpi3iPpHz8JXmkGw82sCrP1ya05+PGbplUzwi9ye+d8oEDUqFtDNZwpTNQN5fqY
EFM8fz7+6l1nyefvnDgdBQX1fpbbmm3yFeJT7utxmrD+ZYZTgFV/tVTyNj0Tv/iFbsWQhCM+bfj0
1kSPktlTMK5Ukx+IAdGrdSvStCOrKherurRTAJhEvHEVNtiYvIu8bPBBNXFtSQnhENdtR86k88wh
1REf7UEetGjJArYqBSrTlsdlSX2I6M2FqT/e2P+xcDs7vkkOeOZ0S6c1V0+u9fc/6GuqWxaQp/SV
9k78wBiliDb0flLNBbtG0Zc7nCixf3Ymvdmd/rv34w7OGPe8MIjU8mt+wuzdTw3D6nLR6FQY+zW3
v7VVESaITpc0PlKfmgdoBY1oI89iM9jkY6e4MbSKfT6QMs6kaNDK0opG1vxbx9e2gcMP5jja+uq4
Taxh+y6pHs+fpNboM27mHBvVVJmCoGlrYZijwIn5fZWvAAlfFIBO/mvyq5MSly9N3oqaNmkkoFHB
Oy9vHg7Du+0GpsZsMh6E5njINL4vFBoLcWIuY7hLbdtvzT3CnCoj4Dod+JK37VapOjDBMIzQAUey
fM1ZB151z5H+18wsyyOLICvfb5h31+V+m/D1EeYiHWX0H3THC/tJImQTPlYlUL4q7tUWYFWR9438
S0bMmKVGXbJRXKXCcX5DKvdzlvqhkr8V3FTgIpDhLixT0oGnPK4xJpG0JP8VqXSUFt8px/11rS5I
9HBEixtS0e/J+r7GjH4pMz+pezVg/DODlu397o1LSpVvYlEtW+VkZFrwU/Trrn5eC2UAlGa035fC
KkahgK3BlqyPTbV3qW234obEbtgXwQe7FzbqvvLumSaF0R+fZ3rm+XW3AEZkLOw3IflG96ECTlJ3
e2knL/TpM18WvOweKJWSi+s3aKjBaLPYs+6KRMnc1ghgbhXvjyVfQaRHRvgdYn/b0GqF49kq4BFe
6WlPRIkLS8BcAZlYTAl6hKEG3mIuQZWoj4TCWOtZlgoCTbylsAkls46iTguwltjWDNaXfN0v4L4T
m4SVxxo29/Q8siAOmjqNrR44biBQQJAbQdsxZYOaOxEWuVRy1KqvjSCmXqD0aUMfWbDLkrwlh2Fe
hZVLR2deG6mwDewsyysPPJ2amUEEQIWeMQRPPr/bGrHT6SDlwQfRyjhhPy1IF6cJQPmEA8MuTJf4
SUjVqIF2PFm5i3gLHhmTXI2FrE7f7TINBmpseIamONkmAHN2vwbqCy/CXnkJ446Fa3ZZWRpAJ4bM
RFFiUScK0ZtdMADzqWausTGd4vb4pmaERYYBXmau48Dr6OZz0R2RVs68M19KSteOiTOCX+16guuY
OItYqgblj6MjHEjvEW4psJvx0GucCXllxFmQWaTyFmsdpqlcJUejEaLsJrzdFNVIERVvNq0fVq/C
pcll+e2gKzz17Wg1RuJDLsxHyKHu1N0ujryGZPY/w7g932qTAxSGcDxt0+yFmsPxqZ4gxYbun0p5
HwNRhb4HqWF8V01zdjBO+WDWuZz1A5UQdJ/O7XQ2OoBjK1+wmeU27lsakdlQ2Qjzb37NQiHspGXw
aTA6BofQ8gGJbNeOZyidGrdfBGvGOLeNZ30byQKTz46SPhfw0HAQS1LBZ8Kw4Y+sxbFm5VERVEA2
6LKVA0/0JtP/r6xWec3Jaz7Ldy1xhi/1rmd1aJRm3qltZIi1O9zZeCfEc1CnQC1N2K+7TOXTL+G6
RHwU1d3Kkht33wG28aVYvE8JvOT4XFoJgJtPmFSixkKwx6io/b8mWJPjY0a+83awFq4ZRPyGPteR
jK15Vofxg/N7LKcGHdkwvPDEFJkB0MePXmktAzhzV9Zu7ycaS1bHXcw7Wl54FKSo+QP3Ax1YQAPU
pYbu20gcVuOARSzR/AVcggKRxs5ZgzylixO9qgIZim5HfdIOPEadfSMQ40+P9T00W2KH7TbeSEmu
PQnbeGILWeeMsukbgi1rntehI1uTY9EOnIUhM+A+8KeHuIlFoAZJe1PnXC07ceYeujQGjXt1MZID
f8He+L5m1R7trZebgFigmPU9hmqmLoNEiBdKm1kBF3jQKCu2W3a3pqRH5dl6+gHVUYqBaYdv82Uf
lYzIxtX7yvyLaLS2eQy9++kIl0FMX//RHcjgpAS1P+fv2q35/20cYTLN79mRheIFSkBsDZQ+4X86
kymizjpRIzcl2/a5UHz5hDQNrFlOYMBfc8lPqe2bd6IBeN/gCKulGKFeN0/st4iTEBW9n6GFiHpM
Vtxr0miNozNB/U3/bVE0KSRiNLxOBIg61toeVhyikMQgGBor3BXjfnDI3xp7WHyYJEDRAOWUmJYu
et030/6EyhpxvaB7l4YiifV/UrmuPmoNIy9TdD8wgDHFK+fLIrWkUrI/nSSm9gXoVJcCTAoY3gKo
PHyPYDYEGmCNgXTtasgRYhODHZlTIpAqsMiehSAUSeaRY8nzs2Z1QltH3JUcm/GGbvfBJ8Lsex/q
8xp1P0rmbw/VJtoI7bklKgCQpFnpmtEHpkov+NkmYAugOHt5Zm1CBVve242bUDCzLGpD56bn53cS
AgeyRO6+3AmlkKh9nIHu+54iBT3ZnttJ7aKdJ1TzLGKb84wBSqHHVYbqhw8UwXTWHHTOA+tbtMPe
TPh1ciBx5AYyAvr1CgQCwiGlAWcScvsiAq20Syry4+97d80U4Q1kHSF76Vz5/7oyIV2FyY9mOzz6
2WLm3U1bSSZf2PYd6fNfr22u7A1pmFmiwEM2lObC4ChetZHjDAd46TXvoXsAfDPsGTsLrJF5bz9S
4whBUTYZwVezFU+fzncVW9ewjTFt8++p5N/csobneuk5GvrWLhDI863cvGtQwVV4NzXXHeUmzc0Q
+5YQQT2yMQL40RS5E7LWw3imZ0XlmcOaw+wyg5QbDnML5UEWeL97aWg8l6Wnqsc01zS+7z7b3Pxy
ObGpr2xftgIxXCcmysAlvDUtD5NMzoDp2vMPOyhzhbgqHL0BVY63hMYr643DC3oynTCdkVAIeLyZ
fTes52edG4D6vK4rVq0M1RjmaTVMqe2xe7+fUCQoPSlXeruxURRCWNqTkzrcG1XmYHVivwM6+UkV
zF1WYBk9J26YwLA5O/F3p1pRvVPpYNzkHCKtTXQukRRvbtYQEKXRANwow24AoujpIH/dgyMe+iSu
tfIuGzyGdBUQU41hMY8aG4l4zVaUx3A8XDptwveSLggozHBW6FtxnndriMVzNzqWRvMVrOhqmOx6
xBT2cy5G01+yBr1xOzzFE7N069LLMFld4+QheDpEtl+p1RcrjPfn+oEMILZ70aeS/4HJEGeza2fk
UB9ddCYytM+3XatvxIfcDCAc+shZhYwyxPp3A2mBN9/sUx126b5Py5AGF+7T7ZUlVorvIZprXEWg
qwv0M6hmSUlVATbc7xKVJjUdRb3lK9X5CdbsnHnwCz/lmBtGdpGcAVQh36QcgpR8OqrNvIAThiNJ
e39apy3lILVW0NBFJo09cFjhu7yFSS05AQpMn4GZy0yx5ueCpXQGVQCkCnoGauKlNgc3nsbfHVgk
v9S14bV/w/vRgUiteU9l1Iq5Fh8UTOLuy2fgoybZ/rMV5CAlgmugTGre9K2Z3TOOhFwhutbfG7Us
PIVM/x/tjZYU8rqqmZW0s6TZwV2E2yCKLJjeum7kMLloilYnWrbDDMDKgTJuihwj7wYnr+xI5aBm
+/IIdZR3WrNHC1mT4O59sjgYcLe/5UffWfWvb3T1OcwAfrLrrvL2ijxzXQ1TGO7WiJIm96kgYGRz
Pntn4fW3vkkwh7R8TxXOfLRkD9QIR+HuYiwl7An2u8lLsxYKTRtZUuz8wIzWVXWbhb5ftzWnwBtn
6UWbMe04igUGXgGUybiw5zTAFpBtzoK1zX4SjwIpl2UIpf8oSHrtALvXip6nwM0UtUSzVVAIJrJN
yvEQAhEHPnFdHRg1mOvEeK/4CsSXWlWAhKXf+lwE6wOrjNifbkNWL20voZf6pzWJ/HN8bqW3qRhq
Ihpt8k96nYfVxEfmnh7HR47FPdsbZtjt4AmCCAzSHsAUxqm8ZL85491E558fdkdoak6rhR8S4A2H
3+7H06d2jkW0wkgf5nNy1r06naJhpuw0eIdREWEWS1glaNEJIDtHMejXyQ91Y1UD8mFCQo323dTm
4w9lwSGwI/wACSKPlubH8UUy9xn9ybdv2ij2Dn2XZBkhH0pm3i8La6cD9WfOilIemZv0ExYfcyTR
FyERkaYhKq13/8qTWtlVzc3+miv4zeV0nMPf91CNs2IjH4khMG8soSoHeU302PCvCzn9RkFLixrm
vIWADQgb9grxuLoVXnZE4pVQvhnYwTiBGl/LXrtAHihDaDhFDmpE3Ayig4Reb4MOFEApY97Duy52
NOGZVZP9Y5KOjQKNo0OamakBqPE2JOW2+miu5hdDDKDehVZ5BubHdwi24KYaCBWYbrFY+YkFkSf2
0dGAZ5ihfqiQZH4KHBIoNLFfwh+/uftRIY1qmXv1T1wUH1gLR+T6Z3B1Ynt1bPYdXzZFh2El6w2D
U6k2Ne/G6u3beooiQdaviIFus6h1xltZ6269DBqtT5NCQ/j0nsnYkMFWnM65NZo/YxwrnKhMzafx
BuRGuBLtLKcwbMWyQuYpV/Ghln/9NfZ6b+9FzUnSkpl9R56SLJUM5t5ufUlgsFdTUZj2YErX7Czf
efmH8TZLomorDWskABX8bj1N0YlV35py5XC+2/9vEzZiJoaWglm2MSve1Jytr71xakIq6wnXfiWj
lKxbfgi4DbnIWrAQwCvWxUtUY5mAnabAgc8fYKLfTP7SWmhiY/pSyb+wsGvZHQSOwN1Kv9goaEeE
Nw5gfnK2m22fKZpaMDMVDhD3tpA/ez5g2V0OcHf0z/AYUa3AYaIr3mztA5fFOI/rmgMSaBeohqkc
BoxhIQPJVQCYppLYRV5NPRZyNdpj0KxpeciOV61/Xcv/ky7DHpk7sZ0xb7Be2TWj+HsVED4H/NT5
IS+s1KHpflItrlAQyHE9Sy9lXYsocF3asUJdAliSVXYGwNQPWrUKptQvXk1zYt/AYMQ6oI208Q+5
vvwkuEpR64pjPDQw26ThgfzLhWEGRgS0FTEC8ABYmZ5JkGwbJpX4ztRA1Y+/Dch0wAhFSrTUUQd+
jaBM82vq91093shVM+VWE5UwIfaI4daFAQUU/ynHHiAyVDLZ8BI/H3JGKSVhVmXS6wJAyqDEL825
yXkUIKSXmu/yx9W31MQZ9Mr5pRaonSQ9rk7d21EXleLxzrR5wLJ/8ZFSqvSQsDgSPhq+Fcfrrn4R
wkKF75XLfGl+6TG2heT5aHxxZH8oOcCO2U8W21ARUl5wcaqOA294ebt+jPwZ2YTSsaQwj9pizkTM
YimXK2Dk9iTpWOvHx3a+5oSDAxA4+JXbmd1+Ksh66xKSwRYlvq5kcm0heWRJ+8msncKtpOaE2yop
NcGzD++EVqS/LSi+zyGchNyNNcnCHkhWaDxQnXOJ+FhcjTGV7ytgzfvoHMNhKOtDmqPGWXZf8Jvs
2hAqmn16Vx4zbucsVtsHyAVEsqUB7i0QG7JiSEAWFommWy6tef6EIxmifkWF0Esg6eGeAfZmtYIJ
0NdsrOW4RlRo0tYc6DTvW2LIlmEZtHW0f2kgJcOFYM+jonQdO2JCHONyG40unB7qweG+z+xRJucj
ajWnzksmRL7ZknQ74QAqtCeF/Nbcv7xKtGWjsz3uJbU/VDDEGO1PJ21tRefKYWKCz+4M5J3rUeNN
gtM/x3furpECs1XtQ53tfmqU5CgB9vPBP+eNNQTU7p5RfIp0bzm4bgyddgh5KAO+P0UKg/5Zb01m
q8YOwG8vJnCwHfY7I1DFisHOCzsAPOLYTsVsncDtyG7xRFTzusO7tFInP1QHcSTrQJH/SbgCLqf5
304T8fs8H6rIZcyYsPBder4rzIO8eIDoedE2Q+wrtReNVuBjiyGpZgwS7YvSFmhrZeArmgLr7DuZ
E3wfKaL9uasO3rMm1oB9r+tpu+Bq7E3T18FlzWAXYvpulATcJxmvt/PkkmiNYT+LqupkTp3Qz7id
R40SWUBfZLO07hZIcKHu3AUYLMEdfXj/XqchZeFXn6K0t/oGoRrx6Bk38+v0oY00R+2d+LHtD66i
HtXh4FTXOZOsvq158VebrKvULQGuIPpk1j/vNB/bmynSWF2YdkAXhxJxmUp71BUXr4h0XcDwCLuz
dzWcEUhrouPg4lXXvGQoWKALYnGqqZ649L9/IXGtfn2DfKJaz0UZHijM+ZRrFXeYJzzI7SX2b/hk
PtYFzE0bTlEBbKsSvo44xTUeexA1ktSaC9A4ZxUn5ljoQ7C8EOPcLvfRoDvhwFNhOgIxNrHr0tQn
39qjIDh64Nxjphrp8zoE7Ja5Cp+YYhADX8zs7uytMht9k3XMLJxuMlniwxsEL0PieKugNZi8RUHZ
stpCdby8H/FvJWTMDdSYqR7/NDPeqx/DzQfR2uNjWuLce/5zY1Ntdwb6bTcAKkk3b+KFK8WFuKR8
MlhMgr8lGIyo8Gci36IJr3CGIT0dbUMLf3Mc+CUfhwsmE+uzikD5iYdO9TXeC+VH6ttKiBUUVX/v
/QfOxfqn+ZaJntVyD43bac7d7xeG3CxUh+N8Tkw+WpKiwpvkxKvHYfvDaBjhDDIl/fJhUW/Tcg1e
KiAM2hZK8Mo6r2SG9IgoW1oP2CGUSkjxBQ1yf6AhSEH5iHbCHT//qnqr/7G3j51CJyx3Wjyyt7fB
OQDCk7Sd/CGPOJBS11CgH574nZVVU8Xr85o25w2h9W6rYCkIpH6W2hg1vKMqf1bW+2bCEPm4qCW/
vWW3Tic8VFckqZGlwadPz6mEueM11B+BebkpakyKcSEBBzdVyvel80LdifjPoN16JQLbYrARIet9
HXmxXsK4mFtO8mh03Bfqcr6Z3xBB4BNHcR8/bM9sKqGWNQt7vG5+HLadDOyxAcOh/G63PaRx4jIY
QpnjYoIgC3m3FmsbZAvanAt10MKTwTYrPnBuQ/kuVi1SUxUBj01DaJ0eU32MKAsvW4FFY5OYumFM
jN89oeWvkSIUJYveWNv6AmwJYxVgfR71Us6nIzDtYfeN8MvgAZp12da0eEeDIwsyyNkgk8KiE42v
BR8WG1p5gBZdac1ThayzThv8BMwql/G00OHML7TSPFJsdGjcABGUuXqONqWFCt1pLQ20csTGFZH2
YFHUhT6anGVzKWWSqlhYcQT+cOAxB8VF4cNS5/2ISSxTqKe5OKuCq7c9RxVlkW1UOPoEU0oWZMwI
BLndlKbzt8b9vWpKpHiHuUKBZXNpHRXGjnl9z8trAK5FPGMGZIVpt+4sTM3CLOV9FDb48pdEVHv+
jLrjD3p63KvAdEkJx80sw4dDAhvm/JOkxIiGw5u80kEBBGhIGp9UxCjI5yWh6n1clokNdI3Gyoi6
rWM5+3V6QK9Wi24J5+U/yQPRmb/c8PPNwHcCCHTx7/Y+cOoMenvxuJJRUNDdfoEDT9mijhBFj0Qp
urHSP8ZTkwsGywTQZ/iq9XHNuN+ti29Uvym8PgOepdfnP5jgI+SjLMSFD7lCut0R4dIC1DxnK3S0
H3d6vvpQDbSSb0Ys4gx8+wX8N6yi4cXarYUuo2nx6lTE8GrJEagDfRay6aHRKYBdXQAlmlHmlz2q
LBfHRs12tQL4h0FwPwZvEIl0zPqjg0A6/JYLSXr/6sRldWrksOFhbK9G329hFo7+ZfVxDTnbaILn
6oJl+1KVlze9fd7HlXkynPoDC+y9piyyrHrDiY83TkFNwCtQ4myjNPsBzRNmTaMqXrAZxlA6BdUJ
DZl4QZov/aTu8k11TB6XXHxxroJdUJosvmfy0P/7go2JivBh1vmgOQa+2P66jdcbJffuOwGzvnlY
f2ivuWZ3ykP1Wj2osouWuurZLv0Pgjk/Y/NpTY2z+dMj8a7enqtTipUIQ9ilwdSyvOBkhSFTJTxe
7k0J3sFgZ8XwVijYSmnFxW7d+Es5bK+wfbkkz9MDYaNOUD9CfoGFqCBgtnVYHGBRB1Zfg5EsT7uE
gN9XwfD0abyMzqv6wByOyULcZcVirem8NGsH8INrkcWOhy+0iojJGIJ6qqU0jDnBrOvEiSLgpzFC
00f1LH8aP6/FK1XDEjP5TXTcY8BHu4U2oQScSN0wT8JhSsV39r7N16lTMF5DJ0NhOOo2eTLZeUaD
FjcNaoOK5HKZz6A8e1wEpjcweuAgsFvMCOKkp0yXJ1cpCpSBicb4E7jjChmQv/GbAI5iWLFVcFYG
BrbIRX3jPl7JuFpX6MIuUjPahYnbNjMRLFLiZgCqDEV7qHQaLPprif2BT8agZkwYCx1x1xgE2p2i
SWS1dNltvEPz0t0SbjEqn7p2x+nx/Q2ds0FRIcnRfFLUIgHMrV44rnN39tMFyqlgck62F49+GeyM
LIBHcg2BHD1PNEGqcqZ9YJA0+x/liJnIPYASp1TYOfH6SkFjYTNKEc/jcThWLsGtwXadHCR0zYYM
s43y/ygqxFaSgZWmaYo0N87vuCQAdF+6qcjW/yKZFqxiZuWmb5xHrRsOWt7IOsTTEqqkalxI/AM/
mORVqpFgz87BkX/pvFNskr0I4AO2rTpBy24SmUmVbn+gZg9jfcOWObPtySTze+7YJqvdQ0HSaw6R
lb95/CrZ6v8EAYI8IGwPgOplTTbcn1zh1B/n87CaAwDdeQXXz6A6FXs9pZoSwdrL0ljdC/Hb8jCx
goUkRQLgXLlr9Gsr6sXIc+VYpOf99phguSbP/alyhLLScpKmq0zMAlHa18OO32kLfUXxHwTfa/Zn
0SF/RTA9Y2DSimEKK7qHH4o/AprBi7Gzjpt7lqrXikjTgIxLReZLAXUBkA30hoZf0iTRpqSLJnVj
JGgp1S45AfTFUg0R4B17LoxdmUSBHkFq9F8bGLBKu70VqmasQ3dn4ezXtIGCfITytEE7fQw2O6Ge
r2Nr27vn/tJxRPoaWI6jaNO0j/vB8zhRaaUsJCnIghytzLNhSL+QiHCKFhkO9diNBOnzYxpoiBaS
+O8d+OOhegufjOWW2FJ11lYjJmtvrAhIqObEmZig+WWh5wNafFEgkbTWzUv8z+9uILrZgmbtv0Pp
whXRALAlAzJA9OokW2zb5IgrLK/0iET/4+BySEvRz4saQOxFckJSIKg1eMdKB2emL7SSES9Weqr+
3Csxw7Z7PIg+BREDOyQAP1kes5OHrhoLcfmPkqnbiOUHJNt3/oVvIQeQnp3M8Ya+E4V1oOWTibHk
+n46lHd8BNPg9GulffzfxuRk0CP6m1iTd2nbqqwgM8dmXh85EF4Sx+3/FeAGc7a7Iw/fgDzn0F5V
L8y9qq5Fs4Queb8crPBof/rRk0oiPECoaqTklmXSFLLNYvO/xITbX1o3AfriqaUHAtyL9k7vpqvz
MBjitCoRv265SPSZYe84++l8rFAQwE/ydeFmcUsig5ofKxaVd0zThUs1GwjejuhB0bPtDqT1fK4H
PODoO9pDqoZ/okFUkIlxLjkc5yLg3+Uu6COJSH0oDBg43X/8TuVhhI25bQ3J15rDsOl189lvqcJ2
TTr5eywLSqP2jixQ6HFFNKhq5UnIDNmjNKbJKkRiFvZvx0ACEmX6DF/4S9xluoLprfKKPjY5XPhI
9PiGYlgmGO5OB/XVDZcaMEi0RtKq72s1vcon1eqmr0ybopfQpop17YlhgUhzhpI9kGFewEpB4Wcy
J3e5QTvOqGsnhhCQ+E9yYigR7lvGb8p/v+C41+JbLuJYxQcx0LuPBNP49pwqCLRGDmh21urLjH6K
rCSH1UNm5/30uAaAjn1Yxb38K35VB6Rr2v7+Bx/KI9QMtA2mV2HLluuLU8O4FNnsZ05JPC630/q7
PodpWqoAM1K4TUzdDJ1K4LbWkIbXyix8YeZPxCurxg78+eC/OsC/cldj/WGpTrzElf1KgijparHl
wMtc++C2PcCfmpZjGVV1E2h4T1k92eIfHUFiAifvgubXytrutEDbiAI4lFpRZRrY9ntEEqarFkbr
M+uID+ruaBK1EiMfeKe+4YxD8CDnpY5RK9zA8zwM+jZAz24TnjSAP+UsMmYpLw13T8Pa4gu2Tk/B
G+uOkEgImSQ0fRJM3VOz7JXmtd/XKG+/zRFor6Ba35YGi4P7H3BTsoDrz90ut8Z908Q7rHe6ASyj
N1xTGkfESWx6xDWmCXJQTvAStMl8T2FFPDCfroZEgcOUDbuChpKHD5F2eFOwzx4gADaY27Y7gtyp
u/9JDUuN3El+FqYENO82cNMAgKQ4SNE5OiPsC5/dMxB4GStvIcFlo2inPUXvJ0myQWl/M6Ijqv1w
S2dS61zsvv6tXpwZ8xFrkkNzirJmfQjAIao5Wb5tkP4yo+dCZCEHOb8zo2is7BcOyg6YI2L0Vnhc
wyrKjgXZbj6bEqyaUUaj/8aSXjwe2wyuskOUaNewm+iq5wylxWRWZUIEpjXVdpmfA1mRcnrMEofu
BInFgWkHuqBXzjXKIGHJ/x3fXTkxKEM9uFnH2H/0OE42Bt3cEWASM7OqvOmlgZdOJY2eplz8uQ86
hYRlLKrAzGWhsSkbDd6ehG1G9quHW1NEDdR9yUslj0E508BiXJuQMfmh6pHyNxPxN0VyoCEVc++m
2HUuv1o7aa7l1ht7BtxFItJzFFWd5Dg0kjjyEp3QJavNy6IvD+/a1f7keQuTVr2NrLn8kExK4LQ5
XpaiIyqPNDKCsNJaGvyWn1puybQ2/3JiCiBQ/61tACIcTdpIZiAjtBtZKPv0AXpkHtTpkt8Wh1f8
CmN41Tyq+GSoZjtceA1BNf3iTS3S43F5IzXdifUWJx37tboD/rVjRWdEHK4ktHjwfXBBirRbXD0s
AbmhBCfD3+Bv2ibLMiPTbJ/UmikPs+/ZKOCFhj4GwjfuaZ1CDBoK4SCpanbbZrdO4ZQt6Cg0xiRO
RZbyQUdlVvkgDhCoUfOIQA7hewW108kzYqDrlkmB2Eg8iVhLpH64Q8c1eUcxCii5IgqD1HkABplM
0cJvQJx2Y0pz+tPgjrmz6IdyThdA8IwQPVxiB+ZouPtpODfHsPQABgTdXJMtrxUuj4BUb2BqnPIH
P0pE5A/K5L6yPYEjVcF4i7TH3QtUpMxFM46vOVi9ScmEHC2uC+sJUvvOaLdwfFZa1FFiZs8vNRh3
MpTaU9iRZjMbBnr3mtCcgH/tPD+x0k1SNnsUCxs/LSmrDYW9Qa8Dm0lUHSZarDYTHD6tcpWGoK7x
/tAgN0RoT7pEToYCNSdMC8KaPC2lHsrCdQSVTNlWQHTA5p+64WC2LB6CB9ffkow/tDLwbQcQY9Ju
/aYRLw9OxPVlmvonWotDC8Qj8WLi6RWT4at2T0JDVpmcyV6He9bMcOJ3ZQ21g0QHwOKIRr4DEaEI
M4qVE9DKaCDhW0xfSwM6EjjXagzz3erpZImATg+IgOnB3vfvnri1j+rj7MeOnzkSTYXw9WYKh16k
LvKeFeuAYPpSxqNlnSe84LeuFij/f47CVvruIFifwM0/cAXDVmJRoGtQkl0Hm5dHmHb+mo3X76od
jPuSyWdfrOccPiuyDwfsf3cn5C/mkqyZQEjdZzqDfVihnoA/Remj1GVUnLSCsKXKRUMRFxXrQc99
yrbCIpg2JXtbJDCNYFjjRFwdvSyfvLQ+SbSQZo3KLeQSYWXZzrPKt8cqhamy6Zuwwkq5tb+dY8sI
jwnM+evkQ4/Zzig//UjHG1dqGT16TESBoVPo3TNRkUqbEXKrlvLcDe7FPgUjqZXzX0LjO4bwXwcU
pXJokvvsp/Bde1NyS36cirl7TAYzRLluoby3mEnEEQDajRWbKapbnfi/UqZ5Gstn5seXiAo7uYlb
87ftng13XCgGSuwBWe2iRsGf38zu8rO9T9+5zNdgXhOZoX20fz7orYLdJSOnlOW6jcX5Jo2WbhEN
VLLYKt7D9kf75P1cKn0KKC90QkH+667RQ7yNlWvabifEOPBl4YrpRjzAPWa+LQEKWVlZO1vkDg8M
yeBMOVH6ClhJtyOmSmO0E/o0c2YQq8lbufNwevo4JCpDSLTPDtcyyf4zUyv0E+Ia7/TwInXdBDib
B9ZEFAaBize57LnHjMGJ+sUIjcDG973zsKZI9yAq3lne0ChuKKFLG2sRALxAIR8qM4vZHoWOsGDa
hkRR7rZUOVNLqy6b/5IGq6b4GVx4pmInD2RASAMn8uJtU7+AK4IjiZUtO2THUr4qGSPyLQZpYpBv
XPvTDxOMCFwD/a0Lt3U0PkgNWquPF5y5GG/39g+wpbxR4gs9LoNw9DNR7jT+ioLw84kRl9lA0zN9
UdcoznLDADjImcZeiDKn4fx1i2+mLxuOp2AYQ1+xJxMg0U1zdsibYtjmXyAD+2RTOBIttdQdDvbX
ZjRGgPU6kl114WUL/r/z/PhcuAsAh9FnkdCTGSRVQ3vOb4hado3t3dZq5z9LSm9WKmFpjlKe/fBw
1pULA0jCKBjTb61Lte73ZTJUgvvCZJqRa+HkaJNooOAKBzKZ3/1VMv6tSnHh7qEiZlaPgcTv2m0b
6XISLdarLEDT9qcDcsLy6o0kUFKIxcZWVKv6W/Tu3XW9aRAlXI48G4NIQrEGwayhP+m4LZ8yvGXN
tbuGTzDljhMfBNCZaLvTjddDJ85DOLegqlWbh6IzHJhuIi4lJOcjUxDhgCmZQnZTFCp2yFdhIUAx
29Qlm6aLBCc1QcAoQ7JA/m3VKFd8PVSgjxE6wiercVim2PIlRUZ3S7Sbc4rAyue/p6hYy0eIxwS+
S+p30+wHWb561HGsb52qawpOPyckcyokSZcXuUb5ch5d1CK1irW47ll3o598DBXQmyoUx+EWQ+lq
zWMcefPi376zmPk52UXmrZLVOndgaGTeUbcljSVKAwQZbwXnYCNn5ncyyfUSg+0y09ecR2rhJM7K
aBVxW9acHb8LA6F3MwrpAczilaimjq1oBg9PBVft8+icVYg49aTHO2/TkKkUtM0Q8RJ2YejkKBel
PIcKyEDiucgFJhQqpfq82kOdnWLU0degreNTxexQcfRZ16DnIEmnUmj8RFq7PJjyjumfEJ2pjz0a
6sNewQXPxByaggjl5z5u2oZBstvq1+Bp8k4sy7PDO5Je2oZcAmUan6I8SxeLdEyrOHZB0MGU1yX9
T5PAABTbpyUAJIiwpUFTUZGnTwxPCRNEIdBsWYwMs3ZiMwZJ274eN6e1dlAML8lmLDBBTQpl4kWG
wVeJbcQTto/lvVecqBgchw/SaObET1vysB0TqLNrr+PueT2H4gkfpNWx5dUiecAA9VRunLZhQrfg
L/hW1nkfBqYZOgCU7SoS4JqqrMHbKw01rTl865TDGMTPuVEcBR1rMk8nKSY1UVJpIVZtH+B5btsS
hYDFcXHgqBtZ+m8l+gymu18PF2gbGcH6DrP1F/ZgXchTDkMvZICGv+MjNqJW2CASDWfAXNN0FSK7
suUOuB6x46suIyC+FayWq+1Jl1FcYOzYzDqd05D+BYrbThU+Kn2zLSSAiWRjwmxEMp4lEzxZodjq
sBbHciCBxpfPwf7xxS+/sSOlInvoJ90oaw4ViWlSQ5kBkVkeSOnPICqHYZacTotEyBagnxzq60nf
IUmmjSTuPuWuKwE6urBceL3YMQoTtTHFvi8LpXfeuA3MYzIUJXBNidRKju4NWMy3rPWpAZxi96A3
B8u0pyMWvCtx0tOJC+t1veeENOVP7DO33IwbDg89AKRZJz70EvuxJWzw2/t3kuBfwUStg6KZKRpE
oO596BQLwMJjNw5gNxPa9m6K8iihjT/po2vt1SxlygF5gayLlx5nYzugqWPsHOedetCiiDj8/r2t
9bCvq3/kABECxRXYK2u3a1c5w4pKtd/quhy9obyR19I57fBsDbpdS0BstoRbnLRrJTwIXBpHUcRR
K2sYQyvSGmJAH6YN3tzcdZxEeoZgntu8cT/aexEtIeymHNdLkLOuEB8J5BFyX5v8vlEiYpGhpEaC
xYUcmou/gcInqxpqk1rWE8Amoya/cEJNQ6HtJXNvNolfxfIs8UlOZBInqAQc3C0w2+6KpWn5GzDT
dTC0nR99Iqz7W880zMaa/bxK1AqVjaFdjmye6YSeVv4uvnGi1L3NZesDOzxELeSGjWECytfHl5n8
PguuaFndKlFOrbXGg4+B0T3aNE8tMOSWlYPghDFJjsWR8TuQ8m7cjEEGRJJPX8f5tovisV3EcJsu
5utUhu+VJayf5D+ABtgTAmVuBJVfIEhEtO6HJOY6WWbi6n70ZPs8kunGyZhHTHNwoHzvzCB8m3ZO
qkLw5wh/IyRu5vye/KlSS5aBbUVspjcnjnu86dbtobiGhcaclNBENE1MwJA8JY038iHlnUNXUxbf
XGgGmMWF1VyvUJRuSZrsOSDO7PxnGobl7JLBBiY1aV1mnT0IXhwwIUriMuKVv5VLVpwEXEf+oNpA
F6DwPveIeHD719bAM0ufCAEIavfhAGnb1oAI9jEQ5oi5a9fkjcQGERA0vKmaGiC7UwlWWA+79q3d
HR8OVUPqAQhlCeiKJTSyrmxDcERPehAhT0eOlPteO57G+nBEML/OAmP55vst/rZvMiQRjjglXNYW
4H2AIxLVqxDDL/rcwBKwsiCu7ZFIHs1MFVNEw3lsISFAHxI/dHWbA9qUhXEwbSxLxMmAoG2jI5PA
mYgEIHUWRyBwIU2Hw1BovzxxfsdwrMPEQOGly+7hglvahW7btBChWbSG1Grhkk1Uo0DKRdRP/ibo
hWkkOZMjFusmWr3YXjW5jGv0D7ctjLXu48vA1vIfYF2H0TfZ1a+c+ro881J91RvYti4sbUyWPWrS
A99CHT35x7DELOMfHCoXF5TdtKDwe363QJgHKtGiHxiGiP5vX2drp73U9+WowYEKY0qA+NUZUVmU
FnXTNPFYJmYsu6uVtJdi+pdvRca4rFSkV9nxdujJ7CEBt5gmEkb5Nv09WHkgJMrXB6US6xZUgtEy
qLIKFR0Rh/Ygu2IQp91seWnXalGNnCdZlASUY9KEC/QAoMU5EX2SRz/7hddDGFZ0ZjNoVRmk6TZa
d4e+ny+aoQgi+ivamFWWzcWxzrLamP+X7vP05K+9tY8bkqX9lhsjjyfoZHV998IAv0p25aAlQK7L
bmImTfNgDjzhTp5VKpSYgDMYW4kSJoS8hHZLpdS0G+DUhWBPow+Qh96byYBy3OoMQhEk36/6MlFZ
XW1lW6E63ueFDCGkc8FTTa00GWPg4Vntg6ryXMwmzqS+svNY56934lm1KFdt1k6VUXZdkEQ6s9mi
dbqw9rWDaf6l6Dwg6rEg0VNn7osqG7bS1IapyvCTeFyRR2FkmAQFIuXxSLPqBMjkjYyRLCWkYuoR
Wx0IcKJcyeHhI2MHZxvyboEnMam4qwvXEfUex6Pp4wINO3639hDYkokEfXJbBppxgmeTHtyVjHfv
m3c8G3m5p5l/B3ENlsXBs6ti4XBrC9YOH/GrRyHO1xQGRwLJiXVCqQKaldj5OaJgG8tI1Q7HeJCH
oO9UNUHPnb1YaZKK+ZSTuVEjdS8dwe9RGbLQ+O17Z5TA3vG2bmKwb4t8+fKWoBfS928D9yLWtXKC
IPJGSUGVDdZ6I6zG53+Mybs+8xJIhKJlt9hvcTeGB0ZqBCCVOlfjglQxlVdHxI/LVwK21vKCVF4P
0fXBOccILwrE1l8lt2Jl8GUbGsBp4rqQv0HU6rtCg0G73I78+kH/mia09kqKQHL3ZadUCoQpURnU
W68m06uEgRWpmOnbpT5ze9Sas7RI9VJoqnw9qF0GwbOYG2cDjySL22GmkpdMfWtYnC0Xt1TWBZep
EGB7DheRbjBLcJlmFrceUYzXM+PxFtvUkKSeoFqhRLNX+8F5tK2MgJbSQJUKfrvMWF+8di9r4F2k
s/lvCmLE3IPEgh6TFBvIfG/ZTgVUMh//MtO+LLGgVVuPwV90dUG9Jp+SiMUutt92ggM2y5NEaviH
b+sCEz7afn32lu+rXgvUOuT4j++6fF/Fqroar0p1B8u0SlRHgfy+V2emuvUknr1fO/n84+5cPj1e
tzCAKIggkbk7X485mh0xbR4nbgSWti0b8Yh2MD7LNux8mbAnHoZTBypQ6d/2lEmwjgR8w3tZTDCp
MZ/jgKrBzXv7KQNuEaNtuRtBuN2lwP8Y0ie5ea6XqPNEQVE1Zz2nCBUaHcf7h8dO30rxhpSSLYnY
t49+8Xd7JoNHfocqsTCYgW2nTDsFVxr56GpXPTd4Z+arjyGPuhPNg6JJR3MQqcesaR+anZBKH0Yu
hAQ2EZdpfTcJrg2IrVoyfEHR62QY+mRznin4KXKF60XLqrR9jIgoGOe53QUNT0sZu95ozImhIBAA
+mbWIuTobjUMnK1DlMEYaQvF5kkGc7IUAQI1//NSUAEvEI9eDLSRQzhaD4J1FtUU9FXU5UO8hFag
66ck8RL2rP7n2YPWLnuBTbdY371RjiRdxF7LmVA1Uq6u0knr2s6ISWM66GXcFGGf9cUIi2f6BoKz
9G09lJ50Vo0EW23gxezaqo3FuuOo1mhsbU0C1N82Vo/kfcvC0pD7i+jXklvbDCLAQLnb2dDi/91X
e6KzFZ6fEGzIFUxjtaPn/Lneo09HIlfNcR6ay4WNV+iJcIPR0wsL27WunpbYsIT3Y6adBpc3zcXE
XMkGqLIt+3P9AtS9af+WcEQAz/UAT0fhnesGrdiZCMrWA1PXlAq50Fr02Mwso+ToUikTmWcuw5dJ
USZyOVDQ9olQrrJhoSQQM05xYCIhdq+smeCwd2zmp+R58YtAaZ/iWRnLOSyq63Wy97z0ugjo1pzZ
yULNf7vO+VTRkQPCYU1qL5cCA1wEDWz7cDQ6SO6C0lHOcDD8TTtuhgm17fwwZT2NSIeiSkqKKA3V
IhLXAIkeaPvGrVU6k5D8kNwvZB4Us4fs2gKkoB+rNnSSbeNxBA0uq2ijqDaovdQh3GYp6Gn2yFV+
N/EvVmcyM5xmeQQ68hjZInQP+QLvmJeD5CGT3GbS3tbqEHuB0FKbV0NMXphphBmHN6oMrd40mPBk
ePQXH4SMxYsY0Rf2/Qw1zP63IJW9dKkZpfnYz3VCXuwl2s2Sv3F/GALDWezIVRC4IxGvN0vvArWU
QoJ+fsrl2zGF/1zxHH8yW/D9YuRXs6nb5Y8uMEqG929y6v8V4I+7tKvwosVzH9rNwZ7qaT1eHrIf
iE9GFkzmC1m03dp/FyxutBoQU+2XOspzrN+/GWjDFaDaN1NYKlVAhI9qfVM7KaX03hXvmoJovVSn
SNqqesv3njfW7u8p61RgO62pwl+HiEciGVH3yhpm6qEfQe1fI0hz7t8IZ1OfHjYGggHC/i3bt691
ad4rXackoBOPzxRhidUdOHwVM2pnUji96LQMq7QmeUarR1ebMRfT9TKiidGAsba8ezBLCeGelT5B
/wdeYy7PKouvUlIeZ1+zypVmXjSLsBkmGbAfqHU+VCwnGre4riWPJM3yuYPGQgRdGfGnPJPPJOKh
+yLjMVKHtkQXX++nDqo1rXXrfz0xdx8zKMgnt3pS9taPebdxa/nDjIsKuEf5cH/B/AHt7iAbU1x2
+0q4gc5Cu2X9JjAwpaKHHujcLTI/gd3roCyEpBxs7vxOJu9TeyCL63xjvXuMJYREHUuyzSjD+q4N
DHfebanBicMNOJ0iCDYzI7BRhFhXe6m3lwwJD+dshoL3VZWf0ChshkLrqJhpN7tI4FzmoXrrYnXE
3bua57FtN/5kZJc7CTxNbSdZ9uHJG3NutiuRCgg7GuN7qPKVDoVFLZqWRf2xXW+XcAYy9o90QuJA
HchzpMickqj67rmLYR4HXuEDAVx2vP7ztvGvTo11Eu0QRQy0f21NKzYlxTjNWHmkwr8MCzsyzn1+
PZNjvsxVw2CxJO+rGkjbl5ouCCEauazxWFoxClolONViU30cxOvdLUNH59HOlmvUlJu2yl5bD0KR
wCSr3UEQ0TWdLUiLvLxTx3Kfelmktt8jwd4E570PxKR+V24xSViiiJ1XKxnTTN1CwEY4hfg42ixG
d73choyf1DUnU1ZIG4c/Qo99Mq2vF3orpi++hCANZ1bD5FuAlHP1V1DsinTb+QTo8fo3PhtO7Ojz
n5JSaedIdCrMrQVAupJWwTAinkt6rvCllWzDLyP7SuvzFFKghKXUQaxn5WvKyO/k73tJluVBCsjb
cPeDzPsw/14kWWPyZZLKxYtvcWR0fRVqX/sM5CF3X3wgY3xoVcjqIvyrScRL1XEZ64qDOu02srj8
hShqYOggV0dSpQrWd4iSmS6e6f/kMsZ1ApYwfc+HzXOqOIGV8zOLnDWSgNRFp2E2uduPeDylD3Qb
MZw93Sm+IoDvdQYQIfzg6BbwFIisRk5y6lGwauZPHh43lRuXDAzLDSZhIBmuBzr2wl/HNO9VYhUp
bhvBoShUkpF/arEbDzBzTr1YYi8f5AiL9OU4oC9qxmpuquLTLy2LwIPKG9fB15zFSK5F3viul4zl
ZWwxL5Q5L2SkLUQ1D5tNtHyn28esHeOqHIRFyH68+pyetrOWnq6kX7RBC/OuR/GpYrUB9yEjd25v
EPR3I6sTPHqG8ZGXJOFtJ3Q2YzZZculrebv6qLdLi0XCbVOSniUy6iGRf/s6dBrWitNrNXUN7A7J
XbyX4oZdPUknsCOE4wxvhgaq8bmbRW9pfVWp/5JGovjy2WKN85gusN8On298StGQhWRye3JOMQEM
PNZMmdQFpQAQHjUbk9aqhkjalJtPxUkoqukI/5cGqRgderKSQRSpYTRKkxwUpdg8LIou1iAJACD0
7RQ1XJaniq+gYuHfg2Yu4FFw7u60jc3in0+YoFmh1mu+coK9ejD5SsbWW3cgHsEJ5nRy3uIZhwL0
avC6KZu3/8XOzKMxDFttQt97HqhEoGfNcpTz6yFujYo84wYO6fogEtFnXOsiUI6Ny3tq/Lksbp7d
8ZTEQClCWZv0rsG8c6eFZbau/fHX2/TOCgZg9ZMSHCTzfqVpiwcZir0b9CMvVHMJNJ+dQ9pSCx6J
tPu3bZ+sOq0hVcKU2mtRPhXUmhLAq2GY9q0G9rCmf2Vqem73zV2y8F5pSBz6qehSPaK9uUJHLQZ9
lOb7FWgjhZ/HR/py7MRP7805ujjJUEaOHKSzeU3I66/w/5tk8Xv7QIFK9V4KJONNRBcrtpwQPdfL
mAa5gbo7774VVnd9t1jFXhODSuP54drXtHDJyXTd+xvOf1sOSGynKAqTA2aOi5qKMXIJZT3jrH/E
BGXhoWzQVAirCil0RS7rpWwxL3GlEGrllonbOqlh5YY34tERTLst21jUgmfSfWvXNEbl293vKUAN
jLyMjcAng3Ul0h5nlE8wZ9Du1E0/Pe2Vbip/HT5SdC9DIkBHYBIpQKF6TAtaTebtL7HP1/rhKuNY
p4EUqCDutROvIAUVvJrTkCAQVRsUBuel8CMvOgB2xUEYFG1+vODRDrcYow7tRKQby5Hiu7ARl6od
tas7wW4dcexIA/hftWLJyAfft1N73rMyp6Yj3AgHKLLKt/nyxp6IEvsZW5iuspEGWYY/pEZu0KCF
osMd9uyHWS5uy1KgtdrJYwUB7+1naOMSqpkpLX6C0gkupCFrOiZ4pzpBvmNVvKF8hiYCIYuuRw2N
KIC7znGG05CWzKn2dubDUm9lkThKtCR0p5LtdepydOo+Cw1kX/4jLycX/cws3y8cwKwSz6RU1d0J
ZUzsEJvc31FTOGq2l8LhS+v6nPWRkEJ28xTYTcOoDF5lzh3mKF47kR+DE7PgIGnPN8jASYxA4YUi
venDRLoT1e75EgLq6Me+EHHVZ17MbknpmGI3mq1TbNizGkschPeg6tuGKRNxV8CEGs+J9URifRtM
B7OUB6xWs5DTT7eeYr+ArBsAgllwxP0teUx4BCerL/iM7QhBCg5q68LXpb9RdkZDM7yTXvrG9NDm
8J0y+Y2SJzT7KxfI1G5qLzp+Bgxm6ZPVjFi7VQeUynxr68Uob1KCinbODilLpeAd7P7QKH3YEcO5
9tqgdBBhwKqdcPTHaD+aY+Uq3IfJmQXhqzAiYdqia8ZlDgF3FXNC/SXdvRqA4cQclm2CVdc4GuCO
IwDatGPs1GK5yuV8AZSEQqTqMbNv3qkoOhF148QlprdLWVsitC24l33KJKBqCvD+szkq/veJ9FGq
jt9ACNCW6a8/2sXq8HJr6/04uI4EXQ0EqZAa7d961AdqE8i250+TJN6EdqcU7mcAFZmEGK0YdpHD
y1sJy7qCRsY6bQbBf/VAJ+P4k7BVBBoeqeDXa7/hplweIOrsSAZYYaIqqG2RuWzTBoxclk/fwYAH
9quZBTsHyaMzXJYld6o9JwCXQ4KI8nwqfRV2XR9QHwRvJc4X6DG8tX3VHgvUpcFtdXwIQgyN2eXx
kQERQX85NsCBssCWF/2pZ0bVAZKPpPWYdrHqmUpihpzFQ2PPWQUWeoScNeOqvupWTyrO/la2vemf
mXZFLCTM0mhPn8UHyobd9MsFRpJPs6V5lswUJeB3CNBNwwecBVorlexdk/VHKXrQG16XoF80OTWR
S537DWWun9ja1tsv3twk3lKD10ULOoYfCnQU2942TVDdDANgmUfluU1ddppp22WdwrCKGHm2E34r
YIduOBxhZeHitZDwNoUpmkX7Y5w5weM/1YwYEmDtxYS0DScg4vCl6hpWpEljxRhBHitSS9zEEi8m
ghgTsAmqkYQcN05LTXyl09oPXITfdtg4qfMWlrHPW8MFj7GQsLxUboTXRUrGhQbrwLldJaEPco0W
E4q6IRPF2RAZgZoZXbyonUD/DMFCQ6Y5ETnDZLWYcifijtRQ09Wka10dTu9DQIyzANUsUx93pV74
DLRqOYoW5BfGy7TNtsg3ZKnx2kyHhyNkJFlLzKYZEHywCCmcJO/L/vlatoK8cp6F5Jra4bAz+XIy
EbOX1lhnKpKvdYTWCyltgO1gsYyyFGXUFe37qBtS8RMX+GRjWG1QFfrblbzi73JEhqlmeIQ17Dh3
mKmxx0GJ7YNOEtMyK8x/25dPZkgdptJN4+1uwl8QV7aNktjXFRfkTbS0LblJlDumJfZZ+fsA8mle
st9r1rz81HyHCY5/Bh4iFobKo6I69EJsPl7dGfOV5j5lSpxKt5UHaOGfF8wax6nio815TvZPYVkw
5T0zpy8t3jO4f1lPTm3JnF5dEWLgJ/HrtnoOt95b40h1AYQnsoEVPKiIbWScCtt99izAOWkTETkf
Hk+CIztumxZP0mfA0bAdxiceSl6B/f15a87tZwHtGELceVUdQv3XQNMcQUDEt82RCQLWk6NKLRZW
fWzA+ELpDBrYASIgxYtXnWeecWsWSZD3thdLJb5nkmRQ9fIeGkdHLdPdCQ+uX9fiCSHM/ra30M8M
x2b85cvcvSvyPw09AQrOVzQyPzTS4VQPzp/+TWkPyVaeLws2EYwCdBfpykN+voNHSza2XXMMUqzr
QmR1mOo+OFuBIprEa5MjU+Kt4LpU9RsaOjnyCuZdN2Likl0FVOflCAt0uh9/r+/IqsfPk7Gbt9Go
0aG9xK3sE4rU1127PjujFn36iSioXUpsDEnG51K2bi+PILFvgU90unqekr0J01T0nMlcaMYbtXvj
4lnqJihEwe+rKAsCrmC4JCfpvRlfsWUk1m83RVXkoe4trjiEgQCB01XHmVZzYk7iUrhCP4FNcbtk
8V1oDwaV6Kmqe54Bkw+4QZcnEuPUDfWCA9Nb65h+42mAw14cVy0qE1rmQm90EAuDSg9oHTdLXPXE
yKCxAs318vcI3ELBOp243M7f0YMGGuBntwIsv57oYSmfp75CYTar6JtKH1SvHnnH+NwwQLWsTkMD
NX/wKPFe0vTD3z65ctF4L8UP24C7bkKmvGhxT58b3clhjrU2MXpYa9oaCZ6pBOeBDkUxNe3vueje
OctBI8LaRzJpDAvGh1ZJ4ChGQtJB+Jglutn9UA2gvqd7jA625Ql0J2oaYgkVN7uFDb66Ia/Hz124
U9Lw2ee2CgO1Mo4nQ1dPi+ZmLQU2LenobDy6WkCk+C9nNhPIqVKQShKFHB/Ve/v/sgA9RFzadNrK
qHME0p1J9+rPPZNt3owMuaqp0o7HdPJ1iz56Tr0j6Hyfq/8IQDjvaO8ap4J0figGyQdvn5T1pS+f
YgeqVoLKhsQ9AsqhdGlqAXG201+kXkK66VKycGCANP+3nMN8wh2EOGSUAwfzXakLQQMAsZOFopfB
NPdimyuPDWQrFVPKbXFEsTOQ5McifAOhkrfc6NYPWElv4T5nq63mdLVVwiZpZSIC6lrMruKNIpE6
TNbT9wyqx0aW3brvy8i+Al1cVMdQ1RmU0uXodTUPORZjH1Vf5244panWPYthr3HqcvotVMZbV1xC
rZ+GZEVD1c9HSheOzsJS5QMrdxAoSJfNk5Lk97s7NTjOmIMX1KQnat4WLNAYgf53JlE0ecXRl7xV
CTvEJ9Y4Q/rOMVSXDzL2mhFX4fOpbyv1EsDzJmUs15cYerTSh2r59LfolQhw2av2A/AHbkvhwH2Y
g6ThkQLdek1rK6uuXLUYA/ADZRThh1bwkG4M+fYY660fLw9YNq+JOmy7KeQWVQNFAoAeuZm8/YnJ
h8V8UPsg7HdFG8un/KbLmowpkzwzB7i2bHkwOg98CiEYJk2fYa8SlrqMA2ClM+5obo6urIiAFwyO
WdP9Ae37Fp7x9D7pZ4GMz//dJkKSsne6oGf6VE4Wqblgq/NuEk1B/9J3AaoVLe/6Y9kI3pCLgLfk
S9SKldRHMkeQ1SEdIVhO+0V0MWywJKKt1zvngMASLpobe9iXz+/5nif1XOyktMO10Dz/QXlz3SIB
S/L2mV97jGazUHqr8/iUBtzjWRy1AT2MQpMCqAUAMx4eYL6NdbM99bqDKTihuZZOyEW6iymiSysc
BhbNNm2DsKvKE/1/I+4Z7txrLwMVaB7ySZD6R4M1yNUq11N8rd7HZ7NZj0iKZTWuBrHd8fQZI/6y
g79Af2t5P0YYbPnwOBxinwWZlGCbX7TqYH4AvMQ7ql1mKjzspV+wzQzCYY8PL3rGvac6KDlGA7px
lkpH91NSynTbGv6CygTm1T+tHbNu/QK9MSVpJg9SuPS1qPXZdYBlQl3Cj79L/RKnTnw52nBp4d6y
JCSfcjmTqZnfijMSQfqxEugDq1QF+XUEM+l5Zw5l1iMDcJFeimi9XShdwjTbjzlADQmUfYG6w3iP
1dyohy1PE9JGhXpuZzcy73dOywFq7d/wV1jPPvJaVCofinXAF1jHhlGCPYk9kVMOM38oacsOBjLl
uuGYMB4SsvFlQU0Axuq5fClWiqV+T/y67Z4BSQTQrav0EOA6R4heINZ14YlgP2yFaHuYkj3Sguib
B+cEN3WPtZlMIrKXmj9k1/t6af3wbzwLlammZo0wc5vQH5n4RpWHEMI6x6sitqBy5HJ7NsxG8kpY
4qP0/l6OSX/OUalDbNp+dMJbdtxxUdWe7DYqJlq24ZjHJKOYA5TPJhpLnOOyv4giu8waSxU+MzVK
X0Cu10N6HfUhdmxxHwPUzduzAmUxktFvhFsAUccJNi4vhhagdDF+pUhFlRTTLl6IcKonGYktn1TA
laM1Gmrjo3uV2iaqXQn8+0ht5VSGcxcMk8JWa7aRREhZgtCcxPTXn2HLvYENx6MgYOSPCIVBwav2
A8Lyh/6L+9iUBsv1yVI6tWDc6w13rLKqX/dFN50p8MP8aa8xavFattyZznzVpTl72NN6vv0aZpOW
Ko7u2oR6Or7+5gfZf8EeVSfVOqN/yWBs1d5i+oieCu+o6Aa4ToyB9sqj3hyR3Lbtmf85LmQ1qB4N
Y3MnrRGI9+PuMgvg4tB163ZW3MA66wWTPmK14QDcQN4WKQFvtgsSEuFNptl8UQj9rK+hqkWhBDw2
ftvgXNI9bGeH18iv7HDduQmY8pkO4FF7PDuCVr19KOVuM6m+cNjbut0TA6ZUDdUcF4QGAqQS6+65
9iUitWR6tUJ8CGdSTMEb72UOmr3hvZrfbmK7IPzEkvG+0h0BEn0ft19eLx0EnfC4BsPvfKCUQ+wn
zC+Xeh3OjHuzPySl+7B3HKxcNe99nAoIexgpTumhwTnNxhERhJzm+n3X/rQEVm5oMNz+meratK1F
Vv/9/sPM8EiXMEQ74clh0JwfiiTJsmugyMMCogeUPhjFojsW+ffxK5PSBBky33tbslm+pw0mx1Ue
MiN4AWIWE9mm5FIT91oJGPVvVKuiGu4iYUbUKCHSBHZNXB24vOP8ImAZnyVtXBAnbbi6D9+vzgiT
VTz1+di3pf8itWEael1/KlXeTDdRSPyUft7XiXsWkv/1IqeS/uq9VHvf4FNHmkT+85DFV6hJTzy9
tntBzXHm8RAkREPZAr/axra7JzCCv792m5a2AVgIL6vA5gOOjaCn7EASW3V/BECBHqgXqCfoJ7Dc
Wwd+iKbcA5BsY/OEvRRq7rHXDtql22SXStWsHclTKUK3/NjciA/lPIRnV9FfgLqg4d5TeSsC+stZ
RIMriZss0v5uLA9agk862xofQ6cj+/+jR1k6c1jeGlCry8nWCzR12AVxYeBVnlS3A9BrNqf7HXCP
N/GiYIU9JsbAVf3ClZAmtP50RPt++G/mKgsE85fMyJqocp5rvj7kPtwtR/80IHviuzvcKnv91gXx
j0+W9QeGLB+70pqTU/Y7AFAfI4DXP1FeCATErlLBnhmEfaujZSGPhInooVVsvO0rTHsXhbnuX/qy
ms3nmnILRrPBy3ddBUX4TYhbKZGCSO1sWmo4CEa+vv82D9DWIggQV7ffSlM50Ena7bW2UvLBZzd/
S3W30QHtiKcMlDL432s6V84hJQtrzCVGQdxNOeZvC3uwTCGHvgTvoX1kShvapEllX4S+L/lurEkz
96WywhL9XU0g7nsSLMO0XlJJMHbgkgsQROffBbHazEv1Zw28fw9iaO1A8lYeOZKqx8Rhz/xtVZPD
9ywawWREGWIOtXSZiJr2+TPWRE2hDEURdi3yNHXTMRbBaLsd8HJTXyXuDKvBeyAUbomxAZ+FqRGL
RFGhfrh1kpYeCwemv6793wSKPWs1iHWjd7QgA8bxEgv+IN6EexnFMpo7zlToIl1rHpLMwqfsrVFn
EO4vG+HO5US4fIsdr5AYMlVjU12NXL628WZiELUbgJ0cfSsmlXTQQrAgYl5q01aJpbyqluO5RHxR
AqWc2UEJxHmc8RJkFbMAMowGi0ySGCRMo52pk/rMD6biKCSDG6mVBjWP7RnMZwAv6tRHB3RDX7En
wk5Q4R94gurJlWLPoPuuLN6mkTrCeyUQMwMmZBrBFAN+RaQGsHNs92h/C0CTt8l6WLWCSsLs3pKr
eXY28UkuGoLRrqemkLiyLNJyUY2OkQFIKmFZ6I9nOktIH+RzjrrdjetU2UyeVotWnBbHgMlk6xqz
2NVT0piD9sLsOIjoniF2etaQVStKbfSghYiYG9As0hU+E7os5APElLuQ0TuOvIRR8oQOTkw1owqf
WCokoCcbuK1IT0jvlIKfnYl6r5m90Q5C2g14ct/cRFWOyrGoW6I3bJI3SR5uEVngRaT4R4quafp9
L1rwHrtB1oo6GIGKOJ8gMTWdbCcRlK4Z6mkOo/tNULVfx+XljDbG3oPpLm600GHXQjAkCmw4AGX0
QF/IUDDMqMKVHo6xKgDqXdbLD9lRllBxcgulm4dCyU/Mmlg+yBZFczg6qorkEpqN9cUCYmR2AnaJ
v4Y3iZ5TlALALJSMFJTK7fXKa/B7ZrcUPg5BX6GEr9s2RCFnsZYI10kh6DmXBDQ13rFdImWtPTH4
KihNCO7LupSvIRROzjeNz/i/WLeu6u7PAoY7Ef0NnynzZ4LXvC1n6U42BCmVtHsnmEYpxaZTgJBq
jyXuNxwdrzHX5WPFyf+n0aYjtKBlZpIX38sibK+5k/656+MilMM22YIAS7xXhHMb1fywSLuMvhHn
kBLg7XTcdMkPEu6IrqojVFg06+x/3eBxq4M9GR2zIyyrBphTIV9R0H9MuCo8ar61WCfz7rIDjGty
Vr3Y8Rgx0fZdE4vE4c9ZsKU6tnSl+28Vr/fZyehkTAJWSXa/riHjv+9hoky8JPEvKbkt1RJaEOfa
wpcjjmLvqtrPCzhC9akcUaTfJa5aKXr4XZ2SW+3ZBpiAHjdEMt/CNHzIy3hZp5qx/xHeoPv2sB+0
jnnNlwGkyHVIIuyzTNIEE2dIe8aaNpwgJF7XPQhBz8SxtKJUPNfpYLYwsoeRR7YbRqF9mLyQvyEH
TwgRNpN/lwupf14NgLyxhb4AHkkhzD28ZNIft7ljjDL91+WC1GocnkQ/eQtYTIsV69nCZdDteub+
yQ3GHwOPxcqkc4jikPE+uXfmFK5VC1J9umGbSeWIdxB7pJdT/ssqILen4KGZeGkLdakGVCjsfgnI
rdoF1gv+D82BorXLnkK1D4LBX9dvoBI2Du/oETUd0DPxF1yUxydhWjIdKA7lnHJE6GDZO+25tW3y
mOV2ZP2DDFnLEMnl79eQVuJqCJeenmy1xVuuYgKGc8JyynDeBoJ/5/BJpEJTV9tqE7ZW+wR8V/B3
2gTUXcW/LXJJ3na0WacRoA25tCGG3RWfmOpIg2cfrooSPTy7dsPhMNc6r21UVJbnwIikAruVt97c
CFhDggWDId75FQZHoGMC3ag975vCskfDczlFs+8DDtRHsYDEeG0ZYsichqcKh0QEmOQedHhtG3Tf
KIolGxiFecLwlfI6Ul/h+68p4VD7BUVlpx/F4U6FhG2zxYiKUz2p2BAO45Of+FrChNOuIdWIiH3c
IOyM/a6QlCuHkoe0Fcw2KxiStGoj/vb70pKM0dAZObh5OJXgQ0dcUlV2UBOlOrQF63oW+9z9kvDt
Ou2U/rJXd+sHVlg1h/Xe+l7Ct+4lI7sb8xGyB3fIZLufYbEmHmHKvZv2qLRTOspPlteUm45XjOPQ
251jW14r9CRKPSDg9s1U0VuYGIYs39I7NfpgIadqmknvn7eUS13LCEMmv3I67N7cVFBCW0uVmhFq
e+/JvQ3WO/CgtaARb8GBDLmINrcvho6uCEx5QyxNL8p2xRI5jJ07wapz3JMVJ2OmxRhkLC4n5iBM
EUVuX4HTJD9meYpdyUPrOnlfyj4nRhPJKkvZcOe+xF4AiuKtDER3Er9IMgzq4Ydh4qEXmbqCajfM
hXOBFWe0J7avbjVC8S+MPvEVetUJX5YheUTap2we7HfrWnaoKXIcxjKsVq6cIdn7Y9TZVuJXXdzI
JR78LtjzYMoYfPcr/Wk/wLTBmG9lJVNLgr+/hbhLrcur6f6OJvWly0QEBXC1LLw72NjoxUpRIrcR
Xl1peuXn/lXW3yPyQv2uzgyGM0DIUDTQMfgDu0RfcAm3NUeKIq02dKU9h18IdbuOSMA/G9UD6sgp
myJmdK9zSHWH9w3NFEIMd+jeGvlsV4sg04izMcca8HJo5fSOw7741Fs4p6t3MnQXCKddYtHuOM0R
pPHqAxUIHELrindTBl+3NkD2sL8R5sqCwbLM6C+ybAQYz5rk2yD1JyWPH1bN7Xr94tp8bBzSA63n
I/vfGSPtfL2555vkaLwMidv0oGtxI8ONn8wX9yN8Dd+5lI2agcag12RFFTAcriyQ+db0P5VgW3Eb
X6uZQqPtfPZu3xrK1K4yX+BoEYK+1ySLxnjMz2F2M6DvjSDOQ+wTv6xXt/2ZOwOv/SjtUAiRuyQ2
hLby9GhnTJJmCWycXkky8f9DevXAbl81iU9ak60jC1ZZOvamygdhP4dA9TCfBtyh/fWrod6UqaDL
njkNjD0pLqy8o5lZiyvkYUxwutIiz97MXxcAu7/KCvGT8VGYjWv0+2tXUuCRDGg9s7PhjV70ZlZN
mnNvhOAJNR0lTSSaSA9mm46n622fRXn7CzJd/5jXwcgzrFXRbX/VzvQ/+KVKxa0bJG4mJOam5yGK
O2OlD3/6Sl+qV1qxFxJ75a+k25DVkK24hPeX7Z9PWPbWF8Ae+yw0KW2docZCRbhHIwC6yGKJI1Mh
+w5WIyiGFmwfz5WWl0uwEv02NzcJOajxwZmUB5+l2S9QO3fyJoqVn59wbX9N+M7k+I6xJbmisHgb
UxM7Q1Fn4OuxZgrLMk01qTnz+NmEO78gMiPqKTIs763dXT93k8zMm9f0AKC6z2lSiMIUEnJNmB+L
5Q8ybNVBsP4p7mx60n30CwKRg6mY9/ojesxjSiZWbawDDpGaDOWauoOcwUC7qefDZmaVPgSLysrT
Y9RzQwycnXG/7nt85DaKdBCG6HUwUqGsEQVVjSYTsaAXhEO39bR/I9yUkpDMTZM/Jh/ZCgoQFB73
d86O6pYpg0STJfTq3d1codImGsni2UdBz5v15eF8wkLiLMghr/ow25meLz2hIy+dxnoniCnOtx3T
f3lOeDXszWbbeVk4aasOvZV/Q6lY9qR5cjQsZZZFip/QZf4wwdZhrBdiLwvcGnPFcWmrLQyZxrhs
oJFor+g1JtltaOzLcIPOnla4CLn0+9k8YHV3xXinXle0FEi4Z+XsdcArQCZvhvVQg3Quu1bB+FTS
7l+nmv71rbBXS18stB6gX1J4l1F2jHsiD+1a4iss5IVQ8RizAY0lt6QpDRLLPNghvR9qZB+LWzuN
p0Etqm4kyx9e06kMTEkFt7iwAd5JdzduNskWfn6T0VdmvmQoZu9Tzw1dLVGq9IOo2wnZbuY68I1J
jhLmsMf22JTtA5UX+uqwDLPnuR7ezsodqm65yHto9RfqJqSaUH2bb3+VfrOTgN51LoG4J5NIfWrz
3Ob1cg0QS/cjy6XoHQSNrU48eCq5AXMh6W09B9PMOMtcghiB9blQ/qeOVt9oGpuH+20Jji5wJaGV
o71Cru8HAlehXPxJI03BbwB70hWYHyAraJqon/phmAXRAXjVdUVdzg+mmyoAZgJoyo8Um6ya7BBc
Y3FhDAVfWzLwVuejar54lMJE5khg3m8CAK+69wURYwd0nz/AmMuKbiMqFrGdNKIhGmqsI4xXIEOd
fZc9h4C5EptKfF57V+cBX2JfNYv0uzExHs5ajuYv2gfqYS/UJwcJHAWq00EeBhyig5iW69O9aSkX
Fn6vK7xKomBT/CLqd9W4sR2YWeg4X/0/UlmLAuvGHDEfqosDpUwf3/v8+EapeT5d7SROe6t3sMec
v6JKnPX13e6C68DdrG1IT8Fs/hGgIUj2GWkcsq+wCpkQAcAJpL6IYbGS42J5XAImlVV2B1ZCHEe1
TAOjdVa6MMBFhyXnF1k7q9e4XKZUoBJcSgKVBJIPygGXaoFBqJQ35t7HIPH0ArIyhNQYKBN1YRzt
BaIeySfgQi3trJx2A69yoQxMf8Zcnxt8Rlx3hIFTkQsl+gItIdyCdySjwxkvn8k3HKdOGpOUn9Fu
tlv+WAMMxnti7Lgw61TfUHYIdEwltuOr1Vc8qyoyUd8r7GrWdWhcy7dgaQVTX9Nq0/1Yk9escMaP
WqQBukk17a77yGlHhNgJoR1CBq9lA8PiaBvPmOVbS26rXegqbKNxbL1S+3PhfRFjt2TnuzB+ab6X
91KCQvSMKFo4pFbMsVQxmE5T3c1kPKYUHEkPfQN0iPAcjhMRQu+g8ekPgmghGjuWbTlYQ63jiBa1
oC08L/GtDpq3t0LGStmvvQzqLo6ruve3pLqEpIqxBa593vK9Zl7Ch7Swtcs2eBA/0kT45RnEi72V
Cn0M25Juj6qJ4qwXV0X/FaOr3BMvwCyHFU8Td2zZxCzy6L+876h3QYuDhKa1wxSDGhxcqFU2oSgS
7rmBSKY+thZNlg3Ds9O5XODiSj9NEUcQ2/yzHtKTSkqZk5p6mv3YeJEOGg68FPdbBpoZWvMBgOgx
6OC6vNt5APKaEdVw6XGjay4GeiLQvKTGsnML6Nt24jVF2oTkvptuBmCVw3eVMw2PSjKP9AQ84PTn
IB0r39jVz+h76lXcUo8EiuYA0AcxuKSFIaqgdA73ApQkTgDWvne3Y0gAJsMPg+Ej2402OasU0l9t
ypT66b6rhpca8Qro0HQARykCo2p25sZeMQC1jCCwdSAxV5kWDOcPb50XCAtoK+H9H/Bl8/4CTCGp
cCob7acg9oz7sbLGYncHC0AOkZeyOeSH6ysgcUQ0dQAp4QcJoYCIyE1rzKgCkokQtUY0/utvmeHZ
EBaPMgESg3bMItljqe0Pcgj4aZdKE0QU4lVhUd4EtDrvm8UoMxgPnnnGTG209DeJLpact1gDX5EI
c6E3j7O4eNMShz+vxyarsW0tnQvyFLBiyceud/F4FPpPcLl//oQR99IbdJu7PDU+aZwUPi3wi7Sh
oLCtasp0iGNZpBt1fqRGp3IXVM+i8pXWg7KcD5/4Fhp32tp/lXFoR7gRw8PuLwwNJgyak9Ub+imG
3QwYWgzG0E/eh6FQqi8FJ3Uk8aTS2Ue8pBzHeWP4n8jdNxw7IykSgTl+dcAOW8PxD6H2AYUGMDcj
3mghvByscbYepvai/CvpwAYAzz0voEMr6cUWhQAJDYdip3W1m8v/tcGhk5+hFZ00JVdGtow6Zd9t
sxxg/qcPoR1aVmUkjCLB5sXU4x3hLcAKvjI7Bg0/lwWNE/gnETUBouKwsGTUUfgSKHk7TkE5lM2L
aHyjJ9guzfPMUPmESCahkGV3ODJV7xFRbJDWC0TzgaIipmflQcM+3uo6UYNYCgbj/1gM+rlhy/WG
3zShECFt+GApqp9+zGvo9l8GwzOOxATp1uqoDPBmmAMG1lDtX2uvCxMmQOPHGPLT9efeS7wJ3rgT
9dLY1IOtiLImxiun0vRqog4IWad6yyr70LKd1+NeNCbaSdxU0KFLp78b0R1K5kOs11exIvcNJE4O
iDezfSw6IKxIQIZCHgMyupSkfAiwV1thqA09QHtFpmCBgJ1M1xww/xjwDo8P1tpU9W5F2cvK3zxH
cJ8Ls36rn68SWrEcJ2PkYVnmxFcUiKRvoh2RLwX5ZKOSPIPCWIHILuVlmO8OZgbNMCLPZ0+lV7yP
vA1Rhxq48U/3BfbEiqdmhmumauK/Am/cfLZlLbciM4A/ldmx5nMLLlZbSA3NdMnfBRm6v7lyZyoR
Scyd3kJdESLoTMSEE1V3/VH42ZwM1NnCMi7XkjenuqDdI08c7GRMHezDdxMdHaWY9u9cZNcccoO0
Z18PZVeyZ9t+Gin+wXyrs4S3/9fxjrGyFAksyBP6gTTd3oNXeQ7ZwO+0jR9vK+F1k7+6XlsjYTqx
47NbtqRTGK9East9XW9IPwHZK3W2ZelYzwtV4miVxjvQ04q9zuS9nf0SUm8ePfFB1Ba1Td/HApmf
WpgIPV8nuqty8rgf1hqkBGEUYiEidQbl1AaoJuIBvGmpCCeSiso/NaJXH+6XXcpOrk7UVHbKtWAp
nT/YXzM+LsfEkYiCk7bk4b679S+Ko6ckdY6I8J9vLdMPxc9Izz59OEi74GiuksyenNDncpMR+1G0
S+Mw9I9qwyp1/mINIvORayPaVLGuhqiFZ5MGtSbLXMJGplZWhw5UOeVsOxRSrEY8p/xjsmJgVkNT
iTsCE/RYiADpC/G5MXaoy5Jg04ObO6FEPGMnyHFo3N0Kz8npInMJYTUZpWm0r5cAIAK5h12PUt51
MM/5+M63pg5JBuUKyZGj7hV9druJktcGj3evW/RUJwEc++JfUC0uvdeX/fTopgpat8Kc6i6PuPJF
8+uuGu0ilt0trNRokIaC/wjPLwI5HJ6rYMpwzBbc9VOcZS0408ViLkuZ/Jf74ZqbP25EhxYOlyzh
BJavmoDhvasHQP+olEAMmNkQrry2mMHD8U6z44LlIkgWETRgec89RpudLDZn3DaXb0OWMLVOhUI5
PP6RsjpWSUFqvR6FXk2rymIRxJ8uohqzz3Ru9zPzwsaoBnNVMlnI7JbaOe6YQ1/CnHAKYufcUVuU
YT1f6inY+buWQKTY4umXTwVnl8UidbY5mku9nGM+iN7ASU4r1j9BkB5h685v5x+F4ROpwwmBbQKs
qh7CO8DHyvNtDbsHH3F7D7V4bIrDqAaI62gLI3m8vG8IVe4fAFjSa4wvJK38uhGgTXQ2sGHbsyl0
n10Hf839TGZfnYhHplXsDiDln2JwCrwY1nthmspfMx4v/n+v0FEY6gmpsAycyOm59RwEeGIZldeG
lbqQARt3IkrfGRX0wULS5Awzv6BZ6QWHmTXpgiaKg1IQ/fTUhvm5IHHeaGQFirB4QEkvIWTJ1cyw
UOaVH3T2ImdgA4CtIyjVjRTlXVOCypPn7A51Y/MCpYnLmbfM0TewRL/RUDQerzqFENdYN8aiz5H+
HP0CP2n4vYnjqBnMnRwBzhxNO3BRO1BEVSPMjif0xOrjG9bfKBNTrl46Hj8E7yAbLCUDujqbWeMK
BMW8nBswPF/ABwsQDXyS5N9N+WNCEm3LxAWKhqik3tYU8MnM1MHgyewQdkO8tyA1Y7mF3PPRV2Pw
nxIqf/QZOR9o68VcvL/yE0czyLlMePk4eo10eLgL12YedkMS9xl7pjt2QTxi3HeCpileX7Dy8lRX
Pnoobw2/4Wsjbh0Kfb+4GxhDgmJl0qUIRY2B+mRj8KEG5i/VpgNkyxLuI+HZqMG6vqPhtHZViPI/
4kxiCbKmSOLZ6zdouEMsVfqJSn/AzCj6ubVOIY5eXpICUFfIDh1WNQ0ipPB7MwkpdkPskuyY+uEn
GTDCF21U8dr36UI3dGzDFdtz8thTpAtjytYfU4RGqPA5WBXBYrsmp1njMmaXbAehMvG1bU+TdqjS
f1IJhm8foGkkWjOa14bo3pKiUTz8K1rwZx6heDVb9xY3bOgnOPLbmyGD1HeUGSaibqf027EDqP76
ma/oWN4xTBmhe+n/UbOrRsOrtTU4zdG76jgLXZZ6Rv6htbtZCoPaviARC3kSootWkKEy3NuQYytG
W/g4PNTuicxns+zaKrCBxOtFcY1n16s3mzuCIE+zqKvqX/yQVNZou1V2tqJLyF2jRdnns9wliSYR
4gwUO2kQFliaeTRtdfvxS3HZS3gtngynYLS9yF3/dKkyhLryh2wtMz4XuQv6o9395/Gop8dBtkFN
QToVUWqnOG2X0CgNphWCNL25oOQ5onQEFlM35dNZ0zhe6a2k8cU2X97fs+mnqvv+LpkbPE6nLxil
6D1lfxdPzWEu5oVDs8eiq9Mfjm1ztK/AsUojWuAinUUyfos+FXQr3TgNH4qCAxK9Fqd+kHjvhL5s
rzIlTUOv9HiVhlx+jJ3ghcgVpBAEzoHnrbFnGyEhu4T5L1u0PlYwbYnPqMJQvXuLITdZo0od2Kpa
krJxLmbRk2vFmv/zE8zMulxPFEew2/XBsWErFj7i1oBPoWwPsrLDfIWhfX3CP7R1dwJc19E8Agcv
utKUz5EfRqOFSdZGEH4nr1K1ZUmqjFSth93n7bwZJlgUVBIUKoido0ewojpVHb1GVUBS4P/+/vFH
nG0Jp7gvpZEDCYs/UixibBWrVHYa2bcwsS+TD7jMpGOvEtAuuz1OZAIqAqwZx0SxxLjHstIoT1GZ
wTVLRoLTvZUyUPG9Ay9dLzay0qZtTYz73lCJIWG+n3cKKC7LrMeAu2dJFnMDka7ORd/tUlpa8trk
3ZQ3Q8qkrlQoFsaObGDTpRCmiNmOsSz5Q5IaqHeC1JJD6X/Hu5Ok1UXiZil8Q4OzX6vA5BxGoyYI
X/U8LwoPv0oOP/T69oEAoD7GLvHjp/A/2SwnkirVwOI7qMEg0IbbXWqsUkV9IzmGLAWnmyhhwFA7
TwkS3jjD+usPZEUJzKOlbnAkVFEO/7XkAT08lMIEtetpJuUCuuPd+n9wJ2d6hW3VUe9SiqCGtgKA
M8+LEVlJLopZl1s0nj4SPVcExK7BtYCevY4crzPcavEEwmKmB5yiQOuJJ65adYronMAn1wg4OgkD
ZPeQrkNpLThmMrL3SK11nztE6tGuLBa8sc2MicR+4JRU/Hbhiar9r1xZbiihJVr4wBbsert2CB88
xVTucAkOkKIPfd2fAqNx96K51zjNdAI2uOjZdcbe44rE5lSgtvdrN7adz5a6umWcfYLylzq7YAEc
Rna5RXZ5AqFP5AkFTwRRElpzKOEAmd4obYiJrOwp34Cs36ys2lC7LngdoXbWbDBRKjqdiCF/ri/L
mmlUy3hN++HPhDC1nmzvwSyikvGBun6DRAY3JQpwG3Ovrt4FjkSd3zsgS8wHkHXSDe1KXJvSJwO7
5Cf3lJ9Og2A093GR+R6FFxZaJHe4u/4xOzO7DFbm9o17m/XeL8LTGikc5rGPe85UiHXCJxrsWiTP
+mWSF7+uPF4sXxHaNplWY8Ng2uANqN+wYtObFzFggH8gOyFggh29emDWl1UalVNiWuEE+4wOwfK+
EKSETwCsDwEMa8DI3vjsUv5h4Lbw6zJqus68y25OdClRAHDqmUQlN6UrzG0Uj3zCiV8Q90XZO9hJ
UIiDDKUhAyXcvhzkdFpwG2VSe9FvB5SckOpNU8ngc3ewT2DoKtzTcLG0+HvNXTZUvMo8HJCgMFNF
00feLFIyAKqciHF1YJfQVMkwjFInuGyBhErEvSl1z/iZ4yG4b0daepTVEv/kfLHtwDjYiFsdloqt
Vnx/lcLbnbJ/MKtbnqYUowW1WvkQEthZAs8mHFE5uACb99T53kTLL8m8bJxIpYlVKlUh0YjdrsBs
sESWUf9sOMRcoDOrl51YM3Y2Vr2MN1JuQhFtfs9WVESrMvE+GP8JNK06dbcvMuoiS6urETKRbn5Q
SPC+7z3dFv5d9BlPmMXb3p4bS3gP4rPY/6Ghq5ZGEWyTssYk4CHWXnlqUtiJ//JuSg+xYTMpHzWP
cjSqdFNd2e0fYAMskm07MMD8Vj/LB1MQ8eFo3CfBIJq7VWD0o21YuadPyPBfcDKz1Sxrv+aQ2aSJ
5U4Lliu8o9gs/6vodKCNSrHCoz/5NckxcMwp0Qxdq1DCfk/+E4uETIUGYjyrOJTneu0+dT7QGaXb
6zADBxMEuMW36erlfbemBsEkMSsW7OA/FsxCBxYL3gOFN2Y2yrU5l5QPYURgrilStDscjqR+RDaG
4jcDBWNh0FLpFqPRwQld5G9N5058K8xgVXvauYE6wqfOyTH9Xd1/neU5XRXCCo+7MY0mrTU5wLqv
1DU1cCFJwDFGCJgN0fXpkzi51Jx8w7aJsmbzzfHMI6Qmkke8Y4WQ/8yNxw37glnIkxbZSyUWawTl
1kegW36AS76AOmv1p9u7KXBtjsZHz0WMy1C5EOk7flFYFgh9rfUTBQ8xHkytTIVjKDQtg5Qg9eH9
Bhm6R54GRi4oogCvgns42Kfaa3HXskDtoxlfZLzr8VbQ60UQP9C51p8PFKE7QuI1BMzwYB/qki51
MCzRo14aw+Q2jBAj7kbEk6UIe17ajoqTI4nAyZkfLFhsj1tXp8OvxeH5fX3RGckp1KvEZzTnPNPF
RK+pQ/NHgCt8QjrSf189S84vKCiLdFCJIL1C8MHP+Rq98lUjptrHelUbc+pzi9Re6/B7TyPmCyY7
xiybqdLjoLPna0oJXSl1ZTgcjLY7XI87Oa+UvsB7xOsVtlp8RL+RzZlhP/Uxrvwk81g5YncBh3SR
qQ3SMVJWgoPflx7/udSq/1s7mvpUYRe51nsB5Xm9cWBDI0GIINbtuS0RUO1/RCFxj2fsz3Ij4x8h
r8oRPs29fY1X/u8PADLhsZYaxK7VPybT4xzTW6xvaCsLQtsPWvFVinmx6Bars79OFf4Nz2d+DU8L
VUNZ13xr70CH/KNl1E2gSrfheXi0McEsoZNyhr5lf7nMmhLKIabD8OeliEsNFLldJb45bAT/+T6y
9iTq9zYF92CNxcbh+qzMnnyuMwhktp/dmNpxoGRmh4v4NgzMmhE+SopO6LNc8+qeYGs0xmYNLx9w
AuX39mH9sWroZxAwcB32jT5ZaTxmOmNc8oM6IJYAs7Pnijku0ZnlZEvxVT1J9yRFXZbII4idhlRC
TxJgmYuko0i0/iYu40yH2QjeGfsXBt4swWzglpOWevQzZo9PNCUzjc2v7P8kzqr58hPD7Dmo9uAV
aHb+EnuxGFgAGXW4YBjmmP8oz6O3faAd1xkEuj1yz5F2e5I+EU6pdbUL0xE0X2rGvlxOOAIqARkU
/A09b3BWLh+GfIS9ioVqR4QCG7cCcQVw7jCBEsLvXun4yN0IVpefn5wtMz6tBZErxTnDF4EZJEMO
KPftZv7PT8UjdPgais7p0xGx1e8KMyTET/tUfAXZeX6ELaKKLiSPRrP7kfvJe3wDkmIJT5utL2y1
81UVJvT/wlSSNcVZjZdnXgFrbOQgRg2chWUTmd0soNhyXmTNFyKWOT97y5dz7uqekSTgeEZjYZuy
shL2y6hQFSfusQb/QkMAhPHQW1E24iqhso5BKMdSA6JqW0QiMgDRKyjqhLdbbQa91tFqglnh4AVC
LjbbAJFEKG7BF7rfIfdLv+UTdyfY5OVySaf7RM6BwRMPcPC+hMamlO9qMqeZQJMfEVAuNyDlfHHd
QxqtKXgV35uxX/UrAwhQrJ7ASSxvSN29+L4e/PaUUxg7eWunAeg+PwSXWpzndpaj7mQRyZeWSNcW
IuJvMXwI3t5nYbpIf+qbCbYq7EGTnEs2dPneeq7tuUVcB3cVgoGgL4PxqDgJEb2bzr9taYL7CRdt
dfWU9j+feD5pju7H5EKCDqzh8+JTB+A2zsRNDgsPFWsKQpLKRVVPayl2MivUlg+3n+eCsxgJR+rW
cSFAUVCEETVg65vcU4cZZSdDPfrhVogSNpaIIxagr1sAX+bGLqoUvlxEpX8gEG07gk5ZwSI54eqI
0CfrRYNwa+x5pku+wNiPZxFVc3376rBUrazqAoxNhAcMc2yoNPEvwQ4os8+8vwR73A7niyyUvwHQ
fr/XFX9RxN17JOILDcCjZgAazgB3m4Ly/qn2ZKq+zmpAIspInky1RpEyY0K/MKtTpW9XMAJ2tgRf
UklD6wskGlP2pyugsjN8aUB/e1dl7u4P4U1/duMA91akcnnI3MeB1870sGbXbWgoNY8NfXNzY/MV
4+Mp0OFJtQ9UcTfVjX1R/xTJvTjkoyxSEo8J34WBpaB3gj0zT6LEqt2EPN8KmpTiO3uuz0tm7NYU
bOe5aU/Aq97fAn1zBj+esJdV94f3iOaIn0NBzMBoTPMBtCtXpXn5vEXtFXXGaQ/NxzHXmldUUJrS
FGvmc3J1eF/QyUf5fW+Y39bea/y9CyTaecJkQjytrnwVLoyv36hkYgFPnBf/gHgqvsKBomjFD+Sx
pLFYaYHwWQxLYZ3GhH2b8XBcAJLkDqRzilT2qIvFHDC1EwSInocThA2EZNpowZJim9XtN1UBniDT
Jays+RiQR2oVcd61kMHyzZV981zuzhrU3gHG+bbdwArvjOahEJW/i+PteunBX1gcrWwZy4+RtiXi
l2E6iSW6N151T0DRd6r3vyUJLMTBnRgRu9VIp8zByeV3mZtkCgubN0eNHhzxLZovVSFBVfu+AyIv
NNQk1iR1WR/ctOjWtOtG+99iJUNC6tDGrSZPHhYep8qTRP/IpDaa7QqIt4NRrqtLqMbffsW/eSVt
gTraJa/QhQ7V6Dlzkq4Z+E2LqWAhUY5EPztQwzWHyEH6MdnLdlQ+4YQwS5WcvE9YJsOOCecvYfrX
VVImyRD8Z/ZkKX6j6GHxa+uO6ZfARcvekH4ucMvVbAay/qzTVQ/Yp1SI1yUDAaXY1xJxBWvApIVa
0R86EVX6jKrB3yZcAgGk2XptbCouw8PO1lQEZTdZ7AUYUvrcGCz7XC5u9NkVAQnHvftsOQrAIg7R
GR+AVsUgljCCSkHHIX7/c06uE/i6z4aeQoz3Sh9u5h3maNQxydP6OFFvqZwGtr5QUCH5EZ6GHFyO
OAU5qlCF6sIRPujoOv6iAZnpcGcQTf1n9ceufeZty6nsWl7RCWtp8yIhgE7Pb8jM1yDe6+51XtxE
8VHmFpPtWAKc127vaL3Xt7U6KOoe5BXKlutd5OvWL7VSEQXyzG6UpJHp6+XFsdtxzN3XK0OmnXeP
WqVawjN7ATCqZk6apW9rbPNlgkUquYDHzTSHkutjf1y/oBxnqyOCv35B6lNLgEM1Z2FU5IrH2rla
s2qGyH8YrpnwbDoB/LTFxZcBD1lxLLVyuIi8UgOYJ+vKqckSQVeD+CtGad7Qz/wiht2luAZqGvWL
Pqfe28CXRr6E/aKvEcxjrIFGutkaRUIR+sRhTajdyedd7Y845Qaoq0WE1jdK2ztEmjO8tCMmxURq
hKS8pYzFK55td3wgN0IW8QShxaBZ0WAO2hAtdchxWbN/3a3jXJoHkRYeY6rVnb3CCgn70tpKa6gY
PA4f2oZhfuVzbahi07R5EAekyt7WxMP1Esj+u8oePERwJjUhfXjY4R14C2o7UbZTLVyTaINx9vjT
mCMk0s/DqxJ5/xQpkAUpfgsu1/fLq5dHg6WMukT68A7puo2H1dQf4iWj6ZwTqAziLH3mT7wn+ASf
PMgMPkZUcULDCR6nSO21pPmdz2u4HBTiSiRvvtGmobmfBYJZzxoMCcpiqZKuO/W3J7rDIrjNb/6V
ZHaRxj5jbcWrMb4ibUQ91J56xNP5/qexHZCcRYhx2rTws8pD7Xvgvh/BmhfjIGI1pNgM2nsarjXp
jG/sMaazXgK1YUsAsIeL1ky8/WaAwIuysUC4y0hnBaUqrVtXdJRWb/BIV/kIEsZRlHX3H/5bU5jA
bHqAMWJpPiN9l5HOX8CxNYZo2n9yicgk8eCVwf6CVYuX1BSkILAMB562Q+5Z4nzmw57j89do1yNR
MGHjmm4TXfEODI5u20OeZoivyjqUj/jl55wB5ea+/yKjzfgqLykHp9h0ymtWYCg26r8dB8RLIvpq
z9kdN36lEAzZAKudgrsTEO4rgvkqDXdGvPUkUtXaXhZEtO9JhQxKHmerdlT3/DnW0UlqqoeYLLfk
tf90PNf2CaQI9o5yBekb+He5hisNbcuJ0pHIB72kxc0kwHO0/tC/BOXqlvSUQwhvXF1/FEay+l+v
vwzopR8tsno29pLaZA5rPuRqEDxClj8hWoOi4N6joEX3KlKo4SP2iSNEmpEi3I50xJv+8kCL3gqp
rHHPbiPO2yo328KiOmYERdILIfgQvQfefS3TuqRit8LHYoxcXR/KMXN9IzP2vHfpciQi9et/enQD
JbHAlFRC7rpRln/SDVrW8OgJNFg0jCKV06BPYOKvGmBO/jUMXMr4Sdv5rTCayTnce5/Llas6Uemf
w8AfFE76OMItmVz5iKZWPaPdGbx+BWZoOxv/1hPMKK9u2LPCEGeh+XwqO/z+ZZfjQ4RIdDCX2IKj
+uk/3HZ36ZgxlabPl3X0e3eugd4+0c9XqmhoW9W5IKpA/SepjjhrFyUQmoEhWR1EJ4fLxmOpa6h6
NIyvt7ec91hytxukkk+mWk4iLZ/xrJHkZB4E59E2D1bNb4BfIR9YN9wG0/rroKmG5btx5krvXHkG
heZW7kfPW7VJRtTemUUceXqJ2xWBokEH6hEAxVFKnithaqjlFbyx4OjJ3WptuSYGRaSh7rt0GSAt
9+cGD4zsQr9Gv0rTc3EdiiG8JvcwRiRZbXhTed/zpFru2MtZ59TNwbwlN7z/tXd9NRZLTSnZLsAA
qZ0TQYYNeZ6EyqSJcJ9gQQO7aWIptdT3f8YAB32a73Q7RiTezm1CnPbe2lrjgs28/UhtzDmf2W9V
HLIy2ukvKPmetflwdXVGntE8UvbXctw7/N3mIGH2wTgor2ayrX68dMhCSg0sDBFV9kpFgONWaZbI
So6E3MOEIKNah3OGDJOhR15pb/kuvm2Pib13kaAjXIERoSKF9uV8KAj3tcU5XmcspVJmJFhRj+zl
0mtOM3wf4vxwld4Ue/y/IOV9+wz2GbF2/0mqzKKbCO72uB4gaxyaOBIY3SC/WtBTApE82DSxDWnO
J8VObE7a+un/nDXndXoQkO222caKpUDYxARqXTPghrSbYkDJgTmOBgKgjoEF7tPLRP7zteHhS+SZ
YNm+hbPpBwqY8C1LRv/d8D33A4oLI8h0IkvjJexUKmVa9KH+8agmtVeTLBAaLWcX7XxLR05tL81u
/wOUbQcTICDWx8NT5FRKJ/jiQ4uaKP5WjCbcBLIlVbT6FOZwNLJJEWK6zqtQJtSm2SSvJTHaXFMV
BCrAa+SRajZC6HiGcZJg+vdwkaxvgSPaWkwr8SQinAiEi02d+Lm6UanwbuUZWb7Sqyy0TrAlYWBb
DU3kNS9qJ6vmyY+Qml0KY5DKL12tcL/fb+K04Dn8JWdRhmpGsIm8UH1ECMGtDvkESuPvZy8f6Jql
kjkRTuEUF01g1w7G+nRyRgkxq89UprX2iqmPAlNweNF73wZYIKoyvzrVljtjSpo38tNyQgNq75ew
70U4zVNrFz+VCUgDwV18h+X4lsBtVzid65n5p7CYlyl8KE3Zmi6VCX0tHfwVdp7qlW4reBwyZW6q
tsrUY0KDIx4YNrHugNWyb/1PFyNmuas/nGDpPaCdZIJ1llu7Kq1hKdbvXImU9HqkUWhzMGnQ3ZUR
CqJUaFMCz80YphAQvY3JgZmuRAj+x4zaffCre7FfKj+8NxhgXg9VR+VCVzsrGbxPziCp2sdFbuPQ
w77FRGS3m4matZykrRx6E/6r0pHG3MWq9phy86h2Y5k6G0d51+8e3omUHetHSYGPmfdzhq8NG5Y6
c/bP/uWeOu0yPqr4TZuSd5qA1QOPd029PjiHrk7VaM5FwM7Qy0e0ZB+OEYul4eS+xuyfTOZAZX4F
q0Q3gaGmGt9N21P0sXRf83moDrXwqXHCMCxCkuoFEOhNFGgGAU1ZYADQtFFzaMLah9vWo+h9CYaR
y4mon4xRIQzucpR2cLuAWo8m+/vu7e+M9M2nDE3A2o5x6iPa7AHv1jAXqAzlbsjE1M/IMiIZo8sb
CtD11FSExkvMp+lyVBTH4ZXgZIOeYJkmk/puTcIlk42eCEJYwrv7WVmxz6nOIMY0D9AxIlS85hlR
GDzVz/6MKFKHa3lTL3UCLFs8Z9PONGCFt9cXx+T+CrpmE8qLBzcIp34C1LESfZkoQyz1g0BDn/V0
AQFdw7JEotDIPp30d8zBbzpkSAHVGCXOBMRT6y1wc5DByCafHgvNMEEby6UikH+KLK42v3r1s4aJ
7mYMaEQ655TQjWOfVRrFUkWBnispm/Vtqd2UU9PDLLZFEFvzRNRCjgcaafZg8PX3nPtpOKsM5ndr
QLanWUvY0voTGIfE+7aWlOPbmn90OPENs0dtrs+tDi8ygD6toiO1BEmxROmafXvP3ey0Kq5Zr/9A
zKyXIPQkQafs6Gp96o/zdZFm+B4ee4pJB9OWWlXenlU07V+6g1/T3XuTj+Q7P4ZTFFNe+cn20PL4
0+9D+sOeJbVwM8hb31pSMf3ApIwZBnXdg8UDMcXBPeqpd2u0s8Rv7azYJzSYr6dHzUQexXGxXPxl
xkVuC/JxmZLTuSqe8n8E+m4znJamh+W68Bj4qOvmv/DzZlwKddXZ0Owvj1ab1qc5snJTSiI6wJt9
F0hZD6L/VWIYKt+eEjViWhV0rFE/VUEy462TuyVHPYLWp0a36zL8whU/pzGJTM34D3nsyABCeSlh
m1hEwicxGUZUOpXiSkC8QxV3UKPahJFxW0pUJhIx8K31sAOb01gen9IXObTtKyP/zP4I4VZqUkuP
0add5ukAn8je2SWJsick/xlMVXElevr44sMt6ngq8EuZOPo6RxzNXUqU7mw0C88eOkzYoydxfTyP
WQd1lZmP9dtQnG52ZsalUeLFA9ZoR5SKpDY7S04JQ+zDQkj0DDJHFXr95g3zRPAy57T3DeEhZbGD
F7erL5ytUs3gR7wgAlny/bKe4kyt4dPy1A69eYRwB2HJOVNaKgrb6BE9aJEAK1axe5m2cgM48kB4
irlQpQoOb5t4jg5hv0ZsTmNmylTTaasZeykRNms7AfgVz8NWpCKQQL+KImnfJF6NiqYcksb9xny9
ET8FMcWbxYWDlx/DRrDxrhFsRiC+CBAXamZPP8oTEjsF/2a52zJxRKhL4Aa0Y7awvxP97mBe76Km
Mq0Wd9Di9khYz/08iyFyTz3Y2uoFIOUKzgA9KA3OKPy2wOQu5omzzPzEYYPz3/BOlOTow9vb8Iw8
ayZwGPItEpan8j/V9vqJC3qfKEP4UbWe6ss82BaOP1I12c6qlxNBdThS27KC2tXZuU/1yL2cn+H+
aZGJSYpjRX3zlnl+eed07GHKEtRiISptxiTVh/erXkvhuhie03V8/bcadVKLuJD0Ib4QYr5i5FvK
g0MZFxezwCuIlPy2aEeHZk4un/1zVamg8wbRnuwAZ1YyHnrM1K9hblzS4HlhutFQzl/SxuIf0Xh1
ON9kgHaXJPeAkWvJTwoq2JZeu7zocYbw7BgpSQLSx2u1wnmUkgifQIXQRvPAJD0B87Ppbg1HRadU
eFJt39Xyik05KzkQ8GMBUtWOSHZssnViDeICbGOInBk0SIXmXZXANYGVgwV7vfLa7BB5cenmiAte
9Je31/MwNFjcORn8PHS7GEf/jY1+WpuKcLQQ7SK6vhJhInNgyGRp2tT42j9kXJuLokOLgKZ1Ork6
BR7HMCJyAuE0Jit5WI5FSUrkswc6U7nkgowDBN9/d+7QTvOvyxjL31L3t3dBDI4pg5TIOAWBkVS6
e/ayobg6BfW0Tp4vLEs/Eae2o+OVl8OjcXo/zjWZPLk1lsXMbzeQbgckHaS7tR7T5yRLQ4wPJMgw
VtdjuHSPGMFhKX2VEWvQy838eqv1E6MYZ4mdrt9OPE1gOAg6IYQojgbUOH8tesua4LIufdJw2gpP
jbhrAaTcXYK701hYBcJoVCasebCetS8IQOFsv1ZDQbbPI+PX2KYpR/rsQJ5YsggB8uIk2Lrdvr+m
YnL1Wz+6rGlI8XZ9vEvcdIiDdHjXb2D/f9ugry0mr1KSkJmXDXjjwjh2MSU3SG8RrRrmSut0iSvv
wTcsVGqAQUjsGx4x8ODBp+ZhsRVWFcF52m6p9hdDO5/u5LOex5y6mUG+jSfLoT/SOYY54mF3ZF/H
D4xZnYi3UajYJlxsGHDRl7aDZ9sgoBNf5RafoS2iKiK9rJ/ZruXDUTkpAV1zpto8VqvzYW1LZaeV
aSufo6N0SphWGfrvOHDdJaIxOLC1vvREWM5QBMC5gVCVnlB8tW3qCgMmLP3lVwNajxK/vUFc6LYr
4VrZtBGAPRA5Bd1oDgxyqowR7SzN9ngEMH5E3Hnnd3M3+7m3XCLi44Ra/wZyCF7npEXSjU477N41
hFOHti0kzhspayQV9nltmaYZcTgvMMb3qnkONqzxCJbjI05JyUt7KTHe3TSlknHINEBseJm6+PlY
gkmWTD0K/rNFdsBjy6oc6ZjKY9lz03gUY34ht4QauY1TFqKE9I0v/W0PzSem4NAIPmnww2lSmXcA
PxnqJS5V0MoF6ORcU5jXAMopugnN4e+PbZwxBjY1odbXc5eUFB2dO5s+2fY5KU0xH5/j2ZzBzttN
zb4L0ZDUd918t8i0d7qoIS3R3X/aCdRQBtngYjRa0CpedB+QHBO73GfnOxwAGWIAAuJelO6i/uRt
mxwVPaW5Awjf7s94YJZKtI7QNwrJ32JiXc9D17yxer5SiYNtZZa/EpPp9lbc+EDEVt3v/KmZA4JG
TGqHoHWyFLukctmEBjC+E1ehhh6OMvSP3EUOUsHCqF4ijBViKoPIDA+IiC4xbvZK6Mb0EdDPY0Se
HhkvQfu+WjgbmVAN2C2WyMnQPws7Z+PAyGFw4i6O9Wfe/2QmPjNk0RXThdxeGpI4IwWdqol0MBy4
qINX7mXyFdlZzWr2c7Y7MK6MEMGJbGlqGCDfQ4x5nw1U76lhv1kB7zBMpOOw+bqylkuscV8qeGms
oe/4aTEqvrOE3SGmSasELXfmnXpvwLcNXRc4BcPC3nTGNmQB9fTEb5q+MnjA3cBW8ZdTPz+zSMJd
3nBgRIj2Nj9FuKwNJRVlJUkVQBYWoaK6pzG3TWEfZGJ/K9kCQhM64Ujb+xYTzpXu1bN0DX75Ft6g
8+j9iKXDZ4dhbWxwhzlhqSCY0tTwQRHGf143Psm1ClmIMJKjQJD0x60jpEqZVq+U8ZR9zBs7UU+V
JlVn4vACr61PVdpqBaN868DGIBLc6bTvK/Kic8LNjM22E2S0yjUdKuSLTm5iNa0z1GCU+oCEh0wM
5HDN2uCrjzgOhXOES2LIizIWFZNutFWwwhzwJT5CN0G6O/ba2ud1GZwpu1R3//07b7FfR408Msxd
ipmNsN9fKWaEWNakEIfAPi/lxdZArFUCowL9PDBQzOeP80hrt9vrHU1s614K/OW77BBPi/lHqWME
sOKF8GFiSDJIVO+00fMwkoWmZV0+t2fosutbjj25p/das2Si7OzwUACvGdOTtCVB9JmAuJ/mzucj
XFL1uOGnyGiSo8PuHMA22IpNvn6yJMRzPrauQvqBKTUMh1vOXk1zvL1Q70WAgmcNLAvTfdU/qKwR
SGNV2Xve9iZZ3UGbZxSdwhoRwBFIG0bdkRsEAWduvuyUlnyFRKdYBIW8H/xD0rFbGZBAzH++o269
VMMFteoqtkl/QOz9p5RHwRATJ0gGEL+9D69j5bauNaRjvGK2PThxeratVwiRL/McB2miwuE7wdQr
QvYc/xcBRHFSPh5S5fydn+D5cBna5gV+1jx6KQ5I02QUV00KWsNdsbnyiu8mAfq/r4F6Y8nEhiT4
MS3UbP/I3BKcEP85V7tOZzyBdmrati0Tz+xMLGV6LzBK0ATOxtq11wWzArkaq51GFwqN4KsmES5Z
IPCnpCEHwLCNRGomzIhq2wq8D4sLgtVjwkwdQhLN/wHkAPDeeW4Voi8hsp+ihL6Qoq/M0KM6e69E
wpx8QVDb0L81CgSWL48MqIBCCSkfsVaE/wZEUIflghRxUT8MrELFrCQirc+Uszy3US60Z9NVm+F6
mgorT+b+tuXiaqtwIdzH//HReI1qfyykq8y/zPy7NnY41H8l0ywL23DUR7Ov9p4al4kCtyGCvNHa
yOkQz3LhsjHyi2Y0GD0x5F5Z+jl/2UslKB1xv9FKfdBqUsFIb9yHWmOWVbx04fc8unh2w4xhX6oz
JFbk/GmI/yno9AUJ5U7Q1jCxlahd60XS8JPOwbBSPZ3ktXc7ndpj9ffFZna3SpUZLIEVxazCMxH7
gE3Pg1ElURam5PsGbYCApRTs8HW3lkMeprFns9ZsIZ8djadpwJcdoP4yTb4yg6ukY1YrxpT6mcYG
I/ewl17Rpl4qnAMRsLwdHvW19qndJcmRYr1lk/3qDCWPp24vCjPHmpuw96ftQK6F1d4JrjBo9ksN
pOoYS1vO5WHNeXde2Sym+/Odl4X9Oqurm3NfaW0bwbI1HjUbJZWs6OfTmYtSDX5hSrY1OKGlF58x
AWMAvvtN5la6ueXcGntWbwjaH+gzD9CG8JsyMpgsaG8RQkXmaEI9UfKKZmUrnEBZHCmgt/zQCoWo
vmcmpsoI53EAuUojLObMz37m1TUBJbyDc+LVtCCTh8lmVbLFe3PmFCKXJq4DOMznXSwmal9CwFFU
j+ZKP34/EF+TRWV+Vj7sz8WwoU3ni1NvTysr+jIG3+/YT7NrUaDJTka+zbzy4HhpkF+X+CwqGR5X
WBIce8hgPRe/Rj4tZtiMCFSN/l9sWBH0j+Z9PHRryjX54qK2iyTWnBlMSbHGDKbycISSwKEl4qCf
bSxD/vBgJ72bfZbYAArIljOdLpsMqonePu1B1CgxxOUuhfBPMz9AHJ/jR9ZFvvPuD2Idn1twP9Ye
isqEy/xtzxk93sSkmjoAg/omBnF/EHiPO/v7TAdVlGz6f51Me70SL759yyFF6czPPqR5Gapron2Y
zLPgnHvaEgO5/KjRE/NqmsJz7GNYENLrmALPbQT1A/UOd/OFbHnGwHmUpCYetwl3B+LLm4tBJeWH
KZeoHetAS0M6U1oejzcXKzT2zGwyBI/XEyS0p3EWowHaUGlMA/maqfpVjM/IcXT3CouasmxFXBpo
qvTew7M7xzab1eDD2+Ue3AhQGeMLJKQezXn8NaB/KFZgOTGjfeHOy/DhCUwZk394Ff8zPNC7QCCp
4xI2INftoQdvrn4KVCHE3Nq7lxefVN+A1a9eayGB6Z1JbGdYO1+7ZlV/oUcDSdfW753+SEzgR2E7
PunfoqrWKQc2rT9n1MCR2JUqwVrKX7UbPxIWQj1Pz+1//8aBz1imHQNq9TSDRZgHMBoSItXy0ClM
GLpg8o4bsWbO4nqwZdcRC6hYN7GooXOYudjhhx90X9xQowkdm7DYR0SoiaIC8F8qwfo2ClopgZLN
9nil6LhLuOx22skeMRjCZAoZzhBz2XyxXfIAqZPhNzEp2BdGl9HmSTqFBIo4IVqbP/k6Tyf7Iaq6
S9zqYb/f8CaPgUk9IvriBJRCbGWESNZafH+jKHtfbt/cpo3xQpug7WIl0K6dai9YKH5HOdCZ2CRP
pp8pBimwSpoXAhqFVT7eJP0nCyFfGrDaKppwT7risO+A4Zt0DLrRKkj6T17yLWW2t/aHDf4xAP3U
9IL1hNvqKiSmBuybSmZHxfuTEMo1gmXcjDZg3N6hDnfO9BYzh2AGY3FxnMi2eooUqzBMQMvkVfBh
SpiTpwjGNw8fHt2BTqX5pO3N3Za5AHcFFjcB/RznEK7XTPtx4OptO7KOp9iEg2LNEFsPxaIbCUeV
qioj1Kc0e4MJFqw/Fei5+zFjHQ9c5z6CB25Hn4T95sLNSIIKvDFL/xUxrwFB/eSqqou7799Y3PMK
BObh8yMPZZmyA02AAfVj8hFE6jVlhc7+a3EDd1gFQvM4YBR9ayY/baHfDtkQPuHMQWfifV0wGQn5
XIzSJByDO/wuHIkYlIncSsAh1PrsKSDMU45+3Hb8i0THwK8tEnIB5MapSPUutpS2C4CgyjO/sP0b
Hxx2JFJ6Ks0iePk2a5EBmcH4hv7x51jhPPGmzE7WIYa8sEl9o6B7YY1IZUNFzp+Us3eGD9E/M1no
ntHcYVCNHr48VHK3BqDS5n0i3YMypHECSnjmShtuMU5gaYo/V6vdYLDeCC1oReaQHTgtZhxsk/M6
Dnvtn3YdMUlu8HgLcbQm+YrtQBC2nH4jsmnLw5SLA9LcBgwrmiFntFpFvFJExQFLSKbEgpWqm3KU
vBYmLJa95FGPxPJW1khx5b/1vMHql27AnG76rJPjmSrBkNpjNVouoB7nq49kBF4mZXQdPjdP/pVE
RlzBMAnTiX3WPB2I0Bi3RhxBHZR/arhpuuhaTQ/lcg/p2IpD/UKAHlmxkMfRdPTv7qtcIYLmShS+
dTXy8MBpyQKUyAUFQv9zfpjxMEu8x/v4NYYW7Z8bPPkkmy7zj4bvVF2eGajpombsELZD/FHI/QHm
ZCp3opMJWL//aXCjRNIevzmYMq9OdYxAVT8tUFNJsQQHhY8aRGTgNuCiFKvIrLOkXuba+WJZQTES
55xsrGxTjrqq3eZRdBrqpz8vMJSHp0mKCClwEVEpFw+XE5sXlcZUx/v9bx9cU4tiayMEGlvuPtJc
RdrjFKuBAqmFmUIdBLJL6eZoqKwksWsqnYbTZFuBu5eWZF8i+sIAZRx3YZnVN5EsvKWP++tfAKCa
1rxNWeHs97hHayftSv0+ztJtgyrRAgeg8JAEiozlJlrMBLYsZH7A17hjy2NZbH7P6jRoWy3A48VX
gBC2RvWViKLhlf04hiI7xy/AYj2LRhGTNygvWM4455Dm7F6sNUvbOAb29NmcD3w82FqR1olLliH4
eTlUyKsz68Ec9Kb/t9Hanwz6R/tBF9Dj0CUD8lC9VhE3E4Bl1Jew3lci7D0zMM5vhGUUIkV5ldFP
zP60NPLqQcl+SeVoLLOUSfmdc69CO7k9z4Xn/jljIHguVRnRXP6GgIgHDV/aFLgYscv0LDBgm1T3
Wa91nBbj+yzrO3spqT1zp2R4dlwAyYb0ubMwQkQij96vcx3ZEzBX0WJcE5bOuxz0CpBdMnLUpDQL
+RONBTQHBDM2iz9F14f3jX5UbUazh2bM+Lv1Xn4sBDtw/+vP0WcBYloNl+5eepPgS2CUVHH1VBv1
dDd9KG5w179s6Xo7R9I3cLFVq6wpezkCGgg4QCL7kuGEWIa3nNsbKGt+S1RPrEk78qSiY16LKZrx
nMca/v+0XSamuVe6xzzWMiV5TmmryOgT/ednn9uym4EOZapaIXqWRPcuHN0a0Afq2Nab3qKwzGGM
CBwNpceA0OeERzGlwB3O2++nmaLK6a+wK/SFFKcFZSxlTOmbAXFKKHxaBJvvCR1PtfOc4oh5siwH
1dVlVDEYygB3CLNjr1obmFHXbyOJC7X0weqJRfDRPYx5FzbSKj3NC050R6mtwFWss8HMOrrwTKvb
KgyCk4O9itCgU7tBV+WPPX/drFuWdyVLMJp6GpwTHcMULStU5ApsUA7hcN4yhbRrKY9hfKqc7XJQ
cW5BZ+L/9qkw24PxIxrgpu+JlJKrNmYn56C8iFLZE2+jZVnEM5pby7vY0zQ3BZa3TUzSN2trvOZ8
xqi5ddhtZAqwwltFEjqmqeCp6/3fTXP/tQhv+3yO7cbOsY9fz9+ARfLutWfFKkTFvSkTmjssbd9Q
htpJVAGNmwqBHi9QccznWbpBOaGZmbodyzvsx6xdqSrxXE0cNojmPgV42SQoPya577aILMDaGjI6
7c56W0XRDrd9/JSE7ZY2dQCx9LJAk5QQ9D8nvoIMZNaR0o9I/2BoSQds/Gw75pT69Nt4K3qX2JWY
ZDwj5rZ8dW1XvSDqbHSclo6OIIwtffXrFpvnDc6AjZykv229Ex3ogHQJrnZ4dN6z3ZBSQHr9WZqH
PAkDjpPbWrD3TnlvMV7Uk+MXuY48JPw8TFqAByZhx3RA1YH5aYYLNRp8KXTPAQOLnGy2zKU/nlAJ
yCHtxfMQ1X7IlnU9oXY6XKCDaMdNbrJLMhEWJMKgwCEEHW4xo4I75pUXwXrWwDiZEB61Gxg3jZie
p1eJRGR8ov+t2+DoJQTdYwSW9SEgcU+mUP+REwukM6PwsJ3lwoNFLA37jLq5bo0ZFfEWs0e3LBFZ
UbGCir02HgCgkqGgS/VYRiOqXSWqwFeomWr7KywcuMY1+7dnd4rj4ZemGSvl/QAYL6UU4yYozTlz
HaVJxG5Q5Wg1h55qP2U1/2CI8eT8vNVOEHc4AKWzG2OEy3PoAj58NONuVG1b66HEUfCY38w2dYvf
g8IeIJ715Er7It9NSbvcJAralrsDpaG3rIGKtqjg4rJ1lhINdmnkHF1SvOg+0glbdnsFIsRip5CW
e8ADAJXKrUE78bshalHLSqWDjAWSaEXb8ij18kCtaE/4JkxP+daxGQ93BX9OOKm7BWD+7URK6m+A
w9MPGeygPBEwF1FxEWhBxjC/K7p1oJ+NhAYSPsWXN79F9TLEShwAekTqbm6i81SjNdApAsifAmqk
UqX223YdmOJrhSAZXRd4lwfjNUZVaPHumwIre0vH/lt7jPLHC1IBO2WWSPZLeYumhnETnVoNOszU
n3/JDg5VznmWRhLujfAulOJo/4kTLtUr2ekdFypHdNewTZoHBVid3o0L7kgf2+CMDvj3c+unFtpT
ZfUs2+9TSdchrLyzB0pcIYOHqB+kUQGSTKkFUmGk0gbOpg2PdwuedsQKfv6YgF35E0/kxK47DYmu
YqkP5q065v2ExqKrHH8tv7mZMlXldkOmchu2dfU2VTlAX0nL+i9zUVBc5sQmc3ox2rMy/i9mbadO
mcaDNKp6sXbej5lhRPv0XTHGZRpRvFh0hhntMTOEBPHXs0D9+qsuzFTO38wlJa9+Ha65VmjVToMD
ee9wS7fyzUJJEW7/6u3XTUbSOoTagmumO7OgH7P2KcqJV57MNsHLo/3/r3pR9Kam0+CQaD8j5YJo
YxSI0u4R1EEUL9D0XoJUMJTLibElDlTd/C8q2nboVUZDscyhM5iO1U7Qxw1eEkFC7IiXyNiFW/m7
tHuFB/EAeQLercnvptpTjKy71ONWJ5RHXB6hmHf9GvmFcXqLUtG27H4aFQaGIlwxP1kPjdypPyyA
6eH7WKYZ2koAs4MASnlbsgVuZEoLA0mZLWFGh3NM21/dYStmXsdyKZ9PwkKu3WdnxLxe/vkW5Atw
Pl5z3PSubjzfuj07sIzmZtXwMbWAi+nTYEHHHDhOGJzDIbE5NnzcSk31YU1p3jZktMw/1HQImmsz
ichHFwIkrXpl83ezdwP1D6OMOu5EPNRYBuOpOZpGZJjhi0I3bHmpH4GkKZ/kw/Y+pVy53IL+AmL/
Uo5mjSIghTG2JFqCvASBA2DXlLGgiFHHPAO09Zefl/jK2aJQwV6awA/uhLYUQJyV9zTwNQ+IQD7f
7yyduZmoCemQmRwcR7TasLq9KJDyGC6M9vcboLMIwtKWxhAiVyveQeB0k3Z/ylPgfONV09MgbvMQ
q86WkJdjOkG7iL5ZgZeqPt/2MhTD+QY+JDVtFclU7kHKGqqykAViRWBiB+66XyB6fH1PJhSjasNa
PtRt7AlGUa5dRdF16Hd2VKPIQNCRhJ8IVIXxbbR6zYb6l1riT+jTW1KL9Zi+fLWYmjlAySW9G9H5
dY2YD/zlV71stEZr7xIndQuxY0gulMB2YSaih+EPINNPv/+niQjDN8u60u5fiErxa5WULin+epdf
EDG3TblXgdlFjxcYlRvLkGNHQ71T+BZSnGUQ+5pJqtbw4R0CR1bzAz8Xnn/zPg87IvOYplqHqStS
LLahg+TFj0RdTV+kaNkeV2zrwHlKKt10M78LRjFjL8WQPl8UrARGU/i9vfdL4bUq+cojLlcgDK0U
lYEHvtmxRYHhh2jY+FHSkNkTE7vb+UqNYHS9F7i9PSKxJZIrmKPaYr8BW1RMLgOJqWvzIutxir/p
cjD0Tx76y3ekLCAmoP75yzSf2xoUpNzuD+AOccSARRIrbPYXop6hEgggxYXOH98MbSJAjFBTZ67E
7vY2rO9CuDwvg3q+3jI1ldrKE4ErUdr2ZI99RhX+eDMW17nBX00ueymz/p9t4R6yuD+87wuy0zff
/b01CpttjKlK/mEbrKzPetOX7A971u9m/OQNa3wV6/HBrJ57pj41k+gbnOZVmMR5xchiKtBeImPX
Ruf2eoWsqsBg6HFdKxbaj9LxlRHEniEy6yh2/F3m0TJ3A5CKoHwbKWzxu7+6HyWqPiAb7i+Qq79G
TABFk10/e2aAeLysfW+Wgdsn93OLvwkQnluMnigIfgZcrqDQUvXPU3Tw2qwL1Mi+thet8NLEJoN3
m1g9zlO1GhlEYb8kBIka2QhketZumEFF1j1wfDjydd3Vmi83Ba045Vgo9GGJGFj74RtJsZPiCybe
7UQZw4IvfiX6e0zX64sXkpU2SETJ1gFqtTD0nj+A4supk+zrLabOios/Gb01z9rJzgiLNPFrGFtV
TPbM7G27eIFclDoYs+ZbluTVm/h+T0kkgavB71YOUUx+79fc7oCvtvOhly7qD4Ow9jUU88q99q/I
X+7sIubF1FsWySY7/SXnkJhY9bkTLT9rQecazDv17/1KUtMSSsmWlEIJ9jEudX2elPWT6A0GyVDO
hptEtSUV6HOy2QFOlOSS5U0NUCQdKOZTIbdG2352+uW3lydbHv4DsB6c1R/qAfnHE1mUQ0+PZ9Og
aJGlt60TCYwOuNVs9+mOqFL1ExUg7EDvqV7zdpDQxtTecLcjaiJo8ZuxhNRc1gPP8sAOvDH1ixMf
yMCBycdmFUzYtTkwnJixTYyhMC0XkrCmerMK4g6zPq9pPEn+3/0p/HIlksh1H644Xo0MIEKx3fez
LBx0rgdkkmWv8rLMmGIDrEljA4SzMvBAyJxKyZKmXp/em+mGHObXIu/CzlYKvJNIIyxCDujzIBEo
DCQz7kyUlrL06+zNbxarhyjVIEzV0JBVpq3fBDetYFeKik52RT6AaQk3pWARCPniiY/XBP4breMp
e9vN6IuTwSSC0DKJs730Z8azP/FWsyKbzLftDIBAeCoJbZnFM7gfraoT/GThkvL7KZO9lgfVr/H7
kDgNMZiZgqQnyxpEkGDfGEWDVoMwLRmLL0YwJYFAKdzpycXqcPlcanBl4fE3Io0OPwHQjWqrXWPh
GaJ6QbKI+We3NSw/ol0zifj9qEGD2JeKvupjyPhMgBYJF1p//xtxQ0kX+Hy39hRdEjQiovbv/Ya6
V1Od5spuxMjlwAaBkMtVaQhKYqofvDWN07RYCrMLD3FZj5kXrIQIFKmkxQJORbuNzBaYrslPdZWL
CGmdIYf4BoeoKR304ksQCP+r1YJcna8PBKUyVXfvjerlSIohKBibj5DwfQI9hsx2j3bLVT5Z7rMY
bf+fU4En34qyLX4GE1EoLwMk5jVKnHs3BaibBW3Gh7rNUGf03pftMdezO9F004cB7IU7gyDNGFyE
2BU/3lyi713zBV2dk7EIDi88+K7CDsKxUCF9Ih30DRoYXujvkNywwyVtbDY1Ak00Ufaa/EY4TTSd
gG1R0lAWtJVDhUiVBQ5IXXLYEsdqNxwjlTVkO6AlQ0Ud2+RMCDkcvouial/UQZZ/ss8av8qD/HlV
K8VMflSPL9pWQVKM3VdfLxhjyFnWLc+zxOcoVvJFSTlEd1A8b+J5Br3H+lFbVLlhd+pMjmy7FTWX
vuFUGTdTC5MwBCENsuUm9/fcv/CVdo+Dui3y1taoxz5/7D7sB62+EMnFONmV9abjpheY3TgMjfzM
4qKEq9B17nukKCyrVKUrrPGeyqLLWTAKORixdjlJpuF1BtcNmZumA30WJ4S5fQL3x/0iLc9+X/6H
I4BiWLGkILCsC+8yCDt7EjXLwXVDEV4vBIMLR92xIPIf6gJHLIwREGTF0j7nkAWTrICYcnqb6RHQ
U3w8yZ5pHmGEB4RN2EbF0/zCIyi2bAPdaZGXO8D36n6TexPjs24bGQG17tMIInmSUczsn4gtkSqP
gtDqTDVBEXG9US3WqCIUGKrK2MzCuAA8f40GIcMevXZw30TLkArNrW16p2woBUiL58ADbEdOrTeC
3xqkC0dUszSej44igClt+Gpny7kB/umRpBLGPZEtK3aXf1xyzqgrO+f7KzojfGrftGOy3c/BAAg8
/13j6e2HIaxAHnhmtvJCUI+BcVlIRH63eaBjQS5N69gymE0RkO7NqL98hghXiS/WNByk55rwHsfU
JwCWBxMqeRg7F+aT0DG8NaDTjulni7uAIJ+P6hBwLuwdSldNfaUZQCc5HZYUwqyxJ0i3B4nQIhdm
QzBfToFJ2DjRa4Vov6jLzNnur26zDqunxoq/wbPzh/hAcp9JNTA7cHvB4AqSi1htyeKEdJnWpvDO
aqvZHVICSRcIiUwQPGwdyBA7XBfEwzyv5ylQtu2ojFR+RwOyMS57soe+YABH3EdHtOlRCMeOIOCx
08nMh9TvZEPTBym+4x+h0fyPEPQgvotQJ/HgWNgC0A3nFbJ4fVRPzkaFJGxqOMPvftDYUaVYUhqX
ZPTp/8PByQleK4WS2YVmxWsvHwQCP332ZBglkt46IGN8QexzKtsMATouhId2yRg8Lk0ynjK2baSe
Pxuv03I70bjldLa8uVdZ++SJ6nq8OaLss6cIhwBDw2TaeSDzUDj/5fJGnroeBprUs9tS2OIauLC3
XxoIC+qbNg9Lp9NYumGPEhSVSfHR///RhI6uO8gYhizyFF9761h4WRUlPUxIfWl7e75/Ghr7dmyj
6IlW7ecsXT+SpWh4PO0endDCLO55oFJDp4rKf8dsmMre+JcTwdIm6YB9LgsYx3iBx6aOvIjTnnbF
RtoIEyE1xSLm8rXVjA1VvpYfx+ZJ0Xq80doBAp0vAQsYB452VFRigFuBi6wjlCPHqYWxa0YioeEF
g5xkPQX2YAMj1G2gAao4NrztgLKwLXCgny9HJWSPkG7Gncte69gdZVk06FaZTCYsdLskY1pZ6gwv
bUpYRjxIJxUA0Om9D+W0aNYzeQ4qM5idviOuhpoVEtmYsy6BDPWFgKIEmA6H6aICbwL9FZoTvWBG
hPQL1P0ndEG4/B+RdUiC8SWFEPXWKfF84tE4Q0Jiw/i7JdSkjGl8isNf2yYal+IpmvSZ2yc2wyKc
5hTheNSL/KICb0X3hU6fgrMkPB8aIw9UJCnPK2L9Sjm+67BqC7NFHve4y40C1bDME5BiL9pc9HwE
ca7sH1+19u/ZK+kWYnyeQssnVD+25dzf7TSUdN0ovDspM7BXKnLteiDCCfk39juyrxebSpCAFB7n
2sS/EI62PJRs8o93xqeHpeN3g1iosnIRaZAFxJtFlVoOL79Lm46yCOfAlQ3ciCDe0pAsmMUwxutn
ZMNDRqz5bZcAkA4Oi3D3D7hifoZC4DAIoONSz+5d2LLw09+SVjOU8AokrgG6TG/7zytIjdv/FeNP
aMRlpDO5fmdqXARoVsC2+IibfPZIz5c72WPWnCOZg/hfR2G3GsmYlzFhadEOhHwPzZN1fKBx7x37
4aeFaQkXA2KPrAmtOhrWQaPScp4sLyuagu4AGvtGADl9DA10IjbmxZk64sKoWwOzE+kAyT7etUHy
DGX+1ohbx9OJu/6V7etD+b2fiCYLvNrLJB7JSFq6CsFn2uqV3Tx3Ose709oZ2HttXppwfUMfWoty
ZV3iKHVJR0OqBJx/kjK3NScqgVI4TX4CbNlZU2YwqhXuCjIsTCdXJEn0eEYCsO6ArmNOe914cALV
oUcCLdqdrTITeDxS9AgHLIr9vtgFf7D925ec864sexXBoT8g0Nh3Sc9qhRYlFiotLiHWOckF0/Ak
Oq9IhiwWqDLHov8/CB7M+8ZtX8FufVCUd/MfddLhW9xdrDcMTJRUgd5ddEy9XfyVZmrH52xRx1Vw
yv/3SnHh6CymWgL+DgrDhss7s/e8mxFosQx0zjbm+cHasdoWOPX6ZpvLs1y2Y8zCHT7tqr5sCT0f
Zok83uIVM0u1Z+ganMboO0UC+BbGAIt8sQ9gk+tODvqpt92W7qYCROLDxzHdRxlceggbNIUA6dXg
UqvYl10FKG94Me/mx0hnXHuXwkqEOtU9KgCEOCkrJiMBQ7lsSSRo9iIWhJcmCzUeMznrvzFS9jNE
ZS7eW/7f8hZlqpMs97fPl3ie770BPLz3qKzutMcgMdOE9+52T71wN5RVWhNT8xcvceR7FS8nQAD0
bHwLKzTTN/I+43uu4QnlNzi9K0rWg6AXiK0wy//lNhWZ9RVwoJhat1jDXrNt/fvgKxB8pgLXhDL1
8kFOP4drw9ebhyTSwC0dN3/05fUl5L1SHpf6luBcfFDBdSTIQYX1oT9SJTlejs6cizhRCQgBAcRA
/5IVNNukvl/nPDzLEemG4Jfy6Vn61j9T7rek9bDD3rmVqtzvP1hvIm5wH8iz51DvzHeoC+G0tr2x
ZB/p0mgBngk3XMy9FOJCkv7B/iD6tud+cmGUn9SvLjrHTPaX7ayzd6OO0y64r1Pw4BgO4EJu9UJx
4y5lLuE7P+54qAM+udE7eh3dvSFpnh+c/oiSdXzNOXV9wiQYDpDe0DjVLcJbhhdtmTPCVlz9oCJF
CcUTNym0VlezEIEte40venlC7ZSKEc71qy4WrLca+B8RaWoWCmVGYOaVjYRSBeMfIAkiLJ7o4p65
W67c5iFFn7L3WxB1HuG04uMD6R4lgSFHfoUqPuG1gWr7ue1ryLm9PrSlR3lvQHYIVQnxInBEYbqU
lzg0En0JgRZeB+zWoIcZf7WxDdZmkLF2spvBwHqUE5diR8844jk7MOGO/DIzjNDXQr2OTkhj3D7P
s0MGw34XUp0hWadzfc9X2Gm1MocNHeNSzAB7RYOIFtK+l070BlqxmWSFg/mV2aDfkQEn+rf54ivH
bkLkDMN5lT1ChiYb3pmD8+BdD7MX1/ozYJf0uXMnp5rPObj8ttG7rlyJz+PIOUzljuDggRlAo8Wk
rlTc9vgziMPa1DMctxf4AChjRfKGGQWRfAn9T9Gp8oCpG+dDtyiAir2H/4Hq8Pf2jC/3ccFLS6Pf
atjYICCoiKQu7qiMQFvF4sslul5DKxxgvQeCxJaWgK8qyqeX4MkZ2jOKQOuRP1xRpXTNZAM8u97m
qpFGxZHfMpSISYvHZvRqmmIOQGKuWxineAch4czwrCtewXO3uFVygx3+mjPcv3iVMOMpokUYsF7T
vVy7atSRmgOe32WbeI1D7jN8ZdLn2lZxTIkruOxNjgeBHpzdLTxJ6dfox3a2Lb55wJB/vsGISJ0X
+GVb55OP90KFTX/eiah5hENGg72A9X91x2MBIRHad11I1kBqAUoJ0bMg2vaFKhcjAQ746UwRYSM3
Mr9ji1336OOihE0S1kPBG+gFov80njTI+w2ittHCurhuWahfH0H2q2jX9lgnyI8XXb6ZpxrL4mMt
uJ5LXHK3eNO2B3k80GCn37kmbyvljhM57nWr7BQtCDTy9xnnLm1GezmJdCxv9gIh9bxWAQK/sKjC
+uVi/s5tNRzWmx+WqsRq+DDWnvkbYNOL4EeQBibCvzqEdrcjGLd1Hk1lKRYTXgjaO5WYCTYRF0Lq
4kXcHrIbkEum6mhfDLpi2fU/lEizmifJP1mNZu2zX293OMWlIOodfFbnIb+kfcPY2qtDMBybTk51
tluJm/PCCfIO1zvd1xqlgGRaXWOCRAY7qTgldYBH0784TU3sqY1HhZsg9cm6WZkpAMvLFziB020s
Oe2/bi/+6g3aR7XySCw6XtK8SUcQoBjtBbfuPsnrr5bixm09S0JuoFOV/Z5GObAZGXqH7KwzrkoN
ETb06IPrfO7LVd2SvHxq+d0GkyWsvwkFfDCtUeeZlwzGd6uk4dj0yka/hgbJxHZnVra5XlbGmtgw
cnU8LezyIH2zZnFDcNPrkwOzfeUWLeizw+/5UWF4ZdE7xzesJf+Oryl8QPNSIGwuP8oOXiMczgGA
buzkfRuHWafZNrb0hQsd6v9+2doI/l7kouOHV/8MvJ7E42wX9Cv0mwEXh5nJfiOeQI32AdoGwmDp
EETKioY0bTQL+vuKIW4lyQqdI/caAdWL0yd3NVbWelRZbiye4CXDNyuu6iSX7iejh6jiZ9F9yCwu
M5VcEivBjVVCruQkXPflONFuWM4DKNo2sTS3VQZR6acWgRUVO1ef/l89zf2mqlhDx1Ft0TdUbV8Z
bqZwIzpAKombRq7uoZiWTTd4dyesguI5HnltFS/aZsk0RHSproXocyK7ALV9yRaSgPOIyiNItj/7
YpONQLUtvvih/FmcUFYUFgl3IwG+gbZGLqSOImG2uRkHEdawaRdvunuJIYG9Pyz/l8brb/+EK+6l
11Z0X44C+hT1CcpzxpncQeBmpAz0SxpIWVFiiDyWQGkzw9THDMHKzTPov7KGw0JgYmjgDNWqralB
HxCCnQY7ZGRtxgZzMnmt8rQc33RBzzlhXkJ774wlAi3X/5Zt9CFHuOXF+cq/BQqe8eXeulI6PO3L
fyCLpvJGKfFOtLUux5846KLbA0Wvrlkp3Hii/BtfTKL57JtDvOrPMTmbP6hs4fte7SA2RsI5AJvz
g471zC7mwuhyL/QPS7W2f5ZsbWMrl9HL/dFzepqV4Uj7wt0CG6ufvwimEdX+1zhP8/V9McV8Vp3F
IXGaQmuruxcyzFNlDJDP/laiYxcEeE/ylOl4dEdwQFEyx6bO7+BNK77LPi+E7Sz5dj4ykLE+TgG1
QFO0N9jdh04OH9VZnFEyraRhHnTMzBCyNyqrUhiHX5/ae8WY0/Rlq3MjcGSHoAHjiwQP3fFFfBH0
nPcP9j/xDzpaa+kUH9pPdOPXrvyw43WfQtvPLVZICOUmN3E6F1FQLOfdtmoaWKskgYXnNpqkov7a
z7cTJzor92vuMFH+eptRfw21+UtQaH9m5MFuNGuCjezs5ynwZqzKDRojTe99Sjpkp+noKa4OrgG2
LyWRCXj1fA45I38ondBr6rEaclExAh0kW2LD6ZqzSdkpE1B13Cm7jX6cot7YaEBQ40KJ2aUK9fCF
6jxkr3EYFVnmqeDm+sa6ufrSuDYdiSKIx7nRV9I+CBTS/HD7d4C+jUGojmjeTSwwBKMCMYX+rk7a
WYT3JQPb++wfWeJFvWBfPYlUzODTEAq70Kzcsi2M6H4O57e7XpcmOQ5MNP1D7h2f3Sbj3pmpCkvM
ymtA2Grtcjm29PblX3KiCdg3vv7hyAHRXjt7ZYAqYVRY/p/+GqTCgm517be3ocHyO3mrN1iOOsUW
tIdH25xE26XFprr8PvLQ6aWpV4SKIvPWWw/7DIs+5x/baGxOsGANMUMnlNOl4oTKRZYF6yCqYNjp
BtmJsMPvf1to+OzvdFTgKrdcQzW8iR9GEN5MNKL2ZeVjHhRXXvxs/P+uQilmH1Zjn25DpDI0q5au
mZJcnxypN93ufk+RrsOpUc6AkoXxy+oTTVWvKe6cHLBbPWOsdo1RMdSIUZ9ZPKFDhDeFTrp6biPW
XWzZ0LZW+nXFgftUa82+a6VOZ4qXEcJSOVZ/fLukey/fEOXcxnfi7GW0zFDyvhl/+fMiTL20qFUw
VOiXaYqG+I1sfcRcg2JDoPhs2mdxmmr8m073N5p0ou6zE4oIUWSlcOolAx0Ik6pB8tGB8YrbXX31
qwskhVcjIrU767sRtj2fWTGeUJ6FfrQKn4PQeMCqN9oGoK19BdIn6t3jhWDTlbY7Ye83WHioG7GJ
sthwGpStbwpBAQzL4KXNqLoXJLLzutUXQebn0Om6ikLIyXdFdNAOq6noYOWzhGg93m9vxNgdar0b
VwHQKF1lKfJWbQbt+NTDXOyX9phMo4AwTjJldouT2NkmmojNwB/GZcHExbIUCHv5RrCWczN1QA0u
pRy9aQ0RXcUo1nVw2FAe4KdakO57Zb5l1pLz8NJJk543EOIny3allxvqz3vypGCnphNA8JGWwwhm
91h4UVLETlVAEjGmx8nmFWXnCe1LdT6isFvLSjOjbrPNv31hjSRSadZQL7Crhoi/yA4NoBdEwjEQ
SAqM9+dpErTThWD9AXxU1lXejRnPVYiopgEFr/9Il2hczyarnok2pEfACG7Xv1SfgL9wC2EpmXJn
tpCaenkRp6wlw/6zgidFXWcH5JdENJpf9xoHYIbb6HOTcd2hRzbtr722m09xBfhUuPNBqwLoNpPO
aE/UfJavcfCkwhieO9i0xWS9qQf69UQE6zJBdFqWrHEH/vIeGpW2e7tzSFbieywG3EUoqwLe0ACr
yeE03KpaRDqT8CJlTrReO7mr7OX9JwcmCu1YJXXE3g0YDaOdyPbbnP+hpiIh7gyJOSVPNi17t816
7v3dwDm++vIrv49zo3HL/l4GIrxBd4EIyw9Ff98ICXc0Fff6gkms6oIReH/aiDuGmeMLhcn1DeD3
apBqEVMx9l+us4jRSIyy08RBF3GQCIZ10wql8dtiMTeZTn5+9rKywu3MNdEWkQRNyWRmdMHfPg2a
2ZOHNHOo2nwRgu70IOAsAj6EomoVzkS2fw43PAQEpbbO5E7j/Ci/TOL/GKrEnGuOPQubAGxn4mKI
gb+al91TY8oOADDLIOMb7J4egLx6JQ+CBdL6Y52LJ5F9IV30VYqhexmjc7drPjjMedoPTs13uCUa
A0Ha01WZo7RAZodqw5qgAoN+RTgKGRS8GG9bQoUqb+rcZ97P04vs+BmquMUkHcjt89UjnvgLp/6N
LkEK9mB3ozNMJIAaZjE01omV6AA4qaxF+GZ70+YD9pYbVKKG6IFMNztGQh+k7EHxAoKnrtcg37IS
6W6FAJbBYiZGUYzDjgkiVD6OQhuUqPz4GqttP8YSKhKrnP4S/k5MdbZTjO9sYY3+4LNDgGwHESub
fJP0Pph4BGigOAnkFBVmlppv1fh9NVbI81HsMmRxu4YHmO7YZZoq+DPP6YUJ5WWAIRcPGDAGAMBl
3hUKyoEDazx4YhoF0UzrdUKp0LTXz3mdZ2UNBV9qXsW+M5AtCHeU5ewp9q6TiOV2KI/buVUZEFmv
ZYMf4Gss4leGRPOljavq26JjBj6+Gh4wkDJkWXIzxetAC7tfwtRrfczGHVUV3vLSmv9YTzLpnfvA
NXZN6sB6n98H+BOaUuOcnC1QufQJpQ7RKHHxjCN4T6sFvJuXdMfnmnEVIKsDFpCShEzk+GfZSY/n
dPKnXFNpIQxikomFc2LTOmo49008czSocu/YLAKjmOpTlRrdTf1lO5+ALkqHEXqBLqmmY4FM1D1p
OSMJNDjQt/AGgqugj1lsKRYP0Teey4sL+dGpQTr/ir7hfgY7CWgli/qZOmQADspZ4fzWmqqE3K9K
B2hHt/sSxkQiKLKKHAmSQ4xMkvGVX4DeeBVA+RXqQ0XFslzbORn52AsMGhDSFPgPleIgZT2BM1Q0
O/CSrnm3XDIeoTz2Yux2nE3hbd4QsGHTYimmPiOJnbvct1k4Et+7C5n/wqVO4xuDfOddIWrzKbRD
rIGT2VuEvb4meDSY9z6v9Da2dIvVRFcn25NDY4A9dfOKmuW2BaXoJYa5AU7Bj+H2H2wuRV3A1Wnu
IzUBeW7HR0wbXdt+A9b63v4q1CygW54b9zlin3ycS8HUyk1Eq2xsBXE8z/z/+74kbNEXCakA7aXf
1K3GUrITmY/jHsZI30vlLPaqlN7RHyUvZ0FwpYB8Z1ZgkW13qOtT3ude9zIGSC9HkIP2dhGAc0aI
3wTZG7R9isWCD4mdnCfNID8Z5OwES9nUAc5TksShzTG+RcxlGNkmEc+aiH0SXOyAjVuxsI+PfhHz
L0yYu1SM6CnbfgZR8wcUzluhC7KRziyTo8WauijgsCvBjeJ2n6iQ42zMp6q4r8HJV6kn48mfpZOn
RIzN3si81RpbxEaJ4TZ9fZHATUrD2wjt3Uc5EyV7VEoqXn20wDsUWYYssW7xjRQ7nfibimSh++Jx
qM6ACEg4hpI1CGR5Giorl8TLlBy6sMzFXrx1igrf3ZJ9EaTIgI4xh6SihiAplpIJu/8Hzu1gpNyq
f5udHOJROfiZke/klx7nIGAnjaN1C3JUyHjrFso1ht889RyFr0NrwLadT7/5EO4x6aduQOi7GvPt
f0lqGMQENcteO7R46ow5hzhalrJAonxhQN9P6I5Fdzfedw/iEMNj3/uUaX1FUC3Ow6e2w54/+qE6
+q+ujhlwvbmTXhqTa9TPh537HkhVIhxbIAM010Yx1w6oL8sJS7HqtBCmRKiBmVcFs9p1L6LHZoln
UtmcszK/qyXZkfYUyN1sAJahKKStaN7SLsry3x/OVX96MurxPpQJmIVEaD25WUvDYoHD3ixxYFy/
L0Iaa5D9LcxuMNG7JgwVQc14oEV8AicULJPmDd0azQhFjhyUaNbsrU2DlNzPFevmZIcVVrq1zYWf
rlzEBQkOzUel3vXZB86ywfQ7QHsSSEAj16yYMSfrL3ec2jAr0b35mjh5OPRS01UAyOoWtRFD+2Yu
VUWUB3iUS1JOjv702yqtNyGckz8ncvPbIjEJHVhwXQe1U6/dLqgj0K2KjLTAQ6WGX5tyW19PJa5l
vvDQt1hIYjfJr4GZsXs+Aq7wKkgdm29/vGsH62064dp5vsxxZ6yfZbUVYMwNYWBTC4QWF02m93Z2
N+kXYgn2lm+joboK/D+UHnTD+6S09iq0OjjXfih4ZEFlii21j0vcG5hq3kbCF6/8DKbDOFUm1iuc
3TMZG4ZWrESzwpQ8CXrViDWy6362aIjeJNDz0SsSiAoURh6eecqO7BXSzGw8IQ5Dn/fMzfyKDJAK
k7yolIdPM3DtA8QzfwrhfDASXWbyf0FH/484+Xx+TE7VCSU3o+AMecvQuKrYvp4KzBXjjeZKoWHN
+tvobHJkqLqM8PJyh5ua+6OK398yJfKVZYyd7H7QYZYSTHQba6RYSiY1a6H9eFnuraw3syFFHZG2
YlVDA1ScQ6xzK/T2R6VakPtJRljP7W7RciyvKHdNvgxauX9eEkPXrIzBE55LQ7OKQEkfnXqx+c7H
5ISzoJbc9OMIJ7RAAhsJ9jOkpZVc/V01f4RF8QTkdvVg0AA0J9loZb0z9dRjAfcAqD7ZKGZF0db8
NDdZSLHlsIdTBrNOAoAUJFARNFR/elDTe+6+6GQQsweDFXYMqpKWbGTRH33BYl4UYcQHdAKaTKzn
zNCK6+obxlSurSgSLVl3wSh5c28TxdY5zTNU2EIjf9wfKQlRf27KFO8vo7KXssIFDBxubvF1vwrp
LVteAcEtb8CCH2HIXDiG9ys4/F3KFa2OFFEkk8KPVp37XEtt8OhzXBvq4xfPSbjjgma3febNLV/Q
6jftgb19iZ2Ebi4spBsVe50hyopoHIK6FyVJOYm0a4BgZSpcF/Z+oNNuvMQlKl0sbz91lDcOXbId
AQ7itw08ep9YMNNrtvcyZxrRdEpROJccpn1qtJK2LtbGT7oKXpXCmn3kFWCZzoNtoe4uvYJFUTIu
qhbfiRVpX23gbQFLukxXZX1KlxZYkh0q8hEJd86fXubnqhB0yzdc932BlIZARzQr6AqV1T3wlvLQ
FsTZxyJb9PUQXsejCiLgXW069XipkMpNSx2hTT5skBWqwmk078YbkwjmoGGyPFUtQrUmo8RyQtaF
XNyeVLyZjpEhe9Xar3NLw0Y6neB6VjDr95xJDrosG/CnC+KBzyhIyXXhH0f+nFh87WTb+GKBqYUG
qG7kz18+rV1E8qnAFBMkQGrgDxfKe23eQFnqjdACBi5IBSLeiuFTFk7ITOM5bFPdHjYs/KfIOJ09
mhcYjScSS5p/+9Ok6sFoD7K09yS1UrURqBZaiDjrV8iXv0X/tv6S8AbpYRzanOc1veKeOg7lof0o
B/55j0qPBHed/XSkKGFb1O50XiQrhD/IVWGRqkIPghXl8zL4hSs4AEAxDUykoSGljx7kaWayOS1H
I9xIbCsEWk8E2FxztwjnMu8+uvyt3KGVy3oPu7JxX1i5mhuKsE9t09O0MBtRJDVFHFg7rQJ4/Vll
HHcPeIadL8wo9lpwboa5dEslb8oXRavrjHLVFZbSHO6YellGeRuKxzRYt1BZEPSVMDtd2trh90Ft
rpuuYaiZnfjoQEmMs+azI8xNLZEStQGJxKTQ7SjZGaixpvJ4bGSMESiCIMljSWDjDCLP5TRkn62N
7eAs2rWDw5cL2LH9zHMRDLqylgz0aSTHqdF/lepQC5T+pciJlmDpyuUjSiUJM9eLs3dRodZRlqk9
1xu4avwp1EoREnc8KQJkGp3B7QiEehjwDYBf2N9o5L1/FhQcvSeVn0uXof7UlkTXZ3OaNYJCHfMT
8+cbLo6zGQFAmeYM/+xN73gY8X2eybSVum08pcQT//MVK/1d+JaI4MjvNiTJgQOUXT0RcMaDCWcN
+aB0jINWaq3enIoSdXNe6M8N++uOfHxPQrhZSwnMDOqt80fnxoEwSBml6Ubo0IGlqZGqREp532AF
htH7ptKV4LufBhn6KhCo9MEzKPcCMAS8ZChEV7I8VOutFAcA266CtV7STfTKjPJ8wLI+RQka2Tus
FIaW94MQO85TcG48gZdKN3nAXXevz00qwB+l8iBGMLLXbnvi6qt8Ym9ppQX0ufT1Iekm3KZw7GKi
0jjv96jVQVoORGlGYyextHFmqMsRdYDrGAnw6vos4Rjhr2R3wh0JbR6G6/spMoHDyfkdRP7zSrKp
BiwYdZnIlFD4dkfMmAIgFWBKs/ZaT4Emcjl5hCNUUqj1wJ3V3LnmMOZaShibKm0ZLR3piiwNGsv2
QRd1mm0BMK8lBHROYA+v8+Uqo7xOfTDtSphg4MDRe7tEih2MDnFO4cb8rFtmZ+eRTOVUW6eVqqbG
yfNCYKUe4uk2py8Zd8MCY/0bdm0LAO8rFnMtD/jK4U9kOGdzfCby+PZuiKX4tBJlrOCEhrGu8saf
fg4jTf0q+dNMvZ/nagAc9B3pIj3kFf13MSkZpx7JC5LuCvGY+PgiZVPht1IZsZY70Eq4zXAWuRPE
sf//MwebGaDL3HuOGv7ZP7u1+N+1UeA2gJ5g7VNLldHmLYAlNGf9fxFAyUlCsgKcEeqpKlSebnUi
UGPw49H1DTINVKwl+wFO829H5oqjRZkEXQBDgFZ22F8HLbpEH45GEvSJPI21HKrCR4WLVa1wNGN0
iVo4BI6G5Do7YeAopYjB/440kGlzkw/EafIFvJEiiDwaalK7NV4UxCkesB6cikLdRIVDjYrFWLnj
2E2wKCGJIhWylSndEmhZPcmFYLnXxNzgecCVDGunU6ZiFEgoRW4Q6FUSd7udTx6DBj+QdoP2yKaX
EIsUyMCIcfRtUxtMmpvf6im3oU+KDBEs4m79a+9quHHFtNWpa8n51XE17MTE1S35KCClWpFI7MFc
kmPGAuRTk2g+Kmi1iMOtTattYN8SDLu6x9yxJ5OzwKyPNyA67GukXv9W7h5qdfwijDZqKgVBpVQX
3DLcoGU755qKT+6lgKMlNOYi9U8srYVEDnx62KvMeiw2jhhfdhFdxpekNGfFmj+rT2bNRSbhaIog
jamPu4QeebN3RFzOBTcoGDv7Zq7Z7AlBCqij6V21GbZxFzJ7Jo7kxo+nFmYlx6ZejsvoO6mxMvlT
lr/bKtBNXj5LaYgy/lOkfHmZ7+dBwS1KOJLNJuMyDURFkm1IgSaTLDDgluh48jkjaWOoJWWw/TkZ
kduYTVR3FKE42I+rgejJFsZMu3FEJBduLTgnB+xI6kLVPfpBXcLwnPS8URHMOYP+AibPnVnWj2Fx
NhUIQrcKN7xN78ku8vlM+jO+1qTKhrFnkKMTuFzPx16dmeq3JWLHEMeV148u8utunnLJq4RAJshp
EyP6ChrJGQC1p75U/V0VOaLYhO9LNcazdEgmTVp62VuCWMIhArK6lwxdNevmH2qHdiBwT/cBaA4a
U1I5mwdDqEERKzSClmd97D11/CPjBZQz57jVVJUWmkMLFybx1bXM4tsWgWocrueLtRDOdTZxfDFU
GzU+xo1sFrEO8stWlsdyzaKIy73sYc4b8yeLwjqE724O282h6diTsl0PmT35pmijtn8LAR66SiV/
63F+7deKEXwr+AsW/pgwwCJofFU/tXWQVqp0h/3M5p1RZVLRu8wMYtn+Mcg1Src9SOr4Z2vbP8qi
b7BfH0i2fnJQOCn6Oa++ITzJ/ndPJeXe/bmATIfIpICq7ttK5ZlVZyvjnmGs+ewtXKvQZeCUz5Uf
Kwqb2egNUwI1j/Paryz8dbYI3krK+NsxtgsmDWjyj1tUf9RU7nPIf0/tQC/XMZKbuKa55cLKR2gy
mHq7GBFAUFLsTmuOwC+kOh2S9DFjihs=
`pragma protect end_protected
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
