<stg><name>fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3</name>


<trans_list>

<trans id="74" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:1 %zext_ln40_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %zext_ln40

]]></Node>
<StgValue><ssdm name="zext_ln40_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2 %arg1_r_3_0_0273_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_3_0_0273_reload

]]></Node>
<StgValue><ssdm name="arg1_r_3_0_0273_reload_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %arg1_r_3_1_0274_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_3_1_0274_reload

]]></Node>
<StgValue><ssdm name="arg1_r_3_1_0274_reload_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %arg1_r_0_2_013_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_0_2_013_reload

]]></Node>
<StgValue><ssdm name="arg1_r_0_2_013_reload_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %arg1_r_1_2_014_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_1_2_014_reload

]]></Node>
<StgValue><ssdm name="arg1_r_1_2_014_reload_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %arg1_r_0_1_010_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_0_1_010_reload

]]></Node>
<StgValue><ssdm name="arg1_r_0_1_010_reload_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %arg1_r_1_1_011_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_1_1_011_reload

]]></Node>
<StgValue><ssdm name="arg1_r_1_1_011_reload_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:8 %arg1_r_0_01_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_0_01_reload

]]></Node>
<StgValue><ssdm name="arg1_r_0_01_reload_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:9 %arg1_r_1_04_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_1_04_reload

]]></Node>
<StgValue><ssdm name="arg1_r_1_04_reload_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="63" op_0_bw="32">
<![CDATA[
newFuncRoot:10 %zext_ln40_cast = zext i32 %zext_ln40_read

]]></Node>
<StgValue><ssdm name="zext_ln40_cast"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:11 %store_ln0 = store i4 3, i4 %i_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:12 %br_ln0 = br void %for.inc53

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc53:0 %i = load i4 %i_2

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc53:1 %icmp_ln34 = icmp_eq  i4 %i, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln34"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc53:2 %br_ln34 = br i1 %icmp_ln34, void %for.inc53.split, void %VITIS_LOOP_44_5.exitStub

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="4">
<![CDATA[
for.inc53.split:0 %trunc_ln34 = trunc i4 %i

]]></Node>
<StgValue><ssdm name="trunc_ln34"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="2" op_0_bw="4">
<![CDATA[
for.inc53.split:1 %trunc_ln34_1 = trunc i4 %i

]]></Node>
<StgValue><ssdm name="trunc_ln34_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc53.split:5 %lshr_ln22_2 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %i, i32 2, i32 3

]]></Node>
<StgValue><ssdm name="lshr_ln22_2"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="2">
<![CDATA[
for.inc53.split:6 %zext_ln22 = zext i2 %lshr_ln22_2

]]></Node>
<StgValue><ssdm name="zext_ln22"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc53.split:7 %empty = sub i3 2, i3 %trunc_ln34

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="3">
<![CDATA[
for.inc53.split:8 %trunc_ln37 = trunc i3 %empty

]]></Node>
<StgValue><ssdm name="trunc_ln37"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
for.inc53.split:9 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %empty, i32 2

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc53.split:10 %select_ln40 = select i1 %tmp, i32 %arg1_r_1_04_reload_read, i32 %arg1_r_0_01_reload_read

]]></Node>
<StgValue><ssdm name="select_ln40"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc53.split:11 %select_ln40_1 = select i1 %tmp, i32 %arg1_r_1_1_011_reload_read, i32 %arg1_r_0_1_010_reload_read

]]></Node>
<StgValue><ssdm name="select_ln40_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc53.split:12 %select_ln40_2 = select i1 %tmp, i32 %arg1_r_1_2_014_reload_read, i32 %arg1_r_0_2_013_reload_read

]]></Node>
<StgValue><ssdm name="select_ln40_2"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc53.split:13 %select_ln40_3 = select i1 %tmp, i32 %arg1_r_3_1_0274_reload_read, i32 %arg1_r_3_0_0273_reload_read

]]></Node>
<StgValue><ssdm name="select_ln40_3"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.inc53.split:14 %tmp_8 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %select_ln40, i32 %select_ln40_1, i32 %select_ln40_2, i32 %select_ln40_3, i2 %trunc_ln37

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc53.split:18 %arr_addr = getelementptr i64 %arr, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="arr_addr"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc53.split:19 %arr_1_addr = getelementptr i64 %arr_1, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="arr_1_addr"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc53.split:20 %arr_2_addr = getelementptr i64 %arr_2, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="arr_2_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc53.split:21 %arr_3_addr = getelementptr i64 %arr_3, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="arr_3_addr"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="2">
<![CDATA[
for.inc53.split:22 %arr_load = load i2 %arr_addr

]]></Node>
<StgValue><ssdm name="arr_load"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="2">
<![CDATA[
for.inc53.split:23 %arr_1_load = load i2 %arr_1_addr

]]></Node>
<StgValue><ssdm name="arr_1_load"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="2">
<![CDATA[
for.inc53.split:24 %arr_2_load = load i2 %arr_2_addr

]]></Node>
<StgValue><ssdm name="arr_2_load"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="2">
<![CDATA[
for.inc53.split:25 %arr_3_load = load i2 %arr_3_addr

]]></Node>
<StgValue><ssdm name="arr_3_load"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
for.inc53.split:28 %switch_ln40 = switch i2 %trunc_ln34_1, void %arrayidx51.case.3, i2 0, void %arrayidx51.case.0, i2 1, void %arrayidx51.case.1, i2 2, void %arrayidx51.case.2

]]></Node>
<StgValue><ssdm name="switch_ln40"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayidx51.exit:0 %add_ln34 = add i4 %i, i4 1

]]></Node>
<StgValue><ssdm name="add_ln34"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx51.exit:1 %store_ln34 = store i4 %add_ln34, i4 %i_2

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
arrayidx51.exit:2 %br_ln34 = br void %for.inc53

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0">
<![CDATA[
VITIS_LOOP_44_5.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc53.split:2 %specpipeline_ln36 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln36"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc53.split:3 %speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln22"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc53.split:4 %specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln34"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="63" op_0_bw="32">
<![CDATA[
for.inc53.split:15 %zext_ln40_1 = zext i32 %tmp_8

]]></Node>
<StgValue><ssdm name="zext_ln40_1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc53.split:16 %mul_ln40 = mul i63 %zext_ln40_cast, i63 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="mul_ln40"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="1">
<![CDATA[
for.inc53.split:17 %shl_ln2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln40, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="2">
<![CDATA[
for.inc53.split:22 %arr_load = load i2 %arr_addr

]]></Node>
<StgValue><ssdm name="arr_load"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="2">
<![CDATA[
for.inc53.split:23 %arr_1_load = load i2 %arr_1_addr

]]></Node>
<StgValue><ssdm name="arr_1_load"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="2">
<![CDATA[
for.inc53.split:24 %arr_2_load = load i2 %arr_2_addr

]]></Node>
<StgValue><ssdm name="arr_2_load"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="2">
<![CDATA[
for.inc53.split:25 %arr_3_load = load i2 %arr_3_addr

]]></Node>
<StgValue><ssdm name="arr_3_load"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
for.inc53.split:26 %tmp_9 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %arr_load, i64 %arr_1_load, i64 %arr_2_load, i64 %arr_3_load, i2 %trunc_ln34_1

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc53.split:27 %add_ln40 = add i64 %tmp_9, i64 %shl_ln2

]]></Node>
<StgValue><ssdm name="add_ln40"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln34_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="64" op_1_bw="2" op_2_bw="0">
<![CDATA[
arrayidx51.case.2:0 %store_ln40 = store i64 %add_ln40, i2 %arr_2_addr

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln34_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
arrayidx51.case.2:1 %br_ln40 = br void %arrayidx51.exit

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln34_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="64" op_1_bw="2" op_2_bw="0">
<![CDATA[
arrayidx51.case.1:0 %store_ln40 = store i64 %add_ln40, i2 %arr_1_addr

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln34_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
arrayidx51.case.1:1 %br_ln40 = br void %arrayidx51.exit

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln34_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="64" op_1_bw="2" op_2_bw="0">
<![CDATA[
arrayidx51.case.0:0 %store_ln40 = store i64 %add_ln40, i2 %arr_addr

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln34_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
arrayidx51.case.0:1 %br_ln40 = br void %arrayidx51.exit

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln34_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="64" op_1_bw="2" op_2_bw="0">
<![CDATA[
arrayidx51.case.3:0 %store_ln40 = store i64 %add_ln40, i2 %arr_3_addr

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln34_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
arrayidx51.case.3:1 %br_ln40 = br void %arrayidx51.exit

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="75" name="arr_3" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="arr_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="76" name="arr_2" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="arr_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="77" name="arr_1" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="arr_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="78" name="arr" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="arr"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="79" name="arg1_r_1_04_reload" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="arg1_r_1_04_reload"/></StgValue>
</port>
<port id="80" name="arg1_r_0_01_reload" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="arg1_r_0_01_reload"/></StgValue>
</port>
<port id="81" name="arg1_r_1_1_011_reload" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="arg1_r_1_1_011_reload"/></StgValue>
</port>
<port id="82" name="arg1_r_0_1_010_reload" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="arg1_r_0_1_010_reload"/></StgValue>
</port>
<port id="83" name="arg1_r_1_2_014_reload" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="arg1_r_1_2_014_reload"/></StgValue>
</port>
<port id="84" name="arg1_r_0_2_013_reload" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="arg1_r_0_2_013_reload"/></StgValue>
</port>
<port id="85" name="arg1_r_3_1_0274_reload" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="arg1_r_3_1_0274_reload"/></StgValue>
</port>
<port id="86" name="arg1_r_3_0_0273_reload" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="arg1_r_3_0_0273_reload"/></StgValue>
</port>
<port id="87" name="zext_ln40" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="zext_ln40"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="89" from="StgValue_88" to="i_2" fromId="88" toId="5">
</dataflow>
<dataflow id="91" from="_ssdm_op_Read.ap_auto.i32" to="zext_ln40_read" fromId="90" toId="6">
</dataflow>
<dataflow id="92" from="zext_ln40" to="zext_ln40_read" fromId="87" toId="6">
</dataflow>
<dataflow id="93" from="_ssdm_op_Read.ap_auto.i32" to="arg1_r_3_0_0273_reload_read" fromId="90" toId="7">
</dataflow>
<dataflow id="94" from="arg1_r_3_0_0273_reload" to="arg1_r_3_0_0273_reload_read" fromId="86" toId="7">
</dataflow>
<dataflow id="95" from="_ssdm_op_Read.ap_auto.i32" to="arg1_r_3_1_0274_reload_read" fromId="90" toId="8">
</dataflow>
<dataflow id="96" from="arg1_r_3_1_0274_reload" to="arg1_r_3_1_0274_reload_read" fromId="85" toId="8">
</dataflow>
<dataflow id="97" from="_ssdm_op_Read.ap_auto.i32" to="arg1_r_0_2_013_reload_read" fromId="90" toId="9">
</dataflow>
<dataflow id="98" from="arg1_r_0_2_013_reload" to="arg1_r_0_2_013_reload_read" fromId="84" toId="9">
</dataflow>
<dataflow id="99" from="_ssdm_op_Read.ap_auto.i32" to="arg1_r_1_2_014_reload_read" fromId="90" toId="10">
</dataflow>
<dataflow id="100" from="arg1_r_1_2_014_reload" to="arg1_r_1_2_014_reload_read" fromId="83" toId="10">
</dataflow>
<dataflow id="101" from="_ssdm_op_Read.ap_auto.i32" to="arg1_r_0_1_010_reload_read" fromId="90" toId="11">
</dataflow>
<dataflow id="102" from="arg1_r_0_1_010_reload" to="arg1_r_0_1_010_reload_read" fromId="82" toId="11">
</dataflow>
<dataflow id="103" from="_ssdm_op_Read.ap_auto.i32" to="arg1_r_1_1_011_reload_read" fromId="90" toId="12">
</dataflow>
<dataflow id="104" from="arg1_r_1_1_011_reload" to="arg1_r_1_1_011_reload_read" fromId="81" toId="12">
</dataflow>
<dataflow id="105" from="_ssdm_op_Read.ap_auto.i32" to="arg1_r_0_01_reload_read" fromId="90" toId="13">
</dataflow>
<dataflow id="106" from="arg1_r_0_01_reload" to="arg1_r_0_01_reload_read" fromId="80" toId="13">
</dataflow>
<dataflow id="107" from="_ssdm_op_Read.ap_auto.i32" to="arg1_r_1_04_reload_read" fromId="90" toId="14">
</dataflow>
<dataflow id="108" from="arg1_r_1_04_reload" to="arg1_r_1_04_reload_read" fromId="79" toId="14">
</dataflow>
<dataflow id="109" from="zext_ln40_read" to="zext_ln40_cast" fromId="6" toId="15">
</dataflow>
<dataflow id="111" from="StgValue_110" to="store_ln0" fromId="110" toId="16">
</dataflow>
<dataflow id="112" from="i_2" to="store_ln0" fromId="5" toId="16">
</dataflow>
<dataflow id="113" from="i_2" to="i" fromId="5" toId="18">
</dataflow>
<dataflow id="114" from="i" to="icmp_ln34" fromId="18" toId="19">
</dataflow>
<dataflow id="116" from="StgValue_115" to="icmp_ln34" fromId="115" toId="19">
</dataflow>
<dataflow id="117" from="icmp_ln34" to="br_ln34" fromId="19" toId="20">
</dataflow>
<dataflow id="118" from="i" to="trunc_ln34" fromId="18" toId="21">
</dataflow>
<dataflow id="119" from="i" to="trunc_ln34_1" fromId="18" toId="22">
</dataflow>
<dataflow id="121" from="_ssdm_op_PartSelect.i2.i4.i32.i32" to="lshr_ln22_2" fromId="120" toId="23">
</dataflow>
<dataflow id="122" from="i" to="lshr_ln22_2" fromId="18" toId="23">
</dataflow>
<dataflow id="124" from="StgValue_123" to="lshr_ln22_2" fromId="123" toId="23">
</dataflow>
<dataflow id="126" from="StgValue_125" to="lshr_ln22_2" fromId="125" toId="23">
</dataflow>
<dataflow id="127" from="lshr_ln22_2" to="zext_ln22" fromId="23" toId="24">
</dataflow>
<dataflow id="129" from="StgValue_128" to="empty" fromId="128" toId="25">
</dataflow>
<dataflow id="130" from="trunc_ln34" to="empty" fromId="21" toId="25">
</dataflow>
<dataflow id="131" from="empty" to="trunc_ln37" fromId="25" toId="26">
</dataflow>
<dataflow id="133" from="_ssdm_op_BitSelect.i1.i3.i32" to="tmp" fromId="132" toId="27">
</dataflow>
<dataflow id="134" from="empty" to="tmp" fromId="25" toId="27">
</dataflow>
<dataflow id="135" from="StgValue_123" to="tmp" fromId="123" toId="27">
</dataflow>
<dataflow id="136" from="tmp" to="select_ln40" fromId="27" toId="28">
</dataflow>
<dataflow id="137" from="arg1_r_1_04_reload_read" to="select_ln40" fromId="14" toId="28">
</dataflow>
<dataflow id="138" from="arg1_r_0_01_reload_read" to="select_ln40" fromId="13" toId="28">
</dataflow>
<dataflow id="139" from="tmp" to="select_ln40_1" fromId="27" toId="29">
</dataflow>
<dataflow id="140" from="arg1_r_1_1_011_reload_read" to="select_ln40_1" fromId="12" toId="29">
</dataflow>
<dataflow id="141" from="arg1_r_0_1_010_reload_read" to="select_ln40_1" fromId="11" toId="29">
</dataflow>
<dataflow id="142" from="tmp" to="select_ln40_2" fromId="27" toId="30">
</dataflow>
<dataflow id="143" from="arg1_r_1_2_014_reload_read" to="select_ln40_2" fromId="10" toId="30">
</dataflow>
<dataflow id="144" from="arg1_r_0_2_013_reload_read" to="select_ln40_2" fromId="9" toId="30">
</dataflow>
<dataflow id="145" from="tmp" to="select_ln40_3" fromId="27" toId="31">
</dataflow>
<dataflow id="146" from="arg1_r_3_1_0274_reload_read" to="select_ln40_3" fromId="8" toId="31">
</dataflow>
<dataflow id="147" from="arg1_r_3_0_0273_reload_read" to="select_ln40_3" fromId="7" toId="31">
</dataflow>
<dataflow id="149" from="_ssdm_op_Mux.ap_auto.4i32.i2" to="tmp_8" fromId="148" toId="32">
</dataflow>
<dataflow id="150" from="select_ln40" to="tmp_8" fromId="28" toId="32">
</dataflow>
<dataflow id="151" from="select_ln40_1" to="tmp_8" fromId="29" toId="32">
</dataflow>
<dataflow id="152" from="select_ln40_2" to="tmp_8" fromId="30" toId="32">
</dataflow>
<dataflow id="153" from="select_ln40_3" to="tmp_8" fromId="31" toId="32">
</dataflow>
<dataflow id="154" from="trunc_ln37" to="tmp_8" fromId="26" toId="32">
</dataflow>
<dataflow id="155" from="arr" to="arr_addr" fromId="78" toId="33">
</dataflow>
<dataflow id="157" from="StgValue_156" to="arr_addr" fromId="156" toId="33">
</dataflow>
<dataflow id="158" from="zext_ln22" to="arr_addr" fromId="24" toId="33">
</dataflow>
<dataflow id="159" from="arr_1" to="arr_1_addr" fromId="77" toId="34">
</dataflow>
<dataflow id="160" from="StgValue_156" to="arr_1_addr" fromId="156" toId="34">
</dataflow>
<dataflow id="161" from="zext_ln22" to="arr_1_addr" fromId="24" toId="34">
</dataflow>
<dataflow id="162" from="arr_2" to="arr_2_addr" fromId="76" toId="35">
</dataflow>
<dataflow id="163" from="StgValue_156" to="arr_2_addr" fromId="156" toId="35">
</dataflow>
<dataflow id="164" from="zext_ln22" to="arr_2_addr" fromId="24" toId="35">
</dataflow>
<dataflow id="165" from="arr_3" to="arr_3_addr" fromId="75" toId="36">
</dataflow>
<dataflow id="166" from="StgValue_156" to="arr_3_addr" fromId="156" toId="36">
</dataflow>
<dataflow id="167" from="zext_ln22" to="arr_3_addr" fromId="24" toId="36">
</dataflow>
<dataflow id="168" from="arr_addr" to="arr_load" fromId="33" toId="37">
</dataflow>
<dataflow id="169" from="arr_1_addr" to="arr_1_load" fromId="34" toId="38">
</dataflow>
<dataflow id="170" from="arr_2_addr" to="arr_2_load" fromId="35" toId="39">
</dataflow>
<dataflow id="171" from="arr_3_addr" to="arr_3_load" fromId="36" toId="40">
</dataflow>
<dataflow id="172" from="trunc_ln34_1" to="switch_ln40" fromId="22" toId="41">
</dataflow>
<dataflow id="174" from="StgValue_173" to="switch_ln40" fromId="173" toId="41">
</dataflow>
<dataflow id="176" from="StgValue_175" to="switch_ln40" fromId="175" toId="41">
</dataflow>
<dataflow id="178" from="StgValue_177" to="switch_ln40" fromId="177" toId="41">
</dataflow>
<dataflow id="179" from="i" to="add_ln34" fromId="18" toId="42">
</dataflow>
<dataflow id="181" from="StgValue_180" to="add_ln34" fromId="180" toId="42">
</dataflow>
<dataflow id="182" from="add_ln34" to="store_ln34" fromId="42" toId="43">
</dataflow>
<dataflow id="183" from="i_2" to="store_ln34" fromId="5" toId="43">
</dataflow>
<dataflow id="185" from="_ssdm_op_SpecPipeline" to="specpipeline_ln36" fromId="184" toId="45">
</dataflow>
<dataflow id="186" from="StgValue_88" to="specpipeline_ln36" fromId="88" toId="45">
</dataflow>
<dataflow id="188" from="StgValue_187" to="specpipeline_ln36" fromId="187" toId="45">
</dataflow>
<dataflow id="189" from="StgValue_187" to="specpipeline_ln36" fromId="187" toId="45">
</dataflow>
<dataflow id="190" from="StgValue_187" to="specpipeline_ln36" fromId="187" toId="45">
</dataflow>
<dataflow id="192" from="empty_3" to="specpipeline_ln36" fromId="191" toId="45">
</dataflow>
<dataflow id="194" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln22" fromId="193" toId="46">
</dataflow>
<dataflow id="196" from="StgValue_195" to="speclooptripcount_ln22" fromId="195" toId="46">
</dataflow>
<dataflow id="197" from="StgValue_195" to="speclooptripcount_ln22" fromId="195" toId="46">
</dataflow>
<dataflow id="198" from="StgValue_195" to="speclooptripcount_ln22" fromId="195" toId="46">
</dataflow>
<dataflow id="200" from="_ssdm_op_SpecLoopName" to="specloopname_ln34" fromId="199" toId="47">
</dataflow>
<dataflow id="202" from="empty_10" to="specloopname_ln34" fromId="201" toId="47">
</dataflow>
<dataflow id="203" from="tmp_8" to="zext_ln40_1" fromId="32" toId="48">
</dataflow>
<dataflow id="204" from="zext_ln40_cast" to="mul_ln40" fromId="15" toId="49">
</dataflow>
<dataflow id="205" from="zext_ln40_1" to="mul_ln40" fromId="48" toId="49">
</dataflow>
<dataflow id="207" from="_ssdm_op_BitConcatenate.i64.i63.i1" to="shl_ln2" fromId="206" toId="50">
</dataflow>
<dataflow id="208" from="mul_ln40" to="shl_ln2" fromId="49" toId="50">
</dataflow>
<dataflow id="210" from="StgValue_209" to="shl_ln2" fromId="209" toId="50">
</dataflow>
<dataflow id="211" from="arr_addr" to="arr_load" fromId="33" toId="51">
</dataflow>
<dataflow id="212" from="arr_1_addr" to="arr_1_load" fromId="34" toId="52">
</dataflow>
<dataflow id="213" from="arr_2_addr" to="arr_2_load" fromId="35" toId="53">
</dataflow>
<dataflow id="214" from="arr_3_addr" to="arr_3_load" fromId="36" toId="54">
</dataflow>
<dataflow id="216" from="_ssdm_op_Mux.ap_auto.4i64.i2" to="tmp_9" fromId="215" toId="55">
</dataflow>
<dataflow id="217" from="arr_load" to="tmp_9" fromId="51" toId="55">
</dataflow>
<dataflow id="218" from="arr_1_load" to="tmp_9" fromId="52" toId="55">
</dataflow>
<dataflow id="219" from="arr_2_load" to="tmp_9" fromId="53" toId="55">
</dataflow>
<dataflow id="220" from="arr_3_load" to="tmp_9" fromId="54" toId="55">
</dataflow>
<dataflow id="221" from="trunc_ln34_1" to="tmp_9" fromId="22" toId="55">
</dataflow>
<dataflow id="222" from="tmp_9" to="add_ln40" fromId="55" toId="56">
</dataflow>
<dataflow id="223" from="shl_ln2" to="add_ln40" fromId="50" toId="56">
</dataflow>
<dataflow id="224" from="add_ln40" to="store_ln40" fromId="56" toId="57">
</dataflow>
<dataflow id="225" from="arr_2_addr" to="store_ln40" fromId="35" toId="57">
</dataflow>
<dataflow id="226" from="add_ln40" to="store_ln40" fromId="56" toId="59">
</dataflow>
<dataflow id="227" from="arr_1_addr" to="store_ln40" fromId="34" toId="59">
</dataflow>
<dataflow id="228" from="add_ln40" to="store_ln40" fromId="56" toId="61">
</dataflow>
<dataflow id="229" from="arr_addr" to="store_ln40" fromId="33" toId="61">
</dataflow>
<dataflow id="230" from="add_ln40" to="store_ln40" fromId="56" toId="63">
</dataflow>
<dataflow id="231" from="arr_3_addr" to="store_ln40" fromId="36" toId="63">
</dataflow>
<dataflow id="232" from="icmp_ln34" to="StgValue_2" fromId="19" toId="2">
</dataflow>
<dataflow id="233" from="trunc_ln34_1" to="StgValue_3" fromId="22" toId="3">
</dataflow>
</dataflows>


</stg>
