Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Dec  5 13:35:56 2023
| Host         : DippeePrime running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file topBrain_timing_summary_routed.rpt -pb topBrain_timing_summary_routed.pb -rpx topBrain_timing_summary_routed.rpx -warn_on_violation
| Design       : topBrain
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  560         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (560)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1202)
5. checking no_input_delay (0)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (560)
--------------------------
 There are 560 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1202)
---------------------------------------------------
 There are 1202 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 1204          inf        0.000                      0                 1204           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1204 Endpoints
Min Delay          1204 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 matrixReloaded/data0_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            matrixReloaded/fpuCalculations/output_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.141ns  (logic 12.226ns (23.007%)  route 40.915ns (76.993%))
  Logic Levels:           36  (CARRY4=2 DSP48E1=2 FDRE=1 LUT2=3 LUT3=2 LUT4=5 LUT5=7 LUT6=14)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE                         0.000     0.000 r  matrixReloaded/data0_reg[4]/C
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  matrixReloaded/data0_reg[4]/Q
                         net (fo=22, routed)          1.342     1.860    matrixReloaded/fpuCalculations/output_reg[8]_1[27]
    SLICE_X13Y104        LUT4 (Prop_lut4_I0_O)        0.124     1.984 f  matrixReloaded/fpuCalculations/fract0__0_i_15/O
                         net (fo=1, routed)           0.264     2.248    matrixReloaded/fpuCalculations/fract0__0_i_15_n_0
    SLICE_X13Y104        LUT5 (Prop_lut5_I4_O)        0.124     2.372 r  matrixReloaded/fpuCalculations/fract0__0_i_8/O
                         net (fo=50, routed)          3.363     5.735    matrixReloaded/fpuCalculations/fract0__0_i_8_n_0
    SLICE_X34Y112        LUT6 (Prop_lut6_I0_O)        0.124     5.859 r  matrixReloaded/fpuCalculations/fract0_i_101/O
                         net (fo=22, routed)          0.820     6.679    matrixReloaded/fpuCalculations/fract0_i_101_n_0
    SLICE_X36Y106        LUT6 (Prop_lut6_I0_O)        0.124     6.803 f  matrixReloaded/fpuCalculations/fract0__0_i_26/O
                         net (fo=7, routed)           1.923     8.726    matrixReloaded/fpuCalculations/fract0__0_i_26_n_0
    SLICE_X18Y106        LUT2 (Prop_lut2_I1_O)        0.124     8.850 r  matrixReloaded/fpuCalculations/fract0_i_143/O
                         net (fo=19, routed)          1.888    10.738    matrixReloaded/fpuCalculations/fract0_i_143_n_0
    SLICE_X38Y104        LUT4 (Prop_lut4_I2_O)        0.152    10.890 r  matrixReloaded/fpuCalculations/fract0_i_148/O
                         net (fo=1, routed)           0.815    11.706    matrixReloaded/fpuCalculations/fract0_i_148_n_0
    SLICE_X38Y103        LUT6 (Prop_lut6_I5_O)        0.348    12.054 r  matrixReloaded/fpuCalculations/fract0_i_97/O
                         net (fo=2, routed)           0.940    12.993    matrixReloaded/fpuCalculations/fract0_i_97_n_0
    SLICE_X37Y102        LUT3 (Prop_lut3_I2_O)        0.152    13.145 r  matrixReloaded/fpuCalculations/fract0_i_44/O
                         net (fo=2, routed)           0.817    13.962    matrixReloaded/fpuCalculations/fract0_i_44_n_0
    SLICE_X37Y103        LUT5 (Prop_lut5_I2_O)        0.326    14.288 r  matrixReloaded/fpuCalculations/fract0_i_1/O
                         net (fo=1, routed)           0.978    15.266    matrixReloaded/fpuCalculations/fractl[16]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    19.117 r  matrixReloaded/fpuCalculations/fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.119    matrixReloaded/fpuCalculations/fract0_n_106
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[29])
                                                      1.518    20.637 r  matrixReloaded/fpuCalculations/fract0__0/P[29]
                         net (fo=41, routed)          4.092    24.729    matrixReloaded/fpuCalculations/l102_in
    SLICE_X23Y117        LUT2 (Prop_lut2_I1_O)        0.124    24.853 r  matrixReloaded/fpuCalculations/output[7]_i_75/O
                         net (fo=21, routed)          1.517    26.370    matrixReloaded/fpuCalculations/output[7]_i_75_n_0
    SLICE_X32Y119        LUT6 (Prop_lut6_I3_O)        0.124    26.494 f  matrixReloaded/fpuCalculations/output[2]_i_12/O
                         net (fo=10, routed)          0.674    27.168    matrixReloaded/fpuCalculations/output[2]_i_12_n_0
    SLICE_X31Y119        LUT6 (Prop_lut6_I0_O)        0.124    27.292 r  matrixReloaded/fpuCalculations/output[4]_i_49/O
                         net (fo=11, routed)          0.326    27.618    matrixReloaded/fpuCalculations/output[4]_i_49_n_0
    SLICE_X33Y118        LUT6 (Prop_lut6_I1_O)        0.124    27.742 r  matrixReloaded/fpuCalculations/output[4]_i_53/O
                         net (fo=3, routed)           0.969    28.712    matrixReloaded/fpuCalculations/output[4]_i_53_n_0
    SLICE_X27Y112        LUT3 (Prop_lut3_I0_O)        0.150    28.862 r  matrixReloaded/fpuCalculations/output[7]_i_199/O
                         net (fo=2, routed)           0.819    29.680    matrixReloaded/fpuCalculations/output[7]_i_199_n_0
    SLICE_X27Y113        LUT5 (Prop_lut5_I3_O)        0.326    30.006 r  matrixReloaded/fpuCalculations/output[7]_i_105/O
                         net (fo=2, routed)           1.134    31.140    matrixReloaded/fpuCalculations/output[7]_i_105_n_0
    SLICE_X29Y113        LUT6 (Prop_lut6_I0_O)        0.124    31.264 r  matrixReloaded/fpuCalculations/output[7]_i_109/O
                         net (fo=1, routed)           0.000    31.264    matrixReloaded/fpuCalculations/output[7]_i_109_n_0
    SLICE_X29Y113        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    31.904 f  matrixReloaded/fpuCalculations/output_reg[7]_i_33/O[3]
                         net (fo=6, routed)           1.062    32.966    matrixReloaded/fpuCalculations/output_reg[7]_i_33_n_4
    SLICE_X32Y114        LUT2 (Prop_lut2_I0_O)        0.332    33.298 r  matrixReloaded/fpuCalculations/output[2]_i_19/O
                         net (fo=1, routed)           0.162    33.460    matrixReloaded/fpuCalculations/output[2]_i_19_n_0
    SLICE_X32Y114        LUT6 (Prop_lut6_I5_O)        0.326    33.786 f  matrixReloaded/fpuCalculations/output[2]_i_14/O
                         net (fo=1, routed)           0.811    34.597    matrixReloaded/fpuCalculations/output[2]_i_14_n_0
    SLICE_X32Y115        LUT5 (Prop_lut5_I3_O)        0.124    34.721 r  matrixReloaded/fpuCalculations/output[2]_i_9/O
                         net (fo=55, routed)          1.003    35.723    matrixReloaded/fpuCalculations/output[2]_i_9_n_0
    SLICE_X34Y118        LUT6 (Prop_lut6_I1_O)        0.124    35.847 r  matrixReloaded/fpuCalculations/output[-19]_i_17/O
                         net (fo=92, routed)          4.149    39.997    matrixReloaded/fpuCalculations/output[-19]_i_17_n_0
    SLICE_X18Y124        LUT4 (Prop_lut4_I2_O)        0.124    40.121 r  matrixReloaded/fpuCalculations/output[7]_i_1882/O
                         net (fo=104, routed)         2.404    42.525    matrixReloaded/fpuCalculations/output[7]_i_1882_n_0
    SLICE_X21Y133        LUT6 (Prop_lut6_I2_O)        0.124    42.649 r  matrixReloaded/fpuCalculations/output[7]_i_1898/O
                         net (fo=1, routed)           0.569    43.217    matrixReloaded/fpuCalculations/output[7]_i_1898_n_0
    SLICE_X20Y133        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    43.724 f  matrixReloaded/fpuCalculations/output_reg[7]_i_1100/CO[3]
                         net (fo=1, routed)           1.472    45.196    matrixReloaded/fpuCalculations/orx17_in
    SLICE_X25Y120        LUT4 (Prop_lut4_I0_O)        0.150    45.346 f  matrixReloaded/fpuCalculations/output[7]_i_547/O
                         net (fo=1, routed)           0.433    45.780    matrixReloaded/fpuCalculations/output[7]_i_547_n_0
    SLICE_X25Y120        LUT5 (Prop_lut5_I4_O)        0.326    46.106 f  matrixReloaded/fpuCalculations/output[7]_i_310/O
                         net (fo=1, routed)           0.565    46.671    matrixReloaded/fpuCalculations/output[7]_i_310_n_0
    SLICE_X27Y120        LUT6 (Prop_lut6_I5_O)        0.124    46.795 f  matrixReloaded/fpuCalculations/output[7]_i_182/O
                         net (fo=1, routed)           0.541    47.336    matrixReloaded/fpuCalculations/output[7]_i_182_n_0
    SLICE_X29Y120        LUT4 (Prop_lut4_I3_O)        0.124    47.460 f  matrixReloaded/fpuCalculations/output[7]_i_95/O
                         net (fo=1, routed)           0.639    48.099    matrixReloaded/fpuCalculations/output[7]_i_95_n_0
    SLICE_X32Y120        LUT5 (Prop_lut5_I1_O)        0.124    48.223 f  matrixReloaded/fpuCalculations/output[7]_i_31/O
                         net (fo=1, routed)           0.782    49.005    matrixReloaded/fpuCalculations/output[7]_i_31_n_0
    SLICE_X33Y116        LUT6 (Prop_lut6_I3_O)        0.124    49.129 r  matrixReloaded/fpuCalculations/output[7]_i_7/O
                         net (fo=29, routed)          1.111    50.241    matrixReloaded/fpuCalculations/output[7]_i_7_n_0
    SLICE_X29Y115        LUT6 (Prop_lut6_I1_O)        0.124    50.365 r  matrixReloaded/fpuCalculations/output[2]_i_11/O
                         net (fo=25, routed)          1.202    51.567    matrixReloaded/fpuCalculations/output[2]_i_11_n_0
    SLICE_X26Y112        LUT5 (Prop_lut5_I1_O)        0.124    51.691 r  matrixReloaded/fpuCalculations/output[0]_i_2/O
                         net (fo=1, routed)           1.327    53.017    matrixReloaded/fpuCalculations/output[0]_i_2_n_0
    SLICE_X17Y108        LUT6 (Prop_lut6_I0_O)        0.124    53.141 r  matrixReloaded/fpuCalculations/output[0]_i_1/O
                         net (fo=1, routed)           0.000    53.141    matrixReloaded/fpuCalculations/output[0]_i_1_n_0
    SLICE_X17Y108        FDRE                                         r  matrixReloaded/fpuCalculations/output_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 matrixReloaded/data0_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            matrixReloaded/fpuCalculations/output_reg[-9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.881ns  (logic 12.226ns (23.120%)  route 40.655ns (76.880%))
  Logic Levels:           36  (CARRY4=2 DSP48E1=2 FDRE=1 LUT2=3 LUT3=2 LUT4=5 LUT5=7 LUT6=14)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE                         0.000     0.000 r  matrixReloaded/data0_reg[4]/C
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  matrixReloaded/data0_reg[4]/Q
                         net (fo=22, routed)          1.342     1.860    matrixReloaded/fpuCalculations/output_reg[8]_1[27]
    SLICE_X13Y104        LUT4 (Prop_lut4_I0_O)        0.124     1.984 f  matrixReloaded/fpuCalculations/fract0__0_i_15/O
                         net (fo=1, routed)           0.264     2.248    matrixReloaded/fpuCalculations/fract0__0_i_15_n_0
    SLICE_X13Y104        LUT5 (Prop_lut5_I4_O)        0.124     2.372 r  matrixReloaded/fpuCalculations/fract0__0_i_8/O
                         net (fo=50, routed)          3.363     5.735    matrixReloaded/fpuCalculations/fract0__0_i_8_n_0
    SLICE_X34Y112        LUT6 (Prop_lut6_I0_O)        0.124     5.859 r  matrixReloaded/fpuCalculations/fract0_i_101/O
                         net (fo=22, routed)          0.820     6.679    matrixReloaded/fpuCalculations/fract0_i_101_n_0
    SLICE_X36Y106        LUT6 (Prop_lut6_I0_O)        0.124     6.803 f  matrixReloaded/fpuCalculations/fract0__0_i_26/O
                         net (fo=7, routed)           1.923     8.726    matrixReloaded/fpuCalculations/fract0__0_i_26_n_0
    SLICE_X18Y106        LUT2 (Prop_lut2_I1_O)        0.124     8.850 r  matrixReloaded/fpuCalculations/fract0_i_143/O
                         net (fo=19, routed)          1.888    10.738    matrixReloaded/fpuCalculations/fract0_i_143_n_0
    SLICE_X38Y104        LUT4 (Prop_lut4_I2_O)        0.152    10.890 r  matrixReloaded/fpuCalculations/fract0_i_148/O
                         net (fo=1, routed)           0.815    11.706    matrixReloaded/fpuCalculations/fract0_i_148_n_0
    SLICE_X38Y103        LUT6 (Prop_lut6_I5_O)        0.348    12.054 r  matrixReloaded/fpuCalculations/fract0_i_97/O
                         net (fo=2, routed)           0.940    12.993    matrixReloaded/fpuCalculations/fract0_i_97_n_0
    SLICE_X37Y102        LUT3 (Prop_lut3_I2_O)        0.152    13.145 r  matrixReloaded/fpuCalculations/fract0_i_44/O
                         net (fo=2, routed)           0.817    13.962    matrixReloaded/fpuCalculations/fract0_i_44_n_0
    SLICE_X37Y103        LUT5 (Prop_lut5_I2_O)        0.326    14.288 r  matrixReloaded/fpuCalculations/fract0_i_1/O
                         net (fo=1, routed)           0.978    15.266    matrixReloaded/fpuCalculations/fractl[16]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    19.117 r  matrixReloaded/fpuCalculations/fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.119    matrixReloaded/fpuCalculations/fract0_n_106
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[29])
                                                      1.518    20.637 r  matrixReloaded/fpuCalculations/fract0__0/P[29]
                         net (fo=41, routed)          4.092    24.729    matrixReloaded/fpuCalculations/l102_in
    SLICE_X23Y117        LUT2 (Prop_lut2_I1_O)        0.124    24.853 r  matrixReloaded/fpuCalculations/output[7]_i_75/O
                         net (fo=21, routed)          1.517    26.370    matrixReloaded/fpuCalculations/output[7]_i_75_n_0
    SLICE_X32Y119        LUT6 (Prop_lut6_I3_O)        0.124    26.494 f  matrixReloaded/fpuCalculations/output[2]_i_12/O
                         net (fo=10, routed)          0.674    27.168    matrixReloaded/fpuCalculations/output[2]_i_12_n_0
    SLICE_X31Y119        LUT6 (Prop_lut6_I0_O)        0.124    27.292 r  matrixReloaded/fpuCalculations/output[4]_i_49/O
                         net (fo=11, routed)          0.326    27.618    matrixReloaded/fpuCalculations/output[4]_i_49_n_0
    SLICE_X33Y118        LUT6 (Prop_lut6_I1_O)        0.124    27.742 r  matrixReloaded/fpuCalculations/output[4]_i_53/O
                         net (fo=3, routed)           0.969    28.712    matrixReloaded/fpuCalculations/output[4]_i_53_n_0
    SLICE_X27Y112        LUT3 (Prop_lut3_I0_O)        0.150    28.862 r  matrixReloaded/fpuCalculations/output[7]_i_199/O
                         net (fo=2, routed)           0.819    29.680    matrixReloaded/fpuCalculations/output[7]_i_199_n_0
    SLICE_X27Y113        LUT5 (Prop_lut5_I3_O)        0.326    30.006 r  matrixReloaded/fpuCalculations/output[7]_i_105/O
                         net (fo=2, routed)           1.134    31.140    matrixReloaded/fpuCalculations/output[7]_i_105_n_0
    SLICE_X29Y113        LUT6 (Prop_lut6_I0_O)        0.124    31.264 r  matrixReloaded/fpuCalculations/output[7]_i_109/O
                         net (fo=1, routed)           0.000    31.264    matrixReloaded/fpuCalculations/output[7]_i_109_n_0
    SLICE_X29Y113        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    31.904 f  matrixReloaded/fpuCalculations/output_reg[7]_i_33/O[3]
                         net (fo=6, routed)           1.062    32.966    matrixReloaded/fpuCalculations/output_reg[7]_i_33_n_4
    SLICE_X32Y114        LUT2 (Prop_lut2_I0_O)        0.332    33.298 r  matrixReloaded/fpuCalculations/output[2]_i_19/O
                         net (fo=1, routed)           0.162    33.460    matrixReloaded/fpuCalculations/output[2]_i_19_n_0
    SLICE_X32Y114        LUT6 (Prop_lut6_I5_O)        0.326    33.786 f  matrixReloaded/fpuCalculations/output[2]_i_14/O
                         net (fo=1, routed)           0.811    34.597    matrixReloaded/fpuCalculations/output[2]_i_14_n_0
    SLICE_X32Y115        LUT5 (Prop_lut5_I3_O)        0.124    34.721 r  matrixReloaded/fpuCalculations/output[2]_i_9/O
                         net (fo=55, routed)          1.003    35.723    matrixReloaded/fpuCalculations/output[2]_i_9_n_0
    SLICE_X34Y118        LUT6 (Prop_lut6_I1_O)        0.124    35.847 r  matrixReloaded/fpuCalculations/output[-19]_i_17/O
                         net (fo=92, routed)          4.149    39.997    matrixReloaded/fpuCalculations/output[-19]_i_17_n_0
    SLICE_X18Y124        LUT4 (Prop_lut4_I2_O)        0.124    40.121 r  matrixReloaded/fpuCalculations/output[7]_i_1882/O
                         net (fo=104, routed)         2.404    42.525    matrixReloaded/fpuCalculations/output[7]_i_1882_n_0
    SLICE_X21Y133        LUT6 (Prop_lut6_I2_O)        0.124    42.649 r  matrixReloaded/fpuCalculations/output[7]_i_1898/O
                         net (fo=1, routed)           0.569    43.217    matrixReloaded/fpuCalculations/output[7]_i_1898_n_0
    SLICE_X20Y133        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    43.724 f  matrixReloaded/fpuCalculations/output_reg[7]_i_1100/CO[3]
                         net (fo=1, routed)           1.472    45.196    matrixReloaded/fpuCalculations/orx17_in
    SLICE_X25Y120        LUT4 (Prop_lut4_I0_O)        0.150    45.346 f  matrixReloaded/fpuCalculations/output[7]_i_547/O
                         net (fo=1, routed)           0.433    45.780    matrixReloaded/fpuCalculations/output[7]_i_547_n_0
    SLICE_X25Y120        LUT5 (Prop_lut5_I4_O)        0.326    46.106 f  matrixReloaded/fpuCalculations/output[7]_i_310/O
                         net (fo=1, routed)           0.565    46.671    matrixReloaded/fpuCalculations/output[7]_i_310_n_0
    SLICE_X27Y120        LUT6 (Prop_lut6_I5_O)        0.124    46.795 f  matrixReloaded/fpuCalculations/output[7]_i_182/O
                         net (fo=1, routed)           0.541    47.336    matrixReloaded/fpuCalculations/output[7]_i_182_n_0
    SLICE_X29Y120        LUT4 (Prop_lut4_I3_O)        0.124    47.460 f  matrixReloaded/fpuCalculations/output[7]_i_95/O
                         net (fo=1, routed)           0.639    48.099    matrixReloaded/fpuCalculations/output[7]_i_95_n_0
    SLICE_X32Y120        LUT5 (Prop_lut5_I1_O)        0.124    48.223 f  matrixReloaded/fpuCalculations/output[7]_i_31/O
                         net (fo=1, routed)           0.782    49.005    matrixReloaded/fpuCalculations/output[7]_i_31_n_0
    SLICE_X33Y116        LUT6 (Prop_lut6_I3_O)        0.124    49.129 r  matrixReloaded/fpuCalculations/output[7]_i_7/O
                         net (fo=29, routed)          1.111    50.241    matrixReloaded/fpuCalculations/output[7]_i_7_n_0
    SLICE_X29Y115        LUT6 (Prop_lut6_I1_O)        0.124    50.365 r  matrixReloaded/fpuCalculations/output[2]_i_11/O
                         net (fo=25, routed)          0.889    51.254    matrixReloaded/fpuCalculations/output[2]_i_11_n_0
    SLICE_X29Y116        LUT6 (Prop_lut6_I2_O)        0.124    51.378 r  matrixReloaded/fpuCalculations/output[-9]_i_2/O
                         net (fo=1, routed)           1.380    52.757    matrixReloaded/fpuCalculations/output[-9]_i_2_n_0
    SLICE_X16Y110        LUT5 (Prop_lut5_I0_O)        0.124    52.881 r  matrixReloaded/fpuCalculations/output[-9]_i_1/O
                         net (fo=1, routed)           0.000    52.881    matrixReloaded/fpuCalculations/output[-9]_i_1_n_0
    SLICE_X16Y110        FDRE                                         r  matrixReloaded/fpuCalculations/output_reg[-9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 matrixReloaded/data0_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            matrixReloaded/fpuCalculations/output_reg[-20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.858ns  (logic 12.226ns (23.130%)  route 40.632ns (76.870%))
  Logic Levels:           36  (CARRY4=2 DSP48E1=2 FDRE=1 LUT2=3 LUT3=2 LUT4=5 LUT5=7 LUT6=14)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE                         0.000     0.000 r  matrixReloaded/data0_reg[4]/C
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  matrixReloaded/data0_reg[4]/Q
                         net (fo=22, routed)          1.342     1.860    matrixReloaded/fpuCalculations/output_reg[8]_1[27]
    SLICE_X13Y104        LUT4 (Prop_lut4_I0_O)        0.124     1.984 f  matrixReloaded/fpuCalculations/fract0__0_i_15/O
                         net (fo=1, routed)           0.264     2.248    matrixReloaded/fpuCalculations/fract0__0_i_15_n_0
    SLICE_X13Y104        LUT5 (Prop_lut5_I4_O)        0.124     2.372 r  matrixReloaded/fpuCalculations/fract0__0_i_8/O
                         net (fo=50, routed)          3.363     5.735    matrixReloaded/fpuCalculations/fract0__0_i_8_n_0
    SLICE_X34Y112        LUT6 (Prop_lut6_I0_O)        0.124     5.859 r  matrixReloaded/fpuCalculations/fract0_i_101/O
                         net (fo=22, routed)          0.820     6.679    matrixReloaded/fpuCalculations/fract0_i_101_n_0
    SLICE_X36Y106        LUT6 (Prop_lut6_I0_O)        0.124     6.803 f  matrixReloaded/fpuCalculations/fract0__0_i_26/O
                         net (fo=7, routed)           1.923     8.726    matrixReloaded/fpuCalculations/fract0__0_i_26_n_0
    SLICE_X18Y106        LUT2 (Prop_lut2_I1_O)        0.124     8.850 r  matrixReloaded/fpuCalculations/fract0_i_143/O
                         net (fo=19, routed)          1.888    10.738    matrixReloaded/fpuCalculations/fract0_i_143_n_0
    SLICE_X38Y104        LUT4 (Prop_lut4_I2_O)        0.152    10.890 r  matrixReloaded/fpuCalculations/fract0_i_148/O
                         net (fo=1, routed)           0.815    11.706    matrixReloaded/fpuCalculations/fract0_i_148_n_0
    SLICE_X38Y103        LUT6 (Prop_lut6_I5_O)        0.348    12.054 r  matrixReloaded/fpuCalculations/fract0_i_97/O
                         net (fo=2, routed)           0.940    12.993    matrixReloaded/fpuCalculations/fract0_i_97_n_0
    SLICE_X37Y102        LUT3 (Prop_lut3_I2_O)        0.152    13.145 r  matrixReloaded/fpuCalculations/fract0_i_44/O
                         net (fo=2, routed)           0.817    13.962    matrixReloaded/fpuCalculations/fract0_i_44_n_0
    SLICE_X37Y103        LUT5 (Prop_lut5_I2_O)        0.326    14.288 r  matrixReloaded/fpuCalculations/fract0_i_1/O
                         net (fo=1, routed)           0.978    15.266    matrixReloaded/fpuCalculations/fractl[16]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    19.117 r  matrixReloaded/fpuCalculations/fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.119    matrixReloaded/fpuCalculations/fract0_n_106
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[29])
                                                      1.518    20.637 r  matrixReloaded/fpuCalculations/fract0__0/P[29]
                         net (fo=41, routed)          4.092    24.729    matrixReloaded/fpuCalculations/l102_in
    SLICE_X23Y117        LUT2 (Prop_lut2_I1_O)        0.124    24.853 r  matrixReloaded/fpuCalculations/output[7]_i_75/O
                         net (fo=21, routed)          1.517    26.370    matrixReloaded/fpuCalculations/output[7]_i_75_n_0
    SLICE_X32Y119        LUT6 (Prop_lut6_I3_O)        0.124    26.494 f  matrixReloaded/fpuCalculations/output[2]_i_12/O
                         net (fo=10, routed)          0.674    27.168    matrixReloaded/fpuCalculations/output[2]_i_12_n_0
    SLICE_X31Y119        LUT6 (Prop_lut6_I0_O)        0.124    27.292 r  matrixReloaded/fpuCalculations/output[4]_i_49/O
                         net (fo=11, routed)          0.326    27.618    matrixReloaded/fpuCalculations/output[4]_i_49_n_0
    SLICE_X33Y118        LUT6 (Prop_lut6_I1_O)        0.124    27.742 r  matrixReloaded/fpuCalculations/output[4]_i_53/O
                         net (fo=3, routed)           0.969    28.712    matrixReloaded/fpuCalculations/output[4]_i_53_n_0
    SLICE_X27Y112        LUT3 (Prop_lut3_I0_O)        0.150    28.862 r  matrixReloaded/fpuCalculations/output[7]_i_199/O
                         net (fo=2, routed)           0.819    29.680    matrixReloaded/fpuCalculations/output[7]_i_199_n_0
    SLICE_X27Y113        LUT5 (Prop_lut5_I3_O)        0.326    30.006 r  matrixReloaded/fpuCalculations/output[7]_i_105/O
                         net (fo=2, routed)           1.134    31.140    matrixReloaded/fpuCalculations/output[7]_i_105_n_0
    SLICE_X29Y113        LUT6 (Prop_lut6_I0_O)        0.124    31.264 r  matrixReloaded/fpuCalculations/output[7]_i_109/O
                         net (fo=1, routed)           0.000    31.264    matrixReloaded/fpuCalculations/output[7]_i_109_n_0
    SLICE_X29Y113        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    31.904 f  matrixReloaded/fpuCalculations/output_reg[7]_i_33/O[3]
                         net (fo=6, routed)           1.062    32.966    matrixReloaded/fpuCalculations/output_reg[7]_i_33_n_4
    SLICE_X32Y114        LUT2 (Prop_lut2_I0_O)        0.332    33.298 r  matrixReloaded/fpuCalculations/output[2]_i_19/O
                         net (fo=1, routed)           0.162    33.460    matrixReloaded/fpuCalculations/output[2]_i_19_n_0
    SLICE_X32Y114        LUT6 (Prop_lut6_I5_O)        0.326    33.786 f  matrixReloaded/fpuCalculations/output[2]_i_14/O
                         net (fo=1, routed)           0.811    34.597    matrixReloaded/fpuCalculations/output[2]_i_14_n_0
    SLICE_X32Y115        LUT5 (Prop_lut5_I3_O)        0.124    34.721 r  matrixReloaded/fpuCalculations/output[2]_i_9/O
                         net (fo=55, routed)          1.003    35.723    matrixReloaded/fpuCalculations/output[2]_i_9_n_0
    SLICE_X34Y118        LUT6 (Prop_lut6_I1_O)        0.124    35.847 r  matrixReloaded/fpuCalculations/output[-19]_i_17/O
                         net (fo=92, routed)          4.149    39.997    matrixReloaded/fpuCalculations/output[-19]_i_17_n_0
    SLICE_X18Y124        LUT4 (Prop_lut4_I2_O)        0.124    40.121 r  matrixReloaded/fpuCalculations/output[7]_i_1882/O
                         net (fo=104, routed)         2.404    42.525    matrixReloaded/fpuCalculations/output[7]_i_1882_n_0
    SLICE_X21Y133        LUT6 (Prop_lut6_I2_O)        0.124    42.649 r  matrixReloaded/fpuCalculations/output[7]_i_1898/O
                         net (fo=1, routed)           0.569    43.217    matrixReloaded/fpuCalculations/output[7]_i_1898_n_0
    SLICE_X20Y133        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    43.724 f  matrixReloaded/fpuCalculations/output_reg[7]_i_1100/CO[3]
                         net (fo=1, routed)           1.472    45.196    matrixReloaded/fpuCalculations/orx17_in
    SLICE_X25Y120        LUT4 (Prop_lut4_I0_O)        0.150    45.346 f  matrixReloaded/fpuCalculations/output[7]_i_547/O
                         net (fo=1, routed)           0.433    45.780    matrixReloaded/fpuCalculations/output[7]_i_547_n_0
    SLICE_X25Y120        LUT5 (Prop_lut5_I4_O)        0.326    46.106 f  matrixReloaded/fpuCalculations/output[7]_i_310/O
                         net (fo=1, routed)           0.565    46.671    matrixReloaded/fpuCalculations/output[7]_i_310_n_0
    SLICE_X27Y120        LUT6 (Prop_lut6_I5_O)        0.124    46.795 f  matrixReloaded/fpuCalculations/output[7]_i_182/O
                         net (fo=1, routed)           0.541    47.336    matrixReloaded/fpuCalculations/output[7]_i_182_n_0
    SLICE_X29Y120        LUT4 (Prop_lut4_I3_O)        0.124    47.460 f  matrixReloaded/fpuCalculations/output[7]_i_95/O
                         net (fo=1, routed)           0.639    48.099    matrixReloaded/fpuCalculations/output[7]_i_95_n_0
    SLICE_X32Y120        LUT5 (Prop_lut5_I1_O)        0.124    48.223 f  matrixReloaded/fpuCalculations/output[7]_i_31/O
                         net (fo=1, routed)           0.782    49.005    matrixReloaded/fpuCalculations/output[7]_i_31_n_0
    SLICE_X33Y116        LUT6 (Prop_lut6_I3_O)        0.124    49.129 r  matrixReloaded/fpuCalculations/output[7]_i_7/O
                         net (fo=29, routed)          1.111    50.241    matrixReloaded/fpuCalculations/output[7]_i_7_n_0
    SLICE_X29Y115        LUT6 (Prop_lut6_I1_O)        0.124    50.365 r  matrixReloaded/fpuCalculations/output[2]_i_11/O
                         net (fo=25, routed)          1.064    51.429    matrixReloaded/fpuCalculations/output[2]_i_11_n_0
    SLICE_X31Y113        LUT6 (Prop_lut6_I2_O)        0.124    51.553 r  matrixReloaded/fpuCalculations/output[-20]_i_2/O
                         net (fo=1, routed)           1.181    52.734    matrixReloaded/fpuCalculations/output[-20]_i_2_n_0
    SLICE_X16Y108        LUT5 (Prop_lut5_I0_O)        0.124    52.858 r  matrixReloaded/fpuCalculations/output[-20]_i_1/O
                         net (fo=1, routed)           0.000    52.858    matrixReloaded/fpuCalculations/output[-20]_i_1_n_0
    SLICE_X16Y108        FDRE                                         r  matrixReloaded/fpuCalculations/output_reg[-20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 matrixReloaded/data0_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            matrixReloaded/fpuCalculations/output_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.847ns  (logic 12.226ns (23.135%)  route 40.621ns (76.865%))
  Logic Levels:           36  (CARRY4=2 DSP48E1=2 FDRE=1 LUT2=3 LUT3=2 LUT4=5 LUT5=6 LUT6=15)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE                         0.000     0.000 r  matrixReloaded/data0_reg[4]/C
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  matrixReloaded/data0_reg[4]/Q
                         net (fo=22, routed)          1.342     1.860    matrixReloaded/fpuCalculations/output_reg[8]_1[27]
    SLICE_X13Y104        LUT4 (Prop_lut4_I0_O)        0.124     1.984 f  matrixReloaded/fpuCalculations/fract0__0_i_15/O
                         net (fo=1, routed)           0.264     2.248    matrixReloaded/fpuCalculations/fract0__0_i_15_n_0
    SLICE_X13Y104        LUT5 (Prop_lut5_I4_O)        0.124     2.372 r  matrixReloaded/fpuCalculations/fract0__0_i_8/O
                         net (fo=50, routed)          3.363     5.735    matrixReloaded/fpuCalculations/fract0__0_i_8_n_0
    SLICE_X34Y112        LUT6 (Prop_lut6_I0_O)        0.124     5.859 r  matrixReloaded/fpuCalculations/fract0_i_101/O
                         net (fo=22, routed)          0.820     6.679    matrixReloaded/fpuCalculations/fract0_i_101_n_0
    SLICE_X36Y106        LUT6 (Prop_lut6_I0_O)        0.124     6.803 f  matrixReloaded/fpuCalculations/fract0__0_i_26/O
                         net (fo=7, routed)           1.923     8.726    matrixReloaded/fpuCalculations/fract0__0_i_26_n_0
    SLICE_X18Y106        LUT2 (Prop_lut2_I1_O)        0.124     8.850 r  matrixReloaded/fpuCalculations/fract0_i_143/O
                         net (fo=19, routed)          1.888    10.738    matrixReloaded/fpuCalculations/fract0_i_143_n_0
    SLICE_X38Y104        LUT4 (Prop_lut4_I2_O)        0.152    10.890 r  matrixReloaded/fpuCalculations/fract0_i_148/O
                         net (fo=1, routed)           0.815    11.706    matrixReloaded/fpuCalculations/fract0_i_148_n_0
    SLICE_X38Y103        LUT6 (Prop_lut6_I5_O)        0.348    12.054 r  matrixReloaded/fpuCalculations/fract0_i_97/O
                         net (fo=2, routed)           0.940    12.993    matrixReloaded/fpuCalculations/fract0_i_97_n_0
    SLICE_X37Y102        LUT3 (Prop_lut3_I2_O)        0.152    13.145 r  matrixReloaded/fpuCalculations/fract0_i_44/O
                         net (fo=2, routed)           0.817    13.962    matrixReloaded/fpuCalculations/fract0_i_44_n_0
    SLICE_X37Y103        LUT5 (Prop_lut5_I2_O)        0.326    14.288 r  matrixReloaded/fpuCalculations/fract0_i_1/O
                         net (fo=1, routed)           0.978    15.266    matrixReloaded/fpuCalculations/fractl[16]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    19.117 r  matrixReloaded/fpuCalculations/fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.119    matrixReloaded/fpuCalculations/fract0_n_106
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[29])
                                                      1.518    20.637 r  matrixReloaded/fpuCalculations/fract0__0/P[29]
                         net (fo=41, routed)          4.092    24.729    matrixReloaded/fpuCalculations/l102_in
    SLICE_X23Y117        LUT2 (Prop_lut2_I1_O)        0.124    24.853 r  matrixReloaded/fpuCalculations/output[7]_i_75/O
                         net (fo=21, routed)          1.517    26.370    matrixReloaded/fpuCalculations/output[7]_i_75_n_0
    SLICE_X32Y119        LUT6 (Prop_lut6_I3_O)        0.124    26.494 f  matrixReloaded/fpuCalculations/output[2]_i_12/O
                         net (fo=10, routed)          0.674    27.168    matrixReloaded/fpuCalculations/output[2]_i_12_n_0
    SLICE_X31Y119        LUT6 (Prop_lut6_I0_O)        0.124    27.292 r  matrixReloaded/fpuCalculations/output[4]_i_49/O
                         net (fo=11, routed)          0.326    27.618    matrixReloaded/fpuCalculations/output[4]_i_49_n_0
    SLICE_X33Y118        LUT6 (Prop_lut6_I1_O)        0.124    27.742 r  matrixReloaded/fpuCalculations/output[4]_i_53/O
                         net (fo=3, routed)           0.969    28.712    matrixReloaded/fpuCalculations/output[4]_i_53_n_0
    SLICE_X27Y112        LUT3 (Prop_lut3_I0_O)        0.150    28.862 r  matrixReloaded/fpuCalculations/output[7]_i_199/O
                         net (fo=2, routed)           0.819    29.680    matrixReloaded/fpuCalculations/output[7]_i_199_n_0
    SLICE_X27Y113        LUT5 (Prop_lut5_I3_O)        0.326    30.006 r  matrixReloaded/fpuCalculations/output[7]_i_105/O
                         net (fo=2, routed)           1.134    31.140    matrixReloaded/fpuCalculations/output[7]_i_105_n_0
    SLICE_X29Y113        LUT6 (Prop_lut6_I0_O)        0.124    31.264 r  matrixReloaded/fpuCalculations/output[7]_i_109/O
                         net (fo=1, routed)           0.000    31.264    matrixReloaded/fpuCalculations/output[7]_i_109_n_0
    SLICE_X29Y113        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    31.904 f  matrixReloaded/fpuCalculations/output_reg[7]_i_33/O[3]
                         net (fo=6, routed)           1.062    32.966    matrixReloaded/fpuCalculations/output_reg[7]_i_33_n_4
    SLICE_X32Y114        LUT2 (Prop_lut2_I0_O)        0.332    33.298 r  matrixReloaded/fpuCalculations/output[2]_i_19/O
                         net (fo=1, routed)           0.162    33.460    matrixReloaded/fpuCalculations/output[2]_i_19_n_0
    SLICE_X32Y114        LUT6 (Prop_lut6_I5_O)        0.326    33.786 f  matrixReloaded/fpuCalculations/output[2]_i_14/O
                         net (fo=1, routed)           0.811    34.597    matrixReloaded/fpuCalculations/output[2]_i_14_n_0
    SLICE_X32Y115        LUT5 (Prop_lut5_I3_O)        0.124    34.721 r  matrixReloaded/fpuCalculations/output[2]_i_9/O
                         net (fo=55, routed)          1.003    35.723    matrixReloaded/fpuCalculations/output[2]_i_9_n_0
    SLICE_X34Y118        LUT6 (Prop_lut6_I1_O)        0.124    35.847 r  matrixReloaded/fpuCalculations/output[-19]_i_17/O
                         net (fo=92, routed)          4.149    39.997    matrixReloaded/fpuCalculations/output[-19]_i_17_n_0
    SLICE_X18Y124        LUT4 (Prop_lut4_I2_O)        0.124    40.121 r  matrixReloaded/fpuCalculations/output[7]_i_1882/O
                         net (fo=104, routed)         2.404    42.525    matrixReloaded/fpuCalculations/output[7]_i_1882_n_0
    SLICE_X21Y133        LUT6 (Prop_lut6_I2_O)        0.124    42.649 r  matrixReloaded/fpuCalculations/output[7]_i_1898/O
                         net (fo=1, routed)           0.569    43.217    matrixReloaded/fpuCalculations/output[7]_i_1898_n_0
    SLICE_X20Y133        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    43.724 r  matrixReloaded/fpuCalculations/output_reg[7]_i_1100/CO[3]
                         net (fo=1, routed)           1.472    45.196    matrixReloaded/fpuCalculations/orx17_in
    SLICE_X25Y120        LUT4 (Prop_lut4_I0_O)        0.150    45.346 r  matrixReloaded/fpuCalculations/output[7]_i_547/O
                         net (fo=1, routed)           0.433    45.780    matrixReloaded/fpuCalculations/output[7]_i_547_n_0
    SLICE_X25Y120        LUT5 (Prop_lut5_I4_O)        0.326    46.106 r  matrixReloaded/fpuCalculations/output[7]_i_310/O
                         net (fo=1, routed)           0.565    46.671    matrixReloaded/fpuCalculations/output[7]_i_310_n_0
    SLICE_X27Y120        LUT6 (Prop_lut6_I5_O)        0.124    46.795 r  matrixReloaded/fpuCalculations/output[7]_i_182/O
                         net (fo=1, routed)           0.541    47.336    matrixReloaded/fpuCalculations/output[7]_i_182_n_0
    SLICE_X29Y120        LUT4 (Prop_lut4_I3_O)        0.124    47.460 r  matrixReloaded/fpuCalculations/output[7]_i_95/O
                         net (fo=1, routed)           0.639    48.099    matrixReloaded/fpuCalculations/output[7]_i_95_n_0
    SLICE_X32Y120        LUT5 (Prop_lut5_I1_O)        0.124    48.223 r  matrixReloaded/fpuCalculations/output[7]_i_31/O
                         net (fo=1, routed)           0.782    49.005    matrixReloaded/fpuCalculations/output[7]_i_31_n_0
    SLICE_X33Y116        LUT6 (Prop_lut6_I3_O)        0.124    49.129 f  matrixReloaded/fpuCalculations/output[7]_i_7/O
                         net (fo=29, routed)          1.532    50.661    matrixReloaded/fpuCalculations/output[7]_i_7_n_0
    SLICE_X31Y114        LUT6 (Prop_lut6_I4_O)        0.124    50.785 r  matrixReloaded/fpuCalculations/output[4]_i_7/O
                         net (fo=1, routed)           0.563    51.348    matrixReloaded/fpuCalculations/output[4]_i_7_n_0
    SLICE_X33Y114        LUT6 (Prop_lut6_I3_O)        0.124    51.472 r  matrixReloaded/fpuCalculations/output[4]_i_2/O
                         net (fo=1, routed)           1.251    52.723    matrixReloaded/fpuCalculations/output[4]_i_2_n_0
    SLICE_X17Y108        LUT6 (Prop_lut6_I0_O)        0.124    52.847 r  matrixReloaded/fpuCalculations/output[4]_i_1/O
                         net (fo=1, routed)           0.000    52.847    matrixReloaded/fpuCalculations/output[4]_i_1_n_0
    SLICE_X17Y108        FDRE                                         r  matrixReloaded/fpuCalculations/output_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 matrixReloaded/data0_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            matrixReloaded/fpuCalculations/output_reg[-18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.781ns  (logic 12.226ns (23.164%)  route 40.555ns (76.836%))
  Logic Levels:           36  (CARRY4=2 DSP48E1=2 FDRE=1 LUT2=3 LUT3=2 LUT4=5 LUT5=7 LUT6=14)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE                         0.000     0.000 r  matrixReloaded/data0_reg[4]/C
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  matrixReloaded/data0_reg[4]/Q
                         net (fo=22, routed)          1.342     1.860    matrixReloaded/fpuCalculations/output_reg[8]_1[27]
    SLICE_X13Y104        LUT4 (Prop_lut4_I0_O)        0.124     1.984 f  matrixReloaded/fpuCalculations/fract0__0_i_15/O
                         net (fo=1, routed)           0.264     2.248    matrixReloaded/fpuCalculations/fract0__0_i_15_n_0
    SLICE_X13Y104        LUT5 (Prop_lut5_I4_O)        0.124     2.372 r  matrixReloaded/fpuCalculations/fract0__0_i_8/O
                         net (fo=50, routed)          3.363     5.735    matrixReloaded/fpuCalculations/fract0__0_i_8_n_0
    SLICE_X34Y112        LUT6 (Prop_lut6_I0_O)        0.124     5.859 r  matrixReloaded/fpuCalculations/fract0_i_101/O
                         net (fo=22, routed)          0.820     6.679    matrixReloaded/fpuCalculations/fract0_i_101_n_0
    SLICE_X36Y106        LUT6 (Prop_lut6_I0_O)        0.124     6.803 f  matrixReloaded/fpuCalculations/fract0__0_i_26/O
                         net (fo=7, routed)           1.923     8.726    matrixReloaded/fpuCalculations/fract0__0_i_26_n_0
    SLICE_X18Y106        LUT2 (Prop_lut2_I1_O)        0.124     8.850 r  matrixReloaded/fpuCalculations/fract0_i_143/O
                         net (fo=19, routed)          1.888    10.738    matrixReloaded/fpuCalculations/fract0_i_143_n_0
    SLICE_X38Y104        LUT4 (Prop_lut4_I2_O)        0.152    10.890 r  matrixReloaded/fpuCalculations/fract0_i_148/O
                         net (fo=1, routed)           0.815    11.706    matrixReloaded/fpuCalculations/fract0_i_148_n_0
    SLICE_X38Y103        LUT6 (Prop_lut6_I5_O)        0.348    12.054 r  matrixReloaded/fpuCalculations/fract0_i_97/O
                         net (fo=2, routed)           0.940    12.993    matrixReloaded/fpuCalculations/fract0_i_97_n_0
    SLICE_X37Y102        LUT3 (Prop_lut3_I2_O)        0.152    13.145 r  matrixReloaded/fpuCalculations/fract0_i_44/O
                         net (fo=2, routed)           0.817    13.962    matrixReloaded/fpuCalculations/fract0_i_44_n_0
    SLICE_X37Y103        LUT5 (Prop_lut5_I2_O)        0.326    14.288 r  matrixReloaded/fpuCalculations/fract0_i_1/O
                         net (fo=1, routed)           0.978    15.266    matrixReloaded/fpuCalculations/fractl[16]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    19.117 r  matrixReloaded/fpuCalculations/fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.119    matrixReloaded/fpuCalculations/fract0_n_106
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[29])
                                                      1.518    20.637 r  matrixReloaded/fpuCalculations/fract0__0/P[29]
                         net (fo=41, routed)          4.092    24.729    matrixReloaded/fpuCalculations/l102_in
    SLICE_X23Y117        LUT2 (Prop_lut2_I1_O)        0.124    24.853 r  matrixReloaded/fpuCalculations/output[7]_i_75/O
                         net (fo=21, routed)          1.517    26.370    matrixReloaded/fpuCalculations/output[7]_i_75_n_0
    SLICE_X32Y119        LUT6 (Prop_lut6_I3_O)        0.124    26.494 f  matrixReloaded/fpuCalculations/output[2]_i_12/O
                         net (fo=10, routed)          0.674    27.168    matrixReloaded/fpuCalculations/output[2]_i_12_n_0
    SLICE_X31Y119        LUT6 (Prop_lut6_I0_O)        0.124    27.292 r  matrixReloaded/fpuCalculations/output[4]_i_49/O
                         net (fo=11, routed)          0.326    27.618    matrixReloaded/fpuCalculations/output[4]_i_49_n_0
    SLICE_X33Y118        LUT6 (Prop_lut6_I1_O)        0.124    27.742 r  matrixReloaded/fpuCalculations/output[4]_i_53/O
                         net (fo=3, routed)           0.969    28.712    matrixReloaded/fpuCalculations/output[4]_i_53_n_0
    SLICE_X27Y112        LUT3 (Prop_lut3_I0_O)        0.150    28.862 r  matrixReloaded/fpuCalculations/output[7]_i_199/O
                         net (fo=2, routed)           0.819    29.680    matrixReloaded/fpuCalculations/output[7]_i_199_n_0
    SLICE_X27Y113        LUT5 (Prop_lut5_I3_O)        0.326    30.006 r  matrixReloaded/fpuCalculations/output[7]_i_105/O
                         net (fo=2, routed)           1.134    31.140    matrixReloaded/fpuCalculations/output[7]_i_105_n_0
    SLICE_X29Y113        LUT6 (Prop_lut6_I0_O)        0.124    31.264 r  matrixReloaded/fpuCalculations/output[7]_i_109/O
                         net (fo=1, routed)           0.000    31.264    matrixReloaded/fpuCalculations/output[7]_i_109_n_0
    SLICE_X29Y113        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    31.904 f  matrixReloaded/fpuCalculations/output_reg[7]_i_33/O[3]
                         net (fo=6, routed)           1.062    32.966    matrixReloaded/fpuCalculations/output_reg[7]_i_33_n_4
    SLICE_X32Y114        LUT2 (Prop_lut2_I0_O)        0.332    33.298 r  matrixReloaded/fpuCalculations/output[2]_i_19/O
                         net (fo=1, routed)           0.162    33.460    matrixReloaded/fpuCalculations/output[2]_i_19_n_0
    SLICE_X32Y114        LUT6 (Prop_lut6_I5_O)        0.326    33.786 f  matrixReloaded/fpuCalculations/output[2]_i_14/O
                         net (fo=1, routed)           0.811    34.597    matrixReloaded/fpuCalculations/output[2]_i_14_n_0
    SLICE_X32Y115        LUT5 (Prop_lut5_I3_O)        0.124    34.721 r  matrixReloaded/fpuCalculations/output[2]_i_9/O
                         net (fo=55, routed)          1.003    35.723    matrixReloaded/fpuCalculations/output[2]_i_9_n_0
    SLICE_X34Y118        LUT6 (Prop_lut6_I1_O)        0.124    35.847 r  matrixReloaded/fpuCalculations/output[-19]_i_17/O
                         net (fo=92, routed)          4.149    39.997    matrixReloaded/fpuCalculations/output[-19]_i_17_n_0
    SLICE_X18Y124        LUT4 (Prop_lut4_I2_O)        0.124    40.121 r  matrixReloaded/fpuCalculations/output[7]_i_1882/O
                         net (fo=104, routed)         2.404    42.525    matrixReloaded/fpuCalculations/output[7]_i_1882_n_0
    SLICE_X21Y133        LUT6 (Prop_lut6_I2_O)        0.124    42.649 r  matrixReloaded/fpuCalculations/output[7]_i_1898/O
                         net (fo=1, routed)           0.569    43.217    matrixReloaded/fpuCalculations/output[7]_i_1898_n_0
    SLICE_X20Y133        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    43.724 f  matrixReloaded/fpuCalculations/output_reg[7]_i_1100/CO[3]
                         net (fo=1, routed)           1.472    45.196    matrixReloaded/fpuCalculations/orx17_in
    SLICE_X25Y120        LUT4 (Prop_lut4_I0_O)        0.150    45.346 f  matrixReloaded/fpuCalculations/output[7]_i_547/O
                         net (fo=1, routed)           0.433    45.780    matrixReloaded/fpuCalculations/output[7]_i_547_n_0
    SLICE_X25Y120        LUT5 (Prop_lut5_I4_O)        0.326    46.106 f  matrixReloaded/fpuCalculations/output[7]_i_310/O
                         net (fo=1, routed)           0.565    46.671    matrixReloaded/fpuCalculations/output[7]_i_310_n_0
    SLICE_X27Y120        LUT6 (Prop_lut6_I5_O)        0.124    46.795 f  matrixReloaded/fpuCalculations/output[7]_i_182/O
                         net (fo=1, routed)           0.541    47.336    matrixReloaded/fpuCalculations/output[7]_i_182_n_0
    SLICE_X29Y120        LUT4 (Prop_lut4_I3_O)        0.124    47.460 f  matrixReloaded/fpuCalculations/output[7]_i_95/O
                         net (fo=1, routed)           0.639    48.099    matrixReloaded/fpuCalculations/output[7]_i_95_n_0
    SLICE_X32Y120        LUT5 (Prop_lut5_I1_O)        0.124    48.223 f  matrixReloaded/fpuCalculations/output[7]_i_31/O
                         net (fo=1, routed)           0.782    49.005    matrixReloaded/fpuCalculations/output[7]_i_31_n_0
    SLICE_X33Y116        LUT6 (Prop_lut6_I3_O)        0.124    49.129 r  matrixReloaded/fpuCalculations/output[7]_i_7/O
                         net (fo=29, routed)          1.111    50.241    matrixReloaded/fpuCalculations/output[7]_i_7_n_0
    SLICE_X29Y115        LUT6 (Prop_lut6_I1_O)        0.124    50.365 r  matrixReloaded/fpuCalculations/output[2]_i_11/O
                         net (fo=25, routed)          0.880    51.245    matrixReloaded/fpuCalculations/output[2]_i_11_n_0
    SLICE_X27Y114        LUT6 (Prop_lut6_I2_O)        0.124    51.369 r  matrixReloaded/fpuCalculations/output[-18]_i_2/O
                         net (fo=1, routed)           1.288    52.657    matrixReloaded/fpuCalculations/output[-18]_i_2_n_0
    SLICE_X19Y109        LUT5 (Prop_lut5_I0_O)        0.124    52.781 r  matrixReloaded/fpuCalculations/output[-18]_i_1/O
                         net (fo=1, routed)           0.000    52.781    matrixReloaded/fpuCalculations/output[-18]_i_1_n_0
    SLICE_X19Y109        FDRE                                         r  matrixReloaded/fpuCalculations/output_reg[-18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 matrixReloaded/data0_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            matrixReloaded/fpuCalculations/output_reg[-12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.671ns  (logic 12.226ns (23.212%)  route 40.445ns (76.788%))
  Logic Levels:           36  (CARRY4=2 DSP48E1=2 FDRE=1 LUT2=3 LUT3=2 LUT4=5 LUT5=7 LUT6=14)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE                         0.000     0.000 r  matrixReloaded/data0_reg[4]/C
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  matrixReloaded/data0_reg[4]/Q
                         net (fo=22, routed)          1.342     1.860    matrixReloaded/fpuCalculations/output_reg[8]_1[27]
    SLICE_X13Y104        LUT4 (Prop_lut4_I0_O)        0.124     1.984 f  matrixReloaded/fpuCalculations/fract0__0_i_15/O
                         net (fo=1, routed)           0.264     2.248    matrixReloaded/fpuCalculations/fract0__0_i_15_n_0
    SLICE_X13Y104        LUT5 (Prop_lut5_I4_O)        0.124     2.372 r  matrixReloaded/fpuCalculations/fract0__0_i_8/O
                         net (fo=50, routed)          3.363     5.735    matrixReloaded/fpuCalculations/fract0__0_i_8_n_0
    SLICE_X34Y112        LUT6 (Prop_lut6_I0_O)        0.124     5.859 r  matrixReloaded/fpuCalculations/fract0_i_101/O
                         net (fo=22, routed)          0.820     6.679    matrixReloaded/fpuCalculations/fract0_i_101_n_0
    SLICE_X36Y106        LUT6 (Prop_lut6_I0_O)        0.124     6.803 f  matrixReloaded/fpuCalculations/fract0__0_i_26/O
                         net (fo=7, routed)           1.923     8.726    matrixReloaded/fpuCalculations/fract0__0_i_26_n_0
    SLICE_X18Y106        LUT2 (Prop_lut2_I1_O)        0.124     8.850 r  matrixReloaded/fpuCalculations/fract0_i_143/O
                         net (fo=19, routed)          1.888    10.738    matrixReloaded/fpuCalculations/fract0_i_143_n_0
    SLICE_X38Y104        LUT4 (Prop_lut4_I2_O)        0.152    10.890 r  matrixReloaded/fpuCalculations/fract0_i_148/O
                         net (fo=1, routed)           0.815    11.706    matrixReloaded/fpuCalculations/fract0_i_148_n_0
    SLICE_X38Y103        LUT6 (Prop_lut6_I5_O)        0.348    12.054 r  matrixReloaded/fpuCalculations/fract0_i_97/O
                         net (fo=2, routed)           0.940    12.993    matrixReloaded/fpuCalculations/fract0_i_97_n_0
    SLICE_X37Y102        LUT3 (Prop_lut3_I2_O)        0.152    13.145 r  matrixReloaded/fpuCalculations/fract0_i_44/O
                         net (fo=2, routed)           0.817    13.962    matrixReloaded/fpuCalculations/fract0_i_44_n_0
    SLICE_X37Y103        LUT5 (Prop_lut5_I2_O)        0.326    14.288 r  matrixReloaded/fpuCalculations/fract0_i_1/O
                         net (fo=1, routed)           0.978    15.266    matrixReloaded/fpuCalculations/fractl[16]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    19.117 r  matrixReloaded/fpuCalculations/fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.119    matrixReloaded/fpuCalculations/fract0_n_106
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[29])
                                                      1.518    20.637 r  matrixReloaded/fpuCalculations/fract0__0/P[29]
                         net (fo=41, routed)          4.092    24.729    matrixReloaded/fpuCalculations/l102_in
    SLICE_X23Y117        LUT2 (Prop_lut2_I1_O)        0.124    24.853 r  matrixReloaded/fpuCalculations/output[7]_i_75/O
                         net (fo=21, routed)          1.517    26.370    matrixReloaded/fpuCalculations/output[7]_i_75_n_0
    SLICE_X32Y119        LUT6 (Prop_lut6_I3_O)        0.124    26.494 f  matrixReloaded/fpuCalculations/output[2]_i_12/O
                         net (fo=10, routed)          0.674    27.168    matrixReloaded/fpuCalculations/output[2]_i_12_n_0
    SLICE_X31Y119        LUT6 (Prop_lut6_I0_O)        0.124    27.292 r  matrixReloaded/fpuCalculations/output[4]_i_49/O
                         net (fo=11, routed)          0.326    27.618    matrixReloaded/fpuCalculations/output[4]_i_49_n_0
    SLICE_X33Y118        LUT6 (Prop_lut6_I1_O)        0.124    27.742 r  matrixReloaded/fpuCalculations/output[4]_i_53/O
                         net (fo=3, routed)           0.969    28.712    matrixReloaded/fpuCalculations/output[4]_i_53_n_0
    SLICE_X27Y112        LUT3 (Prop_lut3_I0_O)        0.150    28.862 r  matrixReloaded/fpuCalculations/output[7]_i_199/O
                         net (fo=2, routed)           0.819    29.680    matrixReloaded/fpuCalculations/output[7]_i_199_n_0
    SLICE_X27Y113        LUT5 (Prop_lut5_I3_O)        0.326    30.006 r  matrixReloaded/fpuCalculations/output[7]_i_105/O
                         net (fo=2, routed)           1.134    31.140    matrixReloaded/fpuCalculations/output[7]_i_105_n_0
    SLICE_X29Y113        LUT6 (Prop_lut6_I0_O)        0.124    31.264 r  matrixReloaded/fpuCalculations/output[7]_i_109/O
                         net (fo=1, routed)           0.000    31.264    matrixReloaded/fpuCalculations/output[7]_i_109_n_0
    SLICE_X29Y113        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    31.904 f  matrixReloaded/fpuCalculations/output_reg[7]_i_33/O[3]
                         net (fo=6, routed)           1.062    32.966    matrixReloaded/fpuCalculations/output_reg[7]_i_33_n_4
    SLICE_X32Y114        LUT2 (Prop_lut2_I0_O)        0.332    33.298 r  matrixReloaded/fpuCalculations/output[2]_i_19/O
                         net (fo=1, routed)           0.162    33.460    matrixReloaded/fpuCalculations/output[2]_i_19_n_0
    SLICE_X32Y114        LUT6 (Prop_lut6_I5_O)        0.326    33.786 f  matrixReloaded/fpuCalculations/output[2]_i_14/O
                         net (fo=1, routed)           0.811    34.597    matrixReloaded/fpuCalculations/output[2]_i_14_n_0
    SLICE_X32Y115        LUT5 (Prop_lut5_I3_O)        0.124    34.721 r  matrixReloaded/fpuCalculations/output[2]_i_9/O
                         net (fo=55, routed)          1.003    35.723    matrixReloaded/fpuCalculations/output[2]_i_9_n_0
    SLICE_X34Y118        LUT6 (Prop_lut6_I1_O)        0.124    35.847 r  matrixReloaded/fpuCalculations/output[-19]_i_17/O
                         net (fo=92, routed)          4.149    39.997    matrixReloaded/fpuCalculations/output[-19]_i_17_n_0
    SLICE_X18Y124        LUT4 (Prop_lut4_I2_O)        0.124    40.121 r  matrixReloaded/fpuCalculations/output[7]_i_1882/O
                         net (fo=104, routed)         2.404    42.525    matrixReloaded/fpuCalculations/output[7]_i_1882_n_0
    SLICE_X21Y133        LUT6 (Prop_lut6_I2_O)        0.124    42.649 r  matrixReloaded/fpuCalculations/output[7]_i_1898/O
                         net (fo=1, routed)           0.569    43.217    matrixReloaded/fpuCalculations/output[7]_i_1898_n_0
    SLICE_X20Y133        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    43.724 f  matrixReloaded/fpuCalculations/output_reg[7]_i_1100/CO[3]
                         net (fo=1, routed)           1.472    45.196    matrixReloaded/fpuCalculations/orx17_in
    SLICE_X25Y120        LUT4 (Prop_lut4_I0_O)        0.150    45.346 f  matrixReloaded/fpuCalculations/output[7]_i_547/O
                         net (fo=1, routed)           0.433    45.780    matrixReloaded/fpuCalculations/output[7]_i_547_n_0
    SLICE_X25Y120        LUT5 (Prop_lut5_I4_O)        0.326    46.106 f  matrixReloaded/fpuCalculations/output[7]_i_310/O
                         net (fo=1, routed)           0.565    46.671    matrixReloaded/fpuCalculations/output[7]_i_310_n_0
    SLICE_X27Y120        LUT6 (Prop_lut6_I5_O)        0.124    46.795 f  matrixReloaded/fpuCalculations/output[7]_i_182/O
                         net (fo=1, routed)           0.541    47.336    matrixReloaded/fpuCalculations/output[7]_i_182_n_0
    SLICE_X29Y120        LUT4 (Prop_lut4_I3_O)        0.124    47.460 f  matrixReloaded/fpuCalculations/output[7]_i_95/O
                         net (fo=1, routed)           0.639    48.099    matrixReloaded/fpuCalculations/output[7]_i_95_n_0
    SLICE_X32Y120        LUT5 (Prop_lut5_I1_O)        0.124    48.223 f  matrixReloaded/fpuCalculations/output[7]_i_31/O
                         net (fo=1, routed)           0.782    49.005    matrixReloaded/fpuCalculations/output[7]_i_31_n_0
    SLICE_X33Y116        LUT6 (Prop_lut6_I3_O)        0.124    49.129 r  matrixReloaded/fpuCalculations/output[7]_i_7/O
                         net (fo=29, routed)          1.111    50.241    matrixReloaded/fpuCalculations/output[7]_i_7_n_0
    SLICE_X29Y115        LUT6 (Prop_lut6_I1_O)        0.124    50.365 r  matrixReloaded/fpuCalculations/output[2]_i_11/O
                         net (fo=25, routed)          0.883    51.248    matrixReloaded/fpuCalculations/output[2]_i_11_n_0
    SLICE_X27Y115        LUT6 (Prop_lut6_I2_O)        0.124    51.372 r  matrixReloaded/fpuCalculations/output[-12]_i_2/O
                         net (fo=1, routed)           1.175    52.547    matrixReloaded/fpuCalculations/output[-12]_i_2_n_0
    SLICE_X16Y109        LUT5 (Prop_lut5_I0_O)        0.124    52.671 r  matrixReloaded/fpuCalculations/output[-12]_i_1/O
                         net (fo=1, routed)           0.000    52.671    matrixReloaded/fpuCalculations/output[-12]_i_1_n_0
    SLICE_X16Y109        FDRE                                         r  matrixReloaded/fpuCalculations/output_reg[-12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 matrixReloaded/data0_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            matrixReloaded/fpuCalculations/output_reg[-3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.666ns  (logic 12.226ns (23.214%)  route 40.440ns (76.786%))
  Logic Levels:           36  (CARRY4=2 DSP48E1=2 FDRE=1 LUT2=3 LUT3=2 LUT4=5 LUT5=7 LUT6=14)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE                         0.000     0.000 r  matrixReloaded/data0_reg[4]/C
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  matrixReloaded/data0_reg[4]/Q
                         net (fo=22, routed)          1.342     1.860    matrixReloaded/fpuCalculations/output_reg[8]_1[27]
    SLICE_X13Y104        LUT4 (Prop_lut4_I0_O)        0.124     1.984 f  matrixReloaded/fpuCalculations/fract0__0_i_15/O
                         net (fo=1, routed)           0.264     2.248    matrixReloaded/fpuCalculations/fract0__0_i_15_n_0
    SLICE_X13Y104        LUT5 (Prop_lut5_I4_O)        0.124     2.372 r  matrixReloaded/fpuCalculations/fract0__0_i_8/O
                         net (fo=50, routed)          3.363     5.735    matrixReloaded/fpuCalculations/fract0__0_i_8_n_0
    SLICE_X34Y112        LUT6 (Prop_lut6_I0_O)        0.124     5.859 r  matrixReloaded/fpuCalculations/fract0_i_101/O
                         net (fo=22, routed)          0.820     6.679    matrixReloaded/fpuCalculations/fract0_i_101_n_0
    SLICE_X36Y106        LUT6 (Prop_lut6_I0_O)        0.124     6.803 f  matrixReloaded/fpuCalculations/fract0__0_i_26/O
                         net (fo=7, routed)           1.923     8.726    matrixReloaded/fpuCalculations/fract0__0_i_26_n_0
    SLICE_X18Y106        LUT2 (Prop_lut2_I1_O)        0.124     8.850 r  matrixReloaded/fpuCalculations/fract0_i_143/O
                         net (fo=19, routed)          1.888    10.738    matrixReloaded/fpuCalculations/fract0_i_143_n_0
    SLICE_X38Y104        LUT4 (Prop_lut4_I2_O)        0.152    10.890 r  matrixReloaded/fpuCalculations/fract0_i_148/O
                         net (fo=1, routed)           0.815    11.706    matrixReloaded/fpuCalculations/fract0_i_148_n_0
    SLICE_X38Y103        LUT6 (Prop_lut6_I5_O)        0.348    12.054 r  matrixReloaded/fpuCalculations/fract0_i_97/O
                         net (fo=2, routed)           0.940    12.993    matrixReloaded/fpuCalculations/fract0_i_97_n_0
    SLICE_X37Y102        LUT3 (Prop_lut3_I2_O)        0.152    13.145 r  matrixReloaded/fpuCalculations/fract0_i_44/O
                         net (fo=2, routed)           0.817    13.962    matrixReloaded/fpuCalculations/fract0_i_44_n_0
    SLICE_X37Y103        LUT5 (Prop_lut5_I2_O)        0.326    14.288 r  matrixReloaded/fpuCalculations/fract0_i_1/O
                         net (fo=1, routed)           0.978    15.266    matrixReloaded/fpuCalculations/fractl[16]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    19.117 r  matrixReloaded/fpuCalculations/fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.119    matrixReloaded/fpuCalculations/fract0_n_106
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[29])
                                                      1.518    20.637 r  matrixReloaded/fpuCalculations/fract0__0/P[29]
                         net (fo=41, routed)          4.092    24.729    matrixReloaded/fpuCalculations/l102_in
    SLICE_X23Y117        LUT2 (Prop_lut2_I1_O)        0.124    24.853 r  matrixReloaded/fpuCalculations/output[7]_i_75/O
                         net (fo=21, routed)          1.517    26.370    matrixReloaded/fpuCalculations/output[7]_i_75_n_0
    SLICE_X32Y119        LUT6 (Prop_lut6_I3_O)        0.124    26.494 f  matrixReloaded/fpuCalculations/output[2]_i_12/O
                         net (fo=10, routed)          0.674    27.168    matrixReloaded/fpuCalculations/output[2]_i_12_n_0
    SLICE_X31Y119        LUT6 (Prop_lut6_I0_O)        0.124    27.292 r  matrixReloaded/fpuCalculations/output[4]_i_49/O
                         net (fo=11, routed)          0.326    27.618    matrixReloaded/fpuCalculations/output[4]_i_49_n_0
    SLICE_X33Y118        LUT6 (Prop_lut6_I1_O)        0.124    27.742 r  matrixReloaded/fpuCalculations/output[4]_i_53/O
                         net (fo=3, routed)           0.969    28.712    matrixReloaded/fpuCalculations/output[4]_i_53_n_0
    SLICE_X27Y112        LUT3 (Prop_lut3_I0_O)        0.150    28.862 r  matrixReloaded/fpuCalculations/output[7]_i_199/O
                         net (fo=2, routed)           0.819    29.680    matrixReloaded/fpuCalculations/output[7]_i_199_n_0
    SLICE_X27Y113        LUT5 (Prop_lut5_I3_O)        0.326    30.006 r  matrixReloaded/fpuCalculations/output[7]_i_105/O
                         net (fo=2, routed)           1.134    31.140    matrixReloaded/fpuCalculations/output[7]_i_105_n_0
    SLICE_X29Y113        LUT6 (Prop_lut6_I0_O)        0.124    31.264 r  matrixReloaded/fpuCalculations/output[7]_i_109/O
                         net (fo=1, routed)           0.000    31.264    matrixReloaded/fpuCalculations/output[7]_i_109_n_0
    SLICE_X29Y113        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    31.904 f  matrixReloaded/fpuCalculations/output_reg[7]_i_33/O[3]
                         net (fo=6, routed)           1.062    32.966    matrixReloaded/fpuCalculations/output_reg[7]_i_33_n_4
    SLICE_X32Y114        LUT2 (Prop_lut2_I0_O)        0.332    33.298 r  matrixReloaded/fpuCalculations/output[2]_i_19/O
                         net (fo=1, routed)           0.162    33.460    matrixReloaded/fpuCalculations/output[2]_i_19_n_0
    SLICE_X32Y114        LUT6 (Prop_lut6_I5_O)        0.326    33.786 f  matrixReloaded/fpuCalculations/output[2]_i_14/O
                         net (fo=1, routed)           0.811    34.597    matrixReloaded/fpuCalculations/output[2]_i_14_n_0
    SLICE_X32Y115        LUT5 (Prop_lut5_I3_O)        0.124    34.721 r  matrixReloaded/fpuCalculations/output[2]_i_9/O
                         net (fo=55, routed)          1.003    35.723    matrixReloaded/fpuCalculations/output[2]_i_9_n_0
    SLICE_X34Y118        LUT6 (Prop_lut6_I1_O)        0.124    35.847 r  matrixReloaded/fpuCalculations/output[-19]_i_17/O
                         net (fo=92, routed)          4.149    39.997    matrixReloaded/fpuCalculations/output[-19]_i_17_n_0
    SLICE_X18Y124        LUT4 (Prop_lut4_I2_O)        0.124    40.121 r  matrixReloaded/fpuCalculations/output[7]_i_1882/O
                         net (fo=104, routed)         2.404    42.525    matrixReloaded/fpuCalculations/output[7]_i_1882_n_0
    SLICE_X21Y133        LUT6 (Prop_lut6_I2_O)        0.124    42.649 r  matrixReloaded/fpuCalculations/output[7]_i_1898/O
                         net (fo=1, routed)           0.569    43.217    matrixReloaded/fpuCalculations/output[7]_i_1898_n_0
    SLICE_X20Y133        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    43.724 f  matrixReloaded/fpuCalculations/output_reg[7]_i_1100/CO[3]
                         net (fo=1, routed)           1.472    45.196    matrixReloaded/fpuCalculations/orx17_in
    SLICE_X25Y120        LUT4 (Prop_lut4_I0_O)        0.150    45.346 f  matrixReloaded/fpuCalculations/output[7]_i_547/O
                         net (fo=1, routed)           0.433    45.780    matrixReloaded/fpuCalculations/output[7]_i_547_n_0
    SLICE_X25Y120        LUT5 (Prop_lut5_I4_O)        0.326    46.106 f  matrixReloaded/fpuCalculations/output[7]_i_310/O
                         net (fo=1, routed)           0.565    46.671    matrixReloaded/fpuCalculations/output[7]_i_310_n_0
    SLICE_X27Y120        LUT6 (Prop_lut6_I5_O)        0.124    46.795 f  matrixReloaded/fpuCalculations/output[7]_i_182/O
                         net (fo=1, routed)           0.541    47.336    matrixReloaded/fpuCalculations/output[7]_i_182_n_0
    SLICE_X29Y120        LUT4 (Prop_lut4_I3_O)        0.124    47.460 f  matrixReloaded/fpuCalculations/output[7]_i_95/O
                         net (fo=1, routed)           0.639    48.099    matrixReloaded/fpuCalculations/output[7]_i_95_n_0
    SLICE_X32Y120        LUT5 (Prop_lut5_I1_O)        0.124    48.223 f  matrixReloaded/fpuCalculations/output[7]_i_31/O
                         net (fo=1, routed)           0.782    49.005    matrixReloaded/fpuCalculations/output[7]_i_31_n_0
    SLICE_X33Y116        LUT6 (Prop_lut6_I3_O)        0.124    49.129 r  matrixReloaded/fpuCalculations/output[7]_i_7/O
                         net (fo=29, routed)          1.111    50.241    matrixReloaded/fpuCalculations/output[7]_i_7_n_0
    SLICE_X29Y115        LUT6 (Prop_lut6_I1_O)        0.124    50.365 r  matrixReloaded/fpuCalculations/output[2]_i_11/O
                         net (fo=25, routed)          0.878    51.243    matrixReloaded/fpuCalculations/output[2]_i_11_n_0
    SLICE_X26Y116        LUT6 (Prop_lut6_I2_O)        0.124    51.367 r  matrixReloaded/fpuCalculations/output[-3]_i_2/O
                         net (fo=1, routed)           1.175    52.542    matrixReloaded/fpuCalculations/output[-3]_i_2_n_0
    SLICE_X16Y110        LUT5 (Prop_lut5_I0_O)        0.124    52.666 r  matrixReloaded/fpuCalculations/output[-3]_i_1/O
                         net (fo=1, routed)           0.000    52.666    matrixReloaded/fpuCalculations/output[-3]_i_1_n_0
    SLICE_X16Y110        FDRE                                         r  matrixReloaded/fpuCalculations/output_reg[-3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 matrixReloaded/data0_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            matrixReloaded/fpuCalculations/output_reg[-19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.654ns  (logic 12.226ns (23.219%)  route 40.428ns (76.781%))
  Logic Levels:           36  (CARRY4=2 DSP48E1=2 FDRE=1 LUT2=3 LUT3=2 LUT4=5 LUT5=7 LUT6=14)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE                         0.000     0.000 r  matrixReloaded/data0_reg[4]/C
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  matrixReloaded/data0_reg[4]/Q
                         net (fo=22, routed)          1.342     1.860    matrixReloaded/fpuCalculations/output_reg[8]_1[27]
    SLICE_X13Y104        LUT4 (Prop_lut4_I0_O)        0.124     1.984 f  matrixReloaded/fpuCalculations/fract0__0_i_15/O
                         net (fo=1, routed)           0.264     2.248    matrixReloaded/fpuCalculations/fract0__0_i_15_n_0
    SLICE_X13Y104        LUT5 (Prop_lut5_I4_O)        0.124     2.372 r  matrixReloaded/fpuCalculations/fract0__0_i_8/O
                         net (fo=50, routed)          3.363     5.735    matrixReloaded/fpuCalculations/fract0__0_i_8_n_0
    SLICE_X34Y112        LUT6 (Prop_lut6_I0_O)        0.124     5.859 r  matrixReloaded/fpuCalculations/fract0_i_101/O
                         net (fo=22, routed)          0.820     6.679    matrixReloaded/fpuCalculations/fract0_i_101_n_0
    SLICE_X36Y106        LUT6 (Prop_lut6_I0_O)        0.124     6.803 f  matrixReloaded/fpuCalculations/fract0__0_i_26/O
                         net (fo=7, routed)           1.923     8.726    matrixReloaded/fpuCalculations/fract0__0_i_26_n_0
    SLICE_X18Y106        LUT2 (Prop_lut2_I1_O)        0.124     8.850 r  matrixReloaded/fpuCalculations/fract0_i_143/O
                         net (fo=19, routed)          1.888    10.738    matrixReloaded/fpuCalculations/fract0_i_143_n_0
    SLICE_X38Y104        LUT4 (Prop_lut4_I2_O)        0.152    10.890 r  matrixReloaded/fpuCalculations/fract0_i_148/O
                         net (fo=1, routed)           0.815    11.706    matrixReloaded/fpuCalculations/fract0_i_148_n_0
    SLICE_X38Y103        LUT6 (Prop_lut6_I5_O)        0.348    12.054 r  matrixReloaded/fpuCalculations/fract0_i_97/O
                         net (fo=2, routed)           0.940    12.993    matrixReloaded/fpuCalculations/fract0_i_97_n_0
    SLICE_X37Y102        LUT3 (Prop_lut3_I2_O)        0.152    13.145 r  matrixReloaded/fpuCalculations/fract0_i_44/O
                         net (fo=2, routed)           0.817    13.962    matrixReloaded/fpuCalculations/fract0_i_44_n_0
    SLICE_X37Y103        LUT5 (Prop_lut5_I2_O)        0.326    14.288 r  matrixReloaded/fpuCalculations/fract0_i_1/O
                         net (fo=1, routed)           0.978    15.266    matrixReloaded/fpuCalculations/fractl[16]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    19.117 r  matrixReloaded/fpuCalculations/fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.119    matrixReloaded/fpuCalculations/fract0_n_106
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[29])
                                                      1.518    20.637 r  matrixReloaded/fpuCalculations/fract0__0/P[29]
                         net (fo=41, routed)          4.092    24.729    matrixReloaded/fpuCalculations/l102_in
    SLICE_X23Y117        LUT2 (Prop_lut2_I1_O)        0.124    24.853 r  matrixReloaded/fpuCalculations/output[7]_i_75/O
                         net (fo=21, routed)          1.517    26.370    matrixReloaded/fpuCalculations/output[7]_i_75_n_0
    SLICE_X32Y119        LUT6 (Prop_lut6_I3_O)        0.124    26.494 f  matrixReloaded/fpuCalculations/output[2]_i_12/O
                         net (fo=10, routed)          0.674    27.168    matrixReloaded/fpuCalculations/output[2]_i_12_n_0
    SLICE_X31Y119        LUT6 (Prop_lut6_I0_O)        0.124    27.292 r  matrixReloaded/fpuCalculations/output[4]_i_49/O
                         net (fo=11, routed)          0.326    27.618    matrixReloaded/fpuCalculations/output[4]_i_49_n_0
    SLICE_X33Y118        LUT6 (Prop_lut6_I1_O)        0.124    27.742 r  matrixReloaded/fpuCalculations/output[4]_i_53/O
                         net (fo=3, routed)           0.969    28.712    matrixReloaded/fpuCalculations/output[4]_i_53_n_0
    SLICE_X27Y112        LUT3 (Prop_lut3_I0_O)        0.150    28.862 r  matrixReloaded/fpuCalculations/output[7]_i_199/O
                         net (fo=2, routed)           0.819    29.680    matrixReloaded/fpuCalculations/output[7]_i_199_n_0
    SLICE_X27Y113        LUT5 (Prop_lut5_I3_O)        0.326    30.006 r  matrixReloaded/fpuCalculations/output[7]_i_105/O
                         net (fo=2, routed)           1.134    31.140    matrixReloaded/fpuCalculations/output[7]_i_105_n_0
    SLICE_X29Y113        LUT6 (Prop_lut6_I0_O)        0.124    31.264 r  matrixReloaded/fpuCalculations/output[7]_i_109/O
                         net (fo=1, routed)           0.000    31.264    matrixReloaded/fpuCalculations/output[7]_i_109_n_0
    SLICE_X29Y113        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    31.904 f  matrixReloaded/fpuCalculations/output_reg[7]_i_33/O[3]
                         net (fo=6, routed)           1.062    32.966    matrixReloaded/fpuCalculations/output_reg[7]_i_33_n_4
    SLICE_X32Y114        LUT2 (Prop_lut2_I0_O)        0.332    33.298 r  matrixReloaded/fpuCalculations/output[2]_i_19/O
                         net (fo=1, routed)           0.162    33.460    matrixReloaded/fpuCalculations/output[2]_i_19_n_0
    SLICE_X32Y114        LUT6 (Prop_lut6_I5_O)        0.326    33.786 f  matrixReloaded/fpuCalculations/output[2]_i_14/O
                         net (fo=1, routed)           0.811    34.597    matrixReloaded/fpuCalculations/output[2]_i_14_n_0
    SLICE_X32Y115        LUT5 (Prop_lut5_I3_O)        0.124    34.721 r  matrixReloaded/fpuCalculations/output[2]_i_9/O
                         net (fo=55, routed)          1.003    35.723    matrixReloaded/fpuCalculations/output[2]_i_9_n_0
    SLICE_X34Y118        LUT6 (Prop_lut6_I1_O)        0.124    35.847 r  matrixReloaded/fpuCalculations/output[-19]_i_17/O
                         net (fo=92, routed)          4.149    39.997    matrixReloaded/fpuCalculations/output[-19]_i_17_n_0
    SLICE_X18Y124        LUT4 (Prop_lut4_I2_O)        0.124    40.121 r  matrixReloaded/fpuCalculations/output[7]_i_1882/O
                         net (fo=104, routed)         2.404    42.525    matrixReloaded/fpuCalculations/output[7]_i_1882_n_0
    SLICE_X21Y133        LUT6 (Prop_lut6_I2_O)        0.124    42.649 r  matrixReloaded/fpuCalculations/output[7]_i_1898/O
                         net (fo=1, routed)           0.569    43.217    matrixReloaded/fpuCalculations/output[7]_i_1898_n_0
    SLICE_X20Y133        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    43.724 f  matrixReloaded/fpuCalculations/output_reg[7]_i_1100/CO[3]
                         net (fo=1, routed)           1.472    45.196    matrixReloaded/fpuCalculations/orx17_in
    SLICE_X25Y120        LUT4 (Prop_lut4_I0_O)        0.150    45.346 f  matrixReloaded/fpuCalculations/output[7]_i_547/O
                         net (fo=1, routed)           0.433    45.780    matrixReloaded/fpuCalculations/output[7]_i_547_n_0
    SLICE_X25Y120        LUT5 (Prop_lut5_I4_O)        0.326    46.106 f  matrixReloaded/fpuCalculations/output[7]_i_310/O
                         net (fo=1, routed)           0.565    46.671    matrixReloaded/fpuCalculations/output[7]_i_310_n_0
    SLICE_X27Y120        LUT6 (Prop_lut6_I5_O)        0.124    46.795 f  matrixReloaded/fpuCalculations/output[7]_i_182/O
                         net (fo=1, routed)           0.541    47.336    matrixReloaded/fpuCalculations/output[7]_i_182_n_0
    SLICE_X29Y120        LUT4 (Prop_lut4_I3_O)        0.124    47.460 f  matrixReloaded/fpuCalculations/output[7]_i_95/O
                         net (fo=1, routed)           0.639    48.099    matrixReloaded/fpuCalculations/output[7]_i_95_n_0
    SLICE_X32Y120        LUT5 (Prop_lut5_I1_O)        0.124    48.223 f  matrixReloaded/fpuCalculations/output[7]_i_31/O
                         net (fo=1, routed)           0.782    49.005    matrixReloaded/fpuCalculations/output[7]_i_31_n_0
    SLICE_X33Y116        LUT6 (Prop_lut6_I3_O)        0.124    49.129 r  matrixReloaded/fpuCalculations/output[7]_i_7/O
                         net (fo=29, routed)          1.111    50.241    matrixReloaded/fpuCalculations/output[7]_i_7_n_0
    SLICE_X29Y115        LUT6 (Prop_lut6_I1_O)        0.124    50.365 r  matrixReloaded/fpuCalculations/output[2]_i_11/O
                         net (fo=25, routed)          1.062    51.427    matrixReloaded/fpuCalculations/output[2]_i_11_n_0
    SLICE_X31Y113        LUT6 (Prop_lut6_I2_O)        0.124    51.551 r  matrixReloaded/fpuCalculations/output[-19]_i_2/O
                         net (fo=1, routed)           0.979    52.530    matrixReloaded/fpuCalculations/output[-19]_i_2_n_0
    SLICE_X19Y109        LUT5 (Prop_lut5_I0_O)        0.124    52.654 r  matrixReloaded/fpuCalculations/output[-19]_i_1/O
                         net (fo=1, routed)           0.000    52.654    matrixReloaded/fpuCalculations/output[-19]_i_1_n_0
    SLICE_X19Y109        FDRE                                         r  matrixReloaded/fpuCalculations/output_reg[-19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 matrixReloaded/data0_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            matrixReloaded/fpuCalculations/output_reg[-16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.651ns  (logic 12.226ns (23.221%)  route 40.425ns (76.779%))
  Logic Levels:           36  (CARRY4=2 DSP48E1=2 FDRE=1 LUT2=3 LUT3=2 LUT4=5 LUT5=7 LUT6=14)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE                         0.000     0.000 r  matrixReloaded/data0_reg[4]/C
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  matrixReloaded/data0_reg[4]/Q
                         net (fo=22, routed)          1.342     1.860    matrixReloaded/fpuCalculations/output_reg[8]_1[27]
    SLICE_X13Y104        LUT4 (Prop_lut4_I0_O)        0.124     1.984 f  matrixReloaded/fpuCalculations/fract0__0_i_15/O
                         net (fo=1, routed)           0.264     2.248    matrixReloaded/fpuCalculations/fract0__0_i_15_n_0
    SLICE_X13Y104        LUT5 (Prop_lut5_I4_O)        0.124     2.372 r  matrixReloaded/fpuCalculations/fract0__0_i_8/O
                         net (fo=50, routed)          3.363     5.735    matrixReloaded/fpuCalculations/fract0__0_i_8_n_0
    SLICE_X34Y112        LUT6 (Prop_lut6_I0_O)        0.124     5.859 r  matrixReloaded/fpuCalculations/fract0_i_101/O
                         net (fo=22, routed)          0.820     6.679    matrixReloaded/fpuCalculations/fract0_i_101_n_0
    SLICE_X36Y106        LUT6 (Prop_lut6_I0_O)        0.124     6.803 f  matrixReloaded/fpuCalculations/fract0__0_i_26/O
                         net (fo=7, routed)           1.923     8.726    matrixReloaded/fpuCalculations/fract0__0_i_26_n_0
    SLICE_X18Y106        LUT2 (Prop_lut2_I1_O)        0.124     8.850 r  matrixReloaded/fpuCalculations/fract0_i_143/O
                         net (fo=19, routed)          1.888    10.738    matrixReloaded/fpuCalculations/fract0_i_143_n_0
    SLICE_X38Y104        LUT4 (Prop_lut4_I2_O)        0.152    10.890 r  matrixReloaded/fpuCalculations/fract0_i_148/O
                         net (fo=1, routed)           0.815    11.706    matrixReloaded/fpuCalculations/fract0_i_148_n_0
    SLICE_X38Y103        LUT6 (Prop_lut6_I5_O)        0.348    12.054 r  matrixReloaded/fpuCalculations/fract0_i_97/O
                         net (fo=2, routed)           0.940    12.993    matrixReloaded/fpuCalculations/fract0_i_97_n_0
    SLICE_X37Y102        LUT3 (Prop_lut3_I2_O)        0.152    13.145 r  matrixReloaded/fpuCalculations/fract0_i_44/O
                         net (fo=2, routed)           0.817    13.962    matrixReloaded/fpuCalculations/fract0_i_44_n_0
    SLICE_X37Y103        LUT5 (Prop_lut5_I2_O)        0.326    14.288 r  matrixReloaded/fpuCalculations/fract0_i_1/O
                         net (fo=1, routed)           0.978    15.266    matrixReloaded/fpuCalculations/fractl[16]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    19.117 r  matrixReloaded/fpuCalculations/fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.119    matrixReloaded/fpuCalculations/fract0_n_106
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[29])
                                                      1.518    20.637 r  matrixReloaded/fpuCalculations/fract0__0/P[29]
                         net (fo=41, routed)          4.092    24.729    matrixReloaded/fpuCalculations/l102_in
    SLICE_X23Y117        LUT2 (Prop_lut2_I1_O)        0.124    24.853 r  matrixReloaded/fpuCalculations/output[7]_i_75/O
                         net (fo=21, routed)          1.517    26.370    matrixReloaded/fpuCalculations/output[7]_i_75_n_0
    SLICE_X32Y119        LUT6 (Prop_lut6_I3_O)        0.124    26.494 f  matrixReloaded/fpuCalculations/output[2]_i_12/O
                         net (fo=10, routed)          0.674    27.168    matrixReloaded/fpuCalculations/output[2]_i_12_n_0
    SLICE_X31Y119        LUT6 (Prop_lut6_I0_O)        0.124    27.292 r  matrixReloaded/fpuCalculations/output[4]_i_49/O
                         net (fo=11, routed)          0.326    27.618    matrixReloaded/fpuCalculations/output[4]_i_49_n_0
    SLICE_X33Y118        LUT6 (Prop_lut6_I1_O)        0.124    27.742 r  matrixReloaded/fpuCalculations/output[4]_i_53/O
                         net (fo=3, routed)           0.969    28.712    matrixReloaded/fpuCalculations/output[4]_i_53_n_0
    SLICE_X27Y112        LUT3 (Prop_lut3_I0_O)        0.150    28.862 r  matrixReloaded/fpuCalculations/output[7]_i_199/O
                         net (fo=2, routed)           0.819    29.680    matrixReloaded/fpuCalculations/output[7]_i_199_n_0
    SLICE_X27Y113        LUT5 (Prop_lut5_I3_O)        0.326    30.006 r  matrixReloaded/fpuCalculations/output[7]_i_105/O
                         net (fo=2, routed)           1.134    31.140    matrixReloaded/fpuCalculations/output[7]_i_105_n_0
    SLICE_X29Y113        LUT6 (Prop_lut6_I0_O)        0.124    31.264 r  matrixReloaded/fpuCalculations/output[7]_i_109/O
                         net (fo=1, routed)           0.000    31.264    matrixReloaded/fpuCalculations/output[7]_i_109_n_0
    SLICE_X29Y113        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    31.904 f  matrixReloaded/fpuCalculations/output_reg[7]_i_33/O[3]
                         net (fo=6, routed)           1.062    32.966    matrixReloaded/fpuCalculations/output_reg[7]_i_33_n_4
    SLICE_X32Y114        LUT2 (Prop_lut2_I0_O)        0.332    33.298 r  matrixReloaded/fpuCalculations/output[2]_i_19/O
                         net (fo=1, routed)           0.162    33.460    matrixReloaded/fpuCalculations/output[2]_i_19_n_0
    SLICE_X32Y114        LUT6 (Prop_lut6_I5_O)        0.326    33.786 f  matrixReloaded/fpuCalculations/output[2]_i_14/O
                         net (fo=1, routed)           0.811    34.597    matrixReloaded/fpuCalculations/output[2]_i_14_n_0
    SLICE_X32Y115        LUT5 (Prop_lut5_I3_O)        0.124    34.721 r  matrixReloaded/fpuCalculations/output[2]_i_9/O
                         net (fo=55, routed)          1.003    35.723    matrixReloaded/fpuCalculations/output[2]_i_9_n_0
    SLICE_X34Y118        LUT6 (Prop_lut6_I1_O)        0.124    35.847 r  matrixReloaded/fpuCalculations/output[-19]_i_17/O
                         net (fo=92, routed)          4.149    39.997    matrixReloaded/fpuCalculations/output[-19]_i_17_n_0
    SLICE_X18Y124        LUT4 (Prop_lut4_I2_O)        0.124    40.121 r  matrixReloaded/fpuCalculations/output[7]_i_1882/O
                         net (fo=104, routed)         2.404    42.525    matrixReloaded/fpuCalculations/output[7]_i_1882_n_0
    SLICE_X21Y133        LUT6 (Prop_lut6_I2_O)        0.124    42.649 r  matrixReloaded/fpuCalculations/output[7]_i_1898/O
                         net (fo=1, routed)           0.569    43.217    matrixReloaded/fpuCalculations/output[7]_i_1898_n_0
    SLICE_X20Y133        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    43.724 f  matrixReloaded/fpuCalculations/output_reg[7]_i_1100/CO[3]
                         net (fo=1, routed)           1.472    45.196    matrixReloaded/fpuCalculations/orx17_in
    SLICE_X25Y120        LUT4 (Prop_lut4_I0_O)        0.150    45.346 f  matrixReloaded/fpuCalculations/output[7]_i_547/O
                         net (fo=1, routed)           0.433    45.780    matrixReloaded/fpuCalculations/output[7]_i_547_n_0
    SLICE_X25Y120        LUT5 (Prop_lut5_I4_O)        0.326    46.106 f  matrixReloaded/fpuCalculations/output[7]_i_310/O
                         net (fo=1, routed)           0.565    46.671    matrixReloaded/fpuCalculations/output[7]_i_310_n_0
    SLICE_X27Y120        LUT6 (Prop_lut6_I5_O)        0.124    46.795 f  matrixReloaded/fpuCalculations/output[7]_i_182/O
                         net (fo=1, routed)           0.541    47.336    matrixReloaded/fpuCalculations/output[7]_i_182_n_0
    SLICE_X29Y120        LUT4 (Prop_lut4_I3_O)        0.124    47.460 f  matrixReloaded/fpuCalculations/output[7]_i_95/O
                         net (fo=1, routed)           0.639    48.099    matrixReloaded/fpuCalculations/output[7]_i_95_n_0
    SLICE_X32Y120        LUT5 (Prop_lut5_I1_O)        0.124    48.223 f  matrixReloaded/fpuCalculations/output[7]_i_31/O
                         net (fo=1, routed)           0.782    49.005    matrixReloaded/fpuCalculations/output[7]_i_31_n_0
    SLICE_X33Y116        LUT6 (Prop_lut6_I3_O)        0.124    49.129 r  matrixReloaded/fpuCalculations/output[7]_i_7/O
                         net (fo=29, routed)          1.111    50.241    matrixReloaded/fpuCalculations/output[7]_i_7_n_0
    SLICE_X29Y115        LUT6 (Prop_lut6_I1_O)        0.124    50.365 r  matrixReloaded/fpuCalculations/output[2]_i_11/O
                         net (fo=25, routed)          0.885    51.250    matrixReloaded/fpuCalculations/output[2]_i_11_n_0
    SLICE_X27Y114        LUT6 (Prop_lut6_I2_O)        0.124    51.374 r  matrixReloaded/fpuCalculations/output[-16]_i_2/O
                         net (fo=1, routed)           1.153    52.527    matrixReloaded/fpuCalculations/output[-16]_i_2_n_0
    SLICE_X16Y109        LUT5 (Prop_lut5_I0_O)        0.124    52.651 r  matrixReloaded/fpuCalculations/output[-16]_i_1/O
                         net (fo=1, routed)           0.000    52.651    matrixReloaded/fpuCalculations/output[-16]_i_1_n_0
    SLICE_X16Y109        FDRE                                         r  matrixReloaded/fpuCalculations/output_reg[-16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 matrixReloaded/data0_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            matrixReloaded/fpuCalculations/output_reg[-8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.604ns  (logic 12.226ns (23.242%)  route 40.378ns (76.758%))
  Logic Levels:           36  (CARRY4=2 DSP48E1=2 FDRE=1 LUT2=3 LUT3=2 LUT4=5 LUT5=7 LUT6=14)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE                         0.000     0.000 r  matrixReloaded/data0_reg[4]/C
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  matrixReloaded/data0_reg[4]/Q
                         net (fo=22, routed)          1.342     1.860    matrixReloaded/fpuCalculations/output_reg[8]_1[27]
    SLICE_X13Y104        LUT4 (Prop_lut4_I0_O)        0.124     1.984 f  matrixReloaded/fpuCalculations/fract0__0_i_15/O
                         net (fo=1, routed)           0.264     2.248    matrixReloaded/fpuCalculations/fract0__0_i_15_n_0
    SLICE_X13Y104        LUT5 (Prop_lut5_I4_O)        0.124     2.372 r  matrixReloaded/fpuCalculations/fract0__0_i_8/O
                         net (fo=50, routed)          3.363     5.735    matrixReloaded/fpuCalculations/fract0__0_i_8_n_0
    SLICE_X34Y112        LUT6 (Prop_lut6_I0_O)        0.124     5.859 r  matrixReloaded/fpuCalculations/fract0_i_101/O
                         net (fo=22, routed)          0.820     6.679    matrixReloaded/fpuCalculations/fract0_i_101_n_0
    SLICE_X36Y106        LUT6 (Prop_lut6_I0_O)        0.124     6.803 f  matrixReloaded/fpuCalculations/fract0__0_i_26/O
                         net (fo=7, routed)           1.923     8.726    matrixReloaded/fpuCalculations/fract0__0_i_26_n_0
    SLICE_X18Y106        LUT2 (Prop_lut2_I1_O)        0.124     8.850 r  matrixReloaded/fpuCalculations/fract0_i_143/O
                         net (fo=19, routed)          1.888    10.738    matrixReloaded/fpuCalculations/fract0_i_143_n_0
    SLICE_X38Y104        LUT4 (Prop_lut4_I2_O)        0.152    10.890 r  matrixReloaded/fpuCalculations/fract0_i_148/O
                         net (fo=1, routed)           0.815    11.706    matrixReloaded/fpuCalculations/fract0_i_148_n_0
    SLICE_X38Y103        LUT6 (Prop_lut6_I5_O)        0.348    12.054 r  matrixReloaded/fpuCalculations/fract0_i_97/O
                         net (fo=2, routed)           0.940    12.993    matrixReloaded/fpuCalculations/fract0_i_97_n_0
    SLICE_X37Y102        LUT3 (Prop_lut3_I2_O)        0.152    13.145 r  matrixReloaded/fpuCalculations/fract0_i_44/O
                         net (fo=2, routed)           0.817    13.962    matrixReloaded/fpuCalculations/fract0_i_44_n_0
    SLICE_X37Y103        LUT5 (Prop_lut5_I2_O)        0.326    14.288 r  matrixReloaded/fpuCalculations/fract0_i_1/O
                         net (fo=1, routed)           0.978    15.266    matrixReloaded/fpuCalculations/fractl[16]
    DSP48_X1Y40          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    19.117 r  matrixReloaded/fpuCalculations/fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    19.119    matrixReloaded/fpuCalculations/fract0_n_106
    DSP48_X1Y41          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[29])
                                                      1.518    20.637 r  matrixReloaded/fpuCalculations/fract0__0/P[29]
                         net (fo=41, routed)          4.092    24.729    matrixReloaded/fpuCalculations/l102_in
    SLICE_X23Y117        LUT2 (Prop_lut2_I1_O)        0.124    24.853 r  matrixReloaded/fpuCalculations/output[7]_i_75/O
                         net (fo=21, routed)          1.517    26.370    matrixReloaded/fpuCalculations/output[7]_i_75_n_0
    SLICE_X32Y119        LUT6 (Prop_lut6_I3_O)        0.124    26.494 f  matrixReloaded/fpuCalculations/output[2]_i_12/O
                         net (fo=10, routed)          0.674    27.168    matrixReloaded/fpuCalculations/output[2]_i_12_n_0
    SLICE_X31Y119        LUT6 (Prop_lut6_I0_O)        0.124    27.292 r  matrixReloaded/fpuCalculations/output[4]_i_49/O
                         net (fo=11, routed)          0.326    27.618    matrixReloaded/fpuCalculations/output[4]_i_49_n_0
    SLICE_X33Y118        LUT6 (Prop_lut6_I1_O)        0.124    27.742 r  matrixReloaded/fpuCalculations/output[4]_i_53/O
                         net (fo=3, routed)           0.969    28.712    matrixReloaded/fpuCalculations/output[4]_i_53_n_0
    SLICE_X27Y112        LUT3 (Prop_lut3_I0_O)        0.150    28.862 r  matrixReloaded/fpuCalculations/output[7]_i_199/O
                         net (fo=2, routed)           0.819    29.680    matrixReloaded/fpuCalculations/output[7]_i_199_n_0
    SLICE_X27Y113        LUT5 (Prop_lut5_I3_O)        0.326    30.006 r  matrixReloaded/fpuCalculations/output[7]_i_105/O
                         net (fo=2, routed)           1.134    31.140    matrixReloaded/fpuCalculations/output[7]_i_105_n_0
    SLICE_X29Y113        LUT6 (Prop_lut6_I0_O)        0.124    31.264 r  matrixReloaded/fpuCalculations/output[7]_i_109/O
                         net (fo=1, routed)           0.000    31.264    matrixReloaded/fpuCalculations/output[7]_i_109_n_0
    SLICE_X29Y113        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    31.904 f  matrixReloaded/fpuCalculations/output_reg[7]_i_33/O[3]
                         net (fo=6, routed)           1.062    32.966    matrixReloaded/fpuCalculations/output_reg[7]_i_33_n_4
    SLICE_X32Y114        LUT2 (Prop_lut2_I0_O)        0.332    33.298 r  matrixReloaded/fpuCalculations/output[2]_i_19/O
                         net (fo=1, routed)           0.162    33.460    matrixReloaded/fpuCalculations/output[2]_i_19_n_0
    SLICE_X32Y114        LUT6 (Prop_lut6_I5_O)        0.326    33.786 f  matrixReloaded/fpuCalculations/output[2]_i_14/O
                         net (fo=1, routed)           0.811    34.597    matrixReloaded/fpuCalculations/output[2]_i_14_n_0
    SLICE_X32Y115        LUT5 (Prop_lut5_I3_O)        0.124    34.721 r  matrixReloaded/fpuCalculations/output[2]_i_9/O
                         net (fo=55, routed)          1.003    35.723    matrixReloaded/fpuCalculations/output[2]_i_9_n_0
    SLICE_X34Y118        LUT6 (Prop_lut6_I1_O)        0.124    35.847 r  matrixReloaded/fpuCalculations/output[-19]_i_17/O
                         net (fo=92, routed)          4.149    39.997    matrixReloaded/fpuCalculations/output[-19]_i_17_n_0
    SLICE_X18Y124        LUT4 (Prop_lut4_I2_O)        0.124    40.121 r  matrixReloaded/fpuCalculations/output[7]_i_1882/O
                         net (fo=104, routed)         2.404    42.525    matrixReloaded/fpuCalculations/output[7]_i_1882_n_0
    SLICE_X21Y133        LUT6 (Prop_lut6_I2_O)        0.124    42.649 r  matrixReloaded/fpuCalculations/output[7]_i_1898/O
                         net (fo=1, routed)           0.569    43.217    matrixReloaded/fpuCalculations/output[7]_i_1898_n_0
    SLICE_X20Y133        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    43.724 f  matrixReloaded/fpuCalculations/output_reg[7]_i_1100/CO[3]
                         net (fo=1, routed)           1.472    45.196    matrixReloaded/fpuCalculations/orx17_in
    SLICE_X25Y120        LUT4 (Prop_lut4_I0_O)        0.150    45.346 f  matrixReloaded/fpuCalculations/output[7]_i_547/O
                         net (fo=1, routed)           0.433    45.780    matrixReloaded/fpuCalculations/output[7]_i_547_n_0
    SLICE_X25Y120        LUT5 (Prop_lut5_I4_O)        0.326    46.106 f  matrixReloaded/fpuCalculations/output[7]_i_310/O
                         net (fo=1, routed)           0.565    46.671    matrixReloaded/fpuCalculations/output[7]_i_310_n_0
    SLICE_X27Y120        LUT6 (Prop_lut6_I5_O)        0.124    46.795 f  matrixReloaded/fpuCalculations/output[7]_i_182/O
                         net (fo=1, routed)           0.541    47.336    matrixReloaded/fpuCalculations/output[7]_i_182_n_0
    SLICE_X29Y120        LUT4 (Prop_lut4_I3_O)        0.124    47.460 f  matrixReloaded/fpuCalculations/output[7]_i_95/O
                         net (fo=1, routed)           0.639    48.099    matrixReloaded/fpuCalculations/output[7]_i_95_n_0
    SLICE_X32Y120        LUT5 (Prop_lut5_I1_O)        0.124    48.223 f  matrixReloaded/fpuCalculations/output[7]_i_31/O
                         net (fo=1, routed)           0.782    49.005    matrixReloaded/fpuCalculations/output[7]_i_31_n_0
    SLICE_X33Y116        LUT6 (Prop_lut6_I3_O)        0.124    49.129 r  matrixReloaded/fpuCalculations/output[7]_i_7/O
                         net (fo=29, routed)          1.111    50.241    matrixReloaded/fpuCalculations/output[7]_i_7_n_0
    SLICE_X29Y115        LUT6 (Prop_lut6_I1_O)        0.124    50.365 r  matrixReloaded/fpuCalculations/output[2]_i_11/O
                         net (fo=25, routed)          1.015    51.380    matrixReloaded/fpuCalculations/output[2]_i_11_n_0
    SLICE_X31Y116        LUT6 (Prop_lut6_I2_O)        0.124    51.504 r  matrixReloaded/fpuCalculations/output[-8]_i_2/O
                         net (fo=1, routed)           0.976    52.480    matrixReloaded/fpuCalculations/output[-8]_i_2_n_0
    SLICE_X16Y110        LUT5 (Prop_lut5_I0_O)        0.124    52.604 r  matrixReloaded/fpuCalculations/output[-8]_i_1/O
                         net (fo=1, routed)           0.000    52.604    matrixReloaded/fpuCalculations/output[-8]_i_1_n_0
    SLICE_X16Y110        FDRE                                         r  matrixReloaded/fpuCalculations/output_reg[-8]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 matrixReloaded/temp_reg[-21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            matrixReloaded/tempRes_reg[-21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.916%)  route 0.111ns (44.084%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y99         FDRE                         0.000     0.000 r  matrixReloaded/temp_reg[-21]/C
    SLICE_X15Y99         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  matrixReloaded/temp_reg[-21]/Q
                         net (fo=4, routed)           0.111     0.252    matrixReloaded/temp_reg[-_n_0_21]
    SLICE_X13Y98         FDRE                                         r  matrixReloaded/tempRes_reg[-21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 matrixReloaded/c2_reg[-1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            matrixReloaded/data1_reg[-1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE                         0.000     0.000 r  matrixReloaded/c2_reg[-1]/C
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  matrixReloaded/c2_reg[-1]/Q
                         net (fo=1, routed)           0.086     0.227    matrixReloaded/c2_reg[-_n_0_1]
    SLICE_X5Y99          LUT5 (Prop_lut5_I2_O)        0.045     0.272 r  matrixReloaded/data1[-1]_i_1/O
                         net (fo=1, routed)           0.000     0.272    matrixReloaded/data1[-1]_i_1_n_0
    SLICE_X5Y99          FDRE                                         r  matrixReloaded/data1_reg[-1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 matrixReloaded/ch1_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmMapSlave/ch1conv_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE                         0.000     0.000 r  matrixReloaded/ch1_reg[8]/C
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  matrixReloaded/ch1_reg[8]/Q
                         net (fo=1, routed)           0.087     0.228    matrixReloaded/sigch1[8]
    SLICE_X6Y93          LUT4 (Prop_lut4_I2_O)        0.045     0.273 r  matrixReloaded/ch1conv[8]_i_2/O
                         net (fo=1, routed)           0.000     0.273    pwmMapSlave/ch1conv_reg[8]_0[15]
    SLICE_X6Y93          FDRE                                         r  pwmMapSlave/ch1conv_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 matrixReloaded/temp_reg[-6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            matrixReloaded/tempRes_reg[-6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.148ns (53.660%)  route 0.128ns (46.340%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y96         FDRE                         0.000     0.000 r  matrixReloaded/temp_reg[-6]/C
    SLICE_X10Y96         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  matrixReloaded/temp_reg[-6]/Q
                         net (fo=4, routed)           0.128     0.276    matrixReloaded/temp_reg[-_n_0_6]
    SLICE_X9Y96          FDRE                                         r  matrixReloaded/tempRes_reg[-6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 matrixReloaded/temp_reg[-2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            matrixReloaded/tempRes_reg[-2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.164ns (57.637%)  route 0.121ns (42.363%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y96         FDRE                         0.000     0.000 r  matrixReloaded/temp_reg[-2]/C
    SLICE_X10Y96         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  matrixReloaded/temp_reg[-2]/Q
                         net (fo=4, routed)           0.121     0.285    matrixReloaded/temp_reg[-_n_0_2]
    SLICE_X11Y97         FDRE                                         r  matrixReloaded/tempRes_reg[-2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 matrixReloaded/c1_reg[-10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            matrixReloaded/data1_reg[-10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE                         0.000     0.000 r  matrixReloaded/c1_reg[-10]/C
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  matrixReloaded/c1_reg[-10]/Q
                         net (fo=1, routed)           0.082     0.246    matrixReloaded/c1_reg[-_n_0_10]
    SLICE_X3Y99          LUT5 (Prop_lut5_I4_O)        0.045     0.291 r  matrixReloaded/data1[-10]_i_1/O
                         net (fo=1, routed)           0.000     0.291    matrixReloaded/data1[-10]_i_1_n_0
    SLICE_X3Y99          FDRE                                         r  matrixReloaded/data1_reg[-10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 matrixReloaded/c1_reg[-11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            matrixReloaded/data1_reg[-11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE                         0.000     0.000 r  matrixReloaded/c1_reg[-11]/C
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  matrixReloaded/c1_reg[-11]/Q
                         net (fo=1, routed)           0.082     0.246    matrixReloaded/c1_reg[-_n_0_11]
    SLICE_X3Y98          LUT5 (Prop_lut5_I4_O)        0.045     0.291 r  matrixReloaded/data1[-11]_i_1/O
                         net (fo=1, routed)           0.000     0.291    matrixReloaded/data1[-11]_i_1_n_0
    SLICE_X3Y98          FDRE                                         r  matrixReloaded/data1_reg[-11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 matrixReloaded/c2_reg[-14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            matrixReloaded/data1_reg[-14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.209ns (71.550%)  route 0.083ns (28.450%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y101        FDRE                         0.000     0.000 r  matrixReloaded/c2_reg[-14]/C
    SLICE_X12Y101        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  matrixReloaded/c2_reg[-14]/Q
                         net (fo=1, routed)           0.083     0.247    matrixReloaded/c2_reg[-_n_0_14]
    SLICE_X13Y101        LUT5 (Prop_lut5_I2_O)        0.045     0.292 r  matrixReloaded/data1[-14]_i_1/O
                         net (fo=1, routed)           0.000     0.292    matrixReloaded/data1[-14]_i_1_n_0
    SLICE_X13Y101        FDRE                                         r  matrixReloaded/data1_reg[-14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 matrixReloaded/c3_reg[-11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            matrixReloaded/data0_reg[-11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.186ns (63.272%)  route 0.108ns (36.728%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE                         0.000     0.000 r  matrixReloaded/c3_reg[-11]/C
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  matrixReloaded/c3_reg[-11]/Q
                         net (fo=2, routed)           0.108     0.249    matrixReloaded/c3_reg[-_n_0_11]
    SLICE_X4Y97          LUT6 (Prop_lut6_I3_O)        0.045     0.294 r  matrixReloaded/data0[-11]_i_1/O
                         net (fo=1, routed)           0.000     0.294    matrixReloaded/data0[-11]_i_1_n_0
    SLICE_X4Y97          FDRE                                         r  matrixReloaded/data0_reg[-11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 matrixReloaded/c2_reg[-17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            matrixReloaded/data1_reg[-17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.186ns (62.336%)  route 0.112ns (37.664%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDRE                         0.000     0.000 r  matrixReloaded/c2_reg[-17]/C
    SLICE_X4Y98          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  matrixReloaded/c2_reg[-17]/Q
                         net (fo=1, routed)           0.112     0.253    matrixReloaded/c2_reg[-_n_0_17]
    SLICE_X3Y98          LUT5 (Prop_lut5_I2_O)        0.045     0.298 r  matrixReloaded/data1[-17]_i_1/O
                         net (fo=1, routed)           0.000     0.298    matrixReloaded/data1[-17]_i_1_n_0
    SLICE_X3Y98          FDRE                                         r  matrixReloaded/data1_reg[-17]/D
  -------------------------------------------------------------------    -------------------





