Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Nov 17 06:50:42 2022
| Host         : DESKTOP-JPOJ9U9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.725        0.000                      0                   22        0.275        0.000                      0                   22        4.500        0.000                       0                    23  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.725        0.000                      0                   22        0.275        0.000                      0                   22        4.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.725ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.275ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.725ns  (required time - arrival time)
  Source:                 Displays/Refresh/Cout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Displays/Refresh/Cout_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.253ns  (logic 0.963ns (22.644%)  route 3.290ns (77.356%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.620     5.141    Displays/Refresh/clk_IBUF_BUFG
    SLICE_X63Y26         FDCE                                         r  Displays/Refresh/Cout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.419     5.560 r  Displays/Refresh/Cout_reg[3]/Q
                         net (fo=2, routed)           0.983     6.543    Displays/Refresh/Cout[3]
    SLICE_X61Y26         LUT4 (Prop_lut4_I2_O)        0.296     6.839 f  Displays/Refresh/Cout[18]_i_3/O
                         net (fo=5, routed)           1.191     8.030    Displays/Refresh/Cout[18]_i_3_n_0
    SLICE_X64Y27         LUT6 (Prop_lut6_I2_O)        0.124     8.154 f  Displays/Refresh/Cout[18]_i_2/O
                         net (fo=19, routed)          1.116     9.270    Displays/Refresh/Cout[18]_i_2_n_0
    SLICE_X63Y29         LUT2 (Prop_lut2_I1_O)        0.124     9.394 r  Displays/Refresh/Cout[15]_i_1/O
                         net (fo=1, routed)           0.000     9.394    Displays/Refresh/Cout_0[15]
    SLICE_X63Y29         FDCE                                         r  Displays/Refresh/Cout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.508    14.849    Displays/Refresh/clk_IBUF_BUFG
    SLICE_X63Y29         FDCE                                         r  Displays/Refresh/Cout_reg[15]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X63Y29         FDCE (Setup_fdce_C_D)        0.031    15.119    Displays/Refresh/Cout_reg[15]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -9.394    
  -------------------------------------------------------------------
                         slack                                  5.725    

Slack (MET) :             5.743ns  (required time - arrival time)
  Source:                 Displays/Refresh/Cout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Displays/Refresh/Cout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.279ns  (logic 0.989ns (23.114%)  route 3.290ns (76.886%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.620     5.141    Displays/Refresh/clk_IBUF_BUFG
    SLICE_X63Y26         FDCE                                         r  Displays/Refresh/Cout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.419     5.560 r  Displays/Refresh/Cout_reg[3]/Q
                         net (fo=2, routed)           0.983     6.543    Displays/Refresh/Cout[3]
    SLICE_X61Y26         LUT4 (Prop_lut4_I2_O)        0.296     6.839 f  Displays/Refresh/Cout[18]_i_3/O
                         net (fo=5, routed)           1.191     8.030    Displays/Refresh/Cout[18]_i_3_n_0
    SLICE_X64Y27         LUT6 (Prop_lut6_I2_O)        0.124     8.154 f  Displays/Refresh/Cout[18]_i_2/O
                         net (fo=19, routed)          1.116     9.270    Displays/Refresh/Cout[18]_i_2_n_0
    SLICE_X63Y29         LUT2 (Prop_lut2_I1_O)        0.150     9.420 r  Displays/Refresh/Cout[6]_i_1/O
                         net (fo=1, routed)           0.000     9.420    Displays/Refresh/Cout_0[6]
    SLICE_X63Y29         FDCE                                         r  Displays/Refresh/Cout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.508    14.849    Displays/Refresh/clk_IBUF_BUFG
    SLICE_X63Y29         FDCE                                         r  Displays/Refresh/Cout_reg[6]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X63Y29         FDCE (Setup_fdce_C_D)        0.075    15.163    Displays/Refresh/Cout_reg[6]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                          -9.420    
  -------------------------------------------------------------------
                         slack                                  5.743    

Slack (MET) :             5.913ns  (required time - arrival time)
  Source:                 Displays/Refresh/Cout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Displays/Refresh/Cout_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.065ns  (logic 0.963ns (23.688%)  route 3.102ns (76.312%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.620     5.141    Displays/Refresh/clk_IBUF_BUFG
    SLICE_X63Y26         FDCE                                         r  Displays/Refresh/Cout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.419     5.560 r  Displays/Refresh/Cout_reg[3]/Q
                         net (fo=2, routed)           0.983     6.543    Displays/Refresh/Cout[3]
    SLICE_X61Y26         LUT4 (Prop_lut4_I2_O)        0.296     6.839 f  Displays/Refresh/Cout[18]_i_3/O
                         net (fo=5, routed)           1.191     8.030    Displays/Refresh/Cout[18]_i_3_n_0
    SLICE_X64Y27         LUT6 (Prop_lut6_I2_O)        0.124     8.154 f  Displays/Refresh/Cout[18]_i_2/O
                         net (fo=19, routed)          0.929     9.083    Displays/Refresh/Cout[18]_i_2_n_0
    SLICE_X63Y29         LUT2 (Prop_lut2_I1_O)        0.124     9.207 r  Displays/Refresh/Cout[18]_i_1/O
                         net (fo=1, routed)           0.000     9.207    Displays/Refresh/Cout_0[18]
    SLICE_X63Y29         FDCE                                         r  Displays/Refresh/Cout_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.508    14.849    Displays/Refresh/clk_IBUF_BUFG
    SLICE_X63Y29         FDCE                                         r  Displays/Refresh/Cout_reg[18]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X63Y29         FDCE (Setup_fdce_C_D)        0.032    15.120    Displays/Refresh/Cout_reg[18]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                          -9.207    
  -------------------------------------------------------------------
                         slack                                  5.913    

Slack (MET) :             5.915ns  (required time - arrival time)
  Source:                 Displays/Refresh/Cout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Displays/Refresh/Cout_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 0.963ns (23.706%)  route 3.099ns (76.294%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.620     5.141    Displays/Refresh/clk_IBUF_BUFG
    SLICE_X63Y26         FDCE                                         r  Displays/Refresh/Cout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.419     5.560 r  Displays/Refresh/Cout_reg[3]/Q
                         net (fo=2, routed)           0.983     6.543    Displays/Refresh/Cout[3]
    SLICE_X61Y26         LUT4 (Prop_lut4_I2_O)        0.296     6.839 f  Displays/Refresh/Cout[18]_i_3/O
                         net (fo=5, routed)           1.191     8.030    Displays/Refresh/Cout[18]_i_3_n_0
    SLICE_X64Y27         LUT6 (Prop_lut6_I2_O)        0.124     8.154 f  Displays/Refresh/Cout[18]_i_2/O
                         net (fo=19, routed)          0.926     9.080    Displays/Refresh/Cout[18]_i_2_n_0
    SLICE_X63Y29         LUT2 (Prop_lut2_I1_O)        0.124     9.204 r  Displays/Refresh/Cout[16]_i_1/O
                         net (fo=1, routed)           0.000     9.204    Displays/Refresh/Cout_0[16]
    SLICE_X63Y29         FDCE                                         r  Displays/Refresh/Cout_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.508    14.849    Displays/Refresh/clk_IBUF_BUFG
    SLICE_X63Y29         FDCE                                         r  Displays/Refresh/Cout_reg[16]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X63Y29         FDCE (Setup_fdce_C_D)        0.031    15.119    Displays/Refresh/Cout_reg[16]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -9.204    
  -------------------------------------------------------------------
                         slack                                  5.915    

Slack (MET) :             5.926ns  (required time - arrival time)
  Source:                 Displays/Refresh/Cout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Displays/Refresh/Cout_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.048ns  (logic 0.963ns (23.787%)  route 3.085ns (76.213%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.620     5.141    Displays/Refresh/clk_IBUF_BUFG
    SLICE_X63Y26         FDCE                                         r  Displays/Refresh/Cout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.419     5.560 r  Displays/Refresh/Cout_reg[3]/Q
                         net (fo=2, routed)           0.983     6.543    Displays/Refresh/Cout[3]
    SLICE_X61Y26         LUT4 (Prop_lut4_I2_O)        0.296     6.839 f  Displays/Refresh/Cout[18]_i_3/O
                         net (fo=5, routed)           1.191     8.030    Displays/Refresh/Cout[18]_i_3_n_0
    SLICE_X64Y27         LUT6 (Prop_lut6_I2_O)        0.124     8.154 f  Displays/Refresh/Cout[18]_i_2/O
                         net (fo=19, routed)          0.912     9.066    Displays/Refresh/Cout[18]_i_2_n_0
    SLICE_X63Y28         LUT2 (Prop_lut2_I1_O)        0.124     9.190 r  Displays/Refresh/Cout[11]_i_1/O
                         net (fo=1, routed)           0.000     9.190    Displays/Refresh/Cout_0[11]
    SLICE_X63Y28         FDCE                                         r  Displays/Refresh/Cout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.507    14.848    Displays/Refresh/clk_IBUF_BUFG
    SLICE_X63Y28         FDCE                                         r  Displays/Refresh/Cout_reg[11]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X63Y28         FDCE (Setup_fdce_C_D)        0.029    15.116    Displays/Refresh/Cout_reg[11]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                          -9.190    
  -------------------------------------------------------------------
                         slack                                  5.926    

Slack (MET) :             5.930ns  (required time - arrival time)
  Source:                 Displays/Refresh/Cout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Displays/Refresh/Cout_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.091ns  (logic 0.992ns (24.246%)  route 3.099ns (75.754%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.620     5.141    Displays/Refresh/clk_IBUF_BUFG
    SLICE_X63Y26         FDCE                                         r  Displays/Refresh/Cout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.419     5.560 r  Displays/Refresh/Cout_reg[3]/Q
                         net (fo=2, routed)           0.983     6.543    Displays/Refresh/Cout[3]
    SLICE_X61Y26         LUT4 (Prop_lut4_I2_O)        0.296     6.839 f  Displays/Refresh/Cout[18]_i_3/O
                         net (fo=5, routed)           1.191     8.030    Displays/Refresh/Cout[18]_i_3_n_0
    SLICE_X64Y27         LUT6 (Prop_lut6_I2_O)        0.124     8.154 f  Displays/Refresh/Cout[18]_i_2/O
                         net (fo=19, routed)          0.926     9.080    Displays/Refresh/Cout[18]_i_2_n_0
    SLICE_X63Y29         LUT2 (Prop_lut2_I1_O)        0.153     9.233 r  Displays/Refresh/Cout[8]_i_1/O
                         net (fo=1, routed)           0.000     9.233    Displays/Refresh/Cout_0[8]
    SLICE_X63Y29         FDCE                                         r  Displays/Refresh/Cout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.508    14.849    Displays/Refresh/clk_IBUF_BUFG
    SLICE_X63Y29         FDCE                                         r  Displays/Refresh/Cout_reg[8]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X63Y29         FDCE (Setup_fdce_C_D)        0.075    15.163    Displays/Refresh/Cout_reg[8]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                          -9.233    
  -------------------------------------------------------------------
                         slack                                  5.930    

Slack (MET) :             5.931ns  (required time - arrival time)
  Source:                 Displays/Refresh/Cout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Displays/Refresh/Cout_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.090ns  (logic 0.988ns (24.155%)  route 3.102ns (75.845%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.620     5.141    Displays/Refresh/clk_IBUF_BUFG
    SLICE_X63Y26         FDCE                                         r  Displays/Refresh/Cout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.419     5.560 r  Displays/Refresh/Cout_reg[3]/Q
                         net (fo=2, routed)           0.983     6.543    Displays/Refresh/Cout[3]
    SLICE_X61Y26         LUT4 (Prop_lut4_I2_O)        0.296     6.839 f  Displays/Refresh/Cout[18]_i_3/O
                         net (fo=5, routed)           1.191     8.030    Displays/Refresh/Cout[18]_i_3_n_0
    SLICE_X64Y27         LUT6 (Prop_lut6_I2_O)        0.124     8.154 f  Displays/Refresh/Cout[18]_i_2/O
                         net (fo=19, routed)          0.929     9.083    Displays/Refresh/Cout[18]_i_2_n_0
    SLICE_X63Y29         LUT2 (Prop_lut2_I1_O)        0.149     9.232 r  Displays/Refresh/Cout[7]_i_1/O
                         net (fo=1, routed)           0.000     9.232    Displays/Refresh/Cout_0[7]
    SLICE_X63Y29         FDCE                                         r  Displays/Refresh/Cout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.508    14.849    Displays/Refresh/clk_IBUF_BUFG
    SLICE_X63Y29         FDCE                                         r  Displays/Refresh/Cout_reg[7]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X63Y29         FDCE (Setup_fdce_C_D)        0.075    15.163    Displays/Refresh/Cout_reg[7]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                          -9.232    
  -------------------------------------------------------------------
                         slack                                  5.931    

Slack (MET) :             5.946ns  (required time - arrival time)
  Source:                 Displays/Refresh/Cout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Displays/Refresh/Cout_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.074ns  (logic 0.989ns (24.273%)  route 3.085ns (75.727%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.620     5.141    Displays/Refresh/clk_IBUF_BUFG
    SLICE_X63Y26         FDCE                                         r  Displays/Refresh/Cout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.419     5.560 r  Displays/Refresh/Cout_reg[3]/Q
                         net (fo=2, routed)           0.983     6.543    Displays/Refresh/Cout[3]
    SLICE_X61Y26         LUT4 (Prop_lut4_I2_O)        0.296     6.839 f  Displays/Refresh/Cout[18]_i_3/O
                         net (fo=5, routed)           1.191     8.030    Displays/Refresh/Cout[18]_i_3_n_0
    SLICE_X64Y27         LUT6 (Prop_lut6_I2_O)        0.124     8.154 f  Displays/Refresh/Cout[18]_i_2/O
                         net (fo=19, routed)          0.912     9.066    Displays/Refresh/Cout[18]_i_2_n_0
    SLICE_X63Y28         LUT2 (Prop_lut2_I1_O)        0.150     9.216 r  Displays/Refresh/Cout[9]_i_1/O
                         net (fo=1, routed)           0.000     9.216    Displays/Refresh/Cout_0[9]
    SLICE_X63Y28         FDCE                                         r  Displays/Refresh/Cout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.507    14.848    Displays/Refresh/clk_IBUF_BUFG
    SLICE_X63Y28         FDCE                                         r  Displays/Refresh/Cout_reg[9]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X63Y28         FDCE (Setup_fdce_C_D)        0.075    15.162    Displays/Refresh/Cout_reg[9]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                          -9.216    
  -------------------------------------------------------------------
                         slack                                  5.946    

Slack (MET) :             5.990ns  (required time - arrival time)
  Source:                 Displays/Refresh/Cout_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Displays/Refresh/Cout_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.970ns  (logic 2.115ns (53.274%)  route 1.855ns (46.726%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.620     5.141    Displays/Refresh/clk_IBUF_BUFG
    SLICE_X61Y27         FDCE                                         r  Displays/Refresh/Cout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDCE (Prop_fdce_C_Q)         0.419     5.560 r  Displays/Refresh/Cout_reg[1]/Q
                         net (fo=2, routed)           0.897     6.458    Displays/Refresh/Cout[1]
    SLICE_X62Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.289 r  Displays/Refresh/Cout0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.289    Displays/Refresh/Cout0_carry_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.403 r  Displays/Refresh/Cout0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.403    Displays/Refresh/Cout0_carry__0_n_0
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.517 r  Displays/Refresh/Cout0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.517    Displays/Refresh/Cout0_carry__1_n_0
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.851 r  Displays/Refresh/Cout0_carry__2/O[1]
                         net (fo=1, routed)           0.958     8.808    Displays/Refresh/data0[14]
    SLICE_X63Y26         LUT2 (Prop_lut2_I0_O)        0.303     9.111 r  Displays/Refresh/Cout[14]_i_1/O
                         net (fo=1, routed)           0.000     9.111    Displays/Refresh/Cout_0[14]
    SLICE_X63Y26         FDCE                                         r  Displays/Refresh/Cout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.504    14.845    Displays/Refresh/clk_IBUF_BUFG
    SLICE_X63Y26         FDCE                                         r  Displays/Refresh/Cout_reg[14]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X63Y26         FDCE (Setup_fdce_C_D)        0.031    15.101    Displays/Refresh/Cout_reg[14]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                          -9.111    
  -------------------------------------------------------------------
                         slack                                  5.990    

Slack (MET) :             6.008ns  (required time - arrival time)
  Source:                 Displays/Refresh/Cout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Displays/Refresh/Cout_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.967ns  (logic 0.963ns (24.273%)  route 3.004ns (75.727%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.620     5.141    Displays/Refresh/clk_IBUF_BUFG
    SLICE_X63Y26         FDCE                                         r  Displays/Refresh/Cout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.419     5.560 r  Displays/Refresh/Cout_reg[3]/Q
                         net (fo=2, routed)           0.983     6.543    Displays/Refresh/Cout[3]
    SLICE_X61Y26         LUT4 (Prop_lut4_I2_O)        0.296     6.839 f  Displays/Refresh/Cout[18]_i_3/O
                         net (fo=5, routed)           1.191     8.030    Displays/Refresh/Cout[18]_i_3_n_0
    SLICE_X64Y27         LUT6 (Prop_lut6_I2_O)        0.124     8.154 f  Displays/Refresh/Cout[18]_i_2/O
                         net (fo=19, routed)          0.831     8.985    Displays/Refresh/Cout[18]_i_2_n_0
    SLICE_X63Y29         LUT2 (Prop_lut2_I1_O)        0.124     9.109 r  Displays/Refresh/Cout[10]_i_1/O
                         net (fo=1, routed)           0.000     9.109    Displays/Refresh/Cout_0[10]
    SLICE_X63Y29         FDCE                                         r  Displays/Refresh/Cout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.508    14.849    Displays/Refresh/clk_IBUF_BUFG
    SLICE_X63Y29         FDCE                                         r  Displays/Refresh/Cout_reg[10]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X63Y29         FDCE (Setup_fdce_C_D)        0.029    15.117    Displays/Refresh/Cout_reg[10]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                          -9.109    
  -------------------------------------------------------------------
                         slack                                  6.008    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 Displays/FFTN/Q_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Displays/FFTN/Q_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.585     1.468    Displays/FFTN/clk_IBUF_BUFG
    SLICE_X63Y27         FDPE                                         r  Displays/FFTN/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDPE (Prop_fdpe_C_Q)         0.141     1.609 r  Displays/FFTN/Q_reg/Q
                         net (fo=4, routed)           0.180     1.790    Displays/Refresh/Q3_OBUF
    SLICE_X63Y27         LUT5 (Prop_lut5_I4_O)        0.045     1.835 r  Displays/Refresh/Q_i_1__0/O
                         net (fo=1, routed)           0.000     1.835    Displays/FFTN/Q_reg_1
    SLICE_X63Y27         FDPE                                         r  Displays/FFTN/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.853     1.980    Displays/FFTN/clk_IBUF_BUFG
    SLICE_X63Y27         FDPE                                         r  Displays/FFTN/Q_reg/C
                         clock pessimism             -0.512     1.468    
    SLICE_X63Y27         FDPE (Hold_fdpe_C_D)         0.091     1.559    Displays/FFTN/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 Displays/FFTY/Q_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Displays/FFTY/Q_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.579%)  route 0.231ns (55.421%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.585     1.468    Displays/FFTY/clk_IBUF_BUFG
    SLICE_X63Y27         FDPE                                         r  Displays/FFTY/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDPE (Prop_fdpe_C_Q)         0.141     1.609 r  Displays/FFTY/Q_reg/Q
                         net (fo=3, routed)           0.231     1.840    Displays/Refresh/Q2_OBUF
    SLICE_X63Y27         LUT5 (Prop_lut5_I4_O)        0.045     1.885 r  Displays/Refresh/Q_i_1__1/O
                         net (fo=1, routed)           0.000     1.885    Displays/FFTY/Q_reg_0
    SLICE_X63Y27         FDPE                                         r  Displays/FFTY/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.853     1.980    Displays/FFTY/clk_IBUF_BUFG
    SLICE_X63Y27         FDPE                                         r  Displays/FFTY/Q_reg/C
                         clock pessimism             -0.512     1.468    
    SLICE_X63Y27         FDPE (Hold_fdpe_C_D)         0.092     1.560    Displays/FFTY/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 Displays/FFTX/Q_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Displays/FFTX/Q_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.089%)  route 0.246ns (56.911%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.585     1.468    Displays/FFTX/clk_IBUF_BUFG
    SLICE_X63Y28         FDPE                                         r  Displays/FFTX/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDPE (Prop_fdpe_C_Q)         0.141     1.609 r  Displays/FFTX/Q_reg/Q
                         net (fo=3, routed)           0.246     1.855    Displays/Refresh/Q1_OBUF
    SLICE_X63Y28         LUT5 (Prop_lut5_I4_O)        0.045     1.900 r  Displays/Refresh/Q_i_1__2/O
                         net (fo=1, routed)           0.000     1.900    Displays/FFTX/Q_reg_0
    SLICE_X63Y28         FDPE                                         r  Displays/FFTX/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.854     1.981    Displays/FFTX/clk_IBUF_BUFG
    SLICE_X63Y28         FDPE                                         r  Displays/FFTX/Q_reg/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y28         FDPE (Hold_fdpe_C_D)         0.092     1.560    Displays/FFTX/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 Displays/Refresh/Cout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Displays/Refresh/Cout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.183ns (35.707%)  route 0.329ns (64.293%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.582     1.465    Displays/Refresh/clk_IBUF_BUFG
    SLICE_X61Y26         FDCE                                         r  Displays/Refresh/Cout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDCE (Prop_fdce_C_Q)         0.141     1.606 f  Displays/Refresh/Cout_reg[0]/Q
                         net (fo=3, routed)           0.329     1.936    Displays/Refresh/Cout[0]
    SLICE_X61Y26         LUT2 (Prop_lut2_I0_O)        0.042     1.978 r  Displays/Refresh/Cout[0]_i_1/O
                         net (fo=1, routed)           0.000     1.978    Displays/Refresh/Cout_0[0]
    SLICE_X61Y26         FDCE                                         r  Displays/Refresh/Cout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.849     1.976    Displays/Refresh/clk_IBUF_BUFG
    SLICE_X61Y26         FDCE                                         r  Displays/Refresh/Cout_reg[0]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X61Y26         FDCE (Hold_fdce_C_D)         0.105     1.570    Displays/Refresh/Cout_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 Displays/Refresh/Cout_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Displays/Refresh/Cout_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.360ns (60.845%)  route 0.232ns (39.155%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.586     1.469    Displays/Refresh/clk_IBUF_BUFG
    SLICE_X63Y29         FDCE                                         r  Displays/Refresh/Cout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  Displays/Refresh/Cout_reg[15]/Q
                         net (fo=7, routed)           0.070     1.681    Displays/Refresh/Cout[15]
    SLICE_X62Y29         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.792 r  Displays/Refresh/Cout0_carry__2/O[2]
                         net (fo=1, routed)           0.161     1.953    Displays/Refresh/data0[15]
    SLICE_X63Y29         LUT2 (Prop_lut2_I0_O)        0.108     2.061 r  Displays/Refresh/Cout[15]_i_1/O
                         net (fo=1, routed)           0.000     2.061    Displays/Refresh/Cout_0[15]
    SLICE_X63Y29         FDCE                                         r  Displays/Refresh/Cout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.855     1.982    Displays/Refresh/clk_IBUF_BUFG
    SLICE_X63Y29         FDCE                                         r  Displays/Refresh/Cout_reg[15]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X63Y29         FDCE (Hold_fdce_C_D)         0.092     1.561    Displays/Refresh/Cout_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 Displays/Refresh/Cout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Displays/Refresh/Cout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.358ns (60.197%)  route 0.237ns (39.803%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.583     1.466    Displays/Refresh/clk_IBUF_BUFG
    SLICE_X63Y26         FDCE                                         r  Displays/Refresh/Cout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  Displays/Refresh/Cout_reg[2]/Q
                         net (fo=2, routed)           0.070     1.677    Displays/Refresh/Cout[2]
    SLICE_X62Y26         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.787 r  Displays/Refresh/Cout0_carry/O[1]
                         net (fo=1, routed)           0.167     1.954    Displays/Refresh/data0[2]
    SLICE_X63Y26         LUT2 (Prop_lut2_I0_O)        0.107     2.061 r  Displays/Refresh/Cout[2]_i_1/O
                         net (fo=1, routed)           0.000     2.061    Displays/Refresh/Cout_0[2]
    SLICE_X63Y26         FDCE                                         r  Displays/Refresh/Cout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.851     1.978    Displays/Refresh/clk_IBUF_BUFG
    SLICE_X63Y26         FDCE                                         r  Displays/Refresh/Cout_reg[2]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X63Y26         FDCE (Hold_fdce_C_D)         0.092     1.558    Displays/Refresh/Cout_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 Displays/Refresh/Cout_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Displays/Refresh/Cout_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.444ns (65.795%)  route 0.231ns (34.205%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.583     1.466    Displays/Refresh/clk_IBUF_BUFG
    SLICE_X63Y26         FDCE                                         r  Displays/Refresh/Cout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  Displays/Refresh/Cout_reg[2]/Q
                         net (fo=2, routed)           0.070     1.677    Displays/Refresh/Cout[2]
    SLICE_X62Y26         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.197     1.874 r  Displays/Refresh/Cout0_carry/O[2]
                         net (fo=1, routed)           0.161     2.035    Displays/Refresh/data0[3]
    SLICE_X63Y26         LUT2 (Prop_lut2_I0_O)        0.106     2.141 r  Displays/Refresh/Cout[3]_i_1/O
                         net (fo=1, routed)           0.000     2.141    Displays/Refresh/Cout_0[3]
    SLICE_X63Y26         FDCE                                         r  Displays/Refresh/Cout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.851     1.978    Displays/Refresh/clk_IBUF_BUFG
    SLICE_X63Y26         FDCE                                         r  Displays/Refresh/Cout_reg[3]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X63Y26         FDCE (Hold_fdce_C_D)         0.107     1.573    Displays/Refresh/Cout_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.598ns  (arrival time - required time)
  Source:                 Displays/Refresh/Cout_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Displays/Refresh/Cout_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.395ns (57.208%)  route 0.295ns (42.792%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.586     1.469    Displays/Refresh/clk_IBUF_BUFG
    SLICE_X63Y29         FDCE                                         r  Displays/Refresh/Cout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  Displays/Refresh/Cout_reg[15]/Q
                         net (fo=7, routed)           0.070     1.681    Displays/Refresh/Cout[15]
    SLICE_X62Y29         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.825 r  Displays/Refresh/Cout0_carry__2/O[3]
                         net (fo=1, routed)           0.225     2.050    Displays/Refresh/data0[16]
    SLICE_X63Y29         LUT2 (Prop_lut2_I0_O)        0.110     2.160 r  Displays/Refresh/Cout[16]_i_1/O
                         net (fo=1, routed)           0.000     2.160    Displays/Refresh/Cout_0[16]
    SLICE_X63Y29         FDCE                                         r  Displays/Refresh/Cout_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.855     1.982    Displays/Refresh/clk_IBUF_BUFG
    SLICE_X63Y29         FDCE                                         r  Displays/Refresh/Cout_reg[16]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X63Y29         FDCE (Hold_fdce_C_D)         0.092     1.561    Displays/Refresh/Cout_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           2.160    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 Displays/Refresh/Cout_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Displays/Refresh/Cout_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.237ns (32.820%)  route 0.485ns (67.180%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.585     1.468    Displays/Refresh/clk_IBUF_BUFG
    SLICE_X63Y28         FDCE                                         r  Displays/Refresh/Cout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  Displays/Refresh/Cout_reg[11]/Q
                         net (fo=6, routed)           0.317     1.926    Displays/Refresh/Cout[11]
    SLICE_X64Y27         LUT6 (Prop_lut6_I1_O)        0.045     1.971 f  Displays/Refresh/Cout[18]_i_2/O
                         net (fo=19, routed)          0.169     2.139    Displays/Refresh/Cout[18]_i_2_n_0
    SLICE_X63Y26         LUT2 (Prop_lut2_I1_O)        0.051     2.190 r  Displays/Refresh/Cout[5]_i_1/O
                         net (fo=1, routed)           0.000     2.190    Displays/Refresh/Cout_0[5]
    SLICE_X63Y26         FDCE                                         r  Displays/Refresh/Cout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.851     1.978    Displays/Refresh/clk_IBUF_BUFG
    SLICE_X63Y26         FDCE                                         r  Displays/Refresh/Cout_reg[5]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X63Y26         FDCE (Hold_fdce_C_D)         0.107     1.586    Displays/Refresh/Cout_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.622ns  (arrival time - required time)
  Source:                 Displays/Refresh/Cout_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Displays/Refresh/Cout_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.358ns (50.114%)  route 0.356ns (49.886%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.586     1.469    Displays/Refresh/clk_IBUF_BUFG
    SLICE_X63Y29         FDCE                                         r  Displays/Refresh/Cout_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  Displays/Refresh/Cout_reg[18]/Q
                         net (fo=6, routed)           0.136     1.746    Displays/Refresh/Cout[18]
    SLICE_X62Y30         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.856 r  Displays/Refresh/Cout0_carry__3/O[1]
                         net (fo=1, routed)           0.220     2.076    Displays/Refresh/data0[18]
    SLICE_X63Y29         LUT2 (Prop_lut2_I0_O)        0.107     2.183 r  Displays/Refresh/Cout[18]_i_1/O
                         net (fo=1, routed)           0.000     2.183    Displays/Refresh/Cout_0[18]
    SLICE_X63Y29         FDCE                                         r  Displays/Refresh/Cout_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.855     1.982    Displays/Refresh/clk_IBUF_BUFG
    SLICE_X63Y29         FDCE                                         r  Displays/Refresh/Cout_reg[18]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X63Y29         FDCE (Hold_fdce_C_D)         0.092     1.561    Displays/Refresh/Cout_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.622    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X63Y27   Displays/FFTN/Q_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X63Y28   Displays/FFTX/Q_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X63Y27   Displays/FFTY/Q_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y26   Displays/Refresh/Cout_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y29   Displays/Refresh/Cout_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y28   Displays/Refresh/Cout_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y26   Displays/Refresh/Cout_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y29   Displays/Refresh/Cout_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y26   Displays/Refresh/Cout_reg[14]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X63Y27   Displays/FFTN/Q_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X63Y28   Displays/FFTX/Q_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X63Y28   Displays/FFTX/Q_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X63Y27   Displays/FFTY/Q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y26   Displays/Refresh/Cout_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y29   Displays/Refresh/Cout_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y28   Displays/Refresh/Cout_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y28   Displays/Refresh/Cout_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y26   Displays/Refresh/Cout_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y29   Displays/Refresh/Cout_reg[13]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X63Y27   Displays/FFTN/Q_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X63Y27   Displays/FFTY/Q_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y26   Displays/Refresh/Cout_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y26   Displays/Refresh/Cout_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y26   Displays/Refresh/Cout_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y27   Displays/Refresh/Cout_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y27   Displays/Refresh/Cout_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y26   Displays/Refresh/Cout_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y26   Displays/Refresh/Cout_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y26   Displays/Refresh/Cout_reg[4]/C



