interface hla
hla_layout stlink
hla_device_desc ST-LINK/V2-1
hla_vid_pid 0x0483 0x374b
transport select hla_swd
reset_config srst_only srst_nogate connect_assert_srst
add_usage_text mrw address
add_help_text mrw {Returns value of word in memory.}
add_usage_text mmw {address setbits clearbits}
add_help_text mmw {Modify word in memory. new_val = (old_val & ~clearbits) | setbits;}
hla newtap STM32L476RGTx cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id 0x2ba01477
target create STM32L476RGTx.cpu cortex_m -endian little -chain-position STM32L476RGTx.cpu
STM32L476RGTx.cpu configure -work-area-phys 0x20000000 -work-area-size 0x8000 -work-area-backup 0
flash bank STM32L476RGTx.flash stm32l4x 0x08000000 0 0 0 STM32L476RGTx.cpu
flash erase_padded_zone 0 enable
adapter_khz 480
adapter_nsrst_delay 100
STM32L476RGTx.cpu configure -event examine-end {
global ENABLE_LOW_POWER
global STOP_WATCHDOG
global _CHIPNAME

	if { [regexp -nocase {stm32l4r.....|stm32l4s.....} $_CHIPNAME] } {
		# STM32L4R/4Sxx : Force PWR_CR1 VOS to Range1 to Erase/Program flash
		mmw 0x40007000 0x00000200 0
	}

	if { [expr ($ENABLE_LOW_POWER == 1)] } {
		# Enable debug during low power modes (uses more power)
		# DBGMCU_CR |= DBG_STANDBY | DBG_STOP | DBG_SLEEP
		mmw 0xE0042004 0x00000007 0
	}
	if { [expr ($ENABLE_LOW_POWER == 0)] } {
		# Disable debug during low power modes
		# DBGMCU_CR |= ~(DBG_STANDBY | DBG_STOP | DBG_SLEEP)
		mmw 0xE0042004 0 0x00000007
	}
	if { [expr ($STOP_WATCHDOG == 1)] } {
		# Stop watchdog counters during halt
		# DBGMCU_APB1_FZ |= DBG_IWDG_STOP | DBG_WWDG_STOP
		mmw 0xE0042008 0x00001800 0
	}
	if { [expr ($STOP_WATCHDOG == 0)] } {
		# Don't stop watchdog counters during halt
		# DBGMCU_APB1_FZ |= ~(DBG_IWDG_STOP | DBG_WWDG_STOP)
		mmw 0xE0042008 0 0x00001800
	}
}
STM32L476RGTx.cpu configure -event trace-config {
	# Set TRACE_IOEN; TRACE_MODE is set to async; when using sync
	# change this value accordingly to configure trace pins
	# assignment
	mmw 0xE0042004 0x00000020 0
}
STM32L476RGTx.cpu configure -event reset-start {
	adapter_khz 480
}
STM32L476RGTx.cpu configure -event reset-init {
global _CLOCK_FREQ

	# CPU comes out of reset with MSI_ON | MSI_RDY | MSI Range 4 MHz.
	# Configure system to use MSI 24 MHz clock, compliant with VOS default Range1.
	# 2 WS compliant with VOS=Range1 and 24 MHz.
	mww 0x40022000 0x00000102  ;# FLASH_ACR = PRFTBE | 2(Latency)
	mww 0x4002100C 0x00000099  ;# RCC_CR = MSI_ON | MSIRGSEL | MSI Range 24 MHz

	adapter_khz $_CLOCK_FREQ
}
STM32L476RGTx.cpu configure -event gdb-attach {
global CONNECT_UNDER_RESET

	# Needed to be able to use the connect_assert_srst in reset_config
	# otherwise, wrong value when reading device flash size register
	if { [expr ($CONNECT_UNDER_RESET == 1)] } {
		reset init
	}
}
