cscope 15 $HOME/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2               0001265870
	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Hardware/AD.c

1 
	~"¡m32f10x.h
"

3 
	$AD_In™
()

5 
	`RCC_APB2P”hClockCmd
(
RCC_APB2P”h_ADC1
,
ENABLE
);

6 
	`RCC_APB2P”hClockCmd
(
RCC_APB2P”h_GPIOA
,
ENABLE
);

8 
	`RCC_ADCCLKCÚfig
(
RCC_PCLK2_Div6
);

10 
GPIO_In™Ty³Def
 
GPIO_In™SŒuùu»
;

11 
GPIO_In™SŒuùu»
.
GPIO_Mode
 = 
GPIO_Mode_AIN
;

12 
GPIO_In™SŒuùu»
.
GPIO_Pš
 = 
GPIO_Pš_4
;

13 
GPIO_In™SŒuùu»
.
GPIO_S³ed
 = 
GPIO_S³ed_50MHz
;

14 
	`GPIO_In™
(
GPIOA
,&
GPIO_In™SŒuùu»
);

16 
	`ADC_ReguÏrChªÃlCÚfig
(
ADC1
,
ADC_ChªÃl_4
,1,
ADC_Sam¶eTime_55Cyþes5
);

18 
ADC_In™Ty³Def
 
ADC_In™SŒuùu»
;

19 
ADC_In™SŒuùu»
.
ADC_CÚtšuousCÚvMode
 = 
DISABLE
;

20 
ADC_In™SŒuùu»
.
ADC_D©aAlign
 = 
ADC_D©aAlign_Right
;

21 
ADC_In™SŒuùu»
.
ADC_Ex‹º®TrigCÚv
 = 
ADC_Ex‹º®TrigCÚv_NÚe
;

22 
ADC_In™SŒuùu»
.
ADC_Mode
 = 
ADC_Mode_Ind•’d’t
;

23 
ADC_In™SŒuùu»
.
ADC_NbrOfChªÃl
 = 1;

24 
ADC_In™SŒuùu»
.
ADC_SÿnCÚvMode
 = 
DISABLE
;

25 
	`ADC_In™
(
ADC1
,&
ADC_In™SŒuùu»
);

27 
	`ADC_Cmd
(
ADC1
,
ENABLE
);

29 
	`ADC_Re£tC®ib¿tiÚ
(
ADC1
);

30 
	`ADC_G‘Re£tC®ib¿tiÚStus
(
ADC1
è=ð
SET
);

31 
	`ADC_S¹C®ib¿tiÚ
(
ADC1
);

32 
	`ADC_G‘C®ib¿tiÚStus
(
ADC1
è=ð
SET
);

33 
	}
}

35 
ušt16_t
 
	$AD_G‘V®ue
()

37 
	`ADC_Soáw¬eS¹CÚvCmd
(
ADC1
,
ENABLE
);

38 
	`ADC_G‘FÏgStus
(
ADC1
,
ADC_FLAG_EOC
è=ð
RESET
);

39  
	`ADC_G‘CÚv”siÚV®ue
(
ADC1
);

40 
	}
}

	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Hardware/AD.h

1 #iâdeà
__AD_H


2 
	#__AD_H


	)

4 
AD_In™
();

5 
ušt16_t
 
AD_G‘V®ue
();

	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Hardware/BT04.c

1 
	~"¡m32f10x.h
"

3 
	$BT04_In™
()

7 
	`RCC_APB2P”hClockCmd
(
RCC_APB2P”h_GPIOA
, 
ENABLE
);

8 
	`RCC_APB1P”hClockCmd
(
RCC_APB1P”h_USART2
, 
ENABLE
);

10 
GPIO_In™Ty³Def
 
GPIO_In™SŒuùu»
;

13 
GPIO_In™SŒuùu»
.
GPIO_Pš
 = 
GPIO_Pš_2
;

14 
GPIO_In™SŒuùu»
.
GPIO_S³ed
 = 
GPIO_S³ed_50MHz
;

15 
GPIO_In™SŒuùu»
.
GPIO_Mode
 = 
GPIO_Mode_AF_PP
;

16 
	`GPIO_In™
(
GPIOA
, &
GPIO_In™SŒuùu»
);

19 
GPIO_In™SŒuùu»
.
GPIO_Pš
 = 
GPIO_Pš_3
;

20 
GPIO_In™SŒuùu»
.
GPIO_S³ed
 = 
GPIO_S³ed_50MHz
;

21 
GPIO_In™SŒuùu»
.
GPIO_Mode
 = 
GPIO_Mode_IN_FLOATING
;

22 
	`GPIO_In™
(
GPIOA
, &
GPIO_In™SŒuùu»
);

24 
NVIC_In™Ty³Def
 
NVIC_In™SŒuùu»
;

26 
	`NVIC_PriÜ™yGroupCÚfig
(
NVIC_PriÜ™yGroup_3
);

28 
NVIC_In™SŒuùu»
.
NVIC_IRQChªÃl
 = 
USART2_IRQn
;

29 
NVIC_In™SŒuùu»
.
NVIC_IRQChªÃlP»em±iÚPriÜ™y
 = 3 ;

30 
NVIC_In™SŒuùu»
.
NVIC_IRQChªÃlSubPriÜ™y
 = 1;

31 
NVIC_In™SŒuùu»
.
NVIC_IRQChªÃlCmd
 = 
ENABLE
;

32 
	`NVIC_In™
(&
NVIC_In™SŒuùu»
);

37 
USART_In™Ty³Def
 
USART_In™SŒuùu»
;

39 
USART_In™SŒuùu»
.
USART_BaudR©e
 = 9600;

40 
USART_In™SŒuùu»
.
USART_WÜdL’gth
 = 
USART_WÜdL’gth_8b
;

41 
USART_In™SŒuùu»
.
USART_StÝB™s
 = 
USART_StÝB™s_1
;

42 
USART_In™SŒuùu»
.
USART_P¬™y
 = 
USART_P¬™y_No
;

43 
USART_In™SŒuùu»
.
USART_H¬dw¬eFlowCÚŒÞ
 = 
USART_H¬dw¬eFlowCÚŒÞ_NÚe
;

44 
USART_In™SŒuùu»
.
USART_Mode
 = 
USART_Mode_Rx
 | 
USART_Mode_Tx
;

46 
	`USART_In™
(
USART2
, &
USART_In™SŒuùu»
);

48 
	`USART_Cmd
(
USART2
, 
ENABLE
);

50 
	`USART_ITCÚfig
(
USART2
, 
USART_IT_RXNE
, 
ENABLE
);

51 
	}
}

53 
u8
 
	gRes
;

54 
	$USART2_IRQHªdËr
()

56 if(
	`USART_G‘ITStus
(
USART2
, 
USART_IT_RXNE
è!ð
RESET
)

58 
Res
 = 
	`USART_ReûiveD©a
(
USART2
);

61 
	}
}

64 
u8
 
	gÿr
;

65 
	$BT04_CÚŒÞ
()

67 
ÿr
 = 0;

68 if(
Res
 =ð'E'è
ÿr
 = 0;

69 if(
Res
 =ð'A'è
ÿr
 = 1;

70 if(
Res
 =ð'B'è
ÿr
 = 2;

71 if(
Res
 =ð'C'è
ÿr
 = 3;

72 if(
Res
 =ð'D'è
ÿr
 = 4;

73 
	}
}

	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Hardware/BT04.h

1 #iâdeà
__BT04_H


2 
	#__BT04_H


	)

4 
BT04_In™
();

5 
USART2_IRQHªdËr
();

6 
BT04_CÚŒÞ
();

	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Hardware/Control.c

1 
	~"¡m32f10x.h
"

2 
	~"sys.h
"

3 
	~"OLED.h
"

4 
	~"CÚŒÞ.h
"

6 
	~"šv_mpu_dmp_mÙiÚ_driv”.h
"

7 
	~"šv_mpu.h
"

8 
	~"MPU6050.h
"

10 
	~"MÙÜ.h
"

11 
	~"Encod”.h
"

13 
	~"SR04.h
"

15 
	#SPEED_Y
 18

16 
	#SPEED_Z
 70

17 

	)

18 
	gMed_AngË
=2;

19 
	gT¬g‘_S³ed
=0;

20 
	gTuº_S³ed
=0;

21 
u8
 
ÿr
;

22 
ušt16_t
 
	gDi¡ªû
=0;

23 
u8
 
	gDi¡ªû_FÏg
=0;

27 
	gV”tiÿl_Kp
=540,

28 
	gV”tiÿl_Kd
=1.8;

30 
	gV–oc™y_Kp
=0.3,

31 
	gV–oc™y_Ki
=0.0015;

42 
	gTuº_Kd
=0,

43 
	gTuº_Kp
=40;

45 
	gP™ch
,
	gRÞl
,
	gYaw
;

46 
	ggyrox
,
	ggyroy
,
	ggyroz
;

47 
	g¯cx
,
	g¯cy
,
	g¯cz
;

48 
	gEncod”_Leá
,
	gEncod”_Right
;

50 
u8
 
	g¡Ý
=0;

51 
	gPWM_MAX
=5000,
	gPWM_MIN
=-5000;

52 
	gMOTO1
,
	gMOTO2
;

54 
	gV”tiÿl_out
,
	gV–oc™y_out
,
	gTuº_out
;

56 
	$EXTI9_5_IRQHªdËr
()

58 
PWM_out
;

59 if(
	`EXTI_G‘ITStus
(
EXTI_Lše5
)!=0)

61 if(
	`PBš
(5)==0)

63 
	`EXTI_CË¬ITP’dšgB™
(
EXTI_Lše5
);

66 
Encod”_Leá
=
	`R—d_S³ed
(3);

69 
Encod”_Right
=
Encod”_Leá
;

71 
	`mpu_dmp_g‘_d©a
(&
P™ch
,&
RÞl
,&
Yaw
);

72 
	`MPU_G‘_GyroscÝe
(&
gyrox
,&
gyroy
,&
gyroz
);

78 if((
ÿr
!=1)&&(ÿr!=2)&&(ÿr==0))
T¬g‘_S³ed
=0;

79 if(
ÿr
==1)
T¬g‘_S³ed
++;

80 if(
ÿr
==2)
T¬g‘_S³ed
--;

81 
T¬g‘_S³ed
 = T¬g‘_S³ed>
SPEED_Y
?SPEED_Y : (Target_Speed<-SPEED_Y?(-SPEED_Y):Target_Speed);

84 if((
ÿr
!=3)&&(ÿr!=4)&&(ÿr==0))
Tuº_S³ed
=0;

85 if(
ÿr
==3)
Tuº_S³ed
 += -10;

86 if(
ÿr
==4)
Tuº_S³ed
 += 10;

87 
Tuº_S³ed
=Tuº_S³ed>
SPEED_Z
?SPEED_Z:(Turn_Speed<-SPEED_Z?(-SPEED_Z):Turn_Speed);

90 if((
ÿr
!=3)&&(ÿr!=4)&&(ÿr==0))
Tuº_Kd
=0;

91 if((
ÿr
==3)||(ÿr==4))
Tuº_Kd
=0;

97 
V–oc™y_out
=
	`V–oc™y
(
T¬g‘_S³ed
,
Encod”_Leá
,
Encod”_Right
);

98 
V”tiÿl_out
=
	`V”tiÿl
(
Med_AngË
,
RÞl
,
gyrox
);

99 
Tuº_out
=
	`Tuº
(
gyroz
,
Tuº_S³ed
);

101 
PWM_out
=
V”tiÿl_out
-
V”tiÿl_Kp
*
V–oc™y_out
;

104 
MOTO1
=
PWM_out
-
Tuº_out
;

105 
MOTO2
=
PWM_out
+
Tuº_out
;

106 
	`Lim™
(&
MOTO1
,&
MOTO2
);

109 if(
RÞl
 > 40 || Roll < -40)

110 
	`Lßd
(0,0),
¡Ý
=1;

112 
	`Lßd
(
MOTO1
,
MOTO2
);

115 
Di¡ªû
 = 
	`Di¡ªû_SR04
();

119 
	}
}

127 
	$V”tiÿl
(
Med
,
AngË
,
gyro_Y
)

129 
PWM_out
;

131 
PWM_out
=
V”tiÿl_Kp
*
AngË
+
V”tiÿl_Kd
*(
gyro_Y
-0);

132  
PWM_out
;

133 
	}
}

140 
	$V–oc™y
(
T¬g‘
,
’cod”_Ëá
,
’cod”_right
)

142 
Encod”_S
,
EnC_E¼_Lowout_Ï¡
,
PWM_out
,
Encod”_E¼
,
EnC_E¼_Lowout
;

143 
a
=0.7;

146 
Encod”_E¼
=((
’cod”_Ëá
+
’cod”_right
)-
T¬g‘
);

149 
EnC_E¼_Lowout
=(1-
a
)*
Encod”_E¼
+a*
EnC_E¼_Lowout_Ï¡
;

150 
EnC_E¼_Lowout_Ï¡
=
EnC_E¼_Lowout
;

152 
Encod”_S
+=
EnC_E¼_Lowout
;

154 
Encod”_S
=Encoder_S>10000?10000:(Encoder_S<(-10000)?(-10000):Encoder_S);

156 if(
¡Ý
==1)
Encod”_S
=0,stop=0;

159 
PWM_out
=
V–oc™y_Kp
*
EnC_E¼_Lowout
+
V–oc™y_Ki
*
Encod”_S
;

160  
PWM_out
;

161 
	}
}

168 
	$Tuº
(
gyro_Z
,
RC
)

170 
PWM_out
;

172 
PWM_out
=
Tuº_Kd
*
gyro_Z
 + 
Tuº_Kp
*
RC
;

173  
PWM_out
;

174 
	}
}

	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Hardware/Control.h

1 #iâdeà
__CONTROL_H


2 
	#__CONTROL_H


	)

5 
V”tiÿl
(
Med
,
AngË
,
gyro_Y
);

6 
V–oc™y
(
T¬g‘
,
’cod”_Ëá
,
’cod”_right
);

7 
Tuº
(
gyro_Z
,
RC
);

	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Hardware/Encoder.c

1 
	~"¡m32f10x.h
"

3 
	$Encod”_TIM3_In™
()

5 
	`RCC_APB1P”hClockCmd
(
RCC_APB1P”h_TIM3
,
ENABLE
);

6 
	`RCC_APB2P”hClockCmd
(
RCC_APB2P”h_GPIOA
,
ENABLE
);

8 
GPIO_In™Ty³Def
 
GPIO_In™SŒuùu»
;

9 
GPIO_In™SŒuùu»
.
GPIO_Mode
 = 
GPIO_Mode_IN_FLOATING
;

10 
GPIO_In™SŒuùu»
.
GPIO_Pš
 = 
GPIO_Pš_6
 | 
GPIO_Pš_7
;

11 
GPIO_In™SŒuùu»
.
GPIO_S³ed
 = 
GPIO_S³ed_50MHz
;

12 
	`GPIO_In™
(
GPIOA
,&
GPIO_In™SŒuùu»
);

14 
TIM_TimeBa£In™Ty³Def
 
TIM_TimeBa£In™SŒuùu»
;

15 
TIM_TimeBa£In™SŒuùu»
.
TIM_ClockDivisiÚ
 = 
TIM_CKD_DIV1
;

16 
TIM_TimeBa£In™SŒuùu»
.
TIM_CouÁ”Mode
 = 
TIM_CouÁ”Mode_Up
;

17 
TIM_TimeBa£In™SŒuùu»
.
TIM_P”iod
 = 65535;

18 
TIM_TimeBa£In™SŒuùu»
.
TIM_P»sÿËr
 = 0;

19 
TIM_TimeBa£In™SŒuùu»
.
TIM_R•‘™iÚCouÁ”
 = 0;

20 
	`TIM_TimeBa£In™
(
TIM3
,&
TIM_TimeBa£In™SŒuùu»
);

22 
	`TIM_Encod”IÁ”çûCÚfig
(
TIM3
,
TIM_Encod”Mode_TI12
,
TIM_ICPÞ¬™y_Risšg
,TIM_ICPolarity_Rising);

24 
TIM_ICIn™Ty³Def
 
TIM_ICIn™SŒuùu»
;

25 
	`TIM_ICSŒuùIn™
(&
TIM_ICIn™SŒuùu»
);

26 
TIM_ICIn™SŒuùu»
.
TIM_ICFž‹r
=10;

27 
	`TIM_ICIn™
(
TIM3
,&
TIM_ICIn™SŒuùu»
);

29 
	`TIM_ITCÚfig
(
TIM3
,
TIM_IT_Upd©e
,
ENABLE
);

30 
	`TIM_S‘CouÁ”
(
TIM3
,0);

32 
	`TIM_Cmd
(
TIM3
,
ENABLE
);

33 
	}
}

35 
	$Encod”_TIM4_In™
()

37 
	`RCC_APB1P”hClockCmd
(
RCC_APB1P”h_TIM4
,
ENABLE
);

38 
	`RCC_APB2P”hClockCmd
(
RCC_APB2P”h_GPIOA
,
ENABLE
);

40 
GPIO_In™Ty³Def
 
GPIO_In™SŒuùu»
;

41 
GPIO_In™SŒuùu»
.
GPIO_Mode
 = 
GPIO_Mode_IN_FLOATING
;

42 
GPIO_In™SŒuùu»
.
GPIO_Pš
 = 
GPIO_Pš_6
 | 
GPIO_Pš_7
;

43 
GPIO_In™SŒuùu»
.
GPIO_S³ed
 = 
GPIO_S³ed_50MHz
;

44 
	`GPIO_In™
(
GPIOB
,&
GPIO_In™SŒuùu»
);

46 
TIM_TimeBa£In™Ty³Def
 
TIM_TimeBa£In™SŒuùu»
;

47 
TIM_TimeBa£In™SŒuùu»
.
TIM_ClockDivisiÚ
 = 
TIM_CKD_DIV1
;

48 
TIM_TimeBa£In™SŒuùu»
.
TIM_CouÁ”Mode
 = 
TIM_CouÁ”Mode_Up
;

49 
TIM_TimeBa£In™SŒuùu»
.
TIM_P”iod
 = 65535;

50 
TIM_TimeBa£In™SŒuùu»
.
TIM_P»sÿËr
 = 0;

51 
TIM_TimeBa£In™SŒuùu»
.
TIM_R•‘™iÚCouÁ”
 = 0;

52 
	`TIM_TimeBa£In™
(
TIM4
,&
TIM_TimeBa£In™SŒuùu»
);

54 
	`TIM_Encod”IÁ”çûCÚfig
(
TIM4
,
TIM_Encod”Mode_TI12
,
TIM_ICPÞ¬™y_Risšg
,TIM_ICPolarity_Rising);

56 
TIM_ICIn™Ty³Def
 
TIM_ICIn™SŒuùu»
;

57 
	`TIM_ICSŒuùIn™
(&
TIM_ICIn™SŒuùu»
);

58 
TIM_ICIn™SŒuùu»
.
TIM_ICFž‹r
=10;

59 
	`TIM_ICIn™
(
TIM4
,&
TIM_ICIn™SŒuùu»
);

61 
	`TIM_ITCÚfig
(
TIM4
,
TIM_IT_Upd©e
,
ENABLE
);

62 
	`TIM_S‘CouÁ”
(
TIM4
,0);

64 
	`TIM_Cmd
(
TIM4
,
ENABLE
);

65 
	}
}

72 
	$R—d_S³ed
(
TIMx
)

74 
v®ue_1
;

75 
TIMx
)

78 3:
v®ue_1
=()
	`TIM_G‘CouÁ”
(
TIM3
);
	`TIM_S‘CouÁ”
(TIM3,0);;

79 4:
v®ue_1
=()
	`TIM_G‘CouÁ”
(
TIM4
);
	`TIM_S‘CouÁ”
(TIM4,0);;

80 :
v®ue_1
=0;

82  
v®ue_1
;

83 
	}
}

85 
	$TIM3_IRQHªdËr
()

87 if(
	`TIM_G‘ITStus
(
TIM3
,
TIM_IT_Upd©e
è=ð
SET
)

90 
	`TIM_CË¬ITP’dšgB™
(
TIM3
,
TIM_IT_Upd©e
);

92 
	}
}

94 
	$TIM4_IRQHªdËr
()

96 if(
	`TIM_G‘ITStus
(
TIM3
,
TIM_IT_Upd©e
è=ð
SET
)

99 
	`TIM_CË¬ITP’dšgB™
(
TIM3
,
TIM_IT_Upd©e
);

101 
	}
}

	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Hardware/Encoder.h

1 #iâdeà
__ENCODER_H


2 
	#__ENCODER_H


	)

4 
Encod”_TIM3_In™
();

5 
Encod”_TIM4_In™
();

6 
R—d_S³ed
(
TIMx
);

	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Hardware/Exti.c

1 
	~"¡m32f10x.h
"

8 
	$MPU6050_EXTI_In™
()

10 
	`RCC_APB2P”hClockCmd
(
RCC_APB2P”h_AFIO
,
ENABLE
);

11 
	`RCC_APB2P”hClockCmd
(
RCC_APB2P”h_GPIOB
, 
ENABLE
);

13 
GPIO_In™Ty³Def
 
GPIO_In™SŒuùu»
;

14 
GPIO_In™SŒuùu»
.
GPIO_Pš
 = 
GPIO_Pš_5
;

15 
GPIO_In™SŒuùu»
.
GPIO_Mode
 = 
GPIO_Mode_IPU
;

16 
	`GPIO_In™
(
GPIOB
, &
GPIO_In™SŒuùu»
);

17 
	`GPIO_EXTILšeCÚfig
(
GPIO_PÜtSourûGPIOB
,
GPIO_PšSourû5
);

19 
EXTI_In™Ty³Def
 
EXTI_In™SŒuùu»
;

20 
EXTI_In™SŒuùu»
.
EXTI_Lše
=
EXTI_Lše5
;

21 
EXTI_In™SŒuùu»
.
EXTI_Mode
 = 
EXTI_Mode_IÁ”ru±
;

22 
EXTI_In™SŒuùu»
.
EXTI_Trigg”
 = 
EXTI_Trigg”_F®lšg
;

23 
EXTI_In™SŒuùu»
.
EXTI_LšeCmd
 = 
ENABLE
;

24 
	`EXTI_In™
(&
EXTI_In™SŒuùu»
);

26 
NVIC_In™Ty³Def
 
NVIC_In™SŒuùu»
;

27 
NVIC_In™SŒuùu»
.
NVIC_IRQChªÃl
 = 
EXTI9_5_IRQn
;

28 
NVIC_In™SŒuùu»
.
NVIC_IRQChªÃlP»em±iÚPriÜ™y
 = 0;

29 
NVIC_In™SŒuùu»
.
NVIC_IRQChªÃlSubPriÜ™y
 = 0;

30 
NVIC_In™SŒuùu»
.
NVIC_IRQChªÃlCmd
 = 
ENABLE
;

31 
	`NVIC_In™
(&
NVIC_In™SŒuùu»
);

32 
	}
}

	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Hardware/Exti.h

1 #iâdeà
__EXTI_H


2 
	#__EXTI_H


	)

4 
MPU6050_EXTI_In™
();

	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Hardware/Motor.c

1 
	~"¡m32f10x.h
"

2 
	~"PWM.h
"

5 
	$MÙÜ_In™
()

7 
	`RCC_APB2P”hClockCmd
(
RCC_APB2P”h_GPIOB
,
ENABLE
);

9 
GPIO_In™Ty³Def
 
GPIO_In™SŒuùu»
;

10 
GPIO_In™SŒuùu»
.
GPIO_Mode
 = 
GPIO_Mode_Out_PP
;

11 
GPIO_In™SŒuùu»
.
GPIO_Pš
 = 
GPIO_Pš_12
 | 
GPIO_Pš_13
 | 
GPIO_Pš_14
 | 
GPIO_Pš_15
;

12 
GPIO_In™SŒuùu»
.
GPIO_S³ed
 = 
GPIO_S³ed_50MHz
;

13 
	`GPIO_In™
(
GPIOB
,&
GPIO_In™SŒuùu»
);

15 
	`PWM_In™
();

16 
	}
}

19 
	$Lßd
(
št16_t
 
mÙo1
,št16_ˆ
mÙo2
)

21 if(
mÙo1
 >= 0)

23 
	`GPIO_S‘B™s
(
GPIOB
,
GPIO_Pš_14
);

24 
	`GPIO_Re£tB™s
(
GPIOB
,
GPIO_Pš_15
);

25 
	`TIM_S‘Com·»1
(
TIM1
,
mÙo1
);

29 
	`GPIO_Re£tB™s
(
GPIOB
,
GPIO_Pš_14
);

30 
	`GPIO_S‘B™s
(
GPIOB
,
GPIO_Pš_15
);

31 
	`TIM_S‘Com·»1
(
TIM1
,-
mÙo1
);

34 if(
mÙo2
 >= 0)

36 
	`GPIO_S‘B™s
(
GPIOB
,
GPIO_Pš_13
);

37 
	`GPIO_Re£tB™s
(
GPIOB
,
GPIO_Pš_12
);

38 
	`TIM_S‘Com·»4
(
TIM1
,
mÙo2
);

42 
	`GPIO_Re£tB™s
(
GPIOB
,
GPIO_Pš_13
);

43 
	`GPIO_S‘B™s
(
GPIOB
,
GPIO_Pš_12
);

44 
	`TIM_S‘Com·»4
(
TIM1
,-
mÙo2
);

47 
	}
}

50 
PWM_MAX
,
PWM_MIN
;

51 
	$Lim™
(*
mÙoA
,*
mÙoB
)

53 if(*
mÙoA
>
PWM_MAX
)*motoA=PWM_MAX;

54 if(*
mÙoA
<
PWM_MIN
)*motoA=PWM_MIN;

56 if(*
mÙoB
>
PWM_MAX
)*motoB=PWM_MAX;

57 if(*
mÙoB
<
PWM_MIN
)*motoB=PWM_MIN;

58 
	}
}

	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Hardware/Motor.h

1 #iâdeà
__MOTOR_H


2 
	#__MOTOR_H


	)

4 
MÙÜ_In™
();

6 
Lßd
(
št16_t
 
mÙo1
,št16_ˆ
mÙo2
);

7 
Lim™
(*
mÙoA
,*
mÙoB
);

8 
MÙÜ_S‘S³ed
(
št16_t
 
S³ed
);

	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Hardware/OLED.c

1 
	~"¡m32f10x.h
"

2 
	~"OLED_FÚt.h
"

5 
	#OLED_W_SCL
(
x
è
	`GPIO_Wr™eB™
(
GPIOB
, 
GPIO_Pš_8
, (
B™AùiÚ
)(x))

	)

6 
	#OLED_W_SDA
(
x
è
	`GPIO_Wr™eB™
(
GPIOB
, 
GPIO_Pš_9
, (
B™AùiÚ
)(x))

	)

9 
	$OLED_I2C_In™
()

11 
	`RCC_APB2P”hClockCmd
(
RCC_APB2P”h_GPIOB
, 
ENABLE
);

13 
GPIO_In™Ty³Def
 
GPIO_In™SŒuùu»
;

15 
GPIO_In™SŒuùu»
.
GPIO_Mode
 = 
GPIO_Mode_Out_OD
;

16 
GPIO_In™SŒuùu»
.
GPIO_S³ed
 = 
GPIO_S³ed_50MHz
;

17 
GPIO_In™SŒuùu»
.
GPIO_Pš
 = 
GPIO_Pš_8
;

18 
	`GPIO_In™
(
GPIOB
, &
GPIO_In™SŒuùu»
);

19 
GPIO_In™SŒuùu»
.
GPIO_Pš
 = 
GPIO_Pš_9
;

20 
	`GPIO_In™
(
GPIOB
, &
GPIO_In™SŒuùu»
);

22 
	`OLED_W_SCL
(1);

23 
	`OLED_W_SDA
(1);

24 
	}
}

31 
	$OLED_I2C_S¹
()

33 
	`OLED_W_SDA
(1);

34 
	`OLED_W_SCL
(1);

35 
	`OLED_W_SDA
(0);

36 
	`OLED_W_SCL
(0);

37 
	}
}

44 
	$OLED_I2C_StÝ
()

46 
	`OLED_W_SDA
(0);

47 
	`OLED_W_SCL
(1);

48 
	`OLED_W_SDA
(1);

49 
	}
}

56 
	$OLED_I2C_S’dBy‹
(
ušt8_t
 
By‹
)

58 
ušt8_t
 
i
;

59 
i
 = 0; i < 8; i++)

61 
	`OLED_W_SDA
(
By‹
 & (0x80 >> 
i
));

62 
	`OLED_W_SCL
(1);

63 
	`OLED_W_SCL
(0);

65 
	`OLED_W_SCL
(1);

66 
	`OLED_W_SCL
(0);

67 
	}
}

74 
	$OLED_Wr™eCommªd
(
ušt8_t
 
Commªd
)

76 
	`OLED_I2C_S¹
();

77 
	`OLED_I2C_S’dBy‹
(0x78);

78 
	`OLED_I2C_S’dBy‹
(0x00);

79 
	`OLED_I2C_S’dBy‹
(
Commªd
);

80 
	`OLED_I2C_StÝ
();

81 
	}
}

88 
	$OLED_Wr™eD©a
(
ušt8_t
 
D©a
)

90 
	`OLED_I2C_S¹
();

91 
	`OLED_I2C_S’dBy‹
(0x78);

92 
	`OLED_I2C_S’dBy‹
(0x40);

93 
	`OLED_I2C_S’dBy‹
(
D©a
);

94 
	`OLED_I2C_StÝ
();

95 
	}
}

103 
	$OLED_S‘CursÜ
(
ušt8_t
 
Y
, ušt8_ˆ
X
)

105 
	`OLED_Wr™eCommªd
(0xB0 | 
Y
);

106 
	`OLED_Wr™eCommªd
(0x10 | ((
X
 & 0xF0) >> 4));

107 
	`OLED_Wr™eCommªd
(0x00 | (
X
 & 0x0F));

108 
	}
}

115 
	$OLED_CË¬
()

117 
ušt8_t
 
i
, 
j
;

118 
j
 = 0; j < 8; j++)

120 
	`OLED_S‘CursÜ
(
j
, 0);

121 
i
 = 0; i < 128; i++)

123 
	`OLED_Wr™eD©a
(0x00);

126 
	}
}

135 
	$OLED_ShowCh¬
(
ušt8_t
 
Lše
, ušt8_ˆ
CÞumn
, 
Ch¬
)

137 
ušt8_t
 
i
;

138 
	`OLED_S‘CursÜ
((
Lše
 - 1è* 2, (
CÞumn
 - 1) * 8);

139 
i
 = 0; i < 8; i++)

141 
	`OLED_Wr™eD©a
(
OLED_F8x16
[
Ch¬
 - ' '][
i
]);

143 
	`OLED_S‘CursÜ
((
Lše
 - 1è* 2 + 1, (
CÞumn
 - 1) * 8);

144 
i
 = 0; i < 8; i++)

146 
	`OLED_Wr™eD©a
(
OLED_F8x16
[
Ch¬
 - ' '][
i
 + 8]);

148 
	}
}

157 
	$OLED_ShowSŒšg
(
ušt8_t
 
Lše
, ušt8_ˆ
CÞumn
, *
SŒšg
)

159 
ušt8_t
 
i
;

160 
i
 = 0; 
SŒšg
[i] != '\0'; i++)

162 
	`OLED_ShowCh¬
(
Lše
, 
CÞumn
 + 
i
, 
SŒšg
[i]);

164 
	}
}

170 
ušt32_t
 
	$OLED_Pow
(
ušt32_t
 
X
, ušt32_ˆ
Y
)

172 
ušt32_t
 
ResuÉ
 = 1;

173 
Y
--)

175 
ResuÉ
 *ð
X
;

177  
ResuÉ
;

178 
	}
}

188 
	$OLED_ShowNum
(
ušt8_t
 
Lše
, ušt8_ˆ
CÞumn
, 
ušt32_t
 
Numb”
, ušt8_ˆ
L’gth
)

190 
ušt8_t
 
i
;

191 
i
 = 0; i < 
L’gth
; i++)

193 
	`OLED_ShowCh¬
(
Lše
, 
CÞumn
 + 
i
, 
Numb”
 / 
	`OLED_Pow
(10, 
L’gth
 - i - 1) % 10 + '0');

195 
	}
}

205 
	$OLED_ShowSigÃdNum
(
ušt8_t
 
Lše
, ušt8_ˆ
CÞumn
, 
št32_t
 
Numb”
, ušt8_ˆ
L’gth
)

207 
ušt8_t
 
i
;

208 
ušt32_t
 
Numb”1
;

209 ià(
Numb”
 >= 0)

211 
	`OLED_ShowCh¬
(
Lše
, 
CÞumn
, '+');

212 
Numb”1
 = 
Numb”
;

216 
	`OLED_ShowCh¬
(
Lše
, 
CÞumn
, '-');

217 
Numb”1
 = -
Numb”
;

219 
i
 = 0; i < 
L’gth
; i++)

221 
	`OLED_ShowCh¬
(
Lše
, 
CÞumn
 + 
i
 + 1, 
Numb”1
 / 
	`OLED_Pow
(10, 
L’gth
 - i - 1) % 10 + '0');

223 
	}
}

233 
	$OLED_ShowHexNum
(
ušt8_t
 
Lše
, ušt8_ˆ
CÞumn
, 
ušt32_t
 
Numb”
, ušt8_ˆ
L’gth
)

235 
ušt8_t
 
i
, 
SšgËNumb”
;

236 
i
 = 0; i < 
L’gth
; i++)

238 
SšgËNumb”
 = 
Numb”
 / 
	`OLED_Pow
(16, 
L’gth
 - 
i
 - 1) % 16;

239 ià(
SšgËNumb”
 < 10)

241 
	`OLED_ShowCh¬
(
Lše
, 
CÞumn
 + 
i
, 
SšgËNumb”
 + '0');

245 
	`OLED_ShowCh¬
(
Lše
, 
CÞumn
 + 
i
, 
SšgËNumb”
 - 10 + 'A');

248 
	}
}

258 
	$OLED_ShowBšNum
(
ušt8_t
 
Lše
, ušt8_ˆ
CÞumn
, 
ušt32_t
 
Numb”
, ušt8_ˆ
L’gth
)

260 
ušt8_t
 
i
;

261 
i
 = 0; i < 
L’gth
; i++)

263 
	`OLED_ShowCh¬
(
Lše
, 
CÞumn
 + 
i
, 
Numb”
 / 
	`OLED_Pow
(2, 
L’gth
 - i - 1) % 2 + '0');

265 
	}
}

272 
	$OLED_In™
()

274 
ušt32_t
 
i
, 
j
;

276 
i
 = 0; i < 1000; i++)

278 
j
 = 0; j < 1000; j++);

281 
	`OLED_I2C_In™
();

283 
	`OLED_Wr™eCommªd
(0xAE);

285 
	`OLED_Wr™eCommªd
(0xD5);

286 
	`OLED_Wr™eCommªd
(0x80);

288 
	`OLED_Wr™eCommªd
(0xA8);

289 
	`OLED_Wr™eCommªd
(0x3F);

291 
	`OLED_Wr™eCommªd
(0xD3);

292 
	`OLED_Wr™eCommªd
(0x00);

294 
	`OLED_Wr™eCommªd
(0x40);

296 
	`OLED_Wr™eCommªd
(0xA1);

298 
	`OLED_Wr™eCommªd
(0xC8);

300 
	`OLED_Wr™eCommªd
(0xDA);

301 
	`OLED_Wr™eCommªd
(0x12);

303 
	`OLED_Wr™eCommªd
(0x81);

304 
	`OLED_Wr™eCommªd
(0xCF);

306 
	`OLED_Wr™eCommªd
(0xD9);

307 
	`OLED_Wr™eCommªd
(0xF1);

309 
	`OLED_Wr™eCommªd
(0xDB);

310 
	`OLED_Wr™eCommªd
(0x30);

312 
	`OLED_Wr™eCommªd
(0xA4);

314 
	`OLED_Wr™eCommªd
(0xA6);

316 
	`OLED_Wr™eCommªd
(0x8D);

317 
	`OLED_Wr™eCommªd
(0x14);

319 
	`OLED_Wr™eCommªd
(0xAF);

321 
	`OLED_CË¬
();

322 
	}
}

	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Hardware/OLED.h

1 #iâdeà
__OLED_H


2 
	#__OLED_H


	)

4 
OLED_In™
();

5 
OLED_CË¬
();

6 
OLED_ShowCh¬
(
ušt8_t
 
Lše
, ušt8_ˆ
CÞumn
, 
Ch¬
);

7 
OLED_ShowSŒšg
(
ušt8_t
 
Lše
, ušt8_ˆ
CÞumn
, *
SŒšg
);

8 
OLED_ShowNum
(
ušt8_t
 
Lše
, ušt8_ˆ
CÞumn
, 
ušt32_t
 
Numb”
, ušt8_ˆ
L’gth
);

9 
OLED_ShowSigÃdNum
(
ušt8_t
 
Lše
, ušt8_ˆ
CÞumn
, 
št32_t
 
Numb”
, ušt8_ˆ
L’gth
);

10 
OLED_ShowHexNum
(
ušt8_t
 
Lše
, ušt8_ˆ
CÞumn
, 
ušt32_t
 
Numb”
, ušt8_ˆ
L’gth
);

11 
OLED_ShowBšNum
(
ušt8_t
 
Lše
, ušt8_ˆ
CÞumn
, 
ušt32_t
 
Numb”
, ušt8_ˆ
L’gth
);

	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Hardware/OLED_Font.h

1 #iâdeà
__OLED_FONT_H


2 
	#__OLED_FONT_H


	)

5 cÚ¡ 
ušt8_t
 
	gOLED_F8x16
[][16]=

	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Hardware/PWM.c

1 
	~"¡m32f10x.h
"

3 
	$PWM_In™
()

5 
	`RCC_APB2P”hClockCmd
(
RCC_APB2P”h_TIM1
,
ENABLE
);

6 
	`RCC_APB2P”hClockCmd
(
RCC_APB2P”h_GPIOA
 | 
RCC_APB2P”h_AFIO
,
ENABLE
);

8 
GPIO_In™Ty³Def
 
GPIO_In™SŒuùu»
;

9 
GPIO_In™SŒuùu»
.
GPIO_Mode
 = 
GPIO_Mode_AF_PP
;

10 
GPIO_In™SŒuùu»
.
GPIO_Pš
 = 
GPIO_Pš_11
 | 
GPIO_Pš_8
;

11 
GPIO_In™SŒuùu»
.
GPIO_S³ed
 = 
GPIO_S³ed_50MHz
;

12 
	`GPIO_In™
(
GPIOA
,&
GPIO_In™SŒuùu»
);

14 
	`TIM_IÁ”ÇlClockCÚfig
(
TIM1
);

16 
TIM_TimeBa£In™Ty³Def
 
TIM_TimeBa£In™SŒuùu»
;

17 
TIM_TimeBa£In™SŒuùu»
.
TIM_ClockDivisiÚ
 = 
TIM_CKD_DIV1
;

18 
TIM_TimeBa£In™SŒuùu»
.
TIM_CouÁ”Mode
 = 
TIM_CouÁ”Mode_Up
;

19 
TIM_TimeBa£In™SŒuùu»
.
TIM_P”iod
 = 7200- 1;

20 
TIM_TimeBa£In™SŒuùu»
.
TIM_P»sÿËr
 = 1 - 1;

21 
TIM_TimeBa£In™SŒuùu»
.
TIM_R•‘™iÚCouÁ”
 = 0;

22 
	`TIM_TimeBa£In™
(
TIM1
,&
TIM_TimeBa£In™SŒuùu»
);

24 
TIM_OCIn™Ty³Def
 
TIM_OCIn™SŒuùu»
;

25 
	`TIM_OCSŒuùIn™
(&
TIM_OCIn™SŒuùu»
);

26 
TIM_OCIn™SŒuùu»
.
TIM_OCMode
 = 
TIM_OCMode_PWM1
;

27 
TIM_OCIn™SŒuùu»
.
TIM_OCPÞ¬™y
 = 
TIM_OCPÞ¬™y_High
;

28 
TIM_OCIn™SŒuùu»
.
TIM_OuutS‹
 = 
TIM_OuutS‹_EÇbË
;

29 
TIM_OCIn™SŒuùu»
.
TIM_Pul£
 = 0;

31 
	`TIM_OC1In™
(
TIM1
,&
TIM_OCIn™SŒuùu»
);

32 
	`TIM_OC4In™
(
TIM1
,&
TIM_OCIn™SŒuùu»
);

37 
	`TIM_OC1P»lßdCÚfig
(
TIM1
, 
TIM_OCP»lßd_EÇbË
);

38 
	`TIM_OC4P»lßdCÚfig
(
TIM1
, 
TIM_OCP»lßd_EÇbË
);

40 
	`TIM_Cmd
(
TIM1
,
ENABLE
);

42 
	`TIM_CŒlPWMOuuts
(
TIM1
,
ENABLE
);

44 
	}
}

	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Hardware/PWM.h

1 #iâdeà
__PWM_H


2 
	#__PWM_H


	)

4 
PWM_In™
();

5 
PWM_S‘Com·»3
(
ušt16_t
 
Com·»
);

6 
PWM_S‘Com·»4
(
ušt16_t
 
Com·»
);

	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Hardware/SR04.c

1 
	~"¡m32f10x.h
"

2 
	~"D–ay.h
"

3 
	~"OLED.h
"

4 
	~"sys.h
"

6 
	$SR04_GPIO_In™
()

8 
	`RCC_APB2P”hClockCmd
(
RCC_APB2P”h_GPIOA
, 
ENABLE
);

9 
GPIO_In™Ty³Def
 
GPIO_In™SŒuùu»
;

11 
GPIO_In™SŒuùu»
.
GPIO_Mode
 = 
GPIO_Mode_Out_PP
;

12 
GPIO_In™SŒuùu»
.
GPIO_Pš
 = 
GPIO_Pš_0
;

13 
GPIO_In™SŒuùu»
.
GPIO_S³ed
 = 
GPIO_S³ed_50MHz
;

15 
	`GPIO_In™
(
GPIOA
, &
GPIO_In™SŒuùu»
);

17 
GPIO_In™SŒuùu»
.
GPIO_Mode
 = 
GPIO_Mode_IN_FLOATING
;

18 
GPIO_In™SŒuùu»
.
GPIO_Pš
 = 
GPIO_Pš_1
;

19 
GPIO_In™SŒuùu»
.
GPIO_S³ed
 = 
GPIO_S³ed_50MHz
;

21 
	`GPIO_In™
(
GPIOA
, &
GPIO_In™SŒuùu»
);

22 
	}
}

25 
	$SR04_TIM2_In™
()

27 
	`RCC_APB1P”hClockCmd
(
RCC_APB1P”h_TIM2
, 
ENABLE
);

28 
TIM_TimeBa£In™Ty³Def
 
TIM_TimeBa£In™SŒuùu»
;

30 
TIM_TimeBa£In™SŒuùu»
.
TIM_ClockDivisiÚ
 = 
TIM_CKD_DIV1
;

31 
TIM_TimeBa£In™SŒuùu»
.
TIM_CouÁ”Mode
 = 
TIM_CouÁ”Mode_Up
;

32 
TIM_TimeBa£In™SŒuùu»
.
TIM_P”iod
 = 5000 - 1;

33 
TIM_TimeBa£In™SŒuùu»
.
TIM_P»sÿËr
 = 72 - 1;

34 
TIM_TimeBa£In™SŒuùu»
.
TIM_R•‘™iÚCouÁ”
 = 0;

36 
	`TIM_TimeBa£In™
(
TIM2
, &
TIM_TimeBa£In™SŒuùu»
);

38 
	`TIM_CË¬FÏg
(
TIM2
, 
TIM_FLAG_Upd©e
);

39 
	`TIM_ITCÚfig
(
TIM2
, 
TIM_IT_Upd©e
,
ENABLE
);

41 
	`TIM_Cmd
(
TIM2
, 
DISABLE
);

42 
	}
}

44 
	$Di¡ªû_SR04
()

46 
ušt16_t
 
couÁ
 = 0;

47 
ušt16_t
 
Di¡ªû
 = 0;

49 
	`PAout
(0)=0;

50 
	`PAout
(0)=1;

51 
	`D–ay_us
(13);

52 
	`PAout
(0)=0;

54 
TIM2
->
CNT
 = 0;

56 
	`PAš
(1) == 0)

58 if(
TIM2
->
CNT
 >= 100)

62 
	`TIM_Cmd
(
TIM2
, 
ENABLE
);

64 
	`PAš
(1) == 1)

66 if(
TIM2
->
CNT
 >= 1500)

70 
	`TIM_Cmd
(
TIM2
, 
DISABLE
);

72 
couÁ
 = 
TIM2
->
CNT
;

79 
Di¡ªû
 = ()
couÁ
/58;

81  
Di¡ªû
;

82 
	}
}

	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Hardware/SR04.h

1 #iâdeà
__SR04_H


2 
	#__SR04_H


	)

4 
SR04_GPIO_In™
();

5 
SR04_TIM2_In™
();

6 
Di¡ªû_SR04
();

	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Hardware/TIME.c

	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Hardware/TIME.h

	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Hardware/Usart.c

1 
	~"sys.h
"

2 
	~"u§¹.h
"

5 #ià
SYSTEM_SUPPORT_OS


6 
	~"šþudes.h
"

38 #´agm¨
impÜt
(
__u£_no_£miho¡šg
)

40 
	s__FILE


42 
	mhªdË
;

46 
FILE
 
	g__¡dout
;

48 
	$_sys_ex™
(
x
)

50 
x
 = x;

51 
	}
}

53 
	$åutc
(
ch
, 
FILE
 *
f
)

55 (
USART1
->
SR
&0X40)==0);

56 
USART1
->
DR
 = (
u8
è
ch
;

57  
ch
;

58 
	}
}

79 #ià
EN_USART1_RX


82 
u8
 
	gUSART_RX_BUF
[
USART_REC_LEN
];

87 
u16
 
	gUSART_RX_STA
=0;

89 
	$u¬t_š™
(
u32
 
bound
)

92 
GPIO_In™Ty³Def
 
GPIO_In™SŒuùu»
;

93 
USART_In™Ty³Def
 
USART_In™SŒuùu»
;

94 
NVIC_In™Ty³Def
 
NVIC_In™SŒuùu»
;

96 
	`RCC_APB2P”hClockCmd
(
RCC_APB2P”h_USART1
|
RCC_APB2P”h_GPIOA
, 
ENABLE
);

99 
GPIO_In™SŒuùu»
.
GPIO_Pš
 = 
GPIO_Pš_9
;

100 
GPIO_In™SŒuùu»
.
GPIO_S³ed
 = 
GPIO_S³ed_50MHz
;

101 
GPIO_In™SŒuùu»
.
GPIO_Mode
 = 
GPIO_Mode_AF_PP
;

102 
	`GPIO_In™
(
GPIOA
, &
GPIO_In™SŒuùu»
);

105 
GPIO_In™SŒuùu»
.
GPIO_Pš
 = 
GPIO_Pš_10
;

106 
GPIO_In™SŒuùu»
.
GPIO_Mode
 = 
GPIO_Mode_IN_FLOATING
;

107 
	`GPIO_In™
(
GPIOA
, &
GPIO_In™SŒuùu»
);

110 
NVIC_In™SŒuùu»
.
NVIC_IRQChªÃl
 = 
USART1_IRQn
;

111 
NVIC_In™SŒuùu»
.
NVIC_IRQChªÃlP»em±iÚPriÜ™y
=3 ;

112 
NVIC_In™SŒuùu»
.
NVIC_IRQChªÃlSubPriÜ™y
 = 3;

113 
NVIC_In™SŒuùu»
.
NVIC_IRQChªÃlCmd
 = 
ENABLE
;

114 
	`NVIC_In™
(&
NVIC_In™SŒuùu»
);

118 
USART_In™SŒuùu»
.
USART_BaudR©e
 = 
bound
;

119 
USART_In™SŒuùu»
.
USART_WÜdL’gth
 = 
USART_WÜdL’gth_8b
;

120 
USART_In™SŒuùu»
.
USART_StÝB™s
 = 
USART_StÝB™s_1
;

121 
USART_In™SŒuùu»
.
USART_P¬™y
 = 
USART_P¬™y_No
;

122 
USART_In™SŒuùu»
.
USART_H¬dw¬eFlowCÚŒÞ
 = 
USART_H¬dw¬eFlowCÚŒÞ_NÚe
;

123 
USART_In™SŒuùu»
.
USART_Mode
 = 
USART_Mode_Rx
 | 
USART_Mode_Tx
;

125 
	`USART_In™
(
USART1
, &
USART_In™SŒuùu»
);

126 
	`USART_ITCÚfig
(
USART1
, 
USART_IT_RXNE
, 
ENABLE
);

127 
	`USART_Cmd
(
USART1
, 
ENABLE
);

129 
	}
}

131 
	$USART1_IRQHªdËr
()

133 
u8
 
Res
;

134 #ià
SYSTEM_SUPPORT_OS


135 
	`OSIÁEÁ”
();

137 if(
	`USART_G‘ITStus
(
USART1
, 
USART_IT_RXNE
è!ð
RESET
)

139 
Res
 =
	`USART_ReûiveD©a
(
USART1
);

140 
	`´štf
("%c",
Res
);

141 if((
USART_RX_STA
&0x8000)==0)

143 if(
USART_RX_STA
&0x4000)

145 if(
Res
!=0x0a)
USART_RX_STA
=0;

146 
USART_RX_STA
|=0x8000;

150 if(
Res
==0x0d)
USART_RX_STA
|=0x4000;

153 
USART_RX_BUF
[
USART_RX_STA
&0X3FFF]=
Res
 ;

154 
USART_RX_STA
++;

155 if(
USART_RX_STA
>(
USART_REC_LEN
-1))USART_RX_STA=0;

160 #ià
SYSTEM_SUPPORT_OS


161 
	`OSIÁEx™
();

163 
	}
}

	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Hardware/Usart.h

1 #iâdeà
__USART_H


2 
	#__USART_H


	)

3 
	~"¡dio.h
"

4 
	~"sys.h
"

29 
	#USART_REC_LEN
 200

30 
	#EN_USART1_RX
 1

31 

	)

32 
u8
 
USART_RX_BUF
[
USART_REC_LEN
];

33 
u16
 
USART_RX_STA
;

35 
u¬t_š™
(
u32
 
bound
);

	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Hardware/dmpKey.h

6 #iâdeà
DMPKEY_H__


7 
	#DMPKEY_H__


	)

9 
	#KEY_CFG_25
 (0)

	)

10 
	#KEY_CFG_24
 (
KEY_CFG_25
 + 1)

	)

11 
	#KEY_CFG_26
 (
KEY_CFG_24
 + 1)

	)

12 
	#KEY_CFG_27
 (
KEY_CFG_26
 + 1)

	)

13 
	#KEY_CFG_21
 (
KEY_CFG_27
 + 1)

	)

14 
	#KEY_CFG_20
 (
KEY_CFG_21
 + 1)

	)

15 
	#KEY_CFG_TAP4
 (
KEY_CFG_20
 + 1)

	)

16 
	#KEY_CFG_TAP5
 (
KEY_CFG_TAP4
 + 1)

	)

17 
	#KEY_CFG_TAP6
 (
KEY_CFG_TAP5
 + 1)

	)

18 
	#KEY_CFG_TAP7
 (
KEY_CFG_TAP6
 + 1)

	)

19 
	#KEY_CFG_TAP0
 (
KEY_CFG_TAP7
 + 1)

	)

20 
	#KEY_CFG_TAP1
 (
KEY_CFG_TAP0
 + 1)

	)

21 
	#KEY_CFG_TAP2
 (
KEY_CFG_TAP1
 + 1)

	)

22 
	#KEY_CFG_TAP3
 (
KEY_CFG_TAP2
 + 1)

	)

23 
	#KEY_CFG_TAP_QUANTIZE
 (
KEY_CFG_TAP3
 + 1)

	)

24 
	#KEY_CFG_TAP_JERK
 (
KEY_CFG_TAP_QUANTIZE
 + 1)

	)

25 
	#KEY_CFG_DR_INT
 (
KEY_CFG_TAP_JERK
 + 1)

	)

26 
	#KEY_CFG_AUTH
 (
KEY_CFG_DR_INT
 + 1)

	)

27 
	#KEY_CFG_TAP_SAVE_ACCB
 (
KEY_CFG_AUTH
 + 1)

	)

28 
	#KEY_CFG_TAP_CLEAR_STICKY
 (
KEY_CFG_TAP_SAVE_ACCB
 + 1)

	)

29 
	#KEY_CFG_FIFO_ON_EVENT
 (
KEY_CFG_TAP_CLEAR_STICKY
 + 1)

	)

30 
	#KEY_FCFG_ACCEL_INPUT
 (
KEY_CFG_FIFO_ON_EVENT
 + 1)

	)

31 
	#KEY_FCFG_ACCEL_INIT
 (
KEY_FCFG_ACCEL_INPUT
 + 1)

	)

32 
	#KEY_CFG_23
 (
KEY_FCFG_ACCEL_INIT
 + 1)

	)

33 
	#KEY_FCFG_1
 (
KEY_CFG_23
 + 1)

	)

34 
	#KEY_FCFG_3
 (
KEY_FCFG_1
 + 1)

	)

35 
	#KEY_FCFG_2
 (
KEY_FCFG_3
 + 1)

	)

36 
	#KEY_CFG_3D
 (
KEY_FCFG_2
 + 1)

	)

37 
	#KEY_CFG_3B
 (
KEY_CFG_3D
 + 1)

	)

38 
	#KEY_CFG_3C
 (
KEY_CFG_3B
 + 1)

	)

39 
	#KEY_FCFG_5
 (
KEY_CFG_3C
 + 1)

	)

40 
	#KEY_FCFG_4
 (
KEY_FCFG_5
 + 1)

	)

41 
	#KEY_FCFG_7
 (
KEY_FCFG_4
 + 1)

	)

42 
	#KEY_FCFG_FSCALE
 (
KEY_FCFG_7
 + 1)

	)

43 
	#KEY_FCFG_AZ
 (
KEY_FCFG_FSCALE
 + 1)

	)

44 
	#KEY_FCFG_6
 (
KEY_FCFG_AZ
 + 1)

	)

45 
	#KEY_FCFG_LSB4
 (
KEY_FCFG_6
 + 1)

	)

46 
	#KEY_CFG_12
 (
KEY_FCFG_LSB4
 + 1)

	)

47 
	#KEY_CFG_14
 (
KEY_CFG_12
 + 1)

	)

48 
	#KEY_CFG_15
 (
KEY_CFG_14
 + 1)

	)

49 
	#KEY_CFG_16
 (
KEY_CFG_15
 + 1)

	)

50 
	#KEY_CFG_18
 (
KEY_CFG_16
 + 1)

	)

51 
	#KEY_CFG_6
 (
KEY_CFG_18
 + 1)

	)

52 
	#KEY_CFG_7
 (
KEY_CFG_6
 + 1)

	)

53 
	#KEY_CFG_4
 (
KEY_CFG_7
 + 1)

	)

54 
	#KEY_CFG_5
 (
KEY_CFG_4
 + 1)

	)

55 
	#KEY_CFG_2
 (
KEY_CFG_5
 + 1)

	)

56 
	#KEY_CFG_3
 (
KEY_CFG_2
 + 1)

	)

57 
	#KEY_CFG_1
 (
KEY_CFG_3
 + 1)

	)

58 
	#KEY_CFG_EXTERNAL
 (
KEY_CFG_1
 + 1)

	)

59 
	#KEY_CFG_8
 (
KEY_CFG_EXTERNAL
 + 1)

	)

60 
	#KEY_CFG_9
 (
KEY_CFG_8
 + 1)

	)

61 
	#KEY_CFG_ORIENT_3
 (
KEY_CFG_9
 + 1)

	)

62 
	#KEY_CFG_ORIENT_2
 (
KEY_CFG_ORIENT_3
 + 1)

	)

63 
	#KEY_CFG_ORIENT_1
 (
KEY_CFG_ORIENT_2
 + 1)

	)

64 
	#KEY_CFG_GYRO_SOURCE
 (
KEY_CFG_ORIENT_1
 + 1)

	)

65 
	#KEY_CFG_ORIENT_IRQ_1
 (
KEY_CFG_GYRO_SOURCE
 + 1)

	)

66 
	#KEY_CFG_ORIENT_IRQ_2
 (
KEY_CFG_ORIENT_IRQ_1
 + 1)

	)

67 
	#KEY_CFG_ORIENT_IRQ_3
 (
KEY_CFG_ORIENT_IRQ_2
 + 1)

	)

68 
	#KEY_FCFG_MAG_VAL
 (
KEY_CFG_ORIENT_IRQ_3
 + 1)

	)

69 
	#KEY_FCFG_MAG_MOV
 (
KEY_FCFG_MAG_VAL
 + 1)

	)

70 
	#KEY_CFG_LP_QUAT
 (
KEY_FCFG_MAG_MOV
 + 1)

	)

73 
	#KEY_CFG_ACCEL_FILTER
 (
KEY_CFG_LP_QUAT
 + 1)

	)

74 
	#KEY_CFG_MOTION_BIAS
 (
KEY_CFG_ACCEL_FILTER
 + 1)

	)

75 
	#KEY_TEMPLABEL
 (
KEY_CFG_MOTION_BIAS
 + 1)

	)

77 
	#KEY_D_0_22
 (
KEY_TEMPLABEL
 + 1)

	)

78 
	#KEY_D_0_24
 (
KEY_D_0_22
 + 1)

	)

79 
	#KEY_D_0_36
 (
KEY_D_0_24
 + 1)

	)

80 
	#KEY_D_0_52
 (
KEY_D_0_36
 + 1)

	)

81 
	#KEY_D_0_96
 (
KEY_D_0_52
 + 1)

	)

82 
	#KEY_D_0_104
 (
KEY_D_0_96
 + 1)

	)

83 
	#KEY_D_0_108
 (
KEY_D_0_104
 + 1)

	)

84 
	#KEY_D_0_163
 (
KEY_D_0_108
 + 1)

	)

85 
	#KEY_D_0_188
 (
KEY_D_0_163
 + 1)

	)

86 
	#KEY_D_0_192
 (
KEY_D_0_188
 + 1)

	)

87 
	#KEY_D_0_224
 (
KEY_D_0_192
 + 1)

	)

88 
	#KEY_D_0_228
 (
KEY_D_0_224
 + 1)

	)

89 
	#KEY_D_0_232
 (
KEY_D_0_228
 + 1)

	)

90 
	#KEY_D_0_236
 (
KEY_D_0_232
 + 1)

	)

92 
	#KEY_DMP_PREVPTAT
 (
KEY_D_0_236
 + 1)

	)

93 
	#KEY_D_1_2
 (
KEY_DMP_PREVPTAT
 + 1)

	)

94 
	#KEY_D_1_4
 (
KEY_D_1_2
 + 1)

	)

95 
	#KEY_D_1_8
 (
KEY_D_1_4
 + 1)

	)

96 
	#KEY_D_1_10
 (
KEY_D_1_8
 + 1)

	)

97 
	#KEY_D_1_24
 (
KEY_D_1_10
 + 1)

	)

98 
	#KEY_D_1_28
 (
KEY_D_1_24
 + 1)

	)

99 
	#KEY_D_1_36
 (
KEY_D_1_28
 + 1)

	)

100 
	#KEY_D_1_40
 (
KEY_D_1_36
 + 1)

	)

101 
	#KEY_D_1_44
 (
KEY_D_1_40
 + 1)

	)

102 
	#KEY_D_1_72
 (
KEY_D_1_44
 + 1)

	)

103 
	#KEY_D_1_74
 (
KEY_D_1_72
 + 1)

	)

104 
	#KEY_D_1_79
 (
KEY_D_1_74
 + 1)

	)

105 
	#KEY_D_1_88
 (
KEY_D_1_79
 + 1)

	)

106 
	#KEY_D_1_90
 (
KEY_D_1_88
 + 1)

	)

107 
	#KEY_D_1_92
 (
KEY_D_1_90
 + 1)

	)

108 
	#KEY_D_1_96
 (
KEY_D_1_92
 + 1)

	)

109 
	#KEY_D_1_98
 (
KEY_D_1_96
 + 1)

	)

110 
	#KEY_D_1_100
 (
KEY_D_1_98
 + 1)

	)

111 
	#KEY_D_1_106
 (
KEY_D_1_100
 + 1)

	)

112 
	#KEY_D_1_108
 (
KEY_D_1_106
 + 1)

	)

113 
	#KEY_D_1_112
 (
KEY_D_1_108
 + 1)

	)

114 
	#KEY_D_1_128
 (
KEY_D_1_112
 + 1)

	)

115 
	#KEY_D_1_152
 (
KEY_D_1_128
 + 1)

	)

116 
	#KEY_D_1_160
 (
KEY_D_1_152
 + 1)

	)

117 
	#KEY_D_1_168
 (
KEY_D_1_160
 + 1)

	)

118 
	#KEY_D_1_175
 (
KEY_D_1_168
 + 1)

	)

119 
	#KEY_D_1_176
 (
KEY_D_1_175
 + 1)

	)

120 
	#KEY_D_1_178
 (
KEY_D_1_176
 + 1)

	)

121 
	#KEY_D_1_179
 (
KEY_D_1_178
 + 1)

	)

122 
	#KEY_D_1_218
 (
KEY_D_1_179
 + 1)

	)

123 
	#KEY_D_1_232
 (
KEY_D_1_218
 + 1)

	)

124 
	#KEY_D_1_236
 (
KEY_D_1_232
 + 1)

	)

125 
	#KEY_D_1_240
 (
KEY_D_1_236
 + 1)

	)

126 
	#KEY_D_1_244
 (
KEY_D_1_240
 + 1)

	)

127 
	#KEY_D_1_250
 (
KEY_D_1_244
 + 1)

	)

128 
	#KEY_D_1_252
 (
KEY_D_1_250
 + 1)

	)

129 
	#KEY_D_2_12
 (
KEY_D_1_252
 + 1)

	)

130 
	#KEY_D_2_96
 (
KEY_D_2_12
 + 1)

	)

131 
	#KEY_D_2_108
 (
KEY_D_2_96
 + 1)

	)

132 
	#KEY_D_2_208
 (
KEY_D_2_108
 + 1)

	)

133 
	#KEY_FLICK_MSG
 (
KEY_D_2_208
 + 1)

	)

134 
	#KEY_FLICK_COUNTER
 (
KEY_FLICK_MSG
 + 1)

	)

135 
	#KEY_FLICK_LOWER
 (
KEY_FLICK_COUNTER
 + 1)

	)

136 
	#KEY_CFG_FLICK_IN
 (
KEY_FLICK_LOWER
 + 1)

	)

137 
	#KEY_FLICK_UPPER
 (
KEY_CFG_FLICK_IN
 + 1)

	)

138 
	#KEY_CGNOTICE_INTR
 (
KEY_FLICK_UPPER
 + 1)

	)

139 
	#KEY_D_2_224
 (
KEY_CGNOTICE_INTR
 + 1)

	)

140 
	#KEY_D_2_244
 (
KEY_D_2_224
 + 1)

	)

141 
	#KEY_D_2_248
 (
KEY_D_2_244
 + 1)

	)

142 
	#KEY_D_2_252
 (
KEY_D_2_248
 + 1)

	)

144 
	#KEY_D_GYRO_BIAS_X
 (
KEY_D_2_252
 + 1)

	)

145 
	#KEY_D_GYRO_BIAS_Y
 (
KEY_D_GYRO_BIAS_X
 + 1)

	)

146 
	#KEY_D_GYRO_BIAS_Z
 (
KEY_D_GYRO_BIAS_Y
 + 1)

	)

147 
	#KEY_D_ACC_BIAS_X
 (
KEY_D_GYRO_BIAS_Z
 + 1)

	)

148 
	#KEY_D_ACC_BIAS_Y
 (
KEY_D_ACC_BIAS_X
 + 1)

	)

149 
	#KEY_D_ACC_BIAS_Z
 (
KEY_D_ACC_BIAS_Y
 + 1)

	)

150 
	#KEY_D_GYRO_ENABLE
 (
KEY_D_ACC_BIAS_Z
 + 1)

	)

151 
	#KEY_D_ACCEL_ENABLE
 (
KEY_D_GYRO_ENABLE
 + 1)

	)

152 
	#KEY_D_QUAT_ENABLE
 (
KEY_D_ACCEL_ENABLE
 +1)

	)

153 
	#KEY_D_OUTPUT_ENABLE
 (
KEY_D_QUAT_ENABLE
 + 1)

	)

154 
	#KEY_D_CR_TIME_G
 (
KEY_D_OUTPUT_ENABLE
 + 1)

	)

155 
	#KEY_D_CR_TIME_A
 (
KEY_D_CR_TIME_G
 + 1)

	)

156 
	#KEY_D_CR_TIME_Q
 (
KEY_D_CR_TIME_A
 + 1)

	)

157 
	#KEY_D_CS_TAX
 (
KEY_D_CR_TIME_Q
 + 1)

	)

158 
	#KEY_D_CS_TAY
 (
KEY_D_CS_TAX
 + 1)

	)

159 
	#KEY_D_CS_TAZ
 (
KEY_D_CS_TAY
 + 1)

	)

160 
	#KEY_D_CS_TGX
 (
KEY_D_CS_TAZ
 + 1)

	)

161 
	#KEY_D_CS_TGY
 (
KEY_D_CS_TGX
 + 1)

	)

162 
	#KEY_D_CS_TGZ
 (
KEY_D_CS_TGY
 + 1)

	)

163 
	#KEY_D_CS_TQ0
 (
KEY_D_CS_TGZ
 + 1)

	)

164 
	#KEY_D_CS_TQ1
 (
KEY_D_CS_TQ0
 + 1)

	)

165 
	#KEY_D_CS_TQ2
 (
KEY_D_CS_TQ1
 + 1)

	)

166 
	#KEY_D_CS_TQ3
 (
KEY_D_CS_TQ2
 + 1)

	)

169 
	#KEY_CPASS_BIAS_X
 (
KEY_D_CS_TQ3
 + 1)

	)

170 
	#KEY_CPASS_BIAS_Y
 (
KEY_CPASS_BIAS_X
 + 1)

	)

171 
	#KEY_CPASS_BIAS_Z
 (
KEY_CPASS_BIAS_Y
 + 1)

	)

172 
	#KEY_CPASS_MTX_00
 (
KEY_CPASS_BIAS_Z
 + 1)

	)

173 
	#KEY_CPASS_MTX_01
 (
KEY_CPASS_MTX_00
 + 1)

	)

174 
	#KEY_CPASS_MTX_02
 (
KEY_CPASS_MTX_01
 + 1)

	)

175 
	#KEY_CPASS_MTX_10
 (
KEY_CPASS_MTX_02
 + 1)

	)

176 
	#KEY_CPASS_MTX_11
 (
KEY_CPASS_MTX_10
 + 1)

	)

177 
	#KEY_CPASS_MTX_12
 (
KEY_CPASS_MTX_11
 + 1)

	)

178 
	#KEY_CPASS_MTX_20
 (
KEY_CPASS_MTX_12
 + 1)

	)

179 
	#KEY_CPASS_MTX_21
 (
KEY_CPASS_MTX_20
 + 1)

	)

180 
	#KEY_CPASS_MTX_22
 (
KEY_CPASS_MTX_21
 + 1)

	)

183 
	#KEY_DMP_TAPW_MIN
 (
KEY_CPASS_MTX_22
 + 1)

	)

184 
	#KEY_DMP_TAP_THR_X
 (
KEY_DMP_TAPW_MIN
 + 1)

	)

185 
	#KEY_DMP_TAP_THR_Y
 (
KEY_DMP_TAP_THR_X
 + 1)

	)

186 
	#KEY_DMP_TAP_THR_Z
 (
KEY_DMP_TAP_THR_Y
 + 1)

	)

187 
	#KEY_DMP_SH_TH_Y
 (
KEY_DMP_TAP_THR_Z
 + 1)

	)

188 
	#KEY_DMP_SH_TH_X
 (
KEY_DMP_SH_TH_Y
 + 1)

	)

189 
	#KEY_DMP_SH_TH_Z
 (
KEY_DMP_SH_TH_X
 + 1)

	)

190 
	#KEY_DMP_ORIENT
 (
KEY_DMP_SH_TH_Z
 + 1)

	)

191 
	#KEY_D_ACT0
 (
KEY_DMP_ORIENT
 + 1)

	)

192 
	#KEY_D_ACSX
 (
KEY_D_ACT0
 + 1)

	)

193 
	#KEY_D_ACSY
 (
KEY_D_ACSX
 + 1)

	)

194 
	#KEY_D_ACSZ
 (
KEY_D_ACSY
 + 1)

	)

196 
	#KEY_X_GRT_Y_TMP
 (
KEY_D_ACSZ
 + 1)

	)

197 
	#KEY_SKIP_X_GRT_Y_TMP
 (
KEY_X_GRT_Y_TMP
 + 1)

	)

198 
	#KEY_SKIP_END_COMPARE
 (
KEY_SKIP_X_GRT_Y_TMP
 + 1)

	)

199 
	#KEY_END_COMPARE_Y_X_TMP2
 (
KEY_SKIP_END_COMPARE
 + 1)

	)

200 
	#KEY_CFG_ANDROID_ORIENT_INT
 (
KEY_END_COMPARE_Y_X_TMP2
 + 1)

	)

201 
	#KEY_NO_ORIENT_INTERRUPT
 (
KEY_CFG_ANDROID_ORIENT_INT
 + 1)

	)

202 
	#KEY_END_COMPARE_Y_X_TMP
 (
KEY_NO_ORIENT_INTERRUPT
 + 1)

	)

203 
	#KEY_END_ORIENT_1
 (
KEY_END_COMPARE_Y_X_TMP
 + 1)

	)

204 
	#KEY_END_COMPARE_Y_X
 (
KEY_END_ORIENT_1
 + 1)

	)

205 
	#KEY_END_ORIENT
 (
KEY_END_COMPARE_Y_X
 + 1)

	)

206 
	#KEY_X_GRT_Y
 (
KEY_END_ORIENT
 + 1)

	)

207 
	#KEY_NOT_TIME_MINUS_1
 (
KEY_X_GRT_Y
 + 1)

	)

208 
	#KEY_END_COMPARE_Y_X_TMP3
 (
KEY_NOT_TIME_MINUS_1
 + 1)

	)

209 
	#KEY_X_GRT_Y_TMP2
 (
KEY_END_COMPARE_Y_X_TMP3
 + 1)

	)

212 
	#KEY_D_AUTH_OUT
 (
KEY_X_GRT_Y_TMP2
 + 1)

	)

213 
	#KEY_D_AUTH_IN
 (
KEY_D_AUTH_OUT
 + 1)

	)

214 
	#KEY_D_AUTH_A
 (
KEY_D_AUTH_IN
 + 1)

	)

215 
	#KEY_D_AUTH_B
 (
KEY_D_AUTH_A
 + 1)

	)

218 
	#KEY_D_PEDSTD_BP_B
 (
KEY_D_AUTH_B
 + 1)

	)

219 
	#KEY_D_PEDSTD_HP_A
 (
KEY_D_PEDSTD_BP_B
 + 1)

	)

220 
	#KEY_D_PEDSTD_HP_B
 (
KEY_D_PEDSTD_HP_A
 + 1)

	)

221 
	#KEY_D_PEDSTD_BP_A4
 (
KEY_D_PEDSTD_HP_B
 + 1)

	)

222 
	#KEY_D_PEDSTD_BP_A3
 (
KEY_D_PEDSTD_BP_A4
 + 1)

	)

223 
	#KEY_D_PEDSTD_BP_A2
 (
KEY_D_PEDSTD_BP_A3
 + 1)

	)

224 
	#KEY_D_PEDSTD_BP_A1
 (
KEY_D_PEDSTD_BP_A2
 + 1)

	)

225 
	#KEY_D_PEDSTD_INT_THRSH
 (
KEY_D_PEDSTD_BP_A1
 + 1)

	)

226 
	#KEY_D_PEDSTD_CLIP
 (
KEY_D_PEDSTD_INT_THRSH
 + 1)

	)

227 
	#KEY_D_PEDSTD_SB
 (
KEY_D_PEDSTD_CLIP
 + 1)

	)

228 
	#KEY_D_PEDSTD_SB_TIME
 (
KEY_D_PEDSTD_SB
 + 1)

	)

229 
	#KEY_D_PEDSTD_PEAKTHRSH
 (
KEY_D_PEDSTD_SB_TIME
 + 1)

	)

230 
	#KEY_D_PEDSTD_TIML
 (
KEY_D_PEDSTD_PEAKTHRSH
 + 1)

	)

231 
	#KEY_D_PEDSTD_TIMH
 (
KEY_D_PEDSTD_TIML
 + 1)

	)

232 
	#KEY_D_PEDSTD_PEAK
 (
KEY_D_PEDSTD_TIMH
 + 1)

	)

233 
	#KEY_D_PEDSTD_TIMECTR
 (
KEY_D_PEDSTD_PEAK
 + 1)

	)

234 
	#KEY_D_PEDSTD_STEPCTR
 (
KEY_D_PEDSTD_TIMECTR
 + 1)

	)

235 
	#KEY_D_PEDSTD_WALKTIME
 (
KEY_D_PEDSTD_STEPCTR
 + 1)

	)

236 
	#KEY_D_PEDSTD_DECI
 (
KEY_D_PEDSTD_WALKTIME
 + 1)

	)

239 
	#KEY_D_HOST_NO_MOT
 (
KEY_D_PEDSTD_DECI
 + 1)

	)

242 
	#KEY_P_EIS_FIFO_FOOTER
 (
KEY_D_HOST_NO_MOT
 + 1)

	)

243 
	#KEY_P_EIS_FIFO_YSHIFT
 (
KEY_P_EIS_FIFO_FOOTER
 + 1)

	)

244 
	#KEY_P_EIS_DATA_RATE
 (
KEY_P_EIS_FIFO_YSHIFT
 + 1)

	)

245 
	#KEY_P_EIS_FIFO_XSHIFT
 (
KEY_P_EIS_DATA_RATE
 + 1)

	)

246 
	#KEY_P_EIS_FIFO_SYNC
 (
KEY_P_EIS_FIFO_XSHIFT
 + 1)

	)

247 
	#KEY_P_EIS_FIFO_ZSHIFT
 (
KEY_P_EIS_FIFO_SYNC
 + 1)

	)

248 
	#KEY_P_EIS_FIFO_READY
 (
KEY_P_EIS_FIFO_ZSHIFT
 + 1)

	)

249 
	#KEY_DMP_FOOTER
 (
KEY_P_EIS_FIFO_READY
 + 1)

	)

250 
	#KEY_DMP_INTX_HC
 (
KEY_DMP_FOOTER
 + 1)

	)

251 
	#KEY_DMP_INTX_PH
 (
KEY_DMP_INTX_HC
 + 1)

	)

252 
	#KEY_DMP_INTX_SH
 (
KEY_DMP_INTX_PH
 + 1)

	)

253 
	#KEY_DMP_AINV_SH
 (
KEY_DMP_INTX_SH
 + 1)

	)

254 
	#KEY_DMP_A_INV_XH
 (
KEY_DMP_AINV_SH
 + 1)

	)

255 
	#KEY_DMP_AINV_PH
 (
KEY_DMP_A_INV_XH
 + 1)

	)

256 
	#KEY_DMP_CTHX_H
 (
KEY_DMP_AINV_PH
 + 1)

	)

257 
	#KEY_DMP_CTHY_H
 (
KEY_DMP_CTHX_H
 + 1)

	)

258 
	#KEY_DMP_CTHZ_H
 (
KEY_DMP_CTHY_H
 + 1)

	)

259 
	#KEY_DMP_NCTHX_H
 (
KEY_DMP_CTHZ_H
 + 1)

	)

260 
	#KEY_DMP_NCTHY_H
 (
KEY_DMP_NCTHX_H
 + 1)

	)

261 
	#KEY_DMP_NCTHZ_H
 (
KEY_DMP_NCTHY_H
 + 1)

	)

262 
	#KEY_DMP_CTSQ_XH
 (
KEY_DMP_NCTHZ_H
 + 1)

	)

263 
	#KEY_DMP_CTSQ_YH
 (
KEY_DMP_CTSQ_XH
 + 1)

	)

264 
	#KEY_DMP_CTSQ_ZH
 (
KEY_DMP_CTSQ_YH
 + 1)

	)

265 
	#KEY_DMP_INTX_H
 (
KEY_DMP_CTSQ_ZH
 + 1)

	)

266 
	#KEY_DMP_INTY_H
 (
KEY_DMP_INTX_H
 + 1)

	)

267 
	#KEY_DMP_INTZ_H
 (
KEY_DMP_INTY_H
 + 1)

	)

273 
	#KEY_STREAM_P_GYRO_Z
 (
KEY_DMP_INTZ_H
 + 1)

	)

274 
	#KEY_STREAM_P_GYRO_Y
 (
KEY_STREAM_P_GYRO_Z
 + 1)

	)

275 
	#KEY_STREAM_P_GYRO_X
 (
KEY_STREAM_P_GYRO_Y
 + 1)

	)

276 
	#KEY_STREAM_P_TEMP
 (
KEY_STREAM_P_GYRO_X
 + 1)

	)

277 
	#KEY_STREAM_P_AUX_Y
 (
KEY_STREAM_P_TEMP
 + 1)

	)

278 
	#KEY_STREAM_P_AUX_X
 (
KEY_STREAM_P_AUX_Y
 + 1)

	)

279 
	#KEY_STREAM_P_AUX_Z
 (
KEY_STREAM_P_AUX_X
 + 1)

	)

280 
	#KEY_STREAM_P_ACCEL_Y
 (
KEY_STREAM_P_AUX_Z
 + 1)

	)

281 
	#KEY_STREAM_P_ACCEL_X
 (
KEY_STREAM_P_ACCEL_Y
 + 1)

	)

282 
	#KEY_STREAM_P_FOOTER
 (
KEY_STREAM_P_ACCEL_X
 + 1)

	)

283 
	#KEY_STREAM_P_ACCEL_Z
 (
KEY_STREAM_P_FOOTER
 + 1)

	)

285 
	#NUM_KEYS
 (
KEY_STREAM_P_ACCEL_Z
 + 1)

	)

288 
	mkey
;

289 
	maddr
;

290 } 
	ttKeyLab–
;

292 
	#DINA0A
 0x0a

	)

293 
	#DINA22
 0x22

	)

294 
	#DINA42
 0x42

	)

295 
	#DINA5A
 0x5a

	)

297 
	#DINA06
 0x06

	)

298 
	#DINA0E
 0x0e

	)

299 
	#DINA16
 0x16

	)

300 
	#DINA1E
 0x1e

	)

301 
	#DINA26
 0x26

	)

302 
	#DINA2E
 0x2e

	)

303 
	#DINA36
 0x36

	)

304 
	#DINA3E
 0x3e

	)

305 
	#DINA46
 0x46

	)

306 
	#DINA4E
 0x4e

	)

307 
	#DINA56
 0x56

	)

308 
	#DINA5E
 0x5e

	)

309 
	#DINA66
 0x66

	)

310 
	#DINA6E
 0x6e

	)

311 
	#DINA76
 0x76

	)

312 
	#DINA7E
 0x7e

	)

314 
	#DINA00
 0x00

	)

315 
	#DINA08
 0x08

	)

316 
	#DINA10
 0x10

	)

317 
	#DINA18
 0x18

	)

318 
	#DINA20
 0x20

	)

319 
	#DINA28
 0x28

	)

320 
	#DINA30
 0x30

	)

321 
	#DINA38
 0x38

	)

322 
	#DINA40
 0x40

	)

323 
	#DINA48
 0x48

	)

324 
	#DINA50
 0x50

	)

325 
	#DINA58
 0x58

	)

326 
	#DINA60
 0x60

	)

327 
	#DINA68
 0x68

	)

328 
	#DINA70
 0x70

	)

329 
	#DINA78
 0x78

	)

331 
	#DINA04
 0x04

	)

332 
	#DINA0C
 0x0c

	)

333 
	#DINA14
 0x14

	)

334 
	#DINA1C
 0x1C

	)

335 
	#DINA24
 0x24

	)

336 
	#DINA2C
 0x2c

	)

337 
	#DINA34
 0x34

	)

338 
	#DINA3C
 0x3c

	)

339 
	#DINA44
 0x44

	)

340 
	#DINA4C
 0x4c

	)

341 
	#DINA54
 0x54

	)

342 
	#DINA5C
 0x5c

	)

343 
	#DINA64
 0x64

	)

344 
	#DINA6C
 0x6c

	)

345 
	#DINA74
 0x74

	)

346 
	#DINA7C
 0x7c

	)

348 
	#DINA01
 0x01

	)

349 
	#DINA09
 0x09

	)

350 
	#DINA11
 0x11

	)

351 
	#DINA19
 0x19

	)

352 
	#DINA21
 0x21

	)

353 
	#DINA29
 0x29

	)

354 
	#DINA31
 0x31

	)

355 
	#DINA39
 0x39

	)

356 
	#DINA41
 0x41

	)

357 
	#DINA49
 0x49

	)

358 
	#DINA51
 0x51

	)

359 
	#DINA59
 0x59

	)

360 
	#DINA61
 0x61

	)

361 
	#DINA69
 0x69

	)

362 
	#DINA71
 0x71

	)

363 
	#DINA79
 0x79

	)

365 
	#DINA25
 0x25

	)

366 
	#DINA2D
 0x2d

	)

367 
	#DINA35
 0x35

	)

368 
	#DINA3D
 0x3d

	)

369 
	#DINA4D
 0x4d

	)

370 
	#DINA55
 0x55

	)

371 
	#DINA5D
 0x5D

	)

372 
	#DINA6D
 0x6d

	)

373 
	#DINA75
 0x75

	)

374 
	#DINA7D
 0x7d

	)

376 
	#DINADC
 0xdc

	)

377 
	#DINAF2
 0xf2

	)

378 
	#DINAAB
 0xab

	)

379 
	#DINAAA
 0x¯

	)

380 
	#DINAF1
 0xf1

	)

381 
	#DINADF
 0xdf

	)

382 
	#DINADA
 0xda

	)

383 
	#DINAB1
 0xb1

	)

384 
	#DINAB9
 0xb9

	)

385 
	#DINAF3
 0xf3

	)

386 
	#DINA8B
 0x8b

	)

387 
	#DINAA3
 0xa3

	)

388 
	#DINA91
 0x91

	)

389 
	#DINAB6
 0xb6

	)

390 
	#DINAB4
 0xb4

	)

393 
	#DINC00
 0x00

	)

394 
	#DINC01
 0x01

	)

395 
	#DINC02
 0x02

	)

396 
	#DINC03
 0x03

	)

397 
	#DINC08
 0x08

	)

398 
	#DINC09
 0x09

	)

399 
	#DINC0A
 0x0a

	)

400 
	#DINC0B
 0x0b

	)

401 
	#DINC10
 0x10

	)

402 
	#DINC11
 0x11

	)

403 
	#DINC12
 0x12

	)

404 
	#DINC13
 0x13

	)

405 
	#DINC18
 0x18

	)

406 
	#DINC19
 0x19

	)

407 
	#DINC1A
 0x1a

	)

408 
	#DINC1B
 0x1b

	)

410 
	#DINC20
 0x20

	)

411 
	#DINC21
 0x21

	)

412 
	#DINC22
 0x22

	)

413 
	#DINC23
 0x23

	)

414 
	#DINC28
 0x28

	)

415 
	#DINC29
 0x29

	)

416 
	#DINC2A
 0x2a

	)

417 
	#DINC2B
 0x2b

	)

418 
	#DINC30
 0x30

	)

419 
	#DINC31
 0x31

	)

420 
	#DINC32
 0x32

	)

421 
	#DINC33
 0x33

	)

422 
	#DINC38
 0x38

	)

423 
	#DINC39
 0x39

	)

424 
	#DINC3A
 0x3a

	)

425 
	#DINC3B
 0x3b

	)

427 
	#DINC40
 0x40

	)

428 
	#DINC41
 0x41

	)

429 
	#DINC42
 0x42

	)

430 
	#DINC43
 0x43

	)

431 
	#DINC48
 0x48

	)

432 
	#DINC49
 0x49

	)

433 
	#DINC4A
 0x4a

	)

434 
	#DINC4B
 0x4b

	)

435 
	#DINC50
 0x50

	)

436 
	#DINC51
 0x51

	)

437 
	#DINC52
 0x52

	)

438 
	#DINC53
 0x53

	)

439 
	#DINC58
 0x58

	)

440 
	#DINC59
 0x59

	)

441 
	#DINC5A
 0x5a

	)

442 
	#DINC5B
 0x5b

	)

444 
	#DINC60
 0x60

	)

445 
	#DINC61
 0x61

	)

446 
	#DINC62
 0x62

	)

447 
	#DINC63
 0x63

	)

448 
	#DINC68
 0x68

	)

449 
	#DINC69
 0x69

	)

450 
	#DINC6A
 0x6a

	)

451 
	#DINC6B
 0x6b

	)

452 
	#DINC70
 0x70

	)

453 
	#DINC71
 0x71

	)

454 
	#DINC72
 0x72

	)

455 
	#DINC73
 0x73

	)

456 
	#DINC78
 0x78

	)

457 
	#DINC79
 0x79

	)

458 
	#DINC7A
 0x7a

	)

459 
	#DINC7B
 0x7b

	)

461 
	#DIND40
 0x40

	)

464 
	#DINA80
 0x80

	)

465 
	#DINA90
 0x90

	)

466 
	#DINAA0
 0xa0

	)

467 
	#DINAC9
 0xc9

	)

468 
	#DINACB
 0xcb

	)

469 
	#DINACD
 0xcd

	)

470 
	#DINACF
 0xcf

	)

471 
	#DINAC8
 0xc8

	)

472 
	#DINACA
 0xÿ

	)

473 
	#DINACC
 0xcc

	)

474 
	#DINACE
 0xû

	)

475 
	#DINAD8
 0xd8

	)

476 
	#DINADD
 0xdd

	)

477 
	#DINAF8
 0xf0

	)

478 
	#DINAFE
 0xã

	)

480 
	#DINBF8
 0xf8

	)

481 
	#DINAC0
 0xb0

	)

482 
	#DINAC1
 0xb1

	)

483 
	#DINAC2
 0xb4

	)

484 
	#DINAC3
 0xb5

	)

485 
	#DINAC4
 0xb8

	)

486 
	#DINAC5
 0xb9

	)

487 
	#DINBC0
 0xc0

	)

488 
	#DINBC2
 0xc2

	)

489 
	#DINBC4
 0xc4

	)

490 
	#DINBC6
 0xc6

	)

	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Hardware/dmpmap.h

6 #iâdeà
DMPMAP_H


7 
	#DMPMAP_H


	)

9 #ifdeà
__ýlu¥lus


14 
	#DMP_PTAT
 0

	)

15 
	#DMP_XGYR
 2

	)

16 
	#DMP_YGYR
 4

	)

17 
	#DMP_ZGYR
 6

	)

18 
	#DMP_XACC
 8

	)

19 
	#DMP_YACC
 10

	)

20 
	#DMP_ZACC
 12

	)

21 
	#DMP_ADC1
 14

	)

22 
	#DMP_ADC2
 16

	)

23 
	#DMP_ADC3
 18

	)

24 
	#DMP_BIASUNC
 20

	)

25 
	#DMP_FIFORT
 22

	)

26 
	#DMP_INVGSFH
 24

	)

27 
	#DMP_INVGSFL
 26

	)

28 
	#DMP_1H
 28

	)

29 
	#DMP_1L
 30

	)

30 
	#DMP_BLPFSTCH
 32

	)

31 
	#DMP_BLPFSTCL
 34

	)

32 
	#DMP_BLPFSXH
 36

	)

33 
	#DMP_BLPFSXL
 38

	)

34 
	#DMP_BLPFSYH
 40

	)

35 
	#DMP_BLPFSYL
 42

	)

36 
	#DMP_BLPFSZH
 44

	)

37 
	#DMP_BLPFSZL
 46

	)

38 
	#DMP_BLPFMTC
 48

	)

39 
	#DMP_SMC
 50

	)

40 
	#DMP_BLPFMXH
 52

	)

41 
	#DMP_BLPFMXL
 54

	)

42 
	#DMP_BLPFMYH
 56

	)

43 
	#DMP_BLPFMYL
 58

	)

44 
	#DMP_BLPFMZH
 60

	)

45 
	#DMP_BLPFMZL
 62

	)

46 
	#DMP_BLPFC
 64

	)

47 
	#DMP_SMCTH
 66

	)

48 
	#DMP_0H2
 68

	)

49 
	#DMP_0L2
 70

	)

50 
	#DMP_BERR2H
 72

	)

51 
	#DMP_BERR2L
 74

	)

52 
	#DMP_BERR2NH
 76

	)

53 
	#DMP_SMCINC
 78

	)

54 
	#DMP_ANGVBXH
 80

	)

55 
	#DMP_ANGVBXL
 82

	)

56 
	#DMP_ANGVBYH
 84

	)

57 
	#DMP_ANGVBYL
 86

	)

58 
	#DMP_ANGVBZH
 88

	)

59 
	#DMP_ANGVBZL
 90

	)

60 
	#DMP_BERR1H
 92

	)

61 
	#DMP_BERR1L
 94

	)

62 
	#DMP_ATCH
 96

	)

63 
	#DMP_BIASUNCSF
 98

	)

64 
	#DMP_ACT2H
 100

	)

65 
	#DMP_ACT2L
 102

	)

66 
	#DMP_GSFH
 104

	)

67 
	#DMP_GSFL
 106

	)

68 
	#DMP_GH
 108

	)

69 
	#DMP_GL
 110

	)

70 
	#DMP_0_5H
 112

	)

71 
	#DMP_0_5L
 114

	)

72 
	#DMP_0_0H
 116

	)

73 
	#DMP_0_0L
 118

	)

74 
	#DMP_1_0H
 120

	)

75 
	#DMP_1_0L
 122

	)

76 
	#DMP_1_5H
 124

	)

77 
	#DMP_1_5L
 126

	)

78 
	#DMP_TMP1AH
 128

	)

79 
	#DMP_TMP1AL
 130

	)

80 
	#DMP_TMP2AH
 132

	)

81 
	#DMP_TMP2AL
 134

	)

82 
	#DMP_TMP3AH
 136

	)

83 
	#DMP_TMP3AL
 138

	)

84 
	#DMP_TMP4AH
 140

	)

85 
	#DMP_TMP4AL
 142

	)

86 
	#DMP_XACCW
 144

	)

87 
	#DMP_TMP5
 146

	)

88 
	#DMP_XACCB
 148

	)

89 
	#DMP_TMP8
 150

	)

90 
	#DMP_YACCB
 152

	)

91 
	#DMP_TMP9
 154

	)

92 
	#DMP_ZACCB
 156

	)

93 
	#DMP_TMP10
 158

	)

94 
	#DMP_DZH
 160

	)

95 
	#DMP_DZL
 162

	)

96 
	#DMP_XGCH
 164

	)

97 
	#DMP_XGCL
 166

	)

98 
	#DMP_YGCH
 168

	)

99 
	#DMP_YGCL
 170

	)

100 
	#DMP_ZGCH
 172

	)

101 
	#DMP_ZGCL
 174

	)

102 
	#DMP_YACCW
 176

	)

103 
	#DMP_TMP7
 178

	)

104 
	#DMP_AFB1H
 180

	)

105 
	#DMP_AFB1L
 182

	)

106 
	#DMP_AFB2H
 184

	)

107 
	#DMP_AFB2L
 186

	)

108 
	#DMP_MAGFBH
 188

	)

109 
	#DMP_MAGFBL
 190

	)

110 
	#DMP_QT1H
 192

	)

111 
	#DMP_QT1L
 194

	)

112 
	#DMP_QT2H
 196

	)

113 
	#DMP_QT2L
 198

	)

114 
	#DMP_QT3H
 200

	)

115 
	#DMP_QT3L
 202

	)

116 
	#DMP_QT4H
 204

	)

117 
	#DMP_QT4L
 206

	)

118 
	#DMP_CTRL1H
 208

	)

119 
	#DMP_CTRL1L
 210

	)

120 
	#DMP_CTRL2H
 212

	)

121 
	#DMP_CTRL2L
 214

	)

122 
	#DMP_CTRL3H
 216

	)

123 
	#DMP_CTRL3L
 218

	)

124 
	#DMP_CTRL4H
 220

	)

125 
	#DMP_CTRL4L
 222

	)

126 
	#DMP_CTRLS1
 224

	)

127 
	#DMP_CTRLSF1
 226

	)

128 
	#DMP_CTRLS2
 228

	)

129 
	#DMP_CTRLSF2
 230

	)

130 
	#DMP_CTRLS3
 232

	)

131 
	#DMP_CTRLSFNLL
 234

	)

132 
	#DMP_CTRLS4
 236

	)

133 
	#DMP_CTRLSFNL2
 238

	)

134 
	#DMP_CTRLSFNL
 240

	)

135 
	#DMP_TMP30
 242

	)

136 
	#DMP_CTRLSFJT
 244

	)

137 
	#DMP_TMP31
 246

	)

138 
	#DMP_TMP11
 248

	)

139 
	#DMP_CTRLSF2_2
 250

	)

140 
	#DMP_TMP12
 252

	)

141 
	#DMP_CTRLSF1_2
 254

	)

142 
	#DMP_PREVPTAT
 256

	)

143 
	#DMP_ACCZB
 258

	)

144 
	#DMP_ACCXB
 264

	)

145 
	#DMP_ACCYB
 266

	)

146 
	#DMP_1HB
 272

	)

147 
	#DMP_1LB
 274

	)

148 
	#DMP_0H
 276

	)

149 
	#DMP_0L
 278

	)

150 
	#DMP_ASR22H
 280

	)

151 
	#DMP_ASR22L
 282

	)

152 
	#DMP_ASR6H
 284

	)

153 
	#DMP_ASR6L
 286

	)

154 
	#DMP_TMP13
 288

	)

155 
	#DMP_TMP14
 290

	)

156 
	#DMP_FINTXH
 292

	)

157 
	#DMP_FINTXL
 294

	)

158 
	#DMP_FINTYH
 296

	)

159 
	#DMP_FINTYL
 298

	)

160 
	#DMP_FINTZH
 300

	)

161 
	#DMP_FINTZL
 302

	)

162 
	#DMP_TMP1BH
 304

	)

163 
	#DMP_TMP1BL
 306

	)

164 
	#DMP_TMP2BH
 308

	)

165 
	#DMP_TMP2BL
 310

	)

166 
	#DMP_TMP3BH
 312

	)

167 
	#DMP_TMP3BL
 314

	)

168 
	#DMP_TMP4BH
 316

	)

169 
	#DMP_TMP4BL
 318

	)

170 
	#DMP_STXG
 320

	)

171 
	#DMP_ZCTXG
 322

	)

172 
	#DMP_STYG
 324

	)

173 
	#DMP_ZCTYG
 326

	)

174 
	#DMP_STZG
 328

	)

175 
	#DMP_ZCTZG
 330

	)

176 
	#DMP_CTRLSFJT2
 332

	)

177 
	#DMP_CTRLSFJTCNT
 334

	)

178 
	#DMP_PVXG
 336

	)

179 
	#DMP_TMP15
 338

	)

180 
	#DMP_PVYG
 340

	)

181 
	#DMP_TMP16
 342

	)

182 
	#DMP_PVZG
 344

	)

183 
	#DMP_TMP17
 346

	)

184 
	#DMP_MNMFLAGH
 352

	)

185 
	#DMP_MNMFLAGL
 354

	)

186 
	#DMP_MNMTMH
 356

	)

187 
	#DMP_MNMTML
 358

	)

188 
	#DMP_MNMTMTHRH
 360

	)

189 
	#DMP_MNMTMTHRL
 362

	)

190 
	#DMP_MNMTHRH
 364

	)

191 
	#DMP_MNMTHRL
 366

	)

192 
	#DMP_ACCQD4H
 368

	)

193 
	#DMP_ACCQD4L
 370

	)

194 
	#DMP_ACCQD5H
 372

	)

195 
	#DMP_ACCQD5L
 374

	)

196 
	#DMP_ACCQD6H
 376

	)

197 
	#DMP_ACCQD6L
 378

	)

198 
	#DMP_ACCQD7H
 380

	)

199 
	#DMP_ACCQD7L
 382

	)

200 
	#DMP_ACCQD0H
 384

	)

201 
	#DMP_ACCQD0L
 386

	)

202 
	#DMP_ACCQD1H
 388

	)

203 
	#DMP_ACCQD1L
 390

	)

204 
	#DMP_ACCQD2H
 392

	)

205 
	#DMP_ACCQD2L
 394

	)

206 
	#DMP_ACCQD3H
 396

	)

207 
	#DMP_ACCQD3L
 398

	)

208 
	#DMP_XN2H
 400

	)

209 
	#DMP_XN2L
 402

	)

210 
	#DMP_XN1H
 404

	)

211 
	#DMP_XN1L
 406

	)

212 
	#DMP_YN2H
 408

	)

213 
	#DMP_YN2L
 410

	)

214 
	#DMP_YN1H
 412

	)

215 
	#DMP_YN1L
 414

	)

216 
	#DMP_YH
 416

	)

217 
	#DMP_YL
 418

	)

218 
	#DMP_B0H
 420

	)

219 
	#DMP_B0L
 422

	)

220 
	#DMP_A1H
 424

	)

221 
	#DMP_A1L
 426

	)

222 
	#DMP_A2H
 428

	)

223 
	#DMP_A2L
 430

	)

224 
	#DMP_SEM1
 432

	)

225 
	#DMP_FIFOCNT
 434

	)

226 
	#DMP_SH_TH_X
 436

	)

227 
	#DMP_PACKET
 438

	)

228 
	#DMP_SH_TH_Y
 440

	)

229 
	#DMP_FOOTER
 442

	)

230 
	#DMP_SH_TH_Z
 444

	)

231 
	#DMP_TEMP29
 448

	)

232 
	#DMP_TEMP30
 450

	)

233 
	#DMP_XACCB_PRE
 452

	)

234 
	#DMP_XACCB_PREL
 454

	)

235 
	#DMP_YACCB_PRE
 456

	)

236 
	#DMP_YACCB_PREL
 458

	)

237 
	#DMP_ZACCB_PRE
 460

	)

238 
	#DMP_ZACCB_PREL
 462

	)

239 
	#DMP_TMP22
 464

	)

240 
	#DMP_TAP_TIMER
 466

	)

241 
	#DMP_TAP_THX
 468

	)

242 
	#DMP_TAP_THY
 472

	)

243 
	#DMP_TAP_THZ
 476

	)

244 
	#DMP_TAPW_MIN
 478

	)

245 
	#DMP_TMP25
 480

	)

246 
	#DMP_TMP26
 482

	)

247 
	#DMP_TMP27
 484

	)

248 
	#DMP_TMP28
 486

	)

249 
	#DMP_ORIENT
 488

	)

250 
	#DMP_THRSH
 490

	)

251 
	#DMP_ENDIANH
 492

	)

252 
	#DMP_ENDIANL
 494

	)

253 
	#DMP_BLPFNMTCH
 496

	)

254 
	#DMP_BLPFNMTCL
 498

	)

255 
	#DMP_BLPFNMXH
 500

	)

256 
	#DMP_BLPFNMXL
 502

	)

257 
	#DMP_BLPFNMYH
 504

	)

258 
	#DMP_BLPFNMYL
 506

	)

259 
	#DMP_BLPFNMZH
 508

	)

260 
	#DMP_BLPFNMZL
 510

	)

261 #ifdeà
__ýlu¥lus


	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Hardware/inv_mpu.c

20 
	~<¡dio.h
>

21 
	~<¡dšt.h
>

22 
	~<¡dlib.h
>

23 
	~<¡ršg.h
>

24 
	~<m©h.h
>

25 
	~"šv_mpu.h
"

26 
	~"šv_mpu_dmp_mÙiÚ_driv”.h
"

27 
	~"mpu6050.h
"

28 
	~"D–ay.h
"

29 
	~"u§¹.h
"

32 
	#MPU6050


33 
	#MOTION_DRIVER_TARGET_MSP430


34 

	)

47 #ià
defšed
 
MOTION_DRIVER_TARGET_MSP430


53 
	#i2c_wr™e
 
MPU_Wr™e_L’


	)

54 
	#i2c_»ad
 
MPU_R—d_L’


	)

55 
	#d–ay_ms
 
D–ay_ms


	)

56 
	#g‘_ms
 
mg‘_ms


	)

62 
	#log_i
 
´štf


63 
	#log_e
 
´štf


64 

	)

66 
	#çbs
 
çbsf


	)

67 
	#mš
(
a
,
b
è(×<b)?a:b)

	)

68 #–ià
defšed
 
EMPL_TARGET_MSP430


69 
	~"m¥430.h
"

70 
	~"m¥430_i2c.h
"

71 
	~"m¥430_þock.h
"

72 
	~"m¥430_š‹¼u±.h
"

73 
	~"log.h
"

74 
	#i2c_wr™e
 
m¥430_i2c_wr™e


	)

75 
	#i2c_»ad
 
m¥430_i2c_»ad


	)

76 
	#d–ay_ms
 
m¥430_d–ay_ms


	)

77 
	#g‘_ms
 
m¥430_g‘_þock_ms


	)

78 
šlše
 
	$»g_št_cb
(
št_·¿m_s
 *
št_·¿m
)

80  
	`m¥430_»g_št_cb
(
št_·¿m
->
cb
, iÁ_·¿m->
pš
, iÁ_·¿m->
Í_ex™
,

81 
št_·¿m
->
aùive_low
);

82 
	}
}

83 
	#log_i
 
MPL_LOGI


	)

84 
	#log_e
 
MPL_LOGE


	)

87 
	#çbs
 
çbsf


	)

88 
	#mš
(
a
,
b
è(×<b)?a:b)

	)

89 #–ià
defšed
 
EMPL_TARGET_UC3L0


93 
	~"twi.h
"

94 
	~"d–ay.h
"

95 
	~"sysþk.h
"

96 
	~"log.h
"

97 
	~"£nsÜs_x¶ašed.h
"

98 
	~"uc3l0_þock.h
"

99 
	#i2c_wr™e
(
a
, 
b
, 
c
, 
d
è
	`twi_wr™e
×, b, d, c)

	)

100 
	#i2c_»ad
(
a
, 
b
, 
c
, 
d
è
	`twi_»ad
×, b, d, c)

	)

102 
	#g‘_ms
 
uc3l0_g‘_þock_ms


	)

103 
šlše
 
	$»g_št_cb
(
št_·¿m_s
 *
št_·¿m
)

105 
	`£nsÜ_bßrd_œq_cÚÃù
(
št_·¿m
->
pš
, iÁ_·¿m->
cb
, iÁ_·¿m->
¬g
);

107 
	}
}

108 
	#log_i
 
MPL_LOGI


	)

109 
	#log_e
 
MPL_LOGE


	)

111 
	#Ïbs
 
abs


	)

112 
	#çbs
(
x
è(((x)>0)?(x):-(x))

	)

114 #”rÜ 
Gyro
 
driv”
 
is
 
missšg
 
the
 
sy¡em
 
Ïy”
 
im¶em’tiÚs
.

117 #ià!
defšed
 
MPU6050
 && !defšed 
MPU9150
 && !defšed 
MPU6500
 && !defšed 
MPU9250


118 #”rÜ 
Which
 
gyro
 
¬e
 
you
 
usšg
? 
Defše
 
MPUxxxx
 
š
 
your
 
compž”
 
ÝtiÚs
.

132 #ià
defšed
 
MPU9150


133 #iâdeà
MPU6050


134 
	#MPU6050


	)

136 #ià
defšed
 
AK8963_SECONDARY


138 #–ià!
defšed
 
AK8975_SECONDARY


139 
	#AK8975_SECONDARY


	)

141 #–ià
defšed
 
MPU9250


142 #iâdeà
MPU6500


143 
	#MPU6500


	)

145 #ià
defšed
 
AK8975_SECONDARY


147 #–ià!
defšed
 
AK8963_SECONDARY


148 
	#AK8963_SECONDARY


	)

152 #ià
defšed
 
AK8975_SECONDARY
 || defšed 
AK8963_SECONDARY


153 
	#AK89xx_SECONDARY


	)

158 
£t_št_’abË
(
’abË
);

161 
	sgyro_»g_s
 {

162 
	mwho_am_i
;

163 
	m¿‹_div
;

164 
	mÍf
;

165 
	m´od_id
;

166 
	mu£r_ù¾
;

167 
	mfifo_’
;

168 
	mgyro_cfg
;

169 
	macûl_cfg
;

172 
	mmÙiÚ_thr
;

173 
	mmÙiÚ_dur
;

174 
	mfifo_couÁ_h
;

175 
	mfifo_r_w
;

176 
	m¿w_gyro
;

177 
	m¿w_acûl
;

178 
	m‹mp
;

179 
	mšt_’abË
;

180 
	mdmp_št_¡©us
;

181 
	mšt_¡©us
;

183 
	mpwr_mgmt_1
;

184 
	mpwr_mgmt_2
;

185 
	mšt_pš_cfg
;

186 
	mmem_r_w
;

187 
	macûl_offs
;

188 
	mi2c_m¡
;

189 
	mbªk_£l
;

190 
	mmem_¡¬t_addr
;

191 
	m´gm_¡¬t_h
;

192 #ià
defšed
 
AK89xx_SECONDARY


193 
	ms0_addr
;

194 
	ms0_»g
;

195 
	ms0_ù¾
;

196 
	ms1_addr
;

197 
	ms1_»g
;

198 
	ms1_ù¾
;

199 
	ms4_ù¾
;

200 
	ms0_do
;

201 
	ms1_do
;

202 
	mi2c_d–ay_ù¾
;

203 
	m¿w_com·ss
;

205 
	myg_offs_tc
;

210 
	shw_s
 {

211 
	maddr
;

212 
	mmax_fifo
;

213 
	mnum_»g
;

214 
	m‹mp_£ns
;

215 
	m‹mp_off£t
;

216 
	mbªk_size
;

217 #ià
defšed
 
AK89xx_SECONDARY


218 
	mcom·ss_f¤
;

226 
	smÙiÚ_št_ÿche_s
 {

227 
	mgyro_f¤
;

228 
	macûl_f¤
;

229 
	mÍf
;

230 
	m§m¶e_¿‹
;

231 
	m£nsÜs_Ú
;

232 
	mfifo_£nsÜs
;

233 
	mdmp_Ú
;

239 
	sch_cfg_s
 {

241 
	mgyro_f¤
;

243 
	macûl_f¤
;

245 
	m£nsÜs
;

247 
	mÍf
;

248 
	mþk_¤c
;

250 
	m§m¶e_¿‹
;

252 
	mfifo_’abË
;

254 
	mšt_’abË
;

256 
	mby·ss_mode
;

261 
	macûl_h®f
;

263 
	mÍ_acûl_mode
;

265 
	mšt_mÙiÚ_Úly
;

266 
mÙiÚ_št_ÿche_s
 
	mÿche
;

268 
	maùive_low_št
;

270 
	mÏtched_št
;

272 
	mdmp_Ú
;

274 
	mdmp_lßded
;

276 
	mdmp_§m¶e_¿‹
;

277 #ifdeà
AK89xx_SECONDARY


279 
	mcom·ss_§m¶e_¿‹
;

280 
	mcom·ss_addr
;

281 
	mmag_£ns_adj
[3];

286 
	s‹¡_s
 {

287 
	mgyro_£ns
;

288 
	macûl_£ns
;

289 
	m»g_¿‹_div
;

290 
	m»g_Íf
;

291 
	m»g_gyro_f¤
;

292 
	m»g_acûl_f¤
;

293 
	mwa™_ms
;

294 
	m·ck‘_th»sh
;

295 
	mmš_dps
;

296 
	mmax_dps
;

297 
	mmax_gyro_v¬
;

298 
	mmš_g
;

299 
	mmax_g
;

300 
	mmax_acûl_v¬
;

304 
	sgyro_¡©e_s
 {

305 cÚ¡ 
gyro_»g_s
 *
	m»g
;

306 cÚ¡ 
hw_s
 *
	mhw
;

307 
ch_cfg_s
 
	mch_cfg
;

308 cÚ¡ 
‹¡_s
 *
	m‹¡
;

312 
	eÍf_e
 {

313 
	mINV_FILTER_256HZ_NOLPF2
 = 0,

314 
	mINV_FILTER_188HZ
,

315 
	mINV_FILTER_98HZ
,

316 
	mINV_FILTER_42HZ
,

317 
	mINV_FILTER_20HZ
,

318 
	mINV_FILTER_10HZ
,

319 
	mINV_FILTER_5HZ
,

320 
	mINV_FILTER_2100HZ_NOLPF
,

321 
	mNUM_FILTER


325 
	egyro_f¤_e
 {

326 
	mINV_FSR_250DPS
 = 0,

327 
	mINV_FSR_500DPS
,

328 
	mINV_FSR_1000DPS
,

329 
	mINV_FSR_2000DPS
,

330 
	mNUM_GYRO_FSR


334 
	eacûl_f¤_e
 {

335 
	mINV_FSR_2G
 = 0,

336 
	mINV_FSR_4G
,

337 
	mINV_FSR_8G
,

338 
	mINV_FSR_16G
,

339 
	mNUM_ACCEL_FSR


343 
	eþock_£l_e
 {

344 
	mINV_CLK_INTERNAL
 = 0,

345 
	mINV_CLK_PLL
,

346 
	mNUM_CLK


350 
	eÍ_acûl_¿‹_e
 {

351 #ià
defšed
 
MPU6050


352 
	mINV_LPA_1_25HZ
,

353 
	mINV_LPA_5HZ
,

354 
	mINV_LPA_20HZ
,

355 
	mINV_LPA_40HZ


356 #–ià
defšed
 
MPU6500


357 
	mINV_LPA_0_3125HZ
,

358 
	mINV_LPA_0_625HZ
,

359 
	mINV_LPA_1_25HZ
,

360 
	mINV_LPA_2_5HZ
,

361 
	mINV_LPA_5HZ
,

362 
	mINV_LPA_10HZ
,

363 
	mINV_LPA_20HZ
,

364 
	mINV_LPA_40HZ
,

365 
	mINV_LPA_80HZ
,

366 
	mINV_LPA_160HZ
,

367 
	mINV_LPA_320HZ
,

368 
	mINV_LPA_640HZ


372 
	#BIT_I2C_MST_VDDIO
 (0x80)

	)

373 
	#BIT_FIFO_EN
 (0x40)

	)

374 
	#BIT_DMP_EN
 (0x80)

	)

375 
	#BIT_FIFO_RST
 (0x04)

	)

376 
	#BIT_DMP_RST
 (0x08)

	)

377 
	#BIT_FIFO_OVERFLOW
 (0x10)

	)

378 
	#BIT_DATA_RDY_EN
 (0x01)

	)

379 
	#BIT_DMP_INT_EN
 (0x02)

	)

380 
	#BIT_MOT_INT_EN
 (0x40)

	)

381 
	#BITS_FSR
 (0x18)

	)

382 
	#BITS_LPF
 (0x07)

	)

383 
	#BITS_HPF
 (0x07)

	)

384 
	#BITS_CLK
 (0x07)

	)

385 
	#BIT_FIFO_SIZE_1024
 (0x40)

	)

386 
	#BIT_FIFO_SIZE_2048
 (0x80)

	)

387 
	#BIT_FIFO_SIZE_4096
 (0xC0)

	)

388 
	#BIT_RESET
 (0x80)

	)

389 
	#BIT_SLEEP
 (0x40)

	)

390 
	#BIT_S0_DELAY_EN
 (0x01)

	)

391 
	#BIT_S2_DELAY_EN
 (0x04)

	)

392 
	#BITS_SLAVE_LENGTH
 (0x0F)

	)

393 
	#BIT_SLAVE_BYTE_SW
 (0x40)

	)

394 
	#BIT_SLAVE_GROUP
 (0x10)

	)

395 
	#BIT_SLAVE_EN
 (0x80)

	)

396 
	#BIT_I2C_READ
 (0x80)

	)

397 
	#BITS_I2C_MASTER_DLY
 (0x1F)

	)

398 
	#BIT_AUX_IF_EN
 (0x20)

	)

399 
	#BIT_ACTL
 (0x80)

	)

400 
	#BIT_LATCH_EN
 (0x20)

	)

401 
	#BIT_ANY_RD_CLR
 (0x10)

	)

402 
	#BIT_BYPASS_EN
 (0x02)

	)

403 
	#BITS_WOM_EN
 (0xC0)

	)

404 
	#BIT_LPA_CYCLE
 (0x20)

	)

405 
	#BIT_STBY_XA
 (0x20)

	)

406 
	#BIT_STBY_YA
 (0x10)

	)

407 
	#BIT_STBY_ZA
 (0x08)

	)

408 
	#BIT_STBY_XG
 (0x04)

	)

409 
	#BIT_STBY_YG
 (0x02)

	)

410 
	#BIT_STBY_ZG
 (0x01)

	)

411 
	#BIT_STBY_XYZA
 (
BIT_STBY_XA
 | 
BIT_STBY_YA
 | 
BIT_STBY_ZA
)

	)

412 
	#BIT_STBY_XYZG
 (
BIT_STBY_XG
 | 
BIT_STBY_YG
 | 
BIT_STBY_ZG
)

	)

414 #ià
defšed
 
AK8975_SECONDARY


415 
	#SUPPORTS_AK89xx_HIGH_SENS
 (0x00)

	)

416 
	#AK89xx_FSR
 (9830)

	)

417 #–ià
defšed
 
AK8963_SECONDARY


418 
	#SUPPORTS_AK89xx_HIGH_SENS
 (0x10)

	)

419 
	#AK89xx_FSR
 (4915)

	)

422 #ifdeà
AK89xx_SECONDARY


423 
	#AKM_REG_WHOAMI
 (0x00)

	)

425 
	#AKM_REG_ST1
 (0x02)

	)

426 
	#AKM_REG_HXL
 (0x03)

	)

427 
	#AKM_REG_ST2
 (0x09)

	)

429 
	#AKM_REG_CNTL
 (0x0A)

	)

430 
	#AKM_REG_ASTC
 (0x0C)

	)

431 
	#AKM_REG_ASAX
 (0x10)

	)

432 
	#AKM_REG_ASAY
 (0x11)

	)

433 
	#AKM_REG_ASAZ
 (0x12)

	)

435 
	#AKM_DATA_READY
 (0x01)

	)

436 
	#AKM_DATA_OVERRUN
 (0x02)

	)

437 
	#AKM_OVERFLOW
 (0x80)

	)

438 
	#AKM_DATA_ERROR
 (0x40)

	)

440 
	#AKM_BIT_SELF_TEST
 (0x40)

	)

442 
	#AKM_POWER_DOWN
 (0x00 | 
SUPPORTS_AK89xx_HIGH_SENS
)

	)

443 
	#AKM_SINGLE_MEASUREMENT
 (0x01 | 
SUPPORTS_AK89xx_HIGH_SENS
)

	)

444 
	#AKM_FUSE_ROM_ACCESS
 (0x0F | 
SUPPORTS_AK89xx_HIGH_SENS
)

	)

445 
	#AKM_MODE_SELF_TEST
 (0x08 | 
SUPPORTS_AK89xx_HIGH_SENS
)

	)

447 
	#AKM_WHOAMI
 (0x48)

	)

450 #ià
defšed
 
MPU6050


494 cÚ¡ 
gyro_»g_s
 
	g»g
 = {

535 cÚ¡ 
hw_s
 
	ghw
={

560 cÚ¡ 
‹¡_s
 
	g‹¡
={

582 
gyro_¡©e_s
 
	g¡
={

583 &
»g
,

584 &
hw
,

586 &
‹¡


590 #–ià
defšed
 
MPU6500


591 cÚ¡ 
gyro_»g_s
 
	g»g
 = {

592 .
who_am_i
 = 0x75,

593 .
	g¿‹_div
 = 0x19,

594 .
	gÍf
 = 0x1A,

595 .
	g´od_id
 = 0x0C,

596 .
	gu£r_ù¾
 = 0x6A,

597 .
	gfifo_’
 = 0x23,

598 .
	ggyro_cfg
 = 0x1B,

599 .
	gacûl_cfg
 = 0x1C,

600 .
	gacûl_cfg2
 = 0x1D,

601 .
	gÍ_acûl_odr
 = 0x1E,

602 .
	gmÙiÚ_thr
 = 0x1F,

603 .
	gmÙiÚ_dur
 = 0x20,

604 .
	gfifo_couÁ_h
 = 0x72,

605 .
	gfifo_r_w
 = 0x74,

606 .
	g¿w_gyro
 = 0x43,

607 .
	g¿w_acûl
 = 0x3B,

608 .
	g‹mp
 = 0x41,

609 .
	gšt_’abË
 = 0x38,

610 .
	gdmp_št_¡©us
 = 0x39,

611 .
	gšt_¡©us
 = 0x3A,

612 .
	gacûl_š‹l
 = 0x69,

613 .
	gpwr_mgmt_1
 = 0x6B,

614 .
	gpwr_mgmt_2
 = 0x6C,

615 .
	gšt_pš_cfg
 = 0x37,

616 .
	gmem_r_w
 = 0x6F,

617 .
	gacûl_offs
 = 0x77,

618 .
	gi2c_m¡
 = 0x24,

619 .
	gbªk_£l
 = 0x6D,

620 .
	gmem_¡¬t_addr
 = 0x6E,

621 .
	g´gm_¡¬t_h
 = 0x70

622 #ifdeà
AK89xx_SECONDARY


623 ,.
	g¿w_com·ss
 = 0x49,

624 .
	gs0_addr
 = 0x25,

625 .
	gs0_»g
 = 0x26,

626 .
	gs0_ù¾
 = 0x27,

627 .
	gs1_addr
 = 0x28,

628 .
	gs1_»g
 = 0x29,

629 .
	gs1_ù¾
 = 0x2A,

630 .
	gs4_ù¾
 = 0x34,

631 .
	gs0_do
 = 0x63,

632 .
	gs1_do
 = 0x64,

633 .
	gi2c_d–ay_ù¾
 = 0x67

636 cÚ¡ 
hw_s
 
	ghw
 = {

637 .
addr
 = 0x68,

638 .
	gmax_fifo
 = 1024,

639 .
	gnum_»g
 = 128,

640 .
	g‹mp_£ns
 = 321,

641 .
	g‹mp_off£t
 = 0,

642 .
	gbªk_size
 = 256

643 #ià
defšed
 
AK89xx_SECONDARY


644 ,.
	gcom·ss_f¤
 = 
AK89xx_FSR


648 cÚ¡ 
‹¡_s
 
	g‹¡
 = {

649 .
gyro_£ns
 = 32768/250,

650 .
	gacûl_£ns
 = 32768/16,

651 .
	g»g_¿‹_div
 = 0,

652 .
	g»g_Íf
 = 1,

653 .
	g»g_gyro_f¤
 = 0,

654 .
	g»g_acûl_f¤
 = 0x18,

655 .
	gwa™_ms
 = 50,

656 .
	g·ck‘_th»sh
 = 5,

657 .
	gmš_dps
 = 10.f,

658 .
	gmax_dps
 = 105.f,

659 .
	gmax_gyro_v¬
 = 0.14f,

660 .
	gmš_g
 = 0.3f,

661 .
	gmax_g
 = 0.95f,

662 .
	gmax_acûl_v¬
 = 0.14f

665 
gyro_¡©e_s
 
	g¡
 = {

666 .
»g
 = &reg,

667 .
	ghw
 = &
hw
,

668 .
	g‹¡
 = &
‹¡


672 
	#MAX_PACKET_LENGTH
 (12)

	)

674 #ifdeà
AK89xx_SECONDARY


675 
£tup_com·ss
();

676 
	#MAX_COMPASS_SAMPLE_RATE
 (100)

	)

686 
	$£t_št_’abË
(
’abË
)

688 
tmp
;

690 ià(
¡
.
ch_cfg
.
dmp_Ú
) {

691 ià(
’abË
)

692 
tmp
 = 
BIT_DMP_INT_EN
;

694 
tmp
 = 0x00;

695 ià(
	`i2c_wr™e
(
¡
.
hw
->
addr
, st.
»g
->
št_’abË
, 1, &
tmp
))

697 
¡
.
ch_cfg
.
št_’abË
 = 
tmp
;

699 ià(!
¡
.
ch_cfg
.
£nsÜs
)

701 ià(
’abË
 && 
¡
.
ch_cfg
.
št_’abË
)

703 ià(
’abË
)

704 
tmp
 = 
BIT_DATA_RDY_EN
;

706 
tmp
 = 0x00;

707 ià(
	`i2c_wr™e
(
¡
.
hw
->
addr
, st.
»g
->
št_’abË
, 1, &
tmp
))

709 
¡
.
ch_cfg
.
št_’abË
 = 
tmp
;

712 
	}
}

718 
	$mpu_»g_dump
()

720 
ii
;

721 
d©a
;

723 
ii
 = 0; i˜< 
¡
.
hw
->
num_»g
; ii++) {

724 ià(
ii
 =ð
¡
.
»g
->
fifo_r_w
 || i˜=ð¡.»g->
mem_r_w
)

726 ià(
	`i2c_»ad
(
¡
.
hw
->
addr
, 
ii
, 1, &
d©a
))

728 
	`log_i
("%#5x: %#5x\r\n", 
ii
, 
d©a
);

731 
	}
}

740 
	$mpu_»ad_»g
(
»g
, *
d©a
)

742 ià(
»g
 =ð
¡
.»g->
fifo_r_w
 ||„eg =ð¡.»g->
mem_r_w
)

744 ià(
»g
 >ð
¡
.
hw
->
num_»g
)

746  
	`i2c_»ad
(
¡
.
hw
->
addr
, 
»g
, 1, 
d©a
);

747 
	}
}

762 
	$mpu_š™
()

764 
d©a
[6], 
»v
;

767 
d©a
[0] = 
BIT_RESET
;

768 ià(
	`i2c_wr™e
(
¡
.
hw
->
addr
, st.
»g
->
pwr_mgmt_1
, 1, 
d©a
))

770 
	`d–ay_ms
(100);

773 
d©a
[0] = 0x00;

774 ià(
	`i2c_wr™e
(
¡
.
hw
->
addr
, st.
»g
->
pwr_mgmt_1
, 1, 
d©a
))

777 #ià
defšed
 
MPU6050


779 ià(
	`i2c_»ad
(
¡
.
hw
->
addr
, st.
»g
->
acûl_offs
, 6, 
d©a
))

781 
»v
 = ((
d©a
[5] & 0x01) << 2) | ((data[3] & 0x01) << 1) |

782 (
d©a
[1] & 0x01);

784 ià(
»v
) {

786 ià(
»v
 == 1)

787 
¡
.
ch_cfg
.
acûl_h®f
 = 1;

788 ià(
»v
 == 2)

789 
¡
.
ch_cfg
.
acûl_h®f
 = 0;

791 
	`log_e
("UnsuµÜ‹d soáw¬´oduù„ev %d.\n", 
»v
);

795 ià(
	`i2c_»ad
(
¡
.
hw
->
addr
, st.
»g
->
´od_id
, 1, 
d©a
))

797 
»v
 = 
d©a
[0] & 0x0F;

798 ià(!
»v
) {

799 
	`log_e
("Product ID„ead‡s 0 indicates device isƒither "

802 } ià(
»v
 == 4) {

803 
	`log_i
("Half sensitivity…art found.\n");

804 
¡
.
ch_cfg
.
acûl_h®f
 = 1;

806 
¡
.
ch_cfg
.
acûl_h®f
 = 0;

808 #–ià
defšed
 
MPU6500


809 
	#MPU6500_MEM_REV_ADDR
 (0x17)

	)

810 ià(
	`mpu_»ad_mem
(
MPU6500_MEM_REV_ADDR
, 1, &
»v
))

812 ià(
»v
 == 0x1)

813 
¡
.
ch_cfg
.
acûl_h®f
 = 0;

815 
	`log_e
("UnsuµÜ‹d soáw¬´oduù„ev %d.\n", 
»v
);

822 
d©a
[0] = 
BIT_FIFO_SIZE_1024
 | 0x8;

823 ià(
	`i2c_wr™e
(
¡
.
hw
->
addr
, st.
»g
->
acûl_cfg2
, 1, 
d©a
))

828 
¡
.
ch_cfg
.
£nsÜs
 = 0xFF;

829 
¡
.
ch_cfg
.
gyro_f¤
 = 0xFF;

830 
¡
.
ch_cfg
.
acûl_f¤
 = 0xFF;

831 
¡
.
ch_cfg
.
Íf
 = 0xFF;

832 
¡
.
ch_cfg
.
§m¶e_¿‹
 = 0xFFFF;

833 
¡
.
ch_cfg
.
fifo_’abË
 = 0xFF;

834 
¡
.
ch_cfg
.
by·ss_mode
 = 0xFF;

835 #ifdeà
AK89xx_SECONDARY


836 
¡
.
ch_cfg
.
com·ss_§m¶e_¿‹
 = 0xFFFF;

839 
¡
.
ch_cfg
.
þk_¤c
 = 
INV_CLK_PLL
;

841 
¡
.
ch_cfg
.
aùive_low_št
 = 1;

842 
¡
.
ch_cfg
.
Ïtched_št
 = 0;

843 
¡
.
ch_cfg
.
št_mÙiÚ_Úly
 = 0;

844 
¡
.
ch_cfg
.
Í_acûl_mode
 = 0;

845 
	`mem£t
(&
¡
.
ch_cfg
.
ÿche
, 0, (st.chip_cfg.cache));

846 
¡
.
ch_cfg
.
dmp_Ú
 = 0;

847 
¡
.
ch_cfg
.
dmp_lßded
 = 0;

848 
¡
.
ch_cfg
.
dmp_§m¶e_¿‹
 = 0;

850 ià(
	`mpu_£t_gyro_f¤
(2000))

852 ià(
	`mpu_£t_acûl_f¤
(2))

854 ià(
	`mpu_£t_Íf
(42))

856 ià(
	`mpu_£t_§m¶e_¿‹
(50))

858 ià(
	`mpu_cÚfigu»_fifo
(0))

864 #ifdeà
AK89xx_SECONDARY


865 
	`£tup_com·ss
();

866 ià(
	`mpu_£t_com·ss_§m¶e_¿‹
(10))

870 ià(
	`mpu_£t_by·ss
(0))

874 
	`mpu_£t_£nsÜs
(0);

876 
	}
}

893 
	$mpu_Í_acûl_mode
(
¿‹
)

895 
tmp
[2];

897 ià(
¿‹
 > 40)

900 ià(!
¿‹
) {

901 
	`mpu_£t_št_Ïtched
(0);

902 
tmp
[0] = 0;

903 
tmp
[1] = 
BIT_STBY_XYZG
;

904 ià(
	`i2c_wr™e
(
¡
.
hw
->
addr
, st.
»g
->
pwr_mgmt_1
, 2, 
tmp
))

906 
¡
.
ch_cfg
.
Í_acûl_mode
 = 0;

916 
	`mpu_£t_št_Ïtched
(1);

917 #ià
defšed
 
MPU6050


918 
tmp
[0] = 
BIT_LPA_CYCLE
;

919 ià(
¿‹
 == 1) {

920 
tmp
[1] = 
INV_LPA_1_25HZ
;

921 
	`mpu_£t_Íf
(5);

922 } ià(
¿‹
 <= 5) {

923 
tmp
[1] = 
INV_LPA_5HZ
;

924 
	`mpu_£t_Íf
(5);

925 } ià(
¿‹
 <= 20) {

926 
tmp
[1] = 
INV_LPA_20HZ
;

927 
	`mpu_£t_Íf
(10);

929 
tmp
[1] = 
INV_LPA_40HZ
;

930 
	`mpu_£t_Íf
(20);

932 
tmp
[1] = (tmp[1] << 6è| 
BIT_STBY_XYZG
;

933 ià(
	`i2c_wr™e
(
¡
.
hw
->
addr
, st.
»g
->
pwr_mgmt_1
, 2, 
tmp
))

935 #–ià
defšed
 
MPU6500


937 ià(
¿‹
 == 1)

938 
tmp
[0] = 
INV_LPA_1_25HZ
;

939 ià(
¿‹
 == 2)

940 
tmp
[0] = 
INV_LPA_2_5HZ
;

941 ià(
¿‹
 <= 5)

942 
tmp
[0] = 
INV_LPA_5HZ
;

943 ià(
¿‹
 <= 10)

944 
tmp
[0] = 
INV_LPA_10HZ
;

945 ià(
¿‹
 <= 20)

946 
tmp
[0] = 
INV_LPA_20HZ
;

947 ià(
¿‹
 <= 40)

948 
tmp
[0] = 
INV_LPA_40HZ
;

949 ià(
¿‹
 <= 80)

950 
tmp
[0] = 
INV_LPA_80HZ
;

951 ià(
¿‹
 <= 160)

952 
tmp
[0] = 
INV_LPA_160HZ
;

953 ià(
¿‹
 <= 320)

954 
tmp
[0] = 
INV_LPA_320HZ
;

956 
tmp
[0] = 
INV_LPA_640HZ
;

957 ià(
	`i2c_wr™e
(
¡
.
hw
->
addr
, st.
»g
->
Í_acûl_odr
, 1, 
tmp
))

959 
tmp
[0] = 
BIT_LPA_CYCLE
;

960 ià(
	`i2c_wr™e
(
¡
.
hw
->
addr
, st.
»g
->
pwr_mgmt_1
, 1, 
tmp
))

963 
¡
.
ch_cfg
.
£nsÜs
 = 
INV_XYZ_ACCEL
;

964 
¡
.
ch_cfg
.
þk_¤c
 = 0;

965 
¡
.
ch_cfg
.
Í_acûl_mode
 = 1;

966 
	`mpu_cÚfigu»_fifo
(0);

969 
	}
}

977 
	$mpu_g‘_gyro_»g
(*
d©a
, *
time¡amp
)

979 
tmp
[6];

981 ià(!(
¡
.
ch_cfg
.
£nsÜs
 & 
INV_XYZ_GYRO
))

984 ià(
	`i2c_»ad
(
¡
.
hw
->
addr
, st.
»g
->
¿w_gyro
, 6, 
tmp
))

986 
d©a
[0] = (
tmp
[0] << 8) |mp[1];

987 
d©a
[1] = (
tmp
[2] << 8) |mp[3];

988 
d©a
[2] = (
tmp
[4] << 8) |mp[5];

989 ià(
time¡amp
)

990 
	`g‘_ms
(
time¡amp
);

992 
	}
}

1000 
	$mpu_g‘_acûl_»g
(*
d©a
, *
time¡amp
)

1002 
tmp
[6];

1004 ià(!(
¡
.
ch_cfg
.
£nsÜs
 & 
INV_XYZ_ACCEL
))

1007 ià(
	`i2c_»ad
(
¡
.
hw
->
addr
, st.
»g
->
¿w_acûl
, 6, 
tmp
))

1009 
d©a
[0] = (
tmp
[0] << 8) |mp[1];

1010 
d©a
[1] = (
tmp
[2] << 8) |mp[3];

1011 
d©a
[2] = (
tmp
[4] << 8) |mp[5];

1012 ià(
time¡amp
)

1013 
	`g‘_ms
(
time¡amp
);

1015 
	}
}

1023 
	$mpu_g‘_‹m³¿tu»
(*
d©a
, *
time¡amp
)

1025 
tmp
[2];

1026 
¿w
;

1028 ià(!(
¡
.
ch_cfg
.
£nsÜs
))

1031 ià(
	`i2c_»ad
(
¡
.
hw
->
addr
, st.
»g
->
‹mp
, 2, 
tmp
))

1033 
¿w
 = (
tmp
[0] << 8) |mp[1];

1034 ià(
time¡amp
)

1035 
	`g‘_ms
(
time¡amp
);

1037 
d©a
[0] = ()((35 + ((
¿w
 - ()
¡
.
hw
->
‹mp_off£t
è/ st.hw->
‹mp_£ns
)) * 65536L);

1039 
	}
}

1048 
	$mpu_£t_acûl_bŸs
(cÚ¡ *
acûl_bŸs
)

1050 
d©a
[6];

1051 
acûl_hw
[3];

1052 
gÙ_acûl
[3];

1053 
fg
[3];

1055 ià(!
acûl_bŸs
)

1057 ià(!
acûl_bŸs
[0] && !accel_bias[1] && !accel_bias[2])

1060 ià(
	`i2c_»ad
(
¡
.
hw
->
addr
, 3, 3, 
d©a
))

1062 
fg
[0] = ((
d©a
[0] >> 4) + 8) & 0xf;

1063 
fg
[1] = ((
d©a
[1] >> 4) + 8) & 0xf;

1064 
fg
[2] = ((
d©a
[2] >> 4) + 8) & 0xf;

1066 
acûl_hw
[0] = ()(
acûl_bŸs
[0] * 2 / (64 + 
fg
[0]));

1067 
acûl_hw
[1] = ()(
acûl_bŸs
[1] * 2 / (64 + 
fg
[1]));

1068 
acûl_hw
[2] = ()(
acûl_bŸs
[2] * 2 / (64 + 
fg
[2]));

1070 ià(
	`i2c_»ad
(
¡
.
hw
->
addr
, 0x06, 6, 
d©a
))

1073 
gÙ_acûl
[0] = (()
d©a
[0] << 8) | data[1];

1074 
gÙ_acûl
[1] = (()
d©a
[2] << 8) | data[3];

1075 
gÙ_acûl
[2] = (()
d©a
[4] << 8) | data[5];

1077 
acûl_hw
[0] +ð
gÙ_acûl
[0];

1078 
acûl_hw
[1] +ð
gÙ_acûl
[1];

1079 
acûl_hw
[2] +ð
gÙ_acûl
[2];

1081 
d©a
[0] = (
acûl_hw
[0] >> 8) & 0xff;

1082 
d©a
[1] = (
acûl_hw
[0]) & 0xff;

1083 
d©a
[2] = (
acûl_hw
[1] >> 8) & 0xff;

1084 
d©a
[3] = (
acûl_hw
[1]) & 0xff;

1085 
d©a
[4] = (
acûl_hw
[2] >> 8) & 0xff;

1086 
d©a
[5] = (
acûl_hw
[2]) & 0xff;

1088 ià(
	`i2c_wr™e
(
¡
.
hw
->
addr
, 0x06, 6, 
d©a
))

1091 
	}
}

1097 
	$mpu_»£t_fifo
()

1099 
d©a
;

1101 ià(!(
¡
.
ch_cfg
.
£nsÜs
))

1104 
d©a
 = 0;

1105 ià(
	`i2c_wr™e
(
¡
.
hw
->
addr
, st.
»g
->
št_’abË
, 1, &
d©a
))

1107 ià(
	`i2c_wr™e
(
¡
.
hw
->
addr
, st.
»g
->
fifo_’
, 1, &
d©a
))

1109 ià(
	`i2c_wr™e
(
¡
.
hw
->
addr
, st.
»g
->
u£r_ù¾
, 1, &
d©a
))

1112 ià(
¡
.
ch_cfg
.
dmp_Ú
) {

1113 
d©a
 = 
BIT_FIFO_RST
 | 
BIT_DMP_RST
;

1114 ià(
	`i2c_wr™e
(
¡
.
hw
->
addr
, st.
»g
->
u£r_ù¾
, 1, &
d©a
))

1116 
	`d–ay_ms
(50);

1117 
d©a
 = 
BIT_DMP_EN
 | 
BIT_FIFO_EN
;

1118 ià(
¡
.
ch_cfg
.
£nsÜs
 & 
INV_XYZ_COMPASS
)

1119 
d©a
 |ð
BIT_AUX_IF_EN
;

1120 ià(
	`i2c_wr™e
(
¡
.
hw
->
addr
, st.
»g
->
u£r_ù¾
, 1, &
d©a
))

1122 ià(
¡
.
ch_cfg
.
št_’abË
)

1123 
d©a
 = 
BIT_DMP_INT_EN
;

1125 
d©a
 = 0;

1126 ià(
	`i2c_wr™e
(
¡
.
hw
->
addr
, st.
»g
->
št_’abË
, 1, &
d©a
))

1128 
d©a
 = 0;

1129 ià(
	`i2c_wr™e
(
¡
.
hw
->
addr
, st.
»g
->
fifo_’
, 1, &
d©a
))

1132 
d©a
 = 
BIT_FIFO_RST
;

1133 ià(
	`i2c_wr™e
(
¡
.
hw
->
addr
, st.
»g
->
u£r_ù¾
, 1, &
d©a
))

1135 ià(
¡
.
ch_cfg
.
by·ss_mode
 || !(¡.ch_cfg.
£nsÜs
 & 
INV_XYZ_COMPASS
))

1136 
d©a
 = 
BIT_FIFO_EN
;

1138 
d©a
 = 
BIT_FIFO_EN
 | 
BIT_AUX_IF_EN
;

1139 ià(
	`i2c_wr™e
(
¡
.
hw
->
addr
, st.
»g
->
u£r_ù¾
, 1, &
d©a
))

1141 
	`d–ay_ms
(50);

1142 ià(
¡
.
ch_cfg
.
št_’abË
)

1143 
d©a
 = 
BIT_DATA_RDY_EN
;

1145 
d©a
 = 0;

1146 ià(
	`i2c_wr™e
(
¡
.
hw
->
addr
, st.
»g
->
št_’abË
, 1, &
d©a
))

1148 ià(
	`i2c_wr™e
(
¡
.
hw
->
addr
, st.
»g
->
fifo_’
, 1, &¡.
ch_cfg
.
fifo_’abË
))

1152 
	}
}

1159 
	$mpu_g‘_gyro_f¤
(*
f¤
)

1161 
¡
.
ch_cfg
.
gyro_f¤
) {

1162 
INV_FSR_250DPS
:

1163 
f¤
[0] = 250;

1165 
INV_FSR_500DPS
:

1166 
f¤
[0] = 500;

1168 
INV_FSR_1000DPS
:

1169 
f¤
[0] = 1000;

1171 
INV_FSR_2000DPS
:

1172 
f¤
[0] = 2000;

1175 
f¤
[0] = 0;

1179 
	}
}

1186 
	$mpu_£t_gyro_f¤
(
f¤
)

1188 
d©a
;

1190 ià(!(
¡
.
ch_cfg
.
£nsÜs
))

1193 
f¤
) {

1195 
d©a
 = 
INV_FSR_250DPS
 << 3;

1198 
d©a
 = 
INV_FSR_500DPS
 << 3;

1201 
d©a
 = 
INV_FSR_1000DPS
 << 3;

1204 
d©a
 = 
INV_FSR_2000DPS
 << 3;

1210 ià(
¡
.
ch_cfg
.
gyro_f¤
 =ð(
d©a
 >> 3))

1212 ià(
	`i2c_wr™e
(
¡
.
hw
->
addr
, st.
»g
->
gyro_cfg
, 1, &
d©a
))

1214 
¡
.
ch_cfg
.
gyro_f¤
 = 
d©a
 >> 3;

1216 
	}
}

1223 
	$mpu_g‘_acûl_f¤
(*
f¤
)

1225 
¡
.
ch_cfg
.
acûl_f¤
) {

1226 
INV_FSR_2G
:

1227 
f¤
[0] = 2;

1229 
INV_FSR_4G
:

1230 
f¤
[0] = 4;

1232 
INV_FSR_8G
:

1233 
f¤
[0] = 8;

1235 
INV_FSR_16G
:

1236 
f¤
[0] = 16;

1241 ià(
¡
.
ch_cfg
.
acûl_h®f
)

1242 
f¤
[0] <<= 1;

1244 
	}
}

1251 
	$mpu_£t_acûl_f¤
(
f¤
)

1253 
d©a
;

1255 ià(!(
¡
.
ch_cfg
.
£nsÜs
))

1258 
f¤
) {

1260 
d©a
 = 
INV_FSR_2G
 << 3;

1263 
d©a
 = 
INV_FSR_4G
 << 3;

1266 
d©a
 = 
INV_FSR_8G
 << 3;

1269 
d©a
 = 
INV_FSR_16G
 << 3;

1275 ià(
¡
.
ch_cfg
.
acûl_f¤
 =ð(
d©a
 >> 3))

1277 ià(
	`i2c_wr™e
(
¡
.
hw
->
addr
, st.
»g
->
acûl_cfg
, 1, &
d©a
))

1279 
¡
.
ch_cfg
.
acûl_f¤
 = 
d©a
 >> 3;

1281 
	}
}

1288 
	$mpu_g‘_Íf
(*
Íf
)

1290 
¡
.
ch_cfg
.
Íf
) {

1291 
INV_FILTER_188HZ
:

1292 
Íf
[0] = 188;

1294 
INV_FILTER_98HZ
:

1295 
Íf
[0] = 98;

1297 
INV_FILTER_42HZ
:

1298 
Íf
[0] = 42;

1300 
INV_FILTER_20HZ
:

1301 
Íf
[0] = 20;

1303 
INV_FILTER_10HZ
:

1304 
Íf
[0] = 10;

1306 
INV_FILTER_5HZ
:

1307 
Íf
[0] = 5;

1309 
INV_FILTER_256HZ_NOLPF2
:

1310 
INV_FILTER_2100HZ_NOLPF
:

1312 
Íf
[0] = 0;

1316 
	}
}

1324 
	$mpu_£t_Íf
(
Íf
)

1326 
d©a
;

1328 ià(!(
¡
.
ch_cfg
.
£nsÜs
))

1331 ià(
Íf
 >= 188)

1332 
d©a
 = 
INV_FILTER_188HZ
;

1333 ià(
Íf
 >= 98)

1334 
d©a
 = 
INV_FILTER_98HZ
;

1335 ià(
Íf
 >= 42)

1336 
d©a
 = 
INV_FILTER_42HZ
;

1337 ià(
Íf
 >= 20)

1338 
d©a
 = 
INV_FILTER_20HZ
;

1339 ià(
Íf
 >= 10)

1340 
d©a
 = 
INV_FILTER_10HZ
;

1342 
d©a
 = 
INV_FILTER_5HZ
;

1344 ià(
¡
.
ch_cfg
.
Íf
 =ð
d©a
)

1346 ià(
	`i2c_wr™e
(
¡
.
hw
->
addr
, st.
»g
->
Íf
, 1, &
d©a
))

1348 
¡
.
ch_cfg
.
Íf
 = 
d©a
;

1350 
	}
}

1357 
	$mpu_g‘_§m¶e_¿‹
(*
¿‹
)

1359 ià(
¡
.
ch_cfg
.
dmp_Ú
)

1362 
¿‹
[0] = 
¡
.
ch_cfg
.
§m¶e_¿‹
;

1364 
	}
}

1372 
	$mpu_£t_§m¶e_¿‹
(
¿‹
)

1374 
d©a
;

1376 ià(!(
¡
.
ch_cfg
.
£nsÜs
))

1379 ià(
¡
.
ch_cfg
.
dmp_Ú
)

1382 ià(
¡
.
ch_cfg
.
Í_acûl_mode
) {

1383 ià(
¿‹
 && (rate <= 40)) {

1385 
	`mpu_Í_acûl_mode
(
¿‹
);

1391 
	`mpu_Í_acûl_mode
(0);

1393 ià(
¿‹
 < 4)

1394 
¿‹
 = 4;

1395 ià(
¿‹
 > 1000)

1396 
¿‹
 = 1000;

1398 
d©a
 = 1000 / 
¿‹
 - 1;

1399 ià(
	`i2c_wr™e
(
¡
.
hw
->
addr
, st.
»g
->
¿‹_div
, 1, &
d©a
))

1402 
¡
.
ch_cfg
.
§m¶e_¿‹
 = 1000 / (1 + 
d©a
);

1404 #ifdeà
AK89xx_SECONDARY


1405 
	`mpu_£t_com·ss_§m¶e_¿‹
(
	`mš
(
¡
.
ch_cfg
.
com·ss_§m¶e_¿‹
, 
MAX_COMPASS_SAMPLE_RATE
));

1409 
	`mpu_£t_Íf
(
¡
.
ch_cfg
.
§m¶e_¿‹
 >> 1);

1412 
	}
}

1419 
	$mpu_g‘_com·ss_§m¶e_¿‹
(*
¿‹
)

1421 #ifdeà
AK89xx_SECONDARY


1422 
¿‹
[0] = 
¡
.
ch_cfg
.
com·ss_§m¶e_¿‹
;

1425 
¿‹
[0] = 0;

1428 
	}
}

1441 
	$mpu_£t_com·ss_§m¶e_¿‹
(
¿‹
)

1443 #ifdeà
AK89xx_SECONDARY


1444 
div
;

1445 ià(!
¿‹
 ||„©> 
¡
.
ch_cfg
.
§m¶e_¿‹
 ||„©> 
MAX_COMPASS_SAMPLE_RATE
)

1448 
div
 = 
¡
.
ch_cfg
.
§m¶e_¿‹
 / 
¿‹
 - 1;

1449 ià(
	`i2c_wr™e
(
¡
.
hw
->
addr
, st.
»g
->
s4_ù¾
, 1, &
div
))

1451 
¡
.
ch_cfg
.
com·ss_§m¶e_¿‹
 = st.ch_cfg.
§m¶e_¿‹
 / (
div
 + 1);

1456 
	}
}

1463 
	$mpu_g‘_gyro_£ns
(*
£ns
)

1465 
¡
.
ch_cfg
.
gyro_f¤
) {

1466 
INV_FSR_250DPS
:

1467 
£ns
[0] = 131.f;

1469 
INV_FSR_500DPS
:

1470 
£ns
[0] = 65.5f;

1472 
INV_FSR_1000DPS
:

1473 
£ns
[0] = 32.8f;

1475 
INV_FSR_2000DPS
:

1476 
£ns
[0] = 16.4f;

1482 
	}
}

1489 
	$mpu_g‘_acûl_£ns
(*
£ns
)

1491 
¡
.
ch_cfg
.
acûl_f¤
) {

1492 
INV_FSR_2G
:

1493 
£ns
[0] = 16384;

1495 
INV_FSR_4G
:

1496 
£ns
[0] = 8092;

1498 
INV_FSR_8G
:

1499 
£ns
[0] = 4096;

1501 
INV_FSR_16G
:

1502 
£ns
[0] = 2048;

1507 ià(
¡
.
ch_cfg
.
acûl_h®f
)

1508 
£ns
[0] >>= 1;

1510 
	}
}

1521 
	$mpu_g‘_fifo_cÚfig
(*
£nsÜs
)

1523 
£nsÜs
[0] = 
¡
.
ch_cfg
.
fifo_’abË
;

1525 
	}
}

1536 
	$mpu_cÚfigu»_fifo
(
£nsÜs
)

1538 
´ev
;

1539 
»suÉ
 = 0;

1542 
£nsÜs
 &ð~
INV_XYZ_COMPASS
;

1544 ià(
¡
.
ch_cfg
.
dmp_Ú
)

1547 ià(!(
¡
.
ch_cfg
.
£nsÜs
))

1549 
´ev
 = 
¡
.
ch_cfg
.
fifo_’abË
;

1550 
¡
.
ch_cfg
.
fifo_’abË
 = 
£nsÜs
 & st.chip_cfg.sensors;

1551 ià(
¡
.
ch_cfg
.
fifo_’abË
 !ð
£nsÜs
)

1555 
»suÉ
 = -1;

1557 
»suÉ
 = 0;

1558 ià(
£nsÜs
 || 
¡
.
ch_cfg
.
Í_acûl_mode
)

1559 
	`£t_št_’abË
(1);

1561 
	`£t_št_’abË
(0);

1562 ià(
£nsÜs
) {

1563 ià(
	`mpu_»£t_fifo
()) {

1564 
¡
.
ch_cfg
.
fifo_’abË
 = 
´ev
;

1570  
»suÉ
;

1571 
	}
}

1578 
	$mpu_g‘_pow”_¡©e
(*
pow”_Ú
)

1580 ià(
¡
.
ch_cfg
.
£nsÜs
)

1581 
pow”_Ú
[0] = 1;

1583 
pow”_Ú
[0] = 0;

1585 
	}
}

1597 
	$mpu_£t_£nsÜs
(
£nsÜs
)

1599 
d©a
;

1600 #ifdeà
AK89xx_SECONDARY


1601 
u£r_ù¾
;

1604 ià(
£nsÜs
 & 
INV_XYZ_GYRO
)

1605 
d©a
 = 
INV_CLK_PLL
;

1606 ià(
£nsÜs
)

1607 
d©a
 = 0;

1609 
d©a
 = 
BIT_SLEEP
;

1610 ià(
	`i2c_wr™e
(
¡
.
hw
->
addr
, st.
»g
->
pwr_mgmt_1
, 1, &
d©a
)) {

1611 
¡
.
ch_cfg
.
£nsÜs
 = 0;

1614 
¡
.
ch_cfg
.
þk_¤c
 = 
d©a
 & ~
BIT_SLEEP
;

1616 
d©a
 = 0;

1617 ià(!(
£nsÜs
 & 
INV_X_GYRO
))

1618 
d©a
 |ð
BIT_STBY_XG
;

1619 ià(!(
£nsÜs
 & 
INV_Y_GYRO
))

1620 
d©a
 |ð
BIT_STBY_YG
;

1621 ià(!(
£nsÜs
 & 
INV_Z_GYRO
))

1622 
d©a
 |ð
BIT_STBY_ZG
;

1623 ià(!(
£nsÜs
 & 
INV_XYZ_ACCEL
))

1624 
d©a
 |ð
BIT_STBY_XYZA
;

1625 ià(
	`i2c_wr™e
(
¡
.
hw
->
addr
, st.
»g
->
pwr_mgmt_2
, 1, &
d©a
)) {

1626 
¡
.
ch_cfg
.
£nsÜs
 = 0;

1630 ià(
£nsÜs
 && (£nsÜ !ð
INV_XYZ_ACCEL
))

1632 
	`mpu_£t_št_Ïtched
(0);

1634 #ifdeà
AK89xx_SECONDARY


1635 #ifdeà
AK89xx_BYPASS


1636 ià(
£nsÜs
 & 
INV_XYZ_COMPASS
)

1637 
	`mpu_£t_by·ss
(1);

1639 
	`mpu_£t_by·ss
(0);

1641 ià(
	`i2c_»ad
(
¡
.
hw
->
addr
, st.
»g
->
u£r_ù¾
, 1, &user_ctrl))

1644 ià(
£nsÜs
 & 
INV_XYZ_COMPASS
) {

1645 
d©a
 = 
AKM_SINGLE_MEASUREMENT
;

1646 
u£r_ù¾
 |ð
BIT_AUX_IF_EN
;

1648 
d©a
 = 
AKM_POWER_DOWN
;

1649 
u£r_ù¾
 &ð~
BIT_AUX_IF_EN
;

1651 ià(
¡
.
ch_cfg
.
dmp_Ú
)

1652 
u£r_ù¾
 |ð
BIT_DMP_EN
;

1654 
u£r_ù¾
 &ð~
BIT_DMP_EN
;

1655 ià(
	`i2c_wr™e
(
¡
.
hw
->
addr
, st.
»g
->
s1_do
, 1, &
d©a
))

1658 ià(
	`i2c_wr™e
(
¡
.
hw
->
addr
, st.
»g
->
u£r_ù¾
, 1, &user_ctrl))

1663 
¡
.
ch_cfg
.
£nsÜs
 = sensors;

1664 
¡
.
ch_cfg
.
Í_acûl_mode
 = 0;

1665 
	`d–ay_ms
(50);

1667 
	}
}

1674 
	$mpu_g‘_št_¡©us
(*
¡©us
)

1676 
tmp
[2];

1677 ià(!
¡
.
ch_cfg
.
£nsÜs
)

1679 ià(
	`i2c_»ad
(
¡
.
hw
->
addr
, st.
»g
->
dmp_št_¡©us
, 2, 
tmp
))

1681 
¡©us
[0] = (
tmp
[0] << 8) |mp[1];

1683 
	}
}

1703 
	$mpu_»ad_fifo
(*
gyro
, *
acûl
, *
time¡amp
,

1704 *
£nsÜs
, *
mÜe
)

1707 
d©a
[
MAX_PACKET_LENGTH
];

1708 
·ck‘_size
 = 0;

1709 
fifo_couÁ
, 
šdex
 = 0;

1711 ià(
¡
.
ch_cfg
.
dmp_Ú
)

1714 
£nsÜs
[0] = 0;

1715 ià(!
¡
.
ch_cfg
.
£nsÜs
)

1717 ià(!
¡
.
ch_cfg
.
fifo_’abË
)

1720 ià(
¡
.
ch_cfg
.
fifo_’abË
 & 
INV_X_GYRO
)

1721 
·ck‘_size
 += 2;

1722 ià(
¡
.
ch_cfg
.
fifo_’abË
 & 
INV_Y_GYRO
)

1723 
·ck‘_size
 += 2;

1724 ià(
¡
.
ch_cfg
.
fifo_’abË
 & 
INV_Z_GYRO
)

1725 
·ck‘_size
 += 2;

1726 ià(
¡
.
ch_cfg
.
fifo_’abË
 & 
INV_XYZ_ACCEL
)

1727 
·ck‘_size
 += 6;

1729 ià(
	`i2c_»ad
(
¡
.
hw
->
addr
, st.
»g
->
fifo_couÁ_h
, 2, 
d©a
))

1731 
fifo_couÁ
 = (
d©a
[0] << 8) | data[1];

1732 ià(
fifo_couÁ
 < 
·ck‘_size
)

1735 ià(
fifo_couÁ
 > (
¡
.
hw
->
max_fifo
 >> 1)) {

1737 ià(
	`i2c_»ad
(
¡
.
hw
->
addr
, st.
»g
->
št_¡©us
, 1, 
d©a
))

1739 ià(
d©a
[0] & 
BIT_FIFO_OVERFLOW
) {

1740 
	`mpu_»£t_fifo
();

1744 
	`g‘_ms
((*)
time¡amp
);

1746 ià(
	`i2c_»ad
(
¡
.
hw
->
addr
, st.
»g
->
fifo_r_w
, 
·ck‘_size
, 
d©a
))

1748 
mÜe
[0] = 
fifo_couÁ
 / 
·ck‘_size
 - 1;

1749 
£nsÜs
[0] = 0;

1751 ià((
šdex
 !ð
·ck‘_size
è&& 
¡
.
ch_cfg
.
fifo_’abË
 & 
INV_XYZ_ACCEL
) {

1752 
acûl
[0] = (
d©a
[
šdex
+0] << 8) | data[index+1];

1753 
acûl
[1] = (
d©a
[
šdex
+2] << 8) | data[index+3];

1754 
acûl
[2] = (
d©a
[
šdex
+4] << 8) | data[index+5];

1755 
£nsÜs
[0] |ð
INV_XYZ_ACCEL
;

1756 
šdex
 += 6;

1758 ià((
šdex
 !ð
·ck‘_size
è&& 
¡
.
ch_cfg
.
fifo_’abË
 & 
INV_X_GYRO
) {

1759 
gyro
[0] = (
d©a
[
šdex
+0] << 8) | data[index+1];

1760 
£nsÜs
[0] |ð
INV_X_GYRO
;

1761 
šdex
 += 2;

1763 ià((
šdex
 !ð
·ck‘_size
è&& 
¡
.
ch_cfg
.
fifo_’abË
 & 
INV_Y_GYRO
) {

1764 
gyro
[1] = (
d©a
[
šdex
+0] << 8) | data[index+1];

1765 
£nsÜs
[0] |ð
INV_Y_GYRO
;

1766 
šdex
 += 2;

1768 ià((
šdex
 !ð
·ck‘_size
è&& 
¡
.
ch_cfg
.
fifo_’abË
 & 
INV_Z_GYRO
) {

1769 
gyro
[2] = (
d©a
[
šdex
+0] << 8) | data[index+1];

1770 
£nsÜs
[0] |ð
INV_Z_GYRO
;

1771 
šdex
 += 2;

1775 
	}
}

1784 
	$mpu_»ad_fifo_¡»am
(
Ëngth
, *
d©a
,

1785 *
mÜe
)

1787 
tmp
[2];

1788 
fifo_couÁ
;

1789 ià(!
¡
.
ch_cfg
.
dmp_Ú
)

1791 ià(!
¡
.
ch_cfg
.
£nsÜs
)

1794 ià(
	`i2c_»ad
(
¡
.
hw
->
addr
, st.
»g
->
fifo_couÁ_h
, 2, 
tmp
))

1796 
fifo_couÁ
 = (
tmp
[0] << 8) |mp[1];

1797 ià(
fifo_couÁ
 < 
Ëngth
) {

1798 
mÜe
[0] = 0;

1801 ià(
fifo_couÁ
 > (
¡
.
hw
->
max_fifo
 >> 1)) {

1803 ià(
	`i2c_»ad
(
¡
.
hw
->
addr
, st.
»g
->
št_¡©us
, 1, 
tmp
))

1805 ià(
tmp
[0] & 
BIT_FIFO_OVERFLOW
) {

1806 
	`mpu_»£t_fifo
();

1811 ià(
	`i2c_»ad
(
¡
.
hw
->
addr
, st.
»g
->
fifo_r_w
, 
Ëngth
, 
d©a
))

1813 
mÜe
[0] = 
fifo_couÁ
 / 
Ëngth
 - 1;

1815 
	}
}

1822 
	$mpu_£t_by·ss
(
by·ss_Ú
)

1824 
tmp
;

1826 ià(
¡
.
ch_cfg
.
by·ss_mode
 =ð
by·ss_Ú
)

1829 ià(
by·ss_Ú
) {

1830 ià(
	`i2c_»ad
(
¡
.
hw
->
addr
, st.
»g
->
u£r_ù¾
, 1, &
tmp
))

1832 
tmp
 &ð~
BIT_AUX_IF_EN
;

1833 ià(
	`i2c_wr™e
(
¡
.
hw
->
addr
, st.
»g
->
u£r_ù¾
, 1, &
tmp
))

1835 
	`d–ay_ms
(3);

1836 
tmp
 = 
BIT_BYPASS_EN
;

1837 ià(
¡
.
ch_cfg
.
aùive_low_št
)

1838 
tmp
 |ð
BIT_ACTL
;

1839 ià(
¡
.
ch_cfg
.
Ïtched_št
)

1840 
tmp
 |ð
BIT_LATCH_EN
 | 
BIT_ANY_RD_CLR
;

1841 ià(
	`i2c_wr™e
(
¡
.
hw
->
addr
, st.
»g
->
št_pš_cfg
, 1, &
tmp
))

1845 ià(
	`i2c_»ad
(
¡
.
hw
->
addr
, st.
»g
->
u£r_ù¾
, 1, &
tmp
))

1847 ià(
¡
.
ch_cfg
.
£nsÜs
 & 
INV_XYZ_COMPASS
)

1848 
tmp
 |ð
BIT_AUX_IF_EN
;

1850 
tmp
 &ð~
BIT_AUX_IF_EN
;

1851 ià(
	`i2c_wr™e
(
¡
.
hw
->
addr
, st.
»g
->
u£r_ù¾
, 1, &
tmp
))

1853 
	`d–ay_ms
(3);

1854 ià(
¡
.
ch_cfg
.
aùive_low_št
)

1855 
tmp
 = 
BIT_ACTL
;

1857 
tmp
 = 0;

1858 ià(
¡
.
ch_cfg
.
Ïtched_št
)

1859 
tmp
 |ð
BIT_LATCH_EN
 | 
BIT_ANY_RD_CLR
;

1860 ià(
	`i2c_wr™e
(
¡
.
hw
->
addr
, st.
»g
->
št_pš_cfg
, 1, &
tmp
))

1863 
¡
.
ch_cfg
.
by·ss_mode
 = 
by·ss_Ú
;

1865 
	}
}

1872 
	$mpu_£t_št_Ëv–
(
aùive_low
)

1874 
¡
.
ch_cfg
.
aùive_low_št
 = 
aùive_low
;

1876 
	}
}

1884 
	$mpu_£t_št_Ïtched
(
’abË
)

1886 
tmp
;

1887 ià(
¡
.
ch_cfg
.
Ïtched_št
 =ð
’abË
)

1890 ià(
’abË
)

1891 
tmp
 = 
BIT_LATCH_EN
 | 
BIT_ANY_RD_CLR
;

1893 
tmp
 = 0;

1894 ià(
¡
.
ch_cfg
.
by·ss_mode
)

1895 
tmp
 |ð
BIT_BYPASS_EN
;

1896 ià(
¡
.
ch_cfg
.
aùive_low_št
)

1897 
tmp
 |ð
BIT_ACTL
;

1898 ià(
	`i2c_wr™e
(
¡
.
hw
->
addr
, st.
»g
->
št_pš_cfg
, 1, &
tmp
))

1900 
¡
.
ch_cfg
.
Ïtched_št
 = 
’abË
;

1902 
	}
}

1904 #ifdeà
MPU6050


1905 
	$g‘_acûl_´od_shiá
(*
¡_shiá
)

1907 
tmp
[4], 
shiá_code
[3], 
ii
;

1909 ià(
	`i2c_»ad
(
¡
.
hw
->
addr
, 0x0D, 4, 
tmp
))

1912 
shiá_code
[0] = ((
tmp
[0] & 0xE0) >> 3) | ((tmp[3] & 0x30) >> 4);

1913 
shiá_code
[1] = ((
tmp
[1] & 0xE0) >> 3) | ((tmp[3] & 0x0C) >> 2);

1914 
shiá_code
[2] = ((
tmp
[2] & 0xE0) >> 3) | (tmp[3] & 0x03);

1915 
ii
 = 0; ii < 3; ii++) {

1916 ià(!
shiá_code
[
ii
]) {

1917 
¡_shiá
[
ii
] = 0.f;

1923 
¡_shiá
[
ii
] = 0.34f;

1924 --
shiá_code
[
ii
])

1925 
¡_shiá
[
ii
] *= 1.034f;

1928 
	}
}

1930 
	$acûl_£lf_‹¡
(*
bŸs_»guÏr
, *
bŸs_¡
)

1932 
jj
, 
»suÉ
 = 0;

1933 
¡_shiá
[3], 
¡_shiá_cu¡
, 
¡_shiá_v¬
;

1935 
	`g‘_acûl_´od_shiá
(
¡_shiá
);

1936 
jj
 = 0; jj < 3; jj++) {

1937 
¡_shiá_cu¡
 = 
	`Ïbs
(
bŸs_»guÏr
[
jj
] - 
bŸs_¡
[jj]) / 65536.f;

1938 ià(
¡_shiá
[
jj
]) {

1939 
¡_shiá_v¬
 = 
¡_shiá_cu¡
 / 
¡_shiá
[
jj
] - 1.f;

1940 ià(
	`çbs
(
¡_shiá_v¬
è> 
‹¡
.
max_acûl_v¬
)

1941 
»suÉ
 |ð1 << 
jj
;

1942 } ià((
¡_shiá_cu¡
 < 
‹¡
.
mš_g
) ||

1943 (
¡_shiá_cu¡
 > 
‹¡
.
max_g
))

1944 
»suÉ
 |ð1 << 
jj
;

1947  
»suÉ
;

1948 
	}
}

1950 
	$gyro_£lf_‹¡
(*
bŸs_»guÏr
, *
bŸs_¡
)

1952 
jj
, 
»suÉ
 = 0;

1953 
tmp
[3];

1954 
¡_shiá
, 
¡_shiá_cu¡
, 
¡_shiá_v¬
;

1956 ià(
	`i2c_»ad
(
¡
.
hw
->
addr
, 0x0D, 3, 
tmp
))

1959 
tmp
[0] &= 0x1F;

1960 
tmp
[1] &= 0x1F;

1961 
tmp
[2] &= 0x1F;

1963 
jj
 = 0; jj < 3; jj++) {

1964 
¡_shiá_cu¡
 = 
	`Ïbs
(
bŸs_»guÏr
[
jj
] - 
bŸs_¡
[jj]) / 65536.f;

1965 ià(
tmp
[
jj
]) {

1966 
¡_shiá
 = 3275.à/ 
‹¡
.
gyro_£ns
;

1967 --
tmp
[
jj
])

1968 
¡_shiá
 *= 1.046f;

1969 
¡_shiá_v¬
 = 
¡_shiá_cu¡
 / 
¡_shiá
 - 1.f;

1970 ià(
	`çbs
(
¡_shiá_v¬
è> 
‹¡
.
max_gyro_v¬
)

1971 
»suÉ
 |ð1 << 
jj
;

1972 } ià((
¡_shiá_cu¡
 < 
‹¡
.
mš_dps
) ||

1973 (
¡_shiá_cu¡
 > 
‹¡
.
max_dps
))

1974 
»suÉ
 |ð1 << 
jj
;

1976  
»suÉ
;

1977 
	}
}

1979 #ifdeà
AK89xx_SECONDARY


1980 
	$com·ss_£lf_‹¡
()

1982 
tmp
[6];

1983 
Œ›s
 = 10;

1984 
»suÉ
 = 0x07;

1985 
d©a
;

1987 
	`mpu_£t_by·ss
(1);

1989 
tmp
[0] = 
AKM_POWER_DOWN
;

1990 ià(
	`i2c_wr™e
(
¡
.
ch_cfg
.
com·ss_addr
, 
AKM_REG_CNTL
, 1, 
tmp
))

1992 
tmp
[0] = 
AKM_BIT_SELF_TEST
;

1993 ià(
	`i2c_wr™e
(
¡
.
ch_cfg
.
com·ss_addr
, 
AKM_REG_ASTC
, 1, 
tmp
))

1994 
AKM_»¡Üe
;

1995 
tmp
[0] = 
AKM_MODE_SELF_TEST
;

1996 ià(
	`i2c_wr™e
(
¡
.
ch_cfg
.
com·ss_addr
, 
AKM_REG_CNTL
, 1, 
tmp
))

1997 
AKM_»¡Üe
;

2000 
	`d–ay_ms
(10);

2001 ià(
	`i2c_»ad
(
¡
.
ch_cfg
.
com·ss_addr
, 
AKM_REG_ST1
, 1, 
tmp
))

2002 
AKM_»¡Üe
;

2003 ià(
tmp
[0] & 
AKM_DATA_READY
)

2005 } 
Œ›s
--);

2006 ià(!(
tmp
[0] & 
AKM_DATA_READY
))

2007 
AKM_»¡Üe
;

2009 ià(
	`i2c_»ad
(
¡
.
ch_cfg
.
com·ss_addr
, 
AKM_REG_HXL
, 6, 
tmp
))

2010 
AKM_»¡Üe
;

2012 
»suÉ
 = 0;

2013 
d©a
 = ()(
tmp
[1] << 8) |mp[0];

2014 ià((
d©a
 > 100) || (data < -100))

2015 
»suÉ
 |= 0x01;

2016 
d©a
 = ()(
tmp
[3] << 8) |mp[2];

2017 ià((
d©a
 > 100) || (data < -100))

2018 
»suÉ
 |= 0x02;

2019 
d©a
 = ()(
tmp
[5] << 8) |mp[4];

2020 ià((
d©a
 > -300) || (data < -1000))

2021 
»suÉ
 |= 0x04;

2023 
AKM_»¡Üe
:

2024 
tmp
[0] = 0 | 
SUPPORTS_AK89xx_HIGH_SENS
;

2025 
	`i2c_wr™e
(
¡
.
ch_cfg
.
com·ss_addr
, 
AKM_REG_ASTC
, 1, 
tmp
);

2026 
tmp
[0] = 
SUPPORTS_AK89xx_HIGH_SENS
;

2027 
	`i2c_wr™e
(
¡
.
ch_cfg
.
com·ss_addr
, 
AKM_REG_CNTL
, 1, 
tmp
);

2028 
	`mpu_£t_by·ss
(0);

2029  
»suÉ
;

2030 
	}
}

2034 
	$g‘_¡_bŸ£s
(*
gyro
, *
acûl
, 
hw_‹¡
)

2036 
d©a
[
MAX_PACKET_LENGTH
];

2037 
·ck‘_couÁ
, 
ii
;

2038 
fifo_couÁ
;

2040 
d©a
[0] = 0x01;

2041 
d©a
[1] = 0;

2042 ià(
	`i2c_wr™e
(
¡
.
hw
->
addr
, st.
»g
->
pwr_mgmt_1
, 2, 
d©a
))

2044 
	`d–ay_ms
(200);

2045 
d©a
[0] = 0;

2046 ià(
	`i2c_wr™e
(
¡
.
hw
->
addr
, st.
»g
->
št_’abË
, 1, 
d©a
))

2048 ià(
	`i2c_wr™e
(
¡
.
hw
->
addr
, st.
»g
->
fifo_’
, 1, 
d©a
))

2050 ià(
	`i2c_wr™e
(
¡
.
hw
->
addr
, st.
»g
->
pwr_mgmt_1
, 1, 
d©a
))

2052 ià(
	`i2c_wr™e
(
¡
.
hw
->
addr
, st.
»g
->
i2c_m¡
, 1, 
d©a
))

2054 ià(
	`i2c_wr™e
(
¡
.
hw
->
addr
, st.
»g
->
u£r_ù¾
, 1, 
d©a
))

2056 
d©a
[0] = 
BIT_FIFO_RST
 | 
BIT_DMP_RST
;

2057 ià(
	`i2c_wr™e
(
¡
.
hw
->
addr
, st.
»g
->
u£r_ù¾
, 1, 
d©a
))

2059 
	`d–ay_ms
(15);

2060 
d©a
[0] = 
¡
.
‹¡
->
»g_Íf
;

2061 ià(
	`i2c_wr™e
(
¡
.
hw
->
addr
, st.
»g
->
Íf
, 1, 
d©a
))

2063 
d©a
[0] = 
¡
.
‹¡
->
»g_¿‹_div
;

2064 ià(
	`i2c_wr™e
(
¡
.
hw
->
addr
, st.
»g
->
¿‹_div
, 1, 
d©a
))

2066 ià(
hw_‹¡
)

2067 
d©a
[0] = 
¡
.
‹¡
->
»g_gyro_f¤
 | 0xE0;

2069 
d©a
[0] = 
¡
.
‹¡
->
»g_gyro_f¤
;

2070 ià(
	`i2c_wr™e
(
¡
.
hw
->
addr
, st.
»g
->
gyro_cfg
, 1, 
d©a
))

2073 ià(
hw_‹¡
)

2074 
d©a
[0] = 
¡
.
‹¡
->
»g_acûl_f¤
 | 0xE0;

2076 
d©a
[0] = 
‹¡
.
»g_acûl_f¤
;

2077 ià(
	`i2c_wr™e
(
¡
.
hw
->
addr
, st.
»g
->
acûl_cfg
, 1, 
d©a
))

2079 ià(
hw_‹¡
)

2080 
	`d–ay_ms
(200);

2083 
d©a
[0] = 
BIT_FIFO_EN
;

2084 ià(
	`i2c_wr™e
(
¡
.
hw
->
addr
, st.
»g
->
u£r_ù¾
, 1, 
d©a
))

2087 
d©a
[0] = 
INV_XYZ_GYRO
 | 
INV_XYZ_ACCEL
;

2088 ià(
	`i2c_wr™e
(
¡
.
hw
->
addr
, st.
»g
->
fifo_’
, 1, 
d©a
))

2090 
	`d–ay_ms
(
‹¡
.
wa™_ms
);

2091 
d©a
[0] = 0;

2092 ià(
	`i2c_wr™e
(
¡
.
hw
->
addr
, st.
»g
->
fifo_’
, 1, 
d©a
))

2095 ià(
	`i2c_»ad
(
¡
.
hw
->
addr
, st.
»g
->
fifo_couÁ_h
, 2, 
d©a
))

2098 
fifo_couÁ
 = (
d©a
[0] << 8) | data[1];

2099 
·ck‘_couÁ
 = 
fifo_couÁ
 / 
MAX_PACKET_LENGTH
;

2100 
gyro
[0] = gyro[1] = gyro[2] = 0;

2101 
acûl
[0] =‡ccel[1] =‡ccel[2] = 0;

2103 
ii
 = 0; i˜< 
·ck‘_couÁ
; ii++) {

2104 
acûl_cur
[3], 
gyro_cur
[3];

2105 ià(
	`i2c_»ad
(
¡
.
hw
->
addr
, st.
»g
->
fifo_r_w
, 
MAX_PACKET_LENGTH
, 
d©a
))

2107 
acûl_cur
[0] = (()
d©a
[0] << 8) | data[1];

2108 
acûl_cur
[1] = (()
d©a
[2] << 8) | data[3];

2109 
acûl_cur
[2] = (()
d©a
[4] << 8) | data[5];

2110 
acûl
[0] +ð()
acûl_cur
[0];

2111 
acûl
[1] +ð()
acûl_cur
[1];

2112 
acûl
[2] +ð()
acûl_cur
[2];

2113 
gyro_cur
[0] = ((()
d©a
[6] << 8) | data[7]);

2114 
gyro_cur
[1] = ((()
d©a
[8] << 8) | data[9]);

2115 
gyro_cur
[2] = ((()
d©a
[10] << 8) | data[11]);

2116 
gyro
[0] +ð()
gyro_cur
[0];

2117 
gyro
[1] +ð()
gyro_cur
[1];

2118 
gyro
[2] +ð()
gyro_cur
[2];

2120 #ifdeà
EMPL_NO_64BIT


2121 
gyro
[0] = ()((()gyro[0]*65536.fè/ 
‹¡
.
gyro_£ns
 / 
·ck‘_couÁ
);

2122 
gyro
[1] = ()((()gyro[1]*65536.fè/ 
‹¡
.
gyro_£ns
 / 
·ck‘_couÁ
);

2123 
gyro
[2] = ()((()gyro[2]*65536.fè/ 
‹¡
.
gyro_£ns
 / 
·ck‘_couÁ
);

2124 ià(
has_acûl
) {

2125 
acûl
[0] = ()(((ïcûl[0]*65536.fè/ 
‹¡
.
acûl_£ns
 /

2126 
·ck‘_couÁ
);

2127 
acûl
[1] = ()(((ïcûl[1]*65536.fè/ 
‹¡
.
acûl_£ns
 /

2128 
·ck‘_couÁ
);

2129 
acûl
[2] = ()(((ïcûl[2]*65536.fè/ 
‹¡
.
acûl_£ns
 /

2130 
·ck‘_couÁ
);

2132 
acûl
[2] -= 65536L;

2135 
gyro
[0] = ()((()gyro[0]<<16è/ 
‹¡
.
gyro_£ns
 / 
·ck‘_couÁ
);

2136 
gyro
[1] = ()((()gyro[1]<<16è/ 
‹¡
.
gyro_£ns
 / 
·ck‘_couÁ
);

2137 
gyro
[2] = ()((()gyro[2]<<16è/ 
‹¡
.
gyro_£ns
 / 
·ck‘_couÁ
);

2138 
acûl
[0] = ()(((ïcûl[0]<<16è/ 
‹¡
.
acûl_£ns
 /

2139 
·ck‘_couÁ
);

2140 
acûl
[1] = ()(((ïcûl[1]<<16è/ 
‹¡
.
acûl_£ns
 /

2141 
·ck‘_couÁ
);

2142 
acûl
[2] = ()(((ïcûl[2]<<16è/ 
‹¡
.
acûl_£ns
 /

2143 
·ck‘_couÁ
);

2145 ià(
acûl
[2] > 0L)

2146 
acûl
[2] -= 65536L;

2148 
acûl
[2] += 65536L;

2152 
	}
}

2174 
	$mpu_run_£lf_‹¡
(*
gyro
, *
acûl
)

2176 #ifdeà
MPU6050


2177 cÚ¡ 
Œ›s
 = 2;

2178 
gyro_¡
[3], 
acûl_¡
[3];

2179 
acûl_»suÉ
, 
gyro_»suÉ
;

2180 #ifdeà
AK89xx_SECONDARY


2181 
com·ss_»suÉ
;

2183 
ii
;

2185 
»suÉ
;

2186 
acûl_f¤
, 
fifo_£nsÜs
, 
£nsÜs_Ú
;

2187 
gyro_f¤
, 
§m¶e_¿‹
, 
Íf
;

2188 
dmp_was_Ú
;

2190 ià(
¡
.
ch_cfg
.
dmp_Ú
) {

2191 
	`mpu_£t_dmp_¡©e
(0);

2192 
dmp_was_Ú
 = 1;

2194 
dmp_was_Ú
 = 0;

2197 
	`mpu_g‘_gyro_f¤
(&
gyro_f¤
);

2198 
	`mpu_g‘_acûl_f¤
(&
acûl_f¤
);

2199 
	`mpu_g‘_Íf
(&
Íf
);

2200 
	`mpu_g‘_§m¶e_¿‹
(&
§m¶e_¿‹
);

2201 
£nsÜs_Ú
 = 
¡
.
ch_cfg
.
£nsÜs
;

2202 
	`mpu_g‘_fifo_cÚfig
(&
fifo_£nsÜs
);

2205 #ià
defšed
 
MPU6050


2206 
ii
 = 0; i˜< 
Œ›s
; ii++)

2207 ià(!
	`g‘_¡_bŸ£s
(
gyro
, 
acûl
, 0))

2209 ià(
ii
 =ð
Œ›s
) {

2213 
»suÉ
 = 0;

2214 
»¡Üe
;

2216 
ii
 = 0; i˜< 
Œ›s
; ii++)

2217 ià(!
	`g‘_¡_bŸ£s
(
gyro_¡
, 
acûl_¡
, 1))

2219 ià(
ii
 =ð
Œ›s
) {

2221 
»suÉ
 = 0;

2222 
»¡Üe
;

2224 
acûl_»suÉ
 = 
	`acûl_£lf_‹¡
(
acûl
, 
acûl_¡
);

2225 
gyro_»suÉ
 = 
	`gyro_£lf_‹¡
(
gyro
, 
gyro_¡
);

2227 
»suÉ
 = 0;

2228 ià(!
gyro_»suÉ
)

2229 
»suÉ
 |= 0x01;

2230 ià(!
acûl_»suÉ
)

2231 
»suÉ
 |= 0x02;

2233 #ifdeà
AK89xx_SECONDARY


2234 
com·ss_»suÉ
 = 
	`com·ss_£lf_‹¡
();

2235 ià(!
com·ss_»suÉ
)

2236 
»suÉ
 |= 0x04;

2238 
»¡Üe
:

2239 #–ià
defšed
 
MPU6500


2243 
	`g‘_¡_bŸ£s
(
gyro
, 
acûl
, 0);

2244 
»suÉ
 = 0x7;

2247 
¡
.
ch_cfg
.
gyro_f¤
 = 0xFF;

2248 
¡
.
ch_cfg
.
acûl_f¤
 = 0xFF;

2249 
¡
.
ch_cfg
.
Íf
 = 0xFF;

2250 
¡
.
ch_cfg
.
§m¶e_¿‹
 = 0xFFFF;

2251 
¡
.
ch_cfg
.
£nsÜs
 = 0xFF;

2252 
¡
.
ch_cfg
.
fifo_’abË
 = 0xFF;

2253 
¡
.
ch_cfg
.
þk_¤c
 = 
INV_CLK_PLL
;

2254 
	`mpu_£t_gyro_f¤
(
gyro_f¤
);

2255 
	`mpu_£t_acûl_f¤
(
acûl_f¤
);

2256 
	`mpu_£t_Íf
(
Íf
);

2257 
	`mpu_£t_§m¶e_¿‹
(
§m¶e_¿‹
);

2258 
	`mpu_£t_£nsÜs
(
£nsÜs_Ú
);

2259 
	`mpu_cÚfigu»_fifo
(
fifo_£nsÜs
);

2261 ià(
dmp_was_Ú
)

2262 
	`mpu_£t_dmp_¡©e
(1);

2264  
»suÉ
;

2265 
	}
}

2276 
	$mpu_wr™e_mem
(
mem_addr
, 
Ëngth
,

2277 *
d©a
)

2279 
tmp
[2];

2281 ià(!
d©a
)

2283 ià(!
¡
.
ch_cfg
.
£nsÜs
)

2286 
tmp
[0] = ()(
mem_addr
 >> 8);

2287 
tmp
[1] = ()(
mem_addr
 & 0xFF);

2290 ià(
tmp
[1] + 
Ëngth
 > 
¡
.
hw
->
bªk_size
)

2293 ià(
	`i2c_wr™e
(
¡
.
hw
->
addr
, st.
»g
->
bªk_£l
, 2, 
tmp
))

2295 ià(
	`i2c_wr™e
(
¡
.
hw
->
addr
, st.
»g
->
mem_r_w
, 
Ëngth
, 
d©a
))

2298 
	}
}

2309 
	$mpu_»ad_mem
(
mem_addr
, 
Ëngth
,

2310 *
d©a
)

2312 
tmp
[2];

2314 ià(!
d©a
)

2316 ià(!
¡
.
ch_cfg
.
£nsÜs
)

2319 
tmp
[0] = ()(
mem_addr
 >> 8);

2320 
tmp
[1] = ()(
mem_addr
 & 0xFF);

2323 ià(
tmp
[1] + 
Ëngth
 > 
¡
.
hw
->
bªk_size
)

2326 ià(
	`i2c_wr™e
(
¡
.
hw
->
addr
, st.
»g
->
bªk_£l
, 2, 
tmp
))

2328 ià(
	`i2c_»ad
(
¡
.
hw
->
addr
, st.
»g
->
mem_r_w
, 
Ëngth
, 
d©a
))

2331 
	}
}

2341 
	$mpu_lßd_fœmw¬e
(
Ëngth
, cÚ¡ *
fœmw¬e
,

2342 
¡¬t_addr
, 
§m¶e_¿‹
)

2344 
ii
;

2345 
this_wr™e
;

2347 
	#LOAD_CHUNK
 (16)

	)

2348 
cur
[
LOAD_CHUNK
], 
tmp
[2];

2350 ià(
¡
.
ch_cfg
.
dmp_lßded
)

2354 ià(!
fœmw¬e
)

2356 
ii
 = 0; i˜< 
Ëngth
; i˜+ð
this_wr™e
) {

2357 
this_wr™e
 = 
	`mš
(
LOAD_CHUNK
, 
Ëngth
 - 
ii
);

2358 ià(
	`mpu_wr™e_mem
(
ii
, 
this_wr™e
, (*)&
fœmw¬e
[ii]))

2360 ià(
	`mpu_»ad_mem
(
ii
, 
this_wr™e
, 
cur
))

2362 ià(
	`memcmp
(
fœmw¬e
+
ii
, 
cur
, 
this_wr™e
))

2367 
tmp
[0] = 
¡¬t_addr
 >> 8;

2368 
tmp
[1] = 
¡¬t_addr
 & 0xFF;

2369 ià(
	`i2c_wr™e
(
¡
.
hw
->
addr
, st.
»g
->
´gm_¡¬t_h
, 2, 
tmp
))

2372 
¡
.
ch_cfg
.
dmp_lßded
 = 1;

2373 
¡
.
ch_cfg
.
dmp_§m¶e_¿‹
 = 
§m¶e_¿‹
;

2375 
	}
}

2382 
	$mpu_£t_dmp_¡©e
(
’abË
)

2384 
tmp
;

2385 ià(
¡
.
ch_cfg
.
dmp_Ú
 =ð
’abË
)

2388 ià(
’abË
) {

2389 ià(!
¡
.
ch_cfg
.
dmp_lßded
)

2392 
	`£t_št_’abË
(0);

2394 
	`mpu_£t_by·ss
(0);

2396 
	`mpu_£t_§m¶e_¿‹
(
¡
.
ch_cfg
.
dmp_§m¶e_¿‹
);

2398 
tmp
 = 0;

2399 
	`i2c_wr™e
(
¡
.
hw
->
addr
, 0x23, 1, &
tmp
);

2400 
¡
.
ch_cfg
.
dmp_Ú
 = 1;

2402 
	`£t_št_’abË
(1);

2403 
	`mpu_»£t_fifo
();

2406 
	`£t_št_’abË
(0);

2408 
tmp
 = 
¡
.
ch_cfg
.
fifo_’abË
;

2409 
	`i2c_wr™e
(
¡
.
hw
->
addr
, 0x23, 1, &
tmp
);

2410 
¡
.
ch_cfg
.
dmp_Ú
 = 0;

2411 
	`mpu_»£t_fifo
();

2414 
	}
}

2421 
	$mpu_g‘_dmp_¡©e
(*
’abËd
)

2423 
’abËd
[0] = 
¡
.
ch_cfg
.
dmp_Ú
;

2425 
	}
}

2429 
	$£tup_com·ss
()

2431 #ifdeà
AK89xx_SECONDARY


2432 
d©a
[4], 
akm_addr
;

2434 
	`mpu_£t_by·ss
(1);

2437 
akm_addr
 = 0x0C;‡km_addr <= 0x0F;‡km_addr++) {

2438 
»suÉ
;

2439 
»suÉ
 = 
	`i2c_»ad
(
akm_addr
, 
AKM_REG_WHOAMI
, 1, 
d©a
);

2440 ià(!
»suÉ
 && (
d©a
[0] =ð
AKM_WHOAMI
))

2444 ià(
akm_addr
 > 0x0F) {

2446 
	`log_e
("Compass‚ot found.\n");

2450 
¡
.
ch_cfg
.
com·ss_addr
 = 
akm_addr
;

2452 
d©a
[0] = 
AKM_POWER_DOWN
;

2453 ià(
	`i2c_wr™e
(
¡
.
ch_cfg
.
com·ss_addr
, 
AKM_REG_CNTL
, 1, 
d©a
))

2455 
	`d–ay_ms
(1);

2457 
d©a
[0] = 
AKM_FUSE_ROM_ACCESS
;

2458 ià(
	`i2c_wr™e
(
¡
.
ch_cfg
.
com·ss_addr
, 
AKM_REG_CNTL
, 1, 
d©a
))

2460 
	`d–ay_ms
(1);

2463 ià(
	`i2c_»ad
(
¡
.
ch_cfg
.
com·ss_addr
, 
AKM_REG_ASAX
, 3, 
d©a
))

2465 
¡
.
ch_cfg
.
mag_£ns_adj
[0] = ()
d©a
[0] + 128;

2466 
¡
.
ch_cfg
.
mag_£ns_adj
[1] = ()
d©a
[1] + 128;

2467 
¡
.
ch_cfg
.
mag_£ns_adj
[2] = ()
d©a
[2] + 128;

2469 
d©a
[0] = 
AKM_POWER_DOWN
;

2470 ià(
	`i2c_wr™e
(
¡
.
ch_cfg
.
com·ss_addr
, 
AKM_REG_CNTL
, 1, 
d©a
))

2472 
	`d–ay_ms
(1);

2474 
	`mpu_£t_by·ss
(0);

2477 
d©a
[0] = 0x40;

2478 ià(
	`i2c_wr™e
(
¡
.
hw
->
addr
, st.
»g
->
i2c_m¡
, 1, 
d©a
))

2482 
d©a
[0] = 
BIT_I2C_READ
 | 
¡
.
ch_cfg
.
com·ss_addr
;

2483 ià(
	`i2c_wr™e
(
¡
.
hw
->
addr
, st.
»g
->
s0_addr
, 1, 
d©a
))

2487 
d©a
[0] = 
AKM_REG_ST1
;

2488 ià(
	`i2c_wr™e
(
¡
.
hw
->
addr
, st.
»g
->
s0_»g
, 1, 
d©a
))

2492 
d©a
[0] = 
BIT_SLAVE_EN
 | 8;

2493 ià(
	`i2c_wr™e
(
¡
.
hw
->
addr
, st.
»g
->
s0_ù¾
, 1, 
d©a
))

2497 
d©a
[0] = 
¡
.
ch_cfg
.
com·ss_addr
;

2498 ià(
	`i2c_wr™e
(
¡
.
hw
->
addr
, st.
»g
->
s1_addr
, 1, 
d©a
))

2502 
d©a
[0] = 
AKM_REG_CNTL
;

2503 ià(
	`i2c_wr™e
(
¡
.
hw
->
addr
, st.
»g
->
s1_»g
, 1, 
d©a
))

2507 
d©a
[0] = 
BIT_SLAVE_EN
 | 1;

2508 ià(
	`i2c_wr™e
(
¡
.
hw
->
addr
, st.
»g
->
s1_ù¾
, 1, 
d©a
))

2512 
d©a
[0] = 
AKM_SINGLE_MEASUREMENT
;

2513 ià(
	`i2c_wr™e
(
¡
.
hw
->
addr
, st.
»g
->
s1_do
, 1, 
d©a
))

2517 
d©a
[0] = 0x03;

2518 ià(
	`i2c_wr™e
(
¡
.
hw
->
addr
, st.
»g
->
i2c_d–ay_ù¾
, 1, 
d©a
))

2521 #ifdeà
MPU9150


2523 
d©a
[0] = 
BIT_I2C_MST_VDDIO
;

2524 ià(
	`i2c_wr™e
(
¡
.
hw
->
addr
, st.
»g
->
yg_offs_tc
, 1, 
d©a
))

2532 
	}
}

2540 
	$mpu_g‘_com·ss_»g
(*
d©a
, *
time¡amp
)

2542 #ifdeà
AK89xx_SECONDARY


2543 
tmp
[9];

2545 ià(!(
¡
.
ch_cfg
.
£nsÜs
 & 
INV_XYZ_COMPASS
))

2548 #ifdeà
AK89xx_BYPASS


2549 ià(
	`i2c_»ad
(
¡
.
ch_cfg
.
com·ss_addr
, 
AKM_REG_ST1
, 8, 
tmp
))

2551 
tmp
[8] = 
AKM_SINGLE_MEASUREMENT
;

2552 ià(
	`i2c_wr™e
(
¡
.
ch_cfg
.
com·ss_addr
, 
AKM_REG_CNTL
, 1, 
tmp
+8))

2555 ià(
	`i2c_»ad
(
¡
.
hw
->
addr
, st.
»g
->
¿w_com·ss
, 8, 
tmp
))

2559 #ià
defšed
 
AK8975_SECONDARY


2561 ià(!(
tmp
[0] & 
AKM_DATA_READY
))

2563 ià((
tmp
[7] & 
AKM_OVERFLOW
è|| (tmp[7] & 
AKM_DATA_ERROR
))

2565 #–ià
defšed
 
AK8963_SECONDARY


2567 ià(!(
tmp
[0] & 
AKM_DATA_READY
è|| (tmp[0] & 
AKM_DATA_OVERRUN
))

2569 ià(
tmp
[7] & 
AKM_OVERFLOW
)

2572 
d©a
[0] = (
tmp
[2] << 8) |mp[1];

2573 
d©a
[1] = (
tmp
[4] << 8) |mp[3];

2574 
d©a
[2] = (
tmp
[6] << 8) |mp[5];

2576 
d©a
[0] = (()d©a[0] * 
¡
.
ch_cfg
.
mag_£ns_adj
[0]) >> 8;

2577 
d©a
[1] = (()d©a[1] * 
¡
.
ch_cfg
.
mag_£ns_adj
[1]) >> 8;

2578 
d©a
[2] = (()d©a[2] * 
¡
.
ch_cfg
.
mag_£ns_adj
[2]) >> 8;

2580 ià(
time¡amp
)

2581 
	`g‘_ms
(
time¡amp
);

2586 
	}
}

2593 
	$mpu_g‘_com·ss_f¤
(*
f¤
)

2595 #ifdeà
AK89xx_SECONDARY


2596 
f¤
[0] = 
¡
.
hw
->
com·ss_f¤
;

2601 
	}
}

2647 
	$mpu_Í_mÙiÚ_š‹¼u±
(
th»sh
, 
time
,

2648 
Ía_äeq
)

2650 
d©a
[3];

2652 ià(
Ía_äeq
) {

2653 
th»sh_hw
;

2655 #ià
defšed
 
MPU6050


2658 ià(
th»sh
 > 8160)

2659 
th»sh_hw
 = 255;

2660 ià(
th»sh
 < 32)

2661 
th»sh_hw
 = 1;

2663 
th»sh_hw
 = 
th»sh
 >> 5;

2664 #–ià
defšed
 
MPU6500


2666 ià(
th»sh
 > 1020)

2667 
th»sh_hw
 = 255;

2668 ià(
th»sh
 < 4)

2669 
th»sh_hw
 = 1;

2671 
th»sh_hw
 = 
th»sh
 >> 2;

2674 ià(!
time
)

2676 
time
 = 1;

2678 #ià
defšed
 
MPU6050


2679 ià(
Ía_äeq
 > 40)

2680 #–ià
defšed
 
MPU6500


2681 ià(
Ía_äeq
 > 640)

2688 ià(!
¡
.
ch_cfg
.
št_mÙiÚ_Úly
) {

2690 ià(
¡
.
ch_cfg
.
dmp_Ú
) {

2691 
	`mpu_£t_dmp_¡©e
(0);

2692 
¡
.
ch_cfg
.
ÿche
.
dmp_Ú
 = 1;

2694 
¡
.
ch_cfg
.
ÿche
.
dmp_Ú
 = 0;

2695 
	`mpu_g‘_gyro_f¤
(&
¡
.
ch_cfg
.
ÿche
.
gyro_f¤
);

2696 
	`mpu_g‘_acûl_f¤
(&
¡
.
ch_cfg
.
ÿche
.
acûl_f¤
);

2697 
	`mpu_g‘_Íf
(&
¡
.
ch_cfg
.
ÿche
.
Íf
);

2698 
	`mpu_g‘_§m¶e_¿‹
(&
¡
.
ch_cfg
.
ÿche
.
§m¶e_¿‹
);

2699 
¡
.
ch_cfg
.
ÿche
.
£nsÜs_Ú
 = st.ch_cfg.
£nsÜs
;

2700 
	`mpu_g‘_fifo_cÚfig
(&
¡
.
ch_cfg
.
ÿche
.
fifo_£nsÜs
);

2703 #ifdeà
MPU6050


2705 
	`£t_št_’abË
(0);

2708 
	`mpu_Í_acûl_mode
(0);

2713 
d©a
[0] = 
INV_FILTER_256HZ_NOLPF2
;

2714 ià(
	`i2c_wr™e
(
¡
.
hw
->
addr
, st.
»g
->
Íf
, 1, 
d©a
))

2724 
d©a
[0] = 
BIT_MOT_INT_EN
;

2725 ià(
	`i2c_wr™e
(
¡
.
hw
->
addr
, st.
»g
->
št_’abË
, 1, 
d©a
))

2726 
Í_št_»¡Üe
;

2729 
d©a
[0] = 
th»sh_hw
;

2730 
d©a
[1] = 
time
;

2731 ià(
	`i2c_wr™e
(
¡
.
hw
->
addr
, st.
»g
->
mÙiÚ_thr
, 2, 
d©a
))

2732 
Í_št_»¡Üe
;

2735 
	`d–ay_ms
(5);

2736 
d©a
[0] = (
¡
.
ch_cfg
.
acûl_f¤
 << 3è| 
BITS_HPF
;

2737 ià(
	`i2c_wr™e
(
¡
.
hw
->
addr
, st.
»g
->
acûl_cfg
, 1, 
d©a
))

2738 
Í_št_»¡Üe
;

2741 
d©a
[0] = 
BIT_LPA_CYCLE
;

2742 ià(
Ía_äeq
 == 1)

2743 
d©a
[1] = 
INV_LPA_1_25HZ
;

2744 ià(
Ía_äeq
 <= 5)

2745 
d©a
[1] = 
INV_LPA_5HZ
;

2746 ià(
Ía_äeq
 <= 20)

2747 
d©a
[1] = 
INV_LPA_20HZ
;

2749 
d©a
[1] = 
INV_LPA_40HZ
;

2750 
d©a
[1] = (d©a[1] << 6è| 
BIT_STBY_XYZG
;

2751 ià(
	`i2c_wr™e
(
¡
.
hw
->
addr
, st.
»g
->
pwr_mgmt_1
, 2, 
d©a
))

2752 
Í_št_»¡Üe
;

2754 
¡
.
ch_cfg
.
št_mÙiÚ_Úly
 = 1;

2756 #–ià
defšed
 
MPU6500


2758 
	`£t_št_’abË
(0);

2761 
d©a
[0] = 0;

2762 
d©a
[1] = 0;

2763 
d©a
[2] = 
BIT_STBY_XYZG
;

2764 ià(
	`i2c_wr™e
(
¡
.
hw
->
addr
, st.
»g
->
u£r_ù¾
, 3, 
d©a
))

2765 
Í_št_»¡Üe
;

2768 
d©a
[0] = 
th»sh_hw
;

2769 ià(
	`i2c_wr™e
(
¡
.
hw
->
addr
, st.
»g
->
mÙiÚ_thr
, 1, 
d©a
))

2770 
Í_št_»¡Üe
;

2773 ià(
Ía_äeq
 == 1)

2774 
d©a
[0] = 
INV_LPA_1_25HZ
;

2775 ià(
Ía_äeq
 == 2)

2776 
d©a
[0] = 
INV_LPA_2_5HZ
;

2777 ià(
Ía_äeq
 <= 5)

2778 
d©a
[0] = 
INV_LPA_5HZ
;

2779 ià(
Ía_äeq
 <= 10)

2780 
d©a
[0] = 
INV_LPA_10HZ
;

2781 ià(
Ía_äeq
 <= 20)

2782 
d©a
[0] = 
INV_LPA_20HZ
;

2783 ià(
Ía_äeq
 <= 40)

2784 
d©a
[0] = 
INV_LPA_40HZ
;

2785 ià(
Ía_äeq
 <= 80)

2786 
d©a
[0] = 
INV_LPA_80HZ
;

2787 ià(
Ía_äeq
 <= 160)

2788 
d©a
[0] = 
INV_LPA_160HZ
;

2789 ià(
Ía_äeq
 <= 320)

2790 
d©a
[0] = 
INV_LPA_320HZ
;

2792 
d©a
[0] = 
INV_LPA_640HZ
;

2793 ià(
	`i2c_wr™e
(
¡
.
hw
->
addr
, st.
»g
->
Í_acûl_odr
, 1, 
d©a
))

2794 
Í_št_»¡Üe
;

2797 
d©a
[0] = 
BITS_WOM_EN
;

2798 ià(
	`i2c_wr™e
(
¡
.
hw
->
addr
, st.
»g
->
acûl_š‹l
, 1, 
d©a
))

2799 
Í_št_»¡Üe
;

2802 
d©a
[0] = 
BIT_LPA_CYCLE
;

2803 ià(
	`i2c_wr™e
(
¡
.
hw
->
addr
, st.
»g
->
pwr_mgmt_1
, 1, 
d©a
))

2804 
Í_št_»¡Üe
;

2807 
d©a
[0] = 
BIT_MOT_INT_EN
;

2808 ià(
	`i2c_wr™e
(
¡
.
hw
->
addr
, st.
»g
->
št_’abË
, 1, 
d©a
))

2809 
Í_št_»¡Üe
;

2811 
¡
.
ch_cfg
.
št_mÙiÚ_Úly
 = 1;

2816 
ii
;

2817 *
ÿche_±r
 = (*)&
¡
.
ch_cfg
.
ÿche
;

2818 
ii
 = 0; i˜< (
¡
.
ch_cfg
.
ÿche
); ii++) {

2819 ià(
ÿche_±r
[
ii
] != 0)

2820 
Í_št_»¡Üe
;

2825 
Í_št_»¡Üe
:

2827 
¡
.
ch_cfg
.
gyro_f¤
 = 0xFF;

2828 
¡
.
ch_cfg
.
acûl_f¤
 = 0xFF;

2829 
¡
.
ch_cfg
.
Íf
 = 0xFF;

2830 
¡
.
ch_cfg
.
§m¶e_¿‹
 = 0xFFFF;

2831 
¡
.
ch_cfg
.
£nsÜs
 = 0xFF;

2832 
¡
.
ch_cfg
.
fifo_’abË
 = 0xFF;

2833 
¡
.
ch_cfg
.
þk_¤c
 = 
INV_CLK_PLL
;

2834 
	`mpu_£t_£nsÜs
(
¡
.
ch_cfg
.
ÿche
.
£nsÜs_Ú
);

2835 
	`mpu_£t_gyro_f¤
(
¡
.
ch_cfg
.
ÿche
.
gyro_f¤
);

2836 
	`mpu_£t_acûl_f¤
(
¡
.
ch_cfg
.
ÿche
.
acûl_f¤
);

2837 
	`mpu_£t_Íf
(
¡
.
ch_cfg
.
ÿche
.
Íf
);

2838 
	`mpu_£t_§m¶e_¿‹
(
¡
.
ch_cfg
.
ÿche
.
§m¶e_¿‹
);

2839 
	`mpu_cÚfigu»_fifo
(
¡
.
ch_cfg
.
ÿche
.
fifo_£nsÜs
);

2841 ià(
¡
.
ch_cfg
.
ÿche
.
dmp_Ú
)

2842 
	`mpu_£t_dmp_¡©e
(1);

2844 #ifdeà
MPU6500


2846 
d©a
[0] = 0;

2847 ià(
	`i2c_wr™e
(
¡
.
hw
->
addr
, st.
»g
->
acûl_š‹l
, 1, 
d©a
))

2848 
Í_št_»¡Üe
;

2851 
¡
.
ch_cfg
.
št_mÙiÚ_Úly
 = 0;

2853 
	}
}

2870 
	#q30
 1073741824.0f

	)

2873 sigÃd 
	ggyro_Ü›Á©iÚ
[9] = { 1, 0, 0,

2879 
u8
 
	$run_£lf_‹¡
()

2881 
»suÉ
;

2883 
gyro
[3], 
acûl
[3];

2884 
»suÉ
 = 
	`mpu_run_£lf_‹¡
(
gyro
, 
acûl
);

2885 ià(
»suÉ
 == 0x7)

2890 
£ns
;

2891 
acûl_£ns
;

2892 
	`mpu_g‘_gyro_£ns
(&
£ns
);

2893 
gyro
[0] = ()(gyro[0] * 
£ns
);

2894 
gyro
[1] = ()(gyro[1] * 
£ns
);

2895 
gyro
[2] = ()(gyro[2] * 
£ns
);

2896 
	`dmp_£t_gyro_bŸs
(
gyro
);

2897 
	`mpu_g‘_acûl_£ns
(&
acûl_£ns
);

2898 
acûl
[0] *ð
acûl_£ns
;

2899 
acûl
[1] *ð
acûl_£ns
;

2900 
acûl
[2] *ð
acûl_£ns
;

2901 
	`dmp_£t_acûl_bŸs
(
acûl
);

2904 
	}
}

2906 
	$šv_Ü›Á©iÚ_m©rix_to_sÿÏr
(

2907 cÚ¡ sigÃd *
mtx
)

2909 
sÿÏr
;

2919 
sÿÏr
 = 
	`šv_row_2_sÿË
(
mtx
);

2920 
sÿÏr
 |ð
	`šv_row_2_sÿË
(
mtx
 + 3) << 3;

2921 
sÿÏr
 |ð
	`šv_row_2_sÿË
(
mtx
 + 6) << 6;

2924  
sÿÏr
;

2925 
	}
}

2927 
	$šv_row_2_sÿË
(cÚ¡ sigÃd *
row
)

2929 
b
;

2931 ià(
row
[0] > 0)

2932 
b
 = 0;

2933 ià(
row
[0] < 0)

2934 
b
 = 4;

2935 ià(
row
[1] > 0)

2936 
b
 = 1;

2937 ià(
row
[1] < 0)

2938 
b
 = 5;

2939 ià(
row
[2] > 0)

2940 
b
 = 2;

2941 ià(
row
[2] < 0)

2942 
b
 = 6;

2944 
b
 = 7;

2945  
b
;

2946 
	}
}

2948 
	$mg‘_ms
(*
time
)

2951 
	}
}

2955 
u8
 
	$mpu_dmp_š™
()

2957 
u8
 
»s
=0;

2958 
	`MPU_IIC_In™
();

2959 if(
	`mpu_š™
()==0)

2961 
»s
=
	`mpu_£t_£nsÜs
(
INV_XYZ_GYRO
|
INV_XYZ_ACCEL
);

2962 if(
»s
) 1;

2963 
»s
=
	`mpu_cÚfigu»_fifo
(
INV_XYZ_GYRO
|
INV_XYZ_ACCEL
);

2964 if(
»s
) 2;

2965 
»s
=
	`mpu_£t_§m¶e_¿‹
(
DEFAULT_MPU_HZ
);

2966 if(
»s
) 3;

2967 
»s
=
	`dmp_lßd_mÙiÚ_driv”_fœmw¬e
();

2968 if(
»s
) 4;

2969 
»s
=
	`dmp_£t_Ü›Á©iÚ
(
	`šv_Ü›Á©iÚ_m©rix_to_sÿÏr
(
gyro_Ü›Á©iÚ
));

2970 if(
»s
) 5;

2971 
»s
=
	`dmp_’abË_ã©u»
(
DMP_FEATURE_6X_LP_QUAT
|
DMP_FEATURE_TAP
|

2972 
DMP_FEATURE_ANDROID_ORIENT
|
DMP_FEATURE_SEND_RAW_ACCEL
|
DMP_FEATURE_SEND_CAL_GYRO
|

2973 
DMP_FEATURE_GYRO_CAL
);

2974 if(
»s
) 6;

2975 
»s
=
	`dmp_£t_fifo_¿‹
(
DEFAULT_MPU_HZ
);

2976 if(
»s
) 7;

2977 
»s
=
	`run_£lf_‹¡
();

2979 
»s
=
	`mpu_£t_dmp_¡©e
(1);

2980 if(
»s
) 9;

2983 
	}
}

2990 
u8
 
	$mpu_dmp_g‘_d©a
(*
p™ch
,*
rÞl
,*
yaw
)

2992 
q0
=1.0f,
q1
=0.0f,
q2
=0.0f,
q3
=0.0f;

2993 
£nsÜ_time¡amp
;

2994 
gyro
[3], 
acûl
[3], 
£nsÜs
;

2995 
mÜe
;

2996 
qu©
[4];

2997 if(
	`dmp_»ad_fifo
(
gyro
, 
acûl
, 
qu©
, &
£nsÜ_time¡amp
, &
£nsÜs
,&
mÜe
)) 1;

3008 if(
£nsÜs
&
INV_WXYZ_QUAT
)

3010 
q0
 = 
qu©
[0] / 
q30
;

3011 
q1
 = 
qu©
[1] / 
q30
;

3012 
q2
 = 
qu©
[2] / 
q30
;

3013 
q3
 = 
qu©
[3] / 
q30
;

3015 *
p™ch
 = 
	`asš
(-2 * 
q1
 * 
q3
 + 2 * 
q0
* 
q2
)* 57.3;

3016 *
rÞl
 = 
	`©ª2
(2 * 
q2
 * 
q3
 + 2 * 
q0
 * 
q1
, -2 * q1 * q1 - 2 * q2* q2 + 1)* 57.3;

3017 *
yaw
 = 
	`©ª2
(2*(
q1
*
q2
 + 
q0
*
q3
),q0*q0+q1*q1-q2*q2-q3*q3) * 57.3;

3020 
	}
}

	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Hardware/inv_mpu.h

21 #iâdeà
_INV_MPU_H_


22 
	#_INV_MPU_H_


	)

23 
	~"¡m32f10x.h
"

26 
	#DEFAULT_MPU_HZ
 (100)

27 

	)

28 
	#INV_X_GYRO
 (0x40)

	)

29 
	#INV_Y_GYRO
 (0x20)

	)

30 
	#INV_Z_GYRO
 (0x10)

	)

31 
	#INV_XYZ_GYRO
 (
INV_X_GYRO
 | 
INV_Y_GYRO
 | 
INV_Z_GYRO
)

	)

32 
	#INV_XYZ_ACCEL
 (0x08)

	)

33 
	#INV_XYZ_COMPASS
 (0x01)

	)

36 
	sšt_·¿m_s
 {

38 (*
	mcb
)();

39 
	mpš
;

40 
	mÍ_ex™
;

41 
	maùive_low
;

49 
	#MPU_INT_STATUS_DATA_READY
 (0x0001)

	)

50 
	#MPU_INT_STATUS_DMP
 (0x0002)

	)

51 
	#MPU_INT_STATUS_PLL_READY
 (0x0004)

	)

52 
	#MPU_INT_STATUS_I2C_MST
 (0x0008)

	)

53 
	#MPU_INT_STATUS_FIFO_OVERFLOW
 (0x0010)

	)

54 
	#MPU_INT_STATUS_ZMOT
 (0x0020)

	)

55 
	#MPU_INT_STATUS_MOT
 (0x0040)

	)

56 
	#MPU_INT_STATUS_FREE_FALL
 (0x0080)

	)

57 
	#MPU_INT_STATUS_DMP_0
 (0x0100)

	)

58 
	#MPU_INT_STATUS_DMP_1
 (0x0200)

	)

59 
	#MPU_INT_STATUS_DMP_2
 (0x0400)

	)

60 
	#MPU_INT_STATUS_DMP_3
 (0x0800)

	)

61 
	#MPU_INT_STATUS_DMP_4
 (0x1000)

	)

62 
	#MPU_INT_STATUS_DMP_5
 (0x2000)

	)

65 
mpu_š™
();

66 
mpu_š™_¦ave
();

67 
mpu_£t_by·ss
(
by·ss_Ú
);

70 
mpu_Í_acûl_mode
(
¿‹
);

71 
mpu_Í_mÙiÚ_š‹¼u±
(
th»sh
, 
time
,

72 
Ía_äeq
);

73 
mpu_£t_št_Ëv–
(
aùive_low
);

74 
mpu_£t_št_Ïtched
(
’abË
);

76 
mpu_£t_dmp_¡©e
(
’abË
);

77 
mpu_g‘_dmp_¡©e
(*
’abËd
);

79 
mpu_g‘_Íf
(*
Íf
);

80 
mpu_£t_Íf
(
Íf
);

82 
mpu_g‘_gyro_f¤
(*
f¤
);

83 
mpu_£t_gyro_f¤
(
f¤
);

85 
mpu_g‘_acûl_f¤
(*
f¤
);

86 
mpu_£t_acûl_f¤
(
f¤
);

88 
mpu_g‘_com·ss_f¤
(*
f¤
);

90 
mpu_g‘_gyro_£ns
(*
£ns
);

91 
mpu_g‘_acûl_£ns
(*
£ns
);

93 
mpu_g‘_§m¶e_¿‹
(*
¿‹
);

94 
mpu_£t_§m¶e_¿‹
(
¿‹
);

95 
mpu_g‘_com·ss_§m¶e_¿‹
(*
¿‹
);

96 
mpu_£t_com·ss_§m¶e_¿‹
(
¿‹
);

98 
mpu_g‘_fifo_cÚfig
(*
£nsÜs
);

99 
mpu_cÚfigu»_fifo
(
£nsÜs
);

101 
mpu_g‘_pow”_¡©e
(*
pow”_Ú
);

102 
mpu_£t_£nsÜs
(
£nsÜs
);

104 
mpu_£t_acûl_bŸs
(cÚ¡ *
acûl_bŸs
);

107 
mpu_g‘_gyro_»g
(*
d©a
, *
time¡amp
);

108 
mpu_g‘_acûl_»g
(*
d©a
, *
time¡amp
);

109 
mpu_g‘_com·ss_»g
(*
d©a
, *
time¡amp
);

110 
mpu_g‘_‹m³¿tu»
(*
d©a
, *
time¡amp
);

112 
mpu_g‘_št_¡©us
(*
¡©us
);

113 
mpu_»ad_fifo
(*
gyro
, *
acûl
, *
time¡amp
,

114 *
£nsÜs
, *
mÜe
);

115 
mpu_»ad_fifo_¡»am
(
Ëngth
, *
d©a
,

116 *
mÜe
);

117 
mpu_»£t_fifo
();

119 
mpu_wr™e_mem
(
mem_addr
, 
Ëngth
,

120 *
d©a
);

121 
mpu_»ad_mem
(
mem_addr
, 
Ëngth
,

122 *
d©a
);

123 
mpu_lßd_fœmw¬e
(
Ëngth
, cÚ¡ *
fœmw¬e
,

124 
¡¬t_addr
, 
§m¶e_¿‹
);

126 
mpu_»g_dump
();

127 
mpu_»ad_»g
(
»g
, *
d©a
);

128 
mpu_run_£lf_‹¡
(*
gyro
, *
acûl
);

129 
mpu_»gi¡”_p_cb
((*
func
)(, ));

131 
	`mg‘_ms
(*
time
);

132 
	`šv_row_2_sÿË
(cÚ¡ sigÃd *
row
);

133 
	`šv_Ü›Á©iÚ_m©rix_to_sÿÏr
(cÚ¡ sigÃd *
mtx
);

134 
u8
 
	`run_£lf_‹¡
();

135 
u8
 
	`mpu_dmp_š™
();

136 
u8
 
	`mpu_dmp_g‘_d©a
(*
p™ch
,*
rÞl
,*
yaw
);

	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Hardware/inv_mpu_dmp_motion_driver.c

17 
	~<¡dio.h
>

18 
	~<¡dšt.h
>

19 
	~<¡dlib.h
>

20 
	~<¡ršg.h
>

21 
	~<m©h.h
>

22 
	~"šv_mpu.h
"

23 
	~"šv_mpu_dmp_mÙiÚ_driv”.h
"

24 
	~"dmpKey.h
"

25 
	~"dmpm­.h
"

26 
	~"u§¹.h
"

27 
	~"D–ay.h
"

30 
	#MOTION_DRIVER_TARGET_MSP430


	)

40 #ià
defšed
 
MOTION_DRIVER_TARGET_MSP430


43 
	#d–ay_ms
 
D–ay_ms


	)

44 
	#g‘_ms
 
mg‘_ms


	)

45 
	#log_i
 
´štf


	)

46 
	#log_e
 
´štf


	)

48 #–ià
defšed
 
EMPL_TARGET_MSP430


49 
	~"m¥430.h
"

50 
	~"m¥430_þock.h
"

51 
	~"log.h
"

52 
	#d–ay_ms
 
m¥430_d–ay_ms


	)

53 
	#g‘_ms
 
m¥430_g‘_þock_ms


	)

54 
	#log_i
 
MPL_LOGI


	)

55 
	#log_e
 
MPL_LOGE


	)

57 #–ià
defšed
 
EMPL_TARGET_UC3L0


61 
	~"d–ay.h
"

62 
	~"sysþk.h
"

63 
	~"log.h
"

64 
	~"uc3l0_þock.h
"

66 
	#g‘_ms
 
uc3l0_g‘_þock_ms


	)

67 
	#log_i
 
MPL_LOGI


	)

68 
	#log_e
 
MPL_LOGE


	)

71 #”rÜ 
Gyro
 
driv”
 
is
 
missšg
 
the
 
sy¡em
 
Ïy”
 
im¶em’tiÚs
.

78 
	#CFG_LP_QUAT
 (2712)

	)

79 
	#END_ORIENT_TEMP
 (1866)

	)

80 
	#CFG_27
 (2742)

	)

81 
	#CFG_20
 (2224)

	)

82 
	#CFG_23
 (2745)

	)

83 
	#CFG_FIFO_ON_EVENT
 (2690)

	)

84 
	#END_PREDICTION_UPDATE
 (1761)

	)

85 
	#CGNOTICE_INTR
 (2620)

	)

86 
	#X_GRT_Y_TMP
 (1358)

	)

87 
	#CFG_DR_INT
 (1029)

	)

88 
	#CFG_AUTH
 (1035)

	)

89 
	#UPDATE_PROP_ROT
 (1835)

	)

90 
	#END_COMPARE_Y_X_TMP2
 (1455)

	)

91 
	#SKIP_X_GRT_Y_TMP
 (1359)

	)

92 
	#SKIP_END_COMPARE
 (1435)

	)

93 
	#FCFG_3
 (1088)

	)

94 
	#FCFG_2
 (1066)

	)

95 
	#FCFG_1
 (1062)

	)

96 
	#END_COMPARE_Y_X_TMP3
 (1434)

	)

97 
	#FCFG_7
 (1073)

	)

98 
	#FCFG_6
 (1106)

	)

99 
	#FLAT_STATE_END
 (1713)

	)

100 
	#SWING_END_4
 (1616)

	)

101 
	#SWING_END_2
 (1565)

	)

102 
	#SWING_END_3
 (1587)

	)

103 
	#SWING_END_1
 (1550)

	)

104 
	#CFG_8
 (2718)

	)

105 
	#CFG_15
 (2727)

	)

106 
	#CFG_16
 (2746)

	)

107 
	#CFG_EXT_GYRO_BIAS
 (1189)

	)

108 
	#END_COMPARE_Y_X_TMP
 (1407)

	)

109 
	#DO_NOT_UPDATE_PROP_ROT
 (1839)

	)

110 
	#CFG_7
 (1205)

	)

111 
	#FLAT_STATE_END_TEMP
 (1683)

	)

112 
	#END_COMPARE_Y_X
 (1484)

	)

113 
	#SKIP_SWING_END_1
 (1551)

	)

114 
	#SKIP_SWING_END_3
 (1588)

	)

115 
	#SKIP_SWING_END_2
 (1566)

	)

116 
	#TILTG75_START
 (1672)

	)

117 
	#CFG_6
 (2753)

	)

118 
	#TILTL75_END
 (1669)

	)

119 
	#END_ORIENT
 (1884)

	)

120 
	#CFG_FLICK_IN
 (2573)

	)

121 
	#TILTL75_START
 (1643)

	)

122 
	#CFG_MOTION_BIAS
 (1208)

	)

123 
	#X_GRT_Y
 (1408)

	)

124 
	#TEMPLABEL
 (2324)

	)

125 
	#CFG_ANDROID_ORIENT_INT
 (1853)

	)

126 
	#CFG_GYRO_RAW_DATA
 (2722)

	)

127 
	#X_GRT_Y_TMP2
 (1379)

	)

129 
	#D_0_22
 (22+512)

	)

130 
	#D_0_24
 (24+512)

	)

132 
	#D_0_36
 (36)

	)

133 
	#D_0_52
 (52)

	)

134 
	#D_0_96
 (96)

	)

135 
	#D_0_104
 (104)

	)

136 
	#D_0_108
 (108)

	)

137 
	#D_0_163
 (163)

	)

138 
	#D_0_188
 (188)

	)

139 
	#D_0_192
 (192)

	)

140 
	#D_0_224
 (224)

	)

141 
	#D_0_228
 (228)

	)

142 
	#D_0_232
 (232)

	)

143 
	#D_0_236
 (236)

	)

145 
	#D_1_2
 (256 + 2)

	)

146 
	#D_1_4
 (256 + 4)

	)

147 
	#D_1_8
 (256 + 8)

	)

148 
	#D_1_10
 (256 + 10)

	)

149 
	#D_1_24
 (256 + 24)

	)

150 
	#D_1_28
 (256 + 28)

	)

151 
	#D_1_36
 (256 + 36)

	)

152 
	#D_1_40
 (256 + 40)

	)

153 
	#D_1_44
 (256 + 44)

	)

154 
	#D_1_72
 (256 + 72)

	)

155 
	#D_1_74
 (256 + 74)

	)

156 
	#D_1_79
 (256 + 79)

	)

157 
	#D_1_88
 (256 + 88)

	)

158 
	#D_1_90
 (256 + 90)

	)

159 
	#D_1_92
 (256 + 92)

	)

160 
	#D_1_96
 (256 + 96)

	)

161 
	#D_1_98
 (256 + 98)

	)

162 
	#D_1_106
 (256 + 106)

	)

163 
	#D_1_108
 (256 + 108)

	)

164 
	#D_1_112
 (256 + 112)

	)

165 
	#D_1_128
 (256 + 144)

	)

166 
	#D_1_152
 (256 + 12)

	)

167 
	#D_1_160
 (256 + 160)

	)

168 
	#D_1_176
 (256 + 176)

	)

169 
	#D_1_178
 (256 + 178)

	)

170 
	#D_1_218
 (256 + 218)

	)

171 
	#D_1_232
 (256 + 232)

	)

172 
	#D_1_236
 (256 + 236)

	)

173 
	#D_1_240
 (256 + 240)

	)

174 
	#D_1_244
 (256 + 244)

	)

175 
	#D_1_250
 (256 + 250)

	)

176 
	#D_1_252
 (256 + 252)

	)

177 
	#D_2_12
 (512 + 12)

	)

178 
	#D_2_96
 (512 + 96)

	)

179 
	#D_2_108
 (512 + 108)

	)

180 
	#D_2_208
 (512 + 208)

	)

181 
	#D_2_224
 (512 + 224)

	)

182 
	#D_2_236
 (512 + 236)

	)

183 
	#D_2_244
 (512 + 244)

	)

184 
	#D_2_248
 (512 + 248)

	)

185 
	#D_2_252
 (512 + 252)

	)

187 
	#CPASS_BIAS_X
 (35 * 16 + 4)

	)

188 
	#CPASS_BIAS_Y
 (35 * 16 + 8)

	)

189 
	#CPASS_BIAS_Z
 (35 * 16 + 12)

	)

190 
	#CPASS_MTX_00
 (36 * 16)

	)

191 
	#CPASS_MTX_01
 (36 * 16 + 4)

	)

192 
	#CPASS_MTX_02
 (36 * 16 + 8)

	)

193 
	#CPASS_MTX_10
 (36 * 16 + 12)

	)

194 
	#CPASS_MTX_11
 (37 * 16)

	)

195 
	#CPASS_MTX_12
 (37 * 16 + 4)

	)

196 
	#CPASS_MTX_20
 (37 * 16 + 8)

	)

197 
	#CPASS_MTX_21
 (37 * 16 + 12)

	)

198 
	#CPASS_MTX_22
 (43 * 16 + 12)

	)

199 
	#D_EXT_GYRO_BIAS_X
 (61 * 16)

	)

200 
	#D_EXT_GYRO_BIAS_Y
 (61 * 16è+ 4

	)

201 
	#D_EXT_GYRO_BIAS_Z
 (61 * 16è+ 8

	)

202 
	#D_ACT0
 (40 * 16)

	)

203 
	#D_ACSX
 (40 * 16 + 4)

	)

204 
	#D_ACSY
 (40 * 16 + 8)

	)

205 
	#D_ACSZ
 (40 * 16 + 12)

	)

207 
	#FLICK_MSG
 (45 * 16 + 4)

	)

208 
	#FLICK_COUNTER
 (45 * 16 + 8)

	)

209 
	#FLICK_LOWER
 (45 * 16 + 12)

	)

210 
	#FLICK_UPPER
 (46 * 16 + 12)

	)

212 
	#D_AUTH_OUT
 (992)

	)

213 
	#D_AUTH_IN
 (996)

	)

214 
	#D_AUTH_A
 (1000)

	)

215 
	#D_AUTH_B
 (1004)

	)

217 
	#D_PEDSTD_BP_B
 (768 + 0x1C)

	)

218 
	#D_PEDSTD_HP_A
 (768 + 0x78)

	)

219 
	#D_PEDSTD_HP_B
 (768 + 0x7C)

	)

220 
	#D_PEDSTD_BP_A4
 (768 + 0x40)

	)

221 
	#D_PEDSTD_BP_A3
 (768 + 0x44)

	)

222 
	#D_PEDSTD_BP_A2
 (768 + 0x48)

	)

223 
	#D_PEDSTD_BP_A1
 (768 + 0x4C)

	)

224 
	#D_PEDSTD_INT_THRSH
 (768 + 0x68)

	)

225 
	#D_PEDSTD_CLIP
 (768 + 0x6C)

	)

226 
	#D_PEDSTD_SB
 (768 + 0x28)

	)

227 
	#D_PEDSTD_SB_TIME
 (768 + 0x2C)

	)

228 
	#D_PEDSTD_PEAKTHRSH
 (768 + 0x98)

	)

229 
	#D_PEDSTD_TIML
 (768 + 0x2A)

	)

230 
	#D_PEDSTD_TIMH
 (768 + 0x2E)

	)

231 
	#D_PEDSTD_PEAK
 (768 + 0X94)

	)

232 
	#D_PEDSTD_STEPCTR
 (768 + 0x60)

	)

233 
	#D_PEDSTD_TIMECTR
 (964)

	)

234 
	#D_PEDSTD_DECI
 (768 + 0xA0)

	)

236 
	#D_HOST_NO_MOT
 (976)

	)

237 
	#D_ACCEL_BIAS
 (660)

	)

239 
	#D_ORIENT_GAP
 (76)

	)

241 
	#D_TILT0_H
 (48)

	)

242 
	#D_TILT0_L
 (50)

	)

243 
	#D_TILT1_H
 (52)

	)

244 
	#D_TILT1_L
 (54)

	)

245 
	#D_TILT2_H
 (56)

	)

246 
	#D_TILT2_L
 (58)

	)

247 
	#D_TILT3_H
 (60)

	)

248 
	#D_TILT3_L
 (62)

	)

250 
	#DMP_CODE_SIZE
 (3062)

	)

252 cÚ¡ 
	gdmp_memÜy
[
DMP_CODE_SIZE
] = {

460 cÚ¡ 
	gsS¹Add»ss
 = 0x0400;

464 
	#INT_SRC_TAP
 (0x01)

	)

465 
	#INT_SRC_ANDROID_ORIENT
 (0x08)

	)

467 
	#DMP_FEATURE_SEND_ANY_GYRO
 (
DMP_FEATURE_SEND_RAW_GYRO
 | \

	)

468 
	gDMP_FEATURE_SEND_CAL_GYRO
)

470 
	#MAX_PACKET_LENGTH
 (32)

	)

472 
	#DMP_SAMPLE_RATE
 (200)

	)

473 
	#GYRO_SF
 (46850825LL * 200 / 
DMP_SAMPLE_RATE
)

	)

475 
	#FIFO_CORRUPTION_CHECK


	)

476 #ifdeà
FIFO_CORRUPTION_CHECK


477 
	#QUAT_ERROR_THRESH
 (1L<<24)

	)

478 
	#QUAT_MAG_SQ_NORMALIZED
 (1L<<28)

	)

479 
	#QUAT_MAG_SQ_MIN
 (
QUAT_MAG_SQ_NORMALIZED
 - 
QUAT_ERROR_THRESH
)

	)

480 
	#QUAT_MAG_SQ_MAX
 (
QUAT_MAG_SQ_NORMALIZED
 + 
QUAT_ERROR_THRESH
)

	)

483 
	sdmp_s
 {

484 (*
	mp_cb
)(
	mcouÁ
, 
	mdœeùiÚ
);

485 (*
	mªdroid_Ü›Á_cb
)(
	mÜ›Á©iÚ
);

486 
	mÜ›Á
;

487 
	mã©u»_mask
;

488 
	mfifo_¿‹
;

489 
	m·ck‘_Ëngth
;

501 
dmp_s
 
	gdmp
={

502 
NULL
,

503 
NULL
,

514 
	$dmp_lßd_mÙiÚ_driv”_fœmw¬e
()

516  
	`mpu_lßd_fœmw¬e
(
DMP_CODE_SIZE
, 
dmp_memÜy
, 
sS¹Add»ss
,

517 
DMP_SAMPLE_RATE
);

518 
	}
}

527 
	$dmp_£t_Ü›Á©iÚ
(
Ü›Á
)

529 
gyro_»gs
[3], 
acûl_»gs
[3];

530 cÚ¡ 
gyro_axes
[3] = {
DINA4C
, 
DINACD
, 
DINA6C
};

531 cÚ¡ 
acûl_axes
[3] = {
DINA0C
, 
DINAC9
, 
DINA2C
};

532 cÚ¡ 
gyro_sign
[3] = {
DINA36
, 
DINA56
, 
DINA76
};

533 cÚ¡ 
acûl_sign
[3] = {
DINA26
, 
DINA46
, 
DINA66
};

535 
gyro_»gs
[0] = 
gyro_axes
[
Ü›Á
 & 3];

536 
gyro_»gs
[1] = 
gyro_axes
[(
Ü›Á
 >> 3) & 3];

537 
gyro_»gs
[2] = 
gyro_axes
[(
Ü›Á
 >> 6) & 3];

538 
acûl_»gs
[0] = 
acûl_axes
[
Ü›Á
 & 3];

539 
acûl_»gs
[1] = 
acûl_axes
[(
Ü›Á
 >> 3) & 3];

540 
acûl_»gs
[2] = 
acûl_axes
[(
Ü›Á
 >> 6) & 3];

543 ià(
	`mpu_wr™e_mem
(
FCFG_1
, 3, 
gyro_»gs
))

545 ià(
	`mpu_wr™e_mem
(
FCFG_2
, 3, 
acûl_»gs
))

548 
	`memýy
(
gyro_»gs
, 
gyro_sign
, 3);

549 
	`memýy
(
acûl_»gs
, 
acûl_sign
, 3);

550 ià(
Ü›Á
 & 4) {

551 
gyro_»gs
[0] |= 1;

552 
acûl_»gs
[0] |= 1;

554 ià(
Ü›Á
 & 0x20) {

555 
gyro_»gs
[1] |= 1;

556 
acûl_»gs
[1] |= 1;

558 ià(
Ü›Á
 & 0x100) {

559 
gyro_»gs
[2] |= 1;

560 
acûl_»gs
[2] |= 1;

564 ià(
	`mpu_wr™e_mem
(
FCFG_3
, 3, 
gyro_»gs
))

566 ià(
	`mpu_wr™e_mem
(
FCFG_7
, 3, 
acûl_»gs
))

568 
dmp
.
Ü›Á
 = orient;

570 
	}
}

582 
	$dmp_£t_gyro_bŸs
(*
bŸs
)

584 
gyro_bŸs_body
[3];

585 
»gs
[4];

587 
gyro_bŸs_body
[0] = 
bŸs
[
dmp
.
Ü›Á
 & 3];

588 ià(
dmp
.
Ü›Á
 & 4)

589 
gyro_bŸs_body
[0] *= -1;

590 
gyro_bŸs_body
[1] = 
bŸs
[(
dmp
.
Ü›Á
 >> 3) & 3];

591 ià(
dmp
.
Ü›Á
 & 0x20)

592 
gyro_bŸs_body
[1] *= -1;

593 
gyro_bŸs_body
[2] = 
bŸs
[(
dmp
.
Ü›Á
 >> 6) & 3];

594 ià(
dmp
.
Ü›Á
 & 0x100)

595 
gyro_bŸs_body
[2] *= -1;

597 #ifdeà
EMPL_NO_64BIT


598 
gyro_bŸs_body
[0] = ()((()gyro_bŸs_body[0] * 
GYRO_SF
) / 1073741824.f);

599 
gyro_bŸs_body
[1] = ()((()gyro_bŸs_body[1] * 
GYRO_SF
) / 1073741824.f);

600 
gyro_bŸs_body
[2] = ()((()gyro_bŸs_body[2] * 
GYRO_SF
) / 1073741824.f);

602 
gyro_bŸs_body
[0] = ()((()gyro_bŸs_body[0] * 
GYRO_SF
) >> 30);

603 
gyro_bŸs_body
[1] = ()((()gyro_bŸs_body[1] * 
GYRO_SF
) >> 30);

604 
gyro_bŸs_body
[2] = ()((()gyro_bŸs_body[2] * 
GYRO_SF
) >> 30);

607 
»gs
[0] = ()((
gyro_bŸs_body
[0] >> 24) & 0xFF);

608 
»gs
[1] = ()((
gyro_bŸs_body
[0] >> 16) & 0xFF);

609 
»gs
[2] = ()((
gyro_bŸs_body
[0] >> 8) & 0xFF);

610 
»gs
[3] = ()(
gyro_bŸs_body
[0] & 0xFF);

611 ià(
	`mpu_wr™e_mem
(
D_EXT_GYRO_BIAS_X
, 4, 
»gs
))

614 
»gs
[0] = ()((
gyro_bŸs_body
[1] >> 24) & 0xFF);

615 
»gs
[1] = ()((
gyro_bŸs_body
[1] >> 16) & 0xFF);

616 
»gs
[2] = ()((
gyro_bŸs_body
[1] >> 8) & 0xFF);

617 
»gs
[3] = ()(
gyro_bŸs_body
[1] & 0xFF);

618 ià(
	`mpu_wr™e_mem
(
D_EXT_GYRO_BIAS_Y
, 4, 
»gs
))

621 
»gs
[0] = ()((
gyro_bŸs_body
[2] >> 24) & 0xFF);

622 
»gs
[1] = ()((
gyro_bŸs_body
[2] >> 16) & 0xFF);

623 
»gs
[2] = ()((
gyro_bŸs_body
[2] >> 8) & 0xFF);

624 
»gs
[3] = ()(
gyro_bŸs_body
[2] & 0xFF);

625  
	`mpu_wr™e_mem
(
D_EXT_GYRO_BIAS_Z
, 4, 
»gs
);

626 
	}
}

634 
	$dmp_£t_acûl_bŸs
(*
bŸs
)

636 
acûl_bŸs_body
[3];

637 
»gs
[12];

638 
acûl_sf
;

639 
acûl_£ns
;

641 
	`mpu_g‘_acûl_£ns
(&
acûl_£ns
);

642 
acûl_sf
 = ()
acûl_£ns
 << 15;

645 
acûl_bŸs_body
[0] = 
bŸs
[
dmp
.
Ü›Á
 & 3];

646 ià(
dmp
.
Ü›Á
 & 4)

647 
acûl_bŸs_body
[0] *= -1;

648 
acûl_bŸs_body
[1] = 
bŸs
[(
dmp
.
Ü›Á
 >> 3) & 3];

649 ià(
dmp
.
Ü›Á
 & 0x20)

650 
acûl_bŸs_body
[1] *= -1;

651 
acûl_bŸs_body
[2] = 
bŸs
[(
dmp
.
Ü›Á
 >> 6) & 3];

652 ià(
dmp
.
Ü›Á
 & 0x100)

653 
acûl_bŸs_body
[2] *= -1;

655 #ifdeà
EMPL_NO_64BIT


656 
acûl_bŸs_body
[0] = ()(((ïcûl_bŸs_body[0] * 
acûl_sf
) / 1073741824.f);

657 
acûl_bŸs_body
[1] = ()(((ïcûl_bŸs_body[1] * 
acûl_sf
) / 1073741824.f);

658 
acûl_bŸs_body
[2] = ()(((ïcûl_bŸs_body[2] * 
acûl_sf
) / 1073741824.f);

660 
acûl_bŸs_body
[0] = ()(((ïcûl_bŸs_body[0] * 
acûl_sf
) >> 30);

661 
acûl_bŸs_body
[1] = ()(((ïcûl_bŸs_body[1] * 
acûl_sf
) >> 30);

662 
acûl_bŸs_body
[2] = ()(((ïcûl_bŸs_body[2] * 
acûl_sf
) >> 30);

665 
»gs
[0] = ()((
acûl_bŸs_body
[0] >> 24) & 0xFF);

666 
»gs
[1] = ()((
acûl_bŸs_body
[0] >> 16) & 0xFF);

667 
»gs
[2] = ()((
acûl_bŸs_body
[0] >> 8) & 0xFF);

668 
»gs
[3] = ()(
acûl_bŸs_body
[0] & 0xFF);

669 
»gs
[4] = ()((
acûl_bŸs_body
[1] >> 24) & 0xFF);

670 
»gs
[5] = ()((
acûl_bŸs_body
[1] >> 16) & 0xFF);

671 
»gs
[6] = ()((
acûl_bŸs_body
[1] >> 8) & 0xFF);

672 
»gs
[7] = ()(
acûl_bŸs_body
[1] & 0xFF);

673 
»gs
[8] = ()((
acûl_bŸs_body
[2] >> 24) & 0xFF);

674 
»gs
[9] = ()((
acûl_bŸs_body
[2] >> 16) & 0xFF);

675 
»gs
[10] = ()((
acûl_bŸs_body
[2] >> 8) & 0xFF);

676 
»gs
[11] = ()(
acûl_bŸs_body
[2] & 0xFF);

677  
	`mpu_wr™e_mem
(
D_ACCEL_BIAS
, 12, 
»gs
);

678 
	}
}

686 
	$dmp_£t_fifo_¿‹
(
¿‹
)

688 cÚ¡ 
»gs_’d
[12] = {
DINAFE
, 
DINAF2
, 
DINAAB
,

689 0xc4, 
DINAAA
, 
DINAF1
, 
DINADF
, DINADF, 0xBB, 0xAF, DINADF, DINADF};

690 
div
;

691 
tmp
[8];

693 ià(
¿‹
 > 
DMP_SAMPLE_RATE
)

695 
div
 = 
DMP_SAMPLE_RATE
 / 
¿‹
 - 1;

696 
tmp
[0] = ()((
div
 >> 8) & 0xFF);

697 
tmp
[1] = ()(
div
 & 0xFF);

698 ià(
	`mpu_wr™e_mem
(
D_0_22
, 2, 
tmp
))

700 ià(
	`mpu_wr™e_mem
(
CFG_6
, 12, (*)
»gs_’d
))

703 
dmp
.
fifo_¿‹
 = 
¿‹
;

705 
	}
}

712 
	$dmp_g‘_fifo_¿‹
(*
¿‹
)

714 
¿‹
[0] = 
dmp
.
fifo_¿‹
;

716 
	}
}

724 
	$dmp_£t_p_th»sh
(
axis
, 
th»sh
)

726 
tmp
[4], 
acûl_f¤
;

727 
sÿËd_th»sh
;

728 
dmp_th»sh
, 
dmp_th»sh_2
;

729 ià(!(
axis
 & 
TAP_XYZ
è|| 
th»sh
 > 1600)

732 
sÿËd_th»sh
 = ()
th»sh
 / 
DMP_SAMPLE_RATE
;

734 
	`mpu_g‘_acûl_f¤
(&
acûl_f¤
);

735 
acûl_f¤
) {

737 
dmp_th»sh
 = ()(
sÿËd_th»sh
 * 16384);

739 
dmp_th»sh_2
 = ()(
sÿËd_th»sh
 * 12288);

742 
dmp_th»sh
 = ()(
sÿËd_th»sh
 * 8192);

744 
dmp_th»sh_2
 = ()(
sÿËd_th»sh
 * 6144);

747 
dmp_th»sh
 = ()(
sÿËd_th»sh
 * 4096);

749 
dmp_th»sh_2
 = ()(
sÿËd_th»sh
 * 3072);

752 
dmp_th»sh
 = ()(
sÿËd_th»sh
 * 2048);

754 
dmp_th»sh_2
 = ()(
sÿËd_th»sh
 * 1536);

759 
tmp
[0] = ()(
dmp_th»sh
 >> 8);

760 
tmp
[1] = ()(
dmp_th»sh
 & 0xFF);

761 
tmp
[2] = ()(
dmp_th»sh_2
 >> 8);

762 
tmp
[3] = ()(
dmp_th»sh_2
 & 0xFF);

764 ià(
axis
 & 
TAP_X
) {

765 ià(
	`mpu_wr™e_mem
(
DMP_TAP_THX
, 2, 
tmp
))

767 ià(
	`mpu_wr™e_mem
(
D_1_36
, 2, 
tmp
+2))

770 ià(
axis
 & 
TAP_Y
) {

771 ià(
	`mpu_wr™e_mem
(
DMP_TAP_THY
, 2, 
tmp
))

773 ià(
	`mpu_wr™e_mem
(
D_1_40
, 2, 
tmp
+2))

776 ià(
axis
 & 
TAP_Z
) {

777 ià(
	`mpu_wr™e_mem
(
DMP_TAP_THZ
, 2, 
tmp
))

779 ià(
	`mpu_wr™e_mem
(
D_1_44
, 2, 
tmp
+2))

783 
	}
}

790 
	$dmp_£t_p_axes
(
axis
)

792 
tmp
 = 0;

794 ià(
axis
 & 
TAP_X
)

795 
tmp
 |= 0x30;

796 ià(
axis
 & 
TAP_Y
)

797 
tmp
 |= 0x0C;

798 ià(
axis
 & 
TAP_Z
)

799 
tmp
 |= 0x03;

800  
	`mpu_wr™e_mem
(
D_1_72
, 1, &
tmp
);

801 
	}
}

808 
	$dmp_£t_p_couÁ
(
mš_ps
)

810 
tmp
;

812 ià(
mš_ps
 < 1)

813 
mš_ps
 = 1;

814 ià(
mš_ps
 > 4)

815 
mš_ps
 = 4;

817 
tmp
 = 
mš_ps
 - 1;

818  
	`mpu_wr™e_mem
(
D_1_79
, 1, &
tmp
);

819 
	}
}

826 
	$dmp_£t_p_time
(
time
)

828 
dmp_time
;

829 
tmp
[2];

831 
dmp_time
 = 
time
 / (1000 / 
DMP_SAMPLE_RATE
);

832 
tmp
[0] = ()(
dmp_time
 >> 8);

833 
tmp
[1] = ()(
dmp_time
 & 0xFF);

834  
	`mpu_wr™e_mem
(
DMP_TAPW_MIN
, 2, 
tmp
);

835 
	}
}

842 
	$dmp_£t_p_time_muÉi
(
time
)

844 
dmp_time
;

845 
tmp
[2];

847 
dmp_time
 = 
time
 / (1000 / 
DMP_SAMPLE_RATE
);

848 
tmp
[0] = ()(
dmp_time
 >> 8);

849 
tmp
[1] = ()(
dmp_time
 & 0xFF);

850  
	`mpu_wr™e_mem
(
D_1_218
, 2, 
tmp
);

851 
	}
}

860 
	$dmp_£t_shake_»jeù_th»sh
(
sf
, 
th»sh
)

862 
tmp
[4];

863 
th»sh_sÿËd
 = 
sf
 / 1000 * 
th»sh
;

864 
tmp
[0] = ()((()
th»sh_sÿËd
 >> 24) & 0xFF);

865 
tmp
[1] = ()((()
th»sh_sÿËd
 >> 16) & 0xFF);

866 
tmp
[2] = ()((()
th»sh_sÿËd
 >> 8) & 0xFF);

867 
tmp
[3] = ()(()
th»sh_sÿËd
 & 0xFF);

868  
	`mpu_wr™e_mem
(
D_1_92
, 4, 
tmp
);

869 
	}
}

879 
	$dmp_£t_shake_»jeù_time
(
time
)

881 
tmp
[2];

883 
time
 /ð(1000 / 
DMP_SAMPLE_RATE
);

884 
tmp
[0] = 
time
 >> 8;

885 
tmp
[1] = 
time
 & 0xFF;

886  
	`mpu_wr™e_mem
(
D_1_90
,2,
tmp
);

887 
	}
}

897 
	$dmp_£t_shake_»jeù_timeout
(
time
)

899 
tmp
[2];

901 
time
 /ð(1000 / 
DMP_SAMPLE_RATE
);

902 
tmp
[0] = 
time
 >> 8;

903 
tmp
[1] = 
time
 & 0xFF;

904  
	`mpu_wr™e_mem
(
D_1_88
,2,
tmp
);

905 
	}
}

912 
	$dmp_g‘_³dom‘”_¡•_couÁ
(*
couÁ
)

914 
tmp
[4];

915 ià(!
couÁ
)

918 ià(
	`mpu_»ad_mem
(
D_PEDSTD_STEPCTR
, 4, 
tmp
))

921 
couÁ
[0] = (()
tmp
[0] << 24) | (()tmp[1] << 16) |

922 (()
tmp
[2] << 8) |mp[3];

924 
	}
}

933 
	$dmp_£t_³dom‘”_¡•_couÁ
(
couÁ
)

935 
tmp
[4];

937 
tmp
[0] = ()((
couÁ
 >> 24) & 0xFF);

938 
tmp
[1] = ()((
couÁ
 >> 16) & 0xFF);

939 
tmp
[2] = ()((
couÁ
 >> 8) & 0xFF);

940 
tmp
[3] = ()(
couÁ
 & 0xFF);

941  
	`mpu_wr™e_mem
(
D_PEDSTD_STEPCTR
, 4, 
tmp
);

942 
	}
}

949 
	$dmp_g‘_³dom‘”_w®k_time
(*
time
)

951 
tmp
[4];

952 ià(!
time
)

955 ià(
	`mpu_»ad_mem
(
D_PEDSTD_TIMECTR
, 4, 
tmp
))

958 
time
[0] = ((()
tmp
[0] << 24) | (()tmp[1] << 16) |

959 (()
tmp
[2] << 8) |mp[3]) * 20;

961 
	}
}

969 
	$dmp_£t_³dom‘”_w®k_time
(
time
)

971 
tmp
[4];

973 
time
 /= 20;

975 
tmp
[0] = ()((
time
 >> 24) & 0xFF);

976 
tmp
[1] = ()((
time
 >> 16) & 0xFF);

977 
tmp
[2] = ()((
time
 >> 8) & 0xFF);

978 
tmp
[3] = ()(
time
 & 0xFF);

979  
	`mpu_wr™e_mem
(
D_PEDSTD_TIMECTR
, 4, 
tmp
);

980 
	}
}

999 
	$dmp_’abË_ã©u»
(
mask
)

1001 
tmp
[10];

1007 
tmp
[0] = ()((
GYRO_SF
 >> 24) & 0xFF);

1008 
tmp
[1] = ()((
GYRO_SF
 >> 16) & 0xFF);

1009 
tmp
[2] = ()((
GYRO_SF
 >> 8) & 0xFF);

1010 
tmp
[3] = ()(
GYRO_SF
 & 0xFF);

1011 
	`mpu_wr™e_mem
(
D_0_104
, 4, 
tmp
);

1014 
tmp
[0] = 0xA3;

1015 ià(
mask
 & 
DMP_FEATURE_SEND_RAW_ACCEL
) {

1016 
tmp
[1] = 0xC0;

1017 
tmp
[2] = 0xC8;

1018 
tmp
[3] = 0xC2;

1020 
tmp
[1] = 0xA3;

1021 
tmp
[2] = 0xA3;

1022 
tmp
[3] = 0xA3;

1024 ià(
mask
 & 
DMP_FEATURE_SEND_ANY_GYRO
) {

1025 
tmp
[4] = 0xC4;

1026 
tmp
[5] = 0xCC;

1027 
tmp
[6] = 0xC6;

1029 
tmp
[4] = 0xA3;

1030 
tmp
[5] = 0xA3;

1031 
tmp
[6] = 0xA3;

1033 
tmp
[7] = 0xA3;

1034 
tmp
[8] = 0xA3;

1035 
tmp
[9] = 0xA3;

1036 
	`mpu_wr™e_mem
(
CFG_15
,10,
tmp
);

1039 ià(
mask
 & (
DMP_FEATURE_TAP
 | 
DMP_FEATURE_ANDROID_ORIENT
))

1040 
tmp
[0] = 
DINA20
;

1042 
tmp
[0] = 0xD8;

1043 
	`mpu_wr™e_mem
(
CFG_27
,1,
tmp
);

1045 ià(
mask
 & 
DMP_FEATURE_GYRO_CAL
)

1046 
	`dmp_’abË_gyro_ÿl
(1);

1048 
	`dmp_’abË_gyro_ÿl
(0);

1050 ià(
mask
 & 
DMP_FEATURE_SEND_ANY_GYRO
) {

1051 ià(
mask
 & 
DMP_FEATURE_SEND_CAL_GYRO
) {

1052 
tmp
[0] = 0xB2;

1053 
tmp
[1] = 0x8B;

1054 
tmp
[2] = 0xB6;

1055 
tmp
[3] = 0x9B;

1057 
tmp
[0] = 
DINAC0
;

1058 
tmp
[1] = 
DINA80
;

1059 
tmp
[2] = 
DINAC2
;

1060 
tmp
[3] = 
DINA90
;

1062 
	`mpu_wr™e_mem
(
CFG_GYRO_RAW_DATA
, 4, 
tmp
);

1065 ià(
mask
 & 
DMP_FEATURE_TAP
) {

1067 
tmp
[0] = 0xF8;

1068 
	`mpu_wr™e_mem
(
CFG_20
, 1, 
tmp
);

1069 
	`dmp_£t_p_th»sh
(
TAP_XYZ
, 250);

1070 
	`dmp_£t_p_axes
(
TAP_XYZ
);

1071 
	`dmp_£t_p_couÁ
(1);

1072 
	`dmp_£t_p_time
(100);

1073 
	`dmp_£t_p_time_muÉi
(500);

1075 
	`dmp_£t_shake_»jeù_th»sh
(
GYRO_SF
, 200);

1076 
	`dmp_£t_shake_»jeù_time
(40);

1077 
	`dmp_£t_shake_»jeù_timeout
(10);

1079 
tmp
[0] = 0xD8;

1080 
	`mpu_wr™e_mem
(
CFG_20
, 1, 
tmp
);

1083 ià(
mask
 & 
DMP_FEATURE_ANDROID_ORIENT
) {

1084 
tmp
[0] = 0xD9;

1086 
tmp
[0] = 0xD8;

1087 
	`mpu_wr™e_mem
(
CFG_ANDROID_ORIENT_INT
, 1, 
tmp
);

1089 ià(
mask
 & 
DMP_FEATURE_LP_QUAT
)

1090 
	`dmp_’abË_Í_qu©
(1);

1092 
	`dmp_’abË_Í_qu©
(0);

1094 ià(
mask
 & 
DMP_FEATURE_6X_LP_QUAT
)

1095 
	`dmp_’abË_6x_Í_qu©
(1);

1097 
	`dmp_’abË_6x_Í_qu©
(0);

1100 
dmp
.
ã©u»_mask
 = 
mask
 | 
DMP_FEATURE_PEDOMETER
;

1101 
	`mpu_»£t_fifo
();

1103 
dmp
.
·ck‘_Ëngth
 = 0;

1104 ià(
mask
 & 
DMP_FEATURE_SEND_RAW_ACCEL
)

1105 
dmp
.
·ck‘_Ëngth
 += 6;

1106 ià(
mask
 & 
DMP_FEATURE_SEND_ANY_GYRO
)

1107 
dmp
.
·ck‘_Ëngth
 += 6;

1108 ià(
mask
 & (
DMP_FEATURE_LP_QUAT
 | 
DMP_FEATURE_6X_LP_QUAT
))

1109 
dmp
.
·ck‘_Ëngth
 += 16;

1110 ià(
mask
 & (
DMP_FEATURE_TAP
 | 
DMP_FEATURE_ANDROID_ORIENT
))

1111 
dmp
.
·ck‘_Ëngth
 += 4;

1114 
	}
}

1121 
	$dmp_g‘_’abËd_ã©u»s
(*
mask
)

1123 
mask
[0] = 
dmp
.
ã©u»_mask
;

1125 
	}
}

1136 
	$dmp_’abË_gyro_ÿl
(
’abË
)

1138 ià(
’abË
) {

1139 
»gs
[9] = {0xb8, 0xaa, 0xb3, 0x8d, 0xb4, 0x98, 0x0d, 0x35, 0x5d};

1140  
	`mpu_wr™e_mem
(
CFG_MOTION_BIAS
, 9, 
»gs
);

1142 
»gs
[9] = {0xb8, 0xaa, 0xaa, 0xaa, 0xb0, 0x88, 0xc3, 0xc5, 0xc7};

1143  
	`mpu_wr™e_mem
(
CFG_MOTION_BIAS
, 9, 
»gs
);

1145 
	}
}

1154 
	$dmp_’abË_Í_qu©
(
’abË
)

1156 
»gs
[4];

1157 ià(
’abË
) {

1158 
»gs
[0] = 
DINBC0
;

1159 
»gs
[1] = 
DINBC2
;

1160 
»gs
[2] = 
DINBC4
;

1161 
»gs
[3] = 
DINBC6
;

1164 
	`mem£t
(
»gs
, 0x8B, 4);

1166 
	`mpu_wr™e_mem
(
CFG_LP_QUAT
, 4, 
»gs
);

1168  
	`mpu_»£t_fifo
();

1169 
	}
}

1178 
	$dmp_’abË_6x_Í_qu©
(
’abË
)

1180 
»gs
[4];

1181 ià(
’abË
) {

1182 
»gs
[0] = 
DINA20
;

1183 
»gs
[1] = 
DINA28
;

1184 
»gs
[2] = 
DINA30
;

1185 
»gs
[3] = 
DINA38
;

1187 
	`mem£t
(
»gs
, 0xA3, 4);

1189 
	`mpu_wr™e_mem
(
CFG_8
, 4, 
»gs
);

1191  
	`mpu_»£t_fifo
();

1192 
	}
}

1199 
	$decode_ge¡u»
(*
ge¡u»
)

1201 
p
, 
ªdroid_Ü›Á
;

1203 
ªdroid_Ü›Á
 = 
ge¡u»
[3] & 0xC0;

1204 
p
 = 0x3F & 
ge¡u»
[3];

1206 ià(
ge¡u»
[1] & 
INT_SRC_TAP
) {

1207 
dœeùiÚ
, 
couÁ
;

1208 
dœeùiÚ
 = 
p
 >> 3;

1209 
couÁ
 = (
p
 % 8) + 1;

1210 ià(
dmp
.
p_cb
)

1211 
dmp
.
	`p_cb
(
dœeùiÚ
, 
couÁ
);

1214 ià(
ge¡u»
[1] & 
INT_SRC_ANDROID_ORIENT
) {

1215 ià(
dmp
.
ªdroid_Ü›Á_cb
)

1216 
dmp
.
	`ªdroid_Ü›Á_cb
(
ªdroid_Ü›Á
 >> 6);

1220 
	}
}

1231 
	$dmp_£t_š‹¼u±_mode
(
mode
)

1233 cÚ¡ 
»gs_cÚtšuous
[11] =

1235 cÚ¡ 
»gs_ge¡u»
[11] =

1238 
mode
) {

1239 
DMP_INT_CONTINUOUS
:

1240  
	`mpu_wr™e_mem
(
CFG_FIFO_ON_EVENT
, 11,

1241 (*)
»gs_cÚtšuous
);

1242 
DMP_INT_GESTURE
:

1243  
	`mpu_wr™e_mem
(
CFG_FIFO_ON_EVENT
, 11,

1244 (*)
»gs_ge¡u»
);

1248 
	}
}

1270 
	$dmp_»ad_fifo
(*
gyro
, *
acûl
, *
qu©
,

1271 *
time¡amp
, *
£nsÜs
, *
mÜe
)

1273 
fifo_d©a
[
MAX_PACKET_LENGTH
];

1274 
ii
 = 0;

1279 
£nsÜs
[0] = 0;

1282 ià(
	`mpu_»ad_fifo_¡»am
(
dmp
.
·ck‘_Ëngth
, 
fifo_d©a
, 
mÜe
))

1286 ià(
dmp
.
ã©u»_mask
 & (
DMP_FEATURE_LP_QUAT
 | 
DMP_FEATURE_6X_LP_QUAT
)) {

1287 #ifdeà
FIFO_CORRUPTION_CHECK


1288 
qu©_q14
[4], 
qu©_mag_sq
;

1290 
qu©
[0] = (()
fifo_d©a
[0] << 24) | (()fifo_data[1] << 16) |

1291 (()
fifo_d©a
[2] << 8) | fifo_data[3];

1292 
qu©
[1] = (()
fifo_d©a
[4] << 24) | (()fifo_data[5] << 16) |

1293 (()
fifo_d©a
[6] << 8) | fifo_data[7];

1294 
qu©
[2] = (()
fifo_d©a
[8] << 24) | (()fifo_data[9] << 16) |

1295 (()
fifo_d©a
[10] << 8) | fifo_data[11];

1296 
qu©
[3] = (()
fifo_d©a
[12] << 24) | (()fifo_data[13] << 16) |

1297 (()
fifo_d©a
[14] << 8) | fifo_data[15];

1298 
ii
 += 16;

1299 #ifdeà
FIFO_CORRUPTION_CHECK


1308 
qu©_q14
[0] = 
qu©
[0] >> 16;

1309 
qu©_q14
[1] = 
qu©
[1] >> 16;

1310 
qu©_q14
[2] = 
qu©
[2] >> 16;

1311 
qu©_q14
[3] = 
qu©
[3] >> 16;

1312 
qu©_mag_sq
 = 
qu©_q14
[0] * quat_q14[0] + quat_q14[1] * quat_q14[1] +

1313 
qu©_q14
[2] * quat_q14[2] + quat_q14[3] * quat_q14[3];

1314 ià((
qu©_mag_sq
 < 
QUAT_MAG_SQ_MIN
) ||

1315 (
qu©_mag_sq
 > 
QUAT_MAG_SQ_MAX
)) {

1317 
	`mpu_»£t_fifo
();

1318 
£nsÜs
[0] = 0;

1321 
£nsÜs
[0] |ð
INV_WXYZ_QUAT
;

1325 ià(
dmp
.
ã©u»_mask
 & 
DMP_FEATURE_SEND_RAW_ACCEL
) {

1326 
acûl
[0] = (()
fifo_d©a
[
ii
+0] << 8) | fifo_data[ii+1];

1327 
acûl
[1] = (()
fifo_d©a
[
ii
+2] << 8) | fifo_data[ii+3];

1328 
acûl
[2] = (()
fifo_d©a
[
ii
+4] << 8) | fifo_data[ii+5];

1329 
ii
 += 6;

1330 
£nsÜs
[0] |ð
INV_XYZ_ACCEL
;

1333 ià(
dmp
.
ã©u»_mask
 & 
DMP_FEATURE_SEND_ANY_GYRO
) {

1334 
gyro
[0] = (()
fifo_d©a
[
ii
+0] << 8) | fifo_data[ii+1];

1335 
gyro
[1] = (()
fifo_d©a
[
ii
+2] << 8) | fifo_data[ii+3];

1336 
gyro
[2] = (()
fifo_d©a
[
ii
+4] << 8) | fifo_data[ii+5];

1337 
ii
 += 6;

1338 
£nsÜs
[0] |ð
INV_XYZ_GYRO
;

1344 ià(
dmp
.
ã©u»_mask
 & (
DMP_FEATURE_TAP
 | 
DMP_FEATURE_ANDROID_ORIENT
))

1345 
	`decode_ge¡u»
(
fifo_d©a
 + 
ii
);

1347 
	`g‘_ms
(
time¡amp
);

1349 
	}
}

1363 
dmp_»gi¡”_p_cb
((*
func
)(, ))

1365 
dmp
.
p_cb
 = 
func
;

1367 
	}
}

1374 
dmp_»gi¡”_ªdroid_Ü›Á_cb
((*
func
)())

1376 
dmp
.
ªdroid_Ü›Á_cb
 = 
func
;

1378 
	}
}

	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Hardware/inv_mpu_dmp_motion_driver.h

17 #iâdeà
_INV_MPU_DMP_MOTION_DRIVER_H_


18 
	#_INV_MPU_DMP_MOTION_DRIVER_H_


	)

20 
	#TAP_X
 (0x01)

	)

21 
	#TAP_Y
 (0x02)

	)

22 
	#TAP_Z
 (0x04)

	)

23 
	#TAP_XYZ
 (0x07)

	)

25 
	#TAP_X_UP
 (0x01)

	)

26 
	#TAP_X_DOWN
 (0x02)

	)

27 
	#TAP_Y_UP
 (0x03)

	)

28 
	#TAP_Y_DOWN
 (0x04)

	)

29 
	#TAP_Z_UP
 (0x05)

	)

30 
	#TAP_Z_DOWN
 (0x06)

	)

32 
	#ANDROID_ORIENT_PORTRAIT
 (0x00)

	)

33 
	#ANDROID_ORIENT_LANDSCAPE
 (0x01)

	)

34 
	#ANDROID_ORIENT_REVERSE_PORTRAIT
 (0x02)

	)

35 
	#ANDROID_ORIENT_REVERSE_LANDSCAPE
 (0x03)

	)

37 
	#DMP_INT_GESTURE
 (0x01)

	)

38 
	#DMP_INT_CONTINUOUS
 (0x02)

	)

40 
	#DMP_FEATURE_TAP
 (0x001)

	)

41 
	#DMP_FEATURE_ANDROID_ORIENT
 (0x002)

	)

42 
	#DMP_FEATURE_LP_QUAT
 (0x004)

	)

43 
	#DMP_FEATURE_PEDOMETER
 (0x008)

	)

44 
	#DMP_FEATURE_6X_LP_QUAT
 (0x010)

	)

45 
	#DMP_FEATURE_GYRO_CAL
 (0x020)

	)

46 
	#DMP_FEATURE_SEND_RAW_ACCEL
 (0x040)

	)

47 
	#DMP_FEATURE_SEND_RAW_GYRO
 (0x080)

	)

48 
	#DMP_FEATURE_SEND_CAL_GYRO
 (0x100)

	)

50 
	#INV_WXYZ_QUAT
 (0x100)

	)

53 
dmp_lßd_mÙiÚ_driv”_fœmw¬e
();

54 
dmp_£t_fifo_¿‹
(
¿‹
);

55 
dmp_g‘_fifo_¿‹
(*
¿‹
);

56 
dmp_’abË_ã©u»
(
mask
);

57 
dmp_g‘_’abËd_ã©u»s
(*
mask
);

58 
dmp_£t_š‹¼u±_mode
(
mode
);

59 
dmp_£t_Ü›Á©iÚ
(
Ü›Á
);

60 
dmp_£t_gyro_bŸs
(*
bŸs
);

61 
dmp_£t_acûl_bŸs
(*
bŸs
);

64 
dmp_»gi¡”_p_cb
((*
func
)(, ));

65 
	`dmp_£t_p_th»sh
(
axis
, 
th»sh
);

66 
	`dmp_£t_p_axes
(
axis
);

67 
	`dmp_£t_p_couÁ
(
mš_ps
);

68 
	`dmp_£t_p_time
(
time
);

69 
	`dmp_£t_p_time_muÉi
(
time
);

70 
	`dmp_£t_shake_»jeù_th»sh
(
sf
, 
th»sh
);

71 
	`dmp_£t_shake_»jeù_time
(
time
);

72 
	`dmp_£t_shake_»jeù_timeout
(
time
);

75 
	`dmp_»gi¡”_ªdroid_Ü›Á_cb
((*
func
)());

78 
	`dmp_’abË_Í_qu©
(
’abË
);

79 
	`dmp_’abË_6x_Í_qu©
(
’abË
);

82 
	`dmp_g‘_³dom‘”_¡•_couÁ
(*
couÁ
);

83 
	`dmp_£t_³dom‘”_¡•_couÁ
(
couÁ
);

84 
	`dmp_g‘_³dom‘”_w®k_time
(*
time
);

85 
	`dmp_£t_³dom‘”_w®k_time
(
time
);

88 
	`dmp_’abË_gyro_ÿl
(
’abË
);

93 
	`dmp_»ad_fifo
(*
gyro
, *
acûl
, *
qu©
,

94 *
time¡amp
, *
£nsÜs
, *
mÜe
);

	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Hardware/mpu6050.c

1 
	~"mpu6050.h
"

2 
	~"sys.h
"

3 
	~"D–ay.h
"

4 
	~"u§¹.h
"

11 
u8
 
	$MPU_In™
()

13 
u8
 
»s
;

14 
	`MPU_IIC_In™
();

15 
	`MPU_Wr™e_By‹
(
MPU_PWR_MGMT1_REG
,0X80);

16 
	`D–ay_ms
(100);

17 
	`MPU_Wr™e_By‹
(
MPU_PWR_MGMT1_REG
,0X00);

18 
	`MPU_S‘_Gyro_F¤
(3);

19 
	`MPU_S‘_Acûl_F¤
(0);

20 
	`MPU_S‘_R©e
(200);

21 
	`MPU_Wr™e_By‹
(
MPU_INT_EN_REG
,0X00);

22 
	`MPU_Wr™e_By‹
(
MPU_USER_CTRL_REG
,0X00);

23 
	`MPU_Wr™e_By‹
(
MPU_FIFO_EN_REG
,0X00);

24 
	`MPU_Wr™e_By‹
(
MPU_INTBP_CFG_REG
,0X80);

25 
»s
=
	`MPU_R—d_By‹
(
MPU_DEVICE_ID_REG
);

26 if(
»s
==
MPU_ADDR
)

28 
	`MPU_Wr™e_By‹
(
MPU_PWR_MGMT1_REG
,0X01);

29 
	`MPU_Wr™e_By‹
(
MPU_PWR_MGMT2_REG
,0X00);

30 
	`MPU_S‘_R©e
(100);

33 
	}
}

38 
u8
 
	$MPU_S‘_Gyro_F¤
(
u8
 
f¤
)

40  
	`MPU_Wr™e_By‹
(
MPU_GYRO_CFG_REG
,
f¤
<<3);

41 
	}
}

46 
u8
 
	$MPU_S‘_Acûl_F¤
(
u8
 
f¤
)

48  
	`MPU_Wr™e_By‹
(
MPU_ACCEL_CFG_REG
,
f¤
<<3);

49 
	}
}

54 
u8
 
	$MPU_S‘_LPF
(
u16
 
Íf
)

56 
u8
 
d©a
=0;

57 if(
Íf
>=188)
d©a
=1;

58 if(
Íf
>=98)
d©a
=2;

59 if(
Íf
>=42)
d©a
=3;

60 if(
Íf
>=20)
d©a
=4;

61 if(
Íf
>=10)
d©a
=5;

62 
d©a
=6;

63  
	`MPU_Wr™e_By‹
(
MPU_CFG_REG
,
d©a
);

64 
	}
}

69 
u8
 
	$MPU_S‘_R©e
(
u16
 
¿‹
)

71 
u8
 
d©a
;

72 if(
¿‹
>1000)rate=1000;

73 if(
¿‹
<4)rate=4;

74 
d©a
=1000/
¿‹
-1;

75 
d©a
=
	`MPU_Wr™e_By‹
(
MPU_SAMPLE_RATE_REG
,data);

76  
	`MPU_S‘_LPF
(
¿‹
/2);

77 
	}
}

81 
	$MPU_G‘_Tem³¿tu»
()

83 
u8
 
buf
[2];

84 
¿w
;

85 
‹mp
;

86 
	`MPU_R—d_L’
(
MPU_ADDR
,
MPU_TEMP_OUTH_REG
,2,
buf
);

87 
¿w
=((
u16
)
buf
[0]<<8)|buf[1];

88 
‹mp
=36.53+(()
¿w
)/340;

89  
‹mp
*100;;

90 
	}
}

95 
u8
 
	$MPU_G‘_GyroscÝe
(*
gx
,*
gy
,*
gz
)

97 
u8
 
buf
[6],
»s
;

98 
»s
=
	`MPU_R—d_L’
(
MPU_ADDR
,
MPU_GYRO_XOUTH_REG
,6,
buf
);

99 if(
»s
==0)

101 *
gx
=((
u16
)
buf
[0]<<8)|buf[1];

102 *
gy
=((
u16
)
buf
[2]<<8)|buf[3];

103 *
gz
=((
u16
)
buf
[4]<<8)|buf[5];

105  
»s
;;

106 
	}
}

111 
u8
 
	$MPU_G‘_AcûËrom‘”
(*
ax
,*
ay
,*
az
)

113 
u8
 
buf
[6],
»s
;

114 
»s
=
	`MPU_R—d_L’
(
MPU_ADDR
,
MPU_ACCEL_XOUTH_REG
,6,
buf
);

115 if(
»s
==0)

117 *
ax
=((
u16
)
buf
[0]<<8)|buf[1];

118 *
ay
=((
u16
)
buf
[2]<<8)|buf[3];

119 *
az
=((
u16
)
buf
[4]<<8)|buf[5];

121  
»s
;;

122 
	}
}

130 
u8
 
	$MPU_Wr™e_L’
(
u8
 
addr
,u8 
»g
,u8 
Ën
,u8 *
buf
)

132 
u8
 
i
;

133 
	`MPU_IIC_S¹
();

134 
	`MPU_IIC_S’d_By‹
((
addr
<<1)|0);

135 if(
	`MPU_IIC_Wa™_Ack
())

137 
	`MPU_IIC_StÝ
();

140 
	`MPU_IIC_S’d_By‹
(
»g
);

141 
	`MPU_IIC_Wa™_Ack
();

142 
i
=0;i<
Ën
;i++)

144 
	`MPU_IIC_S’d_By‹
(
buf
[
i
]);

145 if(
	`MPU_IIC_Wa™_Ack
())

147 
	`MPU_IIC_StÝ
();

151 
	`MPU_IIC_StÝ
();

153 
	}
}

161 
u8
 
	$MPU_R—d_L’
(
u8
 
addr
,u8 
»g
,u8 
Ën
,u8 *
buf
)

163 
	`MPU_IIC_S¹
();

164 
	`MPU_IIC_S’d_By‹
((
addr
<<1)|0);

165 if(
	`MPU_IIC_Wa™_Ack
())

167 
	`MPU_IIC_StÝ
();

170 
	`MPU_IIC_S’d_By‹
(
»g
);

171 
	`MPU_IIC_Wa™_Ack
();

172 
	`MPU_IIC_S¹
();

173 
	`MPU_IIC_S’d_By‹
((
addr
<<1)|1);

174 
	`MPU_IIC_Wa™_Ack
();

175 
Ën
)

177 if(
Ën
==1)*
buf
=
	`MPU_IIC_R—d_By‹
(0);

178 *
buf
=
	`MPU_IIC_R—d_By‹
(1);

179 
Ën
--;

180 
buf
++;

182 
	`MPU_IIC_StÝ
();

184 
	}
}

190 
u8
 
	$MPU_Wr™e_By‹
(
u8
 
»g
,u8 
d©a
)

192 
	`MPU_IIC_S¹
();

193 
	`MPU_IIC_S’d_By‹
((
MPU_ADDR
<<1)|0);

194 if(
	`MPU_IIC_Wa™_Ack
())

196 
	`MPU_IIC_StÝ
();

199 
	`MPU_IIC_S’d_By‹
(
»g
);

200 
	`MPU_IIC_Wa™_Ack
();

201 
	`MPU_IIC_S’d_By‹
(
d©a
);

202 if(
	`MPU_IIC_Wa™_Ack
())

204 
	`MPU_IIC_StÝ
();

207 
	`MPU_IIC_StÝ
();

209 
	}
}

213 
u8
 
	$MPU_R—d_By‹
(
u8
 
»g
)

215 
u8
 
»s
;

216 
	`MPU_IIC_S¹
();

217 
	`MPU_IIC_S’d_By‹
((
MPU_ADDR
<<1)|0);

218 
	`MPU_IIC_Wa™_Ack
();

219 
	`MPU_IIC_S’d_By‹
(
»g
);

220 
	`MPU_IIC_Wa™_Ack
();

221 
	`MPU_IIC_S¹
();

222 
	`MPU_IIC_S’d_By‹
((
MPU_ADDR
<<1)|1);

223 
	`MPU_IIC_Wa™_Ack
();

224 
»s
=
	`MPU_IIC_R—d_By‹
(0);

225 
	`MPU_IIC_StÝ
();

226  
»s
;

227 
	}
}

	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Hardware/mpu6050.h

1 #iâdeà
__MPU6050_H


2 
	#__MPU6050_H


	)

3 
	~"mpuiic.h
"

19 
	#MPU_SELF_TESTX_REG
 0X0D

20 
	#MPU_SELF_TESTY_REG
 0X0E

21 
	#MPU_SELF_TESTZ_REG
 0X0F

22 
	#MPU_SELF_TESTA_REG
 0X10

23 
	#MPU_SAMPLE_RATE_REG
 0X19

24 
	#MPU_CFG_REG
 0X1A

25 
	#MPU_GYRO_CFG_REG
 0X1B

26 
	#MPU_ACCEL_CFG_REG
 0X1C

27 
	#MPU_MOTION_DET_REG
 0X1F

28 
	#MPU_FIFO_EN_REG
 0X23

29 
	#MPU_I2CMST_CTRL_REG
 0X24

30 
	#MPU_I2CSLV0_ADDR_REG
 0X25

31 
	#MPU_I2CSLV0_REG
 0X26

32 
	#MPU_I2CSLV0_CTRL_REG
 0X27

33 
	#MPU_I2CSLV1_ADDR_REG
 0X28

34 
	#MPU_I2CSLV1_REG
 0X29

35 
	#MPU_I2CSLV1_CTRL_REG
 0X2A

36 
	#MPU_I2CSLV2_ADDR_REG
 0X2B

37 
	#MPU_I2CSLV2_REG
 0X2C

38 
	#MPU_I2CSLV2_CTRL_REG
 0X2D

39 
	#MPU_I2CSLV3_ADDR_REG
 0X2E

40 
	#MPU_I2CSLV3_REG
 0X2F

41 
	#MPU_I2CSLV3_CTRL_REG
 0X30

42 
	#MPU_I2CSLV4_ADDR_REG
 0X31

43 
	#MPU_I2CSLV4_REG
 0X32

44 
	#MPU_I2CSLV4_DO_REG
 0X33

45 
	#MPU_I2CSLV4_CTRL_REG
 0X34

46 
	#MPU_I2CSLV4_DI_REG
 0X35

47 

	)

48 
	#MPU_I2CMST_STA_REG
 0X36

49 
	#MPU_INTBP_CFG_REG
 0X37

50 
	#MPU_INT_EN_REG
 0X38

51 
	#MPU_INT_STA_REG
 0X3A

52 

	)

53 
	#MPU_ACCEL_XOUTH_REG
 0X3B

54 
	#MPU_ACCEL_XOUTL_REG
 0X3C

55 
	#MPU_ACCEL_YOUTH_REG
 0X3D

56 
	#MPU_ACCEL_YOUTL_REG
 0X3E

57 
	#MPU_ACCEL_ZOUTH_REG
 0X3F

58 
	#MPU_ACCEL_ZOUTL_REG
 0X40

59 

	)

60 
	#MPU_TEMP_OUTH_REG
 0X41

61 
	#MPU_TEMP_OUTL_REG
 0X42

62 

	)

63 
	#MPU_GYRO_XOUTH_REG
 0X43

64 
	#MPU_GYRO_XOUTL_REG
 0X44

65 
	#MPU_GYRO_YOUTH_REG
 0X45

66 
	#MPU_GYRO_YOUTL_REG
 0X46

67 
	#MPU_GYRO_ZOUTH_REG
 0X47

68 
	#MPU_GYRO_ZOUTL_REG
 0X48

69 

	)

70 
	#MPU_I2CSLV0_DO_REG
 0X63

71 
	#MPU_I2CSLV1_DO_REG
 0X64

72 
	#MPU_I2CSLV2_DO_REG
 0X65

73 
	#MPU_I2CSLV3_DO_REG
 0X66

74 

	)

75 
	#MPU_I2CMST_DELAY_REG
 0X67

76 
	#MPU_SIGPATH_RST_REG
 0X68

77 
	#MPU_MDETECT_CTRL_REG
 0X69

78 
	#MPU_USER_CTRL_REG
 0X6A

79 
	#MPU_PWR_MGMT1_REG
 0X6B

80 
	#MPU_PWR_MGMT2_REG
 0X6C

81 
	#MPU_FIFO_CNTH_REG
 0X72

82 
	#MPU_FIFO_CNTL_REG
 0X73

83 
	#MPU_FIFO_RW_REG
 0X74

84 
	#MPU_DEVICE_ID_REG
 0X75

85 

	)

88 
	#MPU_ADDR
 0X68

	)

95 
u8
 
MPU_In™
();

96 
u8
 
MPU_Wr™e_L’
(u8 
addr
,u8 
»g
,u8 
Ën
,u8 *
buf
);

97 
u8
 
MPU_R—d_L’
(u8 
addr
,u8 
»g
,u8 
Ën
,u8 *
buf
);

98 
u8
 
MPU_Wr™e_By‹
(u8 
»g
,u8 
d©a
);

99 
u8
 
MPU_R—d_By‹
(u8 
»g
);

101 
u8
 
MPU_S‘_Gyro_F¤
(u8 
f¤
);

102 
u8
 
MPU_S‘_Acûl_F¤
(u8 
f¤
);

103 
u8
 
MPU_S‘_LPF
(
u16
 
Íf
);

104 
u8
 
MPU_S‘_R©e
(
u16
 
¿‹
);

105 
u8
 
MPU_S‘_Fifo
(u8 
£ns
);

108 
MPU_G‘_Tem³¿tu»
();

109 
u8
 
MPU_G‘_GyroscÝe
(*
gx
,*
gy
,*
gz
);

110 
u8
 
MPU_G‘_AcûËrom‘”
(*
ax
,*
ay
,*
az
);

	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Hardware/mpuiic.c

1 
	~"mpuiic.h
"

2 
	~"D–ay.h
"

5 
	$MPU_IIC_D–ay
()

7 
	`D–ay_us
(2);

8 
	}
}

11 
	$MPU_IIC_In™
()

13 
GPIO_In™Ty³Def
 
GPIO_In™SŒuùu»
;

14 
	`RCC_APB2P”hClockCmd
(
RCC_APB2P”h_GPIOB
, 
ENABLE
);

15 
GPIO_In™SŒuùu»
.
GPIO_Pš
 = 
GPIO_Pš_10
|
GPIO_Pš_11
;

16 
GPIO_In™SŒuùu»
.
GPIO_Mode
 = 
GPIO_Mode_Out_PP
;

17 
GPIO_In™SŒuùu»
.
GPIO_S³ed
 = 
GPIO_S³ed_50MHz
;

18 
	`GPIO_In™
(
GPIOB
, &
GPIO_In™SŒuùu»
);

19 
	}
}

21 
	$MPU_IIC_S¹
()

23 
	`MPU_SDA_OUT
();

24 
MPU_IIC_SDA
=1;

25 
MPU_IIC_SCL
=1;

26 
	`MPU_IIC_D–ay
();

27 
MPU_IIC_SDA
=0;

28 
	`MPU_IIC_D–ay
();

29 
MPU_IIC_SCL
=0;

30 
	}
}

32 
	$MPU_IIC_StÝ
()

34 
	`MPU_SDA_OUT
();

35 
MPU_IIC_SCL
=0;

36 
MPU_IIC_SDA
=0;

37 
	`MPU_IIC_D–ay
();

38 
MPU_IIC_SCL
=1;

39 
MPU_IIC_SDA
=1;

40 
	`MPU_IIC_D–ay
();

41 
	}
}

45 
u8
 
	$MPU_IIC_Wa™_Ack
()

47 
u8
 
ucE¼Time
=0;

48 
	`MPU_SDA_IN
();

49 
MPU_IIC_SDA
=1;
	`MPU_IIC_D–ay
();

50 
MPU_IIC_SCL
=1;
	`MPU_IIC_D–ay
();

51 
MPU_READ_SDA
)

53 
ucE¼Time
++;

54 if(
ucE¼Time
>250)

56 
	`MPU_IIC_StÝ
();

60 
MPU_IIC_SCL
=0;

62 
	}
}

64 
	$MPU_IIC_Ack
()

66 
MPU_IIC_SCL
=0;

67 
	`MPU_SDA_OUT
();

68 
MPU_IIC_SDA
=0;

69 
	`MPU_IIC_D–ay
();

70 
MPU_IIC_SCL
=1;

71 
	`MPU_IIC_D–ay
();

72 
MPU_IIC_SCL
=0;

73 
	}
}

75 
	$MPU_IIC_NAck
()

77 
MPU_IIC_SCL
=0;

78 
	`MPU_SDA_OUT
();

79 
MPU_IIC_SDA
=1;

80 
	`MPU_IIC_D–ay
();

81 
MPU_IIC_SCL
=1;

82 
	`MPU_IIC_D–ay
();

83 
MPU_IIC_SCL
=0;

84 
	}
}

89 
	$MPU_IIC_S’d_By‹
(
u8
 
txd
)

91 
u8
 
t
;

92 
	`MPU_SDA_OUT
();

93 
MPU_IIC_SCL
=0;

94 
t
=0;t<8;t++)

96 
MPU_IIC_SDA
=(
txd
&0x80)>>7;

97 
txd
<<=1;

98 
MPU_IIC_SCL
=1;

99 
	`MPU_IIC_D–ay
();

100 
MPU_IIC_SCL
=0;

101 
	`MPU_IIC_D–ay
();

103 
	}
}

105 
u8
 
	$MPU_IIC_R—d_By‹
(
ack
)

107 
i
,
»ûive
=0;

108 
	`MPU_SDA_IN
();

109 
i
=0;i<8;i++ )

111 
MPU_IIC_SCL
=0;

112 
	`MPU_IIC_D–ay
();

113 
MPU_IIC_SCL
=1;

114 
»ûive
<<=1;

115 if(
MPU_READ_SDA
)
»ûive
++;

116 
	`MPU_IIC_D–ay
();

118 ià(!
ack
)

119 
	`MPU_IIC_NAck
();

121 
	`MPU_IIC_Ack
();

122  
»ûive
;

123 
	}
}

	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Hardware/mpuiic.h

1 #iâdeà
__MPUIIC_H


2 
	#__MPUIIC_H


	)

3 
	~"sys.h
"

36 
	#MPU_SDA_IN
(è{
GPIOB
->
CRH
&=0XFFFF0FFF;GPIOB->CRH|=(
u32
)8<<12;}

	)

37 
	#MPU_SDA_OUT
(è{
GPIOB
->
CRH
&=0XFFFF0FFF;GPIOB->CRH|=(
u32
)3<<12;}

	)

40 
	#MPU_IIC_SCL
 
	`PBout
(10)

41 
	#MPU_IIC_SDA
 
	`PBout
(11)

42 
	#MPU_READ_SDA
 
	`PBš
(11)

43 

	)

45 
MPU_IIC_D–ay
();

46 
MPU_IIC_In™
();

47 
MPU_IIC_S¹
();

48 
MPU_IIC_StÝ
();

49 
MPU_IIC_S’d_By‹
(
u8
 
txd
);

50 
u8
 
MPU_IIC_R—d_By‹
(
ack
);

51 
u8
 
MPU_IIC_Wa™_Ack
();

52 
MPU_IIC_Ack
();

53 
MPU_IIC_NAck
();

55 
IMPU_IC_Wr™e_OÃ_By‹
(
u8
 
daddr
,u8 
addr
,u8 
d©a
);

56 
u8
 
MPU_IIC_R—d_OÃ_By‹
(u8 
daddr
,u8 
addr
);

	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Hardware/sys.c

1 
	~"sys.h
"

17 
	$WFI_SET
()

19 
__ASM
 volatile("wfi");

20 
	}
}

22 
	$INTX_DISABLE
()

24 
__ASM
 volatile("cpsid i");

25 
	}
}

27 
	$INTX_ENABLE
()

29 
__ASM
 volatile("cpsie i");

30 
	}
}

33 
__asm
 
	$MSR_MSP
(
u32
 
addr
)

35 
MSR
 
MSP
, 
r0


36 
BX
 
r14


37 
	}
}

	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Hardware/sys.h

1 #iâdeà
__SYS_H


2 
	#__SYS_H


	)

3 
	~"¡m32f10x.h
"

18 
	#SYSTEM_SUPPORT_OS
 0

19 

	)

24 
	#BITBAND
(
addr
, 
b™num
è(×dd¸& 0xF0000000)+0x2000000+(×dd¸&0xFFFFF)<<5)+(b™num<<2))

	)

25 
	#MEM_ADDR
(
addr
è*((vÞ©ž*)×ddr))

	)

26 
	#BIT_ADDR
(
addr
, 
b™num
è
	`MEM_ADDR
(
	`BITBAND
×ddr, b™num))

	)

28 
	#GPIOA_ODR_Addr
 (
GPIOA_BASE
+12)

29 
	#GPIOB_ODR_Addr
 (
GPIOB_BASE
+12)

30 
	#GPIOC_ODR_Addr
 (
GPIOC_BASE
+12)

31 
	#GPIOD_ODR_Addr
 (
GPIOD_BASE
+12)

32 
	#GPIOE_ODR_Addr
 (
GPIOE_BASE
+12)

33 
	#GPIOF_ODR_Addr
 (
GPIOF_BASE
+12)

34 
	#GPIOG_ODR_Addr
 (
GPIOG_BASE
+12)

35 

	)

36 
	#GPIOA_IDR_Addr
 (
GPIOA_BASE
+8)

37 
	#GPIOB_IDR_Addr
 (
GPIOB_BASE
+8)

38 
	#GPIOC_IDR_Addr
 (
GPIOC_BASE
+8)

39 
	#GPIOD_IDR_Addr
 (
GPIOD_BASE
+8)

40 
	#GPIOE_IDR_Addr
 (
GPIOE_BASE
+8)

41 
	#GPIOF_IDR_Addr
 (
GPIOF_BASE
+8)

42 
	#GPIOG_IDR_Addr
 (
GPIOG_BASE
+8)

43 

	)

46 
	#PAout
(
n
è
	`BIT_ADDR
(
GPIOA_ODR_Addr
,n)

47 
	#PAš
(
n
è
	`BIT_ADDR
(
GPIOA_IDR_Addr
,n)

48 

	)

49 
	#PBout
(
n
è
	`BIT_ADDR
(
GPIOB_ODR_Addr
,n)

50 
	#PBš
(
n
è
	`BIT_ADDR
(
GPIOB_IDR_Addr
,n)

51 

	)

52 
	#PCout
(
n
è
	`BIT_ADDR
(
GPIOC_ODR_Addr
,n)

53 
	#PCš
(
n
è
	`BIT_ADDR
(
GPIOC_IDR_Addr
,n)

54 

	)

55 
	#PDout
(
n
è
	`BIT_ADDR
(
GPIOD_ODR_Addr
,n)

56 
	#PDš
(
n
è
	`BIT_ADDR
(
GPIOD_IDR_Addr
,n)

57 

	)

58 
	#PEout
(
n
è
	`BIT_ADDR
(
GPIOE_ODR_Addr
,n)

59 
	#PEš
(
n
è
	`BIT_ADDR
(
GPIOE_IDR_Addr
,n)

60 

	)

61 
	#PFout
(
n
è
	`BIT_ADDR
(
GPIOF_ODR_Addr
,n)

62 
	#PFš
(
n
è
	`BIT_ADDR
(
GPIOF_IDR_Addr
,n)

63 

	)

64 
	#PGout
(
n
è
	`BIT_ADDR
(
GPIOG_ODR_Addr
,n)

65 
	#PGš
(
n
è
	`BIT_ADDR
(
GPIOG_IDR_Addr
,n)

66 

	)

68 
WFI_SET
();

69 
INTX_DISABLE
();

70 
INTX_ENABLE
();

71 
MSR_MSP
(
u32
 
addr
);

	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/misc.c

24 
	~"misc.h
"

47 
	#AIRCR_VECTKEY_MASK
 ((
ušt32_t
)0x05FA0000)

	)

96 
	$NVIC_PriÜ™yGroupCÚfig
(
ušt32_t
 
NVIC_PriÜ™yGroup
)

99 
	`as£¹_·¿m
(
	`IS_NVIC_PRIORITY_GROUP
(
NVIC_PriÜ™yGroup
));

102 
SCB
->
AIRCR
 = 
AIRCR_VECTKEY_MASK
 | 
NVIC_PriÜ™yGroup
;

103 
	}
}

112 
	$NVIC_In™
(
NVIC_In™Ty³Def
* 
NVIC_In™SŒuù
)

114 
ušt32_t
 
tmµriÜ™y
 = 0x00, 
tmµ»
 = 0x00, 
tmpsub
 = 0x0F;

117 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NVIC_In™SŒuù
->
NVIC_IRQChªÃlCmd
));

118 
	`as£¹_·¿m
(
	`IS_NVIC_PREEMPTION_PRIORITY
(
NVIC_In™SŒuù
->
NVIC_IRQChªÃlP»em±iÚPriÜ™y
));

119 
	`as£¹_·¿m
(
	`IS_NVIC_SUB_PRIORITY
(
NVIC_In™SŒuù
->
NVIC_IRQChªÃlSubPriÜ™y
));

121 ià(
NVIC_In™SŒuù
->
NVIC_IRQChªÃlCmd
 !ð
DISABLE
)

124 
tmµriÜ™y
 = (0x700 - ((
SCB
->
AIRCR
è& (
ušt32_t
)0x700))>> 0x08;

125 
tmµ»
 = (0x4 - 
tmµriÜ™y
);

126 
tmpsub
 =mpsub >> 
tmµriÜ™y
;

128 
tmµriÜ™y
 = (
ušt32_t
)
NVIC_In™SŒuù
->
NVIC_IRQChªÃlP»em±iÚPriÜ™y
 << 
tmµ»
;

129 
tmµriÜ™y
 |ð
NVIC_In™SŒuù
->
NVIC_IRQChªÃlSubPriÜ™y
 & 
tmpsub
;

130 
tmµriÜ™y
 =mppriority << 0x04;

132 
NVIC
->
IP
[
NVIC_In™SŒuù
->
NVIC_IRQChªÃl
] = 
tmµriÜ™y
;

135 
NVIC
->
ISER
[
NVIC_In™SŒuù
->
NVIC_IRQChªÃl
 >> 0x05] =

136 (
ušt32_t
)0x01 << (
NVIC_In™SŒuù
->
NVIC_IRQChªÃl
 & (
ušt8_t
)0x1F);

141 
NVIC
->
ICER
[
NVIC_In™SŒuù
->
NVIC_IRQChªÃl
 >> 0x05] =

142 (
ušt32_t
)0x01 << (
NVIC_In™SŒuù
->
NVIC_IRQChªÃl
 & (
ušt8_t
)0x1F);

144 
	}
}

156 
	$NVIC_S‘VeùÜTabË
(
ušt32_t
 
NVIC_VeùTab
, ušt32_ˆ
Off£t
)

159 
	`as£¹_·¿m
(
	`IS_NVIC_VECTTAB
(
NVIC_VeùTab
));

160 
	`as£¹_·¿m
(
	`IS_NVIC_OFFSET
(
Off£t
));

162 
SCB
->
VTOR
 = 
NVIC_VeùTab
 | (
Off£t
 & (
ušt32_t
)0x1FFFFF80);

163 
	}
}

175 
	$NVIC_Sy¡emLPCÚfig
(
ušt8_t
 
LowPow”Mode
, 
FunùiÚ®S‹
 
NewS‹
)

178 
	`as£¹_·¿m
(
	`IS_NVIC_LP
(
LowPow”Mode
));

179 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

181 ià(
NewS‹
 !ð
DISABLE
)

183 
SCB
->
SCR
 |ð
LowPow”Mode
;

187 
SCB
->
SCR
 &ð(
ušt32_t
)(~(ušt32_t)
LowPow”Mode
);

189 
	}
}

199 
	$SysTick_CLKSourûCÚfig
(
ušt32_t
 
SysTick_CLKSourû
)

202 
	`as£¹_·¿m
(
	`IS_SYSTICK_CLK_SOURCE
(
SysTick_CLKSourû
));

203 ià(
SysTick_CLKSourû
 =ð
SysTick_CLKSourû_HCLK
)

205 
SysTick
->
CTRL
 |ð
SysTick_CLKSourû_HCLK
;

209 
SysTick
->
CTRL
 &ð
SysTick_CLKSourû_HCLK_Div8
;

211 
	}
}

	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/misc.h

24 #iâdeà
__MISC_H


25 
	#__MISC_H


	)

27 #ifdeà
__ýlu¥lus


32 
	~"¡m32f10x.h
"

52 
ušt8_t
 
NVIC_IRQChªÃl
;

57 
ušt8_t
 
NVIC_IRQChªÃlP»em±iÚPriÜ™y
;

61 
ušt8_t
 
NVIC_IRQChªÃlSubPriÜ™y
;

65 
FunùiÚ®S‹
 
NVIC_IRQChªÃlCmd
;

68 } 
	tNVIC_In™Ty³Def
;

115 
	#NVIC_VeùTab_RAM
 ((
ušt32_t
)0x20000000)

	)

116 
	#NVIC_VeùTab_FLASH
 ((
ušt32_t
)0x08000000)

	)

117 
	#IS_NVIC_VECTTAB
(
VECTTAB
è(((VECTTABè=ð
NVIC_VeùTab_RAM
è|| \

	)

118 ((
VECTTAB
è=ð
NVIC_VeùTab_FLASH
))

127 
	#NVIC_LP_SEVONPEND
 ((
ušt8_t
)0x10)

	)

128 
	#NVIC_LP_SLEEPDEEP
 ((
ušt8_t
)0x04)

	)

129 
	#NVIC_LP_SLEEPONEXIT
 ((
ušt8_t
)0x02)

	)

130 
	#IS_NVIC_LP
(
LP
è(((LPè=ð
NVIC_LP_SEVONPEND
è|| \

	)

131 ((
LP
è=ð
NVIC_LP_SLEEPDEEP
) || \

132 ((
LP
è=ð
NVIC_LP_SLEEPONEXIT
))

141 
	#NVIC_PriÜ™yGroup_0
 ((
ušt32_t
)0x700è

	)

143 
	#NVIC_PriÜ™yGroup_1
 ((
ušt32_t
)0x600è

	)

145 
	#NVIC_PriÜ™yGroup_2
 ((
ušt32_t
)0x500è

	)

147 
	#NVIC_PriÜ™yGroup_3
 ((
ušt32_t
)0x400è

	)

149 
	#NVIC_PriÜ™yGroup_4
 ((
ušt32_t
)0x300è

	)

152 
	#IS_NVIC_PRIORITY_GROUP
(
GROUP
è(((GROUPè=ð
NVIC_PriÜ™yGroup_0
è|| \

	)

153 ((
GROUP
è=ð
NVIC_PriÜ™yGroup_1
) || \

154 ((
GROUP
è=ð
NVIC_PriÜ™yGroup_2
) || \

155 ((
GROUP
è=ð
NVIC_PriÜ™yGroup_3
) || \

156 ((
GROUP
è=ð
NVIC_PriÜ™yGroup_4
))

158 
	#IS_NVIC_PREEMPTION_PRIORITY
(
PRIORITY
è((PRIORITYè< 0x10)

	)

160 
	#IS_NVIC_SUB_PRIORITY
(
PRIORITY
è((PRIORITYè< 0x10)

	)

162 
	#IS_NVIC_OFFSET
(
OFFSET
è((OFFSETè< 0x000FFFFF)

	)

172 
	#SysTick_CLKSourû_HCLK_Div8
 ((
ušt32_t
)0xFFFFFFFB)

	)

173 
	#SysTick_CLKSourû_HCLK
 ((
ušt32_t
)0x00000004)

	)

174 
	#IS_SYSTICK_CLK_SOURCE
(
SOURCE
è(((SOURCEè=ð
SysTick_CLKSourû_HCLK
è|| \

	)

175 ((
SOURCE
è=ð
SysTick_CLKSourû_HCLK_Div8
))

196 
NVIC_PriÜ™yGroupCÚfig
(
ušt32_t
 
NVIC_PriÜ™yGroup
);

197 
NVIC_In™
(
NVIC_In™Ty³Def
* 
NVIC_In™SŒuù
);

198 
NVIC_S‘VeùÜTabË
(
ušt32_t
 
NVIC_VeùTab
, ušt32_ˆ
Off£t
);

199 
NVIC_Sy¡emLPCÚfig
(
ušt8_t
 
LowPow”Mode
, 
FunùiÚ®S‹
 
NewS‹
);

200 
SysTick_CLKSourûCÚfig
(
ušt32_t
 
SysTick_CLKSourû
);

202 #ifdeà
__ýlu¥lus


	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_adc.c

23 
	~"¡m32f10x_adc.h
"

24 
	~"¡m32f10x_rcc.h
"

48 
	#CR1_DISCNUM_Re£t
 ((
ušt32_t
)0xFFFF1FFF)

	)

51 
	#CR1_DISCEN_S‘
 ((
ušt32_t
)0x00000800)

	)

52 
	#CR1_DISCEN_Re£t
 ((
ušt32_t
)0xFFFFF7FF)

	)

55 
	#CR1_JAUTO_S‘
 ((
ušt32_t
)0x00000400)

	)

56 
	#CR1_JAUTO_Re£t
 ((
ušt32_t
)0xFFFFFBFF)

	)

59 
	#CR1_JDISCEN_S‘
 ((
ušt32_t
)0x00001000)

	)

60 
	#CR1_JDISCEN_Re£t
 ((
ušt32_t
)0xFFFFEFFF)

	)

63 
	#CR1_AWDCH_Re£t
 ((
ušt32_t
)0xFFFFFFE0)

	)

66 
	#CR1_AWDMode_Re£t
 ((
ušt32_t
)0xFF3FFDFF)

	)

69 
	#CR1_CLEAR_Mask
 ((
ušt32_t
)0xFFF0FEFF)

	)

72 
	#CR2_ADON_S‘
 ((
ušt32_t
)0x00000001)

	)

73 
	#CR2_ADON_Re£t
 ((
ušt32_t
)0xFFFFFFFE)

	)

76 
	#CR2_DMA_S‘
 ((
ušt32_t
)0x00000100)

	)

77 
	#CR2_DMA_Re£t
 ((
ušt32_t
)0xFFFFFEFF)

	)

80 
	#CR2_RSTCAL_S‘
 ((
ušt32_t
)0x00000008)

	)

83 
	#CR2_CAL_S‘
 ((
ušt32_t
)0x00000004)

	)

86 
	#CR2_SWSTART_S‘
 ((
ušt32_t
)0x00400000)

	)

89 
	#CR2_EXTTRIG_S‘
 ((
ušt32_t
)0x00100000)

	)

90 
	#CR2_EXTTRIG_Re£t
 ((
ušt32_t
)0xFFEFFFFF)

	)

93 
	#CR2_EXTTRIG_SWSTART_S‘
 ((
ušt32_t
)0x00500000)

	)

94 
	#CR2_EXTTRIG_SWSTART_Re£t
 ((
ušt32_t
)0xFFAFFFFF)

	)

97 
	#CR2_JEXTSEL_Re£t
 ((
ušt32_t
)0xFFFF8FFF)

	)

100 
	#CR2_JEXTTRIG_S‘
 ((
ušt32_t
)0x00008000)

	)

101 
	#CR2_JEXTTRIG_Re£t
 ((
ušt32_t
)0xFFFF7FFF)

	)

104 
	#CR2_JSWSTART_S‘
 ((
ušt32_t
)0x00200000)

	)

107 
	#CR2_JEXTTRIG_JSWSTART_S‘
 ((
ušt32_t
)0x00208000)

	)

108 
	#CR2_JEXTTRIG_JSWSTART_Re£t
 ((
ušt32_t
)0xFFDF7FFF)

	)

111 
	#CR2_TSVREFE_S‘
 ((
ušt32_t
)0x00800000)

	)

112 
	#CR2_TSVREFE_Re£t
 ((
ušt32_t
)0xFF7FFFFF)

	)

115 
	#CR2_CLEAR_Mask
 ((
ušt32_t
)0xFFF1F7FD)

	)

118 
	#SQR3_SQ_S‘
 ((
ušt32_t
)0x0000001F)

	)

119 
	#SQR2_SQ_S‘
 ((
ušt32_t
)0x0000001F)

	)

120 
	#SQR1_SQ_S‘
 ((
ušt32_t
)0x0000001F)

	)

123 
	#SQR1_CLEAR_Mask
 ((
ušt32_t
)0xFF0FFFFF)

	)

126 
	#JSQR_JSQ_S‘
 ((
ušt32_t
)0x0000001F)

	)

129 
	#JSQR_JL_S‘
 ((
ušt32_t
)0x00300000)

	)

130 
	#JSQR_JL_Re£t
 ((
ušt32_t
)0xFFCFFFFF)

	)

133 
	#SMPR1_SMP_S‘
 ((
ušt32_t
)0x00000007)

	)

134 
	#SMPR2_SMP_S‘
 ((
ušt32_t
)0x00000007)

	)

137 
	#JDR_Off£t
 ((
ušt8_t
)0x28)

	)

140 
	#DR_ADDRESS
 ((
ušt32_t
)0x4001244C)

	)

179 
	$ADC_DeIn™
(
ADC_Ty³Def
* 
ADCx
)

182 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

184 ià(
ADCx
 =ð
ADC1
)

187 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_ADC1
, 
ENABLE
);

189 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_ADC1
, 
DISABLE
);

191 ià(
ADCx
 =ð
ADC2
)

194 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_ADC2
, 
ENABLE
);

196 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_ADC2
, 
DISABLE
);

200 ià(
ADCx
 =ð
ADC3
)

203 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_ADC3
, 
ENABLE
);

205 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_ADC3
, 
DISABLE
);

208 
	}
}

218 
	$ADC_In™
(
ADC_Ty³Def
* 
ADCx
, 
ADC_In™Ty³Def
* 
ADC_In™SŒuù
)

220 
ušt32_t
 
tm´eg1
 = 0;

221 
ušt8_t
 
tm´eg2
 = 0;

223 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

224 
	`as£¹_·¿m
(
	`IS_ADC_MODE
(
ADC_In™SŒuù
->
ADC_Mode
));

225 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
ADC_In™SŒuù
->
ADC_SÿnCÚvMode
));

226 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
ADC_In™SŒuù
->
ADC_CÚtšuousCÚvMode
));

227 
	`as£¹_·¿m
(
	`IS_ADC_EXT_TRIG
(
ADC_In™SŒuù
->
ADC_Ex‹º®TrigCÚv
));

228 
	`as£¹_·¿m
(
	`IS_ADC_DATA_ALIGN
(
ADC_In™SŒuù
->
ADC_D©aAlign
));

229 
	`as£¹_·¿m
(
	`IS_ADC_REGULAR_LENGTH
(
ADC_In™SŒuù
->
ADC_NbrOfChªÃl
));

233 
tm´eg1
 = 
ADCx
->
CR1
;

235 
tm´eg1
 &ð
CR1_CLEAR_Mask
;

239 
tm´eg1
 |ð(
ušt32_t
)(
ADC_In™SŒuù
->
ADC_Mode
 | ((ušt32_t)ADC_In™SŒuù->
ADC_SÿnCÚvMode
 << 8));

241 
ADCx
->
CR1
 = 
tm´eg1
;

245 
tm´eg1
 = 
ADCx
->
CR2
;

247 
tm´eg1
 &ð
CR2_CLEAR_Mask
;

252 
tm´eg1
 |ð(
ušt32_t
)(
ADC_In™SŒuù
->
ADC_D©aAlign
 | ADC_In™SŒuù->
ADC_Ex‹º®TrigCÚv
 |

253 ((
ušt32_t
)
ADC_In™SŒuù
->
ADC_CÚtšuousCÚvMode
 << 1));

255 
ADCx
->
CR2
 = 
tm´eg1
;

259 
tm´eg1
 = 
ADCx
->
SQR1
;

261 
tm´eg1
 &ð
SQR1_CLEAR_Mask
;

264 
tm´eg2
 |ð(
ušt8_t
è(
ADC_In™SŒuù
->
ADC_NbrOfChªÃl
 - (uint8_t)1);

265 
tm´eg1
 |ð(
ušt32_t
)
tm´eg2
 << 20;

267 
ADCx
->
SQR1
 = 
tm´eg1
;

268 
	}
}

275 
	$ADC_SŒuùIn™
(
ADC_In™Ty³Def
* 
ADC_In™SŒuù
)

279 
ADC_In™SŒuù
->
ADC_Mode
 = 
ADC_Mode_Ind•’d’t
;

281 
ADC_In™SŒuù
->
ADC_SÿnCÚvMode
 = 
DISABLE
;

283 
ADC_In™SŒuù
->
ADC_CÚtšuousCÚvMode
 = 
DISABLE
;

285 
ADC_In™SŒuù
->
ADC_Ex‹º®TrigCÚv
 = 
ADC_Ex‹º®TrigCÚv_T1_CC1
;

287 
ADC_In™SŒuù
->
ADC_D©aAlign
 = 
ADC_D©aAlign_Right
;

289 
ADC_In™SŒuù
->
ADC_NbrOfChªÃl
 = 1;

290 
	}
}

299 
	$ADC_Cmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
)

302 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

303 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

304 ià(
NewS‹
 !ð
DISABLE
)

307 
ADCx
->
CR2
 |ð
CR2_ADON_S‘
;

312 
ADCx
->
CR2
 &ð
CR2_ADON_Re£t
;

314 
	}
}

324 
	$ADC_DMACmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
)

327 
	`as£¹_·¿m
(
	`IS_ADC_DMA_PERIPH
(
ADCx
));

328 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

329 ià(
NewS‹
 !ð
DISABLE
)

332 
ADCx
->
CR2
 |ð
CR2_DMA_S‘
;

337 
ADCx
->
CR2
 &ð
CR2_DMA_Re£t
;

339 
	}
}

353 
	$ADC_ITCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt16_t
 
ADC_IT
, 
FunùiÚ®S‹
 
NewS‹
)

355 
ušt8_t
 
™mask
 = 0;

357 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

358 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

359 
	`as£¹_·¿m
(
	`IS_ADC_IT
(
ADC_IT
));

361 
™mask
 = (
ušt8_t
)
ADC_IT
;

362 ià(
NewS‹
 !ð
DISABLE
)

365 
ADCx
->
CR1
 |ð
™mask
;

370 
ADCx
->
CR1
 &ð(~(
ušt32_t
)
™mask
);

372 
	}
}

379 
	$ADC_Re£tC®ib¿tiÚ
(
ADC_Ty³Def
* 
ADCx
)

382 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

384 
ADCx
->
CR2
 |ð
CR2_RSTCAL_S‘
;

385 
	}
}

392 
FÏgStus
 
	$ADC_G‘Re£tC®ib¿tiÚStus
(
ADC_Ty³Def
* 
ADCx
)

394 
FÏgStus
 
b™¡©us
 = 
RESET
;

396 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

398 ià((
ADCx
->
CR2
 & 
CR2_RSTCAL_S‘
è!ð(
ušt32_t
)
RESET
)

401 
b™¡©us
 = 
SET
;

406 
b™¡©us
 = 
RESET
;

409  
b™¡©us
;

410 
	}
}

417 
	$ADC_S¹C®ib¿tiÚ
(
ADC_Ty³Def
* 
ADCx
)

420 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

422 
ADCx
->
CR2
 |ð
CR2_CAL_S‘
;

423 
	}
}

430 
FÏgStus
 
	$ADC_G‘C®ib¿tiÚStus
(
ADC_Ty³Def
* 
ADCx
)

432 
FÏgStus
 
b™¡©us
 = 
RESET
;

434 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

436 ià((
ADCx
->
CR2
 & 
CR2_CAL_S‘
è!ð(
ušt32_t
)
RESET
)

439 
b™¡©us
 = 
SET
;

444 
b™¡©us
 = 
RESET
;

447  
b™¡©us
;

448 
	}
}

457 
	$ADC_Soáw¬eS¹CÚvCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
)

460 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

461 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

462 ià(
NewS‹
 !ð
DISABLE
)

466 
ADCx
->
CR2
 |ð
CR2_EXTTRIG_SWSTART_S‘
;

472 
ADCx
->
CR2
 &ð
CR2_EXTTRIG_SWSTART_Re£t
;

474 
	}
}

481 
FÏgStus
 
	$ADC_G‘Soáw¬eS¹CÚvStus
(
ADC_Ty³Def
* 
ADCx
)

483 
FÏgStus
 
b™¡©us
 = 
RESET
;

485 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

487 ià((
ADCx
->
CR2
 & 
CR2_SWSTART_S‘
è!ð(
ušt32_t
)
RESET
)

490 
b™¡©us
 = 
SET
;

495 
b™¡©us
 = 
RESET
;

498  
b™¡©us
;

499 
	}
}

509 
	$ADC_DiscModeChªÃlCouÁCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
Numb”
)

511 
ušt32_t
 
tm´eg1
 = 0;

512 
ušt32_t
 
tm´eg2
 = 0;

514 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

515 
	`as£¹_·¿m
(
	`IS_ADC_REGULAR_DISC_NUMBER
(
Numb”
));

517 
tm´eg1
 = 
ADCx
->
CR1
;

519 
tm´eg1
 &ð
CR1_DISCNUM_Re£t
;

521 
tm´eg2
 = 
Numb”
 - 1;

522 
tm´eg1
 |ð
tm´eg2
 << 13;

524 
ADCx
->
CR1
 = 
tm´eg1
;

525 
	}
}

536 
	$ADC_DiscModeCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
)

539 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

540 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

541 ià(
NewS‹
 !ð
DISABLE
)

544 
ADCx
->
CR1
 |ð
CR1_DISCEN_S‘
;

549 
ADCx
->
CR1
 &ð
CR1_DISCEN_Re£t
;

551 
	}
}

590 
	$ADC_ReguÏrChªÃlCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_ChªÃl
, ušt8_ˆ
Rªk
, ušt8_ˆ
ADC_Sam¶eTime
)

592 
ušt32_t
 
tm´eg1
 = 0, 
tm´eg2
 = 0;

594 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

595 
	`as£¹_·¿m
(
	`IS_ADC_CHANNEL
(
ADC_ChªÃl
));

596 
	`as£¹_·¿m
(
	`IS_ADC_REGULAR_RANK
(
Rªk
));

597 
	`as£¹_·¿m
(
	`IS_ADC_SAMPLE_TIME
(
ADC_Sam¶eTime
));

599 ià(
ADC_ChªÃl
 > 
ADC_ChªÃl_9
)

602 
tm´eg1
 = 
ADCx
->
SMPR1
;

604 
tm´eg2
 = 
SMPR1_SMP_S‘
 << (3 * (
ADC_ChªÃl
 - 10));

606 
tm´eg1
 &ð~
tm´eg2
;

608 
tm´eg2
 = (
ušt32_t
)
ADC_Sam¶eTime
 << (3 * (
ADC_ChªÃl
 - 10));

610 
tm´eg1
 |ð
tm´eg2
;

612 
ADCx
->
SMPR1
 = 
tm´eg1
;

617 
tm´eg1
 = 
ADCx
->
SMPR2
;

619 
tm´eg2
 = 
SMPR2_SMP_S‘
 << (3 * 
ADC_ChªÃl
);

621 
tm´eg1
 &ð~
tm´eg2
;

623 
tm´eg2
 = (
ušt32_t
)
ADC_Sam¶eTime
 << (3 * 
ADC_ChªÃl
);

625 
tm´eg1
 |ð
tm´eg2
;

627 
ADCx
->
SMPR2
 = 
tm´eg1
;

630 ià(
Rªk
 < 7)

633 
tm´eg1
 = 
ADCx
->
SQR3
;

635 
tm´eg2
 = 
SQR3_SQ_S‘
 << (5 * (
Rªk
 - 1));

637 
tm´eg1
 &ð~
tm´eg2
;

639 
tm´eg2
 = (
ušt32_t
)
ADC_ChªÃl
 << (5 * (
Rªk
 - 1));

641 
tm´eg1
 |ð
tm´eg2
;

643 
ADCx
->
SQR3
 = 
tm´eg1
;

646 ià(
Rªk
 < 13)

649 
tm´eg1
 = 
ADCx
->
SQR2
;

651 
tm´eg2
 = 
SQR2_SQ_S‘
 << (5 * (
Rªk
 - 7));

653 
tm´eg1
 &ð~
tm´eg2
;

655 
tm´eg2
 = (
ušt32_t
)
ADC_ChªÃl
 << (5 * (
Rªk
 - 7));

657 
tm´eg1
 |ð
tm´eg2
;

659 
ADCx
->
SQR2
 = 
tm´eg1
;

665 
tm´eg1
 = 
ADCx
->
SQR1
;

667 
tm´eg2
 = 
SQR1_SQ_S‘
 << (5 * (
Rªk
 - 13));

669 
tm´eg1
 &ð~
tm´eg2
;

671 
tm´eg2
 = (
ušt32_t
)
ADC_ChªÃl
 << (5 * (
Rªk
 - 13));

673 
tm´eg1
 |ð
tm´eg2
;

675 
ADCx
->
SQR1
 = 
tm´eg1
;

677 
	}
}

686 
	$ADC_Ex‹º®TrigCÚvCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
)

689 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

690 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

691 ià(
NewS‹
 !ð
DISABLE
)

694 
ADCx
->
CR2
 |ð
CR2_EXTTRIG_S‘
;

699 
ADCx
->
CR2
 &ð
CR2_EXTTRIG_Re£t
;

701 
	}
}

708 
ušt16_t
 
	$ADC_G‘CÚv”siÚV®ue
(
ADC_Ty³Def
* 
ADCx
)

711 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

713  (
ušt16_t
è
ADCx
->
DR
;

714 
	}
}

720 
ušt32_t
 
	$ADC_G‘Du®ModeCÚv”siÚV®ue
()

723  (*(
__IO
 
ušt32_t
 *è
DR_ADDRESS
);

724 
	}
}

734 
	$ADC_AutoInjeùedCÚvCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
)

737 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

738 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

739 ià(
NewS‹
 !ð
DISABLE
)

742 
ADCx
->
CR1
 |ð
CR1_JAUTO_S‘
;

747 
ADCx
->
CR1
 &ð
CR1_JAUTO_Re£t
;

749 
	}
}

760 
	$ADC_InjeùedDiscModeCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
)

763 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

764 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

765 ià(
NewS‹
 !ð
DISABLE
)

768 
ADCx
->
CR1
 |ð
CR1_JDISCEN_S‘
;

773 
ADCx
->
CR1
 &ð
CR1_JDISCEN_Re£t
;

775 
	}
}

799 
	$ADC_Ex‹º®TrigInjeùedCÚvCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt32_t
 
ADC_Ex‹º®TrigInjecCÚv
)

801 
ušt32_t
 
tm´eg
 = 0;

803 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

804 
	`as£¹_·¿m
(
	`IS_ADC_EXT_INJEC_TRIG
(
ADC_Ex‹º®TrigInjecCÚv
));

806 
tm´eg
 = 
ADCx
->
CR2
;

808 
tm´eg
 &ð
CR2_JEXTSEL_Re£t
;

810 
tm´eg
 |ð
ADC_Ex‹º®TrigInjecCÚv
;

812 
ADCx
->
CR2
 = 
tm´eg
;

813 
	}
}

824 
	$ADC_Ex‹º®TrigInjeùedCÚvCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
)

827 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

828 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

829 ià(
NewS‹
 !ð
DISABLE
)

832 
ADCx
->
CR2
 |ð
CR2_JEXTTRIG_S‘
;

837 
ADCx
->
CR2
 &ð
CR2_JEXTTRIG_Re£t
;

839 
	}
}

849 
	$ADC_Soáw¬eS¹InjeùedCÚvCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
)

852 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

853 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

854 ià(
NewS‹
 !ð
DISABLE
)

858 
ADCx
->
CR2
 |ð
CR2_JEXTTRIG_JSWSTART_S‘
;

864 
ADCx
->
CR2
 &ð
CR2_JEXTTRIG_JSWSTART_Re£t
;

866 
	}
}

873 
FÏgStus
 
	$ADC_G‘Soáw¬eS¹InjeùedCÚvCmdStus
(
ADC_Ty³Def
* 
ADCx
)

875 
FÏgStus
 
b™¡©us
 = 
RESET
;

877 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

879 ià((
ADCx
->
CR2
 & 
CR2_JSWSTART_S‘
è!ð(
ušt32_t
)
RESET
)

882 
b™¡©us
 = 
SET
;

887 
b™¡©us
 = 
RESET
;

890  
b™¡©us
;

891 
	}
}

930 
	$ADC_InjeùedChªÃlCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_ChªÃl
, ušt8_ˆ
Rªk
, ušt8_ˆ
ADC_Sam¶eTime
)

932 
ušt32_t
 
tm´eg1
 = 0, 
tm´eg2
 = 0, 
tm´eg3
 = 0;

934 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

935 
	`as£¹_·¿m
(
	`IS_ADC_CHANNEL
(
ADC_ChªÃl
));

936 
	`as£¹_·¿m
(
	`IS_ADC_INJECTED_RANK
(
Rªk
));

937 
	`as£¹_·¿m
(
	`IS_ADC_SAMPLE_TIME
(
ADC_Sam¶eTime
));

939 ià(
ADC_ChªÃl
 > 
ADC_ChªÃl_9
)

942 
tm´eg1
 = 
ADCx
->
SMPR1
;

944 
tm´eg2
 = 
SMPR1_SMP_S‘
 << (3*(
ADC_ChªÃl
 - 10));

946 
tm´eg1
 &ð~
tm´eg2
;

948 
tm´eg2
 = (
ušt32_t
)
ADC_Sam¶eTime
 << (3*(
ADC_ChªÃl
 - 10));

950 
tm´eg1
 |ð
tm´eg2
;

952 
ADCx
->
SMPR1
 = 
tm´eg1
;

957 
tm´eg1
 = 
ADCx
->
SMPR2
;

959 
tm´eg2
 = 
SMPR2_SMP_S‘
 << (3 * 
ADC_ChªÃl
);

961 
tm´eg1
 &ð~
tm´eg2
;

963 
tm´eg2
 = (
ušt32_t
)
ADC_Sam¶eTime
 << (3 * 
ADC_ChªÃl
);

965 
tm´eg1
 |ð
tm´eg2
;

967 
ADCx
->
SMPR2
 = 
tm´eg1
;

971 
tm´eg1
 = 
ADCx
->
JSQR
;

973 
tm´eg3
 = (
tm´eg1
 & 
JSQR_JL_S‘
)>> 20;

975 
tm´eg2
 = 
JSQR_JSQ_S‘
 << (5 * (
ušt8_t
)((
Rªk
 + 3è- (
tm´eg3
 + 1)));

977 
tm´eg1
 &ð~
tm´eg2
;

979 
tm´eg2
 = (
ušt32_t
)
ADC_ChªÃl
 << (5 * (
ušt8_t
)((
Rªk
 + 3è- (
tm´eg3
 + 1)));

981 
tm´eg1
 |ð
tm´eg2
;

983 
ADCx
->
JSQR
 = 
tm´eg1
;

984 
	}
}

993 
	$ADC_InjeùedSequ’ûrL’gthCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
L’gth
)

995 
ušt32_t
 
tm´eg1
 = 0;

996 
ušt32_t
 
tm´eg2
 = 0;

998 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

999 
	`as£¹_·¿m
(
	`IS_ADC_INJECTED_LENGTH
(
L’gth
));

1002 
tm´eg1
 = 
ADCx
->
JSQR
;

1004 
tm´eg1
 &ð
JSQR_JL_Re£t
;

1006 
tm´eg2
 = 
L’gth
 - 1;

1007 
tm´eg1
 |ð
tm´eg2
 << 20;

1009 
ADCx
->
JSQR
 = 
tm´eg1
;

1010 
	}
}

1025 
	$ADC_S‘InjeùedOff£t
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_InjeùedChªÃl
, 
ušt16_t
 
Off£t
)

1027 
__IO
 
ušt32_t
 
tmp
 = 0;

1030 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1031 
	`as£¹_·¿m
(
	`IS_ADC_INJECTED_CHANNEL
(
ADC_InjeùedChªÃl
));

1032 
	`as£¹_·¿m
(
	`IS_ADC_OFFSET
(
Off£t
));

1034 
tmp
 = (
ušt32_t
)
ADCx
;

1035 
tmp
 +ð
ADC_InjeùedChªÃl
;

1038 *(
__IO
 
ušt32_t
 *è
tmp
 = (ušt32_t)
Off£t
;

1039 
	}
}

1052 
ušt16_t
 
	$ADC_G‘InjeùedCÚv”siÚV®ue
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_InjeùedChªÃl
)

1054 
__IO
 
ušt32_t
 
tmp
 = 0;

1057 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1058 
	`as£¹_·¿m
(
	`IS_ADC_INJECTED_CHANNEL
(
ADC_InjeùedChªÃl
));

1060 
tmp
 = (
ušt32_t
)
ADCx
;

1061 
tmp
 +ð
ADC_InjeùedChªÃl
 + 
JDR_Off£t
;

1064  (
ušt16_t
è(*(
__IO
 
ušt32_t
*è
tmp
);

1065 
	}
}

1082 
	$ADC_AÇlogW©chdogCmd
(
ADC_Ty³Def
* 
ADCx
, 
ušt32_t
 
ADC_AÇlogW©chdog
)

1084 
ušt32_t
 
tm´eg
 = 0;

1086 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1087 
	`as£¹_·¿m
(
	`IS_ADC_ANALOG_WATCHDOG
(
ADC_AÇlogW©chdog
));

1089 
tm´eg
 = 
ADCx
->
CR1
;

1091 
tm´eg
 &ð
CR1_AWDMode_Re£t
;

1093 
tm´eg
 |ð
ADC_AÇlogW©chdog
;

1095 
ADCx
->
CR1
 = 
tm´eg
;

1096 
	}
}

1107 
	$ADC_AÇlogW©chdogTh»shÞdsCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt16_t
 
HighTh»shÞd
,

1108 
ušt16_t
 
LowTh»shÞd
)

1111 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1112 
	`as£¹_·¿m
(
	`IS_ADC_THRESHOLD
(
HighTh»shÞd
));

1113 
	`as£¹_·¿m
(
	`IS_ADC_THRESHOLD
(
LowTh»shÞd
));

1115 
ADCx
->
HTR
 = 
HighTh»shÞd
;

1117 
ADCx
->
LTR
 = 
LowTh»shÞd
;

1118 
	}
}

1145 
	$ADC_AÇlogW©chdogSšgËChªÃlCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_ChªÃl
)

1147 
ušt32_t
 
tm´eg
 = 0;

1149 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1150 
	`as£¹_·¿m
(
	`IS_ADC_CHANNEL
(
ADC_ChªÃl
));

1152 
tm´eg
 = 
ADCx
->
CR1
;

1154 
tm´eg
 &ð
CR1_AWDCH_Re£t
;

1156 
tm´eg
 |ð
ADC_ChªÃl
;

1158 
ADCx
->
CR1
 = 
tm´eg
;

1159 
	}
}

1167 
	$ADC_TempS’sÜV»fštCmd
(
FunùiÚ®S‹
 
NewS‹
)

1170 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1171 ià(
NewS‹
 !ð
DISABLE
)

1174 
ADC1
->
CR2
 |ð
CR2_TSVREFE_S‘
;

1179 
ADC1
->
CR2
 &ð
CR2_TSVREFE_Re£t
;

1181 
	}
}

1195 
FÏgStus
 
	$ADC_G‘FÏgStus
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_FLAG
)

1197 
FÏgStus
 
b™¡©us
 = 
RESET
;

1199 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1200 
	`as£¹_·¿m
(
	`IS_ADC_GET_FLAG
(
ADC_FLAG
));

1202 ià((
ADCx
->
SR
 & 
ADC_FLAG
è!ð(
ušt8_t
)
RESET
)

1205 
b™¡©us
 = 
SET
;

1210 
b™¡©us
 = 
RESET
;

1213  
b™¡©us
;

1214 
	}
}

1228 
	$ADC_CË¬FÏg
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_FLAG
)

1231 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1232 
	`as£¹_·¿m
(
	`IS_ADC_CLEAR_FLAG
(
ADC_FLAG
));

1234 
ADCx
->
SR
 = ~(
ušt32_t
)
ADC_FLAG
;

1235 
	}
}

1247 
ITStus
 
	$ADC_G‘ITStus
(
ADC_Ty³Def
* 
ADCx
, 
ušt16_t
 
ADC_IT
)

1249 
ITStus
 
b™¡©us
 = 
RESET
;

1250 
ušt32_t
 
™mask
 = 0, 
’abË¡©us
 = 0;

1252 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1253 
	`as£¹_·¿m
(
	`IS_ADC_GET_IT
(
ADC_IT
));

1255 
™mask
 = 
ADC_IT
 >> 8;

1257 
’abË¡©us
 = (
ADCx
->
CR1
 & (
ušt8_t
)
ADC_IT
) ;

1259 ià(((
ADCx
->
SR
 & 
™mask
è!ð(
ušt32_t
)
RESET
è&& 
’abË¡©us
)

1262 
b™¡©us
 = 
SET
;

1267 
b™¡©us
 = 
RESET
;

1270  
b™¡©us
;

1271 
	}
}

1283 
	$ADC_CË¬ITP’dšgB™
(
ADC_Ty³Def
* 
ADCx
, 
ušt16_t
 
ADC_IT
)

1285 
ušt8_t
 
™mask
 = 0;

1287 
	`as£¹_·¿m
(
	`IS_ADC_ALL_PERIPH
(
ADCx
));

1288 
	`as£¹_·¿m
(
	`IS_ADC_IT
(
ADC_IT
));

1290 
™mask
 = (
ušt8_t
)(
ADC_IT
 >> 8);

1292 
ADCx
->
SR
 = ~(
ušt32_t
)
™mask
;

1293 
	}
}

	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_adc.h

24 #iâdeà
__STM32F10x_ADC_H


25 
	#__STM32F10x_ADC_H


	)

27 #ifdeà
__ýlu¥lus


32 
	~"¡m32f10x.h
"

52 
ušt32_t
 
ADC_Mode
;

56 
FunùiÚ®S‹
 
ADC_SÿnCÚvMode
;

60 
FunùiÚ®S‹
 
ADC_CÚtšuousCÚvMode
;

64 
ušt32_t
 
ADC_Ex‹º®TrigCÚv
;

68 
ušt32_t
 
ADC_D©aAlign
;

71 
ušt8_t
 
ADC_NbrOfChªÃl
;

74 }
	tADC_In™Ty³Def
;

83 
	#IS_ADC_ALL_PERIPH
(
PERIPH
è(((PERIPHè=ð
ADC1
è|| \

	)

84 ((
PERIPH
è=ð
ADC2
) || \

85 ((
PERIPH
è=ð
ADC3
))

87 
	#IS_ADC_DMA_PERIPH
(
PERIPH
è(((PERIPHè=ð
ADC1
è|| \

	)

88 ((
PERIPH
è=ð
ADC3
))

94 
	#ADC_Mode_Ind•’d’t
 ((
ušt32_t
)0x00000000)

	)

95 
	#ADC_Mode_RegInjecSimuÉ
 ((
ušt32_t
)0x00010000)

	)

96 
	#ADC_Mode_RegSimuÉ_AÉ”Trig
 ((
ušt32_t
)0x00020000)

	)

97 
	#ADC_Mode_InjecSimuÉ_Fa¡IÁ”l
 ((
ušt32_t
)0x00030000)

	)

98 
	#ADC_Mode_InjecSimuÉ_SlowIÁ”l
 ((
ušt32_t
)0x00040000)

	)

99 
	#ADC_Mode_InjecSimuÉ
 ((
ušt32_t
)0x00050000)

	)

100 
	#ADC_Mode_RegSimuÉ
 ((
ušt32_t
)0x00060000)

	)

101 
	#ADC_Mode_Fa¡IÁ”l
 ((
ušt32_t
)0x00070000)

	)

102 
	#ADC_Mode_SlowIÁ”l
 ((
ušt32_t
)0x00080000)

	)

103 
	#ADC_Mode_AÉ”Trig
 ((
ušt32_t
)0x00090000)

	)

105 
	#IS_ADC_MODE
(
MODE
è(((MODEè=ð
ADC_Mode_Ind•’d’t
è|| \

	)

106 ((
MODE
è=ð
ADC_Mode_RegInjecSimuÉ
) || \

107 ((
MODE
è=ð
ADC_Mode_RegSimuÉ_AÉ”Trig
) || \

108 ((
MODE
è=ð
ADC_Mode_InjecSimuÉ_Fa¡IÁ”l
) || \

109 ((
MODE
è=ð
ADC_Mode_InjecSimuÉ_SlowIÁ”l
) || \

110 ((
MODE
è=ð
ADC_Mode_InjecSimuÉ
) || \

111 ((
MODE
è=ð
ADC_Mode_RegSimuÉ
) || \

112 ((
MODE
è=ð
ADC_Mode_Fa¡IÁ”l
) || \

113 ((
MODE
è=ð
ADC_Mode_SlowIÁ”l
) || \

114 ((
MODE
è=ð
ADC_Mode_AÉ”Trig
))

123 
	#ADC_Ex‹º®TrigCÚv_T1_CC1
 ((
ušt32_t
)0x00000000è

	)

124 
	#ADC_Ex‹º®TrigCÚv_T1_CC2
 ((
ušt32_t
)0x00020000è

	)

125 
	#ADC_Ex‹º®TrigCÚv_T2_CC2
 ((
ušt32_t
)0x00060000è

	)

126 
	#ADC_Ex‹º®TrigCÚv_T3_TRGO
 ((
ušt32_t
)0x00080000è

	)

127 
	#ADC_Ex‹º®TrigCÚv_T4_CC4
 ((
ušt32_t
)0x000A0000è

	)

128 
	#ADC_Ex‹º®TrigCÚv_Ext_IT11_TIM8_TRGO
 ((
ušt32_t
)0x000C0000è

	)

130 
	#ADC_Ex‹º®TrigCÚv_T1_CC3
 ((
ušt32_t
)0x00040000è

	)

131 
	#ADC_Ex‹º®TrigCÚv_NÚe
 ((
ušt32_t
)0x000E0000è

	)

133 
	#ADC_Ex‹º®TrigCÚv_T3_CC1
 ((
ušt32_t
)0x00000000è

	)

134 
	#ADC_Ex‹º®TrigCÚv_T2_CC3
 ((
ušt32_t
)0x00020000è

	)

135 
	#ADC_Ex‹º®TrigCÚv_T8_CC1
 ((
ušt32_t
)0x00060000è

	)

136 
	#ADC_Ex‹º®TrigCÚv_T8_TRGO
 ((
ušt32_t
)0x00080000è

	)

137 
	#ADC_Ex‹º®TrigCÚv_T5_CC1
 ((
ušt32_t
)0x000A0000è

	)

138 
	#ADC_Ex‹º®TrigCÚv_T5_CC3
 ((
ušt32_t
)0x000C0000è

	)

140 
	#IS_ADC_EXT_TRIG
(
REGTRIG
è(((REGTRIGè=ð
ADC_Ex‹º®TrigCÚv_T1_CC1
è|| \

	)

141 ((
REGTRIG
è=ð
ADC_Ex‹º®TrigCÚv_T1_CC2
) || \

142 ((
REGTRIG
è=ð
ADC_Ex‹º®TrigCÚv_T1_CC3
) || \

143 ((
REGTRIG
è=ð
ADC_Ex‹º®TrigCÚv_T2_CC2
) || \

144 ((
REGTRIG
è=ð
ADC_Ex‹º®TrigCÚv_T3_TRGO
) || \

145 ((
REGTRIG
è=ð
ADC_Ex‹º®TrigCÚv_T4_CC4
) || \

146 ((
REGTRIG
è=ð
ADC_Ex‹º®TrigCÚv_Ext_IT11_TIM8_TRGO
) || \

147 ((
REGTRIG
è=ð
ADC_Ex‹º®TrigCÚv_NÚe
) || \

148 ((
REGTRIG
è=ð
ADC_Ex‹º®TrigCÚv_T3_CC1
) || \

149 ((
REGTRIG
è=ð
ADC_Ex‹º®TrigCÚv_T2_CC3
) || \

150 ((
REGTRIG
è=ð
ADC_Ex‹º®TrigCÚv_T8_CC1
) || \

151 ((
REGTRIG
è=ð
ADC_Ex‹º®TrigCÚv_T8_TRGO
) || \

152 ((
REGTRIG
è=ð
ADC_Ex‹º®TrigCÚv_T5_CC1
) || \

153 ((
REGTRIG
è=ð
ADC_Ex‹º®TrigCÚv_T5_CC3
))

162 
	#ADC_D©aAlign_Right
 ((
ušt32_t
)0x00000000)

	)

163 
	#ADC_D©aAlign_Leá
 ((
ušt32_t
)0x00000800)

	)

164 
	#IS_ADC_DATA_ALIGN
(
ALIGN
è(((ALIGNè=ð
ADC_D©aAlign_Right
è|| \

	)

165 ((
ALIGN
è=ð
ADC_D©aAlign_Leá
))

174 
	#ADC_ChªÃl_0
 ((
ušt8_t
)0x00)

	)

175 
	#ADC_ChªÃl_1
 ((
ušt8_t
)0x01)

	)

176 
	#ADC_ChªÃl_2
 ((
ušt8_t
)0x02)

	)

177 
	#ADC_ChªÃl_3
 ((
ušt8_t
)0x03)

	)

178 
	#ADC_ChªÃl_4
 ((
ušt8_t
)0x04)

	)

179 
	#ADC_ChªÃl_5
 ((
ušt8_t
)0x05)

	)

180 
	#ADC_ChªÃl_6
 ((
ušt8_t
)0x06)

	)

181 
	#ADC_ChªÃl_7
 ((
ušt8_t
)0x07)

	)

182 
	#ADC_ChªÃl_8
 ((
ušt8_t
)0x08)

	)

183 
	#ADC_ChªÃl_9
 ((
ušt8_t
)0x09)

	)

184 
	#ADC_ChªÃl_10
 ((
ušt8_t
)0x0A)

	)

185 
	#ADC_ChªÃl_11
 ((
ušt8_t
)0x0B)

	)

186 
	#ADC_ChªÃl_12
 ((
ušt8_t
)0x0C)

	)

187 
	#ADC_ChªÃl_13
 ((
ušt8_t
)0x0D)

	)

188 
	#ADC_ChªÃl_14
 ((
ušt8_t
)0x0E)

	)

189 
	#ADC_ChªÃl_15
 ((
ušt8_t
)0x0F)

	)

190 
	#ADC_ChªÃl_16
 ((
ušt8_t
)0x10)

	)

191 
	#ADC_ChªÃl_17
 ((
ušt8_t
)0x11)

	)

193 
	#ADC_ChªÃl_TempS’sÜ
 ((
ušt8_t
)
ADC_ChªÃl_16
)

	)

194 
	#ADC_ChªÃl_V»fšt
 ((
ušt8_t
)
ADC_ChªÃl_17
)

	)

196 
	#IS_ADC_CHANNEL
(
CHANNEL
è(((CHANNELè=ð
ADC_ChªÃl_0
è|| ((CHANNELè=ð
ADC_ChªÃl_1
è|| \

	)

197 ((
CHANNEL
è=ð
ADC_ChªÃl_2
è|| ((CHANNELè=ð
ADC_ChªÃl_3
) || \

198 ((
CHANNEL
è=ð
ADC_ChªÃl_4
è|| ((CHANNELè=ð
ADC_ChªÃl_5
) || \

199 ((
CHANNEL
è=ð
ADC_ChªÃl_6
è|| ((CHANNELè=ð
ADC_ChªÃl_7
) || \

200 ((
CHANNEL
è=ð
ADC_ChªÃl_8
è|| ((CHANNELè=ð
ADC_ChªÃl_9
) || \

201 ((
CHANNEL
è=ð
ADC_ChªÃl_10
è|| ((CHANNELè=ð
ADC_ChªÃl_11
) || \

202 ((
CHANNEL
è=ð
ADC_ChªÃl_12
è|| ((CHANNELè=ð
ADC_ChªÃl_13
) || \

203 ((
CHANNEL
è=ð
ADC_ChªÃl_14
è|| ((CHANNELè=ð
ADC_ChªÃl_15
) || \

204 ((
CHANNEL
è=ð
ADC_ChªÃl_16
è|| ((CHANNELè=ð
ADC_ChªÃl_17
))

213 
	#ADC_Sam¶eTime_1Cyþes5
 ((
ušt8_t
)0x00)

	)

214 
	#ADC_Sam¶eTime_7Cyþes5
 ((
ušt8_t
)0x01)

	)

215 
	#ADC_Sam¶eTime_13Cyþes5
 ((
ušt8_t
)0x02)

	)

216 
	#ADC_Sam¶eTime_28Cyþes5
 ((
ušt8_t
)0x03)

	)

217 
	#ADC_Sam¶eTime_41Cyþes5
 ((
ušt8_t
)0x04)

	)

218 
	#ADC_Sam¶eTime_55Cyþes5
 ((
ušt8_t
)0x05)

	)

219 
	#ADC_Sam¶eTime_71Cyþes5
 ((
ušt8_t
)0x06)

	)

220 
	#ADC_Sam¶eTime_239Cyþes5
 ((
ušt8_t
)0x07)

	)

221 
	#IS_ADC_SAMPLE_TIME
(
TIME
è(((TIMEè=ð
ADC_Sam¶eTime_1Cyþes5
è|| \

	)

222 ((
TIME
è=ð
ADC_Sam¶eTime_7Cyþes5
) || \

223 ((
TIME
è=ð
ADC_Sam¶eTime_13Cyþes5
) || \

224 ((
TIME
è=ð
ADC_Sam¶eTime_28Cyþes5
) || \

225 ((
TIME
è=ð
ADC_Sam¶eTime_41Cyþes5
) || \

226 ((
TIME
è=ð
ADC_Sam¶eTime_55Cyþes5
) || \

227 ((
TIME
è=ð
ADC_Sam¶eTime_71Cyþes5
) || \

228 ((
TIME
è=ð
ADC_Sam¶eTime_239Cyþes5
))

237 
	#ADC_Ex‹º®TrigInjecCÚv_T2_TRGO
 ((
ušt32_t
)0x00002000è

	)

238 
	#ADC_Ex‹º®TrigInjecCÚv_T2_CC1
 ((
ušt32_t
)0x00003000è

	)

239 
	#ADC_Ex‹º®TrigInjecCÚv_T3_CC4
 ((
ušt32_t
)0x00004000è

	)

240 
	#ADC_Ex‹º®TrigInjecCÚv_T4_TRGO
 ((
ušt32_t
)0x00005000è

	)

241 
	#ADC_Ex‹º®TrigInjecCÚv_Ext_IT15_TIM8_CC4
 ((
ušt32_t
)0x00006000è

	)

243 
	#ADC_Ex‹º®TrigInjecCÚv_T1_TRGO
 ((
ušt32_t
)0x00000000è

	)

244 
	#ADC_Ex‹º®TrigInjecCÚv_T1_CC4
 ((
ušt32_t
)0x00001000è

	)

245 
	#ADC_Ex‹º®TrigInjecCÚv_NÚe
 ((
ušt32_t
)0x00007000è

	)

247 
	#ADC_Ex‹º®TrigInjecCÚv_T4_CC3
 ((
ušt32_t
)0x00002000è

	)

248 
	#ADC_Ex‹º®TrigInjecCÚv_T8_CC2
 ((
ušt32_t
)0x00003000è

	)

249 
	#ADC_Ex‹º®TrigInjecCÚv_T8_CC4
 ((
ušt32_t
)0x00004000è

	)

250 
	#ADC_Ex‹º®TrigInjecCÚv_T5_TRGO
 ((
ušt32_t
)0x00005000è

	)

251 
	#ADC_Ex‹º®TrigInjecCÚv_T5_CC4
 ((
ušt32_t
)0x00006000è

	)

253 
	#IS_ADC_EXT_INJEC_TRIG
(
INJTRIG
è(((INJTRIGè=ð
ADC_Ex‹º®TrigInjecCÚv_T1_TRGO
è|| \

	)

254 ((
INJTRIG
è=ð
ADC_Ex‹º®TrigInjecCÚv_T1_CC4
) || \

255 ((
INJTRIG
è=ð
ADC_Ex‹º®TrigInjecCÚv_T2_TRGO
) || \

256 ((
INJTRIG
è=ð
ADC_Ex‹º®TrigInjecCÚv_T2_CC1
) || \

257 ((
INJTRIG
è=ð
ADC_Ex‹º®TrigInjecCÚv_T3_CC4
) || \

258 ((
INJTRIG
è=ð
ADC_Ex‹º®TrigInjecCÚv_T4_TRGO
) || \

259 ((
INJTRIG
è=ð
ADC_Ex‹º®TrigInjecCÚv_Ext_IT15_TIM8_CC4
) || \

260 ((
INJTRIG
è=ð
ADC_Ex‹º®TrigInjecCÚv_NÚe
) || \

261 ((
INJTRIG
è=ð
ADC_Ex‹º®TrigInjecCÚv_T4_CC3
) || \

262 ((
INJTRIG
è=ð
ADC_Ex‹º®TrigInjecCÚv_T8_CC2
) || \

263 ((
INJTRIG
è=ð
ADC_Ex‹º®TrigInjecCÚv_T8_CC4
) || \

264 ((
INJTRIG
è=ð
ADC_Ex‹º®TrigInjecCÚv_T5_TRGO
) || \

265 ((
INJTRIG
è=ð
ADC_Ex‹º®TrigInjecCÚv_T5_CC4
))

274 
	#ADC_InjeùedChªÃl_1
 ((
ušt8_t
)0x14)

	)

275 
	#ADC_InjeùedChªÃl_2
 ((
ušt8_t
)0x18)

	)

276 
	#ADC_InjeùedChªÃl_3
 ((
ušt8_t
)0x1C)

	)

277 
	#ADC_InjeùedChªÃl_4
 ((
ušt8_t
)0x20)

	)

278 
	#IS_ADC_INJECTED_CHANNEL
(
CHANNEL
è(((CHANNELè=ð
ADC_InjeùedChªÃl_1
è|| \

	)

279 ((
CHANNEL
è=ð
ADC_InjeùedChªÃl_2
) || \

280 ((
CHANNEL
è=ð
ADC_InjeùedChªÃl_3
) || \

281 ((
CHANNEL
è=ð
ADC_InjeùedChªÃl_4
))

290 
	#ADC_AÇlogW©chdog_SšgËRegEÇbË
 ((
ušt32_t
)0x00800200)

	)

291 
	#ADC_AÇlogW©chdog_SšgËInjecEÇbË
 ((
ušt32_t
)0x00400200)

	)

292 
	#ADC_AÇlogW©chdog_SšgËRegOrInjecEÇbË
 ((
ušt32_t
)0x00C00200)

	)

293 
	#ADC_AÇlogW©chdog_AÎRegEÇbË
 ((
ušt32_t
)0x00800000)

	)

294 
	#ADC_AÇlogW©chdog_AÎInjecEÇbË
 ((
ušt32_t
)0x00400000)

	)

295 
	#ADC_AÇlogW©chdog_AÎRegAÎInjecEÇbË
 ((
ušt32_t
)0x00C00000)

	)

296 
	#ADC_AÇlogW©chdog_NÚe
 ((
ušt32_t
)0x00000000)

	)

298 
	#IS_ADC_ANALOG_WATCHDOG
(
WATCHDOG
è(((WATCHDOGè=ð
ADC_AÇlogW©chdog_SšgËRegEÇbË
è|| \

	)

299 ((
WATCHDOG
è=ð
ADC_AÇlogW©chdog_SšgËInjecEÇbË
) || \

300 ((
WATCHDOG
è=ð
ADC_AÇlogW©chdog_SšgËRegOrInjecEÇbË
) || \

301 ((
WATCHDOG
è=ð
ADC_AÇlogW©chdog_AÎRegEÇbË
) || \

302 ((
WATCHDOG
è=ð
ADC_AÇlogW©chdog_AÎInjecEÇbË
) || \

303 ((
WATCHDOG
è=ð
ADC_AÇlogW©chdog_AÎRegAÎInjecEÇbË
) || \

304 ((
WATCHDOG
è=ð
ADC_AÇlogW©chdog_NÚe
))

313 
	#ADC_IT_EOC
 ((
ušt16_t
)0x0220)

	)

314 
	#ADC_IT_AWD
 ((
ušt16_t
)0x0140)

	)

315 
	#ADC_IT_JEOC
 ((
ušt16_t
)0x0480)

	)

317 
	#IS_ADC_IT
(
IT
è((((ITè& (
ušt16_t
)0xF81Fè=ð0x00è&& ((ITè!ð0x00))

	)

319 
	#IS_ADC_GET_IT
(
IT
è(((ITè=ð
ADC_IT_EOC
è|| ((ITè=ð
ADC_IT_AWD
è|| \

	)

320 ((
IT
è=ð
ADC_IT_JEOC
))

329 
	#ADC_FLAG_AWD
 ((
ušt8_t
)0x01)

	)

330 
	#ADC_FLAG_EOC
 ((
ušt8_t
)0x02)

	)

331 
	#ADC_FLAG_JEOC
 ((
ušt8_t
)0x04)

	)

332 
	#ADC_FLAG_JSTRT
 ((
ušt8_t
)0x08)

	)

333 
	#ADC_FLAG_STRT
 ((
ušt8_t
)0x10)

	)

334 
	#IS_ADC_CLEAR_FLAG
(
FLAG
è((((FLAGè& (
ušt8_t
)0xE0è=ð0x00è&& ((FLAGè!ð0x00))

	)

335 
	#IS_ADC_GET_FLAG
(
FLAG
è(((FLAGè=ð
ADC_FLAG_AWD
è|| ((FLAGè=ð
ADC_FLAG_EOC
è|| \

	)

336 ((
FLAG
è=ð
ADC_FLAG_JEOC
è|| ((FLAG)=ð
ADC_FLAG_JSTRT
) || \

337 ((
FLAG
è=ð
ADC_FLAG_STRT
))

346 
	#IS_ADC_THRESHOLD
(
THRESHOLD
è((THRESHOLDè<ð0xFFF)

	)

356 
	#IS_ADC_OFFSET
(
OFFSET
è((OFFSETè<ð0xFFF)

	)

366 
	#IS_ADC_INJECTED_LENGTH
(
LENGTH
è(((LENGTHè>ð0x1è&& ((LENGTHè<ð0x4))

	)

376 
	#IS_ADC_INJECTED_RANK
(
RANK
è(((RANKè>ð0x1è&& ((RANKè<ð0x4))

	)

387 
	#IS_ADC_REGULAR_LENGTH
(
LENGTH
è(((LENGTHè>ð0x1è&& ((LENGTHè<ð0x10))

	)

396 
	#IS_ADC_REGULAR_RANK
(
RANK
è(((RANKè>ð0x1è&& ((RANKè<ð0x10))

	)

406 
	#IS_ADC_REGULAR_DISC_NUMBER
(
NUMBER
è(((NUMBERè>ð0x1è&& ((NUMBERè<ð0x8))

	)

428 
ADC_DeIn™
(
ADC_Ty³Def
* 
ADCx
);

429 
ADC_In™
(
ADC_Ty³Def
* 
ADCx
, 
ADC_In™Ty³Def
* 
ADC_In™SŒuù
);

430 
ADC_SŒuùIn™
(
ADC_In™Ty³Def
* 
ADC_In™SŒuù
);

431 
ADC_Cmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
);

432 
ADC_DMACmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
);

433 
ADC_ITCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt16_t
 
ADC_IT
, 
FunùiÚ®S‹
 
NewS‹
);

434 
ADC_Re£tC®ib¿tiÚ
(
ADC_Ty³Def
* 
ADCx
);

435 
FÏgStus
 
ADC_G‘Re£tC®ib¿tiÚStus
(
ADC_Ty³Def
* 
ADCx
);

436 
ADC_S¹C®ib¿tiÚ
(
ADC_Ty³Def
* 
ADCx
);

437 
FÏgStus
 
ADC_G‘C®ib¿tiÚStus
(
ADC_Ty³Def
* 
ADCx
);

438 
ADC_Soáw¬eS¹CÚvCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
);

439 
FÏgStus
 
ADC_G‘Soáw¬eS¹CÚvStus
(
ADC_Ty³Def
* 
ADCx
);

440 
ADC_DiscModeChªÃlCouÁCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
Numb”
);

441 
ADC_DiscModeCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
);

442 
ADC_ReguÏrChªÃlCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_ChªÃl
, ušt8_ˆ
Rªk
, ušt8_ˆ
ADC_Sam¶eTime
);

443 
ADC_Ex‹º®TrigCÚvCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
);

444 
ušt16_t
 
ADC_G‘CÚv”siÚV®ue
(
ADC_Ty³Def
* 
ADCx
);

445 
ušt32_t
 
ADC_G‘Du®ModeCÚv”siÚV®ue
();

446 
ADC_AutoInjeùedCÚvCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
);

447 
ADC_InjeùedDiscModeCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
);

448 
ADC_Ex‹º®TrigInjeùedCÚvCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt32_t
 
ADC_Ex‹º®TrigInjecCÚv
);

449 
ADC_Ex‹º®TrigInjeùedCÚvCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
);

450 
ADC_Soáw¬eS¹InjeùedCÚvCmd
(
ADC_Ty³Def
* 
ADCx
, 
FunùiÚ®S‹
 
NewS‹
);

451 
FÏgStus
 
ADC_G‘Soáw¬eS¹InjeùedCÚvCmdStus
(
ADC_Ty³Def
* 
ADCx
);

452 
ADC_InjeùedChªÃlCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_ChªÃl
, ušt8_ˆ
Rªk
, ušt8_ˆ
ADC_Sam¶eTime
);

453 
ADC_InjeùedSequ’ûrL’gthCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
L’gth
);

454 
ADC_S‘InjeùedOff£t
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_InjeùedChªÃl
, 
ušt16_t
 
Off£t
);

455 
ušt16_t
 
ADC_G‘InjeùedCÚv”siÚV®ue
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_InjeùedChªÃl
);

456 
ADC_AÇlogW©chdogCmd
(
ADC_Ty³Def
* 
ADCx
, 
ušt32_t
 
ADC_AÇlogW©chdog
);

457 
ADC_AÇlogW©chdogTh»shÞdsCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt16_t
 
HighTh»shÞd
, ušt16_ˆ
LowTh»shÞd
);

458 
ADC_AÇlogW©chdogSšgËChªÃlCÚfig
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_ChªÃl
);

459 
ADC_TempS’sÜV»fštCmd
(
FunùiÚ®S‹
 
NewS‹
);

460 
FÏgStus
 
ADC_G‘FÏgStus
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_FLAG
);

461 
ADC_CË¬FÏg
(
ADC_Ty³Def
* 
ADCx
, 
ušt8_t
 
ADC_FLAG
);

462 
ITStus
 
ADC_G‘ITStus
(
ADC_Ty³Def
* 
ADCx
, 
ušt16_t
 
ADC_IT
);

463 
ADC_CË¬ITP’dšgB™
(
ADC_Ty³Def
* 
ADCx
, 
ušt16_t
 
ADC_IT
);

465 #ifdeà
__ýlu¥lus


	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_bkp.c

23 
	~"¡m32f10x_bkp.h
"

24 
	~"¡m32f10x_rcc.h
"

48 
	#BKP_OFFSET
 (
BKP_BASE
 - 
PERIPH_BASE
)

	)

53 
	#CR_OFFSET
 (
BKP_OFFSET
 + 0x30)

	)

54 
	#TPAL_B™Numb”
 0x01

	)

55 
	#CR_TPAL_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32è+ (
TPAL_B™Numb”
 * 4))

	)

58 
	#TPE_B™Numb”
 0x00

	)

59 
	#CR_TPE_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32è+ (
TPE_B™Numb”
 * 4))

	)

64 
	#CSR_OFFSET
 (
BKP_OFFSET
 + 0x34)

	)

65 
	#TPIE_B™Numb”
 0x02

	)

66 
	#CSR_TPIE_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32è+ (
TPIE_B™Numb”
 * 4))

	)

69 
	#TIF_B™Numb”
 0x09

	)

70 
	#CSR_TIF_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32è+ (
TIF_B™Numb”
 * 4))

	)

73 
	#TEF_B™Numb”
 0x08

	)

74 
	#CSR_TEF_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32è+ (
TEF_B™Numb”
 * 4))

	)

79 
	#RTCCR_CAL_MASK
 ((
ušt16_t
)0xFF80)

	)

80 
	#RTCCR_MASK
 ((
ušt16_t
)0xFC7F)

	)

120 
	$BKP_DeIn™
()

122 
	`RCC_BackupRe£tCmd
(
ENABLE
);

123 
	`RCC_BackupRe£tCmd
(
DISABLE
);

124 
	}
}

134 
	$BKP_Tam³rPšLev–CÚfig
(
ušt16_t
 
BKP_Tam³rPšLev–
)

137 
	`as£¹_·¿m
(
	`IS_BKP_TAMPER_PIN_LEVEL
(
BKP_Tam³rPšLev–
));

138 *(
__IO
 
ušt32_t
 *è
CR_TPAL_BB
 = 
BKP_Tam³rPšLev–
;

139 
	}
}

147 
	$BKP_Tam³rPšCmd
(
FunùiÚ®S‹
 
NewS‹
)

150 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

151 *(
__IO
 
ušt32_t
 *è
CR_TPE_BB
 = (ušt32_t)
NewS‹
;

152 
	}
}

160 
	$BKP_ITCÚfig
(
FunùiÚ®S‹
 
NewS‹
)

163 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

164 *(
__IO
 
ušt32_t
 *è
CSR_TPIE_BB
 = (ušt32_t)
NewS‹
;

165 
	}
}

180 
	$BKP_RTCOuutCÚfig
(
ušt16_t
 
BKP_RTCOuutSourû
)

182 
ušt16_t
 
tm´eg
 = 0;

184 
	`as£¹_·¿m
(
	`IS_BKP_RTC_OUTPUT_SOURCE
(
BKP_RTCOuutSourû
));

185 
tm´eg
 = 
BKP
->
RTCCR
;

187 
tm´eg
 &ð
RTCCR_MASK
;

190 
tm´eg
 |ð
BKP_RTCOuutSourû
;

192 
BKP
->
RTCCR
 = 
tm´eg
;

193 
	}
}

201 
	$BKP_S‘RTCC®ib¿tiÚV®ue
(
ušt8_t
 
C®ib¿tiÚV®ue
)

203 
ušt16_t
 
tm´eg
 = 0;

205 
	`as£¹_·¿m
(
	`IS_BKP_CALIBRATION_VALUE
(
C®ib¿tiÚV®ue
));

206 
tm´eg
 = 
BKP
->
RTCCR
;

208 
tm´eg
 &ð
RTCCR_CAL_MASK
;

210 
tm´eg
 |ð
C®ib¿tiÚV®ue
;

212 
BKP
->
RTCCR
 = 
tm´eg
;

213 
	}
}

222 
	$BKP_Wr™eBackupRegi¡”
(
ušt16_t
 
BKP_DR
, ušt16_ˆ
D©a
)

224 
__IO
 
ušt32_t
 
tmp
 = 0;

227 
	`as£¹_·¿m
(
	`IS_BKP_DR
(
BKP_DR
));

229 
tmp
 = (
ušt32_t
)
BKP_BASE
;

230 
tmp
 +ð
BKP_DR
;

232 *(
__IO
 
ušt32_t
 *è
tmp
 = 
D©a
;

233 
	}
}

241 
ušt16_t
 
	$BKP_R—dBackupRegi¡”
(
ušt16_t
 
BKP_DR
)

243 
__IO
 
ušt32_t
 
tmp
 = 0;

246 
	`as£¹_·¿m
(
	`IS_BKP_DR
(
BKP_DR
));

248 
tmp
 = (
ušt32_t
)
BKP_BASE
;

249 
tmp
 +ð
BKP_DR
;

251  (*(
__IO
 
ušt16_t
 *è
tmp
);

252 
	}
}

259 
FÏgStus
 
	$BKP_G‘FÏgStus
()

261  (
FÏgStus
)(*(
__IO
 
ušt32_t
 *è
CSR_TEF_BB
);

262 
	}
}

269 
	$BKP_CË¬FÏg
()

272 
BKP
->
CSR
 |ð
BKP_CSR_CTE
;

273 
	}
}

280 
ITStus
 
	$BKP_G‘ITStus
()

282  (
ITStus
)(*(
__IO
 
ušt32_t
 *è
CSR_TIF_BB
);

283 
	}
}

290 
	$BKP_CË¬ITP’dšgB™
()

293 
BKP
->
CSR
 |ð
BKP_CSR_CTI
;

294 
	}
}

	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_bkp.h

24 #iâdeà
__STM32F10x_BKP_H


25 
	#__STM32F10x_BKP_H


	)

27 #ifdeà
__ýlu¥lus


32 
	~"¡m32f10x.h
"

58 
	#BKP_Tam³rPšLev–_High
 ((
ušt16_t
)0x0000)

	)

59 
	#BKP_Tam³rPšLev–_Low
 ((
ušt16_t
)0x0001)

	)

60 
	#IS_BKP_TAMPER_PIN_LEVEL
(
LEVEL
è(((LEVELè=ð
BKP_Tam³rPšLev–_High
è|| \

	)

61 ((
LEVEL
è=ð
BKP_Tam³rPšLev–_Low
))

70 
	#BKP_RTCOuutSourû_NÚe
 ((
ušt16_t
)0x0000)

	)

71 
	#BKP_RTCOuutSourû_C®ibClock
 ((
ušt16_t
)0x0080)

	)

72 
	#BKP_RTCOuutSourû_AÏrm
 ((
ušt16_t
)0x0100)

	)

73 
	#BKP_RTCOuutSourû_SecÚd
 ((
ušt16_t
)0x0300)

	)

74 
	#IS_BKP_RTC_OUTPUT_SOURCE
(
SOURCE
è(((SOURCEè=ð
BKP_RTCOuutSourû_NÚe
è|| \

	)

75 ((
SOURCE
è=ð
BKP_RTCOuutSourû_C®ibClock
) || \

76 ((
SOURCE
è=ð
BKP_RTCOuutSourû_AÏrm
) || \

77 ((
SOURCE
è=ð
BKP_RTCOuutSourû_SecÚd
))

86 
	#BKP_DR1
 ((
ušt16_t
)0x0004)

	)

87 
	#BKP_DR2
 ((
ušt16_t
)0x0008)

	)

88 
	#BKP_DR3
 ((
ušt16_t
)0x000C)

	)

89 
	#BKP_DR4
 ((
ušt16_t
)0x0010)

	)

90 
	#BKP_DR5
 ((
ušt16_t
)0x0014)

	)

91 
	#BKP_DR6
 ((
ušt16_t
)0x0018)

	)

92 
	#BKP_DR7
 ((
ušt16_t
)0x001C)

	)

93 
	#BKP_DR8
 ((
ušt16_t
)0x0020)

	)

94 
	#BKP_DR9
 ((
ušt16_t
)0x0024)

	)

95 
	#BKP_DR10
 ((
ušt16_t
)0x0028)

	)

96 
	#BKP_DR11
 ((
ušt16_t
)0x0040)

	)

97 
	#BKP_DR12
 ((
ušt16_t
)0x0044)

	)

98 
	#BKP_DR13
 ((
ušt16_t
)0x0048)

	)

99 
	#BKP_DR14
 ((
ušt16_t
)0x004C)

	)

100 
	#BKP_DR15
 ((
ušt16_t
)0x0050)

	)

101 
	#BKP_DR16
 ((
ušt16_t
)0x0054)

	)

102 
	#BKP_DR17
 ((
ušt16_t
)0x0058)

	)

103 
	#BKP_DR18
 ((
ušt16_t
)0x005C)

	)

104 
	#BKP_DR19
 ((
ušt16_t
)0x0060)

	)

105 
	#BKP_DR20
 ((
ušt16_t
)0x0064)

	)

106 
	#BKP_DR21
 ((
ušt16_t
)0x0068)

	)

107 
	#BKP_DR22
 ((
ušt16_t
)0x006C)

	)

108 
	#BKP_DR23
 ((
ušt16_t
)0x0070)

	)

109 
	#BKP_DR24
 ((
ušt16_t
)0x0074)

	)

110 
	#BKP_DR25
 ((
ušt16_t
)0x0078)

	)

111 
	#BKP_DR26
 ((
ušt16_t
)0x007C)

	)

112 
	#BKP_DR27
 ((
ušt16_t
)0x0080)

	)

113 
	#BKP_DR28
 ((
ušt16_t
)0x0084)

	)

114 
	#BKP_DR29
 ((
ušt16_t
)0x0088)

	)

115 
	#BKP_DR30
 ((
ušt16_t
)0x008C)

	)

116 
	#BKP_DR31
 ((
ušt16_t
)0x0090)

	)

117 
	#BKP_DR32
 ((
ušt16_t
)0x0094)

	)

118 
	#BKP_DR33
 ((
ušt16_t
)0x0098)

	)

119 
	#BKP_DR34
 ((
ušt16_t
)0x009C)

	)

120 
	#BKP_DR35
 ((
ušt16_t
)0x00A0)

	)

121 
	#BKP_DR36
 ((
ušt16_t
)0x00A4)

	)

122 
	#BKP_DR37
 ((
ušt16_t
)0x00A8)

	)

123 
	#BKP_DR38
 ((
ušt16_t
)0x00AC)

	)

124 
	#BKP_DR39
 ((
ušt16_t
)0x00B0)

	)

125 
	#BKP_DR40
 ((
ušt16_t
)0x00B4)

	)

126 
	#BKP_DR41
 ((
ušt16_t
)0x00B8)

	)

127 
	#BKP_DR42
 ((
ušt16_t
)0x00BC)

	)

129 
	#IS_BKP_DR
(
DR
è(((DRè=ð
BKP_DR1
è|| ((DRè=ð
BKP_DR2
è|| ((DRè=ð
BKP_DR3
è|| \

	)

130 ((
DR
è=ð
BKP_DR4
è|| ((DRè=ð
BKP_DR5
è|| ((DRè=ð
BKP_DR6
) || \

131 ((
DR
è=ð
BKP_DR7
è|| ((DRè=ð
BKP_DR8
è|| ((DRè=ð
BKP_DR9
) || \

132 ((
DR
è=ð
BKP_DR10
è|| ((DRè=ð
BKP_DR11
è|| ((DRè=ð
BKP_DR12
) || \

133 ((
DR
è=ð
BKP_DR13
è|| ((DRè=ð
BKP_DR14
è|| ((DRè=ð
BKP_DR15
) || \

134 ((
DR
è=ð
BKP_DR16
è|| ((DRè=ð
BKP_DR17
è|| ((DRè=ð
BKP_DR18
) || \

135 ((
DR
è=ð
BKP_DR19
è|| ((DRè=ð
BKP_DR20
è|| ((DRè=ð
BKP_DR21
) || \

136 ((
DR
è=ð
BKP_DR22
è|| ((DRè=ð
BKP_DR23
è|| ((DRè=ð
BKP_DR24
) || \

137 ((
DR
è=ð
BKP_DR25
è|| ((DRè=ð
BKP_DR26
è|| ((DRè=ð
BKP_DR27
) || \

138 ((
DR
è=ð
BKP_DR28
è|| ((DRè=ð
BKP_DR29
è|| ((DRè=ð
BKP_DR30
) || \

139 ((
DR
è=ð
BKP_DR31
è|| ((DRè=ð
BKP_DR32
è|| ((DRè=ð
BKP_DR33
) || \

140 ((
DR
è=ð
BKP_DR34
è|| ((DRè=ð
BKP_DR35
è|| ((DRè=ð
BKP_DR36
) || \

141 ((
DR
è=ð
BKP_DR37
è|| ((DRè=ð
BKP_DR38
è|| ((DRè=ð
BKP_DR39
) || \

142 ((
DR
è=ð
BKP_DR40
è|| ((DRè=ð
BKP_DR41
è|| ((DRè=ð
BKP_DR42
))

144 
	#IS_BKP_CALIBRATION_VALUE
(
VALUE
è((VALUEè<ð0x7F)

	)

165 
BKP_DeIn™
();

166 
BKP_Tam³rPšLev–CÚfig
(
ušt16_t
 
BKP_Tam³rPšLev–
);

167 
BKP_Tam³rPšCmd
(
FunùiÚ®S‹
 
NewS‹
);

168 
BKP_ITCÚfig
(
FunùiÚ®S‹
 
NewS‹
);

169 
BKP_RTCOuutCÚfig
(
ušt16_t
 
BKP_RTCOuutSourû
);

170 
BKP_S‘RTCC®ib¿tiÚV®ue
(
ušt8_t
 
C®ib¿tiÚV®ue
);

171 
BKP_Wr™eBackupRegi¡”
(
ušt16_t
 
BKP_DR
, ušt16_ˆ
D©a
);

172 
ušt16_t
 
BKP_R—dBackupRegi¡”
(ušt16_ˆ
BKP_DR
);

173 
FÏgStus
 
BKP_G‘FÏgStus
();

174 
BKP_CË¬FÏg
();

175 
ITStus
 
BKP_G‘ITStus
();

176 
BKP_CË¬ITP’dšgB™
();

178 #ifdeà
__ýlu¥lus


	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_can.c

23 
	~"¡m32f10x_ÿn.h
"

24 
	~"¡m32f10x_rcc.h
"

49 
	#MCR_DBF
 ((
ušt32_t
)0x00010000è

	)

52 
	#TMIDxR_TXRQ
 ((
ušt32_t
)0x00000001è

	)

55 
	#FMR_FINIT
 ((
ušt32_t
)0x00000001è

	)

58 
	#INAK_TIMEOUT
 ((
ušt32_t
)0x0000FFFF)

	)

60 
	#SLAK_TIMEOUT
 ((
ušt32_t
)0x0000FFFF)

	)

65 
	#CAN_FLAGS_TSR
 ((
ušt32_t
)0x08000000)

	)

67 
	#CAN_FLAGS_RF1R
 ((
ušt32_t
)0x04000000)

	)

69 
	#CAN_FLAGS_RF0R
 ((
ušt32_t
)0x02000000)

	)

71 
	#CAN_FLAGS_MSR
 ((
ušt32_t
)0x01000000)

	)

73 
	#CAN_FLAGS_ESR
 ((
ušt32_t
)0x00F00000)

	)

76 
	#CAN_TXMAILBOX_0
 ((
ušt8_t
)0x00)

	)

77 
	#CAN_TXMAILBOX_1
 ((
ušt8_t
)0x01)

	)

78 
	#CAN_TXMAILBOX_2
 ((
ušt8_t
)0x02)

	)

82 
	#CAN_MODE_MASK
 ((
ušt32_t
è0x00000003)

	)

107 
ITStus
 
CheckITStus
(
ušt32_t
 
CAN_Reg
, ušt32_ˆ
It_B™
);

122 
	$CAN_DeIn™
(
CAN_Ty³Def
* 
CANx
)

125 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

127 ià(
CANx
 =ð
CAN1
)

130 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_CAN1
, 
ENABLE
);

132 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_CAN1
, 
DISABLE
);

137 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_CAN2
, 
ENABLE
);

139 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_CAN2
, 
DISABLE
);

141 
	}
}

154 
ušt8_t
 
	$CAN_In™
(
CAN_Ty³Def
* 
CANx
, 
CAN_In™Ty³Def
* 
CAN_In™SŒuù
)

156 
ušt8_t
 
In™Stus
 = 
CAN_In™Stus_Fažed
;

157 
ušt32_t
 
wa™_ack
 = 0x00000000;

159 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

160 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
CAN_In™SŒuù
->
CAN_TTCM
));

161 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
CAN_In™SŒuù
->
CAN_ABOM
));

162 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
CAN_In™SŒuù
->
CAN_AWUM
));

163 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
CAN_In™SŒuù
->
CAN_NART
));

164 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
CAN_In™SŒuù
->
CAN_RFLM
));

165 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
CAN_In™SŒuù
->
CAN_TXFP
));

166 
	`as£¹_·¿m
(
	`IS_CAN_MODE
(
CAN_In™SŒuù
->
CAN_Mode
));

167 
	`as£¹_·¿m
(
	`IS_CAN_SJW
(
CAN_In™SŒuù
->
CAN_SJW
));

168 
	`as£¹_·¿m
(
	`IS_CAN_BS1
(
CAN_In™SŒuù
->
CAN_BS1
));

169 
	`as£¹_·¿m
(
	`IS_CAN_BS2
(
CAN_In™SŒuù
->
CAN_BS2
));

170 
	`as£¹_·¿m
(
	`IS_CAN_PRESCALER
(
CAN_In™SŒuù
->
CAN_P»sÿËr
));

173 
CANx
->
MCR
 &ð(~(
ušt32_t
)
CAN_MCR_SLEEP
);

176 
CANx
->
MCR
 |ð
CAN_MCR_INRQ
 ;

179 ((
CANx
->
MSR
 & 
CAN_MSR_INAK
è!ðCAN_MSR_INAKè&& (
wa™_ack
 !ð
INAK_TIMEOUT
))

181 
wa™_ack
++;

185 ià((
CANx
->
MSR
 & 
CAN_MSR_INAK
) != CAN_MSR_INAK)

187 
In™Stus
 = 
CAN_In™Stus_Fažed
;

192 ià(
CAN_In™SŒuù
->
CAN_TTCM
 =ð
ENABLE
)

194 
CANx
->
MCR
 |ð
CAN_MCR_TTCM
;

198 
CANx
->
MCR
 &ð~(
ušt32_t
)
CAN_MCR_TTCM
;

202 ià(
CAN_In™SŒuù
->
CAN_ABOM
 =ð
ENABLE
)

204 
CANx
->
MCR
 |ð
CAN_MCR_ABOM
;

208 
CANx
->
MCR
 &ð~(
ušt32_t
)
CAN_MCR_ABOM
;

212 ià(
CAN_In™SŒuù
->
CAN_AWUM
 =ð
ENABLE
)

214 
CANx
->
MCR
 |ð
CAN_MCR_AWUM
;

218 
CANx
->
MCR
 &ð~(
ušt32_t
)
CAN_MCR_AWUM
;

222 ià(
CAN_In™SŒuù
->
CAN_NART
 =ð
ENABLE
)

224 
CANx
->
MCR
 |ð
CAN_MCR_NART
;

228 
CANx
->
MCR
 &ð~(
ušt32_t
)
CAN_MCR_NART
;

232 ià(
CAN_In™SŒuù
->
CAN_RFLM
 =ð
ENABLE
)

234 
CANx
->
MCR
 |ð
CAN_MCR_RFLM
;

238 
CANx
->
MCR
 &ð~(
ušt32_t
)
CAN_MCR_RFLM
;

242 ià(
CAN_In™SŒuù
->
CAN_TXFP
 =ð
ENABLE
)

244 
CANx
->
MCR
 |ð
CAN_MCR_TXFP
;

248 
CANx
->
MCR
 &ð~(
ušt32_t
)
CAN_MCR_TXFP
;

252 
CANx
->
BTR
 = (
ušt32_t
)((ušt32_t)
CAN_In™SŒuù
->
CAN_Mode
 << 30) | \

253 ((
ušt32_t
)
CAN_In™SŒuù
->
CAN_SJW
 << 24) | \

254 ((
ušt32_t
)
CAN_In™SŒuù
->
CAN_BS1
 << 16) | \

255 ((
ušt32_t
)
CAN_In™SŒuù
->
CAN_BS2
 << 20) | \

256 ((
ušt32_t
)
CAN_In™SŒuù
->
CAN_P»sÿËr
 - 1);

259 
CANx
->
MCR
 &ð~(
ušt32_t
)
CAN_MCR_INRQ
;

262 
wa™_ack
 = 0;

264 ((
CANx
->
MSR
 & 
CAN_MSR_INAK
è=ðCAN_MSR_INAKè&& (
wa™_ack
 !ð
INAK_TIMEOUT
))

266 
wa™_ack
++;

270 ià((
CANx
->
MSR
 & 
CAN_MSR_INAK
) == CAN_MSR_INAK)

272 
In™Stus
 = 
CAN_In™Stus_Fažed
;

276 
In™Stus
 = 
CAN_In™Stus_Sucûss
 ;

281  
In™Stus
;

282 
	}
}

292 
	$CAN_Fž‹rIn™
(
CAN_Fž‹rIn™Ty³Def
* 
CAN_Fž‹rIn™SŒuù
)

294 
ušt32_t
 
fž‹r_numb”_b™_pos
 = 0;

296 
	`as£¹_·¿m
(
	`IS_CAN_FILTER_NUMBER
(
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rNumb”
));

297 
	`as£¹_·¿m
(
	`IS_CAN_FILTER_MODE
(
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rMode
));

298 
	`as£¹_·¿m
(
	`IS_CAN_FILTER_SCALE
(
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rSÿË
));

299 
	`as£¹_·¿m
(
	`IS_CAN_FILTER_FIFO
(
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rFIFOAssignm’t
));

300 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rAùiv©iÚ
));

302 
fž‹r_numb”_b™_pos
 = ((
ušt32_t
)1è<< 
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rNumb”
;

305 
CAN1
->
FMR
 |ð
FMR_FINIT
;

308 
CAN1
->
FA1R
 &ð~(
ušt32_t
)
fž‹r_numb”_b™_pos
;

311 ià(
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rSÿË
 =ð
CAN_Fž‹rSÿË_16b™
)

314 
CAN1
->
FS1R
 &ð~(
ušt32_t
)
fž‹r_numb”_b™_pos
;

318 
CAN1
->
sFž‹rRegi¡”
[
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rNumb”
].
FR1
 =

319 ((0x0000FFFF & (
ušt32_t
)
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rMaskIdLow
) << 16) |

320 (0x0000FFFF & (
ušt32_t
)
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rIdLow
);

324 
CAN1
->
sFž‹rRegi¡”
[
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rNumb”
].
FR2
 =

325 ((0x0000FFFF & (
ušt32_t
)
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rMaskIdHigh
) << 16) |

326 (0x0000FFFF & (
ušt32_t
)
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rIdHigh
);

329 ià(
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rSÿË
 =ð
CAN_Fž‹rSÿË_32b™
)

332 
CAN1
->
FS1R
 |ð
fž‹r_numb”_b™_pos
;

334 
CAN1
->
sFž‹rRegi¡”
[
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rNumb”
].
FR1
 =

335 ((0x0000FFFF & (
ušt32_t
)
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rIdHigh
) << 16) |

336 (0x0000FFFF & (
ušt32_t
)
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rIdLow
);

338 
CAN1
->
sFž‹rRegi¡”
[
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rNumb”
].
FR2
 =

339 ((0x0000FFFF & (
ušt32_t
)
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rMaskIdHigh
) << 16) |

340 (0x0000FFFF & (
ušt32_t
)
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rMaskIdLow
);

344 ià(
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rMode
 =ð
CAN_Fž‹rMode_IdMask
)

347 
CAN1
->
FM1R
 &ð~(
ušt32_t
)
fž‹r_numb”_b™_pos
;

352 
CAN1
->
FM1R
 |ð(
ušt32_t
)
fž‹r_numb”_b™_pos
;

356 ià(
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rFIFOAssignm’t
 =ð
CAN_Fž‹r_FIFO0
)

359 
CAN1
->
FFA1R
 &ð~(
ušt32_t
)
fž‹r_numb”_b™_pos
;

362 ià(
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rFIFOAssignm’t
 =ð
CAN_Fž‹r_FIFO1
)

365 
CAN1
->
FFA1R
 |ð(
ušt32_t
)
fž‹r_numb”_b™_pos
;

369 ià(
CAN_Fž‹rIn™SŒuù
->
CAN_Fž‹rAùiv©iÚ
 =ð
ENABLE
)

371 
CAN1
->
FA1R
 |ð
fž‹r_numb”_b™_pos
;

375 
CAN1
->
FMR
 &ð~
FMR_FINIT
;

376 
	}
}

384 
	$CAN_SŒuùIn™
(
CAN_In™Ty³Def
* 
CAN_In™SŒuù
)

389 
CAN_In™SŒuù
->
CAN_TTCM
 = 
DISABLE
;

392 
CAN_In™SŒuù
->
CAN_ABOM
 = 
DISABLE
;

395 
CAN_In™SŒuù
->
CAN_AWUM
 = 
DISABLE
;

398 
CAN_In™SŒuù
->
CAN_NART
 = 
DISABLE
;

401 
CAN_In™SŒuù
->
CAN_RFLM
 = 
DISABLE
;

404 
CAN_In™SŒuù
->
CAN_TXFP
 = 
DISABLE
;

407 
CAN_In™SŒuù
->
CAN_Mode
 = 
CAN_Mode_NÜm®
;

410 
CAN_In™SŒuù
->
CAN_SJW
 = 
CAN_SJW_1tq
;

413 
CAN_In™SŒuù
->
CAN_BS1
 = 
CAN_BS1_4tq
;

416 
CAN_In™SŒuù
->
CAN_BS2
 = 
CAN_BS2_3tq
;

419 
CAN_In™SŒuù
->
CAN_P»sÿËr
 = 1;

420 
	}
}

428 
	$CAN_SÏveS¹Bªk
(
ušt8_t
 
CAN_BªkNumb”
)

431 
	`as£¹_·¿m
(
	`IS_CAN_BANKNUMBER
(
CAN_BªkNumb”
));

434 
CAN1
->
FMR
 |ð
FMR_FINIT
;

437 
CAN1
->
FMR
 &ð(
ušt32_t
)0xFFFFC0F1 ;

438 
CAN1
->
FMR
 |ð(
ušt32_t
)(
CAN_BªkNumb”
)<<8;

441 
CAN1
->
FMR
 &ð~
FMR_FINIT
;

442 
	}
}

451 
	$CAN_DBGF»eze
(
CAN_Ty³Def
* 
CANx
, 
FunùiÚ®S‹
 
NewS‹
)

454 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

455 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

457 ià(
NewS‹
 !ð
DISABLE
)

460 
CANx
->
MCR
 |ð
MCR_DBF
;

465 
CANx
->
MCR
 &ð~
MCR_DBF
;

467 
	}
}

481 
	$CAN_TTComModeCmd
(
CAN_Ty³Def
* 
CANx
, 
FunùiÚ®S‹
 
NewS‹
)

484 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

485 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

486 ià(
NewS‹
 !ð
DISABLE
)

489 
CANx
->
MCR
 |ð
CAN_MCR_TTCM
;

492 
CANx
->
sTxMažBox
[0].
TDTR
 |ð((
ušt32_t
)
CAN_TDT0R_TGT
);

493 
CANx
->
sTxMažBox
[1].
TDTR
 |ð((
ušt32_t
)
CAN_TDT1R_TGT
);

494 
CANx
->
sTxMažBox
[2].
TDTR
 |ð((
ušt32_t
)
CAN_TDT2R_TGT
);

499 
CANx
->
MCR
 &ð(
ušt32_t
)(~(ušt32_t)
CAN_MCR_TTCM
);

502 
CANx
->
sTxMažBox
[0].
TDTR
 &ð((
ušt32_t
)~
CAN_TDT0R_TGT
);

503 
CANx
->
sTxMažBox
[1].
TDTR
 &ð((
ušt32_t
)~
CAN_TDT1R_TGT
);

504 
CANx
->
sTxMažBox
[2].
TDTR
 &ð((
ušt32_t
)~
CAN_TDT2R_TGT
);

506 
	}
}

515 
ušt8_t
 
	$CAN_T¿nsm™
(
CAN_Ty³Def
* 
CANx
, 
CªTxMsg
* 
TxMes§ge
)

517 
ušt8_t
 
Œªsm™_mažbox
 = 0;

519 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

520 
	`as£¹_·¿m
(
	`IS_CAN_IDTYPE
(
TxMes§ge
->
IDE
));

521 
	`as£¹_·¿m
(
	`IS_CAN_RTR
(
TxMes§ge
->
RTR
));

522 
	`as£¹_·¿m
(
	`IS_CAN_DLC
(
TxMes§ge
->
DLC
));

525 ià((
CANx
->
TSR
&
CAN_TSR_TME0
) == CAN_TSR_TME0)

527 
Œªsm™_mažbox
 = 0;

529 ià((
CANx
->
TSR
&
CAN_TSR_TME1
) == CAN_TSR_TME1)

531 
Œªsm™_mažbox
 = 1;

533 ià((
CANx
->
TSR
&
CAN_TSR_TME2
) == CAN_TSR_TME2)

535 
Œªsm™_mažbox
 = 2;

539 
Œªsm™_mažbox
 = 
CAN_TxStus_NoMažBox
;

542 ià(
Œªsm™_mažbox
 !ð
CAN_TxStus_NoMažBox
)

545 
CANx
->
sTxMažBox
[
Œªsm™_mažbox
].
TIR
 &ð
TMIDxR_TXRQ
;

546 ià(
TxMes§ge
->
IDE
 =ð
CAN_Id_Snd¬d
)

548 
	`as£¹_·¿m
(
	`IS_CAN_STDID
(
TxMes§ge
->
StdId
));

549 
CANx
->
sTxMažBox
[
Œªsm™_mažbox
].
TIR
 |ð((
TxMes§ge
->
StdId
 << 21) | \

550 
TxMes§ge
->
RTR
);

554 
	`as£¹_·¿m
(
	`IS_CAN_EXTID
(
TxMes§ge
->
ExtId
));

555 
CANx
->
sTxMažBox
[
Œªsm™_mažbox
].
TIR
 |ð((
TxMes§ge
->
ExtId
 << 3) | \

556 
TxMes§ge
->
IDE
 | \

557 
TxMes§ge
->
RTR
);

561 
TxMes§ge
->
DLC
 &ð(
ušt8_t
)0x0000000F;

562 
CANx
->
sTxMažBox
[
Œªsm™_mažbox
].
TDTR
 &ð(
ušt32_t
)0xFFFFFFF0;

563 
CANx
->
sTxMažBox
[
Œªsm™_mažbox
].
TDTR
 |ð
TxMes§ge
->
DLC
;

566 
CANx
->
sTxMažBox
[
Œªsm™_mažbox
].
TDLR
 = (((
ušt32_t
)
TxMes§ge
->
D©a
[3] << 24) |

567 ((
ušt32_t
)
TxMes§ge
->
D©a
[2] << 16) |

568 ((
ušt32_t
)
TxMes§ge
->
D©a
[1] << 8) |

569 ((
ušt32_t
)
TxMes§ge
->
D©a
[0]));

570 
CANx
->
sTxMažBox
[
Œªsm™_mažbox
].
TDHR
 = (((
ušt32_t
)
TxMes§ge
->
D©a
[7] << 24) |

571 ((
ušt32_t
)
TxMes§ge
->
D©a
[6] << 16) |

572 ((
ušt32_t
)
TxMes§ge
->
D©a
[5] << 8) |

573 ((
ušt32_t
)
TxMes§ge
->
D©a
[4]));

575 
CANx
->
sTxMažBox
[
Œªsm™_mažbox
].
TIR
 |ð
TMIDxR_TXRQ
;

577  
Œªsm™_mažbox
;

578 
	}
}

589 
ušt8_t
 
	$CAN_T¿nsm™Stus
(
CAN_Ty³Def
* 
CANx
, 
ušt8_t
 
T¿nsm™Mažbox
)

591 
ušt32_t
 
¡©e
 = 0;

594 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

595 
	`as£¹_·¿m
(
	`IS_CAN_TRANSMITMAILBOX
(
T¿nsm™Mažbox
));

597 
T¿nsm™Mažbox
)

599 (
CAN_TXMAILBOX_0
):

600 
¡©e
 = 
CANx
->
TSR
 & (
CAN_TSR_RQCP0
 | 
CAN_TSR_TXOK0
 | 
CAN_TSR_TME0
);

602 (
CAN_TXMAILBOX_1
):

603 
¡©e
 = 
CANx
->
TSR
 & (
CAN_TSR_RQCP1
 | 
CAN_TSR_TXOK1
 | 
CAN_TSR_TME1
);

605 (
CAN_TXMAILBOX_2
):

606 
¡©e
 = 
CANx
->
TSR
 & (
CAN_TSR_RQCP2
 | 
CAN_TSR_TXOK2
 | 
CAN_TSR_TME2
);

609 
¡©e
 = 
CAN_TxStus_Fažed
;

612 
¡©e
)

615 (0x0): 
¡©e
 = 
CAN_TxStus_P’dšg
;

618 (
CAN_TSR_RQCP0
 | 
CAN_TSR_TME0
): 
¡©e
 = 
CAN_TxStus_Fažed
;

620 (
CAN_TSR_RQCP1
 | 
CAN_TSR_TME1
): 
¡©e
 = 
CAN_TxStus_Fažed
;

622 (
CAN_TSR_RQCP2
 | 
CAN_TSR_TME2
): 
¡©e
 = 
CAN_TxStus_Fažed
;

625 (
CAN_TSR_RQCP0
 | 
CAN_TSR_TXOK0
 | 
CAN_TSR_TME0
):
¡©e
 = 
CAN_TxStus_Ok
;

627 (
CAN_TSR_RQCP1
 | 
CAN_TSR_TXOK1
 | 
CAN_TSR_TME1
):
¡©e
 = 
CAN_TxStus_Ok
;

629 (
CAN_TSR_RQCP2
 | 
CAN_TSR_TXOK2
 | 
CAN_TSR_TME2
):
¡©e
 = 
CAN_TxStus_Ok
;

631 : 
¡©e
 = 
CAN_TxStus_Fažed
;

634  (
ušt8_t
è
¡©e
;

635 
	}
}

643 
	$CAN_CªûlT¿nsm™
(
CAN_Ty³Def
* 
CANx
, 
ušt8_t
 
Mažbox
)

646 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

647 
	`as£¹_·¿m
(
	`IS_CAN_TRANSMITMAILBOX
(
Mažbox
));

649 
Mažbox
)

651 (
CAN_TXMAILBOX_0
): 
CANx
->
TSR
 |ð
CAN_TSR_ABRQ0
;

653 (
CAN_TXMAILBOX_1
): 
CANx
->
TSR
 |ð
CAN_TSR_ABRQ1
;

655 (
CAN_TXMAILBOX_2
): 
CANx
->
TSR
 |ð
CAN_TSR_ABRQ2
;

660 
	}
}

671 
	$CAN_Reûive
(
CAN_Ty³Def
* 
CANx
, 
ušt8_t
 
FIFONumb”
, 
CªRxMsg
* 
RxMes§ge
)

674 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

675 
	`as£¹_·¿m
(
	`IS_CAN_FIFO
(
FIFONumb”
));

677 
RxMes§ge
->
IDE
 = (
ušt8_t
)0x04 & 
CANx
->
sFIFOMažBox
[
FIFONumb”
].
RIR
;

678 ià(
RxMes§ge
->
IDE
 =ð
CAN_Id_Snd¬d
)

680 
RxMes§ge
->
StdId
 = (
ušt32_t
)0x000007FF & (
CANx
->
sFIFOMažBox
[
FIFONumb”
].
RIR
 >> 21);

684 
RxMes§ge
->
ExtId
 = (
ušt32_t
)0x1FFFFFFF & (
CANx
->
sFIFOMažBox
[
FIFONumb”
].
RIR
 >> 3);

687 
RxMes§ge
->
RTR
 = (
ušt8_t
)0x02 & 
CANx
->
sFIFOMažBox
[
FIFONumb”
].
RIR
;

689 
RxMes§ge
->
DLC
 = (
ušt8_t
)0x0F & 
CANx
->
sFIFOMažBox
[
FIFONumb”
].
RDTR
;

691 
RxMes§ge
->
FMI
 = (
ušt8_t
)0xFF & (
CANx
->
sFIFOMažBox
[
FIFONumb”
].
RDTR
 >> 8);

693 
RxMes§ge
->
D©a
[0] = (
ušt8_t
)0xFF & 
CANx
->
sFIFOMažBox
[
FIFONumb”
].
RDLR
;

694 
RxMes§ge
->
D©a
[1] = (
ušt8_t
)0xFF & (
CANx
->
sFIFOMažBox
[
FIFONumb”
].
RDLR
 >> 8);

695 
RxMes§ge
->
D©a
[2] = (
ušt8_t
)0xFF & (
CANx
->
sFIFOMažBox
[
FIFONumb”
].
RDLR
 >> 16);

696 
RxMes§ge
->
D©a
[3] = (
ušt8_t
)0xFF & (
CANx
->
sFIFOMažBox
[
FIFONumb”
].
RDLR
 >> 24);

697 
RxMes§ge
->
D©a
[4] = (
ušt8_t
)0xFF & 
CANx
->
sFIFOMažBox
[
FIFONumb”
].
RDHR
;

698 
RxMes§ge
->
D©a
[5] = (
ušt8_t
)0xFF & (
CANx
->
sFIFOMažBox
[
FIFONumb”
].
RDHR
 >> 8);

699 
RxMes§ge
->
D©a
[6] = (
ušt8_t
)0xFF & (
CANx
->
sFIFOMažBox
[
FIFONumb”
].
RDHR
 >> 16);

700 
RxMes§ge
->
D©a
[7] = (
ušt8_t
)0xFF & (
CANx
->
sFIFOMažBox
[
FIFONumb”
].
RDHR
 >> 24);

703 ià(
FIFONumb”
 =ð
CAN_FIFO0
)

705 
CANx
->
RF0R
 |ð
CAN_RF0R_RFOM0
;

710 
CANx
->
RF1R
 |ð
CAN_RF1R_RFOM1
;

712 
	}
}

720 
	$CAN_FIFOR–—£
(
CAN_Ty³Def
* 
CANx
, 
ušt8_t
 
FIFONumb”
)

723 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

724 
	`as£¹_·¿m
(
	`IS_CAN_FIFO
(
FIFONumb”
));

726 ià(
FIFONumb”
 =ð
CAN_FIFO0
)

728 
CANx
->
RF0R
 |ð
CAN_RF0R_RFOM0
;

733 
CANx
->
RF1R
 |ð
CAN_RF1R_RFOM1
;

735 
	}
}

743 
ušt8_t
 
	$CAN_Mes§geP’dšg
(
CAN_Ty³Def
* 
CANx
, 
ušt8_t
 
FIFONumb”
)

745 
ušt8_t
 
mes§ge_³ndšg
=0;

747 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

748 
	`as£¹_·¿m
(
	`IS_CAN_FIFO
(
FIFONumb”
));

749 ià(
FIFONumb”
 =ð
CAN_FIFO0
)

751 
mes§ge_³ndšg
 = (
ušt8_t
)(
CANx
->
RF0R
&(
ušt32_t
)0x03);

753 ià(
FIFONumb”
 =ð
CAN_FIFO1
)

755 
mes§ge_³ndšg
 = (
ušt8_t
)(
CANx
->
RF1R
&(
ušt32_t
)0x03);

759 
mes§ge_³ndšg
 = 0;

761  
mes§ge_³ndšg
;

762 
	}
}

774 
ušt8_t
 
	$CAN_O³¿tšgModeReque¡
(
CAN_Ty³Def
* 
CANx
, 
ušt8_t
 
CAN_O³¿tšgMode
)

776 
ušt8_t
 
¡©us
 = 
CAN_ModeStus_Fažed
;

779 
ušt32_t
 
timeout
 = 
INAK_TIMEOUT
;

782 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

783 
	`as£¹_·¿m
(
	`IS_CAN_OPERATING_MODE
(
CAN_O³¿tšgMode
));

785 ià(
CAN_O³¿tšgMode
 =ð
CAN_O³¿tšgMode_In™Ÿliz©iÚ
)

788 
CANx
->
MCR
 = (
ušt32_t
)((CANx->MCR & (ušt32_t)(~(ušt32_t)
CAN_MCR_SLEEP
)è| 
CAN_MCR_INRQ
);

791 ((
CANx
->
MSR
 & 
CAN_MODE_MASK
è!ð
CAN_MSR_INAK
è&& (
timeout
 != 0))

793 
timeout
--;

795 ià((
CANx
->
MSR
 & 
CAN_MODE_MASK
è!ð
CAN_MSR_INAK
)

797 
¡©us
 = 
CAN_ModeStus_Fažed
;

801 
¡©us
 = 
CAN_ModeStus_Sucûss
;

804 ià(
CAN_O³¿tšgMode
 =ð
CAN_O³¿tšgMode_NÜm®
)

807 
CANx
->
MCR
 &ð(
ušt32_t
)(~(
CAN_MCR_SLEEP
|
CAN_MCR_INRQ
));

810 ((
CANx
->
MSR
 & 
CAN_MODE_MASK
è!ð0è&& (
timeout
!=0))

812 
timeout
--;

814 ià((
CANx
->
MSR
 & 
CAN_MODE_MASK
) != 0)

816 
¡©us
 = 
CAN_ModeStus_Fažed
;

820 
¡©us
 = 
CAN_ModeStus_Sucûss
;

823 ià(
CAN_O³¿tšgMode
 =ð
CAN_O³¿tšgMode_SË•
)

826 
CANx
->
MCR
 = (
ušt32_t
)((CANx->MCR & (ušt32_t)(~(ušt32_t)
CAN_MCR_INRQ
)è| 
CAN_MCR_SLEEP
);

829 ((
CANx
->
MSR
 & 
CAN_MODE_MASK
è!ð
CAN_MSR_SLAK
è&& (
timeout
!=0))

831 
timeout
--;

833 ià((
CANx
->
MSR
 & 
CAN_MODE_MASK
è!ð
CAN_MSR_SLAK
)

835 
¡©us
 = 
CAN_ModeStus_Fažed
;

839 
¡©us
 = 
CAN_ModeStus_Sucûss
;

844 
¡©us
 = 
CAN_ModeStus_Fažed
;

847  (
ušt8_t
è
¡©us
;

848 
	}
}

856 
ušt8_t
 
	$CAN_SË•
(
CAN_Ty³Def
* 
CANx
)

858 
ušt8_t
 
¦“p¡©us
 = 
CAN_SË•_Fažed
;

861 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

864 
CANx
->
MCR
 = (((CANx->MCRè& (
ušt32_t
)(~(ušt32_t)
CAN_MCR_INRQ
)è| 
CAN_MCR_SLEEP
);

867 ià((
CANx
->
MSR
 & (
CAN_MSR_SLAK
|
CAN_MSR_INAK
)) == CAN_MSR_SLAK)

870 
¦“p¡©us
 = 
CAN_SË•_Ok
;

873  (
ušt8_t
)
¦“p¡©us
;

874 
	}
}

882 
ušt8_t
 
	$CAN_WakeUp
(
CAN_Ty³Def
* 
CANx
)

884 
ušt32_t
 
wa™_¦ak
 = 
SLAK_TIMEOUT
;

885 
ušt8_t
 
wakeup¡©us
 = 
CAN_WakeUp_Fažed
;

888 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

891 
CANx
->
MCR
 &ð~(
ušt32_t
)
CAN_MCR_SLEEP
;

894 ((
CANx
->
MSR
 & 
CAN_MSR_SLAK
è=ðCAN_MSR_SLAK)&&(
wa™_¦ak
!=0x00))

896 
wa™_¦ak
--;

898 if((
CANx
->
MSR
 & 
CAN_MSR_SLAK
) != CAN_MSR_SLAK)

901 
wakeup¡©us
 = 
CAN_WakeUp_Ok
;

904  (
ušt8_t
)
wakeup¡©us
;

905 
	}
}

922 
ušt8_t
 
	$CAN_G‘La¡E¼ÜCode
(
CAN_Ty³Def
* 
CANx
)

924 
ušt8_t
 
”rÜcode
=0;

927 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

930 
”rÜcode
 = (((
ušt8_t
)
CANx
->
ESR
è& (ušt8_t)
CAN_ESR_LEC
);

933  
”rÜcode
;

934 
	}
}

946 
ušt8_t
 
	$CAN_G‘ReûiveE¼ÜCouÁ”
(
CAN_Ty³Def
* 
CANx
)

948 
ušt8_t
 
couÁ”
=0;

951 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

954 
couÁ”
 = (
ušt8_t
)((
CANx
->
ESR
 & 
CAN_ESR_REC
)>> 24);

957  
couÁ”
;

958 
	}
}

966 
ušt8_t
 
	$CAN_G‘LSBT¿nsm™E¼ÜCouÁ”
(
CAN_Ty³Def
* 
CANx
)

968 
ušt8_t
 
couÁ”
=0;

971 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

974 
couÁ”
 = (
ušt8_t
)((
CANx
->
ESR
 & 
CAN_ESR_TEC
)>> 16);

977  
couÁ”
;

978 
	}
}

1003 
	$CAN_ITCÚfig
(
CAN_Ty³Def
* 
CANx
, 
ušt32_t
 
CAN_IT
, 
FunùiÚ®S‹
 
NewS‹
)

1006 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1007 
	`as£¹_·¿m
(
	`IS_CAN_IT
(
CAN_IT
));

1008 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1010 ià(
NewS‹
 !ð
DISABLE
)

1013 
CANx
->
IER
 |ð
CAN_IT
;

1018 
CANx
->
IER
 &ð~
CAN_IT
;

1020 
	}
}

1043 
FÏgStus
 
	$CAN_G‘FÏgStus
(
CAN_Ty³Def
* 
CANx
, 
ušt32_t
 
CAN_FLAG
)

1045 
FÏgStus
 
b™¡©us
 = 
RESET
;

1048 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1049 
	`as£¹_·¿m
(
	`IS_CAN_GET_FLAG
(
CAN_FLAG
));

1052 if((
CAN_FLAG
 & 
CAN_FLAGS_ESR
è!ð(
ušt32_t
)
RESET
)

1055 ià((
CANx
->
ESR
 & (
CAN_FLAG
 & 0x000FFFFF)è!ð(
ušt32_t
)
RESET
)

1058 
b™¡©us
 = 
SET
;

1063 
b™¡©us
 = 
RESET
;

1066 if((
CAN_FLAG
 & 
CAN_FLAGS_MSR
è!ð(
ušt32_t
)
RESET
)

1069 ià((
CANx
->
MSR
 & (
CAN_FLAG
 & 0x000FFFFF)è!ð(
ušt32_t
)
RESET
)

1072 
b™¡©us
 = 
SET
;

1077 
b™¡©us
 = 
RESET
;

1080 if((
CAN_FLAG
 & 
CAN_FLAGS_TSR
è!ð(
ušt32_t
)
RESET
)

1083 ià((
CANx
->
TSR
 & (
CAN_FLAG
 & 0x000FFFFF)è!ð(
ušt32_t
)
RESET
)

1086 
b™¡©us
 = 
SET
;

1091 
b™¡©us
 = 
RESET
;

1094 if((
CAN_FLAG
 & 
CAN_FLAGS_RF0R
è!ð(
ušt32_t
)
RESET
)

1097 ià((
CANx
->
RF0R
 & (
CAN_FLAG
 & 0x000FFFFF)è!ð(
ušt32_t
)
RESET
)

1100 
b™¡©us
 = 
SET
;

1105 
b™¡©us
 = 
RESET
;

1111 ià((
ušt32_t
)(
CANx
->
RF1R
 & (
CAN_FLAG
 & 0x000FFFFF)è!ð(ušt32_t)
RESET
)

1114 
b™¡©us
 = 
SET
;

1119 
b™¡©us
 = 
RESET
;

1123  
b™¡©us
;

1124 
	}
}

1143 
	$CAN_CË¬FÏg
(
CAN_Ty³Def
* 
CANx
, 
ušt32_t
 
CAN_FLAG
)

1145 
ušt32_t
 
æagtmp
=0;

1147 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1148 
	`as£¹_·¿m
(
	`IS_CAN_CLEAR_FLAG
(
CAN_FLAG
));

1150 ià(
CAN_FLAG
 =ð
CAN_FLAG_LEC
)

1153 
CANx
->
ESR
 = (
ušt32_t
)
RESET
;

1157 
æagtmp
 = 
CAN_FLAG
 & 0x000FFFFF;

1159 ià((
CAN_FLAG
 & 
CAN_FLAGS_RF0R
)!=(
ušt32_t
)
RESET
)

1162 
CANx
->
RF0R
 = (
ušt32_t
)(
æagtmp
);

1164 ià((
CAN_FLAG
 & 
CAN_FLAGS_RF1R
)!=(
ušt32_t
)
RESET
)

1167 
CANx
->
RF1R
 = (
ušt32_t
)(
æagtmp
);

1169 ià((
CAN_FLAG
 & 
CAN_FLAGS_TSR
)!=(
ušt32_t
)
RESET
)

1172 
CANx
->
TSR
 = (
ušt32_t
)(
æagtmp
);

1177 
CANx
->
MSR
 = (
ušt32_t
)(
æagtmp
);

1180 
	}
}

1203 
ITStus
 
	$CAN_G‘ITStus
(
CAN_Ty³Def
* 
CANx
, 
ušt32_t
 
CAN_IT
)

1205 
ITStus
 
™¡©us
 = 
RESET
;

1207 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1208 
	`as£¹_·¿m
(
	`IS_CAN_IT
(
CAN_IT
));

1211 if((
CANx
->
IER
 & 
CAN_IT
è!ð
RESET
)

1214 
CAN_IT
)

1216 
CAN_IT_TME
:

1218 
™¡©us
 = 
	`CheckITStus
(
CANx
->
TSR
, 
CAN_TSR_RQCP0
|
CAN_TSR_RQCP1
|
CAN_TSR_RQCP2
);

1220 
CAN_IT_FMP0
:

1222 
™¡©us
 = 
	`CheckITStus
(
CANx
->
RF0R
, 
CAN_RF0R_FMP0
);

1224 
CAN_IT_FF0
:

1226 
™¡©us
 = 
	`CheckITStus
(
CANx
->
RF0R
, 
CAN_RF0R_FULL0
);

1228 
CAN_IT_FOV0
:

1230 
™¡©us
 = 
	`CheckITStus
(
CANx
->
RF0R
, 
CAN_RF0R_FOVR0
);

1232 
CAN_IT_FMP1
:

1234 
™¡©us
 = 
	`CheckITStus
(
CANx
->
RF1R
, 
CAN_RF1R_FMP1
);

1236 
CAN_IT_FF1
:

1238 
™¡©us
 = 
	`CheckITStus
(
CANx
->
RF1R
, 
CAN_RF1R_FULL1
);

1240 
CAN_IT_FOV1
:

1242 
™¡©us
 = 
	`CheckITStus
(
CANx
->
RF1R
, 
CAN_RF1R_FOVR1
);

1244 
CAN_IT_WKU
:

1246 
™¡©us
 = 
	`CheckITStus
(
CANx
->
MSR
, 
CAN_MSR_WKUI
);

1248 
CAN_IT_SLK
:

1250 
™¡©us
 = 
	`CheckITStus
(
CANx
->
MSR
, 
CAN_MSR_SLAKI
);

1252 
CAN_IT_EWG
:

1254 
™¡©us
 = 
	`CheckITStus
(
CANx
->
ESR
, 
CAN_ESR_EWGF
);

1256 
CAN_IT_EPV
:

1258 
™¡©us
 = 
	`CheckITStus
(
CANx
->
ESR
, 
CAN_ESR_EPVF
);

1260 
CAN_IT_BOF
:

1262 
™¡©us
 = 
	`CheckITStus
(
CANx
->
ESR
, 
CAN_ESR_BOFF
);

1264 
CAN_IT_LEC
:

1266 
™¡©us
 = 
	`CheckITStus
(
CANx
->
ESR
, 
CAN_ESR_LEC
);

1268 
CAN_IT_ERR
:

1270 
™¡©us
 = 
	`CheckITStus
(
CANx
->
MSR
, 
CAN_MSR_ERRI
);

1274 
™¡©us
 = 
RESET
;

1281 
™¡©us
 = 
RESET
;

1285  
™¡©us
;

1286 
	}
}

1306 
	$CAN_CË¬ITP’dšgB™
(
CAN_Ty³Def
* 
CANx
, 
ušt32_t
 
CAN_IT
)

1309 
	`as£¹_·¿m
(
	`IS_CAN_ALL_PERIPH
(
CANx
));

1310 
	`as£¹_·¿m
(
	`IS_CAN_CLEAR_IT
(
CAN_IT
));

1312 
CAN_IT
)

1314 
CAN_IT_TME
:

1316 
CANx
->
TSR
 = 
CAN_TSR_RQCP0
|
CAN_TSR_RQCP1
|
CAN_TSR_RQCP2
;

1318 
CAN_IT_FF0
:

1320 
CANx
->
RF0R
 = 
CAN_RF0R_FULL0
;

1322 
CAN_IT_FOV0
:

1324 
CANx
->
RF0R
 = 
CAN_RF0R_FOVR0
;

1326 
CAN_IT_FF1
:

1328 
CANx
->
RF1R
 = 
CAN_RF1R_FULL1
;

1330 
CAN_IT_FOV1
:

1332 
CANx
->
RF1R
 = 
CAN_RF1R_FOVR1
;

1334 
CAN_IT_WKU
:

1336 
CANx
->
MSR
 = 
CAN_MSR_WKUI
;

1338 
CAN_IT_SLK
:

1340 
CANx
->
MSR
 = 
CAN_MSR_SLAKI
;

1342 
CAN_IT_EWG
:

1344 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1348 
CAN_IT_EPV
:

1350 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1354 
CAN_IT_BOF
:

1356 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1360 
CAN_IT_LEC
:

1362 
CANx
->
ESR
 = 
RESET
;

1364 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1366 
CAN_IT_ERR
:

1368 
CANx
->
ESR
 = 
RESET
;

1370 
CANx
->
MSR
 = 
CAN_MSR_ERRI
;

1377 
	}
}

1385 
ITStus
 
	$CheckITStus
(
ušt32_t
 
CAN_Reg
, ušt32_ˆ
It_B™
)

1387 
ITStus
 
³ndšgb™¡©us
 = 
RESET
;

1389 ià((
CAN_Reg
 & 
It_B™
è!ð(
ušt32_t
)
RESET
)

1392 
³ndšgb™¡©us
 = 
SET
;

1397 
³ndšgb™¡©us
 = 
RESET
;

1399  
³ndšgb™¡©us
;

1400 
	}
}

	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_can.h

24 #iâdeà
__STM32F10x_CAN_H


25 
	#__STM32F10x_CAN_H


	)

27 #ifdeà
__ýlu¥lus


32 
	~"¡m32f10x.h
"

46 
	#IS_CAN_ALL_PERIPH
(
PERIPH
è(((PERIPHè=ð
CAN1
è|| \

	)

47 ((
PERIPH
è=ð
CAN2
))

55 
ušt16_t
 
CAN_P»sÿËr
;

58 
ušt8_t
 
CAN_Mode
;

62 
ušt8_t
 
CAN_SJW
;

68 
ušt8_t
 
CAN_BS1
;

72 
ušt8_t
 
CAN_BS2
;

77 
FunùiÚ®S‹
 
CAN_TTCM
;

81 
FunùiÚ®S‹
 
CAN_ABOM
;

85 
FunùiÚ®S‹
 
CAN_AWUM
;

89 
FunùiÚ®S‹
 
CAN_NART
;

93 
FunùiÚ®S‹
 
CAN_RFLM
;

97 
FunùiÚ®S‹
 
CAN_TXFP
;

100 } 
	tCAN_In™Ty³Def
;

108 
ušt16_t
 
CAN_Fž‹rIdHigh
;

112 
ušt16_t
 
CAN_Fž‹rIdLow
;

116 
ušt16_t
 
CAN_Fž‹rMaskIdHigh
;

121 
ušt16_t
 
CAN_Fž‹rMaskIdLow
;

126 
ušt16_t
 
CAN_Fž‹rFIFOAssignm’t
;

129 
ušt8_t
 
CAN_Fž‹rNumb”
;

131 
ušt8_t
 
CAN_Fž‹rMode
;

134 
ušt8_t
 
CAN_Fž‹rSÿË
;

137 
FunùiÚ®S‹
 
CAN_Fž‹rAùiv©iÚ
;

139 } 
	tCAN_Fž‹rIn™Ty³Def
;

147 
ušt32_t
 
StdId
;

150 
ušt32_t
 
ExtId
;

153 
ušt8_t
 
IDE
;

157 
ušt8_t
 
RTR
;

161 
ušt8_t
 
DLC
;

165 
ušt8_t
 
D©a
[8];

167 } 
	tCªTxMsg
;

175 
ušt32_t
 
StdId
;

178 
ušt32_t
 
ExtId
;

181 
ušt8_t
 
IDE
;

185 
ušt8_t
 
RTR
;

189 
ušt8_t
 
DLC
;

192 
ušt8_t
 
D©a
[8];

195 
ušt8_t
 
FMI
;

198 } 
	tCªRxMsg
;

212 
	#CAN_In™Stus_Fažed
 ((
ušt8_t
)0x00è

	)

213 
	#CAN_In™Stus_Sucûss
 ((
ušt8_t
)0x01è

	)

223 
	#CAN_Mode_NÜm®
 ((
ušt8_t
)0x00è

	)

224 
	#CAN_Mode_LoÝBack
 ((
ušt8_t
)0x01è

	)

225 
	#CAN_Mode_Sž’t
 ((
ušt8_t
)0x02è

	)

226 
	#CAN_Mode_Sž’t_LoÝBack
 ((
ušt8_t
)0x03è

	)

228 
	#IS_CAN_MODE
(
MODE
è(((MODEè=ð
CAN_Mode_NÜm®
è|| \

	)

229 ((
MODE
è=ð
CAN_Mode_LoÝBack
)|| \

230 ((
MODE
è=ð
CAN_Mode_Sž’t
) || \

231 ((
MODE
è=ð
CAN_Mode_Sž’t_LoÝBack
))

241 
	#CAN_O³¿tšgMode_In™Ÿliz©iÚ
 ((
ušt8_t
)0x00è

	)

242 
	#CAN_O³¿tšgMode_NÜm®
 ((
ušt8_t
)0x01è

	)

243 
	#CAN_O³¿tšgMode_SË•
 ((
ušt8_t
)0x02è

	)

246 
	#IS_CAN_OPERATING_MODE
(
MODE
è(((MODEè=ð
CAN_O³¿tšgMode_In™Ÿliz©iÚ
è||\

	)

247 ((
MODE
è=ð
CAN_O³¿tšgMode_NÜm®
)|| \

248 ((
MODE
è=ð
CAN_O³¿tšgMode_SË•
))

258 
	#CAN_ModeStus_Fažed
 ((
ušt8_t
)0x00è

	)

259 
	#CAN_ModeStus_Sucûss
 ((
ušt8_t
)!
CAN_ModeStus_Fažed
è

	)

270 
	#CAN_SJW_1tq
 ((
ušt8_t
)0x00è

	)

271 
	#CAN_SJW_2tq
 ((
ušt8_t
)0x01è

	)

272 
	#CAN_SJW_3tq
 ((
ušt8_t
)0x02è

	)

273 
	#CAN_SJW_4tq
 ((
ušt8_t
)0x03è

	)

275 
	#IS_CAN_SJW
(
SJW
è(((SJWè=ð
CAN_SJW_1tq
è|| ((SJWè=ð
CAN_SJW_2tq
)|| \

	)

276 ((
SJW
è=ð
CAN_SJW_3tq
è|| ((SJWè=ð
CAN_SJW_4tq
))

285 
	#CAN_BS1_1tq
 ((
ušt8_t
)0x00è

	)

286 
	#CAN_BS1_2tq
 ((
ušt8_t
)0x01è

	)

287 
	#CAN_BS1_3tq
 ((
ušt8_t
)0x02è

	)

288 
	#CAN_BS1_4tq
 ((
ušt8_t
)0x03è

	)

289 
	#CAN_BS1_5tq
 ((
ušt8_t
)0x04è

	)

290 
	#CAN_BS1_6tq
 ((
ušt8_t
)0x05è

	)

291 
	#CAN_BS1_7tq
 ((
ušt8_t
)0x06è

	)

292 
	#CAN_BS1_8tq
 ((
ušt8_t
)0x07è

	)

293 
	#CAN_BS1_9tq
 ((
ušt8_t
)0x08è

	)

294 
	#CAN_BS1_10tq
 ((
ušt8_t
)0x09è

	)

295 
	#CAN_BS1_11tq
 ((
ušt8_t
)0x0Aè

	)

296 
	#CAN_BS1_12tq
 ((
ušt8_t
)0x0Bè

	)

297 
	#CAN_BS1_13tq
 ((
ušt8_t
)0x0Cè

	)

298 
	#CAN_BS1_14tq
 ((
ušt8_t
)0x0Dè

	)

299 
	#CAN_BS1_15tq
 ((
ušt8_t
)0x0Eè

	)

300 
	#CAN_BS1_16tq
 ((
ušt8_t
)0x0Fè

	)

302 
	#IS_CAN_BS1
(
BS1
è((BS1è<ð
CAN_BS1_16tq
)

	)

311 
	#CAN_BS2_1tq
 ((
ušt8_t
)0x00è

	)

312 
	#CAN_BS2_2tq
 ((
ušt8_t
)0x01è

	)

313 
	#CAN_BS2_3tq
 ((
ušt8_t
)0x02è

	)

314 
	#CAN_BS2_4tq
 ((
ušt8_t
)0x03è

	)

315 
	#CAN_BS2_5tq
 ((
ušt8_t
)0x04è

	)

316 
	#CAN_BS2_6tq
 ((
ušt8_t
)0x05è

	)

317 
	#CAN_BS2_7tq
 ((
ušt8_t
)0x06è

	)

318 
	#CAN_BS2_8tq
 ((
ušt8_t
)0x07è

	)

320 
	#IS_CAN_BS2
(
BS2
è((BS2è<ð
CAN_BS2_8tq
)

	)

330 
	#IS_CAN_PRESCALER
(
PRESCALER
è(((PRESCALERè>ð1è&& ((PRESCALERè<ð1024))

	)

339 #iâdeà
STM32F10X_CL


340 
	#IS_CAN_FILTER_NUMBER
(
NUMBER
è((NUMBERè<ð13)

	)

342 
	#IS_CAN_FILTER_NUMBER
(
NUMBER
è((NUMBERè<ð27)

	)

352 
	#CAN_Fž‹rMode_IdMask
 ((
ušt8_t
)0x00è

	)

353 
	#CAN_Fž‹rMode_IdLi¡
 ((
ušt8_t
)0x01è

	)

355 
	#IS_CAN_FILTER_MODE
(
MODE
è(((MODEè=ð
CAN_Fž‹rMode_IdMask
è|| \

	)

356 ((
MODE
è=ð
CAN_Fž‹rMode_IdLi¡
))

365 
	#CAN_Fž‹rSÿË_16b™
 ((
ušt8_t
)0x00è

	)

366 
	#CAN_Fž‹rSÿË_32b™
 ((
ušt8_t
)0x01è

	)

368 
	#IS_CAN_FILTER_SCALE
(
SCALE
è(((SCALEè=ð
CAN_Fž‹rSÿË_16b™
è|| \

	)

369 ((
SCALE
è=ð
CAN_Fž‹rSÿË_32b™
))

379 
	#CAN_Fž‹r_FIFO0
 ((
ušt8_t
)0x00è

	)

380 
	#CAN_Fž‹r_FIFO1
 ((
ušt8_t
)0x01è

	)

381 
	#IS_CAN_FILTER_FIFO
(
FIFO
è(((FIFOè=ð
CAN_Fž‹rFIFO0
è|| \

	)

382 ((
FIFO
è=ð
CAN_Fž‹rFIFO1
))

390 
	#IS_CAN_BANKNUMBER
(
BANKNUMBER
è(((BANKNUMBERè>ð1è&& ((BANKNUMBERè<ð27))

	)

399 
	#IS_CAN_TRANSMITMAILBOX
(
TRANSMITMAILBOX
è((TRANSMITMAILBOXè<ð((
ušt8_t
)0x02))

	)

400 
	#IS_CAN_STDID
(
STDID
è((STDIDè<ð((
ušt32_t
)0x7FF))

	)

401 
	#IS_CAN_EXTID
(
EXTID
è((EXTIDè<ð((
ušt32_t
)0x1FFFFFFF))

	)

402 
	#IS_CAN_DLC
(
DLC
è((DLCè<ð((
ušt8_t
)0x08))

	)

412 
	#CAN_Id_Snd¬d
 ((
ušt32_t
)0x00000000è

	)

413 
	#CAN_Id_Ex‹nded
 ((
ušt32_t
)0x00000004è

	)

414 
	#IS_CAN_IDTYPE
(
IDTYPE
è(((IDTYPEè=ð
CAN_Id_Snd¬d
è|| \

	)

415 ((
IDTYPE
è=ð
CAN_Id_Ex‹nded
))

424 
	#CAN_RTR_D©a
 ((
ušt32_t
)0x00000000è

	)

425 
	#CAN_RTR_RemÙe
 ((
ušt32_t
)0x00000002è

	)

426 
	#IS_CAN_RTR
(
RTR
è(((RTRè=ð
CAN_RTR_D©a
è|| ((RTRè=ð
CAN_RTR_RemÙe
))

	)

436 
	#CAN_TxStus_Fažed
 ((
ušt8_t
)0x00)

	)

437 
	#CAN_TxStus_Ok
 ((
ušt8_t
)0x01è

	)

438 
	#CAN_TxStus_P’dšg
 ((
ušt8_t
)0x02è

	)

439 
	#CAN_TxStus_NoMažBox
 ((
ušt8_t
)0x04è

	)

449 
	#CAN_FIFO0
 ((
ušt8_t
)0x00è

	)

450 
	#CAN_FIFO1
 ((
ušt8_t
)0x01è

	)

452 
	#IS_CAN_FIFO
(
FIFO
è(((FIFOè=ð
CAN_FIFO0
è|| ((FIFOè=ð
CAN_FIFO1
))

	)

462 
	#CAN_SË•_Fažed
 ((
ušt8_t
)0x00è

	)

463 
	#CAN_SË•_Ok
 ((
ušt8_t
)0x01è

	)

473 
	#CAN_WakeUp_Fažed
 ((
ušt8_t
)0x00è

	)

474 
	#CAN_WakeUp_Ok
 ((
ušt8_t
)0x01è

	)

485 
	#CAN_E¼ÜCode_NoE¼
 ((
ušt8_t
)0x00è

	)

486 
	#CAN_E¼ÜCode_StuffE¼
 ((
ušt8_t
)0x10è

	)

487 
	#CAN_E¼ÜCode_FÜmE¼
 ((
ušt8_t
)0x20è

	)

488 
	#CAN_E¼ÜCode_ACKE¼
 ((
ušt8_t
)0x30è

	)

489 
	#CAN_E¼ÜCode_B™ReûssiveE¼
 ((
ušt8_t
)0x40è

	)

490 
	#CAN_E¼ÜCode_B™DomšªtE¼
 ((
ušt8_t
)0x50è

	)

491 
	#CAN_E¼ÜCode_CRCE¼
 ((
ušt8_t
)0x60è

	)

492 
	#CAN_E¼ÜCode_Soáw¬eS‘E¼
 ((
ušt8_t
)0x70è

	)

507 
	#CAN_FLAG_RQCP0
 ((
ušt32_t
)0x38000001è

	)

508 
	#CAN_FLAG_RQCP1
 ((
ušt32_t
)0x38000100è

	)

509 
	#CAN_FLAG_RQCP2
 ((
ušt32_t
)0x38010000è

	)

512 
	#CAN_FLAG_FMP0
 ((
ušt32_t
)0x12000003è

	)

513 
	#CAN_FLAG_FF0
 ((
ušt32_t
)0x32000008è

	)

514 
	#CAN_FLAG_FOV0
 ((
ušt32_t
)0x32000010è

	)

515 
	#CAN_FLAG_FMP1
 ((
ušt32_t
)0x14000003è

	)

516 
	#CAN_FLAG_FF1
 ((
ušt32_t
)0x34000008è

	)

517 
	#CAN_FLAG_FOV1
 ((
ušt32_t
)0x34000010è

	)

520 
	#CAN_FLAG_WKU
 ((
ušt32_t
)0x31000008è

	)

521 
	#CAN_FLAG_SLAK
 ((
ušt32_t
)0x31000012è

	)

526 
	#CAN_FLAG_EWG
 ((
ušt32_t
)0x10F00001è

	)

527 
	#CAN_FLAG_EPV
 ((
ušt32_t
)0x10F00002è

	)

528 
	#CAN_FLAG_BOF
 ((
ušt32_t
)0x10F00004è

	)

529 
	#CAN_FLAG_LEC
 ((
ušt32_t
)0x30F00070è

	)

531 
	#IS_CAN_GET_FLAG
(
FLAG
è(((FLAGè=ð
CAN_FLAG_LEC
è|| ((FLAGè=ð
CAN_FLAG_BOF
è|| \

	)

532 ((
FLAG
è=ð
CAN_FLAG_EPV
è|| ((FLAGè=ð
CAN_FLAG_EWG
) || \

533 ((
FLAG
è=ð
CAN_FLAG_WKU
è|| ((FLAGè=ð
CAN_FLAG_FOV0
) || \

534 ((
FLAG
è=ð
CAN_FLAG_FF0
è|| ((FLAGè=ð
CAN_FLAG_FMP0
) || \

535 ((
FLAG
è=ð
CAN_FLAG_FOV1
è|| ((FLAGè=ð
CAN_FLAG_FF1
) || \

536 ((
FLAG
è=ð
CAN_FLAG_FMP1
è|| ((FLAGè=ð
CAN_FLAG_RQCP2
) || \

537 ((
FLAG
è=ð
CAN_FLAG_RQCP1
)|| ((FLAGè=ð
CAN_FLAG_RQCP0
) || \

538 ((
FLAG
è=ð
CAN_FLAG_SLAK
 ))

540 
	#IS_CAN_CLEAR_FLAG
(
FLAG
)(((FLAGè=ð
CAN_FLAG_LEC
è|| ((FLAGè=ð
CAN_FLAG_RQCP2
è|| \

	)

541 ((
FLAG
è=ð
CAN_FLAG_RQCP1
è|| ((FLAGè=ð
CAN_FLAG_RQCP0
) || \

542 ((
FLAG
è=ð
CAN_FLAG_FF0
è|| ((FLAGè=ð
CAN_FLAG_FOV0
) ||\

543 ((
FLAG
è=ð
CAN_FLAG_FF1
è|| ((FLAGè=ð
CAN_FLAG_FOV1
) || \

544 ((
FLAG
è=ð
CAN_FLAG_WKU
è|| ((FLAGè=ð
CAN_FLAG_SLAK
))

556 
	#CAN_IT_TME
 ((
ušt32_t
)0x00000001è

	)

559 
	#CAN_IT_FMP0
 ((
ušt32_t
)0x00000002è

	)

560 
	#CAN_IT_FF0
 ((
ušt32_t
)0x00000004è

	)

561 
	#CAN_IT_FOV0
 ((
ušt32_t
)0x00000008è

	)

562 
	#CAN_IT_FMP1
 ((
ušt32_t
)0x00000010è

	)

563 
	#CAN_IT_FF1
 ((
ušt32_t
)0x00000020è

	)

564 
	#CAN_IT_FOV1
 ((
ušt32_t
)0x00000040è

	)

567 
	#CAN_IT_WKU
 ((
ušt32_t
)0x00010000è

	)

568 
	#CAN_IT_SLK
 ((
ušt32_t
)0x00020000è

	)

571 
	#CAN_IT_EWG
 ((
ušt32_t
)0x00000100è

	)

572 
	#CAN_IT_EPV
 ((
ušt32_t
)0x00000200è

	)

573 
	#CAN_IT_BOF
 ((
ušt32_t
)0x00000400è

	)

574 
	#CAN_IT_LEC
 ((
ušt32_t
)0x00000800è

	)

575 
	#CAN_IT_ERR
 ((
ušt32_t
)0x00008000è

	)

578 
	#CAN_IT_RQCP0
 
CAN_IT_TME


	)

579 
	#CAN_IT_RQCP1
 
CAN_IT_TME


	)

580 
	#CAN_IT_RQCP2
 
CAN_IT_TME


	)

583 
	#IS_CAN_IT
(
IT
è(((ITè=ð
CAN_IT_TME
è|| ((ITè=ð
CAN_IT_FMP0
è||\

	)

584 ((
IT
è=ð
CAN_IT_FF0
è|| ((ITè=ð
CAN_IT_FOV0
) ||\

585 ((
IT
è=ð
CAN_IT_FMP1
è|| ((ITè=ð
CAN_IT_FF1
) ||\

586 ((
IT
è=ð
CAN_IT_FOV1
è|| ((ITè=ð
CAN_IT_EWG
) ||\

587 ((
IT
è=ð
CAN_IT_EPV
è|| ((ITè=ð
CAN_IT_BOF
) ||\

588 ((
IT
è=ð
CAN_IT_LEC
è|| ((ITè=ð
CAN_IT_ERR
) ||\

589 ((
IT
è=ð
CAN_IT_WKU
è|| ((ITè=ð
CAN_IT_SLK
))

591 
	#IS_CAN_CLEAR_IT
(
IT
è(((ITè=ð
CAN_IT_TME
è|| ((ITè=ð
CAN_IT_FF0
è||\

	)

592 ((
IT
è=ð
CAN_IT_FOV0
)|| ((ITè=ð
CAN_IT_FF1
) ||\

593 ((
IT
è=ð
CAN_IT_FOV1
)|| ((ITè=ð
CAN_IT_EWG
) ||\

594 ((
IT
è=ð
CAN_IT_EPV
è|| ((ITè=ð
CAN_IT_BOF
) ||\

595 ((
IT
è=ð
CAN_IT_LEC
è|| ((ITè=ð
CAN_IT_ERR
) ||\

596 ((
IT
è=ð
CAN_IT_WKU
è|| ((ITè=ð
CAN_IT_SLK
))

605 
	#CANINITFAILED
 
CAN_In™Stus_Fažed


	)

606 
	#CANINITOK
 
CAN_In™Stus_Sucûss


	)

607 
	#CAN_Fž‹rFIFO0
 
CAN_Fž‹r_FIFO0


	)

608 
	#CAN_Fž‹rFIFO1
 
CAN_Fž‹r_FIFO1


	)

609 
	#CAN_ID_STD
 
CAN_Id_Snd¬d


	)

610 
	#CAN_ID_EXT
 
CAN_Id_Ex‹nded


	)

611 
	#CAN_RTR_DATA
 
CAN_RTR_D©a


	)

612 
	#CAN_RTR_REMOTE
 
CAN_RTR_RemÙe


	)

613 
	#CANTXFAILE
 
CAN_TxStus_Fažed


	)

614 
	#CANTXOK
 
CAN_TxStus_Ok


	)

615 
	#CANTXPENDING
 
CAN_TxStus_P’dšg


	)

616 
	#CAN_NO_MB
 
CAN_TxStus_NoMažBox


	)

617 
	#CANSLEEPFAILED
 
CAN_SË•_Fažed


	)

618 
	#CANSLEEPOK
 
CAN_SË•_Ok


	)

619 
	#CANWAKEUPFAILED
 
CAN_WakeUp_Fažed


	)

620 
	#CANWAKEUPOK
 
CAN_WakeUp_Ok


	)

642 
CAN_DeIn™
(
CAN_Ty³Def
* 
CANx
);

645 
ušt8_t
 
CAN_In™
(
CAN_Ty³Def
* 
CANx
, 
CAN_In™Ty³Def
* 
CAN_In™SŒuù
);

646 
CAN_Fž‹rIn™
(
CAN_Fž‹rIn™Ty³Def
* 
CAN_Fž‹rIn™SŒuù
);

647 
CAN_SŒuùIn™
(
CAN_In™Ty³Def
* 
CAN_In™SŒuù
);

648 
CAN_SÏveS¹Bªk
(
ušt8_t
 
CAN_BªkNumb”
);

649 
CAN_DBGF»eze
(
CAN_Ty³Def
* 
CANx
, 
FunùiÚ®S‹
 
NewS‹
);

650 
CAN_TTComModeCmd
(
CAN_Ty³Def
* 
CANx
, 
FunùiÚ®S‹
 
NewS‹
);

653 
ušt8_t
 
CAN_T¿nsm™
(
CAN_Ty³Def
* 
CANx
, 
CªTxMsg
* 
TxMes§ge
);

654 
ušt8_t
 
CAN_T¿nsm™Stus
(
CAN_Ty³Def
* 
CANx
, ušt8_ˆ
T¿nsm™Mažbox
);

655 
CAN_CªûlT¿nsm™
(
CAN_Ty³Def
* 
CANx
, 
ušt8_t
 
Mažbox
);

658 
CAN_Reûive
(
CAN_Ty³Def
* 
CANx
, 
ušt8_t
 
FIFONumb”
, 
CªRxMsg
* 
RxMes§ge
);

659 
CAN_FIFOR–—£
(
CAN_Ty³Def
* 
CANx
, 
ušt8_t
 
FIFONumb”
);

660 
ušt8_t
 
CAN_Mes§geP’dšg
(
CAN_Ty³Def
* 
CANx
, ušt8_ˆ
FIFONumb”
);

664 
ušt8_t
 
CAN_O³¿tšgModeReque¡
(
CAN_Ty³Def
* 
CANx
, ušt8_ˆ
CAN_O³¿tšgMode
);

665 
ušt8_t
 
CAN_SË•
(
CAN_Ty³Def
* 
CANx
);

666 
ušt8_t
 
CAN_WakeUp
(
CAN_Ty³Def
* 
CANx
);

669 
ušt8_t
 
CAN_G‘La¡E¼ÜCode
(
CAN_Ty³Def
* 
CANx
);

670 
ušt8_t
 
CAN_G‘ReûiveE¼ÜCouÁ”
(
CAN_Ty³Def
* 
CANx
);

671 
ušt8_t
 
CAN_G‘LSBT¿nsm™E¼ÜCouÁ”
(
CAN_Ty³Def
* 
CANx
);

674 
CAN_ITCÚfig
(
CAN_Ty³Def
* 
CANx
, 
ušt32_t
 
CAN_IT
, 
FunùiÚ®S‹
 
NewS‹
);

675 
FÏgStus
 
CAN_G‘FÏgStus
(
CAN_Ty³Def
* 
CANx
, 
ušt32_t
 
CAN_FLAG
);

676 
CAN_CË¬FÏg
(
CAN_Ty³Def
* 
CANx
, 
ušt32_t
 
CAN_FLAG
);

677 
ITStus
 
CAN_G‘ITStus
(
CAN_Ty³Def
* 
CANx
, 
ušt32_t
 
CAN_IT
);

678 
CAN_CË¬ITP’dšgB™
(
CAN_Ty³Def
* 
CANx
, 
ušt32_t
 
CAN_IT
);

680 #ifdeà
__ýlu¥lus


	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_cec.c

23 
	~"¡m32f10x_ûc.h
"

24 
	~"¡m32f10x_rcc.h
"

49 
	#CEC_OFFSET
 (
CEC_BASE
 - 
PERIPH_BASE
)

	)

54 
	#CFGR_OFFSET
 (
CEC_OFFSET
 + 0x00)

	)

55 
	#PE_B™Numb”
 0x00

	)

56 
	#CFGR_PE_BB
 (
PERIPH_BB_BASE
 + (
CFGR_OFFSET
 * 32è+ (
PE_B™Numb”
 * 4))

	)

59 
	#IE_B™Numb”
 0x01

	)

60 
	#CFGR_IE_BB
 (
PERIPH_BB_BASE
 + (
CFGR_OFFSET
 * 32è+ (
IE_B™Numb”
 * 4))

	)

65 
	#CSR_OFFSET
 (
CEC_OFFSET
 + 0x10)

	)

66 
	#TSOM_B™Numb”
 0x00

	)

67 
	#CSR_TSOM_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32è+ (
TSOM_B™Numb”
 * 4))

	)

70 
	#TEOM_B™Numb”
 0x01

	)

71 
	#CSR_TEOM_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32è+ (
TEOM_B™Numb”
 * 4))

	)

73 
	#CFGR_CLEAR_Mask
 (
ušt8_t
)(0xF3è

	)

74 
	#FLAG_Mask
 ((
ušt32_t
)0x00FFFFFFè

	)

118 
	$CEC_DeIn™
()

121 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_CEC
, 
ENABLE
);

123 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_CEC
, 
DISABLE
);

124 
	}
}

135 
	$CEC_In™
(
CEC_In™Ty³Def
* 
CEC_In™SŒuù
)

137 
ušt16_t
 
tm´eg
 = 0;

140 
	`as£¹_·¿m
(
	`IS_CEC_BIT_TIMING_ERROR_MODE
(
CEC_In™SŒuù
->
CEC_B™TimšgMode
));

141 
	`as£¹_·¿m
(
	`IS_CEC_BIT_PERIOD_ERROR_MODE
(
CEC_In™SŒuù
->
CEC_B™P”iodMode
));

145 
tm´eg
 = 
CEC
->
CFGR
;

148 
tm´eg
 &ð
CFGR_CLEAR_Mask
;

151 
tm´eg
 |ð(
ušt16_t
)(
CEC_In™SŒuù
->
CEC_B™TimšgMode
 | CEC_In™SŒuù->
CEC_B™P”iodMode
);

154 
CEC
->
CFGR
 = 
tm´eg
;

156 
	}
}

164 
	$CEC_Cmd
(
FunùiÚ®S‹
 
NewS‹
)

167 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

169 *(
__IO
 
ušt32_t
 *è
CFGR_PE_BB
 = (ušt32_t)
NewS‹
;

171 if(
NewS‹
 =ð
DISABLE
)

174 (
CEC
->
CFGR
 & 
CEC_CFGR_PE
è!ð(
ušt32_t
)
RESET
)

178 
	}
}

186 
	$CEC_ITCÚfig
(
FunùiÚ®S‹
 
NewS‹
)

189 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

191 *(
__IO
 
ušt32_t
 *è
CFGR_IE_BB
 = (ušt32_t)
NewS‹
;

192 
	}
}

199 
	$CEC_OwnAdd»ssCÚfig
(
ušt8_t
 
CEC_OwnAdd»ss
)

202 
	`as£¹_·¿m
(
	`IS_CEC_ADDRESS
(
CEC_OwnAdd»ss
));

205 
CEC
->
OAR
 = 
CEC_OwnAdd»ss
;

206 
	}
}

213 
	$CEC_S‘P»sÿËr
(
ušt16_t
 
CEC_P»sÿËr
)

216 
	`as£¹_·¿m
(
	`IS_CEC_PRESCALER
(
CEC_P»sÿËr
));

219 
CEC
->
PRES
 = 
CEC_P»sÿËr
;

220 
	}
}

227 
	$CEC_S’dD©aBy‹
(
ušt8_t
 
D©a
)

230 
CEC
->
TXD
 = 
D©a
 ;

231 
	}
}

239 
ušt8_t
 
	$CEC_ReûiveD©aBy‹
()

242  (
ušt8_t
)(
CEC
->
RXD
);

243 
	}
}

250 
	$CEC_S¹OfMes§ge
()

253 *(
__IO
 
ušt32_t
 *è
CSR_TSOM_BB
 = (uint32_t)0x1;

254 
	}
}

262 
	$CEC_EndOfMes§geCmd
(
FunùiÚ®S‹
 
NewS‹
)

265 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

268 *(
__IO
 
ušt32_t
 *è
CSR_TEOM_BB
 = (ušt32_t)
NewS‹
;

269 
	}
}

291 
FÏgStus
 
	$CEC_G‘FÏgStus
(
ušt32_t
 
CEC_FLAG
)

293 
FÏgStus
 
b™¡©us
 = 
RESET
;

294 
ušt32_t
 
ûüeg
 = 0, 
ûcba£
 = 0;

297 
	`as£¹_·¿m
(
	`IS_CEC_GET_FLAG
(
CEC_FLAG
));

300 
ûcba£
 = (
ušt32_t
)(
CEC_BASE
);

303 
ûüeg
 = 
CEC_FLAG
 >> 28;

306 
CEC_FLAG
 &ð
FLAG_Mask
;

308 if(
ûüeg
 != 0)

311 
CEC_FLAG
 = (
ušt32_t
)(CEC_FLAG >> 16);

314 
ûcba£
 += 0xC;

319 
ûcba£
 += 0x10;

322 if(((*(
__IO
 
ušt32_t
 *)
ûcba£
è& 
CEC_FLAG
è!ð(ušt32_t)
RESET
)

325 
b™¡©us
 = 
SET
;

330 
b™¡©us
 = 
RESET
;

334  
b™¡©us
;

335 
	}
}

349 
	$CEC_CË¬FÏg
(
ušt32_t
 
CEC_FLAG
)

351 
ušt32_t
 
tmp
 = 0x0;

354 
	`as£¹_·¿m
(
	`IS_CEC_CLEAR_FLAG
(
CEC_FLAG
));

356 
tmp
 = 
CEC
->
CSR
 & 0x2;

359 
CEC
->
CSR
 &ð(
ušt32_t
)(((~(ušt32_t)
CEC_FLAG
è& 0xFFFFFFFCè| 
tmp
);

360 
	}
}

372 
ITStus
 
	$CEC_G‘ITStus
(
ušt8_t
 
CEC_IT
)

374 
ITStus
 
b™¡©us
 = 
RESET
;

375 
ušt32_t
 
’abË¡©us
 = 0;

378 
	`as£¹_·¿m
(
	`IS_CEC_GET_IT
(
CEC_IT
));

381 
’abË¡©us
 = (
CEC
->
CFGR
 & (
ušt8_t
)
CEC_CFGR_IE
) ;

384 ià(((
CEC
->
CSR
 & 
CEC_IT
è!ð(
ušt32_t
)
RESET
è&& 
’abË¡©us
)

387 
b™¡©us
 = 
SET
;

392 
b™¡©us
 = 
RESET
;

395  
b™¡©us
;

396 
	}
}

408 
	$CEC_CË¬ITP’dšgB™
(
ušt16_t
 
CEC_IT
)

410 
ušt32_t
 
tmp
 = 0x0;

413 
	`as£¹_·¿m
(
	`IS_CEC_GET_IT
(
CEC_IT
));

415 
tmp
 = 
CEC
->
CSR
 & 0x2;

418 
CEC
->
CSR
 &ð(
ušt32_t
)(((~(ušt32_t)
CEC_IT
è& 0xFFFFFFFCè| 
tmp
);

419 
	}
}

	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_cec.h

24 #iâdeà
__STM32F10x_CEC_H


25 
	#__STM32F10x_CEC_H


	)

27 #ifdeà
__ýlu¥lus


32 
	~"¡m32f10x.h
"

52 
ušt16_t
 
CEC_B™TimšgMode
;

54 
ušt16_t
 
CEC_B™P”iodMode
;

56 }
	tCEC_In™Ty³Def
;

69 
	#CEC_B™TimšgStdMode
 ((
ušt16_t
)0x00è

	)

70 
	#CEC_B™TimšgE¼F»eMode
 
CEC_CFGR_BTEM


	)

72 
	#IS_CEC_BIT_TIMING_ERROR_MODE
(
MODE
è(((MODEè=ð
CEC_B™TimšgStdMode
è|| \

	)

73 ((
MODE
è=ð
CEC_B™TimšgE¼F»eMode
))

81 
	#CEC_B™P”iodStdMode
 ((
ušt16_t
)0x00è

	)

82 
	#CEC_B™P”iodFËxibËMode
 
CEC_CFGR_BPEM


	)

84 
	#IS_CEC_BIT_PERIOD_ERROR_MODE
(
MODE
è(((MODEè=ð
CEC_B™P”iodStdMode
è|| \

	)

85 ((
MODE
è=ð
CEC_B™P”iodFËxibËMode
))

94 
	#CEC_IT_TERR
 
CEC_CSR_TERR


	)

95 
	#CEC_IT_TBTRF
 
CEC_CSR_TBTRF


	)

96 
	#CEC_IT_RERR
 
CEC_CSR_RERR


	)

97 
	#CEC_IT_RBTF
 
CEC_CSR_RBTF


	)

98 
	#IS_CEC_GET_IT
(
IT
è(((ITè=ð
CEC_IT_TERR
è|| ((ITè=ð
CEC_IT_TBTRF
è|| \

	)

99 ((
IT
è=ð
CEC_IT_RERR
è|| ((ITè=ð
CEC_IT_RBTF
))

108 
	#IS_CEC_ADDRESS
(
ADDRESS
è((ADDRESSè< 0x10)

	)

116 
	#IS_CEC_PRESCALER
(
PRESCALER
è((PRESCALERè<ð0x3FFF)

	)

129 
	#CEC_FLAG_BTE
 ((
ušt32_t
)0x10010000)

	)

130 
	#CEC_FLAG_BPE
 ((
ušt32_t
)0x10020000)

	)

131 
	#CEC_FLAG_RBTFE
 ((
ušt32_t
)0x10040000)

	)

132 
	#CEC_FLAG_SBE
 ((
ušt32_t
)0x10080000)

	)

133 
	#CEC_FLAG_ACKE
 ((
ušt32_t
)0x10100000)

	)

134 
	#CEC_FLAG_LINE
 ((
ušt32_t
)0x10200000)

	)

135 
	#CEC_FLAG_TBTFE
 ((
ušt32_t
)0x10400000)

	)

140 
	#CEC_FLAG_TEOM
 ((
ušt32_t
)0x00000002)

	)

141 
	#CEC_FLAG_TERR
 ((
ušt32_t
)0x00000004)

	)

142 
	#CEC_FLAG_TBTRF
 ((
ušt32_t
)0x00000008)

	)

143 
	#CEC_FLAG_RSOM
 ((
ušt32_t
)0x00000010)

	)

144 
	#CEC_FLAG_REOM
 ((
ušt32_t
)0x00000020)

	)

145 
	#CEC_FLAG_RERR
 ((
ušt32_t
)0x00000040)

	)

146 
	#CEC_FLAG_RBTF
 ((
ušt32_t
)0x00000080)

	)

148 
	#IS_CEC_CLEAR_FLAG
(
FLAG
è((((FLAGè& (
ušt32_t
)0xFFFFFF03è=ð0x00è&& ((FLAGè!ð0x00))

	)

150 
	#IS_CEC_GET_FLAG
(
FLAG
è(((FLAGè=ð
CEC_FLAG_BTE
è|| ((FLAGè=ð
CEC_FLAG_BPE
è|| \

	)

151 ((
FLAG
è=ð
CEC_FLAG_RBTFE
è|| ((FLAG)=ð
CEC_FLAG_SBE
) || \

152 ((
FLAG
è=ð
CEC_FLAG_ACKE
è|| ((FLAGè=ð
CEC_FLAG_LINE
) || \

153 ((
FLAG
è=ð
CEC_FLAG_TBTFE
è|| ((FLAGè=ð
CEC_FLAG_TEOM
) || \

154 ((
FLAG
è=ð
CEC_FLAG_TERR
è|| ((FLAGè=ð
CEC_FLAG_TBTRF
) || \

155 ((
FLAG
è=ð
CEC_FLAG_RSOM
è|| ((FLAGè=ð
CEC_FLAG_REOM
) || \

156 ((
FLAG
è=ð
CEC_FLAG_RERR
è|| ((FLAGè=ð
CEC_FLAG_RBTF
))

177 
CEC_DeIn™
();

178 
CEC_In™
(
CEC_In™Ty³Def
* 
CEC_In™SŒuù
);

179 
CEC_Cmd
(
FunùiÚ®S‹
 
NewS‹
);

180 
CEC_ITCÚfig
(
FunùiÚ®S‹
 
NewS‹
);

181 
CEC_OwnAdd»ssCÚfig
(
ušt8_t
 
CEC_OwnAdd»ss
);

182 
CEC_S‘P»sÿËr
(
ušt16_t
 
CEC_P»sÿËr
);

183 
CEC_S’dD©aBy‹
(
ušt8_t
 
D©a
);

184 
ušt8_t
 
CEC_ReûiveD©aBy‹
();

185 
CEC_S¹OfMes§ge
();

186 
CEC_EndOfMes§geCmd
(
FunùiÚ®S‹
 
NewS‹
);

187 
FÏgStus
 
CEC_G‘FÏgStus
(
ušt32_t
 
CEC_FLAG
);

188 
CEC_CË¬FÏg
(
ušt32_t
 
CEC_FLAG
);

189 
ITStus
 
CEC_G‘ITStus
(
ušt8_t
 
CEC_IT
);

190 
CEC_CË¬ITP’dšgB™
(
ušt16_t
 
CEC_IT
);

192 #ifdeà
__ýlu¥lus


	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_crc.c

23 
	~"¡m32f10x_üc.h
"

83 
	$CRC_Re£tDR
()

86 
CRC
->
CR
 = 
CRC_CR_RESET
;

87 
	}
}

94 
ušt32_t
 
	$CRC_C®cCRC
(
ušt32_t
 
D©a
)

96 
CRC
->
DR
 = 
D©a
;

98  (
CRC
->
DR
);

99 
	}
}

107 
ušt32_t
 
	$CRC_C®cBlockCRC
(
ušt32_t
 
pBufãr
[], ušt32_ˆ
BufãrL’gth
)

109 
ušt32_t
 
šdex
 = 0;

111 
šdex
 = 0; index < 
BufãrL’gth
; index++)

113 
CRC
->
DR
 = 
pBufãr
[
šdex
];

115  (
CRC
->
DR
);

116 
	}
}

123 
ušt32_t
 
	$CRC_G‘CRC
()

125  (
CRC
->
DR
);

126 
	}
}

133 
	$CRC_S‘IDRegi¡”
(
ušt8_t
 
IDV®ue
)

135 
CRC
->
IDR
 = 
IDV®ue
;

136 
	}
}

143 
ušt8_t
 
	$CRC_G‘IDRegi¡”
()

145  (
CRC
->
IDR
);

146 
	}
}

	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_crc.h

24 #iâdeà
__STM32F10x_CRC_H


25 
	#__STM32F10x_CRC_H


	)

27 #ifdeà
__ýlu¥lus


32 
	~"¡m32f10x.h
"

70 
CRC_Re£tDR
();

71 
ušt32_t
 
CRC_C®cCRC
(ušt32_ˆ
D©a
);

72 
ušt32_t
 
CRC_C®cBlockCRC
(ušt32_ˆ
pBufãr
[], ušt32_ˆ
BufãrL’gth
);

73 
ušt32_t
 
CRC_G‘CRC
();

74 
CRC_S‘IDRegi¡”
(
ušt8_t
 
IDV®ue
);

75 
ušt8_t
 
CRC_G‘IDRegi¡”
();

77 #ifdeà
__ýlu¥lus


	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_dac.c

23 
	~"¡m32f10x_dac.h
"

24 
	~"¡m32f10x_rcc.h
"

48 
	#CR_CLEAR_MASK
 ((
ušt32_t
)0x00000FFE)

	)

51 
	#DUAL_SWTRIG_SET
 ((
ušt32_t
)0x00000003)

	)

52 
	#DUAL_SWTRIG_RESET
 ((
ušt32_t
)0xFFFFFFFC)

	)

55 
	#DHR12R1_OFFSET
 ((
ušt32_t
)0x00000008)

	)

56 
	#DHR12R2_OFFSET
 ((
ušt32_t
)0x00000014)

	)

57 
	#DHR12RD_OFFSET
 ((
ušt32_t
)0x00000020)

	)

60 
	#DOR_OFFSET
 ((
ušt32_t
)0x0000002C)

	)

98 
	$DAC_DeIn™
()

101 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_DAC
, 
ENABLE
);

103 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_DAC
, 
DISABLE
);

104 
	}
}

117 
	$DAC_In™
(
ušt32_t
 
DAC_ChªÃl
, 
DAC_In™Ty³Def
* 
DAC_In™SŒuù
)

119 
ušt32_t
 
tm´eg1
 = 0, 
tm´eg2
 = 0;

121 
	`as£¹_·¿m
(
	`IS_DAC_TRIGGER
(
DAC_In™SŒuù
->
DAC_Trigg”
));

122 
	`as£¹_·¿m
(
	`IS_DAC_GENERATE_WAVE
(
DAC_In™SŒuù
->
DAC_WaveG’”©iÚ
));

123 
	`as£¹_·¿m
(
	`IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE
(
DAC_In™SŒuù
->
DAC_LFSRUnmask_TrŸngËAm¶™ude
));

124 
	`as£¹_·¿m
(
	`IS_DAC_OUTPUT_BUFFER_STATE
(
DAC_In™SŒuù
->
DAC_OuutBufãr
));

127 
tm´eg1
 = 
DAC
->
CR
;

129 
tm´eg1
 &ð~(
CR_CLEAR_MASK
 << 
DAC_ChªÃl
);

136 
tm´eg2
 = (
DAC_In™SŒuù
->
DAC_Trigg”
 | DAC_In™SŒuù->
DAC_WaveG’”©iÚ
 |

137 
DAC_In™SŒuù
->
DAC_LFSRUnmask_TrŸngËAm¶™ude
 | DAC_In™SŒuù->
DAC_OuutBufãr
);

139 
tm´eg1
 |ð
tm´eg2
 << 
DAC_ChªÃl
;

141 
DAC
->
CR
 = 
tm´eg1
;

142 
	}
}

150 
	$DAC_SŒuùIn™
(
DAC_In™Ty³Def
* 
DAC_In™SŒuù
)

154 
DAC_In™SŒuù
->
DAC_Trigg”
 = 
DAC_Trigg”_NÚe
;

156 
DAC_In™SŒuù
->
DAC_WaveG’”©iÚ
 = 
DAC_WaveG’”©iÚ_NÚe
;

158 
DAC_In™SŒuù
->
DAC_LFSRUnmask_TrŸngËAm¶™ude
 = 
DAC_LFSRUnmask_B™0
;

160 
DAC_In™SŒuù
->
DAC_OuutBufãr
 = 
DAC_OuutBufãr_EÇbË
;

161 
	}
}

173 
	$DAC_Cmd
(
ušt32_t
 
DAC_ChªÃl
, 
FunùiÚ®S‹
 
NewS‹
)

176 
	`as£¹_·¿m
(
	`IS_DAC_CHANNEL
(
DAC_ChªÃl
));

177 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

178 ià(
NewS‹
 !ð
DISABLE
)

181 
DAC
->
CR
 |ð(
DAC_CR_EN1
 << 
DAC_ChªÃl
);

186 
DAC
->
CR
 &ð~(
DAC_CR_EN1
 << 
DAC_ChªÃl
);

188 
	}
}

189 #ià
defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
)

203 
	$DAC_ITCÚfig
(
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
DAC_IT
, 
FunùiÚ®S‹
 
NewS‹
)

206 
	`as£¹_·¿m
(
	`IS_DAC_CHANNEL
(
DAC_ChªÃl
));

207 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

208 
	`as£¹_·¿m
(
	`IS_DAC_IT
(
DAC_IT
));

210 ià(
NewS‹
 !ð
DISABLE
)

213 
DAC
->
CR
 |ð(
DAC_IT
 << 
DAC_ChªÃl
);

218 
DAC
->
CR
 &ð(~(
ušt32_t
)(
DAC_IT
 << 
DAC_ChªÃl
));

220 
	}
}

233 
	$DAC_DMACmd
(
ušt32_t
 
DAC_ChªÃl
, 
FunùiÚ®S‹
 
NewS‹
)

236 
	`as£¹_·¿m
(
	`IS_DAC_CHANNEL
(
DAC_ChªÃl
));

237 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

238 ià(
NewS‹
 !ð
DISABLE
)

241 
DAC
->
CR
 |ð(
DAC_CR_DMAEN1
 << 
DAC_ChªÃl
);

246 
DAC
->
CR
 &ð~(
DAC_CR_DMAEN1
 << 
DAC_ChªÃl
);

248 
	}
}

260 
	$DAC_Soáw¬eTrigg”Cmd
(
ušt32_t
 
DAC_ChªÃl
, 
FunùiÚ®S‹
 
NewS‹
)

263 
	`as£¹_·¿m
(
	`IS_DAC_CHANNEL
(
DAC_ChªÃl
));

264 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

265 ià(
NewS‹
 !ð
DISABLE
)

268 
DAC
->
SWTRIGR
 |ð(
ušt32_t
)
DAC_SWTRIGR_SWTRIG1
 << (
DAC_ChªÃl
 >> 4);

273 
DAC
->
SWTRIGR
 &ð~((
ušt32_t
)
DAC_SWTRIGR_SWTRIG1
 << (
DAC_ChªÃl
 >> 4));

275 
	}
}

284 
	$DAC_Du®Soáw¬eTrigg”Cmd
(
FunùiÚ®S‹
 
NewS‹
)

287 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

288 ià(
NewS‹
 !ð
DISABLE
)

291 
DAC
->
SWTRIGR
 |ð
DUAL_SWTRIG_SET
 ;

296 
DAC
->
SWTRIGR
 &ð
DUAL_SWTRIG_RESET
;

298 
	}
}

314 
	$DAC_WaveG’”©iÚCmd
(
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
DAC_Wave
, 
FunùiÚ®S‹
 
NewS‹
)

317 
	`as£¹_·¿m
(
	`IS_DAC_CHANNEL
(
DAC_ChªÃl
));

318 
	`as£¹_·¿m
(
	`IS_DAC_WAVE
(
DAC_Wave
));

319 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

320 ià(
NewS‹
 !ð
DISABLE
)

323 
DAC
->
CR
 |ð
DAC_Wave
 << 
DAC_ChªÃl
;

328 
DAC
->
CR
 &ð~(
DAC_Wave
 << 
DAC_ChªÃl
);

330 
	}
}

342 
	$DAC_S‘ChªÃl1D©a
(
ušt32_t
 
DAC_Align
, 
ušt16_t
 
D©a
)

344 
__IO
 
ušt32_t
 
tmp
 = 0;

347 
	`as£¹_·¿m
(
	`IS_DAC_ALIGN
(
DAC_Align
));

348 
	`as£¹_·¿m
(
	`IS_DAC_DATA
(
D©a
));

350 
tmp
 = (
ušt32_t
)
DAC_BASE
;

351 
tmp
 +ð
DHR12R1_OFFSET
 + 
DAC_Align
;

354 *(
__IO
 
ušt32_t
 *è
tmp
 = 
D©a
;

355 
	}
}

367 
	$DAC_S‘ChªÃl2D©a
(
ušt32_t
 
DAC_Align
, 
ušt16_t
 
D©a
)

369 
__IO
 
ušt32_t
 
tmp
 = 0;

372 
	`as£¹_·¿m
(
	`IS_DAC_ALIGN
(
DAC_Align
));

373 
	`as£¹_·¿m
(
	`IS_DAC_DATA
(
D©a
));

375 
tmp
 = (
ušt32_t
)
DAC_BASE
;

376 
tmp
 +ð
DHR12R2_OFFSET
 + 
DAC_Align
;

379 *(
__IO
 
ušt32_t
 *)
tmp
 = 
D©a
;

380 
	}
}

396 
	$DAC_S‘Du®ChªÃlD©a
(
ušt32_t
 
DAC_Align
, 
ušt16_t
 
D©a2
, ušt16_ˆ
D©a1
)

398 
ušt32_t
 
d©a
 = 0, 
tmp
 = 0;

401 
	`as£¹_·¿m
(
	`IS_DAC_ALIGN
(
DAC_Align
));

402 
	`as£¹_·¿m
(
	`IS_DAC_DATA
(
D©a1
));

403 
	`as£¹_·¿m
(
	`IS_DAC_DATA
(
D©a2
));

406 ià(
DAC_Align
 =ð
DAC_Align_8b_R
)

408 
d©a
 = ((
ušt32_t
)
D©a2
 << 8è| 
D©a1
;

412 
d©a
 = ((
ušt32_t
)
D©a2
 << 16è| 
D©a1
;

415 
tmp
 = (
ušt32_t
)
DAC_BASE
;

416 
tmp
 +ð
DHR12RD_OFFSET
 + 
DAC_Align
;

419 *(
__IO
 
ušt32_t
 *)
tmp
 = 
d©a
;

420 
	}
}

430 
ušt16_t
 
	$DAC_G‘D©aOuutV®ue
(
ušt32_t
 
DAC_ChªÃl
)

432 
__IO
 
ušt32_t
 
tmp
 = 0;

435 
	`as£¹_·¿m
(
	`IS_DAC_CHANNEL
(
DAC_ChªÃl
));

437 
tmp
 = (
ušt32_t
è
DAC_BASE
 ;

438 
tmp
 +ð
DOR_OFFSET
 + ((
ušt32_t
)
DAC_ChªÃl
 >> 2);

441  (
ušt16_t
è(*(
__IO
 
ušt32_t
*è
tmp
);

442 
	}
}

444 #ià
defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
)

456 
FÏgStus
 
	$DAC_G‘FÏgStus
(
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
DAC_FLAG
)

458 
FÏgStus
 
b™¡©us
 = 
RESET
;

460 
	`as£¹_·¿m
(
	`IS_DAC_CHANNEL
(
DAC_ChªÃl
));

461 
	`as£¹_·¿m
(
	`IS_DAC_FLAG
(
DAC_FLAG
));

464 ià((
DAC
->
SR
 & (
DAC_FLAG
 << 
DAC_ChªÃl
)è!ð(
ušt8_t
)
RESET
)

467 
b™¡©us
 = 
SET
;

472 
b™¡©us
 = 
RESET
;

475  
b™¡©us
;

476 
	}
}

489 
	$DAC_CË¬FÏg
(
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
DAC_FLAG
)

492 
	`as£¹_·¿m
(
	`IS_DAC_CHANNEL
(
DAC_ChªÃl
));

493 
	`as£¹_·¿m
(
	`IS_DAC_FLAG
(
DAC_FLAG
));

496 
DAC
->
SR
 = (
DAC_FLAG
 << 
DAC_ChªÃl
);

497 
	}
}

510 
ITStus
 
	$DAC_G‘ITStus
(
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
DAC_IT
)

512 
ITStus
 
b™¡©us
 = 
RESET
;

513 
ušt32_t
 
’abË¡©us
 = 0;

516 
	`as£¹_·¿m
(
	`IS_DAC_CHANNEL
(
DAC_ChªÃl
));

517 
	`as£¹_·¿m
(
	`IS_DAC_IT
(
DAC_IT
));

520 
’abË¡©us
 = (
DAC
->
CR
 & (
DAC_IT
 << 
DAC_ChªÃl
)) ;

523 ià(((
DAC
->
SR
 & (
DAC_IT
 << 
DAC_ChªÃl
)è!ð(
ušt32_t
)
RESET
è&& 
’abË¡©us
)

526 
b™¡©us
 = 
SET
;

531 
b™¡©us
 = 
RESET
;

534  
b™¡©us
;

535 
	}
}

548 
	$DAC_CË¬ITP’dšgB™
(
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
DAC_IT
)

551 
	`as£¹_·¿m
(
	`IS_DAC_CHANNEL
(
DAC_ChªÃl
));

552 
	`as£¹_·¿m
(
	`IS_DAC_IT
(
DAC_IT
));

555 
DAC
->
SR
 = (
DAC_IT
 << 
DAC_ChªÃl
);

556 
	}
}

	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_dac.h

24 #iâdeà
__STM32F10x_DAC_H


25 
	#__STM32F10x_DAC_H


	)

27 #ifdeà
__ýlu¥lus


32 
	~"¡m32f10x.h
"

52 
ušt32_t
 
DAC_Trigg”
;

55 
ušt32_t
 
DAC_WaveG’”©iÚ
;

59 
ušt32_t
 
DAC_LFSRUnmask_TrŸngËAm¶™ude
;

63 
ušt32_t
 
DAC_OuutBufãr
;

65 }
	tDAC_In™Ty³Def
;

79 
	#DAC_Trigg”_NÚe
 ((
ušt32_t
)0x00000000è

	)

81 
	#DAC_Trigg”_T6_TRGO
 ((
ušt32_t
)0x00000004è

	)

82 
	#DAC_Trigg”_T8_TRGO
 ((
ušt32_t
)0x0000000Cè

	)

84 
	#DAC_Trigg”_T3_TRGO
 ((
ušt32_t
)0x0000000Cè

	)

86 
	#DAC_Trigg”_T7_TRGO
 ((
ušt32_t
)0x00000014è

	)

87 
	#DAC_Trigg”_T5_TRGO
 ((
ušt32_t
)0x0000001Cè

	)

88 
	#DAC_Trigg”_T15_TRGO
 ((
ušt32_t
)0x0000001Cè

	)

90 
	#DAC_Trigg”_T2_TRGO
 ((
ušt32_t
)0x00000024è

	)

91 
	#DAC_Trigg”_T4_TRGO
 ((
ušt32_t
)0x0000002Cè

	)

92 
	#DAC_Trigg”_Ext_IT9
 ((
ušt32_t
)0x00000034è

	)

93 
	#DAC_Trigg”_Soáw¬e
 ((
ušt32_t
)0x0000003Cè

	)

95 
	#IS_DAC_TRIGGER
(
TRIGGER
è(((TRIGGERè=ð
DAC_Trigg”_NÚe
è|| \

	)

96 ((
TRIGGER
è=ð
DAC_Trigg”_T6_TRGO
) || \

97 ((
TRIGGER
è=ð
DAC_Trigg”_T8_TRGO
) || \

98 ((
TRIGGER
è=ð
DAC_Trigg”_T7_TRGO
) || \

99 ((
TRIGGER
è=ð
DAC_Trigg”_T5_TRGO
) || \

100 ((
TRIGGER
è=ð
DAC_Trigg”_T2_TRGO
) || \

101 ((
TRIGGER
è=ð
DAC_Trigg”_T4_TRGO
) || \

102 ((
TRIGGER
è=ð
DAC_Trigg”_Ext_IT9
) || \

103 ((
TRIGGER
è=ð
DAC_Trigg”_Soáw¬e
))

113 
	#DAC_WaveG’”©iÚ_NÚe
 ((
ušt32_t
)0x00000000)

	)

114 
	#DAC_WaveG’”©iÚ_Noi£
 ((
ušt32_t
)0x00000040)

	)

115 
	#DAC_WaveG’”©iÚ_TrŸngË
 ((
ušt32_t
)0x00000080)

	)

116 
	#IS_DAC_GENERATE_WAVE
(
WAVE
è(((WAVEè=ð
DAC_WaveG’”©iÚ_NÚe
è|| \

	)

117 ((
WAVE
è=ð
DAC_WaveG’”©iÚ_Noi£
) || \

118 ((
WAVE
è=ð
DAC_WaveG’”©iÚ_TrŸngË
))

127 
	#DAC_LFSRUnmask_B™0
 ((
ušt32_t
)0x00000000è

	)

128 
	#DAC_LFSRUnmask_B™s1_0
 ((
ušt32_t
)0x00000100è

	)

129 
	#DAC_LFSRUnmask_B™s2_0
 ((
ušt32_t
)0x00000200è

	)

130 
	#DAC_LFSRUnmask_B™s3_0
 ((
ušt32_t
)0x00000300è

	)

131 
	#DAC_LFSRUnmask_B™s4_0
 ((
ušt32_t
)0x00000400è

	)

132 
	#DAC_LFSRUnmask_B™s5_0
 ((
ušt32_t
)0x00000500è

	)

133 
	#DAC_LFSRUnmask_B™s6_0
 ((
ušt32_t
)0x00000600è

	)

134 
	#DAC_LFSRUnmask_B™s7_0
 ((
ušt32_t
)0x00000700è

	)

135 
	#DAC_LFSRUnmask_B™s8_0
 ((
ušt32_t
)0x00000800è

	)

136 
	#DAC_LFSRUnmask_B™s9_0
 ((
ušt32_t
)0x00000900è

	)

137 
	#DAC_LFSRUnmask_B™s10_0
 ((
ušt32_t
)0x00000A00è

	)

138 
	#DAC_LFSRUnmask_B™s11_0
 ((
ušt32_t
)0x00000B00è

	)

139 
	#DAC_TrŸngËAm¶™ude_1
 ((
ušt32_t
)0x00000000è

	)

140 
	#DAC_TrŸngËAm¶™ude_3
 ((
ušt32_t
)0x00000100è

	)

141 
	#DAC_TrŸngËAm¶™ude_7
 ((
ušt32_t
)0x00000200è

	)

142 
	#DAC_TrŸngËAm¶™ude_15
 ((
ušt32_t
)0x00000300è

	)

143 
	#DAC_TrŸngËAm¶™ude_31
 ((
ušt32_t
)0x00000400è

	)

144 
	#DAC_TrŸngËAm¶™ude_63
 ((
ušt32_t
)0x00000500è

	)

145 
	#DAC_TrŸngËAm¶™ude_127
 ((
ušt32_t
)0x00000600è

	)

146 
	#DAC_TrŸngËAm¶™ude_255
 ((
ušt32_t
)0x00000700è

	)

147 
	#DAC_TrŸngËAm¶™ude_511
 ((
ušt32_t
)0x00000800è

	)

148 
	#DAC_TrŸngËAm¶™ude_1023
 ((
ušt32_t
)0x00000900è

	)

149 
	#DAC_TrŸngËAm¶™ude_2047
 ((
ušt32_t
)0x00000A00è

	)

150 
	#DAC_TrŸngËAm¶™ude_4095
 ((
ušt32_t
)0x00000B00è

	)

152 
	#IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE
(
VALUE
è(((VALUEè=ð
DAC_LFSRUnmask_B™0
è|| \

	)

153 ((
VALUE
è=ð
DAC_LFSRUnmask_B™s1_0
) || \

154 ((
VALUE
è=ð
DAC_LFSRUnmask_B™s2_0
) || \

155 ((
VALUE
è=ð
DAC_LFSRUnmask_B™s3_0
) || \

156 ((
VALUE
è=ð
DAC_LFSRUnmask_B™s4_0
) || \

157 ((
VALUE
è=ð
DAC_LFSRUnmask_B™s5_0
) || \

158 ((
VALUE
è=ð
DAC_LFSRUnmask_B™s6_0
) || \

159 ((
VALUE
è=ð
DAC_LFSRUnmask_B™s7_0
) || \

160 ((
VALUE
è=ð
DAC_LFSRUnmask_B™s8_0
) || \

161 ((
VALUE
è=ð
DAC_LFSRUnmask_B™s9_0
) || \

162 ((
VALUE
è=ð
DAC_LFSRUnmask_B™s10_0
) || \

163 ((
VALUE
è=ð
DAC_LFSRUnmask_B™s11_0
) || \

164 ((
VALUE
è=ð
DAC_TrŸngËAm¶™ude_1
) || \

165 ((
VALUE
è=ð
DAC_TrŸngËAm¶™ude_3
) || \

166 ((
VALUE
è=ð
DAC_TrŸngËAm¶™ude_7
) || \

167 ((
VALUE
è=ð
DAC_TrŸngËAm¶™ude_15
) || \

168 ((
VALUE
è=ð
DAC_TrŸngËAm¶™ude_31
) || \

169 ((
VALUE
è=ð
DAC_TrŸngËAm¶™ude_63
) || \

170 ((
VALUE
è=ð
DAC_TrŸngËAm¶™ude_127
) || \

171 ((
VALUE
è=ð
DAC_TrŸngËAm¶™ude_255
) || \

172 ((
VALUE
è=ð
DAC_TrŸngËAm¶™ude_511
) || \

173 ((
VALUE
è=ð
DAC_TrŸngËAm¶™ude_1023
) || \

174 ((
VALUE
è=ð
DAC_TrŸngËAm¶™ude_2047
) || \

175 ((
VALUE
è=ð
DAC_TrŸngËAm¶™ude_4095
))

184 
	#DAC_OuutBufãr_EÇbË
 ((
ušt32_t
)0x00000000)

	)

185 
	#DAC_OuutBufãr_Di§bË
 ((
ušt32_t
)0x00000002)

	)

186 
	#IS_DAC_OUTPUT_BUFFER_STATE
(
STATE
è(((STATEè=ð
DAC_OuutBufãr_EÇbË
è|| \

	)

187 ((
STATE
è=ð
DAC_OuutBufãr_Di§bË
))

196 
	#DAC_ChªÃl_1
 ((
ušt32_t
)0x00000000)

	)

197 
	#DAC_ChªÃl_2
 ((
ušt32_t
)0x00000010)

	)

198 
	#IS_DAC_CHANNEL
(
CHANNEL
è(((CHANNELè=ð
DAC_ChªÃl_1
è|| \

	)

199 ((
CHANNEL
è=ð
DAC_ChªÃl_2
))

208 
	#DAC_Align_12b_R
 ((
ušt32_t
)0x00000000)

	)

209 
	#DAC_Align_12b_L
 ((
ušt32_t
)0x00000004)

	)

210 
	#DAC_Align_8b_R
 ((
ušt32_t
)0x00000008)

	)

211 
	#IS_DAC_ALIGN
(
ALIGN
è(((ALIGNè=ð
DAC_Align_12b_R
è|| \

	)

212 ((
ALIGN
è=ð
DAC_Align_12b_L
) || \

213 ((
ALIGN
è=ð
DAC_Align_8b_R
))

222 
	#DAC_Wave_Noi£
 ((
ušt32_t
)0x00000040)

	)

223 
	#DAC_Wave_TrŸngË
 ((
ušt32_t
)0x00000080)

	)

224 
	#IS_DAC_WAVE
(
WAVE
è(((WAVEè=ð
DAC_Wave_Noi£
è|| \

	)

225 ((
WAVE
è=ð
DAC_Wave_TrŸngË
))

234 
	#IS_DAC_DATA
(
DATA
è((DATAè<ð0xFFF0)

	)

238 #ià
defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
)

243 
	#DAC_IT_DMAUDR
 ((
ušt32_t
)0x00002000)

	)

244 
	#IS_DAC_IT
(
IT
è(((ITè=ð
DAC_IT_DMAUDR
))

	)

254 
	#DAC_FLAG_DMAUDR
 ((
ušt32_t
)0x00002000)

	)

255 
	#IS_DAC_FLAG
(
FLAG
è(((FLAGè=ð
DAC_FLAG_DMAUDR
))

	)

278 
DAC_DeIn™
();

279 
DAC_In™
(
ušt32_t
 
DAC_ChªÃl
, 
DAC_In™Ty³Def
* 
DAC_In™SŒuù
);

280 
DAC_SŒuùIn™
(
DAC_In™Ty³Def
* 
DAC_In™SŒuù
);

281 
DAC_Cmd
(
ušt32_t
 
DAC_ChªÃl
, 
FunùiÚ®S‹
 
NewS‹
);

282 #ià
defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
)

283 
DAC_ITCÚfig
(
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
DAC_IT
, 
FunùiÚ®S‹
 
NewS‹
);

285 
DAC_DMACmd
(
ušt32_t
 
DAC_ChªÃl
, 
FunùiÚ®S‹
 
NewS‹
);

286 
DAC_Soáw¬eTrigg”Cmd
(
ušt32_t
 
DAC_ChªÃl
, 
FunùiÚ®S‹
 
NewS‹
);

287 
DAC_Du®Soáw¬eTrigg”Cmd
(
FunùiÚ®S‹
 
NewS‹
);

288 
DAC_WaveG’”©iÚCmd
(
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
DAC_Wave
, 
FunùiÚ®S‹
 
NewS‹
);

289 
DAC_S‘ChªÃl1D©a
(
ušt32_t
 
DAC_Align
, 
ušt16_t
 
D©a
);

290 
DAC_S‘ChªÃl2D©a
(
ušt32_t
 
DAC_Align
, 
ušt16_t
 
D©a
);

291 
DAC_S‘Du®ChªÃlD©a
(
ušt32_t
 
DAC_Align
, 
ušt16_t
 
D©a2
, ušt16_ˆ
D©a1
);

292 
ušt16_t
 
DAC_G‘D©aOuutV®ue
(
ušt32_t
 
DAC_ChªÃl
);

293 #ià
defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
)

294 
FÏgStus
 
DAC_G‘FÏgStus
(
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
DAC_FLAG
);

295 
DAC_CË¬FÏg
(
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
DAC_FLAG
);

296 
ITStus
 
DAC_G‘ITStus
(
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
DAC_IT
);

297 
DAC_CË¬ITP’dšgB™
(
ušt32_t
 
DAC_ChªÃl
, ušt32_ˆ
DAC_IT
);

300 #ifdeà
__ýlu¥lus


	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_dbgmcu.c

23 
	~"¡m32f10x_dbgmcu.h
"

46 
	#IDCODE_DEVID_MASK
 ((
ušt32_t
)0x00000FFF)

	)

84 
ušt32_t
 
	$DBGMCU_G‘REVID
()

86 (
DBGMCU
->
IDCODE
 >> 16);

87 
	}
}

94 
ušt32_t
 
	$DBGMCU_G‘DEVID
()

96 (
DBGMCU
->
IDCODE
 & 
IDCODE_DEVID_MASK
);

97 
	}
}

134 
	$DBGMCU_CÚfig
(
ušt32_t
 
DBGMCU_P”h
, 
FunùiÚ®S‹
 
NewS‹
)

137 
	`as£¹_·¿m
(
	`IS_DBGMCU_PERIPH
(
DBGMCU_P”h
));

138 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

140 ià(
NewS‹
 !ð
DISABLE
)

142 
DBGMCU
->
CR
 |ð
DBGMCU_P”h
;

146 
DBGMCU
->
CR
 &ð~
DBGMCU_P”h
;

148 
	}
}

	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_dbgmcu.h

24 #iâdeà
__STM32F10x_DBGMCU_H


25 
	#__STM32F10x_DBGMCU_H


	)

27 #ifdeà
__ýlu¥lus


32 
	~"¡m32f10x.h
"

54 
	#DBGMCU_SLEEP
 ((
ušt32_t
)0x00000001)

	)

55 
	#DBGMCU_STOP
 ((
ušt32_t
)0x00000002)

	)

56 
	#DBGMCU_STANDBY
 ((
ušt32_t
)0x00000004)

	)

57 
	#DBGMCU_IWDG_STOP
 ((
ušt32_t
)0x00000100)

	)

58 
	#DBGMCU_WWDG_STOP
 ((
ušt32_t
)0x00000200)

	)

59 
	#DBGMCU_TIM1_STOP
 ((
ušt32_t
)0x00000400)

	)

60 
	#DBGMCU_TIM2_STOP
 ((
ušt32_t
)0x00000800)

	)

61 
	#DBGMCU_TIM3_STOP
 ((
ušt32_t
)0x00001000)

	)

62 
	#DBGMCU_TIM4_STOP
 ((
ušt32_t
)0x00002000)

	)

63 
	#DBGMCU_CAN1_STOP
 ((
ušt32_t
)0x00004000)

	)

64 
	#DBGMCU_I2C1_SMBUS_TIMEOUT
 ((
ušt32_t
)0x00008000)

	)

65 
	#DBGMCU_I2C2_SMBUS_TIMEOUT
 ((
ušt32_t
)0x00010000)

	)

66 
	#DBGMCU_TIM8_STOP
 ((
ušt32_t
)0x00020000)

	)

67 
	#DBGMCU_TIM5_STOP
 ((
ušt32_t
)0x00040000)

	)

68 
	#DBGMCU_TIM6_STOP
 ((
ušt32_t
)0x00080000)

	)

69 
	#DBGMCU_TIM7_STOP
 ((
ušt32_t
)0x00100000)

	)

70 
	#DBGMCU_CAN2_STOP
 ((
ušt32_t
)0x00200000)

	)

71 
	#DBGMCU_TIM15_STOP
 ((
ušt32_t
)0x00400000)

	)

72 
	#DBGMCU_TIM16_STOP
 ((
ušt32_t
)0x00800000)

	)

73 
	#DBGMCU_TIM17_STOP
 ((
ušt32_t
)0x01000000)

	)

74 
	#DBGMCU_TIM12_STOP
 ((
ušt32_t
)0x02000000)

	)

75 
	#DBGMCU_TIM13_STOP
 ((
ušt32_t
)0x04000000)

	)

76 
	#DBGMCU_TIM14_STOP
 ((
ušt32_t
)0x08000000)

	)

77 
	#DBGMCU_TIM9_STOP
 ((
ušt32_t
)0x10000000)

	)

78 
	#DBGMCU_TIM10_STOP
 ((
ušt32_t
)0x20000000)

	)

79 
	#DBGMCU_TIM11_STOP
 ((
ušt32_t
)0x40000000)

	)

81 
	#IS_DBGMCU_PERIPH
(
PERIPH
è((((PERIPHè& 0x800000F8è=ð0x00è&& ((PERIPHè!ð0x00))

	)

98 
ušt32_t
 
DBGMCU_G‘REVID
();

99 
ušt32_t
 
DBGMCU_G‘DEVID
();

100 
DBGMCU_CÚfig
(
ušt32_t
 
DBGMCU_P”h
, 
FunùiÚ®S‹
 
NewS‹
);

102 #ifdeà
__ýlu¥lus


	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_dma.c

23 
	~"¡m32f10x_dma.h
"

24 
	~"¡m32f10x_rcc.h
"

48 
	#DMA1_ChªÃl1_IT_Mask
 ((
ušt32_t
)(
DMA_ISR_GIF1
 | 
DMA_ISR_TCIF1
 | 
DMA_ISR_HTIF1
 | 
DMA_ISR_TEIF1
))

	)

49 
	#DMA1_ChªÃl2_IT_Mask
 ((
ušt32_t
)(
DMA_ISR_GIF2
 | 
DMA_ISR_TCIF2
 | 
DMA_ISR_HTIF2
 | 
DMA_ISR_TEIF2
))

	)

50 
	#DMA1_ChªÃl3_IT_Mask
 ((
ušt32_t
)(
DMA_ISR_GIF3
 | 
DMA_ISR_TCIF3
 | 
DMA_ISR_HTIF3
 | 
DMA_ISR_TEIF3
))

	)

51 
	#DMA1_ChªÃl4_IT_Mask
 ((
ušt32_t
)(
DMA_ISR_GIF4
 | 
DMA_ISR_TCIF4
 | 
DMA_ISR_HTIF4
 | 
DMA_ISR_TEIF4
))

	)

52 
	#DMA1_ChªÃl5_IT_Mask
 ((
ušt32_t
)(
DMA_ISR_GIF5
 | 
DMA_ISR_TCIF5
 | 
DMA_ISR_HTIF5
 | 
DMA_ISR_TEIF5
))

	)

53 
	#DMA1_ChªÃl6_IT_Mask
 ((
ušt32_t
)(
DMA_ISR_GIF6
 | 
DMA_ISR_TCIF6
 | 
DMA_ISR_HTIF6
 | 
DMA_ISR_TEIF6
))

	)

54 
	#DMA1_ChªÃl7_IT_Mask
 ((
ušt32_t
)(
DMA_ISR_GIF7
 | 
DMA_ISR_TCIF7
 | 
DMA_ISR_HTIF7
 | 
DMA_ISR_TEIF7
))

	)

57 
	#DMA2_ChªÃl1_IT_Mask
 ((
ušt32_t
)(
DMA_ISR_GIF1
 | 
DMA_ISR_TCIF1
 | 
DMA_ISR_HTIF1
 | 
DMA_ISR_TEIF1
))

	)

58 
	#DMA2_ChªÃl2_IT_Mask
 ((
ušt32_t
)(
DMA_ISR_GIF2
 | 
DMA_ISR_TCIF2
 | 
DMA_ISR_HTIF2
 | 
DMA_ISR_TEIF2
))

	)

59 
	#DMA2_ChªÃl3_IT_Mask
 ((
ušt32_t
)(
DMA_ISR_GIF3
 | 
DMA_ISR_TCIF3
 | 
DMA_ISR_HTIF3
 | 
DMA_ISR_TEIF3
))

	)

60 
	#DMA2_ChªÃl4_IT_Mask
 ((
ušt32_t
)(
DMA_ISR_GIF4
 | 
DMA_ISR_TCIF4
 | 
DMA_ISR_HTIF4
 | 
DMA_ISR_TEIF4
))

	)

61 
	#DMA2_ChªÃl5_IT_Mask
 ((
ušt32_t
)(
DMA_ISR_GIF5
 | 
DMA_ISR_TCIF5
 | 
DMA_ISR_HTIF5
 | 
DMA_ISR_TEIF5
))

	)

64 
	#FLAG_Mask
 ((
ušt32_t
)0x10000000)

	)

67 
	#CCR_CLEAR_Mask
 ((
ušt32_t
)0xFFFF800F)

	)

108 
	$DMA_DeIn™
(
DMA_ChªÃl_Ty³Def
* 
DMAy_ChªÃlx
)

111 
	`as£¹_·¿m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_ChªÃlx
));

114 
DMAy_ChªÃlx
->
CCR
 &ð(
ušt16_t
)(~
DMA_CCR1_EN
);

117 
DMAy_ChªÃlx
->
CCR
 = 0;

120 
DMAy_ChªÃlx
->
CNDTR
 = 0;

123 
DMAy_ChªÃlx
->
CPAR
 = 0;

126 
DMAy_ChªÃlx
->
CMAR
 = 0;

128 ià(
DMAy_ChªÃlx
 =ð
DMA1_ChªÃl1
)

131 
DMA1
->
IFCR
 |ð
DMA1_ChªÃl1_IT_Mask
;

133 ià(
DMAy_ChªÃlx
 =ð
DMA1_ChªÃl2
)

136 
DMA1
->
IFCR
 |ð
DMA1_ChªÃl2_IT_Mask
;

138 ià(
DMAy_ChªÃlx
 =ð
DMA1_ChªÃl3
)

141 
DMA1
->
IFCR
 |ð
DMA1_ChªÃl3_IT_Mask
;

143 ià(
DMAy_ChªÃlx
 =ð
DMA1_ChªÃl4
)

146 
DMA1
->
IFCR
 |ð
DMA1_ChªÃl4_IT_Mask
;

148 ià(
DMAy_ChªÃlx
 =ð
DMA1_ChªÃl5
)

151 
DMA1
->
IFCR
 |ð
DMA1_ChªÃl5_IT_Mask
;

153 ià(
DMAy_ChªÃlx
 =ð
DMA1_ChªÃl6
)

156 
DMA1
->
IFCR
 |ð
DMA1_ChªÃl6_IT_Mask
;

158 ià(
DMAy_ChªÃlx
 =ð
DMA1_ChªÃl7
)

161 
DMA1
->
IFCR
 |ð
DMA1_ChªÃl7_IT_Mask
;

163 ià(
DMAy_ChªÃlx
 =ð
DMA2_ChªÃl1
)

166 
DMA2
->
IFCR
 |ð
DMA2_ChªÃl1_IT_Mask
;

168 ià(
DMAy_ChªÃlx
 =ð
DMA2_ChªÃl2
)

171 
DMA2
->
IFCR
 |ð
DMA2_ChªÃl2_IT_Mask
;

173 ià(
DMAy_ChªÃlx
 =ð
DMA2_ChªÃl3
)

176 
DMA2
->
IFCR
 |ð
DMA2_ChªÃl3_IT_Mask
;

178 ià(
DMAy_ChªÃlx
 =ð
DMA2_ChªÃl4
)

181 
DMA2
->
IFCR
 |ð
DMA2_ChªÃl4_IT_Mask
;

185 ià(
DMAy_ChªÃlx
 =ð
DMA2_ChªÃl5
)

188 
DMA2
->
IFCR
 |ð
DMA2_ChªÃl5_IT_Mask
;

191 
	}
}

202 
	$DMA_In™
(
DMA_ChªÃl_Ty³Def
* 
DMAy_ChªÃlx
, 
DMA_In™Ty³Def
* 
DMA_In™SŒuù
)

204 
ušt32_t
 
tm´eg
 = 0;

207 
	`as£¹_·¿m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_ChªÃlx
));

208 
	`as£¹_·¿m
(
	`IS_DMA_DIR
(
DMA_In™SŒuù
->
DMA_DIR
));

209 
	`as£¹_·¿m
(
	`IS_DMA_BUFFER_SIZE
(
DMA_In™SŒuù
->
DMA_BufãrSize
));

210 
	`as£¹_·¿m
(
	`IS_DMA_PERIPHERAL_INC_STATE
(
DMA_In™SŒuù
->
DMA_P”h”®Inc
));

211 
	`as£¹_·¿m
(
	`IS_DMA_MEMORY_INC_STATE
(
DMA_In™SŒuù
->
DMA_MemÜyInc
));

212 
	`as£¹_·¿m
(
	`IS_DMA_PERIPHERAL_DATA_SIZE
(
DMA_In™SŒuù
->
DMA_P”h”®D©aSize
));

213 
	`as£¹_·¿m
(
	`IS_DMA_MEMORY_DATA_SIZE
(
DMA_In™SŒuù
->
DMA_MemÜyD©aSize
));

214 
	`as£¹_·¿m
(
	`IS_DMA_MODE
(
DMA_In™SŒuù
->
DMA_Mode
));

215 
	`as£¹_·¿m
(
	`IS_DMA_PRIORITY
(
DMA_In™SŒuù
->
DMA_PriÜ™y
));

216 
	`as£¹_·¿m
(
	`IS_DMA_M2M_STATE
(
DMA_In™SŒuù
->
DMA_M2M
));

220 
tm´eg
 = 
DMAy_ChªÃlx
->
CCR
;

222 
tm´eg
 &ð
CCR_CLEAR_Mask
;

232 
tm´eg
 |ð
DMA_In™SŒuù
->
DMA_DIR
 | DMA_In™SŒuù->
DMA_Mode
 |

233 
DMA_In™SŒuù
->
DMA_P”h”®Inc
 | DMA_In™SŒuù->
DMA_MemÜyInc
 |

234 
DMA_In™SŒuù
->
DMA_P”h”®D©aSize
 | DMA_In™SŒuù->
DMA_MemÜyD©aSize
 |

235 
DMA_In™SŒuù
->
DMA_PriÜ™y
 | DMA_In™SŒuù->
DMA_M2M
;

238 
DMAy_ChªÃlx
->
CCR
 = 
tm´eg
;

242 
DMAy_ChªÃlx
->
CNDTR
 = 
DMA_In™SŒuù
->
DMA_BufãrSize
;

246 
DMAy_ChªÃlx
->
CPAR
 = 
DMA_In™SŒuù
->
DMA_P”h”®Ba£Addr
;

250 
DMAy_ChªÃlx
->
CMAR
 = 
DMA_In™SŒuù
->
DMA_MemÜyBa£Addr
;

251 
	}
}

259 
	$DMA_SŒuùIn™
(
DMA_In™Ty³Def
* 
DMA_In™SŒuù
)

263 
DMA_In™SŒuù
->
DMA_P”h”®Ba£Addr
 = 0;

265 
DMA_In™SŒuù
->
DMA_MemÜyBa£Addr
 = 0;

267 
DMA_In™SŒuù
->
DMA_DIR
 = 
DMA_DIR_P”h”®SRC
;

269 
DMA_In™SŒuù
->
DMA_BufãrSize
 = 0;

271 
DMA_In™SŒuù
->
DMA_P”h”®Inc
 = 
DMA_P”h”®Inc_Di§bË
;

273 
DMA_In™SŒuù
->
DMA_MemÜyInc
 = 
DMA_MemÜyInc_Di§bË
;

275 
DMA_In™SŒuù
->
DMA_P”h”®D©aSize
 = 
DMA_P”h”®D©aSize_By‹
;

277 
DMA_In™SŒuù
->
DMA_MemÜyD©aSize
 = 
DMA_MemÜyD©aSize_By‹
;

279 
DMA_In™SŒuù
->
DMA_Mode
 = 
DMA_Mode_NÜm®
;

281 
DMA_In™SŒuù
->
DMA_PriÜ™y
 = 
DMA_PriÜ™y_Low
;

283 
DMA_In™SŒuù
->
DMA_M2M
 = 
DMA_M2M_Di§bË
;

284 
	}
}

294 
	$DMA_Cmd
(
DMA_ChªÃl_Ty³Def
* 
DMAy_ChªÃlx
, 
FunùiÚ®S‹
 
NewS‹
)

297 
	`as£¹_·¿m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_ChªÃlx
));

298 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

300 ià(
NewS‹
 !ð
DISABLE
)

303 
DMAy_ChªÃlx
->
CCR
 |ð
DMA_CCR1_EN
;

308 
DMAy_ChªÃlx
->
CCR
 &ð(
ušt16_t
)(~
DMA_CCR1_EN
);

310 
	}
}

326 
	$DMA_ITCÚfig
(
DMA_ChªÃl_Ty³Def
* 
DMAy_ChªÃlx
, 
ušt32_t
 
DMA_IT
, 
FunùiÚ®S‹
 
NewS‹
)

329 
	`as£¹_·¿m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_ChªÃlx
));

330 
	`as£¹_·¿m
(
	`IS_DMA_CONFIG_IT
(
DMA_IT
));

331 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

332 ià(
NewS‹
 !ð
DISABLE
)

335 
DMAy_ChªÃlx
->
CCR
 |ð
DMA_IT
;

340 
DMAy_ChªÃlx
->
CCR
 &ð~
DMA_IT
;

342 
	}
}

353 
	$DMA_S‘Cu¼D©aCouÁ”
(
DMA_ChªÃl_Ty³Def
* 
DMAy_ChªÃlx
, 
ušt16_t
 
D©aNumb”
)

356 
	`as£¹_·¿m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_ChªÃlx
));

360 
DMAy_ChªÃlx
->
CNDTR
 = 
D©aNumb”
;

361 
	}
}

371 
ušt16_t
 
	$DMA_G‘Cu¼D©aCouÁ”
(
DMA_ChªÃl_Ty³Def
* 
DMAy_ChªÃlx
)

374 
	`as£¹_·¿m
(
	`IS_DMA_ALL_PERIPH
(
DMAy_ChªÃlx
));

376  ((
ušt16_t
)(
DMAy_ChªÃlx
->
CNDTR
));

377 
	}
}

433 
FÏgStus
 
	$DMA_G‘FÏgStus
(
ušt32_t
 
DMAy_FLAG
)

435 
FÏgStus
 
b™¡©us
 = 
RESET
;

436 
ušt32_t
 
tm´eg
 = 0;

439 
	`as£¹_·¿m
(
	`IS_DMA_GET_FLAG
(
DMAy_FLAG
));

442 ià((
DMAy_FLAG
 & 
FLAG_Mask
è!ð(
ušt32_t
)
RESET
)

445 
tm´eg
 = 
DMA2
->
ISR
 ;

450 
tm´eg
 = 
DMA1
->
ISR
 ;

454 ià((
tm´eg
 & 
DMAy_FLAG
è!ð(
ušt32_t
)
RESET
)

457 
b™¡©us
 = 
SET
;

462 
b™¡©us
 = 
RESET
;

466  
b™¡©us
;

467 
	}
}

523 
	$DMA_CË¬FÏg
(
ušt32_t
 
DMAy_FLAG
)

526 
	`as£¹_·¿m
(
	`IS_DMA_CLEAR_FLAG
(
DMAy_FLAG
));

529 ià((
DMAy_FLAG
 & 
FLAG_Mask
è!ð(
ušt32_t
)
RESET
)

532 
DMA2
->
IFCR
 = 
DMAy_FLAG
;

537 
DMA1
->
IFCR
 = 
DMAy_FLAG
;

539 
	}
}

595 
ITStus
 
	$DMA_G‘ITStus
(
ušt32_t
 
DMAy_IT
)

597 
ITStus
 
b™¡©us
 = 
RESET
;

598 
ušt32_t
 
tm´eg
 = 0;

601 
	`as£¹_·¿m
(
	`IS_DMA_GET_IT
(
DMAy_IT
));

604 ià((
DMAy_IT
 & 
FLAG_Mask
è!ð(
ušt32_t
)
RESET
)

607 
tm´eg
 = 
DMA2
->
ISR
;

612 
tm´eg
 = 
DMA1
->
ISR
;

616 ià((
tm´eg
 & 
DMAy_IT
è!ð(
ušt32_t
)
RESET
)

619 
b™¡©us
 = 
SET
;

624 
b™¡©us
 = 
RESET
;

627  
b™¡©us
;

628 
	}
}

684 
	$DMA_CË¬ITP’dšgB™
(
ušt32_t
 
DMAy_IT
)

687 
	`as£¹_·¿m
(
	`IS_DMA_CLEAR_IT
(
DMAy_IT
));

690 ià((
DMAy_IT
 & 
FLAG_Mask
è!ð(
ušt32_t
)
RESET
)

693 
DMA2
->
IFCR
 = 
DMAy_IT
;

698 
DMA1
->
IFCR
 = 
DMAy_IT
;

700 
	}
}

	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_dma.h

24 #iâdeà
__STM32F10x_DMA_H


25 
	#__STM32F10x_DMA_H


	)

27 #ifdeà
__ýlu¥lus


32 
	~"¡m32f10x.h
"

52 
ušt32_t
 
DMA_P”h”®Ba£Addr
;

54 
ušt32_t
 
DMA_MemÜyBa£Addr
;

56 
ušt32_t
 
DMA_DIR
;

59 
ušt32_t
 
DMA_BufãrSize
;

63 
ušt32_t
 
DMA_P”h”®Inc
;

66 
ušt32_t
 
DMA_MemÜyInc
;

69 
ušt32_t
 
DMA_P”h”®D©aSize
;

72 
ušt32_t
 
DMA_MemÜyD©aSize
;

75 
ušt32_t
 
DMA_Mode
;

80 
ušt32_t
 
DMA_PriÜ™y
;

83 
ušt32_t
 
DMA_M2M
;

85 }
	tDMA_In™Ty³Def
;

95 
	#IS_DMA_ALL_PERIPH
(
PERIPH
è(((PERIPHè=ð
DMA1_ChªÃl1
è|| \

	)

96 ((
PERIPH
è=ð
DMA1_ChªÃl2
) || \

97 ((
PERIPH
è=ð
DMA1_ChªÃl3
) || \

98 ((
PERIPH
è=ð
DMA1_ChªÃl4
) || \

99 ((
PERIPH
è=ð
DMA1_ChªÃl5
) || \

100 ((
PERIPH
è=ð
DMA1_ChªÃl6
) || \

101 ((
PERIPH
è=ð
DMA1_ChªÃl7
) || \

102 ((
PERIPH
è=ð
DMA2_ChªÃl1
) || \

103 ((
PERIPH
è=ð
DMA2_ChªÃl2
) || \

104 ((
PERIPH
è=ð
DMA2_ChªÃl3
) || \

105 ((
PERIPH
è=ð
DMA2_ChªÃl4
) || \

106 ((
PERIPH
è=ð
DMA2_ChªÃl5
))

112 
	#DMA_DIR_P”h”®DST
 ((
ušt32_t
)0x00000010)

	)

113 
	#DMA_DIR_P”h”®SRC
 ((
ušt32_t
)0x00000000)

	)

114 
	#IS_DMA_DIR
(
DIR
è(((DIRè=ð
DMA_DIR_P”h”®DST
è|| \

	)

115 ((
DIR
è=ð
DMA_DIR_P”h”®SRC
))

124 
	#DMA_P”h”®Inc_EÇbË
 ((
ušt32_t
)0x00000040)

	)

125 
	#DMA_P”h”®Inc_Di§bË
 ((
ušt32_t
)0x00000000)

	)

126 
	#IS_DMA_PERIPHERAL_INC_STATE
(
STATE
è(((STATEè=ð
DMA_P”h”®Inc_EÇbË
è|| \

	)

127 ((
STATE
è=ð
DMA_P”h”®Inc_Di§bË
))

136 
	#DMA_MemÜyInc_EÇbË
 ((
ušt32_t
)0x00000080)

	)

137 
	#DMA_MemÜyInc_Di§bË
 ((
ušt32_t
)0x00000000)

	)

138 
	#IS_DMA_MEMORY_INC_STATE
(
STATE
è(((STATEè=ð
DMA_MemÜyInc_EÇbË
è|| \

	)

139 ((
STATE
è=ð
DMA_MemÜyInc_Di§bË
))

148 
	#DMA_P”h”®D©aSize_By‹
 ((
ušt32_t
)0x00000000)

	)

149 
	#DMA_P”h”®D©aSize_H®fWÜd
 ((
ušt32_t
)0x00000100)

	)

150 
	#DMA_P”h”®D©aSize_WÜd
 ((
ušt32_t
)0x00000200)

	)

151 
	#IS_DMA_PERIPHERAL_DATA_SIZE
(
SIZE
è(((SIZEè=ð
DMA_P”h”®D©aSize_By‹
è|| \

	)

152 ((
SIZE
è=ð
DMA_P”h”®D©aSize_H®fWÜd
) || \

153 ((
SIZE
è=ð
DMA_P”h”®D©aSize_WÜd
))

162 
	#DMA_MemÜyD©aSize_By‹
 ((
ušt32_t
)0x00000000)

	)

163 
	#DMA_MemÜyD©aSize_H®fWÜd
 ((
ušt32_t
)0x00000400)

	)

164 
	#DMA_MemÜyD©aSize_WÜd
 ((
ušt32_t
)0x00000800)

	)

165 
	#IS_DMA_MEMORY_DATA_SIZE
(
SIZE
è(((SIZEè=ð
DMA_MemÜyD©aSize_By‹
è|| \

	)

166 ((
SIZE
è=ð
DMA_MemÜyD©aSize_H®fWÜd
) || \

167 ((
SIZE
è=ð
DMA_MemÜyD©aSize_WÜd
))

176 
	#DMA_Mode_CœcuÏr
 ((
ušt32_t
)0x00000020)

	)

177 
	#DMA_Mode_NÜm®
 ((
ušt32_t
)0x00000000)

	)

178 
	#IS_DMA_MODE
(
MODE
è(((MODEè=ð
DMA_Mode_CœcuÏr
è|| ((MODEè=ð
DMA_Mode_NÜm®
))

	)

187 
	#DMA_PriÜ™y_V”yHigh
 ((
ušt32_t
)0x00003000)

	)

188 
	#DMA_PriÜ™y_High
 ((
ušt32_t
)0x00002000)

	)

189 
	#DMA_PriÜ™y_Medium
 ((
ušt32_t
)0x00001000)

	)

190 
	#DMA_PriÜ™y_Low
 ((
ušt32_t
)0x00000000)

	)

191 
	#IS_DMA_PRIORITY
(
PRIORITY
è(((PRIORITYè=ð
DMA_PriÜ™y_V”yHigh
è|| \

	)

192 ((
PRIORITY
è=ð
DMA_PriÜ™y_High
) || \

193 ((
PRIORITY
è=ð
DMA_PriÜ™y_Medium
) || \

194 ((
PRIORITY
è=ð
DMA_PriÜ™y_Low
))

203 
	#DMA_M2M_EÇbË
 ((
ušt32_t
)0x00004000)

	)

204 
	#DMA_M2M_Di§bË
 ((
ušt32_t
)0x00000000)

	)

205 
	#IS_DMA_M2M_STATE
(
STATE
è(((STATEè=ð
DMA_M2M_EÇbË
è|| ((STATEè=ð
DMA_M2M_Di§bË
))

	)

215 
	#DMA_IT_TC
 ((
ušt32_t
)0x00000002)

	)

216 
	#DMA_IT_HT
 ((
ušt32_t
)0x00000004)

	)

217 
	#DMA_IT_TE
 ((
ušt32_t
)0x00000008)

	)

218 
	#IS_DMA_CONFIG_IT
(
IT
è((((ITè& 0xFFFFFFF1è=ð0x00è&& ((ITè!ð0x00))

	)

220 
	#DMA1_IT_GL1
 ((
ušt32_t
)0x00000001)

	)

221 
	#DMA1_IT_TC1
 ((
ušt32_t
)0x00000002)

	)

222 
	#DMA1_IT_HT1
 ((
ušt32_t
)0x00000004)

	)

223 
	#DMA1_IT_TE1
 ((
ušt32_t
)0x00000008)

	)

224 
	#DMA1_IT_GL2
 ((
ušt32_t
)0x00000010)

	)

225 
	#DMA1_IT_TC2
 ((
ušt32_t
)0x00000020)

	)

226 
	#DMA1_IT_HT2
 ((
ušt32_t
)0x00000040)

	)

227 
	#DMA1_IT_TE2
 ((
ušt32_t
)0x00000080)

	)

228 
	#DMA1_IT_GL3
 ((
ušt32_t
)0x00000100)

	)

229 
	#DMA1_IT_TC3
 ((
ušt32_t
)0x00000200)

	)

230 
	#DMA1_IT_HT3
 ((
ušt32_t
)0x00000400)

	)

231 
	#DMA1_IT_TE3
 ((
ušt32_t
)0x00000800)

	)

232 
	#DMA1_IT_GL4
 ((
ušt32_t
)0x00001000)

	)

233 
	#DMA1_IT_TC4
 ((
ušt32_t
)0x00002000)

	)

234 
	#DMA1_IT_HT4
 ((
ušt32_t
)0x00004000)

	)

235 
	#DMA1_IT_TE4
 ((
ušt32_t
)0x00008000)

	)

236 
	#DMA1_IT_GL5
 ((
ušt32_t
)0x00010000)

	)

237 
	#DMA1_IT_TC5
 ((
ušt32_t
)0x00020000)

	)

238 
	#DMA1_IT_HT5
 ((
ušt32_t
)0x00040000)

	)

239 
	#DMA1_IT_TE5
 ((
ušt32_t
)0x00080000)

	)

240 
	#DMA1_IT_GL6
 ((
ušt32_t
)0x00100000)

	)

241 
	#DMA1_IT_TC6
 ((
ušt32_t
)0x00200000)

	)

242 
	#DMA1_IT_HT6
 ((
ušt32_t
)0x00400000)

	)

243 
	#DMA1_IT_TE6
 ((
ušt32_t
)0x00800000)

	)

244 
	#DMA1_IT_GL7
 ((
ušt32_t
)0x01000000)

	)

245 
	#DMA1_IT_TC7
 ((
ušt32_t
)0x02000000)

	)

246 
	#DMA1_IT_HT7
 ((
ušt32_t
)0x04000000)

	)

247 
	#DMA1_IT_TE7
 ((
ušt32_t
)0x08000000)

	)

249 
	#DMA2_IT_GL1
 ((
ušt32_t
)0x10000001)

	)

250 
	#DMA2_IT_TC1
 ((
ušt32_t
)0x10000002)

	)

251 
	#DMA2_IT_HT1
 ((
ušt32_t
)0x10000004)

	)

252 
	#DMA2_IT_TE1
 ((
ušt32_t
)0x10000008)

	)

253 
	#DMA2_IT_GL2
 ((
ušt32_t
)0x10000010)

	)

254 
	#DMA2_IT_TC2
 ((
ušt32_t
)0x10000020)

	)

255 
	#DMA2_IT_HT2
 ((
ušt32_t
)0x10000040)

	)

256 
	#DMA2_IT_TE2
 ((
ušt32_t
)0x10000080)

	)

257 
	#DMA2_IT_GL3
 ((
ušt32_t
)0x10000100)

	)

258 
	#DMA2_IT_TC3
 ((
ušt32_t
)0x10000200)

	)

259 
	#DMA2_IT_HT3
 ((
ušt32_t
)0x10000400)

	)

260 
	#DMA2_IT_TE3
 ((
ušt32_t
)0x10000800)

	)

261 
	#DMA2_IT_GL4
 ((
ušt32_t
)0x10001000)

	)

262 
	#DMA2_IT_TC4
 ((
ušt32_t
)0x10002000)

	)

263 
	#DMA2_IT_HT4
 ((
ušt32_t
)0x10004000)

	)

264 
	#DMA2_IT_TE4
 ((
ušt32_t
)0x10008000)

	)

265 
	#DMA2_IT_GL5
 ((
ušt32_t
)0x10010000)

	)

266 
	#DMA2_IT_TC5
 ((
ušt32_t
)0x10020000)

	)

267 
	#DMA2_IT_HT5
 ((
ušt32_t
)0x10040000)

	)

268 
	#DMA2_IT_TE5
 ((
ušt32_t
)0x10080000)

	)

270 
	#IS_DMA_CLEAR_IT
(
IT
è(((((ITè& 0xF0000000è=ð0x00è|| (((ITè& 0xEFF00000è=ð0x00)è&& ((ITè!ð0x00))

	)

272 
	#IS_DMA_GET_IT
(
IT
è(((ITè=ð
DMA1_IT_GL1
è|| ((ITè=ð
DMA1_IT_TC1
è|| \

	)

273 ((
IT
è=ð
DMA1_IT_HT1
è|| ((ITè=ð
DMA1_IT_TE1
) || \

274 ((
IT
è=ð
DMA1_IT_GL2
è|| ((ITè=ð
DMA1_IT_TC2
) || \

275 ((
IT
è=ð
DMA1_IT_HT2
è|| ((ITè=ð
DMA1_IT_TE2
) || \

276 ((
IT
è=ð
DMA1_IT_GL3
è|| ((ITè=ð
DMA1_IT_TC3
) || \

277 ((
IT
è=ð
DMA1_IT_HT3
è|| ((ITè=ð
DMA1_IT_TE3
) || \

278 ((
IT
è=ð
DMA1_IT_GL4
è|| ((ITè=ð
DMA1_IT_TC4
) || \

279 ((
IT
è=ð
DMA1_IT_HT4
è|| ((ITè=ð
DMA1_IT_TE4
) || \

280 ((
IT
è=ð
DMA1_IT_GL5
è|| ((ITè=ð
DMA1_IT_TC5
) || \

281 ((
IT
è=ð
DMA1_IT_HT5
è|| ((ITè=ð
DMA1_IT_TE5
) || \

282 ((
IT
è=ð
DMA1_IT_GL6
è|| ((ITè=ð
DMA1_IT_TC6
) || \

283 ((
IT
è=ð
DMA1_IT_HT6
è|| ((ITè=ð
DMA1_IT_TE6
) || \

284 ((
IT
è=ð
DMA1_IT_GL7
è|| ((ITè=ð
DMA1_IT_TC7
) || \

285 ((
IT
è=ð
DMA1_IT_HT7
è|| ((ITè=ð
DMA1_IT_TE7
) || \

286 ((
IT
è=ð
DMA2_IT_GL1
è|| ((ITè=ð
DMA2_IT_TC1
) || \

287 ((
IT
è=ð
DMA2_IT_HT1
è|| ((ITè=ð
DMA2_IT_TE1
) || \

288 ((
IT
è=ð
DMA2_IT_GL2
è|| ((ITè=ð
DMA2_IT_TC2
) || \

289 ((
IT
è=ð
DMA2_IT_HT2
è|| ((ITè=ð
DMA2_IT_TE2
) || \

290 ((
IT
è=ð
DMA2_IT_GL3
è|| ((ITè=ð
DMA2_IT_TC3
) || \

291 ((
IT
è=ð
DMA2_IT_HT3
è|| ((ITè=ð
DMA2_IT_TE3
) || \

292 ((
IT
è=ð
DMA2_IT_GL4
è|| ((ITè=ð
DMA2_IT_TC4
) || \

293 ((
IT
è=ð
DMA2_IT_HT4
è|| ((ITè=ð
DMA2_IT_TE4
) || \

294 ((
IT
è=ð
DMA2_IT_GL5
è|| ((ITè=ð
DMA2_IT_TC5
) || \

295 ((
IT
è=ð
DMA2_IT_HT5
è|| ((ITè=ð
DMA2_IT_TE5
))

304 
	#DMA1_FLAG_GL1
 ((
ušt32_t
)0x00000001)

	)

305 
	#DMA1_FLAG_TC1
 ((
ušt32_t
)0x00000002)

	)

306 
	#DMA1_FLAG_HT1
 ((
ušt32_t
)0x00000004)

	)

307 
	#DMA1_FLAG_TE1
 ((
ušt32_t
)0x00000008)

	)

308 
	#DMA1_FLAG_GL2
 ((
ušt32_t
)0x00000010)

	)

309 
	#DMA1_FLAG_TC2
 ((
ušt32_t
)0x00000020)

	)

310 
	#DMA1_FLAG_HT2
 ((
ušt32_t
)0x00000040)

	)

311 
	#DMA1_FLAG_TE2
 ((
ušt32_t
)0x00000080)

	)

312 
	#DMA1_FLAG_GL3
 ((
ušt32_t
)0x00000100)

	)

313 
	#DMA1_FLAG_TC3
 ((
ušt32_t
)0x00000200)

	)

314 
	#DMA1_FLAG_HT3
 ((
ušt32_t
)0x00000400)

	)

315 
	#DMA1_FLAG_TE3
 ((
ušt32_t
)0x00000800)

	)

316 
	#DMA1_FLAG_GL4
 ((
ušt32_t
)0x00001000)

	)

317 
	#DMA1_FLAG_TC4
 ((
ušt32_t
)0x00002000)

	)

318 
	#DMA1_FLAG_HT4
 ((
ušt32_t
)0x00004000)

	)

319 
	#DMA1_FLAG_TE4
 ((
ušt32_t
)0x00008000)

	)

320 
	#DMA1_FLAG_GL5
 ((
ušt32_t
)0x00010000)

	)

321 
	#DMA1_FLAG_TC5
 ((
ušt32_t
)0x00020000)

	)

322 
	#DMA1_FLAG_HT5
 ((
ušt32_t
)0x00040000)

	)

323 
	#DMA1_FLAG_TE5
 ((
ušt32_t
)0x00080000)

	)

324 
	#DMA1_FLAG_GL6
 ((
ušt32_t
)0x00100000)

	)

325 
	#DMA1_FLAG_TC6
 ((
ušt32_t
)0x00200000)

	)

326 
	#DMA1_FLAG_HT6
 ((
ušt32_t
)0x00400000)

	)

327 
	#DMA1_FLAG_TE6
 ((
ušt32_t
)0x00800000)

	)

328 
	#DMA1_FLAG_GL7
 ((
ušt32_t
)0x01000000)

	)

329 
	#DMA1_FLAG_TC7
 ((
ušt32_t
)0x02000000)

	)

330 
	#DMA1_FLAG_HT7
 ((
ušt32_t
)0x04000000)

	)

331 
	#DMA1_FLAG_TE7
 ((
ušt32_t
)0x08000000)

	)

333 
	#DMA2_FLAG_GL1
 ((
ušt32_t
)0x10000001)

	)

334 
	#DMA2_FLAG_TC1
 ((
ušt32_t
)0x10000002)

	)

335 
	#DMA2_FLAG_HT1
 ((
ušt32_t
)0x10000004)

	)

336 
	#DMA2_FLAG_TE1
 ((
ušt32_t
)0x10000008)

	)

337 
	#DMA2_FLAG_GL2
 ((
ušt32_t
)0x10000010)

	)

338 
	#DMA2_FLAG_TC2
 ((
ušt32_t
)0x10000020)

	)

339 
	#DMA2_FLAG_HT2
 ((
ušt32_t
)0x10000040)

	)

340 
	#DMA2_FLAG_TE2
 ((
ušt32_t
)0x10000080)

	)

341 
	#DMA2_FLAG_GL3
 ((
ušt32_t
)0x10000100)

	)

342 
	#DMA2_FLAG_TC3
 ((
ušt32_t
)0x10000200)

	)

343 
	#DMA2_FLAG_HT3
 ((
ušt32_t
)0x10000400)

	)

344 
	#DMA2_FLAG_TE3
 ((
ušt32_t
)0x10000800)

	)

345 
	#DMA2_FLAG_GL4
 ((
ušt32_t
)0x10001000)

	)

346 
	#DMA2_FLAG_TC4
 ((
ušt32_t
)0x10002000)

	)

347 
	#DMA2_FLAG_HT4
 ((
ušt32_t
)0x10004000)

	)

348 
	#DMA2_FLAG_TE4
 ((
ušt32_t
)0x10008000)

	)

349 
	#DMA2_FLAG_GL5
 ((
ušt32_t
)0x10010000)

	)

350 
	#DMA2_FLAG_TC5
 ((
ušt32_t
)0x10020000)

	)

351 
	#DMA2_FLAG_HT5
 ((
ušt32_t
)0x10040000)

	)

352 
	#DMA2_FLAG_TE5
 ((
ušt32_t
)0x10080000)

	)

354 
	#IS_DMA_CLEAR_FLAG
(
FLAG
è(((((FLAGè& 0xF0000000è=ð0x00è|| (((FLAGè& 0xEFF00000è=ð0x00)è&& ((FLAGè!ð0x00))

	)

356 
	#IS_DMA_GET_FLAG
(
FLAG
è(((FLAGè=ð
DMA1_FLAG_GL1
è|| ((FLAGè=ð
DMA1_FLAG_TC1
è|| \

	)

357 ((
FLAG
è=ð
DMA1_FLAG_HT1
è|| ((FLAGè=ð
DMA1_FLAG_TE1
) || \

358 ((
FLAG
è=ð
DMA1_FLAG_GL2
è|| ((FLAGè=ð
DMA1_FLAG_TC2
) || \

359 ((
FLAG
è=ð
DMA1_FLAG_HT2
è|| ((FLAGè=ð
DMA1_FLAG_TE2
) || \

360 ((
FLAG
è=ð
DMA1_FLAG_GL3
è|| ((FLAGè=ð
DMA1_FLAG_TC3
) || \

361 ((
FLAG
è=ð
DMA1_FLAG_HT3
è|| ((FLAGè=ð
DMA1_FLAG_TE3
) || \

362 ((
FLAG
è=ð
DMA1_FLAG_GL4
è|| ((FLAGè=ð
DMA1_FLAG_TC4
) || \

363 ((
FLAG
è=ð
DMA1_FLAG_HT4
è|| ((FLAGè=ð
DMA1_FLAG_TE4
) || \

364 ((
FLAG
è=ð
DMA1_FLAG_GL5
è|| ((FLAGè=ð
DMA1_FLAG_TC5
) || \

365 ((
FLAG
è=ð
DMA1_FLAG_HT5
è|| ((FLAGè=ð
DMA1_FLAG_TE5
) || \

366 ((
FLAG
è=ð
DMA1_FLAG_GL6
è|| ((FLAGè=ð
DMA1_FLAG_TC6
) || \

367 ((
FLAG
è=ð
DMA1_FLAG_HT6
è|| ((FLAGè=ð
DMA1_FLAG_TE6
) || \

368 ((
FLAG
è=ð
DMA1_FLAG_GL7
è|| ((FLAGè=ð
DMA1_FLAG_TC7
) || \

369 ((
FLAG
è=ð
DMA1_FLAG_HT7
è|| ((FLAGè=ð
DMA1_FLAG_TE7
) || \

370 ((
FLAG
è=ð
DMA2_FLAG_GL1
è|| ((FLAGè=ð
DMA2_FLAG_TC1
) || \

371 ((
FLAG
è=ð
DMA2_FLAG_HT1
è|| ((FLAGè=ð
DMA2_FLAG_TE1
) || \

372 ((
FLAG
è=ð
DMA2_FLAG_GL2
è|| ((FLAGè=ð
DMA2_FLAG_TC2
) || \

373 ((
FLAG
è=ð
DMA2_FLAG_HT2
è|| ((FLAGè=ð
DMA2_FLAG_TE2
) || \

374 ((
FLAG
è=ð
DMA2_FLAG_GL3
è|| ((FLAGè=ð
DMA2_FLAG_TC3
) || \

375 ((
FLAG
è=ð
DMA2_FLAG_HT3
è|| ((FLAGè=ð
DMA2_FLAG_TE3
) || \

376 ((
FLAG
è=ð
DMA2_FLAG_GL4
è|| ((FLAGè=ð
DMA2_FLAG_TC4
) || \

377 ((
FLAG
è=ð
DMA2_FLAG_HT4
è|| ((FLAGè=ð
DMA2_FLAG_TE4
) || \

378 ((
FLAG
è=ð
DMA2_FLAG_GL5
è|| ((FLAGè=ð
DMA2_FLAG_TC5
) || \

379 ((
FLAG
è=ð
DMA2_FLAG_HT5
è|| ((FLAGè=ð
DMA2_FLAG_TE5
))

388 
	#IS_DMA_BUFFER_SIZE
(
SIZE
è(((SIZEè>ð0x1è&& ((SIZEè< 0x10000))

	)

410 
DMA_DeIn™
(
DMA_ChªÃl_Ty³Def
* 
DMAy_ChªÃlx
);

411 
DMA_In™
(
DMA_ChªÃl_Ty³Def
* 
DMAy_ChªÃlx
, 
DMA_In™Ty³Def
* 
DMA_In™SŒuù
);

412 
DMA_SŒuùIn™
(
DMA_In™Ty³Def
* 
DMA_In™SŒuù
);

413 
DMA_Cmd
(
DMA_ChªÃl_Ty³Def
* 
DMAy_ChªÃlx
, 
FunùiÚ®S‹
 
NewS‹
);

414 
DMA_ITCÚfig
(
DMA_ChªÃl_Ty³Def
* 
DMAy_ChªÃlx
, 
ušt32_t
 
DMA_IT
, 
FunùiÚ®S‹
 
NewS‹
);

415 
DMA_S‘Cu¼D©aCouÁ”
(
DMA_ChªÃl_Ty³Def
* 
DMAy_ChªÃlx
, 
ušt16_t
 
D©aNumb”
);

416 
ušt16_t
 
DMA_G‘Cu¼D©aCouÁ”
(
DMA_ChªÃl_Ty³Def
* 
DMAy_ChªÃlx
);

417 
FÏgStus
 
DMA_G‘FÏgStus
(
ušt32_t
 
DMAy_FLAG
);

418 
DMA_CË¬FÏg
(
ušt32_t
 
DMAy_FLAG
);

419 
ITStus
 
DMA_G‘ITStus
(
ušt32_t
 
DMAy_IT
);

420 
DMA_CË¬ITP’dšgB™
(
ušt32_t
 
DMAy_IT
);

422 #ifdeà
__ýlu¥lus


	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_exti.c

23 
	~"¡m32f10x_exti.h
"

46 
	#EXTI_LINENONE
 ((
ušt32_t
)0x00000è

	)

85 
	$EXTI_DeIn™
()

87 
EXTI
->
IMR
 = 0x00000000;

88 
EXTI
->
EMR
 = 0x00000000;

89 
EXTI
->
RTSR
 = 0x00000000;

90 
EXTI
->
FTSR
 = 0x00000000;

91 
EXTI
->
PR
 = 0x000FFFFF;

92 
	}
}

101 
	$EXTI_In™
(
EXTI_In™Ty³Def
* 
EXTI_In™SŒuù
)

103 
ušt32_t
 
tmp
 = 0;

106 
	`as£¹_·¿m
(
	`IS_EXTI_MODE
(
EXTI_In™SŒuù
->
EXTI_Mode
));

107 
	`as£¹_·¿m
(
	`IS_EXTI_TRIGGER
(
EXTI_In™SŒuù
->
EXTI_Trigg”
));

108 
	`as£¹_·¿m
(
	`IS_EXTI_LINE
(
EXTI_In™SŒuù
->
EXTI_Lše
));

109 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
EXTI_In™SŒuù
->
EXTI_LšeCmd
));

111 
tmp
 = (
ušt32_t
)
EXTI_BASE
;

113 ià(
EXTI_In™SŒuù
->
EXTI_LšeCmd
 !ð
DISABLE
)

116 
EXTI
->
IMR
 &ð~
EXTI_In™SŒuù
->
EXTI_Lše
;

117 
EXTI
->
EMR
 &ð~
EXTI_In™SŒuù
->
EXTI_Lše
;

119 
tmp
 +ð
EXTI_In™SŒuù
->
EXTI_Mode
;

121 *(
__IO
 
ušt32_t
 *è
tmp
 |ð
EXTI_In™SŒuù
->
EXTI_Lše
;

124 
EXTI
->
RTSR
 &ð~
EXTI_In™SŒuù
->
EXTI_Lše
;

125 
EXTI
->
FTSR
 &ð~
EXTI_In™SŒuù
->
EXTI_Lše
;

128 ià(
EXTI_In™SŒuù
->
EXTI_Trigg”
 =ð
EXTI_Trigg”_Risšg_F®lšg
)

131 
EXTI
->
RTSR
 |ð
EXTI_In™SŒuù
->
EXTI_Lše
;

132 
EXTI
->
FTSR
 |ð
EXTI_In™SŒuù
->
EXTI_Lše
;

136 
tmp
 = (
ušt32_t
)
EXTI_BASE
;

137 
tmp
 +ð
EXTI_In™SŒuù
->
EXTI_Trigg”
;

139 *(
__IO
 
ušt32_t
 *è
tmp
 |ð
EXTI_In™SŒuù
->
EXTI_Lše
;

144 
tmp
 +ð
EXTI_In™SŒuù
->
EXTI_Mode
;

147 *(
__IO
 
ušt32_t
 *è
tmp
 &ð~
EXTI_In™SŒuù
->
EXTI_Lše
;

149 
	}
}

157 
	$EXTI_SŒuùIn™
(
EXTI_In™Ty³Def
* 
EXTI_In™SŒuù
)

159 
EXTI_In™SŒuù
->
EXTI_Lše
 = 
EXTI_LINENONE
;

160 
EXTI_In™SŒuù
->
EXTI_Mode
 = 
EXTI_Mode_IÁ”ru±
;

161 
EXTI_In™SŒuù
->
EXTI_Trigg”
 = 
EXTI_Trigg”_F®lšg
;

162 
EXTI_In™SŒuù
->
EXTI_LšeCmd
 = 
DISABLE
;

163 
	}
}

171 
	$EXTI_G’”©eSWIÁ”ru±
(
ušt32_t
 
EXTI_Lše
)

174 
	`as£¹_·¿m
(
	`IS_EXTI_LINE
(
EXTI_Lše
));

176 
EXTI
->
SWIER
 |ð
EXTI_Lše
;

177 
	}
}

186 
FÏgStus
 
	$EXTI_G‘FÏgStus
(
ušt32_t
 
EXTI_Lše
)

188 
FÏgStus
 
b™¡©us
 = 
RESET
;

190 
	`as£¹_·¿m
(
	`IS_GET_EXTI_LINE
(
EXTI_Lše
));

192 ià((
EXTI
->
PR
 & 
EXTI_Lše
è!ð(
ušt32_t
)
RESET
)

194 
b™¡©us
 = 
SET
;

198 
b™¡©us
 = 
RESET
;

200  
b™¡©us
;

201 
	}
}

209 
	$EXTI_CË¬FÏg
(
ušt32_t
 
EXTI_Lše
)

212 
	`as£¹_·¿m
(
	`IS_EXTI_LINE
(
EXTI_Lše
));

214 
EXTI
->
PR
 = 
EXTI_Lše
;

215 
	}
}

224 
ITStus
 
	$EXTI_G‘ITStus
(
ušt32_t
 
EXTI_Lše
)

226 
ITStus
 
b™¡©us
 = 
RESET
;

227 
ušt32_t
 
’abË¡©us
 = 0;

229 
	`as£¹_·¿m
(
	`IS_GET_EXTI_LINE
(
EXTI_Lše
));

231 
’abË¡©us
 = 
EXTI
->
IMR
 & 
EXTI_Lše
;

232 ià(((
EXTI
->
PR
 & 
EXTI_Lše
è!ð(
ušt32_t
)
RESET
è&& (
’abË¡©us
 != (uint32_t)RESET))

234 
b™¡©us
 = 
SET
;

238 
b™¡©us
 = 
RESET
;

240  
b™¡©us
;

241 
	}
}

249 
	$EXTI_CË¬ITP’dšgB™
(
ušt32_t
 
EXTI_Lše
)

252 
	`as£¹_·¿m
(
	`IS_EXTI_LINE
(
EXTI_Lše
));

254 
EXTI
->
PR
 = 
EXTI_Lše
;

255 
	}
}

	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_exti.h

24 #iâdeà
__STM32F10x_EXTI_H


25 
	#__STM32F10x_EXTI_H


	)

27 #ifdeà
__ýlu¥lus


32 
	~"¡m32f10x.h
"

52 
EXTI_Mode_IÁ”ru±
 = 0x00,

53 
EXTI_Mode_Ev’t
 = 0x04

54 }
	tEXTIMode_Ty³Def
;

56 
	#IS_EXTI_MODE
(
MODE
è(((MODEè=ð
EXTI_Mode_IÁ”ru±
è|| ((MODEè=ð
EXTI_Mode_Ev’t
))

	)

64 
EXTI_Trigg”_Risšg
 = 0x08,

65 
EXTI_Trigg”_F®lšg
 = 0x0C,

66 
EXTI_Trigg”_Risšg_F®lšg
 = 0x10

67 }
	tEXTITrigg”_Ty³Def
;

69 
	#IS_EXTI_TRIGGER
(
TRIGGER
è(((TRIGGERè=ð
EXTI_Trigg”_Risšg
è|| \

	)

70 ((
TRIGGER
è=ð
EXTI_Trigg”_F®lšg
) || \

71 ((
TRIGGER
è=ð
EXTI_Trigg”_Risšg_F®lšg
))

78 
ušt32_t
 
EXTI_Lše
;

81 
EXTIMode_Ty³Def
 
EXTI_Mode
;

84 
EXTITrigg”_Ty³Def
 
EXTI_Trigg”
;

87 
FunùiÚ®S‹
 
EXTI_LšeCmd
;

89 }
	tEXTI_In™Ty³Def
;

103 
	#EXTI_Lše0
 ((
ušt32_t
)0x00001è

	)

104 
	#EXTI_Lše1
 ((
ušt32_t
)0x00002è

	)

105 
	#EXTI_Lše2
 ((
ušt32_t
)0x00004è

	)

106 
	#EXTI_Lše3
 ((
ušt32_t
)0x00008è

	)

107 
	#EXTI_Lše4
 ((
ušt32_t
)0x00010è

	)

108 
	#EXTI_Lše5
 ((
ušt32_t
)0x00020è

	)

109 
	#EXTI_Lše6
 ((
ušt32_t
)0x00040è

	)

110 
	#EXTI_Lše7
 ((
ušt32_t
)0x00080è

	)

111 
	#EXTI_Lše8
 ((
ušt32_t
)0x00100è

	)

112 
	#EXTI_Lše9
 ((
ušt32_t
)0x00200è

	)

113 
	#EXTI_Lše10
 ((
ušt32_t
)0x00400è

	)

114 
	#EXTI_Lše11
 ((
ušt32_t
)0x00800è

	)

115 
	#EXTI_Lše12
 ((
ušt32_t
)0x01000è

	)

116 
	#EXTI_Lše13
 ((
ušt32_t
)0x02000è

	)

117 
	#EXTI_Lše14
 ((
ušt32_t
)0x04000è

	)

118 
	#EXTI_Lše15
 ((
ušt32_t
)0x08000è

	)

119 
	#EXTI_Lše16
 ((
ušt32_t
)0x10000è

	)

120 
	#EXTI_Lše17
 ((
ušt32_t
)0x20000è

	)

121 
	#EXTI_Lše18
 ((
ušt32_t
)0x40000è

	)

123 
	#EXTI_Lše19
 ((
ušt32_t
)0x80000è

	)

125 
	#IS_EXTI_LINE
(
LINE
è((((LINEè& (
ušt32_t
)0xFFF00000è=ð0x00è&& ((LINEè!ð(
ušt16_t
)0x00))

	)

126 
	#IS_GET_EXTI_LINE
(
LINE
è(((LINEè=ð
EXTI_Lše0
è|| ((LINEè=ð
EXTI_Lše1
è|| \

	)

127 ((
LINE
è=ð
EXTI_Lše2
è|| ((LINEè=ð
EXTI_Lše3
) || \

128 ((
LINE
è=ð
EXTI_Lše4
è|| ((LINEè=ð
EXTI_Lše5
) || \

129 ((
LINE
è=ð
EXTI_Lše6
è|| ((LINEè=ð
EXTI_Lše7
) || \

130 ((
LINE
è=ð
EXTI_Lše8
è|| ((LINEè=ð
EXTI_Lše9
) || \

131 ((
LINE
è=ð
EXTI_Lše10
è|| ((LINEè=ð
EXTI_Lše11
) || \

132 ((
LINE
è=ð
EXTI_Lše12
è|| ((LINEè=ð
EXTI_Lše13
) || \

133 ((
LINE
è=ð
EXTI_Lše14
è|| ((LINEè=ð
EXTI_Lše15
) || \

134 ((
LINE
è=ð
EXTI_Lše16
è|| ((LINEè=ð
EXTI_Lše17
) || \

135 ((
LINE
è=ð
EXTI_Lše18
è|| ((LINEè=ð
EXTI_Lše19
))

158 
EXTI_DeIn™
();

159 
EXTI_In™
(
EXTI_In™Ty³Def
* 
EXTI_In™SŒuù
);

160 
EXTI_SŒuùIn™
(
EXTI_In™Ty³Def
* 
EXTI_In™SŒuù
);

161 
EXTI_G’”©eSWIÁ”ru±
(
ušt32_t
 
EXTI_Lše
);

162 
FÏgStus
 
EXTI_G‘FÏgStus
(
ušt32_t
 
EXTI_Lše
);

163 
EXTI_CË¬FÏg
(
ušt32_t
 
EXTI_Lše
);

164 
ITStus
 
EXTI_G‘ITStus
(
ušt32_t
 
EXTI_Lše
);

165 
EXTI_CË¬ITP’dšgB™
(
ušt32_t
 
EXTI_Lše
);

167 #ifdeà
__ýlu¥lus


	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_flash.c

23 
	~"¡m32f10x_æash.h
"

47 
	#ACR_LATENCY_Mask
 ((
ušt32_t
)0x00000038)

	)

48 
	#ACR_HLFCYA_Mask
 ((
ušt32_t
)0xFFFFFFF7)

	)

49 
	#ACR_PRFTBE_Mask
 ((
ušt32_t
)0xFFFFFFEF)

	)

52 
	#ACR_PRFTBS_Mask
 ((
ušt32_t
)0x00000020)

	)

55 
	#CR_PG_S‘
 ((
ušt32_t
)0x00000001)

	)

56 
	#CR_PG_Re£t
 ((
ušt32_t
)0x00001FFE)

	)

57 
	#CR_PER_S‘
 ((
ušt32_t
)0x00000002)

	)

58 
	#CR_PER_Re£t
 ((
ušt32_t
)0x00001FFD)

	)

59 
	#CR_MER_S‘
 ((
ušt32_t
)0x00000004)

	)

60 
	#CR_MER_Re£t
 ((
ušt32_t
)0x00001FFB)

	)

61 
	#CR_OPTPG_S‘
 ((
ušt32_t
)0x00000010)

	)

62 
	#CR_OPTPG_Re£t
 ((
ušt32_t
)0x00001FEF)

	)

63 
	#CR_OPTER_S‘
 ((
ušt32_t
)0x00000020)

	)

64 
	#CR_OPTER_Re£t
 ((
ušt32_t
)0x00001FDF)

	)

65 
	#CR_STRT_S‘
 ((
ušt32_t
)0x00000040)

	)

66 
	#CR_LOCK_S‘
 ((
ušt32_t
)0x00000080)

	)

69 
	#RDPRT_Mask
 ((
ušt32_t
)0x00000002)

	)

70 
	#WRP0_Mask
 ((
ušt32_t
)0x000000FF)

	)

71 
	#WRP1_Mask
 ((
ušt32_t
)0x0000FF00)

	)

72 
	#WRP2_Mask
 ((
ušt32_t
)0x00FF0000)

	)

73 
	#WRP3_Mask
 ((
ušt32_t
)0xFF000000)

	)

74 
	#OB_USER_BFB2
 ((
ušt16_t
)0x0008)

	)

77 
	#RDP_Key
 ((
ušt16_t
)0x00A5)

	)

78 
	#FLASH_KEY1
 ((
ušt32_t
)0x45670123)

	)

79 
	#FLASH_KEY2
 ((
ušt32_t
)0xCDEF89AB)

	)

82 
	#FLASH_BANK1_END_ADDRESS
 ((
ušt32_t
)0x807FFFF)

	)

85 
	#E¿£Timeout
 ((
ušt32_t
)0x000B0000)

	)

86 
	#Prog¿mTimeout
 ((
ušt32_t
)0x00002000)

	)

254 
	$FLASH_S‘L©’cy
(
ušt32_t
 
FLASH_L©’cy
)

256 
ušt32_t
 
tm´eg
 = 0;

259 
	`as£¹_·¿m
(
	`IS_FLASH_LATENCY
(
FLASH_L©’cy
));

262 
tm´eg
 = 
FLASH
->
ACR
;

265 
tm´eg
 &ð
ACR_LATENCY_Mask
;

266 
tm´eg
 |ð
FLASH_L©’cy
;

269 
FLASH
->
ACR
 = 
tm´eg
;

270 
	}
}

281 
	$FLASH_H®fCyþeAcûssCmd
(
ušt32_t
 
FLASH_H®fCyþeAcûss
)

284 
	`as£¹_·¿m
(
	`IS_FLASH_HALFCYCLEACCESS_STATE
(
FLASH_H®fCyþeAcûss
));

287 
FLASH
->
ACR
 &ð
ACR_HLFCYA_Mask
;

288 
FLASH
->
ACR
 |ð
FLASH_H®fCyþeAcûss
;

289 
	}
}

300 
	$FLASH_P»ãtchBufãrCmd
(
ušt32_t
 
FLASH_P»ãtchBufãr
)

303 
	`as£¹_·¿m
(
	`IS_FLASH_PREFETCHBUFFER_STATE
(
FLASH_P»ãtchBufãr
));

306 
FLASH
->
ACR
 &ð
ACR_PRFTBE_Mask
;

307 
FLASH
->
ACR
 |ð
FLASH_P»ãtchBufãr
;

308 
	}
}

319 
	$FLASH_UÆock
()

322 
FLASH
->
KEYR
 = 
FLASH_KEY1
;

323 
FLASH
->
KEYR
 = 
FLASH_KEY2
;

325 #ifdeà
STM32F10X_XL


327 
FLASH
->
KEYR2
 = 
FLASH_KEY1
;

328 
FLASH
->
KEYR2
 = 
FLASH_KEY2
;

330 
	}
}

340 
	$FLASH_UÆockBªk1
()

343 
FLASH
->
KEYR
 = 
FLASH_KEY1
;

344 
FLASH
->
KEYR
 = 
FLASH_KEY2
;

345 
	}
}

347 #ifdeà
STM32F10X_XL


354 
	$FLASH_UÆockBªk2
()

357 
FLASH
->
KEYR2
 = 
FLASH_KEY1
;

358 
FLASH
->
KEYR2
 = 
FLASH_KEY2
;

360 
	}
}

372 
	$FLASH_Lock
()

375 
FLASH
->
CR
 |ð
CR_LOCK_S‘
;

377 #ifdeà
STM32F10X_XL


379 
FLASH
->
CR2
 |ð
CR_LOCK_S‘
;

381 
	}
}

392 
	$FLASH_LockBªk1
()

395 
FLASH
->
CR
 |ð
CR_LOCK_S‘
;

396 
	}
}

398 #ifdeà
STM32F10X_XL


405 
	$FLASH_LockBªk2
()

408 
FLASH
->
CR2
 |ð
CR_LOCK_S‘
;

409 
	}
}

419 
FLASH_Stus
 
	$FLASH_E¿£Page
(
ušt32_t
 
Page_Add»ss
)

421 
FLASH_Stus
 
¡©us
 = 
FLASH_COMPLETE
;

423 
	`as£¹_·¿m
(
	`IS_FLASH_ADDRESS
(
Page_Add»ss
));

425 #ifdeà
STM32F10X_XL


426 if(
Page_Add»ss
 < 
FLASH_BANK1_END_ADDRESS
)

429 
¡©us
 = 
	`FLASH_Wa™FÜLa¡Bªk1O³¿tiÚ
(
E¿£Timeout
);

430 if(
¡©us
 =ð
FLASH_COMPLETE
)

433 
FLASH
->
CR
|ð
CR_PER_S‘
;

434 
FLASH
->
AR
 = 
Page_Add»ss
;

435 
FLASH
->
CR
|ð
CR_STRT_S‘
;

438 
¡©us
 = 
	`FLASH_Wa™FÜLa¡Bªk1O³¿tiÚ
(
E¿£Timeout
);

441 
FLASH
->
CR
 &ð
CR_PER_Re£t
;

447 
¡©us
 = 
	`FLASH_Wa™FÜLa¡Bªk2O³¿tiÚ
(
E¿£Timeout
);

448 if(
¡©us
 =ð
FLASH_COMPLETE
)

451 
FLASH
->
CR2
|ð
CR_PER_S‘
;

452 
FLASH
->
AR2
 = 
Page_Add»ss
;

453 
FLASH
->
CR2
|ð
CR_STRT_S‘
;

456 
¡©us
 = 
	`FLASH_Wa™FÜLa¡Bªk2O³¿tiÚ
(
E¿£Timeout
);

459 
FLASH
->
CR2
 &ð
CR_PER_Re£t
;

464 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
E¿£Timeout
);

466 if(
¡©us
 =ð
FLASH_COMPLETE
)

469 
FLASH
->
CR
|ð
CR_PER_S‘
;

470 
FLASH
->
AR
 = 
Page_Add»ss
;

471 
FLASH
->
CR
|ð
CR_STRT_S‘
;

474 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
E¿£Timeout
);

477 
FLASH
->
CR
 &ð
CR_PER_Re£t
;

482  
¡©us
;

483 
	}
}

492 
FLASH_Stus
 
	$FLASH_E¿£AÎPages
()

494 
FLASH_Stus
 
¡©us
 = 
FLASH_COMPLETE
;

496 #ifdeà
STM32F10X_XL


498 
¡©us
 = 
	`FLASH_Wa™FÜLa¡Bªk1O³¿tiÚ
(
E¿£Timeout
);

500 if(
¡©us
 =ð
FLASH_COMPLETE
)

503 
FLASH
->
CR
 |ð
CR_MER_S‘
;

504 
FLASH
->
CR
 |ð
CR_STRT_S‘
;

507 
¡©us
 = 
	`FLASH_Wa™FÜLa¡Bªk1O³¿tiÚ
(
E¿£Timeout
);

510 
FLASH
->
CR
 &ð
CR_MER_Re£t
;

512 if(
¡©us
 =ð
FLASH_COMPLETE
)

515 
FLASH
->
CR2
 |ð
CR_MER_S‘
;

516 
FLASH
->
CR2
 |ð
CR_STRT_S‘
;

519 
¡©us
 = 
	`FLASH_Wa™FÜLa¡Bªk2O³¿tiÚ
(
E¿£Timeout
);

522 
FLASH
->
CR2
 &ð
CR_MER_Re£t
;

526 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
E¿£Timeout
);

527 if(
¡©us
 =ð
FLASH_COMPLETE
)

530 
FLASH
->
CR
 |ð
CR_MER_S‘
;

531 
FLASH
->
CR
 |ð
CR_STRT_S‘
;

534 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
E¿£Timeout
);

537 
FLASH
->
CR
 &ð
CR_MER_Re£t
;

542  
¡©us
;

543 
	}
}

555 
FLASH_Stus
 
	$FLASH_E¿£AÎBªk1Pages
()

557 
FLASH_Stus
 
¡©us
 = 
FLASH_COMPLETE
;

559 
¡©us
 = 
	`FLASH_Wa™FÜLa¡Bªk1O³¿tiÚ
(
E¿£Timeout
);

561 if(
¡©us
 =ð
FLASH_COMPLETE
)

564 
FLASH
->
CR
 |ð
CR_MER_S‘
;

565 
FLASH
->
CR
 |ð
CR_STRT_S‘
;

568 
¡©us
 = 
	`FLASH_Wa™FÜLa¡Bªk1O³¿tiÚ
(
E¿£Timeout
);

571 
FLASH
->
CR
 &ð
CR_MER_Re£t
;

574  
¡©us
;

575 
	}
}

577 #ifdeà
STM32F10X_XL


585 
FLASH_Stus
 
	$FLASH_E¿£AÎBªk2Pages
()

587 
FLASH_Stus
 
¡©us
 = 
FLASH_COMPLETE
;

589 
¡©us
 = 
	`FLASH_Wa™FÜLa¡Bªk2O³¿tiÚ
(
E¿£Timeout
);

591 if(
¡©us
 =ð
FLASH_COMPLETE
)

594 
FLASH
->
CR2
 |ð
CR_MER_S‘
;

595 
FLASH
->
CR2
 |ð
CR_STRT_S‘
;

598 
¡©us
 = 
	`FLASH_Wa™FÜLa¡Bªk2O³¿tiÚ
(
E¿£Timeout
);

601 
FLASH
->
CR2
 &ð
CR_MER_Re£t
;

604  
¡©us
;

605 
	}
}

616 
FLASH_Stus
 
	$FLASH_E¿£O±iÚBy‹s
()

618 
ušt16_t
 
rd±mp
 = 
RDP_Key
;

620 
FLASH_Stus
 
¡©us
 = 
FLASH_COMPLETE
;

623 if(
	`FLASH_G‘R—dOutPrÙeùiÚStus
(è!ð
RESET
)

625 
rd±mp
 = 0x00;

629 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
E¿£Timeout
);

630 if(
¡©us
 =ð
FLASH_COMPLETE
)

633 
FLASH
->
OPTKEYR
 = 
FLASH_KEY1
;

634 
FLASH
->
OPTKEYR
 = 
FLASH_KEY2
;

637 
FLASH
->
CR
 |ð
CR_OPTER_S‘
;

638 
FLASH
->
CR
 |ð
CR_STRT_S‘
;

640 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
E¿£Timeout
);

642 if(
¡©us
 =ð
FLASH_COMPLETE
)

645 
FLASH
->
CR
 &ð
CR_OPTER_Re£t
;

648 
FLASH
->
CR
 |ð
CR_OPTPG_S‘
;

650 
OB
->
RDP
 = (
ušt16_t
)
rd±mp
;

652 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
Prog¿mTimeout
);

654 if(
¡©us
 !ð
FLASH_TIMEOUT
)

657 
FLASH
->
CR
 &ð
CR_OPTPG_Re£t
;

662 ià(
¡©us
 !ð
FLASH_TIMEOUT
)

665 
FLASH
->
CR
 &ð
CR_OPTPG_Re£t
;

670  
¡©us
;

671 
	}
}

681 
FLASH_Stus
 
	$FLASH_Prog¿mWÜd
(
ušt32_t
 
Add»ss
, ušt32_ˆ
D©a
)

683 
FLASH_Stus
 
¡©us
 = 
FLASH_COMPLETE
;

684 
__IO
 
ušt32_t
 
tmp
 = 0;

687 
	`as£¹_·¿m
(
	`IS_FLASH_ADDRESS
(
Add»ss
));

689 #ifdeà
STM32F10X_XL


690 if(
Add»ss
 < 
FLASH_BANK1_END_ADDRESS
 - 2)

693 
¡©us
 = 
	`FLASH_Wa™FÜLa¡Bªk1O³¿tiÚ
(
Prog¿mTimeout
);

694 if(
¡©us
 =ð
FLASH_COMPLETE
)

698 
FLASH
->
CR
 |ð
CR_PG_S‘
;

700 *(
__IO
 
ušt16_t
*)
Add»ss
 = (ušt16_t)
D©a
;

702 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
Prog¿mTimeout
);

704 if(
¡©us
 =ð
FLASH_COMPLETE
)

708 
tmp
 = 
Add»ss
 + 2;

710 *(
__IO
 
ušt16_t
*è
tmp
 = 
D©a
 >> 16;

713 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
Prog¿mTimeout
);

716 
FLASH
->
CR
 &ð
CR_PG_Re£t
;

721 
FLASH
->
CR
 &ð
CR_PG_Re£t
;

725 if(
Add»ss
 =ð(
FLASH_BANK1_END_ADDRESS
 - 1))

728 
¡©us
 = 
	`FLASH_Wa™FÜLa¡Bªk1O³¿tiÚ
(
Prog¿mTimeout
);

730 if(
¡©us
 =ð
FLASH_COMPLETE
)

734 
FLASH
->
CR
 |ð
CR_PG_S‘
;

736 *(
__IO
 
ušt16_t
*)
Add»ss
 = (ušt16_t)
D©a
;

739 
¡©us
 = 
	`FLASH_Wa™FÜLa¡Bªk1O³¿tiÚ
(
Prog¿mTimeout
);

742 
FLASH
->
CR
 &ð
CR_PG_Re£t
;

747 
FLASH
->
CR
 &ð
CR_PG_Re£t
;

751 
¡©us
 = 
	`FLASH_Wa™FÜLa¡Bªk2O³¿tiÚ
(
Prog¿mTimeout
);

753 if(
¡©us
 =ð
FLASH_COMPLETE
)

757 
FLASH
->
CR2
 |ð
CR_PG_S‘
;

758 
tmp
 = 
Add»ss
 + 2;

760 *(
__IO
 
ušt16_t
*è
tmp
 = 
D©a
 >> 16;

763 
¡©us
 = 
	`FLASH_Wa™FÜLa¡Bªk2O³¿tiÚ
(
Prog¿mTimeout
);

766 
FLASH
->
CR2
 &ð
CR_PG_Re£t
;

771 
FLASH
->
CR2
 &ð
CR_PG_Re£t
;

777 
¡©us
 = 
	`FLASH_Wa™FÜLa¡Bªk2O³¿tiÚ
(
Prog¿mTimeout
);

779 if(
¡©us
 =ð
FLASH_COMPLETE
)

783 
FLASH
->
CR2
 |ð
CR_PG_S‘
;

785 *(
__IO
 
ušt16_t
*)
Add»ss
 = (ušt16_t)
D©a
;

787 
¡©us
 = 
	`FLASH_Wa™FÜLa¡Bªk2O³¿tiÚ
(
Prog¿mTimeout
);

789 if(
¡©us
 =ð
FLASH_COMPLETE
)

793 
tmp
 = 
Add»ss
 + 2;

795 *(
__IO
 
ušt16_t
*è
tmp
 = 
D©a
 >> 16;

798 
¡©us
 = 
	`FLASH_Wa™FÜLa¡Bªk2O³¿tiÚ
(
Prog¿mTimeout
);

801 
FLASH
->
CR2
 &ð
CR_PG_Re£t
;

806 
FLASH
->
CR2
 &ð
CR_PG_Re£t
;

812 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
Prog¿mTimeout
);

814 if(
¡©us
 =ð
FLASH_COMPLETE
)

818 
FLASH
->
CR
 |ð
CR_PG_S‘
;

820 *(
__IO
 
ušt16_t
*)
Add»ss
 = (ušt16_t)
D©a
;

822 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
Prog¿mTimeout
);

824 if(
¡©us
 =ð
FLASH_COMPLETE
)

828 
tmp
 = 
Add»ss
 + 2;

830 *(
__IO
 
ušt16_t
*è
tmp
 = 
D©a
 >> 16;

833 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
Prog¿mTimeout
);

836 
FLASH
->
CR
 &ð
CR_PG_Re£t
;

841 
FLASH
->
CR
 &ð
CR_PG_Re£t
;

847  
¡©us
;

848 
	}
}

858 
FLASH_Stus
 
	$FLASH_Prog¿mH®fWÜd
(
ušt32_t
 
Add»ss
, 
ušt16_t
 
D©a
)

860 
FLASH_Stus
 
¡©us
 = 
FLASH_COMPLETE
;

862 
	`as£¹_·¿m
(
	`IS_FLASH_ADDRESS
(
Add»ss
));

864 #ifdeà
STM32F10X_XL


866 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
Prog¿mTimeout
);

868 if(
Add»ss
 < 
FLASH_BANK1_END_ADDRESS
)

870 if(
¡©us
 =ð
FLASH_COMPLETE
)

873 
FLASH
->
CR
 |ð
CR_PG_S‘
;

875 *(
__IO
 
ušt16_t
*)
Add»ss
 = 
D©a
;

877 
¡©us
 = 
	`FLASH_Wa™FÜLa¡Bªk1O³¿tiÚ
(
Prog¿mTimeout
);

880 
FLASH
->
CR
 &ð
CR_PG_Re£t
;

885 if(
¡©us
 =ð
FLASH_COMPLETE
)

888 
FLASH
->
CR2
 |ð
CR_PG_S‘
;

890 *(
__IO
 
ušt16_t
*)
Add»ss
 = 
D©a
;

892 
¡©us
 = 
	`FLASH_Wa™FÜLa¡Bªk2O³¿tiÚ
(
Prog¿mTimeout
);

895 
FLASH
->
CR2
 &ð
CR_PG_Re£t
;

900 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
Prog¿mTimeout
);

902 if(
¡©us
 =ð
FLASH_COMPLETE
)

905 
FLASH
->
CR
 |ð
CR_PG_S‘
;

907 *(
__IO
 
ušt16_t
*)
Add»ss
 = 
D©a
;

909 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
Prog¿mTimeout
);

912 
FLASH
->
CR
 &ð
CR_PG_Re£t
;

917  
¡©us
;

918 
	}
}

929 
FLASH_Stus
 
	$FLASH_Prog¿mO±iÚBy‹D©a
(
ušt32_t
 
Add»ss
, 
ušt8_t
 
D©a
)

931 
FLASH_Stus
 
¡©us
 = 
FLASH_COMPLETE
;

933 
	`as£¹_·¿m
(
	`IS_OB_DATA_ADDRESS
(
Add»ss
));

934 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
Prog¿mTimeout
);

936 if(
¡©us
 =ð
FLASH_COMPLETE
)

939 
FLASH
->
OPTKEYR
 = 
FLASH_KEY1
;

940 
FLASH
->
OPTKEYR
 = 
FLASH_KEY2
;

942 
FLASH
->
CR
 |ð
CR_OPTPG_S‘
;

943 *(
__IO
 
ušt16_t
*)
Add»ss
 = 
D©a
;

946 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
Prog¿mTimeout
);

947 if(
¡©us
 !ð
FLASH_TIMEOUT
)

950 
FLASH
->
CR
 &ð
CR_OPTPG_Re£t
;

954  
¡©us
;

955 
	}
}

975 
FLASH_Stus
 
	$FLASH_EÇbËWr™ePrÙeùiÚ
(
ušt32_t
 
FLASH_Pages
)

977 
ušt16_t
 
WRP0_D©a
 = 0xFFFF, 
WRP1_D©a
 = 0xFFFF, 
WRP2_D©a
 = 0xFFFF, 
WRP3_D©a
 = 0xFFFF;

979 
FLASH_Stus
 
¡©us
 = 
FLASH_COMPLETE
;

982 
	`as£¹_·¿m
(
	`IS_FLASH_WRPROT_PAGE
(
FLASH_Pages
));

984 
FLASH_Pages
 = (
ušt32_t
)(~FLASH_Pages);

985 
WRP0_D©a
 = (
ušt16_t
)(
FLASH_Pages
 & 
WRP0_Mask
);

986 
WRP1_D©a
 = (
ušt16_t
)((
FLASH_Pages
 & 
WRP1_Mask
) >> 8);

987 
WRP2_D©a
 = (
ušt16_t
)((
FLASH_Pages
 & 
WRP2_Mask
) >> 16);

988 
WRP3_D©a
 = (
ušt16_t
)((
FLASH_Pages
 & 
WRP3_Mask
) >> 24);

991 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
Prog¿mTimeout
);

993 if(
¡©us
 =ð
FLASH_COMPLETE
)

996 
FLASH
->
OPTKEYR
 = 
FLASH_KEY1
;

997 
FLASH
->
OPTKEYR
 = 
FLASH_KEY2
;

998 
FLASH
->
CR
 |ð
CR_OPTPG_S‘
;

999 if(
WRP0_D©a
 != 0xFF)

1001 
OB
->
WRP0
 = 
WRP0_D©a
;

1004 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
Prog¿mTimeout
);

1006 if((
¡©us
 =ð
FLASH_COMPLETE
è&& (
WRP1_D©a
 != 0xFF))

1008 
OB
->
WRP1
 = 
WRP1_D©a
;

1011 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
Prog¿mTimeout
);

1013 if((
¡©us
 =ð
FLASH_COMPLETE
è&& (
WRP2_D©a
 != 0xFF))

1015 
OB
->
WRP2
 = 
WRP2_D©a
;

1018 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
Prog¿mTimeout
);

1021 if((
¡©us
 =ð
FLASH_COMPLETE
)&& (
WRP3_D©a
 != 0xFF))

1023 
OB
->
WRP3
 = 
WRP3_D©a
;

1026 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
Prog¿mTimeout
);

1029 if(
¡©us
 !ð
FLASH_TIMEOUT
)

1032 
FLASH
->
CR
 &ð
CR_OPTPG_Re£t
;

1036  
¡©us
;

1037 
	}
}

1049 
FLASH_Stus
 
	$FLASH_R—dOutPrÙeùiÚ
(
FunùiÚ®S‹
 
NewS‹
)

1051 
FLASH_Stus
 
¡©us
 = 
FLASH_COMPLETE
;

1053 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1054 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
E¿£Timeout
);

1055 if(
¡©us
 =ð
FLASH_COMPLETE
)

1058 
FLASH
->
OPTKEYR
 = 
FLASH_KEY1
;

1059 
FLASH
->
OPTKEYR
 = 
FLASH_KEY2
;

1060 
FLASH
->
CR
 |ð
CR_OPTER_S‘
;

1061 
FLASH
->
CR
 |ð
CR_STRT_S‘
;

1063 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
E¿£Timeout
);

1064 if(
¡©us
 =ð
FLASH_COMPLETE
)

1067 
FLASH
->
CR
 &ð
CR_OPTER_Re£t
;

1069 
FLASH
->
CR
 |ð
CR_OPTPG_S‘
;

1070 if(
NewS‹
 !ð
DISABLE
)

1072 
OB
->
RDP
 = 0x00;

1076 
OB
->
RDP
 = 
RDP_Key
;

1079 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
E¿£Timeout
);

1081 if(
¡©us
 !ð
FLASH_TIMEOUT
)

1084 
FLASH
->
CR
 &ð
CR_OPTPG_Re£t
;

1089 if(
¡©us
 !ð
FLASH_TIMEOUT
)

1092 
FLASH
->
CR
 &ð
CR_OPTER_Re£t
;

1097  
¡©us
;

1098 
	}
}

1118 
FLASH_Stus
 
	$FLASH_U£rO±iÚBy‹CÚfig
(
ušt16_t
 
OB_IWDG
, ušt16_ˆ
OB_STOP
, ušt16_ˆ
OB_STDBY
)

1120 
FLASH_Stus
 
¡©us
 = 
FLASH_COMPLETE
;

1123 
	`as£¹_·¿m
(
	`IS_OB_IWDG_SOURCE
(
OB_IWDG
));

1124 
	`as£¹_·¿m
(
	`IS_OB_STOP_SOURCE
(
OB_STOP
));

1125 
	`as£¹_·¿m
(
	`IS_OB_STDBY_SOURCE
(
OB_STDBY
));

1128 
FLASH
->
OPTKEYR
 = 
FLASH_KEY1
;

1129 
FLASH
->
OPTKEYR
 = 
FLASH_KEY2
;

1132 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
Prog¿mTimeout
);

1134 if(
¡©us
 =ð
FLASH_COMPLETE
)

1137 
FLASH
->
CR
 |ð
CR_OPTPG_S‘
;

1139 
OB
->
USER
 = 
OB_IWDG
 | (
ušt16_t
)(
OB_STOP
 | (ušt16_t)(
OB_STDBY
 | ((uint16_t)0xF8)));

1142 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
Prog¿mTimeout
);

1143 if(
¡©us
 !ð
FLASH_TIMEOUT
)

1146 
FLASH
->
CR
 &ð
CR_OPTPG_Re£t
;

1150  
¡©us
;

1151 
	}
}

1153 #ifdeà
STM32F10X_XL


1172 
FLASH_Stus
 
	$FLASH_BoÙCÚfig
(
ušt16_t
 
FLASH_BOOT
)

1174 
FLASH_Stus
 
¡©us
 = 
FLASH_COMPLETE
;

1175 
	`as£¹_·¿m
(
	`IS_FLASH_BOOT
(
FLASH_BOOT
));

1177 
FLASH
->
OPTKEYR
 = 
FLASH_KEY1
;

1178 
FLASH
->
OPTKEYR
 = 
FLASH_KEY2
;

1181 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
Prog¿mTimeout
);

1183 if(
¡©us
 =ð
FLASH_COMPLETE
)

1186 
FLASH
->
CR
 |ð
CR_OPTPG_S‘
;

1188 if(
FLASH_BOOT
 =ð
FLASH_BOOT_Bªk1
)

1190 
OB
->
USER
 |ð
OB_USER_BFB2
;

1194 
OB
->
USER
 &ð(
ušt16_t
)(~(ušt16_t)(
OB_USER_BFB2
));

1197 
¡©us
 = 
	`FLASH_Wa™FÜLa¡O³¿tiÚ
(
Prog¿mTimeout
);

1198 if(
¡©us
 !ð
FLASH_TIMEOUT
)

1201 
FLASH
->
CR
 &ð
CR_OPTPG_Re£t
;

1205  
¡©us
;

1206 
	}
}

1216 
ušt32_t
 
	$FLASH_G‘U£rO±iÚBy‹
()

1219  (
ušt32_t
)(
FLASH
->
OBR
 >> 2);

1220 
	}
}

1228 
ušt32_t
 
	$FLASH_G‘Wr™ePrÙeùiÚO±iÚBy‹
()

1231  (
ušt32_t
)(
FLASH
->
WRPR
);

1232 
	}
}

1240 
FÏgStus
 
	$FLASH_G‘R—dOutPrÙeùiÚStus
()

1242 
FÏgStus
 
»adout¡©us
 = 
RESET
;

1243 ià((
FLASH
->
OBR
 & 
RDPRT_Mask
è!ð(
ušt32_t
)
RESET
)

1245 
»adout¡©us
 = 
SET
;

1249 
»adout¡©us
 = 
RESET
;

1251  
»adout¡©us
;

1252 
	}
}

1260 
FÏgStus
 
	$FLASH_G‘P»ãtchBufãrStus
()

1262 
FÏgStus
 
b™¡©us
 = 
RESET
;

1264 ià((
FLASH
->
ACR
 & 
ACR_PRFTBS_Mask
è!ð(
ušt32_t
)
RESET
)

1266 
b™¡©us
 = 
SET
;

1270 
b™¡©us
 = 
RESET
;

1273  
b™¡©us
;

1274 
	}
}

1290 
	$FLASH_ITCÚfig
(
ušt32_t
 
FLASH_IT
, 
FunùiÚ®S‹
 
NewS‹
)

1292 #ifdeà
STM32F10X_XL


1294 
	`as£¹_·¿m
(
	`IS_FLASH_IT
(
FLASH_IT
));

1295 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1297 if((
FLASH_IT
 & 0x80000000) != 0x0)

1299 if(
NewS‹
 !ð
DISABLE
)

1302 
FLASH
->
CR2
 |ð(
FLASH_IT
 & 0x7FFFFFFF);

1307 
FLASH
->
CR2
 &ð~(
ušt32_t
)(
FLASH_IT
 & 0x7FFFFFFF);

1312 if(
NewS‹
 !ð
DISABLE
)

1315 
FLASH
->
CR
 |ð
FLASH_IT
;

1320 
FLASH
->
CR
 &ð~(
ušt32_t
)
FLASH_IT
;

1325 
	`as£¹_·¿m
(
	`IS_FLASH_IT
(
FLASH_IT
));

1326 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1328 if(
NewS‹
 !ð
DISABLE
)

1331 
FLASH
->
CR
 |ð
FLASH_IT
;

1336 
FLASH
->
CR
 &ð~(
ušt32_t
)
FLASH_IT
;

1339 
	}
}

1357 
FÏgStus
 
	$FLASH_G‘FÏgStus
(
ušt32_t
 
FLASH_FLAG
)

1359 
FÏgStus
 
b™¡©us
 = 
RESET
;

1361 #ifdeà
STM32F10X_XL


1363 
	`as£¹_·¿m
(
	`IS_FLASH_GET_FLAG
(
FLASH_FLAG
)) ;

1364 if(
FLASH_FLAG
 =ð
FLASH_FLAG_OPTERR
)

1366 if((
FLASH
->
OBR
 & 
FLASH_FLAG_OPTERR
è!ð(
ušt32_t
)
RESET
)

1368 
b™¡©us
 = 
SET
;

1372 
b™¡©us
 = 
RESET
;

1377 if((
FLASH_FLAG
 & 0x80000000) != 0x0)

1379 if((
FLASH
->
SR2
 & 
FLASH_FLAG
è!ð(
ušt32_t
)
RESET
)

1381 
b™¡©us
 = 
SET
;

1385 
b™¡©us
 = 
RESET
;

1390 if((
FLASH
->
SR
 & 
FLASH_FLAG
è!ð(
ušt32_t
)
RESET
)

1392 
b™¡©us
 = 
SET
;

1396 
b™¡©us
 = 
RESET
;

1402 
	`as£¹_·¿m
(
	`IS_FLASH_GET_FLAG
(
FLASH_FLAG
)) ;

1403 if(
FLASH_FLAG
 =ð
FLASH_FLAG_OPTERR
)

1405 if((
FLASH
->
OBR
 & 
FLASH_FLAG_OPTERR
è!ð(
ušt32_t
)
RESET
)

1407 
b™¡©us
 = 
SET
;

1411 
b™¡©us
 = 
RESET
;

1416 if((
FLASH
->
SR
 & 
FLASH_FLAG
è!ð(
ušt32_t
)
RESET
)

1418 
b™¡©us
 = 
SET
;

1422 
b™¡©us
 = 
RESET
;

1428  
b™¡©us
;

1429 
	}
}

1443 
	$FLASH_CË¬FÏg
(
ušt32_t
 
FLASH_FLAG
)

1445 #ifdeà
STM32F10X_XL


1447 
	`as£¹_·¿m
(
	`IS_FLASH_CLEAR_FLAG
(
FLASH_FLAG
)) ;

1449 if((
FLASH_FLAG
 & 0x80000000) != 0x0)

1452 
FLASH
->
SR2
 = 
FLASH_FLAG
;

1457 
FLASH
->
SR
 = 
FLASH_FLAG
;

1462 
	`as£¹_·¿m
(
	`IS_FLASH_CLEAR_FLAG
(
FLASH_FLAG
)) ;

1465 
FLASH
->
SR
 = 
FLASH_FLAG
;

1467 
	}
}

1477 
FLASH_Stus
 
	$FLASH_G‘Stus
()

1479 
FLASH_Stus
 
æash¡©us
 = 
FLASH_COMPLETE
;

1481 if((
FLASH
->
SR
 & 
FLASH_FLAG_BSY
) == FLASH_FLAG_BSY)

1483 
æash¡©us
 = 
FLASH_BUSY
;

1487 if((
FLASH
->
SR
 & 
FLASH_FLAG_PGERR
) != 0)

1489 
æash¡©us
 = 
FLASH_ERROR_PG
;

1493 if((
FLASH
->
SR
 & 
FLASH_FLAG_WRPRTERR
) != 0 )

1495 
æash¡©us
 = 
FLASH_ERROR_WRP
;

1499 
æash¡©us
 = 
FLASH_COMPLETE
;

1504  
æash¡©us
;

1505 
	}
}

1515 
FLASH_Stus
 
	$FLASH_G‘Bªk1Stus
()

1517 
FLASH_Stus
 
æash¡©us
 = 
FLASH_COMPLETE
;

1519 if((
FLASH
->
SR
 & 
FLASH_FLAG_BANK1_BSY
è=ð
FLASH_FLAG_BSY
)

1521 
æash¡©us
 = 
FLASH_BUSY
;

1525 if((
FLASH
->
SR
 & 
FLASH_FLAG_BANK1_PGERR
) != 0)

1527 
æash¡©us
 = 
FLASH_ERROR_PG
;

1531 if((
FLASH
->
SR
 & 
FLASH_FLAG_BANK1_WRPRTERR
) != 0 )

1533 
æash¡©us
 = 
FLASH_ERROR_WRP
;

1537 
æash¡©us
 = 
FLASH_COMPLETE
;

1542  
æash¡©us
;

1543 
	}
}

1545 #ifdeà
STM32F10X_XL


1553 
FLASH_Stus
 
	$FLASH_G‘Bªk2Stus
()

1555 
FLASH_Stus
 
æash¡©us
 = 
FLASH_COMPLETE
;

1557 if((
FLASH
->
SR2
 & (
FLASH_FLAG_BANK2_BSY
 & 0x7FFFFFFF)) == (FLASH_FLAG_BANK2_BSY & 0x7FFFFFFF))

1559 
æash¡©us
 = 
FLASH_BUSY
;

1563 if((
FLASH
->
SR2
 & (
FLASH_FLAG_BANK2_PGERR
 & 0x7FFFFFFF)) != 0)

1565 
æash¡©us
 = 
FLASH_ERROR_PG
;

1569 if((
FLASH
->
SR2
 & (
FLASH_FLAG_BANK2_WRPRTERR
 & 0x7FFFFFFF)) != 0 )

1571 
æash¡©us
 = 
FLASH_ERROR_WRP
;

1575 
æash¡©us
 = 
FLASH_COMPLETE
;

1580  
æash¡©us
;

1581 
	}
}

1595 
FLASH_Stus
 
	$FLASH_Wa™FÜLa¡O³¿tiÚ
(
ušt32_t
 
Timeout
)

1597 
FLASH_Stus
 
¡©us
 = 
FLASH_COMPLETE
;

1600 
¡©us
 = 
	`FLASH_G‘Bªk1Stus
();

1602 (
¡©us
 =ð
FLASH_BUSY
è&& (
Timeout
 != 0x00))

1604 
¡©us
 = 
	`FLASH_G‘Bªk1Stus
();

1605 
Timeout
--;

1607 if(
Timeout
 == 0x00 )

1609 
¡©us
 = 
FLASH_TIMEOUT
;

1612  
¡©us
;

1613 
	}
}

1623 
FLASH_Stus
 
	$FLASH_Wa™FÜLa¡Bªk1O³¿tiÚ
(
ušt32_t
 
Timeout
)

1625 
FLASH_Stus
 
¡©us
 = 
FLASH_COMPLETE
;

1628 
¡©us
 = 
	`FLASH_G‘Bªk1Stus
();

1630 (
¡©us
 =ð
FLASH_FLAG_BANK1_BSY
è&& (
Timeout
 != 0x00))

1632 
¡©us
 = 
	`FLASH_G‘Bªk1Stus
();

1633 
Timeout
--;

1635 if(
Timeout
 == 0x00 )

1637 
¡©us
 = 
FLASH_TIMEOUT
;

1640  
¡©us
;

1641 
	}
}

1643 #ifdeà
STM32F10X_XL


1651 
FLASH_Stus
 
	$FLASH_Wa™FÜLa¡Bªk2O³¿tiÚ
(
ušt32_t
 
Timeout
)

1653 
FLASH_Stus
 
¡©us
 = 
FLASH_COMPLETE
;

1656 
¡©us
 = 
	`FLASH_G‘Bªk2Stus
();

1658 (
¡©us
 =ð(
FLASH_FLAG_BANK2_BSY
 & 0x7FFFFFFF)è&& (
Timeout
 != 0x00))

1660 
¡©us
 = 
	`FLASH_G‘Bªk2Stus
();

1661 
Timeout
--;

1663 if(
Timeout
 == 0x00 )

1665 
¡©us
 = 
FLASH_TIMEOUT
;

1668  
¡©us
;

1669 
	}
}

	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_flash.h

24 #iâdeà
__STM32F10x_FLASH_H


25 
	#__STM32F10x_FLASH_H


	)

27 #ifdeà
__ýlu¥lus


32 
	~"¡m32f10x.h
"

52 
FLASH_BUSY
 = 1,

53 
FLASH_ERROR_PG
,

54 
FLASH_ERROR_WRP
,

55 
FLASH_COMPLETE
,

56 
FLASH_TIMEOUT


57 }
	tFLASH_Stus
;

71 
	#FLASH_L©’cy_0
 ((
ušt32_t
)0x00000000è

	)

72 
	#FLASH_L©’cy_1
 ((
ušt32_t
)0x00000001è

	)

73 
	#FLASH_L©’cy_2
 ((
ušt32_t
)0x00000002è

	)

74 
	#IS_FLASH_LATENCY
(
LATENCY
è(((LATENCYè=ð
FLASH_L©’cy_0
è|| \

	)

75 ((
LATENCY
è=ð
FLASH_L©’cy_1
) || \

76 ((
LATENCY
è=ð
FLASH_L©’cy_2
))

85 
	#FLASH_H®fCyþeAcûss_EÇbË
 ((
ušt32_t
)0x00000008è

	)

86 
	#FLASH_H®fCyþeAcûss_Di§bË
 ((
ušt32_t
)0x00000000è

	)

87 
	#IS_FLASH_HALFCYCLEACCESS_STATE
(
STATE
è(((STATEè=ð
FLASH_H®fCyþeAcûss_EÇbË
è|| \

	)

88 ((
STATE
è=ð
FLASH_H®fCyþeAcûss_Di§bË
))

97 
	#FLASH_P»ãtchBufãr_EÇbË
 ((
ušt32_t
)0x00000010è

	)

98 
	#FLASH_P»ãtchBufãr_Di§bË
 ((
ušt32_t
)0x00000000è

	)

99 
	#IS_FLASH_PREFETCHBUFFER_STATE
(
STATE
è(((STATEè=ð
FLASH_P»ãtchBufãr_EÇbË
è|| \

	)

100 ((
STATE
è=ð
FLASH_P»ãtchBufãr_Di§bË
))

110 
	#FLASH_WRPrÙ_Pages0to3
 ((
ušt32_t
)0x00000001è

	)

111 
	#FLASH_WRPrÙ_Pages4to7
 ((
ušt32_t
)0x00000002è

	)

112 
	#FLASH_WRPrÙ_Pages8to11
 ((
ušt32_t
)0x00000004è

	)

113 
	#FLASH_WRPrÙ_Pages12to15
 ((
ušt32_t
)0x00000008è

	)

114 
	#FLASH_WRPrÙ_Pages16to19
 ((
ušt32_t
)0x00000010è

	)

115 
	#FLASH_WRPrÙ_Pages20to23
 ((
ušt32_t
)0x00000020è

	)

116 
	#FLASH_WRPrÙ_Pages24to27
 ((
ušt32_t
)0x00000040è

	)

117 
	#FLASH_WRPrÙ_Pages28to31
 ((
ušt32_t
)0x00000080è

	)

120 
	#FLASH_WRPrÙ_Pages32to35
 ((
ušt32_t
)0x00000100è

	)

121 
	#FLASH_WRPrÙ_Pages36to39
 ((
ušt32_t
)0x00000200è

	)

122 
	#FLASH_WRPrÙ_Pages40to43
 ((
ušt32_t
)0x00000400è

	)

123 
	#FLASH_WRPrÙ_Pages44to47
 ((
ušt32_t
)0x00000800è

	)

124 
	#FLASH_WRPrÙ_Pages48to51
 ((
ušt32_t
)0x00001000è

	)

125 
	#FLASH_WRPrÙ_Pages52to55
 ((
ušt32_t
)0x00002000è

	)

126 
	#FLASH_WRPrÙ_Pages56to59
 ((
ušt32_t
)0x00004000è

	)

127 
	#FLASH_WRPrÙ_Pages60to63
 ((
ušt32_t
)0x00008000è

	)

128 
	#FLASH_WRPrÙ_Pages64to67
 ((
ušt32_t
)0x00010000è

	)

129 
	#FLASH_WRPrÙ_Pages68to71
 ((
ušt32_t
)0x00020000è

	)

130 
	#FLASH_WRPrÙ_Pages72to75
 ((
ušt32_t
)0x00040000è

	)

131 
	#FLASH_WRPrÙ_Pages76to79
 ((
ušt32_t
)0x00080000è

	)

132 
	#FLASH_WRPrÙ_Pages80to83
 ((
ušt32_t
)0x00100000è

	)

133 
	#FLASH_WRPrÙ_Pages84to87
 ((
ušt32_t
)0x00200000è

	)

134 
	#FLASH_WRPrÙ_Pages88to91
 ((
ušt32_t
)0x00400000è

	)

135 
	#FLASH_WRPrÙ_Pages92to95
 ((
ušt32_t
)0x00800000è

	)

136 
	#FLASH_WRPrÙ_Pages96to99
 ((
ušt32_t
)0x01000000è

	)

137 
	#FLASH_WRPrÙ_Pages100to103
 ((
ušt32_t
)0x02000000è

	)

138 
	#FLASH_WRPrÙ_Pages104to107
 ((
ušt32_t
)0x04000000è

	)

139 
	#FLASH_WRPrÙ_Pages108to111
 ((
ušt32_t
)0x08000000è

	)

140 
	#FLASH_WRPrÙ_Pages112to115
 ((
ušt32_t
)0x10000000è

	)

141 
	#FLASH_WRPrÙ_Pages116to119
 ((
ušt32_t
)0x20000000è

	)

142 
	#FLASH_WRPrÙ_Pages120to123
 ((
ušt32_t
)0x40000000è

	)

143 
	#FLASH_WRPrÙ_Pages124to127
 ((
ušt32_t
)0x80000000è

	)

146 
	#FLASH_WRPrÙ_Pages0to1
 ((
ušt32_t
)0x00000001è

	)

148 
	#FLASH_WRPrÙ_Pages2to3
 ((
ušt32_t
)0x00000002è

	)

150 
	#FLASH_WRPrÙ_Pages4to5
 ((
ušt32_t
)0x00000004è

	)

152 
	#FLASH_WRPrÙ_Pages6to7
 ((
ušt32_t
)0x00000008è

	)

154 
	#FLASH_WRPrÙ_Pages8to9
 ((
ušt32_t
)0x00000010è

	)

156 
	#FLASH_WRPrÙ_Pages10to11
 ((
ušt32_t
)0x00000020è

	)

158 
	#FLASH_WRPrÙ_Pages12to13
 ((
ušt32_t
)0x00000040è

	)

160 
	#FLASH_WRPrÙ_Pages14to15
 ((
ušt32_t
)0x00000080è

	)

162 
	#FLASH_WRPrÙ_Pages16to17
 ((
ušt32_t
)0x00000100è

	)

164 
	#FLASH_WRPrÙ_Pages18to19
 ((
ušt32_t
)0x00000200è

	)

166 
	#FLASH_WRPrÙ_Pages20to21
 ((
ušt32_t
)0x00000400è

	)

168 
	#FLASH_WRPrÙ_Pages22to23
 ((
ušt32_t
)0x00000800è

	)

170 
	#FLASH_WRPrÙ_Pages24to25
 ((
ušt32_t
)0x00001000è

	)

172 
	#FLASH_WRPrÙ_Pages26to27
 ((
ušt32_t
)0x00002000è

	)

174 
	#FLASH_WRPrÙ_Pages28to29
 ((
ušt32_t
)0x00004000è

	)

176 
	#FLASH_WRPrÙ_Pages30to31
 ((
ušt32_t
)0x00008000è

	)

178 
	#FLASH_WRPrÙ_Pages32to33
 ((
ušt32_t
)0x00010000è

	)

180 
	#FLASH_WRPrÙ_Pages34to35
 ((
ušt32_t
)0x00020000è

	)

182 
	#FLASH_WRPrÙ_Pages36to37
 ((
ušt32_t
)0x00040000è

	)

184 
	#FLASH_WRPrÙ_Pages38to39
 ((
ušt32_t
)0x00080000è

	)

186 
	#FLASH_WRPrÙ_Pages40to41
 ((
ušt32_t
)0x00100000è

	)

188 
	#FLASH_WRPrÙ_Pages42to43
 ((
ušt32_t
)0x00200000è

	)

190 
	#FLASH_WRPrÙ_Pages44to45
 ((
ušt32_t
)0x00400000è

	)

192 
	#FLASH_WRPrÙ_Pages46to47
 ((
ušt32_t
)0x00800000è

	)

194 
	#FLASH_WRPrÙ_Pages48to49
 ((
ušt32_t
)0x01000000è

	)

196 
	#FLASH_WRPrÙ_Pages50to51
 ((
ušt32_t
)0x02000000è

	)

198 
	#FLASH_WRPrÙ_Pages52to53
 ((
ušt32_t
)0x04000000è

	)

200 
	#FLASH_WRPrÙ_Pages54to55
 ((
ušt32_t
)0x08000000è

	)

202 
	#FLASH_WRPrÙ_Pages56to57
 ((
ušt32_t
)0x10000000è

	)

204 
	#FLASH_WRPrÙ_Pages58to59
 ((
ušt32_t
)0x20000000è

	)

206 
	#FLASH_WRPrÙ_Pages60to61
 ((
ušt32_t
)0x40000000è

	)

208 
	#FLASH_WRPrÙ_Pages62to127
 ((
ušt32_t
)0x80000000è

	)

209 
	#FLASH_WRPrÙ_Pages62to255
 ((
ušt32_t
)0x80000000è

	)

210 
	#FLASH_WRPrÙ_Pages62to511
 ((
ušt32_t
)0x80000000è

	)

212 
	#FLASH_WRPrÙ_AÎPages
 ((
ušt32_t
)0xFFFFFFFFè

	)

214 
	#IS_FLASH_WRPROT_PAGE
(
PAGE
è(((PAGEè!ð0x00000000))

	)

216 
	#IS_FLASH_ADDRESS
(
ADDRESS
è(((ADDRESSè>ð0x08000000è&& ((ADDRESSè< 0x080FFFFF))

	)

218 
	#IS_OB_DATA_ADDRESS
(
ADDRESS
è(((ADDRESSè=ð0x1FFFF804è|| ((ADDRESSè=ð0x1FFFF806))

	)

228 
	#OB_IWDG_SW
 ((
ušt16_t
)0x0001è

	)

229 
	#OB_IWDG_HW
 ((
ušt16_t
)0x0000è

	)

230 
	#IS_OB_IWDG_SOURCE
(
SOURCE
è(((SOURCEè=ð
OB_IWDG_SW
è|| ((SOURCEè=ð
OB_IWDG_HW
))

	)

240 
	#OB_STOP_NoRST
 ((
ušt16_t
)0x0002è

	)

241 
	#OB_STOP_RST
 ((
ušt16_t
)0x0000è

	)

242 
	#IS_OB_STOP_SOURCE
(
SOURCE
è(((SOURCEè=ð
OB_STOP_NoRST
è|| ((SOURCEè=ð
OB_STOP_RST
))

	)

252 
	#OB_STDBY_NoRST
 ((
ušt16_t
)0x0004è

	)

253 
	#OB_STDBY_RST
 ((
ušt16_t
)0x0000è

	)

254 
	#IS_OB_STDBY_SOURCE
(
SOURCE
è(((SOURCEè=ð
OB_STDBY_NoRST
è|| ((SOURCEè=ð
OB_STDBY_RST
))

	)

256 #ifdeà
STM32F10X_XL


263 
	#FLASH_BOOT_Bªk1
 ((
ušt16_t
)0x0000è

	)

265 
	#FLASH_BOOT_Bªk2
 ((
ušt16_t
)0x0001è

	)

268 
	#IS_FLASH_BOOT
(
BOOT
è(((BOOTè=ð
FLASH_BOOT_Bªk1
è|| ((BOOTè=ð
FLASH_BOOT_Bªk2
))

	)

276 #ifdeà
STM32F10X_XL


277 
	#FLASH_IT_BANK2_ERROR
 ((
ušt32_t
)0x80000400è

	)

278 
	#FLASH_IT_BANK2_EOP
 ((
ušt32_t
)0x80001000è

	)

280 
	#FLASH_IT_BANK1_ERROR
 
FLASH_IT_ERROR


	)

281 
	#FLASH_IT_BANK1_EOP
 
FLASH_IT_EOP


	)

283 
	#FLASH_IT_ERROR
 ((
ušt32_t
)0x00000400è

	)

284 
	#FLASH_IT_EOP
 ((
ušt32_t
)0x00001000è

	)

285 
	#IS_FLASH_IT
(
IT
è((((ITè& (
ušt32_t
)0x7FFFEBFFè=ð0x00000000è&& (((ITè!ð0x00000000)))

	)

287 
	#FLASH_IT_ERROR
 ((
ušt32_t
)0x00000400è

	)

288 
	#FLASH_IT_EOP
 ((
ušt32_t
)0x00001000è

	)

289 
	#FLASH_IT_BANK1_ERROR
 
FLASH_IT_ERROR


	)

290 
	#FLASH_IT_BANK1_EOP
 
FLASH_IT_EOP


	)

292 
	#IS_FLASH_IT
(
IT
è((((ITè& (
ušt32_t
)0xFFFFEBFFè=ð0x00000000è&& (((ITè!ð0x00000000)))

	)

302 #ifdeà
STM32F10X_XL


303 
	#FLASH_FLAG_BANK2_BSY
 ((
ušt32_t
)0x80000001è

	)

304 
	#FLASH_FLAG_BANK2_EOP
 ((
ušt32_t
)0x80000020è

	)

305 
	#FLASH_FLAG_BANK2_PGERR
 ((
ušt32_t
)0x80000004è

	)

306 
	#FLASH_FLAG_BANK2_WRPRTERR
 ((
ušt32_t
)0x80000010è

	)

308 
	#FLASH_FLAG_BANK1_BSY
 
FLASH_FLAG_BSY


	)

309 
	#FLASH_FLAG_BANK1_EOP
 
FLASH_FLAG_EOP


	)

310 
	#FLASH_FLAG_BANK1_PGERR
 
FLASH_FLAG_PGERR


	)

311 
	#FLASH_FLAG_BANK1_WRPRTERR
 
FLASH_FLAG_WRPRTERR


	)

313 
	#FLASH_FLAG_BSY
 ((
ušt32_t
)0x00000001è

	)

314 
	#FLASH_FLAG_EOP
 ((
ušt32_t
)0x00000020è

	)

315 
	#FLASH_FLAG_PGERR
 ((
ušt32_t
)0x00000004è

	)

316 
	#FLASH_FLAG_WRPRTERR
 ((
ušt32_t
)0x00000010è

	)

317 
	#FLASH_FLAG_OPTERR
 ((
ušt32_t
)0x00000001è

	)

319 
	#IS_FLASH_CLEAR_FLAG
(
FLAG
è((((FLAGè& (
ušt32_t
)0x7FFFFFCAè=ð0x00000000è&& ((FLAGè!ð0x00000000))

	)

320 
	#IS_FLASH_GET_FLAG
(
FLAG
è(((FLAGè=ð
FLASH_FLAG_BSY
è|| ((FLAGè=ð
FLASH_FLAG_EOP
è|| \

	)

321 ((
FLAG
è=ð
FLASH_FLAG_PGERR
è|| ((FLAGè=ð
FLASH_FLAG_WRPRTERR
) || \

322 ((
FLAG
è=ð
FLASH_FLAG_OPTERR
)|| \

323 ((
FLAG
è=ð
FLASH_FLAG_BANK1_BSY
è|| ((FLAGè=ð
FLASH_FLAG_BANK1_EOP
) || \

324 ((
FLAG
è=ð
FLASH_FLAG_BANK1_PGERR
è|| ((FLAGè=ð
FLASH_FLAG_BANK1_WRPRTERR
) || \

325 ((
FLAG
è=ð
FLASH_FLAG_BANK2_BSY
è|| ((FLAGè=ð
FLASH_FLAG_BANK2_EOP
) || \

326 ((
FLAG
è=ð
FLASH_FLAG_BANK2_PGERR
è|| ((FLAGè=ð
FLASH_FLAG_BANK2_WRPRTERR
))

328 
	#FLASH_FLAG_BSY
 ((
ušt32_t
)0x00000001è

	)

329 
	#FLASH_FLAG_EOP
 ((
ušt32_t
)0x00000020è

	)

330 
	#FLASH_FLAG_PGERR
 ((
ušt32_t
)0x00000004è

	)

331 
	#FLASH_FLAG_WRPRTERR
 ((
ušt32_t
)0x00000010è

	)

332 
	#FLASH_FLAG_OPTERR
 ((
ušt32_t
)0x00000001è

	)

334 
	#FLASH_FLAG_BANK1_BSY
 
FLASH_FLAG_BSY


	)

335 
	#FLASH_FLAG_BANK1_EOP
 
FLASH_FLAG_EOP


	)

336 
	#FLASH_FLAG_BANK1_PGERR
 
FLASH_FLAG_PGERR


	)

337 
	#FLASH_FLAG_BANK1_WRPRTERR
 
FLASH_FLAG_WRPRTERR


	)

339 
	#IS_FLASH_CLEAR_FLAG
(
FLAG
è((((FLAGè& (
ušt32_t
)0xFFFFFFCAè=ð0x00000000è&& ((FLAGè!ð0x00000000))

	)

340 
	#IS_FLASH_GET_FLAG
(
FLAG
è(((FLAGè=ð
FLASH_FLAG_BSY
è|| ((FLAGè=ð
FLASH_FLAG_EOP
è|| \

	)

341 ((
FLAG
è=ð
FLASH_FLAG_PGERR
è|| ((FLAGè=ð
FLASH_FLAG_WRPRTERR
) || \

342 ((
FLAG
è=ð
FLASH_FLAG_BANK1_BSY
è|| ((FLAGè=ð
FLASH_FLAG_BANK1_EOP
) || \

343 ((
FLAG
è=ð
FLASH_FLAG_BANK1_PGERR
è|| ((FLAGè=ð
FLASH_FLAG_BANK1_WRPRTERR
) || \

344 ((
FLAG
è=ð
FLASH_FLAG_OPTERR
))

368 
FLASH_S‘L©’cy
(
ušt32_t
 
FLASH_L©’cy
);

369 
FLASH_H®fCyþeAcûssCmd
(
ušt32_t
 
FLASH_H®fCyþeAcûss
);

370 
FLASH_P»ãtchBufãrCmd
(
ušt32_t
 
FLASH_P»ãtchBufãr
);

371 
FLASH_UÆock
();

372 
FLASH_Lock
();

373 
FLASH_Stus
 
FLASH_E¿£Page
(
ušt32_t
 
Page_Add»ss
);

374 
FLASH_Stus
 
FLASH_E¿£AÎPages
();

375 
FLASH_Stus
 
FLASH_E¿£O±iÚBy‹s
();

376 
FLASH_Stus
 
FLASH_Prog¿mWÜd
(
ušt32_t
 
Add»ss
, ušt32_ˆ
D©a
);

377 
FLASH_Stus
 
FLASH_Prog¿mH®fWÜd
(
ušt32_t
 
Add»ss
, 
ušt16_t
 
D©a
);

378 
FLASH_Stus
 
FLASH_Prog¿mO±iÚBy‹D©a
(
ušt32_t
 
Add»ss
, 
ušt8_t
 
D©a
);

379 
FLASH_Stus
 
FLASH_EÇbËWr™ePrÙeùiÚ
(
ušt32_t
 
FLASH_Pages
);

380 
FLASH_Stus
 
FLASH_R—dOutPrÙeùiÚ
(
FunùiÚ®S‹
 
NewS‹
);

381 
FLASH_Stus
 
FLASH_U£rO±iÚBy‹CÚfig
(
ušt16_t
 
OB_IWDG
, ušt16_ˆ
OB_STOP
, ušt16_ˆ
OB_STDBY
);

382 
ušt32_t
 
FLASH_G‘U£rO±iÚBy‹
();

383 
ušt32_t
 
FLASH_G‘Wr™ePrÙeùiÚO±iÚBy‹
();

384 
FÏgStus
 
FLASH_G‘R—dOutPrÙeùiÚStus
();

385 
FÏgStus
 
FLASH_G‘P»ãtchBufãrStus
();

386 
FLASH_ITCÚfig
(
ušt32_t
 
FLASH_IT
, 
FunùiÚ®S‹
 
NewS‹
);

387 
FÏgStus
 
FLASH_G‘FÏgStus
(
ušt32_t
 
FLASH_FLAG
);

388 
FLASH_CË¬FÏg
(
ušt32_t
 
FLASH_FLAG
);

389 
FLASH_Stus
 
FLASH_G‘Stus
();

390 
FLASH_Stus
 
FLASH_Wa™FÜLa¡O³¿tiÚ
(
ušt32_t
 
Timeout
);

393 
FLASH_UÆockBªk1
();

394 
FLASH_LockBªk1
();

395 
FLASH_Stus
 
FLASH_E¿£AÎBªk1Pages
();

396 
FLASH_Stus
 
FLASH_G‘Bªk1Stus
();

397 
FLASH_Stus
 
FLASH_Wa™FÜLa¡Bªk1O³¿tiÚ
(
ušt32_t
 
Timeout
);

399 #ifdeà
STM32F10X_XL


401 
FLASH_UÆockBªk2
();

402 
FLASH_LockBªk2
();

403 
FLASH_Stus
 
FLASH_E¿£AÎBªk2Pages
();

404 
FLASH_Stus
 
FLASH_G‘Bªk2Stus
();

405 
FLASH_Stus
 
FLASH_Wa™FÜLa¡Bªk2O³¿tiÚ
(
ušt32_t
 
Timeout
);

406 
FLASH_Stus
 
FLASH_BoÙCÚfig
(
ušt16_t
 
FLASH_BOOT
);

409 #ifdeà
__ýlu¥lus


	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_fsmc.c

23 
	~"¡m32f10x_fsmc.h
"

24 
	~"¡m32f10x_rcc.h
"

49 
	#BCR_MBKEN_S‘
 ((
ušt32_t
)0x00000001)

	)

50 
	#BCR_MBKEN_Re£t
 ((
ušt32_t
)0x000FFFFE)

	)

51 
	#BCR_FACCEN_S‘
 ((
ušt32_t
)0x00000040)

	)

54 
	#PCR_PBKEN_S‘
 ((
ušt32_t
)0x00000004)

	)

55 
	#PCR_PBKEN_Re£t
 ((
ušt32_t
)0x000FFFFB)

	)

56 
	#PCR_ECCEN_S‘
 ((
ušt32_t
)0x00000040)

	)

57 
	#PCR_ECCEN_Re£t
 ((
ušt32_t
)0x000FFFBF)

	)

58 
	#PCR_MemÜyTy³_NAND
 ((
ušt32_t
)0x00000008)

	)

102 
	$FSMC_NORSRAMDeIn™
(
ušt32_t
 
FSMC_Bªk
)

105 
	`as£¹_·¿m
(
	`IS_FSMC_NORSRAM_BANK
(
FSMC_Bªk
));

108 if(
FSMC_Bªk
 =ð
FSMC_Bªk1_NORSRAM1
)

110 
FSMC_Bªk1
->
BTCR
[
FSMC_Bªk
] = 0x000030DB;

115 
FSMC_Bªk1
->
BTCR
[
FSMC_Bªk
] = 0x000030D2;

117 
FSMC_Bªk1
->
BTCR
[
FSMC_Bªk
 + 1] = 0x0FFFFFFF;

118 
FSMC_Bªk1E
->
BWTR
[
FSMC_Bªk
] = 0x0FFFFFFF;

119 
	}
}

129 
	$FSMC_NANDDeIn™
(
ušt32_t
 
FSMC_Bªk
)

132 
	`as£¹_·¿m
(
	`IS_FSMC_NAND_BANK
(
FSMC_Bªk
));

134 if(
FSMC_Bªk
 =ð
FSMC_Bªk2_NAND
)

137 
FSMC_Bªk2
->
PCR2
 = 0x00000018;

138 
FSMC_Bªk2
->
SR2
 = 0x00000040;

139 
FSMC_Bªk2
->
PMEM2
 = 0xFCFCFCFC;

140 
FSMC_Bªk2
->
PATT2
 = 0xFCFCFCFC;

146 
FSMC_Bªk3
->
PCR3
 = 0x00000018;

147 
FSMC_Bªk3
->
SR3
 = 0x00000040;

148 
FSMC_Bªk3
->
PMEM3
 = 0xFCFCFCFC;

149 
FSMC_Bªk3
->
PATT3
 = 0xFCFCFCFC;

151 
	}
}

158 
	$FSMC_PCCARDDeIn™
()

161 
FSMC_Bªk4
->
PCR4
 = 0x00000018;

162 
FSMC_Bªk4
->
SR4
 = 0x00000000;

163 
FSMC_Bªk4
->
PMEM4
 = 0xFCFCFCFC;

164 
FSMC_Bªk4
->
PATT4
 = 0xFCFCFCFC;

165 
FSMC_Bªk4
->
PIO4
 = 0xFCFCFCFC;

166 
	}
}

176 
	$FSMC_NORSRAMIn™
(
FSMC_NORSRAMIn™Ty³Def
* 
FSMC_NORSRAMIn™SŒuù
)

179 
	`as£¹_·¿m
(
	`IS_FSMC_NORSRAM_BANK
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_Bªk
));

180 
	`as£¹_·¿m
(
	`IS_FSMC_MUX
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_D©aAdd»ssMux
));

181 
	`as£¹_·¿m
(
	`IS_FSMC_MEMORY
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_MemÜyTy³
));

182 
	`as£¹_·¿m
(
	`IS_FSMC_MEMORY_WIDTH
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_MemÜyD©aWidth
));

183 
	`as£¹_·¿m
(
	`IS_FSMC_BURSTMODE
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_Bur¡AcûssMode
));

184 
	`as£¹_·¿m
(
	`IS_FSMC_ASYNWAIT
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_AsynchrÚousWa™
));

185 
	`as£¹_·¿m
(
	`IS_FSMC_WAIT_POLARITY
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wa™SigÇlPÞ¬™y
));

186 
	`as£¹_·¿m
(
	`IS_FSMC_WRAP_MODE
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_W¿pMode
));

187 
	`as£¹_·¿m
(
	`IS_FSMC_WAIT_SIGNAL_ACTIVE
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wa™SigÇlAùive
));

188 
	`as£¹_·¿m
(
	`IS_FSMC_WRITE_OPERATION
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eO³¿tiÚ
));

189 
	`as£¹_·¿m
(
	`IS_FSMC_WAITE_SIGNAL
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wa™SigÇl
));

190 
	`as£¹_·¿m
(
	`IS_FSMC_EXTENDED_MODE
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_Ex‹ndedMode
));

191 
	`as£¹_·¿m
(
	`IS_FSMC_WRITE_BURST
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eBur¡
));

192 
	`as£¹_·¿m
(
	`IS_FSMC_ADDRESS_SETUP_TIME
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_Add»ssS‘upTime
));

193 
	`as£¹_·¿m
(
	`IS_FSMC_ADDRESS_HOLD_TIME
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_Add»ssHÞdTime
));

194 
	`as£¹_·¿m
(
	`IS_FSMC_DATASETUP_TIME
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_D©aS‘upTime
));

195 
	`as£¹_·¿m
(
	`IS_FSMC_TURNAROUND_TIME
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_BusTuºAroundDu¿tiÚ
));

196 
	`as£¹_·¿m
(
	`IS_FSMC_CLK_DIV
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_CLKDivisiÚ
));

197 
	`as£¹_·¿m
(
	`IS_FSMC_DATA_LATENCY
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_D©aL©’cy
));

198 
	`as£¹_·¿m
(
	`IS_FSMC_ACCESS_MODE
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_AcûssMode
));

201 
FSMC_Bªk1
->
BTCR
[
FSMC_NORSRAMIn™SŒuù
->
FSMC_Bªk
] =

202 (
ušt32_t
)
FSMC_NORSRAMIn™SŒuù
->
FSMC_D©aAdd»ssMux
 |

203 
FSMC_NORSRAMIn™SŒuù
->
FSMC_MemÜyTy³
 |

204 
FSMC_NORSRAMIn™SŒuù
->
FSMC_MemÜyD©aWidth
 |

205 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Bur¡AcûssMode
 |

206 
FSMC_NORSRAMIn™SŒuù
->
FSMC_AsynchrÚousWa™
 |

207 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wa™SigÇlPÞ¬™y
 |

208 
FSMC_NORSRAMIn™SŒuù
->
FSMC_W¿pMode
 |

209 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wa™SigÇlAùive
 |

210 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eO³¿tiÚ
 |

211 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wa™SigÇl
 |

212 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Ex‹ndedMode
 |

213 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eBur¡
;

215 if(
FSMC_NORSRAMIn™SŒuù
->
FSMC_MemÜyTy³
 =ð
FSMC_MemÜyTy³_NOR
)

217 
FSMC_Bªk1
->
BTCR
[
FSMC_NORSRAMIn™SŒuù
->
FSMC_Bªk
] |ð(
ušt32_t
)
BCR_FACCEN_S‘
;

221 
FSMC_Bªk1
->
BTCR
[
FSMC_NORSRAMIn™SŒuù
->
FSMC_Bªk
+1] =

222 (
ušt32_t
)
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_Add»ssS‘upTime
 |

223 (
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_Add»ssHÞdTime
 << 4) |

224 (
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_D©aS‘upTime
 << 8) |

225 (
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_BusTuºAroundDu¿tiÚ
 << 16) |

226 (
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_CLKDivisiÚ
 << 20) |

227 (
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_D©aL©’cy
 << 24) |

228 
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_AcûssMode
;

232 if(
FSMC_NORSRAMIn™SŒuù
->
FSMC_Ex‹ndedMode
 =ð
FSMC_Ex‹ndedMode_EÇbË
)

234 
	`as£¹_·¿m
(
	`IS_FSMC_ADDRESS_SETUP_TIME
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_Add»ssS‘upTime
));

235 
	`as£¹_·¿m
(
	`IS_FSMC_ADDRESS_HOLD_TIME
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_Add»ssHÞdTime
));

236 
	`as£¹_·¿m
(
	`IS_FSMC_DATASETUP_TIME
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_D©aS‘upTime
));

237 
	`as£¹_·¿m
(
	`IS_FSMC_CLK_DIV
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_CLKDivisiÚ
));

238 
	`as£¹_·¿m
(
	`IS_FSMC_DATA_LATENCY
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_D©aL©’cy
));

239 
	`as£¹_·¿m
(
	`IS_FSMC_ACCESS_MODE
(
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_AcûssMode
));

240 
FSMC_Bªk1E
->
BWTR
[
FSMC_NORSRAMIn™SŒuù
->
FSMC_Bªk
] =

241 (
ušt32_t
)
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_Add»ssS‘upTime
 |

242 (
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_Add»ssHÞdTime
 << 4 )|

243 (
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_D©aS‘upTime
 << 8) |

244 (
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_CLKDivisiÚ
 << 20) |

245 (
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_D©aL©’cy
 << 24) |

246 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_AcûssMode
;

250 
FSMC_Bªk1E
->
BWTR
[
FSMC_NORSRAMIn™SŒuù
->
FSMC_Bªk
] = 0x0FFFFFFF;

252 
	}
}

262 
	$FSMC_NANDIn™
(
FSMC_NANDIn™Ty³Def
* 
FSMC_NANDIn™SŒuù
)

264 
ušt32_t
 
tmµü
 = 0x00000000, 
tmµmem
 = 0x00000000, 
tmµ©t
 = 0x00000000;

267 
	`as£¹_·¿m
Ð
	`IS_FSMC_NAND_BANK
(
FSMC_NANDIn™SŒuù
->
FSMC_Bªk
));

268 
	`as£¹_·¿m
Ð
	`IS_FSMC_WAIT_FEATURE
(
FSMC_NANDIn™SŒuù
->
FSMC_Wa™ã©u»
));

269 
	`as£¹_·¿m
Ð
	`IS_FSMC_MEMORY_WIDTH
(
FSMC_NANDIn™SŒuù
->
FSMC_MemÜyD©aWidth
));

270 
	`as£¹_·¿m
Ð
	`IS_FSMC_ECC_STATE
(
FSMC_NANDIn™SŒuù
->
FSMC_ECC
));

271 
	`as£¹_·¿m
Ð
	`IS_FSMC_ECCPAGE_SIZE
(
FSMC_NANDIn™SŒuù
->
FSMC_ECCPageSize
));

272 
	`as£¹_·¿m
Ð
	`IS_FSMC_TCLR_TIME
(
FSMC_NANDIn™SŒuù
->
FSMC_TCLRS‘upTime
));

273 
	`as£¹_·¿m
Ð
	`IS_FSMC_TAR_TIME
(
FSMC_NANDIn™SŒuù
->
FSMC_TARS‘upTime
));

274 
	`as£¹_·¿m
(
	`IS_FSMC_SETUP_TIME
(
FSMC_NANDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_S‘upTime
));

275 
	`as£¹_·¿m
(
	`IS_FSMC_WAIT_TIME
(
FSMC_NANDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_Wa™S‘upTime
));

276 
	`as£¹_·¿m
(
	`IS_FSMC_HOLD_TIME
(
FSMC_NANDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_HÞdS‘upTime
));

277 
	`as£¹_·¿m
(
	`IS_FSMC_HIZ_TIME
(
FSMC_NANDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_HiZS‘upTime
));

278 
	`as£¹_·¿m
(
	`IS_FSMC_SETUP_TIME
(
FSMC_NANDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_S‘upTime
));

279 
	`as£¹_·¿m
(
	`IS_FSMC_WAIT_TIME
(
FSMC_NANDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_Wa™S‘upTime
));

280 
	`as£¹_·¿m
(
	`IS_FSMC_HOLD_TIME
(
FSMC_NANDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_HÞdS‘upTime
));

281 
	`as£¹_·¿m
(
	`IS_FSMC_HIZ_TIME
(
FSMC_NANDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_HiZS‘upTime
));

284 
tmµü
 = (
ušt32_t
)
FSMC_NANDIn™SŒuù
->
FSMC_Wa™ã©u»
 |

285 
PCR_MemÜyTy³_NAND
 |

286 
FSMC_NANDIn™SŒuù
->
FSMC_MemÜyD©aWidth
 |

287 
FSMC_NANDIn™SŒuù
->
FSMC_ECC
 |

288 
FSMC_NANDIn™SŒuù
->
FSMC_ECCPageSize
 |

289 (
FSMC_NANDIn™SŒuù
->
FSMC_TCLRS‘upTime
 << 9 )|

290 (
FSMC_NANDIn™SŒuù
->
FSMC_TARS‘upTime
 << 13);

293 
tmµmem
 = (
ušt32_t
)
FSMC_NANDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_S‘upTime
 |

294 (
FSMC_NANDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_Wa™S‘upTime
 << 8) |

295 (
FSMC_NANDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_HÞdS‘upTime
 << 16)|

296 (
FSMC_NANDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_HiZS‘upTime
 << 24);

299 
tmµ©t
 = (
ušt32_t
)
FSMC_NANDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_S‘upTime
 |

300 (
FSMC_NANDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_Wa™S‘upTime
 << 8) |

301 (
FSMC_NANDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_HÞdS‘upTime
 << 16)|

302 (
FSMC_NANDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_HiZS‘upTime
 << 24);

304 if(
FSMC_NANDIn™SŒuù
->
FSMC_Bªk
 =ð
FSMC_Bªk2_NAND
)

307 
FSMC_Bªk2
->
PCR2
 = 
tmµü
;

308 
FSMC_Bªk2
->
PMEM2
 = 
tmµmem
;

309 
FSMC_Bªk2
->
PATT2
 = 
tmµ©t
;

314 
FSMC_Bªk3
->
PCR3
 = 
tmµü
;

315 
FSMC_Bªk3
->
PMEM3
 = 
tmµmem
;

316 
FSMC_Bªk3
->
PATT3
 = 
tmµ©t
;

318 
	}
}

328 
	$FSMC_PCCARDIn™
(
FSMC_PCCARDIn™Ty³Def
* 
FSMC_PCCARDIn™SŒuù
)

331 
	`as£¹_·¿m
(
	`IS_FSMC_WAIT_FEATURE
(
FSMC_PCCARDIn™SŒuù
->
FSMC_Wa™ã©u»
));

332 
	`as£¹_·¿m
(
	`IS_FSMC_TCLR_TIME
(
FSMC_PCCARDIn™SŒuù
->
FSMC_TCLRS‘upTime
));

333 
	`as£¹_·¿m
(
	`IS_FSMC_TAR_TIME
(
FSMC_PCCARDIn™SŒuù
->
FSMC_TARS‘upTime
));

335 
	`as£¹_·¿m
(
	`IS_FSMC_SETUP_TIME
(
FSMC_PCCARDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_S‘upTime
));

336 
	`as£¹_·¿m
(
	`IS_FSMC_WAIT_TIME
(
FSMC_PCCARDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_Wa™S‘upTime
));

337 
	`as£¹_·¿m
(
	`IS_FSMC_HOLD_TIME
(
FSMC_PCCARDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_HÞdS‘upTime
));

338 
	`as£¹_·¿m
(
	`IS_FSMC_HIZ_TIME
(
FSMC_PCCARDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_HiZS‘upTime
));

340 
	`as£¹_·¿m
(
	`IS_FSMC_SETUP_TIME
(
FSMC_PCCARDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_S‘upTime
));

341 
	`as£¹_·¿m
(
	`IS_FSMC_WAIT_TIME
(
FSMC_PCCARDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_Wa™S‘upTime
));

342 
	`as£¹_·¿m
(
	`IS_FSMC_HOLD_TIME
(
FSMC_PCCARDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_HÞdS‘upTime
));

343 
	`as£¹_·¿m
(
	`IS_FSMC_HIZ_TIME
(
FSMC_PCCARDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_HiZS‘upTime
));

344 
	`as£¹_·¿m
(
	`IS_FSMC_SETUP_TIME
(
FSMC_PCCARDIn™SŒuù
->
FSMC_IOS·ûTimšgSŒuù
->
FSMC_S‘upTime
));

345 
	`as£¹_·¿m
(
	`IS_FSMC_WAIT_TIME
(
FSMC_PCCARDIn™SŒuù
->
FSMC_IOS·ûTimšgSŒuù
->
FSMC_Wa™S‘upTime
));

346 
	`as£¹_·¿m
(
	`IS_FSMC_HOLD_TIME
(
FSMC_PCCARDIn™SŒuù
->
FSMC_IOS·ûTimšgSŒuù
->
FSMC_HÞdS‘upTime
));

347 
	`as£¹_·¿m
(
	`IS_FSMC_HIZ_TIME
(
FSMC_PCCARDIn™SŒuù
->
FSMC_IOS·ûTimšgSŒuù
->
FSMC_HiZS‘upTime
));

350 
FSMC_Bªk4
->
PCR4
 = (
ušt32_t
)
FSMC_PCCARDIn™SŒuù
->
FSMC_Wa™ã©u»
 |

351 
FSMC_MemÜyD©aWidth_16b
 |

352 (
FSMC_PCCARDIn™SŒuù
->
FSMC_TCLRS‘upTime
 << 9) |

353 (
FSMC_PCCARDIn™SŒuù
->
FSMC_TARS‘upTime
 << 13);

356 
FSMC_Bªk4
->
PMEM4
 = (
ušt32_t
)
FSMC_PCCARDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_S‘upTime
 |

357 (
FSMC_PCCARDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_Wa™S‘upTime
 << 8) |

358 (
FSMC_PCCARDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_HÞdS‘upTime
 << 16)|

359 (
FSMC_PCCARDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_HiZS‘upTime
 << 24);

362 
FSMC_Bªk4
->
PATT4
 = (
ušt32_t
)
FSMC_PCCARDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_S‘upTime
 |

363 (
FSMC_PCCARDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_Wa™S‘upTime
 << 8) |

364 (
FSMC_PCCARDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_HÞdS‘upTime
 << 16)|

365 (
FSMC_PCCARDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_HiZS‘upTime
 << 24);

368 
FSMC_Bªk4
->
PIO4
 = (
ušt32_t
)
FSMC_PCCARDIn™SŒuù
->
FSMC_IOS·ûTimšgSŒuù
->
FSMC_S‘upTime
 |

369 (
FSMC_PCCARDIn™SŒuù
->
FSMC_IOS·ûTimšgSŒuù
->
FSMC_Wa™S‘upTime
 << 8) |

370 (
FSMC_PCCARDIn™SŒuù
->
FSMC_IOS·ûTimšgSŒuù
->
FSMC_HÞdS‘upTime
 << 16)|

371 (
FSMC_PCCARDIn™SŒuù
->
FSMC_IOS·ûTimšgSŒuù
->
FSMC_HiZS‘upTime
 << 24);

372 
	}
}

380 
	$FSMC_NORSRAMSŒuùIn™
(
FSMC_NORSRAMIn™Ty³Def
* 
FSMC_NORSRAMIn™SŒuù
)

383 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Bªk
 = 
FSMC_Bªk1_NORSRAM1
;

384 
FSMC_NORSRAMIn™SŒuù
->
FSMC_D©aAdd»ssMux
 = 
FSMC_D©aAdd»ssMux_EÇbË
;

385 
FSMC_NORSRAMIn™SŒuù
->
FSMC_MemÜyTy³
 = 
FSMC_MemÜyTy³_SRAM
;

386 
FSMC_NORSRAMIn™SŒuù
->
FSMC_MemÜyD©aWidth
 = 
FSMC_MemÜyD©aWidth_8b
;

387 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Bur¡AcûssMode
 = 
FSMC_Bur¡AcûssMode_Di§bË
;

388 
FSMC_NORSRAMIn™SŒuù
->
FSMC_AsynchrÚousWa™
 = 
FSMC_AsynchrÚousWa™_Di§bË
;

389 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wa™SigÇlPÞ¬™y
 = 
FSMC_Wa™SigÇlPÞ¬™y_Low
;

390 
FSMC_NORSRAMIn™SŒuù
->
FSMC_W¿pMode
 = 
FSMC_W¿pMode_Di§bË
;

391 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wa™SigÇlAùive
 = 
FSMC_Wa™SigÇlAùive_BefÜeWa™S‹
;

392 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eO³¿tiÚ
 = 
FSMC_Wr™eO³¿tiÚ_EÇbË
;

393 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wa™SigÇl
 = 
FSMC_Wa™SigÇl_EÇbË
;

394 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Ex‹ndedMode
 = 
FSMC_Ex‹ndedMode_Di§bË
;

395 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eBur¡
 = 
FSMC_Wr™eBur¡_Di§bË
;

396 
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_Add»ssS‘upTime
 = 0xF;

397 
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_Add»ssHÞdTime
 = 0xF;

398 
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_D©aS‘upTime
 = 0xFF;

399 
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_BusTuºAroundDu¿tiÚ
 = 0xF;

400 
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_CLKDivisiÚ
 = 0xF;

401 
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_D©aL©’cy
 = 0xF;

402 
FSMC_NORSRAMIn™SŒuù
->
FSMC_R—dWr™eTimšgSŒuù
->
FSMC_AcûssMode
 = 
FSMC_AcûssMode_A
;

403 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_Add»ssS‘upTime
 = 0xF;

404 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_Add»ssHÞdTime
 = 0xF;

405 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_D©aS‘upTime
 = 0xFF;

406 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_BusTuºAroundDu¿tiÚ
 = 0xF;

407 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_CLKDivisiÚ
 = 0xF;

408 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_D©aL©’cy
 = 0xF;

409 
FSMC_NORSRAMIn™SŒuù
->
FSMC_Wr™eTimšgSŒuù
->
FSMC_AcûssMode
 = 
FSMC_AcûssMode_A
;

410 
	}
}

418 
	$FSMC_NANDSŒuùIn™
(
FSMC_NANDIn™Ty³Def
* 
FSMC_NANDIn™SŒuù
)

421 
FSMC_NANDIn™SŒuù
->
FSMC_Bªk
 = 
FSMC_Bªk2_NAND
;

422 
FSMC_NANDIn™SŒuù
->
FSMC_Wa™ã©u»
 = 
FSMC_Wa™ã©u»_Di§bË
;

423 
FSMC_NANDIn™SŒuù
->
FSMC_MemÜyD©aWidth
 = 
FSMC_MemÜyD©aWidth_8b
;

424 
FSMC_NANDIn™SŒuù
->
FSMC_ECC
 = 
FSMC_ECC_Di§bË
;

425 
FSMC_NANDIn™SŒuù
->
FSMC_ECCPageSize
 = 
FSMC_ECCPageSize_256By‹s
;

426 
FSMC_NANDIn™SŒuù
->
FSMC_TCLRS‘upTime
 = 0x0;

427 
FSMC_NANDIn™SŒuù
->
FSMC_TARS‘upTime
 = 0x0;

428 
FSMC_NANDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_S‘upTime
 = 0xFC;

429 
FSMC_NANDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_Wa™S‘upTime
 = 0xFC;

430 
FSMC_NANDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_HÞdS‘upTime
 = 0xFC;

431 
FSMC_NANDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_HiZS‘upTime
 = 0xFC;

432 
FSMC_NANDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_S‘upTime
 = 0xFC;

433 
FSMC_NANDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_Wa™S‘upTime
 = 0xFC;

434 
FSMC_NANDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_HÞdS‘upTime
 = 0xFC;

435 
FSMC_NANDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_HiZS‘upTime
 = 0xFC;

436 
	}
}

444 
	$FSMC_PCCARDSŒuùIn™
(
FSMC_PCCARDIn™Ty³Def
* 
FSMC_PCCARDIn™SŒuù
)

447 
FSMC_PCCARDIn™SŒuù
->
FSMC_Wa™ã©u»
 = 
FSMC_Wa™ã©u»_Di§bË
;

448 
FSMC_PCCARDIn™SŒuù
->
FSMC_TCLRS‘upTime
 = 0x0;

449 
FSMC_PCCARDIn™SŒuù
->
FSMC_TARS‘upTime
 = 0x0;

450 
FSMC_PCCARDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_S‘upTime
 = 0xFC;

451 
FSMC_PCCARDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_Wa™S‘upTime
 = 0xFC;

452 
FSMC_PCCARDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_HÞdS‘upTime
 = 0xFC;

453 
FSMC_PCCARDIn™SŒuù
->
FSMC_CommÚS·ûTimšgSŒuù
->
FSMC_HiZS‘upTime
 = 0xFC;

454 
FSMC_PCCARDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_S‘upTime
 = 0xFC;

455 
FSMC_PCCARDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_Wa™S‘upTime
 = 0xFC;

456 
FSMC_PCCARDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_HÞdS‘upTime
 = 0xFC;

457 
FSMC_PCCARDIn™SŒuù
->
FSMC_A‰ribu‹S·ûTimšgSŒuù
->
FSMC_HiZS‘upTime
 = 0xFC;

458 
FSMC_PCCARDIn™SŒuù
->
FSMC_IOS·ûTimšgSŒuù
->
FSMC_S‘upTime
 = 0xFC;

459 
FSMC_PCCARDIn™SŒuù
->
FSMC_IOS·ûTimšgSŒuù
->
FSMC_Wa™S‘upTime
 = 0xFC;

460 
FSMC_PCCARDIn™SŒuù
->
FSMC_IOS·ûTimšgSŒuù
->
FSMC_HÞdS‘upTime
 = 0xFC;

461 
FSMC_PCCARDIn™SŒuù
->
FSMC_IOS·ûTimšgSŒuù
->
FSMC_HiZS‘upTime
 = 0xFC;

462 
	}
}

475 
	$FSMC_NORSRAMCmd
(
ušt32_t
 
FSMC_Bªk
, 
FunùiÚ®S‹
 
NewS‹
)

477 
	`as£¹_·¿m
(
	`IS_FSMC_NORSRAM_BANK
(
FSMC_Bªk
));

478 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

480 ià(
NewS‹
 !ð
DISABLE
)

483 
FSMC_Bªk1
->
BTCR
[
FSMC_Bªk
] |ð
BCR_MBKEN_S‘
;

488 
FSMC_Bªk1
->
BTCR
[
FSMC_Bªk
] &ð
BCR_MBKEN_Re£t
;

490 
	}
}

501 
	$FSMC_NANDCmd
(
ušt32_t
 
FSMC_Bªk
, 
FunùiÚ®S‹
 
NewS‹
)

503 
	`as£¹_·¿m
(
	`IS_FSMC_NAND_BANK
(
FSMC_Bªk
));

504 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

506 ià(
NewS‹
 !ð
DISABLE
)

509 if(
FSMC_Bªk
 =ð
FSMC_Bªk2_NAND
)

511 
FSMC_Bªk2
->
PCR2
 |ð
PCR_PBKEN_S‘
;

515 
FSMC_Bªk3
->
PCR3
 |ð
PCR_PBKEN_S‘
;

521 if(
FSMC_Bªk
 =ð
FSMC_Bªk2_NAND
)

523 
FSMC_Bªk2
->
PCR2
 &ð
PCR_PBKEN_Re£t
;

527 
FSMC_Bªk3
->
PCR3
 &ð
PCR_PBKEN_Re£t
;

530 
	}
}

538 
	$FSMC_PCCARDCmd
(
FunùiÚ®S‹
 
NewS‹
)

540 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

542 ià(
NewS‹
 !ð
DISABLE
)

545 
FSMC_Bªk4
->
PCR4
 |ð
PCR_PBKEN_S‘
;

550 
FSMC_Bªk4
->
PCR4
 &ð
PCR_PBKEN_Re£t
;

552 
	}
}

564 
	$FSMC_NANDECCCmd
(
ušt32_t
 
FSMC_Bªk
, 
FunùiÚ®S‹
 
NewS‹
)

566 
	`as£¹_·¿m
(
	`IS_FSMC_NAND_BANK
(
FSMC_Bªk
));

567 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

569 ià(
NewS‹
 !ð
DISABLE
)

572 if(
FSMC_Bªk
 =ð
FSMC_Bªk2_NAND
)

574 
FSMC_Bªk2
->
PCR2
 |ð
PCR_ECCEN_S‘
;

578 
FSMC_Bªk3
->
PCR3
 |ð
PCR_ECCEN_S‘
;

584 if(
FSMC_Bªk
 =ð
FSMC_Bªk2_NAND
)

586 
FSMC_Bªk2
->
PCR2
 &ð
PCR_ECCEN_Re£t
;

590 
FSMC_Bªk3
->
PCR3
 &ð
PCR_ECCEN_Re£t
;

593 
	}
}

603 
ušt32_t
 
	$FSMC_G‘ECC
(
ušt32_t
 
FSMC_Bªk
)

605 
ušt32_t
 
eccv®
 = 0x00000000;

607 if(
FSMC_Bªk
 =ð
FSMC_Bªk2_NAND
)

610 
eccv®
 = 
FSMC_Bªk2
->
ECCR2
;

615 
eccv®
 = 
FSMC_Bªk3
->
ECCR3
;

618 (
eccv®
);

619 
	}
}

637 
	$FSMC_ITCÚfig
(
ušt32_t
 
FSMC_Bªk
, ušt32_ˆ
FSMC_IT
, 
FunùiÚ®S‹
 
NewS‹
)

639 
	`as£¹_·¿m
(
	`IS_FSMC_IT_BANK
(
FSMC_Bªk
));

640 
	`as£¹_·¿m
(
	`IS_FSMC_IT
(
FSMC_IT
));

641 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

643 ià(
NewS‹
 !ð
DISABLE
)

646 if(
FSMC_Bªk
 =ð
FSMC_Bªk2_NAND
)

648 
FSMC_Bªk2
->
SR2
 |ð
FSMC_IT
;

651 ià(
FSMC_Bªk
 =ð
FSMC_Bªk3_NAND
)

653 
FSMC_Bªk3
->
SR3
 |ð
FSMC_IT
;

658 
FSMC_Bªk4
->
SR4
 |ð
FSMC_IT
;

664 if(
FSMC_Bªk
 =ð
FSMC_Bªk2_NAND
)

667 
FSMC_Bªk2
->
SR2
 &ð(
ušt32_t
)~
FSMC_IT
;

670 ià(
FSMC_Bªk
 =ð
FSMC_Bªk3_NAND
)

672 
FSMC_Bªk3
->
SR3
 &ð(
ušt32_t
)~
FSMC_IT
;

677 
FSMC_Bªk4
->
SR4
 &ð(
ušt32_t
)~
FSMC_IT
;

680 
	}
}

697 
FÏgStus
 
	$FSMC_G‘FÏgStus
(
ušt32_t
 
FSMC_Bªk
, ušt32_ˆ
FSMC_FLAG
)

699 
FÏgStus
 
b™¡©us
 = 
RESET
;

700 
ušt32_t
 
tmp¤
 = 0x00000000;

703 
	`as£¹_·¿m
(
	`IS_FSMC_GETFLAG_BANK
(
FSMC_Bªk
));

704 
	`as£¹_·¿m
(
	`IS_FSMC_GET_FLAG
(
FSMC_FLAG
));

706 if(
FSMC_Bªk
 =ð
FSMC_Bªk2_NAND
)

708 
tmp¤
 = 
FSMC_Bªk2
->
SR2
;

710 if(
FSMC_Bªk
 =ð
FSMC_Bªk3_NAND
)

712 
tmp¤
 = 
FSMC_Bªk3
->
SR3
;

717 
tmp¤
 = 
FSMC_Bªk4
->
SR4
;

721 ià((
tmp¤
 & 
FSMC_FLAG
è!ð(
ušt16_t
)
RESET
 )

723 
b™¡©us
 = 
SET
;

727 
b™¡©us
 = 
RESET
;

730  
b™¡©us
;

731 
	}
}

747 
	$FSMC_CË¬FÏg
(
ušt32_t
 
FSMC_Bªk
, ušt32_ˆ
FSMC_FLAG
)

750 
	`as£¹_·¿m
(
	`IS_FSMC_GETFLAG_BANK
(
FSMC_Bªk
));

751 
	`as£¹_·¿m
(
	`IS_FSMC_CLEAR_FLAG
(
FSMC_FLAG
)) ;

753 if(
FSMC_Bªk
 =ð
FSMC_Bªk2_NAND
)

755 
FSMC_Bªk2
->
SR2
 &ð~
FSMC_FLAG
;

757 if(
FSMC_Bªk
 =ð
FSMC_Bªk3_NAND
)

759 
FSMC_Bªk3
->
SR3
 &ð~
FSMC_FLAG
;

764 
FSMC_Bªk4
->
SR4
 &ð~
FSMC_FLAG
;

766 
	}
}

782 
ITStus
 
	$FSMC_G‘ITStus
(
ušt32_t
 
FSMC_Bªk
, ušt32_ˆ
FSMC_IT
)

784 
ITStus
 
b™¡©us
 = 
RESET
;

785 
ušt32_t
 
tmp¤
 = 0x0, 
™¡©us
 = 0x0, 
™’abË
 = 0x0;

788 
	`as£¹_·¿m
(
	`IS_FSMC_IT_BANK
(
FSMC_Bªk
));

789 
	`as£¹_·¿m
(
	`IS_FSMC_GET_IT
(
FSMC_IT
));

791 if(
FSMC_Bªk
 =ð
FSMC_Bªk2_NAND
)

793 
tmp¤
 = 
FSMC_Bªk2
->
SR2
;

795 if(
FSMC_Bªk
 =ð
FSMC_Bªk3_NAND
)

797 
tmp¤
 = 
FSMC_Bªk3
->
SR3
;

802 
tmp¤
 = 
FSMC_Bªk4
->
SR4
;

805 
™¡©us
 = 
tmp¤
 & 
FSMC_IT
;

807 
™’abË
 = 
tmp¤
 & (
FSMC_IT
 >> 3);

808 ià((
™¡©us
 !ð(
ušt32_t
)
RESET
è&& (
™’abË
 != (uint32_t)RESET))

810 
b™¡©us
 = 
SET
;

814 
b™¡©us
 = 
RESET
;

816  
b™¡©us
;

817 
	}
}

833 
	$FSMC_CË¬ITP’dšgB™
(
ušt32_t
 
FSMC_Bªk
, ušt32_ˆ
FSMC_IT
)

836 
	`as£¹_·¿m
(
	`IS_FSMC_IT_BANK
(
FSMC_Bªk
));

837 
	`as£¹_·¿m
(
	`IS_FSMC_IT
(
FSMC_IT
));

839 if(
FSMC_Bªk
 =ð
FSMC_Bªk2_NAND
)

841 
FSMC_Bªk2
->
SR2
 &ð~(
FSMC_IT
 >> 3);

843 if(
FSMC_Bªk
 =ð
FSMC_Bªk3_NAND
)

845 
FSMC_Bªk3
->
SR3
 &ð~(
FSMC_IT
 >> 3);

850 
FSMC_Bªk4
->
SR4
 &ð~(
FSMC_IT
 >> 3);

852 
	}
}

	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_fsmc.h

24 #iâdeà
__STM32F10x_FSMC_H


25 
	#__STM32F10x_FSMC_H


	)

27 #ifdeà
__ýlu¥lus


32 
	~"¡m32f10x.h
"

52 
ušt32_t
 
FSMC_Add»ssS‘upTime
;

57 
ušt32_t
 
FSMC_Add»ssHÞdTime
;

62 
ušt32_t
 
FSMC_D©aS‘upTime
;

67 
ušt32_t
 
FSMC_BusTuºAroundDu¿tiÚ
;

72 
ušt32_t
 
FSMC_CLKDivisiÚ
;

76 
ušt32_t
 
FSMC_D©aL©’cy
;

84 
ušt32_t
 
FSMC_AcûssMode
;

86 }
	tFSMC_NORSRAMTimšgIn™Ty³Def
;

94 
ušt32_t
 
FSMC_Bªk
;

97 
ušt32_t
 
FSMC_D©aAdd»ssMux
;

101 
ušt32_t
 
FSMC_MemÜyTy³
;

105 
ušt32_t
 
FSMC_MemÜyD©aWidth
;

108 
ušt32_t
 
FSMC_Bur¡AcûssMode
;

112 
ušt32_t
 
FSMC_AsynchrÚousWa™
;

116 
ušt32_t
 
FSMC_Wa™SigÇlPÞ¬™y
;

120 
ušt32_t
 
FSMC_W¿pMode
;

124 
ušt32_t
 
FSMC_Wa™SigÇlAùive
;

129 
ušt32_t
 
FSMC_Wr™eO³¿tiÚ
;

132 
ušt32_t
 
FSMC_Wa™SigÇl
;

136 
ušt32_t
 
FSMC_Ex‹ndedMode
;

139 
ušt32_t
 
FSMC_Wr™eBur¡
;

142 
FSMC_NORSRAMTimšgIn™Ty³Def
* 
FSMC_R—dWr™eTimšgSŒuù
;

144 
FSMC_NORSRAMTimšgIn™Ty³Def
* 
FSMC_Wr™eTimšgSŒuù
;

145 }
	tFSMC_NORSRAMIn™Ty³Def
;

153 
ušt32_t
 
FSMC_S‘upTime
;

159 
ušt32_t
 
FSMC_Wa™S‘upTime
;

165 
ušt32_t
 
FSMC_HÞdS‘upTime
;

172 
ušt32_t
 
FSMC_HiZS‘upTime
;

177 }
	tFSMC_NAND_PCCARDTimšgIn™Ty³Def
;

185 
ušt32_t
 
FSMC_Bªk
;

188 
ušt32_t
 
FSMC_Wa™ã©u»
;

191 
ušt32_t
 
FSMC_MemÜyD©aWidth
;

194 
ušt32_t
 
FSMC_ECC
;

197 
ušt32_t
 
FSMC_ECCPageSize
;

200 
ušt32_t
 
FSMC_TCLRS‘upTime
;

204 
ušt32_t
 
FSMC_TARS‘upTime
;

208 
FSMC_NAND_PCCARDTimšgIn™Ty³Def
* 
FSMC_CommÚS·ûTimšgSŒuù
;

210 
FSMC_NAND_PCCARDTimšgIn™Ty³Def
* 
FSMC_A‰ribu‹S·ûTimšgSŒuù
;

211 }
	tFSMC_NANDIn™Ty³Def
;

219 
ušt32_t
 
FSMC_Wa™ã©u»
;

222 
ušt32_t
 
FSMC_TCLRS‘upTime
;

226 
ušt32_t
 
FSMC_TARS‘upTime
;

231 
FSMC_NAND_PCCARDTimšgIn™Ty³Def
* 
FSMC_CommÚS·ûTimšgSŒuù
;

233 
FSMC_NAND_PCCARDTimšgIn™Ty³Def
* 
FSMC_A‰ribu‹S·ûTimšgSŒuù
;

235 
FSMC_NAND_PCCARDTimšgIn™Ty³Def
* 
FSMC_IOS·ûTimšgSŒuù
;

236 }
	tFSMC_PCCARDIn™Ty³Def
;

249 
	#FSMC_Bªk1_NORSRAM1
 ((
ušt32_t
)0x00000000)

	)

250 
	#FSMC_Bªk1_NORSRAM2
 ((
ušt32_t
)0x00000002)

	)

251 
	#FSMC_Bªk1_NORSRAM3
 ((
ušt32_t
)0x00000004)

	)

252 
	#FSMC_Bªk1_NORSRAM4
 ((
ušt32_t
)0x00000006)

	)

260 
	#FSMC_Bªk2_NAND
 ((
ušt32_t
)0x00000010)

	)

261 
	#FSMC_Bªk3_NAND
 ((
ušt32_t
)0x00000100)

	)

269 
	#FSMC_Bªk4_PCCARD
 ((
ušt32_t
)0x00001000)

	)

274 
	#IS_FSMC_NORSRAM_BANK
(
BANK
è(((BANKè=ð
FSMC_Bªk1_NORSRAM1
è|| \

	)

275 ((
BANK
è=ð
FSMC_Bªk1_NORSRAM2
) || \

276 ((
BANK
è=ð
FSMC_Bªk1_NORSRAM3
) || \

277 ((
BANK
è=ð
FSMC_Bªk1_NORSRAM4
))

279 
	#IS_FSMC_NAND_BANK
(
BANK
è(((BANKè=ð
FSMC_Bªk2_NAND
è|| \

	)

280 ((
BANK
è=ð
FSMC_Bªk3_NAND
))

282 
	#IS_FSMC_GETFLAG_BANK
(
BANK
è(((BANKè=ð
FSMC_Bªk2_NAND
è|| \

	)

283 ((
BANK
è=ð
FSMC_Bªk3_NAND
) || \

284 ((
BANK
è=ð
FSMC_Bªk4_PCCARD
))

286 
	#IS_FSMC_IT_BANK
(
BANK
è(((BANKè=ð
FSMC_Bªk2_NAND
è|| \

	)

287 ((
BANK
è=ð
FSMC_Bªk3_NAND
) || \

288 ((
BANK
è=ð
FSMC_Bªk4_PCCARD
))

298 
	#FSMC_D©aAdd»ssMux_Di§bË
 ((
ušt32_t
)0x00000000)

	)

299 
	#FSMC_D©aAdd»ssMux_EÇbË
 ((
ušt32_t
)0x00000002)

	)

300 
	#IS_FSMC_MUX
(
MUX
è(((MUXè=ð
FSMC_D©aAdd»ssMux_Di§bË
è|| \

	)

301 ((
MUX
è=ð
FSMC_D©aAdd»ssMux_EÇbË
))

311 
	#FSMC_MemÜyTy³_SRAM
 ((
ušt32_t
)0x00000000)

	)

312 
	#FSMC_MemÜyTy³_PSRAM
 ((
ušt32_t
)0x00000004)

	)

313 
	#FSMC_MemÜyTy³_NOR
 ((
ušt32_t
)0x00000008)

	)

314 
	#IS_FSMC_MEMORY
(
MEMORY
è(((MEMORYè=ð
FSMC_MemÜyTy³_SRAM
è|| \

	)

315 ((
MEMORY
è=ð
FSMC_MemÜyTy³_PSRAM
)|| \

316 ((
MEMORY
è=ð
FSMC_MemÜyTy³_NOR
))

326 
	#FSMC_MemÜyD©aWidth_8b
 ((
ušt32_t
)0x00000000)

	)

327 
	#FSMC_MemÜyD©aWidth_16b
 ((
ušt32_t
)0x00000010)

	)

328 
	#IS_FSMC_MEMORY_WIDTH
(
WIDTH
è(((WIDTHè=ð
FSMC_MemÜyD©aWidth_8b
è|| \

	)

329 ((
WIDTH
è=ð
FSMC_MemÜyD©aWidth_16b
))

339 
	#FSMC_Bur¡AcûssMode_Di§bË
 ((
ušt32_t
)0x00000000)

	)

340 
	#FSMC_Bur¡AcûssMode_EÇbË
 ((
ušt32_t
)0x00000100)

	)

341 
	#IS_FSMC_BURSTMODE
(
STATE
è(((STATEè=ð
FSMC_Bur¡AcûssMode_Di§bË
è|| \

	)

342 ((
STATE
è=ð
FSMC_Bur¡AcûssMode_EÇbË
))

350 
	#FSMC_AsynchrÚousWa™_Di§bË
 ((
ušt32_t
)0x00000000)

	)

351 
	#FSMC_AsynchrÚousWa™_EÇbË
 ((
ušt32_t
)0x00008000)

	)

352 
	#IS_FSMC_ASYNWAIT
(
STATE
è(((STATEè=ð
FSMC_AsynchrÚousWa™_Di§bË
è|| \

	)

353 ((
STATE
è=ð
FSMC_AsynchrÚousWa™_EÇbË
))

363 
	#FSMC_Wa™SigÇlPÞ¬™y_Low
 ((
ušt32_t
)0x00000000)

	)

364 
	#FSMC_Wa™SigÇlPÞ¬™y_High
 ((
ušt32_t
)0x00000200)

	)

365 
	#IS_FSMC_WAIT_POLARITY
(
POLARITY
è(((POLARITYè=ð
FSMC_Wa™SigÇlPÞ¬™y_Low
è|| \

	)

366 ((
POLARITY
è=ð
FSMC_Wa™SigÇlPÞ¬™y_High
))

376 
	#FSMC_W¿pMode_Di§bË
 ((
ušt32_t
)0x00000000)

	)

377 
	#FSMC_W¿pMode_EÇbË
 ((
ušt32_t
)0x00000400)

	)

378 
	#IS_FSMC_WRAP_MODE
(
MODE
è(((MODEè=ð
FSMC_W¿pMode_Di§bË
è|| \

	)

379 ((
MODE
è=ð
FSMC_W¿pMode_EÇbË
))

389 
	#FSMC_Wa™SigÇlAùive_BefÜeWa™S‹
 ((
ušt32_t
)0x00000000)

	)

390 
	#FSMC_Wa™SigÇlAùive_DuršgWa™S‹
 ((
ušt32_t
)0x00000800)

	)

391 
	#IS_FSMC_WAIT_SIGNAL_ACTIVE
(
ACTIVE
è(((ACTIVEè=ð
FSMC_Wa™SigÇlAùive_BefÜeWa™S‹
è|| \

	)

392 ((
ACTIVE
è=ð
FSMC_Wa™SigÇlAùive_DuršgWa™S‹
))

402 
	#FSMC_Wr™eO³¿tiÚ_Di§bË
 ((
ušt32_t
)0x00000000)

	)

403 
	#FSMC_Wr™eO³¿tiÚ_EÇbË
 ((
ušt32_t
)0x00001000)

	)

404 
	#IS_FSMC_WRITE_OPERATION
(
OPERATION
è(((OPERATIONè=ð
FSMC_Wr™eO³¿tiÚ_Di§bË
è|| \

	)

405 ((
OPERATION
è=ð
FSMC_Wr™eO³¿tiÚ_EÇbË
))

415 
	#FSMC_Wa™SigÇl_Di§bË
 ((
ušt32_t
)0x00000000)

	)

416 
	#FSMC_Wa™SigÇl_EÇbË
 ((
ušt32_t
)0x00002000)

	)

417 
	#IS_FSMC_WAITE_SIGNAL
(
SIGNAL
è(((SIGNALè=ð
FSMC_Wa™SigÇl_Di§bË
è|| \

	)

418 ((
SIGNAL
è=ð
FSMC_Wa™SigÇl_EÇbË
))

427 
	#FSMC_Ex‹ndedMode_Di§bË
 ((
ušt32_t
)0x00000000)

	)

428 
	#FSMC_Ex‹ndedMode_EÇbË
 ((
ušt32_t
)0x00004000)

	)

430 
	#IS_FSMC_EXTENDED_MODE
(
MODE
è(((MODEè=ð
FSMC_Ex‹ndedMode_Di§bË
è|| \

	)

431 ((
MODE
è=ð
FSMC_Ex‹ndedMode_EÇbË
))

441 
	#FSMC_Wr™eBur¡_Di§bË
 ((
ušt32_t
)0x00000000)

	)

442 
	#FSMC_Wr™eBur¡_EÇbË
 ((
ušt32_t
)0x00080000)

	)

443 
	#IS_FSMC_WRITE_BURST
(
BURST
è(((BURSTè=ð
FSMC_Wr™eBur¡_Di§bË
è|| \

	)

444 ((
BURST
è=ð
FSMC_Wr™eBur¡_EÇbË
))

453 
	#IS_FSMC_ADDRESS_SETUP_TIME
(
TIME
è((TIMEè<ð0xF)

	)

463 
	#IS_FSMC_ADDRESS_HOLD_TIME
(
TIME
è((TIMEè<ð0xF)

	)

473 
	#IS_FSMC_DATASETUP_TIME
(
TIME
è(((TIMEè> 0è&& ((TIMEè<ð0xFF))

	)

483 
	#IS_FSMC_TURNAROUND_TIME
(
TIME
è((TIMEè<ð0xF)

	)

493 
	#IS_FSMC_CLK_DIV
(
DIV
è((DIVè<ð0xF)

	)

503 
	#IS_FSMC_DATA_LATENCY
(
LATENCY
è((LATENCYè<ð0xF)

	)

513 
	#FSMC_AcûssMode_A
 ((
ušt32_t
)0x00000000)

	)

514 
	#FSMC_AcûssMode_B
 ((
ušt32_t
)0x10000000)

	)

515 
	#FSMC_AcûssMode_C
 ((
ušt32_t
)0x20000000)

	)

516 
	#FSMC_AcûssMode_D
 ((
ušt32_t
)0x30000000)

	)

517 
	#IS_FSMC_ACCESS_MODE
(
MODE
è(((MODEè=ð
FSMC_AcûssMode_A
è|| \

	)

518 ((
MODE
è=ð
FSMC_AcûssMode_B
) || \

519 ((
MODE
è=ð
FSMC_AcûssMode_C
) || \

520 ((
MODE
è=ð
FSMC_AcûssMode_D
))

538 
	#FSMC_Wa™ã©u»_Di§bË
 ((
ušt32_t
)0x00000000)

	)

539 
	#FSMC_Wa™ã©u»_EÇbË
 ((
ušt32_t
)0x00000002)

	)

540 
	#IS_FSMC_WAIT_FEATURE
(
FEATURE
è(((FEATUREè=ð
FSMC_Wa™ã©u»_Di§bË
è|| \

	)

541 ((
FEATURE
è=ð
FSMC_Wa™ã©u»_EÇbË
))

552 
	#FSMC_ECC_Di§bË
 ((
ušt32_t
)0x00000000)

	)

553 
	#FSMC_ECC_EÇbË
 ((
ušt32_t
)0x00000040)

	)

554 
	#IS_FSMC_ECC_STATE
(
STATE
è(((STATEè=ð
FSMC_ECC_Di§bË
è|| \

	)

555 ((
STATE
è=ð
FSMC_ECC_EÇbË
))

565 
	#FSMC_ECCPageSize_256By‹s
 ((
ušt32_t
)0x00000000)

	)

566 
	#FSMC_ECCPageSize_512By‹s
 ((
ušt32_t
)0x00020000)

	)

567 
	#FSMC_ECCPageSize_1024By‹s
 ((
ušt32_t
)0x00040000)

	)

568 
	#FSMC_ECCPageSize_2048By‹s
 ((
ušt32_t
)0x00060000)

	)

569 
	#FSMC_ECCPageSize_4096By‹s
 ((
ušt32_t
)0x00080000)

	)

570 
	#FSMC_ECCPageSize_8192By‹s
 ((
ušt32_t
)0x000A0000)

	)

571 
	#IS_FSMC_ECCPAGE_SIZE
(
SIZE
è(((SIZEè=ð
FSMC_ECCPageSize_256By‹s
è|| \

	)

572 ((
SIZE
è=ð
FSMC_ECCPageSize_512By‹s
) || \

573 ((
SIZE
è=ð
FSMC_ECCPageSize_1024By‹s
) || \

574 ((
SIZE
è=ð
FSMC_ECCPageSize_2048By‹s
) || \

575 ((
SIZE
è=ð
FSMC_ECCPageSize_4096By‹s
) || \

576 ((
SIZE
è=ð
FSMC_ECCPageSize_8192By‹s
))

586 
	#IS_FSMC_TCLR_TIME
(
TIME
è((TIMEè<ð0xFF)

	)

596 
	#IS_FSMC_TAR_TIME
(
TIME
è((TIMEè<ð0xFF)

	)

606 
	#IS_FSMC_SETUP_TIME
(
TIME
è((TIMEè<ð0xFF)

	)

616 
	#IS_FSMC_WAIT_TIME
(
TIME
è((TIMEè<ð0xFF)

	)

626 
	#IS_FSMC_HOLD_TIME
(
TIME
è((TIMEè<ð0xFF)

	)

636 
	#IS_FSMC_HIZ_TIME
(
TIME
è((TIMEè<ð0xFF)

	)

646 
	#FSMC_IT_RisšgEdge
 ((
ušt32_t
)0x00000008)

	)

647 
	#FSMC_IT_Lev–
 ((
ušt32_t
)0x00000010)

	)

648 
	#FSMC_IT_F®lšgEdge
 ((
ušt32_t
)0x00000020)

	)

649 
	#IS_FSMC_IT
(
IT
è((((ITè& (
ušt32_t
)0xFFFFFFC7è=ð0x00000000è&& ((ITè!ð0x00000000))

	)

650 
	#IS_FSMC_GET_IT
(
IT
è(((ITè=ð
FSMC_IT_RisšgEdge
è|| \

	)

651 ((
IT
è=ð
FSMC_IT_Lev–
) || \

652 ((
IT
è=ð
FSMC_IT_F®lšgEdge
))

661 
	#FSMC_FLAG_RisšgEdge
 ((
ušt32_t
)0x00000001)

	)

662 
	#FSMC_FLAG_Lev–
 ((
ušt32_t
)0x00000002)

	)

663 
	#FSMC_FLAG_F®lšgEdge
 ((
ušt32_t
)0x00000004)

	)

664 
	#FSMC_FLAG_FEMPT
 ((
ušt32_t
)0x00000040)

	)

665 
	#IS_FSMC_GET_FLAG
(
FLAG
è(((FLAGè=ð
FSMC_FLAG_RisšgEdge
è|| \

	)

666 ((
FLAG
è=ð
FSMC_FLAG_Lev–
) || \

667 ((
FLAG
è=ð
FSMC_FLAG_F®lšgEdge
) || \

668 ((
FLAG
è=ð
FSMC_FLAG_FEMPT
))

670 
	#IS_FSMC_CLEAR_FLAG
(
FLAG
è((((FLAGè& (
ušt32_t
)0xFFFFFFF8è=ð0x00000000è&& ((FLAGè!ð0x00000000))

	)

696 
FSMC_NORSRAMDeIn™
(
ušt32_t
 
FSMC_Bªk
);

697 
FSMC_NANDDeIn™
(
ušt32_t
 
FSMC_Bªk
);

698 
FSMC_PCCARDDeIn™
();

699 
FSMC_NORSRAMIn™
(
FSMC_NORSRAMIn™Ty³Def
* 
FSMC_NORSRAMIn™SŒuù
);

700 
FSMC_NANDIn™
(
FSMC_NANDIn™Ty³Def
* 
FSMC_NANDIn™SŒuù
);

701 
FSMC_PCCARDIn™
(
FSMC_PCCARDIn™Ty³Def
* 
FSMC_PCCARDIn™SŒuù
);

702 
FSMC_NORSRAMSŒuùIn™
(
FSMC_NORSRAMIn™Ty³Def
* 
FSMC_NORSRAMIn™SŒuù
);

703 
FSMC_NANDSŒuùIn™
(
FSMC_NANDIn™Ty³Def
* 
FSMC_NANDIn™SŒuù
);

704 
FSMC_PCCARDSŒuùIn™
(
FSMC_PCCARDIn™Ty³Def
* 
FSMC_PCCARDIn™SŒuù
);

705 
FSMC_NORSRAMCmd
(
ušt32_t
 
FSMC_Bªk
, 
FunùiÚ®S‹
 
NewS‹
);

706 
FSMC_NANDCmd
(
ušt32_t
 
FSMC_Bªk
, 
FunùiÚ®S‹
 
NewS‹
);

707 
FSMC_PCCARDCmd
(
FunùiÚ®S‹
 
NewS‹
);

708 
FSMC_NANDECCCmd
(
ušt32_t
 
FSMC_Bªk
, 
FunùiÚ®S‹
 
NewS‹
);

709 
ušt32_t
 
FSMC_G‘ECC
(ušt32_ˆ
FSMC_Bªk
);

710 
FSMC_ITCÚfig
(
ušt32_t
 
FSMC_Bªk
, ušt32_ˆ
FSMC_IT
, 
FunùiÚ®S‹
 
NewS‹
);

711 
FÏgStus
 
FSMC_G‘FÏgStus
(
ušt32_t
 
FSMC_Bªk
, ušt32_ˆ
FSMC_FLAG
);

712 
FSMC_CË¬FÏg
(
ušt32_t
 
FSMC_Bªk
, ušt32_ˆ
FSMC_FLAG
);

713 
ITStus
 
FSMC_G‘ITStus
(
ušt32_t
 
FSMC_Bªk
, ušt32_ˆ
FSMC_IT
);

714 
FSMC_CË¬ITP’dšgB™
(
ušt32_t
 
FSMC_Bªk
, ušt32_ˆ
FSMC_IT
);

716 #ifdeà
__ýlu¥lus


	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_gpio.c

23 
	~"¡m32f10x_gpio.h
"

24 
	~"¡m32f10x_rcc.h
"

48 
	#AFIO_OFFSET
 (
AFIO_BASE
 - 
PERIPH_BASE
)

	)

53 
	#EVCR_OFFSET
 (
AFIO_OFFSET
 + 0x00)

	)

54 
	#EVOE_B™Numb”
 ((
ušt8_t
)0x07)

	)

55 
	#EVCR_EVOE_BB
 (
PERIPH_BB_BASE
 + (
EVCR_OFFSET
 * 32è+ (
EVOE_B™Numb”
 * 4))

	)

60 
	#MAPR_OFFSET
 (
AFIO_OFFSET
 + 0x04)

	)

61 
	#MII_RMII_SEL_B™Numb”
 ((
u8
)0x17)

	)

62 
	#MAPR_MII_RMII_SEL_BB
 (
PERIPH_BB_BASE
 + (
MAPR_OFFSET
 * 32è+ (
MII_RMII_SEL_B™Numb”
 * 4))

	)

65 
	#EVCR_PORTPINCONFIG_MASK
 ((
ušt16_t
)0xFF80)

	)

66 
	#LSB_MASK
 ((
ušt16_t
)0xFFFF)

	)

67 
	#DBGAFR_POSITION_MASK
 ((
ušt32_t
)0x000F0000)

	)

68 
	#DBGAFR_SWJCFG_MASK
 ((
ušt32_t
)0xF0FFFFFF)

	)

69 
	#DBGAFR_LOCATION_MASK
 ((
ušt32_t
)0x00200000)

	)

70 
	#DBGAFR_NUMBITS_MASK
 ((
ušt32_t
)0x00100000)

	)

108 
	$GPIO_DeIn™
(
GPIO_Ty³Def
* 
GPIOx
)

111 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

113 ià(
GPIOx
 =ð
GPIOA
)

115 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_GPIOA
, 
ENABLE
);

116 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_GPIOA
, 
DISABLE
);

118 ià(
GPIOx
 =ð
GPIOB
)

120 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_GPIOB
, 
ENABLE
);

121 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_GPIOB
, 
DISABLE
);

123 ià(
GPIOx
 =ð
GPIOC
)

125 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_GPIOC
, 
ENABLE
);

126 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_GPIOC
, 
DISABLE
);

128 ià(
GPIOx
 =ð
GPIOD
)

130 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_GPIOD
, 
ENABLE
);

131 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_GPIOD
, 
DISABLE
);

133 ià(
GPIOx
 =ð
GPIOE
)

135 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_GPIOE
, 
ENABLE
);

136 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_GPIOE
, 
DISABLE
);

138 ià(
GPIOx
 =ð
GPIOF
)

140 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_GPIOF
, 
ENABLE
);

141 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_GPIOF
, 
DISABLE
);

145 ià(
GPIOx
 =ð
GPIOG
)

147 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_GPIOG
, 
ENABLE
);

148 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_GPIOG
, 
DISABLE
);

151 
	}
}

159 
	$GPIO_AFIODeIn™
()

161 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_AFIO
, 
ENABLE
);

162 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_AFIO
, 
DISABLE
);

163 
	}
}

173 
	$GPIO_In™
(
GPIO_Ty³Def
* 
GPIOx
, 
GPIO_In™Ty³Def
* 
GPIO_In™SŒuù
)

175 
ušt32_t
 
cu¼’tmode
 = 0x00, 
cu¼’š
 = 0x00, 
pšpos
 = 0x00, 
pos
 = 0x00;

176 
ušt32_t
 
tm´eg
 = 0x00, 
pšmask
 = 0x00;

178 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

179 
	`as£¹_·¿m
(
	`IS_GPIO_MODE
(
GPIO_In™SŒuù
->
GPIO_Mode
));

180 
	`as£¹_·¿m
(
	`IS_GPIO_PIN
(
GPIO_In™SŒuù
->
GPIO_Pš
));

183 
cu¼’tmode
 = ((
ušt32_t
)
GPIO_In™SŒuù
->
GPIO_Mode
) & ((uint32_t)0x0F);

184 ià((((
ušt32_t
)
GPIO_In™SŒuù
->
GPIO_Mode
) & ((uint32_t)0x10)) != 0x00)

187 
	`as£¹_·¿m
(
	`IS_GPIO_SPEED
(
GPIO_In™SŒuù
->
GPIO_S³ed
));

189 
cu¼’tmode
 |ð(
ušt32_t
)
GPIO_In™SŒuù
->
GPIO_S³ed
;

193 ià(((
ušt32_t
)
GPIO_In™SŒuù
->
GPIO_Pš
 & ((uint32_t)0x00FF)) != 0x00)

195 
tm´eg
 = 
GPIOx
->
CRL
;

196 
pšpos
 = 0x00;…inpos < 0x08;…inpos++)

198 
pos
 = ((
ušt32_t
)0x01è<< 
pšpos
;

200 
cu¼’š
 = (
GPIO_In™SŒuù
->
GPIO_Pš
è& 
pos
;

201 ià(
cu¼’š
 =ð
pos
)

203 
pos
 = 
pšpos
 << 2;

205 
pšmask
 = ((
ušt32_t
)0x0Fè<< 
pos
;

206 
tm´eg
 &ð~
pšmask
;

208 
tm´eg
 |ð(
cu¼’tmode
 << 
pos
);

210 ià(
GPIO_In™SŒuù
->
GPIO_Mode
 =ð
GPIO_Mode_IPD
)

212 
GPIOx
->
BRR
 = (((
ušt32_t
)0x01è<< 
pšpos
);

217 ià(
GPIO_In™SŒuù
->
GPIO_Mode
 =ð
GPIO_Mode_IPU
)

219 
GPIOx
->
BSRR
 = (((
ušt32_t
)0x01è<< 
pšpos
);

224 
GPIOx
->
CRL
 = 
tm´eg
;

228 ià(
GPIO_In™SŒuù
->
GPIO_Pš
 > 0x00FF)

230 
tm´eg
 = 
GPIOx
->
CRH
;

231 
pšpos
 = 0x00;…inpos < 0x08;…inpos++)

233 
pos
 = (((
ušt32_t
)0x01è<< (
pšpos
 + 0x08));

235 
cu¼’š
 = ((
GPIO_In™SŒuù
->
GPIO_Pš
è& 
pos
);

236 ià(
cu¼’š
 =ð
pos
)

238 
pos
 = 
pšpos
 << 2;

240 
pšmask
 = ((
ušt32_t
)0x0Fè<< 
pos
;

241 
tm´eg
 &ð~
pšmask
;

243 
tm´eg
 |ð(
cu¼’tmode
 << 
pos
);

245 ià(
GPIO_In™SŒuù
->
GPIO_Mode
 =ð
GPIO_Mode_IPD
)

247 
GPIOx
->
BRR
 = (((
ušt32_t
)0x01è<< (
pšpos
 + 0x08));

250 ià(
GPIO_In™SŒuù
->
GPIO_Mode
 =ð
GPIO_Mode_IPU
)

252 
GPIOx
->
BSRR
 = (((
ušt32_t
)0x01è<< (
pšpos
 + 0x08));

256 
GPIOx
->
CRH
 = 
tm´eg
;

258 
	}
}

266 
	$GPIO_SŒuùIn™
(
GPIO_In™Ty³Def
* 
GPIO_In™SŒuù
)

269 
GPIO_In™SŒuù
->
GPIO_Pš
 = 
GPIO_Pš_AÎ
;

270 
GPIO_In™SŒuù
->
GPIO_S³ed
 = 
GPIO_S³ed_2MHz
;

271 
GPIO_In™SŒuù
->
GPIO_Mode
 = 
GPIO_Mode_IN_FLOATING
;

272 
	}
}

281 
ušt8_t
 
	$GPIO_R—dIÅutD©aB™
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
)

283 
ušt8_t
 
b™¡©us
 = 0x00;

286 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

287 
	`as£¹_·¿m
(
	`IS_GET_GPIO_PIN
(
GPIO_Pš
));

289 ià((
GPIOx
->
IDR
 & 
GPIO_Pš
è!ð(
ušt32_t
)
B™_RESET
)

291 
b™¡©us
 = (
ušt8_t
)
B™_SET
;

295 
b™¡©us
 = (
ušt8_t
)
B™_RESET
;

297  
b™¡©us
;

298 
	}
}

305 
ušt16_t
 
	$GPIO_R—dIÅutD©a
(
GPIO_Ty³Def
* 
GPIOx
)

308 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

310  ((
ušt16_t
)
GPIOx
->
IDR
);

311 
	}
}

320 
ušt8_t
 
	$GPIO_R—dOuutD©aB™
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
)

322 
ušt8_t
 
b™¡©us
 = 0x00;

324 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

325 
	`as£¹_·¿m
(
	`IS_GET_GPIO_PIN
(
GPIO_Pš
));

327 ià((
GPIOx
->
ODR
 & 
GPIO_Pš
è!ð(
ušt32_t
)
B™_RESET
)

329 
b™¡©us
 = (
ušt8_t
)
B™_SET
;

333 
b™¡©us
 = (
ušt8_t
)
B™_RESET
;

335  
b™¡©us
;

336 
	}
}

343 
ušt16_t
 
	$GPIO_R—dOuutD©a
(
GPIO_Ty³Def
* 
GPIOx
)

346 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

348  ((
ušt16_t
)
GPIOx
->
ODR
);

349 
	}
}

358 
	$GPIO_S‘B™s
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
)

361 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

362 
	`as£¹_·¿m
(
	`IS_GPIO_PIN
(
GPIO_Pš
));

364 
GPIOx
->
BSRR
 = 
GPIO_Pš
;

365 
	}
}

374 
	$GPIO_Re£tB™s
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
)

377 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

378 
	`as£¹_·¿m
(
	`IS_GPIO_PIN
(
GPIO_Pš
));

380 
GPIOx
->
BRR
 = 
GPIO_Pš
;

381 
	}
}

394 
	$GPIO_Wr™eB™
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
, 
B™AùiÚ
 
B™V®
)

397 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

398 
	`as£¹_·¿m
(
	`IS_GET_GPIO_PIN
(
GPIO_Pš
));

399 
	`as£¹_·¿m
(
	`IS_GPIO_BIT_ACTION
(
B™V®
));

401 ià(
B™V®
 !ð
B™_RESET
)

403 
GPIOx
->
BSRR
 = 
GPIO_Pš
;

407 
GPIOx
->
BRR
 = 
GPIO_Pš
;

409 
	}
}

417 
	$GPIO_Wr™e
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
PÜtV®
)

420 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

422 
GPIOx
->
ODR
 = 
PÜtV®
;

423 
	}
}

432 
	$GPIO_PšLockCÚfig
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
)

434 
ušt32_t
 
tmp
 = 0x00010000;

437 
	`as£¹_·¿m
(
	`IS_GPIO_ALL_PERIPH
(
GPIOx
));

438 
	`as£¹_·¿m
(
	`IS_GPIO_PIN
(
GPIO_Pš
));

440 
tmp
 |ð
GPIO_Pš
;

442 
GPIOx
->
LCKR
 = 
tmp
;

444 
GPIOx
->
LCKR
 = 
GPIO_Pš
;

446 
GPIOx
->
LCKR
 = 
tmp
;

448 
tmp
 = 
GPIOx
->
LCKR
;

450 
tmp
 = 
GPIOx
->
LCKR
;

451 
	}
}

462 
	$GPIO_Ev’tOuutCÚfig
(
ušt8_t
 
GPIO_PÜtSourû
, ušt8_ˆ
GPIO_PšSourû
)

464 
ušt32_t
 
tm´eg
 = 0x00;

466 
	`as£¹_·¿m
(
	`IS_GPIO_EVENTOUT_PORT_SOURCE
(
GPIO_PÜtSourû
));

467 
	`as£¹_·¿m
(
	`IS_GPIO_PIN_SOURCE
(
GPIO_PšSourû
));

469 
tm´eg
 = 
AFIO
->
EVCR
;

471 
tm´eg
 &ð
EVCR_PORTPINCONFIG_MASK
;

472 
tm´eg
 |ð(
ušt32_t
)
GPIO_PÜtSourû
 << 0x04;

473 
tm´eg
 |ð
GPIO_PšSourû
;

474 
AFIO
->
EVCR
 = 
tm´eg
;

475 
	}
}

483 
	$GPIO_Ev’tOuutCmd
(
FunùiÚ®S‹
 
NewS‹
)

486 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

488 *(
__IO
 
ušt32_t
 *è
EVCR_EVOE_BB
 = (ušt32_t)
NewS‹
;

489 
	}
}

549 
	$GPIO_PšRem­CÚfig
(
ušt32_t
 
GPIO_Rem­
, 
FunùiÚ®S‹
 
NewS‹
)

551 
ušt32_t
 
tmp
 = 0x00, 
tmp1
 = 0x00, 
tm´eg
 = 0x00, 
tmpmask
 = 0x00;

554 
	`as£¹_·¿m
(
	`IS_GPIO_REMAP
(
GPIO_Rem­
));

555 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

557 if((
GPIO_Rem­
 & 0x80000000) == 0x80000000)

559 
tm´eg
 = 
AFIO
->
MAPR2
;

563 
tm´eg
 = 
AFIO
->
MAPR
;

566 
tmpmask
 = (
GPIO_Rem­
 & 
DBGAFR_POSITION_MASK
) >> 0x10;

567 
tmp
 = 
GPIO_Rem­
 & 
LSB_MASK
;

569 ià((
GPIO_Rem­
 & (
DBGAFR_LOCATION_MASK
 | 
DBGAFR_NUMBITS_MASK
)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))

571 
tm´eg
 &ð
DBGAFR_SWJCFG_MASK
;

572 
AFIO
->
MAPR
 &ð
DBGAFR_SWJCFG_MASK
;

574 ià((
GPIO_Rem­
 & 
DBGAFR_NUMBITS_MASK
) == DBGAFR_NUMBITS_MASK)

576 
tmp1
 = ((
ušt32_t
)0x03è<< 
tmpmask
;

577 
tm´eg
 &ð~
tmp1
;

578 
tm´eg
 |ð~
DBGAFR_SWJCFG_MASK
;

582 
tm´eg
 &ð~(
tmp
 << ((
GPIO_Rem­
 >> 0x15)*0x10));

583 
tm´eg
 |ð~
DBGAFR_SWJCFG_MASK
;

586 ià(
NewS‹
 !ð
DISABLE
)

588 
tm´eg
 |ð(
tmp
 << ((
GPIO_Rem­
 >> 0x15)*0x10));

591 if((
GPIO_Rem­
 & 0x80000000) == 0x80000000)

593 
AFIO
->
MAPR2
 = 
tm´eg
;

597 
AFIO
->
MAPR
 = 
tm´eg
;

599 
	}
}

609 
	$GPIO_EXTILšeCÚfig
(
ušt8_t
 
GPIO_PÜtSourû
, ušt8_ˆ
GPIO_PšSourû
)

611 
ušt32_t
 
tmp
 = 0x00;

613 
	`as£¹_·¿m
(
	`IS_GPIO_EXTI_PORT_SOURCE
(
GPIO_PÜtSourû
));

614 
	`as£¹_·¿m
(
	`IS_GPIO_PIN_SOURCE
(
GPIO_PšSourû
));

616 
tmp
 = ((
ušt32_t
)0x0Fè<< (0x04 * (
GPIO_PšSourû
 & (
ušt8_t
)0x03));

617 
AFIO
->
EXTICR
[
GPIO_PšSourû
 >> 0x02] &ð~
tmp
;

618 
AFIO
->
EXTICR
[
GPIO_PšSourû
 >> 0x02] |ð(((
ušt32_t
)
GPIO_PÜtSourû
è<< (0x04 * (GPIO_PšSourû & (
ušt8_t
)0x03)));

619 
	}
}

630 
	$GPIO_ETH_MedŸIÁ”çûCÚfig
(
ušt32_t
 
GPIO_ETH_MedŸIÁ”çû
)

632 
	`as£¹_·¿m
(
	`IS_GPIO_ETH_MEDIA_INTERFACE
(
GPIO_ETH_MedŸIÁ”çû
));

635 *(
__IO
 
ušt32_t
 *è
MAPR_MII_RMII_SEL_BB
 = 
GPIO_ETH_MedŸIÁ”çû
;

636 
	}
}

	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_gpio.h

24 #iâdeà
__STM32F10x_GPIO_H


25 
	#__STM32F10x_GPIO_H


	)

27 #ifdeà
__ýlu¥lus


32 
	~"¡m32f10x.h
"

46 
	#IS_GPIO_ALL_PERIPH
(
PERIPH
è(((PERIPHè=ð
GPIOA
è|| \

	)

47 ((
PERIPH
è=ð
GPIOB
) || \

48 ((
PERIPH
è=ð
GPIOC
) || \

49 ((
PERIPH
è=ð
GPIOD
) || \

50 ((
PERIPH
è=ð
GPIOE
) || \

51 ((
PERIPH
è=ð
GPIOF
) || \

52 ((
PERIPH
è=ð
GPIOG
))

60 
GPIO_S³ed_10MHz
 = 1,

61 
GPIO_S³ed_2MHz
,

62 
GPIO_S³ed_50MHz


63 }
	tGPIOS³ed_Ty³Def
;

64 
	#IS_GPIO_SPEED
(
SPEED
è(((SPEEDè=ð
GPIO_S³ed_10MHz
è|| ((SPEEDè=ð
GPIO_S³ed_2MHz
è|| \

	)

65 ((
SPEED
è=ð
GPIO_S³ed_50MHz
))

72 { 
GPIO_Mode_AIN
 = 0x0,

73 
GPIO_Mode_IN_FLOATING
 = 0x04,

74 
GPIO_Mode_IPD
 = 0x28,

75 
GPIO_Mode_IPU
 = 0x48,

76 
GPIO_Mode_Out_OD
 = 0x14,

77 
GPIO_Mode_Out_PP
 = 0x10,

78 
GPIO_Mode_AF_OD
 = 0x1C,

79 
GPIO_Mode_AF_PP
 = 0x18

80 }
	tGPIOMode_Ty³Def
;

82 
	#IS_GPIO_MODE
(
MODE
è(((MODEè=ð
GPIO_Mode_AIN
è|| ((MODEè=ð
GPIO_Mode_IN_FLOATING
è|| \

	)

83 ((
MODE
è=ð
GPIO_Mode_IPD
è|| ((MODEè=ð
GPIO_Mode_IPU
) || \

84 ((
MODE
è=ð
GPIO_Mode_Out_OD
è|| ((MODEè=ð
GPIO_Mode_Out_PP
) || \

85 ((
MODE
è=ð
GPIO_Mode_AF_OD
è|| ((MODEè=ð
GPIO_Mode_AF_PP
))

93 
ušt16_t
 
GPIO_Pš
;

96 
GPIOS³ed_Ty³Def
 
GPIO_S³ed
;

99 
GPIOMode_Ty³Def
 
GPIO_Mode
;

101 }
	tGPIO_In™Ty³Def
;

109 { 
B™_RESET
 = 0,

110 
B™_SET


111 }
	tB™AùiÚ
;

113 
	#IS_GPIO_BIT_ACTION
(
ACTION
è(((ACTIONè=ð
B™_RESET
è|| ((ACTIONè=ð
B™_SET
))

	)

127 
	#GPIO_Pš_0
 ((
ušt16_t
)0x0001è

	)

128 
	#GPIO_Pš_1
 ((
ušt16_t
)0x0002è

	)

129 
	#GPIO_Pš_2
 ((
ušt16_t
)0x0004è

	)

130 
	#GPIO_Pš_3
 ((
ušt16_t
)0x0008è

	)

131 
	#GPIO_Pš_4
 ((
ušt16_t
)0x0010è

	)

132 
	#GPIO_Pš_5
 ((
ušt16_t
)0x0020è

	)

133 
	#GPIO_Pš_6
 ((
ušt16_t
)0x0040è

	)

134 
	#GPIO_Pš_7
 ((
ušt16_t
)0x0080è

	)

135 
	#GPIO_Pš_8
 ((
ušt16_t
)0x0100è

	)

136 
	#GPIO_Pš_9
 ((
ušt16_t
)0x0200è

	)

137 
	#GPIO_Pš_10
 ((
ušt16_t
)0x0400è

	)

138 
	#GPIO_Pš_11
 ((
ušt16_t
)0x0800è

	)

139 
	#GPIO_Pš_12
 ((
ušt16_t
)0x1000è

	)

140 
	#GPIO_Pš_13
 ((
ušt16_t
)0x2000è

	)

141 
	#GPIO_Pš_14
 ((
ušt16_t
)0x4000è

	)

142 
	#GPIO_Pš_15
 ((
ušt16_t
)0x8000è

	)

143 
	#GPIO_Pš_AÎ
 ((
ušt16_t
)0xFFFFè

	)

145 
	#IS_GPIO_PIN
(
PIN
è((((PINè& (
ušt16_t
)0x00è=ð0x00è&& ((PINè!ð(ušt16_t)0x00))

	)

147 
	#IS_GET_GPIO_PIN
(
PIN
è(((PINè=ð
GPIO_Pš_0
è|| \

	)

148 ((
PIN
è=ð
GPIO_Pš_1
) || \

149 ((
PIN
è=ð
GPIO_Pš_2
) || \

150 ((
PIN
è=ð
GPIO_Pš_3
) || \

151 ((
PIN
è=ð
GPIO_Pš_4
) || \

152 ((
PIN
è=ð
GPIO_Pš_5
) || \

153 ((
PIN
è=ð
GPIO_Pš_6
) || \

154 ((
PIN
è=ð
GPIO_Pš_7
) || \

155 ((
PIN
è=ð
GPIO_Pš_8
) || \

156 ((
PIN
è=ð
GPIO_Pš_9
) || \

157 ((
PIN
è=ð
GPIO_Pš_10
) || \

158 ((
PIN
è=ð
GPIO_Pš_11
) || \

159 ((
PIN
è=ð
GPIO_Pš_12
) || \

160 ((
PIN
è=ð
GPIO_Pš_13
) || \

161 ((
PIN
è=ð
GPIO_Pš_14
) || \

162 ((
PIN
è=ð
GPIO_Pš_15
))

172 
	#GPIO_Rem­_SPI1
 ((
ušt32_t
)0x00000001è

	)

173 
	#GPIO_Rem­_I2C1
 ((
ušt32_t
)0x00000002è

	)

174 
	#GPIO_Rem­_USART1
 ((
ušt32_t
)0x00000004è

	)

175 
	#GPIO_Rem­_USART2
 ((
ušt32_t
)0x00000008è

	)

176 
	#GPIO_P¬tŸlRem­_USART3
 ((
ušt32_t
)0x00140010è

	)

177 
	#GPIO_FuÎRem­_USART3
 ((
ušt32_t
)0x00140030è

	)

178 
	#GPIO_P¬tŸlRem­_TIM1
 ((
ušt32_t
)0x00160040è

	)

179 
	#GPIO_FuÎRem­_TIM1
 ((
ušt32_t
)0x001600C0è

	)

180 
	#GPIO_P¬tŸlRem­1_TIM2
 ((
ušt32_t
)0x00180100è

	)

181 
	#GPIO_P¬tŸlRem­2_TIM2
 ((
ušt32_t
)0x00180200è

	)

182 
	#GPIO_FuÎRem­_TIM2
 ((
ušt32_t
)0x00180300è

	)

183 
	#GPIO_P¬tŸlRem­_TIM3
 ((
ušt32_t
)0x001A0800è

	)

184 
	#GPIO_FuÎRem­_TIM3
 ((
ušt32_t
)0x001A0C00è

	)

185 
	#GPIO_Rem­_TIM4
 ((
ušt32_t
)0x00001000è

	)

186 
	#GPIO_Rem­1_CAN1
 ((
ušt32_t
)0x001D4000è

	)

187 
	#GPIO_Rem­2_CAN1
 ((
ušt32_t
)0x001D6000è

	)

188 
	#GPIO_Rem­_PD01
 ((
ušt32_t
)0x00008000è

	)

189 
	#GPIO_Rem­_TIM5CH4_LSI
 ((
ušt32_t
)0x00200001è

	)

190 
	#GPIO_Rem­_ADC1_ETRGINJ
 ((
ušt32_t
)0x00200002è

	)

191 
	#GPIO_Rem­_ADC1_ETRGREG
 ((
ušt32_t
)0x00200004è

	)

192 
	#GPIO_Rem­_ADC2_ETRGINJ
 ((
ušt32_t
)0x00200008è

	)

193 
	#GPIO_Rem­_ADC2_ETRGREG
 ((
ušt32_t
)0x00200010è

	)

194 
	#GPIO_Rem­_ETH
 ((
ušt32_t
)0x00200020è

	)

195 
	#GPIO_Rem­_CAN2
 ((
ušt32_t
)0x00200040è

	)

196 
	#GPIO_Rem­_SWJ_NoJTRST
 ((
ušt32_t
)0x00300100è

	)

197 
	#GPIO_Rem­_SWJ_JTAGDi§bË
 ((
ušt32_t
)0x00300200è

	)

198 
	#GPIO_Rem­_SWJ_Di§bË
 ((
ušt32_t
)0x00300400è

	)

199 
	#GPIO_Rem­_SPI3
 ((
ušt32_t
)0x00201100è

	)

200 
	#GPIO_Rem­_TIM2ITR1_PTP_SOF
 ((
ušt32_t
)0x00202000è

	)

203 
	#GPIO_Rem­_PTP_PPS
 ((
ušt32_t
)0x00204000è

	)

205 
	#GPIO_Rem­_TIM15
 ((
ušt32_t
)0x80000001è

	)

206 
	#GPIO_Rem­_TIM16
 ((
ušt32_t
)0x80000002è

	)

207 
	#GPIO_Rem­_TIM17
 ((
ušt32_t
)0x80000004è

	)

208 
	#GPIO_Rem­_CEC
 ((
ušt32_t
)0x80000008è

	)

209 
	#GPIO_Rem­_TIM1_DMA
 ((
ušt32_t
)0x80000010è

	)

211 
	#GPIO_Rem­_TIM9
 ((
ušt32_t
)0x80000020è

	)

212 
	#GPIO_Rem­_TIM10
 ((
ušt32_t
)0x80000040è

	)

213 
	#GPIO_Rem­_TIM11
 ((
ušt32_t
)0x80000080è

	)

214 
	#GPIO_Rem­_TIM13
 ((
ušt32_t
)0x80000100è

	)

215 
	#GPIO_Rem­_TIM14
 ((
ušt32_t
)0x80000200è

	)

216 
	#GPIO_Rem­_FSMC_NADV
 ((
ušt32_t
)0x80000400è

	)

218 
	#GPIO_Rem­_TIM67_DAC_DMA
 ((
ušt32_t
)0x80000800è

	)

219 
	#GPIO_Rem­_TIM12
 ((
ušt32_t
)0x80001000è

	)

220 
	#GPIO_Rem­_MISC
 ((
ušt32_t
)0x80002000è

	)

223 
	#IS_GPIO_REMAP
(
REMAP
è(((REMAPè=ð
GPIO_Rem­_SPI1
è|| ((REMAPè=ð
GPIO_Rem­_I2C1
è|| \

	)

224 ((
REMAP
è=ð
GPIO_Rem­_USART1
è|| ((REMAPè=ð
GPIO_Rem­_USART2
) || \

225 ((
REMAP
è=ð
GPIO_P¬tŸlRem­_USART3
è|| ((REMAPè=ð
GPIO_FuÎRem­_USART3
) || \

226 ((
REMAP
è=ð
GPIO_P¬tŸlRem­_TIM1
è|| ((REMAPè=ð
GPIO_FuÎRem­_TIM1
) || \

227 ((
REMAP
è=ð
GPIO_P¬tŸlRem­1_TIM2
è|| ((REMAPè=ð
GPIO_P¬tŸlRem­2_TIM2
) || \

228 ((
REMAP
è=ð
GPIO_FuÎRem­_TIM2
è|| ((REMAPè=ð
GPIO_P¬tŸlRem­_TIM3
) || \

229 ((
REMAP
è=ð
GPIO_FuÎRem­_TIM3
è|| ((REMAPè=ð
GPIO_Rem­_TIM4
) || \

230 ((
REMAP
è=ð
GPIO_Rem­1_CAN1
è|| ((REMAPè=ð
GPIO_Rem­2_CAN1
) || \

231 ((
REMAP
è=ð
GPIO_Rem­_PD01
è|| ((REMAPè=ð
GPIO_Rem­_TIM5CH4_LSI
) || \

232 ((
REMAP
è=ð
GPIO_Rem­_ADC1_ETRGINJ
è||((REMAPè=ð
GPIO_Rem­_ADC1_ETRGREG
) || \

233 ((
REMAP
è=ð
GPIO_Rem­_ADC2_ETRGINJ
è||((REMAPè=ð
GPIO_Rem­_ADC2_ETRGREG
) || \

234 ((
REMAP
è=ð
GPIO_Rem­_ETH
è||((REMAPè=ð
GPIO_Rem­_CAN2
) || \

235 ((
REMAP
è=ð
GPIO_Rem­_SWJ_NoJTRST
è|| ((REMAPè=ð
GPIO_Rem­_SWJ_JTAGDi§bË
) || \

236 ((
REMAP
è=ð
GPIO_Rem­_SWJ_Di§bË
)|| ((REMAPè=ð
GPIO_Rem­_SPI3
) || \

237 ((
REMAP
è=ð
GPIO_Rem­_TIM2ITR1_PTP_SOF
è|| ((REMAPè=ð
GPIO_Rem­_PTP_PPS
) || \

238 ((
REMAP
è=ð
GPIO_Rem­_TIM15
è|| ((REMAPè=ð
GPIO_Rem­_TIM16
) || \

239 ((
REMAP
è=ð
GPIO_Rem­_TIM17
è|| ((REMAPè=ð
GPIO_Rem­_CEC
) || \

240 ((
REMAP
è=ð
GPIO_Rem­_TIM1_DMA
è|| ((REMAPè=ð
GPIO_Rem­_TIM9
) || \

241 ((
REMAP
è=ð
GPIO_Rem­_TIM10
è|| ((REMAPè=ð
GPIO_Rem­_TIM11
) || \

242 ((
REMAP
è=ð
GPIO_Rem­_TIM13
è|| ((REMAPè=ð
GPIO_Rem­_TIM14
) || \

243 ((
REMAP
è=ð
GPIO_Rem­_FSMC_NADV
è|| ((REMAPè=ð
GPIO_Rem­_TIM67_DAC_DMA
) || \

244 ((
REMAP
è=ð
GPIO_Rem­_TIM12
è|| ((REMAPè=ð
GPIO_Rem­_MISC
))

254 
	#GPIO_PÜtSourûGPIOA
 ((
ušt8_t
)0x00)

	)

255 
	#GPIO_PÜtSourûGPIOB
 ((
ušt8_t
)0x01)

	)

256 
	#GPIO_PÜtSourûGPIOC
 ((
ušt8_t
)0x02)

	)

257 
	#GPIO_PÜtSourûGPIOD
 ((
ušt8_t
)0x03)

	)

258 
	#GPIO_PÜtSourûGPIOE
 ((
ušt8_t
)0x04)

	)

259 
	#GPIO_PÜtSourûGPIOF
 ((
ušt8_t
)0x05)

	)

260 
	#GPIO_PÜtSourûGPIOG
 ((
ušt8_t
)0x06)

	)

261 
	#IS_GPIO_EVENTOUT_PORT_SOURCE
(
PORTSOURCE
è(((PORTSOURCEè=ð
GPIO_PÜtSourûGPIOA
è|| \

	)

262 ((
PORTSOURCE
è=ð
GPIO_PÜtSourûGPIOB
) || \

263 ((
PORTSOURCE
è=ð
GPIO_PÜtSourûGPIOC
) || \

264 ((
PORTSOURCE
è=ð
GPIO_PÜtSourûGPIOD
) || \

265 ((
PORTSOURCE
è=ð
GPIO_PÜtSourûGPIOE
))

267 
	#IS_GPIO_EXTI_PORT_SOURCE
(
PORTSOURCE
è(((PORTSOURCEè=ð
GPIO_PÜtSourûGPIOA
è|| \

	)

268 ((
PORTSOURCE
è=ð
GPIO_PÜtSourûGPIOB
) || \

269 ((
PORTSOURCE
è=ð
GPIO_PÜtSourûGPIOC
) || \

270 ((
PORTSOURCE
è=ð
GPIO_PÜtSourûGPIOD
) || \

271 ((
PORTSOURCE
è=ð
GPIO_PÜtSourûGPIOE
) || \

272 ((
PORTSOURCE
è=ð
GPIO_PÜtSourûGPIOF
) || \

273 ((
PORTSOURCE
è=ð
GPIO_PÜtSourûGPIOG
))

283 
	#GPIO_PšSourû0
 ((
ušt8_t
)0x00)

	)

284 
	#GPIO_PšSourû1
 ((
ušt8_t
)0x01)

	)

285 
	#GPIO_PšSourû2
 ((
ušt8_t
)0x02)

	)

286 
	#GPIO_PšSourû3
 ((
ušt8_t
)0x03)

	)

287 
	#GPIO_PšSourû4
 ((
ušt8_t
)0x04)

	)

288 
	#GPIO_PšSourû5
 ((
ušt8_t
)0x05)

	)

289 
	#GPIO_PšSourû6
 ((
ušt8_t
)0x06)

	)

290 
	#GPIO_PšSourû7
 ((
ušt8_t
)0x07)

	)

291 
	#GPIO_PšSourû8
 ((
ušt8_t
)0x08)

	)

292 
	#GPIO_PšSourû9
 ((
ušt8_t
)0x09)

	)

293 
	#GPIO_PšSourû10
 ((
ušt8_t
)0x0A)

	)

294 
	#GPIO_PšSourû11
 ((
ušt8_t
)0x0B)

	)

295 
	#GPIO_PšSourû12
 ((
ušt8_t
)0x0C)

	)

296 
	#GPIO_PšSourû13
 ((
ušt8_t
)0x0D)

	)

297 
	#GPIO_PšSourû14
 ((
ušt8_t
)0x0E)

	)

298 
	#GPIO_PšSourû15
 ((
ušt8_t
)0x0F)

	)

300 
	#IS_GPIO_PIN_SOURCE
(
PINSOURCE
è(((PINSOURCEè=ð
GPIO_PšSourû0
è|| \

	)

301 ((
PINSOURCE
è=ð
GPIO_PšSourû1
) || \

302 ((
PINSOURCE
è=ð
GPIO_PšSourû2
) || \

303 ((
PINSOURCE
è=ð
GPIO_PšSourû3
) || \

304 ((
PINSOURCE
è=ð
GPIO_PšSourû4
) || \

305 ((
PINSOURCE
è=ð
GPIO_PšSourû5
) || \

306 ((
PINSOURCE
è=ð
GPIO_PšSourû6
) || \

307 ((
PINSOURCE
è=ð
GPIO_PšSourû7
) || \

308 ((
PINSOURCE
è=ð
GPIO_PšSourû8
) || \

309 ((
PINSOURCE
è=ð
GPIO_PšSourû9
) || \

310 ((
PINSOURCE
è=ð
GPIO_PšSourû10
) || \

311 ((
PINSOURCE
è=ð
GPIO_PšSourû11
) || \

312 ((
PINSOURCE
è=ð
GPIO_PšSourû12
) || \

313 ((
PINSOURCE
è=ð
GPIO_PšSourû13
) || \

314 ((
PINSOURCE
è=ð
GPIO_PšSourû14
) || \

315 ((
PINSOURCE
è=ð
GPIO_PšSourû15
))

324 
	#GPIO_ETH_MedŸIÁ”çû_MII
 ((
u32
)0x00000000)

	)

325 
	#GPIO_ETH_MedŸIÁ”çû_RMII
 ((
u32
)0x00000001)

	)

327 
	#IS_GPIO_ETH_MEDIA_INTERFACE
(
INTERFACE
è(((INTERFACEè=ð
GPIO_ETH_MedŸIÁ”çû_MII
è|| \

	)

328 ((
INTERFACE
è=ð
GPIO_ETH_MedŸIÁ”çû_RMII
))

349 
GPIO_DeIn™
(
GPIO_Ty³Def
* 
GPIOx
);

350 
GPIO_AFIODeIn™
();

351 
GPIO_In™
(
GPIO_Ty³Def
* 
GPIOx
, 
GPIO_In™Ty³Def
* 
GPIO_In™SŒuù
);

352 
GPIO_SŒuùIn™
(
GPIO_In™Ty³Def
* 
GPIO_In™SŒuù
);

353 
ušt8_t
 
GPIO_R—dIÅutD©aB™
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
);

354 
ušt16_t
 
GPIO_R—dIÅutD©a
(
GPIO_Ty³Def
* 
GPIOx
);

355 
ušt8_t
 
GPIO_R—dOuutD©aB™
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
);

356 
ušt16_t
 
GPIO_R—dOuutD©a
(
GPIO_Ty³Def
* 
GPIOx
);

357 
GPIO_S‘B™s
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
);

358 
GPIO_Re£tB™s
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
);

359 
GPIO_Wr™eB™
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
, 
B™AùiÚ
 
B™V®
);

360 
GPIO_Wr™e
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
PÜtV®
);

361 
GPIO_PšLockCÚfig
(
GPIO_Ty³Def
* 
GPIOx
, 
ušt16_t
 
GPIO_Pš
);

362 
GPIO_Ev’tOuutCÚfig
(
ušt8_t
 
GPIO_PÜtSourû
, ušt8_ˆ
GPIO_PšSourû
);

363 
GPIO_Ev’tOuutCmd
(
FunùiÚ®S‹
 
NewS‹
);

364 
GPIO_PšRem­CÚfig
(
ušt32_t
 
GPIO_Rem­
, 
FunùiÚ®S‹
 
NewS‹
);

365 
GPIO_EXTILšeCÚfig
(
ušt8_t
 
GPIO_PÜtSourû
, ušt8_ˆ
GPIO_PšSourû
);

366 
GPIO_ETH_MedŸIÁ”çûCÚfig
(
ušt32_t
 
GPIO_ETH_MedŸIÁ”çû
);

368 #ifdeà
__ýlu¥lus


	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_i2c.c

23 
	~"¡m32f10x_i2c.h
"

24 
	~"¡m32f10x_rcc.h
"

49 
	#CR1_PE_S‘
 ((
ušt16_t
)0x0001)

	)

50 
	#CR1_PE_Re£t
 ((
ušt16_t
)0xFFFE)

	)

53 
	#CR1_START_S‘
 ((
ušt16_t
)0x0100)

	)

54 
	#CR1_START_Re£t
 ((
ušt16_t
)0xFEFF)

	)

57 
	#CR1_STOP_S‘
 ((
ušt16_t
)0x0200)

	)

58 
	#CR1_STOP_Re£t
 ((
ušt16_t
)0xFDFF)

	)

61 
	#CR1_ACK_S‘
 ((
ušt16_t
)0x0400)

	)

62 
	#CR1_ACK_Re£t
 ((
ušt16_t
)0xFBFF)

	)

65 
	#CR1_ENGC_S‘
 ((
ušt16_t
)0x0040)

	)

66 
	#CR1_ENGC_Re£t
 ((
ušt16_t
)0xFFBF)

	)

69 
	#CR1_SWRST_S‘
 ((
ušt16_t
)0x8000)

	)

70 
	#CR1_SWRST_Re£t
 ((
ušt16_t
)0x7FFF)

	)

73 
	#CR1_PEC_S‘
 ((
ušt16_t
)0x1000)

	)

74 
	#CR1_PEC_Re£t
 ((
ušt16_t
)0xEFFF)

	)

77 
	#CR1_ENPEC_S‘
 ((
ušt16_t
)0x0020)

	)

78 
	#CR1_ENPEC_Re£t
 ((
ušt16_t
)0xFFDF)

	)

81 
	#CR1_ENARP_S‘
 ((
ušt16_t
)0x0010)

	)

82 
	#CR1_ENARP_Re£t
 ((
ušt16_t
)0xFFEF)

	)

85 
	#CR1_NOSTRETCH_S‘
 ((
ušt16_t
)0x0080)

	)

86 
	#CR1_NOSTRETCH_Re£t
 ((
ušt16_t
)0xFF7F)

	)

89 
	#CR1_CLEAR_Mask
 ((
ušt16_t
)0xFBF5)

	)

92 
	#CR2_DMAEN_S‘
 ((
ušt16_t
)0x0800)

	)

93 
	#CR2_DMAEN_Re£t
 ((
ušt16_t
)0xF7FF)

	)

96 
	#CR2_LAST_S‘
 ((
ušt16_t
)0x1000)

	)

97 
	#CR2_LAST_Re£t
 ((
ušt16_t
)0xEFFF)

	)

100 
	#CR2_FREQ_Re£t
 ((
ušt16_t
)0xFFC0)

	)

103 
	#OAR1_ADD0_S‘
 ((
ušt16_t
)0x0001)

	)

104 
	#OAR1_ADD0_Re£t
 ((
ušt16_t
)0xFFFE)

	)

107 
	#OAR2_ENDUAL_S‘
 ((
ušt16_t
)0x0001)

	)

108 
	#OAR2_ENDUAL_Re£t
 ((
ušt16_t
)0xFFFE)

	)

111 
	#OAR2_ADD2_Re£t
 ((
ušt16_t
)0xFF01)

	)

114 
	#CCR_FS_S‘
 ((
ušt16_t
)0x8000)

	)

117 
	#CCR_CCR_S‘
 ((
ušt16_t
)0x0FFF)

	)

120 
	#FLAG_Mask
 ((
ušt32_t
)0x00FFFFFF)

	)

123 
	#ITEN_Mask
 ((
ušt32_t
)0x07000000)

	)

162 
	$I2C_DeIn™
(
I2C_Ty³Def
* 
I2Cx
)

165 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

167 ià(
I2Cx
 =ð
I2C1
)

170 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_I2C1
, 
ENABLE
);

172 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_I2C1
, 
DISABLE
);

177 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_I2C2
, 
ENABLE
);

179 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_I2C2
, 
DISABLE
);

181 
	}
}

191 
	$I2C_In™
(
I2C_Ty³Def
* 
I2Cx
, 
I2C_In™Ty³Def
* 
I2C_In™SŒuù
)

193 
ušt16_t
 
tm´eg
 = 0, 
äeq¿nge
 = 0;

194 
ušt16_t
 
»suÉ
 = 0x04;

195 
ušt32_t
 
pþk1
 = 8000000;

196 
RCC_ClocksTy³Def
 
rcc_þocks
;

198 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

199 
	`as£¹_·¿m
(
	`IS_I2C_CLOCK_SPEED
(
I2C_In™SŒuù
->
I2C_ClockS³ed
));

200 
	`as£¹_·¿m
(
	`IS_I2C_MODE
(
I2C_In™SŒuù
->
I2C_Mode
));

201 
	`as£¹_·¿m
(
	`IS_I2C_DUTY_CYCLE
(
I2C_In™SŒuù
->
I2C_DutyCyþe
));

202 
	`as£¹_·¿m
(
	`IS_I2C_OWN_ADDRESS1
(
I2C_In™SŒuù
->
I2C_OwnAdd»ss1
));

203 
	`as£¹_·¿m
(
	`IS_I2C_ACK_STATE
(
I2C_In™SŒuù
->
I2C_Ack
));

204 
	`as£¹_·¿m
(
	`IS_I2C_ACKNOWLEDGE_ADDRESS
(
I2C_In™SŒuù
->
I2C_AcknowËdgedAdd»ss
));

208 
tm´eg
 = 
I2Cx
->
CR2
;

210 
tm´eg
 &ð
CR2_FREQ_Re£t
;

212 
	`RCC_G‘ClocksF»q
(&
rcc_þocks
);

213 
pþk1
 = 
rcc_þocks
.
PCLK1_F»qu’cy
;

215 
äeq¿nge
 = (
ušt16_t
)(
pþk1
 / 1000000);

216 
tm´eg
 |ð
äeq¿nge
;

218 
I2Cx
->
CR2
 = 
tm´eg
;

222 
I2Cx
->
CR1
 &ð
CR1_PE_Re£t
;

225 
tm´eg
 = 0;

228 ià(
I2C_In™SŒuù
->
I2C_ClockS³ed
 <= 100000)

231 
»suÉ
 = (
ušt16_t
)(
pþk1
 / (
I2C_In™SŒuù
->
I2C_ClockS³ed
 << 1));

233 ià(
»suÉ
 < 0x04)

236 
»suÉ
 = 0x04;

239 
tm´eg
 |ð
»suÉ
;

241 
I2Cx
->
TRISE
 = 
äeq¿nge
 + 1;

246 ià(
I2C_In™SŒuù
->
I2C_DutyCyþe
 =ð
I2C_DutyCyþe_2
)

249 
»suÉ
 = (
ušt16_t
)(
pþk1
 / (
I2C_In™SŒuù
->
I2C_ClockS³ed
 * 3));

254 
»suÉ
 = (
ušt16_t
)(
pþk1
 / (
I2C_In™SŒuù
->
I2C_ClockS³ed
 * 25));

256 
»suÉ
 |ð
I2C_DutyCyþe_16_9
;

260 ià((
»suÉ
 & 
CCR_CCR_S‘
) == 0)

263 
»suÉ
 |ð(
ušt16_t
)0x0001;

266 
tm´eg
 |ð(
ušt16_t
)(
»suÉ
 | 
CCR_FS_S‘
);

268 
I2Cx
->
TRISE
 = (
ušt16_t
)(((
äeq¿nge
 * (uint16_t)300) / (uint16_t)1000) + (uint16_t)1);

272 
I2Cx
->
CCR
 = 
tm´eg
;

274 
I2Cx
->
CR1
 |ð
CR1_PE_S‘
;

278 
tm´eg
 = 
I2Cx
->
CR1
;

280 
tm´eg
 &ð
CR1_CLEAR_Mask
;

284 
tm´eg
 |ð(
ušt16_t
)((
ušt32_t
)
I2C_In™SŒuù
->
I2C_Mode
 | I2C_In™SŒuù->
I2C_Ack
);

286 
I2Cx
->
CR1
 = 
tm´eg
;

290 
I2Cx
->
OAR1
 = (
I2C_In™SŒuù
->
I2C_AcknowËdgedAdd»ss
 | I2C_In™SŒuù->
I2C_OwnAdd»ss1
);

291 
	}
}

298 
	$I2C_SŒuùIn™
(
I2C_In™Ty³Def
* 
I2C_In™SŒuù
)

302 
I2C_In™SŒuù
->
I2C_ClockS³ed
 = 5000;

304 
I2C_In™SŒuù
->
I2C_Mode
 = 
I2C_Mode_I2C
;

306 
I2C_In™SŒuù
->
I2C_DutyCyþe
 = 
I2C_DutyCyþe_2
;

308 
I2C_In™SŒuù
->
I2C_OwnAdd»ss1
 = 0;

310 
I2C_In™SŒuù
->
I2C_Ack
 = 
I2C_Ack_Di§bË
;

312 
I2C_In™SŒuù
->
I2C_AcknowËdgedAdd»ss
 = 
I2C_AcknowËdgedAdd»ss_7b™
;

313 
	}
}

322 
	$I2C_Cmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

325 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

326 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

327 ià(
NewS‹
 !ð
DISABLE
)

330 
I2Cx
->
CR1
 |ð
CR1_PE_S‘
;

335 
I2Cx
->
CR1
 &ð
CR1_PE_Re£t
;

337 
	}
}

346 
	$I2C_DMACmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

349 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

350 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

351 ià(
NewS‹
 !ð
DISABLE
)

354 
I2Cx
->
CR2
 |ð
CR2_DMAEN_S‘
;

359 
I2Cx
->
CR2
 &ð
CR2_DMAEN_Re£t
;

361 
	}
}

370 
	$I2C_DMALa¡T¿nsãrCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

373 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

374 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

375 ià(
NewS‹
 !ð
DISABLE
)

378 
I2Cx
->
CR2
 |ð
CR2_LAST_S‘
;

383 
I2Cx
->
CR2
 &ð
CR2_LAST_Re£t
;

385 
	}
}

394 
	$I2C_G’”©eSTART
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

397 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

398 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

399 ià(
NewS‹
 !ð
DISABLE
)

402 
I2Cx
->
CR1
 |ð
CR1_START_S‘
;

407 
I2Cx
->
CR1
 &ð
CR1_START_Re£t
;

409 
	}
}

418 
	$I2C_G’”©eSTOP
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

421 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

422 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

423 ià(
NewS‹
 !ð
DISABLE
)

426 
I2Cx
->
CR1
 |ð
CR1_STOP_S‘
;

431 
I2Cx
->
CR1
 &ð
CR1_STOP_Re£t
;

433 
	}
}

442 
	$I2C_AcknowËdgeCÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

445 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

446 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

447 ià(
NewS‹
 !ð
DISABLE
)

450 
I2Cx
->
CR1
 |ð
CR1_ACK_S‘
;

455 
I2Cx
->
CR1
 &ð
CR1_ACK_Re£t
;

457 
	}
}

465 
	$I2C_OwnAdd»ss2CÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt8_t
 
Add»ss
)

467 
ušt16_t
 
tm´eg
 = 0;

470 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

473 
tm´eg
 = 
I2Cx
->
OAR2
;

476 
tm´eg
 &ð
OAR2_ADD2_Re£t
;

479 
tm´eg
 |ð(
ušt16_t
)((ušt16_t)
Add»ss
 & (uint16_t)0x00FE);

482 
I2Cx
->
OAR2
 = 
tm´eg
;

483 
	}
}

492 
	$I2C_Du®Add»ssCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

495 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

496 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

497 ià(
NewS‹
 !ð
DISABLE
)

500 
I2Cx
->
OAR2
 |ð
OAR2_ENDUAL_S‘
;

505 
I2Cx
->
OAR2
 &ð
OAR2_ENDUAL_Re£t
;

507 
	}
}

516 
	$I2C_G’”®C®lCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

519 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

520 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

521 ià(
NewS‹
 !ð
DISABLE
)

524 
I2Cx
->
CR1
 |ð
CR1_ENGC_S‘
;

529 
I2Cx
->
CR1
 &ð
CR1_ENGC_Re£t
;

531 
	}
}

545 
	$I2C_ITCÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt16_t
 
I2C_IT
, 
FunùiÚ®S‹
 
NewS‹
)

548 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

549 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

550 
	`as£¹_·¿m
(
	`IS_I2C_CONFIG_IT
(
I2C_IT
));

552 ià(
NewS‹
 !ð
DISABLE
)

555 
I2Cx
->
CR2
 |ð
I2C_IT
;

560 
I2Cx
->
CR2
 &ð(
ušt16_t
)~
I2C_IT
;

562 
	}
}

570 
	$I2C_S’dD©a
(
I2C_Ty³Def
* 
I2Cx
, 
ušt8_t
 
D©a
)

573 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

575 
I2Cx
->
DR
 = 
D©a
;

576 
	}
}

583 
ušt8_t
 
	$I2C_ReûiveD©a
(
I2C_Ty³Def
* 
I2Cx
)

586 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

588  (
ušt8_t
)
I2Cx
->
DR
;

589 
	}
}

601 
	$I2C_S’d7b™Add»ss
(
I2C_Ty³Def
* 
I2Cx
, 
ušt8_t
 
Add»ss
, ušt8_ˆ
I2C_DœeùiÚ
)

604 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

605 
	`as£¹_·¿m
(
	`IS_I2C_DIRECTION
(
I2C_DœeùiÚ
));

607 ià(
I2C_DœeùiÚ
 !ð
I2C_DœeùiÚ_T¿nsm™‹r
)

610 
Add»ss
 |ð
OAR1_ADD0_S‘
;

615 
Add»ss
 &ð
OAR1_ADD0_Re£t
;

618 
I2Cx
->
DR
 = 
Add»ss
;

619 
	}
}

636 
ušt16_t
 
	$I2C_R—dRegi¡”
(
I2C_Ty³Def
* 
I2Cx
, 
ušt8_t
 
I2C_Regi¡”
)

638 
__IO
 
ušt32_t
 
tmp
 = 0;

641 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

642 
	`as£¹_·¿m
(
	`IS_I2C_REGISTER
(
I2C_Regi¡”
));

644 
tmp
 = (
ušt32_t
è
I2Cx
;

645 
tmp
 +ð
I2C_Regi¡”
;

648  (*(
__IO
 
ušt16_t
 *è
tmp
);

649 
	}
}

658 
	$I2C_Soáw¬eRe£tCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

661 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

662 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

663 ià(
NewS‹
 !ð
DISABLE
)

666 
I2Cx
->
CR1
 |ð
CR1_SWRST_S‘
;

671 
I2Cx
->
CR1
 &ð
CR1_SWRST_Re£t
;

673 
	}
}

696 
	$I2C_NACKPos™iÚCÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt16_t
 
I2C_NACKPos™iÚ
)

699 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

700 
	`as£¹_·¿m
(
	`IS_I2C_NACK_POSITION
(
I2C_NACKPos™iÚ
));

703 ià(
I2C_NACKPos™iÚ
 =ð
I2C_NACKPos™iÚ_Next
)

706 
I2Cx
->
CR1
 |ð
I2C_NACKPos™iÚ_Next
;

711 
I2Cx
->
CR1
 &ð
I2C_NACKPos™iÚ_Cu¼’t
;

713 
	}
}

724 
	$I2C_SMBusAË¹CÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt16_t
 
I2C_SMBusAË¹
)

727 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

728 
	`as£¹_·¿m
(
	`IS_I2C_SMBUS_ALERT
(
I2C_SMBusAË¹
));

729 ià(
I2C_SMBusAË¹
 =ð
I2C_SMBusAË¹_Low
)

732 
I2Cx
->
CR1
 |ð
I2C_SMBusAË¹_Low
;

737 
I2Cx
->
CR1
 &ð
I2C_SMBusAË¹_High
;

739 
	}
}

748 
	$I2C_T¿nsm™PEC
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

751 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

752 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

753 ià(
NewS‹
 !ð
DISABLE
)

756 
I2Cx
->
CR1
 |ð
CR1_PEC_S‘
;

761 
I2Cx
->
CR1
 &ð
CR1_PEC_Re£t
;

763 
	}
}

779 
	$I2C_PECPos™iÚCÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt16_t
 
I2C_PECPos™iÚ
)

782 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

783 
	`as£¹_·¿m
(
	`IS_I2C_PEC_POSITION
(
I2C_PECPos™iÚ
));

784 ià(
I2C_PECPos™iÚ
 =ð
I2C_PECPos™iÚ_Next
)

787 
I2Cx
->
CR1
 |ð
I2C_PECPos™iÚ_Next
;

792 
I2Cx
->
CR1
 &ð
I2C_PECPos™iÚ_Cu¼’t
;

794 
	}
}

803 
	$I2C_C®cuÏ‹PEC
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

806 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

807 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

808 ià(
NewS‹
 !ð
DISABLE
)

811 
I2Cx
->
CR1
 |ð
CR1_ENPEC_S‘
;

816 
I2Cx
->
CR1
 &ð
CR1_ENPEC_Re£t
;

818 
	}
}

825 
ušt8_t
 
	$I2C_G‘PEC
(
I2C_Ty³Def
* 
I2Cx
)

828 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

830  ((
I2Cx
->
SR2
) >> 8);

831 
	}
}

840 
	$I2C_ARPCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

843 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

844 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

845 ià(
NewS‹
 !ð
DISABLE
)

848 
I2Cx
->
CR1
 |ð
CR1_ENARP_S‘
;

853 
I2Cx
->
CR1
 &ð
CR1_ENARP_Re£t
;

855 
	}
}

864 
	$I2C_SŒ‘chClockCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
)

867 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

868 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

869 ià(
NewS‹
 =ð
DISABLE
)

872 
I2Cx
->
CR1
 |ð
CR1_NOSTRETCH_S‘
;

877 
I2Cx
->
CR1
 &ð
CR1_NOSTRETCH_Re£t
;

879 
	}
}

890 
	$I2C_Fa¡ModeDutyCyþeCÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt16_t
 
I2C_DutyCyþe
)

893 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

894 
	`as£¹_·¿m
(
	`IS_I2C_DUTY_CYCLE
(
I2C_DutyCyþe
));

895 ià(
I2C_DutyCyþe
 !ð
I2C_DutyCyþe_16_9
)

898 
I2Cx
->
CCR
 &ð
I2C_DutyCyþe_2
;

903 
I2Cx
->
CCR
 |ð
I2C_DutyCyþe_16_9
;

905 
	}
}

1030 
E¼ÜStus
 
	$I2C_CheckEv’t
(
I2C_Ty³Def
* 
I2Cx
, 
ušt32_t
 
I2C_EVENT
)

1032 
ušt32_t
 
Ï¡ev’t
 = 0;

1033 
ušt32_t
 
æag1
 = 0, 
æag2
 = 0;

1034 
E¼ÜStus
 
¡©us
 = 
ERROR
;

1037 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1038 
	`as£¹_·¿m
(
	`IS_I2C_EVENT
(
I2C_EVENT
));

1041 
æag1
 = 
I2Cx
->
SR1
;

1042 
æag2
 = 
I2Cx
->
SR2
;

1043 
æag2
 = flag2 << 16;

1046 
Ï¡ev’t
 = (
æag1
 | 
æag2
è& 
FLAG_Mask
;

1049 ià((
Ï¡ev’t
 & 
I2C_EVENT
) == I2C_EVENT)

1052 
¡©us
 = 
SUCCESS
;

1057 
¡©us
 = 
ERROR
;

1060  
¡©us
;

1061 
	}
}

1078 
ušt32_t
 
	$I2C_G‘La¡Ev’t
(
I2C_Ty³Def
* 
I2Cx
)

1080 
ušt32_t
 
Ï¡ev’t
 = 0;

1081 
ušt32_t
 
æag1
 = 0, 
æag2
 = 0;

1084 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1087 
æag1
 = 
I2Cx
->
SR1
;

1088 
æag2
 = 
I2Cx
->
SR2
;

1089 
æag2
 = flag2 << 16;

1092 
Ï¡ev’t
 = (
æag1
 | 
æag2
è& 
FLAG_Mask
;

1095  
Ï¡ev’t
;

1096 
	}
}

1133 
FÏgStus
 
	$I2C_G‘FÏgStus
(
I2C_Ty³Def
* 
I2Cx
, 
ušt32_t
 
I2C_FLAG
)

1135 
FÏgStus
 
b™¡©us
 = 
RESET
;

1136 
__IO
 
ušt32_t
 
i2üeg
 = 0, 
i2cxba£
 = 0;

1139 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1140 
	`as£¹_·¿m
(
	`IS_I2C_GET_FLAG
(
I2C_FLAG
));

1143 
i2cxba£
 = (
ušt32_t
)
I2Cx
;

1146 
i2üeg
 = 
I2C_FLAG
 >> 28;

1149 
I2C_FLAG
 &ð
FLAG_Mask
;

1151 if(
i2üeg
 != 0)

1154 
i2cxba£
 += 0x14;

1159 
I2C_FLAG
 = (
ušt32_t
)(I2C_FLAG >> 16);

1161 
i2cxba£
 += 0x18;

1164 if(((*(
__IO
 
ušt32_t
 *)
i2cxba£
è& 
I2C_FLAG
è!ð(ušt32_t)
RESET
)

1167 
b™¡©us
 = 
SET
;

1172 
b™¡©us
 = 
RESET
;

1176  
b™¡©us
;

1177 
	}
}

1212 
	$I2C_CË¬FÏg
(
I2C_Ty³Def
* 
I2Cx
, 
ušt32_t
 
I2C_FLAG
)

1214 
ušt32_t
 
æagpos
 = 0;

1216 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1217 
	`as£¹_·¿m
(
	`IS_I2C_CLEAR_FLAG
(
I2C_FLAG
));

1219 
æagpos
 = 
I2C_FLAG
 & 
FLAG_Mask
;

1221 
I2Cx
->
SR1
 = (
ušt16_t
)~
æagpos
;

1222 
	}
}

1246 
ITStus
 
	$I2C_G‘ITStus
(
I2C_Ty³Def
* 
I2Cx
, 
ušt32_t
 
I2C_IT
)

1248 
ITStus
 
b™¡©us
 = 
RESET
;

1249 
ušt32_t
 
’abË¡©us
 = 0;

1252 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1253 
	`as£¹_·¿m
(
	`IS_I2C_GET_IT
(
I2C_IT
));

1256 
’abË¡©us
 = (
ušt32_t
)(((
I2C_IT
 & 
ITEN_Mask
è>> 16è& (
I2Cx
->
CR2
)) ;

1259 
I2C_IT
 &ð
FLAG_Mask
;

1262 ià(((
I2Cx
->
SR1
 & 
I2C_IT
è!ð(
ušt32_t
)
RESET
è&& 
’abË¡©us
)

1265 
b™¡©us
 = 
SET
;

1270 
b™¡©us
 = 
RESET
;

1273  
b™¡©us
;

1274 
	}
}

1307 
	$I2C_CË¬ITP’dšgB™
(
I2C_Ty³Def
* 
I2Cx
, 
ušt32_t
 
I2C_IT
)

1309 
ušt32_t
 
æagpos
 = 0;

1311 
	`as£¹_·¿m
(
	`IS_I2C_ALL_PERIPH
(
I2Cx
));

1312 
	`as£¹_·¿m
(
	`IS_I2C_CLEAR_IT
(
I2C_IT
));

1314 
æagpos
 = 
I2C_IT
 & 
FLAG_Mask
;

1316 
I2Cx
->
SR1
 = (
ušt16_t
)~
æagpos
;

1317 
	}
}

	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_i2c.h

24 #iâdeà
__STM32F10x_I2C_H


25 
	#__STM32F10x_I2C_H


	)

27 #ifdeà
__ýlu¥lus


32 
	~"¡m32f10x.h
"

52 
ušt32_t
 
I2C_ClockS³ed
;

55 
ušt16_t
 
I2C_Mode
;

58 
ušt16_t
 
I2C_DutyCyþe
;

61 
ušt16_t
 
I2C_OwnAdd»ss1
;

64 
ušt16_t
 
I2C_Ack
;

67 
ušt16_t
 
I2C_AcknowËdgedAdd»ss
;

69 }
	tI2C_In™Ty³Def
;

80 
	#IS_I2C_ALL_PERIPH
(
PERIPH
è(((PERIPHè=ð
I2C1
è|| \

	)

81 ((
PERIPH
è=ð
I2C2
))

86 
	#I2C_Mode_I2C
 ((
ušt16_t
)0x0000)

	)

87 
	#I2C_Mode_SMBusDeviû
 ((
ušt16_t
)0x0002)

	)

88 
	#I2C_Mode_SMBusHo¡
 ((
ušt16_t
)0x000A)

	)

89 
	#IS_I2C_MODE
(
MODE
è(((MODEè=ð
I2C_Mode_I2C
è|| \

	)

90 ((
MODE
è=ð
I2C_Mode_SMBusDeviû
) || \

91 ((
MODE
è=ð
I2C_Mode_SMBusHo¡
))

100 
	#I2C_DutyCyþe_16_9
 ((
ušt16_t
)0x4000è

	)

101 
	#I2C_DutyCyþe_2
 ((
ušt16_t
)0xBFFFè

	)

102 
	#IS_I2C_DUTY_CYCLE
(
CYCLE
è(((CYCLEè=ð
I2C_DutyCyþe_16_9
è|| \

	)

103 ((
CYCLE
è=ð
I2C_DutyCyþe_2
))

112 
	#I2C_Ack_EÇbË
 ((
ušt16_t
)0x0400)

	)

113 
	#I2C_Ack_Di§bË
 ((
ušt16_t
)0x0000)

	)

114 
	#IS_I2C_ACK_STATE
(
STATE
è(((STATEè=ð
I2C_Ack_EÇbË
è|| \

	)

115 ((
STATE
è=ð
I2C_Ack_Di§bË
))

124 
	#I2C_DœeùiÚ_T¿nsm™‹r
 ((
ušt8_t
)0x00)

	)

125 
	#I2C_DœeùiÚ_Reûiv”
 ((
ušt8_t
)0x01)

	)

126 
	#IS_I2C_DIRECTION
(
DIRECTION
è(((DIRECTIONè=ð
I2C_DœeùiÚ_T¿nsm™‹r
è|| \

	)

127 ((
DIRECTION
è=ð
I2C_DœeùiÚ_Reûiv”
))

136 
	#I2C_AcknowËdgedAdd»ss_7b™
 ((
ušt16_t
)0x4000)

	)

137 
	#I2C_AcknowËdgedAdd»ss_10b™
 ((
ušt16_t
)0xC000)

	)

138 
	#IS_I2C_ACKNOWLEDGE_ADDRESS
(
ADDRESS
è(((ADDRESSè=ð
I2C_AcknowËdgedAdd»ss_7b™
è|| \

	)

139 ((
ADDRESS
è=ð
I2C_AcknowËdgedAdd»ss_10b™
))

148 
	#I2C_Regi¡”_CR1
 ((
ušt8_t
)0x00)

	)

149 
	#I2C_Regi¡”_CR2
 ((
ušt8_t
)0x04)

	)

150 
	#I2C_Regi¡”_OAR1
 ((
ušt8_t
)0x08)

	)

151 
	#I2C_Regi¡”_OAR2
 ((
ušt8_t
)0x0C)

	)

152 
	#I2C_Regi¡”_DR
 ((
ušt8_t
)0x10)

	)

153 
	#I2C_Regi¡”_SR1
 ((
ušt8_t
)0x14)

	)

154 
	#I2C_Regi¡”_SR2
 ((
ušt8_t
)0x18)

	)

155 
	#I2C_Regi¡”_CCR
 ((
ušt8_t
)0x1C)

	)

156 
	#I2C_Regi¡”_TRISE
 ((
ušt8_t
)0x20)

	)

157 
	#IS_I2C_REGISTER
(
REGISTER
è(((REGISTERè=ð
I2C_Regi¡”_CR1
è|| \

	)

158 ((
REGISTER
è=ð
I2C_Regi¡”_CR2
) || \

159 ((
REGISTER
è=ð
I2C_Regi¡”_OAR1
) || \

160 ((
REGISTER
è=ð
I2C_Regi¡”_OAR2
) || \

161 ((
REGISTER
è=ð
I2C_Regi¡”_DR
) || \

162 ((
REGISTER
è=ð
I2C_Regi¡”_SR1
) || \

163 ((
REGISTER
è=ð
I2C_Regi¡”_SR2
) || \

164 ((
REGISTER
è=ð
I2C_Regi¡”_CCR
) || \

165 ((
REGISTER
è=ð
I2C_Regi¡”_TRISE
))

174 
	#I2C_SMBusAË¹_Low
 ((
ušt16_t
)0x2000)

	)

175 
	#I2C_SMBusAË¹_High
 ((
ušt16_t
)0xDFFF)

	)

176 
	#IS_I2C_SMBUS_ALERT
(
ALERT
è(((ALERTè=ð
I2C_SMBusAË¹_Low
è|| \

	)

177 ((
ALERT
è=ð
I2C_SMBusAË¹_High
))

186 
	#I2C_PECPos™iÚ_Next
 ((
ušt16_t
)0x0800)

	)

187 
	#I2C_PECPos™iÚ_Cu¼’t
 ((
ušt16_t
)0xF7FF)

	)

188 
	#IS_I2C_PEC_POSITION
(
POSITION
è(((POSITIONè=ð
I2C_PECPos™iÚ_Next
è|| \

	)

189 ((
POSITION
è=ð
I2C_PECPos™iÚ_Cu¼’t
))

198 
	#I2C_NACKPos™iÚ_Next
 ((
ušt16_t
)0x0800)

	)

199 
	#I2C_NACKPos™iÚ_Cu¼’t
 ((
ušt16_t
)0xF7FF)

	)

200 
	#IS_I2C_NACK_POSITION
(
POSITION
è(((POSITIONè=ð
I2C_NACKPos™iÚ_Next
è|| \

	)

201 ((
POSITION
è=ð
I2C_NACKPos™iÚ_Cu¼’t
))

210 
	#I2C_IT_BUF
 ((
ušt16_t
)0x0400)

	)

211 
	#I2C_IT_EVT
 ((
ušt16_t
)0x0200)

	)

212 
	#I2C_IT_ERR
 ((
ušt16_t
)0x0100)

	)

213 
	#IS_I2C_CONFIG_IT
(
IT
è((((ITè& (
ušt16_t
)0xF8FFè=ð0x00è&& ((ITè!ð0x00))

	)

222 
	#I2C_IT_SMBALERT
 ((
ušt32_t
)0x01008000)

	)

223 
	#I2C_IT_TIMEOUT
 ((
ušt32_t
)0x01004000)

	)

224 
	#I2C_IT_PECERR
 ((
ušt32_t
)0x01001000)

	)

225 
	#I2C_IT_OVR
 ((
ušt32_t
)0x01000800)

	)

226 
	#I2C_IT_AF
 ((
ušt32_t
)0x01000400)

	)

227 
	#I2C_IT_ARLO
 ((
ušt32_t
)0x01000200)

	)

228 
	#I2C_IT_BERR
 ((
ušt32_t
)0x01000100)

	)

229 
	#I2C_IT_TXE
 ((
ušt32_t
)0x06000080)

	)

230 
	#I2C_IT_RXNE
 ((
ušt32_t
)0x06000040)

	)

231 
	#I2C_IT_STOPF
 ((
ušt32_t
)0x02000010)

	)

232 
	#I2C_IT_ADD10
 ((
ušt32_t
)0x02000008)

	)

233 
	#I2C_IT_BTF
 ((
ušt32_t
)0x02000004)

	)

234 
	#I2C_IT_ADDR
 ((
ušt32_t
)0x02000002)

	)

235 
	#I2C_IT_SB
 ((
ušt32_t
)0x02000001)

	)

237 
	#IS_I2C_CLEAR_IT
(
IT
è((((ITè& (
ušt16_t
)0x20FFè=ð0x00è&& ((ITè!ð(ušt16_t)0x00))

	)

239 
	#IS_I2C_GET_IT
(
IT
è(((ITè=ð
I2C_IT_SMBALERT
è|| ((ITè=ð
I2C_IT_TIMEOUT
è|| \

	)

240 ((
IT
è=ð
I2C_IT_PECERR
è|| ((ITè=ð
I2C_IT_OVR
) || \

241 ((
IT
è=ð
I2C_IT_AF
è|| ((ITè=ð
I2C_IT_ARLO
) || \

242 ((
IT
è=ð
I2C_IT_BERR
è|| ((ITè=ð
I2C_IT_TXE
) || \

243 ((
IT
è=ð
I2C_IT_RXNE
è|| ((ITè=ð
I2C_IT_STOPF
) || \

244 ((
IT
è=ð
I2C_IT_ADD10
è|| ((ITè=ð
I2C_IT_BTF
) || \

245 ((
IT
è=ð
I2C_IT_ADDR
è|| ((ITè=ð
I2C_IT_SB
))

258 
	#I2C_FLAG_DUALF
 ((
ušt32_t
)0x00800000)

	)

259 
	#I2C_FLAG_SMBHOST
 ((
ušt32_t
)0x00400000)

	)

260 
	#I2C_FLAG_SMBDEFAULT
 ((
ušt32_t
)0x00200000)

	)

261 
	#I2C_FLAG_GENCALL
 ((
ušt32_t
)0x00100000)

	)

262 
	#I2C_FLAG_TRA
 ((
ušt32_t
)0x00040000)

	)

263 
	#I2C_FLAG_BUSY
 ((
ušt32_t
)0x00020000)

	)

264 
	#I2C_FLAG_MSL
 ((
ušt32_t
)0x00010000)

	)

270 
	#I2C_FLAG_SMBALERT
 ((
ušt32_t
)0x10008000)

	)

271 
	#I2C_FLAG_TIMEOUT
 ((
ušt32_t
)0x10004000)

	)

272 
	#I2C_FLAG_PECERR
 ((
ušt32_t
)0x10001000)

	)

273 
	#I2C_FLAG_OVR
 ((
ušt32_t
)0x10000800)

	)

274 
	#I2C_FLAG_AF
 ((
ušt32_t
)0x10000400)

	)

275 
	#I2C_FLAG_ARLO
 ((
ušt32_t
)0x10000200)

	)

276 
	#I2C_FLAG_BERR
 ((
ušt32_t
)0x10000100)

	)

277 
	#I2C_FLAG_TXE
 ((
ušt32_t
)0x10000080)

	)

278 
	#I2C_FLAG_RXNE
 ((
ušt32_t
)0x10000040)

	)

279 
	#I2C_FLAG_STOPF
 ((
ušt32_t
)0x10000010)

	)

280 
	#I2C_FLAG_ADD10
 ((
ušt32_t
)0x10000008)

	)

281 
	#I2C_FLAG_BTF
 ((
ušt32_t
)0x10000004)

	)

282 
	#I2C_FLAG_ADDR
 ((
ušt32_t
)0x10000002)

	)

283 
	#I2C_FLAG_SB
 ((
ušt32_t
)0x10000001)

	)

285 
	#IS_I2C_CLEAR_FLAG
(
FLAG
è((((FLAGè& (
ušt16_t
)0x20FFè=ð0x00è&& ((FLAGè!ð(ušt16_t)0x00))

	)

287 
	#IS_I2C_GET_FLAG
(
FLAG
è(((FLAGè=ð
I2C_FLAG_DUALF
è|| ((FLAGè=ð
I2C_FLAG_SMBHOST
è|| \

	)

288 ((
FLAG
è=ð
I2C_FLAG_SMBDEFAULT
è|| ((FLAGè=ð
I2C_FLAG_GENCALL
) || \

289 ((
FLAG
è=ð
I2C_FLAG_TRA
è|| ((FLAGè=ð
I2C_FLAG_BUSY
) || \

290 ((
FLAG
è=ð
I2C_FLAG_MSL
è|| ((FLAGè=ð
I2C_FLAG_SMBALERT
) || \

291 ((
FLAG
è=ð
I2C_FLAG_TIMEOUT
è|| ((FLAGè=ð
I2C_FLAG_PECERR
) || \

292 ((
FLAG
è=ð
I2C_FLAG_OVR
è|| ((FLAGè=ð
I2C_FLAG_AF
) || \

293 ((
FLAG
è=ð
I2C_FLAG_ARLO
è|| ((FLAGè=ð
I2C_FLAG_BERR
) || \

294 ((
FLAG
è=ð
I2C_FLAG_TXE
è|| ((FLAGè=ð
I2C_FLAG_RXNE
) || \

295 ((
FLAG
è=ð
I2C_FLAG_STOPF
è|| ((FLAGè=ð
I2C_FLAG_ADD10
) || \

296 ((
FLAG
è=ð
I2C_FLAG_BTF
è|| ((FLAGè=ð
I2C_FLAG_ADDR
) || \

297 ((
FLAG
è=ð
I2C_FLAG_SB
))

319 
	#I2C_EVENT_MASTER_MODE_SELECT
 ((
ušt32_t
)0x00030001è

	)

347 
	#I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED
 ((
ušt32_t
)0x00070082è

	)

348 
	#I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED
 ((
ušt32_t
)0x00030002è

	)

350 
	#I2C_EVENT_MASTER_MODE_ADDRESS10
 ((
ušt32_t
)0x00030008è

	)

383 
	#I2C_EVENT_MASTER_BYTE_RECEIVED
 ((
ušt32_t
)0x00030040è

	)

387 
	#I2C_EVENT_MASTER_BYTE_TRANSMITTING
 ((
ušt32_t
)0x00070080è

	)

389 
	#I2C_EVENT_MASTER_BYTE_TRANSMITTED
 ((
ušt32_t
)0x00070084è

	)

424 
	#I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED
 ((
ušt32_t
)0x00020002è

	)

425 
	#I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED
 ((
ušt32_t
)0x00060082è

	)

428 
	#I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED
 ((
ušt32_t
)0x00820000è

	)

429 
	#I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED
 ((
ušt32_t
)0x00860080è

	)

432 
	#I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED
 ((
ušt32_t
)0x00120000è

	)

463 
	#I2C_EVENT_SLAVE_BYTE_RECEIVED
 ((
ušt32_t
)0x00020040è

	)

465 
	#I2C_EVENT_SLAVE_STOP_DETECTED
 ((
ušt32_t
)0x00000010è

	)

469 
	#I2C_EVENT_SLAVE_BYTE_TRANSMITTED
 ((
ušt32_t
)0x00060084è

	)

470 
	#I2C_EVENT_SLAVE_BYTE_TRANSMITTING
 ((
ušt32_t
)0x00060080è

	)

472 
	#I2C_EVENT_SLAVE_ACK_FAILURE
 ((
ušt32_t
)0x00000400è

	)

476 
	#IS_I2C_EVENT
(
EVENT
è(((EVENTè=ð
I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED
è|| \

	)

477 ((
EVENT
è=ð
I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED
) || \

478 ((
EVENT
è=ð
I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED
) || \

479 ((
EVENT
è=ð
I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED
) || \

480 ((
EVENT
è=ð
I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED
) || \

481 ((
EVENT
è=ð
I2C_EVENT_SLAVE_BYTE_RECEIVED
) || \

482 ((
EVENT
è=ð(
I2C_EVENT_SLAVE_BYTE_RECEIVED
 | 
I2C_FLAG_DUALF
)) || \

483 ((
EVENT
è=ð(
I2C_EVENT_SLAVE_BYTE_RECEIVED
 | 
I2C_FLAG_GENCALL
)) || \

484 ((
EVENT
è=ð
I2C_EVENT_SLAVE_BYTE_TRANSMITTED
) || \

485 ((
EVENT
è=ð(
I2C_EVENT_SLAVE_BYTE_TRANSMITTED
 | 
I2C_FLAG_DUALF
)) || \

486 ((
EVENT
è=ð(
I2C_EVENT_SLAVE_BYTE_TRANSMITTED
 | 
I2C_FLAG_GENCALL
)) || \

487 ((
EVENT
è=ð
I2C_EVENT_SLAVE_STOP_DETECTED
) || \

488 ((
EVENT
è=ð
I2C_EVENT_MASTER_MODE_SELECT
) || \

489 ((
EVENT
è=ð
I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED
) || \

490 ((
EVENT
è=ð
I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED
) || \

491 ((
EVENT
è=ð
I2C_EVENT_MASTER_BYTE_RECEIVED
) || \

492 ((
EVENT
è=ð
I2C_EVENT_MASTER_BYTE_TRANSMITTED
) || \

493 ((
EVENT
è=ð
I2C_EVENT_MASTER_BYTE_TRANSMITTING
) || \

494 ((
EVENT
è=ð
I2C_EVENT_MASTER_MODE_ADDRESS10
) || \

495 ((
EVENT
è=ð
I2C_EVENT_SLAVE_ACK_FAILURE
))

504 
	#IS_I2C_OWN_ADDRESS1
(
ADDRESS1
è((ADDRESS1è<ð0x3FF)

	)

513 
	#IS_I2C_CLOCK_SPEED
(
SPEED
è(((SPEEDè>ð0x1è&& ((SPEEDè<ð400000))

	)

534 
I2C_DeIn™
(
I2C_Ty³Def
* 
I2Cx
);

535 
I2C_In™
(
I2C_Ty³Def
* 
I2Cx
, 
I2C_In™Ty³Def
* 
I2C_In™SŒuù
);

536 
I2C_SŒuùIn™
(
I2C_In™Ty³Def
* 
I2C_In™SŒuù
);

537 
I2C_Cmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

538 
I2C_DMACmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

539 
I2C_DMALa¡T¿nsãrCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

540 
I2C_G’”©eSTART
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

541 
I2C_G’”©eSTOP
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

542 
I2C_AcknowËdgeCÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

543 
I2C_OwnAdd»ss2CÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt8_t
 
Add»ss
);

544 
I2C_Du®Add»ssCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

545 
I2C_G’”®C®lCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

546 
I2C_ITCÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt16_t
 
I2C_IT
, 
FunùiÚ®S‹
 
NewS‹
);

547 
I2C_S’dD©a
(
I2C_Ty³Def
* 
I2Cx
, 
ušt8_t
 
D©a
);

548 
ušt8_t
 
I2C_ReûiveD©a
(
I2C_Ty³Def
* 
I2Cx
);

549 
I2C_S’d7b™Add»ss
(
I2C_Ty³Def
* 
I2Cx
, 
ušt8_t
 
Add»ss
, ušt8_ˆ
I2C_DœeùiÚ
);

550 
ušt16_t
 
I2C_R—dRegi¡”
(
I2C_Ty³Def
* 
I2Cx
, 
ušt8_t
 
I2C_Regi¡”
);

551 
I2C_Soáw¬eRe£tCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

552 
I2C_NACKPos™iÚCÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt16_t
 
I2C_NACKPos™iÚ
);

553 
I2C_SMBusAË¹CÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt16_t
 
I2C_SMBusAË¹
);

554 
I2C_T¿nsm™PEC
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

555 
I2C_PECPos™iÚCÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt16_t
 
I2C_PECPos™iÚ
);

556 
I2C_C®cuÏ‹PEC
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

557 
ušt8_t
 
I2C_G‘PEC
(
I2C_Ty³Def
* 
I2Cx
);

558 
I2C_ARPCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

559 
I2C_SŒ‘chClockCmd
(
I2C_Ty³Def
* 
I2Cx
, 
FunùiÚ®S‹
 
NewS‹
);

560 
I2C_Fa¡ModeDutyCyþeCÚfig
(
I2C_Ty³Def
* 
I2Cx
, 
ušt16_t
 
I2C_DutyCyþe
);

645 
E¼ÜStus
 
I2C_CheckEv’t
(
I2C_Ty³Def
* 
I2Cx
, 
ušt32_t
 
I2C_EVENT
);

651 
ušt32_t
 
I2C_G‘La¡Ev’t
(
I2C_Ty³Def
* 
I2Cx
);

657 
FÏgStus
 
I2C_G‘FÏgStus
(
I2C_Ty³Def
* 
I2Cx
, 
ušt32_t
 
I2C_FLAG
);

663 
I2C_CË¬FÏg
(
I2C_Ty³Def
* 
I2Cx
, 
ušt32_t
 
I2C_FLAG
);

664 
ITStus
 
I2C_G‘ITStus
(
I2C_Ty³Def
* 
I2Cx
, 
ušt32_t
 
I2C_IT
);

665 
I2C_CË¬ITP’dšgB™
(
I2C_Ty³Def
* 
I2Cx
, 
ušt32_t
 
I2C_IT
);

667 #ifdeà
__ýlu¥lus


	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_iwdg.c

23 
	~"¡m32f10x_iwdg.h
"

49 
	#KR_KEY_R–ßd
 ((
ušt16_t
)0xAAAA)

	)

50 
	#KR_KEY_EÇbË
 ((
ušt16_t
)0xCCCC)

	)

92 
	$IWDG_Wr™eAcûssCmd
(
ušt16_t
 
IWDG_Wr™eAcûss
)

95 
	`as£¹_·¿m
(
	`IS_IWDG_WRITE_ACCESS
(
IWDG_Wr™eAcûss
));

96 
IWDG
->
KR
 = 
IWDG_Wr™eAcûss
;

97 
	}
}

112 
	$IWDG_S‘P»sÿËr
(
ušt8_t
 
IWDG_P»sÿËr
)

115 
	`as£¹_·¿m
(
	`IS_IWDG_PRESCALER
(
IWDG_P»sÿËr
));

116 
IWDG
->
PR
 = 
IWDG_P»sÿËr
;

117 
	}
}

125 
	$IWDG_S‘R–ßd
(
ušt16_t
 
R–ßd
)

128 
	`as£¹_·¿m
(
	`IS_IWDG_RELOAD
(
R–ßd
));

129 
IWDG
->
RLR
 = 
R–ßd
;

130 
	}
}

138 
	$IWDG_R–ßdCouÁ”
()

140 
IWDG
->
KR
 = 
KR_KEY_R–ßd
;

141 
	}
}

148 
	$IWDG_EÇbË
()

150 
IWDG
->
KR
 = 
KR_KEY_EÇbË
;

151 
	}
}

161 
FÏgStus
 
	$IWDG_G‘FÏgStus
(
ušt16_t
 
IWDG_FLAG
)

163 
FÏgStus
 
b™¡©us
 = 
RESET
;

165 
	`as£¹_·¿m
(
	`IS_IWDG_FLAG
(
IWDG_FLAG
));

166 ià((
IWDG
->
SR
 & 
IWDG_FLAG
è!ð(
ušt32_t
)
RESET
)

168 
b™¡©us
 = 
SET
;

172 
b™¡©us
 = 
RESET
;

175  
b™¡©us
;

176 
	}
}

	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_iwdg.h

24 #iâdeà
__STM32F10x_IWDG_H


25 
	#__STM32F10x_IWDG_H


	)

27 #ifdeà
__ýlu¥lus


32 
	~"¡m32f10x.h
"

58 
	#IWDG_Wr™eAcûss_EÇbË
 ((
ušt16_t
)0x5555)

	)

59 
	#IWDG_Wr™eAcûss_Di§bË
 ((
ušt16_t
)0x0000)

	)

60 
	#IS_IWDG_WRITE_ACCESS
(
ACCESS
è(((ACCESSè=ð
IWDG_Wr™eAcûss_EÇbË
è|| \

	)

61 ((
ACCESS
è=ð
IWDG_Wr™eAcûss_Di§bË
))

70 
	#IWDG_P»sÿËr_4
 ((
ušt8_t
)0x00)

	)

71 
	#IWDG_P»sÿËr_8
 ((
ušt8_t
)0x01)

	)

72 
	#IWDG_P»sÿËr_16
 ((
ušt8_t
)0x02)

	)

73 
	#IWDG_P»sÿËr_32
 ((
ušt8_t
)0x03)

	)

74 
	#IWDG_P»sÿËr_64
 ((
ušt8_t
)0x04)

	)

75 
	#IWDG_P»sÿËr_128
 ((
ušt8_t
)0x05)

	)

76 
	#IWDG_P»sÿËr_256
 ((
ušt8_t
)0x06)

	)

77 
	#IS_IWDG_PRESCALER
(
PRESCALER
è(((PRESCALERè=ð
IWDG_P»sÿËr_4
è|| \

	)

78 ((
PRESCALER
è=ð
IWDG_P»sÿËr_8
) || \

79 ((
PRESCALER
è=ð
IWDG_P»sÿËr_16
) || \

80 ((
PRESCALER
è=ð
IWDG_P»sÿËr_32
) || \

81 ((
PRESCALER
è=ð
IWDG_P»sÿËr_64
) || \

82 ((
PRESCALER
è=ð
IWDG_P»sÿËr_128
)|| \

83 ((
PRESCALER
è=ð
IWDG_P»sÿËr_256
))

92 
	#IWDG_FLAG_PVU
 ((
ušt16_t
)0x0001)

	)

93 
	#IWDG_FLAG_RVU
 ((
ušt16_t
)0x0002)

	)

94 
	#IS_IWDG_FLAG
(
FLAG
è(((FLAGè=ð
IWDG_FLAG_PVU
è|| ((FLAGè=ð
IWDG_FLAG_RVU
))

	)

95 
	#IS_IWDG_RELOAD
(
RELOAD
è((RELOADè<ð0xFFF)

	)

116 
IWDG_Wr™eAcûssCmd
(
ušt16_t
 
IWDG_Wr™eAcûss
);

117 
IWDG_S‘P»sÿËr
(
ušt8_t
 
IWDG_P»sÿËr
);

118 
IWDG_S‘R–ßd
(
ušt16_t
 
R–ßd
);

119 
IWDG_R–ßdCouÁ”
();

120 
IWDG_EÇbË
();

121 
FÏgStus
 
IWDG_G‘FÏgStus
(
ušt16_t
 
IWDG_FLAG
);

123 #ifdeà
__ýlu¥lus


	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_pwr.c

23 
	~"¡m32f10x_pwr.h
"

24 
	~"¡m32f10x_rcc.h
"

48 
	#PWR_OFFSET
 (
PWR_BASE
 - 
PERIPH_BASE
)

	)

53 
	#CR_OFFSET
 (
PWR_OFFSET
 + 0x00)

	)

54 
	#DBP_B™Numb”
 0x08

	)

55 
	#CR_DBP_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32è+ (
DBP_B™Numb”
 * 4))

	)

58 
	#PVDE_B™Numb”
 0x04

	)

59 
	#CR_PVDE_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32è+ (
PVDE_B™Numb”
 * 4))

	)

64 
	#CSR_OFFSET
 (
PWR_OFFSET
 + 0x04)

	)

65 
	#EWUP_B™Numb”
 0x08

	)

66 
	#CSR_EWUP_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32è+ (
EWUP_B™Numb”
 * 4))

	)

71 
	#CR_DS_MASK
 ((
ušt32_t
)0xFFFFFFFC)

	)

72 
	#CR_PLS_MASK
 ((
ušt32_t
)0xFFFFFF1F)

	)

112 
	$PWR_DeIn™
()

114 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_PWR
, 
ENABLE
);

115 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_PWR
, 
DISABLE
);

116 
	}
}

124 
	$PWR_BackupAcûssCmd
(
FunùiÚ®S‹
 
NewS‹
)

127 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

128 *(
__IO
 
ušt32_t
 *è
CR_DBP_BB
 = (ušt32_t)
NewS‹
;

129 
	}
}

137 
	$PWR_PVDCmd
(
FunùiÚ®S‹
 
NewS‹
)

140 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

141 *(
__IO
 
ušt32_t
 *è
CR_PVDE_BB
 = (ušt32_t)
NewS‹
;

142 
	}
}

158 
	$PWR_PVDLev–CÚfig
(
ušt32_t
 
PWR_PVDLev–
)

160 
ušt32_t
 
tm´eg
 = 0;

162 
	`as£¹_·¿m
(
	`IS_PWR_PVD_LEVEL
(
PWR_PVDLev–
));

163 
tm´eg
 = 
PWR
->
CR
;

165 
tm´eg
 &ð
CR_PLS_MASK
;

167 
tm´eg
 |ð
PWR_PVDLev–
;

169 
PWR
->
CR
 = 
tm´eg
;

170 
	}
}

178 
	$PWR_WakeUpPšCmd
(
FunùiÚ®S‹
 
NewS‹
)

181 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

182 *(
__IO
 
ušt32_t
 *è
CSR_EWUP_BB
 = (ušt32_t)
NewS‹
;

183 
	}
}

197 
	$PWR_EÁ”STOPMode
(
ušt32_t
 
PWR_ReguÏtÜ
, 
ušt8_t
 
PWR_STOPEÁry
)

199 
ušt32_t
 
tm´eg
 = 0;

201 
	`as£¹_·¿m
(
	`IS_PWR_REGULATOR
(
PWR_ReguÏtÜ
));

202 
	`as£¹_·¿m
(
	`IS_PWR_STOP_ENTRY
(
PWR_STOPEÁry
));

205 
tm´eg
 = 
PWR
->
CR
;

207 
tm´eg
 &ð
CR_DS_MASK
;

209 
tm´eg
 |ð
PWR_ReguÏtÜ
;

211 
PWR
->
CR
 = 
tm´eg
;

213 
SCB
->
SCR
 |ð
SCB_SCR_SLEEPDEEP
;

216 if(
PWR_STOPEÁry
 =ð
PWR_STOPEÁry_WFI
)

219 
	`__WFI
();

224 
	`__WFE
();

228 
SCB
->
SCR
 &ð(
ušt32_t
)~((ušt32_t)
SCB_SCR_SLEEPDEEP
);

229 
	}
}

236 
	$PWR_EÁ”STANDBYMode
()

239 
PWR
->
CR
 |ð
PWR_CR_CWUF
;

241 
PWR
->
CR
 |ð
PWR_CR_PDDS
;

243 
SCB
->
SCR
 |ð
SCB_SCR_SLEEPDEEP
;

245 #ià
	`defšed
 ( 
__CC_ARM
 )

246 
	`__fÜû_¡Ües
();

249 
	`__WFI
();

250 
	}
}

261 
FÏgStus
 
	$PWR_G‘FÏgStus
(
ušt32_t
 
PWR_FLAG
)

263 
FÏgStus
 
b™¡©us
 = 
RESET
;

265 
	`as£¹_·¿m
(
	`IS_PWR_GET_FLAG
(
PWR_FLAG
));

267 ià((
PWR
->
CSR
 & 
PWR_FLAG
è!ð(
ušt32_t
)
RESET
)

269 
b™¡©us
 = 
SET
;

273 
b™¡©us
 = 
RESET
;

276  
b™¡©us
;

277 
	}
}

287 
	$PWR_CË¬FÏg
(
ušt32_t
 
PWR_FLAG
)

290 
	`as£¹_·¿m
(
	`IS_PWR_CLEAR_FLAG
(
PWR_FLAG
));

292 
PWR
->
CR
 |ð
PWR_FLAG
 << 2;

293 
	}
}

	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_pwr.h

24 #iâdeà
__STM32F10x_PWR_H


25 
	#__STM32F10x_PWR_H


	)

27 #ifdeà
__ýlu¥lus


32 
	~"¡m32f10x.h
"

58 
	#PWR_PVDLev–_2V2
 ((
ušt32_t
)0x00000000)

	)

59 
	#PWR_PVDLev–_2V3
 ((
ušt32_t
)0x00000020)

	)

60 
	#PWR_PVDLev–_2V4
 ((
ušt32_t
)0x00000040)

	)

61 
	#PWR_PVDLev–_2V5
 ((
ušt32_t
)0x00000060)

	)

62 
	#PWR_PVDLev–_2V6
 ((
ušt32_t
)0x00000080)

	)

63 
	#PWR_PVDLev–_2V7
 ((
ušt32_t
)0x000000A0)

	)

64 
	#PWR_PVDLev–_2V8
 ((
ušt32_t
)0x000000C0)

	)

65 
	#PWR_PVDLev–_2V9
 ((
ušt32_t
)0x000000E0)

	)

66 
	#IS_PWR_PVD_LEVEL
(
LEVEL
è(((LEVELè=ð
PWR_PVDLev–_2V2
è|| ((LEVELè=ð
PWR_PVDLev–_2V3
)|| \

	)

67 ((
LEVEL
è=ð
PWR_PVDLev–_2V4
è|| ((LEVELè=ð
PWR_PVDLev–_2V5
)|| \

68 ((
LEVEL
è=ð
PWR_PVDLev–_2V6
è|| ((LEVELè=ð
PWR_PVDLev–_2V7
)|| \

69 ((
LEVEL
è=ð
PWR_PVDLev–_2V8
è|| ((LEVELè=ð
PWR_PVDLev–_2V9
))

78 
	#PWR_ReguÏtÜ_ON
 ((
ušt32_t
)0x00000000)

	)

79 
	#PWR_ReguÏtÜ_LowPow”
 ((
ušt32_t
)0x00000001)

	)

80 
	#IS_PWR_REGULATOR
(
REGULATOR
è(((REGULATORè=ð
PWR_ReguÏtÜ_ON
è|| \

	)

81 ((
REGULATOR
è=ð
PWR_ReguÏtÜ_LowPow”
))

90 
	#PWR_STOPEÁry_WFI
 ((
ušt8_t
)0x01)

	)

91 
	#PWR_STOPEÁry_WFE
 ((
ušt8_t
)0x02)

	)

92 
	#IS_PWR_STOP_ENTRY
(
ENTRY
è(((ENTRYè=ð
PWR_STOPEÁry_WFI
è|| ((ENTRYè=ð
PWR_STOPEÁry_WFE
))

	)

102 
	#PWR_FLAG_WU
 ((
ušt32_t
)0x00000001)

	)

103 
	#PWR_FLAG_SB
 ((
ušt32_t
)0x00000002)

	)

104 
	#PWR_FLAG_PVDO
 ((
ušt32_t
)0x00000004)

	)

105 
	#IS_PWR_GET_FLAG
(
FLAG
è(((FLAGè=ð
PWR_FLAG_WU
è|| ((FLAGè=ð
PWR_FLAG_SB
è|| \

	)

106 ((
FLAG
è=ð
PWR_FLAG_PVDO
))

108 
	#IS_PWR_CLEAR_FLAG
(
FLAG
è(((FLAGè=ð
PWR_FLAG_WU
è|| ((FLAGè=ð
PWR_FLAG_SB
))

	)

129 
PWR_DeIn™
();

130 
PWR_BackupAcûssCmd
(
FunùiÚ®S‹
 
NewS‹
);

131 
PWR_PVDCmd
(
FunùiÚ®S‹
 
NewS‹
);

132 
PWR_PVDLev–CÚfig
(
ušt32_t
 
PWR_PVDLev–
);

133 
PWR_WakeUpPšCmd
(
FunùiÚ®S‹
 
NewS‹
);

134 
PWR_EÁ”STOPMode
(
ušt32_t
 
PWR_ReguÏtÜ
, 
ušt8_t
 
PWR_STOPEÁry
);

135 
PWR_EÁ”STANDBYMode
();

136 
FÏgStus
 
PWR_G‘FÏgStus
(
ušt32_t
 
PWR_FLAG
);

137 
PWR_CË¬FÏg
(
ušt32_t
 
PWR_FLAG
);

139 #ifdeà
__ýlu¥lus


	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_rcc.c

23 
	~"¡m32f10x_rcc.h
"

47 
	#RCC_OFFSET
 (
RCC_BASE
 - 
PERIPH_BASE
)

	)

52 
	#CR_OFFSET
 (
RCC_OFFSET
 + 0x00)

	)

53 
	#HSION_B™Numb”
 0x00

	)

54 
	#CR_HSION_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32è+ (
HSION_B™Numb”
 * 4))

	)

57 
	#PLLON_B™Numb”
 0x18

	)

58 
	#CR_PLLON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32è+ (
PLLON_B™Numb”
 * 4))

	)

60 #ifdeà
STM32F10X_CL


62 
	#PLL2ON_B™Numb”
 0x1A

	)

63 
	#CR_PLL2ON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32è+ (
PLL2ON_B™Numb”
 * 4))

	)

66 
	#PLL3ON_B™Numb”
 0x1C

	)

67 
	#CR_PLL3ON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32è+ (
PLL3ON_B™Numb”
 * 4))

	)

71 
	#CSSON_B™Numb”
 0x13

	)

72 
	#CR_CSSON_BB
 (
PERIPH_BB_BASE
 + (
CR_OFFSET
 * 32è+ (
CSSON_B™Numb”
 * 4))

	)

77 
	#CFGR_OFFSET
 (
RCC_OFFSET
 + 0x04)

	)

79 #iâdeà
STM32F10X_CL


80 
	#USBPRE_B™Numb”
 0x16

	)

81 
	#CFGR_USBPRE_BB
 (
PERIPH_BB_BASE
 + (
CFGR_OFFSET
 * 32è+ (
USBPRE_B™Numb”
 * 4))

	)

83 
	#OTGFSPRE_B™Numb”
 0x16

	)

84 
	#CFGR_OTGFSPRE_BB
 (
PERIPH_BB_BASE
 + (
CFGR_OFFSET
 * 32è+ (
OTGFSPRE_B™Numb”
 * 4))

	)

90 
	#BDCR_OFFSET
 (
RCC_OFFSET
 + 0x20)

	)

91 
	#RTCEN_B™Numb”
 0x0F

	)

92 
	#BDCR_RTCEN_BB
 (
PERIPH_BB_BASE
 + (
BDCR_OFFSET
 * 32è+ (
RTCEN_B™Numb”
 * 4))

	)

95 
	#BDRST_B™Numb”
 0x10

	)

96 
	#BDCR_BDRST_BB
 (
PERIPH_BB_BASE
 + (
BDCR_OFFSET
 * 32è+ (
BDRST_B™Numb”
 * 4))

	)

101 
	#CSR_OFFSET
 (
RCC_OFFSET
 + 0x24)

	)

102 
	#LSION_B™Numb”
 0x00

	)

103 
	#CSR_LSION_BB
 (
PERIPH_BB_BASE
 + (
CSR_OFFSET
 * 32è+ (
LSION_B™Numb”
 * 4))

	)

105 #ifdeà
STM32F10X_CL


109 
	#CFGR2_OFFSET
 (
RCC_OFFSET
 + 0x2C)

	)

110 
	#I2S2SRC_B™Numb”
 0x11

	)

111 
	#CFGR2_I2S2SRC_BB
 (
PERIPH_BB_BASE
 + (
CFGR2_OFFSET
 * 32è+ (
I2S2SRC_B™Numb”
 * 4))

	)

114 
	#I2S3SRC_B™Numb”
 0x12

	)

115 
	#CFGR2_I2S3SRC_BB
 (
PERIPH_BB_BASE
 + (
CFGR2_OFFSET
 * 32è+ (
I2S3SRC_B™Numb”
 * 4))

	)

121 
	#CR_HSEBYP_Re£t
 ((
ušt32_t
)0xFFFBFFFF)

	)

122 
	#CR_HSEBYP_S‘
 ((
ušt32_t
)0x00040000)

	)

123 
	#CR_HSEON_Re£t
 ((
ušt32_t
)0xFFFEFFFF)

	)

124 
	#CR_HSEON_S‘
 ((
ušt32_t
)0x00010000)

	)

125 
	#CR_HSITRIM_Mask
 ((
ušt32_t
)0xFFFFFF07)

	)

128 #ià
defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
è|| defšed (
STM32F10X_CL
)

129 
	#CFGR_PLL_Mask
 ((
ušt32_t
)0xFFC2FFFF)

	)

131 
	#CFGR_PLL_Mask
 ((
ušt32_t
)0xFFC0FFFF)

	)

134 
	#CFGR_PLLMuÎ_Mask
 ((
ušt32_t
)0x003C0000)

	)

135 
	#CFGR_PLLSRC_Mask
 ((
ušt32_t
)0x00010000)

	)

136 
	#CFGR_PLLXTPRE_Mask
 ((
ušt32_t
)0x00020000)

	)

137 
	#CFGR_SWS_Mask
 ((
ušt32_t
)0x0000000C)

	)

138 
	#CFGR_SW_Mask
 ((
ušt32_t
)0xFFFFFFFC)

	)

139 
	#CFGR_HPRE_Re£t_Mask
 ((
ušt32_t
)0xFFFFFF0F)

	)

140 
	#CFGR_HPRE_S‘_Mask
 ((
ušt32_t
)0x000000F0)

	)

141 
	#CFGR_PPRE1_Re£t_Mask
 ((
ušt32_t
)0xFFFFF8FF)

	)

142 
	#CFGR_PPRE1_S‘_Mask
 ((
ušt32_t
)0x00000700)

	)

143 
	#CFGR_PPRE2_Re£t_Mask
 ((
ušt32_t
)0xFFFFC7FF)

	)

144 
	#CFGR_PPRE2_S‘_Mask
 ((
ušt32_t
)0x00003800)

	)

145 
	#CFGR_ADCPRE_Re£t_Mask
 ((
ušt32_t
)0xFFFF3FFF)

	)

146 
	#CFGR_ADCPRE_S‘_Mask
 ((
ušt32_t
)0x0000C000)

	)

149 
	#CSR_RMVF_S‘
 ((
ušt32_t
)0x01000000)

	)

151 #ià
defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
è|| defšed (
STM32F10X_CL
)

153 
	#CFGR2_PREDIV1SRC
 ((
ušt32_t
)0x00010000)

	)

154 
	#CFGR2_PREDIV1
 ((
ušt32_t
)0x0000000F)

	)

156 #ifdeà
STM32F10X_CL


157 
	#CFGR2_PREDIV2
 ((
ušt32_t
)0x000000F0)

	)

158 
	#CFGR2_PLL2MUL
 ((
ušt32_t
)0x00000F00)

	)

159 
	#CFGR2_PLL3MUL
 ((
ušt32_t
)0x0000F000)

	)

163 
	#FLAG_Mask
 ((
ušt8_t
)0x1F)

	)

166 
	#CIR_BYTE2_ADDRESS
 ((
ušt32_t
)0x40021009)

	)

169 
	#CIR_BYTE3_ADDRESS
 ((
ušt32_t
)0x4002100A)

	)

172 
	#CFGR_BYTE4_ADDRESS
 ((
ušt32_t
)0x40021007)

	)

175 
	#BDCR_ADDRESS
 (
PERIPH_BASE
 + 
BDCR_OFFSET
)

	)

193 
__I
 
ušt8_t
 
	gAPBAHBP»scTabË
[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};

194 
__I
 
ušt8_t
 
	gADCP»scTabË
[4] = {2, 4, 6, 8};

217 
	$RCC_DeIn™
()

220 
RCC
->
CR
 |ð(
ušt32_t
)0x00000001;

223 #iâdeà
STM32F10X_CL


224 
RCC
->
CFGR
 &ð(
ušt32_t
)0xF8FF0000;

226 
RCC
->
CFGR
 &ð(
ušt32_t
)0xF0FF0000;

230 
RCC
->
CR
 &ð(
ušt32_t
)0xFEF6FFFF;

233 
RCC
->
CR
 &ð(
ušt32_t
)0xFFFBFFFF;

236 
RCC
->
CFGR
 &ð(
ušt32_t
)0xFF80FFFF;

238 #ifdeà
STM32F10X_CL


240 
RCC
->
CR
 &ð(
ušt32_t
)0xEBFFFFFF;

243 
RCC
->
CIR
 = 0x00FF0000;

246 
RCC
->
CFGR2
 = 0x00000000;

247 #–ià
	`defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
)

249 
RCC
->
CIR
 = 0x009F0000;

252 
RCC
->
CFGR2
 = 0x00000000;

255 
RCC
->
CIR
 = 0x009F0000;

258 
	}
}

270 
	$RCC_HSECÚfig
(
ušt32_t
 
RCC_HSE
)

273 
	`as£¹_·¿m
(
	`IS_RCC_HSE
(
RCC_HSE
));

276 
RCC
->
CR
 &ð
CR_HSEON_Re£t
;

278 
RCC
->
CR
 &ð
CR_HSEBYP_Re£t
;

280 
RCC_HSE
)

282 
RCC_HSE_ON
:

284 
RCC
->
CR
 |ð
CR_HSEON_S‘
;

287 
RCC_HSE_By·ss
:

289 
RCC
->
CR
 |ð
CR_HSEBYP_S‘
 | 
CR_HSEON_S‘
;

295 
	}
}

304 
E¼ÜStus
 
	$RCC_Wa™FÜHSES¹Up
()

306 
__IO
 
ušt32_t
 
S¹UpCouÁ”
 = 0;

307 
E¼ÜStus
 
¡©us
 = 
ERROR
;

308 
FÏgStus
 
HSEStus
 = 
RESET
;

313 
HSEStus
 = 
	`RCC_G‘FÏgStus
(
RCC_FLAG_HSERDY
);

314 
S¹UpCouÁ”
++;

315 } (
S¹UpCouÁ”
 !ð
HSE_STARTUP_TIMEOUT
è&& (
HSEStus
 =ð
RESET
));

317 ià(
	`RCC_G‘FÏgStus
(
RCC_FLAG_HSERDY
è!ð
RESET
)

319 
¡©us
 = 
SUCCESS
;

323 
¡©us
 = 
ERROR
;

325  (
¡©us
);

326 
	}
}

334 
	$RCC_Adju¡HSIC®ib¿tiÚV®ue
(
ušt8_t
 
HSIC®ib¿tiÚV®ue
)

336 
ušt32_t
 
tm´eg
 = 0;

338 
	`as£¹_·¿m
(
	`IS_RCC_CALIBRATION_VALUE
(
HSIC®ib¿tiÚV®ue
));

339 
tm´eg
 = 
RCC
->
CR
;

341 
tm´eg
 &ð
CR_HSITRIM_Mask
;

343 
tm´eg
 |ð(
ušt32_t
)
HSIC®ib¿tiÚV®ue
 << 3;

345 
RCC
->
CR
 = 
tm´eg
;

346 
	}
}

354 
	$RCC_HSICmd
(
FunùiÚ®S‹
 
NewS‹
)

357 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

358 *(
__IO
 
ušt32_t
 *è
CR_HSION_BB
 = (ušt32_t)
NewS‹
;

359 
	}
}

378 
	$RCC_PLLCÚfig
(
ušt32_t
 
RCC_PLLSourû
, ušt32_ˆ
RCC_PLLMul
)

380 
ušt32_t
 
tm´eg
 = 0;

383 
	`as£¹_·¿m
(
	`IS_RCC_PLL_SOURCE
(
RCC_PLLSourû
));

384 
	`as£¹_·¿m
(
	`IS_RCC_PLL_MUL
(
RCC_PLLMul
));

386 
tm´eg
 = 
RCC
->
CFGR
;

388 
tm´eg
 &ð
CFGR_PLL_Mask
;

390 
tm´eg
 |ð
RCC_PLLSourû
 | 
RCC_PLLMul
;

392 
RCC
->
CFGR
 = 
tm´eg
;

393 
	}
}

401 
	$RCC_PLLCmd
(
FunùiÚ®S‹
 
NewS‹
)

404 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

406 *(
__IO
 
ušt32_t
 *è
CR_PLLON_BB
 = (ušt32_t)
NewS‹
;

407 
	}
}

409 #ià
defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
è|| defšed (
STM32F10X_CL
)

426 
	$RCC_PREDIV1CÚfig
(
ušt32_t
 
RCC_PREDIV1_Sourû
, ušt32_ˆ
RCC_PREDIV1_Div
)

428 
ušt32_t
 
tm´eg
 = 0;

431 
	`as£¹_·¿m
(
	`IS_RCC_PREDIV1_SOURCE
(
RCC_PREDIV1_Sourû
));

432 
	`as£¹_·¿m
(
	`IS_RCC_PREDIV1
(
RCC_PREDIV1_Div
));

434 
tm´eg
 = 
RCC
->
CFGR2
;

436 
tm´eg
 &ð~(
CFGR2_PREDIV1
 | 
CFGR2_PREDIV1SRC
);

438 
tm´eg
 |ð
RCC_PREDIV1_Sourû
 | 
RCC_PREDIV1_Div
 ;

440 
RCC
->
CFGR2
 = 
tm´eg
;

441 
	}
}

444 #ifdeà
STM32F10X_CL


454 
	$RCC_PREDIV2CÚfig
(
ušt32_t
 
RCC_PREDIV2_Div
)

456 
ušt32_t
 
tm´eg
 = 0;

459 
	`as£¹_·¿m
(
	`IS_RCC_PREDIV2
(
RCC_PREDIV2_Div
));

461 
tm´eg
 = 
RCC
->
CFGR2
;

463 
tm´eg
 &ð~
CFGR2_PREDIV2
;

465 
tm´eg
 |ð
RCC_PREDIV2_Div
;

467 
RCC
->
CFGR2
 = 
tm´eg
;

468 
	}
}

479 
	$RCC_PLL2CÚfig
(
ušt32_t
 
RCC_PLL2Mul
)

481 
ušt32_t
 
tm´eg
 = 0;

484 
	`as£¹_·¿m
(
	`IS_RCC_PLL2_MUL
(
RCC_PLL2Mul
));

486 
tm´eg
 = 
RCC
->
CFGR2
;

488 
tm´eg
 &ð~
CFGR2_PLL2MUL
;

490 
tm´eg
 |ð
RCC_PLL2Mul
;

492 
RCC
->
CFGR2
 = 
tm´eg
;

493 
	}
}

505 
	$RCC_PLL2Cmd
(
FunùiÚ®S‹
 
NewS‹
)

508 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

510 *(
__IO
 
ušt32_t
 *è
CR_PLL2ON_BB
 = (ušt32_t)
NewS‹
;

511 
	}
}

523 
	$RCC_PLL3CÚfig
(
ušt32_t
 
RCC_PLL3Mul
)

525 
ušt32_t
 
tm´eg
 = 0;

528 
	`as£¹_·¿m
(
	`IS_RCC_PLL3_MUL
(
RCC_PLL3Mul
));

530 
tm´eg
 = 
RCC
->
CFGR2
;

532 
tm´eg
 &ð~
CFGR2_PLL3MUL
;

534 
tm´eg
 |ð
RCC_PLL3Mul
;

536 
RCC
->
CFGR2
 = 
tm´eg
;

537 
	}
}

546 
	$RCC_PLL3Cmd
(
FunùiÚ®S‹
 
NewS‹
)

550 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

551 *(
__IO
 
ušt32_t
 *è
CR_PLL3ON_BB
 = (ušt32_t)
NewS‹
;

552 
	}
}

564 
	$RCC_SYSCLKCÚfig
(
ušt32_t
 
RCC_SYSCLKSourû
)

566 
ušt32_t
 
tm´eg
 = 0;

568 
	`as£¹_·¿m
(
	`IS_RCC_SYSCLK_SOURCE
(
RCC_SYSCLKSourû
));

569 
tm´eg
 = 
RCC
->
CFGR
;

571 
tm´eg
 &ð
CFGR_SW_Mask
;

573 
tm´eg
 |ð
RCC_SYSCLKSourû
;

575 
RCC
->
CFGR
 = 
tm´eg
;

576 
	}
}

587 
ušt8_t
 
	$RCC_G‘SYSCLKSourû
()

589  ((
ušt8_t
)(
RCC
->
CFGR
 & 
CFGR_SWS_Mask
));

590 
	}
}

608 
	$RCC_HCLKCÚfig
(
ušt32_t
 
RCC_SYSCLK
)

610 
ušt32_t
 
tm´eg
 = 0;

612 
	`as£¹_·¿m
(
	`IS_RCC_HCLK
(
RCC_SYSCLK
));

613 
tm´eg
 = 
RCC
->
CFGR
;

615 
tm´eg
 &ð
CFGR_HPRE_Re£t_Mask
;

617 
tm´eg
 |ð
RCC_SYSCLK
;

619 
RCC
->
CFGR
 = 
tm´eg
;

620 
	}
}

634 
	$RCC_PCLK1CÚfig
(
ušt32_t
 
RCC_HCLK
)

636 
ušt32_t
 
tm´eg
 = 0;

638 
	`as£¹_·¿m
(
	`IS_RCC_PCLK
(
RCC_HCLK
));

639 
tm´eg
 = 
RCC
->
CFGR
;

641 
tm´eg
 &ð
CFGR_PPRE1_Re£t_Mask
;

643 
tm´eg
 |ð
RCC_HCLK
;

645 
RCC
->
CFGR
 = 
tm´eg
;

646 
	}
}

660 
	$RCC_PCLK2CÚfig
(
ušt32_t
 
RCC_HCLK
)

662 
ušt32_t
 
tm´eg
 = 0;

664 
	`as£¹_·¿m
(
	`IS_RCC_PCLK
(
RCC_HCLK
));

665 
tm´eg
 = 
RCC
->
CFGR
;

667 
tm´eg
 &ð
CFGR_PPRE2_Re£t_Mask
;

669 
tm´eg
 |ð
RCC_HCLK
 << 3;

671 
RCC
->
CFGR
 = 
tm´eg
;

672 
	}
}

700 
	$RCC_ITCÚfig
(
ušt8_t
 
RCC_IT
, 
FunùiÚ®S‹
 
NewS‹
)

703 
	`as£¹_·¿m
(
	`IS_RCC_IT
(
RCC_IT
));

704 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

705 ià(
NewS‹
 !ð
DISABLE
)

708 *(
__IO
 
ušt8_t
 *è
CIR_BYTE2_ADDRESS
 |ð
RCC_IT
;

713 *(
__IO
 
ušt8_t
 *è
CIR_BYTE2_ADDRESS
 &ð(ušt8_t)~
RCC_IT
;

715 
	}
}

717 #iâdeà
STM32F10X_CL


728 
	$RCC_USBCLKCÚfig
(
ušt32_t
 
RCC_USBCLKSourû
)

731 
	`as£¹_·¿m
(
	`IS_RCC_USBCLK_SOURCE
(
RCC_USBCLKSourû
));

733 *(
__IO
 
ušt32_t
 *è
CFGR_USBPRE_BB
 = 
RCC_USBCLKSourû
;

734 
	}
}

746 
	$RCC_OTGFSCLKCÚfig
(
ušt32_t
 
RCC_OTGFSCLKSourû
)

749 
	`as£¹_·¿m
(
	`IS_RCC_OTGFSCLK_SOURCE
(
RCC_OTGFSCLKSourû
));

751 *(
__IO
 
ušt32_t
 *è
CFGR_OTGFSPRE_BB
 = 
RCC_OTGFSCLKSourû
;

752 
	}
}

766 
	$RCC_ADCCLKCÚfig
(
ušt32_t
 
RCC_PCLK2
)

768 
ušt32_t
 
tm´eg
 = 0;

770 
	`as£¹_·¿m
(
	`IS_RCC_ADCCLK
(
RCC_PCLK2
));

771 
tm´eg
 = 
RCC
->
CFGR
;

773 
tm´eg
 &ð
CFGR_ADCPRE_Re£t_Mask
;

775 
tm´eg
 |ð
RCC_PCLK2
;

777 
RCC
->
CFGR
 = 
tm´eg
;

778 
	}
}

780 #ifdeà
STM32F10X_CL


792 
	$RCC_I2S2CLKCÚfig
(
ušt32_t
 
RCC_I2S2CLKSourû
)

795 
	`as£¹_·¿m
(
	`IS_RCC_I2S2CLK_SOURCE
(
RCC_I2S2CLKSourû
));

797 *(
__IO
 
ušt32_t
 *è
CFGR2_I2S2SRC_BB
 = 
RCC_I2S2CLKSourû
;

798 
	}
}

811 
	$RCC_I2S3CLKCÚfig
(
ušt32_t
 
RCC_I2S3CLKSourû
)

814 
	`as£¹_·¿m
(
	`IS_RCC_I2S3CLK_SOURCE
(
RCC_I2S3CLKSourû
));

816 *(
__IO
 
ušt32_t
 *è
CFGR2_I2S3SRC_BB
 = 
RCC_I2S3CLKSourû
;

817 
	}
}

829 
	$RCC_LSECÚfig
(
ušt8_t
 
RCC_LSE
)

832 
	`as£¹_·¿m
(
	`IS_RCC_LSE
(
RCC_LSE
));

835 *(
__IO
 
ušt8_t
 *è
BDCR_ADDRESS
 = 
RCC_LSE_OFF
;

837 *(
__IO
 
ušt8_t
 *è
BDCR_ADDRESS
 = 
RCC_LSE_OFF
;

839 
RCC_LSE
)

841 
RCC_LSE_ON
:

843 *(
__IO
 
ušt8_t
 *è
BDCR_ADDRESS
 = 
RCC_LSE_ON
;

846 
RCC_LSE_By·ss
:

848 *(
__IO
 
ušt8_t
 *è
BDCR_ADDRESS
 = 
RCC_LSE_By·ss
 | 
RCC_LSE_ON
;

854 
	}
}

862 
	$RCC_LSICmd
(
FunùiÚ®S‹
 
NewS‹
)

865 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

866 *(
__IO
 
ušt32_t
 *è
CSR_LSION_BB
 = (ušt32_t)
NewS‹
;

867 
	}
}

879 
	$RCC_RTCCLKCÚfig
(
ušt32_t
 
RCC_RTCCLKSourû
)

882 
	`as£¹_·¿m
(
	`IS_RCC_RTCCLK_SOURCE
(
RCC_RTCCLKSourû
));

884 
RCC
->
BDCR
 |ð
RCC_RTCCLKSourû
;

885 
	}
}

893 
	$RCC_RTCCLKCmd
(
FunùiÚ®S‹
 
NewS‹
)

896 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

897 *(
__IO
 
ušt32_t
 *è
BDCR_RTCEN_BB
 = (ušt32_t)
NewS‹
;

898 
	}
}

908 
	$RCC_G‘ClocksF»q
(
RCC_ClocksTy³Def
* 
RCC_Clocks
)

910 
ušt32_t
 
tmp
 = 0, 
¶lmuÎ
 = 0, 
¶lsourû
 = 0, 
´esc
 = 0;

912 #ifdeà 
STM32F10X_CL


913 
ušt32_t
 
´ediv1sourû
 = 0, 
´ediv1çùÜ
 = 0, 
´ediv2çùÜ
 = 0, 
¶l2muÎ
 = 0;

916 #ià
	`defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
)

917 
ušt32_t
 
´ediv1çùÜ
 = 0;

921 
tmp
 = 
RCC
->
CFGR
 & 
CFGR_SWS_Mask
;

923 
tmp
)

926 
RCC_Clocks
->
SYSCLK_F»qu’cy
 = 
HSI_VALUE
;

929 
RCC_Clocks
->
SYSCLK_F»qu’cy
 = 
HSE_VALUE
;

934 
¶lmuÎ
 = 
RCC
->
CFGR
 & 
CFGR_PLLMuÎ_Mask
;

935 
¶lsourû
 = 
RCC
->
CFGR
 & 
CFGR_PLLSRC_Mask
;

937 #iâdeà
STM32F10X_CL


938 
¶lmuÎ
 = (…llmull >> 18) + 2;

940 ià(
¶lsourû
 == 0x00)

942 
RCC_Clocks
->
SYSCLK_F»qu’cy
 = (
HSI_VALUE
 >> 1è* 
¶lmuÎ
;

946 #ià
	`defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
)

947 
´ediv1çùÜ
 = (
RCC
->
CFGR2
 & 
CFGR2_PREDIV1
) + 1;

949 
RCC_Clocks
->
SYSCLK_F»qu’cy
 = (
HSE_VALUE
 / 
´ediv1çùÜ
è* 
¶lmuÎ
;

952 ià((
RCC
->
CFGR
 & 
CFGR_PLLXTPRE_Mask
è!ð(
ušt32_t
)
RESET
)

954 
RCC_Clocks
->
SYSCLK_F»qu’cy
 = (
HSE_VALUE
 >> 1è* 
¶lmuÎ
;

958 
RCC_Clocks
->
SYSCLK_F»qu’cy
 = 
HSE_VALUE
 * 
¶lmuÎ
;

963 
¶lmuÎ
 =…llmull >> 18;

965 ià(
¶lmuÎ
 != 0x0D)

967 
¶lmuÎ
 += 2;

971 
¶lmuÎ
 = 13 / 2;

974 ià(
¶lsourû
 == 0x00)

976 
RCC_Clocks
->
SYSCLK_F»qu’cy
 = (
HSI_VALUE
 >> 1è* 
¶lmuÎ
;

982 
´ediv1sourû
 = 
RCC
->
CFGR2
 & 
CFGR2_PREDIV1SRC
;

983 
´ediv1çùÜ
 = (
RCC
->
CFGR2
 & 
CFGR2_PREDIV1
) + 1;

985 ià(
´ediv1sourû
 == 0)

987 
RCC_Clocks
->
SYSCLK_F»qu’cy
 = (
HSE_VALUE
 / 
´ediv1çùÜ
è* 
¶lmuÎ
;

993 
´ediv2çùÜ
 = ((
RCC
->
CFGR2
 & 
CFGR2_PREDIV2
) >> 4) + 1;

994 
¶l2muÎ
 = ((
RCC
->
CFGR2
 & 
CFGR2_PLL2MUL
) >> 8 ) + 2;

995 
RCC_Clocks
->
SYSCLK_F»qu’cy
 = (((
HSE_VALUE
 / 
´ediv2çùÜ
è* 
¶l2muÎ
è/ 
´ediv1çùÜ
è* 
¶lmuÎ
;

1002 
RCC_Clocks
->
SYSCLK_F»qu’cy
 = 
HSI_VALUE
;

1008 
tmp
 = 
RCC
->
CFGR
 & 
CFGR_HPRE_S‘_Mask
;

1009 
tmp
 =mp >> 4;

1010 
´esc
 = 
APBAHBP»scTabË
[
tmp
];

1012 
RCC_Clocks
->
HCLK_F»qu’cy
 = RCC_Clocks->
SYSCLK_F»qu’cy
 >> 
´esc
;

1014 
tmp
 = 
RCC
->
CFGR
 & 
CFGR_PPRE1_S‘_Mask
;

1015 
tmp
 =mp >> 8;

1016 
´esc
 = 
APBAHBP»scTabË
[
tmp
];

1018 
RCC_Clocks
->
PCLK1_F»qu’cy
 = RCC_Clocks->
HCLK_F»qu’cy
 >> 
´esc
;

1020 
tmp
 = 
RCC
->
CFGR
 & 
CFGR_PPRE2_S‘_Mask
;

1021 
tmp
 =mp >> 11;

1022 
´esc
 = 
APBAHBP»scTabË
[
tmp
];

1024 
RCC_Clocks
->
PCLK2_F»qu’cy
 = RCC_Clocks->
HCLK_F»qu’cy
 >> 
´esc
;

1026 
tmp
 = 
RCC
->
CFGR
 & 
CFGR_ADCPRE_S‘_Mask
;

1027 
tmp
 =mp >> 14;

1028 
´esc
 = 
ADCP»scTabË
[
tmp
];

1030 
RCC_Clocks
->
ADCCLK_F»qu’cy
 = RCC_Clocks->
PCLK2_F»qu’cy
 / 
´esc
;

1031 
	}
}

1064 
	$RCC_AHBP”hClockCmd
(
ušt32_t
 
RCC_AHBP”h
, 
FunùiÚ®S‹
 
NewS‹
)

1067 
	`as£¹_·¿m
(
	`IS_RCC_AHB_PERIPH
(
RCC_AHBP”h
));

1068 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1070 ià(
NewS‹
 !ð
DISABLE
)

1072 
RCC
->
AHBENR
 |ð
RCC_AHBP”h
;

1076 
RCC
->
AHBENR
 &ð~
RCC_AHBP”h
;

1078 
	}
}

1095 
	$RCC_APB2P”hClockCmd
(
ušt32_t
 
RCC_APB2P”h
, 
FunùiÚ®S‹
 
NewS‹
)

1098 
	`as£¹_·¿m
(
	`IS_RCC_APB2_PERIPH
(
RCC_APB2P”h
));

1099 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1100 ià(
NewS‹
 !ð
DISABLE
)

1102 
RCC
->
APB2ENR
 |ð
RCC_APB2P”h
;

1106 
RCC
->
APB2ENR
 &ð~
RCC_APB2P”h
;

1108 
	}
}

1126 
	$RCC_APB1P”hClockCmd
(
ušt32_t
 
RCC_APB1P”h
, 
FunùiÚ®S‹
 
NewS‹
)

1129 
	`as£¹_·¿m
(
	`IS_RCC_APB1_PERIPH
(
RCC_APB1P”h
));

1130 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1131 ià(
NewS‹
 !ð
DISABLE
)

1133 
RCC
->
APB1ENR
 |ð
RCC_APB1P”h
;

1137 
RCC
->
APB1ENR
 &ð~
RCC_APB1P”h
;

1139 
	}
}

1141 #ifdeà
STM32F10X_CL


1153 
	$RCC_AHBP”hRe£tCmd
(
ušt32_t
 
RCC_AHBP”h
, 
FunùiÚ®S‹
 
NewS‹
)

1156 
	`as£¹_·¿m
(
	`IS_RCC_AHB_PERIPH_RESET
(
RCC_AHBP”h
));

1157 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1159 ià(
NewS‹
 !ð
DISABLE
)

1161 
RCC
->
AHBRSTR
 |ð
RCC_AHBP”h
;

1165 
RCC
->
AHBRSTR
 &ð~
RCC_AHBP”h
;

1167 
	}
}

1185 
	$RCC_APB2P”hRe£tCmd
(
ušt32_t
 
RCC_APB2P”h
, 
FunùiÚ®S‹
 
NewS‹
)

1188 
	`as£¹_·¿m
(
	`IS_RCC_APB2_PERIPH
(
RCC_APB2P”h
));

1189 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1190 ià(
NewS‹
 !ð
DISABLE
)

1192 
RCC
->
APB2RSTR
 |ð
RCC_APB2P”h
;

1196 
RCC
->
APB2RSTR
 &ð~
RCC_APB2P”h
;

1198 
	}
}

1216 
	$RCC_APB1P”hRe£tCmd
(
ušt32_t
 
RCC_APB1P”h
, 
FunùiÚ®S‹
 
NewS‹
)

1219 
	`as£¹_·¿m
(
	`IS_RCC_APB1_PERIPH
(
RCC_APB1P”h
));

1220 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1221 ià(
NewS‹
 !ð
DISABLE
)

1223 
RCC
->
APB1RSTR
 |ð
RCC_APB1P”h
;

1227 
RCC
->
APB1RSTR
 &ð~
RCC_APB1P”h
;

1229 
	}
}

1237 
	$RCC_BackupRe£tCmd
(
FunùiÚ®S‹
 
NewS‹
)

1240 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1241 *(
__IO
 
ušt32_t
 *è
BDCR_BDRST_BB
 = (ušt32_t)
NewS‹
;

1242 
	}
}

1250 
	$RCC_ClockSecur™ySy¡emCmd
(
FunùiÚ®S‹
 
NewS‹
)

1253 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1254 *(
__IO
 
ušt32_t
 *è
CR_CSSON_BB
 = (ušt32_t)
NewS‹
;

1255 
	}
}

1282 
	$RCC_MCOCÚfig
(
ušt8_t
 
RCC_MCO
)

1285 
	`as£¹_·¿m
(
	`IS_RCC_MCO
(
RCC_MCO
));

1288 *(
__IO
 
ušt8_t
 *è
CFGR_BYTE4_ADDRESS
 = 
RCC_MCO
;

1289 
	}
}

1326 
FÏgStus
 
	$RCC_G‘FÏgStus
(
ušt8_t
 
RCC_FLAG
)

1328 
ušt32_t
 
tmp
 = 0;

1329 
ušt32_t
 
¡©u¤eg
 = 0;

1330 
FÏgStus
 
b™¡©us
 = 
RESET
;

1332 
	`as£¹_·¿m
(
	`IS_RCC_FLAG
(
RCC_FLAG
));

1335 
tmp
 = 
RCC_FLAG
 >> 5;

1336 ià(
tmp
 == 1)

1338 
¡©u¤eg
 = 
RCC
->
CR
;

1340 ià(
tmp
 == 2)

1342 
¡©u¤eg
 = 
RCC
->
BDCR
;

1346 
¡©u¤eg
 = 
RCC
->
CSR
;

1350 
tmp
 = 
RCC_FLAG
 & 
FLAG_Mask
;

1351 ià((
¡©u¤eg
 & ((
ušt32_t
)1 << 
tmp
)è!ð(ušt32_t)
RESET
)

1353 
b™¡©us
 = 
SET
;

1357 
b™¡©us
 = 
RESET
;

1361  
b™¡©us
;

1362 
	}
}

1371 
	$RCC_CË¬FÏg
()

1374 
RCC
->
CSR
 |ð
CSR_RMVF_S‘
;

1375 
	}
}

1402 
ITStus
 
	$RCC_G‘ITStus
(
ušt8_t
 
RCC_IT
)

1404 
ITStus
 
b™¡©us
 = 
RESET
;

1406 
	`as£¹_·¿m
(
	`IS_RCC_GET_IT
(
RCC_IT
));

1409 ià((
RCC
->
CIR
 & 
RCC_IT
è!ð(
ušt32_t
)
RESET
)

1411 
b™¡©us
 = 
SET
;

1415 
b™¡©us
 = 
RESET
;

1419  
b™¡©us
;

1420 
	}
}

1448 
	$RCC_CË¬ITP’dšgB™
(
ušt8_t
 
RCC_IT
)

1451 
	`as£¹_·¿m
(
	`IS_RCC_CLEAR_IT
(
RCC_IT
));

1455 *(
__IO
 
ušt8_t
 *è
CIR_BYTE3_ADDRESS
 = 
RCC_IT
;

1456 
	}
}

	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_rcc.h

24 #iâdeà
__STM32F10x_RCC_H


25 
	#__STM32F10x_RCC_H


	)

27 #ifdeà
__ýlu¥lus


32 
	~"¡m32f10x.h
"

48 
ušt32_t
 
SYSCLK_F»qu’cy
;

49 
ušt32_t
 
HCLK_F»qu’cy
;

50 
ušt32_t
 
PCLK1_F»qu’cy
;

51 
ušt32_t
 
PCLK2_F»qu’cy
;

52 
ušt32_t
 
ADCCLK_F»qu’cy
;

53 }
	tRCC_ClocksTy³Def
;

67 
	#RCC_HSE_OFF
 ((
ušt32_t
)0x00000000)

	)

68 
	#RCC_HSE_ON
 ((
ušt32_t
)0x00010000)

	)

69 
	#RCC_HSE_By·ss
 ((
ušt32_t
)0x00040000)

	)

70 
	#IS_RCC_HSE
(
HSE
è(((HSEè=ð
RCC_HSE_OFF
è|| ((HSEè=ð
RCC_HSE_ON
è|| \

	)

71 ((
HSE
è=ð
RCC_HSE_By·ss
))

81 
	#RCC_PLLSourû_HSI_Div2
 ((
ušt32_t
)0x00000000)

	)

83 #ià!
defšed
 (
STM32F10X_LD_VL
è&& !defšed (
STM32F10X_MD_VL
è&& !defšed (
STM32F10X_HD_VL
è&& !defšed (
STM32F10X_CL
)

84 
	#RCC_PLLSourû_HSE_Div1
 ((
ušt32_t
)0x00010000)

	)

85 
	#RCC_PLLSourû_HSE_Div2
 ((
ušt32_t
)0x00030000)

	)

86 
	#IS_RCC_PLL_SOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_PLLSourû_HSI_Div2
è|| \

	)

87 ((
SOURCE
è=ð
RCC_PLLSourû_HSE_Div1
) || \

88 ((
SOURCE
è=ð
RCC_PLLSourû_HSE_Div2
))

90 
	#RCC_PLLSourû_PREDIV1
 ((
ušt32_t
)0x00010000)

	)

91 
	#IS_RCC_PLL_SOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_PLLSourû_HSI_Div2
è|| \

	)

92 ((
SOURCE
è=ð
RCC_PLLSourû_PREDIV1
))

102 #iâdeà
STM32F10X_CL


103 
	#RCC_PLLMul_2
 ((
ušt32_t
)0x00000000)

	)

104 
	#RCC_PLLMul_3
 ((
ušt32_t
)0x00040000)

	)

105 
	#RCC_PLLMul_4
 ((
ušt32_t
)0x00080000)

	)

106 
	#RCC_PLLMul_5
 ((
ušt32_t
)0x000C0000)

	)

107 
	#RCC_PLLMul_6
 ((
ušt32_t
)0x00100000)

	)

108 
	#RCC_PLLMul_7
 ((
ušt32_t
)0x00140000)

	)

109 
	#RCC_PLLMul_8
 ((
ušt32_t
)0x00180000)

	)

110 
	#RCC_PLLMul_9
 ((
ušt32_t
)0x001C0000)

	)

111 
	#RCC_PLLMul_10
 ((
ušt32_t
)0x00200000)

	)

112 
	#RCC_PLLMul_11
 ((
ušt32_t
)0x00240000)

	)

113 
	#RCC_PLLMul_12
 ((
ušt32_t
)0x00280000)

	)

114 
	#RCC_PLLMul_13
 ((
ušt32_t
)0x002C0000)

	)

115 
	#RCC_PLLMul_14
 ((
ušt32_t
)0x00300000)

	)

116 
	#RCC_PLLMul_15
 ((
ušt32_t
)0x00340000)

	)

117 
	#RCC_PLLMul_16
 ((
ušt32_t
)0x00380000)

	)

118 
	#IS_RCC_PLL_MUL
(
MUL
è(((MULè=ð
RCC_PLLMul_2
è|| ((MULè=ð
RCC_PLLMul_3
è|| \

	)

119 ((
MUL
è=ð
RCC_PLLMul_4
è|| ((MULè=ð
RCC_PLLMul_5
) || \

120 ((
MUL
è=ð
RCC_PLLMul_6
è|| ((MULè=ð
RCC_PLLMul_7
) || \

121 ((
MUL
è=ð
RCC_PLLMul_8
è|| ((MULè=ð
RCC_PLLMul_9
) || \

122 ((
MUL
è=ð
RCC_PLLMul_10
è|| ((MULè=ð
RCC_PLLMul_11
) || \

123 ((
MUL
è=ð
RCC_PLLMul_12
è|| ((MULè=ð
RCC_PLLMul_13
) || \

124 ((
MUL
è=ð
RCC_PLLMul_14
è|| ((MULè=ð
RCC_PLLMul_15
) || \

125 ((
MUL
è=ð
RCC_PLLMul_16
))

128 
	#RCC_PLLMul_4
 ((
ušt32_t
)0x00080000)

	)

129 
	#RCC_PLLMul_5
 ((
ušt32_t
)0x000C0000)

	)

130 
	#RCC_PLLMul_6
 ((
ušt32_t
)0x00100000)

	)

131 
	#RCC_PLLMul_7
 ((
ušt32_t
)0x00140000)

	)

132 
	#RCC_PLLMul_8
 ((
ušt32_t
)0x00180000)

	)

133 
	#RCC_PLLMul_9
 ((
ušt32_t
)0x001C0000)

	)

134 
	#RCC_PLLMul_6_5
 ((
ušt32_t
)0x00340000)

	)

136 
	#IS_RCC_PLL_MUL
(
MUL
è(((MULè=ð
RCC_PLLMul_4
è|| ((MULè=ð
RCC_PLLMul_5
è|| \

	)

137 ((
MUL
è=ð
RCC_PLLMul_6
è|| ((MULè=ð
RCC_PLLMul_7
) || \

138 ((
MUL
è=ð
RCC_PLLMul_8
è|| ((MULè=ð
RCC_PLLMul_9
) || \

139 ((
MUL
è=ð
RCC_PLLMul_6_5
))

148 #ià
defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
è|| defšed (
STM32F10X_CL
)

149 
	#RCC_PREDIV1_Div1
 ((
ušt32_t
)0x00000000)

	)

150 
	#RCC_PREDIV1_Div2
 ((
ušt32_t
)0x00000001)

	)

151 
	#RCC_PREDIV1_Div3
 ((
ušt32_t
)0x00000002)

	)

152 
	#RCC_PREDIV1_Div4
 ((
ušt32_t
)0x00000003)

	)

153 
	#RCC_PREDIV1_Div5
 ((
ušt32_t
)0x00000004)

	)

154 
	#RCC_PREDIV1_Div6
 ((
ušt32_t
)0x00000005)

	)

155 
	#RCC_PREDIV1_Div7
 ((
ušt32_t
)0x00000006)

	)

156 
	#RCC_PREDIV1_Div8
 ((
ušt32_t
)0x00000007)

	)

157 
	#RCC_PREDIV1_Div9
 ((
ušt32_t
)0x00000008)

	)

158 
	#RCC_PREDIV1_Div10
 ((
ušt32_t
)0x00000009)

	)

159 
	#RCC_PREDIV1_Div11
 ((
ušt32_t
)0x0000000A)

	)

160 
	#RCC_PREDIV1_Div12
 ((
ušt32_t
)0x0000000B)

	)

161 
	#RCC_PREDIV1_Div13
 ((
ušt32_t
)0x0000000C)

	)

162 
	#RCC_PREDIV1_Div14
 ((
ušt32_t
)0x0000000D)

	)

163 
	#RCC_PREDIV1_Div15
 ((
ušt32_t
)0x0000000E)

	)

164 
	#RCC_PREDIV1_Div16
 ((
ušt32_t
)0x0000000F)

	)

166 
	#IS_RCC_PREDIV1
(
PREDIV1
è(((PREDIV1è=ð
RCC_PREDIV1_Div1
è|| ((PREDIV1è=ð
RCC_PREDIV1_Div2
è|| \

	)

167 ((
PREDIV1
è=ð
RCC_PREDIV1_Div3
è|| ((PREDIV1è=ð
RCC_PREDIV1_Div4
) || \

168 ((
PREDIV1
è=ð
RCC_PREDIV1_Div5
è|| ((PREDIV1è=ð
RCC_PREDIV1_Div6
) || \

169 ((
PREDIV1
è=ð
RCC_PREDIV1_Div7
è|| ((PREDIV1è=ð
RCC_PREDIV1_Div8
) || \

170 ((
PREDIV1
è=ð
RCC_PREDIV1_Div9
è|| ((PREDIV1è=ð
RCC_PREDIV1_Div10
) || \

171 ((
PREDIV1
è=ð
RCC_PREDIV1_Div11
è|| ((PREDIV1è=ð
RCC_PREDIV1_Div12
) || \

172 ((
PREDIV1
è=ð
RCC_PREDIV1_Div13
è|| ((PREDIV1è=ð
RCC_PREDIV1_Div14
) || \

173 ((
PREDIV1
è=ð
RCC_PREDIV1_Div15
è|| ((PREDIV1è=ð
RCC_PREDIV1_Div16
))

183 #ifdeà
STM32F10X_CL


185 
	#RCC_PREDIV1_Sourû_HSE
 ((
ušt32_t
)0x00000000)

	)

186 
	#RCC_PREDIV1_Sourû_PLL2
 ((
ušt32_t
)0x00010000)

	)

188 
	#IS_RCC_PREDIV1_SOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_PREDIV1_Sourû_HSE
è|| \

	)

189 ((
SOURCE
è=ð
RCC_PREDIV1_Sourû_PLL2
))

190 #–ià
defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
)

192 
	#RCC_PREDIV1_Sourû_HSE
 ((
ušt32_t
)0x00000000)

	)

194 
	#IS_RCC_PREDIV1_SOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_PREDIV1_Sourû_HSE
))

	)

200 #ifdeà
STM32F10X_CL


205 
	#RCC_PREDIV2_Div1
 ((
ušt32_t
)0x00000000)

	)

206 
	#RCC_PREDIV2_Div2
 ((
ušt32_t
)0x00000010)

	)

207 
	#RCC_PREDIV2_Div3
 ((
ušt32_t
)0x00000020)

	)

208 
	#RCC_PREDIV2_Div4
 ((
ušt32_t
)0x00000030)

	)

209 
	#RCC_PREDIV2_Div5
 ((
ušt32_t
)0x00000040)

	)

210 
	#RCC_PREDIV2_Div6
 ((
ušt32_t
)0x00000050)

	)

211 
	#RCC_PREDIV2_Div7
 ((
ušt32_t
)0x00000060)

	)

212 
	#RCC_PREDIV2_Div8
 ((
ušt32_t
)0x00000070)

	)

213 
	#RCC_PREDIV2_Div9
 ((
ušt32_t
)0x00000080)

	)

214 
	#RCC_PREDIV2_Div10
 ((
ušt32_t
)0x00000090)

	)

215 
	#RCC_PREDIV2_Div11
 ((
ušt32_t
)0x000000A0)

	)

216 
	#RCC_PREDIV2_Div12
 ((
ušt32_t
)0x000000B0)

	)

217 
	#RCC_PREDIV2_Div13
 ((
ušt32_t
)0x000000C0)

	)

218 
	#RCC_PREDIV2_Div14
 ((
ušt32_t
)0x000000D0)

	)

219 
	#RCC_PREDIV2_Div15
 ((
ušt32_t
)0x000000E0)

	)

220 
	#RCC_PREDIV2_Div16
 ((
ušt32_t
)0x000000F0)

	)

222 
	#IS_RCC_PREDIV2
(
PREDIV2
è(((PREDIV2è=ð
RCC_PREDIV2_Div1
è|| ((PREDIV2è=ð
RCC_PREDIV2_Div2
è|| \

	)

223 ((
PREDIV2
è=ð
RCC_PREDIV2_Div3
è|| ((PREDIV2è=ð
RCC_PREDIV2_Div4
) || \

224 ((
PREDIV2
è=ð
RCC_PREDIV2_Div5
è|| ((PREDIV2è=ð
RCC_PREDIV2_Div6
) || \

225 ((
PREDIV2
è=ð
RCC_PREDIV2_Div7
è|| ((PREDIV2è=ð
RCC_PREDIV2_Div8
) || \

226 ((
PREDIV2
è=ð
RCC_PREDIV2_Div9
è|| ((PREDIV2è=ð
RCC_PREDIV2_Div10
) || \

227 ((
PREDIV2
è=ð
RCC_PREDIV2_Div11
è|| ((PREDIV2è=ð
RCC_PREDIV2_Div12
) || \

228 ((
PREDIV2
è=ð
RCC_PREDIV2_Div13
è|| ((PREDIV2è=ð
RCC_PREDIV2_Div14
) || \

229 ((
PREDIV2
è=ð
RCC_PREDIV2_Div15
è|| ((PREDIV2è=ð
RCC_PREDIV2_Div16
))

239 
	#RCC_PLL2Mul_8
 ((
ušt32_t
)0x00000600)

	)

240 
	#RCC_PLL2Mul_9
 ((
ušt32_t
)0x00000700)

	)

241 
	#RCC_PLL2Mul_10
 ((
ušt32_t
)0x00000800)

	)

242 
	#RCC_PLL2Mul_11
 ((
ušt32_t
)0x00000900)

	)

243 
	#RCC_PLL2Mul_12
 ((
ušt32_t
)0x00000A00)

	)

244 
	#RCC_PLL2Mul_13
 ((
ušt32_t
)0x00000B00)

	)

245 
	#RCC_PLL2Mul_14
 ((
ušt32_t
)0x00000C00)

	)

246 
	#RCC_PLL2Mul_16
 ((
ušt32_t
)0x00000E00)

	)

247 
	#RCC_PLL2Mul_20
 ((
ušt32_t
)0x00000F00)

	)

249 
	#IS_RCC_PLL2_MUL
(
MUL
è(((MULè=ð
RCC_PLL2Mul_8
è|| ((MULè=ð
RCC_PLL2Mul_9
è|| \

	)

250 ((
MUL
è=ð
RCC_PLL2Mul_10
è|| ((MULè=ð
RCC_PLL2Mul_11
) || \

251 ((
MUL
è=ð
RCC_PLL2Mul_12
è|| ((MULè=ð
RCC_PLL2Mul_13
) || \

252 ((
MUL
è=ð
RCC_PLL2Mul_14
è|| ((MULè=ð
RCC_PLL2Mul_16
) || \

253 ((
MUL
è=ð
RCC_PLL2Mul_20
))

263 
	#RCC_PLL3Mul_8
 ((
ušt32_t
)0x00006000)

	)

264 
	#RCC_PLL3Mul_9
 ((
ušt32_t
)0x00007000)

	)

265 
	#RCC_PLL3Mul_10
 ((
ušt32_t
)0x00008000)

	)

266 
	#RCC_PLL3Mul_11
 ((
ušt32_t
)0x00009000)

	)

267 
	#RCC_PLL3Mul_12
 ((
ušt32_t
)0x0000A000)

	)

268 
	#RCC_PLL3Mul_13
 ((
ušt32_t
)0x0000B000)

	)

269 
	#RCC_PLL3Mul_14
 ((
ušt32_t
)0x0000C000)

	)

270 
	#RCC_PLL3Mul_16
 ((
ušt32_t
)0x0000E000)

	)

271 
	#RCC_PLL3Mul_20
 ((
ušt32_t
)0x0000F000)

	)

273 
	#IS_RCC_PLL3_MUL
(
MUL
è(((MULè=ð
RCC_PLL3Mul_8
è|| ((MULè=ð
RCC_PLL3Mul_9
è|| \

	)

274 ((
MUL
è=ð
RCC_PLL3Mul_10
è|| ((MULè=ð
RCC_PLL3Mul_11
) || \

275 ((
MUL
è=ð
RCC_PLL3Mul_12
è|| ((MULè=ð
RCC_PLL3Mul_13
) || \

276 ((
MUL
è=ð
RCC_PLL3Mul_14
è|| ((MULè=ð
RCC_PLL3Mul_16
) || \

277 ((
MUL
è=ð
RCC_PLL3Mul_20
))

289 
	#RCC_SYSCLKSourû_HSI
 ((
ušt32_t
)0x00000000)

	)

290 
	#RCC_SYSCLKSourû_HSE
 ((
ušt32_t
)0x00000001)

	)

291 
	#RCC_SYSCLKSourû_PLLCLK
 ((
ušt32_t
)0x00000002)

	)

292 
	#IS_RCC_SYSCLK_SOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_SYSCLKSourû_HSI
è|| \

	)

293 ((
SOURCE
è=ð
RCC_SYSCLKSourû_HSE
) || \

294 ((
SOURCE
è=ð
RCC_SYSCLKSourû_PLLCLK
))

303 
	#RCC_SYSCLK_Div1
 ((
ušt32_t
)0x00000000)

	)

304 
	#RCC_SYSCLK_Div2
 ((
ušt32_t
)0x00000080)

	)

305 
	#RCC_SYSCLK_Div4
 ((
ušt32_t
)0x00000090)

	)

306 
	#RCC_SYSCLK_Div8
 ((
ušt32_t
)0x000000A0)

	)

307 
	#RCC_SYSCLK_Div16
 ((
ušt32_t
)0x000000B0)

	)

308 
	#RCC_SYSCLK_Div64
 ((
ušt32_t
)0x000000C0)

	)

309 
	#RCC_SYSCLK_Div128
 ((
ušt32_t
)0x000000D0)

	)

310 
	#RCC_SYSCLK_Div256
 ((
ušt32_t
)0x000000E0)

	)

311 
	#RCC_SYSCLK_Div512
 ((
ušt32_t
)0x000000F0)

	)

312 
	#IS_RCC_HCLK
(
HCLK
è(((HCLKè=ð
RCC_SYSCLK_Div1
è|| ((HCLKè=ð
RCC_SYSCLK_Div2
è|| \

	)

313 ((
HCLK
è=ð
RCC_SYSCLK_Div4
è|| ((HCLKè=ð
RCC_SYSCLK_Div8
) || \

314 ((
HCLK
è=ð
RCC_SYSCLK_Div16
è|| ((HCLKè=ð
RCC_SYSCLK_Div64
) || \

315 ((
HCLK
è=ð
RCC_SYSCLK_Div128
è|| ((HCLKè=ð
RCC_SYSCLK_Div256
) || \

316 ((
HCLK
è=ð
RCC_SYSCLK_Div512
))

325 
	#RCC_HCLK_Div1
 ((
ušt32_t
)0x00000000)

	)

326 
	#RCC_HCLK_Div2
 ((
ušt32_t
)0x00000400)

	)

327 
	#RCC_HCLK_Div4
 ((
ušt32_t
)0x00000500)

	)

328 
	#RCC_HCLK_Div8
 ((
ušt32_t
)0x00000600)

	)

329 
	#RCC_HCLK_Div16
 ((
ušt32_t
)0x00000700)

	)

330 
	#IS_RCC_PCLK
(
PCLK
è(((PCLKè=ð
RCC_HCLK_Div1
è|| ((PCLKè=ð
RCC_HCLK_Div2
è|| \

	)

331 ((
PCLK
è=ð
RCC_HCLK_Div4
è|| ((PCLKè=ð
RCC_HCLK_Div8
) || \

332 ((
PCLK
è=ð
RCC_HCLK_Div16
))

341 
	#RCC_IT_LSIRDY
 ((
ušt8_t
)0x01)

	)

342 
	#RCC_IT_LSERDY
 ((
ušt8_t
)0x02)

	)

343 
	#RCC_IT_HSIRDY
 ((
ušt8_t
)0x04)

	)

344 
	#RCC_IT_HSERDY
 ((
ušt8_t
)0x08)

	)

345 
	#RCC_IT_PLLRDY
 ((
ušt8_t
)0x10)

	)

346 
	#RCC_IT_CSS
 ((
ušt8_t
)0x80)

	)

348 #iâdeà
STM32F10X_CL


349 
	#IS_RCC_IT
(
IT
è((((ITè& (
ušt8_t
)0xE0è=ð0x00è&& ((ITè!ð0x00))

	)

350 
	#IS_RCC_GET_IT
(
IT
è(((ITè=ð
RCC_IT_LSIRDY
è|| ((ITè=ð
RCC_IT_LSERDY
è|| \

	)

351 ((
IT
è=ð
RCC_IT_HSIRDY
è|| ((ITè=ð
RCC_IT_HSERDY
) || \

352 ((
IT
è=ð
RCC_IT_PLLRDY
è|| ((ITè=ð
RCC_IT_CSS
))

353 
	#IS_RCC_CLEAR_IT
(
IT
è((((ITè& (
ušt8_t
)0x60è=ð0x00è&& ((ITè!ð0x00))

	)

355 
	#RCC_IT_PLL2RDY
 ((
ušt8_t
)0x20)

	)

356 
	#RCC_IT_PLL3RDY
 ((
ušt8_t
)0x40)

	)

357 
	#IS_RCC_IT
(
IT
è((((ITè& (
ušt8_t
)0x80è=ð0x00è&& ((ITè!ð0x00))

	)

358 
	#IS_RCC_GET_IT
(
IT
è(((ITè=ð
RCC_IT_LSIRDY
è|| ((ITè=ð
RCC_IT_LSERDY
è|| \

	)

359 ((
IT
è=ð
RCC_IT_HSIRDY
è|| ((ITè=ð
RCC_IT_HSERDY
) || \

360 ((
IT
è=ð
RCC_IT_PLLRDY
è|| ((ITè=ð
RCC_IT_CSS
) || \

361 ((
IT
è=ð
RCC_IT_PLL2RDY
è|| ((ITè=ð
RCC_IT_PLL3RDY
))

362 
	#IS_RCC_CLEAR_IT
(
IT
è((ITè!ð0x00)

	)

370 #iâdeà
STM32F10X_CL


375 
	#RCC_USBCLKSourû_PLLCLK_1Div5
 ((
ušt8_t
)0x00)

	)

376 
	#RCC_USBCLKSourû_PLLCLK_Div1
 ((
ušt8_t
)0x01)

	)

378 
	#IS_RCC_USBCLK_SOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_USBCLKSourû_PLLCLK_1Div5
è|| \

	)

379 ((
SOURCE
è=ð
RCC_USBCLKSourû_PLLCLK_Div1
))

387 
	#RCC_OTGFSCLKSourû_PLLVCO_Div3
 ((
ušt8_t
)0x00)

	)

388 
	#RCC_OTGFSCLKSourû_PLLVCO_Div2
 ((
ušt8_t
)0x01)

	)

390 
	#IS_RCC_OTGFSCLK_SOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_OTGFSCLKSourû_PLLVCO_Div3
è|| \

	)

391 ((
SOURCE
è=ð
RCC_OTGFSCLKSourû_PLLVCO_Div2
))

398 #ifdeà
STM32F10X_CL


402 
	#RCC_I2S2CLKSourû_SYSCLK
 ((
ušt8_t
)0x00)

	)

403 
	#RCC_I2S2CLKSourû_PLL3_VCO
 ((
ušt8_t
)0x01)

	)

405 
	#IS_RCC_I2S2CLK_SOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_I2S2CLKSourû_SYSCLK
è|| \

	)

406 ((
SOURCE
è=ð
RCC_I2S2CLKSourû_PLL3_VCO
))

414 
	#RCC_I2S3CLKSourû_SYSCLK
 ((
ušt8_t
)0x00)

	)

415 
	#RCC_I2S3CLKSourû_PLL3_VCO
 ((
ušt8_t
)0x01)

	)

417 
	#IS_RCC_I2S3CLK_SOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_I2S3CLKSourû_SYSCLK
è|| \

	)

418 ((
SOURCE
è=ð
RCC_I2S3CLKSourû_PLL3_VCO
))

429 
	#RCC_PCLK2_Div2
 ((
ušt32_t
)0x00000000)

	)

430 
	#RCC_PCLK2_Div4
 ((
ušt32_t
)0x00004000)

	)

431 
	#RCC_PCLK2_Div6
 ((
ušt32_t
)0x00008000)

	)

432 
	#RCC_PCLK2_Div8
 ((
ušt32_t
)0x0000C000)

	)

433 
	#IS_RCC_ADCCLK
(
ADCCLK
è(((ADCCLKè=ð
RCC_PCLK2_Div2
è|| ((ADCCLKè=ð
RCC_PCLK2_Div4
è|| \

	)

434 ((
ADCCLK
è=ð
RCC_PCLK2_Div6
è|| ((ADCCLKè=ð
RCC_PCLK2_Div8
))

443 
	#RCC_LSE_OFF
 ((
ušt8_t
)0x00)

	)

444 
	#RCC_LSE_ON
 ((
ušt8_t
)0x01)

	)

445 
	#RCC_LSE_By·ss
 ((
ušt8_t
)0x04)

	)

446 
	#IS_RCC_LSE
(
LSE
è(((LSEè=ð
RCC_LSE_OFF
è|| ((LSEè=ð
RCC_LSE_ON
è|| \

	)

447 ((
LSE
è=ð
RCC_LSE_By·ss
))

456 
	#RCC_RTCCLKSourû_LSE
 ((
ušt32_t
)0x00000100)

	)

457 
	#RCC_RTCCLKSourû_LSI
 ((
ušt32_t
)0x00000200)

	)

458 
	#RCC_RTCCLKSourû_HSE_Div128
 ((
ušt32_t
)0x00000300)

	)

459 
	#IS_RCC_RTCCLK_SOURCE
(
SOURCE
è(((SOURCEè=ð
RCC_RTCCLKSourû_LSE
è|| \

	)

460 ((
SOURCE
è=ð
RCC_RTCCLKSourû_LSI
) || \

461 ((
SOURCE
è=ð
RCC_RTCCLKSourû_HSE_Div128
))

470 
	#RCC_AHBP”h_DMA1
 ((
ušt32_t
)0x00000001)

	)

471 
	#RCC_AHBP”h_DMA2
 ((
ušt32_t
)0x00000002)

	)

472 
	#RCC_AHBP”h_SRAM
 ((
ušt32_t
)0x00000004)

	)

473 
	#RCC_AHBP”h_FLITF
 ((
ušt32_t
)0x00000010)

	)

474 
	#RCC_AHBP”h_CRC
 ((
ušt32_t
)0x00000040)

	)

476 #iâdeà
STM32F10X_CL


477 
	#RCC_AHBP”h_FSMC
 ((
ušt32_t
)0x00000100)

	)

478 
	#RCC_AHBP”h_SDIO
 ((
ušt32_t
)0x00000400)

	)

479 
	#IS_RCC_AHB_PERIPH
(
PERIPH
è((((PERIPHè& 0xFFFFFAA8è=ð0x00è&& ((PERIPHè!ð0x00))

	)

481 
	#RCC_AHBP”h_OTG_FS
 ((
ušt32_t
)0x00001000)

	)

482 
	#RCC_AHBP”h_ETH_MAC
 ((
ušt32_t
)0x00004000)

	)

483 
	#RCC_AHBP”h_ETH_MAC_Tx
 ((
ušt32_t
)0x00008000)

	)

484 
	#RCC_AHBP”h_ETH_MAC_Rx
 ((
ušt32_t
)0x00010000)

	)

486 
	#IS_RCC_AHB_PERIPH
(
PERIPH
è((((PERIPHè& 0xFFFE2FA8è=ð0x00è&& ((PERIPHè!ð0x00))

	)

487 
	#IS_RCC_AHB_PERIPH_RESET
(
PERIPH
è((((PERIPHè& 0xFFFFAFFFè=ð0x00è&& ((PERIPHè!ð0x00))

	)

497 
	#RCC_APB2P”h_AFIO
 ((
ušt32_t
)0x00000001)

	)

498 
	#RCC_APB2P”h_GPIOA
 ((
ušt32_t
)0x00000004)

	)

499 
	#RCC_APB2P”h_GPIOB
 ((
ušt32_t
)0x00000008)

	)

500 
	#RCC_APB2P”h_GPIOC
 ((
ušt32_t
)0x00000010)

	)

501 
	#RCC_APB2P”h_GPIOD
 ((
ušt32_t
)0x00000020)

	)

502 
	#RCC_APB2P”h_GPIOE
 ((
ušt32_t
)0x00000040)

	)

503 
	#RCC_APB2P”h_GPIOF
 ((
ušt32_t
)0x00000080)

	)

504 
	#RCC_APB2P”h_GPIOG
 ((
ušt32_t
)0x00000100)

	)

505 
	#RCC_APB2P”h_ADC1
 ((
ušt32_t
)0x00000200)

	)

506 
	#RCC_APB2P”h_ADC2
 ((
ušt32_t
)0x00000400)

	)

507 
	#RCC_APB2P”h_TIM1
 ((
ušt32_t
)0x00000800)

	)

508 
	#RCC_APB2P”h_SPI1
 ((
ušt32_t
)0x00001000)

	)

509 
	#RCC_APB2P”h_TIM8
 ((
ušt32_t
)0x00002000)

	)

510 
	#RCC_APB2P”h_USART1
 ((
ušt32_t
)0x00004000)

	)

511 
	#RCC_APB2P”h_ADC3
 ((
ušt32_t
)0x00008000)

	)

512 
	#RCC_APB2P”h_TIM15
 ((
ušt32_t
)0x00010000)

	)

513 
	#RCC_APB2P”h_TIM16
 ((
ušt32_t
)0x00020000)

	)

514 
	#RCC_APB2P”h_TIM17
 ((
ušt32_t
)0x00040000)

	)

515 
	#RCC_APB2P”h_TIM9
 ((
ušt32_t
)0x00080000)

	)

516 
	#RCC_APB2P”h_TIM10
 ((
ušt32_t
)0x00100000)

	)

517 
	#RCC_APB2P”h_TIM11
 ((
ušt32_t
)0x00200000)

	)

519 
	#IS_RCC_APB2_PERIPH
(
PERIPH
è((((PERIPHè& 0xFFC00002è=ð0x00è&& ((PERIPHè!ð0x00))

	)

528 
	#RCC_APB1P”h_TIM2
 ((
ušt32_t
)0x00000001)

	)

529 
	#RCC_APB1P”h_TIM3
 ((
ušt32_t
)0x00000002)

	)

530 
	#RCC_APB1P”h_TIM4
 ((
ušt32_t
)0x00000004)

	)

531 
	#RCC_APB1P”h_TIM5
 ((
ušt32_t
)0x00000008)

	)

532 
	#RCC_APB1P”h_TIM6
 ((
ušt32_t
)0x00000010)

	)

533 
	#RCC_APB1P”h_TIM7
 ((
ušt32_t
)0x00000020)

	)

534 
	#RCC_APB1P”h_TIM12
 ((
ušt32_t
)0x00000040)

	)

535 
	#RCC_APB1P”h_TIM13
 ((
ušt32_t
)0x00000080)

	)

536 
	#RCC_APB1P”h_TIM14
 ((
ušt32_t
)0x00000100)

	)

537 
	#RCC_APB1P”h_WWDG
 ((
ušt32_t
)0x00000800)

	)

538 
	#RCC_APB1P”h_SPI2
 ((
ušt32_t
)0x00004000)

	)

539 
	#RCC_APB1P”h_SPI3
 ((
ušt32_t
)0x00008000)

	)

540 
	#RCC_APB1P”h_USART2
 ((
ušt32_t
)0x00020000)

	)

541 
	#RCC_APB1P”h_USART3
 ((
ušt32_t
)0x00040000)

	)

542 
	#RCC_APB1P”h_UART4
 ((
ušt32_t
)0x00080000)

	)

543 
	#RCC_APB1P”h_UART5
 ((
ušt32_t
)0x00100000)

	)

544 
	#RCC_APB1P”h_I2C1
 ((
ušt32_t
)0x00200000)

	)

545 
	#RCC_APB1P”h_I2C2
 ((
ušt32_t
)0x00400000)

	)

546 
	#RCC_APB1P”h_USB
 ((
ušt32_t
)0x00800000)

	)

547 
	#RCC_APB1P”h_CAN1
 ((
ušt32_t
)0x02000000)

	)

548 
	#RCC_APB1P”h_CAN2
 ((
ušt32_t
)0x04000000)

	)

549 
	#RCC_APB1P”h_BKP
 ((
ušt32_t
)0x08000000)

	)

550 
	#RCC_APB1P”h_PWR
 ((
ušt32_t
)0x10000000)

	)

551 
	#RCC_APB1P”h_DAC
 ((
ušt32_t
)0x20000000)

	)

552 
	#RCC_APB1P”h_CEC
 ((
ušt32_t
)0x40000000)

	)

554 
	#IS_RCC_APB1_PERIPH
(
PERIPH
è((((PERIPHè& 0x81013600è=ð0x00è&& ((PERIPHè!ð0x00))

	)

564 
	#RCC_MCO_NoClock
 ((
ušt8_t
)0x00)

	)

565 
	#RCC_MCO_SYSCLK
 ((
ušt8_t
)0x04)

	)

566 
	#RCC_MCO_HSI
 ((
ušt8_t
)0x05)

	)

567 
	#RCC_MCO_HSE
 ((
ušt8_t
)0x06)

	)

568 
	#RCC_MCO_PLLCLK_Div2
 ((
ušt8_t
)0x07)

	)

570 #iâdeà
STM32F10X_CL


571 
	#IS_RCC_MCO
(
MCO
è(((MCOè=ð
RCC_MCO_NoClock
è|| ((MCOè=ð
RCC_MCO_HSI
è|| \

	)

572 ((
MCO
è=ð
RCC_MCO_SYSCLK
è|| ((MCOè=ð
RCC_MCO_HSE
) || \

573 ((
MCO
è=ð
RCC_MCO_PLLCLK_Div2
))

575 
	#RCC_MCO_PLL2CLK
 ((
ušt8_t
)0x08)

	)

576 
	#RCC_MCO_PLL3CLK_Div2
 ((
ušt8_t
)0x09)

	)

577 
	#RCC_MCO_XT1
 ((
ušt8_t
)0x0A)

	)

578 
	#RCC_MCO_PLL3CLK
 ((
ušt8_t
)0x0B)

	)

580 
	#IS_RCC_MCO
(
MCO
è(((MCOè=ð
RCC_MCO_NoClock
è|| ((MCOè=ð
RCC_MCO_HSI
è|| \

	)

581 ((
MCO
è=ð
RCC_MCO_SYSCLK
è|| ((MCOè=ð
RCC_MCO_HSE
) || \

582 ((
MCO
è=ð
RCC_MCO_PLLCLK_Div2
è|| ((MCOè=ð
RCC_MCO_PLL2CLK
) || \

583 ((
MCO
è=ð
RCC_MCO_PLL3CLK_Div2
è|| ((MCOè=ð
RCC_MCO_XT1
) || \

584 ((
MCO
è=ð
RCC_MCO_PLL3CLK
))

595 
	#RCC_FLAG_HSIRDY
 ((
ušt8_t
)0x21)

	)

596 
	#RCC_FLAG_HSERDY
 ((
ušt8_t
)0x31)

	)

597 
	#RCC_FLAG_PLLRDY
 ((
ušt8_t
)0x39)

	)

598 
	#RCC_FLAG_LSERDY
 ((
ušt8_t
)0x41)

	)

599 
	#RCC_FLAG_LSIRDY
 ((
ušt8_t
)0x61)

	)

600 
	#RCC_FLAG_PINRST
 ((
ušt8_t
)0x7A)

	)

601 
	#RCC_FLAG_PORRST
 ((
ušt8_t
)0x7B)

	)

602 
	#RCC_FLAG_SFTRST
 ((
ušt8_t
)0x7C)

	)

603 
	#RCC_FLAG_IWDGRST
 ((
ušt8_t
)0x7D)

	)

604 
	#RCC_FLAG_WWDGRST
 ((
ušt8_t
)0x7E)

	)

605 
	#RCC_FLAG_LPWRRST
 ((
ušt8_t
)0x7F)

	)

607 #iâdeà
STM32F10X_CL


608 
	#IS_RCC_FLAG
(
FLAG
è(((FLAGè=ð
RCC_FLAG_HSIRDY
è|| ((FLAGè=ð
RCC_FLAG_HSERDY
è|| \

	)

609 ((
FLAG
è=ð
RCC_FLAG_PLLRDY
è|| ((FLAGè=ð
RCC_FLAG_LSERDY
) || \

610 ((
FLAG
è=ð
RCC_FLAG_LSIRDY
è|| ((FLAGè=ð
RCC_FLAG_PINRST
) || \

611 ((
FLAG
è=ð
RCC_FLAG_PORRST
è|| ((FLAGè=ð
RCC_FLAG_SFTRST
) || \

612 ((
FLAG
è=ð
RCC_FLAG_IWDGRST
)|| ((FLAGè=ð
RCC_FLAG_WWDGRST
)|| \

613 ((
FLAG
è=ð
RCC_FLAG_LPWRRST
))

615 
	#RCC_FLAG_PLL2RDY
 ((
ušt8_t
)0x3B)

	)

616 
	#RCC_FLAG_PLL3RDY
 ((
ušt8_t
)0x3D)

	)

617 
	#IS_RCC_FLAG
(
FLAG
è(((FLAGè=ð
RCC_FLAG_HSIRDY
è|| ((FLAGè=ð
RCC_FLAG_HSERDY
è|| \

	)

618 ((
FLAG
è=ð
RCC_FLAG_PLLRDY
è|| ((FLAGè=ð
RCC_FLAG_LSERDY
) || \

619 ((
FLAG
è=ð
RCC_FLAG_PLL2RDY
è|| ((FLAGè=ð
RCC_FLAG_PLL3RDY
) || \

620 ((
FLAG
è=ð
RCC_FLAG_LSIRDY
è|| ((FLAGè=ð
RCC_FLAG_PINRST
) || \

621 ((
FLAG
è=ð
RCC_FLAG_PORRST
è|| ((FLAGè=ð
RCC_FLAG_SFTRST
) || \

622 ((
FLAG
è=ð
RCC_FLAG_IWDGRST
)|| ((FLAGè=ð
RCC_FLAG_WWDGRST
)|| \

623 ((
FLAG
è=ð
RCC_FLAG_LPWRRST
))

626 
	#IS_RCC_CALIBRATION_VALUE
(
VALUE
è((VALUEè<ð0x1F)

	)

647 
RCC_DeIn™
();

648 
RCC_HSECÚfig
(
ušt32_t
 
RCC_HSE
);

649 
E¼ÜStus
 
RCC_Wa™FÜHSES¹Up
();

650 
RCC_Adju¡HSIC®ib¿tiÚV®ue
(
ušt8_t
 
HSIC®ib¿tiÚV®ue
);

651 
RCC_HSICmd
(
FunùiÚ®S‹
 
NewS‹
);

652 
RCC_PLLCÚfig
(
ušt32_t
 
RCC_PLLSourû
, ušt32_ˆ
RCC_PLLMul
);

653 
RCC_PLLCmd
(
FunùiÚ®S‹
 
NewS‹
);

655 #ià
defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
è|| defšed (
STM32F10X_CL
)

656 
RCC_PREDIV1CÚfig
(
ušt32_t
 
RCC_PREDIV1_Sourû
, ušt32_ˆ
RCC_PREDIV1_Div
);

659 #ifdeà 
STM32F10X_CL


660 
RCC_PREDIV2CÚfig
(
ušt32_t
 
RCC_PREDIV2_Div
);

661 
RCC_PLL2CÚfig
(
ušt32_t
 
RCC_PLL2Mul
);

662 
RCC_PLL2Cmd
(
FunùiÚ®S‹
 
NewS‹
);

663 
RCC_PLL3CÚfig
(
ušt32_t
 
RCC_PLL3Mul
);

664 
RCC_PLL3Cmd
(
FunùiÚ®S‹
 
NewS‹
);

667 
RCC_SYSCLKCÚfig
(
ušt32_t
 
RCC_SYSCLKSourû
);

668 
ušt8_t
 
RCC_G‘SYSCLKSourû
();

669 
RCC_HCLKCÚfig
(
ušt32_t
 
RCC_SYSCLK
);

670 
RCC_PCLK1CÚfig
(
ušt32_t
 
RCC_HCLK
);

671 
RCC_PCLK2CÚfig
(
ušt32_t
 
RCC_HCLK
);

672 
RCC_ITCÚfig
(
ušt8_t
 
RCC_IT
, 
FunùiÚ®S‹
 
NewS‹
);

674 #iâdeà
STM32F10X_CL


675 
RCC_USBCLKCÚfig
(
ušt32_t
 
RCC_USBCLKSourû
);

677 
RCC_OTGFSCLKCÚfig
(
ušt32_t
 
RCC_OTGFSCLKSourû
);

680 
RCC_ADCCLKCÚfig
(
ušt32_t
 
RCC_PCLK2
);

682 #ifdeà
STM32F10X_CL


683 
RCC_I2S2CLKCÚfig
(
ušt32_t
 
RCC_I2S2CLKSourû
);

684 
RCC_I2S3CLKCÚfig
(
ušt32_t
 
RCC_I2S3CLKSourû
);

687 
RCC_LSECÚfig
(
ušt8_t
 
RCC_LSE
);

688 
RCC_LSICmd
(
FunùiÚ®S‹
 
NewS‹
);

689 
RCC_RTCCLKCÚfig
(
ušt32_t
 
RCC_RTCCLKSourû
);

690 
RCC_RTCCLKCmd
(
FunùiÚ®S‹
 
NewS‹
);

691 
RCC_G‘ClocksF»q
(
RCC_ClocksTy³Def
* 
RCC_Clocks
);

692 
RCC_AHBP”hClockCmd
(
ušt32_t
 
RCC_AHBP”h
, 
FunùiÚ®S‹
 
NewS‹
);

693 
RCC_APB2P”hClockCmd
(
ušt32_t
 
RCC_APB2P”h
, 
FunùiÚ®S‹
 
NewS‹
);

694 
RCC_APB1P”hClockCmd
(
ušt32_t
 
RCC_APB1P”h
, 
FunùiÚ®S‹
 
NewS‹
);

696 #ifdeà
STM32F10X_CL


697 
RCC_AHBP”hRe£tCmd
(
ušt32_t
 
RCC_AHBP”h
, 
FunùiÚ®S‹
 
NewS‹
);

700 
RCC_APB2P”hRe£tCmd
(
ušt32_t
 
RCC_APB2P”h
, 
FunùiÚ®S‹
 
NewS‹
);

701 
RCC_APB1P”hRe£tCmd
(
ušt32_t
 
RCC_APB1P”h
, 
FunùiÚ®S‹
 
NewS‹
);

702 
RCC_BackupRe£tCmd
(
FunùiÚ®S‹
 
NewS‹
);

703 
RCC_ClockSecur™ySy¡emCmd
(
FunùiÚ®S‹
 
NewS‹
);

704 
RCC_MCOCÚfig
(
ušt8_t
 
RCC_MCO
);

705 
FÏgStus
 
RCC_G‘FÏgStus
(
ušt8_t
 
RCC_FLAG
);

706 
RCC_CË¬FÏg
();

707 
ITStus
 
RCC_G‘ITStus
(
ušt8_t
 
RCC_IT
);

708 
RCC_CË¬ITP’dšgB™
(
ušt8_t
 
RCC_IT
);

710 #ifdeà
__ýlu¥lus


	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_rtc.c

23 
	~"¡m32f10x_¹c.h
"

44 
	#RTC_LSB_MASK
 ((
ušt32_t
)0x0000FFFFè

	)

45 
	#PRLH_MSB_MASK
 ((
ušt32_t
)0x000F0000è

	)

90 
	$RTC_ITCÚfig
(
ušt16_t
 
RTC_IT
, 
FunùiÚ®S‹
 
NewS‹
)

93 
	`as£¹_·¿m
(
	`IS_RTC_IT
(
RTC_IT
));

94 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

96 ià(
NewS‹
 !ð
DISABLE
)

98 
RTC
->
CRH
 |ð
RTC_IT
;

102 
RTC
->
CRH
 &ð(
ušt16_t
)~
RTC_IT
;

104 
	}
}

111 
	$RTC_EÁ”CÚfigMode
()

114 
RTC
->
CRL
 |ð
RTC_CRL_CNF
;

115 
	}
}

122 
	$RTC_Ex™CÚfigMode
()

125 
RTC
->
CRL
 &ð(
ušt16_t
)~((ušt16_t)
RTC_CRL_CNF
);

126 
	}
}

133 
ušt32_t
 
	$RTC_G‘CouÁ”
()

135 
ušt16_t
 
tmp
 = 0;

136 
tmp
 = 
RTC
->
CNTL
;

137  (((
ušt32_t
)
RTC
->
CNTH
 << 16 ) | 
tmp
) ;

138 
	}
}

145 
	$RTC_S‘CouÁ”
(
ušt32_t
 
CouÁ”V®ue
)

147 
	`RTC_EÁ”CÚfigMode
();

149 
RTC
->
CNTH
 = 
CouÁ”V®ue
 >> 16;

151 
RTC
->
CNTL
 = (
CouÁ”V®ue
 & 
RTC_LSB_MASK
);

152 
	`RTC_Ex™CÚfigMode
();

153 
	}
}

160 
	$RTC_S‘P»sÿËr
(
ušt32_t
 
P»sÿËrV®ue
)

163 
	`as£¹_·¿m
(
	`IS_RTC_PRESCALER
(
P»sÿËrV®ue
));

165 
	`RTC_EÁ”CÚfigMode
();

167 
RTC
->
PRLH
 = (
P»sÿËrV®ue
 & 
PRLH_MSB_MASK
) >> 16;

169 
RTC
->
PRLL
 = (
P»sÿËrV®ue
 & 
RTC_LSB_MASK
);

170 
	`RTC_Ex™CÚfigMode
();

171 
	}
}

178 
	$RTC_S‘AÏrm
(
ušt32_t
 
AÏrmV®ue
)

180 
	`RTC_EÁ”CÚfigMode
();

182 
RTC
->
ALRH
 = 
AÏrmV®ue
 >> 16;

184 
RTC
->
ALRL
 = (
AÏrmV®ue
 & 
RTC_LSB_MASK
);

185 
	`RTC_Ex™CÚfigMode
();

186 
	}
}

193 
ušt32_t
 
	$RTC_G‘Divid”
()

195 
ušt32_t
 
tmp
 = 0x00;

196 
tmp
 = ((
ušt32_t
)
RTC
->
DIVH
 & (uint32_t)0x000F) << 16;

197 
tmp
 |ð
RTC
->
DIVL
;

198  
tmp
;

199 
	}
}

207 
	$RTC_Wa™FÜLa¡Task
()

210 (
RTC
->
CRL
 & 
RTC_FLAG_RTOFF
è=ð(
ušt16_t
)
RESET
)

213 
	}
}

223 
	$RTC_Wa™FÜSynchro
()

226 
RTC
->
CRL
 &ð(
ušt16_t
)~
RTC_FLAG_RSF
;

228 (
RTC
->
CRL
 & 
RTC_FLAG_RSF
è=ð(
ušt16_t
)
RESET
)

231 
	}
}

244 
FÏgStus
 
	$RTC_G‘FÏgStus
(
ušt16_t
 
RTC_FLAG
)

246 
FÏgStus
 
b™¡©us
 = 
RESET
;

249 
	`as£¹_·¿m
(
	`IS_RTC_GET_FLAG
(
RTC_FLAG
));

251 ià((
RTC
->
CRL
 & 
RTC_FLAG
è!ð(
ušt16_t
)
RESET
)

253 
b™¡©us
 = 
SET
;

257 
b™¡©us
 = 
RESET
;

259  
b™¡©us
;

260 
	}
}

273 
	$RTC_CË¬FÏg
(
ušt16_t
 
RTC_FLAG
)

276 
	`as£¹_·¿m
(
	`IS_RTC_CLEAR_FLAG
(
RTC_FLAG
));

279 
RTC
->
CRL
 &ð(
ušt16_t
)~
RTC_FLAG
;

280 
	}
}

291 
ITStus
 
	$RTC_G‘ITStus
(
ušt16_t
 
RTC_IT
)

293 
ITStus
 
b™¡©us
 = 
RESET
;

295 
	`as£¹_·¿m
(
	`IS_RTC_GET_IT
(
RTC_IT
));

297 
b™¡©us
 = (
ITStus
)(
RTC
->
CRL
 & 
RTC_IT
);

298 ià(((
RTC
->
CRH
 & 
RTC_IT
è!ð(
ušt16_t
)
RESET
è&& (
b™¡©us
 != (uint16_t)RESET))

300 
b™¡©us
 = 
SET
;

304 
b™¡©us
 = 
RESET
;

306  
b™¡©us
;

307 
	}
}

318 
	$RTC_CË¬ITP’dšgB™
(
ušt16_t
 
RTC_IT
)

321 
	`as£¹_·¿m
(
	`IS_RTC_IT
(
RTC_IT
));

324 
RTC
->
CRL
 &ð(
ušt16_t
)~
RTC_IT
;

325 
	}
}

	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_rtc.h

24 #iâdeà
__STM32F10x_RTC_H


25 
	#__STM32F10x_RTC_H


	)

27 #ifdeà
__ýlu¥lus


32 
	~"¡m32f10x.h
"

58 
	#RTC_IT_OW
 ((
ušt16_t
)0x0004è

	)

59 
	#RTC_IT_ALR
 ((
ušt16_t
)0x0002è

	)

60 
	#RTC_IT_SEC
 ((
ušt16_t
)0x0001è

	)

61 
	#IS_RTC_IT
(
IT
è((((ITè& (
ušt16_t
)0xFFF8è=ð0x00è&& ((ITè!ð0x00))

	)

62 
	#IS_RTC_GET_IT
(
IT
è(((ITè=ð
RTC_IT_OW
è|| ((ITè=ð
RTC_IT_ALR
è|| \

	)

63 ((
IT
è=ð
RTC_IT_SEC
))

72 
	#RTC_FLAG_RTOFF
 ((
ušt16_t
)0x0020è

	)

73 
	#RTC_FLAG_RSF
 ((
ušt16_t
)0x0008è

	)

74 
	#RTC_FLAG_OW
 ((
ušt16_t
)0x0004è

	)

75 
	#RTC_FLAG_ALR
 ((
ušt16_t
)0x0002è

	)

76 
	#RTC_FLAG_SEC
 ((
ušt16_t
)0x0001è

	)

77 
	#IS_RTC_CLEAR_FLAG
(
FLAG
è((((FLAGè& (
ušt16_t
)0xFFF0è=ð0x00è&& ((FLAGè!ð0x00))

	)

78 
	#IS_RTC_GET_FLAG
(
FLAG
è(((FLAGè=ð
RTC_FLAG_RTOFF
è|| ((FLAGè=ð
RTC_FLAG_RSF
è|| \

	)

79 ((
FLAG
è=ð
RTC_FLAG_OW
è|| ((FLAGè=ð
RTC_FLAG_ALR
) || \

80 ((
FLAG
è=ð
RTC_FLAG_SEC
))

81 
	#IS_RTC_PRESCALER
(
PRESCALER
è((PRESCALERè<ð0xFFFFF)

	)

103 
RTC_ITCÚfig
(
ušt16_t
 
RTC_IT
, 
FunùiÚ®S‹
 
NewS‹
);

104 
RTC_EÁ”CÚfigMode
();

105 
RTC_Ex™CÚfigMode
();

106 
ušt32_t
 
RTC_G‘CouÁ”
();

107 
RTC_S‘CouÁ”
(
ušt32_t
 
CouÁ”V®ue
);

108 
RTC_S‘P»sÿËr
(
ušt32_t
 
P»sÿËrV®ue
);

109 
RTC_S‘AÏrm
(
ušt32_t
 
AÏrmV®ue
);

110 
ušt32_t
 
RTC_G‘Divid”
();

111 
RTC_Wa™FÜLa¡Task
();

112 
RTC_Wa™FÜSynchro
();

113 
FÏgStus
 
RTC_G‘FÏgStus
(
ušt16_t
 
RTC_FLAG
);

114 
RTC_CË¬FÏg
(
ušt16_t
 
RTC_FLAG
);

115 
ITStus
 
RTC_G‘ITStus
(
ušt16_t
 
RTC_IT
);

116 
RTC_CË¬ITP’dšgB™
(
ušt16_t
 
RTC_IT
);

118 #ifdeà
__ýlu¥lus


	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_sdio.c

23 
	~"¡m32f10x_sdio.h
"

24 
	~"¡m32f10x_rcc.h
"

40 
	#SDIO_OFFSET
 (
SDIO_BASE
 - 
PERIPH_BASE
)

	)

45 
	#CLKCR_OFFSET
 (
SDIO_OFFSET
 + 0x04)

	)

46 
	#CLKEN_B™Numb”
 0x08

	)

47 
	#CLKCR_CLKEN_BB
 (
PERIPH_BB_BASE
 + (
CLKCR_OFFSET
 * 32è+ (
CLKEN_B™Numb”
 * 4))

	)

52 
	#CMD_OFFSET
 (
SDIO_OFFSET
 + 0x0C)

	)

53 
	#SDIOSUSPEND_B™Numb”
 0x0B

	)

54 
	#CMD_SDIOSUSPEND_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32è+ (
SDIOSUSPEND_B™Numb”
 * 4))

	)

57 
	#ENCMDCOMPL_B™Numb”
 0x0C

	)

58 
	#CMD_ENCMDCOMPL_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32è+ (
ENCMDCOMPL_B™Numb”
 * 4))

	)

61 
	#NIEN_B™Numb”
 0x0D

	)

62 
	#CMD_NIEN_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32è+ (
NIEN_B™Numb”
 * 4))

	)

65 
	#ATACMD_B™Numb”
 0x0E

	)

66 
	#CMD_ATACMD_BB
 (
PERIPH_BB_BASE
 + (
CMD_OFFSET
 * 32è+ (
ATACMD_B™Numb”
 * 4))

	)

71 
	#DCTRL_OFFSET
 (
SDIO_OFFSET
 + 0x2C)

	)

72 
	#DMAEN_B™Numb”
 0x03

	)

73 
	#DCTRL_DMAEN_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32è+ (
DMAEN_B™Numb”
 * 4))

	)

76 
	#RWSTART_B™Numb”
 0x08

	)

77 
	#DCTRL_RWSTART_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32è+ (
RWSTART_B™Numb”
 * 4))

	)

80 
	#RWSTOP_B™Numb”
 0x09

	)

81 
	#DCTRL_RWSTOP_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32è+ (
RWSTOP_B™Numb”
 * 4))

	)

84 
	#RWMOD_B™Numb”
 0x0A

	)

85 
	#DCTRL_RWMOD_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32è+ (
RWMOD_B™Numb”
 * 4))

	)

88 
	#SDIOEN_B™Numb”
 0x0B

	)

89 
	#DCTRL_SDIOEN_BB
 (
PERIPH_BB_BASE
 + (
DCTRL_OFFSET
 * 32è+ (
SDIOEN_B™Numb”
 * 4))

	)

96 
	#CLKCR_CLEAR_MASK
 ((
ušt32_t
)0xFFFF8100)

	)

101 
	#PWR_PWRCTRL_MASK
 ((
ušt32_t
)0xFFFFFFFC)

	)

106 
	#DCTRL_CLEAR_MASK
 ((
ušt32_t
)0xFFFFFF08)

	)

111 
	#CMD_CLEAR_MASK
 ((
ušt32_t
)0xFFFFF800)

	)

114 
	#SDIO_RESP_ADDR
 ((
ušt32_t
)(
SDIO_BASE
 + 0x14))

	)

161 
	$SDIO_DeIn™
()

163 
SDIO
->
POWER
 = 0x00000000;

164 
SDIO
->
CLKCR
 = 0x00000000;

165 
SDIO
->
ARG
 = 0x00000000;

166 
SDIO
->
CMD
 = 0x00000000;

167 
SDIO
->
DTIMER
 = 0x00000000;

168 
SDIO
->
DLEN
 = 0x00000000;

169 
SDIO
->
DCTRL
 = 0x00000000;

170 
SDIO
->
ICR
 = 0x00C007FF;

171 
SDIO
->
MASK
 = 0x00000000;

172 
	}
}

181 
	$SDIO_In™
(
SDIO_In™Ty³Def
* 
SDIO_In™SŒuù
)

183 
ušt32_t
 
tm´eg
 = 0;

186 
	`as£¹_·¿m
(
	`IS_SDIO_CLOCK_EDGE
(
SDIO_In™SŒuù
->
SDIO_ClockEdge
));

187 
	`as£¹_·¿m
(
	`IS_SDIO_CLOCK_BYPASS
(
SDIO_In™SŒuù
->
SDIO_ClockBy·ss
));

188 
	`as£¹_·¿m
(
	`IS_SDIO_CLOCK_POWER_SAVE
(
SDIO_In™SŒuù
->
SDIO_ClockPow”Save
));

189 
	`as£¹_·¿m
(
	`IS_SDIO_BUS_WIDE
(
SDIO_In™SŒuù
->
SDIO_BusWide
));

190 
	`as£¹_·¿m
(
	`IS_SDIO_HARDWARE_FLOW_CONTROL
(
SDIO_In™SŒuù
->
SDIO_H¬dw¬eFlowCÚŒÞ
));

194 
tm´eg
 = 
SDIO
->
CLKCR
;

197 
tm´eg
 &ð
CLKCR_CLEAR_MASK
;

205 
tm´eg
 |ð(
SDIO_In™SŒuù
->
SDIO_ClockDiv
 | SDIO_In™SŒuù->
SDIO_ClockPow”Save
 |

206 
SDIO_In™SŒuù
->
SDIO_ClockBy·ss
 | SDIO_In™SŒuù->
SDIO_BusWide
 |

207 
SDIO_In™SŒuù
->
SDIO_ClockEdge
 | SDIO_In™SŒuù->
SDIO_H¬dw¬eFlowCÚŒÞ
);

210 
SDIO
->
CLKCR
 = 
tm´eg
;

211 
	}
}

219 
	$SDIO_SŒuùIn™
(
SDIO_In™Ty³Def
* 
SDIO_In™SŒuù
)

222 
SDIO_In™SŒuù
->
SDIO_ClockDiv
 = 0x00;

223 
SDIO_In™SŒuù
->
SDIO_ClockEdge
 = 
SDIO_ClockEdge_Risšg
;

224 
SDIO_In™SŒuù
->
SDIO_ClockBy·ss
 = 
SDIO_ClockBy·ss_Di§bË
;

225 
SDIO_In™SŒuù
->
SDIO_ClockPow”Save
 = 
SDIO_ClockPow”Save_Di§bË
;

226 
SDIO_In™SŒuù
->
SDIO_BusWide
 = 
SDIO_BusWide_1b
;

227 
SDIO_In™SŒuù
->
SDIO_H¬dw¬eFlowCÚŒÞ
 = 
SDIO_H¬dw¬eFlowCÚŒÞ_Di§bË
;

228 
	}
}

235 
	$SDIO_ClockCmd
(
FunùiÚ®S‹
 
NewS‹
)

238 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

240 *(
__IO
 
ušt32_t
 *è
CLKCR_CLKEN_BB
 = (ušt32_t)
NewS‹
;

241 
	}
}

251 
	$SDIO_S‘Pow”S‹
(
ušt32_t
 
SDIO_Pow”S‹
)

254 
	`as£¹_·¿m
(
	`IS_SDIO_POWER_STATE
(
SDIO_Pow”S‹
));

256 
SDIO
->
POWER
 &ð
PWR_PWRCTRL_MASK
;

257 
SDIO
->
POWER
 |ð
SDIO_Pow”S‹
;

258 
	}
}

269 
ušt32_t
 
	$SDIO_G‘Pow”S‹
()

271  (
SDIO
->
POWER
 & (~
PWR_PWRCTRL_MASK
));

272 
	}
}

307 
	$SDIO_ITCÚfig
(
ušt32_t
 
SDIO_IT
, 
FunùiÚ®S‹
 
NewS‹
)

310 
	`as£¹_·¿m
(
	`IS_SDIO_IT
(
SDIO_IT
));

311 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

313 ià(
NewS‹
 !ð
DISABLE
)

316 
SDIO
->
MASK
 |ð
SDIO_IT
;

321 
SDIO
->
MASK
 &ð~
SDIO_IT
;

323 
	}
}

331 
	$SDIO_DMACmd
(
FunùiÚ®S‹
 
NewS‹
)

334 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

336 *(
__IO
 
ušt32_t
 *è
DCTRL_DMAEN_BB
 = (ušt32_t)
NewS‹
;

337 
	}
}

346 
	$SDIO_S’dCommªd
(
SDIO_CmdIn™Ty³Def
 *
SDIO_CmdIn™SŒuù
)

348 
ušt32_t
 
tm´eg
 = 0;

351 
	`as£¹_·¿m
(
	`IS_SDIO_CMD_INDEX
(
SDIO_CmdIn™SŒuù
->
SDIO_CmdIndex
));

352 
	`as£¹_·¿m
(
	`IS_SDIO_RESPONSE
(
SDIO_CmdIn™SŒuù
->
SDIO_Re¥Ú£
));

353 
	`as£¹_·¿m
(
	`IS_SDIO_WAIT
(
SDIO_CmdIn™SŒuù
->
SDIO_Wa™
));

354 
	`as£¹_·¿m
(
	`IS_SDIO_CPSM
(
SDIO_CmdIn™SŒuù
->
SDIO_CPSM
));

358 
SDIO
->
ARG
 = 
SDIO_CmdIn™SŒuù
->
SDIO_Argum’t
;

362 
tm´eg
 = 
SDIO
->
CMD
;

364 
tm´eg
 &ð
CMD_CLEAR_MASK
;

369 
tm´eg
 |ð(
ušt32_t
)
SDIO_CmdIn™SŒuù
->
SDIO_CmdIndex
 | SDIO_CmdIn™SŒuù->
SDIO_Re¥Ú£


370 | 
SDIO_CmdIn™SŒuù
->
SDIO_Wa™
 | SDIO_CmdIn™SŒuù->
SDIO_CPSM
;

373 
SDIO
->
CMD
 = 
tm´eg
;

374 
	}
}

382 
	$SDIO_CmdSŒuùIn™
(
SDIO_CmdIn™Ty³Def
* 
SDIO_CmdIn™SŒuù
)

385 
SDIO_CmdIn™SŒuù
->
SDIO_Argum’t
 = 0x00;

386 
SDIO_CmdIn™SŒuù
->
SDIO_CmdIndex
 = 0x00;

387 
SDIO_CmdIn™SŒuù
->
SDIO_Re¥Ú£
 = 
SDIO_Re¥Ú£_No
;

388 
SDIO_CmdIn™SŒuù
->
SDIO_Wa™
 = 
SDIO_Wa™_No
;

389 
SDIO_CmdIn™SŒuù
->
SDIO_CPSM
 = 
SDIO_CPSM_Di§bË
;

390 
	}
}

397 
ušt8_t
 
	$SDIO_G‘CommªdRe¥Ú£
()

399  (
ušt8_t
)(
SDIO
->
RESPCMD
);

400 
	}
}

412 
ušt32_t
 
	$SDIO_G‘Re¥Ú£
(
ušt32_t
 
SDIO_RESP
)

414 
__IO
 
ušt32_t
 
tmp
 = 0;

417 
	`as£¹_·¿m
(
	`IS_SDIO_RESP
(
SDIO_RESP
));

419 
tmp
 = 
SDIO_RESP_ADDR
 + 
SDIO_RESP
;

421  (*(
__IO
 
ušt32_t
 *è
tmp
);

422 
	}
}

431 
	$SDIO_D©aCÚfig
(
SDIO_D©aIn™Ty³Def
* 
SDIO_D©aIn™SŒuù
)

433 
ušt32_t
 
tm´eg
 = 0;

436 
	`as£¹_·¿m
(
	`IS_SDIO_DATA_LENGTH
(
SDIO_D©aIn™SŒuù
->
SDIO_D©aL’gth
));

437 
	`as£¹_·¿m
(
	`IS_SDIO_BLOCK_SIZE
(
SDIO_D©aIn™SŒuù
->
SDIO_D©aBlockSize
));

438 
	`as£¹_·¿m
(
	`IS_SDIO_TRANSFER_DIR
(
SDIO_D©aIn™SŒuù
->
SDIO_T¿nsãrDœ
));

439 
	`as£¹_·¿m
(
	`IS_SDIO_TRANSFER_MODE
(
SDIO_D©aIn™SŒuù
->
SDIO_T¿nsãrMode
));

440 
	`as£¹_·¿m
(
	`IS_SDIO_DPSM
(
SDIO_D©aIn™SŒuù
->
SDIO_DPSM
));

444 
SDIO
->
DTIMER
 = 
SDIO_D©aIn™SŒuù
->
SDIO_D©aTimeOut
;

448 
SDIO
->
DLEN
 = 
SDIO_D©aIn™SŒuù
->
SDIO_D©aL’gth
;

452 
tm´eg
 = 
SDIO
->
DCTRL
;

454 
tm´eg
 &ð
DCTRL_CLEAR_MASK
;

459 
tm´eg
 |ð(
ušt32_t
)
SDIO_D©aIn™SŒuù
->
SDIO_D©aBlockSize
 | SDIO_D©aIn™SŒuù->
SDIO_T¿nsãrDœ


460 | 
SDIO_D©aIn™SŒuù
->
SDIO_T¿nsãrMode
 | SDIO_D©aIn™SŒuù->
SDIO_DPSM
;

463 
SDIO
->
DCTRL
 = 
tm´eg
;

464 
	}
}

472 
	$SDIO_D©aSŒuùIn™
(
SDIO_D©aIn™Ty³Def
* 
SDIO_D©aIn™SŒuù
)

475 
SDIO_D©aIn™SŒuù
->
SDIO_D©aTimeOut
 = 0xFFFFFFFF;

476 
SDIO_D©aIn™SŒuù
->
SDIO_D©aL’gth
 = 0x00;

477 
SDIO_D©aIn™SŒuù
->
SDIO_D©aBlockSize
 = 
SDIO_D©aBlockSize_1b
;

478 
SDIO_D©aIn™SŒuù
->
SDIO_T¿nsãrDœ
 = 
SDIO_T¿nsãrDœ_ToC¬d
;

479 
SDIO_D©aIn™SŒuù
->
SDIO_T¿nsãrMode
 = 
SDIO_T¿nsãrMode_Block
;

480 
SDIO_D©aIn™SŒuù
->
SDIO_DPSM
 = 
SDIO_DPSM_Di§bË
;

481 
	}
}

488 
ušt32_t
 
	$SDIO_G‘D©aCouÁ”
()

490  
SDIO
->
DCOUNT
;

491 
	}
}

498 
ušt32_t
 
	$SDIO_R—dD©a
()

500  
SDIO
->
FIFO
;

501 
	}
}

508 
	$SDIO_Wr™eD©a
(
ušt32_t
 
D©a
)

510 
SDIO
->
FIFO
 = 
D©a
;

511 
	}
}

518 
ušt32_t
 
	$SDIO_G‘FIFOCouÁ
()

520  
SDIO
->
FIFOCNT
;

521 
	}
}

529 
	$SDIO_S¹SDIOR—dWa™
(
FunùiÚ®S‹
 
NewS‹
)

532 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

534 *(
__IO
 
ušt32_t
 *è
DCTRL_RWSTART_BB
 = (ušt32_tè
NewS‹
;

535 
	}
}

543 
	$SDIO_StÝSDIOR—dWa™
(
FunùiÚ®S‹
 
NewS‹
)

546 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

548 *(
__IO
 
ušt32_t
 *è
DCTRL_RWSTOP_BB
 = (ušt32_tè
NewS‹
;

549 
	}
}

559 
	$SDIO_S‘SDIOR—dWa™Mode
(
ušt32_t
 
SDIO_R—dWa™Mode
)

562 
	`as£¹_·¿m
(
	`IS_SDIO_READWAIT_MODE
(
SDIO_R—dWa™Mode
));

564 *(
__IO
 
ušt32_t
 *è
DCTRL_RWMOD_BB
 = 
SDIO_R—dWa™Mode
;

565 
	}
}

573 
	$SDIO_S‘SDIOO³¿tiÚ
(
FunùiÚ®S‹
 
NewS‹
)

576 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

578 *(
__IO
 
ušt32_t
 *è
DCTRL_SDIOEN_BB
 = (ušt32_t)
NewS‹
;

579 
	}
}

587 
	$SDIO_S’dSDIOSu¥’dCmd
(
FunùiÚ®S‹
 
NewS‹
)

590 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

592 *(
__IO
 
ušt32_t
 *è
CMD_SDIOSUSPEND_BB
 = (ušt32_t)
NewS‹
;

593 
	}
}

601 
	$SDIO_CommªdCom¶‘iÚCmd
(
FunùiÚ®S‹
 
NewS‹
)

604 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

606 *(
__IO
 
ušt32_t
 *è
CMD_ENCMDCOMPL_BB
 = (ušt32_t)
NewS‹
;

607 
	}
}

614 
	$SDIO_CEATAITCmd
(
FunùiÚ®S‹
 
NewS‹
)

617 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

619 *(
__IO
 
ušt32_t
 *è
CMD_NIEN_BB
 = (ušt32_t)((~((ušt32_t)
NewS‹
)) & ((uint32_t)0x1));

620 
	}
}

627 
	$SDIO_S’dCEATACmd
(
FunùiÚ®S‹
 
NewS‹
)

630 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

632 *(
__IO
 
ušt32_t
 *è
CMD_ATACMD_BB
 = (ušt32_t)
NewS‹
;

633 
	}
}

666 
FÏgStus
 
	$SDIO_G‘FÏgStus
(
ušt32_t
 
SDIO_FLAG
)

668 
FÏgStus
 
b™¡©us
 = 
RESET
;

671 
	`as£¹_·¿m
(
	`IS_SDIO_FLAG
(
SDIO_FLAG
));

673 ià((
SDIO
->
STA
 & 
SDIO_FLAG
è!ð(
ušt32_t
)
RESET
)

675 
b™¡©us
 = 
SET
;

679 
b™¡©us
 = 
RESET
;

681  
b™¡©us
;

682 
	}
}

704 
	$SDIO_CË¬FÏg
(
ušt32_t
 
SDIO_FLAG
)

707 
	`as£¹_·¿m
(
	`IS_SDIO_CLEAR_FLAG
(
SDIO_FLAG
));

709 
SDIO
->
ICR
 = 
SDIO_FLAG
;

710 
	}
}

743 
ITStus
 
	$SDIO_G‘ITStus
(
ušt32_t
 
SDIO_IT
)

745 
ITStus
 
b™¡©us
 = 
RESET
;

748 
	`as£¹_·¿m
(
	`IS_SDIO_GET_IT
(
SDIO_IT
));

749 ià((
SDIO
->
STA
 & 
SDIO_IT
è!ð(
ušt32_t
)
RESET
)

751 
b™¡©us
 = 
SET
;

755 
b™¡©us
 = 
RESET
;

757  
b™¡©us
;

758 
	}
}

779 
	$SDIO_CË¬ITP’dšgB™
(
ušt32_t
 
SDIO_IT
)

782 
	`as£¹_·¿m
(
	`IS_SDIO_CLEAR_IT
(
SDIO_IT
));

784 
SDIO
->
ICR
 = 
SDIO_IT
;

785 
	}
}

	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_sdio.h

24 #iâdeà
__STM32F10x_SDIO_H


25 
	#__STM32F10x_SDIO_H


	)

27 #ifdeà
__ýlu¥lus


32 
	~"¡m32f10x.h
"

48 
ušt32_t
 
SDIO_ClockEdge
;

51 
ušt32_t
 
SDIO_ClockBy·ss
;

55 
ušt32_t
 
SDIO_ClockPow”Save
;

59 
ušt32_t
 
SDIO_BusWide
;

62 
ušt32_t
 
SDIO_H¬dw¬eFlowCÚŒÞ
;

65 
ušt8_t
 
SDIO_ClockDiv
;

68 } 
	tSDIO_In™Ty³Def
;

72 
ušt32_t
 
SDIO_Argum’t
;

77 
ušt32_t
 
SDIO_CmdIndex
;

79 
ušt32_t
 
SDIO_Re¥Ú£
;

82 
ušt32_t
 
SDIO_Wa™
;

85 
ušt32_t
 
SDIO_CPSM
;

88 } 
	tSDIO_CmdIn™Ty³Def
;

92 
ušt32_t
 
SDIO_D©aTimeOut
;

94 
ušt32_t
 
SDIO_D©aL’gth
;

96 
ušt32_t
 
SDIO_D©aBlockSize
;

99 
ušt32_t
 
SDIO_T¿nsãrDœ
;

103 
ušt32_t
 
SDIO_T¿nsãrMode
;

106 
ušt32_t
 
SDIO_DPSM
;

109 } 
	tSDIO_D©aIn™Ty³Def
;

123 
	#SDIO_ClockEdge_Risšg
 ((
ušt32_t
)0x00000000)

	)

124 
	#SDIO_ClockEdge_F®lšg
 ((
ušt32_t
)0x00002000)

	)

125 
	#IS_SDIO_CLOCK_EDGE
(
EDGE
è(((EDGEè=ð
SDIO_ClockEdge_Risšg
è|| \

	)

126 ((
EDGE
è=ð
SDIO_ClockEdge_F®lšg
))

135 
	#SDIO_ClockBy·ss_Di§bË
 ((
ušt32_t
)0x00000000)

	)

136 
	#SDIO_ClockBy·ss_EÇbË
 ((
ušt32_t
)0x00000400)

	)

137 
	#IS_SDIO_CLOCK_BYPASS
(
BYPASS
è(((BYPASSè=ð
SDIO_ClockBy·ss_Di§bË
è|| \

	)

138 ((
BYPASS
è=ð
SDIO_ClockBy·ss_EÇbË
))

147 
	#SDIO_ClockPow”Save_Di§bË
 ((
ušt32_t
)0x00000000)

	)

148 
	#SDIO_ClockPow”Save_EÇbË
 ((
ušt32_t
)0x00000200)

	)

149 
	#IS_SDIO_CLOCK_POWER_SAVE
(
SAVE
è(((SAVEè=ð
SDIO_ClockPow”Save_Di§bË
è|| \

	)

150 ((
SAVE
è=ð
SDIO_ClockPow”Save_EÇbË
))

159 
	#SDIO_BusWide_1b
 ((
ušt32_t
)0x00000000)

	)

160 
	#SDIO_BusWide_4b
 ((
ušt32_t
)0x00000800)

	)

161 
	#SDIO_BusWide_8b
 ((
ušt32_t
)0x00001000)

	)

162 
	#IS_SDIO_BUS_WIDE
(
WIDE
è(((WIDEè=ð
SDIO_BusWide_1b
è|| ((WIDEè=ð
SDIO_BusWide_4b
è|| \

	)

163 ((
WIDE
è=ð
SDIO_BusWide_8b
))

173 
	#SDIO_H¬dw¬eFlowCÚŒÞ_Di§bË
 ((
ušt32_t
)0x00000000)

	)

174 
	#SDIO_H¬dw¬eFlowCÚŒÞ_EÇbË
 ((
ušt32_t
)0x00004000)

	)

175 
	#IS_SDIO_HARDWARE_FLOW_CONTROL
(
CONTROL
è(((CONTROLè=ð
SDIO_H¬dw¬eFlowCÚŒÞ_Di§bË
è|| \

	)

176 ((
CONTROL
è=ð
SDIO_H¬dw¬eFlowCÚŒÞ_EÇbË
))

185 
	#SDIO_Pow”S‹_OFF
 ((
ušt32_t
)0x00000000)

	)

186 
	#SDIO_Pow”S‹_ON
 ((
ušt32_t
)0x00000003)

	)

187 
	#IS_SDIO_POWER_STATE
(
STATE
è(((STATEè=ð
SDIO_Pow”S‹_OFF
è|| ((STATEè=ð
SDIO_Pow”S‹_ON
))

	)

197 
	#SDIO_IT_CCRCFAIL
 ((
ušt32_t
)0x00000001)

	)

198 
	#SDIO_IT_DCRCFAIL
 ((
ušt32_t
)0x00000002)

	)

199 
	#SDIO_IT_CTIMEOUT
 ((
ušt32_t
)0x00000004)

	)

200 
	#SDIO_IT_DTIMEOUT
 ((
ušt32_t
)0x00000008)

	)

201 
	#SDIO_IT_TXUNDERR
 ((
ušt32_t
)0x00000010)

	)

202 
	#SDIO_IT_RXOVERR
 ((
ušt32_t
)0x00000020)

	)

203 
	#SDIO_IT_CMDREND
 ((
ušt32_t
)0x00000040)

	)

204 
	#SDIO_IT_CMDSENT
 ((
ušt32_t
)0x00000080)

	)

205 
	#SDIO_IT_DATAEND
 ((
ušt32_t
)0x00000100)

	)

206 
	#SDIO_IT_STBITERR
 ((
ušt32_t
)0x00000200)

	)

207 
	#SDIO_IT_DBCKEND
 ((
ušt32_t
)0x00000400)

	)

208 
	#SDIO_IT_CMDACT
 ((
ušt32_t
)0x00000800)

	)

209 
	#SDIO_IT_TXACT
 ((
ušt32_t
)0x00001000)

	)

210 
	#SDIO_IT_RXACT
 ((
ušt32_t
)0x00002000)

	)

211 
	#SDIO_IT_TXFIFOHE
 ((
ušt32_t
)0x00004000)

	)

212 
	#SDIO_IT_RXFIFOHF
 ((
ušt32_t
)0x00008000)

	)

213 
	#SDIO_IT_TXFIFOF
 ((
ušt32_t
)0x00010000)

	)

214 
	#SDIO_IT_RXFIFOF
 ((
ušt32_t
)0x00020000)

	)

215 
	#SDIO_IT_TXFIFOE
 ((
ušt32_t
)0x00040000)

	)

216 
	#SDIO_IT_RXFIFOE
 ((
ušt32_t
)0x00080000)

	)

217 
	#SDIO_IT_TXDAVL
 ((
ušt32_t
)0x00100000)

	)

218 
	#SDIO_IT_RXDAVL
 ((
ušt32_t
)0x00200000)

	)

219 
	#SDIO_IT_SDIOIT
 ((
ušt32_t
)0x00400000)

	)

220 
	#SDIO_IT_CEATAEND
 ((
ušt32_t
)0x00800000)

	)

221 
	#IS_SDIO_IT
(
IT
è((((ITè& (
ušt32_t
)0xFF000000è=ð0x00è&& ((ITè!ð(ušt32_t)0x00))

	)

230 
	#IS_SDIO_CMD_INDEX
(
INDEX
è((INDEXè< 0x40)

	)

239 
	#SDIO_Re¥Ú£_No
 ((
ušt32_t
)0x00000000)

	)

240 
	#SDIO_Re¥Ú£_ShÜt
 ((
ušt32_t
)0x00000040)

	)

241 
	#SDIO_Re¥Ú£_LÚg
 ((
ušt32_t
)0x000000C0)

	)

242 
	#IS_SDIO_RESPONSE
(
RESPONSE
è(((RESPONSEè=ð
SDIO_Re¥Ú£_No
è|| \

	)

243 ((
RESPONSE
è=ð
SDIO_Re¥Ú£_ShÜt
) || \

244 ((
RESPONSE
è=ð
SDIO_Re¥Ú£_LÚg
))

253 
	#SDIO_Wa™_No
 ((
ušt32_t
)0x00000000è

	)

254 
	#SDIO_Wa™_IT
 ((
ušt32_t
)0x00000100è

	)

255 
	#SDIO_Wa™_P’d
 ((
ušt32_t
)0x00000200è

	)

256 
	#IS_SDIO_WAIT
(
WAIT
è(((WAITè=ð
SDIO_Wa™_No
è|| ((WAITè=ð
SDIO_Wa™_IT
è|| \

	)

257 ((
WAIT
è=ð
SDIO_Wa™_P’d
))

266 
	#SDIO_CPSM_Di§bË
 ((
ušt32_t
)0x00000000)

	)

267 
	#SDIO_CPSM_EÇbË
 ((
ušt32_t
)0x00000400)

	)

268 
	#IS_SDIO_CPSM
(
CPSM
è(((CPSMè=ð
SDIO_CPSM_EÇbË
è|| ((CPSMè=ð
SDIO_CPSM_Di§bË
))

	)

277 
	#SDIO_RESP1
 ((
ušt32_t
)0x00000000)

	)

278 
	#SDIO_RESP2
 ((
ušt32_t
)0x00000004)

	)

279 
	#SDIO_RESP3
 ((
ušt32_t
)0x00000008)

	)

280 
	#SDIO_RESP4
 ((
ušt32_t
)0x0000000C)

	)

281 
	#IS_SDIO_RESP
(
RESP
è(((RESPè=ð
SDIO_RESP1
è|| ((RESPè=ð
SDIO_RESP2
è|| \

	)

282 ((
RESP
è=ð
SDIO_RESP3
è|| ((RESPè=ð
SDIO_RESP4
))

291 
	#IS_SDIO_DATA_LENGTH
(
LENGTH
è((LENGTHè<ð0x01FFFFFF)

	)

300 
	#SDIO_D©aBlockSize_1b
 ((
ušt32_t
)0x00000000)

	)

301 
	#SDIO_D©aBlockSize_2b
 ((
ušt32_t
)0x00000010)

	)

302 
	#SDIO_D©aBlockSize_4b
 ((
ušt32_t
)0x00000020)

	)

303 
	#SDIO_D©aBlockSize_8b
 ((
ušt32_t
)0x00000030)

	)

304 
	#SDIO_D©aBlockSize_16b
 ((
ušt32_t
)0x00000040)

	)

305 
	#SDIO_D©aBlockSize_32b
 ((
ušt32_t
)0x00000050)

	)

306 
	#SDIO_D©aBlockSize_64b
 ((
ušt32_t
)0x00000060)

	)

307 
	#SDIO_D©aBlockSize_128b
 ((
ušt32_t
)0x00000070)

	)

308 
	#SDIO_D©aBlockSize_256b
 ((
ušt32_t
)0x00000080)

	)

309 
	#SDIO_D©aBlockSize_512b
 ((
ušt32_t
)0x00000090)

	)

310 
	#SDIO_D©aBlockSize_1024b
 ((
ušt32_t
)0x000000A0)

	)

311 
	#SDIO_D©aBlockSize_2048b
 ((
ušt32_t
)0x000000B0)

	)

312 
	#SDIO_D©aBlockSize_4096b
 ((
ušt32_t
)0x000000C0)

	)

313 
	#SDIO_D©aBlockSize_8192b
 ((
ušt32_t
)0x000000D0)

	)

314 
	#SDIO_D©aBlockSize_16384b
 ((
ušt32_t
)0x000000E0)

	)

315 
	#IS_SDIO_BLOCK_SIZE
(
SIZE
è(((SIZEè=ð
SDIO_D©aBlockSize_1b
è|| \

	)

316 ((
SIZE
è=ð
SDIO_D©aBlockSize_2b
) || \

317 ((
SIZE
è=ð
SDIO_D©aBlockSize_4b
) || \

318 ((
SIZE
è=ð
SDIO_D©aBlockSize_8b
) || \

319 ((
SIZE
è=ð
SDIO_D©aBlockSize_16b
) || \

320 ((
SIZE
è=ð
SDIO_D©aBlockSize_32b
) || \

321 ((
SIZE
è=ð
SDIO_D©aBlockSize_64b
) || \

322 ((
SIZE
è=ð
SDIO_D©aBlockSize_128b
) || \

323 ((
SIZE
è=ð
SDIO_D©aBlockSize_256b
) || \

324 ((
SIZE
è=ð
SDIO_D©aBlockSize_512b
) || \

325 ((
SIZE
è=ð
SDIO_D©aBlockSize_1024b
) || \

326 ((
SIZE
è=ð
SDIO_D©aBlockSize_2048b
) || \

327 ((
SIZE
è=ð
SDIO_D©aBlockSize_4096b
) || \

328 ((
SIZE
è=ð
SDIO_D©aBlockSize_8192b
) || \

329 ((
SIZE
è=ð
SDIO_D©aBlockSize_16384b
))

338 
	#SDIO_T¿nsãrDœ_ToC¬d
 ((
ušt32_t
)0x00000000)

	)

339 
	#SDIO_T¿nsãrDœ_ToSDIO
 ((
ušt32_t
)0x00000002)

	)

340 
	#IS_SDIO_TRANSFER_DIR
(
DIR
è(((DIRè=ð
SDIO_T¿nsãrDœ_ToC¬d
è|| \

	)

341 ((
DIR
è=ð
SDIO_T¿nsãrDœ_ToSDIO
))

350 
	#SDIO_T¿nsãrMode_Block
 ((
ušt32_t
)0x00000000)

	)

351 
	#SDIO_T¿nsãrMode_SŒ—m
 ((
ušt32_t
)0x00000004)

	)

352 
	#IS_SDIO_TRANSFER_MODE
(
MODE
è(((MODEè=ð
SDIO_T¿nsãrMode_SŒ—m
è|| \

	)

353 ((
MODE
è=ð
SDIO_T¿nsãrMode_Block
))

362 
	#SDIO_DPSM_Di§bË
 ((
ušt32_t
)0x00000000)

	)

363 
	#SDIO_DPSM_EÇbË
 ((
ušt32_t
)0x00000001)

	)

364 
	#IS_SDIO_DPSM
(
DPSM
è(((DPSMè=ð
SDIO_DPSM_EÇbË
è|| ((DPSMè=ð
SDIO_DPSM_Di§bË
))

	)

373 
	#SDIO_FLAG_CCRCFAIL
 ((
ušt32_t
)0x00000001)

	)

374 
	#SDIO_FLAG_DCRCFAIL
 ((
ušt32_t
)0x00000002)

	)

375 
	#SDIO_FLAG_CTIMEOUT
 ((
ušt32_t
)0x00000004)

	)

376 
	#SDIO_FLAG_DTIMEOUT
 ((
ušt32_t
)0x00000008)

	)

377 
	#SDIO_FLAG_TXUNDERR
 ((
ušt32_t
)0x00000010)

	)

378 
	#SDIO_FLAG_RXOVERR
 ((
ušt32_t
)0x00000020)

	)

379 
	#SDIO_FLAG_CMDREND
 ((
ušt32_t
)0x00000040)

	)

380 
	#SDIO_FLAG_CMDSENT
 ((
ušt32_t
)0x00000080)

	)

381 
	#SDIO_FLAG_DATAEND
 ((
ušt32_t
)0x00000100)

	)

382 
	#SDIO_FLAG_STBITERR
 ((
ušt32_t
)0x00000200)

	)

383 
	#SDIO_FLAG_DBCKEND
 ((
ušt32_t
)0x00000400)

	)

384 
	#SDIO_FLAG_CMDACT
 ((
ušt32_t
)0x00000800)

	)

385 
	#SDIO_FLAG_TXACT
 ((
ušt32_t
)0x00001000)

	)

386 
	#SDIO_FLAG_RXACT
 ((
ušt32_t
)0x00002000)

	)

387 
	#SDIO_FLAG_TXFIFOHE
 ((
ušt32_t
)0x00004000)

	)

388 
	#SDIO_FLAG_RXFIFOHF
 ((
ušt32_t
)0x00008000)

	)

389 
	#SDIO_FLAG_TXFIFOF
 ((
ušt32_t
)0x00010000)

	)

390 
	#SDIO_FLAG_RXFIFOF
 ((
ušt32_t
)0x00020000)

	)

391 
	#SDIO_FLAG_TXFIFOE
 ((
ušt32_t
)0x00040000)

	)

392 
	#SDIO_FLAG_RXFIFOE
 ((
ušt32_t
)0x00080000)

	)

393 
	#SDIO_FLAG_TXDAVL
 ((
ušt32_t
)0x00100000)

	)

394 
	#SDIO_FLAG_RXDAVL
 ((
ušt32_t
)0x00200000)

	)

395 
	#SDIO_FLAG_SDIOIT
 ((
ušt32_t
)0x00400000)

	)

396 
	#SDIO_FLAG_CEATAEND
 ((
ušt32_t
)0x00800000)

	)

397 
	#IS_SDIO_FLAG
(
FLAG
è(((FLAGè=ð
SDIO_FLAG_CCRCFAIL
è|| \

	)

398 ((
FLAG
è=ð
SDIO_FLAG_DCRCFAIL
) || \

399 ((
FLAG
è=ð
SDIO_FLAG_CTIMEOUT
) || \

400 ((
FLAG
è=ð
SDIO_FLAG_DTIMEOUT
) || \

401 ((
FLAG
è=ð
SDIO_FLAG_TXUNDERR
) || \

402 ((
FLAG
è=ð
SDIO_FLAG_RXOVERR
) || \

403 ((
FLAG
è=ð
SDIO_FLAG_CMDREND
) || \

404 ((
FLAG
è=ð
SDIO_FLAG_CMDSENT
) || \

405 ((
FLAG
è=ð
SDIO_FLAG_DATAEND
) || \

406 ((
FLAG
è=ð
SDIO_FLAG_STBITERR
) || \

407 ((
FLAG
è=ð
SDIO_FLAG_DBCKEND
) || \

408 ((
FLAG
è=ð
SDIO_FLAG_CMDACT
) || \

409 ((
FLAG
è=ð
SDIO_FLAG_TXACT
) || \

410 ((
FLAG
è=ð
SDIO_FLAG_RXACT
) || \

411 ((
FLAG
è=ð
SDIO_FLAG_TXFIFOHE
) || \

412 ((
FLAG
è=ð
SDIO_FLAG_RXFIFOHF
) || \

413 ((
FLAG
è=ð
SDIO_FLAG_TXFIFOF
) || \

414 ((
FLAG
è=ð
SDIO_FLAG_RXFIFOF
) || \

415 ((
FLAG
è=ð
SDIO_FLAG_TXFIFOE
) || \

416 ((
FLAG
è=ð
SDIO_FLAG_RXFIFOE
) || \

417 ((
FLAG
è=ð
SDIO_FLAG_TXDAVL
) || \

418 ((
FLAG
è=ð
SDIO_FLAG_RXDAVL
) || \

419 ((
FLAG
è=ð
SDIO_FLAG_SDIOIT
) || \

420 ((
FLAG
è=ð
SDIO_FLAG_CEATAEND
))

422 
	#IS_SDIO_CLEAR_FLAG
(
FLAG
è((((FLAGè& (
ušt32_t
)0xFF3FF800è=ð0x00è&& ((FLAGè!ð(ušt32_t)0x00))

	)

424 
	#IS_SDIO_GET_IT
(
IT
è(((ITè=ð
SDIO_IT_CCRCFAIL
è|| \

	)

425 ((
IT
è=ð
SDIO_IT_DCRCFAIL
) || \

426 ((
IT
è=ð
SDIO_IT_CTIMEOUT
) || \

427 ((
IT
è=ð
SDIO_IT_DTIMEOUT
) || \

428 ((
IT
è=ð
SDIO_IT_TXUNDERR
) || \

429 ((
IT
è=ð
SDIO_IT_RXOVERR
) || \

430 ((
IT
è=ð
SDIO_IT_CMDREND
) || \

431 ((
IT
è=ð
SDIO_IT_CMDSENT
) || \

432 ((
IT
è=ð
SDIO_IT_DATAEND
) || \

433 ((
IT
è=ð
SDIO_IT_STBITERR
) || \

434 ((
IT
è=ð
SDIO_IT_DBCKEND
) || \

435 ((
IT
è=ð
SDIO_IT_CMDACT
) || \

436 ((
IT
è=ð
SDIO_IT_TXACT
) || \

437 ((
IT
è=ð
SDIO_IT_RXACT
) || \

438 ((
IT
è=ð
SDIO_IT_TXFIFOHE
) || \

439 ((
IT
è=ð
SDIO_IT_RXFIFOHF
) || \

440 ((
IT
è=ð
SDIO_IT_TXFIFOF
) || \

441 ((
IT
è=ð
SDIO_IT_RXFIFOF
) || \

442 ((
IT
è=ð
SDIO_IT_TXFIFOE
) || \

443 ((
IT
è=ð
SDIO_IT_RXFIFOE
) || \

444 ((
IT
è=ð
SDIO_IT_TXDAVL
) || \

445 ((
IT
è=ð
SDIO_IT_RXDAVL
) || \

446 ((
IT
è=ð
SDIO_IT_SDIOIT
) || \

447 ((
IT
è=ð
SDIO_IT_CEATAEND
))

449 
	#IS_SDIO_CLEAR_IT
(
IT
è((((ITè& (
ušt32_t
)0xFF3FF800è=ð0x00è&& ((ITè!ð(ušt32_t)0x00))

	)

459 
	#SDIO_R—dWa™Mode_CLK
 ((
ušt32_t
)0x00000001)

	)

460 
	#SDIO_R—dWa™Mode_DATA2
 ((
ušt32_t
)0x00000000)

	)

461 
	#IS_SDIO_READWAIT_MODE
(
MODE
è(((MODEè=ð
SDIO_R—dWa™Mode_CLK
è|| \

	)

462 ((
MODE
è=ð
SDIO_R—dWa™Mode_DATA2
))

483 
SDIO_DeIn™
();

484 
SDIO_In™
(
SDIO_In™Ty³Def
* 
SDIO_In™SŒuù
);

485 
SDIO_SŒuùIn™
(
SDIO_In™Ty³Def
* 
SDIO_In™SŒuù
);

486 
SDIO_ClockCmd
(
FunùiÚ®S‹
 
NewS‹
);

487 
SDIO_S‘Pow”S‹
(
ušt32_t
 
SDIO_Pow”S‹
);

488 
ušt32_t
 
SDIO_G‘Pow”S‹
();

489 
SDIO_ITCÚfig
(
ušt32_t
 
SDIO_IT
, 
FunùiÚ®S‹
 
NewS‹
);

490 
SDIO_DMACmd
(
FunùiÚ®S‹
 
NewS‹
);

491 
SDIO_S’dCommªd
(
SDIO_CmdIn™Ty³Def
 *
SDIO_CmdIn™SŒuù
);

492 
SDIO_CmdSŒuùIn™
(
SDIO_CmdIn™Ty³Def
* 
SDIO_CmdIn™SŒuù
);

493 
ušt8_t
 
SDIO_G‘CommªdRe¥Ú£
();

494 
ušt32_t
 
SDIO_G‘Re¥Ú£
(ušt32_ˆ
SDIO_RESP
);

495 
SDIO_D©aCÚfig
(
SDIO_D©aIn™Ty³Def
* 
SDIO_D©aIn™SŒuù
);

496 
SDIO_D©aSŒuùIn™
(
SDIO_D©aIn™Ty³Def
* 
SDIO_D©aIn™SŒuù
);

497 
ušt32_t
 
SDIO_G‘D©aCouÁ”
();

498 
ušt32_t
 
SDIO_R—dD©a
();

499 
SDIO_Wr™eD©a
(
ušt32_t
 
D©a
);

500 
ušt32_t
 
SDIO_G‘FIFOCouÁ
();

501 
SDIO_S¹SDIOR—dWa™
(
FunùiÚ®S‹
 
NewS‹
);

502 
SDIO_StÝSDIOR—dWa™
(
FunùiÚ®S‹
 
NewS‹
);

503 
SDIO_S‘SDIOR—dWa™Mode
(
ušt32_t
 
SDIO_R—dWa™Mode
);

504 
SDIO_S‘SDIOO³¿tiÚ
(
FunùiÚ®S‹
 
NewS‹
);

505 
SDIO_S’dSDIOSu¥’dCmd
(
FunùiÚ®S‹
 
NewS‹
);

506 
SDIO_CommªdCom¶‘iÚCmd
(
FunùiÚ®S‹
 
NewS‹
);

507 
SDIO_CEATAITCmd
(
FunùiÚ®S‹
 
NewS‹
);

508 
SDIO_S’dCEATACmd
(
FunùiÚ®S‹
 
NewS‹
);

509 
FÏgStus
 
SDIO_G‘FÏgStus
(
ušt32_t
 
SDIO_FLAG
);

510 
SDIO_CË¬FÏg
(
ušt32_t
 
SDIO_FLAG
);

511 
ITStus
 
SDIO_G‘ITStus
(
ušt32_t
 
SDIO_IT
);

512 
SDIO_CË¬ITP’dšgB™
(
ušt32_t
 
SDIO_IT
);

514 #ifdeà
__ýlu¥lus


	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_spi.c

23 
	~"¡m32f10x_¥i.h
"

24 
	~"¡m32f10x_rcc.h
"

49 
	#CR1_SPE_S‘
 ((
ušt16_t
)0x0040)

	)

50 
	#CR1_SPE_Re£t
 ((
ušt16_t
)0xFFBF)

	)

53 
	#I2SCFGR_I2SE_S‘
 ((
ušt16_t
)0x0400)

	)

54 
	#I2SCFGR_I2SE_Re£t
 ((
ušt16_t
)0xFBFF)

	)

57 
	#CR1_CRCNext_S‘
 ((
ušt16_t
)0x1000)

	)

60 
	#CR1_CRCEN_S‘
 ((
ušt16_t
)0x2000)

	)

61 
	#CR1_CRCEN_Re£t
 ((
ušt16_t
)0xDFFF)

	)

64 
	#CR2_SSOE_S‘
 ((
ušt16_t
)0x0004)

	)

65 
	#CR2_SSOE_Re£t
 ((
ušt16_t
)0xFFFB)

	)

68 
	#CR1_CLEAR_Mask
 ((
ušt16_t
)0x3040)

	)

69 
	#I2SCFGR_CLEAR_Mask
 ((
ušt16_t
)0xF040)

	)

72 
	#SPI_Mode_S–eù
 ((
ušt16_t
)0xF7FF)

	)

73 
	#I2S_Mode_S–eù
 ((
ušt16_t
)0x0800)

	)

76 
	#I2S2_CLOCK_SRC
 ((
ušt32_t
)(0x00020000))

	)

77 
	#I2S3_CLOCK_SRC
 ((
ušt32_t
)(0x00040000))

	)

78 
	#I2S_MUL_MASK
 ((
ušt32_t
)(0x0000F000))

	)

79 
	#I2S_DIV_MASK
 ((
ušt32_t
)(0x000000F0))

	)

119 
	$SPI_I2S_DeIn™
(
SPI_Ty³Def
* 
SPIx
)

122 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

124 ià(
SPIx
 =ð
SPI1
)

127 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_SPI1
, 
ENABLE
);

129 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_SPI1
, 
DISABLE
);

131 ià(
SPIx
 =ð
SPI2
)

134 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_SPI2
, 
ENABLE
);

136 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_SPI2
, 
DISABLE
);

140 ià(
SPIx
 =ð
SPI3
)

143 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_SPI3
, 
ENABLE
);

145 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_SPI3
, 
DISABLE
);

148 
	}
}

158 
	$SPI_In™
(
SPI_Ty³Def
* 
SPIx
, 
SPI_In™Ty³Def
* 
SPI_In™SŒuù
)

160 
ušt16_t
 
tm´eg
 = 0;

163 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

166 
	`as£¹_·¿m
(
	`IS_SPI_DIRECTION_MODE
(
SPI_In™SŒuù
->
SPI_DœeùiÚ
));

167 
	`as£¹_·¿m
(
	`IS_SPI_MODE
(
SPI_In™SŒuù
->
SPI_Mode
));

168 
	`as£¹_·¿m
(
	`IS_SPI_DATASIZE
(
SPI_In™SŒuù
->
SPI_D©aSize
));

169 
	`as£¹_·¿m
(
	`IS_SPI_CPOL
(
SPI_In™SŒuù
->
SPI_CPOL
));

170 
	`as£¹_·¿m
(
	`IS_SPI_CPHA
(
SPI_In™SŒuù
->
SPI_CPHA
));

171 
	`as£¹_·¿m
(
	`IS_SPI_NSS
(
SPI_In™SŒuù
->
SPI_NSS
));

172 
	`as£¹_·¿m
(
	`IS_SPI_BAUDRATE_PRESCALER
(
SPI_In™SŒuù
->
SPI_BaudR©eP»sÿËr
));

173 
	`as£¹_·¿m
(
	`IS_SPI_FIRST_BIT
(
SPI_In™SŒuù
->
SPI_Fœ¡B™
));

174 
	`as£¹_·¿m
(
	`IS_SPI_CRC_POLYNOMIAL
(
SPI_In™SŒuù
->
SPI_CRCPÞynomŸl
));

178 
tm´eg
 = 
SPIx
->
CR1
;

180 
tm´eg
 &ð
CR1_CLEAR_Mask
;

189 
tm´eg
 |ð(
ušt16_t
)((
ušt32_t
)
SPI_In™SŒuù
->
SPI_DœeùiÚ
 | SPI_In™SŒuù->
SPI_Mode
 |

190 
SPI_In™SŒuù
->
SPI_D©aSize
 | SPI_In™SŒuù->
SPI_CPOL
 |

191 
SPI_In™SŒuù
->
SPI_CPHA
 | SPI_In™SŒuù->
SPI_NSS
 |

192 
SPI_In™SŒuù
->
SPI_BaudR©eP»sÿËr
 | SPI_In™SŒuù->
SPI_Fœ¡B™
);

194 
SPIx
->
CR1
 = 
tm´eg
;

197 
SPIx
->
I2SCFGR
 &ð
SPI_Mode_S–eù
;

201 
SPIx
->
CRCPR
 = 
SPI_In™SŒuù
->
SPI_CRCPÞynomŸl
;

202 
	}
}

219 
	$I2S_In™
(
SPI_Ty³Def
* 
SPIx
, 
I2S_In™Ty³Def
* 
I2S_In™SŒuù
)

221 
ušt16_t
 
tm´eg
 = 0, 
i2sdiv
 = 2, 
i2sodd
 = 0, 
·ck‘Ëngth
 = 1;

222 
ušt32_t
 
tmp
 = 0;

223 
RCC_ClocksTy³Def
 
RCC_Clocks
;

224 
ušt32_t
 
sourûþock
 = 0;

227 
	`as£¹_·¿m
(
	`IS_SPI_23_PERIPH
(
SPIx
));

228 
	`as£¹_·¿m
(
	`IS_I2S_MODE
(
I2S_In™SŒuù
->
I2S_Mode
));

229 
	`as£¹_·¿m
(
	`IS_I2S_STANDARD
(
I2S_In™SŒuù
->
I2S_Snd¬d
));

230 
	`as£¹_·¿m
(
	`IS_I2S_DATA_FORMAT
(
I2S_In™SŒuù
->
I2S_D©aFÜm©
));

231 
	`as£¹_·¿m
(
	`IS_I2S_MCLK_OUTPUT
(
I2S_In™SŒuù
->
I2S_MCLKOuut
));

232 
	`as£¹_·¿m
(
	`IS_I2S_AUDIO_FREQ
(
I2S_In™SŒuù
->
I2S_AudioF»q
));

233 
	`as£¹_·¿m
(
	`IS_I2S_CPOL
(
I2S_In™SŒuù
->
I2S_CPOL
));

237 
SPIx
->
I2SCFGR
 &ð
I2SCFGR_CLEAR_Mask
;

238 
SPIx
->
I2SPR
 = 0x0002;

241 
tm´eg
 = 
SPIx
->
I2SCFGR
;

244 if(
I2S_In™SŒuù
->
I2S_AudioF»q
 =ð
I2S_AudioF»q_DeçuÉ
)

246 
i2sodd
 = (
ušt16_t
)0;

247 
i2sdiv
 = (
ušt16_t
)2;

253 if(
I2S_In™SŒuù
->
I2S_D©aFÜm©
 =ð
I2S_D©aFÜm©_16b
)

256 
·ck‘Ëngth
 = 1;

261 
·ck‘Ëngth
 = 2;

265 if(((
ušt32_t
)
SPIx
è=ð
SPI2_BASE
)

268 
tmp
 = 
I2S2_CLOCK_SRC
;

273 
tmp
 = 
I2S3_CLOCK_SRC
;

278 #ifdeà
STM32F10X_CL


279 if((
RCC
->
CFGR2
 & 
tmp
) != 0)

282 
tmp
 = (
ušt32_t
)((
RCC
->
CFGR2
 & 
I2S_MUL_MASK
) >> 12);

285 if((
tmp
 > 5) && (tmp < 15))

288 
tmp
 += 2;

292 ià(
tmp
 == 15)

295 
tmp
 = 20;

299 
sourûþock
 = (
ušt32_t
)(((
RCC
->
CFGR2
 & 
I2S_DIV_MASK
) >> 4) + 1);

302 
sourûþock
 = (
ušt32_t
è((
HSE_V®ue
 / sourûþockè* 
tmp
 * 2);

307 
	`RCC_G‘ClocksF»q
(&
RCC_Clocks
);

310 
sourûþock
 = 
RCC_Clocks
.
SYSCLK_F»qu’cy
;

314 
	`RCC_G‘ClocksF»q
(&
RCC_Clocks
);

317 
sourûþock
 = 
RCC_Clocks
.
SYSCLK_F»qu’cy
;

321 if(
I2S_In™SŒuù
->
I2S_MCLKOuut
 =ð
I2S_MCLKOuut_EÇbË
)

324 
tmp
 = (
ušt16_t
)(((((
sourûþock
 / 256è* 10è/ 
I2S_In™SŒuù
->
I2S_AudioF»q
)) + 5);

329 
tmp
 = (
ušt16_t
)(((((
sourûþock
 / (32 * 
·ck‘Ëngth
)è*10 ) / 
I2S_In™SŒuù
->
I2S_AudioF»q
)) + 5);

333 
tmp
 =mp / 10;

336 
i2sodd
 = (
ušt16_t
)(
tmp
 & (uint16_t)0x0001);

339 
i2sdiv
 = (
ušt16_t
)((
tmp
 - 
i2sodd
) / 2);

342 
i2sodd
 = (
ušt16_t
) (i2sodd << 8);

346 ià((
i2sdiv
 < 2) || (i2sdiv > 0xFF))

349 
i2sdiv
 = 2;

350 
i2sodd
 = 0;

354 
SPIx
->
I2SPR
 = (
ušt16_t
)(
i2sdiv
 | (ušt16_t)(
i2sodd
 | (ušt16_t)
I2S_In™SŒuù
->
I2S_MCLKOuut
));

357 
tm´eg
 |ð(
ušt16_t
)(
I2S_Mode_S–eù
 | (ušt16_t)(
I2S_In™SŒuù
->
I2S_Mode
 | \

358 (
ušt16_t
)(
I2S_In™SŒuù
->
I2S_Snd¬d
 | (ušt16_t)(I2S_In™SŒuù->
I2S_D©aFÜm©
 | \

359 (
ušt16_t
)
I2S_In™SŒuù
->
I2S_CPOL
))));

362 
SPIx
->
I2SCFGR
 = 
tm´eg
;

363 
	}
}

370 
	$SPI_SŒuùIn™
(
SPI_In™Ty³Def
* 
SPI_In™SŒuù
)

374 
SPI_In™SŒuù
->
SPI_DœeùiÚ
 = 
SPI_DœeùiÚ_2Lšes_FuÎDu¶ex
;

376 
SPI_In™SŒuù
->
SPI_Mode
 = 
SPI_Mode_SÏve
;

378 
SPI_In™SŒuù
->
SPI_D©aSize
 = 
SPI_D©aSize_8b
;

380 
SPI_In™SŒuù
->
SPI_CPOL
 = 
SPI_CPOL_Low
;

382 
SPI_In™SŒuù
->
SPI_CPHA
 = 
SPI_CPHA_1Edge
;

384 
SPI_In™SŒuù
->
SPI_NSS
 = 
SPI_NSS_H¬d
;

386 
SPI_In™SŒuù
->
SPI_BaudR©eP»sÿËr
 = 
SPI_BaudR©eP»sÿËr_2
;

388 
SPI_In™SŒuù
->
SPI_Fœ¡B™
 = 
SPI_Fœ¡B™_MSB
;

390 
SPI_In™SŒuù
->
SPI_CRCPÞynomŸl
 = 7;

391 
	}
}

398 
	$I2S_SŒuùIn™
(
I2S_In™Ty³Def
* 
I2S_In™SŒuù
)

402 
I2S_In™SŒuù
->
I2S_Mode
 = 
I2S_Mode_SÏveTx
;

405 
I2S_In™SŒuù
->
I2S_Snd¬d
 = 
I2S_Snd¬d_Phžls
;

408 
I2S_In™SŒuù
->
I2S_D©aFÜm©
 = 
I2S_D©aFÜm©_16b
;

411 
I2S_In™SŒuù
->
I2S_MCLKOuut
 = 
I2S_MCLKOuut_Di§bË
;

414 
I2S_In™SŒuù
->
I2S_AudioF»q
 = 
I2S_AudioF»q_DeçuÉ
;

417 
I2S_In™SŒuù
->
I2S_CPOL
 = 
I2S_CPOL_Low
;

418 
	}
}

427 
	$SPI_Cmd
(
SPI_Ty³Def
* 
SPIx
, 
FunùiÚ®S‹
 
NewS‹
)

430 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

431 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

432 ià(
NewS‹
 !ð
DISABLE
)

435 
SPIx
->
CR1
 |ð
CR1_SPE_S‘
;

440 
SPIx
->
CR1
 &ð
CR1_SPE_Re£t
;

442 
	}
}

451 
	$I2S_Cmd
(
SPI_Ty³Def
* 
SPIx
, 
FunùiÚ®S‹
 
NewS‹
)

454 
	`as£¹_·¿m
(
	`IS_SPI_23_PERIPH
(
SPIx
));

455 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

456 ià(
NewS‹
 !ð
DISABLE
)

459 
SPIx
->
I2SCFGR
 |ð
I2SCFGR_I2SE_S‘
;

464 
SPIx
->
I2SCFGR
 &ð
I2SCFGR_I2SE_Re£t
;

466 
	}
}

482 
	$SPI_I2S_ITCÚfig
(
SPI_Ty³Def
* 
SPIx
, 
ušt8_t
 
SPI_I2S_IT
, 
FunùiÚ®S‹
 
NewS‹
)

484 
ušt16_t
 
™pos
 = 0, 
™mask
 = 0 ;

486 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

487 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

488 
	`as£¹_·¿m
(
	`IS_SPI_I2S_CONFIG_IT
(
SPI_I2S_IT
));

491 
™pos
 = 
SPI_I2S_IT
 >> 4;

494 
™mask
 = (
ušt16_t
)1 << (ušt16_t)
™pos
;

496 ià(
NewS‹
 !ð
DISABLE
)

499 
SPIx
->
CR2
 |ð
™mask
;

504 
SPIx
->
CR2
 &ð(
ušt16_t
)~
™mask
;

506 
	}
}

521 
	$SPI_I2S_DMACmd
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_I2S_DMAReq
, 
FunùiÚ®S‹
 
NewS‹
)

524 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

525 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

526 
	`as£¹_·¿m
(
	`IS_SPI_I2S_DMAREQ
(
SPI_I2S_DMAReq
));

527 ià(
NewS‹
 !ð
DISABLE
)

530 
SPIx
->
CR2
 |ð
SPI_I2S_DMAReq
;

535 
SPIx
->
CR2
 &ð(
ušt16_t
)~
SPI_I2S_DMAReq
;

537 
	}
}

547 
	$SPI_I2S_S’dD©a
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
D©a
)

550 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

553 
SPIx
->
DR
 = 
D©a
;

554 
	}
}

563 
ušt16_t
 
	$SPI_I2S_ReûiveD©a
(
SPI_Ty³Def
* 
SPIx
)

566 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

569  
SPIx
->
DR
;

570 
	}
}

581 
	$SPI_NSSIÁ”ÇlSoáw¬eCÚfig
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_NSSIÁ”ÇlSoá
)

584 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

585 
	`as£¹_·¿m
(
	`IS_SPI_NSS_INTERNAL
(
SPI_NSSIÁ”ÇlSoá
));

586 ià(
SPI_NSSIÁ”ÇlSoá
 !ð
SPI_NSSIÁ”ÇlSoá_Re£t
)

589 
SPIx
->
CR1
 |ð
SPI_NSSIÁ”ÇlSoá_S‘
;

594 
SPIx
->
CR1
 &ð
SPI_NSSIÁ”ÇlSoá_Re£t
;

596 
	}
}

605 
	$SPI_SSOuutCmd
(
SPI_Ty³Def
* 
SPIx
, 
FunùiÚ®S‹
 
NewS‹
)

608 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

609 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

610 ià(
NewS‹
 !ð
DISABLE
)

613 
SPIx
->
CR2
 |ð
CR2_SSOE_S‘
;

618 
SPIx
->
CR2
 &ð
CR2_SSOE_Re£t
;

620 
	}
}

631 
	$SPI_D©aSizeCÚfig
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_D©aSize
)

634 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

635 
	`as£¹_·¿m
(
	`IS_SPI_DATASIZE
(
SPI_D©aSize
));

637 
SPIx
->
CR1
 &ð(
ušt16_t
)~
SPI_D©aSize_16b
;

639 
SPIx
->
CR1
 |ð
SPI_D©aSize
;

640 
	}
}

647 
	$SPI_T¿nsm™CRC
(
SPI_Ty³Def
* 
SPIx
)

650 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

653 
SPIx
->
CR1
 |ð
CR1_CRCNext_S‘
;

654 
	}
}

663 
	$SPI_C®cuÏ‹CRC
(
SPI_Ty³Def
* 
SPIx
, 
FunùiÚ®S‹
 
NewS‹
)

666 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

667 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

668 ià(
NewS‹
 !ð
DISABLE
)

671 
SPIx
->
CR1
 |ð
CR1_CRCEN_S‘
;

676 
SPIx
->
CR1
 &ð
CR1_CRCEN_Re£t
;

678 
	}
}

689 
ušt16_t
 
	$SPI_G‘CRC
(
SPI_Ty³Def
* 
SPIx
, 
ušt8_t
 
SPI_CRC
)

691 
ušt16_t
 
üüeg
 = 0;

693 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

694 
	`as£¹_·¿m
(
	`IS_SPI_CRC
(
SPI_CRC
));

695 ià(
SPI_CRC
 !ð
SPI_CRC_Rx
)

698 
üüeg
 = 
SPIx
->
TXCRCR
;

703 
üüeg
 = 
SPIx
->
RXCRCR
;

706  
üüeg
;

707 
	}
}

714 
ušt16_t
 
	$SPI_G‘CRCPÞynomŸl
(
SPI_Ty³Def
* 
SPIx
)

717 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

720  
SPIx
->
CRCPR
;

721 
	}
}

732 
	$SPI_BiDœeùiÚ®LšeCÚfig
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_DœeùiÚ
)

735 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

736 
	`as£¹_·¿m
(
	`IS_SPI_DIRECTION
(
SPI_DœeùiÚ
));

737 ià(
SPI_DœeùiÚ
 =ð
SPI_DœeùiÚ_Tx
)

740 
SPIx
->
CR1
 |ð
SPI_DœeùiÚ_Tx
;

745 
SPIx
->
CR1
 &ð
SPI_DœeùiÚ_Rx
;

747 
	}
}

766 
FÏgStus
 
	$SPI_I2S_G‘FÏgStus
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_I2S_FLAG
)

768 
FÏgStus
 
b™¡©us
 = 
RESET
;

770 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

771 
	`as£¹_·¿m
(
	`IS_SPI_I2S_GET_FLAG
(
SPI_I2S_FLAG
));

773 ià((
SPIx
->
SR
 & 
SPI_I2S_FLAG
è!ð(
ušt16_t
)
RESET
)

776 
b™¡©us
 = 
SET
;

781 
b™¡©us
 = 
RESET
;

784  
b™¡©us
;

785 
	}
}

804 
	$SPI_I2S_CË¬FÏg
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_I2S_FLAG
)

807 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

808 
	`as£¹_·¿m
(
	`IS_SPI_I2S_CLEAR_FLAG
(
SPI_I2S_FLAG
));

811 
SPIx
->
SR
 = (
ušt16_t
)~
SPI_I2S_FLAG
;

812 
	}
}

829 
ITStus
 
	$SPI_I2S_G‘ITStus
(
SPI_Ty³Def
* 
SPIx
, 
ušt8_t
 
SPI_I2S_IT
)

831 
ITStus
 
b™¡©us
 = 
RESET
;

832 
ušt16_t
 
™pos
 = 0, 
™mask
 = 0, 
’abË¡©us
 = 0;

835 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

836 
	`as£¹_·¿m
(
	`IS_SPI_I2S_GET_IT
(
SPI_I2S_IT
));

839 
™pos
 = 0x01 << (
SPI_I2S_IT
 & 0x0F);

842 
™mask
 = 
SPI_I2S_IT
 >> 4;

845 
™mask
 = 0x01 << itmask;

848 
’abË¡©us
 = (
SPIx
->
CR2
 & 
™mask
) ;

851 ià(((
SPIx
->
SR
 & 
™pos
è!ð(
ušt16_t
)
RESET
è&& 
’abË¡©us
)

854 
b™¡©us
 = 
SET
;

859 
b™¡©us
 = 
RESET
;

862  
b™¡©us
;

863 
	}
}

883 
	$SPI_I2S_CË¬ITP’dšgB™
(
SPI_Ty³Def
* 
SPIx
, 
ušt8_t
 
SPI_I2S_IT
)

885 
ušt16_t
 
™pos
 = 0;

887 
	`as£¹_·¿m
(
	`IS_SPI_ALL_PERIPH
(
SPIx
));

888 
	`as£¹_·¿m
(
	`IS_SPI_I2S_CLEAR_IT
(
SPI_I2S_IT
));

891 
™pos
 = 0x01 << (
SPI_I2S_IT
 & 0x0F);

894 
SPIx
->
SR
 = (
ušt16_t
)~
™pos
;

895 
	}
}

	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_spi.h

24 #iâdeà
__STM32F10x_SPI_H


25 
	#__STM32F10x_SPI_H


	)

27 #ifdeà
__ýlu¥lus


32 
	~"¡m32f10x.h
"

52 
ušt16_t
 
SPI_DœeùiÚ
;

55 
ušt16_t
 
SPI_Mode
;

58 
ušt16_t
 
SPI_D©aSize
;

61 
ušt16_t
 
SPI_CPOL
;

64 
ušt16_t
 
SPI_CPHA
;

67 
ušt16_t
 
SPI_NSS
;

71 
ušt16_t
 
SPI_BaudR©eP»sÿËr
;

77 
ušt16_t
 
SPI_Fœ¡B™
;

80 
ušt16_t
 
SPI_CRCPÞynomŸl
;

81 }
	tSPI_In™Ty³Def
;

90 
ušt16_t
 
I2S_Mode
;

93 
ušt16_t
 
I2S_Snd¬d
;

96 
ušt16_t
 
I2S_D©aFÜm©
;

99 
ušt16_t
 
I2S_MCLKOuut
;

102 
ušt32_t
 
I2S_AudioF»q
;

105 
ušt16_t
 
I2S_CPOL
;

107 }
	tI2S_In™Ty³Def
;

117 
	#IS_SPI_ALL_PERIPH
(
PERIPH
è(((PERIPHè=ð
SPI1
è|| \

	)

118 ((
PERIPH
è=ð
SPI2
) || \

119 ((
PERIPH
è=ð
SPI3
))

121 
	#IS_SPI_23_PERIPH
(
PERIPH
è(((PERIPHè=ð
SPI2
è|| \

	)

122 ((
PERIPH
è=ð
SPI3
))

128 
	#SPI_DœeùiÚ_2Lšes_FuÎDu¶ex
 ((
ušt16_t
)0x0000)

	)

129 
	#SPI_DœeùiÚ_2Lšes_RxOÆy
 ((
ušt16_t
)0x0400)

	)

130 
	#SPI_DœeùiÚ_1Lše_Rx
 ((
ušt16_t
)0x8000)

	)

131 
	#SPI_DœeùiÚ_1Lše_Tx
 ((
ušt16_t
)0xC000)

	)

132 
	#IS_SPI_DIRECTION_MODE
(
MODE
è(((MODEè=ð
SPI_DœeùiÚ_2Lšes_FuÎDu¶ex
è|| \

	)

133 ((
MODE
è=ð
SPI_DœeùiÚ_2Lšes_RxOÆy
) || \

134 ((
MODE
è=ð
SPI_DœeùiÚ_1Lše_Rx
) || \

135 ((
MODE
è=ð
SPI_DœeùiÚ_1Lše_Tx
))

144 
	#SPI_Mode_Ma¡”
 ((
ušt16_t
)0x0104)

	)

145 
	#SPI_Mode_SÏve
 ((
ušt16_t
)0x0000)

	)

146 
	#IS_SPI_MODE
(
MODE
è(((MODEè=ð
SPI_Mode_Ma¡”
è|| \

	)

147 ((
MODE
è=ð
SPI_Mode_SÏve
))

156 
	#SPI_D©aSize_16b
 ((
ušt16_t
)0x0800)

	)

157 
	#SPI_D©aSize_8b
 ((
ušt16_t
)0x0000)

	)

158 
	#IS_SPI_DATASIZE
(
DATASIZE
è(((DATASIZEè=ð
SPI_D©aSize_16b
è|| \

	)

159 ((
DATASIZE
è=ð
SPI_D©aSize_8b
))

168 
	#SPI_CPOL_Low
 ((
ušt16_t
)0x0000)

	)

169 
	#SPI_CPOL_High
 ((
ušt16_t
)0x0002)

	)

170 
	#IS_SPI_CPOL
(
CPOL
è(((CPOLè=ð
SPI_CPOL_Low
è|| \

	)

171 ((
CPOL
è=ð
SPI_CPOL_High
))

180 
	#SPI_CPHA_1Edge
 ((
ušt16_t
)0x0000)

	)

181 
	#SPI_CPHA_2Edge
 ((
ušt16_t
)0x0001)

	)

182 
	#IS_SPI_CPHA
(
CPHA
è(((CPHAè=ð
SPI_CPHA_1Edge
è|| \

	)

183 ((
CPHA
è=ð
SPI_CPHA_2Edge
))

192 
	#SPI_NSS_Soá
 ((
ušt16_t
)0x0200)

	)

193 
	#SPI_NSS_H¬d
 ((
ušt16_t
)0x0000)

	)

194 
	#IS_SPI_NSS
(
NSS
è(((NSSè=ð
SPI_NSS_Soá
è|| \

	)

195 ((
NSS
è=ð
SPI_NSS_H¬d
))

204 
	#SPI_BaudR©eP»sÿËr_2
 ((
ušt16_t
)0x0000)

	)

205 
	#SPI_BaudR©eP»sÿËr_4
 ((
ušt16_t
)0x0008)

	)

206 
	#SPI_BaudR©eP»sÿËr_8
 ((
ušt16_t
)0x0010)

	)

207 
	#SPI_BaudR©eP»sÿËr_16
 ((
ušt16_t
)0x0018)

	)

208 
	#SPI_BaudR©eP»sÿËr_32
 ((
ušt16_t
)0x0020)

	)

209 
	#SPI_BaudR©eP»sÿËr_64
 ((
ušt16_t
)0x0028)

	)

210 
	#SPI_BaudR©eP»sÿËr_128
 ((
ušt16_t
)0x0030)

	)

211 
	#SPI_BaudR©eP»sÿËr_256
 ((
ušt16_t
)0x0038)

	)

212 
	#IS_SPI_BAUDRATE_PRESCALER
(
PRESCALER
è(((PRESCALERè=ð
SPI_BaudR©eP»sÿËr_2
è|| \

	)

213 ((
PRESCALER
è=ð
SPI_BaudR©eP»sÿËr_4
) || \

214 ((
PRESCALER
è=ð
SPI_BaudR©eP»sÿËr_8
) || \

215 ((
PRESCALER
è=ð
SPI_BaudR©eP»sÿËr_16
) || \

216 ((
PRESCALER
è=ð
SPI_BaudR©eP»sÿËr_32
) || \

217 ((
PRESCALER
è=ð
SPI_BaudR©eP»sÿËr_64
) || \

218 ((
PRESCALER
è=ð
SPI_BaudR©eP»sÿËr_128
) || \

219 ((
PRESCALER
è=ð
SPI_BaudR©eP»sÿËr_256
))

228 
	#SPI_Fœ¡B™_MSB
 ((
ušt16_t
)0x0000)

	)

229 
	#SPI_Fœ¡B™_LSB
 ((
ušt16_t
)0x0080)

	)

230 
	#IS_SPI_FIRST_BIT
(
BIT
è(((BITè=ð
SPI_Fœ¡B™_MSB
è|| \

	)

231 ((
BIT
è=ð
SPI_Fœ¡B™_LSB
))

240 
	#I2S_Mode_SÏveTx
 ((
ušt16_t
)0x0000)

	)

241 
	#I2S_Mode_SÏveRx
 ((
ušt16_t
)0x0100)

	)

242 
	#I2S_Mode_Ma¡”Tx
 ((
ušt16_t
)0x0200)

	)

243 
	#I2S_Mode_Ma¡”Rx
 ((
ušt16_t
)0x0300)

	)

244 
	#IS_I2S_MODE
(
MODE
è(((MODEè=ð
I2S_Mode_SÏveTx
è|| \

	)

245 ((
MODE
è=ð
I2S_Mode_SÏveRx
) || \

246 ((
MODE
è=ð
I2S_Mode_Ma¡”Tx
) || \

247 ((
MODE
è=ð
I2S_Mode_Ma¡”Rx
) )

256 
	#I2S_Snd¬d_Phžls
 ((
ušt16_t
)0x0000)

	)

257 
	#I2S_Snd¬d_MSB
 ((
ušt16_t
)0x0010)

	)

258 
	#I2S_Snd¬d_LSB
 ((
ušt16_t
)0x0020)

	)

259 
	#I2S_Snd¬d_PCMShÜt
 ((
ušt16_t
)0x0030)

	)

260 
	#I2S_Snd¬d_PCMLÚg
 ((
ušt16_t
)0x00B0)

	)

261 
	#IS_I2S_STANDARD
(
STANDARD
è(((STANDARDè=ð
I2S_Snd¬d_Phžls
è|| \

	)

262 ((
STANDARD
è=ð
I2S_Snd¬d_MSB
) || \

263 ((
STANDARD
è=ð
I2S_Snd¬d_LSB
) || \

264 ((
STANDARD
è=ð
I2S_Snd¬d_PCMShÜt
) || \

265 ((
STANDARD
è=ð
I2S_Snd¬d_PCMLÚg
))

274 
	#I2S_D©aFÜm©_16b
 ((
ušt16_t
)0x0000)

	)

275 
	#I2S_D©aFÜm©_16bex‹nded
 ((
ušt16_t
)0x0001)

	)

276 
	#I2S_D©aFÜm©_24b
 ((
ušt16_t
)0x0003)

	)

277 
	#I2S_D©aFÜm©_32b
 ((
ušt16_t
)0x0005)

	)

278 
	#IS_I2S_DATA_FORMAT
(
FORMAT
è(((FORMATè=ð
I2S_D©aFÜm©_16b
è|| \

	)

279 ((
FORMAT
è=ð
I2S_D©aFÜm©_16bex‹nded
) || \

280 ((
FORMAT
è=ð
I2S_D©aFÜm©_24b
) || \

281 ((
FORMAT
è=ð
I2S_D©aFÜm©_32b
))

290 
	#I2S_MCLKOuut_EÇbË
 ((
ušt16_t
)0x0200)

	)

291 
	#I2S_MCLKOuut_Di§bË
 ((
ušt16_t
)0x0000)

	)

292 
	#IS_I2S_MCLK_OUTPUT
(
OUTPUT
è(((OUTPUTè=ð
I2S_MCLKOuut_EÇbË
è|| \

	)

293 ((
OUTPUT
è=ð
I2S_MCLKOuut_Di§bË
))

302 
	#I2S_AudioF»q_192k
 ((
ušt32_t
)192000)

	)

303 
	#I2S_AudioF»q_96k
 ((
ušt32_t
)96000)

	)

304 
	#I2S_AudioF»q_48k
 ((
ušt32_t
)48000)

	)

305 
	#I2S_AudioF»q_44k
 ((
ušt32_t
)44100)

	)

306 
	#I2S_AudioF»q_32k
 ((
ušt32_t
)32000)

	)

307 
	#I2S_AudioF»q_22k
 ((
ušt32_t
)22050)

	)

308 
	#I2S_AudioF»q_16k
 ((
ušt32_t
)16000)

	)

309 
	#I2S_AudioF»q_11k
 ((
ušt32_t
)11025)

	)

310 
	#I2S_AudioF»q_8k
 ((
ušt32_t
)8000)

	)

311 
	#I2S_AudioF»q_DeçuÉ
 ((
ušt32_t
)2)

	)

313 
	#IS_I2S_AUDIO_FREQ
(
FREQ
è((((FREQè>ð
I2S_AudioF»q_8k
è&& \

	)

314 ((
FREQ
è<ð
I2S_AudioF»q_192k
)) || \

315 ((
FREQ
è=ð
I2S_AudioF»q_DeçuÉ
))

324 
	#I2S_CPOL_Low
 ((
ušt16_t
)0x0000)

	)

325 
	#I2S_CPOL_High
 ((
ušt16_t
)0x0008)

	)

326 
	#IS_I2S_CPOL
(
CPOL
è(((CPOLè=ð
I2S_CPOL_Low
è|| \

	)

327 ((
CPOL
è=ð
I2S_CPOL_High
))

336 
	#SPI_I2S_DMAReq_Tx
 ((
ušt16_t
)0x0002)

	)

337 
	#SPI_I2S_DMAReq_Rx
 ((
ušt16_t
)0x0001)

	)

338 
	#IS_SPI_I2S_DMAREQ
(
DMAREQ
è((((DMAREQè& (
ušt16_t
)0xFFFCè=ð0x00è&& ((DMAREQè!ð0x00))

	)

347 
	#SPI_NSSIÁ”ÇlSoá_S‘
 ((
ušt16_t
)0x0100)

	)

348 
	#SPI_NSSIÁ”ÇlSoá_Re£t
 ((
ušt16_t
)0xFEFF)

	)

349 
	#IS_SPI_NSS_INTERNAL
(
INTERNAL
è(((INTERNALè=ð
SPI_NSSIÁ”ÇlSoá_S‘
è|| \

	)

350 ((
INTERNAL
è=ð
SPI_NSSIÁ”ÇlSoá_Re£t
))

359 
	#SPI_CRC_Tx
 ((
ušt8_t
)0x00)

	)

360 
	#SPI_CRC_Rx
 ((
ušt8_t
)0x01)

	)

361 
	#IS_SPI_CRC
(
CRC
è(((CRCè=ð
SPI_CRC_Tx
è|| ((CRCè=ð
SPI_CRC_Rx
))

	)

370 
	#SPI_DœeùiÚ_Rx
 ((
ušt16_t
)0xBFFF)

	)

371 
	#SPI_DœeùiÚ_Tx
 ((
ušt16_t
)0x4000)

	)

372 
	#IS_SPI_DIRECTION
(
DIRECTION
è(((DIRECTIONè=ð
SPI_DœeùiÚ_Rx
è|| \

	)

373 ((
DIRECTION
è=ð
SPI_DœeùiÚ_Tx
))

382 
	#SPI_I2S_IT_TXE
 ((
ušt8_t
)0x71)

	)

383 
	#SPI_I2S_IT_RXNE
 ((
ušt8_t
)0x60)

	)

384 
	#SPI_I2S_IT_ERR
 ((
ušt8_t
)0x50)

	)

385 
	#IS_SPI_I2S_CONFIG_IT
(
IT
è(((ITè=ð
SPI_I2S_IT_TXE
è|| \

	)

386 ((
IT
è=ð
SPI_I2S_IT_RXNE
) || \

387 ((
IT
è=ð
SPI_I2S_IT_ERR
))

388 
	#SPI_I2S_IT_OVR
 ((
ušt8_t
)0x56)

	)

389 
	#SPI_IT_MODF
 ((
ušt8_t
)0x55)

	)

390 
	#SPI_IT_CRCERR
 ((
ušt8_t
)0x54)

	)

391 
	#I2S_IT_UDR
 ((
ušt8_t
)0x53)

	)

392 
	#IS_SPI_I2S_CLEAR_IT
(
IT
è(((ITè=ð
SPI_IT_CRCERR
))

	)

393 
	#IS_SPI_I2S_GET_IT
(
IT
è(((ITè=ð
SPI_I2S_IT_RXNE
è|| ((ITè=ð
SPI_I2S_IT_TXE
è|| \

	)

394 ((
IT
è=ð
I2S_IT_UDR
è|| ((ITè=ð
SPI_IT_CRCERR
) || \

395 ((
IT
è=ð
SPI_IT_MODF
è|| ((ITè=ð
SPI_I2S_IT_OVR
))

404 
	#SPI_I2S_FLAG_RXNE
 ((
ušt16_t
)0x0001)

	)

405 
	#SPI_I2S_FLAG_TXE
 ((
ušt16_t
)0x0002)

	)

406 
	#I2S_FLAG_CHSIDE
 ((
ušt16_t
)0x0004)

	)

407 
	#I2S_FLAG_UDR
 ((
ušt16_t
)0x0008)

	)

408 
	#SPI_FLAG_CRCERR
 ((
ušt16_t
)0x0010)

	)

409 
	#SPI_FLAG_MODF
 ((
ušt16_t
)0x0020)

	)

410 
	#SPI_I2S_FLAG_OVR
 ((
ušt16_t
)0x0040)

	)

411 
	#SPI_I2S_FLAG_BSY
 ((
ušt16_t
)0x0080)

	)

412 
	#IS_SPI_I2S_CLEAR_FLAG
(
FLAG
è(((FLAGè=ð
SPI_FLAG_CRCERR
))

	)

413 
	#IS_SPI_I2S_GET_FLAG
(
FLAG
è(((FLAGè=ð
SPI_I2S_FLAG_BSY
è|| ((FLAGè=ð
SPI_I2S_FLAG_OVR
è|| \

	)

414 ((
FLAG
è=ð
SPI_FLAG_MODF
è|| ((FLAGè=ð
SPI_FLAG_CRCERR
) || \

415 ((
FLAG
è=ð
I2S_FLAG_UDR
è|| ((FLAGè=ð
I2S_FLAG_CHSIDE
) || \

416 ((
FLAG
è=ð
SPI_I2S_FLAG_TXE
è|| ((FLAGè=ð
SPI_I2S_FLAG_RXNE
))

425 
	#IS_SPI_CRC_POLYNOMIAL
(
POLYNOMIAL
è((POLYNOMIALè>ð0x1)

	)

446 
SPI_I2S_DeIn™
(
SPI_Ty³Def
* 
SPIx
);

447 
SPI_In™
(
SPI_Ty³Def
* 
SPIx
, 
SPI_In™Ty³Def
* 
SPI_In™SŒuù
);

448 
I2S_In™
(
SPI_Ty³Def
* 
SPIx
, 
I2S_In™Ty³Def
* 
I2S_In™SŒuù
);

449 
SPI_SŒuùIn™
(
SPI_In™Ty³Def
* 
SPI_In™SŒuù
);

450 
I2S_SŒuùIn™
(
I2S_In™Ty³Def
* 
I2S_In™SŒuù
);

451 
SPI_Cmd
(
SPI_Ty³Def
* 
SPIx
, 
FunùiÚ®S‹
 
NewS‹
);

452 
I2S_Cmd
(
SPI_Ty³Def
* 
SPIx
, 
FunùiÚ®S‹
 
NewS‹
);

453 
SPI_I2S_ITCÚfig
(
SPI_Ty³Def
* 
SPIx
, 
ušt8_t
 
SPI_I2S_IT
, 
FunùiÚ®S‹
 
NewS‹
);

454 
SPI_I2S_DMACmd
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_I2S_DMAReq
, 
FunùiÚ®S‹
 
NewS‹
);

455 
SPI_I2S_S’dD©a
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
D©a
);

456 
ušt16_t
 
SPI_I2S_ReûiveD©a
(
SPI_Ty³Def
* 
SPIx
);

457 
SPI_NSSIÁ”ÇlSoáw¬eCÚfig
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_NSSIÁ”ÇlSoá
);

458 
SPI_SSOuutCmd
(
SPI_Ty³Def
* 
SPIx
, 
FunùiÚ®S‹
 
NewS‹
);

459 
SPI_D©aSizeCÚfig
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_D©aSize
);

460 
SPI_T¿nsm™CRC
(
SPI_Ty³Def
* 
SPIx
);

461 
SPI_C®cuÏ‹CRC
(
SPI_Ty³Def
* 
SPIx
, 
FunùiÚ®S‹
 
NewS‹
);

462 
ušt16_t
 
SPI_G‘CRC
(
SPI_Ty³Def
* 
SPIx
, 
ušt8_t
 
SPI_CRC
);

463 
ušt16_t
 
SPI_G‘CRCPÞynomŸl
(
SPI_Ty³Def
* 
SPIx
);

464 
SPI_BiDœeùiÚ®LšeCÚfig
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_DœeùiÚ
);

465 
FÏgStus
 
SPI_I2S_G‘FÏgStus
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_I2S_FLAG
);

466 
SPI_I2S_CË¬FÏg
(
SPI_Ty³Def
* 
SPIx
, 
ušt16_t
 
SPI_I2S_FLAG
);

467 
ITStus
 
SPI_I2S_G‘ITStus
(
SPI_Ty³Def
* 
SPIx
, 
ušt8_t
 
SPI_I2S_IT
);

468 
SPI_I2S_CË¬ITP’dšgB™
(
SPI_Ty³Def
* 
SPIx
, 
ušt8_t
 
SPI_I2S_IT
);

470 #ifdeà
__ýlu¥lus


	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_tim.c

23 
	~"¡m32f10x_tim.h
"

24 
	~"¡m32f10x_rcc.h
"

48 
	#SMCR_ETR_Mask
 ((
ušt16_t
)0x00FF)

	)

49 
	#CCMR_Off£t
 ((
ušt16_t
)0x0018)

	)

50 
	#CCER_CCE_S‘
 ((
ušt16_t
)0x0001)

	)

51 
	#CCER_CCNE_S‘
 ((
ušt16_t
)0x0004)

	)

77 
TI1_CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPÞ¬™y
, ušt16_ˆ
TIM_ICS–eùiÚ
,

78 
ušt16_t
 
TIM_ICFž‹r
);

79 
TI2_CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPÞ¬™y
, ušt16_ˆ
TIM_ICS–eùiÚ
,

80 
ušt16_t
 
TIM_ICFž‹r
);

81 
TI3_CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPÞ¬™y
, ušt16_ˆ
TIM_ICS–eùiÚ
,

82 
ušt16_t
 
TIM_ICFž‹r
);

83 
TI4_CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPÞ¬™y
, ušt16_ˆ
TIM_ICS–eùiÚ
,

84 
ušt16_t
 
TIM_ICFž‹r
);

122 
	$TIM_DeIn™
(
TIM_Ty³Def
* 
TIMx
)

125 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

127 ià(
TIMx
 =ð
TIM1
)

129 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM1
, 
ENABLE
);

130 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM1
, 
DISABLE
);

132 ià(
TIMx
 =ð
TIM2
)

134 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM2
, 
ENABLE
);

135 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM2
, 
DISABLE
);

137 ià(
TIMx
 =ð
TIM3
)

139 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM3
, 
ENABLE
);

140 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM3
, 
DISABLE
);

142 ià(
TIMx
 =ð
TIM4
)

144 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM4
, 
ENABLE
);

145 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM4
, 
DISABLE
);

147 ià(
TIMx
 =ð
TIM5
)

149 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM5
, 
ENABLE
);

150 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM5
, 
DISABLE
);

152 ià(
TIMx
 =ð
TIM6
)

154 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM6
, 
ENABLE
);

155 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM6
, 
DISABLE
);

157 ià(
TIMx
 =ð
TIM7
)

159 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM7
, 
ENABLE
);

160 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM7
, 
DISABLE
);

162 ià(
TIMx
 =ð
TIM8
)

164 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM8
, 
ENABLE
);

165 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM8
, 
DISABLE
);

167 ià(
TIMx
 =ð
TIM9
)

169 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM9
, 
ENABLE
);

170 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM9
, 
DISABLE
);

172 ià(
TIMx
 =ð
TIM10
)

174 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM10
, 
ENABLE
);

175 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM10
, 
DISABLE
);

177 ià(
TIMx
 =ð
TIM11
)

179 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM11
, 
ENABLE
);

180 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM11
, 
DISABLE
);

182 ià(
TIMx
 =ð
TIM12
)

184 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM12
, 
ENABLE
);

185 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM12
, 
DISABLE
);

187 ià(
TIMx
 =ð
TIM13
)

189 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM13
, 
ENABLE
);

190 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM13
, 
DISABLE
);

192 ià(
TIMx
 =ð
TIM14
)

194 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM14
, 
ENABLE
);

195 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_TIM14
, 
DISABLE
);

197 ià(
TIMx
 =ð
TIM15
)

199 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM15
, 
ENABLE
);

200 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM15
, 
DISABLE
);

202 ià(
TIMx
 =ð
TIM16
)

204 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM16
, 
ENABLE
);

205 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM16
, 
DISABLE
);

209 ià(
TIMx
 =ð
TIM17
)

211 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM17
, 
ENABLE
);

212 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_TIM17
, 
DISABLE
);

215 
	}
}

226 
	$TIM_TimeBa£In™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_TimeBa£In™Ty³Def
* 
TIM_TimeBa£In™SŒuù
)

228 
ušt16_t
 
tmpü1
 = 0;

231 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

232 
	`as£¹_·¿m
(
	`IS_TIM_COUNTER_MODE
(
TIM_TimeBa£In™SŒuù
->
TIM_CouÁ”Mode
));

233 
	`as£¹_·¿m
(
	`IS_TIM_CKD_DIV
(
TIM_TimeBa£In™SŒuù
->
TIM_ClockDivisiÚ
));

235 
tmpü1
 = 
TIMx
->
CR1
;

237 if((
TIMx
 =ð
TIM1
è|| (TIMx =ð
TIM8
)|| (TIMx =ð
TIM2
è|| (TIMx =ð
TIM3
)||

238 (
TIMx
 =ð
TIM4
è|| (TIMx =ð
TIM5
))

241 
tmpü1
 &ð(
ušt16_t
)(~((ušt16_t)(
TIM_CR1_DIR
 | 
TIM_CR1_CMS
)));

242 
tmpü1
 |ð(
ušt32_t
)
TIM_TimeBa£In™SŒuù
->
TIM_CouÁ”Mode
;

245 if((
TIMx
 !ð
TIM6
è&& (TIMx !ð
TIM7
))

248 
tmpü1
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CR1_CKD
));

249 
tmpü1
 |ð(
ušt32_t
)
TIM_TimeBa£In™SŒuù
->
TIM_ClockDivisiÚ
;

252 
TIMx
->
CR1
 = 
tmpü1
;

255 
TIMx
->
ARR
 = 
TIM_TimeBa£In™SŒuù
->
TIM_P”iod
 ;

258 
TIMx
->
PSC
 = 
TIM_TimeBa£In™SŒuù
->
TIM_P»sÿËr
;

260 ià((
TIMx
 =ð
TIM1
è|| (TIMx =ð
TIM8
)|| (TIMx =ð
TIM15
)|| (TIMx =ð
TIM16
è|| (TIMx =ð
TIM17
))

263 
TIMx
->
RCR
 = 
TIM_TimeBa£In™SŒuù
->
TIM_R•‘™iÚCouÁ”
;

268 
TIMx
->
EGR
 = 
TIM_PSCR–ßdMode_ImmedŸ‹
;

269 
	}
}

279 
	$TIM_OC1In™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_OCIn™Ty³Def
* 
TIM_OCIn™SŒuù
)

281 
ušt16_t
 
tmpccmrx
 = 0, 
tmpcûr
 = 0, 
tmpü2
 = 0;

284 
	`as£¹_·¿m
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

285 
	`as£¹_·¿m
(
	`IS_TIM_OC_MODE
(
TIM_OCIn™SŒuù
->
TIM_OCMode
));

286 
	`as£¹_·¿m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCIn™SŒuù
->
TIM_OuutS‹
));

287 
	`as£¹_·¿m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCIn™SŒuù
->
TIM_OCPÞ¬™y
));

289 
TIMx
->
CCER
 &ð(
ušt16_t
)(~(ušt16_t)
TIM_CCER_CC1E
);

291 
tmpcûr
 = 
TIMx
->
CCER
;

293 
tmpü2
 = 
TIMx
->
CR2
;

296 
tmpccmrx
 = 
TIMx
->
CCMR1
;

299 
tmpccmrx
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CCMR1_OC1M
));

300 
tmpccmrx
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CCMR1_CC1S
));

303 
tmpccmrx
 |ð
TIM_OCIn™SŒuù
->
TIM_OCMode
;

306 
tmpcûr
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CCER_CC1P
));

308 
tmpcûr
 |ð
TIM_OCIn™SŒuù
->
TIM_OCPÞ¬™y
;

311 
tmpcûr
 |ð
TIM_OCIn™SŒuù
->
TIM_OuutS‹
;

313 if((
TIMx
 =ð
TIM1
è|| (TIMx =ð
TIM8
)|| (TIMx =ð
TIM15
)||

314 (
TIMx
 =ð
TIM16
)|| (TIMx =ð
TIM17
))

316 
	`as£¹_·¿m
(
	`IS_TIM_OUTPUTN_STATE
(
TIM_OCIn™SŒuù
->
TIM_OuutNS‹
));

317 
	`as£¹_·¿m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCIn™SŒuù
->
TIM_OCNPÞ¬™y
));

318 
	`as£¹_·¿m
(
	`IS_TIM_OCNIDLE_STATE
(
TIM_OCIn™SŒuù
->
TIM_OCNIdËS‹
));

319 
	`as£¹_·¿m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCIn™SŒuù
->
TIM_OCIdËS‹
));

322 
tmpcûr
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CCER_CC1NP
));

324 
tmpcûr
 |ð
TIM_OCIn™SŒuù
->
TIM_OCNPÞ¬™y
;

327 
tmpcûr
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CCER_CC1NE
));

329 
tmpcûr
 |ð
TIM_OCIn™SŒuù
->
TIM_OuutNS‹
;

332 
tmpü2
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CR2_OIS1
));

333 
tmpü2
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CR2_OIS1N
));

336 
tmpü2
 |ð
TIM_OCIn™SŒuù
->
TIM_OCIdËS‹
;

338 
tmpü2
 |ð
TIM_OCIn™SŒuù
->
TIM_OCNIdËS‹
;

341 
TIMx
->
CR2
 = 
tmpü2
;

344 
TIMx
->
CCMR1
 = 
tmpccmrx
;

347 
TIMx
->
CCR1
 = 
TIM_OCIn™SŒuù
->
TIM_Pul£
;

350 
TIMx
->
CCER
 = 
tmpcûr
;

351 
	}
}

362 
	$TIM_OC2In™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_OCIn™Ty³Def
* 
TIM_OCIn™SŒuù
)

364 
ušt16_t
 
tmpccmrx
 = 0, 
tmpcûr
 = 0, 
tmpü2
 = 0;

367 
	`as£¹_·¿m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

368 
	`as£¹_·¿m
(
	`IS_TIM_OC_MODE
(
TIM_OCIn™SŒuù
->
TIM_OCMode
));

369 
	`as£¹_·¿m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCIn™SŒuù
->
TIM_OuutS‹
));

370 
	`as£¹_·¿m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCIn™SŒuù
->
TIM_OCPÞ¬™y
));

372 
TIMx
->
CCER
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CCER_CC2E
));

375 
tmpcûr
 = 
TIMx
->
CCER
;

377 
tmpü2
 = 
TIMx
->
CR2
;

380 
tmpccmrx
 = 
TIMx
->
CCMR1
;

383 
tmpccmrx
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CCMR1_OC2M
));

384 
tmpccmrx
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CCMR1_CC2S
));

387 
tmpccmrx
 |ð(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OCMode
 << 8);

390 
tmpcûr
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CCER_CC2P
));

392 
tmpcûr
 |ð(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OCPÞ¬™y
 << 4);

395 
tmpcûr
 |ð(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OuutS‹
 << 4);

397 if((
TIMx
 =ð
TIM1
è|| (TIMx =ð
TIM8
))

399 
	`as£¹_·¿m
(
	`IS_TIM_OUTPUTN_STATE
(
TIM_OCIn™SŒuù
->
TIM_OuutNS‹
));

400 
	`as£¹_·¿m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCIn™SŒuù
->
TIM_OCNPÞ¬™y
));

401 
	`as£¹_·¿m
(
	`IS_TIM_OCNIDLE_STATE
(
TIM_OCIn™SŒuù
->
TIM_OCNIdËS‹
));

402 
	`as£¹_·¿m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCIn™SŒuù
->
TIM_OCIdËS‹
));

405 
tmpcûr
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CCER_CC2NP
));

407 
tmpcûr
 |ð(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OCNPÞ¬™y
 << 4);

410 
tmpcûr
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CCER_CC2NE
));

412 
tmpcûr
 |ð(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OuutNS‹
 << 4);

415 
tmpü2
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CR2_OIS2
));

416 
tmpü2
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CR2_OIS2N
));

419 
tmpü2
 |ð(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OCIdËS‹
 << 2);

421 
tmpü2
 |ð(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OCNIdËS‹
 << 2);

424 
TIMx
->
CR2
 = 
tmpü2
;

427 
TIMx
->
CCMR1
 = 
tmpccmrx
;

430 
TIMx
->
CCR2
 = 
TIM_OCIn™SŒuù
->
TIM_Pul£
;

433 
TIMx
->
CCER
 = 
tmpcûr
;

434 
	}
}

444 
	$TIM_OC3In™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_OCIn™Ty³Def
* 
TIM_OCIn™SŒuù
)

446 
ušt16_t
 
tmpccmrx
 = 0, 
tmpcûr
 = 0, 
tmpü2
 = 0;

449 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

450 
	`as£¹_·¿m
(
	`IS_TIM_OC_MODE
(
TIM_OCIn™SŒuù
->
TIM_OCMode
));

451 
	`as£¹_·¿m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCIn™SŒuù
->
TIM_OuutS‹
));

452 
	`as£¹_·¿m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCIn™SŒuù
->
TIM_OCPÞ¬™y
));

454 
TIMx
->
CCER
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CCER_CC3E
));

457 
tmpcûr
 = 
TIMx
->
CCER
;

459 
tmpü2
 = 
TIMx
->
CR2
;

462 
tmpccmrx
 = 
TIMx
->
CCMR2
;

465 
tmpccmrx
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CCMR2_OC3M
));

466 
tmpccmrx
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CCMR2_CC3S
));

468 
tmpccmrx
 |ð
TIM_OCIn™SŒuù
->
TIM_OCMode
;

471 
tmpcûr
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CCER_CC3P
));

473 
tmpcûr
 |ð(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OCPÞ¬™y
 << 8);

476 
tmpcûr
 |ð(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OuutS‹
 << 8);

478 if((
TIMx
 =ð
TIM1
è|| (TIMx =ð
TIM8
))

480 
	`as£¹_·¿m
(
	`IS_TIM_OUTPUTN_STATE
(
TIM_OCIn™SŒuù
->
TIM_OuutNS‹
));

481 
	`as£¹_·¿m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCIn™SŒuù
->
TIM_OCNPÞ¬™y
));

482 
	`as£¹_·¿m
(
	`IS_TIM_OCNIDLE_STATE
(
TIM_OCIn™SŒuù
->
TIM_OCNIdËS‹
));

483 
	`as£¹_·¿m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCIn™SŒuù
->
TIM_OCIdËS‹
));

486 
tmpcûr
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CCER_CC3NP
));

488 
tmpcûr
 |ð(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OCNPÞ¬™y
 << 8);

490 
tmpcûr
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CCER_CC3NE
));

493 
tmpcûr
 |ð(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OuutNS‹
 << 8);

495 
tmpü2
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CR2_OIS3
));

496 
tmpü2
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CR2_OIS3N
));

498 
tmpü2
 |ð(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OCIdËS‹
 << 4);

500 
tmpü2
 |ð(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OCNIdËS‹
 << 4);

503 
TIMx
->
CR2
 = 
tmpü2
;

506 
TIMx
->
CCMR2
 = 
tmpccmrx
;

509 
TIMx
->
CCR3
 = 
TIM_OCIn™SŒuù
->
TIM_Pul£
;

512 
TIMx
->
CCER
 = 
tmpcûr
;

513 
	}
}

523 
	$TIM_OC4In™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_OCIn™Ty³Def
* 
TIM_OCIn™SŒuù
)

525 
ušt16_t
 
tmpccmrx
 = 0, 
tmpcûr
 = 0, 
tmpü2
 = 0;

528 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

529 
	`as£¹_·¿m
(
	`IS_TIM_OC_MODE
(
TIM_OCIn™SŒuù
->
TIM_OCMode
));

530 
	`as£¹_·¿m
(
	`IS_TIM_OUTPUT_STATE
(
TIM_OCIn™SŒuù
->
TIM_OuutS‹
));

531 
	`as£¹_·¿m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCIn™SŒuù
->
TIM_OCPÞ¬™y
));

533 
TIMx
->
CCER
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CCER_CC4E
));

536 
tmpcûr
 = 
TIMx
->
CCER
;

538 
tmpü2
 = 
TIMx
->
CR2
;

541 
tmpccmrx
 = 
TIMx
->
CCMR2
;

544 
tmpccmrx
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CCMR2_OC4M
));

545 
tmpccmrx
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CCMR2_CC4S
));

548 
tmpccmrx
 |ð(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OCMode
 << 8);

551 
tmpcûr
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CCER_CC4P
));

553 
tmpcûr
 |ð(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OCPÞ¬™y
 << 12);

556 
tmpcûr
 |ð(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OuutS‹
 << 12);

558 if((
TIMx
 =ð
TIM1
è|| (TIMx =ð
TIM8
))

560 
	`as£¹_·¿m
(
	`IS_TIM_OCIDLE_STATE
(
TIM_OCIn™SŒuù
->
TIM_OCIdËS‹
));

562 
tmpü2
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CR2_OIS4
));

564 
tmpü2
 |ð(
ušt16_t
)(
TIM_OCIn™SŒuù
->
TIM_OCIdËS‹
 << 6);

567 
TIMx
->
CR2
 = 
tmpü2
;

570 
TIMx
->
CCMR2
 = 
tmpccmrx
;

573 
TIMx
->
CCR4
 = 
TIM_OCIn™SŒuù
->
TIM_Pul£
;

576 
TIMx
->
CCER
 = 
tmpcûr
;

577 
	}
}

587 
	$TIM_ICIn™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_ICIn™Ty³Def
* 
TIM_ICIn™SŒuù
)

590 
	`as£¹_·¿m
(
	`IS_TIM_CHANNEL
(
TIM_ICIn™SŒuù
->
TIM_ChªÃl
));

591 
	`as£¹_·¿m
(
	`IS_TIM_IC_SELECTION
(
TIM_ICIn™SŒuù
->
TIM_ICS–eùiÚ
));

592 
	`as£¹_·¿m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICIn™SŒuù
->
TIM_ICP»sÿËr
));

593 
	`as£¹_·¿m
(
	`IS_TIM_IC_FILTER
(
TIM_ICIn™SŒuù
->
TIM_ICFž‹r
));

595 if((
TIMx
 =ð
TIM1
è|| (TIMx =ð
TIM8
è|| (TIMx =ð
TIM2
è|| (TIMx =ð
TIM3
) ||

596 (
TIMx
 =ð
TIM4
è||(TIMx =ð
TIM5
))

598 
	`as£¹_·¿m
(
	`IS_TIM_IC_POLARITY
(
TIM_ICIn™SŒuù
->
TIM_ICPÞ¬™y
));

602 
	`as£¹_·¿m
(
	`IS_TIM_IC_POLARITY_LITE
(
TIM_ICIn™SŒuù
->
TIM_ICPÞ¬™y
));

604 ià(
TIM_ICIn™SŒuù
->
TIM_ChªÃl
 =ð
TIM_ChªÃl_1
)

606 
	`as£¹_·¿m
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

608 
	`TI1_CÚfig
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICPÞ¬™y
,

609 
TIM_ICIn™SŒuù
->
TIM_ICS–eùiÚ
,

610 
TIM_ICIn™SŒuù
->
TIM_ICFž‹r
);

612 
	`TIM_S‘IC1P»sÿËr
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICP»sÿËr
);

614 ià(
TIM_ICIn™SŒuù
->
TIM_ChªÃl
 =ð
TIM_ChªÃl_2
)

616 
	`as£¹_·¿m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

618 
	`TI2_CÚfig
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICPÞ¬™y
,

619 
TIM_ICIn™SŒuù
->
TIM_ICS–eùiÚ
,

620 
TIM_ICIn™SŒuù
->
TIM_ICFž‹r
);

622 
	`TIM_S‘IC2P»sÿËr
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICP»sÿËr
);

624 ià(
TIM_ICIn™SŒuù
->
TIM_ChªÃl
 =ð
TIM_ChªÃl_3
)

626 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

628 
	`TI3_CÚfig
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICPÞ¬™y
,

629 
TIM_ICIn™SŒuù
->
TIM_ICS–eùiÚ
,

630 
TIM_ICIn™SŒuù
->
TIM_ICFž‹r
);

632 
	`TIM_S‘IC3P»sÿËr
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICP»sÿËr
);

636 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

638 
	`TI4_CÚfig
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICPÞ¬™y
,

639 
TIM_ICIn™SŒuù
->
TIM_ICS–eùiÚ
,

640 
TIM_ICIn™SŒuù
->
TIM_ICFž‹r
);

642 
	`TIM_S‘IC4P»sÿËr
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICP»sÿËr
);

644 
	}
}

654 
	$TIM_PWMICÚfig
(
TIM_Ty³Def
* 
TIMx
, 
TIM_ICIn™Ty³Def
* 
TIM_ICIn™SŒuù
)

656 
ušt16_t
 
icÝpos™•Þ¬™y
 = 
TIM_ICPÞ¬™y_Risšg
;

657 
ušt16_t
 
icÝpos™e£ËùiÚ
 = 
TIM_ICS–eùiÚ_DœeùTI
;

659 
	`as£¹_·¿m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

661 ià(
TIM_ICIn™SŒuù
->
TIM_ICPÞ¬™y
 =ð
TIM_ICPÞ¬™y_Risšg
)

663 
icÝpos™•Þ¬™y
 = 
TIM_ICPÞ¬™y_F®lšg
;

667 
icÝpos™•Þ¬™y
 = 
TIM_ICPÞ¬™y_Risšg
;

670 ià(
TIM_ICIn™SŒuù
->
TIM_ICS–eùiÚ
 =ð
TIM_ICS–eùiÚ_DœeùTI
)

672 
icÝpos™e£ËùiÚ
 = 
TIM_ICS–eùiÚ_IndœeùTI
;

676 
icÝpos™e£ËùiÚ
 = 
TIM_ICS–eùiÚ_DœeùTI
;

678 ià(
TIM_ICIn™SŒuù
->
TIM_ChªÃl
 =ð
TIM_ChªÃl_1
)

681 
	`TI1_CÚfig
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICPÞ¬™y
, TIM_ICIn™SŒuù->
TIM_ICS–eùiÚ
,

682 
TIM_ICIn™SŒuù
->
TIM_ICFž‹r
);

684 
	`TIM_S‘IC1P»sÿËr
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICP»sÿËr
);

686 
	`TI2_CÚfig
(
TIMx
, 
icÝpos™•Þ¬™y
, 
icÝpos™e£ËùiÚ
, 
TIM_ICIn™SŒuù
->
TIM_ICFž‹r
);

688 
	`TIM_S‘IC2P»sÿËr
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICP»sÿËr
);

693 
	`TI2_CÚfig
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICPÞ¬™y
, TIM_ICIn™SŒuù->
TIM_ICS–eùiÚ
,

694 
TIM_ICIn™SŒuù
->
TIM_ICFž‹r
);

696 
	`TIM_S‘IC2P»sÿËr
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICP»sÿËr
);

698 
	`TI1_CÚfig
(
TIMx
, 
icÝpos™•Þ¬™y
, 
icÝpos™e£ËùiÚ
, 
TIM_ICIn™SŒuù
->
TIM_ICFž‹r
);

700 
	`TIM_S‘IC1P»sÿËr
(
TIMx
, 
TIM_ICIn™SŒuù
->
TIM_ICP»sÿËr
);

702 
	}
}

712 
	$TIM_BDTRCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
TIM_BDTRIn™Ty³Def
 *
TIM_BDTRIn™SŒuù
)

715 
	`as£¹_·¿m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

716 
	`as£¹_·¿m
(
	`IS_TIM_OSSR_STATE
(
TIM_BDTRIn™SŒuù
->
TIM_OSSRS‹
));

717 
	`as£¹_·¿m
(
	`IS_TIM_OSSI_STATE
(
TIM_BDTRIn™SŒuù
->
TIM_OSSIS‹
));

718 
	`as£¹_·¿m
(
	`IS_TIM_LOCK_LEVEL
(
TIM_BDTRIn™SŒuù
->
TIM_LOCKLev–
));

719 
	`as£¹_·¿m
(
	`IS_TIM_BREAK_STATE
(
TIM_BDTRIn™SŒuù
->
TIM_B»ak
));

720 
	`as£¹_·¿m
(
	`IS_TIM_BREAK_POLARITY
(
TIM_BDTRIn™SŒuù
->
TIM_B»akPÞ¬™y
));

721 
	`as£¹_·¿m
(
	`IS_TIM_AUTOMATIC_OUTPUT_STATE
(
TIM_BDTRIn™SŒuù
->
TIM_Autom©icOuut
));

724 
TIMx
->
BDTR
 = (
ušt32_t
)
TIM_BDTRIn™SŒuù
->
TIM_OSSRS‹
 | TIM_BDTRIn™SŒuù->
TIM_OSSIS‹
 |

725 
TIM_BDTRIn™SŒuù
->
TIM_LOCKLev–
 | TIM_BDTRIn™SŒuù->
TIM_D—dTime
 |

726 
TIM_BDTRIn™SŒuù
->
TIM_B»ak
 | TIM_BDTRIn™SŒuù->
TIM_B»akPÞ¬™y
 |

727 
TIM_BDTRIn™SŒuù
->
TIM_Autom©icOuut
;

728 
	}
}

736 
	$TIM_TimeBa£SŒuùIn™
(
TIM_TimeBa£In™Ty³Def
* 
TIM_TimeBa£In™SŒuù
)

739 
TIM_TimeBa£In™SŒuù
->
TIM_P”iod
 = 0xFFFF;

740 
TIM_TimeBa£In™SŒuù
->
TIM_P»sÿËr
 = 0x0000;

741 
TIM_TimeBa£In™SŒuù
->
TIM_ClockDivisiÚ
 = 
TIM_CKD_DIV1
;

742 
TIM_TimeBa£In™SŒuù
->
TIM_CouÁ”Mode
 = 
TIM_CouÁ”Mode_Up
;

743 
TIM_TimeBa£In™SŒuù
->
TIM_R•‘™iÚCouÁ”
 = 0x0000;

744 
	}
}

752 
	$TIM_OCSŒuùIn™
(
TIM_OCIn™Ty³Def
* 
TIM_OCIn™SŒuù
)

755 
TIM_OCIn™SŒuù
->
TIM_OCMode
 = 
TIM_OCMode_Timšg
;

756 
TIM_OCIn™SŒuù
->
TIM_OuutS‹
 = 
TIM_OuutS‹_Di§bË
;

757 
TIM_OCIn™SŒuù
->
TIM_OuutNS‹
 = 
TIM_OuutNS‹_Di§bË
;

758 
TIM_OCIn™SŒuù
->
TIM_Pul£
 = 0x0000;

759 
TIM_OCIn™SŒuù
->
TIM_OCPÞ¬™y
 = 
TIM_OCPÞ¬™y_High
;

760 
TIM_OCIn™SŒuù
->
TIM_OCNPÞ¬™y
 = 
TIM_OCPÞ¬™y_High
;

761 
TIM_OCIn™SŒuù
->
TIM_OCIdËS‹
 = 
TIM_OCIdËS‹_Re£t
;

762 
TIM_OCIn™SŒuù
->
TIM_OCNIdËS‹
 = 
TIM_OCNIdËS‹_Re£t
;

763 
	}
}

771 
	$TIM_ICSŒuùIn™
(
TIM_ICIn™Ty³Def
* 
TIM_ICIn™SŒuù
)

774 
TIM_ICIn™SŒuù
->
TIM_ChªÃl
 = 
TIM_ChªÃl_1
;

775 
TIM_ICIn™SŒuù
->
TIM_ICPÞ¬™y
 = 
TIM_ICPÞ¬™y_Risšg
;

776 
TIM_ICIn™SŒuù
->
TIM_ICS–eùiÚ
 = 
TIM_ICS–eùiÚ_DœeùTI
;

777 
TIM_ICIn™SŒuù
->
TIM_ICP»sÿËr
 = 
TIM_ICPSC_DIV1
;

778 
TIM_ICIn™SŒuù
->
TIM_ICFž‹r
 = 0x00;

779 
	}
}

787 
	$TIM_BDTRSŒuùIn™
(
TIM_BDTRIn™Ty³Def
* 
TIM_BDTRIn™SŒuù
)

790 
TIM_BDTRIn™SŒuù
->
TIM_OSSRS‹
 = 
TIM_OSSRS‹_Di§bË
;

791 
TIM_BDTRIn™SŒuù
->
TIM_OSSIS‹
 = 
TIM_OSSIS‹_Di§bË
;

792 
TIM_BDTRIn™SŒuù
->
TIM_LOCKLev–
 = 
TIM_LOCKLev–_OFF
;

793 
TIM_BDTRIn™SŒuù
->
TIM_D—dTime
 = 0x00;

794 
TIM_BDTRIn™SŒuù
->
TIM_B»ak
 = 
TIM_B»ak_Di§bË
;

795 
TIM_BDTRIn™SŒuù
->
TIM_B»akPÞ¬™y
 = 
TIM_B»akPÞ¬™y_Low
;

796 
TIM_BDTRIn™SŒuù
->
TIM_Autom©icOuut
 = 
TIM_Autom©icOuut_Di§bË
;

797 
	}
}

806 
	$TIM_Cmd
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
)

809 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

810 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

812 ià(
NewS‹
 !ð
DISABLE
)

815 
TIMx
->
CR1
 |ð
TIM_CR1_CEN
;

820 
TIMx
->
CR1
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_CR1_CEN
));

822 
	}
}

831 
	$TIM_CŒlPWMOuuts
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
)

834 
	`as£¹_·¿m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

835 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

836 ià(
NewS‹
 !ð
DISABLE
)

839 
TIMx
->
BDTR
 |ð
TIM_BDTR_MOE
;

844 
TIMx
->
BDTR
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_BDTR_MOE
));

846 
	}
}

872 
	$TIM_ITCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_IT
, 
FunùiÚ®S‹
 
NewS‹
)

875 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

876 
	`as£¹_·¿m
(
	`IS_TIM_IT
(
TIM_IT
));

877 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

879 ià(
NewS‹
 !ð
DISABLE
)

882 
TIMx
->
DIER
 |ð
TIM_IT
;

887 
TIMx
->
DIER
 &ð(
ušt16_t
)~
TIM_IT
;

889 
	}
}

909 
	$TIM_G’”©eEv’t
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_Ev’tSourû
)

912 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

913 
	`as£¹_·¿m
(
	`IS_TIM_EVENT_SOURCE
(
TIM_Ev’tSourû
));

916 
TIMx
->
EGR
 = 
TIM_Ev’tSourû
;

917 
	}
}

937 
	$TIM_DMACÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_DMABa£
, ušt16_ˆ
TIM_DMABur¡L’gth
)

940 
	`as£¹_·¿m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

941 
	`as£¹_·¿m
(
	`IS_TIM_DMA_BASE
(
TIM_DMABa£
));

942 
	`as£¹_·¿m
(
	`IS_TIM_DMA_LENGTH
(
TIM_DMABur¡L’gth
));

944 
TIMx
->
DCR
 = 
TIM_DMABa£
 | 
TIM_DMABur¡L’gth
;

945 
	}
}

964 
	$TIM_DMACmd
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_DMASourû
, 
FunùiÚ®S‹
 
NewS‹
)

967 
	`as£¹_·¿m
(
	`IS_TIM_LIST9_PERIPH
(
TIMx
));

968 
	`as£¹_·¿m
(
	`IS_TIM_DMA_SOURCE
(
TIM_DMASourû
));

969 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

971 ià(
NewS‹
 !ð
DISABLE
)

974 
TIMx
->
DIER
 |ð
TIM_DMASourû
;

979 
TIMx
->
DIER
 &ð(
ušt16_t
)~
TIM_DMASourû
;

981 
	}
}

989 
	$TIM_IÁ”ÇlClockCÚfig
(
TIM_Ty³Def
* 
TIMx
)

992 
	`as£¹_·¿m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

994 
TIMx
->
SMCR
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_SMCR_SMS
));

995 
	}
}

1008 
	$TIM_ITRxEx‹º®ClockCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_IÅutTrigg”Sourû
)

1011 
	`as£¹_·¿m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

1012 
	`as£¹_·¿m
(
	`IS_TIM_INTERNAL_TRIGGER_SELECTION
(
TIM_IÅutTrigg”Sourû
));

1014 
	`TIM_S–eùIÅutTrigg”
(
TIMx
, 
TIM_IÅutTrigg”Sourû
);

1016 
TIMx
->
SMCR
 |ð
TIM_SÏveMode_Ex‹º®1
;

1017 
	}
}

1035 
	$TIM_TIxEx‹º®ClockCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_TIxEx‹º®CLKSourû
,

1036 
ušt16_t
 
TIM_ICPÞ¬™y
, ušt16_ˆ
ICFž‹r
)

1039 
	`as£¹_·¿m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

1040 
	`as£¹_·¿m
(
	`IS_TIM_TIXCLK_SOURCE
(
TIM_TIxEx‹º®CLKSourû
));

1041 
	`as£¹_·¿m
(
	`IS_TIM_IC_POLARITY
(
TIM_ICPÞ¬™y
));

1042 
	`as£¹_·¿m
(
	`IS_TIM_IC_FILTER
(
ICFž‹r
));

1044 ià(
TIM_TIxEx‹º®CLKSourû
 =ð
TIM_TIxEx‹º®CLK1Sourû_TI2
)

1046 
	`TI2_CÚfig
(
TIMx
, 
TIM_ICPÞ¬™y
, 
TIM_ICS–eùiÚ_DœeùTI
, 
ICFž‹r
);

1050 
	`TI1_CÚfig
(
TIMx
, 
TIM_ICPÞ¬™y
, 
TIM_ICS–eùiÚ_DœeùTI
, 
ICFž‹r
);

1053 
	`TIM_S–eùIÅutTrigg”
(
TIMx
, 
TIM_TIxEx‹º®CLKSourû
);

1055 
TIMx
->
SMCR
 |ð
TIM_SÏveMode_Ex‹º®1
;

1056 
	}
}

1075 
	$TIM_ETRClockMode1CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ExtTRGP»sÿËr
, ušt16_ˆ
TIM_ExtTRGPÞ¬™y
,

1076 
ušt16_t
 
ExtTRGFž‹r
)

1078 
ušt16_t
 
tmpsmü
 = 0;

1080 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1081 
	`as£¹_·¿m
(
	`IS_TIM_EXT_PRESCALER
(
TIM_ExtTRGP»sÿËr
));

1082 
	`as£¹_·¿m
(
	`IS_TIM_EXT_POLARITY
(
TIM_ExtTRGPÞ¬™y
));

1083 
	`as£¹_·¿m
(
	`IS_TIM_EXT_FILTER
(
ExtTRGFž‹r
));

1085 
	`TIM_ETRCÚfig
(
TIMx
, 
TIM_ExtTRGP»sÿËr
, 
TIM_ExtTRGPÞ¬™y
, 
ExtTRGFž‹r
);

1088 
tmpsmü
 = 
TIMx
->
SMCR
;

1090 
tmpsmü
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_SMCR_SMS
));

1092 
tmpsmü
 |ð
TIM_SÏveMode_Ex‹º®1
;

1094 
tmpsmü
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_SMCR_TS
));

1095 
tmpsmü
 |ð
TIM_TS_ETRF
;

1097 
TIMx
->
SMCR
 = 
tmpsmü
;

1098 
	}
}

1117 
	$TIM_ETRClockMode2CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ExtTRGP»sÿËr
,

1118 
ušt16_t
 
TIM_ExtTRGPÞ¬™y
, ušt16_ˆ
ExtTRGFž‹r
)

1121 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1122 
	`as£¹_·¿m
(
	`IS_TIM_EXT_PRESCALER
(
TIM_ExtTRGP»sÿËr
));

1123 
	`as£¹_·¿m
(
	`IS_TIM_EXT_POLARITY
(
TIM_ExtTRGPÞ¬™y
));

1124 
	`as£¹_·¿m
(
	`IS_TIM_EXT_FILTER
(
ExtTRGFž‹r
));

1126 
	`TIM_ETRCÚfig
(
TIMx
, 
TIM_ExtTRGP»sÿËr
, 
TIM_ExtTRGPÞ¬™y
, 
ExtTRGFž‹r
);

1128 
TIMx
->
SMCR
 |ð
TIM_SMCR_ECE
;

1129 
	}
}

1148 
	$TIM_ETRCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ExtTRGP»sÿËr
, ušt16_ˆ
TIM_ExtTRGPÞ¬™y
,

1149 
ušt16_t
 
ExtTRGFž‹r
)

1151 
ušt16_t
 
tmpsmü
 = 0;

1153 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1154 
	`as£¹_·¿m
(
	`IS_TIM_EXT_PRESCALER
(
TIM_ExtTRGP»sÿËr
));

1155 
	`as£¹_·¿m
(
	`IS_TIM_EXT_POLARITY
(
TIM_ExtTRGPÞ¬™y
));

1156 
	`as£¹_·¿m
(
	`IS_TIM_EXT_FILTER
(
ExtTRGFž‹r
));

1157 
tmpsmü
 = 
TIMx
->
SMCR
;

1159 
tmpsmü
 &ð
SMCR_ETR_Mask
;

1161 
tmpsmü
 |ð(
ušt16_t
)(
TIM_ExtTRGP»sÿËr
 | (ušt16_t)(
TIM_ExtTRGPÞ¬™y
 | (ušt16_t)(
ExtTRGFž‹r
 << (uint16_t)8)));

1163 
TIMx
->
SMCR
 = 
tmpsmü
;

1164 
	}
}

1176 
	$TIM_P»sÿËrCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
P»sÿËr
, ušt16_ˆ
TIM_PSCR–ßdMode
)

1179 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

1180 
	`as£¹_·¿m
(
	`IS_TIM_PRESCALER_RELOAD
(
TIM_PSCR–ßdMode
));

1182 
TIMx
->
PSC
 = 
P»sÿËr
;

1184 
TIMx
->
EGR
 = 
TIM_PSCR–ßdMode
;

1185 
	}
}

1199 
	$TIM_CouÁ”ModeCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_CouÁ”Mode
)

1201 
ušt16_t
 
tmpü1
 = 0;

1203 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1204 
	`as£¹_·¿m
(
	`IS_TIM_COUNTER_MODE
(
TIM_CouÁ”Mode
));

1205 
tmpü1
 = 
TIMx
->
CR1
;

1207 
tmpü1
 &ð(
ušt16_t
)(~((ušt16_t)(
TIM_CR1_DIR
 | 
TIM_CR1_CMS
)));

1209 
tmpü1
 |ð
TIM_CouÁ”Mode
;

1211 
TIMx
->
CR1
 = 
tmpü1
;

1212 
	}
}

1229 
	$TIM_S–eùIÅutTrigg”
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_IÅutTrigg”Sourû
)

1231 
ušt16_t
 
tmpsmü
 = 0;

1233 
	`as£¹_·¿m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

1234 
	`as£¹_·¿m
(
	`IS_TIM_TRIGGER_SELECTION
(
TIM_IÅutTrigg”Sourû
));

1236 
tmpsmü
 = 
TIMx
->
SMCR
;

1238 
tmpsmü
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_SMCR_TS
));

1240 
tmpsmü
 |ð
TIM_IÅutTrigg”Sourû
;

1242 
TIMx
->
SMCR
 = 
tmpsmü
;

1243 
	}
}

1264 
	$TIM_Encod”IÁ”çûCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_Encod”Mode
,

1265 
ušt16_t
 
TIM_IC1PÞ¬™y
, ušt16_ˆ
TIM_IC2PÞ¬™y
)

1267 
ušt16_t
 
tmpsmü
 = 0;

1268 
ušt16_t
 
tmpccmr1
 = 0;

1269 
ušt16_t
 
tmpcûr
 = 0;

1272 
	`as£¹_·¿m
(
	`IS_TIM_LIST5_PERIPH
(
TIMx
));

1273 
	`as£¹_·¿m
(
	`IS_TIM_ENCODER_MODE
(
TIM_Encod”Mode
));

1274 
	`as£¹_·¿m
(
	`IS_TIM_IC_POLARITY
(
TIM_IC1PÞ¬™y
));

1275 
	`as£¹_·¿m
(
	`IS_TIM_IC_POLARITY
(
TIM_IC2PÞ¬™y
));

1278 
tmpsmü
 = 
TIMx
->
SMCR
;

1281 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1284 
tmpcûr
 = 
TIMx
->
CCER
;

1287 
tmpsmü
 &ð(
ušt16_t
)(~((ušt16_t)
TIM_SMCR_SMS
));

1288 
tmpsmü
 |ð
TIM_Encod”Mode
;

1291 
tmpccmr1
 &ð(
ušt16_t
)(((ušt16_t)~((ušt16_t)
TIM_CCMR1_CC1S
)è& (ušt16_t)(~((ušt16_t)
TIM_CCMR1_CC2S
)));

1292 
tmpccmr1
 |ð
TIM_CCMR1_CC1S_0
 | 
TIM_CCMR1_CC2S_0
;

1295 
tmpcûr
 &ð(
ušt16_t
)(((ušt16_t)~((ušt16_t)
TIM_CCER_CC1P
)è& ((ušt16_t)~((ušt16_t)
TIM_CCER_CC2P
)));

1296 
tmpcûr
 |ð(
ušt16_t
)(
TIM_IC1PÞ¬™y
 | (ušt16_t)(
TIM_IC2PÞ¬™y
 << (uint16_t)4));

1299 
TIMx
->
SMCR
 = 
tmpsmü
;

1301 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1303 
TIMx
->
CCER
 = 
tmpcûr
;

1304 
	}
}

1315 
	$TIM_FÜûdOC1CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FÜûdAùiÚ
)

1317 
ušt16_t
 
tmpccmr1
 = 0;

1319 
	`as£¹_·¿m
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

1320 
	`as£¹_·¿m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FÜûdAùiÚ
));

1321 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1323 
tmpccmr1
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCMR1_OC1M
);

1325 
tmpccmr1
 |ð
TIM_FÜûdAùiÚ
;

1327 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1328 
	}
}

1339 
	$TIM_FÜûdOC2CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FÜûdAùiÚ
)

1341 
ušt16_t
 
tmpccmr1
 = 0;

1343 
	`as£¹_·¿m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

1344 
	`as£¹_·¿m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FÜûdAùiÚ
));

1345 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1347 
tmpccmr1
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCMR1_OC2M
);

1349 
tmpccmr1
 |ð(
ušt16_t
)(
TIM_FÜûdAùiÚ
 << 8);

1351 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1352 
	}
}

1363 
	$TIM_FÜûdOC3CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FÜûdAùiÚ
)

1365 
ušt16_t
 
tmpccmr2
 = 0;

1367 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1368 
	`as£¹_·¿m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FÜûdAùiÚ
));

1369 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1371 
tmpccmr2
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCMR2_OC3M
);

1373 
tmpccmr2
 |ð
TIM_FÜûdAùiÚ
;

1375 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1376 
	}
}

1387 
	$TIM_FÜûdOC4CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FÜûdAùiÚ
)

1389 
ušt16_t
 
tmpccmr2
 = 0;

1391 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1392 
	`as£¹_·¿m
(
	`IS_TIM_FORCED_ACTION
(
TIM_FÜûdAùiÚ
));

1393 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1395 
tmpccmr2
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCMR2_OC4M
);

1397 
tmpccmr2
 |ð(
ušt16_t
)(
TIM_FÜûdAùiÚ
 << 8);

1399 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1400 
	}
}

1409 
	$TIM_ARRP»lßdCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
)

1412 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

1413 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1414 ià(
NewS‹
 !ð
DISABLE
)

1417 
TIMx
->
CR1
 |ð
TIM_CR1_ARPE
;

1422 
TIMx
->
CR1
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CR1_ARPE
);

1424 
	}
}

1433 
	$TIM_S–eùCOM
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
)

1436 
	`as£¹_·¿m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1437 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1438 ià(
NewS‹
 !ð
DISABLE
)

1441 
TIMx
->
CR2
 |ð
TIM_CR2_CCUS
;

1446 
TIMx
->
CR2
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CR2_CCUS
);

1448 
	}
}

1458 
	$TIM_S–eùCCDMA
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
)

1461 
	`as£¹_·¿m
(
	`IS_TIM_LIST4_PERIPH
(
TIMx
));

1462 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1463 ià(
NewS‹
 !ð
DISABLE
)

1466 
TIMx
->
CR2
 |ð
TIM_CR2_CCDS
;

1471 
TIMx
->
CR2
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CR2_CCDS
);

1473 
	}
}

1483 
	$TIM_CCP»lßdCÚŒÞ
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
)

1486 
	`as£¹_·¿m
(
	`IS_TIM_LIST5_PERIPH
(
TIMx
));

1487 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

1488 ià(
NewS‹
 !ð
DISABLE
)

1491 
TIMx
->
CR2
 |ð
TIM_CR2_CCPC
;

1496 
TIMx
->
CR2
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CR2_CCPC
);

1498 
	}
}

1509 
	$TIM_OC1P»lßdCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCP»lßd
)

1511 
ušt16_t
 
tmpccmr1
 = 0;

1513 
	`as£¹_·¿m
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

1514 
	`as£¹_·¿m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCP»lßd
));

1515 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1517 
tmpccmr1
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCMR1_OC1PE
);

1519 
tmpccmr1
 |ð
TIM_OCP»lßd
;

1521 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1522 
	}
}

1534 
	$TIM_OC2P»lßdCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCP»lßd
)

1536 
ušt16_t
 
tmpccmr1
 = 0;

1538 
	`as£¹_·¿m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

1539 
	`as£¹_·¿m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCP»lßd
));

1540 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1542 
tmpccmr1
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCMR1_OC2PE
);

1544 
tmpccmr1
 |ð(
ušt16_t
)(
TIM_OCP»lßd
 << 8);

1546 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1547 
	}
}

1558 
	$TIM_OC3P»lßdCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCP»lßd
)

1560 
ušt16_t
 
tmpccmr2
 = 0;

1562 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1563 
	`as£¹_·¿m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCP»lßd
));

1564 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1566 
tmpccmr2
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCMR2_OC3PE
);

1568 
tmpccmr2
 |ð
TIM_OCP»lßd
;

1570 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1571 
	}
}

1582 
	$TIM_OC4P»lßdCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCP»lßd
)

1584 
ušt16_t
 
tmpccmr2
 = 0;

1586 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1587 
	`as£¹_·¿m
(
	`IS_TIM_OCPRELOAD_STATE
(
TIM_OCP»lßd
));

1588 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1590 
tmpccmr2
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCMR2_OC4PE
);

1592 
tmpccmr2
 |ð(
ušt16_t
)(
TIM_OCP»lßd
 << 8);

1594 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1595 
	}
}

1606 
	$TIM_OC1Fa¡CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCFa¡
)

1608 
ušt16_t
 
tmpccmr1
 = 0;

1610 
	`as£¹_·¿m
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

1611 
	`as£¹_·¿m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa¡
));

1613 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1615 
tmpccmr1
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCMR1_OC1FE
);

1617 
tmpccmr1
 |ð
TIM_OCFa¡
;

1619 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1620 
	}
}

1632 
	$TIM_OC2Fa¡CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCFa¡
)

1634 
ušt16_t
 
tmpccmr1
 = 0;

1636 
	`as£¹_·¿m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

1637 
	`as£¹_·¿m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa¡
));

1639 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1641 
tmpccmr1
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCMR1_OC2FE
);

1643 
tmpccmr1
 |ð(
ušt16_t
)(
TIM_OCFa¡
 << 8);

1645 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1646 
	}
}

1657 
	$TIM_OC3Fa¡CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCFa¡
)

1659 
ušt16_t
 
tmpccmr2
 = 0;

1661 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1662 
	`as£¹_·¿m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa¡
));

1664 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1666 
tmpccmr2
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCMR2_OC3FE
);

1668 
tmpccmr2
 |ð
TIM_OCFa¡
;

1670 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1671 
	}
}

1682 
	$TIM_OC4Fa¡CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCFa¡
)

1684 
ušt16_t
 
tmpccmr2
 = 0;

1686 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1687 
	`as£¹_·¿m
(
	`IS_TIM_OCFAST_STATE
(
TIM_OCFa¡
));

1689 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1691 
tmpccmr2
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCMR2_OC4FE
);

1693 
tmpccmr2
 |ð(
ušt16_t
)(
TIM_OCFa¡
 << 8);

1695 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1696 
	}
}

1707 
	$TIM_CË¬OC1Ref
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCCË¬
)

1709 
ušt16_t
 
tmpccmr1
 = 0;

1711 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1712 
	`as£¹_·¿m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCË¬
));

1714 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1717 
tmpccmr1
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCMR1_OC1CE
);

1719 
tmpccmr1
 |ð
TIM_OCCË¬
;

1721 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1722 
	}
}

1733 
	$TIM_CË¬OC2Ref
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCCË¬
)

1735 
ušt16_t
 
tmpccmr1
 = 0;

1737 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1738 
	`as£¹_·¿m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCË¬
));

1739 
tmpccmr1
 = 
TIMx
->
CCMR1
;

1741 
tmpccmr1
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCMR1_OC2CE
);

1743 
tmpccmr1
 |ð(
ušt16_t
)(
TIM_OCCË¬
 << 8);

1745 
TIMx
->
CCMR1
 = 
tmpccmr1
;

1746 
	}
}

1757 
	$TIM_CË¬OC3Ref
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCCË¬
)

1759 
ušt16_t
 
tmpccmr2
 = 0;

1761 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1762 
	`as£¹_·¿m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCË¬
));

1763 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1765 
tmpccmr2
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCMR2_OC3CE
);

1767 
tmpccmr2
 |ð
TIM_OCCË¬
;

1769 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1770 
	}
}

1781 
	$TIM_CË¬OC4Ref
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCCË¬
)

1783 
ušt16_t
 
tmpccmr2
 = 0;

1785 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1786 
	`as£¹_·¿m
(
	`IS_TIM_OCCLEAR_STATE
(
TIM_OCCË¬
));

1787 
tmpccmr2
 = 
TIMx
->
CCMR2
;

1789 
tmpccmr2
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCMR2_OC4CE
);

1791 
tmpccmr2
 |ð(
ušt16_t
)(
TIM_OCCË¬
 << 8);

1793 
TIMx
->
CCMR2
 = 
tmpccmr2
;

1794 
	}
}

1805 
	$TIM_OC1PÞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCPÞ¬™y
)

1807 
ušt16_t
 
tmpcûr
 = 0;

1809 
	`as£¹_·¿m
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

1810 
	`as£¹_·¿m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPÞ¬™y
));

1811 
tmpcûr
 = 
TIMx
->
CCER
;

1813 
tmpcûr
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCER_CC1P
);

1814 
tmpcûr
 |ð
TIM_OCPÞ¬™y
;

1816 
TIMx
->
CCER
 = 
tmpcûr
;

1817 
	}
}

1828 
	$TIM_OC1NPÞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCNPÞ¬™y
)

1830 
ušt16_t
 
tmpcûr
 = 0;

1832 
	`as£¹_·¿m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

1833 
	`as£¹_·¿m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCNPÞ¬™y
));

1835 
tmpcûr
 = 
TIMx
->
CCER
;

1837 
tmpcûr
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCER_CC1NP
);

1838 
tmpcûr
 |ð
TIM_OCNPÞ¬™y
;

1840 
TIMx
->
CCER
 = 
tmpcûr
;

1841 
	}
}

1852 
	$TIM_OC2PÞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCPÞ¬™y
)

1854 
ušt16_t
 
tmpcûr
 = 0;

1856 
	`as£¹_·¿m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

1857 
	`as£¹_·¿m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPÞ¬™y
));

1858 
tmpcûr
 = 
TIMx
->
CCER
;

1860 
tmpcûr
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCER_CC2P
);

1861 
tmpcûr
 |ð(
ušt16_t
)(
TIM_OCPÞ¬™y
 << 4);

1863 
TIMx
->
CCER
 = 
tmpcûr
;

1864 
	}
}

1875 
	$TIM_OC2NPÞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCNPÞ¬™y
)

1877 
ušt16_t
 
tmpcûr
 = 0;

1879 
	`as£¹_·¿m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1880 
	`as£¹_·¿m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCNPÞ¬™y
));

1882 
tmpcûr
 = 
TIMx
->
CCER
;

1884 
tmpcûr
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCER_CC2NP
);

1885 
tmpcûr
 |ð(
ušt16_t
)(
TIM_OCNPÞ¬™y
 << 4);

1887 
TIMx
->
CCER
 = 
tmpcûr
;

1888 
	}
}

1899 
	$TIM_OC3PÞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCPÞ¬™y
)

1901 
ušt16_t
 
tmpcûr
 = 0;

1903 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1904 
	`as£¹_·¿m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPÞ¬™y
));

1905 
tmpcûr
 = 
TIMx
->
CCER
;

1907 
tmpcûr
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCER_CC3P
);

1908 
tmpcûr
 |ð(
ušt16_t
)(
TIM_OCPÞ¬™y
 << 8);

1910 
TIMx
->
CCER
 = 
tmpcûr
;

1911 
	}
}

1922 
	$TIM_OC3NPÞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCNPÞ¬™y
)

1924 
ušt16_t
 
tmpcûr
 = 0;

1927 
	`as£¹_·¿m
(
	`IS_TIM_LIST1_PERIPH
(
TIMx
));

1928 
	`as£¹_·¿m
(
	`IS_TIM_OCN_POLARITY
(
TIM_OCNPÞ¬™y
));

1930 
tmpcûr
 = 
TIMx
->
CCER
;

1932 
tmpcûr
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCER_CC3NP
);

1933 
tmpcûr
 |ð(
ušt16_t
)(
TIM_OCNPÞ¬™y
 << 8);

1935 
TIMx
->
CCER
 = 
tmpcûr
;

1936 
	}
}

1947 
	$TIM_OC4PÞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCPÞ¬™y
)

1949 
ušt16_t
 
tmpcûr
 = 0;

1951 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

1952 
	`as£¹_·¿m
(
	`IS_TIM_OC_POLARITY
(
TIM_OCPÞ¬™y
));

1953 
tmpcûr
 = 
TIMx
->
CCER
;

1955 
tmpcûr
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCER_CC4P
);

1956 
tmpcûr
 |ð(
ušt16_t
)(
TIM_OCPÞ¬™y
 << 12);

1958 
TIMx
->
CCER
 = 
tmpcûr
;

1959 
	}
}

1974 
	$TIM_CCxCmd
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ChªÃl
, ušt16_ˆ
TIM_CCx
)

1976 
ušt16_t
 
tmp
 = 0;

1979 
	`as£¹_·¿m
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

1980 
	`as£¹_·¿m
(
	`IS_TIM_CHANNEL
(
TIM_ChªÃl
));

1981 
	`as£¹_·¿m
(
	`IS_TIM_CCX
(
TIM_CCx
));

1983 
tmp
 = 
CCER_CCE_S‘
 << 
TIM_ChªÃl
;

1986 
TIMx
->
CCER
 &ð(
ušt16_t
)~ 
tmp
;

1989 
TIMx
->
CCER
 |ð(
ušt16_t
)(
TIM_CCx
 << 
TIM_ChªÃl
);

1990 
	}
}

2004 
	$TIM_CCxNCmd
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ChªÃl
, ušt16_ˆ
TIM_CCxN
)

2006 
ušt16_t
 
tmp
 = 0;

2009 
	`as£¹_·¿m
(
	`IS_TIM_LIST2_PERIPH
(
TIMx
));

2010 
	`as£¹_·¿m
(
	`IS_TIM_COMPLEMENTARY_CHANNEL
(
TIM_ChªÃl
));

2011 
	`as£¹_·¿m
(
	`IS_TIM_CCXN
(
TIM_CCxN
));

2013 
tmp
 = 
CCER_CCNE_S‘
 << 
TIM_ChªÃl
;

2016 
TIMx
->
CCER
 &ð(
ušt16_t
è~
tmp
;

2019 
TIMx
->
CCER
 |ð(
ušt16_t
)(
TIM_CCxN
 << 
TIM_ChªÃl
);

2020 
	}
}

2045 
	$TIM_S–eùOCxM
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ChªÃl
, ušt16_ˆ
TIM_OCMode
)

2047 
ušt32_t
 
tmp
 = 0;

2048 
ušt16_t
 
tmp1
 = 0;

2051 
	`as£¹_·¿m
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

2052 
	`as£¹_·¿m
(
	`IS_TIM_CHANNEL
(
TIM_ChªÃl
));

2053 
	`as£¹_·¿m
(
	`IS_TIM_OCM
(
TIM_OCMode
));

2055 
tmp
 = (
ušt32_t
è
TIMx
;

2056 
tmp
 +ð
CCMR_Off£t
;

2058 
tmp1
 = 
CCER_CCE_S‘
 << (
ušt16_t
)
TIM_ChªÃl
;

2061 
TIMx
->
CCER
 &ð(
ušt16_t
è~
tmp1
;

2063 if((
TIM_ChªÃl
 =ð
TIM_ChªÃl_1
è||(TIM_ChªÃÈ=ð
TIM_ChªÃl_3
))

2065 
tmp
 +ð(
TIM_ChªÃl
>>1);

2068 *(
__IO
 
ušt32_t
 *è
tmp
 &ð(ušt32_t)~((ušt32_t)
TIM_CCMR1_OC1M
);

2071 *(
__IO
 
ušt32_t
 *è
tmp
 |ð
TIM_OCMode
;

2075 
tmp
 +ð(
ušt16_t
)(
TIM_ChªÃl
 - (uint16_t)4)>> (uint16_t)1;

2078 *(
__IO
 
ušt32_t
 *è
tmp
 &ð(ušt32_t)~((ušt32_t)
TIM_CCMR1_OC2M
);

2081 *(
__IO
 
ušt32_t
 *è
tmp
 |ð(
ušt16_t
)(
TIM_OCMode
 << 8);

2083 
	}
}

2092 
	$TIM_Upd©eDi§bËCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
)

2095 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2096 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

2097 ià(
NewS‹
 !ð
DISABLE
)

2100 
TIMx
->
CR1
 |ð
TIM_CR1_UDIS
;

2105 
TIMx
->
CR1
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CR1_UDIS
);

2107 
	}
}

2120 
	$TIM_Upd©eReque¡CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_Upd©eSourû
)

2123 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2124 
	`as£¹_·¿m
(
	`IS_TIM_UPDATE_SOURCE
(
TIM_Upd©eSourû
));

2125 ià(
TIM_Upd©eSourû
 !ð
TIM_Upd©eSourû_Glob®
)

2128 
TIMx
->
CR1
 |ð
TIM_CR1_URS
;

2133 
TIMx
->
CR1
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CR1_URS
);

2135 
	}
}

2144 
	$TIM_S–eùH®lS’sÜ
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
)

2147 
	`as£¹_·¿m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

2148 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

2149 ià(
NewS‹
 !ð
DISABLE
)

2152 
TIMx
->
CR2
 |ð
TIM_CR2_TI1S
;

2157 
TIMx
->
CR2
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CR2_TI1S
);

2159 
	}
}

2170 
	$TIM_S–eùOÃPul£Mode
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OPMode
)

2173 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2174 
	`as£¹_·¿m
(
	`IS_TIM_OPM_MODE
(
TIM_OPMode
));

2176 
TIMx
->
CR1
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CR1_OPM
);

2178 
TIMx
->
CR1
 |ð
TIM_OPMode
;

2179 
	}
}

2202 
	$TIM_S–eùOuutTrigg”
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_TRGOSourû
)

2205 
	`as£¹_·¿m
(
	`IS_TIM_LIST7_PERIPH
(
TIMx
));

2206 
	`as£¹_·¿m
(
	`IS_TIM_TRGO_SOURCE
(
TIM_TRGOSourû
));

2208 
TIMx
->
CR2
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CR2_MMS
);

2210 
TIMx
->
CR2
 |ð
TIM_TRGOSourû
;

2211 
	}
}

2225 
	$TIM_S–eùSÏveMode
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_SÏveMode
)

2228 
	`as£¹_·¿m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

2229 
	`as£¹_·¿m
(
	`IS_TIM_SLAVE_MODE
(
TIM_SÏveMode
));

2231 
TIMx
->
SMCR
 &ð(
ušt16_t
)~((ušt16_t)
TIM_SMCR_SMS
);

2233 
TIMx
->
SMCR
 |ð
TIM_SÏveMode
;

2234 
	}
}

2246 
	$TIM_S–eùMa¡”SÏveMode
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_Ma¡”SÏveMode
)

2249 
	`as£¹_·¿m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

2250 
	`as£¹_·¿m
(
	`IS_TIM_MSM_STATE
(
TIM_Ma¡”SÏveMode
));

2252 
TIMx
->
SMCR
 &ð(
ušt16_t
)~((ušt16_t)
TIM_SMCR_MSM
);

2255 
TIMx
->
SMCR
 |ð
TIM_Ma¡”SÏveMode
;

2256 
	}
}

2264 
	$TIM_S‘CouÁ”
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
CouÁ”
)

2267 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2269 
TIMx
->
CNT
 = 
CouÁ”
;

2270 
	}
}

2278 
	$TIM_S‘AutÜ–ßd
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
AutÜ–ßd
)

2281 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2283 
TIMx
->
ARR
 = 
AutÜ–ßd
;

2284 
	}
}

2292 
	$TIM_S‘Com·»1
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
Com·»1
)

2295 
	`as£¹_·¿m
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

2297 
TIMx
->
CCR1
 = 
Com·»1
;

2298 
	}
}

2306 
	$TIM_S‘Com·»2
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
Com·»2
)

2309 
	`as£¹_·¿m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

2311 
TIMx
->
CCR2
 = 
Com·»2
;

2312 
	}
}

2320 
	$TIM_S‘Com·»3
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
Com·»3
)

2323 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2325 
TIMx
->
CCR3
 = 
Com·»3
;

2326 
	}
}

2334 
	$TIM_S‘Com·»4
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
Com·»4
)

2337 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2339 
TIMx
->
CCR4
 = 
Com·»4
;

2340 
	}
}

2353 
	$TIM_S‘IC1P»sÿËr
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPSC
)

2356 
	`as£¹_·¿m
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

2357 
	`as£¹_·¿m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2359 
TIMx
->
CCMR1
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCMR1_IC1PSC
);

2361 
TIMx
->
CCMR1
 |ð
TIM_ICPSC
;

2362 
	}
}

2375 
	$TIM_S‘IC2P»sÿËr
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPSC
)

2378 
	`as£¹_·¿m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

2379 
	`as£¹_·¿m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2381 
TIMx
->
CCMR1
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCMR1_IC2PSC
);

2383 
TIMx
->
CCMR1
 |ð(
ušt16_t
)(
TIM_ICPSC
 << 8);

2384 
	}
}

2397 
	$TIM_S‘IC3P»sÿËr
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPSC
)

2400 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2401 
	`as£¹_·¿m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2403 
TIMx
->
CCMR2
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCMR2_IC3PSC
);

2405 
TIMx
->
CCMR2
 |ð
TIM_ICPSC
;

2406 
	}
}

2419 
	$TIM_S‘IC4P»sÿËr
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPSC
)

2422 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2423 
	`as£¹_·¿m
(
	`IS_TIM_IC_PRESCALER
(
TIM_ICPSC
));

2425 
TIMx
->
CCMR2
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCMR2_IC4PSC
);

2427 
TIMx
->
CCMR2
 |ð(
ušt16_t
)(
TIM_ICPSC
 << 8);

2428 
	}
}

2441 
	$TIM_S‘ClockDivisiÚ
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_CKD
)

2444 
	`as£¹_·¿m
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

2445 
	`as£¹_·¿m
(
	`IS_TIM_CKD_DIV
(
TIM_CKD
));

2447 
TIMx
->
CR1
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CR1_CKD
);

2449 
TIMx
->
CR1
 |ð
TIM_CKD
;

2450 
	}
}

2457 
ušt16_t
 
	$TIM_G‘C­tu»1
(
TIM_Ty³Def
* 
TIMx
)

2460 
	`as£¹_·¿m
(
	`IS_TIM_LIST8_PERIPH
(
TIMx
));

2462  
TIMx
->
CCR1
;

2463 
	}
}

2470 
ušt16_t
 
	$TIM_G‘C­tu»2
(
TIM_Ty³Def
* 
TIMx
)

2473 
	`as£¹_·¿m
(
	`IS_TIM_LIST6_PERIPH
(
TIMx
));

2475  
TIMx
->
CCR2
;

2476 
	}
}

2483 
ušt16_t
 
	$TIM_G‘C­tu»3
(
TIM_Ty³Def
* 
TIMx
)

2486 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2488  
TIMx
->
CCR3
;

2489 
	}
}

2496 
ušt16_t
 
	$TIM_G‘C­tu»4
(
TIM_Ty³Def
* 
TIMx
)

2499 
	`as£¹_·¿m
(
	`IS_TIM_LIST3_PERIPH
(
TIMx
));

2501  
TIMx
->
CCR4
;

2502 
	}
}

2509 
ušt16_t
 
	$TIM_G‘CouÁ”
(
TIM_Ty³Def
* 
TIMx
)

2512 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2514  
TIMx
->
CNT
;

2515 
	}
}

2522 
ušt16_t
 
	$TIM_G‘P»sÿËr
(
TIM_Ty³Def
* 
TIMx
)

2525 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2527  
TIMx
->
PSC
;

2528 
	}
}

2556 
FÏgStus
 
	$TIM_G‘FÏgStus
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FLAG
)

2558 
ITStus
 
b™¡©us
 = 
RESET
;

2560 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2561 
	`as£¹_·¿m
(
	`IS_TIM_GET_FLAG
(
TIM_FLAG
));

2563 ià((
TIMx
->
SR
 & 
TIM_FLAG
è!ð(
ušt16_t
)
RESET
)

2565 
b™¡©us
 = 
SET
;

2569 
b™¡©us
 = 
RESET
;

2571  
b™¡©us
;

2572 
	}
}

2600 
	$TIM_CË¬FÏg
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FLAG
)

2603 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2604 
	`as£¹_·¿m
(
	`IS_TIM_CLEAR_FLAG
(
TIM_FLAG
));

2607 
TIMx
->
SR
 = (
ušt16_t
)~
TIM_FLAG
;

2608 
	}
}

2632 
ITStus
 
	$TIM_G‘ITStus
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_IT
)

2634 
ITStus
 
b™¡©us
 = 
RESET
;

2635 
ušt16_t
 
™¡©us
 = 0x0, 
™’abË
 = 0x0;

2637 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2638 
	`as£¹_·¿m
(
	`IS_TIM_GET_IT
(
TIM_IT
));

2640 
™¡©us
 = 
TIMx
->
SR
 & 
TIM_IT
;

2642 
™’abË
 = 
TIMx
->
DIER
 & 
TIM_IT
;

2643 ià((
™¡©us
 !ð(
ušt16_t
)
RESET
è&& (
™’abË
 != (uint16_t)RESET))

2645 
b™¡©us
 = 
SET
;

2649 
b™¡©us
 = 
RESET
;

2651  
b™¡©us
;

2652 
	}
}

2676 
	$TIM_CË¬ITP’dšgB™
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_IT
)

2679 
	`as£¹_·¿m
(
	`IS_TIM_ALL_PERIPH
(
TIMx
));

2680 
	`as£¹_·¿m
(
	`IS_TIM_IT
(
TIM_IT
));

2682 
TIMx
->
SR
 = (
ušt16_t
)~
TIM_IT
;

2683 
	}
}

2701 
	$TI1_CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPÞ¬™y
, ušt16_ˆ
TIM_ICS–eùiÚ
,

2702 
ušt16_t
 
TIM_ICFž‹r
)

2704 
ušt16_t
 
tmpccmr1
 = 0, 
tmpcûr
 = 0;

2706 
TIMx
->
CCER
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCER_CC1E
);

2707 
tmpccmr1
 = 
TIMx
->
CCMR1
;

2708 
tmpcûr
 = 
TIMx
->
CCER
;

2710 
tmpccmr1
 &ð(
ušt16_t
)(((ušt16_t)~((ušt16_t)
TIM_CCMR1_CC1S
)è& ((ušt16_t)~((ušt16_t)
TIM_CCMR1_IC1F
)));

2711 
tmpccmr1
 |ð(
ušt16_t
)(
TIM_ICS–eùiÚ
 | (ušt16_t)(
TIM_ICFž‹r
 << (uint16_t)4));

2713 if((
TIMx
 =ð
TIM1
è|| (TIMx =ð
TIM8
è|| (TIMx =ð
TIM2
è|| (TIMx =ð
TIM3
) ||

2714 (
TIMx
 =ð
TIM4
è||(TIMx =ð
TIM5
))

2717 
tmpcûr
 &ð(
ušt16_t
)~((ušt16_t)(
TIM_CCER_CC1P
));

2718 
tmpcûr
 |ð(
ušt16_t
)(
TIM_ICPÞ¬™y
 | (ušt16_t)
TIM_CCER_CC1E
);

2723 
tmpcûr
 &ð(
ušt16_t
)~((ušt16_t)(
TIM_CCER_CC1P
 | 
TIM_CCER_CC1NP
));

2724 
tmpcûr
 |ð(
ušt16_t
)(
TIM_ICPÞ¬™y
 | (ušt16_t)
TIM_CCER_CC1E
);

2728 
TIMx
->
CCMR1
 = 
tmpccmr1
;

2729 
TIMx
->
CCER
 = 
tmpcûr
;

2730 
	}
}

2748 
	$TI2_CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPÞ¬™y
, ušt16_ˆ
TIM_ICS–eùiÚ
,

2749 
ušt16_t
 
TIM_ICFž‹r
)

2751 
ušt16_t
 
tmpccmr1
 = 0, 
tmpcûr
 = 0, 
tmp
 = 0;

2753 
TIMx
->
CCER
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCER_CC2E
);

2754 
tmpccmr1
 = 
TIMx
->
CCMR1
;

2755 
tmpcûr
 = 
TIMx
->
CCER
;

2756 
tmp
 = (
ušt16_t
)(
TIM_ICPÞ¬™y
 << 4);

2758 
tmpccmr1
 &ð(
ušt16_t
)(((ušt16_t)~((ušt16_t)
TIM_CCMR1_CC2S
)è& ((ušt16_t)~((ušt16_t)
TIM_CCMR1_IC2F
)));

2759 
tmpccmr1
 |ð(
ušt16_t
)(
TIM_ICFž‹r
 << 12);

2760 
tmpccmr1
 |ð(
ušt16_t
)(
TIM_ICS–eùiÚ
 << 8);

2762 if((
TIMx
 =ð
TIM1
è|| (TIMx =ð
TIM8
è|| (TIMx =ð
TIM2
è|| (TIMx =ð
TIM3
) ||

2763 (
TIMx
 =ð
TIM4
è||(TIMx =ð
TIM5
))

2766 
tmpcûr
 &ð(
ušt16_t
)~((ušt16_t)(
TIM_CCER_CC2P
));

2767 
tmpcûr
 |ð(
ušt16_t
)(
tmp
 | (ušt16_t)
TIM_CCER_CC2E
);

2772 
tmpcûr
 &ð(
ušt16_t
)~((ušt16_t)(
TIM_CCER_CC2P
 | 
TIM_CCER_CC2NP
));

2773 
tmpcûr
 |ð(
ušt16_t
)(
TIM_ICPÞ¬™y
 | (ušt16_t)
TIM_CCER_CC2E
);

2777 
TIMx
->
CCMR1
 = 
tmpccmr1
 ;

2778 
TIMx
->
CCER
 = 
tmpcûr
;

2779 
	}
}

2797 
	$TI3_CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPÞ¬™y
, ušt16_ˆ
TIM_ICS–eùiÚ
,

2798 
ušt16_t
 
TIM_ICFž‹r
)

2800 
ušt16_t
 
tmpccmr2
 = 0, 
tmpcûr
 = 0, 
tmp
 = 0;

2802 
TIMx
->
CCER
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCER_CC3E
);

2803 
tmpccmr2
 = 
TIMx
->
CCMR2
;

2804 
tmpcûr
 = 
TIMx
->
CCER
;

2805 
tmp
 = (
ušt16_t
)(
TIM_ICPÞ¬™y
 << 8);

2807 
tmpccmr2
 &ð(
ušt16_t
)(((ušt16_t)~((ušt16_t)
TIM_CCMR2_CC3S
)è& ((ušt16_t)~((ušt16_t)
TIM_CCMR2_IC3F
)));

2808 
tmpccmr2
 |ð(
ušt16_t
)(
TIM_ICS–eùiÚ
 | (ušt16_t)(
TIM_ICFž‹r
 << (uint16_t)4));

2810 if((
TIMx
 =ð
TIM1
è|| (TIMx =ð
TIM8
è|| (TIMx =ð
TIM2
è|| (TIMx =ð
TIM3
) ||

2811 (
TIMx
 =ð
TIM4
è||(TIMx =ð
TIM5
))

2814 
tmpcûr
 &ð(
ušt16_t
)~((ušt16_t)(
TIM_CCER_CC3P
));

2815 
tmpcûr
 |ð(
ušt16_t
)(
tmp
 | (ušt16_t)
TIM_CCER_CC3E
);

2820 
tmpcûr
 &ð(
ušt16_t
)~((ušt16_t)(
TIM_CCER_CC3P
 | 
TIM_CCER_CC3NP
));

2821 
tmpcûr
 |ð(
ušt16_t
)(
TIM_ICPÞ¬™y
 | (ušt16_t)
TIM_CCER_CC3E
);

2825 
TIMx
->
CCMR2
 = 
tmpccmr2
;

2826 
TIMx
->
CCER
 = 
tmpcûr
;

2827 
	}
}

2845 
	$TI4_CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPÞ¬™y
, ušt16_ˆ
TIM_ICS–eùiÚ
,

2846 
ušt16_t
 
TIM_ICFž‹r
)

2848 
ušt16_t
 
tmpccmr2
 = 0, 
tmpcûr
 = 0, 
tmp
 = 0;

2851 
TIMx
->
CCER
 &ð(
ušt16_t
)~((ušt16_t)
TIM_CCER_CC4E
);

2852 
tmpccmr2
 = 
TIMx
->
CCMR2
;

2853 
tmpcûr
 = 
TIMx
->
CCER
;

2854 
tmp
 = (
ušt16_t
)(
TIM_ICPÞ¬™y
 << 12);

2856 
tmpccmr2
 &ð(
ušt16_t
)((ušt16_t)(~(ušt16_t)
TIM_CCMR2_CC4S
è& ((ušt16_t)~((ušt16_t)
TIM_CCMR2_IC4F
)));

2857 
tmpccmr2
 |ð(
ušt16_t
)(
TIM_ICS–eùiÚ
 << 8);

2858 
tmpccmr2
 |ð(
ušt16_t
)(
TIM_ICFž‹r
 << 12);

2860 if((
TIMx
 =ð
TIM1
è|| (TIMx =ð
TIM8
è|| (TIMx =ð
TIM2
è|| (TIMx =ð
TIM3
) ||

2861 (
TIMx
 =ð
TIM4
è||(TIMx =ð
TIM5
))

2864 
tmpcûr
 &ð(
ušt16_t
)~((ušt16_t)(
TIM_CCER_CC4P
));

2865 
tmpcûr
 |ð(
ušt16_t
)(
tmp
 | (ušt16_t)
TIM_CCER_CC4E
);

2870 
tmpcûr
 &ð(
ušt16_t
)~((ušt16_t)(
TIM_CCER_CC3P
 | 
TIM_CCER_CC4NP
));

2871 
tmpcûr
 |ð(
ušt16_t
)(
TIM_ICPÞ¬™y
 | (ušt16_t)
TIM_CCER_CC4E
);

2874 
TIMx
->
CCMR2
 = 
tmpccmr2
;

2875 
TIMx
->
CCER
 = 
tmpcûr
;

2876 
	}
}

	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_tim.h

24 #iâdeà
__STM32F10x_TIM_H


25 
	#__STM32F10x_TIM_H


	)

27 #ifdeà
__ýlu¥lus


32 
	~"¡m32f10x.h
"

53 
ušt16_t
 
TIM_P»sÿËr
;

56 
ušt16_t
 
TIM_CouÁ”Mode
;

59 
ušt16_t
 
TIM_P”iod
;

63 
ušt16_t
 
TIM_ClockDivisiÚ
;

66 
ušt8_t
 
TIM_R•‘™iÚCouÁ”
;

74 } 
	tTIM_TimeBa£In™Ty³Def
;

82 
ušt16_t
 
TIM_OCMode
;

85 
ušt16_t
 
TIM_OuutS‹
;

88 
ušt16_t
 
TIM_OuutNS‹
;

92 
ušt16_t
 
TIM_Pul£
;

95 
ušt16_t
 
TIM_OCPÞ¬™y
;

98 
ušt16_t
 
TIM_OCNPÞ¬™y
;

102 
ušt16_t
 
TIM_OCIdËS‹
;

106 
ušt16_t
 
TIM_OCNIdËS‹
;

109 } 
	tTIM_OCIn™Ty³Def
;

118 
ušt16_t
 
TIM_ChªÃl
;

121 
ušt16_t
 
TIM_ICPÞ¬™y
;

124 
ušt16_t
 
TIM_ICS–eùiÚ
;

127 
ušt16_t
 
TIM_ICP»sÿËr
;

130 
ušt16_t
 
TIM_ICFž‹r
;

132 } 
	tTIM_ICIn™Ty³Def
;

142 
ušt16_t
 
TIM_OSSRS‹
;

145 
ušt16_t
 
TIM_OSSIS‹
;

148 
ušt16_t
 
TIM_LOCKLev–
;

151 
ušt16_t
 
TIM_D—dTime
;

155 
ušt16_t
 
TIM_B»ak
;

158 
ušt16_t
 
TIM_B»akPÞ¬™y
;

161 
ušt16_t
 
TIM_Autom©icOuut
;

163 } 
	tTIM_BDTRIn™Ty³Def
;

169 
	#IS_TIM_ALL_PERIPH
(
PERIPH
è(((PERIPHè=ð
TIM1
è|| \

	)

170 ((
PERIPH
è=ð
TIM2
) || \

171 ((
PERIPH
è=ð
TIM3
) || \

172 ((
PERIPH
è=ð
TIM4
) || \

173 ((
PERIPH
è=ð
TIM5
) || \

174 ((
PERIPH
è=ð
TIM6
) || \

175 ((
PERIPH
è=ð
TIM7
) || \

176 ((
PERIPH
è=ð
TIM8
) || \

177 ((
PERIPH
è=ð
TIM9
) || \

178 ((
PERIPH
è=ð
TIM10
)|| \

179 ((
PERIPH
è=ð
TIM11
)|| \

180 ((
PERIPH
è=ð
TIM12
)|| \

181 ((
PERIPH
è=ð
TIM13
)|| \

182 ((
PERIPH
è=ð
TIM14
)|| \

183 ((
PERIPH
è=ð
TIM15
)|| \

184 ((
PERIPH
è=ð
TIM16
)|| \

185 ((
PERIPH
è=ð
TIM17
))

188 
	#IS_TIM_LIST1_PERIPH
(
PERIPH
è(((PERIPHè=ð
TIM1
è|| \

	)

189 ((
PERIPH
è=ð
TIM8
))

192 
	#IS_TIM_LIST2_PERIPH
(
PERIPH
è(((PERIPHè=ð
TIM1
è|| \

	)

193 ((
PERIPH
è=ð
TIM8
) || \

194 ((
PERIPH
è=ð
TIM15
)|| \

195 ((
PERIPH
è=ð
TIM16
)|| \

196 ((
PERIPH
è=ð
TIM17
))

199 
	#IS_TIM_LIST3_PERIPH
(
PERIPH
è(((PERIPHè=ð
TIM1
è|| \

	)

200 ((
PERIPH
è=ð
TIM2
) || \

201 ((
PERIPH
è=ð
TIM3
) || \

202 ((
PERIPH
è=ð
TIM4
) || \

203 ((
PERIPH
è=ð
TIM5
) || \

204 ((
PERIPH
è=ð
TIM8
))

207 
	#IS_TIM_LIST4_PERIPH
(
PERIPH
è(((PERIPHè=ð
TIM1
è|| \

	)

208 ((
PERIPH
è=ð
TIM2
) || \

209 ((
PERIPH
è=ð
TIM3
) || \

210 ((
PERIPH
è=ð
TIM4
) || \

211 ((
PERIPH
è=ð
TIM5
) || \

212 ((
PERIPH
è=ð
TIM8
) || \

213 ((
PERIPH
è=ð
TIM15
)|| \

214 ((
PERIPH
è=ð
TIM16
)|| \

215 ((
PERIPH
è=ð
TIM17
))

218 
	#IS_TIM_LIST5_PERIPH
(
PERIPH
è(((PERIPHè=ð
TIM1
è|| \

	)

219 ((
PERIPH
è=ð
TIM2
) || \

220 ((
PERIPH
è=ð
TIM3
) || \

221 ((
PERIPH
è=ð
TIM4
) || \

222 ((
PERIPH
è=ð
TIM5
) || \

223 ((
PERIPH
è=ð
TIM8
) || \

224 ((
PERIPH
è=ð
TIM15
))

227 
	#IS_TIM_LIST6_PERIPH
(
PERIPH
è(((PERIPHè=ð
TIM1
è|| \

	)

228 ((
PERIPH
è=ð
TIM2
) || \

229 ((
PERIPH
è=ð
TIM3
) || \

230 ((
PERIPH
è=ð
TIM4
) || \

231 ((
PERIPH
è=ð
TIM5
) || \

232 ((
PERIPH
è=ð
TIM8
) || \

233 ((
PERIPH
è=ð
TIM9
) || \

234 ((
PERIPH
è=ð
TIM12
)|| \

235 ((
PERIPH
è=ð
TIM15
))

238 
	#IS_TIM_LIST7_PERIPH
(
PERIPH
è(((PERIPHè=ð
TIM1
è|| \

	)

239 ((
PERIPH
è=ð
TIM2
) || \

240 ((
PERIPH
è=ð
TIM3
) || \

241 ((
PERIPH
è=ð
TIM4
) || \

242 ((
PERIPH
è=ð
TIM5
) || \

243 ((
PERIPH
è=ð
TIM6
) || \

244 ((
PERIPH
è=ð
TIM7
) || \

245 ((
PERIPH
è=ð
TIM8
) || \

246 ((
PERIPH
è=ð
TIM9
) || \

247 ((
PERIPH
è=ð
TIM12
)|| \

248 ((
PERIPH
è=ð
TIM15
))

251 
	#IS_TIM_LIST8_PERIPH
(
PERIPH
è(((PERIPHè=ð
TIM1
è|| \

	)

252 ((
PERIPH
è=ð
TIM2
) || \

253 ((
PERIPH
è=ð
TIM3
) || \

254 ((
PERIPH
è=ð
TIM4
) || \

255 ((
PERIPH
è=ð
TIM5
) || \

256 ((
PERIPH
è=ð
TIM8
) || \

257 ((
PERIPH
è=ð
TIM9
) || \

258 ((
PERIPH
è=ð
TIM10
)|| \

259 ((
PERIPH
è=ð
TIM11
)|| \

260 ((
PERIPH
è=ð
TIM12
)|| \

261 ((
PERIPH
è=ð
TIM13
)|| \

262 ((
PERIPH
è=ð
TIM14
)|| \

263 ((
PERIPH
è=ð
TIM15
)|| \

264 ((
PERIPH
è=ð
TIM16
)|| \

265 ((
PERIPH
è=ð
TIM17
))

268 
	#IS_TIM_LIST9_PERIPH
(
PERIPH
è(((PERIPHè=ð
TIM1
è|| \

	)

269 ((
PERIPH
è=ð
TIM2
) || \

270 ((
PERIPH
è=ð
TIM3
) || \

271 ((
PERIPH
è=ð
TIM4
) || \

272 ((
PERIPH
è=ð
TIM5
) || \

273 ((
PERIPH
è=ð
TIM6
) || \

274 ((
PERIPH
è=ð
TIM7
) || \

275 ((
PERIPH
è=ð
TIM8
) || \

276 ((
PERIPH
è=ð
TIM15
)|| \

277 ((
PERIPH
è=ð
TIM16
)|| \

278 ((
PERIPH
è=ð
TIM17
))

288 
	#TIM_OCMode_Timšg
 ((
ušt16_t
)0x0000)

	)

289 
	#TIM_OCMode_Aùive
 ((
ušt16_t
)0x0010)

	)

290 
	#TIM_OCMode_IÇùive
 ((
ušt16_t
)0x0020)

	)

291 
	#TIM_OCMode_ToggË
 ((
ušt16_t
)0x0030)

	)

292 
	#TIM_OCMode_PWM1
 ((
ušt16_t
)0x0060)

	)

293 
	#TIM_OCMode_PWM2
 ((
ušt16_t
)0x0070)

	)

294 
	#IS_TIM_OC_MODE
(
MODE
è(((MODEè=ð
TIM_OCMode_Timšg
è|| \

	)

295 ((
MODE
è=ð
TIM_OCMode_Aùive
) || \

296 ((
MODE
è=ð
TIM_OCMode_IÇùive
) || \

297 ((
MODE
è=ð
TIM_OCMode_ToggË
)|| \

298 ((
MODE
è=ð
TIM_OCMode_PWM1
) || \

299 ((
MODE
è=ð
TIM_OCMode_PWM2
))

300 
	#IS_TIM_OCM
(
MODE
è(((MODEè=ð
TIM_OCMode_Timšg
è|| \

	)

301 ((
MODE
è=ð
TIM_OCMode_Aùive
) || \

302 ((
MODE
è=ð
TIM_OCMode_IÇùive
) || \

303 ((
MODE
è=ð
TIM_OCMode_ToggË
)|| \

304 ((
MODE
è=ð
TIM_OCMode_PWM1
) || \

305 ((
MODE
è=ð
TIM_OCMode_PWM2
) || \

306 ((
MODE
è=ð
TIM_FÜûdAùiÚ_Aùive
) || \

307 ((
MODE
è=ð
TIM_FÜûdAùiÚ_InAùive
))

316 
	#TIM_OPMode_SšgË
 ((
ušt16_t
)0x0008)

	)

317 
	#TIM_OPMode_R•‘™ive
 ((
ušt16_t
)0x0000)

	)

318 
	#IS_TIM_OPM_MODE
(
MODE
è(((MODEè=ð
TIM_OPMode_SšgË
è|| \

	)

319 ((
MODE
è=ð
TIM_OPMode_R•‘™ive
))

328 
	#TIM_ChªÃl_1
 ((
ušt16_t
)0x0000)

	)

329 
	#TIM_ChªÃl_2
 ((
ušt16_t
)0x0004)

	)

330 
	#TIM_ChªÃl_3
 ((
ušt16_t
)0x0008)

	)

331 
	#TIM_ChªÃl_4
 ((
ušt16_t
)0x000C)

	)

332 
	#IS_TIM_CHANNEL
(
CHANNEL
è(((CHANNELè=ð
TIM_ChªÃl_1
è|| \

	)

333 ((
CHANNEL
è=ð
TIM_ChªÃl_2
) || \

334 ((
CHANNEL
è=ð
TIM_ChªÃl_3
) || \

335 ((
CHANNEL
è=ð
TIM_ChªÃl_4
))

336 
	#IS_TIM_PWMI_CHANNEL
(
CHANNEL
è(((CHANNELè=ð
TIM_ChªÃl_1
è|| \

	)

337 ((
CHANNEL
è=ð
TIM_ChªÃl_2
))

338 
	#IS_TIM_COMPLEMENTARY_CHANNEL
(
CHANNEL
è(((CHANNELè=ð
TIM_ChªÃl_1
è|| \

	)

339 ((
CHANNEL
è=ð
TIM_ChªÃl_2
) || \

340 ((
CHANNEL
è=ð
TIM_ChªÃl_3
))

349 
	#TIM_CKD_DIV1
 ((
ušt16_t
)0x0000)

	)

350 
	#TIM_CKD_DIV2
 ((
ušt16_t
)0x0100)

	)

351 
	#TIM_CKD_DIV4
 ((
ušt16_t
)0x0200)

	)

352 
	#IS_TIM_CKD_DIV
(
DIV
è(((DIVè=ð
TIM_CKD_DIV1
è|| \

	)

353 ((
DIV
è=ð
TIM_CKD_DIV2
) || \

354 ((
DIV
è=ð
TIM_CKD_DIV4
))

363 
	#TIM_CouÁ”Mode_Up
 ((
ušt16_t
)0x0000)

	)

364 
	#TIM_CouÁ”Mode_Down
 ((
ušt16_t
)0x0010)

	)

365 
	#TIM_CouÁ”Mode_C’‹rAligÃd1
 ((
ušt16_t
)0x0020)

	)

366 
	#TIM_CouÁ”Mode_C’‹rAligÃd2
 ((
ušt16_t
)0x0040)

	)

367 
	#TIM_CouÁ”Mode_C’‹rAligÃd3
 ((
ušt16_t
)0x0060)

	)

368 
	#IS_TIM_COUNTER_MODE
(
MODE
è(((MODEè=ð
TIM_CouÁ”Mode_Up
è|| \

	)

369 ((
MODE
è=ð
TIM_CouÁ”Mode_Down
) || \

370 ((
MODE
è=ð
TIM_CouÁ”Mode_C’‹rAligÃd1
) || \

371 ((
MODE
è=ð
TIM_CouÁ”Mode_C’‹rAligÃd2
) || \

372 ((
MODE
è=ð
TIM_CouÁ”Mode_C’‹rAligÃd3
))

381 
	#TIM_OCPÞ¬™y_High
 ((
ušt16_t
)0x0000)

	)

382 
	#TIM_OCPÞ¬™y_Low
 ((
ušt16_t
)0x0002)

	)

383 
	#IS_TIM_OC_POLARITY
(
POLARITY
è(((POLARITYè=ð
TIM_OCPÞ¬™y_High
è|| \

	)

384 ((
POLARITY
è=ð
TIM_OCPÞ¬™y_Low
))

393 
	#TIM_OCNPÞ¬™y_High
 ((
ušt16_t
)0x0000)

	)

394 
	#TIM_OCNPÞ¬™y_Low
 ((
ušt16_t
)0x0008)

	)

395 
	#IS_TIM_OCN_POLARITY
(
POLARITY
è(((POLARITYè=ð
TIM_OCNPÞ¬™y_High
è|| \

	)

396 ((
POLARITY
è=ð
TIM_OCNPÞ¬™y_Low
))

405 
	#TIM_OuutS‹_Di§bË
 ((
ušt16_t
)0x0000)

	)

406 
	#TIM_OuutS‹_EÇbË
 ((
ušt16_t
)0x0001)

	)

407 
	#IS_TIM_OUTPUT_STATE
(
STATE
è(((STATEè=ð
TIM_OuutS‹_Di§bË
è|| \

	)

408 ((
STATE
è=ð
TIM_OuutS‹_EÇbË
))

417 
	#TIM_OuutNS‹_Di§bË
 ((
ušt16_t
)0x0000)

	)

418 
	#TIM_OuutNS‹_EÇbË
 ((
ušt16_t
)0x0004)

	)

419 
	#IS_TIM_OUTPUTN_STATE
(
STATE
è(((STATEè=ð
TIM_OuutNS‹_Di§bË
è|| \

	)

420 ((
STATE
è=ð
TIM_OuutNS‹_EÇbË
))

429 
	#TIM_CCx_EÇbË
 ((
ušt16_t
)0x0001)

	)

430 
	#TIM_CCx_Di§bË
 ((
ušt16_t
)0x0000)

	)

431 
	#IS_TIM_CCX
(
CCX
è(((CCXè=ð
TIM_CCx_EÇbË
è|| \

	)

432 ((
CCX
è=ð
TIM_CCx_Di§bË
))

441 
	#TIM_CCxN_EÇbË
 ((
ušt16_t
)0x0004)

	)

442 
	#TIM_CCxN_Di§bË
 ((
ušt16_t
)0x0000)

	)

443 
	#IS_TIM_CCXN
(
CCXN
è(((CCXNè=ð
TIM_CCxN_EÇbË
è|| \

	)

444 ((
CCXN
è=ð
TIM_CCxN_Di§bË
))

453 
	#TIM_B»ak_EÇbË
 ((
ušt16_t
)0x1000)

	)

454 
	#TIM_B»ak_Di§bË
 ((
ušt16_t
)0x0000)

	)

455 
	#IS_TIM_BREAK_STATE
(
STATE
è(((STATEè=ð
TIM_B»ak_EÇbË
è|| \

	)

456 ((
STATE
è=ð
TIM_B»ak_Di§bË
))

465 
	#TIM_B»akPÞ¬™y_Low
 ((
ušt16_t
)0x0000)

	)

466 
	#TIM_B»akPÞ¬™y_High
 ((
ušt16_t
)0x2000)

	)

467 
	#IS_TIM_BREAK_POLARITY
(
POLARITY
è(((POLARITYè=ð
TIM_B»akPÞ¬™y_Low
è|| \

	)

468 ((
POLARITY
è=ð
TIM_B»akPÞ¬™y_High
))

477 
	#TIM_Autom©icOuut_EÇbË
 ((
ušt16_t
)0x4000)

	)

478 
	#TIM_Autom©icOuut_Di§bË
 ((
ušt16_t
)0x0000)

	)

479 
	#IS_TIM_AUTOMATIC_OUTPUT_STATE
(
STATE
è(((STATEè=ð
TIM_Autom©icOuut_EÇbË
è|| \

	)

480 ((
STATE
è=ð
TIM_Autom©icOuut_Di§bË
))

489 
	#TIM_LOCKLev–_OFF
 ((
ušt16_t
)0x0000)

	)

490 
	#TIM_LOCKLev–_1
 ((
ušt16_t
)0x0100)

	)

491 
	#TIM_LOCKLev–_2
 ((
ušt16_t
)0x0200)

	)

492 
	#TIM_LOCKLev–_3
 ((
ušt16_t
)0x0300)

	)

493 
	#IS_TIM_LOCK_LEVEL
(
LEVEL
è(((LEVELè=ð
TIM_LOCKLev–_OFF
è|| \

	)

494 ((
LEVEL
è=ð
TIM_LOCKLev–_1
) || \

495 ((
LEVEL
è=ð
TIM_LOCKLev–_2
) || \

496 ((
LEVEL
è=ð
TIM_LOCKLev–_3
))

505 
	#TIM_OSSIS‹_EÇbË
 ((
ušt16_t
)0x0400)

	)

506 
	#TIM_OSSIS‹_Di§bË
 ((
ušt16_t
)0x0000)

	)

507 
	#IS_TIM_OSSI_STATE
(
STATE
è(((STATEè=ð
TIM_OSSIS‹_EÇbË
è|| \

	)

508 ((
STATE
è=ð
TIM_OSSIS‹_Di§bË
))

517 
	#TIM_OSSRS‹_EÇbË
 ((
ušt16_t
)0x0800)

	)

518 
	#TIM_OSSRS‹_Di§bË
 ((
ušt16_t
)0x0000)

	)

519 
	#IS_TIM_OSSR_STATE
(
STATE
è(((STATEè=ð
TIM_OSSRS‹_EÇbË
è|| \

	)

520 ((
STATE
è=ð
TIM_OSSRS‹_Di§bË
))

529 
	#TIM_OCIdËS‹_S‘
 ((
ušt16_t
)0x0100)

	)

530 
	#TIM_OCIdËS‹_Re£t
 ((
ušt16_t
)0x0000)

	)

531 
	#IS_TIM_OCIDLE_STATE
(
STATE
è(((STATEè=ð
TIM_OCIdËS‹_S‘
è|| \

	)

532 ((
STATE
è=ð
TIM_OCIdËS‹_Re£t
))

541 
	#TIM_OCNIdËS‹_S‘
 ((
ušt16_t
)0x0200)

	)

542 
	#TIM_OCNIdËS‹_Re£t
 ((
ušt16_t
)0x0000)

	)

543 
	#IS_TIM_OCNIDLE_STATE
(
STATE
è(((STATEè=ð
TIM_OCNIdËS‹_S‘
è|| \

	)

544 ((
STATE
è=ð
TIM_OCNIdËS‹_Re£t
))

553 
	#TIM_ICPÞ¬™y_Risšg
 ((
ušt16_t
)0x0000)

	)

554 
	#TIM_ICPÞ¬™y_F®lšg
 ((
ušt16_t
)0x0002)

	)

555 
	#TIM_ICPÞ¬™y_BÙhEdge
 ((
ušt16_t
)0x000A)

	)

556 
	#IS_TIM_IC_POLARITY
(
POLARITY
è(((POLARITYè=ð
TIM_ICPÞ¬™y_Risšg
è|| \

	)

557 ((
POLARITY
è=ð
TIM_ICPÞ¬™y_F®lšg
))

558 
	#IS_TIM_IC_POLARITY_LITE
(
POLARITY
è(((POLARITYè=ð
TIM_ICPÞ¬™y_Risšg
è|| \

	)

559 ((
POLARITY
è=ð
TIM_ICPÞ¬™y_F®lšg
)|| \

560 ((
POLARITY
è=ð
TIM_ICPÞ¬™y_BÙhEdge
))

569 
	#TIM_ICS–eùiÚ_DœeùTI
 ((
ušt16_t
)0x0001è

	)

571 
	#TIM_ICS–eùiÚ_IndœeùTI
 ((
ušt16_t
)0x0002è

	)

573 
	#TIM_ICS–eùiÚ_TRC
 ((
ušt16_t
)0x0003è

	)

574 
	#IS_TIM_IC_SELECTION
(
SELECTION
è(((SELECTIONè=ð
TIM_ICS–eùiÚ_DœeùTI
è|| \

	)

575 ((
SELECTION
è=ð
TIM_ICS–eùiÚ_IndœeùTI
) || \

576 ((
SELECTION
è=ð
TIM_ICS–eùiÚ_TRC
))

585 
	#TIM_ICPSC_DIV1
 ((
ušt16_t
)0x0000è

	)

586 
	#TIM_ICPSC_DIV2
 ((
ušt16_t
)0x0004è

	)

587 
	#TIM_ICPSC_DIV4
 ((
ušt16_t
)0x0008è

	)

588 
	#TIM_ICPSC_DIV8
 ((
ušt16_t
)0x000Cè

	)

589 
	#IS_TIM_IC_PRESCALER
(
PRESCALER
è(((PRESCALERè=ð
TIM_ICPSC_DIV1
è|| \

	)

590 ((
PRESCALER
è=ð
TIM_ICPSC_DIV2
) || \

591 ((
PRESCALER
è=ð
TIM_ICPSC_DIV4
) || \

592 ((
PRESCALER
è=ð
TIM_ICPSC_DIV8
))

601 
	#TIM_IT_Upd©e
 ((
ušt16_t
)0x0001)

	)

602 
	#TIM_IT_CC1
 ((
ušt16_t
)0x0002)

	)

603 
	#TIM_IT_CC2
 ((
ušt16_t
)0x0004)

	)

604 
	#TIM_IT_CC3
 ((
ušt16_t
)0x0008)

	)

605 
	#TIM_IT_CC4
 ((
ušt16_t
)0x0010)

	)

606 
	#TIM_IT_COM
 ((
ušt16_t
)0x0020)

	)

607 
	#TIM_IT_Trigg”
 ((
ušt16_t
)0x0040)

	)

608 
	#TIM_IT_B»ak
 ((
ušt16_t
)0x0080)

	)

609 
	#IS_TIM_IT
(
IT
è((((ITè& (
ušt16_t
)0xFF00è=ð0x0000è&& ((ITè!ð0x0000))

	)

611 
	#IS_TIM_GET_IT
(
IT
è(((ITè=ð
TIM_IT_Upd©e
è|| \

	)

612 ((
IT
è=ð
TIM_IT_CC1
) || \

613 ((
IT
è=ð
TIM_IT_CC2
) || \

614 ((
IT
è=ð
TIM_IT_CC3
) || \

615 ((
IT
è=ð
TIM_IT_CC4
) || \

616 ((
IT
è=ð
TIM_IT_COM
) || \

617 ((
IT
è=ð
TIM_IT_Trigg”
) || \

618 ((
IT
è=ð
TIM_IT_B»ak
))

627 
	#TIM_DMABa£_CR1
 ((
ušt16_t
)0x0000)

	)

628 
	#TIM_DMABa£_CR2
 ((
ušt16_t
)0x0001)

	)

629 
	#TIM_DMABa£_SMCR
 ((
ušt16_t
)0x0002)

	)

630 
	#TIM_DMABa£_DIER
 ((
ušt16_t
)0x0003)

	)

631 
	#TIM_DMABa£_SR
 ((
ušt16_t
)0x0004)

	)

632 
	#TIM_DMABa£_EGR
 ((
ušt16_t
)0x0005)

	)

633 
	#TIM_DMABa£_CCMR1
 ((
ušt16_t
)0x0006)

	)

634 
	#TIM_DMABa£_CCMR2
 ((
ušt16_t
)0x0007)

	)

635 
	#TIM_DMABa£_CCER
 ((
ušt16_t
)0x0008)

	)

636 
	#TIM_DMABa£_CNT
 ((
ušt16_t
)0x0009)

	)

637 
	#TIM_DMABa£_PSC
 ((
ušt16_t
)0x000A)

	)

638 
	#TIM_DMABa£_ARR
 ((
ušt16_t
)0x000B)

	)

639 
	#TIM_DMABa£_RCR
 ((
ušt16_t
)0x000C)

	)

640 
	#TIM_DMABa£_CCR1
 ((
ušt16_t
)0x000D)

	)

641 
	#TIM_DMABa£_CCR2
 ((
ušt16_t
)0x000E)

	)

642 
	#TIM_DMABa£_CCR3
 ((
ušt16_t
)0x000F)

	)

643 
	#TIM_DMABa£_CCR4
 ((
ušt16_t
)0x0010)

	)

644 
	#TIM_DMABa£_BDTR
 ((
ušt16_t
)0x0011)

	)

645 
	#TIM_DMABa£_DCR
 ((
ušt16_t
)0x0012)

	)

646 
	#IS_TIM_DMA_BASE
(
BASE
è(((BASEè=ð
TIM_DMABa£_CR1
è|| \

	)

647 ((
BASE
è=ð
TIM_DMABa£_CR2
) || \

648 ((
BASE
è=ð
TIM_DMABa£_SMCR
) || \

649 ((
BASE
è=ð
TIM_DMABa£_DIER
) || \

650 ((
BASE
è=ð
TIM_DMABa£_SR
) || \

651 ((
BASE
è=ð
TIM_DMABa£_EGR
) || \

652 ((
BASE
è=ð
TIM_DMABa£_CCMR1
) || \

653 ((
BASE
è=ð
TIM_DMABa£_CCMR2
) || \

654 ((
BASE
è=ð
TIM_DMABa£_CCER
) || \

655 ((
BASE
è=ð
TIM_DMABa£_CNT
) || \

656 ((
BASE
è=ð
TIM_DMABa£_PSC
) || \

657 ((
BASE
è=ð
TIM_DMABa£_ARR
) || \

658 ((
BASE
è=ð
TIM_DMABa£_RCR
) || \

659 ((
BASE
è=ð
TIM_DMABa£_CCR1
) || \

660 ((
BASE
è=ð
TIM_DMABa£_CCR2
) || \

661 ((
BASE
è=ð
TIM_DMABa£_CCR3
) || \

662 ((
BASE
è=ð
TIM_DMABa£_CCR4
) || \

663 ((
BASE
è=ð
TIM_DMABa£_BDTR
) || \

664 ((
BASE
è=ð
TIM_DMABa£_DCR
))

673 
	#TIM_DMABur¡L’gth_1T¿nsãr
 ((
ušt16_t
)0x0000)

	)

674 
	#TIM_DMABur¡L’gth_2T¿nsãrs
 ((
ušt16_t
)0x0100)

	)

675 
	#TIM_DMABur¡L’gth_3T¿nsãrs
 ((
ušt16_t
)0x0200)

	)

676 
	#TIM_DMABur¡L’gth_4T¿nsãrs
 ((
ušt16_t
)0x0300)

	)

677 
	#TIM_DMABur¡L’gth_5T¿nsãrs
 ((
ušt16_t
)0x0400)

	)

678 
	#TIM_DMABur¡L’gth_6T¿nsãrs
 ((
ušt16_t
)0x0500)

	)

679 
	#TIM_DMABur¡L’gth_7T¿nsãrs
 ((
ušt16_t
)0x0600)

	)

680 
	#TIM_DMABur¡L’gth_8T¿nsãrs
 ((
ušt16_t
)0x0700)

	)

681 
	#TIM_DMABur¡L’gth_9T¿nsãrs
 ((
ušt16_t
)0x0800)

	)

682 
	#TIM_DMABur¡L’gth_10T¿nsãrs
 ((
ušt16_t
)0x0900)

	)

683 
	#TIM_DMABur¡L’gth_11T¿nsãrs
 ((
ušt16_t
)0x0A00)

	)

684 
	#TIM_DMABur¡L’gth_12T¿nsãrs
 ((
ušt16_t
)0x0B00)

	)

685 
	#TIM_DMABur¡L’gth_13T¿nsãrs
 ((
ušt16_t
)0x0C00)

	)

686 
	#TIM_DMABur¡L’gth_14T¿nsãrs
 ((
ušt16_t
)0x0D00)

	)

687 
	#TIM_DMABur¡L’gth_15T¿nsãrs
 ((
ušt16_t
)0x0E00)

	)

688 
	#TIM_DMABur¡L’gth_16T¿nsãrs
 ((
ušt16_t
)0x0F00)

	)

689 
	#TIM_DMABur¡L’gth_17T¿nsãrs
 ((
ušt16_t
)0x1000)

	)

690 
	#TIM_DMABur¡L’gth_18T¿nsãrs
 ((
ušt16_t
)0x1100)

	)

691 
	#IS_TIM_DMA_LENGTH
(
LENGTH
è(((LENGTHè=ð
TIM_DMABur¡L’gth_1T¿nsãr
è|| \

	)

692 ((
LENGTH
è=ð
TIM_DMABur¡L’gth_2T¿nsãrs
) || \

693 ((
LENGTH
è=ð
TIM_DMABur¡L’gth_3T¿nsãrs
) || \

694 ((
LENGTH
è=ð
TIM_DMABur¡L’gth_4T¿nsãrs
) || \

695 ((
LENGTH
è=ð
TIM_DMABur¡L’gth_5T¿nsãrs
) || \

696 ((
LENGTH
è=ð
TIM_DMABur¡L’gth_6T¿nsãrs
) || \

697 ((
LENGTH
è=ð
TIM_DMABur¡L’gth_7T¿nsãrs
) || \

698 ((
LENGTH
è=ð
TIM_DMABur¡L’gth_8T¿nsãrs
) || \

699 ((
LENGTH
è=ð
TIM_DMABur¡L’gth_9T¿nsãrs
) || \

700 ((
LENGTH
è=ð
TIM_DMABur¡L’gth_10T¿nsãrs
) || \

701 ((
LENGTH
è=ð
TIM_DMABur¡L’gth_11T¿nsãrs
) || \

702 ((
LENGTH
è=ð
TIM_DMABur¡L’gth_12T¿nsãrs
) || \

703 ((
LENGTH
è=ð
TIM_DMABur¡L’gth_13T¿nsãrs
) || \

704 ((
LENGTH
è=ð
TIM_DMABur¡L’gth_14T¿nsãrs
) || \

705 ((
LENGTH
è=ð
TIM_DMABur¡L’gth_15T¿nsãrs
) || \

706 ((
LENGTH
è=ð
TIM_DMABur¡L’gth_16T¿nsãrs
) || \

707 ((
LENGTH
è=ð
TIM_DMABur¡L’gth_17T¿nsãrs
) || \

708 ((
LENGTH
è=ð
TIM_DMABur¡L’gth_18T¿nsãrs
))

717 
	#TIM_DMA_Upd©e
 ((
ušt16_t
)0x0100)

	)

718 
	#TIM_DMA_CC1
 ((
ušt16_t
)0x0200)

	)

719 
	#TIM_DMA_CC2
 ((
ušt16_t
)0x0400)

	)

720 
	#TIM_DMA_CC3
 ((
ušt16_t
)0x0800)

	)

721 
	#TIM_DMA_CC4
 ((
ušt16_t
)0x1000)

	)

722 
	#TIM_DMA_COM
 ((
ušt16_t
)0x2000)

	)

723 
	#TIM_DMA_Trigg”
 ((
ušt16_t
)0x4000)

	)

724 
	#IS_TIM_DMA_SOURCE
(
SOURCE
è((((SOURCEè& (
ušt16_t
)0x80FFè=ð0x0000è&& ((SOURCEè!ð0x0000))

	)

734 
	#TIM_ExtTRGPSC_OFF
 ((
ušt16_t
)0x0000)

	)

735 
	#TIM_ExtTRGPSC_DIV2
 ((
ušt16_t
)0x1000)

	)

736 
	#TIM_ExtTRGPSC_DIV4
 ((
ušt16_t
)0x2000)

	)

737 
	#TIM_ExtTRGPSC_DIV8
 ((
ušt16_t
)0x3000)

	)

738 
	#IS_TIM_EXT_PRESCALER
(
PRESCALER
è(((PRESCALERè=ð
TIM_ExtTRGPSC_OFF
è|| \

	)

739 ((
PRESCALER
è=ð
TIM_ExtTRGPSC_DIV2
) || \

740 ((
PRESCALER
è=ð
TIM_ExtTRGPSC_DIV4
) || \

741 ((
PRESCALER
è=ð
TIM_ExtTRGPSC_DIV8
))

750 
	#TIM_TS_ITR0
 ((
ušt16_t
)0x0000)

	)

751 
	#TIM_TS_ITR1
 ((
ušt16_t
)0x0010)

	)

752 
	#TIM_TS_ITR2
 ((
ušt16_t
)0x0020)

	)

753 
	#TIM_TS_ITR3
 ((
ušt16_t
)0x0030)

	)

754 
	#TIM_TS_TI1F_ED
 ((
ušt16_t
)0x0040)

	)

755 
	#TIM_TS_TI1FP1
 ((
ušt16_t
)0x0050)

	)

756 
	#TIM_TS_TI2FP2
 ((
ušt16_t
)0x0060)

	)

757 
	#TIM_TS_ETRF
 ((
ušt16_t
)0x0070)

	)

758 
	#IS_TIM_TRIGGER_SELECTION
(
SELECTION
è(((SELECTIONè=ð
TIM_TS_ITR0
è|| \

	)

759 ((
SELECTION
è=ð
TIM_TS_ITR1
) || \

760 ((
SELECTION
è=ð
TIM_TS_ITR2
) || \

761 ((
SELECTION
è=ð
TIM_TS_ITR3
) || \

762 ((
SELECTION
è=ð
TIM_TS_TI1F_ED
) || \

763 ((
SELECTION
è=ð
TIM_TS_TI1FP1
) || \

764 ((
SELECTION
è=ð
TIM_TS_TI2FP2
) || \

765 ((
SELECTION
è=ð
TIM_TS_ETRF
))

766 
	#IS_TIM_INTERNAL_TRIGGER_SELECTION
(
SELECTION
è(((SELECTIONè=ð
TIM_TS_ITR0
è|| \

	)

767 ((
SELECTION
è=ð
TIM_TS_ITR1
) || \

768 ((
SELECTION
è=ð
TIM_TS_ITR2
) || \

769 ((
SELECTION
è=ð
TIM_TS_ITR3
))

778 
	#TIM_TIxEx‹º®CLK1Sourû_TI1
 ((
ušt16_t
)0x0050)

	)

779 
	#TIM_TIxEx‹º®CLK1Sourû_TI2
 ((
ušt16_t
)0x0060)

	)

780 
	#TIM_TIxEx‹º®CLK1Sourû_TI1ED
 ((
ušt16_t
)0x0040)

	)

781 
	#IS_TIM_TIXCLK_SOURCE
(
SOURCE
è(((SOURCEè=ð
TIM_TIxEx‹º®CLK1Sourû_TI1
è|| \

	)

782 ((
SOURCE
è=ð
TIM_TIxEx‹º®CLK1Sourû_TI2
) || \

783 ((
SOURCE
è=ð
TIM_TIxEx‹º®CLK1Sourû_TI1ED
))

791 
	#TIM_ExtTRGPÞ¬™y_Inv”‹d
 ((
ušt16_t
)0x8000)

	)

792 
	#TIM_ExtTRGPÞ¬™y_NÚInv”‹d
 ((
ušt16_t
)0x0000)

	)

793 
	#IS_TIM_EXT_POLARITY
(
POLARITY
è(((POLARITYè=ð
TIM_ExtTRGPÞ¬™y_Inv”‹d
è|| \

	)

794 ((
POLARITY
è=ð
TIM_ExtTRGPÞ¬™y_NÚInv”‹d
))

803 
	#TIM_PSCR–ßdMode_Upd©e
 ((
ušt16_t
)0x0000)

	)

804 
	#TIM_PSCR–ßdMode_ImmedŸ‹
 ((
ušt16_t
)0x0001)

	)

805 
	#IS_TIM_PRESCALER_RELOAD
(
RELOAD
è(((RELOADè=ð
TIM_PSCR–ßdMode_Upd©e
è|| \

	)

806 ((
RELOAD
è=ð
TIM_PSCR–ßdMode_ImmedŸ‹
))

815 
	#TIM_FÜûdAùiÚ_Aùive
 ((
ušt16_t
)0x0050)

	)

816 
	#TIM_FÜûdAùiÚ_InAùive
 ((
ušt16_t
)0x0040)

	)

817 
	#IS_TIM_FORCED_ACTION
(
ACTION
è(((ACTIONè=ð
TIM_FÜûdAùiÚ_Aùive
è|| \

	)

818 ((
ACTION
è=ð
TIM_FÜûdAùiÚ_InAùive
))

827 
	#TIM_Encod”Mode_TI1
 ((
ušt16_t
)0x0001)

	)

828 
	#TIM_Encod”Mode_TI2
 ((
ušt16_t
)0x0002)

	)

829 
	#TIM_Encod”Mode_TI12
 ((
ušt16_t
)0x0003)

	)

830 
	#IS_TIM_ENCODER_MODE
(
MODE
è(((MODEè=ð
TIM_Encod”Mode_TI1
è|| \

	)

831 ((
MODE
è=ð
TIM_Encod”Mode_TI2
) || \

832 ((
MODE
è=ð
TIM_Encod”Mode_TI12
))

842 
	#TIM_Ev’tSourû_Upd©e
 ((
ušt16_t
)0x0001)

	)

843 
	#TIM_Ev’tSourû_CC1
 ((
ušt16_t
)0x0002)

	)

844 
	#TIM_Ev’tSourû_CC2
 ((
ušt16_t
)0x0004)

	)

845 
	#TIM_Ev’tSourû_CC3
 ((
ušt16_t
)0x0008)

	)

846 
	#TIM_Ev’tSourû_CC4
 ((
ušt16_t
)0x0010)

	)

847 
	#TIM_Ev’tSourû_COM
 ((
ušt16_t
)0x0020)

	)

848 
	#TIM_Ev’tSourû_Trigg”
 ((
ušt16_t
)0x0040)

	)

849 
	#TIM_Ev’tSourû_B»ak
 ((
ušt16_t
)0x0080)

	)

850 
	#IS_TIM_EVENT_SOURCE
(
SOURCE
è((((SOURCEè& (
ušt16_t
)0xFF00è=ð0x0000è&& ((SOURCEè!ð0x0000))

	)

860 
	#TIM_Upd©eSourû_Glob®
 ((
ušt16_t
)0x0000è

	)

863 
	#TIM_Upd©eSourû_ReguÏr
 ((
ušt16_t
)0x0001è

	)

864 
	#IS_TIM_UPDATE_SOURCE
(
SOURCE
è(((SOURCEè=ð
TIM_Upd©eSourû_Glob®
è|| \

	)

865 ((
SOURCE
è=ð
TIM_Upd©eSourû_ReguÏr
))

874 
	#TIM_OCP»lßd_EÇbË
 ((
ušt16_t
)0x0008)

	)

875 
	#TIM_OCP»lßd_Di§bË
 ((
ušt16_t
)0x0000)

	)

876 
	#IS_TIM_OCPRELOAD_STATE
(
STATE
è(((STATEè=ð
TIM_OCP»lßd_EÇbË
è|| \

	)

877 ((
STATE
è=ð
TIM_OCP»lßd_Di§bË
))

886 
	#TIM_OCFa¡_EÇbË
 ((
ušt16_t
)0x0004)

	)

887 
	#TIM_OCFa¡_Di§bË
 ((
ušt16_t
)0x0000)

	)

888 
	#IS_TIM_OCFAST_STATE
(
STATE
è(((STATEè=ð
TIM_OCFa¡_EÇbË
è|| \

	)

889 ((
STATE
è=ð
TIM_OCFa¡_Di§bË
))

899 
	#TIM_OCCË¬_EÇbË
 ((
ušt16_t
)0x0080)

	)

900 
	#TIM_OCCË¬_Di§bË
 ((
ušt16_t
)0x0000)

	)

901 
	#IS_TIM_OCCLEAR_STATE
(
STATE
è(((STATEè=ð
TIM_OCCË¬_EÇbË
è|| \

	)

902 ((
STATE
è=ð
TIM_OCCË¬_Di§bË
))

911 
	#TIM_TRGOSourû_Re£t
 ((
ušt16_t
)0x0000)

	)

912 
	#TIM_TRGOSourû_EÇbË
 ((
ušt16_t
)0x0010)

	)

913 
	#TIM_TRGOSourû_Upd©e
 ((
ušt16_t
)0x0020)

	)

914 
	#TIM_TRGOSourû_OC1
 ((
ušt16_t
)0x0030)

	)

915 
	#TIM_TRGOSourû_OC1Ref
 ((
ušt16_t
)0x0040)

	)

916 
	#TIM_TRGOSourû_OC2Ref
 ((
ušt16_t
)0x0050)

	)

917 
	#TIM_TRGOSourû_OC3Ref
 ((
ušt16_t
)0x0060)

	)

918 
	#TIM_TRGOSourû_OC4Ref
 ((
ušt16_t
)0x0070)

	)

919 
	#IS_TIM_TRGO_SOURCE
(
SOURCE
è(((SOURCEè=ð
TIM_TRGOSourû_Re£t
è|| \

	)

920 ((
SOURCE
è=ð
TIM_TRGOSourû_EÇbË
) || \

921 ((
SOURCE
è=ð
TIM_TRGOSourû_Upd©e
) || \

922 ((
SOURCE
è=ð
TIM_TRGOSourû_OC1
) || \

923 ((
SOURCE
è=ð
TIM_TRGOSourû_OC1Ref
) || \

924 ((
SOURCE
è=ð
TIM_TRGOSourû_OC2Ref
) || \

925 ((
SOURCE
è=ð
TIM_TRGOSourû_OC3Ref
) || \

926 ((
SOURCE
è=ð
TIM_TRGOSourû_OC4Ref
))

935 
	#TIM_SÏveMode_Re£t
 ((
ušt16_t
)0x0004)

	)

936 
	#TIM_SÏveMode_G©ed
 ((
ušt16_t
)0x0005)

	)

937 
	#TIM_SÏveMode_Trigg”
 ((
ušt16_t
)0x0006)

	)

938 
	#TIM_SÏveMode_Ex‹º®1
 ((
ušt16_t
)0x0007)

	)

939 
	#IS_TIM_SLAVE_MODE
(
MODE
è(((MODEè=ð
TIM_SÏveMode_Re£t
è|| \

	)

940 ((
MODE
è=ð
TIM_SÏveMode_G©ed
) || \

941 ((
MODE
è=ð
TIM_SÏveMode_Trigg”
) || \

942 ((
MODE
è=ð
TIM_SÏveMode_Ex‹º®1
))

951 
	#TIM_Ma¡”SÏveMode_EÇbË
 ((
ušt16_t
)0x0080)

	)

952 
	#TIM_Ma¡”SÏveMode_Di§bË
 ((
ušt16_t
)0x0000)

	)

953 
	#IS_TIM_MSM_STATE
(
STATE
è(((STATEè=ð
TIM_Ma¡”SÏveMode_EÇbË
è|| \

	)

954 ((
STATE
è=ð
TIM_Ma¡”SÏveMode_Di§bË
))

963 
	#TIM_FLAG_Upd©e
 ((
ušt16_t
)0x0001)

	)

964 
	#TIM_FLAG_CC1
 ((
ušt16_t
)0x0002)

	)

965 
	#TIM_FLAG_CC2
 ((
ušt16_t
)0x0004)

	)

966 
	#TIM_FLAG_CC3
 ((
ušt16_t
)0x0008)

	)

967 
	#TIM_FLAG_CC4
 ((
ušt16_t
)0x0010)

	)

968 
	#TIM_FLAG_COM
 ((
ušt16_t
)0x0020)

	)

969 
	#TIM_FLAG_Trigg”
 ((
ušt16_t
)0x0040)

	)

970 
	#TIM_FLAG_B»ak
 ((
ušt16_t
)0x0080)

	)

971 
	#TIM_FLAG_CC1OF
 ((
ušt16_t
)0x0200)

	)

972 
	#TIM_FLAG_CC2OF
 ((
ušt16_t
)0x0400)

	)

973 
	#TIM_FLAG_CC3OF
 ((
ušt16_t
)0x0800)

	)

974 
	#TIM_FLAG_CC4OF
 ((
ušt16_t
)0x1000)

	)

975 
	#IS_TIM_GET_FLAG
(
FLAG
è(((FLAGè=ð
TIM_FLAG_Upd©e
è|| \

	)

976 ((
FLAG
è=ð
TIM_FLAG_CC1
) || \

977 ((
FLAG
è=ð
TIM_FLAG_CC2
) || \

978 ((
FLAG
è=ð
TIM_FLAG_CC3
) || \

979 ((
FLAG
è=ð
TIM_FLAG_CC4
) || \

980 ((
FLAG
è=ð
TIM_FLAG_COM
) || \

981 ((
FLAG
è=ð
TIM_FLAG_Trigg”
) || \

982 ((
FLAG
è=ð
TIM_FLAG_B»ak
) || \

983 ((
FLAG
è=ð
TIM_FLAG_CC1OF
) || \

984 ((
FLAG
è=ð
TIM_FLAG_CC2OF
) || \

985 ((
FLAG
è=ð
TIM_FLAG_CC3OF
) || \

986 ((
FLAG
è=ð
TIM_FLAG_CC4OF
))

989 
	#IS_TIM_CLEAR_FLAG
(
TIM_FLAG
è((((TIM_FLAGè& (
ušt16_t
)0xE100è=ð0x0000è&& ((TIM_FLAGè!ð0x0000))

	)

998 
	#IS_TIM_IC_FILTER
(
ICFILTER
è((ICFILTERè<ð0xF)

	)

1007 
	#IS_TIM_EXT_FILTER
(
EXTFILTER
è((EXTFILTERè<ð0xF)

	)

1016 
	#TIM_DMABur¡L’gth_1By‹
 
TIM_DMABur¡L’gth_1T¿nsãr


	)

1017 
	#TIM_DMABur¡L’gth_2By‹s
 
TIM_DMABur¡L’gth_2T¿nsãrs


	)

1018 
	#TIM_DMABur¡L’gth_3By‹s
 
TIM_DMABur¡L’gth_3T¿nsãrs


	)

1019 
	#TIM_DMABur¡L’gth_4By‹s
 
TIM_DMABur¡L’gth_4T¿nsãrs


	)

1020 
	#TIM_DMABur¡L’gth_5By‹s
 
TIM_DMABur¡L’gth_5T¿nsãrs


	)

1021 
	#TIM_DMABur¡L’gth_6By‹s
 
TIM_DMABur¡L’gth_6T¿nsãrs


	)

1022 
	#TIM_DMABur¡L’gth_7By‹s
 
TIM_DMABur¡L’gth_7T¿nsãrs


	)

1023 
	#TIM_DMABur¡L’gth_8By‹s
 
TIM_DMABur¡L’gth_8T¿nsãrs


	)

1024 
	#TIM_DMABur¡L’gth_9By‹s
 
TIM_DMABur¡L’gth_9T¿nsãrs


	)

1025 
	#TIM_DMABur¡L’gth_10By‹s
 
TIM_DMABur¡L’gth_10T¿nsãrs


	)

1026 
	#TIM_DMABur¡L’gth_11By‹s
 
TIM_DMABur¡L’gth_11T¿nsãrs


	)

1027 
	#TIM_DMABur¡L’gth_12By‹s
 
TIM_DMABur¡L’gth_12T¿nsãrs


	)

1028 
	#TIM_DMABur¡L’gth_13By‹s
 
TIM_DMABur¡L’gth_13T¿nsãrs


	)

1029 
	#TIM_DMABur¡L’gth_14By‹s
 
TIM_DMABur¡L’gth_14T¿nsãrs


	)

1030 
	#TIM_DMABur¡L’gth_15By‹s
 
TIM_DMABur¡L’gth_15T¿nsãrs


	)

1031 
	#TIM_DMABur¡L’gth_16By‹s
 
TIM_DMABur¡L’gth_16T¿nsãrs


	)

1032 
	#TIM_DMABur¡L’gth_17By‹s
 
TIM_DMABur¡L’gth_17T¿nsãrs


	)

1033 
	#TIM_DMABur¡L’gth_18By‹s
 
TIM_DMABur¡L’gth_18T¿nsãrs


	)

1054 
TIM_DeIn™
(
TIM_Ty³Def
* 
TIMx
);

1055 
TIM_TimeBa£In™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_TimeBa£In™Ty³Def
* 
TIM_TimeBa£In™SŒuù
);

1056 
TIM_OC1In™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_OCIn™Ty³Def
* 
TIM_OCIn™SŒuù
);

1057 
TIM_OC2In™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_OCIn™Ty³Def
* 
TIM_OCIn™SŒuù
);

1058 
TIM_OC3In™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_OCIn™Ty³Def
* 
TIM_OCIn™SŒuù
);

1059 
TIM_OC4In™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_OCIn™Ty³Def
* 
TIM_OCIn™SŒuù
);

1060 
TIM_ICIn™
(
TIM_Ty³Def
* 
TIMx
, 
TIM_ICIn™Ty³Def
* 
TIM_ICIn™SŒuù
);

1061 
TIM_PWMICÚfig
(
TIM_Ty³Def
* 
TIMx
, 
TIM_ICIn™Ty³Def
* 
TIM_ICIn™SŒuù
);

1062 
TIM_BDTRCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
TIM_BDTRIn™Ty³Def
 *
TIM_BDTRIn™SŒuù
);

1063 
TIM_TimeBa£SŒuùIn™
(
TIM_TimeBa£In™Ty³Def
* 
TIM_TimeBa£In™SŒuù
);

1064 
TIM_OCSŒuùIn™
(
TIM_OCIn™Ty³Def
* 
TIM_OCIn™SŒuù
);

1065 
TIM_ICSŒuùIn™
(
TIM_ICIn™Ty³Def
* 
TIM_ICIn™SŒuù
);

1066 
TIM_BDTRSŒuùIn™
(
TIM_BDTRIn™Ty³Def
* 
TIM_BDTRIn™SŒuù
);

1067 
TIM_Cmd
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
);

1068 
TIM_CŒlPWMOuuts
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
);

1069 
TIM_ITCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_IT
, 
FunùiÚ®S‹
 
NewS‹
);

1070 
TIM_G’”©eEv’t
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_Ev’tSourû
);

1071 
TIM_DMACÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_DMABa£
, ušt16_ˆ
TIM_DMABur¡L’gth
);

1072 
TIM_DMACmd
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_DMASourû
, 
FunùiÚ®S‹
 
NewS‹
);

1073 
TIM_IÁ”ÇlClockCÚfig
(
TIM_Ty³Def
* 
TIMx
);

1074 
TIM_ITRxEx‹º®ClockCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_IÅutTrigg”Sourû
);

1075 
TIM_TIxEx‹º®ClockCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_TIxEx‹º®CLKSourû
,

1076 
ušt16_t
 
TIM_ICPÞ¬™y
, ušt16_ˆ
ICFž‹r
);

1077 
TIM_ETRClockMode1CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ExtTRGP»sÿËr
, ušt16_ˆ
TIM_ExtTRGPÞ¬™y
,

1078 
ušt16_t
 
ExtTRGFž‹r
);

1079 
TIM_ETRClockMode2CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ExtTRGP»sÿËr
,

1080 
ušt16_t
 
TIM_ExtTRGPÞ¬™y
, ušt16_ˆ
ExtTRGFž‹r
);

1081 
TIM_ETRCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ExtTRGP»sÿËr
, ušt16_ˆ
TIM_ExtTRGPÞ¬™y
,

1082 
ušt16_t
 
ExtTRGFž‹r
);

1083 
TIM_P»sÿËrCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
P»sÿËr
, ušt16_ˆ
TIM_PSCR–ßdMode
);

1084 
TIM_CouÁ”ModeCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_CouÁ”Mode
);

1085 
TIM_S–eùIÅutTrigg”
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_IÅutTrigg”Sourû
);

1086 
TIM_Encod”IÁ”çûCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_Encod”Mode
,

1087 
ušt16_t
 
TIM_IC1PÞ¬™y
, ušt16_ˆ
TIM_IC2PÞ¬™y
);

1088 
TIM_FÜûdOC1CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FÜûdAùiÚ
);

1089 
TIM_FÜûdOC2CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FÜûdAùiÚ
);

1090 
TIM_FÜûdOC3CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FÜûdAùiÚ
);

1091 
TIM_FÜûdOC4CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FÜûdAùiÚ
);

1092 
TIM_ARRP»lßdCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
);

1093 
TIM_S–eùCOM
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
);

1094 
TIM_S–eùCCDMA
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
);

1095 
TIM_CCP»lßdCÚŒÞ
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
);

1096 
TIM_OC1P»lßdCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCP»lßd
);

1097 
TIM_OC2P»lßdCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCP»lßd
);

1098 
TIM_OC3P»lßdCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCP»lßd
);

1099 
TIM_OC4P»lßdCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCP»lßd
);

1100 
TIM_OC1Fa¡CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCFa¡
);

1101 
TIM_OC2Fa¡CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCFa¡
);

1102 
TIM_OC3Fa¡CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCFa¡
);

1103 
TIM_OC4Fa¡CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCFa¡
);

1104 
TIM_CË¬OC1Ref
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCCË¬
);

1105 
TIM_CË¬OC2Ref
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCCË¬
);

1106 
TIM_CË¬OC3Ref
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCCË¬
);

1107 
TIM_CË¬OC4Ref
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCCË¬
);

1108 
TIM_OC1PÞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCPÞ¬™y
);

1109 
TIM_OC1NPÞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCNPÞ¬™y
);

1110 
TIM_OC2PÞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCPÞ¬™y
);

1111 
TIM_OC2NPÞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCNPÞ¬™y
);

1112 
TIM_OC3PÞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCPÞ¬™y
);

1113 
TIM_OC3NPÞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCNPÞ¬™y
);

1114 
TIM_OC4PÞ¬™yCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OCPÞ¬™y
);

1115 
TIM_CCxCmd
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ChªÃl
, ušt16_ˆ
TIM_CCx
);

1116 
TIM_CCxNCmd
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ChªÃl
, ušt16_ˆ
TIM_CCxN
);

1117 
TIM_S–eùOCxM
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ChªÃl
, ušt16_ˆ
TIM_OCMode
);

1118 
TIM_Upd©eDi§bËCÚfig
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
);

1119 
TIM_Upd©eReque¡CÚfig
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_Upd©eSourû
);

1120 
TIM_S–eùH®lS’sÜ
(
TIM_Ty³Def
* 
TIMx
, 
FunùiÚ®S‹
 
NewS‹
);

1121 
TIM_S–eùOÃPul£Mode
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_OPMode
);

1122 
TIM_S–eùOuutTrigg”
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_TRGOSourû
);

1123 
TIM_S–eùSÏveMode
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_SÏveMode
);

1124 
TIM_S–eùMa¡”SÏveMode
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_Ma¡”SÏveMode
);

1125 
TIM_S‘CouÁ”
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
CouÁ”
);

1126 
TIM_S‘AutÜ–ßd
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
AutÜ–ßd
);

1127 
TIM_S‘Com·»1
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
Com·»1
);

1128 
TIM_S‘Com·»2
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
Com·»2
);

1129 
TIM_S‘Com·»3
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
Com·»3
);

1130 
TIM_S‘Com·»4
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
Com·»4
);

1131 
TIM_S‘IC1P»sÿËr
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPSC
);

1132 
TIM_S‘IC2P»sÿËr
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPSC
);

1133 
TIM_S‘IC3P»sÿËr
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPSC
);

1134 
TIM_S‘IC4P»sÿËr
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_ICPSC
);

1135 
TIM_S‘ClockDivisiÚ
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_CKD
);

1136 
ušt16_t
 
TIM_G‘C­tu»1
(
TIM_Ty³Def
* 
TIMx
);

1137 
ušt16_t
 
TIM_G‘C­tu»2
(
TIM_Ty³Def
* 
TIMx
);

1138 
ušt16_t
 
TIM_G‘C­tu»3
(
TIM_Ty³Def
* 
TIMx
);

1139 
ušt16_t
 
TIM_G‘C­tu»4
(
TIM_Ty³Def
* 
TIMx
);

1140 
ušt16_t
 
TIM_G‘CouÁ”
(
TIM_Ty³Def
* 
TIMx
);

1141 
ušt16_t
 
TIM_G‘P»sÿËr
(
TIM_Ty³Def
* 
TIMx
);

1142 
FÏgStus
 
TIM_G‘FÏgStus
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FLAG
);

1143 
TIM_CË¬FÏg
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_FLAG
);

1144 
ITStus
 
TIM_G‘ITStus
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_IT
);

1145 
TIM_CË¬ITP’dšgB™
(
TIM_Ty³Def
* 
TIMx
, 
ušt16_t
 
TIM_IT
);

1147 #ifdeà
__ýlu¥lus


	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_usart.c

23 
	~"¡m32f10x_u§¹.h
"

24 
	~"¡m32f10x_rcc.h
"

47 
	#CR1_UE_S‘
 ((
ušt16_t
)0x2000è

	)

48 
	#CR1_UE_Re£t
 ((
ušt16_t
)0xDFFFè

	)

50 
	#CR1_WAKE_Mask
 ((
ušt16_t
)0xF7FFè

	)

52 
	#CR1_RWU_S‘
 ((
ušt16_t
)0x0002è

	)

53 
	#CR1_RWU_Re£t
 ((
ušt16_t
)0xFFFDè

	)

54 
	#CR1_SBK_S‘
 ((
ušt16_t
)0x0001è

	)

55 
	#CR1_CLEAR_Mask
 ((
ušt16_t
)0xE9F3è

	)

56 
	#CR2_Add»ss_Mask
 ((
ušt16_t
)0xFFF0è

	)

58 
	#CR2_LINEN_S‘
 ((
ušt16_t
)0x4000è

	)

59 
	#CR2_LINEN_Re£t
 ((
ušt16_t
)0xBFFFè

	)

61 
	#CR2_LBDL_Mask
 ((
ušt16_t
)0xFFDFè

	)

62 
	#CR2_STOP_CLEAR_Mask
 ((
ušt16_t
)0xCFFFè

	)

63 
	#CR2_CLOCK_CLEAR_Mask
 ((
ušt16_t
)0xF0FFè

	)

65 
	#CR3_SCEN_S‘
 ((
ušt16_t
)0x0020è

	)

66 
	#CR3_SCEN_Re£t
 ((
ušt16_t
)0xFFDFè

	)

68 
	#CR3_NACK_S‘
 ((
ušt16_t
)0x0010è

	)

69 
	#CR3_NACK_Re£t
 ((
ušt16_t
)0xFFEFè

	)

71 
	#CR3_HDSEL_S‘
 ((
ušt16_t
)0x0008è

	)

72 
	#CR3_HDSEL_Re£t
 ((
ušt16_t
)0xFFF7è

	)

74 
	#CR3_IRLP_Mask
 ((
ušt16_t
)0xFFFBè

	)

75 
	#CR3_CLEAR_Mask
 ((
ušt16_t
)0xFCFFè

	)

77 
	#CR3_IREN_S‘
 ((
ušt16_t
)0x0002è

	)

78 
	#CR3_IREN_Re£t
 ((
ušt16_t
)0xFFFDè

	)

79 
	#GTPR_LSB_Mask
 ((
ušt16_t
)0x00FFè

	)

80 
	#GTPR_MSB_Mask
 ((
ušt16_t
)0xFF00è

	)

81 
	#IT_Mask
 ((
ušt16_t
)0x001Fè

	)

84 
	#CR1_OVER8_S‘
 ((
u16
)0x8000è

	)

85 
	#CR1_OVER8_Re£t
 ((
u16
)0x7FFFè

	)

88 
	#CR3_ONEBITE_S‘
 ((
u16
)0x0800è

	)

89 
	#CR3_ONEBITE_Re£t
 ((
u16
)0xF7FFè

	)

130 
	$USART_DeIn™
(
USART_Ty³Def
* 
USARTx
)

133 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

135 ià(
USARTx
 =ð
USART1
)

137 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_USART1
, 
ENABLE
);

138 
	`RCC_APB2P”hRe£tCmd
(
RCC_APB2P”h_USART1
, 
DISABLE
);

140 ià(
USARTx
 =ð
USART2
)

142 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_USART2
, 
ENABLE
);

143 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_USART2
, 
DISABLE
);

145 ià(
USARTx
 =ð
USART3
)

147 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_USART3
, 
ENABLE
);

148 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_USART3
, 
DISABLE
);

150 ià(
USARTx
 =ð
UART4
)

152 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_UART4
, 
ENABLE
);

153 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_UART4
, 
DISABLE
);

157 ià(
USARTx
 =ð
UART5
)

159 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_UART5
, 
ENABLE
);

160 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_UART5
, 
DISABLE
);

163 
	}
}

176 
	$USART_In™
(
USART_Ty³Def
* 
USARTx
, 
USART_In™Ty³Def
* 
USART_In™SŒuù
)

178 
ušt32_t
 
tm´eg
 = 0x00, 
­bþock
 = 0x00;

179 
ušt32_t
 
š‹g”divid”
 = 0x00;

180 
ušt32_t
 
äaùiÚ®divid”
 = 0x00;

181 
ušt32_t
 
u§¹xba£
 = 0;

182 
RCC_ClocksTy³Def
 
RCC_ClocksStus
;

184 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

185 
	`as£¹_·¿m
(
	`IS_USART_BAUDRATE
(
USART_In™SŒuù
->
USART_BaudR©e
));

186 
	`as£¹_·¿m
(
	`IS_USART_WORD_LENGTH
(
USART_In™SŒuù
->
USART_WÜdL’gth
));

187 
	`as£¹_·¿m
(
	`IS_USART_STOPBITS
(
USART_In™SŒuù
->
USART_StÝB™s
));

188 
	`as£¹_·¿m
(
	`IS_USART_PARITY
(
USART_In™SŒuù
->
USART_P¬™y
));

189 
	`as£¹_·¿m
(
	`IS_USART_MODE
(
USART_In™SŒuù
->
USART_Mode
));

190 
	`as£¹_·¿m
(
	`IS_USART_HARDWARE_FLOW_CONTROL
(
USART_In™SŒuù
->
USART_H¬dw¬eFlowCÚŒÞ
));

192 ià(
USART_In™SŒuù
->
USART_H¬dw¬eFlowCÚŒÞ
 !ð
USART_H¬dw¬eFlowCÚŒÞ_NÚe
)

194 
	`as£¹_·¿m
(
	`IS_USART_123_PERIPH
(
USARTx
));

197 
u§¹xba£
 = (
ušt32_t
)
USARTx
;

200 
tm´eg
 = 
USARTx
->
CR2
;

202 
tm´eg
 &ð
CR2_STOP_CLEAR_Mask
;

205 
tm´eg
 |ð(
ušt32_t
)
USART_In™SŒuù
->
USART_StÝB™s
;

208 
USARTx
->
CR2
 = (
ušt16_t
)
tm´eg
;

211 
tm´eg
 = 
USARTx
->
CR1
;

213 
tm´eg
 &ð
CR1_CLEAR_Mask
;

218 
tm´eg
 |ð(
ušt32_t
)
USART_In™SŒuù
->
USART_WÜdL’gth
 | USART_In™SŒuù->
USART_P¬™y
 |

219 
USART_In™SŒuù
->
USART_Mode
;

221 
USARTx
->
CR1
 = (
ušt16_t
)
tm´eg
;

224 
tm´eg
 = 
USARTx
->
CR3
;

226 
tm´eg
 &ð
CR3_CLEAR_Mask
;

229 
tm´eg
 |ð
USART_In™SŒuù
->
USART_H¬dw¬eFlowCÚŒÞ
;

231 
USARTx
->
CR3
 = (
ušt16_t
)
tm´eg
;

235 
	`RCC_G‘ClocksF»q
(&
RCC_ClocksStus
);

236 ià(
u§¹xba£
 =ð
USART1_BASE
)

238 
­bþock
 = 
RCC_ClocksStus
.
PCLK2_F»qu’cy
;

242 
­bþock
 = 
RCC_ClocksStus
.
PCLK1_F»qu’cy
;

246 ià((
USARTx
->
CR1
 & 
CR1_OVER8_S‘
) != 0)

249 
š‹g”divid”
 = ((25 * 
­bþock
è/ (2 * (
USART_In™SŒuù
->
USART_BaudR©e
)));

254 
š‹g”divid”
 = ((25 * 
­bþock
è/ (4 * (
USART_In™SŒuù
->
USART_BaudR©e
)));

256 
tm´eg
 = (
š‹g”divid”
 / 100) << 4;

259 
äaùiÚ®divid”
 = 
š‹g”divid”
 - (100 * (
tm´eg
 >> 4));

262 ià((
USARTx
->
CR1
 & 
CR1_OVER8_S‘
) != 0)

264 
tm´eg
 |ð((((
äaùiÚ®divid”
 * 8è+ 50è/ 100)è& ((
ušt8_t
)0x07);

268 
tm´eg
 |ð((((
äaùiÚ®divid”
 * 16è+ 50è/ 100)è& ((
ušt8_t
)0x0F);

272 
USARTx
->
BRR
 = (
ušt16_t
)
tm´eg
;

273 
	}
}

281 
	$USART_SŒuùIn™
(
USART_In™Ty³Def
* 
USART_In™SŒuù
)

284 
USART_In™SŒuù
->
USART_BaudR©e
 = 9600;

285 
USART_In™SŒuù
->
USART_WÜdL’gth
 = 
USART_WÜdL’gth_8b
;

286 
USART_In™SŒuù
->
USART_StÝB™s
 = 
USART_StÝB™s_1
;

287 
USART_In™SŒuù
->
USART_P¬™y
 = 
USART_P¬™y_No
 ;

288 
USART_In™SŒuù
->
USART_Mode
 = 
USART_Mode_Rx
 | 
USART_Mode_Tx
;

289 
USART_In™SŒuù
->
USART_H¬dw¬eFlowCÚŒÞ
 = 
USART_H¬dw¬eFlowCÚŒÞ_NÚe
;

290 
	}
}

302 
	$USART_ClockIn™
(
USART_Ty³Def
* 
USARTx
, 
USART_ClockIn™Ty³Def
* 
USART_ClockIn™SŒuù
)

304 
ušt32_t
 
tm´eg
 = 0x00;

306 
	`as£¹_·¿m
(
	`IS_USART_123_PERIPH
(
USARTx
));

307 
	`as£¹_·¿m
(
	`IS_USART_CLOCK
(
USART_ClockIn™SŒuù
->
USART_Clock
));

308 
	`as£¹_·¿m
(
	`IS_USART_CPOL
(
USART_ClockIn™SŒuù
->
USART_CPOL
));

309 
	`as£¹_·¿m
(
	`IS_USART_CPHA
(
USART_ClockIn™SŒuù
->
USART_CPHA
));

310 
	`as£¹_·¿m
(
	`IS_USART_LASTBIT
(
USART_ClockIn™SŒuù
->
USART_La¡B™
));

313 
tm´eg
 = 
USARTx
->
CR2
;

315 
tm´eg
 &ð
CR2_CLOCK_CLEAR_Mask
;

321 
tm´eg
 |ð(
ušt32_t
)
USART_ClockIn™SŒuù
->
USART_Clock
 | USART_ClockIn™SŒuù->
USART_CPOL
 |

322 
USART_ClockIn™SŒuù
->
USART_CPHA
 | USART_ClockIn™SŒuù->
USART_La¡B™
;

324 
USARTx
->
CR2
 = (
ušt16_t
)
tm´eg
;

325 
	}
}

333 
	$USART_ClockSŒuùIn™
(
USART_ClockIn™Ty³Def
* 
USART_ClockIn™SŒuù
)

336 
USART_ClockIn™SŒuù
->
USART_Clock
 = 
USART_Clock_Di§bË
;

337 
USART_ClockIn™SŒuù
->
USART_CPOL
 = 
USART_CPOL_Low
;

338 
USART_ClockIn™SŒuù
->
USART_CPHA
 = 
USART_CPHA_1Edge
;

339 
USART_ClockIn™SŒuù
->
USART_La¡B™
 = 
USART_La¡B™_Di§bË
;

340 
	}
}

351 
	$USART_Cmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
)

354 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

355 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

357 ià(
NewS‹
 !ð
DISABLE
)

360 
USARTx
->
CR1
 |ð
CR1_UE_S‘
;

365 
USARTx
->
CR1
 &ð
CR1_UE_Re£t
;

367 
	}
}

388 
	$USART_ITCÚfig
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_IT
, 
FunùiÚ®S‹
 
NewS‹
)

390 
ušt32_t
 
u§¹»g
 = 0x00, 
™pos
 = 0x00, 
™mask
 = 0x00;

391 
ušt32_t
 
u§¹xba£
 = 0x00;

393 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

394 
	`as£¹_·¿m
(
	`IS_USART_CONFIG_IT
(
USART_IT
));

395 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

397 ià(
USART_IT
 =ð
USART_IT_CTS
)

399 
	`as£¹_·¿m
(
	`IS_USART_123_PERIPH
(
USARTx
));

402 
u§¹xba£
 = (
ušt32_t
)
USARTx
;

405 
u§¹»g
 = (((
ušt8_t
)
USART_IT
) >> 0x05);

408 
™pos
 = 
USART_IT
 & 
IT_Mask
;

409 
™mask
 = (((
ušt32_t
)0x01è<< 
™pos
);

411 ià(
u§¹»g
 == 0x01)

413 
u§¹xba£
 += 0x0C;

415 ià(
u§¹»g
 == 0x02)

417 
u§¹xba£
 += 0x10;

421 
u§¹xba£
 += 0x14;

423 ià(
NewS‹
 !ð
DISABLE
)

425 *(
__IO
 
ušt32_t
*)
u§¹xba£
 |ð
™mask
;

429 *(
__IO
 
ušt32_t
*)
u§¹xba£
 &ð~
™mask
;

431 
	}
}

448 
	$USART_DMACmd
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_DMAReq
, 
FunùiÚ®S‹
 
NewS‹
)

451 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

452 
	`as£¹_·¿m
(
	`IS_USART_DMAREQ
(
USART_DMAReq
));

453 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

454 ià(
NewS‹
 !ð
DISABLE
)

458 
USARTx
->
CR3
 |ð
USART_DMAReq
;

464 
USARTx
->
CR3
 &ð(
ušt16_t
)~
USART_DMAReq
;

466 
	}
}

476 
	$USART_S‘Add»ss
(
USART_Ty³Def
* 
USARTx
, 
ušt8_t
 
USART_Add»ss
)

479 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

480 
	`as£¹_·¿m
(
	`IS_USART_ADDRESS
(
USART_Add»ss
));

483 
USARTx
->
CR2
 &ð
CR2_Add»ss_Mask
;

485 
USARTx
->
CR2
 |ð
USART_Add»ss
;

486 
	}
}

499 
	$USART_WakeUpCÚfig
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_WakeUp
)

502 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

503 
	`as£¹_·¿m
(
	`IS_USART_WAKEUP
(
USART_WakeUp
));

505 
USARTx
->
CR1
 &ð
CR1_WAKE_Mask
;

506 
USARTx
->
CR1
 |ð
USART_WakeUp
;

507 
	}
}

518 
	$USART_Reûiv”WakeUpCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
)

521 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

522 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

524 ià(
NewS‹
 !ð
DISABLE
)

527 
USARTx
->
CR1
 |ð
CR1_RWU_S‘
;

532 
USARTx
->
CR1
 &ð
CR1_RWU_Re£t
;

534 
	}
}

547 
	$USART_LINB»akD‘eùL’gthCÚfig
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_LINB»akD‘eùL’gth
)

550 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

551 
	`as£¹_·¿m
(
	`IS_USART_LIN_BREAK_DETECT_LENGTH
(
USART_LINB»akD‘eùL’gth
));

553 
USARTx
->
CR2
 &ð
CR2_LBDL_Mask
;

554 
USARTx
->
CR2
 |ð
USART_LINB»akD‘eùL’gth
;

555 
	}
}

566 
	$USART_LINCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
)

569 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

570 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

572 ià(
NewS‹
 !ð
DISABLE
)

575 
USARTx
->
CR2
 |ð
CR2_LINEN_S‘
;

580 
USARTx
->
CR2
 &ð
CR2_LINEN_Re£t
;

582 
	}
}

592 
	$USART_S’dD©a
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
D©a
)

595 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

596 
	`as£¹_·¿m
(
	`IS_USART_DATA
(
D©a
));

599 
USARTx
->
DR
 = (
D©a
 & (
ušt16_t
)0x01FF);

600 
	}
}

609 
ušt16_t
 
	$USART_ReûiveD©a
(
USART_Ty³Def
* 
USARTx
)

612 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

615  (
ušt16_t
)(
USARTx
->
DR
 & (uint16_t)0x01FF);

616 
	}
}

625 
	$USART_S’dB»ak
(
USART_Ty³Def
* 
USARTx
)

628 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

631 
USARTx
->
CR1
 |ð
CR1_SBK_S‘
;

632 
	}
}

641 
	$USART_S‘Gu¬dTime
(
USART_Ty³Def
* 
USARTx
, 
ušt8_t
 
USART_Gu¬dTime
)

644 
	`as£¹_·¿m
(
	`IS_USART_123_PERIPH
(
USARTx
));

647 
USARTx
->
GTPR
 &ð
GTPR_LSB_Mask
;

649 
USARTx
->
GTPR
 |ð(
ušt16_t
)((ušt16_t)
USART_Gu¬dTime
 << 0x08);

650 
	}
}

661 
	$USART_S‘P»sÿËr
(
USART_Ty³Def
* 
USARTx
, 
ušt8_t
 
USART_P»sÿËr
)

664 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

667 
USARTx
->
GTPR
 &ð
GTPR_MSB_Mask
;

669 
USARTx
->
GTPR
 |ð
USART_P»sÿËr
;

670 
	}
}

680 
	$USART_Sm¬tC¬dCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
)

683 
	`as£¹_·¿m
(
	`IS_USART_123_PERIPH
(
USARTx
));

684 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

685 ià(
NewS‹
 !ð
DISABLE
)

688 
USARTx
->
CR3
 |ð
CR3_SCEN_S‘
;

693 
USARTx
->
CR3
 &ð
CR3_SCEN_Re£t
;

695 
	}
}

705 
	$USART_Sm¬tC¬dNACKCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
)

708 
	`as£¹_·¿m
(
	`IS_USART_123_PERIPH
(
USARTx
));

709 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

710 ià(
NewS‹
 !ð
DISABLE
)

713 
USARTx
->
CR3
 |ð
CR3_NACK_S‘
;

718 
USARTx
->
CR3
 &ð
CR3_NACK_Re£t
;

720 
	}
}

731 
	$USART_H®fDu¶exCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
)

734 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

735 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

737 ià(
NewS‹
 !ð
DISABLE
)

740 
USARTx
->
CR3
 |ð
CR3_HDSEL_S‘
;

745 
USARTx
->
CR3
 &ð
CR3_HDSEL_Re£t
;

747 
	}
}

762 
	$USART_Ov”Sam¶šg8Cmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
)

765 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

766 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

768 ià(
NewS‹
 !ð
DISABLE
)

771 
USARTx
->
CR1
 |ð
CR1_OVER8_S‘
;

776 
USARTx
->
CR1
 &ð
CR1_OVER8_Re£t
;

778 
	}
}

789 
	$USART_OÃB™M‘hodCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
)

792 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

793 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

795 ià(
NewS‹
 !ð
DISABLE
)

798 
USARTx
->
CR3
 |ð
CR3_ONEBITE_S‘
;

803 
USARTx
->
CR3
 &ð
CR3_ONEBITE_Re£t
;

805 
	}
}

818 
	$USART_IrDACÚfig
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_IrDAMode
)

821 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

822 
	`as£¹_·¿m
(
	`IS_USART_IRDA_MODE
(
USART_IrDAMode
));

824 
USARTx
->
CR3
 &ð
CR3_IRLP_Mask
;

825 
USARTx
->
CR3
 |ð
USART_IrDAMode
;

826 
	}
}

837 
	$USART_IrDACmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
)

840 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

841 
	`as£¹_·¿m
(
	`IS_FUNCTIONAL_STATE
(
NewS‹
));

843 ià(
NewS‹
 !ð
DISABLE
)

846 
USARTx
->
CR3
 |ð
CR3_IREN_S‘
;

851 
USARTx
->
CR3
 &ð
CR3_IREN_Re£t
;

853 
	}
}

874 
FÏgStus
 
	$USART_G‘FÏgStus
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_FLAG
)

876 
FÏgStus
 
b™¡©us
 = 
RESET
;

878 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

879 
	`as£¹_·¿m
(
	`IS_USART_FLAG
(
USART_FLAG
));

881 ià(
USART_FLAG
 =ð
USART_FLAG_CTS
)

883 
	`as£¹_·¿m
(
	`IS_USART_123_PERIPH
(
USARTx
));

886 ià((
USARTx
->
SR
 & 
USART_FLAG
è!ð(
ušt16_t
)
RESET
)

888 
b™¡©us
 = 
SET
;

892 
b™¡©us
 = 
RESET
;

894  
b™¡©us
;

895 
	}
}

923 
	$USART_CË¬FÏg
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_FLAG
)

926 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

927 
	`as£¹_·¿m
(
	`IS_USART_CLEAR_FLAG
(
USART_FLAG
));

929 ià((
USART_FLAG
 & 
USART_FLAG_CTS
) == USART_FLAG_CTS)

931 
	`as£¹_·¿m
(
	`IS_USART_123_PERIPH
(
USARTx
));

934 
USARTx
->
SR
 = (
ušt16_t
)~
USART_FLAG
;

935 
	}
}

956 
ITStus
 
	$USART_G‘ITStus
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_IT
)

958 
ušt32_t
 
b™pos
 = 0x00, 
™mask
 = 0x00, 
u§¹»g
 = 0x00;

959 
ITStus
 
b™¡©us
 = 
RESET
;

961 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

962 
	`as£¹_·¿m
(
	`IS_USART_GET_IT
(
USART_IT
));

964 ià(
USART_IT
 =ð
USART_IT_CTS
)

966 
	`as£¹_·¿m
(
	`IS_USART_123_PERIPH
(
USARTx
));

970 
u§¹»g
 = (((
ušt8_t
)
USART_IT
) >> 0x05);

972 
™mask
 = 
USART_IT
 & 
IT_Mask
;

973 
™mask
 = (
ušt32_t
)0x01 << itmask;

975 ià(
u§¹»g
 == 0x01)

977 
™mask
 &ð
USARTx
->
CR1
;

979 ià(
u§¹»g
 == 0x02)

981 
™mask
 &ð
USARTx
->
CR2
;

985 
™mask
 &ð
USARTx
->
CR3
;

988 
b™pos
 = 
USART_IT
 >> 0x08;

989 
b™pos
 = (
ušt32_t
)0x01 << bitpos;

990 
b™pos
 &ð
USARTx
->
SR
;

991 ià((
™mask
 !ð(
ušt16_t
)
RESET
)&&(
b™pos
 != (uint16_t)RESET))

993 
b™¡©us
 = 
SET
;

997 
b™¡©us
 = 
RESET
;

1000  
b™¡©us
;

1001 
	}
}

1030 
	$USART_CË¬ITP’dšgB™
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_IT
)

1032 
ušt16_t
 
b™pos
 = 0x00, 
™mask
 = 0x00;

1034 
	`as£¹_·¿m
(
	`IS_USART_ALL_PERIPH
(
USARTx
));

1035 
	`as£¹_·¿m
(
	`IS_USART_CLEAR_IT
(
USART_IT
));

1037 ià(
USART_IT
 =ð
USART_IT_CTS
)

1039 
	`as£¹_·¿m
(
	`IS_USART_123_PERIPH
(
USARTx
));

1042 
b™pos
 = 
USART_IT
 >> 0x08;

1043 
™mask
 = ((
ušt16_t
)0x01 << (ušt16_t)
b™pos
);

1044 
USARTx
->
SR
 = (
ušt16_t
)~
™mask
;

1045 
	}
}

	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_usart.h

24 #iâdeà
__STM32F10x_USART_H


25 
	#__STM32F10x_USART_H


	)

27 #ifdeà
__ýlu¥lus


32 
	~"¡m32f10x.h
"

52 
ušt32_t
 
USART_BaudR©e
;

57 
ušt16_t
 
USART_WÜdL’gth
;

60 
ušt16_t
 
USART_StÝB™s
;

63 
ušt16_t
 
USART_P¬™y
;

70 
ušt16_t
 
USART_Mode
;

73 
ušt16_t
 
USART_H¬dw¬eFlowCÚŒÞ
;

76 } 
	tUSART_In™Ty³Def
;

85 
ušt16_t
 
USART_Clock
;

88 
ušt16_t
 
USART_CPOL
;

91 
ušt16_t
 
USART_CPHA
;

94 
ušt16_t
 
USART_La¡B™
;

97 } 
	tUSART_ClockIn™Ty³Def
;

107 
	#IS_USART_ALL_PERIPH
(
PERIPH
è(((PERIPHè=ð
USART1
è|| \

	)

108 ((
PERIPH
è=ð
USART2
) || \

109 ((
PERIPH
è=ð
USART3
) || \

110 ((
PERIPH
è=ð
UART4
) || \

111 ((
PERIPH
è=ð
UART5
))

113 
	#IS_USART_123_PERIPH
(
PERIPH
è(((PERIPHè=ð
USART1
è|| \

	)

114 ((
PERIPH
è=ð
USART2
) || \

115 ((
PERIPH
è=ð
USART3
))

117 
	#IS_USART_1234_PERIPH
(
PERIPH
è(((PERIPHè=ð
USART1
è|| \

	)

118 ((
PERIPH
è=ð
USART2
) || \

119 ((
PERIPH
è=ð
USART3
) || \

120 ((
PERIPH
è=ð
UART4
))

125 
	#USART_WÜdL’gth_8b
 ((
ušt16_t
)0x0000)

	)

126 
	#USART_WÜdL’gth_9b
 ((
ušt16_t
)0x1000)

	)

128 
	#IS_USART_WORD_LENGTH
(
LENGTH
è(((LENGTHè=ð
USART_WÜdL’gth_8b
è|| \

	)

129 ((
LENGTH
è=ð
USART_WÜdL’gth_9b
))

138 
	#USART_StÝB™s_1
 ((
ušt16_t
)0x0000)

	)

139 
	#USART_StÝB™s_0_5
 ((
ušt16_t
)0x1000)

	)

140 
	#USART_StÝB™s_2
 ((
ušt16_t
)0x2000)

	)

141 
	#USART_StÝB™s_1_5
 ((
ušt16_t
)0x3000)

	)

142 
	#IS_USART_STOPBITS
(
STOPBITS
è(((STOPBITSè=ð
USART_StÝB™s_1
è|| \

	)

143 ((
STOPBITS
è=ð
USART_StÝB™s_0_5
) || \

144 ((
STOPBITS
è=ð
USART_StÝB™s_2
) || \

145 ((
STOPBITS
è=ð
USART_StÝB™s_1_5
))

154 
	#USART_P¬™y_No
 ((
ušt16_t
)0x0000)

	)

155 
	#USART_P¬™y_Ev’
 ((
ušt16_t
)0x0400)

	)

156 
	#USART_P¬™y_Odd
 ((
ušt16_t
)0x0600)

	)

157 
	#IS_USART_PARITY
(
PARITY
è(((PARITYè=ð
USART_P¬™y_No
è|| \

	)

158 ((
PARITY
è=ð
USART_P¬™y_Ev’
) || \

159 ((
PARITY
è=ð
USART_P¬™y_Odd
))

168 
	#USART_Mode_Rx
 ((
ušt16_t
)0x0004)

	)

169 
	#USART_Mode_Tx
 ((
ušt16_t
)0x0008)

	)

170 
	#IS_USART_MODE
(
MODE
è((((MODEè& (
ušt16_t
)0xFFF3è=ð0x00è&& ((MODEè!ð(ušt16_t)0x00))

	)

178 
	#USART_H¬dw¬eFlowCÚŒÞ_NÚe
 ((
ušt16_t
)0x0000)

	)

179 
	#USART_H¬dw¬eFlowCÚŒÞ_RTS
 ((
ušt16_t
)0x0100)

	)

180 
	#USART_H¬dw¬eFlowCÚŒÞ_CTS
 ((
ušt16_t
)0x0200)

	)

181 
	#USART_H¬dw¬eFlowCÚŒÞ_RTS_CTS
 ((
ušt16_t
)0x0300)

	)

182 
	#IS_USART_HARDWARE_FLOW_CONTROL
(
CONTROL
)\

	)

183 (((
CONTROL
è=ð
USART_H¬dw¬eFlowCÚŒÞ_NÚe
) || \

184 ((
CONTROL
è=ð
USART_H¬dw¬eFlowCÚŒÞ_RTS
) || \

185 ((
CONTROL
è=ð
USART_H¬dw¬eFlowCÚŒÞ_CTS
) || \

186 ((
CONTROL
è=ð
USART_H¬dw¬eFlowCÚŒÞ_RTS_CTS
))

194 
	#USART_Clock_Di§bË
 ((
ušt16_t
)0x0000)

	)

195 
	#USART_Clock_EÇbË
 ((
ušt16_t
)0x0800)

	)

196 
	#IS_USART_CLOCK
(
CLOCK
è(((CLOCKè=ð
USART_Clock_Di§bË
è|| \

	)

197 ((
CLOCK
è=ð
USART_Clock_EÇbË
))

206 
	#USART_CPOL_Low
 ((
ušt16_t
)0x0000)

	)

207 
	#USART_CPOL_High
 ((
ušt16_t
)0x0400)

	)

208 
	#IS_USART_CPOL
(
CPOL
è(((CPOLè=ð
USART_CPOL_Low
è|| ((CPOLè=ð
USART_CPOL_High
))

	)

218 
	#USART_CPHA_1Edge
 ((
ušt16_t
)0x0000)

	)

219 
	#USART_CPHA_2Edge
 ((
ušt16_t
)0x0200)

	)

220 
	#IS_USART_CPHA
(
CPHA
è(((CPHAè=ð
USART_CPHA_1Edge
è|| ((CPHAè=ð
USART_CPHA_2Edge
))

	)

230 
	#USART_La¡B™_Di§bË
 ((
ušt16_t
)0x0000)

	)

231 
	#USART_La¡B™_EÇbË
 ((
ušt16_t
)0x0100)

	)

232 
	#IS_USART_LASTBIT
(
LASTBIT
è(((LASTBITè=ð
USART_La¡B™_Di§bË
è|| \

	)

233 ((
LASTBIT
è=ð
USART_La¡B™_EÇbË
))

242 
	#USART_IT_PE
 ((
ušt16_t
)0x0028)

	)

243 
	#USART_IT_TXE
 ((
ušt16_t
)0x0727)

	)

244 
	#USART_IT_TC
 ((
ušt16_t
)0x0626)

	)

245 
	#USART_IT_RXNE
 ((
ušt16_t
)0x0525)

	)

246 
	#USART_IT_IDLE
 ((
ušt16_t
)0x0424)

	)

247 
	#USART_IT_LBD
 ((
ušt16_t
)0x0846)

	)

248 
	#USART_IT_CTS
 ((
ušt16_t
)0x096A)

	)

249 
	#USART_IT_ERR
 ((
ušt16_t
)0x0060)

	)

250 
	#USART_IT_ORE
 ((
ušt16_t
)0x0360)

	)

251 
	#USART_IT_NE
 ((
ušt16_t
)0x0260)

	)

252 
	#USART_IT_FE
 ((
ušt16_t
)0x0160)

	)

253 
	#IS_USART_CONFIG_IT
(
IT
è(((ITè=ð
USART_IT_PE
è|| ((ITè=ð
USART_IT_TXE
è|| \

	)

254 ((
IT
è=ð
USART_IT_TC
è|| ((ITè=ð
USART_IT_RXNE
) || \

255 ((
IT
è=ð
USART_IT_IDLE
è|| ((ITè=ð
USART_IT_LBD
) || \

256 ((
IT
è=ð
USART_IT_CTS
è|| ((ITè=ð
USART_IT_ERR
))

257 
	#IS_USART_GET_IT
(
IT
è(((ITè=ð
USART_IT_PE
è|| ((ITè=ð
USART_IT_TXE
è|| \

	)

258 ((
IT
è=ð
USART_IT_TC
è|| ((ITè=ð
USART_IT_RXNE
) || \

259 ((
IT
è=ð
USART_IT_IDLE
è|| ((ITè=ð
USART_IT_LBD
) || \

260 ((
IT
è=ð
USART_IT_CTS
è|| ((ITè=ð
USART_IT_ORE
) || \

261 ((
IT
è=ð
USART_IT_NE
è|| ((ITè=ð
USART_IT_FE
))

262 
	#IS_USART_CLEAR_IT
(
IT
è(((ITè=ð
USART_IT_TC
è|| ((ITè=ð
USART_IT_RXNE
è|| \

	)

263 ((
IT
è=ð
USART_IT_LBD
è|| ((ITè=ð
USART_IT_CTS
))

272 
	#USART_DMAReq_Tx
 ((
ušt16_t
)0x0080)

	)

273 
	#USART_DMAReq_Rx
 ((
ušt16_t
)0x0040)

	)

274 
	#IS_USART_DMAREQ
(
DMAREQ
è((((DMAREQè& (
ušt16_t
)0xFF3Fè=ð0x00è&& ((DMAREQè!ð(ušt16_t)0x00))

	)

284 
	#USART_WakeUp_IdËLše
 ((
ušt16_t
)0x0000)

	)

285 
	#USART_WakeUp_Add»ssM¬k
 ((
ušt16_t
)0x0800)

	)

286 
	#IS_USART_WAKEUP
(
WAKEUP
è(((WAKEUPè=ð
USART_WakeUp_IdËLše
è|| \

	)

287 ((
WAKEUP
è=ð
USART_WakeUp_Add»ssM¬k
))

296 
	#USART_LINB»akD‘eùL’gth_10b
 ((
ušt16_t
)0x0000)

	)

297 
	#USART_LINB»akD‘eùL’gth_11b
 ((
ušt16_t
)0x0020)

	)

298 
	#IS_USART_LIN_BREAK_DETECT_LENGTH
(
LENGTH
è\

	)

299 (((
LENGTH
è=ð
USART_LINB»akD‘eùL’gth_10b
) || \

300 ((
LENGTH
è=ð
USART_LINB»akD‘eùL’gth_11b
))

309 
	#USART_IrDAMode_LowPow”
 ((
ušt16_t
)0x0004)

	)

310 
	#USART_IrDAMode_NÜm®
 ((
ušt16_t
)0x0000)

	)

311 
	#IS_USART_IRDA_MODE
(
MODE
è(((MODEè=ð
USART_IrDAMode_LowPow”
è|| \

	)

312 ((
MODE
è=ð
USART_IrDAMode_NÜm®
))

321 
	#USART_FLAG_CTS
 ((
ušt16_t
)0x0200)

	)

322 
	#USART_FLAG_LBD
 ((
ušt16_t
)0x0100)

	)

323 
	#USART_FLAG_TXE
 ((
ušt16_t
)0x0080)

	)

324 
	#USART_FLAG_TC
 ((
ušt16_t
)0x0040)

	)

325 
	#USART_FLAG_RXNE
 ((
ušt16_t
)0x0020)

	)

326 
	#USART_FLAG_IDLE
 ((
ušt16_t
)0x0010)

	)

327 
	#USART_FLAG_ORE
 ((
ušt16_t
)0x0008)

	)

328 
	#USART_FLAG_NE
 ((
ušt16_t
)0x0004)

	)

329 
	#USART_FLAG_FE
 ((
ušt16_t
)0x0002)

	)

330 
	#USART_FLAG_PE
 ((
ušt16_t
)0x0001)

	)

331 
	#IS_USART_FLAG
(
FLAG
è(((FLAGè=ð
USART_FLAG_PE
è|| ((FLAGè=ð
USART_FLAG_TXE
è|| \

	)

332 ((
FLAG
è=ð
USART_FLAG_TC
è|| ((FLAGè=ð
USART_FLAG_RXNE
) || \

333 ((
FLAG
è=ð
USART_FLAG_IDLE
è|| ((FLAGè=ð
USART_FLAG_LBD
) || \

334 ((
FLAG
è=ð
USART_FLAG_CTS
è|| ((FLAGè=ð
USART_FLAG_ORE
) || \

335 ((
FLAG
è=ð
USART_FLAG_NE
è|| ((FLAGè=ð
USART_FLAG_FE
))

337 
	#IS_USART_CLEAR_FLAG
(
FLAG
è((((FLAGè& (
ušt16_t
)0xFC9Fè=ð0x00è&& ((FLAGè!ð(ušt16_t)0x00))

	)

338 
	#IS_USART_PERIPH_FLAG
(
PERIPH
, 
USART_FLAG
è((((*(
ušt32_t
*)&(PERIPH)è!ð
UART4_BASE
è&&\

	)

339 ((*(
ušt32_t
*)&(
PERIPH
)è!ð
UART5_BASE
)) \

340 || ((
USART_FLAG
è!ð
USART_FLAG_CTS
))

341 
	#IS_USART_BAUDRATE
(
BAUDRATE
è(((BAUDRATEè> 0è&& ((BAUDRATEè< 0x0044AA21))

	)

342 
	#IS_USART_ADDRESS
(
ADDRESS
è((ADDRESSè<ð0xF)

	)

343 
	#IS_USART_DATA
(
DATA
è((DATAè<ð0x1FF)

	)

365 
USART_DeIn™
(
USART_Ty³Def
* 
USARTx
);

366 
USART_In™
(
USART_Ty³Def
* 
USARTx
, 
USART_In™Ty³Def
* 
USART_In™SŒuù
);

367 
USART_SŒuùIn™
(
USART_In™Ty³Def
* 
USART_In™SŒuù
);

368 
USART_ClockIn™
(
USART_Ty³Def
* 
USARTx
, 
USART_ClockIn™Ty³Def
* 
USART_ClockIn™SŒuù
);

369 
USART_ClockSŒuùIn™
(
USART_ClockIn™Ty³Def
* 
USART_ClockIn™SŒuù
);

370 
USART_Cmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
);

371 
USART_ITCÚfig
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_IT
, 
FunùiÚ®S‹
 
NewS‹
);

372 
USART_DMACmd
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_DMAReq
, 
FunùiÚ®S‹
 
NewS‹
);

373 
USART_S‘Add»ss
(
USART_Ty³Def
* 
USARTx
, 
ušt8_t
 
USART_Add»ss
);

374 
USART_WakeUpCÚfig
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_WakeUp
);

375 
USART_Reûiv”WakeUpCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
);

376 
USART_LINB»akD‘eùL’gthCÚfig
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_LINB»akD‘eùL’gth
);

377 
USART_LINCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
);

378 
USART_S’dD©a
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
D©a
);

379 
ušt16_t
 
USART_ReûiveD©a
(
USART_Ty³Def
* 
USARTx
);

380 
USART_S’dB»ak
(
USART_Ty³Def
* 
USARTx
);

381 
USART_S‘Gu¬dTime
(
USART_Ty³Def
* 
USARTx
, 
ušt8_t
 
USART_Gu¬dTime
);

382 
USART_S‘P»sÿËr
(
USART_Ty³Def
* 
USARTx
, 
ušt8_t
 
USART_P»sÿËr
);

383 
USART_Sm¬tC¬dCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
);

384 
USART_Sm¬tC¬dNACKCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
);

385 
USART_H®fDu¶exCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
);

386 
USART_Ov”Sam¶šg8Cmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
);

387 
USART_OÃB™M‘hodCmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
);

388 
USART_IrDACÚfig
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_IrDAMode
);

389 
USART_IrDACmd
(
USART_Ty³Def
* 
USARTx
, 
FunùiÚ®S‹
 
NewS‹
);

390 
FÏgStus
 
USART_G‘FÏgStus
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_FLAG
);

391 
USART_CË¬FÏg
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_FLAG
);

392 
ITStus
 
USART_G‘ITStus
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_IT
);

393 
USART_CË¬ITP’dšgB™
(
USART_Ty³Def
* 
USARTx
, 
ušt16_t
 
USART_IT
);

395 #ifdeà
__ýlu¥lus


	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_wwdg.c

23 
	~"¡m32f10x_wwdg.h
"

24 
	~"¡m32f10x_rcc.h
"

48 
	#WWDG_OFFSET
 (
WWDG_BASE
 - 
PERIPH_BASE
)

	)

51 
	#CFR_OFFSET
 (
WWDG_OFFSET
 + 0x04)

	)

52 
	#EWI_B™Numb”
 0x09

	)

53 
	#CFR_EWI_BB
 (
PERIPH_BB_BASE
 + (
CFR_OFFSET
 * 32è+ (
EWI_B™Numb”
 * 4))

	)

58 
	#CR_WDGA_S‘
 ((
ušt32_t
)0x00000080)

	)

61 
	#CFR_WDGTB_Mask
 ((
ušt32_t
)0xFFFFFE7F)

	)

62 
	#CFR_W_Mask
 ((
ušt32_t
)0xFFFFFF80)

	)

63 
	#BIT_Mask
 ((
ušt8_t
)0x7F)

	)

102 
	$WWDG_DeIn™
()

104 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_WWDG
, 
ENABLE
);

105 
	`RCC_APB1P”hRe£tCmd
(
RCC_APB1P”h_WWDG
, 
DISABLE
);

106 
	}
}

118 
	$WWDG_S‘P»sÿËr
(
ušt32_t
 
WWDG_P»sÿËr
)

120 
ušt32_t
 
tm´eg
 = 0;

122 
	`as£¹_·¿m
(
	`IS_WWDG_PRESCALER
(
WWDG_P»sÿËr
));

124 
tm´eg
 = 
WWDG
->
CFR
 & 
CFR_WDGTB_Mask
;

126 
tm´eg
 |ð
WWDG_P»sÿËr
;

128 
WWDG
->
CFR
 = 
tm´eg
;

129 
	}
}

137 
	$WWDG_S‘WšdowV®ue
(
ušt8_t
 
WšdowV®ue
)

139 
__IO
 
ušt32_t
 
tm´eg
 = 0;

142 
	`as£¹_·¿m
(
	`IS_WWDG_WINDOW_VALUE
(
WšdowV®ue
));

145 
tm´eg
 = 
WWDG
->
CFR
 & 
CFR_W_Mask
;

148 
tm´eg
 |ð
WšdowV®ue
 & (
ušt32_t
è
BIT_Mask
;

151 
WWDG
->
CFR
 = 
tm´eg
;

152 
	}
}

159 
	$WWDG_EÇbËIT
()

161 *(
__IO
 
ušt32_t
 *è
CFR_EWI_BB
 = (ušt32_t)
ENABLE
;

162 
	}
}

170 
	$WWDG_S‘CouÁ”
(
ušt8_t
 
CouÁ”
)

173 
	`as£¹_·¿m
(
	`IS_WWDG_COUNTER
(
CouÁ”
));

176 
WWDG
->
CR
 = 
CouÁ”
 & 
BIT_Mask
;

177 
	}
}

185 
	$WWDG_EÇbË
(
ušt8_t
 
CouÁ”
)

188 
	`as£¹_·¿m
(
	`IS_WWDG_COUNTER
(
CouÁ”
));

189 
WWDG
->
CR
 = 
CR_WDGA_S‘
 | 
CouÁ”
;

190 
	}
}

197 
FÏgStus
 
	$WWDG_G‘FÏgStus
()

199  (
FÏgStus
)(
WWDG
->
SR
);

200 
	}
}

207 
	$WWDG_CË¬FÏg
()

209 
WWDG
->
SR
 = (
ušt32_t
)
RESET
;

210 
	}
}

	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_wwdg.h

24 #iâdeà
__STM32F10x_WWDG_H


25 
	#__STM32F10x_WWDG_H


	)

27 #ifdeà
__ýlu¥lus


32 
	~"¡m32f10x.h
"

58 
	#WWDG_P»sÿËr_1
 ((
ušt32_t
)0x00000000)

	)

59 
	#WWDG_P»sÿËr_2
 ((
ušt32_t
)0x00000080)

	)

60 
	#WWDG_P»sÿËr_4
 ((
ušt32_t
)0x00000100)

	)

61 
	#WWDG_P»sÿËr_8
 ((
ušt32_t
)0x00000180)

	)

62 
	#IS_WWDG_PRESCALER
(
PRESCALER
è(((PRESCALERè=ð
WWDG_P»sÿËr_1
è|| \

	)

63 ((
PRESCALER
è=ð
WWDG_P»sÿËr_2
) || \

64 ((
PRESCALER
è=ð
WWDG_P»sÿËr_4
) || \

65 ((
PRESCALER
è=ð
WWDG_P»sÿËr_8
))

66 
	#IS_WWDG_WINDOW_VALUE
(
VALUE
è((VALUEè<ð0x7F)

	)

67 
	#IS_WWDG_COUNTER
(
COUNTER
è(((COUNTERè>ð0x40è&& ((COUNTERè<ð0x7F))

	)

88 
WWDG_DeIn™
();

89 
WWDG_S‘P»sÿËr
(
ušt32_t
 
WWDG_P»sÿËr
);

90 
WWDG_S‘WšdowV®ue
(
ušt8_t
 
WšdowV®ue
);

91 
WWDG_EÇbËIT
();

92 
WWDG_S‘CouÁ”
(
ušt8_t
 
CouÁ”
);

93 
WWDG_EÇbË
(
ušt8_t
 
CouÁ”
);

94 
FÏgStus
 
WWDG_G‘FÏgStus
();

95 
WWDG_CË¬FÏg
();

97 #ifdeà
__ýlu¥lus


	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Start/core_cm3.c

24 
	~<¡dšt.h
>

27 #ià
defšed
 ( 
__CC_ARM
 )

28 
	#__ASM
 
__asm


	)

29 
	#__INLINE
 
__šlše


	)

31 #–ià
defšed
 ( 
__ICCARM__
 )

32 
	#__ASM
 
__asm


	)

33 
	#__INLINE
 
šlše


	)

35 #–ià
defšed
 ( 
__GNUC__
 )

36 
	#__ASM
 
__asm


	)

37 
	#__INLINE
 
šlše


	)

39 #–ià
defšed
 ( 
__TASKING__
 )

40 
	#__ASM
 
__asm


	)

41 
	#__INLINE
 
šlše


	)

48 #ià
defšed
 ( 
__CC_ARM
 )

58 
__ASM
 
ušt32_t
 
	$__g‘_PSP
()

60 
mrs
 
r0
, 
p¥


61 
bx
 
Ì


62 
	}
}

72 
__ASM
 
	$__£t_PSP
(
ušt32_t
 
tÝOfProcSck
)

74 
m¤
 
p¥
, 
r0


75 
bx
 
Ì


76 
	}
}

86 
__ASM
 
ušt32_t
 
	$__g‘_MSP
()

88 
mrs
 
r0
, 
m¥


89 
bx
 
Ì


90 
	}
}

100 
__ASM
 
	$__£t_MSP
(
ušt32_t
 
mašSckPoš‹r
)

102 
m¤
 
m¥
, 
r0


103 
bx
 
Ì


104 
	}
}

114 
__ASM
 
ušt32_t
 
	$__REV16
(
ušt16_t
 
v®ue
)

116 
»v16
 
r0
,„0

117 
bx
 
Ì


118 
	}
}

128 
__ASM
 
št32_t
 
	$__REVSH
(
št16_t
 
v®ue
)

130 
»vsh
 
r0
,„0

131 
bx
 
Ì


132 
	}
}

135 #ià(
__ARMCC_VERSION
 < 400000)

142 
__ASM
 
	$__CLREX
()

144 
þ»x


145 
	}
}

154 
__ASM
 
ušt32_t
 
	$__g‘_BASEPRI
()

156 
mrs
 
r0
, 
ba£´i


157 
bx
 
Ì


158 
	}
}

167 
__ASM
 
	$__£t_BASEPRI
(
ušt32_t
 
ba£Pri
)

169 
m¤
 
ba£´i
, 
r0


170 
bx
 
Ì


171 
	}
}

180 
__ASM
 
ušt32_t
 
	$__g‘_PRIMASK
()

182 
mrs
 
r0
, 
´imask


183 
bx
 
Ì


184 
	}
}

193 
__ASM
 
	$__£t_PRIMASK
(
ušt32_t
 
´iMask
)

195 
m¤
 
´imask
, 
r0


196 
bx
 
Ì


197 
	}
}

206 
__ASM
 
ušt32_t
 
	$__g‘_FAULTMASK
()

208 
mrs
 
r0
, 
çuÉmask


209 
bx
 
Ì


210 
	}
}

219 
__ASM
 
	$__£t_FAULTMASK
(
ušt32_t
 
çuÉMask
)

221 
m¤
 
çuÉmask
, 
r0


222 
bx
 
Ì


223 
	}
}

232 
__ASM
 
ušt32_t
 
	$__g‘_CONTROL
()

234 
mrs
 
r0
, 
cÚŒÞ


235 
bx
 
Ì


236 
	}
}

245 
__ASM
 
	$__£t_CONTROL
(
ušt32_t
 
cÚŒÞ
)

247 
m¤
 
cÚŒÞ
, 
r0


248 
bx
 
Ì


249 
	}
}

255 #–ià(
defšed
 (
__ICCARM__
))

257 #´agm¨
dŸg_suµ»ss
=
Pe940


266 
ušt32_t
 
	$__g‘_PSP
()

268 
	`__ASM
("mrs„0,…sp");

269 
	`__ASM
("bx†r");

270 
	}
}

280 
	$__£t_PSP
(
ušt32_t
 
tÝOfProcSck
)

282 
	`__ASM
("msr…sp,„0");

283 
	`__ASM
("bx†r");

284 
	}
}

294 
ušt32_t
 
	$__g‘_MSP
()

296 
	`__ASM
("mrs„0, msp");

297 
	`__ASM
("bx†r");

298 
	}
}

308 
	$__£t_MSP
(
ušt32_t
 
tÝOfMašSck
)

310 
	`__ASM
("msr msp,„0");

311 
	`__ASM
("bx†r");

312 
	}
}

322 
ušt32_t
 
	$__REV16
(
ušt16_t
 
v®ue
)

324 
	`__ASM
("rev16„0,„0");

325 
	`__ASM
("bx†r");

326 
	}
}

336 
ušt32_t
 
	$__RBIT
(
ušt32_t
 
v®ue
)

338 
	`__ASM
("rbit„0,„0");

339 
	`__ASM
("bx†r");

340 
	}
}

350 
ušt8_t
 
	$__LDREXB
(
ušt8_t
 *
addr
)

352 
	`__ASM
("ldrexb„0, [r0]");

353 
	`__ASM
("bx†r");

354 
	}
}

364 
ušt16_t
 
	$__LDREXH
(
ušt16_t
 *
addr
)

366 
	`__ASM
("ldrexh„0, [r0]");

367 
	`__ASM
("bx†r");

368 
	}
}

378 
ušt32_t
 
	$__LDREXW
(
ušt32_t
 *
addr
)

380 
	`__ASM
("ldrex„0, [r0]");

381 
	`__ASM
("bx†r");

382 
	}
}

393 
ušt32_t
 
	$__STREXB
(
ušt8_t
 
v®ue
, ušt8_ˆ*
addr
)

395 
	`__ASM
("strexb„0,„0, [r1]");

396 
	`__ASM
("bx†r");

397 
	}
}

408 
ušt32_t
 
	$__STREXH
(
ušt16_t
 
v®ue
, ušt16_ˆ*
addr
)

410 
	`__ASM
("strexh„0,„0, [r1]");

411 
	`__ASM
("bx†r");

412 
	}
}

423 
ušt32_t
 
	$__STREXW
(
ušt32_t
 
v®ue
, ušt32_ˆ*
addr
)

425 
	`__ASM
("strex„0,„0, [r1]");

426 
	`__ASM
("bx†r");

427 
	}
}

429 #´agm¨
dŸg_deçuÉ
=
Pe940


432 #–ià(
defšed
 (
__GNUC__
))

442 
ušt32_t
 
	$__g‘_PSP
(è
	`__©Œibu‹__
ÐÐ
Çked
 ) );

443 
ušt32_t
 
	$__g‘_PSP
()

445 
ušt32_t
 
»suÉ
=0;

447 
__ASM
 volatile ("MRS %0,…sp\n\t"

449 "BX†¸ \n\t" : "ô" (
»suÉ
) );

450 (
»suÉ
);

451 
	}
}

461 
	$__£t_PSP
(
ušt32_t
 
tÝOfProcSck
è
	`__©Œibu‹__
ÐÐ
Çked
 ) );

462 
	$__£t_PSP
(
ušt32_t
 
tÝOfProcSck
)

464 
__ASM
 volatile ("MSR…sp, %0\n\t"

465 "BX†¸ \n\t" : : "r" (
tÝOfProcSck
) );

466 
	}
}

476 
ušt32_t
 
	$__g‘_MSP
(è
	`__©Œibu‹__
ÐÐ
Çked
 ) );

477 
ušt32_t
 
	$__g‘_MSP
()

479 
ušt32_t
 
»suÉ
=0;

481 
__ASM
 volatile ("MRS %0, msp\n\t"

483 "BX†¸ \n\t" : "ô" (
»suÉ
) );

484 (
»suÉ
);

485 
	}
}

495 
	$__£t_MSP
(
ušt32_t
 
tÝOfMašSck
è
	`__©Œibu‹__
ÐÐ
Çked
 ) );

496 
	$__£t_MSP
(
ušt32_t
 
tÝOfMašSck
)

498 
__ASM
 volatile ("MSR msp, %0\n\t"

499 "BX†¸ \n\t" : : "r" (
tÝOfMašSck
) );

500 
	}
}

509 
ušt32_t
 
	$__g‘_BASEPRI
()

511 
ušt32_t
 
»suÉ
=0;

513 
__ASM
 vÞ©ž("MRS %0, ba£´i_max" : "ô" (
»suÉ
) );

514 (
»suÉ
);

515 
	}
}

524 
	$__£t_BASEPRI
(
ušt32_t
 
v®ue
)

526 
__ASM
 vÞ©ž("MSR ba£´i, %0" : : "r" (
v®ue
) );

527 
	}
}

536 
ušt32_t
 
	$__g‘_PRIMASK
()

538 
ušt32_t
 
»suÉ
=0;

540 
__ASM
 vÞ©ž("MRS %0,…rimask" : "ô" (
»suÉ
) );

541 (
»suÉ
);

542 
	}
}

551 
	$__£t_PRIMASK
(
ušt32_t
 
´iMask
)

553 
__ASM
 vÞ©ž("MSR…rimask, %0" : : "r" (
´iMask
) );

554 
	}
}

563 
ušt32_t
 
	$__g‘_FAULTMASK
()

565 
ušt32_t
 
»suÉ
=0;

567 
__ASM
 vÞ©ž("MRS %0, fauÉmask" : "ô" (
»suÉ
) );

568 (
»suÉ
);

569 
	}
}

578 
	$__£t_FAULTMASK
(
ušt32_t
 
çuÉMask
)

580 
__ASM
 vÞ©ž("MSR fauÉmask, %0" : : "r" (
çuÉMask
) );

581 
	}
}

590 
ušt32_t
 
	$__g‘_CONTROL
()

592 
ušt32_t
 
»suÉ
=0;

594 
__ASM
 vÞ©ž("MRS %0, cÚŒÞ" : "ô" (
»suÉ
) );

595 (
»suÉ
);

596 
	}
}

605 
	$__£t_CONTROL
(
ušt32_t
 
cÚŒÞ
)

607 
__ASM
 vÞ©ž("MSR cÚŒÞ, %0" : : "r" (
cÚŒÞ
) );

608 
	}
}

619 
ušt32_t
 
	$__REV
(
ušt32_t
 
v®ue
)

621 
ušt32_t
 
»suÉ
=0;

623 
__ASM
 vÞ©ž("»v %0, %1" : "ô" (
»suÉ
è: "r" (
v®ue
) );

624 (
»suÉ
);

625 
	}
}

635 
ušt32_t
 
	$__REV16
(
ušt16_t
 
v®ue
)

637 
ušt32_t
 
»suÉ
=0;

639 
__ASM
 vÞ©ž("»v16 %0, %1" : "ô" (
»suÉ
è: "r" (
v®ue
) );

640 (
»suÉ
);

641 
	}
}

651 
št32_t
 
	$__REVSH
(
št16_t
 
v®ue
)

653 
ušt32_t
 
»suÉ
=0;

655 
__ASM
 vÞ©ž("»vsh %0, %1" : "ô" (
»suÉ
è: "r" (
v®ue
) );

656 (
»suÉ
);

657 
	}
}

667 
ušt32_t
 
	$__RBIT
(
ušt32_t
 
v®ue
)

669 
ušt32_t
 
»suÉ
=0;

671 
__ASM
 vÞ©ž("rb™ %0, %1" : "ô" (
»suÉ
è: "r" (
v®ue
) );

672 (
»suÉ
);

673 
	}
}

683 
ušt8_t
 
	$__LDREXB
(
ušt8_t
 *
addr
)

685 
ušt8_t
 
»suÉ
=0;

687 
__ASM
 vÞ©ž("ld»xb %0, [%1]" : "ô" (
»suÉ
è: "r" (
addr
) );

688 (
»suÉ
);

689 
	}
}

699 
ušt16_t
 
	$__LDREXH
(
ušt16_t
 *
addr
)

701 
ušt16_t
 
»suÉ
=0;

703 
__ASM
 vÞ©ž("ld»xh %0, [%1]" : "ô" (
»suÉ
è: "r" (
addr
) );

704 (
»suÉ
);

705 
	}
}

715 
ušt32_t
 
	$__LDREXW
(
ušt32_t
 *
addr
)

717 
ušt32_t
 
»suÉ
=0;

719 
__ASM
 vÞ©ž("ld»x %0, [%1]" : "ô" (
»suÉ
è: "r" (
addr
) );

720 (
»suÉ
);

721 
	}
}

732 
ušt32_t
 
	$__STREXB
(
ušt8_t
 
v®ue
, ušt8_ˆ*
addr
)

734 
ušt32_t
 
»suÉ
=0;

736 
__ASM
 vÞ©ž("¡»xb %0, %2, [%1]" : "ô" (
»suÉ
è: "r" (
addr
), "r" (
v®ue
) );

737 (
»suÉ
);

738 
	}
}

749 
ušt32_t
 
	$__STREXH
(
ušt16_t
 
v®ue
, ušt16_ˆ*
addr
)

751 
ušt32_t
 
»suÉ
=0;

753 
__ASM
 vÞ©ž("¡»xh %0, %2, [%1]" : "ô" (
»suÉ
è: "r" (
addr
), "r" (
v®ue
) );

754 (
»suÉ
);

755 
	}
}

766 
ušt32_t
 
	$__STREXW
(
ušt32_t
 
v®ue
, ušt32_ˆ*
addr
)

768 
ušt32_t
 
»suÉ
=0;

770 
__ASM
 vÞ©ž("¡»x %0, %2, [%1]" : "ô" (
»suÉ
è: "r" (
addr
), "r" (
v®ue
) );

771 (
»suÉ
);

772 
	}
}

775 #–ià(
defšed
 (
__TASKING__
))

	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Start/core_cm3.h

24 #iâdeà
__CM3_CORE_H__


25 
	#__CM3_CORE_H__


	)

80 #ifdeà
__ýlu¥lus


84 
	#__CM3_CMSIS_VERSION_MAIN
 (0x01è

	)

85 
	#__CM3_CMSIS_VERSION_SUB
 (0x30è

	)

86 
	#__CM3_CMSIS_VERSION
 ((
__CM3_CMSIS_VERSION_MAIN
 << 16è| 
__CM3_CMSIS_VERSION_SUB
è

	)

88 
	#__CORTEX_M
 (0x03è

	)

90 
	~<¡dšt.h
>

92 #ià
defšed
 (
__ICCARM__
)

93 
	~<šŒšsics.h
>

97 #iâdeà
__NVIC_PRIO_BITS


98 
	#__NVIC_PRIO_BITS
 4

	)

110 #ifdeà
__ýlu¥lus


111 
	#__I
 vÞ©ž

	)

113 
	#__I
 vÞ©žcÚ¡

	)

115 
	#__O
 vÞ©ž

	)

116 
	#__IO
 vÞ©ž

	)

134 
__IO
 
ušt32_t
 
ISER
[8];

135 
ušt32_t
 
RESERVED0
[24];

136 
__IO
 
ušt32_t
 
ICER
[8];

137 
ušt32_t
 
RSERVED1
[24];

138 
__IO
 
ušt32_t
 
ISPR
[8];

139 
ušt32_t
 
RESERVED2
[24];

140 
__IO
 
ušt32_t
 
ICPR
[8];

141 
ušt32_t
 
RESERVED3
[24];

142 
__IO
 
ušt32_t
 
IABR
[8];

143 
ušt32_t
 
RESERVED4
[56];

144 
__IO
 
ušt8_t
 
IP
[240];

145 
ušt32_t
 
RESERVED5
[644];

146 
__O
 
ušt32_t
 
STIR
;

147 } 
	tNVIC_Ty³
;

157 
__I
 
ušt32_t
 
CPUID
;

158 
__IO
 
ušt32_t
 
ICSR
;

159 
__IO
 
ušt32_t
 
VTOR
;

160 
__IO
 
ušt32_t
 
AIRCR
;

161 
__IO
 
ušt32_t
 
SCR
;

162 
__IO
 
ušt32_t
 
CCR
;

163 
__IO
 
ušt8_t
 
SHP
[12];

164 
__IO
 
ušt32_t
 
SHCSR
;

165 
__IO
 
ušt32_t
 
CFSR
;

166 
__IO
 
ušt32_t
 
HFSR
;

167 
__IO
 
ušt32_t
 
DFSR
;

168 
__IO
 
ušt32_t
 
MMFAR
;

169 
__IO
 
ušt32_t
 
BFAR
;

170 
__IO
 
ušt32_t
 
AFSR
;

171 
__I
 
ušt32_t
 
PFR
[2];

172 
__I
 
ušt32_t
 
DFR
;

173 
__I
 
ušt32_t
 
ADR
;

174 
__I
 
ušt32_t
 
MMFR
[4];

175 
__I
 
ušt32_t
 
ISAR
[5];

176 } 
	tSCB_Ty³
;

179 
	#SCB_CPUID_IMPLEMENTER_Pos
 24

	)

180 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFuÈ<< 
SCB_CPUID_IMPLEMENTER_Pos
è

	)

182 
	#SCB_CPUID_VARIANT_Pos
 20

	)

183 
	#SCB_CPUID_VARIANT_Msk
 (0xFuÈ<< 
SCB_CPUID_VARIANT_Pos
è

	)

185 
	#SCB_CPUID_PARTNO_Pos
 4

	)

186 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFuÈ<< 
SCB_CPUID_PARTNO_Pos
è

	)

188 
	#SCB_CPUID_REVISION_Pos
 0

	)

189 
	#SCB_CPUID_REVISION_Msk
 (0xFuÈ<< 
SCB_CPUID_REVISION_Pos
è

	)

192 
	#SCB_ICSR_NMIPENDSET_Pos
 31

	)

193 
	#SCB_ICSR_NMIPENDSET_Msk
 (1uÈ<< 
SCB_ICSR_NMIPENDSET_Pos
è

	)

195 
	#SCB_ICSR_PENDSVSET_Pos
 28

	)

196 
	#SCB_ICSR_PENDSVSET_Msk
 (1uÈ<< 
SCB_ICSR_PENDSVSET_Pos
è

	)

198 
	#SCB_ICSR_PENDSVCLR_Pos
 27

	)

199 
	#SCB_ICSR_PENDSVCLR_Msk
 (1uÈ<< 
SCB_ICSR_PENDSVCLR_Pos
è

	)

201 
	#SCB_ICSR_PENDSTSET_Pos
 26

	)

202 
	#SCB_ICSR_PENDSTSET_Msk
 (1uÈ<< 
SCB_ICSR_PENDSTSET_Pos
è

	)

204 
	#SCB_ICSR_PENDSTCLR_Pos
 25

	)

205 
	#SCB_ICSR_PENDSTCLR_Msk
 (1uÈ<< 
SCB_ICSR_PENDSTCLR_Pos
è

	)

207 
	#SCB_ICSR_ISRPREEMPT_Pos
 23

	)

208 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1uÈ<< 
SCB_ICSR_ISRPREEMPT_Pos
è

	)

210 
	#SCB_ICSR_ISRPENDING_Pos
 22

	)

211 
	#SCB_ICSR_ISRPENDING_Msk
 (1uÈ<< 
SCB_ICSR_ISRPENDING_Pos
è

	)

213 
	#SCB_ICSR_VECTPENDING_Pos
 12

	)

214 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFuÈ<< 
SCB_ICSR_VECTPENDING_Pos
è

	)

216 
	#SCB_ICSR_RETTOBASE_Pos
 11

	)

217 
	#SCB_ICSR_RETTOBASE_Msk
 (1uÈ<< 
SCB_ICSR_RETTOBASE_Pos
è

	)

219 
	#SCB_ICSR_VECTACTIVE_Pos
 0

	)

220 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFuÈ<< 
SCB_ICSR_VECTACTIVE_Pos
è

	)

223 
	#SCB_VTOR_TBLBASE_Pos
 29

	)

224 
	#SCB_VTOR_TBLBASE_Msk
 (0x1FFuÈ<< 
SCB_VTOR_TBLBASE_Pos
è

	)

226 
	#SCB_VTOR_TBLOFF_Pos
 7

	)

227 
	#SCB_VTOR_TBLOFF_Msk
 (0x3FFFFFuÈ<< 
SCB_VTOR_TBLOFF_Pos
è

	)

230 
	#SCB_AIRCR_VECTKEY_Pos
 16

	)

231 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFuÈ<< 
SCB_AIRCR_VECTKEY_Pos
è

	)

233 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16

	)

234 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFuÈ<< 
SCB_AIRCR_VECTKEYSTAT_Pos
è

	)

236 
	#SCB_AIRCR_ENDIANESS_Pos
 15

	)

237 
	#SCB_AIRCR_ENDIANESS_Msk
 (1uÈ<< 
SCB_AIRCR_ENDIANESS_Pos
è

	)

239 
	#SCB_AIRCR_PRIGROUP_Pos
 8

	)

240 
	#SCB_AIRCR_PRIGROUP_Msk
 (7uÈ<< 
SCB_AIRCR_PRIGROUP_Pos
è

	)

242 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2

	)

243 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1uÈ<< 
SCB_AIRCR_SYSRESETREQ_Pos
è

	)

245 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1

	)

246 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1uÈ<< 
SCB_AIRCR_VECTCLRACTIVE_Pos
è

	)

248 
	#SCB_AIRCR_VECTRESET_Pos
 0

	)

249 
	#SCB_AIRCR_VECTRESET_Msk
 (1uÈ<< 
SCB_AIRCR_VECTRESET_Pos
è

	)

252 
	#SCB_SCR_SEVONPEND_Pos
 4

	)

253 
	#SCB_SCR_SEVONPEND_Msk
 (1uÈ<< 
SCB_SCR_SEVONPEND_Pos
è

	)

255 
	#SCB_SCR_SLEEPDEEP_Pos
 2

	)

256 
	#SCB_SCR_SLEEPDEEP_Msk
 (1uÈ<< 
SCB_SCR_SLEEPDEEP_Pos
è

	)

258 
	#SCB_SCR_SLEEPONEXIT_Pos
 1

	)

259 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1uÈ<< 
SCB_SCR_SLEEPONEXIT_Pos
è

	)

262 
	#SCB_CCR_STKALIGN_Pos
 9

	)

263 
	#SCB_CCR_STKALIGN_Msk
 (1uÈ<< 
SCB_CCR_STKALIGN_Pos
è

	)

265 
	#SCB_CCR_BFHFNMIGN_Pos
 8

	)

266 
	#SCB_CCR_BFHFNMIGN_Msk
 (1uÈ<< 
SCB_CCR_BFHFNMIGN_Pos
è

	)

268 
	#SCB_CCR_DIV_0_TRP_Pos
 4

	)

269 
	#SCB_CCR_DIV_0_TRP_Msk
 (1uÈ<< 
SCB_CCR_DIV_0_TRP_Pos
è

	)

271 
	#SCB_CCR_UNALIGN_TRP_Pos
 3

	)

272 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1uÈ<< 
SCB_CCR_UNALIGN_TRP_Pos
è

	)

274 
	#SCB_CCR_USERSETMPEND_Pos
 1

	)

275 
	#SCB_CCR_USERSETMPEND_Msk
 (1uÈ<< 
SCB_CCR_USERSETMPEND_Pos
è

	)

277 
	#SCB_CCR_NONBASETHRDENA_Pos
 0

	)

278 
	#SCB_CCR_NONBASETHRDENA_Msk
 (1uÈ<< 
SCB_CCR_NONBASETHRDENA_Pos
è

	)

281 
	#SCB_SHCSR_USGFAULTENA_Pos
 18

	)

282 
	#SCB_SHCSR_USGFAULTENA_Msk
 (1uÈ<< 
SCB_SHCSR_USGFAULTENA_Pos
è

	)

284 
	#SCB_SHCSR_BUSFAULTENA_Pos
 17

	)

285 
	#SCB_SHCSR_BUSFAULTENA_Msk
 (1uÈ<< 
SCB_SHCSR_BUSFAULTENA_Pos
è

	)

287 
	#SCB_SHCSR_MEMFAULTENA_Pos
 16

	)

288 
	#SCB_SHCSR_MEMFAULTENA_Msk
 (1uÈ<< 
SCB_SHCSR_MEMFAULTENA_Pos
è

	)

290 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15

	)

291 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1uÈ<< 
SCB_SHCSR_SVCALLPENDED_Pos
è

	)

293 
	#SCB_SHCSR_BUSFAULTPENDED_Pos
 14

	)

294 
	#SCB_SHCSR_BUSFAULTPENDED_Msk
 (1uÈ<< 
SCB_SHCSR_BUSFAULTPENDED_Pos
è

	)

296 
	#SCB_SHCSR_MEMFAULTPENDED_Pos
 13

	)

297 
	#SCB_SHCSR_MEMFAULTPENDED_Msk
 (1uÈ<< 
SCB_SHCSR_MEMFAULTPENDED_Pos
è

	)

299 
	#SCB_SHCSR_USGFAULTPENDED_Pos
 12

	)

300 
	#SCB_SHCSR_USGFAULTPENDED_Msk
 (1uÈ<< 
SCB_SHCSR_USGFAULTPENDED_Pos
è

	)

302 
	#SCB_SHCSR_SYSTICKACT_Pos
 11

	)

303 
	#SCB_SHCSR_SYSTICKACT_Msk
 (1uÈ<< 
SCB_SHCSR_SYSTICKACT_Pos
è

	)

305 
	#SCB_SHCSR_PENDSVACT_Pos
 10

	)

306 
	#SCB_SHCSR_PENDSVACT_Msk
 (1uÈ<< 
SCB_SHCSR_PENDSVACT_Pos
è

	)

308 
	#SCB_SHCSR_MONITORACT_Pos
 8

	)

309 
	#SCB_SHCSR_MONITORACT_Msk
 (1uÈ<< 
SCB_SHCSR_MONITORACT_Pos
è

	)

311 
	#SCB_SHCSR_SVCALLACT_Pos
 7

	)

312 
	#SCB_SHCSR_SVCALLACT_Msk
 (1uÈ<< 
SCB_SHCSR_SVCALLACT_Pos
è

	)

314 
	#SCB_SHCSR_USGFAULTACT_Pos
 3

	)

315 
	#SCB_SHCSR_USGFAULTACT_Msk
 (1uÈ<< 
SCB_SHCSR_USGFAULTACT_Pos
è

	)

317 
	#SCB_SHCSR_BUSFAULTACT_Pos
 1

	)

318 
	#SCB_SHCSR_BUSFAULTACT_Msk
 (1uÈ<< 
SCB_SHCSR_BUSFAULTACT_Pos
è

	)

320 
	#SCB_SHCSR_MEMFAULTACT_Pos
 0

	)

321 
	#SCB_SHCSR_MEMFAULTACT_Msk
 (1uÈ<< 
SCB_SHCSR_MEMFAULTACT_Pos
è

	)

324 
	#SCB_CFSR_USGFAULTSR_Pos
 16

	)

325 
	#SCB_CFSR_USGFAULTSR_Msk
 (0xFFFFuÈ<< 
SCB_CFSR_USGFAULTSR_Pos
è

	)

327 
	#SCB_CFSR_BUSFAULTSR_Pos
 8

	)

328 
	#SCB_CFSR_BUSFAULTSR_Msk
 (0xFFuÈ<< 
SCB_CFSR_BUSFAULTSR_Pos
è

	)

330 
	#SCB_CFSR_MEMFAULTSR_Pos
 0

	)

331 
	#SCB_CFSR_MEMFAULTSR_Msk
 (0xFFuÈ<< 
SCB_CFSR_MEMFAULTSR_Pos
è

	)

334 
	#SCB_HFSR_DEBUGEVT_Pos
 31

	)

335 
	#SCB_HFSR_DEBUGEVT_Msk
 (1uÈ<< 
SCB_HFSR_DEBUGEVT_Pos
è

	)

337 
	#SCB_HFSR_FORCED_Pos
 30

	)

338 
	#SCB_HFSR_FORCED_Msk
 (1uÈ<< 
SCB_HFSR_FORCED_Pos
è

	)

340 
	#SCB_HFSR_VECTTBL_Pos
 1

	)

341 
	#SCB_HFSR_VECTTBL_Msk
 (1uÈ<< 
SCB_HFSR_VECTTBL_Pos
è

	)

344 
	#SCB_DFSR_EXTERNAL_Pos
 4

	)

345 
	#SCB_DFSR_EXTERNAL_Msk
 (1uÈ<< 
SCB_DFSR_EXTERNAL_Pos
è

	)

347 
	#SCB_DFSR_VCATCH_Pos
 3

	)

348 
	#SCB_DFSR_VCATCH_Msk
 (1uÈ<< 
SCB_DFSR_VCATCH_Pos
è

	)

350 
	#SCB_DFSR_DWTTRAP_Pos
 2

	)

351 
	#SCB_DFSR_DWTTRAP_Msk
 (1uÈ<< 
SCB_DFSR_DWTTRAP_Pos
è

	)

353 
	#SCB_DFSR_BKPT_Pos
 1

	)

354 
	#SCB_DFSR_BKPT_Msk
 (1uÈ<< 
SCB_DFSR_BKPT_Pos
è

	)

356 
	#SCB_DFSR_HALTED_Pos
 0

	)

357 
	#SCB_DFSR_HALTED_Msk
 (1uÈ<< 
SCB_DFSR_HALTED_Pos
è

	)

367 
__IO
 
ušt32_t
 
CTRL
;

368 
__IO
 
ušt32_t
 
LOAD
;

369 
__IO
 
ušt32_t
 
VAL
;

370 
__I
 
ušt32_t
 
CALIB
;

371 } 
	tSysTick_Ty³
;

374 
	#SysTick_CTRL_COUNTFLAG_Pos
 16

	)

375 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1uÈ<< 
SysTick_CTRL_COUNTFLAG_Pos
è

	)

377 
	#SysTick_CTRL_CLKSOURCE_Pos
 2

	)

378 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1uÈ<< 
SysTick_CTRL_CLKSOURCE_Pos
è

	)

380 
	#SysTick_CTRL_TICKINT_Pos
 1

	)

381 
	#SysTick_CTRL_TICKINT_Msk
 (1uÈ<< 
SysTick_CTRL_TICKINT_Pos
è

	)

383 
	#SysTick_CTRL_ENABLE_Pos
 0

	)

384 
	#SysTick_CTRL_ENABLE_Msk
 (1uÈ<< 
SysTick_CTRL_ENABLE_Pos
è

	)

387 
	#SysTick_LOAD_RELOAD_Pos
 0

	)

388 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFuÈ<< 
SysTick_LOAD_RELOAD_Pos
è

	)

391 
	#SysTick_VAL_CURRENT_Pos
 0

	)

392 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFuÈ<< 
SysTick_VAL_CURRENT_Pos
è

	)

395 
	#SysTick_CALIB_NOREF_Pos
 31

	)

396 
	#SysTick_CALIB_NOREF_Msk
 (1uÈ<< 
SysTick_CALIB_NOREF_Pos
è

	)

398 
	#SysTick_CALIB_SKEW_Pos
 30

	)

399 
	#SysTick_CALIB_SKEW_Msk
 (1uÈ<< 
SysTick_CALIB_SKEW_Pos
è

	)

401 
	#SysTick_CALIB_TENMS_Pos
 0

	)

402 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFuÈ<< 
SysTick_VAL_CURRENT_Pos
è

	)

412 
__O
 union

414 
__O
 
ušt8_t
 
u8
;

415 
__O
 
ušt16_t
 
u16
;

416 
__O
 
ušt32_t
 
u32
;

417 } 
PORT
 [32];

418 
ušt32_t
 
RESERVED0
[864];

419 
__IO
 
ušt32_t
 
TER
;

420 
ušt32_t
 
RESERVED1
[15];

421 
__IO
 
ušt32_t
 
TPR
;

422 
ušt32_t
 
RESERVED2
[15];

423 
__IO
 
ušt32_t
 
TCR
;

424 
ušt32_t
 
RESERVED3
[29];

425 
__IO
 
ušt32_t
 
IWR
;

426 
__IO
 
ušt32_t
 
IRR
;

427 
__IO
 
ušt32_t
 
IMCR
;

428 
ušt32_t
 
RESERVED4
[43];

429 
__IO
 
ušt32_t
 
LAR
;

430 
__IO
 
ušt32_t
 
LSR
;

431 
ušt32_t
 
RESERVED5
[6];

432 
__I
 
ušt32_t
 
PID4
;

433 
__I
 
ušt32_t
 
PID5
;

434 
__I
 
ušt32_t
 
PID6
;

435 
__I
 
ušt32_t
 
PID7
;

436 
__I
 
ušt32_t
 
PID0
;

437 
__I
 
ušt32_t
 
PID1
;

438 
__I
 
ušt32_t
 
PID2
;

439 
__I
 
ušt32_t
 
PID3
;

440 
__I
 
ušt32_t
 
CID0
;

441 
__I
 
ušt32_t
 
CID1
;

442 
__I
 
ušt32_t
 
CID2
;

443 
__I
 
ušt32_t
 
CID3
;

444 } 
	tITM_Ty³
;

447 
	#ITM_TPR_PRIVMASK_Pos
 0

	)

448 
	#ITM_TPR_PRIVMASK_Msk
 (0xFuÈ<< 
ITM_TPR_PRIVMASK_Pos
è

	)

451 
	#ITM_TCR_BUSY_Pos
 23

	)

452 
	#ITM_TCR_BUSY_Msk
 (1uÈ<< 
ITM_TCR_BUSY_Pos
è

	)

454 
	#ITM_TCR_ATBID_Pos
 16

	)

455 
	#ITM_TCR_ATBID_Msk
 (0x7FuÈ<< 
ITM_TCR_ATBID_Pos
è

	)

457 
	#ITM_TCR_TSP»sÿË_Pos
 8

	)

458 
	#ITM_TCR_TSP»sÿË_Msk
 (3uÈ<< 
ITM_TCR_TSP»sÿË_Pos
è

	)

460 
	#ITM_TCR_SWOENA_Pos
 4

	)

461 
	#ITM_TCR_SWOENA_Msk
 (1uÈ<< 
ITM_TCR_SWOENA_Pos
è

	)

463 
	#ITM_TCR_DWTENA_Pos
 3

	)

464 
	#ITM_TCR_DWTENA_Msk
 (1uÈ<< 
ITM_TCR_DWTENA_Pos
è

	)

466 
	#ITM_TCR_SYNCENA_Pos
 2

	)

467 
	#ITM_TCR_SYNCENA_Msk
 (1uÈ<< 
ITM_TCR_SYNCENA_Pos
è

	)

469 
	#ITM_TCR_TSENA_Pos
 1

	)

470 
	#ITM_TCR_TSENA_Msk
 (1uÈ<< 
ITM_TCR_TSENA_Pos
è

	)

472 
	#ITM_TCR_ITMENA_Pos
 0

	)

473 
	#ITM_TCR_ITMENA_Msk
 (1uÈ<< 
ITM_TCR_ITMENA_Pos
è

	)

476 
	#ITM_IWR_ATVALIDM_Pos
 0

	)

477 
	#ITM_IWR_ATVALIDM_Msk
 (1uÈ<< 
ITM_IWR_ATVALIDM_Pos
è

	)

480 
	#ITM_IRR_ATREADYM_Pos
 0

	)

481 
	#ITM_IRR_ATREADYM_Msk
 (1uÈ<< 
ITM_IRR_ATREADYM_Pos
è

	)

484 
	#ITM_IMCR_INTEGRATION_Pos
 0

	)

485 
	#ITM_IMCR_INTEGRATION_Msk
 (1uÈ<< 
ITM_IMCR_INTEGRATION_Pos
è

	)

488 
	#ITM_LSR_By‹Acc_Pos
 2

	)

489 
	#ITM_LSR_By‹Acc_Msk
 (1uÈ<< 
ITM_LSR_By‹Acc_Pos
è

	)

491 
	#ITM_LSR_Acûss_Pos
 1

	)

492 
	#ITM_LSR_Acûss_Msk
 (1uÈ<< 
ITM_LSR_Acûss_Pos
è

	)

494 
	#ITM_LSR_P»£Á_Pos
 0

	)

495 
	#ITM_LSR_P»£Á_Msk
 (1uÈ<< 
ITM_LSR_P»£Á_Pos
è

	)

505 
ušt32_t
 
RESERVED0
;

506 
__I
 
ušt32_t
 
ICTR
;

507 #ià((
defšed
 
__CM3_REV
) && (__CM3_REV >= 0x200))

508 
__IO
 
ušt32_t
 
ACTLR
;

510 
ušt32_t
 
RESERVED1
;

512 } 
	tIÁ”ru±Ty³_Ty³
;

515 
	#IÁ”ru±Ty³_ICTR_INTLINESNUM_Pos
 0

	)

516 
	#IÁ”ru±Ty³_ICTR_INTLINESNUM_Msk
 (0x1FuÈ<< 
IÁ”ru±Ty³_ICTR_INTLINESNUM_Pos
è

	)

519 
	#IÁ”ru±Ty³_ACTLR_DISFOLD_Pos
 2

	)

520 
	#IÁ”ru±Ty³_ACTLR_DISFOLD_Msk
 (1uÈ<< 
IÁ”ru±Ty³_ACTLR_DISFOLD_Pos
è

	)

522 
	#IÁ”ru±Ty³_ACTLR_DISDEFWBUF_Pos
 1

	)

523 
	#IÁ”ru±Ty³_ACTLR_DISDEFWBUF_Msk
 (1uÈ<< 
IÁ”ru±Ty³_ACTLR_DISDEFWBUF_Pos
è

	)

525 
	#IÁ”ru±Ty³_ACTLR_DISMCYCINT_Pos
 0

	)

526 
	#IÁ”ru±Ty³_ACTLR_DISMCYCINT_Msk
 (1uÈ<< 
IÁ”ru±Ty³_ACTLR_DISMCYCINT_Pos
è

	)

530 #ià
defšed
 (
__MPU_PRESENT
) && (__MPU_PRESENT == 1)

537 
__I
 
ušt32_t
 
TYPE
;

538 
__IO
 
ušt32_t
 
CTRL
;

539 
__IO
 
ušt32_t
 
RNR
;

540 
__IO
 
ušt32_t
 
RBAR
;

541 
__IO
 
ušt32_t
 
RASR
;

542 
__IO
 
ušt32_t
 
RBAR_A1
;

543 
__IO
 
ušt32_t
 
RASR_A1
;

544 
__IO
 
ušt32_t
 
RBAR_A2
;

545 
__IO
 
ušt32_t
 
RASR_A2
;

546 
__IO
 
ušt32_t
 
RBAR_A3
;

547 
__IO
 
ušt32_t
 
RASR_A3
;

548 } 
	tMPU_Ty³
;

551 
	#MPU_TYPE_IREGION_Pos
 16

	)

552 
	#MPU_TYPE_IREGION_Msk
 (0xFFuÈ<< 
MPU_TYPE_IREGION_Pos
è

	)

554 
	#MPU_TYPE_DREGION_Pos
 8

	)

555 
	#MPU_TYPE_DREGION_Msk
 (0xFFuÈ<< 
MPU_TYPE_DREGION_Pos
è

	)

557 
	#MPU_TYPE_SEPARATE_Pos
 0

	)

558 
	#MPU_TYPE_SEPARATE_Msk
 (1uÈ<< 
MPU_TYPE_SEPARATE_Pos
è

	)

561 
	#MPU_CTRL_PRIVDEFENA_Pos
 2

	)

562 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1uÈ<< 
MPU_CTRL_PRIVDEFENA_Pos
è

	)

564 
	#MPU_CTRL_HFNMIENA_Pos
 1

	)

565 
	#MPU_CTRL_HFNMIENA_Msk
 (1uÈ<< 
MPU_CTRL_HFNMIENA_Pos
è

	)

567 
	#MPU_CTRL_ENABLE_Pos
 0

	)

568 
	#MPU_CTRL_ENABLE_Msk
 (1uÈ<< 
MPU_CTRL_ENABLE_Pos
è

	)

571 
	#MPU_RNR_REGION_Pos
 0

	)

572 
	#MPU_RNR_REGION_Msk
 (0xFFuÈ<< 
MPU_RNR_REGION_Pos
è

	)

575 
	#MPU_RBAR_ADDR_Pos
 5

	)

576 
	#MPU_RBAR_ADDR_Msk
 (0x7FFFFFFuÈ<< 
MPU_RBAR_ADDR_Pos
è

	)

578 
	#MPU_RBAR_VALID_Pos
 4

	)

579 
	#MPU_RBAR_VALID_Msk
 (1uÈ<< 
MPU_RBAR_VALID_Pos
è

	)

581 
	#MPU_RBAR_REGION_Pos
 0

	)

582 
	#MPU_RBAR_REGION_Msk
 (0xFuÈ<< 
MPU_RBAR_REGION_Pos
è

	)

585 
	#MPU_RASR_XN_Pos
 28

	)

586 
	#MPU_RASR_XN_Msk
 (1uÈ<< 
MPU_RASR_XN_Pos
è

	)

588 
	#MPU_RASR_AP_Pos
 24

	)

589 
	#MPU_RASR_AP_Msk
 (7uÈ<< 
MPU_RASR_AP_Pos
è

	)

591 
	#MPU_RASR_TEX_Pos
 19

	)

592 
	#MPU_RASR_TEX_Msk
 (7uÈ<< 
MPU_RASR_TEX_Pos
è

	)

594 
	#MPU_RASR_S_Pos
 18

	)

595 
	#MPU_RASR_S_Msk
 (1uÈ<< 
MPU_RASR_S_Pos
è

	)

597 
	#MPU_RASR_C_Pos
 17

	)

598 
	#MPU_RASR_C_Msk
 (1uÈ<< 
MPU_RASR_C_Pos
è

	)

600 
	#MPU_RASR_B_Pos
 16

	)

601 
	#MPU_RASR_B_Msk
 (1uÈ<< 
MPU_RASR_B_Pos
è

	)

603 
	#MPU_RASR_SRD_Pos
 8

	)

604 
	#MPU_RASR_SRD_Msk
 (0xFFuÈ<< 
MPU_RASR_SRD_Pos
è

	)

606 
	#MPU_RASR_SIZE_Pos
 1

	)

607 
	#MPU_RASR_SIZE_Msk
 (0x1FuÈ<< 
MPU_RASR_SIZE_Pos
è

	)

609 
	#MPU_RASR_ENA_Pos
 0

	)

610 
	#MPU_RASR_ENA_Msk
 (0x1FuÈ<< 
MPU_RASR_ENA_Pos
è

	)

622 
__IO
 
ušt32_t
 
DHCSR
;

623 
__O
 
ušt32_t
 
DCRSR
;

624 
__IO
 
ušt32_t
 
DCRDR
;

625 
__IO
 
ušt32_t
 
DEMCR
;

626 } 
	tCÜeDebug_Ty³
;

629 
	#CÜeDebug_DHCSR_DBGKEY_Pos
 16

	)

630 
	#CÜeDebug_DHCSR_DBGKEY_Msk
 (0xFFFFuÈ<< 
CÜeDebug_DHCSR_DBGKEY_Pos
è

	)

632 
	#CÜeDebug_DHCSR_S_RESET_ST_Pos
 25

	)

633 
	#CÜeDebug_DHCSR_S_RESET_ST_Msk
 (1uÈ<< 
CÜeDebug_DHCSR_S_RESET_ST_Pos
è

	)

635 
	#CÜeDebug_DHCSR_S_RETIRE_ST_Pos
 24

	)

636 
	#CÜeDebug_DHCSR_S_RETIRE_ST_Msk
 (1uÈ<< 
CÜeDebug_DHCSR_S_RETIRE_ST_Pos
è

	)

638 
	#CÜeDebug_DHCSR_S_LOCKUP_Pos
 19

	)

639 
	#CÜeDebug_DHCSR_S_LOCKUP_Msk
 (1uÈ<< 
CÜeDebug_DHCSR_S_LOCKUP_Pos
è

	)

641 
	#CÜeDebug_DHCSR_S_SLEEP_Pos
 18

	)

642 
	#CÜeDebug_DHCSR_S_SLEEP_Msk
 (1uÈ<< 
CÜeDebug_DHCSR_S_SLEEP_Pos
è

	)

644 
	#CÜeDebug_DHCSR_S_HALT_Pos
 17

	)

645 
	#CÜeDebug_DHCSR_S_HALT_Msk
 (1uÈ<< 
CÜeDebug_DHCSR_S_HALT_Pos
è

	)

647 
	#CÜeDebug_DHCSR_S_REGRDY_Pos
 16

	)

648 
	#CÜeDebug_DHCSR_S_REGRDY_Msk
 (1uÈ<< 
CÜeDebug_DHCSR_S_REGRDY_Pos
è

	)

650 
	#CÜeDebug_DHCSR_C_SNAPSTALL_Pos
 5

	)

651 
	#CÜeDebug_DHCSR_C_SNAPSTALL_Msk
 (1uÈ<< 
CÜeDebug_DHCSR_C_SNAPSTALL_Pos
è

	)

653 
	#CÜeDebug_DHCSR_C_MASKINTS_Pos
 3

	)

654 
	#CÜeDebug_DHCSR_C_MASKINTS_Msk
 (1uÈ<< 
CÜeDebug_DHCSR_C_MASKINTS_Pos
è

	)

656 
	#CÜeDebug_DHCSR_C_STEP_Pos
 2

	)

657 
	#CÜeDebug_DHCSR_C_STEP_Msk
 (1uÈ<< 
CÜeDebug_DHCSR_C_STEP_Pos
è

	)

659 
	#CÜeDebug_DHCSR_C_HALT_Pos
 1

	)

660 
	#CÜeDebug_DHCSR_C_HALT_Msk
 (1uÈ<< 
CÜeDebug_DHCSR_C_HALT_Pos
è

	)

662 
	#CÜeDebug_DHCSR_C_DEBUGEN_Pos
 0

	)

663 
	#CÜeDebug_DHCSR_C_DEBUGEN_Msk
 (1uÈ<< 
CÜeDebug_DHCSR_C_DEBUGEN_Pos
è

	)

666 
	#CÜeDebug_DCRSR_REGWnR_Pos
 16

	)

667 
	#CÜeDebug_DCRSR_REGWnR_Msk
 (1uÈ<< 
CÜeDebug_DCRSR_REGWnR_Pos
è

	)

669 
	#CÜeDebug_DCRSR_REGSEL_Pos
 0

	)

670 
	#CÜeDebug_DCRSR_REGSEL_Msk
 (0x1FuÈ<< 
CÜeDebug_DCRSR_REGSEL_Pos
è

	)

673 
	#CÜeDebug_DEMCR_TRCENA_Pos
 24

	)

674 
	#CÜeDebug_DEMCR_TRCENA_Msk
 (1uÈ<< 
CÜeDebug_DEMCR_TRCENA_Pos
è

	)

676 
	#CÜeDebug_DEMCR_MON_REQ_Pos
 19

	)

677 
	#CÜeDebug_DEMCR_MON_REQ_Msk
 (1uÈ<< 
CÜeDebug_DEMCR_MON_REQ_Pos
è

	)

679 
	#CÜeDebug_DEMCR_MON_STEP_Pos
 18

	)

680 
	#CÜeDebug_DEMCR_MON_STEP_Msk
 (1uÈ<< 
CÜeDebug_DEMCR_MON_STEP_Pos
è

	)

682 
	#CÜeDebug_DEMCR_MON_PEND_Pos
 17

	)

683 
	#CÜeDebug_DEMCR_MON_PEND_Msk
 (1uÈ<< 
CÜeDebug_DEMCR_MON_PEND_Pos
è

	)

685 
	#CÜeDebug_DEMCR_MON_EN_Pos
 16

	)

686 
	#CÜeDebug_DEMCR_MON_EN_Msk
 (1uÈ<< 
CÜeDebug_DEMCR_MON_EN_Pos
è

	)

688 
	#CÜeDebug_DEMCR_VC_HARDERR_Pos
 10

	)

689 
	#CÜeDebug_DEMCR_VC_HARDERR_Msk
 (1uÈ<< 
CÜeDebug_DEMCR_VC_HARDERR_Pos
è

	)

691 
	#CÜeDebug_DEMCR_VC_INTERR_Pos
 9

	)

692 
	#CÜeDebug_DEMCR_VC_INTERR_Msk
 (1uÈ<< 
CÜeDebug_DEMCR_VC_INTERR_Pos
è

	)

694 
	#CÜeDebug_DEMCR_VC_BUSERR_Pos
 8

	)

695 
	#CÜeDebug_DEMCR_VC_BUSERR_Msk
 (1uÈ<< 
CÜeDebug_DEMCR_VC_BUSERR_Pos
è

	)

697 
	#CÜeDebug_DEMCR_VC_STATERR_Pos
 7

	)

698 
	#CÜeDebug_DEMCR_VC_STATERR_Msk
 (1uÈ<< 
CÜeDebug_DEMCR_VC_STATERR_Pos
è

	)

700 
	#CÜeDebug_DEMCR_VC_CHKERR_Pos
 6

	)

701 
	#CÜeDebug_DEMCR_VC_CHKERR_Msk
 (1uÈ<< 
CÜeDebug_DEMCR_VC_CHKERR_Pos
è

	)

703 
	#CÜeDebug_DEMCR_VC_NOCPERR_Pos
 5

	)

704 
	#CÜeDebug_DEMCR_VC_NOCPERR_Msk
 (1uÈ<< 
CÜeDebug_DEMCR_VC_NOCPERR_Pos
è

	)

706 
	#CÜeDebug_DEMCR_VC_MMERR_Pos
 4

	)

707 
	#CÜeDebug_DEMCR_VC_MMERR_Msk
 (1uÈ<< 
CÜeDebug_DEMCR_VC_MMERR_Pos
è

	)

709 
	#CÜeDebug_DEMCR_VC_CORERESET_Pos
 0

	)

710 
	#CÜeDebug_DEMCR_VC_CORERESET_Msk
 (1uÈ<< 
CÜeDebug_DEMCR_VC_CORERESET_Pos
è

	)

715 
	#SCS_BASE
 (0xE000E000è

	)

716 
	#ITM_BASE
 (0xE0000000è

	)

717 
	#CÜeDebug_BASE
 (0xE000EDF0è

	)

718 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010è

	)

719 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100è

	)

720 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00è

	)

722 
	#IÁ”ru±Ty³
 ((
IÁ”ru±Ty³_Ty³
 *è
SCS_BASE
è

	)

723 
	#SCB
 ((
SCB_Ty³
 *è
SCB_BASE
è

	)

724 
	#SysTick
 ((
SysTick_Ty³
 *è
SysTick_BASE
è

	)

725 
	#NVIC
 ((
NVIC_Ty³
 *è
NVIC_BASE
è

	)

726 
	#ITM
 ((
ITM_Ty³
 *è
ITM_BASE
è

	)

727 
	#CÜeDebug
 ((
CÜeDebug_Ty³
 *è
CÜeDebug_BASE
è

	)

729 #ià
defšed
 (
__MPU_PRESENT
) && (__MPU_PRESENT == 1)

730 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90è

	)

731 
	#MPU
 ((
MPU_Ty³
*è
MPU_BASE
è

	)

741 #ià
defšed
 ( 
__CC_ARM
 )

742 
	#__ASM
 
__asm


	)

743 
	#__INLINE
 
__šlše


	)

745 #–ià
defšed
 ( 
__ICCARM__
 )

746 
	#__ASM
 
__asm


	)

747 
	#__INLINE
 
šlše


	)

749 #–ià
defšed
 ( 
__GNUC__
 )

750 
	#__ASM
 
__asm


	)

751 
	#__INLINE
 
šlše


	)

753 #–ià
defšed
 ( 
__TASKING__
 )

754 
	#__ASM
 
__asm


	)

755 
	#__INLINE
 
šlše


	)

762 #ià
defšed
 ( 
__CC_ARM
 )

765 
	#__’abË_çuÉ_œq
 
__’abË_fiq


	)

766 
	#__di§bË_çuÉ_œq
 
__di§bË_fiq


	)

768 
	#__NOP
 
__nÝ


	)

769 
	#__WFI
 
__wfi


	)

770 
	#__WFE
 
__wã


	)

771 
	#__SEV
 
__£v


	)

772 
	#__ISB
(è
	`__isb
(0)

	)

773 
	#__DSB
(è
	`__dsb
(0)

	)

774 
	#__DMB
(è
	`__dmb
(0)

	)

775 
	#__REV
 
__»v


	)

776 
	#__RBIT
 
__rb™


	)

777 
	#__LDREXB
(
±r
è((è
	`__ld»x
ÕŒ))

	)

778 
	#__LDREXH
(
±r
è((è
	`__ld»x
ÕŒ))

	)

779 
	#__LDREXW
(
±r
è((è
	`__ld»x
ÕŒ))

	)

780 
	#__STREXB
(
v®ue
, 
±r
è
	`__¡»x
(v®ue,…Œ)

	)

781 
	#__STREXH
(
v®ue
, 
±r
è
	`__¡»x
(v®ue,…Œ)

	)

782 
	#__STREXW
(
v®ue
, 
±r
è
	`__¡»x
(v®ue,…Œ)

	)

798 
ušt32_t
 
__g‘_PSP
();

808 
__£t_PSP
(
ušt32_t
 
tÝOfProcSck
);

818 
ušt32_t
 
__g‘_MSP
();

828 
__£t_MSP
(
ušt32_t
 
tÝOfMašSck
);

838 
ušt32_t
 
__REV16
(
ušt16_t
 
v®ue
);

848 
št32_t
 
__REVSH
(
št16_t
 
v®ue
);

851 #ià(
__ARMCC_VERSION
 < 400000)

858 
__CLREX
();

867 
ušt32_t
 
__g‘_BASEPRI
();

876 
__£t_BASEPRI
(
ušt32_t
 
ba£Pri
);

885 
ušt32_t
 
__g‘_PRIMASK
();

894 
__£t_PRIMASK
(
ušt32_t
 
´iMask
);

903 
ušt32_t
 
__g‘_FAULTMASK
();

912 
__£t_FAULTMASK
(
ušt32_t
 
çuÉMask
);

921 
ušt32_t
 
__g‘_CONTROL
();

930 
__£t_CONTROL
(
ušt32_t
 
cÚŒÞ
);

939 
	#__CLREX
 
__þ»x


	)

948 
__INLINE
 
ušt32_t
 
__g‘_BASEPRI
()

950 
ušt32_t
 
__»gBa£Pri
 
__ASM
("basepri");

951 (
	g__»gBa£Pri
);

961 
__INLINE
 
__£t_BASEPRI
(
ušt32_t
 
ba£Pri
)

963 
ušt32_t
 
__»gBa£Pri
 
__ASM
("basepri");

964 
	g__»gBa£Pri
 = (
ba£Pri
 & 0xff);

974 
__INLINE
 
ušt32_t
 
__g‘_PRIMASK
()

976 
ušt32_t
 
__»gPriMask
 
__ASM
("primask");

977 (
	g__»gPriMask
);

987 
__INLINE
 
__£t_PRIMASK
(
ušt32_t
 
´iMask
)

989 
ušt32_t
 
__»gPriMask
 
__ASM
("primask");

990 
	g__»gPriMask
 = (
´iMask
);

1000 
__INLINE
 
ušt32_t
 
__g‘_FAULTMASK
()

1002 
ušt32_t
 
__»gFauÉMask
 
__ASM
("faultmask");

1003 (
	g__»gFauÉMask
);

1013 
__INLINE
 
__£t_FAULTMASK
(
ušt32_t
 
çuÉMask
)

1015 
ušt32_t
 
__»gFauÉMask
 
__ASM
("faultmask");

1016 
	g__»gFauÉMask
 = (
çuÉMask
 & 1);

1026 
__INLINE
 
ušt32_t
 
__g‘_CONTROL
()

1028 
ušt32_t
 
__»gCÚŒÞ
 
__ASM
("control");

1029 (
	g__»gCÚŒÞ
);

1039 
__INLINE
 
__£t_CONTROL
(
ušt32_t
 
cÚŒÞ
)

1041 
ušt32_t
 
__»gCÚŒÞ
 
__ASM
("control");

1042 
	g__»gCÚŒÞ
 = 
cÚŒÞ
;

1049 #–ià(
defšed
 (
__ICCARM__
))

1052 
	#__’abË_œq
 
__’abË_š‹¼u±


	)

1053 
	#__di§bË_œq
 
__di§bË_š‹¼u±


	)

1055 
__INLINE
 
__’abË_çuÉ_œq
(è{ 
__ASM
 ("cpsie f"); }

1056 
__INLINE
 
__di§bË_çuÉ_œq
(è{ 
__ASM
 ("cpsid f"); }

1058 
	#__NOP
 
__no_Ý”©iÚ


	)

1059 
__INLINE
 
__WFI
(è{ 
__ASM
 ("wfi"); }

1060 
__INLINE
 
__WFE
(è{ 
__ASM
 ("wfe"); }

1061 
__INLINE
 
__SEV
(è{ 
__ASM
 ("sev"); }

1062 
__INLINE
 
__CLREX
(è{ 
__ASM
 ("clrex"); }

1084 
ušt32_t
 
__g‘_PSP
();

1094 
__£t_PSP
(
ušt32_t
 
tÝOfProcSck
);

1104 
ušt32_t
 
__g‘_MSP
();

1114 
__£t_MSP
(
ušt32_t
 
tÝOfMašSck
);

1124 
ušt32_t
 
__REV16
(
ušt16_t
 
v®ue
);

1134 
ušt32_t
 
__RBIT
(ušt32_ˆ
v®ue
);

1144 
ušt8_t
 
__LDREXB
(ušt8_ˆ*
addr
);

1154 
ušt16_t
 
__LDREXH
(ušt16_ˆ*
addr
);

1164 
ušt32_t
 
__LDREXW
(ušt32_ˆ*
addr
);

1175 
ušt32_t
 
__STREXB
(
ušt8_t
 
v®ue
, ušt8_ˆ*
addr
);

1186 
ušt32_t
 
__STREXH
(
ušt16_t
 
v®ue
, ušt16_ˆ*
addr
);

1197 
ušt32_t
 
__STREXW
(ušt32_ˆ
v®ue
, ušt32_ˆ*
addr
);

1201 #–ià(
defšed
 (
__GNUC__
))

1204 
__INLINE
 
__’abË_œq
(è{ 
__ASM
 volatile ("cpsie i"); }

1205 
__INLINE
 
__di§bË_œq
(è{ 
__ASM
 volatile ("cpsid i"); }

1207 
__INLINE
 
__’abË_çuÉ_œq
(è{ 
__ASM
 volatile ("cpsie f"); }

1208 
__INLINE
 
__di§bË_çuÉ_œq
(è{ 
__ASM
 volatile ("cpsid f"); }

1210 
__INLINE
 
__NOP
(è{ 
__ASM
 volatile ("nop"); }

1211 
__INLINE
 
__WFI
(è{ 
__ASM
 volatile ("wfi"); }

1212 
__INLINE
 
__WFE
(è{ 
__ASM
 volatile ("wfe"); }

1213 
__INLINE
 
__SEV
(è{ 
__ASM
 volatile ("sev"); }

1214 
__INLINE
 
__ISB
(è{ 
__ASM
 volatile ("isb"); }

1215 
__INLINE
 
__DSB
(è{ 
__ASM
 volatile ("dsb"); }

1216 
__INLINE
 
__DMB
(è{ 
__ASM
 volatile ("dmb"); }

1217 
__INLINE
 
__CLREX
(è{ 
__ASM
 volatile ("clrex"); }

1227 
ušt32_t
 
__g‘_PSP
();

1237 
__£t_PSP
(
ušt32_t
 
tÝOfProcSck
);

1247 
ušt32_t
 
__g‘_MSP
();

1257 
__£t_MSP
(
ušt32_t
 
tÝOfMašSck
);

1266 
ušt32_t
 
__g‘_BASEPRI
();

1275 
__£t_BASEPRI
(
ušt32_t
 
ba£Pri
);

1284 
ušt32_t
 
__g‘_PRIMASK
();

1293 
__£t_PRIMASK
(
ušt32_t
 
´iMask
);

1302 
ušt32_t
 
__g‘_FAULTMASK
();

1311 
__£t_FAULTMASK
(
ušt32_t
 
çuÉMask
);

1320 
ušt32_t
 
__g‘_CONTROL
();

1329 
__£t_CONTROL
(
ušt32_t
 
cÚŒÞ
);

1339 
ušt32_t
 
__REV
(ušt32_ˆ
v®ue
);

1349 
ušt32_t
 
__REV16
(
ušt16_t
 
v®ue
);

1359 
št32_t
 
__REVSH
(
št16_t
 
v®ue
);

1369 
ušt32_t
 
__RBIT
(ušt32_ˆ
v®ue
);

1379 
ušt8_t
 
__LDREXB
(ušt8_ˆ*
addr
);

1389 
ušt16_t
 
__LDREXH
(ušt16_ˆ*
addr
);

1399 
ušt32_t
 
__LDREXW
(ušt32_ˆ*
addr
);

1410 
ušt32_t
 
__STREXB
(
ušt8_t
 
v®ue
, ušt8_ˆ*
addr
);

1421 
ušt32_t
 
__STREXH
(
ušt16_t
 
v®ue
, ušt16_ˆ*
addr
);

1432 
ušt32_t
 
__STREXW
(ušt32_ˆ
v®ue
, ušt32_ˆ*
addr
);

1435 #–ià(
defšed
 (
__TASKING__
))

1468 
__INLINE
 
NVIC_S‘PriÜ™yGroupšg
(
ušt32_t
 
PriÜ™yGroup
)

1470 
ušt32_t
 
	g»g_v®ue
;

1471 
ušt32_t
 
	gPriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & 0x07);

1473 
	g»g_v®ue
 = 
SCB
->
AIRCR
;

1474 
	g»g_v®ue
 &ð~(
SCB_AIRCR_VECTKEY_Msk
 | 
SCB_AIRCR_PRIGROUP_Msk
);

1475 
	g»g_v®ue
 = (
»g_v®ue
 |

1476 (0x5FA << 
SCB_AIRCR_VECTKEY_Pos
) |

1477 (
PriÜ™yGroupTmp
 << 8));

1478 
	gSCB
->
	gAIRCR
 = 
»g_v®ue
;

1489 
__INLINE
 
ušt32_t
 
NVIC_G‘PriÜ™yGroupšg
()

1491  ((
	gSCB
->
	gAIRCR
 & 
	gSCB_AIRCR_PRIGROUP_Msk
è>> 
	gSCB_AIRCR_PRIGROUP_Pos
);

1502 
__INLINE
 
NVIC_EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

1504 
	gNVIC
->
	gISER
[((
ušt32_t
)(
IRQn
) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));

1515 
__INLINE
 
NVIC_Di§bËIRQ
(
IRQn_Ty³
 
IRQn
)

1517 
	gNVIC
->
	gICER
[((
ušt32_t
)(
IRQn
) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));

1529 
__INLINE
 
ušt32_t
 
NVIC_G‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1531 ((
	gušt32_t
è((
	gNVIC
->
	gISPR
[(
ušt32_t
)(
IRQn
è>> 5] & (1 << ((ušt32_t)(
	gIRQn
) & 0x1F)))?1:0));

1542 
__INLINE
 
NVIC_S‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1544 
	gNVIC
->
	gISPR
[((
ušt32_t
)(
IRQn
) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));

1555 
__INLINE
 
NVIC_CË¬P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

1557 
	gNVIC
->
	gICPR
[((
ušt32_t
)(
IRQn
) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));

1569 
__INLINE
 
ušt32_t
 
NVIC_G‘Aùive
(
IRQn_Ty³
 
IRQn
)

1571 ((
	gušt32_t
)((
	gNVIC
->
	gIABR
[(
ušt32_t
)(
IRQn
è>> 5] & (1 << ((ušt32_t)(
	gIRQn
) & 0x1F)))?1:0));

1586 
__INLINE
 
NVIC_S‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
´iÜ™y
)

1588 if(
	gIRQn
 < 0) {

1589 
	gSCB
->
	gSHP
[((
ušt32_t
)(
IRQn
è& 0xF)-4] = ((
´iÜ™y
 << (8 - 
__NVIC_PRIO_BITS
)) & 0xff); }

1591 
	gNVIC
->
	gIP
[(
ušt32_t
)(
IRQn
)] = ((
´iÜ™y
 << (8 - 
__NVIC_PRIO_BITS
)) & 0xff); }

1609 
__INLINE
 
ušt32_t
 
NVIC_G‘PriÜ™y
(
IRQn_Ty³
 
IRQn
)

1612 if(
	gIRQn
 < 0) {

1613 ((
	gušt32_t
)(
	gSCB
->
	gSHP
[((
ušt32_t
)(
IRQn
è& 0xF)-4] >> (8 - 
	g__NVIC_PRIO_BITS
))); }

1615 ((
	gušt32_t
)(
	gNVIC
->
	gIP
[(
ušt32_t
)(
IRQn
)] >> (8 - 
	g__NVIC_PRIO_BITS
))); }

1634 
__INLINE
 
ušt32_t
 
NVIC_EncodePriÜ™y
 (ušt32_ˆ
PriÜ™yGroup
, ušt32_ˆ
P»em±PriÜ™y
, ušt32_ˆ
SubPriÜ™y
)

1636 
ušt32_t
 
	gPriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & 0x07);

1637 
ušt32_t
 
	gP»em±PriÜ™yB™s
;

1638 
ušt32_t
 
	gSubPriÜ™yB™s
;

1640 
	gP»em±PriÜ™yB™s
 = ((7 - 
PriÜ™yGroupTmp
è> 
__NVIC_PRIO_BITS
) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;

1641 
	gSubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + 
__NVIC_PRIO_BITS
) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

1644 ((
	gP»em±PriÜ™y
 & ((1 << (
	gP»em±PriÜ™yB™s
)è- 1)è<< 
	gSubPriÜ™yB™s
) |

1645 ((
	gSubPriÜ™y
 & ((1 << (
	gSubPriÜ™yB™s
 )) - 1)))

1665 
__INLINE
 
NVIC_DecodePriÜ™y
 (
ušt32_t
 
PriÜ™y
, ušt32_ˆ
PriÜ™yGroup
, ušt32_t* 
pP»em±PriÜ™y
, ušt32_t* 
pSubPriÜ™y
)

1667 
ušt32_t
 
	gPriÜ™yGroupTmp
 = (
PriÜ™yGroup
 & 0x07);

1668 
ušt32_t
 
	gP»em±PriÜ™yB™s
;

1669 
ušt32_t
 
	gSubPriÜ™yB™s
;

1671 
	gP»em±PriÜ™yB™s
 = ((7 - 
PriÜ™yGroupTmp
è> 
__NVIC_PRIO_BITS
) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;

1672 
	gSubPriÜ™yB™s
 = ((
PriÜ™yGroupTmp
 + 
__NVIC_PRIO_BITS
) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

1674 *
	gpP»em±PriÜ™y
 = (
PriÜ™y
 >> 
SubPriÜ™yB™s
è& ((1 << (
P»em±PriÜ™yB™s
)) - 1);

1675 *
	gpSubPriÜ™y
 = (
PriÜ™y
 ) & ((1 << (
SubPriÜ™yB™s
 )) - 1);

1682 #ià(!
defšed
 (
__V’dÜ_SysTickCÚfig
)) || (__Vendor_SysTickConfig == 0)

1694 
__INLINE
 
ušt32_t
 
SysTick_CÚfig
(ušt32_ˆ
ticks
)

1696 ià(
	gticks
 > 
	gSysTick_LOAD_RELOAD_Msk
)  (1);

1698 
	gSysTick
->
	gLOAD
 = (
ticks
 & 
SysTick_LOAD_RELOAD_Msk
) - 1;

1699 
NVIC_S‘PriÜ™y
 (
SysTick_IRQn
, (1<<
__NVIC_PRIO_BITS
) - 1);

1700 
	gSysTick
->
	gVAL
 = 0;

1701 
	gSysTick
->
	gCTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

1702 
SysTick_CTRL_TICKINT_Msk
 |

1703 
SysTick_CTRL_ENABLE_Msk
;

1719 
__INLINE
 
NVIC_Sy¡emRe£t
()

1721 
	gSCB
->
	gAIRCR
 = ((0x5FA << 
SCB_AIRCR_VECTKEY_Pos
) |

1722 (
SCB
->
AIRCR
 & 
SCB_AIRCR_PRIGROUP_Msk
) |

1723 
SCB_AIRCR_SYSRESETREQ_Msk
);

1724 
__DSB
();

1742 vÞ©ž
ITM_RxBufãr
;

1743 
	#ITM_RXBUFFER_EMPTY
 0x5AA55AA5

	)

1756 
__INLINE
 
ušt32_t
 
ITM_S’dCh¬
 (ušt32_ˆ
ch
)

1758 ià((
	gCÜeDebug
->
	gDEMCR
 & 
	gCÜeDebug_DEMCR_TRCENA_Msk
) &&

1759 (
	gITM
->
	gTCR
 & 
	gITM_TCR_ITMENA_Msk
) &&

1760 (
	gITM
->
	gTER
 & (1ul << 0) ) )

1762 
	gITM
->
	gPORT
[0].
	gu32
 == 0);

1763 
	gITM
->
	gPORT
[0].
	gu8
 = (
ušt8_t
è
ch
;

1765  (
	gch
);

1778 
__INLINE
 
ITM_ReûiveCh¬
 () {

1779 
	gch
 = -1;

1781 ià(
	gITM_RxBufãr
 !ð
ITM_RXBUFFER_EMPTY
) {

1782 
ch
 = 
ITM_RxBufãr
;

1783 
	gITM_RxBufãr
 = 
ITM_RXBUFFER_EMPTY
;

1786  (
	gch
);

1798 
__INLINE
 
ITM_CheckCh¬
 () {

1800 ià(
	gITM_RxBufãr
 =ð
ITM_RXBUFFER_EMPTY
) {

1810 #ifdeà
__ýlu¥lus


	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Start/startup_stm32f10x_cl.s

1 ;******************** (
	gC
è
	gCOPYRIGHT
 2011 
	gSTMiüÛËùrÚics
 ********************

2 ;* 
Fže
 
	gName
 : 
¡¬tup_¡m32f10x_þ
.
s


3 ;* 
	gAuthÜ
 : 
MCD
 
AµliÿtiÚ
 
T—m


4 ;* 
	gV”siÚ
 : 
V3
.5.0

5 ;* 
	gD©e
 : 11-
M¬ch
-2011

6 ;* 
	gDesütiÚ
 : 
STM32F10x
 
CÚÃùiv™y
 
lše
 
deviûs
 
veùÜ
 
bË
 
MDK
-
ARM


7 ;* 
	gtoÞchaš
.

8 ;* 
This
 
moduË
 
	g³rfÜms
:

9 ;* - 
S‘
 
the
 
š™Ÿl
 
	gSP


10 ;* - 
S‘
 
the
 
š™Ÿl
 
	gPC
 =ð
Re£t_HªdËr


11 ;* - 
S‘
 
the
 
veùÜ
 
bË
 
’Œ›s
 
w™h
h
exû±iÚs
 
ISR
 
	gadd»ss


12 ;* - 
CÚfigu»
 
the
 
þock
 
	gsy¡em


13 ;* - 
B¿nches
 
to
 
__maš
 
š
 
the
 
C
 
lib¿ry
 (
which
 
ev’tu®ly


14 ;* 
ÿÎs
 
maš
()).

15 ;* 
Aá”
 
Re£t
 
the
 
CÜ‹xM3
 
´oûssÜ
 
is
 
š
 
Th»ad
 
	gmode
,

16 ;* 
´iÜ™y
 
is
 
	gPrivžeged
, 
ªd
 
the
 
Sck
 i 
£t
 
to
 
	gMaš
.

17 ;* <<< 
U£
 
CÚfigu¿tiÚ
 
Wiz¬d
 
š
 
CÚ‹xt
 
	gM’u
 >>>

19 ; 
THE
 
PRESENT
 
FIRMWARE
 
WHICH
 
IS
 
FOR
 
GUIDANCE
 
ONLY
 
AIMS
 
AT
 
PROVIDING
 
	gCUSTOMERS


20 ; 
WITH
 
CODING
 
INFORMATION
 
REGARDING
 
THEIR
 
PRODUCTS
 
IN
 
ORDER
 
FOR
 
THEM
 
TO
 
SAVE
 
	gTIME
.

21 ; 
AS
 
A
 
	gRESULT
, 
STMICROELECTRONICS
 
SHALL
 
NOT
 
BE
 
HELD
 
LIABLE
 
FOR
 
ANY
 
	gDIRECT
,

22 ; 
INDIRECT
 
OR
 
CONSEQUENTIAL
 
DAMAGES
 
WITH
 
RESPECT
 
TO
 
ANY
 
CLAIMS
 
ARISING
 
FROM
 
	gTHE


23 ; 
CONTENT
 
OF
 
SUCH
 
FIRMWARE
 
	gAND
/
OR
 
THE
 
USE
 
MADE
 
BY
 
CUSTOMERS
 OF THE 
	gCODING


24 ; 
INFORMATION
 
CONTAINED
 
HEREIN
 
IN
 
CONNECTION
 
WITH
 
THEIR
 
	gPRODUCTS
.

27 ; 
AmouÁ
 
of
 
	$memÜy
 (
š
 
by‹s
è
®loÿ‹d
 
Sck


28 ; 
TažÜ
 
this
 
v®ue
 
to
 
your
 
­¶iÿtiÚ
 
Ãeds


29 ; <
h
> 
Sck
 
CÚfigu¿tiÚ


30 ; <
o
> 
Sck
 
	`Size
 (
š
 
By‹s
) <0x0-0xFFFFFFFF:8>

31 ; </
h
>

33 
Sck_Size
 
EQU
 0x00000400

35 
AREA
 
STACK
, 
NOINIT
, 
READWRITE
, 
ALIGN
=3

36 
Sck_Mem
 
SPACE
 
Sck_Size


37 
__š™Ÿl_¥


40 ; <
h
> 
H—p
 
CÚfigu¿tiÚ


41 ; <
o
> 
H—p
 
	`Size
 (
š
 
By‹s
) <0x0-0xFFFFFFFF:8>

42 ; </
h
>

44 
H—p_Size
 
EQU
 0x00000200

46 
AREA
 
HEAP
, 
NOINIT
, 
READWRITE
, 
ALIGN
=3

47 
__h—p_ba£


48 
H—p_Mem
 
SPACE
 
H—p_Size


49 
__h—p_lim™


51 
PRESERVE8


52 
THUMB


55 ; 
VeùÜ
 
TabË
 
M­³d
 
to
 
Add»ss
 0 
©
 
Re£t


56 
AREA
 
RESET
, 
DATA
, 
READONLY


57 
EXPORT
 
__VeùÜs


58 
EXPORT
 
__VeùÜs_End


59 
EXPORT
 
__VeùÜs_Size


61 
__VeùÜs
 
DCD
 
__š™Ÿl_¥
 ; 
TÝ
 
of
 
Sck


62 
DCD
 
Re£t_HªdËr
 ; 
Re£t
 
HªdËr


63 
DCD
 
NMI_HªdËr
 ; 
NMI
 
HªdËr


64 
DCD
 
H¬dFauÉ_HªdËr
 ; 
H¬d
 
FauÉ
 
HªdËr


65 
DCD
 
MemMªage_HªdËr
 ; 
MPU
 
FauÉ
 
HªdËr


66 
DCD
 
BusFauÉ_HªdËr
 ; 
Bus
 
FauÉ
 
HªdËr


67 
DCD
 
U§geFauÉ_HªdËr
 ; 
U§ge
 
FauÉ
 
HªdËr


68 
DCD
 0 ; 
Re£rved


69 
DCD
 0 ; 
Re£rved


70 
DCD
 0 ; 
Re£rved


71 
DCD
 0 ; 
Re£rved


72 
DCD
 
SVC_HªdËr
 ; 
SVC®l
 
HªdËr


73 
DCD
 
DebugMÚ_HªdËr
 ; 
Debug
 
MÚ™Ü
 
HªdËr


74 
DCD
 0 ; 
Re£rved


75 
DCD
 
P’dSV_HªdËr
 ; 
P’dSV
 
HªdËr


76 
DCD
 
SysTick_HªdËr
 ; 
SysTick
 
HªdËr


78 ; 
Ex‹º®
 
IÁ”ru±s


79 
DCD
 
WWDG_IRQHªdËr
 ; 
Wšdow
 
W©chdog


80 
DCD
 
PVD_IRQHªdËr
 ; 
PVD
 
through
 
EXTI
 
Lše
 
d‘eù


81 
DCD
 
TAMPER_IRQHªdËr
 ; 
Tam³r


82 
DCD
 
RTC_IRQHªdËr
 ; 
RTC


83 
DCD
 
FLASH_IRQHªdËr
 ; 
FÏsh


84 
DCD
 
RCC_IRQHªdËr
 ; 
RCC


85 
DCD
 
EXTI0_IRQHªdËr
 ; 
EXTI
 
Lše
 0

86 
DCD
 
EXTI1_IRQHªdËr
 ; 
EXTI
 
Lše
 1

87 
DCD
 
EXTI2_IRQHªdËr
 ; 
EXTI
 
Lše
 2

88 
DCD
 
EXTI3_IRQHªdËr
 ; 
EXTI
 
Lše
 3

89 
DCD
 
EXTI4_IRQHªdËr
 ; 
EXTI
 
Lše
 4

90 
DCD
 
DMA1_ChªÃl1_IRQHªdËr
 ; 
DMA1
 
ChªÃl
 1

91 
DCD
 
DMA1_ChªÃl2_IRQHªdËr
 ; 
DMA1
 
ChªÃl
 2

92 
DCD
 
DMA1_ChªÃl3_IRQHªdËr
 ; 
DMA1
 
ChªÃl
 3

93 
DCD
 
DMA1_ChªÃl4_IRQHªdËr
 ; 
DMA1
 
ChªÃl
 4

94 
DCD
 
DMA1_ChªÃl5_IRQHªdËr
 ; 
DMA1
 
ChªÃl
 5

95 
DCD
 
DMA1_ChªÃl6_IRQHªdËr
 ; 
DMA1
 
ChªÃl
 6

96 
DCD
 
DMA1_ChªÃl7_IRQHªdËr
 ; 
DMA1
 
ChªÃl
 7

97 
DCD
 
ADC1_2_IRQHªdËr
 ; 
ADC1
 
ªd
 
ADC2


98 
DCD
 
CAN1_TX_IRQHªdËr
 ; 
CAN1
 
TX


99 
DCD
 
CAN1_RX0_IRQHªdËr
 ; 
CAN1
 
RX0


100 
DCD
 
CAN1_RX1_IRQHªdËr
 ; 
CAN1
 
RX1


101 
DCD
 
CAN1_SCE_IRQHªdËr
 ; 
CAN1
 
SCE


102 
DCD
 
EXTI9_5_IRQHªdËr
 ; 
EXTI
 
Lše
 9..5

103 
DCD
 
TIM1_BRK_IRQHªdËr
 ; 
TIM1
 
B»ak


104 
DCD
 
TIM1_UP_IRQHªdËr
 ; 
TIM1
 
Upd©e


105 
DCD
 
TIM1_TRG_COM_IRQHªdËr
 ; 
TIM1
 
Trigg”
 
ªd
 
CommutiÚ


106 
DCD
 
TIM1_CC_IRQHªdËr
 ; 
TIM1
 
C­tu»
 
Com·»


107 
DCD
 
TIM2_IRQHªdËr
 ; 
TIM2


108 
DCD
 
TIM3_IRQHªdËr
 ; 
TIM3


109 
DCD
 
TIM4_IRQHªdËr
 ; 
TIM4


110 
DCD
 
I2C1_EV_IRQHªdËr
 ; 
I2C1
 
Ev’t


111 
DCD
 
I2C1_ER_IRQHªdËr
 ; 
I2C1
 
E¼Ü


112 
DCD
 
I2C2_EV_IRQHªdËr
 ; 
I2C2
 
Ev’t


113 
DCD
 
I2C2_ER_IRQHªdËr
 ; 
I2C1
 
E¼Ü


114 
DCD
 
SPI1_IRQHªdËr
 ; 
SPI1


115 
DCD
 
SPI2_IRQHªdËr
 ; 
SPI2


116 
DCD
 
USART1_IRQHªdËr
 ; 
USART1


117 
DCD
 
USART2_IRQHªdËr
 ; 
USART2


118 
DCD
 
USART3_IRQHªdËr
 ; 
USART3


119 
DCD
 
EXTI15_10_IRQHªdËr
 ; 
EXTI
 
Lše
 15..10

120 
DCD
 
RTCAÏrm_IRQHªdËr
 ; 
RTC
 
®¬m
 
through
 
EXTI
 
lše


121 
DCD
 
OTG_FS_WKUP_IRQHªdËr
 ; 
USB
 
OTG
 
FS
 
Wakeup
 
through
 
EXTI
 
lše


122 
DCD
 0 ; 
Re£rved


123 
DCD
 0 ; 
Re£rved


124 
DCD
 0 ; 
Re£rved


125 
DCD
 0 ; 
Re£rved


126 
DCD
 0 ; 
Re£rved


127 
DCD
 0 ; 
Re£rved


128 
DCD
 0 ; 
Re£rved


129 
DCD
 
TIM5_IRQHªdËr
 ; 
TIM5


130 
DCD
 
SPI3_IRQHªdËr
 ; 
SPI3


131 
DCD
 
UART4_IRQHªdËr
 ; 
UART4


132 
DCD
 
UART5_IRQHªdËr
 ; 
UART5


133 
DCD
 
TIM6_IRQHªdËr
 ; 
TIM6


134 
DCD
 
TIM7_IRQHªdËr
 ; 
TIM7


135 
DCD
 
DMA2_ChªÃl1_IRQHªdËr
 ; 
DMA2
 
ChªÃl1


136 
DCD
 
DMA2_ChªÃl2_IRQHªdËr
 ; 
DMA2
 
ChªÃl2


137 
DCD
 
DMA2_ChªÃl3_IRQHªdËr
 ; 
DMA2
 
ChªÃl3


138 
DCD
 
DMA2_ChªÃl4_IRQHªdËr
 ; 
DMA2
 
ChªÃl4


139 
DCD
 
DMA2_ChªÃl5_IRQHªdËr
 ; 
DMA2
 
ChªÃl5


140 
DCD
 
ETH_IRQHªdËr
 ; 
Eth”Ãt


141 
DCD
 
ETH_WKUP_IRQHªdËr
 ; 
Eth”Ãt
 
Wakeup
 
through
 
EXTI
 
lše


142 
DCD
 
CAN2_TX_IRQHªdËr
 ; 
CAN2
 
TX


143 
DCD
 
CAN2_RX0_IRQHªdËr
 ; 
CAN2
 
RX0


144 
DCD
 
CAN2_RX1_IRQHªdËr
 ; 
CAN2
 
RX1


145 
DCD
 
CAN2_SCE_IRQHªdËr
 ; 
CAN2
 
SCE


146 
DCD
 
OTG_FS_IRQHªdËr
 ; 
USB
 
OTG
 
FS


147 
__VeùÜs_End


149 
__VeùÜs_Size
 
EQU
 
__VeùÜs_End
 - 
__VeùÜs


151 
AREA
 |.
‹xt
|, 
CODE
, 
READONLY


153 ; 
Re£t
 
hªdËr


154 
Re£t_HªdËr
 
PROC


155 
EXPORT
 
Re£t_HªdËr
 [
WEAK
]

156 
IMPORT
 
Sy¡emIn™


157 
IMPORT
 
__maš


158 
LDR
 
R0
, =
Sy¡emIn™


159 
BLX
 
R0


160 
LDR
 
R0
, =
__maš


161 
BX
 
R0


162 
ENDP


164 ; 
Dummy
 
Exû±iÚ
 
	$HªdËrs
 (
šfš™e
 
loÝs
 
which
 
ÿn
 
be
 
modif›d
)

166 
NMI_HªdËr
 
PROC


167 
EXPORT
 
NMI_HªdËr
 [
WEAK
]

168 
B
 .

169 
ENDP


170 
H¬dFauÉ_HªdËr
\

171 
PROC


172 
EXPORT
 
H¬dFauÉ_HªdËr
 [
WEAK
]

173 
B
 .

174 
ENDP


175 
MemMªage_HªdËr
\

176 
PROC


177 
EXPORT
 
MemMªage_HªdËr
 [
WEAK
]

178 
B
 .

179 
ENDP


180 
BusFauÉ_HªdËr
\

181 
PROC


182 
EXPORT
 
BusFauÉ_HªdËr
 [
WEAK
]

183 
B
 .

184 
ENDP


185 
U§geFauÉ_HªdËr
\

186 
PROC


187 
EXPORT
 
U§geFauÉ_HªdËr
 [
WEAK
]

188 
B
 .

189 
ENDP


190 
SVC_HªdËr
 
PROC


191 
EXPORT
 
SVC_HªdËr
 [
WEAK
]

192 
B
 .

193 
ENDP


194 
DebugMÚ_HªdËr
\

195 
PROC


196 
EXPORT
 
DebugMÚ_HªdËr
 [
WEAK
]

197 
B
 .

198 
ENDP


199 
P’dSV_HªdËr
 
PROC


200 
EXPORT
 
P’dSV_HªdËr
 [
WEAK
]

201 
B
 .

202 
ENDP


203 
SysTick_HªdËr
 
PROC


204 
EXPORT
 
SysTick_HªdËr
 [
WEAK
]

205 
B
 .

206 
ENDP


208 
DeçuÉ_HªdËr
 
PROC


210 
EXPORT
 
WWDG_IRQHªdËr
 [
WEAK
]

211 
EXPORT
 
PVD_IRQHªdËr
 [
WEAK
]

212 
EXPORT
 
TAMPER_IRQHªdËr
 [
WEAK
]

213 
EXPORT
 
RTC_IRQHªdËr
 [
WEAK
]

214 
EXPORT
 
FLASH_IRQHªdËr
 [
WEAK
]

215 
EXPORT
 
RCC_IRQHªdËr
 [
WEAK
]

216 
EXPORT
 
EXTI0_IRQHªdËr
 [
WEAK
]

217 
EXPORT
 
EXTI1_IRQHªdËr
 [
WEAK
]

218 
EXPORT
 
EXTI2_IRQHªdËr
 [
WEAK
]

219 
EXPORT
 
EXTI3_IRQHªdËr
 [
WEAK
]

220 
EXPORT
 
EXTI4_IRQHªdËr
 [
WEAK
]

221 
EXPORT
 
DMA1_ChªÃl1_IRQHªdËr
 [
WEAK
]

222 
EXPORT
 
DMA1_ChªÃl2_IRQHªdËr
 [
WEAK
]

223 
EXPORT
 
DMA1_ChªÃl3_IRQHªdËr
 [
WEAK
]

224 
EXPORT
 
DMA1_ChªÃl4_IRQHªdËr
 [
WEAK
]

225 
EXPORT
 
DMA1_ChªÃl5_IRQHªdËr
 [
WEAK
]

226 
EXPORT
 
DMA1_ChªÃl6_IRQHªdËr
 [
WEAK
]

227 
EXPORT
 
DMA1_ChªÃl7_IRQHªdËr
 [
WEAK
]

228 
EXPORT
 
ADC1_2_IRQHªdËr
 [
WEAK
]

229 
EXPORT
 
CAN1_TX_IRQHªdËr
 [
WEAK
]

230 
EXPORT
 
CAN1_RX0_IRQHªdËr
 [
WEAK
]

231 
EXPORT
 
CAN1_RX1_IRQHªdËr
 [
WEAK
]

232 
EXPORT
 
CAN1_SCE_IRQHªdËr
 [
WEAK
]

233 
EXPORT
 
EXTI9_5_IRQHªdËr
 [
WEAK
]

234 
EXPORT
 
TIM1_BRK_IRQHªdËr
 [
WEAK
]

235 
EXPORT
 
TIM1_UP_IRQHªdËr
 [
WEAK
]

236 
EXPORT
 
TIM1_TRG_COM_IRQHªdËr
 [
WEAK
]

237 
EXPORT
 
TIM1_CC_IRQHªdËr
 [
WEAK
]

238 
EXPORT
 
TIM2_IRQHªdËr
 [
WEAK
]

239 
EXPORT
 
TIM3_IRQHªdËr
 [
WEAK
]

240 
EXPORT
 
TIM4_IRQHªdËr
 [
WEAK
]

241 
EXPORT
 
I2C1_EV_IRQHªdËr
 [
WEAK
]

242 
EXPORT
 
I2C1_ER_IRQHªdËr
 [
WEAK
]

243 
EXPORT
 
I2C2_EV_IRQHªdËr
 [
WEAK
]

244 
EXPORT
 
I2C2_ER_IRQHªdËr
 [
WEAK
]

245 
EXPORT
 
SPI1_IRQHªdËr
 [
WEAK
]

246 
EXPORT
 
SPI2_IRQHªdËr
 [
WEAK
]

247 
EXPORT
 
USART1_IRQHªdËr
 [
WEAK
]

248 
EXPORT
 
USART2_IRQHªdËr
 [
WEAK
]

249 
EXPORT
 
USART3_IRQHªdËr
 [
WEAK
]

250 
EXPORT
 
EXTI15_10_IRQHªdËr
 [
WEAK
]

251 
EXPORT
 
RTCAÏrm_IRQHªdËr
 [
WEAK
]

252 
EXPORT
 
OTG_FS_WKUP_IRQHªdËr
 [
WEAK
]

253 
EXPORT
 
TIM5_IRQHªdËr
 [
WEAK
]

254 
EXPORT
 
SPI3_IRQHªdËr
 [
WEAK
]

255 
EXPORT
 
UART4_IRQHªdËr
 [
WEAK
]

256 
EXPORT
 
UART5_IRQHªdËr
 [
WEAK
]

257 
EXPORT
 
TIM6_IRQHªdËr
 [
WEAK
]

258 
EXPORT
 
TIM7_IRQHªdËr
 [
WEAK
]

259 
EXPORT
 
DMA2_ChªÃl1_IRQHªdËr
 [
WEAK
]

260 
EXPORT
 
DMA2_ChªÃl2_IRQHªdËr
 [
WEAK
]

261 
EXPORT
 
DMA2_ChªÃl3_IRQHªdËr
 [
WEAK
]

262 
EXPORT
 
DMA2_ChªÃl4_IRQHªdËr
 [
WEAK
]

263 
EXPORT
 
DMA2_ChªÃl5_IRQHªdËr
 [
WEAK
]

264 
EXPORT
 
ETH_IRQHªdËr
 [
WEAK
]

265 
EXPORT
 
ETH_WKUP_IRQHªdËr
 [
WEAK
]

266 
EXPORT
 
CAN2_TX_IRQHªdËr
 [
WEAK
]

267 
EXPORT
 
CAN2_RX0_IRQHªdËr
 [
WEAK
]

268 
EXPORT
 
CAN2_RX1_IRQHªdËr
 [
WEAK
]

269 
EXPORT
 
CAN2_SCE_IRQHªdËr
 [
WEAK
]

270 
EXPORT
 
OTG_FS_IRQHªdËr
 [
WEAK
]

272 
WWDG_IRQHªdËr


273 
PVD_IRQHªdËr


274 
TAMPER_IRQHªdËr


275 
RTC_IRQHªdËr


276 
FLASH_IRQHªdËr


277 
RCC_IRQHªdËr


278 
EXTI0_IRQHªdËr


279 
EXTI1_IRQHªdËr


280 
EXTI2_IRQHªdËr


281 
EXTI3_IRQHªdËr


282 
EXTI4_IRQHªdËr


283 
DMA1_ChªÃl1_IRQHªdËr


284 
DMA1_ChªÃl2_IRQHªdËr


285 
DMA1_ChªÃl3_IRQHªdËr


286 
DMA1_ChªÃl4_IRQHªdËr


287 
DMA1_ChªÃl5_IRQHªdËr


288 
DMA1_ChªÃl6_IRQHªdËr


289 
DMA1_ChªÃl7_IRQHªdËr


290 
ADC1_2_IRQHªdËr


291 
CAN1_TX_IRQHªdËr


292 
CAN1_RX0_IRQHªdËr


293 
CAN1_RX1_IRQHªdËr


294 
CAN1_SCE_IRQHªdËr


295 
EXTI9_5_IRQHªdËr


296 
TIM1_BRK_IRQHªdËr


297 
TIM1_UP_IRQHªdËr


298 
TIM1_TRG_COM_IRQHªdËr


299 
TIM1_CC_IRQHªdËr


300 
TIM2_IRQHªdËr


301 
TIM3_IRQHªdËr


302 
TIM4_IRQHªdËr


303 
I2C1_EV_IRQHªdËr


304 
I2C1_ER_IRQHªdËr


305 
I2C2_EV_IRQHªdËr


306 
I2C2_ER_IRQHªdËr


307 
SPI1_IRQHªdËr


308 
SPI2_IRQHªdËr


309 
USART1_IRQHªdËr


310 
USART2_IRQHªdËr


311 
USART3_IRQHªdËr


312 
EXTI15_10_IRQHªdËr


313 
RTCAÏrm_IRQHªdËr


314 
OTG_FS_WKUP_IRQHªdËr


315 
TIM5_IRQHªdËr


316 
SPI3_IRQHªdËr


317 
UART4_IRQHªdËr


318 
UART5_IRQHªdËr


319 
TIM6_IRQHªdËr


320 
TIM7_IRQHªdËr


321 
DMA2_ChªÃl1_IRQHªdËr


322 
DMA2_ChªÃl2_IRQHªdËr


323 
DMA2_ChªÃl3_IRQHªdËr


324 
DMA2_ChªÃl4_IRQHªdËr


325 
DMA2_ChªÃl5_IRQHªdËr


326 
ETH_IRQHªdËr


327 
ETH_WKUP_IRQHªdËr


328 
CAN2_TX_IRQHªdËr


329 
CAN2_RX0_IRQHªdËr


330 
CAN2_RX1_IRQHªdËr


331 
CAN2_SCE_IRQHªdËr


332 
OTG_FS_IRQHªdËr


334 
B
 .

336 
ENDP


338 
ALIGN


341 ; 
U£r
 
Sck
 
ªd
 
H—p
 
š™Ÿliz©iÚ


343 
IF
 :
DEF
:
__MICROLIB


345 
EXPORT
 
__š™Ÿl_¥


346 
EXPORT
 
__h—p_ba£


347 
EXPORT
 
__h—p_lim™


349 
ELSE


351 
IMPORT
 
__u£_two_»giÚ_memÜy


352 
EXPORT
 
__u£r_š™Ÿl_¡ackh—p


354 
__u£r_š™Ÿl_¡ackh—p


356 
LDR
 
R0
, = 
H—p_Mem


357 
LDR
 
R1
, =(
Sck_Mem
 + 
Sck_Size
)

358 
LDR
 
R2
, = (
H—p_Mem
 + 
H—p_Size
)

359 
LDR
 
R3
, = 
Sck_Mem


360 
BX
 
LR


362 
ALIGN


364 
ENDIF


366 
END


368 ;******************* (
C
è
COPYRIGHT
 2011 
STMiüÛËùrÚics
 *****
END
 
OF
 
FILE
*****

	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Start/startup_stm32f10x_hd.s

1 ;******************** (
	gC
è
	gCOPYRIGHT
 2011 
	gSTMiüÛËùrÚics
 ********************

2 ;* 
Fže
 
	gName
 : 
¡¬tup_¡m32f10x_hd
.
s


3 ;* 
	gAuthÜ
 : 
MCD
 
AµliÿtiÚ
 
T—m


4 ;* 
	gV”siÚ
 : 
V3
.5.0

5 ;* 
	gD©e
 : 11-
M¬ch
-2011

6 ;* 
	gDesütiÚ
 : 
STM32F10x
 
High
 
D’s™y
 
Deviûs
 
veùÜ
 
bË
 
MDK
-
ARM


7 ;* 
	gtoÞchaš
.

8 ;* 
This
 
moduË
 
	g³rfÜms
:

9 ;* - 
S‘
 
the
 
š™Ÿl
 
	gSP


10 ;* - 
S‘
 
the
 
š™Ÿl
 
	gPC
 =ð
Re£t_HªdËr


11 ;* - 
S‘
 
the
 
veùÜ
 
bË
 
’Œ›s
 
w™h
h
exû±iÚs
 
ISR
 
	gadd»ss


12 ;* - 
CÚfigu»
 
the
 
þock
 
sy¡em
 
ªd
 
®so
 
cÚfigu»
h
	gex‹º®


13 ;* 
SRAM
 
mouÁed
 
Ú
 
	gSTM3210E
-
EVAL
 
bßrd
 
to
 
be
 
u£d
 
as
 
	gd©a


14 ;* 
memÜy
 (
ÝtiÚ®
, 
to
 
be
 
’abËd
 
by
 
u£r
)

15 ;* - 
B¿nches
 
to
 
__maš
 
š
 
the
 
C
 
lib¿ry
 (
which
 
ev’tu®ly


16 ;* 
ÿÎs
 
maš
()).

17 ;* 
Aá”
 
Re£t
 
the
 
CÜ‹xM3
 
´oûssÜ
 
is
 
š
 
Th»ad
 
	gmode
,

18 ;* 
´iÜ™y
 
is
 
	gPrivžeged
, 
ªd
 
the
 
Sck
 i 
£t
 
to
 
	gMaš
.

19 ;* <<< 
U£
 
CÚfigu¿tiÚ
 
Wiz¬d
 
š
 
CÚ‹xt
 
	gM’u
 >>>

21 ; 
THE
 
PRESENT
 
FIRMWARE
 
WHICH
 
IS
 
FOR
 
GUIDANCE
 
ONLY
 
AIMS
 
AT
 
PROVIDING
 
	gCUSTOMERS


22 ; 
WITH
 
CODING
 
INFORMATION
 
REGARDING
 
THEIR
 
PRODUCTS
 
IN
 
ORDER
 
FOR
 
THEM
 
TO
 
SAVE
 
	gTIME
.

23 ; 
AS
 
A
 
	gRESULT
, 
STMICROELECTRONICS
 
SHALL
 
NOT
 
BE
 
HELD
 
LIABLE
 
FOR
 
ANY
 
	gDIRECT
,

24 ; 
INDIRECT
 
OR
 
CONSEQUENTIAL
 
DAMAGES
 
WITH
 
RESPECT
 
TO
 
ANY
 
CLAIMS
 
ARISING
 
FROM
 
	gTHE


25 ; 
CONTENT
 
OF
 
SUCH
 
FIRMWARE
 
	gAND
/
OR
 
THE
 
USE
 
MADE
 
BY
 
CUSTOMERS
 OF THE 
	gCODING


26 ; 
INFORMATION
 
CONTAINED
 
HEREIN
 
IN
 
CONNECTION
 
WITH
 
THEIR
 
	gPRODUCTS
.

29 ; 
AmouÁ
 
of
 
	$memÜy
 (
š
 
by‹s
è
®loÿ‹d
 
Sck


30 ; 
TažÜ
 
this
 
v®ue
 
to
 
your
 
­¶iÿtiÚ
 
Ãeds


31 ; <
h
> 
Sck
 
CÚfigu¿tiÚ


32 ; <
o
> 
Sck
 
	`Size
 (
š
 
By‹s
) <0x0-0xFFFFFFFF:8>

33 ; </
h
>

35 
Sck_Size
 
EQU
 0x00000400

37 
AREA
 
STACK
, 
NOINIT
, 
READWRITE
, 
ALIGN
=3

38 
Sck_Mem
 
SPACE
 
Sck_Size


39 
__š™Ÿl_¥


41 ; <
h
> 
H—p
 
CÚfigu¿tiÚ


42 ; <
o
> 
H—p
 
	`Size
 (
š
 
By‹s
) <0x0-0xFFFFFFFF:8>

43 ; </
h
>

45 
H—p_Size
 
EQU
 0x00000200

47 
AREA
 
HEAP
, 
NOINIT
, 
READWRITE
, 
ALIGN
=3

48 
__h—p_ba£


49 
H—p_Mem
 
SPACE
 
H—p_Size


50 
__h—p_lim™


52 
PRESERVE8


53 
THUMB


56 ; 
VeùÜ
 
TabË
 
M­³d
 
to
 
Add»ss
 0 
©
 
Re£t


57 
AREA
 
RESET
, 
DATA
, 
READONLY


58 
EXPORT
 
__VeùÜs


59 
EXPORT
 
__VeùÜs_End


60 
EXPORT
 
__VeùÜs_Size


62 
__VeùÜs
 
DCD
 
__š™Ÿl_¥
 ; 
TÝ
 
of
 
Sck


63 
DCD
 
Re£t_HªdËr
 ; 
Re£t
 
HªdËr


64 
DCD
 
NMI_HªdËr
 ; 
NMI
 
HªdËr


65 
DCD
 
H¬dFauÉ_HªdËr
 ; 
H¬d
 
FauÉ
 
HªdËr


66 
DCD
 
MemMªage_HªdËr
 ; 
MPU
 
FauÉ
 
HªdËr


67 
DCD
 
BusFauÉ_HªdËr
 ; 
Bus
 
FauÉ
 
HªdËr


68 
DCD
 
U§geFauÉ_HªdËr
 ; 
U§ge
 
FauÉ
 
HªdËr


69 
DCD
 0 ; 
Re£rved


70 
DCD
 0 ; 
Re£rved


71 
DCD
 0 ; 
Re£rved


72 
DCD
 0 ; 
Re£rved


73 
DCD
 
SVC_HªdËr
 ; 
SVC®l
 
HªdËr


74 
DCD
 
DebugMÚ_HªdËr
 ; 
Debug
 
MÚ™Ü
 
HªdËr


75 
DCD
 0 ; 
Re£rved


76 
DCD
 
P’dSV_HªdËr
 ; 
P’dSV
 
HªdËr


77 
DCD
 
SysTick_HªdËr
 ; 
SysTick
 
HªdËr


79 ; 
Ex‹º®
 
IÁ”ru±s


80 
DCD
 
WWDG_IRQHªdËr
 ; 
Wšdow
 
W©chdog


81 
DCD
 
PVD_IRQHªdËr
 ; 
PVD
 
through
 
EXTI
 
Lše
 
d‘eù


82 
DCD
 
TAMPER_IRQHªdËr
 ; 
Tam³r


83 
DCD
 
RTC_IRQHªdËr
 ; 
RTC


84 
DCD
 
FLASH_IRQHªdËr
 ; 
FÏsh


85 
DCD
 
RCC_IRQHªdËr
 ; 
RCC


86 
DCD
 
EXTI0_IRQHªdËr
 ; 
EXTI
 
Lše
 0

87 
DCD
 
EXTI1_IRQHªdËr
 ; 
EXTI
 
Lše
 1

88 
DCD
 
EXTI2_IRQHªdËr
 ; 
EXTI
 
Lše
 2

89 
DCD
 
EXTI3_IRQHªdËr
 ; 
EXTI
 
Lše
 3

90 
DCD
 
EXTI4_IRQHªdËr
 ; 
EXTI
 
Lše
 4

91 
DCD
 
DMA1_ChªÃl1_IRQHªdËr
 ; 
DMA1
 
ChªÃl
 1

92 
DCD
 
DMA1_ChªÃl2_IRQHªdËr
 ; 
DMA1
 
ChªÃl
 2

93 
DCD
 
DMA1_ChªÃl3_IRQHªdËr
 ; 
DMA1
 
ChªÃl
 3

94 
DCD
 
DMA1_ChªÃl4_IRQHªdËr
 ; 
DMA1
 
ChªÃl
 4

95 
DCD
 
DMA1_ChªÃl5_IRQHªdËr
 ; 
DMA1
 
ChªÃl
 5

96 
DCD
 
DMA1_ChªÃl6_IRQHªdËr
 ; 
DMA1
 
ChªÃl
 6

97 
DCD
 
DMA1_ChªÃl7_IRQHªdËr
 ; 
DMA1
 
ChªÃl
 7

98 
DCD
 
ADC1_2_IRQHªdËr
 ; 
ADC1
 & 
ADC2


99 
DCD
 
USB_HP_CAN1_TX_IRQHªdËr
 ; 
USB
 
High
 
PriÜ™y
 
Ü
 
CAN1
 
TX


100 
DCD
 
USB_LP_CAN1_RX0_IRQHªdËr
 ; 
USB
 
Low
 
PriÜ™y
 
Ü
 
CAN1
 
RX0


101 
DCD
 
CAN1_RX1_IRQHªdËr
 ; 
CAN1
 
RX1


102 
DCD
 
CAN1_SCE_IRQHªdËr
 ; 
CAN1
 
SCE


103 
DCD
 
EXTI9_5_IRQHªdËr
 ; 
EXTI
 
Lše
 9..5

104 
DCD
 
TIM1_BRK_IRQHªdËr
 ; 
TIM1
 
B»ak


105 
DCD
 
TIM1_UP_IRQHªdËr
 ; 
TIM1
 
Upd©e


106 
DCD
 
TIM1_TRG_COM_IRQHªdËr
 ; 
TIM1
 
Trigg”
 
ªd
 
CommutiÚ


107 
DCD
 
TIM1_CC_IRQHªdËr
 ; 
TIM1
 
C­tu»
 
Com·»


108 
DCD
 
TIM2_IRQHªdËr
 ; 
TIM2


109 
DCD
 
TIM3_IRQHªdËr
 ; 
TIM3


110 
DCD
 
TIM4_IRQHªdËr
 ; 
TIM4


111 
DCD
 
I2C1_EV_IRQHªdËr
 ; 
I2C1
 
Ev’t


112 
DCD
 
I2C1_ER_IRQHªdËr
 ; 
I2C1
 
E¼Ü


113 
DCD
 
I2C2_EV_IRQHªdËr
 ; 
I2C2
 
Ev’t


114 
DCD
 
I2C2_ER_IRQHªdËr
 ; 
I2C2
 
E¼Ü


115 
DCD
 
SPI1_IRQHªdËr
 ; 
SPI1


116 
DCD
 
SPI2_IRQHªdËr
 ; 
SPI2


117 
DCD
 
USART1_IRQHªdËr
 ; 
USART1


118 
DCD
 
USART2_IRQHªdËr
 ; 
USART2


119 
DCD
 
USART3_IRQHªdËr
 ; 
USART3


120 
DCD
 
EXTI15_10_IRQHªdËr
 ; 
EXTI
 
Lše
 15..10

121 
DCD
 
RTCAÏrm_IRQHªdËr
 ; 
RTC
 
AÏrm
 
through
 
EXTI
 
Lše


122 
DCD
 
USBWakeUp_IRQHªdËr
 ; 
USB
 
Wakeup
 
äom
 
su¥’d


123 
DCD
 
TIM8_BRK_IRQHªdËr
 ; 
TIM8
 
B»ak


124 
DCD
 
TIM8_UP_IRQHªdËr
 ; 
TIM8
 
Upd©e


125 
DCD
 
TIM8_TRG_COM_IRQHªdËr
 ; 
TIM8
 
Trigg”
 
ªd
 
CommutiÚ


126 
DCD
 
TIM8_CC_IRQHªdËr
 ; 
TIM8
 
C­tu»
 
Com·»


127 
DCD
 
ADC3_IRQHªdËr
 ; 
ADC3


128 
DCD
 
FSMC_IRQHªdËr
 ; 
FSMC


129 
DCD
 
SDIO_IRQHªdËr
 ; 
SDIO


130 
DCD
 
TIM5_IRQHªdËr
 ; 
TIM5


131 
DCD
 
SPI3_IRQHªdËr
 ; 
SPI3


132 
DCD
 
UART4_IRQHªdËr
 ; 
UART4


133 
DCD
 
UART5_IRQHªdËr
 ; 
UART5


134 
DCD
 
TIM6_IRQHªdËr
 ; 
TIM6


135 
DCD
 
TIM7_IRQHªdËr
 ; 
TIM7


136 
DCD
 
DMA2_ChªÃl1_IRQHªdËr
 ; 
DMA2
 
ChªÃl1


137 
DCD
 
DMA2_ChªÃl2_IRQHªdËr
 ; 
DMA2
 
ChªÃl2


138 
DCD
 
DMA2_ChªÃl3_IRQHªdËr
 ; 
DMA2
 
ChªÃl3


139 
DCD
 
DMA2_ChªÃl4_5_IRQHªdËr
 ; 
DMA2
 
ChªÃl4
 & 
ChªÃl5


140 
__VeùÜs_End


142 
__VeùÜs_Size
 
EQU
 
__VeùÜs_End
 - 
__VeùÜs


144 
AREA
 |.
‹xt
|, 
CODE
, 
READONLY


146 ; 
Re£t
 
hªdËr


147 
Re£t_HªdËr
 
PROC


148 
EXPORT
 
Re£t_HªdËr
 [
WEAK
]

149 
IMPORT
 
__maš


150 
IMPORT
 
Sy¡emIn™


151 
LDR
 
R0
, =
Sy¡emIn™


152 
BLX
 
R0


153 
LDR
 
R0
, =
__maš


154 
BX
 
R0


155 
ENDP


157 ; 
Dummy
 
Exû±iÚ
 
	$HªdËrs
 (
šfš™e
 
loÝs
 
which
 
ÿn
 
be
 
modif›d
)

159 
NMI_HªdËr
 
PROC


160 
EXPORT
 
NMI_HªdËr
 [
WEAK
]

161 
B
 .

162 
ENDP


163 
H¬dFauÉ_HªdËr
\

164 
PROC


165 
EXPORT
 
H¬dFauÉ_HªdËr
 [
WEAK
]

166 
B
 .

167 
ENDP


168 
MemMªage_HªdËr
\

169 
PROC


170 
EXPORT
 
MemMªage_HªdËr
 [
WEAK
]

171 
B
 .

172 
ENDP


173 
BusFauÉ_HªdËr
\

174 
PROC


175 
EXPORT
 
BusFauÉ_HªdËr
 [
WEAK
]

176 
B
 .

177 
ENDP


178 
U§geFauÉ_HªdËr
\

179 
PROC


180 
EXPORT
 
U§geFauÉ_HªdËr
 [
WEAK
]

181 
B
 .

182 
ENDP


183 
SVC_HªdËr
 
PROC


184 
EXPORT
 
SVC_HªdËr
 [
WEAK
]

185 
B
 .

186 
ENDP


187 
DebugMÚ_HªdËr
\

188 
PROC


189 
EXPORT
 
DebugMÚ_HªdËr
 [
WEAK
]

190 
B
 .

191 
ENDP


192 
P’dSV_HªdËr
 
PROC


193 
EXPORT
 
P’dSV_HªdËr
 [
WEAK
]

194 
B
 .

195 
ENDP


196 
SysTick_HªdËr
 
PROC


197 
EXPORT
 
SysTick_HªdËr
 [
WEAK
]

198 
B
 .

199 
ENDP


201 
DeçuÉ_HªdËr
 
PROC


203 
EXPORT
 
WWDG_IRQHªdËr
 [
WEAK
]

204 
EXPORT
 
PVD_IRQHªdËr
 [
WEAK
]

205 
EXPORT
 
TAMPER_IRQHªdËr
 [
WEAK
]

206 
EXPORT
 
RTC_IRQHªdËr
 [
WEAK
]

207 
EXPORT
 
FLASH_IRQHªdËr
 [
WEAK
]

208 
EXPORT
 
RCC_IRQHªdËr
 [
WEAK
]

209 
EXPORT
 
EXTI0_IRQHªdËr
 [
WEAK
]

210 
EXPORT
 
EXTI1_IRQHªdËr
 [
WEAK
]

211 
EXPORT
 
EXTI2_IRQHªdËr
 [
WEAK
]

212 
EXPORT
 
EXTI3_IRQHªdËr
 [
WEAK
]

213 
EXPORT
 
EXTI4_IRQHªdËr
 [
WEAK
]

214 
EXPORT
 
DMA1_ChªÃl1_IRQHªdËr
 [
WEAK
]

215 
EXPORT
 
DMA1_ChªÃl2_IRQHªdËr
 [
WEAK
]

216 
EXPORT
 
DMA1_ChªÃl3_IRQHªdËr
 [
WEAK
]

217 
EXPORT
 
DMA1_ChªÃl4_IRQHªdËr
 [
WEAK
]

218 
EXPORT
 
DMA1_ChªÃl5_IRQHªdËr
 [
WEAK
]

219 
EXPORT
 
DMA1_ChªÃl6_IRQHªdËr
 [
WEAK
]

220 
EXPORT
 
DMA1_ChªÃl7_IRQHªdËr
 [
WEAK
]

221 
EXPORT
 
ADC1_2_IRQHªdËr
 [
WEAK
]

222 
EXPORT
 
USB_HP_CAN1_TX_IRQHªdËr
 [
WEAK
]

223 
EXPORT
 
USB_LP_CAN1_RX0_IRQHªdËr
 [
WEAK
]

224 
EXPORT
 
CAN1_RX1_IRQHªdËr
 [
WEAK
]

225 
EXPORT
 
CAN1_SCE_IRQHªdËr
 [
WEAK
]

226 
EXPORT
 
EXTI9_5_IRQHªdËr
 [
WEAK
]

227 
EXPORT
 
TIM1_BRK_IRQHªdËr
 [
WEAK
]

228 
EXPORT
 
TIM1_UP_IRQHªdËr
 [
WEAK
]

229 
EXPORT
 
TIM1_TRG_COM_IRQHªdËr
 [
WEAK
]

230 
EXPORT
 
TIM1_CC_IRQHªdËr
 [
WEAK
]

231 
EXPORT
 
TIM2_IRQHªdËr
 [
WEAK
]

232 
EXPORT
 
TIM3_IRQHªdËr
 [
WEAK
]

233 
EXPORT
 
TIM4_IRQHªdËr
 [
WEAK
]

234 
EXPORT
 
I2C1_EV_IRQHªdËr
 [
WEAK
]

235 
EXPORT
 
I2C1_ER_IRQHªdËr
 [
WEAK
]

236 
EXPORT
 
I2C2_EV_IRQHªdËr
 [
WEAK
]

237 
EXPORT
 
I2C2_ER_IRQHªdËr
 [
WEAK
]

238 
EXPORT
 
SPI1_IRQHªdËr
 [
WEAK
]

239 
EXPORT
 
SPI2_IRQHªdËr
 [
WEAK
]

240 
EXPORT
 
USART1_IRQHªdËr
 [
WEAK
]

241 
EXPORT
 
USART2_IRQHªdËr
 [
WEAK
]

242 
EXPORT
 
USART3_IRQHªdËr
 [
WEAK
]

243 
EXPORT
 
EXTI15_10_IRQHªdËr
 [
WEAK
]

244 
EXPORT
 
RTCAÏrm_IRQHªdËr
 [
WEAK
]

245 
EXPORT
 
USBWakeUp_IRQHªdËr
 [
WEAK
]

246 
EXPORT
 
TIM8_BRK_IRQHªdËr
 [
WEAK
]

247 
EXPORT
 
TIM8_UP_IRQHªdËr
 [
WEAK
]

248 
EXPORT
 
TIM8_TRG_COM_IRQHªdËr
 [
WEAK
]

249 
EXPORT
 
TIM8_CC_IRQHªdËr
 [
WEAK
]

250 
EXPORT
 
ADC3_IRQHªdËr
 [
WEAK
]

251 
EXPORT
 
FSMC_IRQHªdËr
 [
WEAK
]

252 
EXPORT
 
SDIO_IRQHªdËr
 [
WEAK
]

253 
EXPORT
 
TIM5_IRQHªdËr
 [
WEAK
]

254 
EXPORT
 
SPI3_IRQHªdËr
 [
WEAK
]

255 
EXPORT
 
UART4_IRQHªdËr
 [
WEAK
]

256 
EXPORT
 
UART5_IRQHªdËr
 [
WEAK
]

257 
EXPORT
 
TIM6_IRQHªdËr
 [
WEAK
]

258 
EXPORT
 
TIM7_IRQHªdËr
 [
WEAK
]

259 
EXPORT
 
DMA2_ChªÃl1_IRQHªdËr
 [
WEAK
]

260 
EXPORT
 
DMA2_ChªÃl2_IRQHªdËr
 [
WEAK
]

261 
EXPORT
 
DMA2_ChªÃl3_IRQHªdËr
 [
WEAK
]

262 
EXPORT
 
DMA2_ChªÃl4_5_IRQHªdËr
 [
WEAK
]

264 
WWDG_IRQHªdËr


265 
PVD_IRQHªdËr


266 
TAMPER_IRQHªdËr


267 
RTC_IRQHªdËr


268 
FLASH_IRQHªdËr


269 
RCC_IRQHªdËr


270 
EXTI0_IRQHªdËr


271 
EXTI1_IRQHªdËr


272 
EXTI2_IRQHªdËr


273 
EXTI3_IRQHªdËr


274 
EXTI4_IRQHªdËr


275 
DMA1_ChªÃl1_IRQHªdËr


276 
DMA1_ChªÃl2_IRQHªdËr


277 
DMA1_ChªÃl3_IRQHªdËr


278 
DMA1_ChªÃl4_IRQHªdËr


279 
DMA1_ChªÃl5_IRQHªdËr


280 
DMA1_ChªÃl6_IRQHªdËr


281 
DMA1_ChªÃl7_IRQHªdËr


282 
ADC1_2_IRQHªdËr


283 
USB_HP_CAN1_TX_IRQHªdËr


284 
USB_LP_CAN1_RX0_IRQHªdËr


285 
CAN1_RX1_IRQHªdËr


286 
CAN1_SCE_IRQHªdËr


287 
EXTI9_5_IRQHªdËr


288 
TIM1_BRK_IRQHªdËr


289 
TIM1_UP_IRQHªdËr


290 
TIM1_TRG_COM_IRQHªdËr


291 
TIM1_CC_IRQHªdËr


292 
TIM2_IRQHªdËr


293 
TIM3_IRQHªdËr


294 
TIM4_IRQHªdËr


295 
I2C1_EV_IRQHªdËr


296 
I2C1_ER_IRQHªdËr


297 
I2C2_EV_IRQHªdËr


298 
I2C2_ER_IRQHªdËr


299 
SPI1_IRQHªdËr


300 
SPI2_IRQHªdËr


301 
USART1_IRQHªdËr


302 
USART2_IRQHªdËr


303 
USART3_IRQHªdËr


304 
EXTI15_10_IRQHªdËr


305 
RTCAÏrm_IRQHªdËr


306 
USBWakeUp_IRQHªdËr


307 
TIM8_BRK_IRQHªdËr


308 
TIM8_UP_IRQHªdËr


309 
TIM8_TRG_COM_IRQHªdËr


310 
TIM8_CC_IRQHªdËr


311 
ADC3_IRQHªdËr


312 
FSMC_IRQHªdËr


313 
SDIO_IRQHªdËr


314 
TIM5_IRQHªdËr


315 
SPI3_IRQHªdËr


316 
UART4_IRQHªdËr


317 
UART5_IRQHªdËr


318 
TIM6_IRQHªdËr


319 
TIM7_IRQHªdËr


320 
DMA2_ChªÃl1_IRQHªdËr


321 
DMA2_ChªÃl2_IRQHªdËr


322 
DMA2_ChªÃl3_IRQHªdËr


323 
DMA2_ChªÃl4_5_IRQHªdËr


324 
B
 .

326 
ENDP


328 
ALIGN


331 ; 
U£r
 
Sck
 
ªd
 
H—p
 
š™Ÿliz©iÚ


333 
IF
 :
DEF
:
__MICROLIB


335 
EXPORT
 
__š™Ÿl_¥


336 
EXPORT
 
__h—p_ba£


337 
EXPORT
 
__h—p_lim™


339 
ELSE


341 
IMPORT
 
__u£_two_»giÚ_memÜy


342 
EXPORT
 
__u£r_š™Ÿl_¡ackh—p


344 
__u£r_š™Ÿl_¡ackh—p


346 
LDR
 
R0
, = 
H—p_Mem


347 
LDR
 
R1
, =(
Sck_Mem
 + 
Sck_Size
)

348 
LDR
 
R2
, = (
H—p_Mem
 + 
H—p_Size
)

349 
LDR
 
R3
, = 
Sck_Mem


350 
BX
 
LR


352 
ALIGN


354 
ENDIF


356 
END


358 ;******************* (
C
è
COPYRIGHT
 2011 
STMiüÛËùrÚics
 *****
END
 
OF
 
FILE
*****

	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Start/startup_stm32f10x_hd_vl.s

1 ;******************** (
	gC
è
	gCOPYRIGHT
 2011 
	gSTMiüÛËùrÚics
 ********************

2 ;* 
Fže
 
	gName
 : 
¡¬tup_¡m32f10x_hd_vl
.
s


3 ;* 
	gAuthÜ
 : 
MCD
 
AµliÿtiÚ
 
T—m


4 ;* 
	gV”siÚ
 : 
V3
.5.0

5 ;* 
	gD©e
 : 11-
M¬ch
-2011

6 ;* 
	gDesütiÚ
 : 
STM32F10x
 
High
 
D’s™y
 
V®ue
 
Lše
 
Deviûs
 
veùÜ
 
bË


7 ;* 
	gMDK
-
ARM
 
	gtoÞchaš
.

8 ;* 
This
 
moduË
 
	g³rfÜms
:

9 ;* - 
S‘
 
the
 
š™Ÿl
 
	gSP


10 ;* - 
S‘
 
the
 
š™Ÿl
 
	gPC
 =ð
Re£t_HªdËr


11 ;* - 
S‘
 
the
 
veùÜ
 
bË
 
’Œ›s
 
w™h
h
exû±iÚs
 
ISR
 
	gadd»ss


12 ;* - 
CÚfigu»
 
the
 
þock
 
sy¡em
 
ªd
 
®so
 
cÚfigu»
h
	gex‹º®


13 ;* 
SRAM
 
mouÁed
 
Ú
 
	gSTM32100E
-
EVAL
 
bßrd
 
to
 
be
 
u£d
 
as
 
	gd©a


14 ;* 
memÜy
 (
ÝtiÚ®
, 
to
 
be
 
’abËd
 
by
 
u£r
)

15 ;* - 
B¿nches
 
to
 
__maš
 
š
 
the
 
C
 
lib¿ry
 (
which
 
ev’tu®ly


16 ;* 
ÿÎs
 
maš
()).

17 ;* 
Aá”
 
Re£t
 
the
 
CÜ‹xM3
 
´oûssÜ
 
is
 
š
 
Th»ad
 
	gmode
,

18 ;* 
´iÜ™y
 
is
 
	gPrivžeged
, 
ªd
 
the
 
Sck
 i 
£t
 
to
 
	gMaš
.

19 ;* <<< 
U£
 
CÚfigu¿tiÚ
 
Wiz¬d
 
š
 
CÚ‹xt
 
	gM’u
 >>>

21 ; 
THE
 
PRESENT
 
FIRMWARE
 
WHICH
 
IS
 
FOR
 
GUIDANCE
 
ONLY
 
AIMS
 
AT
 
PROVIDING
 
	gCUSTOMERS


22 ; 
WITH
 
CODING
 
INFORMATION
 
REGARDING
 
THEIR
 
PRODUCTS
 
IN
 
ORDER
 
FOR
 
THEM
 
TO
 
SAVE
 
	gTIME
.

23 ; 
AS
 
A
 
	gRESULT
, 
STMICROELECTRONICS
 
SHALL
 
NOT
 
BE
 
HELD
 
LIABLE
 
FOR
 
ANY
 
	gDIRECT
,

24 ; 
INDIRECT
 
OR
 
CONSEQUENTIAL
 
DAMAGES
 
WITH
 
RESPECT
 
TO
 
ANY
 
CLAIMS
 
ARISING
 
FROM
 
	gTHE


25 ; 
CONTENT
 
OF
 
SUCH
 
FIRMWARE
 
	gAND
/
OR
 
THE
 
USE
 
MADE
 
BY
 
CUSTOMERS
 OF THE 
	gCODING


26 ; 
INFORMATION
 
CONTAINED
 
HEREIN
 
IN
 
CONNECTION
 
WITH
 
THEIR
 
	gPRODUCTS
.

29 ; 
AmouÁ
 
of
 
	$memÜy
 (
š
 
by‹s
è
®loÿ‹d
 
Sck


30 ; 
TažÜ
 
this
 
v®ue
 
to
 
your
 
­¶iÿtiÚ
 
Ãeds


31 ; <
h
> 
Sck
 
CÚfigu¿tiÚ


32 ; <
o
> 
Sck
 
	`Size
 (
š
 
By‹s
) <0x0-0xFFFFFFFF:8>

33 ; </
h
>

35 
Sck_Size
 
EQU
 0x00000400

37 
AREA
 
STACK
, 
NOINIT
, 
READWRITE
, 
ALIGN
=3

38 
Sck_Mem
 
SPACE
 
Sck_Size


39 
__š™Ÿl_¥


42 ; <
h
> 
H—p
 
CÚfigu¿tiÚ


43 ; <
o
> 
H—p
 
	`Size
 (
š
 
By‹s
) <0x0-0xFFFFFFFF:8>

44 ; </
h
>

46 
H—p_Size
 
EQU
 0x00000200

48 
AREA
 
HEAP
, 
NOINIT
, 
READWRITE
, 
ALIGN
=3

49 
__h—p_ba£


50 
H—p_Mem
 
SPACE
 
H—p_Size


51 
__h—p_lim™


53 
PRESERVE8


54 
THUMB


57 ; 
VeùÜ
 
TabË
 
M­³d
 
to
 
Add»ss
 0 
©
 
Re£t


58 
AREA
 
RESET
, 
DATA
, 
READONLY


59 
EXPORT
 
__VeùÜs


60 
EXPORT
 
__VeùÜs_End


61 
EXPORT
 
__VeùÜs_Size


63 
__VeùÜs
 
DCD
 
__š™Ÿl_¥
 ; 
TÝ
 
of
 
Sck


64 
DCD
 
Re£t_HªdËr
 ; 
Re£t
 
HªdËr


65 
DCD
 
NMI_HªdËr
 ; 
NMI
 
HªdËr


66 
DCD
 
H¬dFauÉ_HªdËr
 ; 
H¬d
 
FauÉ
 
HªdËr


67 
DCD
 
MemMªage_HªdËr
 ; 
MPU
 
FauÉ
 
HªdËr


68 
DCD
 
BusFauÉ_HªdËr
 ; 
Bus
 
FauÉ
 
HªdËr


69 
DCD
 
U§geFauÉ_HªdËr
 ; 
U§ge
 
FauÉ
 
HªdËr


70 
DCD
 0 ; 
Re£rved


71 
DCD
 0 ; 
Re£rved


72 
DCD
 0 ; 
Re£rved


73 
DCD
 0 ; 
Re£rved


74 
DCD
 
SVC_HªdËr
 ; 
SVC®l
 
HªdËr


75 
DCD
 
DebugMÚ_HªdËr
 ; 
Debug
 
MÚ™Ü
 
HªdËr


76 
DCD
 0 ; 
Re£rved


77 
DCD
 
P’dSV_HªdËr
 ; 
P’dSV
 
HªdËr


78 
DCD
 
SysTick_HªdËr
 ; 
SysTick
 
HªdËr


80 ; 
Ex‹º®
 
IÁ”ru±s


81 
DCD
 
WWDG_IRQHªdËr
 ; 
Wšdow
 
W©chdog


82 
DCD
 
PVD_IRQHªdËr
 ; 
PVD
 
through
 
EXTI
 
Lše
 
d‘eù


83 
DCD
 
TAMPER_IRQHªdËr
 ; 
Tam³r


84 
DCD
 
RTC_IRQHªdËr
 ; 
RTC


85 
DCD
 
FLASH_IRQHªdËr
 ; 
FÏsh


86 
DCD
 
RCC_IRQHªdËr
 ; 
RCC


87 
DCD
 
EXTI0_IRQHªdËr
 ; 
EXTI
 
Lše
 0

88 
DCD
 
EXTI1_IRQHªdËr
 ; 
EXTI
 
Lše
 1

89 
DCD
 
EXTI2_IRQHªdËr
 ; 
EXTI
 
Lše
 2

90 
DCD
 
EXTI3_IRQHªdËr
 ; 
EXTI
 
Lše
 3

91 
DCD
 
EXTI4_IRQHªdËr
 ; 
EXTI
 
Lše
 4

92 
DCD
 
DMA1_ChªÃl1_IRQHªdËr
 ; 
DMA1
 
ChªÃl
 1

93 
DCD
 
DMA1_ChªÃl2_IRQHªdËr
 ; 
DMA1
 
ChªÃl
 2

94 
DCD
 
DMA1_ChªÃl3_IRQHªdËr
 ; 
DMA1
 
ChªÃl
 3

95 
DCD
 
DMA1_ChªÃl4_IRQHªdËr
 ; 
DMA1
 
ChªÃl
 4

96 
DCD
 
DMA1_ChªÃl5_IRQHªdËr
 ; 
DMA1
 
ChªÃl
 5

97 
DCD
 
DMA1_ChªÃl6_IRQHªdËr
 ; 
DMA1
 
ChªÃl
 6

98 
DCD
 
DMA1_ChªÃl7_IRQHªdËr
 ; 
DMA1
 
ChªÃl
 7

99 
DCD
 
ADC1_IRQHªdËr
 ; 
ADC1


100 
DCD
 0 ; 
Re£rved


101 
DCD
 0 ; 
Re£rved


102 
DCD
 0 ; 
Re£rved


103 
DCD
 0 ; 
Re£rved


104 
DCD
 
EXTI9_5_IRQHªdËr
 ; 
EXTI
 
Lše
 9..5

105 
DCD
 
TIM1_BRK_TIM15_IRQHªdËr
 ; 
TIM1
 
B»ak
 
ªd
 
TIM15


106 
DCD
 
TIM1_UP_TIM16_IRQHªdËr
 ; 
TIM1
 
Upd©e
 
ªd
 
TIM16


107 
DCD
 
TIM1_TRG_COM_TIM17_IRQHªdËr
 ; 
TIM1
 
Trigg”
 
ªd
 
CommutiÚ
‡nd 
TIM17


108 
DCD
 
TIM1_CC_IRQHªdËr
 ; 
TIM1
 
C­tu»
 
Com·»


109 
DCD
 
TIM2_IRQHªdËr
 ; 
TIM2


110 
DCD
 
TIM3_IRQHªdËr
 ; 
TIM3


111 
DCD
 
TIM4_IRQHªdËr
 ; 
TIM4


112 
DCD
 
I2C1_EV_IRQHªdËr
 ; 
I2C1
 
Ev’t


113 
DCD
 
I2C1_ER_IRQHªdËr
 ; 
I2C1
 
E¼Ü


114 
DCD
 
I2C2_EV_IRQHªdËr
 ; 
I2C2
 
Ev’t


115 
DCD
 
I2C2_ER_IRQHªdËr
 ; 
I2C2
 
E¼Ü


116 
DCD
 
SPI1_IRQHªdËr
 ; 
SPI1


117 
DCD
 
SPI2_IRQHªdËr
 ; 
SPI2


118 
DCD
 
USART1_IRQHªdËr
 ; 
USART1


119 
DCD
 
USART2_IRQHªdËr
 ; 
USART2


120 
DCD
 
USART3_IRQHªdËr
 ; 
USART3


121 
DCD
 
EXTI15_10_IRQHªdËr
 ; 
EXTI
 
Lše
 15..10

122 
DCD
 
RTCAÏrm_IRQHªdËr
 ; 
RTC
 
AÏrm
 
through
 
EXTI
 
Lše


123 
DCD
 
CEC_IRQHªdËr
 ; 
HDMI
-
CEC


124 
DCD
 
TIM12_IRQHªdËr
 ; 
TIM12


125 
DCD
 
TIM13_IRQHªdËr
 ; 
TIM13


126 
DCD
 
TIM14_IRQHªdËr
 ; 
TIM14


127 
DCD
 0 ; 
Re£rved


128 
DCD
 0 ; 
Re£rved


129 
DCD
 0 ; 
Re£rved


130 
DCD
 0 ; 
Re£rved


131 
DCD
 
TIM5_IRQHªdËr
 ; 
TIM5


132 
DCD
 
SPI3_IRQHªdËr
 ; 
SPI3


133 
DCD
 
UART4_IRQHªdËr
 ; 
UART4


134 
DCD
 
UART5_IRQHªdËr
 ; 
UART5


135 
DCD
 
TIM6_DAC_IRQHªdËr
 ; 
TIM6
 
ªd
 
DAC
 
und”run


136 
DCD
 
TIM7_IRQHªdËr
 ; 
TIM7


137 
DCD
 
DMA2_ChªÃl1_IRQHªdËr
 ; 
DMA2
 
ChªÃl1


138 
DCD
 
DMA2_ChªÃl2_IRQHªdËr
 ; 
DMA2
 
ChªÃl2


139 
DCD
 
DMA2_ChªÃl3_IRQHªdËr
 ; 
DMA2
 
ChªÃl3


140 
DCD
 
DMA2_ChªÃl4_5_IRQHªdËr
 ; 
DMA2
 
ChªÃl4
 & 
ChªÃl5


141 
DCD
 
DMA2_ChªÃl5_IRQHªdËr
 ; 
DMA2
 
ChªÃl5


142 
__VeùÜs_End


144 
__VeùÜs_Size
 
EQU
 
__VeùÜs_End
 - 
__VeùÜs


146 
AREA
 |.
‹xt
|, 
CODE
, 
READONLY


148 ; 
Re£t
 
hªdËr


149 
Re£t_HªdËr
 
PROC


150 
EXPORT
 
Re£t_HªdËr
 [
WEAK
]

151 
IMPORT
 
__maš


152 
IMPORT
 
Sy¡emIn™


153 
LDR
 
R0
, =
Sy¡emIn™


154 
BLX
 
R0


155 
LDR
 
R0
, =
__maš


156 
BX
 
R0


157 
ENDP


159 ; 
Dummy
 
Exû±iÚ
 
	$HªdËrs
 (
šfš™e
 
loÝs
 
which
 
ÿn
 
be
 
modif›d
)

161 
NMI_HªdËr
 
PROC


162 
EXPORT
 
NMI_HªdËr
 [
WEAK
]

163 
B
 .

164 
ENDP


165 
H¬dFauÉ_HªdËr
\

166 
PROC


167 
EXPORT
 
H¬dFauÉ_HªdËr
 [
WEAK
]

168 
B
 .

169 
ENDP


170 
MemMªage_HªdËr
\

171 
PROC


172 
EXPORT
 
MemMªage_HªdËr
 [
WEAK
]

173 
B
 .

174 
ENDP


175 
BusFauÉ_HªdËr
\

176 
PROC


177 
EXPORT
 
BusFauÉ_HªdËr
 [
WEAK
]

178 
B
 .

179 
ENDP


180 
U§geFauÉ_HªdËr
\

181 
PROC


182 
EXPORT
 
U§geFauÉ_HªdËr
 [
WEAK
]

183 
B
 .

184 
ENDP


185 
SVC_HªdËr
 
PROC


186 
EXPORT
 
SVC_HªdËr
 [
WEAK
]

187 
B
 .

188 
ENDP


189 
DebugMÚ_HªdËr
\

190 
PROC


191 
EXPORT
 
DebugMÚ_HªdËr
 [
WEAK
]

192 
B
 .

193 
ENDP


194 
P’dSV_HªdËr
 
PROC


195 
EXPORT
 
P’dSV_HªdËr
 [
WEAK
]

196 
B
 .

197 
ENDP


198 
SysTick_HªdËr
 
PROC


199 
EXPORT
 
SysTick_HªdËr
 [
WEAK
]

200 
B
 .

201 
ENDP


203 
DeçuÉ_HªdËr
 
PROC


205 
EXPORT
 
WWDG_IRQHªdËr
 [
WEAK
]

206 
EXPORT
 
PVD_IRQHªdËr
 [
WEAK
]

207 
EXPORT
 
TAMPER_IRQHªdËr
 [
WEAK
]

208 
EXPORT
 
RTC_IRQHªdËr
 [
WEAK
]

209 
EXPORT
 
FLASH_IRQHªdËr
 [
WEAK
]

210 
EXPORT
 
RCC_IRQHªdËr
 [
WEAK
]

211 
EXPORT
 
EXTI0_IRQHªdËr
 [
WEAK
]

212 
EXPORT
 
EXTI1_IRQHªdËr
 [
WEAK
]

213 
EXPORT
 
EXTI2_IRQHªdËr
 [
WEAK
]

214 
EXPORT
 
EXTI3_IRQHªdËr
 [
WEAK
]

215 
EXPORT
 
EXTI4_IRQHªdËr
 [
WEAK
]

216 
EXPORT
 
DMA1_ChªÃl1_IRQHªdËr
 [
WEAK
]

217 
EXPORT
 
DMA1_ChªÃl2_IRQHªdËr
 [
WEAK
]

218 
EXPORT
 
DMA1_ChªÃl3_IRQHªdËr
 [
WEAK
]

219 
EXPORT
 
DMA1_ChªÃl4_IRQHªdËr
 [
WEAK
]

220 
EXPORT
 
DMA1_ChªÃl5_IRQHªdËr
 [
WEAK
]

221 
EXPORT
 
DMA1_ChªÃl6_IRQHªdËr
 [
WEAK
]

222 
EXPORT
 
DMA1_ChªÃl7_IRQHªdËr
 [
WEAK
]

223 
EXPORT
 
ADC1_IRQHªdËr
 [
WEAK
]

224 
EXPORT
 
EXTI9_5_IRQHªdËr
 [
WEAK
]

225 
EXPORT
 
TIM1_BRK_TIM15_IRQHªdËr
 [
WEAK
]

226 
EXPORT
 
TIM1_UP_TIM16_IRQHªdËr
 [
WEAK
]

227 
EXPORT
 
TIM1_TRG_COM_TIM17_IRQHªdËr
 [
WEAK
]

228 
EXPORT
 
TIM1_CC_IRQHªdËr
 [
WEAK
]

229 
EXPORT
 
TIM2_IRQHªdËr
 [
WEAK
]

230 
EXPORT
 
TIM3_IRQHªdËr
 [
WEAK
]

231 
EXPORT
 
TIM4_IRQHªdËr
 [
WEAK
]

232 
EXPORT
 
I2C1_EV_IRQHªdËr
 [
WEAK
]

233 
EXPORT
 
I2C1_ER_IRQHªdËr
 [
WEAK
]

234 
EXPORT
 
I2C2_EV_IRQHªdËr
 [
WEAK
]

235 
EXPORT
 
I2C2_ER_IRQHªdËr
 [
WEAK
]

236 
EXPORT
 
SPI1_IRQHªdËr
 [
WEAK
]

237 
EXPORT
 
SPI2_IRQHªdËr
 [
WEAK
]

238 
EXPORT
 
USART1_IRQHªdËr
 [
WEAK
]

239 
EXPORT
 
USART2_IRQHªdËr
 [
WEAK
]

240 
EXPORT
 
USART3_IRQHªdËr
 [
WEAK
]

241 
EXPORT
 
EXTI15_10_IRQHªdËr
 [
WEAK
]

242 
EXPORT
 
RTCAÏrm_IRQHªdËr
 [
WEAK
]

243 
EXPORT
 
CEC_IRQHªdËr
 [
WEAK
]

244 
EXPORT
 
TIM12_IRQHªdËr
 [
WEAK
]

245 
EXPORT
 
TIM13_IRQHªdËr
 [
WEAK
]

246 
EXPORT
 
TIM14_IRQHªdËr
 [
WEAK
]

247 
EXPORT
 
TIM5_IRQHªdËr
 [
WEAK
]

248 
EXPORT
 
SPI3_IRQHªdËr
 [
WEAK
]

249 
EXPORT
 
UART4_IRQHªdËr
 [
WEAK
]

250 
EXPORT
 
UART5_IRQHªdËr
 [
WEAK
]

251 
EXPORT
 
TIM6_DAC_IRQHªdËr
 [
WEAK
]

252 
EXPORT
 
TIM7_IRQHªdËr
 [
WEAK
]

253 
EXPORT
 
DMA2_ChªÃl1_IRQHªdËr
 [
WEAK
]

254 
EXPORT
 
DMA2_ChªÃl2_IRQHªdËr
 [
WEAK
]

255 
EXPORT
 
DMA2_ChªÃl3_IRQHªdËr
 [
WEAK
]

256 
EXPORT
 
DMA2_ChªÃl4_5_IRQHªdËr
 [
WEAK
]

257 
EXPORT
 
DMA2_ChªÃl5_IRQHªdËr
 [
WEAK
]

259 
WWDG_IRQHªdËr


260 
PVD_IRQHªdËr


261 
TAMPER_IRQHªdËr


262 
RTC_IRQHªdËr


263 
FLASH_IRQHªdËr


264 
RCC_IRQHªdËr


265 
EXTI0_IRQHªdËr


266 
EXTI1_IRQHªdËr


267 
EXTI2_IRQHªdËr


268 
EXTI3_IRQHªdËr


269 
EXTI4_IRQHªdËr


270 
DMA1_ChªÃl1_IRQHªdËr


271 
DMA1_ChªÃl2_IRQHªdËr


272 
DMA1_ChªÃl3_IRQHªdËr


273 
DMA1_ChªÃl4_IRQHªdËr


274 
DMA1_ChªÃl5_IRQHªdËr


275 
DMA1_ChªÃl6_IRQHªdËr


276 
DMA1_ChªÃl7_IRQHªdËr


277 
ADC1_IRQHªdËr


278 
EXTI9_5_IRQHªdËr


279 
TIM1_BRK_TIM15_IRQHªdËr


280 
TIM1_UP_TIM16_IRQHªdËr


281 
TIM1_TRG_COM_TIM17_IRQHªdËr


282 
TIM1_CC_IRQHªdËr


283 
TIM2_IRQHªdËr


284 
TIM3_IRQHªdËr


285 
TIM4_IRQHªdËr


286 
I2C1_EV_IRQHªdËr


287 
I2C1_ER_IRQHªdËr


288 
I2C2_EV_IRQHªdËr


289 
I2C2_ER_IRQHªdËr


290 
SPI1_IRQHªdËr


291 
SPI2_IRQHªdËr


292 
USART1_IRQHªdËr


293 
USART2_IRQHªdËr


294 
USART3_IRQHªdËr


295 
EXTI15_10_IRQHªdËr


296 
RTCAÏrm_IRQHªdËr


297 
CEC_IRQHªdËr


298 
TIM12_IRQHªdËr


299 
TIM13_IRQHªdËr


300 
TIM14_IRQHªdËr


301 
TIM5_IRQHªdËr


302 
SPI3_IRQHªdËr


303 
UART4_IRQHªdËr


304 
UART5_IRQHªdËr


305 
TIM6_DAC_IRQHªdËr


306 
TIM7_IRQHªdËr


307 
DMA2_ChªÃl1_IRQHªdËr


308 
DMA2_ChªÃl2_IRQHªdËr


309 
DMA2_ChªÃl3_IRQHªdËr


310 
DMA2_ChªÃl4_5_IRQHªdËr


311 
DMA2_ChªÃl5_IRQHªdËr


312 
B
 .

314 
ENDP


316 
ALIGN


319 ; 
U£r
 
Sck
 
ªd
 
H—p
 
š™Ÿliz©iÚ


321 
IF
 :
DEF
:
__MICROLIB


323 
EXPORT
 
__š™Ÿl_¥


324 
EXPORT
 
__h—p_ba£


325 
EXPORT
 
__h—p_lim™


327 
ELSE


329 
IMPORT
 
__u£_two_»giÚ_memÜy


330 
EXPORT
 
__u£r_š™Ÿl_¡ackh—p


332 
__u£r_š™Ÿl_¡ackh—p


334 
LDR
 
R0
, = 
H—p_Mem


335 
LDR
 
R1
, =(
Sck_Mem
 + 
Sck_Size
)

336 
LDR
 
R2
, = (
H—p_Mem
 + 
H—p_Size
)

337 
LDR
 
R3
, = 
Sck_Mem


338 
BX
 
LR


340 
ALIGN


342 
ENDIF


344 
END


346 ;******************* (
C
è
COPYRIGHT
 2011 
STMiüÛËùrÚics
 *****
END
 
OF
 
FILE
*****

	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Start/startup_stm32f10x_ld.s

1 ;******************** (
	gC
è
	gCOPYRIGHT
 2011 
	gSTMiüÛËùrÚics
 ********************

2 ;* 
Fže
 
	gName
 : 
¡¬tup_¡m32f10x_ld
.
s


3 ;* 
	gAuthÜ
 : 
MCD
 
AµliÿtiÚ
 
T—m


4 ;* 
	gV”siÚ
 : 
V3
.5.0

5 ;* 
	gD©e
 : 11-
M¬ch
-2011

6 ;* 
	gDesütiÚ
 : 
STM32F10x
 
Low
 
D’s™y
 
Deviûs
 
veùÜ
 
bË
 
MDK
-
ARM


7 ;* 
	gtoÞchaš
.

8 ;* 
This
 
moduË
 
	g³rfÜms
:

9 ;* - 
S‘
 
the
 
š™Ÿl
 
	gSP


10 ;* - 
S‘
 
the
 
š™Ÿl
 
	gPC
 =ð
Re£t_HªdËr


11 ;* - 
S‘
 
the
 
veùÜ
 
bË
 
’Œ›s
 
w™h
h
exû±iÚs
 
ISR
 
	gadd»ss


12 ;* - 
CÚfigu»
 
the
 
þock
 
	gsy¡em


13 ;* - 
B¿nches
 
to
 
__maš
 
š
 
the
 
C
 
lib¿ry
 (
which
 
ev’tu®ly


14 ;* 
ÿÎs
 
maš
()).

15 ;* 
Aá”
 
Re£t
 
the
 
CÜ‹xM3
 
´oûssÜ
 
is
 
š
 
Th»ad
 
	gmode
,

16 ;* 
´iÜ™y
 
is
 
	gPrivžeged
, 
ªd
 
the
 
Sck
 i 
£t
 
to
 
	gMaš
.

17 ;* <<< 
U£
 
CÚfigu¿tiÚ
 
Wiz¬d
 
š
 
CÚ‹xt
 
	gM’u
 >>>

19 ; 
THE
 
PRESENT
 
FIRMWARE
 
WHICH
 
IS
 
FOR
 
GUIDANCE
 
ONLY
 
AIMS
 
AT
 
PROVIDING
 
	gCUSTOMERS


20 ; 
WITH
 
CODING
 
INFORMATION
 
REGARDING
 
THEIR
 
PRODUCTS
 
IN
 
ORDER
 
FOR
 
THEM
 
TO
 
SAVE
 
	gTIME
.

21 ; 
AS
 
A
 
	gRESULT
, 
STMICROELECTRONICS
 
SHALL
 
NOT
 
BE
 
HELD
 
LIABLE
 
FOR
 
ANY
 
	gDIRECT
,

22 ; 
INDIRECT
 
OR
 
CONSEQUENTIAL
 
DAMAGES
 
WITH
 
RESPECT
 
TO
 
ANY
 
CLAIMS
 
ARISING
 
FROM
 
	gTHE


23 ; 
CONTENT
 
OF
 
SUCH
 
FIRMWARE
 
	gAND
/
OR
 
THE
 
USE
 
MADE
 
BY
 
CUSTOMERS
 OF THE 
	gCODING


24 ; 
INFORMATION
 
CONTAINED
 
HEREIN
 
IN
 
CONNECTION
 
WITH
 
THEIR
 
	gPRODUCTS
.

27 ; 
AmouÁ
 
of
 
	$memÜy
 (
š
 
by‹s
è
®loÿ‹d
 
Sck


28 ; 
TažÜ
 
this
 
v®ue
 
to
 
your
 
­¶iÿtiÚ
 
Ãeds


29 ; <
h
> 
Sck
 
CÚfigu¿tiÚ


30 ; <
o
> 
Sck
 
	`Size
 (
š
 
By‹s
) <0x0-0xFFFFFFFF:8>

31 ; </
h
>

33 
Sck_Size
 
EQU
 0x00000400

35 
AREA
 
STACK
, 
NOINIT
, 
READWRITE
, 
ALIGN
=3

36 
Sck_Mem
 
SPACE
 
Sck_Size


37 
__š™Ÿl_¥


40 ; <
h
> 
H—p
 
CÚfigu¿tiÚ


41 ; <
o
> 
H—p
 
	`Size
 (
š
 
By‹s
) <0x0-0xFFFFFFFF:8>

42 ; </
h
>

44 
H—p_Size
 
EQU
 0x00000200

46 
AREA
 
HEAP
, 
NOINIT
, 
READWRITE
, 
ALIGN
=3

47 
__h—p_ba£


48 
H—p_Mem
 
SPACE
 
H—p_Size


49 
__h—p_lim™


51 
PRESERVE8


52 
THUMB


55 ; 
VeùÜ
 
TabË
 
M­³d
 
to
 
Add»ss
 0 
©
 
Re£t


56 
AREA
 
RESET
, 
DATA
, 
READONLY


57 
EXPORT
 
__VeùÜs


58 
EXPORT
 
__VeùÜs_End


59 
EXPORT
 
__VeùÜs_Size


61 
__VeùÜs
 
DCD
 
__š™Ÿl_¥
 ; 
TÝ
 
of
 
Sck


62 
DCD
 
Re£t_HªdËr
 ; 
Re£t
 
HªdËr


63 
DCD
 
NMI_HªdËr
 ; 
NMI
 
HªdËr


64 
DCD
 
H¬dFauÉ_HªdËr
 ; 
H¬d
 
FauÉ
 
HªdËr


65 
DCD
 
MemMªage_HªdËr
 ; 
MPU
 
FauÉ
 
HªdËr


66 
DCD
 
BusFauÉ_HªdËr
 ; 
Bus
 
FauÉ
 
HªdËr


67 
DCD
 
U§geFauÉ_HªdËr
 ; 
U§ge
 
FauÉ
 
HªdËr


68 
DCD
 0 ; 
Re£rved


69 
DCD
 0 ; 
Re£rved


70 
DCD
 0 ; 
Re£rved


71 
DCD
 0 ; 
Re£rved


72 
DCD
 
SVC_HªdËr
 ; 
SVC®l
 
HªdËr


73 
DCD
 
DebugMÚ_HªdËr
 ; 
Debug
 
MÚ™Ü
 
HªdËr


74 
DCD
 0 ; 
Re£rved


75 
DCD
 
P’dSV_HªdËr
 ; 
P’dSV
 
HªdËr


76 
DCD
 
SysTick_HªdËr
 ; 
SysTick
 
HªdËr


78 ; 
Ex‹º®
 
IÁ”ru±s


79 
DCD
 
WWDG_IRQHªdËr
 ; 
Wšdow
 
W©chdog


80 
DCD
 
PVD_IRQHªdËr
 ; 
PVD
 
through
 
EXTI
 
Lše
 
d‘eù


81 
DCD
 
TAMPER_IRQHªdËr
 ; 
Tam³r


82 
DCD
 
RTC_IRQHªdËr
 ; 
RTC


83 
DCD
 
FLASH_IRQHªdËr
 ; 
FÏsh


84 
DCD
 
RCC_IRQHªdËr
 ; 
RCC


85 
DCD
 
EXTI0_IRQHªdËr
 ; 
EXTI
 
Lše
 0

86 
DCD
 
EXTI1_IRQHªdËr
 ; 
EXTI
 
Lše
 1

87 
DCD
 
EXTI2_IRQHªdËr
 ; 
EXTI
 
Lše
 2

88 
DCD
 
EXTI3_IRQHªdËr
 ; 
EXTI
 
Lše
 3

89 
DCD
 
EXTI4_IRQHªdËr
 ; 
EXTI
 
Lše
 4

90 
DCD
 
DMA1_ChªÃl1_IRQHªdËr
 ; 
DMA1
 
ChªÃl
 1

91 
DCD
 
DMA1_ChªÃl2_IRQHªdËr
 ; 
DMA1
 
ChªÃl
 2

92 
DCD
 
DMA1_ChªÃl3_IRQHªdËr
 ; 
DMA1
 
ChªÃl
 3

93 
DCD
 
DMA1_ChªÃl4_IRQHªdËr
 ; 
DMA1
 
ChªÃl
 4

94 
DCD
 
DMA1_ChªÃl5_IRQHªdËr
 ; 
DMA1
 
ChªÃl
 5

95 
DCD
 
DMA1_ChªÃl6_IRQHªdËr
 ; 
DMA1
 
ChªÃl
 6

96 
DCD
 
DMA1_ChªÃl7_IRQHªdËr
 ; 
DMA1
 
ChªÃl
 7

97 
DCD
 
ADC1_2_IRQHªdËr
 ; 
ADC1_2


98 
DCD
 
USB_HP_CAN1_TX_IRQHªdËr
 ; 
USB
 
High
 
PriÜ™y
 
Ü
 
CAN1
 
TX


99 
DCD
 
USB_LP_CAN1_RX0_IRQHªdËr
 ; 
USB
 
Low
 
PriÜ™y
 
Ü
 
CAN1
 
RX0


100 
DCD
 
CAN1_RX1_IRQHªdËr
 ; 
CAN1
 
RX1


101 
DCD
 
CAN1_SCE_IRQHªdËr
 ; 
CAN1
 
SCE


102 
DCD
 
EXTI9_5_IRQHªdËr
 ; 
EXTI
 
Lše
 9..5

103 
DCD
 
TIM1_BRK_IRQHªdËr
 ; 
TIM1
 
B»ak


104 
DCD
 
TIM1_UP_IRQHªdËr
 ; 
TIM1
 
Upd©e


105 
DCD
 
TIM1_TRG_COM_IRQHªdËr
 ; 
TIM1
 
Trigg”
 
ªd
 
CommutiÚ


106 
DCD
 
TIM1_CC_IRQHªdËr
 ; 
TIM1
 
C­tu»
 
Com·»


107 
DCD
 
TIM2_IRQHªdËr
 ; 
TIM2


108 
DCD
 
TIM3_IRQHªdËr
 ; 
TIM3


109 
DCD
 0 ; 
Re£rved


110 
DCD
 
I2C1_EV_IRQHªdËr
 ; 
I2C1
 
Ev’t


111 
DCD
 
I2C1_ER_IRQHªdËr
 ; 
I2C1
 
E¼Ü


112 
DCD
 0 ; 
Re£rved


113 
DCD
 0 ; 
Re£rved


114 
DCD
 
SPI1_IRQHªdËr
 ; 
SPI1


115 
DCD
 0 ; 
Re£rved


116 
DCD
 
USART1_IRQHªdËr
 ; 
USART1


117 
DCD
 
USART2_IRQHªdËr
 ; 
USART2


118 
DCD
 0 ; 
Re£rved


119 
DCD
 
EXTI15_10_IRQHªdËr
 ; 
EXTI
 
Lše
 15..10

120 
DCD
 
RTCAÏrm_IRQHªdËr
 ; 
RTC
 
AÏrm
 
through
 
EXTI
 
Lše


121 
DCD
 
USBWakeUp_IRQHªdËr
 ; 
USB
 
Wakeup
 
äom
 
su¥’d


122 
__VeùÜs_End


124 
__VeùÜs_Size
 
EQU
 
__VeùÜs_End
 - 
__VeùÜs


126 
AREA
 |.
‹xt
|, 
CODE
, 
READONLY


128 ; 
Re£t
 
hªdËr
 
routše


129 
Re£t_HªdËr
 
PROC


130 
EXPORT
 
Re£t_HªdËr
 [
WEAK
]

131 
IMPORT
 
__maš


132 
IMPORT
 
Sy¡emIn™


133 
LDR
 
R0
, =
Sy¡emIn™


134 
BLX
 
R0


135 
LDR
 
R0
, =
__maš


136 
BX
 
R0


137 
ENDP


139 ; 
Dummy
 
Exû±iÚ
 
	$HªdËrs
 (
šfš™e
 
loÝs
 
which
 
ÿn
 
be
 
modif›d
)

141 
NMI_HªdËr
 
PROC


142 
EXPORT
 
NMI_HªdËr
 [
WEAK
]

143 
B
 .

144 
ENDP


145 
H¬dFauÉ_HªdËr
\

146 
PROC


147 
EXPORT
 
H¬dFauÉ_HªdËr
 [
WEAK
]

148 
B
 .

149 
ENDP


150 
MemMªage_HªdËr
\

151 
PROC


152 
EXPORT
 
MemMªage_HªdËr
 [
WEAK
]

153 
B
 .

154 
ENDP


155 
BusFauÉ_HªdËr
\

156 
PROC


157 
EXPORT
 
BusFauÉ_HªdËr
 [
WEAK
]

158 
B
 .

159 
ENDP


160 
U§geFauÉ_HªdËr
\

161 
PROC


162 
EXPORT
 
U§geFauÉ_HªdËr
 [
WEAK
]

163 
B
 .

164 
ENDP


165 
SVC_HªdËr
 
PROC


166 
EXPORT
 
SVC_HªdËr
 [
WEAK
]

167 
B
 .

168 
ENDP


169 
DebugMÚ_HªdËr
\

170 
PROC


171 
EXPORT
 
DebugMÚ_HªdËr
 [
WEAK
]

172 
B
 .

173 
ENDP


174 
P’dSV_HªdËr
 
PROC


175 
EXPORT
 
P’dSV_HªdËr
 [
WEAK
]

176 
B
 .

177 
ENDP


178 
SysTick_HªdËr
 
PROC


179 
EXPORT
 
SysTick_HªdËr
 [
WEAK
]

180 
B
 .

181 
ENDP


183 
DeçuÉ_HªdËr
 
PROC


185 
EXPORT
 
WWDG_IRQHªdËr
 [
WEAK
]

186 
EXPORT
 
PVD_IRQHªdËr
 [
WEAK
]

187 
EXPORT
 
TAMPER_IRQHªdËr
 [
WEAK
]

188 
EXPORT
 
RTC_IRQHªdËr
 [
WEAK
]

189 
EXPORT
 
FLASH_IRQHªdËr
 [
WEAK
]

190 
EXPORT
 
RCC_IRQHªdËr
 [
WEAK
]

191 
EXPORT
 
EXTI0_IRQHªdËr
 [
WEAK
]

192 
EXPORT
 
EXTI1_IRQHªdËr
 [
WEAK
]

193 
EXPORT
 
EXTI2_IRQHªdËr
 [
WEAK
]

194 
EXPORT
 
EXTI3_IRQHªdËr
 [
WEAK
]

195 
EXPORT
 
EXTI4_IRQHªdËr
 [
WEAK
]

196 
EXPORT
 
DMA1_ChªÃl1_IRQHªdËr
 [
WEAK
]

197 
EXPORT
 
DMA1_ChªÃl2_IRQHªdËr
 [
WEAK
]

198 
EXPORT
 
DMA1_ChªÃl3_IRQHªdËr
 [
WEAK
]

199 
EXPORT
 
DMA1_ChªÃl4_IRQHªdËr
 [
WEAK
]

200 
EXPORT
 
DMA1_ChªÃl5_IRQHªdËr
 [
WEAK
]

201 
EXPORT
 
DMA1_ChªÃl6_IRQHªdËr
 [
WEAK
]

202 
EXPORT
 
DMA1_ChªÃl7_IRQHªdËr
 [
WEAK
]

203 
EXPORT
 
ADC1_2_IRQHªdËr
 [
WEAK
]

204 
EXPORT
 
USB_HP_CAN1_TX_IRQHªdËr
 [
WEAK
]

205 
EXPORT
 
USB_LP_CAN1_RX0_IRQHªdËr
 [
WEAK
]

206 
EXPORT
 
CAN1_RX1_IRQHªdËr
 [
WEAK
]

207 
EXPORT
 
CAN1_SCE_IRQHªdËr
 [
WEAK
]

208 
EXPORT
 
EXTI9_5_IRQHªdËr
 [
WEAK
]

209 
EXPORT
 
TIM1_BRK_IRQHªdËr
 [
WEAK
]

210 
EXPORT
 
TIM1_UP_IRQHªdËr
 [
WEAK
]

211 
EXPORT
 
TIM1_TRG_COM_IRQHªdËr
 [
WEAK
]

212 
EXPORT
 
TIM1_CC_IRQHªdËr
 [
WEAK
]

213 
EXPORT
 
TIM2_IRQHªdËr
 [
WEAK
]

214 
EXPORT
 
TIM3_IRQHªdËr
 [
WEAK
]

215 
EXPORT
 
I2C1_EV_IRQHªdËr
 [
WEAK
]

216 
EXPORT
 
I2C1_ER_IRQHªdËr
 [
WEAK
]

217 
EXPORT
 
SPI1_IRQHªdËr
 [
WEAK
]

218 
EXPORT
 
USART1_IRQHªdËr
 [
WEAK
]

219 
EXPORT
 
USART2_IRQHªdËr
 [
WEAK
]

220 
EXPORT
 
EXTI15_10_IRQHªdËr
 [
WEAK
]

221 
EXPORT
 
RTCAÏrm_IRQHªdËr
 [
WEAK
]

222 
EXPORT
 
USBWakeUp_IRQHªdËr
 [
WEAK
]

224 
WWDG_IRQHªdËr


225 
PVD_IRQHªdËr


226 
TAMPER_IRQHªdËr


227 
RTC_IRQHªdËr


228 
FLASH_IRQHªdËr


229 
RCC_IRQHªdËr


230 
EXTI0_IRQHªdËr


231 
EXTI1_IRQHªdËr


232 
EXTI2_IRQHªdËr


233 
EXTI3_IRQHªdËr


234 
EXTI4_IRQHªdËr


235 
DMA1_ChªÃl1_IRQHªdËr


236 
DMA1_ChªÃl2_IRQHªdËr


237 
DMA1_ChªÃl3_IRQHªdËr


238 
DMA1_ChªÃl4_IRQHªdËr


239 
DMA1_ChªÃl5_IRQHªdËr


240 
DMA1_ChªÃl6_IRQHªdËr


241 
DMA1_ChªÃl7_IRQHªdËr


242 
ADC1_2_IRQHªdËr


243 
USB_HP_CAN1_TX_IRQHªdËr


244 
USB_LP_CAN1_RX0_IRQHªdËr


245 
CAN1_RX1_IRQHªdËr


246 
CAN1_SCE_IRQHªdËr


247 
EXTI9_5_IRQHªdËr


248 
TIM1_BRK_IRQHªdËr


249 
TIM1_UP_IRQHªdËr


250 
TIM1_TRG_COM_IRQHªdËr


251 
TIM1_CC_IRQHªdËr


252 
TIM2_IRQHªdËr


253 
TIM3_IRQHªdËr


254 
I2C1_EV_IRQHªdËr


255 
I2C1_ER_IRQHªdËr


256 
SPI1_IRQHªdËr


257 
USART1_IRQHªdËr


258 
USART2_IRQHªdËr


259 
EXTI15_10_IRQHªdËr


260 
RTCAÏrm_IRQHªdËr


261 
USBWakeUp_IRQHªdËr


263 
B
 .

265 
ENDP


267 
ALIGN


270 ; 
U£r
 
Sck
 
ªd
 
H—p
 
š™Ÿliz©iÚ


272 
IF
 :
DEF
:
__MICROLIB


274 
EXPORT
 
__š™Ÿl_¥


275 
EXPORT
 
__h—p_ba£


276 
EXPORT
 
__h—p_lim™


278 
ELSE


280 
IMPORT
 
__u£_two_»giÚ_memÜy


281 
EXPORT
 
__u£r_š™Ÿl_¡ackh—p


283 
__u£r_š™Ÿl_¡ackh—p


285 
LDR
 
R0
, = 
H—p_Mem


286 
LDR
 
R1
, =(
Sck_Mem
 + 
Sck_Size
)

287 
LDR
 
R2
, = (
H—p_Mem
 + 
H—p_Size
)

288 
LDR
 
R3
, = 
Sck_Mem


289 
BX
 
LR


291 
ALIGN


293 
ENDIF


295 
END


297 ;******************* (
C
è
COPYRIGHT
 2011 
STMiüÛËùrÚics
 *****
END
 
OF
 
FILE
*****

	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Start/startup_stm32f10x_ld_vl.s

1 ;******************** (
	gC
è
	gCOPYRIGHT
 2011 
	gSTMiüÛËùrÚics
 ********************

2 ;* 
Fže
 
	gName
 : 
¡¬tup_¡m32f10x_ld_vl
.
s


3 ;* 
	gAuthÜ
 : 
MCD
 
AµliÿtiÚ
 
T—m


4 ;* 
	gV”siÚ
 : 
V3
.5.0

5 ;* 
	gD©e
 : 11-
M¬ch
-2011

6 ;* 
	gDesütiÚ
 : 
STM32F10x
 
Low
 
D’s™y
 
V®ue
 
Lše
 
Deviûs
 
veùÜ
 
bË


7 ;* 
	gMDK
-
ARM
 
	gtoÞchaš
.

8 ;* 
This
 
moduË
 
	g³rfÜms
:

9 ;* - 
S‘
 
the
 
š™Ÿl
 
	gSP


10 ;* - 
S‘
 
the
 
š™Ÿl
 
	gPC
 =ð
Re£t_HªdËr


11 ;* - 
S‘
 
the
 
veùÜ
 
bË
 
’Œ›s
 
w™h
h
exû±iÚs
 
ISR
 
	gadd»ss


12 ;* - 
CÚfigu»
 
the
 
þock
 
	gsy¡em


13 ;* - 
B¿nches
 
to
 
__maš
 
š
 
the
 
C
 
lib¿ry
 (
which
 
ev’tu®ly


14 ;* 
ÿÎs
 
maš
()).

15 ;* 
Aá”
 
Re£t
 
the
 
CÜ‹xM3
 
´oûssÜ
 
is
 
š
 
Th»ad
 
	gmode
,

16 ;* 
´iÜ™y
 
is
 
	gPrivžeged
, 
ªd
 
the
 
Sck
 i 
£t
 
to
 
	gMaš
.

17 ;* <<< 
U£
 
CÚfigu¿tiÚ
 
Wiz¬d
 
š
 
CÚ‹xt
 
	gM’u
 >>>

19 ; 
THE
 
PRESENT
 
FIRMWARE
 
WHICH
 
IS
 
FOR
 
GUIDANCE
 
ONLY
 
AIMS
 
AT
 
PROVIDING
 
	gCUSTOMERS


20 ; 
WITH
 
CODING
 
INFORMATION
 
REGARDING
 
THEIR
 
PRODUCTS
 
IN
 
ORDER
 
FOR
 
THEM
 
TO
 
SAVE
 
	gTIME
.

21 ; 
AS
 
A
 
	gRESULT
, 
STMICROELECTRONICS
 
SHALL
 
NOT
 
BE
 
HELD
 
LIABLE
 
FOR
 
ANY
 
	gDIRECT
,

22 ; 
INDIRECT
 
OR
 
CONSEQUENTIAL
 
DAMAGES
 
WITH
 
RESPECT
 
TO
 
ANY
 
CLAIMS
 
ARISING
 
FROM
 
	gTHE


23 ; 
CONTENT
 
OF
 
SUCH
 
FIRMWARE
 
	gAND
/
OR
 
THE
 
USE
 
MADE
 
BY
 
CUSTOMERS
 OF THE 
	gCODING


24 ; 
INFORMATION
 
CONTAINED
 
HEREIN
 
IN
 
CONNECTION
 
WITH
 
THEIR
 
	gPRODUCTS
.

27 ; 
AmouÁ
 
of
 
	$memÜy
 (
š
 
by‹s
è
®loÿ‹d
 
Sck


28 ; 
TažÜ
 
this
 
v®ue
 
to
 
your
 
­¶iÿtiÚ
 
Ãeds


29 ; <
h
> 
Sck
 
CÚfigu¿tiÚ


30 ; <
o
> 
Sck
 
	`Size
 (
š
 
By‹s
) <0x0-0xFFFFFFFF:8>

31 ; </
h
>

33 
Sck_Size
 
EQU
 0x00000400

35 
AREA
 
STACK
, 
NOINIT
, 
READWRITE
, 
ALIGN
=3

36 
Sck_Mem
 
SPACE
 
Sck_Size


37 
__š™Ÿl_¥


40 ; <
h
> 
H—p
 
CÚfigu¿tiÚ


41 ; <
o
> 
H—p
 
	`Size
 (
š
 
By‹s
) <0x0-0xFFFFFFFF:8>

42 ; </
h
>

44 
H—p_Size
 
EQU
 0x00000200

46 
AREA
 
HEAP
, 
NOINIT
, 
READWRITE
, 
ALIGN
=3

47 
__h—p_ba£


48 
H—p_Mem
 
SPACE
 
H—p_Size


49 
__h—p_lim™


51 
PRESERVE8


52 
THUMB


55 ; 
VeùÜ
 
TabË
 
M­³d
 
to
 
Add»ss
 0 
©
 
Re£t


56 
AREA
 
RESET
, 
DATA
, 
READONLY


57 
EXPORT
 
__VeùÜs


58 
EXPORT
 
__VeùÜs_End


59 
EXPORT
 
__VeùÜs_Size


61 
__VeùÜs
 
DCD
 
__š™Ÿl_¥
 ; 
TÝ
 
of
 
Sck


62 
DCD
 
Re£t_HªdËr
 ; 
Re£t
 
HªdËr


63 
DCD
 
NMI_HªdËr
 ; 
NMI
 
HªdËr


64 
DCD
 
H¬dFauÉ_HªdËr
 ; 
H¬d
 
FauÉ
 
HªdËr


65 
DCD
 
MemMªage_HªdËr
 ; 
MPU
 
FauÉ
 
HªdËr


66 
DCD
 
BusFauÉ_HªdËr
 ; 
Bus
 
FauÉ
 
HªdËr


67 
DCD
 
U§geFauÉ_HªdËr
 ; 
U§ge
 
FauÉ
 
HªdËr


68 
DCD
 0 ; 
Re£rved


69 
DCD
 0 ; 
Re£rved


70 
DCD
 0 ; 
Re£rved


71 
DCD
 0 ; 
Re£rved


72 
DCD
 
SVC_HªdËr
 ; 
SVC®l
 
HªdËr


73 
DCD
 
DebugMÚ_HªdËr
 ; 
Debug
 
MÚ™Ü
 
HªdËr


74 
DCD
 0 ; 
Re£rved


75 
DCD
 
P’dSV_HªdËr
 ; 
P’dSV
 
HªdËr


76 
DCD
 
SysTick_HªdËr
 ; 
SysTick
 
HªdËr


78 ; 
Ex‹º®
 
IÁ”ru±s


79 
DCD
 
WWDG_IRQHªdËr
 ; 
Wšdow
 
W©chdog


80 
DCD
 
PVD_IRQHªdËr
 ; 
PVD
 
through
 
EXTI
 
Lše
 
d‘eù


81 
DCD
 
TAMPER_IRQHªdËr
 ; 
Tam³r


82 
DCD
 
RTC_IRQHªdËr
 ; 
RTC


83 
DCD
 
FLASH_IRQHªdËr
 ; 
FÏsh


84 
DCD
 
RCC_IRQHªdËr
 ; 
RCC


85 
DCD
 
EXTI0_IRQHªdËr
 ; 
EXTI
 
Lše
 0

86 
DCD
 
EXTI1_IRQHªdËr
 ; 
EXTI
 
Lše
 1

87 
DCD
 
EXTI2_IRQHªdËr
 ; 
EXTI
 
Lše
 2

88 
DCD
 
EXTI3_IRQHªdËr
 ; 
EXTI
 
Lše
 3

89 
DCD
 
EXTI4_IRQHªdËr
 ; 
EXTI
 
Lše
 4

90 
DCD
 
DMA1_ChªÃl1_IRQHªdËr
 ; 
DMA1
 
ChªÃl
 1

91 
DCD
 
DMA1_ChªÃl2_IRQHªdËr
 ; 
DMA1
 
ChªÃl
 2

92 
DCD
 
DMA1_ChªÃl3_IRQHªdËr
 ; 
DMA1
 
ChªÃl
 3

93 
DCD
 
DMA1_ChªÃl4_IRQHªdËr
 ; 
DMA1
 
ChªÃl
 4

94 
DCD
 
DMA1_ChªÃl5_IRQHªdËr
 ; 
DMA1
 
ChªÃl
 5

95 
DCD
 
DMA1_ChªÃl6_IRQHªdËr
 ; 
DMA1
 
ChªÃl
 6

96 
DCD
 
DMA1_ChªÃl7_IRQHªdËr
 ; 
DMA1
 
ChªÃl
 7

97 
DCD
 
ADC1_IRQHªdËr
 ; 
ADC1


98 
DCD
 0 ; 
Re£rved


99 
DCD
 0 ; 
Re£rved


100 
DCD
 0 ; 
Re£rved


101 
DCD
 0 ; 
Re£rved


102 
DCD
 
EXTI9_5_IRQHªdËr
 ; 
EXTI
 
Lše
 9..5

103 
DCD
 
TIM1_BRK_TIM15_IRQHªdËr
 ; 
TIM1
 
B»ak
 
ªd
 
TIM15


104 
DCD
 
TIM1_UP_TIM16_IRQHªdËr
 ; 
TIM1
 
Upd©e
 
ªd
 
TIM16


105 
DCD
 
TIM1_TRG_COM_TIM17_IRQHªdËr
 ; 
TIM1
 
Trigg”
 
ªd
 
CommutiÚ
‡nd 
TIM17


106 
DCD
 
TIM1_CC_IRQHªdËr
 ; 
TIM1
 
C­tu»
 
Com·»


107 
DCD
 
TIM2_IRQHªdËr
 ; 
TIM2


108 
DCD
 
TIM3_IRQHªdËr
 ; 
TIM3


109 
DCD
 0 ; 
Re£rved


110 
DCD
 
I2C1_EV_IRQHªdËr
 ; 
I2C1
 
Ev’t


111 
DCD
 
I2C1_ER_IRQHªdËr
 ; 
I2C1
 
E¼Ü


112 
DCD
 0 ; 
Re£rved


113 
DCD
 0 ; 
Re£rved


114 
DCD
 
SPI1_IRQHªdËr
 ; 
SPI1


115 
DCD
 0 ; 
Re£rved


116 
DCD
 
USART1_IRQHªdËr
 ; 
USART1


117 
DCD
 
USART2_IRQHªdËr
 ; 
USART2


118 
DCD
 0 ; 
Re£rved


119 
DCD
 
EXTI15_10_IRQHªdËr
 ; 
EXTI
 
Lše
 15..10

120 
DCD
 
RTCAÏrm_IRQHªdËr
 ; 
RTC
 
AÏrm
 
through
 
EXTI
 
Lše


121 
DCD
 
CEC_IRQHªdËr
 ; 
HDMI
-
CEC


122 
DCD
 0 ; 
Re£rved


123 
DCD
 0 ; 
Re£rved


124 
DCD
 0 ; 
Re£rved


125 
DCD
 0 ; 
Re£rved


126 
DCD
 0 ; 
Re£rved


127 
DCD
 0 ; 
Re£rved


128 
DCD
 0 ; 
Re£rved


129 
DCD
 0 ; 
Re£rved


130 
DCD
 0 ; 
Re£rved


131 
DCD
 0 ; 
Re£rved


132 
DCD
 0 ; 
Re£rved


133 
DCD
 
TIM6_DAC_IRQHªdËr
 ; 
TIM6
 
ªd
 
DAC
 
und”run


134 
DCD
 
TIM7_IRQHªdËr
 ; 
TIM7


135 
__VeùÜs_End


137 
__VeùÜs_Size
 
EQU
 
__VeùÜs_End
 - 
__VeùÜs


139 
AREA
 |.
‹xt
|, 
CODE
, 
READONLY


141 ; 
Re£t
 
hªdËr


142 
Re£t_HªdËr
 
PROC


143 
EXPORT
 
Re£t_HªdËr
 [
WEAK
]

144 
IMPORT
 
__maš


145 
IMPORT
 
Sy¡emIn™


146 
LDR
 
R0
, =
Sy¡emIn™


147 
BLX
 
R0


148 
LDR
 
R0
, =
__maš


149 
BX
 
R0


150 
ENDP


152 ; 
Dummy
 
Exû±iÚ
 
	$HªdËrs
 (
šfš™e
 
loÝs
 
which
 
ÿn
 
be
 
modif›d
)

154 
NMI_HªdËr
 
PROC


155 
EXPORT
 
NMI_HªdËr
 [
WEAK
]

156 
B
 .

157 
ENDP


158 
H¬dFauÉ_HªdËr
\

159 
PROC


160 
EXPORT
 
H¬dFauÉ_HªdËr
 [
WEAK
]

161 
B
 .

162 
ENDP


163 
MemMªage_HªdËr
\

164 
PROC


165 
EXPORT
 
MemMªage_HªdËr
 [
WEAK
]

166 
B
 .

167 
ENDP


168 
BusFauÉ_HªdËr
\

169 
PROC


170 
EXPORT
 
BusFauÉ_HªdËr
 [
WEAK
]

171 
B
 .

172 
ENDP


173 
U§geFauÉ_HªdËr
\

174 
PROC


175 
EXPORT
 
U§geFauÉ_HªdËr
 [
WEAK
]

176 
B
 .

177 
ENDP


178 
SVC_HªdËr
 
PROC


179 
EXPORT
 
SVC_HªdËr
 [
WEAK
]

180 
B
 .

181 
ENDP


182 
DebugMÚ_HªdËr
\

183 
PROC


184 
EXPORT
 
DebugMÚ_HªdËr
 [
WEAK
]

185 
B
 .

186 
ENDP


187 
P’dSV_HªdËr
 
PROC


188 
EXPORT
 
P’dSV_HªdËr
 [
WEAK
]

189 
B
 .

190 
ENDP


191 
SysTick_HªdËr
 
PROC


192 
EXPORT
 
SysTick_HªdËr
 [
WEAK
]

193 
B
 .

194 
ENDP


196 
DeçuÉ_HªdËr
 
PROC


198 
EXPORT
 
WWDG_IRQHªdËr
 [
WEAK
]

199 
EXPORT
 
PVD_IRQHªdËr
 [
WEAK
]

200 
EXPORT
 
TAMPER_IRQHªdËr
 [
WEAK
]

201 
EXPORT
 
RTC_IRQHªdËr
 [
WEAK
]

202 
EXPORT
 
FLASH_IRQHªdËr
 [
WEAK
]

203 
EXPORT
 
RCC_IRQHªdËr
 [
WEAK
]

204 
EXPORT
 
EXTI0_IRQHªdËr
 [
WEAK
]

205 
EXPORT
 
EXTI1_IRQHªdËr
 [
WEAK
]

206 
EXPORT
 
EXTI2_IRQHªdËr
 [
WEAK
]

207 
EXPORT
 
EXTI3_IRQHªdËr
 [
WEAK
]

208 
EXPORT
 
EXTI4_IRQHªdËr
 [
WEAK
]

209 
EXPORT
 
DMA1_ChªÃl1_IRQHªdËr
 [
WEAK
]

210 
EXPORT
 
DMA1_ChªÃl2_IRQHªdËr
 [
WEAK
]

211 
EXPORT
 
DMA1_ChªÃl3_IRQHªdËr
 [
WEAK
]

212 
EXPORT
 
DMA1_ChªÃl4_IRQHªdËr
 [
WEAK
]

213 
EXPORT
 
DMA1_ChªÃl5_IRQHªdËr
 [
WEAK
]

214 
EXPORT
 
DMA1_ChªÃl6_IRQHªdËr
 [
WEAK
]

215 
EXPORT
 
DMA1_ChªÃl7_IRQHªdËr
 [
WEAK
]

216 
EXPORT
 
ADC1_IRQHªdËr
 [
WEAK
]

217 
EXPORT
 
EXTI9_5_IRQHªdËr
 [
WEAK
]

218 
EXPORT
 
TIM1_BRK_TIM15_IRQHªdËr
 [
WEAK
]

219 
EXPORT
 
TIM1_UP_TIM16_IRQHªdËr
 [
WEAK
]

220 
EXPORT
 
TIM1_TRG_COM_TIM17_IRQHªdËr
 [
WEAK
]

221 
EXPORT
 
TIM1_CC_IRQHªdËr
 [
WEAK
]

222 
EXPORT
 
TIM2_IRQHªdËr
 [
WEAK
]

223 
EXPORT
 
TIM3_IRQHªdËr
 [
WEAK
]

224 
EXPORT
 
I2C1_EV_IRQHªdËr
 [
WEAK
]

225 
EXPORT
 
I2C1_ER_IRQHªdËr
 [
WEAK
]

226 
EXPORT
 
SPI1_IRQHªdËr
 [
WEAK
]

227 
EXPORT
 
USART1_IRQHªdËr
 [
WEAK
]

228 
EXPORT
 
USART2_IRQHªdËr
 [
WEAK
]

229 
EXPORT
 
EXTI15_10_IRQHªdËr
 [
WEAK
]

230 
EXPORT
 
RTCAÏrm_IRQHªdËr
 [
WEAK
]

231 
EXPORT
 
CEC_IRQHªdËr
 [
WEAK
]

232 
EXPORT
 
TIM6_DAC_IRQHªdËr
 [
WEAK
]

233 
EXPORT
 
TIM7_IRQHªdËr
 [
WEAK
]

234 
WWDG_IRQHªdËr


235 
PVD_IRQHªdËr


236 
TAMPER_IRQHªdËr


237 
RTC_IRQHªdËr


238 
FLASH_IRQHªdËr


239 
RCC_IRQHªdËr


240 
EXTI0_IRQHªdËr


241 
EXTI1_IRQHªdËr


242 
EXTI2_IRQHªdËr


243 
EXTI3_IRQHªdËr


244 
EXTI4_IRQHªdËr


245 
DMA1_ChªÃl1_IRQHªdËr


246 
DMA1_ChªÃl2_IRQHªdËr


247 
DMA1_ChªÃl3_IRQHªdËr


248 
DMA1_ChªÃl4_IRQHªdËr


249 
DMA1_ChªÃl5_IRQHªdËr


250 
DMA1_ChªÃl6_IRQHªdËr


251 
DMA1_ChªÃl7_IRQHªdËr


252 
ADC1_IRQHªdËr


253 
EXTI9_5_IRQHªdËr


254 
TIM1_BRK_TIM15_IRQHªdËr


255 
TIM1_UP_TIM16_IRQHªdËr


256 
TIM1_TRG_COM_TIM17_IRQHªdËr


257 
TIM1_CC_IRQHªdËr


258 
TIM2_IRQHªdËr


259 
TIM3_IRQHªdËr


260 
I2C1_EV_IRQHªdËr


261 
I2C1_ER_IRQHªdËr


262 
SPI1_IRQHªdËr


263 
USART1_IRQHªdËr


264 
USART2_IRQHªdËr


265 
EXTI15_10_IRQHªdËr


266 
RTCAÏrm_IRQHªdËr


267 
CEC_IRQHªdËr


268 
TIM6_DAC_IRQHªdËr


269 
TIM7_IRQHªdËr


270 
B
 .

272 
ENDP


274 
ALIGN


277 ; 
U£r
 
Sck
 
ªd
 
H—p
 
š™Ÿliz©iÚ


279 
IF
 :
DEF
:
__MICROLIB


281 
EXPORT
 
__š™Ÿl_¥


282 
EXPORT
 
__h—p_ba£


283 
EXPORT
 
__h—p_lim™


285 
ELSE


287 
IMPORT
 
__u£_two_»giÚ_memÜy


288 
EXPORT
 
__u£r_š™Ÿl_¡ackh—p


290 
__u£r_š™Ÿl_¡ackh—p


292 
LDR
 
R0
, = 
H—p_Mem


293 
LDR
 
R1
, =(
Sck_Mem
 + 
Sck_Size
)

294 
LDR
 
R2
, = (
H—p_Mem
 + 
H—p_Size
)

295 
LDR
 
R3
, = 
Sck_Mem


296 
BX
 
LR


298 
ALIGN


300 
ENDIF


302 
END


304 ;******************* (
C
è
COPYRIGHT
 2011 
STMiüÛËùrÚics
 *****
END
 
OF
 
FILE
*****

	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Start/startup_stm32f10x_md.s

1 ;******************** (
	gC
è
	gCOPYRIGHT
 2011 
	gSTMiüÛËùrÚics
 ********************

2 ;* 
Fže
 
	gName
 : 
¡¬tup_¡m32f10x_md
.
s


3 ;* 
	gAuthÜ
 : 
MCD
 
AµliÿtiÚ
 
T—m


4 ;* 
	gV”siÚ
 : 
V3
.5.0

5 ;* 
	gD©e
 : 11-
M¬ch
-2011

6 ;* 
	gDesütiÚ
 : 
STM32F10x
 
Medium
 
D’s™y
 
Deviûs
 
veùÜ
 
bË
 
MDK
-
ARM


7 ;* 
	gtoÞchaš
.

8 ;* 
This
 
moduË
 
	g³rfÜms
:

9 ;* - 
S‘
 
the
 
š™Ÿl
 
	gSP


10 ;* - 
S‘
 
the
 
š™Ÿl
 
	gPC
 =ð
Re£t_HªdËr


11 ;* - 
S‘
 
the
 
veùÜ
 
bË
 
’Œ›s
 
w™h
h
exû±iÚs
 
ISR
 
	gadd»ss


12 ;* - 
CÚfigu»
 
the
 
þock
 
	gsy¡em


13 ;* - 
B¿nches
 
to
 
__maš
 
š
 
the
 
C
 
lib¿ry
 (
which
 
ev’tu®ly


14 ;* 
ÿÎs
 
maš
()).

15 ;* 
Aá”
 
Re£t
 
the
 
CÜ‹xM3
 
´oûssÜ
 
is
 
š
 
Th»ad
 
	gmode
,

16 ;* 
´iÜ™y
 
is
 
	gPrivžeged
, 
ªd
 
the
 
Sck
 i 
£t
 
to
 
	gMaš
.

17 ;* <<< 
U£
 
CÚfigu¿tiÚ
 
Wiz¬d
 
š
 
CÚ‹xt
 
	gM’u
 >>>

19 ; 
THE
 
PRESENT
 
FIRMWARE
 
WHICH
 
IS
 
FOR
 
GUIDANCE
 
ONLY
 
AIMS
 
AT
 
PROVIDING
 
	gCUSTOMERS


20 ; 
WITH
 
CODING
 
INFORMATION
 
REGARDING
 
THEIR
 
PRODUCTS
 
IN
 
ORDER
 
FOR
 
THEM
 
TO
 
SAVE
 
	gTIME
.

21 ; 
AS
 
A
 
	gRESULT
, 
STMICROELECTRONICS
 
SHALL
 
NOT
 
BE
 
HELD
 
LIABLE
 
FOR
 
ANY
 
	gDIRECT
,

22 ; 
INDIRECT
 
OR
 
CONSEQUENTIAL
 
DAMAGES
 
WITH
 
RESPECT
 
TO
 
ANY
 
CLAIMS
 
ARISING
 
FROM
 
	gTHE


23 ; 
CONTENT
 
OF
 
SUCH
 
FIRMWARE
 
	gAND
/
OR
 
THE
 
USE
 
MADE
 
BY
 
CUSTOMERS
 OF THE 
	gCODING


24 ; 
INFORMATION
 
CONTAINED
 
HEREIN
 
IN
 
CONNECTION
 
WITH
 
THEIR
 
	gPRODUCTS
.

27 ; 
AmouÁ
 
of
 
	$memÜy
 (
š
 
by‹s
è
®loÿ‹d
 
Sck


28 ; 
TažÜ
 
this
 
v®ue
 
to
 
your
 
­¶iÿtiÚ
 
Ãeds


29 ; <
h
> 
Sck
 
CÚfigu¿tiÚ


30 ; <
o
> 
Sck
 
	`Size
 (
š
 
By‹s
) <0x0-0xFFFFFFFF:8>

31 ; </
h
>

33 
Sck_Size
 
EQU
 0x00000400

35 
AREA
 
STACK
, 
NOINIT
, 
READWRITE
, 
ALIGN
=3

36 
Sck_Mem
 
SPACE
 
Sck_Size


37 
__š™Ÿl_¥


40 ; <
h
> 
H—p
 
CÚfigu¿tiÚ


41 ; <
o
> 
H—p
 
	`Size
 (
š
 
By‹s
) <0x0-0xFFFFFFFF:8>

42 ; </
h
>

44 
H—p_Size
 
EQU
 0x00000200

46 
AREA
 
HEAP
, 
NOINIT
, 
READWRITE
, 
ALIGN
=3

47 
__h—p_ba£


48 
H—p_Mem
 
SPACE
 
H—p_Size


49 
__h—p_lim™


51 
PRESERVE8


52 
THUMB


55 ; 
VeùÜ
 
TabË
 
M­³d
 
to
 
Add»ss
 0 
©
 
Re£t


56 
AREA
 
RESET
, 
DATA
, 
READONLY


57 
EXPORT
 
__VeùÜs


58 
EXPORT
 
__VeùÜs_End


59 
EXPORT
 
__VeùÜs_Size


61 
__VeùÜs
 
DCD
 
__š™Ÿl_¥
 ; 
TÝ
 
of
 
Sck


62 
DCD
 
Re£t_HªdËr
 ; 
Re£t
 
HªdËr


63 
DCD
 
NMI_HªdËr
 ; 
NMI
 
HªdËr


64 
DCD
 
H¬dFauÉ_HªdËr
 ; 
H¬d
 
FauÉ
 
HªdËr


65 
DCD
 
MemMªage_HªdËr
 ; 
MPU
 
FauÉ
 
HªdËr


66 
DCD
 
BusFauÉ_HªdËr
 ; 
Bus
 
FauÉ
 
HªdËr


67 
DCD
 
U§geFauÉ_HªdËr
 ; 
U§ge
 
FauÉ
 
HªdËr


68 
DCD
 0 ; 
Re£rved


69 
DCD
 0 ; 
Re£rved


70 
DCD
 0 ; 
Re£rved


71 
DCD
 0 ; 
Re£rved


72 
DCD
 
SVC_HªdËr
 ; 
SVC®l
 
HªdËr


73 
DCD
 
DebugMÚ_HªdËr
 ; 
Debug
 
MÚ™Ü
 
HªdËr


74 
DCD
 0 ; 
Re£rved


75 
DCD
 
P’dSV_HªdËr
 ; 
P’dSV
 
HªdËr


76 
DCD
 
SysTick_HªdËr
 ; 
SysTick
 
HªdËr


78 ; 
Ex‹º®
 
IÁ”ru±s


79 
DCD
 
WWDG_IRQHªdËr
 ; 
Wšdow
 
W©chdog


80 
DCD
 
PVD_IRQHªdËr
 ; 
PVD
 
through
 
EXTI
 
Lše
 
d‘eù


81 
DCD
 
TAMPER_IRQHªdËr
 ; 
Tam³r


82 
DCD
 
RTC_IRQHªdËr
 ; 
RTC


83 
DCD
 
FLASH_IRQHªdËr
 ; 
FÏsh


84 
DCD
 
RCC_IRQHªdËr
 ; 
RCC


85 
DCD
 
EXTI0_IRQHªdËr
 ; 
EXTI
 
Lše
 0

86 
DCD
 
EXTI1_IRQHªdËr
 ; 
EXTI
 
Lše
 1

87 
DCD
 
EXTI2_IRQHªdËr
 ; 
EXTI
 
Lše
 2

88 
DCD
 
EXTI3_IRQHªdËr
 ; 
EXTI
 
Lše
 3

89 
DCD
 
EXTI4_IRQHªdËr
 ; 
EXTI
 
Lše
 4

90 
DCD
 
DMA1_ChªÃl1_IRQHªdËr
 ; 
DMA1
 
ChªÃl
 1

91 
DCD
 
DMA1_ChªÃl2_IRQHªdËr
 ; 
DMA1
 
ChªÃl
 2

92 
DCD
 
DMA1_ChªÃl3_IRQHªdËr
 ; 
DMA1
 
ChªÃl
 3

93 
DCD
 
DMA1_ChªÃl4_IRQHªdËr
 ; 
DMA1
 
ChªÃl
 4

94 
DCD
 
DMA1_ChªÃl5_IRQHªdËr
 ; 
DMA1
 
ChªÃl
 5

95 
DCD
 
DMA1_ChªÃl6_IRQHªdËr
 ; 
DMA1
 
ChªÃl
 6

96 
DCD
 
DMA1_ChªÃl7_IRQHªdËr
 ; 
DMA1
 
ChªÃl
 7

97 
DCD
 
ADC1_2_IRQHªdËr
 ; 
ADC1_2


98 
DCD
 
USB_HP_CAN1_TX_IRQHªdËr
 ; 
USB
 
High
 
PriÜ™y
 
Ü
 
CAN1
 
TX


99 
DCD
 
USB_LP_CAN1_RX0_IRQHªdËr
 ; 
USB
 
Low
 
PriÜ™y
 
Ü
 
CAN1
 
RX0


100 
DCD
 
CAN1_RX1_IRQHªdËr
 ; 
CAN1
 
RX1


101 
DCD
 
CAN1_SCE_IRQHªdËr
 ; 
CAN1
 
SCE


102 
DCD
 
EXTI9_5_IRQHªdËr
 ; 
EXTI
 
Lše
 9..5

103 
DCD
 
TIM1_BRK_IRQHªdËr
 ; 
TIM1
 
B»ak


104 
DCD
 
TIM1_UP_IRQHªdËr
 ; 
TIM1
 
Upd©e


105 
DCD
 
TIM1_TRG_COM_IRQHªdËr
 ; 
TIM1
 
Trigg”
 
ªd
 
CommutiÚ


106 
DCD
 
TIM1_CC_IRQHªdËr
 ; 
TIM1
 
C­tu»
 
Com·»


107 
DCD
 
TIM2_IRQHªdËr
 ; 
TIM2


108 
DCD
 
TIM3_IRQHªdËr
 ; 
TIM3


109 
DCD
 
TIM4_IRQHªdËr
 ; 
TIM4


110 
DCD
 
I2C1_EV_IRQHªdËr
 ; 
I2C1
 
Ev’t


111 
DCD
 
I2C1_ER_IRQHªdËr
 ; 
I2C1
 
E¼Ü


112 
DCD
 
I2C2_EV_IRQHªdËr
 ; 
I2C2
 
Ev’t


113 
DCD
 
I2C2_ER_IRQHªdËr
 ; 
I2C2
 
E¼Ü


114 
DCD
 
SPI1_IRQHªdËr
 ; 
SPI1


115 
DCD
 
SPI2_IRQHªdËr
 ; 
SPI2


116 
DCD
 
USART1_IRQHªdËr
 ; 
USART1


117 
DCD
 
USART2_IRQHªdËr
 ; 
USART2


118 
DCD
 
USART3_IRQHªdËr
 ; 
USART3


119 
DCD
 
EXTI15_10_IRQHªdËr
 ; 
EXTI
 
Lše
 15..10

120 
DCD
 
RTCAÏrm_IRQHªdËr
 ; 
RTC
 
AÏrm
 
through
 
EXTI
 
Lše


121 
DCD
 
USBWakeUp_IRQHªdËr
 ; 
USB
 
Wakeup
 
äom
 
su¥’d


122 
__VeùÜs_End


124 
__VeùÜs_Size
 
EQU
 
__VeùÜs_End
 - 
__VeùÜs


126 
AREA
 |.
‹xt
|, 
CODE
, 
READONLY


128 ; 
Re£t
 
hªdËr


129 
Re£t_HªdËr
 
PROC


130 
EXPORT
 
Re£t_HªdËr
 [
WEAK
]

131 
IMPORT
 
__maš


132 
IMPORT
 
Sy¡emIn™


133 
LDR
 
R0
, =
Sy¡emIn™


134 
BLX
 
R0


135 
LDR
 
R0
, =
__maš


136 
BX
 
R0


137 
ENDP


139 ; 
Dummy
 
Exû±iÚ
 
	$HªdËrs
 (
šfš™e
 
loÝs
 
which
 
ÿn
 
be
 
modif›d
)

141 
NMI_HªdËr
 
PROC


142 
EXPORT
 
NMI_HªdËr
 [
WEAK
]

143 
B
 .

144 
ENDP


145 
H¬dFauÉ_HªdËr
\

146 
PROC


147 
EXPORT
 
H¬dFauÉ_HªdËr
 [
WEAK
]

148 
B
 .

149 
ENDP


150 
MemMªage_HªdËr
\

151 
PROC


152 
EXPORT
 
MemMªage_HªdËr
 [
WEAK
]

153 
B
 .

154 
ENDP


155 
BusFauÉ_HªdËr
\

156 
PROC


157 
EXPORT
 
BusFauÉ_HªdËr
 [
WEAK
]

158 
B
 .

159 
ENDP


160 
U§geFauÉ_HªdËr
\

161 
PROC


162 
EXPORT
 
U§geFauÉ_HªdËr
 [
WEAK
]

163 
B
 .

164 
ENDP


165 
SVC_HªdËr
 
PROC


166 
EXPORT
 
SVC_HªdËr
 [
WEAK
]

167 
B
 .

168 
ENDP


169 
DebugMÚ_HªdËr
\

170 
PROC


171 
EXPORT
 
DebugMÚ_HªdËr
 [
WEAK
]

172 
B
 .

173 
ENDP


174 
P’dSV_HªdËr
 
PROC


175 
EXPORT
 
P’dSV_HªdËr
 [
WEAK
]

176 
B
 .

177 
ENDP


178 
SysTick_HªdËr
 
PROC


179 
EXPORT
 
SysTick_HªdËr
 [
WEAK
]

180 
B
 .

181 
ENDP


183 
DeçuÉ_HªdËr
 
PROC


185 
EXPORT
 
WWDG_IRQHªdËr
 [
WEAK
]

186 
EXPORT
 
PVD_IRQHªdËr
 [
WEAK
]

187 
EXPORT
 
TAMPER_IRQHªdËr
 [
WEAK
]

188 
EXPORT
 
RTC_IRQHªdËr
 [
WEAK
]

189 
EXPORT
 
FLASH_IRQHªdËr
 [
WEAK
]

190 
EXPORT
 
RCC_IRQHªdËr
 [
WEAK
]

191 
EXPORT
 
EXTI0_IRQHªdËr
 [
WEAK
]

192 
EXPORT
 
EXTI1_IRQHªdËr
 [
WEAK
]

193 
EXPORT
 
EXTI2_IRQHªdËr
 [
WEAK
]

194 
EXPORT
 
EXTI3_IRQHªdËr
 [
WEAK
]

195 
EXPORT
 
EXTI4_IRQHªdËr
 [
WEAK
]

196 
EXPORT
 
DMA1_ChªÃl1_IRQHªdËr
 [
WEAK
]

197 
EXPORT
 
DMA1_ChªÃl2_IRQHªdËr
 [
WEAK
]

198 
EXPORT
 
DMA1_ChªÃl3_IRQHªdËr
 [
WEAK
]

199 
EXPORT
 
DMA1_ChªÃl4_IRQHªdËr
 [
WEAK
]

200 
EXPORT
 
DMA1_ChªÃl5_IRQHªdËr
 [
WEAK
]

201 
EXPORT
 
DMA1_ChªÃl6_IRQHªdËr
 [
WEAK
]

202 
EXPORT
 
DMA1_ChªÃl7_IRQHªdËr
 [
WEAK
]

203 
EXPORT
 
ADC1_2_IRQHªdËr
 [
WEAK
]

204 
EXPORT
 
USB_HP_CAN1_TX_IRQHªdËr
 [
WEAK
]

205 
EXPORT
 
USB_LP_CAN1_RX0_IRQHªdËr
 [
WEAK
]

206 
EXPORT
 
CAN1_RX1_IRQHªdËr
 [
WEAK
]

207 
EXPORT
 
CAN1_SCE_IRQHªdËr
 [
WEAK
]

208 
EXPORT
 
EXTI9_5_IRQHªdËr
 [
WEAK
]

209 
EXPORT
 
TIM1_BRK_IRQHªdËr
 [
WEAK
]

210 
EXPORT
 
TIM1_UP_IRQHªdËr
 [
WEAK
]

211 
EXPORT
 
TIM1_TRG_COM_IRQHªdËr
 [
WEAK
]

212 
EXPORT
 
TIM1_CC_IRQHªdËr
 [
WEAK
]

213 
EXPORT
 
TIM2_IRQHªdËr
 [
WEAK
]

214 
EXPORT
 
TIM3_IRQHªdËr
 [
WEAK
]

215 
EXPORT
 
TIM4_IRQHªdËr
 [
WEAK
]

216 
EXPORT
 
I2C1_EV_IRQHªdËr
 [
WEAK
]

217 
EXPORT
 
I2C1_ER_IRQHªdËr
 [
WEAK
]

218 
EXPORT
 
I2C2_EV_IRQHªdËr
 [
WEAK
]

219 
EXPORT
 
I2C2_ER_IRQHªdËr
 [
WEAK
]

220 
EXPORT
 
SPI1_IRQHªdËr
 [
WEAK
]

221 
EXPORT
 
SPI2_IRQHªdËr
 [
WEAK
]

222 
EXPORT
 
USART1_IRQHªdËr
 [
WEAK
]

223 
EXPORT
 
USART2_IRQHªdËr
 [
WEAK
]

224 
EXPORT
 
USART3_IRQHªdËr
 [
WEAK
]

225 
EXPORT
 
EXTI15_10_IRQHªdËr
 [
WEAK
]

226 
EXPORT
 
RTCAÏrm_IRQHªdËr
 [
WEAK
]

227 
EXPORT
 
USBWakeUp_IRQHªdËr
 [
WEAK
]

229 
WWDG_IRQHªdËr


230 
PVD_IRQHªdËr


231 
TAMPER_IRQHªdËr


232 
RTC_IRQHªdËr


233 
FLASH_IRQHªdËr


234 
RCC_IRQHªdËr


235 
EXTI0_IRQHªdËr


236 
EXTI1_IRQHªdËr


237 
EXTI2_IRQHªdËr


238 
EXTI3_IRQHªdËr


239 
EXTI4_IRQHªdËr


240 
DMA1_ChªÃl1_IRQHªdËr


241 
DMA1_ChªÃl2_IRQHªdËr


242 
DMA1_ChªÃl3_IRQHªdËr


243 
DMA1_ChªÃl4_IRQHªdËr


244 
DMA1_ChªÃl5_IRQHªdËr


245 
DMA1_ChªÃl6_IRQHªdËr


246 
DMA1_ChªÃl7_IRQHªdËr


247 
ADC1_2_IRQHªdËr


248 
USB_HP_CAN1_TX_IRQHªdËr


249 
USB_LP_CAN1_RX0_IRQHªdËr


250 
CAN1_RX1_IRQHªdËr


251 
CAN1_SCE_IRQHªdËr


252 
EXTI9_5_IRQHªdËr


253 
TIM1_BRK_IRQHªdËr


254 
TIM1_UP_IRQHªdËr


255 
TIM1_TRG_COM_IRQHªdËr


256 
TIM1_CC_IRQHªdËr


257 
TIM2_IRQHªdËr


258 
TIM3_IRQHªdËr


259 
TIM4_IRQHªdËr


260 
I2C1_EV_IRQHªdËr


261 
I2C1_ER_IRQHªdËr


262 
I2C2_EV_IRQHªdËr


263 
I2C2_ER_IRQHªdËr


264 
SPI1_IRQHªdËr


265 
SPI2_IRQHªdËr


266 
USART1_IRQHªdËr


267 
USART2_IRQHªdËr


268 
USART3_IRQHªdËr


269 
EXTI15_10_IRQHªdËr


270 
RTCAÏrm_IRQHªdËr


271 
USBWakeUp_IRQHªdËr


273 
B
 .

275 
ENDP


277 
ALIGN


280 ; 
U£r
 
Sck
 
ªd
 
H—p
 
š™Ÿliz©iÚ


282 
IF
 :
DEF
:
__MICROLIB


284 
EXPORT
 
__š™Ÿl_¥


285 
EXPORT
 
__h—p_ba£


286 
EXPORT
 
__h—p_lim™


288 
ELSE


290 
IMPORT
 
__u£_two_»giÚ_memÜy


291 
EXPORT
 
__u£r_š™Ÿl_¡ackh—p


293 
__u£r_š™Ÿl_¡ackh—p


295 
LDR
 
R0
, = 
H—p_Mem


296 
LDR
 
R1
, =(
Sck_Mem
 + 
Sck_Size
)

297 
LDR
 
R2
, = (
H—p_Mem
 + 
H—p_Size
)

298 
LDR
 
R3
, = 
Sck_Mem


299 
BX
 
LR


301 
ALIGN


303 
ENDIF


305 
END


307 ;******************* (
C
è
COPYRIGHT
 2011 
STMiüÛËùrÚics
 *****
END
 
OF
 
FILE
*****

	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Start/startup_stm32f10x_md_vl.s

1 ;******************** (
	gC
è
	gCOPYRIGHT
 2011 
	gSTMiüÛËùrÚics
 ********************

2 ;* 
Fže
 
	gName
 : 
¡¬tup_¡m32f10x_md_vl
.
s


3 ;* 
	gAuthÜ
 : 
MCD
 
AµliÿtiÚ
 
T—m


4 ;* 
	gV”siÚ
 : 
V3
.5.0

5 ;* 
	gD©e
 : 11-
M¬ch
-2011

6 ;* 
	gDesütiÚ
 : 
STM32F10x
 
Medium
 
D’s™y
 
V®ue
 
Lše
 
Deviûs
 
veùÜ
 
bË


7 ;* 
	gMDK
-
ARM
 
	gtoÞchaš
.

8 ;* 
This
 
moduË
 
	g³rfÜms
:

9 ;* - 
S‘
 
the
 
š™Ÿl
 
	gSP


10 ;* - 
S‘
 
the
 
š™Ÿl
 
	gPC
 =ð
Re£t_HªdËr


11 ;* - 
S‘
 
the
 
veùÜ
 
bË
 
’Œ›s
 
w™h
h
exû±iÚs
 
ISR
 
	gadd»ss


12 ;* - 
CÚfigu»
 
the
 
þock
 
	gsy¡em


13 ;* - 
B¿nches
 
to
 
__maš
 
š
 
the
 
C
 
lib¿ry
 (
which
 
ev’tu®ly


14 ;* 
ÿÎs
 
maš
()).

15 ;* 
Aá”
 
Re£t
 
the
 
CÜ‹xM3
 
´oûssÜ
 
is
 
š
 
Th»ad
 
	gmode
,

16 ;* 
´iÜ™y
 
is
 
	gPrivžeged
, 
ªd
 
the
 
Sck
 i 
£t
 
to
 
	gMaš
.

17 ;* <<< 
U£
 
CÚfigu¿tiÚ
 
Wiz¬d
 
š
 
CÚ‹xt
 
	gM’u
 >>>

19 ; 
THE
 
PRESENT
 
FIRMWARE
 
WHICH
 
IS
 
FOR
 
GUIDANCE
 
ONLY
 
AIMS
 
AT
 
PROVIDING
 
	gCUSTOMERS


20 ; 
WITH
 
CODING
 
INFORMATION
 
REGARDING
 
THEIR
 
PRODUCTS
 
IN
 
ORDER
 
FOR
 
THEM
 
TO
 
SAVE
 
	gTIME
.

21 ; 
AS
 
A
 
	gRESULT
, 
STMICROELECTRONICS
 
SHALL
 
NOT
 
BE
 
HELD
 
LIABLE
 
FOR
 
ANY
 
	gDIRECT
,

22 ; 
INDIRECT
 
OR
 
CONSEQUENTIAL
 
DAMAGES
 
WITH
 
RESPECT
 
TO
 
ANY
 
CLAIMS
 
ARISING
 
FROM
 
	gTHE


23 ; 
CONTENT
 
OF
 
SUCH
 
FIRMWARE
 
	gAND
/
OR
 
THE
 
USE
 
MADE
 
BY
 
CUSTOMERS
 OF THE 
	gCODING


24 ; 
INFORMATION
 
CONTAINED
 
HEREIN
 
IN
 
CONNECTION
 
WITH
 
THEIR
 
	gPRODUCTS
.

27 ; 
AmouÁ
 
of
 
	$memÜy
 (
š
 
by‹s
è
®loÿ‹d
 
Sck


28 ; 
TažÜ
 
this
 
v®ue
 
to
 
your
 
­¶iÿtiÚ
 
Ãeds


29 ; <
h
> 
Sck
 
CÚfigu¿tiÚ


30 ; <
o
> 
Sck
 
	`Size
 (
š
 
By‹s
) <0x0-0xFFFFFFFF:8>

31 ; </
h
>

33 
Sck_Size
 
EQU
 0x00000400

35 
AREA
 
STACK
, 
NOINIT
, 
READWRITE
, 
ALIGN
=3

36 
Sck_Mem
 
SPACE
 
Sck_Size


37 
__š™Ÿl_¥


40 ; <
h
> 
H—p
 
CÚfigu¿tiÚ


41 ; <
o
> 
H—p
 
	`Size
 (
š
 
By‹s
) <0x0-0xFFFFFFFF:8>

42 ; </
h
>

44 
H—p_Size
 
EQU
 0x00000200

46 
AREA
 
HEAP
, 
NOINIT
, 
READWRITE
, 
ALIGN
=3

47 
__h—p_ba£


48 
H—p_Mem
 
SPACE
 
H—p_Size


49 
__h—p_lim™


51 
PRESERVE8


52 
THUMB


55 ; 
VeùÜ
 
TabË
 
M­³d
 
to
 
Add»ss
 0 
©
 
Re£t


56 
AREA
 
RESET
, 
DATA
, 
READONLY


57 
EXPORT
 
__VeùÜs


58 
EXPORT
 
__VeùÜs_End


59 
EXPORT
 
__VeùÜs_Size


61 
__VeùÜs
 
DCD
 
__š™Ÿl_¥
 ; 
TÝ
 
of
 
Sck


62 
DCD
 
Re£t_HªdËr
 ; 
Re£t
 
HªdËr


63 
DCD
 
NMI_HªdËr
 ; 
NMI
 
HªdËr


64 
DCD
 
H¬dFauÉ_HªdËr
 ; 
H¬d
 
FauÉ
 
HªdËr


65 
DCD
 
MemMªage_HªdËr
 ; 
MPU
 
FauÉ
 
HªdËr


66 
DCD
 
BusFauÉ_HªdËr
 ; 
Bus
 
FauÉ
 
HªdËr


67 
DCD
 
U§geFauÉ_HªdËr
 ; 
U§ge
 
FauÉ
 
HªdËr


68 
DCD
 0 ; 
Re£rved


69 
DCD
 0 ; 
Re£rved


70 
DCD
 0 ; 
Re£rved


71 
DCD
 0 ; 
Re£rved


72 
DCD
 
SVC_HªdËr
 ; 
SVC®l
 
HªdËr


73 
DCD
 
DebugMÚ_HªdËr
 ; 
Debug
 
MÚ™Ü
 
HªdËr


74 
DCD
 0 ; 
Re£rved


75 
DCD
 
P’dSV_HªdËr
 ; 
P’dSV
 
HªdËr


76 
DCD
 
SysTick_HªdËr
 ; 
SysTick
 
HªdËr


78 ; 
Ex‹º®
 
IÁ”ru±s


79 
DCD
 
WWDG_IRQHªdËr
 ; 
Wšdow
 
W©chdog


80 
DCD
 
PVD_IRQHªdËr
 ; 
PVD
 
through
 
EXTI
 
Lše
 
d‘eù


81 
DCD
 
TAMPER_IRQHªdËr
 ; 
Tam³r


82 
DCD
 
RTC_IRQHªdËr
 ; 
RTC


83 
DCD
 
FLASH_IRQHªdËr
 ; 
FÏsh


84 
DCD
 
RCC_IRQHªdËr
 ; 
RCC


85 
DCD
 
EXTI0_IRQHªdËr
 ; 
EXTI
 
Lše
 0

86 
DCD
 
EXTI1_IRQHªdËr
 ; 
EXTI
 
Lše
 1

87 
DCD
 
EXTI2_IRQHªdËr
 ; 
EXTI
 
Lše
 2

88 
DCD
 
EXTI3_IRQHªdËr
 ; 
EXTI
 
Lše
 3

89 
DCD
 
EXTI4_IRQHªdËr
 ; 
EXTI
 
Lše
 4

90 
DCD
 
DMA1_ChªÃl1_IRQHªdËr
 ; 
DMA1
 
ChªÃl
 1

91 
DCD
 
DMA1_ChªÃl2_IRQHªdËr
 ; 
DMA1
 
ChªÃl
 2

92 
DCD
 
DMA1_ChªÃl3_IRQHªdËr
 ; 
DMA1
 
ChªÃl
 3

93 
DCD
 
DMA1_ChªÃl4_IRQHªdËr
 ; 
DMA1
 
ChªÃl
 4

94 
DCD
 
DMA1_ChªÃl5_IRQHªdËr
 ; 
DMA1
 
ChªÃl
 5

95 
DCD
 
DMA1_ChªÃl6_IRQHªdËr
 ; 
DMA1
 
ChªÃl
 6

96 
DCD
 
DMA1_ChªÃl7_IRQHªdËr
 ; 
DMA1
 
ChªÃl
 7

97 
DCD
 
ADC1_IRQHªdËr
 ; 
ADC1


98 
DCD
 0 ; 
Re£rved


99 
DCD
 0 ; 
Re£rved


100 
DCD
 0 ; 
Re£rved


101 
DCD
 0 ; 
Re£rved


102 
DCD
 
EXTI9_5_IRQHªdËr
 ; 
EXTI
 
Lše
 9..5

103 
DCD
 
TIM1_BRK_TIM15_IRQHªdËr
 ; 
TIM1
 
B»ak
 
ªd
 
TIM15


104 
DCD
 
TIM1_UP_TIM16_IRQHªdËr
 ; 
TIM1
 
Upd©e
 
ªd
 
TIM16


105 
DCD
 
TIM1_TRG_COM_TIM17_IRQHªdËr
 ; 
TIM1
 
Trigg”
 
ªd
 
CommutiÚ
‡nd 
TIM17


106 
DCD
 
TIM1_CC_IRQHªdËr
 ; 
TIM1
 
C­tu»
 
Com·»


107 
DCD
 
TIM2_IRQHªdËr
 ; 
TIM2


108 
DCD
 
TIM3_IRQHªdËr
 ; 
TIM3


109 
DCD
 
TIM4_IRQHªdËr
 ; 
TIM4


110 
DCD
 
I2C1_EV_IRQHªdËr
 ; 
I2C1
 
Ev’t


111 
DCD
 
I2C1_ER_IRQHªdËr
 ; 
I2C1
 
E¼Ü


112 
DCD
 
I2C2_EV_IRQHªdËr
 ; 
I2C2
 
Ev’t


113 
DCD
 
I2C2_ER_IRQHªdËr
 ; 
I2C2
 
E¼Ü


114 
DCD
 
SPI1_IRQHªdËr
 ; 
SPI1


115 
DCD
 
SPI2_IRQHªdËr
 ; 
SPI2


116 
DCD
 
USART1_IRQHªdËr
 ; 
USART1


117 
DCD
 
USART2_IRQHªdËr
 ; 
USART2


118 
DCD
 
USART3_IRQHªdËr
 ; 
USART3


119 
DCD
 
EXTI15_10_IRQHªdËr
 ; 
EXTI
 
Lše
 15..10

120 
DCD
 
RTCAÏrm_IRQHªdËr
 ; 
RTC
 
AÏrm
 
through
 
EXTI
 
Lše


121 
DCD
 
CEC_IRQHªdËr
 ; 
HDMI
-
CEC


122 
DCD
 0 ; 
Re£rved


123 
DCD
 0 ; 
Re£rved


124 
DCD
 0 ; 
Re£rved


125 
DCD
 0 ; 
Re£rved


126 
DCD
 0 ; 
Re£rved


127 
DCD
 0 ; 
Re£rved


128 
DCD
 0 ; 
Re£rved


129 
DCD
 0 ; 
Re£rved


130 
DCD
 0 ; 
Re£rved


131 
DCD
 0 ; 
Re£rved


132 
DCD
 0 ; 
Re£rved


133 
DCD
 
TIM6_DAC_IRQHªdËr
 ; 
TIM6
 
ªd
 
DAC
 
und”run


134 
DCD
 
TIM7_IRQHªdËr
 ; 
TIM7


135 
__VeùÜs_End


137 
__VeùÜs_Size
 
EQU
 
__VeùÜs_End
 - 
__VeùÜs


139 
AREA
 |.
‹xt
|, 
CODE
, 
READONLY


141 ; 
Re£t
 
hªdËr


142 
Re£t_HªdËr
 
PROC


143 
EXPORT
 
Re£t_HªdËr
 [
WEAK
]

144 
IMPORT
 
__maš


145 
IMPORT
 
Sy¡emIn™


146 
LDR
 
R0
, =
Sy¡emIn™


147 
BLX
 
R0


148 
LDR
 
R0
, =
__maš


149 
BX
 
R0


150 
ENDP


152 ; 
Dummy
 
Exû±iÚ
 
	$HªdËrs
 (
šfš™e
 
loÝs
 
which
 
ÿn
 
be
 
modif›d
)

154 
NMI_HªdËr
 
PROC


155 
EXPORT
 
NMI_HªdËr
 [
WEAK
]

156 
B
 .

157 
ENDP


158 
H¬dFauÉ_HªdËr
\

159 
PROC


160 
EXPORT
 
H¬dFauÉ_HªdËr
 [
WEAK
]

161 
B
 .

162 
ENDP


163 
MemMªage_HªdËr
\

164 
PROC


165 
EXPORT
 
MemMªage_HªdËr
 [
WEAK
]

166 
B
 .

167 
ENDP


168 
BusFauÉ_HªdËr
\

169 
PROC


170 
EXPORT
 
BusFauÉ_HªdËr
 [
WEAK
]

171 
B
 .

172 
ENDP


173 
U§geFauÉ_HªdËr
\

174 
PROC


175 
EXPORT
 
U§geFauÉ_HªdËr
 [
WEAK
]

176 
B
 .

177 
ENDP


178 
SVC_HªdËr
 
PROC


179 
EXPORT
 
SVC_HªdËr
 [
WEAK
]

180 
B
 .

181 
ENDP


182 
DebugMÚ_HªdËr
\

183 
PROC


184 
EXPORT
 
DebugMÚ_HªdËr
 [
WEAK
]

185 
B
 .

186 
ENDP


187 
P’dSV_HªdËr
 
PROC


188 
EXPORT
 
P’dSV_HªdËr
 [
WEAK
]

189 
B
 .

190 
ENDP


191 
SysTick_HªdËr
 
PROC


192 
EXPORT
 
SysTick_HªdËr
 [
WEAK
]

193 
B
 .

194 
ENDP


196 
DeçuÉ_HªdËr
 
PROC


198 
EXPORT
 
WWDG_IRQHªdËr
 [
WEAK
]

199 
EXPORT
 
PVD_IRQHªdËr
 [
WEAK
]

200 
EXPORT
 
TAMPER_IRQHªdËr
 [
WEAK
]

201 
EXPORT
 
RTC_IRQHªdËr
 [
WEAK
]

202 
EXPORT
 
FLASH_IRQHªdËr
 [
WEAK
]

203 
EXPORT
 
RCC_IRQHªdËr
 [
WEAK
]

204 
EXPORT
 
EXTI0_IRQHªdËr
 [
WEAK
]

205 
EXPORT
 
EXTI1_IRQHªdËr
 [
WEAK
]

206 
EXPORT
 
EXTI2_IRQHªdËr
 [
WEAK
]

207 
EXPORT
 
EXTI3_IRQHªdËr
 [
WEAK
]

208 
EXPORT
 
EXTI4_IRQHªdËr
 [
WEAK
]

209 
EXPORT
 
DMA1_ChªÃl1_IRQHªdËr
 [
WEAK
]

210 
EXPORT
 
DMA1_ChªÃl2_IRQHªdËr
 [
WEAK
]

211 
EXPORT
 
DMA1_ChªÃl3_IRQHªdËr
 [
WEAK
]

212 
EXPORT
 
DMA1_ChªÃl4_IRQHªdËr
 [
WEAK
]

213 
EXPORT
 
DMA1_ChªÃl5_IRQHªdËr
 [
WEAK
]

214 
EXPORT
 
DMA1_ChªÃl6_IRQHªdËr
 [
WEAK
]

215 
EXPORT
 
DMA1_ChªÃl7_IRQHªdËr
 [
WEAK
]

216 
EXPORT
 
ADC1_IRQHªdËr
 [
WEAK
]

217 
EXPORT
 
EXTI9_5_IRQHªdËr
 [
WEAK
]

218 
EXPORT
 
TIM1_BRK_TIM15_IRQHªdËr
 [
WEAK
]

219 
EXPORT
 
TIM1_UP_TIM16_IRQHªdËr
 [
WEAK
]

220 
EXPORT
 
TIM1_TRG_COM_TIM17_IRQHªdËr
 [
WEAK
]

221 
EXPORT
 
TIM1_CC_IRQHªdËr
 [
WEAK
]

222 
EXPORT
 
TIM2_IRQHªdËr
 [
WEAK
]

223 
EXPORT
 
TIM3_IRQHªdËr
 [
WEAK
]

224 
EXPORT
 
TIM4_IRQHªdËr
 [
WEAK
]

225 
EXPORT
 
I2C1_EV_IRQHªdËr
 [
WEAK
]

226 
EXPORT
 
I2C1_ER_IRQHªdËr
 [
WEAK
]

227 
EXPORT
 
I2C2_EV_IRQHªdËr
 [
WEAK
]

228 
EXPORT
 
I2C2_ER_IRQHªdËr
 [
WEAK
]

229 
EXPORT
 
SPI1_IRQHªdËr
 [
WEAK
]

230 
EXPORT
 
SPI2_IRQHªdËr
 [
WEAK
]

231 
EXPORT
 
USART1_IRQHªdËr
 [
WEAK
]

232 
EXPORT
 
USART2_IRQHªdËr
 [
WEAK
]

233 
EXPORT
 
USART3_IRQHªdËr
 [
WEAK
]

234 
EXPORT
 
EXTI15_10_IRQHªdËr
 [
WEAK
]

235 
EXPORT
 
RTCAÏrm_IRQHªdËr
 [
WEAK
]

236 
EXPORT
 
CEC_IRQHªdËr
 [
WEAK
]

237 
EXPORT
 
TIM6_DAC_IRQHªdËr
 [
WEAK
]

238 
EXPORT
 
TIM7_IRQHªdËr
 [
WEAK
]

240 
WWDG_IRQHªdËr


241 
PVD_IRQHªdËr


242 
TAMPER_IRQHªdËr


243 
RTC_IRQHªdËr


244 
FLASH_IRQHªdËr


245 
RCC_IRQHªdËr


246 
EXTI0_IRQHªdËr


247 
EXTI1_IRQHªdËr


248 
EXTI2_IRQHªdËr


249 
EXTI3_IRQHªdËr


250 
EXTI4_IRQHªdËr


251 
DMA1_ChªÃl1_IRQHªdËr


252 
DMA1_ChªÃl2_IRQHªdËr


253 
DMA1_ChªÃl3_IRQHªdËr


254 
DMA1_ChªÃl4_IRQHªdËr


255 
DMA1_ChªÃl5_IRQHªdËr


256 
DMA1_ChªÃl6_IRQHªdËr


257 
DMA1_ChªÃl7_IRQHªdËr


258 
ADC1_IRQHªdËr


259 
EXTI9_5_IRQHªdËr


260 
TIM1_BRK_TIM15_IRQHªdËr


261 
TIM1_UP_TIM16_IRQHªdËr


262 
TIM1_TRG_COM_TIM17_IRQHªdËr


263 
TIM1_CC_IRQHªdËr


264 
TIM2_IRQHªdËr


265 
TIM3_IRQHªdËr


266 
TIM4_IRQHªdËr


267 
I2C1_EV_IRQHªdËr


268 
I2C1_ER_IRQHªdËr


269 
I2C2_EV_IRQHªdËr


270 
I2C2_ER_IRQHªdËr


271 
SPI1_IRQHªdËr


272 
SPI2_IRQHªdËr


273 
USART1_IRQHªdËr


274 
USART2_IRQHªdËr


275 
USART3_IRQHªdËr


276 
EXTI15_10_IRQHªdËr


277 
RTCAÏrm_IRQHªdËr


278 
CEC_IRQHªdËr


279 
TIM6_DAC_IRQHªdËr


280 
TIM7_IRQHªdËr


281 
B
 .

283 
ENDP


285 
ALIGN


288 ; 
U£r
 
Sck
 
ªd
 
H—p
 
š™Ÿliz©iÚ


290 
IF
 :
DEF
:
__MICROLIB


292 
EXPORT
 
__š™Ÿl_¥


293 
EXPORT
 
__h—p_ba£


294 
EXPORT
 
__h—p_lim™


296 
ELSE


298 
IMPORT
 
__u£_two_»giÚ_memÜy


299 
EXPORT
 
__u£r_š™Ÿl_¡ackh—p


301 
__u£r_š™Ÿl_¡ackh—p


303 
LDR
 
R0
, = 
H—p_Mem


304 
LDR
 
R1
, =(
Sck_Mem
 + 
Sck_Size
)

305 
LDR
 
R2
, = (
H—p_Mem
 + 
H—p_Size
)

306 
LDR
 
R3
, = 
Sck_Mem


307 
BX
 
LR


309 
ALIGN


311 
ENDIF


313 
END


315 ;******************* (
C
è
COPYRIGHT
 2011 
STMiüÛËùrÚics
 *****
END
 
OF
 
FILE
*****

	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Start/startup_stm32f10x_xl.s

1 ;******************** (
	gC
è
	gCOPYRIGHT
 2011 
	gSTMiüÛËùrÚics
 ********************

2 ;* 
Fže
 
	gName
 : 
¡¬tup_¡m32f10x_xl
.
s


3 ;* 
	gAuthÜ
 : 
MCD
 
AµliÿtiÚ
 
T—m


4 ;* 
	gV”siÚ
 : 
V3
.5.0

5 ;* 
	gD©e
 : 11-
M¬ch
-2011

6 ;* 
	gDesütiÚ
 : 
STM32F10x
 
XL
-
D’s™y
 
Deviûs
 
veùÜ
 
bË
 
MDK
-
ARM


7 ;* 
	gtoÞchaš
.

8 ;* 
This
 
moduË
 
	g³rfÜms
:

9 ;* - 
S‘
 
the
 
š™Ÿl
 
	gSP


10 ;* - 
S‘
 
the
 
š™Ÿl
 
	gPC
 =ð
Re£t_HªdËr


11 ;* - 
S‘
 
the
 
veùÜ
 
bË
 
’Œ›s
 
w™h
h
exû±iÚs
 
ISR
 
	gadd»ss


12 ;* - 
CÚfigu»
 
the
 
þock
 
sy¡em
 
ªd
 
®so
 
cÚfigu»
h
	gex‹º®


13 ;* 
SRAM
 
mouÁed
 
Ú
 
	gSTM3210E
-
EVAL
 
bßrd
 
to
 
be
 
u£d
 
as
 
	gd©a


14 ;* 
memÜy
 (
ÝtiÚ®
, 
to
 
be
 
’abËd
 
by
 
u£r
)

15 ;* - 
B¿nches
 
to
 
__maš
 
š
 
the
 
C
 
lib¿ry
 (
which
 
ev’tu®ly


16 ;* 
ÿÎs
 
maš
()).

17 ;* 
Aá”
 
Re£t
 
the
 
CÜ‹xM3
 
´oûssÜ
 
is
 
š
 
Th»ad
 
	gmode
,

18 ;* 
´iÜ™y
 
is
 
	gPrivžeged
, 
ªd
 
the
 
Sck
 i 
£t
 
to
 
	gMaš
.

19 ;* <<< 
U£
 
CÚfigu¿tiÚ
 
Wiz¬d
 
š
 
CÚ‹xt
 
	gM’u
 >>>

21 ; 
THE
 
PRESENT
 
FIRMWARE
 
WHICH
 
IS
 
FOR
 
GUIDANCE
 
ONLY
 
AIMS
 
AT
 
PROVIDING
 
	gCUSTOMERS


22 ; 
WITH
 
CODING
 
INFORMATION
 
REGARDING
 
THEIR
 
PRODUCTS
 
IN
 
ORDER
 
FOR
 
THEM
 
TO
 
SAVE
 
	gTIME
.

23 ; 
AS
 
A
 
	gRESULT
, 
STMICROELECTRONICS
 
SHALL
 
NOT
 
BE
 
HELD
 
LIABLE
 
FOR
 
ANY
 
	gDIRECT
,

24 ; 
INDIRECT
 
OR
 
CONSEQUENTIAL
 
DAMAGES
 
WITH
 
RESPECT
 
TO
 
ANY
 
CLAIMS
 
ARISING
 
FROM
 
	gTHE


25 ; 
CONTENT
 
OF
 
SUCH
 
FIRMWARE
 
	gAND
/
OR
 
THE
 
USE
 
MADE
 
BY
 
CUSTOMERS
 OF THE 
	gCODING


26 ; 
INFORMATION
 
CONTAINED
 
HEREIN
 
IN
 
CONNECTION
 
WITH
 
THEIR
 
	gPRODUCTS
.

29 ; 
AmouÁ
 
of
 
	$memÜy
 (
š
 
by‹s
è
®loÿ‹d
 
Sck


30 ; 
TažÜ
 
this
 
v®ue
 
to
 
your
 
­¶iÿtiÚ
 
Ãeds


31 ; <
h
> 
Sck
 
CÚfigu¿tiÚ


32 ; <
o
> 
Sck
 
	`Size
 (
š
 
By‹s
) <0x0-0xFFFFFFFF:8>

33 ; </
h
>

35 
Sck_Size
 
EQU
 0x00000400

37 
AREA
 
STACK
, 
NOINIT
, 
READWRITE
, 
ALIGN
=3

38 
Sck_Mem
 
SPACE
 
Sck_Size


39 
__š™Ÿl_¥


41 ; <
h
> 
H—p
 
CÚfigu¿tiÚ


42 ; <
o
> 
H—p
 
	`Size
 (
š
 
By‹s
) <0x0-0xFFFFFFFF:8>

43 ; </
h
>

45 
H—p_Size
 
EQU
 0x00000200

47 
AREA
 
HEAP
, 
NOINIT
, 
READWRITE
, 
ALIGN
=3

48 
__h—p_ba£


49 
H—p_Mem
 
SPACE
 
H—p_Size


50 
__h—p_lim™


52 
PRESERVE8


53 
THUMB


56 ; 
VeùÜ
 
TabË
 
M­³d
 
to
 
Add»ss
 0 
©
 
Re£t


57 
AREA
 
RESET
, 
DATA
, 
READONLY


58 
EXPORT
 
__VeùÜs


59 
EXPORT
 
__VeùÜs_End


60 
EXPORT
 
__VeùÜs_Size


62 
__VeùÜs
 
DCD
 
__š™Ÿl_¥
 ; 
TÝ
 
of
 
Sck


63 
DCD
 
Re£t_HªdËr
 ; 
Re£t
 
HªdËr


64 
DCD
 
NMI_HªdËr
 ; 
NMI
 
HªdËr


65 
DCD
 
H¬dFauÉ_HªdËr
 ; 
H¬d
 
FauÉ
 
HªdËr


66 
DCD
 
MemMªage_HªdËr
 ; 
MPU
 
FauÉ
 
HªdËr


67 
DCD
 
BusFauÉ_HªdËr
 ; 
Bus
 
FauÉ
 
HªdËr


68 
DCD
 
U§geFauÉ_HªdËr
 ; 
U§ge
 
FauÉ
 
HªdËr


69 
DCD
 0 ; 
Re£rved


70 
DCD
 0 ; 
Re£rved


71 
DCD
 0 ; 
Re£rved


72 
DCD
 0 ; 
Re£rved


73 
DCD
 
SVC_HªdËr
 ; 
SVC®l
 
HªdËr


74 
DCD
 
DebugMÚ_HªdËr
 ; 
Debug
 
MÚ™Ü
 
HªdËr


75 
DCD
 0 ; 
Re£rved


76 
DCD
 
P’dSV_HªdËr
 ; 
P’dSV
 
HªdËr


77 
DCD
 
SysTick_HªdËr
 ; 
SysTick
 
HªdËr


79 ; 
Ex‹º®
 
IÁ”ru±s


80 
DCD
 
WWDG_IRQHªdËr
 ; 
Wšdow
 
W©chdog


81 
DCD
 
PVD_IRQHªdËr
 ; 
PVD
 
through
 
EXTI
 
Lše
 
d‘eù


82 
DCD
 
TAMPER_IRQHªdËr
 ; 
Tam³r


83 
DCD
 
RTC_IRQHªdËr
 ; 
RTC


84 
DCD
 
FLASH_IRQHªdËr
 ; 
FÏsh


85 
DCD
 
RCC_IRQHªdËr
 ; 
RCC


86 
DCD
 
EXTI0_IRQHªdËr
 ; 
EXTI
 
Lše
 0

87 
DCD
 
EXTI1_IRQHªdËr
 ; 
EXTI
 
Lše
 1

88 
DCD
 
EXTI2_IRQHªdËr
 ; 
EXTI
 
Lše
 2

89 
DCD
 
EXTI3_IRQHªdËr
 ; 
EXTI
 
Lše
 3

90 
DCD
 
EXTI4_IRQHªdËr
 ; 
EXTI
 
Lše
 4

91 
DCD
 
DMA1_ChªÃl1_IRQHªdËr
 ; 
DMA1
 
ChªÃl
 1

92 
DCD
 
DMA1_ChªÃl2_IRQHªdËr
 ; 
DMA1
 
ChªÃl
 2

93 
DCD
 
DMA1_ChªÃl3_IRQHªdËr
 ; 
DMA1
 
ChªÃl
 3

94 
DCD
 
DMA1_ChªÃl4_IRQHªdËr
 ; 
DMA1
 
ChªÃl
 4

95 
DCD
 
DMA1_ChªÃl5_IRQHªdËr
 ; 
DMA1
 
ChªÃl
 5

96 
DCD
 
DMA1_ChªÃl6_IRQHªdËr
 ; 
DMA1
 
ChªÃl
 6

97 
DCD
 
DMA1_ChªÃl7_IRQHªdËr
 ; 
DMA1
 
ChªÃl
 7

98 
DCD
 
ADC1_2_IRQHªdËr
 ; 
ADC1
 & 
ADC2


99 
DCD
 
USB_HP_CAN1_TX_IRQHªdËr
 ; 
USB
 
High
 
PriÜ™y
 
Ü
 
CAN1
 
TX


100 
DCD
 
USB_LP_CAN1_RX0_IRQHªdËr
 ; 
USB
 
Low
 
PriÜ™y
 
Ü
 
CAN1
 
RX0


101 
DCD
 
CAN1_RX1_IRQHªdËr
 ; 
CAN1
 
RX1


102 
DCD
 
CAN1_SCE_IRQHªdËr
 ; 
CAN1
 
SCE


103 
DCD
 
EXTI9_5_IRQHªdËr
 ; 
EXTI
 
Lše
 9..5

104 
DCD
 
TIM1_BRK_TIM9_IRQHªdËr
 ; 
TIM1
 
B»ak
 
ªd
 
TIM9


105 
DCD
 
TIM1_UP_TIM10_IRQHªdËr
 ; 
TIM1
 
Upd©e
 
ªd
 
TIM10


106 
DCD
 
TIM1_TRG_COM_TIM11_IRQHªdËr
 ; 
TIM1
 
Trigg”
 
ªd
 
CommutiÚ
‡nd 
TIM11


107 
DCD
 
TIM1_CC_IRQHªdËr
 ; 
TIM1
 
C­tu»
 
Com·»


108 
DCD
 
TIM2_IRQHªdËr
 ; 
TIM2


109 
DCD
 
TIM3_IRQHªdËr
 ; 
TIM3


110 
DCD
 
TIM4_IRQHªdËr
 ; 
TIM4


111 
DCD
 
I2C1_EV_IRQHªdËr
 ; 
I2C1
 
Ev’t


112 
DCD
 
I2C1_ER_IRQHªdËr
 ; 
I2C1
 
E¼Ü


113 
DCD
 
I2C2_EV_IRQHªdËr
 ; 
I2C2
 
Ev’t


114 
DCD
 
I2C2_ER_IRQHªdËr
 ; 
I2C2
 
E¼Ü


115 
DCD
 
SPI1_IRQHªdËr
 ; 
SPI1


116 
DCD
 
SPI2_IRQHªdËr
 ; 
SPI2


117 
DCD
 
USART1_IRQHªdËr
 ; 
USART1


118 
DCD
 
USART2_IRQHªdËr
 ; 
USART2


119 
DCD
 
USART3_IRQHªdËr
 ; 
USART3


120 
DCD
 
EXTI15_10_IRQHªdËr
 ; 
EXTI
 
Lše
 15..10

121 
DCD
 
RTCAÏrm_IRQHªdËr
 ; 
RTC
 
AÏrm
 
through
 
EXTI
 
Lše


122 
DCD
 
USBWakeUp_IRQHªdËr
 ; 
USB
 
Wakeup
 
äom
 
su¥’d


123 
DCD
 
TIM8_BRK_TIM12_IRQHªdËr
 ; 
TIM8
 
B»ak
 
ªd
 
TIM12


124 
DCD
 
TIM8_UP_TIM13_IRQHªdËr
 ; 
TIM8
 
Upd©e
 
ªd
 
TIM13


125 
DCD
 
TIM8_TRG_COM_TIM14_IRQHªdËr
 ; 
TIM8
 
Trigg”
 
ªd
 
CommutiÚ
‡nd 
TIM14


126 
DCD
 
TIM8_CC_IRQHªdËr
 ; 
TIM8
 
C­tu»
 
Com·»


127 
DCD
 
ADC3_IRQHªdËr
 ; 
ADC3


128 
DCD
 
FSMC_IRQHªdËr
 ; 
FSMC


129 
DCD
 
SDIO_IRQHªdËr
 ; 
SDIO


130 
DCD
 
TIM5_IRQHªdËr
 ; 
TIM5


131 
DCD
 
SPI3_IRQHªdËr
 ; 
SPI3


132 
DCD
 
UART4_IRQHªdËr
 ; 
UART4


133 
DCD
 
UART5_IRQHªdËr
 ; 
UART5


134 
DCD
 
TIM6_IRQHªdËr
 ; 
TIM6


135 
DCD
 
TIM7_IRQHªdËr
 ; 
TIM7


136 
DCD
 
DMA2_ChªÃl1_IRQHªdËr
 ; 
DMA2
 
ChªÃl1


137 
DCD
 
DMA2_ChªÃl2_IRQHªdËr
 ; 
DMA2
 
ChªÃl2


138 
DCD
 
DMA2_ChªÃl3_IRQHªdËr
 ; 
DMA2
 
ChªÃl3


139 
DCD
 
DMA2_ChªÃl4_5_IRQHªdËr
 ; 
DMA2
 
ChªÃl4
 & 
ChªÃl5


140 
__VeùÜs_End


142 
__VeùÜs_Size
 
EQU
 
__VeùÜs_End
 - 
__VeùÜs


144 
AREA
 |.
‹xt
|, 
CODE
, 
READONLY


146 ; 
Re£t
 
hªdËr


147 
Re£t_HªdËr
 
PROC


148 
EXPORT
 
Re£t_HªdËr
 [
WEAK
]

149 
IMPORT
 
__maš


150 
IMPORT
 
Sy¡emIn™


151 
LDR
 
R0
, =
Sy¡emIn™


152 
BLX
 
R0


153 
LDR
 
R0
, =
__maš


154 
BX
 
R0


155 
ENDP


157 ; 
Dummy
 
Exû±iÚ
 
	$HªdËrs
 (
šfš™e
 
loÝs
 
which
 
ÿn
 
be
 
modif›d
)

159 
NMI_HªdËr
 
PROC


160 
EXPORT
 
NMI_HªdËr
 [
WEAK
]

161 
B
 .

162 
ENDP


163 
H¬dFauÉ_HªdËr
\

164 
PROC


165 
EXPORT
 
H¬dFauÉ_HªdËr
 [
WEAK
]

166 
B
 .

167 
ENDP


168 
MemMªage_HªdËr
\

169 
PROC


170 
EXPORT
 
MemMªage_HªdËr
 [
WEAK
]

171 
B
 .

172 
ENDP


173 
BusFauÉ_HªdËr
\

174 
PROC


175 
EXPORT
 
BusFauÉ_HªdËr
 [
WEAK
]

176 
B
 .

177 
ENDP


178 
U§geFauÉ_HªdËr
\

179 
PROC


180 
EXPORT
 
U§geFauÉ_HªdËr
 [
WEAK
]

181 
B
 .

182 
ENDP


183 
SVC_HªdËr
 
PROC


184 
EXPORT
 
SVC_HªdËr
 [
WEAK
]

185 
B
 .

186 
ENDP


187 
DebugMÚ_HªdËr
\

188 
PROC


189 
EXPORT
 
DebugMÚ_HªdËr
 [
WEAK
]

190 
B
 .

191 
ENDP


192 
P’dSV_HªdËr
 
PROC


193 
EXPORT
 
P’dSV_HªdËr
 [
WEAK
]

194 
B
 .

195 
ENDP


196 
SysTick_HªdËr
 
PROC


197 
EXPORT
 
SysTick_HªdËr
 [
WEAK
]

198 
B
 .

199 
ENDP


201 
DeçuÉ_HªdËr
 
PROC


203 
EXPORT
 
WWDG_IRQHªdËr
 [
WEAK
]

204 
EXPORT
 
PVD_IRQHªdËr
 [
WEAK
]

205 
EXPORT
 
TAMPER_IRQHªdËr
 [
WEAK
]

206 
EXPORT
 
RTC_IRQHªdËr
 [
WEAK
]

207 
EXPORT
 
FLASH_IRQHªdËr
 [
WEAK
]

208 
EXPORT
 
RCC_IRQHªdËr
 [
WEAK
]

209 
EXPORT
 
EXTI0_IRQHªdËr
 [
WEAK
]

210 
EXPORT
 
EXTI1_IRQHªdËr
 [
WEAK
]

211 
EXPORT
 
EXTI2_IRQHªdËr
 [
WEAK
]

212 
EXPORT
 
EXTI3_IRQHªdËr
 [
WEAK
]

213 
EXPORT
 
EXTI4_IRQHªdËr
 [
WEAK
]

214 
EXPORT
 
DMA1_ChªÃl1_IRQHªdËr
 [
WEAK
]

215 
EXPORT
 
DMA1_ChªÃl2_IRQHªdËr
 [
WEAK
]

216 
EXPORT
 
DMA1_ChªÃl3_IRQHªdËr
 [
WEAK
]

217 
EXPORT
 
DMA1_ChªÃl4_IRQHªdËr
 [
WEAK
]

218 
EXPORT
 
DMA1_ChªÃl5_IRQHªdËr
 [
WEAK
]

219 
EXPORT
 
DMA1_ChªÃl6_IRQHªdËr
 [
WEAK
]

220 
EXPORT
 
DMA1_ChªÃl7_IRQHªdËr
 [
WEAK
]

221 
EXPORT
 
ADC1_2_IRQHªdËr
 [
WEAK
]

222 
EXPORT
 
USB_HP_CAN1_TX_IRQHªdËr
 [
WEAK
]

223 
EXPORT
 
USB_LP_CAN1_RX0_IRQHªdËr
 [
WEAK
]

224 
EXPORT
 
CAN1_RX1_IRQHªdËr
 [
WEAK
]

225 
EXPORT
 
CAN1_SCE_IRQHªdËr
 [
WEAK
]

226 
EXPORT
 
EXTI9_5_IRQHªdËr
 [
WEAK
]

227 
EXPORT
 
TIM1_BRK_TIM9_IRQHªdËr
 [
WEAK
]

228 
EXPORT
 
TIM1_UP_TIM10_IRQHªdËr
 [
WEAK
]

229 
EXPORT
 
TIM1_TRG_COM_TIM11_IRQHªdËr
 [
WEAK
]

230 
EXPORT
 
TIM1_CC_IRQHªdËr
 [
WEAK
]

231 
EXPORT
 
TIM2_IRQHªdËr
 [
WEAK
]

232 
EXPORT
 
TIM3_IRQHªdËr
 [
WEAK
]

233 
EXPORT
 
TIM4_IRQHªdËr
 [
WEAK
]

234 
EXPORT
 
I2C1_EV_IRQHªdËr
 [
WEAK
]

235 
EXPORT
 
I2C1_ER_IRQHªdËr
 [
WEAK
]

236 
EXPORT
 
I2C2_EV_IRQHªdËr
 [
WEAK
]

237 
EXPORT
 
I2C2_ER_IRQHªdËr
 [
WEAK
]

238 
EXPORT
 
SPI1_IRQHªdËr
 [
WEAK
]

239 
EXPORT
 
SPI2_IRQHªdËr
 [
WEAK
]

240 
EXPORT
 
USART1_IRQHªdËr
 [
WEAK
]

241 
EXPORT
 
USART2_IRQHªdËr
 [
WEAK
]

242 
EXPORT
 
USART3_IRQHªdËr
 [
WEAK
]

243 
EXPORT
 
EXTI15_10_IRQHªdËr
 [
WEAK
]

244 
EXPORT
 
RTCAÏrm_IRQHªdËr
 [
WEAK
]

245 
EXPORT
 
USBWakeUp_IRQHªdËr
 [
WEAK
]

246 
EXPORT
 
TIM8_BRK_TIM12_IRQHªdËr
 [
WEAK
]

247 
EXPORT
 
TIM8_UP_TIM13_IRQHªdËr
 [
WEAK
]

248 
EXPORT
 
TIM8_TRG_COM_TIM14_IRQHªdËr
 [
WEAK
]

249 
EXPORT
 
TIM8_CC_IRQHªdËr
 [
WEAK
]

250 
EXPORT
 
ADC3_IRQHªdËr
 [
WEAK
]

251 
EXPORT
 
FSMC_IRQHªdËr
 [
WEAK
]

252 
EXPORT
 
SDIO_IRQHªdËr
 [
WEAK
]

253 
EXPORT
 
TIM5_IRQHªdËr
 [
WEAK
]

254 
EXPORT
 
SPI3_IRQHªdËr
 [
WEAK
]

255 
EXPORT
 
UART4_IRQHªdËr
 [
WEAK
]

256 
EXPORT
 
UART5_IRQHªdËr
 [
WEAK
]

257 
EXPORT
 
TIM6_IRQHªdËr
 [
WEAK
]

258 
EXPORT
 
TIM7_IRQHªdËr
 [
WEAK
]

259 
EXPORT
 
DMA2_ChªÃl1_IRQHªdËr
 [
WEAK
]

260 
EXPORT
 
DMA2_ChªÃl2_IRQHªdËr
 [
WEAK
]

261 
EXPORT
 
DMA2_ChªÃl3_IRQHªdËr
 [
WEAK
]

262 
EXPORT
 
DMA2_ChªÃl4_5_IRQHªdËr
 [
WEAK
]

264 
WWDG_IRQHªdËr


265 
PVD_IRQHªdËr


266 
TAMPER_IRQHªdËr


267 
RTC_IRQHªdËr


268 
FLASH_IRQHªdËr


269 
RCC_IRQHªdËr


270 
EXTI0_IRQHªdËr


271 
EXTI1_IRQHªdËr


272 
EXTI2_IRQHªdËr


273 
EXTI3_IRQHªdËr


274 
EXTI4_IRQHªdËr


275 
DMA1_ChªÃl1_IRQHªdËr


276 
DMA1_ChªÃl2_IRQHªdËr


277 
DMA1_ChªÃl3_IRQHªdËr


278 
DMA1_ChªÃl4_IRQHªdËr


279 
DMA1_ChªÃl5_IRQHªdËr


280 
DMA1_ChªÃl6_IRQHªdËr


281 
DMA1_ChªÃl7_IRQHªdËr


282 
ADC1_2_IRQHªdËr


283 
USB_HP_CAN1_TX_IRQHªdËr


284 
USB_LP_CAN1_RX0_IRQHªdËr


285 
CAN1_RX1_IRQHªdËr


286 
CAN1_SCE_IRQHªdËr


287 
EXTI9_5_IRQHªdËr


288 
TIM1_BRK_TIM9_IRQHªdËr


289 
TIM1_UP_TIM10_IRQHªdËr


290 
TIM1_TRG_COM_TIM11_IRQHªdËr


291 
TIM1_CC_IRQHªdËr


292 
TIM2_IRQHªdËr


293 
TIM3_IRQHªdËr


294 
TIM4_IRQHªdËr


295 
I2C1_EV_IRQHªdËr


296 
I2C1_ER_IRQHªdËr


297 
I2C2_EV_IRQHªdËr


298 
I2C2_ER_IRQHªdËr


299 
SPI1_IRQHªdËr


300 
SPI2_IRQHªdËr


301 
USART1_IRQHªdËr


302 
USART2_IRQHªdËr


303 
USART3_IRQHªdËr


304 
EXTI15_10_IRQHªdËr


305 
RTCAÏrm_IRQHªdËr


306 
USBWakeUp_IRQHªdËr


307 
TIM8_BRK_TIM12_IRQHªdËr


308 
TIM8_UP_TIM13_IRQHªdËr


309 
TIM8_TRG_COM_TIM14_IRQHªdËr


310 
TIM8_CC_IRQHªdËr


311 
ADC3_IRQHªdËr


312 
FSMC_IRQHªdËr


313 
SDIO_IRQHªdËr


314 
TIM5_IRQHªdËr


315 
SPI3_IRQHªdËr


316 
UART4_IRQHªdËr


317 
UART5_IRQHªdËr


318 
TIM6_IRQHªdËr


319 
TIM7_IRQHªdËr


320 
DMA2_ChªÃl1_IRQHªdËr


321 
DMA2_ChªÃl2_IRQHªdËr


322 
DMA2_ChªÃl3_IRQHªdËr


323 
DMA2_ChªÃl4_5_IRQHªdËr


324 
B
 .

326 
ENDP


328 
ALIGN


331 ; 
U£r
 
Sck
 
ªd
 
H—p
 
š™Ÿliz©iÚ


333 
IF
 :
DEF
:
__MICROLIB


335 
EXPORT
 
__š™Ÿl_¥


336 
EXPORT
 
__h—p_ba£


337 
EXPORT
 
__h—p_lim™


339 
ELSE


341 
IMPORT
 
__u£_two_»giÚ_memÜy


342 
EXPORT
 
__u£r_š™Ÿl_¡ackh—p


344 
__u£r_š™Ÿl_¡ackh—p


346 
LDR
 
R0
, = 
H—p_Mem


347 
LDR
 
R1
, =(
Sck_Mem
 + 
Sck_Size
)

348 
LDR
 
R2
, = (
H—p_Mem
 + 
H—p_Size
)

349 
LDR
 
R3
, = 
Sck_Mem


350 
BX
 
LR


352 
ALIGN


354 
ENDIF


356 
END


358 ;******************* (
C
è
COPYRIGHT
 2011 
STMiüÛËùrÚics
 *****
END
 
OF
 
FILE
*****

	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Start/stm32f10x.h

50 #iâdeà
__STM32F10x_H


51 
	#__STM32F10x_H


	)

53 #ifdeà
__ýlu¥lus


65 #ià!
defšed
 (
STM32F10X_LD
è&& !defšed (
STM32F10X_LD_VL
è&& !defšed (
STM32F10X_MD
è&& !defšed (
STM32F10X_MD_VL
è&& !defšed (
STM32F10X_HD
è&& !defšed (
STM32F10X_HD_VL
è&& !defšed (
STM32F10X_XL
è&& !defšed (
STM32F10X_CL
)

95 #ià!
defšed
 (
STM32F10X_LD
è&& !defšed (
STM32F10X_LD_VL
è&& !defšed (
STM32F10X_MD
è&& !defšed (
STM32F10X_MD_VL
è&& !defšed (
STM32F10X_HD
è&& !defšed (
STM32F10X_HD_VL
è&& !defšed (
STM32F10X_XL
è&& !defšed (
STM32F10X_CL
)

99 #ià!
defšed
 
USE_STDPERIPH_DRIVER


115 #ià!
defšed
 
HSE_VALUE


116 #ifdeà
STM32F10X_CL


117 
	#HSE_VALUE
 ((
ušt32_t
)25000000è

	)

119 
	#HSE_VALUE
 ((
ušt32_t
)8000000è

	)

128 
	#HSE_STARTUP_TIMEOUT
 ((
ušt16_t
)0x0500è

	)

130 
	#HSI_VALUE
 ((
ušt32_t
)8000000è

	)

135 
	#__STM32F10X_STDPERIPH_VERSION_MAIN
 (0x03è

	)

136 
	#__STM32F10X_STDPERIPH_VERSION_SUB1
 (0x05è

	)

137 
	#__STM32F10X_STDPERIPH_VERSION_SUB2
 (0x00è

	)

138 
	#__STM32F10X_STDPERIPH_VERSION_RC
 (0x00è

	)

139 
	#__STM32F10X_STDPERIPH_VERSION
 ( (
__STM32F10X_STDPERIPH_VERSION_MAIN
 << 24)\

	)

140 |(
__STM32F10X_STDPERIPH_VERSION_SUB1
 << 16)\

141 |(
__STM32F10X_STDPERIPH_VERSION_SUB2
 << 8)\

142 |(
__STM32F10X_STDPERIPH_VERSION_RC
))

155 #ifdeà
STM32F10X_XL


156 
	#__MPU_PRESENT
 1

	)

158 
	#__MPU_PRESENT
 0

	)

160 
	#__NVIC_PRIO_BITS
 4

	)

161 
	#__V’dÜ_SysTickCÚfig
 0

	)

167 
	eIRQn


170 
NÚMaskabËIÁ_IRQn
 = -14,

171 
MemÜyMªagem’t_IRQn
 = -12,

172 
BusFauÉ_IRQn
 = -11,

173 
U§geFauÉ_IRQn
 = -10,

174 
SVC®l_IRQn
 = -5,

175 
DebugMÚ™Ü_IRQn
 = -4,

176 
P’dSV_IRQn
 = -2,

177 
SysTick_IRQn
 = -1,

180 
WWDG_IRQn
 = 0,

181 
PVD_IRQn
 = 1,

182 
TAMPER_IRQn
 = 2,

183 
RTC_IRQn
 = 3,

184 
FLASH_IRQn
 = 4,

185 
RCC_IRQn
 = 5,

186 
EXTI0_IRQn
 = 6,

187 
EXTI1_IRQn
 = 7,

188 
EXTI2_IRQn
 = 8,

189 
EXTI3_IRQn
 = 9,

190 
EXTI4_IRQn
 = 10,

191 
DMA1_ChªÃl1_IRQn
 = 11,

192 
DMA1_ChªÃl2_IRQn
 = 12,

193 
DMA1_ChªÃl3_IRQn
 = 13,

194 
DMA1_ChªÃl4_IRQn
 = 14,

195 
DMA1_ChªÃl5_IRQn
 = 15,

196 
DMA1_ChªÃl6_IRQn
 = 16,

197 
DMA1_ChªÃl7_IRQn
 = 17,

199 #ifdeà
STM32F10X_LD


200 
ADC1_2_IRQn
 = 18,

201 
USB_HP_CAN1_TX_IRQn
 = 19,

202 
USB_LP_CAN1_RX0_IRQn
 = 20,

203 
CAN1_RX1_IRQn
 = 21,

204 
CAN1_SCE_IRQn
 = 22,

205 
EXTI9_5_IRQn
 = 23,

206 
TIM1_BRK_IRQn
 = 24,

207 
TIM1_UP_IRQn
 = 25,

208 
TIM1_TRG_COM_IRQn
 = 26,

209 
TIM1_CC_IRQn
 = 27,

210 
TIM2_IRQn
 = 28,

211 
TIM3_IRQn
 = 29,

212 
I2C1_EV_IRQn
 = 31,

213 
I2C1_ER_IRQn
 = 32,

214 
SPI1_IRQn
 = 35,

215 
USART1_IRQn
 = 37,

216 
USART2_IRQn
 = 38,

217 
EXTI15_10_IRQn
 = 40,

218 
RTCAÏrm_IRQn
 = 41,

219 
USBWakeUp_IRQn
 = 42

222 #ifdeà
STM32F10X_LD_VL


223 
ADC1_IRQn
 = 18,

224 
EXTI9_5_IRQn
 = 23,

225 
TIM1_BRK_TIM15_IRQn
 = 24,

226 
TIM1_UP_TIM16_IRQn
 = 25,

227 
TIM1_TRG_COM_TIM17_IRQn
 = 26,

228 
TIM1_CC_IRQn
 = 27,

229 
TIM2_IRQn
 = 28,

230 
TIM3_IRQn
 = 29,

231 
I2C1_EV_IRQn
 = 31,

232 
I2C1_ER_IRQn
 = 32,

233 
SPI1_IRQn
 = 35,

234 
USART1_IRQn
 = 37,

235 
USART2_IRQn
 = 38,

236 
EXTI15_10_IRQn
 = 40,

237 
RTCAÏrm_IRQn
 = 41,

238 
CEC_IRQn
 = 42,

239 
TIM6_DAC_IRQn
 = 54,

240 
TIM7_IRQn
 = 55

243 #ifdeà
STM32F10X_MD


244 
ADC1_2_IRQn
 = 18,

245 
USB_HP_CAN1_TX_IRQn
 = 19,

246 
USB_LP_CAN1_RX0_IRQn
 = 20,

247 
CAN1_RX1_IRQn
 = 21,

248 
CAN1_SCE_IRQn
 = 22,

249 
EXTI9_5_IRQn
 = 23,

250 
TIM1_BRK_IRQn
 = 24,

251 
TIM1_UP_IRQn
 = 25,

252 
TIM1_TRG_COM_IRQn
 = 26,

253 
TIM1_CC_IRQn
 = 27,

254 
TIM2_IRQn
 = 28,

255 
TIM3_IRQn
 = 29,

256 
TIM4_IRQn
 = 30,

257 
I2C1_EV_IRQn
 = 31,

258 
I2C1_ER_IRQn
 = 32,

259 
I2C2_EV_IRQn
 = 33,

260 
I2C2_ER_IRQn
 = 34,

261 
SPI1_IRQn
 = 35,

262 
SPI2_IRQn
 = 36,

263 
USART1_IRQn
 = 37,

264 
USART2_IRQn
 = 38,

265 
USART3_IRQn
 = 39,

266 
EXTI15_10_IRQn
 = 40,

267 
RTCAÏrm_IRQn
 = 41,

268 
USBWakeUp_IRQn
 = 42

271 #ifdeà
STM32F10X_MD_VL


272 
ADC1_IRQn
 = 18,

273 
EXTI9_5_IRQn
 = 23,

274 
TIM1_BRK_TIM15_IRQn
 = 24,

275 
TIM1_UP_TIM16_IRQn
 = 25,

276 
TIM1_TRG_COM_TIM17_IRQn
 = 26,

277 
TIM1_CC_IRQn
 = 27,

278 
TIM2_IRQn
 = 28,

279 
TIM3_IRQn
 = 29,

280 
TIM4_IRQn
 = 30,

281 
I2C1_EV_IRQn
 = 31,

282 
I2C1_ER_IRQn
 = 32,

283 
I2C2_EV_IRQn
 = 33,

284 
I2C2_ER_IRQn
 = 34,

285 
SPI1_IRQn
 = 35,

286 
SPI2_IRQn
 = 36,

287 
USART1_IRQn
 = 37,

288 
USART2_IRQn
 = 38,

289 
USART3_IRQn
 = 39,

290 
EXTI15_10_IRQn
 = 40,

291 
RTCAÏrm_IRQn
 = 41,

292 
CEC_IRQn
 = 42,

293 
TIM6_DAC_IRQn
 = 54,

294 
TIM7_IRQn
 = 55

297 #ifdeà
STM32F10X_HD


298 
ADC1_2_IRQn
 = 18,

299 
USB_HP_CAN1_TX_IRQn
 = 19,

300 
USB_LP_CAN1_RX0_IRQn
 = 20,

301 
CAN1_RX1_IRQn
 = 21,

302 
CAN1_SCE_IRQn
 = 22,

303 
EXTI9_5_IRQn
 = 23,

304 
TIM1_BRK_IRQn
 = 24,

305 
TIM1_UP_IRQn
 = 25,

306 
TIM1_TRG_COM_IRQn
 = 26,

307 
TIM1_CC_IRQn
 = 27,

308 
TIM2_IRQn
 = 28,

309 
TIM3_IRQn
 = 29,

310 
TIM4_IRQn
 = 30,

311 
I2C1_EV_IRQn
 = 31,

312 
I2C1_ER_IRQn
 = 32,

313 
I2C2_EV_IRQn
 = 33,

314 
I2C2_ER_IRQn
 = 34,

315 
SPI1_IRQn
 = 35,

316 
SPI2_IRQn
 = 36,

317 
USART1_IRQn
 = 37,

318 
USART2_IRQn
 = 38,

319 
USART3_IRQn
 = 39,

320 
EXTI15_10_IRQn
 = 40,

321 
RTCAÏrm_IRQn
 = 41,

322 
USBWakeUp_IRQn
 = 42,

323 
TIM8_BRK_IRQn
 = 43,

324 
TIM8_UP_IRQn
 = 44,

325 
TIM8_TRG_COM_IRQn
 = 45,

326 
TIM8_CC_IRQn
 = 46,

327 
ADC3_IRQn
 = 47,

328 
FSMC_IRQn
 = 48,

329 
SDIO_IRQn
 = 49,

330 
TIM5_IRQn
 = 50,

331 
SPI3_IRQn
 = 51,

332 
UART4_IRQn
 = 52,

333 
UART5_IRQn
 = 53,

334 
TIM6_IRQn
 = 54,

335 
TIM7_IRQn
 = 55,

336 
DMA2_ChªÃl1_IRQn
 = 56,

337 
DMA2_ChªÃl2_IRQn
 = 57,

338 
DMA2_ChªÃl3_IRQn
 = 58,

339 
DMA2_ChªÃl4_5_IRQn
 = 59

342 #ifdeà
STM32F10X_HD_VL


343 
ADC1_IRQn
 = 18,

344 
EXTI9_5_IRQn
 = 23,

345 
TIM1_BRK_TIM15_IRQn
 = 24,

346 
TIM1_UP_TIM16_IRQn
 = 25,

347 
TIM1_TRG_COM_TIM17_IRQn
 = 26,

348 
TIM1_CC_IRQn
 = 27,

349 
TIM2_IRQn
 = 28,

350 
TIM3_IRQn
 = 29,

351 
TIM4_IRQn
 = 30,

352 
I2C1_EV_IRQn
 = 31,

353 
I2C1_ER_IRQn
 = 32,

354 
I2C2_EV_IRQn
 = 33,

355 
I2C2_ER_IRQn
 = 34,

356 
SPI1_IRQn
 = 35,

357 
SPI2_IRQn
 = 36,

358 
USART1_IRQn
 = 37,

359 
USART2_IRQn
 = 38,

360 
USART3_IRQn
 = 39,

361 
EXTI15_10_IRQn
 = 40,

362 
RTCAÏrm_IRQn
 = 41,

363 
CEC_IRQn
 = 42,

364 
TIM12_IRQn
 = 43,

365 
TIM13_IRQn
 = 44,

366 
TIM14_IRQn
 = 45,

367 
TIM5_IRQn
 = 50,

368 
SPI3_IRQn
 = 51,

369 
UART4_IRQn
 = 52,

370 
UART5_IRQn
 = 53,

371 
TIM6_DAC_IRQn
 = 54,

372 
TIM7_IRQn
 = 55,

373 
DMA2_ChªÃl1_IRQn
 = 56,

374 
DMA2_ChªÃl2_IRQn
 = 57,

375 
DMA2_ChªÃl3_IRQn
 = 58,

376 
DMA2_ChªÃl4_5_IRQn
 = 59,

377 
DMA2_ChªÃl5_IRQn
 = 60

382 #ifdeà
STM32F10X_XL


383 
ADC1_2_IRQn
 = 18,

384 
USB_HP_CAN1_TX_IRQn
 = 19,

385 
USB_LP_CAN1_RX0_IRQn
 = 20,

386 
CAN1_RX1_IRQn
 = 21,

387 
CAN1_SCE_IRQn
 = 22,

388 
EXTI9_5_IRQn
 = 23,

389 
TIM1_BRK_TIM9_IRQn
 = 24,

390 
TIM1_UP_TIM10_IRQn
 = 25,

391 
TIM1_TRG_COM_TIM11_IRQn
 = 26,

392 
TIM1_CC_IRQn
 = 27,

393 
TIM2_IRQn
 = 28,

394 
TIM3_IRQn
 = 29,

395 
TIM4_IRQn
 = 30,

396 
I2C1_EV_IRQn
 = 31,

397 
I2C1_ER_IRQn
 = 32,

398 
I2C2_EV_IRQn
 = 33,

399 
I2C2_ER_IRQn
 = 34,

400 
SPI1_IRQn
 = 35,

401 
SPI2_IRQn
 = 36,

402 
USART1_IRQn
 = 37,

403 
USART2_IRQn
 = 38,

404 
USART3_IRQn
 = 39,

405 
EXTI15_10_IRQn
 = 40,

406 
RTCAÏrm_IRQn
 = 41,

407 
USBWakeUp_IRQn
 = 42,

408 
TIM8_BRK_TIM12_IRQn
 = 43,

409 
TIM8_UP_TIM13_IRQn
 = 44,

410 
TIM8_TRG_COM_TIM14_IRQn
 = 45,

411 
TIM8_CC_IRQn
 = 46,

412 
ADC3_IRQn
 = 47,

413 
FSMC_IRQn
 = 48,

414 
SDIO_IRQn
 = 49,

415 
TIM5_IRQn
 = 50,

416 
SPI3_IRQn
 = 51,

417 
UART4_IRQn
 = 52,

418 
UART5_IRQn
 = 53,

419 
TIM6_IRQn
 = 54,

420 
TIM7_IRQn
 = 55,

421 
DMA2_ChªÃl1_IRQn
 = 56,

422 
DMA2_ChªÃl2_IRQn
 = 57,

423 
DMA2_ChªÃl3_IRQn
 = 58,

424 
DMA2_ChªÃl4_5_IRQn
 = 59

427 #ifdeà
STM32F10X_CL


428 
ADC1_2_IRQn
 = 18,

429 
CAN1_TX_IRQn
 = 19,

430 
CAN1_RX0_IRQn
 = 20,

431 
CAN1_RX1_IRQn
 = 21,

432 
CAN1_SCE_IRQn
 = 22,

433 
EXTI9_5_IRQn
 = 23,

434 
TIM1_BRK_IRQn
 = 24,

435 
TIM1_UP_IRQn
 = 25,

436 
TIM1_TRG_COM_IRQn
 = 26,

437 
TIM1_CC_IRQn
 = 27,

438 
TIM2_IRQn
 = 28,

439 
TIM3_IRQn
 = 29,

440 
TIM4_IRQn
 = 30,

441 
I2C1_EV_IRQn
 = 31,

442 
I2C1_ER_IRQn
 = 32,

443 
I2C2_EV_IRQn
 = 33,

444 
I2C2_ER_IRQn
 = 34,

445 
SPI1_IRQn
 = 35,

446 
SPI2_IRQn
 = 36,

447 
USART1_IRQn
 = 37,

448 
USART2_IRQn
 = 38,

449 
USART3_IRQn
 = 39,

450 
EXTI15_10_IRQn
 = 40,

451 
RTCAÏrm_IRQn
 = 41,

452 
OTG_FS_WKUP_IRQn
 = 42,

453 
TIM5_IRQn
 = 50,

454 
SPI3_IRQn
 = 51,

455 
UART4_IRQn
 = 52,

456 
UART5_IRQn
 = 53,

457 
TIM6_IRQn
 = 54,

458 
TIM7_IRQn
 = 55,

459 
DMA2_ChªÃl1_IRQn
 = 56,

460 
DMA2_ChªÃl2_IRQn
 = 57,

461 
DMA2_ChªÃl3_IRQn
 = 58,

462 
DMA2_ChªÃl4_IRQn
 = 59,

463 
DMA2_ChªÃl5_IRQn
 = 60,

464 
ETH_IRQn
 = 61,

465 
ETH_WKUP_IRQn
 = 62,

466 
CAN2_TX_IRQn
 = 63,

467 
CAN2_RX0_IRQn
 = 64,

468 
CAN2_RX1_IRQn
 = 65,

469 
CAN2_SCE_IRQn
 = 66,

470 
OTG_FS_IRQn
 = 67

472 } 
	tIRQn_Ty³
;

478 
	~"cÜe_cm3.h
"

479 
	~"sy¡em_¡m32f10x.h
"

480 
	~<¡dšt.h
>

487 
št32_t
 
	ts32
;

488 
št16_t
 
	ts16
;

489 
št8_t
 
	ts8
;

491 cÚ¡ 
	tšt32_t
 
	tsc32
;

492 cÚ¡ 
	tšt16_t
 
	tsc16
;

493 cÚ¡ 
	tšt8_t
 
	tsc8
;

495 
__IO
 
	tšt32_t
 
	tvs32
;

496 
__IO
 
	tšt16_t
 
	tvs16
;

497 
__IO
 
	tšt8_t
 
	tvs8
;

499 
__I
 
	tšt32_t
 
	tvsc32
;

500 
__I
 
	tšt16_t
 
	tvsc16
;

501 
__I
 
	tšt8_t
 
	tvsc8
;

503 
ušt32_t
 
	tu32
;

504 
ušt16_t
 
	tu16
;

505 
ušt8_t
 
	tu8
;

507 cÚ¡ 
	tušt32_t
 
	tuc32
;

508 cÚ¡ 
	tušt16_t
 
	tuc16
;

509 cÚ¡ 
	tušt8_t
 
	tuc8
;

511 
__IO
 
	tušt32_t
 
	tvu32
;

512 
__IO
 
	tušt16_t
 
	tvu16
;

513 
__IO
 
	tušt8_t
 
	tvu8
;

515 
__I
 
	tušt32_t
 
	tvuc32
;

516 
__I
 
	tušt16_t
 
	tvuc16
;

517 
__I
 
	tušt8_t
 
	tvuc8
;

519 ’um {
RESET
 = 0, 
SET
 = !RESET} 
	tFÏgStus
, 
	tITStus
;

521 ’um {
DISABLE
 = 0, 
ENABLE
 = !DISABLE} 
	tFunùiÚ®S‹
;

522 
	#IS_FUNCTIONAL_STATE
(
STATE
è(((STATEè=ð
DISABLE
è|| ((STATEè=ð
ENABLE
))

	)

524 ’um {
ERROR
 = 0, 
SUCCESS
 = !ERROR} 
	tE¼ÜStus
;

527 
	#HSES¹Up_TimeOut
 
HSE_STARTUP_TIMEOUT


	)

528 
	#HSE_V®ue
 
HSE_VALUE


	)

529 
	#HSI_V®ue
 
HSI_VALUE


	)

544 
__IO
 
ušt32_t
 
SR
;

545 
__IO
 
ušt32_t
 
CR1
;

546 
__IO
 
ušt32_t
 
CR2
;

547 
__IO
 
ušt32_t
 
SMPR1
;

548 
__IO
 
ušt32_t
 
SMPR2
;

549 
__IO
 
ušt32_t
 
JOFR1
;

550 
__IO
 
ušt32_t
 
JOFR2
;

551 
__IO
 
ušt32_t
 
JOFR3
;

552 
__IO
 
ušt32_t
 
JOFR4
;

553 
__IO
 
ušt32_t
 
HTR
;

554 
__IO
 
ušt32_t
 
LTR
;

555 
__IO
 
ušt32_t
 
SQR1
;

556 
__IO
 
ušt32_t
 
SQR2
;

557 
__IO
 
ušt32_t
 
SQR3
;

558 
__IO
 
ušt32_t
 
JSQR
;

559 
__IO
 
ušt32_t
 
JDR1
;

560 
__IO
 
ušt32_t
 
JDR2
;

561 
__IO
 
ušt32_t
 
JDR3
;

562 
__IO
 
ušt32_t
 
JDR4
;

563 
__IO
 
ušt32_t
 
DR
;

564 } 
	tADC_Ty³Def
;

572 
ušt32_t
 
RESERVED0
;

573 
__IO
 
ušt16_t
 
DR1
;

574 
ušt16_t
 
RESERVED1
;

575 
__IO
 
ušt16_t
 
DR2
;

576 
ušt16_t
 
RESERVED2
;

577 
__IO
 
ušt16_t
 
DR3
;

578 
ušt16_t
 
RESERVED3
;

579 
__IO
 
ušt16_t
 
DR4
;

580 
ušt16_t
 
RESERVED4
;

581 
__IO
 
ušt16_t
 
DR5
;

582 
ušt16_t
 
RESERVED5
;

583 
__IO
 
ušt16_t
 
DR6
;

584 
ušt16_t
 
RESERVED6
;

585 
__IO
 
ušt16_t
 
DR7
;

586 
ušt16_t
 
RESERVED7
;

587 
__IO
 
ušt16_t
 
DR8
;

588 
ušt16_t
 
RESERVED8
;

589 
__IO
 
ušt16_t
 
DR9
;

590 
ušt16_t
 
RESERVED9
;

591 
__IO
 
ušt16_t
 
DR10
;

592 
ušt16_t
 
RESERVED10
;

593 
__IO
 
ušt16_t
 
RTCCR
;

594 
ušt16_t
 
RESERVED11
;

595 
__IO
 
ušt16_t
 
CR
;

596 
ušt16_t
 
RESERVED12
;

597 
__IO
 
ušt16_t
 
CSR
;

598 
ušt16_t
 
RESERVED13
[5];

599 
__IO
 
ušt16_t
 
DR11
;

600 
ušt16_t
 
RESERVED14
;

601 
__IO
 
ušt16_t
 
DR12
;

602 
ušt16_t
 
RESERVED15
;

603 
__IO
 
ušt16_t
 
DR13
;

604 
ušt16_t
 
RESERVED16
;

605 
__IO
 
ušt16_t
 
DR14
;

606 
ušt16_t
 
RESERVED17
;

607 
__IO
 
ušt16_t
 
DR15
;

608 
ušt16_t
 
RESERVED18
;

609 
__IO
 
ušt16_t
 
DR16
;

610 
ušt16_t
 
RESERVED19
;

611 
__IO
 
ušt16_t
 
DR17
;

612 
ušt16_t
 
RESERVED20
;

613 
__IO
 
ušt16_t
 
DR18
;

614 
ušt16_t
 
RESERVED21
;

615 
__IO
 
ušt16_t
 
DR19
;

616 
ušt16_t
 
RESERVED22
;

617 
__IO
 
ušt16_t
 
DR20
;

618 
ušt16_t
 
RESERVED23
;

619 
__IO
 
ušt16_t
 
DR21
;

620 
ušt16_t
 
RESERVED24
;

621 
__IO
 
ušt16_t
 
DR22
;

622 
ušt16_t
 
RESERVED25
;

623 
__IO
 
ušt16_t
 
DR23
;

624 
ušt16_t
 
RESERVED26
;

625 
__IO
 
ušt16_t
 
DR24
;

626 
ušt16_t
 
RESERVED27
;

627 
__IO
 
ušt16_t
 
DR25
;

628 
ušt16_t
 
RESERVED28
;

629 
__IO
 
ušt16_t
 
DR26
;

630 
ušt16_t
 
RESERVED29
;

631 
__IO
 
ušt16_t
 
DR27
;

632 
ušt16_t
 
RESERVED30
;

633 
__IO
 
ušt16_t
 
DR28
;

634 
ušt16_t
 
RESERVED31
;

635 
__IO
 
ušt16_t
 
DR29
;

636 
ušt16_t
 
RESERVED32
;

637 
__IO
 
ušt16_t
 
DR30
;

638 
ušt16_t
 
RESERVED33
;

639 
__IO
 
ušt16_t
 
DR31
;

640 
ušt16_t
 
RESERVED34
;

641 
__IO
 
ušt16_t
 
DR32
;

642 
ušt16_t
 
RESERVED35
;

643 
__IO
 
ušt16_t
 
DR33
;

644 
ušt16_t
 
RESERVED36
;

645 
__IO
 
ušt16_t
 
DR34
;

646 
ušt16_t
 
RESERVED37
;

647 
__IO
 
ušt16_t
 
DR35
;

648 
ušt16_t
 
RESERVED38
;

649 
__IO
 
ušt16_t
 
DR36
;

650 
ušt16_t
 
RESERVED39
;

651 
__IO
 
ušt16_t
 
DR37
;

652 
ušt16_t
 
RESERVED40
;

653 
__IO
 
ušt16_t
 
DR38
;

654 
ušt16_t
 
RESERVED41
;

655 
__IO
 
ušt16_t
 
DR39
;

656 
ušt16_t
 
RESERVED42
;

657 
__IO
 
ušt16_t
 
DR40
;

658 
ušt16_t
 
RESERVED43
;

659 
__IO
 
ušt16_t
 
DR41
;

660 
ušt16_t
 
RESERVED44
;

661 
__IO
 
ušt16_t
 
DR42
;

662 
ušt16_t
 
RESERVED45
;

663 } 
	tBKP_Ty³Def
;

671 
__IO
 
ušt32_t
 
TIR
;

672 
__IO
 
ušt32_t
 
TDTR
;

673 
__IO
 
ušt32_t
 
TDLR
;

674 
__IO
 
ušt32_t
 
TDHR
;

675 } 
	tCAN_TxMažBox_Ty³Def
;

683 
__IO
 
ušt32_t
 
RIR
;

684 
__IO
 
ušt32_t
 
RDTR
;

685 
__IO
 
ušt32_t
 
RDLR
;

686 
__IO
 
ušt32_t
 
RDHR
;

687 } 
	tCAN_FIFOMažBox_Ty³Def
;

695 
__IO
 
ušt32_t
 
FR1
;

696 
__IO
 
ušt32_t
 
FR2
;

697 } 
	tCAN_Fž‹rRegi¡”_Ty³Def
;

705 
__IO
 
ušt32_t
 
MCR
;

706 
__IO
 
ušt32_t
 
MSR
;

707 
__IO
 
ušt32_t
 
TSR
;

708 
__IO
 
ušt32_t
 
RF0R
;

709 
__IO
 
ušt32_t
 
RF1R
;

710 
__IO
 
ušt32_t
 
IER
;

711 
__IO
 
ušt32_t
 
ESR
;

712 
__IO
 
ušt32_t
 
BTR
;

713 
ušt32_t
 
RESERVED0
[88];

714 
CAN_TxMažBox_Ty³Def
 
sTxMažBox
[3];

715 
CAN_FIFOMažBox_Ty³Def
 
sFIFOMažBox
[2];

716 
ušt32_t
 
RESERVED1
[12];

717 
__IO
 
ušt32_t
 
FMR
;

718 
__IO
 
ušt32_t
 
FM1R
;

719 
ušt32_t
 
RESERVED2
;

720 
__IO
 
ušt32_t
 
FS1R
;

721 
ušt32_t
 
RESERVED3
;

722 
__IO
 
ušt32_t
 
FFA1R
;

723 
ušt32_t
 
RESERVED4
;

724 
__IO
 
ušt32_t
 
FA1R
;

725 
ušt32_t
 
RESERVED5
[8];

726 #iâdeà
STM32F10X_CL


727 
CAN_Fž‹rRegi¡”_Ty³Def
 
sFž‹rRegi¡”
[14];

729 
CAN_Fž‹rRegi¡”_Ty³Def
 
sFž‹rRegi¡”
[28];

731 } 
	tCAN_Ty³Def
;

738 
__IO
 
ušt32_t
 
CFGR
;

739 
__IO
 
ušt32_t
 
OAR
;

740 
__IO
 
ušt32_t
 
PRES
;

741 
__IO
 
ušt32_t
 
ESR
;

742 
__IO
 
ušt32_t
 
CSR
;

743 
__IO
 
ušt32_t
 
TXD
;

744 
__IO
 
ušt32_t
 
RXD
;

745 } 
	tCEC_Ty³Def
;

753 
__IO
 
ušt32_t
 
DR
;

754 
__IO
 
ušt8_t
 
IDR
;

755 
ušt8_t
 
RESERVED0
;

756 
ušt16_t
 
RESERVED1
;

757 
__IO
 
ušt32_t
 
CR
;

758 } 
	tCRC_Ty³Def
;

766 
__IO
 
ušt32_t
 
CR
;

767 
__IO
 
ušt32_t
 
SWTRIGR
;

768 
__IO
 
ušt32_t
 
DHR12R1
;

769 
__IO
 
ušt32_t
 
DHR12L1
;

770 
__IO
 
ušt32_t
 
DHR8R1
;

771 
__IO
 
ušt32_t
 
DHR12R2
;

772 
__IO
 
ušt32_t
 
DHR12L2
;

773 
__IO
 
ušt32_t
 
DHR8R2
;

774 
__IO
 
ušt32_t
 
DHR12RD
;

775 
__IO
 
ušt32_t
 
DHR12LD
;

776 
__IO
 
ušt32_t
 
DHR8RD
;

777 
__IO
 
ušt32_t
 
DOR1
;

778 
__IO
 
ušt32_t
 
DOR2
;

779 #ià
defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
)

780 
__IO
 
ušt32_t
 
SR
;

782 } 
	tDAC_Ty³Def
;

790 
__IO
 
ušt32_t
 
IDCODE
;

791 
__IO
 
ušt32_t
 
CR
;

792 }
	tDBGMCU_Ty³Def
;

800 
__IO
 
ušt32_t
 
CCR
;

801 
__IO
 
ušt32_t
 
CNDTR
;

802 
__IO
 
ušt32_t
 
CPAR
;

803 
__IO
 
ušt32_t
 
CMAR
;

804 } 
	tDMA_ChªÃl_Ty³Def
;

808 
__IO
 
ušt32_t
 
ISR
;

809 
__IO
 
ušt32_t
 
IFCR
;

810 } 
	tDMA_Ty³Def
;

818 
__IO
 
ušt32_t
 
MACCR
;

819 
__IO
 
ušt32_t
 
MACFFR
;

820 
__IO
 
ušt32_t
 
MACHTHR
;

821 
__IO
 
ušt32_t
 
MACHTLR
;

822 
__IO
 
ušt32_t
 
MACMIIAR
;

823 
__IO
 
ušt32_t
 
MACMIIDR
;

824 
__IO
 
ušt32_t
 
MACFCR
;

825 
__IO
 
ušt32_t
 
MACVLANTR
;

826 
ušt32_t
 
RESERVED0
[2];

827 
__IO
 
ušt32_t
 
MACRWUFFR
;

828 
__IO
 
ušt32_t
 
MACPMTCSR
;

829 
ušt32_t
 
RESERVED1
[2];

830 
__IO
 
ušt32_t
 
MACSR
;

831 
__IO
 
ušt32_t
 
MACIMR
;

832 
__IO
 
ušt32_t
 
MACA0HR
;

833 
__IO
 
ušt32_t
 
MACA0LR
;

834 
__IO
 
ušt32_t
 
MACA1HR
;

835 
__IO
 
ušt32_t
 
MACA1LR
;

836 
__IO
 
ušt32_t
 
MACA2HR
;

837 
__IO
 
ušt32_t
 
MACA2LR
;

838 
__IO
 
ušt32_t
 
MACA3HR
;

839 
__IO
 
ušt32_t
 
MACA3LR
;

840 
ušt32_t
 
RESERVED2
[40];

841 
__IO
 
ušt32_t
 
MMCCR
;

842 
__IO
 
ušt32_t
 
MMCRIR
;

843 
__IO
 
ušt32_t
 
MMCTIR
;

844 
__IO
 
ušt32_t
 
MMCRIMR
;

845 
__IO
 
ušt32_t
 
MMCTIMR
;

846 
ušt32_t
 
RESERVED3
[14];

847 
__IO
 
ušt32_t
 
MMCTGFSCCR
;

848 
__IO
 
ušt32_t
 
MMCTGFMSCCR
;

849 
ušt32_t
 
RESERVED4
[5];

850 
__IO
 
ušt32_t
 
MMCTGFCR
;

851 
ušt32_t
 
RESERVED5
[10];

852 
__IO
 
ušt32_t
 
MMCRFCECR
;

853 
__IO
 
ušt32_t
 
MMCRFAECR
;

854 
ušt32_t
 
RESERVED6
[10];

855 
__IO
 
ušt32_t
 
MMCRGUFCR
;

856 
ušt32_t
 
RESERVED7
[334];

857 
__IO
 
ušt32_t
 
PTPTSCR
;

858 
__IO
 
ušt32_t
 
PTPSSIR
;

859 
__IO
 
ušt32_t
 
PTPTSHR
;

860 
__IO
 
ušt32_t
 
PTPTSLR
;

861 
__IO
 
ušt32_t
 
PTPTSHUR
;

862 
__IO
 
ušt32_t
 
PTPTSLUR
;

863 
__IO
 
ušt32_t
 
PTPTSAR
;

864 
__IO
 
ušt32_t
 
PTPTTHR
;

865 
__IO
 
ušt32_t
 
PTPTTLR
;

866 
ušt32_t
 
RESERVED8
[567];

867 
__IO
 
ušt32_t
 
DMABMR
;

868 
__IO
 
ušt32_t
 
DMATPDR
;

869 
__IO
 
ušt32_t
 
DMARPDR
;

870 
__IO
 
ušt32_t
 
DMARDLAR
;

871 
__IO
 
ušt32_t
 
DMATDLAR
;

872 
__IO
 
ušt32_t
 
DMASR
;

873 
__IO
 
ušt32_t
 
DMAOMR
;

874 
__IO
 
ušt32_t
 
DMAIER
;

875 
__IO
 
ušt32_t
 
DMAMFBOCR
;

876 
ušt32_t
 
RESERVED9
[9];

877 
__IO
 
ušt32_t
 
DMACHTDR
;

878 
__IO
 
ušt32_t
 
DMACHRDR
;

879 
__IO
 
ušt32_t
 
DMACHTBAR
;

880 
__IO
 
ušt32_t
 
DMACHRBAR
;

881 } 
	tETH_Ty³Def
;

889 
__IO
 
ušt32_t
 
IMR
;

890 
__IO
 
ušt32_t
 
EMR
;

891 
__IO
 
ušt32_t
 
RTSR
;

892 
__IO
 
ušt32_t
 
FTSR
;

893 
__IO
 
ušt32_t
 
SWIER
;

894 
__IO
 
ušt32_t
 
PR
;

895 } 
	tEXTI_Ty³Def
;

903 
__IO
 
ušt32_t
 
ACR
;

904 
__IO
 
ušt32_t
 
KEYR
;

905 
__IO
 
ušt32_t
 
OPTKEYR
;

906 
__IO
 
ušt32_t
 
SR
;

907 
__IO
 
ušt32_t
 
CR
;

908 
__IO
 
ušt32_t
 
AR
;

909 
__IO
 
ušt32_t
 
RESERVED
;

910 
__IO
 
ušt32_t
 
OBR
;

911 
__IO
 
ušt32_t
 
WRPR
;

912 #ifdeà
STM32F10X_XL


913 
ušt32_t
 
RESERVED1
[8];

914 
__IO
 
ušt32_t
 
KEYR2
;

915 
ušt32_t
 
RESERVED2
;

916 
__IO
 
ušt32_t
 
SR2
;

917 
__IO
 
ušt32_t
 
CR2
;

918 
__IO
 
ušt32_t
 
AR2
;

920 } 
	tFLASH_Ty³Def
;

928 
__IO
 
ušt16_t
 
RDP
;

929 
__IO
 
ušt16_t
 
USER
;

930 
__IO
 
ušt16_t
 
D©a0
;

931 
__IO
 
ušt16_t
 
D©a1
;

932 
__IO
 
ušt16_t
 
WRP0
;

933 
__IO
 
ušt16_t
 
WRP1
;

934 
__IO
 
ušt16_t
 
WRP2
;

935 
__IO
 
ušt16_t
 
WRP3
;

936 } 
	tOB_Ty³Def
;

944 
__IO
 
ušt32_t
 
BTCR
[8];

945 } 
	tFSMC_Bªk1_Ty³Def
;

953 
__IO
 
ušt32_t
 
BWTR
[7];

954 } 
	tFSMC_Bªk1E_Ty³Def
;

962 
__IO
 
ušt32_t
 
PCR2
;

963 
__IO
 
ušt32_t
 
SR2
;

964 
__IO
 
ušt32_t
 
PMEM2
;

965 
__IO
 
ušt32_t
 
PATT2
;

966 
ušt32_t
 
RESERVED0
;

967 
__IO
 
ušt32_t
 
ECCR2
;

968 } 
	tFSMC_Bªk2_Ty³Def
;

976 
__IO
 
ušt32_t
 
PCR3
;

977 
__IO
 
ušt32_t
 
SR3
;

978 
__IO
 
ušt32_t
 
PMEM3
;

979 
__IO
 
ušt32_t
 
PATT3
;

980 
ušt32_t
 
RESERVED0
;

981 
__IO
 
ušt32_t
 
ECCR3
;

982 } 
	tFSMC_Bªk3_Ty³Def
;

990 
__IO
 
ušt32_t
 
PCR4
;

991 
__IO
 
ušt32_t
 
SR4
;

992 
__IO
 
ušt32_t
 
PMEM4
;

993 
__IO
 
ušt32_t
 
PATT4
;

994 
__IO
 
ušt32_t
 
PIO4
;

995 } 
	tFSMC_Bªk4_Ty³Def
;

1003 
__IO
 
ušt32_t
 
CRL
;

1004 
__IO
 
ušt32_t
 
CRH
;

1005 
__IO
 
ušt32_t
 
IDR
;

1006 
__IO
 
ušt32_t
 
ODR
;

1007 
__IO
 
ušt32_t
 
BSRR
;

1008 
__IO
 
ušt32_t
 
BRR
;

1009 
__IO
 
ušt32_t
 
LCKR
;

1010 } 
	tGPIO_Ty³Def
;

1018 
__IO
 
ušt32_t
 
EVCR
;

1019 
__IO
 
ušt32_t
 
MAPR
;

1020 
__IO
 
ušt32_t
 
EXTICR
[4];

1021 
ušt32_t
 
RESERVED0
;

1022 
__IO
 
ušt32_t
 
MAPR2
;

1023 } 
	tAFIO_Ty³Def
;

1030 
__IO
 
ušt16_t
 
CR1
;

1031 
ušt16_t
 
RESERVED0
;

1032 
__IO
 
ušt16_t
 
CR2
;

1033 
ušt16_t
 
RESERVED1
;

1034 
__IO
 
ušt16_t
 
OAR1
;

1035 
ušt16_t
 
RESERVED2
;

1036 
__IO
 
ušt16_t
 
OAR2
;

1037 
ušt16_t
 
RESERVED3
;

1038 
__IO
 
ušt16_t
 
DR
;

1039 
ušt16_t
 
RESERVED4
;

1040 
__IO
 
ušt16_t
 
SR1
;

1041 
ušt16_t
 
RESERVED5
;

1042 
__IO
 
ušt16_t
 
SR2
;

1043 
ušt16_t
 
RESERVED6
;

1044 
__IO
 
ušt16_t
 
CCR
;

1045 
ušt16_t
 
RESERVED7
;

1046 
__IO
 
ušt16_t
 
TRISE
;

1047 
ušt16_t
 
RESERVED8
;

1048 } 
	tI2C_Ty³Def
;

1056 
__IO
 
ušt32_t
 
KR
;

1057 
__IO
 
ušt32_t
 
PR
;

1058 
__IO
 
ušt32_t
 
RLR
;

1059 
__IO
 
ušt32_t
 
SR
;

1060 } 
	tIWDG_Ty³Def
;

1068 
__IO
 
ušt32_t
 
CR
;

1069 
__IO
 
ušt32_t
 
CSR
;

1070 } 
	tPWR_Ty³Def
;

1078 
__IO
 
ušt32_t
 
CR
;

1079 
__IO
 
ušt32_t
 
CFGR
;

1080 
__IO
 
ušt32_t
 
CIR
;

1081 
__IO
 
ušt32_t
 
APB2RSTR
;

1082 
__IO
 
ušt32_t
 
APB1RSTR
;

1083 
__IO
 
ušt32_t
 
AHBENR
;

1084 
__IO
 
ušt32_t
 
APB2ENR
;

1085 
__IO
 
ušt32_t
 
APB1ENR
;

1086 
__IO
 
ušt32_t
 
BDCR
;

1087 
__IO
 
ušt32_t
 
CSR
;

1089 #ifdeà
STM32F10X_CL


1090 
__IO
 
ušt32_t
 
AHBRSTR
;

1091 
__IO
 
ušt32_t
 
CFGR2
;

1094 #ià
defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
)

1095 
ušt32_t
 
RESERVED0
;

1096 
__IO
 
ušt32_t
 
CFGR2
;

1098 } 
	tRCC_Ty³Def
;

1106 
__IO
 
ušt16_t
 
CRH
;

1107 
ušt16_t
 
RESERVED0
;

1108 
__IO
 
ušt16_t
 
CRL
;

1109 
ušt16_t
 
RESERVED1
;

1110 
__IO
 
ušt16_t
 
PRLH
;

1111 
ušt16_t
 
RESERVED2
;

1112 
__IO
 
ušt16_t
 
PRLL
;

1113 
ušt16_t
 
RESERVED3
;

1114 
__IO
 
ušt16_t
 
DIVH
;

1115 
ušt16_t
 
RESERVED4
;

1116 
__IO
 
ušt16_t
 
DIVL
;

1117 
ušt16_t
 
RESERVED5
;

1118 
__IO
 
ušt16_t
 
CNTH
;

1119 
ušt16_t
 
RESERVED6
;

1120 
__IO
 
ušt16_t
 
CNTL
;

1121 
ušt16_t
 
RESERVED7
;

1122 
__IO
 
ušt16_t
 
ALRH
;

1123 
ušt16_t
 
RESERVED8
;

1124 
__IO
 
ušt16_t
 
ALRL
;

1125 
ušt16_t
 
RESERVED9
;

1126 } 
	tRTC_Ty³Def
;

1134 
__IO
 
ušt32_t
 
POWER
;

1135 
__IO
 
ušt32_t
 
CLKCR
;

1136 
__IO
 
ušt32_t
 
ARG
;

1137 
__IO
 
ušt32_t
 
CMD
;

1138 
__I
 
ušt32_t
 
RESPCMD
;

1139 
__I
 
ušt32_t
 
RESP1
;

1140 
__I
 
ušt32_t
 
RESP2
;

1141 
__I
 
ušt32_t
 
RESP3
;

1142 
__I
 
ušt32_t
 
RESP4
;

1143 
__IO
 
ušt32_t
 
DTIMER
;

1144 
__IO
 
ušt32_t
 
DLEN
;

1145 
__IO
 
ušt32_t
 
DCTRL
;

1146 
__I
 
ušt32_t
 
DCOUNT
;

1147 
__I
 
ušt32_t
 
STA
;

1148 
__IO
 
ušt32_t
 
ICR
;

1149 
__IO
 
ušt32_t
 
MASK
;

1150 
ušt32_t
 
RESERVED0
[2];

1151 
__I
 
ušt32_t
 
FIFOCNT
;

1152 
ušt32_t
 
RESERVED1
[13];

1153 
__IO
 
ušt32_t
 
FIFO
;

1154 } 
	tSDIO_Ty³Def
;

1162 
__IO
 
ušt16_t
 
CR1
;

1163 
ušt16_t
 
RESERVED0
;

1164 
__IO
 
ušt16_t
 
CR2
;

1165 
ušt16_t
 
RESERVED1
;

1166 
__IO
 
ušt16_t
 
SR
;

1167 
ušt16_t
 
RESERVED2
;

1168 
__IO
 
ušt16_t
 
DR
;

1169 
ušt16_t
 
RESERVED3
;

1170 
__IO
 
ušt16_t
 
CRCPR
;

1171 
ušt16_t
 
RESERVED4
;

1172 
__IO
 
ušt16_t
 
RXCRCR
;

1173 
ušt16_t
 
RESERVED5
;

1174 
__IO
 
ušt16_t
 
TXCRCR
;

1175 
ušt16_t
 
RESERVED6
;

1176 
__IO
 
ušt16_t
 
I2SCFGR
;

1177 
ušt16_t
 
RESERVED7
;

1178 
__IO
 
ušt16_t
 
I2SPR
;

1179 
ušt16_t
 
RESERVED8
;

1180 } 
	tSPI_Ty³Def
;

1188 
__IO
 
ušt16_t
 
CR1
;

1189 
ušt16_t
 
RESERVED0
;

1190 
__IO
 
ušt16_t
 
CR2
;

1191 
ušt16_t
 
RESERVED1
;

1192 
__IO
 
ušt16_t
 
SMCR
;

1193 
ušt16_t
 
RESERVED2
;

1194 
__IO
 
ušt16_t
 
DIER
;

1195 
ušt16_t
 
RESERVED3
;

1196 
__IO
 
ušt16_t
 
SR
;

1197 
ušt16_t
 
RESERVED4
;

1198 
__IO
 
ušt16_t
 
EGR
;

1199 
ušt16_t
 
RESERVED5
;

1200 
__IO
 
ušt16_t
 
CCMR1
;

1201 
ušt16_t
 
RESERVED6
;

1202 
__IO
 
ušt16_t
 
CCMR2
;

1203 
ušt16_t
 
RESERVED7
;

1204 
__IO
 
ušt16_t
 
CCER
;

1205 
ušt16_t
 
RESERVED8
;

1206 
__IO
 
ušt16_t
 
CNT
;

1207 
ušt16_t
 
RESERVED9
;

1208 
__IO
 
ušt16_t
 
PSC
;

1209 
ušt16_t
 
RESERVED10
;

1210 
__IO
 
ušt16_t
 
ARR
;

1211 
ušt16_t
 
RESERVED11
;

1212 
__IO
 
ušt16_t
 
RCR
;

1213 
ušt16_t
 
RESERVED12
;

1214 
__IO
 
ušt16_t
 
CCR1
;

1215 
ušt16_t
 
RESERVED13
;

1216 
__IO
 
ušt16_t
 
CCR2
;

1217 
ušt16_t
 
RESERVED14
;

1218 
__IO
 
ušt16_t
 
CCR3
;

1219 
ušt16_t
 
RESERVED15
;

1220 
__IO
 
ušt16_t
 
CCR4
;

1221 
ušt16_t
 
RESERVED16
;

1222 
__IO
 
ušt16_t
 
BDTR
;

1223 
ušt16_t
 
RESERVED17
;

1224 
__IO
 
ušt16_t
 
DCR
;

1225 
ušt16_t
 
RESERVED18
;

1226 
__IO
 
ušt16_t
 
DMAR
;

1227 
ušt16_t
 
RESERVED19
;

1228 } 
	tTIM_Ty³Def
;

1236 
__IO
 
ušt16_t
 
SR
;

1237 
ušt16_t
 
RESERVED0
;

1238 
__IO
 
ušt16_t
 
DR
;

1239 
ušt16_t
 
RESERVED1
;

1240 
__IO
 
ušt16_t
 
BRR
;

1241 
ušt16_t
 
RESERVED2
;

1242 
__IO
 
ušt16_t
 
CR1
;

1243 
ušt16_t
 
RESERVED3
;

1244 
__IO
 
ušt16_t
 
CR2
;

1245 
ušt16_t
 
RESERVED4
;

1246 
__IO
 
ušt16_t
 
CR3
;

1247 
ušt16_t
 
RESERVED5
;

1248 
__IO
 
ušt16_t
 
GTPR
;

1249 
ušt16_t
 
RESERVED6
;

1250 } 
	tUSART_Ty³Def
;

1258 
__IO
 
ušt32_t
 
CR
;

1259 
__IO
 
ušt32_t
 
CFR
;

1260 
__IO
 
ušt32_t
 
SR
;

1261 } 
	tWWDG_Ty³Def
;

1272 
	#FLASH_BASE
 ((
ušt32_t
)0x08000000è

	)

1273 
	#SRAM_BASE
 ((
ušt32_t
)0x20000000è

	)

1274 
	#PERIPH_BASE
 ((
ušt32_t
)0x40000000è

	)

1276 
	#SRAM_BB_BASE
 ((
ušt32_t
)0x22000000è

	)

1277 
	#PERIPH_BB_BASE
 ((
ušt32_t
)0x42000000è

	)

1279 
	#FSMC_R_BASE
 ((
ušt32_t
)0xA0000000è

	)

1282 
	#APB1PERIPH_BASE
 
PERIPH_BASE


	)

1283 
	#APB2PERIPH_BASE
 (
PERIPH_BASE
 + 0x10000)

	)

1284 
	#AHBPERIPH_BASE
 (
PERIPH_BASE
 + 0x20000)

	)

1286 
	#TIM2_BASE
 (
APB1PERIPH_BASE
 + 0x0000)

	)

1287 
	#TIM3_BASE
 (
APB1PERIPH_BASE
 + 0x0400)

	)

1288 
	#TIM4_BASE
 (
APB1PERIPH_BASE
 + 0x0800)

	)

1289 
	#TIM5_BASE
 (
APB1PERIPH_BASE
 + 0x0C00)

	)

1290 
	#TIM6_BASE
 (
APB1PERIPH_BASE
 + 0x1000)

	)

1291 
	#TIM7_BASE
 (
APB1PERIPH_BASE
 + 0x1400)

	)

1292 
	#TIM12_BASE
 (
APB1PERIPH_BASE
 + 0x1800)

	)

1293 
	#TIM13_BASE
 (
APB1PERIPH_BASE
 + 0x1C00)

	)

1294 
	#TIM14_BASE
 (
APB1PERIPH_BASE
 + 0x2000)

	)

1295 
	#RTC_BASE
 (
APB1PERIPH_BASE
 + 0x2800)

	)

1296 
	#WWDG_BASE
 (
APB1PERIPH_BASE
 + 0x2C00)

	)

1297 
	#IWDG_BASE
 (
APB1PERIPH_BASE
 + 0x3000)

	)

1298 
	#SPI2_BASE
 (
APB1PERIPH_BASE
 + 0x3800)

	)

1299 
	#SPI3_BASE
 (
APB1PERIPH_BASE
 + 0x3C00)

	)

1300 
	#USART2_BASE
 (
APB1PERIPH_BASE
 + 0x4400)

	)

1301 
	#USART3_BASE
 (
APB1PERIPH_BASE
 + 0x4800)

	)

1302 
	#UART4_BASE
 (
APB1PERIPH_BASE
 + 0x4C00)

	)

1303 
	#UART5_BASE
 (
APB1PERIPH_BASE
 + 0x5000)

	)

1304 
	#I2C1_BASE
 (
APB1PERIPH_BASE
 + 0x5400)

	)

1305 
	#I2C2_BASE
 (
APB1PERIPH_BASE
 + 0x5800)

	)

1306 
	#CAN1_BASE
 (
APB1PERIPH_BASE
 + 0x6400)

	)

1307 
	#CAN2_BASE
 (
APB1PERIPH_BASE
 + 0x6800)

	)

1308 
	#BKP_BASE
 (
APB1PERIPH_BASE
 + 0x6C00)

	)

1309 
	#PWR_BASE
 (
APB1PERIPH_BASE
 + 0x7000)

	)

1310 
	#DAC_BASE
 (
APB1PERIPH_BASE
 + 0x7400)

	)

1311 
	#CEC_BASE
 (
APB1PERIPH_BASE
 + 0x7800)

	)

1313 
	#AFIO_BASE
 (
APB2PERIPH_BASE
 + 0x0000)

	)

1314 
	#EXTI_BASE
 (
APB2PERIPH_BASE
 + 0x0400)

	)

1315 
	#GPIOA_BASE
 (
APB2PERIPH_BASE
 + 0x0800)

	)

1316 
	#GPIOB_BASE
 (
APB2PERIPH_BASE
 + 0x0C00)

	)

1317 
	#GPIOC_BASE
 (
APB2PERIPH_BASE
 + 0x1000)

	)

1318 
	#GPIOD_BASE
 (
APB2PERIPH_BASE
 + 0x1400)

	)

1319 
	#GPIOE_BASE
 (
APB2PERIPH_BASE
 + 0x1800)

	)

1320 
	#GPIOF_BASE
 (
APB2PERIPH_BASE
 + 0x1C00)

	)

1321 
	#GPIOG_BASE
 (
APB2PERIPH_BASE
 + 0x2000)

	)

1322 
	#ADC1_BASE
 (
APB2PERIPH_BASE
 + 0x2400)

	)

1323 
	#ADC2_BASE
 (
APB2PERIPH_BASE
 + 0x2800)

	)

1324 
	#TIM1_BASE
 (
APB2PERIPH_BASE
 + 0x2C00)

	)

1325 
	#SPI1_BASE
 (
APB2PERIPH_BASE
 + 0x3000)

	)

1326 
	#TIM8_BASE
 (
APB2PERIPH_BASE
 + 0x3400)

	)

1327 
	#USART1_BASE
 (
APB2PERIPH_BASE
 + 0x3800)

	)

1328 
	#ADC3_BASE
 (
APB2PERIPH_BASE
 + 0x3C00)

	)

1329 
	#TIM15_BASE
 (
APB2PERIPH_BASE
 + 0x4000)

	)

1330 
	#TIM16_BASE
 (
APB2PERIPH_BASE
 + 0x4400)

	)

1331 
	#TIM17_BASE
 (
APB2PERIPH_BASE
 + 0x4800)

	)

1332 
	#TIM9_BASE
 (
APB2PERIPH_BASE
 + 0x4C00)

	)

1333 
	#TIM10_BASE
 (
APB2PERIPH_BASE
 + 0x5000)

	)

1334 
	#TIM11_BASE
 (
APB2PERIPH_BASE
 + 0x5400)

	)

1336 
	#SDIO_BASE
 (
PERIPH_BASE
 + 0x18000)

	)

1338 
	#DMA1_BASE
 (
AHBPERIPH_BASE
 + 0x0000)

	)

1339 
	#DMA1_ChªÃl1_BASE
 (
AHBPERIPH_BASE
 + 0x0008)

	)

1340 
	#DMA1_ChªÃl2_BASE
 (
AHBPERIPH_BASE
 + 0x001C)

	)

1341 
	#DMA1_ChªÃl3_BASE
 (
AHBPERIPH_BASE
 + 0x0030)

	)

1342 
	#DMA1_ChªÃl4_BASE
 (
AHBPERIPH_BASE
 + 0x0044)

	)

1343 
	#DMA1_ChªÃl5_BASE
 (
AHBPERIPH_BASE
 + 0x0058)

	)

1344 
	#DMA1_ChªÃl6_BASE
 (
AHBPERIPH_BASE
 + 0x006C)

	)

1345 
	#DMA1_ChªÃl7_BASE
 (
AHBPERIPH_BASE
 + 0x0080)

	)

1346 
	#DMA2_BASE
 (
AHBPERIPH_BASE
 + 0x0400)

	)

1347 
	#DMA2_ChªÃl1_BASE
 (
AHBPERIPH_BASE
 + 0x0408)

	)

1348 
	#DMA2_ChªÃl2_BASE
 (
AHBPERIPH_BASE
 + 0x041C)

	)

1349 
	#DMA2_ChªÃl3_BASE
 (
AHBPERIPH_BASE
 + 0x0430)

	)

1350 
	#DMA2_ChªÃl4_BASE
 (
AHBPERIPH_BASE
 + 0x0444)

	)

1351 
	#DMA2_ChªÃl5_BASE
 (
AHBPERIPH_BASE
 + 0x0458)

	)

1352 
	#RCC_BASE
 (
AHBPERIPH_BASE
 + 0x1000)

	)

1353 
	#CRC_BASE
 (
AHBPERIPH_BASE
 + 0x3000)

	)

1355 
	#FLASH_R_BASE
 (
AHBPERIPH_BASE
 + 0x2000è

	)

1356 
	#OB_BASE
 ((
ušt32_t
)0x1FFFF800è

	)

1358 
	#ETH_BASE
 (
AHBPERIPH_BASE
 + 0x8000)

	)

1359 
	#ETH_MAC_BASE
 (
ETH_BASE
)

	)

1360 
	#ETH_MMC_BASE
 (
ETH_BASE
 + 0x0100)

	)

1361 
	#ETH_PTP_BASE
 (
ETH_BASE
 + 0x0700)

	)

1362 
	#ETH_DMA_BASE
 (
ETH_BASE
 + 0x1000)

	)

1364 
	#FSMC_Bªk1_R_BASE
 (
FSMC_R_BASE
 + 0x0000è

	)

1365 
	#FSMC_Bªk1E_R_BASE
 (
FSMC_R_BASE
 + 0x0104è

	)

1366 
	#FSMC_Bªk2_R_BASE
 (
FSMC_R_BASE
 + 0x0060è

	)

1367 
	#FSMC_Bªk3_R_BASE
 (
FSMC_R_BASE
 + 0x0080è

	)

1368 
	#FSMC_Bªk4_R_BASE
 (
FSMC_R_BASE
 + 0x00A0è

	)

1370 
	#DBGMCU_BASE
 ((
ušt32_t
)0xE0042000è

	)

1380 
	#TIM2
 ((
TIM_Ty³Def
 *è
TIM2_BASE
)

	)

1381 
	#TIM3
 ((
TIM_Ty³Def
 *è
TIM3_BASE
)

	)

1382 
	#TIM4
 ((
TIM_Ty³Def
 *è
TIM4_BASE
)

	)

1383 
	#TIM5
 ((
TIM_Ty³Def
 *è
TIM5_BASE
)

	)

1384 
	#TIM6
 ((
TIM_Ty³Def
 *è
TIM6_BASE
)

	)

1385 
	#TIM7
 ((
TIM_Ty³Def
 *è
TIM7_BASE
)

	)

1386 
	#TIM12
 ((
TIM_Ty³Def
 *è
TIM12_BASE
)

	)

1387 
	#TIM13
 ((
TIM_Ty³Def
 *è
TIM13_BASE
)

	)

1388 
	#TIM14
 ((
TIM_Ty³Def
 *è
TIM14_BASE
)

	)

1389 
	#RTC
 ((
RTC_Ty³Def
 *è
RTC_BASE
)

	)

1390 
	#WWDG
 ((
WWDG_Ty³Def
 *è
WWDG_BASE
)

	)

1391 
	#IWDG
 ((
IWDG_Ty³Def
 *è
IWDG_BASE
)

	)

1392 
	#SPI2
 ((
SPI_Ty³Def
 *è
SPI2_BASE
)

	)

1393 
	#SPI3
 ((
SPI_Ty³Def
 *è
SPI3_BASE
)

	)

1394 
	#USART2
 ((
USART_Ty³Def
 *è
USART2_BASE
)

	)

1395 
	#USART3
 ((
USART_Ty³Def
 *è
USART3_BASE
)

	)

1396 
	#UART4
 ((
USART_Ty³Def
 *è
UART4_BASE
)

	)

1397 
	#UART5
 ((
USART_Ty³Def
 *è
UART5_BASE
)

	)

1398 
	#I2C1
 ((
I2C_Ty³Def
 *è
I2C1_BASE
)

	)

1399 
	#I2C2
 ((
I2C_Ty³Def
 *è
I2C2_BASE
)

	)

1400 
	#CAN1
 ((
CAN_Ty³Def
 *è
CAN1_BASE
)

	)

1401 
	#CAN2
 ((
CAN_Ty³Def
 *è
CAN2_BASE
)

	)

1402 
	#BKP
 ((
BKP_Ty³Def
 *è
BKP_BASE
)

	)

1403 
	#PWR
 ((
PWR_Ty³Def
 *è
PWR_BASE
)

	)

1404 
	#DAC
 ((
DAC_Ty³Def
 *è
DAC_BASE
)

	)

1405 
	#CEC
 ((
CEC_Ty³Def
 *è
CEC_BASE
)

	)

1406 
	#AFIO
 ((
AFIO_Ty³Def
 *è
AFIO_BASE
)

	)

1407 
	#EXTI
 ((
EXTI_Ty³Def
 *è
EXTI_BASE
)

	)

1408 
	#GPIOA
 ((
GPIO_Ty³Def
 *è
GPIOA_BASE
)

	)

1409 
	#GPIOB
 ((
GPIO_Ty³Def
 *è
GPIOB_BASE
)

	)

1410 
	#GPIOC
 ((
GPIO_Ty³Def
 *è
GPIOC_BASE
)

	)

1411 
	#GPIOD
 ((
GPIO_Ty³Def
 *è
GPIOD_BASE
)

	)

1412 
	#GPIOE
 ((
GPIO_Ty³Def
 *è
GPIOE_BASE
)

	)

1413 
	#GPIOF
 ((
GPIO_Ty³Def
 *è
GPIOF_BASE
)

	)

1414 
	#GPIOG
 ((
GPIO_Ty³Def
 *è
GPIOG_BASE
)

	)

1415 
	#ADC1
 ((
ADC_Ty³Def
 *è
ADC1_BASE
)

	)

1416 
	#ADC2
 ((
ADC_Ty³Def
 *è
ADC2_BASE
)

	)

1417 
	#TIM1
 ((
TIM_Ty³Def
 *è
TIM1_BASE
)

	)

1418 
	#SPI1
 ((
SPI_Ty³Def
 *è
SPI1_BASE
)

	)

1419 
	#TIM8
 ((
TIM_Ty³Def
 *è
TIM8_BASE
)

	)

1420 
	#USART1
 ((
USART_Ty³Def
 *è
USART1_BASE
)

	)

1421 
	#ADC3
 ((
ADC_Ty³Def
 *è
ADC3_BASE
)

	)

1422 
	#TIM15
 ((
TIM_Ty³Def
 *è
TIM15_BASE
)

	)

1423 
	#TIM16
 ((
TIM_Ty³Def
 *è
TIM16_BASE
)

	)

1424 
	#TIM17
 ((
TIM_Ty³Def
 *è
TIM17_BASE
)

	)

1425 
	#TIM9
 ((
TIM_Ty³Def
 *è
TIM9_BASE
)

	)

1426 
	#TIM10
 ((
TIM_Ty³Def
 *è
TIM10_BASE
)

	)

1427 
	#TIM11
 ((
TIM_Ty³Def
 *è
TIM11_BASE
)

	)

1428 
	#SDIO
 ((
SDIO_Ty³Def
 *è
SDIO_BASE
)

	)

1429 
	#DMA1
 ((
DMA_Ty³Def
 *è
DMA1_BASE
)

	)

1430 
	#DMA2
 ((
DMA_Ty³Def
 *è
DMA2_BASE
)

	)

1431 
	#DMA1_ChªÃl1
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA1_ChªÃl1_BASE
)

	)

1432 
	#DMA1_ChªÃl2
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA1_ChªÃl2_BASE
)

	)

1433 
	#DMA1_ChªÃl3
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA1_ChªÃl3_BASE
)

	)

1434 
	#DMA1_ChªÃl4
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA1_ChªÃl4_BASE
)

	)

1435 
	#DMA1_ChªÃl5
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA1_ChªÃl5_BASE
)

	)

1436 
	#DMA1_ChªÃl6
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA1_ChªÃl6_BASE
)

	)

1437 
	#DMA1_ChªÃl7
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA1_ChªÃl7_BASE
)

	)

1438 
	#DMA2_ChªÃl1
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA2_ChªÃl1_BASE
)

	)

1439 
	#DMA2_ChªÃl2
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA2_ChªÃl2_BASE
)

	)

1440 
	#DMA2_ChªÃl3
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA2_ChªÃl3_BASE
)

	)

1441 
	#DMA2_ChªÃl4
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA2_ChªÃl4_BASE
)

	)

1442 
	#DMA2_ChªÃl5
 ((
DMA_ChªÃl_Ty³Def
 *è
DMA2_ChªÃl5_BASE
)

	)

1443 
	#RCC
 ((
RCC_Ty³Def
 *è
RCC_BASE
)

	)

1444 
	#CRC
 ((
CRC_Ty³Def
 *è
CRC_BASE
)

	)

1445 
	#FLASH
 ((
FLASH_Ty³Def
 *è
FLASH_R_BASE
)

	)

1446 
	#OB
 ((
OB_Ty³Def
 *è
OB_BASE
)

	)

1447 
	#ETH
 ((
ETH_Ty³Def
 *è
ETH_BASE
)

	)

1448 
	#FSMC_Bªk1
 ((
FSMC_Bªk1_Ty³Def
 *è
FSMC_Bªk1_R_BASE
)

	)

1449 
	#FSMC_Bªk1E
 ((
FSMC_Bªk1E_Ty³Def
 *è
FSMC_Bªk1E_R_BASE
)

	)

1450 
	#FSMC_Bªk2
 ((
FSMC_Bªk2_Ty³Def
 *è
FSMC_Bªk2_R_BASE
)

	)

1451 
	#FSMC_Bªk3
 ((
FSMC_Bªk3_Ty³Def
 *è
FSMC_Bªk3_R_BASE
)

	)

1452 
	#FSMC_Bªk4
 ((
FSMC_Bªk4_Ty³Def
 *è
FSMC_Bªk4_R_BASE
)

	)

1453 
	#DBGMCU
 ((
DBGMCU_Ty³Def
 *è
DBGMCU_BASE
)

	)

1478 
	#CRC_DR_DR
 ((
ušt32_t
)0xFFFFFFFFè

	)

1482 
	#CRC_IDR_IDR
 ((
ušt8_t
)0xFFè

	)

1486 
	#CRC_CR_RESET
 ((
ušt8_t
)0x01è

	)

1495 
	#PWR_CR_LPDS
 ((
ušt16_t
)0x0001è

	)

1496 
	#PWR_CR_PDDS
 ((
ušt16_t
)0x0002è

	)

1497 
	#PWR_CR_CWUF
 ((
ušt16_t
)0x0004è

	)

1498 
	#PWR_CR_CSBF
 ((
ušt16_t
)0x0008è

	)

1499 
	#PWR_CR_PVDE
 ((
ušt16_t
)0x0010è

	)

1501 
	#PWR_CR_PLS
 ((
ušt16_t
)0x00E0è

	)

1502 
	#PWR_CR_PLS_0
 ((
ušt16_t
)0x0020è

	)

1503 
	#PWR_CR_PLS_1
 ((
ušt16_t
)0x0040è

	)

1504 
	#PWR_CR_PLS_2
 ((
ušt16_t
)0x0080è

	)

1507 
	#PWR_CR_PLS_2V2
 ((
ušt16_t
)0x0000è

	)

1508 
	#PWR_CR_PLS_2V3
 ((
ušt16_t
)0x0020è

	)

1509 
	#PWR_CR_PLS_2V4
 ((
ušt16_t
)0x0040è

	)

1510 
	#PWR_CR_PLS_2V5
 ((
ušt16_t
)0x0060è

	)

1511 
	#PWR_CR_PLS_2V6
 ((
ušt16_t
)0x0080è

	)

1512 
	#PWR_CR_PLS_2V7
 ((
ušt16_t
)0x00A0è

	)

1513 
	#PWR_CR_PLS_2V8
 ((
ušt16_t
)0x00C0è

	)

1514 
	#PWR_CR_PLS_2V9
 ((
ušt16_t
)0x00E0è

	)

1516 
	#PWR_CR_DBP
 ((
ušt16_t
)0x0100è

	)

1520 
	#PWR_CSR_WUF
 ((
ušt16_t
)0x0001è

	)

1521 
	#PWR_CSR_SBF
 ((
ušt16_t
)0x0002è

	)

1522 
	#PWR_CSR_PVDO
 ((
ušt16_t
)0x0004è

	)

1523 
	#PWR_CSR_EWUP
 ((
ušt16_t
)0x0100è

	)

1532 
	#BKP_DR1_D
 ((
ušt16_t
)0xFFFFè

	)

1535 
	#BKP_DR2_D
 ((
ušt16_t
)0xFFFFè

	)

1538 
	#BKP_DR3_D
 ((
ušt16_t
)0xFFFFè

	)

1541 
	#BKP_DR4_D
 ((
ušt16_t
)0xFFFFè

	)

1544 
	#BKP_DR5_D
 ((
ušt16_t
)0xFFFFè

	)

1547 
	#BKP_DR6_D
 ((
ušt16_t
)0xFFFFè

	)

1550 
	#BKP_DR7_D
 ((
ušt16_t
)0xFFFFè

	)

1553 
	#BKP_DR8_D
 ((
ušt16_t
)0xFFFFè

	)

1556 
	#BKP_DR9_D
 ((
ušt16_t
)0xFFFFè

	)

1559 
	#BKP_DR10_D
 ((
ušt16_t
)0xFFFFè

	)

1562 
	#BKP_DR11_D
 ((
ušt16_t
)0xFFFFè

	)

1565 
	#BKP_DR12_D
 ((
ušt16_t
)0xFFFFè

	)

1568 
	#BKP_DR13_D
 ((
ušt16_t
)0xFFFFè

	)

1571 
	#BKP_DR14_D
 ((
ušt16_t
)0xFFFFè

	)

1574 
	#BKP_DR15_D
 ((
ušt16_t
)0xFFFFè

	)

1577 
	#BKP_DR16_D
 ((
ušt16_t
)0xFFFFè

	)

1580 
	#BKP_DR17_D
 ((
ušt16_t
)0xFFFFè

	)

1583 
	#BKP_DR18_D
 ((
ušt16_t
)0xFFFFè

	)

1586 
	#BKP_DR19_D
 ((
ušt16_t
)0xFFFFè

	)

1589 
	#BKP_DR20_D
 ((
ušt16_t
)0xFFFFè

	)

1592 
	#BKP_DR21_D
 ((
ušt16_t
)0xFFFFè

	)

1595 
	#BKP_DR22_D
 ((
ušt16_t
)0xFFFFè

	)

1598 
	#BKP_DR23_D
 ((
ušt16_t
)0xFFFFè

	)

1601 
	#BKP_DR24_D
 ((
ušt16_t
)0xFFFFè

	)

1604 
	#BKP_DR25_D
 ((
ušt16_t
)0xFFFFè

	)

1607 
	#BKP_DR26_D
 ((
ušt16_t
)0xFFFFè

	)

1610 
	#BKP_DR27_D
 ((
ušt16_t
)0xFFFFè

	)

1613 
	#BKP_DR28_D
 ((
ušt16_t
)0xFFFFè

	)

1616 
	#BKP_DR29_D
 ((
ušt16_t
)0xFFFFè

	)

1619 
	#BKP_DR30_D
 ((
ušt16_t
)0xFFFFè

	)

1622 
	#BKP_DR31_D
 ((
ušt16_t
)0xFFFFè

	)

1625 
	#BKP_DR32_D
 ((
ušt16_t
)0xFFFFè

	)

1628 
	#BKP_DR33_D
 ((
ušt16_t
)0xFFFFè

	)

1631 
	#BKP_DR34_D
 ((
ušt16_t
)0xFFFFè

	)

1634 
	#BKP_DR35_D
 ((
ušt16_t
)0xFFFFè

	)

1637 
	#BKP_DR36_D
 ((
ušt16_t
)0xFFFFè

	)

1640 
	#BKP_DR37_D
 ((
ušt16_t
)0xFFFFè

	)

1643 
	#BKP_DR38_D
 ((
ušt16_t
)0xFFFFè

	)

1646 
	#BKP_DR39_D
 ((
ušt16_t
)0xFFFFè

	)

1649 
	#BKP_DR40_D
 ((
ušt16_t
)0xFFFFè

	)

1652 
	#BKP_DR41_D
 ((
ušt16_t
)0xFFFFè

	)

1655 
	#BKP_DR42_D
 ((
ušt16_t
)0xFFFFè

	)

1658 
	#BKP_RTCCR_CAL
 ((
ušt16_t
)0x007Fè

	)

1659 
	#BKP_RTCCR_CCO
 ((
ušt16_t
)0x0080è

	)

1660 
	#BKP_RTCCR_ASOE
 ((
ušt16_t
)0x0100è

	)

1661 
	#BKP_RTCCR_ASOS
 ((
ušt16_t
)0x0200è

	)

1664 
	#BKP_CR_TPE
 ((
ušt8_t
)0x01è

	)

1665 
	#BKP_CR_TPAL
 ((
ušt8_t
)0x02è

	)

1668 
	#BKP_CSR_CTE
 ((
ušt16_t
)0x0001è

	)

1669 
	#BKP_CSR_CTI
 ((
ušt16_t
)0x0002è

	)

1670 
	#BKP_CSR_TPIE
 ((
ušt16_t
)0x0004è

	)

1671 
	#BKP_CSR_TEF
 ((
ušt16_t
)0x0100è

	)

1672 
	#BKP_CSR_TIF
 ((
ušt16_t
)0x0200è

	)

1681 
	#RCC_CR_HSION
 ((
ušt32_t
)0x00000001è

	)

1682 
	#RCC_CR_HSIRDY
 ((
ušt32_t
)0x00000002è

	)

1683 
	#RCC_CR_HSITRIM
 ((
ušt32_t
)0x000000F8è

	)

1684 
	#RCC_CR_HSICAL
 ((
ušt32_t
)0x0000FF00è

	)

1685 
	#RCC_CR_HSEON
 ((
ušt32_t
)0x00010000è

	)

1686 
	#RCC_CR_HSERDY
 ((
ušt32_t
)0x00020000è

	)

1687 
	#RCC_CR_HSEBYP
 ((
ušt32_t
)0x00040000è

	)

1688 
	#RCC_CR_CSSON
 ((
ušt32_t
)0x00080000è

	)

1689 
	#RCC_CR_PLLON
 ((
ušt32_t
)0x01000000è

	)

1690 
	#RCC_CR_PLLRDY
 ((
ušt32_t
)0x02000000è

	)

1692 #ifdeà
STM32F10X_CL


1693 
	#RCC_CR_PLL2ON
 ((
ušt32_t
)0x04000000è

	)

1694 
	#RCC_CR_PLL2RDY
 ((
ušt32_t
)0x08000000è

	)

1695 
	#RCC_CR_PLL3ON
 ((
ušt32_t
)0x10000000è

	)

1696 
	#RCC_CR_PLL3RDY
 ((
ušt32_t
)0x20000000è

	)

1701 
	#RCC_CFGR_SW
 ((
ušt32_t
)0x00000003è

	)

1702 
	#RCC_CFGR_SW_0
 ((
ušt32_t
)0x00000001è

	)

1703 
	#RCC_CFGR_SW_1
 ((
ušt32_t
)0x00000002è

	)

1705 
	#RCC_CFGR_SW_HSI
 ((
ušt32_t
)0x00000000è

	)

1706 
	#RCC_CFGR_SW_HSE
 ((
ušt32_t
)0x00000001è

	)

1707 
	#RCC_CFGR_SW_PLL
 ((
ušt32_t
)0x00000002è

	)

1710 
	#RCC_CFGR_SWS
 ((
ušt32_t
)0x0000000Cè

	)

1711 
	#RCC_CFGR_SWS_0
 ((
ušt32_t
)0x00000004è

	)

1712 
	#RCC_CFGR_SWS_1
 ((
ušt32_t
)0x00000008è

	)

1714 
	#RCC_CFGR_SWS_HSI
 ((
ušt32_t
)0x00000000è

	)

1715 
	#RCC_CFGR_SWS_HSE
 ((
ušt32_t
)0x00000004è

	)

1716 
	#RCC_CFGR_SWS_PLL
 ((
ušt32_t
)0x00000008è

	)

1719 
	#RCC_CFGR_HPRE
 ((
ušt32_t
)0x000000F0è

	)

1720 
	#RCC_CFGR_HPRE_0
 ((
ušt32_t
)0x00000010è

	)

1721 
	#RCC_CFGR_HPRE_1
 ((
ušt32_t
)0x00000020è

	)

1722 
	#RCC_CFGR_HPRE_2
 ((
ušt32_t
)0x00000040è

	)

1723 
	#RCC_CFGR_HPRE_3
 ((
ušt32_t
)0x00000080è

	)

1725 
	#RCC_CFGR_HPRE_DIV1
 ((
ušt32_t
)0x00000000è

	)

1726 
	#RCC_CFGR_HPRE_DIV2
 ((
ušt32_t
)0x00000080è

	)

1727 
	#RCC_CFGR_HPRE_DIV4
 ((
ušt32_t
)0x00000090è

	)

1728 
	#RCC_CFGR_HPRE_DIV8
 ((
ušt32_t
)0x000000A0è

	)

1729 
	#RCC_CFGR_HPRE_DIV16
 ((
ušt32_t
)0x000000B0è

	)

1730 
	#RCC_CFGR_HPRE_DIV64
 ((
ušt32_t
)0x000000C0è

	)

1731 
	#RCC_CFGR_HPRE_DIV128
 ((
ušt32_t
)0x000000D0è

	)

1732 
	#RCC_CFGR_HPRE_DIV256
 ((
ušt32_t
)0x000000E0è

	)

1733 
	#RCC_CFGR_HPRE_DIV512
 ((
ušt32_t
)0x000000F0è

	)

1736 
	#RCC_CFGR_PPRE1
 ((
ušt32_t
)0x00000700è

	)

1737 
	#RCC_CFGR_PPRE1_0
 ((
ušt32_t
)0x00000100è

	)

1738 
	#RCC_CFGR_PPRE1_1
 ((
ušt32_t
)0x00000200è

	)

1739 
	#RCC_CFGR_PPRE1_2
 ((
ušt32_t
)0x00000400è

	)

1741 
	#RCC_CFGR_PPRE1_DIV1
 ((
ušt32_t
)0x00000000è

	)

1742 
	#RCC_CFGR_PPRE1_DIV2
 ((
ušt32_t
)0x00000400è

	)

1743 
	#RCC_CFGR_PPRE1_DIV4
 ((
ušt32_t
)0x00000500è

	)

1744 
	#RCC_CFGR_PPRE1_DIV8
 ((
ušt32_t
)0x00000600è

	)

1745 
	#RCC_CFGR_PPRE1_DIV16
 ((
ušt32_t
)0x00000700è

	)

1748 
	#RCC_CFGR_PPRE2
 ((
ušt32_t
)0x00003800è

	)

1749 
	#RCC_CFGR_PPRE2_0
 ((
ušt32_t
)0x00000800è

	)

1750 
	#RCC_CFGR_PPRE2_1
 ((
ušt32_t
)0x00001000è

	)

1751 
	#RCC_CFGR_PPRE2_2
 ((
ušt32_t
)0x00002000è

	)

1753 
	#RCC_CFGR_PPRE2_DIV1
 ((
ušt32_t
)0x00000000è

	)

1754 
	#RCC_CFGR_PPRE2_DIV2
 ((
ušt32_t
)0x00002000è

	)

1755 
	#RCC_CFGR_PPRE2_DIV4
 ((
ušt32_t
)0x00002800è

	)

1756 
	#RCC_CFGR_PPRE2_DIV8
 ((
ušt32_t
)0x00003000è

	)

1757 
	#RCC_CFGR_PPRE2_DIV16
 ((
ušt32_t
)0x00003800è

	)

1760 
	#RCC_CFGR_ADCPRE
 ((
ušt32_t
)0x0000C000è

	)

1761 
	#RCC_CFGR_ADCPRE_0
 ((
ušt32_t
)0x00004000è

	)

1762 
	#RCC_CFGR_ADCPRE_1
 ((
ušt32_t
)0x00008000è

	)

1764 
	#RCC_CFGR_ADCPRE_DIV2
 ((
ušt32_t
)0x00000000è

	)

1765 
	#RCC_CFGR_ADCPRE_DIV4
 ((
ušt32_t
)0x00004000è

	)

1766 
	#RCC_CFGR_ADCPRE_DIV6
 ((
ušt32_t
)0x00008000è

	)

1767 
	#RCC_CFGR_ADCPRE_DIV8
 ((
ušt32_t
)0x0000C000è

	)

1769 
	#RCC_CFGR_PLLSRC
 ((
ušt32_t
)0x00010000è

	)

1771 
	#RCC_CFGR_PLLXTPRE
 ((
ušt32_t
)0x00020000è

	)

1774 
	#RCC_CFGR_PLLMULL
 ((
ušt32_t
)0x003C0000è

	)

1775 
	#RCC_CFGR_PLLMULL_0
 ((
ušt32_t
)0x00040000è

	)

1776 
	#RCC_CFGR_PLLMULL_1
 ((
ušt32_t
)0x00080000è

	)

1777 
	#RCC_CFGR_PLLMULL_2
 ((
ušt32_t
)0x00100000è

	)

1778 
	#RCC_CFGR_PLLMULL_3
 ((
ušt32_t
)0x00200000è

	)

1780 #ifdeà
STM32F10X_CL


1781 
	#RCC_CFGR_PLLSRC_HSI_Div2
 ((
ušt32_t
)0x00000000è

	)

1782 
	#RCC_CFGR_PLLSRC_PREDIV1
 ((
ušt32_t
)0x00010000è

	)

1784 
	#RCC_CFGR_PLLXTPRE_PREDIV1
 ((
ušt32_t
)0x00000000è

	)

1785 
	#RCC_CFGR_PLLXTPRE_PREDIV1_Div2
 ((
ušt32_t
)0x00020000è

	)

1787 
	#RCC_CFGR_PLLMULL4
 ((
ušt32_t
)0x00080000è

	)

1788 
	#RCC_CFGR_PLLMULL5
 ((
ušt32_t
)0x000C0000è

	)

1789 
	#RCC_CFGR_PLLMULL6
 ((
ušt32_t
)0x00100000è

	)

1790 
	#RCC_CFGR_PLLMULL7
 ((
ušt32_t
)0x00140000è

	)

1791 
	#RCC_CFGR_PLLMULL8
 ((
ušt32_t
)0x00180000è

	)

1792 
	#RCC_CFGR_PLLMULL9
 ((
ušt32_t
)0x001C0000è

	)

1793 
	#RCC_CFGR_PLLMULL6_5
 ((
ušt32_t
)0x00340000è

	)

1795 
	#RCC_CFGR_OTGFSPRE
 ((
ušt32_t
)0x00400000è

	)

1798 
	#RCC_CFGR_MCO
 ((
ušt32_t
)0x0F000000è

	)

1799 
	#RCC_CFGR_MCO_0
 ((
ušt32_t
)0x01000000è

	)

1800 
	#RCC_CFGR_MCO_1
 ((
ušt32_t
)0x02000000è

	)

1801 
	#RCC_CFGR_MCO_2
 ((
ušt32_t
)0x04000000è

	)

1802 
	#RCC_CFGR_MCO_3
 ((
ušt32_t
)0x08000000è

	)

1804 
	#RCC_CFGR_MCO_NOCLOCK
 ((
ušt32_t
)0x00000000è

	)

1805 
	#RCC_CFGR_MCO_SYSCLK
 ((
ušt32_t
)0x04000000è

	)

1806 
	#RCC_CFGR_MCO_HSI
 ((
ušt32_t
)0x05000000è

	)

1807 
	#RCC_CFGR_MCO_HSE
 ((
ušt32_t
)0x06000000è

	)

1808 
	#RCC_CFGR_MCO_PLLCLK_Div2
 ((
ušt32_t
)0x07000000è

	)

1809 
	#RCC_CFGR_MCO_PLL2CLK
 ((
ušt32_t
)0x08000000è

	)

1810 
	#RCC_CFGR_MCO_PLL3CLK_Div2
 ((
ušt32_t
)0x09000000è

	)

1811 
	#RCC_CFGR_MCO_Ext_HSE
 ((
ušt32_t
)0x0A000000è

	)

1812 
	#RCC_CFGR_MCO_PLL3CLK
 ((
ušt32_t
)0x0B000000è

	)

1813 #–ià
defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
)

1814 
	#RCC_CFGR_PLLSRC_HSI_Div2
 ((
ušt32_t
)0x00000000è

	)

1815 
	#RCC_CFGR_PLLSRC_PREDIV1
 ((
ušt32_t
)0x00010000è

	)

1817 
	#RCC_CFGR_PLLXTPRE_PREDIV1
 ((
ušt32_t
)0x00000000è

	)

1818 
	#RCC_CFGR_PLLXTPRE_PREDIV1_Div2
 ((
ušt32_t
)0x00020000è

	)

1820 
	#RCC_CFGR_PLLMULL2
 ((
ušt32_t
)0x00000000è

	)

1821 
	#RCC_CFGR_PLLMULL3
 ((
ušt32_t
)0x00040000è

	)

1822 
	#RCC_CFGR_PLLMULL4
 ((
ušt32_t
)0x00080000è

	)

1823 
	#RCC_CFGR_PLLMULL5
 ((
ušt32_t
)0x000C0000è

	)

1824 
	#RCC_CFGR_PLLMULL6
 ((
ušt32_t
)0x00100000è

	)

1825 
	#RCC_CFGR_PLLMULL7
 ((
ušt32_t
)0x00140000è

	)

1826 
	#RCC_CFGR_PLLMULL8
 ((
ušt32_t
)0x00180000è

	)

1827 
	#RCC_CFGR_PLLMULL9
 ((
ušt32_t
)0x001C0000è

	)

1828 
	#RCC_CFGR_PLLMULL10
 ((
ušt32_t
)0x00200000è

	)

1829 
	#RCC_CFGR_PLLMULL11
 ((
ušt32_t
)0x00240000è

	)

1830 
	#RCC_CFGR_PLLMULL12
 ((
ušt32_t
)0x00280000è

	)

1831 
	#RCC_CFGR_PLLMULL13
 ((
ušt32_t
)0x002C0000è

	)

1832 
	#RCC_CFGR_PLLMULL14
 ((
ušt32_t
)0x00300000è

	)

1833 
	#RCC_CFGR_PLLMULL15
 ((
ušt32_t
)0x00340000è

	)

1834 
	#RCC_CFGR_PLLMULL16
 ((
ušt32_t
)0x00380000è

	)

1837 
	#RCC_CFGR_MCO
 ((
ušt32_t
)0x07000000è

	)

1838 
	#RCC_CFGR_MCO_0
 ((
ušt32_t
)0x01000000è

	)

1839 
	#RCC_CFGR_MCO_1
 ((
ušt32_t
)0x02000000è

	)

1840 
	#RCC_CFGR_MCO_2
 ((
ušt32_t
)0x04000000è

	)

1842 
	#RCC_CFGR_MCO_NOCLOCK
 ((
ušt32_t
)0x00000000è

	)

1843 
	#RCC_CFGR_MCO_SYSCLK
 ((
ušt32_t
)0x04000000è

	)

1844 
	#RCC_CFGR_MCO_HSI
 ((
ušt32_t
)0x05000000è

	)

1845 
	#RCC_CFGR_MCO_HSE
 ((
ušt32_t
)0x06000000è

	)

1846 
	#RCC_CFGR_MCO_PLL
 ((
ušt32_t
)0x07000000è

	)

1848 
	#RCC_CFGR_PLLSRC_HSI_Div2
 ((
ušt32_t
)0x00000000è

	)

1849 
	#RCC_CFGR_PLLSRC_HSE
 ((
ušt32_t
)0x00010000è

	)

1851 
	#RCC_CFGR_PLLXTPRE_HSE
 ((
ušt32_t
)0x00000000è

	)

1852 
	#RCC_CFGR_PLLXTPRE_HSE_Div2
 ((
ušt32_t
)0x00020000è

	)

1854 
	#RCC_CFGR_PLLMULL2
 ((
ušt32_t
)0x00000000è

	)

1855 
	#RCC_CFGR_PLLMULL3
 ((
ušt32_t
)0x00040000è

	)

1856 
	#RCC_CFGR_PLLMULL4
 ((
ušt32_t
)0x00080000è

	)

1857 
	#RCC_CFGR_PLLMULL5
 ((
ušt32_t
)0x000C0000è

	)

1858 
	#RCC_CFGR_PLLMULL6
 ((
ušt32_t
)0x00100000è

	)

1859 
	#RCC_CFGR_PLLMULL7
 ((
ušt32_t
)0x00140000è

	)

1860 
	#RCC_CFGR_PLLMULL8
 ((
ušt32_t
)0x00180000è

	)

1861 
	#RCC_CFGR_PLLMULL9
 ((
ušt32_t
)0x001C0000è

	)

1862 
	#RCC_CFGR_PLLMULL10
 ((
ušt32_t
)0x00200000è

	)

1863 
	#RCC_CFGR_PLLMULL11
 ((
ušt32_t
)0x00240000è

	)

1864 
	#RCC_CFGR_PLLMULL12
 ((
ušt32_t
)0x00280000è

	)

1865 
	#RCC_CFGR_PLLMULL13
 ((
ušt32_t
)0x002C0000è

	)

1866 
	#RCC_CFGR_PLLMULL14
 ((
ušt32_t
)0x00300000è

	)

1867 
	#RCC_CFGR_PLLMULL15
 ((
ušt32_t
)0x00340000è

	)

1868 
	#RCC_CFGR_PLLMULL16
 ((
ušt32_t
)0x00380000è

	)

1869 
	#RCC_CFGR_USBPRE
 ((
ušt32_t
)0x00400000è

	)

1872 
	#RCC_CFGR_MCO
 ((
ušt32_t
)0x07000000è

	)

1873 
	#RCC_CFGR_MCO_0
 ((
ušt32_t
)0x01000000è

	)

1874 
	#RCC_CFGR_MCO_1
 ((
ušt32_t
)0x02000000è

	)

1875 
	#RCC_CFGR_MCO_2
 ((
ušt32_t
)0x04000000è

	)

1877 
	#RCC_CFGR_MCO_NOCLOCK
 ((
ušt32_t
)0x00000000è

	)

1878 
	#RCC_CFGR_MCO_SYSCLK
 ((
ušt32_t
)0x04000000è

	)

1879 
	#RCC_CFGR_MCO_HSI
 ((
ušt32_t
)0x05000000è

	)

1880 
	#RCC_CFGR_MCO_HSE
 ((
ušt32_t
)0x06000000è

	)

1881 
	#RCC_CFGR_MCO_PLL
 ((
ušt32_t
)0x07000000è

	)

1885 
	#RCC_CIR_LSIRDYF
 ((
ušt32_t
)0x00000001è

	)

1886 
	#RCC_CIR_LSERDYF
 ((
ušt32_t
)0x00000002è

	)

1887 
	#RCC_CIR_HSIRDYF
 ((
ušt32_t
)0x00000004è

	)

1888 
	#RCC_CIR_HSERDYF
 ((
ušt32_t
)0x00000008è

	)

1889 
	#RCC_CIR_PLLRDYF
 ((
ušt32_t
)0x00000010è

	)

1890 
	#RCC_CIR_CSSF
 ((
ušt32_t
)0x00000080è

	)

1891 
	#RCC_CIR_LSIRDYIE
 ((
ušt32_t
)0x00000100è

	)

1892 
	#RCC_CIR_LSERDYIE
 ((
ušt32_t
)0x00000200è

	)

1893 
	#RCC_CIR_HSIRDYIE
 ((
ušt32_t
)0x00000400è

	)

1894 
	#RCC_CIR_HSERDYIE
 ((
ušt32_t
)0x00000800è

	)

1895 
	#RCC_CIR_PLLRDYIE
 ((
ušt32_t
)0x00001000è

	)

1896 
	#RCC_CIR_LSIRDYC
 ((
ušt32_t
)0x00010000è

	)

1897 
	#RCC_CIR_LSERDYC
 ((
ušt32_t
)0x00020000è

	)

1898 
	#RCC_CIR_HSIRDYC
 ((
ušt32_t
)0x00040000è

	)

1899 
	#RCC_CIR_HSERDYC
 ((
ušt32_t
)0x00080000è

	)

1900 
	#RCC_CIR_PLLRDYC
 ((
ušt32_t
)0x00100000è

	)

1901 
	#RCC_CIR_CSSC
 ((
ušt32_t
)0x00800000è

	)

1903 #ifdeà
STM32F10X_CL


1904 
	#RCC_CIR_PLL2RDYF
 ((
ušt32_t
)0x00000020è

	)

1905 
	#RCC_CIR_PLL3RDYF
 ((
ušt32_t
)0x00000040è

	)

1906 
	#RCC_CIR_PLL2RDYIE
 ((
ušt32_t
)0x00002000è

	)

1907 
	#RCC_CIR_PLL3RDYIE
 ((
ušt32_t
)0x00004000è

	)

1908 
	#RCC_CIR_PLL2RDYC
 ((
ušt32_t
)0x00200000è

	)

1909 
	#RCC_CIR_PLL3RDYC
 ((
ušt32_t
)0x00400000è

	)

1913 
	#RCC_APB2RSTR_AFIORST
 ((
ušt32_t
)0x00000001è

	)

1914 
	#RCC_APB2RSTR_IOPARST
 ((
ušt32_t
)0x00000004è

	)

1915 
	#RCC_APB2RSTR_IOPBRST
 ((
ušt32_t
)0x00000008è

	)

1916 
	#RCC_APB2RSTR_IOPCRST
 ((
ušt32_t
)0x00000010è

	)

1917 
	#RCC_APB2RSTR_IOPDRST
 ((
ušt32_t
)0x00000020è

	)

1918 
	#RCC_APB2RSTR_ADC1RST
 ((
ušt32_t
)0x00000200è

	)

1920 #ià!
defšed
 (
STM32F10X_LD_VL
è&& !defšed (
STM32F10X_MD_VL
è&& !defšed (
STM32F10X_HD_VL
)

1921 
	#RCC_APB2RSTR_ADC2RST
 ((
ušt32_t
)0x00000400è

	)

1924 
	#RCC_APB2RSTR_TIM1RST
 ((
ušt32_t
)0x00000800è

	)

1925 
	#RCC_APB2RSTR_SPI1RST
 ((
ušt32_t
)0x00001000è

	)

1926 
	#RCC_APB2RSTR_USART1RST
 ((
ušt32_t
)0x00004000è

	)

1928 #ià
defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
)

1929 
	#RCC_APB2RSTR_TIM15RST
 ((
ušt32_t
)0x00010000è

	)

1930 
	#RCC_APB2RSTR_TIM16RST
 ((
ušt32_t
)0x00020000è

	)

1931 
	#RCC_APB2RSTR_TIM17RST
 ((
ušt32_t
)0x00040000è

	)

1934 #ià!
defšed
 (
STM32F10X_LD
è&& !defšed (
STM32F10X_LD_VL
)

1935 
	#RCC_APB2RSTR_IOPERST
 ((
ušt32_t
)0x00000040è

	)

1938 #ià
defšed
 (
STM32F10X_HD
è|| defšed (
STM32F10X_XL
)

1939 
	#RCC_APB2RSTR_IOPFRST
 ((
ušt32_t
)0x00000080è

	)

1940 
	#RCC_APB2RSTR_IOPGRST
 ((
ušt32_t
)0x00000100è

	)

1941 
	#RCC_APB2RSTR_TIM8RST
 ((
ušt32_t
)0x00002000è

	)

1942 
	#RCC_APB2RSTR_ADC3RST
 ((
ušt32_t
)0x00008000è

	)

1945 #ià
defšed
 (
STM32F10X_HD_VL
)

1946 
	#RCC_APB2RSTR_IOPFRST
 ((
ušt32_t
)0x00000080è

	)

1947 
	#RCC_APB2RSTR_IOPGRST
 ((
ušt32_t
)0x00000100è

	)

1950 #ifdeà
STM32F10X_XL


1951 
	#RCC_APB2RSTR_TIM9RST
 ((
ušt32_t
)0x00080000è

	)

1952 
	#RCC_APB2RSTR_TIM10RST
 ((
ušt32_t
)0x00100000è

	)

1953 
	#RCC_APB2RSTR_TIM11RST
 ((
ušt32_t
)0x00200000è

	)

1957 
	#RCC_APB1RSTR_TIM2RST
 ((
ušt32_t
)0x00000001è

	)

1958 
	#RCC_APB1RSTR_TIM3RST
 ((
ušt32_t
)0x00000002è

	)

1959 
	#RCC_APB1RSTR_WWDGRST
 ((
ušt32_t
)0x00000800è

	)

1960 
	#RCC_APB1RSTR_USART2RST
 ((
ušt32_t
)0x00020000è

	)

1961 
	#RCC_APB1RSTR_I2C1RST
 ((
ušt32_t
)0x00200000è

	)

1963 #ià!
defšed
 (
STM32F10X_LD_VL
è&& !defšed (
STM32F10X_MD_VL
è&& !defšed (
STM32F10X_HD_VL
)

1964 
	#RCC_APB1RSTR_CAN1RST
 ((
ušt32_t
)0x02000000è

	)

1967 
	#RCC_APB1RSTR_BKPRST
 ((
ušt32_t
)0x08000000è

	)

1968 
	#RCC_APB1RSTR_PWRRST
 ((
ušt32_t
)0x10000000è

	)

1970 #ià!
defšed
 (
STM32F10X_LD
è&& !defšed (
STM32F10X_LD_VL
)

1971 
	#RCC_APB1RSTR_TIM4RST
 ((
ušt32_t
)0x00000004è

	)

1972 
	#RCC_APB1RSTR_SPI2RST
 ((
ušt32_t
)0x00004000è

	)

1973 
	#RCC_APB1RSTR_USART3RST
 ((
ušt32_t
)0x00040000è

	)

1974 
	#RCC_APB1RSTR_I2C2RST
 ((
ušt32_t
)0x00400000è

	)

1977 #ià
defšed
 (
STM32F10X_HD
è|| defšed (
STM32F10X_MD
è|| defšed (
STM32F10X_LD
è|| defšed (
STM32F10X_XL
)

1978 
	#RCC_APB1RSTR_USBRST
 ((
ušt32_t
)0x00800000è

	)

1981 #ià
defšed
 (
STM32F10X_HD
è|| defšed (
STM32F10X_CL
è|| defšed (
STM32F10X_XL
)

1982 
	#RCC_APB1RSTR_TIM5RST
 ((
ušt32_t
)0x00000008è

	)

1983 
	#RCC_APB1RSTR_TIM6RST
 ((
ušt32_t
)0x00000010è

	)

1984 
	#RCC_APB1RSTR_TIM7RST
 ((
ušt32_t
)0x00000020è

	)

1985 
	#RCC_APB1RSTR_SPI3RST
 ((
ušt32_t
)0x00008000è

	)

1986 
	#RCC_APB1RSTR_UART4RST
 ((
ušt32_t
)0x00080000è

	)

1987 
	#RCC_APB1RSTR_UART5RST
 ((
ušt32_t
)0x00100000è

	)

1988 
	#RCC_APB1RSTR_DACRST
 ((
ušt32_t
)0x20000000è

	)

1991 #ià
defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
)

1992 
	#RCC_APB1RSTR_TIM6RST
 ((
ušt32_t
)0x00000010è

	)

1993 
	#RCC_APB1RSTR_TIM7RST
 ((
ušt32_t
)0x00000020è

	)

1994 
	#RCC_APB1RSTR_DACRST
 ((
ušt32_t
)0x20000000è

	)

1995 
	#RCC_APB1RSTR_CECRST
 ((
ušt32_t
)0x40000000è

	)

1998 #ià
defšed
 (
STM32F10X_HD_VL
)

1999 
	#RCC_APB1RSTR_TIM5RST
 ((
ušt32_t
)0x00000008è

	)

2000 
	#RCC_APB1RSTR_TIM12RST
 ((
ušt32_t
)0x00000040è

	)

2001 
	#RCC_APB1RSTR_TIM13RST
 ((
ušt32_t
)0x00000080è

	)

2002 
	#RCC_APB1RSTR_TIM14RST
 ((
ušt32_t
)0x00000100è

	)

2003 
	#RCC_APB1RSTR_SPI3RST
 ((
ušt32_t
)0x00008000è

	)

2004 
	#RCC_APB1RSTR_UART4RST
 ((
ušt32_t
)0x00080000è

	)

2005 
	#RCC_APB1RSTR_UART5RST
 ((
ušt32_t
)0x00100000è

	)

2008 #ifdeà
STM32F10X_CL


2009 
	#RCC_APB1RSTR_CAN2RST
 ((
ušt32_t
)0x04000000è

	)

2012 #ifdeà
STM32F10X_XL


2013 
	#RCC_APB1RSTR_TIM12RST
 ((
ušt32_t
)0x00000040è

	)

2014 
	#RCC_APB1RSTR_TIM13RST
 ((
ušt32_t
)0x00000080è

	)

2015 
	#RCC_APB1RSTR_TIM14RST
 ((
ušt32_t
)0x00000100è

	)

2019 
	#RCC_AHBENR_DMA1EN
 ((
ušt16_t
)0x0001è

	)

2020 
	#RCC_AHBENR_SRAMEN
 ((
ušt16_t
)0x0004è

	)

2021 
	#RCC_AHBENR_FLITFEN
 ((
ušt16_t
)0x0010è

	)

2022 
	#RCC_AHBENR_CRCEN
 ((
ušt16_t
)0x0040è

	)

2024 #ià
defšed
 (
STM32F10X_HD
è|| defšed (
STM32F10X_CL
è|| defšed (
STM32F10X_HD_VL
)

2025 
	#RCC_AHBENR_DMA2EN
 ((
ušt16_t
)0x0002è

	)

2028 #ià
defšed
 (
STM32F10X_HD
è|| defšed (
STM32F10X_XL
)

2029 
	#RCC_AHBENR_FSMCEN
 ((
ušt16_t
)0x0100è

	)

2030 
	#RCC_AHBENR_SDIOEN
 ((
ušt16_t
)0x0400è

	)

2033 #ià
defšed
 (
STM32F10X_HD_VL
)

2034 
	#RCC_AHBENR_FSMCEN
 ((
ušt16_t
)0x0100è

	)

2037 #ifdeà
STM32F10X_CL


2038 
	#RCC_AHBENR_OTGFSEN
 ((
ušt32_t
)0x00001000è

	)

2039 
	#RCC_AHBENR_ETHMACEN
 ((
ušt32_t
)0x00004000è

	)

2040 
	#RCC_AHBENR_ETHMACTXEN
 ((
ušt32_t
)0x00008000è

	)

2041 
	#RCC_AHBENR_ETHMACRXEN
 ((
ušt32_t
)0x00010000è

	)

2045 
	#RCC_APB2ENR_AFIOEN
 ((
ušt32_t
)0x00000001è

	)

2046 
	#RCC_APB2ENR_IOPAEN
 ((
ušt32_t
)0x00000004è

	)

2047 
	#RCC_APB2ENR_IOPBEN
 ((
ušt32_t
)0x00000008è

	)

2048 
	#RCC_APB2ENR_IOPCEN
 ((
ušt32_t
)0x00000010è

	)

2049 
	#RCC_APB2ENR_IOPDEN
 ((
ušt32_t
)0x00000020è

	)

2050 
	#RCC_APB2ENR_ADC1EN
 ((
ušt32_t
)0x00000200è

	)

2052 #ià!
defšed
 (
STM32F10X_LD_VL
è&& !defšed (
STM32F10X_MD_VL
è&& !defšed (
STM32F10X_HD_VL
)

2053 
	#RCC_APB2ENR_ADC2EN
 ((
ušt32_t
)0x00000400è

	)

2056 
	#RCC_APB2ENR_TIM1EN
 ((
ušt32_t
)0x00000800è

	)

2057 
	#RCC_APB2ENR_SPI1EN
 ((
ušt32_t
)0x00001000è

	)

2058 
	#RCC_APB2ENR_USART1EN
 ((
ušt32_t
)0x00004000è

	)

2060 #ià
defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
)

2061 
	#RCC_APB2ENR_TIM15EN
 ((
ušt32_t
)0x00010000è

	)

2062 
	#RCC_APB2ENR_TIM16EN
 ((
ušt32_t
)0x00020000è

	)

2063 
	#RCC_APB2ENR_TIM17EN
 ((
ušt32_t
)0x00040000è

	)

2066 #ià!
defšed
 (
STM32F10X_LD
è&& !defšed (
STM32F10X_LD_VL
)

2067 
	#RCC_APB2ENR_IOPEEN
 ((
ušt32_t
)0x00000040è

	)

2070 #ià
defšed
 (
STM32F10X_HD
è|| defšed (
STM32F10X_XL
)

2071 
	#RCC_APB2ENR_IOPFEN
 ((
ušt32_t
)0x00000080è

	)

2072 
	#RCC_APB2ENR_IOPGEN
 ((
ušt32_t
)0x00000100è

	)

2073 
	#RCC_APB2ENR_TIM8EN
 ((
ušt32_t
)0x00002000è

	)

2074 
	#RCC_APB2ENR_ADC3EN
 ((
ušt32_t
)0x00008000è

	)

2077 #ià
defšed
 (
STM32F10X_HD_VL
)

2078 
	#RCC_APB2ENR_IOPFEN
 ((
ušt32_t
)0x00000080è

	)

2079 
	#RCC_APB2ENR_IOPGEN
 ((
ušt32_t
)0x00000100è

	)

2082 #ifdeà
STM32F10X_XL


2083 
	#RCC_APB2ENR_TIM9EN
 ((
ušt32_t
)0x00080000è

	)

2084 
	#RCC_APB2ENR_TIM10EN
 ((
ušt32_t
)0x00100000è

	)

2085 
	#RCC_APB2ENR_TIM11EN
 ((
ušt32_t
)0x00200000è

	)

2089 
	#RCC_APB1ENR_TIM2EN
 ((
ušt32_t
)0x00000001è

	)

2090 
	#RCC_APB1ENR_TIM3EN
 ((
ušt32_t
)0x00000002è

	)

2091 
	#RCC_APB1ENR_WWDGEN
 ((
ušt32_t
)0x00000800è

	)

2092 
	#RCC_APB1ENR_USART2EN
 ((
ušt32_t
)0x00020000è

	)

2093 
	#RCC_APB1ENR_I2C1EN
 ((
ušt32_t
)0x00200000è

	)

2095 #ià!
defšed
 (
STM32F10X_LD_VL
è&& !defšed (
STM32F10X_MD_VL
è&& !defšed (
STM32F10X_HD_VL
)

2096 
	#RCC_APB1ENR_CAN1EN
 ((
ušt32_t
)0x02000000è

	)

2099 
	#RCC_APB1ENR_BKPEN
 ((
ušt32_t
)0x08000000è

	)

2100 
	#RCC_APB1ENR_PWREN
 ((
ušt32_t
)0x10000000è

	)

2102 #ià!
defšed
 (
STM32F10X_LD
è&& !defšed (
STM32F10X_LD_VL
)

2103 
	#RCC_APB1ENR_TIM4EN
 ((
ušt32_t
)0x00000004è

	)

2104 
	#RCC_APB1ENR_SPI2EN
 ((
ušt32_t
)0x00004000è

	)

2105 
	#RCC_APB1ENR_USART3EN
 ((
ušt32_t
)0x00040000è

	)

2106 
	#RCC_APB1ENR_I2C2EN
 ((
ušt32_t
)0x00400000è

	)

2109 #ià
defšed
 (
STM32F10X_HD
è|| defšed (
STM32F10X_MD
è|| defšed (
STM32F10X_LD
)

2110 
	#RCC_APB1ENR_USBEN
 ((
ušt32_t
)0x00800000è

	)

2113 #ià
defšed
 (
STM32F10X_HD
è|| defšed (
STM32F10X_CL
)

2114 
	#RCC_APB1ENR_TIM5EN
 ((
ušt32_t
)0x00000008è

	)

2115 
	#RCC_APB1ENR_TIM6EN
 ((
ušt32_t
)0x00000010è

	)

2116 
	#RCC_APB1ENR_TIM7EN
 ((
ušt32_t
)0x00000020è

	)

2117 
	#RCC_APB1ENR_SPI3EN
 ((
ušt32_t
)0x00008000è

	)

2118 
	#RCC_APB1ENR_UART4EN
 ((
ušt32_t
)0x00080000è

	)

2119 
	#RCC_APB1ENR_UART5EN
 ((
ušt32_t
)0x00100000è

	)

2120 
	#RCC_APB1ENR_DACEN
 ((
ušt32_t
)0x20000000è

	)

2123 #ià
defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
)

2124 
	#RCC_APB1ENR_TIM6EN
 ((
ušt32_t
)0x00000010è

	)

2125 
	#RCC_APB1ENR_TIM7EN
 ((
ušt32_t
)0x00000020è

	)

2126 
	#RCC_APB1ENR_DACEN
 ((
ušt32_t
)0x20000000è

	)

2127 
	#RCC_APB1ENR_CECEN
 ((
ušt32_t
)0x40000000è

	)

2130 #ifdeà
STM32F10X_HD_VL


2131 
	#RCC_APB1ENR_TIM5EN
 ((
ušt32_t
)0x00000008è

	)

2132 
	#RCC_APB1ENR_TIM12EN
 ((
ušt32_t
)0x00000040è

	)

2133 
	#RCC_APB1ENR_TIM13EN
 ((
ušt32_t
)0x00000080è

	)

2134 
	#RCC_APB1ENR_TIM14EN
 ((
ušt32_t
)0x00000100è

	)

2135 
	#RCC_APB1ENR_SPI3EN
 ((
ušt32_t
)0x00008000è

	)

2136 
	#RCC_APB1ENR_UART4EN
 ((
ušt32_t
)0x00080000è

	)

2137 
	#RCC_APB1ENR_UART5EN
 ((
ušt32_t
)0x00100000è

	)

2140 #ifdeà
STM32F10X_CL


2141 
	#RCC_APB1ENR_CAN2EN
 ((
ušt32_t
)0x04000000è

	)

2144 #ifdeà
STM32F10X_XL


2145 
	#RCC_APB1ENR_TIM12EN
 ((
ušt32_t
)0x00000040è

	)

2146 
	#RCC_APB1ENR_TIM13EN
 ((
ušt32_t
)0x00000080è

	)

2147 
	#RCC_APB1ENR_TIM14EN
 ((
ušt32_t
)0x00000100è

	)

2151 
	#RCC_BDCR_LSEON
 ((
ušt32_t
)0x00000001è

	)

2152 
	#RCC_BDCR_LSERDY
 ((
ušt32_t
)0x00000002è

	)

2153 
	#RCC_BDCR_LSEBYP
 ((
ušt32_t
)0x00000004è

	)

2155 
	#RCC_BDCR_RTCSEL
 ((
ušt32_t
)0x00000300è

	)

2156 
	#RCC_BDCR_RTCSEL_0
 ((
ušt32_t
)0x00000100è

	)

2157 
	#RCC_BDCR_RTCSEL_1
 ((
ušt32_t
)0x00000200è

	)

2160 
	#RCC_BDCR_RTCSEL_NOCLOCK
 ((
ušt32_t
)0x00000000è

	)

2161 
	#RCC_BDCR_RTCSEL_LSE
 ((
ušt32_t
)0x00000100è

	)

2162 
	#RCC_BDCR_RTCSEL_LSI
 ((
ušt32_t
)0x00000200è

	)

2163 
	#RCC_BDCR_RTCSEL_HSE
 ((
ušt32_t
)0x00000300è

	)

2165 
	#RCC_BDCR_RTCEN
 ((
ušt32_t
)0x00008000è

	)

2166 
	#RCC_BDCR_BDRST
 ((
ušt32_t
)0x00010000è

	)

2169 
	#RCC_CSR_LSION
 ((
ušt32_t
)0x00000001è

	)

2170 
	#RCC_CSR_LSIRDY
 ((
ušt32_t
)0x00000002è

	)

2171 
	#RCC_CSR_RMVF
 ((
ušt32_t
)0x01000000è

	)

2172 
	#RCC_CSR_PINRSTF
 ((
ušt32_t
)0x04000000è

	)

2173 
	#RCC_CSR_PORRSTF
 ((
ušt32_t
)0x08000000è

	)

2174 
	#RCC_CSR_SFTRSTF
 ((
ušt32_t
)0x10000000è

	)

2175 
	#RCC_CSR_IWDGRSTF
 ((
ušt32_t
)0x20000000è

	)

2176 
	#RCC_CSR_WWDGRSTF
 ((
ušt32_t
)0x40000000è

	)

2177 
	#RCC_CSR_LPWRRSTF
 ((
ušt32_t
)0x80000000è

	)

2179 #ifdeà
STM32F10X_CL


2181 
	#RCC_AHBRSTR_OTGFSRST
 ((
ušt32_t
)0x00001000è

	)

2182 
	#RCC_AHBRSTR_ETHMACRST
 ((
ušt32_t
)0x00004000è

	)

2186 
	#RCC_CFGR2_PREDIV1
 ((
ušt32_t
)0x0000000Fè

	)

2187 
	#RCC_CFGR2_PREDIV1_0
 ((
ušt32_t
)0x00000001è

	)

2188 
	#RCC_CFGR2_PREDIV1_1
 ((
ušt32_t
)0x00000002è

	)

2189 
	#RCC_CFGR2_PREDIV1_2
 ((
ušt32_t
)0x00000004è

	)

2190 
	#RCC_CFGR2_PREDIV1_3
 ((
ušt32_t
)0x00000008è

	)

2192 
	#RCC_CFGR2_PREDIV1_DIV1
 ((
ušt32_t
)0x00000000è

	)

2193 
	#RCC_CFGR2_PREDIV1_DIV2
 ((
ušt32_t
)0x00000001è

	)

2194 
	#RCC_CFGR2_PREDIV1_DIV3
 ((
ušt32_t
)0x00000002è

	)

2195 
	#RCC_CFGR2_PREDIV1_DIV4
 ((
ušt32_t
)0x00000003è

	)

2196 
	#RCC_CFGR2_PREDIV1_DIV5
 ((
ušt32_t
)0x00000004è

	)

2197 
	#RCC_CFGR2_PREDIV1_DIV6
 ((
ušt32_t
)0x00000005è

	)

2198 
	#RCC_CFGR2_PREDIV1_DIV7
 ((
ušt32_t
)0x00000006è

	)

2199 
	#RCC_CFGR2_PREDIV1_DIV8
 ((
ušt32_t
)0x00000007è

	)

2200 
	#RCC_CFGR2_PREDIV1_DIV9
 ((
ušt32_t
)0x00000008è

	)

2201 
	#RCC_CFGR2_PREDIV1_DIV10
 ((
ušt32_t
)0x00000009è

	)

2202 
	#RCC_CFGR2_PREDIV1_DIV11
 ((
ušt32_t
)0x0000000Aè

	)

2203 
	#RCC_CFGR2_PREDIV1_DIV12
 ((
ušt32_t
)0x0000000Bè

	)

2204 
	#RCC_CFGR2_PREDIV1_DIV13
 ((
ušt32_t
)0x0000000Cè

	)

2205 
	#RCC_CFGR2_PREDIV1_DIV14
 ((
ušt32_t
)0x0000000Dè

	)

2206 
	#RCC_CFGR2_PREDIV1_DIV15
 ((
ušt32_t
)0x0000000Eè

	)

2207 
	#RCC_CFGR2_PREDIV1_DIV16
 ((
ušt32_t
)0x0000000Fè

	)

2210 
	#RCC_CFGR2_PREDIV2
 ((
ušt32_t
)0x000000F0è

	)

2211 
	#RCC_CFGR2_PREDIV2_0
 ((
ušt32_t
)0x00000010è

	)

2212 
	#RCC_CFGR2_PREDIV2_1
 ((
ušt32_t
)0x00000020è

	)

2213 
	#RCC_CFGR2_PREDIV2_2
 ((
ušt32_t
)0x00000040è

	)

2214 
	#RCC_CFGR2_PREDIV2_3
 ((
ušt32_t
)0x00000080è

	)

2216 
	#RCC_CFGR2_PREDIV2_DIV1
 ((
ušt32_t
)0x00000000è

	)

2217 
	#RCC_CFGR2_PREDIV2_DIV2
 ((
ušt32_t
)0x00000010è

	)

2218 
	#RCC_CFGR2_PREDIV2_DIV3
 ((
ušt32_t
)0x00000020è

	)

2219 
	#RCC_CFGR2_PREDIV2_DIV4
 ((
ušt32_t
)0x00000030è

	)

2220 
	#RCC_CFGR2_PREDIV2_DIV5
 ((
ušt32_t
)0x00000040è

	)

2221 
	#RCC_CFGR2_PREDIV2_DIV6
 ((
ušt32_t
)0x00000050è

	)

2222 
	#RCC_CFGR2_PREDIV2_DIV7
 ((
ušt32_t
)0x00000060è

	)

2223 
	#RCC_CFGR2_PREDIV2_DIV8
 ((
ušt32_t
)0x00000070è

	)

2224 
	#RCC_CFGR2_PREDIV2_DIV9
 ((
ušt32_t
)0x00000080è

	)

2225 
	#RCC_CFGR2_PREDIV2_DIV10
 ((
ušt32_t
)0x00000090è

	)

2226 
	#RCC_CFGR2_PREDIV2_DIV11
 ((
ušt32_t
)0x000000A0è

	)

2227 
	#RCC_CFGR2_PREDIV2_DIV12
 ((
ušt32_t
)0x000000B0è

	)

2228 
	#RCC_CFGR2_PREDIV2_DIV13
 ((
ušt32_t
)0x000000C0è

	)

2229 
	#RCC_CFGR2_PREDIV2_DIV14
 ((
ušt32_t
)0x000000D0è

	)

2230 
	#RCC_CFGR2_PREDIV2_DIV15
 ((
ušt32_t
)0x000000E0è

	)

2231 
	#RCC_CFGR2_PREDIV2_DIV16
 ((
ušt32_t
)0x000000F0è

	)

2234 
	#RCC_CFGR2_PLL2MUL
 ((
ušt32_t
)0x00000F00è

	)

2235 
	#RCC_CFGR2_PLL2MUL_0
 ((
ušt32_t
)0x00000100è

	)

2236 
	#RCC_CFGR2_PLL2MUL_1
 ((
ušt32_t
)0x00000200è

	)

2237 
	#RCC_CFGR2_PLL2MUL_2
 ((
ušt32_t
)0x00000400è

	)

2238 
	#RCC_CFGR2_PLL2MUL_3
 ((
ušt32_t
)0x00000800è

	)

2240 
	#RCC_CFGR2_PLL2MUL8
 ((
ušt32_t
)0x00000600è

	)

2241 
	#RCC_CFGR2_PLL2MUL9
 ((
ušt32_t
)0x00000700è

	)

2242 
	#RCC_CFGR2_PLL2MUL10
 ((
ušt32_t
)0x00000800è

	)

2243 
	#RCC_CFGR2_PLL2MUL11
 ((
ušt32_t
)0x00000900è

	)

2244 
	#RCC_CFGR2_PLL2MUL12
 ((
ušt32_t
)0x00000A00è

	)

2245 
	#RCC_CFGR2_PLL2MUL13
 ((
ušt32_t
)0x00000B00è

	)

2246 
	#RCC_CFGR2_PLL2MUL14
 ((
ušt32_t
)0x00000C00è

	)

2247 
	#RCC_CFGR2_PLL2MUL16
 ((
ušt32_t
)0x00000E00è

	)

2248 
	#RCC_CFGR2_PLL2MUL20
 ((
ušt32_t
)0x00000F00è

	)

2251 
	#RCC_CFGR2_PLL3MUL
 ((
ušt32_t
)0x0000F000è

	)

2252 
	#RCC_CFGR2_PLL3MUL_0
 ((
ušt32_t
)0x00001000è

	)

2253 
	#RCC_CFGR2_PLL3MUL_1
 ((
ušt32_t
)0x00002000è

	)

2254 
	#RCC_CFGR2_PLL3MUL_2
 ((
ušt32_t
)0x00004000è

	)

2255 
	#RCC_CFGR2_PLL3MUL_3
 ((
ušt32_t
)0x00008000è

	)

2257 
	#RCC_CFGR2_PLL3MUL8
 ((
ušt32_t
)0x00006000è

	)

2258 
	#RCC_CFGR2_PLL3MUL9
 ((
ušt32_t
)0x00007000è

	)

2259 
	#RCC_CFGR2_PLL3MUL10
 ((
ušt32_t
)0x00008000è

	)

2260 
	#RCC_CFGR2_PLL3MUL11
 ((
ušt32_t
)0x00009000è

	)

2261 
	#RCC_CFGR2_PLL3MUL12
 ((
ušt32_t
)0x0000A000è

	)

2262 
	#RCC_CFGR2_PLL3MUL13
 ((
ušt32_t
)0x0000B000è

	)

2263 
	#RCC_CFGR2_PLL3MUL14
 ((
ušt32_t
)0x0000C000è

	)

2264 
	#RCC_CFGR2_PLL3MUL16
 ((
ušt32_t
)0x0000E000è

	)

2265 
	#RCC_CFGR2_PLL3MUL20
 ((
ušt32_t
)0x0000F000è

	)

2267 
	#RCC_CFGR2_PREDIV1SRC
 ((
ušt32_t
)0x00010000è

	)

2268 
	#RCC_CFGR2_PREDIV1SRC_PLL2
 ((
ušt32_t
)0x00010000è

	)

2269 
	#RCC_CFGR2_PREDIV1SRC_HSE
 ((
ušt32_t
)0x00000000è

	)

2270 
	#RCC_CFGR2_I2S2SRC
 ((
ušt32_t
)0x00020000è

	)

2271 
	#RCC_CFGR2_I2S3SRC
 ((
ušt32_t
)0x00040000è

	)

2274 #ià
defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
)

2277 
	#RCC_CFGR2_PREDIV1
 ((
ušt32_t
)0x0000000Fè

	)

2278 
	#RCC_CFGR2_PREDIV1_0
 ((
ušt32_t
)0x00000001è

	)

2279 
	#RCC_CFGR2_PREDIV1_1
 ((
ušt32_t
)0x00000002è

	)

2280 
	#RCC_CFGR2_PREDIV1_2
 ((
ušt32_t
)0x00000004è

	)

2281 
	#RCC_CFGR2_PREDIV1_3
 ((
ušt32_t
)0x00000008è

	)

2283 
	#RCC_CFGR2_PREDIV1_DIV1
 ((
ušt32_t
)0x00000000è

	)

2284 
	#RCC_CFGR2_PREDIV1_DIV2
 ((
ušt32_t
)0x00000001è

	)

2285 
	#RCC_CFGR2_PREDIV1_DIV3
 ((
ušt32_t
)0x00000002è

	)

2286 
	#RCC_CFGR2_PREDIV1_DIV4
 ((
ušt32_t
)0x00000003è

	)

2287 
	#RCC_CFGR2_PREDIV1_DIV5
 ((
ušt32_t
)0x00000004è

	)

2288 
	#RCC_CFGR2_PREDIV1_DIV6
 ((
ušt32_t
)0x00000005è

	)

2289 
	#RCC_CFGR2_PREDIV1_DIV7
 ((
ušt32_t
)0x00000006è

	)

2290 
	#RCC_CFGR2_PREDIV1_DIV8
 ((
ušt32_t
)0x00000007è

	)

2291 
	#RCC_CFGR2_PREDIV1_DIV9
 ((
ušt32_t
)0x00000008è

	)

2292 
	#RCC_CFGR2_PREDIV1_DIV10
 ((
ušt32_t
)0x00000009è

	)

2293 
	#RCC_CFGR2_PREDIV1_DIV11
 ((
ušt32_t
)0x0000000Aè

	)

2294 
	#RCC_CFGR2_PREDIV1_DIV12
 ((
ušt32_t
)0x0000000Bè

	)

2295 
	#RCC_CFGR2_PREDIV1_DIV13
 ((
ušt32_t
)0x0000000Cè

	)

2296 
	#RCC_CFGR2_PREDIV1_DIV14
 ((
ušt32_t
)0x0000000Dè

	)

2297 
	#RCC_CFGR2_PREDIV1_DIV15
 ((
ušt32_t
)0x0000000Eè

	)

2298 
	#RCC_CFGR2_PREDIV1_DIV16
 ((
ušt32_t
)0x0000000Fè

	)

2308 
	#GPIO_CRL_MODE
 ((
ušt32_t
)0x33333333è

	)

2310 
	#GPIO_CRL_MODE0
 ((
ušt32_t
)0x00000003è

	)

2311 
	#GPIO_CRL_MODE0_0
 ((
ušt32_t
)0x00000001è

	)

2312 
	#GPIO_CRL_MODE0_1
 ((
ušt32_t
)0x00000002è

	)

2314 
	#GPIO_CRL_MODE1
 ((
ušt32_t
)0x00000030è

	)

2315 
	#GPIO_CRL_MODE1_0
 ((
ušt32_t
)0x00000010è

	)

2316 
	#GPIO_CRL_MODE1_1
 ((
ušt32_t
)0x00000020è

	)

2318 
	#GPIO_CRL_MODE2
 ((
ušt32_t
)0x00000300è

	)

2319 
	#GPIO_CRL_MODE2_0
 ((
ušt32_t
)0x00000100è

	)

2320 
	#GPIO_CRL_MODE2_1
 ((
ušt32_t
)0x00000200è

	)

2322 
	#GPIO_CRL_MODE3
 ((
ušt32_t
)0x00003000è

	)

2323 
	#GPIO_CRL_MODE3_0
 ((
ušt32_t
)0x00001000è

	)

2324 
	#GPIO_CRL_MODE3_1
 ((
ušt32_t
)0x00002000è

	)

2326 
	#GPIO_CRL_MODE4
 ((
ušt32_t
)0x00030000è

	)

2327 
	#GPIO_CRL_MODE4_0
 ((
ušt32_t
)0x00010000è

	)

2328 
	#GPIO_CRL_MODE4_1
 ((
ušt32_t
)0x00020000è

	)

2330 
	#GPIO_CRL_MODE5
 ((
ušt32_t
)0x00300000è

	)

2331 
	#GPIO_CRL_MODE5_0
 ((
ušt32_t
)0x00100000è

	)

2332 
	#GPIO_CRL_MODE5_1
 ((
ušt32_t
)0x00200000è

	)

2334 
	#GPIO_CRL_MODE6
 ((
ušt32_t
)0x03000000è

	)

2335 
	#GPIO_CRL_MODE6_0
 ((
ušt32_t
)0x01000000è

	)

2336 
	#GPIO_CRL_MODE6_1
 ((
ušt32_t
)0x02000000è

	)

2338 
	#GPIO_CRL_MODE7
 ((
ušt32_t
)0x30000000è

	)

2339 
	#GPIO_CRL_MODE7_0
 ((
ušt32_t
)0x10000000è

	)

2340 
	#GPIO_CRL_MODE7_1
 ((
ušt32_t
)0x20000000è

	)

2342 
	#GPIO_CRL_CNF
 ((
ušt32_t
)0xCCCCCCCCè

	)

2344 
	#GPIO_CRL_CNF0
 ((
ušt32_t
)0x0000000Cè

	)

2345 
	#GPIO_CRL_CNF0_0
 ((
ušt32_t
)0x00000004è

	)

2346 
	#GPIO_CRL_CNF0_1
 ((
ušt32_t
)0x00000008è

	)

2348 
	#GPIO_CRL_CNF1
 ((
ušt32_t
)0x000000C0è

	)

2349 
	#GPIO_CRL_CNF1_0
 ((
ušt32_t
)0x00000040è

	)

2350 
	#GPIO_CRL_CNF1_1
 ((
ušt32_t
)0x00000080è

	)

2352 
	#GPIO_CRL_CNF2
 ((
ušt32_t
)0x00000C00è

	)

2353 
	#GPIO_CRL_CNF2_0
 ((
ušt32_t
)0x00000400è

	)

2354 
	#GPIO_CRL_CNF2_1
 ((
ušt32_t
)0x00000800è

	)

2356 
	#GPIO_CRL_CNF3
 ((
ušt32_t
)0x0000C000è

	)

2357 
	#GPIO_CRL_CNF3_0
 ((
ušt32_t
)0x00004000è

	)

2358 
	#GPIO_CRL_CNF3_1
 ((
ušt32_t
)0x00008000è

	)

2360 
	#GPIO_CRL_CNF4
 ((
ušt32_t
)0x000C0000è

	)

2361 
	#GPIO_CRL_CNF4_0
 ((
ušt32_t
)0x00040000è

	)

2362 
	#GPIO_CRL_CNF4_1
 ((
ušt32_t
)0x00080000è

	)

2364 
	#GPIO_CRL_CNF5
 ((
ušt32_t
)0x00C00000è

	)

2365 
	#GPIO_CRL_CNF5_0
 ((
ušt32_t
)0x00400000è

	)

2366 
	#GPIO_CRL_CNF5_1
 ((
ušt32_t
)0x00800000è

	)

2368 
	#GPIO_CRL_CNF6
 ((
ušt32_t
)0x0C000000è

	)

2369 
	#GPIO_CRL_CNF6_0
 ((
ušt32_t
)0x04000000è

	)

2370 
	#GPIO_CRL_CNF6_1
 ((
ušt32_t
)0x08000000è

	)

2372 
	#GPIO_CRL_CNF7
 ((
ušt32_t
)0xC0000000è

	)

2373 
	#GPIO_CRL_CNF7_0
 ((
ušt32_t
)0x40000000è

	)

2374 
	#GPIO_CRL_CNF7_1
 ((
ušt32_t
)0x80000000è

	)

2377 
	#GPIO_CRH_MODE
 ((
ušt32_t
)0x33333333è

	)

2379 
	#GPIO_CRH_MODE8
 ((
ušt32_t
)0x00000003è

	)

2380 
	#GPIO_CRH_MODE8_0
 ((
ušt32_t
)0x00000001è

	)

2381 
	#GPIO_CRH_MODE8_1
 ((
ušt32_t
)0x00000002è

	)

2383 
	#GPIO_CRH_MODE9
 ((
ušt32_t
)0x00000030è

	)

2384 
	#GPIO_CRH_MODE9_0
 ((
ušt32_t
)0x00000010è

	)

2385 
	#GPIO_CRH_MODE9_1
 ((
ušt32_t
)0x00000020è

	)

2387 
	#GPIO_CRH_MODE10
 ((
ušt32_t
)0x00000300è

	)

2388 
	#GPIO_CRH_MODE10_0
 ((
ušt32_t
)0x00000100è

	)

2389 
	#GPIO_CRH_MODE10_1
 ((
ušt32_t
)0x00000200è

	)

2391 
	#GPIO_CRH_MODE11
 ((
ušt32_t
)0x00003000è

	)

2392 
	#GPIO_CRH_MODE11_0
 ((
ušt32_t
)0x00001000è

	)

2393 
	#GPIO_CRH_MODE11_1
 ((
ušt32_t
)0x00002000è

	)

2395 
	#GPIO_CRH_MODE12
 ((
ušt32_t
)0x00030000è

	)

2396 
	#GPIO_CRH_MODE12_0
 ((
ušt32_t
)0x00010000è

	)

2397 
	#GPIO_CRH_MODE12_1
 ((
ušt32_t
)0x00020000è

	)

2399 
	#GPIO_CRH_MODE13
 ((
ušt32_t
)0x00300000è

	)

2400 
	#GPIO_CRH_MODE13_0
 ((
ušt32_t
)0x00100000è

	)

2401 
	#GPIO_CRH_MODE13_1
 ((
ušt32_t
)0x00200000è

	)

2403 
	#GPIO_CRH_MODE14
 ((
ušt32_t
)0x03000000è

	)

2404 
	#GPIO_CRH_MODE14_0
 ((
ušt32_t
)0x01000000è

	)

2405 
	#GPIO_CRH_MODE14_1
 ((
ušt32_t
)0x02000000è

	)

2407 
	#GPIO_CRH_MODE15
 ((
ušt32_t
)0x30000000è

	)

2408 
	#GPIO_CRH_MODE15_0
 ((
ušt32_t
)0x10000000è

	)

2409 
	#GPIO_CRH_MODE15_1
 ((
ušt32_t
)0x20000000è

	)

2411 
	#GPIO_CRH_CNF
 ((
ušt32_t
)0xCCCCCCCCè

	)

2413 
	#GPIO_CRH_CNF8
 ((
ušt32_t
)0x0000000Cè

	)

2414 
	#GPIO_CRH_CNF8_0
 ((
ušt32_t
)0x00000004è

	)

2415 
	#GPIO_CRH_CNF8_1
 ((
ušt32_t
)0x00000008è

	)

2417 
	#GPIO_CRH_CNF9
 ((
ušt32_t
)0x000000C0è

	)

2418 
	#GPIO_CRH_CNF9_0
 ((
ušt32_t
)0x00000040è

	)

2419 
	#GPIO_CRH_CNF9_1
 ((
ušt32_t
)0x00000080è

	)

2421 
	#GPIO_CRH_CNF10
 ((
ušt32_t
)0x00000C00è

	)

2422 
	#GPIO_CRH_CNF10_0
 ((
ušt32_t
)0x00000400è

	)

2423 
	#GPIO_CRH_CNF10_1
 ((
ušt32_t
)0x00000800è

	)

2425 
	#GPIO_CRH_CNF11
 ((
ušt32_t
)0x0000C000è

	)

2426 
	#GPIO_CRH_CNF11_0
 ((
ušt32_t
)0x00004000è

	)

2427 
	#GPIO_CRH_CNF11_1
 ((
ušt32_t
)0x00008000è

	)

2429 
	#GPIO_CRH_CNF12
 ((
ušt32_t
)0x000C0000è

	)

2430 
	#GPIO_CRH_CNF12_0
 ((
ušt32_t
)0x00040000è

	)

2431 
	#GPIO_CRH_CNF12_1
 ((
ušt32_t
)0x00080000è

	)

2433 
	#GPIO_CRH_CNF13
 ((
ušt32_t
)0x00C00000è

	)

2434 
	#GPIO_CRH_CNF13_0
 ((
ušt32_t
)0x00400000è

	)

2435 
	#GPIO_CRH_CNF13_1
 ((
ušt32_t
)0x00800000è

	)

2437 
	#GPIO_CRH_CNF14
 ((
ušt32_t
)0x0C000000è

	)

2438 
	#GPIO_CRH_CNF14_0
 ((
ušt32_t
)0x04000000è

	)

2439 
	#GPIO_CRH_CNF14_1
 ((
ušt32_t
)0x08000000è

	)

2441 
	#GPIO_CRH_CNF15
 ((
ušt32_t
)0xC0000000è

	)

2442 
	#GPIO_CRH_CNF15_0
 ((
ušt32_t
)0x40000000è

	)

2443 
	#GPIO_CRH_CNF15_1
 ((
ušt32_t
)0x80000000è

	)

2446 
	#GPIO_IDR_IDR0
 ((
ušt16_t
)0x0001è

	)

2447 
	#GPIO_IDR_IDR1
 ((
ušt16_t
)0x0002è

	)

2448 
	#GPIO_IDR_IDR2
 ((
ušt16_t
)0x0004è

	)

2449 
	#GPIO_IDR_IDR3
 ((
ušt16_t
)0x0008è

	)

2450 
	#GPIO_IDR_IDR4
 ((
ušt16_t
)0x0010è

	)

2451 
	#GPIO_IDR_IDR5
 ((
ušt16_t
)0x0020è

	)

2452 
	#GPIO_IDR_IDR6
 ((
ušt16_t
)0x0040è

	)

2453 
	#GPIO_IDR_IDR7
 ((
ušt16_t
)0x0080è

	)

2454 
	#GPIO_IDR_IDR8
 ((
ušt16_t
)0x0100è

	)

2455 
	#GPIO_IDR_IDR9
 ((
ušt16_t
)0x0200è

	)

2456 
	#GPIO_IDR_IDR10
 ((
ušt16_t
)0x0400è

	)

2457 
	#GPIO_IDR_IDR11
 ((
ušt16_t
)0x0800è

	)

2458 
	#GPIO_IDR_IDR12
 ((
ušt16_t
)0x1000è

	)

2459 
	#GPIO_IDR_IDR13
 ((
ušt16_t
)0x2000è

	)

2460 
	#GPIO_IDR_IDR14
 ((
ušt16_t
)0x4000è

	)

2461 
	#GPIO_IDR_IDR15
 ((
ušt16_t
)0x8000è

	)

2464 
	#GPIO_ODR_ODR0
 ((
ušt16_t
)0x0001è

	)

2465 
	#GPIO_ODR_ODR1
 ((
ušt16_t
)0x0002è

	)

2466 
	#GPIO_ODR_ODR2
 ((
ušt16_t
)0x0004è

	)

2467 
	#GPIO_ODR_ODR3
 ((
ušt16_t
)0x0008è

	)

2468 
	#GPIO_ODR_ODR4
 ((
ušt16_t
)0x0010è

	)

2469 
	#GPIO_ODR_ODR5
 ((
ušt16_t
)0x0020è

	)

2470 
	#GPIO_ODR_ODR6
 ((
ušt16_t
)0x0040è

	)

2471 
	#GPIO_ODR_ODR7
 ((
ušt16_t
)0x0080è

	)

2472 
	#GPIO_ODR_ODR8
 ((
ušt16_t
)0x0100è

	)

2473 
	#GPIO_ODR_ODR9
 ((
ušt16_t
)0x0200è

	)

2474 
	#GPIO_ODR_ODR10
 ((
ušt16_t
)0x0400è

	)

2475 
	#GPIO_ODR_ODR11
 ((
ušt16_t
)0x0800è

	)

2476 
	#GPIO_ODR_ODR12
 ((
ušt16_t
)0x1000è

	)

2477 
	#GPIO_ODR_ODR13
 ((
ušt16_t
)0x2000è

	)

2478 
	#GPIO_ODR_ODR14
 ((
ušt16_t
)0x4000è

	)

2479 
	#GPIO_ODR_ODR15
 ((
ušt16_t
)0x8000è

	)

2482 
	#GPIO_BSRR_BS0
 ((
ušt32_t
)0x00000001è

	)

2483 
	#GPIO_BSRR_BS1
 ((
ušt32_t
)0x00000002è

	)

2484 
	#GPIO_BSRR_BS2
 ((
ušt32_t
)0x00000004è

	)

2485 
	#GPIO_BSRR_BS3
 ((
ušt32_t
)0x00000008è

	)

2486 
	#GPIO_BSRR_BS4
 ((
ušt32_t
)0x00000010è

	)

2487 
	#GPIO_BSRR_BS5
 ((
ušt32_t
)0x00000020è

	)

2488 
	#GPIO_BSRR_BS6
 ((
ušt32_t
)0x00000040è

	)

2489 
	#GPIO_BSRR_BS7
 ((
ušt32_t
)0x00000080è

	)

2490 
	#GPIO_BSRR_BS8
 ((
ušt32_t
)0x00000100è

	)

2491 
	#GPIO_BSRR_BS9
 ((
ušt32_t
)0x00000200è

	)

2492 
	#GPIO_BSRR_BS10
 ((
ušt32_t
)0x00000400è

	)

2493 
	#GPIO_BSRR_BS11
 ((
ušt32_t
)0x00000800è

	)

2494 
	#GPIO_BSRR_BS12
 ((
ušt32_t
)0x00001000è

	)

2495 
	#GPIO_BSRR_BS13
 ((
ušt32_t
)0x00002000è

	)

2496 
	#GPIO_BSRR_BS14
 ((
ušt32_t
)0x00004000è

	)

2497 
	#GPIO_BSRR_BS15
 ((
ušt32_t
)0x00008000è

	)

2499 
	#GPIO_BSRR_BR0
 ((
ušt32_t
)0x00010000è

	)

2500 
	#GPIO_BSRR_BR1
 ((
ušt32_t
)0x00020000è

	)

2501 
	#GPIO_BSRR_BR2
 ((
ušt32_t
)0x00040000è

	)

2502 
	#GPIO_BSRR_BR3
 ((
ušt32_t
)0x00080000è

	)

2503 
	#GPIO_BSRR_BR4
 ((
ušt32_t
)0x00100000è

	)

2504 
	#GPIO_BSRR_BR5
 ((
ušt32_t
)0x00200000è

	)

2505 
	#GPIO_BSRR_BR6
 ((
ušt32_t
)0x00400000è

	)

2506 
	#GPIO_BSRR_BR7
 ((
ušt32_t
)0x00800000è

	)

2507 
	#GPIO_BSRR_BR8
 ((
ušt32_t
)0x01000000è

	)

2508 
	#GPIO_BSRR_BR9
 ((
ušt32_t
)0x02000000è

	)

2509 
	#GPIO_BSRR_BR10
 ((
ušt32_t
)0x04000000è

	)

2510 
	#GPIO_BSRR_BR11
 ((
ušt32_t
)0x08000000è

	)

2511 
	#GPIO_BSRR_BR12
 ((
ušt32_t
)0x10000000è

	)

2512 
	#GPIO_BSRR_BR13
 ((
ušt32_t
)0x20000000è

	)

2513 
	#GPIO_BSRR_BR14
 ((
ušt32_t
)0x40000000è

	)

2514 
	#GPIO_BSRR_BR15
 ((
ušt32_t
)0x80000000è

	)

2517 
	#GPIO_BRR_BR0
 ((
ušt16_t
)0x0001è

	)

2518 
	#GPIO_BRR_BR1
 ((
ušt16_t
)0x0002è

	)

2519 
	#GPIO_BRR_BR2
 ((
ušt16_t
)0x0004è

	)

2520 
	#GPIO_BRR_BR3
 ((
ušt16_t
)0x0008è

	)

2521 
	#GPIO_BRR_BR4
 ((
ušt16_t
)0x0010è

	)

2522 
	#GPIO_BRR_BR5
 ((
ušt16_t
)0x0020è

	)

2523 
	#GPIO_BRR_BR6
 ((
ušt16_t
)0x0040è

	)

2524 
	#GPIO_BRR_BR7
 ((
ušt16_t
)0x0080è

	)

2525 
	#GPIO_BRR_BR8
 ((
ušt16_t
)0x0100è

	)

2526 
	#GPIO_BRR_BR9
 ((
ušt16_t
)0x0200è

	)

2527 
	#GPIO_BRR_BR10
 ((
ušt16_t
)0x0400è

	)

2528 
	#GPIO_BRR_BR11
 ((
ušt16_t
)0x0800è

	)

2529 
	#GPIO_BRR_BR12
 ((
ušt16_t
)0x1000è

	)

2530 
	#GPIO_BRR_BR13
 ((
ušt16_t
)0x2000è

	)

2531 
	#GPIO_BRR_BR14
 ((
ušt16_t
)0x4000è

	)

2532 
	#GPIO_BRR_BR15
 ((
ušt16_t
)0x8000è

	)

2535 
	#GPIO_LCKR_LCK0
 ((
ušt32_t
)0x00000001è

	)

2536 
	#GPIO_LCKR_LCK1
 ((
ušt32_t
)0x00000002è

	)

2537 
	#GPIO_LCKR_LCK2
 ((
ušt32_t
)0x00000004è

	)

2538 
	#GPIO_LCKR_LCK3
 ((
ušt32_t
)0x00000008è

	)

2539 
	#GPIO_LCKR_LCK4
 ((
ušt32_t
)0x00000010è

	)

2540 
	#GPIO_LCKR_LCK5
 ((
ušt32_t
)0x00000020è

	)

2541 
	#GPIO_LCKR_LCK6
 ((
ušt32_t
)0x00000040è

	)

2542 
	#GPIO_LCKR_LCK7
 ((
ušt32_t
)0x00000080è

	)

2543 
	#GPIO_LCKR_LCK8
 ((
ušt32_t
)0x00000100è

	)

2544 
	#GPIO_LCKR_LCK9
 ((
ušt32_t
)0x00000200è

	)

2545 
	#GPIO_LCKR_LCK10
 ((
ušt32_t
)0x00000400è

	)

2546 
	#GPIO_LCKR_LCK11
 ((
ušt32_t
)0x00000800è

	)

2547 
	#GPIO_LCKR_LCK12
 ((
ušt32_t
)0x00001000è

	)

2548 
	#GPIO_LCKR_LCK13
 ((
ušt32_t
)0x00002000è

	)

2549 
	#GPIO_LCKR_LCK14
 ((
ušt32_t
)0x00004000è

	)

2550 
	#GPIO_LCKR_LCK15
 ((
ušt32_t
)0x00008000è

	)

2551 
	#GPIO_LCKR_LCKK
 ((
ušt32_t
)0x00010000è

	)

2556 
	#AFIO_EVCR_PIN
 ((
ušt8_t
)0x0Fè

	)

2557 
	#AFIO_EVCR_PIN_0
 ((
ušt8_t
)0x01è

	)

2558 
	#AFIO_EVCR_PIN_1
 ((
ušt8_t
)0x02è

	)

2559 
	#AFIO_EVCR_PIN_2
 ((
ušt8_t
)0x04è

	)

2560 
	#AFIO_EVCR_PIN_3
 ((
ušt8_t
)0x08è

	)

2563 
	#AFIO_EVCR_PIN_PX0
 ((
ušt8_t
)0x00è

	)

2564 
	#AFIO_EVCR_PIN_PX1
 ((
ušt8_t
)0x01è

	)

2565 
	#AFIO_EVCR_PIN_PX2
 ((
ušt8_t
)0x02è

	)

2566 
	#AFIO_EVCR_PIN_PX3
 ((
ušt8_t
)0x03è

	)

2567 
	#AFIO_EVCR_PIN_PX4
 ((
ušt8_t
)0x04è

	)

2568 
	#AFIO_EVCR_PIN_PX5
 ((
ušt8_t
)0x05è

	)

2569 
	#AFIO_EVCR_PIN_PX6
 ((
ušt8_t
)0x06è

	)

2570 
	#AFIO_EVCR_PIN_PX7
 ((
ušt8_t
)0x07è

	)

2571 
	#AFIO_EVCR_PIN_PX8
 ((
ušt8_t
)0x08è

	)

2572 
	#AFIO_EVCR_PIN_PX9
 ((
ušt8_t
)0x09è

	)

2573 
	#AFIO_EVCR_PIN_PX10
 ((
ušt8_t
)0x0Aè

	)

2574 
	#AFIO_EVCR_PIN_PX11
 ((
ušt8_t
)0x0Bè

	)

2575 
	#AFIO_EVCR_PIN_PX12
 ((
ušt8_t
)0x0Cè

	)

2576 
	#AFIO_EVCR_PIN_PX13
 ((
ušt8_t
)0x0Dè

	)

2577 
	#AFIO_EVCR_PIN_PX14
 ((
ušt8_t
)0x0Eè

	)

2578 
	#AFIO_EVCR_PIN_PX15
 ((
ušt8_t
)0x0Fè

	)

2580 
	#AFIO_EVCR_PORT
 ((
ušt8_t
)0x70è

	)

2581 
	#AFIO_EVCR_PORT_0
 ((
ušt8_t
)0x10è

	)

2582 
	#AFIO_EVCR_PORT_1
 ((
ušt8_t
)0x20è

	)

2583 
	#AFIO_EVCR_PORT_2
 ((
ušt8_t
)0x40è

	)

2586 
	#AFIO_EVCR_PORT_PA
 ((
ušt8_t
)0x00è

	)

2587 
	#AFIO_EVCR_PORT_PB
 ((
ušt8_t
)0x10è

	)

2588 
	#AFIO_EVCR_PORT_PC
 ((
ušt8_t
)0x20è

	)

2589 
	#AFIO_EVCR_PORT_PD
 ((
ušt8_t
)0x30è

	)

2590 
	#AFIO_EVCR_PORT_PE
 ((
ušt8_t
)0x40è

	)

2592 
	#AFIO_EVCR_EVOE
 ((
ušt8_t
)0x80è

	)

2595 
	#AFIO_MAPR_SPI1_REMAP
 ((
ušt32_t
)0x00000001è

	)

2596 
	#AFIO_MAPR_I2C1_REMAP
 ((
ušt32_t
)0x00000002è

	)

2597 
	#AFIO_MAPR_USART1_REMAP
 ((
ušt32_t
)0x00000004è

	)

2598 
	#AFIO_MAPR_USART2_REMAP
 ((
ušt32_t
)0x00000008è

	)

2600 
	#AFIO_MAPR_USART3_REMAP
 ((
ušt32_t
)0x00000030è

	)

2601 
	#AFIO_MAPR_USART3_REMAP_0
 ((
ušt32_t
)0x00000010è

	)

2602 
	#AFIO_MAPR_USART3_REMAP_1
 ((
ušt32_t
)0x00000020è

	)

2605 
	#AFIO_MAPR_USART3_REMAP_NOREMAP
 ((
ušt32_t
)0x00000000è

	)

2606 
	#AFIO_MAPR_USART3_REMAP_PARTIALREMAP
 ((
ušt32_t
)0x00000010è

	)

2607 
	#AFIO_MAPR_USART3_REMAP_FULLREMAP
 ((
ušt32_t
)0x00000030è

	)

2609 
	#AFIO_MAPR_TIM1_REMAP
 ((
ušt32_t
)0x000000C0è

	)

2610 
	#AFIO_MAPR_TIM1_REMAP_0
 ((
ušt32_t
)0x00000040è

	)

2611 
	#AFIO_MAPR_TIM1_REMAP_1
 ((
ušt32_t
)0x00000080è

	)

2614 
	#AFIO_MAPR_TIM1_REMAP_NOREMAP
 ((
ušt32_t
)0x00000000è

	)

2615 
	#AFIO_MAPR_TIM1_REMAP_PARTIALREMAP
 ((
ušt32_t
)0x00000040è

	)

2616 
	#AFIO_MAPR_TIM1_REMAP_FULLREMAP
 ((
ušt32_t
)0x000000C0è

	)

2618 
	#AFIO_MAPR_TIM2_REMAP
 ((
ušt32_t
)0x00000300è

	)

2619 
	#AFIO_MAPR_TIM2_REMAP_0
 ((
ušt32_t
)0x00000100è

	)

2620 
	#AFIO_MAPR_TIM2_REMAP_1
 ((
ušt32_t
)0x00000200è

	)

2623 
	#AFIO_MAPR_TIM2_REMAP_NOREMAP
 ((
ušt32_t
)0x00000000è

	)

2624 
	#AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1
 ((
ušt32_t
)0x00000100è

	)

2625 
	#AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2
 ((
ušt32_t
)0x00000200è

	)

2626 
	#AFIO_MAPR_TIM2_REMAP_FULLREMAP
 ((
ušt32_t
)0x00000300è

	)

2628 
	#AFIO_MAPR_TIM3_REMAP
 ((
ušt32_t
)0x00000C00è

	)

2629 
	#AFIO_MAPR_TIM3_REMAP_0
 ((
ušt32_t
)0x00000400è

	)

2630 
	#AFIO_MAPR_TIM3_REMAP_1
 ((
ušt32_t
)0x00000800è

	)

2633 
	#AFIO_MAPR_TIM3_REMAP_NOREMAP
 ((
ušt32_t
)0x00000000è

	)

2634 
	#AFIO_MAPR_TIM3_REMAP_PARTIALREMAP
 ((
ušt32_t
)0x00000800è

	)

2635 
	#AFIO_MAPR_TIM3_REMAP_FULLREMAP
 ((
ušt32_t
)0x00000C00è

	)

2637 
	#AFIO_MAPR_TIM4_REMAP
 ((
ušt32_t
)0x00001000è

	)

2639 
	#AFIO_MAPR_CAN_REMAP
 ((
ušt32_t
)0x00006000è

	)

2640 
	#AFIO_MAPR_CAN_REMAP_0
 ((
ušt32_t
)0x00002000è

	)

2641 
	#AFIO_MAPR_CAN_REMAP_1
 ((
ušt32_t
)0x00004000è

	)

2644 
	#AFIO_MAPR_CAN_REMAP_REMAP1
 ((
ušt32_t
)0x00000000è

	)

2645 
	#AFIO_MAPR_CAN_REMAP_REMAP2
 ((
ušt32_t
)0x00004000è

	)

2646 
	#AFIO_MAPR_CAN_REMAP_REMAP3
 ((
ušt32_t
)0x00006000è

	)

2648 
	#AFIO_MAPR_PD01_REMAP
 ((
ušt32_t
)0x00008000è

	)

2649 
	#AFIO_MAPR_TIM5CH4_IREMAP
 ((
ušt32_t
)0x00010000è

	)

2650 
	#AFIO_MAPR_ADC1_ETRGINJ_REMAP
 ((
ušt32_t
)0x00020000è

	)

2651 
	#AFIO_MAPR_ADC1_ETRGREG_REMAP
 ((
ušt32_t
)0x00040000è

	)

2652 
	#AFIO_MAPR_ADC2_ETRGINJ_REMAP
 ((
ušt32_t
)0x00080000è

	)

2653 
	#AFIO_MAPR_ADC2_ETRGREG_REMAP
 ((
ušt32_t
)0x00100000è

	)

2656 
	#AFIO_MAPR_SWJ_CFG
 ((
ušt32_t
)0x07000000è

	)

2657 
	#AFIO_MAPR_SWJ_CFG_0
 ((
ušt32_t
)0x01000000è

	)

2658 
	#AFIO_MAPR_SWJ_CFG_1
 ((
ušt32_t
)0x02000000è

	)

2659 
	#AFIO_MAPR_SWJ_CFG_2
 ((
ušt32_t
)0x04000000è

	)

2661 
	#AFIO_MAPR_SWJ_CFG_RESET
 ((
ušt32_t
)0x00000000è

	)

2662 
	#AFIO_MAPR_SWJ_CFG_NOJNTRST
 ((
ušt32_t
)0x01000000è

	)

2663 
	#AFIO_MAPR_SWJ_CFG_JTAGDISABLE
 ((
ušt32_t
)0x02000000è

	)

2664 
	#AFIO_MAPR_SWJ_CFG_DISABLE
 ((
ušt32_t
)0x04000000è

	)

2666 #ifdeà
STM32F10X_CL


2668 
	#AFIO_MAPR_ETH_REMAP
 ((
ušt32_t
)0x00200000è

	)

2671 
	#AFIO_MAPR_CAN2_REMAP
 ((
ušt32_t
)0x00400000è

	)

2674 
	#AFIO_MAPR_MII_RMII_SEL
 ((
ušt32_t
)0x00800000è

	)

2677 
	#AFIO_MAPR_SPI3_REMAP
 ((
ušt32_t
)0x10000000è

	)

2680 
	#AFIO_MAPR_TIM2ITR1_IREMAP
 ((
ušt32_t
)0x20000000è

	)

2683 
	#AFIO_MAPR_PTP_PPS_REMAP
 ((
ušt32_t
)0x40000000è

	)

2687 
	#AFIO_EXTICR1_EXTI0
 ((
ušt16_t
)0x000Fè

	)

2688 
	#AFIO_EXTICR1_EXTI1
 ((
ušt16_t
)0x00F0è

	)

2689 
	#AFIO_EXTICR1_EXTI2
 ((
ušt16_t
)0x0F00è

	)

2690 
	#AFIO_EXTICR1_EXTI3
 ((
ušt16_t
)0xF000è

	)

2693 
	#AFIO_EXTICR1_EXTI0_PA
 ((
ušt16_t
)0x0000è

	)

2694 
	#AFIO_EXTICR1_EXTI0_PB
 ((
ušt16_t
)0x0001è

	)

2695 
	#AFIO_EXTICR1_EXTI0_PC
 ((
ušt16_t
)0x0002è

	)

2696 
	#AFIO_EXTICR1_EXTI0_PD
 ((
ušt16_t
)0x0003è

	)

2697 
	#AFIO_EXTICR1_EXTI0_PE
 ((
ušt16_t
)0x0004è

	)

2698 
	#AFIO_EXTICR1_EXTI0_PF
 ((
ušt16_t
)0x0005è

	)

2699 
	#AFIO_EXTICR1_EXTI0_PG
 ((
ušt16_t
)0x0006è

	)

2702 
	#AFIO_EXTICR1_EXTI1_PA
 ((
ušt16_t
)0x0000è

	)

2703 
	#AFIO_EXTICR1_EXTI1_PB
 ((
ušt16_t
)0x0010è

	)

2704 
	#AFIO_EXTICR1_EXTI1_PC
 ((
ušt16_t
)0x0020è

	)

2705 
	#AFIO_EXTICR1_EXTI1_PD
 ((
ušt16_t
)0x0030è

	)

2706 
	#AFIO_EXTICR1_EXTI1_PE
 ((
ušt16_t
)0x0040è

	)

2707 
	#AFIO_EXTICR1_EXTI1_PF
 ((
ušt16_t
)0x0050è

	)

2708 
	#AFIO_EXTICR1_EXTI1_PG
 ((
ušt16_t
)0x0060è

	)

2711 
	#AFIO_EXTICR1_EXTI2_PA
 ((
ušt16_t
)0x0000è

	)

2712 
	#AFIO_EXTICR1_EXTI2_PB
 ((
ušt16_t
)0x0100è

	)

2713 
	#AFIO_EXTICR1_EXTI2_PC
 ((
ušt16_t
)0x0200è

	)

2714 
	#AFIO_EXTICR1_EXTI2_PD
 ((
ušt16_t
)0x0300è

	)

2715 
	#AFIO_EXTICR1_EXTI2_PE
 ((
ušt16_t
)0x0400è

	)

2716 
	#AFIO_EXTICR1_EXTI2_PF
 ((
ušt16_t
)0x0500è

	)

2717 
	#AFIO_EXTICR1_EXTI2_PG
 ((
ušt16_t
)0x0600è

	)

2720 
	#AFIO_EXTICR1_EXTI3_PA
 ((
ušt16_t
)0x0000è

	)

2721 
	#AFIO_EXTICR1_EXTI3_PB
 ((
ušt16_t
)0x1000è

	)

2722 
	#AFIO_EXTICR1_EXTI3_PC
 ((
ušt16_t
)0x2000è

	)

2723 
	#AFIO_EXTICR1_EXTI3_PD
 ((
ušt16_t
)0x3000è

	)

2724 
	#AFIO_EXTICR1_EXTI3_PE
 ((
ušt16_t
)0x4000è

	)

2725 
	#AFIO_EXTICR1_EXTI3_PF
 ((
ušt16_t
)0x5000è

	)

2726 
	#AFIO_EXTICR1_EXTI3_PG
 ((
ušt16_t
)0x6000è

	)

2729 
	#AFIO_EXTICR2_EXTI4
 ((
ušt16_t
)0x000Fè

	)

2730 
	#AFIO_EXTICR2_EXTI5
 ((
ušt16_t
)0x00F0è

	)

2731 
	#AFIO_EXTICR2_EXTI6
 ((
ušt16_t
)0x0F00è

	)

2732 
	#AFIO_EXTICR2_EXTI7
 ((
ušt16_t
)0xF000è

	)

2735 
	#AFIO_EXTICR2_EXTI4_PA
 ((
ušt16_t
)0x0000è

	)

2736 
	#AFIO_EXTICR2_EXTI4_PB
 ((
ušt16_t
)0x0001è

	)

2737 
	#AFIO_EXTICR2_EXTI4_PC
 ((
ušt16_t
)0x0002è

	)

2738 
	#AFIO_EXTICR2_EXTI4_PD
 ((
ušt16_t
)0x0003è

	)

2739 
	#AFIO_EXTICR2_EXTI4_PE
 ((
ušt16_t
)0x0004è

	)

2740 
	#AFIO_EXTICR2_EXTI4_PF
 ((
ušt16_t
)0x0005è

	)

2741 
	#AFIO_EXTICR2_EXTI4_PG
 ((
ušt16_t
)0x0006è

	)

2744 
	#AFIO_EXTICR2_EXTI5_PA
 ((
ušt16_t
)0x0000è

	)

2745 
	#AFIO_EXTICR2_EXTI5_PB
 ((
ušt16_t
)0x0010è

	)

2746 
	#AFIO_EXTICR2_EXTI5_PC
 ((
ušt16_t
)0x0020è

	)

2747 
	#AFIO_EXTICR2_EXTI5_PD
 ((
ušt16_t
)0x0030è

	)

2748 
	#AFIO_EXTICR2_EXTI5_PE
 ((
ušt16_t
)0x0040è

	)

2749 
	#AFIO_EXTICR2_EXTI5_PF
 ((
ušt16_t
)0x0050è

	)

2750 
	#AFIO_EXTICR2_EXTI5_PG
 ((
ušt16_t
)0x0060è

	)

2753 
	#AFIO_EXTICR2_EXTI6_PA
 ((
ušt16_t
)0x0000è

	)

2754 
	#AFIO_EXTICR2_EXTI6_PB
 ((
ušt16_t
)0x0100è

	)

2755 
	#AFIO_EXTICR2_EXTI6_PC
 ((
ušt16_t
)0x0200è

	)

2756 
	#AFIO_EXTICR2_EXTI6_PD
 ((
ušt16_t
)0x0300è

	)

2757 
	#AFIO_EXTICR2_EXTI6_PE
 ((
ušt16_t
)0x0400è

	)

2758 
	#AFIO_EXTICR2_EXTI6_PF
 ((
ušt16_t
)0x0500è

	)

2759 
	#AFIO_EXTICR2_EXTI6_PG
 ((
ušt16_t
)0x0600è

	)

2762 
	#AFIO_EXTICR2_EXTI7_PA
 ((
ušt16_t
)0x0000è

	)

2763 
	#AFIO_EXTICR2_EXTI7_PB
 ((
ušt16_t
)0x1000è

	)

2764 
	#AFIO_EXTICR2_EXTI7_PC
 ((
ušt16_t
)0x2000è

	)

2765 
	#AFIO_EXTICR2_EXTI7_PD
 ((
ušt16_t
)0x3000è

	)

2766 
	#AFIO_EXTICR2_EXTI7_PE
 ((
ušt16_t
)0x4000è

	)

2767 
	#AFIO_EXTICR2_EXTI7_PF
 ((
ušt16_t
)0x5000è

	)

2768 
	#AFIO_EXTICR2_EXTI7_PG
 ((
ušt16_t
)0x6000è

	)

2771 
	#AFIO_EXTICR3_EXTI8
 ((
ušt16_t
)0x000Fè

	)

2772 
	#AFIO_EXTICR3_EXTI9
 ((
ušt16_t
)0x00F0è

	)

2773 
	#AFIO_EXTICR3_EXTI10
 ((
ušt16_t
)0x0F00è

	)

2774 
	#AFIO_EXTICR3_EXTI11
 ((
ušt16_t
)0xF000è

	)

2777 
	#AFIO_EXTICR3_EXTI8_PA
 ((
ušt16_t
)0x0000è

	)

2778 
	#AFIO_EXTICR3_EXTI8_PB
 ((
ušt16_t
)0x0001è

	)

2779 
	#AFIO_EXTICR3_EXTI8_PC
 ((
ušt16_t
)0x0002è

	)

2780 
	#AFIO_EXTICR3_EXTI8_PD
 ((
ušt16_t
)0x0003è

	)

2781 
	#AFIO_EXTICR3_EXTI8_PE
 ((
ušt16_t
)0x0004è

	)

2782 
	#AFIO_EXTICR3_EXTI8_PF
 ((
ušt16_t
)0x0005è

	)

2783 
	#AFIO_EXTICR3_EXTI8_PG
 ((
ušt16_t
)0x0006è

	)

2786 
	#AFIO_EXTICR3_EXTI9_PA
 ((
ušt16_t
)0x0000è

	)

2787 
	#AFIO_EXTICR3_EXTI9_PB
 ((
ušt16_t
)0x0010è

	)

2788 
	#AFIO_EXTICR3_EXTI9_PC
 ((
ušt16_t
)0x0020è

	)

2789 
	#AFIO_EXTICR3_EXTI9_PD
 ((
ušt16_t
)0x0030è

	)

2790 
	#AFIO_EXTICR3_EXTI9_PE
 ((
ušt16_t
)0x0040è

	)

2791 
	#AFIO_EXTICR3_EXTI9_PF
 ((
ušt16_t
)0x0050è

	)

2792 
	#AFIO_EXTICR3_EXTI9_PG
 ((
ušt16_t
)0x0060è

	)

2795 
	#AFIO_EXTICR3_EXTI10_PA
 ((
ušt16_t
)0x0000è

	)

2796 
	#AFIO_EXTICR3_EXTI10_PB
 ((
ušt16_t
)0x0100è

	)

2797 
	#AFIO_EXTICR3_EXTI10_PC
 ((
ušt16_t
)0x0200è

	)

2798 
	#AFIO_EXTICR3_EXTI10_PD
 ((
ušt16_t
)0x0300è

	)

2799 
	#AFIO_EXTICR3_EXTI10_PE
 ((
ušt16_t
)0x0400è

	)

2800 
	#AFIO_EXTICR3_EXTI10_PF
 ((
ušt16_t
)0x0500è

	)

2801 
	#AFIO_EXTICR3_EXTI10_PG
 ((
ušt16_t
)0x0600è

	)

2804 
	#AFIO_EXTICR3_EXTI11_PA
 ((
ušt16_t
)0x0000è

	)

2805 
	#AFIO_EXTICR3_EXTI11_PB
 ((
ušt16_t
)0x1000è

	)

2806 
	#AFIO_EXTICR3_EXTI11_PC
 ((
ušt16_t
)0x2000è

	)

2807 
	#AFIO_EXTICR3_EXTI11_PD
 ((
ušt16_t
)0x3000è

	)

2808 
	#AFIO_EXTICR3_EXTI11_PE
 ((
ušt16_t
)0x4000è

	)

2809 
	#AFIO_EXTICR3_EXTI11_PF
 ((
ušt16_t
)0x5000è

	)

2810 
	#AFIO_EXTICR3_EXTI11_PG
 ((
ušt16_t
)0x6000è

	)

2813 
	#AFIO_EXTICR4_EXTI12
 ((
ušt16_t
)0x000Fè

	)

2814 
	#AFIO_EXTICR4_EXTI13
 ((
ušt16_t
)0x00F0è

	)

2815 
	#AFIO_EXTICR4_EXTI14
 ((
ušt16_t
)0x0F00è

	)

2816 
	#AFIO_EXTICR4_EXTI15
 ((
ušt16_t
)0xF000è

	)

2819 
	#AFIO_EXTICR4_EXTI12_PA
 ((
ušt16_t
)0x0000è

	)

2820 
	#AFIO_EXTICR4_EXTI12_PB
 ((
ušt16_t
)0x0001è

	)

2821 
	#AFIO_EXTICR4_EXTI12_PC
 ((
ušt16_t
)0x0002è

	)

2822 
	#AFIO_EXTICR4_EXTI12_PD
 ((
ušt16_t
)0x0003è

	)

2823 
	#AFIO_EXTICR4_EXTI12_PE
 ((
ušt16_t
)0x0004è

	)

2824 
	#AFIO_EXTICR4_EXTI12_PF
 ((
ušt16_t
)0x0005è

	)

2825 
	#AFIO_EXTICR4_EXTI12_PG
 ((
ušt16_t
)0x0006è

	)

2828 
	#AFIO_EXTICR4_EXTI13_PA
 ((
ušt16_t
)0x0000è

	)

2829 
	#AFIO_EXTICR4_EXTI13_PB
 ((
ušt16_t
)0x0010è

	)

2830 
	#AFIO_EXTICR4_EXTI13_PC
 ((
ušt16_t
)0x0020è

	)

2831 
	#AFIO_EXTICR4_EXTI13_PD
 ((
ušt16_t
)0x0030è

	)

2832 
	#AFIO_EXTICR4_EXTI13_PE
 ((
ušt16_t
)0x0040è

	)

2833 
	#AFIO_EXTICR4_EXTI13_PF
 ((
ušt16_t
)0x0050è

	)

2834 
	#AFIO_EXTICR4_EXTI13_PG
 ((
ušt16_t
)0x0060è

	)

2837 
	#AFIO_EXTICR4_EXTI14_PA
 ((
ušt16_t
)0x0000è

	)

2838 
	#AFIO_EXTICR4_EXTI14_PB
 ((
ušt16_t
)0x0100è

	)

2839 
	#AFIO_EXTICR4_EXTI14_PC
 ((
ušt16_t
)0x0200è

	)

2840 
	#AFIO_EXTICR4_EXTI14_PD
 ((
ušt16_t
)0x0300è

	)

2841 
	#AFIO_EXTICR4_EXTI14_PE
 ((
ušt16_t
)0x0400è

	)

2842 
	#AFIO_EXTICR4_EXTI14_PF
 ((
ušt16_t
)0x0500è

	)

2843 
	#AFIO_EXTICR4_EXTI14_PG
 ((
ušt16_t
)0x0600è

	)

2846 
	#AFIO_EXTICR4_EXTI15_PA
 ((
ušt16_t
)0x0000è

	)

2847 
	#AFIO_EXTICR4_EXTI15_PB
 ((
ušt16_t
)0x1000è

	)

2848 
	#AFIO_EXTICR4_EXTI15_PC
 ((
ušt16_t
)0x2000è

	)

2849 
	#AFIO_EXTICR4_EXTI15_PD
 ((
ušt16_t
)0x3000è

	)

2850 
	#AFIO_EXTICR4_EXTI15_PE
 ((
ušt16_t
)0x4000è

	)

2851 
	#AFIO_EXTICR4_EXTI15_PF
 ((
ušt16_t
)0x5000è

	)

2852 
	#AFIO_EXTICR4_EXTI15_PG
 ((
ušt16_t
)0x6000è

	)

2854 #ià
defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
)

2856 
	#AFIO_MAPR2_TIM15_REMAP
 ((
ušt32_t
)0x00000001è

	)

2857 
	#AFIO_MAPR2_TIM16_REMAP
 ((
ušt32_t
)0x00000002è

	)

2858 
	#AFIO_MAPR2_TIM17_REMAP
 ((
ušt32_t
)0x00000004è

	)

2859 
	#AFIO_MAPR2_CEC_REMAP
 ((
ušt32_t
)0x00000008è

	)

2860 
	#AFIO_MAPR2_TIM1_DMA_REMAP
 ((
ušt32_t
)0x00000010è

	)

2863 #ifdeà
STM32F10X_HD_VL


2864 
	#AFIO_MAPR2_TIM13_REMAP
 ((
ušt32_t
)0x00000100è

	)

2865 
	#AFIO_MAPR2_TIM14_REMAP
 ((
ušt32_t
)0x00000200è

	)

2866 
	#AFIO_MAPR2_FSMC_NADV_REMAP
 ((
ušt32_t
)0x00000400è

	)

2867 
	#AFIO_MAPR2_TIM67_DAC_DMA_REMAP
 ((
ušt32_t
)0x00000800è

	)

2868 
	#AFIO_MAPR2_TIM12_REMAP
 ((
ušt32_t
)0x00001000è

	)

2869 
	#AFIO_MAPR2_MISC_REMAP
 ((
ušt32_t
)0x00002000è

	)

2872 #ifdeà
STM32F10X_XL


2874 
	#AFIO_MAPR2_TIM9_REMAP
 ((
ušt32_t
)0x00000020è

	)

2875 
	#AFIO_MAPR2_TIM10_REMAP
 ((
ušt32_t
)0x00000040è

	)

2876 
	#AFIO_MAPR2_TIM11_REMAP
 ((
ušt32_t
)0x00000080è

	)

2877 
	#AFIO_MAPR2_TIM13_REMAP
 ((
ušt32_t
)0x00000100è

	)

2878 
	#AFIO_MAPR2_TIM14_REMAP
 ((
ušt32_t
)0x00000200è

	)

2879 
	#AFIO_MAPR2_FSMC_NADV_REMAP
 ((
ušt32_t
)0x00000400è

	)

2889 
	#SysTick_CTRL_ENABLE
 ((
ušt32_t
)0x00000001è

	)

2890 
	#SysTick_CTRL_TICKINT
 ((
ušt32_t
)0x00000002è

	)

2891 
	#SysTick_CTRL_CLKSOURCE
 ((
ušt32_t
)0x00000004è

	)

2892 
	#SysTick_CTRL_COUNTFLAG
 ((
ušt32_t
)0x00010000è

	)

2895 
	#SysTick_LOAD_RELOAD
 ((
ušt32_t
)0x00FFFFFFè

	)

2898 
	#SysTick_VAL_CURRENT
 ((
ušt32_t
)0x00FFFFFFè

	)

2901 
	#SysTick_CALIB_TENMS
 ((
ušt32_t
)0x00FFFFFFè

	)

2902 
	#SysTick_CALIB_SKEW
 ((
ušt32_t
)0x40000000è

	)

2903 
	#SysTick_CALIB_NOREF
 ((
ušt32_t
)0x80000000è

	)

2912 
	#NVIC_ISER_SETENA
 ((
ušt32_t
)0xFFFFFFFFè

	)

2913 
	#NVIC_ISER_SETENA_0
 ((
ušt32_t
)0x00000001è

	)

2914 
	#NVIC_ISER_SETENA_1
 ((
ušt32_t
)0x00000002è

	)

2915 
	#NVIC_ISER_SETENA_2
 ((
ušt32_t
)0x00000004è

	)

2916 
	#NVIC_ISER_SETENA_3
 ((
ušt32_t
)0x00000008è

	)

2917 
	#NVIC_ISER_SETENA_4
 ((
ušt32_t
)0x00000010è

	)

2918 
	#NVIC_ISER_SETENA_5
 ((
ušt32_t
)0x00000020è

	)

2919 
	#NVIC_ISER_SETENA_6
 ((
ušt32_t
)0x00000040è

	)

2920 
	#NVIC_ISER_SETENA_7
 ((
ušt32_t
)0x00000080è

	)

2921 
	#NVIC_ISER_SETENA_8
 ((
ušt32_t
)0x00000100è

	)

2922 
	#NVIC_ISER_SETENA_9
 ((
ušt32_t
)0x00000200è

	)

2923 
	#NVIC_ISER_SETENA_10
 ((
ušt32_t
)0x00000400è

	)

2924 
	#NVIC_ISER_SETENA_11
 ((
ušt32_t
)0x00000800è

	)

2925 
	#NVIC_ISER_SETENA_12
 ((
ušt32_t
)0x00001000è

	)

2926 
	#NVIC_ISER_SETENA_13
 ((
ušt32_t
)0x00002000è

	)

2927 
	#NVIC_ISER_SETENA_14
 ((
ušt32_t
)0x00004000è

	)

2928 
	#NVIC_ISER_SETENA_15
 ((
ušt32_t
)0x00008000è

	)

2929 
	#NVIC_ISER_SETENA_16
 ((
ušt32_t
)0x00010000è

	)

2930 
	#NVIC_ISER_SETENA_17
 ((
ušt32_t
)0x00020000è

	)

2931 
	#NVIC_ISER_SETENA_18
 ((
ušt32_t
)0x00040000è

	)

2932 
	#NVIC_ISER_SETENA_19
 ((
ušt32_t
)0x00080000è

	)

2933 
	#NVIC_ISER_SETENA_20
 ((
ušt32_t
)0x00100000è

	)

2934 
	#NVIC_ISER_SETENA_21
 ((
ušt32_t
)0x00200000è

	)

2935 
	#NVIC_ISER_SETENA_22
 ((
ušt32_t
)0x00400000è

	)

2936 
	#NVIC_ISER_SETENA_23
 ((
ušt32_t
)0x00800000è

	)

2937 
	#NVIC_ISER_SETENA_24
 ((
ušt32_t
)0x01000000è

	)

2938 
	#NVIC_ISER_SETENA_25
 ((
ušt32_t
)0x02000000è

	)

2939 
	#NVIC_ISER_SETENA_26
 ((
ušt32_t
)0x04000000è

	)

2940 
	#NVIC_ISER_SETENA_27
 ((
ušt32_t
)0x08000000è

	)

2941 
	#NVIC_ISER_SETENA_28
 ((
ušt32_t
)0x10000000è

	)

2942 
	#NVIC_ISER_SETENA_29
 ((
ušt32_t
)0x20000000è

	)

2943 
	#NVIC_ISER_SETENA_30
 ((
ušt32_t
)0x40000000è

	)

2944 
	#NVIC_ISER_SETENA_31
 ((
ušt32_t
)0x80000000è

	)

2947 
	#NVIC_ICER_CLRENA
 ((
ušt32_t
)0xFFFFFFFFè

	)

2948 
	#NVIC_ICER_CLRENA_0
 ((
ušt32_t
)0x00000001è

	)

2949 
	#NVIC_ICER_CLRENA_1
 ((
ušt32_t
)0x00000002è

	)

2950 
	#NVIC_ICER_CLRENA_2
 ((
ušt32_t
)0x00000004è

	)

2951 
	#NVIC_ICER_CLRENA_3
 ((
ušt32_t
)0x00000008è

	)

2952 
	#NVIC_ICER_CLRENA_4
 ((
ušt32_t
)0x00000010è

	)

2953 
	#NVIC_ICER_CLRENA_5
 ((
ušt32_t
)0x00000020è

	)

2954 
	#NVIC_ICER_CLRENA_6
 ((
ušt32_t
)0x00000040è

	)

2955 
	#NVIC_ICER_CLRENA_7
 ((
ušt32_t
)0x00000080è

	)

2956 
	#NVIC_ICER_CLRENA_8
 ((
ušt32_t
)0x00000100è

	)

2957 
	#NVIC_ICER_CLRENA_9
 ((
ušt32_t
)0x00000200è

	)

2958 
	#NVIC_ICER_CLRENA_10
 ((
ušt32_t
)0x00000400è

	)

2959 
	#NVIC_ICER_CLRENA_11
 ((
ušt32_t
)0x00000800è

	)

2960 
	#NVIC_ICER_CLRENA_12
 ((
ušt32_t
)0x00001000è

	)

2961 
	#NVIC_ICER_CLRENA_13
 ((
ušt32_t
)0x00002000è

	)

2962 
	#NVIC_ICER_CLRENA_14
 ((
ušt32_t
)0x00004000è

	)

2963 
	#NVIC_ICER_CLRENA_15
 ((
ušt32_t
)0x00008000è

	)

2964 
	#NVIC_ICER_CLRENA_16
 ((
ušt32_t
)0x00010000è

	)

2965 
	#NVIC_ICER_CLRENA_17
 ((
ušt32_t
)0x00020000è

	)

2966 
	#NVIC_ICER_CLRENA_18
 ((
ušt32_t
)0x00040000è

	)

2967 
	#NVIC_ICER_CLRENA_19
 ((
ušt32_t
)0x00080000è

	)

2968 
	#NVIC_ICER_CLRENA_20
 ((
ušt32_t
)0x00100000è

	)

2969 
	#NVIC_ICER_CLRENA_21
 ((
ušt32_t
)0x00200000è

	)

2970 
	#NVIC_ICER_CLRENA_22
 ((
ušt32_t
)0x00400000è

	)

2971 
	#NVIC_ICER_CLRENA_23
 ((
ušt32_t
)0x00800000è

	)

2972 
	#NVIC_ICER_CLRENA_24
 ((
ušt32_t
)0x01000000è

	)

2973 
	#NVIC_ICER_CLRENA_25
 ((
ušt32_t
)0x02000000è

	)

2974 
	#NVIC_ICER_CLRENA_26
 ((
ušt32_t
)0x04000000è

	)

2975 
	#NVIC_ICER_CLRENA_27
 ((
ušt32_t
)0x08000000è

	)

2976 
	#NVIC_ICER_CLRENA_28
 ((
ušt32_t
)0x10000000è

	)

2977 
	#NVIC_ICER_CLRENA_29
 ((
ušt32_t
)0x20000000è

	)

2978 
	#NVIC_ICER_CLRENA_30
 ((
ušt32_t
)0x40000000è

	)

2979 
	#NVIC_ICER_CLRENA_31
 ((
ušt32_t
)0x80000000è

	)

2982 
	#NVIC_ISPR_SETPEND
 ((
ušt32_t
)0xFFFFFFFFè

	)

2983 
	#NVIC_ISPR_SETPEND_0
 ((
ušt32_t
)0x00000001è

	)

2984 
	#NVIC_ISPR_SETPEND_1
 ((
ušt32_t
)0x00000002è

	)

2985 
	#NVIC_ISPR_SETPEND_2
 ((
ušt32_t
)0x00000004è

	)

2986 
	#NVIC_ISPR_SETPEND_3
 ((
ušt32_t
)0x00000008è

	)

2987 
	#NVIC_ISPR_SETPEND_4
 ((
ušt32_t
)0x00000010è

	)

2988 
	#NVIC_ISPR_SETPEND_5
 ((
ušt32_t
)0x00000020è

	)

2989 
	#NVIC_ISPR_SETPEND_6
 ((
ušt32_t
)0x00000040è

	)

2990 
	#NVIC_ISPR_SETPEND_7
 ((
ušt32_t
)0x00000080è

	)

2991 
	#NVIC_ISPR_SETPEND_8
 ((
ušt32_t
)0x00000100è

	)

2992 
	#NVIC_ISPR_SETPEND_9
 ((
ušt32_t
)0x00000200è

	)

2993 
	#NVIC_ISPR_SETPEND_10
 ((
ušt32_t
)0x00000400è

	)

2994 
	#NVIC_ISPR_SETPEND_11
 ((
ušt32_t
)0x00000800è

	)

2995 
	#NVIC_ISPR_SETPEND_12
 ((
ušt32_t
)0x00001000è

	)

2996 
	#NVIC_ISPR_SETPEND_13
 ((
ušt32_t
)0x00002000è

	)

2997 
	#NVIC_ISPR_SETPEND_14
 ((
ušt32_t
)0x00004000è

	)

2998 
	#NVIC_ISPR_SETPEND_15
 ((
ušt32_t
)0x00008000è

	)

2999 
	#NVIC_ISPR_SETPEND_16
 ((
ušt32_t
)0x00010000è

	)

3000 
	#NVIC_ISPR_SETPEND_17
 ((
ušt32_t
)0x00020000è

	)

3001 
	#NVIC_ISPR_SETPEND_18
 ((
ušt32_t
)0x00040000è

	)

3002 
	#NVIC_ISPR_SETPEND_19
 ((
ušt32_t
)0x00080000è

	)

3003 
	#NVIC_ISPR_SETPEND_20
 ((
ušt32_t
)0x00100000è

	)

3004 
	#NVIC_ISPR_SETPEND_21
 ((
ušt32_t
)0x00200000è

	)

3005 
	#NVIC_ISPR_SETPEND_22
 ((
ušt32_t
)0x00400000è

	)

3006 
	#NVIC_ISPR_SETPEND_23
 ((
ušt32_t
)0x00800000è

	)

3007 
	#NVIC_ISPR_SETPEND_24
 ((
ušt32_t
)0x01000000è

	)

3008 
	#NVIC_ISPR_SETPEND_25
 ((
ušt32_t
)0x02000000è

	)

3009 
	#NVIC_ISPR_SETPEND_26
 ((
ušt32_t
)0x04000000è

	)

3010 
	#NVIC_ISPR_SETPEND_27
 ((
ušt32_t
)0x08000000è

	)

3011 
	#NVIC_ISPR_SETPEND_28
 ((
ušt32_t
)0x10000000è

	)

3012 
	#NVIC_ISPR_SETPEND_29
 ((
ušt32_t
)0x20000000è

	)

3013 
	#NVIC_ISPR_SETPEND_30
 ((
ušt32_t
)0x40000000è

	)

3014 
	#NVIC_ISPR_SETPEND_31
 ((
ušt32_t
)0x80000000è

	)

3017 
	#NVIC_ICPR_CLRPEND
 ((
ušt32_t
)0xFFFFFFFFè

	)

3018 
	#NVIC_ICPR_CLRPEND_0
 ((
ušt32_t
)0x00000001è

	)

3019 
	#NVIC_ICPR_CLRPEND_1
 ((
ušt32_t
)0x00000002è

	)

3020 
	#NVIC_ICPR_CLRPEND_2
 ((
ušt32_t
)0x00000004è

	)

3021 
	#NVIC_ICPR_CLRPEND_3
 ((
ušt32_t
)0x00000008è

	)

3022 
	#NVIC_ICPR_CLRPEND_4
 ((
ušt32_t
)0x00000010è

	)

3023 
	#NVIC_ICPR_CLRPEND_5
 ((
ušt32_t
)0x00000020è

	)

3024 
	#NVIC_ICPR_CLRPEND_6
 ((
ušt32_t
)0x00000040è

	)

3025 
	#NVIC_ICPR_CLRPEND_7
 ((
ušt32_t
)0x00000080è

	)

3026 
	#NVIC_ICPR_CLRPEND_8
 ((
ušt32_t
)0x00000100è

	)

3027 
	#NVIC_ICPR_CLRPEND_9
 ((
ušt32_t
)0x00000200è

	)

3028 
	#NVIC_ICPR_CLRPEND_10
 ((
ušt32_t
)0x00000400è

	)

3029 
	#NVIC_ICPR_CLRPEND_11
 ((
ušt32_t
)0x00000800è

	)

3030 
	#NVIC_ICPR_CLRPEND_12
 ((
ušt32_t
)0x00001000è

	)

3031 
	#NVIC_ICPR_CLRPEND_13
 ((
ušt32_t
)0x00002000è

	)

3032 
	#NVIC_ICPR_CLRPEND_14
 ((
ušt32_t
)0x00004000è

	)

3033 
	#NVIC_ICPR_CLRPEND_15
 ((
ušt32_t
)0x00008000è

	)

3034 
	#NVIC_ICPR_CLRPEND_16
 ((
ušt32_t
)0x00010000è

	)

3035 
	#NVIC_ICPR_CLRPEND_17
 ((
ušt32_t
)0x00020000è

	)

3036 
	#NVIC_ICPR_CLRPEND_18
 ((
ušt32_t
)0x00040000è

	)

3037 
	#NVIC_ICPR_CLRPEND_19
 ((
ušt32_t
)0x00080000è

	)

3038 
	#NVIC_ICPR_CLRPEND_20
 ((
ušt32_t
)0x00100000è

	)

3039 
	#NVIC_ICPR_CLRPEND_21
 ((
ušt32_t
)0x00200000è

	)

3040 
	#NVIC_ICPR_CLRPEND_22
 ((
ušt32_t
)0x00400000è

	)

3041 
	#NVIC_ICPR_CLRPEND_23
 ((
ušt32_t
)0x00800000è

	)

3042 
	#NVIC_ICPR_CLRPEND_24
 ((
ušt32_t
)0x01000000è

	)

3043 
	#NVIC_ICPR_CLRPEND_25
 ((
ušt32_t
)0x02000000è

	)

3044 
	#NVIC_ICPR_CLRPEND_26
 ((
ušt32_t
)0x04000000è

	)

3045 
	#NVIC_ICPR_CLRPEND_27
 ((
ušt32_t
)0x08000000è

	)

3046 
	#NVIC_ICPR_CLRPEND_28
 ((
ušt32_t
)0x10000000è

	)

3047 
	#NVIC_ICPR_CLRPEND_29
 ((
ušt32_t
)0x20000000è

	)

3048 
	#NVIC_ICPR_CLRPEND_30
 ((
ušt32_t
)0x40000000è

	)

3049 
	#NVIC_ICPR_CLRPEND_31
 ((
ušt32_t
)0x80000000è

	)

3052 
	#NVIC_IABR_ACTIVE
 ((
ušt32_t
)0xFFFFFFFFè

	)

3053 
	#NVIC_IABR_ACTIVE_0
 ((
ušt32_t
)0x00000001è

	)

3054 
	#NVIC_IABR_ACTIVE_1
 ((
ušt32_t
)0x00000002è

	)

3055 
	#NVIC_IABR_ACTIVE_2
 ((
ušt32_t
)0x00000004è

	)

3056 
	#NVIC_IABR_ACTIVE_3
 ((
ušt32_t
)0x00000008è

	)

3057 
	#NVIC_IABR_ACTIVE_4
 ((
ušt32_t
)0x00000010è

	)

3058 
	#NVIC_IABR_ACTIVE_5
 ((
ušt32_t
)0x00000020è

	)

3059 
	#NVIC_IABR_ACTIVE_6
 ((
ušt32_t
)0x00000040è

	)

3060 
	#NVIC_IABR_ACTIVE_7
 ((
ušt32_t
)0x00000080è

	)

3061 
	#NVIC_IABR_ACTIVE_8
 ((
ušt32_t
)0x00000100è

	)

3062 
	#NVIC_IABR_ACTIVE_9
 ((
ušt32_t
)0x00000200è

	)

3063 
	#NVIC_IABR_ACTIVE_10
 ((
ušt32_t
)0x00000400è

	)

3064 
	#NVIC_IABR_ACTIVE_11
 ((
ušt32_t
)0x00000800è

	)

3065 
	#NVIC_IABR_ACTIVE_12
 ((
ušt32_t
)0x00001000è

	)

3066 
	#NVIC_IABR_ACTIVE_13
 ((
ušt32_t
)0x00002000è

	)

3067 
	#NVIC_IABR_ACTIVE_14
 ((
ušt32_t
)0x00004000è

	)

3068 
	#NVIC_IABR_ACTIVE_15
 ((
ušt32_t
)0x00008000è

	)

3069 
	#NVIC_IABR_ACTIVE_16
 ((
ušt32_t
)0x00010000è

	)

3070 
	#NVIC_IABR_ACTIVE_17
 ((
ušt32_t
)0x00020000è

	)

3071 
	#NVIC_IABR_ACTIVE_18
 ((
ušt32_t
)0x00040000è

	)

3072 
	#NVIC_IABR_ACTIVE_19
 ((
ušt32_t
)0x00080000è

	)

3073 
	#NVIC_IABR_ACTIVE_20
 ((
ušt32_t
)0x00100000è

	)

3074 
	#NVIC_IABR_ACTIVE_21
 ((
ušt32_t
)0x00200000è

	)

3075 
	#NVIC_IABR_ACTIVE_22
 ((
ušt32_t
)0x00400000è

	)

3076 
	#NVIC_IABR_ACTIVE_23
 ((
ušt32_t
)0x00800000è

	)

3077 
	#NVIC_IABR_ACTIVE_24
 ((
ušt32_t
)0x01000000è

	)

3078 
	#NVIC_IABR_ACTIVE_25
 ((
ušt32_t
)0x02000000è

	)

3079 
	#NVIC_IABR_ACTIVE_26
 ((
ušt32_t
)0x04000000è

	)

3080 
	#NVIC_IABR_ACTIVE_27
 ((
ušt32_t
)0x08000000è

	)

3081 
	#NVIC_IABR_ACTIVE_28
 ((
ušt32_t
)0x10000000è

	)

3082 
	#NVIC_IABR_ACTIVE_29
 ((
ušt32_t
)0x20000000è

	)

3083 
	#NVIC_IABR_ACTIVE_30
 ((
ušt32_t
)0x40000000è

	)

3084 
	#NVIC_IABR_ACTIVE_31
 ((
ušt32_t
)0x80000000è

	)

3087 
	#NVIC_IPR0_PRI_0
 ((
ušt32_t
)0x000000FFè

	)

3088 
	#NVIC_IPR0_PRI_1
 ((
ušt32_t
)0x0000FF00è

	)

3089 
	#NVIC_IPR0_PRI_2
 ((
ušt32_t
)0x00FF0000è

	)

3090 
	#NVIC_IPR0_PRI_3
 ((
ušt32_t
)0xFF000000è

	)

3093 
	#NVIC_IPR1_PRI_4
 ((
ušt32_t
)0x000000FFè

	)

3094 
	#NVIC_IPR1_PRI_5
 ((
ušt32_t
)0x0000FF00è

	)

3095 
	#NVIC_IPR1_PRI_6
 ((
ušt32_t
)0x00FF0000è

	)

3096 
	#NVIC_IPR1_PRI_7
 ((
ušt32_t
)0xFF000000è

	)

3099 
	#NVIC_IPR2_PRI_8
 ((
ušt32_t
)0x000000FFè

	)

3100 
	#NVIC_IPR2_PRI_9
 ((
ušt32_t
)0x0000FF00è

	)

3101 
	#NVIC_IPR2_PRI_10
 ((
ušt32_t
)0x00FF0000è

	)

3102 
	#NVIC_IPR2_PRI_11
 ((
ušt32_t
)0xFF000000è

	)

3105 
	#NVIC_IPR3_PRI_12
 ((
ušt32_t
)0x000000FFè

	)

3106 
	#NVIC_IPR3_PRI_13
 ((
ušt32_t
)0x0000FF00è

	)

3107 
	#NVIC_IPR3_PRI_14
 ((
ušt32_t
)0x00FF0000è

	)

3108 
	#NVIC_IPR3_PRI_15
 ((
ušt32_t
)0xFF000000è

	)

3111 
	#NVIC_IPR4_PRI_16
 ((
ušt32_t
)0x000000FFè

	)

3112 
	#NVIC_IPR4_PRI_17
 ((
ušt32_t
)0x0000FF00è

	)

3113 
	#NVIC_IPR4_PRI_18
 ((
ušt32_t
)0x00FF0000è

	)

3114 
	#NVIC_IPR4_PRI_19
 ((
ušt32_t
)0xFF000000è

	)

3117 
	#NVIC_IPR5_PRI_20
 ((
ušt32_t
)0x000000FFè

	)

3118 
	#NVIC_IPR5_PRI_21
 ((
ušt32_t
)0x0000FF00è

	)

3119 
	#NVIC_IPR5_PRI_22
 ((
ušt32_t
)0x00FF0000è

	)

3120 
	#NVIC_IPR5_PRI_23
 ((
ušt32_t
)0xFF000000è

	)

3123 
	#NVIC_IPR6_PRI_24
 ((
ušt32_t
)0x000000FFè

	)

3124 
	#NVIC_IPR6_PRI_25
 ((
ušt32_t
)0x0000FF00è

	)

3125 
	#NVIC_IPR6_PRI_26
 ((
ušt32_t
)0x00FF0000è

	)

3126 
	#NVIC_IPR6_PRI_27
 ((
ušt32_t
)0xFF000000è

	)

3129 
	#NVIC_IPR7_PRI_28
 ((
ušt32_t
)0x000000FFè

	)

3130 
	#NVIC_IPR7_PRI_29
 ((
ušt32_t
)0x0000FF00è

	)

3131 
	#NVIC_IPR7_PRI_30
 ((
ušt32_t
)0x00FF0000è

	)

3132 
	#NVIC_IPR7_PRI_31
 ((
ušt32_t
)0xFF000000è

	)

3135 
	#SCB_CPUID_REVISION
 ((
ušt32_t
)0x0000000Fè

	)

3136 
	#SCB_CPUID_PARTNO
 ((
ušt32_t
)0x0000FFF0è

	)

3137 
	#SCB_CPUID_CÚ¡ªt
 ((
ušt32_t
)0x000F0000è

	)

3138 
	#SCB_CPUID_VARIANT
 ((
ušt32_t
)0x00F00000è

	)

3139 
	#SCB_CPUID_IMPLEMENTER
 ((
ušt32_t
)0xFF000000è

	)

3142 
	#SCB_ICSR_VECTACTIVE
 ((
ušt32_t
)0x000001FFè

	)

3143 
	#SCB_ICSR_RETTOBASE
 ((
ušt32_t
)0x00000800è

	)

3144 
	#SCB_ICSR_VECTPENDING
 ((
ušt32_t
)0x003FF000è

	)

3145 
	#SCB_ICSR_ISRPENDING
 ((
ušt32_t
)0x00400000è

	)

3146 
	#SCB_ICSR_ISRPREEMPT
 ((
ušt32_t
)0x00800000è

	)

3147 
	#SCB_ICSR_PENDSTCLR
 ((
ušt32_t
)0x02000000è

	)

3148 
	#SCB_ICSR_PENDSTSET
 ((
ušt32_t
)0x04000000è

	)

3149 
	#SCB_ICSR_PENDSVCLR
 ((
ušt32_t
)0x08000000è

	)

3150 
	#SCB_ICSR_PENDSVSET
 ((
ušt32_t
)0x10000000è

	)

3151 
	#SCB_ICSR_NMIPENDSET
 ((
ušt32_t
)0x80000000è

	)

3154 
	#SCB_VTOR_TBLOFF
 ((
ušt32_t
)0x1FFFFF80è

	)

3155 
	#SCB_VTOR_TBLBASE
 ((
ušt32_t
)0x20000000è

	)

3158 
	#SCB_AIRCR_VECTRESET
 ((
ušt32_t
)0x00000001è

	)

3159 
	#SCB_AIRCR_VECTCLRACTIVE
 ((
ušt32_t
)0x00000002è

	)

3160 
	#SCB_AIRCR_SYSRESETREQ
 ((
ušt32_t
)0x00000004è

	)

3162 
	#SCB_AIRCR_PRIGROUP
 ((
ušt32_t
)0x00000700è

	)

3163 
	#SCB_AIRCR_PRIGROUP_0
 ((
ušt32_t
)0x00000100è

	)

3164 
	#SCB_AIRCR_PRIGROUP_1
 ((
ušt32_t
)0x00000200è

	)

3165 
	#SCB_AIRCR_PRIGROUP_2
 ((
ušt32_t
)0x00000400è

	)

3168 
	#SCB_AIRCR_PRIGROUP0
 ((
ušt32_t
)0x00000000è

	)

3169 
	#SCB_AIRCR_PRIGROUP1
 ((
ušt32_t
)0x00000100è

	)

3170 
	#SCB_AIRCR_PRIGROUP2
 ((
ušt32_t
)0x00000200è

	)

3171 
	#SCB_AIRCR_PRIGROUP3
 ((
ušt32_t
)0x00000300è

	)

3172 
	#SCB_AIRCR_PRIGROUP4
 ((
ušt32_t
)0x00000400è

	)

3173 
	#SCB_AIRCR_PRIGROUP5
 ((
ušt32_t
)0x00000500è

	)

3174 
	#SCB_AIRCR_PRIGROUP6
 ((
ušt32_t
)0x00000600è

	)

3175 
	#SCB_AIRCR_PRIGROUP7
 ((
ušt32_t
)0x00000700è

	)

3177 
	#SCB_AIRCR_ENDIANESS
 ((
ušt32_t
)0x00008000è

	)

3178 
	#SCB_AIRCR_VECTKEY
 ((
ušt32_t
)0xFFFF0000è

	)

3181 
	#SCB_SCR_SLEEPONEXIT
 ((
ušt8_t
)0x02è

	)

3182 
	#SCB_SCR_SLEEPDEEP
 ((
ušt8_t
)0x04è

	)

3183 
	#SCB_SCR_SEVONPEND
 ((
ušt8_t
)0x10è

	)

3186 
	#SCB_CCR_NONBASETHRDENA
 ((
ušt16_t
)0x0001è

	)

3187 
	#SCB_CCR_USERSETMPEND
 ((
ušt16_t
)0x0002è

	)

3188 
	#SCB_CCR_UNALIGN_TRP
 ((
ušt16_t
)0x0008è

	)

3189 
	#SCB_CCR_DIV_0_TRP
 ((
ušt16_t
)0x0010è

	)

3190 
	#SCB_CCR_BFHFNMIGN
 ((
ušt16_t
)0x0100è

	)

3191 
	#SCB_CCR_STKALIGN
 ((
ušt16_t
)0x0200è

	)

3194 
	#SCB_SHPR_PRI_N
 ((
ušt32_t
)0x000000FFè

	)

3195 
	#SCB_SHPR_PRI_N1
 ((
ušt32_t
)0x0000FF00è

	)

3196 
	#SCB_SHPR_PRI_N2
 ((
ušt32_t
)0x00FF0000è

	)

3197 
	#SCB_SHPR_PRI_N3
 ((
ušt32_t
)0xFF000000è

	)

3200 
	#SCB_SHCSR_MEMFAULTACT
 ((
ušt32_t
)0x00000001è

	)

3201 
	#SCB_SHCSR_BUSFAULTACT
 ((
ušt32_t
)0x00000002è

	)

3202 
	#SCB_SHCSR_USGFAULTACT
 ((
ušt32_t
)0x00000008è

	)

3203 
	#SCB_SHCSR_SVCALLACT
 ((
ušt32_t
)0x00000080è

	)

3204 
	#SCB_SHCSR_MONITORACT
 ((
ušt32_t
)0x00000100è

	)

3205 
	#SCB_SHCSR_PENDSVACT
 ((
ušt32_t
)0x00000400è

	)

3206 
	#SCB_SHCSR_SYSTICKACT
 ((
ušt32_t
)0x00000800è

	)

3207 
	#SCB_SHCSR_USGFAULTPENDED
 ((
ušt32_t
)0x00001000è

	)

3208 
	#SCB_SHCSR_MEMFAULTPENDED
 ((
ušt32_t
)0x00002000è

	)

3209 
	#SCB_SHCSR_BUSFAULTPENDED
 ((
ušt32_t
)0x00004000è

	)

3210 
	#SCB_SHCSR_SVCALLPENDED
 ((
ušt32_t
)0x00008000è

	)

3211 
	#SCB_SHCSR_MEMFAULTENA
 ((
ušt32_t
)0x00010000è

	)

3212 
	#SCB_SHCSR_BUSFAULTENA
 ((
ušt32_t
)0x00020000è

	)

3213 
	#SCB_SHCSR_USGFAULTENA
 ((
ušt32_t
)0x00040000è

	)

3217 
	#SCB_CFSR_IACCVIOL
 ((
ušt32_t
)0x00000001è

	)

3218 
	#SCB_CFSR_DACCVIOL
 ((
ušt32_t
)0x00000002è

	)

3219 
	#SCB_CFSR_MUNSTKERR
 ((
ušt32_t
)0x00000008è

	)

3220 
	#SCB_CFSR_MSTKERR
 ((
ušt32_t
)0x00000010è

	)

3221 
	#SCB_CFSR_MMARVALID
 ((
ušt32_t
)0x00000080è

	)

3223 
	#SCB_CFSR_IBUSERR
 ((
ušt32_t
)0x00000100è

	)

3224 
	#SCB_CFSR_PRECISERR
 ((
ušt32_t
)0x00000200è

	)

3225 
	#SCB_CFSR_IMPRECISERR
 ((
ušt32_t
)0x00000400è

	)

3226 
	#SCB_CFSR_UNSTKERR
 ((
ušt32_t
)0x00000800è

	)

3227 
	#SCB_CFSR_STKERR
 ((
ušt32_t
)0x00001000è

	)

3228 
	#SCB_CFSR_BFARVALID
 ((
ušt32_t
)0x00008000è

	)

3230 
	#SCB_CFSR_UNDEFINSTR
 ((
ušt32_t
)0x00010000è

	)

3231 
	#SCB_CFSR_INVSTATE
 ((
ušt32_t
)0x00020000è

	)

3232 
	#SCB_CFSR_INVPC
 ((
ušt32_t
)0x00040000è

	)

3233 
	#SCB_CFSR_NOCP
 ((
ušt32_t
)0x00080000è

	)

3234 
	#SCB_CFSR_UNALIGNED
 ((
ušt32_t
)0x01000000è

	)

3235 
	#SCB_CFSR_DIVBYZERO
 ((
ušt32_t
)0x02000000è

	)

3238 
	#SCB_HFSR_VECTTBL
 ((
ušt32_t
)0x00000002è

	)

3239 
	#SCB_HFSR_FORCED
 ((
ušt32_t
)0x40000000è

	)

3240 
	#SCB_HFSR_DEBUGEVT
 ((
ušt32_t
)0x80000000è

	)

3243 
	#SCB_DFSR_HALTED
 ((
ušt8_t
)0x01è

	)

3244 
	#SCB_DFSR_BKPT
 ((
ušt8_t
)0x02è

	)

3245 
	#SCB_DFSR_DWTTRAP
 ((
ušt8_t
)0x04è

	)

3246 
	#SCB_DFSR_VCATCH
 ((
ušt8_t
)0x08è

	)

3247 
	#SCB_DFSR_EXTERNAL
 ((
ušt8_t
)0x10è

	)

3250 
	#SCB_MMFAR_ADDRESS
 ((
ušt32_t
)0xFFFFFFFFè

	)

3253 
	#SCB_BFAR_ADDRESS
 ((
ušt32_t
)0xFFFFFFFFè

	)

3256 
	#SCB_AFSR_IMPDEF
 ((
ušt32_t
)0xFFFFFFFFè

	)

3265 
	#EXTI_IMR_MR0
 ((
ušt32_t
)0x00000001è

	)

3266 
	#EXTI_IMR_MR1
 ((
ušt32_t
)0x00000002è

	)

3267 
	#EXTI_IMR_MR2
 ((
ušt32_t
)0x00000004è

	)

3268 
	#EXTI_IMR_MR3
 ((
ušt32_t
)0x00000008è

	)

3269 
	#EXTI_IMR_MR4
 ((
ušt32_t
)0x00000010è

	)

3270 
	#EXTI_IMR_MR5
 ((
ušt32_t
)0x00000020è

	)

3271 
	#EXTI_IMR_MR6
 ((
ušt32_t
)0x00000040è

	)

3272 
	#EXTI_IMR_MR7
 ((
ušt32_t
)0x00000080è

	)

3273 
	#EXTI_IMR_MR8
 ((
ušt32_t
)0x00000100è

	)

3274 
	#EXTI_IMR_MR9
 ((
ušt32_t
)0x00000200è

	)

3275 
	#EXTI_IMR_MR10
 ((
ušt32_t
)0x00000400è

	)

3276 
	#EXTI_IMR_MR11
 ((
ušt32_t
)0x00000800è

	)

3277 
	#EXTI_IMR_MR12
 ((
ušt32_t
)0x00001000è

	)

3278 
	#EXTI_IMR_MR13
 ((
ušt32_t
)0x00002000è

	)

3279 
	#EXTI_IMR_MR14
 ((
ušt32_t
)0x00004000è

	)

3280 
	#EXTI_IMR_MR15
 ((
ušt32_t
)0x00008000è

	)

3281 
	#EXTI_IMR_MR16
 ((
ušt32_t
)0x00010000è

	)

3282 
	#EXTI_IMR_MR17
 ((
ušt32_t
)0x00020000è

	)

3283 
	#EXTI_IMR_MR18
 ((
ušt32_t
)0x00040000è

	)

3284 
	#EXTI_IMR_MR19
 ((
ušt32_t
)0x00080000è

	)

3287 
	#EXTI_EMR_MR0
 ((
ušt32_t
)0x00000001è

	)

3288 
	#EXTI_EMR_MR1
 ((
ušt32_t
)0x00000002è

	)

3289 
	#EXTI_EMR_MR2
 ((
ušt32_t
)0x00000004è

	)

3290 
	#EXTI_EMR_MR3
 ((
ušt32_t
)0x00000008è

	)

3291 
	#EXTI_EMR_MR4
 ((
ušt32_t
)0x00000010è

	)

3292 
	#EXTI_EMR_MR5
 ((
ušt32_t
)0x00000020è

	)

3293 
	#EXTI_EMR_MR6
 ((
ušt32_t
)0x00000040è

	)

3294 
	#EXTI_EMR_MR7
 ((
ušt32_t
)0x00000080è

	)

3295 
	#EXTI_EMR_MR8
 ((
ušt32_t
)0x00000100è

	)

3296 
	#EXTI_EMR_MR9
 ((
ušt32_t
)0x00000200è

	)

3297 
	#EXTI_EMR_MR10
 ((
ušt32_t
)0x00000400è

	)

3298 
	#EXTI_EMR_MR11
 ((
ušt32_t
)0x00000800è

	)

3299 
	#EXTI_EMR_MR12
 ((
ušt32_t
)0x00001000è

	)

3300 
	#EXTI_EMR_MR13
 ((
ušt32_t
)0x00002000è

	)

3301 
	#EXTI_EMR_MR14
 ((
ušt32_t
)0x00004000è

	)

3302 
	#EXTI_EMR_MR15
 ((
ušt32_t
)0x00008000è

	)

3303 
	#EXTI_EMR_MR16
 ((
ušt32_t
)0x00010000è

	)

3304 
	#EXTI_EMR_MR17
 ((
ušt32_t
)0x00020000è

	)

3305 
	#EXTI_EMR_MR18
 ((
ušt32_t
)0x00040000è

	)

3306 
	#EXTI_EMR_MR19
 ((
ušt32_t
)0x00080000è

	)

3309 
	#EXTI_RTSR_TR0
 ((
ušt32_t
)0x00000001è

	)

3310 
	#EXTI_RTSR_TR1
 ((
ušt32_t
)0x00000002è

	)

3311 
	#EXTI_RTSR_TR2
 ((
ušt32_t
)0x00000004è

	)

3312 
	#EXTI_RTSR_TR3
 ((
ušt32_t
)0x00000008è

	)

3313 
	#EXTI_RTSR_TR4
 ((
ušt32_t
)0x00000010è

	)

3314 
	#EXTI_RTSR_TR5
 ((
ušt32_t
)0x00000020è

	)

3315 
	#EXTI_RTSR_TR6
 ((
ušt32_t
)0x00000040è

	)

3316 
	#EXTI_RTSR_TR7
 ((
ušt32_t
)0x00000080è

	)

3317 
	#EXTI_RTSR_TR8
 ((
ušt32_t
)0x00000100è

	)

3318 
	#EXTI_RTSR_TR9
 ((
ušt32_t
)0x00000200è

	)

3319 
	#EXTI_RTSR_TR10
 ((
ušt32_t
)0x00000400è

	)

3320 
	#EXTI_RTSR_TR11
 ((
ušt32_t
)0x00000800è

	)

3321 
	#EXTI_RTSR_TR12
 ((
ušt32_t
)0x00001000è

	)

3322 
	#EXTI_RTSR_TR13
 ((
ušt32_t
)0x00002000è

	)

3323 
	#EXTI_RTSR_TR14
 ((
ušt32_t
)0x00004000è

	)

3324 
	#EXTI_RTSR_TR15
 ((
ušt32_t
)0x00008000è

	)

3325 
	#EXTI_RTSR_TR16
 ((
ušt32_t
)0x00010000è

	)

3326 
	#EXTI_RTSR_TR17
 ((
ušt32_t
)0x00020000è

	)

3327 
	#EXTI_RTSR_TR18
 ((
ušt32_t
)0x00040000è

	)

3328 
	#EXTI_RTSR_TR19
 ((
ušt32_t
)0x00080000è

	)

3331 
	#EXTI_FTSR_TR0
 ((
ušt32_t
)0x00000001è

	)

3332 
	#EXTI_FTSR_TR1
 ((
ušt32_t
)0x00000002è

	)

3333 
	#EXTI_FTSR_TR2
 ((
ušt32_t
)0x00000004è

	)

3334 
	#EXTI_FTSR_TR3
 ((
ušt32_t
)0x00000008è

	)

3335 
	#EXTI_FTSR_TR4
 ((
ušt32_t
)0x00000010è

	)

3336 
	#EXTI_FTSR_TR5
 ((
ušt32_t
)0x00000020è

	)

3337 
	#EXTI_FTSR_TR6
 ((
ušt32_t
)0x00000040è

	)

3338 
	#EXTI_FTSR_TR7
 ((
ušt32_t
)0x00000080è

	)

3339 
	#EXTI_FTSR_TR8
 ((
ušt32_t
)0x00000100è

	)

3340 
	#EXTI_FTSR_TR9
 ((
ušt32_t
)0x00000200è

	)

3341 
	#EXTI_FTSR_TR10
 ((
ušt32_t
)0x00000400è

	)

3342 
	#EXTI_FTSR_TR11
 ((
ušt32_t
)0x00000800è

	)

3343 
	#EXTI_FTSR_TR12
 ((
ušt32_t
)0x00001000è

	)

3344 
	#EXTI_FTSR_TR13
 ((
ušt32_t
)0x00002000è

	)

3345 
	#EXTI_FTSR_TR14
 ((
ušt32_t
)0x00004000è

	)

3346 
	#EXTI_FTSR_TR15
 ((
ušt32_t
)0x00008000è

	)

3347 
	#EXTI_FTSR_TR16
 ((
ušt32_t
)0x00010000è

	)

3348 
	#EXTI_FTSR_TR17
 ((
ušt32_t
)0x00020000è

	)

3349 
	#EXTI_FTSR_TR18
 ((
ušt32_t
)0x00040000è

	)

3350 
	#EXTI_FTSR_TR19
 ((
ušt32_t
)0x00080000è

	)

3353 
	#EXTI_SWIER_SWIER0
 ((
ušt32_t
)0x00000001è

	)

3354 
	#EXTI_SWIER_SWIER1
 ((
ušt32_t
)0x00000002è

	)

3355 
	#EXTI_SWIER_SWIER2
 ((
ušt32_t
)0x00000004è

	)

3356 
	#EXTI_SWIER_SWIER3
 ((
ušt32_t
)0x00000008è

	)

3357 
	#EXTI_SWIER_SWIER4
 ((
ušt32_t
)0x00000010è

	)

3358 
	#EXTI_SWIER_SWIER5
 ((
ušt32_t
)0x00000020è

	)

3359 
	#EXTI_SWIER_SWIER6
 ((
ušt32_t
)0x00000040è

	)

3360 
	#EXTI_SWIER_SWIER7
 ((
ušt32_t
)0x00000080è

	)

3361 
	#EXTI_SWIER_SWIER8
 ((
ušt32_t
)0x00000100è

	)

3362 
	#EXTI_SWIER_SWIER9
 ((
ušt32_t
)0x00000200è

	)

3363 
	#EXTI_SWIER_SWIER10
 ((
ušt32_t
)0x00000400è

	)

3364 
	#EXTI_SWIER_SWIER11
 ((
ušt32_t
)0x00000800è

	)

3365 
	#EXTI_SWIER_SWIER12
 ((
ušt32_t
)0x00001000è

	)

3366 
	#EXTI_SWIER_SWIER13
 ((
ušt32_t
)0x00002000è

	)

3367 
	#EXTI_SWIER_SWIER14
 ((
ušt32_t
)0x00004000è

	)

3368 
	#EXTI_SWIER_SWIER15
 ((
ušt32_t
)0x00008000è

	)

3369 
	#EXTI_SWIER_SWIER16
 ((
ušt32_t
)0x00010000è

	)

3370 
	#EXTI_SWIER_SWIER17
 ((
ušt32_t
)0x00020000è

	)

3371 
	#EXTI_SWIER_SWIER18
 ((
ušt32_t
)0x00040000è

	)

3372 
	#EXTI_SWIER_SWIER19
 ((
ušt32_t
)0x00080000è

	)

3375 
	#EXTI_PR_PR0
 ((
ušt32_t
)0x00000001è

	)

3376 
	#EXTI_PR_PR1
 ((
ušt32_t
)0x00000002è

	)

3377 
	#EXTI_PR_PR2
 ((
ušt32_t
)0x00000004è

	)

3378 
	#EXTI_PR_PR3
 ((
ušt32_t
)0x00000008è

	)

3379 
	#EXTI_PR_PR4
 ((
ušt32_t
)0x00000010è

	)

3380 
	#EXTI_PR_PR5
 ((
ušt32_t
)0x00000020è

	)

3381 
	#EXTI_PR_PR6
 ((
ušt32_t
)0x00000040è

	)

3382 
	#EXTI_PR_PR7
 ((
ušt32_t
)0x00000080è

	)

3383 
	#EXTI_PR_PR8
 ((
ušt32_t
)0x00000100è

	)

3384 
	#EXTI_PR_PR9
 ((
ušt32_t
)0x00000200è

	)

3385 
	#EXTI_PR_PR10
 ((
ušt32_t
)0x00000400è

	)

3386 
	#EXTI_PR_PR11
 ((
ušt32_t
)0x00000800è

	)

3387 
	#EXTI_PR_PR12
 ((
ušt32_t
)0x00001000è

	)

3388 
	#EXTI_PR_PR13
 ((
ušt32_t
)0x00002000è

	)

3389 
	#EXTI_PR_PR14
 ((
ušt32_t
)0x00004000è

	)

3390 
	#EXTI_PR_PR15
 ((
ušt32_t
)0x00008000è

	)

3391 
	#EXTI_PR_PR16
 ((
ušt32_t
)0x00010000è

	)

3392 
	#EXTI_PR_PR17
 ((
ušt32_t
)0x00020000è

	)

3393 
	#EXTI_PR_PR18
 ((
ušt32_t
)0x00040000è

	)

3394 
	#EXTI_PR_PR19
 ((
ušt32_t
)0x00080000è

	)

3403 
	#DMA_ISR_GIF1
 ((
ušt32_t
)0x00000001è

	)

3404 
	#DMA_ISR_TCIF1
 ((
ušt32_t
)0x00000002è

	)

3405 
	#DMA_ISR_HTIF1
 ((
ušt32_t
)0x00000004è

	)

3406 
	#DMA_ISR_TEIF1
 ((
ušt32_t
)0x00000008è

	)

3407 
	#DMA_ISR_GIF2
 ((
ušt32_t
)0x00000010è

	)

3408 
	#DMA_ISR_TCIF2
 ((
ušt32_t
)0x00000020è

	)

3409 
	#DMA_ISR_HTIF2
 ((
ušt32_t
)0x00000040è

	)

3410 
	#DMA_ISR_TEIF2
 ((
ušt32_t
)0x00000080è

	)

3411 
	#DMA_ISR_GIF3
 ((
ušt32_t
)0x00000100è

	)

3412 
	#DMA_ISR_TCIF3
 ((
ušt32_t
)0x00000200è

	)

3413 
	#DMA_ISR_HTIF3
 ((
ušt32_t
)0x00000400è

	)

3414 
	#DMA_ISR_TEIF3
 ((
ušt32_t
)0x00000800è

	)

3415 
	#DMA_ISR_GIF4
 ((
ušt32_t
)0x00001000è

	)

3416 
	#DMA_ISR_TCIF4
 ((
ušt32_t
)0x00002000è

	)

3417 
	#DMA_ISR_HTIF4
 ((
ušt32_t
)0x00004000è

	)

3418 
	#DMA_ISR_TEIF4
 ((
ušt32_t
)0x00008000è

	)

3419 
	#DMA_ISR_GIF5
 ((
ušt32_t
)0x00010000è

	)

3420 
	#DMA_ISR_TCIF5
 ((
ušt32_t
)0x00020000è

	)

3421 
	#DMA_ISR_HTIF5
 ((
ušt32_t
)0x00040000è

	)

3422 
	#DMA_ISR_TEIF5
 ((
ušt32_t
)0x00080000è

	)

3423 
	#DMA_ISR_GIF6
 ((
ušt32_t
)0x00100000è

	)

3424 
	#DMA_ISR_TCIF6
 ((
ušt32_t
)0x00200000è

	)

3425 
	#DMA_ISR_HTIF6
 ((
ušt32_t
)0x00400000è

	)

3426 
	#DMA_ISR_TEIF6
 ((
ušt32_t
)0x00800000è

	)

3427 
	#DMA_ISR_GIF7
 ((
ušt32_t
)0x01000000è

	)

3428 
	#DMA_ISR_TCIF7
 ((
ušt32_t
)0x02000000è

	)

3429 
	#DMA_ISR_HTIF7
 ((
ušt32_t
)0x04000000è

	)

3430 
	#DMA_ISR_TEIF7
 ((
ušt32_t
)0x08000000è

	)

3433 
	#DMA_IFCR_CGIF1
 ((
ušt32_t
)0x00000001è

	)

3434 
	#DMA_IFCR_CTCIF1
 ((
ušt32_t
)0x00000002è

	)

3435 
	#DMA_IFCR_CHTIF1
 ((
ušt32_t
)0x00000004è

	)

3436 
	#DMA_IFCR_CTEIF1
 ((
ušt32_t
)0x00000008è

	)

3437 
	#DMA_IFCR_CGIF2
 ((
ušt32_t
)0x00000010è

	)

3438 
	#DMA_IFCR_CTCIF2
 ((
ušt32_t
)0x00000020è

	)

3439 
	#DMA_IFCR_CHTIF2
 ((
ušt32_t
)0x00000040è

	)

3440 
	#DMA_IFCR_CTEIF2
 ((
ušt32_t
)0x00000080è

	)

3441 
	#DMA_IFCR_CGIF3
 ((
ušt32_t
)0x00000100è

	)

3442 
	#DMA_IFCR_CTCIF3
 ((
ušt32_t
)0x00000200è

	)

3443 
	#DMA_IFCR_CHTIF3
 ((
ušt32_t
)0x00000400è

	)

3444 
	#DMA_IFCR_CTEIF3
 ((
ušt32_t
)0x00000800è

	)

3445 
	#DMA_IFCR_CGIF4
 ((
ušt32_t
)0x00001000è

	)

3446 
	#DMA_IFCR_CTCIF4
 ((
ušt32_t
)0x00002000è

	)

3447 
	#DMA_IFCR_CHTIF4
 ((
ušt32_t
)0x00004000è

	)

3448 
	#DMA_IFCR_CTEIF4
 ((
ušt32_t
)0x00008000è

	)

3449 
	#DMA_IFCR_CGIF5
 ((
ušt32_t
)0x00010000è

	)

3450 
	#DMA_IFCR_CTCIF5
 ((
ušt32_t
)0x00020000è

	)

3451 
	#DMA_IFCR_CHTIF5
 ((
ušt32_t
)0x00040000è

	)

3452 
	#DMA_IFCR_CTEIF5
 ((
ušt32_t
)0x00080000è

	)

3453 
	#DMA_IFCR_CGIF6
 ((
ušt32_t
)0x00100000è

	)

3454 
	#DMA_IFCR_CTCIF6
 ((
ušt32_t
)0x00200000è

	)

3455 
	#DMA_IFCR_CHTIF6
 ((
ušt32_t
)0x00400000è

	)

3456 
	#DMA_IFCR_CTEIF6
 ((
ušt32_t
)0x00800000è

	)

3457 
	#DMA_IFCR_CGIF7
 ((
ušt32_t
)0x01000000è

	)

3458 
	#DMA_IFCR_CTCIF7
 ((
ušt32_t
)0x02000000è

	)

3459 
	#DMA_IFCR_CHTIF7
 ((
ušt32_t
)0x04000000è

	)

3460 
	#DMA_IFCR_CTEIF7
 ((
ušt32_t
)0x08000000è

	)

3463 
	#DMA_CCR1_EN
 ((
ušt16_t
)0x0001è

	)

3464 
	#DMA_CCR1_TCIE
 ((
ušt16_t
)0x0002è

	)

3465 
	#DMA_CCR1_HTIE
 ((
ušt16_t
)0x0004è

	)

3466 
	#DMA_CCR1_TEIE
 ((
ušt16_t
)0x0008è

	)

3467 
	#DMA_CCR1_DIR
 ((
ušt16_t
)0x0010è

	)

3468 
	#DMA_CCR1_CIRC
 ((
ušt16_t
)0x0020è

	)

3469 
	#DMA_CCR1_PINC
 ((
ušt16_t
)0x0040è

	)

3470 
	#DMA_CCR1_MINC
 ((
ušt16_t
)0x0080è

	)

3472 
	#DMA_CCR1_PSIZE
 ((
ušt16_t
)0x0300è

	)

3473 
	#DMA_CCR1_PSIZE_0
 ((
ušt16_t
)0x0100è

	)

3474 
	#DMA_CCR1_PSIZE_1
 ((
ušt16_t
)0x0200è

	)

3476 
	#DMA_CCR1_MSIZE
 ((
ušt16_t
)0x0C00è

	)

3477 
	#DMA_CCR1_MSIZE_0
 ((
ušt16_t
)0x0400è

	)

3478 
	#DMA_CCR1_MSIZE_1
 ((
ušt16_t
)0x0800è

	)

3480 
	#DMA_CCR1_PL
 ((
ušt16_t
)0x3000è

	)

3481 
	#DMA_CCR1_PL_0
 ((
ušt16_t
)0x1000è

	)

3482 
	#DMA_CCR1_PL_1
 ((
ušt16_t
)0x2000è

	)

3484 
	#DMA_CCR1_MEM2MEM
 ((
ušt16_t
)0x4000è

	)

3487 
	#DMA_CCR2_EN
 ((
ušt16_t
)0x0001è

	)

3488 
	#DMA_CCR2_TCIE
 ((
ušt16_t
)0x0002è

	)

3489 
	#DMA_CCR2_HTIE
 ((
ušt16_t
)0x0004è

	)

3490 
	#DMA_CCR2_TEIE
 ((
ušt16_t
)0x0008è

	)

3491 
	#DMA_CCR2_DIR
 ((
ušt16_t
)0x0010è

	)

3492 
	#DMA_CCR2_CIRC
 ((
ušt16_t
)0x0020è

	)

3493 
	#DMA_CCR2_PINC
 ((
ušt16_t
)0x0040è

	)

3494 
	#DMA_CCR2_MINC
 ((
ušt16_t
)0x0080è

	)

3496 
	#DMA_CCR2_PSIZE
 ((
ušt16_t
)0x0300è

	)

3497 
	#DMA_CCR2_PSIZE_0
 ((
ušt16_t
)0x0100è

	)

3498 
	#DMA_CCR2_PSIZE_1
 ((
ušt16_t
)0x0200è

	)

3500 
	#DMA_CCR2_MSIZE
 ((
ušt16_t
)0x0C00è

	)

3501 
	#DMA_CCR2_MSIZE_0
 ((
ušt16_t
)0x0400è

	)

3502 
	#DMA_CCR2_MSIZE_1
 ((
ušt16_t
)0x0800è

	)

3504 
	#DMA_CCR2_PL
 ((
ušt16_t
)0x3000è

	)

3505 
	#DMA_CCR2_PL_0
 ((
ušt16_t
)0x1000è

	)

3506 
	#DMA_CCR2_PL_1
 ((
ušt16_t
)0x2000è

	)

3508 
	#DMA_CCR2_MEM2MEM
 ((
ušt16_t
)0x4000è

	)

3511 
	#DMA_CCR3_EN
 ((
ušt16_t
)0x0001è

	)

3512 
	#DMA_CCR3_TCIE
 ((
ušt16_t
)0x0002è

	)

3513 
	#DMA_CCR3_HTIE
 ((
ušt16_t
)0x0004è

	)

3514 
	#DMA_CCR3_TEIE
 ((
ušt16_t
)0x0008è

	)

3515 
	#DMA_CCR3_DIR
 ((
ušt16_t
)0x0010è

	)

3516 
	#DMA_CCR3_CIRC
 ((
ušt16_t
)0x0020è

	)

3517 
	#DMA_CCR3_PINC
 ((
ušt16_t
)0x0040è

	)

3518 
	#DMA_CCR3_MINC
 ((
ušt16_t
)0x0080è

	)

3520 
	#DMA_CCR3_PSIZE
 ((
ušt16_t
)0x0300è

	)

3521 
	#DMA_CCR3_PSIZE_0
 ((
ušt16_t
)0x0100è

	)

3522 
	#DMA_CCR3_PSIZE_1
 ((
ušt16_t
)0x0200è

	)

3524 
	#DMA_CCR3_MSIZE
 ((
ušt16_t
)0x0C00è

	)

3525 
	#DMA_CCR3_MSIZE_0
 ((
ušt16_t
)0x0400è

	)

3526 
	#DMA_CCR3_MSIZE_1
 ((
ušt16_t
)0x0800è

	)

3528 
	#DMA_CCR3_PL
 ((
ušt16_t
)0x3000è

	)

3529 
	#DMA_CCR3_PL_0
 ((
ušt16_t
)0x1000è

	)

3530 
	#DMA_CCR3_PL_1
 ((
ušt16_t
)0x2000è

	)

3532 
	#DMA_CCR3_MEM2MEM
 ((
ušt16_t
)0x4000è

	)

3535 
	#DMA_CCR4_EN
 ((
ušt16_t
)0x0001è

	)

3536 
	#DMA_CCR4_TCIE
 ((
ušt16_t
)0x0002è

	)

3537 
	#DMA_CCR4_HTIE
 ((
ušt16_t
)0x0004è

	)

3538 
	#DMA_CCR4_TEIE
 ((
ušt16_t
)0x0008è

	)

3539 
	#DMA_CCR4_DIR
 ((
ušt16_t
)0x0010è

	)

3540 
	#DMA_CCR4_CIRC
 ((
ušt16_t
)0x0020è

	)

3541 
	#DMA_CCR4_PINC
 ((
ušt16_t
)0x0040è

	)

3542 
	#DMA_CCR4_MINC
 ((
ušt16_t
)0x0080è

	)

3544 
	#DMA_CCR4_PSIZE
 ((
ušt16_t
)0x0300è

	)

3545 
	#DMA_CCR4_PSIZE_0
 ((
ušt16_t
)0x0100è

	)

3546 
	#DMA_CCR4_PSIZE_1
 ((
ušt16_t
)0x0200è

	)

3548 
	#DMA_CCR4_MSIZE
 ((
ušt16_t
)0x0C00è

	)

3549 
	#DMA_CCR4_MSIZE_0
 ((
ušt16_t
)0x0400è

	)

3550 
	#DMA_CCR4_MSIZE_1
 ((
ušt16_t
)0x0800è

	)

3552 
	#DMA_CCR4_PL
 ((
ušt16_t
)0x3000è

	)

3553 
	#DMA_CCR4_PL_0
 ((
ušt16_t
)0x1000è

	)

3554 
	#DMA_CCR4_PL_1
 ((
ušt16_t
)0x2000è

	)

3556 
	#DMA_CCR4_MEM2MEM
 ((
ušt16_t
)0x4000è

	)

3559 
	#DMA_CCR5_EN
 ((
ušt16_t
)0x0001è

	)

3560 
	#DMA_CCR5_TCIE
 ((
ušt16_t
)0x0002è

	)

3561 
	#DMA_CCR5_HTIE
 ((
ušt16_t
)0x0004è

	)

3562 
	#DMA_CCR5_TEIE
 ((
ušt16_t
)0x0008è

	)

3563 
	#DMA_CCR5_DIR
 ((
ušt16_t
)0x0010è

	)

3564 
	#DMA_CCR5_CIRC
 ((
ušt16_t
)0x0020è

	)

3565 
	#DMA_CCR5_PINC
 ((
ušt16_t
)0x0040è

	)

3566 
	#DMA_CCR5_MINC
 ((
ušt16_t
)0x0080è

	)

3568 
	#DMA_CCR5_PSIZE
 ((
ušt16_t
)0x0300è

	)

3569 
	#DMA_CCR5_PSIZE_0
 ((
ušt16_t
)0x0100è

	)

3570 
	#DMA_CCR5_PSIZE_1
 ((
ušt16_t
)0x0200è

	)

3572 
	#DMA_CCR5_MSIZE
 ((
ušt16_t
)0x0C00è

	)

3573 
	#DMA_CCR5_MSIZE_0
 ((
ušt16_t
)0x0400è

	)

3574 
	#DMA_CCR5_MSIZE_1
 ((
ušt16_t
)0x0800è

	)

3576 
	#DMA_CCR5_PL
 ((
ušt16_t
)0x3000è

	)

3577 
	#DMA_CCR5_PL_0
 ((
ušt16_t
)0x1000è

	)

3578 
	#DMA_CCR5_PL_1
 ((
ušt16_t
)0x2000è

	)

3580 
	#DMA_CCR5_MEM2MEM
 ((
ušt16_t
)0x4000è

	)

3583 
	#DMA_CCR6_EN
 ((
ušt16_t
)0x0001è

	)

3584 
	#DMA_CCR6_TCIE
 ((
ušt16_t
)0x0002è

	)

3585 
	#DMA_CCR6_HTIE
 ((
ušt16_t
)0x0004è

	)

3586 
	#DMA_CCR6_TEIE
 ((
ušt16_t
)0x0008è

	)

3587 
	#DMA_CCR6_DIR
 ((
ušt16_t
)0x0010è

	)

3588 
	#DMA_CCR6_CIRC
 ((
ušt16_t
)0x0020è

	)

3589 
	#DMA_CCR6_PINC
 ((
ušt16_t
)0x0040è

	)

3590 
	#DMA_CCR6_MINC
 ((
ušt16_t
)0x0080è

	)

3592 
	#DMA_CCR6_PSIZE
 ((
ušt16_t
)0x0300è

	)

3593 
	#DMA_CCR6_PSIZE_0
 ((
ušt16_t
)0x0100è

	)

3594 
	#DMA_CCR6_PSIZE_1
 ((
ušt16_t
)0x0200è

	)

3596 
	#DMA_CCR6_MSIZE
 ((
ušt16_t
)0x0C00è

	)

3597 
	#DMA_CCR6_MSIZE_0
 ((
ušt16_t
)0x0400è

	)

3598 
	#DMA_CCR6_MSIZE_1
 ((
ušt16_t
)0x0800è

	)

3600 
	#DMA_CCR6_PL
 ((
ušt16_t
)0x3000è

	)

3601 
	#DMA_CCR6_PL_0
 ((
ušt16_t
)0x1000è

	)

3602 
	#DMA_CCR6_PL_1
 ((
ušt16_t
)0x2000è

	)

3604 
	#DMA_CCR6_MEM2MEM
 ((
ušt16_t
)0x4000è

	)

3607 
	#DMA_CCR7_EN
 ((
ušt16_t
)0x0001è

	)

3608 
	#DMA_CCR7_TCIE
 ((
ušt16_t
)0x0002è

	)

3609 
	#DMA_CCR7_HTIE
 ((
ušt16_t
)0x0004è

	)

3610 
	#DMA_CCR7_TEIE
 ((
ušt16_t
)0x0008è

	)

3611 
	#DMA_CCR7_DIR
 ((
ušt16_t
)0x0010è

	)

3612 
	#DMA_CCR7_CIRC
 ((
ušt16_t
)0x0020è

	)

3613 
	#DMA_CCR7_PINC
 ((
ušt16_t
)0x0040è

	)

3614 
	#DMA_CCR7_MINC
 ((
ušt16_t
)0x0080è

	)

3616 
	#DMA_CCR7_PSIZE
 , ((
ušt16_t
)0x0300è

	)

3617 
	#DMA_CCR7_PSIZE_0
 ((
ušt16_t
)0x0100è

	)

3618 
	#DMA_CCR7_PSIZE_1
 ((
ušt16_t
)0x0200è

	)

3620 
	#DMA_CCR7_MSIZE
 ((
ušt16_t
)0x0C00è

	)

3621 
	#DMA_CCR7_MSIZE_0
 ((
ušt16_t
)0x0400è

	)

3622 
	#DMA_CCR7_MSIZE_1
 ((
ušt16_t
)0x0800è

	)

3624 
	#DMA_CCR7_PL
 ((
ušt16_t
)0x3000è

	)

3625 
	#DMA_CCR7_PL_0
 ((
ušt16_t
)0x1000è

	)

3626 
	#DMA_CCR7_PL_1
 ((
ušt16_t
)0x2000è

	)

3628 
	#DMA_CCR7_MEM2MEM
 ((
ušt16_t
)0x4000è

	)

3631 
	#DMA_CNDTR1_NDT
 ((
ušt16_t
)0xFFFFè

	)

3634 
	#DMA_CNDTR2_NDT
 ((
ušt16_t
)0xFFFFè

	)

3637 
	#DMA_CNDTR3_NDT
 ((
ušt16_t
)0xFFFFè

	)

3640 
	#DMA_CNDTR4_NDT
 ((
ušt16_t
)0xFFFFè

	)

3643 
	#DMA_CNDTR5_NDT
 ((
ušt16_t
)0xFFFFè

	)

3646 
	#DMA_CNDTR6_NDT
 ((
ušt16_t
)0xFFFFè

	)

3649 
	#DMA_CNDTR7_NDT
 ((
ušt16_t
)0xFFFFè

	)

3652 
	#DMA_CPAR1_PA
 ((
ušt32_t
)0xFFFFFFFFè

	)

3655 
	#DMA_CPAR2_PA
 ((
ušt32_t
)0xFFFFFFFFè

	)

3658 
	#DMA_CPAR3_PA
 ((
ušt32_t
)0xFFFFFFFFè

	)

3662 
	#DMA_CPAR4_PA
 ((
ušt32_t
)0xFFFFFFFFè

	)

3665 
	#DMA_CPAR5_PA
 ((
ušt32_t
)0xFFFFFFFFè

	)

3668 
	#DMA_CPAR6_PA
 ((
ušt32_t
)0xFFFFFFFFè

	)

3672 
	#DMA_CPAR7_PA
 ((
ušt32_t
)0xFFFFFFFFè

	)

3675 
	#DMA_CMAR1_MA
 ((
ušt32_t
)0xFFFFFFFFè

	)

3678 
	#DMA_CMAR2_MA
 ((
ušt32_t
)0xFFFFFFFFè

	)

3681 
	#DMA_CMAR3_MA
 ((
ušt32_t
)0xFFFFFFFFè

	)

3685 
	#DMA_CMAR4_MA
 ((
ušt32_t
)0xFFFFFFFFè

	)

3688 
	#DMA_CMAR5_MA
 ((
ušt32_t
)0xFFFFFFFFè

	)

3691 
	#DMA_CMAR6_MA
 ((
ušt32_t
)0xFFFFFFFFè

	)

3694 
	#DMA_CMAR7_MA
 ((
ušt32_t
)0xFFFFFFFFè

	)

3703 
	#ADC_SR_AWD
 ((
ušt8_t
)0x01è

	)

3704 
	#ADC_SR_EOC
 ((
ušt8_t
)0x02è

	)

3705 
	#ADC_SR_JEOC
 ((
ušt8_t
)0x04è

	)

3706 
	#ADC_SR_JSTRT
 ((
ušt8_t
)0x08è

	)

3707 
	#ADC_SR_STRT
 ((
ušt8_t
)0x10è

	)

3710 
	#ADC_CR1_AWDCH
 ((
ušt32_t
)0x0000001Fè

	)

3711 
	#ADC_CR1_AWDCH_0
 ((
ušt32_t
)0x00000001è

	)

3712 
	#ADC_CR1_AWDCH_1
 ((
ušt32_t
)0x00000002è

	)

3713 
	#ADC_CR1_AWDCH_2
 ((
ušt32_t
)0x00000004è

	)

3714 
	#ADC_CR1_AWDCH_3
 ((
ušt32_t
)0x00000008è

	)

3715 
	#ADC_CR1_AWDCH_4
 ((
ušt32_t
)0x00000010è

	)

3717 
	#ADC_CR1_EOCIE
 ((
ušt32_t
)0x00000020è

	)

3718 
	#ADC_CR1_AWDIE
 ((
ušt32_t
)0x00000040è

	)

3719 
	#ADC_CR1_JEOCIE
 ((
ušt32_t
)0x00000080è

	)

3720 
	#ADC_CR1_SCAN
 ((
ušt32_t
)0x00000100è

	)

3721 
	#ADC_CR1_AWDSGL
 ((
ušt32_t
)0x00000200è

	)

3722 
	#ADC_CR1_JAUTO
 ((
ušt32_t
)0x00000400è

	)

3723 
	#ADC_CR1_DISCEN
 ((
ušt32_t
)0x00000800è

	)

3724 
	#ADC_CR1_JDISCEN
 ((
ušt32_t
)0x00001000è

	)

3726 
	#ADC_CR1_DISCNUM
 ((
ušt32_t
)0x0000E000è

	)

3727 
	#ADC_CR1_DISCNUM_0
 ((
ušt32_t
)0x00002000è

	)

3728 
	#ADC_CR1_DISCNUM_1
 ((
ušt32_t
)0x00004000è

	)

3729 
	#ADC_CR1_DISCNUM_2
 ((
ušt32_t
)0x00008000è

	)

3731 
	#ADC_CR1_DUALMOD
 ((
ušt32_t
)0x000F0000è

	)

3732 
	#ADC_CR1_DUALMOD_0
 ((
ušt32_t
)0x00010000è

	)

3733 
	#ADC_CR1_DUALMOD_1
 ((
ušt32_t
)0x00020000è

	)

3734 
	#ADC_CR1_DUALMOD_2
 ((
ušt32_t
)0x00040000è

	)

3735 
	#ADC_CR1_DUALMOD_3
 ((
ušt32_t
)0x00080000è

	)

3737 
	#ADC_CR1_JAWDEN
 ((
ušt32_t
)0x00400000è

	)

3738 
	#ADC_CR1_AWDEN
 ((
ušt32_t
)0x00800000è

	)

3742 
	#ADC_CR2_ADON
 ((
ušt32_t
)0x00000001è

	)

3743 
	#ADC_CR2_CONT
 ((
ušt32_t
)0x00000002è

	)

3744 
	#ADC_CR2_CAL
 ((
ušt32_t
)0x00000004è

	)

3745 
	#ADC_CR2_RSTCAL
 ((
ušt32_t
)0x00000008è

	)

3746 
	#ADC_CR2_DMA
 ((
ušt32_t
)0x00000100è

	)

3747 
	#ADC_CR2_ALIGN
 ((
ušt32_t
)0x00000800è

	)

3749 
	#ADC_CR2_JEXTSEL
 ((
ušt32_t
)0x00007000è

	)

3750 
	#ADC_CR2_JEXTSEL_0
 ((
ušt32_t
)0x00001000è

	)

3751 
	#ADC_CR2_JEXTSEL_1
 ((
ušt32_t
)0x00002000è

	)

3752 
	#ADC_CR2_JEXTSEL_2
 ((
ušt32_t
)0x00004000è

	)

3754 
	#ADC_CR2_JEXTTRIG
 ((
ušt32_t
)0x00008000è

	)

3756 
	#ADC_CR2_EXTSEL
 ((
ušt32_t
)0x000E0000è

	)

3757 
	#ADC_CR2_EXTSEL_0
 ((
ušt32_t
)0x00020000è

	)

3758 
	#ADC_CR2_EXTSEL_1
 ((
ušt32_t
)0x00040000è

	)

3759 
	#ADC_CR2_EXTSEL_2
 ((
ušt32_t
)0x00080000è

	)

3761 
	#ADC_CR2_EXTTRIG
 ((
ušt32_t
)0x00100000è

	)

3762 
	#ADC_CR2_JSWSTART
 ((
ušt32_t
)0x00200000è

	)

3763 
	#ADC_CR2_SWSTART
 ((
ušt32_t
)0x00400000è

	)

3764 
	#ADC_CR2_TSVREFE
 ((
ušt32_t
)0x00800000è

	)

3767 
	#ADC_SMPR1_SMP10
 ((
ušt32_t
)0x00000007è

	)

3768 
	#ADC_SMPR1_SMP10_0
 ((
ušt32_t
)0x00000001è

	)

3769 
	#ADC_SMPR1_SMP10_1
 ((
ušt32_t
)0x00000002è

	)

3770 
	#ADC_SMPR1_SMP10_2
 ((
ušt32_t
)0x00000004è

	)

3772 
	#ADC_SMPR1_SMP11
 ((
ušt32_t
)0x00000038è

	)

3773 
	#ADC_SMPR1_SMP11_0
 ((
ušt32_t
)0x00000008è

	)

3774 
	#ADC_SMPR1_SMP11_1
 ((
ušt32_t
)0x00000010è

	)

3775 
	#ADC_SMPR1_SMP11_2
 ((
ušt32_t
)0x00000020è

	)

3777 
	#ADC_SMPR1_SMP12
 ((
ušt32_t
)0x000001C0è

	)

3778 
	#ADC_SMPR1_SMP12_0
 ((
ušt32_t
)0x00000040è

	)

3779 
	#ADC_SMPR1_SMP12_1
 ((
ušt32_t
)0x00000080è

	)

3780 
	#ADC_SMPR1_SMP12_2
 ((
ušt32_t
)0x00000100è

	)

3782 
	#ADC_SMPR1_SMP13
 ((
ušt32_t
)0x00000E00è

	)

3783 
	#ADC_SMPR1_SMP13_0
 ((
ušt32_t
)0x00000200è

	)

3784 
	#ADC_SMPR1_SMP13_1
 ((
ušt32_t
)0x00000400è

	)

3785 
	#ADC_SMPR1_SMP13_2
 ((
ušt32_t
)0x00000800è

	)

3787 
	#ADC_SMPR1_SMP14
 ((
ušt32_t
)0x00007000è

	)

3788 
	#ADC_SMPR1_SMP14_0
 ((
ušt32_t
)0x00001000è

	)

3789 
	#ADC_SMPR1_SMP14_1
 ((
ušt32_t
)0x00002000è

	)

3790 
	#ADC_SMPR1_SMP14_2
 ((
ušt32_t
)0x00004000è

	)

3792 
	#ADC_SMPR1_SMP15
 ((
ušt32_t
)0x00038000è

	)

3793 
	#ADC_SMPR1_SMP15_0
 ((
ušt32_t
)0x00008000è

	)

3794 
	#ADC_SMPR1_SMP15_1
 ((
ušt32_t
)0x00010000è

	)

3795 
	#ADC_SMPR1_SMP15_2
 ((
ušt32_t
)0x00020000è

	)

3797 
	#ADC_SMPR1_SMP16
 ((
ušt32_t
)0x001C0000è

	)

3798 
	#ADC_SMPR1_SMP16_0
 ((
ušt32_t
)0x00040000è

	)

3799 
	#ADC_SMPR1_SMP16_1
 ((
ušt32_t
)0x00080000è

	)

3800 
	#ADC_SMPR1_SMP16_2
 ((
ušt32_t
)0x00100000è

	)

3802 
	#ADC_SMPR1_SMP17
 ((
ušt32_t
)0x00E00000è

	)

3803 
	#ADC_SMPR1_SMP17_0
 ((
ušt32_t
)0x00200000è

	)

3804 
	#ADC_SMPR1_SMP17_1
 ((
ušt32_t
)0x00400000è

	)

3805 
	#ADC_SMPR1_SMP17_2
 ((
ušt32_t
)0x00800000è

	)

3808 
	#ADC_SMPR2_SMP0
 ((
ušt32_t
)0x00000007è

	)

3809 
	#ADC_SMPR2_SMP0_0
 ((
ušt32_t
)0x00000001è

	)

3810 
	#ADC_SMPR2_SMP0_1
 ((
ušt32_t
)0x00000002è

	)

3811 
	#ADC_SMPR2_SMP0_2
 ((
ušt32_t
)0x00000004è

	)

3813 
	#ADC_SMPR2_SMP1
 ((
ušt32_t
)0x00000038è

	)

3814 
	#ADC_SMPR2_SMP1_0
 ((
ušt32_t
)0x00000008è

	)

3815 
	#ADC_SMPR2_SMP1_1
 ((
ušt32_t
)0x00000010è

	)

3816 
	#ADC_SMPR2_SMP1_2
 ((
ušt32_t
)0x00000020è

	)

3818 
	#ADC_SMPR2_SMP2
 ((
ušt32_t
)0x000001C0è

	)

3819 
	#ADC_SMPR2_SMP2_0
 ((
ušt32_t
)0x00000040è

	)

3820 
	#ADC_SMPR2_SMP2_1
 ((
ušt32_t
)0x00000080è

	)

3821 
	#ADC_SMPR2_SMP2_2
 ((
ušt32_t
)0x00000100è

	)

3823 
	#ADC_SMPR2_SMP3
 ((
ušt32_t
)0x00000E00è

	)

3824 
	#ADC_SMPR2_SMP3_0
 ((
ušt32_t
)0x00000200è

	)

3825 
	#ADC_SMPR2_SMP3_1
 ((
ušt32_t
)0x00000400è

	)

3826 
	#ADC_SMPR2_SMP3_2
 ((
ušt32_t
)0x00000800è

	)

3828 
	#ADC_SMPR2_SMP4
 ((
ušt32_t
)0x00007000è

	)

3829 
	#ADC_SMPR2_SMP4_0
 ((
ušt32_t
)0x00001000è

	)

3830 
	#ADC_SMPR2_SMP4_1
 ((
ušt32_t
)0x00002000è

	)

3831 
	#ADC_SMPR2_SMP4_2
 ((
ušt32_t
)0x00004000è

	)

3833 
	#ADC_SMPR2_SMP5
 ((
ušt32_t
)0x00038000è

	)

3834 
	#ADC_SMPR2_SMP5_0
 ((
ušt32_t
)0x00008000è

	)

3835 
	#ADC_SMPR2_SMP5_1
 ((
ušt32_t
)0x00010000è

	)

3836 
	#ADC_SMPR2_SMP5_2
 ((
ušt32_t
)0x00020000è

	)

3838 
	#ADC_SMPR2_SMP6
 ((
ušt32_t
)0x001C0000è

	)

3839 
	#ADC_SMPR2_SMP6_0
 ((
ušt32_t
)0x00040000è

	)

3840 
	#ADC_SMPR2_SMP6_1
 ((
ušt32_t
)0x00080000è

	)

3841 
	#ADC_SMPR2_SMP6_2
 ((
ušt32_t
)0x00100000è

	)

3843 
	#ADC_SMPR2_SMP7
 ((
ušt32_t
)0x00E00000è

	)

3844 
	#ADC_SMPR2_SMP7_0
 ((
ušt32_t
)0x00200000è

	)

3845 
	#ADC_SMPR2_SMP7_1
 ((
ušt32_t
)0x00400000è

	)

3846 
	#ADC_SMPR2_SMP7_2
 ((
ušt32_t
)0x00800000è

	)

3848 
	#ADC_SMPR2_SMP8
 ((
ušt32_t
)0x07000000è

	)

3849 
	#ADC_SMPR2_SMP8_0
 ((
ušt32_t
)0x01000000è

	)

3850 
	#ADC_SMPR2_SMP8_1
 ((
ušt32_t
)0x02000000è

	)

3851 
	#ADC_SMPR2_SMP8_2
 ((
ušt32_t
)0x04000000è

	)

3853 
	#ADC_SMPR2_SMP9
 ((
ušt32_t
)0x38000000è

	)

3854 
	#ADC_SMPR2_SMP9_0
 ((
ušt32_t
)0x08000000è

	)

3855 
	#ADC_SMPR2_SMP9_1
 ((
ušt32_t
)0x10000000è

	)

3856 
	#ADC_SMPR2_SMP9_2
 ((
ušt32_t
)0x20000000è

	)

3859 
	#ADC_JOFR1_JOFFSET1
 ((
ušt16_t
)0x0FFFè

	)

3862 
	#ADC_JOFR2_JOFFSET2
 ((
ušt16_t
)0x0FFFè

	)

3865 
	#ADC_JOFR3_JOFFSET3
 ((
ušt16_t
)0x0FFFè

	)

3868 
	#ADC_JOFR4_JOFFSET4
 ((
ušt16_t
)0x0FFFè

	)

3871 
	#ADC_HTR_HT
 ((
ušt16_t
)0x0FFFè

	)

3874 
	#ADC_LTR_LT
 ((
ušt16_t
)0x0FFFè

	)

3877 
	#ADC_SQR1_SQ13
 ((
ušt32_t
)0x0000001Fè

	)

3878 
	#ADC_SQR1_SQ13_0
 ((
ušt32_t
)0x00000001è

	)

3879 
	#ADC_SQR1_SQ13_1
 ((
ušt32_t
)0x00000002è

	)

3880 
	#ADC_SQR1_SQ13_2
 ((
ušt32_t
)0x00000004è

	)

3881 
	#ADC_SQR1_SQ13_3
 ((
ušt32_t
)0x00000008è

	)

3882 
	#ADC_SQR1_SQ13_4
 ((
ušt32_t
)0x00000010è

	)

3884 
	#ADC_SQR1_SQ14
 ((
ušt32_t
)0x000003E0è

	)

3885 
	#ADC_SQR1_SQ14_0
 ((
ušt32_t
)0x00000020è

	)

3886 
	#ADC_SQR1_SQ14_1
 ((
ušt32_t
)0x00000040è

	)

3887 
	#ADC_SQR1_SQ14_2
 ((
ušt32_t
)0x00000080è

	)

3888 
	#ADC_SQR1_SQ14_3
 ((
ušt32_t
)0x00000100è

	)

3889 
	#ADC_SQR1_SQ14_4
 ((
ušt32_t
)0x00000200è

	)

3891 
	#ADC_SQR1_SQ15
 ((
ušt32_t
)0x00007C00è

	)

3892 
	#ADC_SQR1_SQ15_0
 ((
ušt32_t
)0x00000400è

	)

3893 
	#ADC_SQR1_SQ15_1
 ((
ušt32_t
)0x00000800è

	)

3894 
	#ADC_SQR1_SQ15_2
 ((
ušt32_t
)0x00001000è

	)

3895 
	#ADC_SQR1_SQ15_3
 ((
ušt32_t
)0x00002000è

	)

3896 
	#ADC_SQR1_SQ15_4
 ((
ušt32_t
)0x00004000è

	)

3898 
	#ADC_SQR1_SQ16
 ((
ušt32_t
)0x000F8000è

	)

3899 
	#ADC_SQR1_SQ16_0
 ((
ušt32_t
)0x00008000è

	)

3900 
	#ADC_SQR1_SQ16_1
 ((
ušt32_t
)0x00010000è

	)

3901 
	#ADC_SQR1_SQ16_2
 ((
ušt32_t
)0x00020000è

	)

3902 
	#ADC_SQR1_SQ16_3
 ((
ušt32_t
)0x00040000è

	)

3903 
	#ADC_SQR1_SQ16_4
 ((
ušt32_t
)0x00080000è

	)

3905 
	#ADC_SQR1_L
 ((
ušt32_t
)0x00F00000è

	)

3906 
	#ADC_SQR1_L_0
 ((
ušt32_t
)0x00100000è

	)

3907 
	#ADC_SQR1_L_1
 ((
ušt32_t
)0x00200000è

	)

3908 
	#ADC_SQR1_L_2
 ((
ušt32_t
)0x00400000è

	)

3909 
	#ADC_SQR1_L_3
 ((
ušt32_t
)0x00800000è

	)

3912 
	#ADC_SQR2_SQ7
 ((
ušt32_t
)0x0000001Fè

	)

3913 
	#ADC_SQR2_SQ7_0
 ((
ušt32_t
)0x00000001è

	)

3914 
	#ADC_SQR2_SQ7_1
 ((
ušt32_t
)0x00000002è

	)

3915 
	#ADC_SQR2_SQ7_2
 ((
ušt32_t
)0x00000004è

	)

3916 
	#ADC_SQR2_SQ7_3
 ((
ušt32_t
)0x00000008è

	)

3917 
	#ADC_SQR2_SQ7_4
 ((
ušt32_t
)0x00000010è

	)

3919 
	#ADC_SQR2_SQ8
 ((
ušt32_t
)0x000003E0è

	)

3920 
	#ADC_SQR2_SQ8_0
 ((
ušt32_t
)0x00000020è

	)

3921 
	#ADC_SQR2_SQ8_1
 ((
ušt32_t
)0x00000040è

	)

3922 
	#ADC_SQR2_SQ8_2
 ((
ušt32_t
)0x00000080è

	)

3923 
	#ADC_SQR2_SQ8_3
 ((
ušt32_t
)0x00000100è

	)

3924 
	#ADC_SQR2_SQ8_4
 ((
ušt32_t
)0x00000200è

	)

3926 
	#ADC_SQR2_SQ9
 ((
ušt32_t
)0x00007C00è

	)

3927 
	#ADC_SQR2_SQ9_0
 ((
ušt32_t
)0x00000400è

	)

3928 
	#ADC_SQR2_SQ9_1
 ((
ušt32_t
)0x00000800è

	)

3929 
	#ADC_SQR2_SQ9_2
 ((
ušt32_t
)0x00001000è

	)

3930 
	#ADC_SQR2_SQ9_3
 ((
ušt32_t
)0x00002000è

	)

3931 
	#ADC_SQR2_SQ9_4
 ((
ušt32_t
)0x00004000è

	)

3933 
	#ADC_SQR2_SQ10
 ((
ušt32_t
)0x000F8000è

	)

3934 
	#ADC_SQR2_SQ10_0
 ((
ušt32_t
)0x00008000è

	)

3935 
	#ADC_SQR2_SQ10_1
 ((
ušt32_t
)0x00010000è

	)

3936 
	#ADC_SQR2_SQ10_2
 ((
ušt32_t
)0x00020000è

	)

3937 
	#ADC_SQR2_SQ10_3
 ((
ušt32_t
)0x00040000è

	)

3938 
	#ADC_SQR2_SQ10_4
 ((
ušt32_t
)0x00080000è

	)

3940 
	#ADC_SQR2_SQ11
 ((
ušt32_t
)0x01F00000è

	)

3941 
	#ADC_SQR2_SQ11_0
 ((
ušt32_t
)0x00100000è

	)

3942 
	#ADC_SQR2_SQ11_1
 ((
ušt32_t
)0x00200000è

	)

3943 
	#ADC_SQR2_SQ11_2
 ((
ušt32_t
)0x00400000è

	)

3944 
	#ADC_SQR2_SQ11_3
 ((
ušt32_t
)0x00800000è

	)

3945 
	#ADC_SQR2_SQ11_4
 ((
ušt32_t
)0x01000000è

	)

3947 
	#ADC_SQR2_SQ12
 ((
ušt32_t
)0x3E000000è

	)

3948 
	#ADC_SQR2_SQ12_0
 ((
ušt32_t
)0x02000000è

	)

3949 
	#ADC_SQR2_SQ12_1
 ((
ušt32_t
)0x04000000è

	)

3950 
	#ADC_SQR2_SQ12_2
 ((
ušt32_t
)0x08000000è

	)

3951 
	#ADC_SQR2_SQ12_3
 ((
ušt32_t
)0x10000000è

	)

3952 
	#ADC_SQR2_SQ12_4
 ((
ušt32_t
)0x20000000è

	)

3955 
	#ADC_SQR3_SQ1
 ((
ušt32_t
)0x0000001Fè

	)

3956 
	#ADC_SQR3_SQ1_0
 ((
ušt32_t
)0x00000001è

	)

3957 
	#ADC_SQR3_SQ1_1
 ((
ušt32_t
)0x00000002è

	)

3958 
	#ADC_SQR3_SQ1_2
 ((
ušt32_t
)0x00000004è

	)

3959 
	#ADC_SQR3_SQ1_3
 ((
ušt32_t
)0x00000008è

	)

3960 
	#ADC_SQR3_SQ1_4
 ((
ušt32_t
)0x00000010è

	)

3962 
	#ADC_SQR3_SQ2
 ((
ušt32_t
)0x000003E0è

	)

3963 
	#ADC_SQR3_SQ2_0
 ((
ušt32_t
)0x00000020è

	)

3964 
	#ADC_SQR3_SQ2_1
 ((
ušt32_t
)0x00000040è

	)

3965 
	#ADC_SQR3_SQ2_2
 ((
ušt32_t
)0x00000080è

	)

3966 
	#ADC_SQR3_SQ2_3
 ((
ušt32_t
)0x00000100è

	)

3967 
	#ADC_SQR3_SQ2_4
 ((
ušt32_t
)0x00000200è

	)

3969 
	#ADC_SQR3_SQ3
 ((
ušt32_t
)0x00007C00è

	)

3970 
	#ADC_SQR3_SQ3_0
 ((
ušt32_t
)0x00000400è

	)

3971 
	#ADC_SQR3_SQ3_1
 ((
ušt32_t
)0x00000800è

	)

3972 
	#ADC_SQR3_SQ3_2
 ((
ušt32_t
)0x00001000è

	)

3973 
	#ADC_SQR3_SQ3_3
 ((
ušt32_t
)0x00002000è

	)

3974 
	#ADC_SQR3_SQ3_4
 ((
ušt32_t
)0x00004000è

	)

3976 
	#ADC_SQR3_SQ4
 ((
ušt32_t
)0x000F8000è

	)

3977 
	#ADC_SQR3_SQ4_0
 ((
ušt32_t
)0x00008000è

	)

3978 
	#ADC_SQR3_SQ4_1
 ((
ušt32_t
)0x00010000è

	)

3979 
	#ADC_SQR3_SQ4_2
 ((
ušt32_t
)0x00020000è

	)

3980 
	#ADC_SQR3_SQ4_3
 ((
ušt32_t
)0x00040000è

	)

3981 
	#ADC_SQR3_SQ4_4
 ((
ušt32_t
)0x00080000è

	)

3983 
	#ADC_SQR3_SQ5
 ((
ušt32_t
)0x01F00000è

	)

3984 
	#ADC_SQR3_SQ5_0
 ((
ušt32_t
)0x00100000è

	)

3985 
	#ADC_SQR3_SQ5_1
 ((
ušt32_t
)0x00200000è

	)

3986 
	#ADC_SQR3_SQ5_2
 ((
ušt32_t
)0x00400000è

	)

3987 
	#ADC_SQR3_SQ5_3
 ((
ušt32_t
)0x00800000è

	)

3988 
	#ADC_SQR3_SQ5_4
 ((
ušt32_t
)0x01000000è

	)

3990 
	#ADC_SQR3_SQ6
 ((
ušt32_t
)0x3E000000è

	)

3991 
	#ADC_SQR3_SQ6_0
 ((
ušt32_t
)0x02000000è

	)

3992 
	#ADC_SQR3_SQ6_1
 ((
ušt32_t
)0x04000000è

	)

3993 
	#ADC_SQR3_SQ6_2
 ((
ušt32_t
)0x08000000è

	)

3994 
	#ADC_SQR3_SQ6_3
 ((
ušt32_t
)0x10000000è

	)

3995 
	#ADC_SQR3_SQ6_4
 ((
ušt32_t
)0x20000000è

	)

3998 
	#ADC_JSQR_JSQ1
 ((
ušt32_t
)0x0000001Fè

	)

3999 
	#ADC_JSQR_JSQ1_0
 ((
ušt32_t
)0x00000001è

	)

4000 
	#ADC_JSQR_JSQ1_1
 ((
ušt32_t
)0x00000002è

	)

4001 
	#ADC_JSQR_JSQ1_2
 ((
ušt32_t
)0x00000004è

	)

4002 
	#ADC_JSQR_JSQ1_3
 ((
ušt32_t
)0x00000008è

	)

4003 
	#ADC_JSQR_JSQ1_4
 ((
ušt32_t
)0x00000010è

	)

4005 
	#ADC_JSQR_JSQ2
 ((
ušt32_t
)0x000003E0è

	)

4006 
	#ADC_JSQR_JSQ2_0
 ((
ušt32_t
)0x00000020è

	)

4007 
	#ADC_JSQR_JSQ2_1
 ((
ušt32_t
)0x00000040è

	)

4008 
	#ADC_JSQR_JSQ2_2
 ((
ušt32_t
)0x00000080è

	)

4009 
	#ADC_JSQR_JSQ2_3
 ((
ušt32_t
)0x00000100è

	)

4010 
	#ADC_JSQR_JSQ2_4
 ((
ušt32_t
)0x00000200è

	)

4012 
	#ADC_JSQR_JSQ3
 ((
ušt32_t
)0x00007C00è

	)

4013 
	#ADC_JSQR_JSQ3_0
 ((
ušt32_t
)0x00000400è

	)

4014 
	#ADC_JSQR_JSQ3_1
 ((
ušt32_t
)0x00000800è

	)

4015 
	#ADC_JSQR_JSQ3_2
 ((
ušt32_t
)0x00001000è

	)

4016 
	#ADC_JSQR_JSQ3_3
 ((
ušt32_t
)0x00002000è

	)

4017 
	#ADC_JSQR_JSQ3_4
 ((
ušt32_t
)0x00004000è

	)

4019 
	#ADC_JSQR_JSQ4
 ((
ušt32_t
)0x000F8000è

	)

4020 
	#ADC_JSQR_JSQ4_0
 ((
ušt32_t
)0x00008000è

	)

4021 
	#ADC_JSQR_JSQ4_1
 ((
ušt32_t
)0x00010000è

	)

4022 
	#ADC_JSQR_JSQ4_2
 ((
ušt32_t
)0x00020000è

	)

4023 
	#ADC_JSQR_JSQ4_3
 ((
ušt32_t
)0x00040000è

	)

4024 
	#ADC_JSQR_JSQ4_4
 ((
ušt32_t
)0x00080000è

	)

4026 
	#ADC_JSQR_JL
 ((
ušt32_t
)0x00300000è

	)

4027 
	#ADC_JSQR_JL_0
 ((
ušt32_t
)0x00100000è

	)

4028 
	#ADC_JSQR_JL_1
 ((
ušt32_t
)0x00200000è

	)

4031 
	#ADC_JDR1_JDATA
 ((
ušt16_t
)0xFFFFè

	)

4034 
	#ADC_JDR2_JDATA
 ((
ušt16_t
)0xFFFFè

	)

4037 
	#ADC_JDR3_JDATA
 ((
ušt16_t
)0xFFFFè

	)

4040 
	#ADC_JDR4_JDATA
 ((
ušt16_t
)0xFFFFè

	)

4043 
	#ADC_DR_DATA
 ((
ušt32_t
)0x0000FFFFè

	)

4044 
	#ADC_DR_ADC2DATA
 ((
ušt32_t
)0xFFFF0000è

	)

4053 
	#DAC_CR_EN1
 ((
ušt32_t
)0x00000001è

	)

4054 
	#DAC_CR_BOFF1
 ((
ušt32_t
)0x00000002è

	)

4055 
	#DAC_CR_TEN1
 ((
ušt32_t
)0x00000004è

	)

4057 
	#DAC_CR_TSEL1
 ((
ušt32_t
)0x00000038è

	)

4058 
	#DAC_CR_TSEL1_0
 ((
ušt32_t
)0x00000008è

	)

4059 
	#DAC_CR_TSEL1_1
 ((
ušt32_t
)0x00000010è

	)

4060 
	#DAC_CR_TSEL1_2
 ((
ušt32_t
)0x00000020è

	)

4062 
	#DAC_CR_WAVE1
 ((
ušt32_t
)0x000000C0è

	)

4063 
	#DAC_CR_WAVE1_0
 ((
ušt32_t
)0x00000040è

	)

4064 
	#DAC_CR_WAVE1_1
 ((
ušt32_t
)0x00000080è

	)

4066 
	#DAC_CR_MAMP1
 ((
ušt32_t
)0x00000F00è

	)

4067 
	#DAC_CR_MAMP1_0
 ((
ušt32_t
)0x00000100è

	)

4068 
	#DAC_CR_MAMP1_1
 ((
ušt32_t
)0x00000200è

	)

4069 
	#DAC_CR_MAMP1_2
 ((
ušt32_t
)0x00000400è

	)

4070 
	#DAC_CR_MAMP1_3
 ((
ušt32_t
)0x00000800è

	)

4072 
	#DAC_CR_DMAEN1
 ((
ušt32_t
)0x00001000è

	)

4073 
	#DAC_CR_EN2
 ((
ušt32_t
)0x00010000è

	)

4074 
	#DAC_CR_BOFF2
 ((
ušt32_t
)0x00020000è

	)

4075 
	#DAC_CR_TEN2
 ((
ušt32_t
)0x00040000è

	)

4077 
	#DAC_CR_TSEL2
 ((
ušt32_t
)0x00380000è

	)

4078 
	#DAC_CR_TSEL2_0
 ((
ušt32_t
)0x00080000è

	)

4079 
	#DAC_CR_TSEL2_1
 ((
ušt32_t
)0x00100000è

	)

4080 
	#DAC_CR_TSEL2_2
 ((
ušt32_t
)0x00200000è

	)

4082 
	#DAC_CR_WAVE2
 ((
ušt32_t
)0x00C00000è

	)

4083 
	#DAC_CR_WAVE2_0
 ((
ušt32_t
)0x00400000è

	)

4084 
	#DAC_CR_WAVE2_1
 ((
ušt32_t
)0x00800000è

	)

4086 
	#DAC_CR_MAMP2
 ((
ušt32_t
)0x0F000000è

	)

4087 
	#DAC_CR_MAMP2_0
 ((
ušt32_t
)0x01000000è

	)

4088 
	#DAC_CR_MAMP2_1
 ((
ušt32_t
)0x02000000è

	)

4089 
	#DAC_CR_MAMP2_2
 ((
ušt32_t
)0x04000000è

	)

4090 
	#DAC_CR_MAMP2_3
 ((
ušt32_t
)0x08000000è

	)

4092 
	#DAC_CR_DMAEN2
 ((
ušt32_t
)0x10000000è

	)

4095 
	#DAC_SWTRIGR_SWTRIG1
 ((
ušt8_t
)0x01è

	)

4096 
	#DAC_SWTRIGR_SWTRIG2
 ((
ušt8_t
)0x02è

	)

4099 
	#DAC_DHR12R1_DACC1DHR
 ((
ušt16_t
)0x0FFFè

	)

4102 
	#DAC_DHR12L1_DACC1DHR
 ((
ušt16_t
)0xFFF0è

	)

4105 
	#DAC_DHR8R1_DACC1DHR
 ((
ušt8_t
)0xFFè

	)

4108 
	#DAC_DHR12R2_DACC2DHR
 ((
ušt16_t
)0x0FFFè

	)

4111 
	#DAC_DHR12L2_DACC2DHR
 ((
ušt16_t
)0xFFF0è

	)

4114 
	#DAC_DHR8R2_DACC2DHR
 ((
ušt8_t
)0xFFè

	)

4117 
	#DAC_DHR12RD_DACC1DHR
 ((
ušt32_t
)0x00000FFFè

	)

4118 
	#DAC_DHR12RD_DACC2DHR
 ((
ušt32_t
)0x0FFF0000è

	)

4121 
	#DAC_DHR12LD_DACC1DHR
 ((
ušt32_t
)0x0000FFF0è

	)

4122 
	#DAC_DHR12LD_DACC2DHR
 ((
ušt32_t
)0xFFF00000è

	)

4125 
	#DAC_DHR8RD_DACC1DHR
 ((
ušt16_t
)0x00FFè

	)

4126 
	#DAC_DHR8RD_DACC2DHR
 ((
ušt16_t
)0xFF00è

	)

4129 
	#DAC_DOR1_DACC1DOR
 ((
ušt16_t
)0x0FFFè

	)

4132 
	#DAC_DOR2_DACC2DOR
 ((
ušt16_t
)0x0FFFè

	)

4135 
	#DAC_SR_DMAUDR1
 ((
ušt32_t
)0x00002000è

	)

4136 
	#DAC_SR_DMAUDR2
 ((
ušt32_t
)0x20000000è

	)

4144 
	#CEC_CFGR_PE
 ((
ušt16_t
)0x0001è

	)

4145 
	#CEC_CFGR_IE
 ((
ušt16_t
)0x0002è

	)

4146 
	#CEC_CFGR_BTEM
 ((
ušt16_t
)0x0004è

	)

4147 
	#CEC_CFGR_BPEM
 ((
ušt16_t
)0x0008è

	)

4150 
	#CEC_OAR_OA
 ((
ušt16_t
)0x000Fè

	)

4151 
	#CEC_OAR_OA_0
 ((
ušt16_t
)0x0001è

	)

4152 
	#CEC_OAR_OA_1
 ((
ušt16_t
)0x0002è

	)

4153 
	#CEC_OAR_OA_2
 ((
ušt16_t
)0x0004è

	)

4154 
	#CEC_OAR_OA_3
 ((
ušt16_t
)0x0008è

	)

4157 
	#CEC_PRES_PRES
 ((
ušt16_t
)0x3FFFè

	)

4160 
	#CEC_ESR_BTE
 ((
ušt16_t
)0x0001è

	)

4161 
	#CEC_ESR_BPE
 ((
ušt16_t
)0x0002è

	)

4162 
	#CEC_ESR_RBTFE
 ((
ušt16_t
)0x0004è

	)

4163 
	#CEC_ESR_SBE
 ((
ušt16_t
)0x0008è

	)

4164 
	#CEC_ESR_ACKE
 ((
ušt16_t
)0x0010è

	)

4165 
	#CEC_ESR_LINE
 ((
ušt16_t
)0x0020è

	)

4166 
	#CEC_ESR_TBTFE
 ((
ušt16_t
)0x0040è

	)

4169 
	#CEC_CSR_TSOM
 ((
ušt16_t
)0x0001è

	)

4170 
	#CEC_CSR_TEOM
 ((
ušt16_t
)0x0002è

	)

4171 
	#CEC_CSR_TERR
 ((
ušt16_t
)0x0004è

	)

4172 
	#CEC_CSR_TBTRF
 ((
ušt16_t
)0x0008è

	)

4173 
	#CEC_CSR_RSOM
 ((
ušt16_t
)0x0010è

	)

4174 
	#CEC_CSR_REOM
 ((
ušt16_t
)0x0020è

	)

4175 
	#CEC_CSR_RERR
 ((
ušt16_t
)0x0040è

	)

4176 
	#CEC_CSR_RBTF
 ((
ušt16_t
)0x0080è

	)

4179 
	#CEC_TXD_TXD
 ((
ušt16_t
)0x00FFè

	)

4182 
	#CEC_RXD_RXD
 ((
ušt16_t
)0x00FFè

	)

4191 
	#TIM_CR1_CEN
 ((
ušt16_t
)0x0001è

	)

4192 
	#TIM_CR1_UDIS
 ((
ušt16_t
)0x0002è

	)

4193 
	#TIM_CR1_URS
 ((
ušt16_t
)0x0004è

	)

4194 
	#TIM_CR1_OPM
 ((
ušt16_t
)0x0008è

	)

4195 
	#TIM_CR1_DIR
 ((
ušt16_t
)0x0010è

	)

4197 
	#TIM_CR1_CMS
 ((
ušt16_t
)0x0060è

	)

4198 
	#TIM_CR1_CMS_0
 ((
ušt16_t
)0x0020è

	)

4199 
	#TIM_CR1_CMS_1
 ((
ušt16_t
)0x0040è

	)

4201 
	#TIM_CR1_ARPE
 ((
ušt16_t
)0x0080è

	)

4203 
	#TIM_CR1_CKD
 ((
ušt16_t
)0x0300è

	)

4204 
	#TIM_CR1_CKD_0
 ((
ušt16_t
)0x0100è

	)

4205 
	#TIM_CR1_CKD_1
 ((
ušt16_t
)0x0200è

	)

4208 
	#TIM_CR2_CCPC
 ((
ušt16_t
)0x0001è

	)

4209 
	#TIM_CR2_CCUS
 ((
ušt16_t
)0x0004è

	)

4210 
	#TIM_CR2_CCDS
 ((
ušt16_t
)0x0008è

	)

4212 
	#TIM_CR2_MMS
 ((
ušt16_t
)0x0070è

	)

4213 
	#TIM_CR2_MMS_0
 ((
ušt16_t
)0x0010è

	)

4214 
	#TIM_CR2_MMS_1
 ((
ušt16_t
)0x0020è

	)

4215 
	#TIM_CR2_MMS_2
 ((
ušt16_t
)0x0040è

	)

4217 
	#TIM_CR2_TI1S
 ((
ušt16_t
)0x0080è

	)

4218 
	#TIM_CR2_OIS1
 ((
ušt16_t
)0x0100è

	)

4219 
	#TIM_CR2_OIS1N
 ((
ušt16_t
)0x0200è

	)

4220 
	#TIM_CR2_OIS2
 ((
ušt16_t
)0x0400è

	)

4221 
	#TIM_CR2_OIS2N
 ((
ušt16_t
)0x0800è

	)

4222 
	#TIM_CR2_OIS3
 ((
ušt16_t
)0x1000è

	)

4223 
	#TIM_CR2_OIS3N
 ((
ušt16_t
)0x2000è

	)

4224 
	#TIM_CR2_OIS4
 ((
ušt16_t
)0x4000è

	)

4227 
	#TIM_SMCR_SMS
 ((
ušt16_t
)0x0007è

	)

4228 
	#TIM_SMCR_SMS_0
 ((
ušt16_t
)0x0001è

	)

4229 
	#TIM_SMCR_SMS_1
 ((
ušt16_t
)0x0002è

	)

4230 
	#TIM_SMCR_SMS_2
 ((
ušt16_t
)0x0004è

	)

4232 
	#TIM_SMCR_TS
 ((
ušt16_t
)0x0070è

	)

4233 
	#TIM_SMCR_TS_0
 ((
ušt16_t
)0x0010è

	)

4234 
	#TIM_SMCR_TS_1
 ((
ušt16_t
)0x0020è

	)

4235 
	#TIM_SMCR_TS_2
 ((
ušt16_t
)0x0040è

	)

4237 
	#TIM_SMCR_MSM
 ((
ušt16_t
)0x0080è

	)

4239 
	#TIM_SMCR_ETF
 ((
ušt16_t
)0x0F00è

	)

4240 
	#TIM_SMCR_ETF_0
 ((
ušt16_t
)0x0100è

	)

4241 
	#TIM_SMCR_ETF_1
 ((
ušt16_t
)0x0200è

	)

4242 
	#TIM_SMCR_ETF_2
 ((
ušt16_t
)0x0400è

	)

4243 
	#TIM_SMCR_ETF_3
 ((
ušt16_t
)0x0800è

	)

4245 
	#TIM_SMCR_ETPS
 ((
ušt16_t
)0x3000è

	)

4246 
	#TIM_SMCR_ETPS_0
 ((
ušt16_t
)0x1000è

	)

4247 
	#TIM_SMCR_ETPS_1
 ((
ušt16_t
)0x2000è

	)

4249 
	#TIM_SMCR_ECE
 ((
ušt16_t
)0x4000è

	)

4250 
	#TIM_SMCR_ETP
 ((
ušt16_t
)0x8000è

	)

4253 
	#TIM_DIER_UIE
 ((
ušt16_t
)0x0001è

	)

4254 
	#TIM_DIER_CC1IE
 ((
ušt16_t
)0x0002è

	)

4255 
	#TIM_DIER_CC2IE
 ((
ušt16_t
)0x0004è

	)

4256 
	#TIM_DIER_CC3IE
 ((
ušt16_t
)0x0008è

	)

4257 
	#TIM_DIER_CC4IE
 ((
ušt16_t
)0x0010è

	)

4258 
	#TIM_DIER_COMIE
 ((
ušt16_t
)0x0020è

	)

4259 
	#TIM_DIER_TIE
 ((
ušt16_t
)0x0040è

	)

4260 
	#TIM_DIER_BIE
 ((
ušt16_t
)0x0080è

	)

4261 
	#TIM_DIER_UDE
 ((
ušt16_t
)0x0100è

	)

4262 
	#TIM_DIER_CC1DE
 ((
ušt16_t
)0x0200è

	)

4263 
	#TIM_DIER_CC2DE
 ((
ušt16_t
)0x0400è

	)

4264 
	#TIM_DIER_CC3DE
 ((
ušt16_t
)0x0800è

	)

4265 
	#TIM_DIER_CC4DE
 ((
ušt16_t
)0x1000è

	)

4266 
	#TIM_DIER_COMDE
 ((
ušt16_t
)0x2000è

	)

4267 
	#TIM_DIER_TDE
 ((
ušt16_t
)0x4000è

	)

4270 
	#TIM_SR_UIF
 ((
ušt16_t
)0x0001è

	)

4271 
	#TIM_SR_CC1IF
 ((
ušt16_t
)0x0002è

	)

4272 
	#TIM_SR_CC2IF
 ((
ušt16_t
)0x0004è

	)

4273 
	#TIM_SR_CC3IF
 ((
ušt16_t
)0x0008è

	)

4274 
	#TIM_SR_CC4IF
 ((
ušt16_t
)0x0010è

	)

4275 
	#TIM_SR_COMIF
 ((
ušt16_t
)0x0020è

	)

4276 
	#TIM_SR_TIF
 ((
ušt16_t
)0x0040è

	)

4277 
	#TIM_SR_BIF
 ((
ušt16_t
)0x0080è

	)

4278 
	#TIM_SR_CC1OF
 ((
ušt16_t
)0x0200è

	)

4279 
	#TIM_SR_CC2OF
 ((
ušt16_t
)0x0400è

	)

4280 
	#TIM_SR_CC3OF
 ((
ušt16_t
)0x0800è

	)

4281 
	#TIM_SR_CC4OF
 ((
ušt16_t
)0x1000è

	)

4284 
	#TIM_EGR_UG
 ((
ušt8_t
)0x01è

	)

4285 
	#TIM_EGR_CC1G
 ((
ušt8_t
)0x02è

	)

4286 
	#TIM_EGR_CC2G
 ((
ušt8_t
)0x04è

	)

4287 
	#TIM_EGR_CC3G
 ((
ušt8_t
)0x08è

	)

4288 
	#TIM_EGR_CC4G
 ((
ušt8_t
)0x10è

	)

4289 
	#TIM_EGR_COMG
 ((
ušt8_t
)0x20è

	)

4290 
	#TIM_EGR_TG
 ((
ušt8_t
)0x40è

	)

4291 
	#TIM_EGR_BG
 ((
ušt8_t
)0x80è

	)

4294 
	#TIM_CCMR1_CC1S
 ((
ušt16_t
)0x0003è

	)

4295 
	#TIM_CCMR1_CC1S_0
 ((
ušt16_t
)0x0001è

	)

4296 
	#TIM_CCMR1_CC1S_1
 ((
ušt16_t
)0x0002è

	)

4298 
	#TIM_CCMR1_OC1FE
 ((
ušt16_t
)0x0004è

	)

4299 
	#TIM_CCMR1_OC1PE
 ((
ušt16_t
)0x0008è

	)

4301 
	#TIM_CCMR1_OC1M
 ((
ušt16_t
)0x0070è

	)

4302 
	#TIM_CCMR1_OC1M_0
 ((
ušt16_t
)0x0010è

	)

4303 
	#TIM_CCMR1_OC1M_1
 ((
ušt16_t
)0x0020è

	)

4304 
	#TIM_CCMR1_OC1M_2
 ((
ušt16_t
)0x0040è

	)

4306 
	#TIM_CCMR1_OC1CE
 ((
ušt16_t
)0x0080è

	)

4308 
	#TIM_CCMR1_CC2S
 ((
ušt16_t
)0x0300è

	)

4309 
	#TIM_CCMR1_CC2S_0
 ((
ušt16_t
)0x0100è

	)

4310 
	#TIM_CCMR1_CC2S_1
 ((
ušt16_t
)0x0200è

	)

4312 
	#TIM_CCMR1_OC2FE
 ((
ušt16_t
)0x0400è

	)

4313 
	#TIM_CCMR1_OC2PE
 ((
ušt16_t
)0x0800è

	)

4315 
	#TIM_CCMR1_OC2M
 ((
ušt16_t
)0x7000è

	)

4316 
	#TIM_CCMR1_OC2M_0
 ((
ušt16_t
)0x1000è

	)

4317 
	#TIM_CCMR1_OC2M_1
 ((
ušt16_t
)0x2000è

	)

4318 
	#TIM_CCMR1_OC2M_2
 ((
ušt16_t
)0x4000è

	)

4320 
	#TIM_CCMR1_OC2CE
 ((
ušt16_t
)0x8000è

	)

4324 
	#TIM_CCMR1_IC1PSC
 ((
ušt16_t
)0x000Cè

	)

4325 
	#TIM_CCMR1_IC1PSC_0
 ((
ušt16_t
)0x0004è

	)

4326 
	#TIM_CCMR1_IC1PSC_1
 ((
ušt16_t
)0x0008è

	)

4328 
	#TIM_CCMR1_IC1F
 ((
ušt16_t
)0x00F0è

	)

4329 
	#TIM_CCMR1_IC1F_0
 ((
ušt16_t
)0x0010è

	)

4330 
	#TIM_CCMR1_IC1F_1
 ((
ušt16_t
)0x0020è

	)

4331 
	#TIM_CCMR1_IC1F_2
 ((
ušt16_t
)0x0040è

	)

4332 
	#TIM_CCMR1_IC1F_3
 ((
ušt16_t
)0x0080è

	)

4334 
	#TIM_CCMR1_IC2PSC
 ((
ušt16_t
)0x0C00è

	)

4335 
	#TIM_CCMR1_IC2PSC_0
 ((
ušt16_t
)0x0400è

	)

4336 
	#TIM_CCMR1_IC2PSC_1
 ((
ušt16_t
)0x0800è

	)

4338 
	#TIM_CCMR1_IC2F
 ((
ušt16_t
)0xF000è

	)

4339 
	#TIM_CCMR1_IC2F_0
 ((
ušt16_t
)0x1000è

	)

4340 
	#TIM_CCMR1_IC2F_1
 ((
ušt16_t
)0x2000è

	)

4341 
	#TIM_CCMR1_IC2F_2
 ((
ušt16_t
)0x4000è

	)

4342 
	#TIM_CCMR1_IC2F_3
 ((
ušt16_t
)0x8000è

	)

4345 
	#TIM_CCMR2_CC3S
 ((
ušt16_t
)0x0003è

	)

4346 
	#TIM_CCMR2_CC3S_0
 ((
ušt16_t
)0x0001è

	)

4347 
	#TIM_CCMR2_CC3S_1
 ((
ušt16_t
)0x0002è

	)

4349 
	#TIM_CCMR2_OC3FE
 ((
ušt16_t
)0x0004è

	)

4350 
	#TIM_CCMR2_OC3PE
 ((
ušt16_t
)0x0008è

	)

4352 
	#TIM_CCMR2_OC3M
 ((
ušt16_t
)0x0070è

	)

4353 
	#TIM_CCMR2_OC3M_0
 ((
ušt16_t
)0x0010è

	)

4354 
	#TIM_CCMR2_OC3M_1
 ((
ušt16_t
)0x0020è

	)

4355 
	#TIM_CCMR2_OC3M_2
 ((
ušt16_t
)0x0040è

	)

4357 
	#TIM_CCMR2_OC3CE
 ((
ušt16_t
)0x0080è

	)

4359 
	#TIM_CCMR2_CC4S
 ((
ušt16_t
)0x0300è

	)

4360 
	#TIM_CCMR2_CC4S_0
 ((
ušt16_t
)0x0100è

	)

4361 
	#TIM_CCMR2_CC4S_1
 ((
ušt16_t
)0x0200è

	)

4363 
	#TIM_CCMR2_OC4FE
 ((
ušt16_t
)0x0400è

	)

4364 
	#TIM_CCMR2_OC4PE
 ((
ušt16_t
)0x0800è

	)

4366 
	#TIM_CCMR2_OC4M
 ((
ušt16_t
)0x7000è

	)

4367 
	#TIM_CCMR2_OC4M_0
 ((
ušt16_t
)0x1000è

	)

4368 
	#TIM_CCMR2_OC4M_1
 ((
ušt16_t
)0x2000è

	)

4369 
	#TIM_CCMR2_OC4M_2
 ((
ušt16_t
)0x4000è

	)

4371 
	#TIM_CCMR2_OC4CE
 ((
ušt16_t
)0x8000è

	)

4375 
	#TIM_CCMR2_IC3PSC
 ((
ušt16_t
)0x000Cè

	)

4376 
	#TIM_CCMR2_IC3PSC_0
 ((
ušt16_t
)0x0004è

	)

4377 
	#TIM_CCMR2_IC3PSC_1
 ((
ušt16_t
)0x0008è

	)

4379 
	#TIM_CCMR2_IC3F
 ((
ušt16_t
)0x00F0è

	)

4380 
	#TIM_CCMR2_IC3F_0
 ((
ušt16_t
)0x0010è

	)

4381 
	#TIM_CCMR2_IC3F_1
 ((
ušt16_t
)0x0020è

	)

4382 
	#TIM_CCMR2_IC3F_2
 ((
ušt16_t
)0x0040è

	)

4383 
	#TIM_CCMR2_IC3F_3
 ((
ušt16_t
)0x0080è

	)

4385 
	#TIM_CCMR2_IC4PSC
 ((
ušt16_t
)0x0C00è

	)

4386 
	#TIM_CCMR2_IC4PSC_0
 ((
ušt16_t
)0x0400è

	)

4387 
	#TIM_CCMR2_IC4PSC_1
 ((
ušt16_t
)0x0800è

	)

4389 
	#TIM_CCMR2_IC4F
 ((
ušt16_t
)0xF000è

	)

4390 
	#TIM_CCMR2_IC4F_0
 ((
ušt16_t
)0x1000è

	)

4391 
	#TIM_CCMR2_IC4F_1
 ((
ušt16_t
)0x2000è

	)

4392 
	#TIM_CCMR2_IC4F_2
 ((
ušt16_t
)0x4000è

	)

4393 
	#TIM_CCMR2_IC4F_3
 ((
ušt16_t
)0x8000è

	)

4396 
	#TIM_CCER_CC1E
 ((
ušt16_t
)0x0001è

	)

4397 
	#TIM_CCER_CC1P
 ((
ušt16_t
)0x0002è

	)

4398 
	#TIM_CCER_CC1NE
 ((
ušt16_t
)0x0004è

	)

4399 
	#TIM_CCER_CC1NP
 ((
ušt16_t
)0x0008è

	)

4400 
	#TIM_CCER_CC2E
 ((
ušt16_t
)0x0010è

	)

4401 
	#TIM_CCER_CC2P
 ((
ušt16_t
)0x0020è

	)

4402 
	#TIM_CCER_CC2NE
 ((
ušt16_t
)0x0040è

	)

4403 
	#TIM_CCER_CC2NP
 ((
ušt16_t
)0x0080è

	)

4404 
	#TIM_CCER_CC3E
 ((
ušt16_t
)0x0100è

	)

4405 
	#TIM_CCER_CC3P
 ((
ušt16_t
)0x0200è

	)

4406 
	#TIM_CCER_CC3NE
 ((
ušt16_t
)0x0400è

	)

4407 
	#TIM_CCER_CC3NP
 ((
ušt16_t
)0x0800è

	)

4408 
	#TIM_CCER_CC4E
 ((
ušt16_t
)0x1000è

	)

4409 
	#TIM_CCER_CC4P
 ((
ušt16_t
)0x2000è

	)

4410 
	#TIM_CCER_CC4NP
 ((
ušt16_t
)0x8000è

	)

4413 
	#TIM_CNT_CNT
 ((
ušt16_t
)0xFFFFè

	)

4416 
	#TIM_PSC_PSC
 ((
ušt16_t
)0xFFFFè

	)

4419 
	#TIM_ARR_ARR
 ((
ušt16_t
)0xFFFFè

	)

4422 
	#TIM_RCR_REP
 ((
ušt8_t
)0xFFè

	)

4425 
	#TIM_CCR1_CCR1
 ((
ušt16_t
)0xFFFFè

	)

4428 
	#TIM_CCR2_CCR2
 ((
ušt16_t
)0xFFFFè

	)

4431 
	#TIM_CCR3_CCR3
 ((
ušt16_t
)0xFFFFè

	)

4434 
	#TIM_CCR4_CCR4
 ((
ušt16_t
)0xFFFFè

	)

4437 
	#TIM_BDTR_DTG
 ((
ušt16_t
)0x00FFè

	)

4438 
	#TIM_BDTR_DTG_0
 ((
ušt16_t
)0x0001è

	)

4439 
	#TIM_BDTR_DTG_1
 ((
ušt16_t
)0x0002è

	)

4440 
	#TIM_BDTR_DTG_2
 ((
ušt16_t
)0x0004è

	)

4441 
	#TIM_BDTR_DTG_3
 ((
ušt16_t
)0x0008è

	)

4442 
	#TIM_BDTR_DTG_4
 ((
ušt16_t
)0x0010è

	)

4443 
	#TIM_BDTR_DTG_5
 ((
ušt16_t
)0x0020è

	)

4444 
	#TIM_BDTR_DTG_6
 ((
ušt16_t
)0x0040è

	)

4445 
	#TIM_BDTR_DTG_7
 ((
ušt16_t
)0x0080è

	)

4447 
	#TIM_BDTR_LOCK
 ((
ušt16_t
)0x0300è

	)

4448 
	#TIM_BDTR_LOCK_0
 ((
ušt16_t
)0x0100è

	)

4449 
	#TIM_BDTR_LOCK_1
 ((
ušt16_t
)0x0200è

	)

4451 
	#TIM_BDTR_OSSI
 ((
ušt16_t
)0x0400è

	)

4452 
	#TIM_BDTR_OSSR
 ((
ušt16_t
)0x0800è

	)

4453 
	#TIM_BDTR_BKE
 ((
ušt16_t
)0x1000è

	)

4454 
	#TIM_BDTR_BKP
 ((
ušt16_t
)0x2000è

	)

4455 
	#TIM_BDTR_AOE
 ((
ušt16_t
)0x4000è

	)

4456 
	#TIM_BDTR_MOE
 ((
ušt16_t
)0x8000è

	)

4459 
	#TIM_DCR_DBA
 ((
ušt16_t
)0x001Fè

	)

4460 
	#TIM_DCR_DBA_0
 ((
ušt16_t
)0x0001è

	)

4461 
	#TIM_DCR_DBA_1
 ((
ušt16_t
)0x0002è

	)

4462 
	#TIM_DCR_DBA_2
 ((
ušt16_t
)0x0004è

	)

4463 
	#TIM_DCR_DBA_3
 ((
ušt16_t
)0x0008è

	)

4464 
	#TIM_DCR_DBA_4
 ((
ušt16_t
)0x0010è

	)

4466 
	#TIM_DCR_DBL
 ((
ušt16_t
)0x1F00è

	)

4467 
	#TIM_DCR_DBL_0
 ((
ušt16_t
)0x0100è

	)

4468 
	#TIM_DCR_DBL_1
 ((
ušt16_t
)0x0200è

	)

4469 
	#TIM_DCR_DBL_2
 ((
ušt16_t
)0x0400è

	)

4470 
	#TIM_DCR_DBL_3
 ((
ušt16_t
)0x0800è

	)

4471 
	#TIM_DCR_DBL_4
 ((
ušt16_t
)0x1000è

	)

4474 
	#TIM_DMAR_DMAB
 ((
ušt16_t
)0xFFFFè

	)

4483 
	#RTC_CRH_SECIE
 ((
ušt8_t
)0x01è

	)

4484 
	#RTC_CRH_ALRIE
 ((
ušt8_t
)0x02è

	)

4485 
	#RTC_CRH_OWIE
 ((
ušt8_t
)0x04è

	)

4488 
	#RTC_CRL_SECF
 ((
ušt8_t
)0x01è

	)

4489 
	#RTC_CRL_ALRF
 ((
ušt8_t
)0x02è

	)

4490 
	#RTC_CRL_OWF
 ((
ušt8_t
)0x04è

	)

4491 
	#RTC_CRL_RSF
 ((
ušt8_t
)0x08è

	)

4492 
	#RTC_CRL_CNF
 ((
ušt8_t
)0x10è

	)

4493 
	#RTC_CRL_RTOFF
 ((
ušt8_t
)0x20è

	)

4496 
	#RTC_PRLH_PRL
 ((
ušt16_t
)0x000Fè

	)

4499 
	#RTC_PRLL_PRL
 ((
ušt16_t
)0xFFFFè

	)

4502 
	#RTC_DIVH_RTC_DIV
 ((
ušt16_t
)0x000Fè

	)

4505 
	#RTC_DIVL_RTC_DIV
 ((
ušt16_t
)0xFFFFè

	)

4508 
	#RTC_CNTH_RTC_CNT
 ((
ušt16_t
)0xFFFFè

	)

4511 
	#RTC_CNTL_RTC_CNT
 ((
ušt16_t
)0xFFFFè

	)

4514 
	#RTC_ALRH_RTC_ALR
 ((
ušt16_t
)0xFFFFè

	)

4517 
	#RTC_ALRL_RTC_ALR
 ((
ušt16_t
)0xFFFFè

	)

4526 
	#IWDG_KR_KEY
 ((
ušt16_t
)0xFFFFè

	)

4529 
	#IWDG_PR_PR
 ((
ušt8_t
)0x07è

	)

4530 
	#IWDG_PR_PR_0
 ((
ušt8_t
)0x01è

	)

4531 
	#IWDG_PR_PR_1
 ((
ušt8_t
)0x02è

	)

4532 
	#IWDG_PR_PR_2
 ((
ušt8_t
)0x04è

	)

4535 
	#IWDG_RLR_RL
 ((
ušt16_t
)0x0FFFè

	)

4538 
	#IWDG_SR_PVU
 ((
ušt8_t
)0x01è

	)

4539 
	#IWDG_SR_RVU
 ((
ušt8_t
)0x02è

	)

4548 
	#WWDG_CR_T
 ((
ušt8_t
)0x7Fè

	)

4549 
	#WWDG_CR_T0
 ((
ušt8_t
)0x01è

	)

4550 
	#WWDG_CR_T1
 ((
ušt8_t
)0x02è

	)

4551 
	#WWDG_CR_T2
 ((
ušt8_t
)0x04è

	)

4552 
	#WWDG_CR_T3
 ((
ušt8_t
)0x08è

	)

4553 
	#WWDG_CR_T4
 ((
ušt8_t
)0x10è

	)

4554 
	#WWDG_CR_T5
 ((
ušt8_t
)0x20è

	)

4555 
	#WWDG_CR_T6
 ((
ušt8_t
)0x40è

	)

4557 
	#WWDG_CR_WDGA
 ((
ušt8_t
)0x80è

	)

4560 
	#WWDG_CFR_W
 ((
ušt16_t
)0x007Fè

	)

4561 
	#WWDG_CFR_W0
 ((
ušt16_t
)0x0001è

	)

4562 
	#WWDG_CFR_W1
 ((
ušt16_t
)0x0002è

	)

4563 
	#WWDG_CFR_W2
 ((
ušt16_t
)0x0004è

	)

4564 
	#WWDG_CFR_W3
 ((
ušt16_t
)0x0008è

	)

4565 
	#WWDG_CFR_W4
 ((
ušt16_t
)0x0010è

	)

4566 
	#WWDG_CFR_W5
 ((
ušt16_t
)0x0020è

	)

4567 
	#WWDG_CFR_W6
 ((
ušt16_t
)0x0040è

	)

4569 
	#WWDG_CFR_WDGTB
 ((
ušt16_t
)0x0180è

	)

4570 
	#WWDG_CFR_WDGTB0
 ((
ušt16_t
)0x0080è

	)

4571 
	#WWDG_CFR_WDGTB1
 ((
ušt16_t
)0x0100è

	)

4573 
	#WWDG_CFR_EWI
 ((
ušt16_t
)0x0200è

	)

4576 
	#WWDG_SR_EWIF
 ((
ušt8_t
)0x01è

	)

4585 
	#FSMC_BCR1_MBKEN
 ((
ušt32_t
)0x00000001è

	)

4586 
	#FSMC_BCR1_MUXEN
 ((
ušt32_t
)0x00000002è

	)

4588 
	#FSMC_BCR1_MTYP
 ((
ušt32_t
)0x0000000Cè

	)

4589 
	#FSMC_BCR1_MTYP_0
 ((
ušt32_t
)0x00000004è

	)

4590 
	#FSMC_BCR1_MTYP_1
 ((
ušt32_t
)0x00000008è

	)

4592 
	#FSMC_BCR1_MWID
 ((
ušt32_t
)0x00000030è

	)

4593 
	#FSMC_BCR1_MWID_0
 ((
ušt32_t
)0x00000010è

	)

4594 
	#FSMC_BCR1_MWID_1
 ((
ušt32_t
)0x00000020è

	)

4596 
	#FSMC_BCR1_FACCEN
 ((
ušt32_t
)0x00000040è

	)

4597 
	#FSMC_BCR1_BURSTEN
 ((
ušt32_t
)0x00000100è

	)

4598 
	#FSMC_BCR1_WAITPOL
 ((
ušt32_t
)0x00000200è

	)

4599 
	#FSMC_BCR1_WRAPMOD
 ((
ušt32_t
)0x00000400è

	)

4600 
	#FSMC_BCR1_WAITCFG
 ((
ušt32_t
)0x00000800è

	)

4601 
	#FSMC_BCR1_WREN
 ((
ušt32_t
)0x00001000è

	)

4602 
	#FSMC_BCR1_WAITEN
 ((
ušt32_t
)0x00002000è

	)

4603 
	#FSMC_BCR1_EXTMOD
 ((
ušt32_t
)0x00004000è

	)

4604 
	#FSMC_BCR1_ASYNCWAIT
 ((
ušt32_t
)0x00008000è

	)

4605 
	#FSMC_BCR1_CBURSTRW
 ((
ušt32_t
)0x00080000è

	)

4608 
	#FSMC_BCR2_MBKEN
 ((
ušt32_t
)0x00000001è

	)

4609 
	#FSMC_BCR2_MUXEN
 ((
ušt32_t
)0x00000002è

	)

4611 
	#FSMC_BCR2_MTYP
 ((
ušt32_t
)0x0000000Cè

	)

4612 
	#FSMC_BCR2_MTYP_0
 ((
ušt32_t
)0x00000004è

	)

4613 
	#FSMC_BCR2_MTYP_1
 ((
ušt32_t
)0x00000008è

	)

4615 
	#FSMC_BCR2_MWID
 ((
ušt32_t
)0x00000030è

	)

4616 
	#FSMC_BCR2_MWID_0
 ((
ušt32_t
)0x00000010è

	)

4617 
	#FSMC_BCR2_MWID_1
 ((
ušt32_t
)0x00000020è

	)

4619 
	#FSMC_BCR2_FACCEN
 ((
ušt32_t
)0x00000040è

	)

4620 
	#FSMC_BCR2_BURSTEN
 ((
ušt32_t
)0x00000100è

	)

4621 
	#FSMC_BCR2_WAITPOL
 ((
ušt32_t
)0x00000200è

	)

4622 
	#FSMC_BCR2_WRAPMOD
 ((
ušt32_t
)0x00000400è

	)

4623 
	#FSMC_BCR2_WAITCFG
 ((
ušt32_t
)0x00000800è

	)

4624 
	#FSMC_BCR2_WREN
 ((
ušt32_t
)0x00001000è

	)

4625 
	#FSMC_BCR2_WAITEN
 ((
ušt32_t
)0x00002000è

	)

4626 
	#FSMC_BCR2_EXTMOD
 ((
ušt32_t
)0x00004000è

	)

4627 
	#FSMC_BCR2_ASYNCWAIT
 ((
ušt32_t
)0x00008000è

	)

4628 
	#FSMC_BCR2_CBURSTRW
 ((
ušt32_t
)0x00080000è

	)

4631 
	#FSMC_BCR3_MBKEN
 ((
ušt32_t
)0x00000001è

	)

4632 
	#FSMC_BCR3_MUXEN
 ((
ušt32_t
)0x00000002è

	)

4634 
	#FSMC_BCR3_MTYP
 ((
ušt32_t
)0x0000000Cè

	)

4635 
	#FSMC_BCR3_MTYP_0
 ((
ušt32_t
)0x00000004è

	)

4636 
	#FSMC_BCR3_MTYP_1
 ((
ušt32_t
)0x00000008è

	)

4638 
	#FSMC_BCR3_MWID
 ((
ušt32_t
)0x00000030è

	)

4639 
	#FSMC_BCR3_MWID_0
 ((
ušt32_t
)0x00000010è

	)

4640 
	#FSMC_BCR3_MWID_1
 ((
ušt32_t
)0x00000020è

	)

4642 
	#FSMC_BCR3_FACCEN
 ((
ušt32_t
)0x00000040è

	)

4643 
	#FSMC_BCR3_BURSTEN
 ((
ušt32_t
)0x00000100è

	)

4644 
	#FSMC_BCR3_WAITPOL
 ((
ušt32_t
)0x00000200è

	)

4645 
	#FSMC_BCR3_WRAPMOD
 ((
ušt32_t
)0x00000400è

	)

4646 
	#FSMC_BCR3_WAITCFG
 ((
ušt32_t
)0x00000800è

	)

4647 
	#FSMC_BCR3_WREN
 ((
ušt32_t
)0x00001000è

	)

4648 
	#FSMC_BCR3_WAITEN
 ((
ušt32_t
)0x00002000è

	)

4649 
	#FSMC_BCR3_EXTMOD
 ((
ušt32_t
)0x00004000è

	)

4650 
	#FSMC_BCR3_ASYNCWAIT
 ((
ušt32_t
)0x00008000è

	)

4651 
	#FSMC_BCR3_CBURSTRW
 ((
ušt32_t
)0x00080000è

	)

4654 
	#FSMC_BCR4_MBKEN
 ((
ušt32_t
)0x00000001è

	)

4655 
	#FSMC_BCR4_MUXEN
 ((
ušt32_t
)0x00000002è

	)

4657 
	#FSMC_BCR4_MTYP
 ((
ušt32_t
)0x0000000Cè

	)

4658 
	#FSMC_BCR4_MTYP_0
 ((
ušt32_t
)0x00000004è

	)

4659 
	#FSMC_BCR4_MTYP_1
 ((
ušt32_t
)0x00000008è

	)

4661 
	#FSMC_BCR4_MWID
 ((
ušt32_t
)0x00000030è

	)

4662 
	#FSMC_BCR4_MWID_0
 ((
ušt32_t
)0x00000010è

	)

4663 
	#FSMC_BCR4_MWID_1
 ((
ušt32_t
)0x00000020è

	)

4665 
	#FSMC_BCR4_FACCEN
 ((
ušt32_t
)0x00000040è

	)

4666 
	#FSMC_BCR4_BURSTEN
 ((
ušt32_t
)0x00000100è

	)

4667 
	#FSMC_BCR4_WAITPOL
 ((
ušt32_t
)0x00000200è

	)

4668 
	#FSMC_BCR4_WRAPMOD
 ((
ušt32_t
)0x00000400è

	)

4669 
	#FSMC_BCR4_WAITCFG
 ((
ušt32_t
)0x00000800è

	)

4670 
	#FSMC_BCR4_WREN
 ((
ušt32_t
)0x00001000è

	)

4671 
	#FSMC_BCR4_WAITEN
 ((
ušt32_t
)0x00002000è

	)

4672 
	#FSMC_BCR4_EXTMOD
 ((
ušt32_t
)0x00004000è

	)

4673 
	#FSMC_BCR4_ASYNCWAIT
 ((
ušt32_t
)0x00008000è

	)

4674 
	#FSMC_BCR4_CBURSTRW
 ((
ušt32_t
)0x00080000è

	)

4677 
	#FSMC_BTR1_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

4678 
	#FSMC_BTR1_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

4679 
	#FSMC_BTR1_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

4680 
	#FSMC_BTR1_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

4681 
	#FSMC_BTR1_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

4683 
	#FSMC_BTR1_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

4684 
	#FSMC_BTR1_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

4685 
	#FSMC_BTR1_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

4686 
	#FSMC_BTR1_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

4687 
	#FSMC_BTR1_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

4689 
	#FSMC_BTR1_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

4690 
	#FSMC_BTR1_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

4691 
	#FSMC_BTR1_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

4692 
	#FSMC_BTR1_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

4693 
	#FSMC_BTR1_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

4695 
	#FSMC_BTR1_BUSTURN
 ((
ušt32_t
)0x000F0000è

	)

4696 
	#FSMC_BTR1_BUSTURN_0
 ((
ušt32_t
)0x00010000è

	)

4697 
	#FSMC_BTR1_BUSTURN_1
 ((
ušt32_t
)0x00020000è

	)

4698 
	#FSMC_BTR1_BUSTURN_2
 ((
ušt32_t
)0x00040000è

	)

4699 
	#FSMC_BTR1_BUSTURN_3
 ((
ušt32_t
)0x00080000è

	)

4701 
	#FSMC_BTR1_CLKDIV
 ((
ušt32_t
)0x00F00000è

	)

4702 
	#FSMC_BTR1_CLKDIV_0
 ((
ušt32_t
)0x00100000è

	)

4703 
	#FSMC_BTR1_CLKDIV_1
 ((
ušt32_t
)0x00200000è

	)

4704 
	#FSMC_BTR1_CLKDIV_2
 ((
ušt32_t
)0x00400000è

	)

4705 
	#FSMC_BTR1_CLKDIV_3
 ((
ušt32_t
)0x00800000è

	)

4707 
	#FSMC_BTR1_DATLAT
 ((
ušt32_t
)0x0F000000è

	)

4708 
	#FSMC_BTR1_DATLAT_0
 ((
ušt32_t
)0x01000000è

	)

4709 
	#FSMC_BTR1_DATLAT_1
 ((
ušt32_t
)0x02000000è

	)

4710 
	#FSMC_BTR1_DATLAT_2
 ((
ušt32_t
)0x04000000è

	)

4711 
	#FSMC_BTR1_DATLAT_3
 ((
ušt32_t
)0x08000000è

	)

4713 
	#FSMC_BTR1_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

4714 
	#FSMC_BTR1_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

4715 
	#FSMC_BTR1_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

4718 
	#FSMC_BTR2_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

4719 
	#FSMC_BTR2_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

4720 
	#FSMC_BTR2_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

4721 
	#FSMC_BTR2_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

4722 
	#FSMC_BTR2_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

4724 
	#FSMC_BTR2_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

4725 
	#FSMC_BTR2_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

4726 
	#FSMC_BTR2_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

4727 
	#FSMC_BTR2_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

4728 
	#FSMC_BTR2_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

4730 
	#FSMC_BTR2_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

4731 
	#FSMC_BTR2_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

4732 
	#FSMC_BTR2_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

4733 
	#FSMC_BTR2_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

4734 
	#FSMC_BTR2_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

4736 
	#FSMC_BTR2_BUSTURN
 ((
ušt32_t
)0x000F0000è

	)

4737 
	#FSMC_BTR2_BUSTURN_0
 ((
ušt32_t
)0x00010000è

	)

4738 
	#FSMC_BTR2_BUSTURN_1
 ((
ušt32_t
)0x00020000è

	)

4739 
	#FSMC_BTR2_BUSTURN_2
 ((
ušt32_t
)0x00040000è

	)

4740 
	#FSMC_BTR2_BUSTURN_3
 ((
ušt32_t
)0x00080000è

	)

4742 
	#FSMC_BTR2_CLKDIV
 ((
ušt32_t
)0x00F00000è

	)

4743 
	#FSMC_BTR2_CLKDIV_0
 ((
ušt32_t
)0x00100000è

	)

4744 
	#FSMC_BTR2_CLKDIV_1
 ((
ušt32_t
)0x00200000è

	)

4745 
	#FSMC_BTR2_CLKDIV_2
 ((
ušt32_t
)0x00400000è

	)

4746 
	#FSMC_BTR2_CLKDIV_3
 ((
ušt32_t
)0x00800000è

	)

4748 
	#FSMC_BTR2_DATLAT
 ((
ušt32_t
)0x0F000000è

	)

4749 
	#FSMC_BTR2_DATLAT_0
 ((
ušt32_t
)0x01000000è

	)

4750 
	#FSMC_BTR2_DATLAT_1
 ((
ušt32_t
)0x02000000è

	)

4751 
	#FSMC_BTR2_DATLAT_2
 ((
ušt32_t
)0x04000000è

	)

4752 
	#FSMC_BTR2_DATLAT_3
 ((
ušt32_t
)0x08000000è

	)

4754 
	#FSMC_BTR2_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

4755 
	#FSMC_BTR2_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

4756 
	#FSMC_BTR2_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

4759 
	#FSMC_BTR3_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

4760 
	#FSMC_BTR3_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

4761 
	#FSMC_BTR3_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

4762 
	#FSMC_BTR3_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

4763 
	#FSMC_BTR3_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

4765 
	#FSMC_BTR3_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

4766 
	#FSMC_BTR3_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

4767 
	#FSMC_BTR3_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

4768 
	#FSMC_BTR3_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

4769 
	#FSMC_BTR3_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

4771 
	#FSMC_BTR3_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

4772 
	#FSMC_BTR3_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

4773 
	#FSMC_BTR3_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

4774 
	#FSMC_BTR3_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

4775 
	#FSMC_BTR3_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

4777 
	#FSMC_BTR3_BUSTURN
 ((
ušt32_t
)0x000F0000è

	)

4778 
	#FSMC_BTR3_BUSTURN_0
 ((
ušt32_t
)0x00010000è

	)

4779 
	#FSMC_BTR3_BUSTURN_1
 ((
ušt32_t
)0x00020000è

	)

4780 
	#FSMC_BTR3_BUSTURN_2
 ((
ušt32_t
)0x00040000è

	)

4781 
	#FSMC_BTR3_BUSTURN_3
 ((
ušt32_t
)0x00080000è

	)

4783 
	#FSMC_BTR3_CLKDIV
 ((
ušt32_t
)0x00F00000è

	)

4784 
	#FSMC_BTR3_CLKDIV_0
 ((
ušt32_t
)0x00100000è

	)

4785 
	#FSMC_BTR3_CLKDIV_1
 ((
ušt32_t
)0x00200000è

	)

4786 
	#FSMC_BTR3_CLKDIV_2
 ((
ušt32_t
)0x00400000è

	)

4787 
	#FSMC_BTR3_CLKDIV_3
 ((
ušt32_t
)0x00800000è

	)

4789 
	#FSMC_BTR3_DATLAT
 ((
ušt32_t
)0x0F000000è

	)

4790 
	#FSMC_BTR3_DATLAT_0
 ((
ušt32_t
)0x01000000è

	)

4791 
	#FSMC_BTR3_DATLAT_1
 ((
ušt32_t
)0x02000000è

	)

4792 
	#FSMC_BTR3_DATLAT_2
 ((
ušt32_t
)0x04000000è

	)

4793 
	#FSMC_BTR3_DATLAT_3
 ((
ušt32_t
)0x08000000è

	)

4795 
	#FSMC_BTR3_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

4796 
	#FSMC_BTR3_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

4797 
	#FSMC_BTR3_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

4800 
	#FSMC_BTR4_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

4801 
	#FSMC_BTR4_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

4802 
	#FSMC_BTR4_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

4803 
	#FSMC_BTR4_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

4804 
	#FSMC_BTR4_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

4806 
	#FSMC_BTR4_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

4807 
	#FSMC_BTR4_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

4808 
	#FSMC_BTR4_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

4809 
	#FSMC_BTR4_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

4810 
	#FSMC_BTR4_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

4812 
	#FSMC_BTR4_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

4813 
	#FSMC_BTR4_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

4814 
	#FSMC_BTR4_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

4815 
	#FSMC_BTR4_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

4816 
	#FSMC_BTR4_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

4818 
	#FSMC_BTR4_BUSTURN
 ((
ušt32_t
)0x000F0000è

	)

4819 
	#FSMC_BTR4_BUSTURN_0
 ((
ušt32_t
)0x00010000è

	)

4820 
	#FSMC_BTR4_BUSTURN_1
 ((
ušt32_t
)0x00020000è

	)

4821 
	#FSMC_BTR4_BUSTURN_2
 ((
ušt32_t
)0x00040000è

	)

4822 
	#FSMC_BTR4_BUSTURN_3
 ((
ušt32_t
)0x00080000è

	)

4824 
	#FSMC_BTR4_CLKDIV
 ((
ušt32_t
)0x00F00000è

	)

4825 
	#FSMC_BTR4_CLKDIV_0
 ((
ušt32_t
)0x00100000è

	)

4826 
	#FSMC_BTR4_CLKDIV_1
 ((
ušt32_t
)0x00200000è

	)

4827 
	#FSMC_BTR4_CLKDIV_2
 ((
ušt32_t
)0x00400000è

	)

4828 
	#FSMC_BTR4_CLKDIV_3
 ((
ušt32_t
)0x00800000è

	)

4830 
	#FSMC_BTR4_DATLAT
 ((
ušt32_t
)0x0F000000è

	)

4831 
	#FSMC_BTR4_DATLAT_0
 ((
ušt32_t
)0x01000000è

	)

4832 
	#FSMC_BTR4_DATLAT_1
 ((
ušt32_t
)0x02000000è

	)

4833 
	#FSMC_BTR4_DATLAT_2
 ((
ušt32_t
)0x04000000è

	)

4834 
	#FSMC_BTR4_DATLAT_3
 ((
ušt32_t
)0x08000000è

	)

4836 
	#FSMC_BTR4_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

4837 
	#FSMC_BTR4_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

4838 
	#FSMC_BTR4_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

4841 
	#FSMC_BWTR1_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

4842 
	#FSMC_BWTR1_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

4843 
	#FSMC_BWTR1_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

4844 
	#FSMC_BWTR1_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

4845 
	#FSMC_BWTR1_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

4847 
	#FSMC_BWTR1_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

4848 
	#FSMC_BWTR1_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

4849 
	#FSMC_BWTR1_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

4850 
	#FSMC_BWTR1_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

4851 
	#FSMC_BWTR1_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

4853 
	#FSMC_BWTR1_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

4854 
	#FSMC_BWTR1_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

4855 
	#FSMC_BWTR1_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

4856 
	#FSMC_BWTR1_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

4857 
	#FSMC_BWTR1_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

4859 
	#FSMC_BWTR1_CLKDIV
 ((
ušt32_t
)0x00F00000è

	)

4860 
	#FSMC_BWTR1_CLKDIV_0
 ((
ušt32_t
)0x00100000è

	)

4861 
	#FSMC_BWTR1_CLKDIV_1
 ((
ušt32_t
)0x00200000è

	)

4862 
	#FSMC_BWTR1_CLKDIV_2
 ((
ušt32_t
)0x00400000è

	)

4863 
	#FSMC_BWTR1_CLKDIV_3
 ((
ušt32_t
)0x00800000è

	)

4865 
	#FSMC_BWTR1_DATLAT
 ((
ušt32_t
)0x0F000000è

	)

4866 
	#FSMC_BWTR1_DATLAT_0
 ((
ušt32_t
)0x01000000è

	)

4867 
	#FSMC_BWTR1_DATLAT_1
 ((
ušt32_t
)0x02000000è

	)

4868 
	#FSMC_BWTR1_DATLAT_2
 ((
ušt32_t
)0x04000000è

	)

4869 
	#FSMC_BWTR1_DATLAT_3
 ((
ušt32_t
)0x08000000è

	)

4871 
	#FSMC_BWTR1_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

4872 
	#FSMC_BWTR1_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

4873 
	#FSMC_BWTR1_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

4876 
	#FSMC_BWTR2_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

4877 
	#FSMC_BWTR2_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

4878 
	#FSMC_BWTR2_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

4879 
	#FSMC_BWTR2_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

4880 
	#FSMC_BWTR2_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

4882 
	#FSMC_BWTR2_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

4883 
	#FSMC_BWTR2_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

4884 
	#FSMC_BWTR2_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

4885 
	#FSMC_BWTR2_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

4886 
	#FSMC_BWTR2_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

4888 
	#FSMC_BWTR2_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

4889 
	#FSMC_BWTR2_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

4890 
	#FSMC_BWTR2_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

4891 
	#FSMC_BWTR2_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

4892 
	#FSMC_BWTR2_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

4894 
	#FSMC_BWTR2_CLKDIV
 ((
ušt32_t
)0x00F00000è

	)

4895 
	#FSMC_BWTR2_CLKDIV_0
 ((
ušt32_t
)0x00100000è

	)

4896 
	#FSMC_BWTR2_CLKDIV_1
 ((
ušt32_t
)0x00200000è

	)

4897 
	#FSMC_BWTR2_CLKDIV_2
 ((
ušt32_t
)0x00400000è

	)

4898 
	#FSMC_BWTR2_CLKDIV_3
 ((
ušt32_t
)0x00800000è

	)

4900 
	#FSMC_BWTR2_DATLAT
 ((
ušt32_t
)0x0F000000è

	)

4901 
	#FSMC_BWTR2_DATLAT_0
 ((
ušt32_t
)0x01000000è

	)

4902 
	#FSMC_BWTR2_DATLAT_1
 ((
ušt32_t
)0x02000000è

	)

4903 
	#FSMC_BWTR2_DATLAT_2
 ((
ušt32_t
)0x04000000è

	)

4904 
	#FSMC_BWTR2_DATLAT_3
 ((
ušt32_t
)0x08000000è

	)

4906 
	#FSMC_BWTR2_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

4907 
	#FSMC_BWTR2_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

4908 
	#FSMC_BWTR2_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

4911 
	#FSMC_BWTR3_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

4912 
	#FSMC_BWTR3_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

4913 
	#FSMC_BWTR3_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

4914 
	#FSMC_BWTR3_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

4915 
	#FSMC_BWTR3_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

4917 
	#FSMC_BWTR3_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

4918 
	#FSMC_BWTR3_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

4919 
	#FSMC_BWTR3_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

4920 
	#FSMC_BWTR3_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

4921 
	#FSMC_BWTR3_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

4923 
	#FSMC_BWTR3_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

4924 
	#FSMC_BWTR3_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

4925 
	#FSMC_BWTR3_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

4926 
	#FSMC_BWTR3_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

4927 
	#FSMC_BWTR3_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

4929 
	#FSMC_BWTR3_CLKDIV
 ((
ušt32_t
)0x00F00000è

	)

4930 
	#FSMC_BWTR3_CLKDIV_0
 ((
ušt32_t
)0x00100000è

	)

4931 
	#FSMC_BWTR3_CLKDIV_1
 ((
ušt32_t
)0x00200000è

	)

4932 
	#FSMC_BWTR3_CLKDIV_2
 ((
ušt32_t
)0x00400000è

	)

4933 
	#FSMC_BWTR3_CLKDIV_3
 ((
ušt32_t
)0x00800000è

	)

4935 
	#FSMC_BWTR3_DATLAT
 ((
ušt32_t
)0x0F000000è

	)

4936 
	#FSMC_BWTR3_DATLAT_0
 ((
ušt32_t
)0x01000000è

	)

4937 
	#FSMC_BWTR3_DATLAT_1
 ((
ušt32_t
)0x02000000è

	)

4938 
	#FSMC_BWTR3_DATLAT_2
 ((
ušt32_t
)0x04000000è

	)

4939 
	#FSMC_BWTR3_DATLAT_3
 ((
ušt32_t
)0x08000000è

	)

4941 
	#FSMC_BWTR3_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

4942 
	#FSMC_BWTR3_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

4943 
	#FSMC_BWTR3_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

4946 
	#FSMC_BWTR4_ADDSET
 ((
ušt32_t
)0x0000000Fè

	)

4947 
	#FSMC_BWTR4_ADDSET_0
 ((
ušt32_t
)0x00000001è

	)

4948 
	#FSMC_BWTR4_ADDSET_1
 ((
ušt32_t
)0x00000002è

	)

4949 
	#FSMC_BWTR4_ADDSET_2
 ((
ušt32_t
)0x00000004è

	)

4950 
	#FSMC_BWTR4_ADDSET_3
 ((
ušt32_t
)0x00000008è

	)

4952 
	#FSMC_BWTR4_ADDHLD
 ((
ušt32_t
)0x000000F0è

	)

4953 
	#FSMC_BWTR4_ADDHLD_0
 ((
ušt32_t
)0x00000010è

	)

4954 
	#FSMC_BWTR4_ADDHLD_1
 ((
ušt32_t
)0x00000020è

	)

4955 
	#FSMC_BWTR4_ADDHLD_2
 ((
ušt32_t
)0x00000040è

	)

4956 
	#FSMC_BWTR4_ADDHLD_3
 ((
ušt32_t
)0x00000080è

	)

4958 
	#FSMC_BWTR4_DATAST
 ((
ušt32_t
)0x0000FF00è

	)

4959 
	#FSMC_BWTR4_DATAST_0
 ((
ušt32_t
)0x00000100è

	)

4960 
	#FSMC_BWTR4_DATAST_1
 ((
ušt32_t
)0x00000200è

	)

4961 
	#FSMC_BWTR4_DATAST_2
 ((
ušt32_t
)0x00000400è

	)

4962 
	#FSMC_BWTR4_DATAST_3
 ((
ušt32_t
)0x00000800è

	)

4964 
	#FSMC_BWTR4_CLKDIV
 ((
ušt32_t
)0x00F00000è

	)

4965 
	#FSMC_BWTR4_CLKDIV_0
 ((
ušt32_t
)0x00100000è

	)

4966 
	#FSMC_BWTR4_CLKDIV_1
 ((
ušt32_t
)0x00200000è

	)

4967 
	#FSMC_BWTR4_CLKDIV_2
 ((
ušt32_t
)0x00400000è

	)

4968 
	#FSMC_BWTR4_CLKDIV_3
 ((
ušt32_t
)0x00800000è

	)

4970 
	#FSMC_BWTR4_DATLAT
 ((
ušt32_t
)0x0F000000è

	)

4971 
	#FSMC_BWTR4_DATLAT_0
 ((
ušt32_t
)0x01000000è

	)

4972 
	#FSMC_BWTR4_DATLAT_1
 ((
ušt32_t
)0x02000000è

	)

4973 
	#FSMC_BWTR4_DATLAT_2
 ((
ušt32_t
)0x04000000è

	)

4974 
	#FSMC_BWTR4_DATLAT_3
 ((
ušt32_t
)0x08000000è

	)

4976 
	#FSMC_BWTR4_ACCMOD
 ((
ušt32_t
)0x30000000è

	)

4977 
	#FSMC_BWTR4_ACCMOD_0
 ((
ušt32_t
)0x10000000è

	)

4978 
	#FSMC_BWTR4_ACCMOD_1
 ((
ušt32_t
)0x20000000è

	)

4981 
	#FSMC_PCR2_PWAITEN
 ((
ušt32_t
)0x00000002è

	)

4982 
	#FSMC_PCR2_PBKEN
 ((
ušt32_t
)0x00000004è

	)

4983 
	#FSMC_PCR2_PTYP
 ((
ušt32_t
)0x00000008è

	)

4985 
	#FSMC_PCR2_PWID
 ((
ušt32_t
)0x00000030è

	)

4986 
	#FSMC_PCR2_PWID_0
 ((
ušt32_t
)0x00000010è

	)

4987 
	#FSMC_PCR2_PWID_1
 ((
ušt32_t
)0x00000020è

	)

4989 
	#FSMC_PCR2_ECCEN
 ((
ušt32_t
)0x00000040è

	)

4991 
	#FSMC_PCR2_TCLR
 ((
ušt32_t
)0x00001E00è

	)

4992 
	#FSMC_PCR2_TCLR_0
 ((
ušt32_t
)0x00000200è

	)

4993 
	#FSMC_PCR2_TCLR_1
 ((
ušt32_t
)0x00000400è

	)

4994 
	#FSMC_PCR2_TCLR_2
 ((
ušt32_t
)0x00000800è

	)

4995 
	#FSMC_PCR2_TCLR_3
 ((
ušt32_t
)0x00001000è

	)

4997 
	#FSMC_PCR2_TAR
 ((
ušt32_t
)0x0001E000è

	)

4998 
	#FSMC_PCR2_TAR_0
 ((
ušt32_t
)0x00002000è

	)

4999 
	#FSMC_PCR2_TAR_1
 ((
ušt32_t
)0x00004000è

	)

5000 
	#FSMC_PCR2_TAR_2
 ((
ušt32_t
)0x00008000è

	)

5001 
	#FSMC_PCR2_TAR_3
 ((
ušt32_t
)0x00010000è

	)

5003 
	#FSMC_PCR2_ECCPS
 ((
ušt32_t
)0x000E0000è

	)

5004 
	#FSMC_PCR2_ECCPS_0
 ((
ušt32_t
)0x00020000è

	)

5005 
	#FSMC_PCR2_ECCPS_1
 ((
ušt32_t
)0x00040000è

	)

5006 
	#FSMC_PCR2_ECCPS_2
 ((
ušt32_t
)0x00080000è

	)

5009 
	#FSMC_PCR3_PWAITEN
 ((
ušt32_t
)0x00000002è

	)

5010 
	#FSMC_PCR3_PBKEN
 ((
ušt32_t
)0x00000004è

	)

5011 
	#FSMC_PCR3_PTYP
 ((
ušt32_t
)0x00000008è

	)

5013 
	#FSMC_PCR3_PWID
 ((
ušt32_t
)0x00000030è

	)

5014 
	#FSMC_PCR3_PWID_0
 ((
ušt32_t
)0x00000010è

	)

5015 
	#FSMC_PCR3_PWID_1
 ((
ušt32_t
)0x00000020è

	)

5017 
	#FSMC_PCR3_ECCEN
 ((
ušt32_t
)0x00000040è

	)

5019 
	#FSMC_PCR3_TCLR
 ((
ušt32_t
)0x00001E00è

	)

5020 
	#FSMC_PCR3_TCLR_0
 ((
ušt32_t
)0x00000200è

	)

5021 
	#FSMC_PCR3_TCLR_1
 ((
ušt32_t
)0x00000400è

	)

5022 
	#FSMC_PCR3_TCLR_2
 ((
ušt32_t
)0x00000800è

	)

5023 
	#FSMC_PCR3_TCLR_3
 ((
ušt32_t
)0x00001000è

	)

5025 
	#FSMC_PCR3_TAR
 ((
ušt32_t
)0x0001E000è

	)

5026 
	#FSMC_PCR3_TAR_0
 ((
ušt32_t
)0x00002000è

	)

5027 
	#FSMC_PCR3_TAR_1
 ((
ušt32_t
)0x00004000è

	)

5028 
	#FSMC_PCR3_TAR_2
 ((
ušt32_t
)0x00008000è

	)

5029 
	#FSMC_PCR3_TAR_3
 ((
ušt32_t
)0x00010000è

	)

5031 
	#FSMC_PCR3_ECCPS
 ((
ušt32_t
)0x000E0000è

	)

5032 
	#FSMC_PCR3_ECCPS_0
 ((
ušt32_t
)0x00020000è

	)

5033 
	#FSMC_PCR3_ECCPS_1
 ((
ušt32_t
)0x00040000è

	)

5034 
	#FSMC_PCR3_ECCPS_2
 ((
ušt32_t
)0x00080000è

	)

5037 
	#FSMC_PCR4_PWAITEN
 ((
ušt32_t
)0x00000002è

	)

5038 
	#FSMC_PCR4_PBKEN
 ((
ušt32_t
)0x00000004è

	)

5039 
	#FSMC_PCR4_PTYP
 ((
ušt32_t
)0x00000008è

	)

5041 
	#FSMC_PCR4_PWID
 ((
ušt32_t
)0x00000030è

	)

5042 
	#FSMC_PCR4_PWID_0
 ((
ušt32_t
)0x00000010è

	)

5043 
	#FSMC_PCR4_PWID_1
 ((
ušt32_t
)0x00000020è

	)

5045 
	#FSMC_PCR4_ECCEN
 ((
ušt32_t
)0x00000040è

	)

5047 
	#FSMC_PCR4_TCLR
 ((
ušt32_t
)0x00001E00è

	)

5048 
	#FSMC_PCR4_TCLR_0
 ((
ušt32_t
)0x00000200è

	)

5049 
	#FSMC_PCR4_TCLR_1
 ((
ušt32_t
)0x00000400è

	)

5050 
	#FSMC_PCR4_TCLR_2
 ((
ušt32_t
)0x00000800è

	)

5051 
	#FSMC_PCR4_TCLR_3
 ((
ušt32_t
)0x00001000è

	)

5053 
	#FSMC_PCR4_TAR
 ((
ušt32_t
)0x0001E000è

	)

5054 
	#FSMC_PCR4_TAR_0
 ((
ušt32_t
)0x00002000è

	)

5055 
	#FSMC_PCR4_TAR_1
 ((
ušt32_t
)0x00004000è

	)

5056 
	#FSMC_PCR4_TAR_2
 ((
ušt32_t
)0x00008000è

	)

5057 
	#FSMC_PCR4_TAR_3
 ((
ušt32_t
)0x00010000è

	)

5059 
	#FSMC_PCR4_ECCPS
 ((
ušt32_t
)0x000E0000è

	)

5060 
	#FSMC_PCR4_ECCPS_0
 ((
ušt32_t
)0x00020000è

	)

5061 
	#FSMC_PCR4_ECCPS_1
 ((
ušt32_t
)0x00040000è

	)

5062 
	#FSMC_PCR4_ECCPS_2
 ((
ušt32_t
)0x00080000è

	)

5065 
	#FSMC_SR2_IRS
 ((
ušt8_t
)0x01è

	)

5066 
	#FSMC_SR2_ILS
 ((
ušt8_t
)0x02è

	)

5067 
	#FSMC_SR2_IFS
 ((
ušt8_t
)0x04è

	)

5068 
	#FSMC_SR2_IREN
 ((
ušt8_t
)0x08è

	)

5069 
	#FSMC_SR2_ILEN
 ((
ušt8_t
)0x10è

	)

5070 
	#FSMC_SR2_IFEN
 ((
ušt8_t
)0x20è

	)

5071 
	#FSMC_SR2_FEMPT
 ((
ušt8_t
)0x40è

	)

5074 
	#FSMC_SR3_IRS
 ((
ušt8_t
)0x01è

	)

5075 
	#FSMC_SR3_ILS
 ((
ušt8_t
)0x02è

	)

5076 
	#FSMC_SR3_IFS
 ((
ušt8_t
)0x04è

	)

5077 
	#FSMC_SR3_IREN
 ((
ušt8_t
)0x08è

	)

5078 
	#FSMC_SR3_ILEN
 ((
ušt8_t
)0x10è

	)

5079 
	#FSMC_SR3_IFEN
 ((
ušt8_t
)0x20è

	)

5080 
	#FSMC_SR3_FEMPT
 ((
ušt8_t
)0x40è

	)

5083 
	#FSMC_SR4_IRS
 ((
ušt8_t
)0x01è

	)

5084 
	#FSMC_SR4_ILS
 ((
ušt8_t
)0x02è

	)

5085 
	#FSMC_SR4_IFS
 ((
ušt8_t
)0x04è

	)

5086 
	#FSMC_SR4_IREN
 ((
ušt8_t
)0x08è

	)

5087 
	#FSMC_SR4_ILEN
 ((
ušt8_t
)0x10è

	)

5088 
	#FSMC_SR4_IFEN
 ((
ušt8_t
)0x20è

	)

5089 
	#FSMC_SR4_FEMPT
 ((
ušt8_t
)0x40è

	)

5092 
	#FSMC_PMEM2_MEMSET2
 ((
ušt32_t
)0x000000FFè

	)

5093 
	#FSMC_PMEM2_MEMSET2_0
 ((
ušt32_t
)0x00000001è

	)

5094 
	#FSMC_PMEM2_MEMSET2_1
 ((
ušt32_t
)0x00000002è

	)

5095 
	#FSMC_PMEM2_MEMSET2_2
 ((
ušt32_t
)0x00000004è

	)

5096 
	#FSMC_PMEM2_MEMSET2_3
 ((
ušt32_t
)0x00000008è

	)

5097 
	#FSMC_PMEM2_MEMSET2_4
 ((
ušt32_t
)0x00000010è

	)

5098 
	#FSMC_PMEM2_MEMSET2_5
 ((
ušt32_t
)0x00000020è

	)

5099 
	#FSMC_PMEM2_MEMSET2_6
 ((
ušt32_t
)0x00000040è

	)

5100 
	#FSMC_PMEM2_MEMSET2_7
 ((
ušt32_t
)0x00000080è

	)

5102 
	#FSMC_PMEM2_MEMWAIT2
 ((
ušt32_t
)0x0000FF00è

	)

5103 
	#FSMC_PMEM2_MEMWAIT2_0
 ((
ušt32_t
)0x00000100è

	)

5104 
	#FSMC_PMEM2_MEMWAIT2_1
 ((
ušt32_t
)0x00000200è

	)

5105 
	#FSMC_PMEM2_MEMWAIT2_2
 ((
ušt32_t
)0x00000400è

	)

5106 
	#FSMC_PMEM2_MEMWAIT2_3
 ((
ušt32_t
)0x00000800è

	)

5107 
	#FSMC_PMEM2_MEMWAIT2_4
 ((
ušt32_t
)0x00001000è

	)

5108 
	#FSMC_PMEM2_MEMWAIT2_5
 ((
ušt32_t
)0x00002000è

	)

5109 
	#FSMC_PMEM2_MEMWAIT2_6
 ((
ušt32_t
)0x00004000è

	)

5110 
	#FSMC_PMEM2_MEMWAIT2_7
 ((
ušt32_t
)0x00008000è

	)

5112 
	#FSMC_PMEM2_MEMHOLD2
 ((
ušt32_t
)0x00FF0000è

	)

5113 
	#FSMC_PMEM2_MEMHOLD2_0
 ((
ušt32_t
)0x00010000è

	)

5114 
	#FSMC_PMEM2_MEMHOLD2_1
 ((
ušt32_t
)0x00020000è

	)

5115 
	#FSMC_PMEM2_MEMHOLD2_2
 ((
ušt32_t
)0x00040000è

	)

5116 
	#FSMC_PMEM2_MEMHOLD2_3
 ((
ušt32_t
)0x00080000è

	)

5117 
	#FSMC_PMEM2_MEMHOLD2_4
 ((
ušt32_t
)0x00100000è

	)

5118 
	#FSMC_PMEM2_MEMHOLD2_5
 ((
ušt32_t
)0x00200000è

	)

5119 
	#FSMC_PMEM2_MEMHOLD2_6
 ((
ušt32_t
)0x00400000è

	)

5120 
	#FSMC_PMEM2_MEMHOLD2_7
 ((
ušt32_t
)0x00800000è

	)

5122 
	#FSMC_PMEM2_MEMHIZ2
 ((
ušt32_t
)0xFF000000è

	)

5123 
	#FSMC_PMEM2_MEMHIZ2_0
 ((
ušt32_t
)0x01000000è

	)

5124 
	#FSMC_PMEM2_MEMHIZ2_1
 ((
ušt32_t
)0x02000000è

	)

5125 
	#FSMC_PMEM2_MEMHIZ2_2
 ((
ušt32_t
)0x04000000è

	)

5126 
	#FSMC_PMEM2_MEMHIZ2_3
 ((
ušt32_t
)0x08000000è

	)

5127 
	#FSMC_PMEM2_MEMHIZ2_4
 ((
ušt32_t
)0x10000000è

	)

5128 
	#FSMC_PMEM2_MEMHIZ2_5
 ((
ušt32_t
)0x20000000è

	)

5129 
	#FSMC_PMEM2_MEMHIZ2_6
 ((
ušt32_t
)0x40000000è

	)

5130 
	#FSMC_PMEM2_MEMHIZ2_7
 ((
ušt32_t
)0x80000000è

	)

5133 
	#FSMC_PMEM3_MEMSET3
 ((
ušt32_t
)0x000000FFè

	)

5134 
	#FSMC_PMEM3_MEMSET3_0
 ((
ušt32_t
)0x00000001è

	)

5135 
	#FSMC_PMEM3_MEMSET3_1
 ((
ušt32_t
)0x00000002è

	)

5136 
	#FSMC_PMEM3_MEMSET3_2
 ((
ušt32_t
)0x00000004è

	)

5137 
	#FSMC_PMEM3_MEMSET3_3
 ((
ušt32_t
)0x00000008è

	)

5138 
	#FSMC_PMEM3_MEMSET3_4
 ((
ušt32_t
)0x00000010è

	)

5139 
	#FSMC_PMEM3_MEMSET3_5
 ((
ušt32_t
)0x00000020è

	)

5140 
	#FSMC_PMEM3_MEMSET3_6
 ((
ušt32_t
)0x00000040è

	)

5141 
	#FSMC_PMEM3_MEMSET3_7
 ((
ušt32_t
)0x00000080è

	)

5143 
	#FSMC_PMEM3_MEMWAIT3
 ((
ušt32_t
)0x0000FF00è

	)

5144 
	#FSMC_PMEM3_MEMWAIT3_0
 ((
ušt32_t
)0x00000100è

	)

5145 
	#FSMC_PMEM3_MEMWAIT3_1
 ((
ušt32_t
)0x00000200è

	)

5146 
	#FSMC_PMEM3_MEMWAIT3_2
 ((
ušt32_t
)0x00000400è

	)

5147 
	#FSMC_PMEM3_MEMWAIT3_3
 ((
ušt32_t
)0x00000800è

	)

5148 
	#FSMC_PMEM3_MEMWAIT3_4
 ((
ušt32_t
)0x00001000è

	)

5149 
	#FSMC_PMEM3_MEMWAIT3_5
 ((
ušt32_t
)0x00002000è

	)

5150 
	#FSMC_PMEM3_MEMWAIT3_6
 ((
ušt32_t
)0x00004000è

	)

5151 
	#FSMC_PMEM3_MEMWAIT3_7
 ((
ušt32_t
)0x00008000è

	)

5153 
	#FSMC_PMEM3_MEMHOLD3
 ((
ušt32_t
)0x00FF0000è

	)

5154 
	#FSMC_PMEM3_MEMHOLD3_0
 ((
ušt32_t
)0x00010000è

	)

5155 
	#FSMC_PMEM3_MEMHOLD3_1
 ((
ušt32_t
)0x00020000è

	)

5156 
	#FSMC_PMEM3_MEMHOLD3_2
 ((
ušt32_t
)0x00040000è

	)

5157 
	#FSMC_PMEM3_MEMHOLD3_3
 ((
ušt32_t
)0x00080000è

	)

5158 
	#FSMC_PMEM3_MEMHOLD3_4
 ((
ušt32_t
)0x00100000è

	)

5159 
	#FSMC_PMEM3_MEMHOLD3_5
 ((
ušt32_t
)0x00200000è

	)

5160 
	#FSMC_PMEM3_MEMHOLD3_6
 ((
ušt32_t
)0x00400000è

	)

5161 
	#FSMC_PMEM3_MEMHOLD3_7
 ((
ušt32_t
)0x00800000è

	)

5163 
	#FSMC_PMEM3_MEMHIZ3
 ((
ušt32_t
)0xFF000000è

	)

5164 
	#FSMC_PMEM3_MEMHIZ3_0
 ((
ušt32_t
)0x01000000è

	)

5165 
	#FSMC_PMEM3_MEMHIZ3_1
 ((
ušt32_t
)0x02000000è

	)

5166 
	#FSMC_PMEM3_MEMHIZ3_2
 ((
ušt32_t
)0x04000000è

	)

5167 
	#FSMC_PMEM3_MEMHIZ3_3
 ((
ušt32_t
)0x08000000è

	)

5168 
	#FSMC_PMEM3_MEMHIZ3_4
 ((
ušt32_t
)0x10000000è

	)

5169 
	#FSMC_PMEM3_MEMHIZ3_5
 ((
ušt32_t
)0x20000000è

	)

5170 
	#FSMC_PMEM3_MEMHIZ3_6
 ((
ušt32_t
)0x40000000è

	)

5171 
	#FSMC_PMEM3_MEMHIZ3_7
 ((
ušt32_t
)0x80000000è

	)

5174 
	#FSMC_PMEM4_MEMSET4
 ((
ušt32_t
)0x000000FFè

	)

5175 
	#FSMC_PMEM4_MEMSET4_0
 ((
ušt32_t
)0x00000001è

	)

5176 
	#FSMC_PMEM4_MEMSET4_1
 ((
ušt32_t
)0x00000002è

	)

5177 
	#FSMC_PMEM4_MEMSET4_2
 ((
ušt32_t
)0x00000004è

	)

5178 
	#FSMC_PMEM4_MEMSET4_3
 ((
ušt32_t
)0x00000008è

	)

5179 
	#FSMC_PMEM4_MEMSET4_4
 ((
ušt32_t
)0x00000010è

	)

5180 
	#FSMC_PMEM4_MEMSET4_5
 ((
ušt32_t
)0x00000020è

	)

5181 
	#FSMC_PMEM4_MEMSET4_6
 ((
ušt32_t
)0x00000040è

	)

5182 
	#FSMC_PMEM4_MEMSET4_7
 ((
ušt32_t
)0x00000080è

	)

5184 
	#FSMC_PMEM4_MEMWAIT4
 ((
ušt32_t
)0x0000FF00è

	)

5185 
	#FSMC_PMEM4_MEMWAIT4_0
 ((
ušt32_t
)0x00000100è

	)

5186 
	#FSMC_PMEM4_MEMWAIT4_1
 ((
ušt32_t
)0x00000200è

	)

5187 
	#FSMC_PMEM4_MEMWAIT4_2
 ((
ušt32_t
)0x00000400è

	)

5188 
	#FSMC_PMEM4_MEMWAIT4_3
 ((
ušt32_t
)0x00000800è

	)

5189 
	#FSMC_PMEM4_MEMWAIT4_4
 ((
ušt32_t
)0x00001000è

	)

5190 
	#FSMC_PMEM4_MEMWAIT4_5
 ((
ušt32_t
)0x00002000è

	)

5191 
	#FSMC_PMEM4_MEMWAIT4_6
 ((
ušt32_t
)0x00004000è

	)

5192 
	#FSMC_PMEM4_MEMWAIT4_7
 ((
ušt32_t
)0x00008000è

	)

5194 
	#FSMC_PMEM4_MEMHOLD4
 ((
ušt32_t
)0x00FF0000è

	)

5195 
	#FSMC_PMEM4_MEMHOLD4_0
 ((
ušt32_t
)0x00010000è

	)

5196 
	#FSMC_PMEM4_MEMHOLD4_1
 ((
ušt32_t
)0x00020000è

	)

5197 
	#FSMC_PMEM4_MEMHOLD4_2
 ((
ušt32_t
)0x00040000è

	)

5198 
	#FSMC_PMEM4_MEMHOLD4_3
 ((
ušt32_t
)0x00080000è

	)

5199 
	#FSMC_PMEM4_MEMHOLD4_4
 ((
ušt32_t
)0x00100000è

	)

5200 
	#FSMC_PMEM4_MEMHOLD4_5
 ((
ušt32_t
)0x00200000è

	)

5201 
	#FSMC_PMEM4_MEMHOLD4_6
 ((
ušt32_t
)0x00400000è

	)

5202 
	#FSMC_PMEM4_MEMHOLD4_7
 ((
ušt32_t
)0x00800000è

	)

5204 
	#FSMC_PMEM4_MEMHIZ4
 ((
ušt32_t
)0xFF000000è

	)

5205 
	#FSMC_PMEM4_MEMHIZ4_0
 ((
ušt32_t
)0x01000000è

	)

5206 
	#FSMC_PMEM4_MEMHIZ4_1
 ((
ušt32_t
)0x02000000è

	)

5207 
	#FSMC_PMEM4_MEMHIZ4_2
 ((
ušt32_t
)0x04000000è

	)

5208 
	#FSMC_PMEM4_MEMHIZ4_3
 ((
ušt32_t
)0x08000000è

	)

5209 
	#FSMC_PMEM4_MEMHIZ4_4
 ((
ušt32_t
)0x10000000è

	)

5210 
	#FSMC_PMEM4_MEMHIZ4_5
 ((
ušt32_t
)0x20000000è

	)

5211 
	#FSMC_PMEM4_MEMHIZ4_6
 ((
ušt32_t
)0x40000000è

	)

5212 
	#FSMC_PMEM4_MEMHIZ4_7
 ((
ušt32_t
)0x80000000è

	)

5215 
	#FSMC_PATT2_ATTSET2
 ((
ušt32_t
)0x000000FFè

	)

5216 
	#FSMC_PATT2_ATTSET2_0
 ((
ušt32_t
)0x00000001è

	)

5217 
	#FSMC_PATT2_ATTSET2_1
 ((
ušt32_t
)0x00000002è

	)

5218 
	#FSMC_PATT2_ATTSET2_2
 ((
ušt32_t
)0x00000004è

	)

5219 
	#FSMC_PATT2_ATTSET2_3
 ((
ušt32_t
)0x00000008è

	)

5220 
	#FSMC_PATT2_ATTSET2_4
 ((
ušt32_t
)0x00000010è

	)

5221 
	#FSMC_PATT2_ATTSET2_5
 ((
ušt32_t
)0x00000020è

	)

5222 
	#FSMC_PATT2_ATTSET2_6
 ((
ušt32_t
)0x00000040è

	)

5223 
	#FSMC_PATT2_ATTSET2_7
 ((
ušt32_t
)0x00000080è

	)

5225 
	#FSMC_PATT2_ATTWAIT2
 ((
ušt32_t
)0x0000FF00è

	)

5226 
	#FSMC_PATT2_ATTWAIT2_0
 ((
ušt32_t
)0x00000100è

	)

5227 
	#FSMC_PATT2_ATTWAIT2_1
 ((
ušt32_t
)0x00000200è

	)

5228 
	#FSMC_PATT2_ATTWAIT2_2
 ((
ušt32_t
)0x00000400è

	)

5229 
	#FSMC_PATT2_ATTWAIT2_3
 ((
ušt32_t
)0x00000800è

	)

5230 
	#FSMC_PATT2_ATTWAIT2_4
 ((
ušt32_t
)0x00001000è

	)

5231 
	#FSMC_PATT2_ATTWAIT2_5
 ((
ušt32_t
)0x00002000è

	)

5232 
	#FSMC_PATT2_ATTWAIT2_6
 ((
ušt32_t
)0x00004000è

	)

5233 
	#FSMC_PATT2_ATTWAIT2_7
 ((
ušt32_t
)0x00008000è

	)

5235 
	#FSMC_PATT2_ATTHOLD2
 ((
ušt32_t
)0x00FF0000è

	)

5236 
	#FSMC_PATT2_ATTHOLD2_0
 ((
ušt32_t
)0x00010000è

	)

5237 
	#FSMC_PATT2_ATTHOLD2_1
 ((
ušt32_t
)0x00020000è

	)

5238 
	#FSMC_PATT2_ATTHOLD2_2
 ((
ušt32_t
)0x00040000è

	)

5239 
	#FSMC_PATT2_ATTHOLD2_3
 ((
ušt32_t
)0x00080000è

	)

5240 
	#FSMC_PATT2_ATTHOLD2_4
 ((
ušt32_t
)0x00100000è

	)

5241 
	#FSMC_PATT2_ATTHOLD2_5
 ((
ušt32_t
)0x00200000è

	)

5242 
	#FSMC_PATT2_ATTHOLD2_6
 ((
ušt32_t
)0x00400000è

	)

5243 
	#FSMC_PATT2_ATTHOLD2_7
 ((
ušt32_t
)0x00800000è

	)

5245 
	#FSMC_PATT2_ATTHIZ2
 ((
ušt32_t
)0xFF000000è

	)

5246 
	#FSMC_PATT2_ATTHIZ2_0
 ((
ušt32_t
)0x01000000è

	)

5247 
	#FSMC_PATT2_ATTHIZ2_1
 ((
ušt32_t
)0x02000000è

	)

5248 
	#FSMC_PATT2_ATTHIZ2_2
 ((
ušt32_t
)0x04000000è

	)

5249 
	#FSMC_PATT2_ATTHIZ2_3
 ((
ušt32_t
)0x08000000è

	)

5250 
	#FSMC_PATT2_ATTHIZ2_4
 ((
ušt32_t
)0x10000000è

	)

5251 
	#FSMC_PATT2_ATTHIZ2_5
 ((
ušt32_t
)0x20000000è

	)

5252 
	#FSMC_PATT2_ATTHIZ2_6
 ((
ušt32_t
)0x40000000è

	)

5253 
	#FSMC_PATT2_ATTHIZ2_7
 ((
ušt32_t
)0x80000000è

	)

5256 
	#FSMC_PATT3_ATTSET3
 ((
ušt32_t
)0x000000FFè

	)

5257 
	#FSMC_PATT3_ATTSET3_0
 ((
ušt32_t
)0x00000001è

	)

5258 
	#FSMC_PATT3_ATTSET3_1
 ((
ušt32_t
)0x00000002è

	)

5259 
	#FSMC_PATT3_ATTSET3_2
 ((
ušt32_t
)0x00000004è

	)

5260 
	#FSMC_PATT3_ATTSET3_3
 ((
ušt32_t
)0x00000008è

	)

5261 
	#FSMC_PATT3_ATTSET3_4
 ((
ušt32_t
)0x00000010è

	)

5262 
	#FSMC_PATT3_ATTSET3_5
 ((
ušt32_t
)0x00000020è

	)

5263 
	#FSMC_PATT3_ATTSET3_6
 ((
ušt32_t
)0x00000040è

	)

5264 
	#FSMC_PATT3_ATTSET3_7
 ((
ušt32_t
)0x00000080è

	)

5266 
	#FSMC_PATT3_ATTWAIT3
 ((
ušt32_t
)0x0000FF00è

	)

5267 
	#FSMC_PATT3_ATTWAIT3_0
 ((
ušt32_t
)0x00000100è

	)

5268 
	#FSMC_PATT3_ATTWAIT3_1
 ((
ušt32_t
)0x00000200è

	)

5269 
	#FSMC_PATT3_ATTWAIT3_2
 ((
ušt32_t
)0x00000400è

	)

5270 
	#FSMC_PATT3_ATTWAIT3_3
 ((
ušt32_t
)0x00000800è

	)

5271 
	#FSMC_PATT3_ATTWAIT3_4
 ((
ušt32_t
)0x00001000è

	)

5272 
	#FSMC_PATT3_ATTWAIT3_5
 ((
ušt32_t
)0x00002000è

	)

5273 
	#FSMC_PATT3_ATTWAIT3_6
 ((
ušt32_t
)0x00004000è

	)

5274 
	#FSMC_PATT3_ATTWAIT3_7
 ((
ušt32_t
)0x00008000è

	)

5276 
	#FSMC_PATT3_ATTHOLD3
 ((
ušt32_t
)0x00FF0000è

	)

5277 
	#FSMC_PATT3_ATTHOLD3_0
 ((
ušt32_t
)0x00010000è

	)

5278 
	#FSMC_PATT3_ATTHOLD3_1
 ((
ušt32_t
)0x00020000è

	)

5279 
	#FSMC_PATT3_ATTHOLD3_2
 ((
ušt32_t
)0x00040000è

	)

5280 
	#FSMC_PATT3_ATTHOLD3_3
 ((
ušt32_t
)0x00080000è

	)

5281 
	#FSMC_PATT3_ATTHOLD3_4
 ((
ušt32_t
)0x00100000è

	)

5282 
	#FSMC_PATT3_ATTHOLD3_5
 ((
ušt32_t
)0x00200000è

	)

5283 
	#FSMC_PATT3_ATTHOLD3_6
 ((
ušt32_t
)0x00400000è

	)

5284 
	#FSMC_PATT3_ATTHOLD3_7
 ((
ušt32_t
)0x00800000è

	)

5286 
	#FSMC_PATT3_ATTHIZ3
 ((
ušt32_t
)0xFF000000è

	)

5287 
	#FSMC_PATT3_ATTHIZ3_0
 ((
ušt32_t
)0x01000000è

	)

5288 
	#FSMC_PATT3_ATTHIZ3_1
 ((
ušt32_t
)0x02000000è

	)

5289 
	#FSMC_PATT3_ATTHIZ3_2
 ((
ušt32_t
)0x04000000è

	)

5290 
	#FSMC_PATT3_ATTHIZ3_3
 ((
ušt32_t
)0x08000000è

	)

5291 
	#FSMC_PATT3_ATTHIZ3_4
 ((
ušt32_t
)0x10000000è

	)

5292 
	#FSMC_PATT3_ATTHIZ3_5
 ((
ušt32_t
)0x20000000è

	)

5293 
	#FSMC_PATT3_ATTHIZ3_6
 ((
ušt32_t
)0x40000000è

	)

5294 
	#FSMC_PATT3_ATTHIZ3_7
 ((
ušt32_t
)0x80000000è

	)

5297 
	#FSMC_PATT4_ATTSET4
 ((
ušt32_t
)0x000000FFè

	)

5298 
	#FSMC_PATT4_ATTSET4_0
 ((
ušt32_t
)0x00000001è

	)

5299 
	#FSMC_PATT4_ATTSET4_1
 ((
ušt32_t
)0x00000002è

	)

5300 
	#FSMC_PATT4_ATTSET4_2
 ((
ušt32_t
)0x00000004è

	)

5301 
	#FSMC_PATT4_ATTSET4_3
 ((
ušt32_t
)0x00000008è

	)

5302 
	#FSMC_PATT4_ATTSET4_4
 ((
ušt32_t
)0x00000010è

	)

5303 
	#FSMC_PATT4_ATTSET4_5
 ((
ušt32_t
)0x00000020è

	)

5304 
	#FSMC_PATT4_ATTSET4_6
 ((
ušt32_t
)0x00000040è

	)

5305 
	#FSMC_PATT4_ATTSET4_7
 ((
ušt32_t
)0x00000080è

	)

5307 
	#FSMC_PATT4_ATTWAIT4
 ((
ušt32_t
)0x0000FF00è

	)

5308 
	#FSMC_PATT4_ATTWAIT4_0
 ((
ušt32_t
)0x00000100è

	)

5309 
	#FSMC_PATT4_ATTWAIT4_1
 ((
ušt32_t
)0x00000200è

	)

5310 
	#FSMC_PATT4_ATTWAIT4_2
 ((
ušt32_t
)0x00000400è

	)

5311 
	#FSMC_PATT4_ATTWAIT4_3
 ((
ušt32_t
)0x00000800è

	)

5312 
	#FSMC_PATT4_ATTWAIT4_4
 ((
ušt32_t
)0x00001000è

	)

5313 
	#FSMC_PATT4_ATTWAIT4_5
 ((
ušt32_t
)0x00002000è

	)

5314 
	#FSMC_PATT4_ATTWAIT4_6
 ((
ušt32_t
)0x00004000è

	)

5315 
	#FSMC_PATT4_ATTWAIT4_7
 ((
ušt32_t
)0x00008000è

	)

5317 
	#FSMC_PATT4_ATTHOLD4
 ((
ušt32_t
)0x00FF0000è

	)

5318 
	#FSMC_PATT4_ATTHOLD4_0
 ((
ušt32_t
)0x00010000è

	)

5319 
	#FSMC_PATT4_ATTHOLD4_1
 ((
ušt32_t
)0x00020000è

	)

5320 
	#FSMC_PATT4_ATTHOLD4_2
 ((
ušt32_t
)0x00040000è

	)

5321 
	#FSMC_PATT4_ATTHOLD4_3
 ((
ušt32_t
)0x00080000è

	)

5322 
	#FSMC_PATT4_ATTHOLD4_4
 ((
ušt32_t
)0x00100000è

	)

5323 
	#FSMC_PATT4_ATTHOLD4_5
 ((
ušt32_t
)0x00200000è

	)

5324 
	#FSMC_PATT4_ATTHOLD4_6
 ((
ušt32_t
)0x00400000è

	)

5325 
	#FSMC_PATT4_ATTHOLD4_7
 ((
ušt32_t
)0x00800000è

	)

5327 
	#FSMC_PATT4_ATTHIZ4
 ((
ušt32_t
)0xFF000000è

	)

5328 
	#FSMC_PATT4_ATTHIZ4_0
 ((
ušt32_t
)0x01000000è

	)

5329 
	#FSMC_PATT4_ATTHIZ4_1
 ((
ušt32_t
)0x02000000è

	)

5330 
	#FSMC_PATT4_ATTHIZ4_2
 ((
ušt32_t
)0x04000000è

	)

5331 
	#FSMC_PATT4_ATTHIZ4_3
 ((
ušt32_t
)0x08000000è

	)

5332 
	#FSMC_PATT4_ATTHIZ4_4
 ((
ušt32_t
)0x10000000è

	)

5333 
	#FSMC_PATT4_ATTHIZ4_5
 ((
ušt32_t
)0x20000000è

	)

5334 
	#FSMC_PATT4_ATTHIZ4_6
 ((
ušt32_t
)0x40000000è

	)

5335 
	#FSMC_PATT4_ATTHIZ4_7
 ((
ušt32_t
)0x80000000è

	)

5338 
	#FSMC_PIO4_IOSET4
 ((
ušt32_t
)0x000000FFè

	)

5339 
	#FSMC_PIO4_IOSET4_0
 ((
ušt32_t
)0x00000001è

	)

5340 
	#FSMC_PIO4_IOSET4_1
 ((
ušt32_t
)0x00000002è

	)

5341 
	#FSMC_PIO4_IOSET4_2
 ((
ušt32_t
)0x00000004è

	)

5342 
	#FSMC_PIO4_IOSET4_3
 ((
ušt32_t
)0x00000008è

	)

5343 
	#FSMC_PIO4_IOSET4_4
 ((
ušt32_t
)0x00000010è

	)

5344 
	#FSMC_PIO4_IOSET4_5
 ((
ušt32_t
)0x00000020è

	)

5345 
	#FSMC_PIO4_IOSET4_6
 ((
ušt32_t
)0x00000040è

	)

5346 
	#FSMC_PIO4_IOSET4_7
 ((
ušt32_t
)0x00000080è

	)

5348 
	#FSMC_PIO4_IOWAIT4
 ((
ušt32_t
)0x0000FF00è

	)

5349 
	#FSMC_PIO4_IOWAIT4_0
 ((
ušt32_t
)0x00000100è

	)

5350 
	#FSMC_PIO4_IOWAIT4_1
 ((
ušt32_t
)0x00000200è

	)

5351 
	#FSMC_PIO4_IOWAIT4_2
 ((
ušt32_t
)0x00000400è

	)

5352 
	#FSMC_PIO4_IOWAIT4_3
 ((
ušt32_t
)0x00000800è

	)

5353 
	#FSMC_PIO4_IOWAIT4_4
 ((
ušt32_t
)0x00001000è

	)

5354 
	#FSMC_PIO4_IOWAIT4_5
 ((
ušt32_t
)0x00002000è

	)

5355 
	#FSMC_PIO4_IOWAIT4_6
 ((
ušt32_t
)0x00004000è

	)

5356 
	#FSMC_PIO4_IOWAIT4_7
 ((
ušt32_t
)0x00008000è

	)

5358 
	#FSMC_PIO4_IOHOLD4
 ((
ušt32_t
)0x00FF0000è

	)

5359 
	#FSMC_PIO4_IOHOLD4_0
 ((
ušt32_t
)0x00010000è

	)

5360 
	#FSMC_PIO4_IOHOLD4_1
 ((
ušt32_t
)0x00020000è

	)

5361 
	#FSMC_PIO4_IOHOLD4_2
 ((
ušt32_t
)0x00040000è

	)

5362 
	#FSMC_PIO4_IOHOLD4_3
 ((
ušt32_t
)0x00080000è

	)

5363 
	#FSMC_PIO4_IOHOLD4_4
 ((
ušt32_t
)0x00100000è

	)

5364 
	#FSMC_PIO4_IOHOLD4_5
 ((
ušt32_t
)0x00200000è

	)

5365 
	#FSMC_PIO4_IOHOLD4_6
 ((
ušt32_t
)0x00400000è

	)

5366 
	#FSMC_PIO4_IOHOLD4_7
 ((
ušt32_t
)0x00800000è

	)

5368 
	#FSMC_PIO4_IOHIZ4
 ((
ušt32_t
)0xFF000000è

	)

5369 
	#FSMC_PIO4_IOHIZ4_0
 ((
ušt32_t
)0x01000000è

	)

5370 
	#FSMC_PIO4_IOHIZ4_1
 ((
ušt32_t
)0x02000000è

	)

5371 
	#FSMC_PIO4_IOHIZ4_2
 ((
ušt32_t
)0x04000000è

	)

5372 
	#FSMC_PIO4_IOHIZ4_3
 ((
ušt32_t
)0x08000000è

	)

5373 
	#FSMC_PIO4_IOHIZ4_4
 ((
ušt32_t
)0x10000000è

	)

5374 
	#FSMC_PIO4_IOHIZ4_5
 ((
ušt32_t
)0x20000000è

	)

5375 
	#FSMC_PIO4_IOHIZ4_6
 ((
ušt32_t
)0x40000000è

	)

5376 
	#FSMC_PIO4_IOHIZ4_7
 ((
ušt32_t
)0x80000000è

	)

5379 
	#FSMC_ECCR2_ECC2
 ((
ušt32_t
)0xFFFFFFFFè

	)

5382 
	#FSMC_ECCR3_ECC3
 ((
ušt32_t
)0xFFFFFFFFè

	)

5391 
	#SDIO_POWER_PWRCTRL
 ((
ušt8_t
)0x03è

	)

5392 
	#SDIO_POWER_PWRCTRL_0
 ((
ušt8_t
)0x01è

	)

5393 
	#SDIO_POWER_PWRCTRL_1
 ((
ušt8_t
)0x02è

	)

5396 
	#SDIO_CLKCR_CLKDIV
 ((
ušt16_t
)0x00FFè

	)

5397 
	#SDIO_CLKCR_CLKEN
 ((
ušt16_t
)0x0100è

	)

5398 
	#SDIO_CLKCR_PWRSAV
 ((
ušt16_t
)0x0200è

	)

5399 
	#SDIO_CLKCR_BYPASS
 ((
ušt16_t
)0x0400è

	)

5401 
	#SDIO_CLKCR_WIDBUS
 ((
ušt16_t
)0x1800è

	)

5402 
	#SDIO_CLKCR_WIDBUS_0
 ((
ušt16_t
)0x0800è

	)

5403 
	#SDIO_CLKCR_WIDBUS_1
 ((
ušt16_t
)0x1000è

	)

5405 
	#SDIO_CLKCR_NEGEDGE
 ((
ušt16_t
)0x2000è

	)

5406 
	#SDIO_CLKCR_HWFC_EN
 ((
ušt16_t
)0x4000è

	)

5409 
	#SDIO_ARG_CMDARG
 ((
ušt32_t
)0xFFFFFFFFè

	)

5412 
	#SDIO_CMD_CMDINDEX
 ((
ušt16_t
)0x003Fè

	)

5414 
	#SDIO_CMD_WAITRESP
 ((
ušt16_t
)0x00C0è

	)

5415 
	#SDIO_CMD_WAITRESP_0
 ((
ušt16_t
)0x0040è

	)

5416 
	#SDIO_CMD_WAITRESP_1
 ((
ušt16_t
)0x0080è

	)

5418 
	#SDIO_CMD_WAITINT
 ((
ušt16_t
)0x0100è

	)

5419 
	#SDIO_CMD_WAITPEND
 ((
ušt16_t
)0x0200è

	)

5420 
	#SDIO_CMD_CPSMEN
 ((
ušt16_t
)0x0400è

	)

5421 
	#SDIO_CMD_SDIOSUSPEND
 ((
ušt16_t
)0x0800è

	)

5422 
	#SDIO_CMD_ENCMDCOMPL
 ((
ušt16_t
)0x1000è

	)

5423 
	#SDIO_CMD_NIEN
 ((
ušt16_t
)0x2000è

	)

5424 
	#SDIO_CMD_CEATACMD
 ((
ušt16_t
)0x4000è

	)

5427 
	#SDIO_RESPCMD_RESPCMD
 ((
ušt8_t
)0x3Fè

	)

5430 
	#SDIO_RESP0_CARDSTATUS0
 ((
ušt32_t
)0xFFFFFFFFè

	)

5433 
	#SDIO_RESP1_CARDSTATUS1
 ((
ušt32_t
)0xFFFFFFFFè

	)

5436 
	#SDIO_RESP2_CARDSTATUS2
 ((
ušt32_t
)0xFFFFFFFFè

	)

5439 
	#SDIO_RESP3_CARDSTATUS3
 ((
ušt32_t
)0xFFFFFFFFè

	)

5442 
	#SDIO_RESP4_CARDSTATUS4
 ((
ušt32_t
)0xFFFFFFFFè

	)

5445 
	#SDIO_DTIMER_DATATIME
 ((
ušt32_t
)0xFFFFFFFFè

	)

5448 
	#SDIO_DLEN_DATALENGTH
 ((
ušt32_t
)0x01FFFFFFè

	)

5451 
	#SDIO_DCTRL_DTEN
 ((
ušt16_t
)0x0001è

	)

5452 
	#SDIO_DCTRL_DTDIR
 ((
ušt16_t
)0x0002è

	)

5453 
	#SDIO_DCTRL_DTMODE
 ((
ušt16_t
)0x0004è

	)

5454 
	#SDIO_DCTRL_DMAEN
 ((
ušt16_t
)0x0008è

	)

5456 
	#SDIO_DCTRL_DBLOCKSIZE
 ((
ušt16_t
)0x00F0è

	)

5457 
	#SDIO_DCTRL_DBLOCKSIZE_0
 ((
ušt16_t
)0x0010è

	)

5458 
	#SDIO_DCTRL_DBLOCKSIZE_1
 ((
ušt16_t
)0x0020è

	)

5459 
	#SDIO_DCTRL_DBLOCKSIZE_2
 ((
ušt16_t
)0x0040è

	)

5460 
	#SDIO_DCTRL_DBLOCKSIZE_3
 ((
ušt16_t
)0x0080è

	)

5462 
	#SDIO_DCTRL_RWSTART
 ((
ušt16_t
)0x0100è

	)

5463 
	#SDIO_DCTRL_RWSTOP
 ((
ušt16_t
)0x0200è

	)

5464 
	#SDIO_DCTRL_RWMOD
 ((
ušt16_t
)0x0400è

	)

5465 
	#SDIO_DCTRL_SDIOEN
 ((
ušt16_t
)0x0800è

	)

5468 
	#SDIO_DCOUNT_DATACOUNT
 ((
ušt32_t
)0x01FFFFFFè

	)

5471 
	#SDIO_STA_CCRCFAIL
 ((
ušt32_t
)0x00000001è

	)

5472 
	#SDIO_STA_DCRCFAIL
 ((
ušt32_t
)0x00000002è

	)

5473 
	#SDIO_STA_CTIMEOUT
 ((
ušt32_t
)0x00000004è

	)

5474 
	#SDIO_STA_DTIMEOUT
 ((
ušt32_t
)0x00000008è

	)

5475 
	#SDIO_STA_TXUNDERR
 ((
ušt32_t
)0x00000010è

	)

5476 
	#SDIO_STA_RXOVERR
 ((
ušt32_t
)0x00000020è

	)

5477 
	#SDIO_STA_CMDREND
 ((
ušt32_t
)0x00000040è

	)

5478 
	#SDIO_STA_CMDSENT
 ((
ušt32_t
)0x00000080è

	)

5479 
	#SDIO_STA_DATAEND
 ((
ušt32_t
)0x00000100è

	)

5480 
	#SDIO_STA_STBITERR
 ((
ušt32_t
)0x00000200è

	)

5481 
	#SDIO_STA_DBCKEND
 ((
ušt32_t
)0x00000400è

	)

5482 
	#SDIO_STA_CMDACT
 ((
ušt32_t
)0x00000800è

	)

5483 
	#SDIO_STA_TXACT
 ((
ušt32_t
)0x00001000è

	)

5484 
	#SDIO_STA_RXACT
 ((
ušt32_t
)0x00002000è

	)

5485 
	#SDIO_STA_TXFIFOHE
 ((
ušt32_t
)0x00004000è

	)

5486 
	#SDIO_STA_RXFIFOHF
 ((
ušt32_t
)0x00008000è

	)

5487 
	#SDIO_STA_TXFIFOF
 ((
ušt32_t
)0x00010000è

	)

5488 
	#SDIO_STA_RXFIFOF
 ((
ušt32_t
)0x00020000è

	)

5489 
	#SDIO_STA_TXFIFOE
 ((
ušt32_t
)0x00040000è

	)

5490 
	#SDIO_STA_RXFIFOE
 ((
ušt32_t
)0x00080000è

	)

5491 
	#SDIO_STA_TXDAVL
 ((
ušt32_t
)0x00100000è

	)

5492 
	#SDIO_STA_RXDAVL
 ((
ušt32_t
)0x00200000è

	)

5493 
	#SDIO_STA_SDIOIT
 ((
ušt32_t
)0x00400000è

	)

5494 
	#SDIO_STA_CEATAEND
 ((
ušt32_t
)0x00800000è

	)

5497 
	#SDIO_ICR_CCRCFAILC
 ((
ušt32_t
)0x00000001è

	)

5498 
	#SDIO_ICR_DCRCFAILC
 ((
ušt32_t
)0x00000002è

	)

5499 
	#SDIO_ICR_CTIMEOUTC
 ((
ušt32_t
)0x00000004è

	)

5500 
	#SDIO_ICR_DTIMEOUTC
 ((
ušt32_t
)0x00000008è

	)

5501 
	#SDIO_ICR_TXUNDERRC
 ((
ušt32_t
)0x00000010è

	)

5502 
	#SDIO_ICR_RXOVERRC
 ((
ušt32_t
)0x00000020è

	)

5503 
	#SDIO_ICR_CMDRENDC
 ((
ušt32_t
)0x00000040è

	)

5504 
	#SDIO_ICR_CMDSENTC
 ((
ušt32_t
)0x00000080è

	)

5505 
	#SDIO_ICR_DATAENDC
 ((
ušt32_t
)0x00000100è

	)

5506 
	#SDIO_ICR_STBITERRC
 ((
ušt32_t
)0x00000200è

	)

5507 
	#SDIO_ICR_DBCKENDC
 ((
ušt32_t
)0x00000400è

	)

5508 
	#SDIO_ICR_SDIOITC
 ((
ušt32_t
)0x00400000è

	)

5509 
	#SDIO_ICR_CEATAENDC
 ((
ušt32_t
)0x00800000è

	)

5512 
	#SDIO_MASK_CCRCFAILIE
 ((
ušt32_t
)0x00000001è

	)

5513 
	#SDIO_MASK_DCRCFAILIE
 ((
ušt32_t
)0x00000002è

	)

5514 
	#SDIO_MASK_CTIMEOUTIE
 ((
ušt32_t
)0x00000004è

	)

5515 
	#SDIO_MASK_DTIMEOUTIE
 ((
ušt32_t
)0x00000008è

	)

5516 
	#SDIO_MASK_TXUNDERRIE
 ((
ušt32_t
)0x00000010è

	)

5517 
	#SDIO_MASK_RXOVERRIE
 ((
ušt32_t
)0x00000020è

	)

5518 
	#SDIO_MASK_CMDRENDIE
 ((
ušt32_t
)0x00000040è

	)

5519 
	#SDIO_MASK_CMDSENTIE
 ((
ušt32_t
)0x00000080è

	)

5520 
	#SDIO_MASK_DATAENDIE
 ((
ušt32_t
)0x00000100è

	)

5521 
	#SDIO_MASK_STBITERRIE
 ((
ušt32_t
)0x00000200è

	)

5522 
	#SDIO_MASK_DBCKENDIE
 ((
ušt32_t
)0x00000400è

	)

5523 
	#SDIO_MASK_CMDACTIE
 ((
ušt32_t
)0x00000800è

	)

5524 
	#SDIO_MASK_TXACTIE
 ((
ušt32_t
)0x00001000è

	)

5525 
	#SDIO_MASK_RXACTIE
 ((
ušt32_t
)0x00002000è

	)

5526 
	#SDIO_MASK_TXFIFOHEIE
 ((
ušt32_t
)0x00004000è

	)

5527 
	#SDIO_MASK_RXFIFOHFIE
 ((
ušt32_t
)0x00008000è

	)

5528 
	#SDIO_MASK_TXFIFOFIE
 ((
ušt32_t
)0x00010000è

	)

5529 
	#SDIO_MASK_RXFIFOFIE
 ((
ušt32_t
)0x00020000è

	)

5530 
	#SDIO_MASK_TXFIFOEIE
 ((
ušt32_t
)0x00040000è

	)

5531 
	#SDIO_MASK_RXFIFOEIE
 ((
ušt32_t
)0x00080000è

	)

5532 
	#SDIO_MASK_TXDAVLIE
 ((
ušt32_t
)0x00100000è

	)

5533 
	#SDIO_MASK_RXDAVLIE
 ((
ušt32_t
)0x00200000è

	)

5534 
	#SDIO_MASK_SDIOITIE
 ((
ušt32_t
)0x00400000è

	)

5535 
	#SDIO_MASK_CEATAENDIE
 ((
ušt32_t
)0x00800000è

	)

5538 
	#SDIO_FIFOCNT_FIFOCOUNT
 ((
ušt32_t
)0x00FFFFFFè

	)

5541 
	#SDIO_FIFO_FIFODATA
 ((
ušt32_t
)0xFFFFFFFFè

	)

5551 
	#USB_EP0R_EA
 ((
ušt16_t
)0x000Fè

	)

5553 
	#USB_EP0R_STAT_TX
 ((
ušt16_t
)0x0030è

	)

5554 
	#USB_EP0R_STAT_TX_0
 ((
ušt16_t
)0x0010è

	)

5555 
	#USB_EP0R_STAT_TX_1
 ((
ušt16_t
)0x0020è

	)

5557 
	#USB_EP0R_DTOG_TX
 ((
ušt16_t
)0x0040è

	)

5558 
	#USB_EP0R_CTR_TX
 ((
ušt16_t
)0x0080è

	)

5559 
	#USB_EP0R_EP_KIND
 ((
ušt16_t
)0x0100è

	)

5561 
	#USB_EP0R_EP_TYPE
 ((
ušt16_t
)0x0600è

	)

5562 
	#USB_EP0R_EP_TYPE_0
 ((
ušt16_t
)0x0200è

	)

5563 
	#USB_EP0R_EP_TYPE_1
 ((
ušt16_t
)0x0400è

	)

5565 
	#USB_EP0R_SETUP
 ((
ušt16_t
)0x0800è

	)

5567 
	#USB_EP0R_STAT_RX
 ((
ušt16_t
)0x3000è

	)

5568 
	#USB_EP0R_STAT_RX_0
 ((
ušt16_t
)0x1000è

	)

5569 
	#USB_EP0R_STAT_RX_1
 ((
ušt16_t
)0x2000è

	)

5571 
	#USB_EP0R_DTOG_RX
 ((
ušt16_t
)0x4000è

	)

5572 
	#USB_EP0R_CTR_RX
 ((
ušt16_t
)0x8000è

	)

5575 
	#USB_EP1R_EA
 ((
ušt16_t
)0x000Fè

	)

5577 
	#USB_EP1R_STAT_TX
 ((
ušt16_t
)0x0030è

	)

5578 
	#USB_EP1R_STAT_TX_0
 ((
ušt16_t
)0x0010è

	)

5579 
	#USB_EP1R_STAT_TX_1
 ((
ušt16_t
)0x0020è

	)

5581 
	#USB_EP1R_DTOG_TX
 ((
ušt16_t
)0x0040è

	)

5582 
	#USB_EP1R_CTR_TX
 ((
ušt16_t
)0x0080è

	)

5583 
	#USB_EP1R_EP_KIND
 ((
ušt16_t
)0x0100è

	)

5585 
	#USB_EP1R_EP_TYPE
 ((
ušt16_t
)0x0600è

	)

5586 
	#USB_EP1R_EP_TYPE_0
 ((
ušt16_t
)0x0200è

	)

5587 
	#USB_EP1R_EP_TYPE_1
 ((
ušt16_t
)0x0400è

	)

5589 
	#USB_EP1R_SETUP
 ((
ušt16_t
)0x0800è

	)

5591 
	#USB_EP1R_STAT_RX
 ((
ušt16_t
)0x3000è

	)

5592 
	#USB_EP1R_STAT_RX_0
 ((
ušt16_t
)0x1000è

	)

5593 
	#USB_EP1R_STAT_RX_1
 ((
ušt16_t
)0x2000è

	)

5595 
	#USB_EP1R_DTOG_RX
 ((
ušt16_t
)0x4000è

	)

5596 
	#USB_EP1R_CTR_RX
 ((
ušt16_t
)0x8000è

	)

5599 
	#USB_EP2R_EA
 ((
ušt16_t
)0x000Fè

	)

5601 
	#USB_EP2R_STAT_TX
 ((
ušt16_t
)0x0030è

	)

5602 
	#USB_EP2R_STAT_TX_0
 ((
ušt16_t
)0x0010è

	)

5603 
	#USB_EP2R_STAT_TX_1
 ((
ušt16_t
)0x0020è

	)

5605 
	#USB_EP2R_DTOG_TX
 ((
ušt16_t
)0x0040è

	)

5606 
	#USB_EP2R_CTR_TX
 ((
ušt16_t
)0x0080è

	)

5607 
	#USB_EP2R_EP_KIND
 ((
ušt16_t
)0x0100è

	)

5609 
	#USB_EP2R_EP_TYPE
 ((
ušt16_t
)0x0600è

	)

5610 
	#USB_EP2R_EP_TYPE_0
 ((
ušt16_t
)0x0200è

	)

5611 
	#USB_EP2R_EP_TYPE_1
 ((
ušt16_t
)0x0400è

	)

5613 
	#USB_EP2R_SETUP
 ((
ušt16_t
)0x0800è

	)

5615 
	#USB_EP2R_STAT_RX
 ((
ušt16_t
)0x3000è

	)

5616 
	#USB_EP2R_STAT_RX_0
 ((
ušt16_t
)0x1000è

	)

5617 
	#USB_EP2R_STAT_RX_1
 ((
ušt16_t
)0x2000è

	)

5619 
	#USB_EP2R_DTOG_RX
 ((
ušt16_t
)0x4000è

	)

5620 
	#USB_EP2R_CTR_RX
 ((
ušt16_t
)0x8000è

	)

5623 
	#USB_EP3R_EA
 ((
ušt16_t
)0x000Fè

	)

5625 
	#USB_EP3R_STAT_TX
 ((
ušt16_t
)0x0030è

	)

5626 
	#USB_EP3R_STAT_TX_0
 ((
ušt16_t
)0x0010è

	)

5627 
	#USB_EP3R_STAT_TX_1
 ((
ušt16_t
)0x0020è

	)

5629 
	#USB_EP3R_DTOG_TX
 ((
ušt16_t
)0x0040è

	)

5630 
	#USB_EP3R_CTR_TX
 ((
ušt16_t
)0x0080è

	)

5631 
	#USB_EP3R_EP_KIND
 ((
ušt16_t
)0x0100è

	)

5633 
	#USB_EP3R_EP_TYPE
 ((
ušt16_t
)0x0600è

	)

5634 
	#USB_EP3R_EP_TYPE_0
 ((
ušt16_t
)0x0200è

	)

5635 
	#USB_EP3R_EP_TYPE_1
 ((
ušt16_t
)0x0400è

	)

5637 
	#USB_EP3R_SETUP
 ((
ušt16_t
)0x0800è

	)

5639 
	#USB_EP3R_STAT_RX
 ((
ušt16_t
)0x3000è

	)

5640 
	#USB_EP3R_STAT_RX_0
 ((
ušt16_t
)0x1000è

	)

5641 
	#USB_EP3R_STAT_RX_1
 ((
ušt16_t
)0x2000è

	)

5643 
	#USB_EP3R_DTOG_RX
 ((
ušt16_t
)0x4000è

	)

5644 
	#USB_EP3R_CTR_RX
 ((
ušt16_t
)0x8000è

	)

5647 
	#USB_EP4R_EA
 ((
ušt16_t
)0x000Fè

	)

5649 
	#USB_EP4R_STAT_TX
 ((
ušt16_t
)0x0030è

	)

5650 
	#USB_EP4R_STAT_TX_0
 ((
ušt16_t
)0x0010è

	)

5651 
	#USB_EP4R_STAT_TX_1
 ((
ušt16_t
)0x0020è

	)

5653 
	#USB_EP4R_DTOG_TX
 ((
ušt16_t
)0x0040è

	)

5654 
	#USB_EP4R_CTR_TX
 ((
ušt16_t
)0x0080è

	)

5655 
	#USB_EP4R_EP_KIND
 ((
ušt16_t
)0x0100è

	)

5657 
	#USB_EP4R_EP_TYPE
 ((
ušt16_t
)0x0600è

	)

5658 
	#USB_EP4R_EP_TYPE_0
 ((
ušt16_t
)0x0200è

	)

5659 
	#USB_EP4R_EP_TYPE_1
 ((
ušt16_t
)0x0400è

	)

5661 
	#USB_EP4R_SETUP
 ((
ušt16_t
)0x0800è

	)

5663 
	#USB_EP4R_STAT_RX
 ((
ušt16_t
)0x3000è

	)

5664 
	#USB_EP4R_STAT_RX_0
 ((
ušt16_t
)0x1000è

	)

5665 
	#USB_EP4R_STAT_RX_1
 ((
ušt16_t
)0x2000è

	)

5667 
	#USB_EP4R_DTOG_RX
 ((
ušt16_t
)0x4000è

	)

5668 
	#USB_EP4R_CTR_RX
 ((
ušt16_t
)0x8000è

	)

5671 
	#USB_EP5R_EA
 ((
ušt16_t
)0x000Fè

	)

5673 
	#USB_EP5R_STAT_TX
 ((
ušt16_t
)0x0030è

	)

5674 
	#USB_EP5R_STAT_TX_0
 ((
ušt16_t
)0x0010è

	)

5675 
	#USB_EP5R_STAT_TX_1
 ((
ušt16_t
)0x0020è

	)

5677 
	#USB_EP5R_DTOG_TX
 ((
ušt16_t
)0x0040è

	)

5678 
	#USB_EP5R_CTR_TX
 ((
ušt16_t
)0x0080è

	)

5679 
	#USB_EP5R_EP_KIND
 ((
ušt16_t
)0x0100è

	)

5681 
	#USB_EP5R_EP_TYPE
 ((
ušt16_t
)0x0600è

	)

5682 
	#USB_EP5R_EP_TYPE_0
 ((
ušt16_t
)0x0200è

	)

5683 
	#USB_EP5R_EP_TYPE_1
 ((
ušt16_t
)0x0400è

	)

5685 
	#USB_EP5R_SETUP
 ((
ušt16_t
)0x0800è

	)

5687 
	#USB_EP5R_STAT_RX
 ((
ušt16_t
)0x3000è

	)

5688 
	#USB_EP5R_STAT_RX_0
 ((
ušt16_t
)0x1000è

	)

5689 
	#USB_EP5R_STAT_RX_1
 ((
ušt16_t
)0x2000è

	)

5691 
	#USB_EP5R_DTOG_RX
 ((
ušt16_t
)0x4000è

	)

5692 
	#USB_EP5R_CTR_RX
 ((
ušt16_t
)0x8000è

	)

5695 
	#USB_EP6R_EA
 ((
ušt16_t
)0x000Fè

	)

5697 
	#USB_EP6R_STAT_TX
 ((
ušt16_t
)0x0030è

	)

5698 
	#USB_EP6R_STAT_TX_0
 ((
ušt16_t
)0x0010è

	)

5699 
	#USB_EP6R_STAT_TX_1
 ((
ušt16_t
)0x0020è

	)

5701 
	#USB_EP6R_DTOG_TX
 ((
ušt16_t
)0x0040è

	)

5702 
	#USB_EP6R_CTR_TX
 ((
ušt16_t
)0x0080è

	)

5703 
	#USB_EP6R_EP_KIND
 ((
ušt16_t
)0x0100è

	)

5705 
	#USB_EP6R_EP_TYPE
 ((
ušt16_t
)0x0600è

	)

5706 
	#USB_EP6R_EP_TYPE_0
 ((
ušt16_t
)0x0200è

	)

5707 
	#USB_EP6R_EP_TYPE_1
 ((
ušt16_t
)0x0400è

	)

5709 
	#USB_EP6R_SETUP
 ((
ušt16_t
)0x0800è

	)

5711 
	#USB_EP6R_STAT_RX
 ((
ušt16_t
)0x3000è

	)

5712 
	#USB_EP6R_STAT_RX_0
 ((
ušt16_t
)0x1000è

	)

5713 
	#USB_EP6R_STAT_RX_1
 ((
ušt16_t
)0x2000è

	)

5715 
	#USB_EP6R_DTOG_RX
 ((
ušt16_t
)0x4000è

	)

5716 
	#USB_EP6R_CTR_RX
 ((
ušt16_t
)0x8000è

	)

5719 
	#USB_EP7R_EA
 ((
ušt16_t
)0x000Fè

	)

5721 
	#USB_EP7R_STAT_TX
 ((
ušt16_t
)0x0030è

	)

5722 
	#USB_EP7R_STAT_TX_0
 ((
ušt16_t
)0x0010è

	)

5723 
	#USB_EP7R_STAT_TX_1
 ((
ušt16_t
)0x0020è

	)

5725 
	#USB_EP7R_DTOG_TX
 ((
ušt16_t
)0x0040è

	)

5726 
	#USB_EP7R_CTR_TX
 ((
ušt16_t
)0x0080è

	)

5727 
	#USB_EP7R_EP_KIND
 ((
ušt16_t
)0x0100è

	)

5729 
	#USB_EP7R_EP_TYPE
 ((
ušt16_t
)0x0600è

	)

5730 
	#USB_EP7R_EP_TYPE_0
 ((
ušt16_t
)0x0200è

	)

5731 
	#USB_EP7R_EP_TYPE_1
 ((
ušt16_t
)0x0400è

	)

5733 
	#USB_EP7R_SETUP
 ((
ušt16_t
)0x0800è

	)

5735 
	#USB_EP7R_STAT_RX
 ((
ušt16_t
)0x3000è

	)

5736 
	#USB_EP7R_STAT_RX_0
 ((
ušt16_t
)0x1000è

	)

5737 
	#USB_EP7R_STAT_RX_1
 ((
ušt16_t
)0x2000è

	)

5739 
	#USB_EP7R_DTOG_RX
 ((
ušt16_t
)0x4000è

	)

5740 
	#USB_EP7R_CTR_RX
 ((
ušt16_t
)0x8000è

	)

5744 
	#USB_CNTR_FRES
 ((
ušt16_t
)0x0001è

	)

5745 
	#USB_CNTR_PDWN
 ((
ušt16_t
)0x0002è

	)

5746 
	#USB_CNTR_LP_MODE
 ((
ušt16_t
)0x0004è

	)

5747 
	#USB_CNTR_FSUSP
 ((
ušt16_t
)0x0008è

	)

5748 
	#USB_CNTR_RESUME
 ((
ušt16_t
)0x0010è

	)

5749 
	#USB_CNTR_ESOFM
 ((
ušt16_t
)0x0100è

	)

5750 
	#USB_CNTR_SOFM
 ((
ušt16_t
)0x0200è

	)

5751 
	#USB_CNTR_RESETM
 ((
ušt16_t
)0x0400è

	)

5752 
	#USB_CNTR_SUSPM
 ((
ušt16_t
)0x0800è

	)

5753 
	#USB_CNTR_WKUPM
 ((
ušt16_t
)0x1000è

	)

5754 
	#USB_CNTR_ERRM
 ((
ušt16_t
)0x2000è

	)

5755 
	#USB_CNTR_PMAOVRM
 ((
ušt16_t
)0x4000è

	)

5756 
	#USB_CNTR_CTRM
 ((
ušt16_t
)0x8000è

	)

5759 
	#USB_ISTR_EP_ID
 ((
ušt16_t
)0x000Fè

	)

5760 
	#USB_ISTR_DIR
 ((
ušt16_t
)0x0010è

	)

5761 
	#USB_ISTR_ESOF
 ((
ušt16_t
)0x0100è

	)

5762 
	#USB_ISTR_SOF
 ((
ušt16_t
)0x0200è

	)

5763 
	#USB_ISTR_RESET
 ((
ušt16_t
)0x0400è

	)

5764 
	#USB_ISTR_SUSP
 ((
ušt16_t
)0x0800è

	)

5765 
	#USB_ISTR_WKUP
 ((
ušt16_t
)0x1000è

	)

5766 
	#USB_ISTR_ERR
 ((
ušt16_t
)0x2000è

	)

5767 
	#USB_ISTR_PMAOVR
 ((
ušt16_t
)0x4000è

	)

5768 
	#USB_ISTR_CTR
 ((
ušt16_t
)0x8000è

	)

5771 
	#USB_FNR_FN
 ((
ušt16_t
)0x07FFè

	)

5772 
	#USB_FNR_LSOF
 ((
ušt16_t
)0x1800è

	)

5773 
	#USB_FNR_LCK
 ((
ušt16_t
)0x2000è

	)

5774 
	#USB_FNR_RXDM
 ((
ušt16_t
)0x4000è

	)

5775 
	#USB_FNR_RXDP
 ((
ušt16_t
)0x8000è

	)

5778 
	#USB_DADDR_ADD
 ((
ušt8_t
)0x7Fè

	)

5779 
	#USB_DADDR_ADD0
 ((
ušt8_t
)0x01è

	)

5780 
	#USB_DADDR_ADD1
 ((
ušt8_t
)0x02è

	)

5781 
	#USB_DADDR_ADD2
 ((
ušt8_t
)0x04è

	)

5782 
	#USB_DADDR_ADD3
 ((
ušt8_t
)0x08è

	)

5783 
	#USB_DADDR_ADD4
 ((
ušt8_t
)0x10è

	)

5784 
	#USB_DADDR_ADD5
 ((
ušt8_t
)0x20è

	)

5785 
	#USB_DADDR_ADD6
 ((
ušt8_t
)0x40è

	)

5787 
	#USB_DADDR_EF
 ((
ušt8_t
)0x80è

	)

5790 
	#USB_BTABLE_BTABLE
 ((
ušt16_t
)0xFFF8è

	)

5794 
	#USB_ADDR0_TX_ADDR0_TX
 ((
ušt16_t
)0xFFFEè

	)

5797 
	#USB_ADDR1_TX_ADDR1_TX
 ((
ušt16_t
)0xFFFEè

	)

5800 
	#USB_ADDR2_TX_ADDR2_TX
 ((
ušt16_t
)0xFFFEè

	)

5803 
	#USB_ADDR3_TX_ADDR3_TX
 ((
ušt16_t
)0xFFFEè

	)

5806 
	#USB_ADDR4_TX_ADDR4_TX
 ((
ušt16_t
)0xFFFEè

	)

5809 
	#USB_ADDR5_TX_ADDR5_TX
 ((
ušt16_t
)0xFFFEè

	)

5812 
	#USB_ADDR6_TX_ADDR6_TX
 ((
ušt16_t
)0xFFFEè

	)

5815 
	#USB_ADDR7_TX_ADDR7_TX
 ((
ušt16_t
)0xFFFEè

	)

5820 
	#USB_COUNT0_TX_COUNT0_TX
 ((
ušt16_t
)0x03FFè

	)

5823 
	#USB_COUNT1_TX_COUNT1_TX
 ((
ušt16_t
)0x03FFè

	)

5826 
	#USB_COUNT2_TX_COUNT2_TX
 ((
ušt16_t
)0x03FFè

	)

5829 
	#USB_COUNT3_TX_COUNT3_TX
 ((
ušt16_t
)0x03FFè

	)

5832 
	#USB_COUNT4_TX_COUNT4_TX
 ((
ušt16_t
)0x03FFè

	)

5835 
	#USB_COUNT5_TX_COUNT5_TX
 ((
ušt16_t
)0x03FFè

	)

5838 
	#USB_COUNT6_TX_COUNT6_TX
 ((
ušt16_t
)0x03FFè

	)

5841 
	#USB_COUNT7_TX_COUNT7_TX
 ((
ušt16_t
)0x03FFè

	)

5846 
	#USB_COUNT0_TX_0_COUNT0_TX_0
 ((
ušt32_t
)0x000003FFè

	)

5849 
	#USB_COUNT0_TX_1_COUNT0_TX_1
 ((
ušt32_t
)0x03FF0000è

	)

5852 
	#USB_COUNT1_TX_0_COUNT1_TX_0
 ((
ušt32_t
)0x000003FFè

	)

5855 
	#USB_COUNT1_TX_1_COUNT1_TX_1
 ((
ušt32_t
)0x03FF0000è

	)

5858 
	#USB_COUNT2_TX_0_COUNT2_TX_0
 ((
ušt32_t
)0x000003FFè

	)

5861 
	#USB_COUNT2_TX_1_COUNT2_TX_1
 ((
ušt32_t
)0x03FF0000è

	)

5864 
	#USB_COUNT3_TX_0_COUNT3_TX_0
 ((
ušt16_t
)0x000003FFè

	)

5867 
	#USB_COUNT3_TX_1_COUNT3_TX_1
 ((
ušt16_t
)0x03FF0000è

	)

5870 
	#USB_COUNT4_TX_0_COUNT4_TX_0
 ((
ušt32_t
)0x000003FFè

	)

5873 
	#USB_COUNT4_TX_1_COUNT4_TX_1
 ((
ušt32_t
)0x03FF0000è

	)

5876 
	#USB_COUNT5_TX_0_COUNT5_TX_0
 ((
ušt32_t
)0x000003FFè

	)

5879 
	#USB_COUNT5_TX_1_COUNT5_TX_1
 ((
ušt32_t
)0x03FF0000è

	)

5882 
	#USB_COUNT6_TX_0_COUNT6_TX_0
 ((
ušt32_t
)0x000003FFè

	)

5885 
	#USB_COUNT6_TX_1_COUNT6_TX_1
 ((
ušt32_t
)0x03FF0000è

	)

5888 
	#USB_COUNT7_TX_0_COUNT7_TX_0
 ((
ušt32_t
)0x000003FFè

	)

5891 
	#USB_COUNT7_TX_1_COUNT7_TX_1
 ((
ušt32_t
)0x03FF0000è

	)

5896 
	#USB_ADDR0_RX_ADDR0_RX
 ((
ušt16_t
)0xFFFEè

	)

5899 
	#USB_ADDR1_RX_ADDR1_RX
 ((
ušt16_t
)0xFFFEè

	)

5902 
	#USB_ADDR2_RX_ADDR2_RX
 ((
ušt16_t
)0xFFFEè

	)

5905 
	#USB_ADDR3_RX_ADDR3_RX
 ((
ušt16_t
)0xFFFEè

	)

5908 
	#USB_ADDR4_RX_ADDR4_RX
 ((
ušt16_t
)0xFFFEè

	)

5911 
	#USB_ADDR5_RX_ADDR5_RX
 ((
ušt16_t
)0xFFFEè

	)

5914 
	#USB_ADDR6_RX_ADDR6_RX
 ((
ušt16_t
)0xFFFEè

	)

5917 
	#USB_ADDR7_RX_ADDR7_RX
 ((
ušt16_t
)0xFFFEè

	)

5922 
	#USB_COUNT0_RX_COUNT0_RX
 ((
ušt16_t
)0x03FFè

	)

5924 
	#USB_COUNT0_RX_NUM_BLOCK
 ((
ušt16_t
)0x7C00è

	)

5925 
	#USB_COUNT0_RX_NUM_BLOCK_0
 ((
ušt16_t
)0x0400è

	)

5926 
	#USB_COUNT0_RX_NUM_BLOCK_1
 ((
ušt16_t
)0x0800è

	)

5927 
	#USB_COUNT0_RX_NUM_BLOCK_2
 ((
ušt16_t
)0x1000è

	)

5928 
	#USB_COUNT0_RX_NUM_BLOCK_3
 ((
ušt16_t
)0x2000è

	)

5929 
	#USB_COUNT0_RX_NUM_BLOCK_4
 ((
ušt16_t
)0x4000è

	)

5931 
	#USB_COUNT0_RX_BLSIZE
 ((
ušt16_t
)0x8000è

	)

5934 
	#USB_COUNT1_RX_COUNT1_RX
 ((
ušt16_t
)0x03FFè

	)

5936 
	#USB_COUNT1_RX_NUM_BLOCK
 ((
ušt16_t
)0x7C00è

	)

5937 
	#USB_COUNT1_RX_NUM_BLOCK_0
 ((
ušt16_t
)0x0400è

	)

5938 
	#USB_COUNT1_RX_NUM_BLOCK_1
 ((
ušt16_t
)0x0800è

	)

5939 
	#USB_COUNT1_RX_NUM_BLOCK_2
 ((
ušt16_t
)0x1000è

	)

5940 
	#USB_COUNT1_RX_NUM_BLOCK_3
 ((
ušt16_t
)0x2000è

	)

5941 
	#USB_COUNT1_RX_NUM_BLOCK_4
 ((
ušt16_t
)0x4000è

	)

5943 
	#USB_COUNT1_RX_BLSIZE
 ((
ušt16_t
)0x8000è

	)

5946 
	#USB_COUNT2_RX_COUNT2_RX
 ((
ušt16_t
)0x03FFè

	)

5948 
	#USB_COUNT2_RX_NUM_BLOCK
 ((
ušt16_t
)0x7C00è

	)

5949 
	#USB_COUNT2_RX_NUM_BLOCK_0
 ((
ušt16_t
)0x0400è

	)

5950 
	#USB_COUNT2_RX_NUM_BLOCK_1
 ((
ušt16_t
)0x0800è

	)

5951 
	#USB_COUNT2_RX_NUM_BLOCK_2
 ((
ušt16_t
)0x1000è

	)

5952 
	#USB_COUNT2_RX_NUM_BLOCK_3
 ((
ušt16_t
)0x2000è

	)

5953 
	#USB_COUNT2_RX_NUM_BLOCK_4
 ((
ušt16_t
)0x4000è

	)

5955 
	#USB_COUNT2_RX_BLSIZE
 ((
ušt16_t
)0x8000è

	)

5958 
	#USB_COUNT3_RX_COUNT3_RX
 ((
ušt16_t
)0x03FFè

	)

5960 
	#USB_COUNT3_RX_NUM_BLOCK
 ((
ušt16_t
)0x7C00è

	)

5961 
	#USB_COUNT3_RX_NUM_BLOCK_0
 ((
ušt16_t
)0x0400è

	)

5962 
	#USB_COUNT3_RX_NUM_BLOCK_1
 ((
ušt16_t
)0x0800è

	)

5963 
	#USB_COUNT3_RX_NUM_BLOCK_2
 ((
ušt16_t
)0x1000è

	)

5964 
	#USB_COUNT3_RX_NUM_BLOCK_3
 ((
ušt16_t
)0x2000è

	)

5965 
	#USB_COUNT3_RX_NUM_BLOCK_4
 ((
ušt16_t
)0x4000è

	)

5967 
	#USB_COUNT3_RX_BLSIZE
 ((
ušt16_t
)0x8000è

	)

5970 
	#USB_COUNT4_RX_COUNT4_RX
 ((
ušt16_t
)0x03FFè

	)

5972 
	#USB_COUNT4_RX_NUM_BLOCK
 ((
ušt16_t
)0x7C00è

	)

5973 
	#USB_COUNT4_RX_NUM_BLOCK_0
 ((
ušt16_t
)0x0400è

	)

5974 
	#USB_COUNT4_RX_NUM_BLOCK_1
 ((
ušt16_t
)0x0800è

	)

5975 
	#USB_COUNT4_RX_NUM_BLOCK_2
 ((
ušt16_t
)0x1000è

	)

5976 
	#USB_COUNT4_RX_NUM_BLOCK_3
 ((
ušt16_t
)0x2000è

	)

5977 
	#USB_COUNT4_RX_NUM_BLOCK_4
 ((
ušt16_t
)0x4000è

	)

5979 
	#USB_COUNT4_RX_BLSIZE
 ((
ušt16_t
)0x8000è

	)

5982 
	#USB_COUNT5_RX_COUNT5_RX
 ((
ušt16_t
)0x03FFè

	)

5984 
	#USB_COUNT5_RX_NUM_BLOCK
 ((
ušt16_t
)0x7C00è

	)

5985 
	#USB_COUNT5_RX_NUM_BLOCK_0
 ((
ušt16_t
)0x0400è

	)

5986 
	#USB_COUNT5_RX_NUM_BLOCK_1
 ((
ušt16_t
)0x0800è

	)

5987 
	#USB_COUNT5_RX_NUM_BLOCK_2
 ((
ušt16_t
)0x1000è

	)

5988 
	#USB_COUNT5_RX_NUM_BLOCK_3
 ((
ušt16_t
)0x2000è

	)

5989 
	#USB_COUNT5_RX_NUM_BLOCK_4
 ((
ušt16_t
)0x4000è

	)

5991 
	#USB_COUNT5_RX_BLSIZE
 ((
ušt16_t
)0x8000è

	)

5994 
	#USB_COUNT6_RX_COUNT6_RX
 ((
ušt16_t
)0x03FFè

	)

5996 
	#USB_COUNT6_RX_NUM_BLOCK
 ((
ušt16_t
)0x7C00è

	)

5997 
	#USB_COUNT6_RX_NUM_BLOCK_0
 ((
ušt16_t
)0x0400è

	)

5998 
	#USB_COUNT6_RX_NUM_BLOCK_1
 ((
ušt16_t
)0x0800è

	)

5999 
	#USB_COUNT6_RX_NUM_BLOCK_2
 ((
ušt16_t
)0x1000è

	)

6000 
	#USB_COUNT6_RX_NUM_BLOCK_3
 ((
ušt16_t
)0x2000è

	)

6001 
	#USB_COUNT6_RX_NUM_BLOCK_4
 ((
ušt16_t
)0x4000è

	)

6003 
	#USB_COUNT6_RX_BLSIZE
 ((
ušt16_t
)0x8000è

	)

6006 
	#USB_COUNT7_RX_COUNT7_RX
 ((
ušt16_t
)0x03FFè

	)

6008 
	#USB_COUNT7_RX_NUM_BLOCK
 ((
ušt16_t
)0x7C00è

	)

6009 
	#USB_COUNT7_RX_NUM_BLOCK_0
 ((
ušt16_t
)0x0400è

	)

6010 
	#USB_COUNT7_RX_NUM_BLOCK_1
 ((
ušt16_t
)0x0800è

	)

6011 
	#USB_COUNT7_RX_NUM_BLOCK_2
 ((
ušt16_t
)0x1000è

	)

6012 
	#USB_COUNT7_RX_NUM_BLOCK_3
 ((
ušt16_t
)0x2000è

	)

6013 
	#USB_COUNT7_RX_NUM_BLOCK_4
 ((
ušt16_t
)0x4000è

	)

6015 
	#USB_COUNT7_RX_BLSIZE
 ((
ušt16_t
)0x8000è

	)

6020 
	#USB_COUNT0_RX_0_COUNT0_RX_0
 ((
ušt32_t
)0x000003FFè

	)

6022 
	#USB_COUNT0_RX_0_NUM_BLOCK_0
 ((
ušt32_t
)0x00007C00è

	)

6023 
	#USB_COUNT0_RX_0_NUM_BLOCK_0_0
 ((
ušt32_t
)0x00000400è

	)

6024 
	#USB_COUNT0_RX_0_NUM_BLOCK_0_1
 ((
ušt32_t
)0x00000800è

	)

6025 
	#USB_COUNT0_RX_0_NUM_BLOCK_0_2
 ((
ušt32_t
)0x00001000è

	)

6026 
	#USB_COUNT0_RX_0_NUM_BLOCK_0_3
 ((
ušt32_t
)0x00002000è

	)

6027 
	#USB_COUNT0_RX_0_NUM_BLOCK_0_4
 ((
ušt32_t
)0x00004000è

	)

6029 
	#USB_COUNT0_RX_0_BLSIZE_0
 ((
ušt32_t
)0x00008000è

	)

6032 
	#USB_COUNT0_RX_1_COUNT0_RX_1
 ((
ušt32_t
)0x03FF0000è

	)

6034 
	#USB_COUNT0_RX_1_NUM_BLOCK_1
 ((
ušt32_t
)0x7C000000è

	)

6035 
	#USB_COUNT0_RX_1_NUM_BLOCK_1_0
 ((
ušt32_t
)0x04000000è

	)

6036 
	#USB_COUNT0_RX_1_NUM_BLOCK_1_1
 ((
ušt32_t
)0x08000000è

	)

6037 
	#USB_COUNT0_RX_1_NUM_BLOCK_1_2
 ((
ušt32_t
)0x10000000è

	)

6038 
	#USB_COUNT0_RX_1_NUM_BLOCK_1_3
 ((
ušt32_t
)0x20000000è

	)

6039 
	#USB_COUNT0_RX_1_NUM_BLOCK_1_4
 ((
ušt32_t
)0x40000000è

	)

6041 
	#USB_COUNT0_RX_1_BLSIZE_1
 ((
ušt32_t
)0x80000000è

	)

6044 
	#USB_COUNT1_RX_0_COUNT1_RX_0
 ((
ušt32_t
)0x000003FFè

	)

6046 
	#USB_COUNT1_RX_0_NUM_BLOCK_0
 ((
ušt32_t
)0x00007C00è

	)

6047 
	#USB_COUNT1_RX_0_NUM_BLOCK_0_0
 ((
ušt32_t
)0x00000400è

	)

6048 
	#USB_COUNT1_RX_0_NUM_BLOCK_0_1
 ((
ušt32_t
)0x00000800è

	)

6049 
	#USB_COUNT1_RX_0_NUM_BLOCK_0_2
 ((
ušt32_t
)0x00001000è

	)

6050 
	#USB_COUNT1_RX_0_NUM_BLOCK_0_3
 ((
ušt32_t
)0x00002000è

	)

6051 
	#USB_COUNT1_RX_0_NUM_BLOCK_0_4
 ((
ušt32_t
)0x00004000è

	)

6053 
	#USB_COUNT1_RX_0_BLSIZE_0
 ((
ušt32_t
)0x00008000è

	)

6056 
	#USB_COUNT1_RX_1_COUNT1_RX_1
 ((
ušt32_t
)0x03FF0000è

	)

6058 
	#USB_COUNT1_RX_1_NUM_BLOCK_1
 ((
ušt32_t
)0x7C000000è

	)

6059 
	#USB_COUNT1_RX_1_NUM_BLOCK_1_0
 ((
ušt32_t
)0x04000000è

	)

6060 
	#USB_COUNT1_RX_1_NUM_BLOCK_1_1
 ((
ušt32_t
)0x08000000è

	)

6061 
	#USB_COUNT1_RX_1_NUM_BLOCK_1_2
 ((
ušt32_t
)0x10000000è

	)

6062 
	#USB_COUNT1_RX_1_NUM_BLOCK_1_3
 ((
ušt32_t
)0x20000000è

	)

6063 
	#USB_COUNT1_RX_1_NUM_BLOCK_1_4
 ((
ušt32_t
)0x40000000è

	)

6065 
	#USB_COUNT1_RX_1_BLSIZE_1
 ((
ušt32_t
)0x80000000è

	)

6068 
	#USB_COUNT2_RX_0_COUNT2_RX_0
 ((
ušt32_t
)0x000003FFè

	)

6070 
	#USB_COUNT2_RX_0_NUM_BLOCK_0
 ((
ušt32_t
)0x00007C00è

	)

6071 
	#USB_COUNT2_RX_0_NUM_BLOCK_0_0
 ((
ušt32_t
)0x00000400è

	)

6072 
	#USB_COUNT2_RX_0_NUM_BLOCK_0_1
 ((
ušt32_t
)0x00000800è

	)

6073 
	#USB_COUNT2_RX_0_NUM_BLOCK_0_2
 ((
ušt32_t
)0x00001000è

	)

6074 
	#USB_COUNT2_RX_0_NUM_BLOCK_0_3
 ((
ušt32_t
)0x00002000è

	)

6075 
	#USB_COUNT2_RX_0_NUM_BLOCK_0_4
 ((
ušt32_t
)0x00004000è

	)

6077 
	#USB_COUNT2_RX_0_BLSIZE_0
 ((
ušt32_t
)0x00008000è

	)

6080 
	#USB_COUNT2_RX_1_COUNT2_RX_1
 ((
ušt32_t
)0x03FF0000è

	)

6082 
	#USB_COUNT2_RX_1_NUM_BLOCK_1
 ((
ušt32_t
)0x7C000000è

	)

6083 
	#USB_COUNT2_RX_1_NUM_BLOCK_1_0
 ((
ušt32_t
)0x04000000è

	)

6084 
	#USB_COUNT2_RX_1_NUM_BLOCK_1_1
 ((
ušt32_t
)0x08000000è

	)

6085 
	#USB_COUNT2_RX_1_NUM_BLOCK_1_2
 ((
ušt32_t
)0x10000000è

	)

6086 
	#USB_COUNT2_RX_1_NUM_BLOCK_1_3
 ((
ušt32_t
)0x20000000è

	)

6087 
	#USB_COUNT2_RX_1_NUM_BLOCK_1_4
 ((
ušt32_t
)0x40000000è

	)

6089 
	#USB_COUNT2_RX_1_BLSIZE_1
 ((
ušt32_t
)0x80000000è

	)

6092 
	#USB_COUNT3_RX_0_COUNT3_RX_0
 ((
ušt32_t
)0x000003FFè

	)

6094 
	#USB_COUNT3_RX_0_NUM_BLOCK_0
 ((
ušt32_t
)0x00007C00è

	)

6095 
	#USB_COUNT3_RX_0_NUM_BLOCK_0_0
 ((
ušt32_t
)0x00000400è

	)

6096 
	#USB_COUNT3_RX_0_NUM_BLOCK_0_1
 ((
ušt32_t
)0x00000800è

	)

6097 
	#USB_COUNT3_RX_0_NUM_BLOCK_0_2
 ((
ušt32_t
)0x00001000è

	)

6098 
	#USB_COUNT3_RX_0_NUM_BLOCK_0_3
 ((
ušt32_t
)0x00002000è

	)

6099 
	#USB_COUNT3_RX_0_NUM_BLOCK_0_4
 ((
ušt32_t
)0x00004000è

	)

6101 
	#USB_COUNT3_RX_0_BLSIZE_0
 ((
ušt32_t
)0x00008000è

	)

6104 
	#USB_COUNT3_RX_1_COUNT3_RX_1
 ((
ušt32_t
)0x03FF0000è

	)

6106 
	#USB_COUNT3_RX_1_NUM_BLOCK_1
 ((
ušt32_t
)0x7C000000è

	)

6107 
	#USB_COUNT3_RX_1_NUM_BLOCK_1_0
 ((
ušt32_t
)0x04000000è

	)

6108 
	#USB_COUNT3_RX_1_NUM_BLOCK_1_1
 ((
ušt32_t
)0x08000000è

	)

6109 
	#USB_COUNT3_RX_1_NUM_BLOCK_1_2
 ((
ušt32_t
)0x10000000è

	)

6110 
	#USB_COUNT3_RX_1_NUM_BLOCK_1_3
 ((
ušt32_t
)0x20000000è

	)

6111 
	#USB_COUNT3_RX_1_NUM_BLOCK_1_4
 ((
ušt32_t
)0x40000000è

	)

6113 
	#USB_COUNT3_RX_1_BLSIZE_1
 ((
ušt32_t
)0x80000000è

	)

6116 
	#USB_COUNT4_RX_0_COUNT4_RX_0
 ((
ušt32_t
)0x000003FFè

	)

6118 
	#USB_COUNT4_RX_0_NUM_BLOCK_0
 ((
ušt32_t
)0x00007C00è

	)

6119 
	#USB_COUNT4_RX_0_NUM_BLOCK_0_0
 ((
ušt32_t
)0x00000400è

	)

6120 
	#USB_COUNT4_RX_0_NUM_BLOCK_0_1
 ((
ušt32_t
)0x00000800è

	)

6121 
	#USB_COUNT4_RX_0_NUM_BLOCK_0_2
 ((
ušt32_t
)0x00001000è

	)

6122 
	#USB_COUNT4_RX_0_NUM_BLOCK_0_3
 ((
ušt32_t
)0x00002000è

	)

6123 
	#USB_COUNT4_RX_0_NUM_BLOCK_0_4
 ((
ušt32_t
)0x00004000è

	)

6125 
	#USB_COUNT4_RX_0_BLSIZE_0
 ((
ušt32_t
)0x00008000è

	)

6128 
	#USB_COUNT4_RX_1_COUNT4_RX_1
 ((
ušt32_t
)0x03FF0000è

	)

6130 
	#USB_COUNT4_RX_1_NUM_BLOCK_1
 ((
ušt32_t
)0x7C000000è

	)

6131 
	#USB_COUNT4_RX_1_NUM_BLOCK_1_0
 ((
ušt32_t
)0x04000000è

	)

6132 
	#USB_COUNT4_RX_1_NUM_BLOCK_1_1
 ((
ušt32_t
)0x08000000è

	)

6133 
	#USB_COUNT4_RX_1_NUM_BLOCK_1_2
 ((
ušt32_t
)0x10000000è

	)

6134 
	#USB_COUNT4_RX_1_NUM_BLOCK_1_3
 ((
ušt32_t
)0x20000000è

	)

6135 
	#USB_COUNT4_RX_1_NUM_BLOCK_1_4
 ((
ušt32_t
)0x40000000è

	)

6137 
	#USB_COUNT4_RX_1_BLSIZE_1
 ((
ušt32_t
)0x80000000è

	)

6140 
	#USB_COUNT5_RX_0_COUNT5_RX_0
 ((
ušt32_t
)0x000003FFè

	)

6142 
	#USB_COUNT5_RX_0_NUM_BLOCK_0
 ((
ušt32_t
)0x00007C00è

	)

6143 
	#USB_COUNT5_RX_0_NUM_BLOCK_0_0
 ((
ušt32_t
)0x00000400è

	)

6144 
	#USB_COUNT5_RX_0_NUM_BLOCK_0_1
 ((
ušt32_t
)0x00000800è

	)

6145 
	#USB_COUNT5_RX_0_NUM_BLOCK_0_2
 ((
ušt32_t
)0x00001000è

	)

6146 
	#USB_COUNT5_RX_0_NUM_BLOCK_0_3
 ((
ušt32_t
)0x00002000è

	)

6147 
	#USB_COUNT5_RX_0_NUM_BLOCK_0_4
 ((
ušt32_t
)0x00004000è

	)

6149 
	#USB_COUNT5_RX_0_BLSIZE_0
 ((
ušt32_t
)0x00008000è

	)

6152 
	#USB_COUNT5_RX_1_COUNT5_RX_1
 ((
ušt32_t
)0x03FF0000è

	)

6154 
	#USB_COUNT5_RX_1_NUM_BLOCK_1
 ((
ušt32_t
)0x7C000000è

	)

6155 
	#USB_COUNT5_RX_1_NUM_BLOCK_1_0
 ((
ušt32_t
)0x04000000è

	)

6156 
	#USB_COUNT5_RX_1_NUM_BLOCK_1_1
 ((
ušt32_t
)0x08000000è

	)

6157 
	#USB_COUNT5_RX_1_NUM_BLOCK_1_2
 ((
ušt32_t
)0x10000000è

	)

6158 
	#USB_COUNT5_RX_1_NUM_BLOCK_1_3
 ((
ušt32_t
)0x20000000è

	)

6159 
	#USB_COUNT5_RX_1_NUM_BLOCK_1_4
 ((
ušt32_t
)0x40000000è

	)

6161 
	#USB_COUNT5_RX_1_BLSIZE_1
 ((
ušt32_t
)0x80000000è

	)

6164 
	#USB_COUNT6_RX_0_COUNT6_RX_0
 ((
ušt32_t
)0x000003FFè

	)

6166 
	#USB_COUNT6_RX_0_NUM_BLOCK_0
 ((
ušt32_t
)0x00007C00è

	)

6167 
	#USB_COUNT6_RX_0_NUM_BLOCK_0_0
 ((
ušt32_t
)0x00000400è

	)

6168 
	#USB_COUNT6_RX_0_NUM_BLOCK_0_1
 ((
ušt32_t
)0x00000800è

	)

6169 
	#USB_COUNT6_RX_0_NUM_BLOCK_0_2
 ((
ušt32_t
)0x00001000è

	)

6170 
	#USB_COUNT6_RX_0_NUM_BLOCK_0_3
 ((
ušt32_t
)0x00002000è

	)

6171 
	#USB_COUNT6_RX_0_NUM_BLOCK_0_4
 ((
ušt32_t
)0x00004000è

	)

6173 
	#USB_COUNT6_RX_0_BLSIZE_0
 ((
ušt32_t
)0x00008000è

	)

6176 
	#USB_COUNT6_RX_1_COUNT6_RX_1
 ((
ušt32_t
)0x03FF0000è

	)

6178 
	#USB_COUNT6_RX_1_NUM_BLOCK_1
 ((
ušt32_t
)0x7C000000è

	)

6179 
	#USB_COUNT6_RX_1_NUM_BLOCK_1_0
 ((
ušt32_t
)0x04000000è

	)

6180 
	#USB_COUNT6_RX_1_NUM_BLOCK_1_1
 ((
ušt32_t
)0x08000000è

	)

6181 
	#USB_COUNT6_RX_1_NUM_BLOCK_1_2
 ((
ušt32_t
)0x10000000è

	)

6182 
	#USB_COUNT6_RX_1_NUM_BLOCK_1_3
 ((
ušt32_t
)0x20000000è

	)

6183 
	#USB_COUNT6_RX_1_NUM_BLOCK_1_4
 ((
ušt32_t
)0x40000000è

	)

6185 
	#USB_COUNT6_RX_1_BLSIZE_1
 ((
ušt32_t
)0x80000000è

	)

6188 
	#USB_COUNT7_RX_0_COUNT7_RX_0
 ((
ušt32_t
)0x000003FFè

	)

6190 
	#USB_COUNT7_RX_0_NUM_BLOCK_0
 ((
ušt32_t
)0x00007C00è

	)

6191 
	#USB_COUNT7_RX_0_NUM_BLOCK_0_0
 ((
ušt32_t
)0x00000400è

	)

6192 
	#USB_COUNT7_RX_0_NUM_BLOCK_0_1
 ((
ušt32_t
)0x00000800è

	)

6193 
	#USB_COUNT7_RX_0_NUM_BLOCK_0_2
 ((
ušt32_t
)0x00001000è

	)

6194 
	#USB_COUNT7_RX_0_NUM_BLOCK_0_3
 ((
ušt32_t
)0x00002000è

	)

6195 
	#USB_COUNT7_RX_0_NUM_BLOCK_0_4
 ((
ušt32_t
)0x00004000è

	)

6197 
	#USB_COUNT7_RX_0_BLSIZE_0
 ((
ušt32_t
)0x00008000è

	)

6200 
	#USB_COUNT7_RX_1_COUNT7_RX_1
 ((
ušt32_t
)0x03FF0000è

	)

6202 
	#USB_COUNT7_RX_1_NUM_BLOCK_1
 ((
ušt32_t
)0x7C000000è

	)

6203 
	#USB_COUNT7_RX_1_NUM_BLOCK_1_0
 ((
ušt32_t
)0x04000000è

	)

6204 
	#USB_COUNT7_RX_1_NUM_BLOCK_1_1
 ((
ušt32_t
)0x08000000è

	)

6205 
	#USB_COUNT7_RX_1_NUM_BLOCK_1_2
 ((
ušt32_t
)0x10000000è

	)

6206 
	#USB_COUNT7_RX_1_NUM_BLOCK_1_3
 ((
ušt32_t
)0x20000000è

	)

6207 
	#USB_COUNT7_RX_1_NUM_BLOCK_1_4
 ((
ušt32_t
)0x40000000è

	)

6209 
	#USB_COUNT7_RX_1_BLSIZE_1
 ((
ušt32_t
)0x80000000è

	)

6219 
	#CAN_MCR_INRQ
 ((
ušt16_t
)0x0001è

	)

6220 
	#CAN_MCR_SLEEP
 ((
ušt16_t
)0x0002è

	)

6221 
	#CAN_MCR_TXFP
 ((
ušt16_t
)0x0004è

	)

6222 
	#CAN_MCR_RFLM
 ((
ušt16_t
)0x0008è

	)

6223 
	#CAN_MCR_NART
 ((
ušt16_t
)0x0010è

	)

6224 
	#CAN_MCR_AWUM
 ((
ušt16_t
)0x0020è

	)

6225 
	#CAN_MCR_ABOM
 ((
ušt16_t
)0x0040è

	)

6226 
	#CAN_MCR_TTCM
 ((
ušt16_t
)0x0080è

	)

6227 
	#CAN_MCR_RESET
 ((
ušt16_t
)0x8000è

	)

6230 
	#CAN_MSR_INAK
 ((
ušt16_t
)0x0001è

	)

6231 
	#CAN_MSR_SLAK
 ((
ušt16_t
)0x0002è

	)

6232 
	#CAN_MSR_ERRI
 ((
ušt16_t
)0x0004è

	)

6233 
	#CAN_MSR_WKUI
 ((
ušt16_t
)0x0008è

	)

6234 
	#CAN_MSR_SLAKI
 ((
ušt16_t
)0x0010è

	)

6235 
	#CAN_MSR_TXM
 ((
ušt16_t
)0x0100è

	)

6236 
	#CAN_MSR_RXM
 ((
ušt16_t
)0x0200è

	)

6237 
	#CAN_MSR_SAMP
 ((
ušt16_t
)0x0400è

	)

6238 
	#CAN_MSR_RX
 ((
ušt16_t
)0x0800è

	)

6241 
	#CAN_TSR_RQCP0
 ((
ušt32_t
)0x00000001è

	)

6242 
	#CAN_TSR_TXOK0
 ((
ušt32_t
)0x00000002è

	)

6243 
	#CAN_TSR_ALST0
 ((
ušt32_t
)0x00000004è

	)

6244 
	#CAN_TSR_TERR0
 ((
ušt32_t
)0x00000008è

	)

6245 
	#CAN_TSR_ABRQ0
 ((
ušt32_t
)0x00000080è

	)

6246 
	#CAN_TSR_RQCP1
 ((
ušt32_t
)0x00000100è

	)

6247 
	#CAN_TSR_TXOK1
 ((
ušt32_t
)0x00000200è

	)

6248 
	#CAN_TSR_ALST1
 ((
ušt32_t
)0x00000400è

	)

6249 
	#CAN_TSR_TERR1
 ((
ušt32_t
)0x00000800è

	)

6250 
	#CAN_TSR_ABRQ1
 ((
ušt32_t
)0x00008000è

	)

6251 
	#CAN_TSR_RQCP2
 ((
ušt32_t
)0x00010000è

	)

6252 
	#CAN_TSR_TXOK2
 ((
ušt32_t
)0x00020000è

	)

6253 
	#CAN_TSR_ALST2
 ((
ušt32_t
)0x00040000è

	)

6254 
	#CAN_TSR_TERR2
 ((
ušt32_t
)0x00080000è

	)

6255 
	#CAN_TSR_ABRQ2
 ((
ušt32_t
)0x00800000è

	)

6256 
	#CAN_TSR_CODE
 ((
ušt32_t
)0x03000000è

	)

6258 
	#CAN_TSR_TME
 ((
ušt32_t
)0x1C000000è

	)

6259 
	#CAN_TSR_TME0
 ((
ušt32_t
)0x04000000è

	)

6260 
	#CAN_TSR_TME1
 ((
ušt32_t
)0x08000000è

	)

6261 
	#CAN_TSR_TME2
 ((
ušt32_t
)0x10000000è

	)

6263 
	#CAN_TSR_LOW
 ((
ušt32_t
)0xE0000000è

	)

6264 
	#CAN_TSR_LOW0
 ((
ušt32_t
)0x20000000è

	)

6265 
	#CAN_TSR_LOW1
 ((
ušt32_t
)0x40000000è

	)

6266 
	#CAN_TSR_LOW2
 ((
ušt32_t
)0x80000000è

	)

6269 
	#CAN_RF0R_FMP0
 ((
ušt8_t
)0x03è

	)

6270 
	#CAN_RF0R_FULL0
 ((
ušt8_t
)0x08è

	)

6271 
	#CAN_RF0R_FOVR0
 ((
ušt8_t
)0x10è

	)

6272 
	#CAN_RF0R_RFOM0
 ((
ušt8_t
)0x20è

	)

6275 
	#CAN_RF1R_FMP1
 ((
ušt8_t
)0x03è

	)

6276 
	#CAN_RF1R_FULL1
 ((
ušt8_t
)0x08è

	)

6277 
	#CAN_RF1R_FOVR1
 ((
ušt8_t
)0x10è

	)

6278 
	#CAN_RF1R_RFOM1
 ((
ušt8_t
)0x20è

	)

6281 
	#CAN_IER_TMEIE
 ((
ušt32_t
)0x00000001è

	)

6282 
	#CAN_IER_FMPIE0
 ((
ušt32_t
)0x00000002è

	)

6283 
	#CAN_IER_FFIE0
 ((
ušt32_t
)0x00000004è

	)

6284 
	#CAN_IER_FOVIE0
 ((
ušt32_t
)0x00000008è

	)

6285 
	#CAN_IER_FMPIE1
 ((
ušt32_t
)0x00000010è

	)

6286 
	#CAN_IER_FFIE1
 ((
ušt32_t
)0x00000020è

	)

6287 
	#CAN_IER_FOVIE1
 ((
ušt32_t
)0x00000040è

	)

6288 
	#CAN_IER_EWGIE
 ((
ušt32_t
)0x00000100è

	)

6289 
	#CAN_IER_EPVIE
 ((
ušt32_t
)0x00000200è

	)

6290 
	#CAN_IER_BOFIE
 ((
ušt32_t
)0x00000400è

	)

6291 
	#CAN_IER_LECIE
 ((
ušt32_t
)0x00000800è

	)

6292 
	#CAN_IER_ERRIE
 ((
ušt32_t
)0x00008000è

	)

6293 
	#CAN_IER_WKUIE
 ((
ušt32_t
)0x00010000è

	)

6294 
	#CAN_IER_SLKIE
 ((
ušt32_t
)0x00020000è

	)

6297 
	#CAN_ESR_EWGF
 ((
ušt32_t
)0x00000001è

	)

6298 
	#CAN_ESR_EPVF
 ((
ušt32_t
)0x00000002è

	)

6299 
	#CAN_ESR_BOFF
 ((
ušt32_t
)0x00000004è

	)

6301 
	#CAN_ESR_LEC
 ((
ušt32_t
)0x00000070è

	)

6302 
	#CAN_ESR_LEC_0
 ((
ušt32_t
)0x00000010è

	)

6303 
	#CAN_ESR_LEC_1
 ((
ušt32_t
)0x00000020è

	)

6304 
	#CAN_ESR_LEC_2
 ((
ušt32_t
)0x00000040è

	)

6306 
	#CAN_ESR_TEC
 ((
ušt32_t
)0x00FF0000è

	)

6307 
	#CAN_ESR_REC
 ((
ušt32_t
)0xFF000000è

	)

6310 
	#CAN_BTR_BRP
 ((
ušt32_t
)0x000003FFè

	)

6311 
	#CAN_BTR_TS1
 ((
ušt32_t
)0x000F0000è

	)

6312 
	#CAN_BTR_TS2
 ((
ušt32_t
)0x00700000è

	)

6313 
	#CAN_BTR_SJW
 ((
ušt32_t
)0x03000000è

	)

6314 
	#CAN_BTR_LBKM
 ((
ušt32_t
)0x40000000è

	)

6315 
	#CAN_BTR_SILM
 ((
ušt32_t
)0x80000000è

	)

6319 
	#CAN_TI0R_TXRQ
 ((
ušt32_t
)0x00000001è

	)

6320 
	#CAN_TI0R_RTR
 ((
ušt32_t
)0x00000002è

	)

6321 
	#CAN_TI0R_IDE
 ((
ušt32_t
)0x00000004è

	)

6322 
	#CAN_TI0R_EXID
 ((
ušt32_t
)0x001FFFF8è

	)

6323 
	#CAN_TI0R_STID
 ((
ušt32_t
)0xFFE00000è

	)

6326 
	#CAN_TDT0R_DLC
 ((
ušt32_t
)0x0000000Fè

	)

6327 
	#CAN_TDT0R_TGT
 ((
ušt32_t
)0x00000100è

	)

6328 
	#CAN_TDT0R_TIME
 ((
ušt32_t
)0xFFFF0000è

	)

6331 
	#CAN_TDL0R_DATA0
 ((
ušt32_t
)0x000000FFè

	)

6332 
	#CAN_TDL0R_DATA1
 ((
ušt32_t
)0x0000FF00è

	)

6333 
	#CAN_TDL0R_DATA2
 ((
ušt32_t
)0x00FF0000è

	)

6334 
	#CAN_TDL0R_DATA3
 ((
ušt32_t
)0xFF000000è

	)

6337 
	#CAN_TDH0R_DATA4
 ((
ušt32_t
)0x000000FFè

	)

6338 
	#CAN_TDH0R_DATA5
 ((
ušt32_t
)0x0000FF00è

	)

6339 
	#CAN_TDH0R_DATA6
 ((
ušt32_t
)0x00FF0000è

	)

6340 
	#CAN_TDH0R_DATA7
 ((
ušt32_t
)0xFF000000è

	)

6343 
	#CAN_TI1R_TXRQ
 ((
ušt32_t
)0x00000001è

	)

6344 
	#CAN_TI1R_RTR
 ((
ušt32_t
)0x00000002è

	)

6345 
	#CAN_TI1R_IDE
 ((
ušt32_t
)0x00000004è

	)

6346 
	#CAN_TI1R_EXID
 ((
ušt32_t
)0x001FFFF8è

	)

6347 
	#CAN_TI1R_STID
 ((
ušt32_t
)0xFFE00000è

	)

6350 
	#CAN_TDT1R_DLC
 ((
ušt32_t
)0x0000000Fè

	)

6351 
	#CAN_TDT1R_TGT
 ((
ušt32_t
)0x00000100è

	)

6352 
	#CAN_TDT1R_TIME
 ((
ušt32_t
)0xFFFF0000è

	)

6355 
	#CAN_TDL1R_DATA0
 ((
ušt32_t
)0x000000FFè

	)

6356 
	#CAN_TDL1R_DATA1
 ((
ušt32_t
)0x0000FF00è

	)

6357 
	#CAN_TDL1R_DATA2
 ((
ušt32_t
)0x00FF0000è

	)

6358 
	#CAN_TDL1R_DATA3
 ((
ušt32_t
)0xFF000000è

	)

6361 
	#CAN_TDH1R_DATA4
 ((
ušt32_t
)0x000000FFè

	)

6362 
	#CAN_TDH1R_DATA5
 ((
ušt32_t
)0x0000FF00è

	)

6363 
	#CAN_TDH1R_DATA6
 ((
ušt32_t
)0x00FF0000è

	)

6364 
	#CAN_TDH1R_DATA7
 ((
ušt32_t
)0xFF000000è

	)

6367 
	#CAN_TI2R_TXRQ
 ((
ušt32_t
)0x00000001è

	)

6368 
	#CAN_TI2R_RTR
 ((
ušt32_t
)0x00000002è

	)

6369 
	#CAN_TI2R_IDE
 ((
ušt32_t
)0x00000004è

	)

6370 
	#CAN_TI2R_EXID
 ((
ušt32_t
)0x001FFFF8è

	)

6371 
	#CAN_TI2R_STID
 ((
ušt32_t
)0xFFE00000è

	)

6374 
	#CAN_TDT2R_DLC
 ((
ušt32_t
)0x0000000Fè

	)

6375 
	#CAN_TDT2R_TGT
 ((
ušt32_t
)0x00000100è

	)

6376 
	#CAN_TDT2R_TIME
 ((
ušt32_t
)0xFFFF0000è

	)

6379 
	#CAN_TDL2R_DATA0
 ((
ušt32_t
)0x000000FFè

	)

6380 
	#CAN_TDL2R_DATA1
 ((
ušt32_t
)0x0000FF00è

	)

6381 
	#CAN_TDL2R_DATA2
 ((
ušt32_t
)0x00FF0000è

	)

6382 
	#CAN_TDL2R_DATA3
 ((
ušt32_t
)0xFF000000è

	)

6385 
	#CAN_TDH2R_DATA4
 ((
ušt32_t
)0x000000FFè

	)

6386 
	#CAN_TDH2R_DATA5
 ((
ušt32_t
)0x0000FF00è

	)

6387 
	#CAN_TDH2R_DATA6
 ((
ušt32_t
)0x00FF0000è

	)

6388 
	#CAN_TDH2R_DATA7
 ((
ušt32_t
)0xFF000000è

	)

6391 
	#CAN_RI0R_RTR
 ((
ušt32_t
)0x00000002è

	)

6392 
	#CAN_RI0R_IDE
 ((
ušt32_t
)0x00000004è

	)

6393 
	#CAN_RI0R_EXID
 ((
ušt32_t
)0x001FFFF8è

	)

6394 
	#CAN_RI0R_STID
 ((
ušt32_t
)0xFFE00000è

	)

6397 
	#CAN_RDT0R_DLC
 ((
ušt32_t
)0x0000000Fè

	)

6398 
	#CAN_RDT0R_FMI
 ((
ušt32_t
)0x0000FF00è

	)

6399 
	#CAN_RDT0R_TIME
 ((
ušt32_t
)0xFFFF0000è

	)

6402 
	#CAN_RDL0R_DATA0
 ((
ušt32_t
)0x000000FFè

	)

6403 
	#CAN_RDL0R_DATA1
 ((
ušt32_t
)0x0000FF00è

	)

6404 
	#CAN_RDL0R_DATA2
 ((
ušt32_t
)0x00FF0000è

	)

6405 
	#CAN_RDL0R_DATA3
 ((
ušt32_t
)0xFF000000è

	)

6408 
	#CAN_RDH0R_DATA4
 ((
ušt32_t
)0x000000FFè

	)

6409 
	#CAN_RDH0R_DATA5
 ((
ušt32_t
)0x0000FF00è

	)

6410 
	#CAN_RDH0R_DATA6
 ((
ušt32_t
)0x00FF0000è

	)

6411 
	#CAN_RDH0R_DATA7
 ((
ušt32_t
)0xFF000000è

	)

6414 
	#CAN_RI1R_RTR
 ((
ušt32_t
)0x00000002è

	)

6415 
	#CAN_RI1R_IDE
 ((
ušt32_t
)0x00000004è

	)

6416 
	#CAN_RI1R_EXID
 ((
ušt32_t
)0x001FFFF8è

	)

6417 
	#CAN_RI1R_STID
 ((
ušt32_t
)0xFFE00000è

	)

6420 
	#CAN_RDT1R_DLC
 ((
ušt32_t
)0x0000000Fè

	)

6421 
	#CAN_RDT1R_FMI
 ((
ušt32_t
)0x0000FF00è

	)

6422 
	#CAN_RDT1R_TIME
 ((
ušt32_t
)0xFFFF0000è

	)

6425 
	#CAN_RDL1R_DATA0
 ((
ušt32_t
)0x000000FFè

	)

6426 
	#CAN_RDL1R_DATA1
 ((
ušt32_t
)0x0000FF00è

	)

6427 
	#CAN_RDL1R_DATA2
 ((
ušt32_t
)0x00FF0000è

	)

6428 
	#CAN_RDL1R_DATA3
 ((
ušt32_t
)0xFF000000è

	)

6431 
	#CAN_RDH1R_DATA4
 ((
ušt32_t
)0x000000FFè

	)

6432 
	#CAN_RDH1R_DATA5
 ((
ušt32_t
)0x0000FF00è

	)

6433 
	#CAN_RDH1R_DATA6
 ((
ušt32_t
)0x00FF0000è

	)

6434 
	#CAN_RDH1R_DATA7
 ((
ušt32_t
)0xFF000000è

	)

6438 
	#CAN_FMR_FINIT
 ((
ušt8_t
)0x01è

	)

6441 
	#CAN_FM1R_FBM
 ((
ušt16_t
)0x3FFFè

	)

6442 
	#CAN_FM1R_FBM0
 ((
ušt16_t
)0x0001è

	)

6443 
	#CAN_FM1R_FBM1
 ((
ušt16_t
)0x0002è

	)

6444 
	#CAN_FM1R_FBM2
 ((
ušt16_t
)0x0004è

	)

6445 
	#CAN_FM1R_FBM3
 ((
ušt16_t
)0x0008è

	)

6446 
	#CAN_FM1R_FBM4
 ((
ušt16_t
)0x0010è

	)

6447 
	#CAN_FM1R_FBM5
 ((
ušt16_t
)0x0020è

	)

6448 
	#CAN_FM1R_FBM6
 ((
ušt16_t
)0x0040è

	)

6449 
	#CAN_FM1R_FBM7
 ((
ušt16_t
)0x0080è

	)

6450 
	#CAN_FM1R_FBM8
 ((
ušt16_t
)0x0100è

	)

6451 
	#CAN_FM1R_FBM9
 ((
ušt16_t
)0x0200è

	)

6452 
	#CAN_FM1R_FBM10
 ((
ušt16_t
)0x0400è

	)

6453 
	#CAN_FM1R_FBM11
 ((
ušt16_t
)0x0800è

	)

6454 
	#CAN_FM1R_FBM12
 ((
ušt16_t
)0x1000è

	)

6455 
	#CAN_FM1R_FBM13
 ((
ušt16_t
)0x2000è

	)

6458 
	#CAN_FS1R_FSC
 ((
ušt16_t
)0x3FFFè

	)

6459 
	#CAN_FS1R_FSC0
 ((
ušt16_t
)0x0001è

	)

6460 
	#CAN_FS1R_FSC1
 ((
ušt16_t
)0x0002è

	)

6461 
	#CAN_FS1R_FSC2
 ((
ušt16_t
)0x0004è

	)

6462 
	#CAN_FS1R_FSC3
 ((
ušt16_t
)0x0008è

	)

6463 
	#CAN_FS1R_FSC4
 ((
ušt16_t
)0x0010è

	)

6464 
	#CAN_FS1R_FSC5
 ((
ušt16_t
)0x0020è

	)

6465 
	#CAN_FS1R_FSC6
 ((
ušt16_t
)0x0040è

	)

6466 
	#CAN_FS1R_FSC7
 ((
ušt16_t
)0x0080è

	)

6467 
	#CAN_FS1R_FSC8
 ((
ušt16_t
)0x0100è

	)

6468 
	#CAN_FS1R_FSC9
 ((
ušt16_t
)0x0200è

	)

6469 
	#CAN_FS1R_FSC10
 ((
ušt16_t
)0x0400è

	)

6470 
	#CAN_FS1R_FSC11
 ((
ušt16_t
)0x0800è

	)

6471 
	#CAN_FS1R_FSC12
 ((
ušt16_t
)0x1000è

	)

6472 
	#CAN_FS1R_FSC13
 ((
ušt16_t
)0x2000è

	)

6475 
	#CAN_FFA1R_FFA
 ((
ušt16_t
)0x3FFFè

	)

6476 
	#CAN_FFA1R_FFA0
 ((
ušt16_t
)0x0001è

	)

6477 
	#CAN_FFA1R_FFA1
 ((
ušt16_t
)0x0002è

	)

6478 
	#CAN_FFA1R_FFA2
 ((
ušt16_t
)0x0004è

	)

6479 
	#CAN_FFA1R_FFA3
 ((
ušt16_t
)0x0008è

	)

6480 
	#CAN_FFA1R_FFA4
 ((
ušt16_t
)0x0010è

	)

6481 
	#CAN_FFA1R_FFA5
 ((
ušt16_t
)0x0020è

	)

6482 
	#CAN_FFA1R_FFA6
 ((
ušt16_t
)0x0040è

	)

6483 
	#CAN_FFA1R_FFA7
 ((
ušt16_t
)0x0080è

	)

6484 
	#CAN_FFA1R_FFA8
 ((
ušt16_t
)0x0100è

	)

6485 
	#CAN_FFA1R_FFA9
 ((
ušt16_t
)0x0200è

	)

6486 
	#CAN_FFA1R_FFA10
 ((
ušt16_t
)0x0400è

	)

6487 
	#CAN_FFA1R_FFA11
 ((
ušt16_t
)0x0800è

	)

6488 
	#CAN_FFA1R_FFA12
 ((
ušt16_t
)0x1000è

	)

6489 
	#CAN_FFA1R_FFA13
 ((
ušt16_t
)0x2000è

	)

6492 
	#CAN_FA1R_FACT
 ((
ušt16_t
)0x3FFFè

	)

6493 
	#CAN_FA1R_FACT0
 ((
ušt16_t
)0x0001è

	)

6494 
	#CAN_FA1R_FACT1
 ((
ušt16_t
)0x0002è

	)

6495 
	#CAN_FA1R_FACT2
 ((
ušt16_t
)0x0004è

	)

6496 
	#CAN_FA1R_FACT3
 ((
ušt16_t
)0x0008è

	)

6497 
	#CAN_FA1R_FACT4
 ((
ušt16_t
)0x0010è

	)

6498 
	#CAN_FA1R_FACT5
 ((
ušt16_t
)0x0020è

	)

6499 
	#CAN_FA1R_FACT6
 ((
ušt16_t
)0x0040è

	)

6500 
	#CAN_FA1R_FACT7
 ((
ušt16_t
)0x0080è

	)

6501 
	#CAN_FA1R_FACT8
 ((
ušt16_t
)0x0100è

	)

6502 
	#CAN_FA1R_FACT9
 ((
ušt16_t
)0x0200è

	)

6503 
	#CAN_FA1R_FACT10
 ((
ušt16_t
)0x0400è

	)

6504 
	#CAN_FA1R_FACT11
 ((
ušt16_t
)0x0800è

	)

6505 
	#CAN_FA1R_FACT12
 ((
ušt16_t
)0x1000è

	)

6506 
	#CAN_FA1R_FACT13
 ((
ušt16_t
)0x2000è

	)

6509 
	#CAN_F0R1_FB0
 ((
ušt32_t
)0x00000001è

	)

6510 
	#CAN_F0R1_FB1
 ((
ušt32_t
)0x00000002è

	)

6511 
	#CAN_F0R1_FB2
 ((
ušt32_t
)0x00000004è

	)

6512 
	#CAN_F0R1_FB3
 ((
ušt32_t
)0x00000008è

	)

6513 
	#CAN_F0R1_FB4
 ((
ušt32_t
)0x00000010è

	)

6514 
	#CAN_F0R1_FB5
 ((
ušt32_t
)0x00000020è

	)

6515 
	#CAN_F0R1_FB6
 ((
ušt32_t
)0x00000040è

	)

6516 
	#CAN_F0R1_FB7
 ((
ušt32_t
)0x00000080è

	)

6517 
	#CAN_F0R1_FB8
 ((
ušt32_t
)0x00000100è

	)

6518 
	#CAN_F0R1_FB9
 ((
ušt32_t
)0x00000200è

	)

6519 
	#CAN_F0R1_FB10
 ((
ušt32_t
)0x00000400è

	)

6520 
	#CAN_F0R1_FB11
 ((
ušt32_t
)0x00000800è

	)

6521 
	#CAN_F0R1_FB12
 ((
ušt32_t
)0x00001000è

	)

6522 
	#CAN_F0R1_FB13
 ((
ušt32_t
)0x00002000è

	)

6523 
	#CAN_F0R1_FB14
 ((
ušt32_t
)0x00004000è

	)

6524 
	#CAN_F0R1_FB15
 ((
ušt32_t
)0x00008000è

	)

6525 
	#CAN_F0R1_FB16
 ((
ušt32_t
)0x00010000è

	)

6526 
	#CAN_F0R1_FB17
 ((
ušt32_t
)0x00020000è

	)

6527 
	#CAN_F0R1_FB18
 ((
ušt32_t
)0x00040000è

	)

6528 
	#CAN_F0R1_FB19
 ((
ušt32_t
)0x00080000è

	)

6529 
	#CAN_F0R1_FB20
 ((
ušt32_t
)0x00100000è

	)

6530 
	#CAN_F0R1_FB21
 ((
ušt32_t
)0x00200000è

	)

6531 
	#CAN_F0R1_FB22
 ((
ušt32_t
)0x00400000è

	)

6532 
	#CAN_F0R1_FB23
 ((
ušt32_t
)0x00800000è

	)

6533 
	#CAN_F0R1_FB24
 ((
ušt32_t
)0x01000000è

	)

6534 
	#CAN_F0R1_FB25
 ((
ušt32_t
)0x02000000è

	)

6535 
	#CAN_F0R1_FB26
 ((
ušt32_t
)0x04000000è

	)

6536 
	#CAN_F0R1_FB27
 ((
ušt32_t
)0x08000000è

	)

6537 
	#CAN_F0R1_FB28
 ((
ušt32_t
)0x10000000è

	)

6538 
	#CAN_F0R1_FB29
 ((
ušt32_t
)0x20000000è

	)

6539 
	#CAN_F0R1_FB30
 ((
ušt32_t
)0x40000000è

	)

6540 
	#CAN_F0R1_FB31
 ((
ušt32_t
)0x80000000è

	)

6543 
	#CAN_F1R1_FB0
 ((
ušt32_t
)0x00000001è

	)

6544 
	#CAN_F1R1_FB1
 ((
ušt32_t
)0x00000002è

	)

6545 
	#CAN_F1R1_FB2
 ((
ušt32_t
)0x00000004è

	)

6546 
	#CAN_F1R1_FB3
 ((
ušt32_t
)0x00000008è

	)

6547 
	#CAN_F1R1_FB4
 ((
ušt32_t
)0x00000010è

	)

6548 
	#CAN_F1R1_FB5
 ((
ušt32_t
)0x00000020è

	)

6549 
	#CAN_F1R1_FB6
 ((
ušt32_t
)0x00000040è

	)

6550 
	#CAN_F1R1_FB7
 ((
ušt32_t
)0x00000080è

	)

6551 
	#CAN_F1R1_FB8
 ((
ušt32_t
)0x00000100è

	)

6552 
	#CAN_F1R1_FB9
 ((
ušt32_t
)0x00000200è

	)

6553 
	#CAN_F1R1_FB10
 ((
ušt32_t
)0x00000400è

	)

6554 
	#CAN_F1R1_FB11
 ((
ušt32_t
)0x00000800è

	)

6555 
	#CAN_F1R1_FB12
 ((
ušt32_t
)0x00001000è

	)

6556 
	#CAN_F1R1_FB13
 ((
ušt32_t
)0x00002000è

	)

6557 
	#CAN_F1R1_FB14
 ((
ušt32_t
)0x00004000è

	)

6558 
	#CAN_F1R1_FB15
 ((
ušt32_t
)0x00008000è

	)

6559 
	#CAN_F1R1_FB16
 ((
ušt32_t
)0x00010000è

	)

6560 
	#CAN_F1R1_FB17
 ((
ušt32_t
)0x00020000è

	)

6561 
	#CAN_F1R1_FB18
 ((
ušt32_t
)0x00040000è

	)

6562 
	#CAN_F1R1_FB19
 ((
ušt32_t
)0x00080000è

	)

6563 
	#CAN_F1R1_FB20
 ((
ušt32_t
)0x00100000è

	)

6564 
	#CAN_F1R1_FB21
 ((
ušt32_t
)0x00200000è

	)

6565 
	#CAN_F1R1_FB22
 ((
ušt32_t
)0x00400000è

	)

6566 
	#CAN_F1R1_FB23
 ((
ušt32_t
)0x00800000è

	)

6567 
	#CAN_F1R1_FB24
 ((
ušt32_t
)0x01000000è

	)

6568 
	#CAN_F1R1_FB25
 ((
ušt32_t
)0x02000000è

	)

6569 
	#CAN_F1R1_FB26
 ((
ušt32_t
)0x04000000è

	)

6570 
	#CAN_F1R1_FB27
 ((
ušt32_t
)0x08000000è

	)

6571 
	#CAN_F1R1_FB28
 ((
ušt32_t
)0x10000000è

	)

6572 
	#CAN_F1R1_FB29
 ((
ušt32_t
)0x20000000è

	)

6573 
	#CAN_F1R1_FB30
 ((
ušt32_t
)0x40000000è

	)

6574 
	#CAN_F1R1_FB31
 ((
ušt32_t
)0x80000000è

	)

6577 
	#CAN_F2R1_FB0
 ((
ušt32_t
)0x00000001è

	)

6578 
	#CAN_F2R1_FB1
 ((
ušt32_t
)0x00000002è

	)

6579 
	#CAN_F2R1_FB2
 ((
ušt32_t
)0x00000004è

	)

6580 
	#CAN_F2R1_FB3
 ((
ušt32_t
)0x00000008è

	)

6581 
	#CAN_F2R1_FB4
 ((
ušt32_t
)0x00000010è

	)

6582 
	#CAN_F2R1_FB5
 ((
ušt32_t
)0x00000020è

	)

6583 
	#CAN_F2R1_FB6
 ((
ušt32_t
)0x00000040è

	)

6584 
	#CAN_F2R1_FB7
 ((
ušt32_t
)0x00000080è

	)

6585 
	#CAN_F2R1_FB8
 ((
ušt32_t
)0x00000100è

	)

6586 
	#CAN_F2R1_FB9
 ((
ušt32_t
)0x00000200è

	)

6587 
	#CAN_F2R1_FB10
 ((
ušt32_t
)0x00000400è

	)

6588 
	#CAN_F2R1_FB11
 ((
ušt32_t
)0x00000800è

	)

6589 
	#CAN_F2R1_FB12
 ((
ušt32_t
)0x00001000è

	)

6590 
	#CAN_F2R1_FB13
 ((
ušt32_t
)0x00002000è

	)

6591 
	#CAN_F2R1_FB14
 ((
ušt32_t
)0x00004000è

	)

6592 
	#CAN_F2R1_FB15
 ((
ušt32_t
)0x00008000è

	)

6593 
	#CAN_F2R1_FB16
 ((
ušt32_t
)0x00010000è

	)

6594 
	#CAN_F2R1_FB17
 ((
ušt32_t
)0x00020000è

	)

6595 
	#CAN_F2R1_FB18
 ((
ušt32_t
)0x00040000è

	)

6596 
	#CAN_F2R1_FB19
 ((
ušt32_t
)0x00080000è

	)

6597 
	#CAN_F2R1_FB20
 ((
ušt32_t
)0x00100000è

	)

6598 
	#CAN_F2R1_FB21
 ((
ušt32_t
)0x00200000è

	)

6599 
	#CAN_F2R1_FB22
 ((
ušt32_t
)0x00400000è

	)

6600 
	#CAN_F2R1_FB23
 ((
ušt32_t
)0x00800000è

	)

6601 
	#CAN_F2R1_FB24
 ((
ušt32_t
)0x01000000è

	)

6602 
	#CAN_F2R1_FB25
 ((
ušt32_t
)0x02000000è

	)

6603 
	#CAN_F2R1_FB26
 ((
ušt32_t
)0x04000000è

	)

6604 
	#CAN_F2R1_FB27
 ((
ušt32_t
)0x08000000è

	)

6605 
	#CAN_F2R1_FB28
 ((
ušt32_t
)0x10000000è

	)

6606 
	#CAN_F2R1_FB29
 ((
ušt32_t
)0x20000000è

	)

6607 
	#CAN_F2R1_FB30
 ((
ušt32_t
)0x40000000è

	)

6608 
	#CAN_F2R1_FB31
 ((
ušt32_t
)0x80000000è

	)

6611 
	#CAN_F3R1_FB0
 ((
ušt32_t
)0x00000001è

	)

6612 
	#CAN_F3R1_FB1
 ((
ušt32_t
)0x00000002è

	)

6613 
	#CAN_F3R1_FB2
 ((
ušt32_t
)0x00000004è

	)

6614 
	#CAN_F3R1_FB3
 ((
ušt32_t
)0x00000008è

	)

6615 
	#CAN_F3R1_FB4
 ((
ušt32_t
)0x00000010è

	)

6616 
	#CAN_F3R1_FB5
 ((
ušt32_t
)0x00000020è

	)

6617 
	#CAN_F3R1_FB6
 ((
ušt32_t
)0x00000040è

	)

6618 
	#CAN_F3R1_FB7
 ((
ušt32_t
)0x00000080è

	)

6619 
	#CAN_F3R1_FB8
 ((
ušt32_t
)0x00000100è

	)

6620 
	#CAN_F3R1_FB9
 ((
ušt32_t
)0x00000200è

	)

6621 
	#CAN_F3R1_FB10
 ((
ušt32_t
)0x00000400è

	)

6622 
	#CAN_F3R1_FB11
 ((
ušt32_t
)0x00000800è

	)

6623 
	#CAN_F3R1_FB12
 ((
ušt32_t
)0x00001000è

	)

6624 
	#CAN_F3R1_FB13
 ((
ušt32_t
)0x00002000è

	)

6625 
	#CAN_F3R1_FB14
 ((
ušt32_t
)0x00004000è

	)

6626 
	#CAN_F3R1_FB15
 ((
ušt32_t
)0x00008000è

	)

6627 
	#CAN_F3R1_FB16
 ((
ušt32_t
)0x00010000è

	)

6628 
	#CAN_F3R1_FB17
 ((
ušt32_t
)0x00020000è

	)

6629 
	#CAN_F3R1_FB18
 ((
ušt32_t
)0x00040000è

	)

6630 
	#CAN_F3R1_FB19
 ((
ušt32_t
)0x00080000è

	)

6631 
	#CAN_F3R1_FB20
 ((
ušt32_t
)0x00100000è

	)

6632 
	#CAN_F3R1_FB21
 ((
ušt32_t
)0x00200000è

	)

6633 
	#CAN_F3R1_FB22
 ((
ušt32_t
)0x00400000è

	)

6634 
	#CAN_F3R1_FB23
 ((
ušt32_t
)0x00800000è

	)

6635 
	#CAN_F3R1_FB24
 ((
ušt32_t
)0x01000000è

	)

6636 
	#CAN_F3R1_FB25
 ((
ušt32_t
)0x02000000è

	)

6637 
	#CAN_F3R1_FB26
 ((
ušt32_t
)0x04000000è

	)

6638 
	#CAN_F3R1_FB27
 ((
ušt32_t
)0x08000000è

	)

6639 
	#CAN_F3R1_FB28
 ((
ušt32_t
)0x10000000è

	)

6640 
	#CAN_F3R1_FB29
 ((
ušt32_t
)0x20000000è

	)

6641 
	#CAN_F3R1_FB30
 ((
ušt32_t
)0x40000000è

	)

6642 
	#CAN_F3R1_FB31
 ((
ušt32_t
)0x80000000è

	)

6645 
	#CAN_F4R1_FB0
 ((
ušt32_t
)0x00000001è

	)

6646 
	#CAN_F4R1_FB1
 ((
ušt32_t
)0x00000002è

	)

6647 
	#CAN_F4R1_FB2
 ((
ušt32_t
)0x00000004è

	)

6648 
	#CAN_F4R1_FB3
 ((
ušt32_t
)0x00000008è

	)

6649 
	#CAN_F4R1_FB4
 ((
ušt32_t
)0x00000010è

	)

6650 
	#CAN_F4R1_FB5
 ((
ušt32_t
)0x00000020è

	)

6651 
	#CAN_F4R1_FB6
 ((
ušt32_t
)0x00000040è

	)

6652 
	#CAN_F4R1_FB7
 ((
ušt32_t
)0x00000080è

	)

6653 
	#CAN_F4R1_FB8
 ((
ušt32_t
)0x00000100è

	)

6654 
	#CAN_F4R1_FB9
 ((
ušt32_t
)0x00000200è

	)

6655 
	#CAN_F4R1_FB10
 ((
ušt32_t
)0x00000400è

	)

6656 
	#CAN_F4R1_FB11
 ((
ušt32_t
)0x00000800è

	)

6657 
	#CAN_F4R1_FB12
 ((
ušt32_t
)0x00001000è

	)

6658 
	#CAN_F4R1_FB13
 ((
ušt32_t
)0x00002000è

	)

6659 
	#CAN_F4R1_FB14
 ((
ušt32_t
)0x00004000è

	)

6660 
	#CAN_F4R1_FB15
 ((
ušt32_t
)0x00008000è

	)

6661 
	#CAN_F4R1_FB16
 ((
ušt32_t
)0x00010000è

	)

6662 
	#CAN_F4R1_FB17
 ((
ušt32_t
)0x00020000è

	)

6663 
	#CAN_F4R1_FB18
 ((
ušt32_t
)0x00040000è

	)

6664 
	#CAN_F4R1_FB19
 ((
ušt32_t
)0x00080000è

	)

6665 
	#CAN_F4R1_FB20
 ((
ušt32_t
)0x00100000è

	)

6666 
	#CAN_F4R1_FB21
 ((
ušt32_t
)0x00200000è

	)

6667 
	#CAN_F4R1_FB22
 ((
ušt32_t
)0x00400000è

	)

6668 
	#CAN_F4R1_FB23
 ((
ušt32_t
)0x00800000è

	)

6669 
	#CAN_F4R1_FB24
 ((
ušt32_t
)0x01000000è

	)

6670 
	#CAN_F4R1_FB25
 ((
ušt32_t
)0x02000000è

	)

6671 
	#CAN_F4R1_FB26
 ((
ušt32_t
)0x04000000è

	)

6672 
	#CAN_F4R1_FB27
 ((
ušt32_t
)0x08000000è

	)

6673 
	#CAN_F4R1_FB28
 ((
ušt32_t
)0x10000000è

	)

6674 
	#CAN_F4R1_FB29
 ((
ušt32_t
)0x20000000è

	)

6675 
	#CAN_F4R1_FB30
 ((
ušt32_t
)0x40000000è

	)

6676 
	#CAN_F4R1_FB31
 ((
ušt32_t
)0x80000000è

	)

6679 
	#CAN_F5R1_FB0
 ((
ušt32_t
)0x00000001è

	)

6680 
	#CAN_F5R1_FB1
 ((
ušt32_t
)0x00000002è

	)

6681 
	#CAN_F5R1_FB2
 ((
ušt32_t
)0x00000004è

	)

6682 
	#CAN_F5R1_FB3
 ((
ušt32_t
)0x00000008è

	)

6683 
	#CAN_F5R1_FB4
 ((
ušt32_t
)0x00000010è

	)

6684 
	#CAN_F5R1_FB5
 ((
ušt32_t
)0x00000020è

	)

6685 
	#CAN_F5R1_FB6
 ((
ušt32_t
)0x00000040è

	)

6686 
	#CAN_F5R1_FB7
 ((
ušt32_t
)0x00000080è

	)

6687 
	#CAN_F5R1_FB8
 ((
ušt32_t
)0x00000100è

	)

6688 
	#CAN_F5R1_FB9
 ((
ušt32_t
)0x00000200è

	)

6689 
	#CAN_F5R1_FB10
 ((
ušt32_t
)0x00000400è

	)

6690 
	#CAN_F5R1_FB11
 ((
ušt32_t
)0x00000800è

	)

6691 
	#CAN_F5R1_FB12
 ((
ušt32_t
)0x00001000è

	)

6692 
	#CAN_F5R1_FB13
 ((
ušt32_t
)0x00002000è

	)

6693 
	#CAN_F5R1_FB14
 ((
ušt32_t
)0x00004000è

	)

6694 
	#CAN_F5R1_FB15
 ((
ušt32_t
)0x00008000è

	)

6695 
	#CAN_F5R1_FB16
 ((
ušt32_t
)0x00010000è

	)

6696 
	#CAN_F5R1_FB17
 ((
ušt32_t
)0x00020000è

	)

6697 
	#CAN_F5R1_FB18
 ((
ušt32_t
)0x00040000è

	)

6698 
	#CAN_F5R1_FB19
 ((
ušt32_t
)0x00080000è

	)

6699 
	#CAN_F5R1_FB20
 ((
ušt32_t
)0x00100000è

	)

6700 
	#CAN_F5R1_FB21
 ((
ušt32_t
)0x00200000è

	)

6701 
	#CAN_F5R1_FB22
 ((
ušt32_t
)0x00400000è

	)

6702 
	#CAN_F5R1_FB23
 ((
ušt32_t
)0x00800000è

	)

6703 
	#CAN_F5R1_FB24
 ((
ušt32_t
)0x01000000è

	)

6704 
	#CAN_F5R1_FB25
 ((
ušt32_t
)0x02000000è

	)

6705 
	#CAN_F5R1_FB26
 ((
ušt32_t
)0x04000000è

	)

6706 
	#CAN_F5R1_FB27
 ((
ušt32_t
)0x08000000è

	)

6707 
	#CAN_F5R1_FB28
 ((
ušt32_t
)0x10000000è

	)

6708 
	#CAN_F5R1_FB29
 ((
ušt32_t
)0x20000000è

	)

6709 
	#CAN_F5R1_FB30
 ((
ušt32_t
)0x40000000è

	)

6710 
	#CAN_F5R1_FB31
 ((
ušt32_t
)0x80000000è

	)

6713 
	#CAN_F6R1_FB0
 ((
ušt32_t
)0x00000001è

	)

6714 
	#CAN_F6R1_FB1
 ((
ušt32_t
)0x00000002è

	)

6715 
	#CAN_F6R1_FB2
 ((
ušt32_t
)0x00000004è

	)

6716 
	#CAN_F6R1_FB3
 ((
ušt32_t
)0x00000008è

	)

6717 
	#CAN_F6R1_FB4
 ((
ušt32_t
)0x00000010è

	)

6718 
	#CAN_F6R1_FB5
 ((
ušt32_t
)0x00000020è

	)

6719 
	#CAN_F6R1_FB6
 ((
ušt32_t
)0x00000040è

	)

6720 
	#CAN_F6R1_FB7
 ((
ušt32_t
)0x00000080è

	)

6721 
	#CAN_F6R1_FB8
 ((
ušt32_t
)0x00000100è

	)

6722 
	#CAN_F6R1_FB9
 ((
ušt32_t
)0x00000200è

	)

6723 
	#CAN_F6R1_FB10
 ((
ušt32_t
)0x00000400è

	)

6724 
	#CAN_F6R1_FB11
 ((
ušt32_t
)0x00000800è

	)

6725 
	#CAN_F6R1_FB12
 ((
ušt32_t
)0x00001000è

	)

6726 
	#CAN_F6R1_FB13
 ((
ušt32_t
)0x00002000è

	)

6727 
	#CAN_F6R1_FB14
 ((
ušt32_t
)0x00004000è

	)

6728 
	#CAN_F6R1_FB15
 ((
ušt32_t
)0x00008000è

	)

6729 
	#CAN_F6R1_FB16
 ((
ušt32_t
)0x00010000è

	)

6730 
	#CAN_F6R1_FB17
 ((
ušt32_t
)0x00020000è

	)

6731 
	#CAN_F6R1_FB18
 ((
ušt32_t
)0x00040000è

	)

6732 
	#CAN_F6R1_FB19
 ((
ušt32_t
)0x00080000è

	)

6733 
	#CAN_F6R1_FB20
 ((
ušt32_t
)0x00100000è

	)

6734 
	#CAN_F6R1_FB21
 ((
ušt32_t
)0x00200000è

	)

6735 
	#CAN_F6R1_FB22
 ((
ušt32_t
)0x00400000è

	)

6736 
	#CAN_F6R1_FB23
 ((
ušt32_t
)0x00800000è

	)

6737 
	#CAN_F6R1_FB24
 ((
ušt32_t
)0x01000000è

	)

6738 
	#CAN_F6R1_FB25
 ((
ušt32_t
)0x02000000è

	)

6739 
	#CAN_F6R1_FB26
 ((
ušt32_t
)0x04000000è

	)

6740 
	#CAN_F6R1_FB27
 ((
ušt32_t
)0x08000000è

	)

6741 
	#CAN_F6R1_FB28
 ((
ušt32_t
)0x10000000è

	)

6742 
	#CAN_F6R1_FB29
 ((
ušt32_t
)0x20000000è

	)

6743 
	#CAN_F6R1_FB30
 ((
ušt32_t
)0x40000000è

	)

6744 
	#CAN_F6R1_FB31
 ((
ušt32_t
)0x80000000è

	)

6747 
	#CAN_F7R1_FB0
 ((
ušt32_t
)0x00000001è

	)

6748 
	#CAN_F7R1_FB1
 ((
ušt32_t
)0x00000002è

	)

6749 
	#CAN_F7R1_FB2
 ((
ušt32_t
)0x00000004è

	)

6750 
	#CAN_F7R1_FB3
 ((
ušt32_t
)0x00000008è

	)

6751 
	#CAN_F7R1_FB4
 ((
ušt32_t
)0x00000010è

	)

6752 
	#CAN_F7R1_FB5
 ((
ušt32_t
)0x00000020è

	)

6753 
	#CAN_F7R1_FB6
 ((
ušt32_t
)0x00000040è

	)

6754 
	#CAN_F7R1_FB7
 ((
ušt32_t
)0x00000080è

	)

6755 
	#CAN_F7R1_FB8
 ((
ušt32_t
)0x00000100è

	)

6756 
	#CAN_F7R1_FB9
 ((
ušt32_t
)0x00000200è

	)

6757 
	#CAN_F7R1_FB10
 ((
ušt32_t
)0x00000400è

	)

6758 
	#CAN_F7R1_FB11
 ((
ušt32_t
)0x00000800è

	)

6759 
	#CAN_F7R1_FB12
 ((
ušt32_t
)0x00001000è

	)

6760 
	#CAN_F7R1_FB13
 ((
ušt32_t
)0x00002000è

	)

6761 
	#CAN_F7R1_FB14
 ((
ušt32_t
)0x00004000è

	)

6762 
	#CAN_F7R1_FB15
 ((
ušt32_t
)0x00008000è

	)

6763 
	#CAN_F7R1_FB16
 ((
ušt32_t
)0x00010000è

	)

6764 
	#CAN_F7R1_FB17
 ((
ušt32_t
)0x00020000è

	)

6765 
	#CAN_F7R1_FB18
 ((
ušt32_t
)0x00040000è

	)

6766 
	#CAN_F7R1_FB19
 ((
ušt32_t
)0x00080000è

	)

6767 
	#CAN_F7R1_FB20
 ((
ušt32_t
)0x00100000è

	)

6768 
	#CAN_F7R1_FB21
 ((
ušt32_t
)0x00200000è

	)

6769 
	#CAN_F7R1_FB22
 ((
ušt32_t
)0x00400000è

	)

6770 
	#CAN_F7R1_FB23
 ((
ušt32_t
)0x00800000è

	)

6771 
	#CAN_F7R1_FB24
 ((
ušt32_t
)0x01000000è

	)

6772 
	#CAN_F7R1_FB25
 ((
ušt32_t
)0x02000000è

	)

6773 
	#CAN_F7R1_FB26
 ((
ušt32_t
)0x04000000è

	)

6774 
	#CAN_F7R1_FB27
 ((
ušt32_t
)0x08000000è

	)

6775 
	#CAN_F7R1_FB28
 ((
ušt32_t
)0x10000000è

	)

6776 
	#CAN_F7R1_FB29
 ((
ušt32_t
)0x20000000è

	)

6777 
	#CAN_F7R1_FB30
 ((
ušt32_t
)0x40000000è

	)

6778 
	#CAN_F7R1_FB31
 ((
ušt32_t
)0x80000000è

	)

6781 
	#CAN_F8R1_FB0
 ((
ušt32_t
)0x00000001è

	)

6782 
	#CAN_F8R1_FB1
 ((
ušt32_t
)0x00000002è

	)

6783 
	#CAN_F8R1_FB2
 ((
ušt32_t
)0x00000004è

	)

6784 
	#CAN_F8R1_FB3
 ((
ušt32_t
)0x00000008è

	)

6785 
	#CAN_F8R1_FB4
 ((
ušt32_t
)0x00000010è

	)

6786 
	#CAN_F8R1_FB5
 ((
ušt32_t
)0x00000020è

	)

6787 
	#CAN_F8R1_FB6
 ((
ušt32_t
)0x00000040è

	)

6788 
	#CAN_F8R1_FB7
 ((
ušt32_t
)0x00000080è

	)

6789 
	#CAN_F8R1_FB8
 ((
ušt32_t
)0x00000100è

	)

6790 
	#CAN_F8R1_FB9
 ((
ušt32_t
)0x00000200è

	)

6791 
	#CAN_F8R1_FB10
 ((
ušt32_t
)0x00000400è

	)

6792 
	#CAN_F8R1_FB11
 ((
ušt32_t
)0x00000800è

	)

6793 
	#CAN_F8R1_FB12
 ((
ušt32_t
)0x00001000è

	)

6794 
	#CAN_F8R1_FB13
 ((
ušt32_t
)0x00002000è

	)

6795 
	#CAN_F8R1_FB14
 ((
ušt32_t
)0x00004000è

	)

6796 
	#CAN_F8R1_FB15
 ((
ušt32_t
)0x00008000è

	)

6797 
	#CAN_F8R1_FB16
 ((
ušt32_t
)0x00010000è

	)

6798 
	#CAN_F8R1_FB17
 ((
ušt32_t
)0x00020000è

	)

6799 
	#CAN_F8R1_FB18
 ((
ušt32_t
)0x00040000è

	)

6800 
	#CAN_F8R1_FB19
 ((
ušt32_t
)0x00080000è

	)

6801 
	#CAN_F8R1_FB20
 ((
ušt32_t
)0x00100000è

	)

6802 
	#CAN_F8R1_FB21
 ((
ušt32_t
)0x00200000è

	)

6803 
	#CAN_F8R1_FB22
 ((
ušt32_t
)0x00400000è

	)

6804 
	#CAN_F8R1_FB23
 ((
ušt32_t
)0x00800000è

	)

6805 
	#CAN_F8R1_FB24
 ((
ušt32_t
)0x01000000è

	)

6806 
	#CAN_F8R1_FB25
 ((
ušt32_t
)0x02000000è

	)

6807 
	#CAN_F8R1_FB26
 ((
ušt32_t
)0x04000000è

	)

6808 
	#CAN_F8R1_FB27
 ((
ušt32_t
)0x08000000è

	)

6809 
	#CAN_F8R1_FB28
 ((
ušt32_t
)0x10000000è

	)

6810 
	#CAN_F8R1_FB29
 ((
ušt32_t
)0x20000000è

	)

6811 
	#CAN_F8R1_FB30
 ((
ušt32_t
)0x40000000è

	)

6812 
	#CAN_F8R1_FB31
 ((
ušt32_t
)0x80000000è

	)

6815 
	#CAN_F9R1_FB0
 ((
ušt32_t
)0x00000001è

	)

6816 
	#CAN_F9R1_FB1
 ((
ušt32_t
)0x00000002è

	)

6817 
	#CAN_F9R1_FB2
 ((
ušt32_t
)0x00000004è

	)

6818 
	#CAN_F9R1_FB3
 ((
ušt32_t
)0x00000008è

	)

6819 
	#CAN_F9R1_FB4
 ((
ušt32_t
)0x00000010è

	)

6820 
	#CAN_F9R1_FB5
 ((
ušt32_t
)0x00000020è

	)

6821 
	#CAN_F9R1_FB6
 ((
ušt32_t
)0x00000040è

	)

6822 
	#CAN_F9R1_FB7
 ((
ušt32_t
)0x00000080è

	)

6823 
	#CAN_F9R1_FB8
 ((
ušt32_t
)0x00000100è

	)

6824 
	#CAN_F9R1_FB9
 ((
ušt32_t
)0x00000200è

	)

6825 
	#CAN_F9R1_FB10
 ((
ušt32_t
)0x00000400è

	)

6826 
	#CAN_F9R1_FB11
 ((
ušt32_t
)0x00000800è

	)

6827 
	#CAN_F9R1_FB12
 ((
ušt32_t
)0x00001000è

	)

6828 
	#CAN_F9R1_FB13
 ((
ušt32_t
)0x00002000è

	)

6829 
	#CAN_F9R1_FB14
 ((
ušt32_t
)0x00004000è

	)

6830 
	#CAN_F9R1_FB15
 ((
ušt32_t
)0x00008000è

	)

6831 
	#CAN_F9R1_FB16
 ((
ušt32_t
)0x00010000è

	)

6832 
	#CAN_F9R1_FB17
 ((
ušt32_t
)0x00020000è

	)

6833 
	#CAN_F9R1_FB18
 ((
ušt32_t
)0x00040000è

	)

6834 
	#CAN_F9R1_FB19
 ((
ušt32_t
)0x00080000è

	)

6835 
	#CAN_F9R1_FB20
 ((
ušt32_t
)0x00100000è

	)

6836 
	#CAN_F9R1_FB21
 ((
ušt32_t
)0x00200000è

	)

6837 
	#CAN_F9R1_FB22
 ((
ušt32_t
)0x00400000è

	)

6838 
	#CAN_F9R1_FB23
 ((
ušt32_t
)0x00800000è

	)

6839 
	#CAN_F9R1_FB24
 ((
ušt32_t
)0x01000000è

	)

6840 
	#CAN_F9R1_FB25
 ((
ušt32_t
)0x02000000è

	)

6841 
	#CAN_F9R1_FB26
 ((
ušt32_t
)0x04000000è

	)

6842 
	#CAN_F9R1_FB27
 ((
ušt32_t
)0x08000000è

	)

6843 
	#CAN_F9R1_FB28
 ((
ušt32_t
)0x10000000è

	)

6844 
	#CAN_F9R1_FB29
 ((
ušt32_t
)0x20000000è

	)

6845 
	#CAN_F9R1_FB30
 ((
ušt32_t
)0x40000000è

	)

6846 
	#CAN_F9R1_FB31
 ((
ušt32_t
)0x80000000è

	)

6849 
	#CAN_F10R1_FB0
 ((
ušt32_t
)0x00000001è

	)

6850 
	#CAN_F10R1_FB1
 ((
ušt32_t
)0x00000002è

	)

6851 
	#CAN_F10R1_FB2
 ((
ušt32_t
)0x00000004è

	)

6852 
	#CAN_F10R1_FB3
 ((
ušt32_t
)0x00000008è

	)

6853 
	#CAN_F10R1_FB4
 ((
ušt32_t
)0x00000010è

	)

6854 
	#CAN_F10R1_FB5
 ((
ušt32_t
)0x00000020è

	)

6855 
	#CAN_F10R1_FB6
 ((
ušt32_t
)0x00000040è

	)

6856 
	#CAN_F10R1_FB7
 ((
ušt32_t
)0x00000080è

	)

6857 
	#CAN_F10R1_FB8
 ((
ušt32_t
)0x00000100è

	)

6858 
	#CAN_F10R1_FB9
 ((
ušt32_t
)0x00000200è

	)

6859 
	#CAN_F10R1_FB10
 ((
ušt32_t
)0x00000400è

	)

6860 
	#CAN_F10R1_FB11
 ((
ušt32_t
)0x00000800è

	)

6861 
	#CAN_F10R1_FB12
 ((
ušt32_t
)0x00001000è

	)

6862 
	#CAN_F10R1_FB13
 ((
ušt32_t
)0x00002000è

	)

6863 
	#CAN_F10R1_FB14
 ((
ušt32_t
)0x00004000è

	)

6864 
	#CAN_F10R1_FB15
 ((
ušt32_t
)0x00008000è

	)

6865 
	#CAN_F10R1_FB16
 ((
ušt32_t
)0x00010000è

	)

6866 
	#CAN_F10R1_FB17
 ((
ušt32_t
)0x00020000è

	)

6867 
	#CAN_F10R1_FB18
 ((
ušt32_t
)0x00040000è

	)

6868 
	#CAN_F10R1_FB19
 ((
ušt32_t
)0x00080000è

	)

6869 
	#CAN_F10R1_FB20
 ((
ušt32_t
)0x00100000è

	)

6870 
	#CAN_F10R1_FB21
 ((
ušt32_t
)0x00200000è

	)

6871 
	#CAN_F10R1_FB22
 ((
ušt32_t
)0x00400000è

	)

6872 
	#CAN_F10R1_FB23
 ((
ušt32_t
)0x00800000è

	)

6873 
	#CAN_F10R1_FB24
 ((
ušt32_t
)0x01000000è

	)

6874 
	#CAN_F10R1_FB25
 ((
ušt32_t
)0x02000000è

	)

6875 
	#CAN_F10R1_FB26
 ((
ušt32_t
)0x04000000è

	)

6876 
	#CAN_F10R1_FB27
 ((
ušt32_t
)0x08000000è

	)

6877 
	#CAN_F10R1_FB28
 ((
ušt32_t
)0x10000000è

	)

6878 
	#CAN_F10R1_FB29
 ((
ušt32_t
)0x20000000è

	)

6879 
	#CAN_F10R1_FB30
 ((
ušt32_t
)0x40000000è

	)

6880 
	#CAN_F10R1_FB31
 ((
ušt32_t
)0x80000000è

	)

6883 
	#CAN_F11R1_FB0
 ((
ušt32_t
)0x00000001è

	)

6884 
	#CAN_F11R1_FB1
 ((
ušt32_t
)0x00000002è

	)

6885 
	#CAN_F11R1_FB2
 ((
ušt32_t
)0x00000004è

	)

6886 
	#CAN_F11R1_FB3
 ((
ušt32_t
)0x00000008è

	)

6887 
	#CAN_F11R1_FB4
 ((
ušt32_t
)0x00000010è

	)

6888 
	#CAN_F11R1_FB5
 ((
ušt32_t
)0x00000020è

	)

6889 
	#CAN_F11R1_FB6
 ((
ušt32_t
)0x00000040è

	)

6890 
	#CAN_F11R1_FB7
 ((
ušt32_t
)0x00000080è

	)

6891 
	#CAN_F11R1_FB8
 ((
ušt32_t
)0x00000100è

	)

6892 
	#CAN_F11R1_FB9
 ((
ušt32_t
)0x00000200è

	)

6893 
	#CAN_F11R1_FB10
 ((
ušt32_t
)0x00000400è

	)

6894 
	#CAN_F11R1_FB11
 ((
ušt32_t
)0x00000800è

	)

6895 
	#CAN_F11R1_FB12
 ((
ušt32_t
)0x00001000è

	)

6896 
	#CAN_F11R1_FB13
 ((
ušt32_t
)0x00002000è

	)

6897 
	#CAN_F11R1_FB14
 ((
ušt32_t
)0x00004000è

	)

6898 
	#CAN_F11R1_FB15
 ((
ušt32_t
)0x00008000è

	)

6899 
	#CAN_F11R1_FB16
 ((
ušt32_t
)0x00010000è

	)

6900 
	#CAN_F11R1_FB17
 ((
ušt32_t
)0x00020000è

	)

6901 
	#CAN_F11R1_FB18
 ((
ušt32_t
)0x00040000è

	)

6902 
	#CAN_F11R1_FB19
 ((
ušt32_t
)0x00080000è

	)

6903 
	#CAN_F11R1_FB20
 ((
ušt32_t
)0x00100000è

	)

6904 
	#CAN_F11R1_FB21
 ((
ušt32_t
)0x00200000è

	)

6905 
	#CAN_F11R1_FB22
 ((
ušt32_t
)0x00400000è

	)

6906 
	#CAN_F11R1_FB23
 ((
ušt32_t
)0x00800000è

	)

6907 
	#CAN_F11R1_FB24
 ((
ušt32_t
)0x01000000è

	)

6908 
	#CAN_F11R1_FB25
 ((
ušt32_t
)0x02000000è

	)

6909 
	#CAN_F11R1_FB26
 ((
ušt32_t
)0x04000000è

	)

6910 
	#CAN_F11R1_FB27
 ((
ušt32_t
)0x08000000è

	)

6911 
	#CAN_F11R1_FB28
 ((
ušt32_t
)0x10000000è

	)

6912 
	#CAN_F11R1_FB29
 ((
ušt32_t
)0x20000000è

	)

6913 
	#CAN_F11R1_FB30
 ((
ušt32_t
)0x40000000è

	)

6914 
	#CAN_F11R1_FB31
 ((
ušt32_t
)0x80000000è

	)

6917 
	#CAN_F12R1_FB0
 ((
ušt32_t
)0x00000001è

	)

6918 
	#CAN_F12R1_FB1
 ((
ušt32_t
)0x00000002è

	)

6919 
	#CAN_F12R1_FB2
 ((
ušt32_t
)0x00000004è

	)

6920 
	#CAN_F12R1_FB3
 ((
ušt32_t
)0x00000008è

	)

6921 
	#CAN_F12R1_FB4
 ((
ušt32_t
)0x00000010è

	)

6922 
	#CAN_F12R1_FB5
 ((
ušt32_t
)0x00000020è

	)

6923 
	#CAN_F12R1_FB6
 ((
ušt32_t
)0x00000040è

	)

6924 
	#CAN_F12R1_FB7
 ((
ušt32_t
)0x00000080è

	)

6925 
	#CAN_F12R1_FB8
 ((
ušt32_t
)0x00000100è

	)

6926 
	#CAN_F12R1_FB9
 ((
ušt32_t
)0x00000200è

	)

6927 
	#CAN_F12R1_FB10
 ((
ušt32_t
)0x00000400è

	)

6928 
	#CAN_F12R1_FB11
 ((
ušt32_t
)0x00000800è

	)

6929 
	#CAN_F12R1_FB12
 ((
ušt32_t
)0x00001000è

	)

6930 
	#CAN_F12R1_FB13
 ((
ušt32_t
)0x00002000è

	)

6931 
	#CAN_F12R1_FB14
 ((
ušt32_t
)0x00004000è

	)

6932 
	#CAN_F12R1_FB15
 ((
ušt32_t
)0x00008000è

	)

6933 
	#CAN_F12R1_FB16
 ((
ušt32_t
)0x00010000è

	)

6934 
	#CAN_F12R1_FB17
 ((
ušt32_t
)0x00020000è

	)

6935 
	#CAN_F12R1_FB18
 ((
ušt32_t
)0x00040000è

	)

6936 
	#CAN_F12R1_FB19
 ((
ušt32_t
)0x00080000è

	)

6937 
	#CAN_F12R1_FB20
 ((
ušt32_t
)0x00100000è

	)

6938 
	#CAN_F12R1_FB21
 ((
ušt32_t
)0x00200000è

	)

6939 
	#CAN_F12R1_FB22
 ((
ušt32_t
)0x00400000è

	)

6940 
	#CAN_F12R1_FB23
 ((
ušt32_t
)0x00800000è

	)

6941 
	#CAN_F12R1_FB24
 ((
ušt32_t
)0x01000000è

	)

6942 
	#CAN_F12R1_FB25
 ((
ušt32_t
)0x02000000è

	)

6943 
	#CAN_F12R1_FB26
 ((
ušt32_t
)0x04000000è

	)

6944 
	#CAN_F12R1_FB27
 ((
ušt32_t
)0x08000000è

	)

6945 
	#CAN_F12R1_FB28
 ((
ušt32_t
)0x10000000è

	)

6946 
	#CAN_F12R1_FB29
 ((
ušt32_t
)0x20000000è

	)

6947 
	#CAN_F12R1_FB30
 ((
ušt32_t
)0x40000000è

	)

6948 
	#CAN_F12R1_FB31
 ((
ušt32_t
)0x80000000è

	)

6951 
	#CAN_F13R1_FB0
 ((
ušt32_t
)0x00000001è

	)

6952 
	#CAN_F13R1_FB1
 ((
ušt32_t
)0x00000002è

	)

6953 
	#CAN_F13R1_FB2
 ((
ušt32_t
)0x00000004è

	)

6954 
	#CAN_F13R1_FB3
 ((
ušt32_t
)0x00000008è

	)

6955 
	#CAN_F13R1_FB4
 ((
ušt32_t
)0x00000010è

	)

6956 
	#CAN_F13R1_FB5
 ((
ušt32_t
)0x00000020è

	)

6957 
	#CAN_F13R1_FB6
 ((
ušt32_t
)0x00000040è

	)

6958 
	#CAN_F13R1_FB7
 ((
ušt32_t
)0x00000080è

	)

6959 
	#CAN_F13R1_FB8
 ((
ušt32_t
)0x00000100è

	)

6960 
	#CAN_F13R1_FB9
 ((
ušt32_t
)0x00000200è

	)

6961 
	#CAN_F13R1_FB10
 ((
ušt32_t
)0x00000400è

	)

6962 
	#CAN_F13R1_FB11
 ((
ušt32_t
)0x00000800è

	)

6963 
	#CAN_F13R1_FB12
 ((
ušt32_t
)0x00001000è

	)

6964 
	#CAN_F13R1_FB13
 ((
ušt32_t
)0x00002000è

	)

6965 
	#CAN_F13R1_FB14
 ((
ušt32_t
)0x00004000è

	)

6966 
	#CAN_F13R1_FB15
 ((
ušt32_t
)0x00008000è

	)

6967 
	#CAN_F13R1_FB16
 ((
ušt32_t
)0x00010000è

	)

6968 
	#CAN_F13R1_FB17
 ((
ušt32_t
)0x00020000è

	)

6969 
	#CAN_F13R1_FB18
 ((
ušt32_t
)0x00040000è

	)

6970 
	#CAN_F13R1_FB19
 ((
ušt32_t
)0x00080000è

	)

6971 
	#CAN_F13R1_FB20
 ((
ušt32_t
)0x00100000è

	)

6972 
	#CAN_F13R1_FB21
 ((
ušt32_t
)0x00200000è

	)

6973 
	#CAN_F13R1_FB22
 ((
ušt32_t
)0x00400000è

	)

6974 
	#CAN_F13R1_FB23
 ((
ušt32_t
)0x00800000è

	)

6975 
	#CAN_F13R1_FB24
 ((
ušt32_t
)0x01000000è

	)

6976 
	#CAN_F13R1_FB25
 ((
ušt32_t
)0x02000000è

	)

6977 
	#CAN_F13R1_FB26
 ((
ušt32_t
)0x04000000è

	)

6978 
	#CAN_F13R1_FB27
 ((
ušt32_t
)0x08000000è

	)

6979 
	#CAN_F13R1_FB28
 ((
ušt32_t
)0x10000000è

	)

6980 
	#CAN_F13R1_FB29
 ((
ušt32_t
)0x20000000è

	)

6981 
	#CAN_F13R1_FB30
 ((
ušt32_t
)0x40000000è

	)

6982 
	#CAN_F13R1_FB31
 ((
ušt32_t
)0x80000000è

	)

6985 
	#CAN_F0R2_FB0
 ((
ušt32_t
)0x00000001è

	)

6986 
	#CAN_F0R2_FB1
 ((
ušt32_t
)0x00000002è

	)

6987 
	#CAN_F0R2_FB2
 ((
ušt32_t
)0x00000004è

	)

6988 
	#CAN_F0R2_FB3
 ((
ušt32_t
)0x00000008è

	)

6989 
	#CAN_F0R2_FB4
 ((
ušt32_t
)0x00000010è

	)

6990 
	#CAN_F0R2_FB5
 ((
ušt32_t
)0x00000020è

	)

6991 
	#CAN_F0R2_FB6
 ((
ušt32_t
)0x00000040è

	)

6992 
	#CAN_F0R2_FB7
 ((
ušt32_t
)0x00000080è

	)

6993 
	#CAN_F0R2_FB8
 ((
ušt32_t
)0x00000100è

	)

6994 
	#CAN_F0R2_FB9
 ((
ušt32_t
)0x00000200è

	)

6995 
	#CAN_F0R2_FB10
 ((
ušt32_t
)0x00000400è

	)

6996 
	#CAN_F0R2_FB11
 ((
ušt32_t
)0x00000800è

	)

6997 
	#CAN_F0R2_FB12
 ((
ušt32_t
)0x00001000è

	)

6998 
	#CAN_F0R2_FB13
 ((
ušt32_t
)0x00002000è

	)

6999 
	#CAN_F0R2_FB14
 ((
ušt32_t
)0x00004000è

	)

7000 
	#CAN_F0R2_FB15
 ((
ušt32_t
)0x00008000è

	)

7001 
	#CAN_F0R2_FB16
 ((
ušt32_t
)0x00010000è

	)

7002 
	#CAN_F0R2_FB17
 ((
ušt32_t
)0x00020000è

	)

7003 
	#CAN_F0R2_FB18
 ((
ušt32_t
)0x00040000è

	)

7004 
	#CAN_F0R2_FB19
 ((
ušt32_t
)0x00080000è

	)

7005 
	#CAN_F0R2_FB20
 ((
ušt32_t
)0x00100000è

	)

7006 
	#CAN_F0R2_FB21
 ((
ušt32_t
)0x00200000è

	)

7007 
	#CAN_F0R2_FB22
 ((
ušt32_t
)0x00400000è

	)

7008 
	#CAN_F0R2_FB23
 ((
ušt32_t
)0x00800000è

	)

7009 
	#CAN_F0R2_FB24
 ((
ušt32_t
)0x01000000è

	)

7010 
	#CAN_F0R2_FB25
 ((
ušt32_t
)0x02000000è

	)

7011 
	#CAN_F0R2_FB26
 ((
ušt32_t
)0x04000000è

	)

7012 
	#CAN_F0R2_FB27
 ((
ušt32_t
)0x08000000è

	)

7013 
	#CAN_F0R2_FB28
 ((
ušt32_t
)0x10000000è

	)

7014 
	#CAN_F0R2_FB29
 ((
ušt32_t
)0x20000000è

	)

7015 
	#CAN_F0R2_FB30
 ((
ušt32_t
)0x40000000è

	)

7016 
	#CAN_F0R2_FB31
 ((
ušt32_t
)0x80000000è

	)

7019 
	#CAN_F1R2_FB0
 ((
ušt32_t
)0x00000001è

	)

7020 
	#CAN_F1R2_FB1
 ((
ušt32_t
)0x00000002è

	)

7021 
	#CAN_F1R2_FB2
 ((
ušt32_t
)0x00000004è

	)

7022 
	#CAN_F1R2_FB3
 ((
ušt32_t
)0x00000008è

	)

7023 
	#CAN_F1R2_FB4
 ((
ušt32_t
)0x00000010è

	)

7024 
	#CAN_F1R2_FB5
 ((
ušt32_t
)0x00000020è

	)

7025 
	#CAN_F1R2_FB6
 ((
ušt32_t
)0x00000040è

	)

7026 
	#CAN_F1R2_FB7
 ((
ušt32_t
)0x00000080è

	)

7027 
	#CAN_F1R2_FB8
 ((
ušt32_t
)0x00000100è

	)

7028 
	#CAN_F1R2_FB9
 ((
ušt32_t
)0x00000200è

	)

7029 
	#CAN_F1R2_FB10
 ((
ušt32_t
)0x00000400è

	)

7030 
	#CAN_F1R2_FB11
 ((
ušt32_t
)0x00000800è

	)

7031 
	#CAN_F1R2_FB12
 ((
ušt32_t
)0x00001000è

	)

7032 
	#CAN_F1R2_FB13
 ((
ušt32_t
)0x00002000è

	)

7033 
	#CAN_F1R2_FB14
 ((
ušt32_t
)0x00004000è

	)

7034 
	#CAN_F1R2_FB15
 ((
ušt32_t
)0x00008000è

	)

7035 
	#CAN_F1R2_FB16
 ((
ušt32_t
)0x00010000è

	)

7036 
	#CAN_F1R2_FB17
 ((
ušt32_t
)0x00020000è

	)

7037 
	#CAN_F1R2_FB18
 ((
ušt32_t
)0x00040000è

	)

7038 
	#CAN_F1R2_FB19
 ((
ušt32_t
)0x00080000è

	)

7039 
	#CAN_F1R2_FB20
 ((
ušt32_t
)0x00100000è

	)

7040 
	#CAN_F1R2_FB21
 ((
ušt32_t
)0x00200000è

	)

7041 
	#CAN_F1R2_FB22
 ((
ušt32_t
)0x00400000è

	)

7042 
	#CAN_F1R2_FB23
 ((
ušt32_t
)0x00800000è

	)

7043 
	#CAN_F1R2_FB24
 ((
ušt32_t
)0x01000000è

	)

7044 
	#CAN_F1R2_FB25
 ((
ušt32_t
)0x02000000è

	)

7045 
	#CAN_F1R2_FB26
 ((
ušt32_t
)0x04000000è

	)

7046 
	#CAN_F1R2_FB27
 ((
ušt32_t
)0x08000000è

	)

7047 
	#CAN_F1R2_FB28
 ((
ušt32_t
)0x10000000è

	)

7048 
	#CAN_F1R2_FB29
 ((
ušt32_t
)0x20000000è

	)

7049 
	#CAN_F1R2_FB30
 ((
ušt32_t
)0x40000000è

	)

7050 
	#CAN_F1R2_FB31
 ((
ušt32_t
)0x80000000è

	)

7053 
	#CAN_F2R2_FB0
 ((
ušt32_t
)0x00000001è

	)

7054 
	#CAN_F2R2_FB1
 ((
ušt32_t
)0x00000002è

	)

7055 
	#CAN_F2R2_FB2
 ((
ušt32_t
)0x00000004è

	)

7056 
	#CAN_F2R2_FB3
 ((
ušt32_t
)0x00000008è

	)

7057 
	#CAN_F2R2_FB4
 ((
ušt32_t
)0x00000010è

	)

7058 
	#CAN_F2R2_FB5
 ((
ušt32_t
)0x00000020è

	)

7059 
	#CAN_F2R2_FB6
 ((
ušt32_t
)0x00000040è

	)

7060 
	#CAN_F2R2_FB7
 ((
ušt32_t
)0x00000080è

	)

7061 
	#CAN_F2R2_FB8
 ((
ušt32_t
)0x00000100è

	)

7062 
	#CAN_F2R2_FB9
 ((
ušt32_t
)0x00000200è

	)

7063 
	#CAN_F2R2_FB10
 ((
ušt32_t
)0x00000400è

	)

7064 
	#CAN_F2R2_FB11
 ((
ušt32_t
)0x00000800è

	)

7065 
	#CAN_F2R2_FB12
 ((
ušt32_t
)0x00001000è

	)

7066 
	#CAN_F2R2_FB13
 ((
ušt32_t
)0x00002000è

	)

7067 
	#CAN_F2R2_FB14
 ((
ušt32_t
)0x00004000è

	)

7068 
	#CAN_F2R2_FB15
 ((
ušt32_t
)0x00008000è

	)

7069 
	#CAN_F2R2_FB16
 ((
ušt32_t
)0x00010000è

	)

7070 
	#CAN_F2R2_FB17
 ((
ušt32_t
)0x00020000è

	)

7071 
	#CAN_F2R2_FB18
 ((
ušt32_t
)0x00040000è

	)

7072 
	#CAN_F2R2_FB19
 ((
ušt32_t
)0x00080000è

	)

7073 
	#CAN_F2R2_FB20
 ((
ušt32_t
)0x00100000è

	)

7074 
	#CAN_F2R2_FB21
 ((
ušt32_t
)0x00200000è

	)

7075 
	#CAN_F2R2_FB22
 ((
ušt32_t
)0x00400000è

	)

7076 
	#CAN_F2R2_FB23
 ((
ušt32_t
)0x00800000è

	)

7077 
	#CAN_F2R2_FB24
 ((
ušt32_t
)0x01000000è

	)

7078 
	#CAN_F2R2_FB25
 ((
ušt32_t
)0x02000000è

	)

7079 
	#CAN_F2R2_FB26
 ((
ušt32_t
)0x04000000è

	)

7080 
	#CAN_F2R2_FB27
 ((
ušt32_t
)0x08000000è

	)

7081 
	#CAN_F2R2_FB28
 ((
ušt32_t
)0x10000000è

	)

7082 
	#CAN_F2R2_FB29
 ((
ušt32_t
)0x20000000è

	)

7083 
	#CAN_F2R2_FB30
 ((
ušt32_t
)0x40000000è

	)

7084 
	#CAN_F2R2_FB31
 ((
ušt32_t
)0x80000000è

	)

7087 
	#CAN_F3R2_FB0
 ((
ušt32_t
)0x00000001è

	)

7088 
	#CAN_F3R2_FB1
 ((
ušt32_t
)0x00000002è

	)

7089 
	#CAN_F3R2_FB2
 ((
ušt32_t
)0x00000004è

	)

7090 
	#CAN_F3R2_FB3
 ((
ušt32_t
)0x00000008è

	)

7091 
	#CAN_F3R2_FB4
 ((
ušt32_t
)0x00000010è

	)

7092 
	#CAN_F3R2_FB5
 ((
ušt32_t
)0x00000020è

	)

7093 
	#CAN_F3R2_FB6
 ((
ušt32_t
)0x00000040è

	)

7094 
	#CAN_F3R2_FB7
 ((
ušt32_t
)0x00000080è

	)

7095 
	#CAN_F3R2_FB8
 ((
ušt32_t
)0x00000100è

	)

7096 
	#CAN_F3R2_FB9
 ((
ušt32_t
)0x00000200è

	)

7097 
	#CAN_F3R2_FB10
 ((
ušt32_t
)0x00000400è

	)

7098 
	#CAN_F3R2_FB11
 ((
ušt32_t
)0x00000800è

	)

7099 
	#CAN_F3R2_FB12
 ((
ušt32_t
)0x00001000è

	)

7100 
	#CAN_F3R2_FB13
 ((
ušt32_t
)0x00002000è

	)

7101 
	#CAN_F3R2_FB14
 ((
ušt32_t
)0x00004000è

	)

7102 
	#CAN_F3R2_FB15
 ((
ušt32_t
)0x00008000è

	)

7103 
	#CAN_F3R2_FB16
 ((
ušt32_t
)0x00010000è

	)

7104 
	#CAN_F3R2_FB17
 ((
ušt32_t
)0x00020000è

	)

7105 
	#CAN_F3R2_FB18
 ((
ušt32_t
)0x00040000è

	)

7106 
	#CAN_F3R2_FB19
 ((
ušt32_t
)0x00080000è

	)

7107 
	#CAN_F3R2_FB20
 ((
ušt32_t
)0x00100000è

	)

7108 
	#CAN_F3R2_FB21
 ((
ušt32_t
)0x00200000è

	)

7109 
	#CAN_F3R2_FB22
 ((
ušt32_t
)0x00400000è

	)

7110 
	#CAN_F3R2_FB23
 ((
ušt32_t
)0x00800000è

	)

7111 
	#CAN_F3R2_FB24
 ((
ušt32_t
)0x01000000è

	)

7112 
	#CAN_F3R2_FB25
 ((
ušt32_t
)0x02000000è

	)

7113 
	#CAN_F3R2_FB26
 ((
ušt32_t
)0x04000000è

	)

7114 
	#CAN_F3R2_FB27
 ((
ušt32_t
)0x08000000è

	)

7115 
	#CAN_F3R2_FB28
 ((
ušt32_t
)0x10000000è

	)

7116 
	#CAN_F3R2_FB29
 ((
ušt32_t
)0x20000000è

	)

7117 
	#CAN_F3R2_FB30
 ((
ušt32_t
)0x40000000è

	)

7118 
	#CAN_F3R2_FB31
 ((
ušt32_t
)0x80000000è

	)

7121 
	#CAN_F4R2_FB0
 ((
ušt32_t
)0x00000001è

	)

7122 
	#CAN_F4R2_FB1
 ((
ušt32_t
)0x00000002è

	)

7123 
	#CAN_F4R2_FB2
 ((
ušt32_t
)0x00000004è

	)

7124 
	#CAN_F4R2_FB3
 ((
ušt32_t
)0x00000008è

	)

7125 
	#CAN_F4R2_FB4
 ((
ušt32_t
)0x00000010è

	)

7126 
	#CAN_F4R2_FB5
 ((
ušt32_t
)0x00000020è

	)

7127 
	#CAN_F4R2_FB6
 ((
ušt32_t
)0x00000040è

	)

7128 
	#CAN_F4R2_FB7
 ((
ušt32_t
)0x00000080è

	)

7129 
	#CAN_F4R2_FB8
 ((
ušt32_t
)0x00000100è

	)

7130 
	#CAN_F4R2_FB9
 ((
ušt32_t
)0x00000200è

	)

7131 
	#CAN_F4R2_FB10
 ((
ušt32_t
)0x00000400è

	)

7132 
	#CAN_F4R2_FB11
 ((
ušt32_t
)0x00000800è

	)

7133 
	#CAN_F4R2_FB12
 ((
ušt32_t
)0x00001000è

	)

7134 
	#CAN_F4R2_FB13
 ((
ušt32_t
)0x00002000è

	)

7135 
	#CAN_F4R2_FB14
 ((
ušt32_t
)0x00004000è

	)

7136 
	#CAN_F4R2_FB15
 ((
ušt32_t
)0x00008000è

	)

7137 
	#CAN_F4R2_FB16
 ((
ušt32_t
)0x00010000è

	)

7138 
	#CAN_F4R2_FB17
 ((
ušt32_t
)0x00020000è

	)

7139 
	#CAN_F4R2_FB18
 ((
ušt32_t
)0x00040000è

	)

7140 
	#CAN_F4R2_FB19
 ((
ušt32_t
)0x00080000è

	)

7141 
	#CAN_F4R2_FB20
 ((
ušt32_t
)0x00100000è

	)

7142 
	#CAN_F4R2_FB21
 ((
ušt32_t
)0x00200000è

	)

7143 
	#CAN_F4R2_FB22
 ((
ušt32_t
)0x00400000è

	)

7144 
	#CAN_F4R2_FB23
 ((
ušt32_t
)0x00800000è

	)

7145 
	#CAN_F4R2_FB24
 ((
ušt32_t
)0x01000000è

	)

7146 
	#CAN_F4R2_FB25
 ((
ušt32_t
)0x02000000è

	)

7147 
	#CAN_F4R2_FB26
 ((
ušt32_t
)0x04000000è

	)

7148 
	#CAN_F4R2_FB27
 ((
ušt32_t
)0x08000000è

	)

7149 
	#CAN_F4R2_FB28
 ((
ušt32_t
)0x10000000è

	)

7150 
	#CAN_F4R2_FB29
 ((
ušt32_t
)0x20000000è

	)

7151 
	#CAN_F4R2_FB30
 ((
ušt32_t
)0x40000000è

	)

7152 
	#CAN_F4R2_FB31
 ((
ušt32_t
)0x80000000è

	)

7155 
	#CAN_F5R2_FB0
 ((
ušt32_t
)0x00000001è

	)

7156 
	#CAN_F5R2_FB1
 ((
ušt32_t
)0x00000002è

	)

7157 
	#CAN_F5R2_FB2
 ((
ušt32_t
)0x00000004è

	)

7158 
	#CAN_F5R2_FB3
 ((
ušt32_t
)0x00000008è

	)

7159 
	#CAN_F5R2_FB4
 ((
ušt32_t
)0x00000010è

	)

7160 
	#CAN_F5R2_FB5
 ((
ušt32_t
)0x00000020è

	)

7161 
	#CAN_F5R2_FB6
 ((
ušt32_t
)0x00000040è

	)

7162 
	#CAN_F5R2_FB7
 ((
ušt32_t
)0x00000080è

	)

7163 
	#CAN_F5R2_FB8
 ((
ušt32_t
)0x00000100è

	)

7164 
	#CAN_F5R2_FB9
 ((
ušt32_t
)0x00000200è

	)

7165 
	#CAN_F5R2_FB10
 ((
ušt32_t
)0x00000400è

	)

7166 
	#CAN_F5R2_FB11
 ((
ušt32_t
)0x00000800è

	)

7167 
	#CAN_F5R2_FB12
 ((
ušt32_t
)0x00001000è

	)

7168 
	#CAN_F5R2_FB13
 ((
ušt32_t
)0x00002000è

	)

7169 
	#CAN_F5R2_FB14
 ((
ušt32_t
)0x00004000è

	)

7170 
	#CAN_F5R2_FB15
 ((
ušt32_t
)0x00008000è

	)

7171 
	#CAN_F5R2_FB16
 ((
ušt32_t
)0x00010000è

	)

7172 
	#CAN_F5R2_FB17
 ((
ušt32_t
)0x00020000è

	)

7173 
	#CAN_F5R2_FB18
 ((
ušt32_t
)0x00040000è

	)

7174 
	#CAN_F5R2_FB19
 ((
ušt32_t
)0x00080000è

	)

7175 
	#CAN_F5R2_FB20
 ((
ušt32_t
)0x00100000è

	)

7176 
	#CAN_F5R2_FB21
 ((
ušt32_t
)0x00200000è

	)

7177 
	#CAN_F5R2_FB22
 ((
ušt32_t
)0x00400000è

	)

7178 
	#CAN_F5R2_FB23
 ((
ušt32_t
)0x00800000è

	)

7179 
	#CAN_F5R2_FB24
 ((
ušt32_t
)0x01000000è

	)

7180 
	#CAN_F5R2_FB25
 ((
ušt32_t
)0x02000000è

	)

7181 
	#CAN_F5R2_FB26
 ((
ušt32_t
)0x04000000è

	)

7182 
	#CAN_F5R2_FB27
 ((
ušt32_t
)0x08000000è

	)

7183 
	#CAN_F5R2_FB28
 ((
ušt32_t
)0x10000000è

	)

7184 
	#CAN_F5R2_FB29
 ((
ušt32_t
)0x20000000è

	)

7185 
	#CAN_F5R2_FB30
 ((
ušt32_t
)0x40000000è

	)

7186 
	#CAN_F5R2_FB31
 ((
ušt32_t
)0x80000000è

	)

7189 
	#CAN_F6R2_FB0
 ((
ušt32_t
)0x00000001è

	)

7190 
	#CAN_F6R2_FB1
 ((
ušt32_t
)0x00000002è

	)

7191 
	#CAN_F6R2_FB2
 ((
ušt32_t
)0x00000004è

	)

7192 
	#CAN_F6R2_FB3
 ((
ušt32_t
)0x00000008è

	)

7193 
	#CAN_F6R2_FB4
 ((
ušt32_t
)0x00000010è

	)

7194 
	#CAN_F6R2_FB5
 ((
ušt32_t
)0x00000020è

	)

7195 
	#CAN_F6R2_FB6
 ((
ušt32_t
)0x00000040è

	)

7196 
	#CAN_F6R2_FB7
 ((
ušt32_t
)0x00000080è

	)

7197 
	#CAN_F6R2_FB8
 ((
ušt32_t
)0x00000100è

	)

7198 
	#CAN_F6R2_FB9
 ((
ušt32_t
)0x00000200è

	)

7199 
	#CAN_F6R2_FB10
 ((
ušt32_t
)0x00000400è

	)

7200 
	#CAN_F6R2_FB11
 ((
ušt32_t
)0x00000800è

	)

7201 
	#CAN_F6R2_FB12
 ((
ušt32_t
)0x00001000è

	)

7202 
	#CAN_F6R2_FB13
 ((
ušt32_t
)0x00002000è

	)

7203 
	#CAN_F6R2_FB14
 ((
ušt32_t
)0x00004000è

	)

7204 
	#CAN_F6R2_FB15
 ((
ušt32_t
)0x00008000è

	)

7205 
	#CAN_F6R2_FB16
 ((
ušt32_t
)0x00010000è

	)

7206 
	#CAN_F6R2_FB17
 ((
ušt32_t
)0x00020000è

	)

7207 
	#CAN_F6R2_FB18
 ((
ušt32_t
)0x00040000è

	)

7208 
	#CAN_F6R2_FB19
 ((
ušt32_t
)0x00080000è

	)

7209 
	#CAN_F6R2_FB20
 ((
ušt32_t
)0x00100000è

	)

7210 
	#CAN_F6R2_FB21
 ((
ušt32_t
)0x00200000è

	)

7211 
	#CAN_F6R2_FB22
 ((
ušt32_t
)0x00400000è

	)

7212 
	#CAN_F6R2_FB23
 ((
ušt32_t
)0x00800000è

	)

7213 
	#CAN_F6R2_FB24
 ((
ušt32_t
)0x01000000è

	)

7214 
	#CAN_F6R2_FB25
 ((
ušt32_t
)0x02000000è

	)

7215 
	#CAN_F6R2_FB26
 ((
ušt32_t
)0x04000000è

	)

7216 
	#CAN_F6R2_FB27
 ((
ušt32_t
)0x08000000è

	)

7217 
	#CAN_F6R2_FB28
 ((
ušt32_t
)0x10000000è

	)

7218 
	#CAN_F6R2_FB29
 ((
ušt32_t
)0x20000000è

	)

7219 
	#CAN_F6R2_FB30
 ((
ušt32_t
)0x40000000è

	)

7220 
	#CAN_F6R2_FB31
 ((
ušt32_t
)0x80000000è

	)

7223 
	#CAN_F7R2_FB0
 ((
ušt32_t
)0x00000001è

	)

7224 
	#CAN_F7R2_FB1
 ((
ušt32_t
)0x00000002è

	)

7225 
	#CAN_F7R2_FB2
 ((
ušt32_t
)0x00000004è

	)

7226 
	#CAN_F7R2_FB3
 ((
ušt32_t
)0x00000008è

	)

7227 
	#CAN_F7R2_FB4
 ((
ušt32_t
)0x00000010è

	)

7228 
	#CAN_F7R2_FB5
 ((
ušt32_t
)0x00000020è

	)

7229 
	#CAN_F7R2_FB6
 ((
ušt32_t
)0x00000040è

	)

7230 
	#CAN_F7R2_FB7
 ((
ušt32_t
)0x00000080è

	)

7231 
	#CAN_F7R2_FB8
 ((
ušt32_t
)0x00000100è

	)

7232 
	#CAN_F7R2_FB9
 ((
ušt32_t
)0x00000200è

	)

7233 
	#CAN_F7R2_FB10
 ((
ušt32_t
)0x00000400è

	)

7234 
	#CAN_F7R2_FB11
 ((
ušt32_t
)0x00000800è

	)

7235 
	#CAN_F7R2_FB12
 ((
ušt32_t
)0x00001000è

	)

7236 
	#CAN_F7R2_FB13
 ((
ušt32_t
)0x00002000è

	)

7237 
	#CAN_F7R2_FB14
 ((
ušt32_t
)0x00004000è

	)

7238 
	#CAN_F7R2_FB15
 ((
ušt32_t
)0x00008000è

	)

7239 
	#CAN_F7R2_FB16
 ((
ušt32_t
)0x00010000è

	)

7240 
	#CAN_F7R2_FB17
 ((
ušt32_t
)0x00020000è

	)

7241 
	#CAN_F7R2_FB18
 ((
ušt32_t
)0x00040000è

	)

7242 
	#CAN_F7R2_FB19
 ((
ušt32_t
)0x00080000è

	)

7243 
	#CAN_F7R2_FB20
 ((
ušt32_t
)0x00100000è

	)

7244 
	#CAN_F7R2_FB21
 ((
ušt32_t
)0x00200000è

	)

7245 
	#CAN_F7R2_FB22
 ((
ušt32_t
)0x00400000è

	)

7246 
	#CAN_F7R2_FB23
 ((
ušt32_t
)0x00800000è

	)

7247 
	#CAN_F7R2_FB24
 ((
ušt32_t
)0x01000000è

	)

7248 
	#CAN_F7R2_FB25
 ((
ušt32_t
)0x02000000è

	)

7249 
	#CAN_F7R2_FB26
 ((
ušt32_t
)0x04000000è

	)

7250 
	#CAN_F7R2_FB27
 ((
ušt32_t
)0x08000000è

	)

7251 
	#CAN_F7R2_FB28
 ((
ušt32_t
)0x10000000è

	)

7252 
	#CAN_F7R2_FB29
 ((
ušt32_t
)0x20000000è

	)

7253 
	#CAN_F7R2_FB30
 ((
ušt32_t
)0x40000000è

	)

7254 
	#CAN_F7R2_FB31
 ((
ušt32_t
)0x80000000è

	)

7257 
	#CAN_F8R2_FB0
 ((
ušt32_t
)0x00000001è

	)

7258 
	#CAN_F8R2_FB1
 ((
ušt32_t
)0x00000002è

	)

7259 
	#CAN_F8R2_FB2
 ((
ušt32_t
)0x00000004è

	)

7260 
	#CAN_F8R2_FB3
 ((
ušt32_t
)0x00000008è

	)

7261 
	#CAN_F8R2_FB4
 ((
ušt32_t
)0x00000010è

	)

7262 
	#CAN_F8R2_FB5
 ((
ušt32_t
)0x00000020è

	)

7263 
	#CAN_F8R2_FB6
 ((
ušt32_t
)0x00000040è

	)

7264 
	#CAN_F8R2_FB7
 ((
ušt32_t
)0x00000080è

	)

7265 
	#CAN_F8R2_FB8
 ((
ušt32_t
)0x00000100è

	)

7266 
	#CAN_F8R2_FB9
 ((
ušt32_t
)0x00000200è

	)

7267 
	#CAN_F8R2_FB10
 ((
ušt32_t
)0x00000400è

	)

7268 
	#CAN_F8R2_FB11
 ((
ušt32_t
)0x00000800è

	)

7269 
	#CAN_F8R2_FB12
 ((
ušt32_t
)0x00001000è

	)

7270 
	#CAN_F8R2_FB13
 ((
ušt32_t
)0x00002000è

	)

7271 
	#CAN_F8R2_FB14
 ((
ušt32_t
)0x00004000è

	)

7272 
	#CAN_F8R2_FB15
 ((
ušt32_t
)0x00008000è

	)

7273 
	#CAN_F8R2_FB16
 ((
ušt32_t
)0x00010000è

	)

7274 
	#CAN_F8R2_FB17
 ((
ušt32_t
)0x00020000è

	)

7275 
	#CAN_F8R2_FB18
 ((
ušt32_t
)0x00040000è

	)

7276 
	#CAN_F8R2_FB19
 ((
ušt32_t
)0x00080000è

	)

7277 
	#CAN_F8R2_FB20
 ((
ušt32_t
)0x00100000è

	)

7278 
	#CAN_F8R2_FB21
 ((
ušt32_t
)0x00200000è

	)

7279 
	#CAN_F8R2_FB22
 ((
ušt32_t
)0x00400000è

	)

7280 
	#CAN_F8R2_FB23
 ((
ušt32_t
)0x00800000è

	)

7281 
	#CAN_F8R2_FB24
 ((
ušt32_t
)0x01000000è

	)

7282 
	#CAN_F8R2_FB25
 ((
ušt32_t
)0x02000000è

	)

7283 
	#CAN_F8R2_FB26
 ((
ušt32_t
)0x04000000è

	)

7284 
	#CAN_F8R2_FB27
 ((
ušt32_t
)0x08000000è

	)

7285 
	#CAN_F8R2_FB28
 ((
ušt32_t
)0x10000000è

	)

7286 
	#CAN_F8R2_FB29
 ((
ušt32_t
)0x20000000è

	)

7287 
	#CAN_F8R2_FB30
 ((
ušt32_t
)0x40000000è

	)

7288 
	#CAN_F8R2_FB31
 ((
ušt32_t
)0x80000000è

	)

7291 
	#CAN_F9R2_FB0
 ((
ušt32_t
)0x00000001è

	)

7292 
	#CAN_F9R2_FB1
 ((
ušt32_t
)0x00000002è

	)

7293 
	#CAN_F9R2_FB2
 ((
ušt32_t
)0x00000004è

	)

7294 
	#CAN_F9R2_FB3
 ((
ušt32_t
)0x00000008è

	)

7295 
	#CAN_F9R2_FB4
 ((
ušt32_t
)0x00000010è

	)

7296 
	#CAN_F9R2_FB5
 ((
ušt32_t
)0x00000020è

	)

7297 
	#CAN_F9R2_FB6
 ((
ušt32_t
)0x00000040è

	)

7298 
	#CAN_F9R2_FB7
 ((
ušt32_t
)0x00000080è

	)

7299 
	#CAN_F9R2_FB8
 ((
ušt32_t
)0x00000100è

	)

7300 
	#CAN_F9R2_FB9
 ((
ušt32_t
)0x00000200è

	)

7301 
	#CAN_F9R2_FB10
 ((
ušt32_t
)0x00000400è

	)

7302 
	#CAN_F9R2_FB11
 ((
ušt32_t
)0x00000800è

	)

7303 
	#CAN_F9R2_FB12
 ((
ušt32_t
)0x00001000è

	)

7304 
	#CAN_F9R2_FB13
 ((
ušt32_t
)0x00002000è

	)

7305 
	#CAN_F9R2_FB14
 ((
ušt32_t
)0x00004000è

	)

7306 
	#CAN_F9R2_FB15
 ((
ušt32_t
)0x00008000è

	)

7307 
	#CAN_F9R2_FB16
 ((
ušt32_t
)0x00010000è

	)

7308 
	#CAN_F9R2_FB17
 ((
ušt32_t
)0x00020000è

	)

7309 
	#CAN_F9R2_FB18
 ((
ušt32_t
)0x00040000è

	)

7310 
	#CAN_F9R2_FB19
 ((
ušt32_t
)0x00080000è

	)

7311 
	#CAN_F9R2_FB20
 ((
ušt32_t
)0x00100000è

	)

7312 
	#CAN_F9R2_FB21
 ((
ušt32_t
)0x00200000è

	)

7313 
	#CAN_F9R2_FB22
 ((
ušt32_t
)0x00400000è

	)

7314 
	#CAN_F9R2_FB23
 ((
ušt32_t
)0x00800000è

	)

7315 
	#CAN_F9R2_FB24
 ((
ušt32_t
)0x01000000è

	)

7316 
	#CAN_F9R2_FB25
 ((
ušt32_t
)0x02000000è

	)

7317 
	#CAN_F9R2_FB26
 ((
ušt32_t
)0x04000000è

	)

7318 
	#CAN_F9R2_FB27
 ((
ušt32_t
)0x08000000è

	)

7319 
	#CAN_F9R2_FB28
 ((
ušt32_t
)0x10000000è

	)

7320 
	#CAN_F9R2_FB29
 ((
ušt32_t
)0x20000000è

	)

7321 
	#CAN_F9R2_FB30
 ((
ušt32_t
)0x40000000è

	)

7322 
	#CAN_F9R2_FB31
 ((
ušt32_t
)0x80000000è

	)

7325 
	#CAN_F10R2_FB0
 ((
ušt32_t
)0x00000001è

	)

7326 
	#CAN_F10R2_FB1
 ((
ušt32_t
)0x00000002è

	)

7327 
	#CAN_F10R2_FB2
 ((
ušt32_t
)0x00000004è

	)

7328 
	#CAN_F10R2_FB3
 ((
ušt32_t
)0x00000008è

	)

7329 
	#CAN_F10R2_FB4
 ((
ušt32_t
)0x00000010è

	)

7330 
	#CAN_F10R2_FB5
 ((
ušt32_t
)0x00000020è

	)

7331 
	#CAN_F10R2_FB6
 ((
ušt32_t
)0x00000040è

	)

7332 
	#CAN_F10R2_FB7
 ((
ušt32_t
)0x00000080è

	)

7333 
	#CAN_F10R2_FB8
 ((
ušt32_t
)0x00000100è

	)

7334 
	#CAN_F10R2_FB9
 ((
ušt32_t
)0x00000200è

	)

7335 
	#CAN_F10R2_FB10
 ((
ušt32_t
)0x00000400è

	)

7336 
	#CAN_F10R2_FB11
 ((
ušt32_t
)0x00000800è

	)

7337 
	#CAN_F10R2_FB12
 ((
ušt32_t
)0x00001000è

	)

7338 
	#CAN_F10R2_FB13
 ((
ušt32_t
)0x00002000è

	)

7339 
	#CAN_F10R2_FB14
 ((
ušt32_t
)0x00004000è

	)

7340 
	#CAN_F10R2_FB15
 ((
ušt32_t
)0x00008000è

	)

7341 
	#CAN_F10R2_FB16
 ((
ušt32_t
)0x00010000è

	)

7342 
	#CAN_F10R2_FB17
 ((
ušt32_t
)0x00020000è

	)

7343 
	#CAN_F10R2_FB18
 ((
ušt32_t
)0x00040000è

	)

7344 
	#CAN_F10R2_FB19
 ((
ušt32_t
)0x00080000è

	)

7345 
	#CAN_F10R2_FB20
 ((
ušt32_t
)0x00100000è

	)

7346 
	#CAN_F10R2_FB21
 ((
ušt32_t
)0x00200000è

	)

7347 
	#CAN_F10R2_FB22
 ((
ušt32_t
)0x00400000è

	)

7348 
	#CAN_F10R2_FB23
 ((
ušt32_t
)0x00800000è

	)

7349 
	#CAN_F10R2_FB24
 ((
ušt32_t
)0x01000000è

	)

7350 
	#CAN_F10R2_FB25
 ((
ušt32_t
)0x02000000è

	)

7351 
	#CAN_F10R2_FB26
 ((
ušt32_t
)0x04000000è

	)

7352 
	#CAN_F10R2_FB27
 ((
ušt32_t
)0x08000000è

	)

7353 
	#CAN_F10R2_FB28
 ((
ušt32_t
)0x10000000è

	)

7354 
	#CAN_F10R2_FB29
 ((
ušt32_t
)0x20000000è

	)

7355 
	#CAN_F10R2_FB30
 ((
ušt32_t
)0x40000000è

	)

7356 
	#CAN_F10R2_FB31
 ((
ušt32_t
)0x80000000è

	)

7359 
	#CAN_F11R2_FB0
 ((
ušt32_t
)0x00000001è

	)

7360 
	#CAN_F11R2_FB1
 ((
ušt32_t
)0x00000002è

	)

7361 
	#CAN_F11R2_FB2
 ((
ušt32_t
)0x00000004è

	)

7362 
	#CAN_F11R2_FB3
 ((
ušt32_t
)0x00000008è

	)

7363 
	#CAN_F11R2_FB4
 ((
ušt32_t
)0x00000010è

	)

7364 
	#CAN_F11R2_FB5
 ((
ušt32_t
)0x00000020è

	)

7365 
	#CAN_F11R2_FB6
 ((
ušt32_t
)0x00000040è

	)

7366 
	#CAN_F11R2_FB7
 ((
ušt32_t
)0x00000080è

	)

7367 
	#CAN_F11R2_FB8
 ((
ušt32_t
)0x00000100è

	)

7368 
	#CAN_F11R2_FB9
 ((
ušt32_t
)0x00000200è

	)

7369 
	#CAN_F11R2_FB10
 ((
ušt32_t
)0x00000400è

	)

7370 
	#CAN_F11R2_FB11
 ((
ušt32_t
)0x00000800è

	)

7371 
	#CAN_F11R2_FB12
 ((
ušt32_t
)0x00001000è

	)

7372 
	#CAN_F11R2_FB13
 ((
ušt32_t
)0x00002000è

	)

7373 
	#CAN_F11R2_FB14
 ((
ušt32_t
)0x00004000è

	)

7374 
	#CAN_F11R2_FB15
 ((
ušt32_t
)0x00008000è

	)

7375 
	#CAN_F11R2_FB16
 ((
ušt32_t
)0x00010000è

	)

7376 
	#CAN_F11R2_FB17
 ((
ušt32_t
)0x00020000è

	)

7377 
	#CAN_F11R2_FB18
 ((
ušt32_t
)0x00040000è

	)

7378 
	#CAN_F11R2_FB19
 ((
ušt32_t
)0x00080000è

	)

7379 
	#CAN_F11R2_FB20
 ((
ušt32_t
)0x00100000è

	)

7380 
	#CAN_F11R2_FB21
 ((
ušt32_t
)0x00200000è

	)

7381 
	#CAN_F11R2_FB22
 ((
ušt32_t
)0x00400000è

	)

7382 
	#CAN_F11R2_FB23
 ((
ušt32_t
)0x00800000è

	)

7383 
	#CAN_F11R2_FB24
 ((
ušt32_t
)0x01000000è

	)

7384 
	#CAN_F11R2_FB25
 ((
ušt32_t
)0x02000000è

	)

7385 
	#CAN_F11R2_FB26
 ((
ušt32_t
)0x04000000è

	)

7386 
	#CAN_F11R2_FB27
 ((
ušt32_t
)0x08000000è

	)

7387 
	#CAN_F11R2_FB28
 ((
ušt32_t
)0x10000000è

	)

7388 
	#CAN_F11R2_FB29
 ((
ušt32_t
)0x20000000è

	)

7389 
	#CAN_F11R2_FB30
 ((
ušt32_t
)0x40000000è

	)

7390 
	#CAN_F11R2_FB31
 ((
ušt32_t
)0x80000000è

	)

7393 
	#CAN_F12R2_FB0
 ((
ušt32_t
)0x00000001è

	)

7394 
	#CAN_F12R2_FB1
 ((
ušt32_t
)0x00000002è

	)

7395 
	#CAN_F12R2_FB2
 ((
ušt32_t
)0x00000004è

	)

7396 
	#CAN_F12R2_FB3
 ((
ušt32_t
)0x00000008è

	)

7397 
	#CAN_F12R2_FB4
 ((
ušt32_t
)0x00000010è

	)

7398 
	#CAN_F12R2_FB5
 ((
ušt32_t
)0x00000020è

	)

7399 
	#CAN_F12R2_FB6
 ((
ušt32_t
)0x00000040è

	)

7400 
	#CAN_F12R2_FB7
 ((
ušt32_t
)0x00000080è

	)

7401 
	#CAN_F12R2_FB8
 ((
ušt32_t
)0x00000100è

	)

7402 
	#CAN_F12R2_FB9
 ((
ušt32_t
)0x00000200è

	)

7403 
	#CAN_F12R2_FB10
 ((
ušt32_t
)0x00000400è

	)

7404 
	#CAN_F12R2_FB11
 ((
ušt32_t
)0x00000800è

	)

7405 
	#CAN_F12R2_FB12
 ((
ušt32_t
)0x00001000è

	)

7406 
	#CAN_F12R2_FB13
 ((
ušt32_t
)0x00002000è

	)

7407 
	#CAN_F12R2_FB14
 ((
ušt32_t
)0x00004000è

	)

7408 
	#CAN_F12R2_FB15
 ((
ušt32_t
)0x00008000è

	)

7409 
	#CAN_F12R2_FB16
 ((
ušt32_t
)0x00010000è

	)

7410 
	#CAN_F12R2_FB17
 ((
ušt32_t
)0x00020000è

	)

7411 
	#CAN_F12R2_FB18
 ((
ušt32_t
)0x00040000è

	)

7412 
	#CAN_F12R2_FB19
 ((
ušt32_t
)0x00080000è

	)

7413 
	#CAN_F12R2_FB20
 ((
ušt32_t
)0x00100000è

	)

7414 
	#CAN_F12R2_FB21
 ((
ušt32_t
)0x00200000è

	)

7415 
	#CAN_F12R2_FB22
 ((
ušt32_t
)0x00400000è

	)

7416 
	#CAN_F12R2_FB23
 ((
ušt32_t
)0x00800000è

	)

7417 
	#CAN_F12R2_FB24
 ((
ušt32_t
)0x01000000è

	)

7418 
	#CAN_F12R2_FB25
 ((
ušt32_t
)0x02000000è

	)

7419 
	#CAN_F12R2_FB26
 ((
ušt32_t
)0x04000000è

	)

7420 
	#CAN_F12R2_FB27
 ((
ušt32_t
)0x08000000è

	)

7421 
	#CAN_F12R2_FB28
 ((
ušt32_t
)0x10000000è

	)

7422 
	#CAN_F12R2_FB29
 ((
ušt32_t
)0x20000000è

	)

7423 
	#CAN_F12R2_FB30
 ((
ušt32_t
)0x40000000è

	)

7424 
	#CAN_F12R2_FB31
 ((
ušt32_t
)0x80000000è

	)

7427 
	#CAN_F13R2_FB0
 ((
ušt32_t
)0x00000001è

	)

7428 
	#CAN_F13R2_FB1
 ((
ušt32_t
)0x00000002è

	)

7429 
	#CAN_F13R2_FB2
 ((
ušt32_t
)0x00000004è

	)

7430 
	#CAN_F13R2_FB3
 ((
ušt32_t
)0x00000008è

	)

7431 
	#CAN_F13R2_FB4
 ((
ušt32_t
)0x00000010è

	)

7432 
	#CAN_F13R2_FB5
 ((
ušt32_t
)0x00000020è

	)

7433 
	#CAN_F13R2_FB6
 ((
ušt32_t
)0x00000040è

	)

7434 
	#CAN_F13R2_FB7
 ((
ušt32_t
)0x00000080è

	)

7435 
	#CAN_F13R2_FB8
 ((
ušt32_t
)0x00000100è

	)

7436 
	#CAN_F13R2_FB9
 ((
ušt32_t
)0x00000200è

	)

7437 
	#CAN_F13R2_FB10
 ((
ušt32_t
)0x00000400è

	)

7438 
	#CAN_F13R2_FB11
 ((
ušt32_t
)0x00000800è

	)

7439 
	#CAN_F13R2_FB12
 ((
ušt32_t
)0x00001000è

	)

7440 
	#CAN_F13R2_FB13
 ((
ušt32_t
)0x00002000è

	)

7441 
	#CAN_F13R2_FB14
 ((
ušt32_t
)0x00004000è

	)

7442 
	#CAN_F13R2_FB15
 ((
ušt32_t
)0x00008000è

	)

7443 
	#CAN_F13R2_FB16
 ((
ušt32_t
)0x00010000è

	)

7444 
	#CAN_F13R2_FB17
 ((
ušt32_t
)0x00020000è

	)

7445 
	#CAN_F13R2_FB18
 ((
ušt32_t
)0x00040000è

	)

7446 
	#CAN_F13R2_FB19
 ((
ušt32_t
)0x00080000è

	)

7447 
	#CAN_F13R2_FB20
 ((
ušt32_t
)0x00100000è

	)

7448 
	#CAN_F13R2_FB21
 ((
ušt32_t
)0x00200000è

	)

7449 
	#CAN_F13R2_FB22
 ((
ušt32_t
)0x00400000è

	)

7450 
	#CAN_F13R2_FB23
 ((
ušt32_t
)0x00800000è

	)

7451 
	#CAN_F13R2_FB24
 ((
ušt32_t
)0x01000000è

	)

7452 
	#CAN_F13R2_FB25
 ((
ušt32_t
)0x02000000è

	)

7453 
	#CAN_F13R2_FB26
 ((
ušt32_t
)0x04000000è

	)

7454 
	#CAN_F13R2_FB27
 ((
ušt32_t
)0x08000000è

	)

7455 
	#CAN_F13R2_FB28
 ((
ušt32_t
)0x10000000è

	)

7456 
	#CAN_F13R2_FB29
 ((
ušt32_t
)0x20000000è

	)

7457 
	#CAN_F13R2_FB30
 ((
ušt32_t
)0x40000000è

	)

7458 
	#CAN_F13R2_FB31
 ((
ušt32_t
)0x80000000è

	)

7467 
	#SPI_CR1_CPHA
 ((
ušt16_t
)0x0001è

	)

7468 
	#SPI_CR1_CPOL
 ((
ušt16_t
)0x0002è

	)

7469 
	#SPI_CR1_MSTR
 ((
ušt16_t
)0x0004è

	)

7471 
	#SPI_CR1_BR
 ((
ušt16_t
)0x0038è

	)

7472 
	#SPI_CR1_BR_0
 ((
ušt16_t
)0x0008è

	)

7473 
	#SPI_CR1_BR_1
 ((
ušt16_t
)0x0010è

	)

7474 
	#SPI_CR1_BR_2
 ((
ušt16_t
)0x0020è

	)

7476 
	#SPI_CR1_SPE
 ((
ušt16_t
)0x0040è

	)

7477 
	#SPI_CR1_LSBFIRST
 ((
ušt16_t
)0x0080è

	)

7478 
	#SPI_CR1_SSI
 ((
ušt16_t
)0x0100è

	)

7479 
	#SPI_CR1_SSM
 ((
ušt16_t
)0x0200è

	)

7480 
	#SPI_CR1_RXONLY
 ((
ušt16_t
)0x0400è

	)

7481 
	#SPI_CR1_DFF
 ((
ušt16_t
)0x0800è

	)

7482 
	#SPI_CR1_CRCNEXT
 ((
ušt16_t
)0x1000è

	)

7483 
	#SPI_CR1_CRCEN
 ((
ušt16_t
)0x2000è

	)

7484 
	#SPI_CR1_BIDIOE
 ((
ušt16_t
)0x4000è

	)

7485 
	#SPI_CR1_BIDIMODE
 ((
ušt16_t
)0x8000è

	)

7488 
	#SPI_CR2_RXDMAEN
 ((
ušt8_t
)0x01è

	)

7489 
	#SPI_CR2_TXDMAEN
 ((
ušt8_t
)0x02è

	)

7490 
	#SPI_CR2_SSOE
 ((
ušt8_t
)0x04è

	)

7491 
	#SPI_CR2_ERRIE
 ((
ušt8_t
)0x20è

	)

7492 
	#SPI_CR2_RXNEIE
 ((
ušt8_t
)0x40è

	)

7493 
	#SPI_CR2_TXEIE
 ((
ušt8_t
)0x80è

	)

7496 
	#SPI_SR_RXNE
 ((
ušt8_t
)0x01è

	)

7497 
	#SPI_SR_TXE
 ((
ušt8_t
)0x02è

	)

7498 
	#SPI_SR_CHSIDE
 ((
ušt8_t
)0x04è

	)

7499 
	#SPI_SR_UDR
 ((
ušt8_t
)0x08è

	)

7500 
	#SPI_SR_CRCERR
 ((
ušt8_t
)0x10è

	)

7501 
	#SPI_SR_MODF
 ((
ušt8_t
)0x20è

	)

7502 
	#SPI_SR_OVR
 ((
ušt8_t
)0x40è

	)

7503 
	#SPI_SR_BSY
 ((
ušt8_t
)0x80è

	)

7506 
	#SPI_DR_DR
 ((
ušt16_t
)0xFFFFè

	)

7509 
	#SPI_CRCPR_CRCPOLY
 ((
ušt16_t
)0xFFFFè

	)

7512 
	#SPI_RXCRCR_RXCRC
 ((
ušt16_t
)0xFFFFè

	)

7515 
	#SPI_TXCRCR_TXCRC
 ((
ušt16_t
)0xFFFFè

	)

7518 
	#SPI_I2SCFGR_CHLEN
 ((
ušt16_t
)0x0001è

	)

7520 
	#SPI_I2SCFGR_DATLEN
 ((
ušt16_t
)0x0006è

	)

7521 
	#SPI_I2SCFGR_DATLEN_0
 ((
ušt16_t
)0x0002è

	)

7522 
	#SPI_I2SCFGR_DATLEN_1
 ((
ušt16_t
)0x0004è

	)

7524 
	#SPI_I2SCFGR_CKPOL
 ((
ušt16_t
)0x0008è

	)

7526 
	#SPI_I2SCFGR_I2SSTD
 ((
ušt16_t
)0x0030è

	)

7527 
	#SPI_I2SCFGR_I2SSTD_0
 ((
ušt16_t
)0x0010è

	)

7528 
	#SPI_I2SCFGR_I2SSTD_1
 ((
ušt16_t
)0x0020è

	)

7530 
	#SPI_I2SCFGR_PCMSYNC
 ((
ušt16_t
)0x0080è

	)

7532 
	#SPI_I2SCFGR_I2SCFG
 ((
ušt16_t
)0x0300è

	)

7533 
	#SPI_I2SCFGR_I2SCFG_0
 ((
ušt16_t
)0x0100è

	)

7534 
	#SPI_I2SCFGR_I2SCFG_1
 ((
ušt16_t
)0x0200è

	)

7536 
	#SPI_I2SCFGR_I2SE
 ((
ušt16_t
)0x0400è

	)

7537 
	#SPI_I2SCFGR_I2SMOD
 ((
ušt16_t
)0x0800è

	)

7540 
	#SPI_I2SPR_I2SDIV
 ((
ušt16_t
)0x00FFè

	)

7541 
	#SPI_I2SPR_ODD
 ((
ušt16_t
)0x0100è

	)

7542 
	#SPI_I2SPR_MCKOE
 ((
ušt16_t
)0x0200è

	)

7551 
	#I2C_CR1_PE
 ((
ušt16_t
)0x0001è

	)

7552 
	#I2C_CR1_SMBUS
 ((
ušt16_t
)0x0002è

	)

7553 
	#I2C_CR1_SMBTYPE
 ((
ušt16_t
)0x0008è

	)

7554 
	#I2C_CR1_ENARP
 ((
ušt16_t
)0x0010è

	)

7555 
	#I2C_CR1_ENPEC
 ((
ušt16_t
)0x0020è

	)

7556 
	#I2C_CR1_ENGC
 ((
ušt16_t
)0x0040è

	)

7557 
	#I2C_CR1_NOSTRETCH
 ((
ušt16_t
)0x0080è

	)

7558 
	#I2C_CR1_START
 ((
ušt16_t
)0x0100è

	)

7559 
	#I2C_CR1_STOP
 ((
ušt16_t
)0x0200è

	)

7560 
	#I2C_CR1_ACK
 ((
ušt16_t
)0x0400è

	)

7561 
	#I2C_CR1_POS
 ((
ušt16_t
)0x0800è

	)

7562 
	#I2C_CR1_PEC
 ((
ušt16_t
)0x1000è

	)

7563 
	#I2C_CR1_ALERT
 ((
ušt16_t
)0x2000è

	)

7564 
	#I2C_CR1_SWRST
 ((
ušt16_t
)0x8000è

	)

7567 
	#I2C_CR2_FREQ
 ((
ušt16_t
)0x003Fè

	)

7568 
	#I2C_CR2_FREQ_0
 ((
ušt16_t
)0x0001è

	)

7569 
	#I2C_CR2_FREQ_1
 ((
ušt16_t
)0x0002è

	)

7570 
	#I2C_CR2_FREQ_2
 ((
ušt16_t
)0x0004è

	)

7571 
	#I2C_CR2_FREQ_3
 ((
ušt16_t
)0x0008è

	)

7572 
	#I2C_CR2_FREQ_4
 ((
ušt16_t
)0x0010è

	)

7573 
	#I2C_CR2_FREQ_5
 ((
ušt16_t
)0x0020è

	)

7575 
	#I2C_CR2_ITERREN
 ((
ušt16_t
)0x0100è

	)

7576 
	#I2C_CR2_ITEVTEN
 ((
ušt16_t
)0x0200è

	)

7577 
	#I2C_CR2_ITBUFEN
 ((
ušt16_t
)0x0400è

	)

7578 
	#I2C_CR2_DMAEN
 ((
ušt16_t
)0x0800è

	)

7579 
	#I2C_CR2_LAST
 ((
ušt16_t
)0x1000è

	)

7582 
	#I2C_OAR1_ADD1_7
 ((
ušt16_t
)0x00FEè

	)

7583 
	#I2C_OAR1_ADD8_9
 ((
ušt16_t
)0x0300è

	)

7585 
	#I2C_OAR1_ADD0
 ((
ušt16_t
)0x0001è

	)

7586 
	#I2C_OAR1_ADD1
 ((
ušt16_t
)0x0002è

	)

7587 
	#I2C_OAR1_ADD2
 ((
ušt16_t
)0x0004è

	)

7588 
	#I2C_OAR1_ADD3
 ((
ušt16_t
)0x0008è

	)

7589 
	#I2C_OAR1_ADD4
 ((
ušt16_t
)0x0010è

	)

7590 
	#I2C_OAR1_ADD5
 ((
ušt16_t
)0x0020è

	)

7591 
	#I2C_OAR1_ADD6
 ((
ušt16_t
)0x0040è

	)

7592 
	#I2C_OAR1_ADD7
 ((
ušt16_t
)0x0080è

	)

7593 
	#I2C_OAR1_ADD8
 ((
ušt16_t
)0x0100è

	)

7594 
	#I2C_OAR1_ADD9
 ((
ušt16_t
)0x0200è

	)

7596 
	#I2C_OAR1_ADDMODE
 ((
ušt16_t
)0x8000è

	)

7599 
	#I2C_OAR2_ENDUAL
 ((
ušt8_t
)0x01è

	)

7600 
	#I2C_OAR2_ADD2
 ((
ušt8_t
)0xFEè

	)

7603 
	#I2C_DR_DR
 ((
ušt8_t
)0xFFè

	)

7606 
	#I2C_SR1_SB
 ((
ušt16_t
)0x0001è

	)

7607 
	#I2C_SR1_ADDR
 ((
ušt16_t
)0x0002è

	)

7608 
	#I2C_SR1_BTF
 ((
ušt16_t
)0x0004è

	)

7609 
	#I2C_SR1_ADD10
 ((
ušt16_t
)0x0008è

	)

7610 
	#I2C_SR1_STOPF
 ((
ušt16_t
)0x0010è

	)

7611 
	#I2C_SR1_RXNE
 ((
ušt16_t
)0x0040è

	)

7612 
	#I2C_SR1_TXE
 ((
ušt16_t
)0x0080è

	)

7613 
	#I2C_SR1_BERR
 ((
ušt16_t
)0x0100è

	)

7614 
	#I2C_SR1_ARLO
 ((
ušt16_t
)0x0200è

	)

7615 
	#I2C_SR1_AF
 ((
ušt16_t
)0x0400è

	)

7616 
	#I2C_SR1_OVR
 ((
ušt16_t
)0x0800è

	)

7617 
	#I2C_SR1_PECERR
 ((
ušt16_t
)0x1000è

	)

7618 
	#I2C_SR1_TIMEOUT
 ((
ušt16_t
)0x4000è

	)

7619 
	#I2C_SR1_SMBALERT
 ((
ušt16_t
)0x8000è

	)

7622 
	#I2C_SR2_MSL
 ((
ušt16_t
)0x0001è

	)

7623 
	#I2C_SR2_BUSY
 ((
ušt16_t
)0x0002è

	)

7624 
	#I2C_SR2_TRA
 ((
ušt16_t
)0x0004è

	)

7625 
	#I2C_SR2_GENCALL
 ((
ušt16_t
)0x0010è

	)

7626 
	#I2C_SR2_SMBDEFAULT
 ((
ušt16_t
)0x0020è

	)

7627 
	#I2C_SR2_SMBHOST
 ((
ušt16_t
)0x0040è

	)

7628 
	#I2C_SR2_DUALF
 ((
ušt16_t
)0x0080è

	)

7629 
	#I2C_SR2_PEC
 ((
ušt16_t
)0xFF00è

	)

7632 
	#I2C_CCR_CCR
 ((
ušt16_t
)0x0FFFè

	)

7633 
	#I2C_CCR_DUTY
 ((
ušt16_t
)0x4000è

	)

7634 
	#I2C_CCR_FS
 ((
ušt16_t
)0x8000è

	)

7637 
	#I2C_TRISE_TRISE
 ((
ušt8_t
)0x3Fè

	)

7646 
	#USART_SR_PE
 ((
ušt16_t
)0x0001è

	)

7647 
	#USART_SR_FE
 ((
ušt16_t
)0x0002è

	)

7648 
	#USART_SR_NE
 ((
ušt16_t
)0x0004è

	)

7649 
	#USART_SR_ORE
 ((
ušt16_t
)0x0008è

	)

7650 
	#USART_SR_IDLE
 ((
ušt16_t
)0x0010è

	)

7651 
	#USART_SR_RXNE
 ((
ušt16_t
)0x0020è

	)

7652 
	#USART_SR_TC
 ((
ušt16_t
)0x0040è

	)

7653 
	#USART_SR_TXE
 ((
ušt16_t
)0x0080è

	)

7654 
	#USART_SR_LBD
 ((
ušt16_t
)0x0100è

	)

7655 
	#USART_SR_CTS
 ((
ušt16_t
)0x0200è

	)

7658 
	#USART_DR_DR
 ((
ušt16_t
)0x01FFè

	)

7661 
	#USART_BRR_DIV_F¿ùiÚ
 ((
ušt16_t
)0x000Fè

	)

7662 
	#USART_BRR_DIV_Mªtis§
 ((
ušt16_t
)0xFFF0è

	)

7665 
	#USART_CR1_SBK
 ((
ušt16_t
)0x0001è

	)

7666 
	#USART_CR1_RWU
 ((
ušt16_t
)0x0002è

	)

7667 
	#USART_CR1_RE
 ((
ušt16_t
)0x0004è

	)

7668 
	#USART_CR1_TE
 ((
ušt16_t
)0x0008è

	)

7669 
	#USART_CR1_IDLEIE
 ((
ušt16_t
)0x0010è

	)

7670 
	#USART_CR1_RXNEIE
 ((
ušt16_t
)0x0020è

	)

7671 
	#USART_CR1_TCIE
 ((
ušt16_t
)0x0040è

	)

7672 
	#USART_CR1_TXEIE
 ((
ušt16_t
)0x0080è

	)

7673 
	#USART_CR1_PEIE
 ((
ušt16_t
)0x0100è

	)

7674 
	#USART_CR1_PS
 ((
ušt16_t
)0x0200è

	)

7675 
	#USART_CR1_PCE
 ((
ušt16_t
)0x0400è

	)

7676 
	#USART_CR1_WAKE
 ((
ušt16_t
)0x0800è

	)

7677 
	#USART_CR1_M
 ((
ušt16_t
)0x1000è

	)

7678 
	#USART_CR1_UE
 ((
ušt16_t
)0x2000è

	)

7679 
	#USART_CR1_OVER8
 ((
ušt16_t
)0x8000è

	)

7682 
	#USART_CR2_ADD
 ((
ušt16_t
)0x000Fè

	)

7683 
	#USART_CR2_LBDL
 ((
ušt16_t
)0x0020è

	)

7684 
	#USART_CR2_LBDIE
 ((
ušt16_t
)0x0040è

	)

7685 
	#USART_CR2_LBCL
 ((
ušt16_t
)0x0100è

	)

7686 
	#USART_CR2_CPHA
 ((
ušt16_t
)0x0200è

	)

7687 
	#USART_CR2_CPOL
 ((
ušt16_t
)0x0400è

	)

7688 
	#USART_CR2_CLKEN
 ((
ušt16_t
)0x0800è

	)

7690 
	#USART_CR2_STOP
 ((
ušt16_t
)0x3000è

	)

7691 
	#USART_CR2_STOP_0
 ((
ušt16_t
)0x1000è

	)

7692 
	#USART_CR2_STOP_1
 ((
ušt16_t
)0x2000è

	)

7694 
	#USART_CR2_LINEN
 ((
ušt16_t
)0x4000è

	)

7697 
	#USART_CR3_EIE
 ((
ušt16_t
)0x0001è

	)

7698 
	#USART_CR3_IREN
 ((
ušt16_t
)0x0002è

	)

7699 
	#USART_CR3_IRLP
 ((
ušt16_t
)0x0004è

	)

7700 
	#USART_CR3_HDSEL
 ((
ušt16_t
)0x0008è

	)

7701 
	#USART_CR3_NACK
 ((
ušt16_t
)0x0010è

	)

7702 
	#USART_CR3_SCEN
 ((
ušt16_t
)0x0020è

	)

7703 
	#USART_CR3_DMAR
 ((
ušt16_t
)0x0040è

	)

7704 
	#USART_CR3_DMAT
 ((
ušt16_t
)0x0080è

	)

7705 
	#USART_CR3_RTSE
 ((
ušt16_t
)0x0100è

	)

7706 
	#USART_CR3_CTSE
 ((
ušt16_t
)0x0200è

	)

7707 
	#USART_CR3_CTSIE
 ((
ušt16_t
)0x0400è

	)

7708 
	#USART_CR3_ONEBIT
 ((
ušt16_t
)0x0800è

	)

7711 
	#USART_GTPR_PSC
 ((
ušt16_t
)0x00FFè

	)

7712 
	#USART_GTPR_PSC_0
 ((
ušt16_t
)0x0001è

	)

7713 
	#USART_GTPR_PSC_1
 ((
ušt16_t
)0x0002è

	)

7714 
	#USART_GTPR_PSC_2
 ((
ušt16_t
)0x0004è

	)

7715 
	#USART_GTPR_PSC_3
 ((
ušt16_t
)0x0008è

	)

7716 
	#USART_GTPR_PSC_4
 ((
ušt16_t
)0x0010è

	)

7717 
	#USART_GTPR_PSC_5
 ((
ušt16_t
)0x0020è

	)

7718 
	#USART_GTPR_PSC_6
 ((
ušt16_t
)0x0040è

	)

7719 
	#USART_GTPR_PSC_7
 ((
ušt16_t
)0x0080è

	)

7721 
	#USART_GTPR_GT
 ((
ušt16_t
)0xFF00è

	)

7730 
	#DBGMCU_IDCODE_DEV_ID
 ((
ušt32_t
)0x00000FFFè

	)

7732 
	#DBGMCU_IDCODE_REV_ID
 ((
ušt32_t
)0xFFFF0000è

	)

7733 
	#DBGMCU_IDCODE_REV_ID_0
 ((
ušt32_t
)0x00010000è

	)

7734 
	#DBGMCU_IDCODE_REV_ID_1
 ((
ušt32_t
)0x00020000è

	)

7735 
	#DBGMCU_IDCODE_REV_ID_2
 ((
ušt32_t
)0x00040000è

	)

7736 
	#DBGMCU_IDCODE_REV_ID_3
 ((
ušt32_t
)0x00080000è

	)

7737 
	#DBGMCU_IDCODE_REV_ID_4
 ((
ušt32_t
)0x00100000è

	)

7738 
	#DBGMCU_IDCODE_REV_ID_5
 ((
ušt32_t
)0x00200000è

	)

7739 
	#DBGMCU_IDCODE_REV_ID_6
 ((
ušt32_t
)0x00400000è

	)

7740 
	#DBGMCU_IDCODE_REV_ID_7
 ((
ušt32_t
)0x00800000è

	)

7741 
	#DBGMCU_IDCODE_REV_ID_8
 ((
ušt32_t
)0x01000000è

	)

7742 
	#DBGMCU_IDCODE_REV_ID_9
 ((
ušt32_t
)0x02000000è

	)

7743 
	#DBGMCU_IDCODE_REV_ID_10
 ((
ušt32_t
)0x04000000è

	)

7744 
	#DBGMCU_IDCODE_REV_ID_11
 ((
ušt32_t
)0x08000000è

	)

7745 
	#DBGMCU_IDCODE_REV_ID_12
 ((
ušt32_t
)0x10000000è

	)

7746 
	#DBGMCU_IDCODE_REV_ID_13
 ((
ušt32_t
)0x20000000è

	)

7747 
	#DBGMCU_IDCODE_REV_ID_14
 ((
ušt32_t
)0x40000000è

	)

7748 
	#DBGMCU_IDCODE_REV_ID_15
 ((
ušt32_t
)0x80000000è

	)

7751 
	#DBGMCU_CR_DBG_SLEEP
 ((
ušt32_t
)0x00000001è

	)

7752 
	#DBGMCU_CR_DBG_STOP
 ((
ušt32_t
)0x00000002è

	)

7753 
	#DBGMCU_CR_DBG_STANDBY
 ((
ušt32_t
)0x00000004è

	)

7754 
	#DBGMCU_CR_TRACE_IOEN
 ((
ušt32_t
)0x00000020è

	)

7756 
	#DBGMCU_CR_TRACE_MODE
 ((
ušt32_t
)0x000000C0è

	)

7757 
	#DBGMCU_CR_TRACE_MODE_0
 ((
ušt32_t
)0x00000040è

	)

7758 
	#DBGMCU_CR_TRACE_MODE_1
 ((
ušt32_t
)0x00000080è

	)

7760 
	#DBGMCU_CR_DBG_IWDG_STOP
 ((
ušt32_t
)0x00000100è

	)

7761 
	#DBGMCU_CR_DBG_WWDG_STOP
 ((
ušt32_t
)0x00000200è

	)

7762 
	#DBGMCU_CR_DBG_TIM1_STOP
 ((
ušt32_t
)0x00000400è

	)

7763 
	#DBGMCU_CR_DBG_TIM2_STOP
 ((
ušt32_t
)0x00000800è

	)

7764 
	#DBGMCU_CR_DBG_TIM3_STOP
 ((
ušt32_t
)0x00001000è

	)

7765 
	#DBGMCU_CR_DBG_TIM4_STOP
 ((
ušt32_t
)0x00002000è

	)

7766 
	#DBGMCU_CR_DBG_CAN1_STOP
 ((
ušt32_t
)0x00004000è

	)

7767 
	#DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT
 ((
ušt32_t
)0x00008000è

	)

7768 
	#DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT
 ((
ušt32_t
)0x00010000è

	)

7769 
	#DBGMCU_CR_DBG_TIM8_STOP
 ((
ušt32_t
)0x00020000è

	)

7770 
	#DBGMCU_CR_DBG_TIM5_STOP
 ((
ušt32_t
)0x00040000è

	)

7771 
	#DBGMCU_CR_DBG_TIM6_STOP
 ((
ušt32_t
)0x00080000è

	)

7772 
	#DBGMCU_CR_DBG_TIM7_STOP
 ((
ušt32_t
)0x00100000è

	)

7773 
	#DBGMCU_CR_DBG_CAN2_STOP
 ((
ušt32_t
)0x00200000è

	)

7774 
	#DBGMCU_CR_DBG_TIM15_STOP
 ((
ušt32_t
)0x00400000è

	)

7775 
	#DBGMCU_CR_DBG_TIM16_STOP
 ((
ušt32_t
)0x00800000è

	)

7776 
	#DBGMCU_CR_DBG_TIM17_STOP
 ((
ušt32_t
)0x01000000è

	)

7777 
	#DBGMCU_CR_DBG_TIM12_STOP
 ((
ušt32_t
)0x02000000è

	)

7778 
	#DBGMCU_CR_DBG_TIM13_STOP
 ((
ušt32_t
)0x04000000è

	)

7779 
	#DBGMCU_CR_DBG_TIM14_STOP
 ((
ušt32_t
)0x08000000è

	)

7780 
	#DBGMCU_CR_DBG_TIM9_STOP
 ((
ušt32_t
)0x10000000è

	)

7781 
	#DBGMCU_CR_DBG_TIM10_STOP
 ((
ušt32_t
)0x20000000è

	)

7782 
	#DBGMCU_CR_DBG_TIM11_STOP
 ((
ušt32_t
)0x40000000è

	)

7791 
	#FLASH_ACR_LATENCY
 ((
ušt8_t
)0x03è

	)

7792 
	#FLASH_ACR_LATENCY_0
 ((
ušt8_t
)0x00è

	)

7793 
	#FLASH_ACR_LATENCY_1
 ((
ušt8_t
)0x01è

	)

7794 
	#FLASH_ACR_LATENCY_2
 ((
ušt8_t
)0x02è

	)

7796 
	#FLASH_ACR_HLFCYA
 ((
ušt8_t
)0x08è

	)

7797 
	#FLASH_ACR_PRFTBE
 ((
ušt8_t
)0x10è

	)

7798 
	#FLASH_ACR_PRFTBS
 ((
ušt8_t
)0x20è

	)

7801 
	#FLASH_KEYR_FKEYR
 ((
ušt32_t
)0xFFFFFFFFè

	)

7804 
	#FLASH_OPTKEYR_OPTKEYR
 ((
ušt32_t
)0xFFFFFFFFè

	)

7807 
	#FLASH_SR_BSY
 ((
ušt8_t
)0x01è

	)

7808 
	#FLASH_SR_PGERR
 ((
ušt8_t
)0x04è

	)

7809 
	#FLASH_SR_WRPRTERR
 ((
ušt8_t
)0x10è

	)

7810 
	#FLASH_SR_EOP
 ((
ušt8_t
)0x20è

	)

7813 
	#FLASH_CR_PG
 ((
ušt16_t
)0x0001è

	)

7814 
	#FLASH_CR_PER
 ((
ušt16_t
)0x0002è

	)

7815 
	#FLASH_CR_MER
 ((
ušt16_t
)0x0004è

	)

7816 
	#FLASH_CR_OPTPG
 ((
ušt16_t
)0x0010è

	)

7817 
	#FLASH_CR_OPTER
 ((
ušt16_t
)0x0020è

	)

7818 
	#FLASH_CR_STRT
 ((
ušt16_t
)0x0040è

	)

7819 
	#FLASH_CR_LOCK
 ((
ušt16_t
)0x0080è

	)

7820 
	#FLASH_CR_OPTWRE
 ((
ušt16_t
)0x0200è

	)

7821 
	#FLASH_CR_ERRIE
 ((
ušt16_t
)0x0400è

	)

7822 
	#FLASH_CR_EOPIE
 ((
ušt16_t
)0x1000è

	)

7825 
	#FLASH_AR_FAR
 ((
ušt32_t
)0xFFFFFFFFè

	)

7828 
	#FLASH_OBR_OPTERR
 ((
ušt16_t
)0x0001è

	)

7829 
	#FLASH_OBR_RDPRT
 ((
ušt16_t
)0x0002è

	)

7831 
	#FLASH_OBR_USER
 ((
ušt16_t
)0x03FCè

	)

7832 
	#FLASH_OBR_WDG_SW
 ((
ušt16_t
)0x0004è

	)

7833 
	#FLASH_OBR_nRST_STOP
 ((
ušt16_t
)0x0008è

	)

7834 
	#FLASH_OBR_nRST_STDBY
 ((
ušt16_t
)0x0010è

	)

7835 
	#FLASH_OBR_BFB2
 ((
ušt16_t
)0x0020è

	)

7838 
	#FLASH_WRPR_WRP
 ((
ušt32_t
)0xFFFFFFFFè

	)

7843 
	#FLASH_RDP_RDP
 ((
ušt32_t
)0x000000FFè

	)

7844 
	#FLASH_RDP_nRDP
 ((
ušt32_t
)0x0000FF00è

	)

7847 
	#FLASH_USER_USER
 ((
ušt32_t
)0x00FF0000è

	)

7848 
	#FLASH_USER_nUSER
 ((
ušt32_t
)0xFF000000è

	)

7851 
	#FLASH_D©a0_D©a0
 ((
ušt32_t
)0x000000FFè

	)

7852 
	#FLASH_D©a0_nD©a0
 ((
ušt32_t
)0x0000FF00è

	)

7855 
	#FLASH_D©a1_D©a1
 ((
ušt32_t
)0x00FF0000è

	)

7856 
	#FLASH_D©a1_nD©a1
 ((
ušt32_t
)0xFF000000è

	)

7859 
	#FLASH_WRP0_WRP0
 ((
ušt32_t
)0x000000FFè

	)

7860 
	#FLASH_WRP0_nWRP0
 ((
ušt32_t
)0x0000FF00è

	)

7863 
	#FLASH_WRP1_WRP1
 ((
ušt32_t
)0x00FF0000è

	)

7864 
	#FLASH_WRP1_nWRP1
 ((
ušt32_t
)0xFF000000è

	)

7867 
	#FLASH_WRP2_WRP2
 ((
ušt32_t
)0x000000FFè

	)

7868 
	#FLASH_WRP2_nWRP2
 ((
ušt32_t
)0x0000FF00è

	)

7871 
	#FLASH_WRP3_WRP3
 ((
ušt32_t
)0x00FF0000è

	)

7872 
	#FLASH_WRP3_nWRP3
 ((
ušt32_t
)0xFF000000è

	)

7874 #ifdeà
STM32F10X_CL


7879 
	#ETH_MACCR_WD
 ((
ušt32_t
)0x00800000è

	)

7880 
	#ETH_MACCR_JD
 ((
ušt32_t
)0x00400000è

	)

7881 
	#ETH_MACCR_IFG
 ((
ušt32_t
)0x000E0000è

	)

7882 
	#ETH_MACCR_IFG_96B™
 ((
ušt32_t
)0x00000000è

	)

7883 
	#ETH_MACCR_IFG_88B™
 ((
ušt32_t
)0x00020000è

	)

7884 
	#ETH_MACCR_IFG_80B™
 ((
ušt32_t
)0x00040000è

	)

7885 
	#ETH_MACCR_IFG_72B™
 ((
ušt32_t
)0x00060000è

	)

7886 
	#ETH_MACCR_IFG_64B™
 ((
ušt32_t
)0x00080000è

	)

7887 
	#ETH_MACCR_IFG_56B™
 ((
ušt32_t
)0x000A0000è

	)

7888 
	#ETH_MACCR_IFG_48B™
 ((
ušt32_t
)0x000C0000è

	)

7889 
	#ETH_MACCR_IFG_40B™
 ((
ušt32_t
)0x000E0000è

	)

7890 
	#ETH_MACCR_CSD
 ((
ušt32_t
)0x00010000è

	)

7891 
	#ETH_MACCR_FES
 ((
ušt32_t
)0x00004000è

	)

7892 
	#ETH_MACCR_ROD
 ((
ušt32_t
)0x00002000è

	)

7893 
	#ETH_MACCR_LM
 ((
ušt32_t
)0x00001000è

	)

7894 
	#ETH_MACCR_DM
 ((
ušt32_t
)0x00000800è

	)

7895 
	#ETH_MACCR_IPCO
 ((
ušt32_t
)0x00000400è

	)

7896 
	#ETH_MACCR_RD
 ((
ušt32_t
)0x00000200è

	)

7897 
	#ETH_MACCR_APCS
 ((
ušt32_t
)0x00000080è

	)

7898 
	#ETH_MACCR_BL
 ((
ušt32_t
)0x00000060è

	)

7900 
	#ETH_MACCR_BL_10
 ((
ušt32_t
)0x00000000è

	)

7901 
	#ETH_MACCR_BL_8
 ((
ušt32_t
)0x00000020è

	)

7902 
	#ETH_MACCR_BL_4
 ((
ušt32_t
)0x00000040è

	)

7903 
	#ETH_MACCR_BL_1
 ((
ušt32_t
)0x00000060è

	)

7904 
	#ETH_MACCR_DC
 ((
ušt32_t
)0x00000010è

	)

7905 
	#ETH_MACCR_TE
 ((
ušt32_t
)0x00000008è

	)

7906 
	#ETH_MACCR_RE
 ((
ušt32_t
)0x00000004è

	)

7909 
	#ETH_MACFFR_RA
 ((
ušt32_t
)0x80000000è

	)

7910 
	#ETH_MACFFR_HPF
 ((
ušt32_t
)0x00000400è

	)

7911 
	#ETH_MACFFR_SAF
 ((
ušt32_t
)0x00000200è

	)

7912 
	#ETH_MACFFR_SAIF
 ((
ušt32_t
)0x00000100è

	)

7913 
	#ETH_MACFFR_PCF
 ((
ušt32_t
)0x000000C0è

	)

7914 
	#ETH_MACFFR_PCF_BlockAÎ
 ((
ušt32_t
)0x00000040è

	)

7915 
	#ETH_MACFFR_PCF_FÜw¬dAÎ
 ((
ušt32_t
)0x00000080è

	)

7916 
	#ETH_MACFFR_PCF_FÜw¬dPas£dAddrFž‹r
 ((
ušt32_t
)0x000000C0è

	)

7917 
	#ETH_MACFFR_BFD
 ((
ušt32_t
)0x00000020è

	)

7918 
	#ETH_MACFFR_PAM
 ((
ušt32_t
)0x00000010è

	)

7919 
	#ETH_MACFFR_DAIF
 ((
ušt32_t
)0x00000008è

	)

7920 
	#ETH_MACFFR_HM
 ((
ušt32_t
)0x00000004è

	)

7921 
	#ETH_MACFFR_HU
 ((
ušt32_t
)0x00000002è

	)

7922 
	#ETH_MACFFR_PM
 ((
ušt32_t
)0x00000001è

	)

7925 
	#ETH_MACHTHR_HTH
 ((
ušt32_t
)0xFFFFFFFFè

	)

7928 
	#ETH_MACHTLR_HTL
 ((
ušt32_t
)0xFFFFFFFFè

	)

7931 
	#ETH_MACMIIAR_PA
 ((
ušt32_t
)0x0000F800è

	)

7932 
	#ETH_MACMIIAR_MR
 ((
ušt32_t
)0x000007C0è

	)

7933 
	#ETH_MACMIIAR_CR
 ((
ušt32_t
)0x0000001Cè

	)

7934 
	#ETH_MACMIIAR_CR_Div42
 ((
ušt32_t
)0x00000000è

	)

7935 
	#ETH_MACMIIAR_CR_Div16
 ((
ušt32_t
)0x00000008è

	)

7936 
	#ETH_MACMIIAR_CR_Div26
 ((
ušt32_t
)0x0000000Cè

	)

7937 
	#ETH_MACMIIAR_MW
 ((
ušt32_t
)0x00000002è

	)

7938 
	#ETH_MACMIIAR_MB
 ((
ušt32_t
)0x00000001è

	)

7941 
	#ETH_MACMIIDR_MD
 ((
ušt32_t
)0x0000FFFFè

	)

7944 
	#ETH_MACFCR_PT
 ((
ušt32_t
)0xFFFF0000è

	)

7945 
	#ETH_MACFCR_ZQPD
 ((
ušt32_t
)0x00000080è

	)

7946 
	#ETH_MACFCR_PLT
 ((
ušt32_t
)0x00000030è

	)

7947 
	#ETH_MACFCR_PLT_Mšus4
 ((
ušt32_t
)0x00000000è

	)

7948 
	#ETH_MACFCR_PLT_Mšus28
 ((
ušt32_t
)0x00000010è

	)

7949 
	#ETH_MACFCR_PLT_Mšus144
 ((
ušt32_t
)0x00000020è

	)

7950 
	#ETH_MACFCR_PLT_Mšus256
 ((
ušt32_t
)0x00000030è

	)

7951 
	#ETH_MACFCR_UPFD
 ((
ušt32_t
)0x00000008è

	)

7952 
	#ETH_MACFCR_RFCE
 ((
ušt32_t
)0x00000004è

	)

7953 
	#ETH_MACFCR_TFCE
 ((
ušt32_t
)0x00000002è

	)

7954 
	#ETH_MACFCR_FCBBPA
 ((
ušt32_t
)0x00000001è

	)

7957 
	#ETH_MACVLANTR_VLANTC
 ((
ušt32_t
)0x00010000è

	)

7958 
	#ETH_MACVLANTR_VLANTI
 ((
ušt32_t
)0x0000FFFFè

	)

7961 
	#ETH_MACRWUFFR_D
 ((
ušt32_t
)0xFFFFFFFFè

	)

7975 
	#ETH_MACPMTCSR_WFFRPR
 ((
ušt32_t
)0x80000000è

	)

7976 
	#ETH_MACPMTCSR_GU
 ((
ušt32_t
)0x00000200è

	)

7977 
	#ETH_MACPMTCSR_WFR
 ((
ušt32_t
)0x00000040è

	)

7978 
	#ETH_MACPMTCSR_MPR
 ((
ušt32_t
)0x00000020è

	)

7979 
	#ETH_MACPMTCSR_WFE
 ((
ušt32_t
)0x00000004è

	)

7980 
	#ETH_MACPMTCSR_MPE
 ((
ušt32_t
)0x00000002è

	)

7981 
	#ETH_MACPMTCSR_PD
 ((
ušt32_t
)0x00000001è

	)

7984 
	#ETH_MACSR_TSTS
 ((
ušt32_t
)0x00000200è

	)

7985 
	#ETH_MACSR_MMCTS
 ((
ušt32_t
)0x00000040è

	)

7986 
	#ETH_MACSR_MMMCRS
 ((
ušt32_t
)0x00000020è

	)

7987 
	#ETH_MACSR_MMCS
 ((
ušt32_t
)0x00000010è

	)

7988 
	#ETH_MACSR_PMTS
 ((
ušt32_t
)0x00000008è

	)

7991 
	#ETH_MACIMR_TSTIM
 ((
ušt32_t
)0x00000200è

	)

7992 
	#ETH_MACIMR_PMTIM
 ((
ušt32_t
)0x00000008è

	)

7995 
	#ETH_MACA0HR_MACA0H
 ((
ušt32_t
)0x0000FFFFè

	)

7998 
	#ETH_MACA0LR_MACA0L
 ((
ušt32_t
)0xFFFFFFFFè

	)

8001 
	#ETH_MACA1HR_AE
 ((
ušt32_t
)0x80000000è

	)

8002 
	#ETH_MACA1HR_SA
 ((
ušt32_t
)0x40000000è

	)

8003 
	#ETH_MACA1HR_MBC
 ((
ušt32_t
)0x3F000000è

	)

8004 
	#ETH_MACA1HR_MBC_HB™s15_8
 ((
ušt32_t
)0x20000000è

	)

8005 
	#ETH_MACA1HR_MBC_HB™s7_0
 ((
ušt32_t
)0x10000000è

	)

8006 
	#ETH_MACA1HR_MBC_LB™s31_24
 ((
ušt32_t
)0x08000000è

	)

8007 
	#ETH_MACA1HR_MBC_LB™s23_16
 ((
ušt32_t
)0x04000000è

	)

8008 
	#ETH_MACA1HR_MBC_LB™s15_8
 ((
ušt32_t
)0x02000000è

	)

8009 
	#ETH_MACA1HR_MBC_LB™s7_0
 ((
ušt32_t
)0x01000000è

	)

8010 
	#ETH_MACA1HR_MACA1H
 ((
ušt32_t
)0x0000FFFFè

	)

8013 
	#ETH_MACA1LR_MACA1L
 ((
ušt32_t
)0xFFFFFFFFè

	)

8016 
	#ETH_MACA2HR_AE
 ((
ušt32_t
)0x80000000è

	)

8017 
	#ETH_MACA2HR_SA
 ((
ušt32_t
)0x40000000è

	)

8018 
	#ETH_MACA2HR_MBC
 ((
ušt32_t
)0x3F000000è

	)

8019 
	#ETH_MACA2HR_MBC_HB™s15_8
 ((
ušt32_t
)0x20000000è

	)

8020 
	#ETH_MACA2HR_MBC_HB™s7_0
 ((
ušt32_t
)0x10000000è

	)

8021 
	#ETH_MACA2HR_MBC_LB™s31_24
 ((
ušt32_t
)0x08000000è

	)

8022 
	#ETH_MACA2HR_MBC_LB™s23_16
 ((
ušt32_t
)0x04000000è

	)

8023 
	#ETH_MACA2HR_MBC_LB™s15_8
 ((
ušt32_t
)0x02000000è

	)

8024 
	#ETH_MACA2HR_MBC_LB™s7_0
 ((
ušt32_t
)0x01000000è

	)

8025 
	#ETH_MACA2HR_MACA2H
 ((
ušt32_t
)0x0000FFFFè

	)

8028 
	#ETH_MACA2LR_MACA2L
 ((
ušt32_t
)0xFFFFFFFFè

	)

8031 
	#ETH_MACA3HR_AE
 ((
ušt32_t
)0x80000000è

	)

8032 
	#ETH_MACA3HR_SA
 ((
ušt32_t
)0x40000000è

	)

8033 
	#ETH_MACA3HR_MBC
 ((
ušt32_t
)0x3F000000è

	)

8034 
	#ETH_MACA3HR_MBC_HB™s15_8
 ((
ušt32_t
)0x20000000è

	)

8035 
	#ETH_MACA3HR_MBC_HB™s7_0
 ((
ušt32_t
)0x10000000è

	)

8036 
	#ETH_MACA3HR_MBC_LB™s31_24
 ((
ušt32_t
)0x08000000è

	)

8037 
	#ETH_MACA3HR_MBC_LB™s23_16
 ((
ušt32_t
)0x04000000è

	)

8038 
	#ETH_MACA3HR_MBC_LB™s15_8
 ((
ušt32_t
)0x02000000è

	)

8039 
	#ETH_MACA3HR_MBC_LB™s7_0
 ((
ušt32_t
)0x01000000è

	)

8040 
	#ETH_MACA3HR_MACA3H
 ((
ušt32_t
)0x0000FFFFè

	)

8043 
	#ETH_MACA3LR_MACA3L
 ((
ušt32_t
)0xFFFFFFFFè

	)

8050 
	#ETH_MMCCR_MCF
 ((
ušt32_t
)0x00000008è

	)

8051 
	#ETH_MMCCR_ROR
 ((
ušt32_t
)0x00000004è

	)

8052 
	#ETH_MMCCR_CSR
 ((
ušt32_t
)0x00000002è

	)

8053 
	#ETH_MMCCR_CR
 ((
ušt32_t
)0x00000001è

	)

8056 
	#ETH_MMCRIR_RGUFS
 ((
ušt32_t
)0x00020000è

	)

8057 
	#ETH_MMCRIR_RFAES
 ((
ušt32_t
)0x00000040è

	)

8058 
	#ETH_MMCRIR_RFCES
 ((
ušt32_t
)0x00000020è

	)

8061 
	#ETH_MMCTIR_TGFS
 ((
ušt32_t
)0x00200000è

	)

8062 
	#ETH_MMCTIR_TGFMSCS
 ((
ušt32_t
)0x00008000è

	)

8063 
	#ETH_MMCTIR_TGFSCS
 ((
ušt32_t
)0x00004000è

	)

8066 
	#ETH_MMCRIMR_RGUFM
 ((
ušt32_t
)0x00020000è

	)

8067 
	#ETH_MMCRIMR_RFAEM
 ((
ušt32_t
)0x00000040è

	)

8068 
	#ETH_MMCRIMR_RFCEM
 ((
ušt32_t
)0x00000020è

	)

8071 
	#ETH_MMCTIMR_TGFM
 ((
ušt32_t
)0x00200000è

	)

8072 
	#ETH_MMCTIMR_TGFMSCM
 ((
ušt32_t
)0x00008000è

	)

8073 
	#ETH_MMCTIMR_TGFSCM
 ((
ušt32_t
)0x00004000è

	)

8076 
	#ETH_MMCTGFSCCR_TGFSCC
 ((
ušt32_t
)0xFFFFFFFFè

	)

8079 
	#ETH_MMCTGFMSCCR_TGFMSCC
 ((
ušt32_t
)0xFFFFFFFFè

	)

8082 
	#ETH_MMCTGFCR_TGFC
 ((
ušt32_t
)0xFFFFFFFFè

	)

8085 
	#ETH_MMCRFCECR_RFCEC
 ((
ušt32_t
)0xFFFFFFFFè

	)

8088 
	#ETH_MMCRFAECR_RFAEC
 ((
ušt32_t
)0xFFFFFFFFè

	)

8091 
	#ETH_MMCRGUFCR_RGUFC
 ((
ušt32_t
)0xFFFFFFFFè

	)

8098 
	#ETH_PTPTSCR_TSARU
 ((
ušt32_t
)0x00000020è

	)

8099 
	#ETH_PTPTSCR_TSITE
 ((
ušt32_t
)0x00000010è

	)

8100 
	#ETH_PTPTSCR_TSSTU
 ((
ušt32_t
)0x00000008è

	)

8101 
	#ETH_PTPTSCR_TSSTI
 ((
ušt32_t
)0x00000004è

	)

8102 
	#ETH_PTPTSCR_TSFCU
 ((
ušt32_t
)0x00000002è

	)

8103 
	#ETH_PTPTSCR_TSE
 ((
ušt32_t
)0x00000001è

	)

8106 
	#ETH_PTPSSIR_STSSI
 ((
ušt32_t
)0x000000FFè

	)

8109 
	#ETH_PTPTSHR_STS
 ((
ušt32_t
)0xFFFFFFFFè

	)

8112 
	#ETH_PTPTSLR_STPNS
 ((
ušt32_t
)0x80000000è

	)

8113 
	#ETH_PTPTSLR_STSS
 ((
ušt32_t
)0x7FFFFFFFè

	)

8116 
	#ETH_PTPTSHUR_TSUS
 ((
ušt32_t
)0xFFFFFFFFè

	)

8119 
	#ETH_PTPTSLUR_TSUPNS
 ((
ušt32_t
)0x80000000è

	)

8120 
	#ETH_PTPTSLUR_TSUSS
 ((
ušt32_t
)0x7FFFFFFFè

	)

8123 
	#ETH_PTPTSAR_TSA
 ((
ušt32_t
)0xFFFFFFFFè

	)

8126 
	#ETH_PTPTTHR_TTSH
 ((
ušt32_t
)0xFFFFFFFFè

	)

8129 
	#ETH_PTPTTLR_TTSL
 ((
ušt32_t
)0xFFFFFFFFè

	)

8136 
	#ETH_DMABMR_AAB
 ((
ušt32_t
)0x02000000è

	)

8137 
	#ETH_DMABMR_FPM
 ((
ušt32_t
)0x01000000è

	)

8138 
	#ETH_DMABMR_USP
 ((
ušt32_t
)0x00800000è

	)

8139 
	#ETH_DMABMR_RDP
 ((
ušt32_t
)0x007E0000è

	)

8140 
	#ETH_DMABMR_RDP_1B—t
 ((
ušt32_t
)0x00020000è

	)

8141 
	#ETH_DMABMR_RDP_2B—t
 ((
ušt32_t
)0x00040000è

	)

8142 
	#ETH_DMABMR_RDP_4B—t
 ((
ušt32_t
)0x00080000è

	)

8143 
	#ETH_DMABMR_RDP_8B—t
 ((
ušt32_t
)0x00100000è

	)

8144 
	#ETH_DMABMR_RDP_16B—t
 ((
ušt32_t
)0x00200000è

	)

8145 
	#ETH_DMABMR_RDP_32B—t
 ((
ušt32_t
)0x00400000è

	)

8146 
	#ETH_DMABMR_RDP_4xPBL_4B—t
 ((
ušt32_t
)0x01020000è

	)

8147 
	#ETH_DMABMR_RDP_4xPBL_8B—t
 ((
ušt32_t
)0x01040000è

	)

8148 
	#ETH_DMABMR_RDP_4xPBL_16B—t
 ((
ušt32_t
)0x01080000è

	)

8149 
	#ETH_DMABMR_RDP_4xPBL_32B—t
 ((
ušt32_t
)0x01100000è

	)

8150 
	#ETH_DMABMR_RDP_4xPBL_64B—t
 ((
ušt32_t
)0x01200000è

	)

8151 
	#ETH_DMABMR_RDP_4xPBL_128B—t
 ((
ušt32_t
)0x01400000è

	)

8152 
	#ETH_DMABMR_FB
 ((
ušt32_t
)0x00010000è

	)

8153 
	#ETH_DMABMR_RTPR
 ((
ušt32_t
)0x0000C000è

	)

8154 
	#ETH_DMABMR_RTPR_1_1
 ((
ušt32_t
)0x00000000è

	)

8155 
	#ETH_DMABMR_RTPR_2_1
 ((
ušt32_t
)0x00004000è

	)

8156 
	#ETH_DMABMR_RTPR_3_1
 ((
ušt32_t
)0x00008000è

	)

8157 
	#ETH_DMABMR_RTPR_4_1
 ((
ušt32_t
)0x0000C000è

	)

8158 
	#ETH_DMABMR_PBL
 ((
ušt32_t
)0x00003F00è

	)

8159 
	#ETH_DMABMR_PBL_1B—t
 ((
ušt32_t
)0x00000100è

	)

8160 
	#ETH_DMABMR_PBL_2B—t
 ((
ušt32_t
)0x00000200è

	)

8161 
	#ETH_DMABMR_PBL_4B—t
 ((
ušt32_t
)0x00000400è

	)

8162 
	#ETH_DMABMR_PBL_8B—t
 ((
ušt32_t
)0x00000800è

	)

8163 
	#ETH_DMABMR_PBL_16B—t
 ((
ušt32_t
)0x00001000è

	)

8164 
	#ETH_DMABMR_PBL_32B—t
 ((
ušt32_t
)0x00002000è

	)

8165 
	#ETH_DMABMR_PBL_4xPBL_4B—t
 ((
ušt32_t
)0x01000100è

	)

8166 
	#ETH_DMABMR_PBL_4xPBL_8B—t
 ((
ušt32_t
)0x01000200è

	)

8167 
	#ETH_DMABMR_PBL_4xPBL_16B—t
 ((
ušt32_t
)0x01000400è

	)

8168 
	#ETH_DMABMR_PBL_4xPBL_32B—t
 ((
ušt32_t
)0x01000800è

	)

8169 
	#ETH_DMABMR_PBL_4xPBL_64B—t
 ((
ušt32_t
)0x01001000è

	)

8170 
	#ETH_DMABMR_PBL_4xPBL_128B—t
 ((
ušt32_t
)0x01002000è

	)

8171 
	#ETH_DMABMR_DSL
 ((
ušt32_t
)0x0000007Cè

	)

8172 
	#ETH_DMABMR_DA
 ((
ušt32_t
)0x00000002è

	)

8173 
	#ETH_DMABMR_SR
 ((
ušt32_t
)0x00000001è

	)

8176 
	#ETH_DMATPDR_TPD
 ((
ušt32_t
)0xFFFFFFFFè

	)

8179 
	#ETH_DMARPDR_RPD
 ((
ušt32_t
)0xFFFFFFFFè

	)

8182 
	#ETH_DMARDLAR_SRL
 ((
ušt32_t
)0xFFFFFFFFè

	)

8185 
	#ETH_DMATDLAR_STL
 ((
ušt32_t
)0xFFFFFFFFè

	)

8188 
	#ETH_DMASR_TSTS
 ((
ušt32_t
)0x20000000è

	)

8189 
	#ETH_DMASR_PMTS
 ((
ušt32_t
)0x10000000è

	)

8190 
	#ETH_DMASR_MMCS
 ((
ušt32_t
)0x08000000è

	)

8191 
	#ETH_DMASR_EBS
 ((
ušt32_t
)0x03800000è

	)

8193 
	#ETH_DMASR_EBS_DescAcûss
 ((
ušt32_t
)0x02000000è

	)

8194 
	#ETH_DMASR_EBS_R—dT¿nsf
 ((
ušt32_t
)0x01000000è

	)

8195 
	#ETH_DMASR_EBS_D©aT¿nsfTx
 ((
ušt32_t
)0x00800000è

	)

8196 
	#ETH_DMASR_TPS
 ((
ušt32_t
)0x00700000è

	)

8197 
	#ETH_DMASR_TPS_StÝ³d
 ((
ušt32_t
)0x00000000è

	)

8198 
	#ETH_DMASR_TPS_F‘chšg
 ((
ušt32_t
)0x00100000è

	)

8199 
	#ETH_DMASR_TPS_Wa™šg
 ((
ušt32_t
)0x00200000è

	)

8200 
	#ETH_DMASR_TPS_R—dšg
 ((
ušt32_t
)0x00300000è

	)

8201 
	#ETH_DMASR_TPS_Su¥’ded
 ((
ušt32_t
)0x00600000è

	)

8202 
	#ETH_DMASR_TPS_Closšg
 ((
ušt32_t
)0x00700000è

	)

8203 
	#ETH_DMASR_RPS
 ((
ušt32_t
)0x000E0000è

	)

8204 
	#ETH_DMASR_RPS_StÝ³d
 ((
ušt32_t
)0x00000000è

	)

8205 
	#ETH_DMASR_RPS_F‘chšg
 ((
ušt32_t
)0x00020000è

	)

8206 
	#ETH_DMASR_RPS_Wa™šg
 ((
ušt32_t
)0x00060000è

	)

8207 
	#ETH_DMASR_RPS_Su¥’ded
 ((
ušt32_t
)0x00080000è

	)

8208 
	#ETH_DMASR_RPS_Closšg
 ((
ušt32_t
)0x000A0000è

	)

8209 
	#ETH_DMASR_RPS_Queušg
 ((
ušt32_t
)0x000E0000è

	)

8210 
	#ETH_DMASR_NIS
 ((
ušt32_t
)0x00010000è

	)

8211 
	#ETH_DMASR_AIS
 ((
ušt32_t
)0x00008000è

	)

8212 
	#ETH_DMASR_ERS
 ((
ušt32_t
)0x00004000è

	)

8213 
	#ETH_DMASR_FBES
 ((
ušt32_t
)0x00002000è

	)

8214 
	#ETH_DMASR_ETS
 ((
ušt32_t
)0x00000400è

	)

8215 
	#ETH_DMASR_RWTS
 ((
ušt32_t
)0x00000200è

	)

8216 
	#ETH_DMASR_RPSS
 ((
ušt32_t
)0x00000100è

	)

8217 
	#ETH_DMASR_RBUS
 ((
ušt32_t
)0x00000080è

	)

8218 
	#ETH_DMASR_RS
 ((
ušt32_t
)0x00000040è

	)

8219 
	#ETH_DMASR_TUS
 ((
ušt32_t
)0x00000020è

	)

8220 
	#ETH_DMASR_ROS
 ((
ušt32_t
)0x00000010è

	)

8221 
	#ETH_DMASR_TJTS
 ((
ušt32_t
)0x00000008è

	)

8222 
	#ETH_DMASR_TBUS
 ((
ušt32_t
)0x00000004è

	)

8223 
	#ETH_DMASR_TPSS
 ((
ušt32_t
)0x00000002è

	)

8224 
	#ETH_DMASR_TS
 ((
ušt32_t
)0x00000001è

	)

8227 
	#ETH_DMAOMR_DTCEFD
 ((
ušt32_t
)0x04000000è

	)

8228 
	#ETH_DMAOMR_RSF
 ((
ušt32_t
)0x02000000è

	)

8229 
	#ETH_DMAOMR_DFRF
 ((
ušt32_t
)0x01000000è

	)

8230 
	#ETH_DMAOMR_TSF
 ((
ušt32_t
)0x00200000è

	)

8231 
	#ETH_DMAOMR_FTF
 ((
ušt32_t
)0x00100000è

	)

8232 
	#ETH_DMAOMR_TTC
 ((
ušt32_t
)0x0001C000è

	)

8233 
	#ETH_DMAOMR_TTC_64By‹s
 ((
ušt32_t
)0x00000000è

	)

8234 
	#ETH_DMAOMR_TTC_128By‹s
 ((
ušt32_t
)0x00004000è

	)

8235 
	#ETH_DMAOMR_TTC_192By‹s
 ((
ušt32_t
)0x00008000è

	)

8236 
	#ETH_DMAOMR_TTC_256By‹s
 ((
ušt32_t
)0x0000C000è

	)

8237 
	#ETH_DMAOMR_TTC_40By‹s
 ((
ušt32_t
)0x00010000è

	)

8238 
	#ETH_DMAOMR_TTC_32By‹s
 ((
ušt32_t
)0x00014000è

	)

8239 
	#ETH_DMAOMR_TTC_24By‹s
 ((
ušt32_t
)0x00018000è

	)

8240 
	#ETH_DMAOMR_TTC_16By‹s
 ((
ušt32_t
)0x0001C000è

	)

8241 
	#ETH_DMAOMR_ST
 ((
ušt32_t
)0x00002000è

	)

8242 
	#ETH_DMAOMR_FEF
 ((
ušt32_t
)0x00000080è

	)

8243 
	#ETH_DMAOMR_FUGF
 ((
ušt32_t
)0x00000040è

	)

8244 
	#ETH_DMAOMR_RTC
 ((
ušt32_t
)0x00000018è

	)

8245 
	#ETH_DMAOMR_RTC_64By‹s
 ((
ušt32_t
)0x00000000è

	)

8246 
	#ETH_DMAOMR_RTC_32By‹s
 ((
ušt32_t
)0x00000008è

	)

8247 
	#ETH_DMAOMR_RTC_96By‹s
 ((
ušt32_t
)0x00000010è

	)

8248 
	#ETH_DMAOMR_RTC_128By‹s
 ((
ušt32_t
)0x00000018è

	)

8249 
	#ETH_DMAOMR_OSF
 ((
ušt32_t
)0x00000004è

	)

8250 
	#ETH_DMAOMR_SR
 ((
ušt32_t
)0x00000002è

	)

8253 
	#ETH_DMAIER_NISE
 ((
ušt32_t
)0x00010000è

	)

8254 
	#ETH_DMAIER_AISE
 ((
ušt32_t
)0x00008000è

	)

8255 
	#ETH_DMAIER_ERIE
 ((
ušt32_t
)0x00004000è

	)

8256 
	#ETH_DMAIER_FBEIE
 ((
ušt32_t
)0x00002000è

	)

8257 
	#ETH_DMAIER_ETIE
 ((
ušt32_t
)0x00000400è

	)

8258 
	#ETH_DMAIER_RWTIE
 ((
ušt32_t
)0x00000200è

	)

8259 
	#ETH_DMAIER_RPSIE
 ((
ušt32_t
)0x00000100è

	)

8260 
	#ETH_DMAIER_RBUIE
 ((
ušt32_t
)0x00000080è

	)

8261 
	#ETH_DMAIER_RIE
 ((
ušt32_t
)0x00000040è

	)

8262 
	#ETH_DMAIER_TUIE
 ((
ušt32_t
)0x00000020è

	)

8263 
	#ETH_DMAIER_ROIE
 ((
ušt32_t
)0x00000010è

	)

8264 
	#ETH_DMAIER_TJTIE
 ((
ušt32_t
)0x00000008è

	)

8265 
	#ETH_DMAIER_TBUIE
 ((
ušt32_t
)0x00000004è

	)

8266 
	#ETH_DMAIER_TPSIE
 ((
ušt32_t
)0x00000002è

	)

8267 
	#ETH_DMAIER_TIE
 ((
ušt32_t
)0x00000001è

	)

8270 
	#ETH_DMAMFBOCR_OFOC
 ((
ušt32_t
)0x10000000è

	)

8271 
	#ETH_DMAMFBOCR_MFA
 ((
ušt32_t
)0x0FFE0000è

	)

8272 
	#ETH_DMAMFBOCR_OMFC
 ((
ušt32_t
)0x00010000è

	)

8273 
	#ETH_DMAMFBOCR_MFC
 ((
ušt32_t
)0x0000FFFFè

	)

8276 
	#ETH_DMACHTDR_HTDAP
 ((
ušt32_t
)0xFFFFFFFFè

	)

8279 
	#ETH_DMACHRDR_HRDAP
 ((
ušt32_t
)0xFFFFFFFFè

	)

8282 
	#ETH_DMACHTBAR_HTBAP
 ((
ušt32_t
)0xFFFFFFFFè

	)

8285 
	#ETH_DMACHRBAR_HRBAP
 ((
ušt32_t
)0xFFFFFFFFè

	)

8296 #ifdeà
USE_STDPERIPH_DRIVER


8297 
	~"¡m32f10x_cÚf.h
"

8304 
	#SET_BIT
(
REG
, 
BIT
è((REGè|ð(BIT))

	)

8306 
	#CLEAR_BIT
(
REG
, 
BIT
è((REGè&ð~(BIT))

	)

8308 
	#READ_BIT
(
REG
, 
BIT
è((REGè& (BIT))

	)

8310 
	#CLEAR_REG
(
REG
è((REGèð(0x0))

	)

8312 
	#WRITE_REG
(
REG
, 
VAL
è((REGèð(VAL))

	)

8314 
	#READ_REG
(
REG
è((REG))

	)

8316 
	#MODIFY_REG
(
REG
, 
CLEARMASK
, 
SETMASK
è
	`WRITE_REG
((REG), (((
	`READ_REG
(REG)è& (~(CLEARMASK))è| (SETMASK)))

	)

8322 #ifdeà
__ýlu¥lus


	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Start/system_stm32f10x.c

65 
	~"¡m32f10x.h
"

106 #ià
defšed
 (
STM32F10X_LD_VL
è|| (defšed 
STM32F10X_MD_VL
è|| (defšed 
STM32F10X_HD_VL
)

108 
	#SYSCLK_FREQ_24MHz
 24000000

	)

115 
	#SYSCLK_FREQ_72MHz
 72000000

	)

121 #ià
defšed
 (
STM32F10X_HD
è|| (defšed 
STM32F10X_XL
è|| (defšed 
STM32F10X_HD_VL
)

128 
	#VECT_TAB_OFFSET
 0x0

	)

151 #ifdeà
SYSCLK_FREQ_HSE


152 
ušt32_t
 
	gSy¡emCÜeClock
 = 
SYSCLK_FREQ_HSE
;

153 #–ià
defšed
 
SYSCLK_FREQ_24MHz


154 
ušt32_t
 
	gSy¡emCÜeClock
 = 
SYSCLK_FREQ_24MHz
;

155 #–ià
defšed
 
SYSCLK_FREQ_36MHz


156 
ušt32_t
 
	gSy¡emCÜeClock
 = 
SYSCLK_FREQ_36MHz
;

157 #–ià
defšed
 
SYSCLK_FREQ_48MHz


158 
ušt32_t
 
	gSy¡emCÜeClock
 = 
SYSCLK_FREQ_48MHz
;

159 #–ià
defšed
 
SYSCLK_FREQ_56MHz


160 
ušt32_t
 
	gSy¡emCÜeClock
 = 
SYSCLK_FREQ_56MHz
;

161 #–ià
defšed
 
SYSCLK_FREQ_72MHz


162 
ušt32_t
 
	gSy¡emCÜeClock
 = 
SYSCLK_FREQ_72MHz
;

164 
ušt32_t
 
	gSy¡emCÜeClock
 = 
HSI_VALUE
;

167 
__I
 
ušt8_t
 
	gAHBP»scTabË
[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};

176 
S‘SysClock
();

178 #ifdeà
SYSCLK_FREQ_HSE


179 
S‘SysClockToHSE
();

180 #–ià
defšed
 
SYSCLK_FREQ_24MHz


181 
S‘SysClockTo24
();

182 #–ià
defšed
 
SYSCLK_FREQ_36MHz


183 
S‘SysClockTo36
();

184 #–ià
defšed
 
SYSCLK_FREQ_48MHz


185 
S‘SysClockTo48
();

186 #–ià
defšed
 
SYSCLK_FREQ_56MHz


187 
S‘SysClockTo56
();

188 #–ià
defšed
 
SYSCLK_FREQ_72MHz


189 
S‘SysClockTo72
();

192 #ifdeà
DATA_IN_ExtSRAM


193 
Sy¡emIn™_ExtMemCŽ
();

212 
	$Sy¡emIn™
 ()

216 
RCC
->
CR
 |ð(
ušt32_t
)0x00000001;

219 #iâdeà
STM32F10X_CL


220 
RCC
->
CFGR
 &ð(
ušt32_t
)0xF8FF0000;

222 
RCC
->
CFGR
 &ð(
ušt32_t
)0xF0FF0000;

226 
RCC
->
CR
 &ð(
ušt32_t
)0xFEF6FFFF;

229 
RCC
->
CR
 &ð(
ušt32_t
)0xFFFBFFFF;

232 
RCC
->
CFGR
 &ð(
ušt32_t
)0xFF80FFFF;

234 #ifdeà
STM32F10X_CL


236 
RCC
->
CR
 &ð(
ušt32_t
)0xEBFFFFFF;

239 
RCC
->
CIR
 = 0x00FF0000;

242 
RCC
->
CFGR2
 = 0x00000000;

243 #–ià
	`defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| (
defšed
 
STM32F10X_HD_VL
)

245 
RCC
->
CIR
 = 0x009F0000;

248 
RCC
->
CFGR2
 = 0x00000000;

251 
RCC
->
CIR
 = 0x009F0000;

254 #ià
	`defšed
 (
STM32F10X_HD
è|| (
defšed
 
STM32F10X_XL
è|| (defšed 
STM32F10X_HD_VL
)

255 #ifdeà
DATA_IN_ExtSRAM


256 
	`Sy¡emIn™_ExtMemCŽ
();

262 
	`S‘SysClock
();

264 #ifdeà
VECT_TAB_SRAM


265 
SCB
->
VTOR
 = 
SRAM_BASE
 | 
VECT_TAB_OFFSET
;

267 
SCB
->
VTOR
 = 
FLASH_BASE
 | 
VECT_TAB_OFFSET
;

269 
	}
}

306 
	$Sy¡emCÜeClockUpd©e
 ()

308 
ušt32_t
 
tmp
 = 0, 
¶lmuÎ
 = 0, 
¶lsourû
 = 0;

310 #ifdeà 
STM32F10X_CL


311 
ušt32_t
 
´ediv1sourû
 = 0, 
´ediv1çùÜ
 = 0, 
´ediv2çùÜ
 = 0, 
¶l2muÎ
 = 0;

314 #ià
	`defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| (
defšed
 
STM32F10X_HD_VL
)

315 
ušt32_t
 
´ediv1çùÜ
 = 0;

319 
tmp
 = 
RCC
->
CFGR
 & 
RCC_CFGR_SWS
;

321 
tmp
)

324 
Sy¡emCÜeClock
 = 
HSI_VALUE
;

327 
Sy¡emCÜeClock
 = 
HSE_VALUE
;

332 
¶lmuÎ
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PLLMULL
;

333 
¶lsourû
 = 
RCC
->
CFGR
 & 
RCC_CFGR_PLLSRC
;

335 #iâdeà
STM32F10X_CL


336 
¶lmuÎ
 = (…llmull >> 18) + 2;

338 ià(
¶lsourû
 == 0x00)

341 
Sy¡emCÜeClock
 = (
HSI_VALUE
 >> 1è* 
¶lmuÎ
;

345 #ià
	`defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| (
defšed
 
STM32F10X_HD_VL
)

346 
´ediv1çùÜ
 = (
RCC
->
CFGR2
 & 
RCC_CFGR2_PREDIV1
) + 1;

348 
Sy¡emCÜeClock
 = (
HSE_VALUE
 / 
´ediv1çùÜ
è* 
¶lmuÎ
;

351 ià((
RCC
->
CFGR
 & 
RCC_CFGR_PLLXTPRE
è!ð(
ušt32_t
)
RESET
)

353 
Sy¡emCÜeClock
 = (
HSE_VALUE
 >> 1è* 
¶lmuÎ
;

357 
Sy¡emCÜeClock
 = 
HSE_VALUE
 * 
¶lmuÎ
;

362 
¶lmuÎ
 =…llmull >> 18;

364 ià(
¶lmuÎ
 != 0x0D)

366 
¶lmuÎ
 += 2;

370 
¶lmuÎ
 = 13 / 2;

373 ià(
¶lsourû
 == 0x00)

376 
Sy¡emCÜeClock
 = (
HSI_VALUE
 >> 1è* 
¶lmuÎ
;

382 
´ediv1sourû
 = 
RCC
->
CFGR2
 & 
RCC_CFGR2_PREDIV1SRC
;

383 
´ediv1çùÜ
 = (
RCC
->
CFGR2
 & 
RCC_CFGR2_PREDIV1
) + 1;

385 ià(
´ediv1sourû
 == 0)

388 
Sy¡emCÜeClock
 = (
HSE_VALUE
 / 
´ediv1çùÜ
è* 
¶lmuÎ
;

394 
´ediv2çùÜ
 = ((
RCC
->
CFGR2
 & 
RCC_CFGR2_PREDIV2
) >> 4) + 1;

395 
¶l2muÎ
 = ((
RCC
->
CFGR2
 & 
RCC_CFGR2_PLL2MUL
) >> 8 ) + 2;

396 
Sy¡emCÜeClock
 = (((
HSE_VALUE
 / 
´ediv2çùÜ
è* 
¶l2muÎ
è/ 
´ediv1çùÜ
è* 
¶lmuÎ
;

403 
Sy¡emCÜeClock
 = 
HSI_VALUE
;

409 
tmp
 = 
AHBP»scTabË
[((
RCC
->
CFGR
 & 
RCC_CFGR_HPRE
) >> 4)];

411 
Sy¡emCÜeClock
 >>ð
tmp
;

412 
	}
}

419 
	$S‘SysClock
()

421 #ifdeà
SYSCLK_FREQ_HSE


422 
	`S‘SysClockToHSE
();

423 #–ià
defšed
 
SYSCLK_FREQ_24MHz


424 
	`S‘SysClockTo24
();

425 #–ià
defšed
 
SYSCLK_FREQ_36MHz


426 
	`S‘SysClockTo36
();

427 #–ià
defšed
 
SYSCLK_FREQ_48MHz


428 
	`S‘SysClockTo48
();

429 #–ià
defšed
 
SYSCLK_FREQ_56MHz


430 
	`S‘SysClockTo56
();

431 #–ià
defšed
 
SYSCLK_FREQ_72MHz


432 
	`S‘SysClockTo72
();

437 
	}
}

445 #ifdeà
DATA_IN_ExtSRAM


455 
	$Sy¡emIn™_ExtMemCŽ
()

461 
RCC
->
AHBENR
 = 0x00000114;

464 
RCC
->
APB2ENR
 = 0x000001E0;

472 
GPIOD
->
CRL
 = 0x44BB44BB;

473 
GPIOD
->
CRH
 = 0xBBBBBBBB;

475 
GPIOE
->
CRL
 = 0xB44444BB;

476 
GPIOE
->
CRH
 = 0xBBBBBBBB;

478 
GPIOF
->
CRL
 = 0x44BBBBBB;

479 
GPIOF
->
CRH
 = 0xBBBB4444;

481 
GPIOG
->
CRL
 = 0x44BBBBBB;

482 
GPIOG
->
CRH
 = 0x44444B44;

487 
FSMC_Bªk1
->
BTCR
[4] = 0x00001011;

488 
FSMC_Bªk1
->
BTCR
[5] = 0x00000200;

489 
	}
}

492 #ifdeà
SYSCLK_FREQ_HSE


500 
	$S‘SysClockToHSE
()

502 
__IO
 
ušt32_t
 
S¹UpCouÁ”
 = 0, 
HSEStus
 = 0;

506 
RCC
->
CR
 |ð((
ušt32_t
)
RCC_CR_HSEON
);

511 
HSEStus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

512 
S¹UpCouÁ”
++;

513 } (
HSEStus
 =ð0è&& (
S¹UpCouÁ”
 !ð
HSE_STARTUP_TIMEOUT
));

515 ià((
RCC
->
CR
 & 
RCC_CR_HSERDY
è!ð
RESET
)

517 
HSEStus
 = (
ušt32_t
)0x01;

521 
HSEStus
 = (
ušt32_t
)0x00;

524 ià(
HSEStus
 =ð(
ušt32_t
)0x01)

527 #ià!
defšed
 
STM32F10X_LD_VL
 && !defšed 
STM32F10X_MD_VL
 && !defšed 
STM32F10X_HD_VL


529 
FLASH
->
ACR
 |ð
FLASH_ACR_PRFTBE
;

532 
FLASH
->
ACR
 &ð(
ušt32_t
)((ušt32_t)~
FLASH_ACR_LATENCY
);

534 #iâdeà
STM32F10X_CL


535 
FLASH
->
ACR
 |ð(
ušt32_t
)
FLASH_ACR_LATENCY_0
;

537 ià(
HSE_VALUE
 <= 24000000)

539 
FLASH
->
ACR
 |ð(
ušt32_t
)
FLASH_ACR_LATENCY_0
;

543 
FLASH
->
ACR
 |ð(
ušt32_t
)
FLASH_ACR_LATENCY_1
;

549 
RCC
->
CFGR
 |ð(
ušt32_t
)
RCC_CFGR_HPRE_DIV1
;

552 
RCC
->
CFGR
 |ð(
ušt32_t
)
RCC_CFGR_PPRE2_DIV1
;

555 
RCC
->
CFGR
 |ð(
ušt32_t
)
RCC_CFGR_PPRE1_DIV1
;

558 
RCC
->
CFGR
 &ð(
ušt32_t
)((ušt32_t)~(
RCC_CFGR_SW
));

559 
RCC
->
CFGR
 |ð(
ušt32_t
)
RCC_CFGR_SW_HSE
;

562 (
RCC
->
CFGR
 & (
ušt32_t
)
RCC_CFGR_SWS
) != (uint32_t)0x04)

570 
	}
}

571 #–ià
defšed
 
SYSCLK_FREQ_24MHz


579 
	$S‘SysClockTo24
()

581 
__IO
 
ušt32_t
 
S¹UpCouÁ”
 = 0, 
HSEStus
 = 0;

585 
RCC
->
CR
 |ð((
ušt32_t
)
RCC_CR_HSEON
);

590 
HSEStus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

591 
S¹UpCouÁ”
++;

592 } (
HSEStus
 =ð0è&& (
S¹UpCouÁ”
 !ð
HSE_STARTUP_TIMEOUT
));

594 ià((
RCC
->
CR
 & 
RCC_CR_HSERDY
è!ð
RESET
)

596 
HSEStus
 = (
ušt32_t
)0x01;

600 
HSEStus
 = (
ušt32_t
)0x00;

603 ià(
HSEStus
 =ð(
ušt32_t
)0x01)

605 #ià!
defšed
 
STM32F10X_LD_VL
 && !defšed 
STM32F10X_MD_VL
 && !defšed 
STM32F10X_HD_VL


607 
FLASH
->
ACR
 |ð
FLASH_ACR_PRFTBE
;

610 
FLASH
->
ACR
 &ð(
ušt32_t
)((ušt32_t)~
FLASH_ACR_LATENCY
);

611 
FLASH
->
ACR
 |ð(
ušt32_t
)
FLASH_ACR_LATENCY_0
;

615 
RCC
->
CFGR
 |ð(
ušt32_t
)
RCC_CFGR_HPRE_DIV1
;

618 
RCC
->
CFGR
 |ð(
ušt32_t
)
RCC_CFGR_PPRE2_DIV1
;

621 
RCC
->
CFGR
 |ð(
ušt32_t
)
RCC_CFGR_PPRE1_DIV1
;

623 #ifdeà
STM32F10X_CL


626 
RCC
->
CFGR
 &ð(
ušt32_t
)~(
RCC_CFGR_PLLXTPRE
 | 
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLMULL
);

627 
RCC
->
CFGR
 |ð(
ušt32_t
)(
RCC_CFGR_PLLXTPRE_PREDIV1
 | 
RCC_CFGR_PLLSRC_PREDIV1
 |

628 
RCC_CFGR_PLLMULL6
);

632 
RCC
->
CFGR2
 &ð(
ušt32_t
)~(
RCC_CFGR2_PREDIV2
 | 
RCC_CFGR2_PLL2MUL
 |

633 
RCC_CFGR2_PREDIV1
 | 
RCC_CFGR2_PREDIV1SRC
);

634 
RCC
->
CFGR2
 |ð(
ušt32_t
)(
RCC_CFGR2_PREDIV2_DIV5
 | 
RCC_CFGR2_PLL2MUL8
 |

635 
RCC_CFGR2_PREDIV1SRC_PLL2
 | 
RCC_CFGR2_PREDIV1_DIV10
);

638 
RCC
->
CR
 |ð
RCC_CR_PLL2ON
;

640 (
RCC
->
CR
 & 
RCC_CR_PLL2RDY
) == 0)

643 #–ià
	`defšed
 (
STM32F10X_LD_VL
è|| defšed (
STM32F10X_MD_VL
è|| defšed (
STM32F10X_HD_VL
)

645 
RCC
->
CFGR
 &ð(
ušt32_t
)((ušt32_t)~(
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLXTPRE
 | 
RCC_CFGR_PLLMULL
));

646 
RCC
->
CFGR
 |ð(
ušt32_t
)(
RCC_CFGR_PLLSRC_PREDIV1
 | 
RCC_CFGR_PLLXTPRE_PREDIV1_Div2
 | 
RCC_CFGR_PLLMULL6
);

649 
RCC
->
CFGR
 &ð(
ušt32_t
)((ušt32_t)~(
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLXTPRE
 | 
RCC_CFGR_PLLMULL
));

650 
RCC
->
CFGR
 |ð(
ušt32_t
)(
RCC_CFGR_PLLSRC_HSE
 | 
RCC_CFGR_PLLXTPRE_HSE_Div2
 | 
RCC_CFGR_PLLMULL6
);

654 
RCC
->
CR
 |ð
RCC_CR_PLLON
;

657 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

662 
RCC
->
CFGR
 &ð(
ušt32_t
)((ušt32_t)~(
RCC_CFGR_SW
));

663 
RCC
->
CFGR
 |ð(
ušt32_t
)
RCC_CFGR_SW_PLL
;

666 (
RCC
->
CFGR
 & (
ušt32_t
)
RCC_CFGR_SWS
) != (uint32_t)0x08)

674 
	}
}

675 #–ià
defšed
 
SYSCLK_FREQ_36MHz


683 
	$S‘SysClockTo36
()

685 
__IO
 
ušt32_t
 
S¹UpCouÁ”
 = 0, 
HSEStus
 = 0;

689 
RCC
->
CR
 |ð((
ušt32_t
)
RCC_CR_HSEON
);

694 
HSEStus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

695 
S¹UpCouÁ”
++;

696 } (
HSEStus
 =ð0è&& (
S¹UpCouÁ”
 !ð
HSE_STARTUP_TIMEOUT
));

698 ià((
RCC
->
CR
 & 
RCC_CR_HSERDY
è!ð
RESET
)

700 
HSEStus
 = (
ušt32_t
)0x01;

704 
HSEStus
 = (
ušt32_t
)0x00;

707 ià(
HSEStus
 =ð(
ušt32_t
)0x01)

710 
FLASH
->
ACR
 |ð
FLASH_ACR_PRFTBE
;

713 
FLASH
->
ACR
 &ð(
ušt32_t
)((ušt32_t)~
FLASH_ACR_LATENCY
);

714 
FLASH
->
ACR
 |ð(
ušt32_t
)
FLASH_ACR_LATENCY_1
;

717 
RCC
->
CFGR
 |ð(
ušt32_t
)
RCC_CFGR_HPRE_DIV1
;

720 
RCC
->
CFGR
 |ð(
ušt32_t
)
RCC_CFGR_PPRE2_DIV1
;

723 
RCC
->
CFGR
 |ð(
ušt32_t
)
RCC_CFGR_PPRE1_DIV1
;

725 #ifdeà
STM32F10X_CL


729 
RCC
->
CFGR
 &ð(
ušt32_t
)~(
RCC_CFGR_PLLXTPRE
 | 
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLMULL
);

730 
RCC
->
CFGR
 |ð(
ušt32_t
)(
RCC_CFGR_PLLXTPRE_PREDIV1
 | 
RCC_CFGR_PLLSRC_PREDIV1
 |

731 
RCC_CFGR_PLLMULL9
);

736 
RCC
->
CFGR2
 &ð(
ušt32_t
)~(
RCC_CFGR2_PREDIV2
 | 
RCC_CFGR2_PLL2MUL
 |

737 
RCC_CFGR2_PREDIV1
 | 
RCC_CFGR2_PREDIV1SRC
);

738 
RCC
->
CFGR2
 |ð(
ušt32_t
)(
RCC_CFGR2_PREDIV2_DIV5
 | 
RCC_CFGR2_PLL2MUL8
 |

739 
RCC_CFGR2_PREDIV1SRC_PLL2
 | 
RCC_CFGR2_PREDIV1_DIV10
);

742 
RCC
->
CR
 |ð
RCC_CR_PLL2ON
;

744 (
RCC
->
CR
 & 
RCC_CR_PLL2RDY
) == 0)

750 
RCC
->
CFGR
 &ð(
ušt32_t
)((ušt32_t)~(
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLXTPRE
 | 
RCC_CFGR_PLLMULL
));

751 
RCC
->
CFGR
 |ð(
ušt32_t
)(
RCC_CFGR_PLLSRC_HSE
 | 
RCC_CFGR_PLLXTPRE_HSE_Div2
 | 
RCC_CFGR_PLLMULL9
);

755 
RCC
->
CR
 |ð
RCC_CR_PLLON
;

758 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

763 
RCC
->
CFGR
 &ð(
ušt32_t
)((ušt32_t)~(
RCC_CFGR_SW
));

764 
RCC
->
CFGR
 |ð(
ušt32_t
)
RCC_CFGR_SW_PLL
;

767 (
RCC
->
CFGR
 & (
ušt32_t
)
RCC_CFGR_SWS
) != (uint32_t)0x08)

775 
	}
}

776 #–ià
defšed
 
SYSCLK_FREQ_48MHz


784 
	$S‘SysClockTo48
()

786 
__IO
 
ušt32_t
 
S¹UpCouÁ”
 = 0, 
HSEStus
 = 0;

790 
RCC
->
CR
 |ð((
ušt32_t
)
RCC_CR_HSEON
);

795 
HSEStus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

796 
S¹UpCouÁ”
++;

797 } (
HSEStus
 =ð0è&& (
S¹UpCouÁ”
 !ð
HSE_STARTUP_TIMEOUT
));

799 ià((
RCC
->
CR
 & 
RCC_CR_HSERDY
è!ð
RESET
)

801 
HSEStus
 = (
ušt32_t
)0x01;

805 
HSEStus
 = (
ušt32_t
)0x00;

808 ià(
HSEStus
 =ð(
ušt32_t
)0x01)

811 
FLASH
->
ACR
 |ð
FLASH_ACR_PRFTBE
;

814 
FLASH
->
ACR
 &ð(
ušt32_t
)((ušt32_t)~
FLASH_ACR_LATENCY
);

815 
FLASH
->
ACR
 |ð(
ušt32_t
)
FLASH_ACR_LATENCY_1
;

818 
RCC
->
CFGR
 |ð(
ušt32_t
)
RCC_CFGR_HPRE_DIV1
;

821 
RCC
->
CFGR
 |ð(
ušt32_t
)
RCC_CFGR_PPRE2_DIV1
;

824 
RCC
->
CFGR
 |ð(
ušt32_t
)
RCC_CFGR_PPRE1_DIV2
;

826 #ifdeà
STM32F10X_CL


831 
RCC
->
CFGR2
 &ð(
ušt32_t
)~(
RCC_CFGR2_PREDIV2
 | 
RCC_CFGR2_PLL2MUL
 |

832 
RCC_CFGR2_PREDIV1
 | 
RCC_CFGR2_PREDIV1SRC
);

833 
RCC
->
CFGR2
 |ð(
ušt32_t
)(
RCC_CFGR2_PREDIV2_DIV5
 | 
RCC_CFGR2_PLL2MUL8
 |

834 
RCC_CFGR2_PREDIV1SRC_PLL2
 | 
RCC_CFGR2_PREDIV1_DIV5
);

837 
RCC
->
CR
 |ð
RCC_CR_PLL2ON
;

839 (
RCC
->
CR
 & 
RCC_CR_PLL2RDY
) == 0)

845 
RCC
->
CFGR
 &ð(
ušt32_t
)~(
RCC_CFGR_PLLXTPRE
 | 
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLMULL
);

846 
RCC
->
CFGR
 |ð(
ušt32_t
)(
RCC_CFGR_PLLXTPRE_PREDIV1
 | 
RCC_CFGR_PLLSRC_PREDIV1
 |

847 
RCC_CFGR_PLLMULL6
);

850 
RCC
->
CFGR
 &ð(
ušt32_t
)((ušt32_t)~(
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLXTPRE
 | 
RCC_CFGR_PLLMULL
));

851 
RCC
->
CFGR
 |ð(
ušt32_t
)(
RCC_CFGR_PLLSRC_HSE
 | 
RCC_CFGR_PLLMULL6
);

855 
RCC
->
CR
 |ð
RCC_CR_PLLON
;

858 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

863 
RCC
->
CFGR
 &ð(
ušt32_t
)((ušt32_t)~(
RCC_CFGR_SW
));

864 
RCC
->
CFGR
 |ð(
ušt32_t
)
RCC_CFGR_SW_PLL
;

867 (
RCC
->
CFGR
 & (
ušt32_t
)
RCC_CFGR_SWS
) != (uint32_t)0x08)

875 
	}
}

877 #–ià
defšed
 
SYSCLK_FREQ_56MHz


885 
	$S‘SysClockTo56
()

887 
__IO
 
ušt32_t
 
S¹UpCouÁ”
 = 0, 
HSEStus
 = 0;

891 
RCC
->
CR
 |ð((
ušt32_t
)
RCC_CR_HSEON
);

896 
HSEStus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

897 
S¹UpCouÁ”
++;

898 } (
HSEStus
 =ð0è&& (
S¹UpCouÁ”
 !ð
HSE_STARTUP_TIMEOUT
));

900 ià((
RCC
->
CR
 & 
RCC_CR_HSERDY
è!ð
RESET
)

902 
HSEStus
 = (
ušt32_t
)0x01;

906 
HSEStus
 = (
ušt32_t
)0x00;

909 ià(
HSEStus
 =ð(
ušt32_t
)0x01)

912 
FLASH
->
ACR
 |ð
FLASH_ACR_PRFTBE
;

915 
FLASH
->
ACR
 &ð(
ušt32_t
)((ušt32_t)~
FLASH_ACR_LATENCY
);

916 
FLASH
->
ACR
 |ð(
ušt32_t
)
FLASH_ACR_LATENCY_2
;

919 
RCC
->
CFGR
 |ð(
ušt32_t
)
RCC_CFGR_HPRE_DIV1
;

922 
RCC
->
CFGR
 |ð(
ušt32_t
)
RCC_CFGR_PPRE2_DIV1
;

925 
RCC
->
CFGR
 |ð(
ušt32_t
)
RCC_CFGR_PPRE1_DIV2
;

927 #ifdeà
STM32F10X_CL


932 
RCC
->
CFGR2
 &ð(
ušt32_t
)~(
RCC_CFGR2_PREDIV2
 | 
RCC_CFGR2_PLL2MUL
 |

933 
RCC_CFGR2_PREDIV1
 | 
RCC_CFGR2_PREDIV1SRC
);

934 
RCC
->
CFGR2
 |ð(
ušt32_t
)(
RCC_CFGR2_PREDIV2_DIV5
 | 
RCC_CFGR2_PLL2MUL8
 |

935 
RCC_CFGR2_PREDIV1SRC_PLL2
 | 
RCC_CFGR2_PREDIV1_DIV5
);

938 
RCC
->
CR
 |ð
RCC_CR_PLL2ON
;

940 (
RCC
->
CR
 & 
RCC_CR_PLL2RDY
) == 0)

946 
RCC
->
CFGR
 &ð(
ušt32_t
)~(
RCC_CFGR_PLLXTPRE
 | 
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLMULL
);

947 
RCC
->
CFGR
 |ð(
ušt32_t
)(
RCC_CFGR_PLLXTPRE_PREDIV1
 | 
RCC_CFGR_PLLSRC_PREDIV1
 |

948 
RCC_CFGR_PLLMULL7
);

951 
RCC
->
CFGR
 &ð(
ušt32_t
)((ušt32_t)~(
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLXTPRE
 | 
RCC_CFGR_PLLMULL
));

952 
RCC
->
CFGR
 |ð(
ušt32_t
)(
RCC_CFGR_PLLSRC_HSE
 | 
RCC_CFGR_PLLMULL7
);

957 
RCC
->
CR
 |ð
RCC_CR_PLLON
;

960 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

965 
RCC
->
CFGR
 &ð(
ušt32_t
)((ušt32_t)~(
RCC_CFGR_SW
));

966 
RCC
->
CFGR
 |ð(
ušt32_t
)
RCC_CFGR_SW_PLL
;

969 (
RCC
->
CFGR
 & (
ušt32_t
)
RCC_CFGR_SWS
) != (uint32_t)0x08)

977 
	}
}

979 #–ià
defšed
 
SYSCLK_FREQ_72MHz


987 
	$S‘SysClockTo72
()

989 
__IO
 
ušt32_t
 
S¹UpCouÁ”
 = 0, 
HSEStus
 = 0;

993 
RCC
->
CR
 |ð((
ušt32_t
)
RCC_CR_HSEON
);

998 
HSEStus
 = 
RCC
->
CR
 & 
RCC_CR_HSERDY
;

999 
S¹UpCouÁ”
++;

1000 } (
HSEStus
 =ð0è&& (
S¹UpCouÁ”
 !ð
HSE_STARTUP_TIMEOUT
));

1002 ià((
RCC
->
CR
 & 
RCC_CR_HSERDY
è!ð
RESET
)

1004 
HSEStus
 = (
ušt32_t
)0x01;

1008 
HSEStus
 = (
ušt32_t
)0x00;

1011 ià(
HSEStus
 =ð(
ušt32_t
)0x01)

1014 
FLASH
->
ACR
 |ð
FLASH_ACR_PRFTBE
;

1017 
FLASH
->
ACR
 &ð(
ušt32_t
)((ušt32_t)~
FLASH_ACR_LATENCY
);

1018 
FLASH
->
ACR
 |ð(
ušt32_t
)
FLASH_ACR_LATENCY_2
;

1022 
RCC
->
CFGR
 |ð(
ušt32_t
)
RCC_CFGR_HPRE_DIV1
;

1025 
RCC
->
CFGR
 |ð(
ušt32_t
)
RCC_CFGR_PPRE2_DIV1
;

1028 
RCC
->
CFGR
 |ð(
ušt32_t
)
RCC_CFGR_PPRE1_DIV2
;

1030 #ifdeà
STM32F10X_CL


1035 
RCC
->
CFGR2
 &ð(
ušt32_t
)~(
RCC_CFGR2_PREDIV2
 | 
RCC_CFGR2_PLL2MUL
 |

1036 
RCC_CFGR2_PREDIV1
 | 
RCC_CFGR2_PREDIV1SRC
);

1037 
RCC
->
CFGR2
 |ð(
ušt32_t
)(
RCC_CFGR2_PREDIV2_DIV5
 | 
RCC_CFGR2_PLL2MUL8
 |

1038 
RCC_CFGR2_PREDIV1SRC_PLL2
 | 
RCC_CFGR2_PREDIV1_DIV5
);

1041 
RCC
->
CR
 |ð
RCC_CR_PLL2ON
;

1043 (
RCC
->
CR
 & 
RCC_CR_PLL2RDY
) == 0)

1049 
RCC
->
CFGR
 &ð(
ušt32_t
)~(
RCC_CFGR_PLLXTPRE
 | 
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLMULL
);

1050 
RCC
->
CFGR
 |ð(
ušt32_t
)(
RCC_CFGR_PLLXTPRE_PREDIV1
 | 
RCC_CFGR_PLLSRC_PREDIV1
 |

1051 
RCC_CFGR_PLLMULL9
);

1054 
RCC
->
CFGR
 &ð(
ušt32_t
)((ušt32_t)~(
RCC_CFGR_PLLSRC
 | 
RCC_CFGR_PLLXTPRE
 |

1055 
RCC_CFGR_PLLMULL
));

1056 
RCC
->
CFGR
 |ð(
ušt32_t
)(
RCC_CFGR_PLLSRC_HSE
 | 
RCC_CFGR_PLLMULL9
);

1060 
RCC
->
CR
 |ð
RCC_CR_PLLON
;

1063 (
RCC
->
CR
 & 
RCC_CR_PLLRDY
) == 0)

1068 
RCC
->
CFGR
 &ð(
ušt32_t
)((ušt32_t)~(
RCC_CFGR_SW
));

1069 
RCC
->
CFGR
 |ð(
ušt32_t
)
RCC_CFGR_SW_PLL
;

1072 (
RCC
->
CFGR
 & (
ušt32_t
)
RCC_CFGR_SWS
) != (uint32_t)0x08)

1080 
	}
}

	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Start/system_stm32f10x.h

33 #iâdeà
__SYSTEM_STM32F10X_H


34 
	#__SYSTEM_STM32F10X_H


	)

36 #ifdeà
__ýlu¥lus


53 
ušt32_t
 
Sy¡emCÜeClock
;

79 
Sy¡emIn™
();

80 
Sy¡emCÜeClockUpd©e
();

85 #ifdeà
__ýlu¥lus


	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/System/Delay.c

1 
	~"¡m32f10x.h
"

8 
	$D–ay_us
(
ušt32_t
 
xus
)

10 
SysTick
->
LOAD
 = 72 * 
xus
;

11 
SysTick
->
VAL
 = 0x00;

12 
SysTick
->
CTRL
 = 0x00000005;

13 !(
SysTick
->
CTRL
 & 0x00010000));

14 
SysTick
->
CTRL
 = 0x00000004;

15 
	}
}

22 
	$D–ay_ms
(
ušt32_t
 
xms
)

24 
xms
--)

26 
	`D–ay_us
(1000);

28 
	}
}

35 
	$D–ay_s
(
ušt32_t
 
xs
)

37 
xs
--)

39 
	`D–ay_ms
(1000);

41 
	}
}

	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/System/Delay.h

1 #iâdeà
__DELAY_H


2 
	#__DELAY_H


	)

4 
D–ay_us
(
ušt32_t
 
us
);

5 
D–ay_ms
(
ušt32_t
 
ms
);

6 
D–ay_s
(
ušt32_t
 
s
);

	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/User/main.c

1 
	~"¡m32f10x.h
"

2 
	~"D–ay.h
"

3 
	~"U§¹.h
"

4 
	~"OLED.h
"

6 
	~"MÙÜ.h
"

7 
	~"Encod”.h
"

9 
	~"šv_mpu_dmp_mÙiÚ_driv”.h
"

10 
	~"šv_mpu.h
"

11 
	~"mpu6050.h
"

12 
	~"Exti.h
"

14 
	~"BT04.h
"

16 
	~"AD.h
"

18 
	~"SR04.h
"

21 
P™ch
,
RÞl
,
Yaw
;

23 
gyrox
,
gyroy
,
gyroz
;

25 
¯cx
,
¯cy
,
¯cz
;

27 
V”tiÿl_Kp
,

28 
V”tiÿl_Kd
;

30 
V–oc™y_Kp
,

31 
V–oc™y_Ki
;

33 
Encod”_Leá
,

34 
Encod”_Right
;

36 
MOTO1
,

37 
MOTO2
;

40 
ušt16_t
 
	gADV®ue
;

41 
	gVÞge
;

43 
ušt16_t
 
Di¡ªû
;

44 
u8
 
Di¡ªû_FÏg
;

46 
	$maš
()

48 
	`u¬t_š™
(115200);

50 
	`OLED_In™
();

53 
	`BT04_In™
();

55 
	`AD_In™
();

57 
	`SR04_GPIO_In™
();

58 
	`SR04_TIM2_In™
();

60 
	`MÙÜ_In™
();

61 
	`Encod”_TIM3_In™
();

62 
	`Encod”_TIM4_In™
();

65 
	`MPU_In™
();

66 
	`mpu_dmp_š™
();

67 
	`MPU6050_EXTI_In™
();

69 
	`OLED_ShowSŒšg
(1,1,"Roll:");

70 
	`OLED_ShowSŒšg
(1,10,"U: .");

71 
	`OLED_ShowSŒšg
(2,1,"Dis: cm");

75 
	`BT04_CÚŒÞ
();

77 
ADV®ue
 = 
	`AD_G‘V®ue
();

78 
VÞge
 = (()
ADV®ue
)/4096*3.3*5;

82 
	`OLED_ShowSigÃdNum
(1,6,
RÞl
,2);

83 
	`OLED_ShowNum
(1,12,
VÞge
,2);

84 
	`OLED_ShowNum
(1,15,()(
VÞge
*100)%100,2);

88 
	`OLED_ShowSŒšg
(3,1,"Hello World");

90 
	`OLED_ShowSigÃdNum
(4,1,
Encod”_Leá
,3);

91 
	`OLED_ShowSigÃdNum
(4,10,
Encod”_Right
,3);

92 
	`OLED_ShowNum
(2,5,
Di¡ªû
,3);

95 
	}
}

	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/User/stm32f10x_conf.h

23 #iâdeà
__STM32F10x_CONF_H


24 
	#__STM32F10x_CONF_H


	)

28 
	~"¡m32f10x_adc.h
"

29 
	~"¡m32f10x_bkp.h
"

30 
	~"¡m32f10x_ÿn.h
"

31 
	~"¡m32f10x_ûc.h
"

32 
	~"¡m32f10x_üc.h
"

33 
	~"¡m32f10x_dac.h
"

34 
	~"¡m32f10x_dbgmcu.h
"

35 
	~"¡m32f10x_dma.h
"

36 
	~"¡m32f10x_exti.h
"

37 
	~"¡m32f10x_æash.h
"

38 
	~"¡m32f10x_fsmc.h
"

39 
	~"¡m32f10x_gpio.h
"

40 
	~"¡m32f10x_i2c.h
"

41 
	~"¡m32f10x_iwdg.h
"

42 
	~"¡m32f10x_pwr.h
"

43 
	~"¡m32f10x_rcc.h
"

44 
	~"¡m32f10x_¹c.h
"

45 
	~"¡m32f10x_sdio.h
"

46 
	~"¡m32f10x_¥i.h
"

47 
	~"¡m32f10x_tim.h
"

48 
	~"¡m32f10x_u§¹.h
"

49 
	~"¡m32f10x_wwdg.h
"

50 
	~"misc.h
"

59 #ifdeà 
USE_FULL_ASSERT


68 
	#as£¹_·¿m
(
ex´
è(Óx´è? ()0 : 
	`as£¹_çžed
((
ušt8_t
 *)
__FILE__
, 
__LINE__
))

	)

70 
as£¹_çžed
(
ušt8_t
* 
fže
, 
ušt32_t
 
lše
);

72 
	#as£¹_·¿m
(
ex´
è(()0)

	)

	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/User/stm32f10x_it.c

25 
	~"¡m32f10x_™.h
"

47 
	$NMI_HªdËr
()

49 
	}
}

56 
	$H¬dFauÉ_HªdËr
()

62 
	}
}

69 
	$MemMªage_HªdËr
()

75 
	}
}

82 
	$BusFauÉ_HªdËr
()

88 
	}
}

95 
	$U§geFauÉ_HªdËr
()

101 
	}
}

108 
	$SVC_HªdËr
()

110 
	}
}

117 
	$DebugMÚ_HªdËr
()

119 
	}
}

126 
	$P’dSV_HªdËr
()

128 
	}
}

135 
	$SysTick_HªdËr
()

137 
	}
}

	@/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/User/stm32f10x_it.h

23 #iâdeà
__STM32F10x_IT_H


24 
	#__STM32F10x_IT_H


	)

26 #ifdeà
__ýlu¥lus


31 
	~"¡m32f10x.h
"

38 
NMI_HªdËr
();

39 
H¬dFauÉ_HªdËr
();

40 
MemMªage_HªdËr
();

41 
BusFauÉ_HªdËr
();

42 
U§geFauÉ_HªdËr
();

43 
SVC_HªdËr
();

44 
DebugMÚ_HªdËr
();

45 
P’dSV_HªdËr
();

46 
SysTick_HªdËr
();

48 #ifdeà
__ýlu¥lus


	@/usr/include/math.h

23 #iâdef 
_MATH_H


24 
	#_MATH_H
 1

	)

26 
	#__GLIBC_INTERNAL_STARTING_HEADER_IMPLEMENTATION


	)

27 
	~<b™s/libc-h—d”-¡¬t.h
>

29 #ià
defšed
 
log
 && defšed 
__GNUC__


30 #w¬nšg 
A
 
maüo
 
ÿÎed
 
log
 
was
 
®»ady
 
defšed
 
wh’
 <
m©h
.
h
> wa 
šþuded
.

31 #w¬nšg 
This
 
wžl
 
ÿu£
 
compž©iÚ
 
´obËms
.

34 
	g__BEGIN_DECLS


37 
	~<b™s/ty³s.h
>

40 
	~<b™s/m©h-veùÜ.h
>

43 
	~<b™s/æßŠ.h
>

47 #ià
__GNUC_PREREQ
 (3, 3)

48 
	#HUGE_VAL
 (
	`__bužtš_huge_v®
 ())

	)

55 
	#HUGE_VAL
 1e10000

	)

57 #ifdeà
__USE_ISOC99


58 #ià
__GNUC_PREREQ
 (3, 3)

59 
	#HUGE_VALF
 (
	`__bužtš_huge_v®f
 ())

	)

60 
	#HUGE_VALL
 (
	`__bužtš_huge_v®l
 ())

	)

62 
	#HUGE_VALF
 1e10000f

	)

63 
	#HUGE_VALL
 1e10000L

	)

66 #ià
__HAVE_FLOAT16
 && 
__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

67 
	#HUGE_VAL_F16
 (
	`__bužtš_huge_v®f16
 ())

	)

69 #ià
__HAVE_FLOAT32
 && 
__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

70 
	#HUGE_VAL_F32
 (
	`__bužtš_huge_v®f32
 ())

	)

72 #ià
__HAVE_FLOAT64
 && 
__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

73 
	#HUGE_VAL_F64
 (
	`__bužtš_huge_v®f64
 ())

	)

75 #ià
__HAVE_FLOAT128
 && 
__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

76 
	#HUGE_VAL_F128
 (
	`__bužtš_huge_v®f128
 ())

	)

78 #ià
__HAVE_FLOAT32X
 && 
__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

79 
	#HUGE_VAL_F32X
 (
	`__bužtš_huge_v®f32x
 ())

	)

81 #ià
__HAVE_FLOAT64X
 && 
__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

82 
	#HUGE_VAL_F64X
 (
	`__bužtš_huge_v®f64x
 ())

	)

84 #ià
__HAVE_FLOAT128X
 && 
__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

85 
	#HUGE_VAL_F128X
 (
	`__bužtš_huge_v®f128x
 ())

	)

88 #ifdeà
__USE_ISOC99


90 #ià
__GNUC_PREREQ
 (3, 3)

91 
	#INFINITY
 (
	`__bužtš_šff
 ())

	)

93 
	#INFINITY
 
HUGE_VALF


	)

97 #ià
__GNUC_PREREQ
 (3, 3)

98 
	#NAN
 (
	`__bužtš_Çnf
 (""))

	)

103 
	#NAN
 (0.0à/ 0.0f)

	)

107 #ià
__GLIBC_USE
 (
IEC_60559_BFP_EXT
)

109 #ià
__GNUC_PREREQ
 (3, 3)

110 
	#SNANF
 (
	`__bužtš_Çnsf
 (""))

	)

111 
	#SNAN
 (
	`__bužtš_Çns
 (""))

	)

112 
	#SNANL
 (
	`__bužtš_Çn¦
 (""))

	)

115 #ià(
__HAVE_FLOAT16
 \

116 && 
__GLIBC_USE
 (
IEC_60559_TYPES_EXT
) \

117 && (
defšed
 
	g__USE_GNU
 || !
	$__GLIBC_USE
 (
ISOC2X
)))

118 
	#SNANF16
 (
	`__bužtš_Çnsf16
 (""))

	)

120 #ià(
__HAVE_FLOAT32
 \

121 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
) \

122 && (
defšed
 
__USE_GNU
 || !
	$__GLIBC_USE
 (
ISOC2X
)))

123 
	#SNANF32
 (
	`__bužtš_Çnsf32
 (""))

	)

125 #ià(
__HAVE_FLOAT64
 \

126 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
) \

127 && (
defšed
 
__USE_GNU
 || !
	$__GLIBC_USE
 (
ISOC2X
)))

128 
	#SNANF64
 (
	`__bužtš_Çnsf64
 (""))

	)

130 #ià(
__HAVE_FLOAT128
 \

131 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
) \

132 && (
defšed
 
__USE_GNU
 || !
	$__GLIBC_USE
 (
ISOC2X
)))

133 
	#SNANF128
 (
	`__bužtš_Çnsf128
 (""))

	)

135 #ià(
__HAVE_FLOAT32X
 \

136 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
) \

137 && (
defšed
 
__USE_GNU
 || !
	$__GLIBC_USE
 (
ISOC2X
)))

138 
	#SNANF32X
 (
	`__bužtš_Çnsf32x
 (""))

	)

140 #ià(
__HAVE_FLOAT64X
 \

141 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
) \

142 && (
defšed
 
__USE_GNU
 || !
	$__GLIBC_USE
 (
ISOC2X
)))

143 
	#SNANF64X
 (
	`__bužtš_Çnsf64x
 (""))

	)

145 #ià(
__HAVE_FLOAT128X
 \

146 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
) \

147 && (
defšed
 
__USE_GNU
 || !
	$__GLIBC_USE
 (
ISOC2X
)))

148 
	#SNANF128X
 (
	`__bužtš_Çnsf128x
 (""))

	)

152 
	~<b™s/æt-ev®-m‘hod.h
>

154 #ifdeà
__USE_ISOC99


162 #ià
__GLIBC_FLT_EVAL_METHOD
 == 0 || __GLIBC_FLT_EVAL_METHOD == 16

163 
	tæßt_t
;

164 
	tdoubË_t
;

165 #–ià
__GLIBC_FLT_EVAL_METHOD
 == 1

166 
	tæßt_t
;

167 
	tdoubË_t
;

168 #–ià
__GLIBC_FLT_EVAL_METHOD
 == 2

169 
	tæßt_t
;

170 
	tdoubË_t
;

171 #–ià
__GLIBC_FLT_EVAL_METHOD
 == 32

172 
_Flßt32
 
	tæßt_t
;

173 
	tdoubË_t
;

174 #–ià
__GLIBC_FLT_EVAL_METHOD
 == 33

175 
_Flßt32x
 
	tæßt_t
;

176 
_Flßt32x
 
	tdoubË_t
;

177 #–ià
__GLIBC_FLT_EVAL_METHOD
 == 64

178 
_Flßt64
 
	tæßt_t
;

179 
_Flßt64
 
	tdoubË_t
;

180 #–ià
__GLIBC_FLT_EVAL_METHOD
 == 65

181 
_Flßt64x
 
	tæßt_t
;

182 
_Flßt64x
 
	tdoubË_t
;

183 #–ià
__GLIBC_FLT_EVAL_METHOD
 == 128

184 
_Flßt128
 
	tæßt_t
;

185 
_Flßt128
 
	tdoubË_t
;

186 #–ià
__GLIBC_FLT_EVAL_METHOD
 == 129

187 
_Flßt128x
 
	tæßt_t
;

188 
_Flßt128x
 
	tdoubË_t
;

204 
	~<b™s/å-logb.h
>

205 #ifdeà
__USE_ISOC99


206 #ià
__FP_LOGB0_IS_MIN


207 
	#FP_ILOGB0
 (-2147483647 - 1)

	)

209 
	#FP_ILOGB0
 (-2147483647)

	)

211 #ià
__FP_LOGBNAN_IS_MIN


212 
	#FP_ILOGBNAN
 (-2147483647 - 1)

	)

214 
	#FP_ILOGBNAN
 2147483647

	)

217 #ià
	`__GLIBC_USE
 (
IEC_60559_BFP_EXT_C2X
)

218 #ià
__WORDSIZE
 == 32

219 
	#__FP_LONG_MAX
 0x7fffffffL

	)

221 
	#__FP_LONG_MAX
 0x7fffffffffffffffL

	)

223 #ià
__FP_LOGB0_IS_MIN


224 
	#FP_LLOGB0
 (-
__FP_LONG_MAX
 - 1)

	)

226 
	#FP_LLOGB0
 (-
__FP_LONG_MAX
)

	)

228 #ià
__FP_LOGBNAN_IS_MIN


229 
	#FP_LLOGBNAN
 (-
__FP_LONG_MAX
 - 1)

	)

231 
	#FP_LLOGBNAN
 
__FP_LONG_MAX


	)

247 
	~<b™s/å-ç¡.h
>

249 #ià
	`__GLIBC_USE
 (
IEC_60559_BFP_EXT_C2X
)

253 
FP_INT_UPWARD
 =

254 
	#FP_INT_UPWARD
 0

	)

255 
FP_INT_UPWARD
,

256 
FP_INT_DOWNWARD
 =

257 
	#FP_INT_DOWNWARD
 1

	)

258 
FP_INT_DOWNWARD
,

259 
FP_INT_TOWARDZERO
 =

260 
	#FP_INT_TOWARDZERO
 2

	)

261 
FP_INT_TOWARDZERO
,

262 
FP_INT_TONEARESTFROMZERO
 =

263 
	#FP_INT_TONEARESTFROMZERO
 3

	)

264 
FP_INT_TONEARESTFROMZERO
,

265 
FP_INT_TONEAREST
 =

266 
	#FP_INT_TONEAREST
 4

	)

267 
FP_INT_TONEAREST
,

276 
	#__SIMD_DECL
(
funùiÚ
è
	`__CONCAT
 (
__DECL_SIMD_
, funùiÚ)

	)

278 
	#__MATHCALL_VEC
(
funùiÚ
, 
suffix
, 
¬gs
) \

279 
	`__SIMD_DECL
 (
	`__MATH_PRECNAME
 (
funùiÚ
, 
suffix
)) \

280 
	`__MATHCALL
 (
funùiÚ
, 
suffix
, 
¬gs
)

	)

282 
	#__MATHDECL_VEC
(
ty³
, 
funùiÚ
,
suffix
, 
¬gs
) \

283 
	`__SIMD_DECL
 (
	`__MATH_PRECNAME
 (
funùiÚ
, 
suffix
)) \

284 
	`__MATHDECL
(
ty³
, 
funùiÚ
,
suffix
, 
¬gs
)

	)

286 
	#__MATHCALL
(
funùiÚ
,
suffix
, 
¬gs
) \

287 
	`__MATHDECL
 (
_MdoubË_
,
funùiÚ
,
suffix
, 
¬gs
)

	)

288 
	#__MATHDECL
(
ty³
, 
funùiÚ
,
suffix
, 
¬gs
) \

289 
	`__MATHDECL_1
(
ty³
, 
funùiÚ
,
suffix
, 
¬gs
); \

290 
	`__MATHDECL_1
(
ty³
, 
	`__CONCAT
(
__
,
funùiÚ
),
suffix
, 
¬gs
)

	)

291 
	#__MATHCALLX
(
funùiÚ
,
suffix
, 
¬gs
, 
©Œib
) \

292 
	`__MATHDECLX
 (
_MdoubË_
,
funùiÚ
,
suffix
, 
¬gs
, 
©Œib
)

	)

293 
	#__MATHDECLX
(
ty³
, 
funùiÚ
,
suffix
, 
¬gs
, 
©Œib
) \

294 
	`__MATHDECL_1
(
ty³
, 
funùiÚ
,
suffix
, 
¬gs
è
	`__©Œibu‹__
 (
©Œib
); \

295 
	`__MATHDECL_1
(
ty³
, 
	`__CONCAT
(
__
,
funùiÚ
),
suffix
, 
¬gs
è
	`__©Œibu‹__
 (
©Œib
)

	)

296 
	#__MATHDECL_1_IMPL
(
ty³
, 
funùiÚ
, 
suffix
, 
¬gs
) \

297 
ty³
 
	`__MATH_PRECNAME
(
funùiÚ
,
suffix
è
¬gs
 
__THROW


	)

298 
	#__MATHDECL_1
(
ty³
, 
funùiÚ
, 
suffix
, 
¬gs
) \

299 
	`__MATHDECL_1_IMPL
(
ty³
, 
funùiÚ
, 
suffix
, 
¬gs
)

	)

302 
	#__MATHDECL_ALIAS
(
ty³
, 
funùiÚ
, 
suffix
, 
¬gs
, 
®Ÿs
) \

303 
	`__MATHDECL_1
(
ty³
, 
funùiÚ
, 
suffix
, 
¬gs
)

	)

305 
	#__MATHREDIR
(
ty³
, 
funùiÚ
, 
suffix
, 
¬gs
, 
to
) \

306 
ty³
 
	`__REDIRECT_NTH
 (
	`__MATH_PRECNAME
 (
funùiÚ
, 
suffix
), 
¬gs
, 
to
)

	)

308 
	#_MdoubË_
 

	)

309 
	#__MATH_PRECNAME
(
Çme
,
r
è
	`__CONCAT
Òame,r)

	)

310 
	#__MATH_DECLARING_DOUBLE
 1

	)

311 
	#__MATH_DECLARING_FLOATN
 0

	)

312 
	~<b™s/m©hÿÎs-h–³r-funùiÚs.h
>

313 
	~<b™s/m©hÿÎs.h
>

314 #undeà
_MdoubË_


315 #undeà
__MATH_PRECNAME


316 #undeà
__MATH_DECLARING_DOUBLE


317 #undeà
__MATH_DECLARING_FLOATN


319 #ifdeà
__USE_ISOC99


325 
	#_MdoubË_
 

	)

326 
	#__MATH_PRECNAME
(
Çme
,
r
èÇme##
f
##
	)
r

327 
	#__MATH_DECLARING_DOUBLE
 0

	)

328 
	#__MATH_DECLARING_FLOATN
 0

	)

329 
	~<b™s/m©hÿÎs-h–³r-funùiÚs.h
>

330 
	~<b™s/m©hÿÎs.h
>

331 #undeà
_MdoubË_


332 #undeà
__MATH_PRECNAME


333 #undeà
__MATH_DECLARING_DOUBLE


334 #undeà
__MATH_DECLARING_FLOATN


336 #ià!(
defšed
 
__NO_LONG_DOUBLE_MATH
 && defšed 
_LIBC
) \

337 || 
defšed
 
__LDBL_COMPAT
 \

338 || 
defšed
 
_LIBC_TEST


339 #ifdeà
__LDBL_COMPAT


341 #ifdeà
__USE_ISOC99


342 
	$__Ædbl_Ãx‰ow¬df
 (
__x
, 
__y
)

343 
__THROW
 
	`__©Œibu‹__
 ((
__cÚ¡__
));

344 #ifdeà
__REDIRECT_NTH


345 
	`__REDIRECT_NTH
 (
Ãx‰ow¬df
, (
__x
, 
__y
),

346 
__Ædbl_Ãx‰ow¬df
)

347 
	`__©Œibu‹__
 ((
__cÚ¡__
));

348 
	`__REDIRECT_NTH
 (
Ãx‰ow¬d
, (
__x
, 
__y
),

349 
Ãxá”
è
	`__©Œibu‹__
 ((
__cÚ¡__
));

350 
	`__REDIRECT_NTH
 (
Ãx‰ow¬dl
,

351 (
__x
, 
__y
),

352 
Ãxá”
è
	`__©Œibu‹__
 ((
__cÚ¡__
));

356 #undeà
__MATHDECL_1


357 
	#__MATHDECL_1
(
ty³
, 
funùiÚ
,
suffix
, 
¬gs
) \

358 
	`__MATHREDIR
(
ty³
, 
funùiÚ
, 
suffix
, 
¬gs
, 
	`__CONCAT
(funùiÚ,suffix))

	)

360 #–ià
__LDOUBLE_REDIRECTS_TO_FLOAT128_ABI
 == 1

361 #ifdeà
__REDIRECT_NTH


362 #ifdeà
__USE_ISOC99


363 
	`__REDIRECT_NTH
 (
Ãx‰ow¬df
, (
__x
, 
__y
),

364 
__Ãx‰ow¬df_to_›“128
)

365 
	`__©Œibu‹__
 ((
__cÚ¡__
));

366 
	`__REDIRECT_NTH
 (
Ãx‰ow¬d
, (
__x
, 
__y
),

367 
__Ãx‰ow¬d_to_›“128
)

368 
	`__©Œibu‹__
 ((
__cÚ¡__
));

370 
	#__d»m›“128
 
__»mašd”›“128


	)

371 
	#__gamma›“128
 
__lgamma›“128


	)

376 #undeà
__MATHDECL_1


377 #undeà
__MATHDECL_ALIAS


379 
	#__REDIRTO
(
funùiÚ
, 
suffix
) \

380 
__
 ## 
funùiÚ
 ## 
›“128
 ## 
suffix


	)

381 
	#__REDIRTO_ALT
(
funùiÚ
, 
suffix
) \

382 
__
 ## 
funùiÚ
 ## 
f128
 ## 
suffix


	)

384 
	#__MATHDECL_1
(
ty³
, 
funùiÚ
, 
suffix
, 
¬gs
) \

385 
	`__MATHREDIR
 (
ty³
, 
funùiÚ
, 
suffix
, 
¬gs
, 
	`__REDIRTO
 (funùiÚ, suffix))

	)

386 
	#__MATHDECL_ALIAS
(
ty³
, 
funùiÚ
, 
suffix
, 
¬gs
, 
®Ÿs
) \

387 
	`__MATHREDIR
 (
ty³
, 
funùiÚ
, 
suffix
, 
¬gs
, 
	`__REDIRTO_ALT
 (
®Ÿs
, suffix))

	)

393 
	#_MdoubË_
 

	)

394 
	#__MATH_PRECNAME
(
Çme
,
r
èÇme##
l
##
	)
r

395 
	#__MATH_DECLARING_DOUBLE
 0

	)

396 
	#__MATH_DECLARING_FLOATN
 0

	)

397 
	#__MATH_DECLARE_LDOUBLE
 1

	)

398 
	~<b™s/m©hÿÎs-h–³r-funùiÚs.h
>

399 
	~<b™s/m©hÿÎs.h
>

401 #undeà
_MdoubË_


402 #undeà
__MATH_PRECNAME


403 #undeà
__MATH_DECLARING_DOUBLE


404 #undeà
__MATH_DECLARING_FLOATN


406 #ià
defšed
 
__LDBL_COMPAT
 \

407 || 
__LDOUBLE_REDIRECTS_TO_FLOAT128_ABI
 == 1

408 #undeà
__REDIRTO


409 #undeà
__REDIRTO_ALT


410 #undeà
__MATHDECL_1


411 #undeà
__MATHDECL_ALIAS


412 
	#__MATHDECL_1
(
ty³
, 
funùiÚ
, 
suffix
, 
¬gs
) \

413 
	`__MATHDECL_1_IMPL
(
ty³
, 
funùiÚ
, 
suffix
, 
¬gs
)

	)

414 
	#__MATHDECL_ALIAS
(
ty³
, 
funùiÚ
, 
suffix
, 
¬gs
, 
®Ÿs
) \

415 
	`__MATHDECL_1
(
ty³
, 
funùiÚ
, 
suffix
, 
¬gs
)

	)

424 #ià
__HAVE_DISTINCT_FLOAT16
 || (
__HAVE_FLOAT16
 && !
defšed
 
_LIBC
)

425 
	#_MdoubË_
 
_Flßt16


	)

426 
	#__MATH_PRECNAME
(
Çme
,
r
èÇme##
f16
##
	)
r

427 
	#__MATH_DECLARING_DOUBLE
 0

	)

428 
	#__MATH_DECLARING_FLOATN
 1

	)

429 #ià
__HAVE_DISTINCT_FLOAT16


430 
	~<b™s/m©hÿÎs-h–³r-funùiÚs.h
>

432 #ià
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

433 
	~<b™s/m©hÿÎs.h
>

435 #undeà
_MdoubË_


436 #undeà
__MATH_PRECNAME


437 #undeà
__MATH_DECLARING_DOUBLE


438 #undeà
__MATH_DECLARING_FLOATN


441 #ià
__HAVE_DISTINCT_FLOAT32
 || (
__HAVE_FLOAT32
 && !
defšed
 
_LIBC
)

442 
	#_MdoubË_
 
_Flßt32


	)

443 
	#__MATH_PRECNAME
(
Çme
,
r
èÇme##
f32
##
	)
r

444 
	#__MATH_DECLARING_DOUBLE
 0

	)

445 
	#__MATH_DECLARING_FLOATN
 1

	)

446 #ià
__HAVE_DISTINCT_FLOAT32


447 
	~<b™s/m©hÿÎs-h–³r-funùiÚs.h
>

449 #ià
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

450 
	~<b™s/m©hÿÎs.h
>

452 #undeà
_MdoubË_


453 #undeà
__MATH_PRECNAME


454 #undeà
__MATH_DECLARING_DOUBLE


455 #undeà
__MATH_DECLARING_FLOATN


458 #ià
__HAVE_DISTINCT_FLOAT64
 || (
__HAVE_FLOAT64
 && !
defšed
 
_LIBC
)

459 
	#_MdoubË_
 
_Flßt64


	)

460 
	#__MATH_PRECNAME
(
Çme
,
r
èÇme##
f64
##
	)
r

461 
	#__MATH_DECLARING_DOUBLE
 0

	)

462 
	#__MATH_DECLARING_FLOATN
 1

	)

463 #ià
__HAVE_DISTINCT_FLOAT64


464 
	~<b™s/m©hÿÎs-h–³r-funùiÚs.h
>

466 #ià
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

467 
	~<b™s/m©hÿÎs.h
>

469 #undeà
_MdoubË_


470 #undeà
__MATH_PRECNAME


471 #undeà
__MATH_DECLARING_DOUBLE


472 #undeà
__MATH_DECLARING_FLOATN


475 #ià
__HAVE_DISTINCT_FLOAT128
 || (
__HAVE_FLOAT128
 && !
defšed
 
_LIBC
)

476 
	#_MdoubË_
 
_Flßt128


	)

477 
	#__MATH_PRECNAME
(
Çme
,
r
èÇme##
f128
##
	)
r

478 
	#__MATH_DECLARING_DOUBLE
 0

	)

479 
	#__MATH_DECLARING_FLOATN
 1

	)

480 #ià
__HAVE_DISTINCT_FLOAT128


481 
	~<b™s/m©hÿÎs-h–³r-funùiÚs.h
>

483 #ià
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

484 
	~<b™s/m©hÿÎs.h
>

486 #undeà
_MdoubË_


487 #undeà
__MATH_PRECNAME


488 #undeà
__MATH_DECLARING_DOUBLE


489 #undeà
__MATH_DECLARING_FLOATN


492 #ià
__HAVE_DISTINCT_FLOAT32X
 || (
__HAVE_FLOAT32X
 && !
defšed
 
_LIBC
)

493 
	#_MdoubË_
 
_Flßt32x


	)

494 
	#__MATH_PRECNAME
(
Çme
,
r
èÇme##
f32x
##
	)
r

495 
	#__MATH_DECLARING_DOUBLE
 0

	)

496 
	#__MATH_DECLARING_FLOATN
 1

	)

497 #ià
__HAVE_DISTINCT_FLOAT32X


498 
	~<b™s/m©hÿÎs-h–³r-funùiÚs.h
>

500 #ià
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

501 
	~<b™s/m©hÿÎs.h
>

503 #undeà
_MdoubË_


504 #undeà
__MATH_PRECNAME


505 #undeà
__MATH_DECLARING_DOUBLE


506 #undeà
__MATH_DECLARING_FLOATN


509 #ià
__HAVE_DISTINCT_FLOAT64X
 || (
__HAVE_FLOAT64X
 && !
defšed
 
_LIBC
)

510 
	#_MdoubË_
 
_Flßt64x


	)

511 
	#__MATH_PRECNAME
(
Çme
,
r
èÇme##
f64x
##
	)
r

512 
	#__MATH_DECLARING_DOUBLE
 0

	)

513 
	#__MATH_DECLARING_FLOATN
 1

	)

514 #ià
__HAVE_DISTINCT_FLOAT64X


515 
	~<b™s/m©hÿÎs-h–³r-funùiÚs.h
>

517 #ià
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

518 
	~<b™s/m©hÿÎs.h
>

520 #undeà
_MdoubË_


521 #undeà
__MATH_PRECNAME


522 #undeà
__MATH_DECLARING_DOUBLE


523 #undeà
__MATH_DECLARING_FLOATN


526 #ià
__HAVE_DISTINCT_FLOAT128X
 || (
__HAVE_FLOAT128X
 && !
defšed
 
_LIBC
)

527 
	#_MdoubË_
 
_Flßt128x


	)

528 
	#__MATH_PRECNAME
(
Çme
,
r
èÇme##
f128x
##
	)
r

529 
	#__MATH_DECLARING_DOUBLE
 0

	)

530 
	#__MATH_DECLARING_FLOATN
 1

	)

531 #ià
__HAVE_DISTINCT_FLOAT128X


532 
	~<b™s/m©hÿÎs-h–³r-funùiÚs.h
>

534 #ià
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

535 
	~<b™s/m©hÿÎs.h
>

537 #undeà
_MdoubË_


538 #undeà
__MATH_PRECNAME


539 #undeà
__MATH_DECLARING_DOUBLE


540 #undeà
__MATH_DECLARING_FLOATN


543 #undeà
__MATHDECL_1_IMPL


544 #undeà
__MATHDECL_1


545 #undeà
__MATHDECL_ALIAS


546 #undeà
__MATHDECL


547 #undeà
__MATHCALL


550 
	#__MATHCALL_NARROW_ARGS_1
 (
_M¬g_
 
__x
)

	)

551 
	#__MATHCALL_NARROW_ARGS_2
 (
_M¬g_
 
__x
, _M¬g_ 
__y
)

	)

552 
	#__MATHCALL_NARROW_ARGS_3
 (
_M¬g_
 
__x
, _M¬g_ 
__y
, _M¬g_ 
__z
)

	)

553 
	#__MATHCALL_NARROW_NORMAL
(
func
, 
Çrgs
) \

554 
_M»t_
 
func
 
__MATHCALL_NARROW_ARGS_
 ## 
Çrgs
 
__THROW


	)

555 
	#__MATHCALL_NARROW_REDIR
(
func
, 
»dœ
, 
Çrgs
) \

556 
_M»t_
 
	`__REDIRECT_NTH
 (
func
, 
__MATHCALL_NARROW_ARGS_
 ## 
Çrgs
, \

557 
»dœ
)

	)

558 
	#__MATHCALL_NARROW
(
func
, 
»dœ
, 
Çrgs
) \

559 
	`__MATHCALL_NARROW_NORMAL
 (
func
, 
Çrgs
)

	)

561 #ià
	`__GLIBC_USE
 (
IEC_60559_BFP_EXT_C2X
)

563 
	#_M»t_
 

	)

564 
	#_M¬g_
 

	)

565 
	#__MATHCALL_NAME
(
Çme
è
f
 ## 
	)
name

566 
	~<b™s/m©hÿÎs-Ç¼ow.h
>

567 #undeà
_M»t_


568 #undeà
_M¬g_


569 #undeà
__MATHCALL_NAME


571 
	#_M»t_
 

	)

572 
	#_M¬g_
 

	)

573 
	#__MATHCALL_NAME
(
Çme
è
f
 ##‚am## 
l


	)

574 #ifdeà
__LDBL_COMPAT


575 
	#__MATHCALL_REDIR_NAME
(
Çme
è
f
 ## 
	)
name

576 
	#__MATHCALL_REDIR_NAME2
(
Çme
è
f
 ## 
	)
name

577 #undeà
__MATHCALL_NARROW


578 
	#__MATHCALL_NARROW
(
func
, 
»dœ
, 
Çrgs
) \

579 
	`__MATHCALL_NARROW_REDIR
 (
func
, 
»dœ
, 
Çrgs
)

	)

580 #–ià
__LDOUBLE_REDIRECTS_TO_FLOAT128_ABI
 == 1

581 
	#__MATHCALL_REDIR_NAME
(
Çme
è
__
 ## 
f32
 ##‚am## 
›“128


	)

582 
	#__MATHCALL_REDIR_NAME2
(
Çme
è
__
 ## 
f32
 ##‚am## 
›“128


	)

583 #undeà
__MATHCALL_NARROW


584 
	#__MATHCALL_NARROW
(
func
, 
»dœ
, 
Çrgs
) \

585 
	`__MATHCALL_NARROW_REDIR
 (
func
, 
»dœ
, 
Çrgs
)

	)

587 
	~<b™s/m©hÿÎs-Ç¼ow.h
>

588 #undeà
_M»t_


589 #undeà
_M¬g_


590 #undeà
__MATHCALL_NAME


591 #ià
defšed
 
__LDBL_COMPAT
 \

592 || 
__LDOUBLE_REDIRECTS_TO_FLOAT128_ABI
 == 1

593 #undeà
__MATHCALL_REDIR_NAME


594 #undeà
__MATHCALL_REDIR_NAME2


595 #undeà
__MATHCALL_NARROW


596 
	#__MATHCALL_NARROW
(
func
, 
»dœ
, 
Çrgs
) \

597 
	`__MATHCALL_NARROW_NORMAL
 (
func
, 
Çrgs
)

	)

600 
	#_M»t_
 

	)

601 
	#_M¬g_
 

	)

602 
	#__MATHCALL_NAME
(
Çme
è
d
 ##‚am## 
l


	)

603 #ifdeà
__LDBL_COMPAT


604 
	#__MATHCALL_REDIR_NAME
(
Çme
è
__Ædbl_d
 ##‚am## 
l


	)

605 
	#__MATHCALL_REDIR_NAME2
(
Çme
è
	)
name

606 #undeà
__MATHCALL_NARROW


607 
	#__MATHCALL_NARROW
(
func
, 
»dœ
, 
Çrgs
) \

608 
	`__MATHCALL_NARROW_REDIR
 (
func
, 
»dœ
, 
Çrgs
)

	)

609 #–ià
__LDOUBLE_REDIRECTS_TO_FLOAT128_ABI
 == 1

610 
	#__MATHCALL_REDIR_NAME
(
Çme
è
__
 ## 
f64
 ##‚am## 
›“128


	)

611 
	#__MATHCALL_REDIR_NAME2
(
Çme
è
__
 ## 
f64
 ##‚am## 
›“128


	)

612 #undeà
__MATHCALL_NARROW


613 
	#__MATHCALL_NARROW
(
func
, 
»dœ
, 
Çrgs
) \

614 
	`__MATHCALL_NARROW_REDIR
 (
func
, 
»dœ
, 
Çrgs
)

	)

616 
	~<b™s/m©hÿÎs-Ç¼ow.h
>

617 #undeà
_M»t_


618 #undeà
_M¬g_


619 #undeà
__MATHCALL_NAME


620 #ià
defšed
 
__LDBL_COMPAT
 \

621 || 
__LDOUBLE_REDIRECTS_TO_FLOAT128_ABI
 == 1

622 #undeà
__MATHCALL_REDIR_NAME


623 #undeà
__MATHCALL_REDIR_NAME2


624 #undeà
__MATHCALL_NARROW


625 
	#__MATHCALL_NARROW
(
func
, 
»dœ
, 
Çrgs
) \

626 
	`__MATHCALL_NARROW_NORMAL
 (
func
, 
Çrgs
)

	)

631 #ià
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

633 #ià
__HAVE_FLOAT16
 && 
__HAVE_FLOAT32


634 
	#_M»t_
 
_Flßt16


	)

635 
	#_M¬g_
 
_Flßt32


	)

636 
	#__MATHCALL_NAME
(
Çme
è
f16
 ##‚am## 
f32


	)

637 
	~<b™s/m©hÿÎs-Ç¼ow.h
>

638 #undeà
_M»t_


639 #undeà
_M¬g_


640 #undeà
__MATHCALL_NAME


643 #ià
__HAVE_FLOAT16
 && 
__HAVE_FLOAT32X


644 
	#_M»t_
 
_Flßt16


	)

645 
	#_M¬g_
 
_Flßt32x


	)

646 
	#__MATHCALL_NAME
(
Çme
è
f16
 ##‚am## 
f32x


	)

647 
	~<b™s/m©hÿÎs-Ç¼ow.h
>

648 #undeà
_M»t_


649 #undeà
_M¬g_


650 #undeà
__MATHCALL_NAME


653 #ià
__HAVE_FLOAT16
 && 
__HAVE_FLOAT64


654 
	#_M»t_
 
_Flßt16


	)

655 
	#_M¬g_
 
_Flßt64


	)

656 
	#__MATHCALL_NAME
(
Çme
è
f16
 ##‚am## 
f64


	)

657 
	~<b™s/m©hÿÎs-Ç¼ow.h
>

658 #undeà
_M»t_


659 #undeà
_M¬g_


660 #undeà
__MATHCALL_NAME


663 #ià
__HAVE_FLOAT16
 && 
__HAVE_FLOAT64X


664 
	#_M»t_
 
_Flßt16


	)

665 
	#_M¬g_
 
_Flßt64x


	)

666 
	#__MATHCALL_NAME
(
Çme
è
f16
 ##‚am## 
f64x


	)

667 
	~<b™s/m©hÿÎs-Ç¼ow.h
>

668 #undeà
_M»t_


669 #undeà
_M¬g_


670 #undeà
__MATHCALL_NAME


673 #ià
__HAVE_FLOAT16
 && 
__HAVE_FLOAT128


674 
	#_M»t_
 
_Flßt16


	)

675 
	#_M¬g_
 
_Flßt128


	)

676 
	#__MATHCALL_NAME
(
Çme
è
f16
 ##‚am## 
f128


	)

677 
	~<b™s/m©hÿÎs-Ç¼ow.h
>

678 #undeà
_M»t_


679 #undeà
_M¬g_


680 #undeà
__MATHCALL_NAME


683 #ià
__HAVE_FLOAT16
 && 
__HAVE_FLOAT128X


684 
	#_M»t_
 
_Flßt16


	)

685 
	#_M¬g_
 
_Flßt128x


	)

686 
	#__MATHCALL_NAME
(
Çme
è
f16
 ##‚am## 
f128x


	)

687 
	~<b™s/m©hÿÎs-Ç¼ow.h
>

688 #undeà
_M»t_


689 #undeà
_M¬g_


690 #undeà
__MATHCALL_NAME


693 #ià
__HAVE_FLOAT32
 && 
__HAVE_FLOAT32X


694 
	#_M»t_
 
_Flßt32


	)

695 
	#_M¬g_
 
_Flßt32x


	)

696 
	#__MATHCALL_NAME
(
Çme
è
f32
 ##‚am## 
f32x


	)

697 
	~<b™s/m©hÿÎs-Ç¼ow.h
>

698 #undeà
_M»t_


699 #undeà
_M¬g_


700 #undeà
__MATHCALL_NAME


703 #ià
__HAVE_FLOAT32
 && 
__HAVE_FLOAT64


704 
	#_M»t_
 
_Flßt32


	)

705 
	#_M¬g_
 
_Flßt64


	)

706 
	#__MATHCALL_NAME
(
Çme
è
f32
 ##‚am## 
f64


	)

707 
	~<b™s/m©hÿÎs-Ç¼ow.h
>

708 #undeà
_M»t_


709 #undeà
_M¬g_


710 #undeà
__MATHCALL_NAME


713 #ià
__HAVE_FLOAT32
 && 
__HAVE_FLOAT64X


714 
	#_M»t_
 
_Flßt32


	)

715 
	#_M¬g_
 
_Flßt64x


	)

716 
	#__MATHCALL_NAME
(
Çme
è
f32
 ##‚am## 
f64x


	)

717 
	~<b™s/m©hÿÎs-Ç¼ow.h
>

718 #undeà
_M»t_


719 #undeà
_M¬g_


720 #undeà
__MATHCALL_NAME


723 #ià
__HAVE_FLOAT32
 && 
__HAVE_FLOAT128


724 
	#_M»t_
 
_Flßt32


	)

725 
	#_M¬g_
 
_Flßt128


	)

726 
	#__MATHCALL_NAME
(
Çme
è
f32
 ##‚am## 
f128


	)

727 
	~<b™s/m©hÿÎs-Ç¼ow.h
>

728 #undeà
_M»t_


729 #undeà
_M¬g_


730 #undeà
__MATHCALL_NAME


733 #ià
__HAVE_FLOAT32
 && 
__HAVE_FLOAT128X


734 
	#_M»t_
 
_Flßt32


	)

735 
	#_M¬g_
 
_Flßt128x


	)

736 
	#__MATHCALL_NAME
(
Çme
è
f32
 ##‚am## 
f128x


	)

737 
	~<b™s/m©hÿÎs-Ç¼ow.h
>

738 #undeà
_M»t_


739 #undeà
_M¬g_


740 #undeà
__MATHCALL_NAME


743 #ià
__HAVE_FLOAT32X
 && 
__HAVE_FLOAT64


744 
	#_M»t_
 
_Flßt32x


	)

745 
	#_M¬g_
 
_Flßt64


	)

746 
	#__MATHCALL_NAME
(
Çme
è
f32x
 ##‚am## 
f64


	)

747 
	~<b™s/m©hÿÎs-Ç¼ow.h
>

748 #undeà
_M»t_


749 #undeà
_M¬g_


750 #undeà
__MATHCALL_NAME


753 #ià
__HAVE_FLOAT32X
 && 
__HAVE_FLOAT64X


754 
	#_M»t_
 
_Flßt32x


	)

755 
	#_M¬g_
 
_Flßt64x


	)

756 
	#__MATHCALL_NAME
(
Çme
è
f32x
 ##‚am## 
f64x


	)

757 
	~<b™s/m©hÿÎs-Ç¼ow.h
>

758 #undeà
_M»t_


759 #undeà
_M¬g_


760 #undeà
__MATHCALL_NAME


763 #ià
__HAVE_FLOAT32X
 && 
__HAVE_FLOAT128


764 
	#_M»t_
 
_Flßt32x


	)

765 
	#_M¬g_
 
_Flßt128


	)

766 
	#__MATHCALL_NAME
(
Çme
è
f32x
 ##‚am## 
f128


	)

767 
	~<b™s/m©hÿÎs-Ç¼ow.h
>

768 #undeà
_M»t_


769 #undeà
_M¬g_


770 #undeà
__MATHCALL_NAME


773 #ià
__HAVE_FLOAT32X
 && 
__HAVE_FLOAT128X


774 
	#_M»t_
 
_Flßt32x


	)

775 
	#_M¬g_
 
_Flßt128x


	)

776 
	#__MATHCALL_NAME
(
Çme
è
f32x
 ##‚am## 
f128x


	)

777 
	~<b™s/m©hÿÎs-Ç¼ow.h
>

778 #undeà
_M»t_


779 #undeà
_M¬g_


780 #undeà
__MATHCALL_NAME


783 #ià
__HAVE_FLOAT64
 && 
__HAVE_FLOAT64X


784 
	#_M»t_
 
_Flßt64


	)

785 
	#_M¬g_
 
_Flßt64x


	)

786 
	#__MATHCALL_NAME
(
Çme
è
f64
 ##‚am## 
f64x


	)

787 
	~<b™s/m©hÿÎs-Ç¼ow.h
>

788 #undeà
_M»t_


789 #undeà
_M¬g_


790 #undeà
__MATHCALL_NAME


793 #ià
__HAVE_FLOAT64
 && 
__HAVE_FLOAT128


794 
	#_M»t_
 
_Flßt64


	)

795 
	#_M¬g_
 
_Flßt128


	)

796 
	#__MATHCALL_NAME
(
Çme
è
f64
 ##‚am## 
f128


	)

797 
	~<b™s/m©hÿÎs-Ç¼ow.h
>

798 #undeà
_M»t_


799 #undeà
_M¬g_


800 #undeà
__MATHCALL_NAME


803 #ià
__HAVE_FLOAT64
 && 
__HAVE_FLOAT128X


804 
	#_M»t_
 
_Flßt64


	)

805 
	#_M¬g_
 
_Flßt128x


	)

806 
	#__MATHCALL_NAME
(
Çme
è
f64
 ##‚am## 
f128x


	)

807 
	~<b™s/m©hÿÎs-Ç¼ow.h
>

808 #undeà
_M»t_


809 #undeà
_M¬g_


810 #undeà
__MATHCALL_NAME


813 #ià
__HAVE_FLOAT64X
 && 
__HAVE_FLOAT128


814 
	#_M»t_
 
_Flßt64x


	)

815 
	#_M¬g_
 
_Flßt128


	)

816 
	#__MATHCALL_NAME
(
Çme
è
f64x
 ##‚am## 
f128


	)

817 
	~<b™s/m©hÿÎs-Ç¼ow.h
>

818 #undeà
_M»t_


819 #undeà
_M¬g_


820 #undeà
__MATHCALL_NAME


823 #ià
__HAVE_FLOAT64X
 && 
__HAVE_FLOAT128X


824 
	#_M»t_
 
_Flßt64x


	)

825 
	#_M¬g_
 
_Flßt128x


	)

826 
	#__MATHCALL_NAME
(
Çme
è
f64x
 ##‚am## 
f128x


	)

827 
	~<b™s/m©hÿÎs-Ç¼ow.h
>

828 #undeà
_M»t_


829 #undeà
_M¬g_


830 #undeà
__MATHCALL_NAME


833 #ià
__HAVE_FLOAT128
 && 
__HAVE_FLOAT128X


834 
	#_M»t_
 
_Flßt128


	)

835 
	#_M¬g_
 
_Flßt128x


	)

836 
	#__MATHCALL_NAME
(
Çme
è
f128
 ##‚am## 
f128x


	)

837 
	~<b™s/m©hÿÎs-Ç¼ow.h
>

838 #undeà
_M»t_


839 #undeà
_M¬g_


840 #undeà
__MATHCALL_NAME


845 #undeà
__MATHCALL_NARROW_ARGS_1


846 #undeà
__MATHCALL_NARROW_ARGS_2


847 #undeà
__MATHCALL_NARROW_ARGS_3


848 #undeà
__MATHCALL_NARROW_NORMAL


849 #undeà
__MATHCALL_NARROW_REDIR


850 #undeà
__MATHCALL_NARROW


852 #ià
defšed
 
__USE_MISC
 || defšed 
__USE_XOPEN


854 
signgam
;

857 #ià(
__HAVE_DISTINCT_FLOAT16
 \

858 || 
__HAVE_DISTINCT_FLOAT32
 \

859 || 
__HAVE_DISTINCT_FLOAT64
 \

860 || 
__HAVE_DISTINCT_FLOAT32X
 \

861 || 
__HAVE_DISTINCT_FLOAT64X
 \

862 || 
__HAVE_DISTINCT_FLOAT128X
)

875 #ifdeà
__NO_LONG_DOUBLE_MATH


876 #ià
__HAVE_DISTINCT_FLOAT128


879 
	#__MATH_TG
(
TG_ARG
, 
FUNC
, 
ARGS
) \

880 ( (
TG_ARG
è=ð (è? 
FUNC
 ## 
f
 
ARGS
 : FUNC ARGS)

	)

881 #–ià
__HAVE_DISTINCT_FLOAT128


882 #ià
__HAVE_GENERIC_SELECTION


883 #ià
__HAVE_FLOATN_NOT_TYPEDEF
 && 
__HAVE_FLOAT32


884 
	#__MATH_TG_F32
(
FUNC
, 
ARGS
è
_Flßt32
: FUNC ## 
f
 ARGS,

	)

886 
	#__MATH_TG_F32
(
FUNC
, 
ARGS
)

	)

888 #ià
__HAVE_FLOATN_NOT_TYPEDEF
 && 
__HAVE_FLOAT64X


889 #ià
__HAVE_FLOAT64X_LONG_DOUBLE


890 
	#__MATH_TG_F64X
(
FUNC
, 
ARGS
è
_Flßt64x
: FUNC ## 
l
 ARGS,

	)

892 
	#__MATH_TG_F64X
(
FUNC
, 
ARGS
è
_Flßt64x
: FUNC ## 
f128
 ARGS,

	)

895 
	#__MATH_TG_F64X
(
FUNC
, 
ARGS
)

	)

897 
	#__MATH_TG
(
TG_ARG
, 
FUNC
, 
ARGS
) \

898 
	`_G’”ic
 ((
TG_ARG
), \

899 : 
FUNC
 ## 
f
 
ARGS
, \

900 
	`__MATH_TG_F32
 (
FUNC
, 
ARGS
) \

901 : 
FUNC
 
ARGS
, \

902 : 
FUNC
 ## 
l
 
ARGS
, \

903 
	`__MATH_TG_F64X
 (
FUNC
, 
ARGS
) \

904 
_Flßt128
: 
FUNC
 ## 
f128
 
ARGS
)

	)

906 #ià
__HAVE_FLOATN_NOT_TYPEDEF


909 
	#__MATH_TG
(
TG_ARG
, 
FUNC
, 
ARGS
) \

910 
__bužtš_choo£_ex´
 \

911 (
	`__bužtš_ty³s_com·tibË_p
 (
	`__ty³of
 (
TG_ARG
), ), \

912 
FUNC
 ## 
f
 
ARGS
, \

913 
__bužtš_choo£_ex´
 \

914 (
	`__bužtš_ty³s_com·tibË_p
 (
	`__ty³of
 (
TG_ARG
), ), \

915 
FUNC
 
ARGS
, \

916 
__bužtš_choo£_ex´
 \

917 (
	`__bužtš_ty³s_com·tibË_p
 (
	`__ty³of
 (
TG_ARG
), ), \

918 
FUNC
 ## 
l
 
ARGS
, \

919 
FUNC
 ## 
f128
 
ARGS
)))

	)

922 
	#__MATH_TG
(
TG_ARG
, 
FUNC
, 
ARGS
) \

923 ( (
TG_ARG
) ==  () \

924 ? 
FUNC
 ## 
f
 
ARGS
 \

925 :  (
TG_ARG
) ==  () \

926 ? 
FUNC
 
ARGS
 \

927 : 
FUNC
 ## 
l
 
ARGS
)

	)

931 #ifdeà
__USE_ISOC99


936 
FP_NAN
 =

937 
	#FP_NAN
 0

	)

938 
FP_NAN
,

939 
FP_INFINITE
 =

940 
	#FP_INFINITE
 1

	)

941 
FP_INFINITE
,

942 
FP_ZERO
 =

943 
	#FP_ZERO
 2

	)

944 
FP_ZERO
,

945 
FP_SUBNORMAL
 =

946 
	#FP_SUBNORMAL
 3

	)

947 
FP_SUBNORMAL
,

948 
FP_NORMAL
 =

949 
	#FP_NORMAL
 4

	)

950 
FP_NORMAL


958 #ià((
	`__GNUC_PREREQ
 (4,4è&& !
defšed
 
__SUPPORT_SNAN__
) \

959 || 
	`__glibc_þªg_´”eq
 (2,8)) \

960 && (!
defšed
 
__OPTIMIZE_SIZE__
 || defšed 
__ýlu¥lus
)

967 
	#åþassify
(
x
è
	`__bužtš_åþassify
 (
FP_NAN
, 
FP_INFINITE
, \

968 
FP_NORMAL
, 
FP_SUBNORMAL
, 
FP_ZERO
, 
x
)

	)

970 
	#åþassify
(
x
è
	`__MATH_TG
 ((x), 
__åþassify
, (x))

	)

974 #ià
	`__GNUC_PREREQ
 (6,0è|| 
	`__glibc_þªg_´”eq
 (3,3)

975 
	#signb™
(
x
è
	`__bužtš_signb™
 (x)

	)

976 #–ià
defšed
 
__ýlu¥lus


984 
	#signb™
(
x
è
	`__bužtš_signb™l
 (x)

	)

985 #–ià
	`__GNUC_PREREQ
 (4,0)

986 
	#signb™
(
x
è
	`__MATH_TG
 ((x), 
__bužtš_signb™
, (x))

	)

988 
	#signb™
(
x
è
	`__MATH_TG
 ((x), 
__signb™
, (x))

	)

992 #ià(
	`__GNUC_PREREQ
 (4,4è&& !
defšed
 
__SUPPORT_SNAN__
) \

993 || 
	$__glibc_þªg_´”eq
 (2,8)

994 
	#isfš™e
(
x
è
	`__bužtš_isfš™e
 (x)

	)

996 
	#isfš™e
(
x
è
	`__MATH_TG
 ((x), 
__fš™e
, (x))

	)

1000 #ià(
	`__GNUC_PREREQ
 (4,4è&& !
defšed
 
__SUPPORT_SNAN__
) \

1001 || 
	$__glibc_þªg_´”eq
 (2,8)

1002 
	#i¢Üm®
(
x
è
	`__bužtš_i¢Üm®
 (x)

	)

1004 
	#i¢Üm®
(
x
è(
	`åþassify
 (xè=ð
FP_NORMAL
)

	)

1009 #ià(
	`__GNUC_PREREQ
 (4,4è&& !
defšed
 
__SUPPORT_SNAN__
) \

1010 || 
	$__glibc_þªg_´”eq
 (2,8)

1011 
	#i¢ª
(
x
è
	`__bužtš_i¢ª
 (x)

	)

1013 
	#i¢ª
(
x
è
	`__MATH_TG
 ((x), 
__i¢ª
, (x))

	)

1017 #ià
__HAVE_DISTINCT_FLOAT128
 && !
	`__GNUC_PREREQ
 (7,0) \

1018 && !
defšed
 
__SUPPORT_SNAN__
 && !defšed 
__ýlu¥lus


1024 
	#isšf
(
x
) \

1025 (
	`__bužtš_ty³s_com·tibË_p
 (
	`__ty³of
 (
x
), 
_Flßt128
) \

1026 ? 
	`__isšff128
 (
x
è: 
	`__bužtš_isšf_sign
 (x))

	)

1027 #–ià(
	`__GNUC_PREREQ
 (4,4è&& !
defšed
 
__SUPPORT_SNAN__
) \

1028 || 
	$__glibc_þªg_´”eq
 (3,7)

1029 
	#isšf
(
x
è
	`__bužtš_isšf_sign
 (x)

	)

1031 
	#isšf
(
x
è
	`__MATH_TG
 ((x), 
__isšf
, (x))

	)

1035 
	#MATH_ERRNO
 1

	)

1036 
	#MATH_ERREXCEPT
 2

	)

1043 #ifdeà
__FAST_MATH__


1044 
	#m©h_”rhªdlšg
 0

	)

1045 #–ià
defšed
 
__NO_MATH_ERRNO__


1046 
	#m©h_”rhªdlšg
 (
MATH_ERREXCEPT
)

	)

1048 
	#m©h_”rhªdlšg
 (
MATH_ERRNO
 | 
MATH_ERREXCEPT
)

	)

1053 #ià
	`__GLIBC_USE
 (
IEC_60559_BFP_EXT_C2X
)

1054 
	~<b™s/isÿnÚiÿl.h
>

1057 #iâdeà
__ýlu¥lus


1058 
	#issigÇlšg
(
x
è
	`__MATH_TG
 ((x), 
__issigÇlšg
, (x))

	)

1067 
šlše
 
	`issigÇlšg
 (
__v®
è{  
	`__issigÇlšgf
 (__val); }

1068 
šlše
 
	`issigÇlšg
 (
__v®
è{  
	`__issigÇlšg
 (__val); }

1069 
šlše
 

1070 
	`issigÇlšg
 (
__v®
)

1072 #ifdeà
__NO_LONG_DOUBLE_MATH


1073  
	`__issigÇlšg
 (
__v®
);

1075  
	`__issigÇlšgl
 (
__v®
);

1078 #ià
__HAVE_FLOAT128_UNLIKE_LDBL


1081 
šlše
 
	`issigÇlšg
 (
_Flßt128
 
__v®
è{  
	`__issigÇlšgf128
 (__val); }

1083 
	}
}

1087 
	#issubnÜm®
(
x
è(
	`åþassify
 (xè=ð
FP_SUBNORMAL
)

	)

1090 #iâdeà
__ýlu¥lus


1091 #ifdeà
__SUPPORT_SNAN__


1092 
	#isz”o
(
x
è(
	`åþassify
 (xè=ð
FP_ZERO
)

	)

1094 
	#isz”o
(
x
è(((
	`__ty³of
 (x)è(x)è=ð0)

	)

1098 #ifdeà
__SUPPORT_SNAN__


1099 
šlše
 

1100 
isz”o
 (
__v®
)

1102  
__åþassifyf
 (
__v®
è=ð
FP_ZERO
;

1104 
šlše
 

1105 
isz”o
 (
__v®
)

1107  
__åþassify
 (
__v®
è=ð
FP_ZERO
;

1109 
šlše
 

1110 
isz”o
 (
__v®
)

1112 #ifdeà
__NO_LONG_DOUBLE_MATH


1113  
__åþassify
 (
__v®
è=ð
FP_ZERO
;

1115  
__åþassifyl
 (
__v®
è=ð
FP_ZERO
;

1118 #ià
__HAVE_FLOAT128_UNLIKE_LDBL


1121 
šlše
 

1122 
isz”o
 (
_Flßt128
 
__v®
)

1124  
__åþassifyf128
 (
__v®
è=ð
FP_ZERO
;

1128 
‹m¶©e
 <
þass
 
__T
> 
šlše
 
boÞ


1129 
isz”o
 (
__T
 
__v®
)

1131  
__v®
 == 0;

1138 #ifdeà
__USE_XOPEN


1140 
	#MAXFLOAT
 3.40282347e+38F

	)

1145 #ià
defšed
 
__USE_MISC
 || defšed 
__USE_XOPEN


1146 
	#M_E
 2.7182818284590452354

	)

1147 
	#M_LOG2E
 1.4426950408889634074

	)

1148 
	#M_LOG10E
 0.43429448190325182765

	)

1149 
	#M_LN2
 0.69314718055994530942

	)

1150 
	#M_LN10
 2.30258509299404568402

	)

1151 
	#M_PI
 3.14159265358979323846

	)

1152 
	#M_PI_2
 1.57079632679489661923

	)

1153 
	#M_PI_4
 0.78539816339744830962

	)

1154 
	#M_1_PI
 0.31830988618379067154

	)

1155 
	#M_2_PI
 0.63661977236758134308

	)

1156 
	#M_2_SQRTPI
 1.12837916709551257390

	)

1157 
	#M_SQRT2
 1.41421356237309504880

	)

1158 
	#M_SQRT1_2
 0.70710678118654752440

	)

1162 #ifdeà
__USE_GNU


1163 
	#M_Ef
 2.7182818284590452354à

	)

1164 
	#M_LOG2Ef
 1.4426950408889634074à

	)

1165 
	#M_LOG10Ef
 0.43429448190325182765à

	)

1166 
	#M_LN2f
 0.69314718055994530942à

	)

1167 
	#M_LN10f
 2.30258509299404568402à

	)

1168 
	#M_PIf
 3.14159265358979323846à

	)

1169 
	#M_PI_2f
 1.57079632679489661923à

	)

1170 
	#M_PI_4f
 0.78539816339744830962à

	)

1171 
	#M_1_PIf
 0.31830988618379067154à

	)

1172 
	#M_2_PIf
 0.63661977236758134308à

	)

1173 
	#M_2_SQRTPIf
 1.12837916709551257390à

	)

1174 
	#M_SQRT2f
 1.41421356237309504880à

	)

1175 
	#M_SQRT1_2f
 0.70710678118654752440à

	)

1181 #ifdeà
__USE_GNU


1182 
	#M_El
 2.718281828459045235360287471352662498L

	)

1183 
	#M_LOG2El
 1.442695040888963407359924681001892137L

	)

1184 
	#M_LOG10El
 0.434294481903251827651128918916605082L

	)

1185 
	#M_LN2l
 0.693147180559945309417232121458176568L

	)

1186 
	#M_LN10l
 2.302585092994045684017991454684364208L

	)

1187 
	#M_PIl
 3.141592653589793238462643383279502884L

	)

1188 
	#M_PI_2l
 1.570796326794896619231321691639751442L

	)

1189 
	#M_PI_4l
 0.785398163397448309615660845819875721L

	)

1190 
	#M_1_PIl
 0.318309886183790671537767526745028724L

	)

1191 
	#M_2_PIl
 0.636619772367581343075535053490057448L

	)

1192 
	#M_2_SQRTPIl
 1.128379167095512573896158903121545172L

	)

1193 
	#M_SQRT2l
 1.414213562373095048801688724209698079L

	)

1194 
	#M_SQRT1_2l
 0.707106781186547524400844362104849039L

	)

1197 #ià
__HAVE_FLOAT16
 && 
defšed
 
__USE_GNU


1198 
	#M_Ef16
 
	`__f16
 (2.718281828459045235360287471352662498è

	)

1199 
	#M_LOG2Ef16
 
	`__f16
 (1.442695040888963407359924681001892137è

	)

1200 
	#M_LOG10Ef16
 
	`__f16
 (0.434294481903251827651128918916605082è

	)

1201 
	#M_LN2f16
 
	`__f16
 (0.693147180559945309417232121458176568è

	)

1202 
	#M_LN10f16
 
	`__f16
 (2.302585092994045684017991454684364208è

	)

1203 
	#M_PIf16
 
	`__f16
 (3.141592653589793238462643383279502884è

	)

1204 
	#M_PI_2f16
 
	`__f16
 (1.570796326794896619231321691639751442è

	)

1205 
	#M_PI_4f16
 
	`__f16
 (0.785398163397448309615660845819875721è

	)

1206 
	#M_1_PIf16
 
	`__f16
 (0.318309886183790671537767526745028724è

	)

1207 
	#M_2_PIf16
 
	`__f16
 (0.636619772367581343075535053490057448è

	)

1208 
	#M_2_SQRTPIf16
 
	`__f16
 (1.128379167095512573896158903121545172è

	)

1209 
	#M_SQRT2f16
 
	`__f16
 (1.414213562373095048801688724209698079è

	)

1210 
	#M_SQRT1_2f16
 
	`__f16
 (0.707106781186547524400844362104849039è

	)

1213 #ià
__HAVE_FLOAT32
 && 
defšed
 
__USE_GNU


1214 
	#M_Ef32
 
	`__f32
 (2.718281828459045235360287471352662498è

	)

1215 
	#M_LOG2Ef32
 
	`__f32
 (1.442695040888963407359924681001892137è

	)

1216 
	#M_LOG10Ef32
 
	`__f32
 (0.434294481903251827651128918916605082è

	)

1217 
	#M_LN2f32
 
	`__f32
 (0.693147180559945309417232121458176568è

	)

1218 
	#M_LN10f32
 
	`__f32
 (2.302585092994045684017991454684364208è

	)

1219 
	#M_PIf32
 
	`__f32
 (3.141592653589793238462643383279502884è

	)

1220 
	#M_PI_2f32
 
	`__f32
 (1.570796326794896619231321691639751442è

	)

1221 
	#M_PI_4f32
 
	`__f32
 (0.785398163397448309615660845819875721è

	)

1222 
	#M_1_PIf32
 
	`__f32
 (0.318309886183790671537767526745028724è

	)

1223 
	#M_2_PIf32
 
	`__f32
 (0.636619772367581343075535053490057448è

	)

1224 
	#M_2_SQRTPIf32
 
	`__f32
 (1.128379167095512573896158903121545172è

	)

1225 
	#M_SQRT2f32
 
	`__f32
 (1.414213562373095048801688724209698079è

	)

1226 
	#M_SQRT1_2f32
 
	`__f32
 (0.707106781186547524400844362104849039è

	)

1229 #ià
__HAVE_FLOAT64
 && 
defšed
 
__USE_GNU


1230 
	#M_Ef64
 
	`__f64
 (2.718281828459045235360287471352662498è

	)

1231 
	#M_LOG2Ef64
 
	`__f64
 (1.442695040888963407359924681001892137è

	)

1232 
	#M_LOG10Ef64
 
	`__f64
 (0.434294481903251827651128918916605082è

	)

1233 
	#M_LN2f64
 
	`__f64
 (0.693147180559945309417232121458176568è

	)

1234 
	#M_LN10f64
 
	`__f64
 (2.302585092994045684017991454684364208è

	)

1235 
	#M_PIf64
 
	`__f64
 (3.141592653589793238462643383279502884è

	)

1236 
	#M_PI_2f64
 
	`__f64
 (1.570796326794896619231321691639751442è

	)

1237 
	#M_PI_4f64
 
	`__f64
 (0.785398163397448309615660845819875721è

	)

1238 
	#M_1_PIf64
 
	`__f64
 (0.318309886183790671537767526745028724è

	)

1239 
	#M_2_PIf64
 
	`__f64
 (0.636619772367581343075535053490057448è

	)

1240 
	#M_2_SQRTPIf64
 
	`__f64
 (1.128379167095512573896158903121545172è

	)

1241 
	#M_SQRT2f64
 
	`__f64
 (1.414213562373095048801688724209698079è

	)

1242 
	#M_SQRT1_2f64
 
	`__f64
 (0.707106781186547524400844362104849039è

	)

1245 #ià
__HAVE_FLOAT128
 && 
defšed
 
__USE_GNU


1246 
	#M_Ef128
 
	`__f128
 (2.718281828459045235360287471352662498è

	)

1247 
	#M_LOG2Ef128
 
	`__f128
 (1.442695040888963407359924681001892137è

	)

1248 
	#M_LOG10Ef128
 
	`__f128
 (0.434294481903251827651128918916605082è

	)

1249 
	#M_LN2f128
 
	`__f128
 (0.693147180559945309417232121458176568è

	)

1250 
	#M_LN10f128
 
	`__f128
 (2.302585092994045684017991454684364208è

	)

1251 
	#M_PIf128
 
	`__f128
 (3.141592653589793238462643383279502884è

	)

1252 
	#M_PI_2f128
 
	`__f128
 (1.570796326794896619231321691639751442è

	)

1253 
	#M_PI_4f128
 
	`__f128
 (0.785398163397448309615660845819875721è

	)

1254 
	#M_1_PIf128
 
	`__f128
 (0.318309886183790671537767526745028724è

	)

1255 
	#M_2_PIf128
 
	`__f128
 (0.636619772367581343075535053490057448è

	)

1256 
	#M_2_SQRTPIf128
 
	`__f128
 (1.128379167095512573896158903121545172è

	)

1257 
	#M_SQRT2f128
 
	`__f128
 (1.414213562373095048801688724209698079è

	)

1258 
	#M_SQRT1_2f128
 
	`__f128
 (0.707106781186547524400844362104849039è

	)

1261 #ià
__HAVE_FLOAT32X
 && 
defšed
 
__USE_GNU


1262 
	#M_Ef32x
 
	`__f32x
 (2.718281828459045235360287471352662498è

	)

1263 
	#M_LOG2Ef32x
 
	`__f32x
 (1.442695040888963407359924681001892137è

	)

1264 
	#M_LOG10Ef32x
 
	`__f32x
 (0.434294481903251827651128918916605082è

	)

1265 
	#M_LN2f32x
 
	`__f32x
 (0.693147180559945309417232121458176568è

	)

1266 
	#M_LN10f32x
 
	`__f32x
 (2.302585092994045684017991454684364208è

	)

1267 
	#M_PIf32x
 
	`__f32x
 (3.141592653589793238462643383279502884è

	)

1268 
	#M_PI_2f32x
 
	`__f32x
 (1.570796326794896619231321691639751442è

	)

1269 
	#M_PI_4f32x
 
	`__f32x
 (0.785398163397448309615660845819875721è

	)

1270 
	#M_1_PIf32x
 
	`__f32x
 (0.318309886183790671537767526745028724è

	)

1271 
	#M_2_PIf32x
 
	`__f32x
 (0.636619772367581343075535053490057448è

	)

1272 
	#M_2_SQRTPIf32x
 
	`__f32x
 (1.128379167095512573896158903121545172è

	)

1273 
	#M_SQRT2f32x
 
	`__f32x
 (1.414213562373095048801688724209698079è

	)

1274 
	#M_SQRT1_2f32x
 
	`__f32x
 (0.707106781186547524400844362104849039è

	)

1277 #ià
__HAVE_FLOAT64X
 && 
defšed
 
__USE_GNU


1278 
	#M_Ef64x
 
	`__f64x
 (2.718281828459045235360287471352662498è

	)

1279 
	#M_LOG2Ef64x
 
	`__f64x
 (1.442695040888963407359924681001892137è

	)

1280 
	#M_LOG10Ef64x
 
	`__f64x
 (0.434294481903251827651128918916605082è

	)

1281 
	#M_LN2f64x
 
	`__f64x
 (0.693147180559945309417232121458176568è

	)

1282 
	#M_LN10f64x
 
	`__f64x
 (2.302585092994045684017991454684364208è

	)

1283 
	#M_PIf64x
 
	`__f64x
 (3.141592653589793238462643383279502884è

	)

1284 
	#M_PI_2f64x
 
	`__f64x
 (1.570796326794896619231321691639751442è

	)

1285 
	#M_PI_4f64x
 
	`__f64x
 (0.785398163397448309615660845819875721è

	)

1286 
	#M_1_PIf64x
 
	`__f64x
 (0.318309886183790671537767526745028724è

	)

1287 
	#M_2_PIf64x
 
	`__f64x
 (0.636619772367581343075535053490057448è

	)

1288 
	#M_2_SQRTPIf64x
 
	`__f64x
 (1.128379167095512573896158903121545172è

	)

1289 
	#M_SQRT2f64x
 
	`__f64x
 (1.414213562373095048801688724209698079è

	)

1290 
	#M_SQRT1_2f64x
 
	`__f64x
 (0.707106781186547524400844362104849039è

	)

1293 #ià
__HAVE_FLOAT128X
 && 
defšed
 
__USE_GNU


1297 #ifdeà
__USE_ISOC99


1298 #ià
__GNUC_PREREQ
 (3, 1)

1305 
	#isg»©”
(
x
, 
y
è
	`__bužtš_isg»©”
(x, y)

	)

1306 
	#isg»©”equ®
(
x
, 
y
è
	`__bužtš_isg»©”equ®
(x, y)

	)

1307 
	#i¦ess
(
x
, 
y
è
	`__bužtš_i¦ess
(x, y)

	)

1308 
	#i¦es£qu®
(
x
, 
y
è
	`__bužtš_i¦es£qu®
(x, y)

	)

1309 
	#i¦essg»©”
(
x
, 
y
è
	`__bužtš_i¦essg»©”
(x, y)

	)

1310 
	#isunÜd”ed
(
x
, 
y
è
	`__bužtš_isunÜd”ed
(x, y)

	)

1312 
	#isg»©”
(
x
, 
y
) \

1313 (
	`__ex‹nsiÚ__
 ({ 
	`__ty³of__
 (
x
è
__x
 = (x); __ty³of__ (
y
è
__y
 = (y); \

1314 !
	`isunÜd”ed
 (
__x
, 
__y
è&& __x > __y; }))

	)

1315 
	#isg»©”equ®
(
x
, 
y
) \

1316 (
	`__ex‹nsiÚ__
 ({ 
	`__ty³of__
 (
x
è
__x
 = (x); __ty³of__ (
y
è
__y
 = (y); \

1317 !
	`isunÜd”ed
 (
__x
, 
__y
è&& __x >ð__y; }))

	)

1318 
	#i¦ess
(
x
, 
y
) \

1319 (
	`__ex‹nsiÚ__
 ({ 
	`__ty³of__
 (
x
è
__x
 = (x); __ty³of__ (
y
è
__y
 = (y); \

1320 !
	`isunÜd”ed
 (
__x
, 
__y
è&& __x < __y; }))

	)

1321 
	#i¦es£qu®
(
x
, 
y
) \

1322 (
	`__ex‹nsiÚ__
 ({ 
	`__ty³of__
 (
x
è
__x
 = (x); __ty³of__ (
y
è
__y
 = (y); \

1323 !
	`isunÜd”ed
 (
__x
, 
__y
è&& __x <ð__y; }))

	)

1324 
	#i¦essg»©”
(
x
, 
y
) \

1325 (
	`__ex‹nsiÚ__
 ({ 
	`__ty³of__
 (
x
è
__x
 = (x); __ty³of__ (
y
è
__y
 = (y); \

1326 !
	`isunÜd”ed
 (
__x
, 
__y
è&& __x !ð__y; }))

	)

1328 
	#isunÜd”ed
(
x
, 
y
) \

1329 (
	`__ex‹nsiÚ__
 ({ 
	`__ty³of__
 (
x
è
__u
 = (x); __ty³of__ (
y
è
__v
 = (y); \

1330 
__u
 !ð
__v
 && (__u !ð__u || __v !ð__v); }))

	)

1334 #ià
__GLIBC_USE
 (
IEC_60559_BFP_EXT_C2X
)

1337 #ià
__FLT_EVAL_METHOD__
 == 2 || __FLT_EVAL_METHOD__ > 64

1338 
	#__MATH_EVAL_FMT2
(
x
, 
y
è((xè+ (yè+ 0.0L)

	)

1339 #–ià
__FLT_EVAL_METHOD__
 == 1 || __FLT_EVAL_METHOD__ > 32

1340 
	#__MATH_EVAL_FMT2
(
x
, 
y
è((xè+ (yè+ 0.0)

	)

1341 #–ià
__FLT_EVAL_METHOD__
 == 0 || __FLT_EVAL_METHOD__ == 32

1342 
	#__MATH_EVAL_FMT2
(
x
, 
y
è((xè+ (yè+ 0.0f)

	)

1344 
	#__MATH_EVAL_FMT2
(
x
, 
y
è((xè+ (y))

	)

1349 #ià!
defšed
 
__ýlu¥lus
 || (__ýlu¥lu < 201103L && !defšed 
__GNUC__
)

1350 
	#i£qsig
(
x
, 
y
) \

1351 
	`__MATH_TG
 (
	`__MATH_EVAL_FMT2
 (
x
, 
y
), 
__i£qsig
, ((x), (y)))

	)

1364 
‹m¶©e
<
ty³Çme
> 
__i£qsig_ty³
;

1366 
‹m¶©e
<> 
__i£qsig_ty³
<>

1368 
__ÿÎ
 (
__x
, 
__y
è
throw
 ()

1370  
__i£qsigf
 (
__x
, 
__y
);

1374 
‹m¶©e
<> 
__i£qsig_ty³
<>

1376 
__ÿÎ
 (
__x
, 
__y
è
throw
 ()

1378  
__i£qsig
 (
__x
, 
__y
);

1382 
‹m¶©e
<> 
__i£qsig_ty³
<>

1384 
__ÿÎ
 (
__x
, 
__y
è
throw
 ()

1386 #iâdeà
__NO_LONG_DOUBLE_MATH


1387  
__i£qsigl
 (
__x
, 
__y
);

1389  
__i£qsig
 (
__x
, 
__y
);

1394 #ià
__HAVE_FLOAT32
 && 
__GNUC_PREREQ
 (13, 0)

1395 
‹m¶©e
<> 
__i£qsig_ty³
<
_Flßt32
>

1397 
__ÿÎ
 (
_Flßt32
 
__x
, _Flßt32 
__y
è
throw
 ()

1399  
__i£qsigf
 (
__x
, 
__y
);

1404 #ià
__HAVE_FLOAT64
 && 
__GNUC_PREREQ
 (13, 0)

1405 
‹m¶©e
<> 
__i£qsig_ty³
<
_Flßt64
>

1407 
__ÿÎ
 (
_Flßt64
 
__x
, _Flßt64 
__y
è
throw
 ()

1409  
__i£qsig
 (
__x
, 
__y
);

1414 #ià
__HAVE_FLOAT128_UNLIKE_LDBL
 || (
__HAVE_FLOAT128
 && 
__GNUC_PREREQ
 (13, 0))

1417 
‹m¶©e
<> 
__i£qsig_ty³
<
_Flßt128
>

1419 
__ÿÎ
 (
_Flßt128
 
__x
, _Flßt128 
__y
è
throw
 ()

1421 #ià
__HAVE_FLOAT128_UNLIKE_LDBL


1422  
__i£qsigf128
 (
__x
, 
__y
);

1424  
__i£qsigl
 (
__x
, 
__y
);

1430 #ià
__HAVE_FLOAT32X
 && 
__GNUC_PREREQ
 (13, 0)

1431 
‹m¶©e
<> 
__i£qsig_ty³
<
_Flßt32x
>

1433 
__ÿÎ
 (
_Flßt32x
 
__x
, _Flßt32x 
__y
è
throw
 ()

1435  
__i£qsig
 (
__x
, 
__y
);

1440 #ià
__HAVE_FLOAT64X
 && 
__GNUC_PREREQ
 (13, 0)

1441 
‹m¶©e
<> 
__i£qsig_ty³
<
_Flßt64x
>

1443 
__ÿÎ
 (
_Flßt64x
 
__x
, _Flßt64x 
__y
è
throw
 ()

1445 #ià
__HAVE_FLOAT64X_LONG_DOUBLE


1446  
__i£qsigl
 (
__x
, 
__y
);

1448  
__i£qsigf128
 (
__x
, 
__y
);

1454 
‹m¶©e
<
ty³Çme
 
_T1
,y³Çm
_T2
>

1455 
šlše
 

1456 
i£qsig
 (
_T1
 
__x
, 
_T2
 
__y
è
throw
 ()

1458 #ià
__ýlu¥lus
 >= 201103L

1459 
deþty³
 (
	t__MATH_EVAL_FMT2
 (
	t__x
, 
	t__y
)è
	t_T3
;

1461 
__ty³of
 (
	t__MATH_EVAL_FMT2
 (
	t__x
, 
	t__y
)è
	t_T3
;

1463  
__i£qsig_ty³
<
_T3
>::
__ÿÎ
 (
__x
, 
__y
);

1471 
__END_DECLS


	@/usr/include/stdint.h

22 #iâdeà
_STDINT_H


23 
	#_STDINT_H
 1

	)

25 
	#__GLIBC_INTERNAL_STARTING_HEADER_IMPLEMENTATION


	)

26 
	~<b™s/libc-h—d”-¡¬t.h
>

27 
	~<b™s/ty³s.h
>

28 
	~<b™s/wch¬.h
>

29 
	~<b™s/wÜdsize.h
>

34 
	~<b™s/¡dšt-šŠ.h
>

37 
	~<b™s/¡dšt-ušŠ.h
>

43 
__št_Ëa¡8_t
 
	tšt_Ëa¡8_t
;

44 
__št_Ëa¡16_t
 
	tšt_Ëa¡16_t
;

45 
__št_Ëa¡32_t
 
	tšt_Ëa¡32_t
;

46 
__št_Ëa¡64_t
 
	tšt_Ëa¡64_t
;

49 
__ušt_Ëa¡8_t
 
	tušt_Ëa¡8_t
;

50 
__ušt_Ëa¡16_t
 
	tušt_Ëa¡16_t
;

51 
__ušt_Ëa¡32_t
 
	tušt_Ëa¡32_t
;

52 
__ušt_Ëa¡64_t
 
	tušt_Ëa¡64_t
;

58 sigÃd 
	tšt_ç¡8_t
;

59 #ià
__WORDSIZE
 == 64

60 
	tšt_ç¡16_t
;

61 
	tšt_ç¡32_t
;

62 
	tšt_ç¡64_t
;

64 
	tšt_ç¡16_t
;

65 
	tšt_ç¡32_t
;

66 
__ex‹nsiÚ__


67 
	tšt_ç¡64_t
;

71 
	tušt_ç¡8_t
;

72 #ià
__WORDSIZE
 == 64

73 
	tušt_ç¡16_t
;

74 
	tušt_ç¡32_t
;

75 
	tušt_ç¡64_t
;

77 
	tušt_ç¡16_t
;

78 
	tušt_ç¡32_t
;

79 
__ex‹nsiÚ__


80 
	tušt_ç¡64_t
;

85 #ià
__WORDSIZE
 == 64

86 #iâdeà
__šŒ_t_defšed


87 
	tšŒ_t
;

88 
	#__šŒ_t_defšed


	)

90 
	tušŒ_t
;

92 #iâdeà
__šŒ_t_defšed


93 
	tšŒ_t
;

94 
	#__šŒ_t_defšed


	)

96 
	tušŒ_t
;

101 
__štmax_t
 
	tštmax_t
;

102 
__uštmax_t
 
	tuštmax_t
;

105 #ià
__WORDSIZE
 == 64

106 
	#__INT64_C
(
c
èø## 
L


	)

107 
	#__UINT64_C
(
c
èø## 
UL


	)

109 
	#__INT64_C
(
c
èø## 
LL


	)

110 
	#__UINT64_C
(
c
èø## 
ULL


	)

116 
	#INT8_MIN
 (-128)

	)

117 
	#INT16_MIN
 (-32767-1)

	)

118 
	#INT32_MIN
 (-2147483647-1)

	)

119 
	#INT64_MIN
 (-
	`__INT64_C
(9223372036854775807)-1)

	)

121 
	#INT8_MAX
 (127)

	)

122 
	#INT16_MAX
 (32767)

	)

123 
	#INT32_MAX
 (2147483647)

	)

124 
	#INT64_MAX
 (
	`__INT64_C
(9223372036854775807))

	)

127 
	#UINT8_MAX
 (255)

	)

128 
	#UINT16_MAX
 (65535)

	)

129 
	#UINT32_MAX
 (4294967295U)

	)

130 
	#UINT64_MAX
 (
	`__UINT64_C
(18446744073709551615))

	)

134 
	#INT_LEAST8_MIN
 (-128)

	)

135 
	#INT_LEAST16_MIN
 (-32767-1)

	)

136 
	#INT_LEAST32_MIN
 (-2147483647-1)

	)

137 
	#INT_LEAST64_MIN
 (-
	`__INT64_C
(9223372036854775807)-1)

	)

139 
	#INT_LEAST8_MAX
 (127)

	)

140 
	#INT_LEAST16_MAX
 (32767)

	)

141 
	#INT_LEAST32_MAX
 (2147483647)

	)

142 
	#INT_LEAST64_MAX
 (
	`__INT64_C
(9223372036854775807))

	)

145 
	#UINT_LEAST8_MAX
 (255)

	)

146 
	#UINT_LEAST16_MAX
 (65535)

	)

147 
	#UINT_LEAST32_MAX
 (4294967295U)

	)

148 
	#UINT_LEAST64_MAX
 (
	`__UINT64_C
(18446744073709551615))

	)

152 
	#INT_FAST8_MIN
 (-128)

	)

153 #ià
__WORDSIZE
 == 64

154 
	#INT_FAST16_MIN
 (-9223372036854775807L-1)

	)

155 
	#INT_FAST32_MIN
 (-9223372036854775807L-1)

	)

157 
	#INT_FAST16_MIN
 (-2147483647-1)

	)

158 
	#INT_FAST32_MIN
 (-2147483647-1)

	)

160 
	#INT_FAST64_MIN
 (-
	`__INT64_C
(9223372036854775807)-1)

	)

162 
	#INT_FAST8_MAX
 (127)

	)

163 #ià
__WORDSIZE
 == 64

164 
	#INT_FAST16_MAX
 (9223372036854775807L)

	)

165 
	#INT_FAST32_MAX
 (9223372036854775807L)

	)

167 
	#INT_FAST16_MAX
 (2147483647)

	)

168 
	#INT_FAST32_MAX
 (2147483647)

	)

170 
	#INT_FAST64_MAX
 (
	`__INT64_C
(9223372036854775807))

	)

173 
	#UINT_FAST8_MAX
 (255)

	)

174 #ià
__WORDSIZE
 == 64

175 
	#UINT_FAST16_MAX
 (18446744073709551615UL)

	)

176 
	#UINT_FAST32_MAX
 (18446744073709551615UL)

	)

178 
	#UINT_FAST16_MAX
 (4294967295U)

	)

179 
	#UINT_FAST32_MAX
 (4294967295U)

	)

181 
	#UINT_FAST64_MAX
 (
	`__UINT64_C
(18446744073709551615))

	)

185 #ià
__WORDSIZE
 == 64

186 
	#INTPTR_MIN
 (-9223372036854775807L-1)

	)

187 
	#INTPTR_MAX
 (9223372036854775807L)

	)

188 
	#UINTPTR_MAX
 (18446744073709551615UL)

	)

190 
	#INTPTR_MIN
 (-2147483647-1)

	)

191 
	#INTPTR_MAX
 (2147483647)

	)

192 
	#UINTPTR_MAX
 (4294967295U)

	)

197 
	#INTMAX_MIN
 (-
	`__INT64_C
(9223372036854775807)-1)

	)

199 
	#INTMAX_MAX
 (
	`__INT64_C
(9223372036854775807))

	)

202 
	#UINTMAX_MAX
 (
	`__UINT64_C
(18446744073709551615))

	)

208 #ià
__WORDSIZE
 == 64

209 
	#PTRDIFF_MIN
 (-9223372036854775807L-1)

	)

210 
	#PTRDIFF_MAX
 (9223372036854775807L)

	)

212 #ià
__WORDSIZE32_PTRDIFF_LONG


213 
	#PTRDIFF_MIN
 (-2147483647L-1)

	)

214 
	#PTRDIFF_MAX
 (2147483647L)

	)

216 
	#PTRDIFF_MIN
 (-2147483647-1)

	)

217 
	#PTRDIFF_MAX
 (2147483647)

	)

222 
	#SIG_ATOMIC_MIN
 (-2147483647-1)

	)

223 
	#SIG_ATOMIC_MAX
 (2147483647)

	)

226 #ià
__WORDSIZE
 == 64

227 
	#SIZE_MAX
 (18446744073709551615UL)

	)

229 #ià
__WORDSIZE32_SIZE_ULONG


230 
	#SIZE_MAX
 (4294967295UL)

	)

232 
	#SIZE_MAX
 (4294967295U)

	)

237 #iâdeà
WCHAR_MIN


239 
	#WCHAR_MIN
 
__WCHAR_MIN


	)

240 
	#WCHAR_MAX
 
__WCHAR_MAX


	)

244 
	#WINT_MIN
 (0u)

	)

245 
	#WINT_MAX
 (4294967295u)

	)

248 
	#INT8_C
(
c
è
	)
c

249 
	#INT16_C
(
c
è
	)
c

250 
	#INT32_C
(
c
è
	)
c

251 #ià
__WORDSIZE
 == 64

252 
	#INT64_C
(
c
èø## 
L


	)

254 
	#INT64_C
(
c
èø## 
LL


	)

258 
	#UINT8_C
(
c
è
	)
c

259 
	#UINT16_C
(
c
è
	)
c

260 
	#UINT32_C
(
c
èø## 
U


	)

261 #ià
__WORDSIZE
 == 64

262 
	#UINT64_C
(
c
èø## 
UL


	)

264 
	#UINT64_C
(
c
èø## 
ULL


	)

268 #ià
__WORDSIZE
 == 64

269 
	#INTMAX_C
(
c
èø## 
L


	)

270 
	#UINTMAX_C
(
c
èø## 
UL


	)

272 
	#INTMAX_C
(
c
èø## 
LL


	)

273 
	#UINTMAX_C
(
c
èø## 
ULL


	)

276 #ià
__GLIBC_USE
 (
IEC_60559_BFP_EXT_C2X
)

278 
	#INT8_WIDTH
 8

	)

279 
	#UINT8_WIDTH
 8

	)

280 
	#INT16_WIDTH
 16

	)

281 
	#UINT16_WIDTH
 16

	)

282 
	#INT32_WIDTH
 32

	)

283 
	#UINT32_WIDTH
 32

	)

284 
	#INT64_WIDTH
 64

	)

285 
	#UINT64_WIDTH
 64

	)

287 
	#INT_LEAST8_WIDTH
 8

	)

288 
	#UINT_LEAST8_WIDTH
 8

	)

289 
	#INT_LEAST16_WIDTH
 16

	)

290 
	#UINT_LEAST16_WIDTH
 16

	)

291 
	#INT_LEAST32_WIDTH
 32

	)

292 
	#UINT_LEAST32_WIDTH
 32

	)

293 
	#INT_LEAST64_WIDTH
 64

	)

294 
	#UINT_LEAST64_WIDTH
 64

	)

296 
	#INT_FAST8_WIDTH
 8

	)

297 
	#UINT_FAST8_WIDTH
 8

	)

298 
	#INT_FAST16_WIDTH
 
__WORDSIZE


	)

299 
	#UINT_FAST16_WIDTH
 
__WORDSIZE


	)

300 
	#INT_FAST32_WIDTH
 
__WORDSIZE


	)

301 
	#UINT_FAST32_WIDTH
 
__WORDSIZE


	)

302 
	#INT_FAST64_WIDTH
 64

	)

303 
	#UINT_FAST64_WIDTH
 64

	)

305 
	#INTPTR_WIDTH
 
__WORDSIZE


	)

306 
	#UINTPTR_WIDTH
 
__WORDSIZE


	)

308 
	#INTMAX_WIDTH
 64

	)

309 
	#UINTMAX_WIDTH
 64

	)

311 
	#PTRDIFF_WIDTH
 
__WORDSIZE


	)

312 
	#SIG_ATOMIC_WIDTH
 32

	)

313 
	#SIZE_WIDTH
 
__WORDSIZE


	)

314 
	#WCHAR_WIDTH
 32

	)

315 
	#WINT_WIDTH
 32

	)

	@/usr/include/stdio.h

23 #iâdeà
_STDIO_H


24 
	#_STDIO_H
 1

	)

26 
	#__GLIBC_INTERNAL_STARTING_HEADER_IMPLEMENTATION


	)

27 
	~<b™s/libc-h—d”-¡¬t.h
>

29 
	g__BEGIN_DECLS


31 
	#__Ãed_size_t


	)

32 
	#__Ãed_NULL


	)

33 
	~<¡ddef.h
>

35 
	#__Ãed___va_li¡


	)

36 
	~<¡d¬g.h
>

38 
	~<b™s/ty³s.h
>

39 
	~<b™s/ty³s/__åos_t.h
>

40 
	~<b™s/ty³s/__åos64_t.h
>

41 
	~<b™s/ty³s/__FILE.h
>

42 
	~<b™s/ty³s/FILE.h
>

43 
	~<b™s/ty³s/¡ruù_FILE.h
>

45 #ifdeà
__USE_GNU


46 
	~<b™s/ty³s/cook›_io_funùiÚs_t.h
>

49 #ià
defšed
 
__USE_XOPEN
 || defšed 
__USE_XOPEN2K8


50 #ifdeà
__GNUC__


51 #iâdeà
_VA_LIST_DEFINED


52 
__gnuc_va_li¡
 
	tva_li¡
;

53 
	#_VA_LIST_DEFINED


	)

56 
	~<¡d¬g.h
>

60 #ià
defšed
 
__USE_UNIX98
 || defšed 
__USE_XOPEN2K


61 #iâdeà
__off_t_defšed


62 #iâdeà
__USE_FILE_OFFSET64


63 
__off_t
 
	toff_t
;

65 
__off64_t
 
	toff_t
;

67 
	#__off_t_defšed


	)

69 #ià
defšed
 
__USE_LARGEFILE64
 && !defšed 
__off64_t_defšed


70 
__off64_t
 
	toff64_t
;

71 
	#__off64_t_defšed


	)

75 #ifdeà
__USE_XOPEN2K8


76 #iâdeà
__ssize_t_defšed


77 
__ssize_t
 
	tssize_t
;

78 
	#__ssize_t_defšed


	)

83 #iâdeà
__USE_FILE_OFFSET64


84 
__åos_t
 
	tåos_t
;

86 
__åos64_t
 
	tåos_t
;

88 #ifdeà
__USE_LARGEFILE64


89 
__åos64_t
 
	tåos64_t
;

93 
	#_IOFBF
 0

	)

94 
	#_IOLBF
 1

	)

95 
	#_IONBF
 2

	)

99 
	#BUFSIZ
 8192

	)

104 
	#EOF
 (-1)

	)

109 
	#SEEK_SET
 0

	)

110 
	#SEEK_CUR
 1

	)

111 
	#SEEK_END
 2

	)

112 #ifdeà
__USE_GNU


113 
	#SEEK_DATA
 3

	)

114 
	#SEEK_HOLE
 4

	)

118 #ià
defšed
 
__USE_MISC
 || defšed 
__USE_XOPEN


120 
	#P_tmpdœ
 "/tmp"

	)

133 
	~<b™s/¡dio_lim.h
>

136 #ià
__GLIBC_USE
 (
ISOC2X
)

138 
	#_PRINTF_NAN_LEN_MAX
 4

	)

143 
FILE
 *
¡dš
;

144 
FILE
 *
¡dout
;

145 
FILE
 *
¡d”r
;

147 
	#¡dš
 
¡dš


	)

148 
	#¡dout
 
¡dout


	)

149 
	#¡d”r
 
¡d”r


	)

152 
	$»move
 (cÚ¡ *
__fž’ame
è
__THROW
;

154 
	$»Çme
 (cÚ¡ *
__Þd
, cÚ¡ *
__Ãw
è
__THROW
;

156 #ifdeà
__USE_ATFILE


158 
	$»Çm—t
 (
__Þdfd
, cÚ¡ *
__Þd
, 
__Ãwfd
,

159 cÚ¡ *
__Ãw
è
__THROW
;

162 #ifdeà
__USE_GNU


164 
	#RENAME_NOREPLACE
 (1 << 0)

	)

165 
	#RENAME_EXCHANGE
 (1 << 1)

	)

166 
	#RENAME_WHITEOUT
 (1 << 2)

	)

170 
	$»Çm—t2
 (
__Þdfd
, cÚ¡ *
__Þd
, 
__Ãwfd
,

171 cÚ¡ *
__Ãw
, 
__æags
è
__THROW
;

178 
	`fþo£
 (
FILE
 *
__¡»am
);

180 #undeà
__©Œ_d—Îoc_fþo£


181 
	#__©Œ_d—Îoc_fþo£
 
	`__©Œ_d—Îoc
 (
fþo£
, 1)

	)

187 #iâdeà
__USE_FILE_OFFSET64


188 
FILE
 *
	$tmpfže
 ()

189 
__©Œibu‹_m®loc__
 
__©Œ_d—Îoc_fþo£
 
__wur
;

191 #ifdeà
__REDIRECT


192 
FILE
 *
	`__REDIRECT
 (
tmpfže
, (), 
tmpfže64
)

193 
__©Œibu‹_m®loc__
 
__©Œ_d—Îoc_fþo£
 
__wur
;

195 
	#tmpfže
 
tmpfže64


	)

199 #ifdeà
__USE_LARGEFILE64


200 
FILE
 *
	$tmpfže64
 ()

201 
__©Œibu‹_m®loc__
 
__©Œ_d—Îoc_fþo£
 
__wur
;

205 *
	$tm²am
 ([
L_tm²am
]è
__THROW
 
__wur
;

207 #ifdeà
__USE_MISC


210 *
	$tm²am_r
 (
__s
[
L_tm²am
]è
__THROW
 
__wur
;

214 #ià
defšed
 
__USE_MISC
 || defšed 
__USE_XOPEN


222 *
	$‹m²am
 (cÚ¡ *
__dœ
, cÚ¡ *
__pfx
)

223 
__THROW
 
__©Œibu‹_m®loc__
 
__wur
 
__©Œ_d—Îoc_ä“
;

230 
	`fæush
 (
FILE
 *
__¡»am
);

232 #ifdeà
__USE_MISC


239 
	`fæush_uÆocked
 (
FILE
 *
__¡»am
);

242 #ifdeà
__USE_GNU


249 
	`fþo£®l
 ();

253 #iâdeà
__USE_FILE_OFFSET64


258 
FILE
 *
	$fÝ’
 (cÚ¡ *
__»¡riù
 
__fž’ame
,

259 cÚ¡ *
__»¡riù
 
__modes
)

260 
__©Œibu‹_m®loc__
 
__©Œ_d—Îoc_fþo£
 
__wur
;

265 
FILE
 *
	$äeÝ’
 (cÚ¡ *
__»¡riù
 
__fž’ame
,

266 cÚ¡ *
__»¡riù
 
__modes
,

267 
FILE
 *
__»¡riù
 
__¡»am
è
__wur
;

269 #ifdeà
__REDIRECT


270 
FILE
 *
	`__REDIRECT
 (
fÝ’
, (cÚ¡ *
__»¡riù
 
__fž’ame
,

271 cÚ¡ *
__»¡riù
 
__modes
), 
fÝ’64
)

272 
__©Œibu‹_m®loc__
 
__©Œ_d—Îoc_fþo£
 
__wur
;

273 
FILE
 *
	`__REDIRECT
 (
äeÝ’
, (cÚ¡ *
__»¡riù
 
__fž’ame
,

274 cÚ¡ *
__»¡riù
 
__modes
,

275 
FILE
 *
__»¡riù
 
__¡»am
), 
äeÝ’64
)

276 
__wur
;

278 
	#fÝ’
 
fÝ’64


	)

279 
	#äeÝ’
 
äeÝ’64


	)

282 #ifdeà
__USE_LARGEFILE64


283 
FILE
 *
	$fÝ’64
 (cÚ¡ *
__»¡riù
 
__fž’ame
,

284 cÚ¡ *
__»¡riù
 
__modes
)

285 
__©Œibu‹_m®loc__
 
__©Œ_d—Îoc_fþo£
 
__wur
;

286 
FILE
 *
	$äeÝ’64
 (cÚ¡ *
__»¡riù
 
__fž’ame
,

287 cÚ¡ *
__»¡riù
 
__modes
,

288 
FILE
 *
__»¡riù
 
__¡»am
è
__wur
;

291 #ifdef 
__USE_POSIX


293 
FILE
 *
	$fdÝ’
 (
__fd
, cÚ¡ *
__modes
è
__THROW


294 
__©Œibu‹_m®loc__
 
__©Œ_d—Îoc_fþo£
 
__wur
;

297 #ifdef 
__USE_GNU


300 
FILE
 *
	$fÝ’cook›
 (*
__»¡riù
 
__magic_cook›
,

301 cÚ¡ *
__»¡riù
 
__modes
,

302 
cook›_io_funùiÚs_t
 
__io_funcs
è
__THROW


303 
__©Œibu‹_m®loc__
 
__©Œ_d—Îoc_fþo£
 
__wur
;

306 #ià
defšed
 
__USE_XOPEN2K8
 || 
	`__GLIBC_USE
 (
LIB_EXT2
)

308 
FILE
 *
	$fmemÝ’
 (*
__s
, 
size_t
 
__Ën
, cÚ¡ *
__modes
)

309 
__THROW
 
__©Œibu‹_m®loc__
 
__©Œ_d—Îoc_fþo£
 
__wur
;

314 
FILE
 *
	$Ý’_mem¡»am
 (**
__buæoc
, 
size_t
 *
__siz–oc
è
__THROW


315 
__©Œibu‹_m®loc__
 
__©Œ_d—Îoc_fþo£
 
__wur
;

317 #ifdeà
_WCHAR_H


321 
__FILE
 *
	$Ý’_wmem¡»am
 (
wch¬_t
 **
__buæoc
, 
size_t
 *
__siz–oc
è
__THROW


322 
__©Œibu‹_m®loc__
 
__©Œ_d—Îoc_fþo£
;

328 
	$£tbuf
 (
FILE
 *
__»¡riù
 
__¡»am
, *__»¡riù 
__buf
è
__THROW
;

332 
	$£tvbuf
 (
FILE
 *
__»¡riù
 
__¡»am
, *__»¡riù 
__buf
,

333 
__modes
, 
size_t
 
__n
è
__THROW
;

335 #ifdef 
__USE_MISC


338 
	$£tbufãr
 (
FILE
 *
__»¡riù
 
__¡»am
, *__»¡riù 
__buf
,

339 
size_t
 
__size
è
__THROW
;

342 
	$£Žšebuf
 (
FILE
 *
__¡»am
è
__THROW
;

350 
	`årštf
 (
FILE
 *
__»¡riù
 
__¡»am
,

351 cÚ¡ *
__»¡riù
 
__fÜm©
, ...);

356 
	`´štf
 (cÚ¡ *
__»¡riù
 
__fÜm©
, ...);

358 
	$¥rštf
 (*
__»¡riù
 
__s
,

359 cÚ¡ *
__»¡riù
 
__fÜm©
, ...è
__THROWNL
;

365 
	`vårštf
 (
FILE
 *
__»¡riù
 
__s
, cÚ¡ *__»¡riù 
__fÜm©
,

366 
__gnuc_va_li¡
 
__¬g
);

371 
	`v´štf
 (cÚ¡ *
__»¡riù
 
__fÜm©
, 
__gnuc_va_li¡
 
__¬g
);

373 
	$v¥rštf
 (*
__»¡riù
 
__s
, cÚ¡ *__»¡riù 
__fÜm©
,

374 
__gnuc_va_li¡
 
__¬g
è
__THROWNL
;

376 #ià
defšed
 
__USE_ISOC99
 || defšed 
__USE_UNIX98


378 
	$¢´štf
 (*
__»¡riù
 
__s
, 
size_t
 
__maxËn
,

379 cÚ¡ *
__»¡riù
 
__fÜm©
, ...)

380 
__THROWNL
 
	`__©Œibu‹__
 ((
	`__fÜm©__
 (
__´štf__
, 3, 4)));

382 
	$v¢´štf
 (*
__»¡riù
 
__s
, 
size_t
 
__maxËn
,

383 cÚ¡ *
__»¡riù
 
__fÜm©
, 
__gnuc_va_li¡
 
__¬g
)

384 
__THROWNL
 
	`__©Œibu‹__
 ((
	`__fÜm©__
 (
__´štf__
, 3, 0)));

387 #ià
	`__GLIBC_USE
 (
LIB_EXT2
)

390 
	$va¥rštf
 (**
__»¡riù
 
__±r
, cÚ¡ *__»¡riù 
__f
,

391 
__gnuc_va_li¡
 
__¬g
)

392 
__THROWNL
 
	`__©Œibu‹__
 ((
	$__fÜm©__
 (
__´štf__
, 2, 0))è
__wur
;

393 
	$__a¥rštf
 (**
__»¡riù
 
__±r
,

394 cÚ¡ *
__»¡riù
 
__fmt
, ...)

395 
__THROWNL
 
	`__©Œibu‹__
 ((
	$__fÜm©__
 (
__´štf__
, 2, 3))è
__wur
;

396 
	$a¥rštf
 (**
__»¡riù
 
__±r
,

397 cÚ¡ *
__»¡riù
 
__fmt
, ...)

398 
__THROWNL
 
	`__©Œibu‹__
 ((
	$__fÜm©__
 (
__´štf__
, 2, 3))è
__wur
;

401 #ifdeà
__USE_XOPEN2K8


403 
	$vd´štf
 (
__fd
, cÚ¡ *
__»¡riù
 
__fmt
,

404 
__gnuc_va_li¡
 
__¬g
)

405 
	`__©Œibu‹__
 ((
	`__fÜm©__
 (
__´štf__
, 2, 0)));

406 
	$d´štf
 (
__fd
, cÚ¡ *
__»¡riù
 
__fmt
, ...)

407 
	`__©Œibu‹__
 ((
	`__fÜm©__
 (
__´štf__
, 2, 3)));

415 
	$fsÿnf
 (
FILE
 *
__»¡riù
 
__¡»am
,

416 cÚ¡ *
__»¡riù
 
__fÜm©
, ...è
__wur
;

421 
	$sÿnf
 (cÚ¡ *
__»¡riù
 
__fÜm©
, ...è
__wur
;

423 
	$ssÿnf
 (cÚ¡ *
__»¡riù
 
__s
,

424 cÚ¡ *
__»¡riù
 
__fÜm©
, ...è
__THROW
;

430 
	~<b™s/æßŠ.h
>

431 #ià!
	`__GLIBC_USE
 (
DEPRECATED_SCANF
è&& !
defšed
 
__LDBL_COMPAT
 \

432 && 
__LDOUBLE_REDIRECTS_TO_FLOAT128_ABI
 == 0

433 #ifdeà
__REDIRECT


434 
	`__REDIRECT
 (
fsÿnf
, (
FILE
 *
__»¡riù
 
__¡»am
,

435 cÚ¡ *
__»¡riù
 
__fÜm©
, ...),

436 
__isoc99_fsÿnf
è
__wur
;

437 
	`__REDIRECT
 (
sÿnf
, (cÚ¡ *
__»¡riù
 
__fÜm©
, ...),

438 
__isoc99_sÿnf
è
__wur
;

439 
	`__REDIRECT_NTH
 (
ssÿnf
, (cÚ¡ *
__»¡riù
 
__s
,

440 cÚ¡ *
__»¡riù
 
__fÜm©
, ...),

441 
__isoc99_ssÿnf
);

443 
	$__isoc99_fsÿnf
 (
FILE
 *
__»¡riù
 
__¡»am
,

444 cÚ¡ *
__»¡riù
 
__fÜm©
, ...è
__wur
;

445 
	$__isoc99_sÿnf
 (cÚ¡ *
__»¡riù
 
__fÜm©
, ...è
__wur
;

446 
	$__isoc99_ssÿnf
 (cÚ¡ *
__»¡riù
 
__s
,

447 cÚ¡ *
__»¡riù
 
__fÜm©
, ...è
__THROW
;

448 
	#fsÿnf
 
__isoc99_fsÿnf


	)

449 
	#sÿnf
 
__isoc99_sÿnf


	)

450 
	#ssÿnf
 
__isoc99_ssÿnf


	)

454 #ifdef 
__USE_ISOC99


459 
	$vfsÿnf
 (
FILE
 *
__»¡riù
 
__s
, cÚ¡ *__»¡riù 
__fÜm©
,

460 
__gnuc_va_li¡
 
__¬g
)

461 
	`__©Œibu‹__
 ((
	$__fÜm©__
 (
__sÿnf__
, 2, 0))è
__wur
;

467 
	$vsÿnf
 (cÚ¡ *
__»¡riù
 
__fÜm©
, 
__gnuc_va_li¡
 
__¬g
)

468 
	`__©Œibu‹__
 ((
	$__fÜm©__
 (
__sÿnf__
, 1, 0))è
__wur
;

471 
	$vssÿnf
 (cÚ¡ *
__»¡riù
 
__s
,

472 cÚ¡ *
__»¡riù
 
__fÜm©
, 
__gnuc_va_li¡
 
__¬g
)

473 
__THROW
 
	`__©Œibu‹__
 ((
	`__fÜm©__
 (
__sÿnf__
, 2, 0)));

476 #ià!
	`__GLIBC_USE
 (
DEPRECATED_SCANF
)

477 #ià
defšed
 
__REDIRECT
 && !defšed 
__LDBL_COMPAT
 \

478 && 
__LDOUBLE_REDIRECTS_TO_FLOAT128_ABI
 == 0

479 
	`__REDIRECT
 (
vfsÿnf
,

480 (
FILE
 *
__»¡riù
 
__s
,

481 cÚ¡ *
__»¡riù
 
__fÜm©
, 
__gnuc_va_li¡
 
__¬g
),

482 
__isoc99_vfsÿnf
)

483 
	`__©Œibu‹__
 ((
	$__fÜm©__
 (
__sÿnf__
, 2, 0))è
__wur
;

484 
	`__REDIRECT
 (
vsÿnf
, (cÚ¡ *
__»¡riù
 
__fÜm©
,

485 
__gnuc_va_li¡
 
__¬g
), 
__isoc99_vsÿnf
)

486 
	`__©Œibu‹__
 ((
	$__fÜm©__
 (
__sÿnf__
, 1, 0))è
__wur
;

487 
	`__REDIRECT_NTH
 (
vssÿnf
,

488 (cÚ¡ *
__»¡riù
 
__s
,

489 cÚ¡ *
__»¡riù
 
__fÜm©
,

490 
__gnuc_va_li¡
 
__¬g
), 
__isoc99_vssÿnf
)

491 
	`__©Œibu‹__
 ((
	`__fÜm©__
 (
__sÿnf__
, 2, 0)));

492 #–ià!
defšed
 
__REDIRECT


493 
	$__isoc99_vfsÿnf
 (
FILE
 *
__»¡riù
 
__s
,

494 cÚ¡ *
__»¡riù
 
__fÜm©
,

495 
__gnuc_va_li¡
 
__¬g
è
__wur
;

496 
	$__isoc99_vsÿnf
 (cÚ¡ *
__»¡riù
 
__fÜm©
,

497 
__gnuc_va_li¡
 
__¬g
è
__wur
;

498 
	$__isoc99_vssÿnf
 (cÚ¡ *
__»¡riù
 
__s
,

499 cÚ¡ *
__»¡riù
 
__fÜm©
,

500 
__gnuc_va_li¡
 
__¬g
è
__THROW
;

501 
	#vfsÿnf
 
__isoc99_vfsÿnf


	)

502 
	#vsÿnf
 
__isoc99_vsÿnf


	)

503 
	#vssÿnf
 
__isoc99_vssÿnf


	)

513 
	`fg‘c
 (
FILE
 *
__¡»am
);

514 
	`g‘c
 (
FILE
 *
__¡»am
);

520 
	`g‘ch¬
 ();

522 #ifdeà
__USE_POSIX199506


527 
	`g‘c_uÆocked
 (
FILE
 *
__¡»am
);

528 
	`g‘ch¬_uÆocked
 ();

531 #ifdeà
__USE_MISC


538 
	`fg‘c_uÆocked
 (
FILE
 *
__¡»am
);

549 
	`åutc
 (
__c
, 
FILE
 *
__¡»am
);

550 
	`putc
 (
__c
, 
FILE
 *
__¡»am
);

556 
	`putch¬
 (
__c
);

558 #ifdeà
__USE_MISC


565 
	`åutc_uÆocked
 (
__c
, 
FILE
 *
__¡»am
);

568 #ifdeà
__USE_POSIX199506


573 
	`putc_uÆocked
 (
__c
, 
FILE
 *
__¡»am
);

574 
	`putch¬_uÆocked
 (
__c
);

578 #ià
defšed
 
__USE_MISC
 \

579 || (
defšed
 
__USE_XOPEN
 && !defšed 
__USE_XOPEN2K
)

581 
	`g‘w
 (
FILE
 *
__¡»am
);

584 
	`putw
 (
__w
, 
FILE
 *
__¡»am
);

592 *
	$fg‘s
 (*
__»¡riù
 
__s
, 
__n
, 
FILE
 *__»¡riù 
__¡»am
)

593 
__wur
 
	`__fÜtif›d_©Œ_acûss
 (
__wr™e_Úly__
, 1, 2);

595 #ià
	`__GLIBC_USE
 (
DEPRECATED_GETS
)

605 *
	$g‘s
 (*
__s
è
__wur
 
__©Œibu‹_d•»ÿ‹d__
;

608 #ifdeà
__USE_GNU


615 *
	$fg‘s_uÆocked
 (*
__»¡riù
 
__s
, 
__n
,

616 
FILE
 *
__»¡riù
 
__¡»am
è
__wur


617 
	`__fÜtif›d_©Œ_acûss
 (
__wr™e_Úly__
, 1, 2);

621 #ià
defšed
 
__USE_XOPEN2K8
 || 
	`__GLIBC_USE
 (
LIB_EXT2
)

632 
__ssize_t
 
	$__g‘d–im
 (**
__»¡riù
 
__lš•Œ
,

633 
size_t
 *
__»¡riù
 
__n
, 
__d–im™”
,

634 
FILE
 *
__»¡riù
 
__¡»am
è
__wur
;

635 
__ssize_t
 
	$g‘d–im
 (**
__»¡riù
 
__lš•Œ
,

636 
size_t
 *
__»¡riù
 
__n
, 
__d–im™”
,

637 
FILE
 *
__»¡riù
 
__¡»am
è
__wur
;

645 
__ssize_t
 
	$g‘lše
 (**
__»¡riù
 
__lš•Œ
,

646 
size_t
 *
__»¡riù
 
__n
,

647 
FILE
 *
__»¡riù
 
__¡»am
è
__wur
;

655 
	`åuts
 (cÚ¡ *
__»¡riù
 
__s
, 
FILE
 *__»¡riù 
__¡»am
);

661 
	`puts
 (cÚ¡ *
__s
);

668 
	`ung‘c
 (
__c
, 
FILE
 *
__¡»am
);

675 
size_t
 
	$ä—d
 (*
__»¡riù
 
__±r
, 
size_t
 
__size
,

676 
size_t
 
__n
, 
FILE
 *
__»¡riù
 
__¡»am
è
__wur
;

681 
size_t
 
	`fwr™e
 (cÚ¡ *
__»¡riù
 
__±r
, size_ˆ
__size
,

682 
size_t
 
__n
, 
FILE
 *
__»¡riù
 
__s
);

684 #ifdeà
__USE_GNU


691 
	`åuts_uÆocked
 (cÚ¡ *
__»¡riù
 
__s
,

692 
FILE
 *
__»¡riù
 
__¡»am
);

695 #ifdeà
__USE_MISC


702 
size_t
 
	$ä—d_uÆocked
 (*
__»¡riù
 
__±r
, 
size_t
 
__size
,

703 
size_t
 
__n
, 
FILE
 *
__»¡riù
 
__¡»am
è
__wur
;

704 
size_t
 
	`fwr™e_uÆocked
 (cÚ¡ *
__»¡riù
 
__±r
, size_ˆ
__size
,

705 
size_t
 
__n
, 
FILE
 *
__»¡riù
 
__¡»am
);

713 
	`f£ek
 (
FILE
 *
__¡»am
, 
__off
, 
__wh’û
);

718 
	$á–l
 (
FILE
 *
__¡»am
è
__wur
;

723 
	`»wšd
 (
FILE
 *
__¡»am
);

730 #ià
defšed
 
__USE_LARGEFILE
 || defšed 
__USE_XOPEN2K


731 #iâdeà
__USE_FILE_OFFSET64


736 
	`f£eko
 (
FILE
 *
__¡»am
, 
__off_t
 
__off
, 
__wh’û
);

741 
__off_t
 
	$á–lo
 (
FILE
 *
__¡»am
è
__wur
;

743 #ifdeà
__REDIRECT


744 
	`__REDIRECT
 (
f£eko
,

745 (
FILE
 *
__¡»am
, 
__off64_t
 
__off
, 
__wh’û
),

746 
f£eko64
);

747 
__off64_t
 
	`__REDIRECT
 (
á–lo
, (
FILE
 *
__¡»am
), 
á–lo64
);

749 
	#f£eko
 
f£eko64


	)

750 
	#á–lo
 
á–lo64


	)

755 #iâdeà
__USE_FILE_OFFSET64


760 
	`fg‘pos
 (
FILE
 *
__»¡riù
 
__¡»am
, 
åos_t
 *__»¡riù 
__pos
);

765 
	`f£os
 (
FILE
 *
__¡»am
, cÚ¡ 
åos_t
 *
__pos
);

767 #ifdeà
__REDIRECT


768 
	`__REDIRECT
 (
fg‘pos
, (
FILE
 *
__»¡riù
 
__¡»am
,

769 
åos_t
 *
__»¡riù
 
__pos
), 
fg‘pos64
);

770 
	`__REDIRECT
 (
f£os
,

771 (
FILE
 *
__¡»am
, cÚ¡ 
åos_t
 *
__pos
), 
f£os64
);

773 
	#fg‘pos
 
fg‘pos64


	)

774 
	#f£os
 
f£os64


	)

778 #ifdeà
__USE_LARGEFILE64


779 
	`f£eko64
 (
FILE
 *
__¡»am
, 
__off64_t
 
__off
, 
__wh’û
);

780 
__off64_t
 
	$á–lo64
 (
FILE
 *
__¡»am
è
__wur
;

781 
	`fg‘pos64
 (
FILE
 *
__»¡riù
 
__¡»am
, 
åos64_t
 *__»¡riù 
__pos
);

782 
	`f£os64
 (
FILE
 *
__¡»am
, cÚ¡ 
åos64_t
 *
__pos
);

786 
	$þ—»¼
 (
FILE
 *
__¡»am
è
__THROW
;

788 
	$ãof
 (
FILE
 *
__¡»am
è
__THROW
 
__wur
;

790 
	$ã¼Ü
 (
FILE
 *
__¡»am
è
__THROW
 
__wur
;

792 #ifdeà
__USE_MISC


794 
	$þ—»¼_uÆocked
 (
FILE
 *
__¡»am
è
__THROW
;

795 
	$ãof_uÆocked
 (
FILE
 *
__¡»am
è
__THROW
 
__wur
;

796 
	$ã¼Ü_uÆocked
 (
FILE
 *
__¡»am
è
__THROW
 
__wur
;

804 
	`³¼Ü
 (cÚ¡ *
__s
);

807 #ifdef 
__USE_POSIX


809 
	$fž’o
 (
FILE
 *
__¡»am
è
__THROW
 
__wur
;

812 #ifdeà
__USE_MISC


814 
	$fž’o_uÆocked
 (
FILE
 *
__¡»am
è
__THROW
 
__wur
;

818 #ifdeà
__USE_POSIX2


823 
	`pþo£
 (
FILE
 *
__¡»am
);

829 
FILE
 *
	$pÝ’
 (cÚ¡ *
__commªd
, cÚ¡ *
__modes
)

830 
__©Œibu‹_m®loc__
 
	$__©Œ_d—Îoc
 (
pþo£
, 1è
__wur
;

835 #ifdef 
__USE_POSIX


837 *
	$ù”mid
 (*
__s
è
__THROW


838 
	`__©Œ_acûss
 ((
__wr™e_Úly__
, 1));

842 #ià(
defšed
 
__USE_XOPEN
 && !defšed 
__USE_XOPEN2K
è|| defšed 
__USE_GNU


844 *
	$cu£rid
 (*
__s
)

845 
	`__©Œ_acûss
 ((
__wr™e_Úly__
, 1));

849 #ifdef 
__USE_GNU


850 
ob¡ack
;

853 
	$ob¡ack_´štf
 (
ob¡ack
 *
__»¡riù
 
__ob¡ack
,

854 cÚ¡ *
__»¡riù
 
__fÜm©
, ...)

855 
__THROWNL
 
	`__©Œibu‹__
 ((
	`__fÜm©__
 (
__´štf__
, 2, 3)));

856 
	$ob¡ack_v´štf
 (
ob¡ack
 *
__»¡riù
 
__ob¡ack
,

857 cÚ¡ *
__»¡riù
 
__fÜm©
,

858 
__gnuc_va_li¡
 
__¬gs
)

859 
__THROWNL
 
	`__©Œibu‹__
 ((
	`__fÜm©__
 (
__´štf__
, 2, 0)));

863 #ifdeà
__USE_POSIX199506


867 
	$æockfže
 (
FILE
 *
__¡»am
è
__THROW
;

871 
	$árylockfže
 (
FILE
 *
__¡»am
è
__THROW
 
__wur
;

874 
	$fuÆockfže
 (
FILE
 *
__¡»am
è
__THROW
;

877 #ià
defšed
 
__USE_XOPEN
 && !defšed 
__USE_XOPEN2K
 && !defšed 
__USE_GNU


880 
	~<b™s/g‘Ýt_posix.h
>

885 
	`__uæow
 (
FILE
 *);

886 
	`__ov”æow
 (
FILE
 *, );

888 #ià
__USE_FORTIFY_LEVEL
 > 0 && 
defšed
 
__fÜtify_funùiÚ


890 
	~<b™s/¡dio2-deþ.h
>

895 #ià
defšed
 
__LDBL_COMPAT
 || 
__LDOUBLE_REDIRECTS_TO_FLOAT128_ABI
 == 1

896 
	~<b™s/¡dio-ldbl.h
>

901 #ifdeà
__USE_EXTERN_INLINES


902 
	~<b™s/¡dio.h
>

904 #ià
__USE_FORTIFY_LEVEL
 > 0 && 
defšed
 
__fÜtify_funùiÚ


906 
	~<b™s/¡dio2.h
>

909 
__END_DECLS


	@/usr/include/stdlib.h

23 #iâdef 
_STDLIB_H


25 
	#__GLIBC_INTERNAL_STARTING_HEADER_IMPLEMENTATION


	)

26 
	~<b™s/libc-h—d”-¡¬t.h
>

29 
	#__Ãed_size_t


	)

30 
	#__Ãed_wch¬_t


	)

31 
	#__Ãed_NULL


	)

32 
	~<¡ddef.h
>

34 
	g__BEGIN_DECLS


36 
	#_STDLIB_H
 1

	)

38 #ià(
defšed
 
__USE_XOPEN
 || defšed 
__USE_XOPEN2K8
è&& !defšed 
_SYS_WAIT_H


40 
	~<b™s/wa™æags.h
>

41 
	~<b™s/wa™¡©us.h
>

44 
	#WEXITSTATUS
(
¡©us
è
	`__WEXITSTATUS
 (¡©us)

	)

45 
	#WTERMSIG
(
¡©us
è
	`__WTERMSIG
 (¡©us)

	)

46 
	#WSTOPSIG
(
¡©us
è
	`__WSTOPSIG
 (¡©us)

	)

47 
	#WIFEXITED
(
¡©us
è
	`__WIFEXITED
 (¡©us)

	)

48 
	#WIFSIGNALED
(
¡©us
è
	`__WIFSIGNALED
 (¡©us)

	)

49 
	#WIFSTOPPED
(
¡©us
è
	`__WIFSTOPPED
 (¡©us)

	)

50 #ifdeà
__WIFCONTINUED


51 
	#WIFCONTINUED
(
¡©us
è
	`__WIFCONTINUED
 (¡©us)

	)

56 
	~<b™s/æßŠ.h
>

61 
	mquÙ
;

62 
	m»m
;

63 } 
	tdiv_t
;

66 #iâdeà
__ldiv_t_defšed


69 
	mquÙ
;

70 
	m»m
;

71 } 
	tldiv_t
;

72 
	#__ldiv_t_defšed
 1

	)

75 #ià
defšed
 
__USE_ISOC99
 && !defšed 
__Îdiv_t_defšed


77 
__ex‹nsiÚ__
 struct

79 
	mquÙ
;

80 
	m»m
;

81 } 
	tÎdiv_t
;

82 
	#__Îdiv_t_defšed
 1

	)

87 
	#RAND_MAX
 2147483647

	)

92 
	#EXIT_FAILURE
 1

	)

93 
	#EXIT_SUCCESS
 0

	)

97 
	#MB_CUR_MAX
 (
	`__ùy³_g‘_mb_cur_max
 ())

	)

98 
size_t
 
	$__ùy³_g‘_mb_cur_max
 (è
__THROW
 
__wur
;

102 
	$©of
 (cÚ¡ *
__ÅŒ
)

103 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1)è
__wur
;

105 
	$©oi
 (cÚ¡ *
__ÅŒ
)

106 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1)è
__wur
;

108 
	$©Þ
 (cÚ¡ *
__ÅŒ
)

109 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1)è
__wur
;

111 #ifdeà
__USE_ISOC99


113 
__ex‹nsiÚ__
 
	$©Þl
 (cÚ¡ *
__ÅŒ
)

114 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1)è
__wur
;

118 
	$¡¹od
 (cÚ¡ *
__»¡riù
 
__ÅŒ
,

119 **
__»¡riù
 
__’d±r
)

120 
__THROW
 
	`__nÚnuÎ
 ((1));

122 #ifdef 
__USE_ISOC99


124 
	$¡¹of
 (cÚ¡ *
__»¡riù
 
__ÅŒ
,

125 **
__»¡riù
 
__’d±r
è
__THROW
 
	`__nÚnuÎ
 ((1));

127 
	$¡¹Þd
 (cÚ¡ *
__»¡riù
 
__ÅŒ
,

128 **
__»¡riù
 
__’d±r
)

129 
__THROW
 
	`__nÚnuÎ
 ((1));

134 #ià
__HAVE_FLOAT16
 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

135 
_Flßt16
 
	$¡¹of16
 (cÚ¡ *
__»¡riù
 
__ÅŒ
,

136 **
__»¡riù
 
__’d±r
)

137 
__THROW
 
	`__nÚnuÎ
 ((1));

140 #ià
__HAVE_FLOAT32
 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

141 
_Flßt32
 
	$¡¹of32
 (cÚ¡ *
__»¡riù
 
__ÅŒ
,

142 **
__»¡riù
 
__’d±r
)

143 
__THROW
 
	`__nÚnuÎ
 ((1));

146 #ià
__HAVE_FLOAT64
 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

147 
_Flßt64
 
	$¡¹of64
 (cÚ¡ *
__»¡riù
 
__ÅŒ
,

148 **
__»¡riù
 
__’d±r
)

149 
__THROW
 
	`__nÚnuÎ
 ((1));

152 #ià
__HAVE_FLOAT128
 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

153 
_Flßt128
 
	$¡¹of128
 (cÚ¡ *
__»¡riù
 
__ÅŒ
,

154 **
__»¡riù
 
__’d±r
)

155 
__THROW
 
	`__nÚnuÎ
 ((1));

158 #ià
__HAVE_FLOAT32X
 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

159 
_Flßt32x
 
	$¡¹of32x
 (cÚ¡ *
__»¡riù
 
__ÅŒ
,

160 **
__»¡riù
 
__’d±r
)

161 
__THROW
 
	`__nÚnuÎ
 ((1));

164 #ià
__HAVE_FLOAT64X
 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

165 
_Flßt64x
 
	$¡¹of64x
 (cÚ¡ *
__»¡riù
 
__ÅŒ
,

166 **
__»¡riù
 
__’d±r
)

167 
__THROW
 
	`__nÚnuÎ
 ((1));

170 #ià
__HAVE_FLOAT128X
 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

171 
_Flßt128x
 
	$¡¹of128x
 (cÚ¡ *
__»¡riù
 
__ÅŒ
,

172 **
__»¡riù
 
__’d±r
)

173 
__THROW
 
	`__nÚnuÎ
 ((1));

177 
	$¡¹Þ
 (cÚ¡ *
__»¡riù
 
__ÅŒ
,

178 **
__»¡riù
 
__’d±r
, 
__ba£
)

179 
__THROW
 
	`__nÚnuÎ
 ((1));

181 
	$¡¹oul
 (cÚ¡ *
__»¡riù
 
__ÅŒ
,

182 **
__»¡riù
 
__’d±r
, 
__ba£
)

183 
__THROW
 
	`__nÚnuÎ
 ((1));

185 #ifdeà
__USE_MISC


187 
__ex‹nsiÚ__


188 
	$¡¹oq
 (cÚ¡ *
__»¡riù
 
__ÅŒ
,

189 **
__»¡riù
 
__’d±r
, 
__ba£
)

190 
__THROW
 
	`__nÚnuÎ
 ((1));

192 
__ex‹nsiÚ__


193 
	$¡¹ouq
 (cÚ¡ *
__»¡riù
 
__ÅŒ
,

194 **
__»¡riù
 
__’d±r
, 
__ba£
)

195 
__THROW
 
	`__nÚnuÎ
 ((1));

198 #ifdeà
__USE_ISOC99


200 
__ex‹nsiÚ__


201 
	$¡¹Þl
 (cÚ¡ *
__»¡riù
 
__ÅŒ
,

202 **
__»¡riù
 
__’d±r
, 
__ba£
)

203 
__THROW
 
	`__nÚnuÎ
 ((1));

205 
__ex‹nsiÚ__


206 
	$¡¹ouÎ
 (cÚ¡ *
__»¡riù
 
__ÅŒ
,

207 **
__»¡riù
 
__’d±r
, 
__ba£
)

208 
__THROW
 
	`__nÚnuÎ
 ((1));

212 #ià
	`__GLIBC_USE
 (
IEC_60559_BFP_EXT_C2X
)

213 
	$¡räomd
 (*
__de¡
, 
size_t
 
__size
, cÚ¡ *
__fÜm©
,

214 
__f
)

215 
__THROW
 
	`__nÚnuÎ
 ((3));

217 
	$¡räomf
 (*
__de¡
, 
size_t
 
__size
, cÚ¡ *
__fÜm©
,

218 
__f
)

219 
__THROW
 
	`__nÚnuÎ
 ((3));

221 
	$¡räoml
 (*
__de¡
, 
size_t
 
__size
, cÚ¡ *
__fÜm©
,

222 
__f
)

223 
__THROW
 
	`__nÚnuÎ
 ((3));

226 #ià
__HAVE_FLOAT16
 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

227 
	$¡räomf16
 (*
__de¡
, 
size_t
 
__size
, cÚ¡ * 
__fÜm©
,

228 
_Flßt16
 
__f
)

229 
__THROW
 
	`__nÚnuÎ
 ((3));

232 #ià
__HAVE_FLOAT32
 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

233 
	$¡räomf32
 (*
__de¡
, 
size_t
 
__size
, cÚ¡ * 
__fÜm©
,

234 
_Flßt32
 
__f
)

235 
__THROW
 
	`__nÚnuÎ
 ((3));

238 #ià
__HAVE_FLOAT64
 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

239 
	$¡räomf64
 (*
__de¡
, 
size_t
 
__size
, cÚ¡ * 
__fÜm©
,

240 
_Flßt64
 
__f
)

241 
__THROW
 
	`__nÚnuÎ
 ((3));

244 #ià
__HAVE_FLOAT128
 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

245 
	$¡räomf128
 (*
__de¡
, 
size_t
 
__size
, cÚ¡ * 
__fÜm©
,

246 
_Flßt128
 
__f
)

247 
__THROW
 
	`__nÚnuÎ
 ((3));

250 #ià
__HAVE_FLOAT32X
 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

251 
	$¡räomf32x
 (*
__de¡
, 
size_t
 
__size
, cÚ¡ * 
__fÜm©
,

252 
_Flßt32x
 
__f
)

253 
__THROW
 
	`__nÚnuÎ
 ((3));

256 #ià
__HAVE_FLOAT64X
 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

257 
	$¡räomf64x
 (*
__de¡
, 
size_t
 
__size
, cÚ¡ * 
__fÜm©
,

258 
_Flßt64x
 
__f
)

259 
__THROW
 
	`__nÚnuÎ
 ((3));

262 #ià
__HAVE_FLOAT128X
 && 
	`__GLIBC_USE
 (
IEC_60559_TYPES_EXT
)

263 
	$¡räomf128x
 (*
__de¡
, 
size_t
 
__size
, cÚ¡ * 
__fÜm©
,

264 
_Flßt128x
 
__f
)

265 
__THROW
 
	`__nÚnuÎ
 ((3));

269 #ifdeà
__USE_GNU


273 
	~<b™s/ty³s/loÿË_t.h
>

275 
	$¡¹Þ_l
 (cÚ¡ *
__»¡riù
 
__ÅŒ
,

276 **
__»¡riù
 
__’d±r
, 
__ba£
,

277 
loÿË_t
 
__loc
è
__THROW
 
	`__nÚnuÎ
 ((1, 4));

279 
	$¡¹oul_l
 (cÚ¡ *
__»¡riù
 
__ÅŒ
,

280 **
__»¡riù
 
__’d±r
,

281 
__ba£
, 
loÿË_t
 
__loc
)

282 
__THROW
 
	`__nÚnuÎ
 ((1, 4));

284 
__ex‹nsiÚ__


285 
	$¡¹Þl_l
 (cÚ¡ *
__»¡riù
 
__ÅŒ
,

286 **
__»¡riù
 
__’d±r
, 
__ba£
,

287 
loÿË_t
 
__loc
)

288 
__THROW
 
	`__nÚnuÎ
 ((1, 4));

290 
__ex‹nsiÚ__


291 
	$¡¹ouÎ_l
 (cÚ¡ *
__»¡riù
 
__ÅŒ
,

292 **
__»¡riù
 
__’d±r
,

293 
__ba£
, 
loÿË_t
 
__loc
)

294 
__THROW
 
	`__nÚnuÎ
 ((1, 4));

296 
	$¡¹od_l
 (cÚ¡ *
__»¡riù
 
__ÅŒ
,

297 **
__»¡riù
 
__’d±r
, 
loÿË_t
 
__loc
)

298 
__THROW
 
	`__nÚnuÎ
 ((1, 3));

300 
	$¡¹of_l
 (cÚ¡ *
__»¡riù
 
__ÅŒ
,

301 **
__»¡riù
 
__’d±r
, 
loÿË_t
 
__loc
)

302 
__THROW
 
	`__nÚnuÎ
 ((1, 3));

304 
	$¡¹Þd_l
 (cÚ¡ *
__»¡riù
 
__ÅŒ
,

305 **
__»¡riù
 
__’d±r
,

306 
loÿË_t
 
__loc
)

307 
__THROW
 
	`__nÚnuÎ
 ((1, 3));

309 #ià
__HAVE_FLOAT16


310 
_Flßt16
 
	$¡¹of16_l
 (cÚ¡ *
__»¡riù
 
__ÅŒ
,

311 **
__»¡riù
 
__’d±r
,

312 
loÿË_t
 
__loc
)

313 
__THROW
 
	`__nÚnuÎ
 ((1, 3));

316 #ià
__HAVE_FLOAT32


317 
_Flßt32
 
	$¡¹of32_l
 (cÚ¡ *
__»¡riù
 
__ÅŒ
,

318 **
__»¡riù
 
__’d±r
,

319 
loÿË_t
 
__loc
)

320 
__THROW
 
	`__nÚnuÎ
 ((1, 3));

323 #ià
__HAVE_FLOAT64


324 
_Flßt64
 
	$¡¹of64_l
 (cÚ¡ *
__»¡riù
 
__ÅŒ
,

325 **
__»¡riù
 
__’d±r
,

326 
loÿË_t
 
__loc
)

327 
__THROW
 
	`__nÚnuÎ
 ((1, 3));

330 #ià
__HAVE_FLOAT128


331 
_Flßt128
 
	$¡¹of128_l
 (cÚ¡ *
__»¡riù
 
__ÅŒ
,

332 **
__»¡riù
 
__’d±r
,

333 
loÿË_t
 
__loc
)

334 
__THROW
 
	`__nÚnuÎ
 ((1, 3));

337 #ià
__HAVE_FLOAT32X


338 
_Flßt32x
 
	$¡¹of32x_l
 (cÚ¡ *
__»¡riù
 
__ÅŒ
,

339 **
__»¡riù
 
__’d±r
,

340 
loÿË_t
 
__loc
)

341 
__THROW
 
	`__nÚnuÎ
 ((1, 3));

344 #ià
__HAVE_FLOAT64X


345 
_Flßt64x
 
	$¡¹of64x_l
 (cÚ¡ *
__»¡riù
 
__ÅŒ
,

346 **
__»¡riù
 
__’d±r
,

347 
loÿË_t
 
__loc
)

348 
__THROW
 
	`__nÚnuÎ
 ((1, 3));

351 #ià
__HAVE_FLOAT128X


352 
_Flßt128x
 
	$¡¹of128x_l
 (cÚ¡ *
__»¡riù
 
__ÅŒ
,

353 **
__»¡riù
 
__’d±r
,

354 
loÿË_t
 
__loc
)

355 
__THROW
 
	`__nÚnuÎ
 ((1, 3));

360 #ifdeà
__USE_EXTERN_INLINES


361 
__ex‹º_šlše
 

362 
	`__NTH
 (
	$©oi
 (cÚ¡ *
__ÅŒ
))

364  (è
	`¡¹Þ
 (
__ÅŒ
, (**è
NULL
, 10);

365 
	}
}

366 
__ex‹º_šlše
 

367 
__NTH
 (
	$©Þ
 (cÚ¡ *
__ÅŒ
))

369  
	`¡¹Þ
 (
__ÅŒ
, (**è
NULL
, 10);

370 
	}
}

372 #ifdeà
__USE_ISOC99


373 
__ex‹nsiÚ__
 
__ex‹º_šlše
 

374 
__NTH
 (
	$©Þl
 (cÚ¡ *
__ÅŒ
))

376  
	`¡¹Þl
 (
__ÅŒ
, (**è
NULL
, 10);

377 
	}
}

382 #ià
defšed
 
__USE_MISC
 || defšed 
__USE_XOPEN_EXTENDED


386 *
	$l64a
 (
__n
è
__THROW
 
__wur
;

389 
	$a64l
 (cÚ¡ *
__s
)

390 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1)è
__wur
;

394 #ià
defšed
 
__USE_MISC
 || defšed 
__USE_XOPEN_EXTENDED


395 
	~<sys/ty³s.h
>

402 
	$¿ndom
 (è
__THROW
;

405 
	$¤ªdom
 (
__£ed
è
__THROW
;

411 *
	$š™¡©e
 (
__£ed
, *
__¡©ebuf
,

412 
size_t
 
__¡©–’
è
__THROW
 
	`__nÚnuÎ
 ((2));

416 *
	$£t¡©e
 (*
__¡©ebuf
è
__THROW
 
	`__nÚnuÎ
 ((1));

419 #ifdeà
__USE_MISC


424 
	s¿ndom_d©a


426 
št32_t
 *
åŒ
;

427 
št32_t
 *
½Œ
;

428 
št32_t
 *
¡©e
;

429 
¿nd_ty³
;

430 
¿nd_deg
;

431 
¿nd_£p
;

432 
št32_t
 *
’d_±r
;

435 
	$¿ndom_r
 (
¿ndom_d©a
 *
__»¡riù
 
__buf
,

436 
št32_t
 *
__»¡riù
 
__»suÉ
è
__THROW
 
	`__nÚnuÎ
 ((1, 2));

438 
	$¤ªdom_r
 (
__£ed
, 
¿ndom_d©a
 *
__buf
)

439 
__THROW
 
	`__nÚnuÎ
 ((2));

441 
	$š™¡©e_r
 (
__£ed
, *
__»¡riù
 
__¡©ebuf
,

442 
size_t
 
__¡©–’
,

443 
¿ndom_d©a
 *
__»¡riù
 
__buf
)

444 
__THROW
 
	`__nÚnuÎ
 ((2, 4));

446 
	$£t¡©e_r
 (*
__»¡riù
 
__¡©ebuf
,

447 
¿ndom_d©a
 *
__»¡riù
 
__buf
)

448 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

454 
	$¿nd
 (è
__THROW
;

456 
	$¤ªd
 (
__£ed
è
__THROW
;

458 #ifdeà
__USE_POSIX199506


460 
	$¿nd_r
 (*
__£ed
è
__THROW
;

464 #ià
defšed
 
__USE_MISC
 || defšed 
__USE_XOPEN


468 
	$d¿nd48
 (è
__THROW
;

469 
	$”ªd48
 (
__xsubi
[3]è
__THROW
 
	`__nÚnuÎ
 ((1));

472 
	$Ìªd48
 (è
__THROW
;

473 
	$Äªd48
 (
__xsubi
[3])

474 
__THROW
 
	`__nÚnuÎ
 ((1));

477 
	$m¿nd48
 (è
__THROW
;

478 
	$j¿nd48
 (
__xsubi
[3])

479 
__THROW
 
	`__nÚnuÎ
 ((1));

482 
	$¤ªd48
 (
__£edv®
è
__THROW
;

483 *
	$£ed48
 (
__£ed16v
[3])

484 
__THROW
 
	`__nÚnuÎ
 ((1));

485 
	$lcÚg48
 (
__·¿m
[7]è
__THROW
 
	`__nÚnuÎ
 ((1));

487 #ifdeà
__USE_MISC


491 
	sd¿nd48_d©a


493 
__x
[3];

494 
__Þd_x
[3];

495 
__c
;

496 
__š™
;

497 
__ex‹nsiÚ__
 
__a
;

502 
	$d¿nd48_r
 (
d¿nd48_d©a
 *
__»¡riù
 
__bufãr
,

503 *
__»¡riù
 
__»suÉ
è
__THROW
 
	`__nÚnuÎ
 ((1, 2));

504 
	$”ªd48_r
 (
__xsubi
[3],

505 
d¿nd48_d©a
 *
__»¡riù
 
__bufãr
,

506 *
__»¡riù
 
__»suÉ
è
__THROW
 
	`__nÚnuÎ
 ((1, 2));

509 
	$Ìªd48_r
 (
d¿nd48_d©a
 *
__»¡riù
 
__bufãr
,

510 *
__»¡riù
 
__»suÉ
)

511 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

512 
	$Äªd48_r
 (
__xsubi
[3],

513 
d¿nd48_d©a
 *
__»¡riù
 
__bufãr
,

514 *
__»¡riù
 
__»suÉ
)

515 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

518 
	$m¿nd48_r
 (
d¿nd48_d©a
 *
__»¡riù
 
__bufãr
,

519 *
__»¡riù
 
__»suÉ
)

520 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

521 
	$j¿nd48_r
 (
__xsubi
[3],

522 
d¿nd48_d©a
 *
__»¡riù
 
__bufãr
,

523 *
__»¡riù
 
__»suÉ
)

524 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

527 
	$¤ªd48_r
 (
__£edv®
, 
d¿nd48_d©a
 *
__bufãr
)

528 
__THROW
 
	`__nÚnuÎ
 ((2));

530 
	$£ed48_r
 (
__£ed16v
[3],

531 
d¿nd48_d©a
 *
__bufãr
è
__THROW
 
	`__nÚnuÎ
 ((1, 2));

533 
	$lcÚg48_r
 (
__·¿m
[7],

534 
d¿nd48_d©a
 *
__bufãr
)

535 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

538 
__ušt32_t
 
	$¬c4¿ndom
 ()

539 
__THROW
 
__wur
;

542 
	$¬c4¿ndom_buf
 (*
__buf
, 
size_t
 
__size
)

543 
__THROW
 
	`__nÚnuÎ
 ((1));

547 
__ušt32_t
 
	$¬c4¿ndom_unifÜm
 (
__ušt32_t
 
__uµ”_bound
)

548 
__THROW
 
__wur
;

553 *
	$m®loc
 (
size_t
 
__size
è
__THROW
 
__©Œibu‹_m®loc__


554 
	`__©Œibu‹_®loc_size__
 ((1)è
__wur
;

556 *
	$ÿÎoc
 (
size_t
 
__nmemb
, size_ˆ
__size
)

557 
__THROW
 
__©Œibu‹_m®loc__
 
	`__©Œibu‹_®loc_size__
 ((1, 2)è
__wur
;

564 *
	$»®loc
 (*
__±r
, 
size_t
 
__size
)

565 
__THROW
 
__©Œibu‹_w¬n_unu£d_»suÉ__
 
	`__©Œibu‹_®loc_size__
 ((2));

568 
	$ä“
 (*
__±r
è
__THROW
;

570 #ifdeà
__USE_MISC


576 *
	$»®loÿ¼ay
 (*
__±r
, 
size_t
 
__nmemb
, size_ˆ
__size
)

577 
__THROW
 
__©Œibu‹_w¬n_unu£d_»suÉ__


578 
	`__©Œibu‹_®loc_size__
 ((2, 3))

579 
__©Œ_d—Îoc_ä“
;

582 *
	$»®loÿ¼ay
 (*
__±r
, 
size_t
 
__nmemb
, size_ˆ
__size
)

583 
__THROW
 
	`__©Œ_d—Îoc
 (
»®loÿ¼ay
, 1);

586 #ifdeà
__USE_MISC


587 
	~<®loÿ.h
>

590 #ià(
defšed
 
__USE_XOPEN_EXTENDED
 && !defšed 
__USE_XOPEN2K
) \

591 || 
defšed
 
__USE_MISC


593 *
	$v®loc
 (
size_t
 
__size
è
__THROW
 
__©Œibu‹_m®loc__


594 
	`__©Œibu‹_®loc_size__
 ((1)è
__wur
;

597 #ifdeà
__USE_XOPEN2K


599 
	$posix_mem®ign
 (**
__mem±r
, 
size_t
 
__®ignm’t
, size_ˆ
__size
)

600 
__THROW
 
	`__nÚnuÎ
 ((1)è
__wur
;

603 #ifdeà
__USE_ISOC11


605 *
	$®igÃd_®loc
 (
size_t
 
__®ignm’t
, size_ˆ
__size
)

606 
__THROW
 
__©Œibu‹_m®loc__
 
	`__©Œibu‹_®loc_®ign__
 ((1))

607 
	`__©Œibu‹_®loc_size__
 ((2)è
__wur
;

611 
	$abÜt
 (è
__THROW
 
	`__©Œibu‹__
 ((
__nÜ‘uº__
));

615 
	`©ex™
 ((*
__func
è()è
__THROW
 
	`__nÚnuÎ
 ((1));

617 #ià
defšed
 
__USE_ISOC11
 || defšed 
__USE_ISOCXX11


619 #ifdeà
__ýlu¥lus


620 "C++" 
	`©_quick_ex™
 ((*
__func
) ())

621 
__THROW
 
	`__asm
 ("©_quick_ex™"è
	`__nÚnuÎ
 ((1));

623 
	`©_quick_ex™
 ((*
__func
è()è
__THROW
 
	`__nÚnuÎ
 ((1));

627 #ifdef 
__USE_MISC


630 
	`Ú_ex™
 ((*
__func
è(
__¡©us
, *
__¬g
), *__arg)

631 
__THROW
 
	`__nÚnuÎ
 ((1));

637 
	$ex™
 (
__¡©us
è
__THROW
 
	`__©Œibu‹__
 ((
__nÜ‘uº__
));

639 #ià
defšed
 
__USE_ISOC11
 || defšed 
__USE_ISOCXX11


643 
	$quick_ex™
 (
__¡©us
è
__THROW
 
	`__©Œibu‹__
 ((
__nÜ‘uº__
));

646 #ifdeà
__USE_ISOC99


649 
	$_Ex™
 (
__¡©us
è
__THROW
 
	`__©Œibu‹__
 ((
__nÜ‘uº__
));

654 *
	$g‘’v
 (cÚ¡ *
__Çme
è
__THROW
 
	`__nÚnuÎ
 ((1)è
__wur
;

656 #ifdeà
__USE_GNU


659 *
	$£cu»_g‘’v
 (cÚ¡ *
__Çme
)

660 
__THROW
 
	`__nÚnuÎ
 ((1)è
__wur
;

663 #ià
defšed
 
__USE_MISC
 || defšed 
__USE_XOPEN


667 
	$pu‹nv
 (*
__¡ršg
è
__THROW
 
	`__nÚnuÎ
 ((1));

670 #ifdeà
__USE_XOPEN2K


673 
	$£‹nv
 (cÚ¡ *
__Çme
, cÚ¡ *
__v®ue
, 
__»¶aû
)

674 
__THROW
 
	`__nÚnuÎ
 ((2));

677 
	$un£‹nv
 (cÚ¡ *
__Çme
è
__THROW
 
	`__nÚnuÎ
 ((1));

680 #ifdef 
__USE_MISC


684 
	$þ—»nv
 (è
__THROW
;

688 #ià
defšed
 
__USE_MISC
 \

689 || (
defšed
 
__USE_XOPEN_EXTENDED
 && !defšed 
__USE_XOPEN2K8
)

695 *
	$mk‹mp
 (*
__‹m¶©e
è
__THROW
 
	`__nÚnuÎ
 ((1));

698 #ià
defšed
 
__USE_XOPEN_EXTENDED
 || defšed 
__USE_XOPEN2K8


707 #iâdeà
__USE_FILE_OFFSET64


708 
	$mk¡emp
 (*
__‹m¶©e
è
	`__nÚnuÎ
 ((1)è
__wur
;

710 #ifdeà
__REDIRECT


711 
	`__REDIRECT
 (
mk¡emp
, (*
__‹m¶©e
), 
mk¡emp64
)

712 
	`__nÚnuÎ
 ((1)è
__wur
;

714 
	#mk¡emp
 
mk¡emp64


	)

717 #ifdeà
__USE_LARGEFILE64


718 
	$mk¡emp64
 (*
__‹m¶©e
è
	`__nÚnuÎ
 ((1)è
__wur
;

722 #ifdeà
__USE_MISC


729 #iâdeà
__USE_FILE_OFFSET64


730 
	$mk¡emps
 (*
__‹m¶©e
, 
__suffixËn
è
	`__nÚnuÎ
 ((1)è
__wur
;

732 #ifdeà
__REDIRECT


733 
	`__REDIRECT
 (
mk¡emps
, (*
__‹m¶©e
, 
__suffixËn
),

734 
mk¡emps64
è
	`__nÚnuÎ
 ((1)è
__wur
;

736 
	#mk¡emps
 
mk¡emps64


	)

739 #ifdeà
__USE_LARGEFILE64


740 
	$mk¡emps64
 (*
__‹m¶©e
, 
__suffixËn
)

741 
	`__nÚnuÎ
 ((1)è
__wur
;

745 #ifdeà
__USE_XOPEN2K8


751 *
	$mkd‹mp
 (*
__‹m¶©e
è
__THROW
 
	`__nÚnuÎ
 ((1)è
__wur
;

754 #ifdeà
__USE_GNU


761 #iâdeà
__USE_FILE_OFFSET64


762 
	$mko¡emp
 (*
__‹m¶©e
, 
__æags
è
	`__nÚnuÎ
 ((1)è
__wur
;

764 #ifdeà
__REDIRECT


765 
	`__REDIRECT
 (
mko¡emp
, (*
__‹m¶©e
, 
__æags
), 
mko¡emp64
)

766 
	`__nÚnuÎ
 ((1)è
__wur
;

768 
	#mko¡emp
 
mko¡emp64


	)

771 #ifdeà
__USE_LARGEFILE64


772 
	$mko¡emp64
 (*
__‹m¶©e
, 
__æags
è
	`__nÚnuÎ
 ((1)è
__wur
;

781 #iâdeà
__USE_FILE_OFFSET64


782 
	$mko¡emps
 (*
__‹m¶©e
, 
__suffixËn
, 
__æags
)

783 
	`__nÚnuÎ
 ((1)è
__wur
;

785 #ifdeà
__REDIRECT


786 
	`__REDIRECT
 (
mko¡emps
, (*
__‹m¶©e
, 
__suffixËn
,

787 
__æags
), 
mko¡emps64
)

788 
	`__nÚnuÎ
 ((1)è
__wur
;

790 
	#mko¡emps
 
mko¡emps64


	)

793 #ifdeà
__USE_LARGEFILE64


794 
	$mko¡emps64
 (*
__‹m¶©e
, 
__suffixËn
, 
__æags
)

795 
	`__nÚnuÎ
 ((1)è
__wur
;

804 
	$sy¡em
 (cÚ¡ *
__commªd
è
__wur
;

807 #ifdef 
__USE_GNU


810 *
	$ÿnÚiÿlize_fže_Çme
 (cÚ¡ *
__Çme
)

811 
__THROW
 
	`__nÚnuÎ
 ((1)è
__©Œibu‹_m®loc__


812 
__©Œ_d—Îoc_ä“
 
__wur
;

815 #ià
defšed
 
__USE_MISC
 || defšed 
__USE_XOPEN_EXTENDED


821 *
	$»®·th
 (cÚ¡ *
__»¡riù
 
__Çme
,

822 *
__»¡riù
 
__»sÞved
è
__THROW
 
__wur
;

827 #iâdeà
__COMPAR_FN_T


828 
	#__COMPAR_FN_T


	)

829 (*
	t__com·r_â_t
) (const *, const *);

831 #ifdef 
__USE_GNU


832 
__com·r_â_t
 
	tcom·risÚ_â_t
;

835 #ifdeà
__USE_GNU


836 (*
	t__com·r_d_â_t
) (const *, const *, *);

841 *
	$b£¬ch
 (cÚ¡ *
__key
, cÚ¡ *
__ba£
,

842 
size_t
 
__nmemb
, size_ˆ
__size
, 
__com·r_â_t
 
__com·r
)

843 
	`__nÚnuÎ
 ((1, 2, 5)è
__wur
;

845 #ifdeà
__USE_EXTERN_INLINES


846 
	~<b™s/¡dlib-b£¬ch.h
>

851 
	$qsÜt
 (*
__ba£
, 
size_t
 
__nmemb
, size_ˆ
__size
,

852 
__com·r_â_t
 
__com·r
è
	`__nÚnuÎ
 ((1, 4));

853 #ifdeà
__USE_GNU


854 
	$qsÜt_r
 (*
__ba£
, 
size_t
 
__nmemb
, size_ˆ
__size
,

855 
__com·r_d_â_t
 
__com·r
, *
__¬g
)

856 
	`__nÚnuÎ
 ((1, 4));

861 
	$abs
 (
__x
è
__THROW
 
	`__©Œibu‹__
 ((
__cÚ¡__
)è
__wur
;

862 
	$Ïbs
 (
__x
è
__THROW
 
	`__©Œibu‹__
 ((
__cÚ¡__
)è
__wur
;

864 #ifdeà
__USE_ISOC99


865 
__ex‹nsiÚ__
 
	$Îabs
 (
__x
)

866 
__THROW
 
	`__©Œibu‹__
 ((
__cÚ¡__
)è
__wur
;

873 
div_t
 
	$div
 (
__num”
, 
__d’om
)

874 
__THROW
 
	`__©Œibu‹__
 ((
__cÚ¡__
)è
__wur
;

875 
ldiv_t
 
	$ldiv
 (
__num”
, 
__d’om
)

876 
__THROW
 
	`__©Œibu‹__
 ((
__cÚ¡__
)è
__wur
;

878 #ifdeà
__USE_ISOC99


879 
__ex‹nsiÚ__
 
Îdiv_t
 
	$Îdiv
 (
__num”
,

880 
__d’om
)

881 
__THROW
 
	`__©Œibu‹__
 ((
__cÚ¡__
)è
__wur
;

885 #ià(
defšed
 
__USE_XOPEN_EXTENDED
 && !defšed 
__USE_XOPEN2K8
) \

886 || 
defšed
 
__USE_MISC


893 *
	$ecvt
 (
__v®ue
, 
__ndig™
, *
__»¡riù
 
__deýt
,

894 *
__»¡riù
 
__sign
è
__THROW
 
	`__nÚnuÎ
 ((3, 4)è
__wur
;

899 *
	$fcvt
 (
__v®ue
, 
__ndig™
, *
__»¡riù
 
__deýt
,

900 *
__»¡riù
 
__sign
è
__THROW
 
	`__nÚnuÎ
 ((3, 4)è
__wur
;

905 *
	$gcvt
 (
__v®ue
, 
__ndig™
, *
__buf
)

906 
__THROW
 
	`__nÚnuÎ
 ((3)è
__wur
;

909 #ifdeà
__USE_MISC


911 *
	$qecvt
 (
__v®ue
, 
__ndig™
,

912 *
__»¡riù
 
__deýt
, *__»¡riù 
__sign
)

913 
__THROW
 
	`__nÚnuÎ
 ((3, 4)è
__wur
;

914 *
	$qfcvt
 (
__v®ue
, 
__ndig™
,

915 *
__»¡riù
 
__deýt
, *__»¡riù 
__sign
)

916 
__THROW
 
	`__nÚnuÎ
 ((3, 4)è
__wur
;

917 *
	$qgcvt
 (
__v®ue
, 
__ndig™
, *
__buf
)

918 
__THROW
 
	`__nÚnuÎ
 ((3)è
__wur
;

923 
	$ecvt_r
 (
__v®ue
, 
__ndig™
, *
__»¡riù
 
__deýt
,

924 *
__»¡riù
 
__sign
, *__»¡riù 
__buf
,

925 
size_t
 
__Ën
è
__THROW
 
	`__nÚnuÎ
 ((3, 4, 5));

926 
	$fcvt_r
 (
__v®ue
, 
__ndig™
, *
__»¡riù
 
__deýt
,

927 *
__»¡riù
 
__sign
, *__»¡riù 
__buf
,

928 
size_t
 
__Ën
è
__THROW
 
	`__nÚnuÎ
 ((3, 4, 5));

930 
	$qecvt_r
 (
__v®ue
, 
__ndig™
,

931 *
__»¡riù
 
__deýt
, *__»¡riù 
__sign
,

932 *
__»¡riù
 
__buf
, 
size_t
 
__Ën
)

933 
__THROW
 
	`__nÚnuÎ
 ((3, 4, 5));

934 
	$qfcvt_r
 (
__v®ue
, 
__ndig™
,

935 *
__»¡riù
 
__deýt
, *__»¡riù 
__sign
,

936 *
__»¡riù
 
__buf
, 
size_t
 
__Ën
)

937 
__THROW
 
	`__nÚnuÎ
 ((3, 4, 5));

943 
	$mbËn
 (cÚ¡ *
__s
, 
size_t
 
__n
è
__THROW
;

946 
	$mbtowc
 (
wch¬_t
 *
__»¡riù
 
__pwc
,

947 cÚ¡ *
__»¡riù
 
__s
, 
size_t
 
__n
è
__THROW
;

950 
	$wùomb
 (*
__s
, 
wch¬_t
 
__wch¬
è
__THROW
;

954 
size_t
 
	$mb¡owcs
 (
wch¬_t
 *
__»¡riù
 
__pwcs
,

955 cÚ¡ *
__»¡riù
 
__s
, 
size_t
 
__n
è
__THROW


956 
	`__©Œ_acûss
 ((
__»ad_Úly__
, 2));

958 
size_t
 
	$wc¡ombs
 (*
__»¡riù
 
__s
,

959 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__pwcs
, 
size_t
 
__n
)

960 
__THROW


961 
	$__fÜtif›d_©Œ_acûss
 (
__wr™e_Úly__
, 1, 3)

962 
	`__©Œ_acûss
 ((
__»ad_Úly__
, 2));

964 #ifdeà
__USE_MISC


969 
	$½m©ch
 (cÚ¡ *
__»¥Ú£
è
__THROW
 
	`__nÚnuÎ
 ((1)è
__wur
;

973 #ià
defšed
 
__USE_XOPEN_EXTENDED
 || defšed 
__USE_XOPEN2K8


980 
	$g‘subÝt
 (**
__»¡riù
 
__ÝtiÚp
,

981 *cÚ¡ *
__»¡riù
 
__tok’s
,

982 **
__»¡riù
 
__v®u•
)

983 
__THROW
 
	`__nÚnuÎ
 ((1, 2, 3)è
__wur
;

989 #ifdeà
__USE_XOPEN2KXSI


991 
	$posix_Ý’±
 (
__oæag
è
__wur
;

994 #ifdeà
__USE_XOPEN_EXTENDED


999 
	$g¿Á±
 (
__fd
è
__THROW
;

1003 
	$uÆock±
 (
__fd
è
__THROW
;

1008 *
	$±¢ame
 (
__fd
è
__THROW
 
__wur
;

1011 #ifdeà
__USE_GNU


1015 
	$±¢ame_r
 (
__fd
, *
__buf
, 
size_t
 
__buæ’
)

1016 
__THROW
 
	`__nÚnuÎ
 ((2)è
	`__fÜtif›d_©Œ_acûss
 (
__wr™e_Úly__
, 2, 3);

1019 
	`g‘±
 ();

1022 #ifdeà
__USE_MISC


1026 
	$g‘lßdavg
 (
__lßdavg
[], 
__ÃËm
)

1027 
__THROW
 
	`__nÚnuÎ
 ((1));

1030 #ià
defšed
 
__USE_XOPEN_EXTENDED
 && !defšed 
__USE_XOPEN2K


1033 
	$‰y¦Ù
 (è
__THROW
;

1036 
	~<b™s/¡dlib-æßt.h
>

1039 #ià
__USE_FORTIFY_LEVEL
 > 0 && 
defšed
 
__fÜtify_funùiÚ


1040 
	~<b™s/¡dlib.h
>

1043 
	~<b™s/æßŠ.h
>

1044 #ià
defšed
 
__LDBL_COMPAT
 || 
__LDOUBLE_REDIRECTS_TO_FLOAT128_ABI
 == 1

1045 
	~<b™s/¡dlib-ldbl.h
>

1048 
__END_DECLS


	@/usr/include/string.h

22 #iâdef 
_STRING_H


23 
	#_STRING_H
 1

	)

25 
	#__GLIBC_INTERNAL_STARTING_HEADER_IMPLEMENTATION


	)

26 
	~<b™s/libc-h—d”-¡¬t.h
>

28 
	g__BEGIN_DECLS


31 
	#__Ãed_size_t


	)

32 
	#__Ãed_NULL


	)

33 
	~<¡ddef.h
>

36 #ià
defšed
 
__ýlu¥lus
 && (
__GNUC_PREREQ
 (4, 4) \

37 || 
	$__glibc_þªg_´”eq
 (3, 5))

38 
	#__CORRECT_ISO_CPP_STRING_H_PROTO


	)

43 *
	$memýy
 (*
__»¡riù
 
__de¡
, cÚ¡ *__»¡riù 
__¤c
,

44 
size_t
 
__n
è
__THROW
 
	`__nÚnuÎ
 ((1, 2));

47 *
	$memmove
 (*
__de¡
, cÚ¡ *
__¤c
, 
size_t
 
__n
)

48 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

53 #ià
defšed
 
__USE_MISC
 || defšed 
__USE_XOPEN
 || 
	`__GLIBC_USE
 (
ISOC2X
)

54 *
	$memcýy
 (*
__»¡riù
 
__de¡
, cÚ¡ *__»¡riù 
__¤c
,

55 
__c
, 
size_t
 
__n
)

56 
__THROW
 
	`__nÚnuÎ
 ((1, 2)è
	`__©Œ_acûss
 ((
__wr™e_Úly__
, 1, 4));

61 *
	$mem£t
 (*
__s
, 
__c
, 
size_t
 
__n
è
__THROW
 
	`__nÚnuÎ
 ((1));

64 
	$memcmp
 (cÚ¡ *
__s1
, cÚ¡ *
__s2
, 
size_t
 
__n
)

65 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

80 
	$__memcm³q
 (cÚ¡ *
__s1
, cÚ¡ *
__s2
, 
size_t
 
__n
)

81 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

84 #ifdeà
__CORRECT_ISO_CPP_STRING_H_PROTO


87 *
	`memchr
 (*
__s
, 
__c
, 
size_t
 
__n
)

88 
__THROW
 
	`__asm
 ("memchr"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

89 cÚ¡ *
	`memchr
 (cÚ¡ *
__s
, 
__c
, 
size_t
 
__n
)

90 
__THROW
 
	`__asm
 ("memchr"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

92 #ifdeà
__OPTIMIZE__


93 
__ex‹º_®ways_šlše
 *

94 
	`memchr
 (*
__s
, 
__c
, 
size_t
 
__n
è
__THROW


96  
	`__bužtš_memchr
 (
__s
, 
__c
, 
__n
);

99 
__ex‹º_®ways_šlše
 const *

100 
	`memchr
 (cÚ¡ *
__s
, 
__c
, 
size_t
 
__n
è
__THROW


102  
	`__bužtš_memchr
 (
__s
, 
__c
, 
__n
);

105 
	}
}

107 *
	$memchr
 (cÚ¡ *
__s
, 
__c
, 
size_t
 
__n
)

108 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

111 #ifdeà
__USE_GNU


114 #ifdeà
__CORRECT_ISO_CPP_STRING_H_PROTO


115 "C++" *
	$¿wmemchr
 (*
__s
, 
__c
)

116 
__THROW
 
	`__asm
 ("¿wmemchr"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

117 "C++" cÚ¡ *
	$¿wmemchr
 (cÚ¡ *
__s
, 
__c
)

118 
__THROW
 
	`__asm
 ("¿wmemchr"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

120 *
	$¿wmemchr
 (cÚ¡ *
__s
, 
__c
)

121 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

125 #ifdeà
__CORRECT_ISO_CPP_STRING_H_PROTO


126 "C++" *
	$memrchr
 (*
__s
, 
__c
, 
size_t
 
__n
)

127 
__THROW
 
	`__asm
 ("memrchr"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1))

128 
	`__©Œ_acûss
 ((
__»ad_Úly__
, 1, 3));

129 "C++" cÚ¡ *
	$memrchr
 (cÚ¡ *
__s
, 
__c
, 
size_t
 
__n
)

130 
__THROW
 
	`__asm
 ("memrchr"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1))

131 
	`__©Œ_acûss
 ((
__»ad_Úly__
, 1, 3));

133 *
	$memrchr
 (cÚ¡ *
__s
, 
__c
, 
size_t
 
__n
)

134 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1))

135 
	`__©Œ_acûss
 ((
__»ad_Úly__
, 1, 3));

141 *
	$¡rýy
 (*
__»¡riù
 
__de¡
, cÚ¡ *__»¡riù 
__¤c
)

142 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

144 *
	$¡ºýy
 (*
__»¡riù
 
__de¡
,

145 cÚ¡ *
__»¡riù
 
__¤c
, 
size_t
 
__n
)

146 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

149 *
	$¡rÿt
 (*
__»¡riù
 
__de¡
, cÚ¡ *__»¡riù 
__¤c
)

150 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

152 *
	$¡ºÿt
 (*
__»¡riù
 
__de¡
, cÚ¡ *__»¡riù 
__¤c
,

153 
size_t
 
__n
è
__THROW
 
	`__nÚnuÎ
 ((1, 2));

156 
	$¡rcmp
 (cÚ¡ *
__s1
, cÚ¡ *
__s2
)

157 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

159 
	$¡ºcmp
 (cÚ¡ *
__s1
, cÚ¡ *
__s2
, 
size_t
 
__n
)

160 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

163 
	$¡rcÞl
 (cÚ¡ *
__s1
, cÚ¡ *
__s2
)

164 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

166 
size_t
 
	$¡rxäm
 (*
__»¡riù
 
__de¡
,

167 cÚ¡ *
__»¡riù
 
__¤c
, 
size_t
 
__n
)

168 
__THROW
 
	`__nÚnuÎ
 ((2)è
	`__©Œ_acûss
 ((
__wr™e_Úly__
, 1, 3));

170 #ifdeà
__USE_XOPEN2K8


172 
	~<b™s/ty³s/loÿË_t.h
>

175 
	$¡rcÞl_l
 (cÚ¡ *
__s1
, cÚ¡ *
__s2
, 
loÿË_t
 
__l
)

176 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2, 3));

179 
size_t
 
	$¡rxäm_l
 (*
__de¡
, cÚ¡ *
__¤c
, 
size_t
 
__n
,

180 
loÿË_t
 
__l
è
__THROW
 
	`__nÚnuÎ
 ((2, 4))

181 
	`__©Œ_acûss
 ((
__wr™e_Úly__
, 1, 3));

184 #ià(
defšed
 
__USE_XOPEN_EXTENDED
 || defšed 
__USE_XOPEN2K8
 \

185 || 
	`__GLIBC_USE
 (
LIB_EXT2
è|| 
	$__GLIBC_USE
 (
ISOC2X
))

187 *
	$¡rdup
 (cÚ¡ *
__s
)

188 
__THROW
 
__©Œibu‹_m®loc__
 
	`__nÚnuÎ
 ((1));

194 #ià
defšed
 
__USE_XOPEN2K8
 || 
	`__GLIBC_USE
 (
LIB_EXT2
è|| __GLIBC_USE (
ISOC2X
)

195 *
	$¡ºdup
 (cÚ¡ *
__¡ršg
, 
size_t
 
__n
)

196 
__THROW
 
__©Œibu‹_m®loc__
 
	`__nÚnuÎ
 ((1));

199 #ià
defšed
 
__USE_GNU
 && defšed 
__GNUC__


201 
	#¡rdu·
(
s
) \

202 (
__ex‹nsiÚ__
 \

204 cÚ¡ *
__Þd
 = (
s
); \

205 
size_t
 
__Ën
 = 
	`¡¾’
 (
__Þd
) + 1; \

206 *
__Ãw
 = (*è
	`__bužtš_®loÿ
 (
__Ën
); \

207 (*è
	`memýy
 (
__Ãw
, 
__Þd
, 
__Ën
); \

208 
	}
}))

	)

211 
	#¡ºdu·
(
s
, 
n
) \

212 (
__ex‹nsiÚ__
 \

214 cÚ¡ *
__Þd
 = (
s
); \

215 
size_t
 
__Ën
 = 
	`¡ºËn
 (
__Þd
, (
n
)); \

216 *
__Ãw
 = (*è
	`__bužtš_®loÿ
 (
__Ën
 + 1); \

217 
__Ãw
[
__Ën
] = '\0'; \

218 (*è
	`memýy
 (
__Ãw
, 
__Þd
, 
__Ën
); \

219 }))

	)

223 #ifdeà
__CORRECT_ISO_CPP_STRING_H_PROTO


226 *
¡rchr
 (*
__s
, 
__c
)

227 
__THROW
 
__asm
 ("¡rchr"è
__©Œibu‹_pu»__
 
__nÚnuÎ
 ((1));

228 cÚ¡ *
¡rchr
 (cÚ¡ *
__s
, 
__c
)

229 
__THROW
 
__asm
 ("¡rchr"è
__©Œibu‹_pu»__
 
__nÚnuÎ
 ((1));

231 #ifdeà
__OPTIMIZE__


232 
__ex‹º_®ways_šlše
 *

233 
¡rchr
 (*
__s
, 
__c
è
	g__THROW


235  
__bužtš_¡rchr
 (
__s
, 
__c
);

238 
__ex‹º_®ways_šlše
 const *

239 
¡rchr
 (cÚ¡ *
__s
, 
__c
è
	g__THROW


241  
__bužtš_¡rchr
 (
__s
, 
__c
);

246 *
	$¡rchr
 (cÚ¡ *
__s
, 
__c
)

247 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

250 #ifdeà
__CORRECT_ISO_CPP_STRING_H_PROTO


253 *
	`¡¼chr
 (*
__s
, 
__c
)

254 
__THROW
 
	`__asm
 ("¡¼chr"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

255 cÚ¡ *
	`¡¼chr
 (cÚ¡ *
__s
, 
__c
)

256 
__THROW
 
	`__asm
 ("¡¼chr"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

258 #ifdeà
__OPTIMIZE__


259 
__ex‹º_®ways_šlše
 *

260 
	`¡¼chr
 (*
__s
, 
__c
è
__THROW


262  
	`__bužtš_¡¼chr
 (
__s
, 
__c
);

265 
__ex‹º_®ways_šlše
 const *

266 
	`¡¼chr
 (cÚ¡ *
__s
, 
__c
è
__THROW


268  
	`__bužtš_¡¼chr
 (
__s
, 
__c
);

271 
	}
}

273 *
	$¡¼chr
 (cÚ¡ *
__s
, 
__c
)

274 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

277 #ifdeà
__USE_GNU


280 #ifdeà
__CORRECT_ISO_CPP_STRING_H_PROTO


281 "C++" *
	$¡rchºul
 (*
__s
, 
__c
)

282 
__THROW
 
	`__asm
 ("¡rchºul"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

283 "C++" cÚ¡ *
	$¡rchºul
 (cÚ¡ *
__s
, 
__c
)

284 
__THROW
 
	`__asm
 ("¡rchºul"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

286 *
	$¡rchºul
 (cÚ¡ *
__s
, 
__c
)

287 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

293 
size_t
 
	$¡rc¥n
 (cÚ¡ *
__s
, cÚ¡ *
__»jeù
)

294 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

297 
size_t
 
	$¡r¥n
 (cÚ¡ *
__s
, cÚ¡ *
__acû±
)

298 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

300 #ifdeà
__CORRECT_ISO_CPP_STRING_H_PROTO


303 *
	`¡½brk
 (*
__s
, cÚ¡ *
__acû±
)

304 
__THROW
 
	`__asm
 ("¡½brk"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

305 cÚ¡ *
	`¡½brk
 (cÚ¡ *
__s
, cÚ¡ *
__acû±
)

306 
__THROW
 
	`__asm
 ("¡½brk"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

308 #ifdeà
__OPTIMIZE__


309 
__ex‹º_®ways_šlše
 *

310 
	`¡½brk
 (*
__s
, cÚ¡ *
__acû±
è
__THROW


312  
	`__bužtš_¡½brk
 (
__s
, 
__acû±
);

315 
__ex‹º_®ways_šlše
 const *

316 
	`¡½brk
 (cÚ¡ *
__s
, cÚ¡ *
__acû±
è
__THROW


318  
	`__bužtš_¡½brk
 (
__s
, 
__acû±
);

321 
	}
}

323 *
	$¡½brk
 (cÚ¡ *
__s
, cÚ¡ *
__acû±
)

324 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

327 #ifdeà
__CORRECT_ISO_CPP_STRING_H_PROTO


330 *
	`¡r¡r
 (*
__hay¡ack
, cÚ¡ *
__ÃedË
)

331 
__THROW
 
	`__asm
 ("¡r¡r"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

332 cÚ¡ *
	`¡r¡r
 (cÚ¡ *
__hay¡ack
, cÚ¡ *
__ÃedË
)

333 
__THROW
 
	`__asm
 ("¡r¡r"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

335 #ifdeà
__OPTIMIZE__


336 
__ex‹º_®ways_šlše
 *

337 
	`¡r¡r
 (*
__hay¡ack
, cÚ¡ *
__ÃedË
è
__THROW


339  
	`__bužtš_¡r¡r
 (
__hay¡ack
, 
__ÃedË
);

342 
__ex‹º_®ways_šlše
 const *

343 
	`¡r¡r
 (cÚ¡ *
__hay¡ack
, cÚ¡ *
__ÃedË
è
__THROW


345  
	`__bužtš_¡r¡r
 (
__hay¡ack
, 
__ÃedË
);

348 
	}
}

350 *
	$¡r¡r
 (cÚ¡ *
__hay¡ack
, cÚ¡ *
__ÃedË
)

351 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

356 *
	$¡¹ok
 (*
__»¡riù
 
__s
, cÚ¡ *__»¡riù 
__d–im
)

357 
__THROW
 
	`__nÚnuÎ
 ((2));

361 *
	$__¡¹ok_r
 (*
__»¡riù
 
__s
,

362 cÚ¡ *
__»¡riù
 
__d–im
,

363 **
__»¡riù
 
__§ve_±r
)

364 
__THROW
 
	`__nÚnuÎ
 ((2, 3));

365 #ifdeà
__USE_POSIX


366 *
	$¡¹ok_r
 (*
__»¡riù
 
__s
, cÚ¡ *__»¡riù 
__d–im
,

367 **
__»¡riù
 
__§ve_±r
)

368 
__THROW
 
	`__nÚnuÎ
 ((2, 3));

371 #ifdeà
__USE_GNU


373 #ifdeà
__CORRECT_ISO_CPP_STRING_H_PROTO


374 "C++" *
	$¡rÿ£¡r
 (*
__hay¡ack
, cÚ¡ *
__ÃedË
)

375 
__THROW
 
	`__asm
 ("¡rÿ£¡r"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

376 "C++" cÚ¡ *
	$¡rÿ£¡r
 (cÚ¡ *
__hay¡ack
,

377 cÚ¡ *
__ÃedË
)

378 
__THROW
 
	`__asm
 ("¡rÿ£¡r"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

380 *
	$¡rÿ£¡r
 (cÚ¡ *
__hay¡ack
, cÚ¡ *
__ÃedË
)

381 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

385 #ifdeà
__USE_GNU


389 *
	$memmem
 (cÚ¡ *
__hay¡ack
, 
size_t
 
__hay¡ackËn
,

390 cÚ¡ *
__ÃedË
, 
size_t
 
__ÃedËËn
)

391 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 3))

392 
	`__©Œ_acûss
 ((
__»ad_Úly__
, 1, 2))

393 
	`__©Œ_acûss
 ((
__»ad_Úly__
, 3, 4));

397 *
	$__mempýy
 (*
__»¡riù
 
__de¡
,

398 cÚ¡ *
__»¡riù
 
__¤c
, 
size_t
 
__n
)

399 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

400 *
	$mempýy
 (*
__»¡riù
 
__de¡
,

401 cÚ¡ *
__»¡riù
 
__¤c
, 
size_t
 
__n
)

402 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

407 
size_t
 
	$¡¾’
 (cÚ¡ *
__s
)

408 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

410 #ifdef 
__USE_XOPEN2K8


413 
size_t
 
	$¡ºËn
 (cÚ¡ *
__¡ršg
, 
size_t
 
__maxËn
)

414 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

419 *
	$¡»¼Ü
 (
__”ºum
è
__THROW
;

420 #ifdeà
__USE_XOPEN2K


428 #ià
defšed
 
__USE_XOPEN2K
 && !defšed 
__USE_GNU


431 #ifdeà
__REDIRECT_NTH


432 
	`__REDIRECT_NTH
 (
¡»¼Ü_r
,

433 (
__”ºum
, *
__buf
, 
size_t
 
__buæ’
),

434 
__xpg_¡»¼Ü_r
è
	`__nÚnuÎ
 ((2))

435 
	`__©Œ_acûss
 ((
__wr™e_Úly__
, 2, 3));

437 
	$__xpg_¡»¼Ü_r
 (
__”ºum
, *
__buf
, 
size_t
 
__buæ’
)

438 
__THROW
 
	`__nÚnuÎ
 ((2)è
	`__©Œ_acûss
 ((
__wr™e_Úly__
, 2, 3));

439 
	#¡»¼Ü_r
 
__xpg_¡»¼Ü_r


	)

444 *
	$¡»¼Ü_r
 (
__”ºum
, *
__buf
, 
size_t
 
__buæ’
)

445 
__THROW
 
	`__nÚnuÎ
 ((2)è
__wur
 
	`__©Œ_acûss
 ((
__wr™e_Úly__
, 2, 3));

448 #ifdeà
__USE_GNU


450 cÚ¡ *
	$¡»¼Üdesc_Å
 (
__”r
è
__THROW
;

452 cÚ¡ *
	$¡»¼ÜÇme_Å
 (
__”r
è
__THROW
;

456 #ifdeà
__USE_XOPEN2K8


458 *
	$¡»¼Ü_l
 (
__”ºum
, 
loÿË_t
 
__l
è
__THROW
;

461 #ifdeà
__USE_MISC


462 
	~<¡ršgs.h
>

466 
	$ex¶ic™_bz”o
 (*
__s
, 
size_t
 
__n
è
__THROW
 
	`__nÚnuÎ
 ((1))

467 
	`__fÜtif›d_©Œ_acûss
 (
__wr™e_Úly__
, 1, 2);

471 *
	$¡r£p
 (**
__»¡riù
 
__¡ršgp
,

472 cÚ¡ *
__»¡riù
 
__d–im
)

473 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

476 #ifdef 
__USE_XOPEN2K8


478 *
	$¡rsigÇl
 (
__sig
è
__THROW
;

480 #ifdeà
__USE_GNU


482 cÚ¡ *
	$sigabb»v_Å
 (
__sig
è
__THROW
;

485 cÚ¡ *
	$sigdesü_Å
 (
__sig
è
__THROW
;

489 *
	$__¡pýy
 (*
__»¡riù
 
__de¡
, cÚ¡ *__»¡riù 
__¤c
)

490 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

491 *
	$¡pýy
 (*
__»¡riù
 
__de¡
, cÚ¡ *__»¡riù 
__¤c
)

492 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

496 *
	$__¡²ýy
 (*
__»¡riù
 
__de¡
,

497 cÚ¡ *
__»¡riù
 
__¤c
, 
size_t
 
__n
)

498 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

499 *
	$¡²ýy
 (*
__»¡riù
 
__de¡
,

500 cÚ¡ *
__»¡riù
 
__¤c
, 
size_t
 
__n
)

501 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

504 #ifdef 
__USE_GNU


506 
	$¡rv”scmp
 (cÚ¡ *
__s1
, cÚ¡ *
__s2
)

507 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

510 *
	$¡räy
 (*
__¡ršg
è
__THROW
 
	`__nÚnuÎ
 ((1));

513 *
	$memäob
 (*
__s
, 
size_t
 
__n
è
__THROW
 
	`__nÚnuÎ
 ((1))

514 
	`__©Œ_acûss
 ((
__»ad_wr™e__
, 1, 2));

516 #iâdeà
ba£Çme


521 #ifdeà
__CORRECT_ISO_CPP_STRING_H_PROTO


522 "C++" *
	$ba£Çme
 (*
__fž’ame
)

523 
__THROW
 
	`__asm
 ("ba£Çme"è
	`__nÚnuÎ
 ((1));

524 "C++" cÚ¡ *
	$ba£Çme
 (cÚ¡ *
__fž’ame
)

525 
__THROW
 
	`__asm
 ("ba£Çme"è
	`__nÚnuÎ
 ((1));

527 *
	$ba£Çme
 (cÚ¡ *
__fž’ame
è
__THROW
 
	`__nÚnuÎ
 ((1));

532 #ià
	`__GNUC_PREREQ
 (3,4)

533 #ià
__USE_FORTIFY_LEVEL
 > 0 && 
defšed
 
__fÜtify_funùiÚ


535 
	~<b™s/¡ršg_fÜtif›d.h
>

539 
__END_DECLS


	@/usr/include/alloca.h

18 #iâdef 
_ALLOCA_H


19 
	#_ALLOCA_H
 1

	)

21 
	~<ã©u»s.h
>

23 
	#__Ãed_size_t


	)

24 
	~<¡ddef.h
>

26 
	g__BEGIN_DECLS


29 #undeà
®loÿ


32 *
	$®loÿ
 (
size_t
 
__size
è
__THROW
;

34 #ifdef 
__GNUC__


35 
	#®loÿ
(
size
è
	`__bužtš_®loÿ
 (size)

	)

38 
__END_DECLS


	@/usr/include/bits/floatn.h

19 #iâdeà
_BITS_FLOATN_H


20 
	#_BITS_FLOATN_H


	)

22 
	~<ã©u»s.h
>

29 #ià(
defšed
 
__x86_64__
 \

30 ? 
__GNUC_PREREQ
 (4, 3) \

31 : (
defšed
 
__GNU__
 ? 
	$__GNUC_PREREQ
 (4, 5è: 
	$__GNUC_PREREQ
 (4, 4)))

32 
	#__HAVE_FLOAT128
 1

	)

34 
	#__HAVE_FLOAT128
 0

	)

39 #ià
__HAVE_FLOAT128


40 
	#__HAVE_DISTINCT_FLOAT128
 1

	)

42 
	#__HAVE_DISTINCT_FLOAT128
 0

	)

48 
	#__HAVE_FLOAT64X
 1

	)

54 
	#__HAVE_FLOAT64X_LONG_DOUBLE
 1

	)

56 #iâdeà
__ASSEMBLER__


60 #ià
__HAVE_FLOAT128


61 #ià!
	`__GNUC_PREREQ
 (7, 0è|| (
defšed
 
__ýlu¥lus
 && !__GNUC_PREREQ (13, 0))

63 
	#__f128
(
x
èx##
q


	)

65 
	#__f128
(
x
èx##
f128


	)

70 #ià
__HAVE_FLOAT128


71 #ià!
	`__GNUC_PREREQ
 (7, 0è|| (
defšed
 
__ýlu¥lus
 && !__GNUC_PREREQ (13, 0))

74 
_Com¶ex
 
	t__cæßt128
 
	t__©Œibu‹__
 ((
	t__mode__
 (
	t__TC__
)));

75 
	#__CFLOAT128
 
__cæßt128


	)

77 
	#__CFLOAT128
 
_Com¶ex
 
_Flßt128


	)

82 #ià
__HAVE_FLOAT128


85 #ià!
	`__GNUC_PREREQ
 (7, 0è|| (
defšed
 
__ýlu¥lus
 && !__GNUC_PREREQ (13, 0))

86 
__æßt128
 
	t_Flßt128
;

90 #ià!
	`__GNUC_PREREQ
 (7, 0)

91 
	#__bužtš_huge_v®f128
(è((
_Flßt128
è
	`__bužtš_huge_v®
 ())

	)

99 #ià!
	`__GNUC_PREREQ
 (7, 0)

100 
	#__bužtš_cÝysignf128
 
__bužtš_cÝysignq


	)

101 
	#__bužtš_çbsf128
 
__bužtš_çbsq


	)

102 
	#__bužtš_šff128
(è((
_Flßt128
è
	`__bužtš_šf
 ())

	)

103 
	#__bužtš_Çnf128
(
x
è((
_Flßt128
è
	`__bužtš_Çn
 (x))

	)

104 
	#__bužtš_Çnsf128
(
x
è((
_Flßt128
è
	`__bužtš_Çns
 (x))

	)

111 #ià!
	`__GNUC_PREREQ
 (6, 0)

112 
	#__bužtš_signb™f128
 
__signb™f128


	)

119 
	~<b™s/æßŠ-commÚ.h
>

	@/usr/include/bits/flt-eval-method.h

19 #iâdeà
_MATH_H


23 #ifdeà
__FLT_EVAL_METHOD__


24 #ià
__FLT_EVAL_METHOD__
 == -1

25 
	#__GLIBC_FLT_EVAL_METHOD
 2

	)

27 
	#__GLIBC_FLT_EVAL_METHOD
 
__FLT_EVAL_METHOD__


	)

29 #–ià
defšed
 
__x86_64__


30 
	#__GLIBC_FLT_EVAL_METHOD
 0

	)

32 
	#__GLIBC_FLT_EVAL_METHOD
 2

	)

	@/usr/include/bits/fp-fast.h

19 #iâdeà
_MATH_H


23 #ifdeà
__USE_ISOC99


27 #ifdeà
__FP_FAST_FMA


28 
	#FP_FAST_FMA
 1

	)

31 #ifdeà
__FP_FAST_FMAF


32 
	#FP_FAST_FMAF
 1

	)

35 #ifdeà
__FP_FAST_FMAL


36 
	#FP_FAST_FMAL
 1

	)

	@/usr/include/bits/fp-logb.h

19 #iâdeà
_MATH_H


23 
	#__FP_LOGB0_IS_MIN
 1

	)

24 
	#__FP_LOGBNAN_IS_MIN
 1

	)

	@/usr/include/bits/getopt_posix.h

20 #iâdeà
_GETOPT_POSIX_H


21 
	#_GETOPT_POSIX_H
 1

	)

23 #ià!
defšed
 
_UNISTD_H
 && !defšed 
_STDIO_H


27 
	~<b™s/g‘Ýt_cÜe.h
>

29 
	g__BEGIN_DECLS


31 #ià
defšed
 
__USE_POSIX2
 && !defšed 
__USE_POSIX_IMPLICITLY
 \

32 && !
defšed
 
	g__USE_GNU
 && !defšed 
	g_GETOPT_H


37 #ifdeà
__REDIRECT


38 
__REDIRECT_NTH
 (
g‘Ýt
, (
___¬gc
, *cÚ¡ *
___¬gv
,

39 cÚ¡ *
__shÜtÝts
),

40 
__posix_g‘Ýt
);

42 
	$__posix_g‘Ýt
 (
___¬gc
, *cÚ¡ *
___¬gv
,

43 cÚ¡ *
__shÜtÝts
)

44 
__THROW
 
	`__nÚnuÎ
 ((2, 3));

45 
	#g‘Ýt
 
__posix_g‘Ýt


	)

49 
__END_DECLS


	@/usr/include/bits/iscanonical.h

19 #iâdeà
_MATH_H


23 
	$__isÿnÚiÿÎ
 (
__x
)

24 
__THROW
 
	`__©Œibu‹__
 ((
__cÚ¡__
));

25 
	#__isÿnÚiÿlf
(
x
è((è(
	`__ty³of
 (x)è(x), 1)

	)

26 
	#__isÿnÚiÿl
(
x
è((è(
	`__ty³of
 (x)è(x), 1)

	)

27 #ià
__HAVE_DISTINCT_FLOAT128


28 
	#__isÿnÚiÿlf128
(
x
è((è(
	`__ty³of
 (x)è(x), 1)

	)

37 #iâdeà
__ýlu¥lus


38 
	#isÿnÚiÿl
(
x
è
	`__MATH_TG
 ((x), 
__isÿnÚiÿl
, (x))

	)

47 
šlše
 
	`isÿnÚiÿl
 (
__v®
è{  
	`__isÿnÚiÿlf
 (__val); }

48 
šlše
 
	`isÿnÚiÿl
 (
__v®
è{  
	`__isÿnÚiÿl
 (__val); }

49 
šlše
 
	`isÿnÚiÿl
 (
__v®
è{  
	`__isÿnÚiÿÎ
 (__val); }

50 #ià
__HAVE_DISTINCT_FLOAT128


51 
šlše
 
	`isÿnÚiÿl
 (
_Flßt128
 
__v®
è{  
	`__isÿnÚiÿlf128
 (__val); }

53 
	}
}

	@/usr/include/bits/libc-header-start.h

27 #iâdeà
__GLIBC_INTERNAL_STARTING_HEADER_IMPLEMENTATION


31 #undeà
__GLIBC_INTERNAL_STARTING_HEADER_IMPLEMENTATION


33 
	~<ã©u»s.h
>

37 #undeà
__GLIBC_USE_LIB_EXT2


38 #ià(
defšed
 
__USE_GNU
 \

39 || (
defšed
 
	g__STDC_WANT_LIB_EXT2__
 && __STDC_WANT_LIB_EXT2__ > 0))

40 
	#__GLIBC_USE_LIB_EXT2
 1

	)

42 
	#__GLIBC_USE_LIB_EXT2
 0

	)

67 #undeà
__GLIBC_USE_IEC_60559_BFP_EXT


68 #ià
defšed
 
__USE_GNU
 || defšed 
__STDC_WANT_IEC_60559_BFP_EXT__


69 
	#__GLIBC_USE_IEC_60559_BFP_EXT
 1

	)

71 
	#__GLIBC_USE_IEC_60559_BFP_EXT
 0

	)

73 #undeà
__GLIBC_USE_IEC_60559_BFP_EXT_C2X


74 #ià
__GLIBC_USE
 (
IEC_60559_BFP_EXT
è|| __GLIBC_USE (
ISOC2X
)

75 
	#__GLIBC_USE_IEC_60559_BFP_EXT_C2X
 1

	)

77 
	#__GLIBC_USE_IEC_60559_BFP_EXT_C2X
 0

	)

79 #undeà
__GLIBC_USE_IEC_60559_EXT


80 #ià
__GLIBC_USE
 (
IEC_60559_BFP_EXT
è|| 
defšed
 
__STDC_WANT_IEC_60559_EXT__


81 
	#__GLIBC_USE_IEC_60559_EXT
 1

	)

83 
	#__GLIBC_USE_IEC_60559_EXT
 0

	)

90 #undeà
__GLIBC_USE_IEC_60559_FUNCS_EXT


91 #ià
defšed
 
__USE_GNU
 || defšed 
__STDC_WANT_IEC_60559_FUNCS_EXT__


92 
	#__GLIBC_USE_IEC_60559_FUNCS_EXT
 1

	)

94 
	#__GLIBC_USE_IEC_60559_FUNCS_EXT
 0

	)

96 #undeà
__GLIBC_USE_IEC_60559_FUNCS_EXT_C2X


97 #ià
__GLIBC_USE
 (
IEC_60559_FUNCS_EXT
è|| __GLIBC_USE (
ISOC2X
)

98 
	#__GLIBC_USE_IEC_60559_FUNCS_EXT_C2X
 1

	)

100 
	#__GLIBC_USE_IEC_60559_FUNCS_EXT_C2X
 0

	)

105 #undeà
__GLIBC_USE_IEC_60559_TYPES_EXT


106 #ià
defšed
 
__USE_GNU
 || defšed 
__STDC_WANT_IEC_60559_TYPES_EXT__


107 
	#__GLIBC_USE_IEC_60559_TYPES_EXT
 1

	)

109 
	#__GLIBC_USE_IEC_60559_TYPES_EXT
 0

	)

	@/usr/include/bits/math-vector.h

19 #iâdeà
_MATH_H


25 
	~<b™s/libm-simd-deþ-¡ubs.h
>

27 #ià
defšed
 
__x86_64__
 && defšed 
__FAST_MATH__


28 #ià
defšed
 
_OPENMP
 && _OPENMP >= 201307

30 
	#__DECL_SIMD_x86_64
 
	`_P¿gma
 ("om°deþ¬simd‚Ùšb¿nch")

	)

31 #–ià
__GNUC_PREREQ
 (6,0)

33 
	#__DECL_SIMD_x86_64
 
	`__©Œibu‹__
 ((
	`__simd__
 ("nÙšb¿nch")))

	)

36 #ifdeà
__DECL_SIMD_x86_64


37 #undeà
__DECL_SIMD_cos


38 
	#__DECL_SIMD_cos
 
__DECL_SIMD_x86_64


	)

39 #undeà
__DECL_SIMD_cosf


40 
	#__DECL_SIMD_cosf
 
__DECL_SIMD_x86_64


	)

41 #undeà
__DECL_SIMD_sš


42 
	#__DECL_SIMD_sš
 
__DECL_SIMD_x86_64


	)

43 #undeà
__DECL_SIMD_sšf


44 
	#__DECL_SIMD_sšf
 
__DECL_SIMD_x86_64


	)

45 #undeà
__DECL_SIMD_sšcos


46 
	#__DECL_SIMD_sšcos
 
__DECL_SIMD_x86_64


	)

47 #undeà
__DECL_SIMD_sšcosf


48 
	#__DECL_SIMD_sšcosf
 
__DECL_SIMD_x86_64


	)

49 #undeà
__DECL_SIMD_log


50 
	#__DECL_SIMD_log
 
__DECL_SIMD_x86_64


	)

51 #undeà
__DECL_SIMD_logf


52 
	#__DECL_SIMD_logf
 
__DECL_SIMD_x86_64


	)

53 #undeà
__DECL_SIMD_exp


54 
	#__DECL_SIMD_exp
 
__DECL_SIMD_x86_64


	)

55 #undeà
__DECL_SIMD_expf


56 
	#__DECL_SIMD_expf
 
__DECL_SIMD_x86_64


	)

57 #undeà
__DECL_SIMD_pow


58 
	#__DECL_SIMD_pow
 
__DECL_SIMD_x86_64


	)

59 #undeà
__DECL_SIMD_powf


60 
	#__DECL_SIMD_powf
 
__DECL_SIMD_x86_64


	)

61 #undeà
__DECL_SIMD_acos


62 
	#__DECL_SIMD_acos
 
__DECL_SIMD_x86_64


	)

63 #undeà
__DECL_SIMD_acosf


64 
	#__DECL_SIMD_acosf
 
__DECL_SIMD_x86_64


	)

65 #undeà
__DECL_SIMD_©ª


66 
	#__DECL_SIMD_©ª
 
__DECL_SIMD_x86_64


	)

67 #undeà
__DECL_SIMD_©ªf


68 
	#__DECL_SIMD_©ªf
 
__DECL_SIMD_x86_64


	)

69 #undeà
__DECL_SIMD_asš


70 
	#__DECL_SIMD_asš
 
__DECL_SIMD_x86_64


	)

71 #undeà
__DECL_SIMD_asšf


72 
	#__DECL_SIMD_asšf
 
__DECL_SIMD_x86_64


	)

73 #undeà
__DECL_SIMD_hypÙ


74 
	#__DECL_SIMD_hypÙ
 
__DECL_SIMD_x86_64


	)

75 #undeà
__DECL_SIMD_hypÙf


76 
	#__DECL_SIMD_hypÙf
 
__DECL_SIMD_x86_64


	)

77 #undeà
__DECL_SIMD_exp2


78 
	#__DECL_SIMD_exp2
 
__DECL_SIMD_x86_64


	)

79 #undeà
__DECL_SIMD_exp2f


80 
	#__DECL_SIMD_exp2f
 
__DECL_SIMD_x86_64


	)

81 #undeà
__DECL_SIMD_exp10


82 
	#__DECL_SIMD_exp10
 
__DECL_SIMD_x86_64


	)

83 #undeà
__DECL_SIMD_exp10f


84 
	#__DECL_SIMD_exp10f
 
__DECL_SIMD_x86_64


	)

85 #undeà
__DECL_SIMD_cosh


86 
	#__DECL_SIMD_cosh
 
__DECL_SIMD_x86_64


	)

87 #undeà
__DECL_SIMD_coshf


88 
	#__DECL_SIMD_coshf
 
__DECL_SIMD_x86_64


	)

89 #undeà
__DECL_SIMD_expm1


90 
	#__DECL_SIMD_expm1
 
__DECL_SIMD_x86_64


	)

91 #undeà
__DECL_SIMD_expm1f


92 
	#__DECL_SIMD_expm1f
 
__DECL_SIMD_x86_64


	)

93 #undeà
__DECL_SIMD_sšh


94 
	#__DECL_SIMD_sšh
 
__DECL_SIMD_x86_64


	)

95 #undeà
__DECL_SIMD_sšhf


96 
	#__DECL_SIMD_sšhf
 
__DECL_SIMD_x86_64


	)

97 #undeà
__DECL_SIMD_cb¹


98 
	#__DECL_SIMD_cb¹
 
__DECL_SIMD_x86_64


	)

99 #undeà
__DECL_SIMD_cb¹f


100 
	#__DECL_SIMD_cb¹f
 
__DECL_SIMD_x86_64


	)

101 #undeà
__DECL_SIMD_©ª2


102 
	#__DECL_SIMD_©ª2
 
__DECL_SIMD_x86_64


	)

103 #undeà
__DECL_SIMD_©ª2f


104 
	#__DECL_SIMD_©ª2f
 
__DECL_SIMD_x86_64


	)

105 #undeà
__DECL_SIMD_log10


106 
	#__DECL_SIMD_log10
 
__DECL_SIMD_x86_64


	)

107 #undeà
__DECL_SIMD_log10f


108 
	#__DECL_SIMD_log10f
 
__DECL_SIMD_x86_64


	)

109 #undeà
__DECL_SIMD_log2


110 
	#__DECL_SIMD_log2
 
__DECL_SIMD_x86_64


	)

111 #undeà
__DECL_SIMD_log2f


112 
	#__DECL_SIMD_log2f
 
__DECL_SIMD_x86_64


	)

113 #undeà
__DECL_SIMD_log1p


114 
	#__DECL_SIMD_log1p
 
__DECL_SIMD_x86_64


	)

115 #undeà
__DECL_SIMD_log1pf


116 
	#__DECL_SIMD_log1pf
 
__DECL_SIMD_x86_64


	)

117 #undeà
__DECL_SIMD_©ªh


118 
	#__DECL_SIMD_©ªh
 
__DECL_SIMD_x86_64


	)

119 #undeà
__DECL_SIMD_©ªhf


120 
	#__DECL_SIMD_©ªhf
 
__DECL_SIMD_x86_64


	)

121 #undeà
__DECL_SIMD_acosh


122 
	#__DECL_SIMD_acosh
 
__DECL_SIMD_x86_64


	)

123 #undeà
__DECL_SIMD_acoshf


124 
	#__DECL_SIMD_acoshf
 
__DECL_SIMD_x86_64


	)

125 #undeà
__DECL_SIMD_”f


126 
	#__DECL_SIMD_”f
 
__DECL_SIMD_x86_64


	)

127 #undeà
__DECL_SIMD_”ff


128 
	#__DECL_SIMD_”ff
 
__DECL_SIMD_x86_64


	)

129 #undeà
__DECL_SIMD_nh


130 
	#__DECL_SIMD_nh
 
__DECL_SIMD_x86_64


	)

131 #undeà
__DECL_SIMD_nhf


132 
	#__DECL_SIMD_nhf
 
__DECL_SIMD_x86_64


	)

133 #undeà
__DECL_SIMD_asšh


134 
	#__DECL_SIMD_asšh
 
__DECL_SIMD_x86_64


	)

135 #undeà
__DECL_SIMD_asšhf


136 
	#__DECL_SIMD_asšhf
 
__DECL_SIMD_x86_64


	)

137 #undeà
__DECL_SIMD_”fc


138 
	#__DECL_SIMD_”fc
 
__DECL_SIMD_x86_64


	)

139 #undeà
__DECL_SIMD_”fcf


140 
	#__DECL_SIMD_”fcf
 
__DECL_SIMD_x86_64


	)

141 #undeà
__DECL_SIMD_n


142 
	#__DECL_SIMD_n
 
__DECL_SIMD_x86_64


	)

143 #undeà
__DECL_SIMD_nf


144 
	#__DECL_SIMD_nf
 
__DECL_SIMD_x86_64


	)

	@/usr/include/bits/mathcalls-helper-functions.h

20 
__MATHDECL_ALIAS
 (, 
__åþassify
,, (
_MdoubË_
 
__v®ue
), 
åþassify
)

21 
__©Œibu‹__
 ((
__cÚ¡__
));

24 
__MATHDECL_ALIAS
 (, 
__signb™
,, (
_MdoubË_
 
__v®ue
), 
signb™
)

25 
__©Œibu‹__
 ((
__cÚ¡__
));

29 
__MATHDECL_ALIAS
 (, 
__isšf
,, (
_MdoubË_
 
__v®ue
), 
isšf
)

30 
__©Œibu‹__
 ((
__cÚ¡__
));

33 
__MATHDECL_ALIAS
 (, 
__fš™e
,, (
_MdoubË_
 
__v®ue
), 
fš™e
)

34 
__©Œibu‹__
 ((
__cÚ¡__
));

37 
__MATHDECL_ALIAS
 (, 
__i¢ª
,, (
_MdoubË_
 
__v®ue
), 
i¢ª
)

38 
__©Œibu‹__
 ((
__cÚ¡__
));

41 
__MATHDECL_ALIAS
 (, 
__i£qsig
,, (
_MdoubË_
 
__x
, _MdoubË_ 
__y
), 
i£qsig
);

44 
__MATHDECL_ALIAS
 (, 
__issigÇlšg
,, (
_MdoubË_
 
__v®ue
), 
issigÇlšg
)

45 
__©Œibu‹__
 ((
__cÚ¡__
));

	@/usr/include/bits/mathcalls-narrow.h

19 #iâdeà
_MATH_H


24 
__MATHCALL_NARROW
 (
__MATHCALL_NAME
 (
add
), 
__MATHCALL_REDIR_NAME
 (add), 2);

27 
__MATHCALL_NARROW
 (
__MATHCALL_NAME
 (
div
), 
__MATHCALL_REDIR_NAME
 (div), 2);

30 
__MATHCALL_NARROW
 (
__MATHCALL_NAME
 (
fma
), 
__MATHCALL_REDIR_NAME2
 (fma), 3);

33 
__MATHCALL_NARROW
 (
__MATHCALL_NAME
 (
mul
), 
__MATHCALL_REDIR_NAME
 (mul), 2);

36 
__MATHCALL_NARROW
 (
__MATHCALL_NAME
 (
sq¹
), 
__MATHCALL_REDIR_NAME2
 (sqrt), 1);

39 
__MATHCALL_NARROW
 (
__MATHCALL_NAME
 (
sub
), 
__MATHCALL_REDIR_NAME
 (sub), 2);

	@/usr/include/bits/mathcalls.h

45 #iâdeà
_MATH_H


53 
__MATHCALL_VEC
 (
acos
,, (
_MdoubË_
 
__x
));

55 
__MATHCALL_VEC
 (
asš
,, (
_MdoubË_
 
__x
));

57 
__MATHCALL_VEC
 (
©ª
,, (
_MdoubË_
 
__x
));

59 
__MATHCALL_VEC
 (
©ª2
,, (
_MdoubË_
 
__y
, _MdoubË_ 
__x
));

62 
__MATHCALL_VEC
 (
cos
,, (
_MdoubË_
 
__x
));

64 
__MATHCALL_VEC
 (
sš
,, (
_MdoubË_
 
__x
));

66 
__MATHCALL_VEC
 (
n
,, (
_MdoubË_
 
__x
));

71 
__MATHCALL_VEC
 (
cosh
,, (
_MdoubË_
 
__x
));

73 
__MATHCALL_VEC
 (
sšh
,, (
_MdoubË_
 
__x
));

75 
__MATHCALL_VEC
 (
nh
,, (
_MdoubË_
 
__x
));

77 #ifdeà
__USE_GNU


79 
__MATHDECL_VEC
 (,
sšcos
,,

80 (
_MdoubË_
 
__x
, _MdoubË_ *
__sšx
, _MdoubË_ *
__cosx
));

83 #ià
defšed
 
__USE_XOPEN_EXTENDED
 || defšed 
__USE_ISOC99


85 
__MATHCALL_VEC
 (
acosh
,, (
_MdoubË_
 
__x
));

87 
__MATHCALL_VEC
 (
asšh
,, (
_MdoubË_
 
__x
));

89 
__MATHCALL_VEC
 (
©ªh
,, (
_MdoubË_
 
__x
));

95 
__MATHCALL_VEC
 (
exp
,, (
_MdoubË_
 
__x
));

98 
__MATHCALL
 (
äexp
,, (
_MdoubË_
 
__x
, *
__expÚ’t
));

101 
__MATHCALL
 (
ldexp
,, (
_MdoubË_
 
__x
, 
__expÚ’t
));

104 
__MATHCALL_VEC
 (
log
,, (
_MdoubË_
 
__x
));

107 
__MATHCALL_VEC
 (
log10
,, (
_MdoubË_
 
__x
));

110 
__MATHCALL
 (
modf
,, (
_MdoubË_
 
__x
, _MdoubË_ *
__Œ
)è
__nÚnuÎ
 ((2));

112 #ià
__GLIBC_USE
 (
IEC_60559_FUNCS_EXT_C2X
)

114 
__MATHCALL_VEC
 (
exp10
,, (
_MdoubË_
 
__x
));

117 #ià
defšed
 
__USE_XOPEN_EXTENDED
 || defšed 
__USE_ISOC99


119 
__MATHCALL_VEC
 (
expm1
,, (
_MdoubË_
 
__x
));

122 
__MATHCALL_VEC
 (
log1p
,, (
_MdoubË_
 
__x
));

125 
__MATHCALL
 (
logb
,, (
_MdoubË_
 
__x
));

128 #ifdeà
__USE_ISOC99


130 
__MATHCALL_VEC
 (
exp2
,, (
_MdoubË_
 
__x
));

133 
__MATHCALL_VEC
 (
log2
,, (
_MdoubË_
 
__x
));

140 
__MATHCALL_VEC
 (
pow
,, (
_MdoubË_
 
__x
, _MdoubË_ 
__y
));

143 
__MATHCALL
 (
sq¹
,, (
_MdoubË_
 
__x
));

145 #ià
defšed
 
__USE_XOPEN
 || defšed 
__USE_ISOC99


147 
__MATHCALL_VEC
 (
hypÙ
,, (
_MdoubË_
 
__x
, _MdoubË_ 
__y
));

150 #ià
defšed
 
__USE_XOPEN_EXTENDED
 || defšed 
__USE_ISOC99


152 
__MATHCALL_VEC
 (
cb¹
,, (
_MdoubË_
 
__x
));

159 
__MATHCALLX
 (
ûž
,, (
_MdoubË_
 
__x
), (
__cÚ¡__
));

162 
__MATHCALLX
 (
çbs
,, (
_MdoubË_
 
__x
), (
__cÚ¡__
));

165 
__MATHCALLX
 (
æoÜ
,, (
_MdoubË_
 
__x
), (
__cÚ¡__
));

168 
__MATHCALL
 (
fmod
,, (
_MdoubË_
 
__x
, _MdoubË_ 
__y
));

170 #ifdeà
__USE_MISC


171 #ià((!
defšed
 
__ýlu¥lus
 \

172 || 
	g__ýlu¥lus
 < 201103L \

173 || 
	g__MATH_DECLARING_DOUBLE
 == 0)) \

174 && !
__MATH_DECLARING_FLOATN


177 
__MATHDECL_ALIAS
 (,
isšf
,, (
_MdoubË_
 
__v®ue
), isinf)

178 
__©Œibu‹__
 ((
__cÚ¡__
));

181 #ià!
__MATH_DECLARING_FLOATN


183 
__MATHDECL_ALIAS
 (,
fš™e
,, (
_MdoubË_
 
__v®ue
), finite)

184 
__©Œibu‹__
 ((
__cÚ¡__
));

187 
__MATHCALL
 (
d»m
,, (
_MdoubË_
 
__x
, _MdoubË_ 
__y
));

191 
__MATHCALL
 (
signifiÿnd
,, (
_MdoubË_
 
__x
));

196 #ifdeà
__USE_ISOC99


198 
__MATHCALLX
 (
cÝysign
,, (
_MdoubË_
 
__x
, _MdoubË_ 
__y
), (
__cÚ¡__
));

201 #ifdeà
__USE_ISOC99


203 
__MATHCALL
 (
Çn
,, (cÚ¡ *
__gb
));

207 #ià
defšed
 
__USE_MISC
 || (defšed 
__USE_XOPEN
 && !defšed 
__USE_XOPEN2K
)

208 #ià((!
defšed
 
__ýlu¥lus
 \

209 || 
	g__ýlu¥lus
 < 201103L \

210 || 
	g__MATH_DECLARING_DOUBLE
 == 0)) \

211 && !
__MATH_DECLARING_FLOATN


213 
__MATHDECL_ALIAS
 (,
i¢ª
,, (
_MdoubË_
 
__v®ue
), isnan)

214 
__©Œibu‹__
 ((
__cÚ¡__
));

218 #ià
defšed
 
__USE_MISC
 || (defšed 
__USE_XOPEN
 && 
__MATH_DECLARING_DOUBLE
)

220 
__MATHCALL
 (
j0
,, (
_MdoubË_
));

221 
__MATHCALL
 (
j1
,, (
_MdoubË_
));

222 
__MATHCALL
 (
jn
,, (, 
_MdoubË_
));

223 
__MATHCALL
 (
y0
,, (
_MdoubË_
));

224 
__MATHCALL
 (
y1
,, (
_MdoubË_
));

225 
__MATHCALL
 (
yn
,, (, 
_MdoubË_
));

229 #ià
defšed
 
__USE_XOPEN
 || defšed 
__USE_ISOC99


231 
__MATHCALL_VEC
 (
”f
,, (
_MdoubË_
));

232 
__MATHCALL_VEC
 (
”fc
,, (
_MdoubË_
));

233 
__MATHCALL
 (
lgamma
,, (
_MdoubË_
));

236 #ifdeà
__USE_ISOC99


238 
__MATHCALL
 (
tgamma
,, (
_MdoubË_
));

241 #ià
defšed
 
__USE_MISC
 || (defšed 
__USE_XOPEN
 && !defšed 
__USE_XOPEN2K
)

242 #ià!
__MATH_DECLARING_FLOATN


244 
__MATHCALL
 (
gamma
,, (
_MdoubË_
));

248 #ifdeà
__USE_MISC


252 
__MATHCALL
 (
lgamma
,
_r
, (
_MdoubË_
, *
__signgamp
));

256 #ià
defšed
 
__USE_XOPEN_EXTENDED
 || defšed 
__USE_ISOC99


259 
__MATHCALL
 (
ršt
,, (
_MdoubË_
 
__x
));

262 
__MATHCALL
 (
Ãxá”
,, (
_MdoubË_
 
__x
, _MdoubË_ 
__y
));

263 #ià
defšed
 
__USE_ISOC99
 && !defšed 
__LDBL_COMPAT
 && !
__MATH_DECLARING_FLOATN


264 
__MATHCALL
 (
Ãx‰ow¬d
,, (
_MdoubË_
 
__x
, 
__y
));

267 #ià
__GLIBC_USE
 (
IEC_60559_BFP_EXT_C2X
è|| 
__MATH_DECLARING_FLOATN


269 
__MATHCALL
 (
Ãxtdown
,, (
_MdoubË_
 
__x
));

271 
__MATHCALL
 (
Ãxtup
,, (
_MdoubË_
 
__x
));

275 
__MATHCALL
 (
»mašd”
,, (
_MdoubË_
 
__x
, _MdoubË_ 
__y
));

277 #ifdeà
__USE_ISOC99


279 
__MATHCALL
 (
sÿlbn
,, (
_MdoubË_
 
__x
, 
__n
));

283 
__MATHDECL
 (,
žogb
,, (
_MdoubË_
 
__x
));

286 #ià
__GLIBC_USE
 (
IEC_60559_BFP_EXT_C2X
è|| 
__MATH_DECLARING_FLOATN


288 
__MATHDECL
 (, 
Îogb
,, (
_MdoubË_
 
__x
));

291 #ifdeà
__USE_ISOC99


293 
__MATHCALL
 (
sÿlbÊ
,, (
_MdoubË_
 
__x
, 
__n
));

297 
__MATHCALL
 (
Ã¬byšt
,, (
_MdoubË_
 
__x
));

301 
__MATHCALLX
 (
round
,, (
_MdoubË_
 
__x
), (
__cÚ¡__
));

305 
__MATHCALLX
 (
Œunc
,, (
_MdoubË_
 
__x
), (
__cÚ¡__
));

310 
__MATHCALL
 (
»mquo
,, (
_MdoubË_
 
__x
, _MdoubË_ 
__y
, *
__quo
));

317 
__MATHDECL
 (,
Ìšt
,, (
_MdoubË_
 
__x
));

318 
__ex‹nsiÚ__


319 
__MATHDECL
 (,
Îršt
,, (
_MdoubË_
 
__x
));

323 
__MATHDECL
 (,
Ìound
,, (
_MdoubË_
 
__x
));

324 
__ex‹nsiÚ__


325 
__MATHDECL
 (,
Îround
,, (
_MdoubË_
 
__x
));

329 
__MATHCALL
 (
fdim
,, (
_MdoubË_
 
__x
, _MdoubË_ 
__y
));

331 #ià!
__MATH_DECLARING_FLOATN
 || 
defšed
 
__USE_GNU
 || !
__GLIBC_USE
 (
ISOC2X
)

333 
__MATHCALLX
 (
fmax
,, (
_MdoubË_
 
__x
, _MdoubË_ 
__y
), (
__cÚ¡__
));

336 
__MATHCALLX
 (
fmš
,, (
_MdoubË_
 
__x
, _MdoubË_ 
__y
), (
__cÚ¡__
));

340 
__MATHCALL
 (
fma
,, (
_MdoubË_
 
__x
, _MdoubË_ 
__y
, _MdoubË_ 
__z
));

343 #ià
__GLIBC_USE
 (
IEC_60559_BFP_EXT_C2X
è|| 
__MATH_DECLARING_FLOATN


345 
__MATHCALLX
 (
roundev’
,, (
_MdoubË_
 
__x
), (
__cÚ¡__
));

349 
__MATHDECL
 (
__štmax_t
, 
äomå
,, (
_MdoubË_
 
__x
, 
__round
,

350 
__width
));

354 
__MATHDECL
 (
__uštmax_t
, 
uäomå
,, (
_MdoubË_
 
__x
, 
__round
,

355 
__width
));

360 
__MATHDECL
 (
__štmax_t
, 
äomåx
,, (
_MdoubË_
 
__x
, 
__round
,

361 
__width
));

366 
__MATHDECL
 (
__uštmax_t
, 
uäomåx
,, (
_MdoubË_
 
__x
, 
__round
,

367 
__width
));

370 
__MATHDECL_1
 (, 
ÿnÚiÿlize
,, (
_MdoubË_
 *
__cx
, cÚ¡ _MdoubË_ *
__x
));

373 #ià(
__GLIBC_USE
 (
IEC_60559_BFP_EXT
) \

374 || (
	g__MATH_DECLARING_FLOATN
 \

375 && (
defšed
 
	g__USE_GNU
 || !
	$__GLIBC_USE
 (
ISOC2X
))))

377 
	`__MATHCALLX
 (
fmaxmag
,, (
_MdoubË_
 
__x
, _MdoubË_ 
__y
), (
__cÚ¡__
));

380 
	`__MATHCALLX
 (
fmšmag
,, (
_MdoubË_
 
__x
, _MdoubË_ 
__y
), (
__cÚ¡__
));

383 #ià
	`__GLIBC_USE
 (
ISOC2X
)

385 
	`__MATHCALLX
 (
fmaximum
,, (
_MdoubË_
 
__x
, _MdoubË_ 
__y
), (
__cÚ¡__
));

388 
	`__MATHCALLX
 (
fmšimum
,, (
_MdoubË_
 
__x
, _MdoubË_ 
__y
), (
__cÚ¡__
));

391 
	`__MATHCALLX
 (
fmaximum_num
,, (
_MdoubË_
 
__x
, _MdoubË_ 
__y
), (
__cÚ¡__
));

394 
	`__MATHCALLX
 (
fmšimum_num
,, (
_MdoubË_
 
__x
, _MdoubË_ 
__y
), (
__cÚ¡__
));

397 
	`__MATHCALLX
 (
fmaximum_mag
,, (
_MdoubË_
 
__x
, _MdoubË_ 
__y
), (
__cÚ¡__
));

400 
	`__MATHCALLX
 (
fmšimum_mag
,, (
_MdoubË_
 
__x
, _MdoubË_ 
__y
), (
__cÚ¡__
));

403 
	`__MATHCALLX
 (
fmaximum_mag_num
,, (
_MdoubË_
 
__x
, _MdoubË_ 
__y
), (
__cÚ¡__
));

406 
	`__MATHCALLX
 (
fmšimum_mag_num
,, (
_MdoubË_
 
__x
, _MdoubË_ 
__y
), (
__cÚ¡__
));

409 #ià
	`__GLIBC_USE
 (
IEC_60559_EXT
è|| 
__MATH_DECLARING_FLOATN


411 
	`__MATHDECL_1
 (, 
tÙ®Üd”
,, (cÚ¡ 
_MdoubË_
 *
__x
,

412 cÚ¡ 
_MdoubË_
 *
__y
))

413 
__©Œibu‹_pu»__
;

416 
	`__MATHDECL_1
 (, 
tÙ®Üd”mag
,, (cÚ¡ 
_MdoubË_
 *
__x
,

417 cÚ¡ 
_MdoubË_
 *
__y
))

418 
__©Œibu‹_pu»__
;

421 
	`__MATHCALL
 (
g‘·ylßd
,, (cÚ¡ 
_MdoubË_
 *
__x
));

424 
	`__MATHDECL_1
 (, 
£aylßd
,, (
_MdoubË_
 *
__x
, _MdoubË_ 
__·ylßd
));

427 
	`__MATHDECL_1
 (, 
£aylßdsig
,, (
_MdoubË_
 *
__x
, _MdoubË_ 
__·ylßd
));

430 #ià(
defšed
 
__USE_MISC
 || (defšed 
__USE_XOPEN_EXTENDED
 \

431 && 
__MATH_DECLARING_DOUBLE
 \

432 && !
defšed
 
__USE_XOPEN2K8
)) \

433 && !
__MATH_DECLARING_FLOATN


435 
	`__MATHCALL
 (
sÿlb
,, (
_MdoubË_
 
__x
, _MdoubË_ 
__n
));

	@/usr/include/bits/stdint-intn.h

19 #iâdeà
_BITS_STDINT_INTN_H


20 
	#_BITS_STDINT_INTN_H
 1

	)

22 
	~<b™s/ty³s.h
>

24 
__št8_t
 
	tšt8_t
;

25 
__št16_t
 
	tšt16_t
;

26 
__št32_t
 
	tšt32_t
;

27 
__št64_t
 
	tšt64_t
;

	@/usr/include/bits/stdint-uintn.h

19 #iâdeà
_BITS_STDINT_UINTN_H


20 
	#_BITS_STDINT_UINTN_H
 1

	)

22 
	~<b™s/ty³s.h
>

24 
__ušt8_t
 
	tušt8_t
;

25 
__ušt16_t
 
	tušt16_t
;

26 
__ušt32_t
 
	tušt32_t
;

27 
__ušt64_t
 
	tušt64_t
;

	@/usr/include/bits/stdio-ldbl.h

19 #iâdeà
_STDIO_H


23 
	$__LDBL_REDIR_DECL
 (
årštf
)

24 
	$__LDBL_REDIR_DECL
 (
´štf
)

25 
	$__LDBL_REDIR_DECL
 (
¥rštf
)

26 
	$__LDBL_REDIR_DECL
 (
vårštf
)

27 
	$__LDBL_REDIR_DECL
 (
v´štf
)

28 
	$__LDBL_REDIR_DECL
 (
v¥rštf
)

29 #ià!
	`__GLIBC_USE
 (
DEPRECATED_SCANF
)

30 #ià
defšed
 
__LDBL_COMPAT


31 
	$__LDBL_REDIR1_DECL
 (
fsÿnf
, 
__Ædbl___isoc99_fsÿnf
)

32 
	$__LDBL_REDIR1_DECL
 (
sÿnf
, 
__Ædbl___isoc99_sÿnf
)

33 
	$__LDBL_REDIR1_DECL
 (
ssÿnf
, 
__Ædbl___isoc99_ssÿnf
)

34 #–ià
__LDOUBLE_REDIRECTS_TO_FLOAT128_ABI
 == 1

35 
	$__LDBL_REDIR1_DECL
 (
fsÿnf
, 
__isoc99_fsÿnf›“128
)

36 
	$__LDBL_REDIR1_DECL
 (
sÿnf
, 
__isoc99_sÿnf›“128
)

37 
	$__LDBL_REDIR1_DECL
 (
ssÿnf
, 
__isoc99_ssÿnf›“128
)

39 #”rÜ 
b™s
/
¡dlib
-
ldbl
.
h
 
šþuded
 
wh’
 
no
†dbÈ
»dœeùiÚs
 
¬e
 
»quœed
.

42 
	$__LDBL_REDIR_DECL
 (
fsÿnf
)

43 
	$__LDBL_REDIR_DECL
 (
sÿnf
)

44 
	$__LDBL_REDIR_DECL
 (
ssÿnf
)

47 #ià
defšed
 
__USE_ISOC99
 || defšed 
__USE_UNIX98


48 
	$__LDBL_REDIR_DECL
 (
¢´štf
)

49 
	$__LDBL_REDIR_DECL
 (
v¢´štf
)

52 #ifdef 
__USE_ISOC99


53 #ià!
	`__GLIBC_USE
 (
DEPRECATED_SCANF
)

54 #ià
defšed
 
__LDBL_COMPAT


55 
	$__LDBL_REDIR1_DECL
 (
vfsÿnf
, 
__Ædbl___isoc99_vfsÿnf
)

56 
	$__LDBL_REDIR1_DECL
 (
vsÿnf
, 
__Ædbl___isoc99_vsÿnf
)

57 
	$__LDBL_REDIR1_DECL
 (
vssÿnf
, 
__Ædbl___isoc99_vssÿnf
)

58 #–ià
__LDOUBLE_REDIRECTS_TO_FLOAT128_ABI
 == 1

59 
	$__LDBL_REDIR1_DECL
 (
vfsÿnf
, 
__isoc99_vfsÿnf›“128
)

60 
	$__LDBL_REDIR1_DECL
 (
vsÿnf
, 
__isoc99_vsÿnf›“128
)

61 
	$__LDBL_REDIR1_DECL
 (
vssÿnf
, 
__isoc99_vssÿnf›“128
)

63 #”rÜ 
b™s
/
¡dlib
-
ldbl
.
h
 
šþuded
 
wh’
 
no
†dbÈ
»dœeùiÚs
 
¬e
 
»quœed
.

66 
	$__LDBL_REDIR_DECL
 (
vfsÿnf
)

67 
	$__LDBL_REDIR_DECL
 (
vssÿnf
)

68 
	$__LDBL_REDIR_DECL
 (
vsÿnf
)

72 #ifdeà
__USE_XOPEN2K8


73 
	$__LDBL_REDIR_DECL
 (
vd´štf
)

74 
	$__LDBL_REDIR_DECL
 (
d´štf
)

77 #ifdeà
__USE_GNU


78 
	$__LDBL_REDIR_DECL
 (
va¥rštf
)

79 
	$__LDBL_REDIR2_DECL
 (
a¥rštf
)

80 
	$__LDBL_REDIR_DECL
 (
a¥rštf
)

81 
	$__LDBL_REDIR_DECL
 (
ob¡ack_´štf
)

82 
	$__LDBL_REDIR_DECL
 (
ob¡ack_v´štf
)

85 #ià
__USE_FORTIFY_LEVEL
 > 0 && 
defšed
 
__fÜtify_funùiÚ


86 
	$__LDBL_REDIR2_DECL
 (
¥rštf_chk
)

87 
	$__LDBL_REDIR2_DECL
 (
v¥rštf_chk
)

88 #ià
defšed
 
__USE_ISOC99
 || defšed 
__USE_UNIX98


89 
	$__LDBL_REDIR2_DECL
 (
¢´štf_chk
)

90 
	$__LDBL_REDIR2_DECL
 (
v¢´štf_chk
)

92 #ià
__USE_FORTIFY_LEVEL
 > 1

93 
	$__LDBL_REDIR2_DECL
 (
årštf_chk
)

94 
	$__LDBL_REDIR2_DECL
 (
´štf_chk
)

95 
	$__LDBL_REDIR2_DECL
 (
vårštf_chk
)

96 
	$__LDBL_REDIR2_DECL
 (
v´štf_chk
)

97 #ifdeà
__USE_XOPEN2K8


98 
	$__LDBL_REDIR2_DECL
 (
d´štf_chk
)

99 
	$__LDBL_REDIR2_DECL
 (
vd´štf_chk
)

101 #ifdeà
__USE_GNU


102 
	$__LDBL_REDIR2_DECL
 (
a¥rštf_chk
)

103 
	$__LDBL_REDIR2_DECL
 (
va¥rštf_chk
)

104 
	$__LDBL_REDIR2_DECL
 (
ob¡ack_´štf_chk
)

105 
	$__LDBL_REDIR2_DECL
 (
ob¡ack_v´štf_chk
)

	@/usr/include/bits/stdio.h

19 #iâdeà
_BITS_STDIO_H


20 
	#_BITS_STDIO_H
 1

	)

22 #iâdeà
_STDIO_H


26 #iâdeà
__ex‹º_šlše


27 
	#__STDIO_INLINE
 
šlše


	)

29 
	#__STDIO_INLINE
 
__ex‹º_šlše


	)

33 #ifdeà
__USE_EXTERN_INLINES


36 #ià!(
__USE_FORTIFY_LEVEL
 > 0 && 
defšed
 
__fÜtify_funùiÚ
)

38 
__STDIO_INLINE
 

39 
	$v´štf
 (cÚ¡ *
__»¡riù
 
__fmt
, 
__gnuc_va_li¡
 
__¬g
)

41  
	`vårštf
 (
¡dout
, 
__fmt
, 
__¬g
);

42 
	}
}

46 
__STDIO_INLINE
 

47 
	$g‘ch¬
 ()

49  
	`g‘c
 (
¡dš
);

50 
	}
}

53 #ifdeà
__USE_MISC


55 
__STDIO_INLINE
 

56 
	$fg‘c_uÆocked
 (
FILE
 *
__å
)

58  
	`__g‘c_uÆocked_body
 (
__å
);

59 
	}
}

63 #ifdeà
__USE_POSIX199506


65 
__STDIO_INLINE
 

66 
	$g‘c_uÆocked
 (
FILE
 *
__å
)

68  
	`__g‘c_uÆocked_body
 (
__å
);

69 
	}
}

72 
__STDIO_INLINE
 

73 
	$g‘ch¬_uÆocked
 ()

75  
	`__g‘c_uÆocked_body
 (
¡dš
);

76 
	}
}

81 
__STDIO_INLINE
 

82 
	$putch¬
 (
__c
)

84  
	`putc
 (
__c
, 
¡dout
);

85 
	}
}

88 #ifdeà
__USE_MISC


90 
__STDIO_INLINE
 

91 
	$åutc_uÆocked
 (
__c
, 
FILE
 *
__¡»am
)

93  
	`__putc_uÆocked_body
 (
__c
, 
__¡»am
);

94 
	}
}

98 #ifdeà
__USE_POSIX199506


100 
__STDIO_INLINE
 

101 
	$putc_uÆocked
 (
__c
, 
FILE
 *
__¡»am
)

103  
	`__putc_uÆocked_body
 (
__c
, 
__¡»am
);

104 
	}
}

107 
__STDIO_INLINE
 

108 
	$putch¬_uÆocked
 (
__c
)

110  
	`__putc_uÆocked_body
 (
__c
, 
¡dout
);

111 
	}
}

115 #ifdef 
__USE_GNU


117 
__STDIO_INLINE
 
__ssize_t


118 
	$g‘lše
 (**
__lš•Œ
, 
size_t
 *
__n
, 
FILE
 *
__¡»am
)

120  
	`__g‘d–im
 (
__lš•Œ
, 
__n
, '\n', 
__¡»am
);

121 
	}
}

125 #ifdeà
__USE_MISC


127 
__STDIO_INLINE
 

128 
__NTH
 (
	$ãof_uÆocked
 (
FILE
 *
__¡»am
))

130  
	`__ãof_uÆocked_body
 (
__¡»am
);

131 
	}
}

134 
__STDIO_INLINE
 

135 
__NTH
 (
	$ã¼Ü_uÆocked
 (
FILE
 *
__¡»am
))

137  
	`__ã¼Ü_uÆocked_body
 (
__¡»am
);

138 
	}
}

144 #ià
defšed
 
__USE_MISC
 && defšed 
__GNUC__
 && defšed 
__OPTIMIZE__
 \

145 && !
defšed
 
	g__ýlu¥lus


147 
	#ä—d_uÆocked
(
±r
, 
size
, 
n
, 
¡»am
) \

148 (
	`__ex‹nsiÚ__
 ((
	`__bužtš_cÚ¡ªt_p
 (
size
è&& __bužtš_cÚ¡ªt_°(
n
) \

149 && (
size_t
è(
size
è* (size_tè(
n
) <= 8 \

150 && (
size_t
è(
size
) != 0) \

151 ? ({ *
__±r
 = (*è(
±r
); \

152 
FILE
 *
__¡»am
 = (
¡»am
); \

153 
size_t
 
__út
; \

154 
__út
 = (
size_t
è(
size
è* (size_tè(
n
); \

155 
__út
 > 0; --__cnt) \

157 
__c
 = 
	`g‘c_uÆocked
 (
__¡»am
); \

158 ià(
__c
 =ð
EOF
) \

160 *
__±r
++ = 
__c
; \

162 ((
size_t
è(
size
è* (size_tè(
n
è- 
__út
) \

163 / (
size_t
è(
size
); }) \

164 : (((
	`__bužtš_cÚ¡ªt_p
 (
size
è&& (
size_t
) (size) == 0) \

165 || (
	`__bužtš_cÚ¡ªt_p
 (
n
è&& (
size_t
) (n) == 0)) \

167 ? ((è(
±r
), (è(
¡»am
), (è(
size
), \

168 (è(
n
), (
size_t
) 0) \

169 : 
	`ä—d_uÆocked
 (
±r
, 
size
, 
n
, 
¡»am
))))

	)

171 
	#fwr™e_uÆocked
(
±r
, 
size
, 
n
, 
¡»am
) \

172 (
	`__ex‹nsiÚ__
 ((
	`__bužtš_cÚ¡ªt_p
 (
size
è&& __bužtš_cÚ¡ªt_°(
n
) \

173 && (
size_t
è(
size
è* (size_tè(
n
) <= 8 \

174 && (
size_t
è(
size
) != 0) \

175 ? ({ cÚ¡ *
__±r
 = (cÚ¡ *è(
±r
); \

176 
FILE
 *
__¡»am
 = (
¡»am
); \

177 
size_t
 
__út
; \

178 
__út
 = (
size_t
è(
size
è* (size_tè(
n
); \

179 
__út
 > 0; --__cnt) \

180 ià(
	`putc_uÆocked
 (*
__±r
++, 
__¡»am
è=ð
EOF
) \

182 ((
size_t
è(
size
è* (size_tè(
n
è- 
__út
) \

183 / (
size_t
è(
size
); }) \

184 : (((
	`__bužtš_cÚ¡ªt_p
 (
size
è&& (
size_t
) (size) == 0) \

185 || (
	`__bužtš_cÚ¡ªt_p
 (
n
è&& (
size_t
) (n) == 0)) \

187 ? ((è(
±r
), (è(
¡»am
), (è(
size
), \

188 (è(
n
), (
size_t
) 0) \

189 : 
	`fwr™e_uÆocked
 (
±r
, 
size
, 
n
, 
¡»am
))))

	)

193 #undeà
__STDIO_INLINE


	@/usr/include/bits/stdio2-decl.h

19 #iâdeà
_BITS_STDIO2_DEC_H


20 
	#_BITS_STDIO2_DEC_H
 1

	)

22 #iâdeà
_STDIO_H


26 
	$__¥rštf_chk
 (*
__»¡riù
 
__s
, 
__æag
, 
size_t
 
__¦’
,

27 cÚ¡ *
__»¡riù
 
__fÜm©
, ...è
__THROW


28 
	`__©Œ_acûss
 ((
__wr™e_Úly__
, 1, 3));

29 
	$__v¥rštf_chk
 (*
__»¡riù
 
__s
, 
__æag
, 
size_t
 
__¦’
,

30 cÚ¡ *
__»¡riù
 
__fÜm©
,

31 
__gnuc_va_li¡
 
__­
è
__THROW


32 
	`__©Œ_acûss
 ((
__wr™e_Úly__
, 1, 3));

34 #ià
defšed
 
__USE_ISOC99
 || defšed 
__USE_UNIX98


36 
	$__¢´štf_chk
 (*
__»¡riù
 
__s
, 
size_t
 
__n
, 
__æag
,

37 
size_t
 
__¦’
, cÚ¡ *
__»¡riù
 
__fÜm©
,

38 ...è
__THROW


39 
	`__©Œ_acûss
 ((
__wr™e_Úly__
, 1, 2));

40 
	$__v¢´štf_chk
 (*
__»¡riù
 
__s
, 
size_t
 
__n
, 
__æag
,

41 
size_t
 
__¦’
, cÚ¡ *
__»¡riù
 
__fÜm©
,

42 
__gnuc_va_li¡
 
__­
è
__THROW


43 
	`__©Œ_acûss
 ((
__wr™e_Úly__
, 1, 2));

47 #ià
__USE_FORTIFY_LEVEL
 > 1

49 
	`__årštf_chk
 (
FILE
 *
__»¡riù
 
__¡»am
, 
__æag
,

50 cÚ¡ *
__»¡riù
 
__fÜm©
, ...);

51 
	`__´štf_chk
 (
__æag
, cÚ¡ *
__»¡riù
 
__fÜm©
, ...);

52 
	`__vårštf_chk
 (
FILE
 *
__»¡riù
 
__¡»am
, 
__æag
,

53 cÚ¡ *
__»¡riù
 
__fÜm©
, 
__gnuc_va_li¡
 
__­
);

54 
	`__v´štf_chk
 (
__æag
, cÚ¡ *
__»¡riù
 
__fÜm©
,

55 
__gnuc_va_li¡
 
__­
);

57 #ifdeà
__USE_XOPEN2K8


58 
	$__d´štf_chk
 (
__fd
, 
__æag
, cÚ¡ *
__»¡riù
 
__fmt
,

59 ...è
	`__©Œibu‹__
 ((
	`__fÜm©__
 (
__´štf__
, 3, 4)));

60 
	$__vd´štf_chk
 (
__fd
, 
__æag
,

61 cÚ¡ *
__»¡riù
 
__fmt
, 
__gnuc_va_li¡
 
__¬g
)

62 
	`__©Œibu‹__
 ((
	`__fÜm©__
 (
__´štf__
, 3, 0)));

65 #ifdeà
__USE_GNU


67 
	$__a¥rštf_chk
 (**
__»¡riù
 
__±r
, 
__æag
,

68 cÚ¡ *
__»¡riù
 
__fmt
, ...)

69 
__THROW
 
	`__©Œibu‹__
 ((
	$__fÜm©__
 (
__´štf__
, 3, 4))è
__wur
;

70 
	$__va¥rštf_chk
 (**
__»¡riù
 
__±r
, 
__æag
,

71 cÚ¡ *
__»¡riù
 
__fmt
, 
__gnuc_va_li¡
 
__¬g
)

72 
__THROW
 
	`__©Œibu‹__
 ((
	$__fÜm©__
 (
__´štf__
, 3, 0))è
__wur
;

73 
	$__ob¡ack_´štf_chk
 (
ob¡ack
 *
__»¡riù
 
__ob¡ack
,

74 
__æag
, cÚ¡ *
__»¡riù
 
__fÜm©
,

76 
__THROW
 
	`__©Œibu‹__
 ((
	`__fÜm©__
 (
__´štf__
, 3, 4)));

77 
	$__ob¡ack_v´štf_chk
 (
ob¡ack
 *
__»¡riù
 
__ob¡ack
,

78 
__æag
,

79 cÚ¡ *
__»¡riù
 
__fÜm©
,

80 
__gnuc_va_li¡
 
__¬gs
)

81 
__THROW
 
	`__©Œibu‹__
 ((
	`__fÜm©__
 (
__´štf__
, 3, 0)));

86 #ià
	`__GLIBC_USE
 (
DEPRECATED_GETS
)

87 *
	$__g‘s_chk
 (*
__¡r
, 
size_t
è
__wur
;

90 *
	$__fg‘s_chk
 (*
__»¡riù
 
__s
, 
size_t
 
__size
, 
__n
,

91 
FILE
 *
__»¡riù
 
__¡»am
)

92 
__wur
 
	`__©Œ_acûss
 ((
__wr™e_Úly__
, 1, 3));

94 
size_t
 
	$__ä—d_chk
 (*
__»¡riù
 
__±r
, 
size_t
 
__±¾’
,

95 
size_t
 
__size
, size_ˆ
__n
,

96 
FILE
 *
__»¡riù
 
__¡»am
è
__wur
;

98 #ifdeà
__USE_GNU


99 *
	$__fg‘s_uÆocked_chk
 (*
__»¡riù
 
__s
, 
size_t
 
__size
,

100 
__n
, 
FILE
 *
__»¡riù
 
__¡»am
)

101 
__wur
 
	`__©Œ_acûss
 ((
__wr™e_Úly__
, 1, 3));

104 #ifdeà
__USE_MISC


105 #undeà
ä—d_uÆocked


106 
size_t
 
	$__ä—d_uÆocked_chk
 (*
__»¡riù
 
__±r
, 
size_t
 
__±¾’
,

107 
size_t
 
__size
, size_ˆ
__n
,

108 
FILE
 *
__»¡riù
 
__¡»am
è
__wur
;

	@/usr/include/bits/stdio2.h

19 #iâdeà
_BITS_STDIO2_H


20 
	#_BITS_STDIO2_H
 1

	)

22 #iâdeà
_STDIO_H


26 #ifdeà
__va_¬g_·ck


27 
__fÜtify_funùiÚ
 

28 
__NTH
 (
	$¥rštf
 (*
__»¡riù
 
__s
, cÚ¡ *__»¡riù 
__fmt
, ...))

30  
	`__bužtš___¥rštf_chk
 (
__s
, 
__USE_FORTIFY_LEVEL
 - 1,

31 
	`__glibc_objsize
 (
__s
), 
__fmt
,

32 
	`__va_¬g_·ck
 ());

33 
	}
}

34 #–ià!
defšed
 
__ýlu¥lus


35 
	#¥rštf
(
¡r
, ...) \

36 
	`__bužtš___¥rštf_chk
 (
¡r
, 
__USE_FORTIFY_LEVEL
 - 1, \

37 
	`__glibc_objsize
 (
¡r
), 
__VA_ARGS__
)

	)

40 
__fÜtify_funùiÚ
 

41 
__NTH
 (
	$v¥rštf
 (*
__»¡riù
 
__s
, cÚ¡ *__»¡riù 
__fmt
,

42 
__gnuc_va_li¡
 
__­
))

44  
	`__bužtš___v¥rštf_chk
 (
__s
, 
__USE_FORTIFY_LEVEL
 - 1,

45 
	`__glibc_objsize
 (
__s
), 
__fmt
, 
__­
);

46 
	}
}

48 #ià
defšed
 
__USE_ISOC99
 || defšed 
__USE_UNIX98


49 #ifdeà
__va_¬g_·ck


50 
__fÜtify_funùiÚ
 

51 
__NTH
 (
	$¢´štf
 (*
__»¡riù
 
__s
, 
size_t
 
__n
,

52 cÚ¡ *
__»¡riù
 
__fmt
, ...))

54  
	`__bužtš___¢´štf_chk
 (
__s
, 
__n
, 
__USE_FORTIFY_LEVEL
 - 1,

55 
	`__glibc_objsize
 (
__s
), 
__fmt
,

56 
	`__va_¬g_·ck
 ());

57 
	}
}

58 #–ià!
defšed
 
__ýlu¥lus


59 
	#¢´štf
(
¡r
, 
Ën
, ...) \

60 
	`__bužtš___¢´štf_chk
 (
¡r
, 
Ën
, 
__USE_FORTIFY_LEVEL
 - 1, \

61 
	`__glibc_objsize
 (
¡r
), 
__VA_ARGS__
)

	)

64 
__fÜtify_funùiÚ
 

65 
__NTH
 (
	$v¢´štf
 (*
__»¡riù
 
__s
, 
size_t
 
__n
,

66 cÚ¡ *
__»¡riù
 
__fmt
, 
__gnuc_va_li¡
 
__­
))

68  
	`__bužtš___v¢´štf_chk
 (
__s
, 
__n
, 
__USE_FORTIFY_LEVEL
 - 1,

69 
	`__glibc_objsize
 (
__s
), 
__fmt
, 
__­
);

70 
	}
}

74 #ià
__USE_FORTIFY_LEVEL
 > 1

75 #ifdeà
__va_¬g_·ck


76 
__fÜtify_funùiÚ
 

77 
	$årštf
 (
FILE
 *
__»¡riù
 
__¡»am
, cÚ¡ *__»¡riù 
__fmt
, ...)

79  
	`__årštf_chk
 (
__¡»am
, 
__USE_FORTIFY_LEVEL
 - 1, 
__fmt
,

80 
	`__va_¬g_·ck
 ());

81 
	}
}

83 
__fÜtify_funùiÚ
 

84 
	$´štf
 (cÚ¡ *
__»¡riù
 
__fmt
, ...)

86  
	`__´štf_chk
 (
__USE_FORTIFY_LEVEL
 - 1, 
__fmt
, 
	`__va_¬g_·ck
 ());

87 
	}
}

88 #–ià!
defšed
 
__ýlu¥lus


89 
	#´štf
(...) \

90 
	`__´štf_chk
 (
__USE_FORTIFY_LEVEL
 - 1, 
__VA_ARGS__
)

	)

91 
	#årštf
(
¡»am
, ...) \

92 
	`__årštf_chk
 (
¡»am
, 
__USE_FORTIFY_LEVEL
 - 1, 
__VA_ARGS__
)

	)

95 
__fÜtify_funùiÚ
 

96 
	$v´štf
 (cÚ¡ *
__»¡riù
 
__fmt
, 
__gnuc_va_li¡
 
__­
)

98 #ifdeà
__USE_EXTERN_INLINES


99  
	`__vårštf_chk
 (
¡dout
, 
__USE_FORTIFY_LEVEL
 - 1, 
__fmt
, 
__­
);

101  
	`__v´štf_chk
 (
__USE_FORTIFY_LEVEL
 - 1, 
__fmt
, 
__­
);

103 
	}
}

105 
__fÜtify_funùiÚ
 

106 
	$vårštf
 (
FILE
 *
__»¡riù
 
__¡»am
,

107 cÚ¡ *
__»¡riù
 
__fmt
, 
__gnuc_va_li¡
 
__­
)

109  
	`__vårštf_chk
 (
__¡»am
, 
__USE_FORTIFY_LEVEL
 - 1, 
__fmt
, 
__­
);

110 
	}
}

112 #ifdeà
__USE_XOPEN2K8


113 #ifdeà
__va_¬g_·ck


114 
__fÜtify_funùiÚ
 

115 
	$d´štf
 (
__fd
, cÚ¡ *
__»¡riù
 
__fmt
, ...)

117  
	`__d´štf_chk
 (
__fd
, 
__USE_FORTIFY_LEVEL
 - 1, 
__fmt
,

118 
	`__va_¬g_·ck
 ());

119 
	}
}

120 #–ià!
defšed
 
__ýlu¥lus


121 
	#d´štf
(
fd
, ...) \

122 
	`__d´štf_chk
 (
fd
, 
__USE_FORTIFY_LEVEL
 - 1, 
__VA_ARGS__
)

	)

125 
__fÜtify_funùiÚ
 

126 
	$vd´štf
 (
__fd
, cÚ¡ *
__»¡riù
 
__fmt
, 
__gnuc_va_li¡
 
__­
)

128  
	`__vd´štf_chk
 (
__fd
, 
__USE_FORTIFY_LEVEL
 - 1, 
__fmt
, 
__­
);

129 
	}
}

132 #ifdeà
__USE_GNU


133 #ifdeà
__va_¬g_·ck


134 
__fÜtify_funùiÚ
 

135 
__NTH
 (
	$a¥rštf
 (**
__»¡riù
 
__±r
, cÚ¡ *__»¡riù 
__fmt
, ...))

137  
	`__a¥rštf_chk
 (
__±r
, 
__USE_FORTIFY_LEVEL
 - 1, 
__fmt
,

138 
	`__va_¬g_·ck
 ());

139 
	}
}

141 
__fÜtify_funùiÚ
 

142 
__NTH
 (
	$__a¥rštf
 (**
__»¡riù
 
__±r
, cÚ¡ *__»¡riù 
__fmt
,

145  
	`__a¥rštf_chk
 (
__±r
, 
__USE_FORTIFY_LEVEL
 - 1, 
__fmt
,

146 
	`__va_¬g_·ck
 ());

147 
	}
}

149 
__fÜtify_funùiÚ
 

150 
__NTH
 (
	$ob¡ack_´štf
 (
ob¡ack
 *
__»¡riù
 
__ob¡ack
,

151 cÚ¡ *
__»¡riù
 
__fmt
, ...))

153  
	`__ob¡ack_´štf_chk
 (
__ob¡ack
, 
__USE_FORTIFY_LEVEL
 - 1, 
__fmt
,

154 
	`__va_¬g_·ck
 ());

155 
	}
}

156 #–ià!
defšed
 
__ýlu¥lus


157 
	#a¥rštf
(
±r
, ...) \

158 
	`__a¥rštf_chk
 (
±r
, 
__USE_FORTIFY_LEVEL
 - 1, 
__VA_ARGS__
)

	)

159 
	#__a¥rštf
(
±r
, ...) \

160 
	`__a¥rštf_chk
 (
±r
, 
__USE_FORTIFY_LEVEL
 - 1, 
__VA_ARGS__
)

	)

161 
	#ob¡ack_´štf
(
ob¡ack
, ...) \

162 
	`__ob¡ack_´štf_chk
 (
ob¡ack
, 
__USE_FORTIFY_LEVEL
 - 1, 
__VA_ARGS__
)

	)

165 
__fÜtify_funùiÚ
 

166 
__NTH
 (
	$va¥rštf
 (**
__»¡riù
 
__±r
, cÚ¡ *__»¡riù 
__fmt
,

167 
__gnuc_va_li¡
 
__­
))

169  
	`__va¥rštf_chk
 (
__±r
, 
__USE_FORTIFY_LEVEL
 - 1, 
__fmt
, 
__­
);

170 
	}
}

172 
__fÜtify_funùiÚ
 

173 
__NTH
 (
	$ob¡ack_v´štf
 (
ob¡ack
 *
__»¡riù
 
__ob¡ack
,

174 cÚ¡ *
__»¡riù
 
__fmt
, 
__gnuc_va_li¡
 
__­
))

176  
	`__ob¡ack_v´štf_chk
 (
__ob¡ack
, 
__USE_FORTIFY_LEVEL
 - 1, 
__fmt
,

177 
__­
);

178 
	}
}

184 #ià
__GLIBC_USE
 (
DEPRECATED_GETS
)

185 *
__REDIRECT
 (
__g‘s_w¬n
, (*
__¡r
), 
g‘s
)

186 
__wur
 
__w¬Ç‰r
 ("please use fgets or getline instead, gets can't "

189 
__fÜtify_funùiÚ
 
__wur
 *

190 
	$g‘s
 (*
__¡r
)

192 ià(
	`__glibc_objsize
 (
__¡r
è!ð(
size_t
) -1)

193  
	`__g‘s_chk
 (
__¡r
, 
	`__glibc_objsize
 (__str));

194  
	`__g‘s_w¬n
 (
__¡r
);

195 
	}
}

198 *
__REDIRECT
 (
__fg‘s_®Ÿs
,

199 (*
__»¡riù
 
__s
, 
__n
,

200 
FILE
 *
__»¡riù
 
__¡»am
), 
fg‘s
)

201 
__wur
 
__©Œ_acûss
 ((
__wr™e_Úly__
, 1, 2));

202 *
__REDIRECT
 (
__fg‘s_chk_w¬n
,

203 (*
__»¡riù
 
__s
, 
size_t
 
__size
, 
__n
,

204 
FILE
 *
__»¡riù
 
__¡»am
), 
__fg‘s_chk
)

205 
__wur
 
__w¬Ç‰r
 ("fgets called with bigger sizehan†ength "

208 
__fÜtify_funùiÚ
 
__wur
 
	$__fÜtif›d_©Œ_acûss
 (
__wr™e_Úly__
, 1, 2) *

209 
	$fg‘s
 (*
__»¡riù
 
__s
, 
__n
, 
FILE
 *__»¡riù 
__¡»am
)

211 
size_t
 
sz
 = 
	`__glibc_objsize
 (
__s
);

212 ià(
	`__glibc_§ã_Ü_unknown_Ën
 (
__n
,  (), 
sz
))

213  
	`__fg‘s_®Ÿs
 (
__s
, 
__n
, 
__¡»am
);

214 ià(
	`__glibc_un§ã_Ën
 (
__n
,  (), 
sz
))

215  
	`__fg‘s_chk_w¬n
 (
__s
, 
sz
, 
__n
, 
__¡»am
);

216  
	`__fg‘s_chk
 (
__s
, 
sz
, 
__n
, 
__¡»am
);

217 
	}
}

219 
size_t
 
__REDIRECT
 (
__ä—d_®Ÿs
,

220 (*
__»¡riù
 
__±r
, 
size_t
 
__size
,

221 
size_t
 
__n
, 
FILE
 *
__»¡riù
 
__¡»am
),

222 
ä—d
è
__wur
;

223 
size_t
 
__REDIRECT
 (
__ä—d_chk_w¬n
,

224 (*
__»¡riù
 
__±r
, 
size_t
 
__±¾’
,

225 
size_t
 
__size
, size_ˆ
__n
,

226 
FILE
 *
__»¡riù
 
__¡»am
),

227 
__ä—d_chk
)

228 
__wur
 
__w¬Ç‰r
 ("fread called with bigger size *‚membhan†ength "

231 
__fÜtify_funùiÚ
 
__wur
 
size_t


232 
	$ä—d
 (*
__»¡riù
 
__±r
, 
size_t
 
__size
, size_ˆ
__n
,

233 
FILE
 *
__»¡riù
 
__¡»am
)

235 
size_t
 
sz
 = 
	`__glibc_objsize0
 (
__±r
);

236 ià(
	`__glibc_§ã_Ü_unknown_Ën
 (
__n
, 
__size
, 
sz
))

237  
	`__ä—d_®Ÿs
 (
__±r
, 
__size
, 
__n
, 
__¡»am
);

238 ià(
	`__glibc_un§ã_Ën
 (
__n
, 
__size
, 
sz
))

239  
	`__ä—d_chk_w¬n
 (
__±r
, 
sz
, 
__size
, 
__n
, 
__¡»am
);

240  
	`__ä—d_chk
 (
__±r
, 
sz
, 
__size
, 
__n
, 
__¡»am
);

241 
	}
}

243 #ifdeà
__USE_GNU


244 *
__REDIRECT
 (
__fg‘s_uÆocked_®Ÿs
,

245 (*
__»¡riù
 
__s
, 
__n
,

246 
FILE
 *
__»¡riù
 
__¡»am
), 
fg‘s_uÆocked
)

247 
__wur
 
__©Œ_acûss
 ((
__wr™e_Úly__
, 1, 2));

248 *
__REDIRECT
 (
__fg‘s_uÆocked_chk_w¬n
,

249 (*
__»¡riù
 
__s
, 
size_t
 
__size
, 
__n
,

250 
FILE
 *
__»¡riù
 
__¡»am
), 
__fg‘s_uÆocked_chk
)

251 
__wur
 
__w¬Ç‰r
 ("fgets_unlocked called with bigger sizehan†ength "

254 
__fÜtify_funùiÚ
 
__wur
 
	$__fÜtif›d_©Œ_acûss
 (
__wr™e_Úly__
, 1, 2) *

255 
	$fg‘s_uÆocked
 (*
__»¡riù
 
__s
, 
__n
, 
FILE
 *__»¡riù 
__¡»am
)

257 
size_t
 
sz
 = 
	`__glibc_objsize
 (
__s
);

258 ià(
	`__glibc_§ã_Ü_unknown_Ën
 (
__n
,  (), 
sz
))

259  
	`__fg‘s_uÆocked_®Ÿs
 (
__s
, 
__n
, 
__¡»am
);

260 ià(
	`__glibc_un§ã_Ën
 (
__n
,  (), 
sz
))

261  
	`__fg‘s_uÆocked_chk_w¬n
 (
__s
, 
sz
, 
__n
, 
__¡»am
);

262  
	`__fg‘s_uÆocked_chk
 (
__s
, 
sz
, 
__n
, 
__¡»am
);

263 
	}
}

266 #ifdeà
__USE_MISC


267 #undeà
ä—d_uÆocked


268 
size_t
 
__REDIRECT
 (
__ä—d_uÆocked_®Ÿs
,

269 (*
__»¡riù
 
__±r
, 
size_t
 
__size
,

270 
size_t
 
__n
, 
FILE
 *
__»¡riù
 
__¡»am
),

271 
ä—d_uÆocked
è
__wur
;

272 
size_t
 
__REDIRECT
 (
__ä—d_uÆocked_chk_w¬n
,

273 (*
__»¡riù
 
__±r
, 
size_t
 
__±¾’
,

274 
size_t
 
__size
, size_ˆ
__n
,

275 
FILE
 *
__»¡riù
 
__¡»am
),

276 
__ä—d_uÆocked_chk
)

277 
__wur
 
__w¬Ç‰r
 ("fread_unlocked called with bigger size *‚membhan "

280 
__fÜtify_funùiÚ
 
__wur
 
size_t


281 
	$ä—d_uÆocked
 (*
__»¡riù
 
__±r
, 
size_t
 
__size
, size_ˆ
__n
,

282 
FILE
 *
__»¡riù
 
__¡»am
)

284 
size_t
 
sz
 = 
	`__glibc_objsize0
 (
__±r
);

285 ià(
	`__glibc_§ã_Ü_unknown_Ën
 (
__n
, 
__size
, 
sz
))

287 #ifdeà
__USE_EXTERN_INLINES


288 ià(
	`__bužtš_cÚ¡ªt_p
 (
__size
)

289 && 
	`__bužtš_cÚ¡ªt_p
 (
__n
)

290 && (
__size
 | 
__n
è< (((
size_t
) 1) << (8 *  (size_t) / 2))

291 && 
__size
 * 
__n
 <= 8)

293 
size_t
 
__út
 = 
__size
 * 
__n
;

294 *
__ýŒ
 = (*è
__±r
;

295 ià(
__út
 == 0)

298 ; 
__út
 > 0; --__cnt)

300 
__c
 = 
	`g‘c_uÆocked
 (
__¡»am
);

301 ià(
__c
 =ð
EOF
)

303 *
__ýŒ
++ = 
__c
;

305  (
__ýŒ
 - (*è
__±r
è/ 
__size
;

308  
	`__ä—d_uÆocked_®Ÿs
 (
__±r
, 
__size
, 
__n
, 
__¡»am
);

310 ià(
	`__glibc_un§ã_Ën
 (
__n
, 
__size
, 
sz
))

311  
	`__ä—d_uÆocked_chk_w¬n
 (
__±r
, 
sz
, 
__size
, 
__n
, 
__¡»am
);

312  
	`__ä—d_uÆocked_chk
 (
__±r
, 
sz
, 
__size
, 
__n
, 
__¡»am
);

314 
	}
}

	@/usr/include/bits/stdio_lim.h

18 #iâdeà
_BITS_STDIO_LIM_H


19 
	#_BITS_STDIO_LIM_H
 1

	)

21 #iâdeà
_STDIO_H


25 
	#L_tm²am
 20

	)

26 
	#TMP_MAX
 238328

	)

27 
	#FILENAME_MAX
 4096

	)

29 #ifdeà
__USE_POSIX


30 
	#L_ù”mid
 9

	)

31 #ià!
defšed
 
__USE_XOPEN2K
 || defšed 
__USE_GNU


32 
	#L_cu£rid
 9

	)

36 #undeà
FOPEN_MAX


37 
	#FOPEN_MAX
 16

	)

	@/usr/include/bits/stdlib-bsearch.h

19 
__ex‹º_šlše
 *

20 
	$b£¬ch
 (cÚ¡ *
__key
, cÚ¡ *
__ba£
, 
size_t
 
__nmemb
, size_ˆ
__size
,

21 
__com·r_â_t
 
__com·r
)

23 
size_t
 
__l
, 
__u
, 
__idx
;

24 cÚ¡ *
__p
;

25 
__com·risÚ
;

27 
__l
 = 0;

28 
__u
 = 
__nmemb
;

29 
__l
 < 
__u
)

31 
__idx
 = (
__l
 + 
__u
) / 2;

32 
__p
 = (cÚ¡ *è(((cÚ¡ *è
__ba£
è+ (
__idx
 * 
__size
));

33 
__com·risÚ
 = (*
__com·r
è(
__key
, 
__p
);

34 ià(
__com·risÚ
 < 0)

35 
__u
 = 
__idx
;

36 ià(
__com·risÚ
 > 0)

37 
__l
 = 
__idx
 + 1;

40 #ià
	`__GNUC_PREREQ
(4, 6)

41 #´agm¨
GCC
 
dŸgno¡ic
 
push


42 #´agm¨
GCC
 
dŸgno¡ic
 
ignÜed
 "-Wcast-qual"

44  (*è
__p
;

45 #ià
	`__GNUC_PREREQ
(4, 6)

46 #´agm¨
GCC
 
dŸgno¡ic
 
pÝ


51  
NULL
;

52 
	}
}

	@/usr/include/bits/stdlib-float.h

19 #iâdeà
_STDLIB_H


23 #ifdeà
__USE_EXTERN_INLINES


24 
__ex‹º_šlše
 

25 
__NTH
 (
	$©of
 (cÚ¡ *
__ÅŒ
))

27  
	`¡¹od
 (
__ÅŒ
, (**è
NULL
);

28 
	}
}

	@/usr/include/bits/stdlib-ldbl.h

19 #iâdeà
_STDLIB_H


23 #ifdef 
__USE_ISOC99


24 #ifdeà
__LDBL_COMPAT


25 
	$__LDBL_REDIR1_DECL
 (
¡¹Þd
, 
¡¹od
)

27 
	$__LDBL_REDIR1_DECL
 (
¡¹Þd
, 
__¡¹o›“128
)

31 #ifdeà
__USE_GNU


32 #ifdeà
__LDBL_COMPAT


33 
	$__LDBL_REDIR1_DECL
 (
¡¹Þd_l
, 
¡¹od_l
)

35 
	$__LDBL_REDIR1_DECL
 (
¡¹Þd_l
, 
__¡¹o›“128_l
)

39 #ià
	`__GLIBC_USE
 (
IEC_60559_BFP_EXT_C2X
)

40 #ifdeà
__LDBL_COMPAT


41 
	$__LDBL_REDIR1_DECL
 (
¡räoml
, 
¡räomd
)

43 
	$__LDBL_REDIR1_DECL
 (
¡räoml
, 
__¡räom›“128
)

47 #ifdeà
__USE_MISC


48 #ià
defšed
 
__LDBL_COMPAT


49 
	$__LDBL_REDIR1_DECL
 (
qecvt
, 
ecvt
)

50 
	$__LDBL_REDIR1_DECL
 (
qfcvt
, 
fcvt
)

51 
	$__LDBL_REDIR1_DECL
 (
qgcvt
, 
gcvt
)

52 
	$__LDBL_REDIR1_DECL
 (
qecvt_r
, 
ecvt_r
)

53 
	$__LDBL_REDIR1_DECL
 (
qfcvt_r
, 
fcvt_r
)

54 #–ià
__LDOUBLE_REDIRECTS_TO_FLOAT128_ABI
 == 1

55 
	$__LDBL_REDIR1_DECL
 (
qecvt
, 
__qecvt›“128
)

56 
	$__LDBL_REDIR1_DECL
 (
qfcvt
, 
__qfcvt›“128
)

57 
	$__LDBL_REDIR1_DECL
 (
qgcvt
, 
__qgcvt›“128
)

58 
	$__LDBL_REDIR1_DECL
 (
qecvt_r
, 
__qecvt›“128_r
)

59 
	$__LDBL_REDIR1_DECL
 (
qfcvt_r
, 
__qfcvt›“128_r
)

61 #”rÜ 
b™s
/
¡dlib
-
ldbl
.
h
 
šþuded
 
wh’
 
no
†dbÈ
»dœeùiÚs
 
¬e
 
»quœed
.

	@/usr/include/bits/stdlib.h

19 #iâdeà
_STDLIB_H


23 *
	$__»®·th_chk
 (cÚ¡ *
__»¡riù
 
__Çme
,

24 *
__»¡riù
 
__»sÞved
,

25 
size_t
 
__»sÞvedËn
è
__THROW
 
__wur
;

26 *
	`__REDIRECT_NTH
 (
__»®·th_®Ÿs
,

27 (cÚ¡ *
__»¡riù
 
__Çme
,

28 *
__»¡riù
 
__»sÞved
), 
»®·th
è
__wur
;

29 *
	`__REDIRECT_NTH
 (
__»®·th_chk_w¬n
,

30 (cÚ¡ *
__»¡riù
 
__Çme
,

31 *
__»¡riù
 
__»sÞved
,

32 
size_t
 
__»sÞvedËn
), 
__»®·th_chk
è
__wur


33 
	`__w¬Ç‰r
 ("second‡rgument of„ealpath must beƒither NULL or‡t "

36 
__fÜtify_funùiÚ
 
__wur
 *

37 
	`__NTH
 (
	$»®·th
 (cÚ¡ *
__»¡riù
 
__Çme
, *__»¡riù 
__»sÞved
))

39 
size_t
 
sz
 = 
	`__glibc_objsize
 (
__»sÞved
);

41 ià(
sz
 =ð(
size_t
) -1)

42  
	`__»®·th_®Ÿs
 (
__Çme
, 
__»sÞved
);

44 #ià
defšed
 
_LIBC_LIMITS_H_
 && defšed 
PATH_MAX


45 ià(
	`__glibc_un§ã_Ën
 (
PATH_MAX
,  (), 
sz
))

46  
	`__»®·th_chk_w¬n
 (
__Çme
, 
__»sÞved
, 
sz
);

48  
	`__»®·th_chk
 (
__Çme
, 
__»sÞved
, 
sz
);

49 
	}
}

52 
	$__±¢ame_r_chk
 (
__fd
, *
__buf
, 
size_t
 
__buæ’
,

53 
size_t
 
__Ä—l
è
__THROW
 
	`__nÚnuÎ
 ((2))

54 
	`__©Œ_acûss
 ((
__wr™e_Úly__
, 2, 3));

55 
	`__REDIRECT_NTH
 (
__±¢ame_r_®Ÿs
, (
__fd
, *
__buf
,

56 
size_t
 
__buæ’
), 
±¢ame_r
)

57 
	`__nÚnuÎ
 ((2)è
	`__©Œ_acûss
 ((
__wr™e_Úly__
, 2, 3));

58 
	`__REDIRECT_NTH
 (
__±¢ame_r_chk_w¬n
,

59 (
__fd
, *
__buf
, 
size_t
 
__buæ’
,

60 
size_t
 
__Ä—l
), 
__±¢ame_r_chk
)

61 
	`__nÚnuÎ
 ((2)è
	`__w¬Ç‰r
 ("ptsname_r called with buflen biggerhan "

64 
__fÜtify_funùiÚ
 

65 
	`__NTH
 (
	$±¢ame_r
 (
__fd
, *
__buf
, 
size_t
 
__buæ’
))

67  
	`__glibc_fÜtify
 (
±¢ame_r
, 
__buæ’
,  (),

68 
	`__glibc_objsize
 (
__buf
),

69 
__fd
, 
__buf
, 
__buæ’
);

70 
	}
}

73 
	$__wùomb_chk
 (*
__s
, 
wch¬_t
 
__wch¬
, 
size_t
 
__buæ’
)

74 
__THROW
 
__wur
;

75 
	`__REDIRECT_NTH
 (
__wùomb_®Ÿs
, (*
__s
, 
wch¬_t
 
__wch¬
),

76 
wùomb
è
__wur
;

78 
__fÜtify_funùiÚ
 
__wur
 

79 
	`__NTH
 (
	$wùomb
 (*
__s
, 
wch¬_t
 
__wch¬
))

84 
	#__STDLIB_MB_LEN_MAX
 16

	)

85 #ià
defšed
 
MB_LEN_MAX
 && MB_LEN_MAX !ð
__STDLIB_MB_LEN_MAX


88 ià(
	`__glibc_objsize
 (
__s
è!ð(
size_t
) -1

89 && 
__STDLIB_MB_LEN_MAX
 > 
	`__glibc_objsize
 (
__s
))

90  
	`__wùomb_chk
 (
__s
, 
__wch¬
, 
	`__glibc_objsize
 (__s));

91  
	`__wùomb_®Ÿs
 (
__s
, 
__wch¬
);

92 
	}
}

95 
size_t
 
	$__mb¡owcs_chk
 (
wch¬_t
 *
__»¡riù
 
__d¡
,

96 cÚ¡ *
__»¡riù
 
__¤c
,

97 
size_t
 
__Ën
, size_ˆ
__d¡Ën
è
__THROW


98 
	`__©Œ_acûss
 ((
__wr™e_Úly__
, 1, 3)è__©Œ_acûs ((
__»ad_Úly__
, 2));

99 
size_t
 
	`__REDIRECT_NTH
 (
__mb¡owcs_nuÎd¡
,

100 (
wch¬_t
 *
__»¡riù
 
__d¡
,

101 cÚ¡ *
__»¡riù
 
__¤c
,

102 
size_t
 
__Ën
), 
mb¡owcs
)

103 
	`__©Œ_acûss
 ((
__»ad_Úly__
, 2));

104 
size_t
 
	`__REDIRECT_NTH
 (
__mb¡owcs_®Ÿs
,

105 (
wch¬_t
 *
__»¡riù
 
__d¡
,

106 cÚ¡ *
__»¡riù
 
__¤c
,

107 
size_t
 
__Ën
), 
mb¡owcs
)

108 
	`__©Œ_acûss
 ((
__wr™e_Úly__
, 1, 3)è__©Œ_acûs ((
__»ad_Úly__
, 2));

109 
size_t
 
	`__REDIRECT_NTH
 (
__mb¡owcs_chk_w¬n
,

110 (
wch¬_t
 *
__»¡riù
 
__d¡
,

111 cÚ¡ *
__»¡riù
 
__¤c
,

112 
size_t
 
__Ën
, size_ˆ
__d¡Ën
), 
__mb¡owcs_chk
)

113 
	`__w¬Ç‰r
 ("mbstowcs called with dst buffer smallerhan†en "

116 
__fÜtify_funùiÚ
 
size_t


117 
	`__NTH
 (
	$mb¡owcs
 (
wch¬_t
 *
__»¡riù
 
__d¡
, cÚ¡ *__»¡riù 
__¤c
,

118 
size_t
 
__Ën
))

120 ià(
	`__bužtš_cÚ¡ªt_p
 (
__d¡
 =ð
NULL
) && __dst == NULL)

121  
	`__mb¡owcs_nuÎd¡
 (
__d¡
, 
__¤c
, 
__Ën
);

123  
	`__glibc_fÜtify_n
 (
mb¡owcs
, 
__Ën
,  (
wch¬_t
),

124 
	`__glibc_objsize
 (
__d¡
), __d¡, 
__¤c
, 
__Ën
);

125 
	}
}

127 
size_t
 
	$__wc¡ombs_chk
 (*
__»¡riù
 
__d¡
,

128 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__¤c
,

129 
size_t
 
__Ën
, size_ˆ
__d¡Ën
è
__THROW


130 
	`__©Œ_acûss
 ((
__wr™e_Úly__
, 1, 3)è__©Œ_acûs ((
__»ad_Úly__
, 2));

131 
size_t
 
	`__REDIRECT_NTH
 (
__wc¡ombs_®Ÿs
,

132 (*
__»¡riù
 
__d¡
,

133 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__¤c
,

134 
size_t
 
__Ën
), 
wc¡ombs
)

135 
	`__©Œ_acûss
 ((
__wr™e_Úly__
, 1, 3)è__©Œ_acûs ((
__»ad_Úly__
, 2));

136 
size_t
 
	`__REDIRECT_NTH
 (
__wc¡ombs_chk_w¬n
,

137 (*
__»¡riù
 
__d¡
,

138 cÚ¡ 
wch¬_t
 *
__»¡riù
 
__¤c
,

139 
size_t
 
__Ën
, size_ˆ
__d¡Ën
), 
__wc¡ombs_chk
)

140 
	`__w¬Ç‰r
 ("wcstombs called with dst buffer smallerhan†en");

142 
__fÜtify_funùiÚ
 
size_t


143 
	`__NTH
 (
	$wc¡ombs
 (*
__»¡riù
 
__d¡
, cÚ¡ 
wch¬_t
 *__»¡riù 
__¤c
,

144 
size_t
 
__Ën
))

146  
	`__glibc_fÜtify
 (
wc¡ombs
, 
__Ën
,  (),

147 
	`__glibc_objsize
 (
__d¡
),

148 
__d¡
, 
__¤c
, 
__Ën
);

149 
	}
}

	@/usr/include/bits/string_fortified.h

18 #iâdeà
_BITS_STRING_FORTIFIED_H


19 
	#_BITS_STRING_FORTIFIED_H
 1

	)

21 #iâdeà
_STRING_H


25 
__fÜtify_funùiÚ
 *

26 
__NTH
 (
	$memýy
 (*
__»¡riù
 
__de¡
, cÚ¡ *__»¡riù 
__¤c
,

27 
size_t
 
__Ën
))

29  
	`__bužtš___memýy_chk
 (
__de¡
, 
__¤c
, 
__Ën
,

30 
	`__glibc_objsize0
 (
__de¡
));

31 
	}
}

33 
__fÜtify_funùiÚ
 *

34 
__NTH
 (
	$memmove
 (*
__de¡
, cÚ¡ *
__¤c
, 
size_t
 
__Ën
))

36  
	`__bužtš___memmove_chk
 (
__de¡
, 
__¤c
, 
__Ën
,

37 
	`__glibc_objsize0
 (
__de¡
));

38 
	}
}

40 #ifdeà
__USE_GNU


41 
__fÜtify_funùiÚ
 *

42 
__NTH
 (
	$mempýy
 (*
__»¡riù
 
__de¡
, cÚ¡ *__»¡riù 
__¤c
,

43 
size_t
 
__Ën
))

45  
	`__bužtš___mempýy_chk
 (
__de¡
, 
__¤c
, 
__Ën
,

46 
	`__glibc_objsize0
 (
__de¡
));

47 
	}
}

56 
__fÜtify_funùiÚ
 *

57 
__NTH
 (
	$mem£t
 (*
__de¡
, 
__ch
, 
size_t
 
__Ën
))

59  
	`__bužtš___mem£t_chk
 (
__de¡
, 
__ch
, 
__Ën
,

60 
	`__glibc_objsize0
 (
__de¡
));

61 
	}
}

63 #ifdeà
__USE_MISC


64 
	~<b™s/¡ršgs_fÜtif›d.h
>

66 
	$__ex¶ic™_bz”o_chk
 (*
__de¡
, 
size_t
 
__Ën
, size_ˆ
__de¡Ën
)

67 
__THROW
 
	`__nÚnuÎ
 ((1)è
	`__fÜtif›d_©Œ_acûss
 (
__wr™e_Úly__
, 1, 2);

69 
__fÜtify_funùiÚ
 

70 
	`__NTH
 (
	$ex¶ic™_bz”o
 (*
__de¡
, 
size_t
 
__Ën
))

72 
	`__ex¶ic™_bz”o_chk
 (
__de¡
, 
__Ën
, 
	`__glibc_objsize0
 (__dest));

73 
	}
}

76 
__fÜtify_funùiÚ
 *

77 
__NTH
 (
	$¡rýy
 (*
__»¡riù
 
__de¡
, cÚ¡ *__»¡riù 
__¤c
))

79  
	`__bužtš___¡rýy_chk
 (
__de¡
, 
__¤c
, 
	`__glibc_objsize
 (__dest));

80 
	}
}

82 #ifdeà
__USE_XOPEN2K8


83 
__fÜtify_funùiÚ
 *

84 
__NTH
 (
	$¡pýy
 (*
__»¡riù
 
__de¡
, cÚ¡ *__»¡riù 
__¤c
))

86  
	`__bužtš___¡pýy_chk
 (
__de¡
, 
__¤c
, 
	`__glibc_objsize
 (__dest));

87 
	}
}

91 
__fÜtify_funùiÚ
 *

92 
__NTH
 (
	$¡ºýy
 (*
__»¡riù
 
__de¡
, cÚ¡ *__»¡riù 
__¤c
,

93 
size_t
 
__Ën
))

95  
	`__bužtš___¡ºýy_chk
 (
__de¡
, 
__¤c
, 
__Ën
,

96 
	`__glibc_objsize
 (
__de¡
));

97 
	}
}

99 #ifdeà
__USE_XOPEN2K8


100 #ià
__GNUC_PREREQ
 (4, 7è|| 
__glibc_þªg_´”eq
 (2, 6)

101 
__fÜtify_funùiÚ
 *

102 
__NTH
 (
	$¡²ýy
 (*
__de¡
, cÚ¡ *
__¤c
, 
size_t
 
__n
))

104  
	`__bužtš___¡²ýy_chk
 (
__de¡
, 
__¤c
, 
__n
,

105 
	`__glibc_objsize
 (
__de¡
));

106 
	}
}

108 *
	$__¡²ýy_chk
 (*
__de¡
, cÚ¡ *
__¤c
, 
size_t
 
__n
,

109 
size_t
 
__de¡Ën
è
__THROW


110 
	$__fÜtif›d_©Œ_acûss
 (
__wr™e_Úly__
, 1, 3)

111 
	`__©Œ_acûss
 ((
__»ad_Úly__
, 2));

112 *
	`__REDIRECT_NTH
 (
__¡²ýy_®Ÿs
, (*
__de¡
, cÚ¡ *
__¤c
,

113 
size_t
 
__n
), 
¡²ýy
);

115 
__fÜtify_funùiÚ
 *

116 
	`__NTH
 (
	$¡²ýy
 (*
__de¡
, cÚ¡ *
__¤c
, 
size_t
 
__n
))

118 ià(
	`__bos
 (
__de¡
è!ð(
size_t
) -1

119 && (!
	`__bužtš_cÚ¡ªt_p
 (
__n
è|| __À> 
	`__bos
 (
__de¡
)))

120  
	`__¡²ýy_chk
 (
__de¡
, 
__¤c
, 
__n
, 
	`__bos
 (__dest));

121  
	`__¡²ýy_®Ÿs
 (
__de¡
, 
__¤c
, 
__n
);

122 
	}
}

127 
__fÜtify_funùiÚ
 *

128 
__NTH
 (
	$¡rÿt
 (*
__»¡riù
 
__de¡
, cÚ¡ *__»¡riù 
__¤c
))

130  
	`__bužtš___¡rÿt_chk
 (
__de¡
, 
__¤c
, 
	`__glibc_objsize
 (__dest));

131 
	}
}

134 
__fÜtify_funùiÚ
 *

135 
__NTH
 (
	$¡ºÿt
 (*
__»¡riù
 
__de¡
, cÚ¡ *__»¡riù 
__¤c
,

136 
size_t
 
__Ën
))

138  
	`__bužtš___¡ºÿt_chk
 (
__de¡
, 
__¤c
, 
__Ën
,

139 
	`__glibc_objsize
 (
__de¡
));

140 
	}
}

	@/usr/include/bits/types.h

23 #iâdef 
_BITS_TYPES_H


24 
	#_BITS_TYPES_H
 1

	)

26 
	~<ã©u»s.h
>

27 
	~<b™s/wÜdsize.h
>

28 
	~<b™s/timesize.h
>

31 
	t__u_ch¬
;

32 
	t__u_shÜt
;

33 
	t__u_št
;

34 
	t__u_lÚg
;

37 sigÃd 
	t__št8_t
;

38 
	t__ušt8_t
;

39 sigÃd 
	t__št16_t
;

40 
	t__ušt16_t
;

41 sigÃd 
	t__št32_t
;

42 
	t__ušt32_t
;

43 #ià
__WORDSIZE
 == 64

44 sigÃd 
	t__št64_t
;

45 
	t__ušt64_t
;

47 
__ex‹nsiÚ__
 sigÃd 
	t__št64_t
;

48 
__ex‹nsiÚ__
 
	t__ušt64_t
;

52 
__št8_t
 
	t__št_Ëa¡8_t
;

53 
__ušt8_t
 
	t__ušt_Ëa¡8_t
;

54 
__št16_t
 
	t__št_Ëa¡16_t
;

55 
__ušt16_t
 
	t__ušt_Ëa¡16_t
;

56 
__št32_t
 
	t__št_Ëa¡32_t
;

57 
__ušt32_t
 
	t__ušt_Ëa¡32_t
;

58 
__št64_t
 
	t__št_Ëa¡64_t
;

59 
__ušt64_t
 
	t__ušt_Ëa¡64_t
;

62 #ià
__WORDSIZE
 == 64

63 
	t__quad_t
;

64 
	t__u_quad_t
;

66 
__ex‹nsiÚ__
 
	t__quad_t
;

67 
__ex‹nsiÚ__
 
	t__u_quad_t
;

71 #ià
__WORDSIZE
 == 64

72 
	t__štmax_t
;

73 
	t__uštmax_t
;

75 
__ex‹nsiÚ__
 
	t__štmax_t
;

76 
__ex‹nsiÚ__
 
	t__uštmax_t
;

109 
	#__S16_TYPE
 

	)

110 
	#__U16_TYPE
 

	)

111 
	#__S32_TYPE
 

	)

112 
	#__U32_TYPE
 

	)

113 
	#__SLONGWORD_TYPE
 

	)

114 
	#__ULONGWORD_TYPE
 

	)

115 #ià
__WORDSIZE
 == 32

116 
	#__SQUAD_TYPE
 
__št64_t


	)

117 
	#__UQUAD_TYPE
 
__ušt64_t


	)

118 
	#__SWORD_TYPE
 

	)

119 
	#__UWORD_TYPE
 

	)

120 
	#__SLONG32_TYPE
 

	)

121 
	#__ULONG32_TYPE
 

	)

122 
	#__S64_TYPE
 
__št64_t


	)

123 
	#__U64_TYPE
 
__ušt64_t


	)

126 
	#__STD_TYPE
 
__ex‹nsiÚ__
 

	)

127 #–ià
__WORDSIZE
 == 64

128 
	t__SQUAD_TYPE
 

	)

129 
	t__UQUAD_TYPE
 

	)

130 
	t__SWORD_TYPE
 

	)

131 
	t__UWORD_TYPE
 

	)

132 
	t__SLONG32_TYPE
 

	)

133 
	t__ULONG32_TYPE
 

	)

134 
	t__S64_TYPE
 

	)

135 
	t__U64_TYPE
 

	)

137 
	t__STD_TYPE
 

	)

141 
	~<b™s/ty³sizes.h
>

142 
	~<b™s/time64.h
>

145 
__STD_TYPE
 
	t__DEV_T_TYPE
 
	t__dev_t
;

146 
__STD_TYPE
 
__UID_T_TYPE
 
	g__uid_t
;

147 
__STD_TYPE
 
__GID_T_TYPE
 
	g__gid_t
;

148 
__STD_TYPE
 
__INO_T_TYPE
 
	g__šo_t
;

149 
__STD_TYPE
 
__INO64_T_TYPE
 
	g__šo64_t
;

150 
__STD_TYPE
 
__MODE_T_TYPE
 
	g__mode_t
;

151 
__STD_TYPE
 
__NLINK_T_TYPE
 
	g__Æšk_t
;

152 
__STD_TYPE
 
__OFF_T_TYPE
 
	g__off_t
;

153 
__STD_TYPE
 
__OFF64_T_TYPE
 
	g__off64_t
;

154 
__STD_TYPE
 
__PID_T_TYPE
 
	g__pid_t
;

155 
__STD_TYPE
 
__FSID_T_TYPE
 
	g__fsid_t
;

156 
__STD_TYPE
 
__CLOCK_T_TYPE
 
	g__þock_t
;

157 
__STD_TYPE
 
__RLIM_T_TYPE
 
	g__¾im_t
;

158 
__STD_TYPE
 
__RLIM64_T_TYPE
 
	g__¾im64_t
;

159 
__STD_TYPE
 
__ID_T_TYPE
 
	g__id_t
;

160 
__STD_TYPE
 
__TIME_T_TYPE
 
	g__time_t
;

161 
__STD_TYPE
 
__USECONDS_T_TYPE
 
	g__u£cÚds_t
;

162 
__STD_TYPE
 
__SUSECONDS_T_TYPE
 
	g__su£cÚds_t
;

163 
__STD_TYPE
 
__SUSECONDS64_T_TYPE
 
	g__su£cÚds64_t
;

165 
__STD_TYPE
 
__DADDR_T_TYPE
 
	g__daddr_t
;

166 
__STD_TYPE
 
__KEY_T_TYPE
 
	g__key_t
;

169 
__STD_TYPE
 
__CLOCKID_T_TYPE
 
	g__þockid_t
;

172 
__STD_TYPE
 
__TIMER_T_TYPE
 
	g__tim”_t
;

175 
__STD_TYPE
 
__BLKSIZE_T_TYPE
 
	g__blksize_t
;

180 
__STD_TYPE
 
__BLKCNT_T_TYPE
 
	g__blkút_t
;

181 
__STD_TYPE
 
__BLKCNT64_T_TYPE
 
	g__blkút64_t
;

184 
__STD_TYPE
 
__FSBLKCNT_T_TYPE
 
	g__fsblkút_t
;

185 
__STD_TYPE
 
__FSBLKCNT64_T_TYPE
 
	g__fsblkút64_t
;

188 
__STD_TYPE
 
__FSFILCNT_T_TYPE
 
	g__fsfžút_t
;

189 
__STD_TYPE
 
__FSFILCNT64_T_TYPE
 
	g__fsfžút64_t
;

192 
__STD_TYPE
 
__FSWORD_T_TYPE
 
	g__fswÜd_t
;

194 
__STD_TYPE
 
__SSIZE_T_TYPE
 
	g__ssize_t
;

197 
__STD_TYPE
 
__SYSCALL_SLONG_TYPE
 
	g__sysÿÎ_¦Úg_t
;

199 
__STD_TYPE
 
__SYSCALL_ULONG_TYPE
 
	g__sysÿÎ_ulÚg_t
;

203 
__off64_t
 
	t__loff_t
;

204 *
	t__ÿddr_t
;

207 
__STD_TYPE
 
__SWORD_TYPE
 
	g__šŒ_t
;

210 
__STD_TYPE
 
__U32_TYPE
 
	g__sockËn_t
;

215 
	t__sig_©omic_t
;

220 #ià
__TIMESIZE
 =ð64 && 
defšed
 
__LIBC


221 
	#__time64_t
 
__time_t


	)

222 #–ià
__TIMESIZE
 != 64

223 
__STD_TYPE
 
__TIME64_T_TYPE
 
	g__time64_t
;

226 #undeà
__STD_TYPE


	@/usr/include/bits/types/FILE.h

1 #iâdeà
__FILE_defšed


2 
	#__FILE_defšed
 1

	)

4 
	g_IO_FILE
;

7 
_IO_FILE
 
	tFILE
;

	@/usr/include/bits/types/__FILE.h

1 #iâdeà
____FILE_defšed


2 
	#____FILE_defšed
 1

	)

4 
	g_IO_FILE
;

5 
_IO_FILE
 
	t__FILE
;

	@/usr/include/bits/types/__fpos64_t.h

1 #iâdeà
_____åos64_t_defšed


2 
	#_____åos64_t_defšed
 1

	)

4 
	~<b™s/ty³s.h
>

5 
	~<b™s/ty³s/__mb¡©e_t.h
>

10 
	s_G_åos64_t


12 
__off64_t
 
	m__pos
;

13 
__mb¡©e_t
 
	m__¡©e
;

14 } 
	t__åos64_t
;

	@/usr/include/bits/types/__fpos_t.h

1 #iâdeà
_____åos_t_defšed


2 
	#_____åos_t_defšed
 1

	)

4 
	~<b™s/ty³s.h
>

5 
	~<b™s/ty³s/__mb¡©e_t.h
>

10 
	s_G_åos_t


12 
__off_t
 
	m__pos
;

13 
__mb¡©e_t
 
	m__¡©e
;

14 } 
	t__åos_t
;

	@/usr/include/bits/types/cookie_io_functions_t.h

18 #iâdeà
__cook›_io_funùiÚs_t_defšed


19 
	#__cook›_io_funùiÚs_t_defšed
 1

	)

21 
	~<b™s/ty³s.h
>

27 
__ssize_t
 
	tcook›_»ad_funùiÚ_t
 (*
	t__cook›
, *
	t__buf
,

28 
	tsize_t
 
	t__nby‹s
);

36 
__ssize_t
 
	tcook›_wr™e_funùiÚ_t
 (*
	t__cook›
, cÚ¡ *
	t__buf
,

37 
	tsize_t
 
	t__nby‹s
);

45 
	tcook›_£ek_funùiÚ_t
 (*
	t__cook›
, 
	t__off64_t
 *
	t__pos
, 
	t__w
);

48 
	tcook›_þo£_funùiÚ_t
 (*
	t__cook›
);

55 
	s_IO_cook›_io_funùiÚs_t


57 
cook›_»ad_funùiÚ_t
 *
	m»ad
;

58 
cook›_wr™e_funùiÚ_t
 *
	mwr™e
;

59 
cook›_£ek_funùiÚ_t
 *
	m£ek
;

60 
cook›_þo£_funùiÚ_t
 *
	mþo£
;

61 } 
	tcook›_io_funùiÚs_t
;

	@/usr/include/bits/types/locale_t.h

19 #iâdeà
_BITS_TYPES_LOCALE_T_H


20 
	#_BITS_TYPES_LOCALE_T_H
 1

	)

22 
	~<b™s/ty³s/__loÿË_t.h
>

24 
__loÿË_t
 
	tloÿË_t
;

	@/usr/include/bits/types/struct_FILE.h

18 #iâdeà
__¡ruù_FILE_defšed


19 
	#__¡ruù_FILE_defšed
 1

	)

25 #ià
defšed
 
_IO_USE_OLD_IO_FILE
 && !defšed 
_LIBC


29 #ià
defšed
 
_IO_lock_t_defšed
 && !defšed 
_LIBC


33 
	~<b™s/ty³s.h
>

35 
	g_IO_FILE
;

36 
	g_IO_m¬k”
;

37 
	g_IO_codecvt
;

38 
	g_IO_wide_d©a
;

42 #iâdeà
_IO_lock_t_defšed


43 
	t_IO_lock_t
;

49 
	s_IO_FILE


51 
	m_æags
;

54 *
	m_IO_»ad_±r
;

55 *
	m_IO_»ad_’d
;

56 *
	m_IO_»ad_ba£
;

57 *
	m_IO_wr™e_ba£
;

58 *
	m_IO_wr™e_±r
;

59 *
	m_IO_wr™e_’d
;

60 *
	m_IO_buf_ba£
;

61 *
	m_IO_buf_’d
;

64 *
	m_IO_§ve_ba£
;

65 *
	m_IO_backup_ba£
;

66 *
	m_IO_§ve_’d
;

68 
_IO_m¬k”
 *
	m_m¬k”s
;

70 
_IO_FILE
 *
	m_chaš
;

72 
	m_fž’o
;

73 
	m_æags2
;

74 
__off_t
 
	m_Þd_off£t
;

77 
	m_cur_cÞumn
;

78 sigÃd 
	m_vbË_off£t
;

79 
	m_shÜtbuf
[1];

81 
_IO_lock_t
 *
	m_lock
;

82 #ifdeà
_IO_USE_OLD_IO_FILE


85 
	s_IO_FILE_com¶‘e


87 
_IO_FILE
 
	m_fže
;

89 
__off64_t
 
	m_off£t
;

91 
_IO_codecvt
 *
	m_codecvt
;

92 
_IO_wide_d©a
 *
	m_wide_d©a
;

93 
_IO_FILE
 *
	m_ä“»s_li¡
;

94 *
	m_ä“»s_buf
;

95 
size_t
 
	m__·d5
;

96 
	m_mode
;

98 
	m_unu£d2
[15 *  (è- 4 *  (*è-  (
size_t
)];

102 
	#__g‘c_uÆocked_body
(
_å
) \

103 (
	`__glibc_uÆik–y
 ((
_å
)->
_IO_»ad_±r
 >ð(_å)->
_IO_»ad_’d
) \

104 ? 
	`__uæow
 (
_å
è: *(*è(_å)->
_IO_»ad_±r
++)

	)

106 
	#__putc_uÆocked_body
(
_ch
, 
_å
) \

107 (
	`__glibc_uÆik–y
 ((
_å
)->
_IO_wr™e_±r
 >ð(_å)->
_IO_wr™e_’d
) \

108 ? 
	`__ov”æow
 (
_å
, (è(
_ch
)) \

109 : (è(*(
_å
)->
_IO_wr™e_±r
++ = (
_ch
)))

	)

111 
	#_IO_EOF_SEEN
 0x0010

	)

112 
	#__ãof_uÆocked_body
(
_å
è(((_å)->
_æags
 & 
_IO_EOF_SEEN
è!ð0)

	)

114 
	#_IO_ERR_SEEN
 0x0020

	)

115 
	#__ã¼Ü_uÆocked_body
(
_å
è(((_å)->
_æags
 & 
_IO_ERR_SEEN
è!ð0)

	)

117 
	#_IO_USER_LOCK
 0x8000

	)

	@/usr/include/bits/waitflags.h

19 #ià!
defšed
 
_SYS_WAIT_H
 && !defšed 
_STDLIB_H


25 
	#WNOHANG
 1

	)

26 
	#WUNTRACED
 2

	)

29 #ià
defšed
 
__USE_XOPEN_EXTENDED
 || defšed 
__USE_XOPEN2K8


30 
	#WSTOPPED
 2

	)

31 
	#WEXITED
 4

	)

32 
	#WCONTINUED
 8

	)

33 
	#WNOWAIT
 0x01000000

	)

36 
	#__WNOTHREAD
 0x20000000

	)

38 
	#__WALL
 0x40000000

	)

39 
	#__WCLONE
 0x80000000

	)

	@/usr/include/bits/waitstatus.h

19 #ià!
defšed
 
_SYS_WAIT_H
 && !defšed 
_STDLIB_H


28 
	#__WEXITSTATUS
(
¡©us
è(((¡©usè& 0xff00è>> 8)

	)

31 
	#__WTERMSIG
(
¡©us
è((¡©usè& 0x7f)

	)

34 
	#__WSTOPSIG
(
¡©us
è
	`__WEXITSTATUS
(¡©us)

	)

37 
	#__WIFEXITED
(
¡©us
è(
	`__WTERMSIG
(¡©usè=ð0)

	)

40 
	#__WIFSIGNALED
(
¡©us
) \

41 (((sigÃd è(((
¡©us
è& 0x7fè+ 1è>> 1è> 0)

	)

44 
	#__WIFSTOPPED
(
¡©us
è(((¡©usè& 0xffè=ð0x7f)

	)

48 #ifdeà
WCONTINUED


49 
	#__WIFCONTINUED
(
¡©us
è((¡©usè=ð
__W_CONTINUED
)

	)

53 
	#__WCOREDUMP
(
¡©us
è((¡©usè& 
__WCOREFLAG
)

	)

56 
	#__W_EXITCODE
(
»t
, 
sig
è(Ô‘è<< 8 | (sig))

	)

57 
	#__W_STOPCODE
(
sig
è((sigè<< 8 | 0x7f)

	)

58 
	#__W_CONTINUED
 0xffff

	)

59 
	#__WCOREFLAG
 0x80

	)

	@/usr/include/bits/wchar.h

19 #iâdeà
_BITS_WCHAR_H


20 
	#_BITS_WCHAR_H
 1

	)

33 #ifdeà
__WCHAR_MAX__


34 
	#__WCHAR_MAX
 
__WCHAR_MAX__


	)

35 #–ià
L
'\0' - 1 > 0

36 
	#__WCHAR_MAX
 (0xffffffffu + 
L
'\0')

	)

38 
	#__WCHAR_MAX
 (0x7ffffffà+ 
L
'\0')

	)

41 #ifdeà
__WCHAR_MIN__


42 
	#__WCHAR_MIN
 
__WCHAR_MIN__


	)

43 #–ià
L
'\0' - 1 > 0

44 
	#__WCHAR_MIN
 (
L
'\0' + 0)

	)

46 
	#__WCHAR_MIN
 (-
__WCHAR_MAX
 - 1)

	)

	@/usr/include/bits/wordsize.h

3 #ià
defšed
 
__x86_64__
 && !defšed 
__ILP32__


4 
	#__WORDSIZE
 64

	)

6 
	#__WORDSIZE
 32

	)

7 
	#__WORDSIZE32_SIZE_ULONG
 0

	)

8 
	#__WORDSIZE32_PTRDIFF_LONG
 0

	)

11 #ifdeà
__x86_64__


12 
	#__WORDSIZE_TIME64_COMPAT32
 1

	)

14 
	#__SYSCALL_WORDSIZE
 64

	)

16 
	#__WORDSIZE_TIME64_COMPAT32
 0

	)

	@/usr/include/strings.h

18 #iâdef 
_STRINGS_H


19 
	#_STRINGS_H
 1

	)

21 
	~<ã©u»s.h
>

22 
	#__Ãed_size_t


	)

23 
	~<¡ddef.h
>

26 #ià
defšed
 
__ýlu¥lus
 && 
__GNUC_PREREQ
 (4, 4)

27 
	#__CORRECT_ISO_CPP_STRINGS_H_PROTO


	)

30 
	g__BEGIN_DECLS


32 #ià
defšed
 
__USE_MISC
 || !defšed 
__USE_XOPEN2K8


34 
	$bcmp
 (cÚ¡ *
__s1
, cÚ¡ *
__s2
, 
size_t
 
__n
)

35 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

38 
	$bcÝy
 (cÚ¡ *
__¤c
, *
__de¡
, 
size_t
 
__n
)

39 
__THROW
 
	`__nÚnuÎ
 ((1, 2));

42 
	$bz”o
 (*
__s
, 
size_t
 
__n
è
__THROW
 
	`__nÚnuÎ
 ((1));

45 #ifdeà
__CORRECT_ISO_CPP_STRINGS_H_PROTO


48 *
	`šdex
 (*
__s
, 
__c
)

49 
__THROW
 
	`__asm
 ("šdex"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

50 cÚ¡ *
	`šdex
 (cÚ¡ *
__s
, 
__c
)

51 
__THROW
 
	`__asm
 ("šdex"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

53 #ià
defšed
 
__OPTIMIZE__


54 
__ex‹º_®ways_šlše
 *

55 
	`šdex
 (*
__s
, 
__c
è
__THROW


57  
	`__bužtš_šdex
 (
__s
, 
__c
);

60 
__ex‹º_®ways_šlše
 const *

61 
	`šdex
 (cÚ¡ *
__s
, 
__c
è
__THROW


63  
	`__bužtš_šdex
 (
__s
, 
__c
);

66 
	}
}

68 *
	$šdex
 (cÚ¡ *
__s
, 
__c
)

69 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

73 #ifdeà
__CORRECT_ISO_CPP_STRINGS_H_PROTO


76 *
	`ršdex
 (*
__s
, 
__c
)

77 
__THROW
 
	`__asm
 ("ršdex"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

78 cÚ¡ *
	`ršdex
 (cÚ¡ *
__s
, 
__c
)

79 
__THROW
 
	`__asm
 ("ršdex"è
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

81 #ià
defšed
 
__OPTIMIZE__


82 
__ex‹º_®ways_šlše
 *

83 
	`ršdex
 (*
__s
, 
__c
è
__THROW


85  
	`__bužtš_ršdex
 (
__s
, 
__c
);

88 
__ex‹º_®ways_šlše
 const *

89 
	`ršdex
 (cÚ¡ *
__s
, 
__c
è
__THROW


91  
	`__bužtš_ršdex
 (
__s
, 
__c
);

94 
	}
}

96 *
	$ršdex
 (cÚ¡ *
__s
, 
__c
)

97 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1));

101 #ià
defšed
 
__USE_MISC
 || !defšed 
__USE_XOPEN2K8
 || defšed 
__USE_XOPEN2K8XSI


104 
	$ffs
 (
__i
è
__THROW
 
__©Œibu‹_cÚ¡__
;

109 #ifdef 
__USE_MISC


110 
	$ff¦
 (
__l
è
__THROW
 
__©Œibu‹_cÚ¡__
;

111 
__ex‹nsiÚ__
 
	$ff¦l
 (
__Î
)

112 
__THROW
 
__©Œibu‹_cÚ¡__
;

116 
	$¡rÿ£cmp
 (cÚ¡ *
__s1
, cÚ¡ *
__s2
)

117 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

120 
	$¡ºÿ£cmp
 (cÚ¡ *
__s1
, cÚ¡ *
__s2
, 
size_t
 
__n
)

121 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2));

123 #ifdef 
__USE_XOPEN2K8


125 
	~<b™s/ty³s/loÿË_t.h
>

128 
	$¡rÿ£cmp_l
 (cÚ¡ *
__s1
, cÚ¡ *
__s2
, 
loÿË_t
 
__loc
)

129 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2, 3));

133 
	$¡ºÿ£cmp_l
 (cÚ¡ *
__s1
, cÚ¡ *
__s2
,

134 
size_t
 
__n
, 
loÿË_t
 
__loc
)

135 
__THROW
 
__©Œibu‹_pu»__
 
	`__nÚnuÎ
 ((1, 2, 4));

138 
__END_DECLS


140 #ià
	`__GNUC_PREREQ
 (3,4è&& 
__USE_FORTIFY_LEVEL
 > 0 \

141 && 
defšed
 
__fÜtify_funùiÚ


143 #ià
defšed
 
__USE_MISC
 || !defšed 
__USE_XOPEN2K8


144 
	~<b™s/¡ršgs_fÜtif›d.h
>

	@/usr/include/sys/types.h

22 #iâdef 
_SYS_TYPES_H


23 
	#_SYS_TYPES_H
 1

	)

25 
	~<ã©u»s.h
>

27 
	g__BEGIN_DECLS


29 
	~<b™s/ty³s.h
>

31 #ifdef 
__USE_MISC


32 #iâdeà
__u_ch¬_defšed


33 
__u_ch¬
 
	tu_ch¬
;

34 
__u_shÜt
 
	tu_shÜt
;

35 
__u_št
 
	tu_št
;

36 
__u_lÚg
 
	tu_lÚg
;

37 
__quad_t
 
	tquad_t
;

38 
__u_quad_t
 
	tu_quad_t
;

39 
__fsid_t
 
	tfsid_t
;

40 
	#__u_ch¬_defšed


	)

42 
__loff_t
 
	tloff_t
;

45 #iâdeà
__šo_t_defšed


46 #iâdeà
__USE_FILE_OFFSET64


47 
__šo_t
 
	tšo_t
;

49 
__šo64_t
 
	tšo_t
;

51 
	#__šo_t_defšed


	)

53 #ià
defšed
 
__USE_LARGEFILE64
 && !defšed 
__šo64_t_defšed


54 
__šo64_t
 
	tšo64_t
;

55 
	#__šo64_t_defšed


	)

58 #iâdeà
__dev_t_defšed


59 
__dev_t
 
	tdev_t
;

60 
	#__dev_t_defšed


	)

63 #iâdeà
__gid_t_defšed


64 
__gid_t
 
	tgid_t
;

65 
	#__gid_t_defšed


	)

68 #iâdeà
__mode_t_defšed


69 
__mode_t
 
	tmode_t
;

70 
	#__mode_t_defšed


	)

73 #iâdeà
__Æšk_t_defšed


74 
__Æšk_t
 
	tÆšk_t
;

75 
	#__Æšk_t_defšed


	)

78 #iâdeà
__uid_t_defšed


79 
__uid_t
 
	tuid_t
;

80 
	#__uid_t_defšed


	)

83 #iâdeà
__off_t_defšed


84 #iâdeà
__USE_FILE_OFFSET64


85 
__off_t
 
	toff_t
;

87 
__off64_t
 
	toff_t
;

89 
	#__off_t_defšed


	)

91 #ià
defšed
 
__USE_LARGEFILE64
 && !defšed 
__off64_t_defšed


92 
__off64_t
 
	toff64_t
;

93 
	#__off64_t_defšed


	)

96 #iâdeà
__pid_t_defšed


97 
__pid_t
 
	tpid_t
;

98 
	#__pid_t_defšed


	)

101 #ià(
defšed
 
__USE_XOPEN
 || defšed 
__USE_XOPEN2K8
) \

102 && !
defšed
 
__id_t_defšed


103 
__id_t
 
	tid_t
;

104 
	#__id_t_defšed


	)

107 #iâdeà
__ssize_t_defšed


108 
__ssize_t
 
	tssize_t
;

109 
	#__ssize_t_defšed


	)

112 #ifdef 
__USE_MISC


113 #iâdeà
__daddr_t_defšed


114 
__daddr_t
 
	tdaddr_t
;

115 
__ÿddr_t
 
	tÿddr_t
;

116 
	#__daddr_t_defšed


	)

120 #ià(
defšed
 
__USE_MISC
 || defšed 
__USE_XOPEN
è&& !defšed 
__key_t_defšed


121 
__key_t
 
	tkey_t
;

122 
	#__key_t_defšed


	)

125 #ià
defšed
 
__USE_XOPEN
 || defšed 
__USE_XOPEN2K8


126 
	~<b™s/ty³s/þock_t.h
>

128 
	~<b™s/ty³s/þockid_t.h
>

129 
	~<b™s/ty³s/time_t.h
>

130 
	~<b™s/ty³s/tim”_t.h
>

132 #ifdeà
__USE_XOPEN


133 #iâdeà
__u£cÚds_t_defšed


134 
__u£cÚds_t
 
	tu£cÚds_t
;

135 
	#__u£cÚds_t_defšed


	)

137 #iâdeà
__su£cÚds_t_defšed


138 
__su£cÚds_t
 
	tsu£cÚds_t
;

139 
	#__su£cÚds_t_defšed


	)

143 
	#__Ãed_size_t


	)

144 
	~<¡ddef.h
>

146 #ifdeà
__USE_MISC


148 
	tulÚg
;

149 
	tushÜt
;

150 
	tušt
;

155 
	~<b™s/¡dšt-šŠ.h
>

158 
__ušt8_t
 
	tu_št8_t
;

159 
__ušt16_t
 
	tu_št16_t
;

160 
__ušt32_t
 
	tu_št32_t
;

161 
__ušt64_t
 
	tu_št64_t
;

163 #ià
__GNUC_PREREQ
 (2, 7)

164 
	t»gi¡”_t
 
	t__©Œibu‹__
 ((
	t__mode__
 (
	t__wÜd__
)));

166 
	t»gi¡”_t
;

171 
	#__BIT_TYPES_DEFINED__
 1

	)

174 #ifdef 
__USE_MISC


176 
	~<’dŸn.h
>

179 
	~<sys/£Ëù.h
>

183 #ià(
defšed
 
__USE_UNIX98
 || defšed 
__USE_XOPEN2K8
) \

184 && !
defšed
 
__blksize_t_defšed


185 
__blksize_t
 
	tblksize_t
;

186 
	#__blksize_t_defšed


	)

190 #iâdeà
__USE_FILE_OFFSET64


191 #iâdeà
__blkút_t_defšed


192 
__blkút_t
 
	tblkút_t
;

193 
	#__blkút_t_defšed


	)

195 #iâdeà
__fsblkút_t_defšed


196 
__fsblkút_t
 
	tfsblkút_t
;

197 
	#__fsblkút_t_defšed


	)

199 #iâdeà
__fsfžút_t_defšed


200 
__fsfžút_t
 
	tfsfžút_t
;

201 
	#__fsfžút_t_defšed


	)

204 #iâdeà
__blkút_t_defšed


205 
__blkút64_t
 
	tblkút_t
;

206 
	#__blkút_t_defšed


	)

208 #iâdeà
__fsblkút_t_defšed


209 
__fsblkút64_t
 
	tfsblkút_t
;

210 
	#__fsblkút_t_defšed


	)

212 #iâdeà
__fsfžút_t_defšed


213 
__fsfžút64_t
 
	tfsfžút_t
;

214 
	#__fsfžút_t_defšed


	)

218 #ifdeà
__USE_LARGEFILE64


219 
__blkút64_t
 
	tblkút64_t
;

220 
__fsblkút64_t
 
	tfsblkút64_t
;

221 
__fsfžút64_t
 
	tfsfžút64_t
;

226 #ià
defšed
 
__USE_POSIX199506
 || defšed 
__USE_UNIX98


227 
	~<b™s/±h»adty³s.h
>

230 
	g__END_DECLS


	@/usr/include/bits/floatn-common.h

20 #iâdeà
_BITS_FLOATN_COMMON_H


21 
	#_BITS_FLOATN_COMMON_H


	)

23 
	~<ã©u»s.h
>

24 
	~<b™s/lÚg-doubË.h
>

34 
	#__HAVE_FLOAT16
 0

	)

35 
	#__HAVE_FLOAT32
 1

	)

36 
	#__HAVE_FLOAT64
 1

	)

37 
	#__HAVE_FLOAT32X
 1

	)

38 
	#__HAVE_FLOAT128X
 0

	)

52 
	#__HAVE_DISTINCT_FLOAT16
 
__HAVE_FLOAT16


	)

53 
	#__HAVE_DISTINCT_FLOAT32
 0

	)

54 
	#__HAVE_DISTINCT_FLOAT64
 0

	)

55 
	#__HAVE_DISTINCT_FLOAT32X
 0

	)

56 
	#__HAVE_DISTINCT_FLOAT64X
 0

	)

57 
	#__HAVE_DISTINCT_FLOAT128X
 
__HAVE_FLOAT128X


	)

63 
	#__HAVE_FLOAT128_UNLIKE_LDBL
 (
__HAVE_DISTINCT_FLOAT128
 \

64 && 
__LDBL_MANT_DIG__
 !ð113)

	)

69 #ià
__GNUC_PREREQ
 (7, 0è&& !
defšed
 
__ýlu¥lus


70 
	#__HAVE_FLOATN_NOT_TYPEDEF
 1

	)

72 
	#__HAVE_FLOATN_NOT_TYPEDEF
 0

	)

75 #iâdeà
__ASSEMBLER__


80 #ià
__HAVE_FLOAT16


81 #ià!
__GNUC_PREREQ
 (7, 0è|| (
defšed
 
__ýlu¥lus
 && !__GNUC_PREREQ (13, 0))

83 
	#__f16
(
x
è((
_Flßt16
èx##
f
)

	)

85 
	#__f16
(
x
èx##
f16


	)

89 #ià
__HAVE_FLOAT32


90 #ià!
__GNUC_PREREQ
 (7, 0è|| (
defšed
 
__ýlu¥lus
 && !__GNUC_PREREQ (13, 0))

91 
	#__f32
(
x
èx##
f


	)

93 
	#__f32
(
x
èx##
f32


	)

97 #ià
__HAVE_FLOAT64


98 #ià!
__GNUC_PREREQ
 (7, 0è|| (
defšed
 
__ýlu¥lus
 && !__GNUC_PREREQ (13, 0))

99 #ifdeà
__NO_LONG_DOUBLE_MATH


100 
	#__f64
(
x
èx##
l


	)

102 
	#__f64
(
x
è
	)
x

105 
	#__f64
(
x
èx##
f64


	)

109 #ià
__HAVE_FLOAT32X


110 #ià!
__GNUC_PREREQ
 (7, 0è|| (
defšed
 
__ýlu¥lus
 && !__GNUC_PREREQ (13, 0))

111 
	#__f32x
(
x
è
	)
x

113 
	#__f32x
(
x
èx##
f32x


	)

117 #ià
__HAVE_FLOAT64X


118 #ià!
__GNUC_PREREQ
 (7, 0è|| (
defšed
 
__ýlu¥lus
 && !__GNUC_PREREQ (13, 0))

119 #ià
__HAVE_FLOAT64X_LONG_DOUBLE


120 
	#__f64x
(
x
èx##
l


	)

122 
	#__f64x
(
x
è
	`__f128
 (x)

	)

125 
	#__f64x
(
x
èx##
f64x


	)

129 #ià
__HAVE_FLOAT128X


130 #ià!
__GNUC_PREREQ
 (7, 0è|| (
defšed
 
__ýlu¥lus
 && !__GNUC_PREREQ (13, 0))

133 
	#__f128x
(
x
èx##
f128x


	)

138 #ià
__HAVE_FLOAT16


139 #ià!
__GNUC_PREREQ
 (7, 0è|| (
defšed
 
__ýlu¥lus
 && !__GNUC_PREREQ (13, 0))

140 
_Com¶ex
 
	t__cæßt16
 
	t__©Œibu‹__
 ((
	t__mode__
 (
	t__HC__
)));

141 
	#__CFLOAT16
 
__cæßt16


	)

143 
	#__CFLOAT16
 
_Com¶ex
 
_Flßt16


	)

147 #ià
__HAVE_FLOAT32


148 #ià!
__GNUC_PREREQ
 (7, 0è|| (
defšed
 
__ýlu¥lus
 && !__GNUC_PREREQ (13, 0))

149 
	#__CFLOAT32
 
_Com¶ex
 

	)

151 
	#__CFLOAT32
 
_Com¶ex
 
_Flßt32


	)

155 #ià
__HAVE_FLOAT64


156 #ià!
__GNUC_PREREQ
 (7, 0è|| (
defšed
 
__ýlu¥lus
 && !__GNUC_PREREQ (13, 0))

157 #ifdeà
__NO_LONG_DOUBLE_MATH


158 
	#__CFLOAT64
 
_Com¶ex
 

	)

160 
	#__CFLOAT64
 
_Com¶ex
 

	)

163 
	#__CFLOAT64
 
_Com¶ex
 
_Flßt64


	)

167 #ià
__HAVE_FLOAT32X


168 #ià!
__GNUC_PREREQ
 (7, 0è|| (
defšed
 
__ýlu¥lus
 && !__GNUC_PREREQ (13, 0))

169 
	#__CFLOAT32X
 
_Com¶ex
 

	)

171 
	#__CFLOAT32X
 
_Com¶ex
 
_Flßt32x


	)

175 #ià
__HAVE_FLOAT64X


176 #ià!
__GNUC_PREREQ
 (7, 0è|| (
defšed
 
__ýlu¥lus
 && !__GNUC_PREREQ (13, 0))

177 #ià
__HAVE_FLOAT64X_LONG_DOUBLE


178 
	#__CFLOAT64X
 
_Com¶ex
 

	)

180 
	#__CFLOAT64X
 
__CFLOAT128


	)

183 
	#__CFLOAT64X
 
_Com¶ex
 
_Flßt64x


	)

187 #ià
__HAVE_FLOAT128X


188 #ià!
__GNUC_PREREQ
 (7, 0è|| (
defšed
 
__ýlu¥lus
 && !__GNUC_PREREQ (13, 0))

191 
	#__CFLOAT128X
 
_Com¶ex
 
_Flßt128x


	)

196 #ià
__HAVE_FLOAT16


198 #ià!
__GNUC_PREREQ
 (7, 0è|| (
defšed
 
__ýlu¥lus
 && !__GNUC_PREREQ (13, 0))

199 
	t_Flßt16
 
	t__©Œibu‹__
 ((
	t__mode__
 (
	t__HF__
)));

202 #ià!
__GNUC_PREREQ
 (7, 0)

203 
	#__bužtš_huge_v®f16
(è((
_Flßt16
è
	`__bužtš_huge_v®
 ())

	)

204 
	#__bužtš_šff16
(è((
_Flßt16
è
	`__bužtš_šf
 ())

	)

205 
	#__bužtš_Çnf16
(
x
è((
_Flßt16
è
	`__bužtš_Çn
 (x))

	)

206 
	#__bužtš_Çnsf16
(
x
è((
_Flßt16
è
	`__bužtš_Çns
 (x))

	)

211 #ià
__HAVE_FLOAT32


213 #ià!
__GNUC_PREREQ
 (7, 0è|| (
defšed
 
__ýlu¥lus
 && !__GNUC_PREREQ (13, 0))

214 
	t_Flßt32
;

217 #ià!
__GNUC_PREREQ
 (7, 0)

218 
	#__bužtš_huge_v®f32
(è(
	`__bužtš_huge_v®f
 ())

	)

219 
	#__bužtš_šff32
(è(
	`__bužtš_šff
 ())

	)

220 
	#__bužtš_Çnf32
(
x
è(
	`__bužtš_Çnf
 (x))

	)

221 
	#__bužtš_Çnsf32
(
x
è(
	`__bužtš_Çnsf
 (x))

	)

226 #ià
__HAVE_FLOAT64


235 #ifdeà
__NO_LONG_DOUBLE_MATH


237 #ià!
__GNUC_PREREQ
 (7, 0è|| (
defšed
 
__ýlu¥lus
 && !__GNUC_PREREQ (13, 0))

238 
	t_Flßt64
;

241 #ià!
__GNUC_PREREQ
 (7, 0)

242 
	#__bužtš_huge_v®f64
(è(
	`__bužtš_huge_v®l
 ())

	)

243 
	#__bužtš_šff64
(è(
	`__bužtš_šæ
 ())

	)

244 
	#__bužtš_Çnf64
(
x
è(
	`__bužtš_ÇÆ
 (x))

	)

245 
	#__bužtš_Çnsf64
(
x
è(
	`__bužtš_Çn¦
 (x))

	)

250 #ià!
__GNUC_PREREQ
 (7, 0è|| (
defšed
 
__ýlu¥lus
 && !__GNUC_PREREQ (13, 0))

251 
	t_Flßt64
;

254 #ià!
__GNUC_PREREQ
 (7, 0)

255 
	#__bužtš_huge_v®f64
(è(
	`__bužtš_huge_v®
 ())

	)

256 
	#__bužtš_šff64
(è(
	`__bužtš_šf
 ())

	)

257 
	#__bužtš_Çnf64
(
x
è(
	`__bužtš_Çn
 (x))

	)

258 
	#__bužtš_Çnsf64
(
x
è(
	`__bužtš_Çns
 (x))

	)

265 #ià
__HAVE_FLOAT32X


267 #ià!
__GNUC_PREREQ
 (7, 0è|| (
defšed
 
__ýlu¥lus
 && !__GNUC_PREREQ (13, 0))

268 
	t_Flßt32x
;

271 #ià!
__GNUC_PREREQ
 (7, 0)

272 
	#__bužtš_huge_v®f32x
(è(
	`__bužtš_huge_v®
 ())

	)

273 
	#__bužtš_šff32x
(è(
	`__bužtš_šf
 ())

	)

274 
	#__bužtš_Çnf32x
(
x
è(
	`__bužtš_Çn
 (x))

	)

275 
	#__bužtš_Çnsf32x
(
x
è(
	`__bužtš_Çns
 (x))

	)

280 #ià
__HAVE_FLOAT64X


282 #ià
__HAVE_FLOAT64X_LONG_DOUBLE


284 #ià!
__GNUC_PREREQ
 (7, 0è|| (
defšed
 
__ýlu¥lus
 && !__GNUC_PREREQ (13, 0))

285 
	t_Flßt64x
;

288 #ià!
__GNUC_PREREQ
 (7, 0)

289 
	#__bužtš_huge_v®f64x
(è(
	`__bužtš_huge_v®l
 ())

	)

290 
	#__bužtš_šff64x
(è(
	`__bužtš_šæ
 ())

	)

291 
	#__bužtš_Çnf64x
(
x
è(
	`__bužtš_ÇÆ
 (x))

	)

292 
	#__bužtš_Çnsf64x
(
x
è(
	`__bužtš_Çn¦
 (x))

	)

297 #ià!
__GNUC_PREREQ
 (7, 0è|| (
defšed
 
__ýlu¥lus
 && !__GNUC_PREREQ (13, 0))

298 
_Flßt128
 
	t_Flßt64x
;

301 #ià!
__GNUC_PREREQ
 (7, 0)

302 
	#__bužtš_huge_v®f64x
(è(
	`__bužtš_huge_v®f128
 ())

	)

303 
	#__bužtš_šff64x
(è(
	`__bužtš_šff128
 ())

	)

304 
	#__bužtš_Çnf64x
(
x
è(
	`__bužtš_Çnf128
 (x))

	)

305 
	#__bužtš_Çnsf64x
(
x
è(
	`__bužtš_Çnsf128
 (x))

	)

312 #ià
__HAVE_FLOAT128X


314 #ià!
__GNUC_PREREQ
 (7, 0è|| (
defšed
 
__ýlu¥lus
 && !__GNUC_PREREQ (13, 0))

318 #ià!
__GNUC_PREREQ
 (7, 0)

319 
	#__bužtš_huge_v®f128x
(è((
_Flßt128x
è
	`__bužtš_huge_v®
 ())

	)

320 
	#__bužtš_šff128x
(è((
_Flßt128x
è
	`__bužtš_šf
 ())

	)

321 
	#__bužtš_Çnf128x
(
x
è((
_Flßt128x
è
	`__bužtš_Çn
 (x))

	)

322 
	#__bužtš_Çnsf128x
(
x
è((
_Flßt128x
è
	`__bužtš_Çns
 (x))

	)

	@/usr/include/bits/getopt_core.h

20 #iâdeà
_GETOPT_CORE_H


21 
	#_GETOPT_CORE_H
 1

	)

28 
__BEGIN_DECLS


36 *
Ýrg
;

50 
Ýtšd
;

55 
Ý‹¼
;

59 
ÝtÝt
;

91 
	$g‘Ýt
 (
___¬gc
, *cÚ¡ *
___¬gv
, cÚ¡ *
__shÜtÝts
)

92 
__THROW
 
	`__nÚnuÎ
 ((2, 3));

94 
__END_DECLS


	@/usr/include/bits/libm-simd-decl-stubs.h

19 #iâdeà
_MATH_H


33 #iâdeà
_BITS_LIBM_SIMD_DECL_STUBS_H


34 
	#_BITS_LIBM_SIMD_DECL_STUBS_H
 1

	)

36 
	#__DECL_SIMD_cos


	)

37 
	#__DECL_SIMD_cosf


	)

38 
	#__DECL_SIMD_co¦


	)

39 
	#__DECL_SIMD_cosf16


	)

40 
	#__DECL_SIMD_cosf32


	)

41 
	#__DECL_SIMD_cosf64


	)

42 
	#__DECL_SIMD_cosf128


	)

43 
	#__DECL_SIMD_cosf32x


	)

44 
	#__DECL_SIMD_cosf64x


	)

45 
	#__DECL_SIMD_cosf128x


	)

47 
	#__DECL_SIMD_sš


	)

48 
	#__DECL_SIMD_sšf


	)

49 
	#__DECL_SIMD_sšl


	)

50 
	#__DECL_SIMD_sšf16


	)

51 
	#__DECL_SIMD_sšf32


	)

52 
	#__DECL_SIMD_sšf64


	)

53 
	#__DECL_SIMD_sšf128


	)

54 
	#__DECL_SIMD_sšf32x


	)

55 
	#__DECL_SIMD_sšf64x


	)

56 
	#__DECL_SIMD_sšf128x


	)

58 
	#__DECL_SIMD_sšcos


	)

59 
	#__DECL_SIMD_sšcosf


	)

60 
	#__DECL_SIMD_sšco¦


	)

61 
	#__DECL_SIMD_sšcosf16


	)

62 
	#__DECL_SIMD_sšcosf32


	)

63 
	#__DECL_SIMD_sšcosf64


	)

64 
	#__DECL_SIMD_sšcosf128


	)

65 
	#__DECL_SIMD_sšcosf32x


	)

66 
	#__DECL_SIMD_sšcosf64x


	)

67 
	#__DECL_SIMD_sšcosf128x


	)

69 
	#__DECL_SIMD_log


	)

70 
	#__DECL_SIMD_logf


	)

71 
	#__DECL_SIMD_logl


	)

72 
	#__DECL_SIMD_logf16


	)

73 
	#__DECL_SIMD_logf32


	)

74 
	#__DECL_SIMD_logf64


	)

75 
	#__DECL_SIMD_logf128


	)

76 
	#__DECL_SIMD_logf32x


	)

77 
	#__DECL_SIMD_logf64x


	)

78 
	#__DECL_SIMD_logf128x


	)

80 
	#__DECL_SIMD_exp


	)

81 
	#__DECL_SIMD_expf


	)

82 
	#__DECL_SIMD_ex¶


	)

83 
	#__DECL_SIMD_expf16


	)

84 
	#__DECL_SIMD_expf32


	)

85 
	#__DECL_SIMD_expf64


	)

86 
	#__DECL_SIMD_expf128


	)

87 
	#__DECL_SIMD_expf32x


	)

88 
	#__DECL_SIMD_expf64x


	)

89 
	#__DECL_SIMD_expf128x


	)

91 
	#__DECL_SIMD_pow


	)

92 
	#__DECL_SIMD_powf


	)

93 
	#__DECL_SIMD_powl


	)

94 
	#__DECL_SIMD_powf16


	)

95 
	#__DECL_SIMD_powf32


	)

96 
	#__DECL_SIMD_powf64


	)

97 
	#__DECL_SIMD_powf128


	)

98 
	#__DECL_SIMD_powf32x


	)

99 
	#__DECL_SIMD_powf64x


	)

100 
	#__DECL_SIMD_powf128x


	)

102 
	#__DECL_SIMD_acos


	)

103 
	#__DECL_SIMD_acosf


	)

104 
	#__DECL_SIMD_aco¦


	)

105 
	#__DECL_SIMD_acosf16


	)

106 
	#__DECL_SIMD_acosf32


	)

107 
	#__DECL_SIMD_acosf64


	)

108 
	#__DECL_SIMD_acosf128


	)

109 
	#__DECL_SIMD_acosf32x


	)

110 
	#__DECL_SIMD_acosf64x


	)

111 
	#__DECL_SIMD_acosf128x


	)

113 
	#__DECL_SIMD_©ª


	)

114 
	#__DECL_SIMD_©ªf


	)

115 
	#__DECL_SIMD_©ªl


	)

116 
	#__DECL_SIMD_©ªf16


	)

117 
	#__DECL_SIMD_©ªf32


	)

118 
	#__DECL_SIMD_©ªf64


	)

119 
	#__DECL_SIMD_©ªf128


	)

120 
	#__DECL_SIMD_©ªf32x


	)

121 
	#__DECL_SIMD_©ªf64x


	)

122 
	#__DECL_SIMD_©ªf128x


	)

124 
	#__DECL_SIMD_asš


	)

125 
	#__DECL_SIMD_asšf


	)

126 
	#__DECL_SIMD_asšl


	)

127 
	#__DECL_SIMD_asšf16


	)

128 
	#__DECL_SIMD_asšf32


	)

129 
	#__DECL_SIMD_asšf64


	)

130 
	#__DECL_SIMD_asšf128


	)

131 
	#__DECL_SIMD_asšf32x


	)

132 
	#__DECL_SIMD_asšf64x


	)

133 
	#__DECL_SIMD_asšf128x


	)

135 
	#__DECL_SIMD_hypÙ


	)

136 
	#__DECL_SIMD_hypÙf


	)

137 
	#__DECL_SIMD_hypÙl


	)

138 
	#__DECL_SIMD_hypÙf16


	)

139 
	#__DECL_SIMD_hypÙf32


	)

140 
	#__DECL_SIMD_hypÙf64


	)

141 
	#__DECL_SIMD_hypÙf128


	)

142 
	#__DECL_SIMD_hypÙf32x


	)

143 
	#__DECL_SIMD_hypÙf64x


	)

144 
	#__DECL_SIMD_hypÙf128x


	)

146 
	#__DECL_SIMD_exp2


	)

147 
	#__DECL_SIMD_exp2f


	)

148 
	#__DECL_SIMD_exp2l


	)

149 
	#__DECL_SIMD_exp2f16


	)

150 
	#__DECL_SIMD_exp2f32


	)

151 
	#__DECL_SIMD_exp2f64


	)

152 
	#__DECL_SIMD_exp2f128


	)

153 
	#__DECL_SIMD_exp2f32x


	)

154 
	#__DECL_SIMD_exp2f64x


	)

155 
	#__DECL_SIMD_exp2f128x


	)

157 
	#__DECL_SIMD_exp10


	)

158 
	#__DECL_SIMD_exp10f


	)

159 
	#__DECL_SIMD_exp10l


	)

160 
	#__DECL_SIMD_exp10f16


	)

161 
	#__DECL_SIMD_exp10f32


	)

162 
	#__DECL_SIMD_exp10f64


	)

163 
	#__DECL_SIMD_exp10f128


	)

164 
	#__DECL_SIMD_exp10f32x


	)

165 
	#__DECL_SIMD_exp10f64x


	)

166 
	#__DECL_SIMD_exp10f128x


	)

168 
	#__DECL_SIMD_cosh


	)

169 
	#__DECL_SIMD_coshf


	)

170 
	#__DECL_SIMD_coshl


	)

171 
	#__DECL_SIMD_coshf16


	)

172 
	#__DECL_SIMD_coshf32


	)

173 
	#__DECL_SIMD_coshf64


	)

174 
	#__DECL_SIMD_coshf128


	)

175 
	#__DECL_SIMD_coshf32x


	)

176 
	#__DECL_SIMD_coshf64x


	)

177 
	#__DECL_SIMD_coshf128x


	)

179 
	#__DECL_SIMD_expm1


	)

180 
	#__DECL_SIMD_expm1f


	)

181 
	#__DECL_SIMD_expm1l


	)

182 
	#__DECL_SIMD_expm1f16


	)

183 
	#__DECL_SIMD_expm1f32


	)

184 
	#__DECL_SIMD_expm1f64


	)

185 
	#__DECL_SIMD_expm1f128


	)

186 
	#__DECL_SIMD_expm1f32x


	)

187 
	#__DECL_SIMD_expm1f64x


	)

188 
	#__DECL_SIMD_expm1f128x


	)

190 
	#__DECL_SIMD_sšh


	)

191 
	#__DECL_SIMD_sšhf


	)

192 
	#__DECL_SIMD_sšhl


	)

193 
	#__DECL_SIMD_sšhf16


	)

194 
	#__DECL_SIMD_sšhf32


	)

195 
	#__DECL_SIMD_sšhf64


	)

196 
	#__DECL_SIMD_sšhf128


	)

197 
	#__DECL_SIMD_sšhf32x


	)

198 
	#__DECL_SIMD_sšhf64x


	)

199 
	#__DECL_SIMD_sšhf128x


	)

201 
	#__DECL_SIMD_cb¹


	)

202 
	#__DECL_SIMD_cb¹f


	)

203 
	#__DECL_SIMD_cb¹l


	)

204 
	#__DECL_SIMD_cb¹f16


	)

205 
	#__DECL_SIMD_cb¹f32


	)

206 
	#__DECL_SIMD_cb¹f64


	)

207 
	#__DECL_SIMD_cb¹f128


	)

208 
	#__DECL_SIMD_cb¹f32x


	)

209 
	#__DECL_SIMD_cb¹f64x


	)

210 
	#__DECL_SIMD_cb¹f128x


	)

212 
	#__DECL_SIMD_©ª2


	)

213 
	#__DECL_SIMD_©ª2f


	)

214 
	#__DECL_SIMD_©ª2l


	)

215 
	#__DECL_SIMD_©ª2f16


	)

216 
	#__DECL_SIMD_©ª2f32


	)

217 
	#__DECL_SIMD_©ª2f64


	)

218 
	#__DECL_SIMD_©ª2f128


	)

219 
	#__DECL_SIMD_©ª2f32x


	)

220 
	#__DECL_SIMD_©ª2f64x


	)

221 
	#__DECL_SIMD_©ª2f128x


	)

223 
	#__DECL_SIMD_log10


	)

224 
	#__DECL_SIMD_log10f


	)

225 
	#__DECL_SIMD_log10l


	)

226 
	#__DECL_SIMD_log10f16


	)

227 
	#__DECL_SIMD_log10f32


	)

228 
	#__DECL_SIMD_log10f64


	)

229 
	#__DECL_SIMD_log10f128


	)

230 
	#__DECL_SIMD_log10f32x


	)

231 
	#__DECL_SIMD_log10f64x


	)

232 
	#__DECL_SIMD_log10f128x


	)

234 
	#__DECL_SIMD_log2


	)

235 
	#__DECL_SIMD_log2f


	)

236 
	#__DECL_SIMD_log2l


	)

237 
	#__DECL_SIMD_log2f16


	)

238 
	#__DECL_SIMD_log2f32


	)

239 
	#__DECL_SIMD_log2f64


	)

240 
	#__DECL_SIMD_log2f128


	)

241 
	#__DECL_SIMD_log2f32x


	)

242 
	#__DECL_SIMD_log2f64x


	)

243 
	#__DECL_SIMD_log2f128x


	)

245 
	#__DECL_SIMD_log1p


	)

246 
	#__DECL_SIMD_log1pf


	)

247 
	#__DECL_SIMD_log1¶


	)

248 
	#__DECL_SIMD_log1pf16


	)

249 
	#__DECL_SIMD_log1pf32


	)

250 
	#__DECL_SIMD_log1pf64


	)

251 
	#__DECL_SIMD_log1pf128


	)

252 
	#__DECL_SIMD_log1pf32x


	)

253 
	#__DECL_SIMD_log1pf64x


	)

254 
	#__DECL_SIMD_log1pf128x


	)

256 
	#__DECL_SIMD_©ªh


	)

257 
	#__DECL_SIMD_©ªhf


	)

258 
	#__DECL_SIMD_©ªhl


	)

259 
	#__DECL_SIMD_©ªhf16


	)

260 
	#__DECL_SIMD_©ªhf32


	)

261 
	#__DECL_SIMD_©ªhf64


	)

262 
	#__DECL_SIMD_©ªhf128


	)

263 
	#__DECL_SIMD_©ªhf32x


	)

264 
	#__DECL_SIMD_©ªhf64x


	)

265 
	#__DECL_SIMD_©ªhf128x


	)

267 
	#__DECL_SIMD_acosh


	)

268 
	#__DECL_SIMD_acoshf


	)

269 
	#__DECL_SIMD_acoshl


	)

270 
	#__DECL_SIMD_acoshf16


	)

271 
	#__DECL_SIMD_acoshf32


	)

272 
	#__DECL_SIMD_acoshf64


	)

273 
	#__DECL_SIMD_acoshf128


	)

274 
	#__DECL_SIMD_acoshf32x


	)

275 
	#__DECL_SIMD_acoshf64x


	)

276 
	#__DECL_SIMD_acoshf128x


	)

278 
	#__DECL_SIMD_”f


	)

279 
	#__DECL_SIMD_”ff


	)

280 
	#__DECL_SIMD_”æ


	)

281 
	#__DECL_SIMD_”ff16


	)

282 
	#__DECL_SIMD_”ff32


	)

283 
	#__DECL_SIMD_”ff64


	)

284 
	#__DECL_SIMD_”ff128


	)

285 
	#__DECL_SIMD_”ff32x


	)

286 
	#__DECL_SIMD_”ff64x


	)

287 
	#__DECL_SIMD_”ff128x


	)

289 
	#__DECL_SIMD_nh


	)

290 
	#__DECL_SIMD_nhf


	)

291 
	#__DECL_SIMD_nhl


	)

292 
	#__DECL_SIMD_nhf16


	)

293 
	#__DECL_SIMD_nhf32


	)

294 
	#__DECL_SIMD_nhf64


	)

295 
	#__DECL_SIMD_nhf128


	)

296 
	#__DECL_SIMD_nhf32x


	)

297 
	#__DECL_SIMD_nhf64x


	)

298 
	#__DECL_SIMD_nhf128x


	)

300 
	#__DECL_SIMD_asšh


	)

301 
	#__DECL_SIMD_asšhf


	)

302 
	#__DECL_SIMD_asšhl


	)

303 
	#__DECL_SIMD_asšhf16


	)

304 
	#__DECL_SIMD_asšhf32


	)

305 
	#__DECL_SIMD_asšhf64


	)

306 
	#__DECL_SIMD_asšhf128


	)

307 
	#__DECL_SIMD_asšhf32x


	)

308 
	#__DECL_SIMD_asšhf64x


	)

309 
	#__DECL_SIMD_asšhf128x


	)

311 
	#__DECL_SIMD_”fc


	)

312 
	#__DECL_SIMD_”fcf


	)

313 
	#__DECL_SIMD_”fþ


	)

314 
	#__DECL_SIMD_”fcf16


	)

315 
	#__DECL_SIMD_”fcf32


	)

316 
	#__DECL_SIMD_”fcf64


	)

317 
	#__DECL_SIMD_”fcf128


	)

318 
	#__DECL_SIMD_”fcf32x


	)

319 
	#__DECL_SIMD_”fcf64x


	)

320 
	#__DECL_SIMD_”fcf128x


	)

322 
	#__DECL_SIMD_n


	)

323 
	#__DECL_SIMD_nf


	)

324 
	#__DECL_SIMD_Æ


	)

325 
	#__DECL_SIMD_nf16


	)

326 
	#__DECL_SIMD_nf32


	)

327 
	#__DECL_SIMD_nf64


	)

328 
	#__DECL_SIMD_nf128


	)

329 
	#__DECL_SIMD_nf32x


	)

330 
	#__DECL_SIMD_nf64x


	)

331 
	#__DECL_SIMD_nf128x


	)

	@/usr/include/bits/pthreadtypes.h

19 #iâdeà
_BITS_PTHREADTYPES_COMMON_H


20 
	#_BITS_PTHREADTYPES_COMMON_H
 1

	)

23 
	~<b™s/th»ad-sh¬ed-ty³s.h
>

27 
	t±h»ad_t
;

34 
	m__size
[
__SIZEOF_PTHREAD_MUTEXATTR_T
];

35 
	m__®ign
;

36 } 
	t±h»ad_mu‹x©Œ_t
;

43 
	m__size
[
__SIZEOF_PTHREAD_CONDATTR_T
];

44 
	m__®ign
;

45 } 
	t±h»ad_cÚd©Œ_t
;

49 
	t±h»ad_key_t
;

53 
	t__ONCE_ALIGNMENT
 
	t±h»ad_Úû_t
;

56 
	u±h»ad_©Œ_t


58 
	m__size
[
__SIZEOF_PTHREAD_ATTR_T
];

59 
	m__®ign
;

61 #iâdeà
__have_±h»ad_©Œ_t


62 
±h»ad_©Œ_t
 
	t±h»ad_©Œ_t
;

63 
	#__have_±h»ad_©Œ_t
 1

	)

69 
__±h»ad_mu‹x_s
 
	m__d©a
;

70 
	m__size
[
__SIZEOF_PTHREAD_MUTEX_T
];

71 
	m__®ign
;

72 } 
	t±h»ad_mu‹x_t
;

77 
__±h»ad_cÚd_s
 
	m__d©a
;

78 
	m__size
[
__SIZEOF_PTHREAD_COND_T
];

79 
__ex‹nsiÚ__
 
	m__®ign
;

80 } 
	t±h»ad_cÚd_t
;

83 #ià
defšed
 
__USE_UNIX98
 || defšed 
__USE_XOPEN2K


88 
__±h»ad_rwlock_¬ch_t
 
	m__d©a
;

89 
	m__size
[
__SIZEOF_PTHREAD_RWLOCK_T
];

90 
	m__®ign
;

91 } 
	t±h»ad_rwlock_t
;

95 
	m__size
[
__SIZEOF_PTHREAD_RWLOCKATTR_T
];

96 
	m__®ign
;

97 } 
	t±h»ad_rwlock©Œ_t
;

101 #ifdeà
__USE_XOPEN2K


103 vÞ©ž
	t±h»ad_¥šlock_t
;

110 
	m__size
[
__SIZEOF_PTHREAD_BARRIER_T
];

111 
	m__®ign
;

112 } 
	t±h»ad_b¬r›r_t
;

116 
	m__size
[
__SIZEOF_PTHREAD_BARRIERATTR_T
];

117 
	m__®ign
;

118 } 
	t±h»ad_b¬r›¿‰r_t
;

	@/usr/include/bits/strings_fortified.h

19 #iâdeà
__STRINGS_FORTIFIED


20 
	#__STRINGS_FORTIFIED
 1

	)

22 
__fÜtify_funùiÚ
 

23 
__NTH
 (
	$bcÝy
 (cÚ¡ *
__¤c
, *
__de¡
, 
size_t
 
__Ën
))

25 (è
	`__bužtš___memmove_chk
 (
__de¡
, 
__¤c
, 
__Ën
,

26 
	`__glibc_objsize0
 (
__de¡
));

27 
	}
}

29 
__fÜtify_funùiÚ
 

30 
__NTH
 (
	$bz”o
 (*
__de¡
, 
size_t
 
__Ën
))

32 (è
	`__bužtš___mem£t_chk
 (
__de¡
, '\0', 
__Ën
,

33 
	`__glibc_objsize0
 (
__de¡
));

34 
	}
}

	@/usr/include/bits/time64.h

19 #iâdeà
_BITS_TYPES_H


23 #iâdef 
_BITS_TIME64_H


24 
	#_BITS_TIME64_H
 1

	)

28 #ià
__TIMESIZE
 == 64

30 
	#__TIME64_T_TYPE
 
__TIME_T_TYPE


	)

33 
	#__TIME64_T_TYPE
 
__SQUAD_TYPE


	)

	@/usr/include/bits/timesize.h

19 
	~<b™s/wÜdsize.h
>

21 #ià
defšed
 
__x86_64__
 && defšed 
__ILP32__


23 
	#__TIMESIZE
 64

	)

26 
	#__TIMESIZE
 
__WORDSIZE


	)

	@/usr/include/bits/types/__locale_t.h

19 #iâdeà
_BITS_TYPES___LOCALE_T_H


20 
	#_BITS_TYPES___LOCALE_T_H
 1

	)

27 
	s__loÿË_¡ruù


30 
__loÿË_d©a
 *
	m__loÿËs
[13];

33 cÚ¡ *
	m__ùy³_b
;

34 cÚ¡ *
	m__ùy³_tÞow”
;

35 cÚ¡ *
	m__ùy³_touµ”
;

38 cÚ¡ *
	m__Çmes
[13];

41 
__loÿË_¡ruù
 *
	t__loÿË_t
;

	@/usr/include/bits/types/__mbstate_t.h

1 #iâdeà
____mb¡©e_t_defšed


2 
	#____mb¡©e_t_defšed
 1

	)

8 #iâdeà
__WINT_TYPE__


9 
	#__WINT_TYPE__
 

	)

15 
	m__couÁ
;

18 
__WINT_TYPE__
 
	m__wch
;

19 
	m__wchb
[4];

20 } 
	m__v®ue
;

21 } 
	t__mb¡©e_t
;

	@/usr/include/bits/types/clock_t.h

1 #iâdeà
__þock_t_defšed


2 
	#__þock_t_defšed
 1

	)

4 
	~<b™s/ty³s.h
>

7 
__þock_t
 
	tþock_t
;

	@/usr/include/bits/types/clockid_t.h

1 #iâdeà
__þockid_t_defšed


2 
	#__þockid_t_defšed
 1

	)

4 
	~<b™s/ty³s.h
>

7 
__þockid_t
 
	tþockid_t
;

	@/usr/include/bits/types/time_t.h

1 #iâdeà
__time_t_defšed


2 
	#__time_t_defšed
 1

	)

4 
	~<b™s/ty³s.h
>

7 #ifdeà
__USE_TIME_BITS64


8 
__time64_t
 
	ttime_t
;

10 
__time_t
 
	ttime_t
;

	@/usr/include/bits/types/timer_t.h

1 #iâdeà
__tim”_t_defšed


2 
	#__tim”_t_defšed
 1

	)

4 
	~<b™s/ty³s.h
>

7 
__tim”_t
 
	ttim”_t
;

	@/usr/include/bits/typesizes.h

19 #iâdeà
_BITS_TYPES_H


23 #iâdef 
_BITS_TYPESIZES_H


24 
	#_BITS_TYPESIZES_H
 1

	)

30 #ià
defšed
 
__x86_64__
 && defšed 
__ILP32__


31 
	#__SYSCALL_SLONG_TYPE
 
__SQUAD_TYPE


	)

32 
	#__SYSCALL_ULONG_TYPE
 
__UQUAD_TYPE


	)

34 
	#__SYSCALL_SLONG_TYPE
 
__SLONGWORD_TYPE


	)

35 
	#__SYSCALL_ULONG_TYPE
 
__ULONGWORD_TYPE


	)

38 
	#__DEV_T_TYPE
 
__UQUAD_TYPE


	)

39 
	#__UID_T_TYPE
 
__U32_TYPE


	)

40 
	#__GID_T_TYPE
 
__U32_TYPE


	)

41 
	#__INO_T_TYPE
 
__SYSCALL_ULONG_TYPE


	)

42 
	#__INO64_T_TYPE
 
__UQUAD_TYPE


	)

43 
	#__MODE_T_TYPE
 
__U32_TYPE


	)

44 #ifdeà
__x86_64__


45 
	#__NLINK_T_TYPE
 
__SYSCALL_ULONG_TYPE


	)

46 
	#__FSWORD_T_TYPE
 
__SYSCALL_SLONG_TYPE


	)

48 
	#__NLINK_T_TYPE
 
__UWORD_TYPE


	)

49 
	#__FSWORD_T_TYPE
 
__SWORD_TYPE


	)

51 
	#__OFF_T_TYPE
 
__SYSCALL_SLONG_TYPE


	)

52 
	#__OFF64_T_TYPE
 
__SQUAD_TYPE


	)

53 
	#__PID_T_TYPE
 
__S32_TYPE


	)

54 
	#__RLIM_T_TYPE
 
__SYSCALL_ULONG_TYPE


	)

55 
	#__RLIM64_T_TYPE
 
__UQUAD_TYPE


	)

56 
	#__BLKCNT_T_TYPE
 
__SYSCALL_SLONG_TYPE


	)

57 
	#__BLKCNT64_T_TYPE
 
__SQUAD_TYPE


	)

58 
	#__FSBLKCNT_T_TYPE
 
__SYSCALL_ULONG_TYPE


	)

59 
	#__FSBLKCNT64_T_TYPE
 
__UQUAD_TYPE


	)

60 
	#__FSFILCNT_T_TYPE
 
__SYSCALL_ULONG_TYPE


	)

61 
	#__FSFILCNT64_T_TYPE
 
__UQUAD_TYPE


	)

62 
	#__ID_T_TYPE
 
__U32_TYPE


	)

63 
	#__CLOCK_T_TYPE
 
__SYSCALL_SLONG_TYPE


	)

64 
	#__TIME_T_TYPE
 
__SYSCALL_SLONG_TYPE


	)

65 
	#__USECONDS_T_TYPE
 
__U32_TYPE


	)

66 
	#__SUSECONDS_T_TYPE
 
__SYSCALL_SLONG_TYPE


	)

67 
	#__SUSECONDS64_T_TYPE
 
__SQUAD_TYPE


	)

68 
	#__DADDR_T_TYPE
 
__S32_TYPE


	)

69 
	#__KEY_T_TYPE
 
__S32_TYPE


	)

70 
	#__CLOCKID_T_TYPE
 
__S32_TYPE


	)

71 
	#__TIMER_T_TYPE
 *

	)

72 
	#__BLKSIZE_T_TYPE
 
__SYSCALL_SLONG_TYPE


	)

73 
	#__FSID_T_TYPE
 sŒuù { 
__v®
[2]; }

	)

74 
	#__SSIZE_T_TYPE
 
__SWORD_TYPE


	)

75 
	#__CPU_MASK_TYPE
 
__SYSCALL_ULONG_TYPE


	)

77 #ifdeà
__x86_64__


81 
	#__OFF_T_MATCHES_OFF64_T
 1

	)

84 
	#__INO_T_MATCHES_INO64_T
 1

	)

87 
	#__RLIM_T_MATCHES_RLIM64_T
 1

	)

90 
	#__STATFS_MATCHES_STATFS64
 1

	)

93 
	#__KERNEL_OLD_TIMEVAL_MATCHES_TIMEVAL64
 1

	)

95 
	#__RLIM_T_MATCHES_RLIM64_T
 0

	)

97 
	#__STATFS_MATCHES_STATFS64
 0

	)

99 
	#__KERNEL_OLD_TIMEVAL_MATCHES_TIMEVAL64
 0

	)

103 
	#__FD_SETSIZE
 1024

	)

	@/usr/include/endian.h

18 #iâdef 
_ENDIAN_H


19 
	#_ENDIAN_H
 1

	)

21 
	~<ã©u»s.h
>

24 
	~<b™s/’dŸn.h
>

26 #ifdeà
__USE_MISC


27 
	#LITTLE_ENDIAN
 
__LITTLE_ENDIAN


	)

28 
	#BIG_ENDIAN
 
__BIG_ENDIAN


	)

29 
	#PDP_ENDIAN
 
__PDP_ENDIAN


	)

30 
	#BYTE_ORDER
 
__BYTE_ORDER


	)

33 #ià
defšed
 
__USE_MISC
 && !defšed 
__ASSEMBLER__


35 
	~<b™s/by‹sw­.h
>

36 
	~<b™s/ušŠ-id’t™y.h
>

38 #ià
__BYTE_ORDER
 =ð
__LITTLE_ENDIAN


39 
	#htobe16
(
x
è
	`__bsw­_16
 (x)

	)

40 
	#htÞe16
(
x
è
	`__ušt16_id’t™y
 (x)

	)

41 
	#be16toh
(
x
è
	`__bsw­_16
 (x)

	)

42 
	#Ë16toh
(
x
è
	`__ušt16_id’t™y
 (x)

	)

44 
	#htobe32
(
x
è
	`__bsw­_32
 (x)

	)

45 
	#htÞe32
(
x
è
	`__ušt32_id’t™y
 (x)

	)

46 
	#be32toh
(
x
è
	`__bsw­_32
 (x)

	)

47 
	#Ë32toh
(
x
è
	`__ušt32_id’t™y
 (x)

	)

49 
	#htobe64
(
x
è
	`__bsw­_64
 (x)

	)

50 
	#htÞe64
(
x
è
	`__ušt64_id’t™y
 (x)

	)

51 
	#be64toh
(
x
è
	`__bsw­_64
 (x)

	)

52 
	#Ë64toh
(
x
è
	`__ušt64_id’t™y
 (x)

	)

55 
	#htobe16
(
x
è
	`__ušt16_id’t™y
 (x)

	)

56 
	#htÞe16
(
x
è
	`__bsw­_16
 (x)

	)

57 
	#be16toh
(
x
è
	`__ušt16_id’t™y
 (x)

	)

58 
	#Ë16toh
(
x
è
	`__bsw­_16
 (x)

	)

60 
	#htobe32
(
x
è
	`__ušt32_id’t™y
 (x)

	)

61 
	#htÞe32
(
x
è
	`__bsw­_32
 (x)

	)

62 
	#be32toh
(
x
è
	`__ušt32_id’t™y
 (x)

	)

63 
	#Ë32toh
(
x
è
	`__bsw­_32
 (x)

	)

65 
	#htobe64
(
x
è
	`__ušt64_id’t™y
 (x)

	)

66 
	#htÞe64
(
x
è
	`__bsw­_64
 (x)

	)

67 
	#be64toh
(
x
è
	`__ušt64_id’t™y
 (x)

	)

68 
	#Ë64toh
(
x
è
	`__bsw­_64
 (x)

	)

	@/usr/include/features.h

18 #iâdef 
_FEATURES_H


19 
	#_FEATURES_H
 1

	)

127 #undeà
__USE_ISOC11


128 #undeà
__USE_ISOC99


129 #undeà
__USE_ISOC95


130 #undeà
__USE_ISOCXX11


131 #undeà
__USE_POSIX


132 #undeà
__USE_POSIX2


133 #undeà
__USE_POSIX199309


134 #undeà
__USE_POSIX199506


135 #undeà
__USE_XOPEN


136 #undeà
__USE_XOPEN_EXTENDED


137 #undeà
__USE_UNIX98


138 #undeà
__USE_XOPEN2K


139 #undeà
__USE_XOPEN2KXSI


140 #undeà
__USE_XOPEN2K8


141 #undeà
__USE_XOPEN2K8XSI


142 #undeà
__USE_LARGEFILE


143 #undeà
__USE_LARGEFILE64


144 #undeà
__USE_FILE_OFFSET64


145 #undeà
__USE_MISC


146 #undeà
__USE_ATFILE


147 #undeà
__USE_DYNAMIC_STACK_SIZE


148 #undeà
__USE_GNU


149 #undeà
__USE_FORTIFY_LEVEL


150 #undeà
__KERNEL_STRICT_NAMES


151 #undeà
__GLIBC_USE_ISOC2X


152 #undeà
__GLIBC_USE_DEPRECATED_GETS


153 #undeà
__GLIBC_USE_DEPRECATED_SCANF


157 #iâdeà
_LOOSE_KERNEL_NAMES


158 
	#__KERNEL_STRICT_NAMES


	)

168 #ià
defšed
 
__GNUC__
 && defšed 
__GNUC_MINOR__


169 
	#__GNUC_PREREQ
(
maj
, 
mš
) \

170 ((
__GNUC__
 << 16è+ 
__GNUC_MINOR__
 >ð((
maj
è<< 16è+ (
mš
))

	)

172 
	#__GNUC_PREREQ
(
maj
, 
mš
è0

	)

179 #ià
defšed
 
__þªg_majÜ__
 && defšed 
__þªg_mšÜ__


180 
	#__glibc_þªg_´”eq
(
maj
, 
mš
) \

181 ((
__þªg_majÜ__
 << 16è+ 
__þªg_mšÜ__
 >ð((
maj
è<< 16è+ (
mš
))

	)

183 
	#__glibc_þªg_´”eq
(
maj
, 
mš
è0

	)

187 
	#__GLIBC_USE
(
F
è
__GLIBC_USE_
 ## 
	)
F

193 #ià(
defšed
 
_BSD_SOURCE
 || defšed 
_SVID_SOURCE
) \

194 && !
defšed
 
	g_DEFAULT_SOURCE


196 #undeà
_DEFAULT_SOURCE


197 
	#_DEFAULT_SOURCE
 1

	)

201 #ifdeà
_GNU_SOURCE


202 #undeà
_ISOC95_SOURCE


203 
	#_ISOC95_SOURCE
 1

	)

204 #undeà
_ISOC99_SOURCE


205 
	#_ISOC99_SOURCE
 1

	)

206 #undeà
_ISOC11_SOURCE


207 
	#_ISOC11_SOURCE
 1

	)

208 #undeà
_ISOC2X_SOURCE


209 
	#_ISOC2X_SOURCE
 1

	)

210 #undeà
_POSIX_SOURCE


211 
	#_POSIX_SOURCE
 1

	)

212 #undeà
_POSIX_C_SOURCE


213 
	#_POSIX_C_SOURCE
 200809L

	)

214 #undeà
_XOPEN_SOURCE


215 
	#_XOPEN_SOURCE
 700

	)

216 #undeà
_XOPEN_SOURCE_EXTENDED


217 
	#_XOPEN_SOURCE_EXTENDED
 1

	)

218 #undeà
_LARGEFILE64_SOURCE


219 
	#_LARGEFILE64_SOURCE
 1

	)

220 #undeà
_DEFAULT_SOURCE


221 
	#_DEFAULT_SOURCE
 1

	)

222 #undeà
_ATFILE_SOURCE


223 
	#_ATFILE_SOURCE
 1

	)

224 #undeà
_DYNAMIC_STACK_SIZE_SOURCE


225 
	#_DYNAMIC_STACK_SIZE_SOURCE
 1

	)

230 #ià(
defšed
 
_DEFAULT_SOURCE
 \

231 || (!
defšed
 
	g__STRICT_ANSI__
 \

232 && !
defšed
 
	g_ISOC99_SOURCE
 && !defšed 
	g_ISOC11_SOURCE
 \

233 && !
defšed
 
	g_ISOC2X_SOURCE
 \

234 && !
defšed
 
	g_POSIX_SOURCE
 && !defšed 
	g_POSIX_C_SOURCE
 \

235 && !
defšed
 
	g_XOPEN_SOURCE
))

236 #undeà
_DEFAULT_SOURCE


237 
	#_DEFAULT_SOURCE
 1

	)

241 #ià(
defšed
 
_ISOC2X_SOURCE
 \

242 || (
defšed
 
	g__STDC_VERSION__
 && __STDC_VERSION__ > 201710L))

243 
	#__GLIBC_USE_ISOC2X
 1

	)

245 
	#__GLIBC_USE_ISOC2X
 0

	)

249 #ià(
defšed
 
_ISOC11_SOURCE
 || defšed 
_ISOC2X_SOURCE
 \

250 || (
defšed
 
	g__STDC_VERSION__
 && __STDC_VERSION__ >= 201112L))

251 
	#__USE_ISOC11
 1

	)

255 #ià(
defšed
 
_ISOC99_SOURCE
 || defšed 
_ISOC11_SOURCE
 \

256 || 
defšed
 
_ISOC2X_SOURCE
 \

257 || (
defšed
 
__STDC_VERSION__
 && __STDC_VERSION__ >= 199901L))

258 
	#__USE_ISOC99
 1

	)

262 #ià(
defšed
 
_ISOC99_SOURCE
 || defšed 
_ISOC11_SOURCE
 \

263 || 
defšed
 
_ISOC2X_SOURCE
 \

264 || (
defšed
 
__STDC_VERSION__
 && __STDC_VERSION__ >= 199409L))

265 
	#__USE_ISOC95
 1

	)

268 #ifdeà
__ýlu¥lus


270 #ià
__ýlu¥lus
 >= 201703L

271 
	#__USE_ISOC11
 1

	)

275 #ià
__ýlu¥lus
 >ð201103L || 
defšed
 
__GXX_EXPERIMENTAL_CXX0X__


276 
	#__USE_ISOCXX11
 1

	)

277 
	#__USE_ISOC99
 1

	)

284 #ifdeà
_DEFAULT_SOURCE


285 #ià!
defšed
 
_POSIX_SOURCE
 && !defšed 
_POSIX_C_SOURCE


286 
	#__USE_POSIX_IMPLICITLY
 1

	)

288 #undeà
_POSIX_SOURCE


289 
	#_POSIX_SOURCE
 1

	)

290 #undeà
_POSIX_C_SOURCE


291 
	#_POSIX_C_SOURCE
 200809L

	)

294 #ià((!
defšed
 
__STRICT_ANSI__
 \

295 || (
defšed
 
_XOPEN_SOURCE
 && (_XOPEN_SOURCE - 0) >= 500)) \

296 && !
defšed
 
_POSIX_SOURCE
 && !defšed 
_POSIX_C_SOURCE
)

297 
	#_POSIX_SOURCE
 1

	)

298 #ià
defšed
 
_XOPEN_SOURCE
 && (_XOPEN_SOURCE - 0) < 500

299 
	#_POSIX_C_SOURCE
 2

	)

300 #–ià
defšed
 
_XOPEN_SOURCE
 && (_XOPEN_SOURCE - 0) < 600

301 
	#_POSIX_C_SOURCE
 199506L

	)

302 #–ià
defšed
 
_XOPEN_SOURCE
 && (_XOPEN_SOURCE - 0) < 700

303 
	#_POSIX_C_SOURCE
 200112L

	)

305 
	#_POSIX_C_SOURCE
 200809L

	)

307 
	#__USE_POSIX_IMPLICITLY
 1

	)

316 #ià((!
defšed
 
_POSIX_C_SOURCE
 || (_POSIX_C_SOURCE - 0) < 199506L) \

317 && (
defšed
 
_REENTRANT
 || defšed 
_THREAD_SAFE
))

318 
	#_POSIX_SOURCE
 1

	)

319 #undeà
_POSIX_C_SOURCE


320 
	#_POSIX_C_SOURCE
 199506L

	)

323 #ià(
defšed
 
_POSIX_SOURCE
 \

324 || (
defšed
 
_POSIX_C_SOURCE
 && _POSIX_C_SOURCE >= 1) \

325 || 
defšed
 
_XOPEN_SOURCE
)

326 
	#__USE_POSIX
 1

	)

329 #ià
defšed
 
_POSIX_C_SOURCE
 && _POSIX_C_SOURCE >ð2 || defšed 
_XOPEN_SOURCE


330 
	#__USE_POSIX2
 1

	)

333 #ià
defšed
 
_POSIX_C_SOURCE
 && (_POSIX_C_SOURCE - 0) >= 199309L

334 
	#__USE_POSIX199309
 1

	)

337 #ià
defšed
 
_POSIX_C_SOURCE
 && (_POSIX_C_SOURCE - 0) >= 199506L

338 
	#__USE_POSIX199506
 1

	)

341 #ià
defšed
 
_POSIX_C_SOURCE
 && (_POSIX_C_SOURCE - 0) >= 200112L

342 
	#__USE_XOPEN2K
 1

	)

343 #undeà
__USE_ISOC95


344 
	#__USE_ISOC95
 1

	)

345 #undeà
__USE_ISOC99


346 
	#__USE_ISOC99
 1

	)

349 #ià
defšed
 
_POSIX_C_SOURCE
 && (_POSIX_C_SOURCE - 0) >= 200809L

350 
	#__USE_XOPEN2K8
 1

	)

351 #undeà
_ATFILE_SOURCE


352 
	#_ATFILE_SOURCE
 1

	)

355 #ifdef 
_XOPEN_SOURCE


356 
	#__USE_XOPEN
 1

	)

357 #ià(
_XOPEN_SOURCE
 - 0) >= 500

358 
	#__USE_XOPEN_EXTENDED
 1

	)

359 
	#__USE_UNIX98
 1

	)

360 #undeà
_LARGEFILE_SOURCE


361 
	#_LARGEFILE_SOURCE
 1

	)

362 #ià(
_XOPEN_SOURCE
 - 0) >= 600

363 #ià(
_XOPEN_SOURCE
 - 0) >= 700

364 
	#__USE_XOPEN2K8
 1

	)

365 
	#__USE_XOPEN2K8XSI
 1

	)

367 
	#__USE_XOPEN2K
 1

	)

368 
	#__USE_XOPEN2KXSI
 1

	)

369 #undeà
__USE_ISOC95


370 
	#__USE_ISOC95
 1

	)

371 #undeà
__USE_ISOC99


372 
	#__USE_ISOC99
 1

	)

375 #ifdeà
_XOPEN_SOURCE_EXTENDED


376 
	#__USE_XOPEN_EXTENDED
 1

	)

381 #ifdeà
_LARGEFILE_SOURCE


382 
	#__USE_LARGEFILE
 1

	)

385 #ifdeà
_LARGEFILE64_SOURCE


386 
	#__USE_LARGEFILE64
 1

	)

389 #ià
defšed
 
_FILE_OFFSET_BITS
 && _FILE_OFFSET_BITS == 64

390 
	#__USE_FILE_OFFSET64
 1

	)

393 
	~<ã©u»s-time64.h
>

395 #ià
defšed
 
_DEFAULT_SOURCE


396 
	#__USE_MISC
 1

	)

399 #ifdef 
_ATFILE_SOURCE


400 
	#__USE_ATFILE
 1

	)

403 #ifdef 
_DYNAMIC_STACK_SIZE_SOURCE


404 
	#__USE_DYNAMIC_STACK_SIZE
 1

	)

407 #ifdef 
_GNU_SOURCE


408 
	#__USE_GNU
 1

	)

411 #ià
defšed
 
_FORTIFY_SOURCE
 && _FORTIFY_SOURCE > 0

412 #ià!
defšed
 
__OPTIMIZE__
 || __OPTIMIZE__ <= 0

413 #w¬nšg 
_FORTIFY_SOURCE
 
»quœes
 
compžšg
 
w™h
 
Ýtimiz©iÚ
 (-
O
)

414 #–ià!
__GNUC_PREREQ
 (4, 1)

415 #w¬nšg 
_FORTIFY_SOURCE
 
»quœes
 
GCC
 4.1 
Ü
 
Ï‹r


416 #–ià
_FORTIFY_SOURCE
 > 2 && (
__glibc_þªg_´”eq
 (9, 0) \

417 || 
	$__GNUC_PREREQ
 (12, 0))

419 #ià
_FORTIFY_SOURCE
 > 3

420 #w¬nšg 
_FORTIFY_SOURCE
 > 3 
is
 
Œ—‹d
 
like
 3 
Ú
 
this
 
¶©fÜm


422 
	#__USE_FORTIFY_LEVEL
 3

	)

423 #–ià
_FORTIFY_SOURCE
 > 1

424 #ià
_FORTIFY_SOURCE
 > 2

425 #w¬nšg 
_FORTIFY_SOURCE
 > 2 
is
 
Œ—‹d
 
like
 2 
Ú
 
this
 
¶©fÜm


427 
	#__USE_FORTIFY_LEVEL
 2

	)

429 
	#__USE_FORTIFY_LEVEL
 1

	)

432 #iâdeà
__USE_FORTIFY_LEVEL


433 
	#__USE_FORTIFY_LEVEL
 0

	)

440 #ià
defšed
 
__ýlu¥lus
 ? __ýlu¥lu >ð201402L : defšed 
__USE_ISOC11


441 
	#__GLIBC_USE_DEPRECATED_GETS
 0

	)

443 
	#__GLIBC_USE_DEPRECATED_GETS
 1

	)

458 #ià(
defšed
 
__USE_GNU
 \

459 && (
defšed
 
__ýlu¥lus
 \

460 ? (
__ýlu¥lus
 < 201103L && !
defšed
 
__GXX_EXPERIMENTAL_CXX0X__
) \

461 : (!
defšed
 
__STDC_VERSION__
 || __STDC_VERSION__ < 199901L)))

462 
	#__GLIBC_USE_DEPRECATED_SCANF
 1

	)

464 
	#__GLIBC_USE_DEPRECATED_SCANF
 0

	)

469 
	~<¡dc-´edef.h
>

477 #undeà
__GNU_LIBRARY__


478 
	#__GNU_LIBRARY__
 6

	)

482 
	#__GLIBC__
 2

	)

483 
	#__GLIBC_MINOR__
 37

	)

485 
	#__GLIBC_PREREQ
(
maj
, 
mš
) \

486 ((
__GLIBC__
 << 16è+ 
__GLIBC_MINOR__
 >ð((
maj
è<< 16è+ (
mš
))

	)

489 #iâdeà
__ASSEMBLER__


490 #iâdeà
_SYS_CDEFS_H


491 
	~<sys/cdefs.h
>

496 #ià
defšed
 
__USE_FILE_OFFSET64
 && !defšed 
__REDIRECT


497 
	#__USE_LARGEFILE
 1

	)

498 
	#__USE_LARGEFILE64
 1

	)

504 #ià
	`__GNUC_PREREQ
 (2, 7è&& 
defšed
 
__OPTIMIZE__
 \

505 && !
defšed
 
__OPTIMIZE_SIZE__
 && !defšed 
__NO_INLINE__
 \

506 && 
defšed
 
__ex‹º_šlše


507 
	#__USE_EXTERN_INLINES
 1

	)

515 
	~<gnu/¡ubs.h
>

	@/usr/include/sys/select.h

21 #iâdeà
_SYS_SELECT_H


22 
	#_SYS_SELECT_H
 1

	)

24 
	~<ã©u»s.h
>

27 
	~<b™s/ty³s.h
>

30 
	~<b™s/£Ëù.h
>

33 
	~<b™s/ty³s/sig£t_t.h
>

36 
	~<b™s/ty³s/time_t.h
>

37 
	~<b™s/ty³s/¡ruù_timev®.h
>

38 #ifdeà
__USE_XOPEN2K


39 
	~<b™s/ty³s/¡ruù_time¥ec.h
>

42 #iâdeà
__su£cÚds_t_defšed


43 
__su£cÚds_t
 
	tsu£cÚds_t
;

44 
	#__su£cÚds_t_defšed


	)

49 
	t__fd_mask
;

52 #undeà
__NFDBITS


54 
	#__NFDBITS
 (8 * (è (
__fd_mask
))

	)

55 
	#__FD_ELT
(
d
è((dè/ 
__NFDBITS
)

	)

56 
	#__FD_MASK
(
d
è((
__fd_mask
è(1UL << ((dè% 
__NFDBITS
)))

	)

63 #ifdeà
__USE_XOPEN


64 
__fd_mask
 
	mfds_b™s
[
__FD_SETSIZE
 / 
__NFDBITS
];

65 
	#__FDS_BITS
(
£t
è((£t)->
fds_b™s
)

	)

67 
__fd_mask
 
	m__fds_b™s
[
__FD_SETSIZE
 / 
__NFDBITS
];

68 
	#__FDS_BITS
(
£t
è((£t)->
__fds_b™s
)

	)

70 } 
	tfd_£t
;

73 
	#FD_SETSIZE
 
__FD_SETSIZE


	)

75 #ifdeà
__USE_MISC


77 
__fd_mask
 
	tfd_mask
;

80 
	#NFDBITS
 
__NFDBITS


	)

85 
	#FD_SET
(
fd
, 
fd£
è
	`__FD_SET
 (fd, fd£)

	)

86 
	#FD_CLR
(
fd
, 
fd£
è
	`__FD_CLR
 (fd, fd£)

	)

87 
	#FD_ISSET
(
fd
, 
fd£
è
	`__FD_ISSET
 (fd, fd£)

	)

88 
	#FD_ZERO
(
fd£
è
	`__FD_ZERO
 (fd£)

	)

91 
	g__BEGIN_DECLS


101 #iâdeà
__USE_TIME_BITS64


102 
£Ëù
 (
__nfds
, 
fd_£t
 *
__»¡riù
 
__»adfds
,

103 
fd_£t
 *
__»¡riù
 
__wr™efds
,

104 
fd_£t
 *
__»¡riù
 
__exû±fds
,

105 
timev®
 *
__»¡riù
 
__timeout
);

107 #ifdeà
__REDIRECT


108 
__REDIRECT
 (
£Ëù
,

109 (
__nfds
, 
fd_£t
 *
__»¡riù
 
__»adfds
,

110 
fd_£t
 *
__»¡riù
 
__wr™efds
,

111 
fd_£t
 *
__»¡riù
 
__exû±fds
,

112 
timev®
 *
__»¡riù
 
__timeout
),

113 
__£Ëù64
);

115 
	#£Ëù
 
__£Ëù64


	)

119 #ifdeà
__USE_XOPEN2K


126 #iâdeà
__USE_TIME_BITS64


127 
p£Ëù
 (
__nfds
, 
fd_£t
 *
__»¡riù
 
__»adfds
,

128 
fd_£t
 *
__»¡riù
 
__wr™efds
,

129 
fd_£t
 *
__»¡riù
 
__exû±fds
,

130 cÚ¡ 
time¥ec
 *
__»¡riù
 
__timeout
,

131 cÚ¡ 
__sig£t_t
 *
__»¡riù
 
__sigmask
);

133 #ifdeà
__REDIRECT


134 
__REDIRECT
 (
p£Ëù
,

135 (
__nfds
, 
fd_£t
 *
__»¡riù
 
__»adfds
,

136 
fd_£t
 *
__»¡riù
 
__wr™efds
,

137 
fd_£t
 *
__»¡riù
 
__exû±fds
,

138 cÚ¡ 
time¥ec
 *
__»¡riù
 
__timeout
,

139 cÚ¡ 
__sig£t_t
 *
__»¡riù
 
__sigmask
),

140 
__p£Ëù64
);

142 
	#p£Ëù
 
__p£Ëù64


	)

149 #ià
__USE_FORTIFY_LEVEL
 > 0 && 
defšed
 
__GNUC__


150 
	~<b™s/£Ëù2.h
>

153 
	g__END_DECLS


	@/usr/include/bits/byteswap.h

19 #ià!
defšed
 
_BYTESWAP_H
 && !defšed 
_NETINET_IN_H
 && !defšed 
_ENDIAN_H


23 #iâdeà
_BITS_BYTESWAP_H


24 
	#_BITS_BYTESWAP_H
 1

	)

26 
	~<ã©u»s.h
>

27 
	~<b™s/ty³s.h
>

30 
	#__bsw­_cÚ¡ªt_16
(
x
) \

31 ((
__ušt16_t
è((((
x
è>> 8è& 0xffè| (((xè& 0xffè<< 8)))

	)

33 
__šlše
 
__ušt16_t


34 
	$__bsw­_16
 (
__ušt16_t
 
__bsx
)

36 #ià
	`__GNUC_PREREQ
 (4, 8)

37  
	`__bužtš_bsw­16
 (
__bsx
);

39  
	`__bsw­_cÚ¡ªt_16
 (
__bsx
);

41 
	}
}

44 
	#__bsw­_cÚ¡ªt_32
(
x
) \

45 ((((
x
) & 0xff000000u) >> 24) | (((x) & 0x00ff0000u) >> 8) \

46 | (((
x
è& 0x0000ff00uè<< 8è| (((xè& 0x000000ffuè<< 24))

	)

48 
__šlše
 
__ušt32_t


49 
	$__bsw­_32
 (
__ušt32_t
 
__bsx
)

51 #ià
	`__GNUC_PREREQ
 (4, 3)

52  
	`__bužtš_bsw­32
 (
__bsx
);

54  
	`__bsw­_cÚ¡ªt_32
 (
__bsx
);

56 
	}
}

59 
	#__bsw­_cÚ¡ªt_64
(
x
) \

60 ((((
x
) & 0xff00000000000000ull) >> 56) \

61 | (((
x
) & 0x00ff000000000000ull) >> 40) \

62 | (((
x
) & 0x0000ff0000000000ull) >> 24) \

63 | (((
x
) & 0x000000ff00000000ull) >> 8) \

64 | (((
x
) & 0x00000000ff000000ull) << 8) \

65 | (((
x
) & 0x0000000000ff0000ull) << 24) \

66 | (((
x
) & 0x000000000000ff00ull) << 40) \

67 | (((
x
è& 0x00000000000000ffuÎè<< 56))

	)

69 
__ex‹nsiÚ__
 
__šlše
 
__ušt64_t


70 
	$__bsw­_64
 (
__ušt64_t
 
__bsx
)

72 #ià
	`__GNUC_PREREQ
 (4, 3)

73  
	`__bužtš_bsw­64
 (
__bsx
);

75  
	`__bsw­_cÚ¡ªt_64
 (
__bsx
);

77 
	}
}

	@/usr/include/bits/endian.h

19 #iâdeà
_BITS_ENDIAN_H


20 
	#_BITS_ENDIAN_H
 1

	)

30 
	#__LITTLE_ENDIAN
 1234

	)

31 
	#__BIG_ENDIAN
 4321

	)

32 
	#__PDP_ENDIAN
 3412

	)

35 
	~<b™s/’dŸÂess.h
>

39 #iâdeà
__FLOAT_WORD_ORDER


40 
	#__FLOAT_WORD_ORDER
 
__BYTE_ORDER


	)

43 #ià
__BYTE_ORDER
 =ð
__LITTLE_ENDIAN


44 
	#__LONG_LONG_PAIR
(
HI
, 
LO
èLO, 
	)
HI

45 #–ià
__BYTE_ORDER
 =ð
__BIG_ENDIAN


46 
	#__LONG_LONG_PAIR
(
HI
, 
LO
èHI, 
	)
LO

	@/usr/include/bits/long-double.h

21 
	#__LDOUBLE_REDIRECTS_TO_FLOAT128_ABI
 0

	)

	@/usr/include/bits/select.h

18 #iâdeà
_SYS_SELECT_H


25 
	#__FD_ZERO
(
s
) \

27 
__i
; \

28 
fd_£t
 *
__¬r
 = (
s
); \

29 
__i
 = 0; __˜<  (
fd_£t
è/  (
__fd_mask
); ++__i) \

30 
	`__FDS_BITS
 (
__¬r
)[
__i
] = 0; \

31 } 0)

	)

32 
	#__FD_SET
(
d
, 
s
) \

33 ((è(
	`__FDS_BITS
 (
s
)[
	`__FD_ELT
(
d
)] |ð
	`__FD_MASK
(d)))

	)

34 
	#__FD_CLR
(
d
, 
s
) \

35 ((è(
	`__FDS_BITS
 (
s
)[
	`__FD_ELT
(
d
)] &ð~
	`__FD_MASK
(d)))

	)

36 
	#__FD_ISSET
(
d
, 
s
) \

37 ((
	`__FDS_BITS
 (
s
)[
	`__FD_ELT
 (
d
)] & 
	`__FD_MASK
 (d)è!ð0)

	)

	@/usr/include/bits/select2.h

19 #iâdeà
_SYS_SELECT_H


24 
__fd–t_chk
 (
__d
);

25 
	$__fd–t_w¬n
 (
__d
)

26 
	`__w¬Ç‰r
 ("bit outside of fd_set selected");

27 #undeà
__FD_ELT


28 
	#__FD_ELT
(
d
) \

29 
__ex‹nsiÚ__
 \

30 ({ 
__d
 = (
d
); \

31 (
	`__bužtš_cÚ¡ªt_p
 (
__d
) \

32 ? (0 <ð
__d
 && __d < 
__FD_SETSIZE
 \

33 ? (
__d
 / 
__NFDBITS
) \

34 : 
	`__fd–t_w¬n
 (
__d
)) \

35 : 
	`__fd–t_chk
 (
__d
)); 
	}
})

	)

	@/usr/include/bits/thread-shared-types.h

19 #iâdeà
_THREAD_SHARED_TYPES_H


20 
	#_THREAD_SHARED_TYPES_H
 1

	)

44 
	~<b™s/±h»adty³s-¬ch.h
>

46 
	~<b™s/©omic_wide_couÁ”.h
>

51 
	s__±h»ad_š‹º®_li¡


53 
__±h»ad_š‹º®_li¡
 *
	m__´ev
;

54 
__±h»ad_š‹º®_li¡
 *
	m__Ãxt
;

55 } 
	t__±h»ad_li¡_t
;

57 
	s__±h»ad_š‹º®_¦i¡


59 
__±h»ad_š‹º®_¦i¡
 *
	m__Ãxt
;

60 } 
	t__±h»ad_¦i¡_t
;

76 
	~<b™s/¡ruù_mu‹x.h
>

89 
	~<b™s/¡ruù_rwlock.h
>

94 
	s__±h»ad_cÚd_s


96 
__©omic_wide_couÁ”
 
	m__w£q
;

97 
__©omic_wide_couÁ”
 
	m__g1_¡¬t
;

98 
	m__g_»fs
[2] 
	m__LOCK_ALIGNMENT
;

99 
	m__g_size
[2];

100 
	m__g1_Üig_size
;

101 
	m__w»fs
;

102 
	m__g_sigÇls
[2];

105 
	t__tss_t
;

106 
	t__thrd_t
;

110 
__d©a
 
	m__ONCE_ALIGNMENT
;

111 } 
	t__Úû_æag
;

113 
	#__ONCE_FLAG_INIT
 { 0 }

	)

	@/usr/include/bits/types/sigset_t.h

1 #iâdeà
__sig£t_t_defšed


2 
	#__sig£t_t_defšed
 1

	)

4 
	~<b™s/ty³s/__sig£t_t.h
>

7 
__sig£t_t
 
	tsig£t_t
;

	@/usr/include/bits/types/struct_timespec.h

2 #iâdeà
_STRUCT_TIMESPEC


3 
	#_STRUCT_TIMESPEC
 1

	)

5 
	~<b™s/ty³s.h
>

6 
	~<b™s/’dŸn.h
>

7 
	~<b™s/ty³s/time_t.h
>

11 
	stime¥ec


13 #ifdeà
__USE_TIME_BITS64


14 
__time64_t
 
	mtv_£c
;

16 
__time_t
 
	mtv_£c
;

18 #ià
__WORDSIZE
 == 64 \

19 || (
defšed
 
	m__SYSCALL_WORDSIZE
 && __SYSCALL_WORDSIZE == 64) \

20 || (
__TIMESIZE
 =ð32 && !
defšed
 
__USE_TIME_BITS64
)

21 
__sysÿÎ_¦Úg_t
 
tv_n£c
;

23 #ià
__BYTE_ORDER
 =ð
__BIG_ENDIAN


25 
	mtv_n£c
;

27 
	mtv_n£c
;

	@/usr/include/bits/types/struct_timeval.h

1 #iâdeà
__timev®_defšed


2 
	#__timev®_defšed
 1

	)

4 
	~<b™s/ty³s.h
>

8 
	stimev®


10 #ifdeà
__USE_TIME_BITS64


11 
__time64_t
 
	mtv_£c
;

12 
__su£cÚds64_t
 
	mtv_u£c
;

14 
__time_t
 
	mtv_£c
;

15 
__su£cÚds_t
 
	mtv_u£c
;

	@/usr/include/bits/uintn-identity.h

19 #ià!
defšed
 
_NETINET_IN_H
 && !defšed 
_ENDIAN_H


23 #iâdeà
_BITS_UINTN_IDENTITY_H


24 
	#_BITS_UINTN_IDENTITY_H
 1

	)

26 
	~<b™s/ty³s.h
>

32 
__šlše
 
__ušt16_t


33 
	$__ušt16_id’t™y
 (
__ušt16_t
 
__x
)

35  
__x
;

36 
	}
}

38 
__šlše
 
__ušt32_t


39 
	$__ušt32_id’t™y
 (
__ušt32_t
 
__x
)

41  
__x
;

42 
	}
}

44 
__šlše
 
__ušt64_t


45 
	$__ušt64_id’t™y
 (
__ušt64_t
 
__x
)

47  
__x
;

48 
	}
}

	@/usr/include/features-time64.h

20 
	~<b™s/wÜdsize.h
>

21 
	~<b™s/timesize.h
>

23 #ià
defšed
 
_TIME_BITS


24 #ià
_TIME_BITS
 == 64

25 #ià! 
defšed
 (
_FILE_OFFSET_BITS
) || _FILE_OFFSET_BITS != 64

27 #–ià
__TIMESIZE
 == 32

28 
	#__USE_TIME_BITS64
 1

	)

30 #–ià
_TIME_BITS
 == 32

31 #ià
__TIMESIZE
 > 32

35 #”rÜ 
Inv®id
 
_TIME_BITS
 
v®ue
 (
ÿn
 
Úly
 
be
 32 
Ü
 64-
b™
)

	@/usr/include/gnu/stubs.h

6 #ià!
defšed
 
__x86_64__


7 
	~<gnu/¡ubs-32.h
>

9 #ià
defšed
 
__x86_64__
 && defšed 
__LP64__


10 
	~<gnu/¡ubs-64.h
>

12 #ià
defšed
 
__x86_64__
 && defšed 
__ILP32__


13 
	~<gnu/¡ubs-x32.h
>

	@/usr/include/stdc-predef.h

18 #iâdef 
_STDC_PREDEF_H


19 
	#_STDC_PREDEF_H
 1

	)

36 #ifdeà
__GCC_IEC_559


37 #ià
__GCC_IEC_559
 > 0

38 
	#__STDC_IEC_559__
 1

	)

39 
	#__STDC_IEC_60559_BFP__
 201404L

	)

42 
	#__STDC_IEC_559__
 1

	)

43 
	#__STDC_IEC_60559_BFP__
 201404L

	)

46 #ifdeà
__GCC_IEC_559_COMPLEX


47 #ià
__GCC_IEC_559_COMPLEX
 > 0

48 
	#__STDC_IEC_559_COMPLEX__
 1

	)

49 
	#__STDC_IEC_60559_COMPLEX__
 201404L

	)

52 
	#__STDC_IEC_559_COMPLEX__
 1

	)

53 
	#__STDC_IEC_60559_COMPLEX__
 201404L

	)

62 
	#__STDC_ISO_10646__
 201706L

	)

	@/usr/include/sys/cdefs.h

19 #iâdef 
_SYS_CDEFS_H


20 
	#_SYS_CDEFS_H
 1

	)

23 #iâdeà
_FEATURES_H


24 
	~<ã©u»s.h
>

30 #ià
defšed
 
__GNUC__
 && !defšed 
__STDC__
 && !defšed 
__ýlu¥lus


35 #undeà
__P


36 #undeà
__PMT


42 #ià(
defšed
 
__has_©Œibu‹
 \

43 && (!
defšed
 
	g__þªg_mšÜ__
 \

44 || 3 < 
	g__þªg_majÜ__
 + (5 <ð
__þªg_mšÜ__
)))

45 
	#__glibc_has_©Œibu‹
(
©Œ
è
	`__has_©Œibu‹
 (©Œ)

	)

47 
	#__glibc_has_©Œibu‹
(
©Œ
è0

	)

49 #ifdeà
__has_bužtš


50 
	#__glibc_has_bužtš
(
Çme
è
	`__has_bužtš
 (Çme)

	)

52 
	#__glibc_has_bužtš
(
Çme
è0

	)

54 #ifdeà
__has_ex‹nsiÚ


55 
	#__glibc_has_ex‹nsiÚ
(
ext
è
	`__has_ex‹nsiÚ
 (ext)

	)

57 
	#__glibc_has_ex‹nsiÚ
(
ext
è0

	)

60 #ià
defšed
 
__GNUC__
 || defšed 
__þªg__


64 #ià
__GNUC_PREREQ
 (4, 6è&& !
defšed
 
_LIBC


65 
	#__LEAF
 , 
__Ëaf__


	)

66 
	#__LEAF_ATTR
 
	`__©Œibu‹__
 ((
__Ëaf__
))

	)

68 
	#__LEAF


	)

69 
	#__LEAF_ATTR


	)

77 #ià!
defšed
 
__ýlu¥lus
 \

78 && (
__GNUC_PREREQ
 (3, 4è|| 
	$__glibc_has_©Œibu‹
 (
__nÙhrow__
))

79 
	#__THROW
 
	`__©Œibu‹__
 ((
__nÙhrow__
 
__LEAF
))

	)

80 
	#__THROWNL
 
	`__©Œibu‹__
 ((
__nÙhrow__
))

	)

81 
	#__NTH
(
fù
è
	`__©Œibu‹__
 ((
__nÙhrow__
 
__LEAF
)è
	)
fct

82 
	#__NTHNL
(
fù
è
	`__©Œibu‹__
 ((
__nÙhrow__
)è
	)
fct

84 #ià
defšed
 
__ýlu¥lus
 && (
	`__GNUC_PREREQ
 (2,8è|| 
__þªg_majÜ
 >= 4)

85 #ià
__ýlu¥lus
 >= 201103L

86 
	#__THROW
 
	`nÛxû±
 (
Œue
)

	)

88 
	#__THROW
 
	`throw
 ()

	)

90 
	#__THROWNL
 
__THROW


	)

91 
	#__NTH
(
fù
è
__LEAF_ATTR
 fù 
__THROW


	)

92 
	#__NTHNL
(
fù
èfù 
__THROW


	)

94 
	#__THROW


	)

95 
	#__THROWNL


	)

96 
	#__NTH
(
fù
è
	)
fct

97 
	#__NTHNL
(
fù
è
	)
fct

103 #ià(
defšed
 
__ýlu¥lus
 \

104 || (
defšed
 
__STDC_VERSION__
 && __STDC_VERSION__ >= 199901L))

105 
	#__šlše
 
šlše


	)

107 
	#__šlše


	)

110 
	#__THROW


	)

111 
	#__THROWNL


	)

112 
	#__NTH
(
fù
è
	)
fct

118 
	#__P
(
¬gs
è
	)
args

119 
	#__PMT
(
¬gs
è
	)
args

124 
	#__CONCAT
(
x
,
y
èx ## 
	)
y

125 
	#__STRING
(
x
è#x

	)

128 
	#__±r_t
 *

	)

132 #ifdef 
__ýlu¥lus


133 
	#__BEGIN_DECLS
 "C" {

	)

134 
	#__END_DECLS
 
	}

	)
}

136 
	#__BEGIN_DECLS


	)

137 
	#__END_DECLS


	)

142 
	#__bos
(
±r
è
	`__bužtš_objeù_size
 (±r, 
__USE_FORTIFY_LEVEL
 > 1)

	)

143 
	#__bos0
(
±r
è
	`__bužtš_objeù_size
 (±r, 0)

	)

146 #ià
__USE_FORTIFY_LEVEL
 =ð3 && (
__glibc_þªg_´”eq
 (9, 0) \

147 || 
	$__GNUC_PREREQ
 (12, 0))

148 
	#__glibc_objsize0
(
__o
è
	`__bužtš_dyÇmic_objeù_size
 (__o, 0)

	)

149 
	#__glibc_objsize
(
__o
è
	`__bužtš_dyÇmic_objeù_size
 (__o, 1)

	)

151 
	#__glibc_objsize0
(
__o
è
	`__bos0
 (__o)

	)

152 
	#__glibc_objsize
(
__o
è
	`__bos
 (__o)

	)

159 
	#__glibc_§ã_Ën_cÚd
(
__l
, 
__s
, 
__osz
è((__lè<ð(__oszè/ (__s))

	)

160 
	#__glibc_unsigÃd_Ü_pos™ive
(
__l
) \

161 ((
	`__ty³of
 (
__l
)) 0 < (__typeof (__l)) -1 \

162 || (
	`__bužtš_cÚ¡ªt_p
 (
__l
è&& (__lè> 0))

	)

166 
	#__glibc_§ã_Ü_unknown_Ën
(
__l
, 
__s
, 
__osz
) \

167 ((
	`__bužtš_cÚ¡ªt_p
 (
__osz
è&& (__oszè=ð(
__SIZE_TYPE__
) -1) \

168 || (
	`__glibc_unsigÃd_Ü_pos™ive
 (
__l
) \

169 && 
	`__bužtš_cÚ¡ªt_p
 (
	`__glibc_§ã_Ën_cÚd
 ((
__SIZE_TYPE__
è(
__l
), \

170 (
__s
), (
__osz
))) \

171 && 
	`__glibc_§ã_Ën_cÚd
 ((
__SIZE_TYPE__
è(
__l
), (
__s
), (
__osz
))))

	)

176 
	#__glibc_un§ã_Ën
(
__l
, 
__s
, 
__osz
) \

177 (
	`__glibc_unsigÃd_Ü_pos™ive
 (
__l
) \

178 && 
	`__bužtš_cÚ¡ªt_p
 (
	`__glibc_§ã_Ën_cÚd
 ((
__SIZE_TYPE__
è(
__l
), \

179 
__s
, 
__osz
)) \

180 && !
	`__glibc_§ã_Ën_cÚd
 ((
__SIZE_TYPE__
è(
__l
), 
__s
, 
__osz
))

	)

185 
	#__glibc_fÜtify
(
f
, 
__l
, 
__s
, 
__osz
, ...) \

186 (
	`__glibc_§ã_Ü_unknown_Ën
 (
__l
, 
__s
, 
__osz
) \

187 ? 
__
 ## 
f
 ## 
	`_®Ÿs
 (
__VA_ARGS__
) \

188 : (
	`__glibc_un§ã_Ën
 (
__l
, 
__s
, 
__osz
) \

189 ? 
__
 ## 
f
 ## 
	`_chk_w¬n
 (
__VA_ARGS__
, 
__osz
) \

190 : 
__
 ## 
f
 ## 
	`_chk
 (
__VA_ARGS__
, 
__osz
))) \

191 

	)

195 
	#__glibc_fÜtify_n
(
f
, 
__l
, 
__s
, 
__osz
, ...) \

196 (
	`__glibc_§ã_Ü_unknown_Ën
 (
__l
, 
__s
, 
__osz
) \

197 ? 
__
 ## 
f
 ## 
	`_®Ÿs
 (
__VA_ARGS__
) \

198 : (
	`__glibc_un§ã_Ën
 (
__l
, 
__s
, 
__osz
) \

199 ? 
__
 ## 
f
 ## 
	`_chk_w¬n
 (
__VA_ARGS__
, (
__osz
è/ (
__s
)) \

200 : 
__
 ## 
f
 ## 
	`_chk
 (
__VA_ARGS__
, (
__osz
è/ (
__s
)))) \

201 

	)

202 #ià
	`__GNUC_PREREQ
 (4,3)

203 
	#__w¬Ç‰r
(
msg
è
	`__©Œibu‹__
((
	`__w¬nšg__
 (msg)))

	)

204 
	#__”rÜdeþ
(
Çme
, 
msg
) \

205 
	`Çme
 (è
	`__©Œibu‹__
((
	`__”rÜ__
 (
msg
)))

	)

207 
	#__w¬Ç‰r
(
msg
)

	)

208 
	#__”rÜdeþ
(
Çme
, 
msg
è
	`Çme
 ()

	)

215 #ià
defšed
 
__STDC_VERSION__
 && __STDC_VERSION__ >ð199901L && !defšed 
__HP_cc


216 
	#__æex¬r
 []

	)

217 
	#__glibc_c99_æex¬r_avažabË
 1

	)

218 #–ià
	`__GNUC_PREREQ
 (2,97è|| 
defšed
 
__þªg__


221 
	#__æex¬r
 []

	)

222 
	#__glibc_c99_æex¬r_avažabË
 1

	)

223 #–ià
defšed
 
__GNUC__


226 
	#__æex¬r
 [0]

	)

227 
	#__glibc_c99_æex¬r_avažabË
 1

	)

230 
	#__æex¬r
 [1]

	)

231 
	#__glibc_c99_æex¬r_avažabË
 0

	)

245 #ià(
defšed
 
__GNUC__
 && __GNUC__ >ð2è|| (
__þªg_majÜ__
 >= 4)

247 
	#__REDIRECT
(
Çme
, 
´Ùo
, 
®Ÿs
èÇm´ÙØ
	`__asm__
 (
	`__ASMNAME
 (#®Ÿs))

	)

248 #ifdeà
__ýlu¥lus


249 
	#__REDIRECT_NTH
(
Çme
, 
´Ùo
, 
®Ÿs
) \

250 
Çme
 
´Ùo
 
__THROW
 
	`__asm__
 (
	`__ASMNAME
 (#®Ÿs))

	)

251 
	#__REDIRECT_NTHNL
(
Çme
, 
´Ùo
, 
®Ÿs
) \

252 
Çme
 
´Ùo
 
__THROWNL
 
	`__asm__
 (
	`__ASMNAME
 (#®Ÿs))

	)

254 
	#__REDIRECT_NTH
(
Çme
, 
´Ùo
, 
®Ÿs
) \

255 
Çme
 
´Ùo
 
	`__asm__
 (
	`__ASMNAME
 (#®Ÿs)è
__THROW


	)

256 
	#__REDIRECT_NTHNL
(
Çme
, 
´Ùo
, 
®Ÿs
) \

257 
Çme
 
´Ùo
 
	`__asm__
 (
	`__ASMNAME
 (#®Ÿs)è
__THROWNL


	)

259 
	#__ASMNAME
(
úame
è
	`__ASMNAME2
 (
__USER_LABEL_PREFIX__
, cÇme)

	)

260 
	#__ASMNAME2
(
´efix
, 
úame
è
	`__STRING
 (´efixè
	)
cname

273 #ià!(
defšed
 
__GNUC__
 || defšed 
__þªg__
)

274 
	#__©Œibu‹__
(
xyz
è

	)

280 #ià
	`__GNUC_PREREQ
 (2,96è|| 
	`__glibc_has_©Œibu‹
 (
__m®loc__
)

281 
	#__©Œibu‹_m®loc__
 
	`__©Œibu‹__
 ((
__m®loc__
))

	)

283 
	#__©Œibu‹_m®loc__


	)

288 #ià
	`__GNUC_PREREQ
 (4, 3)

289 
	#__©Œibu‹_®loc_size__
(
·¿ms
) \

290 
	`__©Œibu‹__
 ((
__®loc_size__
 
·¿ms
))

	)

292 
	#__©Œibu‹_®loc_size__
(
·¿ms
è

	)

297 #ià
	`__GNUC_PREREQ
 (4, 9è|| 
	`__glibc_has_©Œibu‹
 (
__®loc_®ign__
)

298 
	#__©Œibu‹_®loc_®ign__
(
·¿m
) \

299 
	`__©Œibu‹__
 ((
__®loc_®ign__
 
·¿m
))

	)

301 
	#__©Œibu‹_®loc_®ign__
(
·¿m
è

	)

307 #ià
	`__GNUC_PREREQ
 (2,96è|| 
	`__glibc_has_©Œibu‹
 (
__pu»__
)

308 
	#__©Œibu‹_pu»__
 
	`__©Œibu‹__
 ((
__pu»__
))

	)

310 
	#__©Œibu‹_pu»__


	)

314 #ià
	`__GNUC_PREREQ
 (2,5è|| 
	`__glibc_has_©Œibu‹
 (
__cÚ¡__
)

315 
	#__©Œibu‹_cÚ¡__
 
	`__©Œibu‹__
 ((
__cÚ¡__
))

	)

317 
	#__©Œibu‹_cÚ¡__


	)

320 #ià
	`__GNUC_PREREQ
 (2,7è|| 
	`__glibc_has_©Œibu‹
 (
__unu£d__
)

321 
	#__©Œibu‹_maybe_unu£d__
 
	`__©Œibu‹__
 ((
__unu£d__
))

	)

323 
	#__©Œibu‹_maybe_unu£d__


	)

329 #ià
	`__GNUC_PREREQ
 (3,1è|| 
	`__glibc_has_©Œibu‹
 (
__u£d__
)

330 
	#__©Œibu‹_u£d__
 
	`__©Œibu‹__
 ((
__u£d__
))

	)

331 
	#__©Œibu‹_nošlše__
 
	`__©Œibu‹__
 ((
__nošlše__
))

	)

333 
	#__©Œibu‹_u£d__
 
	`__©Œibu‹__
 ((
__unu£d__
))

	)

334 
	#__©Œibu‹_nošlše__


	)

338 #ià
	`__GNUC_PREREQ
 (3,2è|| 
	`__glibc_has_©Œibu‹
 (
__d•»ÿ‹d__
)

339 
	#__©Œibu‹_d•»ÿ‹d__
 
	`__©Œibu‹__
 ((
__d•»ÿ‹d__
))

	)

341 
	#__©Œibu‹_d•»ÿ‹d__


	)

347 #ià
	`__GNUC_PREREQ
 (4,5) \

348 || 
	$__glibc_has_ex‹nsiÚ
 (
__©Œibu‹_d•»ÿ‹d_w™h_mes§ge__
)

349 
	#__©Œibu‹_d•»ÿ‹d_msg__
(
msg
) \

350 
	`__©Œibu‹__
 ((
	`__d•»ÿ‹d__
 (
msg
)))

	)

352 
	#__©Œibu‹_d•»ÿ‹d_msg__
(
msg
è
__©Œibu‹_d•»ÿ‹d__


	)

361 #ià
	`__GNUC_PREREQ
 (2,8è|| 
	`__glibc_has_©Œibu‹
 (
__fÜm©_¬g__
)

362 
	#__©Œibu‹_fÜm©_¬g__
(
x
è
	`__©Œibu‹__
 ((
	`__fÜm©_¬g__
 (x)))

	)

364 
	#__©Œibu‹_fÜm©_¬g__
(
x
è

	)

371 #ià
	`__GNUC_PREREQ
 (2,97è|| 
	`__glibc_has_©Œibu‹
 (
__fÜm©__
)

372 
	#__©Œibu‹_fÜm©_¡rfmÚ__
(
a
,
b
) \

373 
	`__©Œibu‹__
 ((
	`__fÜm©__
 (
__¡rfmÚ__
, 
a
, 
b
)))

	)

375 
	#__©Œibu‹_fÜm©_¡rfmÚ__
(
a
,
b
è

	)

382 #iâdeà
__©Œibu‹_nÚnuÎ__


383 #ià
	`__GNUC_PREREQ
 (3,3è|| 
	`__glibc_has_©Œibu‹
 (
__nÚnuÎ__
)

384 
	#__©Œibu‹_nÚnuÎ__
(
·¿ms
è
	`__©Œibu‹__
 ((
__nÚnuÎ__
…¬ams))

	)

386 
	#__©Œibu‹_nÚnuÎ__
(
·¿ms
)

	)

389 #iâdeà
__nÚnuÎ


390 
	#__nÚnuÎ
(
·¿ms
è
	`__©Œibu‹_nÚnuÎ__
 (·¿ms)

	)

395 #iâdeà
__»tuºs_nÚnuÎ


396 #ià
	`__GNUC_PREREQ
 (4, 9è|| 
	`__glibc_has_©Œibu‹
 (
__»tuºs_nÚnuÎ__
)

397 
	#__»tuºs_nÚnuÎ
 
	`__©Œibu‹__
 ((
__»tuºs_nÚnuÎ__
))

	)

399 
	#__»tuºs_nÚnuÎ


	)

405 #ià
	`__GNUC_PREREQ
 (3,4è|| 
	`__glibc_has_©Œibu‹
 (
__w¬n_unu£d_»suÉ__
)

406 
	#__©Œibu‹_w¬n_unu£d_»suÉ__
 \

407 
	`__©Œibu‹__
 ((
__w¬n_unu£d_»suÉ__
))

	)

408 #ià
defšed
 
__USE_FORTIFY_LEVEL
 && __USE_FORTIFY_LEVEL > 0

409 
	#__wur
 
__©Œibu‹_w¬n_unu£d_»suÉ__


	)

412 
	#__©Œibu‹_w¬n_unu£d_»suÉ__


	)

414 #iâdeà
__wur


415 
	#__wur


	)

419 #ià
	`__GNUC_PREREQ
 (3,2è|| 
	`__glibc_has_©Œibu‹
 (
__®ways_šlše__
)

423 #undeà
__®ways_šlše


424 
	#__®ways_šlše
 
__šlše
 
	`__©Œibu‹__
 ((
__®ways_šlše__
))

	)

426 #undeà
__®ways_šlše


427 
	#__®ways_šlše
 
__šlše


	)

432 #ià
	`__GNUC_PREREQ
 (4,3è|| 
	`__glibc_has_©Œibu‹
 (
__¬tificŸl__
)

433 
	#__©Œibu‹_¬tificŸl__
 
	`__©Œibu‹__
 ((
__¬tificŸl__
))

	)

435 
	#__©Œibu‹_¬tificŸl__


	)

447 #ià(!
defšed
 
__ýlu¥lus
 || 
	`__GNUC_PREREQ
 (4,3) \

448 || (
defšed
 
__þªg__
 && (defšed 
__GNUC_STDC_INLINE__
 \

449 || 
defšed
 
__GNUC_GNU_INLINE__
)))

450 #ià
defšed
 
__GNUC_STDC_INLINE__
 || defšed 
__ýlu¥lus


451 
	#__ex‹º_šlše
 
__šlše
 
	`__©Œibu‹__
 ((
__gnu_šlše__
))

	)

452 
	#__ex‹º_®ways_šlše
 \

453 
__®ways_šlše
 
	`__©Œibu‹__
 ((
__gnu_šlše__
))

	)

455 
	#__ex‹º_šlše
 
__šlše


	)

456 
	#__ex‹º_®ways_šlše
 
__®ways_šlše


	)

460 #ifdeà
__ex‹º_®ways_šlše


461 
	#__fÜtify_funùiÚ
 
__ex‹º_®ways_šlše
 
__©Œibu‹_¬tificŸl__


	)

466 #ià
	`__GNUC_PREREQ
 (4,3)

467 
	#__va_¬g_·ck
(è
	`__bužtš_va_¬g_·ck
 ()

	)

468 
	#__va_¬g_·ck_Ën
(è
	`__bužtš_va_¬g_·ck_Ën
 ()

	)

475 #ià!(
	`__GNUC_PREREQ
 (2,8è|| 
defšed
 
__þªg__
)

476 
	#__ex‹nsiÚ__


	)

482 #ià!(
	`__GNUC_PREREQ
 (2,92è|| 
__þªg_majÜ__
 >= 3)

483 #ià
defšed
 
__STDC_VERSION__
 && __STDC_VERSION__ >= 199901L

484 
	#__»¡riù
 
»¡riù


	)

486 
	#__»¡riù


	)

494 #ià(
	`__GNUC_PREREQ
 (3,1è|| 
__þªg_majÜ__
 >ð3è&& !
defšed
 
__ýlu¥lus


495 
	#__»¡riù_¬r
 
__»¡riù


	)

497 #ifdeà
__GNUC__


498 
	#__»¡riù_¬r


	)

500 #ià
defšed
 
__STDC_VERSION__
 && __STDC_VERSION__ >= 199901L

501 
	#__»¡riù_¬r
 
»¡riù


	)

504 
	#__»¡riù_¬r


	)

509 #ià(
__GNUC__
 >ð3è|| 
	`__glibc_has_bužtš
 (
__bužtš_ex³ù
)

510 
	#__glibc_uÆik–y
(
cÚd
è
	`__bužtš_ex³ù
 ((cÚd), 0)

	)

511 
	#__glibc_lik–y
(
cÚd
è
	`__bužtš_ex³ù
 ((cÚd), 1)

	)

513 
	#__glibc_uÆik–y
(
cÚd
è(cÚd)

	)

514 
	#__glibc_lik–y
(
cÚd
è(cÚd)

	)

517 #ià(!
defšed
 
_NÜ‘uº
 \

518 && (
defšed
 
__STDC_VERSION__
 ? __STDC_VERSION__ : 0) < 201112 \

519 && !(
	`__GNUC_PREREQ
 (4,7) \

520 || (3 < 
__þªg_majÜ__
 + (5 <ð
__þªg_mšÜ__
))))

521 #ià
	`__GNUC_PREREQ
 (2,8)

522 
	#_NÜ‘uº
 
	`__©Œibu‹__
 ((
__nÜ‘uº__
))

	)

524 
	#_NÜ‘uº


	)

528 #ià
	`__GNUC_PREREQ
 (8, 0)

532 
	#__©Œibu‹_nÚ¡ršg__
 
	`__©Œibu‹__
 ((
__nÚ¡ršg__
))

	)

534 
	#__©Œibu‹_nÚ¡ršg__


	)

538 #undeà
__©Œibu‹_cÝy__


539 #ià
	`__GNUC_PREREQ
 (9, 0)

542 
	#__©Œibu‹_cÝy__
(
¬g
è
	`__©Œibu‹__
 ((
	`__cÝy__
 (¬g)))

	)

544 
	#__©Œibu‹_cÝy__
(
¬g
)

	)

547 #ià(!
defšed
 
_Stic_as£¹
 && !defšed 
__ýlu¥lus
 \

548 && (
defšed
 
__STDC_VERSION__
 ? __STDC_VERSION__ : 0) < 201112 \

549 && (!(
	`__GNUC_PREREQ
 (4, 6è|| 
__þªg_majÜ__
 >= 4) \

550 || 
defšed
 
__STRICT_ANSI__
))

551 
	#_Stic_as£¹
(
ex´
, 
dŸgno¡ic
) \

552 (*
	`__Stic_as£¹_funùiÚ
 ()) \

553 [!! (¡ruù { 
__”rÜ_if_Ãg©ive
: (
ex´
è? 2 : -1; })]

	)

558 #iâdeà
__GNULIB_CDEFS


559 
	~<b™s/wÜdsize.h
>

560 
	~<b™s/lÚg-doubË.h
>

563 #ià
__LDOUBLE_REDIRECTS_TO_FLOAT128_ABI
 == 1

564 #ifdeà
__REDIRECT


567 
	#__LDBL_REDIR
(
Çme
, 
´Ùo
è... 
unu£d__ldbl_»dœ


	)

568 
	#__LDBL_REDIR_DECL
(
Çme
) \

569 
	`__ty³of
 (
Çme
èÇm
	`__asm
 (
	`__ASMNAME
 ("__" #Çm"›“128"));

	)

572 
	#__LDBL_REDIR2_DECL
(
Çme
) \

573 
	`__ty³of
 (
__
##
Çme
) __##name \

574 
	`__asm
 (
	`__ASMNAME
 ("__" #Çm"›“128"));

	)

577 
	#__LDBL_REDIR1
(
Çme
, 
´Ùo
, 
®Ÿs
è... 
unu£d__ldbl_»dœ1


	)

578 
	#__LDBL_REDIR1_DECL
(
Çme
, 
®Ÿs
) \

579 
	`__ty³of
 (
Çme
èÇm
	`__asm
 (
	`__ASMNAME
 (#®Ÿs));

	)

581 
	#__LDBL_REDIR1_NTH
(
Çme
, 
´Ùo
, 
®Ÿs
) \

582 
	`__REDIRECT_NTH
 (
Çme
, 
´Ùo
, 
®Ÿs
)

	)

583 
	#__REDIRECT_NTH_LDBL
(
Çme
, 
´Ùo
, 
®Ÿs
) \

584 
	`__LDBL_REDIR1_NTH
 (
Çme
, 
´Ùo
, 
__
##
®Ÿs
##
›“128
)

	)

587 
	#__REDIRECT_LDBL
(
Çme
, 
´Ùo
, 
®Ÿs
è... 
unu£d__»dœeù_ldbl


	)

588 
	#__LDBL_REDIR_NTH
(
Çme
, 
´Ùo
è... 
unu£d__ldbl_»dœ_Áh


	)

591 
	`_Stic_as£¹
 (0, "IEEE 128-bits†ong double„equires„edirection onhis…latform");

593 #–ià
defšed
 
__LONG_DOUBLE_MATH_OPTIONAL
 && defšed 
__NO_LONG_DOUBLE_MATH


594 
	#__LDBL_COMPAT
 1

	)

595 #ifdeà
__REDIRECT


596 
	#__LDBL_REDIR1
(
Çme
, 
´Ùo
, 
®Ÿs
è
	`__REDIRECT
 (Çme,…rÙo,‡lŸs)

	)

597 
	#__LDBL_REDIR
(
Çme
, 
´Ùo
) \

598 
	`__LDBL_REDIR1
 (
Çme
, 
´Ùo
, 
__Ædbl_
##Çme)

	)

599 
	#__LDBL_REDIR1_NTH
(
Çme
, 
´Ùo
, 
®Ÿs
è
	`__REDIRECT_NTH
 (Çme,…rÙo,‡lŸs)

	)

600 
	#__LDBL_REDIR_NTH
(
Çme
, 
´Ùo
) \

601 
	`__LDBL_REDIR1_NTH
 (
Çme
, 
´Ùo
, 
__Ædbl_
##Çme)

	)

602 
	#__LDBL_REDIR2_DECL
(
Çme
) \

603 
	`__ty³of
 (
__
##
Çme
è__##Çm
	`__asm
 (
	`__ASMNAME
 ("__Ædbl___" #Çme));

	)

604 
	#__LDBL_REDIR1_DECL
(
Çme
, 
®Ÿs
) \

605 
	`__ty³of
 (
Çme
èÇm
	`__asm
 (
	`__ASMNAME
 (#®Ÿs));

	)

606 
	#__LDBL_REDIR_DECL
(
Çme
) \

607 
	`__ty³of
 (
Çme
èÇm
	`__asm
 (
	`__ASMNAME
 ("__Ædbl_" #Çme));

	)

608 
	#__REDIRECT_LDBL
(
Çme
, 
´Ùo
, 
®Ÿs
) \

609 
	`__LDBL_REDIR1
 (
Çme
, 
´Ùo
, 
__Ædbl_
##
®Ÿs
)

	)

610 
	#__REDIRECT_NTH_LDBL
(
Çme
, 
´Ùo
, 
®Ÿs
) \

611 
	`__LDBL_REDIR1_NTH
 (
Çme
, 
´Ùo
, 
__Ædbl_
##
®Ÿs
)

	)

614 #ià(!
defšed
 
__LDBL_COMPAT
 && 
__LDOUBLE_REDIRECTS_TO_FLOAT128_ABI
 == 0) \

615 || !
defšed
 
__REDIRECT


616 
	#__LDBL_REDIR1
(
Çme
, 
´Ùo
, 
®Ÿs
èÇm
	)
proto

617 
	#__LDBL_REDIR
(
Çme
, 
´Ùo
èÇm
	)
proto

618 
	#__LDBL_REDIR1_NTH
(
Çme
, 
´Ùo
, 
®Ÿs
èÇm´ÙØ
__THROW


	)

619 
	#__LDBL_REDIR_NTH
(
Çme
, 
´Ùo
èÇm´ÙØ
__THROW


	)

620 
	#__LDBL_REDIR2_DECL
(
Çme
)

	)

621 
	#__LDBL_REDIR_DECL
(
Çme
)

	)

622 #ifdeà
__REDIRECT


623 
	#__REDIRECT_LDBL
(
Çme
, 
´Ùo
, 
®Ÿs
è
	`__REDIRECT
 (Çme,…rÙo,‡lŸs)

	)

624 
	#__REDIRECT_NTH_LDBL
(
Çme
, 
´Ùo
, 
®Ÿs
) \

625 
	`__REDIRECT_NTH
 (
Çme
, 
´Ùo
, 
®Ÿs
)

	)

634 #ià
	`__GNUC_PREREQ
 (4,8è|| 
	`__glibc_þªg_´”eq
 (3,5)

635 
	#__glibc_maüo_w¬nšg1
(
mes§ge
è
	`_P¿gma
 (#mes§ge)

	)

636 
	#__glibc_maüo_w¬nšg
(
mes§ge
) \

637 
	`__glibc_maüo_w¬nšg1
 (
GCC
 
w¬nšg
 
mes§ge
)

	)

639 
	#__glibc_maüo_w¬nšg
(
msg
)

	)

649 #ià!
defšed
 
__ýlu¥lus
 \

650 && (
	`__GNUC_PREREQ
 (4, 9) \

651 || 
	`__glibc_has_ex‹nsiÚ
 (
c_g’”ic_£ËùiÚs
) \

652 || (!
defšed
 
__GNUC__
 && defšed 
__STDC_VERSION__
 \

653 && 
__STDC_VERSION__
 >= 201112L))

654 
	#__HAVE_GENERIC_SELECTION
 1

	)

656 
	#__HAVE_GENERIC_SELECTION
 0

	)

659 #ià
	`__GNUC_PREREQ
 (10, 0)

665 
	#__©Œ_acûss
(
x
è
	`__©Œibu‹__
 ((
__acûss__
 x))

	)

670 #ià
__USE_FORTIFY_LEVEL
 == 3

671 
	#__fÜtif›d_©Œ_acûss
(
a
, 
o
, 
s
è
	`__©Œibu‹__
 ((
	`__acûss__
 (a, o)))

	)

673 
	#__fÜtif›d_©Œ_acûss
(
a
, 
o
, 
s
è
	`__©Œ_acûss
 (×, o, s))

	)

675 #ià
	`__GNUC_PREREQ
 (11, 0)

676 
	#__©Œ_acûss_nÚe
(
¬gno
è
	`__©Œibu‹__
 ((
	`__acûss__
 (
__nÚe__
,‡rgno)))

	)

678 
	#__©Œ_acûss_nÚe
(
¬gno
)

	)

681 
	#__fÜtif›d_©Œ_acûss
(
a
, 
o
, 
s
)

	)

682 
	#__©Œ_acûss
(
x
)

	)

683 
	#__©Œ_acûss_nÚe
(
¬gno
)

	)

686 #ià
	`__GNUC_PREREQ
 (11, 0)

689 
	#__©Œ_d—Îoc
(
d—Îoc
, 
¬gno
) \

690 
	`__©Œibu‹__
 ((
	`__m®loc__
 (
d—Îoc
, 
¬gno
)))

	)

691 
	#__©Œ_d—Îoc_ä“
 
	`__©Œ_d—Îoc
 (
__bužtš_ä“
, 1)

	)

693 
	#__©Œ_d—Îoc
(
d—Îoc
, 
¬gno
)

	)

694 
	#__©Œ_d—Îoc_ä“


	)

699 #ià
	`__GNUC_PREREQ
 (4, 1)

700 
	#__©Œibu‹_»tuºs_twiû__
 
	`__©Œibu‹__
 ((
__»tuºs_twiû__
))

	)

702 
	#__©Œibu‹_»tuºs_twiû__


	)

	@/usr/include/bits/atomic_wide_counter.h

19 #iâdeà
_BITS_ATOMIC_WIDE_COUNTER_H


20 
	#_BITS_ATOMIC_WIDE_COUNTER_H


	)

27 
__ex‹nsiÚ__
 
	m__v®ue64
;

30 
	m__low
;

31 
	m__high
;

32 } 
	m__v®ue32
;

33 } 
	t__©omic_wide_couÁ”
;

	@/usr/include/bits/endianness.h

1 #iâdeà
_BITS_ENDIANNESS_H


2 
	#_BITS_ENDIANNESS_H
 1

	)

4 #iâdeà
_BITS_ENDIAN_H


9 
	#__BYTE_ORDER
 
__LITTLE_ENDIAN


	)

	@/usr/include/bits/pthreadtypes-arch.h

18 #iâdeà
_BITS_PTHREADTYPES_ARCH_H


19 
	#_BITS_PTHREADTYPES_ARCH_H
 1

	)

21 
	~<b™s/wÜdsize.h
>

23 #ifdeà
__x86_64__


24 #ià
__WORDSIZE
 == 64

25 
	#__SIZEOF_PTHREAD_MUTEX_T
 40

	)

26 
	#__SIZEOF_PTHREAD_ATTR_T
 56

	)

27 
	#__SIZEOF_PTHREAD_RWLOCK_T
 56

	)

28 
	#__SIZEOF_PTHREAD_BARRIER_T
 32

	)

30 
	#__SIZEOF_PTHREAD_MUTEX_T
 32

	)

31 
	#__SIZEOF_PTHREAD_ATTR_T
 32

	)

32 
	#__SIZEOF_PTHREAD_RWLOCK_T
 44

	)

33 
	#__SIZEOF_PTHREAD_BARRIER_T
 20

	)

36 
	#__SIZEOF_PTHREAD_MUTEX_T
 24

	)

37 
	#__SIZEOF_PTHREAD_ATTR_T
 36

	)

38 
	#__SIZEOF_PTHREAD_RWLOCK_T
 32

	)

39 
	#__SIZEOF_PTHREAD_BARRIER_T
 20

	)

41 
	#__SIZEOF_PTHREAD_MUTEXATTR_T
 4

	)

42 
	#__SIZEOF_PTHREAD_COND_T
 48

	)

43 
	#__SIZEOF_PTHREAD_CONDATTR_T
 4

	)

44 
	#__SIZEOF_PTHREAD_RWLOCKATTR_T
 8

	)

45 
	#__SIZEOF_PTHREAD_BARRIERATTR_T
 4

	)

47 
	#__LOCK_ALIGNMENT


	)

48 
	#__ONCE_ALIGNMENT


	)

50 #iâdeà
__x86_64__


52 
	#__þ—nup_fù_©Œibu‹
 
	`__©Œibu‹__
 ((
	`__»g·rm__
 (1)))

	)

	@/usr/include/bits/struct_mutex.h

19 #iâdeà
_THREAD_MUTEX_INTERNAL_H


20 
	#_THREAD_MUTEX_INTERNAL_H
 1

	)

22 
	s__±h»ad_mu‹x_s


24 
	m__lock
;

25 
	m__couÁ
;

26 
	m__owÃr
;

27 #ifdeà
__x86_64__


28 
	m__nu£rs
;

32 
	m__kšd
;

33 #ifdeà
__x86_64__


34 
	m__¥šs
;

35 
	m__–isiÚ
;

36 
__±h»ad_li¡_t
 
	m__li¡
;

37 
	#__PTHREAD_MUTEX_HAVE_PREV
 1

	)

39 
	m__nu£rs
;

40 
__ex‹nsiÚ__
 union

44 
	m__e¥šs
;

45 
	m__“lisiÚ
;

46 
	#__¥šs
 
__–isiÚ_d©a
.
__e¥šs


	)

47 
	#__–isiÚ
 
__–isiÚ_d©a
.
__“lisiÚ


	)

48 } 
	m__–isiÚ_d©a
;

49 
__±h»ad_¦i¡_t
 
	m__li¡
;

51 
	#__PTHREAD_MUTEX_HAVE_PREV
 0

	)

55 #ifdeà
__x86_64__


56 
	#__PTHREAD_MUTEX_INITIALIZER
(
__kšd
) \

57 0, 0, 0, 0, 
__kšd
, 0, 0, { 0, 0 }

	)

59 
	#__PTHREAD_MUTEX_INITIALIZER
(
__kšd
) \

60 0, 0, 0, 
__kšd
, 0, { { 0, 0 } }

	)

	@/usr/include/bits/struct_rwlock.h

20 #iâdeà
_RWLOCK_INTERNAL_H


21 
	#_RWLOCK_INTERNAL_H


	)

23 
	s__±h»ad_rwlock_¬ch_t


25 
	m__»ad”s
;

26 
	m__wr™”s
;

27 
	m__w½ha£_fu‹x
;

28 
	m__wr™”s_fu‹x
;

29 
	m__·d3
;

30 
	m__·d4
;

31 #ifdeà
__x86_64__


32 
	m__cur_wr™”
;

33 
	m__sh¬ed
;

34 sigÃd 
	m__rw–isiÚ
;

35 #ifdeà 
__ILP32__


36 
	m__·d1
[3];

37 
	#__PTHREAD_RWLOCK_ELISION_EXTRA
 0, { 0, 0, 0 }

	)

39 
	m__·d1
[7];

40 
	#__PTHREAD_RWLOCK_ELISION_EXTRA
 0, { 0, 0, 0, 0, 0, 0, 0 }

	)

42 
	m__·d2
;

45 
	m__æags
;

49 
	m__æags
;

50 
	m__sh¬ed
;

51 sigÃd 
	m__rw–isiÚ
;

52 
	m__·d2
;

53 
	m__cur_wr™”
;

57 #ifdeà
__x86_64__


58 
	#__PTHREAD_RWLOCK_INITIALIZER
(
__æags
) \

59 0, 0, 0, 0, 0, 0, 0, 0, 
__PTHREAD_RWLOCK_ELISION_EXTRA
, 0, 
__æags


	)

61 
	#__PTHREAD_RWLOCK_INITIALIZER
(
__æags
) \

62 0, 0, 0, 0, 0, 0, 
__æags
, 0, 0, 0, 0

	)

	@/usr/include/bits/types/__sigset_t.h

1 #iâdeà
____sig£t_t_defšed


2 
	#____sig£t_t_defšed


	)

4 
	#_SIGSET_NWORDS
 (1024 / (8 *  ()))

	)

7 
	m__v®
[
_SIGSET_NWORDS
];

8 } 
	t__sig£t_t
;

	@/usr/include/gnu/stubs-32.h

6 #ifdeà
_LIBC


7 #”rÜ 
AµliÿtiÚs
 
may
 
nÙ
 
defše
 
the
 
maüo
 
_LIBC


10 
	#__¡ub_chæags


	)

11 
	#__¡ub_fchæags


	)

12 
	#__¡ub_g‰y


	)

13 
	#__¡ub_»voke


	)

14 
	#__¡ub_£Žogš


	)

15 
	#__¡ub_sig»tuº


	)

16 
	#__¡ub_¡ty


	)

	@/usr/include/gnu/stubs-64.h

6 #ifdeà
_LIBC


7 #”rÜ 
AµliÿtiÚs
 
may
 
nÙ
 
defše
 
the
 
maüo
 
_LIBC


10 
	#__¡ub___com·t_bdæush


	)

11 
	#__¡ub_chæags


	)

12 
	#__¡ub_fchæags


	)

13 
	#__¡ub_g‰y


	)

14 
	#__¡ub_»voke


	)

15 
	#__¡ub_£Žogš


	)

16 
	#__¡ub_sig»tuº


	)

17 
	#__¡ub_¡ty


	)

	@
1
.
1
/usr/include
182
15574
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Hardware/AD.c
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Hardware/AD.h
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Hardware/BT04.c
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Hardware/BT04.h
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Hardware/Control.c
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Hardware/Control.h
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Hardware/Encoder.c
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Hardware/Encoder.h
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Hardware/Exti.c
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Hardware/Exti.h
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Hardware/Motor.c
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Hardware/Motor.h
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Hardware/OLED.c
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Hardware/OLED.h
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Hardware/OLED_Font.h
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Hardware/PWM.c
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Hardware/PWM.h
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Hardware/SR04.c
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Hardware/SR04.h
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Hardware/TIME.c
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Hardware/TIME.h
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Hardware/Usart.c
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Hardware/Usart.h
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Hardware/dmpKey.h
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Hardware/dmpmap.h
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Hardware/inv_mpu.c
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Hardware/inv_mpu.h
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Hardware/inv_mpu_dmp_motion_driver.c
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Hardware/inv_mpu_dmp_motion_driver.h
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Hardware/mpu6050.c
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Hardware/mpu6050.h
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Hardware/mpuiic.c
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Hardware/mpuiic.h
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Hardware/sys.c
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Hardware/sys.h
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/misc.c
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/misc.h
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_adc.c
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_adc.h
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_bkp.c
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_bkp.h
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_can.c
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_can.h
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_cec.c
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_cec.h
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_crc.c
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_crc.h
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_dac.c
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_dac.h
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_dbgmcu.c
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_dbgmcu.h
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_dma.c
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_dma.h
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_exti.c
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_exti.h
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_flash.c
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_flash.h
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_fsmc.c
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_fsmc.h
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_gpio.c
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_gpio.h
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_i2c.c
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_i2c.h
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_iwdg.c
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_iwdg.h
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_pwr.c
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_pwr.h
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_rcc.c
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_rcc.h
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_rtc.c
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_rtc.h
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_sdio.c
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_sdio.h
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_spi.c
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_spi.h
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_tim.c
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_tim.h
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_usart.c
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_usart.h
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_wwdg.c
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Library/stm32f10x_wwdg.h
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Start/core_cm3.c
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Start/core_cm3.h
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Start/startup_stm32f10x_cl.s
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Start/startup_stm32f10x_hd.s
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Start/startup_stm32f10x_hd_vl.s
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Start/startup_stm32f10x_ld.s
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Start/startup_stm32f10x_ld_vl.s
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Start/startup_stm32f10x_md.s
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Start/startup_stm32f10x_md_vl.s
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Start/startup_stm32f10x_xl.s
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Start/stm32f10x.h
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Start/system_stm32f10x.c
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/Start/system_stm32f10x.h
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/System/Delay.c
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/System/Delay.h
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/User/main.c
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/User/stm32f10x_conf.h
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/User/stm32f10x_it.c
/home/tong/05_files/top_github_aws/eda/stm32-balance-trolley-test-2/STM32â•žâ•œâ•‘Ñ‚â•¨Ð±â”‚â•¡â–“Ñ‚â•©â•˜2/User/stm32f10x_it.h
/usr/include/math.h
/usr/include/stdint.h
/usr/include/stdio.h
/usr/include/stdlib.h
/usr/include/string.h
/usr/include/alloca.h
/usr/include/bits/floatn.h
/usr/include/bits/flt-eval-method.h
/usr/include/bits/fp-fast.h
/usr/include/bits/fp-logb.h
/usr/include/bits/getopt_posix.h
/usr/include/bits/iscanonical.h
/usr/include/bits/libc-header-start.h
/usr/include/bits/math-vector.h
/usr/include/bits/mathcalls-helper-functions.h
/usr/include/bits/mathcalls-narrow.h
/usr/include/bits/mathcalls.h
/usr/include/bits/stdint-intn.h
/usr/include/bits/stdint-uintn.h
/usr/include/bits/stdio-ldbl.h
/usr/include/bits/stdio.h
/usr/include/bits/stdio2-decl.h
/usr/include/bits/stdio2.h
/usr/include/bits/stdio_lim.h
/usr/include/bits/stdlib-bsearch.h
/usr/include/bits/stdlib-float.h
/usr/include/bits/stdlib-ldbl.h
/usr/include/bits/stdlib.h
/usr/include/bits/string_fortified.h
/usr/include/bits/types.h
/usr/include/bits/types/FILE.h
/usr/include/bits/types/__FILE.h
/usr/include/bits/types/__fpos64_t.h
/usr/include/bits/types/__fpos_t.h
/usr/include/bits/types/cookie_io_functions_t.h
/usr/include/bits/types/locale_t.h
/usr/include/bits/types/struct_FILE.h
/usr/include/bits/waitflags.h
/usr/include/bits/waitstatus.h
/usr/include/bits/wchar.h
/usr/include/bits/wordsize.h
/usr/include/strings.h
/usr/include/sys/types.h
/usr/include/bits/floatn-common.h
/usr/include/bits/getopt_core.h
/usr/include/bits/libm-simd-decl-stubs.h
/usr/include/bits/pthreadtypes.h
/usr/include/bits/strings_fortified.h
/usr/include/bits/time64.h
/usr/include/bits/timesize.h
/usr/include/bits/types/__locale_t.h
/usr/include/bits/types/__mbstate_t.h
/usr/include/bits/types/clock_t.h
/usr/include/bits/types/clockid_t.h
/usr/include/bits/types/time_t.h
/usr/include/bits/types/timer_t.h
/usr/include/bits/typesizes.h
/usr/include/endian.h
/usr/include/features.h
/usr/include/sys/select.h
/usr/include/bits/byteswap.h
/usr/include/bits/endian.h
/usr/include/bits/long-double.h
/usr/include/bits/select.h
/usr/include/bits/select2.h
/usr/include/bits/thread-shared-types.h
/usr/include/bits/types/sigset_t.h
/usr/include/bits/types/struct_timespec.h
/usr/include/bits/types/struct_timeval.h
/usr/include/bits/uintn-identity.h
/usr/include/features-time64.h
/usr/include/gnu/stubs.h
/usr/include/stdc-predef.h
/usr/include/sys/cdefs.h
/usr/include/bits/atomic_wide_counter.h
/usr/include/bits/endianness.h
/usr/include/bits/pthreadtypes-arch.h
/usr/include/bits/struct_mutex.h
/usr/include/bits/struct_rwlock.h
/usr/include/bits/types/__sigset_t.h
/usr/include/gnu/stubs-32.h
/usr/include/gnu/stubs-64.h
