Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/coppholl/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L lib_cdc_v1_0_3 -L proc_sys_reset_v5_0_15 -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_17 -L generic_baseblocks_v2_1_2 -L axi_register_slice_v2_1_31 -L fifo_generator_v13_2_10 -L axi_data_fifo_v2_1_30 -L axi_crossbar_v2_1_32 -L lib_pkg_v1_0_4 -L lib_fifo_v1_0_19 -L lib_srl_fifo_v1_0_4 -L axi_datamover_v5_1_33 -L axi_sg_v4_1_18 -L axi_dma_v7_1_32 -L axi_protocol_converter_v2_1_31 -L axi_mmu_v2_1_29 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-9543] actual bit length 1 differs from formal bit length 32 for port 'slv_reg0_out' [/home/coppholl/TB_DMA/TB_DMA.ip_user_files/bd/design_1/ipshared/6960/hdl/ADDER.v:104]
WARNING: [VRFC 10-9543] actual bit length 2 differs from formal bit length 3 for port 's_axi_arready' [/home/coppholl/TB_DMA/TB_DMA.ip_user_files/bd/design_1/sim/design_1.v:2123]
WARNING: [VRFC 10-9543] actual bit length 64 differs from formal bit length 96 for port 's_axi_rdata' [/home/coppholl/TB_DMA/TB_DMA.ip_user_files/bd/design_1/sim/design_1.v:2140]
WARNING: [VRFC 10-9543] actual bit length 2 differs from formal bit length 3 for port 's_axi_rlast' [/home/coppholl/TB_DMA/TB_DMA.ip_user_files/bd/design_1/sim/design_1.v:2141]
WARNING: [VRFC 10-9543] actual bit length 4 differs from formal bit length 6 for port 's_axi_rresp' [/home/coppholl/TB_DMA/TB_DMA.ip_user_files/bd/design_1/sim/design_1.v:2143]
WARNING: [VRFC 10-9543] actual bit length 2 differs from formal bit length 3 for port 's_axi_rvalid' [/home/coppholl/TB_DMA/TB_DMA.ip_user_files/bd/design_1/sim/design_1.v:2144]
WARNING: [VRFC 10-5021] port 'mm2s_prmry_reset_out_n' is not connected on this instance [/home/coppholl/TB_DMA/TB_DMA.ip_user_files/bd/design_1/sim/design_1.v:249]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/home/coppholl/TB_DMA/TB_DMA.ip_user_files/bd/design_1/sim/design_1.v:596]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4855]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/axi_protocol_converter_v2_1/hdl/axi_protocol_converter_v2_1_vl_rfs.v:5110]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/axi_mmu_v2_1/hdl/axi_mmu_v2_1_vl_rfs.v:1152]
WARNING: [VRFC 10-5021] port 'aclk2x' is not connected on this instance [/wrk/ci/prod/2024.1/sw/continuous/35389/packages/customer/vivado/data/ip/xilinx/axi_crossbar_v2_1/hdl/axi_crossbar_v2_1_vl_rfs.v:3097]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package lib_pkg_v1_0_4.lib_pkg
Compiling package axi_dma_v7_1_32.axi_dma_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package axi_sg_v4_1_18.axi_sg_pkg
Compiling package xpm.vcomponents
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xil_defaultlib.LEDAdderDMA_slave_lite_v1_0_S00_...
Compiling module xil_defaultlib.LEDAdderDMA_slave_stream_v1_0_S0...
Compiling module xil_defaultlib.LEDAdderDMA_master_stream_v1_0_M...
Compiling module xil_defaultlib.adder_IP
Compiling module xil_defaultlib.ADDER
Compiling module xil_defaultlib.design_1_ADDER_0_0
Compiling architecture implementation of entity axi_sg_v4_1_18.axi_sg_updt_sm [\axi_sg_updt_sm(c_sg_ch1_words_t...]
Compiling architecture implementation of entity axi_sg_v4_1_18.axi_sg_updt_cmdsts_if [axi_sg_updt_cmdsts_if_default]
Compiling architecture implementation of entity axi_sg_v4_1_18.axi_sg_updt_mngr [\axi_sg_updt_mngr(c_sg_ch1_words...]
Compiling architecture implementation of entity axi_sg_v4_1_18.axi_sg_updt_queue [\axi_sg_updt_queue(c_sg_updt_des...]
Compiling architecture implementation of entity axi_sg_v4_1_18.axi_sg_updt_q_mngr [\axi_sg_updt_q_mngr(c_sg_updt_de...]
Compiling architecture implementation of entity axi_sg_v4_1_18.axi_sg_intrpt [axi_sg_intrpt_default]
Compiling architecture implementation of entity axi_sg_v4_1_18.axi_sg_ftch_sm [\axi_sg_ftch_sm(c_sg_ftch_desc2q...]
Compiling architecture implementation of entity axi_sg_v4_1_18.axi_sg_ftch_pntr [axi_sg_ftch_pntr_default]
Compiling architecture implementation of entity axi_sg_v4_1_18.axi_sg_ftch_cmdsts_if [axi_sg_ftch_cmdsts_if_default]
Compiling architecture implementation of entity axi_sg_v4_1_18.axi_sg_ftch_mngr [\axi_sg_ftch_mngr(c_sg_ftch_desc...]
Compiling architecture implementation of entity axi_sg_v4_1_18.axi_sg_ftch_queue [\axi_sg_ftch_queue(c_sg_ftch_des...]
Compiling architecture implementation of entity axi_sg_v4_1_18.axi_sg_ftch_q_mngr [\axi_sg_ftch_q_mngr(c_sg_ftch_de...]
Compiling architecture implementation of entity axi_sg_v4_1_18.axi_sg_reset [axi_sg_reset_default]
Compiling architecture imp of entity axi_sg_v4_1_18.axi_sg_fifo [\axi_sg_fifo(c_dwidth=68,c_depth...]
Compiling architecture imp of entity axi_sg_v4_1_18.axi_sg_fifo [\axi_sg_fifo(c_dwidth=8,c_depth=...]
Compiling architecture implementation of entity axi_sg_v4_1_18.axi_sg_cmd_status [\axi_sg_cmd_status(c_stscmd_fifo...]
Compiling architecture implementation of entity axi_sg_v4_1_18.axi_sg_rd_status_cntl [axi_sg_rd_status_cntl_default]
Compiling architecture implementation of entity axi_sg_v4_1_18.axi_sg_scc [\axi_sg_scc(c_sel_addr_width=2,c...]
Compiling architecture implementation of entity axi_sg_v4_1_18.axi_sg_addr_cntl [\axi_sg_addr_cntl(c_addr_fifo_de...]
Compiling architecture implementation of entity axi_sg_v4_1_18.axi_sg_rddata_cntl [\axi_sg_rddata_cntl(c_align_widt...]
Compiling architecture implementation of entity axi_sg_v4_1_18.axi_sg_mm2s_basic_wrap [\axi_sg_mm2s_basic_wrap(c_mm2s_a...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=3,c_dwidth=7...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=7,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=7,c_depth=3...]
Compiling architecture imp of entity axi_sg_v4_1_18.axi_sg_fifo [\axi_sg_fifo(c_dwidth=7,c_depth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=3,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=3,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=2,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=2,c_depth=3...]
Compiling architecture imp of entity axi_sg_v4_1_18.axi_sg_fifo [\axi_sg_fifo(c_dwidth=2,c_depth=...]
Compiling architecture implementation of entity axi_sg_v4_1_18.axi_sg_wr_status_cntl [\axi_sg_wr_status_cntl(c_sts_fif...]
Compiling architecture implementation of entity axi_sg_v4_1_18.axi_sg_scc_wr [\axi_sg_scc_wr(c_sel_addr_width=...]
Compiling architecture implementation of entity axi_sg_v4_1_18.axi_sg_addr_cntl [\axi_sg_addr_cntl(c_addr_fifo_de...]
Compiling architecture implementation of entity axi_sg_v4_1_18.axi_sg_wrdata_cntl [\axi_sg_wrdata_cntl(c_sel_addr_w...]
Compiling architecture implementation of entity axi_sg_v4_1_18.axi_sg_s2mm_basic_wrap [\axi_sg_s2mm_basic_wrap(c_s2mm_a...]
Compiling architecture implementation of entity axi_sg_v4_1_18.axi_sg_datamover [\axi_sg_datamover(c_include_mm2s...]
Compiling architecture implementation of entity axi_sg_v4_1_18.axi_sg [\axi_sg(c_sg_ftch_desc2queue=4,c...]
Compiling architecture implementation of entity axi_dma_v7_1_32.axi_dma_mm2s_sm [\axi_dma_mm2s_sm(c_sg_include_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=5,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=26,c_fa...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=26,c_family...]
Compiling architecture implementation of entity axi_dma_v7_1_32.axi_dma_mm2s_sg_if [\axi_dma_mm2s_sg_if(c_sg_include...]
Compiling architecture implementation of entity axi_dma_v7_1_32.axi_dma_mm2s_cmdsts_if [\axi_dma_mm2s_cmdsts_if(c_extra=...]
Compiling architecture implementation of entity axi_dma_v7_1_32.axi_dma_mm2s_sts_mngr [axi_dma_mm2s_sts_mngr_default]
Compiling architecture implementation of entity axi_dma_v7_1_32.axi_dma_mm2s_mngr [\axi_dma_mm2s_mngr(c_prmy_cmdfif...]
Compiling architecture implementation of entity axi_dma_v7_1_32.axi_dma_sofeof_gen [axi_dma_sofeof_gen_default]
Compiling architecture implementation of entity axi_dma_v7_1_32.axi_dma_s2mm_sm [\axi_dma_s2mm_sm(c_sg_include_st...]
Compiling architecture implementation of entity axi_dma_v7_1_32.axi_dma_s2mm_sg_if [\axi_dma_s2mm_sg_if(c_sg_include...]
Compiling architecture implementation of entity axi_dma_v7_1_32.axi_dma_s2mm_cmdsts_if [\axi_dma_s2mm_cmdsts_if(c_dm_sta...]
Compiling architecture implementation of entity axi_dma_v7_1_32.axi_dma_s2mm_sts_mngr [axi_dma_s2mm_sts_mngr_default]
Compiling architecture implementation of entity axi_dma_v7_1_32.axi_dma_s2mm_mngr [\axi_dma_s2mm_mngr(c_prmy_cmdfif...]
Compiling architecture implementation of entity axi_dma_v7_1_32.axi_dma_reset [\axi_dma_reset(c_sg_include_stsc...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_mtbf_stages=4)\]
Compiling architecture implementation of entity axi_dma_v7_1_32.axi_dma_rst_module [\axi_dma_rst_module(c_sg_include...]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_single_bit=0,c_mtbf_...]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_single_bit=0,c_vecto...]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_vector_width=10,c_mt...]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_single_bit=0,c_mtbf_...]
Compiling architecture implementation of entity axi_dma_v7_1_32.axi_dma_lite_if [\axi_dma_lite_if(c_num_ce=23,c_a...]
Compiling architecture implementation of entity axi_dma_v7_1_32.axi_dma_register [\axi_dma_register(c_num_register...]
Compiling architecture implementation of entity axi_dma_v7_1_32.axi_dma_register_s2mm [\axi_dma_register_s2mm(c_num_reg...]
Compiling architecture implementation of entity axi_dma_v7_1_32.axi_dma_reg_module [\axi_dma_reg_module(c_axi_lite_i...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=8...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=8,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=8,c_depth=4...]
Compiling architecture imp of entity axi_datamover_v5_1_33.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=8,c...]
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_19.sync_fifo_fg [\sync_fifo_fg(c_family="zynquplu...]
Compiling architecture imp of entity axi_datamover_v5_1_33.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_33.axi_datamover_rd_sf [\axi_datamover_rd_sf(c_sf_fifo_d...]
Compiling architecture implementation of entity axi_datamover_v5_1_33.axi_datamover_skid_buf [axi_datamover_skid_buf_default]
Compiling architecture implementation of entity axi_datamover_v5_1_33.axi_datamover_reset [axi_datamover_reset_default]
Compiling architecture imp of entity axi_datamover_v5_1_33.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=8,c...]
Compiling architecture imp of entity axi_datamover_v5_1_33.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=71,...]
Compiling architecture implementation of entity axi_datamover_v5_1_33.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_stsc...]
Compiling architecture implementation of entity axi_datamover_v5_1_33.axi_datamover_rd_status_cntl [axi_datamover_rd_status_cntl_def...]
Compiling architecture implementation of entity axi_datamover_v5_1_33.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_strb_...]
Compiling architecture implementation of entity axi_datamover_v5_1_33.axi_datamover_strb_gen2 [\axi_datamover_strb_gen2(c_op_mo...]
Compiling architecture implementation of entity axi_datamover_v5_1_33.axi_datamover_pcc [\axi_datamover_pcc(c_is_mm2s=1,c...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=5...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=59,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=59,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_33.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=59,...]
Compiling architecture implementation of entity axi_datamover_v5_1_33.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_famil...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=29,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=29,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_33.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=29,...]
Compiling architecture implementation of entity axi_datamover_v5_1_33.axi_datamover_rdmux [\axi_datamover_rdmux(c_sel_addr_...]
Compiling architecture implementation of entity axi_datamover_v5_1_33.axi_datamover_rddata_cntl [\axi_datamover_rddata_cntl(c_ali...]
Compiling architecture implementation of entity axi_datamover_v5_1_33.axi_datamover_mm2s_full_wrap [\axi_datamover_mm2s_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_33.axi_datamover_ibttcc [\axi_datamover_ibttcc(c_sf_xfer_...]
Compiling architecture implementation of entity axi_datamover_v5_1_33.axi_datamover_ms_strb_set [\axi_datamover_ms_strb_set(c_str...]
Compiling architecture implementation of entity axi_datamover_v5_1_33.axi_datamover_mssai_skid_buf [axi_datamover_mssai_skid_buf_def...]
Compiling architecture working of entity axi_datamover_v5_1_33.axi_datamover_slice [\axi_datamover_slice(c_data_widt...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=16,c_dwidth=...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=9,c_fam...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=9,c_family=...]
Compiling architecture imp of entity axi_datamover_v5_1_33.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=9,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_33.axi_datamover_s2mm_scatter [\axi_datamover_s2mm_scatter(c_en...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=25,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=25,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_33.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=25,...]
Compiling architecture implementation of entity axi_datamover_v5_1_33.axi_datamover_s2mm_realign [\axi_datamover_s2mm_realign(c_en...]
Compiling architecture implementation of entity axi_datamover_v5_1_33.axi_datamover_stbs_set_nodre [\axi_datamover_stbs_set_nodre(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_33.axi_datamover_skid_buf [\axi_datamover_skid_buf(c_wdata_...]
Compiling module xpm.xpm_fifo_rst_default_1
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn(RESET_VALUE=1)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=2)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=3)
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=1...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_19.sync_fifo_fg [\sync_fifo_fg(c_family="zynquplu...]
Compiling architecture imp of entity axi_datamover_v5_1_33.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling module xpm.xpm_fifo_rst_default_2
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_base(FIFO_MEMORY_TYPE=2...
Compiling module xpm.xpm_fifo_sync(FIFO_MEMORY_TYPE="...
Compiling architecture implementation of entity lib_fifo_v1_0_19.sync_fifo_fg [\sync_fifo_fg(c_family="zynquplu...]
Compiling architecture imp of entity axi_datamover_v5_1_33.axi_datamover_sfifo_autord [\axi_datamover_sfifo_autord(c_dw...]
Compiling architecture implementation of entity axi_datamover_v5_1_33.axi_datamover_indet_btt [\axi_datamover_indet_btt(c_ibtt_...]
Compiling architecture imp of entity axi_datamover_v5_1_33.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=35,...]
Compiling architecture implementation of entity axi_datamover_v5_1_33.axi_datamover_cmd_status [\axi_datamover_cmd_status(c_stsc...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=21,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=21,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_33.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=21,...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.cntr_incr_decr_addn_f [\cntr_incr_decr_addn_f(c_size=4,...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=6,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=2,c_dep...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=2,c_depth=6...]
Compiling architecture imp of entity axi_datamover_v5_1_33.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=2,c...]
Compiling architecture implementation of entity axi_datamover_v5_1_33.axi_datamover_wr_status_cntl [\axi_datamover_wr_status_cntl(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_33.axi_datamover_addr_cntl [\axi_datamover_addr_cntl(c_addr_...]
Compiling architecture behavioral of entity lib_srl_fifo_v1_0_4.dynshreg_f [\dynshreg_f(c_depth=4,c_dwidth=2...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_rbu_f [\srl_fifo_rbu_f(c_dwidth=27,c_de...]
Compiling architecture imp of entity lib_srl_fifo_v1_0_4.srl_fifo_f [\srl_fifo_f(c_dwidth=27,c_depth=...]
Compiling architecture imp of entity axi_datamover_v5_1_33.axi_datamover_fifo [\axi_datamover_fifo(c_dwidth=27,...]
Compiling architecture implementation of entity axi_datamover_v5_1_33.axi_datamover_wrdata_cntl [\axi_datamover_wrdata_cntl(c_rea...]
Compiling architecture implementation of entity axi_datamover_v5_1_33.axi_datamover_wr_demux [\axi_datamover_wr_demux(c_sel_ad...]
Compiling architecture implementation of entity axi_datamover_v5_1_33.axi_datamover_skid2mm_buf [\axi_datamover_skid2mm_buf(c_add...]
Compiling architecture implementation of entity axi_datamover_v5_1_33.axi_datamover_s2mm_full_wrap [\axi_datamover_s2mm_full_wrap(c_...]
Compiling architecture implementation of entity axi_datamover_v5_1_33.axi_datamover [\axi_datamover(c_include_mm2s=1,...]
Compiling architecture implementation of entity axi_dma_v7_1_32.axi_dma [\axi_dma(c_sg_include_stscntrl_s...]
Compiling architecture design_1_axi_dma_0_0_arch of entity xil_defaultlib.design_1_axi_dma_0_0 [design_1_axi_dma_0_0_default]
Compiling module xil_defaultlib.m00_couplers_imp_1CA5Z32
Compiling module xil_defaultlib.m01_couplers_imp_I4GRPB
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axic_...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axic_...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axic_...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axic_...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axi_r...
Compiling module axi_protocol_converter_v2_1_31.axi_protocol_converter_v2_1_31_b...
Compiling module axi_protocol_converter_v2_1_31.axi_protocol_converter_v2_1_31_b...
Compiling module axi_protocol_converter_v2_1_31.axi_protocol_converter_v2_1_31_b...
Compiling module axi_protocol_converter_v2_1_31.axi_protocol_converter_v2_1_31_b...
Compiling module axi_protocol_converter_v2_1_31.axi_protocol_converter_v2_1_31_b...
Compiling module axi_protocol_converter_v2_1_31.axi_protocol_converter_v2_1_31_b...
Compiling module axi_protocol_converter_v2_1_31.axi_protocol_converter_v2_1_31_b...
Compiling module axi_protocol_converter_v2_1_31.axi_protocol_converter_v2_1_31_b...
Compiling module axi_protocol_converter_v2_1_31.axi_protocol_converter_v2_1_31_b...
Compiling module axi_protocol_converter_v2_1_31.axi_protocol_converter_v2_1_31_b...
Compiling module axi_protocol_converter_v2_1_31.axi_protocol_converter_v2_1_31_b...
Compiling module axi_protocol_converter_v2_1_31.axi_protocol_converter_v2_1_31_b...
Compiling module axi_protocol_converter_v2_1_31.axi_protocol_converter_v2_1_31_b...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axic_...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axic_...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axic_...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axic_...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axi_r...
Compiling module axi_protocol_converter_v2_1_31.axi_protocol_converter_v2_1_31_b...
Compiling module axi_protocol_converter_v2_1_31.axi_protocol_converter_v2_1_31_a...
Compiling module xil_defaultlib.design_1_auto_pc_0
Compiling module xil_defaultlib.s00_couplers_imp_O7FAN0
Compiling module axi_crossbar_v2_1_32.axi_crossbar_v2_1_32_addr_arbite...
Compiling module generic_baseblocks_v2_1_2.generic_baseblocks_v2_1_2_carry_...
Compiling module generic_baseblocks_v2_1_2.generic_baseblocks_v2_1_2_compar...
Compiling module generic_baseblocks_v2_1_2.generic_baseblocks_v2_1_2_compar...
Compiling module axi_crossbar_v2_1_32.axi_crossbar_v2_1_32_addr_decode...
Compiling module axi_crossbar_v2_1_32.axi_crossbar_v2_1_32_splitter(C_...
Compiling module axi_crossbar_v2_1_32.axi_crossbar_v2_1_32_splitter
Compiling module generic_baseblocks_v2_1_2.generic_baseblocks_v2_1_2_mux_en...
Compiling module generic_baseblocks_v2_1_2.generic_baseblocks_v2_1_2_mux_en...
Compiling module generic_baseblocks_v2_1_2.generic_baseblocks_v2_1_2_mux_en...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axic_...
Compiling module generic_baseblocks_v2_1_2.generic_baseblocks_v2_1_2_mux_en...
Compiling module axi_crossbar_v2_1_32.axi_crossbar_v2_1_32_decerr_slav...
Compiling module axi_crossbar_v2_1_32.axi_crossbar_v2_1_32_crossbar_sa...
Compiling module axi_crossbar_v2_1_32.axi_crossbar_v2_1_32_axi_crossba...
Compiling module xil_defaultlib.design_1_xbar_1
Compiling module xil_defaultlib.design_1_axi_interconnect_0_0
Compiling module xil_defaultlib.m00_couplers_imp_1FDLJBY
Compiling module xil_defaultlib.s00_couplers_imp_HS4N6K
Compiling module axi_mmu_v2_1_29.axi_mmu_v2_1_29_addr_decoder(C_F...
Compiling module axi_mmu_v2_1_29.axi_mmu_v2_1_29_decerr_slave(C_R...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axic_...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axic_...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axic_...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axic_...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axi_r...
Compiling module axi_mmu_v2_1_29.axi_mmu_v2_1_29_top(C_FAMILY="zy...
Compiling module xil_defaultlib.design_1_s00_mmu_0
Compiling module xil_defaultlib.s01_couplers_imp_1CMTC59
Compiling module axi_mmu_v2_1_29.axi_mmu_v2_1_29_decerr_slave(C_A...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axic_...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axi_r...
Compiling module axi_mmu_v2_1_29.axi_mmu_v2_1_29_top(C_FAMILY="zy...
Compiling module xil_defaultlib.design_1_s01_mmu_0
Compiling module xil_defaultlib.s02_couplers_imp_JCRZRZ
Compiling module axi_mmu_v2_1_29.axi_mmu_v2_1_29_addr_decoder(C_F...
Compiling module axi_mmu_v2_1_29.axi_mmu_v2_1_29_decerr_slave(C_A...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axi_r...
Compiling module axi_mmu_v2_1_29.axi_mmu_v2_1_29_top(C_FAMILY="zy...
Compiling module xil_defaultlib.design_1_s02_mmu_0
Compiling module generic_baseblocks_v2_1_2.generic_baseblocks_v2_1_2_compar...
Compiling module axi_crossbar_v2_1_32.axi_crossbar_v2_1_32_addr_decode...
Compiling module generic_baseblocks_v2_1_2.generic_baseblocks_v2_1_2_mux_en...
Compiling module axi_data_fifo_v2_1_30.axi_data_fifo_v2_1_30_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_30.axi_data_fifo_v2_1_30_axic_srl_f...
Compiling module axi_crossbar_v2_1_32.axi_crossbar_v2_1_32_si_transact...
Compiling module generic_baseblocks_v2_1_2.generic_baseblocks_v2_1_2_mux_en...
Compiling module axi_crossbar_v2_1_32.axi_crossbar_v2_1_32_si_transact...
Compiling module axi_data_fifo_v2_1_30.axi_data_fifo_v2_1_30_axic_reg_s...
Compiling module axi_crossbar_v2_1_32.axi_crossbar_v2_1_32_wdata_route...
Compiling module axi_data_fifo_v2_1_30.axi_data_fifo_v2_1_30_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_30.axi_data_fifo_v2_1_30_axic_srl_f...
Compiling module axi_crossbar_v2_1_32.axi_crossbar_v2_1_32_si_transact...
Compiling module axi_crossbar_v2_1_32.axi_crossbar_v2_1_32_si_transact...
Compiling module axi_data_fifo_v2_1_30.axi_data_fifo_v2_1_30_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_30.axi_data_fifo_v2_1_30_axic_reg_s...
Compiling module axi_crossbar_v2_1_32.axi_crossbar_v2_1_32_wdata_route...
Compiling module axi_crossbar_v2_1_32.axi_crossbar_v2_1_32_addr_decode...
Compiling module axi_crossbar_v2_1_32.axi_crossbar_v2_1_32_addr_decode...
Compiling module axi_data_fifo_v2_1_30.axi_data_fifo_v2_1_30_axic_reg_s...
Compiling module generic_baseblocks_v2_1_2.generic_baseblocks_v2_1_2_mux_en...
Compiling module axi_crossbar_v2_1_32.axi_crossbar_v2_1_32_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_30.axi_data_fifo_v2_1_30_axic_srl_f...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axic_...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axic_...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axic_...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axic_...
Compiling module axi_register_slice_v2_1_31.axi_register_slice_v2_1_31_axi_r...
Compiling module axi_crossbar_v2_1_32.axi_crossbar_v2_1_32_addr_decode...
Compiling module axi_data_fifo_v2_1_30.axi_data_fifo_v2_1_30_axic_reg_s...
Compiling module axi_crossbar_v2_1_32.axi_crossbar_v2_1_32_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_30.axi_data_fifo_v2_1_30_axic_srl_f...
Compiling module generic_baseblocks_v2_1_2.generic_baseblocks_v2_1_2_mux_en...
Compiling module generic_baseblocks_v2_1_2.generic_baseblocks_v2_1_2_mux_en...
Compiling module axi_crossbar_v2_1_32.axi_crossbar_v2_1_32_addr_arbite...
Compiling module axi_crossbar_v2_1_32.axi_crossbar_v2_1_32_decerr_slav...
Compiling module axi_crossbar_v2_1_32.axi_crossbar_v2_1_32_crossbar(C_...
Compiling module axi_crossbar_v2_1_32.axi_crossbar_v2_1_32_axi_crossba...
Compiling module xil_defaultlib.design_1_xbar_0
Compiling module xil_defaultlib.design_1_axi_interconnect_1_0
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if_default
Compiling module axi_vip_v1_1_17.axi_vip_v1_1_17_top_default
Compiling module xil_defaultlib.design_1_axi_vip_0_0
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_WID_WIDTH=2,C_A...
Compiling module axi_vip_v1_1_17.axi_vip_v1_1_17_top(C_AXI_WID_WI...
Compiling module xil_defaultlib.design_1_axi_vip_1_0
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME4_ADV(CLKFBOUT_MULT_F=12.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.design_1_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.design_1_clk_wiz_0_0
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture implementation of entity lib_cdc_v1_0_3.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_15.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_15.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_15.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_15.proc_sys_reset [\proc_sys_reset(c_family="zynqup...]
Compiling architecture design_1_proc_sys_reset_0_0_arch of entity xil_defaultlib.design_1_proc_sys_reset_0_0 [design_1_proc_sys_reset_0_0_defa...]
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
