# do lab08_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /opt/altera/17.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/ec2019-ceb/ra243360/Downloads/MC613/MC613/lab08/shift_register.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:50:11 on May 11,2023
# vcom -reportprogress 300 -93 -work work /home/ec2019-ceb/ra243360/Downloads/MC613/MC613/lab08/shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register
# -- Compiling architecture rtl of shift_register
# End time: 11:50:11 on May 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.shift_register
# vsim work.shift_register 
# Start time: 11:50:32 on May 11,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.shift_register(rtl)
# End time: 11:52:34 on May 11,2023, Elapsed time: 0:02:02
# Errors: 0, Warnings: 0
