library IEEE;
use IEEE.std_logic_1164.all;

entity slt is

  port(i_A          : in std_logic_vector(31 downto 0);
       i_B          : in std_logic_vector(31 downto 0);
       o_F          : out std_logic_vector(31 downto 0));

end slt;

architecture dataflow of slt is
begin
process(i_A, i_B)
begin
  if (i_A < i_B) then
    o_F <= x"00000001";
  else
    o_F <= x"00000000";
  end if;

end process;

end dataflow;