<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="ERROR: [IMPL 213-28] Failed to generate IP.&#xD;&#xA;command 'ap_source' returned error code&#xD;&#xA;    while executing&#xD;&#xA;&quot;source E:/laptrinh/vivado/final_project/base_sol/export.tcl&quot;&#xD;&#xA;    invoked from within&#xD;&#xA;&quot;hls::main E:/laptrinh/vivado/final_project/base_sol/export.tcl&quot;&#xD;&#xA;    (&quot;uplevel&quot; body line 1)&#xD;&#xA;    invoked from within&#xD;&#xA;&quot;uplevel 1 hls::main {*}$args&quot;&#xD;&#xA;    (procedure &quot;hls_proc&quot; line 5)&#xD;&#xA;    invoked from within&#xD;&#xA;&quot;hls_proc $argv&quot;&#xD;&#xA;" projectName="final_project" solutionName="base_sol" date="2024-12-19T05:25:51.670+0700"/>
        <logs message="ERROR: [IMPL 213-28] Failed to generate IP.&#xD;&#xA;command 'ap_source' returned error code&#xD;&#xA;    while executing&#xD;&#xA;&quot;source E:/laptrinh/vivado/final_project/base_sol/export.tcl&quot;&#xD;&#xA;    invoked from within&#xD;&#xA;&quot;hls::main E:/laptrinh/vivado/final_project/base_sol/export.tcl&quot;&#xD;&#xA;    (&quot;uplevel&quot; body line 1)&#xD;&#xA;    invoked from within&#xD;&#xA;&quot;uplevel 1 hls::main {*}$args&quot;&#xD;&#xA;    (procedure &quot;hls_proc&quot; line 5)&#xD;&#xA;    invoked from within&#xD;&#xA;&quot;hls_proc $argv&quot;&#xD;&#xA;" projectName="final_project" solutionName="base_sol" date="2024-12-19T05:25:21.386+0700"/>
      </packageLog>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_6_load_20', final_project/matrix_conv.cpp:28) on array 'a_6' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a_6'." projectName="final_project" solutionName="tradeoff_balance" date="2024-12-19T05:31:09.886+0700" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] The critical path in module 'matrix_conv' consists of the following:&#xD;&#xA;&#x9;'mul' operation of DSP[196] ('tmp_7_0_3_2_2', final_project/matrix_conv.cpp:30) [191]  (3.36 ns)&#xD;&#xA;&#x9;'add' operation of DSP[196] ('tmp27', final_project/matrix_conv.cpp:30) [196]  (3.02 ns)&#xD;&#xA;&#x9;'add' operation of DSP[197] ('tmp26', final_project/matrix_conv.cpp:30) [197]  (3.02 ns)&#xD;&#xA;&#x9;'add' operation ('tmp24', final_project/matrix_conv.cpp:30) [198]  (2.08 ns)" projectName="final_project" solutionName="solution_opt_latency" date="2024-12-19T03:02:32.701+0700" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (11.477ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns)." projectName="final_project" solutionName="solution_opt_latency" date="2024-12-19T03:02:32.684+0700" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('a_0_load_2', final_project/matrix_conv.cpp:30) on array 'a_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'a_0'." projectName="final_project" solutionName="solution_opt_latency" date="2024-12-19T03:02:32.540+0700" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set coutputgroup [add_wave_group &quot;C Outputs&quot; -into $designtopgroup]&#xD;&#xA;## set res_group [add_wave_group res(memory) -into $coutputgroup]&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/res_7_d0 -into $res_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/res_7_we0 -into $res_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/res_7_ce0 -into $res_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/res_7_address0 -into $res_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/res_6_d0 -into $res_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/res_6_we0 -into $res_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/res_6_ce0 -into $res_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/res_6_address0 -into $res_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/res_5_d0 -into $res_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/res_5_we0 -into $res_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/res_5_ce0 -into $res_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/res_5_address0 -into $res_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/res_4_d0 -into $res_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/res_4_we0 -into $res_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/res_4_ce0 -into $res_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/res_4_address0 -into $res_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/res_3_d0 -into $res_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/res_3_we0 -into $res_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/res_3_ce0 -into $res_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/res_3_address0 -into $res_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/res_2_d0 -into $res_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/res_2_we0 -into $res_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/res_2_ce0 -into $res_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/res_2_address0 -into $res_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/res_1_d0 -into $res_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/res_1_we0 -into $res_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/res_1_ce0 -into $res_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/res_1_address0 -into $res_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/res_0_d0 -into $res_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/res_0_we0 -into $res_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/res_0_ce0 -into $res_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/res_0_address0 -into $res_group -radix hex&#xD;&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xD;&#xA;## set b_group [add_wave_group b(memory) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/b_2_q1 -into $b_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/b_2_ce1 -into $b_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/b_2_address1 -into $b_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/b_2_q0 -into $b_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/b_2_ce0 -into $b_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/b_2_address0 -into $b_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/b_1_q1 -into $b_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/b_1_ce1 -into $b_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/b_1_address1 -into $b_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/b_1_q0 -into $b_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/b_1_ce0 -into $b_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/b_1_address0 -into $b_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/b_0_q1 -into $b_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/b_0_ce1 -into $b_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/b_0_address1 -into $b_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/b_0_q0 -into $b_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/b_0_ce0 -into $b_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/b_0_address0 -into $b_group -radix hex&#xD;&#xA;## set a_group [add_wave_group a(memory) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/a_9_q1 -into $a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/a_9_ce1 -into $a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/a_9_address1 -into $a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/a_9_q0 -into $a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/a_9_ce0 -into $a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/a_9_address0 -into $a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/a_8_q1 -into $a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/a_8_ce1 -into $a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/a_8_address1 -into $a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/a_8_q0 -into $a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/a_8_ce0 -into $a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/a_8_address0 -into $a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/a_7_q1 -into $a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/a_7_ce1 -into $a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/a_7_address1 -into $a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/a_7_q0 -into $a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/a_7_ce0 -into $a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/a_7_address0 -into $a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/a_6_q1 -into $a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/a_6_ce1 -into $a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/a_6_address1 -into $a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/a_6_q0 -into $a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/a_6_ce0 -into $a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/a_6_address0 -into $a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/a_5_q1 -into $a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/a_5_ce1 -into $a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/a_5_address1 -into $a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/a_5_q0 -into $a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/a_5_ce0 -into $a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/a_5_address0 -into $a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/a_4_q1 -into $a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/a_4_ce1 -into $a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/a_4_address1 -into $a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/a_4_q0 -into $a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/a_4_ce0 -into $a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/a_4_address0 -into $a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/a_3_q1 -into $a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/a_3_ce1 -into $a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/a_3_address1 -into $a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/a_3_q0 -into $a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/a_3_ce0 -into $a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/a_3_address0 -into $a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/a_2_q1 -into $a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/a_2_ce1 -into $a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/a_2_address1 -into $a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/a_2_q0 -into $a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/a_2_ce0 -into $a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/a_2_address0 -into $a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/a_1_q1 -into $a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/a_1_ce1 -into $a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/a_1_address1 -into $a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/a_1_q0 -into $a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/a_1_ce0 -into $a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/a_1_address0 -into $a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/a_0_q1 -into $a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/a_0_ce1 -into $a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/a_0_address1 -into $a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/a_0_q0 -into $a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/a_0_ce0 -into $a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/a_0_address0 -into $a_group -radix hex&#xD;&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/ap_start -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/ap_done -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/ap_idle -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/ap_ready -into $blocksiggroup&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/ap_rst -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AESL_inst_matrix_conv/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_matrix_conv_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/LENGTH_a_0 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/LENGTH_a_1 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/LENGTH_a_2 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/LENGTH_a_3 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/LENGTH_a_4 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/LENGTH_a_5 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/LENGTH_a_6 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/LENGTH_a_7 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/LENGTH_a_8 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/LENGTH_a_9 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/LENGTH_b_0 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/LENGTH_b_1 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/LENGTH_b_2 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/LENGTH_res_0 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/LENGTH_res_1 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/LENGTH_res_2 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/LENGTH_res_3 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/LENGTH_res_4 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/LENGTH_res_5 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/LENGTH_res_6 -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/LENGTH_res_7 -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcoutputgroup [add_wave_group &quot;C Outputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_res_group [add_wave_group res(memory) -into $tbcoutputgroup]&#xD;&#xA;## add_wave /apatb_matrix_conv_top/res_7_d0 -into $tb_res_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/res_7_we0 -into $tb_res_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/res_7_ce0 -into $tb_res_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/res_7_address0 -into $tb_res_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/res_6_d0 -into $tb_res_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/res_6_we0 -into $tb_res_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/res_6_ce0 -into $tb_res_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/res_6_address0 -into $tb_res_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/res_5_d0 -into $tb_res_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/res_5_we0 -into $tb_res_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/res_5_ce0 -into $tb_res_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/res_5_address0 -into $tb_res_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/res_4_d0 -into $tb_res_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/res_4_we0 -into $tb_res_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/res_4_ce0 -into $tb_res_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/res_4_address0 -into $tb_res_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/res_3_d0 -into $tb_res_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/res_3_we0 -into $tb_res_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/res_3_ce0 -into $tb_res_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/res_3_address0 -into $tb_res_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/res_2_d0 -into $tb_res_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/res_2_we0 -into $tb_res_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/res_2_ce0 -into $tb_res_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/res_2_address0 -into $tb_res_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/res_1_d0 -into $tb_res_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/res_1_we0 -into $tb_res_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/res_1_ce0 -into $tb_res_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/res_1_address0 -into $tb_res_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/res_0_d0 -into $tb_res_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/res_0_we0 -into $tb_res_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/res_0_ce0 -into $tb_res_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/res_0_address0 -into $tb_res_group -radix hex&#xD;&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_b_group [add_wave_group b(memory) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_matrix_conv_top/b_2_q1 -into $tb_b_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/b_2_ce1 -into $tb_b_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/b_2_address1 -into $tb_b_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/b_2_q0 -into $tb_b_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/b_2_ce0 -into $tb_b_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/b_2_address0 -into $tb_b_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/b_1_q1 -into $tb_b_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/b_1_ce1 -into $tb_b_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/b_1_address1 -into $tb_b_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/b_1_q0 -into $tb_b_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/b_1_ce0 -into $tb_b_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/b_1_address0 -into $tb_b_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/b_0_q1 -into $tb_b_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/b_0_ce1 -into $tb_b_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/b_0_address1 -into $tb_b_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/b_0_q0 -into $tb_b_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/b_0_ce0 -into $tb_b_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/b_0_address0 -into $tb_b_group -radix hex&#xD;&#xA;## set tb_a_group [add_wave_group a(memory) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_matrix_conv_top/a_9_q1 -into $tb_a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/a_9_ce1 -into $tb_a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/a_9_address1 -into $tb_a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/a_9_q0 -into $tb_a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/a_9_ce0 -into $tb_a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/a_9_address0 -into $tb_a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/a_8_q1 -into $tb_a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/a_8_ce1 -into $tb_a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/a_8_address1 -into $tb_a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/a_8_q0 -into $tb_a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/a_8_ce0 -into $tb_a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/a_8_address0 -into $tb_a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/a_7_q1 -into $tb_a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/a_7_ce1 -into $tb_a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/a_7_address1 -into $tb_a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/a_7_q0 -into $tb_a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/a_7_ce0 -into $tb_a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/a_7_address0 -into $tb_a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/a_6_q1 -into $tb_a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/a_6_ce1 -into $tb_a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/a_6_address1 -into $tb_a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/a_6_q0 -into $tb_a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/a_6_ce0 -into $tb_a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/a_6_address0 -into $tb_a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/a_5_q1 -into $tb_a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/a_5_ce1 -into $tb_a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/a_5_address1 -into $tb_a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/a_5_q0 -into $tb_a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/a_5_ce0 -into $tb_a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/a_5_address0 -into $tb_a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/a_4_q1 -into $tb_a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/a_4_ce1 -into $tb_a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/a_4_address1 -into $tb_a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/a_4_q0 -into $tb_a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/a_4_ce0 -into $tb_a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/a_4_address0 -into $tb_a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/a_3_q1 -into $tb_a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/a_3_ce1 -into $tb_a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/a_3_address1 -into $tb_a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/a_3_q0 -into $tb_a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/a_3_ce0 -into $tb_a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/a_3_address0 -into $tb_a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/a_2_q1 -into $tb_a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/a_2_ce1 -into $tb_a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/a_2_address1 -into $tb_a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/a_2_q0 -into $tb_a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/a_2_ce0 -into $tb_a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/a_2_address0 -into $tb_a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/a_1_q1 -into $tb_a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/a_1_ce1 -into $tb_a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/a_1_address1 -into $tb_a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/a_1_q0 -into $tb_a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/a_1_ce0 -into $tb_a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/a_1_address0 -into $tb_a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/a_0_q1 -into $tb_a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/a_0_ce1 -into $tb_a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/a_0_address1 -into $tb_a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/a_0_q0 -into $tb_a_group -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/a_0_ce0 -into $tb_a_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_matrix_conv_top/a_0_address0 -into $tb_a_group -radix hex&#xD;&#xA;## save_wave_config matrix_conv.wcfg&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 1 [0.00%] @ &quot;125000&quot;&#xD;&#xA;// RTL Simulation : 1 / 1 [100.00%] @ &quot;1145000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 1185 ns : File &quot;E:/laptrinh/vivado/final_project/tradeoff_balance/sim/verilog/matrix_conv.autotb.v&quot; Line 1375&#xD;&#xA;## quit" projectName="final_project" solutionName="tradeoff_balance" date="2024-12-19T05:31:56.249+0700" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
