// Header Guard
#ifndef EFM32GG_H 
#define EFM32GG_H

 
 
#include <stdint.h>
    
// GPIO
    
#define GPIO_PA_BASE 0x40006000
#define GPIO_PB_BASE 0x40006024
#define GPIO_PC_BASE 0x40006048
    
#define GPIO_PA_CTRL     ((volatile uint32_t*)(GPIO_PA_BASE + 0x00))
#define GPIO_PA_MODEL    ((volatile uint32_t*)(GPIO_PA_BASE + 0x04))
#define GPIO_PA_MODEH    ((volatile uint32_t*)(GPIO_PA_BASE + 0x08))
#define GPIO_PA_DOUT     ((volatile uint32_t*)(GPIO_PA_BASE + 0x0c))
#define GPIO_PA_DOUTSET  ((volatile uint32_t*)(GPIO_PA_BASE + 0x10))
#define GPIO_PA_DOUTCLR  ((volatile uint32_t*)(GPIO_PA_BASE + 0x14))
#define GPIO_PA_DOUTTGL  ((volatile uint32_t*)(GPIO_PA_BASE + 0x18))
#define GPIO_PA_DIN      ((volatile uint32_t*)(GPIO_PA_BASE + 0x1c))
#define GPIO_PA_PINLOCKN ((volatile uint32_t*)(GPIO_PA_BASE + 0x20))
    
#define GPIO_PB_CTRL     ((volatile uint32_t*)(GPIO_PB_BASE + 0x00))
#define GPIO_PB_MODEL    ((volatile uint32_t*)(GPIO_PB_BASE + 0x04))
#define GPIO_PB_MODEH    ((volatile uint32_t*)(GPIO_PB_BASE + 0x08))
#define GPIO_PB_DOUT     ((volatile uint32_t*)(GPIO_PB_BASE + 0x0c))
#define GPIO_PB_DOUTSET  ((volatile uint32_t*)(GPIO_PB_BASE + 0x10))
#define GPIO_PB_DOUTCLR  ((volatile uint32_t*)(GPIO_PB_BASE + 0x14))
#define GPIO_PB_DOUTTGL  ((volatile uint32_t*)(GPIO_PB_BASE + 0x18))
#define GPIO_PB_DIN      ((volatile uint32_t*)(GPIO_PB_BASE + 0x1c))
#define GPIO_PB_PINLOCKN ((volatile uint32_t*)(GPIO_PB_BASE + 0x20))
    
#define GPIO_PC_CTRL     ((volatile uint32_t*)(GPIO_PC_BASE + 0x00))
#define GPIO_PC_MODEL    ((volatile uint32_t*)(GPIO_PC_BASE + 0x04))
#define GPIO_PC_MODEH    ((volatile uint32_t*)(GPIO_PC_BASE + 0x08))
#define GPIO_PC_DOUT     ((volatile uint32_t*)(GPIO_PC_BASE + 0x0c))
#define GPIO_PC_DOUTSET  ((volatile uint32_t*)(GPIO_PC_BASE + 0x10))
#define GPIO_PC_DOUTCLR  ((volatile uint32_t*)(GPIO_PC_BASE + 0x14))
#define GPIO_PC_DOUTTGL  ((volatile uint32_t*)(GPIO_PC_BASE + 0x18))
#define GPIO_PC_DIN      ((volatile uint32_t*)(GPIO_PC_BASE + 0x1c))
#define GPIO_PC_PINLOCKN ((volatile uint32_t*)(GPIO_PC_BASE + 0x20))
    
#define GPIO_EXTIPSELL ((volatile uint32_t*)(GPIO_PA_BASE + 0x100))
#define GPIO_EXTIPSELH ((volatile uint32_t*)(GPIO_PA_BASE + 0x104))
#define GPIO_EXTIRISE  ((volatile uint32_t*)(GPIO_PA_BASE + 0x108))
#define GPIO_EXTIFALL  ((volatile uint32_t*)(GPIO_PA_BASE + 0x10c))
#define GPIO_IEN       ((volatile uint32_t*)(GPIO_PA_BASE + 0x110))
#define GPIO_IF        ((volatile uint32_t*)(GPIO_PA_BASE + 0x114))
#define GPIO_IFC       ((volatile uint32_t*)(GPIO_PA_BASE + 0x11c))
    
#define SW1 (1 << 0)
#define SW2 (1 << 1)
#define SW3 (1 << 2)
#define SW4 (1 << 3)
#define SW5 (1 << 4)
#define SW6 (1 << 5)
#define SW7 (1 << 6)
#define SW8 (1 << 7)
    
// CMU
    
#define CMU_BASE2 0x400c8000
    
#define CMU_HFPERCLKDIV  ((volatile uint32_t*)(CMU_BASE2 + 0x008))
#define CMU_HFCORECLKEN0 ((volatile uint32_t*)(CMU_BASE2 + 0x040))
#define CMU_HFPERCLKEN0  ((volatile uint32_t*)(CMU_BASE2 + 0x044))
#define CMU_CMD          ((volatile uint32_t*)(CMU_BASE2 + 0x024))
    
#define CMU_LFCLKSEL  ((volatile uint32_t*)(CMU_BASE2 + 0x028))
    
#define CMU2_HFPERCLKEN0_DAC0   (1 << 17)
#define CMU2_HFPERCLKEN0_PRS    (1 << 15)
#define CMU2_HFPERCLKEN0_GPIO   (1 << 13)
#define CMU2_HFPERCLKEN0_TIMER1 (1 << 6)
#define CMU2_HFPERCLKEN0_TIMER2 (1 << 7)
    
#define CMU_HFCORECLKEN0_DMA    (1 << 0)
    
#define CMU_LFACLKEN0 ((volatile uint32_t*)(CMU_BASE2 + 0x058))
#define CMU_LFACLKEN0_LETIMER0  (1 << 2)
    
#define CMU_LFCLKSEL_LFA        (1 << 0)
#define CMU_LFCLKSEL_LFAE       (1 << 16)
    
// TIMER1
    
#define TIMER1_BASE 0x40010400
    
#define TIMER1_CTRL ((volatile uint32_t*)(TIMER1_BASE + 0x00))
#define TIMER1_CMD  ((volatile uint32_t*)(TIMER1_BASE + 0x04))
#define TIMER1_STATUS  ((volatile uint32_t*)(TIMER1_BASE + 0x08))
#define TIMER1_IEN  ((volatile uint32_t*)(TIMER1_BASE + 0x0c))
#define TIMER1_IF   ((volatile uint32_t*)(TIMER1_BASE + 0x10))
#define TIMER1_IFC  ((volatile uint32_t*)(TIMER1_BASE + 0x18))
#define TIMER1_TOP  ((volatile uint32_t*)(TIMER1_BASE + 0x1c))
#define TIMER1_TOPB ((volatile uint32_t*)(TIMER1_BASE + 0X20))
#define TIMER1_CNT  ((volatile uint32_t*)(TIMER1_BASE + 0x24))
    
#define TIMER1_CMD_START        (1 << 0)
#define TIMER1_CMD_STOP         (1 << 1)
#define TIMER1_IF_OF            (1 << 0)
#define TIMER1_IFC_OF           (1 << 0)
#define TIMER1_STATUS_RUNNING   (1 << 0)
    
 
#define TIMER2_BASE 0x40010800
    
#define TIMER2_CTRL ((volatile uint32_t*)(TIMER2_BASE + 0x00))
#define TIMER2_CMD  ((volatile uint32_t*)(TIMER2_BASE + 0x04))
#define TIMER2_IEN  ((volatile uint32_t*)(TIMER2_BASE + 0x0c))
#define TIMER2_IF   ((volatile uint32_t*)(TIMER2_BASE + 0x10))
#define TIMER2_IFC  ((volatile uint32_t*)(TIMER2_BASE + 0x18))
#define TIMER2_TOP  ((volatile uint32_t*)(TIMER2_BASE + 0x1c))
#define TIMER2_TOPB ((volatile uint32_t*)(TIMER1_BASE + 0X20))
#define TIMER2_CNT  ((volatile uint32_t*)(TIMER2_BASE + 0x24))
    
#define TIMER2_CMD_START        (1 << 0)
#define TIMER2_CMD_STOP         (1 << 1)
#define TIMER2_IF_OF            (1 << 0)
#define TIMER2_IFC_OF           (1 << 0)
// LETIMER0
    
#define LETIMER0_BASE 0x40082000
    
#define LETIMER0_CTRL  ((volatile uint32_t*)(LETIMER0_BASE + 0x00))
#define LETIMER0_CMD   ((volatile uint32_t*)(LETIMER0_BASE + 0x04))
#define LETIMER0_COMP0 ((volatile uint32_t*)(LETIMER0_BASE + 0x10))
#define LETIMER0_CNT   ((volatile uint32_t*)(LETIMER0_BASE + 0x0c))
#define LETIMER0_IEN   ((volatile uint32_t*)(LETIMER0_BASE + 0x2c))
#define LETIMER0_IFC   ((volatile uint32_t*)(LETIMER0_BASE + 0x28))
    
#define LETIMER0_CTRL_COMP0     (1 << 9)
#define LETIMER0_CMD_START      (1 << 0)
#define LETIMER0_CMD_STOP       (1 << 1)
    
// NVIC
    
#define ISER0 ((volatile uint32_t*)0xe000e100)
#define ISER1 ((volatile uint32_t*)0xe000e104)
#define ICER0 ((volatile uint32_t*)0xe000e180)
#define ICER1 ((volatile uint32_t*)0xe000e184)
#define ISPR0 ((volatile uint32_t*)0xe000e200)
#define ISPR1 ((volatile uint32_t*)0xe000e204)
#define ICPR0 ((volatile uint32_t*)0xe000e280)
#define ICPR1 ((volatile uint32_t*)0xe000e284)
#define IABR0 ((volatile uint32_t*)0xe000e300)
#define IABR1 ((volatile uint32_t*)0xe000e304)
//Bits 1 (GPIO_EVEN), 11 (GPIO_ODD), 12(TIMER1), 13(TIMER2) and 26(LETIMER0)
#define ISER0_GPIO_EVEN         (1 << 1)
#define ISER0_GPIO_ODD          (1 << 11)
#define ISER0_TIMER1            (1 << 12)
#define ISER0_TIMER2            (1 << 13)
#define ISER0_LETIMER0          (1 << 26)
    
 
// IPR
    
#define IPR_BASE  0xe000e400
    
#define IPR0 ((volatile uint32_t*)(IPR_BASE + 0x00))
#define IPR1 ((volatile uint32_t*)(IPR_BASE + 0x04))
#define IPR2 ((volatile uint32_t*)(IPR_BASE + 0x08))
#define IPR3 ((volatile uint32_t*)(IPR_BASE + 0x0c))
    
// EMU
    
#define EMU_BASE2 0x400c6000
    
#define EMU_CTRL ((volatile uint32_t*)(EMU_BASE2 + 0x000))
    
// DAC0
    
#define DAC0_BASE2 0x40004000
    
#define DAC0_CTRL     ((volatile uint32_t*)(DAC0_BASE2 + 0x000))
#define DAC0_CH0CTRL  ((volatile uint32_t*)(DAC0_BASE2 + 0x008))
#define DAC0_CH1CTRL  ((volatile uint32_t*)(DAC0_BASE2 + 0x00c))
#define DAC0_IEN      ((volatile uint32_t*)(DAC0_BASE2 + 0x010))
#define DAC0_IF       ((volatile uint32_t*)(DAC0_BASE2 + 0x014))
#define DAC0_IFS      ((volatile uint32_t*)(DAC0_BASE2 + 0x018))
#define DAC0_IFC      ((volatile uint32_t*)(DAC0_BASE2 + 0x01c))
#define DAC0_CH0DATA  ((volatile uint32_t*)(DAC0_BASE2 + 0x020))
#define DAC0_CH1DATA  ((volatile uint32_t*)(DAC0_BASE2 + 0x024))
#define DAC0_COMBDATA ((volatile uint32_t*)(DAC0_BASE2 + 0x028))
    
// DMA
    
#define DMA_BASE 0x400c2000
    
#define DMA_STATUS      ((volatile uint32_t*)(DMA_BASE + 0x0000))
#define DMA_CONFIG      ((volatile uint32_t*)(DMA_BASE + 0x0004))
#define DMA_CTRLBASE    ((volatile uint32_t*)(DMA_BASE + 0x0008))
#define DMA_ALTCTRLBASE ((volatile uint32_t*)(DMA_BASE + 0x000c))
#define DMA_CHUSEBURSTS ((volatile uint32_t*)(DMA_BASE + 0x0018))
#define DMA_CHUSEBURSTC ((volatile uint32_t*)(DMA_BASE + 0x001c))
#define DMA_REQMASKC    ((volatile uint32_t*)(DMA_BASE + 0x0024))
#define DMA_CHENS       ((volatile uint32_t*)(DMA_BASE + 0x0028))
#define DMA_CHALTC      ((volatile uint32_t*)(DMA_BASE + 0x0034))
#define DMA_IFC         ((volatile uint32_t*)(DMA_BASE + 0x1008))
#define DMA_IEN         ((volatile uint32_t*)(DMA_BASE + 0x100c))
#define DMA_CH0_CTRL    ((volatile uint32_t*)(DMA_BASE + 0x1100))
    
// PRS
    
#define PRS_BASE 0x400cc000
    
#define PRS_CH0_CTRL ((volatile uint32_t*)(PRS_BASE + 0x010))
    
// System Control Block
    
#define SCR          ((volatile uint32_t*)0xe000ed10)
#define SYSTICK_CTRL ((volatile uint32_t*)0xe000e010)
#define SYSTICK_LOAD ((volatile uint32_t*)0xe000e014)
    
#endif				// Header Guard
