INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taf27/350-Project/And_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module And_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taf27/350-Project/CLA_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taf27/350-Project/CLA_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taf27/350-Project/CLA_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taf27/350-Project/IO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taf27/350-Project/LeftShift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LeftShift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taf27/350-Project/Or_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Or_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taf27/350-Project/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taf27/350-Project/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taf27/350-Project/RightShift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RightShift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taf27/350-Project/Wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Wrapper
INFO: [VRFC 10-2458] undeclared symbol clock, assumed default net type wire [C:/Users/taf27/350-Project/Wrapper.v:37]
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/taf27/350-Project/Wrapper.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taf27/350-Project/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taf27/350-Project/counter_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taf27/350-Project/decoder_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taf27/350-Project/dffe_ref.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe_ref
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taf27/350-Project/dffe_ref_falling.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe_ref_falling
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taf27/350-Project/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taf27/350-Project/dx_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dx_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taf27/350-Project/fd_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fd_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taf27/350-Project/multdiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multdiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taf27/350-Project/multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2458] undeclared symbol CLA_cout, assumed default net type wire [C:/Users/taf27/350-Project/multiplier.v:92]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taf27/350-Project/mux_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taf27/350-Project/mux_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taf27/350-Project/mux_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taf27/350-Project/mux_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taf27/350-Project/mux_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taf27/350-Project/mw_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mw_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taf27/350-Project/pc_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taf27/350-Project/processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor
INFO: [VRFC 10-2458] undeclared symbol E_branched_jumped, assumed default net type wire [C:/Users/taf27/350-Project/processor.v:107]
INFO: [VRFC 10-2458] undeclared symbol E_not_immed_insn, assumed default net type wire [C:/Users/taf27/350-Project/processor.v:186]
WARNING: [VRFC 10-2938] 'E_branched_jumped' is already implicitly declared on line 107 [C:/Users/taf27/350-Project/processor.v:209]
WARNING: [VRFC 10-2379] empty port in module declaration [C:/Users/taf27/350-Project/processor.v:44]
WARNING: [VRFC 10-3380] identifier 'E_branched_jumped' is used before its declaration [C:/Users/taf27/350-Project/processor.v:100]
WARNING: [VRFC 10-3380] identifier 'W_we' is used before its declaration [C:/Users/taf27/350-Project/processor.v:121]
WARNING: [VRFC 10-3380] identifier 'W_rd' is used before its declaration [C:/Users/taf27/350-Project/processor.v:122]
WARNING: [VRFC 10-3380] identifier 'W_write_data' is used before its declaration [C:/Users/taf27/350-Project/processor.v:126]
WARNING: [VRFC 10-3380] identifier 'W_insn' is used before its declaration [C:/Users/taf27/350-Project/processor.v:162]
WARNING: [VRFC 10-3380] identifier 'M_insn' is used before its declaration [C:/Users/taf27/350-Project/processor.v:163]
WARNING: [VRFC 10-3380] identifier 'M_rd' is used before its declaration [C:/Users/taf27/350-Project/processor.v:164]
WARNING: [VRFC 10-3380] identifier 'W_rd' is used before its declaration [C:/Users/taf27/350-Project/processor.v:165]
WARNING: [VRFC 10-3380] identifier 'M_rd' is used before its declaration [C:/Users/taf27/350-Project/processor.v:166]
WARNING: [VRFC 10-3380] identifier 'W_rd' is used before its declaration [C:/Users/taf27/350-Project/processor.v:167]
WARNING: [VRFC 10-3380] identifier 'M_alu_out' is used before its declaration [C:/Users/taf27/350-Project/processor.v:172]
WARNING: [VRFC 10-3380] identifier 'W_write_data' is used before its declaration [C:/Users/taf27/350-Project/processor.v:173]
WARNING: [VRFC 10-3380] identifier 'M_alu_out' is used before its declaration [C:/Users/taf27/350-Project/processor.v:175]
WARNING: [VRFC 10-3380] identifier 'W_write_data' is used before its declaration [C:/Users/taf27/350-Project/processor.v:176]
WARNING: [VRFC 10-3380] identifier 'MD_ready' is used before its declaration [C:/Users/taf27/350-Project/processor.v:240]
WARNING: [VRFC 10-3380] identifier 'MD_input_insn' is used before its declaration [C:/Users/taf27/350-Project/processor.v:244]
WARNING: [VRFC 10-3380] identifier 'MD_input_insn' is used before its declaration [C:/Users/taf27/350-Project/processor.v:245]
WARNING: [VRFC 10-3380] identifier 'W_rd' is used before its declaration [C:/Users/taf27/350-Project/processor.v:317]
WARNING: [VRFC 10-3380] identifier 'W_write_data' is used before its declaration [C:/Users/taf27/350-Project/processor.v:318]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taf27/350-Project/pw_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pw_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taf27/350-Project/reg_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taf27/350-Project/reg_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taf27/350-Project/reg_65.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_65
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taf27/350-Project/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taf27/350-Project/stepper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Stepper
INFO: [VRFC 10-2458] undeclared symbol JA_1, assumed default net type wire [C:/Users/taf27/350-Project/stepper.v:10]
INFO: [VRFC 10-2458] undeclared symbol JA_2, assumed default net type wire [C:/Users/taf27/350-Project/stepper.v:11]
INFO: [VRFC 10-2458] undeclared symbol JA_7, assumed default net type wire [C:/Users/taf27/350-Project/stepper.v:12]
INFO: [VRFC 10-2458] undeclared symbol JA_8, assumed default net type wire [C:/Users/taf27/350-Project/stepper.v:13]
INFO: [VRFC 10-2458] undeclared symbol JA_9, assumed default net type wire [C:/Users/taf27/350-Project/stepper.v:14]
INFO: [VRFC 10-2458] undeclared symbol JA_10, assumed default net type wire [C:/Users/taf27/350-Project/stepper.v:15]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taf27/350-Project/tffe_ref.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tffe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taf27/350-Project/tristate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tristate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taf27/350-Project/twos_complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twos_complement
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taf27/350-Project/xm_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xm_latch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/taf27/350-Project/350-Project/350-Project.srcs/sim_1/new/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim
ERROR: [VRFC 10-1280] procedural assignment to a non-register clk is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/taf27/350-Project/350-Project/350-Project.srcs/sim_1/new/sim.v:38]
ERROR: [VRFC 10-1280] procedural assignment to a non-register BTNC is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/taf27/350-Project/350-Project/350-Project.srcs/sim_1/new/sim.v:39]
ERROR: [VRFC 10-1280] procedural assignment to a non-register BTNC is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/taf27/350-Project/350-Project/350-Project.srcs/sim_1/new/sim.v:41]
ERROR: [VRFC 10-1280] procedural assignment to a non-register clk is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/taf27/350-Project/350-Project/350-Project.srcs/sim_1/new/sim.v:44]
ERROR: [VRFC 10-2865] module 'sim' ignored due to previous errors [C:/Users/taf27/350-Project/350-Project/350-Project.srcs/sim_1/new/sim.v:23]
